-- Copyright (C) 1991-2013 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 64-Bit"
-- VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

-- DATE "12/10/2019 09:59:07"

-- 
-- Device: Altera EP4CGX15BF14C6 Package FBGA169
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY CYCLONEIV;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIV.CYCLONEIV_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	Top_MIPS IS
    PORT (
	i_Clk : IN std_logic;
	i_Rst : IN std_logic;
	o_Data : OUT std_logic_vector(31 DOWNTO 0)
	);
END Top_MIPS;

-- Design Ports Information
-- o_Data[0]	=>  Location: PIN_N4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Data[1]	=>  Location: PIN_K13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Data[2]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Data[3]	=>  Location: PIN_N6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Data[4]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Data[5]	=>  Location: PIN_N9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Data[6]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Data[7]	=>  Location: PIN_M6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Data[8]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Data[9]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Data[10]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Data[11]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Data[12]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Data[13]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Data[14]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Data[15]	=>  Location: PIN_L9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Data[16]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Data[17]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Data[18]	=>  Location: PIN_K9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Data[19]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Data[20]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Data[21]	=>  Location: PIN_L12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Data[22]	=>  Location: PIN_N11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Data[23]	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Data[24]	=>  Location: PIN_F9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Data[25]	=>  Location: PIN_L13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Data[26]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Data[27]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Data[28]	=>  Location: PIN_K8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Data[29]	=>  Location: PIN_M9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Data[30]	=>  Location: PIN_L5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Data[31]	=>  Location: PIN_G9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_Clk	=>  Location: PIN_J7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_Rst	=>  Location: PIN_J6,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF Top_MIPS IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_i_Clk : std_logic;
SIGNAL ww_i_Rst : std_logic;
SIGNAL ww_o_Data : std_logic_vector(31 DOWNTO 0);
SIGNAL \i_Rst~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \i_Clk~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u_Datapath|u_ALU|Add0~143_combout\ : std_logic;
SIGNAL \u_Datapath|u_ALU|Add0~152\ : std_logic;
SIGNAL \u_Datapath|u_ALU|Add0~153_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1385_q\ : std_logic;
SIGNAL \u_Control|o_ALUSrc~combout\ : std_logic;
SIGNAL \u_Datapath|u_Mux_ALU_B|o_DOUT[1]~1_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1353_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1321_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8301_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1417_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8302_combout\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|w_Register_File[8][3]~q\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|w_Register_File[8][2]~q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1225_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1257_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1193_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8303_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1289_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8304_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1097_q\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|w_Register_File[9][5]~q\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|w_Register_File[0][5]~q\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|w_Register_File[8][4]~q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~745_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~873_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~841_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~969_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~393_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~105_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~489_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1769_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1897_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1865_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1833_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8334_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1929_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8335_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1641_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1609_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1577_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8336_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1673_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8337_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8338_combout\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|w_Register_File[8][6]~q\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|w_Register_File[9][6]~q\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|Mux57~0_combout\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|w_Register_File[0][7]~q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~874_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~842_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~810_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8344_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~906_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8345_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1354_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1386_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1322_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8346_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1418_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8347_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~330_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~362_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~298_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8348_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~394_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8349_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8350_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1898_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1866_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1834_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8351_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1930_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8352_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8353_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~746_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1258_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~234_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8354_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1770_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8355_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1226_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~714_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1098_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~106_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1610_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1578_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1994_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1002_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~938_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1546_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~715_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~843_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~875_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~811_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1035_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1227_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1099_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1483_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1515_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~331_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~299_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~171_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~267_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1899_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1867_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1739_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1931_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1803_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1675_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8424_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~2059_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8425_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~748_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1772_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~684_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1708_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1292_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~268_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8435_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1356_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1388_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1836_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~908_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1420_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~588_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1100_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1132_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1644_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~652_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1516_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1484_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1452_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8459_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1548_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8460_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~972_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1004_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~492_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~460_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~428_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8463_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~524_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8464_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1996_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~2028_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1389_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1133_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8470_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1357_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1421_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1293_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1165_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8477_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1549_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8478_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~717_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~589_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8480_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~749_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~909_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~237_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~109_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~205_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~301_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~397_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~269_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~141_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8497_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~525_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8498_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1773_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1741_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1709_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8501_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1805_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8502_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1869_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1901_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1837_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8503_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1933_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8504_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1613_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1645_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1581_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8505_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1677_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8506_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8507_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~2029_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1997_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1965_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8508_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~2061_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8509_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8510_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1358_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~846_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~878_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1390_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~814_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1326_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~910_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1934_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1262_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~718_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~206_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8524_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1294_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~782_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~270_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8529_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1806_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8530_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~590_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1614_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~622_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1134_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1166_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1486_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1454_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8545_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~462_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~430_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8547_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1998_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~2030_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~847_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~751_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~623_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8556_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~815_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~783_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1391_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1263_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1135_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8564_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1519_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8565_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1327_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1199_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1071_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8568_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1455_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8569_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~367_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~239_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~111_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8574_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~495_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8575_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~207_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~303_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1871_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1903_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1839_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8585_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1935_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8586_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1615_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1999_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1264_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~752_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1200_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~784_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1296_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~272_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8603_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1808_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8604_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~848_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1360_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1328_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~816_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~912_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1424_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~592_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1104_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~624_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1520_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1488_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1456_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8627_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1552_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8628_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~976_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1008_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~944_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8629_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1040_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8630_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~496_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~464_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~432_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8631_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~528_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8632_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8633_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~2000_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~2032_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1968_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8634_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~2064_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8635_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8636_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1265_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1393_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1137_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8638_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1521_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8639_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1361_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1233_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1105_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8640_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1489_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8641_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1201_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1329_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1073_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8642_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1457_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8643_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8644_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1425_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1297_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1169_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8645_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1553_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8646_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8647_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~849_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~721_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~753_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~913_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~209_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~177_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~305_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1873_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1649_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~2001_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1362_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~850_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~338_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8680_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1874_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8681_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~882_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1394_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~370_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8682_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1906_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8683_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~818_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1330_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~306_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8684_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1842_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8685_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8686_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1426_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~914_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~402_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8687_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1938_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8688_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8689_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1266_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1778_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1234_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~722_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1298_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~786_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~274_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8697_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1810_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8698_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1618_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~626_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1138_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~562_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1522_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~2034_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~978_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~946_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1554_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1042_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~530_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8718_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~2066_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8719_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~883_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~723_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~851_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~819_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~691_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~563_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8726_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~947_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8727_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~787_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~915_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~659_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8729_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1043_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8730_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1363_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1267_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1331_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1203_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1075_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8736_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1459_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8737_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1427_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1171_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8739_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~339_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~467_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~179_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~275_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~403_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~147_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8749_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~531_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8750_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1907_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1875_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1843_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8753_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1939_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8754_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1747_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1779_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1715_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8755_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1811_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8756_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1651_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1619_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1587_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8757_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1683_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8758_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8759_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~2003_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~2035_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1971_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8760_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~2067_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8761_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8762_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1236_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~724_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~212_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8764_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1748_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8765_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~756_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1268_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~244_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8766_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1780_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8767_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~692_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1204_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~180_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8768_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1716_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8769_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8770_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1300_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~788_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~276_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8771_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1812_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8772_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8773_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~852_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~884_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~820_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8774_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~916_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8775_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1396_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1364_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1332_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8776_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1428_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8777_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~372_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~340_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~308_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8778_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~404_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8779_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8780_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1876_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1908_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1844_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8781_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1940_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8782_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8783_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1140_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~116_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8784_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~596_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~564_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1076_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~52_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8788_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1588_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8789_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1012_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1044_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1237_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1109_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8806_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1269_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1397_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1205_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1301_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1557_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~757_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~885_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~629_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8816_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1013_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8817_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~853_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~725_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~917_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~789_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~213_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~469_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~181_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~309_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1749_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1781_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1717_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8837_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1813_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8838_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1909_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1877_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1845_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8839_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1941_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8840_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1653_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1621_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1589_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8841_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1685_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8842_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8843_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~2005_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~2037_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1973_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8844_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~2069_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8845_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8846_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1398_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1366_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1334_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8848_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1430_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8849_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~854_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~886_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~822_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8850_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~918_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8851_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~374_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~342_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~310_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8852_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~406_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8853_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8854_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1878_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1910_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1846_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8855_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1942_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8856_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8857_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~726_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1238_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~214_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8858_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1750_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8859_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1270_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~758_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~694_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~630_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~598_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1110_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~662_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1174_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~150_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8875_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1686_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8876_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1014_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1526_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~502_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8879_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~2038_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8880_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~950_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1462_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~438_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8883_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1974_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8884_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1558_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1046_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1015_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~855_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~823_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1271_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1335_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1207_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1431_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~343_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~471_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~247_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~311_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~183_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1911_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1879_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1847_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8921_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1943_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8922_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1751_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1783_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1719_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8923_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1815_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8924_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1655_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1623_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1591_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8925_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1687_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8926_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8927_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~2007_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~2039_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1975_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8928_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~2071_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8929_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8930_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1240_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~728_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~216_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8932_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1752_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8933_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~760_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1272_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~696_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1208_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~792_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1816_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~888_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1400_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~376_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8942_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1912_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8943_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1368_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~856_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~824_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1336_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~920_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~632_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1144_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~120_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8952_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1656_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8953_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~600_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~568_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1016_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~984_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~952_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8963_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1048_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8964_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1496_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1528_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1464_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8965_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1560_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8966_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~472_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~504_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~440_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8967_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~536_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8968_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8969_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~2040_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~2008_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1976_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8970_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~2072_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8971_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8972_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1369_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1241_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1273_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1145_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1337_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1081_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8978_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1305_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1561_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~857_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~729_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~921_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~793_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~665_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8991_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1049_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8992_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~217_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~473_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~377_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~121_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8996_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~185_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~313_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~409_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~281_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~153_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9001_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~537_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9002_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1785_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1913_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1657_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9005_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~2041_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9006_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1881_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1753_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1625_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9007_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~2009_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9008_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1721_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1849_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1593_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9009_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1977_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9010_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9011_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1945_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1817_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1689_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9012_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~2073_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9013_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9014_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1370_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1402_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1338_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9016_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1434_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9017_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~890_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~858_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~826_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9018_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~922_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9019_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~346_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~378_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~314_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9020_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~410_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9021_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9022_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1914_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1882_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1850_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9023_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1946_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9024_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9025_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1786_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1242_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1722_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1306_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1626_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1146_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1658_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~2010_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1530_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1562_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~859_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~731_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~603_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9058_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~987_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9059_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~763_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~891_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~635_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9060_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1019_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9061_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~699_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~827_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~571_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9062_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~955_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9063_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9064_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~923_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~795_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~667_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9065_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1051_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9066_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9067_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1115_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1179_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1499_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1531_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~347_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~219_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~187_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~315_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~59_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9082_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~443_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9083_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~411_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~283_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~155_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9085_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~539_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9086_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1915_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1787_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1659_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9089_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~2043_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9090_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1755_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1883_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1819_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~924_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~348_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1948_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1628_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~636_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1148_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~572_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1180_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~668_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~156_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9127_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1692_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9128_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~2012_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1020_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1468_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1052_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1564_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~540_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9138_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~2076_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9139_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1405_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1373_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1341_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9142_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1437_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9143_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1245_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1277_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1213_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9144_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1309_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9145_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1149_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1117_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1085_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9146_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1181_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9147_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9148_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1501_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1533_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1469_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9149_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1565_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9150_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9151_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~861_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~893_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~701_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~509_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~221_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~349_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~285_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~413_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~157_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9169_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~541_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9170_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1917_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1757_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1949_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1821_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1693_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9180_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~2077_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9181_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~862_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1374_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1406_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~894_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1342_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~830_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1438_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1790_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1246_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1214_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1726_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~798_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1310_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~286_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9201_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1822_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9202_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1630_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~638_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~574_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1534_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1502_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1470_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9215_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1566_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9216_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~990_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1022_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~958_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9217_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1054_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9218_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~510_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~478_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~446_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9219_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~542_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9220_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9221_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~2014_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~2046_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1982_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9222_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~2078_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9223_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9224_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~863_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~735_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~607_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9226_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~991_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9227_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~767_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~895_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~639_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9228_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1023_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9229_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~703_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~831_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~575_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9230_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~959_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9231_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9232_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~927_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~799_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~671_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9233_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1055_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9234_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9235_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1407_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1535_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1375_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1439_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1311_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~351_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~223_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~191_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~319_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~415_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~287_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1759_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1887_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1663_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~2079_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~768_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1280_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~256_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9268_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1792_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9269_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~736_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~704_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~800_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~864_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1888_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~896_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1408_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~832_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1344_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~928_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~608_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1632_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1184_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~672_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~992_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1024_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~960_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9299_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1056_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9300_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1536_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1504_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1472_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9301_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1568_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9302_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~512_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~480_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~448_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9303_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~544_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9304_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9305_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~2016_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~2048_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1984_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9306_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~2080_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9307_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9308_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1537_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1249_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1313_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1441_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1185_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9317_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1569_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9318_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~737_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~865_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~705_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~385_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~257_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~129_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9330_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~513_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9331_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~225_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~353_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~193_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1793_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1761_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1665_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1378_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1410_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~898_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1346_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~834_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~930_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1442_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~418_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9359_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1954_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9360_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1794_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1634_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1090_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~578_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~674_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1186_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~162_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9379_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1698_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9380_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1506_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1570_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~994_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1026_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~514_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~482_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~450_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9387_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~546_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9388_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~2050_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~2082_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~739_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~707_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~835_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~931_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~803_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~675_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9401_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1059_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9402_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1155_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1539_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1379_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1443_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1315_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1187_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9411_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1571_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9412_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~355_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~227_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~419_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~291_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~163_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9421_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~547_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9422_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1763_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1891_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1667_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~2051_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~2019_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1987_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9432_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~2083_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9433_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1796_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1252_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~292_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1828_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1380_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~868_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~356_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9446_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1892_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9447_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~900_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1412_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~932_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1636_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1188_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~676_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1060_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~2084_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1413_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1285_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1317_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1445_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1189_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9485_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1573_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9486_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~901_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~773_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~645_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9488_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1029_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9489_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~869_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~709_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~805_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~933_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~357_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~485_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~325_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~197_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~421_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1925_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1893_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1861_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9509_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1957_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9510_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1669_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1637_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~2021_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1989_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~870_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~902_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~838_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9520_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~934_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9521_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1286_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1318_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~646_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1158_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~134_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9540_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1670_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9541_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~614_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~582_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1190_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~2054_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~998_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1510_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~486_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9553_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~2022_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9554_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1478_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~966_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~454_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9555_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1990_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9556_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9557_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1574_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~2086_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~775_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~903_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~647_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9562_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1031_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9563_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~871_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~743_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~711_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1063_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1511_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1287_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1415_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1447_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1319_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1191_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9579_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1575_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9580_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~231_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~199_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~327_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~423_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~295_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1767_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1799_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1735_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9593_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1831_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9594_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1671_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1639_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~2055_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~2087_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1256_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1288_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~776_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~264_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9606_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1800_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9607_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1224_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~712_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~200_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9608_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1736_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9609_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9610_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1320_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1448_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~872_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~904_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~840_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9616_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~936_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9617_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~392_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~360_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~328_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9618_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~424_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9619_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9620_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1896_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~648_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1096_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~584_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~680_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1192_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~168_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9631_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1704_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9632_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1032_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1544_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~520_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9635_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~2056_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9636_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1512_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1000_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~488_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9637_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~2024_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9638_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~968_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1064_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~2088_q\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|w_Register_File[8][8]~q\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|w_Register_File[9][8]~q\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|Mux55~0_combout\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|w_Register_File[9][9]~q\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|w_Register_File[9][11]~q\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|w_Register_File[8][13]~q\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|w_Register_File[9][13]~q\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|Mux50~0_combout\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|w_Register_File[8][15]~q\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|w_Register_File[0][18]~q\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|w_Register_File[8][20]~q\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|w_Register_File[8][21]~q\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|w_Register_File[9][21]~q\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|Mux42~0_combout\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|w_Register_File[8][22]~q\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|w_Register_File[9][22]~q\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|Mux41~0_combout\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|w_Register_File[8][24]~q\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|w_Register_File[8][25]~q\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|w_Register_File[0][26]~q\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|w_Register_File[0][28]~q\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|w_Register_File[8][30]~q\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|w_Register_File[0][31]~q\ : std_logic;
SIGNAL \u_Datapath|u_ALU|Add0~155_combout\ : std_logic;
SIGNAL \u_Datapath|u_ALU|Add0~158_combout\ : std_logic;
SIGNAL \u_Datapath|u_ALU|Add0~162_combout\ : std_logic;
SIGNAL \u_Datapath|u_ALU|Add0~163_combout\ : std_logic;
SIGNAL \u_Datapath|u_ALU|Add0~165_combout\ : std_logic;
SIGNAL \u_Datapath|u_ALU|Add0~167_combout\ : std_logic;
SIGNAL \u_Datapath|u_ALU|Add0~168_combout\ : std_logic;
SIGNAL \u_Datapath|u_ALU|Add0~169_combout\ : std_logic;
SIGNAL \u_Datapath|u_ALU|Add0~170_combout\ : std_logic;
SIGNAL \u_Datapath|u_ALU|Add0~171_combout\ : std_logic;
SIGNAL \u_Datapath|u_ALU|Add0~172_combout\ : std_logic;
SIGNAL \u_Datapath|u_ALU|Add0~173_combout\ : std_logic;
SIGNAL \u_Datapath|u_ALU|Add0~175_combout\ : std_logic;
SIGNAL \u_Datapath|u_ALU|Add0~177_combout\ : std_logic;
SIGNAL \u_Datapath|u_ALU|Add0~178_combout\ : std_logic;
SIGNAL \u_Datapath|u_ALU|Add0~179_combout\ : std_logic;
SIGNAL \u_Datapath|u_ALU|Add0~180_combout\ : std_logic;
SIGNAL \u_Datapath|u_ALU|Add0~181_combout\ : std_logic;
SIGNAL \u_Datapath|u_ALU|Add0~182_combout\ : std_logic;
SIGNAL \u_Datapath|u_ALU|Add0~183_combout\ : std_logic;
SIGNAL \i_Clk~input_o\ : std_logic;
SIGNAL \i_Clk~inputclkctrl_outclk\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1258feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1578feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1866feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1610feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~842feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1930feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~330feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1354feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1418feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1546feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1098feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~362feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1386feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1002feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~714feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~106feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1994feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1226feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1772feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1708feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1644feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1420feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~588feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1292feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~908feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1356feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1132feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~652feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1100feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~972feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~460feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1996feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1004feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~748feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~492feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1548feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1836feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~2028feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1739feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1803feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1099feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1867feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~811feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~299feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~267feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~171feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1899feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1227feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1035feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1931feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~331feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~843feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1515feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1483feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~875feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~622feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1486feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~462feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1998feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~2030feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1262feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1390feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~878feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1134feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~846feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~590feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1166feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~782feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1294feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~718feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~814feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~2029feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1357feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1389feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~301feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1613feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~397feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~269feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1901feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1645feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~205feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~237feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~109feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~717feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1869feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1997feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1549feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1293feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1741feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1805feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~909feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~752feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1008feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~592feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~624feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1424feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~816feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1104feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~912feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1296feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~464feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~2000feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1360feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1200feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~848feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~784feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~2032feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1328feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1488feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1520feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~873feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~393feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1257feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1225feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~489feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1865feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1577feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~105feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1609feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1097feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1769feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1417feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~841feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1353feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1641feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1897feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~969feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~745feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|w_Register_File[8][2]~feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|w_Register_File[8][4]~feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1999feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1263feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~239feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1327feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1903feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1391feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~367feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1199feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~751feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~207feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1615feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~303feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1871feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~815feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~783feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1521feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1201feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~753feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~2001feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~849feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1329feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1361feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1553feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1393feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1233feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~721feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~305feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~209feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~177feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1297feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1873feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~913feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1649feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~850feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~626feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1618feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~978feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1330feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1554feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1394feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1522feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~882feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~818feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~786feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~946feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1138feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1234feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~2034feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~722feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1298feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1778feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1779feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1747feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~851feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1331feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1427feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~2003feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1203feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~883feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1971feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~691feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1267feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~2035feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~819feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1619feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~915feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1043feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1651feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~659feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~179feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1939feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1875feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~403feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~275feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~467feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~723feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~339feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1044feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~596feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1204feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~692feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~564feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1140feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~788feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1812feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1076feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1908feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~340feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~724feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~916feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1396feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~884feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~756feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~372feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1268feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1876feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1012feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1301feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~917feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1589feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1397feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1877feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1621feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1653feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1781feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~2005feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1205feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~789feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1813feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1557feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~469feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~885feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1909feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~213feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~181feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~309feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1269feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~853feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1013feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~725feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1237feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~2037feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~950feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~630feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~758feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~886feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~726feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1526feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~2038feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~374feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~342feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~214feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1750feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1238feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1558feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1910feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1398feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1942feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~694feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1014feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1462feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1174feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1046feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1366feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1270feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~662feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1110feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~854feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~598feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~247feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~823feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~311feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1719feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1431feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1879feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1015feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~343feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~471feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1623feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~183feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1271feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~2039feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1783feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1207feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1751feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~2007feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1335feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~855feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1943feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1655feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1368feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1656feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~824feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~920feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~600feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~568feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~792feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1048feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1016feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1816feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1912feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~984feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~2040feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~2008feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1144feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~696feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1208feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~472feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~760feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1336feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~504feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1528feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1272feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1496feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~728feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1240feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1400feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~921feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1305feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1241feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~793feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1881feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1945feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1561feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~185feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1913feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~2041feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~313feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~409feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~281feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~217feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~473feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1817feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1721feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1753feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1849feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1273feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~377feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~857feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~729feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1145feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1337feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1146feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~858feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1882feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1306feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~890feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1242feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~378feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1658feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1626feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1786feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1562feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1722feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1402feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~2010feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1530feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~346feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1946feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1755feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1531feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1499feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~891feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~795feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1179feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1051feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~347feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~699feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~827feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~763feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~219feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~2043feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~731feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~987feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~283feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~187feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1883feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~411feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~315feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1819feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1787feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1564feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1628feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1148feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~668feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1020feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~572feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~348feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~636feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~924feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1948feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~2012feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1180feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~2077feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1533feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~509feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1277feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1245feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~349feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~893feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~701feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~861feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~413feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~221feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1117feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1437feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1373feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1821feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~478feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~2014feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1726feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1406feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~2046feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1374feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1342feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~894feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1790feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1566feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1438feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1502feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~510feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1022feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~638feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~862feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1310feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1246feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~798feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1630feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~830feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1535feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1407feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~991feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~831feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~319feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~895feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1663feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1311feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~703feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~351feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~191feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~735feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1759feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1375feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~415feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~223feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~287feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1439feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~799feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1055feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~480feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1184feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1504feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~704feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~768feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1536feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1024feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~832feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1408feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~512feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~736feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~960feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1056feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1344feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1888feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~864feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~608feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1632feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~672feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~928feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~800feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1761feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1793feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1249feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1537feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~513feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~385feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1569feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1185feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1441feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~193feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~225feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~353feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~705feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~257feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1665feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~865feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~737feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~514feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1026feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~834feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1186feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~578feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~994feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1794feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~482feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1506feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1090feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1634feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1378feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1346feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1442feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1954feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~674feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1891feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1315feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1379feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1059feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~803feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~419feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~291feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1443feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~739feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~835feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~227feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~355feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~707feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1155feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1667feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1763feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1539feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1060feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~292feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1828feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1412feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~868feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1636feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1252feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~676feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~900feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1188feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~932feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1892feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~485feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1413feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1957feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1893feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1285feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~933feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~805feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1669feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1445feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~2021feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1989feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~197feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~325feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1637feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~357feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1573feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~421feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~773feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1029feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~709feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1574feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~614feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1158feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1670feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~2054feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~998feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1286feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1190feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~902feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1510feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1478feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~582feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1318feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~934feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~2087feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1511feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~903feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1799feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1831feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1735feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~871feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~743feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1415feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~711feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~2055feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1287feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1319feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1031feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1447feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1671feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1063feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1639feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~231feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~327feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~295feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~423feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~199feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1512feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~904feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~2088feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1064feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1096feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1000feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1544feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~776feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~392feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~2056feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~968feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1256feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1320feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1288feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~712feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1896feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~360feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~680feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~584feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1448feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1224feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1192feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~648feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~872feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|w_Register_File[8][22]~feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|w_Register_File[8][24]~feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|w_Register_File[8][25]~feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|w_Register_File[8][30]~feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|w_Register_File[0][31]~feeder_combout\ : std_logic;
SIGNAL \o_Data[0]~output_o\ : std_logic;
SIGNAL \o_Data[1]~output_o\ : std_logic;
SIGNAL \o_Data[2]~output_o\ : std_logic;
SIGNAL \o_Data[3]~output_o\ : std_logic;
SIGNAL \o_Data[4]~output_o\ : std_logic;
SIGNAL \o_Data[5]~output_o\ : std_logic;
SIGNAL \o_Data[6]~output_o\ : std_logic;
SIGNAL \o_Data[7]~output_o\ : std_logic;
SIGNAL \o_Data[8]~output_o\ : std_logic;
SIGNAL \o_Data[9]~output_o\ : std_logic;
SIGNAL \o_Data[10]~output_o\ : std_logic;
SIGNAL \o_Data[11]~output_o\ : std_logic;
SIGNAL \o_Data[12]~output_o\ : std_logic;
SIGNAL \o_Data[13]~output_o\ : std_logic;
SIGNAL \o_Data[14]~output_o\ : std_logic;
SIGNAL \o_Data[15]~output_o\ : std_logic;
SIGNAL \o_Data[16]~output_o\ : std_logic;
SIGNAL \o_Data[17]~output_o\ : std_logic;
SIGNAL \o_Data[18]~output_o\ : std_logic;
SIGNAL \o_Data[19]~output_o\ : std_logic;
SIGNAL \o_Data[20]~output_o\ : std_logic;
SIGNAL \o_Data[21]~output_o\ : std_logic;
SIGNAL \o_Data[22]~output_o\ : std_logic;
SIGNAL \o_Data[23]~output_o\ : std_logic;
SIGNAL \o_Data[24]~output_o\ : std_logic;
SIGNAL \o_Data[25]~output_o\ : std_logic;
SIGNAL \o_Data[26]~output_o\ : std_logic;
SIGNAL \o_Data[27]~output_o\ : std_logic;
SIGNAL \o_Data[28]~output_o\ : std_logic;
SIGNAL \o_Data[29]~output_o\ : std_logic;
SIGNAL \o_Data[30]~output_o\ : std_logic;
SIGNAL \o_Data[31]~output_o\ : std_logic;
SIGNAL \u_Datapath|u_Add_PC_Plus_4|Add0~1\ : std_logic;
SIGNAL \u_Datapath|u_Add_PC_Plus_4|Add0~3\ : std_logic;
SIGNAL \u_Datapath|u_Add_PC_Plus_4|Add0~4_combout\ : std_logic;
SIGNAL \i_Rst~input_o\ : std_logic;
SIGNAL \i_Rst~inputclkctrl_outclk\ : std_logic;
SIGNAL \u_Datapath|u_Add_PC_Plus_4|Add0~0_combout\ : std_logic;
SIGNAL \u_Datapath|u_Add_PC_Plus_4|Add0~2_combout\ : std_logic;
SIGNAL \u_Datapath|u_Mux_ALU_B|o_DOUT[1]~0_combout\ : std_logic;
SIGNAL \u_Control|Equal4~0_combout\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|w_Register_File[9][0]~2_combout\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|w_Register_File[9][4]~q\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|Mux59~0_combout\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|Mux59~1_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9760_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9651_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9649_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9666_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1485_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1229feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9654_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9655_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1229_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9647_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9663_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1101_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8472_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8473_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1197feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9656_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9658_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1197_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9668_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1453_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1325feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9652_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1325_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9664_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1069_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8474_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8475_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8476_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9657_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1261_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9667_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1517_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8471_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8479_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~973feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9761_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9671_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9690_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~973_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9680_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~845_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8481_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1037feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9674_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9693_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1037_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~781feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9670_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9677_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~781_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9684_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9689_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~653_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8487_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8488_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~685feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9676_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~685_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9692_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~941_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9686_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9688_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~557_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~813feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9681_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9682_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~813_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8484_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8485_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9673_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9691_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1005_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9678_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9679_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~877_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9685_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~621_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8482_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8483_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8486_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8489_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~493feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9709_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~493_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~365feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9646_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9694_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~365_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8490_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8491_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~173feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9701_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~173_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9710_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~429_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9698_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9706_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~45_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8494_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8495_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~333feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9695_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~333_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9708_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~461_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9705_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~77_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8492_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8493_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8496_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8499_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8500_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8511_combout\ : std_logic;
SIGNAL \u_Datapath|u_Mux_Register_File|o_DOUT[4]~9_combout\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|w_Register_File[0][0]~0_combout\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|w_Register_File[0][4]~q\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|w_Register_File[9][0]~q\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|w_Register_File[8][0]~1_combout\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|w_Register_File[8][0]~q\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|Mux63~0_combout\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|Mux63~1_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1801feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9659_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9715_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1801_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9712_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1737_q\ : std_logic;
SIGNAL \u_Datapath|u_ALU|Add0~91_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9714_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1705_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8332_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8333_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1993feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9724_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1993_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9727_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~2057_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~2025feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9725_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~2025_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9726_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1961_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8339_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8340_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8341_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1545feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9669_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1545_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1481_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1513feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1513_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1449_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8308_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8309_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1129feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9661_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9662_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1129_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9665_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1161_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1065_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8305_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8306_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8307_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8310_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~713feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9672_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~713_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~777feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~777_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~681feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~681_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8311_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8312_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1033_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1001feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1001_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~937_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8318_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8319_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9683_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~905_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~809_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8313_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8314_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~617feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~617_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~649_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~585feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9687_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~585_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~553_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8315_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8316_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8317_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8320_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~457feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~457_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9711_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~521_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~425_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8328_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8329_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~361feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~361_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~329feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~329_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9696_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~297_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8321_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8322_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~201feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9699_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~201_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9702_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~265_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~233feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9700_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~233_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~169_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8323_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8324_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9703_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9707_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~137_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~73feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~73_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~41_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8325_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8326_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8327_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8330_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8331_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8342_combout\ : std_logic;
SIGNAL \u_Datapath|u_Mux_Register_File|o_DOUT[0]~5_combout\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|w_Register_File[0][0]~q\ : std_logic;
SIGNAL \u_Datapath|u_ALU|Add0~90_combout\ : std_logic;
SIGNAL \u_Datapath|u_ALU|Add0~92\ : std_logic;
SIGNAL \u_Datapath|u_ALU|Add0~94\ : std_logic;
SIGNAL \u_Datapath|u_ALU|Add0~96\ : std_logic;
SIGNAL \u_Datapath|u_ALU|Add0~98\ : std_logic;
SIGNAL \u_Datapath|u_ALU|Add0~99_combout\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|w_Register_File[8][1]~feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|w_Register_File[8][1]~q\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|w_Register_File[9][1]~q\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|Mux62~0_combout\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|Mux62~1_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~970_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1482feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1482_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~458_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8375_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8376_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1450_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1962_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~426_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8379_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8380_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1514feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1514_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~2026_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~490_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8377_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8378_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8381_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1034feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1034_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~2058_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~522_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8382_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8383_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8384_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1290feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9660_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1290_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1802_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~778feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~778_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~266_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8361_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8362_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~682feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~682_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1706_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1194feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1194_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~170_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8358_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8359_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1738_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~202_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8356_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8357_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8360_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8363_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9723_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1674_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1642feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9720_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1642_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8371_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8372_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1162feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1162_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1130_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1066_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8364_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8365_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~138_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~74feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~74_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~42_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8368_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8369_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~586feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~586_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~650_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~618_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~554_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8366_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8367_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8370_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8373_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8374_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8385_combout\ : std_logic;
SIGNAL \u_Datapath|u_Mux_Register_File|o_DOUT[1]~4_combout\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|w_Register_File[0][1]~q\ : std_logic;
SIGNAL \u_Datapath|u_ALU|Add0~93_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9718_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1838_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~302_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8516_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8517_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9716_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1902_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~366_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8514_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8515_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8518_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9653_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1422_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9697_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~398_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8519_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8520_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9717_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1870_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~334_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8512_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8513_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8521_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1518feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1518_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1550_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8546_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~526_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~494feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~494_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8548_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8549_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1966_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8550_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~2062_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8551_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1038feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1038_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~974_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1006feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1006_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~942_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8543_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8544_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8552_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~686feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~686_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1710_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1198feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1198_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~174_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8526_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8527_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1230_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1742_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8525_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8528_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1774feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9713_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1774_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9675_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~750_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~238_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8522_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8523_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8531_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1102_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~78_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8532_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8533_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~654_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~142_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8539_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1678_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8540_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~558feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~558_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9722_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1582_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1070_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~46_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8536_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8537_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1646_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9704_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~110_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8534_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8535_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8538_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8541_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8542_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8553_combout\ : std_logic;
SIGNAL \u_Datapath|u_Mux_Register_File|o_DOUT[5]~8_combout\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|w_Register_File[8][5]~q\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|Mux58~0_combout\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|Mux58~1_combout\ : std_logic;
SIGNAL \u_Datapath|u_ALU|Add0~157_combout\ : std_logic;
SIGNAL \u_Datapath|u_ALU|Add0~100\ : std_logic;
SIGNAL \u_Datapath|u_ALU|Add0~101_combout\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|w_Register_File[9][3]~q\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|Mux60~0_combout\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|Mux60~1_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~2060_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1964_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8466_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8467_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1036_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~940_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8461_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8462_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8465_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8468_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~716feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~716_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1740_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1228feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1228_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~204_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8430_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8431_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1196feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1196_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~172_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8432_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8433_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8434_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1260_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~236_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8428_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8429_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~780_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1804feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1804_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8436_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8437_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1900feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1900_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~876_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8440_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~364_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8441_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1324feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1324_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~300_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~812_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8442_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8443_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8444_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9719_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1932_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~396_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8445_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8446_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1868feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1868_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~844_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~332_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8438_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8439_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8447_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1164feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1164_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~140_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8455_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1676_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8456_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1068feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1068_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~44_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1580feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1580_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~556_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8452_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8453_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~108_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~620_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8450_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8451_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8454_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1612feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9721_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1612_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~76feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~76_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8448_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8449_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8457_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8458_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8469_combout\ : std_logic;
SIGNAL \u_Datapath|u_Mux_Register_File|o_DOUT[3]~6_combout\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|w_Register_File[0][3]~q\ : std_logic;
SIGNAL \u_Datapath|u_ALU|Add0~97_combout\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|Mux57~1_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~2031feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~2031_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~2063_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1967_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8592_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8593_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1679_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1647feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1647_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1583_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8589_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8590_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1775feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1775_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1807_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1743feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1743_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1711_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8587_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8588_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8591_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8594_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1295feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1295_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1551_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1167_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1423feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1423_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8571_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8572_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1231feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1231_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1487_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1359feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9650_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1359_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1103_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8566_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8567_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8570_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8573_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~271feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~271_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~527_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~399feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~399_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~143_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8581_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8582_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~431_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~175feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~175_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~47_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8578_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8579_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~463_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~335feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~335_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~79_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8576_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8577_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8580_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8583_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8584_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~879feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~879_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1007_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8557_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~943_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~559_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~687feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~687_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8558_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8559_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8560_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~719_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~975_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~591_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8554_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8555_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1039_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~911feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~911_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~655_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8561_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8562_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8563_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8595_combout\ : std_logic;
SIGNAL \u_Datapath|u_Mux_Register_File|o_DOUT[6]~34_combout\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|w_Register_File[0][6]~feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|w_Register_File[0][6]~q\ : std_logic;
SIGNAL \u_Datapath|u_ALU|Add0~102\ : std_logic;
SIGNAL \u_Datapath|u_ALU|Add0~103_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8343_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~491feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~491_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~363_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~235feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~235_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~107_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8406_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8407_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~427_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~43_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8410_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8411_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~203feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~203_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~459_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~75_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8408_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8409_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8412_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~395feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~395_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~139_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8413_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~523_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8414_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8415_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1419_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9648_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1387_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1355feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1355_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1323_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8396_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8397_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1547_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1451_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8403_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8404_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1291feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1291_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1259feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1259_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1195_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8398_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8399_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1131feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1131_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1163_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1067_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8400_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8401_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8402_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8405_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8416_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1707feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1707_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1963_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1835feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1835_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1579_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8421_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8422_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1995_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1611_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8419_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8420_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8423_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~2027feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~2027_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1771_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1643_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8417_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8418_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8426_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~939_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~555_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~683feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~683_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8390_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8391_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1003_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~747feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~747_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~619_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8388_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8389_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8392_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~587_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8386_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~971_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8387_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~779_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~907feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~907_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~651_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8393_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8394_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8395_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8427_combout\ : std_logic;
SIGNAL \u_Datapath|u_Mux_Register_File|o_DOUT[2]~7_combout\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|w_Register_File[0][2]~q\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|w_Register_File[9][2]~q\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|Mux61~0_combout\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|Mux61~1_combout\ : std_logic;
SIGNAL \u_Datapath|u_ALU|Add0~156_combout\ : std_logic;
SIGNAL \u_Datapath|u_ALU|Add0~95_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1776_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~240_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8596_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8597_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~720feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~720_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1744_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1232feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1232_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~208_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8598_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8599_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1712_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~688feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~688_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~176_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8600_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8601_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8602_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8605_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~656feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~656_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1680_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1168feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1168_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~144_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8623_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8624_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1616_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~80_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8616_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8617_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1136feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1136_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1648_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~112_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8618_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8619_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1072feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1072_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1584_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~560feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~560_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~48_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8620_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8621_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8622_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8625_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1936_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~400_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8613_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8614_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1872_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~336_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8606_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8607_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1840_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~304_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8610_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8611_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1392feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1392_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~368_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1904feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1904_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~880_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8608_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8609_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8612_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8615_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8626_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8637_combout\ : std_logic;
SIGNAL \u_Datapath|u_Mux_Register_File|o_DOUT[7]~35_combout\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|w_Register_File[9][7]~q\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|w_Register_File[8][7]~q\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|Mux56~0_combout\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|Mux56~1_combout\ : std_logic;
SIGNAL \u_Datapath|u_ALU|Add0~159_combout\ : std_logic;
SIGNAL \u_Datapath|u_ALU|Add0~104\ : std_logic;
SIGNAL \u_Datapath|u_ALU|Add0~105_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9728_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9729_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9730_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9731_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9732_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9733_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9734_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9735_combout\ : std_logic;
SIGNAL \u_Datapath|u_ALU|Add0~106\ : std_logic;
SIGNAL \u_Datapath|u_ALU|Add0~107_combout\ : std_logic;
SIGNAL \u_Datapath|u_Mux_Register_File|o_DOUT[8]~10_combout\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|w_Register_File[0][8]~feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|w_Register_File[0][8]~q\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|Mux55~1_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~2033feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~2033_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~2065_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1969_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8676_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8677_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1809feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1809_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1777_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1745feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1745_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1713_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8669_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8670_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1937_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1905feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1905_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1841_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8671_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8672_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1617feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1617_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1681_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1585_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8673_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8674_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8675_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8678_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~401feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~401_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~529_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~273feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~273_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~145_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8665_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8666_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~497feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~497_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~241_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~369feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~369_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~113_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8658_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8659_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~433_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~49_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8662_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8663_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~337feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~337_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~465_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~81_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8660_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8661_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8664_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8667_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~977_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~593feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~593_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8648_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8649_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~689feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~689_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~945_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~561_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~817feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~817_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8652_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8653_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1009_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~881feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~881_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~625_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8650_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8651_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8654_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1041_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~785feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~785_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~657_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8655_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8656_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8657_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8668_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8679_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9736_combout\ : std_logic;
SIGNAL \u_Datapath|u_ALU|Add0~160_combout\ : std_logic;
SIGNAL \u_Datapath|u_ALU|Add0~108\ : std_logic;
SIGNAL \u_Datapath|u_ALU|Add0~109_combout\ : std_logic;
SIGNAL \u_Datapath|u_Mux_Register_File|o_DOUT[9]~11_combout\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|w_Register_File[0][9]~q\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|w_Register_File[8][9]~q\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|Mux54~0_combout\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|Mux54~1_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1490feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1490_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~2002_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~466_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8713_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8714_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1970_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1458_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~434_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8715_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8716_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8717_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1010_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~498_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8711_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8712_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8720_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1170_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1682_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~658feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~658_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~146_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8707_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8708_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1106_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~594feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~594_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~82_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8700_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8701_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1586_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~50_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1074_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8704_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8705_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1650_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~114_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8702_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8703_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8706_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8709_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~754_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~242_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8690_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8691_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~690feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~690_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1714_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1202feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1202_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~178_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8694_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8695_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1746_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~210_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8692_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8693_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8696_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8699_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8710_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8721_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9737_combout\ : std_logic;
SIGNAL \u_Datapath|u_ALU|Add0~110\ : std_logic;
SIGNAL \u_Datapath|u_ALU|Add0~111_combout\ : std_logic;
SIGNAL \u_Datapath|u_Mux_Register_File|o_DOUT[10]~12_combout\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|w_Register_File[0][10]~feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|w_Register_File[0][10]~q\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|w_Register_File[8][10]~q\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|w_Register_File[9][10]~q\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|Mux53~0_combout\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|Mux53~1_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~979_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~595_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8724_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8725_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8728_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1011_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~755feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~755_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~627_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8722_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8723_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8731_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1235feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1235_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1491_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1107_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8732_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8733_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1299feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1299_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1555_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8740_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1395feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1395_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1523_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1139_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8734_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8735_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8738_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8741_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~371feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~371_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~499_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~243feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~243_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~115_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8744_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8745_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~307feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~307_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~435_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~51_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8746_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8747_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8748_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~211_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~83_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8742_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8743_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8751_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8752_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8763_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9738_combout\ : std_logic;
SIGNAL \u_Datapath|u_ALU|Add0~161_combout\ : std_logic;
SIGNAL \u_Datapath|u_ALU|Add0~112\ : std_logic;
SIGNAL \u_Datapath|u_ALU|Add0~113_combout\ : std_logic;
SIGNAL \u_Datapath|u_Mux_Register_File|o_DOUT[11]~13_combout\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|w_Register_File[0][11]~q\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|w_Register_File[8][11]~q\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|Mux52~0_combout\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|Mux52~1_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~2068_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1556feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1556_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~532_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8802_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8803_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~980feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~980_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~2004_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1492feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1492_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~468_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8797_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8798_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1460feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1460_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1972_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~948feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~948_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~436_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8799_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8800_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8801_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~2036feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~2036_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1524_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~500_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8795_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8796_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8804_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1172feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1172_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1684_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~660feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~660_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~148_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8791_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8792_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~628_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1652feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1652_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8785_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1108_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1620_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~84_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8786_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8787_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8790_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8793_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8794_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8805_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9739_combout\ : std_logic;
SIGNAL \u_Datapath|u_ALU|Add0~114\ : std_logic;
SIGNAL \u_Datapath|u_ALU|Add0~115_combout\ : std_logic;
SIGNAL \u_Datapath|u_Mux_Register_File|o_DOUT[12]~14_combout\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|w_Register_File[0][12]~q\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|w_Register_File[9][12]~q\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|w_Register_File[8][12]~feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|w_Register_File[8][12]~q\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|Mux51~0_combout\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|Mux51~1_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~405feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~405_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~533_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~277feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~277_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~149_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8833_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8834_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~341_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~85_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8826_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8827_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~437_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~53_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8830_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8831_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~245feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~245_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~501_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~373feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~373_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~117_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8828_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8829_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8832_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8835_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~693feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~693_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~949_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~565_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~821feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~821_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8820_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8821_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~981_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~597feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~597_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8818_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8819_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8822_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1045_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~661_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8823_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8824_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8825_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8836_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1365_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1493_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8807_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1429_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1173_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8813_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8814_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1333feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1333_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1077_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8810_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1461_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8811_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1525_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1141_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8808_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8809_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8812_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8815_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8847_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9740_combout\ : std_logic;
SIGNAL \u_Datapath|u_ALU|Add0~116\ : std_logic;
SIGNAL \u_Datapath|u_ALU|Add0~117_combout\ : std_logic;
SIGNAL \u_Datapath|u_Mux_Register_File|o_DOUT[13]~15_combout\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|w_Register_File[0][13]~q\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|Mux50~1_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~2070_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~534_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8886_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8887_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1494feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1494_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~2006_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~982feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~982_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~470_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8881_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8882_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8885_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8888_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~790feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~790_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1814_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1302_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~278_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8865_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8866_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1206feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1206_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1718_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~182_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8862_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8863_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1782_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~246_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8860_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8861_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8864_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8867_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1622_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~86_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8870_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8871_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1078feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1078_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~54_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1590_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~566_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8872_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8873_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8874_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1654_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1142feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1142_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~118_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8868_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8869_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8877_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8878_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8889_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9741_combout\ : std_logic;
SIGNAL \u_Datapath|u_ALU|Add0~118\ : std_logic;
SIGNAL \u_Datapath|u_ALU|Add0~119_combout\ : std_logic;
SIGNAL \u_Datapath|u_Mux_Register_File|o_DOUT[14]~16_combout\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|w_Register_File[0][14]~q\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|w_Register_File[8][14]~q\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|w_Register_File[9][14]~q\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|Mux49~0_combout\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|Mux49~1_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~887_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~631_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~759_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8890_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8891_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1047feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1047_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~791_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~663_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~919feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~919_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8897_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8898_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~727feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~727_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~983_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~599_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8892_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8893_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~951_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~695feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~695_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~567_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8894_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8895_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8896_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8899_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~279feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~279_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~535_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~407feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~407_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~151_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8917_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8918_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~215_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~87feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~87_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8910_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8911_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~439feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~439_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~55feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~55_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8914_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8915_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~375feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~375_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~503_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~119_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8912_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8913_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8916_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8919_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1495feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1495_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1239_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1367feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1367_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1111_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8900_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8901_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1303feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1303_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1559_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1175_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8907_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8908_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1463_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1079_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8904_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8905_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1399feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1399_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1527_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1143_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8902_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8903_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8906_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8909_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8920_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8931_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9742_combout\ : std_logic;
SIGNAL \u_Datapath|u_ALU|Add0~184_combout\ : std_logic;
SIGNAL \u_Datapath|u_ALU|Add0~120\ : std_logic;
SIGNAL \u_Datapath|u_ALU|Add0~121_combout\ : std_logic;
SIGNAL \u_Datapath|u_Mux_Register_File|o_DOUT[15]~17_combout\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|w_Register_File[0][15]~q\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|w_Register_File[9][15]~q\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|Mux48~0_combout\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|Mux48~1_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1432feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1432_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1944_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~408_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8949_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8950_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1880_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~344_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8944_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8945_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1848_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~312_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8946_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8947_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8948_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8951_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1176feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1176_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1688_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~664feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~664_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~152_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8959_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8960_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1592_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~56_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1080feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1080_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8956_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8957_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1112feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1112_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1624_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~88_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8954_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8955_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8958_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8961_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8962_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1720_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~184_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8936_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8937_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1784_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~248_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8934_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8935_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8938_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1304_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~280_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8939_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8940_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8941_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8973_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9743_combout\ : std_logic;
SIGNAL \u_Datapath|u_ALU|Add0~164_combout\ : std_logic;
SIGNAL \u_Datapath|u_ALU|Add0~122\ : std_logic;
SIGNAL \u_Datapath|u_ALU|Add0~123_combout\ : std_logic;
SIGNAL \u_Datapath|u_Mux_Register_File|o_DOUT[16]~18_combout\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|w_Register_File[0][16]~q\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|w_Register_File[9][16]~q\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|w_Register_File[8][16]~feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|w_Register_File[8][16]~q\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|Mux47~0_combout\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|Mux47~1_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1017feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1017_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~761_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~889feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~889_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~633_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8984_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8985_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~697feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~697_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~953_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~569_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~825feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~825_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8988_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8989_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~985_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~601_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8986_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8987_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8990_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8993_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~345_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~89_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8994_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8995_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~249feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~249_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~505_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8997_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~441_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~57_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8998_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8999_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9000_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9003_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9004_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1433_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1177_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8981_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8982_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1497_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1113_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8974_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8975_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1209feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1209_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1465_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8979_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1529feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1529_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1401feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1401_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8976_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8977_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8980_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~8983_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9015_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9744_combout\ : std_logic;
SIGNAL \u_Datapath|u_ALU|Add0~124\ : std_logic;
SIGNAL \u_Datapath|u_ALU|Add0~125_combout\ : std_logic;
SIGNAL \u_Datapath|u_Mux_Register_File|o_DOUT[17]~19_combout\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|w_Register_File[0][17]~q\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|w_Register_File[8][17]~q\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|w_Register_File[9][17]~q\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|Mux46~0_combout\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|Mux46~1_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~666feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~666_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1690_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1178feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1178_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~154_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9043_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9044_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~602feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~602_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1114feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1114_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~90_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9036_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9037_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~122_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~634_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9038_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9039_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1082feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1082_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~58_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1594_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~570_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9040_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9041_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9042_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9045_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1274feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1274_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~762feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~762_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~250_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9026_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9027_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~794feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~794_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1818_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~282_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9033_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9034_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1210feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1210_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~186_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~698_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9030_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9031_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~730feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~730_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1754_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~218_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9028_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9029_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9032_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9035_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9046_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~2074_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1050feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1050_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~538_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9054_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9055_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1498_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~986feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~986_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~474_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9047_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9048_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~954feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~954_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1978_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1466feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1466_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~442_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9051_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9052_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1018feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1018_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~2042_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~506_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9049_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9050_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9053_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9056_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9057_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9745_combout\ : std_logic;
SIGNAL \u_Datapath|u_ALU|Add0~166_combout\ : std_logic;
SIGNAL \u_Datapath|u_ALU|Add0~126\ : std_logic;
SIGNAL \u_Datapath|u_ALU|Add0~127_combout\ : std_logic;
SIGNAL \u_Datapath|u_Mux_Register_File|o_DOUT[18]~20_combout\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|w_Register_File[9][18]~q\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|w_Register_File[8][18]~q\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|Mux45~0_combout\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|Mux45~1_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~2011_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1627_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9091_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9092_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1851feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1851_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1979_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1723feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1723_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1595_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9093_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9094_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9095_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~2075_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1947feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1947_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1691_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9096_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9097_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9098_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~475_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~91_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9080_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9081_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9084_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~507feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~507_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~251_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~379feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~379_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~123_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9078_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9079_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9087_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1563_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1467_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9075_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9076_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1147feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1147_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1083_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9072_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9073_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1403feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1403_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1435_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1371feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1371_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1339_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9070_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9071_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9074_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1307feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1307_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1243_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1275feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1275_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1211_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9068_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9069_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9077_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9088_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9099_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9746_combout\ : std_logic;
SIGNAL \u_Datapath|u_ALU|Add0~128\ : std_logic;
SIGNAL \u_Datapath|u_ALU|Add0~129_combout\ : std_logic;
SIGNAL \u_Datapath|u_Mux_Register_File|o_DOUT[19]~21_combout\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|w_Register_File[0][19]~q\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|w_Register_File[9][19]~q\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|w_Register_File[8][19]~feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|w_Register_File[8][19]~q\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|Mux44~0_combout\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|Mux44~1_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~764feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~764_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1788_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1276feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1276_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~252_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9100_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9101_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~700feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~700_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1724_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1212feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1212_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~188_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9104_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9105_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1244feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1244_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1756_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~732feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~732_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~220_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9102_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9103_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9106_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1820feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1820_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1308_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~284_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~796feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~796_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9107_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9108_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9109_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~988_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1500feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1500_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~476_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9131_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9132_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~956_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~444_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9135_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1980_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9136_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1532feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1532_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~2044_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~508_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9133_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9134_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9137_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9140_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1916feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1916_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1884feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1884_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1852_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9117_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9118_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1372feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1372_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1436_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1404feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1404_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1340_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9112_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9113_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~412_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~316_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~380feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~380_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9114_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9115_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9116_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~892_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~860_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~828_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9110_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9111_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9119_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1596_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1084_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~60_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9124_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9125_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1660_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~124_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9122_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9123_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9126_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1116_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~604feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~604_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~92_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9120_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9121_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9129_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9130_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9141_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9747_combout\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|w_Register_File[0][20]~q\ : std_logic;
SIGNAL \u_Datapath|u_ALU|Add0~130\ : std_logic;
SIGNAL \u_Datapath|u_ALU|Add0~131_combout\ : std_logic;
SIGNAL \u_Datapath|u_Mux_Register_File|o_DOUT[20]~22_combout\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|w_Register_File[9][20]~q\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|Mux43~0_combout\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|Mux43~1_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1885feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1885_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~2013_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1629_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9175_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9176_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1725feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1725_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1981_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1853feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1853_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1597_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9177_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9178_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9179_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~2045feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~2045_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1789_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1661_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9173_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9174_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9182_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~797feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~797_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1053_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~925feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~925_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~669_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9159_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9160_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~829feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~829_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~957_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~573_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9156_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9157_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1021_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~765feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~765_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~637_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9154_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9155_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9158_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~989_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~733_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~605_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9152_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9153_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9161_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~381_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~253feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~253_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~125_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9162_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9163_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~317feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~317_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~445_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~189feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~189_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~61_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9166_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9167_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~477_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~93_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9164_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9165_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9168_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9171_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9172_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9183_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9748_combout\ : std_logic;
SIGNAL \u_Datapath|u_ALU|Add0~132\ : std_logic;
SIGNAL \u_Datapath|u_ALU|Add0~133_combout\ : std_logic;
SIGNAL \u_Datapath|u_Mux_Register_File|o_DOUT[21]~23_combout\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|w_Register_File[0][21]~q\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|Mux42~1_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1886_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~350_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9184_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9185_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~318_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9188_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1854_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9189_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1918_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~382_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9186_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9187_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9190_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1950feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1950_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~926_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~414_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9191_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9192_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9193_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~670feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~670_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1694_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1182feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1182_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~158_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9211_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9212_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1150feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1150_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1662_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~126_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9206_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9207_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1086feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1086_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1598_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~62_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9208_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9209_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9210_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~606_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1118feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1118_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~94_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9204_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9205_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9213_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1278_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~766feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~766_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~254_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9194_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9195_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~734feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~734_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1758_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~222_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9196_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9197_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~190_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~702_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9198_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9199_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9200_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9203_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9214_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9225_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9749_combout\ : std_logic;
SIGNAL \u_Datapath|u_ALU|Add0~134\ : std_logic;
SIGNAL \u_Datapath|u_ALU|Add0~135_combout\ : std_logic;
SIGNAL \u_Datapath|u_Mux_Register_File|o_DOUT[22]~24_combout\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|w_Register_File[0][22]~q\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|Mux41~1_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~2047_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~2015feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~2015_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1983_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9264_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9265_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1823feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1823_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1791_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1727_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9257_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9258_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1951_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1919feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1919_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1855_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9259_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9260_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1631feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1631_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1695_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1599_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9261_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9262_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9263_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9266_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1567_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1183_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9243_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9244_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1215feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1215_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1471_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1343feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1343_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1087_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9240_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9241_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1503_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1247feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1247_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1119_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9238_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9239_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9242_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1279_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1151_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9236_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9237_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9245_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~543_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~159_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9253_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9254_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~511feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~511_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~255_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~383feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~383_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~127_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9246_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9247_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~479_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~95_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9248_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9249_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~447_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~63_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9250_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9251_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9252_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9255_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9256_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9267_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9750_combout\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|w_Register_File[0][23]~feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|w_Register_File[0][23]~q\ : std_logic;
SIGNAL \u_Datapath|u_ALU|Add0~136\ : std_logic;
SIGNAL \u_Datapath|u_ALU|Add0~137_combout\ : std_logic;
SIGNAL \u_Datapath|u_Mux_Register_File|o_DOUT[23]~25_combout\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|w_Register_File[8][23]~feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|w_Register_File[8][23]~q\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|w_Register_File[9][23]~q\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|Mux40~0_combout\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|Mux40~1_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1824feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1824_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1312_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~288_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9275_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9276_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1216feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1216_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~192_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9272_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1728_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9273_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1248feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1248_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1760_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~224_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9270_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9271_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9274_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9277_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1376_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~352_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9278_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9279_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1920_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~384_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9280_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9281_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1856_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~320_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9282_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9283_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9284_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1440feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1440_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1952_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~416_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9285_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9286_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9287_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1696_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~160_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9295_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9296_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1120_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~96_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9288_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9289_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~576feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~576_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1600_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1088feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1088_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~64_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9292_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9293_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~640feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~640_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1664_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1152feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1152_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~128_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9290_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9291_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9294_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9297_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9298_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9309_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9751_combout\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|w_Register_File[0][24]~feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|w_Register_File[0][24]~q\ : std_logic;
SIGNAL \u_Datapath|u_ALU|Add0~138\ : std_logic;
SIGNAL \u_Datapath|u_ALU|Add0~139_combout\ : std_logic;
SIGNAL \u_Datapath|u_Mux_Register_File|o_DOUT[24]~26_combout\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|w_Register_File[9][24]~q\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|Mux39~0_combout\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|Mux39~1_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~2081_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~2049_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~2017_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1985_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9348_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9349_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1729_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9343_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1825_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9344_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1633feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1633_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1697_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1601_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9345_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9346_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9347_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1953_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1889_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1921feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1921_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1857_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9341_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9342_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9350_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1409_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1153_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1281feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1281_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9310_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9311_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1505_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1377feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1377_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1121_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9312_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9313_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1345feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1345_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1473_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1217feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1217_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1089_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9314_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9315_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9316_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9319_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~801feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~801_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1057_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~929feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~929_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~673_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9327_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9328_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~993feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~993_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~609_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9320_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9321_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~833feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~833_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~961_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~577_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9324_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9325_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~897feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~897_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1025_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~769feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~769_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~641_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9322_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9323_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9326_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9329_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~161_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~417feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~417_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9337_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~545_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~289feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~289_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9338_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~481_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~97_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9332_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9333_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~321feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~321_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~449_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~65_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9334_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9335_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9336_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9339_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9340_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9351_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9752_combout\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|w_Register_File[0][25]~q\ : std_logic;
SIGNAL \u_Datapath|u_ALU|Add0~140\ : std_logic;
SIGNAL \u_Datapath|u_ALU|Add0~141_combout\ : std_logic;
SIGNAL \u_Datapath|u_Mux_Register_File|o_DOUT[25]~27_combout\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|w_Register_File[9][25]~q\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|Mux38~0_combout\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|Mux38~1_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~2018_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1986_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9390_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9391_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1474_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9383_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1538_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9384_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1058_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~962_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9385_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9386_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9389_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9392_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1890feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1890_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~866_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~354_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9352_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9353_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1922_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~386_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9354_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9355_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1858_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~322_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9356_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9357_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9358_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9361_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~610_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1122feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1122_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~98_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9372_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9373_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~66_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9376_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1602_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9377_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1154feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1154_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1666_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~642feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~642_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~130_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9374_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9375_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9378_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9381_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1282_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~770feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~770_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~258_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9362_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9363_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1218feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1218_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1730_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~706_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~194_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9366_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9367_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~738feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~738_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1762_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1250feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1250_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~226_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9364_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9365_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9368_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~802feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~802_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1826_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~290_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1314feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1314_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9369_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9370_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9371_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9382_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9393_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9753_combout\ : std_logic;
SIGNAL \u_Datapath|u_Mux_Register_File|o_DOUT[26]~28_combout\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|w_Register_File[8][26]~feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|w_Register_File[8][26]~q\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|w_Register_File[9][26]~q\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|Mux37~0_combout\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|Mux37~1_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1827feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1827_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1795_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1731_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9425_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9426_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1955_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1923feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1923_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1859_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9427_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9428_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1635feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1635_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1699_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1603_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9429_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9430_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9431_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9434_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~963_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~579_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9398_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9399_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~771feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~771_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1027_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~899feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~899_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~643_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9396_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9397_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9400_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~995feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~995_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~867_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~611_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9394_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9395_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9403_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~515feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~515_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~259_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~387feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~387_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~131_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9414_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9415_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~483_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~99_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9416_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9417_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~195feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~195_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~451_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~323feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~323_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~67_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9418_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9419_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9420_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9423_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1283_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1411feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1411_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9404_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9405_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1219feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1219_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1475_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1347feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1347_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1091_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9408_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9409_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1507_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1251feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1251_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1123_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9406_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9407_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9410_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9413_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9424_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9435_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9754_combout\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|w_Register_File[0][27]~q\ : std_logic;
SIGNAL \u_Datapath|u_ALU|Add0~174_combout\ : std_logic;
SIGNAL \u_Datapath|u_ALU|Add0~142\ : std_logic;
SIGNAL \u_Datapath|u_ALU|Add0~144\ : std_logic;
SIGNAL \u_Datapath|u_ALU|Add0~145_combout\ : std_logic;
SIGNAL \u_Datapath|u_Mux_Register_File|o_DOUT[27]~29_combout\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|w_Register_File[9][27]~q\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|w_Register_File[8][27]~feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|w_Register_File[8][27]~q\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|Mux36~0_combout\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|Mux36~1_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1508feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1508_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~2020_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~996feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~996_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~484_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9469_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9470_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~964feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~964_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1988_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1476feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1476_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~452_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9471_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9472_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9473_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~2052feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~2052_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1028_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1540feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1540_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~516_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9467_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9468_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1572_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~548_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9474_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9475_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9476_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~772_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1284feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1284_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~260_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9436_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9437_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1316_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~804feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~804_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9443_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9444_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1764_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~740feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~740_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~228_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9438_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9439_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~708feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~708_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1732_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1220feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1220_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~196_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9440_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9441_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9442_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9445_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~420_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9453_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1956_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1444_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9454_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1924_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~388_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9448_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9449_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~836feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~836_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1860_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1348feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1348_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~324_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9450_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9451_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9452_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9455_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1700_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~164_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9463_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9464_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~580feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~580_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1604_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1092feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1092_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~68_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9460_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9461_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~644feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~644_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1668_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1156feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1156_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~132_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9458_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9459_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9462_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1124_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~612feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~612_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~100_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9456_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9457_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9465_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9466_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9477_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9755_combout\ : std_logic;
SIGNAL \u_Datapath|u_ALU|Add0~176_combout\ : std_logic;
SIGNAL \u_Datapath|u_ALU|Add0~146\ : std_logic;
SIGNAL \u_Datapath|u_ALU|Add0~147_combout\ : std_logic;
SIGNAL \u_Datapath|u_Mux_Register_File|o_DOUT[28]~30_combout\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|w_Register_File[8][28]~feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|w_Register_File[8][28]~q\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|w_Register_File[9][28]~q\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|Mux35~0_combout\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|Mux35~1_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1509feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1509_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1253_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1381feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1381_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1125_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9478_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9479_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1349feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1349_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1477_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1221feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1221_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1093_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9482_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9483_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1541_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1157_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9480_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9481_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9484_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9487_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~2085_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~2053feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~2053_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9516_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9517_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1765feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1765_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1829_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1797feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1797_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1733_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9511_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9512_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1701_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1605_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9513_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9514_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9515_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9518_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~741feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~741_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~997_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~613_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9490_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9491_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~837feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~837_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~965_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~581_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9492_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9493_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9494_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1061_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~677_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9495_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9496_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9497_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~293feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~293_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~549_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~165_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9505_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9506_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~389feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~389_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~517_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~261_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~133_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9500_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9501_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~453_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~69_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9502_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9503_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9504_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~229feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~229_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~101_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9498_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9499_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9507_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9508_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9519_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9756_combout\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|w_Register_File[0][29]~q\ : std_logic;
SIGNAL \u_Datapath|u_ALU|Add0~148\ : std_logic;
SIGNAL \u_Datapath|u_ALU|Add0~149_combout\ : std_logic;
SIGNAL \u_Datapath|u_Mux_Register_File|o_DOUT[29]~31_combout\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|w_Register_File[8][29]~feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|w_Register_File[8][29]~q\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|w_Register_File[9][29]~q\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|Mux34~0_combout\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|Mux34~1_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~390feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~390_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~422_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~326_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~358feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~358_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9524_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9525_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1414feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1414_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1446_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1382feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1382_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1350_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9522_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9523_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9526_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1958feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1958_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1894_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1926feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1926_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1862_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9527_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9528_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9529_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1702_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~678feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~678_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~166_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9547_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9548_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1606_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1094feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1094_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~70_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9544_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9545_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1126feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1126_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1638_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~102_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9542_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9543_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9546_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9549_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1830_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~294_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~806feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~806_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9537_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9538_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1766feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1766_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1254_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~742feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~742_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~230_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9530_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9531_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~774feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~774_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1798_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~262_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9532_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9533_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~710feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~710_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1734_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1222feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1222_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~198_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9534_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9535_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9536_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9539_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9550_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1062_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~550_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9558_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9559_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1542_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1030feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1030_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~518_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9551_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9552_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9560_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9561_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9757_combout\ : std_logic;
SIGNAL \u_Datapath|u_ALU|Add0~150\ : std_logic;
SIGNAL \u_Datapath|u_ALU|Add0~151_combout\ : std_logic;
SIGNAL \u_Datapath|u_Mux_Register_File|o_DOUT[30]~32_combout\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|w_Register_File[0][30]~q\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|w_Register_File[9][30]~q\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|Mux33~0_combout\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|Mux33~1_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~935_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~807_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~679_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9569_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9570_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~967_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~839feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~839_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~583_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9566_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9567_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~999_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~615_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9564_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9565_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9568_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9571_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~2023_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1991_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9600_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9601_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1703_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1607_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9597_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9598_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1927feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1927_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1959_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1895feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1895_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1863_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9595_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9596_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9599_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9602_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~551_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~167_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9589_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9590_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~263_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~519_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~391feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~391_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~135_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9584_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9585_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~455_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~71_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9586_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9587_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9588_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~487feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~487_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~359_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~103_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9582_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9583_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9591_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1383_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1255feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1255_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1127_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9572_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9573_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1543_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1159_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9574_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9575_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1223feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1223_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1479_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1351feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1351_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1095_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9576_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9577_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9578_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9581_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9592_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9603_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9758_combout\ : std_logic;
SIGNAL \u_Datapath|u_Mux_Register_File|o_DOUT[31]~33_combout\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|w_Register_File[8][31]~q\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|w_Register_File[9][31]~q\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|Mux32~0_combout\ : std_logic;
SIGNAL \u_Datapath|u_Register_File|Mux32~1_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1960_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1928feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1928_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1864_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9621_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9622_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1416_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1384feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1384_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1352_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9614_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9615_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9623_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1672feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1672_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1160_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~136_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9624_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9625_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1608_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~72_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9628_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9629_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~616feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~616_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1640_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1128feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1128_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~104_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9626_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9627_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9630_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9633_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9634_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~232_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9604_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1768_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~744feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~744_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9605_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1832feeder_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1832_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~808_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~296_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9611_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9612_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9613_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1576_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~552_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9642_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9643_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1992_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~1480_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~456_q\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9639_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9640_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9641_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9644_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9645_combout\ : std_logic;
SIGNAL \u_Datapath|u_Data_Memory|w_Memory~9759_combout\ : std_logic;
SIGNAL \u_Datapath|u_PC|w_Q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \ALT_INV_i_Rst~inputclkctrl_outclk\ : std_logic;

BEGIN

ww_i_Clk <= i_Clk;
ww_i_Rst <= i_Rst;
o_Data <= ww_o_Data;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\i_Rst~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \i_Rst~input_o\);

\i_Clk~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \i_Clk~input_o\);
\ALT_INV_i_Rst~inputclkctrl_outclk\ <= NOT \i_Rst~inputclkctrl_outclk\;

-- Location: LCCOMB_X19_Y14_N20
\u_Datapath|u_ALU|Add0~143\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_ALU|Add0~143_combout\ = ((\u_Datapath|u_Register_File|w_Register_File[0][26]~q\ $ (\u_Datapath|u_ALU|Add0~174_combout\ $ (!\u_Datapath|u_ALU|Add0~142\)))) # (GND)
-- \u_Datapath|u_ALU|Add0~144\ = CARRY((\u_Datapath|u_Register_File|w_Register_File[0][26]~q\ & ((\u_Datapath|u_ALU|Add0~174_combout\) # (!\u_Datapath|u_ALU|Add0~142\))) # (!\u_Datapath|u_Register_File|w_Register_File[0][26]~q\ & 
-- (\u_Datapath|u_ALU|Add0~174_combout\ & !\u_Datapath|u_ALU|Add0~142\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Register_File|w_Register_File[0][26]~q\,
	datab => \u_Datapath|u_ALU|Add0~174_combout\,
	datad => VCC,
	cin => \u_Datapath|u_ALU|Add0~142\,
	combout => \u_Datapath|u_ALU|Add0~143_combout\,
	cout => \u_Datapath|u_ALU|Add0~144\);

-- Location: LCCOMB_X19_Y14_N28
\u_Datapath|u_ALU|Add0~151\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_ALU|Add0~151_combout\ = ((\u_Datapath|u_ALU|Add0~178_combout\ $ (\u_Datapath|u_Register_File|w_Register_File[0][30]~q\ $ (!\u_Datapath|u_ALU|Add0~150\)))) # (GND)
-- \u_Datapath|u_ALU|Add0~152\ = CARRY((\u_Datapath|u_ALU|Add0~178_combout\ & ((\u_Datapath|u_Register_File|w_Register_File[0][30]~q\) # (!\u_Datapath|u_ALU|Add0~150\))) # (!\u_Datapath|u_ALU|Add0~178_combout\ & 
-- (\u_Datapath|u_Register_File|w_Register_File[0][30]~q\ & !\u_Datapath|u_ALU|Add0~150\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~178_combout\,
	datab => \u_Datapath|u_Register_File|w_Register_File[0][30]~q\,
	datad => VCC,
	cin => \u_Datapath|u_ALU|Add0~150\,
	combout => \u_Datapath|u_ALU|Add0~151_combout\,
	cout => \u_Datapath|u_ALU|Add0~152\);

-- Location: LCCOMB_X19_Y14_N30
\u_Datapath|u_ALU|Add0~153\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_ALU|Add0~153_combout\ = \u_Datapath|u_Register_File|w_Register_File[0][31]~q\ $ (\u_Datapath|u_ALU|Add0~152\ $ (\u_Datapath|u_ALU|Add0~179_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_Datapath|u_Register_File|w_Register_File[0][31]~q\,
	datad => \u_Datapath|u_ALU|Add0~179_combout\,
	cin => \u_Datapath|u_ALU|Add0~152\,
	combout => \u_Datapath|u_ALU|Add0~153_combout\);

-- Location: FF_X18_Y15_N13
\u_Datapath|u_Data_Memory|w_Memory~1385\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux63~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9648_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1385_q\);

-- Location: LCCOMB_X20_Y15_N14
\u_Control|o_ALUSrc\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Control|o_ALUSrc~combout\ = (!\u_Datapath|u_PC|w_Q\(4) & ((!\u_Datapath|u_PC|w_Q\(2)) # (!\u_Datapath|u_PC|w_Q\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_Datapath|u_PC|w_Q\(3),
	datac => \u_Datapath|u_PC|w_Q\(4),
	datad => \u_Datapath|u_PC|w_Q\(2),
	combout => \u_Control|o_ALUSrc~combout\);

-- Location: LCCOMB_X20_Y15_N4
\u_Datapath|u_Mux_ALU_B|o_DOUT[1]~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Mux_ALU_B|o_DOUT[1]~1_combout\ = (\u_Datapath|u_PC|w_Q\(2) & (((!\u_Control|o_ALUSrc~combout\ & \u_Datapath|u_Register_File|Mux62~1_combout\)))) # (!\u_Datapath|u_PC|w_Q\(2) & ((\u_Datapath|u_Mux_ALU_B|o_DOUT[1]~0_combout\) # 
-- ((!\u_Control|o_ALUSrc~combout\ & \u_Datapath|u_Register_File|Mux62~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_PC|w_Q\(2),
	datab => \u_Datapath|u_Mux_ALU_B|o_DOUT[1]~0_combout\,
	datac => \u_Control|o_ALUSrc~combout\,
	datad => \u_Datapath|u_Register_File|Mux62~1_combout\,
	combout => \u_Datapath|u_Mux_ALU_B|o_DOUT[1]~1_combout\);

-- Location: FF_X19_Y10_N29
\u_Datapath|u_Data_Memory|w_Memory~1353\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1353feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9650_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1353_q\);

-- Location: FF_X19_Y10_N11
\u_Datapath|u_Data_Memory|w_Memory~1321\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux63~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9652_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1321_q\);

-- Location: LCCOMB_X19_Y10_N10
\u_Datapath|u_Data_Memory|w_Memory~8301\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8301_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1353_q\) # ((\u_Datapath|u_ALU|Add0~93_combout\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~1321_q\ & !\u_Datapath|u_ALU|Add0~93_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1353_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1321_q\,
	datad => \u_Datapath|u_ALU|Add0~93_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8301_combout\);

-- Location: FF_X22_Y11_N21
\u_Datapath|u_Data_Memory|w_Memory~1417\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1417feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9653_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1417_q\);

-- Location: LCCOMB_X18_Y15_N12
\u_Datapath|u_Data_Memory|w_Memory~8302\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8302_combout\ = (\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8301_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~1417_q\)) # (!\u_Datapath|u_Data_Memory|w_Memory~8301_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~1385_q\))))) # (!\u_Datapath|u_ALU|Add0~93_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8301_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~93_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1417_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1385_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8301_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8302_combout\);

-- Location: FF_X17_Y15_N13
\u_Datapath|u_Register_File|w_Register_File[8][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Mux_Register_File|o_DOUT[3]~6_combout\,
	clrn => \ALT_INV_i_Rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \u_Datapath|u_Register_File|w_Register_File[8][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Register_File|w_Register_File[8][3]~q\);

-- Location: FF_X21_Y17_N17
\u_Datapath|u_Register_File|w_Register_File[8][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Register_File|w_Register_File[8][2]~feeder_combout\,
	clrn => \ALT_INV_i_Rst~inputclkctrl_outclk\,
	ena => \u_Datapath|u_Register_File|w_Register_File[8][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Register_File|w_Register_File[8][2]~q\);

-- Location: FF_X14_Y17_N1
\u_Datapath|u_Data_Memory|w_Memory~1225\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1225feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9655_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1225_q\);

-- Location: FF_X24_Y19_N21
\u_Datapath|u_Data_Memory|w_Memory~1257\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1257feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9657_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1257_q\);

-- Location: FF_X25_Y16_N1
\u_Datapath|u_Data_Memory|w_Memory~1193\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux63~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9658_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1193_q\);

-- Location: LCCOMB_X25_Y16_N0
\u_Datapath|u_Data_Memory|w_Memory~8303\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8303_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & (((\u_Datapath|u_ALU|Add0~93_combout\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_ALU|Add0~93_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1257_q\)) # (!\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1193_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1257_q\,
	datab => \u_Datapath|u_ALU|Add0~91_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1193_q\,
	datad => \u_Datapath|u_ALU|Add0~93_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8303_combout\);

-- Location: FF_X14_Y17_N7
\u_Datapath|u_Data_Memory|w_Memory~1289\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux63~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9660_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1289_q\);

-- Location: LCCOMB_X14_Y17_N6
\u_Datapath|u_Data_Memory|w_Memory~8304\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8304_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8303_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1289_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8303_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1225_q\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8303_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1225_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1289_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8303_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8304_combout\);

-- Location: FF_X16_Y9_N5
\u_Datapath|u_Data_Memory|w_Memory~1097\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1097feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9663_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1097_q\);

-- Location: FF_X20_Y12_N1
\u_Datapath|u_Register_File|w_Register_File[9][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Mux_Register_File|o_DOUT[5]~8_combout\,
	clrn => \ALT_INV_i_Rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \u_Datapath|u_Register_File|w_Register_File[9][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Register_File|w_Register_File[9][5]~q\);

-- Location: FF_X19_Y15_N11
\u_Datapath|u_Register_File|w_Register_File[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Mux_Register_File|o_DOUT[5]~8_combout\,
	clrn => \ALT_INV_i_Rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \u_Datapath|u_Register_File|w_Register_File[0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Register_File|w_Register_File[0][5]~q\);

-- Location: FF_X22_Y16_N9
\u_Datapath|u_Register_File|w_Register_File[8][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Register_File|w_Register_File[8][4]~feeder_combout\,
	clrn => \ALT_INV_i_Rst~inputclkctrl_outclk\,
	ena => \u_Datapath|u_Register_File|w_Register_File[8][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Register_File|w_Register_File[8][4]~q\);

-- Location: FF_X15_Y21_N1
\u_Datapath|u_Data_Memory|w_Memory~745\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~745feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9675_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~745_q\);

-- Location: FF_X21_Y15_N3
\u_Datapath|u_Data_Memory|w_Memory~873\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~873feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9679_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~873_q\);

-- Location: FF_X21_Y9_N17
\u_Datapath|u_Data_Memory|w_Memory~841\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~841feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9680_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~841_q\);

-- Location: FF_X26_Y16_N29
\u_Datapath|u_Data_Memory|w_Memory~969\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~969feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9690_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~969_q\);

-- Location: FF_X16_Y15_N21
\u_Datapath|u_Data_Memory|w_Memory~393\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~393feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9697_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~393_q\);

-- Location: FF_X18_Y21_N17
\u_Datapath|u_Data_Memory|w_Memory~105\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~105feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9704_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~105_q\);

-- Location: FF_X16_Y16_N11
\u_Datapath|u_Data_Memory|w_Memory~489\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~489feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9709_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~489_q\);

-- Location: FF_X23_Y11_N13
\u_Datapath|u_Data_Memory|w_Memory~1769\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1769feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9713_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1769_q\);

-- Location: FF_X13_Y16_N19
\u_Datapath|u_Data_Memory|w_Memory~1897\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1897feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9716_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1897_q\);

-- Location: FF_X13_Y13_N29
\u_Datapath|u_Data_Memory|w_Memory~1865\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1865feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9717_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1865_q\);

-- Location: FF_X22_Y13_N13
\u_Datapath|u_Data_Memory|w_Memory~1833\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux63~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9718_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1833_q\);

-- Location: LCCOMB_X22_Y13_N12
\u_Datapath|u_Data_Memory|w_Memory~8334\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8334_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1865_q\) # ((\u_Datapath|u_ALU|Add0~93_combout\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~1833_q\ & !\u_Datapath|u_ALU|Add0~93_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1865_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1833_q\,
	datad => \u_Datapath|u_ALU|Add0~93_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8334_combout\);

-- Location: FF_X16_Y15_N1
\u_Datapath|u_Data_Memory|w_Memory~1929\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux63~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9719_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1929_q\);

-- Location: LCCOMB_X16_Y15_N0
\u_Datapath|u_Data_Memory|w_Memory~8335\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8335_combout\ = (\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8334_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1929_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8334_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1897_q\)))) # (!\u_Datapath|u_ALU|Add0~93_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8334_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1897_q\,
	datab => \u_Datapath|u_ALU|Add0~93_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1929_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8334_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8335_combout\);

-- Location: FF_X12_Y11_N13
\u_Datapath|u_Data_Memory|w_Memory~1641\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1641feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9720_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1641_q\);

-- Location: FF_X19_Y9_N9
\u_Datapath|u_Data_Memory|w_Memory~1609\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1609feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9721_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1609_q\);

-- Location: FF_X13_Y12_N31
\u_Datapath|u_Data_Memory|w_Memory~1577\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1577feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9722_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1577_q\);

-- Location: LCCOMB_X12_Y11_N6
\u_Datapath|u_Data_Memory|w_Memory~8336\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8336_combout\ = (\u_Datapath|u_ALU|Add0~93_combout\ & (((\u_Datapath|u_ALU|Add0~91_combout\)))) # (!\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_ALU|Add0~91_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1609_q\)) # (!\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1577_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1609_q\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1577_q\,
	datac => \u_Datapath|u_ALU|Add0~93_combout\,
	datad => \u_Datapath|u_ALU|Add0~91_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8336_combout\);

-- Location: FF_X12_Y11_N17
\u_Datapath|u_Data_Memory|w_Memory~1673\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux63~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9723_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1673_q\);

-- Location: LCCOMB_X12_Y11_N16
\u_Datapath|u_Data_Memory|w_Memory~8337\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8337_combout\ = (\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8336_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1673_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8336_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1641_q\)))) # (!\u_Datapath|u_ALU|Add0~93_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8336_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1641_q\,
	datab => \u_Datapath|u_ALU|Add0~93_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1673_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8336_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8337_combout\);

-- Location: LCCOMB_X16_Y15_N6
\u_Datapath|u_Data_Memory|w_Memory~8338\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8338_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & (((\u_Datapath|u_ALU|Add0~97_combout\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_ALU|Add0~97_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~8335_combout\))) # (!\u_Datapath|u_ALU|Add0~97_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~8337_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~8337_combout\,
	datab => \u_Datapath|u_ALU|Add0~95_combout\,
	datac => \u_Datapath|u_ALU|Add0~97_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8335_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8338_combout\);

-- Location: FF_X19_Y20_N5
\u_Datapath|u_Register_File|w_Register_File[8][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Mux_Register_File|o_DOUT[6]~34_combout\,
	clrn => \ALT_INV_i_Rst~inputclkctrl_outclk\,
	ena => \u_Datapath|u_Register_File|w_Register_File[8][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Register_File|w_Register_File[8][6]~q\);

-- Location: FF_X20_Y16_N31
\u_Datapath|u_Register_File|w_Register_File[9][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Mux_Register_File|o_DOUT[6]~34_combout\,
	clrn => \ALT_INV_i_Rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \u_Datapath|u_Register_File|w_Register_File[9][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Register_File|w_Register_File[9][6]~q\);

-- Location: LCCOMB_X20_Y16_N30
\u_Datapath|u_Register_File|Mux57~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Register_File|Mux57~0_combout\ = (\u_Datapath|u_PC|w_Q\(3) & (\u_Datapath|u_Register_File|w_Register_File[8][6]~q\)) # (!\u_Datapath|u_PC|w_Q\(3) & ((\u_Datapath|u_PC|w_Q\(4) & (\u_Datapath|u_Register_File|w_Register_File[8][6]~q\)) # 
-- (!\u_Datapath|u_PC|w_Q\(4) & ((\u_Datapath|u_Register_File|w_Register_File[9][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Register_File|w_Register_File[8][6]~q\,
	datab => \u_Datapath|u_PC|w_Q\(3),
	datac => \u_Datapath|u_Register_File|w_Register_File[9][6]~q\,
	datad => \u_Datapath|u_PC|w_Q\(4),
	combout => \u_Datapath|u_Register_File|Mux57~0_combout\);

-- Location: FF_X19_Y15_N15
\u_Datapath|u_Register_File|w_Register_File[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Mux_Register_File|o_DOUT[7]~35_combout\,
	clrn => \ALT_INV_i_Rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \u_Datapath|u_Register_File|w_Register_File[0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Register_File|w_Register_File[0][7]~q\);

-- Location: FF_X21_Y15_N25
\u_Datapath|u_Data_Memory|w_Memory~874\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Register_File|Mux62~1_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9679_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~874_q\);

-- Location: FF_X16_Y12_N9
\u_Datapath|u_Data_Memory|w_Memory~842\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~842feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9680_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~842_q\);

-- Location: FF_X17_Y11_N9
\u_Datapath|u_Data_Memory|w_Memory~810\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux62~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9682_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~810_q\);

-- Location: LCCOMB_X17_Y11_N8
\u_Datapath|u_Data_Memory|w_Memory~8344\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8344_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~842_q\) # ((\u_Datapath|u_ALU|Add0~93_combout\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~810_q\ & !\u_Datapath|u_ALU|Add0~93_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~842_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~810_q\,
	datad => \u_Datapath|u_ALU|Add0~93_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8344_combout\);

-- Location: FF_X21_Y15_N29
\u_Datapath|u_Data_Memory|w_Memory~906\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux62~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9683_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~906_q\);

-- Location: LCCOMB_X21_Y15_N28
\u_Datapath|u_Data_Memory|w_Memory~8345\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8345_combout\ = (\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8344_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~906_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8344_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~874_q\)))) # (!\u_Datapath|u_ALU|Add0~93_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8344_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~93_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~874_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~906_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8344_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8345_combout\);

-- Location: FF_X23_Y10_N1
\u_Datapath|u_Data_Memory|w_Memory~1354\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1354feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9650_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1354_q\);

-- Location: FF_X18_Y15_N25
\u_Datapath|u_Data_Memory|w_Memory~1386\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1386feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9648_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1386_q\);

-- Location: FF_X19_Y10_N13
\u_Datapath|u_Data_Memory|w_Memory~1322\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux62~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9652_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1322_q\);

-- Location: LCCOMB_X19_Y10_N12
\u_Datapath|u_Data_Memory|w_Memory~8346\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8346_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & (((\u_Datapath|u_ALU|Add0~93_combout\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_ALU|Add0~93_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1386_q\)) # (!\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1322_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1386_q\,
	datab => \u_Datapath|u_ALU|Add0~91_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1322_q\,
	datad => \u_Datapath|u_ALU|Add0~93_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8346_combout\);

-- Location: FF_X24_Y10_N5
\u_Datapath|u_Data_Memory|w_Memory~1418\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1418feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9653_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1418_q\);

-- Location: LCCOMB_X23_Y10_N10
\u_Datapath|u_Data_Memory|w_Memory~8347\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8347_combout\ = (\u_Datapath|u_Data_Memory|w_Memory~8346_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1418_q\) # ((!\u_Datapath|u_ALU|Add0~91_combout\)))) # (!\u_Datapath|u_Data_Memory|w_Memory~8346_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~1354_q\ & \u_Datapath|u_ALU|Add0~91_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1418_q\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1354_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~8346_combout\,
	datad => \u_Datapath|u_ALU|Add0~91_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8347_combout\);

-- Location: FF_X13_Y18_N17
\u_Datapath|u_Data_Memory|w_Memory~330\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~330feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9695_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~330_q\);

-- Location: FF_X15_Y19_N21
\u_Datapath|u_Data_Memory|w_Memory~362\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~362feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9694_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~362_q\);

-- Location: FF_X17_Y17_N23
\u_Datapath|u_Data_Memory|w_Memory~298\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux62~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9696_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~298_q\);

-- Location: LCCOMB_X17_Y17_N22
\u_Datapath|u_Data_Memory|w_Memory~8348\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8348_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & (((\u_Datapath|u_ALU|Add0~93_combout\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_ALU|Add0~93_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~362_q\)) 
-- # (!\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~298_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~362_q\,
	datab => \u_Datapath|u_ALU|Add0~91_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~298_q\,
	datad => \u_Datapath|u_ALU|Add0~93_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8348_combout\);

-- Location: FF_X16_Y15_N13
\u_Datapath|u_Data_Memory|w_Memory~394\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux62~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9697_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~394_q\);

-- Location: LCCOMB_X16_Y15_N12
\u_Datapath|u_Data_Memory|w_Memory~8349\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8349_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8348_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~394_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8348_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~330_q\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8348_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~330_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~394_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8348_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8349_combout\);

-- Location: LCCOMB_X21_Y14_N16
\u_Datapath|u_Data_Memory|w_Memory~8350\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8350_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_ALU|Add0~99_combout\) # ((\u_Datapath|u_Data_Memory|w_Memory~8347_combout\)))) # (!\u_Datapath|u_ALU|Add0~101_combout\ & 
-- (!\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8349_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~101_combout\,
	datab => \u_Datapath|u_ALU|Add0~99_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~8347_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8349_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8350_combout\);

-- Location: FF_X22_Y13_N3
\u_Datapath|u_Data_Memory|w_Memory~1898\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux62~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9716_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1898_q\);

-- Location: FF_X13_Y13_N3
\u_Datapath|u_Data_Memory|w_Memory~1866\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1866feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9717_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1866_q\);

-- Location: FF_X22_Y13_N25
\u_Datapath|u_Data_Memory|w_Memory~1834\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux62~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9718_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1834_q\);

-- Location: LCCOMB_X22_Y13_N24
\u_Datapath|u_Data_Memory|w_Memory~8351\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8351_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1866_q\) # ((\u_Datapath|u_ALU|Add0~93_combout\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~1834_q\ & !\u_Datapath|u_ALU|Add0~93_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1866_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1834_q\,
	datad => \u_Datapath|u_ALU|Add0~93_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8351_combout\);

-- Location: FF_X14_Y13_N17
\u_Datapath|u_Data_Memory|w_Memory~1930\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1930feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9719_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1930_q\);

-- Location: LCCOMB_X22_Y13_N2
\u_Datapath|u_Data_Memory|w_Memory~8352\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8352_combout\ = (\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8351_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~1930_q\)) # (!\u_Datapath|u_Data_Memory|w_Memory~8351_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~1898_q\))))) # (!\u_Datapath|u_ALU|Add0~93_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8351_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~93_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1930_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1898_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8351_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8352_combout\);

-- Location: LCCOMB_X21_Y14_N18
\u_Datapath|u_Data_Memory|w_Memory~8353\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8353_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8350_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~8352_combout\)) # (!\u_Datapath|u_Data_Memory|w_Memory~8350_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~8345_combout\))))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8350_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~8352_combout\,
	datab => \u_Datapath|u_ALU|Add0~99_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~8345_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8350_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8353_combout\);

-- Location: FF_X21_Y20_N3
\u_Datapath|u_Data_Memory|w_Memory~746\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux62~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9675_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~746_q\);

-- Location: FF_X21_Y16_N17
\u_Datapath|u_Data_Memory|w_Memory~1258\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1258feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9657_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1258_q\);

-- Location: FF_X18_Y19_N1
\u_Datapath|u_Data_Memory|w_Memory~234\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux62~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9700_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~234_q\);

-- Location: LCCOMB_X18_Y19_N0
\u_Datapath|u_Data_Memory|w_Memory~8354\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8354_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_ALU|Add0~101_combout\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_ALU|Add0~101_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1258_q\)) # (!\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~234_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1258_q\,
	datab => \u_Datapath|u_ALU|Add0~99_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~234_q\,
	datad => \u_Datapath|u_ALU|Add0~101_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8354_combout\);

-- Location: FF_X23_Y11_N1
\u_Datapath|u_Data_Memory|w_Memory~1770\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux62~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9713_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1770_q\);

-- Location: LCCOMB_X21_Y20_N2
\u_Datapath|u_Data_Memory|w_Memory~8355\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8355_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8354_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~1770_q\)) # (!\u_Datapath|u_Data_Memory|w_Memory~8354_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~746_q\))))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8354_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1770_q\,
	datab => \u_Datapath|u_ALU|Add0~99_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~746_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8354_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8355_combout\);

-- Location: FF_X14_Y17_N9
\u_Datapath|u_Data_Memory|w_Memory~1226\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1226feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9655_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1226_q\);

-- Location: FF_X16_Y22_N29
\u_Datapath|u_Data_Memory|w_Memory~714\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~714feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9672_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~714_q\);

-- Location: FF_X16_Y9_N27
\u_Datapath|u_Data_Memory|w_Memory~1098\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1098feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9663_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1098_q\);

-- Location: FF_X18_Y21_N27
\u_Datapath|u_Data_Memory|w_Memory~106\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~106feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9704_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~106_q\);

-- Location: FF_X13_Y13_N13
\u_Datapath|u_Data_Memory|w_Memory~1610\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1610feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9721_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1610_q\);

-- Location: FF_X13_Y12_N23
\u_Datapath|u_Data_Memory|w_Memory~1578\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1578feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9722_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1578_q\);

-- Location: FF_X24_Y17_N31
\u_Datapath|u_Data_Memory|w_Memory~1994\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1994feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9724_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1994_q\);

-- Location: FF_X21_Y20_N1
\u_Datapath|u_Data_Memory|w_Memory~1002\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1002feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9691_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1002_q\);

-- Location: FF_X19_Y18_N9
\u_Datapath|u_Data_Memory|w_Memory~938\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux62~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9692_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~938_q\);

-- Location: FF_X22_Y10_N23
\u_Datapath|u_Data_Memory|w_Memory~1546\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1546feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9669_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1546_q\);

-- Location: FF_X20_Y15_N27
\u_Datapath|u_Data_Memory|w_Memory~715\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Register_File|Mux61~1_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9672_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~715_q\);

-- Location: FF_X17_Y20_N9
\u_Datapath|u_Data_Memory|w_Memory~843\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~843feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9680_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~843_q\);

-- Location: FF_X14_Y19_N1
\u_Datapath|u_Data_Memory|w_Memory~875\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~875feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9679_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~875_q\);

-- Location: FF_X17_Y17_N5
\u_Datapath|u_Data_Memory|w_Memory~811\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~811feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9682_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~811_q\);

-- Location: FF_X16_Y10_N27
\u_Datapath|u_Data_Memory|w_Memory~1035\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1035feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9693_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1035_q\);

-- Location: FF_X14_Y17_N19
\u_Datapath|u_Data_Memory|w_Memory~1227\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1227feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9655_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1227_q\);

-- Location: FF_X20_Y10_N13
\u_Datapath|u_Data_Memory|w_Memory~1099\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1099feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9663_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1099_q\);

-- Location: FF_X21_Y19_N9
\u_Datapath|u_Data_Memory|w_Memory~1483\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1483feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9666_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1483_q\);

-- Location: FF_X24_Y19_N1
\u_Datapath|u_Data_Memory|w_Memory~1515\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1515feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9667_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1515_q\);

-- Location: FF_X13_Y18_N15
\u_Datapath|u_Data_Memory|w_Memory~331\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~331feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9695_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~331_q\);

-- Location: FF_X17_Y17_N29
\u_Datapath|u_Data_Memory|w_Memory~299\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~299feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9696_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~299_q\);

-- Location: FF_X13_Y16_N17
\u_Datapath|u_Data_Memory|w_Memory~171\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~171feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9701_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~171_q\);

-- Location: FF_X12_Y16_N31
\u_Datapath|u_Data_Memory|w_Memory~267\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~267feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9702_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~267_q\);

-- Location: FF_X13_Y16_N7
\u_Datapath|u_Data_Memory|w_Memory~1899\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1899feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9716_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1899_q\);

-- Location: FF_X13_Y13_N7
\u_Datapath|u_Data_Memory|w_Memory~1867\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1867feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9717_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1867_q\);

-- Location: FF_X25_Y11_N1
\u_Datapath|u_Data_Memory|w_Memory~1739\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1739feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9712_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1739_q\);

-- Location: FF_X16_Y15_N29
\u_Datapath|u_Data_Memory|w_Memory~1931\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1931feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9719_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1931_q\);

-- Location: FF_X25_Y11_N7
\u_Datapath|u_Data_Memory|w_Memory~1803\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1803feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9715_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1803_q\);

-- Location: FF_X14_Y13_N23
\u_Datapath|u_Data_Memory|w_Memory~1675\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux61~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9723_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1675_q\);

-- Location: LCCOMB_X14_Y13_N22
\u_Datapath|u_Data_Memory|w_Memory~8424\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8424_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1803_q\) # ((\u_Datapath|u_ALU|Add0~97_combout\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~1675_q\ & !\u_Datapath|u_ALU|Add0~97_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~95_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1803_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1675_q\,
	datad => \u_Datapath|u_ALU|Add0~97_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8424_combout\);

-- Location: FF_X17_Y14_N7
\u_Datapath|u_Data_Memory|w_Memory~2059\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux61~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9727_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~2059_q\);

-- Location: LCCOMB_X17_Y14_N6
\u_Datapath|u_Data_Memory|w_Memory~8425\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8425_combout\ = (\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8424_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~2059_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8424_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1931_q\)))) # (!\u_Datapath|u_ALU|Add0~97_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8424_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~97_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1931_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~2059_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8424_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8425_combout\);

-- Location: FF_X17_Y19_N9
\u_Datapath|u_Data_Memory|w_Memory~748\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~748feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9675_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~748_q\);

-- Location: FF_X23_Y11_N5
\u_Datapath|u_Data_Memory|w_Memory~1772\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1772feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9713_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1772_q\);

-- Location: FF_X26_Y15_N27
\u_Datapath|u_Data_Memory|w_Memory~684\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux60~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9676_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~684_q\);

-- Location: FF_X25_Y13_N25
\u_Datapath|u_Data_Memory|w_Memory~1708\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1708feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9714_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1708_q\);

-- Location: FF_X22_Y10_N9
\u_Datapath|u_Data_Memory|w_Memory~1292\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1292feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9660_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1292_q\);

-- Location: FF_X15_Y11_N9
\u_Datapath|u_Data_Memory|w_Memory~268\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux60~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9702_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~268_q\);

-- Location: LCCOMB_X15_Y11_N8
\u_Datapath|u_Data_Memory|w_Memory~8435\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8435_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_ALU|Add0~101_combout\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_ALU|Add0~101_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1292_q\)) # (!\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~268_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~99_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1292_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~268_q\,
	datad => \u_Datapath|u_ALU|Add0~101_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8435_combout\);

-- Location: FF_X19_Y10_N15
\u_Datapath|u_Data_Memory|w_Memory~1356\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1356feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9650_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1356_q\);

-- Location: FF_X18_Y15_N15
\u_Datapath|u_Data_Memory|w_Memory~1388\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Register_File|Mux60~1_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9648_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1388_q\);

-- Location: FF_X24_Y21_N27
\u_Datapath|u_Data_Memory|w_Memory~1836\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1836feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9718_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1836_q\);

-- Location: FF_X15_Y10_N9
\u_Datapath|u_Data_Memory|w_Memory~908\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~908feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9683_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~908_q\);

-- Location: FF_X22_Y11_N11
\u_Datapath|u_Data_Memory|w_Memory~1420\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1420feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9653_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1420_q\);

-- Location: FF_X22_Y9_N23
\u_Datapath|u_Data_Memory|w_Memory~588\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~588feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9687_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~588_q\);

-- Location: FF_X16_Y9_N11
\u_Datapath|u_Data_Memory|w_Memory~1100\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1100feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9663_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1100_q\);

-- Location: FF_X17_Y9_N25
\u_Datapath|u_Data_Memory|w_Memory~1132\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1132feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9662_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1132_q\);

-- Location: FF_X13_Y19_N13
\u_Datapath|u_Data_Memory|w_Memory~1644\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1644feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9720_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1644_q\);

-- Location: FF_X16_Y11_N17
\u_Datapath|u_Data_Memory|w_Memory~652\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~652feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9689_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~652_q\);

-- Location: FF_X24_Y19_N17
\u_Datapath|u_Data_Memory|w_Memory~1516\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux60~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9667_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1516_q\);

-- Location: FF_X21_Y19_N15
\u_Datapath|u_Data_Memory|w_Memory~1484\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux60~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9666_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1484_q\);

-- Location: FF_X21_Y19_N25
\u_Datapath|u_Data_Memory|w_Memory~1452\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux60~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9668_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1452_q\);

-- Location: LCCOMB_X21_Y19_N24
\u_Datapath|u_Data_Memory|w_Memory~8459\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8459_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1484_q\) # ((\u_Datapath|u_ALU|Add0~93_combout\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~1452_q\ & !\u_Datapath|u_ALU|Add0~93_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1484_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1452_q\,
	datad => \u_Datapath|u_ALU|Add0~93_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8459_combout\);

-- Location: FF_X23_Y20_N31
\u_Datapath|u_Data_Memory|w_Memory~1548\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1548feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9669_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1548_q\);

-- Location: LCCOMB_X24_Y19_N16
\u_Datapath|u_Data_Memory|w_Memory~8460\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8460_combout\ = (\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8459_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~1548_q\)) # (!\u_Datapath|u_Data_Memory|w_Memory~8459_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~1516_q\))))) # (!\u_Datapath|u_ALU|Add0~93_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8459_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1548_q\,
	datab => \u_Datapath|u_ALU|Add0~93_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1516_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8459_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8460_combout\);

-- Location: FF_X26_Y16_N23
\u_Datapath|u_Data_Memory|w_Memory~972\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~972feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9690_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~972_q\);

-- Location: FF_X17_Y21_N9
\u_Datapath|u_Data_Memory|w_Memory~1004\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1004feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9691_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1004_q\);

-- Location: FF_X15_Y19_N19
\u_Datapath|u_Data_Memory|w_Memory~492\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~492feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9709_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~492_q\);

-- Location: FF_X25_Y19_N23
\u_Datapath|u_Data_Memory|w_Memory~460\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~460feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9708_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~460_q\);

-- Location: FF_X20_Y19_N23
\u_Datapath|u_Data_Memory|w_Memory~428\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux60~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9710_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~428_q\);

-- Location: LCCOMB_X20_Y19_N22
\u_Datapath|u_Data_Memory|w_Memory~8463\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8463_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~460_q\) # ((\u_Datapath|u_ALU|Add0~93_combout\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~428_q\ & !\u_Datapath|u_ALU|Add0~93_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~460_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~428_q\,
	datad => \u_Datapath|u_ALU|Add0~93_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8463_combout\);

-- Location: FF_X16_Y19_N15
\u_Datapath|u_Data_Memory|w_Memory~524\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux60~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9711_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~524_q\);

-- Location: LCCOMB_X16_Y19_N14
\u_Datapath|u_Data_Memory|w_Memory~8464\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8464_combout\ = (\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8463_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~524_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8463_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~492_q\)))) # (!\u_Datapath|u_ALU|Add0~93_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8463_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~492_q\,
	datab => \u_Datapath|u_ALU|Add0~93_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~524_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8463_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8464_combout\);

-- Location: FF_X25_Y19_N17
\u_Datapath|u_Data_Memory|w_Memory~1996\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1996feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9724_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1996_q\);

-- Location: FF_X26_Y17_N5
\u_Datapath|u_Data_Memory|w_Memory~2028\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~2028feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9725_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~2028_q\);

-- Location: FF_X26_Y20_N5
\u_Datapath|u_Data_Memory|w_Memory~1389\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1389feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9648_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1389_q\);

-- Location: FF_X18_Y20_N29
\u_Datapath|u_Data_Memory|w_Memory~1133\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux59~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9662_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1133_q\);

-- Location: LCCOMB_X18_Y20_N28
\u_Datapath|u_Data_Memory|w_Memory~8470\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8470_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & (((\u_Datapath|u_ALU|Add0~97_combout\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_ALU|Add0~97_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1389_q\)) # (!\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1133_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1389_q\,
	datab => \u_Datapath|u_ALU|Add0~95_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1133_q\,
	datad => \u_Datapath|u_ALU|Add0~97_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8470_combout\);

-- Location: FF_X25_Y14_N17
\u_Datapath|u_Data_Memory|w_Memory~1357\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1357feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9650_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1357_q\);

-- Location: FF_X22_Y11_N27
\u_Datapath|u_Data_Memory|w_Memory~1421\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux59~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9653_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1421_q\);

-- Location: FF_X22_Y10_N11
\u_Datapath|u_Data_Memory|w_Memory~1293\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1293feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9660_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1293_q\);

-- Location: FF_X22_Y11_N1
\u_Datapath|u_Data_Memory|w_Memory~1165\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux59~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9665_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1165_q\);

-- Location: LCCOMB_X22_Y11_N0
\u_Datapath|u_Data_Memory|w_Memory~8477\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8477_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1293_q\) # ((\u_Datapath|u_ALU|Add0~97_combout\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~1165_q\ & !\u_Datapath|u_ALU|Add0~97_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~95_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1293_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1165_q\,
	datad => \u_Datapath|u_ALU|Add0~97_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8477_combout\);

-- Location: FF_X22_Y10_N1
\u_Datapath|u_Data_Memory|w_Memory~1549\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1549feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9669_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1549_q\);

-- Location: LCCOMB_X22_Y11_N26
\u_Datapath|u_Data_Memory|w_Memory~8478\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8478_combout\ = (\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8477_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~1549_q\)) # (!\u_Datapath|u_Data_Memory|w_Memory~8477_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~1421_q\))))) # (!\u_Datapath|u_ALU|Add0~97_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8477_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~97_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1549_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1421_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8477_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8478_combout\);

-- Location: FF_X16_Y22_N27
\u_Datapath|u_Data_Memory|w_Memory~717\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~717feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9672_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~717_q\);

-- Location: FF_X17_Y20_N13
\u_Datapath|u_Data_Memory|w_Memory~589\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux59~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9687_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~589_q\);

-- Location: LCCOMB_X17_Y20_N12
\u_Datapath|u_Data_Memory|w_Memory~8480\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8480_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~717_q\) # ((\u_Datapath|u_ALU|Add0~97_combout\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~589_q\ & !\u_Datapath|u_ALU|Add0~97_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~717_q\,
	datab => \u_Datapath|u_ALU|Add0~95_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~589_q\,
	datad => \u_Datapath|u_ALU|Add0~97_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8480_combout\);

-- Location: FF_X21_Y20_N19
\u_Datapath|u_Data_Memory|w_Memory~749\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux59~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9675_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~749_q\);

-- Location: FF_X15_Y10_N31
\u_Datapath|u_Data_Memory|w_Memory~909\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~909feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9683_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~909_q\);

-- Location: FF_X19_Y22_N21
\u_Datapath|u_Data_Memory|w_Memory~237\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~237feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9700_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~237_q\);

-- Location: FF_X18_Y22_N5
\u_Datapath|u_Data_Memory|w_Memory~109\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~109feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9704_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~109_q\);

-- Location: FF_X12_Y20_N31
\u_Datapath|u_Data_Memory|w_Memory~205\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~205feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9699_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~205_q\);

-- Location: FF_X15_Y17_N29
\u_Datapath|u_Data_Memory|w_Memory~301\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~301feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9696_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~301_q\);

-- Location: FF_X11_Y16_N1
\u_Datapath|u_Data_Memory|w_Memory~397\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~397feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9697_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~397_q\);

-- Location: FF_X11_Y16_N11
\u_Datapath|u_Data_Memory|w_Memory~269\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~269feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9702_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~269_q\);

-- Location: FF_X12_Y15_N21
\u_Datapath|u_Data_Memory|w_Memory~141\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux59~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9707_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~141_q\);

-- Location: LCCOMB_X12_Y15_N20
\u_Datapath|u_Data_Memory|w_Memory~8497\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8497_combout\ = (\u_Datapath|u_ALU|Add0~97_combout\ & (((\u_Datapath|u_ALU|Add0~95_combout\)))) # (!\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_ALU|Add0~95_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~269_q\)) 
-- # (!\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~141_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~97_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~269_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~141_q\,
	datad => \u_Datapath|u_ALU|Add0~95_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8497_combout\);

-- Location: FF_X12_Y15_N7
\u_Datapath|u_Data_Memory|w_Memory~525\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux59~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9711_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~525_q\);

-- Location: LCCOMB_X12_Y15_N6
\u_Datapath|u_Data_Memory|w_Memory~8498\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8498_combout\ = (\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8497_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~525_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8497_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~397_q\)))) # (!\u_Datapath|u_ALU|Add0~97_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8497_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~97_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~397_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~525_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8497_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8498_combout\);

-- Location: FF_X24_Y13_N5
\u_Datapath|u_Data_Memory|w_Memory~1773\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux59~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9713_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1773_q\);

-- Location: FF_X25_Y11_N9
\u_Datapath|u_Data_Memory|w_Memory~1741\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1741feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9712_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1741_q\);

-- Location: FF_X25_Y13_N27
\u_Datapath|u_Data_Memory|w_Memory~1709\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux59~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9714_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1709_q\);

-- Location: LCCOMB_X25_Y13_N26
\u_Datapath|u_Data_Memory|w_Memory~8501\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8501_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1741_q\) # ((\u_Datapath|u_ALU|Add0~93_combout\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~1709_q\ & !\u_Datapath|u_ALU|Add0~93_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1741_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1709_q\,
	datad => \u_Datapath|u_ALU|Add0~93_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8501_combout\);

-- Location: FF_X25_Y11_N11
\u_Datapath|u_Data_Memory|w_Memory~1805\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1805feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9715_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1805_q\);

-- Location: LCCOMB_X24_Y13_N4
\u_Datapath|u_Data_Memory|w_Memory~8502\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8502_combout\ = (\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8501_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~1805_q\)) # (!\u_Datapath|u_Data_Memory|w_Memory~8501_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~1773_q\))))) # (!\u_Datapath|u_ALU|Add0~93_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8501_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~93_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1805_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1773_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8501_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8502_combout\);

-- Location: FF_X13_Y13_N1
\u_Datapath|u_Data_Memory|w_Memory~1869\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1869feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9717_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1869_q\);

-- Location: FF_X13_Y17_N1
\u_Datapath|u_Data_Memory|w_Memory~1901\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1901feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9716_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1901_q\);

-- Location: FF_X13_Y17_N3
\u_Datapath|u_Data_Memory|w_Memory~1837\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux59~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9718_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1837_q\);

-- Location: LCCOMB_X13_Y17_N2
\u_Datapath|u_Data_Memory|w_Memory~8503\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8503_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & (((\u_Datapath|u_ALU|Add0~93_combout\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_ALU|Add0~93_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1901_q\)) # (!\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1837_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1901_q\,
	datab => \u_Datapath|u_ALU|Add0~91_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1837_q\,
	datad => \u_Datapath|u_ALU|Add0~93_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8503_combout\);

-- Location: FF_X14_Y13_N9
\u_Datapath|u_Data_Memory|w_Memory~1933\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux59~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9719_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1933_q\);

-- Location: LCCOMB_X14_Y13_N8
\u_Datapath|u_Data_Memory|w_Memory~8504\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8504_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8503_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1933_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8503_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1869_q\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8503_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1869_q\,
	datab => \u_Datapath|u_ALU|Add0~91_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1933_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8503_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8504_combout\);

-- Location: FF_X15_Y13_N5
\u_Datapath|u_Data_Memory|w_Memory~1613\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1613feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9721_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1613_q\);

-- Location: FF_X13_Y19_N11
\u_Datapath|u_Data_Memory|w_Memory~1645\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1645feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9720_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1645_q\);

-- Location: FF_X13_Y12_N25
\u_Datapath|u_Data_Memory|w_Memory~1581\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux59~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9722_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1581_q\);

-- Location: LCCOMB_X13_Y12_N24
\u_Datapath|u_Data_Memory|w_Memory~8505\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8505_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & (((\u_Datapath|u_ALU|Add0~93_combout\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_ALU|Add0~93_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1645_q\)) # (!\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1581_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1645_q\,
	datab => \u_Datapath|u_ALU|Add0~91_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1581_q\,
	datad => \u_Datapath|u_ALU|Add0~93_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8505_combout\);

-- Location: FF_X14_Y13_N31
\u_Datapath|u_Data_Memory|w_Memory~1677\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux59~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9723_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1677_q\);

-- Location: LCCOMB_X14_Y13_N30
\u_Datapath|u_Data_Memory|w_Memory~8506\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8506_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8505_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1677_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8505_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1613_q\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8505_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1613_q\,
	datab => \u_Datapath|u_ALU|Add0~91_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1677_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8505_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8506_combout\);

-- Location: LCCOMB_X14_Y13_N24
\u_Datapath|u_Data_Memory|w_Memory~8507\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8507_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & (((\u_Datapath|u_ALU|Add0~97_combout\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_ALU|Add0~97_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~8504_combout\))) # (!\u_Datapath|u_ALU|Add0~97_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~8506_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~8506_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~8504_combout\,
	datac => \u_Datapath|u_ALU|Add0~95_combout\,
	datad => \u_Datapath|u_ALU|Add0~97_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8507_combout\);

-- Location: FF_X25_Y18_N25
\u_Datapath|u_Data_Memory|w_Memory~2029\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~2029feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9725_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~2029_q\);

-- Location: FF_X24_Y14_N5
\u_Datapath|u_Data_Memory|w_Memory~1997\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1997feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9724_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1997_q\);

-- Location: FF_X23_Y14_N9
\u_Datapath|u_Data_Memory|w_Memory~1965\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux59~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9726_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1965_q\);

-- Location: LCCOMB_X23_Y14_N8
\u_Datapath|u_Data_Memory|w_Memory~8508\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8508_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1997_q\) # ((\u_Datapath|u_ALU|Add0~93_combout\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~1965_q\ & !\u_Datapath|u_ALU|Add0~93_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1997_q\,
	datab => \u_Datapath|u_ALU|Add0~91_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1965_q\,
	datad => \u_Datapath|u_ALU|Add0~93_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8508_combout\);

-- Location: FF_X24_Y13_N11
\u_Datapath|u_Data_Memory|w_Memory~2061\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux59~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9727_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~2061_q\);

-- Location: LCCOMB_X24_Y13_N10
\u_Datapath|u_Data_Memory|w_Memory~8509\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8509_combout\ = (\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8508_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~2061_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8508_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~2029_q\)))) # (!\u_Datapath|u_ALU|Add0~93_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8508_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~93_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~2029_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~2061_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8508_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8509_combout\);

-- Location: LCCOMB_X14_Y13_N6
\u_Datapath|u_Data_Memory|w_Memory~8510\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8510_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8507_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8509_combout\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8507_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~8502_combout\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8507_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~95_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~8502_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~8509_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8507_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8510_combout\);

-- Location: FF_X19_Y12_N19
\u_Datapath|u_Data_Memory|w_Memory~1358\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Register_File|Mux58~1_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9650_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1358_q\);

-- Location: FF_X21_Y9_N31
\u_Datapath|u_Data_Memory|w_Memory~846\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~846feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9680_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~846_q\);

-- Location: FF_X21_Y15_N17
\u_Datapath|u_Data_Memory|w_Memory~878\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~878feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9679_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~878_q\);

-- Location: FF_X24_Y22_N9
\u_Datapath|u_Data_Memory|w_Memory~1390\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1390feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9648_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1390_q\);

-- Location: FF_X17_Y17_N27
\u_Datapath|u_Data_Memory|w_Memory~814\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~814feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9682_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~814_q\);

-- Location: FF_X21_Y10_N13
\u_Datapath|u_Data_Memory|w_Memory~1326\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux58~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9652_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1326_q\);

-- Location: FF_X16_Y12_N7
\u_Datapath|u_Data_Memory|w_Memory~910\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux58~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9683_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~910_q\);

-- Location: FF_X15_Y12_N3
\u_Datapath|u_Data_Memory|w_Memory~1934\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux58~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9719_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1934_q\);

-- Location: FF_X22_Y21_N21
\u_Datapath|u_Data_Memory|w_Memory~1262\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1262feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9657_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1262_q\);

-- Location: FF_X15_Y22_N29
\u_Datapath|u_Data_Memory|w_Memory~718\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~718feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9672_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~718_q\);

-- Location: FF_X15_Y15_N13
\u_Datapath|u_Data_Memory|w_Memory~206\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux58~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9699_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~206_q\);

-- Location: LCCOMB_X15_Y15_N12
\u_Datapath|u_Data_Memory|w_Memory~8524\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8524_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & (((\u_Datapath|u_ALU|Add0~99_combout\)))) # (!\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_ALU|Add0~99_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~718_q\)) # (!\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~206_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~718_q\,
	datab => \u_Datapath|u_ALU|Add0~101_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~206_q\,
	datad => \u_Datapath|u_ALU|Add0~99_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8524_combout\);

-- Location: FF_X14_Y14_N15
\u_Datapath|u_Data_Memory|w_Memory~1294\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1294feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9660_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1294_q\);

-- Location: FF_X14_Y10_N19
\u_Datapath|u_Data_Memory|w_Memory~782\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~782feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9677_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~782_q\);

-- Location: FF_X15_Y11_N25
\u_Datapath|u_Data_Memory|w_Memory~270\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux58~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9702_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~270_q\);

-- Location: LCCOMB_X15_Y11_N24
\u_Datapath|u_Data_Memory|w_Memory~8529\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8529_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & (((\u_Datapath|u_ALU|Add0~99_combout\)))) # (!\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_ALU|Add0~99_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~782_q\)) # (!\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~270_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~782_q\,
	datab => \u_Datapath|u_ALU|Add0~101_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~270_q\,
	datad => \u_Datapath|u_ALU|Add0~99_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8529_combout\);

-- Location: FF_X15_Y11_N23
\u_Datapath|u_Data_Memory|w_Memory~1806\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux58~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9715_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1806_q\);

-- Location: LCCOMB_X15_Y11_N22
\u_Datapath|u_Data_Memory|w_Memory~8530\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8530_combout\ = (\u_Datapath|u_Data_Memory|w_Memory~8529_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~1806_q\) # (!\u_Datapath|u_ALU|Add0~101_combout\)))) # (!\u_Datapath|u_Data_Memory|w_Memory~8529_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1294_q\ & ((\u_Datapath|u_ALU|Add0~101_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1294_q\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~8529_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1806_q\,
	datad => \u_Datapath|u_ALU|Add0~101_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8530_combout\);

-- Location: FF_X21_Y9_N5
\u_Datapath|u_Data_Memory|w_Memory~590\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~590feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9687_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~590_q\);

-- Location: FF_X20_Y9_N27
\u_Datapath|u_Data_Memory|w_Memory~1614\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux58~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9721_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1614_q\);

-- Location: FF_X18_Y12_N15
\u_Datapath|u_Data_Memory|w_Memory~622\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~622feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9685_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~622_q\);

-- Location: FF_X17_Y9_N7
\u_Datapath|u_Data_Memory|w_Memory~1134\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1134feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9662_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1134_q\);

-- Location: FF_X22_Y11_N7
\u_Datapath|u_Data_Memory|w_Memory~1166\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1166feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9665_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1166_q\);

-- Location: FF_X22_Y20_N21
\u_Datapath|u_Data_Memory|w_Memory~1486\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1486feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9666_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1486_q\);

-- Location: FF_X24_Y20_N7
\u_Datapath|u_Data_Memory|w_Memory~1454\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux58~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9668_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1454_q\);

-- Location: LCCOMB_X24_Y20_N6
\u_Datapath|u_Data_Memory|w_Memory~8545\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8545_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1486_q\) # ((\u_Datapath|u_ALU|Add0~93_combout\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~1454_q\ & !\u_Datapath|u_ALU|Add0~93_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1486_q\,
	datab => \u_Datapath|u_ALU|Add0~91_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1454_q\,
	datad => \u_Datapath|u_ALU|Add0~93_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8545_combout\);

-- Location: FF_X25_Y19_N7
\u_Datapath|u_Data_Memory|w_Memory~462\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~462feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9708_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~462_q\);

-- Location: FF_X16_Y19_N13
\u_Datapath|u_Data_Memory|w_Memory~430\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux58~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9710_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~430_q\);

-- Location: LCCOMB_X16_Y19_N12
\u_Datapath|u_Data_Memory|w_Memory~8547\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8547_combout\ = (\u_Datapath|u_ALU|Add0~93_combout\ & (((\u_Datapath|u_ALU|Add0~91_combout\)))) # (!\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_ALU|Add0~91_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~462_q\)) 
-- # (!\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~430_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~462_q\,
	datab => \u_Datapath|u_ALU|Add0~93_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~430_q\,
	datad => \u_Datapath|u_ALU|Add0~91_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8547_combout\);

-- Location: FF_X25_Y19_N5
\u_Datapath|u_Data_Memory|w_Memory~1998\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1998feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9724_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1998_q\);

-- Location: FF_X26_Y17_N31
\u_Datapath|u_Data_Memory|w_Memory~2030\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~2030feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9725_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~2030_q\);

-- Location: FF_X20_Y18_N3
\u_Datapath|u_Data_Memory|w_Memory~847\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux57~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9680_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~847_q\);

-- Location: FF_X15_Y21_N29
\u_Datapath|u_Data_Memory|w_Memory~751\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~751feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9675_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~751_q\);

-- Location: FF_X17_Y21_N13
\u_Datapath|u_Data_Memory|w_Memory~623\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux57~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9685_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~623_q\);

-- Location: LCCOMB_X17_Y21_N12
\u_Datapath|u_Data_Memory|w_Memory~8556\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8556_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~751_q\) # ((\u_Datapath|u_ALU|Add0~97_combout\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~623_q\ & !\u_Datapath|u_ALU|Add0~97_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~95_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~751_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~623_q\,
	datad => \u_Datapath|u_ALU|Add0~97_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8556_combout\);

-- Location: FF_X17_Y11_N27
\u_Datapath|u_Data_Memory|w_Memory~815\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~815feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9682_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~815_q\);

-- Location: FF_X14_Y10_N23
\u_Datapath|u_Data_Memory|w_Memory~783\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~783feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9677_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~783_q\);

-- Location: FF_X23_Y22_N29
\u_Datapath|u_Data_Memory|w_Memory~1391\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1391feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9648_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1391_q\);

-- Location: FF_X21_Y16_N1
\u_Datapath|u_Data_Memory|w_Memory~1263\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1263feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9657_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1263_q\);

-- Location: FF_X22_Y22_N1
\u_Datapath|u_Data_Memory|w_Memory~1135\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux57~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9662_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1135_q\);

-- Location: LCCOMB_X22_Y22_N0
\u_Datapath|u_Data_Memory|w_Memory~8564\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8564_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1263_q\) # ((\u_Datapath|u_ALU|Add0~97_combout\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~1135_q\ & !\u_Datapath|u_ALU|Add0~97_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1263_q\,
	datab => \u_Datapath|u_ALU|Add0~95_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1135_q\,
	datad => \u_Datapath|u_ALU|Add0~97_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8564_combout\);

-- Location: FF_X22_Y22_N19
\u_Datapath|u_Data_Memory|w_Memory~1519\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux57~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9667_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1519_q\);

-- Location: LCCOMB_X22_Y22_N18
\u_Datapath|u_Data_Memory|w_Memory~8565\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8565_combout\ = (\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8564_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1519_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8564_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1391_q\)))) # (!\u_Datapath|u_ALU|Add0~97_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8564_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~97_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1391_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1519_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8564_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8565_combout\);

-- Location: FF_X21_Y10_N7
\u_Datapath|u_Data_Memory|w_Memory~1327\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1327feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9652_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1327_q\);

-- Location: FF_X22_Y21_N11
\u_Datapath|u_Data_Memory|w_Memory~1199\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1199feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9658_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1199_q\);

-- Location: FF_X20_Y13_N21
\u_Datapath|u_Data_Memory|w_Memory~1071\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux57~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9664_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1071_q\);

-- Location: LCCOMB_X20_Y13_N20
\u_Datapath|u_Data_Memory|w_Memory~8568\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8568_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1199_q\) # ((\u_Datapath|u_ALU|Add0~97_combout\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~1071_q\ & !\u_Datapath|u_ALU|Add0~97_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1199_q\,
	datab => \u_Datapath|u_ALU|Add0~95_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1071_q\,
	datad => \u_Datapath|u_ALU|Add0~97_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8568_combout\);

-- Location: FF_X20_Y13_N3
\u_Datapath|u_Data_Memory|w_Memory~1455\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux57~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9668_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1455_q\);

-- Location: LCCOMB_X20_Y13_N2
\u_Datapath|u_Data_Memory|w_Memory~8569\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8569_combout\ = (\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8568_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1455_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8568_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1327_q\)))) # (!\u_Datapath|u_ALU|Add0~97_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8568_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1327_q\,
	datab => \u_Datapath|u_ALU|Add0~97_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1455_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8568_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8569_combout\);

-- Location: FF_X17_Y22_N13
\u_Datapath|u_Data_Memory|w_Memory~367\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~367feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9694_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~367_q\);

-- Location: FF_X23_Y19_N29
\u_Datapath|u_Data_Memory|w_Memory~239\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~239feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9700_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~239_q\);

-- Location: FF_X18_Y22_N9
\u_Datapath|u_Data_Memory|w_Memory~111\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux57~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9704_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~111_q\);

-- Location: LCCOMB_X18_Y22_N8
\u_Datapath|u_Data_Memory|w_Memory~8574\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8574_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~239_q\) # ((\u_Datapath|u_ALU|Add0~97_combout\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~111_q\ & !\u_Datapath|u_ALU|Add0~97_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~95_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~239_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~111_q\,
	datad => \u_Datapath|u_ALU|Add0~97_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8574_combout\);

-- Location: FF_X18_Y22_N19
\u_Datapath|u_Data_Memory|w_Memory~495\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux57~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9709_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~495_q\);

-- Location: LCCOMB_X18_Y22_N18
\u_Datapath|u_Data_Memory|w_Memory~8575\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8575_combout\ = (\u_Datapath|u_Data_Memory|w_Memory~8574_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~495_q\) # (!\u_Datapath|u_ALU|Add0~97_combout\)))) # (!\u_Datapath|u_Data_Memory|w_Memory~8574_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~367_q\ & ((\u_Datapath|u_ALU|Add0~97_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~367_q\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~8574_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~495_q\,
	datad => \u_Datapath|u_ALU|Add0~97_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8575_combout\);

-- Location: FF_X12_Y20_N5
\u_Datapath|u_Data_Memory|w_Memory~207\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~207feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9699_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~207_q\);

-- Location: FF_X15_Y17_N31
\u_Datapath|u_Data_Memory|w_Memory~303\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~303feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9696_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~303_q\);

-- Location: FF_X13_Y13_N15
\u_Datapath|u_Data_Memory|w_Memory~1871\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1871feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9717_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1871_q\);

-- Location: FF_X13_Y17_N13
\u_Datapath|u_Data_Memory|w_Memory~1903\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1903feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9716_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1903_q\);

-- Location: FF_X13_Y17_N19
\u_Datapath|u_Data_Memory|w_Memory~1839\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux57~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9718_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1839_q\);

-- Location: LCCOMB_X13_Y17_N18
\u_Datapath|u_Data_Memory|w_Memory~8585\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8585_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & (((\u_Datapath|u_ALU|Add0~93_combout\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_ALU|Add0~93_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1903_q\)) # (!\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1839_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1903_q\,
	datab => \u_Datapath|u_ALU|Add0~91_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1839_q\,
	datad => \u_Datapath|u_ALU|Add0~93_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8585_combout\);

-- Location: FF_X14_Y13_N13
\u_Datapath|u_Data_Memory|w_Memory~1935\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux57~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9719_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1935_q\);

-- Location: LCCOMB_X14_Y13_N12
\u_Datapath|u_Data_Memory|w_Memory~8586\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8586_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8585_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1935_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8585_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1871_q\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8585_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1871_q\,
	datab => \u_Datapath|u_ALU|Add0~91_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1935_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8585_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8586_combout\);

-- Location: FF_X15_Y13_N7
\u_Datapath|u_Data_Memory|w_Memory~1615\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1615feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9721_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1615_q\);

-- Location: FF_X24_Y17_N1
\u_Datapath|u_Data_Memory|w_Memory~1999\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1999feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9724_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1999_q\);

-- Location: FF_X21_Y16_N19
\u_Datapath|u_Data_Memory|w_Memory~1264\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Register_File|Mux56~1_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9657_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1264_q\);

-- Location: FF_X17_Y19_N17
\u_Datapath|u_Data_Memory|w_Memory~752\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~752feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9675_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~752_q\);

-- Location: FF_X24_Y10_N13
\u_Datapath|u_Data_Memory|w_Memory~1200\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1200feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9658_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1200_q\);

-- Location: FF_X16_Y10_N11
\u_Datapath|u_Data_Memory|w_Memory~784\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~784feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9677_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~784_q\);

-- Location: FF_X14_Y14_N29
\u_Datapath|u_Data_Memory|w_Memory~1296\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1296feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9660_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1296_q\);

-- Location: FF_X15_Y11_N5
\u_Datapath|u_Data_Memory|w_Memory~272\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux56~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9702_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~272_q\);

-- Location: LCCOMB_X15_Y11_N4
\u_Datapath|u_Data_Memory|w_Memory~8603\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8603_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_ALU|Add0~101_combout\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_ALU|Add0~101_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1296_q\)) # (!\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~272_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~99_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1296_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~272_q\,
	datad => \u_Datapath|u_ALU|Add0~101_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8603_combout\);

-- Location: FF_X15_Y11_N27
\u_Datapath|u_Data_Memory|w_Memory~1808\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux56~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9715_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1808_q\);

-- Location: LCCOMB_X15_Y11_N26
\u_Datapath|u_Data_Memory|w_Memory~8604\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8604_combout\ = (\u_Datapath|u_Data_Memory|w_Memory~8603_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~1808_q\) # (!\u_Datapath|u_ALU|Add0~99_combout\)))) # (!\u_Datapath|u_Data_Memory|w_Memory~8603_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~784_q\ & ((\u_Datapath|u_ALU|Add0~99_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~784_q\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~8603_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1808_q\,
	datad => \u_Datapath|u_ALU|Add0~99_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8604_combout\);

-- Location: FF_X17_Y10_N3
\u_Datapath|u_Data_Memory|w_Memory~848\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~848feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9680_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~848_q\);

-- Location: FF_X21_Y10_N17
\u_Datapath|u_Data_Memory|w_Memory~1360\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1360feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9650_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1360_q\);

-- Location: FF_X24_Y20_N13
\u_Datapath|u_Data_Memory|w_Memory~1328\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1328feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9652_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1328_q\);

-- Location: FF_X17_Y11_N13
\u_Datapath|u_Data_Memory|w_Memory~816\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~816feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9682_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~816_q\);

-- Location: FF_X15_Y10_N5
\u_Datapath|u_Data_Memory|w_Memory~912\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~912feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9683_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~912_q\);

-- Location: FF_X14_Y12_N19
\u_Datapath|u_Data_Memory|w_Memory~1424\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1424feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9653_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1424_q\);

-- Location: FF_X21_Y9_N7
\u_Datapath|u_Data_Memory|w_Memory~592\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~592feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9687_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~592_q\);

-- Location: FF_X16_Y9_N17
\u_Datapath|u_Data_Memory|w_Memory~1104\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1104feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9663_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1104_q\);

-- Location: FF_X19_Y11_N5
\u_Datapath|u_Data_Memory|w_Memory~624\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~624feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9685_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~624_q\);

-- Location: FF_X23_Y20_N11
\u_Datapath|u_Data_Memory|w_Memory~1520\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1520feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9667_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1520_q\);

-- Location: FF_X22_Y20_N19
\u_Datapath|u_Data_Memory|w_Memory~1488\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1488feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9666_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1488_q\);

-- Location: FF_X24_Y20_N23
\u_Datapath|u_Data_Memory|w_Memory~1456\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux56~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9668_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1456_q\);

-- Location: LCCOMB_X24_Y20_N22
\u_Datapath|u_Data_Memory|w_Memory~8627\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8627_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1488_q\) # ((\u_Datapath|u_ALU|Add0~93_combout\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~1456_q\ & !\u_Datapath|u_ALU|Add0~93_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1488_q\,
	datab => \u_Datapath|u_ALU|Add0~91_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1456_q\,
	datad => \u_Datapath|u_ALU|Add0~93_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8627_combout\);

-- Location: FF_X23_Y20_N13
\u_Datapath|u_Data_Memory|w_Memory~1552\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux56~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9669_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1552_q\);

-- Location: LCCOMB_X23_Y20_N12
\u_Datapath|u_Data_Memory|w_Memory~8628\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8628_combout\ = (\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8627_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1552_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8627_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1520_q\)))) # (!\u_Datapath|u_ALU|Add0~93_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8627_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1520_q\,
	datab => \u_Datapath|u_ALU|Add0~93_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1552_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8627_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8628_combout\);

-- Location: FF_X26_Y16_N7
\u_Datapath|u_Data_Memory|w_Memory~976\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux56~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9690_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~976_q\);

-- Location: FF_X21_Y20_N7
\u_Datapath|u_Data_Memory|w_Memory~1008\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1008feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9691_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1008_q\);

-- Location: FF_X25_Y16_N15
\u_Datapath|u_Data_Memory|w_Memory~944\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux56~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9692_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~944_q\);

-- Location: LCCOMB_X25_Y16_N14
\u_Datapath|u_Data_Memory|w_Memory~8629\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8629_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & (((\u_Datapath|u_ALU|Add0~93_combout\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_ALU|Add0~93_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1008_q\)) # (!\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~944_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1008_q\,
	datab => \u_Datapath|u_ALU|Add0~91_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~944_q\,
	datad => \u_Datapath|u_ALU|Add0~93_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8629_combout\);

-- Location: FF_X26_Y16_N5
\u_Datapath|u_Data_Memory|w_Memory~1040\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux56~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9693_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1040_q\);

-- Location: LCCOMB_X26_Y16_N4
\u_Datapath|u_Data_Memory|w_Memory~8630\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8630_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8629_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1040_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8629_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~976_q\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8629_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~976_q\,
	datab => \u_Datapath|u_ALU|Add0~91_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1040_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8629_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8630_combout\);

-- Location: FF_X17_Y16_N3
\u_Datapath|u_Data_Memory|w_Memory~496\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux56~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9709_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~496_q\);

-- Location: FF_X25_Y19_N27
\u_Datapath|u_Data_Memory|w_Memory~464\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~464feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9708_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~464_q\);

-- Location: FF_X16_Y19_N5
\u_Datapath|u_Data_Memory|w_Memory~432\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux56~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9710_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~432_q\);

-- Location: LCCOMB_X16_Y19_N4
\u_Datapath|u_Data_Memory|w_Memory~8631\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8631_combout\ = (\u_Datapath|u_ALU|Add0~93_combout\ & (((\u_Datapath|u_ALU|Add0~91_combout\)))) # (!\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_ALU|Add0~91_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~464_q\)) 
-- # (!\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~432_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~464_q\,
	datab => \u_Datapath|u_ALU|Add0~93_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~432_q\,
	datad => \u_Datapath|u_ALU|Add0~91_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8631_combout\);

-- Location: FF_X16_Y19_N19
\u_Datapath|u_Data_Memory|w_Memory~528\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux56~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9711_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~528_q\);

-- Location: LCCOMB_X16_Y19_N18
\u_Datapath|u_Data_Memory|w_Memory~8632\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8632_combout\ = (\u_Datapath|u_Data_Memory|w_Memory~8631_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~528_q\) # (!\u_Datapath|u_ALU|Add0~93_combout\)))) # (!\u_Datapath|u_Data_Memory|w_Memory~8631_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~496_q\ & ((\u_Datapath|u_ALU|Add0~93_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~496_q\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~8631_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~528_q\,
	datad => \u_Datapath|u_ALU|Add0~93_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8632_combout\);

-- Location: LCCOMB_X17_Y12_N14
\u_Datapath|u_Data_Memory|w_Memory~8633\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8633_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8630_combout\) # (\u_Datapath|u_ALU|Add0~101_combout\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~8632_combout\ & ((!\u_Datapath|u_ALU|Add0~101_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~99_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~8632_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~8630_combout\,
	datad => \u_Datapath|u_ALU|Add0~101_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8633_combout\);

-- Location: FF_X25_Y19_N25
\u_Datapath|u_Data_Memory|w_Memory~2000\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~2000feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9724_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~2000_q\);

-- Location: FF_X26_Y17_N21
\u_Datapath|u_Data_Memory|w_Memory~2032\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~2032feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9725_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~2032_q\);

-- Location: FF_X25_Y17_N23
\u_Datapath|u_Data_Memory|w_Memory~1968\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux56~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9726_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1968_q\);

-- Location: LCCOMB_X25_Y17_N22
\u_Datapath|u_Data_Memory|w_Memory~8634\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8634_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & (((\u_Datapath|u_ALU|Add0~93_combout\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_ALU|Add0~93_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~2032_q\)) # (!\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1968_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~2032_q\,
	datab => \u_Datapath|u_ALU|Add0~91_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1968_q\,
	datad => \u_Datapath|u_ALU|Add0~93_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8634_combout\);

-- Location: FF_X24_Y16_N13
\u_Datapath|u_Data_Memory|w_Memory~2064\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux56~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9727_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~2064_q\);

-- Location: LCCOMB_X24_Y16_N12
\u_Datapath|u_Data_Memory|w_Memory~8635\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8635_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8634_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~2064_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8634_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~2000_q\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8634_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~2000_q\,
	datab => \u_Datapath|u_ALU|Add0~91_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~2064_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8634_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8635_combout\);

-- Location: LCCOMB_X17_Y12_N12
\u_Datapath|u_Data_Memory|w_Memory~8636\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8636_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8633_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~8635_combout\)) # (!\u_Datapath|u_Data_Memory|w_Memory~8633_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~8628_combout\))))) # (!\u_Datapath|u_ALU|Add0~101_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8633_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~101_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~8635_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~8633_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8628_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8636_combout\);

-- Location: FF_X21_Y16_N11
\u_Datapath|u_Data_Memory|w_Memory~1265\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Register_File|Mux55~1_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9657_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1265_q\);

-- Location: FF_X23_Y22_N3
\u_Datapath|u_Data_Memory|w_Memory~1393\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1393feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9648_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1393_q\);

-- Location: FF_X22_Y22_N9
\u_Datapath|u_Data_Memory|w_Memory~1137\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux55~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9662_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1137_q\);

-- Location: LCCOMB_X22_Y22_N8
\u_Datapath|u_Data_Memory|w_Memory~8638\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8638_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & (((\u_Datapath|u_ALU|Add0~97_combout\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_ALU|Add0~97_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1393_q\)) # (!\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1137_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1393_q\,
	datab => \u_Datapath|u_ALU|Add0~95_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1137_q\,
	datad => \u_Datapath|u_ALU|Add0~97_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8638_combout\);

-- Location: FF_X21_Y16_N9
\u_Datapath|u_Data_Memory|w_Memory~1521\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1521feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9667_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1521_q\);

-- Location: LCCOMB_X21_Y18_N0
\u_Datapath|u_Data_Memory|w_Memory~8639\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8639_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8638_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1521_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8638_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1265_q\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8638_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1265_q\,
	datab => \u_Datapath|u_ALU|Add0~95_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1521_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8638_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8639_combout\);

-- Location: FF_X21_Y10_N3
\u_Datapath|u_Data_Memory|w_Memory~1361\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1361feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9650_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1361_q\);

-- Location: FF_X14_Y17_N15
\u_Datapath|u_Data_Memory|w_Memory~1233\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1233feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9655_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1233_q\);

-- Location: FF_X18_Y17_N9
\u_Datapath|u_Data_Memory|w_Memory~1105\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux55~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9663_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1105_q\);

-- Location: LCCOMB_X18_Y17_N8
\u_Datapath|u_Data_Memory|w_Memory~8640\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8640_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1233_q\) # ((\u_Datapath|u_ALU|Add0~97_combout\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~1105_q\ & !\u_Datapath|u_ALU|Add0~97_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~95_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1233_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1105_q\,
	datad => \u_Datapath|u_ALU|Add0~97_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8640_combout\);

-- Location: FF_X21_Y19_N31
\u_Datapath|u_Data_Memory|w_Memory~1489\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux55~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9666_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1489_q\);

-- Location: LCCOMB_X21_Y19_N30
\u_Datapath|u_Data_Memory|w_Memory~8641\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8641_combout\ = (\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8640_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1489_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8640_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1361_q\)))) # (!\u_Datapath|u_ALU|Add0~97_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8640_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1361_q\,
	datab => \u_Datapath|u_ALU|Add0~97_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1489_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8640_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8641_combout\);

-- Location: FF_X25_Y16_N21
\u_Datapath|u_Data_Memory|w_Memory~1201\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1201feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9658_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1201_q\);

-- Location: FF_X21_Y10_N25
\u_Datapath|u_Data_Memory|w_Memory~1329\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1329feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9652_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1329_q\);

-- Location: FF_X20_Y13_N17
\u_Datapath|u_Data_Memory|w_Memory~1073\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux55~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9664_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1073_q\);

-- Location: LCCOMB_X20_Y13_N16
\u_Datapath|u_Data_Memory|w_Memory~8642\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8642_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & (((\u_Datapath|u_ALU|Add0~97_combout\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_ALU|Add0~97_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1329_q\)) # (!\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1073_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~95_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1329_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1073_q\,
	datad => \u_Datapath|u_ALU|Add0~97_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8642_combout\);

-- Location: FF_X21_Y19_N5
\u_Datapath|u_Data_Memory|w_Memory~1457\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux55~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9668_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1457_q\);

-- Location: LCCOMB_X21_Y19_N4
\u_Datapath|u_Data_Memory|w_Memory~8643\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8643_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8642_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1457_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8642_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1201_q\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8642_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~95_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1201_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1457_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8642_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8643_combout\);

-- Location: LCCOMB_X21_Y19_N22
\u_Datapath|u_Data_Memory|w_Memory~8644\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8644_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8641_combout\) # (\u_Datapath|u_ALU|Add0~93_combout\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~8643_combout\ & ((!\u_Datapath|u_ALU|Add0~93_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~8643_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~8641_combout\,
	datad => \u_Datapath|u_ALU|Add0~93_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8644_combout\);

-- Location: FF_X22_Y11_N3
\u_Datapath|u_Data_Memory|w_Memory~1425\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux55~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9653_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1425_q\);

-- Location: FF_X14_Y14_N7
\u_Datapath|u_Data_Memory|w_Memory~1297\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1297feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9660_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1297_q\);

-- Location: FF_X22_Y11_N17
\u_Datapath|u_Data_Memory|w_Memory~1169\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux55~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9665_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1169_q\);

-- Location: LCCOMB_X22_Y11_N16
\u_Datapath|u_Data_Memory|w_Memory~8645\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8645_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_ALU|Add0~97_combout\) # ((\u_Datapath|u_Data_Memory|w_Memory~1297_q\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & (!\u_Datapath|u_ALU|Add0~97_combout\ 
-- & (\u_Datapath|u_Data_Memory|w_Memory~1169_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~95_combout\,
	datab => \u_Datapath|u_ALU|Add0~97_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1169_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~1297_q\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8645_combout\);

-- Location: FF_X22_Y10_N27
\u_Datapath|u_Data_Memory|w_Memory~1553\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1553feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9669_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1553_q\);

-- Location: LCCOMB_X22_Y11_N2
\u_Datapath|u_Data_Memory|w_Memory~8646\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8646_combout\ = (\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8645_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~1553_q\)) # (!\u_Datapath|u_Data_Memory|w_Memory~8645_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~1425_q\))))) # (!\u_Datapath|u_ALU|Add0~97_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8645_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~97_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1553_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1425_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8645_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8646_combout\);

-- Location: LCCOMB_X21_Y19_N12
\u_Datapath|u_Data_Memory|w_Memory~8647\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8647_combout\ = (\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8644_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~8646_combout\)) # (!\u_Datapath|u_Data_Memory|w_Memory~8644_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~8639_combout\))))) # (!\u_Datapath|u_ALU|Add0~93_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8644_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~8646_combout\,
	datab => \u_Datapath|u_ALU|Add0~93_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~8644_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8639_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8647_combout\);

-- Location: FF_X21_Y22_N13
\u_Datapath|u_Data_Memory|w_Memory~849\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~849feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9680_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~849_q\);

-- Location: FF_X15_Y22_N19
\u_Datapath|u_Data_Memory|w_Memory~721\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~721feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9672_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~721_q\);

-- Location: FF_X21_Y20_N13
\u_Datapath|u_Data_Memory|w_Memory~753\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~753feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9675_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~753_q\);

-- Location: FF_X15_Y10_N3
\u_Datapath|u_Data_Memory|w_Memory~913\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~913feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9683_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~913_q\);

-- Location: FF_X12_Y20_N11
\u_Datapath|u_Data_Memory|w_Memory~209\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~209feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9699_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~209_q\);

-- Location: FF_X13_Y20_N21
\u_Datapath|u_Data_Memory|w_Memory~177\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~177feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9701_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~177_q\);

-- Location: FF_X12_Y19_N21
\u_Datapath|u_Data_Memory|w_Memory~305\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~305feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9696_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~305_q\);

-- Location: FF_X13_Y13_N9
\u_Datapath|u_Data_Memory|w_Memory~1873\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1873feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9717_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1873_q\);

-- Location: FF_X12_Y11_N23
\u_Datapath|u_Data_Memory|w_Memory~1649\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1649feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9720_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1649_q\);

-- Location: FF_X24_Y18_N7
\u_Datapath|u_Data_Memory|w_Memory~2001\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~2001feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9724_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~2001_q\);

-- Location: FF_X19_Y12_N29
\u_Datapath|u_Data_Memory|w_Memory~1362\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Register_File|Mux54~1_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9650_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1362_q\);

-- Location: FF_X17_Y10_N17
\u_Datapath|u_Data_Memory|w_Memory~850\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~850feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9680_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~850_q\);

-- Location: FF_X18_Y10_N29
\u_Datapath|u_Data_Memory|w_Memory~338\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux54~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9695_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~338_q\);

-- Location: LCCOMB_X18_Y10_N28
\u_Datapath|u_Data_Memory|w_Memory~8680\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8680_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~850_q\) # ((\u_Datapath|u_ALU|Add0~101_combout\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~338_q\ & !\u_Datapath|u_ALU|Add0~101_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~850_q\,
	datab => \u_Datapath|u_ALU|Add0~99_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~338_q\,
	datad => \u_Datapath|u_ALU|Add0~101_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8680_combout\);

-- Location: FF_X18_Y10_N11
\u_Datapath|u_Data_Memory|w_Memory~1874\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux54~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9717_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1874_q\);

-- Location: LCCOMB_X18_Y10_N10
\u_Datapath|u_Data_Memory|w_Memory~8681\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8681_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8680_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1874_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8680_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1362_q\)))) # (!\u_Datapath|u_ALU|Add0~101_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8680_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1362_q\,
	datab => \u_Datapath|u_ALU|Add0~101_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1874_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8680_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8681_combout\);

-- Location: FF_X25_Y14_N1
\u_Datapath|u_Data_Memory|w_Memory~882\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~882feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9679_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~882_q\);

-- Location: FF_X24_Y22_N3
\u_Datapath|u_Data_Memory|w_Memory~1394\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1394feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9648_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1394_q\);

-- Location: FF_X25_Y15_N29
\u_Datapath|u_Data_Memory|w_Memory~370\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux54~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9694_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~370_q\);

-- Location: LCCOMB_X25_Y15_N28
\u_Datapath|u_Data_Memory|w_Memory~8682\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8682_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_ALU|Add0~101_combout\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_ALU|Add0~101_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1394_q\)) # (!\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~370_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1394_q\,
	datab => \u_Datapath|u_ALU|Add0~99_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~370_q\,
	datad => \u_Datapath|u_ALU|Add0~101_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8682_combout\);

-- Location: FF_X25_Y15_N27
\u_Datapath|u_Data_Memory|w_Memory~1906\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux54~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9716_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1906_q\);

-- Location: LCCOMB_X25_Y15_N26
\u_Datapath|u_Data_Memory|w_Memory~8683\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8683_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8682_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1906_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8682_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~882_q\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8682_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~882_q\,
	datab => \u_Datapath|u_ALU|Add0~99_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1906_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8682_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8683_combout\);

-- Location: FF_X17_Y11_N19
\u_Datapath|u_Data_Memory|w_Memory~818\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~818feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9682_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~818_q\);

-- Location: FF_X26_Y14_N25
\u_Datapath|u_Data_Memory|w_Memory~1330\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1330feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9652_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1330_q\);

-- Location: FF_X18_Y16_N29
\u_Datapath|u_Data_Memory|w_Memory~306\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux54~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9696_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~306_q\);

-- Location: LCCOMB_X18_Y16_N28
\u_Datapath|u_Data_Memory|w_Memory~8684\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8684_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_ALU|Add0~101_combout\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_ALU|Add0~101_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1330_q\)) # (!\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~306_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1330_q\,
	datab => \u_Datapath|u_ALU|Add0~99_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~306_q\,
	datad => \u_Datapath|u_ALU|Add0~101_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8684_combout\);

-- Location: FF_X18_Y16_N23
\u_Datapath|u_Data_Memory|w_Memory~1842\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux54~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9718_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1842_q\);

-- Location: LCCOMB_X18_Y16_N22
\u_Datapath|u_Data_Memory|w_Memory~8685\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8685_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8684_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1842_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8684_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~818_q\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8684_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~818_q\,
	datab => \u_Datapath|u_ALU|Add0~99_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1842_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8684_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8685_combout\);

-- Location: LCCOMB_X21_Y12_N18
\u_Datapath|u_Data_Memory|w_Memory~8686\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8686_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & (\u_Datapath|u_ALU|Add0~93_combout\)) # (!\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_ALU|Add0~93_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~8683_combout\))) # (!\u_Datapath|u_ALU|Add0~93_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~8685_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_ALU|Add0~93_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~8685_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8683_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8686_combout\);

-- Location: FF_X14_Y12_N13
\u_Datapath|u_Data_Memory|w_Memory~1426\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux54~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9653_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1426_q\);

-- Location: FF_X16_Y12_N5
\u_Datapath|u_Data_Memory|w_Memory~914\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux54~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9683_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~914_q\);

-- Location: FF_X15_Y12_N9
\u_Datapath|u_Data_Memory|w_Memory~402\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux54~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9697_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~402_q\);

-- Location: LCCOMB_X14_Y12_N2
\u_Datapath|u_Data_Memory|w_Memory~8687\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8687_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & (((\u_Datapath|u_ALU|Add0~99_combout\)))) # (!\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_ALU|Add0~99_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~914_q\))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~402_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~402_q\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~914_q\,
	datac => \u_Datapath|u_ALU|Add0~101_combout\,
	datad => \u_Datapath|u_ALU|Add0~99_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8687_combout\);

-- Location: FF_X15_Y12_N23
\u_Datapath|u_Data_Memory|w_Memory~1938\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux54~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9719_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1938_q\);

-- Location: LCCOMB_X14_Y12_N12
\u_Datapath|u_Data_Memory|w_Memory~8688\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8688_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8687_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~1938_q\)) # (!\u_Datapath|u_Data_Memory|w_Memory~8687_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~1426_q\))))) # (!\u_Datapath|u_ALU|Add0~101_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8687_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1938_q\,
	datab => \u_Datapath|u_ALU|Add0~101_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1426_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8687_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8688_combout\);

-- Location: LCCOMB_X21_Y12_N12
\u_Datapath|u_Data_Memory|w_Memory~8689\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8689_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8686_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8688_combout\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8686_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~8681_combout\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8686_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~8681_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~8688_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8686_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8689_combout\);

-- Location: FF_X21_Y16_N3
\u_Datapath|u_Data_Memory|w_Memory~1266\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux54~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9657_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1266_q\);

-- Location: FF_X18_Y19_N7
\u_Datapath|u_Data_Memory|w_Memory~1778\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1778feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9713_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1778_q\);

-- Location: FF_X14_Y18_N5
\u_Datapath|u_Data_Memory|w_Memory~1234\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1234feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9655_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1234_q\);

-- Location: FF_X15_Y22_N21
\u_Datapath|u_Data_Memory|w_Memory~722\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~722feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9672_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~722_q\);

-- Location: FF_X14_Y14_N5
\u_Datapath|u_Data_Memory|w_Memory~1298\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1298feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9660_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1298_q\);

-- Location: FF_X14_Y10_N17
\u_Datapath|u_Data_Memory|w_Memory~786\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~786feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9677_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~786_q\);

-- Location: FF_X15_Y11_N17
\u_Datapath|u_Data_Memory|w_Memory~274\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux54~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9702_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~274_q\);

-- Location: LCCOMB_X15_Y11_N16
\u_Datapath|u_Data_Memory|w_Memory~8697\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8697_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & (((\u_Datapath|u_ALU|Add0~99_combout\)))) # (!\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_ALU|Add0~99_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~786_q\)) # (!\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~274_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~786_q\,
	datab => \u_Datapath|u_ALU|Add0~101_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~274_q\,
	datad => \u_Datapath|u_ALU|Add0~99_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8697_combout\);

-- Location: FF_X15_Y11_N31
\u_Datapath|u_Data_Memory|w_Memory~1810\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux54~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9715_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1810_q\);

-- Location: LCCOMB_X15_Y11_N30
\u_Datapath|u_Data_Memory|w_Memory~8698\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8698_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8697_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1810_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8697_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1298_q\)))) # (!\u_Datapath|u_ALU|Add0~101_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8697_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~101_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1298_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1810_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8697_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8698_combout\);

-- Location: FF_X20_Y9_N9
\u_Datapath|u_Data_Memory|w_Memory~1618\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1618feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9721_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1618_q\);

-- Location: FF_X18_Y12_N31
\u_Datapath|u_Data_Memory|w_Memory~626\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~626feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9685_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~626_q\);

-- Location: FF_X17_Y13_N21
\u_Datapath|u_Data_Memory|w_Memory~1138\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1138feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9662_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1138_q\);

-- Location: FF_X19_Y11_N3
\u_Datapath|u_Data_Memory|w_Memory~562\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux54~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9688_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~562_q\);

-- Location: FF_X22_Y22_N27
\u_Datapath|u_Data_Memory|w_Memory~1522\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1522feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9667_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1522_q\);

-- Location: FF_X16_Y21_N11
\u_Datapath|u_Data_Memory|w_Memory~2034\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~2034feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9725_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~2034_q\);

-- Location: FF_X26_Y16_N15
\u_Datapath|u_Data_Memory|w_Memory~978\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~978feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9690_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~978_q\);

-- Location: FF_X19_Y18_N7
\u_Datapath|u_Data_Memory|w_Memory~946\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~946feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9692_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~946_q\);

-- Location: FF_X23_Y20_N3
\u_Datapath|u_Data_Memory|w_Memory~1554\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1554feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9669_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1554_q\);

-- Location: FF_X23_Y13_N31
\u_Datapath|u_Data_Memory|w_Memory~1042\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux54~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9693_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1042_q\);

-- Location: FF_X23_Y13_N9
\u_Datapath|u_Data_Memory|w_Memory~530\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux54~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9711_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~530_q\);

-- Location: LCCOMB_X23_Y13_N8
\u_Datapath|u_Data_Memory|w_Memory~8718\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8718_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1042_q\) # ((\u_Datapath|u_ALU|Add0~101_combout\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~530_q\ & !\u_Datapath|u_ALU|Add0~101_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1042_q\,
	datab => \u_Datapath|u_ALU|Add0~99_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~530_q\,
	datad => \u_Datapath|u_ALU|Add0~101_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8718_combout\);

-- Location: FF_X24_Y14_N7
\u_Datapath|u_Data_Memory|w_Memory~2066\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux54~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9727_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~2066_q\);

-- Location: LCCOMB_X24_Y14_N6
\u_Datapath|u_Data_Memory|w_Memory~8719\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8719_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8718_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~2066_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8718_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1554_q\)))) # (!\u_Datapath|u_ALU|Add0~101_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8718_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1554_q\,
	datab => \u_Datapath|u_ALU|Add0~101_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~2066_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8718_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8719_combout\);

-- Location: FF_X26_Y11_N1
\u_Datapath|u_Data_Memory|w_Memory~883\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~883feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9679_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~883_q\);

-- Location: FF_X16_Y22_N9
\u_Datapath|u_Data_Memory|w_Memory~723\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~723feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9672_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~723_q\);

-- Location: FF_X17_Y10_N7
\u_Datapath|u_Data_Memory|w_Memory~851\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~851feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9680_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~851_q\);

-- Location: FF_X17_Y11_N5
\u_Datapath|u_Data_Memory|w_Memory~819\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~819feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9682_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~819_q\);

-- Location: FF_X23_Y21_N31
\u_Datapath|u_Data_Memory|w_Memory~691\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~691feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9676_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~691_q\);

-- Location: FF_X22_Y19_N17
\u_Datapath|u_Data_Memory|w_Memory~563\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux53~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9688_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~563_q\);

-- Location: LCCOMB_X22_Y19_N16
\u_Datapath|u_Data_Memory|w_Memory~8726\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8726_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_ALU|Add0~97_combout\) # ((\u_Datapath|u_Data_Memory|w_Memory~691_q\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & (!\u_Datapath|u_ALU|Add0~97_combout\ 
-- & (\u_Datapath|u_Data_Memory|w_Memory~563_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~95_combout\,
	datab => \u_Datapath|u_ALU|Add0~97_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~563_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~691_q\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8726_combout\);

-- Location: FF_X22_Y19_N7
\u_Datapath|u_Data_Memory|w_Memory~947\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux53~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9692_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~947_q\);

-- Location: LCCOMB_X22_Y19_N6
\u_Datapath|u_Data_Memory|w_Memory~8727\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8727_combout\ = (\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8726_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~947_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8726_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~819_q\)))) # (!\u_Datapath|u_ALU|Add0~97_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8726_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~819_q\,
	datab => \u_Datapath|u_ALU|Add0~97_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~947_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8726_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8727_combout\);

-- Location: FF_X17_Y10_N5
\u_Datapath|u_Data_Memory|w_Memory~787\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux53~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9677_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~787_q\);

-- Location: FF_X15_Y10_N19
\u_Datapath|u_Data_Memory|w_Memory~915\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~915feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9683_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~915_q\);

-- Location: FF_X16_Y11_N27
\u_Datapath|u_Data_Memory|w_Memory~659\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~659feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9689_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~659_q\);

-- Location: LCCOMB_X17_Y10_N18
\u_Datapath|u_Data_Memory|w_Memory~8729\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8729_combout\ = (\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~915_q\) # ((\u_Datapath|u_ALU|Add0~95_combout\)))) # (!\u_Datapath|u_ALU|Add0~97_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~659_q\ & !\u_Datapath|u_ALU|Add0~95_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~915_q\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~659_q\,
	datac => \u_Datapath|u_ALU|Add0~97_combout\,
	datad => \u_Datapath|u_ALU|Add0~95_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8729_combout\);

-- Location: FF_X16_Y10_N7
\u_Datapath|u_Data_Memory|w_Memory~1043\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1043feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9693_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1043_q\);

-- Location: LCCOMB_X17_Y10_N4
\u_Datapath|u_Data_Memory|w_Memory~8730\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8730_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8729_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~1043_q\)) # (!\u_Datapath|u_Data_Memory|w_Memory~8729_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~787_q\))))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8729_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~95_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1043_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~787_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8729_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8730_combout\);

-- Location: FF_X19_Y12_N7
\u_Datapath|u_Data_Memory|w_Memory~1363\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux53~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9650_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1363_q\);

-- Location: FF_X24_Y19_N25
\u_Datapath|u_Data_Memory|w_Memory~1267\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1267feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9657_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1267_q\);

-- Location: FF_X21_Y10_N27
\u_Datapath|u_Data_Memory|w_Memory~1331\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1331feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9652_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1331_q\);

-- Location: FF_X24_Y10_N21
\u_Datapath|u_Data_Memory|w_Memory~1203\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1203feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9658_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1203_q\);

-- Location: FF_X20_Y13_N23
\u_Datapath|u_Data_Memory|w_Memory~1075\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux53~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9664_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1075_q\);

-- Location: LCCOMB_X20_Y13_N22
\u_Datapath|u_Data_Memory|w_Memory~8736\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8736_combout\ = (\u_Datapath|u_ALU|Add0~97_combout\ & (((\u_Datapath|u_ALU|Add0~95_combout\)))) # (!\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_ALU|Add0~95_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1203_q\)) # (!\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1075_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1203_q\,
	datab => \u_Datapath|u_ALU|Add0~97_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1075_q\,
	datad => \u_Datapath|u_ALU|Add0~95_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8736_combout\);

-- Location: FF_X20_Y13_N25
\u_Datapath|u_Data_Memory|w_Memory~1459\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux53~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9668_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1459_q\);

-- Location: LCCOMB_X20_Y13_N24
\u_Datapath|u_Data_Memory|w_Memory~8737\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8737_combout\ = (\u_Datapath|u_Data_Memory|w_Memory~8736_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~1459_q\) # (!\u_Datapath|u_ALU|Add0~97_combout\)))) # (!\u_Datapath|u_Data_Memory|w_Memory~8736_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1331_q\ & ((\u_Datapath|u_ALU|Add0~97_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~8736_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1331_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1459_q\,
	datad => \u_Datapath|u_ALU|Add0~97_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8737_combout\);

-- Location: FF_X22_Y11_N5
\u_Datapath|u_Data_Memory|w_Memory~1427\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1427feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9653_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1427_q\);

-- Location: FF_X22_Y11_N31
\u_Datapath|u_Data_Memory|w_Memory~1171\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux53~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9665_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1171_q\);

-- Location: LCCOMB_X22_Y11_N30
\u_Datapath|u_Data_Memory|w_Memory~8739\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8739_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & (((\u_Datapath|u_ALU|Add0~97_combout\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_ALU|Add0~97_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1427_q\)) # (!\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1171_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~95_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1427_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1171_q\,
	datad => \u_Datapath|u_ALU|Add0~97_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8739_combout\);

-- Location: FF_X15_Y21_N27
\u_Datapath|u_Data_Memory|w_Memory~339\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~339feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9695_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~339_q\);

-- Location: FF_X12_Y18_N5
\u_Datapath|u_Data_Memory|w_Memory~467\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~467feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9708_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~467_q\);

-- Location: FF_X13_Y16_N9
\u_Datapath|u_Data_Memory|w_Memory~179\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~179feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9701_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~179_q\);

-- Location: FF_X12_Y16_N27
\u_Datapath|u_Data_Memory|w_Memory~275\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~275feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9702_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~275_q\);

-- Location: FF_X12_Y13_N11
\u_Datapath|u_Data_Memory|w_Memory~403\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~403feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9697_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~403_q\);

-- Location: FF_X12_Y15_N9
\u_Datapath|u_Data_Memory|w_Memory~147\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux53~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9707_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~147_q\);

-- Location: LCCOMB_X12_Y15_N8
\u_Datapath|u_Data_Memory|w_Memory~8749\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8749_combout\ = (\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~403_q\) # ((\u_Datapath|u_ALU|Add0~95_combout\)))) # (!\u_Datapath|u_ALU|Add0~97_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~147_q\ & !\u_Datapath|u_ALU|Add0~95_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~97_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~403_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~147_q\,
	datad => \u_Datapath|u_ALU|Add0~95_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8749_combout\);

-- Location: FF_X12_Y15_N27
\u_Datapath|u_Data_Memory|w_Memory~531\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux53~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9711_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~531_q\);

-- Location: LCCOMB_X12_Y15_N26
\u_Datapath|u_Data_Memory|w_Memory~8750\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8750_combout\ = (\u_Datapath|u_Data_Memory|w_Memory~8749_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~531_q\) # (!\u_Datapath|u_ALU|Add0~95_combout\)))) # (!\u_Datapath|u_Data_Memory|w_Memory~8749_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~275_q\ & ((\u_Datapath|u_ALU|Add0~95_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~275_q\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~8749_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~531_q\,
	datad => \u_Datapath|u_ALU|Add0~95_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8750_combout\);

-- Location: FF_X13_Y16_N11
\u_Datapath|u_Data_Memory|w_Memory~1907\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux53~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9716_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1907_q\);

-- Location: FF_X13_Y13_N31
\u_Datapath|u_Data_Memory|w_Memory~1875\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1875feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9717_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1875_q\);

-- Location: FF_X12_Y16_N9
\u_Datapath|u_Data_Memory|w_Memory~1843\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux53~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9718_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1843_q\);

-- Location: LCCOMB_X12_Y16_N8
\u_Datapath|u_Data_Memory|w_Memory~8753\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8753_combout\ = (\u_Datapath|u_ALU|Add0~93_combout\ & (((\u_Datapath|u_ALU|Add0~91_combout\)))) # (!\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_ALU|Add0~91_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1875_q\)) # (!\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1843_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1875_q\,
	datab => \u_Datapath|u_ALU|Add0~93_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1843_q\,
	datad => \u_Datapath|u_ALU|Add0~91_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8753_combout\);

-- Location: FF_X15_Y14_N29
\u_Datapath|u_Data_Memory|w_Memory~1939\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1939feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9719_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1939_q\);

-- Location: LCCOMB_X13_Y16_N10
\u_Datapath|u_Data_Memory|w_Memory~8754\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8754_combout\ = (\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8753_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~1939_q\)) # (!\u_Datapath|u_Data_Memory|w_Memory~8753_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~1907_q\))))) # (!\u_Datapath|u_ALU|Add0~93_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8753_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~93_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1939_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1907_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8753_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8754_combout\);

-- Location: FF_X25_Y11_N29
\u_Datapath|u_Data_Memory|w_Memory~1747\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1747feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9712_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1747_q\);

-- Location: FF_X24_Y13_N13
\u_Datapath|u_Data_Memory|w_Memory~1779\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1779feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9713_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1779_q\);

-- Location: FF_X24_Y11_N25
\u_Datapath|u_Data_Memory|w_Memory~1715\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux53~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9714_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1715_q\);

-- Location: LCCOMB_X24_Y11_N24
\u_Datapath|u_Data_Memory|w_Memory~8755\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8755_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & (((\u_Datapath|u_ALU|Add0~93_combout\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_ALU|Add0~93_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1779_q\)) # (!\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1715_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1779_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1715_q\,
	datad => \u_Datapath|u_ALU|Add0~93_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8755_combout\);

-- Location: FF_X24_Y11_N11
\u_Datapath|u_Data_Memory|w_Memory~1811\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux53~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9715_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1811_q\);

-- Location: LCCOMB_X24_Y11_N10
\u_Datapath|u_Data_Memory|w_Memory~8756\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8756_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8755_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1811_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8755_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1747_q\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8755_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1747_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1811_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8755_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8756_combout\);

-- Location: FF_X12_Y11_N29
\u_Datapath|u_Data_Memory|w_Memory~1651\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1651feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9720_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1651_q\);

-- Location: FF_X15_Y13_N31
\u_Datapath|u_Data_Memory|w_Memory~1619\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1619feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9721_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1619_q\);

-- Location: FF_X13_Y12_N9
\u_Datapath|u_Data_Memory|w_Memory~1587\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux53~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9722_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1587_q\);

-- Location: LCCOMB_X13_Y12_N8
\u_Datapath|u_Data_Memory|w_Memory~8757\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8757_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1619_q\) # ((\u_Datapath|u_ALU|Add0~93_combout\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~1587_q\ & !\u_Datapath|u_ALU|Add0~93_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1619_q\,
	datab => \u_Datapath|u_ALU|Add0~91_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1587_q\,
	datad => \u_Datapath|u_ALU|Add0~93_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8757_combout\);

-- Location: FF_X12_Y11_N19
\u_Datapath|u_Data_Memory|w_Memory~1683\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux53~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9723_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1683_q\);

-- Location: LCCOMB_X12_Y11_N18
\u_Datapath|u_Data_Memory|w_Memory~8758\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8758_combout\ = (\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8757_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1683_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8757_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1651_q\)))) # (!\u_Datapath|u_ALU|Add0~93_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8757_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1651_q\,
	datab => \u_Datapath|u_ALU|Add0~93_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1683_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8757_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8758_combout\);

-- Location: LCCOMB_X21_Y17_N0
\u_Datapath|u_Data_Memory|w_Memory~8759\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8759_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_ALU|Add0~97_combout\) # ((\u_Datapath|u_Data_Memory|w_Memory~8756_combout\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & 
-- (!\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8758_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~95_combout\,
	datab => \u_Datapath|u_ALU|Add0~97_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~8756_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8758_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8759_combout\);

-- Location: FF_X24_Y14_N29
\u_Datapath|u_Data_Memory|w_Memory~2003\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~2003feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9724_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~2003_q\);

-- Location: FF_X25_Y18_N21
\u_Datapath|u_Data_Memory|w_Memory~2035\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~2035feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9725_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~2035_q\);

-- Location: FF_X25_Y17_N5
\u_Datapath|u_Data_Memory|w_Memory~1971\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1971feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9726_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1971_q\);

-- Location: LCCOMB_X25_Y14_N26
\u_Datapath|u_Data_Memory|w_Memory~8760\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8760_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & (((\u_Datapath|u_ALU|Add0~93_combout\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_ALU|Add0~93_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~2035_q\))) # (!\u_Datapath|u_ALU|Add0~93_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~1971_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1971_q\,
	datac => \u_Datapath|u_ALU|Add0~93_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~2035_q\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8760_combout\);

-- Location: FF_X24_Y14_N23
\u_Datapath|u_Data_Memory|w_Memory~2067\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux53~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9727_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~2067_q\);

-- Location: LCCOMB_X24_Y14_N22
\u_Datapath|u_Data_Memory|w_Memory~8761\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8761_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8760_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~2067_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8760_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~2003_q\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8760_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~2003_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~2067_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8760_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8761_combout\);

-- Location: LCCOMB_X21_Y17_N6
\u_Datapath|u_Data_Memory|w_Memory~8762\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8762_combout\ = (\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8759_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8761_combout\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8759_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~8754_combout\)))) # (!\u_Datapath|u_ALU|Add0~97_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8759_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~8754_combout\,
	datab => \u_Datapath|u_ALU|Add0~97_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~8761_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8759_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8762_combout\);

-- Location: FF_X20_Y10_N9
\u_Datapath|u_Data_Memory|w_Memory~1236\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Register_File|Mux52~1_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9655_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1236_q\);

-- Location: FF_X15_Y20_N21
\u_Datapath|u_Data_Memory|w_Memory~724\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~724feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9672_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~724_q\);

-- Location: FF_X15_Y15_N5
\u_Datapath|u_Data_Memory|w_Memory~212\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux52~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9699_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~212_q\);

-- Location: LCCOMB_X15_Y15_N4
\u_Datapath|u_Data_Memory|w_Memory~8764\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8764_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & (((\u_Datapath|u_ALU|Add0~99_combout\)))) # (!\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_ALU|Add0~99_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~724_q\)) # (!\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~212_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~724_q\,
	datab => \u_Datapath|u_ALU|Add0~101_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~212_q\,
	datad => \u_Datapath|u_ALU|Add0~99_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8764_combout\);

-- Location: FF_X15_Y15_N7
\u_Datapath|u_Data_Memory|w_Memory~1748\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux52~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9712_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1748_q\);

-- Location: LCCOMB_X15_Y15_N6
\u_Datapath|u_Data_Memory|w_Memory~8765\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8765_combout\ = (\u_Datapath|u_Data_Memory|w_Memory~8764_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~1748_q\) # (!\u_Datapath|u_ALU|Add0~101_combout\)))) # (!\u_Datapath|u_Data_Memory|w_Memory~8764_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1236_q\ & ((\u_Datapath|u_ALU|Add0~101_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1236_q\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~8764_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1748_q\,
	datad => \u_Datapath|u_ALU|Add0~101_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8765_combout\);

-- Location: FF_X17_Y19_N27
\u_Datapath|u_Data_Memory|w_Memory~756\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~756feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9675_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~756_q\);

-- Location: FF_X22_Y21_N9
\u_Datapath|u_Data_Memory|w_Memory~1268\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1268feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9657_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1268_q\);

-- Location: FF_X18_Y19_N9
\u_Datapath|u_Data_Memory|w_Memory~244\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux52~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9700_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~244_q\);

-- Location: LCCOMB_X18_Y19_N8
\u_Datapath|u_Data_Memory|w_Memory~8766\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8766_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_ALU|Add0~101_combout\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_ALU|Add0~101_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1268_q\)) # (!\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~244_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1268_q\,
	datab => \u_Datapath|u_ALU|Add0~99_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~244_q\,
	datad => \u_Datapath|u_ALU|Add0~101_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8766_combout\);

-- Location: FF_X18_Y19_N3
\u_Datapath|u_Data_Memory|w_Memory~1780\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux52~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9713_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1780_q\);

-- Location: LCCOMB_X18_Y19_N2
\u_Datapath|u_Data_Memory|w_Memory~8767\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8767_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8766_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~1780_q\)) # (!\u_Datapath|u_Data_Memory|w_Memory~8766_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~756_q\))))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~8766_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~99_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~8766_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1780_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~756_q\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8767_combout\);

-- Location: FF_X25_Y13_N1
\u_Datapath|u_Data_Memory|w_Memory~692\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~692feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9676_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~692_q\);

-- Location: FF_X26_Y13_N13
\u_Datapath|u_Data_Memory|w_Memory~1204\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1204feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9658_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1204_q\);

-- Location: FF_X26_Y15_N7
\u_Datapath|u_Data_Memory|w_Memory~180\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux52~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9701_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~180_q\);

-- Location: LCCOMB_X26_Y15_N6
\u_Datapath|u_Data_Memory|w_Memory~8768\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8768_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_ALU|Add0~101_combout\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_ALU|Add0~101_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1204_q\)) # (!\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~180_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1204_q\,
	datab => \u_Datapath|u_ALU|Add0~99_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~180_q\,
	datad => \u_Datapath|u_ALU|Add0~101_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8768_combout\);

-- Location: FF_X25_Y13_N3
\u_Datapath|u_Data_Memory|w_Memory~1716\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux52~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9714_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1716_q\);

-- Location: LCCOMB_X25_Y13_N2
\u_Datapath|u_Data_Memory|w_Memory~8769\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8769_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8768_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1716_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8768_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~692_q\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8768_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~99_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~692_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1716_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8768_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8769_combout\);

-- Location: LCCOMB_X19_Y13_N12
\u_Datapath|u_Data_Memory|w_Memory~8770\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8770_combout\ = (\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_ALU|Add0~91_combout\) # ((\u_Datapath|u_Data_Memory|w_Memory~8767_combout\)))) # (!\u_Datapath|u_ALU|Add0~93_combout\ & 
-- (!\u_Datapath|u_ALU|Add0~91_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~8769_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~93_combout\,
	datab => \u_Datapath|u_ALU|Add0~91_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~8769_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8767_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8770_combout\);

-- Location: FF_X14_Y14_N31
\u_Datapath|u_Data_Memory|w_Memory~1300\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux52~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9660_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1300_q\);

-- Location: FF_X14_Y10_N11
\u_Datapath|u_Data_Memory|w_Memory~788\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~788feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9677_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~788_q\);

-- Location: FF_X14_Y15_N5
\u_Datapath|u_Data_Memory|w_Memory~276\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux52~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9702_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~276_q\);

-- Location: LCCOMB_X14_Y15_N4
\u_Datapath|u_Data_Memory|w_Memory~8771\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8771_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & (((\u_Datapath|u_ALU|Add0~99_combout\)))) # (!\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_ALU|Add0~99_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~788_q\)) # (!\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~276_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~788_q\,
	datab => \u_Datapath|u_ALU|Add0~101_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~276_q\,
	datad => \u_Datapath|u_ALU|Add0~99_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8771_combout\);

-- Location: FF_X15_Y11_N29
\u_Datapath|u_Data_Memory|w_Memory~1812\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1812feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9715_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1812_q\);

-- Location: LCCOMB_X14_Y14_N30
\u_Datapath|u_Data_Memory|w_Memory~8772\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8772_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8771_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~1812_q\)) # (!\u_Datapath|u_Data_Memory|w_Memory~8771_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~1300_q\))))) # (!\u_Datapath|u_ALU|Add0~101_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8771_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~101_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1812_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1300_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8771_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8772_combout\);

-- Location: LCCOMB_X19_Y13_N26
\u_Datapath|u_Data_Memory|w_Memory~8773\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8773_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8770_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8772_combout\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8770_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~8765_combout\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8770_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~8765_combout\,
	datab => \u_Datapath|u_ALU|Add0~91_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~8772_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8770_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8773_combout\);

-- Location: FF_X16_Y12_N19
\u_Datapath|u_Data_Memory|w_Memory~852\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux52~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9680_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~852_q\);

-- Location: FF_X14_Y19_N25
\u_Datapath|u_Data_Memory|w_Memory~884\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~884feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9679_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~884_q\);

-- Location: FF_X17_Y17_N3
\u_Datapath|u_Data_Memory|w_Memory~820\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux52~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9682_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~820_q\);

-- Location: LCCOMB_X17_Y17_N2
\u_Datapath|u_Data_Memory|w_Memory~8774\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8774_combout\ = (\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~884_q\) # ((\u_Datapath|u_ALU|Add0~91_combout\)))) # (!\u_Datapath|u_ALU|Add0~93_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~820_q\ & !\u_Datapath|u_ALU|Add0~91_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~884_q\,
	datab => \u_Datapath|u_ALU|Add0~93_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~820_q\,
	datad => \u_Datapath|u_ALU|Add0~91_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8774_combout\);

-- Location: FF_X16_Y12_N13
\u_Datapath|u_Data_Memory|w_Memory~916\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~916feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9683_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~916_q\);

-- Location: LCCOMB_X16_Y12_N18
\u_Datapath|u_Data_Memory|w_Memory~8775\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8775_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8774_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~916_q\)) # (!\u_Datapath|u_Data_Memory|w_Memory~8774_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~852_q\))))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8774_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~916_q\,
	datab => \u_Datapath|u_ALU|Add0~91_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~852_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8774_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8775_combout\);

-- Location: FF_X14_Y12_N21
\u_Datapath|u_Data_Memory|w_Memory~1396\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1396feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9648_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1396_q\);

-- Location: FF_X19_Y10_N27
\u_Datapath|u_Data_Memory|w_Memory~1364\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux52~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9650_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1364_q\);

-- Location: FF_X19_Y10_N21
\u_Datapath|u_Data_Memory|w_Memory~1332\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux52~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9652_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1332_q\);

-- Location: LCCOMB_X19_Y10_N20
\u_Datapath|u_Data_Memory|w_Memory~8776\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8776_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1364_q\) # ((\u_Datapath|u_ALU|Add0~93_combout\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~1332_q\ & !\u_Datapath|u_ALU|Add0~93_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1364_q\,
	datab => \u_Datapath|u_ALU|Add0~91_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1332_q\,
	datad => \u_Datapath|u_ALU|Add0~93_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8776_combout\);

-- Location: FF_X14_Y12_N27
\u_Datapath|u_Data_Memory|w_Memory~1428\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux52~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9653_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1428_q\);

-- Location: LCCOMB_X14_Y12_N26
\u_Datapath|u_Data_Memory|w_Memory~8777\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8777_combout\ = (\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8776_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1428_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8776_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1396_q\)))) # (!\u_Datapath|u_ALU|Add0~93_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8776_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~93_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1396_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1428_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8776_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8777_combout\);

-- Location: FF_X17_Y22_N11
\u_Datapath|u_Data_Memory|w_Memory~372\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~372feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9694_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~372_q\);

-- Location: FF_X13_Y18_N31
\u_Datapath|u_Data_Memory|w_Memory~340\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~340feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9695_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~340_q\);

-- Location: FF_X15_Y17_N5
\u_Datapath|u_Data_Memory|w_Memory~308\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux52~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9696_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~308_q\);

-- Location: LCCOMB_X15_Y17_N4
\u_Datapath|u_Data_Memory|w_Memory~8778\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8778_combout\ = (\u_Datapath|u_ALU|Add0~93_combout\ & (\u_Datapath|u_ALU|Add0~91_combout\)) # (!\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~340_q\))) # 
-- (!\u_Datapath|u_ALU|Add0~91_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~308_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~93_combout\,
	datab => \u_Datapath|u_ALU|Add0~91_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~308_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~340_q\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8778_combout\);

-- Location: FF_X16_Y15_N31
\u_Datapath|u_Data_Memory|w_Memory~404\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux52~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9697_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~404_q\);

-- Location: LCCOMB_X16_Y15_N30
\u_Datapath|u_Data_Memory|w_Memory~8779\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8779_combout\ = (\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8778_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~404_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8778_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~372_q\)))) # (!\u_Datapath|u_ALU|Add0~93_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8778_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~372_q\,
	datab => \u_Datapath|u_ALU|Add0~93_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~404_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8778_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8779_combout\);

-- Location: LCCOMB_X19_Y13_N20
\u_Datapath|u_Data_Memory|w_Memory~8780\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8780_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & (\u_Datapath|u_ALU|Add0~101_combout\)) # (!\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_ALU|Add0~101_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~8777_combout\))) # (!\u_Datapath|u_ALU|Add0~101_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~8779_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~99_combout\,
	datab => \u_Datapath|u_ALU|Add0~101_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~8779_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8777_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8780_combout\);

-- Location: FF_X21_Y21_N13
\u_Datapath|u_Data_Memory|w_Memory~1876\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1876feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9717_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1876_q\);

-- Location: FF_X22_Y13_N21
\u_Datapath|u_Data_Memory|w_Memory~1908\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1908feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9716_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1908_q\);

-- Location: FF_X22_Y13_N23
\u_Datapath|u_Data_Memory|w_Memory~1844\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux52~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9718_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1844_q\);

-- Location: LCCOMB_X22_Y13_N22
\u_Datapath|u_Data_Memory|w_Memory~8781\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8781_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & (((\u_Datapath|u_ALU|Add0~93_combout\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_ALU|Add0~93_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1908_q\)) # (!\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1844_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1908_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1844_q\,
	datad => \u_Datapath|u_ALU|Add0~93_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8781_combout\);

-- Location: FF_X21_Y21_N27
\u_Datapath|u_Data_Memory|w_Memory~1940\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux52~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9719_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1940_q\);

-- Location: LCCOMB_X21_Y21_N26
\u_Datapath|u_Data_Memory|w_Memory~8782\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8782_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8781_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1940_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8781_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1876_q\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8781_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1876_q\,
	datab => \u_Datapath|u_ALU|Add0~91_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1940_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8781_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8782_combout\);

-- Location: LCCOMB_X19_Y13_N10
\u_Datapath|u_Data_Memory|w_Memory~8783\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8783_combout\ = (\u_Datapath|u_Data_Memory|w_Memory~8780_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8782_combout\) # (!\u_Datapath|u_ALU|Add0~99_combout\)))) # (!\u_Datapath|u_Data_Memory|w_Memory~8780_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~8775_combout\ & (\u_Datapath|u_ALU|Add0~99_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~8775_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~8780_combout\,
	datac => \u_Datapath|u_ALU|Add0~99_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8782_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8783_combout\);

-- Location: FF_X17_Y9_N19
\u_Datapath|u_Data_Memory|w_Memory~1140\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1140feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9662_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1140_q\);

-- Location: FF_X18_Y12_N27
\u_Datapath|u_Data_Memory|w_Memory~116\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux52~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9704_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~116_q\);

-- Location: LCCOMB_X18_Y12_N26
\u_Datapath|u_Data_Memory|w_Memory~8784\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8784_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_ALU|Add0~101_combout\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_ALU|Add0~101_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1140_q\)) # (!\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~116_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1140_q\,
	datab => \u_Datapath|u_ALU|Add0~99_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~116_q\,
	datad => \u_Datapath|u_ALU|Add0~101_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8784_combout\);

-- Location: FF_X21_Y9_N21
\u_Datapath|u_Data_Memory|w_Memory~596\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~596feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9687_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~596_q\);

-- Location: FF_X19_Y11_N1
\u_Datapath|u_Data_Memory|w_Memory~564\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~564feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9688_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~564_q\);

-- Location: FF_X24_Y16_N25
\u_Datapath|u_Data_Memory|w_Memory~1076\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1076feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9664_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1076_q\);

-- Location: FF_X19_Y13_N5
\u_Datapath|u_Data_Memory|w_Memory~52\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux52~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9706_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~52_q\);

-- Location: LCCOMB_X19_Y13_N4
\u_Datapath|u_Data_Memory|w_Memory~8788\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8788_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_ALU|Add0~101_combout\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_ALU|Add0~101_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1076_q\)) # (!\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~52_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~99_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1076_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~52_q\,
	datad => \u_Datapath|u_ALU|Add0~101_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8788_combout\);

-- Location: FF_X19_Y13_N31
\u_Datapath|u_Data_Memory|w_Memory~1588\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux52~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9722_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1588_q\);

-- Location: LCCOMB_X19_Y13_N30
\u_Datapath|u_Data_Memory|w_Memory~8789\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8789_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8788_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~1588_q\)) # (!\u_Datapath|u_Data_Memory|w_Memory~8788_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~564_q\))))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~8788_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~99_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~8788_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1588_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~564_q\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8789_combout\);

-- Location: FF_X17_Y21_N15
\u_Datapath|u_Data_Memory|w_Memory~1012\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1012feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9691_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1012_q\);

-- Location: FF_X16_Y10_N9
\u_Datapath|u_Data_Memory|w_Memory~1044\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1044feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9693_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1044_q\);

-- Location: FF_X25_Y20_N25
\u_Datapath|u_Data_Memory|w_Memory~1237\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1237feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9655_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1237_q\);

-- Location: FF_X18_Y17_N23
\u_Datapath|u_Data_Memory|w_Memory~1109\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux51~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9663_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1109_q\);

-- Location: LCCOMB_X18_Y17_N22
\u_Datapath|u_Data_Memory|w_Memory~8806\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8806_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1237_q\) # ((\u_Datapath|u_ALU|Add0~97_combout\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~1109_q\ & !\u_Datapath|u_ALU|Add0~97_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~95_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1237_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1109_q\,
	datad => \u_Datapath|u_ALU|Add0~97_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8806_combout\);

-- Location: FF_X22_Y21_N15
\u_Datapath|u_Data_Memory|w_Memory~1269\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1269feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9657_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1269_q\);

-- Location: FF_X14_Y12_N17
\u_Datapath|u_Data_Memory|w_Memory~1397\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1397feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9648_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1397_q\);

-- Location: FF_X24_Y10_N19
\u_Datapath|u_Data_Memory|w_Memory~1205\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1205feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9658_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1205_q\);

-- Location: FF_X14_Y18_N3
\u_Datapath|u_Data_Memory|w_Memory~1301\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1301feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9660_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1301_q\);

-- Location: FF_X13_Y15_N13
\u_Datapath|u_Data_Memory|w_Memory~1557\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1557feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9669_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1557_q\);

-- Location: FF_X17_Y19_N5
\u_Datapath|u_Data_Memory|w_Memory~757\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux51~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9675_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~757_q\);

-- Location: FF_X14_Y19_N15
\u_Datapath|u_Data_Memory|w_Memory~885\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~885feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9679_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~885_q\);

-- Location: FF_X19_Y19_N21
\u_Datapath|u_Data_Memory|w_Memory~629\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux51~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9685_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~629_q\);

-- Location: LCCOMB_X19_Y19_N20
\u_Datapath|u_Data_Memory|w_Memory~8816\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8816_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & (((\u_Datapath|u_ALU|Add0~97_combout\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_ALU|Add0~97_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~885_q\)) 
-- # (!\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~629_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~95_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~885_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~629_q\,
	datad => \u_Datapath|u_ALU|Add0~97_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8816_combout\);

-- Location: FF_X17_Y21_N1
\u_Datapath|u_Data_Memory|w_Memory~1013\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1013feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9691_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1013_q\);

-- Location: LCCOMB_X17_Y19_N4
\u_Datapath|u_Data_Memory|w_Memory~8817\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8817_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8816_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~1013_q\)) # (!\u_Datapath|u_Data_Memory|w_Memory~8816_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~757_q\))))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8816_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~95_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1013_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~757_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8816_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8817_combout\);

-- Location: FF_X19_Y22_N15
\u_Datapath|u_Data_Memory|w_Memory~853\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~853feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9680_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~853_q\);

-- Location: FF_X16_Y22_N23
\u_Datapath|u_Data_Memory|w_Memory~725\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~725feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9672_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~725_q\);

-- Location: FF_X16_Y12_N27
\u_Datapath|u_Data_Memory|w_Memory~917\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~917feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9683_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~917_q\);

-- Location: FF_X17_Y10_N21
\u_Datapath|u_Data_Memory|w_Memory~789\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~789feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9677_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~789_q\);

-- Location: FF_X12_Y20_N29
\u_Datapath|u_Data_Memory|w_Memory~213\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~213feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9699_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~213_q\);

-- Location: FF_X12_Y18_N13
\u_Datapath|u_Data_Memory|w_Memory~469\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~469feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9708_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~469_q\);

-- Location: FF_X13_Y20_N19
\u_Datapath|u_Data_Memory|w_Memory~181\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~181feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9701_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~181_q\);

-- Location: FF_X11_Y17_N15
\u_Datapath|u_Data_Memory|w_Memory~309\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~309feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9696_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~309_q\);

-- Location: FF_X25_Y11_N3
\u_Datapath|u_Data_Memory|w_Memory~1749\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux51~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9712_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1749_q\);

-- Location: FF_X24_Y13_N29
\u_Datapath|u_Data_Memory|w_Memory~1781\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1781feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9713_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1781_q\);

-- Location: FF_X25_Y13_N13
\u_Datapath|u_Data_Memory|w_Memory~1717\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux51~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9714_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1717_q\);

-- Location: LCCOMB_X25_Y13_N12
\u_Datapath|u_Data_Memory|w_Memory~8837\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8837_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & (((\u_Datapath|u_ALU|Add0~93_combout\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_ALU|Add0~93_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1781_q\)) # (!\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1717_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1781_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1717_q\,
	datad => \u_Datapath|u_ALU|Add0~93_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8837_combout\);

-- Location: FF_X25_Y11_N17
\u_Datapath|u_Data_Memory|w_Memory~1813\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1813feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9715_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1813_q\);

-- Location: LCCOMB_X25_Y11_N2
\u_Datapath|u_Data_Memory|w_Memory~8838\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8838_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8837_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~1813_q\)) # (!\u_Datapath|u_Data_Memory|w_Memory~8837_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~1749_q\))))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8837_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1813_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1749_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8837_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8838_combout\);

-- Location: FF_X13_Y16_N5
\u_Datapath|u_Data_Memory|w_Memory~1909\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1909feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9716_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1909_q\);

-- Location: FF_X13_Y13_N25
\u_Datapath|u_Data_Memory|w_Memory~1877\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1877feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9717_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1877_q\);

-- Location: FF_X22_Y13_N1
\u_Datapath|u_Data_Memory|w_Memory~1845\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux51~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9718_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1845_q\);

-- Location: LCCOMB_X22_Y13_N0
\u_Datapath|u_Data_Memory|w_Memory~8839\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8839_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1877_q\) # ((\u_Datapath|u_ALU|Add0~93_combout\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~1845_q\ & !\u_Datapath|u_ALU|Add0~93_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1877_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1845_q\,
	datad => \u_Datapath|u_ALU|Add0~93_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8839_combout\);

-- Location: FF_X15_Y14_N11
\u_Datapath|u_Data_Memory|w_Memory~1941\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux51~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9719_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1941_q\);

-- Location: LCCOMB_X15_Y14_N10
\u_Datapath|u_Data_Memory|w_Memory~8840\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8840_combout\ = (\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8839_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1941_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8839_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1909_q\)))) # (!\u_Datapath|u_ALU|Add0~93_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8839_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~93_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1909_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1941_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8839_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8840_combout\);

-- Location: FF_X12_Y11_N25
\u_Datapath|u_Data_Memory|w_Memory~1653\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1653feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9720_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1653_q\);

-- Location: FF_X15_Y13_N1
\u_Datapath|u_Data_Memory|w_Memory~1621\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1621feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9721_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1621_q\);

-- Location: FF_X13_Y12_N19
\u_Datapath|u_Data_Memory|w_Memory~1589\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1589feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9722_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1589_q\);

-- Location: LCCOMB_X15_Y14_N16
\u_Datapath|u_Data_Memory|w_Memory~8841\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8841_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1621_q\) # ((\u_Datapath|u_ALU|Add0~93_combout\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~1589_q\ & !\u_Datapath|u_ALU|Add0~93_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1621_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1589_q\,
	datad => \u_Datapath|u_ALU|Add0~93_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8841_combout\);

-- Location: FF_X15_Y14_N19
\u_Datapath|u_Data_Memory|w_Memory~1685\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux51~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9723_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1685_q\);

-- Location: LCCOMB_X15_Y14_N18
\u_Datapath|u_Data_Memory|w_Memory~8842\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8842_combout\ = (\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8841_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1685_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8841_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1653_q\)))) # (!\u_Datapath|u_ALU|Add0~93_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8841_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~93_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1653_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1685_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8841_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8842_combout\);

-- Location: LCCOMB_X15_Y14_N8
\u_Datapath|u_Data_Memory|w_Memory~8843\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8843_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & (((\u_Datapath|u_ALU|Add0~97_combout\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_ALU|Add0~97_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~8840_combout\)) # (!\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8842_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~8840_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~8842_combout\,
	datac => \u_Datapath|u_ALU|Add0~95_combout\,
	datad => \u_Datapath|u_ALU|Add0~97_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8843_combout\);

-- Location: FF_X24_Y14_N17
\u_Datapath|u_Data_Memory|w_Memory~2005\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~2005feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9724_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~2005_q\);

-- Location: FF_X26_Y17_N19
\u_Datapath|u_Data_Memory|w_Memory~2037\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~2037feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9725_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~2037_q\);

-- Location: FF_X25_Y17_N3
\u_Datapath|u_Data_Memory|w_Memory~1973\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux51~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9726_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1973_q\);

-- Location: LCCOMB_X25_Y17_N2
\u_Datapath|u_Data_Memory|w_Memory~8844\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8844_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & (((\u_Datapath|u_ALU|Add0~93_combout\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_ALU|Add0~93_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~2037_q\)) # (!\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1973_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~2037_q\,
	datab => \u_Datapath|u_ALU|Add0~91_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1973_q\,
	datad => \u_Datapath|u_ALU|Add0~93_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8844_combout\);

-- Location: FF_X24_Y14_N11
\u_Datapath|u_Data_Memory|w_Memory~2069\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux51~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9727_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~2069_q\);

-- Location: LCCOMB_X24_Y14_N10
\u_Datapath|u_Data_Memory|w_Memory~8845\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8845_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8844_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~2069_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8844_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~2005_q\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8844_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~2005_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~2069_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8844_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8845_combout\);

-- Location: LCCOMB_X16_Y14_N12
\u_Datapath|u_Data_Memory|w_Memory~8846\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8846_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8843_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~8845_combout\)) # (!\u_Datapath|u_Data_Memory|w_Memory~8843_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~8838_combout\))))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8843_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~95_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~8845_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~8838_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8843_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8846_combout\);

-- Location: FF_X27_Y15_N25
\u_Datapath|u_Data_Memory|w_Memory~1398\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1398feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9648_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1398_q\);

-- Location: FF_X24_Y12_N31
\u_Datapath|u_Data_Memory|w_Memory~1366\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1366feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9650_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1366_q\);

-- Location: FF_X25_Y12_N1
\u_Datapath|u_Data_Memory|w_Memory~1334\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux50~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9652_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1334_q\);

-- Location: LCCOMB_X25_Y12_N0
\u_Datapath|u_Data_Memory|w_Memory~8848\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8848_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1366_q\) # ((\u_Datapath|u_ALU|Add0~93_combout\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~1334_q\ & !\u_Datapath|u_ALU|Add0~93_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1366_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1334_q\,
	datad => \u_Datapath|u_ALU|Add0~93_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8848_combout\);

-- Location: FF_X25_Y12_N7
\u_Datapath|u_Data_Memory|w_Memory~1430\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux50~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9653_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1430_q\);

-- Location: LCCOMB_X25_Y12_N6
\u_Datapath|u_Data_Memory|w_Memory~8849\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8849_combout\ = (\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8848_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1430_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8848_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1398_q\)))) # (!\u_Datapath|u_ALU|Add0~93_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8848_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~93_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1398_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1430_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8848_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8849_combout\);

-- Location: FF_X21_Y9_N15
\u_Datapath|u_Data_Memory|w_Memory~854\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~854feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9680_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~854_q\);

-- Location: FF_X14_Y19_N17
\u_Datapath|u_Data_Memory|w_Memory~886\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~886feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9679_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~886_q\);

-- Location: FF_X17_Y11_N11
\u_Datapath|u_Data_Memory|w_Memory~822\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux50~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9682_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~822_q\);

-- Location: LCCOMB_X17_Y11_N10
\u_Datapath|u_Data_Memory|w_Memory~8850\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8850_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & (((\u_Datapath|u_ALU|Add0~93_combout\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_ALU|Add0~93_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~886_q\)) 
-- # (!\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~822_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~886_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~822_q\,
	datad => \u_Datapath|u_ALU|Add0~93_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8850_combout\);

-- Location: FF_X17_Y11_N29
\u_Datapath|u_Data_Memory|w_Memory~918\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux50~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9683_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~918_q\);

-- Location: LCCOMB_X17_Y11_N28
\u_Datapath|u_Data_Memory|w_Memory~8851\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8851_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8850_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~918_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8850_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~854_q\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8850_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~854_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~918_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8850_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8851_combout\);

-- Location: FF_X17_Y22_N31
\u_Datapath|u_Data_Memory|w_Memory~374\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~374feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9694_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~374_q\);

-- Location: FF_X15_Y21_N17
\u_Datapath|u_Data_Memory|w_Memory~342\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~342feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9695_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~342_q\);

-- Location: FF_X15_Y17_N3
\u_Datapath|u_Data_Memory|w_Memory~310\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux50~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9696_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~310_q\);

-- Location: LCCOMB_X15_Y17_N2
\u_Datapath|u_Data_Memory|w_Memory~8852\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8852_combout\ = (\u_Datapath|u_ALU|Add0~93_combout\ & (\u_Datapath|u_ALU|Add0~91_combout\)) # (!\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~342_q\))) # 
-- (!\u_Datapath|u_ALU|Add0~91_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~310_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~93_combout\,
	datab => \u_Datapath|u_ALU|Add0~91_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~310_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~342_q\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8852_combout\);

-- Location: FF_X15_Y17_N13
\u_Datapath|u_Data_Memory|w_Memory~406\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux50~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9697_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~406_q\);

-- Location: LCCOMB_X15_Y17_N12
\u_Datapath|u_Data_Memory|w_Memory~8853\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8853_combout\ = (\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8852_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~406_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8852_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~374_q\)))) # (!\u_Datapath|u_ALU|Add0~93_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8852_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~93_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~374_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~406_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8852_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8853_combout\);

-- Location: LCCOMB_X21_Y13_N8
\u_Datapath|u_Data_Memory|w_Memory~8854\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8854_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & (((\u_Datapath|u_ALU|Add0~99_combout\)))) # (!\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_ALU|Add0~99_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~8851_combout\)) # (!\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8853_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~101_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~8851_combout\,
	datac => \u_Datapath|u_ALU|Add0~99_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8853_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8854_combout\);

-- Location: FF_X21_Y21_N25
\u_Datapath|u_Data_Memory|w_Memory~1878\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux50~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9717_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1878_q\);

-- Location: FF_X22_Y13_N19
\u_Datapath|u_Data_Memory|w_Memory~1910\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1910feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9716_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1910_q\);

-- Location: FF_X22_Y13_N5
\u_Datapath|u_Data_Memory|w_Memory~1846\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux50~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9718_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1846_q\);

-- Location: LCCOMB_X22_Y13_N4
\u_Datapath|u_Data_Memory|w_Memory~8855\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8855_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & (((\u_Datapath|u_ALU|Add0~93_combout\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_ALU|Add0~93_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1910_q\)) # (!\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1846_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1910_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1846_q\,
	datad => \u_Datapath|u_ALU|Add0~93_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8855_combout\);

-- Location: FF_X21_Y21_N23
\u_Datapath|u_Data_Memory|w_Memory~1942\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1942feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9719_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1942_q\);

-- Location: LCCOMB_X21_Y21_N24
\u_Datapath|u_Data_Memory|w_Memory~8856\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8856_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8855_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~1942_q\)) # (!\u_Datapath|u_Data_Memory|w_Memory~8855_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~1878_q\))))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8855_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1942_q\,
	datab => \u_Datapath|u_ALU|Add0~91_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1878_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8855_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8856_combout\);

-- Location: LCCOMB_X21_Y13_N22
\u_Datapath|u_Data_Memory|w_Memory~8857\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8857_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8854_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8856_combout\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8854_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~8849_combout\)))) # (!\u_Datapath|u_ALU|Add0~101_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~8854_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~101_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~8854_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~8849_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8856_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8857_combout\);

-- Location: FF_X15_Y20_N31
\u_Datapath|u_Data_Memory|w_Memory~726\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~726feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9672_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~726_q\);

-- Location: FF_X14_Y17_N31
\u_Datapath|u_Data_Memory|w_Memory~1238\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1238feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9655_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1238_q\);

-- Location: FF_X15_Y15_N9
\u_Datapath|u_Data_Memory|w_Memory~214\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~214feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9699_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~214_q\);

-- Location: LCCOMB_X18_Y15_N8
\u_Datapath|u_Data_Memory|w_Memory~8858\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8858_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~1238_q\) # (\u_Datapath|u_ALU|Add0~99_combout\)))) # (!\u_Datapath|u_ALU|Add0~101_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~214_q\ & ((!\u_Datapath|u_ALU|Add0~99_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~214_q\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1238_q\,
	datac => \u_Datapath|u_ALU|Add0~101_combout\,
	datad => \u_Datapath|u_ALU|Add0~99_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8858_combout\);

-- Location: FF_X15_Y15_N11
\u_Datapath|u_Data_Memory|w_Memory~1750\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1750feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9712_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1750_q\);

-- Location: LCCOMB_X18_Y15_N26
\u_Datapath|u_Data_Memory|w_Memory~8859\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8859_combout\ = (\u_Datapath|u_Data_Memory|w_Memory~8858_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~1750_q\) # (!\u_Datapath|u_ALU|Add0~99_combout\)))) # (!\u_Datapath|u_Data_Memory|w_Memory~8858_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~726_q\ & ((\u_Datapath|u_ALU|Add0~99_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~726_q\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~8858_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1750_q\,
	datad => \u_Datapath|u_ALU|Add0~99_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8859_combout\);

-- Location: FF_X21_Y16_N25
\u_Datapath|u_Data_Memory|w_Memory~1270\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1270feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9657_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1270_q\);

-- Location: FF_X17_Y19_N3
\u_Datapath|u_Data_Memory|w_Memory~758\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~758feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9675_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~758_q\);

-- Location: FF_X26_Y15_N13
\u_Datapath|u_Data_Memory|w_Memory~694\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~694feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9676_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~694_q\);

-- Location: FF_X19_Y19_N23
\u_Datapath|u_Data_Memory|w_Memory~630\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~630feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9685_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~630_q\);

-- Location: FF_X21_Y9_N13
\u_Datapath|u_Data_Memory|w_Memory~598\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~598feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9687_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~598_q\);

-- Location: FF_X16_Y9_N23
\u_Datapath|u_Data_Memory|w_Memory~1110\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1110feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9663_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1110_q\);

-- Location: FF_X18_Y9_N13
\u_Datapath|u_Data_Memory|w_Memory~662\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~662feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9689_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~662_q\);

-- Location: FF_X22_Y11_N13
\u_Datapath|u_Data_Memory|w_Memory~1174\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1174feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9665_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1174_q\);

-- Location: FF_X20_Y11_N5
\u_Datapath|u_Data_Memory|w_Memory~150\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux50~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9707_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~150_q\);

-- Location: LCCOMB_X20_Y11_N4
\u_Datapath|u_Data_Memory|w_Memory~8875\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8875_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1174_q\) # ((\u_Datapath|u_ALU|Add0~99_combout\)))) # (!\u_Datapath|u_ALU|Add0~101_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~150_q\ & !\u_Datapath|u_ALU|Add0~99_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~101_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1174_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~150_q\,
	datad => \u_Datapath|u_ALU|Add0~99_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8875_combout\);

-- Location: FF_X20_Y11_N3
\u_Datapath|u_Data_Memory|w_Memory~1686\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux50~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9723_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1686_q\);

-- Location: LCCOMB_X20_Y11_N2
\u_Datapath|u_Data_Memory|w_Memory~8876\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8876_combout\ = (\u_Datapath|u_Data_Memory|w_Memory~8875_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~1686_q\) # (!\u_Datapath|u_ALU|Add0~99_combout\)))) # (!\u_Datapath|u_Data_Memory|w_Memory~8875_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~662_q\ & ((\u_Datapath|u_ALU|Add0~99_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~662_q\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~8875_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1686_q\,
	datad => \u_Datapath|u_ALU|Add0~99_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8876_combout\);

-- Location: FF_X21_Y20_N9
\u_Datapath|u_Data_Memory|w_Memory~1014\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1014feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9691_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1014_q\);

-- Location: FF_X19_Y21_N19
\u_Datapath|u_Data_Memory|w_Memory~1526\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1526feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9667_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1526_q\);

-- Location: FF_X18_Y21_N19
\u_Datapath|u_Data_Memory|w_Memory~502\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux50~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9709_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~502_q\);

-- Location: LCCOMB_X18_Y21_N18
\u_Datapath|u_Data_Memory|w_Memory~8879\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8879_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_ALU|Add0~101_combout\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_ALU|Add0~101_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1526_q\)) # (!\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~502_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~99_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1526_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~502_q\,
	datad => \u_Datapath|u_ALU|Add0~101_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8879_combout\);

-- Location: FF_X19_Y21_N17
\u_Datapath|u_Data_Memory|w_Memory~2038\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~2038feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9725_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~2038_q\);

-- Location: LCCOMB_X21_Y13_N10
\u_Datapath|u_Data_Memory|w_Memory~8880\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8880_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8879_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~2038_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8879_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1014_q\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8879_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1014_q\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~2038_q\,
	datac => \u_Datapath|u_ALU|Add0~99_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8879_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8880_combout\);

-- Location: FF_X19_Y18_N15
\u_Datapath|u_Data_Memory|w_Memory~950\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~950feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9692_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~950_q\);

-- Location: FF_X25_Y17_N13
\u_Datapath|u_Data_Memory|w_Memory~1462\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1462feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9668_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1462_q\);

-- Location: FF_X23_Y17_N29
\u_Datapath|u_Data_Memory|w_Memory~438\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux50~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9710_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~438_q\);

-- Location: LCCOMB_X23_Y17_N28
\u_Datapath|u_Data_Memory|w_Memory~8883\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8883_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_ALU|Add0~101_combout\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_ALU|Add0~101_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1462_q\)) # (!\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~438_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~99_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1462_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~438_q\,
	datad => \u_Datapath|u_ALU|Add0~101_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8883_combout\);

-- Location: FF_X23_Y17_N15
\u_Datapath|u_Data_Memory|w_Memory~1974\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux50~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9726_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1974_q\);

-- Location: LCCOMB_X23_Y17_N14
\u_Datapath|u_Data_Memory|w_Memory~8884\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8884_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8883_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1974_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8883_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~950_q\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8883_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~99_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~950_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1974_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8883_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8884_combout\);

-- Location: FF_X22_Y10_N21
\u_Datapath|u_Data_Memory|w_Memory~1558\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1558feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9669_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1558_q\);

-- Location: FF_X23_Y13_N13
\u_Datapath|u_Data_Memory|w_Memory~1046\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1046feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9693_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1046_q\);

-- Location: FF_X14_Y19_N13
\u_Datapath|u_Data_Memory|w_Memory~1015\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1015feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9691_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1015_q\);

-- Location: FF_X21_Y9_N3
\u_Datapath|u_Data_Memory|w_Memory~855\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~855feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9680_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~855_q\);

-- Location: FF_X14_Y20_N19
\u_Datapath|u_Data_Memory|w_Memory~823\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~823feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9682_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~823_q\);

-- Location: FF_X22_Y21_N1
\u_Datapath|u_Data_Memory|w_Memory~1271\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1271feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9657_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1271_q\);

-- Location: FF_X19_Y10_N31
\u_Datapath|u_Data_Memory|w_Memory~1335\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1335feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9652_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1335_q\);

-- Location: FF_X26_Y13_N17
\u_Datapath|u_Data_Memory|w_Memory~1207\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1207feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9658_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1207_q\);

-- Location: FF_X14_Y12_N9
\u_Datapath|u_Data_Memory|w_Memory~1431\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1431feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9653_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1431_q\);

-- Location: FF_X13_Y18_N19
\u_Datapath|u_Data_Memory|w_Memory~343\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~343feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9695_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~343_q\);

-- Location: FF_X12_Y18_N11
\u_Datapath|u_Data_Memory|w_Memory~471\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~471feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9708_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~471_q\);

-- Location: FF_X19_Y22_N31
\u_Datapath|u_Data_Memory|w_Memory~247\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~247feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9700_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~247_q\);

-- Location: FF_X15_Y17_N23
\u_Datapath|u_Data_Memory|w_Memory~311\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~311feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9696_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~311_q\);

-- Location: FF_X13_Y16_N23
\u_Datapath|u_Data_Memory|w_Memory~183\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~183feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9701_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~183_q\);

-- Location: FF_X22_Y13_N11
\u_Datapath|u_Data_Memory|w_Memory~1911\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux49~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9716_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1911_q\);

-- Location: FF_X13_Y13_N19
\u_Datapath|u_Data_Memory|w_Memory~1879\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1879feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9717_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1879_q\);

-- Location: FF_X22_Y13_N29
\u_Datapath|u_Data_Memory|w_Memory~1847\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux49~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9718_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1847_q\);

-- Location: LCCOMB_X22_Y13_N28
\u_Datapath|u_Data_Memory|w_Memory~8921\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8921_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1879_q\) # ((\u_Datapath|u_ALU|Add0~93_combout\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~1847_q\ & !\u_Datapath|u_ALU|Add0~93_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1879_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1847_q\,
	datad => \u_Datapath|u_ALU|Add0~93_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8921_combout\);

-- Location: FF_X15_Y14_N31
\u_Datapath|u_Data_Memory|w_Memory~1943\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1943feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9719_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1943_q\);

-- Location: LCCOMB_X22_Y13_N10
\u_Datapath|u_Data_Memory|w_Memory~8922\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8922_combout\ = (\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8921_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~1943_q\)) # (!\u_Datapath|u_Data_Memory|w_Memory~8921_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~1911_q\))))) # (!\u_Datapath|u_ALU|Add0~93_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8921_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~93_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1943_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1911_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8921_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8922_combout\);

-- Location: FF_X23_Y12_N19
\u_Datapath|u_Data_Memory|w_Memory~1751\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1751feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9712_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1751_q\);

-- Location: FF_X24_Y13_N19
\u_Datapath|u_Data_Memory|w_Memory~1783\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1783feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9713_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1783_q\);

-- Location: FF_X21_Y12_N9
\u_Datapath|u_Data_Memory|w_Memory~1719\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1719feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9714_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1719_q\);

-- Location: LCCOMB_X23_Y10_N12
\u_Datapath|u_Data_Memory|w_Memory~8923\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8923_combout\ = (\u_Datapath|u_ALU|Add0~93_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~1783_q\) # (\u_Datapath|u_ALU|Add0~91_combout\)))) # (!\u_Datapath|u_ALU|Add0~93_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1719_q\ & ((!\u_Datapath|u_ALU|Add0~91_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1719_q\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1783_q\,
	datac => \u_Datapath|u_ALU|Add0~93_combout\,
	datad => \u_Datapath|u_ALU|Add0~91_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8923_combout\);

-- Location: FF_X23_Y10_N7
\u_Datapath|u_Data_Memory|w_Memory~1815\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux49~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9715_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1815_q\);

-- Location: LCCOMB_X23_Y10_N6
\u_Datapath|u_Data_Memory|w_Memory~8924\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8924_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8923_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1815_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8923_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1751_q\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8923_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1751_q\,
	datab => \u_Datapath|u_ALU|Add0~91_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1815_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8923_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8924_combout\);

-- Location: FF_X12_Y11_N27
\u_Datapath|u_Data_Memory|w_Memory~1655\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1655feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9720_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1655_q\);

-- Location: FF_X15_Y13_N27
\u_Datapath|u_Data_Memory|w_Memory~1623\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1623feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9721_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1623_q\);

-- Location: FF_X23_Y14_N27
\u_Datapath|u_Data_Memory|w_Memory~1591\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux49~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9722_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1591_q\);

-- Location: LCCOMB_X23_Y14_N26
\u_Datapath|u_Data_Memory|w_Memory~8925\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8925_combout\ = (\u_Datapath|u_ALU|Add0~93_combout\ & (((\u_Datapath|u_ALU|Add0~91_combout\)))) # (!\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_ALU|Add0~91_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1623_q\)) # (!\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1591_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1623_q\,
	datab => \u_Datapath|u_ALU|Add0~93_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1591_q\,
	datad => \u_Datapath|u_ALU|Add0~91_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8925_combout\);

-- Location: FF_X15_Y14_N13
\u_Datapath|u_Data_Memory|w_Memory~1687\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux49~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9723_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1687_q\);

-- Location: LCCOMB_X15_Y14_N12
\u_Datapath|u_Data_Memory|w_Memory~8926\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8926_combout\ = (\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8925_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1687_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8925_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1655_q\)))) # (!\u_Datapath|u_ALU|Add0~93_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8925_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~93_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1655_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1687_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8925_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8926_combout\);

-- Location: LCCOMB_X14_Y16_N12
\u_Datapath|u_Data_Memory|w_Memory~8927\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8927_combout\ = (\u_Datapath|u_ALU|Add0~97_combout\ & (((\u_Datapath|u_ALU|Add0~95_combout\)))) # (!\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_ALU|Add0~95_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~8924_combout\)) # (!\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8926_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~8924_combout\,
	datab => \u_Datapath|u_ALU|Add0~97_combout\,
	datac => \u_Datapath|u_ALU|Add0~95_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8926_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8927_combout\);

-- Location: FF_X24_Y14_N15
\u_Datapath|u_Data_Memory|w_Memory~2007\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~2007feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9724_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~2007_q\);

-- Location: FF_X26_Y17_N13
\u_Datapath|u_Data_Memory|w_Memory~2039\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~2039feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9725_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~2039_q\);

-- Location: FF_X23_Y14_N21
\u_Datapath|u_Data_Memory|w_Memory~1975\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux49~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9726_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1975_q\);

-- Location: LCCOMB_X23_Y14_N20
\u_Datapath|u_Data_Memory|w_Memory~8928\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8928_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & (((\u_Datapath|u_ALU|Add0~93_combout\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_ALU|Add0~93_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~2039_q\)) # (!\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1975_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~2039_q\,
	datab => \u_Datapath|u_ALU|Add0~91_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1975_q\,
	datad => \u_Datapath|u_ALU|Add0~93_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8928_combout\);

-- Location: FF_X24_Y14_N25
\u_Datapath|u_Data_Memory|w_Memory~2071\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux49~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9727_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~2071_q\);

-- Location: LCCOMB_X24_Y14_N24
\u_Datapath|u_Data_Memory|w_Memory~8929\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8929_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8928_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~2071_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8928_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~2007_q\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8928_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~2007_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~2071_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8928_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8929_combout\);

-- Location: LCCOMB_X14_Y16_N26
\u_Datapath|u_Data_Memory|w_Memory~8930\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8930_combout\ = (\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8927_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~8929_combout\)) # (!\u_Datapath|u_Data_Memory|w_Memory~8927_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~8922_combout\))))) # (!\u_Datapath|u_ALU|Add0~97_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8927_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~8929_combout\,
	datab => \u_Datapath|u_ALU|Add0~97_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~8922_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8927_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8930_combout\);

-- Location: FF_X26_Y18_N29
\u_Datapath|u_Data_Memory|w_Memory~1240\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1240feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9655_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1240_q\);

-- Location: FF_X15_Y20_N13
\u_Datapath|u_Data_Memory|w_Memory~728\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~728feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9672_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~728_q\);

-- Location: FF_X15_Y18_N25
\u_Datapath|u_Data_Memory|w_Memory~216\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux48~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9699_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~216_q\);

-- Location: LCCOMB_X15_Y18_N24
\u_Datapath|u_Data_Memory|w_Memory~8932\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8932_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & (((\u_Datapath|u_ALU|Add0~99_combout\)))) # (!\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_ALU|Add0~99_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~728_q\)) # (!\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~216_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~101_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~728_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~216_q\,
	datad => \u_Datapath|u_ALU|Add0~99_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8932_combout\);

-- Location: FF_X15_Y18_N7
\u_Datapath|u_Data_Memory|w_Memory~1752\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux48~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9712_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1752_q\);

-- Location: LCCOMB_X15_Y18_N6
\u_Datapath|u_Data_Memory|w_Memory~8933\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8933_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8932_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1752_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8932_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1240_q\)))) # (!\u_Datapath|u_ALU|Add0~101_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8932_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~101_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1240_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1752_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8932_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8933_combout\);

-- Location: FF_X17_Y19_N1
\u_Datapath|u_Data_Memory|w_Memory~760\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~760feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9675_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~760_q\);

-- Location: FF_X22_Y21_N7
\u_Datapath|u_Data_Memory|w_Memory~1272\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1272feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9657_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1272_q\);

-- Location: FF_X25_Y13_N29
\u_Datapath|u_Data_Memory|w_Memory~696\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~696feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9676_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~696_q\);

-- Location: FF_X26_Y13_N31
\u_Datapath|u_Data_Memory|w_Memory~1208\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1208feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9658_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1208_q\);

-- Location: FF_X13_Y11_N17
\u_Datapath|u_Data_Memory|w_Memory~792\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~792feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9677_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~792_q\);

-- Location: FF_X23_Y10_N17
\u_Datapath|u_Data_Memory|w_Memory~1816\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1816feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9715_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1816_q\);

-- Location: FF_X21_Y15_N1
\u_Datapath|u_Data_Memory|w_Memory~888\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux48~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9679_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~888_q\);

-- Location: FF_X26_Y18_N3
\u_Datapath|u_Data_Memory|w_Memory~1400\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1400feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9648_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1400_q\);

-- Location: FF_X25_Y15_N21
\u_Datapath|u_Data_Memory|w_Memory~376\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux48~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9694_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~376_q\);

-- Location: LCCOMB_X25_Y15_N20
\u_Datapath|u_Data_Memory|w_Memory~8942\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8942_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_ALU|Add0~101_combout\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_ALU|Add0~101_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1400_q\)) # (!\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~376_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1400_q\,
	datab => \u_Datapath|u_ALU|Add0~99_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~376_q\,
	datad => \u_Datapath|u_ALU|Add0~101_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8942_combout\);

-- Location: FF_X25_Y15_N15
\u_Datapath|u_Data_Memory|w_Memory~1912\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1912feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9716_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1912_q\);

-- Location: LCCOMB_X21_Y15_N0
\u_Datapath|u_Data_Memory|w_Memory~8943\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8943_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8942_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~1912_q\)) # (!\u_Datapath|u_Data_Memory|w_Memory~8942_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~888_q\))))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8942_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1912_q\,
	datab => \u_Datapath|u_ALU|Add0~99_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~888_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8942_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8943_combout\);

-- Location: FF_X19_Y10_N5
\u_Datapath|u_Data_Memory|w_Memory~1368\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1368feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9650_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1368_q\);

-- Location: FF_X20_Y18_N9
\u_Datapath|u_Data_Memory|w_Memory~856\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux48~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9680_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~856_q\);

-- Location: FF_X17_Y11_N23
\u_Datapath|u_Data_Memory|w_Memory~824\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~824feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9682_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~824_q\);

-- Location: FF_X24_Y20_N11
\u_Datapath|u_Data_Memory|w_Memory~1336\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1336feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9652_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1336_q\);

-- Location: FF_X15_Y10_N7
\u_Datapath|u_Data_Memory|w_Memory~920\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~920feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9683_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~920_q\);

-- Location: FF_X18_Y12_N25
\u_Datapath|u_Data_Memory|w_Memory~632\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux48~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9685_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~632_q\);

-- Location: FF_X17_Y13_N31
\u_Datapath|u_Data_Memory|w_Memory~1144\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1144feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9662_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1144_q\);

-- Location: FF_X18_Y12_N7
\u_Datapath|u_Data_Memory|w_Memory~120\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux48~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9704_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~120_q\);

-- Location: LCCOMB_X18_Y12_N6
\u_Datapath|u_Data_Memory|w_Memory~8952\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8952_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_ALU|Add0~101_combout\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_ALU|Add0~101_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1144_q\)) # (!\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~120_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1144_q\,
	datab => \u_Datapath|u_ALU|Add0~99_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~120_q\,
	datad => \u_Datapath|u_ALU|Add0~101_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8952_combout\);

-- Location: FF_X18_Y11_N3
\u_Datapath|u_Data_Memory|w_Memory~1656\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1656feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9720_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1656_q\);

-- Location: LCCOMB_X18_Y12_N24
\u_Datapath|u_Data_Memory|w_Memory~8953\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8953_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8952_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~1656_q\)) # (!\u_Datapath|u_Data_Memory|w_Memory~8952_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~632_q\))))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8952_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1656_q\,
	datab => \u_Datapath|u_ALU|Add0~99_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~632_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8952_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8953_combout\);

-- Location: FF_X18_Y9_N31
\u_Datapath|u_Data_Memory|w_Memory~600\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~600feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9687_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~600_q\);

-- Location: FF_X22_Y9_N13
\u_Datapath|u_Data_Memory|w_Memory~568\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~568feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9688_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~568_q\);

-- Location: FF_X12_Y12_N3
\u_Datapath|u_Data_Memory|w_Memory~1016\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1016feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9691_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1016_q\);

-- Location: FF_X26_Y16_N3
\u_Datapath|u_Data_Memory|w_Memory~984\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~984feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9690_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~984_q\);

-- Location: FF_X25_Y16_N23
\u_Datapath|u_Data_Memory|w_Memory~952\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux48~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9692_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~952_q\);

-- Location: LCCOMB_X25_Y16_N22
\u_Datapath|u_Data_Memory|w_Memory~8963\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8963_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~984_q\) # ((\u_Datapath|u_ALU|Add0~93_combout\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~952_q\ & !\u_Datapath|u_ALU|Add0~93_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~984_q\,
	datab => \u_Datapath|u_ALU|Add0~91_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~952_q\,
	datad => \u_Datapath|u_ALU|Add0~93_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8963_combout\);

-- Location: FF_X12_Y12_N13
\u_Datapath|u_Data_Memory|w_Memory~1048\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1048feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9693_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1048_q\);

-- Location: LCCOMB_X22_Y12_N14
\u_Datapath|u_Data_Memory|w_Memory~8964\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8964_combout\ = (\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8963_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~1048_q\)) # (!\u_Datapath|u_Data_Memory|w_Memory~8963_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~1016_q\))))) # (!\u_Datapath|u_ALU|Add0~93_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8963_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1048_q\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1016_q\,
	datac => \u_Datapath|u_ALU|Add0~93_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8963_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8964_combout\);

-- Location: FF_X22_Y20_N7
\u_Datapath|u_Data_Memory|w_Memory~1496\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1496feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9666_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1496_q\);

-- Location: FF_X19_Y21_N31
\u_Datapath|u_Data_Memory|w_Memory~1528\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1528feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9667_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1528_q\);

-- Location: FF_X24_Y20_N17
\u_Datapath|u_Data_Memory|w_Memory~1464\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux48~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9668_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1464_q\);

-- Location: LCCOMB_X24_Y20_N16
\u_Datapath|u_Data_Memory|w_Memory~8965\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8965_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & (((\u_Datapath|u_ALU|Add0~93_combout\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_ALU|Add0~93_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1528_q\)) # (!\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1464_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1528_q\,
	datab => \u_Datapath|u_ALU|Add0~91_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1464_q\,
	datad => \u_Datapath|u_ALU|Add0~93_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8965_combout\);

-- Location: FF_X23_Y20_N19
\u_Datapath|u_Data_Memory|w_Memory~1560\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux48~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9669_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1560_q\);

-- Location: LCCOMB_X23_Y20_N18
\u_Datapath|u_Data_Memory|w_Memory~8966\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8966_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8965_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1560_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8965_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1496_q\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8965_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1496_q\,
	datab => \u_Datapath|u_ALU|Add0~91_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1560_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8965_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8966_combout\);

-- Location: FF_X25_Y19_N15
\u_Datapath|u_Data_Memory|w_Memory~472\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~472feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9708_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~472_q\);

-- Location: FF_X15_Y19_N9
\u_Datapath|u_Data_Memory|w_Memory~504\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~504feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9709_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~504_q\);

-- Location: FF_X16_Y19_N29
\u_Datapath|u_Data_Memory|w_Memory~440\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux48~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9710_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~440_q\);

-- Location: LCCOMB_X16_Y19_N28
\u_Datapath|u_Data_Memory|w_Memory~8967\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8967_combout\ = (\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~504_q\) # ((\u_Datapath|u_ALU|Add0~91_combout\)))) # (!\u_Datapath|u_ALU|Add0~93_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~440_q\ & !\u_Datapath|u_ALU|Add0~91_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~504_q\,
	datab => \u_Datapath|u_ALU|Add0~93_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~440_q\,
	datad => \u_Datapath|u_ALU|Add0~91_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8967_combout\);

-- Location: FF_X16_Y19_N23
\u_Datapath|u_Data_Memory|w_Memory~536\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux48~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9711_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~536_q\);

-- Location: LCCOMB_X16_Y19_N22
\u_Datapath|u_Data_Memory|w_Memory~8968\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8968_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8967_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~536_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8967_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~472_q\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8967_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~472_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~536_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8967_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8968_combout\);

-- Location: LCCOMB_X22_Y12_N20
\u_Datapath|u_Data_Memory|w_Memory~8969\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8969_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & (((\u_Datapath|u_ALU|Add0~99_combout\) # (\u_Datapath|u_Data_Memory|w_Memory~8966_combout\)))) # (!\u_Datapath|u_ALU|Add0~101_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~8968_combout\ & (!\u_Datapath|u_ALU|Add0~99_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~8968_combout\,
	datab => \u_Datapath|u_ALU|Add0~101_combout\,
	datac => \u_Datapath|u_ALU|Add0~99_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8966_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8969_combout\);

-- Location: FF_X25_Y18_N19
\u_Datapath|u_Data_Memory|w_Memory~2040\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~2040feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9725_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~2040_q\);

-- Location: FF_X24_Y14_N3
\u_Datapath|u_Data_Memory|w_Memory~2008\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~2008feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9724_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~2008_q\);

-- Location: FF_X23_Y14_N15
\u_Datapath|u_Data_Memory|w_Memory~1976\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux48~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9726_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1976_q\);

-- Location: LCCOMB_X23_Y14_N14
\u_Datapath|u_Data_Memory|w_Memory~8970\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8970_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~2008_q\) # ((\u_Datapath|u_ALU|Add0~93_combout\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~1976_q\ & !\u_Datapath|u_ALU|Add0~93_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~2008_q\,
	datab => \u_Datapath|u_ALU|Add0~91_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1976_q\,
	datad => \u_Datapath|u_ALU|Add0~93_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8970_combout\);

-- Location: FF_X24_Y14_N13
\u_Datapath|u_Data_Memory|w_Memory~2072\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux48~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9727_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~2072_q\);

-- Location: LCCOMB_X24_Y14_N12
\u_Datapath|u_Data_Memory|w_Memory~8971\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8971_combout\ = (\u_Datapath|u_Data_Memory|w_Memory~8970_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~2072_q\) # (!\u_Datapath|u_ALU|Add0~93_combout\)))) # (!\u_Datapath|u_Data_Memory|w_Memory~8970_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~2040_q\ & ((\u_Datapath|u_ALU|Add0~93_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~8970_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~2040_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~2072_q\,
	datad => \u_Datapath|u_ALU|Add0~93_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8971_combout\);

-- Location: LCCOMB_X22_Y12_N30
\u_Datapath|u_Data_Memory|w_Memory~8972\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8972_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8969_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~8971_combout\)) # (!\u_Datapath|u_Data_Memory|w_Memory~8969_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~8964_combout\))))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8969_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~8971_combout\,
	datab => \u_Datapath|u_ALU|Add0~99_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~8964_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8969_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8972_combout\);

-- Location: FF_X19_Y12_N3
\u_Datapath|u_Data_Memory|w_Memory~1369\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Register_File|Mux47~1_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9650_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1369_q\);

-- Location: FF_X14_Y14_N19
\u_Datapath|u_Data_Memory|w_Memory~1241\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1241feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9655_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1241_q\);

-- Location: FF_X22_Y21_N17
\u_Datapath|u_Data_Memory|w_Memory~1273\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1273feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9657_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1273_q\);

-- Location: FF_X22_Y22_N5
\u_Datapath|u_Data_Memory|w_Memory~1145\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1145feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9662_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1145_q\);

-- Location: FF_X21_Y10_N15
\u_Datapath|u_Data_Memory|w_Memory~1337\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1337feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9652_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1337_q\);

-- Location: FF_X20_Y13_N27
\u_Datapath|u_Data_Memory|w_Memory~1081\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux47~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9664_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1081_q\);

-- Location: LCCOMB_X20_Y13_N26
\u_Datapath|u_Data_Memory|w_Memory~8978\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8978_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & (((\u_Datapath|u_ALU|Add0~97_combout\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_ALU|Add0~97_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1337_q\)) # (!\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1081_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~95_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1337_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1081_q\,
	datad => \u_Datapath|u_ALU|Add0~97_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8978_combout\);

-- Location: FF_X14_Y14_N1
\u_Datapath|u_Data_Memory|w_Memory~1305\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1305feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9660_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1305_q\);

-- Location: FF_X13_Y15_N9
\u_Datapath|u_Data_Memory|w_Memory~1561\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1561feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9669_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1561_q\);

-- Location: FF_X19_Y22_N9
\u_Datapath|u_Data_Memory|w_Memory~857\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~857feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9680_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~857_q\);

-- Location: FF_X15_Y20_N15
\u_Datapath|u_Data_Memory|w_Memory~729\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~729feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9672_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~729_q\);

-- Location: FF_X16_Y12_N21
\u_Datapath|u_Data_Memory|w_Memory~921\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~921feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9683_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~921_q\);

-- Location: FF_X14_Y10_N1
\u_Datapath|u_Data_Memory|w_Memory~793\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~793feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9677_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~793_q\);

-- Location: FF_X16_Y11_N11
\u_Datapath|u_Data_Memory|w_Memory~665\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux47~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9689_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~665_q\);

-- Location: LCCOMB_X16_Y11_N10
\u_Datapath|u_Data_Memory|w_Memory~8991\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8991_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~793_q\) # ((\u_Datapath|u_ALU|Add0~97_combout\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~665_q\ & !\u_Datapath|u_ALU|Add0~97_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~95_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~793_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~665_q\,
	datad => \u_Datapath|u_ALU|Add0~97_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8991_combout\);

-- Location: FF_X16_Y11_N9
\u_Datapath|u_Data_Memory|w_Memory~1049\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux47~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9693_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1049_q\);

-- Location: LCCOMB_X16_Y11_N8
\u_Datapath|u_Data_Memory|w_Memory~8992\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8992_combout\ = (\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8991_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1049_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8991_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~921_q\)))) # (!\u_Datapath|u_ALU|Add0~97_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8991_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~97_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~921_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1049_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8991_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8992_combout\);

-- Location: FF_X12_Y20_N23
\u_Datapath|u_Data_Memory|w_Memory~217\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~217feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9699_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~217_q\);

-- Location: FF_X12_Y18_N3
\u_Datapath|u_Data_Memory|w_Memory~473\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~473feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9708_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~473_q\);

-- Location: FF_X17_Y22_N25
\u_Datapath|u_Data_Memory|w_Memory~377\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~377feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9694_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~377_q\);

-- Location: FF_X17_Y16_N13
\u_Datapath|u_Data_Memory|w_Memory~121\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux47~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9704_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~121_q\);

-- Location: LCCOMB_X17_Y16_N12
\u_Datapath|u_Data_Memory|w_Memory~8996\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8996_combout\ = (\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~377_q\) # ((\u_Datapath|u_ALU|Add0~95_combout\)))) # (!\u_Datapath|u_ALU|Add0~97_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~121_q\ & !\u_Datapath|u_ALU|Add0~95_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~377_q\,
	datab => \u_Datapath|u_ALU|Add0~97_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~121_q\,
	datad => \u_Datapath|u_ALU|Add0~95_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8996_combout\);

-- Location: FF_X13_Y16_N25
\u_Datapath|u_Data_Memory|w_Memory~185\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~185feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9701_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~185_q\);

-- Location: FF_X12_Y19_N23
\u_Datapath|u_Data_Memory|w_Memory~313\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~313feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9696_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~313_q\);

-- Location: FF_X11_Y16_N7
\u_Datapath|u_Data_Memory|w_Memory~409\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~409feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9697_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~409_q\);

-- Location: FF_X11_Y16_N9
\u_Datapath|u_Data_Memory|w_Memory~281\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~281feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9702_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~281_q\);

-- Location: FF_X11_Y15_N13
\u_Datapath|u_Data_Memory|w_Memory~153\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux47~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9707_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~153_q\);

-- Location: LCCOMB_X11_Y15_N12
\u_Datapath|u_Data_Memory|w_Memory~9001\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9001_combout\ = (\u_Datapath|u_ALU|Add0~97_combout\ & (((\u_Datapath|u_ALU|Add0~95_combout\)))) # (!\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_ALU|Add0~95_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~281_q\)) 
-- # (!\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~153_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~281_q\,
	datab => \u_Datapath|u_ALU|Add0~97_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~153_q\,
	datad => \u_Datapath|u_ALU|Add0~95_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9001_combout\);

-- Location: FF_X11_Y15_N27
\u_Datapath|u_Data_Memory|w_Memory~537\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux47~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9711_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~537_q\);

-- Location: LCCOMB_X11_Y15_N26
\u_Datapath|u_Data_Memory|w_Memory~9002\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9002_combout\ = (\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9001_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~537_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9001_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~409_q\)))) # (!\u_Datapath|u_ALU|Add0~97_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9001_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~409_q\,
	datab => \u_Datapath|u_ALU|Add0~97_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~537_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9001_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9002_combout\);

-- Location: FF_X14_Y21_N29
\u_Datapath|u_Data_Memory|w_Memory~1785\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux47~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9713_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1785_q\);

-- Location: FF_X13_Y16_N15
\u_Datapath|u_Data_Memory|w_Memory~1913\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1913feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9716_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1913_q\);

-- Location: FF_X13_Y19_N5
\u_Datapath|u_Data_Memory|w_Memory~1657\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux47~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9720_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1657_q\);

-- Location: LCCOMB_X13_Y19_N4
\u_Datapath|u_Data_Memory|w_Memory~9005\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9005_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & (((\u_Datapath|u_ALU|Add0~97_combout\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_ALU|Add0~97_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1913_q\)) # (!\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1657_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1913_q\,
	datab => \u_Datapath|u_ALU|Add0~95_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1657_q\,
	datad => \u_Datapath|u_ALU|Add0~97_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9005_combout\);

-- Location: FF_X16_Y21_N13
\u_Datapath|u_Data_Memory|w_Memory~2041\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~2041feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9725_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~2041_q\);

-- Location: LCCOMB_X14_Y21_N28
\u_Datapath|u_Data_Memory|w_Memory~9006\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9006_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9005_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~2041_q\)) # (!\u_Datapath|u_Data_Memory|w_Memory~9005_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~1785_q\))))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9005_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~95_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~2041_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1785_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9005_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9006_combout\);

-- Location: FF_X13_Y13_N21
\u_Datapath|u_Data_Memory|w_Memory~1881\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1881feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9717_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1881_q\);

-- Location: FF_X23_Y12_N17
\u_Datapath|u_Data_Memory|w_Memory~1753\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1753feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9712_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1753_q\);

-- Location: FF_X15_Y13_N21
\u_Datapath|u_Data_Memory|w_Memory~1625\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux47~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9721_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1625_q\);

-- Location: LCCOMB_X15_Y13_N20
\u_Datapath|u_Data_Memory|w_Memory~9007\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9007_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1753_q\) # ((\u_Datapath|u_ALU|Add0~97_combout\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~1625_q\ & !\u_Datapath|u_ALU|Add0~97_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1753_q\,
	datab => \u_Datapath|u_ALU|Add0~95_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1625_q\,
	datad => \u_Datapath|u_ALU|Add0~97_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9007_combout\);

-- Location: FF_X15_Y13_N11
\u_Datapath|u_Data_Memory|w_Memory~2009\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux47~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9724_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~2009_q\);

-- Location: LCCOMB_X15_Y13_N10
\u_Datapath|u_Data_Memory|w_Memory~9008\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9008_combout\ = (\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9007_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~2009_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9007_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1881_q\)))) # (!\u_Datapath|u_ALU|Add0~97_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9007_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1881_q\,
	datab => \u_Datapath|u_ALU|Add0~97_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~2009_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9007_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9008_combout\);

-- Location: FF_X24_Y11_N9
\u_Datapath|u_Data_Memory|w_Memory~1721\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1721feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9714_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1721_q\);

-- Location: FF_X22_Y13_N15
\u_Datapath|u_Data_Memory|w_Memory~1849\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1849feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9718_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1849_q\);

-- Location: FF_X23_Y14_N25
\u_Datapath|u_Data_Memory|w_Memory~1593\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux47~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9722_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1593_q\);

-- Location: LCCOMB_X23_Y14_N24
\u_Datapath|u_Data_Memory|w_Memory~9009\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9009_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & (((\u_Datapath|u_ALU|Add0~97_combout\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_ALU|Add0~97_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1849_q\)) # (!\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1593_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~95_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1849_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1593_q\,
	datad => \u_Datapath|u_ALU|Add0~97_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9009_combout\);

-- Location: FF_X23_Y14_N11
\u_Datapath|u_Data_Memory|w_Memory~1977\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux47~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9726_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1977_q\);

-- Location: LCCOMB_X23_Y14_N10
\u_Datapath|u_Data_Memory|w_Memory~9010\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9010_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9009_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1977_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9009_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1721_q\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9009_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~95_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1721_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1977_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9009_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9010_combout\);

-- Location: LCCOMB_X19_Y16_N4
\u_Datapath|u_Data_Memory|w_Memory~9011\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9011_combout\ = (\u_Datapath|u_ALU|Add0~93_combout\ & (\u_Datapath|u_ALU|Add0~91_combout\)) # (!\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_ALU|Add0~91_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~9008_combout\))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~9010_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~93_combout\,
	datab => \u_Datapath|u_ALU|Add0~91_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9010_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9008_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9011_combout\);

-- Location: FF_X15_Y14_N23
\u_Datapath|u_Data_Memory|w_Memory~1945\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1945feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9719_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1945_q\);

-- Location: FF_X24_Y11_N31
\u_Datapath|u_Data_Memory|w_Memory~1817\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1817feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9715_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1817_q\);

-- Location: FF_X15_Y14_N5
\u_Datapath|u_Data_Memory|w_Memory~1689\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux47~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9723_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1689_q\);

-- Location: LCCOMB_X15_Y14_N4
\u_Datapath|u_Data_Memory|w_Memory~9012\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9012_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_ALU|Add0~97_combout\) # ((\u_Datapath|u_Data_Memory|w_Memory~1817_q\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & (!\u_Datapath|u_ALU|Add0~97_combout\ 
-- & (\u_Datapath|u_Data_Memory|w_Memory~1689_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~95_combout\,
	datab => \u_Datapath|u_ALU|Add0~97_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1689_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~1817_q\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9012_combout\);

-- Location: FF_X24_Y14_N27
\u_Datapath|u_Data_Memory|w_Memory~2073\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux47~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9727_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~2073_q\);

-- Location: LCCOMB_X24_Y14_N26
\u_Datapath|u_Data_Memory|w_Memory~9013\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9013_combout\ = (\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9012_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~2073_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9012_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1945_q\)))) # (!\u_Datapath|u_ALU|Add0~97_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9012_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~97_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1945_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~2073_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9012_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9013_combout\);

-- Location: LCCOMB_X19_Y16_N30
\u_Datapath|u_Data_Memory|w_Memory~9014\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9014_combout\ = (\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9011_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~9013_combout\)) # (!\u_Datapath|u_Data_Memory|w_Memory~9011_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~9006_combout\))))) # (!\u_Datapath|u_ALU|Add0~93_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9011_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~93_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~9013_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9011_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9006_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9014_combout\);

-- Location: FF_X19_Y12_N17
\u_Datapath|u_Data_Memory|w_Memory~1370\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Register_File|Mux46~1_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9650_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1370_q\);

-- Location: FF_X26_Y14_N31
\u_Datapath|u_Data_Memory|w_Memory~1402\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1402feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9648_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1402_q\);

-- Location: FF_X25_Y12_N21
\u_Datapath|u_Data_Memory|w_Memory~1338\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux46~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9652_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1338_q\);

-- Location: LCCOMB_X25_Y12_N20
\u_Datapath|u_Data_Memory|w_Memory~9016\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9016_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & (((\u_Datapath|u_ALU|Add0~93_combout\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_ALU|Add0~93_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1402_q\)) # (!\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1338_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1402_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1338_q\,
	datad => \u_Datapath|u_ALU|Add0~93_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9016_combout\);

-- Location: FF_X25_Y12_N23
\u_Datapath|u_Data_Memory|w_Memory~1434\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux46~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9653_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1434_q\);

-- Location: LCCOMB_X25_Y12_N22
\u_Datapath|u_Data_Memory|w_Memory~9017\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9017_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9016_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1434_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9016_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1370_q\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9016_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1370_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1434_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9016_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9017_combout\);

-- Location: FF_X21_Y15_N19
\u_Datapath|u_Data_Memory|w_Memory~890\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~890feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9679_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~890_q\);

-- Location: FF_X21_Y9_N29
\u_Datapath|u_Data_Memory|w_Memory~858\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~858feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9680_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~858_q\);

-- Location: FF_X17_Y11_N25
\u_Datapath|u_Data_Memory|w_Memory~826\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux46~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9682_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~826_q\);

-- Location: LCCOMB_X17_Y11_N24
\u_Datapath|u_Data_Memory|w_Memory~9018\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9018_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~858_q\) # ((\u_Datapath|u_ALU|Add0~93_combout\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~826_q\ & !\u_Datapath|u_ALU|Add0~93_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~858_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~826_q\,
	datad => \u_Datapath|u_ALU|Add0~93_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9018_combout\);

-- Location: FF_X21_Y15_N5
\u_Datapath|u_Data_Memory|w_Memory~922\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux46~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9683_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~922_q\);

-- Location: LCCOMB_X21_Y15_N4
\u_Datapath|u_Data_Memory|w_Memory~9019\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9019_combout\ = (\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9018_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~922_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9018_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~890_q\)))) # (!\u_Datapath|u_ALU|Add0~93_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9018_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~93_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~890_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~922_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9018_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9019_combout\);

-- Location: FF_X15_Y21_N11
\u_Datapath|u_Data_Memory|w_Memory~346\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~346feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9695_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~346_q\);

-- Location: FF_X15_Y19_N7
\u_Datapath|u_Data_Memory|w_Memory~378\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~378feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9694_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~378_q\);

-- Location: FF_X15_Y17_N17
\u_Datapath|u_Data_Memory|w_Memory~314\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux46~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9696_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~314_q\);

-- Location: LCCOMB_X15_Y17_N16
\u_Datapath|u_Data_Memory|w_Memory~9020\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9020_combout\ = (\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_ALU|Add0~91_combout\) # ((\u_Datapath|u_Data_Memory|w_Memory~378_q\)))) # (!\u_Datapath|u_ALU|Add0~93_combout\ & (!\u_Datapath|u_ALU|Add0~91_combout\ 
-- & (\u_Datapath|u_Data_Memory|w_Memory~314_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~93_combout\,
	datab => \u_Datapath|u_ALU|Add0~91_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~314_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~378_q\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9020_combout\);

-- Location: FF_X15_Y17_N15
\u_Datapath|u_Data_Memory|w_Memory~410\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux46~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9697_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~410_q\);

-- Location: LCCOMB_X15_Y17_N14
\u_Datapath|u_Data_Memory|w_Memory~9021\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9021_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9020_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~410_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9020_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~346_q\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9020_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~346_q\,
	datab => \u_Datapath|u_ALU|Add0~91_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~410_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9020_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9021_combout\);

-- Location: LCCOMB_X18_Y15_N16
\u_Datapath|u_Data_Memory|w_Memory~9022\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9022_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_ALU|Add0~101_combout\) # ((\u_Datapath|u_Data_Memory|w_Memory~9019_combout\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & 
-- (!\u_Datapath|u_ALU|Add0~101_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~9021_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~99_combout\,
	datab => \u_Datapath|u_ALU|Add0~101_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9021_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9019_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9022_combout\);

-- Location: FF_X22_Y13_N9
\u_Datapath|u_Data_Memory|w_Memory~1914\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux46~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9716_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1914_q\);

-- Location: FF_X13_Y13_N11
\u_Datapath|u_Data_Memory|w_Memory~1882\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1882feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9717_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1882_q\);

-- Location: FF_X22_Y13_N27
\u_Datapath|u_Data_Memory|w_Memory~1850\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux46~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9718_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1850_q\);

-- Location: LCCOMB_X22_Y13_N26
\u_Datapath|u_Data_Memory|w_Memory~9023\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9023_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1882_q\) # ((\u_Datapath|u_ALU|Add0~93_combout\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~1850_q\ & !\u_Datapath|u_ALU|Add0~93_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1882_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1850_q\,
	datad => \u_Datapath|u_ALU|Add0~93_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9023_combout\);

-- Location: FF_X25_Y21_N9
\u_Datapath|u_Data_Memory|w_Memory~1946\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1946feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9719_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1946_q\);

-- Location: LCCOMB_X22_Y13_N8
\u_Datapath|u_Data_Memory|w_Memory~9024\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9024_combout\ = (\u_Datapath|u_Data_Memory|w_Memory~9023_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1946_q\) # ((!\u_Datapath|u_ALU|Add0~93_combout\)))) # (!\u_Datapath|u_Data_Memory|w_Memory~9023_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~1914_q\ & \u_Datapath|u_ALU|Add0~93_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~9023_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1946_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1914_q\,
	datad => \u_Datapath|u_ALU|Add0~93_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9024_combout\);

-- Location: LCCOMB_X18_Y15_N18
\u_Datapath|u_Data_Memory|w_Memory~9025\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9025_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9022_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~9024_combout\)) # (!\u_Datapath|u_Data_Memory|w_Memory~9022_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~9017_combout\))))) # (!\u_Datapath|u_ALU|Add0~101_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9022_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~9024_combout\,
	datab => \u_Datapath|u_ALU|Add0~101_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9017_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9022_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9025_combout\);

-- Location: FF_X23_Y11_N21
\u_Datapath|u_Data_Memory|w_Memory~1786\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1786feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9713_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1786_q\);

-- Location: FF_X14_Y18_N15
\u_Datapath|u_Data_Memory|w_Memory~1242\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1242feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9655_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1242_q\);

-- Location: FF_X25_Y13_N11
\u_Datapath|u_Data_Memory|w_Memory~1722\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1722feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9714_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1722_q\);

-- Location: FF_X14_Y14_N3
\u_Datapath|u_Data_Memory|w_Memory~1306\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1306feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9660_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1306_q\);

-- Location: FF_X20_Y9_N31
\u_Datapath|u_Data_Memory|w_Memory~1626\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1626feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9721_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1626_q\);

-- Location: FF_X17_Y9_N17
\u_Datapath|u_Data_Memory|w_Memory~1146\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1146feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9662_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1146_q\);

-- Location: FF_X13_Y19_N19
\u_Datapath|u_Data_Memory|w_Memory~1658\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1658feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9720_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1658_q\);

-- Location: FF_X24_Y18_N27
\u_Datapath|u_Data_Memory|w_Memory~2010\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~2010feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9724_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~2010_q\);

-- Location: FF_X19_Y21_N9
\u_Datapath|u_Data_Memory|w_Memory~1530\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1530feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9667_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1530_q\);

-- Location: FF_X22_Y10_N3
\u_Datapath|u_Data_Memory|w_Memory~1562\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1562feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9669_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1562_q\);

-- Location: FF_X17_Y20_N27
\u_Datapath|u_Data_Memory|w_Memory~859\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux45~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9680_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~859_q\);

-- Location: FF_X15_Y22_N7
\u_Datapath|u_Data_Memory|w_Memory~731\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~731feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9672_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~731_q\);

-- Location: FF_X20_Y20_N9
\u_Datapath|u_Data_Memory|w_Memory~603\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux45~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9687_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~603_q\);

-- Location: LCCOMB_X20_Y20_N8
\u_Datapath|u_Data_Memory|w_Memory~9058\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9058_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~731_q\) # ((\u_Datapath|u_ALU|Add0~97_combout\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~603_q\ & !\u_Datapath|u_ALU|Add0~97_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~731_q\,
	datab => \u_Datapath|u_ALU|Add0~95_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~603_q\,
	datad => \u_Datapath|u_ALU|Add0~97_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9058_combout\);

-- Location: FF_X20_Y20_N15
\u_Datapath|u_Data_Memory|w_Memory~987\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~987feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9690_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~987_q\);

-- Location: LCCOMB_X17_Y20_N26
\u_Datapath|u_Data_Memory|w_Memory~9059\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9059_combout\ = (\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9058_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~987_q\)) # (!\u_Datapath|u_Data_Memory|w_Memory~9058_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~859_q\))))) # (!\u_Datapath|u_ALU|Add0~97_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9058_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~97_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~987_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~859_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9058_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9059_combout\);

-- Location: FF_X13_Y20_N5
\u_Datapath|u_Data_Memory|w_Memory~763\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~763feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9675_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~763_q\);

-- Location: FF_X21_Y15_N11
\u_Datapath|u_Data_Memory|w_Memory~891\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~891feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9679_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~891_q\);

-- Location: FF_X19_Y19_N13
\u_Datapath|u_Data_Memory|w_Memory~635\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux45~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9685_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~635_q\);

-- Location: LCCOMB_X19_Y19_N12
\u_Datapath|u_Data_Memory|w_Memory~9060\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9060_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & (((\u_Datapath|u_ALU|Add0~97_combout\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_ALU|Add0~97_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~891_q\)) 
-- # (!\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~635_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~95_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~891_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~635_q\,
	datad => \u_Datapath|u_ALU|Add0~97_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9060_combout\);

-- Location: FF_X14_Y19_N21
\u_Datapath|u_Data_Memory|w_Memory~1019\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux45~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9691_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1019_q\);

-- Location: LCCOMB_X14_Y19_N20
\u_Datapath|u_Data_Memory|w_Memory~9061\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9061_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9060_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1019_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9060_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~763_q\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9060_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~95_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~763_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1019_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9060_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9061_combout\);

-- Location: FF_X14_Y21_N3
\u_Datapath|u_Data_Memory|w_Memory~699\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~699feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9676_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~699_q\);

-- Location: FF_X14_Y20_N13
\u_Datapath|u_Data_Memory|w_Memory~827\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~827feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9682_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~827_q\);

-- Location: FF_X16_Y18_N3
\u_Datapath|u_Data_Memory|w_Memory~571\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux45~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9688_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~571_q\);

-- Location: LCCOMB_X16_Y18_N2
\u_Datapath|u_Data_Memory|w_Memory~9062\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9062_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & (((\u_Datapath|u_ALU|Add0~97_combout\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_ALU|Add0~97_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~827_q\)) 
-- # (!\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~571_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~827_q\,
	datab => \u_Datapath|u_ALU|Add0~95_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~571_q\,
	datad => \u_Datapath|u_ALU|Add0~97_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9062_combout\);

-- Location: FF_X16_Y18_N9
\u_Datapath|u_Data_Memory|w_Memory~955\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux45~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9692_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~955_q\);

-- Location: LCCOMB_X16_Y18_N8
\u_Datapath|u_Data_Memory|w_Memory~9063\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9063_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9062_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~955_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9062_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~699_q\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9062_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~699_q\,
	datab => \u_Datapath|u_ALU|Add0~95_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~955_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9062_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9063_combout\);

-- Location: LCCOMB_X17_Y16_N24
\u_Datapath|u_Data_Memory|w_Memory~9064\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9064_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & (\u_Datapath|u_ALU|Add0~93_combout\)) # (!\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_ALU|Add0~93_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~9061_combout\))) # (!\u_Datapath|u_ALU|Add0~93_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~9063_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_ALU|Add0~93_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9063_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9061_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9064_combout\);

-- Location: FF_X16_Y12_N11
\u_Datapath|u_Data_Memory|w_Memory~923\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux45~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9683_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~923_q\);

-- Location: FF_X16_Y10_N1
\u_Datapath|u_Data_Memory|w_Memory~795\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~795feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9677_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~795_q\);

-- Location: FF_X16_Y11_N19
\u_Datapath|u_Data_Memory|w_Memory~667\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux45~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9689_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~667_q\);

-- Location: LCCOMB_X16_Y11_N18
\u_Datapath|u_Data_Memory|w_Memory~9065\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9065_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~795_q\) # ((\u_Datapath|u_ALU|Add0~97_combout\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~667_q\ & !\u_Datapath|u_ALU|Add0~97_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~95_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~795_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~667_q\,
	datad => \u_Datapath|u_ALU|Add0~97_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9065_combout\);

-- Location: FF_X16_Y11_N1
\u_Datapath|u_Data_Memory|w_Memory~1051\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1051feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9693_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1051_q\);

-- Location: LCCOMB_X16_Y12_N10
\u_Datapath|u_Data_Memory|w_Memory~9066\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9066_combout\ = (\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9065_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~1051_q\)) # (!\u_Datapath|u_Data_Memory|w_Memory~9065_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~923_q\))))) # (!\u_Datapath|u_ALU|Add0~97_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9065_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~97_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1051_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~923_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9065_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9066_combout\);

-- Location: LCCOMB_X17_Y16_N6
\u_Datapath|u_Data_Memory|w_Memory~9067\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9067_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9064_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9066_combout\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9064_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~9059_combout\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9064_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~9059_combout\,
	datab => \u_Datapath|u_ALU|Add0~91_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9066_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9064_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9067_combout\);

-- Location: FF_X20_Y10_N5
\u_Datapath|u_Data_Memory|w_Memory~1115\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Register_File|Mux45~1_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9663_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1115_q\);

-- Location: FF_X17_Y13_N5
\u_Datapath|u_Data_Memory|w_Memory~1179\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1179feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9665_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1179_q\);

-- Location: FF_X22_Y20_N27
\u_Datapath|u_Data_Memory|w_Memory~1499\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1499feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9666_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1499_q\);

-- Location: FF_X24_Y19_N3
\u_Datapath|u_Data_Memory|w_Memory~1531\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1531feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9667_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1531_q\);

-- Location: FF_X13_Y18_N27
\u_Datapath|u_Data_Memory|w_Memory~347\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~347feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9695_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~347_q\);

-- Location: FF_X12_Y21_N31
\u_Datapath|u_Data_Memory|w_Memory~219\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~219feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9699_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~219_q\);

-- Location: FF_X13_Y16_N21
\u_Datapath|u_Data_Memory|w_Memory~187\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~187feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9701_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~187_q\);

-- Location: FF_X11_Y17_N29
\u_Datapath|u_Data_Memory|w_Memory~315\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~315feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9696_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~315_q\);

-- Location: FF_X15_Y16_N19
\u_Datapath|u_Data_Memory|w_Memory~59\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux45~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9706_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~59_q\);

-- Location: LCCOMB_X15_Y16_N18
\u_Datapath|u_Data_Memory|w_Memory~9082\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9082_combout\ = (\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~315_q\) # ((\u_Datapath|u_ALU|Add0~95_combout\)))) # (!\u_Datapath|u_ALU|Add0~97_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~59_q\ & !\u_Datapath|u_ALU|Add0~95_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~315_q\,
	datab => \u_Datapath|u_ALU|Add0~97_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~59_q\,
	datad => \u_Datapath|u_ALU|Add0~95_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9082_combout\);

-- Location: FF_X15_Y16_N13
\u_Datapath|u_Data_Memory|w_Memory~443\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux45~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9710_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~443_q\);

-- Location: LCCOMB_X15_Y16_N12
\u_Datapath|u_Data_Memory|w_Memory~9083\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9083_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9082_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~443_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9082_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~187_q\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9082_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~95_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~187_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~443_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9082_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9083_combout\);

-- Location: FF_X11_Y16_N27
\u_Datapath|u_Data_Memory|w_Memory~411\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~411feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9697_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~411_q\);

-- Location: FF_X12_Y16_N25
\u_Datapath|u_Data_Memory|w_Memory~283\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~283feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9702_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~283_q\);

-- Location: FF_X11_Y15_N17
\u_Datapath|u_Data_Memory|w_Memory~155\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux45~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9707_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~155_q\);

-- Location: LCCOMB_X11_Y15_N16
\u_Datapath|u_Data_Memory|w_Memory~9085\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9085_combout\ = (\u_Datapath|u_ALU|Add0~97_combout\ & (((\u_Datapath|u_ALU|Add0~95_combout\)))) # (!\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_ALU|Add0~95_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~283_q\)) 
-- # (!\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~155_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~283_q\,
	datab => \u_Datapath|u_ALU|Add0~97_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~155_q\,
	datad => \u_Datapath|u_ALU|Add0~95_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9085_combout\);

-- Location: FF_X11_Y15_N23
\u_Datapath|u_Data_Memory|w_Memory~539\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux45~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9711_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~539_q\);

-- Location: LCCOMB_X11_Y15_N22
\u_Datapath|u_Data_Memory|w_Memory~9086\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9086_combout\ = (\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9085_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~539_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9085_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~411_q\)))) # (!\u_Datapath|u_ALU|Add0~97_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9085_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~411_q\,
	datab => \u_Datapath|u_ALU|Add0~97_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~539_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9085_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9086_combout\);

-- Location: FF_X13_Y16_N31
\u_Datapath|u_Data_Memory|w_Memory~1915\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux45~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9716_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1915_q\);

-- Location: FF_X23_Y11_N19
\u_Datapath|u_Data_Memory|w_Memory~1787\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1787feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9713_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1787_q\);

-- Location: FF_X13_Y19_N25
\u_Datapath|u_Data_Memory|w_Memory~1659\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux45~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9720_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1659_q\);

-- Location: LCCOMB_X13_Y19_N24
\u_Datapath|u_Data_Memory|w_Memory~9089\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9089_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1787_q\) # ((\u_Datapath|u_ALU|Add0~97_combout\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~1659_q\ & !\u_Datapath|u_ALU|Add0~97_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1787_q\,
	datab => \u_Datapath|u_ALU|Add0~95_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1659_q\,
	datad => \u_Datapath|u_ALU|Add0~97_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9089_combout\);

-- Location: FF_X16_Y21_N17
\u_Datapath|u_Data_Memory|w_Memory~2043\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~2043feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9725_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~2043_q\);

-- Location: LCCOMB_X13_Y16_N30
\u_Datapath|u_Data_Memory|w_Memory~9090\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9090_combout\ = (\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9089_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~2043_q\)) # (!\u_Datapath|u_Data_Memory|w_Memory~9089_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~1915_q\))))) # (!\u_Datapath|u_ALU|Add0~97_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9089_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~97_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~2043_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1915_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9089_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9090_combout\);

-- Location: FF_X23_Y12_N11
\u_Datapath|u_Data_Memory|w_Memory~1755\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1755feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9712_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1755_q\);

-- Location: FF_X13_Y13_N17
\u_Datapath|u_Data_Memory|w_Memory~1883\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1883feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9717_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1883_q\);

-- Location: FF_X24_Y11_N29
\u_Datapath|u_Data_Memory|w_Memory~1819\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1819feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9715_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1819_q\);

-- Location: FF_X21_Y15_N7
\u_Datapath|u_Data_Memory|w_Memory~924\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~924feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9683_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~924_q\);

-- Location: FF_X15_Y21_N7
\u_Datapath|u_Data_Memory|w_Memory~348\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~348feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9695_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~348_q\);

-- Location: FF_X21_Y21_N21
\u_Datapath|u_Data_Memory|w_Memory~1948\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1948feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9719_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1948_q\);

-- Location: FF_X19_Y9_N17
\u_Datapath|u_Data_Memory|w_Memory~1628\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1628feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9721_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1628_q\);

-- Location: FF_X19_Y19_N3
\u_Datapath|u_Data_Memory|w_Memory~636\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~636feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9685_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~636_q\);

-- Location: FF_X17_Y9_N11
\u_Datapath|u_Data_Memory|w_Memory~1148\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1148feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9662_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1148_q\);

-- Location: FF_X16_Y18_N7
\u_Datapath|u_Data_Memory|w_Memory~572\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~572feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9688_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~572_q\);

-- Location: FF_X27_Y15_N1
\u_Datapath|u_Data_Memory|w_Memory~1180\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1180feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9665_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1180_q\);

-- Location: FF_X14_Y11_N1
\u_Datapath|u_Data_Memory|w_Memory~668\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~668feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9689_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~668_q\);

-- Location: FF_X23_Y15_N1
\u_Datapath|u_Data_Memory|w_Memory~156\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux44~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9707_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~156_q\);

-- Location: LCCOMB_X23_Y15_N0
\u_Datapath|u_Data_Memory|w_Memory~9127\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9127_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~668_q\) # ((\u_Datapath|u_ALU|Add0~101_combout\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~156_q\ & !\u_Datapath|u_ALU|Add0~101_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~99_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~668_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~156_q\,
	datad => \u_Datapath|u_ALU|Add0~101_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9127_combout\);

-- Location: FF_X23_Y15_N15
\u_Datapath|u_Data_Memory|w_Memory~1692\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux44~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9723_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1692_q\);

-- Location: LCCOMB_X23_Y15_N14
\u_Datapath|u_Data_Memory|w_Memory~9128\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9128_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9127_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1692_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9127_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1180_q\)))) # (!\u_Datapath|u_ALU|Add0~101_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9127_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1180_q\,
	datab => \u_Datapath|u_ALU|Add0~101_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1692_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9127_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9128_combout\);

-- Location: FF_X24_Y18_N5
\u_Datapath|u_Data_Memory|w_Memory~2012\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~2012feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9724_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~2012_q\);

-- Location: FF_X14_Y19_N7
\u_Datapath|u_Data_Memory|w_Memory~1020\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1020feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9691_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1020_q\);

-- Location: FF_X21_Y19_N11
\u_Datapath|u_Data_Memory|w_Memory~1468\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux44~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9668_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1468_q\);

-- Location: FF_X23_Y13_N25
\u_Datapath|u_Data_Memory|w_Memory~1052\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux44~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9693_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1052_q\);

-- Location: FF_X22_Y10_N5
\u_Datapath|u_Data_Memory|w_Memory~1564\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1564feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9669_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1564_q\);

-- Location: FF_X23_Y13_N3
\u_Datapath|u_Data_Memory|w_Memory~540\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux44~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9711_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~540_q\);

-- Location: LCCOMB_X23_Y13_N2
\u_Datapath|u_Data_Memory|w_Memory~9138\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9138_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_ALU|Add0~101_combout\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_ALU|Add0~101_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1564_q\)) # (!\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~540_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1564_q\,
	datab => \u_Datapath|u_ALU|Add0~99_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~540_q\,
	datad => \u_Datapath|u_ALU|Add0~101_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9138_combout\);

-- Location: FF_X20_Y16_N19
\u_Datapath|u_Data_Memory|w_Memory~2076\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux44~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9727_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~2076_q\);

-- Location: LCCOMB_X23_Y13_N24
\u_Datapath|u_Data_Memory|w_Memory~9139\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9139_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9138_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~2076_q\)) # (!\u_Datapath|u_Data_Memory|w_Memory~9138_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~1052_q\))))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9138_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~2076_q\,
	datab => \u_Datapath|u_ALU|Add0~99_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1052_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9138_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9139_combout\);

-- Location: FF_X26_Y14_N9
\u_Datapath|u_Data_Memory|w_Memory~1405\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux43~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9648_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1405_q\);

-- Location: FF_X25_Y14_N9
\u_Datapath|u_Data_Memory|w_Memory~1373\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1373feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9650_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1373_q\);

-- Location: FF_X26_Y14_N3
\u_Datapath|u_Data_Memory|w_Memory~1341\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux43~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9652_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1341_q\);

-- Location: LCCOMB_X26_Y14_N2
\u_Datapath|u_Data_Memory|w_Memory~9142\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9142_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1373_q\) # ((\u_Datapath|u_ALU|Add0~93_combout\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~1341_q\ & !\u_Datapath|u_ALU|Add0~93_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1373_q\,
	datab => \u_Datapath|u_ALU|Add0~91_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1341_q\,
	datad => \u_Datapath|u_ALU|Add0~93_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9142_combout\);

-- Location: FF_X25_Y12_N17
\u_Datapath|u_Data_Memory|w_Memory~1437\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1437feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9653_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1437_q\);

-- Location: LCCOMB_X26_Y14_N8
\u_Datapath|u_Data_Memory|w_Memory~9143\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9143_combout\ = (\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9142_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~1437_q\)) # (!\u_Datapath|u_Data_Memory|w_Memory~9142_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~1405_q\))))) # (!\u_Datapath|u_ALU|Add0~93_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9142_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1437_q\,
	datab => \u_Datapath|u_ALU|Add0~93_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1405_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9142_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9143_combout\);

-- Location: FF_X14_Y18_N13
\u_Datapath|u_Data_Memory|w_Memory~1245\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1245feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9655_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1245_q\);

-- Location: FF_X22_Y21_N29
\u_Datapath|u_Data_Memory|w_Memory~1277\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1277feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9657_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1277_q\);

-- Location: FF_X22_Y21_N27
\u_Datapath|u_Data_Memory|w_Memory~1213\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux43~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9658_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1213_q\);

-- Location: LCCOMB_X22_Y21_N26
\u_Datapath|u_Data_Memory|w_Memory~9144\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9144_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & (((\u_Datapath|u_ALU|Add0~93_combout\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_ALU|Add0~93_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1277_q\)) # (!\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1213_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1277_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1213_q\,
	datad => \u_Datapath|u_ALU|Add0~93_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9144_combout\);

-- Location: FF_X14_Y18_N31
\u_Datapath|u_Data_Memory|w_Memory~1309\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux43~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9660_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1309_q\);

-- Location: LCCOMB_X14_Y18_N30
\u_Datapath|u_Data_Memory|w_Memory~9145\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9145_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9144_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1309_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9144_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1245_q\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9144_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1245_q\,
	datab => \u_Datapath|u_ALU|Add0~91_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1309_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9144_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9145_combout\);

-- Location: FF_X18_Y20_N23
\u_Datapath|u_Data_Memory|w_Memory~1149\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux43~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9662_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1149_q\);

-- Location: FF_X20_Y10_N27
\u_Datapath|u_Data_Memory|w_Memory~1117\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1117feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9663_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1117_q\);

-- Location: FF_X21_Y11_N23
\u_Datapath|u_Data_Memory|w_Memory~1085\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux43~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9664_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1085_q\);

-- Location: LCCOMB_X21_Y11_N22
\u_Datapath|u_Data_Memory|w_Memory~9146\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9146_combout\ = (\u_Datapath|u_ALU|Add0~93_combout\ & (((\u_Datapath|u_ALU|Add0~91_combout\)))) # (!\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_ALU|Add0~91_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1117_q\)) # (!\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1085_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1117_q\,
	datab => \u_Datapath|u_ALU|Add0~93_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1085_q\,
	datad => \u_Datapath|u_ALU|Add0~91_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9146_combout\);

-- Location: FF_X22_Y11_N23
\u_Datapath|u_Data_Memory|w_Memory~1181\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux43~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9665_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1181_q\);

-- Location: LCCOMB_X22_Y11_N22
\u_Datapath|u_Data_Memory|w_Memory~9147\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9147_combout\ = (\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9146_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1181_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9146_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1149_q\)))) # (!\u_Datapath|u_ALU|Add0~93_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9146_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~93_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1149_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1181_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9146_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9147_combout\);

-- Location: LCCOMB_X17_Y18_N0
\u_Datapath|u_Data_Memory|w_Memory~9148\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9148_combout\ = (\u_Datapath|u_ALU|Add0~97_combout\ & (\u_Datapath|u_ALU|Add0~95_combout\)) # (!\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_ALU|Add0~95_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~9145_combout\))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~9147_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~97_combout\,
	datab => \u_Datapath|u_ALU|Add0~95_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9147_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9145_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9148_combout\);

-- Location: FF_X22_Y20_N5
\u_Datapath|u_Data_Memory|w_Memory~1501\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux43~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9666_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1501_q\);

-- Location: FF_X24_Y19_N9
\u_Datapath|u_Data_Memory|w_Memory~1533\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1533feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9667_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1533_q\);

-- Location: FF_X24_Y20_N31
\u_Datapath|u_Data_Memory|w_Memory~1469\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux43~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9668_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1469_q\);

-- Location: LCCOMB_X24_Y20_N30
\u_Datapath|u_Data_Memory|w_Memory~9149\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9149_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & (((\u_Datapath|u_ALU|Add0~93_combout\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_ALU|Add0~93_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1533_q\)) # (!\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1469_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1533_q\,
	datab => \u_Datapath|u_ALU|Add0~91_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1469_q\,
	datad => \u_Datapath|u_ALU|Add0~93_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9149_combout\);

-- Location: FF_X23_Y20_N27
\u_Datapath|u_Data_Memory|w_Memory~1565\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux43~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9669_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1565_q\);

-- Location: LCCOMB_X22_Y20_N4
\u_Datapath|u_Data_Memory|w_Memory~9150\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9150_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9149_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~1565_q\)) # (!\u_Datapath|u_Data_Memory|w_Memory~9149_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~1501_q\))))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9149_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1565_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1501_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9149_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9150_combout\);

-- Location: LCCOMB_X17_Y18_N10
\u_Datapath|u_Data_Memory|w_Memory~9151\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9151_combout\ = (\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9148_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~9150_combout\)) # (!\u_Datapath|u_Data_Memory|w_Memory~9148_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~9143_combout\))))) # (!\u_Datapath|u_ALU|Add0~97_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9148_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~97_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~9150_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9143_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9148_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9151_combout\);

-- Location: FF_X17_Y20_N17
\u_Datapath|u_Data_Memory|w_Memory~861\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~861feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9680_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~861_q\);

-- Location: FF_X14_Y19_N29
\u_Datapath|u_Data_Memory|w_Memory~893\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~893feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9679_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~893_q\);

-- Location: FF_X14_Y21_N9
\u_Datapath|u_Data_Memory|w_Memory~701\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~701feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9676_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~701_q\);

-- Location: FF_X18_Y22_N3
\u_Datapath|u_Data_Memory|w_Memory~509\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~509feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9709_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~509_q\);

-- Location: FF_X12_Y21_N17
\u_Datapath|u_Data_Memory|w_Memory~221\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~221feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9699_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~221_q\);

-- Location: FF_X13_Y18_N21
\u_Datapath|u_Data_Memory|w_Memory~349\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~349feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9695_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~349_q\);

-- Location: FF_X12_Y16_N15
\u_Datapath|u_Data_Memory|w_Memory~285\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux43~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9702_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~285_q\);

-- Location: FF_X12_Y19_N7
\u_Datapath|u_Data_Memory|w_Memory~413\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~413feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9697_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~413_q\);

-- Location: FF_X12_Y15_N17
\u_Datapath|u_Data_Memory|w_Memory~157\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux43~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9707_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~157_q\);

-- Location: LCCOMB_X12_Y15_N16
\u_Datapath|u_Data_Memory|w_Memory~9169\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9169_combout\ = (\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~413_q\) # ((\u_Datapath|u_ALU|Add0~95_combout\)))) # (!\u_Datapath|u_ALU|Add0~97_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~157_q\ & !\u_Datapath|u_ALU|Add0~95_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~97_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~413_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~157_q\,
	datad => \u_Datapath|u_ALU|Add0~95_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9169_combout\);

-- Location: FF_X12_Y15_N19
\u_Datapath|u_Data_Memory|w_Memory~541\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux43~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9711_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~541_q\);

-- Location: LCCOMB_X12_Y15_N18
\u_Datapath|u_Data_Memory|w_Memory~9170\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9170_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9169_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~541_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9169_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~285_q\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9169_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~95_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~285_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~541_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9169_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9170_combout\);

-- Location: FF_X13_Y16_N13
\u_Datapath|u_Data_Memory|w_Memory~1917\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux43~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9716_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1917_q\);

-- Location: FF_X23_Y12_N5
\u_Datapath|u_Data_Memory|w_Memory~1757\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux43~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9712_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1757_q\);

-- Location: FF_X15_Y14_N7
\u_Datapath|u_Data_Memory|w_Memory~1949\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux43~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9719_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1949_q\);

-- Location: FF_X25_Y11_N27
\u_Datapath|u_Data_Memory|w_Memory~1821\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1821feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9715_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1821_q\);

-- Location: FF_X15_Y14_N1
\u_Datapath|u_Data_Memory|w_Memory~1693\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux43~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9723_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1693_q\);

-- Location: LCCOMB_X15_Y14_N0
\u_Datapath|u_Data_Memory|w_Memory~9180\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9180_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1821_q\) # ((\u_Datapath|u_ALU|Add0~97_combout\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~1693_q\ & !\u_Datapath|u_ALU|Add0~97_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~95_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1821_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1693_q\,
	datad => \u_Datapath|u_ALU|Add0~97_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9180_combout\);

-- Location: FF_X17_Y14_N23
\u_Datapath|u_Data_Memory|w_Memory~2077\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~2077feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9727_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~2077_q\);

-- Location: LCCOMB_X15_Y14_N6
\u_Datapath|u_Data_Memory|w_Memory~9181\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9181_combout\ = (\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9180_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~2077_q\)) # (!\u_Datapath|u_Data_Memory|w_Memory~9180_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~1949_q\))))) # (!\u_Datapath|u_ALU|Add0~97_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9180_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~2077_q\,
	datab => \u_Datapath|u_ALU|Add0~97_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1949_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9180_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9181_combout\);

-- Location: FF_X17_Y10_N1
\u_Datapath|u_Data_Memory|w_Memory~862\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~862feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9680_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~862_q\);

-- Location: FF_X25_Y14_N3
\u_Datapath|u_Data_Memory|w_Memory~1374\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1374feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9650_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1374_q\);

-- Location: FF_X27_Y15_N23
\u_Datapath|u_Data_Memory|w_Memory~1406\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1406feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9648_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1406_q\);

-- Location: FF_X26_Y11_N21
\u_Datapath|u_Data_Memory|w_Memory~894\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~894feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9679_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~894_q\);

-- Location: FF_X26_Y14_N1
\u_Datapath|u_Data_Memory|w_Memory~1342\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1342feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9652_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1342_q\);

-- Location: FF_X17_Y17_N15
\u_Datapath|u_Data_Memory|w_Memory~830\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~830feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9682_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~830_q\);

-- Location: FF_X14_Y12_N15
\u_Datapath|u_Data_Memory|w_Memory~1438\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1438feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9653_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1438_q\);

-- Location: FF_X23_Y19_N15
\u_Datapath|u_Data_Memory|w_Memory~1790\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1790feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9713_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1790_q\);

-- Location: FF_X14_Y14_N25
\u_Datapath|u_Data_Memory|w_Memory~1246\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1246feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9655_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1246_q\);

-- Location: FF_X25_Y16_N3
\u_Datapath|u_Data_Memory|w_Memory~1214\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux42~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9658_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1214_q\);

-- Location: FF_X24_Y15_N15
\u_Datapath|u_Data_Memory|w_Memory~1726\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1726feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9714_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1726_q\);

-- Location: FF_X16_Y10_N31
\u_Datapath|u_Data_Memory|w_Memory~798\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~798feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9677_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~798_q\);

-- Location: FF_X14_Y14_N11
\u_Datapath|u_Data_Memory|w_Memory~1310\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1310feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9660_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1310_q\);

-- Location: FF_X15_Y11_N19
\u_Datapath|u_Data_Memory|w_Memory~286\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux42~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9702_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~286_q\);

-- Location: LCCOMB_X15_Y11_N18
\u_Datapath|u_Data_Memory|w_Memory~9201\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9201_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_ALU|Add0~101_combout\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_ALU|Add0~101_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1310_q\)) # (!\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~286_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~99_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1310_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~286_q\,
	datad => \u_Datapath|u_ALU|Add0~101_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9201_combout\);

-- Location: FF_X15_Y11_N1
\u_Datapath|u_Data_Memory|w_Memory~1822\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux42~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9715_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1822_q\);

-- Location: LCCOMB_X15_Y11_N0
\u_Datapath|u_Data_Memory|w_Memory~9202\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9202_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9201_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1822_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9201_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~798_q\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9201_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~99_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~798_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1822_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9201_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9202_combout\);

-- Location: FF_X19_Y9_N29
\u_Datapath|u_Data_Memory|w_Memory~1630\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1630feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9721_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1630_q\);

-- Location: FF_X19_Y19_N15
\u_Datapath|u_Data_Memory|w_Memory~638\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~638feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9685_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~638_q\);

-- Location: FF_X19_Y14_N21
\u_Datapath|u_Data_Memory|w_Memory~574\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux42~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9688_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~574_q\);

-- Location: FF_X23_Y20_N9
\u_Datapath|u_Data_Memory|w_Memory~1534\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux42~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9667_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1534_q\);

-- Location: FF_X22_Y20_N11
\u_Datapath|u_Data_Memory|w_Memory~1502\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1502feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9666_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1502_q\);

-- Location: FF_X24_Y20_N29
\u_Datapath|u_Data_Memory|w_Memory~1470\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux42~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9668_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1470_q\);

-- Location: LCCOMB_X24_Y20_N28
\u_Datapath|u_Data_Memory|w_Memory~9215\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9215_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1502_q\) # ((\u_Datapath|u_ALU|Add0~93_combout\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~1470_q\ & !\u_Datapath|u_ALU|Add0~93_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1502_q\,
	datab => \u_Datapath|u_ALU|Add0~91_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1470_q\,
	datad => \u_Datapath|u_ALU|Add0~93_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9215_combout\);

-- Location: FF_X23_Y20_N23
\u_Datapath|u_Data_Memory|w_Memory~1566\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1566feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9669_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1566_q\);

-- Location: LCCOMB_X23_Y20_N8
\u_Datapath|u_Data_Memory|w_Memory~9216\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9216_combout\ = (\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9215_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~1566_q\)) # (!\u_Datapath|u_Data_Memory|w_Memory~9215_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~1534_q\))))) # (!\u_Datapath|u_ALU|Add0~93_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9215_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1566_q\,
	datab => \u_Datapath|u_ALU|Add0~93_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1534_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9215_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9216_combout\);

-- Location: FF_X26_Y16_N13
\u_Datapath|u_Data_Memory|w_Memory~990\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux42~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9690_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~990_q\);

-- Location: FF_X14_Y19_N5
\u_Datapath|u_Data_Memory|w_Memory~1022\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1022feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9691_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1022_q\);

-- Location: FF_X25_Y16_N9
\u_Datapath|u_Data_Memory|w_Memory~958\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux42~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9692_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~958_q\);

-- Location: LCCOMB_X25_Y16_N8
\u_Datapath|u_Data_Memory|w_Memory~9217\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9217_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & (((\u_Datapath|u_ALU|Add0~93_combout\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_ALU|Add0~93_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1022_q\)) # (!\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~958_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1022_q\,
	datab => \u_Datapath|u_ALU|Add0~91_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~958_q\,
	datad => \u_Datapath|u_ALU|Add0~93_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9217_combout\);

-- Location: FF_X26_Y16_N27
\u_Datapath|u_Data_Memory|w_Memory~1054\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux42~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9693_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1054_q\);

-- Location: LCCOMB_X26_Y16_N26
\u_Datapath|u_Data_Memory|w_Memory~9218\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9218_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9217_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1054_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9217_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~990_q\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9217_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~990_q\,
	datab => \u_Datapath|u_ALU|Add0~91_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1054_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9217_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9218_combout\);

-- Location: FF_X15_Y19_N1
\u_Datapath|u_Data_Memory|w_Memory~510\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~510feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9709_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~510_q\);

-- Location: FF_X25_Y19_N21
\u_Datapath|u_Data_Memory|w_Memory~478\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~478feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9708_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~478_q\);

-- Location: FF_X16_Y19_N21
\u_Datapath|u_Data_Memory|w_Memory~446\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux42~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9710_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~446_q\);

-- Location: LCCOMB_X16_Y19_N20
\u_Datapath|u_Data_Memory|w_Memory~9219\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9219_combout\ = (\u_Datapath|u_ALU|Add0~93_combout\ & (((\u_Datapath|u_ALU|Add0~91_combout\)))) # (!\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_ALU|Add0~91_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~478_q\)) 
-- # (!\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~446_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~478_q\,
	datab => \u_Datapath|u_ALU|Add0~93_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~446_q\,
	datad => \u_Datapath|u_ALU|Add0~91_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9219_combout\);

-- Location: FF_X16_Y19_N31
\u_Datapath|u_Data_Memory|w_Memory~542\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux42~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9711_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~542_q\);

-- Location: LCCOMB_X16_Y19_N30
\u_Datapath|u_Data_Memory|w_Memory~9220\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9220_combout\ = (\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9219_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~542_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9219_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~510_q\)))) # (!\u_Datapath|u_ALU|Add0~93_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9219_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~510_q\,
	datab => \u_Datapath|u_ALU|Add0~93_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~542_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9219_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9220_combout\);

-- Location: LCCOMB_X18_Y13_N16
\u_Datapath|u_Data_Memory|w_Memory~9221\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9221_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & (\u_Datapath|u_ALU|Add0~99_combout\)) # (!\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_ALU|Add0~99_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~9218_combout\))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~9220_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~101_combout\,
	datab => \u_Datapath|u_ALU|Add0~99_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9220_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9218_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9221_combout\);

-- Location: FF_X25_Y19_N11
\u_Datapath|u_Data_Memory|w_Memory~2014\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~2014feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9724_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~2014_q\);

-- Location: FF_X26_Y17_N27
\u_Datapath|u_Data_Memory|w_Memory~2046\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~2046feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9725_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~2046_q\);

-- Location: FF_X25_Y17_N7
\u_Datapath|u_Data_Memory|w_Memory~1982\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux42~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9726_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1982_q\);

-- Location: LCCOMB_X25_Y17_N6
\u_Datapath|u_Data_Memory|w_Memory~9222\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9222_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & (((\u_Datapath|u_ALU|Add0~93_combout\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_ALU|Add0~93_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~2046_q\)) # (!\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1982_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~2046_q\,
	datab => \u_Datapath|u_ALU|Add0~91_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1982_q\,
	datad => \u_Datapath|u_ALU|Add0~93_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9222_combout\);

-- Location: FF_X24_Y13_N9
\u_Datapath|u_Data_Memory|w_Memory~2078\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux42~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9727_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~2078_q\);

-- Location: LCCOMB_X24_Y13_N8
\u_Datapath|u_Data_Memory|w_Memory~9223\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9223_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9222_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~2078_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9222_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~2014_q\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9222_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~2014_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~2078_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9222_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9223_combout\);

-- Location: LCCOMB_X18_Y13_N30
\u_Datapath|u_Data_Memory|w_Memory~9224\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9224_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9221_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9223_combout\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9221_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~9216_combout\)))) # (!\u_Datapath|u_ALU|Add0~101_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9221_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~101_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~9216_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9223_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9221_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9224_combout\);

-- Location: FF_X17_Y20_N11
\u_Datapath|u_Data_Memory|w_Memory~863\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux41~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9680_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~863_q\);

-- Location: FF_X16_Y22_N31
\u_Datapath|u_Data_Memory|w_Memory~735\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~735feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9672_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~735_q\);

-- Location: FF_X17_Y20_N29
\u_Datapath|u_Data_Memory|w_Memory~607\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux41~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9687_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~607_q\);

-- Location: LCCOMB_X17_Y20_N28
\u_Datapath|u_Data_Memory|w_Memory~9226\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9226_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~735_q\) # ((\u_Datapath|u_ALU|Add0~97_combout\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~607_q\ & !\u_Datapath|u_ALU|Add0~97_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~735_q\,
	datab => \u_Datapath|u_ALU|Add0~95_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~607_q\,
	datad => \u_Datapath|u_ALU|Add0~97_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9226_combout\);

-- Location: FF_X20_Y20_N11
\u_Datapath|u_Data_Memory|w_Memory~991\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~991feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9690_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~991_q\);

-- Location: LCCOMB_X17_Y20_N10
\u_Datapath|u_Data_Memory|w_Memory~9227\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9227_combout\ = (\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9226_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~991_q\)) # (!\u_Datapath|u_Data_Memory|w_Memory~9226_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~863_q\))))) # (!\u_Datapath|u_ALU|Add0~97_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9226_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~97_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~991_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~863_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9226_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9227_combout\);

-- Location: FF_X21_Y20_N23
\u_Datapath|u_Data_Memory|w_Memory~767\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux41~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9675_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~767_q\);

-- Location: FF_X16_Y17_N7
\u_Datapath|u_Data_Memory|w_Memory~895\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~895feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9679_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~895_q\);

-- Location: FF_X19_Y19_N29
\u_Datapath|u_Data_Memory|w_Memory~639\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux41~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9685_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~639_q\);

-- Location: LCCOMB_X19_Y19_N28
\u_Datapath|u_Data_Memory|w_Memory~9228\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9228_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & (((\u_Datapath|u_ALU|Add0~97_combout\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_ALU|Add0~97_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~895_q\)) 
-- # (!\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~639_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~95_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~895_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~639_q\,
	datad => \u_Datapath|u_ALU|Add0~97_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9228_combout\);

-- Location: FF_X14_Y19_N19
\u_Datapath|u_Data_Memory|w_Memory~1023\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux41~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9691_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1023_q\);

-- Location: LCCOMB_X14_Y19_N18
\u_Datapath|u_Data_Memory|w_Memory~9229\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9229_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9228_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1023_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9228_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~767_q\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9228_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~95_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~767_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1023_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9228_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9229_combout\);

-- Location: FF_X14_Y21_N1
\u_Datapath|u_Data_Memory|w_Memory~703\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~703feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9676_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~703_q\);

-- Location: FF_X17_Y17_N1
\u_Datapath|u_Data_Memory|w_Memory~831\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~831feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9682_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~831_q\);

-- Location: FF_X16_Y18_N21
\u_Datapath|u_Data_Memory|w_Memory~575\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux41~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9688_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~575_q\);

-- Location: LCCOMB_X16_Y18_N20
\u_Datapath|u_Data_Memory|w_Memory~9230\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9230_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & (((\u_Datapath|u_ALU|Add0~97_combout\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_ALU|Add0~97_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~831_q\)) 
-- # (!\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~575_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~831_q\,
	datab => \u_Datapath|u_ALU|Add0~95_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~575_q\,
	datad => \u_Datapath|u_ALU|Add0~97_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9230_combout\);

-- Location: FF_X16_Y18_N15
\u_Datapath|u_Data_Memory|w_Memory~959\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux41~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9692_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~959_q\);

-- Location: LCCOMB_X16_Y18_N14
\u_Datapath|u_Data_Memory|w_Memory~9231\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9231_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9230_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~959_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9230_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~703_q\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9230_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~703_q\,
	datab => \u_Datapath|u_ALU|Add0~95_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~959_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9230_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9231_combout\);

-- Location: LCCOMB_X17_Y16_N20
\u_Datapath|u_Data_Memory|w_Memory~9232\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9232_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & (\u_Datapath|u_ALU|Add0~93_combout\)) # (!\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_ALU|Add0~93_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~9229_combout\)) # (!\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9231_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_ALU|Add0~93_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9229_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9231_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9232_combout\);

-- Location: FF_X16_Y12_N3
\u_Datapath|u_Data_Memory|w_Memory~927\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux41~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9683_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~927_q\);

-- Location: FF_X17_Y10_N31
\u_Datapath|u_Data_Memory|w_Memory~799\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~799feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9677_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~799_q\);

-- Location: FF_X16_Y11_N23
\u_Datapath|u_Data_Memory|w_Memory~671\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux41~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9689_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~671_q\);

-- Location: LCCOMB_X16_Y11_N22
\u_Datapath|u_Data_Memory|w_Memory~9233\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9233_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~799_q\) # ((\u_Datapath|u_ALU|Add0~97_combout\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~671_q\ & !\u_Datapath|u_ALU|Add0~97_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~95_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~799_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~671_q\,
	datad => \u_Datapath|u_ALU|Add0~97_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9233_combout\);

-- Location: FF_X16_Y11_N21
\u_Datapath|u_Data_Memory|w_Memory~1055\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1055feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9693_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1055_q\);

-- Location: LCCOMB_X16_Y12_N2
\u_Datapath|u_Data_Memory|w_Memory~9234\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9234_combout\ = (\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9233_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~1055_q\)) # (!\u_Datapath|u_Data_Memory|w_Memory~9233_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~927_q\))))) # (!\u_Datapath|u_ALU|Add0~97_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9233_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~97_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1055_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~927_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9233_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9234_combout\);

-- Location: LCCOMB_X17_Y16_N10
\u_Datapath|u_Data_Memory|w_Memory~9235\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9235_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9232_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9234_combout\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9232_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~9227_combout\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9232_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~9227_combout\,
	datab => \u_Datapath|u_ALU|Add0~91_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9234_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9232_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9235_combout\);

-- Location: FF_X23_Y22_N19
\u_Datapath|u_Data_Memory|w_Memory~1407\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1407feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9648_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1407_q\);

-- Location: FF_X21_Y16_N31
\u_Datapath|u_Data_Memory|w_Memory~1535\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1535feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9667_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1535_q\);

-- Location: FF_X25_Y14_N13
\u_Datapath|u_Data_Memory|w_Memory~1375\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1375feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9650_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1375_q\);

-- Location: FF_X14_Y12_N5
\u_Datapath|u_Data_Memory|w_Memory~1439\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1439feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9653_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1439_q\);

-- Location: FF_X14_Y18_N27
\u_Datapath|u_Data_Memory|w_Memory~1311\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1311feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9660_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1311_q\);

-- Location: FF_X15_Y21_N13
\u_Datapath|u_Data_Memory|w_Memory~351\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~351feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9695_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~351_q\);

-- Location: FF_X12_Y20_N13
\u_Datapath|u_Data_Memory|w_Memory~223\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~223feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9699_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~223_q\);

-- Location: FF_X13_Y20_N13
\u_Datapath|u_Data_Memory|w_Memory~191\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~191feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9701_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~191_q\);

-- Location: FF_X15_Y17_N21
\u_Datapath|u_Data_Memory|w_Memory~319\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~319feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9696_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~319_q\);

-- Location: FF_X12_Y13_N25
\u_Datapath|u_Data_Memory|w_Memory~415\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~415feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9697_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~415_q\);

-- Location: FF_X11_Y16_N25
\u_Datapath|u_Data_Memory|w_Memory~287\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~287feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9702_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~287_q\);

-- Location: FF_X23_Y12_N27
\u_Datapath|u_Data_Memory|w_Memory~1759\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1759feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9712_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1759_q\);

-- Location: FF_X21_Y21_N7
\u_Datapath|u_Data_Memory|w_Memory~1887\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux41~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9717_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1887_q\);

-- Location: FF_X13_Y19_N31
\u_Datapath|u_Data_Memory|w_Memory~1663\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1663feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9720_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1663_q\);

-- Location: FF_X22_Y18_N9
\u_Datapath|u_Data_Memory|w_Memory~2079\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux41~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9727_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~2079_q\);

-- Location: FF_X23_Y21_N21
\u_Datapath|u_Data_Memory|w_Memory~768\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~768feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9675_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~768_q\);

-- Location: FF_X19_Y18_N17
\u_Datapath|u_Data_Memory|w_Memory~1280\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux40~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9657_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1280_q\);

-- Location: FF_X23_Y19_N13
\u_Datapath|u_Data_Memory|w_Memory~256\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux40~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9700_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~256_q\);

-- Location: LCCOMB_X23_Y19_N12
\u_Datapath|u_Data_Memory|w_Memory~9268\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9268_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_ALU|Add0~99_combout\) # ((\u_Datapath|u_Data_Memory|w_Memory~1280_q\)))) # (!\u_Datapath|u_ALU|Add0~101_combout\ & 
-- (!\u_Datapath|u_ALU|Add0~99_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~256_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~101_combout\,
	datab => \u_Datapath|u_ALU|Add0~99_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~256_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~1280_q\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9268_combout\);

-- Location: FF_X23_Y19_N19
\u_Datapath|u_Data_Memory|w_Memory~1792\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux40~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9713_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1792_q\);

-- Location: LCCOMB_X23_Y19_N18
\u_Datapath|u_Data_Memory|w_Memory~9269\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9269_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9268_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1792_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9268_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~768_q\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9268_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~99_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~768_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1792_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9268_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9269_combout\);

-- Location: FF_X16_Y22_N21
\u_Datapath|u_Data_Memory|w_Memory~736\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~736feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9672_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~736_q\);

-- Location: FF_X23_Y21_N7
\u_Datapath|u_Data_Memory|w_Memory~704\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~704feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9676_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~704_q\);

-- Location: FF_X14_Y10_N25
\u_Datapath|u_Data_Memory|w_Memory~800\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~800feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9677_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~800_q\);

-- Location: FF_X21_Y9_N1
\u_Datapath|u_Data_Memory|w_Memory~864\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~864feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9680_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~864_q\);

-- Location: FF_X18_Y10_N27
\u_Datapath|u_Data_Memory|w_Memory~1888\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1888feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9717_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1888_q\);

-- Location: FF_X21_Y15_N9
\u_Datapath|u_Data_Memory|w_Memory~896\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux40~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9679_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~896_q\);

-- Location: FF_X24_Y22_N27
\u_Datapath|u_Data_Memory|w_Memory~1408\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1408feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9648_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1408_q\);

-- Location: FF_X17_Y17_N31
\u_Datapath|u_Data_Memory|w_Memory~832\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~832feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9682_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~832_q\);

-- Location: FF_X19_Y10_N17
\u_Datapath|u_Data_Memory|w_Memory~1344\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1344feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9652_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1344_q\);

-- Location: FF_X16_Y12_N1
\u_Datapath|u_Data_Memory|w_Memory~928\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~928feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9683_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~928_q\);

-- Location: FF_X21_Y9_N19
\u_Datapath|u_Data_Memory|w_Memory~608\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~608feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9687_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~608_q\);

-- Location: FF_X19_Y9_N7
\u_Datapath|u_Data_Memory|w_Memory~1632\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1632feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9721_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1632_q\);

-- Location: FF_X27_Y15_N11
\u_Datapath|u_Data_Memory|w_Memory~1184\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1184feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9665_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1184_q\);

-- Location: FF_X18_Y9_N19
\u_Datapath|u_Data_Memory|w_Memory~672\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~672feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9689_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~672_q\);

-- Location: FF_X26_Y16_N9
\u_Datapath|u_Data_Memory|w_Memory~992\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux40~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9690_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~992_q\);

-- Location: FF_X17_Y21_N25
\u_Datapath|u_Data_Memory|w_Memory~1024\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1024feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9691_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1024_q\);

-- Location: FF_X25_Y16_N5
\u_Datapath|u_Data_Memory|w_Memory~960\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~960feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9692_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~960_q\);

-- Location: LCCOMB_X26_Y16_N18
\u_Datapath|u_Data_Memory|w_Memory~9299\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9299_combout\ = (\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1024_q\) # ((\u_Datapath|u_ALU|Add0~91_combout\)))) # (!\u_Datapath|u_ALU|Add0~93_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~960_q\ & !\u_Datapath|u_ALU|Add0~91_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~93_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1024_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~960_q\,
	datad => \u_Datapath|u_ALU|Add0~91_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9299_combout\);

-- Location: FF_X26_Y16_N21
\u_Datapath|u_Data_Memory|w_Memory~1056\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1056feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9693_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1056_q\);

-- Location: LCCOMB_X26_Y16_N8
\u_Datapath|u_Data_Memory|w_Memory~9300\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9300_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9299_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~1056_q\)) # (!\u_Datapath|u_Data_Memory|w_Memory~9299_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~992_q\))))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9299_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1056_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~992_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9299_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9300_combout\);

-- Location: FF_X23_Y20_N1
\u_Datapath|u_Data_Memory|w_Memory~1536\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1536feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9667_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1536_q\);

-- Location: FF_X26_Y17_N1
\u_Datapath|u_Data_Memory|w_Memory~1504\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1504feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9666_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1504_q\);

-- Location: FF_X24_Y20_N3
\u_Datapath|u_Data_Memory|w_Memory~1472\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux40~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9668_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1472_q\);

-- Location: LCCOMB_X24_Y20_N2
\u_Datapath|u_Data_Memory|w_Memory~9301\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9301_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1504_q\) # ((\u_Datapath|u_ALU|Add0~93_combout\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~1472_q\ & !\u_Datapath|u_ALU|Add0~93_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1504_q\,
	datab => \u_Datapath|u_ALU|Add0~91_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1472_q\,
	datad => \u_Datapath|u_ALU|Add0~93_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9301_combout\);

-- Location: FF_X23_Y20_N15
\u_Datapath|u_Data_Memory|w_Memory~1568\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux40~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9669_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1568_q\);

-- Location: LCCOMB_X23_Y20_N14
\u_Datapath|u_Data_Memory|w_Memory~9302\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9302_combout\ = (\u_Datapath|u_Data_Memory|w_Memory~9301_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~1568_q\) # (!\u_Datapath|u_ALU|Add0~93_combout\)))) # (!\u_Datapath|u_Data_Memory|w_Memory~9301_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1536_q\ & ((\u_Datapath|u_ALU|Add0~93_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~9301_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1536_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1568_q\,
	datad => \u_Datapath|u_ALU|Add0~93_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9302_combout\);

-- Location: FF_X15_Y19_N13
\u_Datapath|u_Data_Memory|w_Memory~512\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~512feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9709_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~512_q\);

-- Location: FF_X25_Y19_N3
\u_Datapath|u_Data_Memory|w_Memory~480\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~480feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9708_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~480_q\);

-- Location: FF_X16_Y19_N25
\u_Datapath|u_Data_Memory|w_Memory~448\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux40~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9710_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~448_q\);

-- Location: LCCOMB_X16_Y19_N24
\u_Datapath|u_Data_Memory|w_Memory~9303\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9303_combout\ = (\u_Datapath|u_ALU|Add0~93_combout\ & (((\u_Datapath|u_ALU|Add0~91_combout\)))) # (!\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_ALU|Add0~91_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~480_q\)) 
-- # (!\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~448_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~480_q\,
	datab => \u_Datapath|u_ALU|Add0~93_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~448_q\,
	datad => \u_Datapath|u_ALU|Add0~91_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9303_combout\);

-- Location: FF_X16_Y19_N27
\u_Datapath|u_Data_Memory|w_Memory~544\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux40~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9711_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~544_q\);

-- Location: LCCOMB_X16_Y19_N26
\u_Datapath|u_Data_Memory|w_Memory~9304\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9304_combout\ = (\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9303_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~544_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9303_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~512_q\)))) # (!\u_Datapath|u_ALU|Add0~93_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9303_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~512_q\,
	datab => \u_Datapath|u_ALU|Add0~93_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~544_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9303_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9304_combout\);

-- Location: LCCOMB_X22_Y14_N12
\u_Datapath|u_Data_Memory|w_Memory~9305\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9305_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & (\u_Datapath|u_ALU|Add0~101_combout\)) # (!\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_ALU|Add0~101_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~9302_combout\))) # (!\u_Datapath|u_ALU|Add0~101_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~9304_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~99_combout\,
	datab => \u_Datapath|u_ALU|Add0~101_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9304_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9302_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9305_combout\);

-- Location: FF_X24_Y18_N15
\u_Datapath|u_Data_Memory|w_Memory~2016\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux40~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9724_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~2016_q\);

-- Location: FF_X25_Y18_N5
\u_Datapath|u_Data_Memory|w_Memory~2048\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux40~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9725_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~2048_q\);

-- Location: FF_X24_Y18_N17
\u_Datapath|u_Data_Memory|w_Memory~1984\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux40~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9726_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1984_q\);

-- Location: LCCOMB_X24_Y18_N16
\u_Datapath|u_Data_Memory|w_Memory~9306\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9306_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & (((\u_Datapath|u_ALU|Add0~93_combout\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_ALU|Add0~93_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~2048_q\)) # (!\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1984_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~2048_q\,
	datab => \u_Datapath|u_ALU|Add0~91_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1984_q\,
	datad => \u_Datapath|u_ALU|Add0~93_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9306_combout\);

-- Location: FF_X22_Y18_N15
\u_Datapath|u_Data_Memory|w_Memory~2080\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Register_File|Mux40~1_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9727_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~2080_q\);

-- Location: LCCOMB_X24_Y18_N14
\u_Datapath|u_Data_Memory|w_Memory~9307\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9307_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9306_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~2080_q\)) # (!\u_Datapath|u_Data_Memory|w_Memory~9306_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~2016_q\))))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9306_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~2080_q\,
	datab => \u_Datapath|u_ALU|Add0~91_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~2016_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9306_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9307_combout\);

-- Location: LCCOMB_X22_Y14_N26
\u_Datapath|u_Data_Memory|w_Memory~9308\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9308_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9305_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~9307_combout\)) # (!\u_Datapath|u_Data_Memory|w_Memory~9305_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~9300_combout\))))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9305_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~9307_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~9300_combout\,
	datac => \u_Datapath|u_ALU|Add0~99_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9305_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9308_combout\);

-- Location: FF_X23_Y22_N11
\u_Datapath|u_Data_Memory|w_Memory~1537\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1537feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9667_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1537_q\);

-- Location: FF_X25_Y20_N29
\u_Datapath|u_Data_Memory|w_Memory~1249\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1249feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9655_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1249_q\);

-- Location: FF_X11_Y18_N29
\u_Datapath|u_Data_Memory|w_Memory~1313\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux39~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9660_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1313_q\);

-- Location: FF_X12_Y14_N7
\u_Datapath|u_Data_Memory|w_Memory~1441\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1441feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9653_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1441_q\);

-- Location: FF_X13_Y15_N23
\u_Datapath|u_Data_Memory|w_Memory~1185\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1185feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9665_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1185_q\);

-- Location: LCCOMB_X11_Y18_N2
\u_Datapath|u_Data_Memory|w_Memory~9317\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9317_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & (((\u_Datapath|u_ALU|Add0~97_combout\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_ALU|Add0~97_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~1441_q\))) # (!\u_Datapath|u_ALU|Add0~97_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~1185_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1185_q\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1441_q\,
	datac => \u_Datapath|u_ALU|Add0~95_combout\,
	datad => \u_Datapath|u_ALU|Add0~97_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9317_combout\);

-- Location: FF_X11_Y18_N13
\u_Datapath|u_Data_Memory|w_Memory~1569\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1569feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9669_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1569_q\);

-- Location: LCCOMB_X11_Y18_N28
\u_Datapath|u_Data_Memory|w_Memory~9318\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9318_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9317_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~1569_q\)) # (!\u_Datapath|u_Data_Memory|w_Memory~9317_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~1313_q\))))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9317_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1569_q\,
	datab => \u_Datapath|u_ALU|Add0~95_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1313_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9317_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9318_combout\);

-- Location: FF_X15_Y20_N9
\u_Datapath|u_Data_Memory|w_Memory~737\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~737feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9672_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~737_q\);

-- Location: FF_X17_Y20_N23
\u_Datapath|u_Data_Memory|w_Memory~865\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~865feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9680_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~865_q\);

-- Location: FF_X14_Y21_N11
\u_Datapath|u_Data_Memory|w_Memory~705\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~705feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9676_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~705_q\);

-- Location: FF_X17_Y22_N1
\u_Datapath|u_Data_Memory|w_Memory~385\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~385feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9694_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~385_q\);

-- Location: FF_X19_Y22_N3
\u_Datapath|u_Data_Memory|w_Memory~257\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~257feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9700_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~257_q\);

-- Location: FF_X18_Y21_N31
\u_Datapath|u_Data_Memory|w_Memory~129\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux39~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9704_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~129_q\);

-- Location: LCCOMB_X18_Y21_N30
\u_Datapath|u_Data_Memory|w_Memory~9330\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9330_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~257_q\) # ((\u_Datapath|u_ALU|Add0~97_combout\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~129_q\ & !\u_Datapath|u_ALU|Add0~97_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~95_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~257_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~129_q\,
	datad => \u_Datapath|u_ALU|Add0~97_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9330_combout\);

-- Location: FF_X18_Y22_N15
\u_Datapath|u_Data_Memory|w_Memory~513\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~513feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9709_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~513_q\);

-- Location: LCCOMB_X19_Y22_N4
\u_Datapath|u_Data_Memory|w_Memory~9331\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9331_combout\ = (\u_Datapath|u_Data_Memory|w_Memory~9330_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~513_q\) # ((!\u_Datapath|u_ALU|Add0~97_combout\)))) # (!\u_Datapath|u_Data_Memory|w_Memory~9330_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~385_q\ & \u_Datapath|u_ALU|Add0~97_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~513_q\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~385_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9330_combout\,
	datad => \u_Datapath|u_ALU|Add0~97_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9331_combout\);

-- Location: FF_X12_Y20_N27
\u_Datapath|u_Data_Memory|w_Memory~225\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~225feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9699_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~225_q\);

-- Location: FF_X15_Y21_N9
\u_Datapath|u_Data_Memory|w_Memory~353\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~353feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9695_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~353_q\);

-- Location: FF_X12_Y13_N7
\u_Datapath|u_Data_Memory|w_Memory~193\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~193feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9701_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~193_q\);

-- Location: FF_X23_Y11_N17
\u_Datapath|u_Data_Memory|w_Memory~1793\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1793feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9713_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1793_q\);

-- Location: FF_X23_Y12_N29
\u_Datapath|u_Data_Memory|w_Memory~1761\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1761feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9712_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1761_q\);

-- Location: FF_X18_Y11_N9
\u_Datapath|u_Data_Memory|w_Memory~1665\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1665feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9720_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1665_q\);

-- Location: FF_X19_Y10_N19
\u_Datapath|u_Data_Memory|w_Memory~1378\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1378feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9650_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1378_q\);

-- Location: FF_X23_Y22_N1
\u_Datapath|u_Data_Memory|w_Memory~1410\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux38~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9648_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1410_q\);

-- Location: FF_X21_Y15_N27
\u_Datapath|u_Data_Memory|w_Memory~898\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux38~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9679_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~898_q\);

-- Location: FF_X19_Y10_N25
\u_Datapath|u_Data_Memory|w_Memory~1346\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1346feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9652_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1346_q\);

-- Location: FF_X11_Y14_N25
\u_Datapath|u_Data_Memory|w_Memory~834\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~834feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9682_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~834_q\);

-- Location: FF_X16_Y12_N25
\u_Datapath|u_Data_Memory|w_Memory~930\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux38~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9683_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~930_q\);

-- Location: FF_X14_Y12_N1
\u_Datapath|u_Data_Memory|w_Memory~1442\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1442feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9653_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1442_q\);

-- Location: FF_X15_Y12_N13
\u_Datapath|u_Data_Memory|w_Memory~418\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux38~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9697_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~418_q\);

-- Location: LCCOMB_X15_Y12_N12
\u_Datapath|u_Data_Memory|w_Memory~9359\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9359_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_ALU|Add0~101_combout\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_ALU|Add0~101_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1442_q\)) # (!\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~418_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1442_q\,
	datab => \u_Datapath|u_ALU|Add0~99_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~418_q\,
	datad => \u_Datapath|u_ALU|Add0~101_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9359_combout\);

-- Location: FF_X15_Y12_N27
\u_Datapath|u_Data_Memory|w_Memory~1954\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1954feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9719_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1954_q\);

-- Location: LCCOMB_X16_Y12_N24
\u_Datapath|u_Data_Memory|w_Memory~9360\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9360_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9359_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~1954_q\)) # (!\u_Datapath|u_Data_Memory|w_Memory~9359_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~930_q\))))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9359_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1954_q\,
	datab => \u_Datapath|u_ALU|Add0~99_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~930_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9359_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9360_combout\);

-- Location: FF_X23_Y19_N11
\u_Datapath|u_Data_Memory|w_Memory~1794\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1794feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9713_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1794_q\);

-- Location: FF_X19_Y9_N19
\u_Datapath|u_Data_Memory|w_Memory~1634\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1634feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9721_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1634_q\);

-- Location: FF_X24_Y16_N15
\u_Datapath|u_Data_Memory|w_Memory~1090\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1090feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9664_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1090_q\);

-- Location: FF_X22_Y19_N29
\u_Datapath|u_Data_Memory|w_Memory~578\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~578feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9688_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~578_q\);

-- Location: FF_X15_Y9_N7
\u_Datapath|u_Data_Memory|w_Memory~674\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~674feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9689_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~674_q\);

-- Location: FF_X27_Y15_N5
\u_Datapath|u_Data_Memory|w_Memory~1186\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1186feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9665_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1186_q\);

-- Location: FF_X23_Y15_N17
\u_Datapath|u_Data_Memory|w_Memory~162\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux38~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9707_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~162_q\);

-- Location: LCCOMB_X23_Y15_N16
\u_Datapath|u_Data_Memory|w_Memory~9379\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9379_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1186_q\) # ((\u_Datapath|u_ALU|Add0~99_combout\)))) # (!\u_Datapath|u_ALU|Add0~101_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~162_q\ & !\u_Datapath|u_ALU|Add0~99_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1186_q\,
	datab => \u_Datapath|u_ALU|Add0~101_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~162_q\,
	datad => \u_Datapath|u_ALU|Add0~99_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9379_combout\);

-- Location: FF_X23_Y15_N23
\u_Datapath|u_Data_Memory|w_Memory~1698\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux38~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9723_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1698_q\);

-- Location: LCCOMB_X23_Y15_N22
\u_Datapath|u_Data_Memory|w_Memory~9380\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9380_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9379_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1698_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9379_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~674_q\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9379_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~99_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~674_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1698_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9379_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9380_combout\);

-- Location: FF_X22_Y20_N9
\u_Datapath|u_Data_Memory|w_Memory~1506\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1506feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9666_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1506_q\);

-- Location: FF_X23_Y20_N7
\u_Datapath|u_Data_Memory|w_Memory~1570\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux38~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9669_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1570_q\);

-- Location: FF_X26_Y16_N31
\u_Datapath|u_Data_Memory|w_Memory~994\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~994feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9690_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~994_q\);

-- Location: FF_X14_Y19_N9
\u_Datapath|u_Data_Memory|w_Memory~1026\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1026feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9691_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1026_q\);

-- Location: FF_X15_Y19_N3
\u_Datapath|u_Data_Memory|w_Memory~514\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~514feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9709_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~514_q\);

-- Location: FF_X26_Y19_N17
\u_Datapath|u_Data_Memory|w_Memory~482\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~482feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9708_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~482_q\);

-- Location: FF_X16_Y19_N17
\u_Datapath|u_Data_Memory|w_Memory~450\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux38~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9710_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~450_q\);

-- Location: LCCOMB_X16_Y19_N16
\u_Datapath|u_Data_Memory|w_Memory~9387\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9387_combout\ = (\u_Datapath|u_ALU|Add0~93_combout\ & (((\u_Datapath|u_ALU|Add0~91_combout\)))) # (!\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_ALU|Add0~91_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~482_q\)) 
-- # (!\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~450_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~482_q\,
	datab => \u_Datapath|u_ALU|Add0~93_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~450_q\,
	datad => \u_Datapath|u_ALU|Add0~91_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9387_combout\);

-- Location: FF_X16_Y19_N7
\u_Datapath|u_Data_Memory|w_Memory~546\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux38~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9711_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~546_q\);

-- Location: LCCOMB_X16_Y19_N6
\u_Datapath|u_Data_Memory|w_Memory~9388\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9388_combout\ = (\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9387_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~546_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9387_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~514_q\)))) # (!\u_Datapath|u_ALU|Add0~93_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9387_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~514_q\,
	datab => \u_Datapath|u_ALU|Add0~93_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~546_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9387_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9388_combout\);

-- Location: FF_X25_Y18_N11
\u_Datapath|u_Data_Memory|w_Memory~2050\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux38~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9725_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~2050_q\);

-- Location: FF_X22_Y18_N11
\u_Datapath|u_Data_Memory|w_Memory~2082\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Register_File|Mux38~1_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9727_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~2082_q\);

-- Location: FF_X15_Y20_N27
\u_Datapath|u_Data_Memory|w_Memory~739\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~739feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9672_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~739_q\);

-- Location: FF_X14_Y21_N25
\u_Datapath|u_Data_Memory|w_Memory~707\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~707feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9676_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~707_q\);

-- Location: FF_X14_Y20_N29
\u_Datapath|u_Data_Memory|w_Memory~835\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~835feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9682_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~835_q\);

-- Location: FF_X17_Y11_N1
\u_Datapath|u_Data_Memory|w_Memory~931\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux37~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9683_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~931_q\);

-- Location: FF_X14_Y10_N21
\u_Datapath|u_Data_Memory|w_Memory~803\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~803feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9677_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~803_q\);

-- Location: FF_X16_Y11_N31
\u_Datapath|u_Data_Memory|w_Memory~675\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux37~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9689_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~675_q\);

-- Location: LCCOMB_X16_Y11_N30
\u_Datapath|u_Data_Memory|w_Memory~9401\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9401_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~803_q\) # ((\u_Datapath|u_ALU|Add0~97_combout\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~675_q\ & !\u_Datapath|u_ALU|Add0~97_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~95_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~803_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~675_q\,
	datad => \u_Datapath|u_ALU|Add0~97_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9401_combout\);

-- Location: FF_X16_Y11_N13
\u_Datapath|u_Data_Memory|w_Memory~1059\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1059feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9693_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1059_q\);

-- Location: LCCOMB_X17_Y11_N0
\u_Datapath|u_Data_Memory|w_Memory~9402\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9402_combout\ = (\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9401_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~1059_q\)) # (!\u_Datapath|u_Data_Memory|w_Memory~9401_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~931_q\))))) # (!\u_Datapath|u_ALU|Add0~97_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9401_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1059_q\,
	datab => \u_Datapath|u_ALU|Add0~97_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~931_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9401_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9402_combout\);

-- Location: FF_X18_Y20_N7
\u_Datapath|u_Data_Memory|w_Memory~1155\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1155feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9662_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1155_q\);

-- Location: FF_X21_Y16_N7
\u_Datapath|u_Data_Memory|w_Memory~1539\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1539feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9667_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1539_q\);

-- Location: FF_X21_Y10_N31
\u_Datapath|u_Data_Memory|w_Memory~1379\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1379feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9650_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1379_q\);

-- Location: FF_X12_Y14_N17
\u_Datapath|u_Data_Memory|w_Memory~1443\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1443feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9653_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1443_q\);

-- Location: FF_X14_Y18_N25
\u_Datapath|u_Data_Memory|w_Memory~1315\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1315feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9660_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1315_q\);

-- Location: FF_X13_Y15_N21
\u_Datapath|u_Data_Memory|w_Memory~1187\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux37~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9665_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1187_q\);

-- Location: LCCOMB_X13_Y15_N20
\u_Datapath|u_Data_Memory|w_Memory~9411\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9411_combout\ = (\u_Datapath|u_ALU|Add0~97_combout\ & (((\u_Datapath|u_ALU|Add0~95_combout\)))) # (!\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_ALU|Add0~95_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1315_q\)) # (!\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1187_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1315_q\,
	datab => \u_Datapath|u_ALU|Add0~97_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1187_q\,
	datad => \u_Datapath|u_ALU|Add0~95_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9411_combout\);

-- Location: FF_X13_Y15_N11
\u_Datapath|u_Data_Memory|w_Memory~1571\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux37~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9669_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1571_q\);

-- Location: LCCOMB_X13_Y15_N10
\u_Datapath|u_Data_Memory|w_Memory~9412\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9412_combout\ = (\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9411_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1571_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9411_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1443_q\)))) # (!\u_Datapath|u_ALU|Add0~97_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9411_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1443_q\,
	datab => \u_Datapath|u_ALU|Add0~97_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1571_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9411_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9412_combout\);

-- Location: FF_X15_Y21_N31
\u_Datapath|u_Data_Memory|w_Memory~355\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~355feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9695_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~355_q\);

-- Location: FF_X12_Y21_N27
\u_Datapath|u_Data_Memory|w_Memory~227\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~227feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9699_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~227_q\);

-- Location: FF_X12_Y13_N31
\u_Datapath|u_Data_Memory|w_Memory~419\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~419feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9697_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~419_q\);

-- Location: FF_X11_Y16_N21
\u_Datapath|u_Data_Memory|w_Memory~291\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~291feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9702_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~291_q\);

-- Location: FF_X11_Y15_N25
\u_Datapath|u_Data_Memory|w_Memory~163\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux37~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9707_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~163_q\);

-- Location: LCCOMB_X11_Y15_N24
\u_Datapath|u_Data_Memory|w_Memory~9421\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9421_combout\ = (\u_Datapath|u_ALU|Add0~97_combout\ & (((\u_Datapath|u_ALU|Add0~95_combout\)))) # (!\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_ALU|Add0~95_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~291_q\)) 
-- # (!\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~163_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~291_q\,
	datab => \u_Datapath|u_ALU|Add0~97_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~163_q\,
	datad => \u_Datapath|u_ALU|Add0~95_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9421_combout\);

-- Location: FF_X11_Y15_N31
\u_Datapath|u_Data_Memory|w_Memory~547\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux37~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9711_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~547_q\);

-- Location: LCCOMB_X11_Y15_N30
\u_Datapath|u_Data_Memory|w_Memory~9422\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9422_combout\ = (\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9421_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~547_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9421_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~419_q\)))) # (!\u_Datapath|u_ALU|Add0~97_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9421_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~419_q\,
	datab => \u_Datapath|u_ALU|Add0~97_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~547_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9421_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9422_combout\);

-- Location: FF_X23_Y12_N31
\u_Datapath|u_Data_Memory|w_Memory~1763\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1763feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9712_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1763_q\);

-- Location: FF_X25_Y21_N7
\u_Datapath|u_Data_Memory|w_Memory~1891\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1891feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9717_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1891_q\);

-- Location: FF_X18_Y20_N25
\u_Datapath|u_Data_Memory|w_Memory~1667\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1667feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9720_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1667_q\);

-- Location: FF_X25_Y18_N9
\u_Datapath|u_Data_Memory|w_Memory~2051\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux37~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9725_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~2051_q\);

-- Location: FF_X24_Y18_N13
\u_Datapath|u_Data_Memory|w_Memory~2019\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux37~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9724_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~2019_q\);

-- Location: FF_X24_Y18_N3
\u_Datapath|u_Data_Memory|w_Memory~1987\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux37~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9726_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1987_q\);

-- Location: LCCOMB_X24_Y18_N2
\u_Datapath|u_Data_Memory|w_Memory~9432\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9432_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~2019_q\) # ((\u_Datapath|u_ALU|Add0~93_combout\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~1987_q\ & !\u_Datapath|u_ALU|Add0~93_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~2019_q\,
	datab => \u_Datapath|u_ALU|Add0~91_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1987_q\,
	datad => \u_Datapath|u_ALU|Add0~93_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9432_combout\);

-- Location: FF_X22_Y18_N17
\u_Datapath|u_Data_Memory|w_Memory~2083\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Register_File|Mux37~1_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9727_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~2083_q\);

-- Location: LCCOMB_X25_Y18_N8
\u_Datapath|u_Data_Memory|w_Memory~9433\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9433_combout\ = (\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9432_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~2083_q\)) # (!\u_Datapath|u_Data_Memory|w_Memory~9432_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~2051_q\))))) # (!\u_Datapath|u_ALU|Add0~93_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9432_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~93_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~2083_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~2051_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9432_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9433_combout\);

-- Location: FF_X23_Y19_N7
\u_Datapath|u_Data_Memory|w_Memory~1796\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux36~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9713_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1796_q\);

-- Location: FF_X20_Y8_N9
\u_Datapath|u_Data_Memory|w_Memory~1252\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1252feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9655_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1252_q\);

-- Location: FF_X27_Y13_N5
\u_Datapath|u_Data_Memory|w_Memory~292\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~292feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9702_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~292_q\);

-- Location: FF_X25_Y11_N23
\u_Datapath|u_Data_Memory|w_Memory~1828\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1828feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9715_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1828_q\);

-- Location: FF_X13_Y18_N13
\u_Datapath|u_Data_Memory|w_Memory~1380\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux36~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9650_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1380_q\);

-- Location: FF_X21_Y9_N9
\u_Datapath|u_Data_Memory|w_Memory~868\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~868feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9680_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~868_q\);

-- Location: FF_X13_Y18_N3
\u_Datapath|u_Data_Memory|w_Memory~356\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux36~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9695_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~356_q\);

-- Location: LCCOMB_X13_Y18_N2
\u_Datapath|u_Data_Memory|w_Memory~9446\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9446_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & (((\u_Datapath|u_ALU|Add0~99_combout\)))) # (!\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_ALU|Add0~99_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~868_q\)) # (!\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~356_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~868_q\,
	datab => \u_Datapath|u_ALU|Add0~101_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~356_q\,
	datad => \u_Datapath|u_ALU|Add0~99_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9446_combout\);

-- Location: FF_X13_Y13_N27
\u_Datapath|u_Data_Memory|w_Memory~1892\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1892feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9717_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1892_q\);

-- Location: LCCOMB_X13_Y18_N12
\u_Datapath|u_Data_Memory|w_Memory~9447\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9447_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9446_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~1892_q\)) # (!\u_Datapath|u_Data_Memory|w_Memory~9446_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~1380_q\))))) # (!\u_Datapath|u_ALU|Add0~101_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9446_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1892_q\,
	datab => \u_Datapath|u_ALU|Add0~101_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1380_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9446_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9447_combout\);

-- Location: FF_X21_Y15_N13
\u_Datapath|u_Data_Memory|w_Memory~900\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~900feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9679_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~900_q\);

-- Location: FF_X24_Y22_N13
\u_Datapath|u_Data_Memory|w_Memory~1412\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1412feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9648_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1412_q\);

-- Location: FF_X16_Y12_N23
\u_Datapath|u_Data_Memory|w_Memory~932\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~932feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9683_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~932_q\);

-- Location: FF_X20_Y9_N15
\u_Datapath|u_Data_Memory|w_Memory~1636\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1636feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9721_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1636_q\);

-- Location: FF_X27_Y15_N19
\u_Datapath|u_Data_Memory|w_Memory~1188\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1188feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9665_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1188_q\);

-- Location: FF_X18_Y9_N9
\u_Datapath|u_Data_Memory|w_Memory~676\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~676feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9689_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~676_q\);

-- Location: FF_X23_Y13_N21
\u_Datapath|u_Data_Memory|w_Memory~1060\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1060feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9693_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1060_q\);

-- Location: FF_X22_Y18_N23
\u_Datapath|u_Data_Memory|w_Memory~2084\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Register_File|Mux36~1_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9727_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~2084_q\);

-- Location: FF_X23_Y22_N25
\u_Datapath|u_Data_Memory|w_Memory~1413\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1413feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9648_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1413_q\);

-- Location: FF_X21_Y16_N13
\u_Datapath|u_Data_Memory|w_Memory~1285\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1285feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9657_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1285_q\);

-- Location: FF_X14_Y18_N11
\u_Datapath|u_Data_Memory|w_Memory~1317\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux35~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9660_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1317_q\);

-- Location: FF_X12_Y14_N11
\u_Datapath|u_Data_Memory|w_Memory~1445\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1445feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9653_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1445_q\);

-- Location: FF_X13_Y15_N5
\u_Datapath|u_Data_Memory|w_Memory~1189\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux35~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9665_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1189_q\);

-- Location: LCCOMB_X13_Y15_N4
\u_Datapath|u_Data_Memory|w_Memory~9485\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9485_combout\ = (\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1445_q\) # ((\u_Datapath|u_ALU|Add0~95_combout\)))) # (!\u_Datapath|u_ALU|Add0~97_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~1189_q\ & !\u_Datapath|u_ALU|Add0~95_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1445_q\,
	datab => \u_Datapath|u_ALU|Add0~97_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1189_q\,
	datad => \u_Datapath|u_ALU|Add0~95_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9485_combout\);

-- Location: FF_X13_Y15_N27
\u_Datapath|u_Data_Memory|w_Memory~1573\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1573feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9669_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1573_q\);

-- Location: LCCOMB_X14_Y18_N10
\u_Datapath|u_Data_Memory|w_Memory~9486\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9486_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9485_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~1573_q\)) # (!\u_Datapath|u_Data_Memory|w_Memory~9485_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~1317_q\))))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9485_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1573_q\,
	datab => \u_Datapath|u_ALU|Add0~95_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1317_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9485_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9486_combout\);

-- Location: FF_X16_Y17_N25
\u_Datapath|u_Data_Memory|w_Memory~901\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux35~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9679_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~901_q\);

-- Location: FF_X15_Y21_N21
\u_Datapath|u_Data_Memory|w_Memory~773\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~773feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9675_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~773_q\);

-- Location: FF_X19_Y19_N11
\u_Datapath|u_Data_Memory|w_Memory~645\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux35~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9685_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~645_q\);

-- Location: LCCOMB_X19_Y19_N10
\u_Datapath|u_Data_Memory|w_Memory~9488\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9488_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~773_q\) # ((\u_Datapath|u_ALU|Add0~97_combout\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~645_q\ & !\u_Datapath|u_ALU|Add0~97_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~95_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~773_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~645_q\,
	datad => \u_Datapath|u_ALU|Add0~97_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9488_combout\);

-- Location: FF_X16_Y21_N21
\u_Datapath|u_Data_Memory|w_Memory~1029\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1029feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9691_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1029_q\);

-- Location: LCCOMB_X16_Y17_N24
\u_Datapath|u_Data_Memory|w_Memory~9489\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9489_combout\ = (\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9488_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~1029_q\)) # (!\u_Datapath|u_Data_Memory|w_Memory~9488_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~901_q\))))) # (!\u_Datapath|u_ALU|Add0~97_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9488_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~97_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1029_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~901_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9488_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9489_combout\);

-- Location: FF_X21_Y22_N3
\u_Datapath|u_Data_Memory|w_Memory~869\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux35~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9680_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~869_q\);

-- Location: FF_X14_Y21_N23
\u_Datapath|u_Data_Memory|w_Memory~709\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~709feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9676_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~709_q\);

-- Location: FF_X14_Y10_N31
\u_Datapath|u_Data_Memory|w_Memory~805\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~805feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9677_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~805_q\);

-- Location: FF_X15_Y10_N13
\u_Datapath|u_Data_Memory|w_Memory~933\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~933feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9683_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~933_q\);

-- Location: FF_X13_Y18_N1
\u_Datapath|u_Data_Memory|w_Memory~357\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~357feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9695_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~357_q\);

-- Location: FF_X16_Y20_N23
\u_Datapath|u_Data_Memory|w_Memory~485\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~485feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9708_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~485_q\);

-- Location: FF_X11_Y17_N1
\u_Datapath|u_Data_Memory|w_Memory~325\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~325feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9696_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~325_q\);

-- Location: FF_X13_Y16_N3
\u_Datapath|u_Data_Memory|w_Memory~197\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~197feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9701_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~197_q\);

-- Location: FF_X11_Y16_N31
\u_Datapath|u_Data_Memory|w_Memory~421\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~421feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9697_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~421_q\);

-- Location: FF_X24_Y21_N17
\u_Datapath|u_Data_Memory|w_Memory~1925\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux35~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9716_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1925_q\);

-- Location: FF_X25_Y21_N19
\u_Datapath|u_Data_Memory|w_Memory~1893\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1893feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9717_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1893_q\);

-- Location: FF_X24_Y21_N11
\u_Datapath|u_Data_Memory|w_Memory~1861\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux35~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9718_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1861_q\);

-- Location: LCCOMB_X24_Y21_N10
\u_Datapath|u_Data_Memory|w_Memory~9509\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9509_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1893_q\) # ((\u_Datapath|u_ALU|Add0~93_combout\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~1861_q\ & !\u_Datapath|u_ALU|Add0~93_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1893_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1861_q\,
	datad => \u_Datapath|u_ALU|Add0~93_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9509_combout\);

-- Location: FF_X25_Y21_N25
\u_Datapath|u_Data_Memory|w_Memory~1957\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1957feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9719_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1957_q\);

-- Location: LCCOMB_X24_Y21_N16
\u_Datapath|u_Data_Memory|w_Memory~9510\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9510_combout\ = (\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9509_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~1957_q\)) # (!\u_Datapath|u_Data_Memory|w_Memory~9509_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~1925_q\))))) # (!\u_Datapath|u_ALU|Add0~93_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9509_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~93_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1957_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1925_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9509_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9510_combout\);

-- Location: FF_X12_Y11_N1
\u_Datapath|u_Data_Memory|w_Memory~1669\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1669feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9720_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1669_q\);

-- Location: FF_X11_Y19_N17
\u_Datapath|u_Data_Memory|w_Memory~1637\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1637feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9721_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1637_q\);

-- Location: FF_X24_Y18_N21
\u_Datapath|u_Data_Memory|w_Memory~2021\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~2021feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9724_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~2021_q\);

-- Location: FF_X24_Y18_N31
\u_Datapath|u_Data_Memory|w_Memory~1989\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1989feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9726_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1989_q\);

-- Location: FF_X17_Y10_N27
\u_Datapath|u_Data_Memory|w_Memory~870\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux34~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9680_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~870_q\);

-- Location: FF_X25_Y14_N15
\u_Datapath|u_Data_Memory|w_Memory~902\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~902feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9679_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~902_q\);

-- Location: FF_X17_Y11_N31
\u_Datapath|u_Data_Memory|w_Memory~838\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux34~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9682_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~838_q\);

-- Location: LCCOMB_X17_Y11_N30
\u_Datapath|u_Data_Memory|w_Memory~9520\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9520_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & (((\u_Datapath|u_ALU|Add0~93_combout\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_ALU|Add0~93_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~902_q\)) 
-- # (!\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~838_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~902_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~838_q\,
	datad => \u_Datapath|u_ALU|Add0~93_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9520_combout\);

-- Location: FF_X16_Y12_N29
\u_Datapath|u_Data_Memory|w_Memory~934\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~934feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9683_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~934_q\);

-- Location: LCCOMB_X17_Y10_N26
\u_Datapath|u_Data_Memory|w_Memory~9521\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9521_combout\ = (\u_Datapath|u_Data_Memory|w_Memory~9520_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~934_q\) # ((!\u_Datapath|u_ALU|Add0~91_combout\)))) # (!\u_Datapath|u_Data_Memory|w_Memory~9520_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~870_q\ & \u_Datapath|u_ALU|Add0~91_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~9520_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~934_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~870_q\,
	datad => \u_Datapath|u_ALU|Add0~91_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9521_combout\);

-- Location: FF_X24_Y19_N11
\u_Datapath|u_Data_Memory|w_Memory~1286\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1286feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9657_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1286_q\);

-- Location: FF_X14_Y17_N25
\u_Datapath|u_Data_Memory|w_Memory~1318\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1318feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9660_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1318_q\);

-- Location: FF_X18_Y12_N9
\u_Datapath|u_Data_Memory|w_Memory~646\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux34~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9685_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~646_q\);

-- Location: FF_X17_Y9_N3
\u_Datapath|u_Data_Memory|w_Memory~1158\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1158feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9662_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1158_q\);

-- Location: FF_X18_Y12_N11
\u_Datapath|u_Data_Memory|w_Memory~134\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux34~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9704_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~134_q\);

-- Location: LCCOMB_X18_Y12_N10
\u_Datapath|u_Data_Memory|w_Memory~9540\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9540_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_ALU|Add0~101_combout\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_ALU|Add0~101_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1158_q\)) # (!\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~134_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1158_q\,
	datab => \u_Datapath|u_ALU|Add0~99_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~134_q\,
	datad => \u_Datapath|u_ALU|Add0~101_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9540_combout\);

-- Location: FF_X18_Y20_N27
\u_Datapath|u_Data_Memory|w_Memory~1670\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1670feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9720_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1670_q\);

-- Location: LCCOMB_X18_Y12_N8
\u_Datapath|u_Data_Memory|w_Memory~9541\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9541_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9540_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~1670_q\)) # (!\u_Datapath|u_Data_Memory|w_Memory~9540_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~646_q\))))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9540_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1670_q\,
	datab => \u_Datapath|u_ALU|Add0~99_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~646_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9540_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9541_combout\);

-- Location: FF_X18_Y9_N15
\u_Datapath|u_Data_Memory|w_Memory~614\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~614feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9687_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~614_q\);

-- Location: FF_X21_Y13_N3
\u_Datapath|u_Data_Memory|w_Memory~582\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~582feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9688_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~582_q\);

-- Location: FF_X27_Y15_N21
\u_Datapath|u_Data_Memory|w_Memory~1190\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1190feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9665_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1190_q\);

-- Location: FF_X25_Y18_N1
\u_Datapath|u_Data_Memory|w_Memory~2054\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~2054feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9725_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~2054_q\);

-- Location: FF_X27_Y18_N31
\u_Datapath|u_Data_Memory|w_Memory~998\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~998feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9690_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~998_q\);

-- Location: FF_X22_Y20_N15
\u_Datapath|u_Data_Memory|w_Memory~1510\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1510feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9666_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1510_q\);

-- Location: FF_X24_Y17_N15
\u_Datapath|u_Data_Memory|w_Memory~486\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux34~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9708_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~486_q\);

-- Location: LCCOMB_X24_Y17_N14
\u_Datapath|u_Data_Memory|w_Memory~9553\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9553_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_ALU|Add0~101_combout\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_ALU|Add0~101_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1510_q\)) # (!\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~486_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~99_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1510_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~486_q\,
	datad => \u_Datapath|u_ALU|Add0~101_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9553_combout\);

-- Location: FF_X24_Y17_N21
\u_Datapath|u_Data_Memory|w_Memory~2022\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux34~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9724_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~2022_q\);

-- Location: LCCOMB_X24_Y17_N20
\u_Datapath|u_Data_Memory|w_Memory~9554\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9554_combout\ = (\u_Datapath|u_Data_Memory|w_Memory~9553_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~2022_q\) # (!\u_Datapath|u_ALU|Add0~99_combout\)))) # (!\u_Datapath|u_Data_Memory|w_Memory~9553_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~998_q\ & ((\u_Datapath|u_ALU|Add0~99_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~998_q\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~9553_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~2022_q\,
	datad => \u_Datapath|u_ALU|Add0~99_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9554_combout\);

-- Location: FF_X13_Y14_N11
\u_Datapath|u_Data_Memory|w_Memory~1478\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1478feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9668_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1478_q\);

-- Location: FF_X19_Y18_N29
\u_Datapath|u_Data_Memory|w_Memory~966\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux34~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9692_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~966_q\);

-- Location: FF_X23_Y17_N9
\u_Datapath|u_Data_Memory|w_Memory~454\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux34~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9710_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~454_q\);

-- Location: LCCOMB_X23_Y17_N8
\u_Datapath|u_Data_Memory|w_Memory~9555\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9555_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~966_q\) # ((\u_Datapath|u_ALU|Add0~101_combout\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~454_q\ & !\u_Datapath|u_ALU|Add0~101_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~99_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~966_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~454_q\,
	datad => \u_Datapath|u_ALU|Add0~101_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9555_combout\);

-- Location: FF_X23_Y17_N11
\u_Datapath|u_Data_Memory|w_Memory~1990\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux34~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9726_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1990_q\);

-- Location: LCCOMB_X23_Y17_N10
\u_Datapath|u_Data_Memory|w_Memory~9556\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9556_combout\ = (\u_Datapath|u_Data_Memory|w_Memory~9555_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~1990_q\) # (!\u_Datapath|u_ALU|Add0~101_combout\)))) # (!\u_Datapath|u_Data_Memory|w_Memory~9555_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1478_q\ & ((\u_Datapath|u_ALU|Add0~101_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1478_q\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~9555_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1990_q\,
	datad => \u_Datapath|u_ALU|Add0~101_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9556_combout\);

-- Location: LCCOMB_X21_Y14_N6
\u_Datapath|u_Data_Memory|w_Memory~9557\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9557_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_ALU|Add0~93_combout\) # ((\u_Datapath|u_Data_Memory|w_Memory~9554_combout\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & 
-- (!\u_Datapath|u_ALU|Add0~93_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~9556_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_ALU|Add0~93_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9556_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9554_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9557_combout\);

-- Location: FF_X22_Y10_N13
\u_Datapath|u_Data_Memory|w_Memory~1574\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1574feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9669_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1574_q\);

-- Location: FF_X17_Y14_N9
\u_Datapath|u_Data_Memory|w_Memory~2086\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux34~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9727_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~2086_q\);

-- Location: FF_X15_Y21_N25
\u_Datapath|u_Data_Memory|w_Memory~775\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux33~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9675_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~775_q\);

-- Location: FF_X21_Y15_N23
\u_Datapath|u_Data_Memory|w_Memory~903\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~903feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9679_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~903_q\);

-- Location: FF_X19_Y19_N5
\u_Datapath|u_Data_Memory|w_Memory~647\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux33~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9685_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~647_q\);

-- Location: LCCOMB_X19_Y19_N4
\u_Datapath|u_Data_Memory|w_Memory~9562\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9562_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & (((\u_Datapath|u_ALU|Add0~97_combout\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_ALU|Add0~97_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~903_q\)) 
-- # (!\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~647_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~95_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~903_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~647_q\,
	datad => \u_Datapath|u_ALU|Add0~97_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9562_combout\);

-- Location: FF_X16_Y21_N31
\u_Datapath|u_Data_Memory|w_Memory~1031\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1031feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9691_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1031_q\);

-- Location: LCCOMB_X15_Y21_N24
\u_Datapath|u_Data_Memory|w_Memory~9563\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9563_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9562_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~1031_q\)) # (!\u_Datapath|u_Data_Memory|w_Memory~9562_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~775_q\))))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9562_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1031_q\,
	datab => \u_Datapath|u_ALU|Add0~95_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~775_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9562_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9563_combout\);

-- Location: FF_X17_Y20_N19
\u_Datapath|u_Data_Memory|w_Memory~871\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~871feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9680_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~871_q\);

-- Location: FF_X16_Y22_N25
\u_Datapath|u_Data_Memory|w_Memory~743\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~743feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9672_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~743_q\);

-- Location: FF_X23_Y21_N23
\u_Datapath|u_Data_Memory|w_Memory~711\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~711feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9676_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~711_q\);

-- Location: FF_X15_Y9_N17
\u_Datapath|u_Data_Memory|w_Memory~1063\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1063feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9693_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1063_q\);

-- Location: FF_X21_Y19_N29
\u_Datapath|u_Data_Memory|w_Memory~1511\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1511feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9666_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1511_q\);

-- Location: FF_X22_Y21_N3
\u_Datapath|u_Data_Memory|w_Memory~1287\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1287feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9657_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1287_q\);

-- Location: FF_X23_Y22_N31
\u_Datapath|u_Data_Memory|w_Memory~1415\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1415feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9648_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1415_q\);

-- Location: FF_X12_Y14_N9
\u_Datapath|u_Data_Memory|w_Memory~1447\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1447feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9653_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1447_q\);

-- Location: FF_X14_Y18_N7
\u_Datapath|u_Data_Memory|w_Memory~1319\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1319feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9660_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1319_q\);

-- Location: FF_X13_Y15_N29
\u_Datapath|u_Data_Memory|w_Memory~1191\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux33~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9665_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1191_q\);

-- Location: LCCOMB_X13_Y15_N28
\u_Datapath|u_Data_Memory|w_Memory~9579\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9579_combout\ = (\u_Datapath|u_ALU|Add0~97_combout\ & (((\u_Datapath|u_ALU|Add0~95_combout\)))) # (!\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_ALU|Add0~95_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1319_q\)) # (!\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1191_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1319_q\,
	datab => \u_Datapath|u_ALU|Add0~97_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1191_q\,
	datad => \u_Datapath|u_ALU|Add0~95_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9579_combout\);

-- Location: FF_X13_Y15_N19
\u_Datapath|u_Data_Memory|w_Memory~1575\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux33~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9669_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1575_q\);

-- Location: LCCOMB_X13_Y15_N18
\u_Datapath|u_Data_Memory|w_Memory~9580\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9580_combout\ = (\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9579_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1575_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9579_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1447_q\)))) # (!\u_Datapath|u_ALU|Add0~97_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9579_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1447_q\,
	datab => \u_Datapath|u_ALU|Add0~97_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1575_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9579_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9580_combout\);

-- Location: FF_X12_Y21_N1
\u_Datapath|u_Data_Memory|w_Memory~231\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~231feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9699_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~231_q\);

-- Location: FF_X12_Y13_N17
\u_Datapath|u_Data_Memory|w_Memory~199\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~199feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9701_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~199_q\);

-- Location: FF_X11_Y17_N3
\u_Datapath|u_Data_Memory|w_Memory~327\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~327feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9696_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~327_q\);

-- Location: FF_X12_Y13_N15
\u_Datapath|u_Data_Memory|w_Memory~423\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~423feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9697_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~423_q\);

-- Location: FF_X11_Y16_N17
\u_Datapath|u_Data_Memory|w_Memory~295\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~295feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9702_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~295_q\);

-- Location: FF_X23_Y12_N1
\u_Datapath|u_Data_Memory|w_Memory~1767\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux33~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9712_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1767_q\);

-- Location: FF_X24_Y13_N1
\u_Datapath|u_Data_Memory|w_Memory~1799\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1799feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9713_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1799_q\);

-- Location: FF_X24_Y11_N5
\u_Datapath|u_Data_Memory|w_Memory~1735\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1735feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9714_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1735_q\);

-- Location: LCCOMB_X23_Y12_N6
\u_Datapath|u_Data_Memory|w_Memory~9593\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9593_combout\ = (\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1799_q\) # ((\u_Datapath|u_ALU|Add0~91_combout\)))) # (!\u_Datapath|u_ALU|Add0~93_combout\ & 
-- (((!\u_Datapath|u_ALU|Add0~91_combout\ & \u_Datapath|u_Data_Memory|w_Memory~1735_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1799_q\,
	datab => \u_Datapath|u_ALU|Add0~93_combout\,
	datac => \u_Datapath|u_ALU|Add0~91_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~1735_q\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9593_combout\);

-- Location: FF_X24_Y11_N3
\u_Datapath|u_Data_Memory|w_Memory~1831\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1831feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9715_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1831_q\);

-- Location: LCCOMB_X23_Y12_N0
\u_Datapath|u_Data_Memory|w_Memory~9594\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9594_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9593_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~1831_q\)) # (!\u_Datapath|u_Data_Memory|w_Memory~9593_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~1767_q\))))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9593_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1831_q\,
	datab => \u_Datapath|u_ALU|Add0~91_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1767_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9593_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9594_combout\);

-- Location: FF_X12_Y11_N9
\u_Datapath|u_Data_Memory|w_Memory~1671\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1671feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9720_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1671_q\);

-- Location: FF_X14_Y20_N27
\u_Datapath|u_Data_Memory|w_Memory~1639\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1639feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9721_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1639_q\);

-- Location: FF_X26_Y17_N7
\u_Datapath|u_Data_Memory|w_Memory~2055\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~2055feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9725_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~2055_q\);

-- Location: FF_X17_Y14_N11
\u_Datapath|u_Data_Memory|w_Memory~2087\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~2087feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9727_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~2087_q\);

-- Location: FF_X14_Y18_N17
\u_Datapath|u_Data_Memory|w_Memory~1256\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1256feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9655_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1256_q\);

-- Location: FF_X24_Y19_N19
\u_Datapath|u_Data_Memory|w_Memory~1288\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1288feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9657_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1288_q\);

-- Location: FF_X17_Y19_N11
\u_Datapath|u_Data_Memory|w_Memory~776\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~776feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9675_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~776_q\);

-- Location: FF_X23_Y19_N17
\u_Datapath|u_Data_Memory|w_Memory~264\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux32~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9700_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~264_q\);

-- Location: LCCOMB_X23_Y19_N16
\u_Datapath|u_Data_Memory|w_Memory~9606\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9606_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & (((\u_Datapath|u_ALU|Add0~99_combout\)))) # (!\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_ALU|Add0~99_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~776_q\)) # (!\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~264_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~101_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~776_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~264_q\,
	datad => \u_Datapath|u_ALU|Add0~99_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9606_combout\);

-- Location: FF_X23_Y19_N31
\u_Datapath|u_Data_Memory|w_Memory~1800\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux32~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9713_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1800_q\);

-- Location: LCCOMB_X23_Y19_N30
\u_Datapath|u_Data_Memory|w_Memory~9607\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9607_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9606_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1800_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9606_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1288_q\)))) # (!\u_Datapath|u_ALU|Add0~101_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9606_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~101_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1288_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1800_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9606_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9607_combout\);

-- Location: FF_X24_Y10_N29
\u_Datapath|u_Data_Memory|w_Memory~1224\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1224feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9658_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1224_q\);

-- Location: FF_X23_Y21_N5
\u_Datapath|u_Data_Memory|w_Memory~712\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~712feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9676_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~712_q\);

-- Location: FF_X24_Y15_N11
\u_Datapath|u_Data_Memory|w_Memory~200\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux32~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9701_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~200_q\);

-- Location: LCCOMB_X24_Y15_N10
\u_Datapath|u_Data_Memory|w_Memory~9608\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9608_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & (((\u_Datapath|u_ALU|Add0~99_combout\)))) # (!\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_ALU|Add0~99_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~712_q\)) # (!\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~200_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~101_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~712_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~200_q\,
	datad => \u_Datapath|u_ALU|Add0~99_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9608_combout\);

-- Location: FF_X24_Y15_N29
\u_Datapath|u_Data_Memory|w_Memory~1736\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux32~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9714_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1736_q\);

-- Location: LCCOMB_X24_Y15_N28
\u_Datapath|u_Data_Memory|w_Memory~9609\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9609_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9608_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1736_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9608_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1224_q\)))) # (!\u_Datapath|u_ALU|Add0~101_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9608_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~101_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1224_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1736_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9608_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9609_combout\);

-- Location: LCCOMB_X18_Y18_N22
\u_Datapath|u_Data_Memory|w_Memory~9610\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9610_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & (((\u_Datapath|u_ALU|Add0~93_combout\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_ALU|Add0~93_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~9607_combout\)) # (!\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9609_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~9607_combout\,
	datac => \u_Datapath|u_ALU|Add0~93_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9609_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9610_combout\);

-- Location: FF_X14_Y18_N19
\u_Datapath|u_Data_Memory|w_Memory~1320\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1320feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9660_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1320_q\);

-- Location: FF_X25_Y12_N31
\u_Datapath|u_Data_Memory|w_Memory~1448\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1448feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9653_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1448_q\);

-- Location: FF_X21_Y9_N25
\u_Datapath|u_Data_Memory|w_Memory~872\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~872feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9680_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~872_q\);

-- Location: FF_X25_Y14_N21
\u_Datapath|u_Data_Memory|w_Memory~904\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~904feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9679_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~904_q\);

-- Location: FF_X17_Y11_N3
\u_Datapath|u_Data_Memory|w_Memory~840\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux32~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9682_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~840_q\);

-- Location: LCCOMB_X17_Y11_N2
\u_Datapath|u_Data_Memory|w_Memory~9616\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9616_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & (((\u_Datapath|u_ALU|Add0~93_combout\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_ALU|Add0~93_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~904_q\)) 
-- # (!\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~840_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~904_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~840_q\,
	datad => \u_Datapath|u_ALU|Add0~93_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9616_combout\);

-- Location: FF_X17_Y11_N17
\u_Datapath|u_Data_Memory|w_Memory~936\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux32~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9683_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~936_q\);

-- Location: LCCOMB_X17_Y11_N16
\u_Datapath|u_Data_Memory|w_Memory~9617\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9617_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9616_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~936_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9616_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~872_q\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9616_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~872_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~936_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9616_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9617_combout\);

-- Location: FF_X17_Y22_N3
\u_Datapath|u_Data_Memory|w_Memory~392\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~392feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9694_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~392_q\);

-- Location: FF_X13_Y18_N11
\u_Datapath|u_Data_Memory|w_Memory~360\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~360feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9695_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~360_q\);

-- Location: FF_X15_Y17_N9
\u_Datapath|u_Data_Memory|w_Memory~328\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux32~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9696_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~328_q\);

-- Location: LCCOMB_X15_Y17_N8
\u_Datapath|u_Data_Memory|w_Memory~9618\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9618_combout\ = (\u_Datapath|u_ALU|Add0~93_combout\ & (\u_Datapath|u_ALU|Add0~91_combout\)) # (!\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~360_q\))) # 
-- (!\u_Datapath|u_ALU|Add0~91_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~328_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~93_combout\,
	datab => \u_Datapath|u_ALU|Add0~91_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~328_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~360_q\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9618_combout\);

-- Location: FF_X15_Y17_N7
\u_Datapath|u_Data_Memory|w_Memory~424\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux32~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9697_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~424_q\);

-- Location: LCCOMB_X15_Y17_N6
\u_Datapath|u_Data_Memory|w_Memory~9619\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9619_combout\ = (\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9618_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~424_q\)) # (!\u_Datapath|u_Data_Memory|w_Memory~9618_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~392_q\))))) # (!\u_Datapath|u_ALU|Add0~93_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~9618_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~93_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~9618_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~424_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~392_q\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9619_combout\);

-- Location: LCCOMB_X18_Y18_N26
\u_Datapath|u_Data_Memory|w_Memory~9620\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9620_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & (((\u_Datapath|u_ALU|Add0~99_combout\)))) # (!\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_ALU|Add0~99_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~9617_combout\)) # (!\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9619_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~9617_combout\,
	datab => \u_Datapath|u_ALU|Add0~101_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9619_combout\,
	datad => \u_Datapath|u_ALU|Add0~99_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9620_combout\);

-- Location: FF_X25_Y21_N11
\u_Datapath|u_Data_Memory|w_Memory~1896\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1896feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9717_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1896_q\);

-- Location: FF_X18_Y12_N13
\u_Datapath|u_Data_Memory|w_Memory~648\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~648feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9685_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~648_q\);

-- Location: FF_X24_Y16_N31
\u_Datapath|u_Data_Memory|w_Memory~1096\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1096feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9664_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1096_q\);

-- Location: FF_X19_Y11_N25
\u_Datapath|u_Data_Memory|w_Memory~584\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~584feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9688_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~584_q\);

-- Location: FF_X18_Y9_N21
\u_Datapath|u_Data_Memory|w_Memory~680\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~680feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9689_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~680_q\);

-- Location: FF_X27_Y15_N27
\u_Datapath|u_Data_Memory|w_Memory~1192\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1192feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9665_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1192_q\);

-- Location: FF_X23_Y15_N21
\u_Datapath|u_Data_Memory|w_Memory~168\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux32~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9707_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~168_q\);

-- Location: LCCOMB_X23_Y15_N20
\u_Datapath|u_Data_Memory|w_Memory~9631\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9631_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_ALU|Add0~101_combout\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_ALU|Add0~101_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1192_q\)) # (!\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~168_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~99_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1192_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~168_q\,
	datad => \u_Datapath|u_ALU|Add0~101_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9631_combout\);

-- Location: FF_X23_Y15_N7
\u_Datapath|u_Data_Memory|w_Memory~1704\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux32~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9723_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1704_q\);

-- Location: LCCOMB_X23_Y15_N6
\u_Datapath|u_Data_Memory|w_Memory~9632\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9632_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9631_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1704_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9631_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~680_q\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9631_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~99_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~680_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1704_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9631_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9632_combout\);

-- Location: FF_X16_Y21_N29
\u_Datapath|u_Data_Memory|w_Memory~1032\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux32~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9691_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1032_q\);

-- Location: FF_X19_Y21_N29
\u_Datapath|u_Data_Memory|w_Memory~1544\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1544feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9667_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1544_q\);

-- Location: FF_X15_Y19_N15
\u_Datapath|u_Data_Memory|w_Memory~520\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux32~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9709_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~520_q\);

-- Location: LCCOMB_X15_Y19_N14
\u_Datapath|u_Data_Memory|w_Memory~9635\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9635_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_ALU|Add0~101_combout\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_ALU|Add0~101_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1544_q\)) # (!\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~520_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1544_q\,
	datab => \u_Datapath|u_ALU|Add0~99_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~520_q\,
	datad => \u_Datapath|u_ALU|Add0~101_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9635_combout\);

-- Location: FF_X16_Y21_N19
\u_Datapath|u_Data_Memory|w_Memory~2056\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~2056feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9725_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~2056_q\);

-- Location: LCCOMB_X16_Y21_N28
\u_Datapath|u_Data_Memory|w_Memory~9636\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9636_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9635_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~2056_q\)) # (!\u_Datapath|u_Data_Memory|w_Memory~9635_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~1032_q\))))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9635_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~99_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~2056_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1032_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9635_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9636_combout\);

-- Location: FF_X22_Y20_N13
\u_Datapath|u_Data_Memory|w_Memory~1512\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1512feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9666_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1512_q\);

-- Location: FF_X20_Y20_N31
\u_Datapath|u_Data_Memory|w_Memory~1000\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1000feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9690_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1000_q\);

-- Location: FF_X25_Y19_N13
\u_Datapath|u_Data_Memory|w_Memory~488\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux32~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9708_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~488_q\);

-- Location: LCCOMB_X25_Y19_N12
\u_Datapath|u_Data_Memory|w_Memory~9637\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9637_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1000_q\) # ((\u_Datapath|u_ALU|Add0~101_combout\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~488_q\ & !\u_Datapath|u_ALU|Add0~101_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1000_q\,
	datab => \u_Datapath|u_ALU|Add0~99_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~488_q\,
	datad => \u_Datapath|u_ALU|Add0~101_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9637_combout\);

-- Location: FF_X25_Y19_N31
\u_Datapath|u_Data_Memory|w_Memory~2024\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux32~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9724_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~2024_q\);

-- Location: LCCOMB_X25_Y19_N30
\u_Datapath|u_Data_Memory|w_Memory~9638\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9638_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9637_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~2024_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9637_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1512_q\)))) # (!\u_Datapath|u_ALU|Add0~101_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9637_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1512_q\,
	datab => \u_Datapath|u_ALU|Add0~101_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~2024_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9637_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9638_combout\);

-- Location: FF_X19_Y18_N11
\u_Datapath|u_Data_Memory|w_Memory~968\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~968feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9692_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~968_q\);

-- Location: FF_X23_Y13_N17
\u_Datapath|u_Data_Memory|w_Memory~1064\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1064feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9693_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1064_q\);

-- Location: FF_X24_Y13_N31
\u_Datapath|u_Data_Memory|w_Memory~2088\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~2088feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9727_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~2088_q\);

-- Location: FF_X21_Y18_N7
\u_Datapath|u_Register_File|w_Register_File[8][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Mux_Register_File|o_DOUT[8]~10_combout\,
	clrn => \ALT_INV_i_Rst~inputclkctrl_outclk\,
	ena => \u_Datapath|u_Register_File|w_Register_File[8][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Register_File|w_Register_File[8][8]~q\);

-- Location: FF_X22_Y18_N27
\u_Datapath|u_Register_File|w_Register_File[9][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Mux_Register_File|o_DOUT[8]~10_combout\,
	clrn => \ALT_INV_i_Rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \u_Datapath|u_Register_File|w_Register_File[9][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Register_File|w_Register_File[9][8]~q\);

-- Location: LCCOMB_X22_Y18_N26
\u_Datapath|u_Register_File|Mux55~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Register_File|Mux55~0_combout\ = (\u_Datapath|u_PC|w_Q\(3) & (\u_Datapath|u_Register_File|w_Register_File[8][8]~q\)) # (!\u_Datapath|u_PC|w_Q\(3) & ((\u_Datapath|u_PC|w_Q\(4) & (\u_Datapath|u_Register_File|w_Register_File[8][8]~q\)) # 
-- (!\u_Datapath|u_PC|w_Q\(4) & ((\u_Datapath|u_Register_File|w_Register_File[9][8]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_PC|w_Q\(3),
	datab => \u_Datapath|u_Register_File|w_Register_File[8][8]~q\,
	datac => \u_Datapath|u_Register_File|w_Register_File[9][8]~q\,
	datad => \u_Datapath|u_PC|w_Q\(4),
	combout => \u_Datapath|u_Register_File|Mux55~0_combout\);

-- Location: FF_X20_Y12_N21
\u_Datapath|u_Register_File|w_Register_File[9][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Mux_Register_File|o_DOUT[9]~11_combout\,
	clrn => \ALT_INV_i_Rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \u_Datapath|u_Register_File|w_Register_File[9][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Register_File|w_Register_File[9][9]~q\);

-- Location: FF_X20_Y17_N27
\u_Datapath|u_Register_File|w_Register_File[9][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Mux_Register_File|o_DOUT[11]~13_combout\,
	clrn => \ALT_INV_i_Rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \u_Datapath|u_Register_File|w_Register_File[9][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Register_File|w_Register_File[9][11]~q\);

-- Location: FF_X22_Y15_N5
\u_Datapath|u_Register_File|w_Register_File[8][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Mux_Register_File|o_DOUT[13]~15_combout\,
	clrn => \ALT_INV_i_Rst~inputclkctrl_outclk\,
	ena => \u_Datapath|u_Register_File|w_Register_File[8][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Register_File|w_Register_File[8][13]~q\);

-- Location: FF_X22_Y15_N3
\u_Datapath|u_Register_File|w_Register_File[9][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Mux_Register_File|o_DOUT[13]~15_combout\,
	clrn => \ALT_INV_i_Rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \u_Datapath|u_Register_File|w_Register_File[9][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Register_File|w_Register_File[9][13]~q\);

-- Location: LCCOMB_X22_Y15_N2
\u_Datapath|u_Register_File|Mux50~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Register_File|Mux50~0_combout\ = (\u_Datapath|u_PC|w_Q\(3) & (\u_Datapath|u_Register_File|w_Register_File[8][13]~q\)) # (!\u_Datapath|u_PC|w_Q\(3) & ((\u_Datapath|u_PC|w_Q\(4) & (\u_Datapath|u_Register_File|w_Register_File[8][13]~q\)) # 
-- (!\u_Datapath|u_PC|w_Q\(4) & ((\u_Datapath|u_Register_File|w_Register_File[9][13]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_PC|w_Q\(3),
	datab => \u_Datapath|u_Register_File|w_Register_File[8][13]~q\,
	datac => \u_Datapath|u_Register_File|w_Register_File[9][13]~q\,
	datad => \u_Datapath|u_PC|w_Q\(4),
	combout => \u_Datapath|u_Register_File|Mux50~0_combout\);

-- Location: FF_X22_Y15_N13
\u_Datapath|u_Register_File|w_Register_File[8][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Mux_Register_File|o_DOUT[15]~17_combout\,
	clrn => \ALT_INV_i_Rst~inputclkctrl_outclk\,
	ena => \u_Datapath|u_Register_File|w_Register_File[8][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Register_File|w_Register_File[8][15]~q\);

-- Location: FF_X19_Y16_N7
\u_Datapath|u_Register_File|w_Register_File[0][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Mux_Register_File|o_DOUT[18]~20_combout\,
	clrn => \ALT_INV_i_Rst~inputclkctrl_outclk\,
	ena => \u_Datapath|u_Register_File|w_Register_File[0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Register_File|w_Register_File[0][18]~q\);

-- Location: FF_X19_Y16_N9
\u_Datapath|u_Register_File|w_Register_File[8][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Mux_Register_File|o_DOUT[20]~22_combout\,
	clrn => \ALT_INV_i_Rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \u_Datapath|u_Register_File|w_Register_File[8][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Register_File|w_Register_File[8][20]~q\);

-- Location: FF_X19_Y16_N17
\u_Datapath|u_Register_File|w_Register_File[8][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Mux_Register_File|o_DOUT[21]~23_combout\,
	clrn => \ALT_INV_i_Rst~inputclkctrl_outclk\,
	ena => \u_Datapath|u_Register_File|w_Register_File[8][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Register_File|w_Register_File[8][21]~q\);

-- Location: FF_X20_Y16_N17
\u_Datapath|u_Register_File|w_Register_File[9][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Mux_Register_File|o_DOUT[21]~23_combout\,
	clrn => \ALT_INV_i_Rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \u_Datapath|u_Register_File|w_Register_File[9][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Register_File|w_Register_File[9][21]~q\);

-- Location: LCCOMB_X20_Y16_N16
\u_Datapath|u_Register_File|Mux42~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Register_File|Mux42~0_combout\ = (\u_Datapath|u_PC|w_Q\(3) & (\u_Datapath|u_Register_File|w_Register_File[8][21]~q\)) # (!\u_Datapath|u_PC|w_Q\(3) & ((\u_Datapath|u_PC|w_Q\(4) & (\u_Datapath|u_Register_File|w_Register_File[8][21]~q\)) # 
-- (!\u_Datapath|u_PC|w_Q\(4) & ((\u_Datapath|u_Register_File|w_Register_File[9][21]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Register_File|w_Register_File[8][21]~q\,
	datab => \u_Datapath|u_PC|w_Q\(3),
	datac => \u_Datapath|u_Register_File|w_Register_File[9][21]~q\,
	datad => \u_Datapath|u_PC|w_Q\(4),
	combout => \u_Datapath|u_Register_File|Mux42~0_combout\);

-- Location: FF_X18_Y14_N23
\u_Datapath|u_Register_File|w_Register_File[8][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Register_File|w_Register_File[8][22]~feeder_combout\,
	clrn => \ALT_INV_i_Rst~inputclkctrl_outclk\,
	ena => \u_Datapath|u_Register_File|w_Register_File[8][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Register_File|w_Register_File[8][22]~q\);

-- Location: FF_X22_Y18_N1
\u_Datapath|u_Register_File|w_Register_File[9][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Mux_Register_File|o_DOUT[22]~24_combout\,
	clrn => \ALT_INV_i_Rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \u_Datapath|u_Register_File|w_Register_File[9][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Register_File|w_Register_File[9][22]~q\);

-- Location: LCCOMB_X22_Y18_N0
\u_Datapath|u_Register_File|Mux41~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Register_File|Mux41~0_combout\ = (\u_Datapath|u_PC|w_Q\(4) & (\u_Datapath|u_Register_File|w_Register_File[8][22]~q\)) # (!\u_Datapath|u_PC|w_Q\(4) & ((\u_Datapath|u_PC|w_Q\(3) & (\u_Datapath|u_Register_File|w_Register_File[8][22]~q\)) # 
-- (!\u_Datapath|u_PC|w_Q\(3) & ((\u_Datapath|u_Register_File|w_Register_File[9][22]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Register_File|w_Register_File[8][22]~q\,
	datab => \u_Datapath|u_PC|w_Q\(4),
	datac => \u_Datapath|u_Register_File|w_Register_File[9][22]~q\,
	datad => \u_Datapath|u_PC|w_Q\(3),
	combout => \u_Datapath|u_Register_File|Mux41~0_combout\);

-- Location: FF_X23_Y18_N5
\u_Datapath|u_Register_File|w_Register_File[8][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Register_File|w_Register_File[8][24]~feeder_combout\,
	clrn => \ALT_INV_i_Rst~inputclkctrl_outclk\,
	ena => \u_Datapath|u_Register_File|w_Register_File[8][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Register_File|w_Register_File[8][24]~q\);

-- Location: FF_X23_Y18_N21
\u_Datapath|u_Register_File|w_Register_File[8][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Register_File|w_Register_File[8][25]~feeder_combout\,
	clrn => \ALT_INV_i_Rst~inputclkctrl_outclk\,
	ena => \u_Datapath|u_Register_File|w_Register_File[8][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Register_File|w_Register_File[8][25]~q\);

-- Location: FF_X18_Y14_N15
\u_Datapath|u_Register_File|w_Register_File[0][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Mux_Register_File|o_DOUT[26]~28_combout\,
	clrn => \ALT_INV_i_Rst~inputclkctrl_outclk\,
	ena => \u_Datapath|u_Register_File|w_Register_File[0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Register_File|w_Register_File[0][26]~q\);

-- Location: FF_X21_Y18_N17
\u_Datapath|u_Register_File|w_Register_File[0][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Mux_Register_File|o_DOUT[28]~30_combout\,
	clrn => \ALT_INV_i_Rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \u_Datapath|u_Register_File|w_Register_File[0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Register_File|w_Register_File[0][28]~q\);

-- Location: FF_X16_Y13_N27
\u_Datapath|u_Register_File|w_Register_File[8][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Register_File|w_Register_File[8][30]~feeder_combout\,
	clrn => \ALT_INV_i_Rst~inputclkctrl_outclk\,
	ena => \u_Datapath|u_Register_File|w_Register_File[8][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Register_File|w_Register_File[8][30]~q\);

-- Location: FF_X18_Y14_N7
\u_Datapath|u_Register_File|w_Register_File[0][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Register_File|w_Register_File[0][31]~feeder_combout\,
	clrn => \ALT_INV_i_Rst~inputclkctrl_outclk\,
	ena => \u_Datapath|u_Register_File|w_Register_File[0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Register_File|w_Register_File[0][31]~q\);

-- Location: LCCOMB_X20_Y15_N6
\u_Datapath|u_ALU|Add0~155\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_ALU|Add0~155_combout\ = (\u_Datapath|u_Register_File|Mux60~1_combout\ & ((\u_Datapath|u_PC|w_Q\(4)) # ((\u_Datapath|u_PC|w_Q\(2) & \u_Datapath|u_PC|w_Q\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_PC|w_Q\(2),
	datab => \u_Datapath|u_PC|w_Q\(3),
	datac => \u_Datapath|u_PC|w_Q\(4),
	datad => \u_Datapath|u_Register_File|Mux60~1_combout\,
	combout => \u_Datapath|u_ALU|Add0~155_combout\);

-- Location: LCCOMB_X20_Y15_N30
\u_Datapath|u_ALU|Add0~158\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_ALU|Add0~158_combout\ = (\u_Datapath|u_Register_File|Mux59~1_combout\ & ((\u_Datapath|u_PC|w_Q\(4)) # ((\u_Datapath|u_PC|w_Q\(2) & \u_Datapath|u_PC|w_Q\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_PC|w_Q\(2),
	datab => \u_Datapath|u_PC|w_Q\(3),
	datac => \u_Datapath|u_PC|w_Q\(4),
	datad => \u_Datapath|u_Register_File|Mux59~1_combout\,
	combout => \u_Datapath|u_ALU|Add0~158_combout\);

-- Location: LCCOMB_X19_Y12_N14
\u_Datapath|u_ALU|Add0~162\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_ALU|Add0~162_combout\ = (\u_Datapath|u_Register_File|Mux51~1_combout\ & ((\u_Datapath|u_PC|w_Q\(4)) # ((\u_Datapath|u_PC|w_Q\(3) & \u_Datapath|u_PC|w_Q\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_PC|w_Q\(4),
	datab => \u_Datapath|u_PC|w_Q\(3),
	datac => \u_Datapath|u_PC|w_Q\(2),
	datad => \u_Datapath|u_Register_File|Mux51~1_combout\,
	combout => \u_Datapath|u_ALU|Add0~162_combout\);

-- Location: LCCOMB_X18_Y15_N2
\u_Datapath|u_ALU|Add0~163\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_ALU|Add0~163_combout\ = (\u_Datapath|u_Register_File|Mux49~1_combout\ & ((\u_Datapath|u_PC|w_Q\(4)) # ((\u_Datapath|u_PC|w_Q\(3) & \u_Datapath|u_PC|w_Q\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_PC|w_Q\(4),
	datab => \u_Datapath|u_PC|w_Q\(3),
	datac => \u_Datapath|u_PC|w_Q\(2),
	datad => \u_Datapath|u_Register_File|Mux49~1_combout\,
	combout => \u_Datapath|u_ALU|Add0~163_combout\);

-- Location: LCCOMB_X19_Y12_N30
\u_Datapath|u_ALU|Add0~165\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_ALU|Add0~165_combout\ = (\u_Datapath|u_Register_File|Mux46~1_combout\ & ((\u_Datapath|u_PC|w_Q\(4)) # ((\u_Datapath|u_PC|w_Q\(2) & \u_Datapath|u_PC|w_Q\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_PC|w_Q\(2),
	datab => \u_Datapath|u_PC|w_Q\(4),
	datac => \u_Datapath|u_Register_File|Mux46~1_combout\,
	datad => \u_Datapath|u_PC|w_Q\(3),
	combout => \u_Datapath|u_ALU|Add0~165_combout\);

-- Location: LCCOMB_X19_Y12_N4
\u_Datapath|u_ALU|Add0~167\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_ALU|Add0~167_combout\ = (\u_Datapath|u_Register_File|Mux44~1_combout\ & ((\u_Datapath|u_PC|w_Q\(4)) # ((\u_Datapath|u_PC|w_Q\(2) & \u_Datapath|u_PC|w_Q\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_PC|w_Q\(2),
	datab => \u_Datapath|u_PC|w_Q\(3),
	datac => \u_Datapath|u_Register_File|Mux44~1_combout\,
	datad => \u_Datapath|u_PC|w_Q\(4),
	combout => \u_Datapath|u_ALU|Add0~167_combout\);

-- Location: LCCOMB_X24_Y12_N26
\u_Datapath|u_ALU|Add0~168\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_ALU|Add0~168_combout\ = (\u_Datapath|u_Register_File|Mux43~1_combout\ & ((\u_Datapath|u_PC|w_Q\(4)) # ((\u_Datapath|u_PC|w_Q\(2) & \u_Datapath|u_PC|w_Q\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Register_File|Mux43~1_combout\,
	datab => \u_Datapath|u_PC|w_Q\(2),
	datac => \u_Datapath|u_PC|w_Q\(3),
	datad => \u_Datapath|u_PC|w_Q\(4),
	combout => \u_Datapath|u_ALU|Add0~168_combout\);

-- Location: LCCOMB_X24_Y12_N4
\u_Datapath|u_ALU|Add0~169\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_ALU|Add0~169_combout\ = (\u_Datapath|u_Register_File|Mux42~1_combout\ & ((\u_Datapath|u_PC|w_Q\(4)) # ((\u_Datapath|u_PC|w_Q\(2) & \u_Datapath|u_PC|w_Q\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_PC|w_Q\(2),
	datab => \u_Datapath|u_PC|w_Q\(4),
	datac => \u_Datapath|u_PC|w_Q\(3),
	datad => \u_Datapath|u_Register_File|Mux42~1_combout\,
	combout => \u_Datapath|u_ALU|Add0~169_combout\);

-- Location: LCCOMB_X24_Y12_N6
\u_Datapath|u_ALU|Add0~170\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_ALU|Add0~170_combout\ = (\u_Datapath|u_Register_File|Mux41~1_combout\ & ((\u_Datapath|u_PC|w_Q\(4)) # ((\u_Datapath|u_PC|w_Q\(2) & \u_Datapath|u_PC|w_Q\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Register_File|Mux41~1_combout\,
	datab => \u_Datapath|u_PC|w_Q\(2),
	datac => \u_Datapath|u_PC|w_Q\(3),
	datad => \u_Datapath|u_PC|w_Q\(4),
	combout => \u_Datapath|u_ALU|Add0~170_combout\);

-- Location: LCCOMB_X23_Y12_N8
\u_Datapath|u_ALU|Add0~171\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_ALU|Add0~171_combout\ = (\u_Datapath|u_Register_File|Mux40~1_combout\ & ((\u_Datapath|u_PC|w_Q\(4)) # ((\u_Datapath|u_PC|w_Q\(3) & \u_Datapath|u_PC|w_Q\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_PC|w_Q\(3),
	datab => \u_Datapath|u_PC|w_Q\(4),
	datac => \u_Datapath|u_PC|w_Q\(2),
	datad => \u_Datapath|u_Register_File|Mux40~1_combout\,
	combout => \u_Datapath|u_ALU|Add0~171_combout\);

-- Location: LCCOMB_X18_Y13_N26
\u_Datapath|u_ALU|Add0~172\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_ALU|Add0~172_combout\ = (\u_Datapath|u_Register_File|Mux39~1_combout\ & ((\u_Datapath|u_PC|w_Q\(4)) # ((\u_Datapath|u_PC|w_Q\(2) & \u_Datapath|u_PC|w_Q\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_PC|w_Q\(4),
	datab => \u_Datapath|u_PC|w_Q\(2),
	datac => \u_Datapath|u_PC|w_Q\(3),
	datad => \u_Datapath|u_Register_File|Mux39~1_combout\,
	combout => \u_Datapath|u_ALU|Add0~172_combout\);

-- Location: LCCOMB_X24_Y12_N28
\u_Datapath|u_ALU|Add0~173\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_ALU|Add0~173_combout\ = (\u_Datapath|u_Register_File|Mux38~1_combout\ & ((\u_Datapath|u_PC|w_Q\(4)) # ((\u_Datapath|u_PC|w_Q\(3) & \u_Datapath|u_PC|w_Q\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_PC|w_Q\(3),
	datab => \u_Datapath|u_PC|w_Q\(2),
	datac => \u_Datapath|u_Register_File|Mux38~1_combout\,
	datad => \u_Datapath|u_PC|w_Q\(4),
	combout => \u_Datapath|u_ALU|Add0~173_combout\);

-- Location: LCCOMB_X19_Y12_N26
\u_Datapath|u_ALU|Add0~175\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_ALU|Add0~175_combout\ = (\u_Datapath|u_Register_File|Mux36~1_combout\ & ((\u_Datapath|u_PC|w_Q\(4)) # ((\u_Datapath|u_PC|w_Q\(2) & \u_Datapath|u_PC|w_Q\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_PC|w_Q\(2),
	datab => \u_Datapath|u_PC|w_Q\(4),
	datac => \u_Datapath|u_Register_File|Mux36~1_combout\,
	datad => \u_Datapath|u_PC|w_Q\(3),
	combout => \u_Datapath|u_ALU|Add0~175_combout\);

-- Location: LCCOMB_X24_Y12_N12
\u_Datapath|u_ALU|Add0~177\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_ALU|Add0~177_combout\ = (\u_Datapath|u_Register_File|Mux34~1_combout\ & ((\u_Datapath|u_PC|w_Q\(4)) # ((\u_Datapath|u_PC|w_Q\(3) & \u_Datapath|u_PC|w_Q\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_PC|w_Q\(3),
	datab => \u_Datapath|u_PC|w_Q\(2),
	datac => \u_Datapath|u_Register_File|Mux34~1_combout\,
	datad => \u_Datapath|u_PC|w_Q\(4),
	combout => \u_Datapath|u_ALU|Add0~177_combout\);

-- Location: LCCOMB_X24_Y12_N2
\u_Datapath|u_ALU|Add0~178\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_ALU|Add0~178_combout\ = (\u_Datapath|u_Register_File|Mux33~1_combout\ & ((\u_Datapath|u_PC|w_Q\(4)) # ((\u_Datapath|u_PC|w_Q\(2) & \u_Datapath|u_PC|w_Q\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Register_File|Mux33~1_combout\,
	datab => \u_Datapath|u_PC|w_Q\(2),
	datac => \u_Datapath|u_PC|w_Q\(3),
	datad => \u_Datapath|u_PC|w_Q\(4),
	combout => \u_Datapath|u_ALU|Add0~178_combout\);

-- Location: LCCOMB_X23_Y12_N2
\u_Datapath|u_ALU|Add0~179\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_ALU|Add0~179_combout\ = (\u_Datapath|u_Register_File|Mux32~1_combout\ & ((\u_Datapath|u_PC|w_Q\(4)) # ((\u_Datapath|u_PC|w_Q\(3) & \u_Datapath|u_PC|w_Q\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Register_File|Mux32~1_combout\,
	datab => \u_Datapath|u_PC|w_Q\(3),
	datac => \u_Datapath|u_PC|w_Q\(2),
	datad => \u_Datapath|u_PC|w_Q\(4),
	combout => \u_Datapath|u_ALU|Add0~179_combout\);

-- Location: LCCOMB_X20_Y15_N2
\u_Datapath|u_ALU|Add0~180\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_ALU|Add0~180_combout\ = (\u_Datapath|u_Register_File|w_Register_File[0][6]~q\ & ((\u_Datapath|u_PC|w_Q\(4)) # ((\u_Datapath|u_PC|w_Q\(2) & \u_Datapath|u_PC|w_Q\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_PC|w_Q\(2),
	datab => \u_Datapath|u_PC|w_Q\(3),
	datac => \u_Datapath|u_Register_File|w_Register_File[0][6]~q\,
	datad => \u_Datapath|u_PC|w_Q\(4),
	combout => \u_Datapath|u_ALU|Add0~180_combout\);

-- Location: LCCOMB_X18_Y15_N0
\u_Datapath|u_ALU|Add0~181\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_ALU|Add0~181_combout\ = (\u_Datapath|u_Register_File|w_Register_File[0][8]~q\ & ((\u_Datapath|u_PC|w_Q\(4)) # ((\u_Datapath|u_PC|w_Q\(2) & \u_Datapath|u_PC|w_Q\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Register_File|w_Register_File[0][8]~q\,
	datab => \u_Datapath|u_PC|w_Q\(2),
	datac => \u_Datapath|u_PC|w_Q\(4),
	datad => \u_Datapath|u_PC|w_Q\(3),
	combout => \u_Datapath|u_ALU|Add0~181_combout\);

-- Location: LCCOMB_X24_Y15_N22
\u_Datapath|u_ALU|Add0~182\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_ALU|Add0~182_combout\ = (\u_Datapath|u_Register_File|w_Register_File[0][10]~q\ & ((\u_Datapath|u_PC|w_Q\(4)) # ((\u_Datapath|u_PC|w_Q\(2) & \u_Datapath|u_PC|w_Q\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_PC|w_Q\(2),
	datab => \u_Datapath|u_PC|w_Q\(4),
	datac => \u_Datapath|u_Register_File|w_Register_File[0][10]~q\,
	datad => \u_Datapath|u_PC|w_Q\(3),
	combout => \u_Datapath|u_ALU|Add0~182_combout\);

-- Location: LCCOMB_X18_Y15_N10
\u_Datapath|u_ALU|Add0~183\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_ALU|Add0~183_combout\ = (\u_Datapath|u_Register_File|w_Register_File[0][13]~q\ & ((\u_Datapath|u_PC|w_Q\(4)) # ((\u_Datapath|u_PC|w_Q\(2) & \u_Datapath|u_PC|w_Q\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_PC|w_Q\(4),
	datab => \u_Datapath|u_PC|w_Q\(2),
	datac => \u_Datapath|u_Register_File|w_Register_File[0][13]~q\,
	datad => \u_Datapath|u_PC|w_Q\(3),
	combout => \u_Datapath|u_ALU|Add0~183_combout\);

-- Location: IOIBUF_X16_Y0_N15
\i_Clk~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_Clk,
	o => \i_Clk~input_o\);

-- Location: CLKCTRL_G17
\i_Clk~inputclkctrl\ : cycloneiv_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \i_Clk~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \i_Clk~inputclkctrl_outclk\);

-- Location: LCCOMB_X21_Y16_N16
\u_Datapath|u_Data_Memory|w_Memory~1258feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1258feeder_combout\ = \u_Datapath|u_Register_File|Mux62~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux62~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1258feeder_combout\);

-- Location: LCCOMB_X13_Y12_N22
\u_Datapath|u_Data_Memory|w_Memory~1578feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1578feeder_combout\ = \u_Datapath|u_Register_File|Mux62~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux62~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1578feeder_combout\);

-- Location: LCCOMB_X13_Y13_N2
\u_Datapath|u_Data_Memory|w_Memory~1866feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1866feeder_combout\ = \u_Datapath|u_Register_File|Mux62~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux62~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1866feeder_combout\);

-- Location: LCCOMB_X13_Y13_N12
\u_Datapath|u_Data_Memory|w_Memory~1610feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1610feeder_combout\ = \u_Datapath|u_Register_File|Mux62~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux62~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1610feeder_combout\);

-- Location: LCCOMB_X16_Y12_N8
\u_Datapath|u_Data_Memory|w_Memory~842feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~842feeder_combout\ = \u_Datapath|u_Register_File|Mux62~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux62~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~842feeder_combout\);

-- Location: LCCOMB_X14_Y13_N16
\u_Datapath|u_Data_Memory|w_Memory~1930feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1930feeder_combout\ = \u_Datapath|u_Register_File|Mux62~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux62~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1930feeder_combout\);

-- Location: LCCOMB_X13_Y18_N16
\u_Datapath|u_Data_Memory|w_Memory~330feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~330feeder_combout\ = \u_Datapath|u_Register_File|Mux62~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux62~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~330feeder_combout\);

-- Location: LCCOMB_X23_Y10_N0
\u_Datapath|u_Data_Memory|w_Memory~1354feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1354feeder_combout\ = \u_Datapath|u_Register_File|Mux62~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux62~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1354feeder_combout\);

-- Location: LCCOMB_X24_Y10_N4
\u_Datapath|u_Data_Memory|w_Memory~1418feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1418feeder_combout\ = \u_Datapath|u_Register_File|Mux62~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux62~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1418feeder_combout\);

-- Location: LCCOMB_X22_Y10_N22
\u_Datapath|u_Data_Memory|w_Memory~1546feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1546feeder_combout\ = \u_Datapath|u_Register_File|Mux62~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux62~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1546feeder_combout\);

-- Location: LCCOMB_X16_Y9_N26
\u_Datapath|u_Data_Memory|w_Memory~1098feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1098feeder_combout\ = \u_Datapath|u_Register_File|Mux62~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux62~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1098feeder_combout\);

-- Location: LCCOMB_X15_Y19_N20
\u_Datapath|u_Data_Memory|w_Memory~362feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~362feeder_combout\ = \u_Datapath|u_Register_File|Mux62~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux62~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~362feeder_combout\);

-- Location: LCCOMB_X18_Y15_N24
\u_Datapath|u_Data_Memory|w_Memory~1386feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1386feeder_combout\ = \u_Datapath|u_Register_File|Mux62~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux62~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1386feeder_combout\);

-- Location: LCCOMB_X21_Y20_N0
\u_Datapath|u_Data_Memory|w_Memory~1002feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1002feeder_combout\ = \u_Datapath|u_Register_File|Mux62~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux62~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1002feeder_combout\);

-- Location: LCCOMB_X16_Y22_N28
\u_Datapath|u_Data_Memory|w_Memory~714feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~714feeder_combout\ = \u_Datapath|u_Register_File|Mux62~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux62~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~714feeder_combout\);

-- Location: LCCOMB_X18_Y21_N26
\u_Datapath|u_Data_Memory|w_Memory~106feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~106feeder_combout\ = \u_Datapath|u_Register_File|Mux62~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux62~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~106feeder_combout\);

-- Location: LCCOMB_X24_Y17_N30
\u_Datapath|u_Data_Memory|w_Memory~1994feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1994feeder_combout\ = \u_Datapath|u_Register_File|Mux62~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux62~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1994feeder_combout\);

-- Location: LCCOMB_X14_Y17_N8
\u_Datapath|u_Data_Memory|w_Memory~1226feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1226feeder_combout\ = \u_Datapath|u_Register_File|Mux62~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux62~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1226feeder_combout\);

-- Location: LCCOMB_X23_Y11_N4
\u_Datapath|u_Data_Memory|w_Memory~1772feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1772feeder_combout\ = \u_Datapath|u_Register_File|Mux60~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux60~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1772feeder_combout\);

-- Location: LCCOMB_X25_Y13_N24
\u_Datapath|u_Data_Memory|w_Memory~1708feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1708feeder_combout\ = \u_Datapath|u_Register_File|Mux60~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux60~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1708feeder_combout\);

-- Location: LCCOMB_X13_Y19_N12
\u_Datapath|u_Data_Memory|w_Memory~1644feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1644feeder_combout\ = \u_Datapath|u_Register_File|Mux60~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux60~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1644feeder_combout\);

-- Location: LCCOMB_X22_Y11_N10
\u_Datapath|u_Data_Memory|w_Memory~1420feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1420feeder_combout\ = \u_Datapath|u_Register_File|Mux60~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux60~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1420feeder_combout\);

-- Location: LCCOMB_X22_Y9_N22
\u_Datapath|u_Data_Memory|w_Memory~588feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~588feeder_combout\ = \u_Datapath|u_Register_File|Mux60~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux60~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~588feeder_combout\);

-- Location: LCCOMB_X22_Y10_N8
\u_Datapath|u_Data_Memory|w_Memory~1292feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1292feeder_combout\ = \u_Datapath|u_Register_File|Mux60~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux60~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1292feeder_combout\);

-- Location: LCCOMB_X15_Y10_N8
\u_Datapath|u_Data_Memory|w_Memory~908feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~908feeder_combout\ = \u_Datapath|u_Register_File|Mux60~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux60~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~908feeder_combout\);

-- Location: LCCOMB_X19_Y10_N14
\u_Datapath|u_Data_Memory|w_Memory~1356feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1356feeder_combout\ = \u_Datapath|u_Register_File|Mux60~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux60~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1356feeder_combout\);

-- Location: LCCOMB_X17_Y9_N24
\u_Datapath|u_Data_Memory|w_Memory~1132feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1132feeder_combout\ = \u_Datapath|u_Register_File|Mux60~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux60~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1132feeder_combout\);

-- Location: LCCOMB_X16_Y11_N16
\u_Datapath|u_Data_Memory|w_Memory~652feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~652feeder_combout\ = \u_Datapath|u_Register_File|Mux60~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux60~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~652feeder_combout\);

-- Location: LCCOMB_X16_Y9_N10
\u_Datapath|u_Data_Memory|w_Memory~1100feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1100feeder_combout\ = \u_Datapath|u_Register_File|Mux60~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux60~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1100feeder_combout\);

-- Location: LCCOMB_X26_Y16_N22
\u_Datapath|u_Data_Memory|w_Memory~972feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~972feeder_combout\ = \u_Datapath|u_Register_File|Mux60~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux60~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~972feeder_combout\);

-- Location: LCCOMB_X25_Y19_N22
\u_Datapath|u_Data_Memory|w_Memory~460feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~460feeder_combout\ = \u_Datapath|u_Register_File|Mux60~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux60~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~460feeder_combout\);

-- Location: LCCOMB_X25_Y19_N16
\u_Datapath|u_Data_Memory|w_Memory~1996feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1996feeder_combout\ = \u_Datapath|u_Register_File|Mux60~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux60~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1996feeder_combout\);

-- Location: LCCOMB_X17_Y21_N8
\u_Datapath|u_Data_Memory|w_Memory~1004feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1004feeder_combout\ = \u_Datapath|u_Register_File|Mux60~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux60~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1004feeder_combout\);

-- Location: LCCOMB_X17_Y19_N8
\u_Datapath|u_Data_Memory|w_Memory~748feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~748feeder_combout\ = \u_Datapath|u_Register_File|Mux60~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux60~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~748feeder_combout\);

-- Location: LCCOMB_X15_Y19_N18
\u_Datapath|u_Data_Memory|w_Memory~492feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~492feeder_combout\ = \u_Datapath|u_Register_File|Mux60~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux60~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~492feeder_combout\);

-- Location: LCCOMB_X23_Y20_N30
\u_Datapath|u_Data_Memory|w_Memory~1548feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1548feeder_combout\ = \u_Datapath|u_Register_File|Mux60~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux60~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1548feeder_combout\);

-- Location: LCCOMB_X24_Y21_N26
\u_Datapath|u_Data_Memory|w_Memory~1836feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1836feeder_combout\ = \u_Datapath|u_Register_File|Mux60~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux60~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1836feeder_combout\);

-- Location: LCCOMB_X26_Y17_N4
\u_Datapath|u_Data_Memory|w_Memory~2028feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~2028feeder_combout\ = \u_Datapath|u_Register_File|Mux60~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux60~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~2028feeder_combout\);

-- Location: LCCOMB_X25_Y11_N0
\u_Datapath|u_Data_Memory|w_Memory~1739feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1739feeder_combout\ = \u_Datapath|u_Register_File|Mux61~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux61~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1739feeder_combout\);

-- Location: LCCOMB_X25_Y11_N6
\u_Datapath|u_Data_Memory|w_Memory~1803feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1803feeder_combout\ = \u_Datapath|u_Register_File|Mux61~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux61~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1803feeder_combout\);

-- Location: LCCOMB_X20_Y10_N12
\u_Datapath|u_Data_Memory|w_Memory~1099feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1099feeder_combout\ = \u_Datapath|u_Register_File|Mux61~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux61~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1099feeder_combout\);

-- Location: LCCOMB_X13_Y13_N6
\u_Datapath|u_Data_Memory|w_Memory~1867feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1867feeder_combout\ = \u_Datapath|u_Register_File|Mux61~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux61~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1867feeder_combout\);

-- Location: LCCOMB_X17_Y17_N4
\u_Datapath|u_Data_Memory|w_Memory~811feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~811feeder_combout\ = \u_Datapath|u_Register_File|Mux61~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux61~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~811feeder_combout\);

-- Location: LCCOMB_X17_Y17_N28
\u_Datapath|u_Data_Memory|w_Memory~299feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~299feeder_combout\ = \u_Datapath|u_Register_File|Mux61~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux61~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~299feeder_combout\);

-- Location: LCCOMB_X12_Y16_N30
\u_Datapath|u_Data_Memory|w_Memory~267feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~267feeder_combout\ = \u_Datapath|u_Register_File|Mux61~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux61~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~267feeder_combout\);

-- Location: LCCOMB_X13_Y16_N16
\u_Datapath|u_Data_Memory|w_Memory~171feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~171feeder_combout\ = \u_Datapath|u_Register_File|Mux61~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux61~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~171feeder_combout\);

-- Location: LCCOMB_X13_Y16_N6
\u_Datapath|u_Data_Memory|w_Memory~1899feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1899feeder_combout\ = \u_Datapath|u_Register_File|Mux61~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux61~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1899feeder_combout\);

-- Location: LCCOMB_X14_Y17_N18
\u_Datapath|u_Data_Memory|w_Memory~1227feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1227feeder_combout\ = \u_Datapath|u_Register_File|Mux61~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux61~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1227feeder_combout\);

-- Location: LCCOMB_X16_Y10_N26
\u_Datapath|u_Data_Memory|w_Memory~1035feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1035feeder_combout\ = \u_Datapath|u_Register_File|Mux61~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux61~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1035feeder_combout\);

-- Location: LCCOMB_X16_Y15_N28
\u_Datapath|u_Data_Memory|w_Memory~1931feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1931feeder_combout\ = \u_Datapath|u_Register_File|Mux61~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux61~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1931feeder_combout\);

-- Location: LCCOMB_X13_Y18_N14
\u_Datapath|u_Data_Memory|w_Memory~331feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~331feeder_combout\ = \u_Datapath|u_Register_File|Mux61~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux61~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~331feeder_combout\);

-- Location: LCCOMB_X17_Y20_N8
\u_Datapath|u_Data_Memory|w_Memory~843feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~843feeder_combout\ = \u_Datapath|u_Register_File|Mux61~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux61~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~843feeder_combout\);

-- Location: LCCOMB_X24_Y19_N0
\u_Datapath|u_Data_Memory|w_Memory~1515feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1515feeder_combout\ = \u_Datapath|u_Register_File|Mux61~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux61~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1515feeder_combout\);

-- Location: LCCOMB_X21_Y19_N8
\u_Datapath|u_Data_Memory|w_Memory~1483feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1483feeder_combout\ = \u_Datapath|u_Register_File|Mux61~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux61~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1483feeder_combout\);

-- Location: LCCOMB_X14_Y19_N0
\u_Datapath|u_Data_Memory|w_Memory~875feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~875feeder_combout\ = \u_Datapath|u_Register_File|Mux61~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux61~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~875feeder_combout\);

-- Location: LCCOMB_X18_Y12_N14
\u_Datapath|u_Data_Memory|w_Memory~622feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~622feeder_combout\ = \u_Datapath|u_Register_File|Mux58~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux58~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~622feeder_combout\);

-- Location: LCCOMB_X22_Y20_N20
\u_Datapath|u_Data_Memory|w_Memory~1486feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1486feeder_combout\ = \u_Datapath|u_Register_File|Mux58~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux58~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1486feeder_combout\);

-- Location: LCCOMB_X25_Y19_N6
\u_Datapath|u_Data_Memory|w_Memory~462feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~462feeder_combout\ = \u_Datapath|u_Register_File|Mux58~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux58~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~462feeder_combout\);

-- Location: LCCOMB_X25_Y19_N4
\u_Datapath|u_Data_Memory|w_Memory~1998feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1998feeder_combout\ = \u_Datapath|u_Register_File|Mux58~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux58~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1998feeder_combout\);

-- Location: LCCOMB_X26_Y17_N30
\u_Datapath|u_Data_Memory|w_Memory~2030feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~2030feeder_combout\ = \u_Datapath|u_Register_File|Mux58~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux58~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~2030feeder_combout\);

-- Location: LCCOMB_X22_Y21_N20
\u_Datapath|u_Data_Memory|w_Memory~1262feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1262feeder_combout\ = \u_Datapath|u_Register_File|Mux58~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux58~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1262feeder_combout\);

-- Location: LCCOMB_X24_Y22_N8
\u_Datapath|u_Data_Memory|w_Memory~1390feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1390feeder_combout\ = \u_Datapath|u_Register_File|Mux58~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux58~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1390feeder_combout\);

-- Location: LCCOMB_X21_Y15_N16
\u_Datapath|u_Data_Memory|w_Memory~878feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~878feeder_combout\ = \u_Datapath|u_Register_File|Mux58~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux58~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~878feeder_combout\);

-- Location: LCCOMB_X17_Y9_N6
\u_Datapath|u_Data_Memory|w_Memory~1134feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1134feeder_combout\ = \u_Datapath|u_Register_File|Mux58~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux58~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1134feeder_combout\);

-- Location: LCCOMB_X21_Y9_N30
\u_Datapath|u_Data_Memory|w_Memory~846feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~846feeder_combout\ = \u_Datapath|u_Register_File|Mux58~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux58~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~846feeder_combout\);

-- Location: LCCOMB_X21_Y9_N4
\u_Datapath|u_Data_Memory|w_Memory~590feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~590feeder_combout\ = \u_Datapath|u_Register_File|Mux58~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux58~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~590feeder_combout\);

-- Location: LCCOMB_X22_Y11_N6
\u_Datapath|u_Data_Memory|w_Memory~1166feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1166feeder_combout\ = \u_Datapath|u_Register_File|Mux58~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux58~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1166feeder_combout\);

-- Location: LCCOMB_X14_Y10_N18
\u_Datapath|u_Data_Memory|w_Memory~782feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~782feeder_combout\ = \u_Datapath|u_Register_File|Mux58~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux58~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~782feeder_combout\);

-- Location: LCCOMB_X14_Y14_N14
\u_Datapath|u_Data_Memory|w_Memory~1294feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1294feeder_combout\ = \u_Datapath|u_Register_File|Mux58~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux58~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1294feeder_combout\);

-- Location: LCCOMB_X15_Y22_N28
\u_Datapath|u_Data_Memory|w_Memory~718feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~718feeder_combout\ = \u_Datapath|u_Register_File|Mux58~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux58~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~718feeder_combout\);

-- Location: LCCOMB_X17_Y17_N26
\u_Datapath|u_Data_Memory|w_Memory~814feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~814feeder_combout\ = \u_Datapath|u_Register_File|Mux58~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux58~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~814feeder_combout\);

-- Location: LCCOMB_X25_Y18_N24
\u_Datapath|u_Data_Memory|w_Memory~2029feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~2029feeder_combout\ = \u_Datapath|u_Register_File|Mux59~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux59~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~2029feeder_combout\);

-- Location: LCCOMB_X25_Y14_N16
\u_Datapath|u_Data_Memory|w_Memory~1357feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1357feeder_combout\ = \u_Datapath|u_Register_File|Mux59~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux59~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1357feeder_combout\);

-- Location: LCCOMB_X26_Y20_N4
\u_Datapath|u_Data_Memory|w_Memory~1389feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1389feeder_combout\ = \u_Datapath|u_Register_File|Mux59~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux59~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1389feeder_combout\);

-- Location: LCCOMB_X15_Y17_N28
\u_Datapath|u_Data_Memory|w_Memory~301feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~301feeder_combout\ = \u_Datapath|u_Register_File|Mux59~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux59~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~301feeder_combout\);

-- Location: LCCOMB_X15_Y13_N4
\u_Datapath|u_Data_Memory|w_Memory~1613feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1613feeder_combout\ = \u_Datapath|u_Register_File|Mux59~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux59~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1613feeder_combout\);

-- Location: LCCOMB_X11_Y16_N0
\u_Datapath|u_Data_Memory|w_Memory~397feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~397feeder_combout\ = \u_Datapath|u_Register_File|Mux59~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux59~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~397feeder_combout\);

-- Location: LCCOMB_X11_Y16_N10
\u_Datapath|u_Data_Memory|w_Memory~269feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~269feeder_combout\ = \u_Datapath|u_Register_File|Mux59~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux59~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~269feeder_combout\);

-- Location: LCCOMB_X13_Y17_N0
\u_Datapath|u_Data_Memory|w_Memory~1901feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1901feeder_combout\ = \u_Datapath|u_Register_File|Mux59~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux59~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1901feeder_combout\);

-- Location: LCCOMB_X13_Y19_N10
\u_Datapath|u_Data_Memory|w_Memory~1645feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1645feeder_combout\ = \u_Datapath|u_Register_File|Mux59~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux59~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1645feeder_combout\);

-- Location: LCCOMB_X12_Y20_N30
\u_Datapath|u_Data_Memory|w_Memory~205feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~205feeder_combout\ = \u_Datapath|u_Register_File|Mux59~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux59~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~205feeder_combout\);

-- Location: LCCOMB_X19_Y22_N20
\u_Datapath|u_Data_Memory|w_Memory~237feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~237feeder_combout\ = \u_Datapath|u_Register_File|Mux59~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux59~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~237feeder_combout\);

-- Location: LCCOMB_X18_Y22_N4
\u_Datapath|u_Data_Memory|w_Memory~109feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~109feeder_combout\ = \u_Datapath|u_Register_File|Mux59~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux59~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~109feeder_combout\);

-- Location: LCCOMB_X16_Y22_N26
\u_Datapath|u_Data_Memory|w_Memory~717feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~717feeder_combout\ = \u_Datapath|u_Register_File|Mux59~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux59~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~717feeder_combout\);

-- Location: LCCOMB_X13_Y13_N0
\u_Datapath|u_Data_Memory|w_Memory~1869feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1869feeder_combout\ = \u_Datapath|u_Register_File|Mux59~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux59~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1869feeder_combout\);

-- Location: LCCOMB_X24_Y14_N4
\u_Datapath|u_Data_Memory|w_Memory~1997feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1997feeder_combout\ = \u_Datapath|u_Register_File|Mux59~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux59~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1997feeder_combout\);

-- Location: LCCOMB_X22_Y10_N0
\u_Datapath|u_Data_Memory|w_Memory~1549feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1549feeder_combout\ = \u_Datapath|u_Register_File|Mux59~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux59~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1549feeder_combout\);

-- Location: LCCOMB_X22_Y10_N10
\u_Datapath|u_Data_Memory|w_Memory~1293feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1293feeder_combout\ = \u_Datapath|u_Register_File|Mux59~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux59~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1293feeder_combout\);

-- Location: LCCOMB_X25_Y11_N8
\u_Datapath|u_Data_Memory|w_Memory~1741feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1741feeder_combout\ = \u_Datapath|u_Register_File|Mux59~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux59~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1741feeder_combout\);

-- Location: LCCOMB_X25_Y11_N10
\u_Datapath|u_Data_Memory|w_Memory~1805feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1805feeder_combout\ = \u_Datapath|u_Register_File|Mux59~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux59~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1805feeder_combout\);

-- Location: LCCOMB_X15_Y10_N30
\u_Datapath|u_Data_Memory|w_Memory~909feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~909feeder_combout\ = \u_Datapath|u_Register_File|Mux59~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux59~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~909feeder_combout\);

-- Location: LCCOMB_X17_Y19_N16
\u_Datapath|u_Data_Memory|w_Memory~752feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~752feeder_combout\ = \u_Datapath|u_Register_File|Mux56~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux56~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~752feeder_combout\);

-- Location: LCCOMB_X21_Y20_N6
\u_Datapath|u_Data_Memory|w_Memory~1008feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1008feeder_combout\ = \u_Datapath|u_Register_File|Mux56~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux56~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1008feeder_combout\);

-- Location: LCCOMB_X21_Y9_N6
\u_Datapath|u_Data_Memory|w_Memory~592feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~592feeder_combout\ = \u_Datapath|u_Register_File|Mux56~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux56~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~592feeder_combout\);

-- Location: LCCOMB_X19_Y11_N4
\u_Datapath|u_Data_Memory|w_Memory~624feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~624feeder_combout\ = \u_Datapath|u_Register_File|Mux56~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux56~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~624feeder_combout\);

-- Location: LCCOMB_X14_Y12_N18
\u_Datapath|u_Data_Memory|w_Memory~1424feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1424feeder_combout\ = \u_Datapath|u_Register_File|Mux56~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux56~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1424feeder_combout\);

-- Location: LCCOMB_X17_Y11_N12
\u_Datapath|u_Data_Memory|w_Memory~816feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~816feeder_combout\ = \u_Datapath|u_Register_File|Mux56~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux56~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~816feeder_combout\);

-- Location: LCCOMB_X16_Y9_N16
\u_Datapath|u_Data_Memory|w_Memory~1104feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1104feeder_combout\ = \u_Datapath|u_Register_File|Mux56~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux56~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1104feeder_combout\);

-- Location: LCCOMB_X15_Y10_N4
\u_Datapath|u_Data_Memory|w_Memory~912feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~912feeder_combout\ = \u_Datapath|u_Register_File|Mux56~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux56~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~912feeder_combout\);

-- Location: LCCOMB_X14_Y14_N28
\u_Datapath|u_Data_Memory|w_Memory~1296feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1296feeder_combout\ = \u_Datapath|u_Register_File|Mux56~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux56~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1296feeder_combout\);

-- Location: LCCOMB_X25_Y19_N26
\u_Datapath|u_Data_Memory|w_Memory~464feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~464feeder_combout\ = \u_Datapath|u_Register_File|Mux56~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux56~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~464feeder_combout\);

-- Location: LCCOMB_X25_Y19_N24
\u_Datapath|u_Data_Memory|w_Memory~2000feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~2000feeder_combout\ = \u_Datapath|u_Register_File|Mux56~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux56~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~2000feeder_combout\);

-- Location: LCCOMB_X21_Y10_N16
\u_Datapath|u_Data_Memory|w_Memory~1360feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1360feeder_combout\ = \u_Datapath|u_Register_File|Mux56~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux56~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1360feeder_combout\);

-- Location: LCCOMB_X24_Y10_N12
\u_Datapath|u_Data_Memory|w_Memory~1200feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1200feeder_combout\ = \u_Datapath|u_Register_File|Mux56~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux56~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1200feeder_combout\);

-- Location: LCCOMB_X17_Y10_N2
\u_Datapath|u_Data_Memory|w_Memory~848feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~848feeder_combout\ = \u_Datapath|u_Register_File|Mux56~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux56~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~848feeder_combout\);

-- Location: LCCOMB_X16_Y10_N10
\u_Datapath|u_Data_Memory|w_Memory~784feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~784feeder_combout\ = \u_Datapath|u_Register_File|Mux56~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux56~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~784feeder_combout\);

-- Location: LCCOMB_X26_Y17_N20
\u_Datapath|u_Data_Memory|w_Memory~2032feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~2032feeder_combout\ = \u_Datapath|u_Register_File|Mux56~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux56~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~2032feeder_combout\);

-- Location: LCCOMB_X24_Y20_N12
\u_Datapath|u_Data_Memory|w_Memory~1328feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1328feeder_combout\ = \u_Datapath|u_Register_File|Mux56~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux56~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1328feeder_combout\);

-- Location: LCCOMB_X22_Y20_N18
\u_Datapath|u_Data_Memory|w_Memory~1488feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1488feeder_combout\ = \u_Datapath|u_Register_File|Mux56~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux56~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1488feeder_combout\);

-- Location: LCCOMB_X23_Y20_N10
\u_Datapath|u_Data_Memory|w_Memory~1520feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1520feeder_combout\ = \u_Datapath|u_Register_File|Mux56~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux56~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1520feeder_combout\);

-- Location: LCCOMB_X21_Y15_N2
\u_Datapath|u_Data_Memory|w_Memory~873feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~873feeder_combout\ = \u_Datapath|u_Register_File|Mux63~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux63~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~873feeder_combout\);

-- Location: LCCOMB_X16_Y15_N20
\u_Datapath|u_Data_Memory|w_Memory~393feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~393feeder_combout\ = \u_Datapath|u_Register_File|Mux63~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux63~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~393feeder_combout\);

-- Location: LCCOMB_X24_Y19_N20
\u_Datapath|u_Data_Memory|w_Memory~1257feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1257feeder_combout\ = \u_Datapath|u_Register_File|Mux63~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux63~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1257feeder_combout\);

-- Location: LCCOMB_X14_Y17_N0
\u_Datapath|u_Data_Memory|w_Memory~1225feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1225feeder_combout\ = \u_Datapath|u_Register_File|Mux63~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux63~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1225feeder_combout\);

-- Location: LCCOMB_X16_Y16_N10
\u_Datapath|u_Data_Memory|w_Memory~489feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~489feeder_combout\ = \u_Datapath|u_Register_File|Mux63~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux63~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~489feeder_combout\);

-- Location: LCCOMB_X13_Y13_N28
\u_Datapath|u_Data_Memory|w_Memory~1865feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1865feeder_combout\ = \u_Datapath|u_Register_File|Mux63~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux63~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1865feeder_combout\);

-- Location: LCCOMB_X13_Y12_N30
\u_Datapath|u_Data_Memory|w_Memory~1577feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1577feeder_combout\ = \u_Datapath|u_Register_File|Mux63~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux63~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1577feeder_combout\);

-- Location: LCCOMB_X18_Y21_N16
\u_Datapath|u_Data_Memory|w_Memory~105feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~105feeder_combout\ = \u_Datapath|u_Register_File|Mux63~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux63~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~105feeder_combout\);

-- Location: LCCOMB_X19_Y9_N8
\u_Datapath|u_Data_Memory|w_Memory~1609feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1609feeder_combout\ = \u_Datapath|u_Register_File|Mux63~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux63~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1609feeder_combout\);

-- Location: LCCOMB_X16_Y9_N4
\u_Datapath|u_Data_Memory|w_Memory~1097feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1097feeder_combout\ = \u_Datapath|u_Register_File|Mux63~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux63~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1097feeder_combout\);

-- Location: LCCOMB_X23_Y11_N12
\u_Datapath|u_Data_Memory|w_Memory~1769feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1769feeder_combout\ = \u_Datapath|u_Register_File|Mux63~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux63~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1769feeder_combout\);

-- Location: LCCOMB_X22_Y11_N20
\u_Datapath|u_Data_Memory|w_Memory~1417feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1417feeder_combout\ = \u_Datapath|u_Register_File|Mux63~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux63~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1417feeder_combout\);

-- Location: LCCOMB_X21_Y9_N16
\u_Datapath|u_Data_Memory|w_Memory~841feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~841feeder_combout\ = \u_Datapath|u_Register_File|Mux63~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux63~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~841feeder_combout\);

-- Location: LCCOMB_X19_Y10_N28
\u_Datapath|u_Data_Memory|w_Memory~1353feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1353feeder_combout\ = \u_Datapath|u_Register_File|Mux63~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux63~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1353feeder_combout\);

-- Location: LCCOMB_X12_Y11_N12
\u_Datapath|u_Data_Memory|w_Memory~1641feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1641feeder_combout\ = \u_Datapath|u_Register_File|Mux63~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux63~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1641feeder_combout\);

-- Location: LCCOMB_X13_Y16_N18
\u_Datapath|u_Data_Memory|w_Memory~1897feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1897feeder_combout\ = \u_Datapath|u_Register_File|Mux63~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux63~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1897feeder_combout\);

-- Location: LCCOMB_X26_Y16_N28
\u_Datapath|u_Data_Memory|w_Memory~969feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~969feeder_combout\ = \u_Datapath|u_Register_File|Mux63~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux63~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~969feeder_combout\);

-- Location: LCCOMB_X15_Y21_N0
\u_Datapath|u_Data_Memory|w_Memory~745feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~745feeder_combout\ = \u_Datapath|u_Register_File|Mux63~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux63~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~745feeder_combout\);

-- Location: LCCOMB_X21_Y17_N16
\u_Datapath|u_Register_File|w_Register_File[8][2]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Register_File|w_Register_File[8][2]~feeder_combout\ = \u_Datapath|u_Mux_Register_File|o_DOUT[2]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Mux_Register_File|o_DOUT[2]~7_combout\,
	combout => \u_Datapath|u_Register_File|w_Register_File[8][2]~feeder_combout\);

-- Location: LCCOMB_X22_Y16_N8
\u_Datapath|u_Register_File|w_Register_File[8][4]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Register_File|w_Register_File[8][4]~feeder_combout\ = \u_Datapath|u_Mux_Register_File|o_DOUT[4]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Mux_Register_File|o_DOUT[4]~9_combout\,
	combout => \u_Datapath|u_Register_File|w_Register_File[8][4]~feeder_combout\);

-- Location: LCCOMB_X24_Y17_N0
\u_Datapath|u_Data_Memory|w_Memory~1999feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1999feeder_combout\ = \u_Datapath|u_Register_File|Mux57~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux57~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1999feeder_combout\);

-- Location: LCCOMB_X21_Y16_N0
\u_Datapath|u_Data_Memory|w_Memory~1263feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1263feeder_combout\ = \u_Datapath|u_Register_File|Mux57~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux57~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1263feeder_combout\);

-- Location: LCCOMB_X23_Y19_N28
\u_Datapath|u_Data_Memory|w_Memory~239feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~239feeder_combout\ = \u_Datapath|u_Register_File|Mux57~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux57~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~239feeder_combout\);

-- Location: LCCOMB_X21_Y10_N6
\u_Datapath|u_Data_Memory|w_Memory~1327feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1327feeder_combout\ = \u_Datapath|u_Register_File|Mux57~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux57~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1327feeder_combout\);

-- Location: LCCOMB_X13_Y17_N12
\u_Datapath|u_Data_Memory|w_Memory~1903feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1903feeder_combout\ = \u_Datapath|u_Register_File|Mux57~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux57~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1903feeder_combout\);

-- Location: LCCOMB_X23_Y22_N28
\u_Datapath|u_Data_Memory|w_Memory~1391feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1391feeder_combout\ = \u_Datapath|u_Register_File|Mux57~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux57~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1391feeder_combout\);

-- Location: LCCOMB_X17_Y22_N12
\u_Datapath|u_Data_Memory|w_Memory~367feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~367feeder_combout\ = \u_Datapath|u_Register_File|Mux57~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux57~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~367feeder_combout\);

-- Location: LCCOMB_X22_Y21_N10
\u_Datapath|u_Data_Memory|w_Memory~1199feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1199feeder_combout\ = \u_Datapath|u_Register_File|Mux57~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux57~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1199feeder_combout\);

-- Location: LCCOMB_X15_Y21_N28
\u_Datapath|u_Data_Memory|w_Memory~751feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~751feeder_combout\ = \u_Datapath|u_Register_File|Mux57~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux57~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~751feeder_combout\);

-- Location: LCCOMB_X12_Y20_N4
\u_Datapath|u_Data_Memory|w_Memory~207feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~207feeder_combout\ = \u_Datapath|u_Register_File|Mux57~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux57~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~207feeder_combout\);

-- Location: LCCOMB_X15_Y13_N6
\u_Datapath|u_Data_Memory|w_Memory~1615feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1615feeder_combout\ = \u_Datapath|u_Register_File|Mux57~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux57~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1615feeder_combout\);

-- Location: LCCOMB_X15_Y17_N30
\u_Datapath|u_Data_Memory|w_Memory~303feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~303feeder_combout\ = \u_Datapath|u_Register_File|Mux57~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux57~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~303feeder_combout\);

-- Location: LCCOMB_X13_Y13_N14
\u_Datapath|u_Data_Memory|w_Memory~1871feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1871feeder_combout\ = \u_Datapath|u_Register_File|Mux57~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux57~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1871feeder_combout\);

-- Location: LCCOMB_X17_Y11_N26
\u_Datapath|u_Data_Memory|w_Memory~815feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~815feeder_combout\ = \u_Datapath|u_Register_File|Mux57~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux57~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~815feeder_combout\);

-- Location: LCCOMB_X14_Y10_N22
\u_Datapath|u_Data_Memory|w_Memory~783feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~783feeder_combout\ = \u_Datapath|u_Register_File|Mux57~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux57~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~783feeder_combout\);

-- Location: LCCOMB_X21_Y16_N8
\u_Datapath|u_Data_Memory|w_Memory~1521feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1521feeder_combout\ = \u_Datapath|u_Register_File|Mux55~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux55~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1521feeder_combout\);

-- Location: LCCOMB_X25_Y16_N20
\u_Datapath|u_Data_Memory|w_Memory~1201feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1201feeder_combout\ = \u_Datapath|u_Register_File|Mux55~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux55~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1201feeder_combout\);

-- Location: LCCOMB_X21_Y20_N12
\u_Datapath|u_Data_Memory|w_Memory~753feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~753feeder_combout\ = \u_Datapath|u_Register_File|Mux55~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux55~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~753feeder_combout\);

-- Location: LCCOMB_X24_Y18_N6
\u_Datapath|u_Data_Memory|w_Memory~2001feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~2001feeder_combout\ = \u_Datapath|u_Register_File|Mux55~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux55~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~2001feeder_combout\);

-- Location: LCCOMB_X21_Y22_N12
\u_Datapath|u_Data_Memory|w_Memory~849feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~849feeder_combout\ = \u_Datapath|u_Register_File|Mux55~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux55~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~849feeder_combout\);

-- Location: LCCOMB_X21_Y10_N24
\u_Datapath|u_Data_Memory|w_Memory~1329feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1329feeder_combout\ = \u_Datapath|u_Register_File|Mux55~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux55~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1329feeder_combout\);

-- Location: LCCOMB_X21_Y10_N2
\u_Datapath|u_Data_Memory|w_Memory~1361feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1361feeder_combout\ = \u_Datapath|u_Register_File|Mux55~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux55~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1361feeder_combout\);

-- Location: LCCOMB_X22_Y10_N26
\u_Datapath|u_Data_Memory|w_Memory~1553feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1553feeder_combout\ = \u_Datapath|u_Register_File|Mux55~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux55~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1553feeder_combout\);

-- Location: LCCOMB_X23_Y22_N2
\u_Datapath|u_Data_Memory|w_Memory~1393feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1393feeder_combout\ = \u_Datapath|u_Register_File|Mux55~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux55~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1393feeder_combout\);

-- Location: LCCOMB_X14_Y17_N14
\u_Datapath|u_Data_Memory|w_Memory~1233feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1233feeder_combout\ = \u_Datapath|u_Register_File|Mux55~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux55~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1233feeder_combout\);

-- Location: LCCOMB_X15_Y22_N18
\u_Datapath|u_Data_Memory|w_Memory~721feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~721feeder_combout\ = \u_Datapath|u_Register_File|Mux55~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux55~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~721feeder_combout\);

-- Location: LCCOMB_X12_Y19_N20
\u_Datapath|u_Data_Memory|w_Memory~305feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~305feeder_combout\ = \u_Datapath|u_Register_File|Mux55~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux55~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~305feeder_combout\);

-- Location: LCCOMB_X12_Y20_N10
\u_Datapath|u_Data_Memory|w_Memory~209feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~209feeder_combout\ = \u_Datapath|u_Register_File|Mux55~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux55~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~209feeder_combout\);

-- Location: LCCOMB_X13_Y20_N20
\u_Datapath|u_Data_Memory|w_Memory~177feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~177feeder_combout\ = \u_Datapath|u_Register_File|Mux55~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux55~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~177feeder_combout\);

-- Location: LCCOMB_X14_Y14_N6
\u_Datapath|u_Data_Memory|w_Memory~1297feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1297feeder_combout\ = \u_Datapath|u_Register_File|Mux55~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux55~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1297feeder_combout\);

-- Location: LCCOMB_X13_Y13_N8
\u_Datapath|u_Data_Memory|w_Memory~1873feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1873feeder_combout\ = \u_Datapath|u_Register_File|Mux55~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux55~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1873feeder_combout\);

-- Location: LCCOMB_X15_Y10_N2
\u_Datapath|u_Data_Memory|w_Memory~913feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~913feeder_combout\ = \u_Datapath|u_Register_File|Mux55~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux55~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~913feeder_combout\);

-- Location: LCCOMB_X12_Y11_N22
\u_Datapath|u_Data_Memory|w_Memory~1649feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1649feeder_combout\ = \u_Datapath|u_Register_File|Mux55~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux55~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1649feeder_combout\);

-- Location: LCCOMB_X17_Y10_N16
\u_Datapath|u_Data_Memory|w_Memory~850feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~850feeder_combout\ = \u_Datapath|u_Register_File|Mux54~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux54~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~850feeder_combout\);

-- Location: LCCOMB_X18_Y12_N30
\u_Datapath|u_Data_Memory|w_Memory~626feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~626feeder_combout\ = \u_Datapath|u_Register_File|Mux54~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux54~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~626feeder_combout\);

-- Location: LCCOMB_X20_Y9_N8
\u_Datapath|u_Data_Memory|w_Memory~1618feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1618feeder_combout\ = \u_Datapath|u_Register_File|Mux54~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux54~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1618feeder_combout\);

-- Location: LCCOMB_X26_Y16_N14
\u_Datapath|u_Data_Memory|w_Memory~978feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~978feeder_combout\ = \u_Datapath|u_Register_File|Mux54~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux54~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~978feeder_combout\);

-- Location: LCCOMB_X26_Y14_N24
\u_Datapath|u_Data_Memory|w_Memory~1330feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1330feeder_combout\ = \u_Datapath|u_Register_File|Mux54~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux54~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1330feeder_combout\);

-- Location: LCCOMB_X23_Y20_N2
\u_Datapath|u_Data_Memory|w_Memory~1554feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1554feeder_combout\ = \u_Datapath|u_Register_File|Mux54~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux54~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1554feeder_combout\);

-- Location: LCCOMB_X24_Y22_N2
\u_Datapath|u_Data_Memory|w_Memory~1394feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1394feeder_combout\ = \u_Datapath|u_Register_File|Mux54~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux54~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1394feeder_combout\);

-- Location: LCCOMB_X22_Y22_N26
\u_Datapath|u_Data_Memory|w_Memory~1522feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1522feeder_combout\ = \u_Datapath|u_Register_File|Mux54~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux54~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1522feeder_combout\);

-- Location: LCCOMB_X25_Y14_N0
\u_Datapath|u_Data_Memory|w_Memory~882feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~882feeder_combout\ = \u_Datapath|u_Register_File|Mux54~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux54~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~882feeder_combout\);

-- Location: LCCOMB_X17_Y11_N18
\u_Datapath|u_Data_Memory|w_Memory~818feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~818feeder_combout\ = \u_Datapath|u_Register_File|Mux54~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux54~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~818feeder_combout\);

-- Location: LCCOMB_X14_Y10_N16
\u_Datapath|u_Data_Memory|w_Memory~786feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~786feeder_combout\ = \u_Datapath|u_Register_File|Mux54~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux54~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~786feeder_combout\);

-- Location: LCCOMB_X19_Y18_N6
\u_Datapath|u_Data_Memory|w_Memory~946feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~946feeder_combout\ = \u_Datapath|u_Register_File|Mux54~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux54~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~946feeder_combout\);

-- Location: LCCOMB_X17_Y13_N20
\u_Datapath|u_Data_Memory|w_Memory~1138feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1138feeder_combout\ = \u_Datapath|u_Register_File|Mux54~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux54~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1138feeder_combout\);

-- Location: LCCOMB_X14_Y18_N4
\u_Datapath|u_Data_Memory|w_Memory~1234feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1234feeder_combout\ = \u_Datapath|u_Register_File|Mux54~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux54~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1234feeder_combout\);

-- Location: LCCOMB_X16_Y21_N10
\u_Datapath|u_Data_Memory|w_Memory~2034feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~2034feeder_combout\ = \u_Datapath|u_Register_File|Mux54~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux54~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~2034feeder_combout\);

-- Location: LCCOMB_X15_Y22_N20
\u_Datapath|u_Data_Memory|w_Memory~722feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~722feeder_combout\ = \u_Datapath|u_Register_File|Mux54~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux54~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~722feeder_combout\);

-- Location: LCCOMB_X14_Y14_N4
\u_Datapath|u_Data_Memory|w_Memory~1298feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1298feeder_combout\ = \u_Datapath|u_Register_File|Mux54~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux54~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1298feeder_combout\);

-- Location: LCCOMB_X18_Y19_N6
\u_Datapath|u_Data_Memory|w_Memory~1778feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1778feeder_combout\ = \u_Datapath|u_Register_File|Mux54~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux54~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1778feeder_combout\);

-- Location: LCCOMB_X24_Y13_N12
\u_Datapath|u_Data_Memory|w_Memory~1779feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1779feeder_combout\ = \u_Datapath|u_Register_File|Mux53~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux53~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1779feeder_combout\);

-- Location: LCCOMB_X25_Y11_N28
\u_Datapath|u_Data_Memory|w_Memory~1747feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1747feeder_combout\ = \u_Datapath|u_Register_File|Mux53~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux53~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1747feeder_combout\);

-- Location: LCCOMB_X17_Y10_N6
\u_Datapath|u_Data_Memory|w_Memory~851feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~851feeder_combout\ = \u_Datapath|u_Register_File|Mux53~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux53~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~851feeder_combout\);

-- Location: LCCOMB_X21_Y10_N26
\u_Datapath|u_Data_Memory|w_Memory~1331feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1331feeder_combout\ = \u_Datapath|u_Register_File|Mux53~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux53~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1331feeder_combout\);

-- Location: LCCOMB_X22_Y11_N4
\u_Datapath|u_Data_Memory|w_Memory~1427feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1427feeder_combout\ = \u_Datapath|u_Register_File|Mux53~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux53~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1427feeder_combout\);

-- Location: LCCOMB_X24_Y14_N28
\u_Datapath|u_Data_Memory|w_Memory~2003feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~2003feeder_combout\ = \u_Datapath|u_Register_File|Mux53~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux53~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~2003feeder_combout\);

-- Location: LCCOMB_X24_Y10_N20
\u_Datapath|u_Data_Memory|w_Memory~1203feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1203feeder_combout\ = \u_Datapath|u_Register_File|Mux53~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux53~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1203feeder_combout\);

-- Location: LCCOMB_X26_Y11_N0
\u_Datapath|u_Data_Memory|w_Memory~883feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~883feeder_combout\ = \u_Datapath|u_Register_File|Mux53~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux53~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~883feeder_combout\);

-- Location: LCCOMB_X25_Y17_N4
\u_Datapath|u_Data_Memory|w_Memory~1971feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1971feeder_combout\ = \u_Datapath|u_Register_File|Mux53~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux53~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1971feeder_combout\);

-- Location: LCCOMB_X23_Y21_N30
\u_Datapath|u_Data_Memory|w_Memory~691feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~691feeder_combout\ = \u_Datapath|u_Register_File|Mux53~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux53~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~691feeder_combout\);

-- Location: LCCOMB_X24_Y19_N24
\u_Datapath|u_Data_Memory|w_Memory~1267feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1267feeder_combout\ = \u_Datapath|u_Register_File|Mux53~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux53~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1267feeder_combout\);

-- Location: LCCOMB_X25_Y18_N20
\u_Datapath|u_Data_Memory|w_Memory~2035feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~2035feeder_combout\ = \u_Datapath|u_Register_File|Mux53~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux53~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~2035feeder_combout\);

-- Location: LCCOMB_X17_Y11_N4
\u_Datapath|u_Data_Memory|w_Memory~819feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~819feeder_combout\ = \u_Datapath|u_Register_File|Mux53~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux53~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~819feeder_combout\);

-- Location: LCCOMB_X15_Y13_N30
\u_Datapath|u_Data_Memory|w_Memory~1619feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1619feeder_combout\ = \u_Datapath|u_Register_File|Mux53~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux53~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1619feeder_combout\);

-- Location: LCCOMB_X15_Y10_N18
\u_Datapath|u_Data_Memory|w_Memory~915feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~915feeder_combout\ = \u_Datapath|u_Register_File|Mux53~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux53~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~915feeder_combout\);

-- Location: LCCOMB_X16_Y10_N6
\u_Datapath|u_Data_Memory|w_Memory~1043feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1043feeder_combout\ = \u_Datapath|u_Register_File|Mux53~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux53~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1043feeder_combout\);

-- Location: LCCOMB_X12_Y11_N28
\u_Datapath|u_Data_Memory|w_Memory~1651feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1651feeder_combout\ = \u_Datapath|u_Register_File|Mux53~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux53~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1651feeder_combout\);

-- Location: LCCOMB_X16_Y11_N26
\u_Datapath|u_Data_Memory|w_Memory~659feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~659feeder_combout\ = \u_Datapath|u_Register_File|Mux53~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux53~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~659feeder_combout\);

-- Location: LCCOMB_X13_Y16_N8
\u_Datapath|u_Data_Memory|w_Memory~179feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~179feeder_combout\ = \u_Datapath|u_Register_File|Mux53~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux53~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~179feeder_combout\);

-- Location: LCCOMB_X15_Y14_N28
\u_Datapath|u_Data_Memory|w_Memory~1939feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1939feeder_combout\ = \u_Datapath|u_Register_File|Mux53~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux53~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1939feeder_combout\);

-- Location: LCCOMB_X13_Y13_N30
\u_Datapath|u_Data_Memory|w_Memory~1875feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1875feeder_combout\ = \u_Datapath|u_Register_File|Mux53~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux53~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1875feeder_combout\);

-- Location: LCCOMB_X12_Y13_N10
\u_Datapath|u_Data_Memory|w_Memory~403feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~403feeder_combout\ = \u_Datapath|u_Register_File|Mux53~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux53~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~403feeder_combout\);

-- Location: LCCOMB_X12_Y16_N26
\u_Datapath|u_Data_Memory|w_Memory~275feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~275feeder_combout\ = \u_Datapath|u_Register_File|Mux53~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux53~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~275feeder_combout\);

-- Location: LCCOMB_X12_Y18_N4
\u_Datapath|u_Data_Memory|w_Memory~467feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~467feeder_combout\ = \u_Datapath|u_Register_File|Mux53~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux53~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~467feeder_combout\);

-- Location: LCCOMB_X16_Y22_N8
\u_Datapath|u_Data_Memory|w_Memory~723feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~723feeder_combout\ = \u_Datapath|u_Register_File|Mux53~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux53~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~723feeder_combout\);

-- Location: LCCOMB_X15_Y21_N26
\u_Datapath|u_Data_Memory|w_Memory~339feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~339feeder_combout\ = \u_Datapath|u_Register_File|Mux53~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux53~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~339feeder_combout\);

-- Location: LCCOMB_X16_Y10_N8
\u_Datapath|u_Data_Memory|w_Memory~1044feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1044feeder_combout\ = \u_Datapath|u_Register_File|Mux52~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux52~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1044feeder_combout\);

-- Location: LCCOMB_X21_Y9_N20
\u_Datapath|u_Data_Memory|w_Memory~596feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~596feeder_combout\ = \u_Datapath|u_Register_File|Mux52~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux52~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~596feeder_combout\);

-- Location: LCCOMB_X26_Y13_N12
\u_Datapath|u_Data_Memory|w_Memory~1204feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1204feeder_combout\ = \u_Datapath|u_Register_File|Mux52~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux52~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1204feeder_combout\);

-- Location: LCCOMB_X25_Y13_N0
\u_Datapath|u_Data_Memory|w_Memory~692feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~692feeder_combout\ = \u_Datapath|u_Register_File|Mux52~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux52~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~692feeder_combout\);

-- Location: LCCOMB_X19_Y11_N0
\u_Datapath|u_Data_Memory|w_Memory~564feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~564feeder_combout\ = \u_Datapath|u_Register_File|Mux52~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux52~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~564feeder_combout\);

-- Location: LCCOMB_X17_Y9_N18
\u_Datapath|u_Data_Memory|w_Memory~1140feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1140feeder_combout\ = \u_Datapath|u_Register_File|Mux52~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux52~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1140feeder_combout\);

-- Location: LCCOMB_X14_Y10_N10
\u_Datapath|u_Data_Memory|w_Memory~788feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~788feeder_combout\ = \u_Datapath|u_Register_File|Mux52~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux52~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~788feeder_combout\);

-- Location: LCCOMB_X15_Y11_N28
\u_Datapath|u_Data_Memory|w_Memory~1812feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1812feeder_combout\ = \u_Datapath|u_Register_File|Mux52~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux52~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1812feeder_combout\);

-- Location: LCCOMB_X24_Y16_N24
\u_Datapath|u_Data_Memory|w_Memory~1076feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1076feeder_combout\ = \u_Datapath|u_Register_File|Mux52~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux52~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1076feeder_combout\);

-- Location: LCCOMB_X22_Y13_N20
\u_Datapath|u_Data_Memory|w_Memory~1908feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1908feeder_combout\ = \u_Datapath|u_Register_File|Mux52~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux52~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1908feeder_combout\);

-- Location: LCCOMB_X13_Y18_N30
\u_Datapath|u_Data_Memory|w_Memory~340feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~340feeder_combout\ = \u_Datapath|u_Register_File|Mux52~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux52~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~340feeder_combout\);

-- Location: LCCOMB_X15_Y20_N20
\u_Datapath|u_Data_Memory|w_Memory~724feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~724feeder_combout\ = \u_Datapath|u_Register_File|Mux52~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux52~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~724feeder_combout\);

-- Location: LCCOMB_X16_Y12_N12
\u_Datapath|u_Data_Memory|w_Memory~916feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~916feeder_combout\ = \u_Datapath|u_Register_File|Mux52~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux52~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~916feeder_combout\);

-- Location: LCCOMB_X14_Y12_N20
\u_Datapath|u_Data_Memory|w_Memory~1396feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1396feeder_combout\ = \u_Datapath|u_Register_File|Mux52~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux52~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1396feeder_combout\);

-- Location: LCCOMB_X14_Y19_N24
\u_Datapath|u_Data_Memory|w_Memory~884feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~884feeder_combout\ = \u_Datapath|u_Register_File|Mux52~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux52~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~884feeder_combout\);

-- Location: LCCOMB_X17_Y19_N26
\u_Datapath|u_Data_Memory|w_Memory~756feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~756feeder_combout\ = \u_Datapath|u_Register_File|Mux52~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux52~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~756feeder_combout\);

-- Location: LCCOMB_X17_Y22_N10
\u_Datapath|u_Data_Memory|w_Memory~372feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~372feeder_combout\ = \u_Datapath|u_Register_File|Mux52~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux52~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~372feeder_combout\);

-- Location: LCCOMB_X22_Y21_N8
\u_Datapath|u_Data_Memory|w_Memory~1268feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1268feeder_combout\ = \u_Datapath|u_Register_File|Mux52~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux52~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1268feeder_combout\);

-- Location: LCCOMB_X21_Y21_N12
\u_Datapath|u_Data_Memory|w_Memory~1876feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1876feeder_combout\ = \u_Datapath|u_Register_File|Mux52~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux52~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1876feeder_combout\);

-- Location: LCCOMB_X17_Y21_N14
\u_Datapath|u_Data_Memory|w_Memory~1012feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1012feeder_combout\ = \u_Datapath|u_Register_File|Mux52~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux52~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1012feeder_combout\);

-- Location: LCCOMB_X14_Y18_N2
\u_Datapath|u_Data_Memory|w_Memory~1301feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1301feeder_combout\ = \u_Datapath|u_Register_File|Mux51~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux51~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1301feeder_combout\);

-- Location: LCCOMB_X16_Y12_N26
\u_Datapath|u_Data_Memory|w_Memory~917feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~917feeder_combout\ = \u_Datapath|u_Register_File|Mux51~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux51~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~917feeder_combout\);

-- Location: LCCOMB_X13_Y12_N18
\u_Datapath|u_Data_Memory|w_Memory~1589feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1589feeder_combout\ = \u_Datapath|u_Register_File|Mux51~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux51~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1589feeder_combout\);

-- Location: LCCOMB_X14_Y12_N16
\u_Datapath|u_Data_Memory|w_Memory~1397feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1397feeder_combout\ = \u_Datapath|u_Register_File|Mux51~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux51~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1397feeder_combout\);

-- Location: LCCOMB_X13_Y13_N24
\u_Datapath|u_Data_Memory|w_Memory~1877feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1877feeder_combout\ = \u_Datapath|u_Register_File|Mux51~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux51~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1877feeder_combout\);

-- Location: LCCOMB_X15_Y13_N0
\u_Datapath|u_Data_Memory|w_Memory~1621feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1621feeder_combout\ = \u_Datapath|u_Register_File|Mux51~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux51~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1621feeder_combout\);

-- Location: LCCOMB_X12_Y11_N24
\u_Datapath|u_Data_Memory|w_Memory~1653feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1653feeder_combout\ = \u_Datapath|u_Register_File|Mux51~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux51~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1653feeder_combout\);

-- Location: LCCOMB_X24_Y13_N28
\u_Datapath|u_Data_Memory|w_Memory~1781feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1781feeder_combout\ = \u_Datapath|u_Register_File|Mux51~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux51~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1781feeder_combout\);

-- Location: LCCOMB_X24_Y14_N16
\u_Datapath|u_Data_Memory|w_Memory~2005feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~2005feeder_combout\ = \u_Datapath|u_Register_File|Mux51~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux51~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~2005feeder_combout\);

-- Location: LCCOMB_X24_Y10_N18
\u_Datapath|u_Data_Memory|w_Memory~1205feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1205feeder_combout\ = \u_Datapath|u_Register_File|Mux51~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux51~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1205feeder_combout\);

-- Location: LCCOMB_X17_Y10_N20
\u_Datapath|u_Data_Memory|w_Memory~789feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~789feeder_combout\ = \u_Datapath|u_Register_File|Mux51~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux51~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~789feeder_combout\);

-- Location: LCCOMB_X25_Y11_N16
\u_Datapath|u_Data_Memory|w_Memory~1813feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1813feeder_combout\ = \u_Datapath|u_Register_File|Mux51~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux51~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1813feeder_combout\);

-- Location: LCCOMB_X13_Y15_N12
\u_Datapath|u_Data_Memory|w_Memory~1557feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1557feeder_combout\ = \u_Datapath|u_Register_File|Mux51~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux51~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1557feeder_combout\);

-- Location: LCCOMB_X12_Y18_N12
\u_Datapath|u_Data_Memory|w_Memory~469feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~469feeder_combout\ = \u_Datapath|u_Register_File|Mux51~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux51~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~469feeder_combout\);

-- Location: LCCOMB_X14_Y19_N14
\u_Datapath|u_Data_Memory|w_Memory~885feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~885feeder_combout\ = \u_Datapath|u_Register_File|Mux51~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux51~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~885feeder_combout\);

-- Location: LCCOMB_X13_Y16_N4
\u_Datapath|u_Data_Memory|w_Memory~1909feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1909feeder_combout\ = \u_Datapath|u_Register_File|Mux51~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux51~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1909feeder_combout\);

-- Location: LCCOMB_X12_Y20_N28
\u_Datapath|u_Data_Memory|w_Memory~213feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~213feeder_combout\ = \u_Datapath|u_Register_File|Mux51~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux51~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~213feeder_combout\);

-- Location: LCCOMB_X13_Y20_N18
\u_Datapath|u_Data_Memory|w_Memory~181feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~181feeder_combout\ = \u_Datapath|u_Register_File|Mux51~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux51~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~181feeder_combout\);

-- Location: LCCOMB_X11_Y17_N14
\u_Datapath|u_Data_Memory|w_Memory~309feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~309feeder_combout\ = \u_Datapath|u_Register_File|Mux51~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux51~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~309feeder_combout\);

-- Location: LCCOMB_X22_Y21_N14
\u_Datapath|u_Data_Memory|w_Memory~1269feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1269feeder_combout\ = \u_Datapath|u_Register_File|Mux51~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux51~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1269feeder_combout\);

-- Location: LCCOMB_X19_Y22_N14
\u_Datapath|u_Data_Memory|w_Memory~853feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~853feeder_combout\ = \u_Datapath|u_Register_File|Mux51~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux51~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~853feeder_combout\);

-- Location: LCCOMB_X17_Y21_N0
\u_Datapath|u_Data_Memory|w_Memory~1013feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1013feeder_combout\ = \u_Datapath|u_Register_File|Mux51~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux51~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1013feeder_combout\);

-- Location: LCCOMB_X16_Y22_N22
\u_Datapath|u_Data_Memory|w_Memory~725feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~725feeder_combout\ = \u_Datapath|u_Register_File|Mux51~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux51~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~725feeder_combout\);

-- Location: LCCOMB_X25_Y20_N24
\u_Datapath|u_Data_Memory|w_Memory~1237feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1237feeder_combout\ = \u_Datapath|u_Register_File|Mux51~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux51~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1237feeder_combout\);

-- Location: LCCOMB_X26_Y17_N18
\u_Datapath|u_Data_Memory|w_Memory~2037feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~2037feeder_combout\ = \u_Datapath|u_Register_File|Mux51~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux51~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~2037feeder_combout\);

-- Location: LCCOMB_X19_Y18_N14
\u_Datapath|u_Data_Memory|w_Memory~950feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~950feeder_combout\ = \u_Datapath|u_Register_File|Mux50~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux50~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~950feeder_combout\);

-- Location: LCCOMB_X19_Y19_N22
\u_Datapath|u_Data_Memory|w_Memory~630feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~630feeder_combout\ = \u_Datapath|u_Register_File|Mux50~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux50~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~630feeder_combout\);

-- Location: LCCOMB_X17_Y19_N2
\u_Datapath|u_Data_Memory|w_Memory~758feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~758feeder_combout\ = \u_Datapath|u_Register_File|Mux50~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux50~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~758feeder_combout\);

-- Location: LCCOMB_X14_Y19_N16
\u_Datapath|u_Data_Memory|w_Memory~886feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~886feeder_combout\ = \u_Datapath|u_Register_File|Mux50~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux50~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~886feeder_combout\);

-- Location: LCCOMB_X15_Y20_N30
\u_Datapath|u_Data_Memory|w_Memory~726feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~726feeder_combout\ = \u_Datapath|u_Register_File|Mux50~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux50~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~726feeder_combout\);

-- Location: LCCOMB_X19_Y21_N18
\u_Datapath|u_Data_Memory|w_Memory~1526feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1526feeder_combout\ = \u_Datapath|u_Register_File|Mux50~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux50~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1526feeder_combout\);

-- Location: LCCOMB_X19_Y21_N16
\u_Datapath|u_Data_Memory|w_Memory~2038feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~2038feeder_combout\ = \u_Datapath|u_Register_File|Mux50~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux50~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~2038feeder_combout\);

-- Location: LCCOMB_X17_Y22_N30
\u_Datapath|u_Data_Memory|w_Memory~374feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~374feeder_combout\ = \u_Datapath|u_Register_File|Mux50~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux50~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~374feeder_combout\);

-- Location: LCCOMB_X15_Y21_N16
\u_Datapath|u_Data_Memory|w_Memory~342feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~342feeder_combout\ = \u_Datapath|u_Register_File|Mux50~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux50~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~342feeder_combout\);

-- Location: LCCOMB_X15_Y15_N8
\u_Datapath|u_Data_Memory|w_Memory~214feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~214feeder_combout\ = \u_Datapath|u_Register_File|Mux50~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux50~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~214feeder_combout\);

-- Location: LCCOMB_X15_Y15_N10
\u_Datapath|u_Data_Memory|w_Memory~1750feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1750feeder_combout\ = \u_Datapath|u_Register_File|Mux50~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux50~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1750feeder_combout\);

-- Location: LCCOMB_X14_Y17_N30
\u_Datapath|u_Data_Memory|w_Memory~1238feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1238feeder_combout\ = \u_Datapath|u_Register_File|Mux50~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux50~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1238feeder_combout\);

-- Location: LCCOMB_X22_Y10_N20
\u_Datapath|u_Data_Memory|w_Memory~1558feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1558feeder_combout\ = \u_Datapath|u_Register_File|Mux50~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux50~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1558feeder_combout\);

-- Location: LCCOMB_X22_Y13_N18
\u_Datapath|u_Data_Memory|w_Memory~1910feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1910feeder_combout\ = \u_Datapath|u_Register_File|Mux50~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux50~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1910feeder_combout\);

-- Location: LCCOMB_X27_Y15_N24
\u_Datapath|u_Data_Memory|w_Memory~1398feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1398feeder_combout\ = \u_Datapath|u_Register_File|Mux50~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux50~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1398feeder_combout\);

-- Location: LCCOMB_X21_Y21_N22
\u_Datapath|u_Data_Memory|w_Memory~1942feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1942feeder_combout\ = \u_Datapath|u_Register_File|Mux50~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux50~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1942feeder_combout\);

-- Location: LCCOMB_X26_Y15_N12
\u_Datapath|u_Data_Memory|w_Memory~694feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~694feeder_combout\ = \u_Datapath|u_Register_File|Mux50~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux50~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~694feeder_combout\);

-- Location: LCCOMB_X21_Y20_N8
\u_Datapath|u_Data_Memory|w_Memory~1014feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1014feeder_combout\ = \u_Datapath|u_Register_File|Mux50~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux50~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1014feeder_combout\);

-- Location: LCCOMB_X25_Y17_N12
\u_Datapath|u_Data_Memory|w_Memory~1462feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1462feeder_combout\ = \u_Datapath|u_Register_File|Mux50~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux50~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1462feeder_combout\);

-- Location: LCCOMB_X22_Y11_N12
\u_Datapath|u_Data_Memory|w_Memory~1174feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1174feeder_combout\ = \u_Datapath|u_Register_File|Mux50~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux50~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1174feeder_combout\);

-- Location: LCCOMB_X23_Y13_N12
\u_Datapath|u_Data_Memory|w_Memory~1046feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1046feeder_combout\ = \u_Datapath|u_Register_File|Mux50~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux50~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1046feeder_combout\);

-- Location: LCCOMB_X24_Y12_N30
\u_Datapath|u_Data_Memory|w_Memory~1366feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1366feeder_combout\ = \u_Datapath|u_Register_File|Mux50~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux50~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1366feeder_combout\);

-- Location: LCCOMB_X21_Y16_N24
\u_Datapath|u_Data_Memory|w_Memory~1270feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1270feeder_combout\ = \u_Datapath|u_Register_File|Mux50~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux50~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1270feeder_combout\);

-- Location: LCCOMB_X18_Y9_N12
\u_Datapath|u_Data_Memory|w_Memory~662feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~662feeder_combout\ = \u_Datapath|u_Register_File|Mux50~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux50~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~662feeder_combout\);

-- Location: LCCOMB_X16_Y9_N22
\u_Datapath|u_Data_Memory|w_Memory~1110feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1110feeder_combout\ = \u_Datapath|u_Register_File|Mux50~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux50~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1110feeder_combout\);

-- Location: LCCOMB_X21_Y9_N14
\u_Datapath|u_Data_Memory|w_Memory~854feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~854feeder_combout\ = \u_Datapath|u_Register_File|Mux50~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux50~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~854feeder_combout\);

-- Location: LCCOMB_X21_Y9_N12
\u_Datapath|u_Data_Memory|w_Memory~598feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~598feeder_combout\ = \u_Datapath|u_Register_File|Mux50~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux50~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~598feeder_combout\);

-- Location: LCCOMB_X19_Y22_N30
\u_Datapath|u_Data_Memory|w_Memory~247feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~247feeder_combout\ = \u_Datapath|u_Register_File|Mux49~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux49~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~247feeder_combout\);

-- Location: LCCOMB_X14_Y20_N18
\u_Datapath|u_Data_Memory|w_Memory~823feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~823feeder_combout\ = \u_Datapath|u_Register_File|Mux49~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux49~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~823feeder_combout\);

-- Location: LCCOMB_X15_Y17_N22
\u_Datapath|u_Data_Memory|w_Memory~311feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~311feeder_combout\ = \u_Datapath|u_Register_File|Mux49~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux49~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~311feeder_combout\);

-- Location: LCCOMB_X21_Y12_N8
\u_Datapath|u_Data_Memory|w_Memory~1719feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1719feeder_combout\ = \u_Datapath|u_Register_File|Mux49~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux49~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1719feeder_combout\);

-- Location: LCCOMB_X14_Y12_N8
\u_Datapath|u_Data_Memory|w_Memory~1431feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1431feeder_combout\ = \u_Datapath|u_Register_File|Mux49~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux49~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1431feeder_combout\);

-- Location: LCCOMB_X13_Y13_N18
\u_Datapath|u_Data_Memory|w_Memory~1879feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1879feeder_combout\ = \u_Datapath|u_Register_File|Mux49~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux49~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1879feeder_combout\);

-- Location: LCCOMB_X14_Y19_N12
\u_Datapath|u_Data_Memory|w_Memory~1015feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1015feeder_combout\ = \u_Datapath|u_Register_File|Mux49~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux49~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1015feeder_combout\);

-- Location: LCCOMB_X13_Y18_N18
\u_Datapath|u_Data_Memory|w_Memory~343feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~343feeder_combout\ = \u_Datapath|u_Register_File|Mux49~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux49~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~343feeder_combout\);

-- Location: LCCOMB_X12_Y18_N10
\u_Datapath|u_Data_Memory|w_Memory~471feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~471feeder_combout\ = \u_Datapath|u_Register_File|Mux49~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux49~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~471feeder_combout\);

-- Location: LCCOMB_X15_Y13_N26
\u_Datapath|u_Data_Memory|w_Memory~1623feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1623feeder_combout\ = \u_Datapath|u_Register_File|Mux49~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux49~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1623feeder_combout\);

-- Location: LCCOMB_X13_Y16_N22
\u_Datapath|u_Data_Memory|w_Memory~183feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~183feeder_combout\ = \u_Datapath|u_Register_File|Mux49~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux49~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~183feeder_combout\);

-- Location: LCCOMB_X22_Y21_N0
\u_Datapath|u_Data_Memory|w_Memory~1271feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1271feeder_combout\ = \u_Datapath|u_Register_File|Mux49~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux49~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1271feeder_combout\);

-- Location: LCCOMB_X26_Y17_N12
\u_Datapath|u_Data_Memory|w_Memory~2039feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~2039feeder_combout\ = \u_Datapath|u_Register_File|Mux49~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux49~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~2039feeder_combout\);

-- Location: LCCOMB_X24_Y13_N18
\u_Datapath|u_Data_Memory|w_Memory~1783feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1783feeder_combout\ = \u_Datapath|u_Register_File|Mux49~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux49~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1783feeder_combout\);

-- Location: LCCOMB_X26_Y13_N16
\u_Datapath|u_Data_Memory|w_Memory~1207feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1207feeder_combout\ = \u_Datapath|u_Register_File|Mux49~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux49~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1207feeder_combout\);

-- Location: LCCOMB_X23_Y12_N18
\u_Datapath|u_Data_Memory|w_Memory~1751feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1751feeder_combout\ = \u_Datapath|u_Register_File|Mux49~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux49~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1751feeder_combout\);

-- Location: LCCOMB_X24_Y14_N14
\u_Datapath|u_Data_Memory|w_Memory~2007feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~2007feeder_combout\ = \u_Datapath|u_Register_File|Mux49~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux49~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~2007feeder_combout\);

-- Location: LCCOMB_X19_Y10_N30
\u_Datapath|u_Data_Memory|w_Memory~1335feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1335feeder_combout\ = \u_Datapath|u_Register_File|Mux49~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux49~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1335feeder_combout\);

-- Location: LCCOMB_X21_Y9_N2
\u_Datapath|u_Data_Memory|w_Memory~855feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~855feeder_combout\ = \u_Datapath|u_Register_File|Mux49~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux49~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~855feeder_combout\);

-- Location: LCCOMB_X15_Y14_N30
\u_Datapath|u_Data_Memory|w_Memory~1943feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1943feeder_combout\ = \u_Datapath|u_Register_File|Mux49~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux49~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1943feeder_combout\);

-- Location: LCCOMB_X12_Y11_N26
\u_Datapath|u_Data_Memory|w_Memory~1655feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1655feeder_combout\ = \u_Datapath|u_Register_File|Mux49~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux49~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1655feeder_combout\);

-- Location: LCCOMB_X19_Y10_N4
\u_Datapath|u_Data_Memory|w_Memory~1368feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1368feeder_combout\ = \u_Datapath|u_Register_File|Mux48~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux48~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1368feeder_combout\);

-- Location: LCCOMB_X18_Y11_N2
\u_Datapath|u_Data_Memory|w_Memory~1656feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1656feeder_combout\ = \u_Datapath|u_Register_File|Mux48~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux48~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1656feeder_combout\);

-- Location: LCCOMB_X17_Y11_N22
\u_Datapath|u_Data_Memory|w_Memory~824feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~824feeder_combout\ = \u_Datapath|u_Register_File|Mux48~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux48~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~824feeder_combout\);

-- Location: LCCOMB_X15_Y10_N6
\u_Datapath|u_Data_Memory|w_Memory~920feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~920feeder_combout\ = \u_Datapath|u_Register_File|Mux48~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux48~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~920feeder_combout\);

-- Location: LCCOMB_X18_Y9_N30
\u_Datapath|u_Data_Memory|w_Memory~600feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~600feeder_combout\ = \u_Datapath|u_Register_File|Mux48~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux48~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~600feeder_combout\);

-- Location: LCCOMB_X22_Y9_N12
\u_Datapath|u_Data_Memory|w_Memory~568feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~568feeder_combout\ = \u_Datapath|u_Register_File|Mux48~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux48~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~568feeder_combout\);

-- Location: LCCOMB_X13_Y11_N16
\u_Datapath|u_Data_Memory|w_Memory~792feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~792feeder_combout\ = \u_Datapath|u_Register_File|Mux48~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux48~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~792feeder_combout\);

-- Location: LCCOMB_X12_Y12_N12
\u_Datapath|u_Data_Memory|w_Memory~1048feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1048feeder_combout\ = \u_Datapath|u_Register_File|Mux48~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux48~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1048feeder_combout\);

-- Location: LCCOMB_X12_Y12_N2
\u_Datapath|u_Data_Memory|w_Memory~1016feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1016feeder_combout\ = \u_Datapath|u_Register_File|Mux48~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux48~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1016feeder_combout\);

-- Location: LCCOMB_X23_Y10_N16
\u_Datapath|u_Data_Memory|w_Memory~1816feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1816feeder_combout\ = \u_Datapath|u_Register_File|Mux48~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux48~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1816feeder_combout\);

-- Location: LCCOMB_X25_Y15_N14
\u_Datapath|u_Data_Memory|w_Memory~1912feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1912feeder_combout\ = \u_Datapath|u_Register_File|Mux48~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux48~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1912feeder_combout\);

-- Location: LCCOMB_X26_Y16_N2
\u_Datapath|u_Data_Memory|w_Memory~984feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~984feeder_combout\ = \u_Datapath|u_Register_File|Mux48~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux48~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~984feeder_combout\);

-- Location: LCCOMB_X25_Y18_N18
\u_Datapath|u_Data_Memory|w_Memory~2040feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~2040feeder_combout\ = \u_Datapath|u_Register_File|Mux48~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux48~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~2040feeder_combout\);

-- Location: LCCOMB_X24_Y14_N2
\u_Datapath|u_Data_Memory|w_Memory~2008feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~2008feeder_combout\ = \u_Datapath|u_Register_File|Mux48~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux48~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~2008feeder_combout\);

-- Location: LCCOMB_X17_Y13_N30
\u_Datapath|u_Data_Memory|w_Memory~1144feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1144feeder_combout\ = \u_Datapath|u_Register_File|Mux48~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux48~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1144feeder_combout\);

-- Location: LCCOMB_X25_Y13_N28
\u_Datapath|u_Data_Memory|w_Memory~696feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~696feeder_combout\ = \u_Datapath|u_Register_File|Mux48~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux48~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~696feeder_combout\);

-- Location: LCCOMB_X26_Y13_N30
\u_Datapath|u_Data_Memory|w_Memory~1208feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1208feeder_combout\ = \u_Datapath|u_Register_File|Mux48~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux48~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1208feeder_combout\);

-- Location: LCCOMB_X25_Y19_N14
\u_Datapath|u_Data_Memory|w_Memory~472feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~472feeder_combout\ = \u_Datapath|u_Register_File|Mux48~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux48~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~472feeder_combout\);

-- Location: LCCOMB_X17_Y19_N0
\u_Datapath|u_Data_Memory|w_Memory~760feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~760feeder_combout\ = \u_Datapath|u_Register_File|Mux48~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux48~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~760feeder_combout\);

-- Location: LCCOMB_X24_Y20_N10
\u_Datapath|u_Data_Memory|w_Memory~1336feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1336feeder_combout\ = \u_Datapath|u_Register_File|Mux48~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux48~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1336feeder_combout\);

-- Location: LCCOMB_X15_Y19_N8
\u_Datapath|u_Data_Memory|w_Memory~504feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~504feeder_combout\ = \u_Datapath|u_Register_File|Mux48~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux48~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~504feeder_combout\);

-- Location: LCCOMB_X19_Y21_N30
\u_Datapath|u_Data_Memory|w_Memory~1528feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1528feeder_combout\ = \u_Datapath|u_Register_File|Mux48~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux48~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1528feeder_combout\);

-- Location: LCCOMB_X22_Y21_N6
\u_Datapath|u_Data_Memory|w_Memory~1272feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1272feeder_combout\ = \u_Datapath|u_Register_File|Mux48~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux48~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1272feeder_combout\);

-- Location: LCCOMB_X22_Y20_N6
\u_Datapath|u_Data_Memory|w_Memory~1496feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1496feeder_combout\ = \u_Datapath|u_Register_File|Mux48~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux48~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1496feeder_combout\);

-- Location: LCCOMB_X15_Y20_N12
\u_Datapath|u_Data_Memory|w_Memory~728feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~728feeder_combout\ = \u_Datapath|u_Register_File|Mux48~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux48~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~728feeder_combout\);

-- Location: LCCOMB_X26_Y18_N28
\u_Datapath|u_Data_Memory|w_Memory~1240feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1240feeder_combout\ = \u_Datapath|u_Register_File|Mux48~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux48~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1240feeder_combout\);

-- Location: LCCOMB_X26_Y18_N2
\u_Datapath|u_Data_Memory|w_Memory~1400feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1400feeder_combout\ = \u_Datapath|u_Register_File|Mux48~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux48~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1400feeder_combout\);

-- Location: LCCOMB_X16_Y12_N20
\u_Datapath|u_Data_Memory|w_Memory~921feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~921feeder_combout\ = \u_Datapath|u_Register_File|Mux47~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux47~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~921feeder_combout\);

-- Location: LCCOMB_X14_Y14_N0
\u_Datapath|u_Data_Memory|w_Memory~1305feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1305feeder_combout\ = \u_Datapath|u_Register_File|Mux47~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux47~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1305feeder_combout\);

-- Location: LCCOMB_X14_Y14_N18
\u_Datapath|u_Data_Memory|w_Memory~1241feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1241feeder_combout\ = \u_Datapath|u_Register_File|Mux47~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux47~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1241feeder_combout\);

-- Location: LCCOMB_X14_Y10_N0
\u_Datapath|u_Data_Memory|w_Memory~793feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~793feeder_combout\ = \u_Datapath|u_Register_File|Mux47~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux47~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~793feeder_combout\);

-- Location: LCCOMB_X13_Y13_N20
\u_Datapath|u_Data_Memory|w_Memory~1881feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1881feeder_combout\ = \u_Datapath|u_Register_File|Mux47~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux47~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1881feeder_combout\);

-- Location: LCCOMB_X15_Y14_N22
\u_Datapath|u_Data_Memory|w_Memory~1945feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1945feeder_combout\ = \u_Datapath|u_Register_File|Mux47~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux47~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1945feeder_combout\);

-- Location: LCCOMB_X13_Y15_N8
\u_Datapath|u_Data_Memory|w_Memory~1561feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1561feeder_combout\ = \u_Datapath|u_Register_File|Mux47~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux47~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1561feeder_combout\);

-- Location: LCCOMB_X13_Y16_N24
\u_Datapath|u_Data_Memory|w_Memory~185feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~185feeder_combout\ = \u_Datapath|u_Register_File|Mux47~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux47~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~185feeder_combout\);

-- Location: LCCOMB_X13_Y16_N14
\u_Datapath|u_Data_Memory|w_Memory~1913feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1913feeder_combout\ = \u_Datapath|u_Register_File|Mux47~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux47~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1913feeder_combout\);

-- Location: LCCOMB_X16_Y21_N12
\u_Datapath|u_Data_Memory|w_Memory~2041feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~2041feeder_combout\ = \u_Datapath|u_Register_File|Mux47~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux47~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~2041feeder_combout\);

-- Location: LCCOMB_X12_Y19_N22
\u_Datapath|u_Data_Memory|w_Memory~313feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~313feeder_combout\ = \u_Datapath|u_Register_File|Mux47~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux47~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~313feeder_combout\);

-- Location: LCCOMB_X11_Y16_N6
\u_Datapath|u_Data_Memory|w_Memory~409feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~409feeder_combout\ = \u_Datapath|u_Register_File|Mux47~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux47~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~409feeder_combout\);

-- Location: LCCOMB_X11_Y16_N8
\u_Datapath|u_Data_Memory|w_Memory~281feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~281feeder_combout\ = \u_Datapath|u_Register_File|Mux47~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux47~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~281feeder_combout\);

-- Location: LCCOMB_X12_Y20_N22
\u_Datapath|u_Data_Memory|w_Memory~217feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~217feeder_combout\ = \u_Datapath|u_Register_File|Mux47~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux47~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~217feeder_combout\);

-- Location: LCCOMB_X12_Y18_N2
\u_Datapath|u_Data_Memory|w_Memory~473feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~473feeder_combout\ = \u_Datapath|u_Register_File|Mux47~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux47~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~473feeder_combout\);

-- Location: LCCOMB_X24_Y11_N30
\u_Datapath|u_Data_Memory|w_Memory~1817feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1817feeder_combout\ = \u_Datapath|u_Register_File|Mux47~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux47~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1817feeder_combout\);

-- Location: LCCOMB_X24_Y11_N8
\u_Datapath|u_Data_Memory|w_Memory~1721feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1721feeder_combout\ = \u_Datapath|u_Register_File|Mux47~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux47~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1721feeder_combout\);

-- Location: LCCOMB_X23_Y12_N16
\u_Datapath|u_Data_Memory|w_Memory~1753feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1753feeder_combout\ = \u_Datapath|u_Register_File|Mux47~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux47~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1753feeder_combout\);

-- Location: LCCOMB_X22_Y13_N14
\u_Datapath|u_Data_Memory|w_Memory~1849feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1849feeder_combout\ = \u_Datapath|u_Register_File|Mux47~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux47~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1849feeder_combout\);

-- Location: LCCOMB_X22_Y21_N16
\u_Datapath|u_Data_Memory|w_Memory~1273feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1273feeder_combout\ = \u_Datapath|u_Register_File|Mux47~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux47~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1273feeder_combout\);

-- Location: LCCOMB_X17_Y22_N24
\u_Datapath|u_Data_Memory|w_Memory~377feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~377feeder_combout\ = \u_Datapath|u_Register_File|Mux47~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux47~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~377feeder_combout\);

-- Location: LCCOMB_X19_Y22_N8
\u_Datapath|u_Data_Memory|w_Memory~857feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~857feeder_combout\ = \u_Datapath|u_Register_File|Mux47~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux47~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~857feeder_combout\);

-- Location: LCCOMB_X15_Y20_N14
\u_Datapath|u_Data_Memory|w_Memory~729feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~729feeder_combout\ = \u_Datapath|u_Register_File|Mux47~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux47~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~729feeder_combout\);

-- Location: LCCOMB_X22_Y22_N4
\u_Datapath|u_Data_Memory|w_Memory~1145feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1145feeder_combout\ = \u_Datapath|u_Register_File|Mux47~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux47~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1145feeder_combout\);

-- Location: LCCOMB_X21_Y10_N14
\u_Datapath|u_Data_Memory|w_Memory~1337feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1337feeder_combout\ = \u_Datapath|u_Register_File|Mux47~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux47~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1337feeder_combout\);

-- Location: LCCOMB_X17_Y9_N16
\u_Datapath|u_Data_Memory|w_Memory~1146feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1146feeder_combout\ = \u_Datapath|u_Register_File|Mux46~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux46~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1146feeder_combout\);

-- Location: LCCOMB_X21_Y9_N28
\u_Datapath|u_Data_Memory|w_Memory~858feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~858feeder_combout\ = \u_Datapath|u_Register_File|Mux46~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux46~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~858feeder_combout\);

-- Location: LCCOMB_X13_Y13_N10
\u_Datapath|u_Data_Memory|w_Memory~1882feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1882feeder_combout\ = \u_Datapath|u_Register_File|Mux46~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux46~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1882feeder_combout\);

-- Location: LCCOMB_X14_Y14_N2
\u_Datapath|u_Data_Memory|w_Memory~1306feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1306feeder_combout\ = \u_Datapath|u_Register_File|Mux46~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux46~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1306feeder_combout\);

-- Location: LCCOMB_X21_Y15_N18
\u_Datapath|u_Data_Memory|w_Memory~890feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~890feeder_combout\ = \u_Datapath|u_Register_File|Mux46~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux46~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~890feeder_combout\);

-- Location: LCCOMB_X14_Y18_N14
\u_Datapath|u_Data_Memory|w_Memory~1242feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1242feeder_combout\ = \u_Datapath|u_Register_File|Mux46~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux46~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1242feeder_combout\);

-- Location: LCCOMB_X15_Y19_N6
\u_Datapath|u_Data_Memory|w_Memory~378feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~378feeder_combout\ = \u_Datapath|u_Register_File|Mux46~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux46~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~378feeder_combout\);

-- Location: LCCOMB_X13_Y19_N18
\u_Datapath|u_Data_Memory|w_Memory~1658feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1658feeder_combout\ = \u_Datapath|u_Register_File|Mux46~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux46~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1658feeder_combout\);

-- Location: LCCOMB_X20_Y9_N30
\u_Datapath|u_Data_Memory|w_Memory~1626feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1626feeder_combout\ = \u_Datapath|u_Register_File|Mux46~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux46~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1626feeder_combout\);

-- Location: LCCOMB_X23_Y11_N20
\u_Datapath|u_Data_Memory|w_Memory~1786feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1786feeder_combout\ = \u_Datapath|u_Register_File|Mux46~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux46~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1786feeder_combout\);

-- Location: LCCOMB_X22_Y10_N2
\u_Datapath|u_Data_Memory|w_Memory~1562feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1562feeder_combout\ = \u_Datapath|u_Register_File|Mux46~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux46~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1562feeder_combout\);

-- Location: LCCOMB_X25_Y13_N10
\u_Datapath|u_Data_Memory|w_Memory~1722feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1722feeder_combout\ = \u_Datapath|u_Register_File|Mux46~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux46~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1722feeder_combout\);

-- Location: LCCOMB_X26_Y14_N30
\u_Datapath|u_Data_Memory|w_Memory~1402feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1402feeder_combout\ = \u_Datapath|u_Register_File|Mux46~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux46~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1402feeder_combout\);

-- Location: LCCOMB_X24_Y18_N26
\u_Datapath|u_Data_Memory|w_Memory~2010feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~2010feeder_combout\ = \u_Datapath|u_Register_File|Mux46~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux46~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~2010feeder_combout\);

-- Location: LCCOMB_X19_Y21_N8
\u_Datapath|u_Data_Memory|w_Memory~1530feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1530feeder_combout\ = \u_Datapath|u_Register_File|Mux46~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux46~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1530feeder_combout\);

-- Location: LCCOMB_X15_Y21_N10
\u_Datapath|u_Data_Memory|w_Memory~346feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~346feeder_combout\ = \u_Datapath|u_Register_File|Mux46~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux46~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~346feeder_combout\);

-- Location: LCCOMB_X25_Y21_N8
\u_Datapath|u_Data_Memory|w_Memory~1946feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1946feeder_combout\ = \u_Datapath|u_Register_File|Mux46~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux46~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1946feeder_combout\);

-- Location: LCCOMB_X23_Y12_N10
\u_Datapath|u_Data_Memory|w_Memory~1755feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1755feeder_combout\ = \u_Datapath|u_Register_File|Mux45~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux45~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1755feeder_combout\);

-- Location: LCCOMB_X24_Y19_N2
\u_Datapath|u_Data_Memory|w_Memory~1531feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1531feeder_combout\ = \u_Datapath|u_Register_File|Mux45~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux45~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1531feeder_combout\);

-- Location: LCCOMB_X22_Y20_N26
\u_Datapath|u_Data_Memory|w_Memory~1499feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1499feeder_combout\ = \u_Datapath|u_Register_File|Mux45~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux45~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1499feeder_combout\);

-- Location: LCCOMB_X21_Y15_N10
\u_Datapath|u_Data_Memory|w_Memory~891feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~891feeder_combout\ = \u_Datapath|u_Register_File|Mux45~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux45~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~891feeder_combout\);

-- Location: LCCOMB_X16_Y10_N0
\u_Datapath|u_Data_Memory|w_Memory~795feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~795feeder_combout\ = \u_Datapath|u_Register_File|Mux45~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux45~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~795feeder_combout\);

-- Location: LCCOMB_X17_Y13_N4
\u_Datapath|u_Data_Memory|w_Memory~1179feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1179feeder_combout\ = \u_Datapath|u_Register_File|Mux45~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux45~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1179feeder_combout\);

-- Location: LCCOMB_X16_Y11_N0
\u_Datapath|u_Data_Memory|w_Memory~1051feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1051feeder_combout\ = \u_Datapath|u_Register_File|Mux45~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux45~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1051feeder_combout\);

-- Location: LCCOMB_X13_Y18_N26
\u_Datapath|u_Data_Memory|w_Memory~347feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~347feeder_combout\ = \u_Datapath|u_Register_File|Mux45~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux45~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~347feeder_combout\);

-- Location: LCCOMB_X14_Y21_N2
\u_Datapath|u_Data_Memory|w_Memory~699feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~699feeder_combout\ = \u_Datapath|u_Register_File|Mux45~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux45~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~699feeder_combout\);

-- Location: LCCOMB_X14_Y20_N12
\u_Datapath|u_Data_Memory|w_Memory~827feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~827feeder_combout\ = \u_Datapath|u_Register_File|Mux45~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux45~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~827feeder_combout\);

-- Location: LCCOMB_X13_Y20_N4
\u_Datapath|u_Data_Memory|w_Memory~763feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~763feeder_combout\ = \u_Datapath|u_Register_File|Mux45~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux45~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~763feeder_combout\);

-- Location: LCCOMB_X12_Y21_N30
\u_Datapath|u_Data_Memory|w_Memory~219feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~219feeder_combout\ = \u_Datapath|u_Register_File|Mux45~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux45~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~219feeder_combout\);

-- Location: LCCOMB_X16_Y21_N16
\u_Datapath|u_Data_Memory|w_Memory~2043feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~2043feeder_combout\ = \u_Datapath|u_Register_File|Mux45~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux45~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~2043feeder_combout\);

-- Location: LCCOMB_X15_Y22_N6
\u_Datapath|u_Data_Memory|w_Memory~731feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~731feeder_combout\ = \u_Datapath|u_Register_File|Mux45~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux45~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~731feeder_combout\);

-- Location: LCCOMB_X20_Y20_N14
\u_Datapath|u_Data_Memory|w_Memory~987feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~987feeder_combout\ = \u_Datapath|u_Register_File|Mux45~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux45~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~987feeder_combout\);

-- Location: LCCOMB_X12_Y16_N24
\u_Datapath|u_Data_Memory|w_Memory~283feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~283feeder_combout\ = \u_Datapath|u_Register_File|Mux45~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux45~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~283feeder_combout\);

-- Location: LCCOMB_X13_Y16_N20
\u_Datapath|u_Data_Memory|w_Memory~187feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~187feeder_combout\ = \u_Datapath|u_Register_File|Mux45~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux45~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~187feeder_combout\);

-- Location: LCCOMB_X13_Y13_N16
\u_Datapath|u_Data_Memory|w_Memory~1883feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1883feeder_combout\ = \u_Datapath|u_Register_File|Mux45~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux45~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1883feeder_combout\);

-- Location: LCCOMB_X11_Y16_N26
\u_Datapath|u_Data_Memory|w_Memory~411feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~411feeder_combout\ = \u_Datapath|u_Register_File|Mux45~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux45~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~411feeder_combout\);

-- Location: LCCOMB_X11_Y17_N28
\u_Datapath|u_Data_Memory|w_Memory~315feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~315feeder_combout\ = \u_Datapath|u_Register_File|Mux45~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux45~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~315feeder_combout\);

-- Location: LCCOMB_X24_Y11_N28
\u_Datapath|u_Data_Memory|w_Memory~1819feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1819feeder_combout\ = \u_Datapath|u_Register_File|Mux45~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux45~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1819feeder_combout\);

-- Location: LCCOMB_X23_Y11_N18
\u_Datapath|u_Data_Memory|w_Memory~1787feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1787feeder_combout\ = \u_Datapath|u_Register_File|Mux45~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux45~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1787feeder_combout\);

-- Location: LCCOMB_X22_Y10_N4
\u_Datapath|u_Data_Memory|w_Memory~1564feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1564feeder_combout\ = \u_Datapath|u_Register_File|Mux44~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux44~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1564feeder_combout\);

-- Location: LCCOMB_X19_Y9_N16
\u_Datapath|u_Data_Memory|w_Memory~1628feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1628feeder_combout\ = \u_Datapath|u_Register_File|Mux44~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux44~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1628feeder_combout\);

-- Location: LCCOMB_X17_Y9_N10
\u_Datapath|u_Data_Memory|w_Memory~1148feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1148feeder_combout\ = \u_Datapath|u_Register_File|Mux44~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux44~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1148feeder_combout\);

-- Location: LCCOMB_X14_Y11_N0
\u_Datapath|u_Data_Memory|w_Memory~668feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~668feeder_combout\ = \u_Datapath|u_Register_File|Mux44~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux44~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~668feeder_combout\);

-- Location: LCCOMB_X14_Y19_N6
\u_Datapath|u_Data_Memory|w_Memory~1020feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1020feeder_combout\ = \u_Datapath|u_Register_File|Mux44~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux44~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1020feeder_combout\);

-- Location: LCCOMB_X16_Y18_N6
\u_Datapath|u_Data_Memory|w_Memory~572feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~572feeder_combout\ = \u_Datapath|u_Register_File|Mux44~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux44~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~572feeder_combout\);

-- Location: LCCOMB_X15_Y21_N6
\u_Datapath|u_Data_Memory|w_Memory~348feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~348feeder_combout\ = \u_Datapath|u_Register_File|Mux44~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux44~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~348feeder_combout\);

-- Location: LCCOMB_X19_Y19_N2
\u_Datapath|u_Data_Memory|w_Memory~636feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~636feeder_combout\ = \u_Datapath|u_Register_File|Mux44~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux44~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~636feeder_combout\);

-- Location: LCCOMB_X21_Y15_N6
\u_Datapath|u_Data_Memory|w_Memory~924feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~924feeder_combout\ = \u_Datapath|u_Register_File|Mux44~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux44~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~924feeder_combout\);

-- Location: LCCOMB_X21_Y21_N20
\u_Datapath|u_Data_Memory|w_Memory~1948feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1948feeder_combout\ = \u_Datapath|u_Register_File|Mux44~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux44~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1948feeder_combout\);

-- Location: LCCOMB_X24_Y18_N4
\u_Datapath|u_Data_Memory|w_Memory~2012feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~2012feeder_combout\ = \u_Datapath|u_Register_File|Mux44~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux44~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~2012feeder_combout\);

-- Location: LCCOMB_X27_Y15_N0
\u_Datapath|u_Data_Memory|w_Memory~1180feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1180feeder_combout\ = \u_Datapath|u_Register_File|Mux44~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux44~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1180feeder_combout\);

-- Location: LCCOMB_X17_Y14_N22
\u_Datapath|u_Data_Memory|w_Memory~2077feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~2077feeder_combout\ = \u_Datapath|u_Register_File|Mux43~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux43~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~2077feeder_combout\);

-- Location: LCCOMB_X24_Y19_N8
\u_Datapath|u_Data_Memory|w_Memory~1533feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1533feeder_combout\ = \u_Datapath|u_Register_File|Mux43~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux43~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1533feeder_combout\);

-- Location: LCCOMB_X18_Y22_N2
\u_Datapath|u_Data_Memory|w_Memory~509feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~509feeder_combout\ = \u_Datapath|u_Register_File|Mux43~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux43~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~509feeder_combout\);

-- Location: LCCOMB_X22_Y21_N28
\u_Datapath|u_Data_Memory|w_Memory~1277feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1277feeder_combout\ = \u_Datapath|u_Register_File|Mux43~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux43~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1277feeder_combout\);

-- Location: LCCOMB_X14_Y18_N12
\u_Datapath|u_Data_Memory|w_Memory~1245feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1245feeder_combout\ = \u_Datapath|u_Register_File|Mux43~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux43~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1245feeder_combout\);

-- Location: LCCOMB_X13_Y18_N20
\u_Datapath|u_Data_Memory|w_Memory~349feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~349feeder_combout\ = \u_Datapath|u_Register_File|Mux43~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux43~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~349feeder_combout\);

-- Location: LCCOMB_X14_Y19_N28
\u_Datapath|u_Data_Memory|w_Memory~893feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~893feeder_combout\ = \u_Datapath|u_Register_File|Mux43~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux43~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~893feeder_combout\);

-- Location: LCCOMB_X14_Y21_N8
\u_Datapath|u_Data_Memory|w_Memory~701feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~701feeder_combout\ = \u_Datapath|u_Register_File|Mux43~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux43~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~701feeder_combout\);

-- Location: LCCOMB_X17_Y20_N16
\u_Datapath|u_Data_Memory|w_Memory~861feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~861feeder_combout\ = \u_Datapath|u_Register_File|Mux43~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux43~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~861feeder_combout\);

-- Location: LCCOMB_X12_Y19_N6
\u_Datapath|u_Data_Memory|w_Memory~413feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~413feeder_combout\ = \u_Datapath|u_Register_File|Mux43~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux43~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~413feeder_combout\);

-- Location: LCCOMB_X12_Y21_N16
\u_Datapath|u_Data_Memory|w_Memory~221feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~221feeder_combout\ = \u_Datapath|u_Register_File|Mux43~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux43~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~221feeder_combout\);

-- Location: LCCOMB_X20_Y10_N26
\u_Datapath|u_Data_Memory|w_Memory~1117feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1117feeder_combout\ = \u_Datapath|u_Register_File|Mux43~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux43~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1117feeder_combout\);

-- Location: LCCOMB_X25_Y12_N16
\u_Datapath|u_Data_Memory|w_Memory~1437feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1437feeder_combout\ = \u_Datapath|u_Register_File|Mux43~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux43~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1437feeder_combout\);

-- Location: LCCOMB_X25_Y14_N8
\u_Datapath|u_Data_Memory|w_Memory~1373feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1373feeder_combout\ = \u_Datapath|u_Register_File|Mux43~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux43~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1373feeder_combout\);

-- Location: LCCOMB_X25_Y11_N26
\u_Datapath|u_Data_Memory|w_Memory~1821feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1821feeder_combout\ = \u_Datapath|u_Register_File|Mux43~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux43~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1821feeder_combout\);

-- Location: LCCOMB_X25_Y19_N20
\u_Datapath|u_Data_Memory|w_Memory~478feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~478feeder_combout\ = \u_Datapath|u_Register_File|Mux42~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux42~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~478feeder_combout\);

-- Location: LCCOMB_X25_Y19_N10
\u_Datapath|u_Data_Memory|w_Memory~2014feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~2014feeder_combout\ = \u_Datapath|u_Register_File|Mux42~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux42~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~2014feeder_combout\);

-- Location: LCCOMB_X24_Y15_N14
\u_Datapath|u_Data_Memory|w_Memory~1726feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1726feeder_combout\ = \u_Datapath|u_Register_File|Mux42~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux42~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1726feeder_combout\);

-- Location: LCCOMB_X27_Y15_N22
\u_Datapath|u_Data_Memory|w_Memory~1406feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1406feeder_combout\ = \u_Datapath|u_Register_File|Mux42~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux42~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1406feeder_combout\);

-- Location: LCCOMB_X26_Y17_N26
\u_Datapath|u_Data_Memory|w_Memory~2046feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~2046feeder_combout\ = \u_Datapath|u_Register_File|Mux42~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux42~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~2046feeder_combout\);

-- Location: LCCOMB_X25_Y14_N2
\u_Datapath|u_Data_Memory|w_Memory~1374feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1374feeder_combout\ = \u_Datapath|u_Register_File|Mux42~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux42~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1374feeder_combout\);

-- Location: LCCOMB_X26_Y14_N0
\u_Datapath|u_Data_Memory|w_Memory~1342feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1342feeder_combout\ = \u_Datapath|u_Register_File|Mux42~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux42~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1342feeder_combout\);

-- Location: LCCOMB_X26_Y11_N20
\u_Datapath|u_Data_Memory|w_Memory~894feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~894feeder_combout\ = \u_Datapath|u_Register_File|Mux42~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux42~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~894feeder_combout\);

-- Location: LCCOMB_X23_Y19_N14
\u_Datapath|u_Data_Memory|w_Memory~1790feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1790feeder_combout\ = \u_Datapath|u_Register_File|Mux42~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux42~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1790feeder_combout\);

-- Location: LCCOMB_X23_Y20_N22
\u_Datapath|u_Data_Memory|w_Memory~1566feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1566feeder_combout\ = \u_Datapath|u_Register_File|Mux42~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux42~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1566feeder_combout\);

-- Location: LCCOMB_X14_Y12_N14
\u_Datapath|u_Data_Memory|w_Memory~1438feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1438feeder_combout\ = \u_Datapath|u_Register_File|Mux42~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux42~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1438feeder_combout\);

-- Location: LCCOMB_X22_Y20_N10
\u_Datapath|u_Data_Memory|w_Memory~1502feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1502feeder_combout\ = \u_Datapath|u_Register_File|Mux42~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux42~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1502feeder_combout\);

-- Location: LCCOMB_X15_Y19_N0
\u_Datapath|u_Data_Memory|w_Memory~510feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~510feeder_combout\ = \u_Datapath|u_Register_File|Mux42~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux42~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~510feeder_combout\);

-- Location: LCCOMB_X14_Y19_N4
\u_Datapath|u_Data_Memory|w_Memory~1022feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1022feeder_combout\ = \u_Datapath|u_Register_File|Mux42~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux42~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1022feeder_combout\);

-- Location: LCCOMB_X19_Y19_N14
\u_Datapath|u_Data_Memory|w_Memory~638feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~638feeder_combout\ = \u_Datapath|u_Register_File|Mux42~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux42~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~638feeder_combout\);

-- Location: LCCOMB_X17_Y10_N0
\u_Datapath|u_Data_Memory|w_Memory~862feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~862feeder_combout\ = \u_Datapath|u_Register_File|Mux42~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux42~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~862feeder_combout\);

-- Location: LCCOMB_X14_Y14_N10
\u_Datapath|u_Data_Memory|w_Memory~1310feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1310feeder_combout\ = \u_Datapath|u_Register_File|Mux42~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux42~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1310feeder_combout\);

-- Location: LCCOMB_X14_Y14_N24
\u_Datapath|u_Data_Memory|w_Memory~1246feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1246feeder_combout\ = \u_Datapath|u_Register_File|Mux42~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux42~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1246feeder_combout\);

-- Location: LCCOMB_X16_Y10_N30
\u_Datapath|u_Data_Memory|w_Memory~798feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~798feeder_combout\ = \u_Datapath|u_Register_File|Mux42~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux42~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~798feeder_combout\);

-- Location: LCCOMB_X19_Y9_N28
\u_Datapath|u_Data_Memory|w_Memory~1630feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1630feeder_combout\ = \u_Datapath|u_Register_File|Mux42~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux42~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1630feeder_combout\);

-- Location: LCCOMB_X17_Y17_N14
\u_Datapath|u_Data_Memory|w_Memory~830feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~830feeder_combout\ = \u_Datapath|u_Register_File|Mux42~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux42~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~830feeder_combout\);

-- Location: LCCOMB_X21_Y16_N30
\u_Datapath|u_Data_Memory|w_Memory~1535feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1535feeder_combout\ = \u_Datapath|u_Register_File|Mux41~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux41~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1535feeder_combout\);

-- Location: LCCOMB_X23_Y22_N18
\u_Datapath|u_Data_Memory|w_Memory~1407feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1407feeder_combout\ = \u_Datapath|u_Register_File|Mux41~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux41~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1407feeder_combout\);

-- Location: LCCOMB_X20_Y20_N10
\u_Datapath|u_Data_Memory|w_Memory~991feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~991feeder_combout\ = \u_Datapath|u_Register_File|Mux41~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux41~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~991feeder_combout\);

-- Location: LCCOMB_X17_Y17_N0
\u_Datapath|u_Data_Memory|w_Memory~831feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~831feeder_combout\ = \u_Datapath|u_Register_File|Mux41~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux41~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~831feeder_combout\);

-- Location: LCCOMB_X15_Y17_N20
\u_Datapath|u_Data_Memory|w_Memory~319feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~319feeder_combout\ = \u_Datapath|u_Register_File|Mux41~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux41~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~319feeder_combout\);

-- Location: LCCOMB_X16_Y17_N6
\u_Datapath|u_Data_Memory|w_Memory~895feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~895feeder_combout\ = \u_Datapath|u_Register_File|Mux41~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux41~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~895feeder_combout\);

-- Location: LCCOMB_X13_Y19_N30
\u_Datapath|u_Data_Memory|w_Memory~1663feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1663feeder_combout\ = \u_Datapath|u_Register_File|Mux41~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux41~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1663feeder_combout\);

-- Location: LCCOMB_X14_Y18_N26
\u_Datapath|u_Data_Memory|w_Memory~1311feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1311feeder_combout\ = \u_Datapath|u_Register_File|Mux41~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux41~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1311feeder_combout\);

-- Location: LCCOMB_X14_Y21_N0
\u_Datapath|u_Data_Memory|w_Memory~703feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~703feeder_combout\ = \u_Datapath|u_Register_File|Mux41~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux41~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~703feeder_combout\);

-- Location: LCCOMB_X15_Y21_N12
\u_Datapath|u_Data_Memory|w_Memory~351feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~351feeder_combout\ = \u_Datapath|u_Register_File|Mux41~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux41~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~351feeder_combout\);

-- Location: LCCOMB_X13_Y20_N12
\u_Datapath|u_Data_Memory|w_Memory~191feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~191feeder_combout\ = \u_Datapath|u_Register_File|Mux41~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux41~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~191feeder_combout\);

-- Location: LCCOMB_X16_Y22_N30
\u_Datapath|u_Data_Memory|w_Memory~735feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~735feeder_combout\ = \u_Datapath|u_Register_File|Mux41~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux41~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~735feeder_combout\);

-- Location: LCCOMB_X23_Y12_N26
\u_Datapath|u_Data_Memory|w_Memory~1759feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1759feeder_combout\ = \u_Datapath|u_Register_File|Mux41~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux41~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1759feeder_combout\);

-- Location: LCCOMB_X25_Y14_N12
\u_Datapath|u_Data_Memory|w_Memory~1375feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1375feeder_combout\ = \u_Datapath|u_Register_File|Mux41~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux41~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1375feeder_combout\);

-- Location: LCCOMB_X12_Y13_N24
\u_Datapath|u_Data_Memory|w_Memory~415feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~415feeder_combout\ = \u_Datapath|u_Register_File|Mux41~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux41~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~415feeder_combout\);

-- Location: LCCOMB_X12_Y20_N12
\u_Datapath|u_Data_Memory|w_Memory~223feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~223feeder_combout\ = \u_Datapath|u_Register_File|Mux41~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux41~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~223feeder_combout\);

-- Location: LCCOMB_X11_Y16_N24
\u_Datapath|u_Data_Memory|w_Memory~287feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~287feeder_combout\ = \u_Datapath|u_Register_File|Mux41~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux41~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~287feeder_combout\);

-- Location: LCCOMB_X14_Y12_N4
\u_Datapath|u_Data_Memory|w_Memory~1439feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1439feeder_combout\ = \u_Datapath|u_Register_File|Mux41~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux41~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1439feeder_combout\);

-- Location: LCCOMB_X17_Y10_N30
\u_Datapath|u_Data_Memory|w_Memory~799feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~799feeder_combout\ = \u_Datapath|u_Register_File|Mux41~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux41~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~799feeder_combout\);

-- Location: LCCOMB_X16_Y11_N20
\u_Datapath|u_Data_Memory|w_Memory~1055feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1055feeder_combout\ = \u_Datapath|u_Register_File|Mux41~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux41~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1055feeder_combout\);

-- Location: LCCOMB_X25_Y19_N2
\u_Datapath|u_Data_Memory|w_Memory~480feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~480feeder_combout\ = \u_Datapath|u_Register_File|Mux40~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux40~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~480feeder_combout\);

-- Location: LCCOMB_X27_Y15_N10
\u_Datapath|u_Data_Memory|w_Memory~1184feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1184feeder_combout\ = \u_Datapath|u_Register_File|Mux40~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux40~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1184feeder_combout\);

-- Location: LCCOMB_X26_Y17_N0
\u_Datapath|u_Data_Memory|w_Memory~1504feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1504feeder_combout\ = \u_Datapath|u_Register_File|Mux40~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux40~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1504feeder_combout\);

-- Location: LCCOMB_X23_Y21_N6
\u_Datapath|u_Data_Memory|w_Memory~704feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~704feeder_combout\ = \u_Datapath|u_Register_File|Mux40~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux40~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~704feeder_combout\);

-- Location: LCCOMB_X23_Y21_N20
\u_Datapath|u_Data_Memory|w_Memory~768feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~768feeder_combout\ = \u_Datapath|u_Register_File|Mux40~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux40~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~768feeder_combout\);

-- Location: LCCOMB_X23_Y20_N0
\u_Datapath|u_Data_Memory|w_Memory~1536feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1536feeder_combout\ = \u_Datapath|u_Register_File|Mux40~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux40~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1536feeder_combout\);

-- Location: LCCOMB_X17_Y21_N24
\u_Datapath|u_Data_Memory|w_Memory~1024feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1024feeder_combout\ = \u_Datapath|u_Register_File|Mux40~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux40~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1024feeder_combout\);

-- Location: LCCOMB_X17_Y17_N30
\u_Datapath|u_Data_Memory|w_Memory~832feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~832feeder_combout\ = \u_Datapath|u_Register_File|Mux40~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux40~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~832feeder_combout\);

-- Location: LCCOMB_X24_Y22_N26
\u_Datapath|u_Data_Memory|w_Memory~1408feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1408feeder_combout\ = \u_Datapath|u_Register_File|Mux40~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux40~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1408feeder_combout\);

-- Location: LCCOMB_X15_Y19_N12
\u_Datapath|u_Data_Memory|w_Memory~512feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~512feeder_combout\ = \u_Datapath|u_Register_File|Mux40~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux40~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~512feeder_combout\);

-- Location: LCCOMB_X16_Y22_N20
\u_Datapath|u_Data_Memory|w_Memory~736feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~736feeder_combout\ = \u_Datapath|u_Register_File|Mux40~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux40~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~736feeder_combout\);

-- Location: LCCOMB_X25_Y16_N4
\u_Datapath|u_Data_Memory|w_Memory~960feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~960feeder_combout\ = \u_Datapath|u_Register_File|Mux40~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux40~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~960feeder_combout\);

-- Location: LCCOMB_X26_Y16_N20
\u_Datapath|u_Data_Memory|w_Memory~1056feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1056feeder_combout\ = \u_Datapath|u_Register_File|Mux40~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux40~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1056feeder_combout\);

-- Location: LCCOMB_X19_Y10_N16
\u_Datapath|u_Data_Memory|w_Memory~1344feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1344feeder_combout\ = \u_Datapath|u_Register_File|Mux40~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux40~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1344feeder_combout\);

-- Location: LCCOMB_X18_Y10_N26
\u_Datapath|u_Data_Memory|w_Memory~1888feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1888feeder_combout\ = \u_Datapath|u_Register_File|Mux40~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux40~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1888feeder_combout\);

-- Location: LCCOMB_X21_Y9_N0
\u_Datapath|u_Data_Memory|w_Memory~864feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~864feeder_combout\ = \u_Datapath|u_Register_File|Mux40~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux40~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~864feeder_combout\);

-- Location: LCCOMB_X21_Y9_N18
\u_Datapath|u_Data_Memory|w_Memory~608feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~608feeder_combout\ = \u_Datapath|u_Register_File|Mux40~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux40~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~608feeder_combout\);

-- Location: LCCOMB_X19_Y9_N6
\u_Datapath|u_Data_Memory|w_Memory~1632feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1632feeder_combout\ = \u_Datapath|u_Register_File|Mux40~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux40~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1632feeder_combout\);

-- Location: LCCOMB_X18_Y9_N18
\u_Datapath|u_Data_Memory|w_Memory~672feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~672feeder_combout\ = \u_Datapath|u_Register_File|Mux40~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux40~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~672feeder_combout\);

-- Location: LCCOMB_X16_Y12_N0
\u_Datapath|u_Data_Memory|w_Memory~928feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~928feeder_combout\ = \u_Datapath|u_Register_File|Mux40~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux40~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~928feeder_combout\);

-- Location: LCCOMB_X14_Y10_N24
\u_Datapath|u_Data_Memory|w_Memory~800feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~800feeder_combout\ = \u_Datapath|u_Register_File|Mux40~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux40~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~800feeder_combout\);

-- Location: LCCOMB_X23_Y12_N28
\u_Datapath|u_Data_Memory|w_Memory~1761feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1761feeder_combout\ = \u_Datapath|u_Register_File|Mux39~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux39~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1761feeder_combout\);

-- Location: LCCOMB_X23_Y11_N16
\u_Datapath|u_Data_Memory|w_Memory~1793feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1793feeder_combout\ = \u_Datapath|u_Register_File|Mux39~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux39~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1793feeder_combout\);

-- Location: LCCOMB_X25_Y20_N28
\u_Datapath|u_Data_Memory|w_Memory~1249feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1249feeder_combout\ = \u_Datapath|u_Register_File|Mux39~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux39~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1249feeder_combout\);

-- Location: LCCOMB_X23_Y22_N10
\u_Datapath|u_Data_Memory|w_Memory~1537feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1537feeder_combout\ = \u_Datapath|u_Register_File|Mux39~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux39~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1537feeder_combout\);

-- Location: LCCOMB_X18_Y22_N14
\u_Datapath|u_Data_Memory|w_Memory~513feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~513feeder_combout\ = \u_Datapath|u_Register_File|Mux39~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux39~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~513feeder_combout\);

-- Location: LCCOMB_X17_Y22_N0
\u_Datapath|u_Data_Memory|w_Memory~385feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~385feeder_combout\ = \u_Datapath|u_Register_File|Mux39~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux39~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~385feeder_combout\);

-- Location: LCCOMB_X11_Y18_N12
\u_Datapath|u_Data_Memory|w_Memory~1569feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1569feeder_combout\ = \u_Datapath|u_Register_File|Mux39~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux39~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1569feeder_combout\);

-- Location: LCCOMB_X13_Y15_N22
\u_Datapath|u_Data_Memory|w_Memory~1185feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1185feeder_combout\ = \u_Datapath|u_Register_File|Mux39~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux39~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1185feeder_combout\);

-- Location: LCCOMB_X12_Y14_N6
\u_Datapath|u_Data_Memory|w_Memory~1441feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1441feeder_combout\ = \u_Datapath|u_Register_File|Mux39~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux39~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1441feeder_combout\);

-- Location: LCCOMB_X12_Y13_N6
\u_Datapath|u_Data_Memory|w_Memory~193feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~193feeder_combout\ = \u_Datapath|u_Register_File|Mux39~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux39~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~193feeder_combout\);

-- Location: LCCOMB_X12_Y20_N26
\u_Datapath|u_Data_Memory|w_Memory~225feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~225feeder_combout\ = \u_Datapath|u_Register_File|Mux39~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux39~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~225feeder_combout\);

-- Location: LCCOMB_X15_Y21_N8
\u_Datapath|u_Data_Memory|w_Memory~353feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~353feeder_combout\ = \u_Datapath|u_Register_File|Mux39~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux39~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~353feeder_combout\);

-- Location: LCCOMB_X14_Y21_N10
\u_Datapath|u_Data_Memory|w_Memory~705feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~705feeder_combout\ = \u_Datapath|u_Register_File|Mux39~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux39~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~705feeder_combout\);

-- Location: LCCOMB_X19_Y22_N2
\u_Datapath|u_Data_Memory|w_Memory~257feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~257feeder_combout\ = \u_Datapath|u_Register_File|Mux39~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux39~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~257feeder_combout\);

-- Location: LCCOMB_X18_Y11_N8
\u_Datapath|u_Data_Memory|w_Memory~1665feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1665feeder_combout\ = \u_Datapath|u_Register_File|Mux39~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux39~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1665feeder_combout\);

-- Location: LCCOMB_X17_Y20_N22
\u_Datapath|u_Data_Memory|w_Memory~865feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~865feeder_combout\ = \u_Datapath|u_Register_File|Mux39~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux39~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~865feeder_combout\);

-- Location: LCCOMB_X15_Y20_N8
\u_Datapath|u_Data_Memory|w_Memory~737feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~737feeder_combout\ = \u_Datapath|u_Register_File|Mux39~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux39~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~737feeder_combout\);

-- Location: LCCOMB_X15_Y19_N2
\u_Datapath|u_Data_Memory|w_Memory~514feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~514feeder_combout\ = \u_Datapath|u_Register_File|Mux38~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux38~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~514feeder_combout\);

-- Location: LCCOMB_X14_Y19_N8
\u_Datapath|u_Data_Memory|w_Memory~1026feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1026feeder_combout\ = \u_Datapath|u_Register_File|Mux38~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux38~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1026feeder_combout\);

-- Location: LCCOMB_X11_Y14_N24
\u_Datapath|u_Data_Memory|w_Memory~834feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~834feeder_combout\ = \u_Datapath|u_Register_File|Mux38~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux38~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~834feeder_combout\);

-- Location: LCCOMB_X27_Y15_N4
\u_Datapath|u_Data_Memory|w_Memory~1186feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1186feeder_combout\ = \u_Datapath|u_Register_File|Mux38~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux38~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1186feeder_combout\);

-- Location: LCCOMB_X22_Y19_N28
\u_Datapath|u_Data_Memory|w_Memory~578feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~578feeder_combout\ = \u_Datapath|u_Register_File|Mux38~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux38~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~578feeder_combout\);

-- Location: LCCOMB_X26_Y16_N30
\u_Datapath|u_Data_Memory|w_Memory~994feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~994feeder_combout\ = \u_Datapath|u_Register_File|Mux38~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux38~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~994feeder_combout\);

-- Location: LCCOMB_X23_Y19_N10
\u_Datapath|u_Data_Memory|w_Memory~1794feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1794feeder_combout\ = \u_Datapath|u_Register_File|Mux38~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux38~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1794feeder_combout\);

-- Location: LCCOMB_X26_Y19_N16
\u_Datapath|u_Data_Memory|w_Memory~482feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~482feeder_combout\ = \u_Datapath|u_Register_File|Mux38~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux38~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~482feeder_combout\);

-- Location: LCCOMB_X22_Y20_N8
\u_Datapath|u_Data_Memory|w_Memory~1506feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1506feeder_combout\ = \u_Datapath|u_Register_File|Mux38~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux38~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1506feeder_combout\);

-- Location: LCCOMB_X24_Y16_N14
\u_Datapath|u_Data_Memory|w_Memory~1090feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1090feeder_combout\ = \u_Datapath|u_Register_File|Mux38~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux38~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1090feeder_combout\);

-- Location: LCCOMB_X19_Y9_N18
\u_Datapath|u_Data_Memory|w_Memory~1634feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1634feeder_combout\ = \u_Datapath|u_Register_File|Mux38~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux38~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1634feeder_combout\);

-- Location: LCCOMB_X19_Y10_N18
\u_Datapath|u_Data_Memory|w_Memory~1378feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1378feeder_combout\ = \u_Datapath|u_Register_File|Mux38~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux38~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1378feeder_combout\);

-- Location: LCCOMB_X19_Y10_N24
\u_Datapath|u_Data_Memory|w_Memory~1346feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1346feeder_combout\ = \u_Datapath|u_Register_File|Mux38~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux38~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1346feeder_combout\);

-- Location: LCCOMB_X14_Y12_N0
\u_Datapath|u_Data_Memory|w_Memory~1442feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1442feeder_combout\ = \u_Datapath|u_Register_File|Mux38~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux38~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1442feeder_combout\);

-- Location: LCCOMB_X15_Y12_N26
\u_Datapath|u_Data_Memory|w_Memory~1954feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1954feeder_combout\ = \u_Datapath|u_Register_File|Mux38~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux38~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1954feeder_combout\);

-- Location: LCCOMB_X15_Y9_N6
\u_Datapath|u_Data_Memory|w_Memory~674feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~674feeder_combout\ = \u_Datapath|u_Register_File|Mux38~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux38~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~674feeder_combout\);

-- Location: LCCOMB_X25_Y21_N6
\u_Datapath|u_Data_Memory|w_Memory~1891feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1891feeder_combout\ = \u_Datapath|u_Register_File|Mux37~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux37~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1891feeder_combout\);

-- Location: LCCOMB_X14_Y18_N24
\u_Datapath|u_Data_Memory|w_Memory~1315feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1315feeder_combout\ = \u_Datapath|u_Register_File|Mux37~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux37~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1315feeder_combout\);

-- Location: LCCOMB_X21_Y10_N30
\u_Datapath|u_Data_Memory|w_Memory~1379feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1379feeder_combout\ = \u_Datapath|u_Register_File|Mux37~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux37~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1379feeder_combout\);

-- Location: LCCOMB_X16_Y11_N12
\u_Datapath|u_Data_Memory|w_Memory~1059feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1059feeder_combout\ = \u_Datapath|u_Register_File|Mux37~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux37~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1059feeder_combout\);

-- Location: LCCOMB_X14_Y10_N20
\u_Datapath|u_Data_Memory|w_Memory~803feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~803feeder_combout\ = \u_Datapath|u_Register_File|Mux37~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux37~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~803feeder_combout\);

-- Location: LCCOMB_X12_Y13_N30
\u_Datapath|u_Data_Memory|w_Memory~419feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~419feeder_combout\ = \u_Datapath|u_Register_File|Mux37~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux37~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~419feeder_combout\);

-- Location: LCCOMB_X11_Y16_N20
\u_Datapath|u_Data_Memory|w_Memory~291feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~291feeder_combout\ = \u_Datapath|u_Register_File|Mux37~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux37~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~291feeder_combout\);

-- Location: LCCOMB_X12_Y14_N16
\u_Datapath|u_Data_Memory|w_Memory~1443feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1443feeder_combout\ = \u_Datapath|u_Register_File|Mux37~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux37~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1443feeder_combout\);

-- Location: LCCOMB_X15_Y20_N26
\u_Datapath|u_Data_Memory|w_Memory~739feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~739feeder_combout\ = \u_Datapath|u_Register_File|Mux37~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux37~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~739feeder_combout\);

-- Location: LCCOMB_X14_Y20_N28
\u_Datapath|u_Data_Memory|w_Memory~835feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~835feeder_combout\ = \u_Datapath|u_Register_File|Mux37~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux37~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~835feeder_combout\);

-- Location: LCCOMB_X12_Y21_N26
\u_Datapath|u_Data_Memory|w_Memory~227feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~227feeder_combout\ = \u_Datapath|u_Register_File|Mux37~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux37~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~227feeder_combout\);

-- Location: LCCOMB_X15_Y21_N30
\u_Datapath|u_Data_Memory|w_Memory~355feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~355feeder_combout\ = \u_Datapath|u_Register_File|Mux37~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux37~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~355feeder_combout\);

-- Location: LCCOMB_X14_Y21_N24
\u_Datapath|u_Data_Memory|w_Memory~707feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~707feeder_combout\ = \u_Datapath|u_Register_File|Mux37~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux37~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~707feeder_combout\);

-- Location: LCCOMB_X18_Y20_N6
\u_Datapath|u_Data_Memory|w_Memory~1155feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1155feeder_combout\ = \u_Datapath|u_Register_File|Mux37~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux37~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1155feeder_combout\);

-- Location: LCCOMB_X18_Y20_N24
\u_Datapath|u_Data_Memory|w_Memory~1667feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1667feeder_combout\ = \u_Datapath|u_Register_File|Mux37~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux37~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1667feeder_combout\);

-- Location: LCCOMB_X23_Y12_N30
\u_Datapath|u_Data_Memory|w_Memory~1763feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1763feeder_combout\ = \u_Datapath|u_Register_File|Mux37~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux37~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1763feeder_combout\);

-- Location: LCCOMB_X21_Y16_N6
\u_Datapath|u_Data_Memory|w_Memory~1539feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1539feeder_combout\ = \u_Datapath|u_Register_File|Mux37~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux37~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1539feeder_combout\);

-- Location: LCCOMB_X23_Y13_N20
\u_Datapath|u_Data_Memory|w_Memory~1060feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1060feeder_combout\ = \u_Datapath|u_Register_File|Mux36~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux36~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1060feeder_combout\);

-- Location: LCCOMB_X27_Y13_N4
\u_Datapath|u_Data_Memory|w_Memory~292feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~292feeder_combout\ = \u_Datapath|u_Register_File|Mux36~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux36~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~292feeder_combout\);

-- Location: LCCOMB_X25_Y11_N22
\u_Datapath|u_Data_Memory|w_Memory~1828feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1828feeder_combout\ = \u_Datapath|u_Register_File|Mux36~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux36~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1828feeder_combout\);

-- Location: LCCOMB_X24_Y22_N12
\u_Datapath|u_Data_Memory|w_Memory~1412feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1412feeder_combout\ = \u_Datapath|u_Register_File|Mux36~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux36~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1412feeder_combout\);

-- Location: LCCOMB_X21_Y9_N8
\u_Datapath|u_Data_Memory|w_Memory~868feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~868feeder_combout\ = \u_Datapath|u_Register_File|Mux36~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux36~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~868feeder_combout\);

-- Location: LCCOMB_X20_Y9_N14
\u_Datapath|u_Data_Memory|w_Memory~1636feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1636feeder_combout\ = \u_Datapath|u_Register_File|Mux36~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux36~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1636feeder_combout\);

-- Location: LCCOMB_X20_Y8_N8
\u_Datapath|u_Data_Memory|w_Memory~1252feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1252feeder_combout\ = \u_Datapath|u_Register_File|Mux36~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux36~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1252feeder_combout\);

-- Location: LCCOMB_X18_Y9_N8
\u_Datapath|u_Data_Memory|w_Memory~676feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~676feeder_combout\ = \u_Datapath|u_Register_File|Mux36~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux36~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~676feeder_combout\);

-- Location: LCCOMB_X21_Y15_N12
\u_Datapath|u_Data_Memory|w_Memory~900feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~900feeder_combout\ = \u_Datapath|u_Register_File|Mux36~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux36~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~900feeder_combout\);

-- Location: LCCOMB_X27_Y15_N18
\u_Datapath|u_Data_Memory|w_Memory~1188feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1188feeder_combout\ = \u_Datapath|u_Register_File|Mux36~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux36~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1188feeder_combout\);

-- Location: LCCOMB_X16_Y12_N22
\u_Datapath|u_Data_Memory|w_Memory~932feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~932feeder_combout\ = \u_Datapath|u_Register_File|Mux36~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux36~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~932feeder_combout\);

-- Location: LCCOMB_X13_Y13_N26
\u_Datapath|u_Data_Memory|w_Memory~1892feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1892feeder_combout\ = \u_Datapath|u_Register_File|Mux36~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux36~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1892feeder_combout\);

-- Location: LCCOMB_X16_Y20_N22
\u_Datapath|u_Data_Memory|w_Memory~485feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~485feeder_combout\ = \u_Datapath|u_Register_File|Mux35~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux35~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~485feeder_combout\);

-- Location: LCCOMB_X23_Y22_N24
\u_Datapath|u_Data_Memory|w_Memory~1413feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1413feeder_combout\ = \u_Datapath|u_Register_File|Mux35~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux35~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1413feeder_combout\);

-- Location: LCCOMB_X25_Y21_N24
\u_Datapath|u_Data_Memory|w_Memory~1957feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1957feeder_combout\ = \u_Datapath|u_Register_File|Mux35~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux35~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1957feeder_combout\);

-- Location: LCCOMB_X25_Y21_N18
\u_Datapath|u_Data_Memory|w_Memory~1893feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1893feeder_combout\ = \u_Datapath|u_Register_File|Mux35~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux35~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1893feeder_combout\);

-- Location: LCCOMB_X21_Y16_N12
\u_Datapath|u_Data_Memory|w_Memory~1285feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1285feeder_combout\ = \u_Datapath|u_Register_File|Mux35~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux35~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1285feeder_combout\);

-- Location: LCCOMB_X15_Y10_N12
\u_Datapath|u_Data_Memory|w_Memory~933feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~933feeder_combout\ = \u_Datapath|u_Register_File|Mux35~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux35~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~933feeder_combout\);

-- Location: LCCOMB_X14_Y10_N30
\u_Datapath|u_Data_Memory|w_Memory~805feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~805feeder_combout\ = \u_Datapath|u_Register_File|Mux35~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux35~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~805feeder_combout\);

-- Location: LCCOMB_X12_Y11_N0
\u_Datapath|u_Data_Memory|w_Memory~1669feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1669feeder_combout\ = \u_Datapath|u_Register_File|Mux35~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux35~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1669feeder_combout\);

-- Location: LCCOMB_X12_Y14_N10
\u_Datapath|u_Data_Memory|w_Memory~1445feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1445feeder_combout\ = \u_Datapath|u_Register_File|Mux35~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux35~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1445feeder_combout\);

-- Location: LCCOMB_X24_Y18_N20
\u_Datapath|u_Data_Memory|w_Memory~2021feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~2021feeder_combout\ = \u_Datapath|u_Register_File|Mux35~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux35~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~2021feeder_combout\);

-- Location: LCCOMB_X24_Y18_N30
\u_Datapath|u_Data_Memory|w_Memory~1989feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1989feeder_combout\ = \u_Datapath|u_Register_File|Mux35~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux35~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1989feeder_combout\);

-- Location: LCCOMB_X13_Y16_N2
\u_Datapath|u_Data_Memory|w_Memory~197feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~197feeder_combout\ = \u_Datapath|u_Register_File|Mux35~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux35~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~197feeder_combout\);

-- Location: LCCOMB_X11_Y17_N0
\u_Datapath|u_Data_Memory|w_Memory~325feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~325feeder_combout\ = \u_Datapath|u_Register_File|Mux35~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux35~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~325feeder_combout\);

-- Location: LCCOMB_X11_Y19_N16
\u_Datapath|u_Data_Memory|w_Memory~1637feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1637feeder_combout\ = \u_Datapath|u_Register_File|Mux35~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux35~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1637feeder_combout\);

-- Location: LCCOMB_X13_Y18_N0
\u_Datapath|u_Data_Memory|w_Memory~357feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~357feeder_combout\ = \u_Datapath|u_Register_File|Mux35~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux35~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~357feeder_combout\);

-- Location: LCCOMB_X13_Y15_N26
\u_Datapath|u_Data_Memory|w_Memory~1573feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1573feeder_combout\ = \u_Datapath|u_Register_File|Mux35~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux35~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1573feeder_combout\);

-- Location: LCCOMB_X11_Y16_N30
\u_Datapath|u_Data_Memory|w_Memory~421feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~421feeder_combout\ = \u_Datapath|u_Register_File|Mux35~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux35~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~421feeder_combout\);

-- Location: LCCOMB_X15_Y21_N20
\u_Datapath|u_Data_Memory|w_Memory~773feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~773feeder_combout\ = \u_Datapath|u_Register_File|Mux35~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux35~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~773feeder_combout\);

-- Location: LCCOMB_X16_Y21_N20
\u_Datapath|u_Data_Memory|w_Memory~1029feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1029feeder_combout\ = \u_Datapath|u_Register_File|Mux35~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux35~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1029feeder_combout\);

-- Location: LCCOMB_X14_Y21_N22
\u_Datapath|u_Data_Memory|w_Memory~709feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~709feeder_combout\ = \u_Datapath|u_Register_File|Mux35~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux35~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~709feeder_combout\);

-- Location: LCCOMB_X22_Y10_N12
\u_Datapath|u_Data_Memory|w_Memory~1574feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1574feeder_combout\ = \u_Datapath|u_Register_File|Mux34~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux34~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1574feeder_combout\);

-- Location: LCCOMB_X18_Y9_N14
\u_Datapath|u_Data_Memory|w_Memory~614feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~614feeder_combout\ = \u_Datapath|u_Register_File|Mux34~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux34~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~614feeder_combout\);

-- Location: LCCOMB_X17_Y9_N2
\u_Datapath|u_Data_Memory|w_Memory~1158feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1158feeder_combout\ = \u_Datapath|u_Register_File|Mux34~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux34~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1158feeder_combout\);

-- Location: LCCOMB_X18_Y20_N26
\u_Datapath|u_Data_Memory|w_Memory~1670feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1670feeder_combout\ = \u_Datapath|u_Register_File|Mux34~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux34~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1670feeder_combout\);

-- Location: LCCOMB_X25_Y18_N0
\u_Datapath|u_Data_Memory|w_Memory~2054feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~2054feeder_combout\ = \u_Datapath|u_Register_File|Mux34~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux34~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~2054feeder_combout\);

-- Location: LCCOMB_X27_Y18_N30
\u_Datapath|u_Data_Memory|w_Memory~998feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~998feeder_combout\ = \u_Datapath|u_Register_File|Mux34~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux34~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~998feeder_combout\);

-- Location: LCCOMB_X24_Y19_N10
\u_Datapath|u_Data_Memory|w_Memory~1286feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1286feeder_combout\ = \u_Datapath|u_Register_File|Mux34~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux34~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1286feeder_combout\);

-- Location: LCCOMB_X27_Y15_N20
\u_Datapath|u_Data_Memory|w_Memory~1190feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1190feeder_combout\ = \u_Datapath|u_Register_File|Mux34~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux34~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1190feeder_combout\);

-- Location: LCCOMB_X25_Y14_N14
\u_Datapath|u_Data_Memory|w_Memory~902feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~902feeder_combout\ = \u_Datapath|u_Register_File|Mux34~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux34~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~902feeder_combout\);

-- Location: LCCOMB_X22_Y20_N14
\u_Datapath|u_Data_Memory|w_Memory~1510feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1510feeder_combout\ = \u_Datapath|u_Register_File|Mux34~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux34~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1510feeder_combout\);

-- Location: LCCOMB_X13_Y14_N10
\u_Datapath|u_Data_Memory|w_Memory~1478feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1478feeder_combout\ = \u_Datapath|u_Register_File|Mux34~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux34~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1478feeder_combout\);

-- Location: LCCOMB_X21_Y13_N2
\u_Datapath|u_Data_Memory|w_Memory~582feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~582feeder_combout\ = \u_Datapath|u_Register_File|Mux34~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux34~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~582feeder_combout\);

-- Location: LCCOMB_X14_Y17_N24
\u_Datapath|u_Data_Memory|w_Memory~1318feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1318feeder_combout\ = \u_Datapath|u_Register_File|Mux34~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux34~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1318feeder_combout\);

-- Location: LCCOMB_X16_Y12_N28
\u_Datapath|u_Data_Memory|w_Memory~934feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~934feeder_combout\ = \u_Datapath|u_Register_File|Mux34~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux34~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~934feeder_combout\);

-- Location: LCCOMB_X17_Y14_N10
\u_Datapath|u_Data_Memory|w_Memory~2087feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~2087feeder_combout\ = \u_Datapath|u_Register_File|Mux33~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux33~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~2087feeder_combout\);

-- Location: LCCOMB_X21_Y19_N28
\u_Datapath|u_Data_Memory|w_Memory~1511feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1511feeder_combout\ = \u_Datapath|u_Register_File|Mux33~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux33~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1511feeder_combout\);

-- Location: LCCOMB_X21_Y15_N22
\u_Datapath|u_Data_Memory|w_Memory~903feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~903feeder_combout\ = \u_Datapath|u_Register_File|Mux33~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux33~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~903feeder_combout\);

-- Location: LCCOMB_X24_Y13_N0
\u_Datapath|u_Data_Memory|w_Memory~1799feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1799feeder_combout\ = \u_Datapath|u_Register_File|Mux33~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux33~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1799feeder_combout\);

-- Location: LCCOMB_X24_Y11_N2
\u_Datapath|u_Data_Memory|w_Memory~1831feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1831feeder_combout\ = \u_Datapath|u_Register_File|Mux33~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux33~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1831feeder_combout\);

-- Location: LCCOMB_X24_Y11_N4
\u_Datapath|u_Data_Memory|w_Memory~1735feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1735feeder_combout\ = \u_Datapath|u_Register_File|Mux33~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux33~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1735feeder_combout\);

-- Location: LCCOMB_X17_Y20_N18
\u_Datapath|u_Data_Memory|w_Memory~871feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~871feeder_combout\ = \u_Datapath|u_Register_File|Mux33~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux33~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~871feeder_combout\);

-- Location: LCCOMB_X16_Y22_N24
\u_Datapath|u_Data_Memory|w_Memory~743feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~743feeder_combout\ = \u_Datapath|u_Register_File|Mux33~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux33~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~743feeder_combout\);

-- Location: LCCOMB_X23_Y22_N30
\u_Datapath|u_Data_Memory|w_Memory~1415feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1415feeder_combout\ = \u_Datapath|u_Register_File|Mux33~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux33~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1415feeder_combout\);

-- Location: LCCOMB_X23_Y21_N22
\u_Datapath|u_Data_Memory|w_Memory~711feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~711feeder_combout\ = \u_Datapath|u_Register_File|Mux33~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux33~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~711feeder_combout\);

-- Location: LCCOMB_X26_Y17_N6
\u_Datapath|u_Data_Memory|w_Memory~2055feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~2055feeder_combout\ = \u_Datapath|u_Register_File|Mux33~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux33~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~2055feeder_combout\);

-- Location: LCCOMB_X22_Y21_N2
\u_Datapath|u_Data_Memory|w_Memory~1287feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1287feeder_combout\ = \u_Datapath|u_Register_File|Mux33~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux33~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1287feeder_combout\);

-- Location: LCCOMB_X14_Y18_N6
\u_Datapath|u_Data_Memory|w_Memory~1319feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1319feeder_combout\ = \u_Datapath|u_Register_File|Mux33~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux33~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1319feeder_combout\);

-- Location: LCCOMB_X16_Y21_N30
\u_Datapath|u_Data_Memory|w_Memory~1031feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1031feeder_combout\ = \u_Datapath|u_Register_File|Mux33~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux33~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1031feeder_combout\);

-- Location: LCCOMB_X12_Y14_N8
\u_Datapath|u_Data_Memory|w_Memory~1447feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1447feeder_combout\ = \u_Datapath|u_Register_File|Mux33~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux33~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1447feeder_combout\);

-- Location: LCCOMB_X12_Y11_N8
\u_Datapath|u_Data_Memory|w_Memory~1671feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1671feeder_combout\ = \u_Datapath|u_Register_File|Mux33~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux33~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1671feeder_combout\);

-- Location: LCCOMB_X15_Y9_N16
\u_Datapath|u_Data_Memory|w_Memory~1063feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1063feeder_combout\ = \u_Datapath|u_Register_File|Mux33~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux33~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1063feeder_combout\);

-- Location: LCCOMB_X14_Y20_N26
\u_Datapath|u_Data_Memory|w_Memory~1639feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1639feeder_combout\ = \u_Datapath|u_Register_File|Mux33~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux33~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1639feeder_combout\);

-- Location: LCCOMB_X12_Y21_N0
\u_Datapath|u_Data_Memory|w_Memory~231feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~231feeder_combout\ = \u_Datapath|u_Register_File|Mux33~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux33~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~231feeder_combout\);

-- Location: LCCOMB_X11_Y17_N2
\u_Datapath|u_Data_Memory|w_Memory~327feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~327feeder_combout\ = \u_Datapath|u_Register_File|Mux33~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux33~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~327feeder_combout\);

-- Location: LCCOMB_X11_Y16_N16
\u_Datapath|u_Data_Memory|w_Memory~295feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~295feeder_combout\ = \u_Datapath|u_Register_File|Mux33~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux33~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~295feeder_combout\);

-- Location: LCCOMB_X12_Y13_N14
\u_Datapath|u_Data_Memory|w_Memory~423feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~423feeder_combout\ = \u_Datapath|u_Register_File|Mux33~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux33~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~423feeder_combout\);

-- Location: LCCOMB_X12_Y13_N16
\u_Datapath|u_Data_Memory|w_Memory~199feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~199feeder_combout\ = \u_Datapath|u_Register_File|Mux33~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux33~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~199feeder_combout\);

-- Location: LCCOMB_X22_Y20_N12
\u_Datapath|u_Data_Memory|w_Memory~1512feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1512feeder_combout\ = \u_Datapath|u_Register_File|Mux32~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux32~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1512feeder_combout\);

-- Location: LCCOMB_X25_Y14_N20
\u_Datapath|u_Data_Memory|w_Memory~904feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~904feeder_combout\ = \u_Datapath|u_Register_File|Mux32~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux32~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~904feeder_combout\);

-- Location: LCCOMB_X24_Y13_N30
\u_Datapath|u_Data_Memory|w_Memory~2088feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~2088feeder_combout\ = \u_Datapath|u_Register_File|Mux32~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux32~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~2088feeder_combout\);

-- Location: LCCOMB_X23_Y13_N16
\u_Datapath|u_Data_Memory|w_Memory~1064feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1064feeder_combout\ = \u_Datapath|u_Register_File|Mux32~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux32~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1064feeder_combout\);

-- Location: LCCOMB_X24_Y16_N30
\u_Datapath|u_Data_Memory|w_Memory~1096feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1096feeder_combout\ = \u_Datapath|u_Register_File|Mux32~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux32~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1096feeder_combout\);

-- Location: LCCOMB_X20_Y20_N30
\u_Datapath|u_Data_Memory|w_Memory~1000feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1000feeder_combout\ = \u_Datapath|u_Register_File|Mux32~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux32~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1000feeder_combout\);

-- Location: LCCOMB_X19_Y21_N28
\u_Datapath|u_Data_Memory|w_Memory~1544feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1544feeder_combout\ = \u_Datapath|u_Register_File|Mux32~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux32~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1544feeder_combout\);

-- Location: LCCOMB_X17_Y19_N10
\u_Datapath|u_Data_Memory|w_Memory~776feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~776feeder_combout\ = \u_Datapath|u_Register_File|Mux32~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux32~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~776feeder_combout\);

-- Location: LCCOMB_X17_Y22_N2
\u_Datapath|u_Data_Memory|w_Memory~392feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~392feeder_combout\ = \u_Datapath|u_Register_File|Mux32~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux32~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~392feeder_combout\);

-- Location: LCCOMB_X16_Y21_N18
\u_Datapath|u_Data_Memory|w_Memory~2056feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~2056feeder_combout\ = \u_Datapath|u_Register_File|Mux32~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux32~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~2056feeder_combout\);

-- Location: LCCOMB_X19_Y18_N10
\u_Datapath|u_Data_Memory|w_Memory~968feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~968feeder_combout\ = \u_Datapath|u_Register_File|Mux32~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux32~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~968feeder_combout\);

-- Location: LCCOMB_X14_Y18_N16
\u_Datapath|u_Data_Memory|w_Memory~1256feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1256feeder_combout\ = \u_Datapath|u_Register_File|Mux32~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux32~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1256feeder_combout\);

-- Location: LCCOMB_X14_Y18_N18
\u_Datapath|u_Data_Memory|w_Memory~1320feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1320feeder_combout\ = \u_Datapath|u_Register_File|Mux32~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux32~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1320feeder_combout\);

-- Location: LCCOMB_X24_Y19_N18
\u_Datapath|u_Data_Memory|w_Memory~1288feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1288feeder_combout\ = \u_Datapath|u_Register_File|Mux32~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux32~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1288feeder_combout\);

-- Location: LCCOMB_X23_Y21_N4
\u_Datapath|u_Data_Memory|w_Memory~712feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~712feeder_combout\ = \u_Datapath|u_Register_File|Mux32~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux32~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~712feeder_combout\);

-- Location: LCCOMB_X25_Y21_N10
\u_Datapath|u_Data_Memory|w_Memory~1896feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1896feeder_combout\ = \u_Datapath|u_Register_File|Mux32~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux32~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1896feeder_combout\);

-- Location: LCCOMB_X13_Y18_N10
\u_Datapath|u_Data_Memory|w_Memory~360feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~360feeder_combout\ = \u_Datapath|u_Register_File|Mux32~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux32~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~360feeder_combout\);

-- Location: LCCOMB_X18_Y9_N20
\u_Datapath|u_Data_Memory|w_Memory~680feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~680feeder_combout\ = \u_Datapath|u_Register_File|Mux32~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux32~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~680feeder_combout\);

-- Location: LCCOMB_X19_Y11_N24
\u_Datapath|u_Data_Memory|w_Memory~584feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~584feeder_combout\ = \u_Datapath|u_Register_File|Mux32~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux32~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~584feeder_combout\);

-- Location: LCCOMB_X25_Y12_N30
\u_Datapath|u_Data_Memory|w_Memory~1448feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1448feeder_combout\ = \u_Datapath|u_Register_File|Mux32~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux32~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1448feeder_combout\);

-- Location: LCCOMB_X24_Y10_N28
\u_Datapath|u_Data_Memory|w_Memory~1224feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1224feeder_combout\ = \u_Datapath|u_Register_File|Mux32~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux32~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1224feeder_combout\);

-- Location: LCCOMB_X27_Y15_N26
\u_Datapath|u_Data_Memory|w_Memory~1192feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1192feeder_combout\ = \u_Datapath|u_Register_File|Mux32~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux32~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1192feeder_combout\);

-- Location: LCCOMB_X18_Y12_N12
\u_Datapath|u_Data_Memory|w_Memory~648feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~648feeder_combout\ = \u_Datapath|u_Register_File|Mux32~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux32~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~648feeder_combout\);

-- Location: LCCOMB_X21_Y9_N24
\u_Datapath|u_Data_Memory|w_Memory~872feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~872feeder_combout\ = \u_Datapath|u_Register_File|Mux32~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux32~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~872feeder_combout\);

-- Location: LCCOMB_X18_Y14_N22
\u_Datapath|u_Register_File|w_Register_File[8][22]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Register_File|w_Register_File[8][22]~feeder_combout\ = \u_Datapath|u_Mux_Register_File|o_DOUT[22]~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Mux_Register_File|o_DOUT[22]~24_combout\,
	combout => \u_Datapath|u_Register_File|w_Register_File[8][22]~feeder_combout\);

-- Location: LCCOMB_X23_Y18_N4
\u_Datapath|u_Register_File|w_Register_File[8][24]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Register_File|w_Register_File[8][24]~feeder_combout\ = \u_Datapath|u_Mux_Register_File|o_DOUT[24]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Mux_Register_File|o_DOUT[24]~26_combout\,
	combout => \u_Datapath|u_Register_File|w_Register_File[8][24]~feeder_combout\);

-- Location: LCCOMB_X23_Y18_N20
\u_Datapath|u_Register_File|w_Register_File[8][25]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Register_File|w_Register_File[8][25]~feeder_combout\ = \u_Datapath|u_Mux_Register_File|o_DOUT[25]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Mux_Register_File|o_DOUT[25]~27_combout\,
	combout => \u_Datapath|u_Register_File|w_Register_File[8][25]~feeder_combout\);

-- Location: LCCOMB_X16_Y13_N26
\u_Datapath|u_Register_File|w_Register_File[8][30]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Register_File|w_Register_File[8][30]~feeder_combout\ = \u_Datapath|u_Mux_Register_File|o_DOUT[30]~32_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Mux_Register_File|o_DOUT[30]~32_combout\,
	combout => \u_Datapath|u_Register_File|w_Register_File[8][30]~feeder_combout\);

-- Location: LCCOMB_X18_Y14_N6
\u_Datapath|u_Register_File|w_Register_File[0][31]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Register_File|w_Register_File[0][31]~feeder_combout\ = \u_Datapath|u_Mux_Register_File|o_DOUT[31]~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Mux_Register_File|o_DOUT[31]~33_combout\,
	combout => \u_Datapath|u_Register_File|w_Register_File[0][31]~feeder_combout\);

-- Location: IOOBUF_X10_Y0_N9
\o_Data[0]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_Datapath|u_Data_Memory|w_Memory~9728_combout\,
	devoe => ww_devoe,
	o => \o_Data[0]~output_o\);

-- Location: IOOBUF_X33_Y15_N2
\o_Data[1]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_Datapath|u_Data_Memory|w_Memory~9729_combout\,
	devoe => ww_devoe,
	o => \o_Data[1]~output_o\);

-- Location: IOOBUF_X22_Y31_N2
\o_Data[2]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_Datapath|u_Data_Memory|w_Memory~9730_combout\,
	devoe => ww_devoe,
	o => \o_Data[2]~output_o\);

-- Location: IOOBUF_X12_Y0_N2
\o_Data[3]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_Datapath|u_Data_Memory|w_Memory~9731_combout\,
	devoe => ww_devoe,
	o => \o_Data[3]~output_o\);

-- Location: IOOBUF_X33_Y24_N9
\o_Data[4]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_Datapath|u_Data_Memory|w_Memory~9732_combout\,
	devoe => ww_devoe,
	o => \o_Data[4]~output_o\);

-- Location: IOOBUF_X20_Y0_N2
\o_Data[5]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_Datapath|u_Data_Memory|w_Memory~9733_combout\,
	devoe => ww_devoe,
	o => \o_Data[5]~output_o\);

-- Location: IOOBUF_X33_Y24_N2
\o_Data[6]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_Datapath|u_Data_Memory|w_Memory~9734_combout\,
	devoe => ww_devoe,
	o => \o_Data[6]~output_o\);

-- Location: IOOBUF_X12_Y0_N9
\o_Data[7]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_Datapath|u_Data_Memory|w_Memory~9735_combout\,
	devoe => ww_devoe,
	o => \o_Data[7]~output_o\);

-- Location: IOOBUF_X24_Y31_N9
\o_Data[8]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_Datapath|u_Data_Memory|w_Memory~9736_combout\,
	devoe => ww_devoe,
	o => \o_Data[8]~output_o\);

-- Location: IOOBUF_X20_Y0_N9
\o_Data[9]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_Datapath|u_Data_Memory|w_Memory~9737_combout\,
	devoe => ww_devoe,
	o => \o_Data[9]~output_o\);

-- Location: IOOBUF_X20_Y31_N2
\o_Data[10]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_Datapath|u_Data_Memory|w_Memory~9738_combout\,
	devoe => ww_devoe,
	o => \o_Data[10]~output_o\);

-- Location: IOOBUF_X33_Y15_N9
\o_Data[11]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_Datapath|u_Data_Memory|w_Memory~9739_combout\,
	devoe => ww_devoe,
	o => \o_Data[11]~output_o\);

-- Location: IOOBUF_X33_Y14_N9
\o_Data[12]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_Datapath|u_Data_Memory|w_Memory~9740_combout\,
	devoe => ww_devoe,
	o => \o_Data[12]~output_o\);

-- Location: IOOBUF_X14_Y31_N9
\o_Data[13]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_Datapath|u_Data_Memory|w_Memory~9741_combout\,
	devoe => ww_devoe,
	o => \o_Data[13]~output_o\);

-- Location: IOOBUF_X12_Y31_N2
\o_Data[14]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_Datapath|u_Data_Memory|w_Memory~9742_combout\,
	devoe => ww_devoe,
	o => \o_Data[14]~output_o\);

-- Location: IOOBUF_X24_Y0_N9
\o_Data[15]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_Datapath|u_Data_Memory|w_Memory~9743_combout\,
	devoe => ww_devoe,
	o => \o_Data[15]~output_o\);

-- Location: IOOBUF_X33_Y22_N9
\o_Data[16]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_Datapath|u_Data_Memory|w_Memory~9744_combout\,
	devoe => ww_devoe,
	o => \o_Data[16]~output_o\);

-- Location: IOOBUF_X20_Y31_N9
\o_Data[17]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_Datapath|u_Data_Memory|w_Memory~9745_combout\,
	devoe => ww_devoe,
	o => \o_Data[17]~output_o\);

-- Location: IOOBUF_X22_Y0_N2
\o_Data[18]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_Datapath|u_Data_Memory|w_Memory~9746_combout\,
	devoe => ww_devoe,
	o => \o_Data[18]~output_o\);

-- Location: IOOBUF_X22_Y31_N9
\o_Data[19]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_Datapath|u_Data_Memory|w_Memory~9747_combout\,
	devoe => ww_devoe,
	o => \o_Data[19]~output_o\);

-- Location: IOOBUF_X14_Y0_N2
\o_Data[20]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_Datapath|u_Data_Memory|w_Memory~9748_combout\,
	devoe => ww_devoe,
	o => \o_Data[20]~output_o\);

-- Location: IOOBUF_X33_Y12_N2
\o_Data[21]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_Datapath|u_Data_Memory|w_Memory~9749_combout\,
	devoe => ww_devoe,
	o => \o_Data[21]~output_o\);

-- Location: IOOBUF_X26_Y0_N2
\o_Data[22]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_Datapath|u_Data_Memory|w_Memory~9750_combout\,
	devoe => ww_devoe,
	o => \o_Data[22]~output_o\);

-- Location: IOOBUF_X33_Y14_N2
\o_Data[23]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_Datapath|u_Data_Memory|w_Memory~9751_combout\,
	devoe => ww_devoe,
	o => \o_Data[23]~output_o\);

-- Location: IOOBUF_X33_Y25_N2
\o_Data[24]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_Datapath|u_Data_Memory|w_Memory~9752_combout\,
	devoe => ww_devoe,
	o => \o_Data[24]~output_o\);

-- Location: IOOBUF_X33_Y12_N9
\o_Data[25]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_Datapath|u_Data_Memory|w_Memory~9753_combout\,
	devoe => ww_devoe,
	o => \o_Data[25]~output_o\);

-- Location: IOOBUF_X14_Y31_N2
\o_Data[26]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_Datapath|u_Data_Memory|w_Memory~9754_combout\,
	devoe => ww_devoe,
	o => \o_Data[26]~output_o\);

-- Location: IOOBUF_X33_Y25_N9
\o_Data[27]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_Datapath|u_Data_Memory|w_Memory~9755_combout\,
	devoe => ww_devoe,
	o => \o_Data[27]~output_o\);

-- Location: IOOBUF_X22_Y0_N9
\o_Data[28]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_Datapath|u_Data_Memory|w_Memory~9756_combout\,
	devoe => ww_devoe,
	o => \o_Data[28]~output_o\);

-- Location: IOOBUF_X24_Y0_N2
\o_Data[29]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_Datapath|u_Data_Memory|w_Memory~9757_combout\,
	devoe => ww_devoe,
	o => \o_Data[29]~output_o\);

-- Location: IOOBUF_X14_Y0_N9
\o_Data[30]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_Datapath|u_Data_Memory|w_Memory~9758_combout\,
	devoe => ww_devoe,
	o => \o_Data[30]~output_o\);

-- Location: IOOBUF_X33_Y22_N2
\o_Data[31]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_Datapath|u_Data_Memory|w_Memory~9759_combout\,
	devoe => ww_devoe,
	o => \o_Data[31]~output_o\);

-- Location: LCCOMB_X20_Y15_N18
\u_Datapath|u_Add_PC_Plus_4|Add0~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Add_PC_Plus_4|Add0~0_combout\ = \u_Datapath|u_PC|w_Q\(2) $ (VCC)
-- \u_Datapath|u_Add_PC_Plus_4|Add0~1\ = CARRY(\u_Datapath|u_PC|w_Q\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_PC|w_Q\(2),
	datad => VCC,
	combout => \u_Datapath|u_Add_PC_Plus_4|Add0~0_combout\,
	cout => \u_Datapath|u_Add_PC_Plus_4|Add0~1\);

-- Location: LCCOMB_X20_Y15_N20
\u_Datapath|u_Add_PC_Plus_4|Add0~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Add_PC_Plus_4|Add0~2_combout\ = (\u_Datapath|u_PC|w_Q\(3) & (!\u_Datapath|u_Add_PC_Plus_4|Add0~1\)) # (!\u_Datapath|u_PC|w_Q\(3) & ((\u_Datapath|u_Add_PC_Plus_4|Add0~1\) # (GND)))
-- \u_Datapath|u_Add_PC_Plus_4|Add0~3\ = CARRY((!\u_Datapath|u_Add_PC_Plus_4|Add0~1\) # (!\u_Datapath|u_PC|w_Q\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_PC|w_Q\(3),
	datad => VCC,
	cin => \u_Datapath|u_Add_PC_Plus_4|Add0~1\,
	combout => \u_Datapath|u_Add_PC_Plus_4|Add0~2_combout\,
	cout => \u_Datapath|u_Add_PC_Plus_4|Add0~3\);

-- Location: LCCOMB_X20_Y15_N22
\u_Datapath|u_Add_PC_Plus_4|Add0~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Add_PC_Plus_4|Add0~4_combout\ = \u_Datapath|u_Add_PC_Plus_4|Add0~3\ $ (!\u_Datapath|u_PC|w_Q\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_PC|w_Q\(4),
	cin => \u_Datapath|u_Add_PC_Plus_4|Add0~3\,
	combout => \u_Datapath|u_Add_PC_Plus_4|Add0~4_combout\);

-- Location: IOIBUF_X16_Y0_N22
\i_Rst~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_Rst,
	o => \i_Rst~input_o\);

-- Location: CLKCTRL_G19
\i_Rst~inputclkctrl\ : cycloneiv_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \i_Rst~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \i_Rst~inputclkctrl_outclk\);

-- Location: FF_X20_Y15_N23
\u_Datapath|u_PC|w_Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Add_PC_Plus_4|Add0~4_combout\,
	clrn => \ALT_INV_i_Rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_PC|w_Q\(4));

-- Location: FF_X20_Y15_N11
\u_Datapath|u_PC|w_Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Add_PC_Plus_4|Add0~0_combout\,
	clrn => \ALT_INV_i_Rst~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_PC|w_Q\(2));

-- Location: FF_X20_Y15_N21
\u_Datapath|u_PC|w_Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Add_PC_Plus_4|Add0~2_combout\,
	clrn => \ALT_INV_i_Rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_PC|w_Q\(3));

-- Location: LCCOMB_X20_Y15_N8
\u_Datapath|u_Mux_ALU_B|o_DOUT[1]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Mux_ALU_B|o_DOUT[1]~0_combout\ = (!\u_Datapath|u_PC|w_Q\(4) & !\u_Datapath|u_PC|w_Q\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_PC|w_Q\(4),
	datad => \u_Datapath|u_PC|w_Q\(3),
	combout => \u_Datapath|u_Mux_ALU_B|o_DOUT[1]~0_combout\);

-- Location: LCCOMB_X19_Y18_N28
\u_Control|Equal4~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Control|Equal4~0_combout\ = ((\u_Datapath|u_PC|w_Q\(2)) # (\u_Datapath|u_PC|w_Q\(4))) # (!\u_Datapath|u_PC|w_Q\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_PC|w_Q\(3),
	datab => \u_Datapath|u_PC|w_Q\(2),
	datad => \u_Datapath|u_PC|w_Q\(4),
	combout => \u_Control|Equal4~0_combout\);

-- Location: LCCOMB_X18_Y15_N20
\u_Datapath|u_Register_File|w_Register_File[9][0]~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Register_File|w_Register_File[9][0]~2_combout\ = (!\u_Datapath|u_PC|w_Q\(4) & (!\u_Datapath|u_PC|w_Q\(2) & !\u_Datapath|u_PC|w_Q\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_PC|w_Q\(4),
	datab => \u_Datapath|u_PC|w_Q\(2),
	datad => \u_Datapath|u_PC|w_Q\(3),
	combout => \u_Datapath|u_Register_File|w_Register_File[9][0]~2_combout\);

-- Location: FF_X20_Y16_N9
\u_Datapath|u_Register_File|w_Register_File[9][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Mux_Register_File|o_DOUT[4]~9_combout\,
	clrn => \ALT_INV_i_Rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \u_Datapath|u_Register_File|w_Register_File[9][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Register_File|w_Register_File[9][4]~q\);

-- Location: LCCOMB_X20_Y16_N8
\u_Datapath|u_Register_File|Mux59~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Register_File|Mux59~0_combout\ = (\u_Datapath|u_PC|w_Q\(3) & (\u_Datapath|u_Register_File|w_Register_File[8][4]~q\)) # (!\u_Datapath|u_PC|w_Q\(3) & ((\u_Datapath|u_PC|w_Q\(4) & (\u_Datapath|u_Register_File|w_Register_File[8][4]~q\)) # 
-- (!\u_Datapath|u_PC|w_Q\(4) & ((\u_Datapath|u_Register_File|w_Register_File[9][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Register_File|w_Register_File[8][4]~q\,
	datab => \u_Datapath|u_PC|w_Q\(3),
	datac => \u_Datapath|u_Register_File|w_Register_File[9][4]~q\,
	datad => \u_Datapath|u_PC|w_Q\(4),
	combout => \u_Datapath|u_Register_File|Mux59~0_combout\);

-- Location: LCCOMB_X21_Y16_N20
\u_Datapath|u_Register_File|Mux59~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Register_File|Mux59~1_combout\ = (\u_Datapath|u_Register_File|w_Register_File[0][0]~0_combout\ & (\u_Datapath|u_Register_File|w_Register_File[0][4]~q\ & (!\u_Datapath|u_Mux_ALU_B|o_DOUT[1]~0_combout\))) # 
-- (!\u_Datapath|u_Register_File|w_Register_File[0][0]~0_combout\ & (((\u_Datapath|u_Register_File|Mux59~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Register_File|w_Register_File[0][0]~0_combout\,
	datab => \u_Datapath|u_Register_File|w_Register_File[0][4]~q\,
	datac => \u_Datapath|u_Mux_ALU_B|o_DOUT[1]~0_combout\,
	datad => \u_Datapath|u_Register_File|Mux59~0_combout\,
	combout => \u_Datapath|u_Register_File|Mux59~1_combout\);

-- Location: LCCOMB_X20_Y18_N18
\u_Datapath|u_Data_Memory|w_Memory~9760\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9760_combout\ = (!\u_Datapath|u_PC|w_Q\(4) & (!\u_Datapath|u_PC|w_Q\(3) & (\u_Datapath|u_PC|w_Q\(2) & !\u_Datapath|u_ALU|Add0~103_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_PC|w_Q\(4),
	datab => \u_Datapath|u_PC|w_Q\(3),
	datac => \u_Datapath|u_PC|w_Q\(2),
	datad => \u_Datapath|u_ALU|Add0~103_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9760_combout\);

-- Location: LCCOMB_X20_Y18_N8
\u_Datapath|u_Data_Memory|w_Memory~9651\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9651_combout\ = (!\u_Datapath|u_ALU|Add0~97_combout\ & \u_Datapath|u_Data_Memory|w_Memory~9760_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_Datapath|u_ALU|Add0~97_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9760_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9651_combout\);

-- Location: LCCOMB_X19_Y18_N16
\u_Datapath|u_Data_Memory|w_Memory~9649\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9649_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & \u_Datapath|u_ALU|Add0~95_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_Datapath|u_ALU|Add0~101_combout\,
	datad => \u_Datapath|u_ALU|Add0~95_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9649_combout\);

-- Location: LCCOMB_X22_Y20_N22
\u_Datapath|u_Data_Memory|w_Memory~9666\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9666_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & (\u_Datapath|u_ALU|Add0~105_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~9651_combout\ & \u_Datapath|u_Data_Memory|w_Memory~9649_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~99_combout\,
	datab => \u_Datapath|u_ALU|Add0~105_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9651_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9649_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9666_combout\);

-- Location: FF_X18_Y17_N31
\u_Datapath|u_Data_Memory|w_Memory~1485\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux59~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9666_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1485_q\);

-- Location: LCCOMB_X14_Y17_N4
\u_Datapath|u_Data_Memory|w_Memory~1229feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1229feeder_combout\ = \u_Datapath|u_Register_File|Mux59~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux59~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1229feeder_combout\);

-- Location: LCCOMB_X20_Y18_N24
\u_Datapath|u_Data_Memory|w_Memory~9654\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9654_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & (\u_Datapath|u_ALU|Add0~95_combout\ & \u_Datapath|u_ALU|Add0~105_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~99_combout\,
	datac => \u_Datapath|u_ALU|Add0~95_combout\,
	datad => \u_Datapath|u_ALU|Add0~105_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9654_combout\);

-- Location: LCCOMB_X20_Y18_N10
\u_Datapath|u_Data_Memory|w_Memory~9655\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9655_combout\ = (!\u_Datapath|u_ALU|Add0~101_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~9760_combout\ & (!\u_Datapath|u_ALU|Add0~97_combout\ & \u_Datapath|u_Data_Memory|w_Memory~9654_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~101_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~9760_combout\,
	datac => \u_Datapath|u_ALU|Add0~97_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9654_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9655_combout\);

-- Location: FF_X14_Y17_N5
\u_Datapath|u_Data_Memory|w_Memory~1229\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1229feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9655_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1229_q\);

-- Location: LCCOMB_X20_Y14_N22
\u_Datapath|u_Data_Memory|w_Memory~9647\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9647_combout\ = (!\u_Datapath|u_ALU|Add0~99_combout\ & \u_Datapath|u_ALU|Add0~105_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~99_combout\,
	datac => \u_Datapath|u_ALU|Add0~105_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9647_combout\);

-- Location: LCCOMB_X20_Y18_N4
\u_Datapath|u_Data_Memory|w_Memory~9663\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9663_combout\ = (!\u_Datapath|u_ALU|Add0~101_combout\ & (\u_Datapath|u_ALU|Add0~95_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~9651_combout\ & \u_Datapath|u_Data_Memory|w_Memory~9647_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~101_combout\,
	datab => \u_Datapath|u_ALU|Add0~95_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9651_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9647_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9663_combout\);

-- Location: FF_X18_Y17_N1
\u_Datapath|u_Data_Memory|w_Memory~1101\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux59~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9663_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1101_q\);

-- Location: LCCOMB_X18_Y17_N0
\u_Datapath|u_Data_Memory|w_Memory~8472\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8472_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1229_q\) # ((\u_Datapath|u_ALU|Add0~97_combout\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~1101_q\ & !\u_Datapath|u_ALU|Add0~97_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~95_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1229_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1101_q\,
	datad => \u_Datapath|u_ALU|Add0~97_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8472_combout\);

-- Location: LCCOMB_X18_Y17_N30
\u_Datapath|u_Data_Memory|w_Memory~8473\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8473_combout\ = (\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8472_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1485_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8472_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1357_q\)))) # (!\u_Datapath|u_ALU|Add0~97_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8472_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1357_q\,
	datab => \u_Datapath|u_ALU|Add0~97_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1485_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8472_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8473_combout\);

-- Location: LCCOMB_X24_Y10_N24
\u_Datapath|u_Data_Memory|w_Memory~1197feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1197feeder_combout\ = \u_Datapath|u_Register_File|Mux59~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux59~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1197feeder_combout\);

-- Location: LCCOMB_X20_Y17_N30
\u_Datapath|u_Data_Memory|w_Memory~9656\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9656_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & (!\u_Datapath|u_ALU|Add0~95_combout\ & \u_Datapath|u_ALU|Add0~105_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~99_combout\,
	datab => \u_Datapath|u_ALU|Add0~95_combout\,
	datad => \u_Datapath|u_ALU|Add0~105_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9656_combout\);

-- Location: LCCOMB_X21_Y18_N20
\u_Datapath|u_Data_Memory|w_Memory~9658\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9658_combout\ = (!\u_Datapath|u_ALU|Add0~97_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~9760_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~9656_combout\ & !\u_Datapath|u_ALU|Add0~101_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~97_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~9760_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9656_combout\,
	datad => \u_Datapath|u_ALU|Add0~101_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9658_combout\);

-- Location: FF_X24_Y10_N25
\u_Datapath|u_Data_Memory|w_Memory~1197\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1197feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9658_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1197_q\);

-- Location: LCCOMB_X20_Y18_N28
\u_Datapath|u_Data_Memory|w_Memory~9668\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9668_combout\ = (\u_Datapath|u_Data_Memory|w_Memory~9656_combout\ & (!\u_Datapath|u_ALU|Add0~97_combout\ & (\u_Datapath|u_ALU|Add0~101_combout\ & \u_Datapath|u_Data_Memory|w_Memory~9760_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~9656_combout\,
	datab => \u_Datapath|u_ALU|Add0~97_combout\,
	datac => \u_Datapath|u_ALU|Add0~101_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9760_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9668_combout\);

-- Location: FF_X20_Y13_N31
\u_Datapath|u_Data_Memory|w_Memory~1453\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux59~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9668_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1453_q\);

-- Location: LCCOMB_X26_Y14_N12
\u_Datapath|u_Data_Memory|w_Memory~1325feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1325feeder_combout\ = \u_Datapath|u_Register_File|Mux59~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux59~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1325feeder_combout\);

-- Location: LCCOMB_X20_Y18_N0
\u_Datapath|u_Data_Memory|w_Memory~9652\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9652_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & (!\u_Datapath|u_ALU|Add0~95_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~9651_combout\ & \u_Datapath|u_Data_Memory|w_Memory~9647_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~101_combout\,
	datab => \u_Datapath|u_ALU|Add0~95_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9651_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9647_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9652_combout\);

-- Location: FF_X26_Y14_N13
\u_Datapath|u_Data_Memory|w_Memory~1325\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1325feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9652_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1325_q\);

-- Location: LCCOMB_X21_Y11_N26
\u_Datapath|u_Data_Memory|w_Memory~9664\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9664_combout\ = (!\u_Datapath|u_ALU|Add0~95_combout\ & (!\u_Datapath|u_ALU|Add0~101_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~9651_combout\ & \u_Datapath|u_Data_Memory|w_Memory~9647_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~95_combout\,
	datab => \u_Datapath|u_ALU|Add0~101_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9651_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9647_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9664_combout\);

-- Location: FF_X20_Y13_N13
\u_Datapath|u_Data_Memory|w_Memory~1069\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux59~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9664_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1069_q\);

-- Location: LCCOMB_X20_Y13_N12
\u_Datapath|u_Data_Memory|w_Memory~8474\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8474_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & (((\u_Datapath|u_ALU|Add0~97_combout\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_ALU|Add0~97_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1325_q\)) # (!\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1069_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~95_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1325_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1069_q\,
	datad => \u_Datapath|u_ALU|Add0~97_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8474_combout\);

-- Location: LCCOMB_X20_Y13_N30
\u_Datapath|u_Data_Memory|w_Memory~8475\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8475_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8474_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1453_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8474_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1197_q\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8474_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~95_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1197_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1453_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8474_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8475_combout\);

-- Location: LCCOMB_X22_Y16_N4
\u_Datapath|u_Data_Memory|w_Memory~8476\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8476_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8473_combout\) # ((\u_Datapath|u_ALU|Add0~93_combout\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~8475_combout\ & !\u_Datapath|u_ALU|Add0~93_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~8473_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~8475_combout\,
	datad => \u_Datapath|u_ALU|Add0~93_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8476_combout\);

-- Location: LCCOMB_X20_Y14_N24
\u_Datapath|u_Data_Memory|w_Memory~9657\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9657_combout\ = (\u_Datapath|u_ALU|Add0~97_combout\ & (!\u_Datapath|u_ALU|Add0~101_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~9760_combout\ & \u_Datapath|u_Data_Memory|w_Memory~9656_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~97_combout\,
	datab => \u_Datapath|u_ALU|Add0~101_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9760_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9656_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9657_combout\);

-- Location: FF_X21_Y16_N21
\u_Datapath|u_Data_Memory|w_Memory~1261\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Register_File|Mux59~1_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9657_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1261_q\);

-- Location: LCCOMB_X20_Y18_N30
\u_Datapath|u_Data_Memory|w_Memory~9667\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9667_combout\ = (\u_Datapath|u_Data_Memory|w_Memory~9656_combout\ & (\u_Datapath|u_ALU|Add0~97_combout\ & (\u_Datapath|u_ALU|Add0~101_combout\ & \u_Datapath|u_Data_Memory|w_Memory~9760_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~9656_combout\,
	datab => \u_Datapath|u_ALU|Add0~97_combout\,
	datac => \u_Datapath|u_ALU|Add0~101_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9760_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9667_combout\);

-- Location: FF_X21_Y16_N23
\u_Datapath|u_Data_Memory|w_Memory~1517\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux59~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9667_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1517_q\);

-- Location: LCCOMB_X21_Y16_N22
\u_Datapath|u_Data_Memory|w_Memory~8471\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8471_combout\ = (\u_Datapath|u_Data_Memory|w_Memory~8470_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~1517_q\) # (!\u_Datapath|u_ALU|Add0~95_combout\)))) # (!\u_Datapath|u_Data_Memory|w_Memory~8470_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1261_q\ & ((\u_Datapath|u_ALU|Add0~95_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~8470_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1261_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1517_q\,
	datad => \u_Datapath|u_ALU|Add0~95_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8471_combout\);

-- Location: LCCOMB_X22_Y16_N2
\u_Datapath|u_Data_Memory|w_Memory~8479\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8479_combout\ = (\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8476_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~8478_combout\)) # (!\u_Datapath|u_Data_Memory|w_Memory~8476_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~8471_combout\))))) # (!\u_Datapath|u_ALU|Add0~93_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8476_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~8478_combout\,
	datab => \u_Datapath|u_ALU|Add0~93_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~8476_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8471_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8479_combout\);

-- Location: LCCOMB_X20_Y20_N26
\u_Datapath|u_Data_Memory|w_Memory~973feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~973feeder_combout\ = \u_Datapath|u_Register_File|Mux59~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux59~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~973feeder_combout\);

-- Location: LCCOMB_X19_Y17_N6
\u_Datapath|u_Data_Memory|w_Memory~9761\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9761_combout\ = (!\u_Datapath|u_PC|w_Q\(4) & (!\u_Datapath|u_PC|w_Q\(3) & (\u_Datapath|u_PC|w_Q\(2) & \u_Datapath|u_ALU|Add0~103_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_PC|w_Q\(4),
	datab => \u_Datapath|u_PC|w_Q\(3),
	datac => \u_Datapath|u_PC|w_Q\(2),
	datad => \u_Datapath|u_ALU|Add0~103_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9761_combout\);

-- Location: LCCOMB_X19_Y17_N0
\u_Datapath|u_Data_Memory|w_Memory~9671\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9671_combout\ = (!\u_Datapath|u_ALU|Add0~97_combout\ & \u_Datapath|u_Data_Memory|w_Memory~9761_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~97_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9761_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9671_combout\);

-- Location: LCCOMB_X19_Y18_N2
\u_Datapath|u_Data_Memory|w_Memory~9690\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9690_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~9649_combout\ & (!\u_Datapath|u_ALU|Add0~105_combout\ & \u_Datapath|u_Data_Memory|w_Memory~9671_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~99_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~9649_combout\,
	datac => \u_Datapath|u_ALU|Add0~105_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9671_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9690_combout\);

-- Location: FF_X20_Y20_N27
\u_Datapath|u_Data_Memory|w_Memory~973\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~973feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9690_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~973_q\);

-- Location: LCCOMB_X19_Y18_N24
\u_Datapath|u_Data_Memory|w_Memory~9680\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9680_combout\ = (!\u_Datapath|u_ALU|Add0~99_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~9649_combout\ & (!\u_Datapath|u_ALU|Add0~105_combout\ & \u_Datapath|u_Data_Memory|w_Memory~9671_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~99_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~9649_combout\,
	datac => \u_Datapath|u_ALU|Add0~105_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9671_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9680_combout\);

-- Location: FF_X17_Y20_N7
\u_Datapath|u_Data_Memory|w_Memory~845\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux59~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9680_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~845_q\);

-- Location: LCCOMB_X17_Y20_N6
\u_Datapath|u_Data_Memory|w_Memory~8481\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8481_combout\ = (\u_Datapath|u_Data_Memory|w_Memory~8480_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~973_q\) # ((!\u_Datapath|u_ALU|Add0~97_combout\)))) # (!\u_Datapath|u_Data_Memory|w_Memory~8480_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~845_q\ & \u_Datapath|u_ALU|Add0~97_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~8480_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~973_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~845_q\,
	datad => \u_Datapath|u_ALU|Add0~97_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8481_combout\);

-- Location: LCCOMB_X16_Y10_N12
\u_Datapath|u_Data_Memory|w_Memory~1037feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1037feeder_combout\ = \u_Datapath|u_Register_File|Mux59~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux59~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1037feeder_combout\);

-- Location: LCCOMB_X17_Y15_N20
\u_Datapath|u_Data_Memory|w_Memory~9674\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9674_combout\ = (\u_Datapath|u_ALU|Add0~97_combout\ & !\u_Datapath|u_ALU|Add0~105_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~97_combout\,
	datad => \u_Datapath|u_ALU|Add0~105_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9674_combout\);

-- Location: LCCOMB_X16_Y16_N20
\u_Datapath|u_Data_Memory|w_Memory~9693\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9693_combout\ = (\u_Datapath|u_Data_Memory|w_Memory~9761_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~9674_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~9649_combout\ & \u_Datapath|u_ALU|Add0~99_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~9761_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~9674_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9649_combout\,
	datad => \u_Datapath|u_ALU|Add0~99_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9693_combout\);

-- Location: FF_X16_Y10_N13
\u_Datapath|u_Data_Memory|w_Memory~1037\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1037feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9693_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1037_q\);

-- Location: LCCOMB_X16_Y10_N14
\u_Datapath|u_Data_Memory|w_Memory~781feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~781feeder_combout\ = \u_Datapath|u_Register_File|Mux59~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux59~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~781feeder_combout\);

-- Location: LCCOMB_X16_Y16_N16
\u_Datapath|u_Data_Memory|w_Memory~9670\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9670_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & \u_Datapath|u_ALU|Add0~99_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_ALU|Add0~95_combout\,
	datad => \u_Datapath|u_ALU|Add0~99_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9670_combout\);

-- Location: LCCOMB_X16_Y16_N28
\u_Datapath|u_Data_Memory|w_Memory~9677\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9677_combout\ = (!\u_Datapath|u_ALU|Add0~101_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~9670_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~9761_combout\ & \u_Datapath|u_Data_Memory|w_Memory~9674_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~101_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~9670_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9761_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9674_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9677_combout\);

-- Location: FF_X16_Y10_N15
\u_Datapath|u_Data_Memory|w_Memory~781\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~781feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9677_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~781_q\);

-- Location: LCCOMB_X19_Y17_N18
\u_Datapath|u_Data_Memory|w_Memory~9684\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9684_combout\ = (!\u_Datapath|u_ALU|Add0~101_combout\ & \u_Datapath|u_Data_Memory|w_Memory~9761_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~101_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9761_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9684_combout\);

-- Location: LCCOMB_X18_Y11_N30
\u_Datapath|u_Data_Memory|w_Memory~9689\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9689_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~9674_combout\ & (!\u_Datapath|u_ALU|Add0~99_combout\ & \u_Datapath|u_Data_Memory|w_Memory~9684_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~95_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~9674_combout\,
	datac => \u_Datapath|u_ALU|Add0~99_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9684_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9689_combout\);

-- Location: FF_X15_Y10_N21
\u_Datapath|u_Data_Memory|w_Memory~653\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux59~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9689_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~653_q\);

-- Location: LCCOMB_X15_Y10_N20
\u_Datapath|u_Data_Memory|w_Memory~8487\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8487_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~781_q\) # ((\u_Datapath|u_ALU|Add0~97_combout\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~653_q\ & !\u_Datapath|u_ALU|Add0~97_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~95_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~781_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~653_q\,
	datad => \u_Datapath|u_ALU|Add0~97_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8487_combout\);

-- Location: LCCOMB_X15_Y10_N14
\u_Datapath|u_Data_Memory|w_Memory~8488\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8488_combout\ = (\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8487_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1037_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8487_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~909_q\)))) # (!\u_Datapath|u_ALU|Add0~97_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8487_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~909_q\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1037_q\,
	datac => \u_Datapath|u_ALU|Add0~97_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8487_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8488_combout\);

-- Location: LCCOMB_X23_Y21_N16
\u_Datapath|u_Data_Memory|w_Memory~685feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~685feeder_combout\ = \u_Datapath|u_Register_File|Mux59~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux59~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~685feeder_combout\);

-- Location: LCCOMB_X23_Y21_N18
\u_Datapath|u_Data_Memory|w_Memory~9676\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9676_combout\ = (\u_Datapath|u_Data_Memory|w_Memory~9673_combout\ & (!\u_Datapath|u_ALU|Add0~105_combout\ & (!\u_Datapath|u_ALU|Add0~101_combout\ & \u_Datapath|u_Data_Memory|w_Memory~9671_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~9673_combout\,
	datab => \u_Datapath|u_ALU|Add0~105_combout\,
	datac => \u_Datapath|u_ALU|Add0~101_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9671_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9676_combout\);

-- Location: FF_X23_Y21_N17
\u_Datapath|u_Data_Memory|w_Memory~685\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~685feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9676_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~685_q\);

-- Location: LCCOMB_X19_Y18_N12
\u_Datapath|u_Data_Memory|w_Memory~9692\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9692_combout\ = (\u_Datapath|u_Data_Memory|w_Memory~9673_combout\ & (!\u_Datapath|u_ALU|Add0~105_combout\ & (\u_Datapath|u_ALU|Add0~101_combout\ & \u_Datapath|u_Data_Memory|w_Memory~9671_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~9673_combout\,
	datab => \u_Datapath|u_ALU|Add0~105_combout\,
	datac => \u_Datapath|u_ALU|Add0~101_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9671_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9692_combout\);

-- Location: FF_X22_Y19_N19
\u_Datapath|u_Data_Memory|w_Memory~941\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux59~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9692_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~941_q\);

-- Location: LCCOMB_X22_Y14_N20
\u_Datapath|u_Data_Memory|w_Memory~9686\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9686_combout\ = (!\u_Datapath|u_ALU|Add0~97_combout\ & (!\u_Datapath|u_ALU|Add0~105_combout\ & \u_Datapath|u_Data_Memory|w_Memory~9761_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~97_combout\,
	datab => \u_Datapath|u_ALU|Add0~105_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9761_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9686_combout\);

-- Location: LCCOMB_X22_Y14_N0
\u_Datapath|u_Data_Memory|w_Memory~9688\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9688_combout\ = (!\u_Datapath|u_ALU|Add0~99_combout\ & (!\u_Datapath|u_ALU|Add0~95_combout\ & (!\u_Datapath|u_ALU|Add0~101_combout\ & \u_Datapath|u_Data_Memory|w_Memory~9686_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~99_combout\,
	datab => \u_Datapath|u_ALU|Add0~95_combout\,
	datac => \u_Datapath|u_ALU|Add0~101_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9686_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9688_combout\);

-- Location: FF_X22_Y19_N13
\u_Datapath|u_Data_Memory|w_Memory~557\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux59~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9688_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~557_q\);

-- Location: LCCOMB_X14_Y20_N20
\u_Datapath|u_Data_Memory|w_Memory~813feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~813feeder_combout\ = \u_Datapath|u_Register_File|Mux59~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux59~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~813feeder_combout\);

-- Location: LCCOMB_X19_Y13_N0
\u_Datapath|u_Data_Memory|w_Memory~9681\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9681_combout\ = (!\u_Datapath|u_ALU|Add0~99_combout\ & (!\u_Datapath|u_ALU|Add0~95_combout\ & (\u_Datapath|u_ALU|Add0~101_combout\ & !\u_Datapath|u_ALU|Add0~105_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~99_combout\,
	datab => \u_Datapath|u_ALU|Add0~95_combout\,
	datac => \u_Datapath|u_ALU|Add0~101_combout\,
	datad => \u_Datapath|u_ALU|Add0~105_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9681_combout\);

-- Location: LCCOMB_X18_Y14_N16
\u_Datapath|u_Data_Memory|w_Memory~9682\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9682_combout\ = (!\u_Datapath|u_ALU|Add0~97_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~9681_combout\ & \u_Datapath|u_Data_Memory|w_Memory~9761_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_Datapath|u_ALU|Add0~97_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9681_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9761_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9682_combout\);

-- Location: FF_X14_Y20_N21
\u_Datapath|u_Data_Memory|w_Memory~813\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~813feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9682_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~813_q\);

-- Location: LCCOMB_X22_Y19_N12
\u_Datapath|u_Data_Memory|w_Memory~8484\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8484_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & (\u_Datapath|u_ALU|Add0~97_combout\)) # (!\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~813_q\))) # 
-- (!\u_Datapath|u_ALU|Add0~97_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~557_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~95_combout\,
	datab => \u_Datapath|u_ALU|Add0~97_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~557_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~813_q\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8484_combout\);

-- Location: LCCOMB_X22_Y19_N18
\u_Datapath|u_Data_Memory|w_Memory~8485\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8485_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8484_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~941_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8484_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~685_q\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8484_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~95_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~685_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~941_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8484_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8485_combout\);

-- Location: LCCOMB_X19_Y18_N8
\u_Datapath|u_Data_Memory|w_Memory~9673\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9673_combout\ = (!\u_Datapath|u_ALU|Add0~95_combout\ & \u_Datapath|u_ALU|Add0~99_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~95_combout\,
	datad => \u_Datapath|u_ALU|Add0~99_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9673_combout\);

-- Location: LCCOMB_X16_Y16_N18
\u_Datapath|u_Data_Memory|w_Memory~9691\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9691_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~9674_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~9761_combout\ & \u_Datapath|u_Data_Memory|w_Memory~9673_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~101_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~9674_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9761_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9673_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9691_combout\);

-- Location: FF_X21_Y20_N25
\u_Datapath|u_Data_Memory|w_Memory~1005\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux59~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9691_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1005_q\);

-- Location: LCCOMB_X20_Y14_N0
\u_Datapath|u_Data_Memory|w_Memory~9678\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9678_combout\ = (\u_Datapath|u_Data_Memory|w_Memory~9761_combout\ & \u_Datapath|u_ALU|Add0~101_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Data_Memory|w_Memory~9761_combout\,
	datad => \u_Datapath|u_ALU|Add0~101_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9678_combout\);

-- Location: LCCOMB_X20_Y14_N30
\u_Datapath|u_Data_Memory|w_Memory~9679\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9679_combout\ = (!\u_Datapath|u_ALU|Add0~95_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~9674_combout\ & (!\u_Datapath|u_ALU|Add0~99_combout\ & \u_Datapath|u_Data_Memory|w_Memory~9678_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~95_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~9674_combout\,
	datac => \u_Datapath|u_ALU|Add0~99_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9678_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9679_combout\);

-- Location: FF_X21_Y15_N15
\u_Datapath|u_Data_Memory|w_Memory~877\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux59~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9679_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~877_q\);

-- Location: LCCOMB_X19_Y19_N6
\u_Datapath|u_Data_Memory|w_Memory~9685\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9685_combout\ = (!\u_Datapath|u_ALU|Add0~95_combout\ & (!\u_Datapath|u_ALU|Add0~99_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~9674_combout\ & \u_Datapath|u_Data_Memory|w_Memory~9684_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~95_combout\,
	datab => \u_Datapath|u_ALU|Add0~99_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9674_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9684_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9685_combout\);

-- Location: FF_X18_Y12_N5
\u_Datapath|u_Data_Memory|w_Memory~621\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux59~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9685_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~621_q\);

-- Location: LCCOMB_X18_Y12_N4
\u_Datapath|u_Data_Memory|w_Memory~8482\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8482_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & (((\u_Datapath|u_ALU|Add0~97_combout\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_ALU|Add0~97_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~877_q\)) 
-- # (!\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~621_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~95_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~877_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~621_q\,
	datad => \u_Datapath|u_ALU|Add0~97_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8482_combout\);

-- Location: LCCOMB_X21_Y20_N24
\u_Datapath|u_Data_Memory|w_Memory~8483\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8483_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8482_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1005_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8482_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~749_q\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8482_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~749_q\,
	datab => \u_Datapath|u_ALU|Add0~95_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1005_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8482_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8483_combout\);

-- Location: LCCOMB_X22_Y16_N0
\u_Datapath|u_Data_Memory|w_Memory~8486\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8486_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & (\u_Datapath|u_ALU|Add0~93_combout\)) # (!\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_ALU|Add0~93_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~8483_combout\))) # (!\u_Datapath|u_ALU|Add0~93_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~8485_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_ALU|Add0~93_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~8485_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8483_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8486_combout\);

-- Location: LCCOMB_X22_Y16_N30
\u_Datapath|u_Data_Memory|w_Memory~8489\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8489_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8486_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8488_combout\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8486_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~8481_combout\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8486_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~8481_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~8488_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8486_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8489_combout\);

-- Location: LCCOMB_X18_Y22_N22
\u_Datapath|u_Data_Memory|w_Memory~493feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~493feeder_combout\ = \u_Datapath|u_Register_File|Mux59~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux59~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~493feeder_combout\);

-- Location: LCCOMB_X16_Y16_N14
\u_Datapath|u_Data_Memory|w_Memory~9709\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9709_combout\ = (\u_Datapath|u_Data_Memory|w_Memory~9760_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~9673_combout\ & (\u_Datapath|u_ALU|Add0~101_combout\ & \u_Datapath|u_Data_Memory|w_Memory~9674_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~9760_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~9673_combout\,
	datac => \u_Datapath|u_ALU|Add0~101_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9674_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9709_combout\);

-- Location: FF_X18_Y22_N23
\u_Datapath|u_Data_Memory|w_Memory~493\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~493feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9709_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~493_q\);

-- Location: LCCOMB_X17_Y22_N26
\u_Datapath|u_Data_Memory|w_Memory~365feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~365feeder_combout\ = \u_Datapath|u_Register_File|Mux59~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux59~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~365feeder_combout\);

-- Location: LCCOMB_X20_Y18_N16
\u_Datapath|u_Data_Memory|w_Memory~9646\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9646_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & \u_Datapath|u_Data_Memory|w_Memory~9760_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~101_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9760_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9646_combout\);

-- Location: LCCOMB_X20_Y18_N26
\u_Datapath|u_Data_Memory|w_Memory~9694\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9694_combout\ = (!\u_Datapath|u_ALU|Add0~99_combout\ & (!\u_Datapath|u_ALU|Add0~95_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~9674_combout\ & \u_Datapath|u_Data_Memory|w_Memory~9646_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~99_combout\,
	datab => \u_Datapath|u_ALU|Add0~95_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9674_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9646_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9694_combout\);

-- Location: FF_X17_Y22_N27
\u_Datapath|u_Data_Memory|w_Memory~365\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~365feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9694_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~365_q\);

-- Location: LCCOMB_X21_Y22_N24
\u_Datapath|u_Data_Memory|w_Memory~8490\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8490_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & (((\u_Datapath|u_ALU|Add0~97_combout\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_ALU|Add0~97_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~365_q\))) # (!\u_Datapath|u_ALU|Add0~97_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~109_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~109_q\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~365_q\,
	datac => \u_Datapath|u_ALU|Add0~95_combout\,
	datad => \u_Datapath|u_ALU|Add0~97_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8490_combout\);

-- Location: LCCOMB_X21_Y22_N6
\u_Datapath|u_Data_Memory|w_Memory~8491\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8491_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8490_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~493_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8490_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~237_q\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8490_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~237_q\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~493_q\,
	datac => \u_Datapath|u_ALU|Add0~95_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8490_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8491_combout\);

-- Location: LCCOMB_X13_Y20_N2
\u_Datapath|u_Data_Memory|w_Memory~173feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~173feeder_combout\ = \u_Datapath|u_Register_File|Mux59~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux59~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~173feeder_combout\);

-- Location: LCCOMB_X16_Y16_N22
\u_Datapath|u_Data_Memory|w_Memory~9701\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9701_combout\ = (!\u_Datapath|u_ALU|Add0~101_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~9651_combout\ & (!\u_Datapath|u_ALU|Add0~105_combout\ & \u_Datapath|u_Data_Memory|w_Memory~9673_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~101_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~9651_combout\,
	datac => \u_Datapath|u_ALU|Add0~105_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9673_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9701_combout\);

-- Location: FF_X13_Y20_N3
\u_Datapath|u_Data_Memory|w_Memory~173\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~173feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9701_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~173_q\);

-- Location: LCCOMB_X20_Y18_N12
\u_Datapath|u_Data_Memory|w_Memory~9710\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9710_combout\ = (!\u_Datapath|u_ALU|Add0~105_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~9651_combout\ & (\u_Datapath|u_ALU|Add0~101_combout\ & \u_Datapath|u_Data_Memory|w_Memory~9673_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~105_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~9651_combout\,
	datac => \u_Datapath|u_ALU|Add0~101_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9673_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9710_combout\);

-- Location: FF_X15_Y16_N9
\u_Datapath|u_Data_Memory|w_Memory~429\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux59~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9710_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~429_q\);

-- Location: LCCOMB_X20_Y18_N2
\u_Datapath|u_Data_Memory|w_Memory~9698\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9698_combout\ = (!\u_Datapath|u_ALU|Add0~105_combout\ & (!\u_Datapath|u_ALU|Add0~97_combout\ & \u_Datapath|u_Data_Memory|w_Memory~9760_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~105_combout\,
	datab => \u_Datapath|u_ALU|Add0~97_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9760_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9698_combout\);

-- Location: LCCOMB_X20_Y18_N14
\u_Datapath|u_Data_Memory|w_Memory~9706\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9706_combout\ = (!\u_Datapath|u_ALU|Add0~99_combout\ & (!\u_Datapath|u_ALU|Add0~101_combout\ & (!\u_Datapath|u_ALU|Add0~95_combout\ & \u_Datapath|u_Data_Memory|w_Memory~9698_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~99_combout\,
	datab => \u_Datapath|u_ALU|Add0~101_combout\,
	datac => \u_Datapath|u_ALU|Add0~95_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9698_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9706_combout\);

-- Location: FF_X15_Y16_N7
\u_Datapath|u_Data_Memory|w_Memory~45\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux59~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9706_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~45_q\);

-- Location: LCCOMB_X15_Y16_N6
\u_Datapath|u_Data_Memory|w_Memory~8494\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8494_combout\ = (\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~301_q\) # ((\u_Datapath|u_ALU|Add0~95_combout\)))) # (!\u_Datapath|u_ALU|Add0~97_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~45_q\ & !\u_Datapath|u_ALU|Add0~95_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~301_q\,
	datab => \u_Datapath|u_ALU|Add0~97_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~45_q\,
	datad => \u_Datapath|u_ALU|Add0~95_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8494_combout\);

-- Location: LCCOMB_X15_Y16_N8
\u_Datapath|u_Data_Memory|w_Memory~8495\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8495_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8494_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~429_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8494_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~173_q\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8494_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~95_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~173_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~429_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8494_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8495_combout\);

-- Location: LCCOMB_X13_Y18_N8
\u_Datapath|u_Data_Memory|w_Memory~333feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~333feeder_combout\ = \u_Datapath|u_Register_File|Mux59~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux59~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~333feeder_combout\);

-- Location: LCCOMB_X19_Y18_N26
\u_Datapath|u_Data_Memory|w_Memory~9695\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9695_combout\ = (!\u_Datapath|u_ALU|Add0~99_combout\ & (!\u_Datapath|u_ALU|Add0~105_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~9651_combout\ & \u_Datapath|u_Data_Memory|w_Memory~9649_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~99_combout\,
	datab => \u_Datapath|u_ALU|Add0~105_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9651_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9649_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9695_combout\);

-- Location: FF_X13_Y18_N9
\u_Datapath|u_Data_Memory|w_Memory~333\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~333feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9695_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~333_q\);

-- Location: LCCOMB_X19_Y18_N4
\u_Datapath|u_Data_Memory|w_Memory~9708\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9708_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & (!\u_Datapath|u_ALU|Add0~105_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~9651_combout\ & \u_Datapath|u_Data_Memory|w_Memory~9649_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~99_combout\,
	datab => \u_Datapath|u_ALU|Add0~105_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9651_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9649_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9708_combout\);

-- Location: FF_X12_Y18_N15
\u_Datapath|u_Data_Memory|w_Memory~461\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux59~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9708_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~461_q\);

-- Location: LCCOMB_X20_Y18_N20
\u_Datapath|u_Data_Memory|w_Memory~9705\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9705_combout\ = (!\u_Datapath|u_ALU|Add0~99_combout\ & (!\u_Datapath|u_ALU|Add0~101_combout\ & (\u_Datapath|u_ALU|Add0~95_combout\ & \u_Datapath|u_Data_Memory|w_Memory~9698_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~99_combout\,
	datab => \u_Datapath|u_ALU|Add0~101_combout\,
	datac => \u_Datapath|u_ALU|Add0~95_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9698_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9705_combout\);

-- Location: FF_X12_Y18_N21
\u_Datapath|u_Data_Memory|w_Memory~77\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux59~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9705_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~77_q\);

-- Location: LCCOMB_X12_Y18_N20
\u_Datapath|u_Data_Memory|w_Memory~8492\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8492_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~205_q\) # ((\u_Datapath|u_ALU|Add0~97_combout\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~77_q\ & !\u_Datapath|u_ALU|Add0~97_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~205_q\,
	datab => \u_Datapath|u_ALU|Add0~95_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~77_q\,
	datad => \u_Datapath|u_ALU|Add0~97_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8492_combout\);

-- Location: LCCOMB_X12_Y18_N14
\u_Datapath|u_Data_Memory|w_Memory~8493\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8493_combout\ = (\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8492_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~461_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8492_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~333_q\)))) # (!\u_Datapath|u_ALU|Add0~97_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8492_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~97_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~333_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~461_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8492_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8493_combout\);

-- Location: LCCOMB_X22_Y16_N16
\u_Datapath|u_Data_Memory|w_Memory~8496\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8496_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_ALU|Add0~93_combout\) # ((\u_Datapath|u_Data_Memory|w_Memory~8493_combout\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & 
-- (!\u_Datapath|u_ALU|Add0~93_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~8495_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_ALU|Add0~93_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~8495_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8493_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8496_combout\);

-- Location: LCCOMB_X22_Y16_N10
\u_Datapath|u_Data_Memory|w_Memory~8499\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8499_combout\ = (\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8496_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~8498_combout\)) # (!\u_Datapath|u_Data_Memory|w_Memory~8496_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~8491_combout\))))) # (!\u_Datapath|u_ALU|Add0~93_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8496_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~8498_combout\,
	datab => \u_Datapath|u_ALU|Add0~93_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~8491_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8496_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8499_combout\);

-- Location: LCCOMB_X22_Y16_N12
\u_Datapath|u_Data_Memory|w_Memory~8500\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8500_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_ALU|Add0~101_combout\) # ((\u_Datapath|u_Data_Memory|w_Memory~8489_combout\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & 
-- (!\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8499_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~99_combout\,
	datab => \u_Datapath|u_ALU|Add0~101_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~8489_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8499_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8500_combout\);

-- Location: LCCOMB_X22_Y16_N6
\u_Datapath|u_Data_Memory|w_Memory~8511\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8511_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8500_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~8510_combout\)) # (!\u_Datapath|u_Data_Memory|w_Memory~8500_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~8479_combout\))))) # (!\u_Datapath|u_ALU|Add0~101_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8500_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~8510_combout\,
	datab => \u_Datapath|u_ALU|Add0~101_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~8479_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8500_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8511_combout\);

-- Location: LCCOMB_X22_Y16_N14
\u_Datapath|u_Mux_Register_File|o_DOUT[4]~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Mux_Register_File|o_DOUT[4]~9_combout\ = (\u_Control|Equal4~0_combout\ & (\u_Datapath|u_ALU|Add0~99_combout\)) # (!\u_Control|Equal4~0_combout\ & (((!\u_Datapath|u_Data_Memory|w_Memory~8343_combout\ & 
-- \u_Datapath|u_Data_Memory|w_Memory~8511_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~99_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~8343_combout\,
	datac => \u_Control|Equal4~0_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8511_combout\,
	combout => \u_Datapath|u_Mux_Register_File|o_DOUT[4]~9_combout\);

-- Location: LCCOMB_X20_Y15_N12
\u_Datapath|u_Register_File|w_Register_File[0][0]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Register_File|w_Register_File[0][0]~0_combout\ = (\u_Datapath|u_PC|w_Q\(4)) # ((\u_Datapath|u_PC|w_Q\(2) & \u_Datapath|u_PC|w_Q\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_PC|w_Q\(2),
	datac => \u_Datapath|u_PC|w_Q\(4),
	datad => \u_Datapath|u_PC|w_Q\(3),
	combout => \u_Datapath|u_Register_File|w_Register_File[0][0]~0_combout\);

-- Location: FF_X22_Y16_N23
\u_Datapath|u_Register_File|w_Register_File[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Mux_Register_File|o_DOUT[4]~9_combout\,
	clrn => \ALT_INV_i_Rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \u_Datapath|u_Register_File|w_Register_File[0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Register_File|w_Register_File[0][4]~q\);

-- Location: FF_X20_Y16_N29
\u_Datapath|u_Register_File|w_Register_File[9][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Mux_Register_File|o_DOUT[0]~5_combout\,
	clrn => \ALT_INV_i_Rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \u_Datapath|u_Register_File|w_Register_File[9][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Register_File|w_Register_File[9][0]~q\);

-- Location: LCCOMB_X19_Y12_N6
\u_Datapath|u_Register_File|w_Register_File[8][0]~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Register_File|w_Register_File[8][0]~1_combout\ = (!\u_Datapath|u_PC|w_Q\(2) & (\u_Datapath|u_PC|w_Q\(3) & !\u_Datapath|u_PC|w_Q\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_PC|w_Q\(2),
	datab => \u_Datapath|u_PC|w_Q\(3),
	datad => \u_Datapath|u_PC|w_Q\(4),
	combout => \u_Datapath|u_Register_File|w_Register_File[8][0]~1_combout\);

-- Location: FF_X17_Y15_N25
\u_Datapath|u_Register_File|w_Register_File[8][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Mux_Register_File|o_DOUT[0]~5_combout\,
	clrn => \ALT_INV_i_Rst~inputclkctrl_outclk\,
	ena => \u_Datapath|u_Register_File|w_Register_File[8][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Register_File|w_Register_File[8][0]~q\);

-- Location: LCCOMB_X20_Y16_N28
\u_Datapath|u_Register_File|Mux63~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Register_File|Mux63~0_combout\ = (\u_Datapath|u_PC|w_Q\(4) & (((\u_Datapath|u_Register_File|w_Register_File[8][0]~q\)))) # (!\u_Datapath|u_PC|w_Q\(4) & ((\u_Datapath|u_PC|w_Q\(3) & ((\u_Datapath|u_Register_File|w_Register_File[8][0]~q\))) # 
-- (!\u_Datapath|u_PC|w_Q\(3) & (\u_Datapath|u_Register_File|w_Register_File[9][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_PC|w_Q\(4),
	datab => \u_Datapath|u_PC|w_Q\(3),
	datac => \u_Datapath|u_Register_File|w_Register_File[9][0]~q\,
	datad => \u_Datapath|u_Register_File|w_Register_File[8][0]~q\,
	combout => \u_Datapath|u_Register_File|Mux63~0_combout\);

-- Location: LCCOMB_X18_Y15_N28
\u_Datapath|u_Register_File|Mux63~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Register_File|Mux63~1_combout\ = (\u_Datapath|u_ALU|Add0~90_combout\) # ((!\u_Datapath|u_Register_File|w_Register_File[0][0]~0_combout\ & \u_Datapath|u_Register_File|Mux63~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~90_combout\,
	datac => \u_Datapath|u_Register_File|w_Register_File[0][0]~0_combout\,
	datad => \u_Datapath|u_Register_File|Mux63~0_combout\,
	combout => \u_Datapath|u_Register_File|Mux63~1_combout\);

-- Location: LCCOMB_X24_Y11_N0
\u_Datapath|u_Data_Memory|w_Memory~1801feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1801feeder_combout\ = \u_Datapath|u_Register_File|Mux63~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux63~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1801feeder_combout\);

-- Location: LCCOMB_X21_Y14_N24
\u_Datapath|u_Data_Memory|w_Memory~9659\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9659_combout\ = (\u_Datapath|u_ALU|Add0~105_combout\ & (\u_Datapath|u_ALU|Add0~99_combout\ & (\u_Datapath|u_ALU|Add0~97_combout\ & \u_Datapath|u_ALU|Add0~95_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~105_combout\,
	datab => \u_Datapath|u_ALU|Add0~99_combout\,
	datac => \u_Datapath|u_ALU|Add0~97_combout\,
	datad => \u_Datapath|u_ALU|Add0~95_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9659_combout\);

-- Location: LCCOMB_X20_Y14_N28
\u_Datapath|u_Data_Memory|w_Memory~9715\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9715_combout\ = (!\u_Datapath|u_ALU|Add0~101_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~9761_combout\ & \u_Datapath|u_Data_Memory|w_Memory~9659_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~101_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~9761_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9659_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9715_combout\);

-- Location: FF_X24_Y11_N1
\u_Datapath|u_Data_Memory|w_Memory~1801\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1801feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9715_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1801_q\);

-- Location: LCCOMB_X22_Y16_N24
\u_Datapath|u_Data_Memory|w_Memory~9712\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9712_combout\ = (\u_Datapath|u_Data_Memory|w_Memory~9761_combout\ & (!\u_Datapath|u_ALU|Add0~101_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~9654_combout\ & !\u_Datapath|u_ALU|Add0~97_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~9761_combout\,
	datab => \u_Datapath|u_ALU|Add0~101_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9654_combout\,
	datad => \u_Datapath|u_ALU|Add0~97_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9712_combout\);

-- Location: FF_X23_Y12_N21
\u_Datapath|u_Data_Memory|w_Memory~1737\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux63~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9712_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1737_q\);

-- Location: LCCOMB_X19_Y15_N0
\u_Datapath|u_ALU|Add0~91\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_ALU|Add0~91_combout\ = (\u_Datapath|u_Register_File|w_Register_File[0][0]~q\ & (\u_Datapath|u_ALU|Add0~90_combout\ $ (VCC))) # (!\u_Datapath|u_Register_File|w_Register_File[0][0]~q\ & (\u_Datapath|u_ALU|Add0~90_combout\ & VCC))
-- \u_Datapath|u_ALU|Add0~92\ = CARRY((\u_Datapath|u_Register_File|w_Register_File[0][0]~q\ & \u_Datapath|u_ALU|Add0~90_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Register_File|w_Register_File[0][0]~q\,
	datab => \u_Datapath|u_ALU|Add0~90_combout\,
	datad => VCC,
	combout => \u_Datapath|u_ALU|Add0~91_combout\,
	cout => \u_Datapath|u_ALU|Add0~92\);

-- Location: LCCOMB_X22_Y13_N6
\u_Datapath|u_Data_Memory|w_Memory~9714\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9714_combout\ = (!\u_Datapath|u_ALU|Add0~101_combout\ & (!\u_Datapath|u_ALU|Add0~97_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~9761_combout\ & \u_Datapath|u_Data_Memory|w_Memory~9656_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~101_combout\,
	datab => \u_Datapath|u_ALU|Add0~97_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9761_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9656_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9714_combout\);

-- Location: FF_X23_Y11_N3
\u_Datapath|u_Data_Memory|w_Memory~1705\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux63~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9714_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1705_q\);

-- Location: LCCOMB_X23_Y11_N2
\u_Datapath|u_Data_Memory|w_Memory~8332\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8332_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & (((\u_Datapath|u_ALU|Add0~93_combout\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_ALU|Add0~93_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1769_q\)) # (!\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1705_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1769_q\,
	datab => \u_Datapath|u_ALU|Add0~91_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1705_q\,
	datad => \u_Datapath|u_ALU|Add0~93_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8332_combout\);

-- Location: LCCOMB_X23_Y12_N20
\u_Datapath|u_Data_Memory|w_Memory~8333\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8333_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8332_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~1801_q\)) # (!\u_Datapath|u_Data_Memory|w_Memory~8332_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~1737_q\))))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8332_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1801_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1737_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8332_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8333_combout\);

-- Location: LCCOMB_X24_Y18_N0
\u_Datapath|u_Data_Memory|w_Memory~1993feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1993feeder_combout\ = \u_Datapath|u_Register_File|Mux63~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux63~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1993feeder_combout\);

-- Location: LCCOMB_X19_Y18_N18
\u_Datapath|u_Data_Memory|w_Memory~9724\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9724_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~9649_combout\ & (\u_Datapath|u_ALU|Add0~105_combout\ & \u_Datapath|u_Data_Memory|w_Memory~9671_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~99_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~9649_combout\,
	datac => \u_Datapath|u_ALU|Add0~105_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9671_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9724_combout\);

-- Location: FF_X24_Y18_N1
\u_Datapath|u_Data_Memory|w_Memory~1993\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1993feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9724_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1993_q\);

-- Location: LCCOMB_X22_Y18_N8
\u_Datapath|u_Data_Memory|w_Memory~9727\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9727_combout\ = (\u_Datapath|u_Data_Memory|w_Memory~9761_combout\ & (\u_Datapath|u_ALU|Add0~101_combout\ & \u_Datapath|u_Data_Memory|w_Memory~9659_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~9761_combout\,
	datab => \u_Datapath|u_ALU|Add0~101_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9659_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9727_combout\);

-- Location: FF_X17_Y14_N1
\u_Datapath|u_Data_Memory|w_Memory~2057\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux63~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9727_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~2057_q\);

-- Location: LCCOMB_X25_Y18_N28
\u_Datapath|u_Data_Memory|w_Memory~2025feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~2025feeder_combout\ = \u_Datapath|u_Register_File|Mux63~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux63~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~2025feeder_combout\);

-- Location: LCCOMB_X20_Y17_N20
\u_Datapath|u_Data_Memory|w_Memory~9725\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9725_combout\ = (\u_Datapath|u_Data_Memory|w_Memory~9656_combout\ & (\u_Datapath|u_ALU|Add0~97_combout\ & (\u_Datapath|u_ALU|Add0~101_combout\ & \u_Datapath|u_Data_Memory|w_Memory~9761_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~9656_combout\,
	datab => \u_Datapath|u_ALU|Add0~97_combout\,
	datac => \u_Datapath|u_ALU|Add0~101_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9761_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9725_combout\);

-- Location: FF_X25_Y18_N29
\u_Datapath|u_Data_Memory|w_Memory~2025\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~2025feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9725_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~2025_q\);

-- Location: LCCOMB_X19_Y17_N24
\u_Datapath|u_Data_Memory|w_Memory~9726\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9726_combout\ = (\u_Datapath|u_Data_Memory|w_Memory~9761_combout\ & (!\u_Datapath|u_ALU|Add0~97_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~9656_combout\ & \u_Datapath|u_ALU|Add0~101_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~9761_combout\,
	datab => \u_Datapath|u_ALU|Add0~97_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9656_combout\,
	datad => \u_Datapath|u_ALU|Add0~101_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9726_combout\);

-- Location: FF_X25_Y18_N31
\u_Datapath|u_Data_Memory|w_Memory~1961\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux63~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9726_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1961_q\);

-- Location: LCCOMB_X25_Y18_N30
\u_Datapath|u_Data_Memory|w_Memory~8339\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8339_combout\ = (\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~2025_q\) # ((\u_Datapath|u_ALU|Add0~91_combout\)))) # (!\u_Datapath|u_ALU|Add0~93_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~1961_q\ & !\u_Datapath|u_ALU|Add0~91_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~93_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~2025_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1961_q\,
	datad => \u_Datapath|u_ALU|Add0~91_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8339_combout\);

-- Location: LCCOMB_X17_Y14_N0
\u_Datapath|u_Data_Memory|w_Memory~8340\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8340_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8339_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~2057_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8339_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1993_q\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8339_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1993_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~2057_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8339_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8340_combout\);

-- Location: LCCOMB_X16_Y15_N4
\u_Datapath|u_Data_Memory|w_Memory~8341\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8341_combout\ = (\u_Datapath|u_Data_Memory|w_Memory~8338_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8340_combout\)) # (!\u_Datapath|u_ALU|Add0~95_combout\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8338_combout\ & 
-- (\u_Datapath|u_ALU|Add0~95_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~8333_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~8338_combout\,
	datab => \u_Datapath|u_ALU|Add0~95_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~8333_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8340_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8341_combout\);

-- Location: LCCOMB_X22_Y10_N16
\u_Datapath|u_Data_Memory|w_Memory~1545feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1545feeder_combout\ = \u_Datapath|u_Register_File|Mux63~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux63~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1545feeder_combout\);

-- Location: LCCOMB_X20_Y14_N10
\u_Datapath|u_Data_Memory|w_Memory~9669\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9669_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~9760_combout\ & \u_Datapath|u_Data_Memory|w_Memory~9659_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_Datapath|u_ALU|Add0~101_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9760_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9659_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9669_combout\);

-- Location: FF_X22_Y10_N17
\u_Datapath|u_Data_Memory|w_Memory~1545\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1545feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9669_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1545_q\);

-- Location: FF_X21_Y19_N17
\u_Datapath|u_Data_Memory|w_Memory~1481\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux63~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9666_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1481_q\);

-- Location: LCCOMB_X24_Y19_N30
\u_Datapath|u_Data_Memory|w_Memory~1513feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1513feeder_combout\ = \u_Datapath|u_Register_File|Mux63~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux63~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1513feeder_combout\);

-- Location: FF_X24_Y19_N31
\u_Datapath|u_Data_Memory|w_Memory~1513\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1513feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9667_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1513_q\);

-- Location: FF_X21_Y19_N3
\u_Datapath|u_Data_Memory|w_Memory~1449\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux63~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9668_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1449_q\);

-- Location: LCCOMB_X21_Y19_N2
\u_Datapath|u_Data_Memory|w_Memory~8308\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8308_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & (((\u_Datapath|u_ALU|Add0~93_combout\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_ALU|Add0~93_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1513_q\)) # (!\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1449_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1513_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1449_q\,
	datad => \u_Datapath|u_ALU|Add0~93_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8308_combout\);

-- Location: LCCOMB_X21_Y19_N16
\u_Datapath|u_Data_Memory|w_Memory~8309\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8309_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8308_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~1545_q\)) # (!\u_Datapath|u_Data_Memory|w_Memory~8308_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~1481_q\))))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8308_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1545_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1481_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8308_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8309_combout\);

-- Location: LCCOMB_X17_Y13_N24
\u_Datapath|u_Data_Memory|w_Memory~1129feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1129feeder_combout\ = \u_Datapath|u_Register_File|Mux63~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux63~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1129feeder_combout\);

-- Location: LCCOMB_X20_Y19_N24
\u_Datapath|u_Data_Memory|w_Memory~9661\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9661_combout\ = (!\u_Datapath|u_ALU|Add0~101_combout\ & \u_Datapath|u_Data_Memory|w_Memory~9760_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_ALU|Add0~101_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9760_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9661_combout\);

-- Location: LCCOMB_X17_Y12_N8
\u_Datapath|u_Data_Memory|w_Memory~9662\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9662_combout\ = (\u_Datapath|u_ALU|Add0~97_combout\ & (!\u_Datapath|u_ALU|Add0~95_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~9647_combout\ & \u_Datapath|u_Data_Memory|w_Memory~9661_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~97_combout\,
	datab => \u_Datapath|u_ALU|Add0~95_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9647_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9661_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9662_combout\);

-- Location: FF_X17_Y13_N25
\u_Datapath|u_Data_Memory|w_Memory~1129\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1129feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9662_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1129_q\);

-- Location: LCCOMB_X20_Y19_N14
\u_Datapath|u_Data_Memory|w_Memory~9665\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9665_combout\ = (\u_Datapath|u_ALU|Add0~97_combout\ & (\u_Datapath|u_ALU|Add0~95_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~9647_combout\ & \u_Datapath|u_Data_Memory|w_Memory~9661_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~97_combout\,
	datab => \u_Datapath|u_ALU|Add0~95_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9647_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9661_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9665_combout\);

-- Location: FF_X17_Y13_N15
\u_Datapath|u_Data_Memory|w_Memory~1161\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux63~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9665_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1161_q\);

-- Location: FF_X13_Y12_N17
\u_Datapath|u_Data_Memory|w_Memory~1065\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux63~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9664_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1065_q\);

-- Location: LCCOMB_X13_Y12_N16
\u_Datapath|u_Data_Memory|w_Memory~8305\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8305_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1097_q\) # ((\u_Datapath|u_ALU|Add0~93_combout\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~1065_q\ & !\u_Datapath|u_ALU|Add0~93_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1097_q\,
	datab => \u_Datapath|u_ALU|Add0~91_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1065_q\,
	datad => \u_Datapath|u_ALU|Add0~93_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8305_combout\);

-- Location: LCCOMB_X17_Y13_N14
\u_Datapath|u_Data_Memory|w_Memory~8306\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8306_combout\ = (\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8305_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1161_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8305_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1129_q\)))) # (!\u_Datapath|u_ALU|Add0~93_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8305_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~93_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1129_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1161_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8305_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8306_combout\);

-- Location: LCCOMB_X16_Y15_N16
\u_Datapath|u_Data_Memory|w_Memory~8307\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8307_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8304_combout\) # ((\u_Datapath|u_ALU|Add0~97_combout\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & 
-- (((!\u_Datapath|u_ALU|Add0~97_combout\ & \u_Datapath|u_Data_Memory|w_Memory~8306_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~8304_combout\,
	datab => \u_Datapath|u_ALU|Add0~95_combout\,
	datac => \u_Datapath|u_ALU|Add0~97_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8306_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8307_combout\);

-- Location: LCCOMB_X16_Y15_N26
\u_Datapath|u_Data_Memory|w_Memory~8310\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8310_combout\ = (\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8307_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8309_combout\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8307_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~8302_combout\)))) # (!\u_Datapath|u_ALU|Add0~97_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8307_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~8302_combout\,
	datab => \u_Datapath|u_ALU|Add0~97_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~8309_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8307_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8310_combout\);

-- Location: LCCOMB_X15_Y22_N12
\u_Datapath|u_Data_Memory|w_Memory~713feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~713feeder_combout\ = \u_Datapath|u_Register_File|Mux63~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux63~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~713feeder_combout\);

-- Location: LCCOMB_X16_Y22_N10
\u_Datapath|u_Data_Memory|w_Memory~9672\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9672_combout\ = (!\u_Datapath|u_ALU|Add0~101_combout\ & (!\u_Datapath|u_ALU|Add0~105_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~9671_combout\ & \u_Datapath|u_Data_Memory|w_Memory~9670_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~101_combout\,
	datab => \u_Datapath|u_ALU|Add0~105_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9671_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9670_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9672_combout\);

-- Location: FF_X15_Y22_N13
\u_Datapath|u_Data_Memory|w_Memory~713\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~713feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9672_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~713_q\);

-- Location: LCCOMB_X14_Y10_N8
\u_Datapath|u_Data_Memory|w_Memory~777feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~777feeder_combout\ = \u_Datapath|u_Register_File|Mux63~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux63~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~777feeder_combout\);

-- Location: FF_X14_Y10_N9
\u_Datapath|u_Data_Memory|w_Memory~777\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~777feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9677_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~777_q\);

-- Location: LCCOMB_X15_Y22_N22
\u_Datapath|u_Data_Memory|w_Memory~681feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~681feeder_combout\ = \u_Datapath|u_Register_File|Mux63~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux63~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~681feeder_combout\);

-- Location: FF_X15_Y22_N23
\u_Datapath|u_Data_Memory|w_Memory~681\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~681feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9676_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~681_q\);

-- Location: LCCOMB_X14_Y22_N0
\u_Datapath|u_Data_Memory|w_Memory~8311\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8311_combout\ = (\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~745_q\) # ((\u_Datapath|u_ALU|Add0~91_combout\)))) # (!\u_Datapath|u_ALU|Add0~93_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~681_q\ & !\u_Datapath|u_ALU|Add0~91_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~745_q\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~681_q\,
	datac => \u_Datapath|u_ALU|Add0~93_combout\,
	datad => \u_Datapath|u_ALU|Add0~91_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8311_combout\);

-- Location: LCCOMB_X14_Y22_N6
\u_Datapath|u_Data_Memory|w_Memory~8312\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8312_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8311_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~777_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8311_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~713_q\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8311_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~713_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~777_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8311_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8312_combout\);

-- Location: FF_X12_Y14_N5
\u_Datapath|u_Data_Memory|w_Memory~1033\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux63~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9693_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1033_q\);

-- Location: LCCOMB_X21_Y20_N28
\u_Datapath|u_Data_Memory|w_Memory~1001feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1001feeder_combout\ = \u_Datapath|u_Register_File|Mux63~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux63~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1001feeder_combout\);

-- Location: FF_X21_Y20_N29
\u_Datapath|u_Data_Memory|w_Memory~1001\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1001feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9691_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1001_q\);

-- Location: FF_X16_Y18_N5
\u_Datapath|u_Data_Memory|w_Memory~937\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux63~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9692_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~937_q\);

-- Location: LCCOMB_X16_Y18_N4
\u_Datapath|u_Data_Memory|w_Memory~8318\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8318_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & (((\u_Datapath|u_ALU|Add0~93_combout\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_ALU|Add0~93_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1001_q\)) # (!\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~937_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1001_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~937_q\,
	datad => \u_Datapath|u_ALU|Add0~93_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8318_combout\);

-- Location: LCCOMB_X12_Y14_N4
\u_Datapath|u_Data_Memory|w_Memory~8319\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8319_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8318_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1033_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8318_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~969_q\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8318_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~969_q\,
	datab => \u_Datapath|u_ALU|Add0~91_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1033_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8318_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8319_combout\);

-- Location: LCCOMB_X15_Y10_N10
\u_Datapath|u_Data_Memory|w_Memory~9683\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9683_combout\ = (!\u_Datapath|u_ALU|Add0~99_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~9761_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~9674_combout\ & \u_Datapath|u_Data_Memory|w_Memory~9649_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~99_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~9761_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9674_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9649_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9683_combout\);

-- Location: FF_X16_Y16_N9
\u_Datapath|u_Data_Memory|w_Memory~905\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux63~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9683_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~905_q\);

-- Location: FF_X17_Y17_N9
\u_Datapath|u_Data_Memory|w_Memory~809\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux63~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9682_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~809_q\);

-- Location: LCCOMB_X17_Y17_N8
\u_Datapath|u_Data_Memory|w_Memory~8313\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8313_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~841_q\) # ((\u_Datapath|u_ALU|Add0~93_combout\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~809_q\ & !\u_Datapath|u_ALU|Add0~93_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~841_q\,
	datab => \u_Datapath|u_ALU|Add0~91_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~809_q\,
	datad => \u_Datapath|u_ALU|Add0~93_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8313_combout\);

-- Location: LCCOMB_X16_Y16_N8
\u_Datapath|u_Data_Memory|w_Memory~8314\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8314_combout\ = (\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8313_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~905_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8313_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~873_q\)))) # (!\u_Datapath|u_ALU|Add0~93_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8313_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~873_q\,
	datab => \u_Datapath|u_ALU|Add0~93_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~905_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8313_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8314_combout\);

-- Location: LCCOMB_X14_Y11_N12
\u_Datapath|u_Data_Memory|w_Memory~617feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~617feeder_combout\ = \u_Datapath|u_Register_File|Mux63~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux63~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~617feeder_combout\);

-- Location: FF_X14_Y11_N13
\u_Datapath|u_Data_Memory|w_Memory~617\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~617feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9685_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~617_q\);

-- Location: FF_X14_Y11_N15
\u_Datapath|u_Data_Memory|w_Memory~649\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux63~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9689_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~649_q\);

-- Location: LCCOMB_X22_Y9_N24
\u_Datapath|u_Data_Memory|w_Memory~585feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~585feeder_combout\ = \u_Datapath|u_Register_File|Mux63~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux63~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~585feeder_combout\);

-- Location: LCCOMB_X22_Y14_N14
\u_Datapath|u_Data_Memory|w_Memory~9687\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9687_combout\ = (!\u_Datapath|u_ALU|Add0~99_combout\ & (\u_Datapath|u_ALU|Add0~95_combout\ & (!\u_Datapath|u_ALU|Add0~101_combout\ & \u_Datapath|u_Data_Memory|w_Memory~9686_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~99_combout\,
	datab => \u_Datapath|u_ALU|Add0~95_combout\,
	datac => \u_Datapath|u_ALU|Add0~101_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9686_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9687_combout\);

-- Location: FF_X22_Y9_N25
\u_Datapath|u_Data_Memory|w_Memory~585\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~585feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9687_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~585_q\);

-- Location: FF_X19_Y11_N13
\u_Datapath|u_Data_Memory|w_Memory~553\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux63~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9688_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~553_q\);

-- Location: LCCOMB_X19_Y11_N12
\u_Datapath|u_Data_Memory|w_Memory~8315\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8315_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~585_q\) # ((\u_Datapath|u_ALU|Add0~93_combout\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~553_q\ & !\u_Datapath|u_ALU|Add0~93_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~585_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~553_q\,
	datad => \u_Datapath|u_ALU|Add0~93_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8315_combout\);

-- Location: LCCOMB_X14_Y11_N14
\u_Datapath|u_Data_Memory|w_Memory~8316\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8316_combout\ = (\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8315_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~649_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8315_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~617_q\)))) # (!\u_Datapath|u_ALU|Add0~93_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8315_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~93_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~617_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~649_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8315_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8316_combout\);

-- Location: LCCOMB_X15_Y16_N16
\u_Datapath|u_Data_Memory|w_Memory~8317\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8317_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & (\u_Datapath|u_ALU|Add0~97_combout\)) # (!\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_ALU|Add0~97_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~8314_combout\)) # (!\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8316_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~95_combout\,
	datab => \u_Datapath|u_ALU|Add0~97_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~8314_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8316_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8317_combout\);

-- Location: LCCOMB_X15_Y16_N14
\u_Datapath|u_Data_Memory|w_Memory~8320\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8320_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8317_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8319_combout\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8317_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~8312_combout\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8317_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~95_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~8312_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~8319_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8317_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8320_combout\);

-- Location: LCCOMB_X25_Y19_N0
\u_Datapath|u_Data_Memory|w_Memory~457feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~457feeder_combout\ = \u_Datapath|u_Register_File|Mux63~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux63~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~457feeder_combout\);

-- Location: FF_X25_Y19_N1
\u_Datapath|u_Data_Memory|w_Memory~457\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~457feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9708_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~457_q\);

-- Location: LCCOMB_X16_Y16_N12
\u_Datapath|u_Data_Memory|w_Memory~9711\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9711_combout\ = (\u_Datapath|u_Data_Memory|w_Memory~9649_combout\ & (\u_Datapath|u_ALU|Add0~99_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~9760_combout\ & \u_Datapath|u_Data_Memory|w_Memory~9674_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~9649_combout\,
	datab => \u_Datapath|u_ALU|Add0~99_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9760_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9674_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9711_combout\);

-- Location: FF_X16_Y19_N3
\u_Datapath|u_Data_Memory|w_Memory~521\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux63~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9711_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~521_q\);

-- Location: FF_X16_Y19_N1
\u_Datapath|u_Data_Memory|w_Memory~425\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux63~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9710_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~425_q\);

-- Location: LCCOMB_X16_Y19_N0
\u_Datapath|u_Data_Memory|w_Memory~8328\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8328_combout\ = (\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~489_q\) # ((\u_Datapath|u_ALU|Add0~91_combout\)))) # (!\u_Datapath|u_ALU|Add0~93_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~425_q\ & !\u_Datapath|u_ALU|Add0~91_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~489_q\,
	datab => \u_Datapath|u_ALU|Add0~93_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~425_q\,
	datad => \u_Datapath|u_ALU|Add0~91_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8328_combout\);

-- Location: LCCOMB_X16_Y19_N2
\u_Datapath|u_Data_Memory|w_Memory~8329\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8329_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8328_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~521_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8328_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~457_q\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8328_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~457_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~521_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8328_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8329_combout\);

-- Location: LCCOMB_X17_Y22_N28
\u_Datapath|u_Data_Memory|w_Memory~361feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~361feeder_combout\ = \u_Datapath|u_Register_File|Mux63~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux63~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~361feeder_combout\);

-- Location: FF_X17_Y22_N29
\u_Datapath|u_Data_Memory|w_Memory~361\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~361feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9694_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~361_q\);

-- Location: LCCOMB_X15_Y21_N2
\u_Datapath|u_Data_Memory|w_Memory~329feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~329feeder_combout\ = \u_Datapath|u_Register_File|Mux63~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux63~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~329feeder_combout\);

-- Location: FF_X15_Y21_N3
\u_Datapath|u_Data_Memory|w_Memory~329\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~329feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9695_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~329_q\);

-- Location: LCCOMB_X19_Y13_N18
\u_Datapath|u_Data_Memory|w_Memory~9696\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9696_combout\ = (\u_Datapath|u_Data_Memory|w_Memory~9681_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~9760_combout\ & !\u_Datapath|u_ALU|Add0~97_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_Datapath|u_Data_Memory|w_Memory~9681_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9760_combout\,
	datad => \u_Datapath|u_ALU|Add0~97_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9696_combout\);

-- Location: FF_X16_Y22_N13
\u_Datapath|u_Data_Memory|w_Memory~297\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux63~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9696_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~297_q\);

-- Location: LCCOMB_X16_Y22_N12
\u_Datapath|u_Data_Memory|w_Memory~8321\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8321_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~329_q\) # ((\u_Datapath|u_ALU|Add0~93_combout\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~297_q\ & !\u_Datapath|u_ALU|Add0~93_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~329_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~297_q\,
	datad => \u_Datapath|u_ALU|Add0~93_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8321_combout\);

-- Location: LCCOMB_X16_Y22_N6
\u_Datapath|u_Data_Memory|w_Memory~8322\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8322_combout\ = (\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8321_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~393_q\)) # (!\u_Datapath|u_Data_Memory|w_Memory~8321_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~361_q\))))) # (!\u_Datapath|u_ALU|Add0~93_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8321_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~393_q\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~361_q\,
	datac => \u_Datapath|u_ALU|Add0~93_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8321_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8322_combout\);

-- Location: LCCOMB_X12_Y21_N20
\u_Datapath|u_Data_Memory|w_Memory~201feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~201feeder_combout\ = \u_Datapath|u_Register_File|Mux63~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux63~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~201feeder_combout\);

-- Location: LCCOMB_X16_Y20_N14
\u_Datapath|u_Data_Memory|w_Memory~9699\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9699_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & (\u_Datapath|u_ALU|Add0~95_combout\ & (!\u_Datapath|u_ALU|Add0~101_combout\ & \u_Datapath|u_Data_Memory|w_Memory~9698_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~99_combout\,
	datab => \u_Datapath|u_ALU|Add0~95_combout\,
	datac => \u_Datapath|u_ALU|Add0~101_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9698_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9699_combout\);

-- Location: FF_X12_Y21_N21
\u_Datapath|u_Data_Memory|w_Memory~201\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~201feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9699_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~201_q\);

-- Location: LCCOMB_X16_Y16_N24
\u_Datapath|u_Data_Memory|w_Memory~9702\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9702_combout\ = (!\u_Datapath|u_ALU|Add0~101_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~9670_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~9760_combout\ & \u_Datapath|u_Data_Memory|w_Memory~9674_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~101_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~9670_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9760_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9674_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9702_combout\);

-- Location: FF_X12_Y16_N21
\u_Datapath|u_Data_Memory|w_Memory~265\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux63~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9702_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~265_q\);

-- Location: LCCOMB_X23_Y19_N4
\u_Datapath|u_Data_Memory|w_Memory~233feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~233feeder_combout\ = \u_Datapath|u_Register_File|Mux63~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux63~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~233feeder_combout\);

-- Location: LCCOMB_X16_Y16_N0
\u_Datapath|u_Data_Memory|w_Memory~9700\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9700_combout\ = (\u_Datapath|u_Data_Memory|w_Memory~9760_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~9673_combout\ & (!\u_Datapath|u_ALU|Add0~101_combout\ & \u_Datapath|u_Data_Memory|w_Memory~9674_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~9760_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~9673_combout\,
	datac => \u_Datapath|u_ALU|Add0~101_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9674_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9700_combout\);

-- Location: FF_X23_Y19_N5
\u_Datapath|u_Data_Memory|w_Memory~233\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~233feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9700_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~233_q\);

-- Location: FF_X13_Y16_N29
\u_Datapath|u_Data_Memory|w_Memory~169\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux63~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9701_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~169_q\);

-- Location: LCCOMB_X13_Y16_N28
\u_Datapath|u_Data_Memory|w_Memory~8323\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8323_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & (((\u_Datapath|u_ALU|Add0~93_combout\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_ALU|Add0~93_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~233_q\)) 
-- # (!\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~169_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~233_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~169_q\,
	datad => \u_Datapath|u_ALU|Add0~93_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8323_combout\);

-- Location: LCCOMB_X12_Y16_N20
\u_Datapath|u_Data_Memory|w_Memory~8324\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8324_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8323_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~265_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8323_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~201_q\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8323_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~201_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~265_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8323_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8324_combout\);

-- Location: LCCOMB_X22_Y17_N16
\u_Datapath|u_Data_Memory|w_Memory~9703\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9703_combout\ = (\u_Datapath|u_Data_Memory|w_Memory~9760_combout\ & (\u_Datapath|u_ALU|Add0~97_combout\ & !\u_Datapath|u_ALU|Add0~105_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~9760_combout\,
	datac => \u_Datapath|u_ALU|Add0~97_combout\,
	datad => \u_Datapath|u_ALU|Add0~105_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9703_combout\);

-- Location: LCCOMB_X22_Y17_N4
\u_Datapath|u_Data_Memory|w_Memory~9707\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9707_combout\ = (!\u_Datapath|u_ALU|Add0~99_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~9703_combout\ & (\u_Datapath|u_ALU|Add0~95_combout\ & !\u_Datapath|u_ALU|Add0~101_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~99_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~9703_combout\,
	datac => \u_Datapath|u_ALU|Add0~95_combout\,
	datad => \u_Datapath|u_ALU|Add0~101_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9707_combout\);

-- Location: FF_X23_Y15_N9
\u_Datapath|u_Data_Memory|w_Memory~137\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux63~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9707_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~137_q\);

-- Location: LCCOMB_X16_Y20_N4
\u_Datapath|u_Data_Memory|w_Memory~73feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~73feeder_combout\ = \u_Datapath|u_Register_File|Mux63~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux63~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~73feeder_combout\);

-- Location: FF_X16_Y20_N5
\u_Datapath|u_Data_Memory|w_Memory~73\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~73feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9705_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~73_q\);

-- Location: FF_X20_Y19_N21
\u_Datapath|u_Data_Memory|w_Memory~41\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux63~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9706_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~41_q\);

-- Location: LCCOMB_X20_Y19_N20
\u_Datapath|u_Data_Memory|w_Memory~8325\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8325_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~73_q\) # ((\u_Datapath|u_ALU|Add0~93_combout\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~41_q\ & !\u_Datapath|u_ALU|Add0~93_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~73_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~41_q\,
	datad => \u_Datapath|u_ALU|Add0~93_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8325_combout\);

-- Location: LCCOMB_X23_Y15_N8
\u_Datapath|u_Data_Memory|w_Memory~8326\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8326_combout\ = (\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8325_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~137_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8325_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~105_q\)))) # (!\u_Datapath|u_ALU|Add0~93_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8325_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~105_q\,
	datab => \u_Datapath|u_ALU|Add0~93_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~137_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8325_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8326_combout\);

-- Location: LCCOMB_X15_Y16_N24
\u_Datapath|u_Data_Memory|w_Memory~8327\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8327_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_ALU|Add0~97_combout\) # ((\u_Datapath|u_Data_Memory|w_Memory~8324_combout\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & 
-- (!\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8326_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~95_combout\,
	datab => \u_Datapath|u_ALU|Add0~97_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~8324_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8326_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8327_combout\);

-- Location: LCCOMB_X16_Y19_N8
\u_Datapath|u_Data_Memory|w_Memory~8330\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8330_combout\ = (\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8327_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~8329_combout\)) # (!\u_Datapath|u_Data_Memory|w_Memory~8327_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~8322_combout\))))) # (!\u_Datapath|u_ALU|Add0~97_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8327_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~97_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~8329_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~8322_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8327_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8330_combout\);

-- Location: LCCOMB_X16_Y15_N18
\u_Datapath|u_Data_Memory|w_Memory~8331\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8331_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & (\u_Datapath|u_ALU|Add0~99_combout\)) # (!\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_ALU|Add0~99_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~8320_combout\)) # (!\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8330_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~101_combout\,
	datab => \u_Datapath|u_ALU|Add0~99_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~8320_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8330_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8331_combout\);

-- Location: LCCOMB_X16_Y15_N14
\u_Datapath|u_Data_Memory|w_Memory~8342\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8342_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8331_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~8341_combout\)) # (!\u_Datapath|u_Data_Memory|w_Memory~8331_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~8310_combout\))))) # (!\u_Datapath|u_ALU|Add0~101_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8331_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~101_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~8341_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~8310_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8331_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8342_combout\);

-- Location: LCCOMB_X17_Y15_N24
\u_Datapath|u_Mux_Register_File|o_DOUT[0]~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Mux_Register_File|o_DOUT[0]~5_combout\ = (\u_Control|Equal4~0_combout\ & (\u_Datapath|u_ALU|Add0~91_combout\)) # (!\u_Control|Equal4~0_combout\ & (((!\u_Datapath|u_Data_Memory|w_Memory~8343_combout\ & 
-- \u_Datapath|u_Data_Memory|w_Memory~8342_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Control|Equal4~0_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~8343_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8342_combout\,
	combout => \u_Datapath|u_Mux_Register_File|o_DOUT[0]~5_combout\);

-- Location: FF_X18_Y15_N23
\u_Datapath|u_Register_File|w_Register_File[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Mux_Register_File|o_DOUT[0]~5_combout\,
	clrn => \ALT_INV_i_Rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \u_Datapath|u_Register_File|w_Register_File[0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Register_File|w_Register_File[0][0]~q\);

-- Location: LCCOMB_X18_Y15_N22
\u_Datapath|u_ALU|Add0~90\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_ALU|Add0~90_combout\ = (\u_Datapath|u_Register_File|w_Register_File[0][0]~q\ & ((\u_Datapath|u_PC|w_Q\(4)) # ((\u_Datapath|u_PC|w_Q\(2) & \u_Datapath|u_PC|w_Q\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_PC|w_Q\(4),
	datab => \u_Datapath|u_PC|w_Q\(2),
	datac => \u_Datapath|u_Register_File|w_Register_File[0][0]~q\,
	datad => \u_Datapath|u_PC|w_Q\(3),
	combout => \u_Datapath|u_ALU|Add0~90_combout\);

-- Location: LCCOMB_X19_Y15_N2
\u_Datapath|u_ALU|Add0~93\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_ALU|Add0~93_combout\ = (\u_Datapath|u_Mux_ALU_B|o_DOUT[1]~1_combout\ & ((\u_Datapath|u_Register_File|w_Register_File[0][1]~q\ & (\u_Datapath|u_ALU|Add0~92\ & VCC)) # (!\u_Datapath|u_Register_File|w_Register_File[0][1]~q\ & 
-- (!\u_Datapath|u_ALU|Add0~92\)))) # (!\u_Datapath|u_Mux_ALU_B|o_DOUT[1]~1_combout\ & ((\u_Datapath|u_Register_File|w_Register_File[0][1]~q\ & (!\u_Datapath|u_ALU|Add0~92\)) # (!\u_Datapath|u_Register_File|w_Register_File[0][1]~q\ & 
-- ((\u_Datapath|u_ALU|Add0~92\) # (GND)))))
-- \u_Datapath|u_ALU|Add0~94\ = CARRY((\u_Datapath|u_Mux_ALU_B|o_DOUT[1]~1_combout\ & (!\u_Datapath|u_Register_File|w_Register_File[0][1]~q\ & !\u_Datapath|u_ALU|Add0~92\)) # (!\u_Datapath|u_Mux_ALU_B|o_DOUT[1]~1_combout\ & ((!\u_Datapath|u_ALU|Add0~92\) # 
-- (!\u_Datapath|u_Register_File|w_Register_File[0][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Mux_ALU_B|o_DOUT[1]~1_combout\,
	datab => \u_Datapath|u_Register_File|w_Register_File[0][1]~q\,
	datad => VCC,
	cin => \u_Datapath|u_ALU|Add0~92\,
	combout => \u_Datapath|u_ALU|Add0~93_combout\,
	cout => \u_Datapath|u_ALU|Add0~94\);

-- Location: LCCOMB_X19_Y15_N4
\u_Datapath|u_ALU|Add0~95\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_ALU|Add0~95_combout\ = ((\u_Datapath|u_Register_File|w_Register_File[0][2]~q\ $ (\u_Datapath|u_ALU|Add0~156_combout\ $ (!\u_Datapath|u_ALU|Add0~94\)))) # (GND)
-- \u_Datapath|u_ALU|Add0~96\ = CARRY((\u_Datapath|u_Register_File|w_Register_File[0][2]~q\ & ((\u_Datapath|u_ALU|Add0~156_combout\) # (!\u_Datapath|u_ALU|Add0~94\))) # (!\u_Datapath|u_Register_File|w_Register_File[0][2]~q\ & 
-- (\u_Datapath|u_ALU|Add0~156_combout\ & !\u_Datapath|u_ALU|Add0~94\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Register_File|w_Register_File[0][2]~q\,
	datab => \u_Datapath|u_ALU|Add0~156_combout\,
	datad => VCC,
	cin => \u_Datapath|u_ALU|Add0~94\,
	combout => \u_Datapath|u_ALU|Add0~95_combout\,
	cout => \u_Datapath|u_ALU|Add0~96\);

-- Location: LCCOMB_X19_Y15_N6
\u_Datapath|u_ALU|Add0~97\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_ALU|Add0~97_combout\ = (\u_Datapath|u_ALU|Add0~155_combout\ & ((\u_Datapath|u_Register_File|w_Register_File[0][3]~q\ & (\u_Datapath|u_ALU|Add0~96\ & VCC)) # (!\u_Datapath|u_Register_File|w_Register_File[0][3]~q\ & 
-- (!\u_Datapath|u_ALU|Add0~96\)))) # (!\u_Datapath|u_ALU|Add0~155_combout\ & ((\u_Datapath|u_Register_File|w_Register_File[0][3]~q\ & (!\u_Datapath|u_ALU|Add0~96\)) # (!\u_Datapath|u_Register_File|w_Register_File[0][3]~q\ & ((\u_Datapath|u_ALU|Add0~96\) # 
-- (GND)))))
-- \u_Datapath|u_ALU|Add0~98\ = CARRY((\u_Datapath|u_ALU|Add0~155_combout\ & (!\u_Datapath|u_Register_File|w_Register_File[0][3]~q\ & !\u_Datapath|u_ALU|Add0~96\)) # (!\u_Datapath|u_ALU|Add0~155_combout\ & ((!\u_Datapath|u_ALU|Add0~96\) # 
-- (!\u_Datapath|u_Register_File|w_Register_File[0][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~155_combout\,
	datab => \u_Datapath|u_Register_File|w_Register_File[0][3]~q\,
	datad => VCC,
	cin => \u_Datapath|u_ALU|Add0~96\,
	combout => \u_Datapath|u_ALU|Add0~97_combout\,
	cout => \u_Datapath|u_ALU|Add0~98\);

-- Location: LCCOMB_X19_Y15_N8
\u_Datapath|u_ALU|Add0~99\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_ALU|Add0~99_combout\ = ((\u_Datapath|u_ALU|Add0~158_combout\ $ (\u_Datapath|u_Register_File|w_Register_File[0][4]~q\ $ (!\u_Datapath|u_ALU|Add0~98\)))) # (GND)
-- \u_Datapath|u_ALU|Add0~100\ = CARRY((\u_Datapath|u_ALU|Add0~158_combout\ & ((\u_Datapath|u_Register_File|w_Register_File[0][4]~q\) # (!\u_Datapath|u_ALU|Add0~98\))) # (!\u_Datapath|u_ALU|Add0~158_combout\ & 
-- (\u_Datapath|u_Register_File|w_Register_File[0][4]~q\ & !\u_Datapath|u_ALU|Add0~98\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~158_combout\,
	datab => \u_Datapath|u_Register_File|w_Register_File[0][4]~q\,
	datad => VCC,
	cin => \u_Datapath|u_ALU|Add0~98\,
	combout => \u_Datapath|u_ALU|Add0~99_combout\,
	cout => \u_Datapath|u_ALU|Add0~100\);

-- Location: LCCOMB_X22_Y15_N16
\u_Datapath|u_Register_File|w_Register_File[8][1]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Register_File|w_Register_File[8][1]~feeder_combout\ = \u_Datapath|u_Mux_Register_File|o_DOUT[1]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Mux_Register_File|o_DOUT[1]~4_combout\,
	combout => \u_Datapath|u_Register_File|w_Register_File[8][1]~feeder_combout\);

-- Location: FF_X22_Y15_N17
\u_Datapath|u_Register_File|w_Register_File[8][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Register_File|w_Register_File[8][1]~feeder_combout\,
	clrn => \ALT_INV_i_Rst~inputclkctrl_outclk\,
	ena => \u_Datapath|u_Register_File|w_Register_File[8][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Register_File|w_Register_File[8][1]~q\);

-- Location: FF_X22_Y15_N27
\u_Datapath|u_Register_File|w_Register_File[9][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Mux_Register_File|o_DOUT[1]~4_combout\,
	clrn => \ALT_INV_i_Rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \u_Datapath|u_Register_File|w_Register_File[9][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Register_File|w_Register_File[9][1]~q\);

-- Location: LCCOMB_X22_Y15_N26
\u_Datapath|u_Register_File|Mux62~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Register_File|Mux62~0_combout\ = (\u_Datapath|u_PC|w_Q\(3) & (\u_Datapath|u_Register_File|w_Register_File[8][1]~q\)) # (!\u_Datapath|u_PC|w_Q\(3) & ((\u_Datapath|u_PC|w_Q\(4) & (\u_Datapath|u_Register_File|w_Register_File[8][1]~q\)) # 
-- (!\u_Datapath|u_PC|w_Q\(4) & ((\u_Datapath|u_Register_File|w_Register_File[9][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_PC|w_Q\(3),
	datab => \u_Datapath|u_Register_File|w_Register_File[8][1]~q\,
	datac => \u_Datapath|u_Register_File|w_Register_File[9][1]~q\,
	datad => \u_Datapath|u_PC|w_Q\(4),
	combout => \u_Datapath|u_Register_File|Mux62~0_combout\);

-- Location: LCCOMB_X21_Y15_N24
\u_Datapath|u_Register_File|Mux62~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Register_File|Mux62~1_combout\ = (\u_Datapath|u_Register_File|w_Register_File[0][0]~0_combout\ & (\u_Datapath|u_Register_File|w_Register_File[0][1]~q\ & (!\u_Datapath|u_Mux_ALU_B|o_DOUT[1]~0_combout\))) # 
-- (!\u_Datapath|u_Register_File|w_Register_File[0][0]~0_combout\ & (((\u_Datapath|u_Register_File|Mux62~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Register_File|w_Register_File[0][0]~0_combout\,
	datab => \u_Datapath|u_Register_File|w_Register_File[0][1]~q\,
	datac => \u_Datapath|u_Mux_ALU_B|o_DOUT[1]~0_combout\,
	datad => \u_Datapath|u_Register_File|Mux62~0_combout\,
	combout => \u_Datapath|u_Register_File|Mux62~1_combout\);

-- Location: FF_X20_Y20_N5
\u_Datapath|u_Data_Memory|w_Memory~970\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux62~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9690_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~970_q\);

-- Location: LCCOMB_X16_Y9_N8
\u_Datapath|u_Data_Memory|w_Memory~1482feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1482feeder_combout\ = \u_Datapath|u_Register_File|Mux62~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux62~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1482feeder_combout\);

-- Location: FF_X16_Y9_N9
\u_Datapath|u_Data_Memory|w_Memory~1482\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1482feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9666_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1482_q\);

-- Location: FF_X24_Y17_N9
\u_Datapath|u_Data_Memory|w_Memory~458\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux62~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9708_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~458_q\);

-- Location: LCCOMB_X24_Y17_N8
\u_Datapath|u_Data_Memory|w_Memory~8375\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8375_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_ALU|Add0~101_combout\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_ALU|Add0~101_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1482_q\)) # (!\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~458_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~99_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1482_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~458_q\,
	datad => \u_Datapath|u_ALU|Add0~101_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8375_combout\);

-- Location: LCCOMB_X20_Y20_N4
\u_Datapath|u_Data_Memory|w_Memory~8376\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8376_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8375_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~1994_q\)) # (!\u_Datapath|u_Data_Memory|w_Memory~8375_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~970_q\))))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8375_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1994_q\,
	datab => \u_Datapath|u_ALU|Add0~99_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~970_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8375_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8376_combout\);

-- Location: FF_X25_Y17_N25
\u_Datapath|u_Data_Memory|w_Memory~1450\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux62~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9668_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1450_q\);

-- Location: FF_X25_Y17_N19
\u_Datapath|u_Data_Memory|w_Memory~1962\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux62~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9726_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1962_q\);

-- Location: FF_X20_Y19_N5
\u_Datapath|u_Data_Memory|w_Memory~426\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux62~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9710_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~426_q\);

-- Location: LCCOMB_X20_Y19_N4
\u_Datapath|u_Data_Memory|w_Memory~8379\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8379_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & (((\u_Datapath|u_ALU|Add0~99_combout\)))) # (!\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_ALU|Add0~99_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~938_q\)) # (!\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~426_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~938_q\,
	datab => \u_Datapath|u_ALU|Add0~101_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~426_q\,
	datad => \u_Datapath|u_ALU|Add0~99_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8379_combout\);

-- Location: LCCOMB_X25_Y17_N18
\u_Datapath|u_Data_Memory|w_Memory~8380\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8380_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8379_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1962_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8379_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1450_q\)))) # (!\u_Datapath|u_ALU|Add0~101_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8379_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~101_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1450_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1962_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8379_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8380_combout\);

-- Location: LCCOMB_X19_Y21_N24
\u_Datapath|u_Data_Memory|w_Memory~1514feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1514feeder_combout\ = \u_Datapath|u_Register_File|Mux62~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux62~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1514feeder_combout\);

-- Location: FF_X19_Y21_N25
\u_Datapath|u_Data_Memory|w_Memory~1514\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1514feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9667_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1514_q\);

-- Location: FF_X19_Y21_N27
\u_Datapath|u_Data_Memory|w_Memory~2026\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux62~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9725_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~2026_q\);

-- Location: FF_X18_Y21_N13
\u_Datapath|u_Data_Memory|w_Memory~490\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux62~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9709_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~490_q\);

-- Location: LCCOMB_X18_Y21_N12
\u_Datapath|u_Data_Memory|w_Memory~8377\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8377_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1002_q\) # ((\u_Datapath|u_ALU|Add0~101_combout\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~490_q\ & !\u_Datapath|u_ALU|Add0~101_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1002_q\,
	datab => \u_Datapath|u_ALU|Add0~99_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~490_q\,
	datad => \u_Datapath|u_ALU|Add0~101_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8377_combout\);

-- Location: LCCOMB_X19_Y21_N26
\u_Datapath|u_Data_Memory|w_Memory~8378\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8378_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8377_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~2026_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8377_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1514_q\)))) # (!\u_Datapath|u_ALU|Add0~101_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8377_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~101_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1514_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~2026_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8377_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8378_combout\);

-- Location: LCCOMB_X20_Y17_N8
\u_Datapath|u_Data_Memory|w_Memory~8381\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8381_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & (\u_Datapath|u_ALU|Add0~93_combout\)) # (!\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_ALU|Add0~93_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~8378_combout\))) # (!\u_Datapath|u_ALU|Add0~93_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~8380_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_ALU|Add0~93_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~8380_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8378_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8381_combout\);

-- Location: LCCOMB_X16_Y10_N18
\u_Datapath|u_Data_Memory|w_Memory~1034feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1034feeder_combout\ = \u_Datapath|u_Register_File|Mux62~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux62~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1034feeder_combout\);

-- Location: FF_X16_Y10_N19
\u_Datapath|u_Data_Memory|w_Memory~1034\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1034feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9693_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1034_q\);

-- Location: FF_X17_Y14_N3
\u_Datapath|u_Data_Memory|w_Memory~2058\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux62~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9727_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~2058_q\);

-- Location: FF_X23_Y13_N1
\u_Datapath|u_Data_Memory|w_Memory~522\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux62~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9711_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~522_q\);

-- Location: LCCOMB_X23_Y13_N0
\u_Datapath|u_Data_Memory|w_Memory~8382\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8382_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_ALU|Add0~101_combout\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_ALU|Add0~101_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1546_q\)) # (!\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~522_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1546_q\,
	datab => \u_Datapath|u_ALU|Add0~99_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~522_q\,
	datad => \u_Datapath|u_ALU|Add0~101_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8382_combout\);

-- Location: LCCOMB_X17_Y14_N2
\u_Datapath|u_Data_Memory|w_Memory~8383\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8383_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8382_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~2058_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8382_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1034_q\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8382_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~99_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1034_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~2058_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8382_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8383_combout\);

-- Location: LCCOMB_X20_Y17_N22
\u_Datapath|u_Data_Memory|w_Memory~8384\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8384_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8381_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8383_combout\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8381_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~8376_combout\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8381_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~8376_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~8381_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8383_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8384_combout\);

-- Location: LCCOMB_X14_Y14_N20
\u_Datapath|u_Data_Memory|w_Memory~1290feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1290feeder_combout\ = \u_Datapath|u_Register_File|Mux62~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux62~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1290feeder_combout\);

-- Location: LCCOMB_X20_Y18_N22
\u_Datapath|u_Data_Memory|w_Memory~9660\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9660_combout\ = (!\u_Datapath|u_ALU|Add0~101_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~9760_combout\ & \u_Datapath|u_Data_Memory|w_Memory~9659_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~101_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~9760_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9659_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9660_combout\);

-- Location: FF_X14_Y14_N21
\u_Datapath|u_Data_Memory|w_Memory~1290\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1290feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9660_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1290_q\);

-- Location: FF_X15_Y11_N3
\u_Datapath|u_Data_Memory|w_Memory~1802\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux62~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9715_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1802_q\);

-- Location: LCCOMB_X16_Y10_N16
\u_Datapath|u_Data_Memory|w_Memory~778feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~778feeder_combout\ = \u_Datapath|u_Register_File|Mux62~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux62~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~778feeder_combout\);

-- Location: FF_X16_Y10_N17
\u_Datapath|u_Data_Memory|w_Memory~778\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~778feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9677_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~778_q\);

-- Location: FF_X15_Y11_N13
\u_Datapath|u_Data_Memory|w_Memory~266\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux62~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9702_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~266_q\);

-- Location: LCCOMB_X15_Y11_N12
\u_Datapath|u_Data_Memory|w_Memory~8361\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8361_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~778_q\) # ((\u_Datapath|u_ALU|Add0~101_combout\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~266_q\ & !\u_Datapath|u_ALU|Add0~101_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~99_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~778_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~266_q\,
	datad => \u_Datapath|u_ALU|Add0~101_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8361_combout\);

-- Location: LCCOMB_X15_Y11_N2
\u_Datapath|u_Data_Memory|w_Memory~8362\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8362_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8361_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1802_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8361_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1290_q\)))) # (!\u_Datapath|u_ALU|Add0~101_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8361_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~101_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1290_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1802_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8361_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8362_combout\);

-- Location: LCCOMB_X26_Y15_N4
\u_Datapath|u_Data_Memory|w_Memory~682feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~682feeder_combout\ = \u_Datapath|u_Register_File|Mux62~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux62~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~682feeder_combout\);

-- Location: FF_X26_Y15_N5
\u_Datapath|u_Data_Memory|w_Memory~682\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~682feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9676_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~682_q\);

-- Location: FF_X24_Y15_N19
\u_Datapath|u_Data_Memory|w_Memory~1706\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux62~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9714_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1706_q\);

-- Location: LCCOMB_X24_Y10_N22
\u_Datapath|u_Data_Memory|w_Memory~1194feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1194feeder_combout\ = \u_Datapath|u_Register_File|Mux62~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux62~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1194feeder_combout\);

-- Location: FF_X24_Y10_N23
\u_Datapath|u_Data_Memory|w_Memory~1194\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1194feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9658_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1194_q\);

-- Location: FF_X24_Y15_N21
\u_Datapath|u_Data_Memory|w_Memory~170\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux62~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9701_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~170_q\);

-- Location: LCCOMB_X24_Y15_N20
\u_Datapath|u_Data_Memory|w_Memory~8358\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8358_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1194_q\) # ((\u_Datapath|u_ALU|Add0~99_combout\)))) # (!\u_Datapath|u_ALU|Add0~101_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~170_q\ & !\u_Datapath|u_ALU|Add0~99_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~101_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1194_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~170_q\,
	datad => \u_Datapath|u_ALU|Add0~99_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8358_combout\);

-- Location: LCCOMB_X24_Y15_N18
\u_Datapath|u_Data_Memory|w_Memory~8359\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8359_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8358_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1706_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8358_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~682_q\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8358_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~99_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~682_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1706_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8358_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8359_combout\);

-- Location: FF_X15_Y15_N3
\u_Datapath|u_Data_Memory|w_Memory~1738\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux62~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9712_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1738_q\);

-- Location: FF_X15_Y15_N17
\u_Datapath|u_Data_Memory|w_Memory~202\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux62~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9699_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~202_q\);

-- Location: LCCOMB_X15_Y15_N16
\u_Datapath|u_Data_Memory|w_Memory~8356\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8356_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & (((\u_Datapath|u_ALU|Add0~99_combout\)))) # (!\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_ALU|Add0~99_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~714_q\)) # (!\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~202_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~714_q\,
	datab => \u_Datapath|u_ALU|Add0~101_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~202_q\,
	datad => \u_Datapath|u_ALU|Add0~99_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8356_combout\);

-- Location: LCCOMB_X15_Y15_N2
\u_Datapath|u_Data_Memory|w_Memory~8357\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8357_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8356_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1738_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8356_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1226_q\)))) # (!\u_Datapath|u_ALU|Add0~101_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8356_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1226_q\,
	datab => \u_Datapath|u_ALU|Add0~101_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1738_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8356_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8357_combout\);

-- Location: LCCOMB_X20_Y17_N10
\u_Datapath|u_Data_Memory|w_Memory~8360\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8360_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_ALU|Add0~93_combout\) # ((\u_Datapath|u_Data_Memory|w_Memory~8357_combout\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & 
-- (!\u_Datapath|u_ALU|Add0~93_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~8359_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_ALU|Add0~93_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~8359_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8357_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8360_combout\);

-- Location: LCCOMB_X20_Y17_N4
\u_Datapath|u_Data_Memory|w_Memory~8363\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8363_combout\ = (\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8360_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8362_combout\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8360_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~8355_combout\)))) # (!\u_Datapath|u_ALU|Add0~93_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8360_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~8355_combout\,
	datab => \u_Datapath|u_ALU|Add0~93_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~8362_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8360_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8363_combout\);

-- Location: LCCOMB_X19_Y17_N14
\u_Datapath|u_Data_Memory|w_Memory~9723\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9723_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~9684_combout\ & (\u_Datapath|u_ALU|Add0~97_combout\ & \u_Datapath|u_Data_Memory|w_Memory~9647_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~95_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~9684_combout\,
	datac => \u_Datapath|u_ALU|Add0~97_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9647_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9723_combout\);

-- Location: FF_X14_Y13_N29
\u_Datapath|u_Data_Memory|w_Memory~1674\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux62~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9723_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1674_q\);

-- Location: LCCOMB_X13_Y19_N20
\u_Datapath|u_Data_Memory|w_Memory~1642feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1642feeder_combout\ = \u_Datapath|u_Register_File|Mux62~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux62~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1642feeder_combout\);

-- Location: LCCOMB_X19_Y17_N28
\u_Datapath|u_Data_Memory|w_Memory~9720\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9720_combout\ = (!\u_Datapath|u_ALU|Add0~95_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~9684_combout\ & (\u_Datapath|u_ALU|Add0~97_combout\ & \u_Datapath|u_Data_Memory|w_Memory~9647_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~95_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~9684_combout\,
	datac => \u_Datapath|u_ALU|Add0~97_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9647_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9720_combout\);

-- Location: FF_X13_Y19_N21
\u_Datapath|u_Data_Memory|w_Memory~1642\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1642feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9720_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1642_q\);

-- Location: LCCOMB_X14_Y13_N10
\u_Datapath|u_Data_Memory|w_Memory~8371\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8371_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & (((\u_Datapath|u_ALU|Add0~93_combout\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_ALU|Add0~93_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~1642_q\))) # (!\u_Datapath|u_ALU|Add0~93_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~1578_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1578_q\,
	datab => \u_Datapath|u_ALU|Add0~91_combout\,
	datac => \u_Datapath|u_ALU|Add0~93_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~1642_q\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8371_combout\);

-- Location: LCCOMB_X14_Y13_N28
\u_Datapath|u_Data_Memory|w_Memory~8372\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8372_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8371_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1674_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8371_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1610_q\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8371_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1610_q\,
	datab => \u_Datapath|u_ALU|Add0~91_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1674_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8371_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8372_combout\);

-- Location: LCCOMB_X17_Y13_N18
\u_Datapath|u_Data_Memory|w_Memory~1162feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1162feeder_combout\ = \u_Datapath|u_Register_File|Mux62~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux62~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1162feeder_combout\);

-- Location: FF_X17_Y13_N19
\u_Datapath|u_Data_Memory|w_Memory~1162\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1162feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9665_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1162_q\);

-- Location: FF_X17_Y13_N9
\u_Datapath|u_Data_Memory|w_Memory~1130\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux62~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9662_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1130_q\);

-- Location: FF_X13_Y12_N29
\u_Datapath|u_Data_Memory|w_Memory~1066\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux62~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9664_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1066_q\);

-- Location: LCCOMB_X13_Y12_N28
\u_Datapath|u_Data_Memory|w_Memory~8364\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8364_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1098_q\) # ((\u_Datapath|u_ALU|Add0~93_combout\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~1066_q\ & !\u_Datapath|u_ALU|Add0~93_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1098_q\,
	datab => \u_Datapath|u_ALU|Add0~91_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1066_q\,
	datad => \u_Datapath|u_ALU|Add0~93_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8364_combout\);

-- Location: LCCOMB_X17_Y13_N8
\u_Datapath|u_Data_Memory|w_Memory~8365\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8365_combout\ = (\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8364_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~1162_q\)) # (!\u_Datapath|u_Data_Memory|w_Memory~8364_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~1130_q\))))) # (!\u_Datapath|u_ALU|Add0~93_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8364_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~93_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1162_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1130_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8364_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8365_combout\);

-- Location: FF_X23_Y15_N19
\u_Datapath|u_Data_Memory|w_Memory~138\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux62~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9707_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~138_q\);

-- Location: LCCOMB_X16_Y20_N30
\u_Datapath|u_Data_Memory|w_Memory~74feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~74feeder_combout\ = \u_Datapath|u_Register_File|Mux62~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux62~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~74feeder_combout\);

-- Location: FF_X16_Y20_N31
\u_Datapath|u_Data_Memory|w_Memory~74\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~74feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9705_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~74_q\);

-- Location: FF_X20_Y19_N19
\u_Datapath|u_Data_Memory|w_Memory~42\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux62~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9706_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~42_q\);

-- Location: LCCOMB_X20_Y19_N18
\u_Datapath|u_Data_Memory|w_Memory~8368\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8368_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~74_q\) # ((\u_Datapath|u_ALU|Add0~93_combout\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~42_q\ & !\u_Datapath|u_ALU|Add0~93_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~74_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~42_q\,
	datad => \u_Datapath|u_ALU|Add0~93_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8368_combout\);

-- Location: LCCOMB_X23_Y15_N18
\u_Datapath|u_Data_Memory|w_Memory~8369\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8369_combout\ = (\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8368_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~138_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8368_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~106_q\)))) # (!\u_Datapath|u_ALU|Add0~93_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8368_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~106_q\,
	datab => \u_Datapath|u_ALU|Add0~93_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~138_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8368_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8369_combout\);

-- Location: LCCOMB_X18_Y9_N28
\u_Datapath|u_Data_Memory|w_Memory~586feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~586feeder_combout\ = \u_Datapath|u_Register_File|Mux62~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux62~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~586feeder_combout\);

-- Location: FF_X18_Y9_N29
\u_Datapath|u_Data_Memory|w_Memory~586\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~586feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9687_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~586_q\);

-- Location: FF_X18_Y9_N27
\u_Datapath|u_Data_Memory|w_Memory~650\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux62~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9689_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~650_q\);

-- Location: FF_X19_Y11_N19
\u_Datapath|u_Data_Memory|w_Memory~618\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux62~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9685_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~618_q\);

-- Location: FF_X19_Y11_N17
\u_Datapath|u_Data_Memory|w_Memory~554\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux62~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9688_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~554_q\);

-- Location: LCCOMB_X19_Y11_N16
\u_Datapath|u_Data_Memory|w_Memory~8366\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8366_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & (((\u_Datapath|u_ALU|Add0~93_combout\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_ALU|Add0~93_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~618_q\)) 
-- # (!\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~554_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~618_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~554_q\,
	datad => \u_Datapath|u_ALU|Add0~93_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8366_combout\);

-- Location: LCCOMB_X18_Y9_N26
\u_Datapath|u_Data_Memory|w_Memory~8367\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8367_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8366_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~650_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8366_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~586_q\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8366_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~586_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~650_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8366_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8367_combout\);

-- Location: LCCOMB_X17_Y13_N28
\u_Datapath|u_Data_Memory|w_Memory~8370\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8370_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & (\u_Datapath|u_ALU|Add0~99_combout\)) # (!\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_ALU|Add0~99_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~8367_combout\))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~8369_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~101_combout\,
	datab => \u_Datapath|u_ALU|Add0~99_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~8369_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8367_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8370_combout\);

-- Location: LCCOMB_X17_Y13_N22
\u_Datapath|u_Data_Memory|w_Memory~8373\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8373_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8370_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~8372_combout\)) # (!\u_Datapath|u_Data_Memory|w_Memory~8370_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~8365_combout\))))) # (!\u_Datapath|u_ALU|Add0~101_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8370_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~101_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~8372_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~8365_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8370_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8373_combout\);

-- Location: LCCOMB_X20_Y17_N6
\u_Datapath|u_Data_Memory|w_Memory~8374\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8374_combout\ = (\u_Datapath|u_ALU|Add0~97_combout\ & (\u_Datapath|u_ALU|Add0~95_combout\)) # (!\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_ALU|Add0~95_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~8363_combout\)) # (!\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8373_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~97_combout\,
	datab => \u_Datapath|u_ALU|Add0~95_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~8363_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8373_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8374_combout\);

-- Location: LCCOMB_X20_Y17_N0
\u_Datapath|u_Data_Memory|w_Memory~8385\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8385_combout\ = (\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8374_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8384_combout\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8374_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~8353_combout\)))) # (!\u_Datapath|u_ALU|Add0~97_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8374_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~8353_combout\,
	datab => \u_Datapath|u_ALU|Add0~97_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~8384_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8374_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8385_combout\);

-- Location: LCCOMB_X20_Y17_N14
\u_Datapath|u_Mux_Register_File|o_DOUT[1]~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Mux_Register_File|o_DOUT[1]~4_combout\ = (\u_Control|Equal4~0_combout\ & (\u_Datapath|u_ALU|Add0~93_combout\)) # (!\u_Control|Equal4~0_combout\ & (((!\u_Datapath|u_Data_Memory|w_Memory~8343_combout\ & 
-- \u_Datapath|u_Data_Memory|w_Memory~8385_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Control|Equal4~0_combout\,
	datab => \u_Datapath|u_ALU|Add0~93_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~8343_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8385_combout\,
	combout => \u_Datapath|u_Mux_Register_File|o_DOUT[1]~4_combout\);

-- Location: FF_X20_Y17_N17
\u_Datapath|u_Register_File|w_Register_File[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Mux_Register_File|o_DOUT[1]~4_combout\,
	clrn => \ALT_INV_i_Rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \u_Datapath|u_Register_File|w_Register_File[0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Register_File|w_Register_File[0][1]~q\);

-- Location: LCCOMB_X19_Y17_N22
\u_Datapath|u_Data_Memory|w_Memory~9718\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9718_combout\ = (!\u_Datapath|u_ALU|Add0~95_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~9671_combout\ & (\u_Datapath|u_ALU|Add0~101_combout\ & \u_Datapath|u_Data_Memory|w_Memory~9647_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~95_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~9671_combout\,
	datac => \u_Datapath|u_ALU|Add0~101_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9647_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9718_combout\);

-- Location: FF_X18_Y16_N19
\u_Datapath|u_Data_Memory|w_Memory~1838\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux58~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9718_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1838_q\);

-- Location: FF_X18_Y16_N25
\u_Datapath|u_Data_Memory|w_Memory~302\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux58~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9696_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~302_q\);

-- Location: LCCOMB_X18_Y16_N24
\u_Datapath|u_Data_Memory|w_Memory~8516\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8516_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_ALU|Add0~101_combout\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_ALU|Add0~101_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1326_q\)) # (!\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~302_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1326_q\,
	datab => \u_Datapath|u_ALU|Add0~99_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~302_q\,
	datad => \u_Datapath|u_ALU|Add0~101_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8516_combout\);

-- Location: LCCOMB_X18_Y16_N18
\u_Datapath|u_Data_Memory|w_Memory~8517\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8517_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8516_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1838_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8516_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~814_q\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8516_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~814_q\,
	datab => \u_Datapath|u_ALU|Add0~99_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1838_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8516_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8517_combout\);

-- Location: LCCOMB_X20_Y14_N16
\u_Datapath|u_Data_Memory|w_Memory~9716\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9716_combout\ = (!\u_Datapath|u_ALU|Add0~95_combout\ & (\u_Datapath|u_ALU|Add0~97_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~9647_combout\ & \u_Datapath|u_Data_Memory|w_Memory~9678_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~95_combout\,
	datab => \u_Datapath|u_ALU|Add0~97_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9647_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9678_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9716_combout\);

-- Location: FF_X25_Y15_N23
\u_Datapath|u_Data_Memory|w_Memory~1902\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux58~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9716_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1902_q\);

-- Location: FF_X25_Y15_N1
\u_Datapath|u_Data_Memory|w_Memory~366\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux58~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9694_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~366_q\);

-- Location: LCCOMB_X25_Y15_N0
\u_Datapath|u_Data_Memory|w_Memory~8514\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8514_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_ALU|Add0~101_combout\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_ALU|Add0~101_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1390_q\)) # (!\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~366_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1390_q\,
	datab => \u_Datapath|u_ALU|Add0~99_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~366_q\,
	datad => \u_Datapath|u_ALU|Add0~101_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8514_combout\);

-- Location: LCCOMB_X25_Y15_N22
\u_Datapath|u_Data_Memory|w_Memory~8515\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8515_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8514_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1902_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8514_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~878_q\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8514_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~878_q\,
	datab => \u_Datapath|u_ALU|Add0~99_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1902_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8514_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8515_combout\);

-- Location: LCCOMB_X20_Y12_N16
\u_Datapath|u_Data_Memory|w_Memory~8518\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8518_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & (\u_Datapath|u_ALU|Add0~93_combout\)) # (!\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_ALU|Add0~93_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~8515_combout\))) # (!\u_Datapath|u_ALU|Add0~93_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~8517_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_ALU|Add0~93_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~8517_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8515_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8518_combout\);

-- Location: LCCOMB_X20_Y18_N6
\u_Datapath|u_Data_Memory|w_Memory~9653\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9653_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~9646_combout\ & (\u_Datapath|u_ALU|Add0~97_combout\ & \u_Datapath|u_Data_Memory|w_Memory~9647_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~95_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~9646_combout\,
	datac => \u_Datapath|u_ALU|Add0~97_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9647_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9653_combout\);

-- Location: FF_X14_Y12_N29
\u_Datapath|u_Data_Memory|w_Memory~1422\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux58~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9653_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1422_q\);

-- Location: LCCOMB_X16_Y16_N30
\u_Datapath|u_Data_Memory|w_Memory~9697\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9697_combout\ = (\u_Datapath|u_Data_Memory|w_Memory~9760_combout\ & (!\u_Datapath|u_ALU|Add0~99_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~9649_combout\ & \u_Datapath|u_Data_Memory|w_Memory~9674_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~9760_combout\,
	datab => \u_Datapath|u_ALU|Add0~99_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9649_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9674_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9697_combout\);

-- Location: FF_X15_Y12_N29
\u_Datapath|u_Data_Memory|w_Memory~398\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux58~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9697_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~398_q\);

-- Location: LCCOMB_X15_Y12_N28
\u_Datapath|u_Data_Memory|w_Memory~8519\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8519_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~910_q\) # ((\u_Datapath|u_ALU|Add0~101_combout\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~398_q\ & !\u_Datapath|u_ALU|Add0~101_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~910_q\,
	datab => \u_Datapath|u_ALU|Add0~99_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~398_q\,
	datad => \u_Datapath|u_ALU|Add0~101_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8519_combout\);

-- Location: LCCOMB_X14_Y12_N28
\u_Datapath|u_Data_Memory|w_Memory~8520\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8520_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8519_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~1934_q\)) # (!\u_Datapath|u_Data_Memory|w_Memory~8519_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~1422_q\))))) # (!\u_Datapath|u_ALU|Add0~101_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8519_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1934_q\,
	datab => \u_Datapath|u_ALU|Add0~101_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1422_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8519_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8520_combout\);

-- Location: LCCOMB_X16_Y16_N6
\u_Datapath|u_Data_Memory|w_Memory~9717\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9717_combout\ = (\u_Datapath|u_Data_Memory|w_Memory~9649_combout\ & (!\u_Datapath|u_ALU|Add0~97_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~9761_combout\ & \u_Datapath|u_Data_Memory|w_Memory~9647_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~9649_combout\,
	datab => \u_Datapath|u_ALU|Add0~97_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9761_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9647_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9717_combout\);

-- Location: FF_X18_Y10_N3
\u_Datapath|u_Data_Memory|w_Memory~1870\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux58~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9717_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1870_q\);

-- Location: FF_X18_Y10_N1
\u_Datapath|u_Data_Memory|w_Memory~334\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux58~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9695_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~334_q\);

-- Location: LCCOMB_X18_Y10_N0
\u_Datapath|u_Data_Memory|w_Memory~8512\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8512_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & (((\u_Datapath|u_ALU|Add0~99_combout\)))) # (!\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_ALU|Add0~99_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~846_q\)) # (!\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~334_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~846_q\,
	datab => \u_Datapath|u_ALU|Add0~101_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~334_q\,
	datad => \u_Datapath|u_ALU|Add0~99_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8512_combout\);

-- Location: LCCOMB_X18_Y10_N2
\u_Datapath|u_Data_Memory|w_Memory~8513\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8513_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8512_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1870_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8512_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1358_q\)))) # (!\u_Datapath|u_ALU|Add0~101_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8512_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1358_q\,
	datab => \u_Datapath|u_ALU|Add0~101_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1870_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8512_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8513_combout\);

-- Location: LCCOMB_X20_Y12_N2
\u_Datapath|u_Data_Memory|w_Memory~8521\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8521_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8518_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~8520_combout\)) # (!\u_Datapath|u_Data_Memory|w_Memory~8518_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~8513_combout\))))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~8518_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~8518_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~8520_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8513_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8521_combout\);

-- Location: LCCOMB_X24_Y19_N6
\u_Datapath|u_Data_Memory|w_Memory~1518feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1518feeder_combout\ = \u_Datapath|u_Register_File|Mux58~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux58~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1518feeder_combout\);

-- Location: FF_X24_Y19_N7
\u_Datapath|u_Data_Memory|w_Memory~1518\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1518feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9667_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1518_q\);

-- Location: FF_X23_Y20_N21
\u_Datapath|u_Data_Memory|w_Memory~1550\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux58~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9669_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1550_q\);

-- Location: LCCOMB_X23_Y20_N20
\u_Datapath|u_Data_Memory|w_Memory~8546\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8546_combout\ = (\u_Datapath|u_Data_Memory|w_Memory~8545_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~1550_q\) # (!\u_Datapath|u_ALU|Add0~93_combout\)))) # (!\u_Datapath|u_Data_Memory|w_Memory~8545_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1518_q\ & ((\u_Datapath|u_ALU|Add0~93_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~8545_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1518_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1550_q\,
	datad => \u_Datapath|u_ALU|Add0~93_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8546_combout\);

-- Location: FF_X16_Y19_N11
\u_Datapath|u_Data_Memory|w_Memory~526\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux58~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9711_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~526_q\);

-- Location: LCCOMB_X18_Y21_N4
\u_Datapath|u_Data_Memory|w_Memory~494feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~494feeder_combout\ = \u_Datapath|u_Register_File|Mux58~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux58~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~494feeder_combout\);

-- Location: FF_X18_Y21_N5
\u_Datapath|u_Data_Memory|w_Memory~494\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~494feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9709_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~494_q\);

-- Location: LCCOMB_X16_Y19_N10
\u_Datapath|u_Data_Memory|w_Memory~8548\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8548_combout\ = (\u_Datapath|u_Data_Memory|w_Memory~8547_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~526_q\)) # (!\u_Datapath|u_ALU|Add0~93_combout\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8547_combout\ & 
-- (\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~494_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~8547_combout\,
	datab => \u_Datapath|u_ALU|Add0~93_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~526_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~494_q\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8548_combout\);

-- Location: LCCOMB_X20_Y12_N24
\u_Datapath|u_Data_Memory|w_Memory~8549\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8549_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_ALU|Add0~101_combout\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_ALU|Add0~101_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~8546_combout\)) # (!\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8548_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~99_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~8546_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~8548_combout\,
	datad => \u_Datapath|u_ALU|Add0~101_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8549_combout\);

-- Location: FF_X25_Y17_N31
\u_Datapath|u_Data_Memory|w_Memory~1966\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux58~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9726_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1966_q\);

-- Location: LCCOMB_X25_Y17_N30
\u_Datapath|u_Data_Memory|w_Memory~8550\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8550_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & (((\u_Datapath|u_ALU|Add0~93_combout\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_ALU|Add0~93_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~2030_q\)) # (!\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1966_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~2030_q\,
	datab => \u_Datapath|u_ALU|Add0~91_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1966_q\,
	datad => \u_Datapath|u_ALU|Add0~93_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8550_combout\);

-- Location: FF_X24_Y16_N19
\u_Datapath|u_Data_Memory|w_Memory~2062\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux58~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9727_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~2062_q\);

-- Location: LCCOMB_X24_Y16_N18
\u_Datapath|u_Data_Memory|w_Memory~8551\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8551_combout\ = (\u_Datapath|u_Data_Memory|w_Memory~8550_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~2062_q\) # (!\u_Datapath|u_ALU|Add0~91_combout\)))) # (!\u_Datapath|u_Data_Memory|w_Memory~8550_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1998_q\ & ((\u_Datapath|u_ALU|Add0~91_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1998_q\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~8550_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~2062_q\,
	datad => \u_Datapath|u_ALU|Add0~91_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8551_combout\);

-- Location: LCCOMB_X14_Y10_N12
\u_Datapath|u_Data_Memory|w_Memory~1038feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1038feeder_combout\ = \u_Datapath|u_Register_File|Mux58~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux58~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1038feeder_combout\);

-- Location: FF_X14_Y10_N13
\u_Datapath|u_Data_Memory|w_Memory~1038\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1038feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9693_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1038_q\);

-- Location: FF_X13_Y21_N21
\u_Datapath|u_Data_Memory|w_Memory~974\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux58~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9690_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~974_q\);

-- Location: LCCOMB_X17_Y21_N2
\u_Datapath|u_Data_Memory|w_Memory~1006feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1006feeder_combout\ = \u_Datapath|u_Register_File|Mux58~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux58~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1006feeder_combout\);

-- Location: FF_X17_Y21_N3
\u_Datapath|u_Data_Memory|w_Memory~1006\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1006feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9691_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1006_q\);

-- Location: FF_X13_Y21_N3
\u_Datapath|u_Data_Memory|w_Memory~942\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux58~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9692_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~942_q\);

-- Location: LCCOMB_X13_Y21_N2
\u_Datapath|u_Data_Memory|w_Memory~8543\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8543_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & (((\u_Datapath|u_ALU|Add0~93_combout\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_ALU|Add0~93_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1006_q\)) # (!\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~942_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1006_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~942_q\,
	datad => \u_Datapath|u_ALU|Add0~93_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8543_combout\);

-- Location: LCCOMB_X13_Y21_N20
\u_Datapath|u_Data_Memory|w_Memory~8544\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8544_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8543_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~1038_q\)) # (!\u_Datapath|u_Data_Memory|w_Memory~8543_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~974_q\))))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8543_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1038_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~974_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8543_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8544_combout\);

-- Location: LCCOMB_X20_Y12_N26
\u_Datapath|u_Data_Memory|w_Memory~8552\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8552_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8549_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~8551_combout\)) # (!\u_Datapath|u_Data_Memory|w_Memory~8549_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~8544_combout\))))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~8549_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~99_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~8549_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~8551_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8544_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8552_combout\);

-- Location: LCCOMB_X25_Y13_N20
\u_Datapath|u_Data_Memory|w_Memory~686feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~686feeder_combout\ = \u_Datapath|u_Register_File|Mux58~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux58~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~686feeder_combout\);

-- Location: FF_X25_Y13_N21
\u_Datapath|u_Data_Memory|w_Memory~686\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~686feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9676_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~686_q\);

-- Location: FF_X24_Y12_N17
\u_Datapath|u_Data_Memory|w_Memory~1710\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux58~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9714_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1710_q\);

-- Location: LCCOMB_X24_Y10_N6
\u_Datapath|u_Data_Memory|w_Memory~1198feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1198feeder_combout\ = \u_Datapath|u_Register_File|Mux58~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux58~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1198feeder_combout\);

-- Location: FF_X24_Y10_N7
\u_Datapath|u_Data_Memory|w_Memory~1198\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1198feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9658_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1198_q\);

-- Location: FF_X23_Y12_N23
\u_Datapath|u_Data_Memory|w_Memory~174\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux58~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9701_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~174_q\);

-- Location: LCCOMB_X23_Y12_N22
\u_Datapath|u_Data_Memory|w_Memory~8526\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8526_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_ALU|Add0~101_combout\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_ALU|Add0~101_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1198_q\)) # (!\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~174_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~99_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1198_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~174_q\,
	datad => \u_Datapath|u_ALU|Add0~101_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8526_combout\);

-- Location: LCCOMB_X24_Y12_N16
\u_Datapath|u_Data_Memory|w_Memory~8527\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8527_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8526_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1710_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8526_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~686_q\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8526_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~99_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~686_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1710_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8526_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8527_combout\);

-- Location: FF_X20_Y10_N7
\u_Datapath|u_Data_Memory|w_Memory~1230\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux58~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9655_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1230_q\);

-- Location: FF_X15_Y15_N15
\u_Datapath|u_Data_Memory|w_Memory~1742\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux58~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9712_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1742_q\);

-- Location: LCCOMB_X15_Y15_N14
\u_Datapath|u_Data_Memory|w_Memory~8525\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8525_combout\ = (\u_Datapath|u_Data_Memory|w_Memory~8524_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~1742_q\) # (!\u_Datapath|u_ALU|Add0~101_combout\)))) # (!\u_Datapath|u_Data_Memory|w_Memory~8524_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1230_q\ & ((\u_Datapath|u_ALU|Add0~101_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~8524_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1230_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1742_q\,
	datad => \u_Datapath|u_ALU|Add0~101_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8525_combout\);

-- Location: LCCOMB_X20_Y12_N4
\u_Datapath|u_Data_Memory|w_Memory~8528\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8528_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_ALU|Add0~93_combout\) # ((\u_Datapath|u_Data_Memory|w_Memory~8525_combout\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & 
-- (!\u_Datapath|u_ALU|Add0~93_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~8527_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_ALU|Add0~93_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~8527_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8525_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8528_combout\);

-- Location: LCCOMB_X18_Y19_N26
\u_Datapath|u_Data_Memory|w_Memory~1774feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1774feeder_combout\ = \u_Datapath|u_Register_File|Mux58~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux58~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1774feeder_combout\);

-- Location: LCCOMB_X23_Y11_N10
\u_Datapath|u_Data_Memory|w_Memory~9713\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9713_combout\ = (\u_Datapath|u_ALU|Add0~97_combout\ & (!\u_Datapath|u_ALU|Add0~101_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~9761_combout\ & \u_Datapath|u_Data_Memory|w_Memory~9656_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~97_combout\,
	datab => \u_Datapath|u_ALU|Add0~101_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9761_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9656_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9713_combout\);

-- Location: FF_X18_Y19_N27
\u_Datapath|u_Data_Memory|w_Memory~1774\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1774feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9713_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1774_q\);

-- Location: LCCOMB_X16_Y16_N26
\u_Datapath|u_Data_Memory|w_Memory~9675\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9675_combout\ = (!\u_Datapath|u_ALU|Add0~101_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~9674_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~9761_combout\ & \u_Datapath|u_Data_Memory|w_Memory~9673_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~101_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~9674_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9761_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9673_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9675_combout\);

-- Location: FF_X17_Y19_N7
\u_Datapath|u_Data_Memory|w_Memory~750\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux58~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9675_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~750_q\);

-- Location: FF_X18_Y19_N5
\u_Datapath|u_Data_Memory|w_Memory~238\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux58~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9700_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~238_q\);

-- Location: LCCOMB_X18_Y19_N4
\u_Datapath|u_Data_Memory|w_Memory~8522\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8522_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_ALU|Add0~101_combout\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_ALU|Add0~101_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1262_q\)) # (!\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~238_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1262_q\,
	datab => \u_Datapath|u_ALU|Add0~99_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~238_q\,
	datad => \u_Datapath|u_ALU|Add0~101_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8522_combout\);

-- Location: LCCOMB_X17_Y19_N6
\u_Datapath|u_Data_Memory|w_Memory~8523\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8523_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8522_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~1774_q\)) # (!\u_Datapath|u_Data_Memory|w_Memory~8522_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~750_q\))))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8522_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~99_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1774_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~750_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8522_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8523_combout\);

-- Location: LCCOMB_X20_Y12_N22
\u_Datapath|u_Data_Memory|w_Memory~8531\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8531_combout\ = (\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8528_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~8530_combout\)) # (!\u_Datapath|u_Data_Memory|w_Memory~8528_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~8523_combout\))))) # (!\u_Datapath|u_ALU|Add0~93_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8528_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~8530_combout\,
	datab => \u_Datapath|u_ALU|Add0~93_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~8528_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8523_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8531_combout\);

-- Location: FF_X20_Y10_N1
\u_Datapath|u_Data_Memory|w_Memory~1102\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux58~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9663_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1102_q\);

-- Location: FF_X20_Y9_N5
\u_Datapath|u_Data_Memory|w_Memory~78\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux58~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9705_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~78_q\);

-- Location: LCCOMB_X20_Y9_N4
\u_Datapath|u_Data_Memory|w_Memory~8532\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8532_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~590_q\) # ((\u_Datapath|u_ALU|Add0~101_combout\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~78_q\ & !\u_Datapath|u_ALU|Add0~101_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~590_q\,
	datab => \u_Datapath|u_ALU|Add0~99_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~78_q\,
	datad => \u_Datapath|u_ALU|Add0~101_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8532_combout\);

-- Location: LCCOMB_X20_Y10_N0
\u_Datapath|u_Data_Memory|w_Memory~8533\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8533_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8532_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~1614_q\)) # (!\u_Datapath|u_Data_Memory|w_Memory~8532_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~1102_q\))))) # (!\u_Datapath|u_ALU|Add0~101_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8532_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1614_q\,
	datab => \u_Datapath|u_ALU|Add0~101_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1102_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8532_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8533_combout\);

-- Location: FF_X14_Y11_N21
\u_Datapath|u_Data_Memory|w_Memory~654\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux58~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9689_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~654_q\);

-- Location: FF_X20_Y11_N1
\u_Datapath|u_Data_Memory|w_Memory~142\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux58~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9707_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~142_q\);

-- Location: LCCOMB_X20_Y11_N0
\u_Datapath|u_Data_Memory|w_Memory~8539\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8539_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & (((\u_Datapath|u_ALU|Add0~99_combout\)))) # (!\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_ALU|Add0~99_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~654_q\)) # (!\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~142_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~101_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~654_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~142_q\,
	datad => \u_Datapath|u_ALU|Add0~99_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8539_combout\);

-- Location: FF_X20_Y11_N27
\u_Datapath|u_Data_Memory|w_Memory~1678\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux58~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9723_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1678_q\);

-- Location: LCCOMB_X20_Y11_N26
\u_Datapath|u_Data_Memory|w_Memory~8540\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8540_combout\ = (\u_Datapath|u_Data_Memory|w_Memory~8539_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~1678_q\) # (!\u_Datapath|u_ALU|Add0~101_combout\)))) # (!\u_Datapath|u_Data_Memory|w_Memory~8539_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1166_q\ & ((\u_Datapath|u_ALU|Add0~101_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1166_q\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~8539_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1678_q\,
	datad => \u_Datapath|u_ALU|Add0~101_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8540_combout\);

-- Location: LCCOMB_X19_Y11_N10
\u_Datapath|u_Data_Memory|w_Memory~558feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~558feeder_combout\ = \u_Datapath|u_Register_File|Mux58~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux58~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~558feeder_combout\);

-- Location: FF_X19_Y11_N11
\u_Datapath|u_Data_Memory|w_Memory~558\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~558feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9688_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~558_q\);

-- Location: LCCOMB_X20_Y14_N12
\u_Datapath|u_Data_Memory|w_Memory~9722\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9722_combout\ = (!\u_Datapath|u_ALU|Add0~95_combout\ & (!\u_Datapath|u_ALU|Add0~101_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~9647_combout\ & \u_Datapath|u_Data_Memory|w_Memory~9671_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~95_combout\,
	datab => \u_Datapath|u_ALU|Add0~101_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9647_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9671_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9722_combout\);

-- Location: FF_X20_Y12_N9
\u_Datapath|u_Data_Memory|w_Memory~1582\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux58~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9722_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1582_q\);

-- Location: FF_X20_Y14_N29
\u_Datapath|u_Data_Memory|w_Memory~1070\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux58~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9664_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1070_q\);

-- Location: FF_X20_Y14_N19
\u_Datapath|u_Data_Memory|w_Memory~46\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux58~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9706_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~46_q\);

-- Location: LCCOMB_X20_Y14_N18
\u_Datapath|u_Data_Memory|w_Memory~8536\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8536_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_ALU|Add0~101_combout\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_ALU|Add0~101_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1070_q\)) # (!\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~46_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~99_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1070_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~46_q\,
	datad => \u_Datapath|u_ALU|Add0~101_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8536_combout\);

-- Location: LCCOMB_X20_Y12_N8
\u_Datapath|u_Data_Memory|w_Memory~8537\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8537_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8536_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1582_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8536_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~558_q\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8536_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~99_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~558_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1582_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8536_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8537_combout\);

-- Location: FF_X18_Y11_N15
\u_Datapath|u_Data_Memory|w_Memory~1646\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux58~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9720_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1646_q\);

-- Location: LCCOMB_X22_Y17_N18
\u_Datapath|u_Data_Memory|w_Memory~9704\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9704_combout\ = (!\u_Datapath|u_ALU|Add0~99_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~9703_combout\ & (!\u_Datapath|u_ALU|Add0~95_combout\ & !\u_Datapath|u_ALU|Add0~101_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~99_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~9703_combout\,
	datac => \u_Datapath|u_ALU|Add0~95_combout\,
	datad => \u_Datapath|u_ALU|Add0~101_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9704_combout\);

-- Location: FF_X18_Y11_N17
\u_Datapath|u_Data_Memory|w_Memory~110\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux58~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9704_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~110_q\);

-- Location: LCCOMB_X18_Y11_N16
\u_Datapath|u_Data_Memory|w_Memory~8534\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8534_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_ALU|Add0~101_combout\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_ALU|Add0~101_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1134_q\)) # (!\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~110_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1134_q\,
	datab => \u_Datapath|u_ALU|Add0~99_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~110_q\,
	datad => \u_Datapath|u_ALU|Add0~101_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8534_combout\);

-- Location: LCCOMB_X18_Y11_N14
\u_Datapath|u_Data_Memory|w_Memory~8535\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8535_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8534_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1646_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8534_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~622_q\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8534_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~622_q\,
	datab => \u_Datapath|u_ALU|Add0~99_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1646_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8534_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8535_combout\);

-- Location: LCCOMB_X20_Y12_N6
\u_Datapath|u_Data_Memory|w_Memory~8538\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8538_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & (\u_Datapath|u_ALU|Add0~93_combout\)) # (!\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_ALU|Add0~93_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~8535_combout\))) # (!\u_Datapath|u_ALU|Add0~93_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~8537_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_ALU|Add0~93_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~8537_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8535_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8538_combout\);

-- Location: LCCOMB_X20_Y12_N12
\u_Datapath|u_Data_Memory|w_Memory~8541\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8541_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8538_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8540_combout\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8538_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~8533_combout\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8538_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~8533_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~8540_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8538_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8541_combout\);

-- Location: LCCOMB_X20_Y12_N10
\u_Datapath|u_Data_Memory|w_Memory~8542\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8542_combout\ = (\u_Datapath|u_ALU|Add0~97_combout\ & (\u_Datapath|u_ALU|Add0~95_combout\)) # (!\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_ALU|Add0~95_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~8531_combout\)) # (!\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8541_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~97_combout\,
	datab => \u_Datapath|u_ALU|Add0~95_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~8531_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8541_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8542_combout\);

-- Location: LCCOMB_X20_Y12_N28
\u_Datapath|u_Data_Memory|w_Memory~8553\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8553_combout\ = (\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8542_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8552_combout\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8542_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~8521_combout\)))) # (!\u_Datapath|u_ALU|Add0~97_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8542_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~97_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~8521_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~8552_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8542_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8553_combout\);

-- Location: LCCOMB_X20_Y12_N18
\u_Datapath|u_Mux_Register_File|o_DOUT[5]~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Mux_Register_File|o_DOUT[5]~8_combout\ = (\u_Control|Equal4~0_combout\ & (((\u_Datapath|u_ALU|Add0~101_combout\)))) # (!\u_Control|Equal4~0_combout\ & (!\u_Datapath|u_Data_Memory|w_Memory~8343_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~8553_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Control|Equal4~0_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~8343_combout\,
	datac => \u_Datapath|u_ALU|Add0~101_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8553_combout\,
	combout => \u_Datapath|u_Mux_Register_File|o_DOUT[5]~8_combout\);

-- Location: FF_X19_Y12_N9
\u_Datapath|u_Register_File|w_Register_File[8][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Mux_Register_File|o_DOUT[5]~8_combout\,
	clrn => \ALT_INV_i_Rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \u_Datapath|u_Register_File|w_Register_File[8][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Register_File|w_Register_File[8][5]~q\);

-- Location: LCCOMB_X19_Y12_N8
\u_Datapath|u_Register_File|Mux58~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Register_File|Mux58~0_combout\ = (\u_Datapath|u_PC|w_Q\(3) & (((\u_Datapath|u_Register_File|w_Register_File[8][5]~q\)))) # (!\u_Datapath|u_PC|w_Q\(3) & ((\u_Datapath|u_PC|w_Q\(4) & ((\u_Datapath|u_Register_File|w_Register_File[8][5]~q\))) # 
-- (!\u_Datapath|u_PC|w_Q\(4) & (\u_Datapath|u_Register_File|w_Register_File[9][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Register_File|w_Register_File[9][5]~q\,
	datab => \u_Datapath|u_PC|w_Q\(3),
	datac => \u_Datapath|u_Register_File|w_Register_File[8][5]~q\,
	datad => \u_Datapath|u_PC|w_Q\(4),
	combout => \u_Datapath|u_Register_File|Mux58~0_combout\);

-- Location: LCCOMB_X19_Y12_N18
\u_Datapath|u_Register_File|Mux58~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Register_File|Mux58~1_combout\ = (\u_Datapath|u_Register_File|w_Register_File[0][0]~0_combout\ & (\u_Datapath|u_Register_File|w_Register_File[0][5]~q\ & ((!\u_Datapath|u_Mux_ALU_B|o_DOUT[1]~0_combout\)))) # 
-- (!\u_Datapath|u_Register_File|w_Register_File[0][0]~0_combout\ & (((\u_Datapath|u_Register_File|Mux58~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Register_File|w_Register_File[0][5]~q\,
	datab => \u_Datapath|u_Register_File|Mux58~0_combout\,
	datac => \u_Datapath|u_Register_File|w_Register_File[0][0]~0_combout\,
	datad => \u_Datapath|u_Mux_ALU_B|o_DOUT[1]~0_combout\,
	combout => \u_Datapath|u_Register_File|Mux58~1_combout\);

-- Location: LCCOMB_X20_Y15_N24
\u_Datapath|u_ALU|Add0~157\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_ALU|Add0~157_combout\ = (\u_Datapath|u_Register_File|Mux58~1_combout\ & ((\u_Datapath|u_PC|w_Q\(4)) # ((\u_Datapath|u_PC|w_Q\(2) & \u_Datapath|u_PC|w_Q\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_PC|w_Q\(2),
	datab => \u_Datapath|u_PC|w_Q\(3),
	datac => \u_Datapath|u_Register_File|Mux58~1_combout\,
	datad => \u_Datapath|u_PC|w_Q\(4),
	combout => \u_Datapath|u_ALU|Add0~157_combout\);

-- Location: LCCOMB_X19_Y15_N10
\u_Datapath|u_ALU|Add0~101\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_ALU|Add0~101_combout\ = (\u_Datapath|u_Register_File|w_Register_File[0][5]~q\ & ((\u_Datapath|u_ALU|Add0~157_combout\ & (\u_Datapath|u_ALU|Add0~100\ & VCC)) # (!\u_Datapath|u_ALU|Add0~157_combout\ & (!\u_Datapath|u_ALU|Add0~100\)))) # 
-- (!\u_Datapath|u_Register_File|w_Register_File[0][5]~q\ & ((\u_Datapath|u_ALU|Add0~157_combout\ & (!\u_Datapath|u_ALU|Add0~100\)) # (!\u_Datapath|u_ALU|Add0~157_combout\ & ((\u_Datapath|u_ALU|Add0~100\) # (GND)))))
-- \u_Datapath|u_ALU|Add0~102\ = CARRY((\u_Datapath|u_Register_File|w_Register_File[0][5]~q\ & (!\u_Datapath|u_ALU|Add0~157_combout\ & !\u_Datapath|u_ALU|Add0~100\)) # (!\u_Datapath|u_Register_File|w_Register_File[0][5]~q\ & ((!\u_Datapath|u_ALU|Add0~100\) # 
-- (!\u_Datapath|u_ALU|Add0~157_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Register_File|w_Register_File[0][5]~q\,
	datab => \u_Datapath|u_ALU|Add0~157_combout\,
	datad => VCC,
	cin => \u_Datapath|u_ALU|Add0~100\,
	combout => \u_Datapath|u_ALU|Add0~101_combout\,
	cout => \u_Datapath|u_ALU|Add0~102\);

-- Location: FF_X17_Y15_N7
\u_Datapath|u_Register_File|w_Register_File[9][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Mux_Register_File|o_DOUT[3]~6_combout\,
	clrn => \ALT_INV_i_Rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \u_Datapath|u_Register_File|w_Register_File[9][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Register_File|w_Register_File[9][3]~q\);

-- Location: LCCOMB_X17_Y15_N6
\u_Datapath|u_Register_File|Mux60~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Register_File|Mux60~0_combout\ = (\u_Datapath|u_PC|w_Q\(4) & (\u_Datapath|u_Register_File|w_Register_File[8][3]~q\)) # (!\u_Datapath|u_PC|w_Q\(4) & ((\u_Datapath|u_PC|w_Q\(3) & (\u_Datapath|u_Register_File|w_Register_File[8][3]~q\)) # 
-- (!\u_Datapath|u_PC|w_Q\(3) & ((\u_Datapath|u_Register_File|w_Register_File[9][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Register_File|w_Register_File[8][3]~q\,
	datab => \u_Datapath|u_PC|w_Q\(4),
	datac => \u_Datapath|u_Register_File|w_Register_File[9][3]~q\,
	datad => \u_Datapath|u_PC|w_Q\(3),
	combout => \u_Datapath|u_Register_File|Mux60~0_combout\);

-- Location: LCCOMB_X18_Y15_N14
\u_Datapath|u_Register_File|Mux60~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Register_File|Mux60~1_combout\ = (\u_Datapath|u_Register_File|w_Register_File[0][0]~0_combout\ & (\u_Datapath|u_Register_File|w_Register_File[0][3]~q\ & ((!\u_Datapath|u_Mux_ALU_B|o_DOUT[1]~0_combout\)))) # 
-- (!\u_Datapath|u_Register_File|w_Register_File[0][0]~0_combout\ & (((\u_Datapath|u_Register_File|Mux60~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Register_File|w_Register_File[0][0]~0_combout\,
	datab => \u_Datapath|u_Register_File|w_Register_File[0][3]~q\,
	datac => \u_Datapath|u_Register_File|Mux60~0_combout\,
	datad => \u_Datapath|u_Mux_ALU_B|o_DOUT[1]~0_combout\,
	combout => \u_Datapath|u_Register_File|Mux60~1_combout\);

-- Location: FF_X24_Y16_N21
\u_Datapath|u_Data_Memory|w_Memory~2060\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux60~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9727_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~2060_q\);

-- Location: FF_X25_Y17_N9
\u_Datapath|u_Data_Memory|w_Memory~1964\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux60~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9726_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1964_q\);

-- Location: LCCOMB_X25_Y17_N8
\u_Datapath|u_Data_Memory|w_Memory~8466\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8466_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & (((\u_Datapath|u_ALU|Add0~93_combout\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_ALU|Add0~93_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~2028_q\)) # (!\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1964_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~2028_q\,
	datab => \u_Datapath|u_ALU|Add0~91_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1964_q\,
	datad => \u_Datapath|u_ALU|Add0~93_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8466_combout\);

-- Location: LCCOMB_X24_Y16_N20
\u_Datapath|u_Data_Memory|w_Memory~8467\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8467_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8466_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~2060_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8466_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1996_q\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8466_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1996_q\,
	datab => \u_Datapath|u_ALU|Add0~91_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~2060_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8466_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8467_combout\);

-- Location: FF_X26_Y16_N25
\u_Datapath|u_Data_Memory|w_Memory~1036\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux60~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9693_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1036_q\);

-- Location: FF_X25_Y16_N13
\u_Datapath|u_Data_Memory|w_Memory~940\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux60~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9692_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~940_q\);

-- Location: LCCOMB_X25_Y16_N12
\u_Datapath|u_Data_Memory|w_Memory~8461\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8461_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & (((\u_Datapath|u_ALU|Add0~93_combout\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_ALU|Add0~93_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1004_q\)) # (!\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~940_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1004_q\,
	datab => \u_Datapath|u_ALU|Add0~91_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~940_q\,
	datad => \u_Datapath|u_ALU|Add0~93_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8461_combout\);

-- Location: LCCOMB_X26_Y16_N24
\u_Datapath|u_Data_Memory|w_Memory~8462\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8462_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8461_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1036_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8461_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~972_q\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8461_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~972_q\,
	datab => \u_Datapath|u_ALU|Add0~91_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1036_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8461_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8462_combout\);

-- Location: LCCOMB_X17_Y15_N2
\u_Datapath|u_Data_Memory|w_Memory~8465\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8465_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8462_combout\) # (\u_Datapath|u_ALU|Add0~101_combout\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~8464_combout\ & ((!\u_Datapath|u_ALU|Add0~101_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~8464_combout\,
	datab => \u_Datapath|u_ALU|Add0~99_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~8462_combout\,
	datad => \u_Datapath|u_ALU|Add0~101_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8465_combout\);

-- Location: LCCOMB_X17_Y15_N28
\u_Datapath|u_Data_Memory|w_Memory~8468\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8468_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8465_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8467_combout\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8465_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~8460_combout\)))) # (!\u_Datapath|u_ALU|Add0~101_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8465_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~8460_combout\,
	datab => \u_Datapath|u_ALU|Add0~101_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~8467_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8465_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8468_combout\);

-- Location: LCCOMB_X15_Y20_N28
\u_Datapath|u_Data_Memory|w_Memory~716feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~716feeder_combout\ = \u_Datapath|u_Register_File|Mux60~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux60~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~716feeder_combout\);

-- Location: FF_X15_Y20_N29
\u_Datapath|u_Data_Memory|w_Memory~716\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~716feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9672_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~716_q\);

-- Location: FF_X15_Y15_N27
\u_Datapath|u_Data_Memory|w_Memory~1740\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux60~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9712_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1740_q\);

-- Location: LCCOMB_X14_Y17_N26
\u_Datapath|u_Data_Memory|w_Memory~1228feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1228feeder_combout\ = \u_Datapath|u_Register_File|Mux60~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux60~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1228feeder_combout\);

-- Location: FF_X14_Y17_N27
\u_Datapath|u_Data_Memory|w_Memory~1228\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1228feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9655_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1228_q\);

-- Location: FF_X15_Y15_N1
\u_Datapath|u_Data_Memory|w_Memory~204\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux60~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9699_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~204_q\);

-- Location: LCCOMB_X15_Y15_N0
\u_Datapath|u_Data_Memory|w_Memory~8430\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8430_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_ALU|Add0~101_combout\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_ALU|Add0~101_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1228_q\)) # (!\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~204_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~99_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1228_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~204_q\,
	datad => \u_Datapath|u_ALU|Add0~101_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8430_combout\);

-- Location: LCCOMB_X15_Y15_N26
\u_Datapath|u_Data_Memory|w_Memory~8431\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8431_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8430_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1740_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8430_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~716_q\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8430_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~99_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~716_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1740_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8430_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8431_combout\);

-- Location: LCCOMB_X25_Y16_N6
\u_Datapath|u_Data_Memory|w_Memory~1196feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1196feeder_combout\ = \u_Datapath|u_Register_File|Mux60~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux60~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1196feeder_combout\);

-- Location: FF_X25_Y16_N7
\u_Datapath|u_Data_Memory|w_Memory~1196\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1196feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9658_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1196_q\);

-- Location: FF_X26_Y15_N1
\u_Datapath|u_Data_Memory|w_Memory~172\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux60~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9701_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~172_q\);

-- Location: LCCOMB_X26_Y15_N0
\u_Datapath|u_Data_Memory|w_Memory~8432\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8432_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & (((\u_Datapath|u_ALU|Add0~99_combout\)))) # (!\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_ALU|Add0~99_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~684_q\)) # (!\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~172_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~684_q\,
	datab => \u_Datapath|u_ALU|Add0~101_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~172_q\,
	datad => \u_Datapath|u_ALU|Add0~99_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8432_combout\);

-- Location: LCCOMB_X26_Y15_N2
\u_Datapath|u_Data_Memory|w_Memory~8433\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8433_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8432_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~1708_q\)) # (!\u_Datapath|u_Data_Memory|w_Memory~8432_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~1196_q\))))) # (!\u_Datapath|u_ALU|Add0~101_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8432_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1708_q\,
	datab => \u_Datapath|u_ALU|Add0~101_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1196_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8432_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8433_combout\);

-- Location: LCCOMB_X17_Y15_N0
\u_Datapath|u_Data_Memory|w_Memory~8434\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8434_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8431_combout\) # ((\u_Datapath|u_ALU|Add0~93_combout\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & 
-- (((!\u_Datapath|u_ALU|Add0~93_combout\ & \u_Datapath|u_Data_Memory|w_Memory~8433_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~8431_combout\,
	datac => \u_Datapath|u_ALU|Add0~93_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8433_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8434_combout\);

-- Location: FF_X24_Y19_N15
\u_Datapath|u_Data_Memory|w_Memory~1260\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux60~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9657_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1260_q\);

-- Location: FF_X18_Y19_N15
\u_Datapath|u_Data_Memory|w_Memory~236\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux60~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9700_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~236_q\);

-- Location: LCCOMB_X18_Y19_N14
\u_Datapath|u_Data_Memory|w_Memory~8428\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8428_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~748_q\) # ((\u_Datapath|u_ALU|Add0~101_combout\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~236_q\ & !\u_Datapath|u_ALU|Add0~101_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~748_q\,
	datab => \u_Datapath|u_ALU|Add0~99_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~236_q\,
	datad => \u_Datapath|u_ALU|Add0~101_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8428_combout\);

-- Location: LCCOMB_X24_Y19_N14
\u_Datapath|u_Data_Memory|w_Memory~8429\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8429_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8428_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~1772_q\)) # (!\u_Datapath|u_Data_Memory|w_Memory~8428_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~1260_q\))))) # (!\u_Datapath|u_ALU|Add0~101_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8428_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1772_q\,
	datab => \u_Datapath|u_ALU|Add0~101_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1260_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8428_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8429_combout\);

-- Location: FF_X16_Y10_N25
\u_Datapath|u_Data_Memory|w_Memory~780\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux60~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9677_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~780_q\);

-- Location: LCCOMB_X15_Y11_N14
\u_Datapath|u_Data_Memory|w_Memory~1804feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1804feeder_combout\ = \u_Datapath|u_Register_File|Mux60~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux60~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1804feeder_combout\);

-- Location: FF_X15_Y11_N15
\u_Datapath|u_Data_Memory|w_Memory~1804\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1804feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9715_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1804_q\);

-- Location: LCCOMB_X16_Y10_N24
\u_Datapath|u_Data_Memory|w_Memory~8436\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8436_combout\ = (\u_Datapath|u_Data_Memory|w_Memory~8435_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~1804_q\)) # (!\u_Datapath|u_ALU|Add0~99_combout\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8435_combout\ & 
-- (\u_Datapath|u_ALU|Add0~99_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~780_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~8435_combout\,
	datab => \u_Datapath|u_ALU|Add0~99_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~780_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~1804_q\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8436_combout\);

-- Location: LCCOMB_X17_Y15_N30
\u_Datapath|u_Data_Memory|w_Memory~8437\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8437_combout\ = (\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8434_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8436_combout\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8434_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~8429_combout\)))) # (!\u_Datapath|u_ALU|Add0~93_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~8434_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~93_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~8434_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~8429_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8436_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8437_combout\);

-- Location: LCCOMB_X13_Y16_N0
\u_Datapath|u_Data_Memory|w_Memory~1900feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1900feeder_combout\ = \u_Datapath|u_Register_File|Mux60~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux60~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1900feeder_combout\);

-- Location: FF_X13_Y16_N1
\u_Datapath|u_Data_Memory|w_Memory~1900\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1900feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9716_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1900_q\);

-- Location: FF_X16_Y17_N17
\u_Datapath|u_Data_Memory|w_Memory~876\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux60~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9679_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~876_q\);

-- Location: LCCOMB_X16_Y17_N16
\u_Datapath|u_Data_Memory|w_Memory~8440\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8440_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1900_q\) # ((!\u_Datapath|u_ALU|Add0~99_combout\)))) # (!\u_Datapath|u_ALU|Add0~101_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~876_q\ & \u_Datapath|u_ALU|Add0~99_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~101_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1900_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~876_q\,
	datad => \u_Datapath|u_ALU|Add0~99_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8440_combout\);

-- Location: FF_X16_Y17_N31
\u_Datapath|u_Data_Memory|w_Memory~364\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux60~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9694_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~364_q\);

-- Location: LCCOMB_X16_Y17_N30
\u_Datapath|u_Data_Memory|w_Memory~8441\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8441_combout\ = (\u_Datapath|u_Data_Memory|w_Memory~8440_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1388_q\) # ((\u_Datapath|u_ALU|Add0~99_combout\)))) # (!\u_Datapath|u_Data_Memory|w_Memory~8440_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~364_q\ & !\u_Datapath|u_ALU|Add0~99_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1388_q\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~8440_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~364_q\,
	datad => \u_Datapath|u_ALU|Add0~99_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8441_combout\);

-- Location: LCCOMB_X19_Y10_N8
\u_Datapath|u_Data_Memory|w_Memory~1324feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1324feeder_combout\ = \u_Datapath|u_Register_File|Mux60~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux60~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1324feeder_combout\);

-- Location: FF_X19_Y10_N9
\u_Datapath|u_Data_Memory|w_Memory~1324\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1324feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9652_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1324_q\);

-- Location: FF_X17_Y17_N19
\u_Datapath|u_Data_Memory|w_Memory~300\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux60~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9696_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~300_q\);

-- Location: FF_X17_Y17_N17
\u_Datapath|u_Data_Memory|w_Memory~812\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux60~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9682_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~812_q\);

-- Location: LCCOMB_X17_Y17_N16
\u_Datapath|u_Data_Memory|w_Memory~8442\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8442_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_ALU|Add0~101_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~1836_q\)) # (!\u_Datapath|u_ALU|Add0~101_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~812_q\))))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_ALU|Add0~101_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1836_q\,
	datab => \u_Datapath|u_ALU|Add0~99_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~812_q\,
	datad => \u_Datapath|u_ALU|Add0~101_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8442_combout\);

-- Location: LCCOMB_X17_Y17_N18
\u_Datapath|u_Data_Memory|w_Memory~8443\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8443_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8442_combout\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8442_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1324_q\)) # (!\u_Datapath|u_Data_Memory|w_Memory~8442_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~300_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~99_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1324_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~300_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8442_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8443_combout\);

-- Location: LCCOMB_X17_Y15_N4
\u_Datapath|u_Data_Memory|w_Memory~8444\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8444_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & (\u_Datapath|u_ALU|Add0~93_combout\)) # (!\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_ALU|Add0~93_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~8441_combout\)) # (!\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8443_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_ALU|Add0~93_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~8441_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8443_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8444_combout\);

-- Location: LCCOMB_X20_Y14_N6
\u_Datapath|u_Data_Memory|w_Memory~9719\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9719_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & (\u_Datapath|u_ALU|Add0~97_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~9647_combout\ & \u_Datapath|u_Data_Memory|w_Memory~9678_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~95_combout\,
	datab => \u_Datapath|u_ALU|Add0~97_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9647_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9678_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9719_combout\);

-- Location: FF_X15_Y12_N31
\u_Datapath|u_Data_Memory|w_Memory~1932\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux60~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9719_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1932_q\);

-- Location: FF_X15_Y12_N25
\u_Datapath|u_Data_Memory|w_Memory~396\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux60~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9697_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~396_q\);

-- Location: LCCOMB_X15_Y12_N24
\u_Datapath|u_Data_Memory|w_Memory~8445\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8445_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_ALU|Add0~101_combout\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_ALU|Add0~101_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1420_q\)) # (!\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~396_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1420_q\,
	datab => \u_Datapath|u_ALU|Add0~99_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~396_q\,
	datad => \u_Datapath|u_ALU|Add0~101_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8445_combout\);

-- Location: LCCOMB_X15_Y12_N30
\u_Datapath|u_Data_Memory|w_Memory~8446\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8446_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8445_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1932_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8445_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~908_q\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8445_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~908_q\,
	datab => \u_Datapath|u_ALU|Add0~99_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1932_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8445_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8446_combout\);

-- Location: LCCOMB_X18_Y10_N18
\u_Datapath|u_Data_Memory|w_Memory~1868feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1868feeder_combout\ = \u_Datapath|u_Register_File|Mux60~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux60~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1868feeder_combout\);

-- Location: FF_X18_Y10_N19
\u_Datapath|u_Data_Memory|w_Memory~1868\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1868feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9717_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1868_q\);

-- Location: FF_X17_Y10_N9
\u_Datapath|u_Data_Memory|w_Memory~844\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux60~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9680_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~844_q\);

-- Location: FF_X18_Y10_N25
\u_Datapath|u_Data_Memory|w_Memory~332\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux60~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9695_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~332_q\);

-- Location: LCCOMB_X18_Y10_N24
\u_Datapath|u_Data_Memory|w_Memory~8438\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8438_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_ALU|Add0~101_combout\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_ALU|Add0~101_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1356_q\)) # (!\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~332_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1356_q\,
	datab => \u_Datapath|u_ALU|Add0~99_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~332_q\,
	datad => \u_Datapath|u_ALU|Add0~101_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8438_combout\);

-- Location: LCCOMB_X17_Y10_N8
\u_Datapath|u_Data_Memory|w_Memory~8439\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8439_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8438_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~1868_q\)) # (!\u_Datapath|u_Data_Memory|w_Memory~8438_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~844_q\))))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8438_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~99_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1868_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~844_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8438_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8439_combout\);

-- Location: LCCOMB_X17_Y15_N22
\u_Datapath|u_Data_Memory|w_Memory~8447\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8447_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8444_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~8446_combout\)) # (!\u_Datapath|u_Data_Memory|w_Memory~8444_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~8439_combout\))))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~8444_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~8444_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~8446_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8439_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8447_combout\);

-- Location: LCCOMB_X22_Y11_N28
\u_Datapath|u_Data_Memory|w_Memory~1164feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1164feeder_combout\ = \u_Datapath|u_Register_File|Mux60~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux60~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1164feeder_combout\);

-- Location: FF_X22_Y11_N29
\u_Datapath|u_Data_Memory|w_Memory~1164\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1164feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9665_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1164_q\);

-- Location: FF_X20_Y11_N9
\u_Datapath|u_Data_Memory|w_Memory~140\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux60~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9707_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~140_q\);

-- Location: LCCOMB_X20_Y11_N8
\u_Datapath|u_Data_Memory|w_Memory~8455\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8455_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1164_q\) # ((\u_Datapath|u_ALU|Add0~99_combout\)))) # (!\u_Datapath|u_ALU|Add0~101_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~140_q\ & !\u_Datapath|u_ALU|Add0~99_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~101_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1164_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~140_q\,
	datad => \u_Datapath|u_ALU|Add0~99_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8455_combout\);

-- Location: FF_X20_Y11_N31
\u_Datapath|u_Data_Memory|w_Memory~1676\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux60~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9723_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1676_q\);

-- Location: LCCOMB_X20_Y11_N30
\u_Datapath|u_Data_Memory|w_Memory~8456\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8456_combout\ = (\u_Datapath|u_Data_Memory|w_Memory~8455_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~1676_q\) # (!\u_Datapath|u_ALU|Add0~99_combout\)))) # (!\u_Datapath|u_Data_Memory|w_Memory~8455_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~652_q\ & ((\u_Datapath|u_ALU|Add0~99_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~652_q\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~8455_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1676_q\,
	datad => \u_Datapath|u_ALU|Add0~99_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8456_combout\);

-- Location: LCCOMB_X21_Y11_N4
\u_Datapath|u_Data_Memory|w_Memory~1068feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1068feeder_combout\ = \u_Datapath|u_Register_File|Mux60~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux60~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1068feeder_combout\);

-- Location: FF_X21_Y11_N5
\u_Datapath|u_Data_Memory|w_Memory~1068\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1068feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9664_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1068_q\);

-- Location: FF_X17_Y12_N29
\u_Datapath|u_Data_Memory|w_Memory~44\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux60~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9706_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~44_q\);

-- Location: LCCOMB_X13_Y12_N26
\u_Datapath|u_Data_Memory|w_Memory~1580feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1580feeder_combout\ = \u_Datapath|u_Register_File|Mux60~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux60~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1580feeder_combout\);

-- Location: FF_X13_Y12_N27
\u_Datapath|u_Data_Memory|w_Memory~1580\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1580feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9722_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1580_q\);

-- Location: FF_X17_Y12_N11
\u_Datapath|u_Data_Memory|w_Memory~556\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux60~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9688_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~556_q\);

-- Location: LCCOMB_X17_Y12_N10
\u_Datapath|u_Data_Memory|w_Memory~8452\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8452_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_ALU|Add0~101_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~1580_q\)) # (!\u_Datapath|u_ALU|Add0~101_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~556_q\))))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_ALU|Add0~101_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~99_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1580_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~556_q\,
	datad => \u_Datapath|u_ALU|Add0~101_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8452_combout\);

-- Location: LCCOMB_X17_Y12_N28
\u_Datapath|u_Data_Memory|w_Memory~8453\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8453_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8452_combout\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8452_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1068_q\)) # (!\u_Datapath|u_Data_Memory|w_Memory~8452_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~44_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~99_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1068_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~44_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8452_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8453_combout\);

-- Location: FF_X18_Y12_N29
\u_Datapath|u_Data_Memory|w_Memory~108\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux60~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9704_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~108_q\);

-- Location: FF_X18_Y12_N19
\u_Datapath|u_Data_Memory|w_Memory~620\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux60~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9685_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~620_q\);

-- Location: LCCOMB_X18_Y12_N18
\u_Datapath|u_Data_Memory|w_Memory~8450\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8450_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_ALU|Add0~101_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~1644_q\)) # (!\u_Datapath|u_ALU|Add0~101_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~620_q\))))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_ALU|Add0~101_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1644_q\,
	datab => \u_Datapath|u_ALU|Add0~99_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~620_q\,
	datad => \u_Datapath|u_ALU|Add0~101_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8450_combout\);

-- Location: LCCOMB_X18_Y12_N28
\u_Datapath|u_Data_Memory|w_Memory~8451\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8451_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8450_combout\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8450_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1132_q\)) # (!\u_Datapath|u_Data_Memory|w_Memory~8450_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~108_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1132_q\,
	datab => \u_Datapath|u_ALU|Add0~99_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~108_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8450_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8451_combout\);

-- Location: LCCOMB_X17_Y15_N8
\u_Datapath|u_Data_Memory|w_Memory~8454\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8454_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & (\u_Datapath|u_ALU|Add0~93_combout\)) # (!\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_ALU|Add0~93_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~8451_combout\))) # (!\u_Datapath|u_ALU|Add0~93_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~8453_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_ALU|Add0~93_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~8453_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8451_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8454_combout\);

-- Location: LCCOMB_X19_Y9_N12
\u_Datapath|u_Data_Memory|w_Memory~1612feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1612feeder_combout\ = \u_Datapath|u_Register_File|Mux60~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux60~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1612feeder_combout\);

-- Location: LCCOMB_X16_Y15_N24
\u_Datapath|u_Data_Memory|w_Memory~9721\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9721_combout\ = (!\u_Datapath|u_ALU|Add0~101_combout\ & (\u_Datapath|u_ALU|Add0~95_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~9647_combout\ & \u_Datapath|u_Data_Memory|w_Memory~9671_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~101_combout\,
	datab => \u_Datapath|u_ALU|Add0~95_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9647_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9671_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9721_combout\);

-- Location: FF_X19_Y9_N13
\u_Datapath|u_Data_Memory|w_Memory~1612\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1612feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9721_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1612_q\);

-- Location: LCCOMB_X19_Y9_N14
\u_Datapath|u_Data_Memory|w_Memory~76feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~76feeder_combout\ = \u_Datapath|u_Register_File|Mux60~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux60~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~76feeder_combout\);

-- Location: FF_X19_Y9_N15
\u_Datapath|u_Data_Memory|w_Memory~76\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~76feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9705_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~76_q\);

-- Location: LCCOMB_X18_Y9_N0
\u_Datapath|u_Data_Memory|w_Memory~8448\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8448_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_ALU|Add0~101_combout\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_ALU|Add0~101_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1100_q\)) # (!\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~76_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1100_q\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~76_q\,
	datac => \u_Datapath|u_ALU|Add0~99_combout\,
	datad => \u_Datapath|u_ALU|Add0~101_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8448_combout\);

-- Location: LCCOMB_X18_Y9_N10
\u_Datapath|u_Data_Memory|w_Memory~8449\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8449_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8448_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1612_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8448_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~588_q\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8448_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~588_q\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1612_q\,
	datac => \u_Datapath|u_ALU|Add0~99_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8448_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8449_combout\);

-- Location: LCCOMB_X17_Y15_N10
\u_Datapath|u_Data_Memory|w_Memory~8457\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8457_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8454_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~8456_combout\)) # (!\u_Datapath|u_Data_Memory|w_Memory~8454_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~8449_combout\))))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8454_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~8456_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~8454_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8449_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8457_combout\);

-- Location: LCCOMB_X17_Y15_N16
\u_Datapath|u_Data_Memory|w_Memory~8458\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8458_combout\ = (\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_ALU|Add0~95_combout\) # ((\u_Datapath|u_Data_Memory|w_Memory~8447_combout\)))) # (!\u_Datapath|u_ALU|Add0~97_combout\ & 
-- (!\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8457_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~97_combout\,
	datab => \u_Datapath|u_ALU|Add0~95_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~8447_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8457_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8458_combout\);

-- Location: LCCOMB_X17_Y15_N18
\u_Datapath|u_Data_Memory|w_Memory~8469\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8469_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8458_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~8468_combout\)) # (!\u_Datapath|u_Data_Memory|w_Memory~8458_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~8437_combout\))))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8458_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~95_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~8468_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~8437_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8458_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8469_combout\);

-- Location: LCCOMB_X17_Y15_N26
\u_Datapath|u_Mux_Register_File|o_DOUT[3]~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Mux_Register_File|o_DOUT[3]~6_combout\ = (\u_Control|Equal4~0_combout\ & (\u_Datapath|u_ALU|Add0~97_combout\)) # (!\u_Control|Equal4~0_combout\ & (((!\u_Datapath|u_Data_Memory|w_Memory~8343_combout\ & 
-- \u_Datapath|u_Data_Memory|w_Memory~8469_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~97_combout\,
	datab => \u_Control|Equal4~0_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~8343_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8469_combout\,
	combout => \u_Datapath|u_Mux_Register_File|o_DOUT[3]~6_combout\);

-- Location: FF_X18_Y15_N21
\u_Datapath|u_Register_File|w_Register_File[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Mux_Register_File|o_DOUT[3]~6_combout\,
	clrn => \ALT_INV_i_Rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \u_Datapath|u_Register_File|w_Register_File[0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Register_File|w_Register_File[0][3]~q\);

-- Location: LCCOMB_X20_Y15_N28
\u_Datapath|u_Register_File|Mux57~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Register_File|Mux57~1_combout\ = (\u_Datapath|u_Register_File|w_Register_File[0][0]~0_combout\ & (((!\u_Datapath|u_Mux_ALU_B|o_DOUT[1]~0_combout\ & \u_Datapath|u_Register_File|w_Register_File[0][6]~q\)))) # 
-- (!\u_Datapath|u_Register_File|w_Register_File[0][0]~0_combout\ & (\u_Datapath|u_Register_File|Mux57~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Register_File|Mux57~0_combout\,
	datab => \u_Datapath|u_Mux_ALU_B|o_DOUT[1]~0_combout\,
	datac => \u_Datapath|u_Register_File|w_Register_File[0][6]~q\,
	datad => \u_Datapath|u_Register_File|w_Register_File[0][0]~0_combout\,
	combout => \u_Datapath|u_Register_File|Mux57~1_combout\);

-- Location: LCCOMB_X19_Y21_N0
\u_Datapath|u_Data_Memory|w_Memory~2031feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~2031feeder_combout\ = \u_Datapath|u_Register_File|Mux57~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux57~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~2031feeder_combout\);

-- Location: FF_X19_Y21_N1
\u_Datapath|u_Data_Memory|w_Memory~2031\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~2031feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9725_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~2031_q\);

-- Location: FF_X24_Y13_N17
\u_Datapath|u_Data_Memory|w_Memory~2063\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux57~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9727_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~2063_q\);

-- Location: FF_X25_Y17_N29
\u_Datapath|u_Data_Memory|w_Memory~1967\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux57~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9726_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1967_q\);

-- Location: LCCOMB_X25_Y17_N28
\u_Datapath|u_Data_Memory|w_Memory~8592\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8592_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1999_q\) # ((\u_Datapath|u_ALU|Add0~93_combout\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~1967_q\ & !\u_Datapath|u_ALU|Add0~93_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1999_q\,
	datab => \u_Datapath|u_ALU|Add0~91_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1967_q\,
	datad => \u_Datapath|u_ALU|Add0~93_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8592_combout\);

-- Location: LCCOMB_X24_Y13_N16
\u_Datapath|u_Data_Memory|w_Memory~8593\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8593_combout\ = (\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8592_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~2063_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8592_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~2031_q\)))) # (!\u_Datapath|u_ALU|Add0~93_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8592_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~93_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~2031_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~2063_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8592_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8593_combout\);

-- Location: FF_X14_Y13_N3
\u_Datapath|u_Data_Memory|w_Memory~1679\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux57~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9723_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1679_q\);

-- Location: LCCOMB_X13_Y19_N8
\u_Datapath|u_Data_Memory|w_Memory~1647feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1647feeder_combout\ = \u_Datapath|u_Register_File|Mux57~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux57~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1647feeder_combout\);

-- Location: FF_X13_Y19_N9
\u_Datapath|u_Data_Memory|w_Memory~1647\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1647feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9720_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1647_q\);

-- Location: FF_X18_Y13_N21
\u_Datapath|u_Data_Memory|w_Memory~1583\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux57~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9722_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1583_q\);

-- Location: LCCOMB_X18_Y13_N20
\u_Datapath|u_Data_Memory|w_Memory~8589\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8589_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & (((\u_Datapath|u_ALU|Add0~93_combout\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_ALU|Add0~93_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1647_q\)) # (!\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1583_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1647_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1583_q\,
	datad => \u_Datapath|u_ALU|Add0~93_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8589_combout\);

-- Location: LCCOMB_X14_Y13_N2
\u_Datapath|u_Data_Memory|w_Memory~8590\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8590_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8589_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1679_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8589_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1615_q\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8589_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1615_q\,
	datab => \u_Datapath|u_ALU|Add0~91_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1679_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8589_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8590_combout\);

-- Location: LCCOMB_X23_Y11_N30
\u_Datapath|u_Data_Memory|w_Memory~1775feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1775feeder_combout\ = \u_Datapath|u_Register_File|Mux57~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux57~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1775feeder_combout\);

-- Location: FF_X23_Y11_N31
\u_Datapath|u_Data_Memory|w_Memory~1775\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1775feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9713_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1775_q\);

-- Location: FF_X24_Y11_N21
\u_Datapath|u_Data_Memory|w_Memory~1807\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux57~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9715_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1807_q\);

-- Location: LCCOMB_X23_Y12_N12
\u_Datapath|u_Data_Memory|w_Memory~1743feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1743feeder_combout\ = \u_Datapath|u_Register_File|Mux57~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux57~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1743feeder_combout\);

-- Location: FF_X23_Y12_N13
\u_Datapath|u_Data_Memory|w_Memory~1743\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1743feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9712_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1743_q\);

-- Location: FF_X24_Y11_N7
\u_Datapath|u_Data_Memory|w_Memory~1711\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux57~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9714_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1711_q\);

-- Location: LCCOMB_X24_Y11_N6
\u_Datapath|u_Data_Memory|w_Memory~8587\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8587_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1743_q\) # ((\u_Datapath|u_ALU|Add0~93_combout\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~1711_q\ & !\u_Datapath|u_ALU|Add0~93_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1743_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1711_q\,
	datad => \u_Datapath|u_ALU|Add0~93_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8587_combout\);

-- Location: LCCOMB_X24_Y11_N20
\u_Datapath|u_Data_Memory|w_Memory~8588\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8588_combout\ = (\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8587_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1807_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8587_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1775_q\)))) # (!\u_Datapath|u_ALU|Add0~93_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8587_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~93_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1775_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1807_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8587_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8588_combout\);

-- Location: LCCOMB_X14_Y13_N20
\u_Datapath|u_Data_Memory|w_Memory~8591\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8591_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8588_combout\) # (\u_Datapath|u_ALU|Add0~97_combout\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~8590_combout\ & ((!\u_Datapath|u_ALU|Add0~97_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~95_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~8590_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~8588_combout\,
	datad => \u_Datapath|u_ALU|Add0~97_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8591_combout\);

-- Location: LCCOMB_X14_Y13_N26
\u_Datapath|u_Data_Memory|w_Memory~8594\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8594_combout\ = (\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8591_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8593_combout\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8591_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~8586_combout\)))) # (!\u_Datapath|u_ALU|Add0~97_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8591_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~8586_combout\,
	datab => \u_Datapath|u_ALU|Add0~97_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~8593_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8591_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8594_combout\);

-- Location: LCCOMB_X22_Y10_N14
\u_Datapath|u_Data_Memory|w_Memory~1295feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1295feeder_combout\ = \u_Datapath|u_Register_File|Mux57~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux57~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1295feeder_combout\);

-- Location: FF_X22_Y10_N15
\u_Datapath|u_Data_Memory|w_Memory~1295\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1295feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9660_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1295_q\);

-- Location: FF_X22_Y10_N29
\u_Datapath|u_Data_Memory|w_Memory~1551\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux57~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9669_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1551_q\);

-- Location: FF_X22_Y11_N19
\u_Datapath|u_Data_Memory|w_Memory~1167\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux57~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9665_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1167_q\);

-- Location: LCCOMB_X22_Y11_N24
\u_Datapath|u_Data_Memory|w_Memory~1423feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1423feeder_combout\ = \u_Datapath|u_Register_File|Mux57~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux57~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1423feeder_combout\);

-- Location: FF_X22_Y11_N25
\u_Datapath|u_Data_Memory|w_Memory~1423\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1423feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9653_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1423_q\);

-- Location: LCCOMB_X22_Y11_N18
\u_Datapath|u_Data_Memory|w_Memory~8571\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8571_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & (\u_Datapath|u_ALU|Add0~97_combout\)) # (!\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1423_q\))) 
-- # (!\u_Datapath|u_ALU|Add0~97_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~1167_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~95_combout\,
	datab => \u_Datapath|u_ALU|Add0~97_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1167_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~1423_q\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8571_combout\);

-- Location: LCCOMB_X22_Y10_N28
\u_Datapath|u_Data_Memory|w_Memory~8572\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8572_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8571_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1551_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8571_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1295_q\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8571_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~95_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1295_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1551_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8571_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8572_combout\);

-- Location: LCCOMB_X14_Y17_N10
\u_Datapath|u_Data_Memory|w_Memory~1231feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1231feeder_combout\ = \u_Datapath|u_Register_File|Mux57~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux57~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1231feeder_combout\);

-- Location: FF_X14_Y17_N11
\u_Datapath|u_Data_Memory|w_Memory~1231\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1231feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9655_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1231_q\);

-- Location: FF_X18_Y17_N27
\u_Datapath|u_Data_Memory|w_Memory~1487\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux57~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9666_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1487_q\);

-- Location: LCCOMB_X25_Y14_N22
\u_Datapath|u_Data_Memory|w_Memory~1359feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1359feeder_combout\ = \u_Datapath|u_Register_File|Mux57~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux57~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1359feeder_combout\);

-- Location: LCCOMB_X16_Y16_N2
\u_Datapath|u_Data_Memory|w_Memory~9650\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9650_combout\ = (\u_Datapath|u_Data_Memory|w_Memory~9760_combout\ & (!\u_Datapath|u_ALU|Add0~97_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~9649_combout\ & \u_Datapath|u_Data_Memory|w_Memory~9647_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~9760_combout\,
	datab => \u_Datapath|u_ALU|Add0~97_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9649_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9647_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9650_combout\);

-- Location: FF_X25_Y14_N23
\u_Datapath|u_Data_Memory|w_Memory~1359\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1359feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9650_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1359_q\);

-- Location: FF_X18_Y17_N25
\u_Datapath|u_Data_Memory|w_Memory~1103\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux57~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9663_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1103_q\);

-- Location: LCCOMB_X18_Y17_N24
\u_Datapath|u_Data_Memory|w_Memory~8566\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8566_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & (((\u_Datapath|u_ALU|Add0~97_combout\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_ALU|Add0~97_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1359_q\)) # (!\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1103_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~95_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1359_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1103_q\,
	datad => \u_Datapath|u_ALU|Add0~97_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8566_combout\);

-- Location: LCCOMB_X18_Y17_N26
\u_Datapath|u_Data_Memory|w_Memory~8567\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8567_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8566_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1487_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8566_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1231_q\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8566_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~95_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1231_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1487_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8566_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8567_combout\);

-- Location: LCCOMB_X19_Y20_N28
\u_Datapath|u_Data_Memory|w_Memory~8570\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8570_combout\ = (\u_Datapath|u_ALU|Add0~93_combout\ & (((\u_Datapath|u_ALU|Add0~91_combout\)))) # (!\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_ALU|Add0~91_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~8567_combout\))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~8569_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~8569_combout\,
	datab => \u_Datapath|u_ALU|Add0~93_combout\,
	datac => \u_Datapath|u_ALU|Add0~91_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8567_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8570_combout\);

-- Location: LCCOMB_X19_Y20_N26
\u_Datapath|u_Data_Memory|w_Memory~8573\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8573_combout\ = (\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8570_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8572_combout\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8570_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~8565_combout\)))) # (!\u_Datapath|u_ALU|Add0~93_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8570_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~8565_combout\,
	datab => \u_Datapath|u_ALU|Add0~93_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~8572_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8570_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8573_combout\);

-- Location: LCCOMB_X12_Y16_N12
\u_Datapath|u_Data_Memory|w_Memory~271feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~271feeder_combout\ = \u_Datapath|u_Register_File|Mux57~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux57~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~271feeder_combout\);

-- Location: FF_X12_Y16_N13
\u_Datapath|u_Data_Memory|w_Memory~271\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~271feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9702_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~271_q\);

-- Location: FF_X12_Y15_N23
\u_Datapath|u_Data_Memory|w_Memory~527\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux57~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9711_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~527_q\);

-- Location: LCCOMB_X12_Y13_N12
\u_Datapath|u_Data_Memory|w_Memory~399feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~399feeder_combout\ = \u_Datapath|u_Register_File|Mux57~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux57~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~399feeder_combout\);

-- Location: FF_X12_Y13_N13
\u_Datapath|u_Data_Memory|w_Memory~399\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~399feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9697_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~399_q\);

-- Location: FF_X12_Y15_N25
\u_Datapath|u_Data_Memory|w_Memory~143\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux57~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9707_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~143_q\);

-- Location: LCCOMB_X12_Y15_N24
\u_Datapath|u_Data_Memory|w_Memory~8581\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8581_combout\ = (\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~399_q\) # ((\u_Datapath|u_ALU|Add0~95_combout\)))) # (!\u_Datapath|u_ALU|Add0~97_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~143_q\ & !\u_Datapath|u_ALU|Add0~95_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~97_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~399_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~143_q\,
	datad => \u_Datapath|u_ALU|Add0~95_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8581_combout\);

-- Location: LCCOMB_X12_Y15_N22
\u_Datapath|u_Data_Memory|w_Memory~8582\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8582_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8581_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~527_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8581_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~271_q\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8581_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~95_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~271_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~527_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8581_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8582_combout\);

-- Location: FF_X15_Y16_N5
\u_Datapath|u_Data_Memory|w_Memory~431\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux57~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9710_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~431_q\);

-- Location: LCCOMB_X13_Y16_N26
\u_Datapath|u_Data_Memory|w_Memory~175feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~175feeder_combout\ = \u_Datapath|u_Register_File|Mux57~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux57~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~175feeder_combout\);

-- Location: FF_X13_Y16_N27
\u_Datapath|u_Data_Memory|w_Memory~175\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~175feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9701_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~175_q\);

-- Location: FF_X15_Y16_N3
\u_Datapath|u_Data_Memory|w_Memory~47\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux57~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9706_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~47_q\);

-- Location: LCCOMB_X15_Y16_N2
\u_Datapath|u_Data_Memory|w_Memory~8578\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8578_combout\ = (\u_Datapath|u_ALU|Add0~97_combout\ & (((\u_Datapath|u_ALU|Add0~95_combout\)))) # (!\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_ALU|Add0~95_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~175_q\)) 
-- # (!\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~47_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~97_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~175_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~47_q\,
	datad => \u_Datapath|u_ALU|Add0~95_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8578_combout\);

-- Location: LCCOMB_X15_Y16_N4
\u_Datapath|u_Data_Memory|w_Memory~8579\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8579_combout\ = (\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8578_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~431_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8578_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~303_q\)))) # (!\u_Datapath|u_ALU|Add0~97_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8578_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~303_q\,
	datab => \u_Datapath|u_ALU|Add0~97_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~431_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8578_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8579_combout\);

-- Location: FF_X12_Y18_N27
\u_Datapath|u_Data_Memory|w_Memory~463\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux57~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9708_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~463_q\);

-- Location: LCCOMB_X13_Y18_N22
\u_Datapath|u_Data_Memory|w_Memory~335feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~335feeder_combout\ = \u_Datapath|u_Register_File|Mux57~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux57~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~335feeder_combout\);

-- Location: FF_X13_Y18_N23
\u_Datapath|u_Data_Memory|w_Memory~335\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~335feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9695_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~335_q\);

-- Location: FF_X12_Y18_N29
\u_Datapath|u_Data_Memory|w_Memory~79\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux57~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9705_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~79_q\);

-- Location: LCCOMB_X12_Y18_N28
\u_Datapath|u_Data_Memory|w_Memory~8576\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8576_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & (((\u_Datapath|u_ALU|Add0~97_combout\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_ALU|Add0~97_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~335_q\)) 
-- # (!\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~79_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~95_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~335_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~79_q\,
	datad => \u_Datapath|u_ALU|Add0~97_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8576_combout\);

-- Location: LCCOMB_X12_Y18_N26
\u_Datapath|u_Data_Memory|w_Memory~8577\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8577_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8576_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~463_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8576_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~207_q\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8576_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~207_q\,
	datab => \u_Datapath|u_ALU|Add0~95_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~463_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8576_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8577_combout\);

-- Location: LCCOMB_X19_Y20_N0
\u_Datapath|u_Data_Memory|w_Memory~8580\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8580_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_ALU|Add0~93_combout\) # ((\u_Datapath|u_Data_Memory|w_Memory~8577_combout\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & 
-- (!\u_Datapath|u_ALU|Add0~93_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~8579_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_ALU|Add0~93_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~8579_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8577_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8580_combout\);

-- Location: LCCOMB_X19_Y20_N18
\u_Datapath|u_Data_Memory|w_Memory~8583\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8583_combout\ = (\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8580_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8582_combout\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8580_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~8575_combout\)))) # (!\u_Datapath|u_ALU|Add0~93_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8580_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~8575_combout\,
	datab => \u_Datapath|u_ALU|Add0~93_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~8582_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8580_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8583_combout\);

-- Location: LCCOMB_X19_Y20_N8
\u_Datapath|u_Data_Memory|w_Memory~8584\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8584_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_ALU|Add0~99_combout\) # ((\u_Datapath|u_Data_Memory|w_Memory~8573_combout\)))) # (!\u_Datapath|u_ALU|Add0~101_combout\ & 
-- (!\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8583_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~101_combout\,
	datab => \u_Datapath|u_ALU|Add0~99_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~8573_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8583_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8584_combout\);

-- Location: LCCOMB_X16_Y17_N10
\u_Datapath|u_Data_Memory|w_Memory~879feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~879feeder_combout\ = \u_Datapath|u_Register_File|Mux57~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux57~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~879feeder_combout\);

-- Location: FF_X16_Y17_N11
\u_Datapath|u_Data_Memory|w_Memory~879\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~879feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9679_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~879_q\);

-- Location: FF_X17_Y21_N31
\u_Datapath|u_Data_Memory|w_Memory~1007\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux57~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9691_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1007_q\);

-- Location: LCCOMB_X17_Y21_N30
\u_Datapath|u_Data_Memory|w_Memory~8557\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8557_combout\ = (\u_Datapath|u_Data_Memory|w_Memory~8556_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~1007_q\) # (!\u_Datapath|u_ALU|Add0~97_combout\)))) # (!\u_Datapath|u_Data_Memory|w_Memory~8556_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~879_q\ & ((\u_Datapath|u_ALU|Add0~97_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~8556_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~879_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1007_q\,
	datad => \u_Datapath|u_ALU|Add0~97_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8557_combout\);

-- Location: FF_X22_Y19_N15
\u_Datapath|u_Data_Memory|w_Memory~943\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux57~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9692_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~943_q\);

-- Location: FF_X22_Y19_N9
\u_Datapath|u_Data_Memory|w_Memory~559\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux57~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9688_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~559_q\);

-- Location: LCCOMB_X14_Y21_N20
\u_Datapath|u_Data_Memory|w_Memory~687feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~687feeder_combout\ = \u_Datapath|u_Register_File|Mux57~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux57~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~687feeder_combout\);

-- Location: FF_X14_Y21_N21
\u_Datapath|u_Data_Memory|w_Memory~687\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~687feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9676_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~687_q\);

-- Location: LCCOMB_X22_Y19_N8
\u_Datapath|u_Data_Memory|w_Memory~8558\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8558_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_ALU|Add0~97_combout\) # ((\u_Datapath|u_Data_Memory|w_Memory~687_q\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & (!\u_Datapath|u_ALU|Add0~97_combout\ 
-- & (\u_Datapath|u_Data_Memory|w_Memory~559_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~95_combout\,
	datab => \u_Datapath|u_ALU|Add0~97_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~559_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~687_q\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8558_combout\);

-- Location: LCCOMB_X22_Y19_N14
\u_Datapath|u_Data_Memory|w_Memory~8559\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8559_combout\ = (\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8558_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~943_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8558_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~815_q\)))) # (!\u_Datapath|u_ALU|Add0~97_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8558_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~815_q\,
	datab => \u_Datapath|u_ALU|Add0~97_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~943_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8558_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8559_combout\);

-- Location: LCCOMB_X19_Y20_N20
\u_Datapath|u_Data_Memory|w_Memory~8560\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8560_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & (\u_Datapath|u_ALU|Add0~93_combout\)) # (!\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_ALU|Add0~93_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~8557_combout\)) # (!\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8559_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_ALU|Add0~93_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~8557_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8559_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8560_combout\);

-- Location: FF_X20_Y15_N29
\u_Datapath|u_Data_Memory|w_Memory~719\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Register_File|Mux57~1_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9672_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~719_q\);

-- Location: FF_X20_Y22_N19
\u_Datapath|u_Data_Memory|w_Memory~975\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux57~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9690_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~975_q\);

-- Location: FF_X20_Y22_N13
\u_Datapath|u_Data_Memory|w_Memory~591\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux57~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9687_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~591_q\);

-- Location: LCCOMB_X20_Y22_N12
\u_Datapath|u_Data_Memory|w_Memory~8554\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8554_combout\ = (\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~847_q\) # ((\u_Datapath|u_ALU|Add0~95_combout\)))) # (!\u_Datapath|u_ALU|Add0~97_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~591_q\ & !\u_Datapath|u_ALU|Add0~95_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~847_q\,
	datab => \u_Datapath|u_ALU|Add0~97_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~591_q\,
	datad => \u_Datapath|u_ALU|Add0~95_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8554_combout\);

-- Location: LCCOMB_X20_Y22_N18
\u_Datapath|u_Data_Memory|w_Memory~8555\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8555_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8554_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~975_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8554_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~719_q\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8554_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~95_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~719_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~975_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8554_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8555_combout\);

-- Location: FF_X14_Y10_N29
\u_Datapath|u_Data_Memory|w_Memory~1039\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux57~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9693_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1039_q\);

-- Location: LCCOMB_X15_Y10_N28
\u_Datapath|u_Data_Memory|w_Memory~911feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~911feeder_combout\ = \u_Datapath|u_Register_File|Mux57~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux57~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~911feeder_combout\);

-- Location: FF_X15_Y10_N29
\u_Datapath|u_Data_Memory|w_Memory~911\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~911feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9683_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~911_q\);

-- Location: FF_X15_Y10_N27
\u_Datapath|u_Data_Memory|w_Memory~655\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux57~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9689_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~655_q\);

-- Location: LCCOMB_X15_Y10_N26
\u_Datapath|u_Data_Memory|w_Memory~8561\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8561_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & (((\u_Datapath|u_ALU|Add0~97_combout\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_ALU|Add0~97_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~911_q\)) 
-- # (!\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~655_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~95_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~911_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~655_q\,
	datad => \u_Datapath|u_ALU|Add0~97_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8561_combout\);

-- Location: LCCOMB_X14_Y10_N28
\u_Datapath|u_Data_Memory|w_Memory~8562\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8562_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8561_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1039_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8561_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~783_q\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8561_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~783_q\,
	datab => \u_Datapath|u_ALU|Add0~95_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1039_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8561_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8562_combout\);

-- Location: LCCOMB_X19_Y20_N2
\u_Datapath|u_Data_Memory|w_Memory~8563\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8563_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8560_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8562_combout\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8560_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~8555_combout\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~8560_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~8560_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~8555_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8562_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8563_combout\);

-- Location: LCCOMB_X19_Y20_N6
\u_Datapath|u_Data_Memory|w_Memory~8595\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8595_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8584_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~8594_combout\)) # (!\u_Datapath|u_Data_Memory|w_Memory~8584_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~8563_combout\))))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8584_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~99_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~8594_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~8584_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8563_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8595_combout\);

-- Location: LCCOMB_X19_Y20_N4
\u_Datapath|u_Mux_Register_File|o_DOUT[6]~34\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Mux_Register_File|o_DOUT[6]~34_combout\ = (\u_Datapath|u_ALU|Add0~103_combout\ & (\u_Control|Equal4~0_combout\)) # (!\u_Datapath|u_ALU|Add0~103_combout\ & (!\u_Control|Equal4~0_combout\ & (!\u_Datapath|u_ALU|Add0~105_combout\ & 
-- \u_Datapath|u_Data_Memory|w_Memory~8595_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~103_combout\,
	datab => \u_Control|Equal4~0_combout\,
	datac => \u_Datapath|u_ALU|Add0~105_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8595_combout\,
	combout => \u_Datapath|u_Mux_Register_File|o_DOUT[6]~34_combout\);

-- Location: LCCOMB_X19_Y20_N22
\u_Datapath|u_Register_File|w_Register_File[0][6]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Register_File|w_Register_File[0][6]~feeder_combout\ = \u_Datapath|u_Mux_Register_File|o_DOUT[6]~34_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Mux_Register_File|o_DOUT[6]~34_combout\,
	combout => \u_Datapath|u_Register_File|w_Register_File[0][6]~feeder_combout\);

-- Location: FF_X19_Y20_N23
\u_Datapath|u_Register_File|w_Register_File[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Register_File|w_Register_File[0][6]~feeder_combout\,
	clrn => \ALT_INV_i_Rst~inputclkctrl_outclk\,
	ena => \u_Datapath|u_Register_File|w_Register_File[0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Register_File|w_Register_File[0][6]~q\);

-- Location: LCCOMB_X19_Y15_N12
\u_Datapath|u_ALU|Add0~103\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_ALU|Add0~103_combout\ = ((\u_Datapath|u_ALU|Add0~180_combout\ $ (\u_Datapath|u_Register_File|w_Register_File[0][6]~q\ $ (!\u_Datapath|u_ALU|Add0~102\)))) # (GND)
-- \u_Datapath|u_ALU|Add0~104\ = CARRY((\u_Datapath|u_ALU|Add0~180_combout\ & ((\u_Datapath|u_Register_File|w_Register_File[0][6]~q\) # (!\u_Datapath|u_ALU|Add0~102\))) # (!\u_Datapath|u_ALU|Add0~180_combout\ & 
-- (\u_Datapath|u_Register_File|w_Register_File[0][6]~q\ & !\u_Datapath|u_ALU|Add0~102\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~180_combout\,
	datab => \u_Datapath|u_Register_File|w_Register_File[0][6]~q\,
	datad => VCC,
	cin => \u_Datapath|u_ALU|Add0~102\,
	combout => \u_Datapath|u_ALU|Add0~103_combout\,
	cout => \u_Datapath|u_ALU|Add0~104\);

-- Location: LCCOMB_X20_Y12_N14
\u_Datapath|u_Data_Memory|w_Memory~8343\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8343_combout\ = (\u_Datapath|u_ALU|Add0~103_combout\) # (\u_Datapath|u_ALU|Add0~105_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_Datapath|u_ALU|Add0~103_combout\,
	datad => \u_Datapath|u_ALU|Add0~105_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8343_combout\);

-- Location: LCCOMB_X17_Y16_N16
\u_Datapath|u_Data_Memory|w_Memory~491feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~491feeder_combout\ = \u_Datapath|u_Register_File|Mux61~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux61~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~491feeder_combout\);

-- Location: FF_X17_Y16_N17
\u_Datapath|u_Data_Memory|w_Memory~491\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~491feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9709_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~491_q\);

-- Location: FF_X16_Y17_N5
\u_Datapath|u_Data_Memory|w_Memory~363\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux61~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9694_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~363_q\);

-- Location: LCCOMB_X23_Y19_N22
\u_Datapath|u_Data_Memory|w_Memory~235feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~235feeder_combout\ = \u_Datapath|u_Register_File|Mux61~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux61~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~235feeder_combout\);

-- Location: FF_X23_Y19_N23
\u_Datapath|u_Data_Memory|w_Memory~235\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~235feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9700_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~235_q\);

-- Location: FF_X18_Y21_N3
\u_Datapath|u_Data_Memory|w_Memory~107\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux61~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9704_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~107_q\);

-- Location: LCCOMB_X18_Y21_N2
\u_Datapath|u_Data_Memory|w_Memory~8406\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8406_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~235_q\) # ((\u_Datapath|u_ALU|Add0~97_combout\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~107_q\ & !\u_Datapath|u_ALU|Add0~97_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~95_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~235_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~107_q\,
	datad => \u_Datapath|u_ALU|Add0~97_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8406_combout\);

-- Location: LCCOMB_X16_Y17_N4
\u_Datapath|u_Data_Memory|w_Memory~8407\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8407_combout\ = (\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8406_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~491_q\)) # (!\u_Datapath|u_Data_Memory|w_Memory~8406_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~363_q\))))) # (!\u_Datapath|u_ALU|Add0~97_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8406_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~97_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~491_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~363_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8406_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8407_combout\);

-- Location: FF_X15_Y16_N1
\u_Datapath|u_Data_Memory|w_Memory~427\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux61~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9710_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~427_q\);

-- Location: FF_X15_Y16_N11
\u_Datapath|u_Data_Memory|w_Memory~43\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux61~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9706_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~43_q\);

-- Location: LCCOMB_X15_Y16_N10
\u_Datapath|u_Data_Memory|w_Memory~8410\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8410_combout\ = (\u_Datapath|u_ALU|Add0~97_combout\ & (((\u_Datapath|u_ALU|Add0~95_combout\)))) # (!\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_ALU|Add0~95_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~171_q\)) 
-- # (!\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~43_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~171_q\,
	datab => \u_Datapath|u_ALU|Add0~97_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~43_q\,
	datad => \u_Datapath|u_ALU|Add0~95_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8410_combout\);

-- Location: LCCOMB_X15_Y16_N0
\u_Datapath|u_Data_Memory|w_Memory~8411\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8411_combout\ = (\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8410_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~427_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8410_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~299_q\)))) # (!\u_Datapath|u_ALU|Add0~97_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8410_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~299_q\,
	datab => \u_Datapath|u_ALU|Add0~97_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~427_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8410_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8411_combout\);

-- Location: LCCOMB_X12_Y20_N8
\u_Datapath|u_Data_Memory|w_Memory~203feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~203feeder_combout\ = \u_Datapath|u_Register_File|Mux61~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux61~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~203feeder_combout\);

-- Location: FF_X12_Y20_N9
\u_Datapath|u_Data_Memory|w_Memory~203\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~203feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9699_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~203_q\);

-- Location: FF_X12_Y18_N31
\u_Datapath|u_Data_Memory|w_Memory~459\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux61~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9708_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~459_q\);

-- Location: FF_X12_Y18_N1
\u_Datapath|u_Data_Memory|w_Memory~75\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux61~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9705_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~75_q\);

-- Location: LCCOMB_X12_Y18_N0
\u_Datapath|u_Data_Memory|w_Memory~8408\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8408_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & (((\u_Datapath|u_ALU|Add0~97_combout\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_ALU|Add0~97_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~331_q\)) 
-- # (!\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~75_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~331_q\,
	datab => \u_Datapath|u_ALU|Add0~95_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~75_q\,
	datad => \u_Datapath|u_ALU|Add0~97_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8408_combout\);

-- Location: LCCOMB_X12_Y18_N30
\u_Datapath|u_Data_Memory|w_Memory~8409\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8409_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8408_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~459_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8408_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~203_q\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8408_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~95_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~203_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~459_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8408_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8409_combout\);

-- Location: LCCOMB_X16_Y17_N26
\u_Datapath|u_Data_Memory|w_Memory~8412\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8412_combout\ = (\u_Datapath|u_ALU|Add0~93_combout\ & (\u_Datapath|u_ALU|Add0~91_combout\)) # (!\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_ALU|Add0~91_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~8409_combout\))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~8411_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~93_combout\,
	datab => \u_Datapath|u_ALU|Add0~91_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~8411_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8409_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8412_combout\);

-- Location: LCCOMB_X16_Y15_N10
\u_Datapath|u_Data_Memory|w_Memory~395feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~395feeder_combout\ = \u_Datapath|u_Register_File|Mux61~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux61~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~395feeder_combout\);

-- Location: FF_X16_Y15_N11
\u_Datapath|u_Data_Memory|w_Memory~395\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~395feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9697_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~395_q\);

-- Location: FF_X12_Y15_N5
\u_Datapath|u_Data_Memory|w_Memory~139\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux61~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9707_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~139_q\);

-- Location: LCCOMB_X12_Y15_N4
\u_Datapath|u_Data_Memory|w_Memory~8413\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8413_combout\ = (\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~395_q\) # ((\u_Datapath|u_ALU|Add0~95_combout\)))) # (!\u_Datapath|u_ALU|Add0~97_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~139_q\ & !\u_Datapath|u_ALU|Add0~95_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~97_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~395_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~139_q\,
	datad => \u_Datapath|u_ALU|Add0~95_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8413_combout\);

-- Location: FF_X12_Y15_N11
\u_Datapath|u_Data_Memory|w_Memory~523\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux61~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9711_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~523_q\);

-- Location: LCCOMB_X12_Y15_N10
\u_Datapath|u_Data_Memory|w_Memory~8414\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8414_combout\ = (\u_Datapath|u_Data_Memory|w_Memory~8413_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~523_q\) # (!\u_Datapath|u_ALU|Add0~95_combout\)))) # (!\u_Datapath|u_Data_Memory|w_Memory~8413_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~267_q\ & ((\u_Datapath|u_ALU|Add0~95_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~267_q\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~8413_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~523_q\,
	datad => \u_Datapath|u_ALU|Add0~95_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8414_combout\);

-- Location: LCCOMB_X16_Y17_N20
\u_Datapath|u_Data_Memory|w_Memory~8415\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8415_combout\ = (\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8412_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8414_combout\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8412_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~8407_combout\)))) # (!\u_Datapath|u_ALU|Add0~93_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8412_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~93_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~8407_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~8412_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8414_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8415_combout\);

-- Location: FF_X20_Y18_N17
\u_Datapath|u_Data_Memory|w_Memory~1419\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux61~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9653_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1419_q\);

-- Location: LCCOMB_X23_Y22_N16
\u_Datapath|u_Data_Memory|w_Memory~9648\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9648_combout\ = (\u_Datapath|u_Data_Memory|w_Memory~9647_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~9646_combout\ & (\u_Datapath|u_ALU|Add0~97_combout\ & !\u_Datapath|u_ALU|Add0~95_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~9647_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~9646_combout\,
	datac => \u_Datapath|u_ALU|Add0~97_combout\,
	datad => \u_Datapath|u_ALU|Add0~95_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9648_combout\);

-- Location: FF_X18_Y15_N7
\u_Datapath|u_Data_Memory|w_Memory~1387\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux61~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9648_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1387_q\);

-- Location: LCCOMB_X19_Y10_N2
\u_Datapath|u_Data_Memory|w_Memory~1355feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1355feeder_combout\ = \u_Datapath|u_Register_File|Mux61~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux61~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1355feeder_combout\);

-- Location: FF_X19_Y10_N3
\u_Datapath|u_Data_Memory|w_Memory~1355\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1355feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9650_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1355_q\);

-- Location: FF_X19_Y10_N1
\u_Datapath|u_Data_Memory|w_Memory~1323\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux61~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9652_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1323_q\);

-- Location: LCCOMB_X19_Y10_N0
\u_Datapath|u_Data_Memory|w_Memory~8396\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8396_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1355_q\) # ((\u_Datapath|u_ALU|Add0~93_combout\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~1323_q\ & !\u_Datapath|u_ALU|Add0~93_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1355_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1323_q\,
	datad => \u_Datapath|u_ALU|Add0~93_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8396_combout\);

-- Location: LCCOMB_X18_Y15_N6
\u_Datapath|u_Data_Memory|w_Memory~8397\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8397_combout\ = (\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8396_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~1419_q\)) # (!\u_Datapath|u_Data_Memory|w_Memory~8396_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~1387_q\))))) # (!\u_Datapath|u_ALU|Add0~93_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8396_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~93_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1419_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1387_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8396_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8397_combout\);

-- Location: FF_X23_Y20_N17
\u_Datapath|u_Data_Memory|w_Memory~1547\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux61~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9669_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1547_q\);

-- Location: FF_X24_Y20_N9
\u_Datapath|u_Data_Memory|w_Memory~1451\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux61~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9668_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1451_q\);

-- Location: LCCOMB_X24_Y20_N8
\u_Datapath|u_Data_Memory|w_Memory~8403\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8403_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & (((\u_Datapath|u_ALU|Add0~93_combout\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_ALU|Add0~93_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1515_q\)) # (!\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1451_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1515_q\,
	datab => \u_Datapath|u_ALU|Add0~91_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1451_q\,
	datad => \u_Datapath|u_ALU|Add0~93_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8403_combout\);

-- Location: LCCOMB_X23_Y20_N16
\u_Datapath|u_Data_Memory|w_Memory~8404\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8404_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8403_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1547_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8403_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1483_q\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8403_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1483_q\,
	datab => \u_Datapath|u_ALU|Add0~91_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1547_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8403_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8404_combout\);

-- Location: LCCOMB_X14_Y17_N28
\u_Datapath|u_Data_Memory|w_Memory~1291feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1291feeder_combout\ = \u_Datapath|u_Register_File|Mux61~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux61~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1291feeder_combout\);

-- Location: FF_X14_Y17_N29
\u_Datapath|u_Data_Memory|w_Memory~1291\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1291feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9660_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1291_q\);

-- Location: LCCOMB_X22_Y21_N12
\u_Datapath|u_Data_Memory|w_Memory~1259feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1259feeder_combout\ = \u_Datapath|u_Register_File|Mux61~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux61~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1259feeder_combout\);

-- Location: FF_X22_Y21_N13
\u_Datapath|u_Data_Memory|w_Memory~1259\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1259feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9657_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1259_q\);

-- Location: FF_X22_Y21_N23
\u_Datapath|u_Data_Memory|w_Memory~1195\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux61~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9658_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1195_q\);

-- Location: LCCOMB_X22_Y21_N22
\u_Datapath|u_Data_Memory|w_Memory~8398\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8398_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & (((\u_Datapath|u_ALU|Add0~93_combout\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_ALU|Add0~93_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1259_q\)) # (!\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1195_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1259_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1195_q\,
	datad => \u_Datapath|u_ALU|Add0~93_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8398_combout\);

-- Location: LCCOMB_X17_Y17_N10
\u_Datapath|u_Data_Memory|w_Memory~8399\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8399_combout\ = (\u_Datapath|u_Data_Memory|w_Memory~8398_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~1291_q\) # (!\u_Datapath|u_ALU|Add0~91_combout\)))) # (!\u_Datapath|u_Data_Memory|w_Memory~8398_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1227_q\ & ((\u_Datapath|u_ALU|Add0~91_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1227_q\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1291_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~8398_combout\,
	datad => \u_Datapath|u_ALU|Add0~91_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8399_combout\);

-- Location: LCCOMB_X17_Y13_N16
\u_Datapath|u_Data_Memory|w_Memory~1131feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1131feeder_combout\ = \u_Datapath|u_Register_File|Mux61~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux61~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1131feeder_combout\);

-- Location: FF_X17_Y13_N17
\u_Datapath|u_Data_Memory|w_Memory~1131\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1131feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9662_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1131_q\);

-- Location: FF_X17_Y13_N7
\u_Datapath|u_Data_Memory|w_Memory~1163\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux61~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9665_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1163_q\);

-- Location: FF_X13_Y12_N5
\u_Datapath|u_Data_Memory|w_Memory~1067\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux61~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9664_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1067_q\);

-- Location: LCCOMB_X13_Y12_N4
\u_Datapath|u_Data_Memory|w_Memory~8400\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8400_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1099_q\) # ((\u_Datapath|u_ALU|Add0~93_combout\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~1067_q\ & !\u_Datapath|u_ALU|Add0~93_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1099_q\,
	datab => \u_Datapath|u_ALU|Add0~91_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1067_q\,
	datad => \u_Datapath|u_ALU|Add0~93_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8400_combout\);

-- Location: LCCOMB_X17_Y13_N6
\u_Datapath|u_Data_Memory|w_Memory~8401\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8401_combout\ = (\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8400_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1163_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8400_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1131_q\)))) # (!\u_Datapath|u_ALU|Add0~93_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8400_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~93_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1131_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1163_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8400_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8401_combout\);

-- Location: LCCOMB_X16_Y17_N12
\u_Datapath|u_Data_Memory|w_Memory~8402\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8402_combout\ = (\u_Datapath|u_ALU|Add0~97_combout\ & (\u_Datapath|u_ALU|Add0~95_combout\)) # (!\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_ALU|Add0~95_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~8399_combout\)) # (!\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8401_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~97_combout\,
	datab => \u_Datapath|u_ALU|Add0~95_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~8399_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8401_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8402_combout\);

-- Location: LCCOMB_X16_Y17_N18
\u_Datapath|u_Data_Memory|w_Memory~8405\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8405_combout\ = (\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8402_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8404_combout\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8402_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~8397_combout\)))) # (!\u_Datapath|u_ALU|Add0~97_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8402_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~97_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~8397_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~8404_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8402_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8405_combout\);

-- Location: LCCOMB_X20_Y17_N2
\u_Datapath|u_Data_Memory|w_Memory~8416\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8416_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & (\u_Datapath|u_ALU|Add0~101_combout\)) # (!\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_ALU|Add0~101_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~8405_combout\))) # (!\u_Datapath|u_ALU|Add0~101_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~8415_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~99_combout\,
	datab => \u_Datapath|u_ALU|Add0~101_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~8415_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8405_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8416_combout\);

-- Location: LCCOMB_X23_Y11_N22
\u_Datapath|u_Data_Memory|w_Memory~1707feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1707feeder_combout\ = \u_Datapath|u_Register_File|Mux61~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux61~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1707feeder_combout\);

-- Location: FF_X23_Y11_N23
\u_Datapath|u_Data_Memory|w_Memory~1707\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1707feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9714_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1707_q\);

-- Location: FF_X23_Y14_N7
\u_Datapath|u_Data_Memory|w_Memory~1963\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux61~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9726_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1963_q\);

-- Location: LCCOMB_X24_Y21_N20
\u_Datapath|u_Data_Memory|w_Memory~1835feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1835feeder_combout\ = \u_Datapath|u_Register_File|Mux61~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux61~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1835feeder_combout\);

-- Location: FF_X24_Y21_N21
\u_Datapath|u_Data_Memory|w_Memory~1835\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1835feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9718_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1835_q\);

-- Location: FF_X23_Y14_N29
\u_Datapath|u_Data_Memory|w_Memory~1579\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux61~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9722_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1579_q\);

-- Location: LCCOMB_X23_Y14_N28
\u_Datapath|u_Data_Memory|w_Memory~8421\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8421_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & (((\u_Datapath|u_ALU|Add0~97_combout\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_ALU|Add0~97_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1835_q\)) # (!\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1579_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~95_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1835_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1579_q\,
	datad => \u_Datapath|u_ALU|Add0~97_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8421_combout\);

-- Location: LCCOMB_X23_Y14_N6
\u_Datapath|u_Data_Memory|w_Memory~8422\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8422_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8421_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1963_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8421_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1707_q\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8421_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~95_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1707_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1963_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8421_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8422_combout\);

-- Location: FF_X15_Y13_N19
\u_Datapath|u_Data_Memory|w_Memory~1995\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux61~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9724_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1995_q\);

-- Location: FF_X15_Y13_N29
\u_Datapath|u_Data_Memory|w_Memory~1611\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux61~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9721_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1611_q\);

-- Location: LCCOMB_X15_Y13_N28
\u_Datapath|u_Data_Memory|w_Memory~8419\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8419_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1739_q\) # ((\u_Datapath|u_ALU|Add0~97_combout\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~1611_q\ & !\u_Datapath|u_ALU|Add0~97_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1739_q\,
	datab => \u_Datapath|u_ALU|Add0~95_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1611_q\,
	datad => \u_Datapath|u_ALU|Add0~97_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8419_combout\);

-- Location: LCCOMB_X15_Y13_N18
\u_Datapath|u_Data_Memory|w_Memory~8420\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8420_combout\ = (\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8419_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1995_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8419_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1867_q\)))) # (!\u_Datapath|u_ALU|Add0~97_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8419_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1867_q\,
	datab => \u_Datapath|u_ALU|Add0~97_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1995_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8419_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8420_combout\);

-- Location: LCCOMB_X17_Y14_N4
\u_Datapath|u_Data_Memory|w_Memory~8423\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8423_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_ALU|Add0~93_combout\) # ((\u_Datapath|u_Data_Memory|w_Memory~8420_combout\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & 
-- (!\u_Datapath|u_ALU|Add0~93_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~8422_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_ALU|Add0~93_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~8422_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8420_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8423_combout\);

-- Location: LCCOMB_X16_Y21_N4
\u_Datapath|u_Data_Memory|w_Memory~2027feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~2027feeder_combout\ = \u_Datapath|u_Register_File|Mux61~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux61~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~2027feeder_combout\);

-- Location: FF_X16_Y21_N5
\u_Datapath|u_Data_Memory|w_Memory~2027\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~2027feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9725_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~2027_q\);

-- Location: FF_X14_Y21_N7
\u_Datapath|u_Data_Memory|w_Memory~1771\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux61~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9713_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1771_q\);

-- Location: FF_X13_Y19_N23
\u_Datapath|u_Data_Memory|w_Memory~1643\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux61~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9720_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1643_q\);

-- Location: LCCOMB_X13_Y19_N22
\u_Datapath|u_Data_Memory|w_Memory~8417\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8417_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & (((\u_Datapath|u_ALU|Add0~97_combout\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_ALU|Add0~97_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1899_q\)) # (!\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1643_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1899_q\,
	datab => \u_Datapath|u_ALU|Add0~95_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1643_q\,
	datad => \u_Datapath|u_ALU|Add0~97_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8417_combout\);

-- Location: LCCOMB_X14_Y21_N6
\u_Datapath|u_Data_Memory|w_Memory~8418\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8418_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8417_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~2027_q\)) # (!\u_Datapath|u_Data_Memory|w_Memory~8417_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~1771_q\))))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8417_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~95_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~2027_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1771_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8417_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8418_combout\);

-- Location: LCCOMB_X17_Y14_N12
\u_Datapath|u_Data_Memory|w_Memory~8426\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8426_combout\ = (\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8423_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~8425_combout\)) # (!\u_Datapath|u_Data_Memory|w_Memory~8423_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~8418_combout\))))) # (!\u_Datapath|u_ALU|Add0~93_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8423_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~8425_combout\,
	datab => \u_Datapath|u_ALU|Add0~93_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~8423_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8418_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8426_combout\);

-- Location: FF_X22_Y19_N11
\u_Datapath|u_Data_Memory|w_Memory~939\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux61~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9692_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~939_q\);

-- Location: FF_X22_Y19_N5
\u_Datapath|u_Data_Memory|w_Memory~555\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux61~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9688_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~555_q\);

-- Location: LCCOMB_X14_Y21_N16
\u_Datapath|u_Data_Memory|w_Memory~683feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~683feeder_combout\ = \u_Datapath|u_Register_File|Mux61~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux61~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~683feeder_combout\);

-- Location: FF_X14_Y21_N17
\u_Datapath|u_Data_Memory|w_Memory~683\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~683feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9676_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~683_q\);

-- Location: LCCOMB_X22_Y19_N4
\u_Datapath|u_Data_Memory|w_Memory~8390\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8390_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_ALU|Add0~97_combout\) # ((\u_Datapath|u_Data_Memory|w_Memory~683_q\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & (!\u_Datapath|u_ALU|Add0~97_combout\ 
-- & (\u_Datapath|u_Data_Memory|w_Memory~555_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~95_combout\,
	datab => \u_Datapath|u_ALU|Add0~97_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~555_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~683_q\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8390_combout\);

-- Location: LCCOMB_X22_Y19_N10
\u_Datapath|u_Data_Memory|w_Memory~8391\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8391_combout\ = (\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8390_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~939_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8390_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~811_q\)))) # (!\u_Datapath|u_ALU|Add0~97_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8390_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~811_q\,
	datab => \u_Datapath|u_ALU|Add0~97_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~939_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8390_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8391_combout\);

-- Location: FF_X14_Y19_N11
\u_Datapath|u_Data_Memory|w_Memory~1003\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux61~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9691_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1003_q\);

-- Location: LCCOMB_X13_Y20_N0
\u_Datapath|u_Data_Memory|w_Memory~747feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~747feeder_combout\ = \u_Datapath|u_Register_File|Mux61~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux61~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~747feeder_combout\);

-- Location: FF_X13_Y20_N1
\u_Datapath|u_Data_Memory|w_Memory~747\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~747feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9675_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~747_q\);

-- Location: FF_X19_Y19_N1
\u_Datapath|u_Data_Memory|w_Memory~619\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux61~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9685_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~619_q\);

-- Location: LCCOMB_X19_Y19_N0
\u_Datapath|u_Data_Memory|w_Memory~8388\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8388_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~747_q\) # ((\u_Datapath|u_ALU|Add0~97_combout\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~619_q\ & !\u_Datapath|u_ALU|Add0~97_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~95_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~747_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~619_q\,
	datad => \u_Datapath|u_ALU|Add0~97_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8388_combout\);

-- Location: LCCOMB_X14_Y19_N10
\u_Datapath|u_Data_Memory|w_Memory~8389\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8389_combout\ = (\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8388_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1003_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8388_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~875_q\)))) # (!\u_Datapath|u_ALU|Add0~97_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8388_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~875_q\,
	datab => \u_Datapath|u_ALU|Add0~97_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1003_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8388_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8389_combout\);

-- Location: LCCOMB_X21_Y19_N20
\u_Datapath|u_Data_Memory|w_Memory~8392\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8392_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & (((\u_Datapath|u_ALU|Add0~93_combout\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_ALU|Add0~93_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~8389_combout\))) # (!\u_Datapath|u_ALU|Add0~93_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~8391_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~8391_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~8389_combout\,
	datad => \u_Datapath|u_ALU|Add0~93_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8392_combout\);

-- Location: FF_X20_Y22_N5
\u_Datapath|u_Data_Memory|w_Memory~587\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux61~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9687_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~587_q\);

-- Location: LCCOMB_X20_Y22_N4
\u_Datapath|u_Data_Memory|w_Memory~8386\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8386_combout\ = (\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~843_q\) # ((\u_Datapath|u_ALU|Add0~95_combout\)))) # (!\u_Datapath|u_ALU|Add0~97_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~587_q\ & !\u_Datapath|u_ALU|Add0~95_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~843_q\,
	datab => \u_Datapath|u_ALU|Add0~97_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~587_q\,
	datad => \u_Datapath|u_ALU|Add0~95_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8386_combout\);

-- Location: FF_X20_Y22_N3
\u_Datapath|u_Data_Memory|w_Memory~971\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux61~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9690_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~971_q\);

-- Location: LCCOMB_X20_Y22_N2
\u_Datapath|u_Data_Memory|w_Memory~8387\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8387_combout\ = (\u_Datapath|u_Data_Memory|w_Memory~8386_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~971_q\) # (!\u_Datapath|u_ALU|Add0~95_combout\)))) # (!\u_Datapath|u_Data_Memory|w_Memory~8386_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~715_q\ & ((\u_Datapath|u_ALU|Add0~95_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~715_q\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~8386_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~971_q\,
	datad => \u_Datapath|u_ALU|Add0~95_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8387_combout\);

-- Location: FF_X16_Y10_N21
\u_Datapath|u_Data_Memory|w_Memory~779\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux61~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9677_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~779_q\);

-- Location: LCCOMB_X15_Y10_N16
\u_Datapath|u_Data_Memory|w_Memory~907feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~907feeder_combout\ = \u_Datapath|u_Register_File|Mux61~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux61~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~907feeder_combout\);

-- Location: FF_X15_Y10_N17
\u_Datapath|u_Data_Memory|w_Memory~907\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~907feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9683_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~907_q\);

-- Location: FF_X15_Y10_N23
\u_Datapath|u_Data_Memory|w_Memory~651\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux61~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9689_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~651_q\);

-- Location: LCCOMB_X15_Y10_N22
\u_Datapath|u_Data_Memory|w_Memory~8393\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8393_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & (((\u_Datapath|u_ALU|Add0~97_combout\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_ALU|Add0~97_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~907_q\)) 
-- # (!\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~651_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~95_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~907_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~651_q\,
	datad => \u_Datapath|u_ALU|Add0~97_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8393_combout\);

-- Location: LCCOMB_X16_Y10_N20
\u_Datapath|u_Data_Memory|w_Memory~8394\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8394_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8393_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~1035_q\)) # (!\u_Datapath|u_Data_Memory|w_Memory~8393_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~779_q\))))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8393_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1035_q\,
	datab => \u_Datapath|u_ALU|Add0~95_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~779_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8393_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8394_combout\);

-- Location: LCCOMB_X21_Y19_N6
\u_Datapath|u_Data_Memory|w_Memory~8395\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8395_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8392_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8394_combout\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8392_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~8387_combout\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~8392_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~8392_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~8387_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8394_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8395_combout\);

-- Location: LCCOMB_X20_Y17_N12
\u_Datapath|u_Data_Memory|w_Memory~8427\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8427_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8416_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~8426_combout\)) # (!\u_Datapath|u_Data_Memory|w_Memory~8416_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~8395_combout\))))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~8416_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~99_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~8416_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~8426_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8395_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8427_combout\);

-- Location: LCCOMB_X20_Y17_N24
\u_Datapath|u_Mux_Register_File|o_DOUT[2]~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Mux_Register_File|o_DOUT[2]~7_combout\ = (\u_Control|Equal4~0_combout\ & (\u_Datapath|u_ALU|Add0~95_combout\)) # (!\u_Control|Equal4~0_combout\ & (((!\u_Datapath|u_Data_Memory|w_Memory~8343_combout\ & 
-- \u_Datapath|u_Data_Memory|w_Memory~8427_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Control|Equal4~0_combout\,
	datab => \u_Datapath|u_ALU|Add0~95_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~8343_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8427_combout\,
	combout => \u_Datapath|u_Mux_Register_File|o_DOUT[2]~7_combout\);

-- Location: FF_X20_Y17_N29
\u_Datapath|u_Register_File|w_Register_File[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Mux_Register_File|o_DOUT[2]~7_combout\,
	clrn => \ALT_INV_i_Rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \u_Datapath|u_Register_File|w_Register_File[0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Register_File|w_Register_File[0][2]~q\);

-- Location: FF_X20_Y17_N19
\u_Datapath|u_Register_File|w_Register_File[9][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Mux_Register_File|o_DOUT[2]~7_combout\,
	clrn => \ALT_INV_i_Rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \u_Datapath|u_Register_File|w_Register_File[9][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Register_File|w_Register_File[9][2]~q\);

-- Location: LCCOMB_X20_Y17_N18
\u_Datapath|u_Register_File|Mux61~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Register_File|Mux61~0_combout\ = (\u_Datapath|u_PC|w_Q\(4) & (\u_Datapath|u_Register_File|w_Register_File[8][2]~q\)) # (!\u_Datapath|u_PC|w_Q\(4) & ((\u_Datapath|u_PC|w_Q\(3) & (\u_Datapath|u_Register_File|w_Register_File[8][2]~q\)) # 
-- (!\u_Datapath|u_PC|w_Q\(3) & ((\u_Datapath|u_Register_File|w_Register_File[9][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Register_File|w_Register_File[8][2]~q\,
	datab => \u_Datapath|u_PC|w_Q\(4),
	datac => \u_Datapath|u_Register_File|w_Register_File[9][2]~q\,
	datad => \u_Datapath|u_PC|w_Q\(3),
	combout => \u_Datapath|u_Register_File|Mux61~0_combout\);

-- Location: LCCOMB_X20_Y15_N26
\u_Datapath|u_Register_File|Mux61~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Register_File|Mux61~1_combout\ = (\u_Datapath|u_Register_File|w_Register_File[0][0]~0_combout\ & (!\u_Datapath|u_Mux_ALU_B|o_DOUT[1]~0_combout\ & (\u_Datapath|u_Register_File|w_Register_File[0][2]~q\))) # 
-- (!\u_Datapath|u_Register_File|w_Register_File[0][0]~0_combout\ & (((\u_Datapath|u_Register_File|Mux61~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Register_File|w_Register_File[0][0]~0_combout\,
	datab => \u_Datapath|u_Mux_ALU_B|o_DOUT[1]~0_combout\,
	datac => \u_Datapath|u_Register_File|w_Register_File[0][2]~q\,
	datad => \u_Datapath|u_Register_File|Mux61~0_combout\,
	combout => \u_Datapath|u_Register_File|Mux61~1_combout\);

-- Location: LCCOMB_X20_Y15_N0
\u_Datapath|u_ALU|Add0~156\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_ALU|Add0~156_combout\ = (\u_Datapath|u_Register_File|Mux61~1_combout\ & ((\u_Datapath|u_PC|w_Q\(4)) # ((\u_Datapath|u_PC|w_Q\(2) & \u_Datapath|u_PC|w_Q\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_PC|w_Q\(2),
	datab => \u_Datapath|u_PC|w_Q\(3),
	datac => \u_Datapath|u_Register_File|Mux61~1_combout\,
	datad => \u_Datapath|u_PC|w_Q\(4),
	combout => \u_Datapath|u_ALU|Add0~156_combout\);

-- Location: FF_X18_Y19_N31
\u_Datapath|u_Data_Memory|w_Memory~1776\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux56~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9713_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1776_q\);

-- Location: FF_X18_Y19_N13
\u_Datapath|u_Data_Memory|w_Memory~240\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux56~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9700_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~240_q\);

-- Location: LCCOMB_X18_Y19_N12
\u_Datapath|u_Data_Memory|w_Memory~8596\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8596_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~752_q\) # ((\u_Datapath|u_ALU|Add0~101_combout\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~240_q\ & !\u_Datapath|u_ALU|Add0~101_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~752_q\,
	datab => \u_Datapath|u_ALU|Add0~99_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~240_q\,
	datad => \u_Datapath|u_ALU|Add0~101_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8596_combout\);

-- Location: LCCOMB_X18_Y19_N30
\u_Datapath|u_Data_Memory|w_Memory~8597\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8597_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8596_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1776_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8596_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1264_q\)))) # (!\u_Datapath|u_ALU|Add0~101_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8596_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1264_q\,
	datab => \u_Datapath|u_ALU|Add0~101_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1776_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8596_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8597_combout\);

-- Location: LCCOMB_X15_Y20_N22
\u_Datapath|u_Data_Memory|w_Memory~720feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~720feeder_combout\ = \u_Datapath|u_Register_File|Mux56~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux56~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~720feeder_combout\);

-- Location: FF_X15_Y20_N23
\u_Datapath|u_Data_Memory|w_Memory~720\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~720feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9672_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~720_q\);

-- Location: FF_X15_Y15_N23
\u_Datapath|u_Data_Memory|w_Memory~1744\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux56~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9712_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1744_q\);

-- Location: LCCOMB_X14_Y17_N16
\u_Datapath|u_Data_Memory|w_Memory~1232feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1232feeder_combout\ = \u_Datapath|u_Register_File|Mux56~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux56~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1232feeder_combout\);

-- Location: FF_X14_Y17_N17
\u_Datapath|u_Data_Memory|w_Memory~1232\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1232feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9655_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1232_q\);

-- Location: FF_X15_Y15_N21
\u_Datapath|u_Data_Memory|w_Memory~208\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux56~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9699_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~208_q\);

-- Location: LCCOMB_X15_Y15_N20
\u_Datapath|u_Data_Memory|w_Memory~8598\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8598_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_ALU|Add0~101_combout\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_ALU|Add0~101_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1232_q\)) # (!\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~208_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~99_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1232_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~208_q\,
	datad => \u_Datapath|u_ALU|Add0~101_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8598_combout\);

-- Location: LCCOMB_X15_Y15_N22
\u_Datapath|u_Data_Memory|w_Memory~8599\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8599_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8598_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1744_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8598_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~720_q\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8598_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~99_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~720_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1744_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8598_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8599_combout\);

-- Location: FF_X21_Y12_N21
\u_Datapath|u_Data_Memory|w_Memory~1712\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux56~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9714_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1712_q\);

-- Location: LCCOMB_X26_Y15_N20
\u_Datapath|u_Data_Memory|w_Memory~688feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~688feeder_combout\ = \u_Datapath|u_Register_File|Mux56~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux56~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~688feeder_combout\);

-- Location: FF_X26_Y15_N21
\u_Datapath|u_Data_Memory|w_Memory~688\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~688feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9676_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~688_q\);

-- Location: FF_X23_Y12_N15
\u_Datapath|u_Data_Memory|w_Memory~176\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux56~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9701_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~176_q\);

-- Location: LCCOMB_X23_Y12_N14
\u_Datapath|u_Data_Memory|w_Memory~8600\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8600_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~688_q\) # ((\u_Datapath|u_ALU|Add0~101_combout\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~176_q\ & !\u_Datapath|u_ALU|Add0~101_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~99_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~688_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~176_q\,
	datad => \u_Datapath|u_ALU|Add0~101_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8600_combout\);

-- Location: LCCOMB_X21_Y12_N20
\u_Datapath|u_Data_Memory|w_Memory~8601\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8601_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8600_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1712_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8600_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1200_q\)))) # (!\u_Datapath|u_ALU|Add0~101_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8600_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1200_q\,
	datab => \u_Datapath|u_ALU|Add0~101_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1712_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8600_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8601_combout\);

-- Location: LCCOMB_X17_Y12_N20
\u_Datapath|u_Data_Memory|w_Memory~8602\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8602_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_ALU|Add0~93_combout\) # ((\u_Datapath|u_Data_Memory|w_Memory~8599_combout\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & 
-- (!\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8601_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_ALU|Add0~93_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~8599_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8601_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8602_combout\);

-- Location: LCCOMB_X17_Y12_N22
\u_Datapath|u_Data_Memory|w_Memory~8605\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8605_combout\ = (\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8602_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~8604_combout\)) # (!\u_Datapath|u_Data_Memory|w_Memory~8602_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~8597_combout\))))) # (!\u_Datapath|u_ALU|Add0~93_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8602_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~8604_combout\,
	datab => \u_Datapath|u_ALU|Add0~93_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~8597_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8602_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8605_combout\);

-- Location: LCCOMB_X13_Y11_N0
\u_Datapath|u_Data_Memory|w_Memory~656feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~656feeder_combout\ = \u_Datapath|u_Register_File|Mux56~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux56~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~656feeder_combout\);

-- Location: FF_X13_Y11_N1
\u_Datapath|u_Data_Memory|w_Memory~656\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~656feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9689_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~656_q\);

-- Location: FF_X20_Y11_N15
\u_Datapath|u_Data_Memory|w_Memory~1680\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux56~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9723_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1680_q\);

-- Location: LCCOMB_X22_Y11_N8
\u_Datapath|u_Data_Memory|w_Memory~1168feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1168feeder_combout\ = \u_Datapath|u_Register_File|Mux56~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux56~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1168feeder_combout\);

-- Location: FF_X22_Y11_N9
\u_Datapath|u_Data_Memory|w_Memory~1168\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1168feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9665_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1168_q\);

-- Location: FF_X20_Y11_N13
\u_Datapath|u_Data_Memory|w_Memory~144\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux56~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9707_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~144_q\);

-- Location: LCCOMB_X20_Y11_N12
\u_Datapath|u_Data_Memory|w_Memory~8623\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8623_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_ALU|Add0~101_combout\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_ALU|Add0~101_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1168_q\)) # (!\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~144_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~99_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1168_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~144_q\,
	datad => \u_Datapath|u_ALU|Add0~101_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8623_combout\);

-- Location: LCCOMB_X20_Y11_N14
\u_Datapath|u_Data_Memory|w_Memory~8624\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8624_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8623_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1680_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8623_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~656_q\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8623_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~99_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~656_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1680_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8623_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8624_combout\);

-- Location: FF_X20_Y9_N23
\u_Datapath|u_Data_Memory|w_Memory~1616\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux56~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9721_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1616_q\);

-- Location: FF_X20_Y9_N25
\u_Datapath|u_Data_Memory|w_Memory~80\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux56~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9705_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~80_q\);

-- Location: LCCOMB_X20_Y9_N24
\u_Datapath|u_Data_Memory|w_Memory~8616\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8616_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_ALU|Add0~101_combout\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_ALU|Add0~101_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1104_q\)) # (!\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~80_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1104_q\,
	datab => \u_Datapath|u_ALU|Add0~99_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~80_q\,
	datad => \u_Datapath|u_ALU|Add0~101_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8616_combout\);

-- Location: LCCOMB_X20_Y9_N22
\u_Datapath|u_Data_Memory|w_Memory~8617\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8617_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8616_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1616_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8616_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~592_q\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8616_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~592_q\,
	datab => \u_Datapath|u_ALU|Add0~99_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1616_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8616_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8617_combout\);

-- Location: LCCOMB_X17_Y9_N8
\u_Datapath|u_Data_Memory|w_Memory~1136feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1136feeder_combout\ = \u_Datapath|u_Register_File|Mux56~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux56~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1136feeder_combout\);

-- Location: FF_X17_Y9_N9
\u_Datapath|u_Data_Memory|w_Memory~1136\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1136feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9662_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1136_q\);

-- Location: FF_X18_Y11_N7
\u_Datapath|u_Data_Memory|w_Memory~1648\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux56~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9720_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1648_q\);

-- Location: FF_X18_Y11_N21
\u_Datapath|u_Data_Memory|w_Memory~112\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux56~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9704_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~112_q\);

-- Location: LCCOMB_X18_Y11_N20
\u_Datapath|u_Data_Memory|w_Memory~8618\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8618_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~624_q\) # ((\u_Datapath|u_ALU|Add0~101_combout\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~112_q\ & !\u_Datapath|u_ALU|Add0~101_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~624_q\,
	datab => \u_Datapath|u_ALU|Add0~99_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~112_q\,
	datad => \u_Datapath|u_ALU|Add0~101_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8618_combout\);

-- Location: LCCOMB_X18_Y11_N6
\u_Datapath|u_Data_Memory|w_Memory~8619\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8619_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8618_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1648_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8618_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1136_q\)))) # (!\u_Datapath|u_ALU|Add0~101_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8618_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~101_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1136_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1648_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8618_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8619_combout\);

-- Location: LCCOMB_X13_Y12_N2
\u_Datapath|u_Data_Memory|w_Memory~1072feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1072feeder_combout\ = \u_Datapath|u_Register_File|Mux56~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux56~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1072feeder_combout\);

-- Location: FF_X13_Y12_N3
\u_Datapath|u_Data_Memory|w_Memory~1072\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1072feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9664_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1072_q\);

-- Location: FF_X13_Y12_N13
\u_Datapath|u_Data_Memory|w_Memory~1584\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux56~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9722_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1584_q\);

-- Location: LCCOMB_X17_Y12_N4
\u_Datapath|u_Data_Memory|w_Memory~560feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~560feeder_combout\ = \u_Datapath|u_Register_File|Mux56~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux56~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~560feeder_combout\);

-- Location: FF_X17_Y12_N5
\u_Datapath|u_Data_Memory|w_Memory~560\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~560feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9688_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~560_q\);

-- Location: FF_X17_Y12_N19
\u_Datapath|u_Data_Memory|w_Memory~48\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux56~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9706_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~48_q\);

-- Location: LCCOMB_X17_Y12_N18
\u_Datapath|u_Data_Memory|w_Memory~8620\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8620_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & (((\u_Datapath|u_ALU|Add0~99_combout\)))) # (!\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_ALU|Add0~99_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~560_q\)) # (!\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~48_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~101_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~560_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~48_q\,
	datad => \u_Datapath|u_ALU|Add0~99_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8620_combout\);

-- Location: LCCOMB_X13_Y12_N12
\u_Datapath|u_Data_Memory|w_Memory~8621\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8621_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8620_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1584_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8620_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1072_q\)))) # (!\u_Datapath|u_ALU|Add0~101_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8620_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~101_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1072_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1584_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8620_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8621_combout\);

-- Location: LCCOMB_X17_Y12_N16
\u_Datapath|u_Data_Memory|w_Memory~8622\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8622_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & (\u_Datapath|u_ALU|Add0~93_combout\)) # (!\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_ALU|Add0~93_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~8619_combout\)) # (!\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8621_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_ALU|Add0~93_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~8619_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8621_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8622_combout\);

-- Location: LCCOMB_X17_Y12_N30
\u_Datapath|u_Data_Memory|w_Memory~8625\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8625_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8622_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~8624_combout\)) # (!\u_Datapath|u_Data_Memory|w_Memory~8622_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~8617_combout\))))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8622_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~8624_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~8617_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8622_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8625_combout\);

-- Location: FF_X15_Y12_N11
\u_Datapath|u_Data_Memory|w_Memory~1936\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux56~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9719_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1936_q\);

-- Location: FF_X15_Y12_N17
\u_Datapath|u_Data_Memory|w_Memory~400\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux56~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9697_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~400_q\);

-- Location: LCCOMB_X15_Y12_N16
\u_Datapath|u_Data_Memory|w_Memory~8613\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8613_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_ALU|Add0~101_combout\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_ALU|Add0~101_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1424_q\)) # (!\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~400_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1424_q\,
	datab => \u_Datapath|u_ALU|Add0~99_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~400_q\,
	datad => \u_Datapath|u_ALU|Add0~101_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8613_combout\);

-- Location: LCCOMB_X15_Y12_N10
\u_Datapath|u_Data_Memory|w_Memory~8614\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8614_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8613_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1936_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8613_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~912_q\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8613_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~912_q\,
	datab => \u_Datapath|u_ALU|Add0~99_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1936_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8613_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8614_combout\);

-- Location: FF_X18_Y10_N7
\u_Datapath|u_Data_Memory|w_Memory~1872\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux56~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9717_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1872_q\);

-- Location: FF_X18_Y10_N13
\u_Datapath|u_Data_Memory|w_Memory~336\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux56~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9695_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~336_q\);

-- Location: LCCOMB_X18_Y10_N12
\u_Datapath|u_Data_Memory|w_Memory~8606\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8606_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_ALU|Add0~101_combout\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_ALU|Add0~101_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1360_q\)) # (!\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~336_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1360_q\,
	datab => \u_Datapath|u_ALU|Add0~99_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~336_q\,
	datad => \u_Datapath|u_ALU|Add0~101_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8606_combout\);

-- Location: LCCOMB_X18_Y10_N6
\u_Datapath|u_Data_Memory|w_Memory~8607\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8607_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8606_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1872_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8606_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~848_q\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8606_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~848_q\,
	datab => \u_Datapath|u_ALU|Add0~99_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1872_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8606_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8607_combout\);

-- Location: FF_X18_Y16_N31
\u_Datapath|u_Data_Memory|w_Memory~1840\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux56~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9718_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1840_q\);

-- Location: FF_X18_Y16_N1
\u_Datapath|u_Data_Memory|w_Memory~304\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux56~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9696_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~304_q\);

-- Location: LCCOMB_X18_Y16_N0
\u_Datapath|u_Data_Memory|w_Memory~8610\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8610_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~816_q\) # ((\u_Datapath|u_ALU|Add0~101_combout\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~304_q\ & !\u_Datapath|u_ALU|Add0~101_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~816_q\,
	datab => \u_Datapath|u_ALU|Add0~99_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~304_q\,
	datad => \u_Datapath|u_ALU|Add0~101_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8610_combout\);

-- Location: LCCOMB_X18_Y16_N30
\u_Datapath|u_Data_Memory|w_Memory~8611\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8611_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8610_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1840_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8610_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1328_q\)))) # (!\u_Datapath|u_ALU|Add0~101_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8610_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1328_q\,
	datab => \u_Datapath|u_ALU|Add0~101_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1840_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8610_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8611_combout\);

-- Location: LCCOMB_X26_Y14_N10
\u_Datapath|u_Data_Memory|w_Memory~1392feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1392feeder_combout\ = \u_Datapath|u_Register_File|Mux56~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux56~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1392feeder_combout\);

-- Location: FF_X26_Y14_N11
\u_Datapath|u_Data_Memory|w_Memory~1392\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1392feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9648_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1392_q\);

-- Location: FF_X16_Y17_N9
\u_Datapath|u_Data_Memory|w_Memory~368\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux56~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9694_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~368_q\);

-- Location: LCCOMB_X22_Y13_N30
\u_Datapath|u_Data_Memory|w_Memory~1904feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1904feeder_combout\ = \u_Datapath|u_Register_File|Mux56~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux56~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1904feeder_combout\);

-- Location: FF_X22_Y13_N31
\u_Datapath|u_Data_Memory|w_Memory~1904\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1904feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9716_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1904_q\);

-- Location: FF_X16_Y17_N3
\u_Datapath|u_Data_Memory|w_Memory~880\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux56~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9679_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~880_q\);

-- Location: LCCOMB_X16_Y17_N2
\u_Datapath|u_Data_Memory|w_Memory~8608\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8608_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_ALU|Add0~101_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~1904_q\)) # (!\u_Datapath|u_ALU|Add0~101_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~880_q\))))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_ALU|Add0~101_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~99_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1904_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~880_q\,
	datad => \u_Datapath|u_ALU|Add0~101_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8608_combout\);

-- Location: LCCOMB_X16_Y17_N8
\u_Datapath|u_Data_Memory|w_Memory~8609\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8609_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8608_combout\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8608_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1392_q\)) # (!\u_Datapath|u_Data_Memory|w_Memory~8608_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~368_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~99_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1392_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~368_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8608_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8609_combout\);

-- Location: LCCOMB_X17_Y12_N24
\u_Datapath|u_Data_Memory|w_Memory~8612\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8612_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & (\u_Datapath|u_ALU|Add0~93_combout\)) # (!\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_ALU|Add0~93_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~8609_combout\))) # (!\u_Datapath|u_ALU|Add0~93_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~8611_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_ALU|Add0~93_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~8611_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8609_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8612_combout\);

-- Location: LCCOMB_X17_Y12_N6
\u_Datapath|u_Data_Memory|w_Memory~8615\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8615_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8612_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~8614_combout\)) # (!\u_Datapath|u_Data_Memory|w_Memory~8612_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~8607_combout\))))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8612_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~8614_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~8607_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8612_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8615_combout\);

-- Location: LCCOMB_X17_Y12_N0
\u_Datapath|u_Data_Memory|w_Memory~8626\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8626_combout\ = (\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_ALU|Add0~95_combout\) # ((\u_Datapath|u_Data_Memory|w_Memory~8615_combout\)))) # (!\u_Datapath|u_ALU|Add0~97_combout\ & 
-- (!\u_Datapath|u_ALU|Add0~95_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~8625_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~97_combout\,
	datab => \u_Datapath|u_ALU|Add0~95_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~8625_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8615_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8626_combout\);

-- Location: LCCOMB_X17_Y12_N2
\u_Datapath|u_Data_Memory|w_Memory~8637\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8637_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8626_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~8636_combout\)) # (!\u_Datapath|u_Data_Memory|w_Memory~8626_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~8605_combout\))))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8626_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~8636_combout\,
	datab => \u_Datapath|u_ALU|Add0~95_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~8605_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8626_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8637_combout\);

-- Location: LCCOMB_X16_Y14_N30
\u_Datapath|u_Mux_Register_File|o_DOUT[7]~35\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Mux_Register_File|o_DOUT[7]~35_combout\ = (\u_Control|Equal4~0_combout\ & (((\u_Datapath|u_ALU|Add0~105_combout\)))) # (!\u_Control|Equal4~0_combout\ & (!\u_Datapath|u_ALU|Add0~103_combout\ & (!\u_Datapath|u_ALU|Add0~105_combout\ & 
-- \u_Datapath|u_Data_Memory|w_Memory~8637_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~103_combout\,
	datab => \u_Control|Equal4~0_combout\,
	datac => \u_Datapath|u_ALU|Add0~105_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8637_combout\,
	combout => \u_Datapath|u_Mux_Register_File|o_DOUT[7]~35_combout\);

-- Location: FF_X20_Y16_N1
\u_Datapath|u_Register_File|w_Register_File[9][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Mux_Register_File|o_DOUT[7]~35_combout\,
	clrn => \ALT_INV_i_Rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \u_Datapath|u_Register_File|w_Register_File[9][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Register_File|w_Register_File[9][7]~q\);

-- Location: FF_X16_Y14_N1
\u_Datapath|u_Register_File|w_Register_File[8][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Mux_Register_File|o_DOUT[7]~35_combout\,
	clrn => \ALT_INV_i_Rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \u_Datapath|u_Register_File|w_Register_File[8][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Register_File|w_Register_File[8][7]~q\);

-- Location: LCCOMB_X20_Y16_N0
\u_Datapath|u_Register_File|Mux56~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Register_File|Mux56~0_combout\ = (\u_Datapath|u_PC|w_Q\(4) & (((\u_Datapath|u_Register_File|w_Register_File[8][7]~q\)))) # (!\u_Datapath|u_PC|w_Q\(4) & ((\u_Datapath|u_PC|w_Q\(3) & ((\u_Datapath|u_Register_File|w_Register_File[8][7]~q\))) # 
-- (!\u_Datapath|u_PC|w_Q\(3) & (\u_Datapath|u_Register_File|w_Register_File[9][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_PC|w_Q\(4),
	datab => \u_Datapath|u_PC|w_Q\(3),
	datac => \u_Datapath|u_Register_File|w_Register_File[9][7]~q\,
	datad => \u_Datapath|u_Register_File|w_Register_File[8][7]~q\,
	combout => \u_Datapath|u_Register_File|Mux56~0_combout\);

-- Location: LCCOMB_X21_Y16_N18
\u_Datapath|u_Register_File|Mux56~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Register_File|Mux56~1_combout\ = (\u_Datapath|u_Register_File|w_Register_File[0][0]~0_combout\ & (\u_Datapath|u_Register_File|w_Register_File[0][7]~q\ & (!\u_Datapath|u_Mux_ALU_B|o_DOUT[1]~0_combout\))) # 
-- (!\u_Datapath|u_Register_File|w_Register_File[0][0]~0_combout\ & (((\u_Datapath|u_Register_File|Mux56~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Register_File|w_Register_File[0][7]~q\,
	datab => \u_Datapath|u_Mux_ALU_B|o_DOUT[1]~0_combout\,
	datac => \u_Datapath|u_Register_File|Mux56~0_combout\,
	datad => \u_Datapath|u_Register_File|w_Register_File[0][0]~0_combout\,
	combout => \u_Datapath|u_Register_File|Mux56~1_combout\);

-- Location: LCCOMB_X20_Y15_N16
\u_Datapath|u_ALU|Add0~159\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_ALU|Add0~159_combout\ = (\u_Datapath|u_Register_File|Mux56~1_combout\ & ((\u_Datapath|u_PC|w_Q\(4)) # ((\u_Datapath|u_PC|w_Q\(3) & \u_Datapath|u_PC|w_Q\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_PC|w_Q\(3),
	datab => \u_Datapath|u_PC|w_Q\(4),
	datac => \u_Datapath|u_PC|w_Q\(2),
	datad => \u_Datapath|u_Register_File|Mux56~1_combout\,
	combout => \u_Datapath|u_ALU|Add0~159_combout\);

-- Location: LCCOMB_X19_Y15_N14
\u_Datapath|u_ALU|Add0~105\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_ALU|Add0~105_combout\ = (\u_Datapath|u_Register_File|w_Register_File[0][7]~q\ & ((\u_Datapath|u_ALU|Add0~159_combout\ & (\u_Datapath|u_ALU|Add0~104\ & VCC)) # (!\u_Datapath|u_ALU|Add0~159_combout\ & (!\u_Datapath|u_ALU|Add0~104\)))) # 
-- (!\u_Datapath|u_Register_File|w_Register_File[0][7]~q\ & ((\u_Datapath|u_ALU|Add0~159_combout\ & (!\u_Datapath|u_ALU|Add0~104\)) # (!\u_Datapath|u_ALU|Add0~159_combout\ & ((\u_Datapath|u_ALU|Add0~104\) # (GND)))))
-- \u_Datapath|u_ALU|Add0~106\ = CARRY((\u_Datapath|u_Register_File|w_Register_File[0][7]~q\ & (!\u_Datapath|u_ALU|Add0~159_combout\ & !\u_Datapath|u_ALU|Add0~104\)) # (!\u_Datapath|u_Register_File|w_Register_File[0][7]~q\ & ((!\u_Datapath|u_ALU|Add0~104\) # 
-- (!\u_Datapath|u_ALU|Add0~159_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Register_File|w_Register_File[0][7]~q\,
	datab => \u_Datapath|u_ALU|Add0~159_combout\,
	datad => VCC,
	cin => \u_Datapath|u_ALU|Add0~104\,
	combout => \u_Datapath|u_ALU|Add0~105_combout\,
	cout => \u_Datapath|u_ALU|Add0~106\);

-- Location: LCCOMB_X17_Y15_N12
\u_Datapath|u_Data_Memory|w_Memory~9728\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9728_combout\ = (!\u_Datapath|u_ALU|Add0~105_combout\ & (!\u_Datapath|u_ALU|Add0~103_combout\ & \u_Datapath|u_Data_Memory|w_Memory~8342_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~105_combout\,
	datab => \u_Datapath|u_ALU|Add0~103_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8342_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9728_combout\);

-- Location: LCCOMB_X20_Y17_N28
\u_Datapath|u_Data_Memory|w_Memory~9729\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9729_combout\ = (!\u_Datapath|u_ALU|Add0~105_combout\ & (!\u_Datapath|u_ALU|Add0~103_combout\ & \u_Datapath|u_Data_Memory|w_Memory~8385_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~105_combout\,
	datab => \u_Datapath|u_ALU|Add0~103_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8385_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9729_combout\);

-- Location: LCCOMB_X20_Y17_N26
\u_Datapath|u_Data_Memory|w_Memory~9730\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9730_combout\ = (\u_Datapath|u_Data_Memory|w_Memory~8427_combout\ & (!\u_Datapath|u_ALU|Add0~103_combout\ & !\u_Datapath|u_ALU|Add0~105_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~8427_combout\,
	datab => \u_Datapath|u_ALU|Add0~103_combout\,
	datad => \u_Datapath|u_ALU|Add0~105_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9730_combout\);

-- Location: LCCOMB_X17_Y15_N14
\u_Datapath|u_Data_Memory|w_Memory~9731\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9731_combout\ = (!\u_Datapath|u_ALU|Add0~105_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~8469_combout\ & !\u_Datapath|u_ALU|Add0~103_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~105_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~8469_combout\,
	datad => \u_Datapath|u_ALU|Add0~103_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9731_combout\);

-- Location: LCCOMB_X22_Y16_N22
\u_Datapath|u_Data_Memory|w_Memory~9732\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9732_combout\ = (!\u_Datapath|u_ALU|Add0~103_combout\ & (!\u_Datapath|u_ALU|Add0~105_combout\ & \u_Datapath|u_Data_Memory|w_Memory~8511_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~103_combout\,
	datab => \u_Datapath|u_ALU|Add0~105_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8511_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9732_combout\);

-- Location: LCCOMB_X20_Y12_N20
\u_Datapath|u_Data_Memory|w_Memory~9733\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9733_combout\ = (!\u_Datapath|u_ALU|Add0~105_combout\ & (!\u_Datapath|u_ALU|Add0~103_combout\ & \u_Datapath|u_Data_Memory|w_Memory~8553_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~105_combout\,
	datab => \u_Datapath|u_ALU|Add0~103_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8553_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9733_combout\);

-- Location: LCCOMB_X19_Y20_N30
\u_Datapath|u_Data_Memory|w_Memory~9734\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9734_combout\ = (\u_Datapath|u_Data_Memory|w_Memory~8595_combout\ & (!\u_Datapath|u_ALU|Add0~105_combout\ & !\u_Datapath|u_ALU|Add0~103_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~8595_combout\,
	datab => \u_Datapath|u_ALU|Add0~105_combout\,
	datad => \u_Datapath|u_ALU|Add0~103_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9734_combout\);

-- Location: LCCOMB_X17_Y12_N26
\u_Datapath|u_Data_Memory|w_Memory~9735\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9735_combout\ = (!\u_Datapath|u_ALU|Add0~103_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~8637_combout\ & !\u_Datapath|u_ALU|Add0~105_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~103_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~8637_combout\,
	datad => \u_Datapath|u_ALU|Add0~105_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9735_combout\);

-- Location: LCCOMB_X19_Y15_N16
\u_Datapath|u_ALU|Add0~107\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_ALU|Add0~107_combout\ = ((\u_Datapath|u_ALU|Add0~181_combout\ $ (\u_Datapath|u_Register_File|w_Register_File[0][8]~q\ $ (!\u_Datapath|u_ALU|Add0~106\)))) # (GND)
-- \u_Datapath|u_ALU|Add0~108\ = CARRY((\u_Datapath|u_ALU|Add0~181_combout\ & ((\u_Datapath|u_Register_File|w_Register_File[0][8]~q\) # (!\u_Datapath|u_ALU|Add0~106\))) # (!\u_Datapath|u_ALU|Add0~181_combout\ & 
-- (\u_Datapath|u_Register_File|w_Register_File[0][8]~q\ & !\u_Datapath|u_ALU|Add0~106\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~181_combout\,
	datab => \u_Datapath|u_Register_File|w_Register_File[0][8]~q\,
	datad => VCC,
	cin => \u_Datapath|u_ALU|Add0~106\,
	combout => \u_Datapath|u_ALU|Add0~107_combout\,
	cout => \u_Datapath|u_ALU|Add0~108\);

-- Location: LCCOMB_X21_Y18_N6
\u_Datapath|u_Mux_Register_File|o_DOUT[8]~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Mux_Register_File|o_DOUT[8]~10_combout\ = (\u_Control|Equal4~0_combout\ & (((\u_Datapath|u_ALU|Add0~107_combout\)))) # (!\u_Control|Equal4~0_combout\ & (!\u_Datapath|u_Data_Memory|w_Memory~8343_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~8679_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~8343_combout\,
	datab => \u_Control|Equal4~0_combout\,
	datac => \u_Datapath|u_ALU|Add0~107_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8679_combout\,
	combout => \u_Datapath|u_Mux_Register_File|o_DOUT[8]~10_combout\);

-- Location: LCCOMB_X21_Y18_N28
\u_Datapath|u_Register_File|w_Register_File[0][8]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Register_File|w_Register_File[0][8]~feeder_combout\ = \u_Datapath|u_Mux_Register_File|o_DOUT[8]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Mux_Register_File|o_DOUT[8]~10_combout\,
	combout => \u_Datapath|u_Register_File|w_Register_File[0][8]~feeder_combout\);

-- Location: FF_X21_Y18_N29
\u_Datapath|u_Register_File|w_Register_File[0][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Register_File|w_Register_File[0][8]~feeder_combout\,
	clrn => \ALT_INV_i_Rst~inputclkctrl_outclk\,
	ena => \u_Datapath|u_Register_File|w_Register_File[0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Register_File|w_Register_File[0][8]~q\);

-- Location: LCCOMB_X21_Y16_N10
\u_Datapath|u_Register_File|Mux55~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Register_File|Mux55~1_combout\ = (\u_Datapath|u_Register_File|w_Register_File[0][0]~0_combout\ & (((\u_Datapath|u_Register_File|w_Register_File[0][8]~q\ & !\u_Datapath|u_Mux_ALU_B|o_DOUT[1]~0_combout\)))) # 
-- (!\u_Datapath|u_Register_File|w_Register_File[0][0]~0_combout\ & (\u_Datapath|u_Register_File|Mux55~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Register_File|Mux55~0_combout\,
	datab => \u_Datapath|u_Register_File|w_Register_File[0][8]~q\,
	datac => \u_Datapath|u_Mux_ALU_B|o_DOUT[1]~0_combout\,
	datad => \u_Datapath|u_Register_File|w_Register_File[0][0]~0_combout\,
	combout => \u_Datapath|u_Register_File|Mux55~1_combout\);

-- Location: LCCOMB_X25_Y18_N26
\u_Datapath|u_Data_Memory|w_Memory~2033feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~2033feeder_combout\ = \u_Datapath|u_Register_File|Mux55~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux55~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~2033feeder_combout\);

-- Location: FF_X25_Y18_N27
\u_Datapath|u_Data_Memory|w_Memory~2033\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~2033feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9725_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~2033_q\);

-- Location: FF_X24_Y16_N7
\u_Datapath|u_Data_Memory|w_Memory~2065\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux55~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9727_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~2065_q\);

-- Location: FF_X24_Y18_N9
\u_Datapath|u_Data_Memory|w_Memory~1969\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux55~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9726_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1969_q\);

-- Location: LCCOMB_X24_Y18_N8
\u_Datapath|u_Data_Memory|w_Memory~8676\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8676_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~2001_q\) # ((\u_Datapath|u_ALU|Add0~93_combout\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~1969_q\ & !\u_Datapath|u_ALU|Add0~93_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~2001_q\,
	datab => \u_Datapath|u_ALU|Add0~91_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1969_q\,
	datad => \u_Datapath|u_ALU|Add0~93_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8676_combout\);

-- Location: LCCOMB_X24_Y16_N6
\u_Datapath|u_Data_Memory|w_Memory~8677\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8677_combout\ = (\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8676_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~2065_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8676_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~2033_q\)))) # (!\u_Datapath|u_ALU|Add0~93_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8676_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~93_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~2033_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~2065_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8676_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8677_combout\);

-- Location: LCCOMB_X24_Y11_N26
\u_Datapath|u_Data_Memory|w_Memory~1809feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1809feeder_combout\ = \u_Datapath|u_Register_File|Mux55~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux55~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1809feeder_combout\);

-- Location: FF_X24_Y11_N27
\u_Datapath|u_Data_Memory|w_Memory~1809\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1809feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9715_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1809_q\);

-- Location: FF_X24_Y13_N23
\u_Datapath|u_Data_Memory|w_Memory~1777\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux55~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9713_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1777_q\);

-- Location: LCCOMB_X23_Y12_N24
\u_Datapath|u_Data_Memory|w_Memory~1745feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1745feeder_combout\ = \u_Datapath|u_Register_File|Mux55~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux55~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1745feeder_combout\);

-- Location: FF_X23_Y12_N25
\u_Datapath|u_Data_Memory|w_Memory~1745\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1745feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9712_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1745_q\);

-- Location: FF_X25_Y13_N31
\u_Datapath|u_Data_Memory|w_Memory~1713\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux55~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9714_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1713_q\);

-- Location: LCCOMB_X25_Y13_N30
\u_Datapath|u_Data_Memory|w_Memory~8669\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8669_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1745_q\) # ((\u_Datapath|u_ALU|Add0~93_combout\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~1713_q\ & !\u_Datapath|u_ALU|Add0~93_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1745_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1713_q\,
	datad => \u_Datapath|u_ALU|Add0~93_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8669_combout\);

-- Location: LCCOMB_X24_Y13_N22
\u_Datapath|u_Data_Memory|w_Memory~8670\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8670_combout\ = (\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8669_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~1809_q\)) # (!\u_Datapath|u_Data_Memory|w_Memory~8669_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~1777_q\))))) # (!\u_Datapath|u_ALU|Add0~93_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8669_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~93_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1809_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1777_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8669_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8670_combout\);

-- Location: FF_X14_Y13_N1
\u_Datapath|u_Data_Memory|w_Memory~1937\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux55~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9719_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1937_q\);

-- Location: LCCOMB_X13_Y17_N16
\u_Datapath|u_Data_Memory|w_Memory~1905feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1905feeder_combout\ = \u_Datapath|u_Register_File|Mux55~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux55~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1905feeder_combout\);

-- Location: FF_X13_Y17_N17
\u_Datapath|u_Data_Memory|w_Memory~1905\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1905feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9716_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1905_q\);

-- Location: FF_X13_Y17_N15
\u_Datapath|u_Data_Memory|w_Memory~1841\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux55~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9718_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1841_q\);

-- Location: LCCOMB_X13_Y17_N14
\u_Datapath|u_Data_Memory|w_Memory~8671\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8671_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & (((\u_Datapath|u_ALU|Add0~93_combout\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_ALU|Add0~93_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1905_q\)) # (!\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1841_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1905_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1841_q\,
	datad => \u_Datapath|u_ALU|Add0~93_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8671_combout\);

-- Location: LCCOMB_X14_Y13_N0
\u_Datapath|u_Data_Memory|w_Memory~8672\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8672_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8671_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1937_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8671_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1873_q\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8671_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1873_q\,
	datab => \u_Datapath|u_ALU|Add0~91_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1937_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8671_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8672_combout\);

-- Location: LCCOMB_X15_Y13_N8
\u_Datapath|u_Data_Memory|w_Memory~1617feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1617feeder_combout\ = \u_Datapath|u_Register_File|Mux55~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux55~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1617feeder_combout\);

-- Location: FF_X15_Y13_N9
\u_Datapath|u_Data_Memory|w_Memory~1617\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1617feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9721_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1617_q\);

-- Location: FF_X14_Y13_N15
\u_Datapath|u_Data_Memory|w_Memory~1681\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux55~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9723_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1681_q\);

-- Location: FF_X13_Y12_N11
\u_Datapath|u_Data_Memory|w_Memory~1585\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux55~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9722_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1585_q\);

-- Location: LCCOMB_X13_Y12_N10
\u_Datapath|u_Data_Memory|w_Memory~8673\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8673_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & (((\u_Datapath|u_ALU|Add0~93_combout\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_ALU|Add0~93_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1649_q\)) # (!\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1585_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1649_q\,
	datab => \u_Datapath|u_ALU|Add0~91_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1585_q\,
	datad => \u_Datapath|u_ALU|Add0~93_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8673_combout\);

-- Location: LCCOMB_X14_Y13_N14
\u_Datapath|u_Data_Memory|w_Memory~8674\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8674_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8673_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1681_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8673_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1617_q\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8673_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1617_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1681_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8673_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8674_combout\);

-- Location: LCCOMB_X14_Y13_N4
\u_Datapath|u_Data_Memory|w_Memory~8675\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8675_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & (((\u_Datapath|u_ALU|Add0~97_combout\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_ALU|Add0~97_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~8672_combout\)) # (!\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8674_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~95_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~8672_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~8674_combout\,
	datad => \u_Datapath|u_ALU|Add0~97_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8675_combout\);

-- Location: LCCOMB_X21_Y19_N26
\u_Datapath|u_Data_Memory|w_Memory~8678\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8678_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8675_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~8677_combout\)) # (!\u_Datapath|u_Data_Memory|w_Memory~8675_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~8670_combout\))))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8675_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~95_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~8677_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~8670_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8675_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8678_combout\);

-- Location: LCCOMB_X11_Y16_N28
\u_Datapath|u_Data_Memory|w_Memory~401feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~401feeder_combout\ = \u_Datapath|u_Register_File|Mux55~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux55~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~401feeder_combout\);

-- Location: FF_X11_Y16_N29
\u_Datapath|u_Data_Memory|w_Memory~401\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~401feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9697_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~401_q\);

-- Location: FF_X12_Y15_N15
\u_Datapath|u_Data_Memory|w_Memory~529\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux55~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9711_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~529_q\);

-- Location: LCCOMB_X11_Y16_N18
\u_Datapath|u_Data_Memory|w_Memory~273feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~273feeder_combout\ = \u_Datapath|u_Register_File|Mux55~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux55~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~273feeder_combout\);

-- Location: FF_X11_Y16_N19
\u_Datapath|u_Data_Memory|w_Memory~273\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~273feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9702_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~273_q\);

-- Location: FF_X12_Y15_N29
\u_Datapath|u_Data_Memory|w_Memory~145\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux55~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9707_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~145_q\);

-- Location: LCCOMB_X12_Y15_N28
\u_Datapath|u_Data_Memory|w_Memory~8665\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8665_combout\ = (\u_Datapath|u_ALU|Add0~97_combout\ & (((\u_Datapath|u_ALU|Add0~95_combout\)))) # (!\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_ALU|Add0~95_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~273_q\)) 
-- # (!\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~145_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~97_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~273_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~145_q\,
	datad => \u_Datapath|u_ALU|Add0~95_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8665_combout\);

-- Location: LCCOMB_X12_Y15_N14
\u_Datapath|u_Data_Memory|w_Memory~8666\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8666_combout\ = (\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8665_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~529_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8665_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~401_q\)))) # (!\u_Datapath|u_ALU|Add0~97_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8665_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~97_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~401_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~529_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8665_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8666_combout\);

-- Location: LCCOMB_X18_Y22_N6
\u_Datapath|u_Data_Memory|w_Memory~497feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~497feeder_combout\ = \u_Datapath|u_Register_File|Mux55~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux55~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~497feeder_combout\);

-- Location: FF_X18_Y22_N7
\u_Datapath|u_Data_Memory|w_Memory~497\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~497feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9709_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~497_q\);

-- Location: FF_X19_Y22_N23
\u_Datapath|u_Data_Memory|w_Memory~241\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux55~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9700_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~241_q\);

-- Location: LCCOMB_X17_Y22_N22
\u_Datapath|u_Data_Memory|w_Memory~369feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~369feeder_combout\ = \u_Datapath|u_Register_File|Mux55~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux55~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~369feeder_combout\);

-- Location: FF_X17_Y22_N23
\u_Datapath|u_Data_Memory|w_Memory~369\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~369feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9694_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~369_q\);

-- Location: FF_X18_Y22_N29
\u_Datapath|u_Data_Memory|w_Memory~113\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux55~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9704_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~113_q\);

-- Location: LCCOMB_X18_Y22_N28
\u_Datapath|u_Data_Memory|w_Memory~8658\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8658_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & (((\u_Datapath|u_ALU|Add0~97_combout\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_ALU|Add0~97_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~369_q\)) 
-- # (!\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~113_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~95_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~369_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~113_q\,
	datad => \u_Datapath|u_ALU|Add0~97_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8658_combout\);

-- Location: LCCOMB_X19_Y22_N22
\u_Datapath|u_Data_Memory|w_Memory~8659\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8659_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8658_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~497_q\)) # (!\u_Datapath|u_Data_Memory|w_Memory~8658_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~241_q\))))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8658_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~95_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~497_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~241_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8658_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8659_combout\);

-- Location: FF_X20_Y19_N3
\u_Datapath|u_Data_Memory|w_Memory~433\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux55~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9710_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~433_q\);

-- Location: FF_X20_Y19_N1
\u_Datapath|u_Data_Memory|w_Memory~49\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux55~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9706_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~49_q\);

-- Location: LCCOMB_X20_Y19_N0
\u_Datapath|u_Data_Memory|w_Memory~8662\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8662_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & (((\u_Datapath|u_ALU|Add0~97_combout\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_ALU|Add0~97_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~305_q\)) 
-- # (!\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~49_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~305_q\,
	datab => \u_Datapath|u_ALU|Add0~95_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~49_q\,
	datad => \u_Datapath|u_ALU|Add0~97_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8662_combout\);

-- Location: LCCOMB_X20_Y19_N2
\u_Datapath|u_Data_Memory|w_Memory~8663\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8663_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8662_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~433_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8662_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~177_q\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8662_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~177_q\,
	datab => \u_Datapath|u_ALU|Add0~95_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~433_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8662_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8663_combout\);

-- Location: LCCOMB_X13_Y18_N24
\u_Datapath|u_Data_Memory|w_Memory~337feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~337feeder_combout\ = \u_Datapath|u_Register_File|Mux55~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux55~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~337feeder_combout\);

-- Location: FF_X13_Y18_N25
\u_Datapath|u_Data_Memory|w_Memory~337\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~337feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9695_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~337_q\);

-- Location: FF_X12_Y18_N19
\u_Datapath|u_Data_Memory|w_Memory~465\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux55~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9708_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~465_q\);

-- Location: FF_X12_Y18_N25
\u_Datapath|u_Data_Memory|w_Memory~81\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux55~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9705_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~81_q\);

-- Location: LCCOMB_X12_Y18_N24
\u_Datapath|u_Data_Memory|w_Memory~8660\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8660_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~209_q\) # ((\u_Datapath|u_ALU|Add0~97_combout\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~81_q\ & !\u_Datapath|u_ALU|Add0~97_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~209_q\,
	datab => \u_Datapath|u_ALU|Add0~95_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~81_q\,
	datad => \u_Datapath|u_ALU|Add0~97_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8660_combout\);

-- Location: LCCOMB_X12_Y18_N18
\u_Datapath|u_Data_Memory|w_Memory~8661\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8661_combout\ = (\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8660_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~465_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8660_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~337_q\)))) # (!\u_Datapath|u_ALU|Add0~97_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8660_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~97_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~337_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~465_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8660_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8661_combout\);

-- Location: LCCOMB_X20_Y19_N28
\u_Datapath|u_Data_Memory|w_Memory~8664\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8664_combout\ = (\u_Datapath|u_ALU|Add0~93_combout\ & (((\u_Datapath|u_ALU|Add0~91_combout\)))) # (!\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_ALU|Add0~91_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~8661_combout\))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~8663_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~93_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~8663_combout\,
	datac => \u_Datapath|u_ALU|Add0~91_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8661_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8664_combout\);

-- Location: LCCOMB_X20_Y19_N30
\u_Datapath|u_Data_Memory|w_Memory~8667\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8667_combout\ = (\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8664_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~8666_combout\)) # (!\u_Datapath|u_Data_Memory|w_Memory~8664_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~8659_combout\))))) # (!\u_Datapath|u_ALU|Add0~93_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8664_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~93_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~8666_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~8659_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8664_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8667_combout\);

-- Location: FF_X20_Y22_N27
\u_Datapath|u_Data_Memory|w_Memory~977\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux55~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9690_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~977_q\);

-- Location: LCCOMB_X21_Y22_N22
\u_Datapath|u_Data_Memory|w_Memory~593feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~593feeder_combout\ = \u_Datapath|u_Register_File|Mux55~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux55~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~593feeder_combout\);

-- Location: FF_X21_Y22_N23
\u_Datapath|u_Data_Memory|w_Memory~593\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~593feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9687_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~593_q\);

-- Location: LCCOMB_X20_Y22_N28
\u_Datapath|u_Data_Memory|w_Memory~8648\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8648_combout\ = (\u_Datapath|u_ALU|Add0~97_combout\ & (((\u_Datapath|u_ALU|Add0~95_combout\)))) # (!\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_ALU|Add0~95_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~721_q\)) 
-- # (!\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~593_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~721_q\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~593_q\,
	datac => \u_Datapath|u_ALU|Add0~97_combout\,
	datad => \u_Datapath|u_ALU|Add0~95_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8648_combout\);

-- Location: LCCOMB_X20_Y22_N26
\u_Datapath|u_Data_Memory|w_Memory~8649\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8649_combout\ = (\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8648_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~977_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8648_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~849_q\)))) # (!\u_Datapath|u_ALU|Add0~97_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8648_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~849_q\,
	datab => \u_Datapath|u_ALU|Add0~97_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~977_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8648_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8649_combout\);

-- Location: LCCOMB_X23_Y21_N10
\u_Datapath|u_Data_Memory|w_Memory~689feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~689feeder_combout\ = \u_Datapath|u_Register_File|Mux55~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux55~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~689feeder_combout\);

-- Location: FF_X23_Y21_N11
\u_Datapath|u_Data_Memory|w_Memory~689\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~689feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9676_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~689_q\);

-- Location: FF_X22_Y19_N3
\u_Datapath|u_Data_Memory|w_Memory~945\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux55~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9692_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~945_q\);

-- Location: FF_X22_Y19_N25
\u_Datapath|u_Data_Memory|w_Memory~561\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux55~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9688_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~561_q\);

-- Location: LCCOMB_X17_Y17_N24
\u_Datapath|u_Data_Memory|w_Memory~817feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~817feeder_combout\ = \u_Datapath|u_Register_File|Mux55~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux55~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~817feeder_combout\);

-- Location: FF_X17_Y17_N25
\u_Datapath|u_Data_Memory|w_Memory~817\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~817feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9682_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~817_q\);

-- Location: LCCOMB_X22_Y19_N24
\u_Datapath|u_Data_Memory|w_Memory~8652\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8652_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & (\u_Datapath|u_ALU|Add0~97_combout\)) # (!\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~817_q\))) # 
-- (!\u_Datapath|u_ALU|Add0~97_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~561_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~95_combout\,
	datab => \u_Datapath|u_ALU|Add0~97_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~561_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~817_q\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8652_combout\);

-- Location: LCCOMB_X22_Y19_N2
\u_Datapath|u_Data_Memory|w_Memory~8653\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8653_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8652_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~945_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8652_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~689_q\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8652_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~95_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~689_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~945_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8652_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8653_combout\);

-- Location: FF_X21_Y20_N27
\u_Datapath|u_Data_Memory|w_Memory~1009\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux55~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9691_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1009_q\);

-- Location: LCCOMB_X21_Y15_N30
\u_Datapath|u_Data_Memory|w_Memory~881feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~881feeder_combout\ = \u_Datapath|u_Register_File|Mux55~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux55~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~881feeder_combout\);

-- Location: FF_X21_Y15_N31
\u_Datapath|u_Data_Memory|w_Memory~881\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~881feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9679_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~881_q\);

-- Location: FF_X18_Y12_N1
\u_Datapath|u_Data_Memory|w_Memory~625\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux55~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9685_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~625_q\);

-- Location: LCCOMB_X18_Y12_N0
\u_Datapath|u_Data_Memory|w_Memory~8650\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8650_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & (((\u_Datapath|u_ALU|Add0~97_combout\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_ALU|Add0~97_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~881_q\)) 
-- # (!\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~625_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~95_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~881_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~625_q\,
	datad => \u_Datapath|u_ALU|Add0~97_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8650_combout\);

-- Location: LCCOMB_X21_Y20_N26
\u_Datapath|u_Data_Memory|w_Memory~8651\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8651_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8650_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1009_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8650_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~753_q\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8650_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~753_q\,
	datab => \u_Datapath|u_ALU|Add0~95_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1009_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8650_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8651_combout\);

-- Location: LCCOMB_X20_Y19_N8
\u_Datapath|u_Data_Memory|w_Memory~8654\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8654_combout\ = (\u_Datapath|u_ALU|Add0~93_combout\ & (((\u_Datapath|u_ALU|Add0~91_combout\) # (\u_Datapath|u_Data_Memory|w_Memory~8651_combout\)))) # (!\u_Datapath|u_ALU|Add0~93_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~8653_combout\ & (!\u_Datapath|u_ALU|Add0~91_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~93_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~8653_combout\,
	datac => \u_Datapath|u_ALU|Add0~91_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8651_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8654_combout\);

-- Location: FF_X16_Y10_N5
\u_Datapath|u_Data_Memory|w_Memory~1041\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux55~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9693_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1041_q\);

-- Location: LCCOMB_X14_Y10_N14
\u_Datapath|u_Data_Memory|w_Memory~785feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~785feeder_combout\ = \u_Datapath|u_Register_File|Mux55~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux55~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~785feeder_combout\);

-- Location: FF_X14_Y10_N15
\u_Datapath|u_Data_Memory|w_Memory~785\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~785feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9677_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~785_q\);

-- Location: FF_X15_Y10_N25
\u_Datapath|u_Data_Memory|w_Memory~657\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux55~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9689_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~657_q\);

-- Location: LCCOMB_X15_Y10_N24
\u_Datapath|u_Data_Memory|w_Memory~8655\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8655_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~785_q\) # ((\u_Datapath|u_ALU|Add0~97_combout\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~657_q\ & !\u_Datapath|u_ALU|Add0~97_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~95_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~785_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~657_q\,
	datad => \u_Datapath|u_ALU|Add0~97_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8655_combout\);

-- Location: LCCOMB_X16_Y10_N4
\u_Datapath|u_Data_Memory|w_Memory~8656\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8656_combout\ = (\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8655_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1041_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8655_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~913_q\)))) # (!\u_Datapath|u_ALU|Add0~97_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8655_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~913_q\,
	datab => \u_Datapath|u_ALU|Add0~97_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1041_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8655_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8656_combout\);

-- Location: LCCOMB_X20_Y19_N6
\u_Datapath|u_Data_Memory|w_Memory~8657\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8657_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8654_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8656_combout\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8654_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~8649_combout\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8654_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~8649_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~8654_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8656_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8657_combout\);

-- Location: LCCOMB_X20_Y19_N12
\u_Datapath|u_Data_Memory|w_Memory~8668\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8668_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_ALU|Add0~101_combout\) # ((\u_Datapath|u_Data_Memory|w_Memory~8657_combout\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & 
-- (!\u_Datapath|u_ALU|Add0~101_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~8667_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~99_combout\,
	datab => \u_Datapath|u_ALU|Add0~101_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~8667_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8657_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8668_combout\);

-- Location: LCCOMB_X21_Y19_N0
\u_Datapath|u_Data_Memory|w_Memory~8679\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8679_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8668_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8678_combout\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8668_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~8647_combout\)))) # (!\u_Datapath|u_ALU|Add0~101_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8668_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~8647_combout\,
	datab => \u_Datapath|u_ALU|Add0~101_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~8678_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8668_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8679_combout\);

-- Location: LCCOMB_X21_Y19_N18
\u_Datapath|u_Data_Memory|w_Memory~9736\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9736_combout\ = (\u_Datapath|u_Data_Memory|w_Memory~8679_combout\ & (!\u_Datapath|u_ALU|Add0~103_combout\ & !\u_Datapath|u_ALU|Add0~105_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_Datapath|u_Data_Memory|w_Memory~8679_combout\,
	datac => \u_Datapath|u_ALU|Add0~103_combout\,
	datad => \u_Datapath|u_ALU|Add0~105_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9736_combout\);

-- Location: LCCOMB_X18_Y15_N4
\u_Datapath|u_ALU|Add0~160\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_ALU|Add0~160_combout\ = (\u_Datapath|u_Register_File|Mux54~1_combout\ & ((\u_Datapath|u_PC|w_Q\(4)) # ((\u_Datapath|u_PC|w_Q\(3) & \u_Datapath|u_PC|w_Q\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_PC|w_Q\(4),
	datab => \u_Datapath|u_PC|w_Q\(3),
	datac => \u_Datapath|u_PC|w_Q\(2),
	datad => \u_Datapath|u_Register_File|Mux54~1_combout\,
	combout => \u_Datapath|u_ALU|Add0~160_combout\);

-- Location: LCCOMB_X19_Y15_N18
\u_Datapath|u_ALU|Add0~109\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_ALU|Add0~109_combout\ = (\u_Datapath|u_Register_File|w_Register_File[0][9]~q\ & ((\u_Datapath|u_ALU|Add0~160_combout\ & (\u_Datapath|u_ALU|Add0~108\ & VCC)) # (!\u_Datapath|u_ALU|Add0~160_combout\ & (!\u_Datapath|u_ALU|Add0~108\)))) # 
-- (!\u_Datapath|u_Register_File|w_Register_File[0][9]~q\ & ((\u_Datapath|u_ALU|Add0~160_combout\ & (!\u_Datapath|u_ALU|Add0~108\)) # (!\u_Datapath|u_ALU|Add0~160_combout\ & ((\u_Datapath|u_ALU|Add0~108\) # (GND)))))
-- \u_Datapath|u_ALU|Add0~110\ = CARRY((\u_Datapath|u_Register_File|w_Register_File[0][9]~q\ & (!\u_Datapath|u_ALU|Add0~160_combout\ & !\u_Datapath|u_ALU|Add0~108\)) # (!\u_Datapath|u_Register_File|w_Register_File[0][9]~q\ & ((!\u_Datapath|u_ALU|Add0~108\) # 
-- (!\u_Datapath|u_ALU|Add0~160_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Register_File|w_Register_File[0][9]~q\,
	datab => \u_Datapath|u_ALU|Add0~160_combout\,
	datad => VCC,
	cin => \u_Datapath|u_ALU|Add0~108\,
	combout => \u_Datapath|u_ALU|Add0~109_combout\,
	cout => \u_Datapath|u_ALU|Add0~110\);

-- Location: LCCOMB_X20_Y12_N30
\u_Datapath|u_Mux_Register_File|o_DOUT[9]~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Mux_Register_File|o_DOUT[9]~11_combout\ = (\u_Control|Equal4~0_combout\ & (\u_Datapath|u_ALU|Add0~109_combout\)) # (!\u_Control|Equal4~0_combout\ & (((!\u_Datapath|u_Data_Memory|w_Memory~8343_combout\ & 
-- \u_Datapath|u_Data_Memory|w_Memory~8721_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Control|Equal4~0_combout\,
	datab => \u_Datapath|u_ALU|Add0~109_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~8343_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8721_combout\,
	combout => \u_Datapath|u_Mux_Register_File|o_DOUT[9]~11_combout\);

-- Location: FF_X19_Y14_N11
\u_Datapath|u_Register_File|w_Register_File[0][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Mux_Register_File|o_DOUT[9]~11_combout\,
	clrn => \ALT_INV_i_Rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \u_Datapath|u_Register_File|w_Register_File[0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Register_File|w_Register_File[0][9]~q\);

-- Location: FF_X19_Y12_N13
\u_Datapath|u_Register_File|w_Register_File[8][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Mux_Register_File|o_DOUT[9]~11_combout\,
	clrn => \ALT_INV_i_Rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \u_Datapath|u_Register_File|w_Register_File[8][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Register_File|w_Register_File[8][9]~q\);

-- Location: LCCOMB_X19_Y12_N12
\u_Datapath|u_Register_File|Mux54~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Register_File|Mux54~0_combout\ = (\u_Datapath|u_PC|w_Q\(4) & (((\u_Datapath|u_Register_File|w_Register_File[8][9]~q\)))) # (!\u_Datapath|u_PC|w_Q\(4) & ((\u_Datapath|u_PC|w_Q\(3) & ((\u_Datapath|u_Register_File|w_Register_File[8][9]~q\))) # 
-- (!\u_Datapath|u_PC|w_Q\(3) & (\u_Datapath|u_Register_File|w_Register_File[9][9]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Register_File|w_Register_File[9][9]~q\,
	datab => \u_Datapath|u_PC|w_Q\(4),
	datac => \u_Datapath|u_Register_File|w_Register_File[8][9]~q\,
	datad => \u_Datapath|u_PC|w_Q\(3),
	combout => \u_Datapath|u_Register_File|Mux54~0_combout\);

-- Location: LCCOMB_X19_Y12_N28
\u_Datapath|u_Register_File|Mux54~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Register_File|Mux54~1_combout\ = (\u_Datapath|u_Register_File|w_Register_File[0][0]~0_combout\ & (!\u_Datapath|u_Mux_ALU_B|o_DOUT[1]~0_combout\ & (\u_Datapath|u_Register_File|w_Register_File[0][9]~q\))) # 
-- (!\u_Datapath|u_Register_File|w_Register_File[0][0]~0_combout\ & (((\u_Datapath|u_Register_File|Mux54~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Mux_ALU_B|o_DOUT[1]~0_combout\,
	datab => \u_Datapath|u_Register_File|w_Register_File[0][9]~q\,
	datac => \u_Datapath|u_Register_File|w_Register_File[0][0]~0_combout\,
	datad => \u_Datapath|u_Register_File|Mux54~0_combout\,
	combout => \u_Datapath|u_Register_File|Mux54~1_combout\);

-- Location: LCCOMB_X22_Y20_N24
\u_Datapath|u_Data_Memory|w_Memory~1490feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1490feeder_combout\ = \u_Datapath|u_Register_File|Mux54~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux54~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1490feeder_combout\);

-- Location: FF_X22_Y20_N25
\u_Datapath|u_Data_Memory|w_Memory~1490\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1490feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9666_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1490_q\);

-- Location: FF_X24_Y17_N13
\u_Datapath|u_Data_Memory|w_Memory~2002\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux54~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9724_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~2002_q\);

-- Location: FF_X24_Y17_N3
\u_Datapath|u_Data_Memory|w_Memory~466\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux54~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9708_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~466_q\);

-- Location: LCCOMB_X24_Y17_N2
\u_Datapath|u_Data_Memory|w_Memory~8713\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8713_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & (((\u_Datapath|u_ALU|Add0~99_combout\)))) # (!\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_ALU|Add0~99_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~978_q\)) # (!\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~466_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~978_q\,
	datab => \u_Datapath|u_ALU|Add0~101_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~466_q\,
	datad => \u_Datapath|u_ALU|Add0~99_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8713_combout\);

-- Location: LCCOMB_X24_Y17_N12
\u_Datapath|u_Data_Memory|w_Memory~8714\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8714_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8713_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~2002_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8713_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1490_q\)))) # (!\u_Datapath|u_ALU|Add0~101_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8713_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~101_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1490_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~2002_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8713_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8714_combout\);

-- Location: FF_X23_Y17_N31
\u_Datapath|u_Data_Memory|w_Memory~1970\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux54~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9726_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1970_q\);

-- Location: FF_X21_Y11_N17
\u_Datapath|u_Data_Memory|w_Memory~1458\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux54~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9668_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1458_q\);

-- Location: FF_X23_Y17_N17
\u_Datapath|u_Data_Memory|w_Memory~434\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux54~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9710_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~434_q\);

-- Location: LCCOMB_X23_Y17_N16
\u_Datapath|u_Data_Memory|w_Memory~8715\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8715_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_ALU|Add0~101_combout\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_ALU|Add0~101_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1458_q\)) # (!\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~434_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~99_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1458_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~434_q\,
	datad => \u_Datapath|u_ALU|Add0~101_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8715_combout\);

-- Location: LCCOMB_X23_Y17_N30
\u_Datapath|u_Data_Memory|w_Memory~8716\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8716_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8715_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1970_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8715_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~946_q\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8715_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~946_q\,
	datab => \u_Datapath|u_ALU|Add0~99_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1970_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8715_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8716_combout\);

-- Location: LCCOMB_X21_Y12_N26
\u_Datapath|u_Data_Memory|w_Memory~8717\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8717_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_ALU|Add0~93_combout\) # ((\u_Datapath|u_Data_Memory|w_Memory~8714_combout\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & 
-- (!\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8716_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_ALU|Add0~93_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~8714_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8716_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8717_combout\);

-- Location: FF_X17_Y21_N5
\u_Datapath|u_Data_Memory|w_Memory~1010\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux54~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9691_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1010_q\);

-- Location: FF_X18_Y21_N7
\u_Datapath|u_Data_Memory|w_Memory~498\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux54~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9709_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~498_q\);

-- Location: LCCOMB_X18_Y21_N6
\u_Datapath|u_Data_Memory|w_Memory~8711\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8711_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_ALU|Add0~101_combout\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_ALU|Add0~101_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1522_q\)) # (!\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~498_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1522_q\,
	datab => \u_Datapath|u_ALU|Add0~99_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~498_q\,
	datad => \u_Datapath|u_ALU|Add0~101_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8711_combout\);

-- Location: LCCOMB_X17_Y21_N4
\u_Datapath|u_Data_Memory|w_Memory~8712\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8712_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8711_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~2034_q\)) # (!\u_Datapath|u_Data_Memory|w_Memory~8711_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~1010_q\))))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8711_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~2034_q\,
	datab => \u_Datapath|u_ALU|Add0~99_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1010_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8711_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8712_combout\);

-- Location: LCCOMB_X21_Y12_N4
\u_Datapath|u_Data_Memory|w_Memory~8720\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8720_combout\ = (\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8717_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~8719_combout\)) # (!\u_Datapath|u_Data_Memory|w_Memory~8717_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~8712_combout\))))) # (!\u_Datapath|u_ALU|Add0~93_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8717_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~8719_combout\,
	datab => \u_Datapath|u_ALU|Add0~93_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~8717_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8712_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8720_combout\);

-- Location: FF_X22_Y11_N15
\u_Datapath|u_Data_Memory|w_Memory~1170\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux54~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9665_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1170_q\);

-- Location: FF_X20_Y11_N7
\u_Datapath|u_Data_Memory|w_Memory~1682\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux54~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9723_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1682_q\);

-- Location: LCCOMB_X14_Y11_N22
\u_Datapath|u_Data_Memory|w_Memory~658feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~658feeder_combout\ = \u_Datapath|u_Register_File|Mux54~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux54~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~658feeder_combout\);

-- Location: FF_X14_Y11_N23
\u_Datapath|u_Data_Memory|w_Memory~658\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~658feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9689_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~658_q\);

-- Location: FF_X20_Y11_N21
\u_Datapath|u_Data_Memory|w_Memory~146\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux54~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9707_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~146_q\);

-- Location: LCCOMB_X20_Y11_N20
\u_Datapath|u_Data_Memory|w_Memory~8707\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8707_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & (((\u_Datapath|u_ALU|Add0~99_combout\)))) # (!\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_ALU|Add0~99_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~658_q\)) # (!\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~146_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~101_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~658_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~146_q\,
	datad => \u_Datapath|u_ALU|Add0~99_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8707_combout\);

-- Location: LCCOMB_X20_Y11_N6
\u_Datapath|u_Data_Memory|w_Memory~8708\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8708_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8707_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1682_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8707_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1170_q\)))) # (!\u_Datapath|u_ALU|Add0~101_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8707_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~101_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1170_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1682_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8707_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8708_combout\);

-- Location: FF_X20_Y10_N3
\u_Datapath|u_Data_Memory|w_Memory~1106\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux54~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9663_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1106_q\);

-- Location: LCCOMB_X18_Y9_N4
\u_Datapath|u_Data_Memory|w_Memory~594feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~594feeder_combout\ = \u_Datapath|u_Register_File|Mux54~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux54~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~594feeder_combout\);

-- Location: FF_X18_Y9_N5
\u_Datapath|u_Data_Memory|w_Memory~594\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~594feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9687_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~594_q\);

-- Location: FF_X19_Y9_N27
\u_Datapath|u_Data_Memory|w_Memory~82\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux54~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9705_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~82_q\);

-- Location: LCCOMB_X19_Y9_N26
\u_Datapath|u_Data_Memory|w_Memory~8700\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8700_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~594_q\) # ((\u_Datapath|u_ALU|Add0~101_combout\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~82_q\ & !\u_Datapath|u_ALU|Add0~101_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~99_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~594_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~82_q\,
	datad => \u_Datapath|u_ALU|Add0~101_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8700_combout\);

-- Location: LCCOMB_X20_Y10_N2
\u_Datapath|u_Data_Memory|w_Memory~8701\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8701_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8700_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~1618_q\)) # (!\u_Datapath|u_Data_Memory|w_Memory~8700_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~1106_q\))))) # (!\u_Datapath|u_ALU|Add0~101_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8700_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1618_q\,
	datab => \u_Datapath|u_ALU|Add0~101_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1106_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8700_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8701_combout\);

-- Location: FF_X22_Y12_N11
\u_Datapath|u_Data_Memory|w_Memory~1586\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux54~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9722_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1586_q\);

-- Location: FF_X22_Y12_N29
\u_Datapath|u_Data_Memory|w_Memory~50\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux54~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9706_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~50_q\);

-- Location: FF_X21_Y11_N19
\u_Datapath|u_Data_Memory|w_Memory~1074\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux54~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9664_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1074_q\);

-- Location: LCCOMB_X22_Y12_N28
\u_Datapath|u_Data_Memory|w_Memory~8704\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8704_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_ALU|Add0~99_combout\) # ((\u_Datapath|u_Data_Memory|w_Memory~1074_q\)))) # (!\u_Datapath|u_ALU|Add0~101_combout\ & 
-- (!\u_Datapath|u_ALU|Add0~99_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~50_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~101_combout\,
	datab => \u_Datapath|u_ALU|Add0~99_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~50_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~1074_q\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8704_combout\);

-- Location: LCCOMB_X22_Y12_N10
\u_Datapath|u_Data_Memory|w_Memory~8705\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8705_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8704_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1586_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8704_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~562_q\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8704_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~562_q\,
	datab => \u_Datapath|u_ALU|Add0~99_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1586_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8704_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8705_combout\);

-- Location: FF_X18_Y11_N23
\u_Datapath|u_Data_Memory|w_Memory~1650\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux54~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9720_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1650_q\);

-- Location: FF_X18_Y11_N29
\u_Datapath|u_Data_Memory|w_Memory~114\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux54~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9704_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~114_q\);

-- Location: LCCOMB_X18_Y11_N28
\u_Datapath|u_Data_Memory|w_Memory~8702\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8702_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_ALU|Add0~101_combout\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_ALU|Add0~101_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1138_q\)) # (!\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~114_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1138_q\,
	datab => \u_Datapath|u_ALU|Add0~99_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~114_q\,
	datad => \u_Datapath|u_ALU|Add0~101_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8702_combout\);

-- Location: LCCOMB_X18_Y11_N22
\u_Datapath|u_Data_Memory|w_Memory~8703\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8703_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8702_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1650_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8702_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~626_q\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8702_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~626_q\,
	datab => \u_Datapath|u_ALU|Add0~99_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1650_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8702_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8703_combout\);

-- Location: LCCOMB_X21_Y12_N0
\u_Datapath|u_Data_Memory|w_Memory~8706\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8706_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & (\u_Datapath|u_ALU|Add0~93_combout\)) # (!\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_ALU|Add0~93_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~8703_combout\))) # (!\u_Datapath|u_ALU|Add0~93_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~8705_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_ALU|Add0~93_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~8705_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8703_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8706_combout\);

-- Location: LCCOMB_X21_Y12_N30
\u_Datapath|u_Data_Memory|w_Memory~8709\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8709_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8706_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~8708_combout\)) # (!\u_Datapath|u_Data_Memory|w_Memory~8706_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~8701_combout\))))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8706_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~8708_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~8701_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8706_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8709_combout\);

-- Location: FF_X17_Y19_N23
\u_Datapath|u_Data_Memory|w_Memory~754\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux54~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9675_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~754_q\);

-- Location: FF_X18_Y19_N29
\u_Datapath|u_Data_Memory|w_Memory~242\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux54~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9700_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~242_q\);

-- Location: LCCOMB_X18_Y19_N28
\u_Datapath|u_Data_Memory|w_Memory~8690\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8690_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_ALU|Add0~101_combout\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_ALU|Add0~101_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1266_q\)) # (!\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~242_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1266_q\,
	datab => \u_Datapath|u_ALU|Add0~99_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~242_q\,
	datad => \u_Datapath|u_ALU|Add0~101_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8690_combout\);

-- Location: LCCOMB_X17_Y19_N22
\u_Datapath|u_Data_Memory|w_Memory~8691\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8691_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8690_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~1778_q\)) # (!\u_Datapath|u_Data_Memory|w_Memory~8690_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~754_q\))))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8690_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1778_q\,
	datab => \u_Datapath|u_ALU|Add0~99_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~754_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8690_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8691_combout\);

-- Location: LCCOMB_X23_Y21_N8
\u_Datapath|u_Data_Memory|w_Memory~690feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~690feeder_combout\ = \u_Datapath|u_Register_File|Mux54~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux54~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~690feeder_combout\);

-- Location: FF_X23_Y21_N9
\u_Datapath|u_Data_Memory|w_Memory~690\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~690feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9676_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~690_q\);

-- Location: FF_X21_Y12_N15
\u_Datapath|u_Data_Memory|w_Memory~1714\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux54~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9714_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1714_q\);

-- Location: LCCOMB_X24_Y10_N2
\u_Datapath|u_Data_Memory|w_Memory~1202feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1202feeder_combout\ = \u_Datapath|u_Register_File|Mux54~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux54~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1202feeder_combout\);

-- Location: FF_X24_Y10_N3
\u_Datapath|u_Data_Memory|w_Memory~1202\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1202feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9658_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1202_q\);

-- Location: FF_X24_Y15_N9
\u_Datapath|u_Data_Memory|w_Memory~178\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux54~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9701_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~178_q\);

-- Location: LCCOMB_X24_Y15_N8
\u_Datapath|u_Data_Memory|w_Memory~8694\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8694_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1202_q\) # ((\u_Datapath|u_ALU|Add0~99_combout\)))) # (!\u_Datapath|u_ALU|Add0~101_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~178_q\ & !\u_Datapath|u_ALU|Add0~99_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~101_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1202_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~178_q\,
	datad => \u_Datapath|u_ALU|Add0~99_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8694_combout\);

-- Location: LCCOMB_X21_Y12_N14
\u_Datapath|u_Data_Memory|w_Memory~8695\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8695_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8694_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1714_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8694_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~690_q\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8694_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~99_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~690_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1714_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8694_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8695_combout\);

-- Location: FF_X15_Y15_N31
\u_Datapath|u_Data_Memory|w_Memory~1746\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux54~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9712_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1746_q\);

-- Location: FF_X15_Y15_N25
\u_Datapath|u_Data_Memory|w_Memory~210\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux54~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9699_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~210_q\);

-- Location: LCCOMB_X15_Y15_N24
\u_Datapath|u_Data_Memory|w_Memory~8692\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8692_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & (((\u_Datapath|u_ALU|Add0~99_combout\)))) # (!\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_ALU|Add0~99_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~722_q\)) # (!\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~210_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~722_q\,
	datab => \u_Datapath|u_ALU|Add0~101_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~210_q\,
	datad => \u_Datapath|u_ALU|Add0~99_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8692_combout\);

-- Location: LCCOMB_X15_Y15_N30
\u_Datapath|u_Data_Memory|w_Memory~8693\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8693_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8692_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1746_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8692_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1234_q\)))) # (!\u_Datapath|u_ALU|Add0~101_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8692_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1234_q\,
	datab => \u_Datapath|u_ALU|Add0~101_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1746_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8692_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8693_combout\);

-- Location: LCCOMB_X21_Y12_N28
\u_Datapath|u_Data_Memory|w_Memory~8696\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8696_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_ALU|Add0~93_combout\) # ((\u_Datapath|u_Data_Memory|w_Memory~8693_combout\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & 
-- (!\u_Datapath|u_ALU|Add0~93_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~8695_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_ALU|Add0~93_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~8695_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8693_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8696_combout\);

-- Location: LCCOMB_X21_Y12_N10
\u_Datapath|u_Data_Memory|w_Memory~8699\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8699_combout\ = (\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8696_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~8698_combout\)) # (!\u_Datapath|u_Data_Memory|w_Memory~8696_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~8691_combout\))))) # (!\u_Datapath|u_ALU|Add0~93_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8696_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~8698_combout\,
	datab => \u_Datapath|u_ALU|Add0~93_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~8691_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8696_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8699_combout\);

-- Location: LCCOMB_X21_Y12_N24
\u_Datapath|u_Data_Memory|w_Memory~8710\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8710_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_ALU|Add0~97_combout\) # ((\u_Datapath|u_Data_Memory|w_Memory~8699_combout\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & 
-- (!\u_Datapath|u_ALU|Add0~97_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~8709_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~95_combout\,
	datab => \u_Datapath|u_ALU|Add0~97_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~8709_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8699_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8710_combout\);

-- Location: LCCOMB_X21_Y12_N2
\u_Datapath|u_Data_Memory|w_Memory~8721\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8721_combout\ = (\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8710_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8720_combout\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8710_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~8689_combout\)))) # (!\u_Datapath|u_ALU|Add0~97_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8710_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~8689_combout\,
	datab => \u_Datapath|u_ALU|Add0~97_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~8720_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8710_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8721_combout\);

-- Location: LCCOMB_X20_Y12_N0
\u_Datapath|u_Data_Memory|w_Memory~9737\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9737_combout\ = (\u_Datapath|u_Data_Memory|w_Memory~8721_combout\ & (!\u_Datapath|u_ALU|Add0~103_combout\ & !\u_Datapath|u_ALU|Add0~105_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~8721_combout\,
	datab => \u_Datapath|u_ALU|Add0~103_combout\,
	datad => \u_Datapath|u_ALU|Add0~105_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9737_combout\);

-- Location: LCCOMB_X19_Y15_N20
\u_Datapath|u_ALU|Add0~111\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_ALU|Add0~111_combout\ = ((\u_Datapath|u_ALU|Add0~182_combout\ $ (\u_Datapath|u_Register_File|w_Register_File[0][10]~q\ $ (!\u_Datapath|u_ALU|Add0~110\)))) # (GND)
-- \u_Datapath|u_ALU|Add0~112\ = CARRY((\u_Datapath|u_ALU|Add0~182_combout\ & ((\u_Datapath|u_Register_File|w_Register_File[0][10]~q\) # (!\u_Datapath|u_ALU|Add0~110\))) # (!\u_Datapath|u_ALU|Add0~182_combout\ & 
-- (\u_Datapath|u_Register_File|w_Register_File[0][10]~q\ & !\u_Datapath|u_ALU|Add0~110\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~182_combout\,
	datab => \u_Datapath|u_Register_File|w_Register_File[0][10]~q\,
	datad => VCC,
	cin => \u_Datapath|u_ALU|Add0~110\,
	combout => \u_Datapath|u_ALU|Add0~111_combout\,
	cout => \u_Datapath|u_ALU|Add0~112\);

-- Location: LCCOMB_X21_Y17_N30
\u_Datapath|u_Mux_Register_File|o_DOUT[10]~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Mux_Register_File|o_DOUT[10]~12_combout\ = (\u_Control|Equal4~0_combout\ & (((\u_Datapath|u_ALU|Add0~111_combout\)))) # (!\u_Control|Equal4~0_combout\ & (!\u_Datapath|u_Data_Memory|w_Memory~8343_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~8763_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~8343_combout\,
	datab => \u_Control|Equal4~0_combout\,
	datac => \u_Datapath|u_ALU|Add0~111_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8763_combout\,
	combout => \u_Datapath|u_Mux_Register_File|o_DOUT[10]~12_combout\);

-- Location: LCCOMB_X21_Y17_N20
\u_Datapath|u_Register_File|w_Register_File[0][10]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Register_File|w_Register_File[0][10]~feeder_combout\ = \u_Datapath|u_Mux_Register_File|o_DOUT[10]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Mux_Register_File|o_DOUT[10]~12_combout\,
	combout => \u_Datapath|u_Register_File|w_Register_File[0][10]~feeder_combout\);

-- Location: FF_X21_Y17_N21
\u_Datapath|u_Register_File|w_Register_File[0][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Register_File|w_Register_File[0][10]~feeder_combout\,
	clrn => \ALT_INV_i_Rst~inputclkctrl_outclk\,
	ena => \u_Datapath|u_Register_File|w_Register_File[0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Register_File|w_Register_File[0][10]~q\);

-- Location: FF_X21_Y17_N31
\u_Datapath|u_Register_File|w_Register_File[8][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Mux_Register_File|o_DOUT[10]~12_combout\,
	clrn => \ALT_INV_i_Rst~inputclkctrl_outclk\,
	ena => \u_Datapath|u_Register_File|w_Register_File[8][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Register_File|w_Register_File[8][10]~q\);

-- Location: FF_X20_Y16_N11
\u_Datapath|u_Register_File|w_Register_File[9][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Mux_Register_File|o_DOUT[10]~12_combout\,
	clrn => \ALT_INV_i_Rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \u_Datapath|u_Register_File|w_Register_File[9][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Register_File|w_Register_File[9][10]~q\);

-- Location: LCCOMB_X20_Y16_N10
\u_Datapath|u_Register_File|Mux53~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Register_File|Mux53~0_combout\ = (\u_Datapath|u_PC|w_Q\(4) & (\u_Datapath|u_Register_File|w_Register_File[8][10]~q\)) # (!\u_Datapath|u_PC|w_Q\(4) & ((\u_Datapath|u_PC|w_Q\(3) & (\u_Datapath|u_Register_File|w_Register_File[8][10]~q\)) # 
-- (!\u_Datapath|u_PC|w_Q\(3) & ((\u_Datapath|u_Register_File|w_Register_File[9][10]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_PC|w_Q\(4),
	datab => \u_Datapath|u_Register_File|w_Register_File[8][10]~q\,
	datac => \u_Datapath|u_Register_File|w_Register_File[9][10]~q\,
	datad => \u_Datapath|u_PC|w_Q\(3),
	combout => \u_Datapath|u_Register_File|Mux53~0_combout\);

-- Location: LCCOMB_X24_Y12_N0
\u_Datapath|u_Register_File|Mux53~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Register_File|Mux53~1_combout\ = (\u_Datapath|u_Register_File|w_Register_File[0][0]~0_combout\ & (\u_Datapath|u_Register_File|w_Register_File[0][10]~q\ & (!\u_Datapath|u_Mux_ALU_B|o_DOUT[1]~0_combout\))) # 
-- (!\u_Datapath|u_Register_File|w_Register_File[0][0]~0_combout\ & (((\u_Datapath|u_Register_File|Mux53~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Register_File|w_Register_File[0][0]~0_combout\,
	datab => \u_Datapath|u_Register_File|w_Register_File[0][10]~q\,
	datac => \u_Datapath|u_Mux_ALU_B|o_DOUT[1]~0_combout\,
	datad => \u_Datapath|u_Register_File|Mux53~0_combout\,
	combout => \u_Datapath|u_Register_File|Mux53~1_combout\);

-- Location: FF_X20_Y22_N15
\u_Datapath|u_Data_Memory|w_Memory~979\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux53~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9690_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~979_q\);

-- Location: FF_X20_Y22_N17
\u_Datapath|u_Data_Memory|w_Memory~595\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux53~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9687_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~595_q\);

-- Location: LCCOMB_X20_Y22_N16
\u_Datapath|u_Data_Memory|w_Memory~8724\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8724_combout\ = (\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~851_q\) # ((\u_Datapath|u_ALU|Add0~95_combout\)))) # (!\u_Datapath|u_ALU|Add0~97_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~595_q\ & !\u_Datapath|u_ALU|Add0~95_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~851_q\,
	datab => \u_Datapath|u_ALU|Add0~97_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~595_q\,
	datad => \u_Datapath|u_ALU|Add0~95_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8724_combout\);

-- Location: LCCOMB_X20_Y22_N14
\u_Datapath|u_Data_Memory|w_Memory~8725\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8725_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8724_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~979_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8724_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~723_q\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8724_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~723_q\,
	datab => \u_Datapath|u_ALU|Add0~95_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~979_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8724_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8725_combout\);

-- Location: LCCOMB_X21_Y17_N14
\u_Datapath|u_Data_Memory|w_Memory~8728\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8728_combout\ = (\u_Datapath|u_ALU|Add0~93_combout\ & (((\u_Datapath|u_ALU|Add0~91_combout\)))) # (!\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_ALU|Add0~91_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~8725_combout\))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~8727_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~8727_combout\,
	datab => \u_Datapath|u_ALU|Add0~93_combout\,
	datac => \u_Datapath|u_ALU|Add0~91_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8725_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8728_combout\);

-- Location: FF_X26_Y11_N7
\u_Datapath|u_Data_Memory|w_Memory~1011\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux53~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9691_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1011_q\);

-- Location: LCCOMB_X17_Y19_N20
\u_Datapath|u_Data_Memory|w_Memory~755feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~755feeder_combout\ = \u_Datapath|u_Register_File|Mux53~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux53~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~755feeder_combout\);

-- Location: FF_X17_Y19_N21
\u_Datapath|u_Data_Memory|w_Memory~755\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~755feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9675_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~755_q\);

-- Location: FF_X19_Y19_N19
\u_Datapath|u_Data_Memory|w_Memory~627\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux53~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9685_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~627_q\);

-- Location: LCCOMB_X19_Y19_N18
\u_Datapath|u_Data_Memory|w_Memory~8722\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8722_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~755_q\) # ((\u_Datapath|u_ALU|Add0~97_combout\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~627_q\ & !\u_Datapath|u_ALU|Add0~97_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~95_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~755_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~627_q\,
	datad => \u_Datapath|u_ALU|Add0~97_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8722_combout\);

-- Location: LCCOMB_X26_Y11_N6
\u_Datapath|u_Data_Memory|w_Memory~8723\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8723_combout\ = (\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8722_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1011_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8722_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~883_q\)))) # (!\u_Datapath|u_ALU|Add0~97_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8722_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~883_q\,
	datab => \u_Datapath|u_ALU|Add0~97_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1011_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8722_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8723_combout\);

-- Location: LCCOMB_X21_Y17_N4
\u_Datapath|u_Data_Memory|w_Memory~8731\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8731_combout\ = (\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8728_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~8730_combout\)) # (!\u_Datapath|u_Data_Memory|w_Memory~8728_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~8723_combout\))))) # (!\u_Datapath|u_ALU|Add0~93_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8728_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~8730_combout\,
	datab => \u_Datapath|u_ALU|Add0~93_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~8728_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8723_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8731_combout\);

-- Location: LCCOMB_X14_Y17_N20
\u_Datapath|u_Data_Memory|w_Memory~1235feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1235feeder_combout\ = \u_Datapath|u_Register_File|Mux53~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux53~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1235feeder_combout\);

-- Location: FF_X14_Y17_N21
\u_Datapath|u_Data_Memory|w_Memory~1235\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1235feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9655_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1235_q\);

-- Location: FF_X18_Y17_N17
\u_Datapath|u_Data_Memory|w_Memory~1491\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux53~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9666_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1491_q\);

-- Location: FF_X18_Y17_N11
\u_Datapath|u_Data_Memory|w_Memory~1107\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux53~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9663_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1107_q\);

-- Location: LCCOMB_X18_Y17_N10
\u_Datapath|u_Data_Memory|w_Memory~8732\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8732_combout\ = (\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1363_q\) # ((\u_Datapath|u_ALU|Add0~95_combout\)))) # (!\u_Datapath|u_ALU|Add0~97_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~1107_q\ & !\u_Datapath|u_ALU|Add0~95_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1363_q\,
	datab => \u_Datapath|u_ALU|Add0~97_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1107_q\,
	datad => \u_Datapath|u_ALU|Add0~95_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8732_combout\);

-- Location: LCCOMB_X18_Y17_N16
\u_Datapath|u_Data_Memory|w_Memory~8733\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8733_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8732_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1491_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8732_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1235_q\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8732_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~95_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1235_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1491_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8732_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8733_combout\);

-- Location: LCCOMB_X22_Y10_N24
\u_Datapath|u_Data_Memory|w_Memory~1299feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1299feeder_combout\ = \u_Datapath|u_Register_File|Mux53~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux53~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1299feeder_combout\);

-- Location: FF_X22_Y10_N25
\u_Datapath|u_Data_Memory|w_Memory~1299\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1299feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9660_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1299_q\);

-- Location: FF_X22_Y10_N31
\u_Datapath|u_Data_Memory|w_Memory~1555\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux53~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9669_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1555_q\);

-- Location: LCCOMB_X22_Y10_N30
\u_Datapath|u_Data_Memory|w_Memory~8740\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8740_combout\ = (\u_Datapath|u_Data_Memory|w_Memory~8739_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~1555_q\) # (!\u_Datapath|u_ALU|Add0~95_combout\)))) # (!\u_Datapath|u_Data_Memory|w_Memory~8739_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1299_q\ & ((\u_Datapath|u_ALU|Add0~95_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~8739_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1299_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1555_q\,
	datad => \u_Datapath|u_ALU|Add0~95_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8740_combout\);

-- Location: LCCOMB_X23_Y22_N20
\u_Datapath|u_Data_Memory|w_Memory~1395feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1395feeder_combout\ = \u_Datapath|u_Register_File|Mux53~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux53~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1395feeder_combout\);

-- Location: FF_X23_Y22_N21
\u_Datapath|u_Data_Memory|w_Memory~1395\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1395feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9648_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1395_q\);

-- Location: FF_X22_Y22_N31
\u_Datapath|u_Data_Memory|w_Memory~1523\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux53~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9667_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1523_q\);

-- Location: FF_X22_Y22_N25
\u_Datapath|u_Data_Memory|w_Memory~1139\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux53~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9662_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1139_q\);

-- Location: LCCOMB_X22_Y22_N24
\u_Datapath|u_Data_Memory|w_Memory~8734\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8734_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1267_q\) # ((\u_Datapath|u_ALU|Add0~97_combout\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~1139_q\ & !\u_Datapath|u_ALU|Add0~97_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1267_q\,
	datab => \u_Datapath|u_ALU|Add0~95_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1139_q\,
	datad => \u_Datapath|u_ALU|Add0~97_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8734_combout\);

-- Location: LCCOMB_X22_Y22_N30
\u_Datapath|u_Data_Memory|w_Memory~8735\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8735_combout\ = (\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8734_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1523_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8734_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1395_q\)))) # (!\u_Datapath|u_ALU|Add0~97_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8734_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~97_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1395_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1523_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8734_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8735_combout\);

-- Location: LCCOMB_X21_Y17_N10
\u_Datapath|u_Data_Memory|w_Memory~8738\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8738_combout\ = (\u_Datapath|u_ALU|Add0~93_combout\ & (((\u_Datapath|u_ALU|Add0~91_combout\) # (\u_Datapath|u_Data_Memory|w_Memory~8735_combout\)))) # (!\u_Datapath|u_ALU|Add0~93_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~8737_combout\ & (!\u_Datapath|u_ALU|Add0~91_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~8737_combout\,
	datab => \u_Datapath|u_ALU|Add0~93_combout\,
	datac => \u_Datapath|u_ALU|Add0~91_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8735_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8738_combout\);

-- Location: LCCOMB_X21_Y17_N8
\u_Datapath|u_Data_Memory|w_Memory~8741\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8741_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8738_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8740_combout\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8738_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~8733_combout\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8738_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~8733_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~8740_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8738_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8741_combout\);

-- Location: LCCOMB_X17_Y22_N20
\u_Datapath|u_Data_Memory|w_Memory~371feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~371feeder_combout\ = \u_Datapath|u_Register_File|Mux53~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux53~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~371feeder_combout\);

-- Location: FF_X17_Y22_N21
\u_Datapath|u_Data_Memory|w_Memory~371\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~371feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9694_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~371_q\);

-- Location: FF_X18_Y22_N31
\u_Datapath|u_Data_Memory|w_Memory~499\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux53~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9709_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~499_q\);

-- Location: LCCOMB_X19_Y22_N12
\u_Datapath|u_Data_Memory|w_Memory~243feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~243feeder_combout\ = \u_Datapath|u_Register_File|Mux53~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux53~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~243feeder_combout\);

-- Location: FF_X19_Y22_N13
\u_Datapath|u_Data_Memory|w_Memory~243\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~243feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9700_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~243_q\);

-- Location: FF_X18_Y22_N17
\u_Datapath|u_Data_Memory|w_Memory~115\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux53~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9704_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~115_q\);

-- Location: LCCOMB_X18_Y22_N16
\u_Datapath|u_Data_Memory|w_Memory~8744\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8744_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~243_q\) # ((\u_Datapath|u_ALU|Add0~97_combout\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~115_q\ & !\u_Datapath|u_ALU|Add0~97_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~95_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~243_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~115_q\,
	datad => \u_Datapath|u_ALU|Add0~97_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8744_combout\);

-- Location: LCCOMB_X18_Y22_N30
\u_Datapath|u_Data_Memory|w_Memory~8745\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8745_combout\ = (\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8744_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~499_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8744_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~371_q\)))) # (!\u_Datapath|u_ALU|Add0~97_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8744_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~97_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~371_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~499_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8744_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8745_combout\);

-- Location: LCCOMB_X11_Y17_N4
\u_Datapath|u_Data_Memory|w_Memory~307feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~307feeder_combout\ = \u_Datapath|u_Register_File|Mux53~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux53~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~307feeder_combout\);

-- Location: FF_X11_Y17_N5
\u_Datapath|u_Data_Memory|w_Memory~307\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~307feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9696_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~307_q\);

-- Location: FF_X12_Y17_N15
\u_Datapath|u_Data_Memory|w_Memory~435\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux53~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9710_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~435_q\);

-- Location: FF_X12_Y17_N1
\u_Datapath|u_Data_Memory|w_Memory~51\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux53~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9706_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~51_q\);

-- Location: LCCOMB_X12_Y17_N0
\u_Datapath|u_Data_Memory|w_Memory~8746\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8746_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~179_q\) # ((\u_Datapath|u_ALU|Add0~97_combout\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~51_q\ & !\u_Datapath|u_ALU|Add0~97_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~179_q\,
	datab => \u_Datapath|u_ALU|Add0~95_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~51_q\,
	datad => \u_Datapath|u_ALU|Add0~97_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8746_combout\);

-- Location: LCCOMB_X12_Y17_N14
\u_Datapath|u_Data_Memory|w_Memory~8747\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8747_combout\ = (\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8746_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~435_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8746_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~307_q\)))) # (!\u_Datapath|u_ALU|Add0~97_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8746_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~97_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~307_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~435_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8746_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8747_combout\);

-- Location: LCCOMB_X21_Y17_N26
\u_Datapath|u_Data_Memory|w_Memory~8748\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8748_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & (\u_Datapath|u_ALU|Add0~93_combout\)) # (!\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_ALU|Add0~93_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~8745_combout\)) # (!\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8747_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_ALU|Add0~93_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~8745_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8747_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8748_combout\);

-- Location: FF_X12_Y21_N11
\u_Datapath|u_Data_Memory|w_Memory~211\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux53~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9699_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~211_q\);

-- Location: FF_X12_Y21_N13
\u_Datapath|u_Data_Memory|w_Memory~83\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux53~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9705_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~83_q\);

-- Location: LCCOMB_X12_Y21_N12
\u_Datapath|u_Data_Memory|w_Memory~8742\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8742_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & (((\u_Datapath|u_ALU|Add0~97_combout\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_ALU|Add0~97_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~339_q\)) 
-- # (!\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~83_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~339_q\,
	datab => \u_Datapath|u_ALU|Add0~95_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~83_q\,
	datad => \u_Datapath|u_ALU|Add0~97_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8742_combout\);

-- Location: LCCOMB_X12_Y21_N10
\u_Datapath|u_Data_Memory|w_Memory~8743\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8743_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8742_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~467_q\)) # (!\u_Datapath|u_Data_Memory|w_Memory~8742_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~211_q\))))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8742_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~467_q\,
	datab => \u_Datapath|u_ALU|Add0~95_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~211_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8742_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8743_combout\);

-- Location: LCCOMB_X21_Y17_N24
\u_Datapath|u_Data_Memory|w_Memory~8751\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8751_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8748_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~8750_combout\)) # (!\u_Datapath|u_Data_Memory|w_Memory~8748_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~8743_combout\))))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8748_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~8750_combout\,
	datab => \u_Datapath|u_ALU|Add0~91_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~8748_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8743_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8751_combout\);

-- Location: LCCOMB_X21_Y17_N2
\u_Datapath|u_Data_Memory|w_Memory~8752\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8752_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_ALU|Add0~99_combout\) # ((\u_Datapath|u_Data_Memory|w_Memory~8741_combout\)))) # (!\u_Datapath|u_ALU|Add0~101_combout\ & 
-- (!\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8751_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~101_combout\,
	datab => \u_Datapath|u_ALU|Add0~99_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~8741_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8751_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8752_combout\);

-- Location: LCCOMB_X21_Y17_N12
\u_Datapath|u_Data_Memory|w_Memory~8763\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8763_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8752_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~8762_combout\)) # (!\u_Datapath|u_Data_Memory|w_Memory~8752_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~8731_combout\))))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8752_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~8762_combout\,
	datab => \u_Datapath|u_ALU|Add0~99_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~8731_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8752_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8763_combout\);

-- Location: LCCOMB_X21_Y17_N28
\u_Datapath|u_Data_Memory|w_Memory~9738\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9738_combout\ = (\u_Datapath|u_Data_Memory|w_Memory~8763_combout\ & (!\u_Datapath|u_ALU|Add0~105_combout\ & !\u_Datapath|u_ALU|Add0~103_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~8763_combout\,
	datab => \u_Datapath|u_ALU|Add0~105_combout\,
	datad => \u_Datapath|u_ALU|Add0~103_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9738_combout\);

-- Location: LCCOMB_X19_Y12_N20
\u_Datapath|u_ALU|Add0~161\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_ALU|Add0~161_combout\ = (\u_Datapath|u_Register_File|Mux52~1_combout\ & ((\u_Datapath|u_PC|w_Q\(4)) # ((\u_Datapath|u_PC|w_Q\(2) & \u_Datapath|u_PC|w_Q\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_PC|w_Q\(2),
	datab => \u_Datapath|u_PC|w_Q\(3),
	datac => \u_Datapath|u_Register_File|Mux52~1_combout\,
	datad => \u_Datapath|u_PC|w_Q\(4),
	combout => \u_Datapath|u_ALU|Add0~161_combout\);

-- Location: LCCOMB_X19_Y15_N22
\u_Datapath|u_ALU|Add0~113\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_ALU|Add0~113_combout\ = (\u_Datapath|u_Register_File|w_Register_File[0][11]~q\ & ((\u_Datapath|u_ALU|Add0~161_combout\ & (\u_Datapath|u_ALU|Add0~112\ & VCC)) # (!\u_Datapath|u_ALU|Add0~161_combout\ & (!\u_Datapath|u_ALU|Add0~112\)))) # 
-- (!\u_Datapath|u_Register_File|w_Register_File[0][11]~q\ & ((\u_Datapath|u_ALU|Add0~161_combout\ & (!\u_Datapath|u_ALU|Add0~112\)) # (!\u_Datapath|u_ALU|Add0~161_combout\ & ((\u_Datapath|u_ALU|Add0~112\) # (GND)))))
-- \u_Datapath|u_ALU|Add0~114\ = CARRY((\u_Datapath|u_Register_File|w_Register_File[0][11]~q\ & (!\u_Datapath|u_ALU|Add0~161_combout\ & !\u_Datapath|u_ALU|Add0~112\)) # (!\u_Datapath|u_Register_File|w_Register_File[0][11]~q\ & ((!\u_Datapath|u_ALU|Add0~112\) 
-- # (!\u_Datapath|u_ALU|Add0~161_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Register_File|w_Register_File[0][11]~q\,
	datab => \u_Datapath|u_ALU|Add0~161_combout\,
	datad => VCC,
	cin => \u_Datapath|u_ALU|Add0~112\,
	combout => \u_Datapath|u_ALU|Add0~113_combout\,
	cout => \u_Datapath|u_ALU|Add0~114\);

-- Location: LCCOMB_X19_Y13_N24
\u_Datapath|u_Mux_Register_File|o_DOUT[11]~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Mux_Register_File|o_DOUT[11]~13_combout\ = (\u_Control|Equal4~0_combout\ & (((\u_Datapath|u_ALU|Add0~113_combout\)))) # (!\u_Control|Equal4~0_combout\ & (!\u_Datapath|u_Data_Memory|w_Memory~8343_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~8805_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Control|Equal4~0_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~8343_combout\,
	datac => \u_Datapath|u_ALU|Add0~113_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8805_combout\,
	combout => \u_Datapath|u_Mux_Register_File|o_DOUT[11]~13_combout\);

-- Location: FF_X19_Y15_N17
\u_Datapath|u_Register_File|w_Register_File[0][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Mux_Register_File|o_DOUT[11]~13_combout\,
	clrn => \ALT_INV_i_Rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \u_Datapath|u_Register_File|w_Register_File[0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Register_File|w_Register_File[0][11]~q\);

-- Location: FF_X19_Y12_N23
\u_Datapath|u_Register_File|w_Register_File[8][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Mux_Register_File|o_DOUT[11]~13_combout\,
	clrn => \ALT_INV_i_Rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \u_Datapath|u_Register_File|w_Register_File[8][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Register_File|w_Register_File[8][11]~q\);

-- Location: LCCOMB_X19_Y12_N22
\u_Datapath|u_Register_File|Mux52~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Register_File|Mux52~0_combout\ = (\u_Datapath|u_PC|w_Q\(3) & (((\u_Datapath|u_Register_File|w_Register_File[8][11]~q\)))) # (!\u_Datapath|u_PC|w_Q\(3) & ((\u_Datapath|u_PC|w_Q\(4) & ((\u_Datapath|u_Register_File|w_Register_File[8][11]~q\))) 
-- # (!\u_Datapath|u_PC|w_Q\(4) & (\u_Datapath|u_Register_File|w_Register_File[9][11]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Register_File|w_Register_File[9][11]~q\,
	datab => \u_Datapath|u_PC|w_Q\(3),
	datac => \u_Datapath|u_Register_File|w_Register_File[8][11]~q\,
	datad => \u_Datapath|u_PC|w_Q\(4),
	combout => \u_Datapath|u_Register_File|Mux52~0_combout\);

-- Location: LCCOMB_X20_Y10_N8
\u_Datapath|u_Register_File|Mux52~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Register_File|Mux52~1_combout\ = (\u_Datapath|u_Register_File|w_Register_File[0][0]~0_combout\ & (!\u_Datapath|u_Mux_ALU_B|o_DOUT[1]~0_combout\ & (\u_Datapath|u_Register_File|w_Register_File[0][11]~q\))) # 
-- (!\u_Datapath|u_Register_File|w_Register_File[0][0]~0_combout\ & (((\u_Datapath|u_Register_File|Mux52~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Register_File|w_Register_File[0][0]~0_combout\,
	datab => \u_Datapath|u_Mux_ALU_B|o_DOUT[1]~0_combout\,
	datac => \u_Datapath|u_Register_File|w_Register_File[0][11]~q\,
	datad => \u_Datapath|u_Register_File|Mux52~0_combout\,
	combout => \u_Datapath|u_Register_File|Mux52~1_combout\);

-- Location: FF_X24_Y13_N7
\u_Datapath|u_Data_Memory|w_Memory~2068\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux52~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9727_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~2068_q\);

-- Location: LCCOMB_X23_Y20_N24
\u_Datapath|u_Data_Memory|w_Memory~1556feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1556feeder_combout\ = \u_Datapath|u_Register_File|Mux52~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux52~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1556feeder_combout\);

-- Location: FF_X23_Y20_N25
\u_Datapath|u_Data_Memory|w_Memory~1556\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1556feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9669_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1556_q\);

-- Location: FF_X23_Y13_N15
\u_Datapath|u_Data_Memory|w_Memory~532\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux52~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9711_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~532_q\);

-- Location: LCCOMB_X23_Y13_N14
\u_Datapath|u_Data_Memory|w_Memory~8802\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8802_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1556_q\) # ((\u_Datapath|u_ALU|Add0~99_combout\)))) # (!\u_Datapath|u_ALU|Add0~101_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~532_q\ & !\u_Datapath|u_ALU|Add0~99_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~101_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1556_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~532_q\,
	datad => \u_Datapath|u_ALU|Add0~99_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8802_combout\);

-- Location: LCCOMB_X24_Y13_N6
\u_Datapath|u_Data_Memory|w_Memory~8803\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8803_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8802_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~2068_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8802_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1044_q\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8802_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1044_q\,
	datab => \u_Datapath|u_ALU|Add0~99_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~2068_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8802_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8803_combout\);

-- Location: LCCOMB_X26_Y16_N0
\u_Datapath|u_Data_Memory|w_Memory~980feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~980feeder_combout\ = \u_Datapath|u_Register_File|Mux52~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux52~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~980feeder_combout\);

-- Location: FF_X26_Y16_N1
\u_Datapath|u_Data_Memory|w_Memory~980\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~980feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9690_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~980_q\);

-- Location: FF_X24_Y17_N29
\u_Datapath|u_Data_Memory|w_Memory~2004\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux52~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9724_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~2004_q\);

-- Location: LCCOMB_X22_Y20_N30
\u_Datapath|u_Data_Memory|w_Memory~1492feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1492feeder_combout\ = \u_Datapath|u_Register_File|Mux52~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux52~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1492feeder_combout\);

-- Location: FF_X22_Y20_N31
\u_Datapath|u_Data_Memory|w_Memory~1492\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1492feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9666_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1492_q\);

-- Location: FF_X24_Y17_N7
\u_Datapath|u_Data_Memory|w_Memory~468\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux52~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9708_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~468_q\);

-- Location: LCCOMB_X24_Y17_N6
\u_Datapath|u_Data_Memory|w_Memory~8797\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8797_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_ALU|Add0~101_combout\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_ALU|Add0~101_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1492_q\)) # (!\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~468_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~99_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1492_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~468_q\,
	datad => \u_Datapath|u_ALU|Add0~101_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8797_combout\);

-- Location: LCCOMB_X24_Y17_N28
\u_Datapath|u_Data_Memory|w_Memory~8798\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8798_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8797_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~2004_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8797_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~980_q\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8797_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~99_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~980_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~2004_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8797_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8798_combout\);

-- Location: LCCOMB_X24_Y20_N20
\u_Datapath|u_Data_Memory|w_Memory~1460feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1460feeder_combout\ = \u_Datapath|u_Register_File|Mux52~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux52~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1460feeder_combout\);

-- Location: FF_X24_Y20_N21
\u_Datapath|u_Data_Memory|w_Memory~1460\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1460feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9668_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1460_q\);

-- Location: FF_X23_Y17_N27
\u_Datapath|u_Data_Memory|w_Memory~1972\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux52~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9726_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1972_q\);

-- Location: LCCOMB_X19_Y18_N0
\u_Datapath|u_Data_Memory|w_Memory~948feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~948feeder_combout\ = \u_Datapath|u_Register_File|Mux52~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux52~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~948feeder_combout\);

-- Location: FF_X19_Y18_N1
\u_Datapath|u_Data_Memory|w_Memory~948\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~948feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9692_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~948_q\);

-- Location: FF_X23_Y17_N13
\u_Datapath|u_Data_Memory|w_Memory~436\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux52~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9710_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~436_q\);

-- Location: LCCOMB_X23_Y17_N12
\u_Datapath|u_Data_Memory|w_Memory~8799\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8799_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & (((\u_Datapath|u_ALU|Add0~99_combout\)))) # (!\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_ALU|Add0~99_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~948_q\)) # (!\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~436_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~101_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~948_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~436_q\,
	datad => \u_Datapath|u_ALU|Add0~99_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8799_combout\);

-- Location: LCCOMB_X23_Y17_N26
\u_Datapath|u_Data_Memory|w_Memory~8800\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8800_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8799_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1972_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8799_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1460_q\)))) # (!\u_Datapath|u_ALU|Add0~101_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8799_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~101_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1460_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1972_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8799_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8800_combout\);

-- Location: LCCOMB_X19_Y13_N22
\u_Datapath|u_Data_Memory|w_Memory~8801\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8801_combout\ = (\u_Datapath|u_ALU|Add0~93_combout\ & (\u_Datapath|u_ALU|Add0~91_combout\)) # (!\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_ALU|Add0~91_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~8798_combout\)) # (!\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8800_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~93_combout\,
	datab => \u_Datapath|u_ALU|Add0~91_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~8798_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8800_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8801_combout\);

-- Location: LCCOMB_X19_Y21_N4
\u_Datapath|u_Data_Memory|w_Memory~2036feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~2036feeder_combout\ = \u_Datapath|u_Register_File|Mux52~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux52~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~2036feeder_combout\);

-- Location: FF_X19_Y21_N5
\u_Datapath|u_Data_Memory|w_Memory~2036\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~2036feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9725_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~2036_q\);

-- Location: FF_X19_Y21_N11
\u_Datapath|u_Data_Memory|w_Memory~1524\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux52~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9667_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1524_q\);

-- Location: FF_X18_Y21_N25
\u_Datapath|u_Data_Memory|w_Memory~500\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux52~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9709_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~500_q\);

-- Location: LCCOMB_X18_Y21_N24
\u_Datapath|u_Data_Memory|w_Memory~8795\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8795_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1012_q\) # ((\u_Datapath|u_ALU|Add0~101_combout\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~500_q\ & !\u_Datapath|u_ALU|Add0~101_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1012_q\,
	datab => \u_Datapath|u_ALU|Add0~99_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~500_q\,
	datad => \u_Datapath|u_ALU|Add0~101_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8795_combout\);

-- Location: LCCOMB_X19_Y21_N10
\u_Datapath|u_Data_Memory|w_Memory~8796\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8796_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8795_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~2036_q\)) # (!\u_Datapath|u_Data_Memory|w_Memory~8795_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~1524_q\))))) # (!\u_Datapath|u_ALU|Add0~101_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8795_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~101_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~2036_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1524_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8795_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8796_combout\);

-- Location: LCCOMB_X19_Y13_N8
\u_Datapath|u_Data_Memory|w_Memory~8804\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8804_combout\ = (\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8801_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~8803_combout\)) # (!\u_Datapath|u_Data_Memory|w_Memory~8801_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~8796_combout\))))) # (!\u_Datapath|u_ALU|Add0~93_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8801_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~93_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~8803_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~8801_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8796_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8804_combout\);

-- Location: LCCOMB_X13_Y15_N0
\u_Datapath|u_Data_Memory|w_Memory~1172feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1172feeder_combout\ = \u_Datapath|u_Register_File|Mux52~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux52~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1172feeder_combout\);

-- Location: FF_X13_Y15_N1
\u_Datapath|u_Data_Memory|w_Memory~1172\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1172feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9665_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1172_q\);

-- Location: FF_X20_Y11_N11
\u_Datapath|u_Data_Memory|w_Memory~1684\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux52~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9723_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1684_q\);

-- Location: LCCOMB_X13_Y11_N14
\u_Datapath|u_Data_Memory|w_Memory~660feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~660feeder_combout\ = \u_Datapath|u_Register_File|Mux52~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux52~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~660feeder_combout\);

-- Location: FF_X13_Y11_N15
\u_Datapath|u_Data_Memory|w_Memory~660\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~660feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9689_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~660_q\);

-- Location: FF_X20_Y11_N29
\u_Datapath|u_Data_Memory|w_Memory~148\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux52~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9707_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~148_q\);

-- Location: LCCOMB_X20_Y11_N28
\u_Datapath|u_Data_Memory|w_Memory~8791\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8791_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & (((\u_Datapath|u_ALU|Add0~99_combout\)))) # (!\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_ALU|Add0~99_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~660_q\)) # (!\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~148_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~101_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~660_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~148_q\,
	datad => \u_Datapath|u_ALU|Add0~99_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8791_combout\);

-- Location: LCCOMB_X20_Y11_N10
\u_Datapath|u_Data_Memory|w_Memory~8792\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8792_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8791_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1684_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8791_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1172_q\)))) # (!\u_Datapath|u_ALU|Add0~101_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8791_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~101_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1172_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1684_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8791_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8792_combout\);

-- Location: FF_X18_Y12_N17
\u_Datapath|u_Data_Memory|w_Memory~628\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux52~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9685_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~628_q\);

-- Location: LCCOMB_X18_Y11_N0
\u_Datapath|u_Data_Memory|w_Memory~1652feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1652feeder_combout\ = \u_Datapath|u_Register_File|Mux52~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux52~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1652feeder_combout\);

-- Location: FF_X18_Y11_N1
\u_Datapath|u_Data_Memory|w_Memory~1652\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1652feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9720_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1652_q\);

-- Location: LCCOMB_X18_Y12_N16
\u_Datapath|u_Data_Memory|w_Memory~8785\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8785_combout\ = (\u_Datapath|u_Data_Memory|w_Memory~8784_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~1652_q\)) # (!\u_Datapath|u_ALU|Add0~99_combout\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8784_combout\ & 
-- (\u_Datapath|u_ALU|Add0~99_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~628_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~8784_combout\,
	datab => \u_Datapath|u_ALU|Add0~99_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~628_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~1652_q\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8785_combout\);

-- Location: FF_X20_Y10_N31
\u_Datapath|u_Data_Memory|w_Memory~1108\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux52~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9663_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1108_q\);

-- Location: FF_X20_Y9_N17
\u_Datapath|u_Data_Memory|w_Memory~1620\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux52~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9721_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1620_q\);

-- Location: FF_X20_Y9_N19
\u_Datapath|u_Data_Memory|w_Memory~84\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux52~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9705_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~84_q\);

-- Location: LCCOMB_X20_Y9_N18
\u_Datapath|u_Data_Memory|w_Memory~8786\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8786_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~596_q\) # ((\u_Datapath|u_ALU|Add0~101_combout\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~84_q\ & !\u_Datapath|u_ALU|Add0~101_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~596_q\,
	datab => \u_Datapath|u_ALU|Add0~99_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~84_q\,
	datad => \u_Datapath|u_ALU|Add0~101_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8786_combout\);

-- Location: LCCOMB_X20_Y9_N16
\u_Datapath|u_Data_Memory|w_Memory~8787\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8787_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8786_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1620_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8786_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1108_q\)))) # (!\u_Datapath|u_ALU|Add0~101_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8786_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~101_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1108_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1620_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8786_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8787_combout\);

-- Location: LCCOMB_X19_Y13_N16
\u_Datapath|u_Data_Memory|w_Memory~8790\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8790_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & (((\u_Datapath|u_ALU|Add0~93_combout\) # (\u_Datapath|u_Data_Memory|w_Memory~8787_combout\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~8789_combout\ & (!\u_Datapath|u_ALU|Add0~93_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~8789_combout\,
	datab => \u_Datapath|u_ALU|Add0~91_combout\,
	datac => \u_Datapath|u_ALU|Add0~93_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8787_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8790_combout\);

-- Location: LCCOMB_X19_Y13_N14
\u_Datapath|u_Data_Memory|w_Memory~8793\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8793_combout\ = (\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8790_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~8792_combout\)) # (!\u_Datapath|u_Data_Memory|w_Memory~8790_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~8785_combout\))))) # (!\u_Datapath|u_ALU|Add0~93_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8790_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~93_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~8792_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~8785_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8790_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8793_combout\);

-- Location: LCCOMB_X19_Y13_N28
\u_Datapath|u_Data_Memory|w_Memory~8794\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8794_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & (((\u_Datapath|u_ALU|Add0~97_combout\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_ALU|Add0~97_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~8783_combout\)) # (!\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8793_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~8783_combout\,
	datab => \u_Datapath|u_ALU|Add0~95_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~8793_combout\,
	datad => \u_Datapath|u_ALU|Add0~97_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8794_combout\);

-- Location: LCCOMB_X19_Y13_N2
\u_Datapath|u_Data_Memory|w_Memory~8805\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8805_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8794_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8804_combout\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8794_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~8773_combout\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8794_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~8773_combout\,
	datab => \u_Datapath|u_ALU|Add0~95_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~8804_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8794_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8805_combout\);

-- Location: LCCOMB_X20_Y17_N16
\u_Datapath|u_Data_Memory|w_Memory~9739\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9739_combout\ = (!\u_Datapath|u_ALU|Add0~105_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~8805_combout\ & !\u_Datapath|u_ALU|Add0~103_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~105_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~8805_combout\,
	datad => \u_Datapath|u_ALU|Add0~103_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9739_combout\);

-- Location: LCCOMB_X19_Y15_N24
\u_Datapath|u_ALU|Add0~115\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_ALU|Add0~115_combout\ = ((\u_Datapath|u_ALU|Add0~162_combout\ $ (\u_Datapath|u_Register_File|w_Register_File[0][12]~q\ $ (!\u_Datapath|u_ALU|Add0~114\)))) # (GND)
-- \u_Datapath|u_ALU|Add0~116\ = CARRY((\u_Datapath|u_ALU|Add0~162_combout\ & ((\u_Datapath|u_Register_File|w_Register_File[0][12]~q\) # (!\u_Datapath|u_ALU|Add0~114\))) # (!\u_Datapath|u_ALU|Add0~162_combout\ & 
-- (\u_Datapath|u_Register_File|w_Register_File[0][12]~q\ & !\u_Datapath|u_ALU|Add0~114\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~162_combout\,
	datab => \u_Datapath|u_Register_File|w_Register_File[0][12]~q\,
	datad => VCC,
	cin => \u_Datapath|u_ALU|Add0~114\,
	combout => \u_Datapath|u_ALU|Add0~115_combout\,
	cout => \u_Datapath|u_ALU|Add0~116\);

-- Location: LCCOMB_X16_Y14_N8
\u_Datapath|u_Mux_Register_File|o_DOUT[12]~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Mux_Register_File|o_DOUT[12]~14_combout\ = (\u_Control|Equal4~0_combout\ & (((\u_Datapath|u_ALU|Add0~115_combout\)))) # (!\u_Control|Equal4~0_combout\ & (!\u_Datapath|u_Data_Memory|w_Memory~8343_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~8847_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~8343_combout\,
	datab => \u_Control|Equal4~0_combout\,
	datac => \u_Datapath|u_ALU|Add0~115_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8847_combout\,
	combout => \u_Datapath|u_Mux_Register_File|o_DOUT[12]~14_combout\);

-- Location: FF_X16_Y14_N27
\u_Datapath|u_Register_File|w_Register_File[0][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Mux_Register_File|o_DOUT[12]~14_combout\,
	clrn => \ALT_INV_i_Rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \u_Datapath|u_Register_File|w_Register_File[0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Register_File|w_Register_File[0][12]~q\);

-- Location: FF_X20_Y16_N5
\u_Datapath|u_Register_File|w_Register_File[9][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Mux_Register_File|o_DOUT[12]~14_combout\,
	clrn => \ALT_INV_i_Rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \u_Datapath|u_Register_File|w_Register_File[9][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Register_File|w_Register_File[9][12]~q\);

-- Location: LCCOMB_X16_Y14_N16
\u_Datapath|u_Register_File|w_Register_File[8][12]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Register_File|w_Register_File[8][12]~feeder_combout\ = \u_Datapath|u_Mux_Register_File|o_DOUT[12]~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Mux_Register_File|o_DOUT[12]~14_combout\,
	combout => \u_Datapath|u_Register_File|w_Register_File[8][12]~feeder_combout\);

-- Location: FF_X16_Y14_N17
\u_Datapath|u_Register_File|w_Register_File[8][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Register_File|w_Register_File[8][12]~feeder_combout\,
	clrn => \ALT_INV_i_Rst~inputclkctrl_outclk\,
	ena => \u_Datapath|u_Register_File|w_Register_File[8][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Register_File|w_Register_File[8][12]~q\);

-- Location: LCCOMB_X20_Y16_N4
\u_Datapath|u_Register_File|Mux51~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Register_File|Mux51~0_combout\ = (\u_Datapath|u_PC|w_Q\(4) & (((\u_Datapath|u_Register_File|w_Register_File[8][12]~q\)))) # (!\u_Datapath|u_PC|w_Q\(4) & ((\u_Datapath|u_PC|w_Q\(3) & ((\u_Datapath|u_Register_File|w_Register_File[8][12]~q\))) 
-- # (!\u_Datapath|u_PC|w_Q\(3) & (\u_Datapath|u_Register_File|w_Register_File[9][12]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_PC|w_Q\(4),
	datab => \u_Datapath|u_PC|w_Q\(3),
	datac => \u_Datapath|u_Register_File|w_Register_File[9][12]~q\,
	datad => \u_Datapath|u_Register_File|w_Register_File[8][12]~q\,
	combout => \u_Datapath|u_Register_File|Mux51~0_combout\);

-- Location: LCCOMB_X19_Y12_N24
\u_Datapath|u_Register_File|Mux51~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Register_File|Mux51~1_combout\ = (\u_Datapath|u_Register_File|w_Register_File[0][0]~0_combout\ & (!\u_Datapath|u_Mux_ALU_B|o_DOUT[1]~0_combout\ & (\u_Datapath|u_Register_File|w_Register_File[0][12]~q\))) # 
-- (!\u_Datapath|u_Register_File|w_Register_File[0][0]~0_combout\ & (((\u_Datapath|u_Register_File|Mux51~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Mux_ALU_B|o_DOUT[1]~0_combout\,
	datab => \u_Datapath|u_Register_File|w_Register_File[0][12]~q\,
	datac => \u_Datapath|u_Register_File|w_Register_File[0][0]~0_combout\,
	datad => \u_Datapath|u_Register_File|Mux51~0_combout\,
	combout => \u_Datapath|u_Register_File|Mux51~1_combout\);

-- Location: LCCOMB_X11_Y16_N4
\u_Datapath|u_Data_Memory|w_Memory~405feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~405feeder_combout\ = \u_Datapath|u_Register_File|Mux51~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux51~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~405feeder_combout\);

-- Location: FF_X11_Y16_N5
\u_Datapath|u_Data_Memory|w_Memory~405\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~405feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9697_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~405_q\);

-- Location: FF_X12_Y15_N31
\u_Datapath|u_Data_Memory|w_Memory~533\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux51~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9711_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~533_q\);

-- Location: LCCOMB_X12_Y16_N6
\u_Datapath|u_Data_Memory|w_Memory~277feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~277feeder_combout\ = \u_Datapath|u_Register_File|Mux51~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux51~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~277feeder_combout\);

-- Location: FF_X12_Y16_N7
\u_Datapath|u_Data_Memory|w_Memory~277\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~277feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9702_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~277_q\);

-- Location: FF_X12_Y15_N1
\u_Datapath|u_Data_Memory|w_Memory~149\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux51~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9707_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~149_q\);

-- Location: LCCOMB_X12_Y15_N0
\u_Datapath|u_Data_Memory|w_Memory~8833\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8833_combout\ = (\u_Datapath|u_ALU|Add0~97_combout\ & (((\u_Datapath|u_ALU|Add0~95_combout\)))) # (!\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_ALU|Add0~95_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~277_q\)) 
-- # (!\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~149_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~97_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~277_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~149_q\,
	datad => \u_Datapath|u_ALU|Add0~95_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8833_combout\);

-- Location: LCCOMB_X12_Y15_N30
\u_Datapath|u_Data_Memory|w_Memory~8834\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8834_combout\ = (\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8833_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~533_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8833_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~405_q\)))) # (!\u_Datapath|u_ALU|Add0~97_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8833_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~97_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~405_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~533_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8833_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8834_combout\);

-- Location: FF_X13_Y18_N5
\u_Datapath|u_Data_Memory|w_Memory~341\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux51~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9695_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~341_q\);

-- Location: FF_X12_Y18_N23
\u_Datapath|u_Data_Memory|w_Memory~85\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux51~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9705_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~85_q\);

-- Location: LCCOMB_X12_Y18_N22
\u_Datapath|u_Data_Memory|w_Memory~8826\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8826_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~213_q\) # ((\u_Datapath|u_ALU|Add0~97_combout\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~85_q\ & !\u_Datapath|u_ALU|Add0~97_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~213_q\,
	datab => \u_Datapath|u_ALU|Add0~95_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~85_q\,
	datad => \u_Datapath|u_ALU|Add0~97_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8826_combout\);

-- Location: LCCOMB_X13_Y18_N4
\u_Datapath|u_Data_Memory|w_Memory~8827\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8827_combout\ = (\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8826_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~469_q\)) # (!\u_Datapath|u_Data_Memory|w_Memory~8826_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~341_q\))))) # (!\u_Datapath|u_ALU|Add0~97_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8826_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~469_q\,
	datab => \u_Datapath|u_ALU|Add0~97_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~341_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8826_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8827_combout\);

-- Location: FF_X12_Y17_N27
\u_Datapath|u_Data_Memory|w_Memory~437\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux51~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9710_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~437_q\);

-- Location: FF_X12_Y17_N17
\u_Datapath|u_Data_Memory|w_Memory~53\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux51~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9706_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~53_q\);

-- Location: LCCOMB_X12_Y17_N16
\u_Datapath|u_Data_Memory|w_Memory~8830\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8830_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & (((\u_Datapath|u_ALU|Add0~97_combout\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_ALU|Add0~97_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~309_q\)) 
-- # (!\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~53_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~309_q\,
	datab => \u_Datapath|u_ALU|Add0~95_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~53_q\,
	datad => \u_Datapath|u_ALU|Add0~97_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8830_combout\);

-- Location: LCCOMB_X12_Y17_N26
\u_Datapath|u_Data_Memory|w_Memory~8831\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8831_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8830_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~437_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8830_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~181_q\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8830_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~181_q\,
	datab => \u_Datapath|u_ALU|Add0~95_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~437_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8830_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8831_combout\);

-- Location: LCCOMB_X19_Y22_N24
\u_Datapath|u_Data_Memory|w_Memory~245feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~245feeder_combout\ = \u_Datapath|u_Register_File|Mux51~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux51~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~245feeder_combout\);

-- Location: FF_X19_Y22_N25
\u_Datapath|u_Data_Memory|w_Memory~245\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~245feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9700_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~245_q\);

-- Location: FF_X18_Y22_N11
\u_Datapath|u_Data_Memory|w_Memory~501\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux51~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9709_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~501_q\);

-- Location: LCCOMB_X17_Y22_N8
\u_Datapath|u_Data_Memory|w_Memory~373feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~373feeder_combout\ = \u_Datapath|u_Register_File|Mux51~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux51~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~373feeder_combout\);

-- Location: FF_X17_Y22_N9
\u_Datapath|u_Data_Memory|w_Memory~373\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~373feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9694_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~373_q\);

-- Location: FF_X18_Y22_N1
\u_Datapath|u_Data_Memory|w_Memory~117\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux51~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9704_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~117_q\);

-- Location: LCCOMB_X18_Y22_N0
\u_Datapath|u_Data_Memory|w_Memory~8828\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8828_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & (((\u_Datapath|u_ALU|Add0~97_combout\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_ALU|Add0~97_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~373_q\)) 
-- # (!\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~117_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~95_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~373_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~117_q\,
	datad => \u_Datapath|u_ALU|Add0~97_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8828_combout\);

-- Location: LCCOMB_X18_Y22_N10
\u_Datapath|u_Data_Memory|w_Memory~8829\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8829_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8828_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~501_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8828_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~245_q\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8828_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~95_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~245_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~501_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8828_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8829_combout\);

-- Location: LCCOMB_X16_Y14_N2
\u_Datapath|u_Data_Memory|w_Memory~8832\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8832_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & (\u_Datapath|u_ALU|Add0~93_combout\)) # (!\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_ALU|Add0~93_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~8829_combout\))) # (!\u_Datapath|u_ALU|Add0~93_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~8831_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_ALU|Add0~93_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~8831_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8829_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8832_combout\);

-- Location: LCCOMB_X16_Y14_N4
\u_Datapath|u_Data_Memory|w_Memory~8835\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8835_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8832_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~8834_combout\)) # (!\u_Datapath|u_Data_Memory|w_Memory~8832_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~8827_combout\))))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8832_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~8834_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~8827_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8832_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8835_combout\);

-- Location: LCCOMB_X23_Y21_N24
\u_Datapath|u_Data_Memory|w_Memory~693feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~693feeder_combout\ = \u_Datapath|u_Register_File|Mux51~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux51~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~693feeder_combout\);

-- Location: FF_X23_Y21_N25
\u_Datapath|u_Data_Memory|w_Memory~693\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~693feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9676_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~693_q\);

-- Location: FF_X22_Y19_N31
\u_Datapath|u_Data_Memory|w_Memory~949\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux51~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9692_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~949_q\);

-- Location: FF_X22_Y19_N21
\u_Datapath|u_Data_Memory|w_Memory~565\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux51~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9688_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~565_q\);

-- Location: LCCOMB_X17_Y17_N20
\u_Datapath|u_Data_Memory|w_Memory~821feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~821feeder_combout\ = \u_Datapath|u_Register_File|Mux51~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux51~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~821feeder_combout\);

-- Location: FF_X17_Y17_N21
\u_Datapath|u_Data_Memory|w_Memory~821\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~821feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9682_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~821_q\);

-- Location: LCCOMB_X22_Y19_N20
\u_Datapath|u_Data_Memory|w_Memory~8820\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8820_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & (\u_Datapath|u_ALU|Add0~97_combout\)) # (!\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~821_q\))) # 
-- (!\u_Datapath|u_ALU|Add0~97_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~565_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~95_combout\,
	datab => \u_Datapath|u_ALU|Add0~97_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~565_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~821_q\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8820_combout\);

-- Location: LCCOMB_X22_Y19_N30
\u_Datapath|u_Data_Memory|w_Memory~8821\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8821_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8820_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~949_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8820_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~693_q\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8820_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~95_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~693_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~949_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8820_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8821_combout\);

-- Location: FF_X20_Y22_N23
\u_Datapath|u_Data_Memory|w_Memory~981\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux51~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9690_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~981_q\);

-- Location: LCCOMB_X21_Y22_N8
\u_Datapath|u_Data_Memory|w_Memory~597feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~597feeder_combout\ = \u_Datapath|u_Register_File|Mux51~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux51~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~597feeder_combout\);

-- Location: FF_X21_Y22_N9
\u_Datapath|u_Data_Memory|w_Memory~597\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~597feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9687_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~597_q\);

-- Location: LCCOMB_X20_Y22_N24
\u_Datapath|u_Data_Memory|w_Memory~8818\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8818_combout\ = (\u_Datapath|u_ALU|Add0~97_combout\ & (((\u_Datapath|u_ALU|Add0~95_combout\)))) # (!\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_ALU|Add0~95_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~725_q\)) 
-- # (!\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~597_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~725_q\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~597_q\,
	datac => \u_Datapath|u_ALU|Add0~97_combout\,
	datad => \u_Datapath|u_ALU|Add0~95_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8818_combout\);

-- Location: LCCOMB_X20_Y22_N22
\u_Datapath|u_Data_Memory|w_Memory~8819\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8819_combout\ = (\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8818_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~981_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8818_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~853_q\)))) # (!\u_Datapath|u_ALU|Add0~97_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8818_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~853_q\,
	datab => \u_Datapath|u_ALU|Add0~97_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~981_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8818_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8819_combout\);

-- Location: LCCOMB_X16_Y14_N22
\u_Datapath|u_Data_Memory|w_Memory~8822\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8822_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_ALU|Add0~93_combout\) # ((\u_Datapath|u_Data_Memory|w_Memory~8819_combout\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & 
-- (!\u_Datapath|u_ALU|Add0~93_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~8821_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_ALU|Add0~93_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~8821_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8819_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8822_combout\);

-- Location: FF_X12_Y12_N17
\u_Datapath|u_Data_Memory|w_Memory~1045\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux51~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9693_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1045_q\);

-- Location: FF_X18_Y9_N7
\u_Datapath|u_Data_Memory|w_Memory~661\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux51~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9689_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~661_q\);

-- Location: LCCOMB_X18_Y9_N6
\u_Datapath|u_Data_Memory|w_Memory~8823\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8823_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~789_q\) # ((\u_Datapath|u_ALU|Add0~97_combout\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~661_q\ & !\u_Datapath|u_ALU|Add0~97_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~789_q\,
	datab => \u_Datapath|u_ALU|Add0~95_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~661_q\,
	datad => \u_Datapath|u_ALU|Add0~97_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8823_combout\);

-- Location: LCCOMB_X12_Y12_N16
\u_Datapath|u_Data_Memory|w_Memory~8824\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8824_combout\ = (\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8823_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1045_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8823_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~917_q\)))) # (!\u_Datapath|u_ALU|Add0~97_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8823_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~917_q\,
	datab => \u_Datapath|u_ALU|Add0~97_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1045_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8823_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8824_combout\);

-- Location: LCCOMB_X16_Y14_N28
\u_Datapath|u_Data_Memory|w_Memory~8825\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8825_combout\ = (\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8822_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8824_combout\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8822_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~8817_combout\)))) # (!\u_Datapath|u_ALU|Add0~93_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8822_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~8817_combout\,
	datab => \u_Datapath|u_ALU|Add0~93_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~8822_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8824_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8825_combout\);

-- Location: LCCOMB_X16_Y14_N14
\u_Datapath|u_Data_Memory|w_Memory~8836\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8836_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_ALU|Add0~101_combout\) # ((\u_Datapath|u_Data_Memory|w_Memory~8825_combout\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & 
-- (!\u_Datapath|u_ALU|Add0~101_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~8835_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~99_combout\,
	datab => \u_Datapath|u_ALU|Add0~101_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~8835_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8825_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8836_combout\);

-- Location: FF_X19_Y12_N25
\u_Datapath|u_Data_Memory|w_Memory~1365\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Register_File|Mux51~1_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9650_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1365_q\);

-- Location: FF_X18_Y17_N13
\u_Datapath|u_Data_Memory|w_Memory~1493\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux51~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9666_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1493_q\);

-- Location: LCCOMB_X18_Y17_N12
\u_Datapath|u_Data_Memory|w_Memory~8807\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8807_combout\ = (\u_Datapath|u_Data_Memory|w_Memory~8806_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~1493_q\) # (!\u_Datapath|u_ALU|Add0~97_combout\)))) # (!\u_Datapath|u_Data_Memory|w_Memory~8806_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1365_q\ & ((\u_Datapath|u_ALU|Add0~97_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~8806_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1365_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1493_q\,
	datad => \u_Datapath|u_ALU|Add0~97_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8807_combout\);

-- Location: FF_X14_Y12_N11
\u_Datapath|u_Data_Memory|w_Memory~1429\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux51~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9653_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1429_q\);

-- Location: FF_X13_Y15_N15
\u_Datapath|u_Data_Memory|w_Memory~1173\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux51~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9665_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1173_q\);

-- Location: LCCOMB_X13_Y15_N14
\u_Datapath|u_Data_Memory|w_Memory~8813\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8813_combout\ = (\u_Datapath|u_ALU|Add0~97_combout\ & (((\u_Datapath|u_ALU|Add0~95_combout\)))) # (!\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_ALU|Add0~95_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1301_q\)) # (!\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1173_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1301_q\,
	datab => \u_Datapath|u_ALU|Add0~97_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1173_q\,
	datad => \u_Datapath|u_ALU|Add0~95_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8813_combout\);

-- Location: LCCOMB_X14_Y12_N10
\u_Datapath|u_Data_Memory|w_Memory~8814\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8814_combout\ = (\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8813_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~1557_q\)) # (!\u_Datapath|u_Data_Memory|w_Memory~8813_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~1429_q\))))) # (!\u_Datapath|u_ALU|Add0~97_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8813_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1557_q\,
	datab => \u_Datapath|u_ALU|Add0~97_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1429_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8813_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8814_combout\);

-- Location: LCCOMB_X21_Y10_N8
\u_Datapath|u_Data_Memory|w_Memory~1333feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1333feeder_combout\ = \u_Datapath|u_Register_File|Mux51~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux51~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1333feeder_combout\);

-- Location: FF_X21_Y10_N9
\u_Datapath|u_Data_Memory|w_Memory~1333\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1333feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9652_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1333_q\);

-- Location: FF_X20_Y13_N15
\u_Datapath|u_Data_Memory|w_Memory~1077\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux51~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9664_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1077_q\);

-- Location: LCCOMB_X20_Y13_N14
\u_Datapath|u_Data_Memory|w_Memory~8810\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8810_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & (((\u_Datapath|u_ALU|Add0~97_combout\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_ALU|Add0~97_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1333_q\)) # (!\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1077_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~95_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1333_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1077_q\,
	datad => \u_Datapath|u_ALU|Add0~97_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8810_combout\);

-- Location: FF_X20_Y13_N1
\u_Datapath|u_Data_Memory|w_Memory~1461\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux51~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9668_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1461_q\);

-- Location: LCCOMB_X20_Y13_N0
\u_Datapath|u_Data_Memory|w_Memory~8811\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8811_combout\ = (\u_Datapath|u_Data_Memory|w_Memory~8810_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~1461_q\) # (!\u_Datapath|u_ALU|Add0~95_combout\)))) # (!\u_Datapath|u_Data_Memory|w_Memory~8810_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1205_q\ & ((\u_Datapath|u_ALU|Add0~95_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1205_q\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~8810_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1461_q\,
	datad => \u_Datapath|u_ALU|Add0~95_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8811_combout\);

-- Location: FF_X22_Y22_N23
\u_Datapath|u_Data_Memory|w_Memory~1525\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux51~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9667_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1525_q\);

-- Location: FF_X22_Y22_N17
\u_Datapath|u_Data_Memory|w_Memory~1141\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux51~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9662_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1141_q\);

-- Location: LCCOMB_X22_Y22_N16
\u_Datapath|u_Data_Memory|w_Memory~8808\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8808_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & (((\u_Datapath|u_ALU|Add0~97_combout\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_ALU|Add0~97_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1397_q\)) # (!\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1141_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1397_q\,
	datab => \u_Datapath|u_ALU|Add0~95_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1141_q\,
	datad => \u_Datapath|u_ALU|Add0~97_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8808_combout\);

-- Location: LCCOMB_X22_Y22_N22
\u_Datapath|u_Data_Memory|w_Memory~8809\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8809_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8808_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1525_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8808_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1269_q\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8808_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1269_q\,
	datab => \u_Datapath|u_ALU|Add0~95_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1525_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8808_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8809_combout\);

-- Location: LCCOMB_X16_Y14_N10
\u_Datapath|u_Data_Memory|w_Memory~8812\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8812_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & (((\u_Datapath|u_ALU|Add0~93_combout\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_ALU|Add0~93_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~8809_combout\))) # (!\u_Datapath|u_ALU|Add0~93_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~8811_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~8811_combout\,
	datac => \u_Datapath|u_ALU|Add0~93_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8809_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8812_combout\);

-- Location: LCCOMB_X16_Y14_N24
\u_Datapath|u_Data_Memory|w_Memory~8815\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8815_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8812_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8814_combout\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8812_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~8807_combout\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8812_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~8807_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~8814_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8812_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8815_combout\);

-- Location: LCCOMB_X16_Y14_N18
\u_Datapath|u_Data_Memory|w_Memory~8847\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8847_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8836_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~8846_combout\)) # (!\u_Datapath|u_Data_Memory|w_Memory~8836_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~8815_combout\))))) # (!\u_Datapath|u_ALU|Add0~101_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8836_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~8846_combout\,
	datab => \u_Datapath|u_ALU|Add0~101_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~8836_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8815_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8847_combout\);

-- Location: LCCOMB_X16_Y14_N0
\u_Datapath|u_Data_Memory|w_Memory~9740\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9740_combout\ = (!\u_Datapath|u_ALU|Add0~103_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~8847_combout\ & !\u_Datapath|u_ALU|Add0~105_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~103_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~8847_combout\,
	datad => \u_Datapath|u_ALU|Add0~105_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9740_combout\);

-- Location: LCCOMB_X19_Y15_N26
\u_Datapath|u_ALU|Add0~117\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_ALU|Add0~117_combout\ = (\u_Datapath|u_ALU|Add0~183_combout\ & ((\u_Datapath|u_Register_File|w_Register_File[0][13]~q\ & (\u_Datapath|u_ALU|Add0~116\ & VCC)) # (!\u_Datapath|u_Register_File|w_Register_File[0][13]~q\ & 
-- (!\u_Datapath|u_ALU|Add0~116\)))) # (!\u_Datapath|u_ALU|Add0~183_combout\ & ((\u_Datapath|u_Register_File|w_Register_File[0][13]~q\ & (!\u_Datapath|u_ALU|Add0~116\)) # (!\u_Datapath|u_Register_File|w_Register_File[0][13]~q\ & 
-- ((\u_Datapath|u_ALU|Add0~116\) # (GND)))))
-- \u_Datapath|u_ALU|Add0~118\ = CARRY((\u_Datapath|u_ALU|Add0~183_combout\ & (!\u_Datapath|u_Register_File|w_Register_File[0][13]~q\ & !\u_Datapath|u_ALU|Add0~116\)) # (!\u_Datapath|u_ALU|Add0~183_combout\ & ((!\u_Datapath|u_ALU|Add0~116\) # 
-- (!\u_Datapath|u_Register_File|w_Register_File[0][13]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~183_combout\,
	datab => \u_Datapath|u_Register_File|w_Register_File[0][13]~q\,
	datad => VCC,
	cin => \u_Datapath|u_ALU|Add0~116\,
	combout => \u_Datapath|u_ALU|Add0~117_combout\,
	cout => \u_Datapath|u_ALU|Add0~118\);

-- Location: LCCOMB_X22_Y15_N4
\u_Datapath|u_Mux_Register_File|o_DOUT[13]~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Mux_Register_File|o_DOUT[13]~15_combout\ = (\u_Control|Equal4~0_combout\ & (((\u_Datapath|u_ALU|Add0~117_combout\)))) # (!\u_Control|Equal4~0_combout\ & (!\u_Datapath|u_Data_Memory|w_Memory~8343_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~8889_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~8343_combout\,
	datab => \u_Datapath|u_ALU|Add0~117_combout\,
	datac => \u_Control|Equal4~0_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8889_combout\,
	combout => \u_Datapath|u_Mux_Register_File|o_DOUT[13]~15_combout\);

-- Location: FF_X19_Y15_N1
\u_Datapath|u_Register_File|w_Register_File[0][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Mux_Register_File|o_DOUT[13]~15_combout\,
	clrn => \ALT_INV_i_Rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \u_Datapath|u_Register_File|w_Register_File[0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Register_File|w_Register_File[0][13]~q\);

-- Location: LCCOMB_X18_Y15_N30
\u_Datapath|u_Register_File|Mux50~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Register_File|Mux50~1_combout\ = (\u_Datapath|u_Register_File|w_Register_File[0][0]~0_combout\ & (((\u_Datapath|u_Register_File|w_Register_File[0][13]~q\ & !\u_Datapath|u_Mux_ALU_B|o_DOUT[1]~0_combout\)))) # 
-- (!\u_Datapath|u_Register_File|w_Register_File[0][0]~0_combout\ & (\u_Datapath|u_Register_File|Mux50~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Register_File|Mux50~0_combout\,
	datab => \u_Datapath|u_Register_File|w_Register_File[0][13]~q\,
	datac => \u_Datapath|u_Register_File|w_Register_File[0][0]~0_combout\,
	datad => \u_Datapath|u_Mux_ALU_B|o_DOUT[1]~0_combout\,
	combout => \u_Datapath|u_Register_File|Mux50~1_combout\);

-- Location: FF_X24_Y14_N9
\u_Datapath|u_Data_Memory|w_Memory~2070\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux50~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9727_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~2070_q\);

-- Location: FF_X23_Y13_N11
\u_Datapath|u_Data_Memory|w_Memory~534\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux50~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9711_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~534_q\);

-- Location: LCCOMB_X23_Y13_N10
\u_Datapath|u_Data_Memory|w_Memory~8886\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8886_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1046_q\) # ((\u_Datapath|u_ALU|Add0~101_combout\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~534_q\ & !\u_Datapath|u_ALU|Add0~101_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1046_q\,
	datab => \u_Datapath|u_ALU|Add0~99_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~534_q\,
	datad => \u_Datapath|u_ALU|Add0~101_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8886_combout\);

-- Location: LCCOMB_X24_Y14_N8
\u_Datapath|u_Data_Memory|w_Memory~8887\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8887_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8886_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~2070_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8886_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1558_q\)))) # (!\u_Datapath|u_ALU|Add0~101_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8886_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1558_q\,
	datab => \u_Datapath|u_ALU|Add0~101_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~2070_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8886_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8887_combout\);

-- Location: LCCOMB_X22_Y20_N0
\u_Datapath|u_Data_Memory|w_Memory~1494feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1494feeder_combout\ = \u_Datapath|u_Register_File|Mux50~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux50~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1494feeder_combout\);

-- Location: FF_X22_Y20_N1
\u_Datapath|u_Data_Memory|w_Memory~1494\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1494feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9666_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1494_q\);

-- Location: FF_X24_Y17_N25
\u_Datapath|u_Data_Memory|w_Memory~2006\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux50~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9724_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~2006_q\);

-- Location: LCCOMB_X27_Y18_N20
\u_Datapath|u_Data_Memory|w_Memory~982feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~982feeder_combout\ = \u_Datapath|u_Register_File|Mux50~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux50~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~982feeder_combout\);

-- Location: FF_X27_Y18_N21
\u_Datapath|u_Data_Memory|w_Memory~982\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~982feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9690_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~982_q\);

-- Location: FF_X24_Y17_N11
\u_Datapath|u_Data_Memory|w_Memory~470\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux50~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9708_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~470_q\);

-- Location: LCCOMB_X24_Y17_N10
\u_Datapath|u_Data_Memory|w_Memory~8881\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8881_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~982_q\) # ((\u_Datapath|u_ALU|Add0~101_combout\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~470_q\ & !\u_Datapath|u_ALU|Add0~101_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~99_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~982_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~470_q\,
	datad => \u_Datapath|u_ALU|Add0~101_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8881_combout\);

-- Location: LCCOMB_X24_Y17_N24
\u_Datapath|u_Data_Memory|w_Memory~8882\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8882_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8881_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~2006_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8881_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1494_q\)))) # (!\u_Datapath|u_ALU|Add0~101_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8881_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~101_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1494_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~2006_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8881_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8882_combout\);

-- Location: LCCOMB_X21_Y13_N16
\u_Datapath|u_Data_Memory|w_Memory~8885\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8885_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8882_combout\) # (\u_Datapath|u_ALU|Add0~93_combout\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~8884_combout\ & ((!\u_Datapath|u_ALU|Add0~93_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~8884_combout\,
	datab => \u_Datapath|u_ALU|Add0~91_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~8882_combout\,
	datad => \u_Datapath|u_ALU|Add0~93_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8885_combout\);

-- Location: LCCOMB_X21_Y13_N26
\u_Datapath|u_Data_Memory|w_Memory~8888\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8888_combout\ = (\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8885_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8887_combout\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8885_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~8880_combout\)))) # (!\u_Datapath|u_ALU|Add0~93_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8885_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~8880_combout\,
	datab => \u_Datapath|u_ALU|Add0~93_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~8887_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8885_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8888_combout\);

-- Location: LCCOMB_X16_Y10_N22
\u_Datapath|u_Data_Memory|w_Memory~790feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~790feeder_combout\ = \u_Datapath|u_Register_File|Mux50~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux50~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~790feeder_combout\);

-- Location: FF_X16_Y10_N23
\u_Datapath|u_Data_Memory|w_Memory~790\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~790feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9677_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~790_q\);

-- Location: FF_X15_Y11_N21
\u_Datapath|u_Data_Memory|w_Memory~1814\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux50~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9715_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1814_q\);

-- Location: FF_X14_Y14_N9
\u_Datapath|u_Data_Memory|w_Memory~1302\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux50~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9660_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1302_q\);

-- Location: FF_X15_Y11_N7
\u_Datapath|u_Data_Memory|w_Memory~278\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux50~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9702_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~278_q\);

-- Location: LCCOMB_X15_Y11_N6
\u_Datapath|u_Data_Memory|w_Memory~8865\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8865_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_ALU|Add0~101_combout\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_ALU|Add0~101_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1302_q\)) # (!\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~278_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~99_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1302_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~278_q\,
	datad => \u_Datapath|u_ALU|Add0~101_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8865_combout\);

-- Location: LCCOMB_X15_Y11_N20
\u_Datapath|u_Data_Memory|w_Memory~8866\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8866_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8865_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1814_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8865_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~790_q\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8865_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~99_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~790_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1814_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8865_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8866_combout\);

-- Location: LCCOMB_X26_Y13_N18
\u_Datapath|u_Data_Memory|w_Memory~1206feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1206feeder_combout\ = \u_Datapath|u_Register_File|Mux50~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux50~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1206feeder_combout\);

-- Location: FF_X26_Y13_N19
\u_Datapath|u_Data_Memory|w_Memory~1206\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1206feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9658_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1206_q\);

-- Location: FF_X25_Y13_N7
\u_Datapath|u_Data_Memory|w_Memory~1718\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux50~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9714_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1718_q\);

-- Location: FF_X26_Y15_N11
\u_Datapath|u_Data_Memory|w_Memory~182\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux50~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9701_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~182_q\);

-- Location: LCCOMB_X26_Y15_N10
\u_Datapath|u_Data_Memory|w_Memory~8862\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8862_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~694_q\) # ((\u_Datapath|u_ALU|Add0~101_combout\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~182_q\ & !\u_Datapath|u_ALU|Add0~101_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~694_q\,
	datab => \u_Datapath|u_ALU|Add0~99_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~182_q\,
	datad => \u_Datapath|u_ALU|Add0~101_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8862_combout\);

-- Location: LCCOMB_X25_Y13_N6
\u_Datapath|u_Data_Memory|w_Memory~8863\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8863_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8862_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1718_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8862_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1206_q\)))) # (!\u_Datapath|u_ALU|Add0~101_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8862_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~101_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1206_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1718_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8862_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8863_combout\);

-- Location: FF_X18_Y19_N19
\u_Datapath|u_Data_Memory|w_Memory~1782\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux50~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9713_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1782_q\);

-- Location: FF_X18_Y19_N17
\u_Datapath|u_Data_Memory|w_Memory~246\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux50~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9700_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~246_q\);

-- Location: LCCOMB_X18_Y19_N16
\u_Datapath|u_Data_Memory|w_Memory~8860\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8860_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~758_q\) # ((\u_Datapath|u_ALU|Add0~101_combout\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~246_q\ & !\u_Datapath|u_ALU|Add0~101_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~758_q\,
	datab => \u_Datapath|u_ALU|Add0~99_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~246_q\,
	datad => \u_Datapath|u_ALU|Add0~101_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8860_combout\);

-- Location: LCCOMB_X18_Y19_N18
\u_Datapath|u_Data_Memory|w_Memory~8861\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8861_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8860_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1782_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8860_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1270_q\)))) # (!\u_Datapath|u_ALU|Add0~101_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8860_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1270_q\,
	datab => \u_Datapath|u_ALU|Add0~101_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1782_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8860_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8861_combout\);

-- Location: LCCOMB_X21_Y13_N20
\u_Datapath|u_Data_Memory|w_Memory~8864\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8864_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & (\u_Datapath|u_ALU|Add0~93_combout\)) # (!\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_ALU|Add0~93_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~8861_combout\))) # (!\u_Datapath|u_ALU|Add0~93_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~8863_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_ALU|Add0~93_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~8863_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8861_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8864_combout\);

-- Location: LCCOMB_X21_Y13_N30
\u_Datapath|u_Data_Memory|w_Memory~8867\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8867_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8864_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8866_combout\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8864_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~8859_combout\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8864_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~8859_combout\,
	datab => \u_Datapath|u_ALU|Add0~91_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~8866_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8864_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8867_combout\);

-- Location: FF_X20_Y9_N13
\u_Datapath|u_Data_Memory|w_Memory~1622\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux50~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9721_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1622_q\);

-- Location: FF_X20_Y9_N11
\u_Datapath|u_Data_Memory|w_Memory~86\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux50~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9705_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~86_q\);

-- Location: LCCOMB_X20_Y9_N10
\u_Datapath|u_Data_Memory|w_Memory~8870\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8870_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_ALU|Add0~101_combout\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_ALU|Add0~101_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1110_q\)) # (!\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~86_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1110_q\,
	datab => \u_Datapath|u_ALU|Add0~99_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~86_q\,
	datad => \u_Datapath|u_ALU|Add0~101_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8870_combout\);

-- Location: LCCOMB_X20_Y9_N12
\u_Datapath|u_Data_Memory|w_Memory~8871\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8871_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8870_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1622_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8870_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~598_q\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8870_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~598_q\,
	datab => \u_Datapath|u_ALU|Add0~99_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1622_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8870_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8871_combout\);

-- Location: LCCOMB_X21_Y11_N10
\u_Datapath|u_Data_Memory|w_Memory~1078feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1078feeder_combout\ = \u_Datapath|u_Register_File|Mux50~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux50~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1078feeder_combout\);

-- Location: FF_X21_Y11_N11
\u_Datapath|u_Data_Memory|w_Memory~1078\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1078feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9664_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1078_q\);

-- Location: FF_X21_Y13_N29
\u_Datapath|u_Data_Memory|w_Memory~54\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux50~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9706_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~54_q\);

-- Location: FF_X22_Y14_N21
\u_Datapath|u_Data_Memory|w_Memory~1590\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux50~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9722_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1590_q\);

-- Location: FF_X21_Y13_N7
\u_Datapath|u_Data_Memory|w_Memory~566\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux50~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9688_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~566_q\);

-- Location: LCCOMB_X21_Y13_N6
\u_Datapath|u_Data_Memory|w_Memory~8872\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8872_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_ALU|Add0~101_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~1590_q\)) # (!\u_Datapath|u_ALU|Add0~101_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~566_q\))))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_ALU|Add0~101_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~99_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1590_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~566_q\,
	datad => \u_Datapath|u_ALU|Add0~101_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8872_combout\);

-- Location: LCCOMB_X21_Y13_N28
\u_Datapath|u_Data_Memory|w_Memory~8873\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8873_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8872_combout\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8872_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1078_q\)) # (!\u_Datapath|u_Data_Memory|w_Memory~8872_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~54_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~99_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1078_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~54_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8872_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8873_combout\);

-- Location: LCCOMB_X21_Y13_N4
\u_Datapath|u_Data_Memory|w_Memory~8874\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8874_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_ALU|Add0~93_combout\) # ((\u_Datapath|u_Data_Memory|w_Memory~8871_combout\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & 
-- (!\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8873_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_ALU|Add0~93_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~8871_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8873_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8874_combout\);

-- Location: FF_X18_Y11_N5
\u_Datapath|u_Data_Memory|w_Memory~1654\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux50~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9720_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1654_q\);

-- Location: LCCOMB_X17_Y13_N26
\u_Datapath|u_Data_Memory|w_Memory~1142feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1142feeder_combout\ = \u_Datapath|u_Register_File|Mux50~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux50~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1142feeder_combout\);

-- Location: FF_X17_Y13_N27
\u_Datapath|u_Data_Memory|w_Memory~1142\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1142feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9662_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1142_q\);

-- Location: FF_X18_Y11_N27
\u_Datapath|u_Data_Memory|w_Memory~118\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux50~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9704_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~118_q\);

-- Location: LCCOMB_X18_Y11_N26
\u_Datapath|u_Data_Memory|w_Memory~8868\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8868_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~630_q\) # ((\u_Datapath|u_ALU|Add0~101_combout\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~118_q\ & !\u_Datapath|u_ALU|Add0~101_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~630_q\,
	datab => \u_Datapath|u_ALU|Add0~99_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~118_q\,
	datad => \u_Datapath|u_ALU|Add0~101_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8868_combout\);

-- Location: LCCOMB_X17_Y13_N0
\u_Datapath|u_Data_Memory|w_Memory~8869\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8869_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8868_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~1654_q\)) # (!\u_Datapath|u_Data_Memory|w_Memory~8868_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~1142_q\))))) # (!\u_Datapath|u_ALU|Add0~101_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8868_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~101_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1654_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1142_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8868_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8869_combout\);

-- Location: LCCOMB_X21_Y13_N18
\u_Datapath|u_Data_Memory|w_Memory~8877\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8877_combout\ = (\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8874_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~8876_combout\)) # (!\u_Datapath|u_Data_Memory|w_Memory~8874_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~8869_combout\))))) # (!\u_Datapath|u_ALU|Add0~93_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8874_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~8876_combout\,
	datab => \u_Datapath|u_ALU|Add0~93_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~8874_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8869_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8877_combout\);

-- Location: LCCOMB_X21_Y13_N0
\u_Datapath|u_Data_Memory|w_Memory~8878\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8878_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_ALU|Add0~97_combout\) # ((\u_Datapath|u_Data_Memory|w_Memory~8867_combout\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & 
-- (!\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8877_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~95_combout\,
	datab => \u_Datapath|u_ALU|Add0~97_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~8867_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8877_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8878_combout\);

-- Location: LCCOMB_X21_Y13_N24
\u_Datapath|u_Data_Memory|w_Memory~8889\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8889_combout\ = (\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8878_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8888_combout\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8878_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~8857_combout\)))) # (!\u_Datapath|u_ALU|Add0~97_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8878_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~8857_combout\,
	datab => \u_Datapath|u_ALU|Add0~97_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~8888_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8878_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8889_combout\);

-- Location: LCCOMB_X18_Y20_N20
\u_Datapath|u_Data_Memory|w_Memory~9741\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9741_combout\ = (!\u_Datapath|u_ALU|Add0~103_combout\ & (!\u_Datapath|u_ALU|Add0~105_combout\ & \u_Datapath|u_Data_Memory|w_Memory~8889_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_Datapath|u_ALU|Add0~103_combout\,
	datac => \u_Datapath|u_ALU|Add0~105_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8889_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9741_combout\);

-- Location: LCCOMB_X19_Y15_N28
\u_Datapath|u_ALU|Add0~119\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_ALU|Add0~119_combout\ = ((\u_Datapath|u_ALU|Add0~163_combout\ $ (\u_Datapath|u_Register_File|w_Register_File[0][14]~q\ $ (!\u_Datapath|u_ALU|Add0~118\)))) # (GND)
-- \u_Datapath|u_ALU|Add0~120\ = CARRY((\u_Datapath|u_ALU|Add0~163_combout\ & ((\u_Datapath|u_Register_File|w_Register_File[0][14]~q\) # (!\u_Datapath|u_ALU|Add0~118\))) # (!\u_Datapath|u_ALU|Add0~163_combout\ & 
-- (\u_Datapath|u_Register_File|w_Register_File[0][14]~q\ & !\u_Datapath|u_ALU|Add0~118\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~163_combout\,
	datab => \u_Datapath|u_Register_File|w_Register_File[0][14]~q\,
	datad => VCC,
	cin => \u_Datapath|u_ALU|Add0~118\,
	combout => \u_Datapath|u_ALU|Add0~119_combout\,
	cout => \u_Datapath|u_ALU|Add0~120\);

-- Location: LCCOMB_X19_Y16_N26
\u_Datapath|u_Mux_Register_File|o_DOUT[14]~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Mux_Register_File|o_DOUT[14]~16_combout\ = (\u_Control|Equal4~0_combout\ & (((\u_Datapath|u_ALU|Add0~119_combout\)))) # (!\u_Control|Equal4~0_combout\ & (!\u_Datapath|u_Data_Memory|w_Memory~8343_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~8931_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~8343_combout\,
	datab => \u_Control|Equal4~0_combout\,
	datac => \u_Datapath|u_ALU|Add0~119_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8931_combout\,
	combout => \u_Datapath|u_Mux_Register_File|o_DOUT[14]~16_combout\);

-- Location: FF_X19_Y16_N27
\u_Datapath|u_Register_File|w_Register_File[0][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Mux_Register_File|o_DOUT[14]~16_combout\,
	clrn => \ALT_INV_i_Rst~inputclkctrl_outclk\,
	ena => \u_Datapath|u_Register_File|w_Register_File[0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Register_File|w_Register_File[0][14]~q\);

-- Location: FF_X19_Y16_N25
\u_Datapath|u_Register_File|w_Register_File[8][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Mux_Register_File|o_DOUT[14]~16_combout\,
	clrn => \ALT_INV_i_Rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \u_Datapath|u_Register_File|w_Register_File[8][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Register_File|w_Register_File[8][14]~q\);

-- Location: FF_X20_Y16_N23
\u_Datapath|u_Register_File|w_Register_File[9][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Mux_Register_File|o_DOUT[14]~16_combout\,
	clrn => \ALT_INV_i_Rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \u_Datapath|u_Register_File|w_Register_File[9][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Register_File|w_Register_File[9][14]~q\);

-- Location: LCCOMB_X20_Y16_N22
\u_Datapath|u_Register_File|Mux49~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Register_File|Mux49~0_combout\ = (\u_Datapath|u_PC|w_Q\(4) & (\u_Datapath|u_Register_File|w_Register_File[8][14]~q\)) # (!\u_Datapath|u_PC|w_Q\(4) & ((\u_Datapath|u_PC|w_Q\(3) & (\u_Datapath|u_Register_File|w_Register_File[8][14]~q\)) # 
-- (!\u_Datapath|u_PC|w_Q\(3) & ((\u_Datapath|u_Register_File|w_Register_File[9][14]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_PC|w_Q\(4),
	datab => \u_Datapath|u_Register_File|w_Register_File[8][14]~q\,
	datac => \u_Datapath|u_Register_File|w_Register_File[9][14]~q\,
	datad => \u_Datapath|u_PC|w_Q\(3),
	combout => \u_Datapath|u_Register_File|Mux49~0_combout\);

-- Location: LCCOMB_X19_Y19_N24
\u_Datapath|u_Register_File|Mux49~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Register_File|Mux49~1_combout\ = (\u_Datapath|u_Register_File|w_Register_File[0][0]~0_combout\ & (!\u_Datapath|u_Mux_ALU_B|o_DOUT[1]~0_combout\ & (\u_Datapath|u_Register_File|w_Register_File[0][14]~q\))) # 
-- (!\u_Datapath|u_Register_File|w_Register_File[0][0]~0_combout\ & (((\u_Datapath|u_Register_File|Mux49~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Mux_ALU_B|o_DOUT[1]~0_combout\,
	datab => \u_Datapath|u_Register_File|w_Register_File[0][14]~q\,
	datac => \u_Datapath|u_Register_File|w_Register_File[0][0]~0_combout\,
	datad => \u_Datapath|u_Register_File|Mux49~0_combout\,
	combout => \u_Datapath|u_Register_File|Mux49~1_combout\);

-- Location: FF_X14_Y19_N3
\u_Datapath|u_Data_Memory|w_Memory~887\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux49~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9679_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~887_q\);

-- Location: FF_X19_Y19_N25
\u_Datapath|u_Data_Memory|w_Memory~631\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Register_File|Mux49~1_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9685_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~631_q\);

-- Location: FF_X17_Y19_N29
\u_Datapath|u_Data_Memory|w_Memory~759\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux49~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9675_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~759_q\);

-- Location: LCCOMB_X17_Y19_N28
\u_Datapath|u_Data_Memory|w_Memory~8890\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8890_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~759_q\) # (\u_Datapath|u_ALU|Add0~97_combout\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~631_q\ & ((!\u_Datapath|u_ALU|Add0~97_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~95_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~631_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~759_q\,
	datad => \u_Datapath|u_ALU|Add0~97_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8890_combout\);

-- Location: LCCOMB_X14_Y19_N2
\u_Datapath|u_Data_Memory|w_Memory~8891\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8891_combout\ = (\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8890_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~1015_q\)) # (!\u_Datapath|u_Data_Memory|w_Memory~8890_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~887_q\))))) # (!\u_Datapath|u_ALU|Add0~97_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8890_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1015_q\,
	datab => \u_Datapath|u_ALU|Add0~97_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~887_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8890_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8891_combout\);

-- Location: LCCOMB_X15_Y9_N24
\u_Datapath|u_Data_Memory|w_Memory~1047feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1047feeder_combout\ = \u_Datapath|u_Register_File|Mux49~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux49~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1047feeder_combout\);

-- Location: FF_X15_Y9_N25
\u_Datapath|u_Data_Memory|w_Memory~1047\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1047feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9693_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1047_q\);

-- Location: FF_X13_Y11_N25
\u_Datapath|u_Data_Memory|w_Memory~791\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux49~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9677_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~791_q\);

-- Location: FF_X13_Y11_N3
\u_Datapath|u_Data_Memory|w_Memory~663\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux49~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9689_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~663_q\);

-- Location: LCCOMB_X15_Y10_N0
\u_Datapath|u_Data_Memory|w_Memory~919feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~919feeder_combout\ = \u_Datapath|u_Register_File|Mux49~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux49~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~919feeder_combout\);

-- Location: FF_X15_Y10_N1
\u_Datapath|u_Data_Memory|w_Memory~919\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~919feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9683_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~919_q\);

-- Location: LCCOMB_X13_Y11_N2
\u_Datapath|u_Data_Memory|w_Memory~8897\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8897_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & (\u_Datapath|u_ALU|Add0~97_combout\)) # (!\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~919_q\))) # 
-- (!\u_Datapath|u_ALU|Add0~97_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~663_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~95_combout\,
	datab => \u_Datapath|u_ALU|Add0~97_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~663_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~919_q\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8897_combout\);

-- Location: LCCOMB_X13_Y11_N24
\u_Datapath|u_Data_Memory|w_Memory~8898\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8898_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8897_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~1047_q\)) # (!\u_Datapath|u_Data_Memory|w_Memory~8897_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~791_q\))))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8897_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~95_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1047_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~791_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8897_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8898_combout\);

-- Location: LCCOMB_X16_Y22_N16
\u_Datapath|u_Data_Memory|w_Memory~727feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~727feeder_combout\ = \u_Datapath|u_Register_File|Mux49~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux49~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~727feeder_combout\);

-- Location: FF_X16_Y22_N17
\u_Datapath|u_Data_Memory|w_Memory~727\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~727feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9672_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~727_q\);

-- Location: FF_X20_Y22_N7
\u_Datapath|u_Data_Memory|w_Memory~983\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux49~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9690_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~983_q\);

-- Location: FF_X20_Y22_N21
\u_Datapath|u_Data_Memory|w_Memory~599\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux49~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9687_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~599_q\);

-- Location: LCCOMB_X20_Y22_N20
\u_Datapath|u_Data_Memory|w_Memory~8892\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8892_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & (((\u_Datapath|u_ALU|Add0~97_combout\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_ALU|Add0~97_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~855_q\)) 
-- # (!\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~599_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~855_q\,
	datab => \u_Datapath|u_ALU|Add0~95_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~599_q\,
	datad => \u_Datapath|u_ALU|Add0~97_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8892_combout\);

-- Location: LCCOMB_X20_Y22_N6
\u_Datapath|u_Data_Memory|w_Memory~8893\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8893_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8892_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~983_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8892_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~727_q\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8892_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~95_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~727_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~983_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8892_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8893_combout\);

-- Location: FF_X14_Y16_N17
\u_Datapath|u_Data_Memory|w_Memory~951\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux49~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9692_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~951_q\);

-- Location: LCCOMB_X23_Y21_N2
\u_Datapath|u_Data_Memory|w_Memory~695feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~695feeder_combout\ = \u_Datapath|u_Register_File|Mux49~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux49~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~695feeder_combout\);

-- Location: FF_X23_Y21_N3
\u_Datapath|u_Data_Memory|w_Memory~695\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~695feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9676_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~695_q\);

-- Location: FF_X17_Y19_N31
\u_Datapath|u_Data_Memory|w_Memory~567\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux49~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9688_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~567_q\);

-- Location: LCCOMB_X17_Y19_N30
\u_Datapath|u_Data_Memory|w_Memory~8894\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8894_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~695_q\) # ((\u_Datapath|u_ALU|Add0~97_combout\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~567_q\ & !\u_Datapath|u_ALU|Add0~97_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~95_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~695_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~567_q\,
	datad => \u_Datapath|u_ALU|Add0~97_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8894_combout\);

-- Location: LCCOMB_X14_Y16_N16
\u_Datapath|u_Data_Memory|w_Memory~8895\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8895_combout\ = (\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8894_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~951_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8894_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~823_q\)))) # (!\u_Datapath|u_ALU|Add0~97_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8894_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~823_q\,
	datab => \u_Datapath|u_ALU|Add0~97_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~951_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8894_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8895_combout\);

-- Location: LCCOMB_X14_Y16_N6
\u_Datapath|u_Data_Memory|w_Memory~8896\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8896_combout\ = (\u_Datapath|u_ALU|Add0~93_combout\ & (\u_Datapath|u_ALU|Add0~91_combout\)) # (!\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_ALU|Add0~91_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~8893_combout\)) # (!\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8895_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~93_combout\,
	datab => \u_Datapath|u_ALU|Add0~91_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~8893_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8895_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8896_combout\);

-- Location: LCCOMB_X14_Y16_N8
\u_Datapath|u_Data_Memory|w_Memory~8899\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8899_combout\ = (\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8896_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8898_combout\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8896_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~8891_combout\)))) # (!\u_Datapath|u_ALU|Add0~93_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8896_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~93_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~8891_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~8898_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8896_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8899_combout\);

-- Location: LCCOMB_X11_Y16_N22
\u_Datapath|u_Data_Memory|w_Memory~279feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~279feeder_combout\ = \u_Datapath|u_Register_File|Mux49~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux49~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~279feeder_combout\);

-- Location: FF_X11_Y16_N23
\u_Datapath|u_Data_Memory|w_Memory~279\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~279feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9702_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~279_q\);

-- Location: FF_X12_Y15_N3
\u_Datapath|u_Data_Memory|w_Memory~535\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux49~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9711_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~535_q\);

-- Location: LCCOMB_X11_Y16_N12
\u_Datapath|u_Data_Memory|w_Memory~407feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~407feeder_combout\ = \u_Datapath|u_Register_File|Mux49~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux49~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~407feeder_combout\);

-- Location: FF_X11_Y16_N13
\u_Datapath|u_Data_Memory|w_Memory~407\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~407feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9697_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~407_q\);

-- Location: FF_X12_Y15_N13
\u_Datapath|u_Data_Memory|w_Memory~151\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux49~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9707_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~151_q\);

-- Location: LCCOMB_X12_Y15_N12
\u_Datapath|u_Data_Memory|w_Memory~8917\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8917_combout\ = (\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~407_q\) # ((\u_Datapath|u_ALU|Add0~95_combout\)))) # (!\u_Datapath|u_ALU|Add0~97_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~151_q\ & !\u_Datapath|u_ALU|Add0~95_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~97_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~407_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~151_q\,
	datad => \u_Datapath|u_ALU|Add0~95_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8917_combout\);

-- Location: LCCOMB_X12_Y15_N2
\u_Datapath|u_Data_Memory|w_Memory~8918\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8918_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8917_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~535_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8917_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~279_q\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8917_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~95_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~279_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~535_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8917_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8918_combout\);

-- Location: FF_X14_Y16_N23
\u_Datapath|u_Data_Memory|w_Memory~215\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux49~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9699_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~215_q\);

-- Location: LCCOMB_X16_Y20_N28
\u_Datapath|u_Data_Memory|w_Memory~87feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~87feeder_combout\ = \u_Datapath|u_Register_File|Mux49~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux49~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~87feeder_combout\);

-- Location: FF_X16_Y20_N29
\u_Datapath|u_Data_Memory|w_Memory~87\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~87feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9705_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~87_q\);

-- Location: LCCOMB_X14_Y16_N0
\u_Datapath|u_Data_Memory|w_Memory~8910\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8910_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & (((\u_Datapath|u_ALU|Add0~97_combout\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_ALU|Add0~97_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~343_q\)) 
-- # (!\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~87_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~343_q\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~87_q\,
	datac => \u_Datapath|u_ALU|Add0~95_combout\,
	datad => \u_Datapath|u_ALU|Add0~97_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8910_combout\);

-- Location: LCCOMB_X14_Y16_N22
\u_Datapath|u_Data_Memory|w_Memory~8911\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8911_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8910_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~471_q\)) # (!\u_Datapath|u_Data_Memory|w_Memory~8910_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~215_q\))))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8910_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~471_q\,
	datab => \u_Datapath|u_ALU|Add0~95_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~215_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8910_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8911_combout\);

-- Location: LCCOMB_X12_Y17_N22
\u_Datapath|u_Data_Memory|w_Memory~439feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~439feeder_combout\ = \u_Datapath|u_Register_File|Mux49~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux49~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~439feeder_combout\);

-- Location: FF_X12_Y17_N23
\u_Datapath|u_Data_Memory|w_Memory~439\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~439feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9710_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~439_q\);

-- Location: LCCOMB_X12_Y17_N4
\u_Datapath|u_Data_Memory|w_Memory~55feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~55feeder_combout\ = \u_Datapath|u_Register_File|Mux49~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux49~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~55feeder_combout\);

-- Location: FF_X12_Y17_N5
\u_Datapath|u_Data_Memory|w_Memory~55\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~55feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9706_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~55_q\);

-- Location: LCCOMB_X13_Y17_N20
\u_Datapath|u_Data_Memory|w_Memory~8914\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8914_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~183_q\) # ((\u_Datapath|u_ALU|Add0~97_combout\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~55_q\ & !\u_Datapath|u_ALU|Add0~97_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~183_q\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~55_q\,
	datac => \u_Datapath|u_ALU|Add0~95_combout\,
	datad => \u_Datapath|u_ALU|Add0~97_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8914_combout\);

-- Location: LCCOMB_X13_Y17_N30
\u_Datapath|u_Data_Memory|w_Memory~8915\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8915_combout\ = (\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8914_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~439_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8914_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~311_q\)))) # (!\u_Datapath|u_ALU|Add0~97_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8914_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~311_q\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~439_q\,
	datac => \u_Datapath|u_ALU|Add0~97_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8914_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8915_combout\);

-- Location: LCCOMB_X15_Y19_N4
\u_Datapath|u_Data_Memory|w_Memory~375feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~375feeder_combout\ = \u_Datapath|u_Register_File|Mux49~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux49~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~375feeder_combout\);

-- Location: FF_X15_Y19_N5
\u_Datapath|u_Data_Memory|w_Memory~375\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~375feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9694_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~375_q\);

-- Location: FF_X15_Y19_N27
\u_Datapath|u_Data_Memory|w_Memory~503\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux49~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9709_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~503_q\);

-- Location: FF_X13_Y19_N27
\u_Datapath|u_Data_Memory|w_Memory~119\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux49~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9704_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~119_q\);

-- Location: LCCOMB_X13_Y19_N26
\u_Datapath|u_Data_Memory|w_Memory~8912\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8912_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~247_q\) # ((\u_Datapath|u_ALU|Add0~97_combout\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~119_q\ & !\u_Datapath|u_ALU|Add0~97_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~247_q\,
	datab => \u_Datapath|u_ALU|Add0~95_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~119_q\,
	datad => \u_Datapath|u_ALU|Add0~97_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8912_combout\);

-- Location: LCCOMB_X15_Y19_N26
\u_Datapath|u_Data_Memory|w_Memory~8913\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8913_combout\ = (\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8912_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~503_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8912_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~375_q\)))) # (!\u_Datapath|u_ALU|Add0~97_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8912_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~97_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~375_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~503_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8912_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8913_combout\);

-- Location: LCCOMB_X14_Y16_N2
\u_Datapath|u_Data_Memory|w_Memory~8916\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8916_combout\ = (\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_ALU|Add0~91_combout\) # ((\u_Datapath|u_Data_Memory|w_Memory~8913_combout\)))) # (!\u_Datapath|u_ALU|Add0~93_combout\ & 
-- (!\u_Datapath|u_ALU|Add0~91_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~8915_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~93_combout\,
	datab => \u_Datapath|u_ALU|Add0~91_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~8915_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8913_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8916_combout\);

-- Location: LCCOMB_X14_Y16_N4
\u_Datapath|u_Data_Memory|w_Memory~8919\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8919_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8916_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~8918_combout\)) # (!\u_Datapath|u_Data_Memory|w_Memory~8916_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~8911_combout\))))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8916_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~8918_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~8911_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8916_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8919_combout\);

-- Location: LCCOMB_X18_Y17_N4
\u_Datapath|u_Data_Memory|w_Memory~1495feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1495feeder_combout\ = \u_Datapath|u_Register_File|Mux49~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux49~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1495feeder_combout\);

-- Location: FF_X18_Y17_N5
\u_Datapath|u_Data_Memory|w_Memory~1495\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1495feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9666_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1495_q\);

-- Location: FF_X14_Y17_N13
\u_Datapath|u_Data_Memory|w_Memory~1239\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux49~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9655_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1239_q\);

-- Location: LCCOMB_X25_Y14_N28
\u_Datapath|u_Data_Memory|w_Memory~1367feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1367feeder_combout\ = \u_Datapath|u_Register_File|Mux49~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux49~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1367feeder_combout\);

-- Location: FF_X25_Y14_N29
\u_Datapath|u_Data_Memory|w_Memory~1367\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1367feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9650_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1367_q\);

-- Location: FF_X18_Y17_N15
\u_Datapath|u_Data_Memory|w_Memory~1111\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux49~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9663_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1111_q\);

-- Location: LCCOMB_X18_Y17_N14
\u_Datapath|u_Data_Memory|w_Memory~8900\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8900_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & (((\u_Datapath|u_ALU|Add0~97_combout\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_ALU|Add0~97_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1367_q\)) # (!\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1111_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~95_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1367_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1111_q\,
	datad => \u_Datapath|u_ALU|Add0~97_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8900_combout\);

-- Location: LCCOMB_X14_Y17_N12
\u_Datapath|u_Data_Memory|w_Memory~8901\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8901_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8900_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~1495_q\)) # (!\u_Datapath|u_Data_Memory|w_Memory~8900_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~1239_q\))))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8900_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~95_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1495_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1239_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8900_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8901_combout\);

-- Location: LCCOMB_X14_Y18_N0
\u_Datapath|u_Data_Memory|w_Memory~1303feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1303feeder_combout\ = \u_Datapath|u_Register_File|Mux49~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux49~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1303feeder_combout\);

-- Location: FF_X14_Y18_N1
\u_Datapath|u_Data_Memory|w_Memory~1303\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1303feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9660_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1303_q\);

-- Location: FF_X13_Y15_N17
\u_Datapath|u_Data_Memory|w_Memory~1559\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux49~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9669_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1559_q\);

-- Location: FF_X13_Y15_N7
\u_Datapath|u_Data_Memory|w_Memory~1175\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux49~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9665_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1175_q\);

-- Location: LCCOMB_X13_Y15_N6
\u_Datapath|u_Data_Memory|w_Memory~8907\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8907_combout\ = (\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1431_q\) # ((\u_Datapath|u_ALU|Add0~95_combout\)))) # (!\u_Datapath|u_ALU|Add0~97_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~1175_q\ & !\u_Datapath|u_ALU|Add0~95_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1431_q\,
	datab => \u_Datapath|u_ALU|Add0~97_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1175_q\,
	datad => \u_Datapath|u_ALU|Add0~95_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8907_combout\);

-- Location: LCCOMB_X13_Y15_N16
\u_Datapath|u_Data_Memory|w_Memory~8908\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8908_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8907_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1559_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8907_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1303_q\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8907_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~95_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1303_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1559_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8907_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8908_combout\);

-- Location: FF_X20_Y13_N29
\u_Datapath|u_Data_Memory|w_Memory~1463\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux49~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9668_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1463_q\);

-- Location: FF_X20_Y13_N7
\u_Datapath|u_Data_Memory|w_Memory~1079\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux49~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9664_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1079_q\);

-- Location: LCCOMB_X20_Y13_N6
\u_Datapath|u_Data_Memory|w_Memory~8904\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8904_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1207_q\) # ((\u_Datapath|u_ALU|Add0~97_combout\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~1079_q\ & !\u_Datapath|u_ALU|Add0~97_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1207_q\,
	datab => \u_Datapath|u_ALU|Add0~95_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1079_q\,
	datad => \u_Datapath|u_ALU|Add0~97_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8904_combout\);

-- Location: LCCOMB_X20_Y13_N28
\u_Datapath|u_Data_Memory|w_Memory~8905\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8905_combout\ = (\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8904_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1463_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8904_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1335_q\)))) # (!\u_Datapath|u_ALU|Add0~97_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8904_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1335_q\,
	datab => \u_Datapath|u_ALU|Add0~97_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1463_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8904_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8905_combout\);

-- Location: LCCOMB_X23_Y22_N26
\u_Datapath|u_Data_Memory|w_Memory~1399feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1399feeder_combout\ = \u_Datapath|u_Register_File|Mux49~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux49~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1399feeder_combout\);

-- Location: FF_X23_Y22_N27
\u_Datapath|u_Data_Memory|w_Memory~1399\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1399feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9648_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1399_q\);

-- Location: FF_X22_Y22_N3
\u_Datapath|u_Data_Memory|w_Memory~1527\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux49~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9667_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1527_q\);

-- Location: FF_X22_Y22_N29
\u_Datapath|u_Data_Memory|w_Memory~1143\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux49~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9662_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1143_q\);

-- Location: LCCOMB_X22_Y22_N28
\u_Datapath|u_Data_Memory|w_Memory~8902\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8902_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1271_q\) # ((\u_Datapath|u_ALU|Add0~97_combout\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~1143_q\ & !\u_Datapath|u_ALU|Add0~97_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1271_q\,
	datab => \u_Datapath|u_ALU|Add0~95_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1143_q\,
	datad => \u_Datapath|u_ALU|Add0~97_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8902_combout\);

-- Location: LCCOMB_X22_Y22_N2
\u_Datapath|u_Data_Memory|w_Memory~8903\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8903_combout\ = (\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8902_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1527_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8902_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1399_q\)))) # (!\u_Datapath|u_ALU|Add0~97_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8902_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~97_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1399_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1527_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8902_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8903_combout\);

-- Location: LCCOMB_X14_Y16_N10
\u_Datapath|u_Data_Memory|w_Memory~8906\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8906_combout\ = (\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_ALU|Add0~91_combout\) # ((\u_Datapath|u_Data_Memory|w_Memory~8903_combout\)))) # (!\u_Datapath|u_ALU|Add0~93_combout\ & 
-- (!\u_Datapath|u_ALU|Add0~91_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~8905_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~93_combout\,
	datab => \u_Datapath|u_ALU|Add0~91_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~8905_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8903_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8906_combout\);

-- Location: LCCOMB_X14_Y16_N20
\u_Datapath|u_Data_Memory|w_Memory~8909\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8909_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8906_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8908_combout\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8906_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~8901_combout\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8906_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~8901_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~8908_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8906_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8909_combout\);

-- Location: LCCOMB_X14_Y16_N18
\u_Datapath|u_Data_Memory|w_Memory~8920\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8920_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_ALU|Add0~99_combout\) # ((\u_Datapath|u_Data_Memory|w_Memory~8909_combout\)))) # (!\u_Datapath|u_ALU|Add0~101_combout\ & 
-- (!\u_Datapath|u_ALU|Add0~99_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~8919_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~101_combout\,
	datab => \u_Datapath|u_ALU|Add0~99_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~8919_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8909_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8920_combout\);

-- Location: LCCOMB_X14_Y16_N28
\u_Datapath|u_Data_Memory|w_Memory~8931\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8931_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8920_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~8930_combout\)) # (!\u_Datapath|u_Data_Memory|w_Memory~8920_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~8899_combout\))))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8920_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~8930_combout\,
	datab => \u_Datapath|u_ALU|Add0~99_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~8899_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8920_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8931_combout\);

-- Location: LCCOMB_X14_Y16_N14
\u_Datapath|u_Data_Memory|w_Memory~9742\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9742_combout\ = (!\u_Datapath|u_ALU|Add0~105_combout\ & (!\u_Datapath|u_ALU|Add0~103_combout\ & \u_Datapath|u_Data_Memory|w_Memory~8931_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~105_combout\,
	datab => \u_Datapath|u_ALU|Add0~103_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8931_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9742_combout\);

-- Location: LCCOMB_X20_Y15_N10
\u_Datapath|u_ALU|Add0~184\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_ALU|Add0~184_combout\ = (\u_Datapath|u_Register_File|w_Register_File[0][15]~q\ & ((\u_Datapath|u_PC|w_Q\(4)) # ((\u_Datapath|u_PC|w_Q\(3) & \u_Datapath|u_PC|w_Q\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_PC|w_Q\(3),
	datab => \u_Datapath|u_Register_File|w_Register_File[0][15]~q\,
	datac => \u_Datapath|u_PC|w_Q\(2),
	datad => \u_Datapath|u_PC|w_Q\(4),
	combout => \u_Datapath|u_ALU|Add0~184_combout\);

-- Location: LCCOMB_X19_Y15_N30
\u_Datapath|u_ALU|Add0~121\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_ALU|Add0~121_combout\ = (\u_Datapath|u_Register_File|w_Register_File[0][15]~q\ & ((\u_Datapath|u_ALU|Add0~184_combout\ & (\u_Datapath|u_ALU|Add0~120\ & VCC)) # (!\u_Datapath|u_ALU|Add0~184_combout\ & (!\u_Datapath|u_ALU|Add0~120\)))) # 
-- (!\u_Datapath|u_Register_File|w_Register_File[0][15]~q\ & ((\u_Datapath|u_ALU|Add0~184_combout\ & (!\u_Datapath|u_ALU|Add0~120\)) # (!\u_Datapath|u_ALU|Add0~184_combout\ & ((\u_Datapath|u_ALU|Add0~120\) # (GND)))))
-- \u_Datapath|u_ALU|Add0~122\ = CARRY((\u_Datapath|u_Register_File|w_Register_File[0][15]~q\ & (!\u_Datapath|u_ALU|Add0~184_combout\ & !\u_Datapath|u_ALU|Add0~120\)) # (!\u_Datapath|u_Register_File|w_Register_File[0][15]~q\ & ((!\u_Datapath|u_ALU|Add0~120\) 
-- # (!\u_Datapath|u_ALU|Add0~184_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Register_File|w_Register_File[0][15]~q\,
	datab => \u_Datapath|u_ALU|Add0~184_combout\,
	datad => VCC,
	cin => \u_Datapath|u_ALU|Add0~120\,
	combout => \u_Datapath|u_ALU|Add0~121_combout\,
	cout => \u_Datapath|u_ALU|Add0~122\);

-- Location: LCCOMB_X22_Y15_N12
\u_Datapath|u_Mux_Register_File|o_DOUT[15]~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Mux_Register_File|o_DOUT[15]~17_combout\ = (\u_Control|Equal4~0_combout\ & (((\u_Datapath|u_ALU|Add0~121_combout\)))) # (!\u_Control|Equal4~0_combout\ & (!\u_Datapath|u_Data_Memory|w_Memory~8343_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~8973_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~8343_combout\,
	datab => \u_Datapath|u_ALU|Add0~121_combout\,
	datac => \u_Control|Equal4~0_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8973_combout\,
	combout => \u_Datapath|u_Mux_Register_File|o_DOUT[15]~17_combout\);

-- Location: FF_X19_Y15_N7
\u_Datapath|u_Register_File|w_Register_File[0][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Mux_Register_File|o_DOUT[15]~17_combout\,
	clrn => \ALT_INV_i_Rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \u_Datapath|u_Register_File|w_Register_File[0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Register_File|w_Register_File[0][15]~q\);

-- Location: FF_X22_Y15_N23
\u_Datapath|u_Register_File|w_Register_File[9][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Mux_Register_File|o_DOUT[15]~17_combout\,
	clrn => \ALT_INV_i_Rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \u_Datapath|u_Register_File|w_Register_File[9][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Register_File|w_Register_File[9][15]~q\);

-- Location: LCCOMB_X22_Y15_N22
\u_Datapath|u_Register_File|Mux48~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Register_File|Mux48~0_combout\ = (\u_Datapath|u_PC|w_Q\(4) & (\u_Datapath|u_Register_File|w_Register_File[8][15]~q\)) # (!\u_Datapath|u_PC|w_Q\(4) & ((\u_Datapath|u_PC|w_Q\(3) & (\u_Datapath|u_Register_File|w_Register_File[8][15]~q\)) # 
-- (!\u_Datapath|u_PC|w_Q\(3) & ((\u_Datapath|u_Register_File|w_Register_File[9][15]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Register_File|w_Register_File[8][15]~q\,
	datab => \u_Datapath|u_PC|w_Q\(4),
	datac => \u_Datapath|u_Register_File|w_Register_File[9][15]~q\,
	datad => \u_Datapath|u_PC|w_Q\(3),
	combout => \u_Datapath|u_Register_File|Mux48~0_combout\);

-- Location: LCCOMB_X19_Y11_N26
\u_Datapath|u_Register_File|Mux48~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Register_File|Mux48~1_combout\ = (\u_Datapath|u_Register_File|w_Register_File[0][0]~0_combout\ & (\u_Datapath|u_Register_File|w_Register_File[0][15]~q\ & ((!\u_Datapath|u_Mux_ALU_B|o_DOUT[1]~0_combout\)))) # 
-- (!\u_Datapath|u_Register_File|w_Register_File[0][0]~0_combout\ & (((\u_Datapath|u_Register_File|Mux48~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Register_File|w_Register_File[0][0]~0_combout\,
	datab => \u_Datapath|u_Register_File|w_Register_File[0][15]~q\,
	datac => \u_Datapath|u_Register_File|Mux48~0_combout\,
	datad => \u_Datapath|u_Mux_ALU_B|o_DOUT[1]~0_combout\,
	combout => \u_Datapath|u_Register_File|Mux48~1_combout\);

-- Location: LCCOMB_X14_Y12_N30
\u_Datapath|u_Data_Memory|w_Memory~1432feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1432feeder_combout\ = \u_Datapath|u_Register_File|Mux48~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux48~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1432feeder_combout\);

-- Location: FF_X14_Y12_N31
\u_Datapath|u_Data_Memory|w_Memory~1432\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1432feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9653_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1432_q\);

-- Location: FF_X15_Y12_N15
\u_Datapath|u_Data_Memory|w_Memory~1944\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux48~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9719_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1944_q\);

-- Location: FF_X15_Y12_N21
\u_Datapath|u_Data_Memory|w_Memory~408\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux48~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9697_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~408_q\);

-- Location: LCCOMB_X15_Y12_N20
\u_Datapath|u_Data_Memory|w_Memory~8949\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8949_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~920_q\) # ((\u_Datapath|u_ALU|Add0~101_combout\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~408_q\ & !\u_Datapath|u_ALU|Add0~101_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~920_q\,
	datab => \u_Datapath|u_ALU|Add0~99_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~408_q\,
	datad => \u_Datapath|u_ALU|Add0~101_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8949_combout\);

-- Location: LCCOMB_X15_Y12_N14
\u_Datapath|u_Data_Memory|w_Memory~8950\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8950_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8949_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1944_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8949_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1432_q\)))) # (!\u_Datapath|u_ALU|Add0~101_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8949_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~101_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1432_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1944_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8949_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8950_combout\);

-- Location: FF_X18_Y10_N23
\u_Datapath|u_Data_Memory|w_Memory~1880\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux48~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9717_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1880_q\);

-- Location: FF_X18_Y10_N21
\u_Datapath|u_Data_Memory|w_Memory~344\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux48~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9695_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~344_q\);

-- Location: LCCOMB_X18_Y10_N20
\u_Datapath|u_Data_Memory|w_Memory~8944\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8944_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~856_q\) # ((\u_Datapath|u_ALU|Add0~101_combout\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~344_q\ & !\u_Datapath|u_ALU|Add0~101_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~856_q\,
	datab => \u_Datapath|u_ALU|Add0~99_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~344_q\,
	datad => \u_Datapath|u_ALU|Add0~101_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8944_combout\);

-- Location: LCCOMB_X18_Y10_N22
\u_Datapath|u_Data_Memory|w_Memory~8945\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8945_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8944_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1880_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8944_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1368_q\)))) # (!\u_Datapath|u_ALU|Add0~101_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8944_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1368_q\,
	datab => \u_Datapath|u_ALU|Add0~101_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1880_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8944_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8945_combout\);

-- Location: FF_X18_Y16_N7
\u_Datapath|u_Data_Memory|w_Memory~1848\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux48~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9718_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1848_q\);

-- Location: FF_X18_Y16_N17
\u_Datapath|u_Data_Memory|w_Memory~312\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux48~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9696_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~312_q\);

-- Location: LCCOMB_X18_Y16_N16
\u_Datapath|u_Data_Memory|w_Memory~8946\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8946_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_ALU|Add0~101_combout\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_ALU|Add0~101_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1336_q\)) # (!\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~312_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1336_q\,
	datab => \u_Datapath|u_ALU|Add0~99_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~312_q\,
	datad => \u_Datapath|u_ALU|Add0~101_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8946_combout\);

-- Location: LCCOMB_X18_Y16_N6
\u_Datapath|u_Data_Memory|w_Memory~8947\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8947_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8946_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1848_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8946_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~824_q\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8946_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~824_q\,
	datab => \u_Datapath|u_ALU|Add0~99_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1848_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8946_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8947_combout\);

-- Location: LCCOMB_X22_Y12_N12
\u_Datapath|u_Data_Memory|w_Memory~8948\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8948_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_ALU|Add0~93_combout\) # ((\u_Datapath|u_Data_Memory|w_Memory~8945_combout\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & 
-- (!\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8947_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_ALU|Add0~93_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~8945_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8947_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8948_combout\);

-- Location: LCCOMB_X22_Y12_N22
\u_Datapath|u_Data_Memory|w_Memory~8951\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8951_combout\ = (\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8948_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8950_combout\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8948_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~8943_combout\)))) # (!\u_Datapath|u_ALU|Add0~93_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8948_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~8943_combout\,
	datab => \u_Datapath|u_ALU|Add0~93_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~8950_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8948_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8951_combout\);

-- Location: LCCOMB_X17_Y13_N12
\u_Datapath|u_Data_Memory|w_Memory~1176feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1176feeder_combout\ = \u_Datapath|u_Register_File|Mux48~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux48~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1176feeder_combout\);

-- Location: FF_X17_Y13_N13
\u_Datapath|u_Data_Memory|w_Memory~1176\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1176feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9665_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1176_q\);

-- Location: FF_X20_Y11_N23
\u_Datapath|u_Data_Memory|w_Memory~1688\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux48~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9723_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1688_q\);

-- Location: LCCOMB_X16_Y11_N28
\u_Datapath|u_Data_Memory|w_Memory~664feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~664feeder_combout\ = \u_Datapath|u_Register_File|Mux48~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux48~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~664feeder_combout\);

-- Location: FF_X16_Y11_N29
\u_Datapath|u_Data_Memory|w_Memory~664\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~664feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9689_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~664_q\);

-- Location: FF_X20_Y11_N17
\u_Datapath|u_Data_Memory|w_Memory~152\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux48~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9707_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~152_q\);

-- Location: LCCOMB_X20_Y11_N16
\u_Datapath|u_Data_Memory|w_Memory~8959\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8959_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & (((\u_Datapath|u_ALU|Add0~99_combout\)))) # (!\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_ALU|Add0~99_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~664_q\)) # (!\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~152_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~101_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~664_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~152_q\,
	datad => \u_Datapath|u_ALU|Add0~99_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8959_combout\);

-- Location: LCCOMB_X20_Y11_N22
\u_Datapath|u_Data_Memory|w_Memory~8960\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8960_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8959_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1688_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8959_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1176_q\)))) # (!\u_Datapath|u_ALU|Add0~101_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8959_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~101_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1176_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1688_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8959_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8960_combout\);

-- Location: FF_X22_Y12_N27
\u_Datapath|u_Data_Memory|w_Memory~1592\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux48~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9722_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1592_q\);

-- Location: FF_X22_Y12_N1
\u_Datapath|u_Data_Memory|w_Memory~56\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux48~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9706_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~56_q\);

-- Location: LCCOMB_X21_Y11_N8
\u_Datapath|u_Data_Memory|w_Memory~1080feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1080feeder_combout\ = \u_Datapath|u_Register_File|Mux48~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux48~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1080feeder_combout\);

-- Location: FF_X21_Y11_N9
\u_Datapath|u_Data_Memory|w_Memory~1080\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1080feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9664_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1080_q\);

-- Location: LCCOMB_X22_Y12_N0
\u_Datapath|u_Data_Memory|w_Memory~8956\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8956_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_ALU|Add0~99_combout\) # ((\u_Datapath|u_Data_Memory|w_Memory~1080_q\)))) # (!\u_Datapath|u_ALU|Add0~101_combout\ & 
-- (!\u_Datapath|u_ALU|Add0~99_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~56_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~101_combout\,
	datab => \u_Datapath|u_ALU|Add0~99_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~56_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~1080_q\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8956_combout\);

-- Location: LCCOMB_X22_Y12_N26
\u_Datapath|u_Data_Memory|w_Memory~8957\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8957_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8956_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1592_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8956_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~568_q\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8956_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~568_q\,
	datab => \u_Datapath|u_ALU|Add0~99_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1592_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8956_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8957_combout\);

-- Location: LCCOMB_X16_Y9_N20
\u_Datapath|u_Data_Memory|w_Memory~1112feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1112feeder_combout\ = \u_Datapath|u_Register_File|Mux48~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux48~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1112feeder_combout\);

-- Location: FF_X16_Y9_N21
\u_Datapath|u_Data_Memory|w_Memory~1112\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1112feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9663_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1112_q\);

-- Location: FF_X20_Y9_N21
\u_Datapath|u_Data_Memory|w_Memory~1624\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux48~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9721_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1624_q\);

-- Location: FF_X20_Y9_N7
\u_Datapath|u_Data_Memory|w_Memory~88\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux48~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9705_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~88_q\);

-- Location: LCCOMB_X20_Y9_N6
\u_Datapath|u_Data_Memory|w_Memory~8954\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8954_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~600_q\) # ((\u_Datapath|u_ALU|Add0~101_combout\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~88_q\ & !\u_Datapath|u_ALU|Add0~101_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~600_q\,
	datab => \u_Datapath|u_ALU|Add0~99_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~88_q\,
	datad => \u_Datapath|u_ALU|Add0~101_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8954_combout\);

-- Location: LCCOMB_X20_Y9_N20
\u_Datapath|u_Data_Memory|w_Memory~8955\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8955_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8954_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1624_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8954_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1112_q\)))) # (!\u_Datapath|u_ALU|Add0~101_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8954_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~101_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1112_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1624_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8954_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8955_combout\);

-- Location: LCCOMB_X22_Y12_N24
\u_Datapath|u_Data_Memory|w_Memory~8958\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8958_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_ALU|Add0~93_combout\) # ((\u_Datapath|u_Data_Memory|w_Memory~8955_combout\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & 
-- (!\u_Datapath|u_ALU|Add0~93_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~8957_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_ALU|Add0~93_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~8957_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8955_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8958_combout\);

-- Location: LCCOMB_X22_Y12_N2
\u_Datapath|u_Data_Memory|w_Memory~8961\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8961_combout\ = (\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8958_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8960_combout\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8958_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~8953_combout\)))) # (!\u_Datapath|u_ALU|Add0~93_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8958_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~8953_combout\,
	datab => \u_Datapath|u_ALU|Add0~93_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~8960_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8958_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8961_combout\);

-- Location: LCCOMB_X22_Y12_N4
\u_Datapath|u_Data_Memory|w_Memory~8962\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8962_combout\ = (\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_ALU|Add0~95_combout\) # ((\u_Datapath|u_Data_Memory|w_Memory~8951_combout\)))) # (!\u_Datapath|u_ALU|Add0~97_combout\ & 
-- (!\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8961_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~97_combout\,
	datab => \u_Datapath|u_ALU|Add0~95_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~8951_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8961_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8962_combout\);

-- Location: FF_X26_Y12_N7
\u_Datapath|u_Data_Memory|w_Memory~1720\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux48~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9714_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1720_q\);

-- Location: FF_X26_Y12_N1
\u_Datapath|u_Data_Memory|w_Memory~184\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux48~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9701_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~184_q\);

-- Location: LCCOMB_X26_Y12_N0
\u_Datapath|u_Data_Memory|w_Memory~8936\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8936_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_ALU|Add0~101_combout\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_ALU|Add0~101_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1208_q\)) # (!\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~184_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1208_q\,
	datab => \u_Datapath|u_ALU|Add0~99_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~184_q\,
	datad => \u_Datapath|u_ALU|Add0~101_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8936_combout\);

-- Location: LCCOMB_X26_Y12_N6
\u_Datapath|u_Data_Memory|w_Memory~8937\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8937_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8936_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1720_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8936_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~696_q\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8936_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~696_q\,
	datab => \u_Datapath|u_ALU|Add0~99_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1720_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8936_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8937_combout\);

-- Location: FF_X18_Y19_N11
\u_Datapath|u_Data_Memory|w_Memory~1784\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux48~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9713_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1784_q\);

-- Location: FF_X18_Y19_N21
\u_Datapath|u_Data_Memory|w_Memory~248\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux48~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9700_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~248_q\);

-- Location: LCCOMB_X18_Y19_N20
\u_Datapath|u_Data_Memory|w_Memory~8934\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8934_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_ALU|Add0~101_combout\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_ALU|Add0~101_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1272_q\)) # (!\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~248_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1272_q\,
	datab => \u_Datapath|u_ALU|Add0~99_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~248_q\,
	datad => \u_Datapath|u_ALU|Add0~101_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8934_combout\);

-- Location: LCCOMB_X18_Y19_N10
\u_Datapath|u_Data_Memory|w_Memory~8935\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8935_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8934_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1784_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8934_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~760_q\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8934_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~760_q\,
	datab => \u_Datapath|u_ALU|Add0~99_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1784_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8934_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8935_combout\);

-- Location: LCCOMB_X22_Y12_N8
\u_Datapath|u_Data_Memory|w_Memory~8938\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8938_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & (\u_Datapath|u_ALU|Add0~93_combout\)) # (!\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_ALU|Add0~93_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~8935_combout\))) # (!\u_Datapath|u_ALU|Add0~93_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~8937_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_ALU|Add0~93_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~8937_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8935_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8938_combout\);

-- Location: FF_X23_Y9_N17
\u_Datapath|u_Data_Memory|w_Memory~1304\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux48~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9660_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1304_q\);

-- Location: FF_X14_Y15_N7
\u_Datapath|u_Data_Memory|w_Memory~280\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux48~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9702_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~280_q\);

-- Location: LCCOMB_X14_Y15_N6
\u_Datapath|u_Data_Memory|w_Memory~8939\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8939_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & (((\u_Datapath|u_ALU|Add0~99_combout\)))) # (!\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_ALU|Add0~99_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~792_q\)) # (!\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~280_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~792_q\,
	datab => \u_Datapath|u_ALU|Add0~101_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~280_q\,
	datad => \u_Datapath|u_ALU|Add0~99_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8939_combout\);

-- Location: LCCOMB_X23_Y9_N16
\u_Datapath|u_Data_Memory|w_Memory~8940\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8940_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8939_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~1816_q\)) # (!\u_Datapath|u_Data_Memory|w_Memory~8939_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~1304_q\))))) # (!\u_Datapath|u_ALU|Add0~101_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8939_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1816_q\,
	datab => \u_Datapath|u_ALU|Add0~101_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1304_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8939_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8940_combout\);

-- Location: LCCOMB_X22_Y12_N18
\u_Datapath|u_Data_Memory|w_Memory~8941\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8941_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8938_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8940_combout\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8938_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~8933_combout\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8938_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~8933_combout\,
	datab => \u_Datapath|u_ALU|Add0~91_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~8938_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8940_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8941_combout\);

-- Location: LCCOMB_X22_Y12_N16
\u_Datapath|u_Data_Memory|w_Memory~8973\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8973_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8962_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~8972_combout\)) # (!\u_Datapath|u_Data_Memory|w_Memory~8962_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~8941_combout\))))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8962_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~8972_combout\,
	datab => \u_Datapath|u_ALU|Add0~95_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~8962_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8941_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8973_combout\);

-- Location: LCCOMB_X12_Y12_N26
\u_Datapath|u_Data_Memory|w_Memory~9743\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9743_combout\ = (!\u_Datapath|u_ALU|Add0~105_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~8973_combout\ & !\u_Datapath|u_ALU|Add0~103_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_Datapath|u_ALU|Add0~105_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~8973_combout\,
	datad => \u_Datapath|u_ALU|Add0~103_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9743_combout\);

-- Location: LCCOMB_X19_Y12_N0
\u_Datapath|u_ALU|Add0~164\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_ALU|Add0~164_combout\ = (\u_Datapath|u_Register_File|Mux47~1_combout\ & ((\u_Datapath|u_PC|w_Q\(4)) # ((\u_Datapath|u_PC|w_Q\(3) & \u_Datapath|u_PC|w_Q\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_PC|w_Q\(4),
	datab => \u_Datapath|u_PC|w_Q\(3),
	datac => \u_Datapath|u_PC|w_Q\(2),
	datad => \u_Datapath|u_Register_File|Mux47~1_combout\,
	combout => \u_Datapath|u_ALU|Add0~164_combout\);

-- Location: LCCOMB_X19_Y14_N0
\u_Datapath|u_ALU|Add0~123\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_ALU|Add0~123_combout\ = ((\u_Datapath|u_Register_File|w_Register_File[0][16]~q\ $ (\u_Datapath|u_ALU|Add0~164_combout\ $ (!\u_Datapath|u_ALU|Add0~122\)))) # (GND)
-- \u_Datapath|u_ALU|Add0~124\ = CARRY((\u_Datapath|u_Register_File|w_Register_File[0][16]~q\ & ((\u_Datapath|u_ALU|Add0~164_combout\) # (!\u_Datapath|u_ALU|Add0~122\))) # (!\u_Datapath|u_Register_File|w_Register_File[0][16]~q\ & 
-- (\u_Datapath|u_ALU|Add0~164_combout\ & !\u_Datapath|u_ALU|Add0~122\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Register_File|w_Register_File[0][16]~q\,
	datab => \u_Datapath|u_ALU|Add0~164_combout\,
	datad => VCC,
	cin => \u_Datapath|u_ALU|Add0~122\,
	combout => \u_Datapath|u_ALU|Add0~123_combout\,
	cout => \u_Datapath|u_ALU|Add0~124\);

-- Location: LCCOMB_X19_Y16_N10
\u_Datapath|u_Mux_Register_File|o_DOUT[16]~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Mux_Register_File|o_DOUT[16]~18_combout\ = (\u_Control|Equal4~0_combout\ & (((\u_Datapath|u_ALU|Add0~123_combout\)))) # (!\u_Control|Equal4~0_combout\ & (!\u_Datapath|u_Data_Memory|w_Memory~8343_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~9015_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~8343_combout\,
	datab => \u_Control|Equal4~0_combout\,
	datac => \u_Datapath|u_ALU|Add0~123_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9015_combout\,
	combout => \u_Datapath|u_Mux_Register_File|o_DOUT[16]~18_combout\);

-- Location: FF_X19_Y16_N11
\u_Datapath|u_Register_File|w_Register_File[0][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Mux_Register_File|o_DOUT[16]~18_combout\,
	clrn => \ALT_INV_i_Rst~inputclkctrl_outclk\,
	ena => \u_Datapath|u_Register_File|w_Register_File[0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Register_File|w_Register_File[0][16]~q\);

-- Location: FF_X20_Y16_N21
\u_Datapath|u_Register_File|w_Register_File[9][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Mux_Register_File|o_DOUT[16]~18_combout\,
	clrn => \ALT_INV_i_Rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \u_Datapath|u_Register_File|w_Register_File[9][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Register_File|w_Register_File[9][16]~q\);

-- Location: LCCOMB_X19_Y16_N20
\u_Datapath|u_Register_File|w_Register_File[8][16]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Register_File|w_Register_File[8][16]~feeder_combout\ = \u_Datapath|u_Mux_Register_File|o_DOUT[16]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Mux_Register_File|o_DOUT[16]~18_combout\,
	combout => \u_Datapath|u_Register_File|w_Register_File[8][16]~feeder_combout\);

-- Location: FF_X19_Y16_N21
\u_Datapath|u_Register_File|w_Register_File[8][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Register_File|w_Register_File[8][16]~feeder_combout\,
	clrn => \ALT_INV_i_Rst~inputclkctrl_outclk\,
	ena => \u_Datapath|u_Register_File|w_Register_File[8][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Register_File|w_Register_File[8][16]~q\);

-- Location: LCCOMB_X20_Y16_N20
\u_Datapath|u_Register_File|Mux47~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Register_File|Mux47~0_combout\ = (\u_Datapath|u_PC|w_Q\(4) & (((\u_Datapath|u_Register_File|w_Register_File[8][16]~q\)))) # (!\u_Datapath|u_PC|w_Q\(4) & ((\u_Datapath|u_PC|w_Q\(3) & ((\u_Datapath|u_Register_File|w_Register_File[8][16]~q\))) 
-- # (!\u_Datapath|u_PC|w_Q\(3) & (\u_Datapath|u_Register_File|w_Register_File[9][16]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_PC|w_Q\(4),
	datab => \u_Datapath|u_PC|w_Q\(3),
	datac => \u_Datapath|u_Register_File|w_Register_File[9][16]~q\,
	datad => \u_Datapath|u_Register_File|w_Register_File[8][16]~q\,
	combout => \u_Datapath|u_Register_File|Mux47~0_combout\);

-- Location: LCCOMB_X19_Y12_N2
\u_Datapath|u_Register_File|Mux47~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Register_File|Mux47~1_combout\ = (\u_Datapath|u_Register_File|w_Register_File[0][0]~0_combout\ & (!\u_Datapath|u_Mux_ALU_B|o_DOUT[1]~0_combout\ & (\u_Datapath|u_Register_File|w_Register_File[0][16]~q\))) # 
-- (!\u_Datapath|u_Register_File|w_Register_File[0][0]~0_combout\ & (((\u_Datapath|u_Register_File|Mux47~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Mux_ALU_B|o_DOUT[1]~0_combout\,
	datab => \u_Datapath|u_Register_File|w_Register_File[0][16]~q\,
	datac => \u_Datapath|u_Register_File|w_Register_File[0][0]~0_combout\,
	datad => \u_Datapath|u_Register_File|Mux47~0_combout\,
	combout => \u_Datapath|u_Register_File|Mux47~1_combout\);

-- Location: LCCOMB_X14_Y19_N22
\u_Datapath|u_Data_Memory|w_Memory~1017feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1017feeder_combout\ = \u_Datapath|u_Register_File|Mux47~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux47~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1017feeder_combout\);

-- Location: FF_X14_Y19_N23
\u_Datapath|u_Data_Memory|w_Memory~1017\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1017feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9691_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1017_q\);

-- Location: FF_X17_Y19_N19
\u_Datapath|u_Data_Memory|w_Memory~761\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux47~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9675_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~761_q\);

-- Location: LCCOMB_X16_Y17_N0
\u_Datapath|u_Data_Memory|w_Memory~889feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~889feeder_combout\ = \u_Datapath|u_Register_File|Mux47~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux47~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~889feeder_combout\);

-- Location: FF_X16_Y17_N1
\u_Datapath|u_Data_Memory|w_Memory~889\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~889feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9679_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~889_q\);

-- Location: FF_X19_Y19_N27
\u_Datapath|u_Data_Memory|w_Memory~633\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux47~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9685_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~633_q\);

-- Location: LCCOMB_X19_Y19_N26
\u_Datapath|u_Data_Memory|w_Memory~8984\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8984_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & (((\u_Datapath|u_ALU|Add0~97_combout\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_ALU|Add0~97_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~889_q\)) 
-- # (!\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~633_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~95_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~889_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~633_q\,
	datad => \u_Datapath|u_ALU|Add0~97_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8984_combout\);

-- Location: LCCOMB_X17_Y19_N18
\u_Datapath|u_Data_Memory|w_Memory~8985\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8985_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8984_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~1017_q\)) # (!\u_Datapath|u_Data_Memory|w_Memory~8984_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~761_q\))))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8984_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~95_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1017_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~761_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8984_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8985_combout\);

-- Location: LCCOMB_X14_Y21_N14
\u_Datapath|u_Data_Memory|w_Memory~697feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~697feeder_combout\ = \u_Datapath|u_Register_File|Mux47~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux47~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~697feeder_combout\);

-- Location: FF_X14_Y21_N15
\u_Datapath|u_Data_Memory|w_Memory~697\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~697feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9676_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~697_q\);

-- Location: FF_X22_Y19_N23
\u_Datapath|u_Data_Memory|w_Memory~953\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux47~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9692_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~953_q\);

-- Location: FF_X22_Y19_N1
\u_Datapath|u_Data_Memory|w_Memory~569\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux47~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9688_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~569_q\);

-- Location: LCCOMB_X17_Y17_N6
\u_Datapath|u_Data_Memory|w_Memory~825feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~825feeder_combout\ = \u_Datapath|u_Register_File|Mux47~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux47~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~825feeder_combout\);

-- Location: FF_X17_Y17_N7
\u_Datapath|u_Data_Memory|w_Memory~825\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~825feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9682_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~825_q\);

-- Location: LCCOMB_X22_Y19_N0
\u_Datapath|u_Data_Memory|w_Memory~8988\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8988_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & (\u_Datapath|u_ALU|Add0~97_combout\)) # (!\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~825_q\))) # 
-- (!\u_Datapath|u_ALU|Add0~97_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~569_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~95_combout\,
	datab => \u_Datapath|u_ALU|Add0~97_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~569_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~825_q\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8988_combout\);

-- Location: LCCOMB_X22_Y19_N22
\u_Datapath|u_Data_Memory|w_Memory~8989\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8989_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8988_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~953_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8988_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~697_q\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8988_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~95_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~697_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~953_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8988_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8989_combout\);

-- Location: FF_X20_Y20_N23
\u_Datapath|u_Data_Memory|w_Memory~985\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux47~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9690_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~985_q\);

-- Location: FF_X20_Y20_N29
\u_Datapath|u_Data_Memory|w_Memory~601\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux47~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9687_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~601_q\);

-- Location: LCCOMB_X20_Y20_N28
\u_Datapath|u_Data_Memory|w_Memory~8986\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8986_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~729_q\) # ((\u_Datapath|u_ALU|Add0~97_combout\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~601_q\ & !\u_Datapath|u_ALU|Add0~97_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~729_q\,
	datab => \u_Datapath|u_ALU|Add0~95_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~601_q\,
	datad => \u_Datapath|u_ALU|Add0~97_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8986_combout\);

-- Location: LCCOMB_X20_Y20_N22
\u_Datapath|u_Data_Memory|w_Memory~8987\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8987_combout\ = (\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8986_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~985_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8986_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~857_q\)))) # (!\u_Datapath|u_ALU|Add0~97_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8986_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~857_q\,
	datab => \u_Datapath|u_ALU|Add0~97_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~985_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8986_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8987_combout\);

-- Location: LCCOMB_X17_Y16_N0
\u_Datapath|u_Data_Memory|w_Memory~8990\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8990_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_ALU|Add0~93_combout\) # ((\u_Datapath|u_Data_Memory|w_Memory~8987_combout\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & 
-- (!\u_Datapath|u_ALU|Add0~93_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~8989_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_ALU|Add0~93_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~8989_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8987_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8990_combout\);

-- Location: LCCOMB_X17_Y16_N14
\u_Datapath|u_Data_Memory|w_Memory~8993\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8993_combout\ = (\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8990_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~8992_combout\)) # (!\u_Datapath|u_Data_Memory|w_Memory~8990_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~8985_combout\))))) # (!\u_Datapath|u_ALU|Add0~93_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8990_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~8992_combout\,
	datab => \u_Datapath|u_ALU|Add0~93_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~8985_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8990_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8993_combout\);

-- Location: FF_X13_Y18_N29
\u_Datapath|u_Data_Memory|w_Memory~345\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux47~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9695_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~345_q\);

-- Location: FF_X12_Y18_N9
\u_Datapath|u_Data_Memory|w_Memory~89\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux47~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9705_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~89_q\);

-- Location: LCCOMB_X12_Y18_N8
\u_Datapath|u_Data_Memory|w_Memory~8994\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8994_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~217_q\) # ((\u_Datapath|u_ALU|Add0~97_combout\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~89_q\ & !\u_Datapath|u_ALU|Add0~97_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~217_q\,
	datab => \u_Datapath|u_ALU|Add0~95_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~89_q\,
	datad => \u_Datapath|u_ALU|Add0~97_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8994_combout\);

-- Location: LCCOMB_X13_Y18_N28
\u_Datapath|u_Data_Memory|w_Memory~8995\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8995_combout\ = (\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8994_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~473_q\)) # (!\u_Datapath|u_Data_Memory|w_Memory~8994_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~345_q\))))) # (!\u_Datapath|u_ALU|Add0~97_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8994_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~473_q\,
	datab => \u_Datapath|u_ALU|Add0~97_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~345_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8994_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8995_combout\);

-- Location: LCCOMB_X19_Y22_N6
\u_Datapath|u_Data_Memory|w_Memory~249feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~249feeder_combout\ = \u_Datapath|u_Register_File|Mux47~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux47~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~249feeder_combout\);

-- Location: FF_X19_Y22_N7
\u_Datapath|u_Data_Memory|w_Memory~249\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~249feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9700_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~249_q\);

-- Location: FF_X17_Y16_N27
\u_Datapath|u_Data_Memory|w_Memory~505\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux47~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9709_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~505_q\);

-- Location: LCCOMB_X17_Y16_N26
\u_Datapath|u_Data_Memory|w_Memory~8997\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8997_combout\ = (\u_Datapath|u_Data_Memory|w_Memory~8996_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~505_q\) # (!\u_Datapath|u_ALU|Add0~95_combout\)))) # (!\u_Datapath|u_Data_Memory|w_Memory~8996_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~249_q\ & ((\u_Datapath|u_ALU|Add0~95_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~8996_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~249_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~505_q\,
	datad => \u_Datapath|u_ALU|Add0~95_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8997_combout\);

-- Location: FF_X12_Y17_N31
\u_Datapath|u_Data_Memory|w_Memory~441\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux47~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9710_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~441_q\);

-- Location: FF_X12_Y17_N25
\u_Datapath|u_Data_Memory|w_Memory~57\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux47~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9706_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~57_q\);

-- Location: LCCOMB_X12_Y17_N24
\u_Datapath|u_Data_Memory|w_Memory~8998\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8998_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & (((\u_Datapath|u_ALU|Add0~97_combout\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_ALU|Add0~97_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~313_q\)) 
-- # (!\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~57_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~313_q\,
	datab => \u_Datapath|u_ALU|Add0~95_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~57_q\,
	datad => \u_Datapath|u_ALU|Add0~97_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8998_combout\);

-- Location: LCCOMB_X12_Y17_N30
\u_Datapath|u_Data_Memory|w_Memory~8999\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8999_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8998_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~441_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8998_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~185_q\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8998_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~185_q\,
	datab => \u_Datapath|u_ALU|Add0~95_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~441_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8998_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8999_combout\);

-- Location: LCCOMB_X17_Y16_N28
\u_Datapath|u_Data_Memory|w_Memory~9000\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9000_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & (\u_Datapath|u_ALU|Add0~93_combout\)) # (!\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_ALU|Add0~93_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~8997_combout\)) # (!\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8999_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_ALU|Add0~93_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~8997_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8999_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9000_combout\);

-- Location: LCCOMB_X17_Y16_N22
\u_Datapath|u_Data_Memory|w_Memory~9003\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9003_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9000_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~9002_combout\)) # (!\u_Datapath|u_Data_Memory|w_Memory~9000_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~8995_combout\))))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9000_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~9002_combout\,
	datab => \u_Datapath|u_ALU|Add0~91_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~8995_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9000_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9003_combout\);

-- Location: LCCOMB_X19_Y16_N22
\u_Datapath|u_Data_Memory|w_Memory~9004\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9004_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_ALU|Add0~101_combout\) # ((\u_Datapath|u_Data_Memory|w_Memory~8993_combout\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & 
-- (!\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9003_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~99_combout\,
	datab => \u_Datapath|u_ALU|Add0~101_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~8993_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9003_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9004_combout\);

-- Location: FF_X14_Y12_N25
\u_Datapath|u_Data_Memory|w_Memory~1433\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux47~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9653_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1433_q\);

-- Location: FF_X13_Y15_N31
\u_Datapath|u_Data_Memory|w_Memory~1177\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux47~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9665_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1177_q\);

-- Location: LCCOMB_X13_Y15_N30
\u_Datapath|u_Data_Memory|w_Memory~8981\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8981_combout\ = (\u_Datapath|u_ALU|Add0~97_combout\ & (((\u_Datapath|u_ALU|Add0~95_combout\)))) # (!\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_ALU|Add0~95_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1305_q\)) # (!\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1177_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1305_q\,
	datab => \u_Datapath|u_ALU|Add0~97_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1177_q\,
	datad => \u_Datapath|u_ALU|Add0~95_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8981_combout\);

-- Location: LCCOMB_X14_Y12_N24
\u_Datapath|u_Data_Memory|w_Memory~8982\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8982_combout\ = (\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8981_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~1561_q\)) # (!\u_Datapath|u_Data_Memory|w_Memory~8981_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~1433_q\))))) # (!\u_Datapath|u_ALU|Add0~97_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8981_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1561_q\,
	datab => \u_Datapath|u_ALU|Add0~97_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1433_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8981_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8982_combout\);

-- Location: FF_X18_Y17_N21
\u_Datapath|u_Data_Memory|w_Memory~1497\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux47~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9666_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1497_q\);

-- Location: FF_X18_Y17_N3
\u_Datapath|u_Data_Memory|w_Memory~1113\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux47~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9663_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1113_q\);

-- Location: LCCOMB_X18_Y17_N2
\u_Datapath|u_Data_Memory|w_Memory~8974\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8974_combout\ = (\u_Datapath|u_ALU|Add0~97_combout\ & (((\u_Datapath|u_ALU|Add0~95_combout\)))) # (!\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_ALU|Add0~95_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1241_q\)) # (!\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1113_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1241_q\,
	datab => \u_Datapath|u_ALU|Add0~97_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1113_q\,
	datad => \u_Datapath|u_ALU|Add0~95_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8974_combout\);

-- Location: LCCOMB_X18_Y17_N20
\u_Datapath|u_Data_Memory|w_Memory~8975\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8975_combout\ = (\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8974_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1497_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8974_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1369_q\)))) # (!\u_Datapath|u_ALU|Add0~97_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8974_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1369_q\,
	datab => \u_Datapath|u_ALU|Add0~97_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1497_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8974_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8975_combout\);

-- Location: LCCOMB_X24_Y10_N0
\u_Datapath|u_Data_Memory|w_Memory~1209feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1209feeder_combout\ = \u_Datapath|u_Register_File|Mux47~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux47~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1209feeder_combout\);

-- Location: FF_X24_Y10_N1
\u_Datapath|u_Data_Memory|w_Memory~1209\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1209feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9658_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1209_q\);

-- Location: FF_X20_Y13_N9
\u_Datapath|u_Data_Memory|w_Memory~1465\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux47~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9668_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1465_q\);

-- Location: LCCOMB_X20_Y13_N8
\u_Datapath|u_Data_Memory|w_Memory~8979\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8979_combout\ = (\u_Datapath|u_Data_Memory|w_Memory~8978_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~1465_q\) # (!\u_Datapath|u_ALU|Add0~95_combout\)))) # (!\u_Datapath|u_Data_Memory|w_Memory~8978_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1209_q\ & ((\u_Datapath|u_ALU|Add0~95_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~8978_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1209_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1465_q\,
	datad => \u_Datapath|u_ALU|Add0~95_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8979_combout\);

-- Location: LCCOMB_X22_Y22_N14
\u_Datapath|u_Data_Memory|w_Memory~1529feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1529feeder_combout\ = \u_Datapath|u_Register_File|Mux47~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux47~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1529feeder_combout\);

-- Location: FF_X22_Y22_N15
\u_Datapath|u_Data_Memory|w_Memory~1529\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1529feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9667_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1529_q\);

-- Location: LCCOMB_X24_Y22_N4
\u_Datapath|u_Data_Memory|w_Memory~1401feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1401feeder_combout\ = \u_Datapath|u_Register_File|Mux47~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux47~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1401feeder_combout\);

-- Location: FF_X24_Y22_N5
\u_Datapath|u_Data_Memory|w_Memory~1401\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1401feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9648_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1401_q\);

-- Location: LCCOMB_X21_Y22_N18
\u_Datapath|u_Data_Memory|w_Memory~8976\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8976_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & (((\u_Datapath|u_ALU|Add0~97_combout\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_ALU|Add0~97_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~1401_q\))) # (!\u_Datapath|u_ALU|Add0~97_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~1145_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1145_q\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1401_q\,
	datac => \u_Datapath|u_ALU|Add0~95_combout\,
	datad => \u_Datapath|u_ALU|Add0~97_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8976_combout\);

-- Location: LCCOMB_X21_Y22_N20
\u_Datapath|u_Data_Memory|w_Memory~8977\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8977_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8976_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1529_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~8976_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1273_q\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8976_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1273_q\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1529_q\,
	datac => \u_Datapath|u_ALU|Add0~95_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8976_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8977_combout\);

-- Location: LCCOMB_X20_Y19_N26
\u_Datapath|u_Data_Memory|w_Memory~8980\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8980_combout\ = (\u_Datapath|u_ALU|Add0~93_combout\ & (((\u_Datapath|u_ALU|Add0~91_combout\) # (\u_Datapath|u_Data_Memory|w_Memory~8977_combout\)))) # (!\u_Datapath|u_ALU|Add0~93_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~8979_combout\ & (!\u_Datapath|u_ALU|Add0~91_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~93_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~8979_combout\,
	datac => \u_Datapath|u_ALU|Add0~91_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8977_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8980_combout\);

-- Location: LCCOMB_X19_Y16_N0
\u_Datapath|u_Data_Memory|w_Memory~8983\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~8983_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~8980_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~8982_combout\)) # (!\u_Datapath|u_Data_Memory|w_Memory~8980_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~8975_combout\))))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~8980_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~8982_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~8975_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8980_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~8983_combout\);

-- Location: LCCOMB_X19_Y16_N28
\u_Datapath|u_Data_Memory|w_Memory~9015\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9015_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9004_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~9014_combout\)) # (!\u_Datapath|u_Data_Memory|w_Memory~9004_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~8983_combout\))))) # (!\u_Datapath|u_ALU|Add0~101_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9004_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~9014_combout\,
	datab => \u_Datapath|u_ALU|Add0~101_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9004_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~8983_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9015_combout\);

-- Location: LCCOMB_X21_Y18_N16
\u_Datapath|u_Data_Memory|w_Memory~9744\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9744_combout\ = (!\u_Datapath|u_ALU|Add0~105_combout\ & (!\u_Datapath|u_ALU|Add0~103_combout\ & \u_Datapath|u_Data_Memory|w_Memory~9015_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~105_combout\,
	datab => \u_Datapath|u_ALU|Add0~103_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9015_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9744_combout\);

-- Location: LCCOMB_X19_Y14_N2
\u_Datapath|u_ALU|Add0~125\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_ALU|Add0~125_combout\ = (\u_Datapath|u_ALU|Add0~165_combout\ & ((\u_Datapath|u_Register_File|w_Register_File[0][17]~q\ & (\u_Datapath|u_ALU|Add0~124\ & VCC)) # (!\u_Datapath|u_Register_File|w_Register_File[0][17]~q\ & 
-- (!\u_Datapath|u_ALU|Add0~124\)))) # (!\u_Datapath|u_ALU|Add0~165_combout\ & ((\u_Datapath|u_Register_File|w_Register_File[0][17]~q\ & (!\u_Datapath|u_ALU|Add0~124\)) # (!\u_Datapath|u_Register_File|w_Register_File[0][17]~q\ & 
-- ((\u_Datapath|u_ALU|Add0~124\) # (GND)))))
-- \u_Datapath|u_ALU|Add0~126\ = CARRY((\u_Datapath|u_ALU|Add0~165_combout\ & (!\u_Datapath|u_Register_File|w_Register_File[0][17]~q\ & !\u_Datapath|u_ALU|Add0~124\)) # (!\u_Datapath|u_ALU|Add0~165_combout\ & ((!\u_Datapath|u_ALU|Add0~124\) # 
-- (!\u_Datapath|u_Register_File|w_Register_File[0][17]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~165_combout\,
	datab => \u_Datapath|u_Register_File|w_Register_File[0][17]~q\,
	datad => VCC,
	cin => \u_Datapath|u_ALU|Add0~124\,
	combout => \u_Datapath|u_ALU|Add0~125_combout\,
	cout => \u_Datapath|u_ALU|Add0~126\);

-- Location: LCCOMB_X22_Y15_N24
\u_Datapath|u_Mux_Register_File|o_DOUT[17]~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Mux_Register_File|o_DOUT[17]~19_combout\ = (\u_Control|Equal4~0_combout\ & (((\u_Datapath|u_ALU|Add0~125_combout\)))) # (!\u_Control|Equal4~0_combout\ & (!\u_Datapath|u_Data_Memory|w_Memory~8343_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~9057_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~8343_combout\,
	datab => \u_Datapath|u_ALU|Add0~125_combout\,
	datac => \u_Control|Equal4~0_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9057_combout\,
	combout => \u_Datapath|u_Mux_Register_File|o_DOUT[17]~19_combout\);

-- Location: FF_X19_Y14_N3
\u_Datapath|u_Register_File|w_Register_File[0][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Mux_Register_File|o_DOUT[17]~19_combout\,
	clrn => \ALT_INV_i_Rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \u_Datapath|u_Register_File|w_Register_File[0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Register_File|w_Register_File[0][17]~q\);

-- Location: FF_X22_Y15_N25
\u_Datapath|u_Register_File|w_Register_File[8][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Mux_Register_File|o_DOUT[17]~19_combout\,
	clrn => \ALT_INV_i_Rst~inputclkctrl_outclk\,
	ena => \u_Datapath|u_Register_File|w_Register_File[8][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Register_File|w_Register_File[8][17]~q\);

-- Location: FF_X22_Y15_N31
\u_Datapath|u_Register_File|w_Register_File[9][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Mux_Register_File|o_DOUT[17]~19_combout\,
	clrn => \ALT_INV_i_Rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \u_Datapath|u_Register_File|w_Register_File[9][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Register_File|w_Register_File[9][17]~q\);

-- Location: LCCOMB_X22_Y15_N30
\u_Datapath|u_Register_File|Mux46~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Register_File|Mux46~0_combout\ = (\u_Datapath|u_PC|w_Q\(3) & (\u_Datapath|u_Register_File|w_Register_File[8][17]~q\)) # (!\u_Datapath|u_PC|w_Q\(3) & ((\u_Datapath|u_PC|w_Q\(4) & (\u_Datapath|u_Register_File|w_Register_File[8][17]~q\)) # 
-- (!\u_Datapath|u_PC|w_Q\(4) & ((\u_Datapath|u_Register_File|w_Register_File[9][17]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_PC|w_Q\(3),
	datab => \u_Datapath|u_Register_File|w_Register_File[8][17]~q\,
	datac => \u_Datapath|u_Register_File|w_Register_File[9][17]~q\,
	datad => \u_Datapath|u_PC|w_Q\(4),
	combout => \u_Datapath|u_Register_File|Mux46~0_combout\);

-- Location: LCCOMB_X19_Y12_N16
\u_Datapath|u_Register_File|Mux46~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Register_File|Mux46~1_combout\ = (\u_Datapath|u_Register_File|w_Register_File[0][0]~0_combout\ & (!\u_Datapath|u_Mux_ALU_B|o_DOUT[1]~0_combout\ & (\u_Datapath|u_Register_File|w_Register_File[0][17]~q\))) # 
-- (!\u_Datapath|u_Register_File|w_Register_File[0][0]~0_combout\ & (((\u_Datapath|u_Register_File|Mux46~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Mux_ALU_B|o_DOUT[1]~0_combout\,
	datab => \u_Datapath|u_Register_File|w_Register_File[0][17]~q\,
	datac => \u_Datapath|u_Register_File|w_Register_File[0][0]~0_combout\,
	datad => \u_Datapath|u_Register_File|Mux46~0_combout\,
	combout => \u_Datapath|u_Register_File|Mux46~1_combout\);

-- Location: LCCOMB_X18_Y9_N16
\u_Datapath|u_Data_Memory|w_Memory~666feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~666feeder_combout\ = \u_Datapath|u_Register_File|Mux46~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux46~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~666feeder_combout\);

-- Location: FF_X18_Y9_N17
\u_Datapath|u_Data_Memory|w_Memory~666\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~666feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9689_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~666_q\);

-- Location: FF_X23_Y15_N11
\u_Datapath|u_Data_Memory|w_Memory~1690\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux46~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9723_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1690_q\);

-- Location: LCCOMB_X27_Y15_N30
\u_Datapath|u_Data_Memory|w_Memory~1178feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1178feeder_combout\ = \u_Datapath|u_Register_File|Mux46~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux46~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1178feeder_combout\);

-- Location: FF_X27_Y15_N31
\u_Datapath|u_Data_Memory|w_Memory~1178\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1178feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9665_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1178_q\);

-- Location: FF_X23_Y15_N5
\u_Datapath|u_Data_Memory|w_Memory~154\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux46~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9707_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~154_q\);

-- Location: LCCOMB_X23_Y15_N4
\u_Datapath|u_Data_Memory|w_Memory~9043\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9043_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_ALU|Add0~101_combout\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_ALU|Add0~101_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1178_q\)) # (!\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~154_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~99_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1178_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~154_q\,
	datad => \u_Datapath|u_ALU|Add0~101_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9043_combout\);

-- Location: LCCOMB_X23_Y15_N10
\u_Datapath|u_Data_Memory|w_Memory~9044\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9044_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9043_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1690_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9043_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~666_q\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9043_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~99_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~666_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1690_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9043_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9044_combout\);

-- Location: LCCOMB_X22_Y9_N26
\u_Datapath|u_Data_Memory|w_Memory~602feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~602feeder_combout\ = \u_Datapath|u_Register_File|Mux46~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux46~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~602feeder_combout\);

-- Location: FF_X22_Y9_N27
\u_Datapath|u_Data_Memory|w_Memory~602\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~602feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9687_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~602_q\);

-- Location: LCCOMB_X20_Y10_N24
\u_Datapath|u_Data_Memory|w_Memory~1114feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1114feeder_combout\ = \u_Datapath|u_Register_File|Mux46~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux46~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1114feeder_combout\);

-- Location: FF_X20_Y10_N25
\u_Datapath|u_Data_Memory|w_Memory~1114\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1114feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9663_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1114_q\);

-- Location: FF_X19_Y9_N5
\u_Datapath|u_Data_Memory|w_Memory~90\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux46~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9705_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~90_q\);

-- Location: LCCOMB_X19_Y9_N4
\u_Datapath|u_Data_Memory|w_Memory~9036\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9036_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_ALU|Add0~101_combout\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_ALU|Add0~101_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1114_q\)) # (!\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~90_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~99_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1114_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~90_q\,
	datad => \u_Datapath|u_ALU|Add0~101_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9036_combout\);

-- Location: LCCOMB_X19_Y11_N6
\u_Datapath|u_Data_Memory|w_Memory~9037\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9037_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9036_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~1626_q\)) # (!\u_Datapath|u_Data_Memory|w_Memory~9036_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~602_q\))))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9036_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1626_q\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~602_q\,
	datac => \u_Datapath|u_ALU|Add0~99_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9036_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9037_combout\);

-- Location: FF_X18_Y12_N21
\u_Datapath|u_Data_Memory|w_Memory~122\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux46~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9704_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~122_q\);

-- Location: FF_X18_Y12_N3
\u_Datapath|u_Data_Memory|w_Memory~634\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux46~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9685_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~634_q\);

-- Location: LCCOMB_X18_Y12_N2
\u_Datapath|u_Data_Memory|w_Memory~9038\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9038_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_ALU|Add0~101_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~1658_q\)) # (!\u_Datapath|u_ALU|Add0~101_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~634_q\))))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_ALU|Add0~101_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1658_q\,
	datab => \u_Datapath|u_ALU|Add0~99_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~634_q\,
	datad => \u_Datapath|u_ALU|Add0~101_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9038_combout\);

-- Location: LCCOMB_X18_Y12_N20
\u_Datapath|u_Data_Memory|w_Memory~9039\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9039_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9038_combout\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9038_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1146_q\)) # (!\u_Datapath|u_Data_Memory|w_Memory~9038_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~122_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1146_q\,
	datab => \u_Datapath|u_ALU|Add0~99_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~122_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9038_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9039_combout\);

-- Location: LCCOMB_X21_Y11_N30
\u_Datapath|u_Data_Memory|w_Memory~1082feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1082feeder_combout\ = \u_Datapath|u_Register_File|Mux46~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux46~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1082feeder_combout\);

-- Location: FF_X21_Y11_N31
\u_Datapath|u_Data_Memory|w_Memory~1082\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1082feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9664_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1082_q\);

-- Location: FF_X21_Y13_N15
\u_Datapath|u_Data_Memory|w_Memory~58\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux46~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9706_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~58_q\);

-- Location: FF_X20_Y12_N15
\u_Datapath|u_Data_Memory|w_Memory~1594\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux46~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9722_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1594_q\);

-- Location: FF_X21_Y13_N13
\u_Datapath|u_Data_Memory|w_Memory~570\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux46~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9688_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~570_q\);

-- Location: LCCOMB_X21_Y13_N12
\u_Datapath|u_Data_Memory|w_Memory~9040\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9040_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_ALU|Add0~101_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~1594_q\)) # (!\u_Datapath|u_ALU|Add0~101_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~570_q\))))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_ALU|Add0~101_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~99_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1594_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~570_q\,
	datad => \u_Datapath|u_ALU|Add0~101_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9040_combout\);

-- Location: LCCOMB_X21_Y13_N14
\u_Datapath|u_Data_Memory|w_Memory~9041\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9041_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9040_combout\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9040_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1082_q\)) # (!\u_Datapath|u_Data_Memory|w_Memory~9040_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~58_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~99_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1082_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~58_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9040_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9041_combout\);

-- Location: LCCOMB_X22_Y15_N0
\u_Datapath|u_Data_Memory|w_Memory~9042\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9042_combout\ = (\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_ALU|Add0~91_combout\) # ((\u_Datapath|u_Data_Memory|w_Memory~9039_combout\)))) # (!\u_Datapath|u_ALU|Add0~93_combout\ & 
-- (!\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9041_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~93_combout\,
	datab => \u_Datapath|u_ALU|Add0~91_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9039_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9041_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9042_combout\);

-- Location: LCCOMB_X22_Y15_N14
\u_Datapath|u_Data_Memory|w_Memory~9045\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9045_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9042_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~9044_combout\)) # (!\u_Datapath|u_Data_Memory|w_Memory~9042_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~9037_combout\))))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9042_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~9044_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9037_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9042_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9045_combout\);

-- Location: LCCOMB_X21_Y16_N14
\u_Datapath|u_Data_Memory|w_Memory~1274feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1274feeder_combout\ = \u_Datapath|u_Register_File|Mux46~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux46~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1274feeder_combout\);

-- Location: FF_X21_Y16_N15
\u_Datapath|u_Data_Memory|w_Memory~1274\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1274feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9657_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1274_q\);

-- Location: LCCOMB_X17_Y19_N24
\u_Datapath|u_Data_Memory|w_Memory~762feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~762feeder_combout\ = \u_Datapath|u_Register_File|Mux46~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux46~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~762feeder_combout\);

-- Location: FF_X17_Y19_N25
\u_Datapath|u_Data_Memory|w_Memory~762\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~762feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9675_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~762_q\);

-- Location: FF_X23_Y19_N27
\u_Datapath|u_Data_Memory|w_Memory~250\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux46~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9700_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~250_q\);

-- Location: LCCOMB_X23_Y19_N26
\u_Datapath|u_Data_Memory|w_Memory~9026\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9026_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & (((\u_Datapath|u_ALU|Add0~99_combout\)))) # (!\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_ALU|Add0~99_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~762_q\)) # (!\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~250_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~101_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~762_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~250_q\,
	datad => \u_Datapath|u_ALU|Add0~99_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9026_combout\);

-- Location: LCCOMB_X22_Y16_N20
\u_Datapath|u_Data_Memory|w_Memory~9027\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9027_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9026_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~1786_q\)) # (!\u_Datapath|u_Data_Memory|w_Memory~9026_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~1274_q\))))) # (!\u_Datapath|u_ALU|Add0~101_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9026_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1786_q\,
	datab => \u_Datapath|u_ALU|Add0~101_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1274_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9026_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9027_combout\);

-- Location: LCCOMB_X14_Y10_N26
\u_Datapath|u_Data_Memory|w_Memory~794feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~794feeder_combout\ = \u_Datapath|u_Register_File|Mux46~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux46~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~794feeder_combout\);

-- Location: FF_X14_Y10_N27
\u_Datapath|u_Data_Memory|w_Memory~794\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~794feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9677_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~794_q\);

-- Location: FF_X14_Y15_N15
\u_Datapath|u_Data_Memory|w_Memory~1818\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux46~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9715_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1818_q\);

-- Location: FF_X14_Y15_N25
\u_Datapath|u_Data_Memory|w_Memory~282\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux46~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9702_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~282_q\);

-- Location: LCCOMB_X14_Y15_N24
\u_Datapath|u_Data_Memory|w_Memory~9033\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9033_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1306_q\) # ((\u_Datapath|u_ALU|Add0~99_combout\)))) # (!\u_Datapath|u_ALU|Add0~101_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~282_q\ & !\u_Datapath|u_ALU|Add0~99_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1306_q\,
	datab => \u_Datapath|u_ALU|Add0~101_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~282_q\,
	datad => \u_Datapath|u_ALU|Add0~99_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9033_combout\);

-- Location: LCCOMB_X14_Y15_N14
\u_Datapath|u_Data_Memory|w_Memory~9034\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9034_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9033_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1818_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9033_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~794_q\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9033_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~99_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~794_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1818_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9033_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9034_combout\);

-- Location: LCCOMB_X26_Y13_N24
\u_Datapath|u_Data_Memory|w_Memory~1210feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1210feeder_combout\ = \u_Datapath|u_Register_File|Mux46~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux46~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1210feeder_combout\);

-- Location: FF_X26_Y13_N25
\u_Datapath|u_Data_Memory|w_Memory~1210\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1210feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9658_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1210_q\);

-- Location: FF_X26_Y15_N17
\u_Datapath|u_Data_Memory|w_Memory~186\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux46~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9701_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~186_q\);

-- Location: FF_X26_Y15_N19
\u_Datapath|u_Data_Memory|w_Memory~698\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux46~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9676_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~698_q\);

-- Location: LCCOMB_X26_Y15_N18
\u_Datapath|u_Data_Memory|w_Memory~9030\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9030_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1722_q\) # ((!\u_Datapath|u_ALU|Add0~99_combout\)))) # (!\u_Datapath|u_ALU|Add0~101_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~698_q\ & \u_Datapath|u_ALU|Add0~99_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1722_q\,
	datab => \u_Datapath|u_ALU|Add0~101_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~698_q\,
	datad => \u_Datapath|u_ALU|Add0~99_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9030_combout\);

-- Location: LCCOMB_X26_Y15_N16
\u_Datapath|u_Data_Memory|w_Memory~9031\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9031_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9030_combout\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9030_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1210_q\)) # (!\u_Datapath|u_Data_Memory|w_Memory~9030_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~186_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~99_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1210_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~186_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9030_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9031_combout\);

-- Location: LCCOMB_X15_Y20_N0
\u_Datapath|u_Data_Memory|w_Memory~730feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~730feeder_combout\ = \u_Datapath|u_Register_File|Mux46~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux46~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~730feeder_combout\);

-- Location: FF_X15_Y20_N1
\u_Datapath|u_Data_Memory|w_Memory~730\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~730feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9672_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~730_q\);

-- Location: FF_X15_Y18_N11
\u_Datapath|u_Data_Memory|w_Memory~1754\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux46~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9712_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1754_q\);

-- Location: FF_X15_Y18_N13
\u_Datapath|u_Data_Memory|w_Memory~218\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux46~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9699_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~218_q\);

-- Location: LCCOMB_X15_Y18_N12
\u_Datapath|u_Data_Memory|w_Memory~9028\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9028_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_ALU|Add0~101_combout\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_ALU|Add0~101_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1242_q\)) # (!\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~218_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1242_q\,
	datab => \u_Datapath|u_ALU|Add0~99_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~218_q\,
	datad => \u_Datapath|u_ALU|Add0~101_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9028_combout\);

-- Location: LCCOMB_X15_Y18_N10
\u_Datapath|u_Data_Memory|w_Memory~9029\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9029_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9028_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1754_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9028_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~730_q\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9028_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~99_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~730_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1754_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9028_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9029_combout\);

-- Location: LCCOMB_X22_Y15_N20
\u_Datapath|u_Data_Memory|w_Memory~9032\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9032_combout\ = (\u_Datapath|u_ALU|Add0~93_combout\ & (((\u_Datapath|u_ALU|Add0~91_combout\)))) # (!\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_ALU|Add0~91_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~9029_combout\))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~9031_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~93_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~9031_combout\,
	datac => \u_Datapath|u_ALU|Add0~91_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9029_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9032_combout\);

-- Location: LCCOMB_X22_Y15_N10
\u_Datapath|u_Data_Memory|w_Memory~9035\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9035_combout\ = (\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9032_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9034_combout\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9032_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~9027_combout\)))) # (!\u_Datapath|u_ALU|Add0~93_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9032_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~93_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~9027_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9034_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9032_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9035_combout\);

-- Location: LCCOMB_X22_Y15_N8
\u_Datapath|u_Data_Memory|w_Memory~9046\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9046_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_ALU|Add0~97_combout\) # ((\u_Datapath|u_Data_Memory|w_Memory~9035_combout\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & 
-- (!\u_Datapath|u_ALU|Add0~97_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~9045_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~95_combout\,
	datab => \u_Datapath|u_ALU|Add0~97_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9045_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9035_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9046_combout\);

-- Location: FF_X24_Y14_N1
\u_Datapath|u_Data_Memory|w_Memory~2074\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux46~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9727_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~2074_q\);

-- Location: LCCOMB_X23_Y13_N4
\u_Datapath|u_Data_Memory|w_Memory~1050feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1050feeder_combout\ = \u_Datapath|u_Register_File|Mux46~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux46~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1050feeder_combout\);

-- Location: FF_X23_Y13_N5
\u_Datapath|u_Data_Memory|w_Memory~1050\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1050feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9693_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1050_q\);

-- Location: FF_X23_Y13_N23
\u_Datapath|u_Data_Memory|w_Memory~538\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux46~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9711_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~538_q\);

-- Location: LCCOMB_X23_Y13_N22
\u_Datapath|u_Data_Memory|w_Memory~9054\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9054_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & (((\u_Datapath|u_ALU|Add0~99_combout\)))) # (!\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_ALU|Add0~99_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1050_q\)) # (!\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~538_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~101_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1050_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~538_q\,
	datad => \u_Datapath|u_ALU|Add0~99_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9054_combout\);

-- Location: LCCOMB_X24_Y14_N0
\u_Datapath|u_Data_Memory|w_Memory~9055\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9055_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9054_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~2074_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9054_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1562_q\)))) # (!\u_Datapath|u_ALU|Add0~101_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9054_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1562_q\,
	datab => \u_Datapath|u_ALU|Add0~101_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~2074_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9054_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9055_combout\);

-- Location: FF_X22_Y20_N29
\u_Datapath|u_Data_Memory|w_Memory~1498\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux46~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9666_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1498_q\);

-- Location: LCCOMB_X27_Y18_N6
\u_Datapath|u_Data_Memory|w_Memory~986feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~986feeder_combout\ = \u_Datapath|u_Register_File|Mux46~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux46~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~986feeder_combout\);

-- Location: FF_X27_Y18_N7
\u_Datapath|u_Data_Memory|w_Memory~986\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~986feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9690_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~986_q\);

-- Location: FF_X24_Y17_N27
\u_Datapath|u_Data_Memory|w_Memory~474\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux46~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9708_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~474_q\);

-- Location: LCCOMB_X24_Y17_N26
\u_Datapath|u_Data_Memory|w_Memory~9047\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9047_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~986_q\) # ((\u_Datapath|u_ALU|Add0~101_combout\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~474_q\ & !\u_Datapath|u_ALU|Add0~101_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~99_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~986_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~474_q\,
	datad => \u_Datapath|u_ALU|Add0~101_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9047_combout\);

-- Location: LCCOMB_X22_Y20_N28
\u_Datapath|u_Data_Memory|w_Memory~9048\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9048_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9047_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~2010_q\)) # (!\u_Datapath|u_Data_Memory|w_Memory~9047_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~1498_q\))))) # (!\u_Datapath|u_ALU|Add0~101_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9047_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~2010_q\,
	datab => \u_Datapath|u_ALU|Add0~101_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1498_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9047_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9048_combout\);

-- Location: LCCOMB_X19_Y18_N20
\u_Datapath|u_Data_Memory|w_Memory~954feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~954feeder_combout\ = \u_Datapath|u_Register_File|Mux46~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux46~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~954feeder_combout\);

-- Location: FF_X19_Y18_N21
\u_Datapath|u_Data_Memory|w_Memory~954\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~954feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9692_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~954_q\);

-- Location: FF_X23_Y17_N3
\u_Datapath|u_Data_Memory|w_Memory~1978\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux46~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9726_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1978_q\);

-- Location: LCCOMB_X24_Y20_N18
\u_Datapath|u_Data_Memory|w_Memory~1466feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1466feeder_combout\ = \u_Datapath|u_Register_File|Mux46~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux46~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1466feeder_combout\);

-- Location: FF_X24_Y20_N19
\u_Datapath|u_Data_Memory|w_Memory~1466\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1466feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9668_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1466_q\);

-- Location: FF_X23_Y17_N21
\u_Datapath|u_Data_Memory|w_Memory~442\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux46~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9710_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~442_q\);

-- Location: LCCOMB_X23_Y17_N20
\u_Datapath|u_Data_Memory|w_Memory~9051\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9051_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1466_q\) # ((\u_Datapath|u_ALU|Add0~99_combout\)))) # (!\u_Datapath|u_ALU|Add0~101_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~442_q\ & !\u_Datapath|u_ALU|Add0~99_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~101_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1466_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~442_q\,
	datad => \u_Datapath|u_ALU|Add0~99_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9051_combout\);

-- Location: LCCOMB_X23_Y17_N2
\u_Datapath|u_Data_Memory|w_Memory~9052\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9052_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9051_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1978_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9051_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~954_q\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9051_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~99_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~954_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1978_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9051_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9052_combout\);

-- Location: LCCOMB_X17_Y21_N22
\u_Datapath|u_Data_Memory|w_Memory~1018feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1018feeder_combout\ = \u_Datapath|u_Register_File|Mux46~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux46~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1018feeder_combout\);

-- Location: FF_X17_Y21_N23
\u_Datapath|u_Data_Memory|w_Memory~1018\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1018feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9691_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1018_q\);

-- Location: FF_X16_Y21_N27
\u_Datapath|u_Data_Memory|w_Memory~2042\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux46~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9725_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~2042_q\);

-- Location: FF_X15_Y19_N25
\u_Datapath|u_Data_Memory|w_Memory~506\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux46~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9709_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~506_q\);

-- Location: LCCOMB_X15_Y19_N24
\u_Datapath|u_Data_Memory|w_Memory~9049\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9049_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_ALU|Add0~101_combout\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_ALU|Add0~101_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1530_q\)) # (!\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~506_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1530_q\,
	datab => \u_Datapath|u_ALU|Add0~99_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~506_q\,
	datad => \u_Datapath|u_ALU|Add0~101_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9049_combout\);

-- Location: LCCOMB_X16_Y21_N26
\u_Datapath|u_Data_Memory|w_Memory~9050\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9050_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9049_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~2042_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9049_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1018_q\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9049_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~99_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1018_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~2042_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9049_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9050_combout\);

-- Location: LCCOMB_X22_Y15_N6
\u_Datapath|u_Data_Memory|w_Memory~9053\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9053_combout\ = (\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_ALU|Add0~91_combout\) # ((\u_Datapath|u_Data_Memory|w_Memory~9050_combout\)))) # (!\u_Datapath|u_ALU|Add0~93_combout\ & 
-- (!\u_Datapath|u_ALU|Add0~91_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~9052_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~93_combout\,
	datab => \u_Datapath|u_ALU|Add0~91_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9052_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9050_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9053_combout\);

-- Location: LCCOMB_X22_Y15_N28
\u_Datapath|u_Data_Memory|w_Memory~9056\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9056_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9053_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~9055_combout\)) # (!\u_Datapath|u_Data_Memory|w_Memory~9053_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~9048_combout\))))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9053_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~9055_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9048_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9053_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9056_combout\);

-- Location: LCCOMB_X22_Y15_N18
\u_Datapath|u_Data_Memory|w_Memory~9057\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9057_combout\ = (\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9046_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9056_combout\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9046_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~9025_combout\)))) # (!\u_Datapath|u_ALU|Add0~97_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9046_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~9025_combout\,
	datab => \u_Datapath|u_ALU|Add0~97_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9046_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9056_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9057_combout\);

-- Location: LCCOMB_X21_Y16_N2
\u_Datapath|u_Data_Memory|w_Memory~9745\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9745_combout\ = (\u_Datapath|u_Data_Memory|w_Memory~9057_combout\ & (!\u_Datapath|u_ALU|Add0~103_combout\ & !\u_Datapath|u_ALU|Add0~105_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~9057_combout\,
	datab => \u_Datapath|u_ALU|Add0~103_combout\,
	datad => \u_Datapath|u_ALU|Add0~105_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9745_combout\);

-- Location: LCCOMB_X20_Y14_N26
\u_Datapath|u_ALU|Add0~166\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_ALU|Add0~166_combout\ = (\u_Datapath|u_Register_File|Mux45~1_combout\ & ((\u_Datapath|u_PC|w_Q\(4)) # ((\u_Datapath|u_PC|w_Q\(3) & \u_Datapath|u_PC|w_Q\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_PC|w_Q\(3),
	datab => \u_Datapath|u_PC|w_Q\(2),
	datac => \u_Datapath|u_Register_File|Mux45~1_combout\,
	datad => \u_Datapath|u_PC|w_Q\(4),
	combout => \u_Datapath|u_ALU|Add0~166_combout\);

-- Location: LCCOMB_X19_Y14_N4
\u_Datapath|u_ALU|Add0~127\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_ALU|Add0~127_combout\ = ((\u_Datapath|u_Register_File|w_Register_File[0][18]~q\ $ (\u_Datapath|u_ALU|Add0~166_combout\ $ (!\u_Datapath|u_ALU|Add0~126\)))) # (GND)
-- \u_Datapath|u_ALU|Add0~128\ = CARRY((\u_Datapath|u_Register_File|w_Register_File[0][18]~q\ & ((\u_Datapath|u_ALU|Add0~166_combout\) # (!\u_Datapath|u_ALU|Add0~126\))) # (!\u_Datapath|u_Register_File|w_Register_File[0][18]~q\ & 
-- (\u_Datapath|u_ALU|Add0~166_combout\ & !\u_Datapath|u_ALU|Add0~126\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Register_File|w_Register_File[0][18]~q\,
	datab => \u_Datapath|u_ALU|Add0~166_combout\,
	datad => VCC,
	cin => \u_Datapath|u_ALU|Add0~126\,
	combout => \u_Datapath|u_ALU|Add0~127_combout\,
	cout => \u_Datapath|u_ALU|Add0~128\);

-- Location: LCCOMB_X19_Y16_N6
\u_Datapath|u_Mux_Register_File|o_DOUT[18]~20\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Mux_Register_File|o_DOUT[18]~20_combout\ = (\u_Control|Equal4~0_combout\ & (((\u_Datapath|u_ALU|Add0~127_combout\)))) # (!\u_Control|Equal4~0_combout\ & (!\u_Datapath|u_Data_Memory|w_Memory~8343_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~9099_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~8343_combout\,
	datab => \u_Control|Equal4~0_combout\,
	datac => \u_Datapath|u_ALU|Add0~127_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9099_combout\,
	combout => \u_Datapath|u_Mux_Register_File|o_DOUT[18]~20_combout\);

-- Location: FF_X20_Y16_N7
\u_Datapath|u_Register_File|w_Register_File[9][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Mux_Register_File|o_DOUT[18]~20_combout\,
	clrn => \ALT_INV_i_Rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \u_Datapath|u_Register_File|w_Register_File[9][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Register_File|w_Register_File[9][18]~q\);

-- Location: FF_X19_Y16_N13
\u_Datapath|u_Register_File|w_Register_File[8][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Mux_Register_File|o_DOUT[18]~20_combout\,
	clrn => \ALT_INV_i_Rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \u_Datapath|u_Register_File|w_Register_File[8][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Register_File|w_Register_File[8][18]~q\);

-- Location: LCCOMB_X20_Y16_N6
\u_Datapath|u_Register_File|Mux45~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Register_File|Mux45~0_combout\ = (\u_Datapath|u_PC|w_Q\(4) & (((\u_Datapath|u_Register_File|w_Register_File[8][18]~q\)))) # (!\u_Datapath|u_PC|w_Q\(4) & ((\u_Datapath|u_PC|w_Q\(3) & ((\u_Datapath|u_Register_File|w_Register_File[8][18]~q\))) 
-- # (!\u_Datapath|u_PC|w_Q\(3) & (\u_Datapath|u_Register_File|w_Register_File[9][18]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_PC|w_Q\(4),
	datab => \u_Datapath|u_PC|w_Q\(3),
	datac => \u_Datapath|u_Register_File|w_Register_File[9][18]~q\,
	datad => \u_Datapath|u_Register_File|w_Register_File[8][18]~q\,
	combout => \u_Datapath|u_Register_File|Mux45~0_combout\);

-- Location: LCCOMB_X20_Y10_N4
\u_Datapath|u_Register_File|Mux45~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Register_File|Mux45~1_combout\ = (\u_Datapath|u_Register_File|w_Register_File[0][0]~0_combout\ & (\u_Datapath|u_Register_File|w_Register_File[0][18]~q\ & (!\u_Datapath|u_Mux_ALU_B|o_DOUT[1]~0_combout\))) # 
-- (!\u_Datapath|u_Register_File|w_Register_File[0][0]~0_combout\ & (((\u_Datapath|u_Register_File|Mux45~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Register_File|w_Register_File[0][18]~q\,
	datab => \u_Datapath|u_Mux_ALU_B|o_DOUT[1]~0_combout\,
	datac => \u_Datapath|u_Register_File|w_Register_File[0][0]~0_combout\,
	datad => \u_Datapath|u_Register_File|Mux45~0_combout\,
	combout => \u_Datapath|u_Register_File|Mux45~1_combout\);

-- Location: FF_X15_Y13_N15
\u_Datapath|u_Data_Memory|w_Memory~2011\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux45~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9724_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~2011_q\);

-- Location: FF_X15_Y13_N25
\u_Datapath|u_Data_Memory|w_Memory~1627\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux45~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9721_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1627_q\);

-- Location: LCCOMB_X15_Y13_N24
\u_Datapath|u_Data_Memory|w_Memory~9091\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9091_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & (((\u_Datapath|u_ALU|Add0~97_combout\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_ALU|Add0~97_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1883_q\)) # (!\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1627_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1883_q\,
	datab => \u_Datapath|u_ALU|Add0~95_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1627_q\,
	datad => \u_Datapath|u_ALU|Add0~97_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9091_combout\);

-- Location: LCCOMB_X15_Y13_N14
\u_Datapath|u_Data_Memory|w_Memory~9092\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9092_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9091_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~2011_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9091_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1755_q\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9091_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1755_q\,
	datab => \u_Datapath|u_ALU|Add0~95_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~2011_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9091_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9092_combout\);

-- Location: LCCOMB_X11_Y17_N10
\u_Datapath|u_Data_Memory|w_Memory~1851feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1851feeder_combout\ = \u_Datapath|u_Register_File|Mux45~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux45~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1851feeder_combout\);

-- Location: FF_X11_Y17_N11
\u_Datapath|u_Data_Memory|w_Memory~1851\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1851feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9718_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1851_q\);

-- Location: FF_X23_Y14_N3
\u_Datapath|u_Data_Memory|w_Memory~1979\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux45~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9726_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1979_q\);

-- Location: LCCOMB_X21_Y12_N22
\u_Datapath|u_Data_Memory|w_Memory~1723feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1723feeder_combout\ = \u_Datapath|u_Register_File|Mux45~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux45~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1723feeder_combout\);

-- Location: FF_X21_Y12_N23
\u_Datapath|u_Data_Memory|w_Memory~1723\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1723feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9714_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1723_q\);

-- Location: FF_X23_Y14_N17
\u_Datapath|u_Data_Memory|w_Memory~1595\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux45~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9722_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1595_q\);

-- Location: LCCOMB_X23_Y14_N16
\u_Datapath|u_Data_Memory|w_Memory~9093\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9093_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1723_q\) # ((\u_Datapath|u_ALU|Add0~97_combout\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~1595_q\ & !\u_Datapath|u_ALU|Add0~97_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~95_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1723_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1595_q\,
	datad => \u_Datapath|u_ALU|Add0~97_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9093_combout\);

-- Location: LCCOMB_X23_Y14_N2
\u_Datapath|u_Data_Memory|w_Memory~9094\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9094_combout\ = (\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9093_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1979_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9093_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1851_q\)))) # (!\u_Datapath|u_ALU|Add0~97_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9093_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~97_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1851_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1979_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9093_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9094_combout\);

-- Location: LCCOMB_X17_Y16_N8
\u_Datapath|u_Data_Memory|w_Memory~9095\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9095_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_ALU|Add0~93_combout\) # ((\u_Datapath|u_Data_Memory|w_Memory~9092_combout\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & 
-- (!\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9094_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_ALU|Add0~93_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9092_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9094_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9095_combout\);

-- Location: FF_X24_Y14_N19
\u_Datapath|u_Data_Memory|w_Memory~2075\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux45~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9727_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~2075_q\);

-- Location: LCCOMB_X15_Y14_N26
\u_Datapath|u_Data_Memory|w_Memory~1947feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1947feeder_combout\ = \u_Datapath|u_Register_File|Mux45~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux45~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1947feeder_combout\);

-- Location: FF_X15_Y14_N27
\u_Datapath|u_Data_Memory|w_Memory~1947\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1947feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9719_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1947_q\);

-- Location: FF_X15_Y14_N25
\u_Datapath|u_Data_Memory|w_Memory~1691\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux45~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9723_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1691_q\);

-- Location: LCCOMB_X15_Y14_N24
\u_Datapath|u_Data_Memory|w_Memory~9096\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9096_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & (((\u_Datapath|u_ALU|Add0~97_combout\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_ALU|Add0~97_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1947_q\)) # (!\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1691_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~95_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1947_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1691_q\,
	datad => \u_Datapath|u_ALU|Add0~97_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9096_combout\);

-- Location: LCCOMB_X24_Y14_N18
\u_Datapath|u_Data_Memory|w_Memory~9097\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9097_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9096_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~2075_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9096_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1819_q\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9096_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1819_q\,
	datab => \u_Datapath|u_ALU|Add0~95_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~2075_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9096_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9097_combout\);

-- Location: LCCOMB_X17_Y16_N30
\u_Datapath|u_Data_Memory|w_Memory~9098\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9098_combout\ = (\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9095_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9097_combout\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9095_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~9090_combout\)))) # (!\u_Datapath|u_ALU|Add0~93_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9095_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~9090_combout\,
	datab => \u_Datapath|u_ALU|Add0~93_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9095_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9097_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9098_combout\);

-- Location: FF_X16_Y20_N25
\u_Datapath|u_Data_Memory|w_Memory~475\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux45~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9708_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~475_q\);

-- Location: FF_X16_Y20_N19
\u_Datapath|u_Data_Memory|w_Memory~91\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux45~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9705_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~91_q\);

-- Location: LCCOMB_X16_Y20_N18
\u_Datapath|u_Data_Memory|w_Memory~9080\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9080_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~219_q\) # ((\u_Datapath|u_ALU|Add0~97_combout\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~91_q\ & !\u_Datapath|u_ALU|Add0~97_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~219_q\,
	datab => \u_Datapath|u_ALU|Add0~95_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~91_q\,
	datad => \u_Datapath|u_ALU|Add0~97_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9080_combout\);

-- Location: LCCOMB_X16_Y20_N24
\u_Datapath|u_Data_Memory|w_Memory~9081\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9081_combout\ = (\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9080_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~475_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9080_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~347_q\)))) # (!\u_Datapath|u_ALU|Add0~97_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9080_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~347_q\,
	datab => \u_Datapath|u_ALU|Add0~97_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~475_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9080_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9081_combout\);

-- Location: LCCOMB_X15_Y16_N26
\u_Datapath|u_Data_Memory|w_Memory~9084\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9084_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & (((\u_Datapath|u_ALU|Add0~93_combout\) # (\u_Datapath|u_Data_Memory|w_Memory~9081_combout\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~9083_combout\ & (!\u_Datapath|u_ALU|Add0~93_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~9083_combout\,
	datab => \u_Datapath|u_ALU|Add0~91_combout\,
	datac => \u_Datapath|u_ALU|Add0~93_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9081_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9084_combout\);

-- Location: LCCOMB_X18_Y22_N26
\u_Datapath|u_Data_Memory|w_Memory~507feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~507feeder_combout\ = \u_Datapath|u_Register_File|Mux45~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux45~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~507feeder_combout\);

-- Location: FF_X18_Y22_N27
\u_Datapath|u_Data_Memory|w_Memory~507\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~507feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9709_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~507_q\);

-- Location: FF_X19_Y22_N29
\u_Datapath|u_Data_Memory|w_Memory~251\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux45~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9700_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~251_q\);

-- Location: LCCOMB_X17_Y22_N14
\u_Datapath|u_Data_Memory|w_Memory~379feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~379feeder_combout\ = \u_Datapath|u_Register_File|Mux45~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux45~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~379feeder_combout\);

-- Location: FF_X17_Y22_N15
\u_Datapath|u_Data_Memory|w_Memory~379\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~379feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9694_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~379_q\);

-- Location: FF_X18_Y22_N21
\u_Datapath|u_Data_Memory|w_Memory~123\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux45~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9704_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~123_q\);

-- Location: LCCOMB_X18_Y22_N20
\u_Datapath|u_Data_Memory|w_Memory~9078\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9078_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & (((\u_Datapath|u_ALU|Add0~97_combout\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_ALU|Add0~97_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~379_q\)) 
-- # (!\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~123_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~95_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~379_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~123_q\,
	datad => \u_Datapath|u_ALU|Add0~97_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9078_combout\);

-- Location: LCCOMB_X19_Y22_N28
\u_Datapath|u_Data_Memory|w_Memory~9079\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9079_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9078_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~507_q\)) # (!\u_Datapath|u_Data_Memory|w_Memory~9078_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~251_q\))))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9078_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~95_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~507_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~251_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9078_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9079_combout\);

-- Location: LCCOMB_X15_Y16_N28
\u_Datapath|u_Data_Memory|w_Memory~9087\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9087_combout\ = (\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9084_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~9086_combout\)) # (!\u_Datapath|u_Data_Memory|w_Memory~9084_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~9079_combout\))))) # (!\u_Datapath|u_ALU|Add0~93_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9084_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~9086_combout\,
	datab => \u_Datapath|u_ALU|Add0~93_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9084_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9079_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9087_combout\);

-- Location: FF_X23_Y20_N29
\u_Datapath|u_Data_Memory|w_Memory~1563\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux45~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9669_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1563_q\);

-- Location: FF_X24_Y20_N5
\u_Datapath|u_Data_Memory|w_Memory~1467\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux45~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9668_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1467_q\);

-- Location: LCCOMB_X24_Y20_N4
\u_Datapath|u_Data_Memory|w_Memory~9075\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9075_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & (((\u_Datapath|u_ALU|Add0~93_combout\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_ALU|Add0~93_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1531_q\)) # (!\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1467_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1531_q\,
	datab => \u_Datapath|u_ALU|Add0~91_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1467_q\,
	datad => \u_Datapath|u_ALU|Add0~93_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9075_combout\);

-- Location: LCCOMB_X23_Y20_N28
\u_Datapath|u_Data_Memory|w_Memory~9076\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9076_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9075_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1563_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9075_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1499_q\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9075_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1499_q\,
	datab => \u_Datapath|u_ALU|Add0~91_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1563_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9075_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9076_combout\);

-- Location: LCCOMB_X17_Y13_N10
\u_Datapath|u_Data_Memory|w_Memory~1147feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1147feeder_combout\ = \u_Datapath|u_Register_File|Mux45~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux45~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1147feeder_combout\);

-- Location: FF_X17_Y13_N11
\u_Datapath|u_Data_Memory|w_Memory~1147\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1147feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9662_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1147_q\);

-- Location: FF_X21_Y11_N13
\u_Datapath|u_Data_Memory|w_Memory~1083\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux45~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9664_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1083_q\);

-- Location: LCCOMB_X21_Y11_N12
\u_Datapath|u_Data_Memory|w_Memory~9072\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9072_combout\ = (\u_Datapath|u_ALU|Add0~93_combout\ & (((\u_Datapath|u_ALU|Add0~91_combout\)))) # (!\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_ALU|Add0~91_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1115_q\)) # (!\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1083_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1115_q\,
	datab => \u_Datapath|u_ALU|Add0~93_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1083_q\,
	datad => \u_Datapath|u_ALU|Add0~91_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9072_combout\);

-- Location: LCCOMB_X16_Y13_N8
\u_Datapath|u_Data_Memory|w_Memory~9073\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9073_combout\ = (\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9072_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~1179_q\)) # (!\u_Datapath|u_Data_Memory|w_Memory~9072_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~1147_q\))))) # (!\u_Datapath|u_ALU|Add0~93_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9072_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1179_q\,
	datab => \u_Datapath|u_ALU|Add0~93_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1147_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9072_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9073_combout\);

-- Location: LCCOMB_X23_Y22_N12
\u_Datapath|u_Data_Memory|w_Memory~1403feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1403feeder_combout\ = \u_Datapath|u_Register_File|Mux45~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux45~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1403feeder_combout\);

-- Location: FF_X23_Y22_N13
\u_Datapath|u_Data_Memory|w_Memory~1403\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1403feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9648_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1403_q\);

-- Location: FF_X25_Y12_N3
\u_Datapath|u_Data_Memory|w_Memory~1435\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux45~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9653_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1435_q\);

-- Location: LCCOMB_X25_Y14_N10
\u_Datapath|u_Data_Memory|w_Memory~1371feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1371feeder_combout\ = \u_Datapath|u_Register_File|Mux45~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux45~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1371feeder_combout\);

-- Location: FF_X25_Y14_N11
\u_Datapath|u_Data_Memory|w_Memory~1371\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1371feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9650_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1371_q\);

-- Location: FF_X25_Y12_N25
\u_Datapath|u_Data_Memory|w_Memory~1339\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux45~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9652_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1339_q\);

-- Location: LCCOMB_X25_Y12_N24
\u_Datapath|u_Data_Memory|w_Memory~9070\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9070_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1371_q\) # ((\u_Datapath|u_ALU|Add0~93_combout\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~1339_q\ & !\u_Datapath|u_ALU|Add0~93_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1371_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1339_q\,
	datad => \u_Datapath|u_ALU|Add0~93_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9070_combout\);

-- Location: LCCOMB_X25_Y12_N2
\u_Datapath|u_Data_Memory|w_Memory~9071\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9071_combout\ = (\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9070_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1435_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9070_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1403_q\)))) # (!\u_Datapath|u_ALU|Add0~93_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9070_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~93_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1403_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1435_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9070_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9071_combout\);

-- Location: LCCOMB_X15_Y16_N30
\u_Datapath|u_Data_Memory|w_Memory~9074\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9074_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & (\u_Datapath|u_ALU|Add0~97_combout\)) # (!\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_ALU|Add0~97_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~9071_combout\))) # (!\u_Datapath|u_ALU|Add0~97_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~9073_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~95_combout\,
	datab => \u_Datapath|u_ALU|Add0~97_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9073_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9071_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9074_combout\);

-- Location: LCCOMB_X14_Y14_N12
\u_Datapath|u_Data_Memory|w_Memory~1307feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1307feeder_combout\ = \u_Datapath|u_Register_File|Mux45~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux45~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1307feeder_combout\);

-- Location: FF_X14_Y14_N13
\u_Datapath|u_Data_Memory|w_Memory~1307\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1307feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9660_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1307_q\);

-- Location: FF_X20_Y10_N11
\u_Datapath|u_Data_Memory|w_Memory~1243\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux45~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9655_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1243_q\);

-- Location: LCCOMB_X22_Y21_N18
\u_Datapath|u_Data_Memory|w_Memory~1275feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1275feeder_combout\ = \u_Datapath|u_Register_File|Mux45~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux45~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1275feeder_combout\);

-- Location: FF_X22_Y21_N19
\u_Datapath|u_Data_Memory|w_Memory~1275\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1275feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9657_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1275_q\);

-- Location: FF_X22_Y21_N5
\u_Datapath|u_Data_Memory|w_Memory~1211\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux45~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9658_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1211_q\);

-- Location: LCCOMB_X22_Y21_N4
\u_Datapath|u_Data_Memory|w_Memory~9068\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9068_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & (((\u_Datapath|u_ALU|Add0~93_combout\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_ALU|Add0~93_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1275_q\)) # (!\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1211_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1275_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1211_q\,
	datad => \u_Datapath|u_ALU|Add0~93_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9068_combout\);

-- Location: LCCOMB_X20_Y10_N10
\u_Datapath|u_Data_Memory|w_Memory~9069\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9069_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9068_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~1307_q\)) # (!\u_Datapath|u_Data_Memory|w_Memory~9068_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~1243_q\))))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9068_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1307_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1243_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9068_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9069_combout\);

-- Location: LCCOMB_X15_Y16_N20
\u_Datapath|u_Data_Memory|w_Memory~9077\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9077_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9074_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~9076_combout\)) # (!\u_Datapath|u_Data_Memory|w_Memory~9074_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~9069_combout\))))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9074_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~95_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~9076_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9074_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9069_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9077_combout\);

-- Location: LCCOMB_X23_Y16_N0
\u_Datapath|u_Data_Memory|w_Memory~9088\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9088_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_ALU|Add0~99_combout\) # ((\u_Datapath|u_Data_Memory|w_Memory~9077_combout\)))) # (!\u_Datapath|u_ALU|Add0~101_combout\ & 
-- (!\u_Datapath|u_ALU|Add0~99_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~9087_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~101_combout\,
	datab => \u_Datapath|u_ALU|Add0~99_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9087_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9077_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9088_combout\);

-- Location: LCCOMB_X23_Y16_N26
\u_Datapath|u_Data_Memory|w_Memory~9099\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9099_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9088_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9098_combout\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9088_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~9067_combout\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9088_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~9067_combout\,
	datab => \u_Datapath|u_ALU|Add0~99_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9098_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9088_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9099_combout\);

-- Location: LCCOMB_X23_Y16_N24
\u_Datapath|u_Data_Memory|w_Memory~9746\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9746_combout\ = (\u_Datapath|u_Data_Memory|w_Memory~9099_combout\ & (!\u_Datapath|u_ALU|Add0~105_combout\ & !\u_Datapath|u_ALU|Add0~103_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~9099_combout\,
	datab => \u_Datapath|u_ALU|Add0~105_combout\,
	datac => \u_Datapath|u_ALU|Add0~103_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9746_combout\);

-- Location: LCCOMB_X19_Y14_N6
\u_Datapath|u_ALU|Add0~129\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_ALU|Add0~129_combout\ = (\u_Datapath|u_ALU|Add0~167_combout\ & ((\u_Datapath|u_Register_File|w_Register_File[0][19]~q\ & (\u_Datapath|u_ALU|Add0~128\ & VCC)) # (!\u_Datapath|u_Register_File|w_Register_File[0][19]~q\ & 
-- (!\u_Datapath|u_ALU|Add0~128\)))) # (!\u_Datapath|u_ALU|Add0~167_combout\ & ((\u_Datapath|u_Register_File|w_Register_File[0][19]~q\ & (!\u_Datapath|u_ALU|Add0~128\)) # (!\u_Datapath|u_Register_File|w_Register_File[0][19]~q\ & 
-- ((\u_Datapath|u_ALU|Add0~128\) # (GND)))))
-- \u_Datapath|u_ALU|Add0~130\ = CARRY((\u_Datapath|u_ALU|Add0~167_combout\ & (!\u_Datapath|u_Register_File|w_Register_File[0][19]~q\ & !\u_Datapath|u_ALU|Add0~128\)) # (!\u_Datapath|u_ALU|Add0~167_combout\ & ((!\u_Datapath|u_ALU|Add0~128\) # 
-- (!\u_Datapath|u_Register_File|w_Register_File[0][19]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~167_combout\,
	datab => \u_Datapath|u_Register_File|w_Register_File[0][19]~q\,
	datad => VCC,
	cin => \u_Datapath|u_ALU|Add0~128\,
	combout => \u_Datapath|u_ALU|Add0~129_combout\,
	cout => \u_Datapath|u_ALU|Add0~130\);

-- Location: LCCOMB_X19_Y20_N24
\u_Datapath|u_Mux_Register_File|o_DOUT[19]~21\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Mux_Register_File|o_DOUT[19]~21_combout\ = (\u_Control|Equal4~0_combout\ & (((\u_Datapath|u_ALU|Add0~129_combout\)))) # (!\u_Control|Equal4~0_combout\ & (!\u_Datapath|u_Data_Memory|w_Memory~8343_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~9141_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~8343_combout\,
	datab => \u_Control|Equal4~0_combout\,
	datac => \u_Datapath|u_ALU|Add0~129_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9141_combout\,
	combout => \u_Datapath|u_Mux_Register_File|o_DOUT[19]~21_combout\);

-- Location: FF_X19_Y20_N31
\u_Datapath|u_Register_File|w_Register_File[0][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Mux_Register_File|o_DOUT[19]~21_combout\,
	clrn => \ALT_INV_i_Rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \u_Datapath|u_Register_File|w_Register_File[0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Register_File|w_Register_File[0][19]~q\);

-- Location: FF_X20_Y16_N13
\u_Datapath|u_Register_File|w_Register_File[9][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Mux_Register_File|o_DOUT[19]~21_combout\,
	clrn => \ALT_INV_i_Rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \u_Datapath|u_Register_File|w_Register_File[9][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Register_File|w_Register_File[9][19]~q\);

-- Location: LCCOMB_X19_Y20_N16
\u_Datapath|u_Register_File|w_Register_File[8][19]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Register_File|w_Register_File[8][19]~feeder_combout\ = \u_Datapath|u_Mux_Register_File|o_DOUT[19]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Mux_Register_File|o_DOUT[19]~21_combout\,
	combout => \u_Datapath|u_Register_File|w_Register_File[8][19]~feeder_combout\);

-- Location: FF_X19_Y20_N17
\u_Datapath|u_Register_File|w_Register_File[8][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Register_File|w_Register_File[8][19]~feeder_combout\,
	clrn => \ALT_INV_i_Rst~inputclkctrl_outclk\,
	ena => \u_Datapath|u_Register_File|w_Register_File[8][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Register_File|w_Register_File[8][19]~q\);

-- Location: LCCOMB_X20_Y16_N12
\u_Datapath|u_Register_File|Mux44~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Register_File|Mux44~0_combout\ = (\u_Datapath|u_PC|w_Q\(4) & (((\u_Datapath|u_Register_File|w_Register_File[8][19]~q\)))) # (!\u_Datapath|u_PC|w_Q\(4) & ((\u_Datapath|u_PC|w_Q\(3) & ((\u_Datapath|u_Register_File|w_Register_File[8][19]~q\))) 
-- # (!\u_Datapath|u_PC|w_Q\(3) & (\u_Datapath|u_Register_File|w_Register_File[9][19]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_PC|w_Q\(4),
	datab => \u_Datapath|u_PC|w_Q\(3),
	datac => \u_Datapath|u_Register_File|w_Register_File[9][19]~q\,
	datad => \u_Datapath|u_Register_File|w_Register_File[8][19]~q\,
	combout => \u_Datapath|u_Register_File|Mux44~0_combout\);

-- Location: LCCOMB_X20_Y16_N26
\u_Datapath|u_Register_File|Mux44~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Register_File|Mux44~1_combout\ = (\u_Datapath|u_Register_File|w_Register_File[0][0]~0_combout\ & (\u_Datapath|u_Register_File|w_Register_File[0][19]~q\ & (!\u_Datapath|u_Mux_ALU_B|o_DOUT[1]~0_combout\))) # 
-- (!\u_Datapath|u_Register_File|w_Register_File[0][0]~0_combout\ & (((\u_Datapath|u_Register_File|Mux44~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Register_File|w_Register_File[0][0]~0_combout\,
	datab => \u_Datapath|u_Register_File|w_Register_File[0][19]~q\,
	datac => \u_Datapath|u_Mux_ALU_B|o_DOUT[1]~0_combout\,
	datad => \u_Datapath|u_Register_File|Mux44~0_combout\,
	combout => \u_Datapath|u_Register_File|Mux44~1_combout\);

-- Location: LCCOMB_X15_Y21_N4
\u_Datapath|u_Data_Memory|w_Memory~764feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~764feeder_combout\ = \u_Datapath|u_Register_File|Mux44~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux44~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~764feeder_combout\);

-- Location: FF_X15_Y21_N5
\u_Datapath|u_Data_Memory|w_Memory~764\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~764feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9675_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~764_q\);

-- Location: FF_X23_Y19_N3
\u_Datapath|u_Data_Memory|w_Memory~1788\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux44~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9713_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1788_q\);

-- Location: LCCOMB_X22_Y21_N30
\u_Datapath|u_Data_Memory|w_Memory~1276feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1276feeder_combout\ = \u_Datapath|u_Register_File|Mux44~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux44~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1276feeder_combout\);

-- Location: FF_X22_Y21_N31
\u_Datapath|u_Data_Memory|w_Memory~1276\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1276feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9657_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1276_q\);

-- Location: FF_X23_Y19_N1
\u_Datapath|u_Data_Memory|w_Memory~252\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux44~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9700_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~252_q\);

-- Location: LCCOMB_X23_Y19_N0
\u_Datapath|u_Data_Memory|w_Memory~9100\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9100_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1276_q\) # ((\u_Datapath|u_ALU|Add0~99_combout\)))) # (!\u_Datapath|u_ALU|Add0~101_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~252_q\ & !\u_Datapath|u_ALU|Add0~99_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~101_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1276_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~252_q\,
	datad => \u_Datapath|u_ALU|Add0~99_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9100_combout\);

-- Location: LCCOMB_X23_Y19_N2
\u_Datapath|u_Data_Memory|w_Memory~9101\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9101_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9100_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1788_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9100_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~764_q\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9100_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~99_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~764_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1788_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9100_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9101_combout\);

-- Location: LCCOMB_X26_Y15_N24
\u_Datapath|u_Data_Memory|w_Memory~700feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~700feeder_combout\ = \u_Datapath|u_Register_File|Mux44~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux44~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~700feeder_combout\);

-- Location: FF_X26_Y15_N25
\u_Datapath|u_Data_Memory|w_Memory~700\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~700feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9676_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~700_q\);

-- Location: FF_X24_Y15_N17
\u_Datapath|u_Data_Memory|w_Memory~1724\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux44~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9714_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1724_q\);

-- Location: LCCOMB_X25_Y16_N16
\u_Datapath|u_Data_Memory|w_Memory~1212feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1212feeder_combout\ = \u_Datapath|u_Register_File|Mux44~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux44~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1212feeder_combout\);

-- Location: FF_X25_Y16_N17
\u_Datapath|u_Data_Memory|w_Memory~1212\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1212feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9658_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1212_q\);

-- Location: FF_X24_Y15_N7
\u_Datapath|u_Data_Memory|w_Memory~188\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux44~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9701_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~188_q\);

-- Location: LCCOMB_X24_Y15_N6
\u_Datapath|u_Data_Memory|w_Memory~9104\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9104_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1212_q\) # ((\u_Datapath|u_ALU|Add0~99_combout\)))) # (!\u_Datapath|u_ALU|Add0~101_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~188_q\ & !\u_Datapath|u_ALU|Add0~99_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~101_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1212_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~188_q\,
	datad => \u_Datapath|u_ALU|Add0~99_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9104_combout\);

-- Location: LCCOMB_X24_Y15_N16
\u_Datapath|u_Data_Memory|w_Memory~9105\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9105_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9104_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1724_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9104_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~700_q\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9104_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~99_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~700_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1724_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9104_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9105_combout\);

-- Location: LCCOMB_X20_Y10_N14
\u_Datapath|u_Data_Memory|w_Memory~1244feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1244feeder_combout\ = \u_Datapath|u_Register_File|Mux44~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux44~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1244feeder_combout\);

-- Location: FF_X20_Y10_N15
\u_Datapath|u_Data_Memory|w_Memory~1244\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1244feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9655_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1244_q\);

-- Location: FF_X15_Y18_N27
\u_Datapath|u_Data_Memory|w_Memory~1756\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux44~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9712_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1756_q\);

-- Location: LCCOMB_X15_Y20_N18
\u_Datapath|u_Data_Memory|w_Memory~732feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~732feeder_combout\ = \u_Datapath|u_Register_File|Mux44~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux44~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~732feeder_combout\);

-- Location: FF_X15_Y20_N19
\u_Datapath|u_Data_Memory|w_Memory~732\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~732feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9672_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~732_q\);

-- Location: FF_X15_Y18_N17
\u_Datapath|u_Data_Memory|w_Memory~220\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux44~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9699_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~220_q\);

-- Location: LCCOMB_X15_Y18_N16
\u_Datapath|u_Data_Memory|w_Memory~9102\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9102_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & (((\u_Datapath|u_ALU|Add0~99_combout\)))) # (!\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_ALU|Add0~99_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~732_q\)) # (!\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~220_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~101_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~732_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~220_q\,
	datad => \u_Datapath|u_ALU|Add0~99_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9102_combout\);

-- Location: LCCOMB_X15_Y18_N26
\u_Datapath|u_Data_Memory|w_Memory~9103\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9103_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9102_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1756_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9102_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1244_q\)))) # (!\u_Datapath|u_ALU|Add0~101_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9102_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~101_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1244_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1756_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9102_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9103_combout\);

-- Location: LCCOMB_X19_Y17_N4
\u_Datapath|u_Data_Memory|w_Memory~9106\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9106_combout\ = (\u_Datapath|u_ALU|Add0~93_combout\ & (\u_Datapath|u_ALU|Add0~91_combout\)) # (!\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_ALU|Add0~91_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~9103_combout\))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~9105_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~93_combout\,
	datab => \u_Datapath|u_ALU|Add0~91_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9105_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9103_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9106_combout\);

-- Location: LCCOMB_X14_Y15_N2
\u_Datapath|u_Data_Memory|w_Memory~1820feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1820feeder_combout\ = \u_Datapath|u_Register_File|Mux44~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux44~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1820feeder_combout\);

-- Location: FF_X14_Y15_N3
\u_Datapath|u_Data_Memory|w_Memory~1820\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1820feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9715_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1820_q\);

-- Location: FF_X14_Y14_N27
\u_Datapath|u_Data_Memory|w_Memory~1308\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux44~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9660_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1308_q\);

-- Location: FF_X14_Y15_N21
\u_Datapath|u_Data_Memory|w_Memory~284\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux44~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9702_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~284_q\);

-- Location: LCCOMB_X13_Y11_N22
\u_Datapath|u_Data_Memory|w_Memory~796feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~796feeder_combout\ = \u_Datapath|u_Register_File|Mux44~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux44~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~796feeder_combout\);

-- Location: FF_X13_Y11_N23
\u_Datapath|u_Data_Memory|w_Memory~796\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~796feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9677_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~796_q\);

-- Location: LCCOMB_X14_Y15_N20
\u_Datapath|u_Data_Memory|w_Memory~9107\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9107_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_ALU|Add0~101_combout\) # ((\u_Datapath|u_Data_Memory|w_Memory~796_q\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & 
-- (!\u_Datapath|u_ALU|Add0~101_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~284_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~99_combout\,
	datab => \u_Datapath|u_ALU|Add0~101_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~284_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~796_q\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9107_combout\);

-- Location: LCCOMB_X14_Y14_N26
\u_Datapath|u_Data_Memory|w_Memory~9108\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9108_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9107_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~1820_q\)) # (!\u_Datapath|u_Data_Memory|w_Memory~9107_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~1308_q\))))) # (!\u_Datapath|u_ALU|Add0~101_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9107_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~101_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1820_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1308_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9107_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9108_combout\);

-- Location: LCCOMB_X19_Y17_N2
\u_Datapath|u_Data_Memory|w_Memory~9109\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9109_combout\ = (\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9106_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9108_combout\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9106_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~9101_combout\)))) # (!\u_Datapath|u_ALU|Add0~93_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9106_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~93_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~9101_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9106_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9108_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9109_combout\);

-- Location: FF_X20_Y20_N1
\u_Datapath|u_Data_Memory|w_Memory~988\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux44~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9690_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~988_q\);

-- Location: LCCOMB_X25_Y20_N18
\u_Datapath|u_Data_Memory|w_Memory~1500feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1500feeder_combout\ = \u_Datapath|u_Register_File|Mux44~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux44~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1500feeder_combout\);

-- Location: FF_X25_Y20_N19
\u_Datapath|u_Data_Memory|w_Memory~1500\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1500feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9666_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1500_q\);

-- Location: FF_X24_Y17_N5
\u_Datapath|u_Data_Memory|w_Memory~476\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux44~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9708_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~476_q\);

-- Location: LCCOMB_X24_Y17_N4
\u_Datapath|u_Data_Memory|w_Memory~9131\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9131_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_ALU|Add0~101_combout\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_ALU|Add0~101_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1500_q\)) # (!\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~476_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~99_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1500_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~476_q\,
	datad => \u_Datapath|u_ALU|Add0~101_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9131_combout\);

-- Location: LCCOMB_X20_Y20_N0
\u_Datapath|u_Data_Memory|w_Memory~9132\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9132_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9131_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~2012_q\)) # (!\u_Datapath|u_Data_Memory|w_Memory~9131_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~988_q\))))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9131_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~2012_q\,
	datab => \u_Datapath|u_ALU|Add0~99_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~988_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9131_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9132_combout\);

-- Location: FF_X19_Y18_N31
\u_Datapath|u_Data_Memory|w_Memory~956\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux44~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9692_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~956_q\);

-- Location: FF_X23_Y17_N5
\u_Datapath|u_Data_Memory|w_Memory~444\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux44~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9710_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~444_q\);

-- Location: LCCOMB_X23_Y17_N4
\u_Datapath|u_Data_Memory|w_Memory~9135\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9135_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & (((\u_Datapath|u_ALU|Add0~99_combout\)))) # (!\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_ALU|Add0~99_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~956_q\)) # (!\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~444_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~101_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~956_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~444_q\,
	datad => \u_Datapath|u_ALU|Add0~99_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9135_combout\);

-- Location: FF_X23_Y17_N19
\u_Datapath|u_Data_Memory|w_Memory~1980\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux44~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9726_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1980_q\);

-- Location: LCCOMB_X23_Y17_N18
\u_Datapath|u_Data_Memory|w_Memory~9136\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9136_combout\ = (\u_Datapath|u_Data_Memory|w_Memory~9135_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~1980_q\) # (!\u_Datapath|u_ALU|Add0~101_combout\)))) # (!\u_Datapath|u_Data_Memory|w_Memory~9135_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1468_q\ & ((\u_Datapath|u_ALU|Add0~101_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1468_q\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~9135_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1980_q\,
	datad => \u_Datapath|u_ALU|Add0~101_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9136_combout\);

-- Location: LCCOMB_X19_Y21_N2
\u_Datapath|u_Data_Memory|w_Memory~1532feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1532feeder_combout\ = \u_Datapath|u_Register_File|Mux44~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux44~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1532feeder_combout\);

-- Location: FF_X19_Y21_N3
\u_Datapath|u_Data_Memory|w_Memory~1532\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1532feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9667_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1532_q\);

-- Location: FF_X19_Y21_N21
\u_Datapath|u_Data_Memory|w_Memory~2044\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux44~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9725_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~2044_q\);

-- Location: FF_X18_Y21_N29
\u_Datapath|u_Data_Memory|w_Memory~508\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux44~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9709_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~508_q\);

-- Location: LCCOMB_X18_Y21_N28
\u_Datapath|u_Data_Memory|w_Memory~9133\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9133_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1020_q\) # ((\u_Datapath|u_ALU|Add0~101_combout\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~508_q\ & !\u_Datapath|u_ALU|Add0~101_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1020_q\,
	datab => \u_Datapath|u_ALU|Add0~99_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~508_q\,
	datad => \u_Datapath|u_ALU|Add0~101_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9133_combout\);

-- Location: LCCOMB_X19_Y21_N20
\u_Datapath|u_Data_Memory|w_Memory~9134\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9134_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9133_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~2044_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9133_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1532_q\)))) # (!\u_Datapath|u_ALU|Add0~101_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9133_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~101_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1532_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~2044_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9133_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9134_combout\);

-- Location: LCCOMB_X19_Y17_N20
\u_Datapath|u_Data_Memory|w_Memory~9137\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9137_combout\ = (\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_ALU|Add0~91_combout\) # ((\u_Datapath|u_Data_Memory|w_Memory~9134_combout\)))) # (!\u_Datapath|u_ALU|Add0~93_combout\ & 
-- (!\u_Datapath|u_ALU|Add0~91_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~9136_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~93_combout\,
	datab => \u_Datapath|u_ALU|Add0~91_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9136_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9134_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9137_combout\);

-- Location: LCCOMB_X19_Y17_N30
\u_Datapath|u_Data_Memory|w_Memory~9140\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9140_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9137_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~9139_combout\)) # (!\u_Datapath|u_Data_Memory|w_Memory~9137_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~9132_combout\))))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9137_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~9139_combout\,
	datab => \u_Datapath|u_ALU|Add0~91_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9132_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9137_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9140_combout\);

-- Location: LCCOMB_X25_Y15_N16
\u_Datapath|u_Data_Memory|w_Memory~1916feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1916feeder_combout\ = \u_Datapath|u_Register_File|Mux44~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux44~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1916feeder_combout\);

-- Location: FF_X25_Y15_N17
\u_Datapath|u_Data_Memory|w_Memory~1916\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1916feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9716_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1916_q\);

-- Location: LCCOMB_X25_Y21_N22
\u_Datapath|u_Data_Memory|w_Memory~1884feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1884feeder_combout\ = \u_Datapath|u_Register_File|Mux44~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux44~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1884feeder_combout\);

-- Location: FF_X25_Y21_N23
\u_Datapath|u_Data_Memory|w_Memory~1884\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1884feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9717_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1884_q\);

-- Location: FF_X22_Y13_N17
\u_Datapath|u_Data_Memory|w_Memory~1852\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux44~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9718_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1852_q\);

-- Location: LCCOMB_X22_Y13_N16
\u_Datapath|u_Data_Memory|w_Memory~9117\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9117_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1884_q\) # ((\u_Datapath|u_ALU|Add0~93_combout\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~1852_q\ & !\u_Datapath|u_ALU|Add0~93_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1884_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1852_q\,
	datad => \u_Datapath|u_ALU|Add0~93_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9117_combout\);

-- Location: LCCOMB_X20_Y14_N2
\u_Datapath|u_Data_Memory|w_Memory~9118\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9118_combout\ = (\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9117_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~1948_q\)) # (!\u_Datapath|u_Data_Memory|w_Memory~9117_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~1916_q\))))) # (!\u_Datapath|u_ALU|Add0~93_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9117_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1948_q\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1916_q\,
	datac => \u_Datapath|u_ALU|Add0~93_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9117_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9118_combout\);

-- Location: LCCOMB_X24_Y12_N20
\u_Datapath|u_Data_Memory|w_Memory~1372feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1372feeder_combout\ = \u_Datapath|u_Register_File|Mux44~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux44~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1372feeder_combout\);

-- Location: FF_X24_Y12_N21
\u_Datapath|u_Data_Memory|w_Memory~1372\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1372feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9650_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1372_q\);

-- Location: FF_X25_Y12_N27
\u_Datapath|u_Data_Memory|w_Memory~1436\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux44~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9653_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1436_q\);

-- Location: LCCOMB_X26_Y18_N20
\u_Datapath|u_Data_Memory|w_Memory~1404feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1404feeder_combout\ = \u_Datapath|u_Register_File|Mux44~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux44~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1404feeder_combout\);

-- Location: FF_X26_Y18_N21
\u_Datapath|u_Data_Memory|w_Memory~1404\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1404feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9648_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1404_q\);

-- Location: FF_X25_Y12_N29
\u_Datapath|u_Data_Memory|w_Memory~1340\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux44~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9652_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1340_q\);

-- Location: LCCOMB_X25_Y12_N28
\u_Datapath|u_Data_Memory|w_Memory~9112\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9112_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & (((\u_Datapath|u_ALU|Add0~93_combout\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_ALU|Add0~93_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1404_q\)) # (!\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1340_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1404_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1340_q\,
	datad => \u_Datapath|u_ALU|Add0~93_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9112_combout\);

-- Location: LCCOMB_X25_Y12_N26
\u_Datapath|u_Data_Memory|w_Memory~9113\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9113_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9112_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1436_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9112_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1372_q\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9112_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1372_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1436_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9112_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9113_combout\);

-- Location: FF_X15_Y17_N11
\u_Datapath|u_Data_Memory|w_Memory~412\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux44~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9697_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~412_q\);

-- Location: FF_X15_Y17_N25
\u_Datapath|u_Data_Memory|w_Memory~316\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux44~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9696_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~316_q\);

-- Location: LCCOMB_X15_Y19_N22
\u_Datapath|u_Data_Memory|w_Memory~380feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~380feeder_combout\ = \u_Datapath|u_Register_File|Mux44~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux44~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~380feeder_combout\);

-- Location: FF_X15_Y19_N23
\u_Datapath|u_Data_Memory|w_Memory~380\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~380feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9694_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~380_q\);

-- Location: LCCOMB_X15_Y17_N24
\u_Datapath|u_Data_Memory|w_Memory~9114\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9114_combout\ = (\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_ALU|Add0~91_combout\) # ((\u_Datapath|u_Data_Memory|w_Memory~380_q\)))) # (!\u_Datapath|u_ALU|Add0~93_combout\ & (!\u_Datapath|u_ALU|Add0~91_combout\ 
-- & (\u_Datapath|u_Data_Memory|w_Memory~316_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~93_combout\,
	datab => \u_Datapath|u_ALU|Add0~91_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~316_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~380_q\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9114_combout\);

-- Location: LCCOMB_X15_Y17_N10
\u_Datapath|u_Data_Memory|w_Memory~9115\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9115_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9114_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~412_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9114_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~348_q\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9114_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~348_q\,
	datab => \u_Datapath|u_ALU|Add0~91_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~412_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9114_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9115_combout\);

-- Location: LCCOMB_X20_Y14_N8
\u_Datapath|u_Data_Memory|w_Memory~9116\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9116_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & (\u_Datapath|u_ALU|Add0~101_combout\)) # (!\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_ALU|Add0~101_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~9113_combout\)) # (!\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9115_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~99_combout\,
	datab => \u_Datapath|u_ALU|Add0~101_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9113_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9115_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9116_combout\);

-- Location: FF_X21_Y15_N21
\u_Datapath|u_Data_Memory|w_Memory~892\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux44~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9679_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~892_q\);

-- Location: FF_X21_Y9_N23
\u_Datapath|u_Data_Memory|w_Memory~860\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux44~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9680_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~860_q\);

-- Location: FF_X17_Y11_N7
\u_Datapath|u_Data_Memory|w_Memory~828\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux44~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9682_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~828_q\);

-- Location: LCCOMB_X17_Y11_N6
\u_Datapath|u_Data_Memory|w_Memory~9110\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9110_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~860_q\) # ((\u_Datapath|u_ALU|Add0~93_combout\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~828_q\ & !\u_Datapath|u_ALU|Add0~93_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~860_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~828_q\,
	datad => \u_Datapath|u_ALU|Add0~93_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9110_combout\);

-- Location: LCCOMB_X21_Y15_N20
\u_Datapath|u_Data_Memory|w_Memory~9111\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9111_combout\ = (\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9110_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~924_q\)) # (!\u_Datapath|u_Data_Memory|w_Memory~9110_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~892_q\))))) # (!\u_Datapath|u_ALU|Add0~93_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9110_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~924_q\,
	datab => \u_Datapath|u_ALU|Add0~93_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~892_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9110_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9111_combout\);

-- Location: LCCOMB_X20_Y14_N20
\u_Datapath|u_Data_Memory|w_Memory~9119\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9119_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9116_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~9118_combout\)) # (!\u_Datapath|u_Data_Memory|w_Memory~9116_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~9111_combout\))))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9116_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~99_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~9118_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9116_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9111_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9119_combout\);

-- Location: FF_X19_Y17_N9
\u_Datapath|u_Data_Memory|w_Memory~1596\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux44~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9722_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1596_q\);

-- Location: FF_X20_Y14_N15
\u_Datapath|u_Data_Memory|w_Memory~1084\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux44~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9664_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1084_q\);

-- Location: FF_X20_Y14_N5
\u_Datapath|u_Data_Memory|w_Memory~60\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux44~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9706_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~60_q\);

-- Location: LCCOMB_X20_Y14_N4
\u_Datapath|u_Data_Memory|w_Memory~9124\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9124_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_ALU|Add0~101_combout\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_ALU|Add0~101_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1084_q\)) # (!\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~60_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~99_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1084_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~60_q\,
	datad => \u_Datapath|u_ALU|Add0~101_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9124_combout\);

-- Location: LCCOMB_X19_Y17_N8
\u_Datapath|u_Data_Memory|w_Memory~9125\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9125_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9124_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1596_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9124_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~572_q\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9124_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~572_q\,
	datab => \u_Datapath|u_ALU|Add0~99_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1596_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9124_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9125_combout\);

-- Location: FF_X18_Y11_N19
\u_Datapath|u_Data_Memory|w_Memory~1660\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux44~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9720_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1660_q\);

-- Location: FF_X18_Y11_N13
\u_Datapath|u_Data_Memory|w_Memory~124\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux44~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9704_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~124_q\);

-- Location: LCCOMB_X18_Y11_N12
\u_Datapath|u_Data_Memory|w_Memory~9122\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9122_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_ALU|Add0~101_combout\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_ALU|Add0~101_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1148_q\)) # (!\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~124_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1148_q\,
	datab => \u_Datapath|u_ALU|Add0~99_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~124_q\,
	datad => \u_Datapath|u_ALU|Add0~101_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9122_combout\);

-- Location: LCCOMB_X18_Y11_N18
\u_Datapath|u_Data_Memory|w_Memory~9123\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9123_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9122_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1660_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9122_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~636_q\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9122_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~636_q\,
	datab => \u_Datapath|u_ALU|Add0~99_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1660_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9122_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9123_combout\);

-- Location: LCCOMB_X19_Y17_N26
\u_Datapath|u_Data_Memory|w_Memory~9126\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9126_combout\ = (\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_ALU|Add0~91_combout\) # ((\u_Datapath|u_Data_Memory|w_Memory~9123_combout\)))) # (!\u_Datapath|u_ALU|Add0~93_combout\ & 
-- (!\u_Datapath|u_ALU|Add0~91_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~9125_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~93_combout\,
	datab => \u_Datapath|u_ALU|Add0~91_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9125_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9123_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9126_combout\);

-- Location: FF_X20_Y10_N29
\u_Datapath|u_Data_Memory|w_Memory~1116\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux44~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9663_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1116_q\);

-- Location: LCCOMB_X22_Y9_N28
\u_Datapath|u_Data_Memory|w_Memory~604feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~604feeder_combout\ = \u_Datapath|u_Register_File|Mux44~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux44~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~604feeder_combout\);

-- Location: FF_X22_Y9_N29
\u_Datapath|u_Data_Memory|w_Memory~604\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~604feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9687_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~604_q\);

-- Location: FF_X19_Y9_N3
\u_Datapath|u_Data_Memory|w_Memory~92\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux44~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9705_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~92_q\);

-- Location: LCCOMB_X19_Y9_N2
\u_Datapath|u_Data_Memory|w_Memory~9120\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9120_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~604_q\) # ((\u_Datapath|u_ALU|Add0~101_combout\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~92_q\ & !\u_Datapath|u_ALU|Add0~101_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~99_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~604_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~92_q\,
	datad => \u_Datapath|u_ALU|Add0~101_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9120_combout\);

-- Location: LCCOMB_X20_Y10_N28
\u_Datapath|u_Data_Memory|w_Memory~9121\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9121_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9120_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~1628_q\)) # (!\u_Datapath|u_Data_Memory|w_Memory~9120_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~1116_q\))))) # (!\u_Datapath|u_ALU|Add0~101_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9120_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1628_q\,
	datab => \u_Datapath|u_ALU|Add0~101_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1116_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9120_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9121_combout\);

-- Location: LCCOMB_X19_Y17_N12
\u_Datapath|u_Data_Memory|w_Memory~9129\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9129_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9126_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~9128_combout\)) # (!\u_Datapath|u_Data_Memory|w_Memory~9126_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~9121_combout\))))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9126_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~9128_combout\,
	datab => \u_Datapath|u_ALU|Add0~91_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9126_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9121_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9129_combout\);

-- Location: LCCOMB_X19_Y17_N10
\u_Datapath|u_Data_Memory|w_Memory~9130\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9130_combout\ = (\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_ALU|Add0~95_combout\) # ((\u_Datapath|u_Data_Memory|w_Memory~9119_combout\)))) # (!\u_Datapath|u_ALU|Add0~97_combout\ & 
-- (!\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9129_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~97_combout\,
	datab => \u_Datapath|u_ALU|Add0~95_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9119_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9129_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9130_combout\);

-- Location: LCCOMB_X19_Y17_N16
\u_Datapath|u_Data_Memory|w_Memory~9141\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9141_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9130_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9140_combout\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9130_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~9109_combout\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9130_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~95_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~9109_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9140_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9130_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9141_combout\);

-- Location: LCCOMB_X19_Y20_N14
\u_Datapath|u_Data_Memory|w_Memory~9747\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9747_combout\ = (!\u_Datapath|u_ALU|Add0~103_combout\ & (!\u_Datapath|u_ALU|Add0~105_combout\ & \u_Datapath|u_Data_Memory|w_Memory~9141_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~103_combout\,
	datab => \u_Datapath|u_ALU|Add0~105_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9141_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9747_combout\);

-- Location: FF_X19_Y16_N15
\u_Datapath|u_Register_File|w_Register_File[0][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Mux_Register_File|o_DOUT[20]~22_combout\,
	clrn => \ALT_INV_i_Rst~inputclkctrl_outclk\,
	ena => \u_Datapath|u_Register_File|w_Register_File[0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Register_File|w_Register_File[0][20]~q\);

-- Location: LCCOMB_X19_Y14_N8
\u_Datapath|u_ALU|Add0~131\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_ALU|Add0~131_combout\ = ((\u_Datapath|u_ALU|Add0~168_combout\ $ (\u_Datapath|u_Register_File|w_Register_File[0][20]~q\ $ (!\u_Datapath|u_ALU|Add0~130\)))) # (GND)
-- \u_Datapath|u_ALU|Add0~132\ = CARRY((\u_Datapath|u_ALU|Add0~168_combout\ & ((\u_Datapath|u_Register_File|w_Register_File[0][20]~q\) # (!\u_Datapath|u_ALU|Add0~130\))) # (!\u_Datapath|u_ALU|Add0~168_combout\ & 
-- (\u_Datapath|u_Register_File|w_Register_File[0][20]~q\ & !\u_Datapath|u_ALU|Add0~130\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~168_combout\,
	datab => \u_Datapath|u_Register_File|w_Register_File[0][20]~q\,
	datad => VCC,
	cin => \u_Datapath|u_ALU|Add0~130\,
	combout => \u_Datapath|u_ALU|Add0~131_combout\,
	cout => \u_Datapath|u_ALU|Add0~132\);

-- Location: LCCOMB_X19_Y16_N14
\u_Datapath|u_Mux_Register_File|o_DOUT[20]~22\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Mux_Register_File|o_DOUT[20]~22_combout\ = (\u_Control|Equal4~0_combout\ & (((\u_Datapath|u_ALU|Add0~131_combout\)))) # (!\u_Control|Equal4~0_combout\ & (!\u_Datapath|u_Data_Memory|w_Memory~8343_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~9183_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~8343_combout\,
	datab => \u_Control|Equal4~0_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9183_combout\,
	datad => \u_Datapath|u_ALU|Add0~131_combout\,
	combout => \u_Datapath|u_Mux_Register_File|o_DOUT[20]~22_combout\);

-- Location: FF_X20_Y16_N25
\u_Datapath|u_Register_File|w_Register_File[9][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Mux_Register_File|o_DOUT[20]~22_combout\,
	clrn => \ALT_INV_i_Rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \u_Datapath|u_Register_File|w_Register_File[9][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Register_File|w_Register_File[9][20]~q\);

-- Location: LCCOMB_X20_Y16_N24
\u_Datapath|u_Register_File|Mux43~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Register_File|Mux43~0_combout\ = (\u_Datapath|u_PC|w_Q\(3) & (\u_Datapath|u_Register_File|w_Register_File[8][20]~q\)) # (!\u_Datapath|u_PC|w_Q\(3) & ((\u_Datapath|u_PC|w_Q\(4) & (\u_Datapath|u_Register_File|w_Register_File[8][20]~q\)) # 
-- (!\u_Datapath|u_PC|w_Q\(4) & ((\u_Datapath|u_Register_File|w_Register_File[9][20]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Register_File|w_Register_File[8][20]~q\,
	datab => \u_Datapath|u_PC|w_Q\(3),
	datac => \u_Datapath|u_Register_File|w_Register_File[9][20]~q\,
	datad => \u_Datapath|u_PC|w_Q\(4),
	combout => \u_Datapath|u_Register_File|Mux43~0_combout\);

-- Location: LCCOMB_X20_Y16_N14
\u_Datapath|u_Register_File|Mux43~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Register_File|Mux43~1_combout\ = (\u_Datapath|u_Register_File|w_Register_File[0][0]~0_combout\ & (!\u_Datapath|u_Mux_ALU_B|o_DOUT[1]~0_combout\ & ((\u_Datapath|u_Register_File|w_Register_File[0][20]~q\)))) # 
-- (!\u_Datapath|u_Register_File|w_Register_File[0][0]~0_combout\ & (((\u_Datapath|u_Register_File|Mux43~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Mux_ALU_B|o_DOUT[1]~0_combout\,
	datab => \u_Datapath|u_Register_File|Mux43~0_combout\,
	datac => \u_Datapath|u_Register_File|w_Register_File[0][20]~q\,
	datad => \u_Datapath|u_Register_File|w_Register_File[0][0]~0_combout\,
	combout => \u_Datapath|u_Register_File|Mux43~1_combout\);

-- Location: LCCOMB_X13_Y13_N22
\u_Datapath|u_Data_Memory|w_Memory~1885feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1885feeder_combout\ = \u_Datapath|u_Register_File|Mux43~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux43~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1885feeder_combout\);

-- Location: FF_X13_Y13_N23
\u_Datapath|u_Data_Memory|w_Memory~1885\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1885feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9717_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1885_q\);

-- Location: FF_X15_Y13_N3
\u_Datapath|u_Data_Memory|w_Memory~2013\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux43~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9724_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~2013_q\);

-- Location: FF_X15_Y13_N13
\u_Datapath|u_Data_Memory|w_Memory~1629\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux43~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9721_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1629_q\);

-- Location: LCCOMB_X15_Y13_N12
\u_Datapath|u_Data_Memory|w_Memory~9175\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9175_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1757_q\) # ((\u_Datapath|u_ALU|Add0~97_combout\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~1629_q\ & !\u_Datapath|u_ALU|Add0~97_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1757_q\,
	datab => \u_Datapath|u_ALU|Add0~95_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1629_q\,
	datad => \u_Datapath|u_ALU|Add0~97_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9175_combout\);

-- Location: LCCOMB_X15_Y13_N2
\u_Datapath|u_Data_Memory|w_Memory~9176\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9176_combout\ = (\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9175_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~2013_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9175_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1885_q\)))) # (!\u_Datapath|u_ALU|Add0~97_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9175_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~97_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1885_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~2013_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9175_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9176_combout\);

-- Location: LCCOMB_X21_Y12_N16
\u_Datapath|u_Data_Memory|w_Memory~1725feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1725feeder_combout\ = \u_Datapath|u_Register_File|Mux43~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux43~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1725feeder_combout\);

-- Location: FF_X21_Y12_N17
\u_Datapath|u_Data_Memory|w_Memory~1725\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1725feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9714_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1725_q\);

-- Location: FF_X23_Y14_N19
\u_Datapath|u_Data_Memory|w_Memory~1981\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux43~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9726_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1981_q\);

-- Location: LCCOMB_X11_Y17_N12
\u_Datapath|u_Data_Memory|w_Memory~1853feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1853feeder_combout\ = \u_Datapath|u_Register_File|Mux43~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux43~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1853feeder_combout\);

-- Location: FF_X11_Y17_N13
\u_Datapath|u_Data_Memory|w_Memory~1853\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1853feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9718_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1853_q\);

-- Location: FF_X23_Y14_N13
\u_Datapath|u_Data_Memory|w_Memory~1597\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux43~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9722_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1597_q\);

-- Location: LCCOMB_X23_Y14_N12
\u_Datapath|u_Data_Memory|w_Memory~9177\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9177_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & (((\u_Datapath|u_ALU|Add0~97_combout\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_ALU|Add0~97_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1853_q\)) # (!\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1597_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~95_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1853_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1597_q\,
	datad => \u_Datapath|u_ALU|Add0~97_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9177_combout\);

-- Location: LCCOMB_X23_Y14_N18
\u_Datapath|u_Data_Memory|w_Memory~9178\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9178_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9177_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1981_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9177_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1725_q\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9177_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~95_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1725_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1981_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9177_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9178_combout\);

-- Location: LCCOMB_X17_Y18_N16
\u_Datapath|u_Data_Memory|w_Memory~9179\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9179_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_ALU|Add0~93_combout\) # ((\u_Datapath|u_Data_Memory|w_Memory~9176_combout\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & 
-- (!\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9178_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_ALU|Add0~93_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9176_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9178_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9179_combout\);

-- Location: LCCOMB_X16_Y21_N22
\u_Datapath|u_Data_Memory|w_Memory~2045feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~2045feeder_combout\ = \u_Datapath|u_Register_File|Mux43~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux43~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~2045feeder_combout\);

-- Location: FF_X16_Y21_N23
\u_Datapath|u_Data_Memory|w_Memory~2045\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~2045feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9725_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~2045_q\);

-- Location: FF_X14_Y21_N31
\u_Datapath|u_Data_Memory|w_Memory~1789\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux43~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9713_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1789_q\);

-- Location: FF_X18_Y20_N1
\u_Datapath|u_Data_Memory|w_Memory~1661\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux43~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9720_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1661_q\);

-- Location: LCCOMB_X18_Y20_N0
\u_Datapath|u_Data_Memory|w_Memory~9173\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9173_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & (((\u_Datapath|u_ALU|Add0~97_combout\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_ALU|Add0~97_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1917_q\)) # (!\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1661_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1917_q\,
	datab => \u_Datapath|u_ALU|Add0~95_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1661_q\,
	datad => \u_Datapath|u_ALU|Add0~97_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9173_combout\);

-- Location: LCCOMB_X14_Y21_N30
\u_Datapath|u_Data_Memory|w_Memory~9174\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9174_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9173_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~2045_q\)) # (!\u_Datapath|u_Data_Memory|w_Memory~9173_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~1789_q\))))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9173_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~95_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~2045_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1789_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9173_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9174_combout\);

-- Location: LCCOMB_X18_Y18_N30
\u_Datapath|u_Data_Memory|w_Memory~9182\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9182_combout\ = (\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9179_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~9181_combout\)) # (!\u_Datapath|u_Data_Memory|w_Memory~9179_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~9174_combout\))))) # (!\u_Datapath|u_ALU|Add0~93_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9179_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~9181_combout\,
	datab => \u_Datapath|u_ALU|Add0~93_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9179_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9174_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9182_combout\);

-- Location: LCCOMB_X17_Y10_N10
\u_Datapath|u_Data_Memory|w_Memory~797feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~797feeder_combout\ = \u_Datapath|u_Register_File|Mux43~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux43~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~797feeder_combout\);

-- Location: FF_X17_Y10_N11
\u_Datapath|u_Data_Memory|w_Memory~797\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~797feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9677_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~797_q\);

-- Location: FF_X16_Y11_N25
\u_Datapath|u_Data_Memory|w_Memory~1053\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux43~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9693_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1053_q\);

-- Location: LCCOMB_X16_Y12_N16
\u_Datapath|u_Data_Memory|w_Memory~925feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~925feeder_combout\ = \u_Datapath|u_Register_File|Mux43~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux43~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~925feeder_combout\);

-- Location: FF_X16_Y12_N17
\u_Datapath|u_Data_Memory|w_Memory~925\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~925feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9683_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~925_q\);

-- Location: FF_X16_Y11_N3
\u_Datapath|u_Data_Memory|w_Memory~669\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux43~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9689_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~669_q\);

-- Location: LCCOMB_X16_Y11_N2
\u_Datapath|u_Data_Memory|w_Memory~9159\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9159_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & (((\u_Datapath|u_ALU|Add0~97_combout\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_ALU|Add0~97_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~925_q\)) 
-- # (!\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~669_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~95_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~925_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~669_q\,
	datad => \u_Datapath|u_ALU|Add0~97_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9159_combout\);

-- Location: LCCOMB_X16_Y11_N24
\u_Datapath|u_Data_Memory|w_Memory~9160\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9160_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9159_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1053_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9159_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~797_q\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9159_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~95_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~797_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1053_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9159_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9160_combout\);

-- Location: LCCOMB_X17_Y17_N12
\u_Datapath|u_Data_Memory|w_Memory~829feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~829feeder_combout\ = \u_Datapath|u_Register_File|Mux43~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux43~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~829feeder_combout\);

-- Location: FF_X17_Y17_N13
\u_Datapath|u_Data_Memory|w_Memory~829\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~829feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9682_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~829_q\);

-- Location: FF_X16_Y18_N27
\u_Datapath|u_Data_Memory|w_Memory~957\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux43~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9692_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~957_q\);

-- Location: FF_X16_Y18_N17
\u_Datapath|u_Data_Memory|w_Memory~573\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux43~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9688_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~573_q\);

-- Location: LCCOMB_X16_Y18_N16
\u_Datapath|u_Data_Memory|w_Memory~9156\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9156_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~701_q\) # ((\u_Datapath|u_ALU|Add0~97_combout\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~573_q\ & !\u_Datapath|u_ALU|Add0~97_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~701_q\,
	datab => \u_Datapath|u_ALU|Add0~95_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~573_q\,
	datad => \u_Datapath|u_ALU|Add0~97_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9156_combout\);

-- Location: LCCOMB_X16_Y18_N26
\u_Datapath|u_Data_Memory|w_Memory~9157\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9157_combout\ = (\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9156_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~957_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9156_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~829_q\)))) # (!\u_Datapath|u_ALU|Add0~97_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9156_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~97_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~829_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~957_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9156_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9157_combout\);

-- Location: FF_X14_Y19_N31
\u_Datapath|u_Data_Memory|w_Memory~1021\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux43~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9691_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1021_q\);

-- Location: LCCOMB_X17_Y19_N14
\u_Datapath|u_Data_Memory|w_Memory~765feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~765feeder_combout\ = \u_Datapath|u_Register_File|Mux43~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux43~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~765feeder_combout\);

-- Location: FF_X17_Y19_N15
\u_Datapath|u_Data_Memory|w_Memory~765\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~765feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9675_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~765_q\);

-- Location: FF_X19_Y19_N9
\u_Datapath|u_Data_Memory|w_Memory~637\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux43~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9685_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~637_q\);

-- Location: LCCOMB_X19_Y19_N8
\u_Datapath|u_Data_Memory|w_Memory~9154\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9154_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~765_q\) # ((\u_Datapath|u_ALU|Add0~97_combout\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~637_q\ & !\u_Datapath|u_ALU|Add0~97_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~95_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~765_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~637_q\,
	datad => \u_Datapath|u_ALU|Add0~97_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9154_combout\);

-- Location: LCCOMB_X14_Y19_N30
\u_Datapath|u_Data_Memory|w_Memory~9155\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9155_combout\ = (\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9154_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1021_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9154_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~893_q\)))) # (!\u_Datapath|u_ALU|Add0~97_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9154_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~893_q\,
	datab => \u_Datapath|u_ALU|Add0~97_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1021_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9154_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9155_combout\);

-- Location: LCCOMB_X17_Y18_N4
\u_Datapath|u_Data_Memory|w_Memory~9158\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9158_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & (\u_Datapath|u_ALU|Add0~93_combout\)) # (!\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_ALU|Add0~93_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~9155_combout\))) # (!\u_Datapath|u_ALU|Add0~93_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~9157_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_ALU|Add0~93_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9157_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9155_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9158_combout\);

-- Location: FF_X20_Y20_N17
\u_Datapath|u_Data_Memory|w_Memory~989\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux43~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9690_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~989_q\);

-- Location: FF_X15_Y20_N25
\u_Datapath|u_Data_Memory|w_Memory~733\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux43~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9672_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~733_q\);

-- Location: FF_X20_Y20_N3
\u_Datapath|u_Data_Memory|w_Memory~605\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux43~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9687_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~605_q\);

-- Location: LCCOMB_X20_Y20_N2
\u_Datapath|u_Data_Memory|w_Memory~9152\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9152_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & (((\u_Datapath|u_ALU|Add0~97_combout\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_ALU|Add0~97_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~861_q\)) 
-- # (!\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~605_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~861_q\,
	datab => \u_Datapath|u_ALU|Add0~95_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~605_q\,
	datad => \u_Datapath|u_ALU|Add0~97_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9152_combout\);

-- Location: LCCOMB_X15_Y20_N24
\u_Datapath|u_Data_Memory|w_Memory~9153\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9153_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9152_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~989_q\)) # (!\u_Datapath|u_Data_Memory|w_Memory~9152_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~733_q\))))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9152_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~95_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~989_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~733_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9152_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9153_combout\);

-- Location: LCCOMB_X17_Y18_N26
\u_Datapath|u_Data_Memory|w_Memory~9161\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9161_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9158_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~9160_combout\)) # (!\u_Datapath|u_Data_Memory|w_Memory~9158_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~9153_combout\))))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9158_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~9160_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9158_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9153_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9161_combout\);

-- Location: FF_X17_Y22_N5
\u_Datapath|u_Data_Memory|w_Memory~381\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux43~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9694_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~381_q\);

-- Location: LCCOMB_X19_Y22_N18
\u_Datapath|u_Data_Memory|w_Memory~253feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~253feeder_combout\ = \u_Datapath|u_Register_File|Mux43~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux43~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~253feeder_combout\);

-- Location: FF_X19_Y22_N19
\u_Datapath|u_Data_Memory|w_Memory~253\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~253feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9700_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~253_q\);

-- Location: FF_X18_Y22_N25
\u_Datapath|u_Data_Memory|w_Memory~125\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux43~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9704_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~125_q\);

-- Location: LCCOMB_X18_Y22_N24
\u_Datapath|u_Data_Memory|w_Memory~9162\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9162_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~253_q\) # ((\u_Datapath|u_ALU|Add0~97_combout\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~125_q\ & !\u_Datapath|u_ALU|Add0~97_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~95_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~253_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~125_q\,
	datad => \u_Datapath|u_ALU|Add0~97_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9162_combout\);

-- Location: LCCOMB_X17_Y22_N4
\u_Datapath|u_Data_Memory|w_Memory~9163\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9163_combout\ = (\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9162_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~509_q\)) # (!\u_Datapath|u_Data_Memory|w_Memory~9162_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~381_q\))))) # (!\u_Datapath|u_ALU|Add0~97_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9162_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~509_q\,
	datab => \u_Datapath|u_ALU|Add0~97_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~381_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9162_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9163_combout\);

-- Location: LCCOMB_X12_Y19_N12
\u_Datapath|u_Data_Memory|w_Memory~317feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~317feeder_combout\ = \u_Datapath|u_Register_File|Mux43~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux43~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~317feeder_combout\);

-- Location: FF_X12_Y19_N13
\u_Datapath|u_Data_Memory|w_Memory~317\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~317feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9696_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~317_q\);

-- Location: FF_X17_Y18_N23
\u_Datapath|u_Data_Memory|w_Memory~445\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux43~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9710_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~445_q\);

-- Location: LCCOMB_X13_Y20_N26
\u_Datapath|u_Data_Memory|w_Memory~189feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~189feeder_combout\ = \u_Datapath|u_Register_File|Mux43~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux43~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~189feeder_combout\);

-- Location: FF_X13_Y20_N27
\u_Datapath|u_Data_Memory|w_Memory~189\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~189feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9701_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~189_q\);

-- Location: FF_X17_Y18_N13
\u_Datapath|u_Data_Memory|w_Memory~61\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux43~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9706_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~61_q\);

-- Location: LCCOMB_X17_Y18_N12
\u_Datapath|u_Data_Memory|w_Memory~9166\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9166_combout\ = (\u_Datapath|u_ALU|Add0~97_combout\ & (((\u_Datapath|u_ALU|Add0~95_combout\)))) # (!\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_ALU|Add0~95_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~189_q\)) 
-- # (!\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~61_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~97_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~189_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~61_q\,
	datad => \u_Datapath|u_ALU|Add0~95_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9166_combout\);

-- Location: LCCOMB_X17_Y18_N22
\u_Datapath|u_Data_Memory|w_Memory~9167\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9167_combout\ = (\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9166_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~445_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9166_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~317_q\)))) # (!\u_Datapath|u_ALU|Add0~97_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9166_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~97_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~317_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~445_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9166_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9167_combout\);

-- Location: FF_X12_Y18_N7
\u_Datapath|u_Data_Memory|w_Memory~477\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux43~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9708_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~477_q\);

-- Location: FF_X12_Y18_N17
\u_Datapath|u_Data_Memory|w_Memory~93\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux43~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9705_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~93_q\);

-- Location: LCCOMB_X12_Y18_N16
\u_Datapath|u_Data_Memory|w_Memory~9164\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9164_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & (((\u_Datapath|u_ALU|Add0~97_combout\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_ALU|Add0~97_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~349_q\)) 
-- # (!\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~93_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~349_q\,
	datab => \u_Datapath|u_ALU|Add0~95_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~93_q\,
	datad => \u_Datapath|u_ALU|Add0~97_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9164_combout\);

-- Location: LCCOMB_X12_Y18_N6
\u_Datapath|u_Data_Memory|w_Memory~9165\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9165_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9164_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~477_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9164_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~221_q\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9164_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~221_q\,
	datab => \u_Datapath|u_ALU|Add0~95_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~477_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9164_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9165_combout\);

-- Location: LCCOMB_X17_Y18_N24
\u_Datapath|u_Data_Memory|w_Memory~9168\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9168_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_ALU|Add0~93_combout\) # ((\u_Datapath|u_Data_Memory|w_Memory~9165_combout\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & 
-- (!\u_Datapath|u_ALU|Add0~93_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~9167_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_ALU|Add0~93_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9167_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9165_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9168_combout\);

-- Location: LCCOMB_X17_Y18_N18
\u_Datapath|u_Data_Memory|w_Memory~9171\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9171_combout\ = (\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9168_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~9170_combout\)) # (!\u_Datapath|u_Data_Memory|w_Memory~9168_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~9163_combout\))))) # (!\u_Datapath|u_ALU|Add0~93_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9168_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~9170_combout\,
	datab => \u_Datapath|u_ALU|Add0~93_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9163_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9168_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9171_combout\);

-- Location: LCCOMB_X18_Y18_N16
\u_Datapath|u_Data_Memory|w_Memory~9172\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9172_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_ALU|Add0~101_combout\) # ((\u_Datapath|u_Data_Memory|w_Memory~9161_combout\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & 
-- (!\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9171_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~99_combout\,
	datab => \u_Datapath|u_ALU|Add0~101_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9161_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9171_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9172_combout\);

-- Location: LCCOMB_X18_Y18_N28
\u_Datapath|u_Data_Memory|w_Memory~9183\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9183_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9172_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9182_combout\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9172_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~9151_combout\)))) # (!\u_Datapath|u_ALU|Add0~101_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9172_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~9151_combout\,
	datab => \u_Datapath|u_ALU|Add0~101_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9182_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9172_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9183_combout\);

-- Location: LCCOMB_X19_Y16_N8
\u_Datapath|u_Data_Memory|w_Memory~9748\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9748_combout\ = (!\u_Datapath|u_ALU|Add0~105_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~9183_combout\ & !\u_Datapath|u_ALU|Add0~103_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~105_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~9183_combout\,
	datad => \u_Datapath|u_ALU|Add0~103_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9748_combout\);

-- Location: LCCOMB_X19_Y14_N10
\u_Datapath|u_ALU|Add0~133\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_ALU|Add0~133_combout\ = (\u_Datapath|u_ALU|Add0~169_combout\ & ((\u_Datapath|u_Register_File|w_Register_File[0][21]~q\ & (\u_Datapath|u_ALU|Add0~132\ & VCC)) # (!\u_Datapath|u_Register_File|w_Register_File[0][21]~q\ & 
-- (!\u_Datapath|u_ALU|Add0~132\)))) # (!\u_Datapath|u_ALU|Add0~169_combout\ & ((\u_Datapath|u_Register_File|w_Register_File[0][21]~q\ & (!\u_Datapath|u_ALU|Add0~132\)) # (!\u_Datapath|u_Register_File|w_Register_File[0][21]~q\ & 
-- ((\u_Datapath|u_ALU|Add0~132\) # (GND)))))
-- \u_Datapath|u_ALU|Add0~134\ = CARRY((\u_Datapath|u_ALU|Add0~169_combout\ & (!\u_Datapath|u_Register_File|w_Register_File[0][21]~q\ & !\u_Datapath|u_ALU|Add0~132\)) # (!\u_Datapath|u_ALU|Add0~169_combout\ & ((!\u_Datapath|u_ALU|Add0~132\) # 
-- (!\u_Datapath|u_Register_File|w_Register_File[0][21]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~169_combout\,
	datab => \u_Datapath|u_Register_File|w_Register_File[0][21]~q\,
	datad => VCC,
	cin => \u_Datapath|u_ALU|Add0~132\,
	combout => \u_Datapath|u_ALU|Add0~133_combout\,
	cout => \u_Datapath|u_ALU|Add0~134\);

-- Location: LCCOMB_X19_Y16_N16
\u_Datapath|u_Mux_Register_File|o_DOUT[21]~23\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Mux_Register_File|o_DOUT[21]~23_combout\ = (\u_Control|Equal4~0_combout\ & (((\u_Datapath|u_ALU|Add0~133_combout\)))) # (!\u_Control|Equal4~0_combout\ & (!\u_Datapath|u_Data_Memory|w_Memory~8343_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~9225_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~8343_combout\,
	datab => \u_Control|Equal4~0_combout\,
	datac => \u_Datapath|u_ALU|Add0~133_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9225_combout\,
	combout => \u_Datapath|u_Mux_Register_File|o_DOUT[21]~23_combout\);

-- Location: FF_X19_Y15_N19
\u_Datapath|u_Register_File|w_Register_File[0][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Mux_Register_File|o_DOUT[21]~23_combout\,
	clrn => \ALT_INV_i_Rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \u_Datapath|u_Register_File|w_Register_File[0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Register_File|w_Register_File[0][21]~q\);

-- Location: LCCOMB_X24_Y16_N16
\u_Datapath|u_Register_File|Mux42~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Register_File|Mux42~1_combout\ = (\u_Datapath|u_Register_File|w_Register_File[0][0]~0_combout\ & (((\u_Datapath|u_Register_File|w_Register_File[0][21]~q\ & !\u_Datapath|u_Mux_ALU_B|o_DOUT[1]~0_combout\)))) # 
-- (!\u_Datapath|u_Register_File|w_Register_File[0][0]~0_combout\ & (\u_Datapath|u_Register_File|Mux42~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Register_File|Mux42~0_combout\,
	datab => \u_Datapath|u_Register_File|w_Register_File[0][21]~q\,
	datac => \u_Datapath|u_Mux_ALU_B|o_DOUT[1]~0_combout\,
	datad => \u_Datapath|u_Register_File|w_Register_File[0][0]~0_combout\,
	combout => \u_Datapath|u_Register_File|Mux42~1_combout\);

-- Location: FF_X18_Y10_N15
\u_Datapath|u_Data_Memory|w_Memory~1886\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux42~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9717_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1886_q\);

-- Location: FF_X18_Y10_N17
\u_Datapath|u_Data_Memory|w_Memory~350\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux42~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9695_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~350_q\);

-- Location: LCCOMB_X18_Y10_N16
\u_Datapath|u_Data_Memory|w_Memory~9184\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9184_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_ALU|Add0~101_combout\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_ALU|Add0~101_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1374_q\)) # (!\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~350_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1374_q\,
	datab => \u_Datapath|u_ALU|Add0~99_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~350_q\,
	datad => \u_Datapath|u_ALU|Add0~101_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9184_combout\);

-- Location: LCCOMB_X18_Y10_N14
\u_Datapath|u_Data_Memory|w_Memory~9185\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9185_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9184_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1886_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9184_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~862_q\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9184_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~862_q\,
	datab => \u_Datapath|u_ALU|Add0~99_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1886_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9184_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9185_combout\);

-- Location: FF_X18_Y16_N9
\u_Datapath|u_Data_Memory|w_Memory~318\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux42~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9696_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~318_q\);

-- Location: LCCOMB_X18_Y16_N8
\u_Datapath|u_Data_Memory|w_Memory~9188\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9188_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~830_q\) # ((\u_Datapath|u_ALU|Add0~101_combout\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~318_q\ & !\u_Datapath|u_ALU|Add0~101_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~830_q\,
	datab => \u_Datapath|u_ALU|Add0~99_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~318_q\,
	datad => \u_Datapath|u_ALU|Add0~101_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9188_combout\);

-- Location: FF_X18_Y16_N15
\u_Datapath|u_Data_Memory|w_Memory~1854\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux42~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9718_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1854_q\);

-- Location: LCCOMB_X18_Y16_N14
\u_Datapath|u_Data_Memory|w_Memory~9189\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9189_combout\ = (\u_Datapath|u_Data_Memory|w_Memory~9188_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~1854_q\) # (!\u_Datapath|u_ALU|Add0~101_combout\)))) # (!\u_Datapath|u_Data_Memory|w_Memory~9188_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1342_q\ & ((\u_Datapath|u_ALU|Add0~101_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1342_q\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~9188_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1854_q\,
	datad => \u_Datapath|u_ALU|Add0~101_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9189_combout\);

-- Location: FF_X25_Y15_N13
\u_Datapath|u_Data_Memory|w_Memory~1918\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux42~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9716_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1918_q\);

-- Location: FF_X25_Y15_N7
\u_Datapath|u_Data_Memory|w_Memory~382\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux42~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9694_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~382_q\);

-- Location: LCCOMB_X25_Y15_N6
\u_Datapath|u_Data_Memory|w_Memory~9186\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9186_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~894_q\) # ((\u_Datapath|u_ALU|Add0~101_combout\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~382_q\ & !\u_Datapath|u_ALU|Add0~101_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~894_q\,
	datab => \u_Datapath|u_ALU|Add0~99_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~382_q\,
	datad => \u_Datapath|u_ALU|Add0~101_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9186_combout\);

-- Location: LCCOMB_X25_Y15_N12
\u_Datapath|u_Data_Memory|w_Memory~9187\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9187_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9186_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1918_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9186_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1406_q\)))) # (!\u_Datapath|u_ALU|Add0~101_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9186_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1406_q\,
	datab => \u_Datapath|u_ALU|Add0~101_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1918_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9186_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9187_combout\);

-- Location: LCCOMB_X18_Y13_N22
\u_Datapath|u_Data_Memory|w_Memory~9190\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9190_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & (\u_Datapath|u_ALU|Add0~93_combout\)) # (!\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_ALU|Add0~93_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~9187_combout\))) # (!\u_Datapath|u_ALU|Add0~93_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~9189_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_ALU|Add0~93_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9189_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9187_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9190_combout\);

-- Location: LCCOMB_X15_Y12_N18
\u_Datapath|u_Data_Memory|w_Memory~1950feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1950feeder_combout\ = \u_Datapath|u_Register_File|Mux42~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux42~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1950feeder_combout\);

-- Location: FF_X15_Y12_N19
\u_Datapath|u_Data_Memory|w_Memory~1950\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1950feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9719_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1950_q\);

-- Location: FF_X16_Y16_N5
\u_Datapath|u_Data_Memory|w_Memory~926\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux42~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9683_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~926_q\);

-- Location: FF_X15_Y12_N5
\u_Datapath|u_Data_Memory|w_Memory~414\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux42~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9697_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~414_q\);

-- Location: LCCOMB_X15_Y12_N4
\u_Datapath|u_Data_Memory|w_Memory~9191\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9191_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_ALU|Add0~101_combout\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_ALU|Add0~101_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1438_q\)) # (!\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~414_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1438_q\,
	datab => \u_Datapath|u_ALU|Add0~99_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~414_q\,
	datad => \u_Datapath|u_ALU|Add0~101_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9191_combout\);

-- Location: LCCOMB_X16_Y16_N4
\u_Datapath|u_Data_Memory|w_Memory~9192\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9192_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9191_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~1950_q\)) # (!\u_Datapath|u_Data_Memory|w_Memory~9191_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~926_q\))))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9191_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~99_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1950_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~926_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9191_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9192_combout\);

-- Location: LCCOMB_X18_Y13_N4
\u_Datapath|u_Data_Memory|w_Memory~9193\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9193_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9190_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9192_combout\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9190_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~9185_combout\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9190_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~9185_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9190_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9192_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9193_combout\);

-- Location: LCCOMB_X18_Y9_N24
\u_Datapath|u_Data_Memory|w_Memory~670feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~670feeder_combout\ = \u_Datapath|u_Register_File|Mux42~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux42~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~670feeder_combout\);

-- Location: FF_X18_Y9_N25
\u_Datapath|u_Data_Memory|w_Memory~670\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~670feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9689_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~670_q\);

-- Location: FF_X20_Y11_N19
\u_Datapath|u_Data_Memory|w_Memory~1694\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux42~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9723_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1694_q\);

-- Location: LCCOMB_X27_Y15_N28
\u_Datapath|u_Data_Memory|w_Memory~1182feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1182feeder_combout\ = \u_Datapath|u_Register_File|Mux42~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux42~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1182feeder_combout\);

-- Location: FF_X27_Y15_N29
\u_Datapath|u_Data_Memory|w_Memory~1182\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1182feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9665_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1182_q\);

-- Location: FF_X20_Y11_N25
\u_Datapath|u_Data_Memory|w_Memory~158\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux42~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9707_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~158_q\);

-- Location: LCCOMB_X20_Y11_N24
\u_Datapath|u_Data_Memory|w_Memory~9211\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9211_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_ALU|Add0~101_combout\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_ALU|Add0~101_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1182_q\)) # (!\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~158_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~99_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1182_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~158_q\,
	datad => \u_Datapath|u_ALU|Add0~101_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9211_combout\);

-- Location: LCCOMB_X20_Y11_N18
\u_Datapath|u_Data_Memory|w_Memory~9212\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9212_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9211_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1694_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9211_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~670_q\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9211_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~99_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~670_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1694_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9211_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9212_combout\);

-- Location: LCCOMB_X17_Y9_N20
\u_Datapath|u_Data_Memory|w_Memory~1150feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1150feeder_combout\ = \u_Datapath|u_Register_File|Mux42~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux42~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1150feeder_combout\);

-- Location: FF_X17_Y9_N21
\u_Datapath|u_Data_Memory|w_Memory~1150\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1150feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9662_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1150_q\);

-- Location: FF_X18_Y11_N11
\u_Datapath|u_Data_Memory|w_Memory~1662\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux42~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9720_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1662_q\);

-- Location: FF_X18_Y11_N25
\u_Datapath|u_Data_Memory|w_Memory~126\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux42~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9704_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~126_q\);

-- Location: LCCOMB_X18_Y11_N24
\u_Datapath|u_Data_Memory|w_Memory~9206\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9206_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~638_q\) # ((\u_Datapath|u_ALU|Add0~101_combout\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~126_q\ & !\u_Datapath|u_ALU|Add0~101_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~638_q\,
	datab => \u_Datapath|u_ALU|Add0~99_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~126_q\,
	datad => \u_Datapath|u_ALU|Add0~101_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9206_combout\);

-- Location: LCCOMB_X18_Y11_N10
\u_Datapath|u_Data_Memory|w_Memory~9207\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9207_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9206_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1662_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9206_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1150_q\)))) # (!\u_Datapath|u_ALU|Add0~101_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9206_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~101_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1150_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1662_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9206_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9207_combout\);

-- Location: LCCOMB_X24_Y16_N22
\u_Datapath|u_Data_Memory|w_Memory~1086feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1086feeder_combout\ = \u_Datapath|u_Register_File|Mux42~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux42~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1086feeder_combout\);

-- Location: FF_X24_Y16_N23
\u_Datapath|u_Data_Memory|w_Memory~1086\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1086feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9664_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1086_q\);

-- Location: FF_X18_Y13_N1
\u_Datapath|u_Data_Memory|w_Memory~1598\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux42~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9722_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1598_q\);

-- Location: FF_X18_Y13_N19
\u_Datapath|u_Data_Memory|w_Memory~62\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux42~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9706_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~62_q\);

-- Location: LCCOMB_X18_Y13_N18
\u_Datapath|u_Data_Memory|w_Memory~9208\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9208_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~574_q\) # ((\u_Datapath|u_ALU|Add0~101_combout\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~62_q\ & !\u_Datapath|u_ALU|Add0~101_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~574_q\,
	datab => \u_Datapath|u_ALU|Add0~99_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~62_q\,
	datad => \u_Datapath|u_ALU|Add0~101_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9208_combout\);

-- Location: LCCOMB_X18_Y13_N0
\u_Datapath|u_Data_Memory|w_Memory~9209\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9209_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9208_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1598_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9208_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1086_q\)))) # (!\u_Datapath|u_ALU|Add0~101_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9208_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~101_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1086_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1598_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9208_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9209_combout\);

-- Location: LCCOMB_X18_Y13_N14
\u_Datapath|u_Data_Memory|w_Memory~9210\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9210_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & (\u_Datapath|u_ALU|Add0~93_combout\)) # (!\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_ALU|Add0~93_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~9207_combout\)) # (!\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9209_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_ALU|Add0~93_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9207_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9209_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9210_combout\);

-- Location: FF_X18_Y9_N3
\u_Datapath|u_Data_Memory|w_Memory~606\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux42~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9687_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~606_q\);

-- Location: LCCOMB_X16_Y9_N2
\u_Datapath|u_Data_Memory|w_Memory~1118feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1118feeder_combout\ = \u_Datapath|u_Register_File|Mux42~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux42~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1118feeder_combout\);

-- Location: FF_X16_Y9_N3
\u_Datapath|u_Data_Memory|w_Memory~1118\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1118feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9663_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1118_q\);

-- Location: FF_X19_Y9_N23
\u_Datapath|u_Data_Memory|w_Memory~94\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux42~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9705_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~94_q\);

-- Location: LCCOMB_X19_Y9_N22
\u_Datapath|u_Data_Memory|w_Memory~9204\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9204_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_ALU|Add0~101_combout\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_ALU|Add0~101_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1118_q\)) # (!\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~94_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~99_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1118_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~94_q\,
	datad => \u_Datapath|u_ALU|Add0~101_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9204_combout\);

-- Location: LCCOMB_X18_Y9_N2
\u_Datapath|u_Data_Memory|w_Memory~9205\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9205_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9204_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~1630_q\)) # (!\u_Datapath|u_Data_Memory|w_Memory~9204_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~606_q\))))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9204_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1630_q\,
	datab => \u_Datapath|u_ALU|Add0~99_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~606_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9204_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9205_combout\);

-- Location: LCCOMB_X18_Y13_N8
\u_Datapath|u_Data_Memory|w_Memory~9213\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9213_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9210_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~9212_combout\)) # (!\u_Datapath|u_Data_Memory|w_Memory~9210_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~9205_combout\))))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9210_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~9212_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9210_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9205_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9213_combout\);

-- Location: FF_X24_Y19_N27
\u_Datapath|u_Data_Memory|w_Memory~1278\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux42~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9657_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1278_q\);

-- Location: LCCOMB_X17_Y19_N12
\u_Datapath|u_Data_Memory|w_Memory~766feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~766feeder_combout\ = \u_Datapath|u_Register_File|Mux42~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux42~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~766feeder_combout\);

-- Location: FF_X17_Y19_N13
\u_Datapath|u_Data_Memory|w_Memory~766\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~766feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9675_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~766_q\);

-- Location: FF_X23_Y19_N9
\u_Datapath|u_Data_Memory|w_Memory~254\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux42~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9700_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~254_q\);

-- Location: LCCOMB_X23_Y19_N8
\u_Datapath|u_Data_Memory|w_Memory~9194\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9194_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & (((\u_Datapath|u_ALU|Add0~99_combout\)))) # (!\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_ALU|Add0~99_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~766_q\)) # (!\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~254_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~101_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~766_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~254_q\,
	datad => \u_Datapath|u_ALU|Add0~99_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9194_combout\);

-- Location: LCCOMB_X24_Y19_N26
\u_Datapath|u_Data_Memory|w_Memory~9195\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9195_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9194_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~1790_q\)) # (!\u_Datapath|u_Data_Memory|w_Memory~9194_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~1278_q\))))) # (!\u_Datapath|u_ALU|Add0~101_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9194_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1790_q\,
	datab => \u_Datapath|u_ALU|Add0~101_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1278_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9194_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9195_combout\);

-- Location: LCCOMB_X15_Y20_N6
\u_Datapath|u_Data_Memory|w_Memory~734feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~734feeder_combout\ = \u_Datapath|u_Register_File|Mux42~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux42~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~734feeder_combout\);

-- Location: FF_X15_Y20_N7
\u_Datapath|u_Data_Memory|w_Memory~734\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~734feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9672_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~734_q\);

-- Location: FF_X15_Y15_N19
\u_Datapath|u_Data_Memory|w_Memory~1758\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux42~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9712_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1758_q\);

-- Location: FF_X15_Y15_N29
\u_Datapath|u_Data_Memory|w_Memory~222\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux42~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9699_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~222_q\);

-- Location: LCCOMB_X15_Y15_N28
\u_Datapath|u_Data_Memory|w_Memory~9196\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9196_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1246_q\) # ((\u_Datapath|u_ALU|Add0~99_combout\)))) # (!\u_Datapath|u_ALU|Add0~101_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~222_q\ & !\u_Datapath|u_ALU|Add0~99_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1246_q\,
	datab => \u_Datapath|u_ALU|Add0~101_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~222_q\,
	datad => \u_Datapath|u_ALU|Add0~99_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9196_combout\);

-- Location: LCCOMB_X15_Y15_N18
\u_Datapath|u_Data_Memory|w_Memory~9197\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9197_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9196_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1758_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9196_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~734_q\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9196_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~99_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~734_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1758_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9196_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9197_combout\);

-- Location: FF_X26_Y15_N23
\u_Datapath|u_Data_Memory|w_Memory~190\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux42~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9701_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~190_q\);

-- Location: FF_X26_Y15_N29
\u_Datapath|u_Data_Memory|w_Memory~702\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux42~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9676_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~702_q\);

-- Location: LCCOMB_X26_Y15_N28
\u_Datapath|u_Data_Memory|w_Memory~9198\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9198_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_ALU|Add0~101_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~1726_q\)) # (!\u_Datapath|u_ALU|Add0~101_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~702_q\))))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_ALU|Add0~101_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1726_q\,
	datab => \u_Datapath|u_ALU|Add0~99_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~702_q\,
	datad => \u_Datapath|u_ALU|Add0~101_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9198_combout\);

-- Location: LCCOMB_X26_Y15_N22
\u_Datapath|u_Data_Memory|w_Memory~9199\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9199_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9198_combout\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9198_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1214_q\)) # (!\u_Datapath|u_Data_Memory|w_Memory~9198_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~190_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1214_q\,
	datab => \u_Datapath|u_ALU|Add0~99_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~190_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9198_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9199_combout\);

-- Location: LCCOMB_X18_Y13_N10
\u_Datapath|u_Data_Memory|w_Memory~9200\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9200_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_ALU|Add0~93_combout\) # ((\u_Datapath|u_Data_Memory|w_Memory~9197_combout\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & 
-- (!\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9199_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_ALU|Add0~93_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9197_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9199_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9200_combout\);

-- Location: LCCOMB_X18_Y13_N12
\u_Datapath|u_Data_Memory|w_Memory~9203\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9203_combout\ = (\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9200_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~9202_combout\)) # (!\u_Datapath|u_Data_Memory|w_Memory~9200_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~9195_combout\))))) # (!\u_Datapath|u_ALU|Add0~93_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9200_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~9202_combout\,
	datab => \u_Datapath|u_ALU|Add0~93_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9195_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9200_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9203_combout\);

-- Location: LCCOMB_X18_Y13_N2
\u_Datapath|u_Data_Memory|w_Memory~9214\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9214_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_ALU|Add0~97_combout\) # ((\u_Datapath|u_Data_Memory|w_Memory~9203_combout\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & 
-- (!\u_Datapath|u_ALU|Add0~97_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~9213_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~95_combout\,
	datab => \u_Datapath|u_ALU|Add0~97_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9213_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9203_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9214_combout\);

-- Location: LCCOMB_X18_Y13_N28
\u_Datapath|u_Data_Memory|w_Memory~9225\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9225_combout\ = (\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9214_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~9224_combout\)) # (!\u_Datapath|u_Data_Memory|w_Memory~9214_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~9193_combout\))))) # (!\u_Datapath|u_ALU|Add0~97_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9214_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~9224_combout\,
	datab => \u_Datapath|u_ALU|Add0~97_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9193_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9214_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9225_combout\);

-- Location: LCCOMB_X19_Y16_N24
\u_Datapath|u_Data_Memory|w_Memory~9749\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9749_combout\ = (!\u_Datapath|u_ALU|Add0~105_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~9225_combout\ & !\u_Datapath|u_ALU|Add0~103_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~105_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~9225_combout\,
	datad => \u_Datapath|u_ALU|Add0~103_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9749_combout\);

-- Location: LCCOMB_X19_Y14_N12
\u_Datapath|u_ALU|Add0~135\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_ALU|Add0~135_combout\ = ((\u_Datapath|u_ALU|Add0~170_combout\ $ (\u_Datapath|u_Register_File|w_Register_File[0][22]~q\ $ (!\u_Datapath|u_ALU|Add0~134\)))) # (GND)
-- \u_Datapath|u_ALU|Add0~136\ = CARRY((\u_Datapath|u_ALU|Add0~170_combout\ & ((\u_Datapath|u_Register_File|w_Register_File[0][22]~q\) # (!\u_Datapath|u_ALU|Add0~134\))) # (!\u_Datapath|u_ALU|Add0~170_combout\ & 
-- (\u_Datapath|u_Register_File|w_Register_File[0][22]~q\ & !\u_Datapath|u_ALU|Add0~134\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~170_combout\,
	datab => \u_Datapath|u_Register_File|w_Register_File[0][22]~q\,
	datad => VCC,
	cin => \u_Datapath|u_ALU|Add0~134\,
	combout => \u_Datapath|u_ALU|Add0~135_combout\,
	cout => \u_Datapath|u_ALU|Add0~136\);

-- Location: LCCOMB_X19_Y16_N2
\u_Datapath|u_Mux_Register_File|o_DOUT[22]~24\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Mux_Register_File|o_DOUT[22]~24_combout\ = (\u_Control|Equal4~0_combout\ & (((\u_Datapath|u_ALU|Add0~135_combout\)))) # (!\u_Control|Equal4~0_combout\ & (!\u_Datapath|u_Data_Memory|w_Memory~8343_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~9267_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~8343_combout\,
	datab => \u_Control|Equal4~0_combout\,
	datac => \u_Datapath|u_ALU|Add0~135_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9267_combout\,
	combout => \u_Datapath|u_Mux_Register_File|o_DOUT[22]~24_combout\);

-- Location: FF_X19_Y16_N3
\u_Datapath|u_Register_File|w_Register_File[0][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Mux_Register_File|o_DOUT[22]~24_combout\,
	clrn => \ALT_INV_i_Rst~inputclkctrl_outclk\,
	ena => \u_Datapath|u_Register_File|w_Register_File[0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Register_File|w_Register_File[0][22]~q\);

-- Location: LCCOMB_X22_Y18_N30
\u_Datapath|u_Register_File|Mux41~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Register_File|Mux41~1_combout\ = (\u_Datapath|u_Register_File|w_Register_File[0][0]~0_combout\ & (((!\u_Datapath|u_Mux_ALU_B|o_DOUT[1]~0_combout\ & \u_Datapath|u_Register_File|w_Register_File[0][22]~q\)))) # 
-- (!\u_Datapath|u_Register_File|w_Register_File[0][0]~0_combout\ & (\u_Datapath|u_Register_File|Mux41~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Register_File|Mux41~0_combout\,
	datab => \u_Datapath|u_Register_File|w_Register_File[0][0]~0_combout\,
	datac => \u_Datapath|u_Mux_ALU_B|o_DOUT[1]~0_combout\,
	datad => \u_Datapath|u_Register_File|w_Register_File[0][22]~q\,
	combout => \u_Datapath|u_Register_File|Mux41~1_combout\);

-- Location: FF_X25_Y18_N13
\u_Datapath|u_Data_Memory|w_Memory~2047\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux41~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9725_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~2047_q\);

-- Location: LCCOMB_X25_Y19_N28
\u_Datapath|u_Data_Memory|w_Memory~2015feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~2015feeder_combout\ = \u_Datapath|u_Register_File|Mux41~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux41~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~2015feeder_combout\);

-- Location: FF_X25_Y19_N29
\u_Datapath|u_Data_Memory|w_Memory~2015\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~2015feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9724_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~2015_q\);

-- Location: FF_X25_Y18_N7
\u_Datapath|u_Data_Memory|w_Memory~1983\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux41~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9726_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1983_q\);

-- Location: LCCOMB_X25_Y18_N6
\u_Datapath|u_Data_Memory|w_Memory~9264\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9264_combout\ = (\u_Datapath|u_ALU|Add0~93_combout\ & (((\u_Datapath|u_ALU|Add0~91_combout\)))) # (!\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_ALU|Add0~91_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~2015_q\)) # (!\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1983_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~93_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~2015_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1983_q\,
	datad => \u_Datapath|u_ALU|Add0~91_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9264_combout\);

-- Location: LCCOMB_X25_Y18_N12
\u_Datapath|u_Data_Memory|w_Memory~9265\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9265_combout\ = (\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9264_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~2079_q\)) # (!\u_Datapath|u_Data_Memory|w_Memory~9264_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~2047_q\))))) # (!\u_Datapath|u_ALU|Add0~93_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9264_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~2079_q\,
	datab => \u_Datapath|u_ALU|Add0~93_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~2047_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9264_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9265_combout\);

-- Location: LCCOMB_X25_Y11_N24
\u_Datapath|u_Data_Memory|w_Memory~1823feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1823feeder_combout\ = \u_Datapath|u_Register_File|Mux41~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux41~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1823feeder_combout\);

-- Location: FF_X25_Y11_N25
\u_Datapath|u_Data_Memory|w_Memory~1823\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1823feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9715_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1823_q\);

-- Location: FF_X23_Y11_N25
\u_Datapath|u_Data_Memory|w_Memory~1791\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux41~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9713_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1791_q\);

-- Location: FF_X23_Y11_N7
\u_Datapath|u_Data_Memory|w_Memory~1727\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux41~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9714_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1727_q\);

-- Location: LCCOMB_X23_Y11_N6
\u_Datapath|u_Data_Memory|w_Memory~9257\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9257_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1759_q\) # ((\u_Datapath|u_ALU|Add0~93_combout\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~1727_q\ & !\u_Datapath|u_ALU|Add0~93_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1759_q\,
	datab => \u_Datapath|u_ALU|Add0~91_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1727_q\,
	datad => \u_Datapath|u_ALU|Add0~93_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9257_combout\);

-- Location: LCCOMB_X23_Y11_N24
\u_Datapath|u_Data_Memory|w_Memory~9258\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9258_combout\ = (\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9257_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~1823_q\)) # (!\u_Datapath|u_Data_Memory|w_Memory~9257_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~1791_q\))))) # (!\u_Datapath|u_ALU|Add0~93_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9257_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~93_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1823_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1791_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9257_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9258_combout\);

-- Location: FF_X21_Y21_N17
\u_Datapath|u_Data_Memory|w_Memory~1951\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux41~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9719_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1951_q\);

-- Location: LCCOMB_X24_Y21_N0
\u_Datapath|u_Data_Memory|w_Memory~1919feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1919feeder_combout\ = \u_Datapath|u_Register_File|Mux41~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux41~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1919feeder_combout\);

-- Location: FF_X24_Y21_N1
\u_Datapath|u_Data_Memory|w_Memory~1919\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1919feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9716_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1919_q\);

-- Location: FF_X24_Y21_N7
\u_Datapath|u_Data_Memory|w_Memory~1855\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux41~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9718_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1855_q\);

-- Location: LCCOMB_X24_Y21_N6
\u_Datapath|u_Data_Memory|w_Memory~9259\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9259_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & (((\u_Datapath|u_ALU|Add0~93_combout\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_ALU|Add0~93_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1919_q\)) # (!\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1855_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1919_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1855_q\,
	datad => \u_Datapath|u_ALU|Add0~93_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9259_combout\);

-- Location: LCCOMB_X21_Y21_N16
\u_Datapath|u_Data_Memory|w_Memory~9260\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9260_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9259_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1951_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9259_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1887_q\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9259_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1887_q\,
	datab => \u_Datapath|u_ALU|Add0~91_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1951_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9259_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9260_combout\);

-- Location: LCCOMB_X15_Y13_N16
\u_Datapath|u_Data_Memory|w_Memory~1631feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1631feeder_combout\ = \u_Datapath|u_Register_File|Mux41~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux41~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1631feeder_combout\);

-- Location: FF_X15_Y13_N17
\u_Datapath|u_Data_Memory|w_Memory~1631\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1631feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9721_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1631_q\);

-- Location: FF_X15_Y14_N3
\u_Datapath|u_Data_Memory|w_Memory~1695\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux41~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9723_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1695_q\);

-- Location: FF_X23_Y14_N5
\u_Datapath|u_Data_Memory|w_Memory~1599\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux41~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9722_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1599_q\);

-- Location: LCCOMB_X23_Y14_N4
\u_Datapath|u_Data_Memory|w_Memory~9261\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9261_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & (((\u_Datapath|u_ALU|Add0~93_combout\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_ALU|Add0~93_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1663_q\)) # (!\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1599_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1663_q\,
	datab => \u_Datapath|u_ALU|Add0~91_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1599_q\,
	datad => \u_Datapath|u_ALU|Add0~93_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9261_combout\);

-- Location: LCCOMB_X15_Y14_N2
\u_Datapath|u_Data_Memory|w_Memory~9262\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9262_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9261_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1695_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9261_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1631_q\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9261_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1631_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1695_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9261_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9262_combout\);

-- Location: LCCOMB_X17_Y18_N6
\u_Datapath|u_Data_Memory|w_Memory~9263\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9263_combout\ = (\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_ALU|Add0~95_combout\) # ((\u_Datapath|u_Data_Memory|w_Memory~9260_combout\)))) # (!\u_Datapath|u_ALU|Add0~97_combout\ & 
-- (!\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9262_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~97_combout\,
	datab => \u_Datapath|u_ALU|Add0~95_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9260_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9262_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9263_combout\);

-- Location: LCCOMB_X17_Y18_N8
\u_Datapath|u_Data_Memory|w_Memory~9266\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9266_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9263_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~9265_combout\)) # (!\u_Datapath|u_Data_Memory|w_Memory~9263_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~9258_combout\))))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9263_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~95_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~9265_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9258_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9263_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9266_combout\);

-- Location: FF_X13_Y15_N25
\u_Datapath|u_Data_Memory|w_Memory~1567\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux41~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9669_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1567_q\);

-- Location: FF_X13_Y15_N3
\u_Datapath|u_Data_Memory|w_Memory~1183\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux41~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9665_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1183_q\);

-- Location: LCCOMB_X13_Y15_N2
\u_Datapath|u_Data_Memory|w_Memory~9243\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9243_combout\ = (\u_Datapath|u_ALU|Add0~97_combout\ & (((\u_Datapath|u_ALU|Add0~95_combout\)))) # (!\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_ALU|Add0~95_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1311_q\)) # (!\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1183_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1311_q\,
	datab => \u_Datapath|u_ALU|Add0~97_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1183_q\,
	datad => \u_Datapath|u_ALU|Add0~95_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9243_combout\);

-- Location: LCCOMB_X13_Y15_N24
\u_Datapath|u_Data_Memory|w_Memory~9244\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9244_combout\ = (\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9243_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1567_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9243_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1439_q\)))) # (!\u_Datapath|u_ALU|Add0~97_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9243_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1439_q\,
	datab => \u_Datapath|u_ALU|Add0~97_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1567_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9243_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9244_combout\);

-- Location: LCCOMB_X24_Y10_N10
\u_Datapath|u_Data_Memory|w_Memory~1215feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1215feeder_combout\ = \u_Datapath|u_Register_File|Mux41~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux41~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1215feeder_combout\);

-- Location: FF_X24_Y10_N11
\u_Datapath|u_Data_Memory|w_Memory~1215\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1215feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9658_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1215_q\);

-- Location: FF_X20_Y13_N5
\u_Datapath|u_Data_Memory|w_Memory~1471\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux41~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9668_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1471_q\);

-- Location: LCCOMB_X21_Y10_N4
\u_Datapath|u_Data_Memory|w_Memory~1343feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1343feeder_combout\ = \u_Datapath|u_Register_File|Mux41~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux41~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1343feeder_combout\);

-- Location: FF_X21_Y10_N5
\u_Datapath|u_Data_Memory|w_Memory~1343\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1343feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9652_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1343_q\);

-- Location: FF_X20_Y13_N11
\u_Datapath|u_Data_Memory|w_Memory~1087\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux41~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9664_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1087_q\);

-- Location: LCCOMB_X20_Y13_N10
\u_Datapath|u_Data_Memory|w_Memory~9240\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9240_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & (((\u_Datapath|u_ALU|Add0~97_combout\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_ALU|Add0~97_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1343_q\)) # (!\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1087_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~95_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1343_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1087_q\,
	datad => \u_Datapath|u_ALU|Add0~97_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9240_combout\);

-- Location: LCCOMB_X20_Y13_N4
\u_Datapath|u_Data_Memory|w_Memory~9241\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9241_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9240_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1471_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9240_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1215_q\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9240_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~95_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1215_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1471_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9240_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9241_combout\);

-- Location: FF_X18_Y17_N29
\u_Datapath|u_Data_Memory|w_Memory~1503\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux41~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9666_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1503_q\);

-- Location: LCCOMB_X14_Y18_N28
\u_Datapath|u_Data_Memory|w_Memory~1247feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1247feeder_combout\ = \u_Datapath|u_Register_File|Mux41~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux41~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1247feeder_combout\);

-- Location: FF_X14_Y18_N29
\u_Datapath|u_Data_Memory|w_Memory~1247\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1247feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9655_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1247_q\);

-- Location: FF_X18_Y17_N19
\u_Datapath|u_Data_Memory|w_Memory~1119\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux41~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9663_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1119_q\);

-- Location: LCCOMB_X18_Y17_N18
\u_Datapath|u_Data_Memory|w_Memory~9238\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9238_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1247_q\) # ((\u_Datapath|u_ALU|Add0~97_combout\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~1119_q\ & !\u_Datapath|u_ALU|Add0~97_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~95_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1247_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1119_q\,
	datad => \u_Datapath|u_ALU|Add0~97_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9238_combout\);

-- Location: LCCOMB_X18_Y17_N28
\u_Datapath|u_Data_Memory|w_Memory~9239\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9239_combout\ = (\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9238_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1503_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9238_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1375_q\)))) # (!\u_Datapath|u_ALU|Add0~97_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9238_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1375_q\,
	datab => \u_Datapath|u_ALU|Add0~97_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1503_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9238_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9239_combout\);

-- Location: LCCOMB_X17_Y16_N4
\u_Datapath|u_Data_Memory|w_Memory~9242\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9242_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_ALU|Add0~93_combout\) # ((\u_Datapath|u_Data_Memory|w_Memory~9239_combout\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & 
-- (!\u_Datapath|u_ALU|Add0~93_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~9241_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_ALU|Add0~93_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9241_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9239_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9242_combout\);

-- Location: FF_X21_Y16_N29
\u_Datapath|u_Data_Memory|w_Memory~1279\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux41~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9657_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1279_q\);

-- Location: FF_X22_Y20_N17
\u_Datapath|u_Data_Memory|w_Memory~1151\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux41~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9662_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1151_q\);

-- Location: LCCOMB_X22_Y20_N16
\u_Datapath|u_Data_Memory|w_Memory~9236\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9236_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & (((\u_Datapath|u_ALU|Add0~97_combout\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_ALU|Add0~97_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1407_q\)) # (!\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1151_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1407_q\,
	datab => \u_Datapath|u_ALU|Add0~95_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1151_q\,
	datad => \u_Datapath|u_ALU|Add0~97_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9236_combout\);

-- Location: LCCOMB_X21_Y16_N28
\u_Datapath|u_Data_Memory|w_Memory~9237\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9237_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9236_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~1535_q\)) # (!\u_Datapath|u_Data_Memory|w_Memory~9236_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~1279_q\))))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9236_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1535_q\,
	datab => \u_Datapath|u_ALU|Add0~95_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1279_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9236_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9237_combout\);

-- Location: LCCOMB_X18_Y16_N4
\u_Datapath|u_Data_Memory|w_Memory~9245\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9245_combout\ = (\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9242_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~9244_combout\)) # (!\u_Datapath|u_Data_Memory|w_Memory~9242_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~9237_combout\))))) # (!\u_Datapath|u_ALU|Add0~93_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9242_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~93_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~9244_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9242_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9237_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9245_combout\);

-- Location: FF_X11_Y15_N3
\u_Datapath|u_Data_Memory|w_Memory~543\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux41~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9711_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~543_q\);

-- Location: FF_X11_Y15_N29
\u_Datapath|u_Data_Memory|w_Memory~159\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux41~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9707_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~159_q\);

-- Location: LCCOMB_X11_Y15_N28
\u_Datapath|u_Data_Memory|w_Memory~9253\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9253_combout\ = (\u_Datapath|u_ALU|Add0~97_combout\ & (((\u_Datapath|u_ALU|Add0~95_combout\)))) # (!\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_ALU|Add0~95_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~287_q\)) 
-- # (!\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~159_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~287_q\,
	datab => \u_Datapath|u_ALU|Add0~97_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~159_q\,
	datad => \u_Datapath|u_ALU|Add0~95_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9253_combout\);

-- Location: LCCOMB_X11_Y15_N2
\u_Datapath|u_Data_Memory|w_Memory~9254\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9254_combout\ = (\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9253_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~543_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9253_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~415_q\)))) # (!\u_Datapath|u_ALU|Add0~97_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9253_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~415_q\,
	datab => \u_Datapath|u_ALU|Add0~97_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~543_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9253_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9254_combout\);

-- Location: LCCOMB_X15_Y19_N30
\u_Datapath|u_Data_Memory|w_Memory~511feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~511feeder_combout\ = \u_Datapath|u_Register_File|Mux41~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux41~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~511feeder_combout\);

-- Location: FF_X15_Y19_N31
\u_Datapath|u_Data_Memory|w_Memory~511\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~511feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9709_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~511_q\);

-- Location: FF_X19_Y22_N17
\u_Datapath|u_Data_Memory|w_Memory~255\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux41~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9700_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~255_q\);

-- Location: LCCOMB_X17_Y22_N18
\u_Datapath|u_Data_Memory|w_Memory~383feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~383feeder_combout\ = \u_Datapath|u_Register_File|Mux41~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux41~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~383feeder_combout\);

-- Location: FF_X17_Y22_N19
\u_Datapath|u_Data_Memory|w_Memory~383\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~383feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9694_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~383_q\);

-- Location: FF_X18_Y22_N13
\u_Datapath|u_Data_Memory|w_Memory~127\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux41~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9704_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~127_q\);

-- Location: LCCOMB_X18_Y22_N12
\u_Datapath|u_Data_Memory|w_Memory~9246\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9246_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & (((\u_Datapath|u_ALU|Add0~97_combout\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_ALU|Add0~97_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~383_q\)) 
-- # (!\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~127_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~95_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~383_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~127_q\,
	datad => \u_Datapath|u_ALU|Add0~97_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9246_combout\);

-- Location: LCCOMB_X19_Y22_N16
\u_Datapath|u_Data_Memory|w_Memory~9247\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9247_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9246_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~511_q\)) # (!\u_Datapath|u_Data_Memory|w_Memory~9246_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~255_q\))))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9246_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~95_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~511_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~255_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9246_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9247_combout\);

-- Location: FF_X16_Y20_N13
\u_Datapath|u_Data_Memory|w_Memory~479\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux41~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9708_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~479_q\);

-- Location: FF_X16_Y20_N7
\u_Datapath|u_Data_Memory|w_Memory~95\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux41~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9705_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~95_q\);

-- Location: LCCOMB_X16_Y20_N6
\u_Datapath|u_Data_Memory|w_Memory~9248\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9248_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~223_q\) # ((\u_Datapath|u_ALU|Add0~97_combout\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~95_q\ & !\u_Datapath|u_ALU|Add0~97_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~223_q\,
	datab => \u_Datapath|u_ALU|Add0~95_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~95_q\,
	datad => \u_Datapath|u_ALU|Add0~97_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9248_combout\);

-- Location: LCCOMB_X16_Y20_N12
\u_Datapath|u_Data_Memory|w_Memory~9249\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9249_combout\ = (\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9248_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~479_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9248_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~351_q\)))) # (!\u_Datapath|u_ALU|Add0~97_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9248_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~351_q\,
	datab => \u_Datapath|u_ALU|Add0~97_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~479_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9248_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9249_combout\);

-- Location: FF_X20_Y19_N11
\u_Datapath|u_Data_Memory|w_Memory~447\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux41~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9710_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~447_q\);

-- Location: FF_X20_Y19_N17
\u_Datapath|u_Data_Memory|w_Memory~63\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux41~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9706_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~63_q\);

-- Location: LCCOMB_X20_Y19_N16
\u_Datapath|u_Data_Memory|w_Memory~9250\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9250_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & (((\u_Datapath|u_ALU|Add0~97_combout\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_ALU|Add0~97_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~319_q\)) 
-- # (!\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~63_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~319_q\,
	datab => \u_Datapath|u_ALU|Add0~95_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~63_q\,
	datad => \u_Datapath|u_ALU|Add0~97_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9250_combout\);

-- Location: LCCOMB_X20_Y19_N10
\u_Datapath|u_Data_Memory|w_Memory~9251\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9251_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9250_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~447_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9250_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~191_q\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9250_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~191_q\,
	datab => \u_Datapath|u_ALU|Add0~95_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~447_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9250_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9251_combout\);

-- Location: LCCOMB_X18_Y16_N2
\u_Datapath|u_Data_Memory|w_Memory~9252\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9252_combout\ = (\u_Datapath|u_ALU|Add0~93_combout\ & (\u_Datapath|u_ALU|Add0~91_combout\)) # (!\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_ALU|Add0~91_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~9249_combout\)) # (!\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9251_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~93_combout\,
	datab => \u_Datapath|u_ALU|Add0~91_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9249_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9251_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9252_combout\);

-- Location: LCCOMB_X18_Y16_N12
\u_Datapath|u_Data_Memory|w_Memory~9255\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9255_combout\ = (\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9252_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~9254_combout\)) # (!\u_Datapath|u_Data_Memory|w_Memory~9252_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~9247_combout\))))) # (!\u_Datapath|u_ALU|Add0~93_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9252_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~93_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~9254_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9247_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9252_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9255_combout\);

-- Location: LCCOMB_X18_Y16_N10
\u_Datapath|u_Data_Memory|w_Memory~9256\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9256_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & (\u_Datapath|u_ALU|Add0~101_combout\)) # (!\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_ALU|Add0~101_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~9245_combout\)) # (!\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9255_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~99_combout\,
	datab => \u_Datapath|u_ALU|Add0~101_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9245_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9255_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9256_combout\);

-- Location: LCCOMB_X19_Y16_N18
\u_Datapath|u_Data_Memory|w_Memory~9267\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9267_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9256_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9266_combout\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9256_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~9235_combout\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9256_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~9235_combout\,
	datab => \u_Datapath|u_ALU|Add0~99_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9266_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9256_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9267_combout\);

-- Location: LCCOMB_X19_Y16_N12
\u_Datapath|u_Data_Memory|w_Memory~9750\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9750_combout\ = (!\u_Datapath|u_ALU|Add0~105_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~9267_combout\ & !\u_Datapath|u_ALU|Add0~103_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~105_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~9267_combout\,
	datad => \u_Datapath|u_ALU|Add0~103_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9750_combout\);

-- Location: LCCOMB_X22_Y16_N28
\u_Datapath|u_Register_File|w_Register_File[0][23]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Register_File|w_Register_File[0][23]~feeder_combout\ = \u_Datapath|u_Mux_Register_File|o_DOUT[23]~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Mux_Register_File|o_DOUT[23]~25_combout\,
	combout => \u_Datapath|u_Register_File|w_Register_File[0][23]~feeder_combout\);

-- Location: FF_X22_Y16_N29
\u_Datapath|u_Register_File|w_Register_File[0][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Register_File|w_Register_File[0][23]~feeder_combout\,
	clrn => \ALT_INV_i_Rst~inputclkctrl_outclk\,
	ena => \u_Datapath|u_Register_File|w_Register_File[0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Register_File|w_Register_File[0][23]~q\);

-- Location: LCCOMB_X19_Y14_N14
\u_Datapath|u_ALU|Add0~137\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_ALU|Add0~137_combout\ = (\u_Datapath|u_ALU|Add0~171_combout\ & ((\u_Datapath|u_Register_File|w_Register_File[0][23]~q\ & (\u_Datapath|u_ALU|Add0~136\ & VCC)) # (!\u_Datapath|u_Register_File|w_Register_File[0][23]~q\ & 
-- (!\u_Datapath|u_ALU|Add0~136\)))) # (!\u_Datapath|u_ALU|Add0~171_combout\ & ((\u_Datapath|u_Register_File|w_Register_File[0][23]~q\ & (!\u_Datapath|u_ALU|Add0~136\)) # (!\u_Datapath|u_Register_File|w_Register_File[0][23]~q\ & 
-- ((\u_Datapath|u_ALU|Add0~136\) # (GND)))))
-- \u_Datapath|u_ALU|Add0~138\ = CARRY((\u_Datapath|u_ALU|Add0~171_combout\ & (!\u_Datapath|u_Register_File|w_Register_File[0][23]~q\ & !\u_Datapath|u_ALU|Add0~136\)) # (!\u_Datapath|u_ALU|Add0~171_combout\ & ((!\u_Datapath|u_ALU|Add0~136\) # 
-- (!\u_Datapath|u_Register_File|w_Register_File[0][23]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~171_combout\,
	datab => \u_Datapath|u_Register_File|w_Register_File[0][23]~q\,
	datad => VCC,
	cin => \u_Datapath|u_ALU|Add0~136\,
	combout => \u_Datapath|u_ALU|Add0~137_combout\,
	cout => \u_Datapath|u_ALU|Add0~138\);

-- Location: LCCOMB_X22_Y16_N18
\u_Datapath|u_Mux_Register_File|o_DOUT[23]~25\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Mux_Register_File|o_DOUT[23]~25_combout\ = (\u_Control|Equal4~0_combout\ & (((\u_Datapath|u_ALU|Add0~137_combout\)))) # (!\u_Control|Equal4~0_combout\ & (!\u_Datapath|u_Data_Memory|w_Memory~8343_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~9309_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Control|Equal4~0_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~8343_combout\,
	datac => \u_Datapath|u_ALU|Add0~137_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9309_combout\,
	combout => \u_Datapath|u_Mux_Register_File|o_DOUT[23]~25_combout\);

-- Location: LCCOMB_X22_Y16_N26
\u_Datapath|u_Register_File|w_Register_File[8][23]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Register_File|w_Register_File[8][23]~feeder_combout\ = \u_Datapath|u_Mux_Register_File|o_DOUT[23]~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Mux_Register_File|o_DOUT[23]~25_combout\,
	combout => \u_Datapath|u_Register_File|w_Register_File[8][23]~feeder_combout\);

-- Location: FF_X22_Y16_N27
\u_Datapath|u_Register_File|w_Register_File[8][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Register_File|w_Register_File[8][23]~feeder_combout\,
	clrn => \ALT_INV_i_Rst~inputclkctrl_outclk\,
	ena => \u_Datapath|u_Register_File|w_Register_File[8][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Register_File|w_Register_File[8][23]~q\);

-- Location: FF_X22_Y18_N29
\u_Datapath|u_Register_File|w_Register_File[9][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Mux_Register_File|o_DOUT[23]~25_combout\,
	clrn => \ALT_INV_i_Rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \u_Datapath|u_Register_File|w_Register_File[9][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Register_File|w_Register_File[9][23]~q\);

-- Location: LCCOMB_X22_Y18_N28
\u_Datapath|u_Register_File|Mux40~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Register_File|Mux40~0_combout\ = (\u_Datapath|u_PC|w_Q\(3) & (\u_Datapath|u_Register_File|w_Register_File[8][23]~q\)) # (!\u_Datapath|u_PC|w_Q\(3) & ((\u_Datapath|u_PC|w_Q\(4) & (\u_Datapath|u_Register_File|w_Register_File[8][23]~q\)) # 
-- (!\u_Datapath|u_PC|w_Q\(4) & ((\u_Datapath|u_Register_File|w_Register_File[9][23]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_PC|w_Q\(3),
	datab => \u_Datapath|u_Register_File|w_Register_File[8][23]~q\,
	datac => \u_Datapath|u_Register_File|w_Register_File[9][23]~q\,
	datad => \u_Datapath|u_PC|w_Q\(4),
	combout => \u_Datapath|u_Register_File|Mux40~0_combout\);

-- Location: LCCOMB_X22_Y18_N14
\u_Datapath|u_Register_File|Mux40~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Register_File|Mux40~1_combout\ = (\u_Datapath|u_Register_File|w_Register_File[0][0]~0_combout\ & (\u_Datapath|u_Register_File|w_Register_File[0][23]~q\ & (!\u_Datapath|u_Mux_ALU_B|o_DOUT[1]~0_combout\))) # 
-- (!\u_Datapath|u_Register_File|w_Register_File[0][0]~0_combout\ & (((\u_Datapath|u_Register_File|Mux40~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Register_File|w_Register_File[0][23]~q\,
	datab => \u_Datapath|u_Register_File|w_Register_File[0][0]~0_combout\,
	datac => \u_Datapath|u_Mux_ALU_B|o_DOUT[1]~0_combout\,
	datad => \u_Datapath|u_Register_File|Mux40~0_combout\,
	combout => \u_Datapath|u_Register_File|Mux40~1_combout\);

-- Location: LCCOMB_X14_Y15_N26
\u_Datapath|u_Data_Memory|w_Memory~1824feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1824feeder_combout\ = \u_Datapath|u_Register_File|Mux40~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux40~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1824feeder_combout\);

-- Location: FF_X14_Y15_N27
\u_Datapath|u_Data_Memory|w_Memory~1824\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1824feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9715_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1824_q\);

-- Location: FF_X14_Y14_N17
\u_Datapath|u_Data_Memory|w_Memory~1312\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux40~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9660_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1312_q\);

-- Location: FF_X14_Y15_N29
\u_Datapath|u_Data_Memory|w_Memory~288\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux40~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9702_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~288_q\);

-- Location: LCCOMB_X14_Y15_N28
\u_Datapath|u_Data_Memory|w_Memory~9275\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9275_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & (((\u_Datapath|u_ALU|Add0~99_combout\)))) # (!\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_ALU|Add0~99_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~800_q\)) # (!\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~288_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~800_q\,
	datab => \u_Datapath|u_ALU|Add0~101_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~288_q\,
	datad => \u_Datapath|u_ALU|Add0~99_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9275_combout\);

-- Location: LCCOMB_X14_Y14_N16
\u_Datapath|u_Data_Memory|w_Memory~9276\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9276_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9275_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~1824_q\)) # (!\u_Datapath|u_Data_Memory|w_Memory~9275_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~1312_q\))))) # (!\u_Datapath|u_ALU|Add0~101_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9275_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~101_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1824_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1312_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9275_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9276_combout\);

-- Location: LCCOMB_X25_Y16_N30
\u_Datapath|u_Data_Memory|w_Memory~1216feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1216feeder_combout\ = \u_Datapath|u_Register_File|Mux40~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux40~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1216feeder_combout\);

-- Location: FF_X25_Y16_N31
\u_Datapath|u_Data_Memory|w_Memory~1216\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1216feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9658_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1216_q\);

-- Location: FF_X24_Y15_N1
\u_Datapath|u_Data_Memory|w_Memory~192\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux40~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9701_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~192_q\);

-- Location: LCCOMB_X24_Y15_N0
\u_Datapath|u_Data_Memory|w_Memory~9272\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9272_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1216_q\) # ((\u_Datapath|u_ALU|Add0~99_combout\)))) # (!\u_Datapath|u_ALU|Add0~101_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~192_q\ & !\u_Datapath|u_ALU|Add0~99_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~101_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1216_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~192_q\,
	datad => \u_Datapath|u_ALU|Add0~99_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9272_combout\);

-- Location: FF_X24_Y15_N31
\u_Datapath|u_Data_Memory|w_Memory~1728\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux40~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9714_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1728_q\);

-- Location: LCCOMB_X24_Y15_N30
\u_Datapath|u_Data_Memory|w_Memory~9273\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9273_combout\ = (\u_Datapath|u_Data_Memory|w_Memory~9272_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~1728_q\) # (!\u_Datapath|u_ALU|Add0~99_combout\)))) # (!\u_Datapath|u_Data_Memory|w_Memory~9272_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~704_q\ & ((\u_Datapath|u_ALU|Add0~99_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~704_q\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~9272_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1728_q\,
	datad => \u_Datapath|u_ALU|Add0~99_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9273_combout\);

-- Location: LCCOMB_X14_Y18_N8
\u_Datapath|u_Data_Memory|w_Memory~1248feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1248feeder_combout\ = \u_Datapath|u_Register_File|Mux40~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux40~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1248feeder_combout\);

-- Location: FF_X14_Y18_N9
\u_Datapath|u_Data_Memory|w_Memory~1248\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1248feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9655_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1248_q\);

-- Location: FF_X15_Y18_N15
\u_Datapath|u_Data_Memory|w_Memory~1760\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux40~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9712_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1760_q\);

-- Location: FF_X15_Y18_N21
\u_Datapath|u_Data_Memory|w_Memory~224\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux40~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9699_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~224_q\);

-- Location: LCCOMB_X15_Y18_N20
\u_Datapath|u_Data_Memory|w_Memory~9270\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9270_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~736_q\) # ((\u_Datapath|u_ALU|Add0~101_combout\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~224_q\ & !\u_Datapath|u_ALU|Add0~101_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~736_q\,
	datab => \u_Datapath|u_ALU|Add0~99_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~224_q\,
	datad => \u_Datapath|u_ALU|Add0~101_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9270_combout\);

-- Location: LCCOMB_X15_Y18_N14
\u_Datapath|u_Data_Memory|w_Memory~9271\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9271_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9270_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1760_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9270_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1248_q\)))) # (!\u_Datapath|u_ALU|Add0~101_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9270_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~101_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1248_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1760_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9270_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9271_combout\);

-- Location: LCCOMB_X22_Y14_N6
\u_Datapath|u_Data_Memory|w_Memory~9274\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9274_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_ALU|Add0~93_combout\) # ((\u_Datapath|u_Data_Memory|w_Memory~9271_combout\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & 
-- (!\u_Datapath|u_ALU|Add0~93_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~9273_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_ALU|Add0~93_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9273_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9271_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9274_combout\);

-- Location: LCCOMB_X22_Y14_N4
\u_Datapath|u_Data_Memory|w_Memory~9277\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9277_combout\ = (\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9274_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9276_combout\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9274_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~9269_combout\)))) # (!\u_Datapath|u_ALU|Add0~93_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9274_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~9269_combout\,
	datab => \u_Datapath|u_ALU|Add0~93_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9276_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9274_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9277_combout\);

-- Location: FF_X19_Y10_N7
\u_Datapath|u_Data_Memory|w_Memory~1376\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux40~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9650_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1376_q\);

-- Location: FF_X18_Y10_N9
\u_Datapath|u_Data_Memory|w_Memory~352\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux40~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9695_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~352_q\);

-- Location: LCCOMB_X18_Y10_N8
\u_Datapath|u_Data_Memory|w_Memory~9278\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9278_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~864_q\) # ((\u_Datapath|u_ALU|Add0~101_combout\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~352_q\ & !\u_Datapath|u_ALU|Add0~101_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~864_q\,
	datab => \u_Datapath|u_ALU|Add0~99_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~352_q\,
	datad => \u_Datapath|u_ALU|Add0~101_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9278_combout\);

-- Location: LCCOMB_X19_Y10_N6
\u_Datapath|u_Data_Memory|w_Memory~9279\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9279_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9278_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~1888_q\)) # (!\u_Datapath|u_Data_Memory|w_Memory~9278_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~1376_q\))))) # (!\u_Datapath|u_ALU|Add0~101_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9278_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1888_q\,
	datab => \u_Datapath|u_ALU|Add0~101_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1376_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9278_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9279_combout\);

-- Location: FF_X25_Y15_N25
\u_Datapath|u_Data_Memory|w_Memory~1920\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux40~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9716_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1920_q\);

-- Location: FF_X25_Y15_N19
\u_Datapath|u_Data_Memory|w_Memory~384\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux40~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9694_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~384_q\);

-- Location: LCCOMB_X25_Y15_N18
\u_Datapath|u_Data_Memory|w_Memory~9280\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9280_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_ALU|Add0~101_combout\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_ALU|Add0~101_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1408_q\)) # (!\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~384_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1408_q\,
	datab => \u_Datapath|u_ALU|Add0~99_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~384_q\,
	datad => \u_Datapath|u_ALU|Add0~101_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9280_combout\);

-- Location: LCCOMB_X25_Y15_N24
\u_Datapath|u_Data_Memory|w_Memory~9281\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9281_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9280_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1920_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9280_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~896_q\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9280_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~896_q\,
	datab => \u_Datapath|u_ALU|Add0~99_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1920_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9280_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9281_combout\);

-- Location: FF_X18_Y16_N27
\u_Datapath|u_Data_Memory|w_Memory~1856\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux40~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9718_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1856_q\);

-- Location: FF_X18_Y16_N21
\u_Datapath|u_Data_Memory|w_Memory~320\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux40~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9696_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~320_q\);

-- Location: LCCOMB_X18_Y16_N20
\u_Datapath|u_Data_Memory|w_Memory~9282\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9282_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_ALU|Add0~101_combout\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_ALU|Add0~101_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1344_q\)) # (!\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~320_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1344_q\,
	datab => \u_Datapath|u_ALU|Add0~99_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~320_q\,
	datad => \u_Datapath|u_ALU|Add0~101_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9282_combout\);

-- Location: LCCOMB_X18_Y16_N26
\u_Datapath|u_Data_Memory|w_Memory~9283\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9283_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9282_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1856_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9282_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~832_q\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9282_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~832_q\,
	datab => \u_Datapath|u_ALU|Add0~99_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1856_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9282_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9283_combout\);

-- Location: LCCOMB_X22_Y14_N30
\u_Datapath|u_Data_Memory|w_Memory~9284\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9284_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & (\u_Datapath|u_ALU|Add0~93_combout\)) # (!\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_ALU|Add0~93_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~9281_combout\)) # (!\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9283_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_ALU|Add0~93_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9281_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9283_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9284_combout\);

-- Location: LCCOMB_X14_Y12_N22
\u_Datapath|u_Data_Memory|w_Memory~1440feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1440feeder_combout\ = \u_Datapath|u_Register_File|Mux40~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux40~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1440feeder_combout\);

-- Location: FF_X14_Y12_N23
\u_Datapath|u_Data_Memory|w_Memory~1440\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1440feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9653_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1440_q\);

-- Location: FF_X15_Y12_N7
\u_Datapath|u_Data_Memory|w_Memory~1952\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux40~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9719_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1952_q\);

-- Location: FF_X15_Y12_N1
\u_Datapath|u_Data_Memory|w_Memory~416\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux40~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9697_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~416_q\);

-- Location: LCCOMB_X15_Y12_N0
\u_Datapath|u_Data_Memory|w_Memory~9285\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9285_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~928_q\) # ((\u_Datapath|u_ALU|Add0~101_combout\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~416_q\ & !\u_Datapath|u_ALU|Add0~101_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~928_q\,
	datab => \u_Datapath|u_ALU|Add0~99_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~416_q\,
	datad => \u_Datapath|u_ALU|Add0~101_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9285_combout\);

-- Location: LCCOMB_X15_Y12_N6
\u_Datapath|u_Data_Memory|w_Memory~9286\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9286_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9285_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1952_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9285_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1440_q\)))) # (!\u_Datapath|u_ALU|Add0~101_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9285_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~101_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1440_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1952_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9285_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9286_combout\);

-- Location: LCCOMB_X22_Y14_N8
\u_Datapath|u_Data_Memory|w_Memory~9287\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9287_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9284_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9286_combout\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9284_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~9279_combout\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9284_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~9279_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9284_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9286_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9287_combout\);

-- Location: FF_X23_Y15_N27
\u_Datapath|u_Data_Memory|w_Memory~1696\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux40~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9723_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1696_q\);

-- Location: FF_X23_Y15_N25
\u_Datapath|u_Data_Memory|w_Memory~160\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux40~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9707_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~160_q\);

-- Location: LCCOMB_X23_Y15_N24
\u_Datapath|u_Data_Memory|w_Memory~9295\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9295_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & (((\u_Datapath|u_ALU|Add0~99_combout\)))) # (!\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_ALU|Add0~99_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~672_q\)) # (!\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~160_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~672_q\,
	datab => \u_Datapath|u_ALU|Add0~101_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~160_q\,
	datad => \u_Datapath|u_ALU|Add0~99_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9295_combout\);

-- Location: LCCOMB_X23_Y15_N26
\u_Datapath|u_Data_Memory|w_Memory~9296\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9296_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9295_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1696_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9295_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1184_q\)))) # (!\u_Datapath|u_ALU|Add0~101_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9295_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1184_q\,
	datab => \u_Datapath|u_ALU|Add0~101_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1696_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9295_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9296_combout\);

-- Location: FF_X20_Y10_N21
\u_Datapath|u_Data_Memory|w_Memory~1120\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux40~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9663_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1120_q\);

-- Location: FF_X20_Y9_N1
\u_Datapath|u_Data_Memory|w_Memory~96\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux40~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9705_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~96_q\);

-- Location: LCCOMB_X20_Y9_N0
\u_Datapath|u_Data_Memory|w_Memory~9288\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9288_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~608_q\) # ((\u_Datapath|u_ALU|Add0~101_combout\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~96_q\ & !\u_Datapath|u_ALU|Add0~101_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~608_q\,
	datab => \u_Datapath|u_ALU|Add0~99_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~96_q\,
	datad => \u_Datapath|u_ALU|Add0~101_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9288_combout\);

-- Location: LCCOMB_X20_Y10_N20
\u_Datapath|u_Data_Memory|w_Memory~9289\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9289_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9288_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~1632_q\)) # (!\u_Datapath|u_Data_Memory|w_Memory~9288_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~1120_q\))))) # (!\u_Datapath|u_ALU|Add0~101_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9288_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1632_q\,
	datab => \u_Datapath|u_ALU|Add0~101_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1120_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9288_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9289_combout\);

-- Location: LCCOMB_X27_Y14_N0
\u_Datapath|u_Data_Memory|w_Memory~576feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~576feeder_combout\ = \u_Datapath|u_Register_File|Mux40~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux40~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~576feeder_combout\);

-- Location: FF_X27_Y14_N1
\u_Datapath|u_Data_Memory|w_Memory~576\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~576feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9688_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~576_q\);

-- Location: FF_X22_Y14_N29
\u_Datapath|u_Data_Memory|w_Memory~1600\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux40~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9722_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1600_q\);

-- Location: LCCOMB_X24_Y16_N8
\u_Datapath|u_Data_Memory|w_Memory~1088feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1088feeder_combout\ = \u_Datapath|u_Register_File|Mux40~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux40~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1088feeder_combout\);

-- Location: FF_X24_Y16_N9
\u_Datapath|u_Data_Memory|w_Memory~1088\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1088feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9664_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1088_q\);

-- Location: FF_X22_Y14_N19
\u_Datapath|u_Data_Memory|w_Memory~64\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux40~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9706_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~64_q\);

-- Location: LCCOMB_X22_Y14_N18
\u_Datapath|u_Data_Memory|w_Memory~9292\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9292_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_ALU|Add0~101_combout\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_ALU|Add0~101_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1088_q\)) # (!\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~64_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~99_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1088_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~64_q\,
	datad => \u_Datapath|u_ALU|Add0~101_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9292_combout\);

-- Location: LCCOMB_X22_Y14_N28
\u_Datapath|u_Data_Memory|w_Memory~9293\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9293_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9292_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1600_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9292_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~576_q\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9292_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~99_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~576_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1600_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9292_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9293_combout\);

-- Location: LCCOMB_X19_Y19_N30
\u_Datapath|u_Data_Memory|w_Memory~640feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~640feeder_combout\ = \u_Datapath|u_Register_File|Mux40~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux40~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~640feeder_combout\);

-- Location: FF_X19_Y19_N31
\u_Datapath|u_Data_Memory|w_Memory~640\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~640feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9685_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~640_q\);

-- Location: FF_X20_Y21_N11
\u_Datapath|u_Data_Memory|w_Memory~1664\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux40~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9720_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1664_q\);

-- Location: LCCOMB_X18_Y20_N10
\u_Datapath|u_Data_Memory|w_Memory~1152feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1152feeder_combout\ = \u_Datapath|u_Register_File|Mux40~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux40~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1152feeder_combout\);

-- Location: FF_X18_Y20_N11
\u_Datapath|u_Data_Memory|w_Memory~1152\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1152feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9662_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1152_q\);

-- Location: FF_X20_Y21_N1
\u_Datapath|u_Data_Memory|w_Memory~128\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux40~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9704_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~128_q\);

-- Location: LCCOMB_X20_Y21_N0
\u_Datapath|u_Data_Memory|w_Memory~9290\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9290_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_ALU|Add0~101_combout\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_ALU|Add0~101_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1152_q\)) # (!\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~128_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~99_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1152_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~128_q\,
	datad => \u_Datapath|u_ALU|Add0~101_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9290_combout\);

-- Location: LCCOMB_X20_Y21_N10
\u_Datapath|u_Data_Memory|w_Memory~9291\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9291_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9290_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1664_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9290_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~640_q\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9290_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~99_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~640_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1664_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9290_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9291_combout\);

-- Location: LCCOMB_X22_Y14_N10
\u_Datapath|u_Data_Memory|w_Memory~9294\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9294_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & (((\u_Datapath|u_ALU|Add0~93_combout\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_ALU|Add0~93_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~9291_combout\))) # (!\u_Datapath|u_ALU|Add0~93_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~9293_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~9293_combout\,
	datac => \u_Datapath|u_ALU|Add0~93_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9291_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9294_combout\);

-- Location: LCCOMB_X22_Y14_N16
\u_Datapath|u_Data_Memory|w_Memory~9297\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9297_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9294_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~9296_combout\)) # (!\u_Datapath|u_Data_Memory|w_Memory~9294_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~9289_combout\))))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9294_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~9296_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9289_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9294_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9297_combout\);

-- Location: LCCOMB_X22_Y14_N2
\u_Datapath|u_Data_Memory|w_Memory~9298\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9298_combout\ = (\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_ALU|Add0~95_combout\) # ((\u_Datapath|u_Data_Memory|w_Memory~9287_combout\)))) # (!\u_Datapath|u_ALU|Add0~97_combout\ & 
-- (!\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9297_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~97_combout\,
	datab => \u_Datapath|u_ALU|Add0~95_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9287_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9297_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9298_combout\);

-- Location: LCCOMB_X22_Y14_N24
\u_Datapath|u_Data_Memory|w_Memory~9309\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9309_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9298_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~9308_combout\)) # (!\u_Datapath|u_Data_Memory|w_Memory~9298_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~9277_combout\))))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9298_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~9308_combout\,
	datab => \u_Datapath|u_ALU|Add0~95_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9277_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9298_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9309_combout\);

-- Location: LCCOMB_X22_Y14_N22
\u_Datapath|u_Data_Memory|w_Memory~9751\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9751_combout\ = (\u_Datapath|u_Data_Memory|w_Memory~9309_combout\ & (!\u_Datapath|u_ALU|Add0~103_combout\ & !\u_Datapath|u_ALU|Add0~105_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~9309_combout\,
	datab => \u_Datapath|u_ALU|Add0~103_combout\,
	datad => \u_Datapath|u_ALU|Add0~105_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9751_combout\);

-- Location: LCCOMB_X23_Y18_N10
\u_Datapath|u_Register_File|w_Register_File[0][24]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Register_File|w_Register_File[0][24]~feeder_combout\ = \u_Datapath|u_Mux_Register_File|o_DOUT[24]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Mux_Register_File|o_DOUT[24]~26_combout\,
	combout => \u_Datapath|u_Register_File|w_Register_File[0][24]~feeder_combout\);

-- Location: FF_X23_Y18_N11
\u_Datapath|u_Register_File|w_Register_File[0][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Register_File|w_Register_File[0][24]~feeder_combout\,
	clrn => \ALT_INV_i_Rst~inputclkctrl_outclk\,
	ena => \u_Datapath|u_Register_File|w_Register_File[0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Register_File|w_Register_File[0][24]~q\);

-- Location: LCCOMB_X19_Y14_N16
\u_Datapath|u_ALU|Add0~139\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_ALU|Add0~139_combout\ = ((\u_Datapath|u_ALU|Add0~172_combout\ $ (\u_Datapath|u_Register_File|w_Register_File[0][24]~q\ $ (!\u_Datapath|u_ALU|Add0~138\)))) # (GND)
-- \u_Datapath|u_ALU|Add0~140\ = CARRY((\u_Datapath|u_ALU|Add0~172_combout\ & ((\u_Datapath|u_Register_File|w_Register_File[0][24]~q\) # (!\u_Datapath|u_ALU|Add0~138\))) # (!\u_Datapath|u_ALU|Add0~172_combout\ & 
-- (\u_Datapath|u_Register_File|w_Register_File[0][24]~q\ & !\u_Datapath|u_ALU|Add0~138\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~172_combout\,
	datab => \u_Datapath|u_Register_File|w_Register_File[0][24]~q\,
	datad => VCC,
	cin => \u_Datapath|u_ALU|Add0~138\,
	combout => \u_Datapath|u_ALU|Add0~139_combout\,
	cout => \u_Datapath|u_ALU|Add0~140\);

-- Location: LCCOMB_X23_Y18_N12
\u_Datapath|u_Mux_Register_File|o_DOUT[24]~26\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Mux_Register_File|o_DOUT[24]~26_combout\ = (\u_Control|Equal4~0_combout\ & (((\u_Datapath|u_ALU|Add0~139_combout\)))) # (!\u_Control|Equal4~0_combout\ & (!\u_Datapath|u_Data_Memory|w_Memory~8343_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~9351_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~8343_combout\,
	datab => \u_Datapath|u_ALU|Add0~139_combout\,
	datac => \u_Control|Equal4~0_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9351_combout\,
	combout => \u_Datapath|u_Mux_Register_File|o_DOUT[24]~26_combout\);

-- Location: FF_X22_Y18_N7
\u_Datapath|u_Register_File|w_Register_File[9][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Mux_Register_File|o_DOUT[24]~26_combout\,
	clrn => \ALT_INV_i_Rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \u_Datapath|u_Register_File|w_Register_File[9][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Register_File|w_Register_File[9][24]~q\);

-- Location: LCCOMB_X22_Y18_N6
\u_Datapath|u_Register_File|Mux39~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Register_File|Mux39~0_combout\ = (\u_Datapath|u_PC|w_Q\(4) & (\u_Datapath|u_Register_File|w_Register_File[8][24]~q\)) # (!\u_Datapath|u_PC|w_Q\(4) & ((\u_Datapath|u_PC|w_Q\(3) & (\u_Datapath|u_Register_File|w_Register_File[8][24]~q\)) # 
-- (!\u_Datapath|u_PC|w_Q\(3) & ((\u_Datapath|u_Register_File|w_Register_File[9][24]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Register_File|w_Register_File[8][24]~q\,
	datab => \u_Datapath|u_PC|w_Q\(4),
	datac => \u_Datapath|u_Register_File|w_Register_File[9][24]~q\,
	datad => \u_Datapath|u_PC|w_Q\(3),
	combout => \u_Datapath|u_Register_File|Mux39~0_combout\);

-- Location: LCCOMB_X22_Y18_N12
\u_Datapath|u_Register_File|Mux39~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Register_File|Mux39~1_combout\ = (\u_Datapath|u_Register_File|w_Register_File[0][0]~0_combout\ & (\u_Datapath|u_Register_File|w_Register_File[0][24]~q\ & (!\u_Datapath|u_Mux_ALU_B|o_DOUT[1]~0_combout\))) # 
-- (!\u_Datapath|u_Register_File|w_Register_File[0][0]~0_combout\ & (((\u_Datapath|u_Register_File|Mux39~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Register_File|w_Register_File[0][24]~q\,
	datab => \u_Datapath|u_Register_File|w_Register_File[0][0]~0_combout\,
	datac => \u_Datapath|u_Mux_ALU_B|o_DOUT[1]~0_combout\,
	datad => \u_Datapath|u_Register_File|Mux39~0_combout\,
	combout => \u_Datapath|u_Register_File|Mux39~1_combout\);

-- Location: FF_X22_Y18_N13
\u_Datapath|u_Data_Memory|w_Memory~2081\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Register_File|Mux39~1_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9727_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~2081_q\);

-- Location: FF_X25_Y18_N23
\u_Datapath|u_Data_Memory|w_Memory~2049\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux39~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9725_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~2049_q\);

-- Location: FF_X24_Y18_N19
\u_Datapath|u_Data_Memory|w_Memory~2017\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux39~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9724_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~2017_q\);

-- Location: FF_X25_Y18_N17
\u_Datapath|u_Data_Memory|w_Memory~1985\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux39~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9726_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1985_q\);

-- Location: LCCOMB_X25_Y18_N16
\u_Datapath|u_Data_Memory|w_Memory~9348\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9348_combout\ = (\u_Datapath|u_ALU|Add0~93_combout\ & (((\u_Datapath|u_ALU|Add0~91_combout\)))) # (!\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_ALU|Add0~91_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~2017_q\)) # (!\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1985_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~93_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~2017_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1985_q\,
	datad => \u_Datapath|u_ALU|Add0~91_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9348_combout\);

-- Location: LCCOMB_X25_Y18_N22
\u_Datapath|u_Data_Memory|w_Memory~9349\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9349_combout\ = (\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9348_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~2081_q\)) # (!\u_Datapath|u_Data_Memory|w_Memory~9348_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~2049_q\))))) # (!\u_Datapath|u_ALU|Add0~93_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9348_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~93_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~2081_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~2049_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9348_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9349_combout\);

-- Location: FF_X24_Y11_N15
\u_Datapath|u_Data_Memory|w_Memory~1729\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux39~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9714_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1729_q\);

-- Location: LCCOMB_X24_Y11_N14
\u_Datapath|u_Data_Memory|w_Memory~9343\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9343_combout\ = (\u_Datapath|u_ALU|Add0~93_combout\ & (((\u_Datapath|u_ALU|Add0~91_combout\)))) # (!\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_ALU|Add0~91_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1761_q\)) # (!\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1729_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1761_q\,
	datab => \u_Datapath|u_ALU|Add0~93_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1729_q\,
	datad => \u_Datapath|u_ALU|Add0~91_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9343_combout\);

-- Location: FF_X24_Y11_N17
\u_Datapath|u_Data_Memory|w_Memory~1825\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux39~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9715_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1825_q\);

-- Location: LCCOMB_X24_Y11_N16
\u_Datapath|u_Data_Memory|w_Memory~9344\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9344_combout\ = (\u_Datapath|u_Data_Memory|w_Memory~9343_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~1825_q\) # (!\u_Datapath|u_ALU|Add0~93_combout\)))) # (!\u_Datapath|u_Data_Memory|w_Memory~9343_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1793_q\ & ((\u_Datapath|u_ALU|Add0~93_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1793_q\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~9343_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1825_q\,
	datad => \u_Datapath|u_ALU|Add0~93_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9344_combout\);

-- Location: LCCOMB_X15_Y13_N22
\u_Datapath|u_Data_Memory|w_Memory~1633feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1633feeder_combout\ = \u_Datapath|u_Register_File|Mux39~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux39~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1633feeder_combout\);

-- Location: FF_X15_Y13_N23
\u_Datapath|u_Data_Memory|w_Memory~1633\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1633feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9721_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1633_q\);

-- Location: FF_X15_Y14_N21
\u_Datapath|u_Data_Memory|w_Memory~1697\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux39~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9723_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1697_q\);

-- Location: FF_X23_Y14_N23
\u_Datapath|u_Data_Memory|w_Memory~1601\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux39~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9722_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1601_q\);

-- Location: LCCOMB_X23_Y14_N22
\u_Datapath|u_Data_Memory|w_Memory~9345\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9345_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & (((\u_Datapath|u_ALU|Add0~93_combout\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_ALU|Add0~93_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1665_q\)) # (!\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1601_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1665_q\,
	datab => \u_Datapath|u_ALU|Add0~91_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1601_q\,
	datad => \u_Datapath|u_ALU|Add0~93_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9345_combout\);

-- Location: LCCOMB_X15_Y14_N20
\u_Datapath|u_Data_Memory|w_Memory~9346\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9346_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9345_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1697_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9345_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1633_q\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9345_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1633_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1697_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9345_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9346_combout\);

-- Location: LCCOMB_X23_Y18_N22
\u_Datapath|u_Data_Memory|w_Memory~9347\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9347_combout\ = (\u_Datapath|u_ALU|Add0~97_combout\ & (((\u_Datapath|u_ALU|Add0~95_combout\)))) # (!\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_ALU|Add0~95_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~9344_combout\)) # (!\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9346_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~97_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~9344_combout\,
	datac => \u_Datapath|u_ALU|Add0~95_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9346_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9347_combout\);

-- Location: FF_X21_Y21_N3
\u_Datapath|u_Data_Memory|w_Memory~1953\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux39~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9719_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1953_q\);

-- Location: FF_X25_Y21_N5
\u_Datapath|u_Data_Memory|w_Memory~1889\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux39~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9717_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1889_q\);

-- Location: LCCOMB_X24_Y21_N12
\u_Datapath|u_Data_Memory|w_Memory~1921feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1921feeder_combout\ = \u_Datapath|u_Register_File|Mux39~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux39~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1921feeder_combout\);

-- Location: FF_X24_Y21_N13
\u_Datapath|u_Data_Memory|w_Memory~1921\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1921feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9716_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1921_q\);

-- Location: FF_X24_Y21_N15
\u_Datapath|u_Data_Memory|w_Memory~1857\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux39~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9718_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1857_q\);

-- Location: LCCOMB_X24_Y21_N14
\u_Datapath|u_Data_Memory|w_Memory~9341\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9341_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & (((\u_Datapath|u_ALU|Add0~93_combout\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_ALU|Add0~93_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1921_q\)) # (!\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1857_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1921_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1857_q\,
	datad => \u_Datapath|u_ALU|Add0~93_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9341_combout\);

-- Location: LCCOMB_X25_Y21_N4
\u_Datapath|u_Data_Memory|w_Memory~9342\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9342_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9341_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~1953_q\)) # (!\u_Datapath|u_Data_Memory|w_Memory~9341_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~1889_q\))))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9341_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1953_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1889_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9341_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9342_combout\);

-- Location: LCCOMB_X23_Y18_N8
\u_Datapath|u_Data_Memory|w_Memory~9350\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9350_combout\ = (\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9347_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~9349_combout\)) # (!\u_Datapath|u_Data_Memory|w_Memory~9347_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~9342_combout\))))) # (!\u_Datapath|u_ALU|Add0~97_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9347_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~97_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~9349_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9347_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9342_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9350_combout\);

-- Location: FF_X23_Y22_N5
\u_Datapath|u_Data_Memory|w_Memory~1409\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux39~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9648_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1409_q\);

-- Location: FF_X22_Y22_N13
\u_Datapath|u_Data_Memory|w_Memory~1153\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux39~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9662_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1153_q\);

-- Location: LCCOMB_X22_Y21_N24
\u_Datapath|u_Data_Memory|w_Memory~1281feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1281feeder_combout\ = \u_Datapath|u_Register_File|Mux39~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux39~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1281feeder_combout\);

-- Location: FF_X22_Y21_N25
\u_Datapath|u_Data_Memory|w_Memory~1281\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1281feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9657_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1281_q\);

-- Location: LCCOMB_X22_Y22_N12
\u_Datapath|u_Data_Memory|w_Memory~9310\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9310_combout\ = (\u_Datapath|u_ALU|Add0~97_combout\ & (\u_Datapath|u_ALU|Add0~95_combout\)) # (!\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1281_q\))) 
-- # (!\u_Datapath|u_ALU|Add0~95_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~1153_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~97_combout\,
	datab => \u_Datapath|u_ALU|Add0~95_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1153_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~1281_q\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9310_combout\);

-- Location: LCCOMB_X23_Y22_N4
\u_Datapath|u_Data_Memory|w_Memory~9311\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9311_combout\ = (\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9310_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~1537_q\)) # (!\u_Datapath|u_Data_Memory|w_Memory~9310_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~1409_q\))))) # (!\u_Datapath|u_ALU|Add0~97_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9310_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1537_q\,
	datab => \u_Datapath|u_ALU|Add0~97_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1409_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9310_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9311_combout\);

-- Location: FF_X22_Y20_N3
\u_Datapath|u_Data_Memory|w_Memory~1505\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux39~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9666_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1505_q\);

-- Location: LCCOMB_X13_Y18_N6
\u_Datapath|u_Data_Memory|w_Memory~1377feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1377feeder_combout\ = \u_Datapath|u_Register_File|Mux39~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux39~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1377feeder_combout\);

-- Location: FF_X13_Y18_N7
\u_Datapath|u_Data_Memory|w_Memory~1377\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1377feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9650_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1377_q\);

-- Location: FF_X18_Y17_N7
\u_Datapath|u_Data_Memory|w_Memory~1121\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux39~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9663_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1121_q\);

-- Location: LCCOMB_X18_Y17_N6
\u_Datapath|u_Data_Memory|w_Memory~9312\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9312_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & (((\u_Datapath|u_ALU|Add0~97_combout\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_ALU|Add0~97_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1377_q\)) # (!\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1121_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~95_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1377_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1121_q\,
	datad => \u_Datapath|u_ALU|Add0~97_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9312_combout\);

-- Location: LCCOMB_X22_Y20_N2
\u_Datapath|u_Data_Memory|w_Memory~9313\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9313_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9312_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1505_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9312_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1249_q\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9312_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1249_q\,
	datab => \u_Datapath|u_ALU|Add0~95_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1505_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9312_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9313_combout\);

-- Location: LCCOMB_X24_Y20_N24
\u_Datapath|u_Data_Memory|w_Memory~1345feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1345feeder_combout\ = \u_Datapath|u_Register_File|Mux39~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux39~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1345feeder_combout\);

-- Location: FF_X24_Y20_N25
\u_Datapath|u_Data_Memory|w_Memory~1345\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1345feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9652_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1345_q\);

-- Location: FF_X24_Y20_N15
\u_Datapath|u_Data_Memory|w_Memory~1473\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux39~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9668_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1473_q\);

-- Location: LCCOMB_X25_Y16_N18
\u_Datapath|u_Data_Memory|w_Memory~1217feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1217feeder_combout\ = \u_Datapath|u_Register_File|Mux39~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux39~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1217feeder_combout\);

-- Location: FF_X25_Y16_N19
\u_Datapath|u_Data_Memory|w_Memory~1217\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1217feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9658_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1217_q\);

-- Location: FF_X20_Y13_N19
\u_Datapath|u_Data_Memory|w_Memory~1089\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux39~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9664_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1089_q\);

-- Location: LCCOMB_X20_Y13_N18
\u_Datapath|u_Data_Memory|w_Memory~9314\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9314_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1217_q\) # ((\u_Datapath|u_ALU|Add0~97_combout\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~1089_q\ & !\u_Datapath|u_ALU|Add0~97_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~95_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1217_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1089_q\,
	datad => \u_Datapath|u_ALU|Add0~97_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9314_combout\);

-- Location: LCCOMB_X24_Y20_N14
\u_Datapath|u_Data_Memory|w_Memory~9315\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9315_combout\ = (\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9314_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1473_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9314_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1345_q\)))) # (!\u_Datapath|u_ALU|Add0~97_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9314_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~97_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1345_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1473_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9314_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9315_combout\);

-- Location: LCCOMB_X23_Y18_N16
\u_Datapath|u_Data_Memory|w_Memory~9316\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9316_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_ALU|Add0~93_combout\) # ((\u_Datapath|u_Data_Memory|w_Memory~9313_combout\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & 
-- (!\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9315_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_ALU|Add0~93_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9313_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9315_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9316_combout\);

-- Location: LCCOMB_X23_Y18_N14
\u_Datapath|u_Data_Memory|w_Memory~9319\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9319_combout\ = (\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9316_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~9318_combout\)) # (!\u_Datapath|u_Data_Memory|w_Memory~9316_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~9311_combout\))))) # (!\u_Datapath|u_ALU|Add0~93_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9316_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~9318_combout\,
	datab => \u_Datapath|u_ALU|Add0~93_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9311_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9316_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9319_combout\);

-- Location: LCCOMB_X16_Y10_N28
\u_Datapath|u_Data_Memory|w_Memory~801feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~801feeder_combout\ = \u_Datapath|u_Register_File|Mux39~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux39~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~801feeder_combout\);

-- Location: FF_X16_Y10_N29
\u_Datapath|u_Data_Memory|w_Memory~801\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~801feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9677_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~801_q\);

-- Location: FF_X16_Y11_N5
\u_Datapath|u_Data_Memory|w_Memory~1057\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux39~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9693_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1057_q\);

-- Location: LCCOMB_X16_Y12_N14
\u_Datapath|u_Data_Memory|w_Memory~929feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~929feeder_combout\ = \u_Datapath|u_Register_File|Mux39~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux39~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~929feeder_combout\);

-- Location: FF_X16_Y12_N15
\u_Datapath|u_Data_Memory|w_Memory~929\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~929feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9683_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~929_q\);

-- Location: FF_X16_Y11_N7
\u_Datapath|u_Data_Memory|w_Memory~673\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux39~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9689_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~673_q\);

-- Location: LCCOMB_X16_Y11_N6
\u_Datapath|u_Data_Memory|w_Memory~9327\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9327_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & (((\u_Datapath|u_ALU|Add0~97_combout\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_ALU|Add0~97_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~929_q\)) 
-- # (!\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~673_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~95_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~929_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~673_q\,
	datad => \u_Datapath|u_ALU|Add0~97_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9327_combout\);

-- Location: LCCOMB_X16_Y11_N4
\u_Datapath|u_Data_Memory|w_Memory~9328\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9328_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9327_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1057_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9327_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~801_q\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9327_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~95_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~801_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1057_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9327_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9328_combout\);

-- Location: LCCOMB_X20_Y20_N24
\u_Datapath|u_Data_Memory|w_Memory~993feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~993feeder_combout\ = \u_Datapath|u_Register_File|Mux39~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux39~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~993feeder_combout\);

-- Location: FF_X20_Y20_N25
\u_Datapath|u_Data_Memory|w_Memory~993\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~993feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9690_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~993_q\);

-- Location: FF_X17_Y20_N25
\u_Datapath|u_Data_Memory|w_Memory~609\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux39~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9687_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~609_q\);

-- Location: LCCOMB_X17_Y20_N24
\u_Datapath|u_Data_Memory|w_Memory~9320\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9320_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & (((\u_Datapath|u_ALU|Add0~97_combout\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_ALU|Add0~97_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~865_q\)) 
-- # (!\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~609_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~865_q\,
	datab => \u_Datapath|u_ALU|Add0~95_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~609_q\,
	datad => \u_Datapath|u_ALU|Add0~97_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9320_combout\);

-- Location: LCCOMB_X21_Y20_N16
\u_Datapath|u_Data_Memory|w_Memory~9321\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9321_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9320_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~993_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9320_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~737_q\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9320_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~737_q\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~993_q\,
	datac => \u_Datapath|u_ALU|Add0~95_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9320_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9321_combout\);

-- Location: LCCOMB_X14_Y20_N2
\u_Datapath|u_Data_Memory|w_Memory~833feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~833feeder_combout\ = \u_Datapath|u_Register_File|Mux39~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux39~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~833feeder_combout\);

-- Location: FF_X14_Y20_N3
\u_Datapath|u_Data_Memory|w_Memory~833\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~833feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9682_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~833_q\);

-- Location: FF_X16_Y18_N19
\u_Datapath|u_Data_Memory|w_Memory~961\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux39~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9692_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~961_q\);

-- Location: FF_X16_Y18_N1
\u_Datapath|u_Data_Memory|w_Memory~577\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux39~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9688_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~577_q\);

-- Location: LCCOMB_X16_Y18_N0
\u_Datapath|u_Data_Memory|w_Memory~9324\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9324_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~705_q\) # ((\u_Datapath|u_ALU|Add0~97_combout\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~577_q\ & !\u_Datapath|u_ALU|Add0~97_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~705_q\,
	datab => \u_Datapath|u_ALU|Add0~95_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~577_q\,
	datad => \u_Datapath|u_ALU|Add0~97_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9324_combout\);

-- Location: LCCOMB_X16_Y18_N18
\u_Datapath|u_Data_Memory|w_Memory~9325\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9325_combout\ = (\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9324_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~961_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9324_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~833_q\)))) # (!\u_Datapath|u_ALU|Add0~97_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9324_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~97_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~833_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~961_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9324_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9325_combout\);

-- Location: LCCOMB_X16_Y17_N28
\u_Datapath|u_Data_Memory|w_Memory~897feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~897feeder_combout\ = \u_Datapath|u_Register_File|Mux39~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux39~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~897feeder_combout\);

-- Location: FF_X16_Y17_N29
\u_Datapath|u_Data_Memory|w_Memory~897\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~897feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9679_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~897_q\);

-- Location: FF_X17_Y21_N29
\u_Datapath|u_Data_Memory|w_Memory~1025\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux39~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9691_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1025_q\);

-- Location: LCCOMB_X15_Y21_N14
\u_Datapath|u_Data_Memory|w_Memory~769feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~769feeder_combout\ = \u_Datapath|u_Register_File|Mux39~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux39~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~769feeder_combout\);

-- Location: FF_X15_Y21_N15
\u_Datapath|u_Data_Memory|w_Memory~769\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~769feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9675_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~769_q\);

-- Location: FF_X17_Y21_N11
\u_Datapath|u_Data_Memory|w_Memory~641\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux39~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9685_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~641_q\);

-- Location: LCCOMB_X17_Y21_N10
\u_Datapath|u_Data_Memory|w_Memory~9322\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9322_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~769_q\) # ((\u_Datapath|u_ALU|Add0~97_combout\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~641_q\ & !\u_Datapath|u_ALU|Add0~97_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~95_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~769_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~641_q\,
	datad => \u_Datapath|u_ALU|Add0~97_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9322_combout\);

-- Location: LCCOMB_X17_Y21_N28
\u_Datapath|u_Data_Memory|w_Memory~9323\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9323_combout\ = (\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9322_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1025_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9322_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~897_q\)))) # (!\u_Datapath|u_ALU|Add0~97_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9322_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~97_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~897_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1025_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9322_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9323_combout\);

-- Location: LCCOMB_X23_Y18_N24
\u_Datapath|u_Data_Memory|w_Memory~9326\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9326_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & (((\u_Datapath|u_ALU|Add0~93_combout\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_ALU|Add0~93_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~9323_combout\))) # (!\u_Datapath|u_ALU|Add0~93_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~9325_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~9325_combout\,
	datac => \u_Datapath|u_ALU|Add0~93_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9323_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9326_combout\);

-- Location: LCCOMB_X23_Y18_N26
\u_Datapath|u_Data_Memory|w_Memory~9329\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9329_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9326_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~9328_combout\)) # (!\u_Datapath|u_Data_Memory|w_Memory~9326_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~9321_combout\))))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9326_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~9328_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9321_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9326_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9329_combout\);

-- Location: FF_X11_Y15_N5
\u_Datapath|u_Data_Memory|w_Memory~161\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux39~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9707_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~161_q\);

-- Location: LCCOMB_X12_Y13_N4
\u_Datapath|u_Data_Memory|w_Memory~417feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~417feeder_combout\ = \u_Datapath|u_Register_File|Mux39~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux39~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~417feeder_combout\);

-- Location: FF_X12_Y13_N5
\u_Datapath|u_Data_Memory|w_Memory~417\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~417feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9697_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~417_q\);

-- Location: LCCOMB_X11_Y15_N4
\u_Datapath|u_Data_Memory|w_Memory~9337\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9337_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & (\u_Datapath|u_ALU|Add0~97_combout\)) # (!\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~417_q\))) # 
-- (!\u_Datapath|u_ALU|Add0~97_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~161_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~95_combout\,
	datab => \u_Datapath|u_ALU|Add0~97_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~161_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~417_q\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9337_combout\);

-- Location: FF_X11_Y15_N11
\u_Datapath|u_Data_Memory|w_Memory~545\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux39~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9711_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~545_q\);

-- Location: LCCOMB_X11_Y16_N2
\u_Datapath|u_Data_Memory|w_Memory~289feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~289feeder_combout\ = \u_Datapath|u_Register_File|Mux39~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux39~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~289feeder_combout\);

-- Location: FF_X11_Y16_N3
\u_Datapath|u_Data_Memory|w_Memory~289\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~289feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9702_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~289_q\);

-- Location: LCCOMB_X11_Y15_N10
\u_Datapath|u_Data_Memory|w_Memory~9338\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9338_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9337_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~545_q\)) # (!\u_Datapath|u_Data_Memory|w_Memory~9337_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~289_q\))))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~9337_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~95_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~9337_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~545_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~289_q\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9338_combout\);

-- Location: FF_X16_Y20_N9
\u_Datapath|u_Data_Memory|w_Memory~481\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux39~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9708_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~481_q\);

-- Location: FF_X16_Y20_N3
\u_Datapath|u_Data_Memory|w_Memory~97\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux39~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9705_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~97_q\);

-- Location: LCCOMB_X16_Y20_N2
\u_Datapath|u_Data_Memory|w_Memory~9332\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9332_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & (((\u_Datapath|u_ALU|Add0~97_combout\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_ALU|Add0~97_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~353_q\)) 
-- # (!\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~97_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~353_q\,
	datab => \u_Datapath|u_ALU|Add0~95_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~97_q\,
	datad => \u_Datapath|u_ALU|Add0~97_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9332_combout\);

-- Location: LCCOMB_X16_Y20_N8
\u_Datapath|u_Data_Memory|w_Memory~9333\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9333_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9332_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~481_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9332_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~225_q\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9332_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~225_q\,
	datab => \u_Datapath|u_ALU|Add0~95_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~481_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9332_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9333_combout\);

-- Location: LCCOMB_X11_Y17_N22
\u_Datapath|u_Data_Memory|w_Memory~321feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~321feeder_combout\ = \u_Datapath|u_Register_File|Mux39~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux39~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~321feeder_combout\);

-- Location: FF_X11_Y17_N23
\u_Datapath|u_Data_Memory|w_Memory~321\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~321feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9696_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~321_q\);

-- Location: FF_X12_Y17_N3
\u_Datapath|u_Data_Memory|w_Memory~449\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux39~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9710_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~449_q\);

-- Location: FF_X12_Y17_N29
\u_Datapath|u_Data_Memory|w_Memory~65\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux39~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9706_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~65_q\);

-- Location: LCCOMB_X12_Y17_N28
\u_Datapath|u_Data_Memory|w_Memory~9334\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9334_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~193_q\) # ((\u_Datapath|u_ALU|Add0~97_combout\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~65_q\ & !\u_Datapath|u_ALU|Add0~97_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~193_q\,
	datab => \u_Datapath|u_ALU|Add0~95_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~65_q\,
	datad => \u_Datapath|u_ALU|Add0~97_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9334_combout\);

-- Location: LCCOMB_X12_Y17_N2
\u_Datapath|u_Data_Memory|w_Memory~9335\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9335_combout\ = (\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9334_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~449_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9334_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~321_q\)))) # (!\u_Datapath|u_ALU|Add0~97_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9334_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~97_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~321_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~449_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9334_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9335_combout\);

-- Location: LCCOMB_X23_Y18_N0
\u_Datapath|u_Data_Memory|w_Memory~9336\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9336_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_ALU|Add0~93_combout\) # ((\u_Datapath|u_Data_Memory|w_Memory~9333_combout\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & 
-- (!\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9335_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_ALU|Add0~93_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9333_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9335_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9336_combout\);

-- Location: LCCOMB_X23_Y18_N6
\u_Datapath|u_Data_Memory|w_Memory~9339\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9339_combout\ = (\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9336_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9338_combout\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9336_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~9331_combout\)))) # (!\u_Datapath|u_ALU|Add0~93_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9336_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~9331_combout\,
	datab => \u_Datapath|u_ALU|Add0~93_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9338_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9336_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9339_combout\);

-- Location: LCCOMB_X23_Y18_N28
\u_Datapath|u_Data_Memory|w_Memory~9340\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9340_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & (\u_Datapath|u_ALU|Add0~99_combout\)) # (!\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_ALU|Add0~99_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~9329_combout\)) # (!\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9339_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~101_combout\,
	datab => \u_Datapath|u_ALU|Add0~99_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9329_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9339_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9340_combout\);

-- Location: LCCOMB_X23_Y18_N18
\u_Datapath|u_Data_Memory|w_Memory~9351\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9351_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9340_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~9350_combout\)) # (!\u_Datapath|u_Data_Memory|w_Memory~9340_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~9319_combout\))))) # (!\u_Datapath|u_ALU|Add0~101_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9340_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~101_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~9350_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9319_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9340_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9351_combout\);

-- Location: LCCOMB_X23_Y18_N2
\u_Datapath|u_Data_Memory|w_Memory~9752\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9752_combout\ = (!\u_Datapath|u_ALU|Add0~103_combout\ & (!\u_Datapath|u_ALU|Add0~105_combout\ & \u_Datapath|u_Data_Memory|w_Memory~9351_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~103_combout\,
	datab => \u_Datapath|u_ALU|Add0~105_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9351_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9752_combout\);

-- Location: FF_X23_Y18_N3
\u_Datapath|u_Register_File|w_Register_File[0][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Mux_Register_File|o_DOUT[25]~27_combout\,
	clrn => \ALT_INV_i_Rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \u_Datapath|u_Register_File|w_Register_File[0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Register_File|w_Register_File[0][25]~q\);

-- Location: LCCOMB_X19_Y14_N18
\u_Datapath|u_ALU|Add0~141\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_ALU|Add0~141_combout\ = (\u_Datapath|u_ALU|Add0~173_combout\ & ((\u_Datapath|u_Register_File|w_Register_File[0][25]~q\ & (\u_Datapath|u_ALU|Add0~140\ & VCC)) # (!\u_Datapath|u_Register_File|w_Register_File[0][25]~q\ & 
-- (!\u_Datapath|u_ALU|Add0~140\)))) # (!\u_Datapath|u_ALU|Add0~173_combout\ & ((\u_Datapath|u_Register_File|w_Register_File[0][25]~q\ & (!\u_Datapath|u_ALU|Add0~140\)) # (!\u_Datapath|u_Register_File|w_Register_File[0][25]~q\ & 
-- ((\u_Datapath|u_ALU|Add0~140\) # (GND)))))
-- \u_Datapath|u_ALU|Add0~142\ = CARRY((\u_Datapath|u_ALU|Add0~173_combout\ & (!\u_Datapath|u_Register_File|w_Register_File[0][25]~q\ & !\u_Datapath|u_ALU|Add0~140\)) # (!\u_Datapath|u_ALU|Add0~173_combout\ & ((!\u_Datapath|u_ALU|Add0~140\) # 
-- (!\u_Datapath|u_Register_File|w_Register_File[0][25]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~173_combout\,
	datab => \u_Datapath|u_Register_File|w_Register_File[0][25]~q\,
	datad => VCC,
	cin => \u_Datapath|u_ALU|Add0~140\,
	combout => \u_Datapath|u_ALU|Add0~141_combout\,
	cout => \u_Datapath|u_ALU|Add0~142\);

-- Location: LCCOMB_X23_Y18_N30
\u_Datapath|u_Mux_Register_File|o_DOUT[25]~27\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Mux_Register_File|o_DOUT[25]~27_combout\ = (\u_Control|Equal4~0_combout\ & (\u_Datapath|u_ALU|Add0~141_combout\)) # (!\u_Control|Equal4~0_combout\ & (((!\u_Datapath|u_Data_Memory|w_Memory~8343_combout\ & 
-- \u_Datapath|u_Data_Memory|w_Memory~9393_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Control|Equal4~0_combout\,
	datab => \u_Datapath|u_ALU|Add0~141_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~8343_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9393_combout\,
	combout => \u_Datapath|u_Mux_Register_File|o_DOUT[25]~27_combout\);

-- Location: FF_X22_Y18_N5
\u_Datapath|u_Register_File|w_Register_File[9][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Mux_Register_File|o_DOUT[25]~27_combout\,
	clrn => \ALT_INV_i_Rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \u_Datapath|u_Register_File|w_Register_File[9][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Register_File|w_Register_File[9][25]~q\);

-- Location: LCCOMB_X22_Y18_N4
\u_Datapath|u_Register_File|Mux38~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Register_File|Mux38~0_combout\ = (\u_Datapath|u_PC|w_Q\(4) & (\u_Datapath|u_Register_File|w_Register_File[8][25]~q\)) # (!\u_Datapath|u_PC|w_Q\(4) & ((\u_Datapath|u_PC|w_Q\(3) & (\u_Datapath|u_Register_File|w_Register_File[8][25]~q\)) # 
-- (!\u_Datapath|u_PC|w_Q\(3) & ((\u_Datapath|u_Register_File|w_Register_File[9][25]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Register_File|w_Register_File[8][25]~q\,
	datab => \u_Datapath|u_PC|w_Q\(4),
	datac => \u_Datapath|u_Register_File|w_Register_File[9][25]~q\,
	datad => \u_Datapath|u_PC|w_Q\(3),
	combout => \u_Datapath|u_Register_File|Mux38~0_combout\);

-- Location: LCCOMB_X22_Y18_N10
\u_Datapath|u_Register_File|Mux38~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Register_File|Mux38~1_combout\ = (\u_Datapath|u_Register_File|w_Register_File[0][0]~0_combout\ & (\u_Datapath|u_Register_File|w_Register_File[0][25]~q\ & ((!\u_Datapath|u_Mux_ALU_B|o_DOUT[1]~0_combout\)))) # 
-- (!\u_Datapath|u_Register_File|w_Register_File[0][0]~0_combout\ & (((\u_Datapath|u_Register_File|Mux38~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Register_File|w_Register_File[0][25]~q\,
	datab => \u_Datapath|u_Register_File|Mux38~0_combout\,
	datac => \u_Datapath|u_Mux_ALU_B|o_DOUT[1]~0_combout\,
	datad => \u_Datapath|u_Register_File|w_Register_File[0][0]~0_combout\,
	combout => \u_Datapath|u_Register_File|Mux38~1_combout\);

-- Location: FF_X24_Y18_N29
\u_Datapath|u_Data_Memory|w_Memory~2018\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux38~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9724_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~2018_q\);

-- Location: FF_X24_Y18_N23
\u_Datapath|u_Data_Memory|w_Memory~1986\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux38~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9726_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1986_q\);

-- Location: LCCOMB_X24_Y18_N22
\u_Datapath|u_Data_Memory|w_Memory~9390\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9390_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & (((\u_Datapath|u_ALU|Add0~93_combout\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_ALU|Add0~93_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~2050_q\)) # (!\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1986_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~2050_q\,
	datab => \u_Datapath|u_ALU|Add0~91_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1986_q\,
	datad => \u_Datapath|u_ALU|Add0~93_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9390_combout\);

-- Location: LCCOMB_X24_Y18_N28
\u_Datapath|u_Data_Memory|w_Memory~9391\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9391_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9390_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~2082_q\)) # (!\u_Datapath|u_Data_Memory|w_Memory~9390_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~2018_q\))))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9390_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~2082_q\,
	datab => \u_Datapath|u_ALU|Add0~91_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~2018_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9390_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9391_combout\);

-- Location: FF_X24_Y20_N1
\u_Datapath|u_Data_Memory|w_Memory~1474\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux38~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9668_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1474_q\);

-- Location: LCCOMB_X24_Y20_N0
\u_Datapath|u_Data_Memory|w_Memory~9383\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9383_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1506_q\) # ((\u_Datapath|u_ALU|Add0~93_combout\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~1474_q\ & !\u_Datapath|u_ALU|Add0~93_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1506_q\,
	datab => \u_Datapath|u_ALU|Add0~91_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1474_q\,
	datad => \u_Datapath|u_ALU|Add0~93_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9383_combout\);

-- Location: FF_X23_Y20_N5
\u_Datapath|u_Data_Memory|w_Memory~1538\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux38~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9667_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1538_q\);

-- Location: LCCOMB_X23_Y20_N4
\u_Datapath|u_Data_Memory|w_Memory~9384\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9384_combout\ = (\u_Datapath|u_Data_Memory|w_Memory~9383_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1570_q\) # ((!\u_Datapath|u_ALU|Add0~93_combout\)))) # (!\u_Datapath|u_Data_Memory|w_Memory~9383_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~1538_q\ & \u_Datapath|u_ALU|Add0~93_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1570_q\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~9383_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1538_q\,
	datad => \u_Datapath|u_ALU|Add0~93_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9384_combout\);

-- Location: FF_X26_Y16_N17
\u_Datapath|u_Data_Memory|w_Memory~1058\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux38~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9693_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1058_q\);

-- Location: FF_X25_Y16_N11
\u_Datapath|u_Data_Memory|w_Memory~962\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux38~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9692_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~962_q\);

-- Location: LCCOMB_X25_Y16_N10
\u_Datapath|u_Data_Memory|w_Memory~9385\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9385_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & (((\u_Datapath|u_ALU|Add0~93_combout\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_ALU|Add0~93_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1026_q\)) # (!\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~962_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1026_q\,
	datab => \u_Datapath|u_ALU|Add0~91_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~962_q\,
	datad => \u_Datapath|u_ALU|Add0~93_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9385_combout\);

-- Location: LCCOMB_X26_Y16_N16
\u_Datapath|u_Data_Memory|w_Memory~9386\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9386_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9385_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1058_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9385_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~994_q\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9385_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~994_q\,
	datab => \u_Datapath|u_ALU|Add0~91_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1058_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9385_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9386_combout\);

-- Location: LCCOMB_X23_Y16_N18
\u_Datapath|u_Data_Memory|w_Memory~9389\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9389_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9386_combout\) # (\u_Datapath|u_ALU|Add0~101_combout\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~9388_combout\ & ((!\u_Datapath|u_ALU|Add0~101_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~9388_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~9386_combout\,
	datac => \u_Datapath|u_ALU|Add0~99_combout\,
	datad => \u_Datapath|u_ALU|Add0~101_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9389_combout\);

-- Location: LCCOMB_X23_Y16_N8
\u_Datapath|u_Data_Memory|w_Memory~9392\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9392_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9389_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~9391_combout\)) # (!\u_Datapath|u_Data_Memory|w_Memory~9389_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~9384_combout\))))) # (!\u_Datapath|u_ALU|Add0~101_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9389_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~101_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~9391_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9384_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9389_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9392_combout\);

-- Location: LCCOMB_X18_Y10_N30
\u_Datapath|u_Data_Memory|w_Memory~1890feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1890feeder_combout\ = \u_Datapath|u_Register_File|Mux38~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux38~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1890feeder_combout\);

-- Location: FF_X18_Y10_N31
\u_Datapath|u_Data_Memory|w_Memory~1890\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1890feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9717_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1890_q\);

-- Location: FF_X17_Y10_N29
\u_Datapath|u_Data_Memory|w_Memory~866\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux38~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9680_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~866_q\);

-- Location: FF_X18_Y10_N5
\u_Datapath|u_Data_Memory|w_Memory~354\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux38~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9695_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~354_q\);

-- Location: LCCOMB_X18_Y10_N4
\u_Datapath|u_Data_Memory|w_Memory~9352\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9352_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_ALU|Add0~101_combout\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_ALU|Add0~101_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1378_q\)) # (!\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~354_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1378_q\,
	datab => \u_Datapath|u_ALU|Add0~99_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~354_q\,
	datad => \u_Datapath|u_ALU|Add0~101_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9352_combout\);

-- Location: LCCOMB_X17_Y10_N28
\u_Datapath|u_Data_Memory|w_Memory~9353\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9353_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9352_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~1890_q\)) # (!\u_Datapath|u_Data_Memory|w_Memory~9352_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~866_q\))))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9352_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~99_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1890_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~866_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9352_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9353_combout\);

-- Location: FF_X25_Y15_N9
\u_Datapath|u_Data_Memory|w_Memory~1922\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux38~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9716_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1922_q\);

-- Location: FF_X25_Y15_N3
\u_Datapath|u_Data_Memory|w_Memory~386\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux38~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9694_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~386_q\);

-- Location: LCCOMB_X25_Y15_N2
\u_Datapath|u_Data_Memory|w_Memory~9354\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9354_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~898_q\) # ((\u_Datapath|u_ALU|Add0~101_combout\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~386_q\ & !\u_Datapath|u_ALU|Add0~101_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~898_q\,
	datab => \u_Datapath|u_ALU|Add0~99_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~386_q\,
	datad => \u_Datapath|u_ALU|Add0~101_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9354_combout\);

-- Location: LCCOMB_X25_Y15_N8
\u_Datapath|u_Data_Memory|w_Memory~9355\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9355_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9354_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1922_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9354_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1410_q\)))) # (!\u_Datapath|u_ALU|Add0~101_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9354_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1410_q\,
	datab => \u_Datapath|u_ALU|Add0~101_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1922_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9354_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9355_combout\);

-- Location: FF_X11_Y17_N31
\u_Datapath|u_Data_Memory|w_Memory~1858\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux38~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9718_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1858_q\);

-- Location: FF_X11_Y17_N21
\u_Datapath|u_Data_Memory|w_Memory~322\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux38~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9696_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~322_q\);

-- Location: LCCOMB_X11_Y17_N20
\u_Datapath|u_Data_Memory|w_Memory~9356\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9356_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & (((\u_Datapath|u_ALU|Add0~99_combout\)))) # (!\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_ALU|Add0~99_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~834_q\)) # (!\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~322_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~834_q\,
	datab => \u_Datapath|u_ALU|Add0~101_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~322_q\,
	datad => \u_Datapath|u_ALU|Add0~99_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9356_combout\);

-- Location: LCCOMB_X11_Y17_N30
\u_Datapath|u_Data_Memory|w_Memory~9357\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9357_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9356_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1858_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9356_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1346_q\)))) # (!\u_Datapath|u_ALU|Add0~101_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9356_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1346_q\,
	datab => \u_Datapath|u_ALU|Add0~101_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1858_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9356_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9357_combout\);

-- Location: LCCOMB_X23_Y16_N28
\u_Datapath|u_Data_Memory|w_Memory~9358\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9358_combout\ = (\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_ALU|Add0~91_combout\) # ((\u_Datapath|u_Data_Memory|w_Memory~9355_combout\)))) # (!\u_Datapath|u_ALU|Add0~93_combout\ & 
-- (!\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9357_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~93_combout\,
	datab => \u_Datapath|u_ALU|Add0~91_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9355_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9357_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9358_combout\);

-- Location: LCCOMB_X23_Y16_N14
\u_Datapath|u_Data_Memory|w_Memory~9361\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9361_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9358_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~9360_combout\)) # (!\u_Datapath|u_Data_Memory|w_Memory~9358_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~9353_combout\))))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9358_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~9360_combout\,
	datab => \u_Datapath|u_ALU|Add0~91_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9353_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9358_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9361_combout\);

-- Location: FF_X23_Y9_N15
\u_Datapath|u_Data_Memory|w_Memory~610\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux38~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9687_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~610_q\);

-- Location: LCCOMB_X20_Y10_N22
\u_Datapath|u_Data_Memory|w_Memory~1122feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1122feeder_combout\ = \u_Datapath|u_Register_File|Mux38~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux38~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1122feeder_combout\);

-- Location: FF_X20_Y10_N23
\u_Datapath|u_Data_Memory|w_Memory~1122\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1122feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9663_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1122_q\);

-- Location: FF_X19_Y9_N21
\u_Datapath|u_Data_Memory|w_Memory~98\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux38~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9705_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~98_q\);

-- Location: LCCOMB_X19_Y9_N20
\u_Datapath|u_Data_Memory|w_Memory~9372\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9372_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_ALU|Add0~101_combout\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_ALU|Add0~101_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1122_q\)) # (!\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~98_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~99_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1122_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~98_q\,
	datad => \u_Datapath|u_ALU|Add0~101_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9372_combout\);

-- Location: LCCOMB_X23_Y9_N14
\u_Datapath|u_Data_Memory|w_Memory~9373\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9373_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9372_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~1634_q\)) # (!\u_Datapath|u_Data_Memory|w_Memory~9372_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~610_q\))))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9372_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1634_q\,
	datab => \u_Datapath|u_ALU|Add0~99_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~610_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9372_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9373_combout\);

-- Location: FF_X23_Y16_N17
\u_Datapath|u_Data_Memory|w_Memory~66\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux38~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9706_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~66_q\);

-- Location: LCCOMB_X23_Y16_N16
\u_Datapath|u_Data_Memory|w_Memory~9376\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9376_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~578_q\) # ((\u_Datapath|u_ALU|Add0~101_combout\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~66_q\ & !\u_Datapath|u_ALU|Add0~101_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~578_q\,
	datab => \u_Datapath|u_ALU|Add0~99_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~66_q\,
	datad => \u_Datapath|u_ALU|Add0~101_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9376_combout\);

-- Location: FF_X23_Y16_N31
\u_Datapath|u_Data_Memory|w_Memory~1602\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux38~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9722_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1602_q\);

-- Location: LCCOMB_X23_Y16_N30
\u_Datapath|u_Data_Memory|w_Memory~9377\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9377_combout\ = (\u_Datapath|u_Data_Memory|w_Memory~9376_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~1602_q\) # (!\u_Datapath|u_ALU|Add0~101_combout\)))) # (!\u_Datapath|u_Data_Memory|w_Memory~9376_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1090_q\ & ((\u_Datapath|u_ALU|Add0~101_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1090_q\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~9376_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1602_q\,
	datad => \u_Datapath|u_ALU|Add0~101_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9377_combout\);

-- Location: LCCOMB_X18_Y20_N16
\u_Datapath|u_Data_Memory|w_Memory~1154feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1154feeder_combout\ = \u_Datapath|u_Register_File|Mux38~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux38~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1154feeder_combout\);

-- Location: FF_X18_Y20_N17
\u_Datapath|u_Data_Memory|w_Memory~1154\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1154feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9662_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1154_q\);

-- Location: FF_X20_Y21_N23
\u_Datapath|u_Data_Memory|w_Memory~1666\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux38~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9720_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1666_q\);

-- Location: LCCOMB_X19_Y19_N16
\u_Datapath|u_Data_Memory|w_Memory~642feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~642feeder_combout\ = \u_Datapath|u_Register_File|Mux38~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux38~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~642feeder_combout\);

-- Location: FF_X19_Y19_N17
\u_Datapath|u_Data_Memory|w_Memory~642\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~642feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9685_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~642_q\);

-- Location: FF_X20_Y21_N21
\u_Datapath|u_Data_Memory|w_Memory~130\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux38~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9704_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~130_q\);

-- Location: LCCOMB_X20_Y21_N20
\u_Datapath|u_Data_Memory|w_Memory~9374\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9374_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~642_q\) # ((\u_Datapath|u_ALU|Add0~101_combout\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~130_q\ & !\u_Datapath|u_ALU|Add0~101_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~99_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~642_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~130_q\,
	datad => \u_Datapath|u_ALU|Add0~101_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9374_combout\);

-- Location: LCCOMB_X20_Y21_N22
\u_Datapath|u_Data_Memory|w_Memory~9375\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9375_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9374_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1666_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9374_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1154_q\)))) # (!\u_Datapath|u_ALU|Add0~101_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9374_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~101_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1154_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1666_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9374_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9375_combout\);

-- Location: LCCOMB_X23_Y16_N20
\u_Datapath|u_Data_Memory|w_Memory~9378\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9378_combout\ = (\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_ALU|Add0~91_combout\) # ((\u_Datapath|u_Data_Memory|w_Memory~9375_combout\)))) # (!\u_Datapath|u_ALU|Add0~93_combout\ & 
-- (!\u_Datapath|u_ALU|Add0~91_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~9377_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~93_combout\,
	datab => \u_Datapath|u_ALU|Add0~91_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9377_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9375_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9378_combout\);

-- Location: LCCOMB_X23_Y16_N22
\u_Datapath|u_Data_Memory|w_Memory~9381\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9381_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9378_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~9380_combout\)) # (!\u_Datapath|u_Data_Memory|w_Memory~9378_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~9373_combout\))))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9378_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~9380_combout\,
	datab => \u_Datapath|u_ALU|Add0~91_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9373_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9378_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9381_combout\);

-- Location: FF_X24_Y19_N13
\u_Datapath|u_Data_Memory|w_Memory~1282\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux38~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9657_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1282_q\);

-- Location: LCCOMB_X21_Y20_N14
\u_Datapath|u_Data_Memory|w_Memory~770feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~770feeder_combout\ = \u_Datapath|u_Register_File|Mux38~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux38~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~770feeder_combout\);

-- Location: FF_X21_Y20_N15
\u_Datapath|u_Data_Memory|w_Memory~770\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~770feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9675_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~770_q\);

-- Location: FF_X23_Y19_N21
\u_Datapath|u_Data_Memory|w_Memory~258\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux38~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9700_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~258_q\);

-- Location: LCCOMB_X23_Y19_N20
\u_Datapath|u_Data_Memory|w_Memory~9362\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9362_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~770_q\) # ((\u_Datapath|u_ALU|Add0~101_combout\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~258_q\ & !\u_Datapath|u_ALU|Add0~101_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~99_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~770_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~258_q\,
	datad => \u_Datapath|u_ALU|Add0~101_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9362_combout\);

-- Location: LCCOMB_X24_Y19_N12
\u_Datapath|u_Data_Memory|w_Memory~9363\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9363_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9362_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~1794_q\)) # (!\u_Datapath|u_Data_Memory|w_Memory~9362_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~1282_q\))))) # (!\u_Datapath|u_ALU|Add0~101_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9362_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1794_q\,
	datab => \u_Datapath|u_ALU|Add0~101_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1282_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9362_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9363_combout\);

-- Location: LCCOMB_X25_Y16_N28
\u_Datapath|u_Data_Memory|w_Memory~1218feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1218feeder_combout\ = \u_Datapath|u_Register_File|Mux38~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux38~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1218feeder_combout\);

-- Location: FF_X25_Y16_N29
\u_Datapath|u_Data_Memory|w_Memory~1218\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1218feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9658_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1218_q\);

-- Location: FF_X24_Y15_N27
\u_Datapath|u_Data_Memory|w_Memory~1730\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux38~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9714_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1730_q\);

-- Location: FF_X23_Y21_N13
\u_Datapath|u_Data_Memory|w_Memory~706\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux38~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9676_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~706_q\);

-- Location: FF_X24_Y15_N25
\u_Datapath|u_Data_Memory|w_Memory~194\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux38~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9701_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~194_q\);

-- Location: LCCOMB_X24_Y15_N24
\u_Datapath|u_Data_Memory|w_Memory~9366\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9366_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & (((\u_Datapath|u_ALU|Add0~99_combout\)))) # (!\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_ALU|Add0~99_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~706_q\)) # (!\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~194_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~101_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~706_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~194_q\,
	datad => \u_Datapath|u_ALU|Add0~99_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9366_combout\);

-- Location: LCCOMB_X24_Y15_N26
\u_Datapath|u_Data_Memory|w_Memory~9367\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9367_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9366_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1730_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9366_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1218_q\)))) # (!\u_Datapath|u_ALU|Add0~101_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9366_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~101_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1218_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1730_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9366_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9367_combout\);

-- Location: LCCOMB_X15_Y22_N8
\u_Datapath|u_Data_Memory|w_Memory~738feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~738feeder_combout\ = \u_Datapath|u_Register_File|Mux38~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux38~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~738feeder_combout\);

-- Location: FF_X15_Y22_N9
\u_Datapath|u_Data_Memory|w_Memory~738\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~738feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9672_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~738_q\);

-- Location: FF_X15_Y18_N23
\u_Datapath|u_Data_Memory|w_Memory~1762\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux38~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9712_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1762_q\);

-- Location: LCCOMB_X14_Y18_N22
\u_Datapath|u_Data_Memory|w_Memory~1250feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1250feeder_combout\ = \u_Datapath|u_Register_File|Mux38~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux38~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1250feeder_combout\);

-- Location: FF_X14_Y18_N23
\u_Datapath|u_Data_Memory|w_Memory~1250\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1250feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9655_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1250_q\);

-- Location: FF_X15_Y18_N1
\u_Datapath|u_Data_Memory|w_Memory~226\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux38~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9699_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~226_q\);

-- Location: LCCOMB_X15_Y18_N0
\u_Datapath|u_Data_Memory|w_Memory~9364\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9364_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_ALU|Add0~101_combout\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_ALU|Add0~101_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1250_q\)) # (!\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~226_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~99_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1250_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~226_q\,
	datad => \u_Datapath|u_ALU|Add0~101_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9364_combout\);

-- Location: LCCOMB_X15_Y18_N22
\u_Datapath|u_Data_Memory|w_Memory~9365\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9365_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9364_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1762_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9364_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~738_q\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9364_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~99_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~738_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1762_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9364_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9365_combout\);

-- Location: LCCOMB_X23_Y16_N4
\u_Datapath|u_Data_Memory|w_Memory~9368\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9368_combout\ = (\u_Datapath|u_ALU|Add0~93_combout\ & (\u_Datapath|u_ALU|Add0~91_combout\)) # (!\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_ALU|Add0~91_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~9365_combout\))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~9367_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~93_combout\,
	datab => \u_Datapath|u_ALU|Add0~91_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9367_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9365_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9368_combout\);

-- Location: LCCOMB_X14_Y10_N2
\u_Datapath|u_Data_Memory|w_Memory~802feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~802feeder_combout\ = \u_Datapath|u_Register_File|Mux38~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux38~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~802feeder_combout\);

-- Location: FF_X14_Y10_N3
\u_Datapath|u_Data_Memory|w_Memory~802\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~802feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9677_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~802_q\);

-- Location: FF_X14_Y15_N23
\u_Datapath|u_Data_Memory|w_Memory~1826\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux38~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9715_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1826_q\);

-- Location: FF_X14_Y15_N13
\u_Datapath|u_Data_Memory|w_Memory~290\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux38~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9702_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~290_q\);

-- Location: LCCOMB_X14_Y17_N22
\u_Datapath|u_Data_Memory|w_Memory~1314feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1314feeder_combout\ = \u_Datapath|u_Register_File|Mux38~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux38~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1314feeder_combout\);

-- Location: FF_X14_Y17_N23
\u_Datapath|u_Data_Memory|w_Memory~1314\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1314feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9660_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1314_q\);

-- Location: LCCOMB_X14_Y15_N12
\u_Datapath|u_Data_Memory|w_Memory~9369\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9369_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & (\u_Datapath|u_ALU|Add0~101_combout\)) # (!\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_ALU|Add0~101_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~1314_q\))) # (!\u_Datapath|u_ALU|Add0~101_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~290_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~99_combout\,
	datab => \u_Datapath|u_ALU|Add0~101_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~290_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~1314_q\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9369_combout\);

-- Location: LCCOMB_X14_Y15_N22
\u_Datapath|u_Data_Memory|w_Memory~9370\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9370_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9369_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1826_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9369_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~802_q\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9369_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~99_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~802_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1826_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9369_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9370_combout\);

-- Location: LCCOMB_X23_Y16_N6
\u_Datapath|u_Data_Memory|w_Memory~9371\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9371_combout\ = (\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9368_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9370_combout\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9368_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~9363_combout\)))) # (!\u_Datapath|u_ALU|Add0~93_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9368_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~93_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~9363_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9368_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9370_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9371_combout\);

-- Location: LCCOMB_X23_Y16_N12
\u_Datapath|u_Data_Memory|w_Memory~9382\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9382_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_ALU|Add0~97_combout\) # ((\u_Datapath|u_Data_Memory|w_Memory~9371_combout\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & 
-- (!\u_Datapath|u_ALU|Add0~97_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~9381_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~95_combout\,
	datab => \u_Datapath|u_ALU|Add0~97_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9381_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9371_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9382_combout\);

-- Location: LCCOMB_X23_Y16_N2
\u_Datapath|u_Data_Memory|w_Memory~9393\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9393_combout\ = (\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9382_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~9392_combout\)) # (!\u_Datapath|u_Data_Memory|w_Memory~9382_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~9361_combout\))))) # (!\u_Datapath|u_ALU|Add0~97_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9382_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~97_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~9392_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9361_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9382_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9393_combout\);

-- Location: LCCOMB_X23_Y16_N10
\u_Datapath|u_Data_Memory|w_Memory~9753\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9753_combout\ = (\u_Datapath|u_Data_Memory|w_Memory~9393_combout\ & (!\u_Datapath|u_ALU|Add0~103_combout\ & !\u_Datapath|u_ALU|Add0~105_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_Datapath|u_Data_Memory|w_Memory~9393_combout\,
	datac => \u_Datapath|u_ALU|Add0~103_combout\,
	datad => \u_Datapath|u_ALU|Add0~105_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9753_combout\);

-- Location: LCCOMB_X18_Y14_N14
\u_Datapath|u_Mux_Register_File|o_DOUT[26]~28\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Mux_Register_File|o_DOUT[26]~28_combout\ = (\u_Control|Equal4~0_combout\ & (\u_Datapath|u_ALU|Add0~143_combout\)) # (!\u_Control|Equal4~0_combout\ & (((!\u_Datapath|u_Data_Memory|w_Memory~8343_combout\ & 
-- \u_Datapath|u_Data_Memory|w_Memory~9435_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~143_combout\,
	datab => \u_Control|Equal4~0_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~8343_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9435_combout\,
	combout => \u_Datapath|u_Mux_Register_File|o_DOUT[26]~28_combout\);

-- Location: LCCOMB_X18_Y14_N28
\u_Datapath|u_Register_File|w_Register_File[8][26]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Register_File|w_Register_File[8][26]~feeder_combout\ = \u_Datapath|u_Mux_Register_File|o_DOUT[26]~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Mux_Register_File|o_DOUT[26]~28_combout\,
	combout => \u_Datapath|u_Register_File|w_Register_File[8][26]~feeder_combout\);

-- Location: FF_X18_Y14_N29
\u_Datapath|u_Register_File|w_Register_File[8][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Register_File|w_Register_File[8][26]~feeder_combout\,
	clrn => \ALT_INV_i_Rst~inputclkctrl_outclk\,
	ena => \u_Datapath|u_Register_File|w_Register_File[8][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Register_File|w_Register_File[8][26]~q\);

-- Location: FF_X22_Y18_N3
\u_Datapath|u_Register_File|w_Register_File[9][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Mux_Register_File|o_DOUT[26]~28_combout\,
	clrn => \ALT_INV_i_Rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \u_Datapath|u_Register_File|w_Register_File[9][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Register_File|w_Register_File[9][26]~q\);

-- Location: LCCOMB_X22_Y18_N2
\u_Datapath|u_Register_File|Mux37~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Register_File|Mux37~0_combout\ = (\u_Datapath|u_PC|w_Q\(3) & (\u_Datapath|u_Register_File|w_Register_File[8][26]~q\)) # (!\u_Datapath|u_PC|w_Q\(3) & ((\u_Datapath|u_PC|w_Q\(4) & (\u_Datapath|u_Register_File|w_Register_File[8][26]~q\)) # 
-- (!\u_Datapath|u_PC|w_Q\(4) & ((\u_Datapath|u_Register_File|w_Register_File[9][26]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_PC|w_Q\(3),
	datab => \u_Datapath|u_Register_File|w_Register_File[8][26]~q\,
	datac => \u_Datapath|u_Register_File|w_Register_File[9][26]~q\,
	datad => \u_Datapath|u_PC|w_Q\(4),
	combout => \u_Datapath|u_Register_File|Mux37~0_combout\);

-- Location: LCCOMB_X22_Y18_N16
\u_Datapath|u_Register_File|Mux37~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Register_File|Mux37~1_combout\ = (\u_Datapath|u_Register_File|w_Register_File[0][0]~0_combout\ & (\u_Datapath|u_Register_File|w_Register_File[0][26]~q\ & ((!\u_Datapath|u_Mux_ALU_B|o_DOUT[1]~0_combout\)))) # 
-- (!\u_Datapath|u_Register_File|w_Register_File[0][0]~0_combout\ & (((\u_Datapath|u_Register_File|Mux37~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Register_File|w_Register_File[0][26]~q\,
	datab => \u_Datapath|u_Register_File|Mux37~0_combout\,
	datac => \u_Datapath|u_Mux_ALU_B|o_DOUT[1]~0_combout\,
	datad => \u_Datapath|u_Register_File|w_Register_File[0][0]~0_combout\,
	combout => \u_Datapath|u_Register_File|Mux37~1_combout\);

-- Location: LCCOMB_X24_Y11_N22
\u_Datapath|u_Data_Memory|w_Memory~1827feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1827feeder_combout\ = \u_Datapath|u_Register_File|Mux37~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux37~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1827feeder_combout\);

-- Location: FF_X24_Y11_N23
\u_Datapath|u_Data_Memory|w_Memory~1827\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1827feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9715_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1827_q\);

-- Location: FF_X23_Y11_N15
\u_Datapath|u_Data_Memory|w_Memory~1795\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux37~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9713_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1795_q\);

-- Location: FF_X23_Y11_N29
\u_Datapath|u_Data_Memory|w_Memory~1731\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux37~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9714_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1731_q\);

-- Location: LCCOMB_X23_Y11_N28
\u_Datapath|u_Data_Memory|w_Memory~9425\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9425_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1763_q\) # ((\u_Datapath|u_ALU|Add0~93_combout\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~1731_q\ & !\u_Datapath|u_ALU|Add0~93_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1763_q\,
	datab => \u_Datapath|u_ALU|Add0~91_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1731_q\,
	datad => \u_Datapath|u_ALU|Add0~93_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9425_combout\);

-- Location: LCCOMB_X23_Y11_N14
\u_Datapath|u_Data_Memory|w_Memory~9426\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9426_combout\ = (\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9425_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~1827_q\)) # (!\u_Datapath|u_Data_Memory|w_Memory~9425_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~1795_q\))))) # (!\u_Datapath|u_ALU|Add0~93_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9425_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~93_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1827_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1795_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9425_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9426_combout\);

-- Location: FF_X25_Y21_N1
\u_Datapath|u_Data_Memory|w_Memory~1955\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux37~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9719_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1955_q\);

-- Location: LCCOMB_X24_Y21_N4
\u_Datapath|u_Data_Memory|w_Memory~1923feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1923feeder_combout\ = \u_Datapath|u_Register_File|Mux37~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux37~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1923feeder_combout\);

-- Location: FF_X24_Y21_N5
\u_Datapath|u_Data_Memory|w_Memory~1923\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1923feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9716_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1923_q\);

-- Location: FF_X24_Y21_N23
\u_Datapath|u_Data_Memory|w_Memory~1859\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux37~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9718_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1859_q\);

-- Location: LCCOMB_X24_Y21_N22
\u_Datapath|u_Data_Memory|w_Memory~9427\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9427_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & (((\u_Datapath|u_ALU|Add0~93_combout\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_ALU|Add0~93_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1923_q\)) # (!\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1859_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1923_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1859_q\,
	datad => \u_Datapath|u_ALU|Add0~93_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9427_combout\);

-- Location: LCCOMB_X25_Y21_N0
\u_Datapath|u_Data_Memory|w_Memory~9428\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9428_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9427_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1955_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9427_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1891_q\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9427_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1891_q\,
	datab => \u_Datapath|u_ALU|Add0~91_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1955_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9427_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9428_combout\);

-- Location: LCCOMB_X13_Y13_N4
\u_Datapath|u_Data_Memory|w_Memory~1635feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1635feeder_combout\ = \u_Datapath|u_Register_File|Mux37~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux37~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1635feeder_combout\);

-- Location: FF_X13_Y13_N5
\u_Datapath|u_Data_Memory|w_Memory~1635\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1635feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9721_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1635_q\);

-- Location: FF_X15_Y14_N15
\u_Datapath|u_Data_Memory|w_Memory~1699\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux37~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9723_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1699_q\);

-- Location: FF_X23_Y14_N1
\u_Datapath|u_Data_Memory|w_Memory~1603\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux37~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9722_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1603_q\);

-- Location: LCCOMB_X23_Y14_N0
\u_Datapath|u_Data_Memory|w_Memory~9429\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9429_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & (((\u_Datapath|u_ALU|Add0~93_combout\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_ALU|Add0~93_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1667_q\)) # (!\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1603_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1667_q\,
	datab => \u_Datapath|u_ALU|Add0~91_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1603_q\,
	datad => \u_Datapath|u_ALU|Add0~93_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9429_combout\);

-- Location: LCCOMB_X15_Y14_N14
\u_Datapath|u_Data_Memory|w_Memory~9430\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9430_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9429_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1699_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9429_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1635_q\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9429_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1635_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1699_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9429_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9430_combout\);

-- Location: LCCOMB_X18_Y14_N10
\u_Datapath|u_Data_Memory|w_Memory~9431\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9431_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & (\u_Datapath|u_ALU|Add0~97_combout\)) # (!\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_ALU|Add0~97_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~9428_combout\)) # (!\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9430_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~95_combout\,
	datab => \u_Datapath|u_ALU|Add0~97_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9428_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9430_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9431_combout\);

-- Location: LCCOMB_X18_Y14_N8
\u_Datapath|u_Data_Memory|w_Memory~9434\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9434_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9431_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~9433_combout\)) # (!\u_Datapath|u_Data_Memory|w_Memory~9431_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~9426_combout\))))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9431_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~9433_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~9426_combout\,
	datac => \u_Datapath|u_ALU|Add0~95_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9431_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9434_combout\);

-- Location: FF_X16_Y18_N11
\u_Datapath|u_Data_Memory|w_Memory~963\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux37~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9692_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~963_q\);

-- Location: FF_X16_Y18_N13
\u_Datapath|u_Data_Memory|w_Memory~579\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux37~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9688_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~579_q\);

-- Location: LCCOMB_X16_Y18_N12
\u_Datapath|u_Data_Memory|w_Memory~9398\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9398_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & (((\u_Datapath|u_ALU|Add0~97_combout\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_ALU|Add0~97_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~835_q\)) 
-- # (!\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~579_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~835_q\,
	datab => \u_Datapath|u_ALU|Add0~95_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~579_q\,
	datad => \u_Datapath|u_ALU|Add0~97_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9398_combout\);

-- Location: LCCOMB_X16_Y18_N10
\u_Datapath|u_Data_Memory|w_Memory~9399\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9399_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9398_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~963_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9398_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~707_q\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9398_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~707_q\,
	datab => \u_Datapath|u_ALU|Add0~95_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~963_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9398_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9399_combout\);

-- Location: LCCOMB_X21_Y20_N20
\u_Datapath|u_Data_Memory|w_Memory~771feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~771feeder_combout\ = \u_Datapath|u_Register_File|Mux37~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux37~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~771feeder_combout\);

-- Location: FF_X21_Y20_N21
\u_Datapath|u_Data_Memory|w_Memory~771\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~771feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9675_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~771_q\);

-- Location: FF_X17_Y21_N21
\u_Datapath|u_Data_Memory|w_Memory~1027\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux37~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9691_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1027_q\);

-- Location: LCCOMB_X16_Y17_N22
\u_Datapath|u_Data_Memory|w_Memory~899feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~899feeder_combout\ = \u_Datapath|u_Register_File|Mux37~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux37~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~899feeder_combout\);

-- Location: FF_X16_Y17_N23
\u_Datapath|u_Data_Memory|w_Memory~899\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~899feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9679_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~899_q\);

-- Location: FF_X17_Y21_N19
\u_Datapath|u_Data_Memory|w_Memory~643\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux37~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9685_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~643_q\);

-- Location: LCCOMB_X17_Y21_N18
\u_Datapath|u_Data_Memory|w_Memory~9396\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9396_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & (((\u_Datapath|u_ALU|Add0~97_combout\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_ALU|Add0~97_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~899_q\)) 
-- # (!\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~643_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~95_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~899_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~643_q\,
	datad => \u_Datapath|u_ALU|Add0~97_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9396_combout\);

-- Location: LCCOMB_X17_Y21_N20
\u_Datapath|u_Data_Memory|w_Memory~9397\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9397_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9396_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1027_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9396_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~771_q\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9396_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~95_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~771_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1027_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9396_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9397_combout\);

-- Location: LCCOMB_X18_Y14_N4
\u_Datapath|u_Data_Memory|w_Memory~9400\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9400_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & (\u_Datapath|u_ALU|Add0~93_combout\)) # (!\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_ALU|Add0~93_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~9397_combout\))) # (!\u_Datapath|u_ALU|Add0~93_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~9399_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_ALU|Add0~93_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9399_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9397_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9400_combout\);

-- Location: LCCOMB_X20_Y20_N6
\u_Datapath|u_Data_Memory|w_Memory~995feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~995feeder_combout\ = \u_Datapath|u_Register_File|Mux37~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux37~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~995feeder_combout\);

-- Location: FF_X20_Y20_N7
\u_Datapath|u_Data_Memory|w_Memory~995\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~995feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9690_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~995_q\);

-- Location: FF_X17_Y20_N15
\u_Datapath|u_Data_Memory|w_Memory~867\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux37~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9680_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~867_q\);

-- Location: FF_X17_Y20_N21
\u_Datapath|u_Data_Memory|w_Memory~611\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux37~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9687_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~611_q\);

-- Location: LCCOMB_X17_Y20_N20
\u_Datapath|u_Data_Memory|w_Memory~9394\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9394_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~739_q\) # ((\u_Datapath|u_ALU|Add0~97_combout\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~611_q\ & !\u_Datapath|u_ALU|Add0~97_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~739_q\,
	datab => \u_Datapath|u_ALU|Add0~95_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~611_q\,
	datad => \u_Datapath|u_ALU|Add0~97_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9394_combout\);

-- Location: LCCOMB_X17_Y20_N14
\u_Datapath|u_Data_Memory|w_Memory~9395\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9395_combout\ = (\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9394_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~995_q\)) # (!\u_Datapath|u_Data_Memory|w_Memory~9394_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~867_q\))))) # (!\u_Datapath|u_ALU|Add0~97_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9394_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~97_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~995_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~867_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9394_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9395_combout\);

-- Location: LCCOMB_X18_Y14_N30
\u_Datapath|u_Data_Memory|w_Memory~9403\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9403_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9400_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~9402_combout\)) # (!\u_Datapath|u_Data_Memory|w_Memory~9400_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~9395_combout\))))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9400_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~9402_combout\,
	datab => \u_Datapath|u_ALU|Add0~91_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9400_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9395_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9403_combout\);

-- Location: LCCOMB_X18_Y21_N10
\u_Datapath|u_Data_Memory|w_Memory~515feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~515feeder_combout\ = \u_Datapath|u_Register_File|Mux37~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux37~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~515feeder_combout\);

-- Location: FF_X18_Y21_N11
\u_Datapath|u_Data_Memory|w_Memory~515\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~515feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9709_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~515_q\);

-- Location: FF_X19_Y22_N11
\u_Datapath|u_Data_Memory|w_Memory~259\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux37~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9700_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~259_q\);

-- Location: LCCOMB_X17_Y22_N6
\u_Datapath|u_Data_Memory|w_Memory~387feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~387feeder_combout\ = \u_Datapath|u_Register_File|Mux37~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux37~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~387feeder_combout\);

-- Location: FF_X17_Y22_N7
\u_Datapath|u_Data_Memory|w_Memory~387\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~387feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9694_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~387_q\);

-- Location: FF_X18_Y21_N9
\u_Datapath|u_Data_Memory|w_Memory~131\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux37~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9704_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~131_q\);

-- Location: LCCOMB_X18_Y21_N8
\u_Datapath|u_Data_Memory|w_Memory~9414\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9414_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & (((\u_Datapath|u_ALU|Add0~97_combout\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_ALU|Add0~97_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~387_q\)) 
-- # (!\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~131_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~95_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~387_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~131_q\,
	datad => \u_Datapath|u_ALU|Add0~97_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9414_combout\);

-- Location: LCCOMB_X19_Y22_N10
\u_Datapath|u_Data_Memory|w_Memory~9415\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9415_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9414_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~515_q\)) # (!\u_Datapath|u_Data_Memory|w_Memory~9414_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~259_q\))))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9414_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~95_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~515_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~259_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9414_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9415_combout\);

-- Location: FF_X16_Y20_N21
\u_Datapath|u_Data_Memory|w_Memory~483\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux37~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9708_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~483_q\);

-- Location: FF_X16_Y20_N11
\u_Datapath|u_Data_Memory|w_Memory~99\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux37~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9705_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~99_q\);

-- Location: LCCOMB_X16_Y20_N10
\u_Datapath|u_Data_Memory|w_Memory~9416\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9416_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~227_q\) # ((\u_Datapath|u_ALU|Add0~97_combout\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~99_q\ & !\u_Datapath|u_ALU|Add0~97_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~227_q\,
	datab => \u_Datapath|u_ALU|Add0~95_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~99_q\,
	datad => \u_Datapath|u_ALU|Add0~97_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9416_combout\);

-- Location: LCCOMB_X16_Y20_N20
\u_Datapath|u_Data_Memory|w_Memory~9417\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9417_combout\ = (\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9416_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~483_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9416_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~355_q\)))) # (!\u_Datapath|u_ALU|Add0~97_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9416_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~355_q\,
	datab => \u_Datapath|u_ALU|Add0~97_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~483_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9416_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9417_combout\);

-- Location: LCCOMB_X13_Y20_N30
\u_Datapath|u_Data_Memory|w_Memory~195feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~195feeder_combout\ = \u_Datapath|u_Register_File|Mux37~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux37~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~195feeder_combout\);

-- Location: FF_X13_Y20_N31
\u_Datapath|u_Data_Memory|w_Memory~195\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~195feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9701_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~195_q\);

-- Location: FF_X17_Y18_N29
\u_Datapath|u_Data_Memory|w_Memory~451\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux37~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9710_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~451_q\);

-- Location: LCCOMB_X15_Y17_N26
\u_Datapath|u_Data_Memory|w_Memory~323feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~323feeder_combout\ = \u_Datapath|u_Register_File|Mux37~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux37~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~323feeder_combout\);

-- Location: FF_X15_Y17_N27
\u_Datapath|u_Data_Memory|w_Memory~323\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~323feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9696_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~323_q\);

-- Location: FF_X17_Y18_N3
\u_Datapath|u_Data_Memory|w_Memory~67\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux37~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9706_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~67_q\);

-- Location: LCCOMB_X17_Y18_N2
\u_Datapath|u_Data_Memory|w_Memory~9418\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9418_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & (((\u_Datapath|u_ALU|Add0~97_combout\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_ALU|Add0~97_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~323_q\)) 
-- # (!\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~67_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~95_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~323_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~67_q\,
	datad => \u_Datapath|u_ALU|Add0~97_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9418_combout\);

-- Location: LCCOMB_X17_Y18_N28
\u_Datapath|u_Data_Memory|w_Memory~9419\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9419_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9418_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~451_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9418_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~195_q\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9418_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~95_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~195_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~451_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9418_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9419_combout\);

-- Location: LCCOMB_X18_Y14_N24
\u_Datapath|u_Data_Memory|w_Memory~9420\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9420_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_ALU|Add0~93_combout\) # ((\u_Datapath|u_Data_Memory|w_Memory~9417_combout\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & 
-- (!\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9419_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_ALU|Add0~93_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9417_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9419_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9420_combout\);

-- Location: LCCOMB_X18_Y14_N26
\u_Datapath|u_Data_Memory|w_Memory~9423\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9423_combout\ = (\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9420_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~9422_combout\)) # (!\u_Datapath|u_Data_Memory|w_Memory~9420_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~9415_combout\))))) # (!\u_Datapath|u_ALU|Add0~93_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9420_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~9422_combout\,
	datab => \u_Datapath|u_ALU|Add0~93_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9415_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9420_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9423_combout\);

-- Location: FF_X21_Y16_N5
\u_Datapath|u_Data_Memory|w_Memory~1283\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux37~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9657_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1283_q\);

-- Location: LCCOMB_X23_Y22_N22
\u_Datapath|u_Data_Memory|w_Memory~1411feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1411feeder_combout\ = \u_Datapath|u_Register_File|Mux37~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux37~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1411feeder_combout\);

-- Location: FF_X23_Y22_N23
\u_Datapath|u_Data_Memory|w_Memory~1411\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1411feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9648_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1411_q\);

-- Location: LCCOMB_X21_Y18_N18
\u_Datapath|u_Data_Memory|w_Memory~9404\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9404_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & (((\u_Datapath|u_ALU|Add0~97_combout\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_ALU|Add0~97_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~1411_q\))) # (!\u_Datapath|u_ALU|Add0~97_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~1155_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1155_q\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1411_q\,
	datac => \u_Datapath|u_ALU|Add0~95_combout\,
	datad => \u_Datapath|u_ALU|Add0~97_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9404_combout\);

-- Location: LCCOMB_X21_Y16_N4
\u_Datapath|u_Data_Memory|w_Memory~9405\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9405_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9404_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~1539_q\)) # (!\u_Datapath|u_Data_Memory|w_Memory~9404_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~1283_q\))))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9404_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1539_q\,
	datab => \u_Datapath|u_ALU|Add0~95_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1283_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9404_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9405_combout\);

-- Location: LCCOMB_X11_Y12_N8
\u_Datapath|u_Data_Memory|w_Memory~1219feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1219feeder_combout\ = \u_Datapath|u_Register_File|Mux37~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux37~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1219feeder_combout\);

-- Location: FF_X11_Y12_N9
\u_Datapath|u_Data_Memory|w_Memory~1219\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1219feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9658_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1219_q\);

-- Location: FF_X21_Y11_N15
\u_Datapath|u_Data_Memory|w_Memory~1475\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux37~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9668_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1475_q\);

-- Location: LCCOMB_X21_Y10_N20
\u_Datapath|u_Data_Memory|w_Memory~1347feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1347feeder_combout\ = \u_Datapath|u_Register_File|Mux37~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux37~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1347feeder_combout\);

-- Location: FF_X21_Y10_N21
\u_Datapath|u_Data_Memory|w_Memory~1347\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1347feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9652_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1347_q\);

-- Location: FF_X21_Y11_N29
\u_Datapath|u_Data_Memory|w_Memory~1091\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux37~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9664_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1091_q\);

-- Location: LCCOMB_X21_Y11_N28
\u_Datapath|u_Data_Memory|w_Memory~9408\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9408_combout\ = (\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1347_q\) # ((\u_Datapath|u_ALU|Add0~95_combout\)))) # (!\u_Datapath|u_ALU|Add0~97_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~1091_q\ & !\u_Datapath|u_ALU|Add0~95_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~97_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1347_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1091_q\,
	datad => \u_Datapath|u_ALU|Add0~95_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9408_combout\);

-- Location: LCCOMB_X21_Y11_N14
\u_Datapath|u_Data_Memory|w_Memory~9409\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9409_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9408_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1475_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9408_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1219_q\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9408_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~95_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1219_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1475_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9408_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9409_combout\);

-- Location: FF_X17_Y9_N31
\u_Datapath|u_Data_Memory|w_Memory~1507\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux37~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9666_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1507_q\);

-- Location: LCCOMB_X14_Y14_N22
\u_Datapath|u_Data_Memory|w_Memory~1251feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1251feeder_combout\ = \u_Datapath|u_Register_File|Mux37~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux37~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1251feeder_combout\);

-- Location: FF_X14_Y14_N23
\u_Datapath|u_Data_Memory|w_Memory~1251\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1251feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9655_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1251_q\);

-- Location: FF_X16_Y9_N29
\u_Datapath|u_Data_Memory|w_Memory~1123\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux37~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9663_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1123_q\);

-- Location: LCCOMB_X16_Y9_N28
\u_Datapath|u_Data_Memory|w_Memory~9406\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9406_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1251_q\) # ((\u_Datapath|u_ALU|Add0~97_combout\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~1123_q\ & !\u_Datapath|u_ALU|Add0~97_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~95_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1251_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1123_q\,
	datad => \u_Datapath|u_ALU|Add0~97_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9406_combout\);

-- Location: LCCOMB_X17_Y9_N30
\u_Datapath|u_Data_Memory|w_Memory~9407\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9407_combout\ = (\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9406_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1507_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9406_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1379_q\)))) # (!\u_Datapath|u_ALU|Add0~97_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9406_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1379_q\,
	datab => \u_Datapath|u_ALU|Add0~97_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1507_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9406_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9407_combout\);

-- Location: LCCOMB_X18_Y14_N0
\u_Datapath|u_Data_Memory|w_Memory~9410\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9410_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_ALU|Add0~93_combout\) # ((\u_Datapath|u_Data_Memory|w_Memory~9407_combout\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & 
-- (!\u_Datapath|u_ALU|Add0~93_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~9409_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_ALU|Add0~93_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9409_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9407_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9410_combout\);

-- Location: LCCOMB_X18_Y14_N2
\u_Datapath|u_Data_Memory|w_Memory~9413\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9413_combout\ = (\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9410_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~9412_combout\)) # (!\u_Datapath|u_Data_Memory|w_Memory~9410_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~9405_combout\))))) # (!\u_Datapath|u_ALU|Add0~93_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9410_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~9412_combout\,
	datab => \u_Datapath|u_ALU|Add0~93_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9405_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9410_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9413_combout\);

-- Location: LCCOMB_X18_Y14_N12
\u_Datapath|u_Data_Memory|w_Memory~9424\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9424_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & (\u_Datapath|u_ALU|Add0~101_combout\)) # (!\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_ALU|Add0~101_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~9413_combout\))) # (!\u_Datapath|u_ALU|Add0~101_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~9423_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~99_combout\,
	datab => \u_Datapath|u_ALU|Add0~101_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9423_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9413_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9424_combout\);

-- Location: LCCOMB_X18_Y14_N18
\u_Datapath|u_Data_Memory|w_Memory~9435\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9435_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9424_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~9434_combout\)) # (!\u_Datapath|u_Data_Memory|w_Memory~9424_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~9403_combout\))))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9424_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~99_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~9434_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9403_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9424_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9435_combout\);

-- Location: LCCOMB_X16_Y14_N26
\u_Datapath|u_Data_Memory|w_Memory~9754\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9754_combout\ = (!\u_Datapath|u_ALU|Add0~103_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~9435_combout\ & !\u_Datapath|u_ALU|Add0~105_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~103_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~9435_combout\,
	datad => \u_Datapath|u_ALU|Add0~105_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9754_combout\);

-- Location: FF_X21_Y17_N29
\u_Datapath|u_Register_File|w_Register_File[0][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Mux_Register_File|o_DOUT[27]~29_combout\,
	clrn => \ALT_INV_i_Rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \u_Datapath|u_Register_File|w_Register_File[0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Register_File|w_Register_File[0][27]~q\);

-- Location: LCCOMB_X21_Y18_N4
\u_Datapath|u_ALU|Add0~174\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_ALU|Add0~174_combout\ = (\u_Datapath|u_Register_File|Mux37~1_combout\ & ((\u_Datapath|u_PC|w_Q\(4)) # ((\u_Datapath|u_PC|w_Q\(2) & \u_Datapath|u_PC|w_Q\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_PC|w_Q\(2),
	datab => \u_Datapath|u_PC|w_Q\(3),
	datac => \u_Datapath|u_PC|w_Q\(4),
	datad => \u_Datapath|u_Register_File|Mux37~1_combout\,
	combout => \u_Datapath|u_ALU|Add0~174_combout\);

-- Location: LCCOMB_X19_Y14_N22
\u_Datapath|u_ALU|Add0~145\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_ALU|Add0~145_combout\ = (\u_Datapath|u_ALU|Add0~175_combout\ & ((\u_Datapath|u_Register_File|w_Register_File[0][27]~q\ & (\u_Datapath|u_ALU|Add0~144\ & VCC)) # (!\u_Datapath|u_Register_File|w_Register_File[0][27]~q\ & 
-- (!\u_Datapath|u_ALU|Add0~144\)))) # (!\u_Datapath|u_ALU|Add0~175_combout\ & ((\u_Datapath|u_Register_File|w_Register_File[0][27]~q\ & (!\u_Datapath|u_ALU|Add0~144\)) # (!\u_Datapath|u_Register_File|w_Register_File[0][27]~q\ & 
-- ((\u_Datapath|u_ALU|Add0~144\) # (GND)))))
-- \u_Datapath|u_ALU|Add0~146\ = CARRY((\u_Datapath|u_ALU|Add0~175_combout\ & (!\u_Datapath|u_Register_File|w_Register_File[0][27]~q\ & !\u_Datapath|u_ALU|Add0~144\)) # (!\u_Datapath|u_ALU|Add0~175_combout\ & ((!\u_Datapath|u_ALU|Add0~144\) # 
-- (!\u_Datapath|u_Register_File|w_Register_File[0][27]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~175_combout\,
	datab => \u_Datapath|u_Register_File|w_Register_File[0][27]~q\,
	datad => VCC,
	cin => \u_Datapath|u_ALU|Add0~144\,
	combout => \u_Datapath|u_ALU|Add0~145_combout\,
	cout => \u_Datapath|u_ALU|Add0~146\);

-- Location: LCCOMB_X21_Y17_N22
\u_Datapath|u_Mux_Register_File|o_DOUT[27]~29\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Mux_Register_File|o_DOUT[27]~29_combout\ = (\u_Control|Equal4~0_combout\ & (((\u_Datapath|u_ALU|Add0~145_combout\)))) # (!\u_Control|Equal4~0_combout\ & (!\u_Datapath|u_Data_Memory|w_Memory~8343_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~9477_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~8343_combout\,
	datab => \u_Datapath|u_ALU|Add0~145_combout\,
	datac => \u_Control|Equal4~0_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9477_combout\,
	combout => \u_Datapath|u_Mux_Register_File|o_DOUT[27]~29_combout\);

-- Location: FF_X22_Y18_N21
\u_Datapath|u_Register_File|w_Register_File[9][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Mux_Register_File|o_DOUT[27]~29_combout\,
	clrn => \ALT_INV_i_Rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \u_Datapath|u_Register_File|w_Register_File[9][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Register_File|w_Register_File[9][27]~q\);

-- Location: LCCOMB_X21_Y17_N18
\u_Datapath|u_Register_File|w_Register_File[8][27]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Register_File|w_Register_File[8][27]~feeder_combout\ = \u_Datapath|u_Mux_Register_File|o_DOUT[27]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Mux_Register_File|o_DOUT[27]~29_combout\,
	combout => \u_Datapath|u_Register_File|w_Register_File[8][27]~feeder_combout\);

-- Location: FF_X21_Y17_N19
\u_Datapath|u_Register_File|w_Register_File[8][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Register_File|w_Register_File[8][27]~feeder_combout\,
	clrn => \ALT_INV_i_Rst~inputclkctrl_outclk\,
	ena => \u_Datapath|u_Register_File|w_Register_File[8][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Register_File|w_Register_File[8][27]~q\);

-- Location: LCCOMB_X22_Y18_N20
\u_Datapath|u_Register_File|Mux36~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Register_File|Mux36~0_combout\ = (\u_Datapath|u_PC|w_Q\(3) & (((\u_Datapath|u_Register_File|w_Register_File[8][27]~q\)))) # (!\u_Datapath|u_PC|w_Q\(3) & ((\u_Datapath|u_PC|w_Q\(4) & ((\u_Datapath|u_Register_File|w_Register_File[8][27]~q\))) 
-- # (!\u_Datapath|u_PC|w_Q\(4) & (\u_Datapath|u_Register_File|w_Register_File[9][27]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_PC|w_Q\(3),
	datab => \u_Datapath|u_PC|w_Q\(4),
	datac => \u_Datapath|u_Register_File|w_Register_File[9][27]~q\,
	datad => \u_Datapath|u_Register_File|w_Register_File[8][27]~q\,
	combout => \u_Datapath|u_Register_File|Mux36~0_combout\);

-- Location: LCCOMB_X22_Y18_N22
\u_Datapath|u_Register_File|Mux36~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Register_File|Mux36~1_combout\ = (\u_Datapath|u_Register_File|w_Register_File[0][0]~0_combout\ & (\u_Datapath|u_Register_File|w_Register_File[0][27]~q\ & ((!\u_Datapath|u_Mux_ALU_B|o_DOUT[1]~0_combout\)))) # 
-- (!\u_Datapath|u_Register_File|w_Register_File[0][0]~0_combout\ & (((\u_Datapath|u_Register_File|Mux36~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Register_File|w_Register_File[0][27]~q\,
	datab => \u_Datapath|u_Register_File|Mux36~0_combout\,
	datac => \u_Datapath|u_Mux_ALU_B|o_DOUT[1]~0_combout\,
	datad => \u_Datapath|u_Register_File|w_Register_File[0][0]~0_combout\,
	combout => \u_Datapath|u_Register_File|Mux36~1_combout\);

-- Location: LCCOMB_X26_Y17_N24
\u_Datapath|u_Data_Memory|w_Memory~1508feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1508feeder_combout\ = \u_Datapath|u_Register_File|Mux36~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux36~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1508feeder_combout\);

-- Location: FF_X26_Y17_N25
\u_Datapath|u_Data_Memory|w_Memory~1508\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1508feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9666_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1508_q\);

-- Location: FF_X24_Y17_N17
\u_Datapath|u_Data_Memory|w_Memory~2020\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux36~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9724_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~2020_q\);

-- Location: LCCOMB_X20_Y20_N12
\u_Datapath|u_Data_Memory|w_Memory~996feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~996feeder_combout\ = \u_Datapath|u_Register_File|Mux36~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux36~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~996feeder_combout\);

-- Location: FF_X20_Y20_N13
\u_Datapath|u_Data_Memory|w_Memory~996\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~996feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9690_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~996_q\);

-- Location: FF_X24_Y17_N19
\u_Datapath|u_Data_Memory|w_Memory~484\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux36~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9708_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~484_q\);

-- Location: LCCOMB_X24_Y17_N18
\u_Datapath|u_Data_Memory|w_Memory~9469\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9469_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~996_q\) # ((\u_Datapath|u_ALU|Add0~101_combout\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~484_q\ & !\u_Datapath|u_ALU|Add0~101_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~99_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~996_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~484_q\,
	datad => \u_Datapath|u_ALU|Add0~101_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9469_combout\);

-- Location: LCCOMB_X24_Y17_N16
\u_Datapath|u_Data_Memory|w_Memory~9470\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9470_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9469_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~2020_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9469_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1508_q\)))) # (!\u_Datapath|u_ALU|Add0~101_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9469_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~101_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1508_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~2020_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9469_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9470_combout\);

-- Location: LCCOMB_X19_Y18_N22
\u_Datapath|u_Data_Memory|w_Memory~964feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~964feeder_combout\ = \u_Datapath|u_Register_File|Mux36~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux36~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~964feeder_combout\);

-- Location: FF_X19_Y18_N23
\u_Datapath|u_Data_Memory|w_Memory~964\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~964feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9692_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~964_q\);

-- Location: FF_X23_Y17_N23
\u_Datapath|u_Data_Memory|w_Memory~1988\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux36~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9726_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1988_q\);

-- Location: LCCOMB_X24_Y20_N26
\u_Datapath|u_Data_Memory|w_Memory~1476feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1476feeder_combout\ = \u_Datapath|u_Register_File|Mux36~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux36~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1476feeder_combout\);

-- Location: FF_X24_Y20_N27
\u_Datapath|u_Data_Memory|w_Memory~1476\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1476feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9668_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1476_q\);

-- Location: FF_X23_Y17_N1
\u_Datapath|u_Data_Memory|w_Memory~452\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux36~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9710_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~452_q\);

-- Location: LCCOMB_X23_Y17_N0
\u_Datapath|u_Data_Memory|w_Memory~9471\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9471_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1476_q\) # ((\u_Datapath|u_ALU|Add0~99_combout\)))) # (!\u_Datapath|u_ALU|Add0~101_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~452_q\ & !\u_Datapath|u_ALU|Add0~99_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~101_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1476_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~452_q\,
	datad => \u_Datapath|u_ALU|Add0~99_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9471_combout\);

-- Location: LCCOMB_X23_Y17_N22
\u_Datapath|u_Data_Memory|w_Memory~9472\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9472_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9471_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1988_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9471_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~964_q\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9471_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~99_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~964_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1988_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9471_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9472_combout\);

-- Location: LCCOMB_X22_Y17_N14
\u_Datapath|u_Data_Memory|w_Memory~9473\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9473_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9470_combout\) # ((\u_Datapath|u_ALU|Add0~93_combout\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & 
-- (((!\u_Datapath|u_ALU|Add0~93_combout\ & \u_Datapath|u_Data_Memory|w_Memory~9472_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~9470_combout\,
	datac => \u_Datapath|u_ALU|Add0~93_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9472_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9473_combout\);

-- Location: LCCOMB_X26_Y17_N2
\u_Datapath|u_Data_Memory|w_Memory~2052feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~2052feeder_combout\ = \u_Datapath|u_Register_File|Mux36~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux36~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~2052feeder_combout\);

-- Location: FF_X26_Y17_N3
\u_Datapath|u_Data_Memory|w_Memory~2052\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~2052feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9725_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~2052_q\);

-- Location: FF_X14_Y19_N27
\u_Datapath|u_Data_Memory|w_Memory~1028\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux36~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9691_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1028_q\);

-- Location: LCCOMB_X24_Y19_N4
\u_Datapath|u_Data_Memory|w_Memory~1540feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1540feeder_combout\ = \u_Datapath|u_Register_File|Mux36~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux36~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1540feeder_combout\);

-- Location: FF_X24_Y19_N5
\u_Datapath|u_Data_Memory|w_Memory~1540\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1540feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9667_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1540_q\);

-- Location: FF_X15_Y19_N29
\u_Datapath|u_Data_Memory|w_Memory~516\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux36~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9709_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~516_q\);

-- Location: LCCOMB_X15_Y19_N28
\u_Datapath|u_Data_Memory|w_Memory~9467\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9467_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_ALU|Add0~101_combout\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_ALU|Add0~101_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1540_q\)) # (!\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~516_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~99_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1540_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~516_q\,
	datad => \u_Datapath|u_ALU|Add0~101_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9467_combout\);

-- Location: LCCOMB_X14_Y19_N26
\u_Datapath|u_Data_Memory|w_Memory~9468\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9468_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9467_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~2052_q\)) # (!\u_Datapath|u_Data_Memory|w_Memory~9467_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~1028_q\))))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9467_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~99_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~2052_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1028_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9467_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9468_combout\);

-- Location: FF_X22_Y10_N19
\u_Datapath|u_Data_Memory|w_Memory~1572\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux36~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9669_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1572_q\);

-- Location: FF_X23_Y13_N7
\u_Datapath|u_Data_Memory|w_Memory~548\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux36~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9711_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~548_q\);

-- Location: LCCOMB_X23_Y13_N6
\u_Datapath|u_Data_Memory|w_Memory~9474\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9474_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1060_q\) # ((\u_Datapath|u_ALU|Add0~101_combout\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~548_q\ & !\u_Datapath|u_ALU|Add0~101_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1060_q\,
	datab => \u_Datapath|u_ALU|Add0~99_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~548_q\,
	datad => \u_Datapath|u_ALU|Add0~101_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9474_combout\);

-- Location: LCCOMB_X22_Y10_N18
\u_Datapath|u_Data_Memory|w_Memory~9475\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9475_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9474_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~2084_q\)) # (!\u_Datapath|u_Data_Memory|w_Memory~9474_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~1572_q\))))) # (!\u_Datapath|u_ALU|Add0~101_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9474_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~2084_q\,
	datab => \u_Datapath|u_ALU|Add0~101_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1572_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9474_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9475_combout\);

-- Location: LCCOMB_X22_Y17_N24
\u_Datapath|u_Data_Memory|w_Memory~9476\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9476_combout\ = (\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9473_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9475_combout\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9473_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~9468_combout\)))) # (!\u_Datapath|u_ALU|Add0~93_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~9473_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~93_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~9473_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9468_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9475_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9476_combout\);

-- Location: FF_X23_Y21_N15
\u_Datapath|u_Data_Memory|w_Memory~772\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux36~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9675_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~772_q\);

-- Location: LCCOMB_X24_Y19_N22
\u_Datapath|u_Data_Memory|w_Memory~1284feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1284feeder_combout\ = \u_Datapath|u_Register_File|Mux36~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux36~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1284feeder_combout\);

-- Location: FF_X24_Y19_N23
\u_Datapath|u_Data_Memory|w_Memory~1284\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1284feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9657_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1284_q\);

-- Location: FF_X23_Y19_N25
\u_Datapath|u_Data_Memory|w_Memory~260\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux36~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9700_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~260_q\);

-- Location: LCCOMB_X23_Y19_N24
\u_Datapath|u_Data_Memory|w_Memory~9436\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9436_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1284_q\) # ((\u_Datapath|u_ALU|Add0~99_combout\)))) # (!\u_Datapath|u_ALU|Add0~101_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~260_q\ & !\u_Datapath|u_ALU|Add0~99_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~101_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1284_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~260_q\,
	datad => \u_Datapath|u_ALU|Add0~99_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9436_combout\);

-- Location: LCCOMB_X23_Y21_N14
\u_Datapath|u_Data_Memory|w_Memory~9437\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9437_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9436_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~1796_q\)) # (!\u_Datapath|u_Data_Memory|w_Memory~9436_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~772_q\))))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9436_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1796_q\,
	datab => \u_Datapath|u_ALU|Add0~99_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~772_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9436_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9437_combout\);

-- Location: FF_X26_Y13_N21
\u_Datapath|u_Data_Memory|w_Memory~1316\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux36~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9660_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1316_q\);

-- Location: LCCOMB_X15_Y20_N2
\u_Datapath|u_Data_Memory|w_Memory~804feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~804feeder_combout\ = \u_Datapath|u_Register_File|Mux36~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux36~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~804feeder_combout\);

-- Location: FF_X15_Y20_N3
\u_Datapath|u_Data_Memory|w_Memory~804\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~804feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9677_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~804_q\);

-- Location: LCCOMB_X26_Y13_N2
\u_Datapath|u_Data_Memory|w_Memory~9443\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9443_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~804_q\) # (\u_Datapath|u_ALU|Add0~101_combout\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~292_q\ & ((!\u_Datapath|u_ALU|Add0~101_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~292_q\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~804_q\,
	datac => \u_Datapath|u_ALU|Add0~99_combout\,
	datad => \u_Datapath|u_ALU|Add0~101_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9443_combout\);

-- Location: LCCOMB_X26_Y13_N20
\u_Datapath|u_Data_Memory|w_Memory~9444\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9444_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9443_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~1828_q\)) # (!\u_Datapath|u_Data_Memory|w_Memory~9443_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~1316_q\))))) # (!\u_Datapath|u_ALU|Add0~101_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9443_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1828_q\,
	datab => \u_Datapath|u_ALU|Add0~101_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1316_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9443_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9444_combout\);

-- Location: FF_X15_Y18_N31
\u_Datapath|u_Data_Memory|w_Memory~1764\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux36~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9712_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1764_q\);

-- Location: LCCOMB_X15_Y20_N4
\u_Datapath|u_Data_Memory|w_Memory~740feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~740feeder_combout\ = \u_Datapath|u_Register_File|Mux36~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux36~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~740feeder_combout\);

-- Location: FF_X15_Y20_N5
\u_Datapath|u_Data_Memory|w_Memory~740\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~740feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9672_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~740_q\);

-- Location: FF_X15_Y18_N29
\u_Datapath|u_Data_Memory|w_Memory~228\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux36~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9699_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~228_q\);

-- Location: LCCOMB_X15_Y18_N28
\u_Datapath|u_Data_Memory|w_Memory~9438\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9438_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~740_q\) # ((\u_Datapath|u_ALU|Add0~101_combout\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~228_q\ & !\u_Datapath|u_ALU|Add0~101_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~99_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~740_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~228_q\,
	datad => \u_Datapath|u_ALU|Add0~101_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9438_combout\);

-- Location: LCCOMB_X15_Y18_N30
\u_Datapath|u_Data_Memory|w_Memory~9439\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9439_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9438_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1764_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9438_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1252_q\)))) # (!\u_Datapath|u_ALU|Add0~101_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9438_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1252_q\,
	datab => \u_Datapath|u_ALU|Add0~101_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1764_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9438_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9439_combout\);

-- Location: LCCOMB_X25_Y13_N16
\u_Datapath|u_Data_Memory|w_Memory~708feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~708feeder_combout\ = \u_Datapath|u_Register_File|Mux36~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux36~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~708feeder_combout\);

-- Location: FF_X25_Y13_N17
\u_Datapath|u_Data_Memory|w_Memory~708\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~708feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9676_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~708_q\);

-- Location: FF_X25_Y13_N19
\u_Datapath|u_Data_Memory|w_Memory~1732\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux36~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9714_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1732_q\);

-- Location: LCCOMB_X26_Y13_N6
\u_Datapath|u_Data_Memory|w_Memory~1220feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1220feeder_combout\ = \u_Datapath|u_Register_File|Mux36~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux36~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1220feeder_combout\);

-- Location: FF_X26_Y13_N7
\u_Datapath|u_Data_Memory|w_Memory~1220\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1220feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9658_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1220_q\);

-- Location: FF_X24_Y15_N5
\u_Datapath|u_Data_Memory|w_Memory~196\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux36~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9701_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~196_q\);

-- Location: LCCOMB_X24_Y15_N4
\u_Datapath|u_Data_Memory|w_Memory~9440\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9440_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1220_q\) # ((\u_Datapath|u_ALU|Add0~99_combout\)))) # (!\u_Datapath|u_ALU|Add0~101_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~196_q\ & !\u_Datapath|u_ALU|Add0~99_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~101_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1220_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~196_q\,
	datad => \u_Datapath|u_ALU|Add0~99_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9440_combout\);

-- Location: LCCOMB_X25_Y13_N18
\u_Datapath|u_Data_Memory|w_Memory~9441\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9441_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9440_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1732_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9440_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~708_q\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9440_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~99_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~708_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1732_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9440_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9441_combout\);

-- Location: LCCOMB_X22_Y17_N12
\u_Datapath|u_Data_Memory|w_Memory~9442\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9442_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_ALU|Add0~93_combout\) # ((\u_Datapath|u_Data_Memory|w_Memory~9439_combout\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & 
-- (!\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9441_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_ALU|Add0~93_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9439_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9441_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9442_combout\);

-- Location: LCCOMB_X22_Y17_N26
\u_Datapath|u_Data_Memory|w_Memory~9445\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9445_combout\ = (\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9442_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9444_combout\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9442_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~9437_combout\)))) # (!\u_Datapath|u_ALU|Add0~93_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9442_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~93_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~9437_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9444_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9442_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9445_combout\);

-- Location: FF_X16_Y15_N9
\u_Datapath|u_Data_Memory|w_Memory~420\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux36~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9697_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~420_q\);

-- Location: LCCOMB_X16_Y15_N8
\u_Datapath|u_Data_Memory|w_Memory~9453\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9453_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~932_q\) # ((\u_Datapath|u_ALU|Add0~101_combout\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~420_q\ & !\u_Datapath|u_ALU|Add0~101_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~932_q\,
	datab => \u_Datapath|u_ALU|Add0~99_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~420_q\,
	datad => \u_Datapath|u_ALU|Add0~101_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9453_combout\);

-- Location: FF_X16_Y15_N23
\u_Datapath|u_Data_Memory|w_Memory~1956\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux36~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9719_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1956_q\);

-- Location: FF_X20_Y18_N23
\u_Datapath|u_Data_Memory|w_Memory~1444\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux36~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9653_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1444_q\);

-- Location: LCCOMB_X16_Y15_N22
\u_Datapath|u_Data_Memory|w_Memory~9454\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9454_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9453_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~1956_q\)) # (!\u_Datapath|u_Data_Memory|w_Memory~9453_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~1444_q\))))) # (!\u_Datapath|u_ALU|Add0~101_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~9453_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~101_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~9453_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1956_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~1444_q\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9454_combout\);

-- Location: FF_X25_Y15_N5
\u_Datapath|u_Data_Memory|w_Memory~1924\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux36~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9716_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1924_q\);

-- Location: FF_X25_Y15_N11
\u_Datapath|u_Data_Memory|w_Memory~388\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux36~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9694_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~388_q\);

-- Location: LCCOMB_X25_Y15_N10
\u_Datapath|u_Data_Memory|w_Memory~9448\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9448_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_ALU|Add0~101_combout\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_ALU|Add0~101_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1412_q\)) # (!\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~388_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1412_q\,
	datab => \u_Datapath|u_ALU|Add0~99_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~388_q\,
	datad => \u_Datapath|u_ALU|Add0~101_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9448_combout\);

-- Location: LCCOMB_X25_Y15_N4
\u_Datapath|u_Data_Memory|w_Memory~9449\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9449_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9448_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1924_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9448_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~900_q\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9448_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~900_q\,
	datab => \u_Datapath|u_ALU|Add0~99_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1924_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9448_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9449_combout\);

-- Location: LCCOMB_X11_Y14_N2
\u_Datapath|u_Data_Memory|w_Memory~836feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~836feeder_combout\ = \u_Datapath|u_Register_File|Mux36~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux36~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~836feeder_combout\);

-- Location: FF_X11_Y14_N3
\u_Datapath|u_Data_Memory|w_Memory~836\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~836feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9682_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~836_q\);

-- Location: FF_X11_Y17_N27
\u_Datapath|u_Data_Memory|w_Memory~1860\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux36~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9718_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1860_q\);

-- Location: LCCOMB_X19_Y10_N22
\u_Datapath|u_Data_Memory|w_Memory~1348feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1348feeder_combout\ = \u_Datapath|u_Register_File|Mux36~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux36~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1348feeder_combout\);

-- Location: FF_X19_Y10_N23
\u_Datapath|u_Data_Memory|w_Memory~1348\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1348feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9652_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1348_q\);

-- Location: FF_X11_Y17_N17
\u_Datapath|u_Data_Memory|w_Memory~324\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux36~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9696_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~324_q\);

-- Location: LCCOMB_X11_Y17_N16
\u_Datapath|u_Data_Memory|w_Memory~9450\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9450_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_ALU|Add0~101_combout\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_ALU|Add0~101_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1348_q\)) # (!\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~324_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~99_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1348_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~324_q\,
	datad => \u_Datapath|u_ALU|Add0~101_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9450_combout\);

-- Location: LCCOMB_X11_Y17_N26
\u_Datapath|u_Data_Memory|w_Memory~9451\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9451_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9450_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1860_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9450_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~836_q\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9450_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~99_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~836_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1860_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9450_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9451_combout\);

-- Location: LCCOMB_X22_Y17_N20
\u_Datapath|u_Data_Memory|w_Memory~9452\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9452_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & (((\u_Datapath|u_ALU|Add0~93_combout\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_ALU|Add0~93_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~9449_combout\)) # (!\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9451_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~9449_combout\,
	datac => \u_Datapath|u_ALU|Add0~93_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9451_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9452_combout\);

-- Location: LCCOMB_X22_Y17_N30
\u_Datapath|u_Data_Memory|w_Memory~9455\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9455_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9452_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9454_combout\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9452_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~9447_combout\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9452_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~9447_combout\,
	datab => \u_Datapath|u_ALU|Add0~91_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9454_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9452_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9455_combout\);

-- Location: FF_X23_Y15_N3
\u_Datapath|u_Data_Memory|w_Memory~1700\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux36~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9723_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1700_q\);

-- Location: FF_X23_Y15_N29
\u_Datapath|u_Data_Memory|w_Memory~164\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux36~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9707_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~164_q\);

-- Location: LCCOMB_X23_Y15_N28
\u_Datapath|u_Data_Memory|w_Memory~9463\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9463_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & (((\u_Datapath|u_ALU|Add0~99_combout\)))) # (!\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_ALU|Add0~99_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~676_q\)) # (!\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~164_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~676_q\,
	datab => \u_Datapath|u_ALU|Add0~101_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~164_q\,
	datad => \u_Datapath|u_ALU|Add0~99_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9463_combout\);

-- Location: LCCOMB_X23_Y15_N2
\u_Datapath|u_Data_Memory|w_Memory~9464\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9464_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9463_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1700_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9463_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1188_q\)))) # (!\u_Datapath|u_ALU|Add0~101_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9463_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1188_q\,
	datab => \u_Datapath|u_ALU|Add0~101_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1700_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9463_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9464_combout\);

-- Location: LCCOMB_X22_Y9_N2
\u_Datapath|u_Data_Memory|w_Memory~580feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~580feeder_combout\ = \u_Datapath|u_Register_File|Mux36~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux36~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~580feeder_combout\);

-- Location: FF_X22_Y9_N3
\u_Datapath|u_Data_Memory|w_Memory~580\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~580feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9688_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~580_q\);

-- Location: FF_X22_Y17_N3
\u_Datapath|u_Data_Memory|w_Memory~1604\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux36~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9722_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1604_q\);

-- Location: LCCOMB_X24_Y16_N0
\u_Datapath|u_Data_Memory|w_Memory~1092feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1092feeder_combout\ = \u_Datapath|u_Register_File|Mux36~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux36~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1092feeder_combout\);

-- Location: FF_X24_Y16_N1
\u_Datapath|u_Data_Memory|w_Memory~1092\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1092feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9664_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1092_q\);

-- Location: FF_X22_Y17_N29
\u_Datapath|u_Data_Memory|w_Memory~68\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux36~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9706_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~68_q\);

-- Location: LCCOMB_X22_Y17_N28
\u_Datapath|u_Data_Memory|w_Memory~9460\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9460_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1092_q\) # ((\u_Datapath|u_ALU|Add0~99_combout\)))) # (!\u_Datapath|u_ALU|Add0~101_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~68_q\ & !\u_Datapath|u_ALU|Add0~99_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~101_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1092_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~68_q\,
	datad => \u_Datapath|u_ALU|Add0~99_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9460_combout\);

-- Location: LCCOMB_X22_Y17_N2
\u_Datapath|u_Data_Memory|w_Memory~9461\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9461_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9460_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1604_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9460_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~580_q\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9460_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~99_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~580_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1604_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9460_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9461_combout\);

-- Location: LCCOMB_X26_Y21_N24
\u_Datapath|u_Data_Memory|w_Memory~644feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~644feeder_combout\ = \u_Datapath|u_Register_File|Mux36~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux36~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~644feeder_combout\);

-- Location: FF_X26_Y21_N25
\u_Datapath|u_Data_Memory|w_Memory~644\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~644feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9685_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~644_q\);

-- Location: FF_X20_Y21_N27
\u_Datapath|u_Data_Memory|w_Memory~1668\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux36~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9720_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1668_q\);

-- Location: LCCOMB_X18_Y20_N30
\u_Datapath|u_Data_Memory|w_Memory~1156feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1156feeder_combout\ = \u_Datapath|u_Register_File|Mux36~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux36~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1156feeder_combout\);

-- Location: FF_X18_Y20_N31
\u_Datapath|u_Data_Memory|w_Memory~1156\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1156feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9662_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1156_q\);

-- Location: FF_X20_Y21_N29
\u_Datapath|u_Data_Memory|w_Memory~132\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux36~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9704_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~132_q\);

-- Location: LCCOMB_X20_Y21_N28
\u_Datapath|u_Data_Memory|w_Memory~9458\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9458_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_ALU|Add0~101_combout\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_ALU|Add0~101_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1156_q\)) # (!\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~132_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~99_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1156_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~132_q\,
	datad => \u_Datapath|u_ALU|Add0~101_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9458_combout\);

-- Location: LCCOMB_X20_Y21_N26
\u_Datapath|u_Data_Memory|w_Memory~9459\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9459_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9458_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1668_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9458_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~644_q\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9458_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~99_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~644_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1668_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9458_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9459_combout\);

-- Location: LCCOMB_X22_Y17_N8
\u_Datapath|u_Data_Memory|w_Memory~9462\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9462_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & (((\u_Datapath|u_ALU|Add0~93_combout\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_ALU|Add0~93_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~9459_combout\))) # (!\u_Datapath|u_ALU|Add0~93_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~9461_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~9461_combout\,
	datac => \u_Datapath|u_ALU|Add0~93_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9459_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9462_combout\);

-- Location: FF_X20_Y10_N17
\u_Datapath|u_Data_Memory|w_Memory~1124\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux36~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9663_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1124_q\);

-- Location: LCCOMB_X21_Y9_N26
\u_Datapath|u_Data_Memory|w_Memory~612feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~612feeder_combout\ = \u_Datapath|u_Register_File|Mux36~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux36~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~612feeder_combout\);

-- Location: FF_X21_Y9_N27
\u_Datapath|u_Data_Memory|w_Memory~612\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~612feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9687_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~612_q\);

-- Location: FF_X19_Y9_N25
\u_Datapath|u_Data_Memory|w_Memory~100\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux36~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9705_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~100_q\);

-- Location: LCCOMB_X19_Y9_N24
\u_Datapath|u_Data_Memory|w_Memory~9456\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9456_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~612_q\) # ((\u_Datapath|u_ALU|Add0~101_combout\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~100_q\ & !\u_Datapath|u_ALU|Add0~101_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~99_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~612_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~100_q\,
	datad => \u_Datapath|u_ALU|Add0~101_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9456_combout\);

-- Location: LCCOMB_X20_Y10_N16
\u_Datapath|u_Data_Memory|w_Memory~9457\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9457_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9456_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~1636_q\)) # (!\u_Datapath|u_Data_Memory|w_Memory~9456_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~1124_q\))))) # (!\u_Datapath|u_ALU|Add0~101_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9456_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1636_q\,
	datab => \u_Datapath|u_ALU|Add0~101_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1124_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9456_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9457_combout\);

-- Location: LCCOMB_X22_Y17_N10
\u_Datapath|u_Data_Memory|w_Memory~9465\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9465_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9462_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~9464_combout\)) # (!\u_Datapath|u_Data_Memory|w_Memory~9462_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~9457_combout\))))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9462_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~9464_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9462_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9457_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9465_combout\);

-- Location: LCCOMB_X22_Y17_N0
\u_Datapath|u_Data_Memory|w_Memory~9466\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9466_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & (\u_Datapath|u_ALU|Add0~97_combout\)) # (!\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_ALU|Add0~97_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~9455_combout\)) # (!\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9465_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~95_combout\,
	datab => \u_Datapath|u_ALU|Add0~97_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9455_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9465_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9466_combout\);

-- Location: LCCOMB_X22_Y17_N22
\u_Datapath|u_Data_Memory|w_Memory~9477\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9477_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9466_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~9476_combout\)) # (!\u_Datapath|u_Data_Memory|w_Memory~9466_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~9445_combout\))))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9466_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~95_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~9476_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9445_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9466_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9477_combout\);

-- Location: LCCOMB_X22_Y17_N6
\u_Datapath|u_Data_Memory|w_Memory~9755\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9755_combout\ = (\u_Datapath|u_Data_Memory|w_Memory~9477_combout\ & (!\u_Datapath|u_ALU|Add0~103_combout\ & !\u_Datapath|u_ALU|Add0~105_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~9477_combout\,
	datac => \u_Datapath|u_ALU|Add0~103_combout\,
	datad => \u_Datapath|u_ALU|Add0~105_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9755_combout\);

-- Location: LCCOMB_X24_Y12_N14
\u_Datapath|u_ALU|Add0~176\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_ALU|Add0~176_combout\ = (\u_Datapath|u_Register_File|Mux35~1_combout\ & ((\u_Datapath|u_PC|w_Q\(4)) # ((\u_Datapath|u_PC|w_Q\(2) & \u_Datapath|u_PC|w_Q\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_PC|w_Q\(2),
	datab => \u_Datapath|u_PC|w_Q\(4),
	datac => \u_Datapath|u_PC|w_Q\(3),
	datad => \u_Datapath|u_Register_File|Mux35~1_combout\,
	combout => \u_Datapath|u_ALU|Add0~176_combout\);

-- Location: LCCOMB_X19_Y14_N24
\u_Datapath|u_ALU|Add0~147\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_ALU|Add0~147_combout\ = ((\u_Datapath|u_Register_File|w_Register_File[0][28]~q\ $ (\u_Datapath|u_ALU|Add0~176_combout\ $ (!\u_Datapath|u_ALU|Add0~146\)))) # (GND)
-- \u_Datapath|u_ALU|Add0~148\ = CARRY((\u_Datapath|u_Register_File|w_Register_File[0][28]~q\ & ((\u_Datapath|u_ALU|Add0~176_combout\) # (!\u_Datapath|u_ALU|Add0~146\))) # (!\u_Datapath|u_Register_File|w_Register_File[0][28]~q\ & 
-- (\u_Datapath|u_ALU|Add0~176_combout\ & !\u_Datapath|u_ALU|Add0~146\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Register_File|w_Register_File[0][28]~q\,
	datab => \u_Datapath|u_ALU|Add0~176_combout\,
	datad => VCC,
	cin => \u_Datapath|u_ALU|Add0~146\,
	combout => \u_Datapath|u_ALU|Add0~147_combout\,
	cout => \u_Datapath|u_ALU|Add0~148\);

-- Location: LCCOMB_X21_Y18_N26
\u_Datapath|u_Mux_Register_File|o_DOUT[28]~30\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Mux_Register_File|o_DOUT[28]~30_combout\ = (\u_Control|Equal4~0_combout\ & (((\u_Datapath|u_ALU|Add0~147_combout\)))) # (!\u_Control|Equal4~0_combout\ & (!\u_Datapath|u_Data_Memory|w_Memory~8343_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~9519_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~8343_combout\,
	datab => \u_Control|Equal4~0_combout\,
	datac => \u_Datapath|u_ALU|Add0~147_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9519_combout\,
	combout => \u_Datapath|u_Mux_Register_File|o_DOUT[28]~30_combout\);

-- Location: LCCOMB_X21_Y18_N22
\u_Datapath|u_Register_File|w_Register_File[8][28]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Register_File|w_Register_File[8][28]~feeder_combout\ = \u_Datapath|u_Mux_Register_File|o_DOUT[28]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Mux_Register_File|o_DOUT[28]~30_combout\,
	combout => \u_Datapath|u_Register_File|w_Register_File[8][28]~feeder_combout\);

-- Location: FF_X21_Y18_N23
\u_Datapath|u_Register_File|w_Register_File[8][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Register_File|w_Register_File[8][28]~feeder_combout\,
	clrn => \ALT_INV_i_Rst~inputclkctrl_outclk\,
	ena => \u_Datapath|u_Register_File|w_Register_File[8][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Register_File|w_Register_File[8][28]~q\);

-- Location: FF_X22_Y18_N19
\u_Datapath|u_Register_File|w_Register_File[9][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Mux_Register_File|o_DOUT[28]~30_combout\,
	clrn => \ALT_INV_i_Rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \u_Datapath|u_Register_File|w_Register_File[9][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Register_File|w_Register_File[9][28]~q\);

-- Location: LCCOMB_X22_Y18_N18
\u_Datapath|u_Register_File|Mux35~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Register_File|Mux35~0_combout\ = (\u_Datapath|u_PC|w_Q\(3) & (\u_Datapath|u_Register_File|w_Register_File[8][28]~q\)) # (!\u_Datapath|u_PC|w_Q\(3) & ((\u_Datapath|u_PC|w_Q\(4) & (\u_Datapath|u_Register_File|w_Register_File[8][28]~q\)) # 
-- (!\u_Datapath|u_PC|w_Q\(4) & ((\u_Datapath|u_Register_File|w_Register_File[9][28]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_PC|w_Q\(3),
	datab => \u_Datapath|u_Register_File|w_Register_File[8][28]~q\,
	datac => \u_Datapath|u_Register_File|w_Register_File[9][28]~q\,
	datad => \u_Datapath|u_PC|w_Q\(4),
	combout => \u_Datapath|u_Register_File|Mux35~0_combout\);

-- Location: LCCOMB_X22_Y18_N24
\u_Datapath|u_Register_File|Mux35~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Register_File|Mux35~1_combout\ = (\u_Datapath|u_Register_File|w_Register_File[0][0]~0_combout\ & (\u_Datapath|u_Register_File|w_Register_File[0][28]~q\ & ((!\u_Datapath|u_Mux_ALU_B|o_DOUT[1]~0_combout\)))) # 
-- (!\u_Datapath|u_Register_File|w_Register_File[0][0]~0_combout\ & (((\u_Datapath|u_Register_File|Mux35~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Register_File|w_Register_File[0][28]~q\,
	datab => \u_Datapath|u_Register_File|Mux35~0_combout\,
	datac => \u_Datapath|u_Mux_ALU_B|o_DOUT[1]~0_combout\,
	datad => \u_Datapath|u_Register_File|w_Register_File[0][0]~0_combout\,
	combout => \u_Datapath|u_Register_File|Mux35~1_combout\);

-- Location: LCCOMB_X17_Y9_N0
\u_Datapath|u_Data_Memory|w_Memory~1509feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1509feeder_combout\ = \u_Datapath|u_Register_File|Mux35~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux35~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1509feeder_combout\);

-- Location: FF_X17_Y9_N1
\u_Datapath|u_Data_Memory|w_Memory~1509\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1509feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9666_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1509_q\);

-- Location: FF_X20_Y8_N15
\u_Datapath|u_Data_Memory|w_Memory~1253\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux35~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9655_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1253_q\);

-- Location: LCCOMB_X24_Y12_N22
\u_Datapath|u_Data_Memory|w_Memory~1381feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1381feeder_combout\ = \u_Datapath|u_Register_File|Mux35~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux35~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1381feeder_combout\);

-- Location: FF_X24_Y12_N23
\u_Datapath|u_Data_Memory|w_Memory~1381\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1381feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9650_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1381_q\);

-- Location: FF_X20_Y8_N1
\u_Datapath|u_Data_Memory|w_Memory~1125\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux35~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9663_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1125_q\);

-- Location: LCCOMB_X20_Y8_N0
\u_Datapath|u_Data_Memory|w_Memory~9478\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9478_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & (((\u_Datapath|u_ALU|Add0~97_combout\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_ALU|Add0~97_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1381_q\)) # (!\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1125_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~95_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1381_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1125_q\,
	datad => \u_Datapath|u_ALU|Add0~97_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9478_combout\);

-- Location: LCCOMB_X20_Y8_N14
\u_Datapath|u_Data_Memory|w_Memory~9479\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9479_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9478_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~1509_q\)) # (!\u_Datapath|u_Data_Memory|w_Memory~9478_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~1253_q\))))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9478_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~95_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1509_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1253_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9478_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9479_combout\);

-- Location: LCCOMB_X21_Y10_N22
\u_Datapath|u_Data_Memory|w_Memory~1349feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1349feeder_combout\ = \u_Datapath|u_Register_File|Mux35~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux35~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1349feeder_combout\);

-- Location: FF_X21_Y10_N23
\u_Datapath|u_Data_Memory|w_Memory~1349\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1349feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9652_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1349_q\);

-- Location: FF_X21_Y11_N3
\u_Datapath|u_Data_Memory|w_Memory~1477\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux35~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9668_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1477_q\);

-- Location: LCCOMB_X25_Y16_N24
\u_Datapath|u_Data_Memory|w_Memory~1221feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1221feeder_combout\ = \u_Datapath|u_Register_File|Mux35~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux35~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1221feeder_combout\);

-- Location: FF_X25_Y16_N25
\u_Datapath|u_Data_Memory|w_Memory~1221\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1221feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9658_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1221_q\);

-- Location: FF_X21_Y11_N21
\u_Datapath|u_Data_Memory|w_Memory~1093\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux35~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9664_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1093_q\);

-- Location: LCCOMB_X21_Y11_N20
\u_Datapath|u_Data_Memory|w_Memory~9482\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9482_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1221_q\) # ((\u_Datapath|u_ALU|Add0~97_combout\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~1093_q\ & !\u_Datapath|u_ALU|Add0~97_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~95_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1221_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1093_q\,
	datad => \u_Datapath|u_ALU|Add0~97_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9482_combout\);

-- Location: LCCOMB_X21_Y11_N2
\u_Datapath|u_Data_Memory|w_Memory~9483\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9483_combout\ = (\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9482_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1477_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9482_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1349_q\)))) # (!\u_Datapath|u_ALU|Add0~97_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9482_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~97_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1349_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1477_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9482_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9483_combout\);

-- Location: FF_X19_Y21_N15
\u_Datapath|u_Data_Memory|w_Memory~1541\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux35~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9667_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1541_q\);

-- Location: FF_X18_Y20_N13
\u_Datapath|u_Data_Memory|w_Memory~1157\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux35~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9662_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1157_q\);

-- Location: LCCOMB_X18_Y20_N12
\u_Datapath|u_Data_Memory|w_Memory~9480\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9480_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1285_q\) # ((\u_Datapath|u_ALU|Add0~97_combout\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~1157_q\ & !\u_Datapath|u_ALU|Add0~97_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1285_q\,
	datab => \u_Datapath|u_ALU|Add0~95_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1157_q\,
	datad => \u_Datapath|u_ALU|Add0~97_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9480_combout\);

-- Location: LCCOMB_X19_Y21_N14
\u_Datapath|u_Data_Memory|w_Memory~9481\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9481_combout\ = (\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9480_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1541_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9480_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1413_q\)))) # (!\u_Datapath|u_ALU|Add0~97_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9480_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1413_q\,
	datab => \u_Datapath|u_ALU|Add0~97_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1541_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9480_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9481_combout\);

-- Location: LCCOMB_X20_Y21_N24
\u_Datapath|u_Data_Memory|w_Memory~9484\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9484_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & (\u_Datapath|u_ALU|Add0~93_combout\)) # (!\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_ALU|Add0~93_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~9481_combout\))) # (!\u_Datapath|u_ALU|Add0~93_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~9483_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_ALU|Add0~93_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9483_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9481_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9484_combout\);

-- Location: LCCOMB_X20_Y21_N2
\u_Datapath|u_Data_Memory|w_Memory~9487\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9487_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9484_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~9486_combout\)) # (!\u_Datapath|u_Data_Memory|w_Memory~9484_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~9479_combout\))))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9484_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~9486_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~9479_combout\,
	datac => \u_Datapath|u_ALU|Add0~91_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9484_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9487_combout\);

-- Location: FF_X22_Y18_N25
\u_Datapath|u_Data_Memory|w_Memory~2085\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Register_File|Mux35~1_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9727_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~2085_q\);

-- Location: LCCOMB_X25_Y18_N14
\u_Datapath|u_Data_Memory|w_Memory~2053feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~2053feeder_combout\ = \u_Datapath|u_Register_File|Mux35~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux35~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~2053feeder_combout\);

-- Location: FF_X25_Y18_N15
\u_Datapath|u_Data_Memory|w_Memory~2053\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~2053feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9725_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~2053_q\);

-- Location: LCCOMB_X21_Y18_N24
\u_Datapath|u_Data_Memory|w_Memory~9516\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9516_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & (((\u_Datapath|u_ALU|Add0~93_combout\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_ALU|Add0~93_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~2053_q\))) # (!\u_Datapath|u_ALU|Add0~93_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~1989_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1989_q\,
	datab => \u_Datapath|u_ALU|Add0~91_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~2053_q\,
	datad => \u_Datapath|u_ALU|Add0~93_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9516_combout\);

-- Location: LCCOMB_X21_Y18_N10
\u_Datapath|u_Data_Memory|w_Memory~9517\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9517_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9516_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~2085_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9516_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~2021_q\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9516_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~2021_q\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~2085_q\,
	datac => \u_Datapath|u_ALU|Add0~91_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9516_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9517_combout\);

-- Location: LCCOMB_X25_Y11_N20
\u_Datapath|u_Data_Memory|w_Memory~1765feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1765feeder_combout\ = \u_Datapath|u_Register_File|Mux35~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux35~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1765feeder_combout\);

-- Location: FF_X25_Y11_N21
\u_Datapath|u_Data_Memory|w_Memory~1765\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1765feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9712_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1765_q\);

-- Location: FF_X24_Y11_N19
\u_Datapath|u_Data_Memory|w_Memory~1829\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux35~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9715_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1829_q\);

-- Location: LCCOMB_X24_Y13_N26
\u_Datapath|u_Data_Memory|w_Memory~1797feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1797feeder_combout\ = \u_Datapath|u_Register_File|Mux35~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux35~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1797feeder_combout\);

-- Location: FF_X24_Y13_N27
\u_Datapath|u_Data_Memory|w_Memory~1797\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1797feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9713_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1797_q\);

-- Location: FF_X24_Y11_N13
\u_Datapath|u_Data_Memory|w_Memory~1733\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux35~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9714_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1733_q\);

-- Location: LCCOMB_X24_Y11_N12
\u_Datapath|u_Data_Memory|w_Memory~9511\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9511_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & (((\u_Datapath|u_ALU|Add0~93_combout\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_ALU|Add0~93_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1797_q\)) # (!\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1733_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1797_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1733_q\,
	datad => \u_Datapath|u_ALU|Add0~93_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9511_combout\);

-- Location: LCCOMB_X24_Y11_N18
\u_Datapath|u_Data_Memory|w_Memory~9512\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9512_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9511_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1829_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9511_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1765_q\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9511_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1765_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1829_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9511_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9512_combout\);

-- Location: FF_X12_Y11_N3
\u_Datapath|u_Data_Memory|w_Memory~1701\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux35~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9723_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1701_q\);

-- Location: FF_X11_Y11_N25
\u_Datapath|u_Data_Memory|w_Memory~1605\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux35~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9722_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1605_q\);

-- Location: LCCOMB_X11_Y11_N24
\u_Datapath|u_Data_Memory|w_Memory~9513\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9513_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1637_q\) # ((\u_Datapath|u_ALU|Add0~93_combout\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~1605_q\ & !\u_Datapath|u_ALU|Add0~93_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1637_q\,
	datab => \u_Datapath|u_ALU|Add0~91_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1605_q\,
	datad => \u_Datapath|u_ALU|Add0~93_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9513_combout\);

-- Location: LCCOMB_X12_Y11_N2
\u_Datapath|u_Data_Memory|w_Memory~9514\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9514_combout\ = (\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9513_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1701_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9513_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1669_q\)))) # (!\u_Datapath|u_ALU|Add0~93_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9513_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1669_q\,
	datab => \u_Datapath|u_ALU|Add0~93_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1701_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9513_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9514_combout\);

-- Location: LCCOMB_X21_Y21_N4
\u_Datapath|u_Data_Memory|w_Memory~9515\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9515_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_ALU|Add0~97_combout\) # ((\u_Datapath|u_Data_Memory|w_Memory~9512_combout\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & 
-- (!\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9514_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~95_combout\,
	datab => \u_Datapath|u_ALU|Add0~97_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9512_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9514_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9515_combout\);

-- Location: LCCOMB_X20_Y21_N30
\u_Datapath|u_Data_Memory|w_Memory~9518\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9518_combout\ = (\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9515_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9517_combout\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9515_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~9510_combout\)))) # (!\u_Datapath|u_ALU|Add0~97_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9515_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~9510_combout\,
	datab => \u_Datapath|u_ALU|Add0~97_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9517_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9515_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9518_combout\);

-- Location: LCCOMB_X16_Y22_N14
\u_Datapath|u_Data_Memory|w_Memory~741feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~741feeder_combout\ = \u_Datapath|u_Register_File|Mux35~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux35~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~741feeder_combout\);

-- Location: FF_X16_Y22_N15
\u_Datapath|u_Data_Memory|w_Memory~741\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~741feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9672_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~741_q\);

-- Location: FF_X20_Y22_N31
\u_Datapath|u_Data_Memory|w_Memory~997\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux35~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9690_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~997_q\);

-- Location: FF_X20_Y22_N1
\u_Datapath|u_Data_Memory|w_Memory~613\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux35~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9687_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~613_q\);

-- Location: LCCOMB_X20_Y22_N0
\u_Datapath|u_Data_Memory|w_Memory~9490\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9490_combout\ = (\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~869_q\) # ((\u_Datapath|u_ALU|Add0~95_combout\)))) # (!\u_Datapath|u_ALU|Add0~97_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~613_q\ & !\u_Datapath|u_ALU|Add0~95_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~869_q\,
	datab => \u_Datapath|u_ALU|Add0~97_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~613_q\,
	datad => \u_Datapath|u_ALU|Add0~95_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9490_combout\);

-- Location: LCCOMB_X20_Y22_N30
\u_Datapath|u_Data_Memory|w_Memory~9491\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9491_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9490_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~997_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9490_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~741_q\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9490_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~95_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~741_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~997_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9490_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9491_combout\);

-- Location: LCCOMB_X14_Y20_N10
\u_Datapath|u_Data_Memory|w_Memory~837feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~837feeder_combout\ = \u_Datapath|u_Register_File|Mux35~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux35~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~837feeder_combout\);

-- Location: FF_X14_Y20_N11
\u_Datapath|u_Data_Memory|w_Memory~837\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~837feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9682_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~837_q\);

-- Location: FF_X16_Y18_N23
\u_Datapath|u_Data_Memory|w_Memory~965\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux35~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9692_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~965_q\);

-- Location: FF_X16_Y18_N25
\u_Datapath|u_Data_Memory|w_Memory~581\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux35~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9688_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~581_q\);

-- Location: LCCOMB_X16_Y18_N24
\u_Datapath|u_Data_Memory|w_Memory~9492\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9492_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~709_q\) # ((\u_Datapath|u_ALU|Add0~97_combout\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~581_q\ & !\u_Datapath|u_ALU|Add0~97_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~709_q\,
	datab => \u_Datapath|u_ALU|Add0~95_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~581_q\,
	datad => \u_Datapath|u_ALU|Add0~97_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9492_combout\);

-- Location: LCCOMB_X16_Y18_N22
\u_Datapath|u_Data_Memory|w_Memory~9493\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9493_combout\ = (\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9492_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~965_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9492_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~837_q\)))) # (!\u_Datapath|u_ALU|Add0~97_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9492_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~97_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~837_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~965_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9492_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9493_combout\);

-- Location: LCCOMB_X20_Y21_N8
\u_Datapath|u_Data_Memory|w_Memory~9494\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9494_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_ALU|Add0~93_combout\) # ((\u_Datapath|u_Data_Memory|w_Memory~9491_combout\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & 
-- (!\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9493_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_ALU|Add0~93_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9491_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9493_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9494_combout\);

-- Location: FF_X15_Y9_N15
\u_Datapath|u_Data_Memory|w_Memory~1061\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux35~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9693_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1061_q\);

-- Location: FF_X15_Y9_N1
\u_Datapath|u_Data_Memory|w_Memory~677\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux35~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9689_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~677_q\);

-- Location: LCCOMB_X15_Y9_N0
\u_Datapath|u_Data_Memory|w_Memory~9495\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9495_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & (((\u_Datapath|u_ALU|Add0~97_combout\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_ALU|Add0~97_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~933_q\)) 
-- # (!\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~677_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~933_q\,
	datab => \u_Datapath|u_ALU|Add0~95_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~677_q\,
	datad => \u_Datapath|u_ALU|Add0~97_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9495_combout\);

-- Location: LCCOMB_X15_Y9_N14
\u_Datapath|u_Data_Memory|w_Memory~9496\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9496_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9495_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1061_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9495_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~805_q\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9495_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~805_q\,
	datab => \u_Datapath|u_ALU|Add0~95_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1061_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9495_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9496_combout\);

-- Location: LCCOMB_X20_Y21_N14
\u_Datapath|u_Data_Memory|w_Memory~9497\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9497_combout\ = (\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9494_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9496_combout\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9494_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~9489_combout\)))) # (!\u_Datapath|u_ALU|Add0~93_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9494_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~9489_combout\,
	datab => \u_Datapath|u_ALU|Add0~93_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9494_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9496_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9497_combout\);

-- Location: LCCOMB_X12_Y16_N4
\u_Datapath|u_Data_Memory|w_Memory~293feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~293feeder_combout\ = \u_Datapath|u_Register_File|Mux35~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux35~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~293feeder_combout\);

-- Location: FF_X12_Y16_N5
\u_Datapath|u_Data_Memory|w_Memory~293\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~293feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9702_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~293_q\);

-- Location: FF_X11_Y15_N15
\u_Datapath|u_Data_Memory|w_Memory~549\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux35~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9711_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~549_q\);

-- Location: FF_X11_Y15_N21
\u_Datapath|u_Data_Memory|w_Memory~165\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux35~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9707_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~165_q\);

-- Location: LCCOMB_X11_Y15_N20
\u_Datapath|u_Data_Memory|w_Memory~9505\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9505_combout\ = (\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~421_q\) # ((\u_Datapath|u_ALU|Add0~95_combout\)))) # (!\u_Datapath|u_ALU|Add0~97_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~165_q\ & !\u_Datapath|u_ALU|Add0~95_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~421_q\,
	datab => \u_Datapath|u_ALU|Add0~97_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~165_q\,
	datad => \u_Datapath|u_ALU|Add0~95_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9505_combout\);

-- Location: LCCOMB_X11_Y15_N14
\u_Datapath|u_Data_Memory|w_Memory~9506\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9506_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9505_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~549_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9505_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~293_q\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9505_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~95_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~293_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~549_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9505_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9506_combout\);

-- Location: LCCOMB_X25_Y15_N30
\u_Datapath|u_Data_Memory|w_Memory~389feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~389feeder_combout\ = \u_Datapath|u_Register_File|Mux35~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux35~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~389feeder_combout\);

-- Location: FF_X25_Y15_N31
\u_Datapath|u_Data_Memory|w_Memory~389\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~389feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9694_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~389_q\);

-- Location: FF_X18_Y21_N15
\u_Datapath|u_Data_Memory|w_Memory~517\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux35~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9709_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~517_q\);

-- Location: FF_X19_Y17_N19
\u_Datapath|u_Data_Memory|w_Memory~261\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux35~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9700_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~261_q\);

-- Location: FF_X18_Y21_N1
\u_Datapath|u_Data_Memory|w_Memory~133\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux35~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9704_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~133_q\);

-- Location: LCCOMB_X18_Y21_N0
\u_Datapath|u_Data_Memory|w_Memory~9500\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9500_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~261_q\) # ((\u_Datapath|u_ALU|Add0~97_combout\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~133_q\ & !\u_Datapath|u_ALU|Add0~97_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~95_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~261_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~133_q\,
	datad => \u_Datapath|u_ALU|Add0~97_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9500_combout\);

-- Location: LCCOMB_X18_Y21_N14
\u_Datapath|u_Data_Memory|w_Memory~9501\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9501_combout\ = (\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9500_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~517_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9500_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~389_q\)))) # (!\u_Datapath|u_ALU|Add0~97_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9500_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~97_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~389_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~517_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9500_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9501_combout\);

-- Location: FF_X12_Y17_N7
\u_Datapath|u_Data_Memory|w_Memory~453\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux35~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9710_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~453_q\);

-- Location: FF_X12_Y17_N13
\u_Datapath|u_Data_Memory|w_Memory~69\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux35~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9706_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~69_q\);

-- Location: LCCOMB_X12_Y17_N12
\u_Datapath|u_Data_Memory|w_Memory~9502\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9502_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~197_q\) # ((\u_Datapath|u_ALU|Add0~97_combout\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~69_q\ & !\u_Datapath|u_ALU|Add0~97_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~197_q\,
	datab => \u_Datapath|u_ALU|Add0~95_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~69_q\,
	datad => \u_Datapath|u_ALU|Add0~97_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9502_combout\);

-- Location: LCCOMB_X12_Y17_N6
\u_Datapath|u_Data_Memory|w_Memory~9503\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9503_combout\ = (\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9502_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~453_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9502_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~325_q\)))) # (!\u_Datapath|u_ALU|Add0~97_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9502_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~325_q\,
	datab => \u_Datapath|u_ALU|Add0~97_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~453_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9502_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9503_combout\);

-- Location: LCCOMB_X20_Y21_N4
\u_Datapath|u_Data_Memory|w_Memory~9504\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9504_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & (\u_Datapath|u_ALU|Add0~93_combout\)) # (!\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_ALU|Add0~93_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~9501_combout\)) # (!\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9503_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_ALU|Add0~93_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9501_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9503_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9504_combout\);

-- Location: LCCOMB_X12_Y21_N4
\u_Datapath|u_Data_Memory|w_Memory~229feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~229feeder_combout\ = \u_Datapath|u_Register_File|Mux35~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux35~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~229feeder_combout\);

-- Location: FF_X12_Y21_N5
\u_Datapath|u_Data_Memory|w_Memory~229\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~229feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9699_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~229_q\);

-- Location: FF_X12_Y21_N23
\u_Datapath|u_Data_Memory|w_Memory~101\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux35~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9705_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~101_q\);

-- Location: LCCOMB_X12_Y21_N22
\u_Datapath|u_Data_Memory|w_Memory~9498\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9498_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & (((\u_Datapath|u_ALU|Add0~97_combout\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_ALU|Add0~97_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~357_q\)) 
-- # (!\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~101_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~357_q\,
	datab => \u_Datapath|u_ALU|Add0~95_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~101_q\,
	datad => \u_Datapath|u_ALU|Add0~97_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9498_combout\);

-- Location: LCCOMB_X16_Y21_N14
\u_Datapath|u_Data_Memory|w_Memory~9499\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9499_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9498_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~485_q\)) # (!\u_Datapath|u_Data_Memory|w_Memory~9498_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~229_q\))))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9498_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~485_q\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~229_q\,
	datac => \u_Datapath|u_ALU|Add0~95_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9498_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9499_combout\);

-- Location: LCCOMB_X20_Y21_N18
\u_Datapath|u_Data_Memory|w_Memory~9507\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9507_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9504_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~9506_combout\)) # (!\u_Datapath|u_Data_Memory|w_Memory~9504_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~9499_combout\))))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9504_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~9506_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9504_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9499_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9507_combout\);

-- Location: LCCOMB_X20_Y21_N16
\u_Datapath|u_Data_Memory|w_Memory~9508\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9508_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & (\u_Datapath|u_ALU|Add0~99_combout\)) # (!\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_ALU|Add0~99_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~9497_combout\)) # (!\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9507_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~101_combout\,
	datab => \u_Datapath|u_ALU|Add0~99_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9497_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9507_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9508_combout\);

-- Location: LCCOMB_X20_Y21_N12
\u_Datapath|u_Data_Memory|w_Memory~9519\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9519_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9508_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9518_combout\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9508_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~9487_combout\)))) # (!\u_Datapath|u_ALU|Add0~101_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9508_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~101_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~9487_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9518_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9508_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9519_combout\);

-- Location: LCCOMB_X18_Y20_N18
\u_Datapath|u_Data_Memory|w_Memory~9756\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9756_combout\ = (!\u_Datapath|u_ALU|Add0~103_combout\ & (!\u_Datapath|u_ALU|Add0~105_combout\ & \u_Datapath|u_Data_Memory|w_Memory~9519_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_Datapath|u_ALU|Add0~103_combout\,
	datac => \u_Datapath|u_ALU|Add0~105_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9519_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9756_combout\);

-- Location: FF_X16_Y14_N7
\u_Datapath|u_Register_File|w_Register_File[0][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Mux_Register_File|o_DOUT[29]~31_combout\,
	clrn => \ALT_INV_i_Rst~inputclkctrl_outclk\,
	ena => \u_Datapath|u_Register_File|w_Register_File[0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Register_File|w_Register_File[0][29]~q\);

-- Location: LCCOMB_X19_Y14_N26
\u_Datapath|u_ALU|Add0~149\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_ALU|Add0~149_combout\ = (\u_Datapath|u_ALU|Add0~177_combout\ & ((\u_Datapath|u_Register_File|w_Register_File[0][29]~q\ & (\u_Datapath|u_ALU|Add0~148\ & VCC)) # (!\u_Datapath|u_Register_File|w_Register_File[0][29]~q\ & 
-- (!\u_Datapath|u_ALU|Add0~148\)))) # (!\u_Datapath|u_ALU|Add0~177_combout\ & ((\u_Datapath|u_Register_File|w_Register_File[0][29]~q\ & (!\u_Datapath|u_ALU|Add0~148\)) # (!\u_Datapath|u_Register_File|w_Register_File[0][29]~q\ & 
-- ((\u_Datapath|u_ALU|Add0~148\) # (GND)))))
-- \u_Datapath|u_ALU|Add0~150\ = CARRY((\u_Datapath|u_ALU|Add0~177_combout\ & (!\u_Datapath|u_Register_File|w_Register_File[0][29]~q\ & !\u_Datapath|u_ALU|Add0~148\)) # (!\u_Datapath|u_ALU|Add0~177_combout\ & ((!\u_Datapath|u_ALU|Add0~148\) # 
-- (!\u_Datapath|u_Register_File|w_Register_File[0][29]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~177_combout\,
	datab => \u_Datapath|u_Register_File|w_Register_File[0][29]~q\,
	datad => VCC,
	cin => \u_Datapath|u_ALU|Add0~148\,
	combout => \u_Datapath|u_ALU|Add0~149_combout\,
	cout => \u_Datapath|u_ALU|Add0~150\);

-- Location: LCCOMB_X16_Y14_N6
\u_Datapath|u_Mux_Register_File|o_DOUT[29]~31\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Mux_Register_File|o_DOUT[29]~31_combout\ = (\u_Control|Equal4~0_combout\ & (((\u_Datapath|u_ALU|Add0~149_combout\)))) # (!\u_Control|Equal4~0_combout\ & (!\u_Datapath|u_Data_Memory|w_Memory~8343_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~9561_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~8343_combout\,
	datab => \u_Control|Equal4~0_combout\,
	datac => \u_Datapath|u_ALU|Add0~149_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9561_combout\,
	combout => \u_Datapath|u_Mux_Register_File|o_DOUT[29]~31_combout\);

-- Location: LCCOMB_X16_Y14_N20
\u_Datapath|u_Register_File|w_Register_File[8][29]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Register_File|w_Register_File[8][29]~feeder_combout\ = \u_Datapath|u_Mux_Register_File|o_DOUT[29]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Mux_Register_File|o_DOUT[29]~31_combout\,
	combout => \u_Datapath|u_Register_File|w_Register_File[8][29]~feeder_combout\);

-- Location: FF_X16_Y14_N21
\u_Datapath|u_Register_File|w_Register_File[8][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Register_File|w_Register_File[8][29]~feeder_combout\,
	clrn => \ALT_INV_i_Rst~inputclkctrl_outclk\,
	ena => \u_Datapath|u_Register_File|w_Register_File[8][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Register_File|w_Register_File[8][29]~q\);

-- Location: FF_X17_Y14_N17
\u_Datapath|u_Register_File|w_Register_File[9][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Mux_Register_File|o_DOUT[29]~31_combout\,
	clrn => \ALT_INV_i_Rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \u_Datapath|u_Register_File|w_Register_File[9][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Register_File|w_Register_File[9][29]~q\);

-- Location: LCCOMB_X17_Y14_N16
\u_Datapath|u_Register_File|Mux34~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Register_File|Mux34~0_combout\ = (\u_Datapath|u_PC|w_Q\(3) & (\u_Datapath|u_Register_File|w_Register_File[8][29]~q\)) # (!\u_Datapath|u_PC|w_Q\(3) & ((\u_Datapath|u_PC|w_Q\(4) & (\u_Datapath|u_Register_File|w_Register_File[8][29]~q\)) # 
-- (!\u_Datapath|u_PC|w_Q\(4) & ((\u_Datapath|u_Register_File|w_Register_File[9][29]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_PC|w_Q\(3),
	datab => \u_Datapath|u_Register_File|w_Register_File[8][29]~q\,
	datac => \u_Datapath|u_Register_File|w_Register_File[9][29]~q\,
	datad => \u_Datapath|u_PC|w_Q\(4),
	combout => \u_Datapath|u_Register_File|Mux34~0_combout\);

-- Location: LCCOMB_X17_Y14_N30
\u_Datapath|u_Register_File|Mux34~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Register_File|Mux34~1_combout\ = (\u_Datapath|u_Register_File|w_Register_File[0][0]~0_combout\ & (\u_Datapath|u_Register_File|w_Register_File[0][29]~q\ & (!\u_Datapath|u_Mux_ALU_B|o_DOUT[1]~0_combout\))) # 
-- (!\u_Datapath|u_Register_File|w_Register_File[0][0]~0_combout\ & (((\u_Datapath|u_Register_File|Mux34~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Register_File|w_Register_File[0][29]~q\,
	datab => \u_Datapath|u_Mux_ALU_B|o_DOUT[1]~0_combout\,
	datac => \u_Datapath|u_Register_File|w_Register_File[0][0]~0_combout\,
	datad => \u_Datapath|u_Register_File|Mux34~0_combout\,
	combout => \u_Datapath|u_Register_File|Mux34~1_combout\);

-- Location: LCCOMB_X15_Y19_N10
\u_Datapath|u_Data_Memory|w_Memory~390feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~390feeder_combout\ = \u_Datapath|u_Register_File|Mux34~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux34~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~390feeder_combout\);

-- Location: FF_X15_Y19_N11
\u_Datapath|u_Data_Memory|w_Memory~390\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~390feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9694_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~390_q\);

-- Location: FF_X15_Y17_N19
\u_Datapath|u_Data_Memory|w_Memory~422\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux34~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9697_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~422_q\);

-- Location: FF_X15_Y17_N1
\u_Datapath|u_Data_Memory|w_Memory~326\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux34~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9696_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~326_q\);

-- Location: LCCOMB_X15_Y21_N22
\u_Datapath|u_Data_Memory|w_Memory~358feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~358feeder_combout\ = \u_Datapath|u_Register_File|Mux34~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux34~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~358feeder_combout\);

-- Location: FF_X15_Y21_N23
\u_Datapath|u_Data_Memory|w_Memory~358\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~358feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9695_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~358_q\);

-- Location: LCCOMB_X15_Y17_N0
\u_Datapath|u_Data_Memory|w_Memory~9524\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9524_combout\ = (\u_Datapath|u_ALU|Add0~93_combout\ & (\u_Datapath|u_ALU|Add0~91_combout\)) # (!\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~358_q\))) # 
-- (!\u_Datapath|u_ALU|Add0~91_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~326_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~93_combout\,
	datab => \u_Datapath|u_ALU|Add0~91_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~326_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~358_q\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9524_combout\);

-- Location: LCCOMB_X15_Y17_N18
\u_Datapath|u_Data_Memory|w_Memory~9525\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9525_combout\ = (\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9524_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~422_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9524_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~390_q\)))) # (!\u_Datapath|u_ALU|Add0~93_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9524_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~93_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~390_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~422_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9524_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9525_combout\);

-- Location: LCCOMB_X27_Y18_N28
\u_Datapath|u_Data_Memory|w_Memory~1414feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1414feeder_combout\ = \u_Datapath|u_Register_File|Mux34~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux34~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1414feeder_combout\);

-- Location: FF_X27_Y18_N29
\u_Datapath|u_Data_Memory|w_Memory~1414\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1414feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9648_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1414_q\);

-- Location: FF_X25_Y12_N13
\u_Datapath|u_Data_Memory|w_Memory~1446\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux34~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9653_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1446_q\);

-- Location: LCCOMB_X25_Y14_N4
\u_Datapath|u_Data_Memory|w_Memory~1382feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1382feeder_combout\ = \u_Datapath|u_Register_File|Mux34~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux34~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1382feeder_combout\);

-- Location: FF_X25_Y14_N5
\u_Datapath|u_Data_Memory|w_Memory~1382\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1382feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9650_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1382_q\);

-- Location: FF_X25_Y12_N19
\u_Datapath|u_Data_Memory|w_Memory~1350\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux34~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9652_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1350_q\);

-- Location: LCCOMB_X25_Y12_N18
\u_Datapath|u_Data_Memory|w_Memory~9522\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9522_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1382_q\) # ((\u_Datapath|u_ALU|Add0~93_combout\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~1350_q\ & !\u_Datapath|u_ALU|Add0~93_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1382_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1350_q\,
	datad => \u_Datapath|u_ALU|Add0~93_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9522_combout\);

-- Location: LCCOMB_X25_Y12_N12
\u_Datapath|u_Data_Memory|w_Memory~9523\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9523_combout\ = (\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9522_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1446_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9522_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1414_q\)))) # (!\u_Datapath|u_ALU|Add0~93_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9522_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~93_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1414_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1446_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9522_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9523_combout\);

-- Location: LCCOMB_X21_Y14_N4
\u_Datapath|u_Data_Memory|w_Memory~9526\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9526_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_ALU|Add0~99_combout\) # ((\u_Datapath|u_Data_Memory|w_Memory~9523_combout\)))) # (!\u_Datapath|u_ALU|Add0~101_combout\ & 
-- (!\u_Datapath|u_ALU|Add0~99_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~9525_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~101_combout\,
	datab => \u_Datapath|u_ALU|Add0~99_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9525_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9523_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9526_combout\);

-- Location: LCCOMB_X25_Y21_N20
\u_Datapath|u_Data_Memory|w_Memory~1958feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1958feeder_combout\ = \u_Datapath|u_Register_File|Mux34~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux34~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1958feeder_combout\);

-- Location: FF_X25_Y21_N21
\u_Datapath|u_Data_Memory|w_Memory~1958\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1958feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9719_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1958_q\);

-- Location: FF_X25_Y21_N27
\u_Datapath|u_Data_Memory|w_Memory~1894\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux34~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9717_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1894_q\);

-- Location: LCCOMB_X24_Y21_N24
\u_Datapath|u_Data_Memory|w_Memory~1926feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1926feeder_combout\ = \u_Datapath|u_Register_File|Mux34~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux34~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1926feeder_combout\);

-- Location: FF_X24_Y21_N25
\u_Datapath|u_Data_Memory|w_Memory~1926\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1926feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9716_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1926_q\);

-- Location: FF_X24_Y21_N3
\u_Datapath|u_Data_Memory|w_Memory~1862\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux34~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9718_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1862_q\);

-- Location: LCCOMB_X24_Y21_N2
\u_Datapath|u_Data_Memory|w_Memory~9527\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9527_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & (((\u_Datapath|u_ALU|Add0~93_combout\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_ALU|Add0~93_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1926_q\)) # (!\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1862_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1926_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1862_q\,
	datad => \u_Datapath|u_ALU|Add0~93_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9527_combout\);

-- Location: LCCOMB_X25_Y21_N26
\u_Datapath|u_Data_Memory|w_Memory~9528\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9528_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9527_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~1958_q\)) # (!\u_Datapath|u_Data_Memory|w_Memory~9527_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~1894_q\))))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9527_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1958_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1894_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9527_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9528_combout\);

-- Location: LCCOMB_X21_Y14_N2
\u_Datapath|u_Data_Memory|w_Memory~9529\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9529_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9526_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9528_combout\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9526_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~9521_combout\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9526_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~9521_combout\,
	datab => \u_Datapath|u_ALU|Add0~99_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9526_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9528_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9529_combout\);

-- Location: FF_X23_Y15_N31
\u_Datapath|u_Data_Memory|w_Memory~1702\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux34~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9723_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1702_q\);

-- Location: LCCOMB_X13_Y14_N0
\u_Datapath|u_Data_Memory|w_Memory~678feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~678feeder_combout\ = \u_Datapath|u_Register_File|Mux34~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux34~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~678feeder_combout\);

-- Location: FF_X13_Y14_N1
\u_Datapath|u_Data_Memory|w_Memory~678\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~678feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9689_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~678_q\);

-- Location: FF_X23_Y15_N13
\u_Datapath|u_Data_Memory|w_Memory~166\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux34~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9707_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~166_q\);

-- Location: LCCOMB_X23_Y15_N12
\u_Datapath|u_Data_Memory|w_Memory~9547\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9547_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~678_q\) # ((\u_Datapath|u_ALU|Add0~101_combout\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~166_q\ & !\u_Datapath|u_ALU|Add0~101_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~99_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~678_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~166_q\,
	datad => \u_Datapath|u_ALU|Add0~101_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9547_combout\);

-- Location: LCCOMB_X23_Y15_N30
\u_Datapath|u_Data_Memory|w_Memory~9548\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9548_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9547_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1702_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9547_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1190_q\)))) # (!\u_Datapath|u_ALU|Add0~101_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9547_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1190_q\,
	datab => \u_Datapath|u_ALU|Add0~101_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1702_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9547_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9548_combout\);

-- Location: FF_X21_Y14_N23
\u_Datapath|u_Data_Memory|w_Memory~1606\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux34~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9722_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1606_q\);

-- Location: LCCOMB_X21_Y11_N24
\u_Datapath|u_Data_Memory|w_Memory~1094feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1094feeder_combout\ = \u_Datapath|u_Register_File|Mux34~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux34~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1094feeder_combout\);

-- Location: FF_X21_Y11_N25
\u_Datapath|u_Data_Memory|w_Memory~1094\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1094feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9664_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1094_q\);

-- Location: FF_X21_Y14_N13
\u_Datapath|u_Data_Memory|w_Memory~70\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux34~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9706_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~70_q\);

-- Location: LCCOMB_X21_Y14_N12
\u_Datapath|u_Data_Memory|w_Memory~9544\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9544_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1094_q\) # ((\u_Datapath|u_ALU|Add0~99_combout\)))) # (!\u_Datapath|u_ALU|Add0~101_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~70_q\ & !\u_Datapath|u_ALU|Add0~99_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~101_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1094_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~70_q\,
	datad => \u_Datapath|u_ALU|Add0~99_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9544_combout\);

-- Location: LCCOMB_X21_Y14_N22
\u_Datapath|u_Data_Memory|w_Memory~9545\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9545_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9544_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1606_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9544_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~582_q\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9544_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~582_q\,
	datab => \u_Datapath|u_ALU|Add0~99_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1606_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9544_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9545_combout\);

-- Location: LCCOMB_X20_Y10_N18
\u_Datapath|u_Data_Memory|w_Memory~1126feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1126feeder_combout\ = \u_Datapath|u_Register_File|Mux34~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux34~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1126feeder_combout\);

-- Location: FF_X20_Y10_N19
\u_Datapath|u_Data_Memory|w_Memory~1126\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1126feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9663_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1126_q\);

-- Location: FF_X20_Y9_N3
\u_Datapath|u_Data_Memory|w_Memory~1638\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux34~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9721_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1638_q\);

-- Location: FF_X20_Y9_N29
\u_Datapath|u_Data_Memory|w_Memory~102\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux34~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9705_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~102_q\);

-- Location: LCCOMB_X20_Y9_N28
\u_Datapath|u_Data_Memory|w_Memory~9542\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9542_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~614_q\) # ((\u_Datapath|u_ALU|Add0~101_combout\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~102_q\ & !\u_Datapath|u_ALU|Add0~101_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~614_q\,
	datab => \u_Datapath|u_ALU|Add0~99_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~102_q\,
	datad => \u_Datapath|u_ALU|Add0~101_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9542_combout\);

-- Location: LCCOMB_X20_Y9_N2
\u_Datapath|u_Data_Memory|w_Memory~9543\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9543_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9542_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1638_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9542_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1126_q\)))) # (!\u_Datapath|u_ALU|Add0~101_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9542_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~101_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1126_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1638_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9542_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9543_combout\);

-- Location: LCCOMB_X21_Y14_N0
\u_Datapath|u_Data_Memory|w_Memory~9546\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9546_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_ALU|Add0~93_combout\) # ((\u_Datapath|u_Data_Memory|w_Memory~9543_combout\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & 
-- (!\u_Datapath|u_ALU|Add0~93_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~9545_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_ALU|Add0~93_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9545_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9543_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9546_combout\);

-- Location: LCCOMB_X21_Y14_N30
\u_Datapath|u_Data_Memory|w_Memory~9549\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9549_combout\ = (\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9546_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9548_combout\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9546_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~9541_combout\)))) # (!\u_Datapath|u_ALU|Add0~93_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9546_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~9541_combout\,
	datab => \u_Datapath|u_ALU|Add0~93_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9548_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9546_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9549_combout\);

-- Location: FF_X14_Y15_N31
\u_Datapath|u_Data_Memory|w_Memory~1830\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux34~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9715_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1830_q\);

-- Location: FF_X14_Y15_N1
\u_Datapath|u_Data_Memory|w_Memory~294\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux34~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9702_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~294_q\);

-- Location: LCCOMB_X13_Y11_N20
\u_Datapath|u_Data_Memory|w_Memory~806feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~806feeder_combout\ = \u_Datapath|u_Register_File|Mux34~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux34~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~806feeder_combout\);

-- Location: FF_X13_Y11_N21
\u_Datapath|u_Data_Memory|w_Memory~806\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~806feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9677_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~806_q\);

-- Location: LCCOMB_X14_Y15_N0
\u_Datapath|u_Data_Memory|w_Memory~9537\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9537_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_ALU|Add0~101_combout\) # ((\u_Datapath|u_Data_Memory|w_Memory~806_q\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & 
-- (!\u_Datapath|u_ALU|Add0~101_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~294_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~99_combout\,
	datab => \u_Datapath|u_ALU|Add0~101_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~294_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~806_q\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9537_combout\);

-- Location: LCCOMB_X14_Y15_N30
\u_Datapath|u_Data_Memory|w_Memory~9538\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9538_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9537_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1830_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9537_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1318_q\)))) # (!\u_Datapath|u_ALU|Add0~101_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9537_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1318_q\,
	datab => \u_Datapath|u_ALU|Add0~101_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1830_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9537_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9538_combout\);

-- Location: LCCOMB_X15_Y18_N18
\u_Datapath|u_Data_Memory|w_Memory~1766feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1766feeder_combout\ = \u_Datapath|u_Register_File|Mux34~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux34~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1766feeder_combout\);

-- Location: FF_X15_Y18_N19
\u_Datapath|u_Data_Memory|w_Memory~1766\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1766feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9712_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1766_q\);

-- Location: FF_X14_Y18_N21
\u_Datapath|u_Data_Memory|w_Memory~1254\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux34~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9655_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1254_q\);

-- Location: LCCOMB_X15_Y20_N16
\u_Datapath|u_Data_Memory|w_Memory~742feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~742feeder_combout\ = \u_Datapath|u_Register_File|Mux34~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux34~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~742feeder_combout\);

-- Location: FF_X15_Y20_N17
\u_Datapath|u_Data_Memory|w_Memory~742\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~742feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9672_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~742_q\);

-- Location: FF_X15_Y18_N5
\u_Datapath|u_Data_Memory|w_Memory~230\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux34~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9699_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~230_q\);

-- Location: LCCOMB_X15_Y18_N4
\u_Datapath|u_Data_Memory|w_Memory~9530\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9530_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & (((\u_Datapath|u_ALU|Add0~99_combout\)))) # (!\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_ALU|Add0~99_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~742_q\)) # (!\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~230_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~101_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~742_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~230_q\,
	datad => \u_Datapath|u_ALU|Add0~99_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9530_combout\);

-- Location: LCCOMB_X14_Y18_N20
\u_Datapath|u_Data_Memory|w_Memory~9531\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9531_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9530_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~1766_q\)) # (!\u_Datapath|u_Data_Memory|w_Memory~9530_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~1254_q\))))) # (!\u_Datapath|u_ALU|Add0~101_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9530_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~101_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1766_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1254_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9530_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9531_combout\);

-- Location: LCCOMB_X21_Y20_N10
\u_Datapath|u_Data_Memory|w_Memory~774feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~774feeder_combout\ = \u_Datapath|u_Register_File|Mux34~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux34~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~774feeder_combout\);

-- Location: FF_X21_Y20_N11
\u_Datapath|u_Data_Memory|w_Memory~774\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~774feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9675_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~774_q\);

-- Location: FF_X18_Y19_N23
\u_Datapath|u_Data_Memory|w_Memory~1798\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux34~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9713_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1798_q\);

-- Location: FF_X18_Y19_N25
\u_Datapath|u_Data_Memory|w_Memory~262\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux34~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9700_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~262_q\);

-- Location: LCCOMB_X18_Y19_N24
\u_Datapath|u_Data_Memory|w_Memory~9532\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9532_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_ALU|Add0~101_combout\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_ALU|Add0~101_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1286_q\)) # (!\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~262_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1286_q\,
	datab => \u_Datapath|u_ALU|Add0~99_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~262_q\,
	datad => \u_Datapath|u_ALU|Add0~101_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9532_combout\);

-- Location: LCCOMB_X18_Y19_N22
\u_Datapath|u_Data_Memory|w_Memory~9533\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9533_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9532_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1798_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9532_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~774_q\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9532_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~99_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~774_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1798_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9532_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9533_combout\);

-- Location: LCCOMB_X23_Y21_N28
\u_Datapath|u_Data_Memory|w_Memory~710feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~710feeder_combout\ = \u_Datapath|u_Register_File|Mux34~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux34~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~710feeder_combout\);

-- Location: FF_X23_Y21_N29
\u_Datapath|u_Data_Memory|w_Memory~710\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~710feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9676_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~710_q\);

-- Location: FF_X24_Y15_N13
\u_Datapath|u_Data_Memory|w_Memory~1734\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux34~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9714_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1734_q\);

-- Location: LCCOMB_X25_Y16_N26
\u_Datapath|u_Data_Memory|w_Memory~1222feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1222feeder_combout\ = \u_Datapath|u_Register_File|Mux34~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux34~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1222feeder_combout\);

-- Location: FF_X25_Y16_N27
\u_Datapath|u_Data_Memory|w_Memory~1222\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1222feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9658_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1222_q\);

-- Location: FF_X24_Y15_N3
\u_Datapath|u_Data_Memory|w_Memory~198\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux34~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9701_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~198_q\);

-- Location: LCCOMB_X24_Y15_N2
\u_Datapath|u_Data_Memory|w_Memory~9534\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9534_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1222_q\) # ((\u_Datapath|u_ALU|Add0~99_combout\)))) # (!\u_Datapath|u_ALU|Add0~101_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~198_q\ & !\u_Datapath|u_ALU|Add0~99_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~101_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1222_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~198_q\,
	datad => \u_Datapath|u_ALU|Add0~99_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9534_combout\);

-- Location: LCCOMB_X24_Y15_N12
\u_Datapath|u_Data_Memory|w_Memory~9535\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9535_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9534_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1734_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9534_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~710_q\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9534_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~99_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~710_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1734_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9534_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9535_combout\);

-- Location: LCCOMB_X21_Y14_N20
\u_Datapath|u_Data_Memory|w_Memory~9536\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9536_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & (\u_Datapath|u_ALU|Add0~93_combout\)) # (!\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_ALU|Add0~93_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~9533_combout\)) # (!\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9535_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_ALU|Add0~93_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9533_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9535_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9536_combout\);

-- Location: LCCOMB_X21_Y14_N10
\u_Datapath|u_Data_Memory|w_Memory~9539\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9539_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9536_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~9538_combout\)) # (!\u_Datapath|u_Data_Memory|w_Memory~9536_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~9531_combout\))))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9536_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~9538_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9531_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9536_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9539_combout\);

-- Location: LCCOMB_X21_Y14_N8
\u_Datapath|u_Data_Memory|w_Memory~9550\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9550_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_ALU|Add0~97_combout\) # ((\u_Datapath|u_Data_Memory|w_Memory~9539_combout\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & 
-- (!\u_Datapath|u_ALU|Add0~97_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~9549_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~95_combout\,
	datab => \u_Datapath|u_ALU|Add0~97_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9549_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9539_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9550_combout\);

-- Location: FF_X23_Y13_N29
\u_Datapath|u_Data_Memory|w_Memory~1062\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux34~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9693_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1062_q\);

-- Location: FF_X23_Y13_N19
\u_Datapath|u_Data_Memory|w_Memory~550\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux34~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9711_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~550_q\);

-- Location: LCCOMB_X23_Y13_N18
\u_Datapath|u_Data_Memory|w_Memory~9558\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9558_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_ALU|Add0~101_combout\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_ALU|Add0~101_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1574_q\)) # (!\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~550_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1574_q\,
	datab => \u_Datapath|u_ALU|Add0~99_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~550_q\,
	datad => \u_Datapath|u_ALU|Add0~101_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9558_combout\);

-- Location: LCCOMB_X23_Y13_N28
\u_Datapath|u_Data_Memory|w_Memory~9559\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9559_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9558_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~2086_q\)) # (!\u_Datapath|u_Data_Memory|w_Memory~9558_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~1062_q\))))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9558_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~2086_q\,
	datab => \u_Datapath|u_ALU|Add0~99_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1062_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9558_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9559_combout\);

-- Location: FF_X24_Y19_N29
\u_Datapath|u_Data_Memory|w_Memory~1542\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux34~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9667_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1542_q\);

-- Location: LCCOMB_X16_Y21_N0
\u_Datapath|u_Data_Memory|w_Memory~1030feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1030feeder_combout\ = \u_Datapath|u_Register_File|Mux34~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux34~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1030feeder_combout\);

-- Location: FF_X16_Y21_N1
\u_Datapath|u_Data_Memory|w_Memory~1030\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1030feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9691_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1030_q\);

-- Location: FF_X15_Y19_N17
\u_Datapath|u_Data_Memory|w_Memory~518\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux34~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9709_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~518_q\);

-- Location: LCCOMB_X15_Y19_N16
\u_Datapath|u_Data_Memory|w_Memory~9551\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9551_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & (((\u_Datapath|u_ALU|Add0~99_combout\)))) # (!\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_ALU|Add0~99_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1030_q\)) # (!\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~518_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~101_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1030_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~518_q\,
	datad => \u_Datapath|u_ALU|Add0~99_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9551_combout\);

-- Location: LCCOMB_X24_Y19_N28
\u_Datapath|u_Data_Memory|w_Memory~9552\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9552_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9551_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~2054_q\)) # (!\u_Datapath|u_Data_Memory|w_Memory~9551_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~1542_q\))))) # (!\u_Datapath|u_ALU|Add0~101_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9551_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~2054_q\,
	datab => \u_Datapath|u_ALU|Add0~101_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1542_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9551_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9552_combout\);

-- Location: LCCOMB_X21_Y14_N28
\u_Datapath|u_Data_Memory|w_Memory~9560\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9560_combout\ = (\u_Datapath|u_Data_Memory|w_Memory~9557_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9559_combout\)) # (!\u_Datapath|u_ALU|Add0~93_combout\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9557_combout\ & 
-- (\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9552_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~9557_combout\,
	datab => \u_Datapath|u_ALU|Add0~93_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9559_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9552_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9560_combout\);

-- Location: LCCOMB_X21_Y14_N26
\u_Datapath|u_Data_Memory|w_Memory~9561\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9561_combout\ = (\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9550_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9560_combout\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9550_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~9529_combout\)))) # (!\u_Datapath|u_ALU|Add0~97_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9550_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~97_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~9529_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9550_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9560_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9561_combout\);

-- Location: LCCOMB_X21_Y14_N14
\u_Datapath|u_Data_Memory|w_Memory~9757\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9757_combout\ = (!\u_Datapath|u_ALU|Add0~105_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~9561_combout\ & !\u_Datapath|u_ALU|Add0~103_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~105_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9561_combout\,
	datad => \u_Datapath|u_ALU|Add0~103_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9757_combout\);

-- Location: LCCOMB_X16_Y13_N18
\u_Datapath|u_Mux_Register_File|o_DOUT[30]~32\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Mux_Register_File|o_DOUT[30]~32_combout\ = (\u_Control|Equal4~0_combout\ & (((\u_Datapath|u_ALU|Add0~151_combout\)))) # (!\u_Control|Equal4~0_combout\ & (!\u_Datapath|u_Data_Memory|w_Memory~8343_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~9603_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~8343_combout\,
	datab => \u_Control|Equal4~0_combout\,
	datac => \u_Datapath|u_ALU|Add0~151_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9603_combout\,
	combout => \u_Datapath|u_Mux_Register_File|o_DOUT[30]~32_combout\);

-- Location: FF_X16_Y13_N29
\u_Datapath|u_Register_File|w_Register_File[0][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Mux_Register_File|o_DOUT[30]~32_combout\,
	clrn => \ALT_INV_i_Rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \u_Datapath|u_Register_File|w_Register_File[0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Register_File|w_Register_File[0][30]~q\);

-- Location: FF_X17_Y14_N29
\u_Datapath|u_Register_File|w_Register_File[9][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Mux_Register_File|o_DOUT[30]~32_combout\,
	clrn => \ALT_INV_i_Rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \u_Datapath|u_Register_File|w_Register_File[9][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Register_File|w_Register_File[9][30]~q\);

-- Location: LCCOMB_X17_Y14_N28
\u_Datapath|u_Register_File|Mux33~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Register_File|Mux33~0_combout\ = (\u_Datapath|u_PC|w_Q\(4) & (\u_Datapath|u_Register_File|w_Register_File[8][30]~q\)) # (!\u_Datapath|u_PC|w_Q\(4) & ((\u_Datapath|u_PC|w_Q\(3) & (\u_Datapath|u_Register_File|w_Register_File[8][30]~q\)) # 
-- (!\u_Datapath|u_PC|w_Q\(3) & ((\u_Datapath|u_Register_File|w_Register_File[9][30]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Register_File|w_Register_File[8][30]~q\,
	datab => \u_Datapath|u_PC|w_Q\(4),
	datac => \u_Datapath|u_Register_File|w_Register_File[9][30]~q\,
	datad => \u_Datapath|u_PC|w_Q\(3),
	combout => \u_Datapath|u_Register_File|Mux33~0_combout\);

-- Location: LCCOMB_X17_Y14_N18
\u_Datapath|u_Register_File|Mux33~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Register_File|Mux33~1_combout\ = (\u_Datapath|u_Register_File|w_Register_File[0][0]~0_combout\ & (!\u_Datapath|u_Mux_ALU_B|o_DOUT[1]~0_combout\ & (\u_Datapath|u_Register_File|w_Register_File[0][30]~q\))) # 
-- (!\u_Datapath|u_Register_File|w_Register_File[0][0]~0_combout\ & (((\u_Datapath|u_Register_File|Mux33~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Register_File|w_Register_File[0][0]~0_combout\,
	datab => \u_Datapath|u_Mux_ALU_B|o_DOUT[1]~0_combout\,
	datac => \u_Datapath|u_Register_File|w_Register_File[0][30]~q\,
	datad => \u_Datapath|u_Register_File|Mux33~0_combout\,
	combout => \u_Datapath|u_Register_File|Mux33~1_combout\);

-- Location: FF_X17_Y11_N21
\u_Datapath|u_Data_Memory|w_Memory~935\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux33~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9683_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~935_q\);

-- Location: FF_X16_Y10_N3
\u_Datapath|u_Data_Memory|w_Memory~807\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux33~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9677_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~807_q\);

-- Location: FF_X16_Y11_N15
\u_Datapath|u_Data_Memory|w_Memory~679\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux33~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9689_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~679_q\);

-- Location: LCCOMB_X16_Y11_N14
\u_Datapath|u_Data_Memory|w_Memory~9569\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9569_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~807_q\) # ((\u_Datapath|u_ALU|Add0~97_combout\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~679_q\ & !\u_Datapath|u_ALU|Add0~97_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~95_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~807_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~679_q\,
	datad => \u_Datapath|u_ALU|Add0~97_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9569_combout\);

-- Location: LCCOMB_X17_Y11_N20
\u_Datapath|u_Data_Memory|w_Memory~9570\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9570_combout\ = (\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9569_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~1063_q\)) # (!\u_Datapath|u_Data_Memory|w_Memory~9569_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~935_q\))))) # (!\u_Datapath|u_ALU|Add0~97_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9569_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1063_q\,
	datab => \u_Datapath|u_ALU|Add0~97_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~935_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9569_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9570_combout\);

-- Location: FF_X16_Y18_N31
\u_Datapath|u_Data_Memory|w_Memory~967\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux33~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9692_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~967_q\);

-- Location: LCCOMB_X14_Y20_N16
\u_Datapath|u_Data_Memory|w_Memory~839feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~839feeder_combout\ = \u_Datapath|u_Register_File|Mux33~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux33~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~839feeder_combout\);

-- Location: FF_X14_Y20_N17
\u_Datapath|u_Data_Memory|w_Memory~839\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~839feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9682_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~839_q\);

-- Location: FF_X16_Y18_N29
\u_Datapath|u_Data_Memory|w_Memory~583\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux33~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9688_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~583_q\);

-- Location: LCCOMB_X16_Y18_N28
\u_Datapath|u_Data_Memory|w_Memory~9566\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9566_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & (((\u_Datapath|u_ALU|Add0~97_combout\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_ALU|Add0~97_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~839_q\)) 
-- # (!\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~583_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~95_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~839_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~583_q\,
	datad => \u_Datapath|u_ALU|Add0~97_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9566_combout\);

-- Location: LCCOMB_X16_Y18_N30
\u_Datapath|u_Data_Memory|w_Memory~9567\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9567_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9566_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~967_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9566_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~711_q\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9566_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~711_q\,
	datab => \u_Datapath|u_ALU|Add0~95_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~967_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9566_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9567_combout\);

-- Location: FF_X20_Y20_N21
\u_Datapath|u_Data_Memory|w_Memory~999\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux33~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9690_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~999_q\);

-- Location: FF_X20_Y20_N19
\u_Datapath|u_Data_Memory|w_Memory~615\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux33~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9687_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~615_q\);

-- Location: LCCOMB_X20_Y20_N18
\u_Datapath|u_Data_Memory|w_Memory~9564\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9564_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~743_q\) # ((\u_Datapath|u_ALU|Add0~97_combout\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~615_q\ & !\u_Datapath|u_ALU|Add0~97_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~743_q\,
	datab => \u_Datapath|u_ALU|Add0~95_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~615_q\,
	datad => \u_Datapath|u_ALU|Add0~97_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9564_combout\);

-- Location: LCCOMB_X20_Y20_N20
\u_Datapath|u_Data_Memory|w_Memory~9565\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9565_combout\ = (\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9564_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~999_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9564_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~871_q\)))) # (!\u_Datapath|u_ALU|Add0~97_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9564_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~871_q\,
	datab => \u_Datapath|u_ALU|Add0~97_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~999_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9564_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9565_combout\);

-- Location: LCCOMB_X16_Y13_N10
\u_Datapath|u_Data_Memory|w_Memory~9568\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9568_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_ALU|Add0~93_combout\) # ((\u_Datapath|u_Data_Memory|w_Memory~9565_combout\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & 
-- (!\u_Datapath|u_ALU|Add0~93_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~9567_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_ALU|Add0~93_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9567_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9565_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9568_combout\);

-- Location: LCCOMB_X16_Y13_N16
\u_Datapath|u_Data_Memory|w_Memory~9571\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9571_combout\ = (\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9568_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9570_combout\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9568_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~9563_combout\)))) # (!\u_Datapath|u_ALU|Add0~93_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9568_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~9563_combout\,
	datab => \u_Datapath|u_ALU|Add0~93_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9570_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9568_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9571_combout\);

-- Location: FF_X24_Y18_N25
\u_Datapath|u_Data_Memory|w_Memory~2023\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux33~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9724_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~2023_q\);

-- Location: FF_X24_Y18_N11
\u_Datapath|u_Data_Memory|w_Memory~1991\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux33~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9726_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1991_q\);

-- Location: LCCOMB_X24_Y18_N10
\u_Datapath|u_Data_Memory|w_Memory~9600\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9600_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & (((\u_Datapath|u_ALU|Add0~93_combout\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_ALU|Add0~93_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~2055_q\)) # (!\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1991_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~2055_q\,
	datab => \u_Datapath|u_ALU|Add0~91_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1991_q\,
	datad => \u_Datapath|u_ALU|Add0~93_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9600_combout\);

-- Location: LCCOMB_X24_Y18_N24
\u_Datapath|u_Data_Memory|w_Memory~9601\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9601_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9600_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~2087_q\)) # (!\u_Datapath|u_Data_Memory|w_Memory~9600_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~2023_q\))))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9600_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~2087_q\,
	datab => \u_Datapath|u_ALU|Add0~91_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~2023_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9600_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9601_combout\);

-- Location: FF_X12_Y11_N31
\u_Datapath|u_Data_Memory|w_Memory~1703\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux33~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9723_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1703_q\);

-- Location: FF_X13_Y12_N21
\u_Datapath|u_Data_Memory|w_Memory~1607\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux33~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9722_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1607_q\);

-- Location: LCCOMB_X13_Y12_N20
\u_Datapath|u_Data_Memory|w_Memory~9597\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9597_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1639_q\) # ((\u_Datapath|u_ALU|Add0~93_combout\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~1607_q\ & !\u_Datapath|u_ALU|Add0~93_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1639_q\,
	datab => \u_Datapath|u_ALU|Add0~91_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1607_q\,
	datad => \u_Datapath|u_ALU|Add0~93_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9597_combout\);

-- Location: LCCOMB_X12_Y11_N30
\u_Datapath|u_Data_Memory|w_Memory~9598\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9598_combout\ = (\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9597_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1703_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9597_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1671_q\)))) # (!\u_Datapath|u_ALU|Add0~93_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9597_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1671_q\,
	datab => \u_Datapath|u_ALU|Add0~93_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1703_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9597_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9598_combout\);

-- Location: LCCOMB_X24_Y21_N28
\u_Datapath|u_Data_Memory|w_Memory~1927feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1927feeder_combout\ = \u_Datapath|u_Register_File|Mux33~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux33~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1927feeder_combout\);

-- Location: FF_X24_Y21_N29
\u_Datapath|u_Data_Memory|w_Memory~1927\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1927feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9716_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1927_q\);

-- Location: FF_X25_Y21_N13
\u_Datapath|u_Data_Memory|w_Memory~1959\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux33~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9719_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1959_q\);

-- Location: LCCOMB_X25_Y21_N14
\u_Datapath|u_Data_Memory|w_Memory~1895feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1895feeder_combout\ = \u_Datapath|u_Register_File|Mux33~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux33~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1895feeder_combout\);

-- Location: FF_X25_Y21_N15
\u_Datapath|u_Data_Memory|w_Memory~1895\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1895feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9717_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1895_q\);

-- Location: FF_X24_Y21_N19
\u_Datapath|u_Data_Memory|w_Memory~1863\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux33~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9718_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1863_q\);

-- Location: LCCOMB_X24_Y21_N18
\u_Datapath|u_Data_Memory|w_Memory~9595\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9595_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1895_q\) # ((\u_Datapath|u_ALU|Add0~93_combout\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~1863_q\ & !\u_Datapath|u_ALU|Add0~93_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1895_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1863_q\,
	datad => \u_Datapath|u_ALU|Add0~93_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9595_combout\);

-- Location: LCCOMB_X25_Y21_N12
\u_Datapath|u_Data_Memory|w_Memory~9596\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9596_combout\ = (\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9595_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1959_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9595_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1927_q\)))) # (!\u_Datapath|u_ALU|Add0~93_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9595_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~93_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1927_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1959_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9595_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9596_combout\);

-- Location: LCCOMB_X16_Y13_N24
\u_Datapath|u_Data_Memory|w_Memory~9599\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9599_combout\ = (\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_ALU|Add0~95_combout\) # ((\u_Datapath|u_Data_Memory|w_Memory~9596_combout\)))) # (!\u_Datapath|u_ALU|Add0~97_combout\ & 
-- (!\u_Datapath|u_ALU|Add0~95_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~9598_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~97_combout\,
	datab => \u_Datapath|u_ALU|Add0~95_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9598_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9596_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9599_combout\);

-- Location: LCCOMB_X16_Y13_N30
\u_Datapath|u_Data_Memory|w_Memory~9602\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9602_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9599_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9601_combout\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9599_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~9594_combout\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9599_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~9594_combout\,
	datab => \u_Datapath|u_ALU|Add0~95_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9601_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9599_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9602_combout\);

-- Location: FF_X11_Y15_N7
\u_Datapath|u_Data_Memory|w_Memory~551\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux33~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9711_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~551_q\);

-- Location: FF_X11_Y15_N1
\u_Datapath|u_Data_Memory|w_Memory~167\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux33~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9707_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~167_q\);

-- Location: LCCOMB_X11_Y15_N0
\u_Datapath|u_Data_Memory|w_Memory~9589\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9589_combout\ = (\u_Datapath|u_ALU|Add0~97_combout\ & (((\u_Datapath|u_ALU|Add0~95_combout\)))) # (!\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_ALU|Add0~95_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~295_q\)) 
-- # (!\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~167_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~295_q\,
	datab => \u_Datapath|u_ALU|Add0~97_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~167_q\,
	datad => \u_Datapath|u_ALU|Add0~95_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9589_combout\);

-- Location: LCCOMB_X11_Y15_N6
\u_Datapath|u_Data_Memory|w_Memory~9590\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9590_combout\ = (\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9589_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~551_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9589_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~423_q\)))) # (!\u_Datapath|u_ALU|Add0~97_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9589_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~423_q\,
	datab => \u_Datapath|u_ALU|Add0~97_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~551_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9589_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9590_combout\);

-- Location: FF_X19_Y17_N1
\u_Datapath|u_Data_Memory|w_Memory~263\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux33~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9700_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~263_q\);

-- Location: FF_X18_Y21_N23
\u_Datapath|u_Data_Memory|w_Memory~519\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux33~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9709_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~519_q\);

-- Location: LCCOMB_X17_Y22_N16
\u_Datapath|u_Data_Memory|w_Memory~391feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~391feeder_combout\ = \u_Datapath|u_Register_File|Mux33~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux33~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~391feeder_combout\);

-- Location: FF_X17_Y22_N17
\u_Datapath|u_Data_Memory|w_Memory~391\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~391feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9694_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~391_q\);

-- Location: FF_X18_Y21_N21
\u_Datapath|u_Data_Memory|w_Memory~135\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux33~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9704_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~135_q\);

-- Location: LCCOMB_X18_Y21_N20
\u_Datapath|u_Data_Memory|w_Memory~9584\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9584_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & (((\u_Datapath|u_ALU|Add0~97_combout\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_ALU|Add0~97_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~391_q\)) 
-- # (!\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~135_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~95_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~391_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~135_q\,
	datad => \u_Datapath|u_ALU|Add0~97_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9584_combout\);

-- Location: LCCOMB_X18_Y21_N22
\u_Datapath|u_Data_Memory|w_Memory~9585\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9585_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9584_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~519_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9584_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~263_q\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9584_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~95_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~263_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~519_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9584_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9585_combout\);

-- Location: FF_X12_Y17_N11
\u_Datapath|u_Data_Memory|w_Memory~455\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux33~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9710_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~455_q\);

-- Location: FF_X12_Y17_N21
\u_Datapath|u_Data_Memory|w_Memory~71\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux33~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9706_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~71_q\);

-- Location: LCCOMB_X12_Y17_N20
\u_Datapath|u_Data_Memory|w_Memory~9586\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9586_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & (((\u_Datapath|u_ALU|Add0~97_combout\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_ALU|Add0~97_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~327_q\)) 
-- # (!\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~71_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~327_q\,
	datab => \u_Datapath|u_ALU|Add0~95_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~71_q\,
	datad => \u_Datapath|u_ALU|Add0~97_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9586_combout\);

-- Location: LCCOMB_X12_Y17_N10
\u_Datapath|u_Data_Memory|w_Memory~9587\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9587_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9586_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~455_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9586_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~199_q\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9586_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~199_q\,
	datab => \u_Datapath|u_ALU|Add0~95_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~455_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9586_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9587_combout\);

-- Location: LCCOMB_X16_Y13_N22
\u_Datapath|u_Data_Memory|w_Memory~9588\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9588_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & (\u_Datapath|u_ALU|Add0~93_combout\)) # (!\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_ALU|Add0~93_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~9585_combout\)) # (!\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9587_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_ALU|Add0~93_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9585_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9587_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9588_combout\);

-- Location: LCCOMB_X16_Y20_N0
\u_Datapath|u_Data_Memory|w_Memory~487feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~487feeder_combout\ = \u_Datapath|u_Register_File|Mux33~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux33~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~487feeder_combout\);

-- Location: FF_X16_Y20_N1
\u_Datapath|u_Data_Memory|w_Memory~487\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~487feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9708_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~487_q\);

-- Location: FF_X15_Y21_N19
\u_Datapath|u_Data_Memory|w_Memory~359\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux33~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9695_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~359_q\);

-- Location: FF_X12_Y21_N15
\u_Datapath|u_Data_Memory|w_Memory~103\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux33~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9705_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~103_q\);

-- Location: LCCOMB_X12_Y21_N14
\u_Datapath|u_Data_Memory|w_Memory~9582\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9582_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~231_q\) # ((\u_Datapath|u_ALU|Add0~97_combout\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~103_q\ & !\u_Datapath|u_ALU|Add0~97_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~231_q\,
	datab => \u_Datapath|u_ALU|Add0~95_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~103_q\,
	datad => \u_Datapath|u_ALU|Add0~97_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9582_combout\);

-- Location: LCCOMB_X15_Y21_N18
\u_Datapath|u_Data_Memory|w_Memory~9583\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9583_combout\ = (\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9582_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~487_q\)) # (!\u_Datapath|u_Data_Memory|w_Memory~9582_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~359_q\))))) # (!\u_Datapath|u_ALU|Add0~97_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9582_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~97_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~487_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~359_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9582_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9583_combout\);

-- Location: LCCOMB_X16_Y13_N4
\u_Datapath|u_Data_Memory|w_Memory~9591\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9591_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9588_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~9590_combout\)) # (!\u_Datapath|u_Data_Memory|w_Memory~9588_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~9583_combout\))))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9588_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~9590_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9588_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9583_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9591_combout\);

-- Location: FF_X19_Y12_N11
\u_Datapath|u_Data_Memory|w_Memory~1383\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux33~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9650_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1383_q\);

-- Location: LCCOMB_X14_Y17_N2
\u_Datapath|u_Data_Memory|w_Memory~1255feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1255feeder_combout\ = \u_Datapath|u_Register_File|Mux33~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux33~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1255feeder_combout\);

-- Location: FF_X14_Y17_N3
\u_Datapath|u_Data_Memory|w_Memory~1255\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1255feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9655_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1255_q\);

-- Location: FF_X16_Y9_N7
\u_Datapath|u_Data_Memory|w_Memory~1127\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux33~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9663_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1127_q\);

-- Location: LCCOMB_X16_Y9_N6
\u_Datapath|u_Data_Memory|w_Memory~9572\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9572_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1255_q\) # ((\u_Datapath|u_ALU|Add0~97_combout\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~1127_q\ & !\u_Datapath|u_ALU|Add0~97_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~95_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1255_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1127_q\,
	datad => \u_Datapath|u_ALU|Add0~97_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9572_combout\);

-- Location: LCCOMB_X19_Y12_N10
\u_Datapath|u_Data_Memory|w_Memory~9573\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9573_combout\ = (\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9572_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~1511_q\)) # (!\u_Datapath|u_Data_Memory|w_Memory~9572_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~1383_q\))))) # (!\u_Datapath|u_ALU|Add0~97_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9572_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1511_q\,
	datab => \u_Datapath|u_ALU|Add0~97_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1383_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9572_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9573_combout\);

-- Location: FF_X22_Y22_N21
\u_Datapath|u_Data_Memory|w_Memory~1543\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux33~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9667_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1543_q\);

-- Location: FF_X22_Y22_N11
\u_Datapath|u_Data_Memory|w_Memory~1159\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux33~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9662_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1159_q\);

-- Location: LCCOMB_X22_Y22_N10
\u_Datapath|u_Data_Memory|w_Memory~9574\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9574_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & (((\u_Datapath|u_ALU|Add0~97_combout\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_ALU|Add0~97_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1415_q\)) # (!\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1159_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1415_q\,
	datab => \u_Datapath|u_ALU|Add0~95_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1159_q\,
	datad => \u_Datapath|u_ALU|Add0~97_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9574_combout\);

-- Location: LCCOMB_X22_Y22_N20
\u_Datapath|u_Data_Memory|w_Memory~9575\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9575_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9574_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1543_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9574_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1287_q\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9574_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1287_q\,
	datab => \u_Datapath|u_ALU|Add0~95_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1543_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9574_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9575_combout\);

-- Location: LCCOMB_X26_Y13_N0
\u_Datapath|u_Data_Memory|w_Memory~1223feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1223feeder_combout\ = \u_Datapath|u_Register_File|Mux33~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux33~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1223feeder_combout\);

-- Location: FF_X26_Y13_N1
\u_Datapath|u_Data_Memory|w_Memory~1223\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1223feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9658_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1223_q\);

-- Location: FF_X21_Y11_N1
\u_Datapath|u_Data_Memory|w_Memory~1479\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux33~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9668_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1479_q\);

-- Location: LCCOMB_X21_Y10_N0
\u_Datapath|u_Data_Memory|w_Memory~1351feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1351feeder_combout\ = \u_Datapath|u_Register_File|Mux33~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux33~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1351feeder_combout\);

-- Location: FF_X21_Y10_N1
\u_Datapath|u_Data_Memory|w_Memory~1351\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1351feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9652_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1351_q\);

-- Location: FF_X21_Y11_N7
\u_Datapath|u_Data_Memory|w_Memory~1095\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux33~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9664_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1095_q\);

-- Location: LCCOMB_X21_Y11_N6
\u_Datapath|u_Data_Memory|w_Memory~9576\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9576_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & (((\u_Datapath|u_ALU|Add0~97_combout\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_ALU|Add0~97_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1351_q\)) # (!\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1095_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~95_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1351_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1095_q\,
	datad => \u_Datapath|u_ALU|Add0~97_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9576_combout\);

-- Location: LCCOMB_X21_Y11_N0
\u_Datapath|u_Data_Memory|w_Memory~9577\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9577_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9576_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1479_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9576_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1223_q\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9576_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~95_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1223_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1479_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9576_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9577_combout\);

-- Location: LCCOMB_X16_Y13_N2
\u_Datapath|u_Data_Memory|w_Memory~9578\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9578_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & (\u_Datapath|u_ALU|Add0~93_combout\)) # (!\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_ALU|Add0~93_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~9575_combout\)) # (!\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9577_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_ALU|Add0~93_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9575_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9577_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9578_combout\);

-- Location: LCCOMB_X16_Y13_N12
\u_Datapath|u_Data_Memory|w_Memory~9581\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9581_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9578_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~9580_combout\)) # (!\u_Datapath|u_Data_Memory|w_Memory~9578_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~9573_combout\))))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9578_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~9580_combout\,
	datab => \u_Datapath|u_ALU|Add0~91_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9573_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9578_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9581_combout\);

-- Location: LCCOMB_X16_Y13_N6
\u_Datapath|u_Data_Memory|w_Memory~9592\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9592_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & (\u_Datapath|u_ALU|Add0~101_combout\)) # (!\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_ALU|Add0~101_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~9581_combout\))) # (!\u_Datapath|u_ALU|Add0~101_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~9591_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~99_combout\,
	datab => \u_Datapath|u_ALU|Add0~101_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9591_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9581_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9592_combout\);

-- Location: LCCOMB_X16_Y13_N20
\u_Datapath|u_Data_Memory|w_Memory~9603\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9603_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9592_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9602_combout\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9592_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~9571_combout\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9592_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~99_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~9571_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9602_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9592_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9603_combout\);

-- Location: LCCOMB_X16_Y13_N28
\u_Datapath|u_Data_Memory|w_Memory~9758\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9758_combout\ = (!\u_Datapath|u_ALU|Add0~103_combout\ & (!\u_Datapath|u_ALU|Add0~105_combout\ & \u_Datapath|u_Data_Memory|w_Memory~9603_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~103_combout\,
	datab => \u_Datapath|u_ALU|Add0~105_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9603_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9758_combout\);

-- Location: LCCOMB_X18_Y14_N20
\u_Datapath|u_Mux_Register_File|o_DOUT[31]~33\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Mux_Register_File|o_DOUT[31]~33_combout\ = (\u_Control|Equal4~0_combout\ & (\u_Datapath|u_ALU|Add0~153_combout\)) # (!\u_Control|Equal4~0_combout\ & (((!\u_Datapath|u_Data_Memory|w_Memory~8343_combout\ & 
-- \u_Datapath|u_Data_Memory|w_Memory~9645_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~153_combout\,
	datab => \u_Control|Equal4~0_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~8343_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9645_combout\,
	combout => \u_Datapath|u_Mux_Register_File|o_DOUT[31]~33_combout\);

-- Location: FF_X18_Y14_N21
\u_Datapath|u_Register_File|w_Register_File[8][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Mux_Register_File|o_DOUT[31]~33_combout\,
	clrn => \ALT_INV_i_Rst~inputclkctrl_outclk\,
	ena => \u_Datapath|u_Register_File|w_Register_File[8][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Register_File|w_Register_File[8][31]~q\);

-- Location: FF_X17_Y14_N25
\u_Datapath|u_Register_File|w_Register_File[9][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Mux_Register_File|o_DOUT[31]~33_combout\,
	clrn => \ALT_INV_i_Rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \u_Datapath|u_Register_File|w_Register_File[9][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Register_File|w_Register_File[9][31]~q\);

-- Location: LCCOMB_X17_Y14_N24
\u_Datapath|u_Register_File|Mux32~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Register_File|Mux32~0_combout\ = (\u_Datapath|u_PC|w_Q\(3) & (\u_Datapath|u_Register_File|w_Register_File[8][31]~q\)) # (!\u_Datapath|u_PC|w_Q\(3) & ((\u_Datapath|u_PC|w_Q\(4) & (\u_Datapath|u_Register_File|w_Register_File[8][31]~q\)) # 
-- (!\u_Datapath|u_PC|w_Q\(4) & ((\u_Datapath|u_Register_File|w_Register_File[9][31]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_PC|w_Q\(3),
	datab => \u_Datapath|u_Register_File|w_Register_File[8][31]~q\,
	datac => \u_Datapath|u_Register_File|w_Register_File[9][31]~q\,
	datad => \u_Datapath|u_PC|w_Q\(4),
	combout => \u_Datapath|u_Register_File|Mux32~0_combout\);

-- Location: LCCOMB_X17_Y14_N26
\u_Datapath|u_Register_File|Mux32~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Register_File|Mux32~1_combout\ = (\u_Datapath|u_Register_File|w_Register_File[0][0]~0_combout\ & (\u_Datapath|u_Register_File|w_Register_File[0][31]~q\ & (!\u_Datapath|u_Mux_ALU_B|o_DOUT[1]~0_combout\))) # 
-- (!\u_Datapath|u_Register_File|w_Register_File[0][0]~0_combout\ & (((\u_Datapath|u_Register_File|Mux32~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Register_File|w_Register_File[0][31]~q\,
	datab => \u_Datapath|u_Mux_ALU_B|o_DOUT[1]~0_combout\,
	datac => \u_Datapath|u_Register_File|w_Register_File[0][0]~0_combout\,
	datad => \u_Datapath|u_Register_File|Mux32~0_combout\,
	combout => \u_Datapath|u_Register_File|Mux32~1_combout\);

-- Location: FF_X25_Y21_N17
\u_Datapath|u_Data_Memory|w_Memory~1960\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux32~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9719_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1960_q\);

-- Location: LCCOMB_X24_Y21_N8
\u_Datapath|u_Data_Memory|w_Memory~1928feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1928feeder_combout\ = \u_Datapath|u_Register_File|Mux32~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux32~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1928feeder_combout\);

-- Location: FF_X24_Y21_N9
\u_Datapath|u_Data_Memory|w_Memory~1928\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1928feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9716_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1928_q\);

-- Location: FF_X24_Y21_N31
\u_Datapath|u_Data_Memory|w_Memory~1864\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux32~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9718_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1864_q\);

-- Location: LCCOMB_X24_Y21_N30
\u_Datapath|u_Data_Memory|w_Memory~9621\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9621_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & (((\u_Datapath|u_ALU|Add0~93_combout\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_ALU|Add0~93_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1928_q\)) # (!\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1864_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1928_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1864_q\,
	datad => \u_Datapath|u_ALU|Add0~93_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9621_combout\);

-- Location: LCCOMB_X25_Y21_N16
\u_Datapath|u_Data_Memory|w_Memory~9622\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9622_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9621_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1960_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9621_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1896_q\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9621_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1896_q\,
	datab => \u_Datapath|u_ALU|Add0~91_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1960_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9621_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9622_combout\);

-- Location: FF_X26_Y14_N27
\u_Datapath|u_Data_Memory|w_Memory~1416\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux32~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9648_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1416_q\);

-- Location: LCCOMB_X25_Y14_N18
\u_Datapath|u_Data_Memory|w_Memory~1384feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1384feeder_combout\ = \u_Datapath|u_Register_File|Mux32~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux32~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1384feeder_combout\);

-- Location: FF_X25_Y14_N19
\u_Datapath|u_Data_Memory|w_Memory~1384\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1384feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9650_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1384_q\);

-- Location: FF_X26_Y14_N17
\u_Datapath|u_Data_Memory|w_Memory~1352\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux32~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9652_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1352_q\);

-- Location: LCCOMB_X26_Y14_N16
\u_Datapath|u_Data_Memory|w_Memory~9614\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9614_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1384_q\) # ((\u_Datapath|u_ALU|Add0~93_combout\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~1352_q\ & !\u_Datapath|u_ALU|Add0~93_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1384_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1352_q\,
	datad => \u_Datapath|u_ALU|Add0~93_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9614_combout\);

-- Location: LCCOMB_X26_Y14_N26
\u_Datapath|u_Data_Memory|w_Memory~9615\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9615_combout\ = (\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9614_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~1448_q\)) # (!\u_Datapath|u_Data_Memory|w_Memory~9614_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~1416_q\))))) # (!\u_Datapath|u_ALU|Add0~93_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9614_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1448_q\,
	datab => \u_Datapath|u_ALU|Add0~93_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1416_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9614_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9615_combout\);

-- Location: LCCOMB_X18_Y18_N8
\u_Datapath|u_Data_Memory|w_Memory~9623\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9623_combout\ = (\u_Datapath|u_Data_Memory|w_Memory~9620_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9622_combout\)) # (!\u_Datapath|u_ALU|Add0~101_combout\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9620_combout\ & 
-- (\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9615_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~9620_combout\,
	datab => \u_Datapath|u_ALU|Add0~101_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9622_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9615_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9623_combout\);

-- Location: LCCOMB_X18_Y20_N14
\u_Datapath|u_Data_Memory|w_Memory~1672feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1672feeder_combout\ = \u_Datapath|u_Register_File|Mux32~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Datapath|u_Register_File|Mux32~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1672feeder_combout\);

-- Location: FF_X18_Y20_N15
\u_Datapath|u_Data_Memory|w_Memory~1672\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1672feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9720_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1672_q\);

-- Location: FF_X18_Y20_N5
\u_Datapath|u_Data_Memory|w_Memory~1160\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux32~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9662_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1160_q\);

-- Location: FF_X18_Y12_N23
\u_Datapath|u_Data_Memory|w_Memory~136\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux32~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9704_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~136_q\);

-- Location: LCCOMB_X18_Y12_N22
\u_Datapath|u_Data_Memory|w_Memory~9624\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9624_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~648_q\) # ((\u_Datapath|u_ALU|Add0~101_combout\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~136_q\ & !\u_Datapath|u_ALU|Add0~101_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~648_q\,
	datab => \u_Datapath|u_ALU|Add0~99_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~136_q\,
	datad => \u_Datapath|u_ALU|Add0~101_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9624_combout\);

-- Location: LCCOMB_X18_Y20_N4
\u_Datapath|u_Data_Memory|w_Memory~9625\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9625_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9624_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~1672_q\)) # (!\u_Datapath|u_Data_Memory|w_Memory~9624_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~1160_q\))))) # (!\u_Datapath|u_ALU|Add0~101_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9624_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~101_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1672_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1160_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9624_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9625_combout\);

-- Location: FF_X18_Y18_N1
\u_Datapath|u_Data_Memory|w_Memory~1608\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux32~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9722_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1608_q\);

-- Location: FF_X18_Y18_N19
\u_Datapath|u_Data_Memory|w_Memory~72\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux32~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9706_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~72_q\);

-- Location: LCCOMB_X18_Y18_N18
\u_Datapath|u_Data_Memory|w_Memory~9628\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9628_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & (((\u_Datapath|u_ALU|Add0~99_combout\)))) # (!\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_ALU|Add0~99_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~584_q\)) # (!\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~72_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~584_q\,
	datab => \u_Datapath|u_ALU|Add0~101_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~72_q\,
	datad => \u_Datapath|u_ALU|Add0~99_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9628_combout\);

-- Location: LCCOMB_X18_Y18_N0
\u_Datapath|u_Data_Memory|w_Memory~9629\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9629_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9628_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1608_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9628_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1096_q\)))) # (!\u_Datapath|u_ALU|Add0~101_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9628_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1096_q\,
	datab => \u_Datapath|u_ALU|Add0~101_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1608_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9628_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9629_combout\);

-- Location: LCCOMB_X21_Y9_N10
\u_Datapath|u_Data_Memory|w_Memory~616feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~616feeder_combout\ = \u_Datapath|u_Register_File|Mux32~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux32~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~616feeder_combout\);

-- Location: FF_X21_Y9_N11
\u_Datapath|u_Data_Memory|w_Memory~616\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~616feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9687_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~616_q\);

-- Location: FF_X19_Y9_N1
\u_Datapath|u_Data_Memory|w_Memory~1640\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux32~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9721_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1640_q\);

-- Location: LCCOMB_X16_Y9_N12
\u_Datapath|u_Data_Memory|w_Memory~1128feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1128feeder_combout\ = \u_Datapath|u_Register_File|Mux32~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux32~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1128feeder_combout\);

-- Location: FF_X16_Y9_N13
\u_Datapath|u_Data_Memory|w_Memory~1128\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1128feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9663_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1128_q\);

-- Location: FF_X19_Y9_N11
\u_Datapath|u_Data_Memory|w_Memory~104\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux32~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9705_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~104_q\);

-- Location: LCCOMB_X19_Y9_N10
\u_Datapath|u_Data_Memory|w_Memory~9626\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9626_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_ALU|Add0~101_combout\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_ALU|Add0~101_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1128_q\)) # (!\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~104_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~99_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1128_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~104_q\,
	datad => \u_Datapath|u_ALU|Add0~101_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9626_combout\);

-- Location: LCCOMB_X19_Y9_N0
\u_Datapath|u_Data_Memory|w_Memory~9627\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9627_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9626_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1640_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9626_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~616_q\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9626_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~99_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~616_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1640_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9626_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9627_combout\);

-- Location: LCCOMB_X18_Y18_N6
\u_Datapath|u_Data_Memory|w_Memory~9630\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9630_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & (((\u_Datapath|u_ALU|Add0~93_combout\) # (\u_Datapath|u_Data_Memory|w_Memory~9627_combout\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~9629_combout\ & (!\u_Datapath|u_ALU|Add0~93_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~91_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~9629_combout\,
	datac => \u_Datapath|u_ALU|Add0~93_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9627_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9630_combout\);

-- Location: LCCOMB_X18_Y18_N12
\u_Datapath|u_Data_Memory|w_Memory~9633\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9633_combout\ = (\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9630_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~9632_combout\)) # (!\u_Datapath|u_Data_Memory|w_Memory~9630_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~9625_combout\))))) # (!\u_Datapath|u_ALU|Add0~93_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9630_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~9632_combout\,
	datab => \u_Datapath|u_ALU|Add0~93_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9625_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9630_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9633_combout\);

-- Location: LCCOMB_X18_Y18_N2
\u_Datapath|u_Data_Memory|w_Memory~9634\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9634_combout\ = (\u_Datapath|u_ALU|Add0~97_combout\ & ((\u_Datapath|u_ALU|Add0~95_combout\) # ((\u_Datapath|u_Data_Memory|w_Memory~9623_combout\)))) # (!\u_Datapath|u_ALU|Add0~97_combout\ & 
-- (!\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9633_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~97_combout\,
	datab => \u_Datapath|u_ALU|Add0~95_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9623_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9633_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9634_combout\);

-- Location: FF_X15_Y18_N9
\u_Datapath|u_Data_Memory|w_Memory~232\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux32~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9699_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~232_q\);

-- Location: LCCOMB_X15_Y18_N8
\u_Datapath|u_Data_Memory|w_Memory~9604\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9604_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1256_q\) # ((\u_Datapath|u_ALU|Add0~99_combout\)))) # (!\u_Datapath|u_ALU|Add0~101_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~232_q\ & !\u_Datapath|u_ALU|Add0~99_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1256_q\,
	datab => \u_Datapath|u_ALU|Add0~101_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~232_q\,
	datad => \u_Datapath|u_ALU|Add0~99_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9604_combout\);

-- Location: FF_X15_Y18_N3
\u_Datapath|u_Data_Memory|w_Memory~1768\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux32~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9712_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1768_q\);

-- Location: LCCOMB_X15_Y22_N26
\u_Datapath|u_Data_Memory|w_Memory~744feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~744feeder_combout\ = \u_Datapath|u_Register_File|Mux32~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux32~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~744feeder_combout\);

-- Location: FF_X15_Y22_N27
\u_Datapath|u_Data_Memory|w_Memory~744\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~744feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9672_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~744_q\);

-- Location: LCCOMB_X15_Y18_N2
\u_Datapath|u_Data_Memory|w_Memory~9605\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9605_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9604_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~1768_q\)) # (!\u_Datapath|u_Data_Memory|w_Memory~9604_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~744_q\))))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~9604_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~99_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~9604_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1768_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~744_q\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9605_combout\);

-- Location: LCCOMB_X15_Y11_N10
\u_Datapath|u_Data_Memory|w_Memory~1832feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~1832feeder_combout\ = \u_Datapath|u_Register_File|Mux32~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Datapath|u_Register_File|Mux32~1_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~1832feeder_combout\);

-- Location: FF_X15_Y11_N11
\u_Datapath|u_Data_Memory|w_Memory~1832\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	d => \u_Datapath|u_Data_Memory|w_Memory~1832feeder_combout\,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9715_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1832_q\);

-- Location: FF_X15_Y20_N11
\u_Datapath|u_Data_Memory|w_Memory~808\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux32~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9677_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~808_q\);

-- Location: FF_X14_Y15_N17
\u_Datapath|u_Data_Memory|w_Memory~296\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux32~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9702_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~296_q\);

-- Location: LCCOMB_X14_Y15_N16
\u_Datapath|u_Data_Memory|w_Memory~9611\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9611_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1320_q\) # ((\u_Datapath|u_ALU|Add0~99_combout\)))) # (!\u_Datapath|u_ALU|Add0~101_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~296_q\ & !\u_Datapath|u_ALU|Add0~99_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1320_q\,
	datab => \u_Datapath|u_ALU|Add0~101_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~296_q\,
	datad => \u_Datapath|u_ALU|Add0~99_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9611_combout\);

-- Location: LCCOMB_X15_Y20_N10
\u_Datapath|u_Data_Memory|w_Memory~9612\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9612_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9611_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~1832_q\)) # (!\u_Datapath|u_Data_Memory|w_Memory~9611_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~808_q\))))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9611_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~99_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1832_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~808_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9611_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9612_combout\);

-- Location: LCCOMB_X18_Y18_N4
\u_Datapath|u_Data_Memory|w_Memory~9613\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9613_combout\ = (\u_Datapath|u_Data_Memory|w_Memory~9610_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9612_combout\)) # (!\u_Datapath|u_ALU|Add0~91_combout\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9610_combout\ & 
-- (\u_Datapath|u_ALU|Add0~91_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~9605_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~9610_combout\,
	datab => \u_Datapath|u_ALU|Add0~91_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9605_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9612_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9613_combout\);

-- Location: FF_X22_Y10_N7
\u_Datapath|u_Data_Memory|w_Memory~1576\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux32~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9669_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1576_q\);

-- Location: FF_X23_Y13_N27
\u_Datapath|u_Data_Memory|w_Memory~552\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux32~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9711_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~552_q\);

-- Location: LCCOMB_X23_Y13_N26
\u_Datapath|u_Data_Memory|w_Memory~9642\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9642_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1064_q\) # ((\u_Datapath|u_ALU|Add0~101_combout\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & 
-- (((\u_Datapath|u_Data_Memory|w_Memory~552_q\ & !\u_Datapath|u_ALU|Add0~101_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~1064_q\,
	datab => \u_Datapath|u_ALU|Add0~99_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~552_q\,
	datad => \u_Datapath|u_ALU|Add0~101_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9642_combout\);

-- Location: LCCOMB_X22_Y10_N6
\u_Datapath|u_Data_Memory|w_Memory~9643\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9643_combout\ = (\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9642_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~2088_q\)) # (!\u_Datapath|u_Data_Memory|w_Memory~9642_combout\ & 
-- ((\u_Datapath|u_Data_Memory|w_Memory~1576_q\))))) # (!\u_Datapath|u_ALU|Add0~101_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9642_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~2088_q\,
	datab => \u_Datapath|u_ALU|Add0~101_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1576_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9642_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9643_combout\);

-- Location: FF_X23_Y17_N7
\u_Datapath|u_Data_Memory|w_Memory~1992\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux32~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9726_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1992_q\);

-- Location: FF_X13_Y14_N25
\u_Datapath|u_Data_Memory|w_Memory~1480\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux32~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9668_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~1480_q\);

-- Location: FF_X23_Y17_N25
\u_Datapath|u_Data_Memory|w_Memory~456\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_Clk~inputclkctrl_outclk\,
	asdata => \u_Datapath|u_Register_File|Mux32~1_combout\,
	sload => VCC,
	ena => \u_Datapath|u_Data_Memory|w_Memory~9710_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Datapath|u_Data_Memory|w_Memory~456_q\);

-- Location: LCCOMB_X23_Y17_N24
\u_Datapath|u_Data_Memory|w_Memory~9639\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9639_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_ALU|Add0~101_combout\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_ALU|Add0~101_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~1480_q\)) # (!\u_Datapath|u_ALU|Add0~101_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~456_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~99_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~1480_q\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~456_q\,
	datad => \u_Datapath|u_ALU|Add0~101_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9639_combout\);

-- Location: LCCOMB_X23_Y17_N6
\u_Datapath|u_Data_Memory|w_Memory~9640\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9640_combout\ = (\u_Datapath|u_ALU|Add0~99_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9639_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~1992_q\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9639_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~968_q\)))) # (!\u_Datapath|u_ALU|Add0~99_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9639_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~968_q\,
	datab => \u_Datapath|u_ALU|Add0~99_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~1992_q\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9639_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9640_combout\);

-- Location: LCCOMB_X18_Y18_N20
\u_Datapath|u_Data_Memory|w_Memory~9641\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9641_combout\ = (\u_Datapath|u_ALU|Add0~91_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9638_combout\) # ((\u_Datapath|u_ALU|Add0~93_combout\)))) # (!\u_Datapath|u_ALU|Add0~91_combout\ & 
-- (((!\u_Datapath|u_ALU|Add0~93_combout\ & \u_Datapath|u_Data_Memory|w_Memory~9640_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~9638_combout\,
	datab => \u_Datapath|u_ALU|Add0~91_combout\,
	datac => \u_Datapath|u_ALU|Add0~93_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9640_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9641_combout\);

-- Location: LCCOMB_X18_Y18_N10
\u_Datapath|u_Data_Memory|w_Memory~9644\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9644_combout\ = (\u_Datapath|u_ALU|Add0~93_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9641_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9643_combout\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9641_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~9636_combout\)))) # (!\u_Datapath|u_ALU|Add0~93_combout\ & (((\u_Datapath|u_Data_Memory|w_Memory~9641_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_Data_Memory|w_Memory~9636_combout\,
	datab => \u_Datapath|u_ALU|Add0~93_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9643_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9641_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9644_combout\);

-- Location: LCCOMB_X18_Y18_N24
\u_Datapath|u_Data_Memory|w_Memory~9645\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9645_combout\ = (\u_Datapath|u_ALU|Add0~95_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9634_combout\ & ((\u_Datapath|u_Data_Memory|w_Memory~9644_combout\))) # (!\u_Datapath|u_Data_Memory|w_Memory~9634_combout\ & 
-- (\u_Datapath|u_Data_Memory|w_Memory~9613_combout\)))) # (!\u_Datapath|u_ALU|Add0~95_combout\ & (\u_Datapath|u_Data_Memory|w_Memory~9634_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Datapath|u_ALU|Add0~95_combout\,
	datab => \u_Datapath|u_Data_Memory|w_Memory~9634_combout\,
	datac => \u_Datapath|u_Data_Memory|w_Memory~9613_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9644_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9645_combout\);

-- Location: LCCOMB_X17_Y18_N14
\u_Datapath|u_Data_Memory|w_Memory~9759\ : cycloneiv_lcell_comb
-- Equation(s):
-- \u_Datapath|u_Data_Memory|w_Memory~9759_combout\ = (!\u_Datapath|u_ALU|Add0~105_combout\ & (!\u_Datapath|u_ALU|Add0~103_combout\ & \u_Datapath|u_Data_Memory|w_Memory~9645_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_Datapath|u_ALU|Add0~105_combout\,
	datac => \u_Datapath|u_ALU|Add0~103_combout\,
	datad => \u_Datapath|u_Data_Memory|w_Memory~9645_combout\,
	combout => \u_Datapath|u_Data_Memory|w_Memory~9759_combout\);

ww_o_Data(0) <= \o_Data[0]~output_o\;

ww_o_Data(1) <= \o_Data[1]~output_o\;

ww_o_Data(2) <= \o_Data[2]~output_o\;

ww_o_Data(3) <= \o_Data[3]~output_o\;

ww_o_Data(4) <= \o_Data[4]~output_o\;

ww_o_Data(5) <= \o_Data[5]~output_o\;

ww_o_Data(6) <= \o_Data[6]~output_o\;

ww_o_Data(7) <= \o_Data[7]~output_o\;

ww_o_Data(8) <= \o_Data[8]~output_o\;

ww_o_Data(9) <= \o_Data[9]~output_o\;

ww_o_Data(10) <= \o_Data[10]~output_o\;

ww_o_Data(11) <= \o_Data[11]~output_o\;

ww_o_Data(12) <= \o_Data[12]~output_o\;

ww_o_Data(13) <= \o_Data[13]~output_o\;

ww_o_Data(14) <= \o_Data[14]~output_o\;

ww_o_Data(15) <= \o_Data[15]~output_o\;

ww_o_Data(16) <= \o_Data[16]~output_o\;

ww_o_Data(17) <= \o_Data[17]~output_o\;

ww_o_Data(18) <= \o_Data[18]~output_o\;

ww_o_Data(19) <= \o_Data[19]~output_o\;

ww_o_Data(20) <= \o_Data[20]~output_o\;

ww_o_Data(21) <= \o_Data[21]~output_o\;

ww_o_Data(22) <= \o_Data[22]~output_o\;

ww_o_Data(23) <= \o_Data[23]~output_o\;

ww_o_Data(24) <= \o_Data[24]~output_o\;

ww_o_Data(25) <= \o_Data[25]~output_o\;

ww_o_Data(26) <= \o_Data[26]~output_o\;

ww_o_Data(27) <= \o_Data[27]~output_o\;

ww_o_Data(28) <= \o_Data[28]~output_o\;

ww_o_Data(29) <= \o_Data[29]~output_o\;

ww_o_Data(30) <= \o_Data[30]~output_o\;

ww_o_Data(31) <= \o_Data[31]~output_o\;
END structure;


