
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035771                       # Number of seconds simulated
sim_ticks                                 35770619037                       # Number of ticks simulated
final_tick                               562736982222                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 295494                       # Simulator instruction rate (inst/s)
host_op_rate                                   372609                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3199248                       # Simulator tick rate (ticks/s)
host_mem_usage                               16903552                       # Number of bytes of host memory used
host_seconds                                 11180.95                       # Real time elapsed on the host
sim_insts                                  3303900997                       # Number of instructions simulated
sim_ops                                    4166119015                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1879680                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       633856                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       565632                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3084928                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5760                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1313664                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1313664                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        14685                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         4952                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         4419                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 24101                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           10263                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                10263                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        50097                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     52548154                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        53675                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     17720018                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        57254                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     15812754                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                86241952                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        50097                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        53675                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        57254                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             161026                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          36724665                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               36724665                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          36724665                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        50097                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     52548154                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        53675                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     17720018                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        57254                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     15812754                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              122966617                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                85780862                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31073560                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25250721                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2117594                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13027346                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12146532                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3278769                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        89867                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     31175358                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             172285100                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31073560                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15425301                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             37901805                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       11373191                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6235751                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         15269289                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       911530                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     84521507                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.518295                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.306488                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        46619702     55.16%     55.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3326739      3.94%     59.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2694151      3.19%     62.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         6546278      7.75%     70.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1783735      2.11%     72.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2277631      2.69%     74.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1643937      1.94%     76.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          925200      1.09%     77.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        18704134     22.13%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     84521507                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.362244                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.008433                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        32614904                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6042156                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         36452618                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       245253                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       9166574                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5311196                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        42327                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     206004407                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        80861                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       9166574                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35000683                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1338894                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1184158                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         34255471                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      3575725                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     198752778                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        30432                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1481476                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents      1112119                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         1387                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    278221528                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    927898436                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    927898436                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170695504                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       107525979                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        40525                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        22704                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          9798871                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18526166                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9445546                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       147124                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      2725304                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         187960419                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        38929                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        149375689                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       288685                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     64858568                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    198048211                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         5861                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     84521507                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.767310                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.889493                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29219272     34.57%     34.57% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     18314549     21.67%     56.24% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11777201     13.93%     70.17% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8854258     10.48%     80.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7663104      9.07%     89.71% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3950537      4.67%     94.39% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3383756      4.00%     98.39% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       634313      0.75%     99.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       724517      0.86%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     84521507                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         874864     70.97%     70.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             6      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        178712     14.50%     85.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       179090     14.53%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    124443621     83.31%     83.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2126702      1.42%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16534      0.01%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14822732      9.92%     94.67% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7966100      5.33%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     149375689                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.741364                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1232672                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008252                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    384794241                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    252858551                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    145567968                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     150608361                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       559838                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7292198                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         2804                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          639                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2419770                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       9166574                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         544267                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        80665                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    187999348                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       411184                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18526166                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9445546                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        22395                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         72248                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          639                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1266669                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1190850                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2457519                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    146997124                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13912777                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2378564                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21661640                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20741625                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7748863                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.713635                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             145665067                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            145567968                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         94858892                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        267813692                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.696975                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.354197                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122809435                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     65190546                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2122175                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     75354933                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.629746                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.142430                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     29128447     38.65%     38.65% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20963380     27.82%     66.47% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8535670     11.33%     77.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4795901      6.36%     84.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3907921      5.19%     89.35% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1579376      2.10%     91.45% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1874025      2.49%     93.94% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       947406      1.26%     95.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3622807      4.81%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     75354933                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122809435                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18259741                       # Number of memory references committed
system.switch_cpus0.commit.loads             11233968                       # Number of loads committed
system.switch_cpus0.commit.membars              16534                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17645481                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110655596                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2500197                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3622807                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           259732107                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          385172472                       # The number of ROB writes
system.switch_cpus0.timesIdled                  42201                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1259355                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122809435                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.857809                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.857809                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.165761                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.165761                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       661293904                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      201151883                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      190089728                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33068                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                85780862                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        31773756                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     25921675                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2120165                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13407636                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12419963                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3421083                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        94000                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     31770003                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             174558479                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           31773756                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15841046                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             38768433                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       11272960                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5235559                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         15665740                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1008089                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     84900629                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.547210                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.295296                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        46132196     54.34%     54.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2566187      3.02%     57.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         4794906      5.65%     63.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         4781012      5.63%     68.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2968590      3.50%     72.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2351699      2.77%     74.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1473998      1.74%     76.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1372442      1.62%     78.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        18459599     21.74%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     84900629                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.370406                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.034935                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        33119576                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5178067                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         37248229                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       228364                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       9126389                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5360058                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          270                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     209394723                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1439                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       9126389                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        35516833                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1003438                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       882690                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         35033111                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3338164                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     201945177                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            9                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1388461                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents      1021762                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    283575298                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    942164572                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    942164572                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    175341783                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       108233511                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        36013                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17266                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          9297966                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18680383                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9541945                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       119443                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3813252                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         190350170                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34532                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        151586601                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       297942                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     64372492                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    197054996                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples     84900629                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.785459                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.894256                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     28883038     34.02%     34.02% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     18384160     21.65%     55.67% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12505819     14.73%     70.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7984644      9.40%     79.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8383653      9.87%     89.68% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      4078000      4.80%     94.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3202314      3.77%     98.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       733633      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       745368      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     84900629                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         944411     72.67%     72.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     72.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     72.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     72.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     72.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     72.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     72.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     72.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     72.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     72.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     72.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     72.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     72.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     72.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     72.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     72.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     72.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     72.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     72.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     72.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     72.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     72.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     72.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     72.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     72.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     72.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     72.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     72.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        179340     13.80%     86.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       175912     13.54%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    126814917     83.66%     83.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2036558      1.34%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17265      0.01%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14676097      9.68%     94.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8041764      5.31%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     151586601                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.767138                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1299663                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008574                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    389671436                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    254757552                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    148127018                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     152886264                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       474682                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7249761                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2099                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          358                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2300637                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       9126389                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         518245                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        90346                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    190384702                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       446590                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18680383                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9541945                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17266                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         70731                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          358                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1326062                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1178337                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2504399                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    149595915                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     14004702                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1990686                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21871320                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        21211813                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7866618                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.743931                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             148173155                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            148127018                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         94427390                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        270976456                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.726807                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.348471                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    102118379                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    125737963                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     64647092                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34532                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2145819                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     75774239                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.659376                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.148834                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     28587850     37.73%     37.73% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     21289444     28.10%     65.82% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8832707     11.66%     77.48% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4416771      5.83%     83.31% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4419099      5.83%     89.14% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1796268      2.37%     91.51% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1810640      2.39%     93.90% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       960464      1.27%     95.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3660996      4.83%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     75774239                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    102118379                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     125737963                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18671930                       # Number of memory references committed
system.switch_cpus1.commit.loads             11430622                       # Number of loads committed
system.switch_cpus1.commit.membars              17266                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18148866                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        113280407                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2593421                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3660996                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           262498298                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          389902596                       # The number of ROB writes
system.switch_cpus1.timesIdled                  32597                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 880233                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          102118379                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            125737963                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    102118379                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.840014                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.840014                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.190456                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.190456                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       672009482                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      205793351                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      192370118                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34532                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                85780862                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        32360278                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     26418578                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2159231                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     13769647                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        12757739                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3354237                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        94992                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     33507740                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             175771493                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           32360278                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     16111976                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             38128033                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       11262386                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       4758027                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           28                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         16323561                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       847971                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     85479132                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.542351                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.339431                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        47351099     55.39%     55.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3143379      3.68%     59.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4697245      5.50%     64.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3247123      3.80%     68.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2273823      2.66%     71.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2214402      2.59%     73.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1345433      1.57%     75.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2854183      3.34%     78.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        18352445     21.47%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     85479132                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.377244                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.049076                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        34447855                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4994030                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         36421243                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       530917                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       9085086                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5439358                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          260                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     210577044                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1244                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       9085086                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        36390214                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         510539                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1698791                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         34970460                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2824038                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     204304670                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents       1178537                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       961097                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    286601824                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    951047410                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    951047410                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    176463849                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       110137902                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        36906                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17592                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          8379805                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     18742338                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9581574                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       114033                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3011784                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         190386980                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        35124                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        152095821                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       301827                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     63433197                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    194171666                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           60                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     85479132                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.779333                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.916560                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     30399552     35.56%     35.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     17104439     20.01%     55.57% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12477363     14.60%     70.17% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8238319      9.64%     79.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8265563      9.67%     89.48% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3981041      4.66%     94.14% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3541767      4.14%     98.28% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       665064      0.78%     99.06% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       806024      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     85479132                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         829088     71.13%     71.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        164353     14.10%     85.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       172075     14.76%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    127225271     83.65%     83.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1920893      1.26%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17531      0.01%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14954027      9.83%     94.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7978099      5.25%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     152095821                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.773074                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1165516                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007663                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    391138114                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    253855700                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    147900675                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     153261337                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       476575                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7275683                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         6270                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          399                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2289613                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       9085086                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         267669                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        50106                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    190422108                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       725592                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     18742338                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9581574                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17592                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         42278                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          399                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1315210                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1174857                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2490067                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    149317213                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13976407                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2778605                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21767352                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        21222836                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7790945                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.740682                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             147964591                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            147900675                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         95839822                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        272292874                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.724169                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.351973                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    102601320                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    126470992                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     63951329                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        35064                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2176611                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     76394046                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.655508                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.176447                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     29061146     38.04%     38.04% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     21950926     28.73%     66.77% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8293467     10.86%     77.63% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4644996      6.08%     83.71% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3937598      5.15%     88.87% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1759991      2.30%     91.17% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1684921      2.21%     93.38% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1149737      1.51%     94.88% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3911264      5.12%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     76394046                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    102601320                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     126470992                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18758613                       # Number of memory references committed
system.switch_cpus2.commit.loads             11466652                       # Number of loads committed
system.switch_cpus2.commit.membars              17532                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18349529                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        113856602                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2615846                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3911264                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           262905103                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          389935625                       # The number of ROB writes
system.switch_cpus2.timesIdled                  18002                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 301730                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          102601320                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            126470992                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    102601320                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.836060                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.836060                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.196086                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.196086                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       670625739                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      205751277                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      193500044                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         35064                       # number of misc regfile writes
system.l2.replacements                          24102                       # number of replacements
system.l2.tagsinuse                             32768                       # Cycle average of tags in use
system.l2.total_refs                          1452525                       # Total number of references to valid blocks.
system.l2.sampled_refs                          56870                       # Sample count of references to valid blocks.
system.l2.avg_refs                          25.541146                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           724.195451                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     11.476127                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   5384.309056                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     11.375543                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   2183.524274                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     13.121871                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   1967.099611                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.inst                     1                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           8685.909178                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           7815.918929                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           5970.069959                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.022101                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000350                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.164316                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000347                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.066636                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000400                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.060031                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.inst             0.000031                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.265073                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.238523                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.182192                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        58016                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        34602                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        29510                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  122128                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            40108                       # number of Writeback hits
system.l2.Writeback_hits::total                 40108                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        58016                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        34602                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        29510                       # number of demand (read+write) hits
system.l2.demand_hits::total                   122128                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        58016                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        34602                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        29510                       # number of overall hits
system.l2.overall_hits::total                  122128                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        14685                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         4952                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         4419                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 24101                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        14685                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         4952                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         4419                       # number of demand (read+write) misses
system.l2.demand_misses::total                  24101                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        14685                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         4952                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         4419                       # number of overall misses
system.l2.overall_misses::total                 24101                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       687266                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    755036245                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       605302                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    275209655                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       739974                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    243613608                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1275892050                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       687266                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    755036245                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       605302                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    275209655                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       739974                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    243613608                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1275892050                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       687266                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    755036245                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       605302                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    275209655                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       739974                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    243613608                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1275892050                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        72701                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        39554                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        33929                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              146229                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        40108                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             40108                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        72701                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        39554                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        33929                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               146229                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        72701                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        39554                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        33929                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              146229                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.201992                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.125196                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.130243                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.164817                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.201992                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.125196                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.130243                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.164817                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.201992                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.125196                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.130243                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.164817                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 49090.428571                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 51415.474634                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 40353.466667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 55575.455372                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 46248.375000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 55128.673456                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 52939.382183                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 49090.428571                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 51415.474634                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 40353.466667                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 55575.455372                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 46248.375000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 55128.673456                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 52939.382183                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 49090.428571                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 51415.474634                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 40353.466667                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 55575.455372                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 46248.375000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 55128.673456                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 52939.382183                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                10263                       # number of writebacks
system.l2.writebacks::total                     10263                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        14685                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         4952                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         4419                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            24101                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        14685                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         4952                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         4419                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             24101                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        14685                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         4952                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         4419                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            24101                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       607028                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    670047475                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       518182                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    246643782                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       649258                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    218050633                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1136516358                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       607028                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    670047475                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       518182                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    246643782                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       649258                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    218050633                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1136516358                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       607028                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    670047475                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       518182                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    246643782                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       649258                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    218050633                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1136516358                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.201992                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.125196                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.130243                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.164817                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.201992                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.125196                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.130243                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.164817                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.201992                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.125196                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.130243                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.164817                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 43359.142857                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 45628.020089                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 34545.466667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 49806.902666                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 40578.625000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 49343.886173                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 47156.398407                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 43359.142857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 45628.020089                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 34545.466667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 49806.902666                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 40578.625000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 49343.886173                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 47156.398407                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 43359.142857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 45628.020089                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 34545.466667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 49806.902666                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 40578.625000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 49343.886173                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 47156.398407                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               496.996106                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015276890                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2042810.643863                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.996106                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022430                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.796468                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15269273                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15269273                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15269273                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15269273                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15269273                       # number of overall hits
system.cpu0.icache.overall_hits::total       15269273                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       877072                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       877072                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       877072                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       877072                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       877072                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       877072                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15269289                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15269289                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15269289                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15269289                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15269289                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15269289                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst        54817                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total        54817                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst        54817                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total        54817                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst        54817                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total        54817                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       728936                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       728936                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       728936                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       728936                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       728936                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       728936                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 52066.857143                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 52066.857143                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 52066.857143                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 52066.857143                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 52066.857143                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 52066.857143                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 72701                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               180562275                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 72957                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2474.913648                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.512526                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.487474                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.900440                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.099560                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10570570                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10570570                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      6992705                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6992705                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        21982                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        21982                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16534                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17563275                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17563275                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17563275                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17563275                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       153273                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       153273                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       153273                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        153273                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       153273                       # number of overall misses
system.cpu0.dcache.overall_misses::total       153273                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   4646478328                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   4646478328                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   4646478328                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   4646478328                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   4646478328                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   4646478328                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10723843                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10723843                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        21982                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        21982                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17716548                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17716548                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17716548                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17716548                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.014293                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.014293                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008651                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008651                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008651                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008651                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 30315.047843                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 30315.047843                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 30315.047843                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 30315.047843                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 30315.047843                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 30315.047843                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        20977                       # number of writebacks
system.cpu0.dcache.writebacks::total            20977                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        80572                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        80572                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        80572                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        80572                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        80572                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        80572                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        72701                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        72701                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        72701                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        72701                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        72701                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        72701                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1260564593                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1260564593                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1260564593                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1260564593                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1260564593                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1260564593                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006779                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006779                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004104                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004104                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004104                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004104                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 17339.026877                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 17339.026877                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 17339.026877                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17339.026877                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 17339.026877                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17339.026877                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               463.997052                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1013566031                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   464                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2184409.549569                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.997052                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024034                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.743585                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     15665722                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15665722                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     15665722                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15665722                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     15665722                       # number of overall hits
system.cpu1.icache.overall_hits::total       15665722                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           18                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           18                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           18                       # number of overall misses
system.cpu1.icache.overall_misses::total           18                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       767672                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       767672                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       767672                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       767672                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       767672                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       767672                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     15665740                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15665740                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     15665740                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15665740                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     15665740                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15665740                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 42648.444444                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 42648.444444                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 42648.444444                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 42648.444444                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 42648.444444                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 42648.444444                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       620972                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       620972                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       620972                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       620972                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       620972                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       620972                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 41398.133333                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 41398.133333                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 41398.133333                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 41398.133333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 41398.133333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 41398.133333                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 39554                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               169256410                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 39810                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4251.605376                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.758162                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.241838                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.905305                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.094695                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10686845                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10686845                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7207335                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7207335                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17266                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17266                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17266                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17266                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17894180                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17894180                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17894180                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17894180                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       103207                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       103207                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       103207                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        103207                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       103207                       # number of overall misses
system.cpu1.dcache.overall_misses::total       103207                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   3174282124                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   3174282124                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   3174282124                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   3174282124                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   3174282124                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   3174282124                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10790052                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10790052                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7207335                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7207335                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17266                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17266                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17266                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17266                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17997387                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17997387                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17997387                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17997387                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009565                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009565                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005735                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005735                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005735                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005735                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 30756.461519                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 30756.461519                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 30756.461519                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 30756.461519                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 30756.461519                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 30756.461519                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         9415                       # number of writebacks
system.cpu1.dcache.writebacks::total             9415                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        63653                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        63653                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        63653                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        63653                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        63653                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        63653                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        39554                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        39554                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        39554                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        39554                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        39554                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        39554                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    528619917                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    528619917                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    528619917                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    528619917                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    528619917                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    528619917                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003666                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003666                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002198                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002198                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002198                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002198                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 13364.512236                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 13364.512236                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 13364.512236                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 13364.512236                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 13364.512236                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 13364.512236                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               461.996682                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1017619829                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2202640.322511                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    15.996682                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.025636                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.740379                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     16323543                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       16323543                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     16323543                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        16323543                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     16323543                       # number of overall hits
system.cpu2.icache.overall_hits::total       16323543                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           18                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           18                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           18                       # number of overall misses
system.cpu2.icache.overall_misses::total           18                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst       933505                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       933505                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst       933505                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       933505                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst       933505                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       933505                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     16323561                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     16323561                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     16323561                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     16323561                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     16323561                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     16323561                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 51861.388889                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 51861.388889                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 51861.388889                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 51861.388889                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 51861.388889                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 51861.388889                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       783003                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       783003                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       783003                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       783003                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       783003                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       783003                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 48937.687500                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 48937.687500                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 48937.687500                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 48937.687500                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 48937.687500                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 48937.687500                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 33929                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               164300955                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 34185                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4806.229487                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.079668                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.920332                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.902655                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.097345                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10639436                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10639436                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7256898                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7256898                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17566                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17566                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17532                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17532                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17896334                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17896334                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17896334                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17896334                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        68982                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        68982                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        68982                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         68982                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        68982                       # number of overall misses
system.cpu2.dcache.overall_misses::total        68982                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   1793356722                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   1793356722                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   1793356722                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   1793356722                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   1793356722                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   1793356722                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10708418                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10708418                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7256898                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7256898                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17566                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17566                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17532                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17532                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17965316                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17965316                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17965316                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17965316                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.006442                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.006442                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.003840                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.003840                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.003840                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.003840                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 25997.459076                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 25997.459076                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 25997.459076                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 25997.459076                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 25997.459076                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 25997.459076                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         9716                       # number of writebacks
system.cpu2.dcache.writebacks::total             9716                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        35053                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        35053                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        35053                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        35053                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        35053                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        35053                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        33929                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        33929                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        33929                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        33929                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        33929                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        33929                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    499718759                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    499718759                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    499718759                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    499718759                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    499718759                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    499718759                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003168                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003168                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001889                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001889                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001889                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001889                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 14728.366854                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 14728.366854                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 14728.366854                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 14728.366854                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 14728.366854                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 14728.366854                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
