============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           Mar 11 2025  05:39:36 pm
  Module:                 mcrb
  Operating conditions:   slow (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (3482 ps) Setup Check with Pin skew_addr_cntr_reg[4]/clk->d
          Group: C2C
     Startpoint: (R) skew_addr_cntr_reg[0]/clk
          Clock: (R) sclk
       Endpoint: (R) skew_addr_cntr_reg[4]/d
          Clock: (R) sclk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     194                  
     Required Time:=    4806                  
      Launch Clock:-       0                  
         Data Path:-    1325                  
             Slack:=    3482                  

#------------------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  skew_addr_cntr_reg[0]/clk -       -       R     (arrival)              6    -     0     0       0    (-,-) 
  skew_addr_cntr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6  9.8     0   625     625    (-,-) 
  g221/z                    (u)     in_0->z F     unmapped_nand2         3  4.8     0   137     762    (-,-) 
  g215/z                    (u)     in_1->z F     unmapped_complex2      3  4.8     0   137     900    (-,-) 
  g206/z                    (u)     in_1->z F     unmapped_complex2      2  3.2     0   119    1019    (-,-) 
  g203/z                    (u)     in_1->z F     unmapped_or2           1  1.6     0   102    1121    (-,-) 
  g204/z                    (u)     in_1->z R     unmapped_nand2         1  1.9     0   102    1223    (-,-) 
  g225/z                    (u)     in_0->z R     unmapped_and2          1  1.9     0   102    1325    (-,-) 
  skew_addr_cntr_reg[4]/d   -       -       R     unmapped_d_flop        1    -     -     0    1325    (-,-) 
#------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 2: MET (3500 ps) Setup Check with Pin skew_addr_cntr_reg[3]/clk->d
          Group: C2C
     Startpoint: (R) skew_addr_cntr_reg[2]/clk
          Clock: (R) sclk
       Endpoint: (R) skew_addr_cntr_reg[3]/d
          Clock: (R) sclk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     194                  
     Required Time:=    4806                  
      Launch Clock:-       0                  
         Data Path:-    1307                  
             Slack:=    3500                  

#------------------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  skew_addr_cntr_reg[2]/clk -       -       R     (arrival)              6    -     0     0       0    (-,-) 
  skew_addr_cntr_reg[2]/q   (u)     clk->q  R     unmapped_d_flop        5  7.9     0   611     611    (-,-) 
  g222/z                    (u)     in_1->z R     unmapped_or2           2  3.8     0   119     731    (-,-) 
  g216/z                    (u)     in_1->z R     unmapped_or2           1  1.9     0   102     833    (-,-) 
  g207/z                    (u)     in_1->z F     unmapped_complex2      1  1.6     0   102     935    (-,-) 
  g205/z                    (u)     in_1->z R     unmapped_nand2         1  1.9     0   102    1037    (-,-) 
  g201/z                    (u)     in_0->z R     unmapped_complex2      5  9.5     0   168    1205    (-,-) 
  g227/z                    (u)     in_1->z R     unmapped_and2          1  1.9     0   102    1307    (-,-) 
  skew_addr_cntr_reg[3]/d   -       -       R     unmapped_d_flop        1    -     -     0    1307    (-,-) 
#------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 3: MET (3500 ps) Setup Check with Pin skew_addr_cntr_reg[2]/clk->d
          Group: C2C
     Startpoint: (R) skew_addr_cntr_reg[2]/clk
          Clock: (R) sclk
       Endpoint: (R) skew_addr_cntr_reg[2]/d
          Clock: (R) sclk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     194                  
     Required Time:=    4806                  
      Launch Clock:-       0                  
         Data Path:-    1307                  
             Slack:=    3500                  

#------------------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  skew_addr_cntr_reg[2]/clk -       -       R     (arrival)              6    -     0     0       0    (-,-) 
  skew_addr_cntr_reg[2]/q   (u)     clk->q  R     unmapped_d_flop        5  7.9     0   611     611    (-,-) 
  g222/z                    (u)     in_1->z R     unmapped_or2           2  3.8     0   119     731    (-,-) 
  g216/z                    (u)     in_1->z R     unmapped_or2           1  1.9     0   102     833    (-,-) 
  g207/z                    (u)     in_1->z F     unmapped_complex2      1  1.6     0   102     935    (-,-) 
  g205/z                    (u)     in_1->z R     unmapped_nand2         1  1.9     0   102    1037    (-,-) 
  g201/z                    (u)     in_0->z R     unmapped_complex2      5  9.5     0   168    1205    (-,-) 
  g228/z                    (u)     in_1->z R     unmapped_and2          1  1.9     0   102    1307    (-,-) 
  skew_addr_cntr_reg[2]/d   -       -       R     unmapped_d_flop        1    -     -     0    1307    (-,-) 
#------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 4: MET (3500 ps) Setup Check with Pin skew_addr_cntr_reg[1]/clk->d
          Group: C2C
     Startpoint: (R) skew_addr_cntr_reg[2]/clk
          Clock: (R) sclk
       Endpoint: (R) skew_addr_cntr_reg[1]/d
          Clock: (R) sclk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     194                  
     Required Time:=    4806                  
      Launch Clock:-       0                  
         Data Path:-    1307                  
             Slack:=    3500                  

#------------------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  skew_addr_cntr_reg[2]/clk -       -       R     (arrival)              6    -     0     0       0    (-,-) 
  skew_addr_cntr_reg[2]/q   (u)     clk->q  R     unmapped_d_flop        5  7.9     0   611     611    (-,-) 
  g222/z                    (u)     in_1->z R     unmapped_or2           2  3.8     0   119     731    (-,-) 
  g216/z                    (u)     in_1->z R     unmapped_or2           1  1.9     0   102     833    (-,-) 
  g207/z                    (u)     in_1->z F     unmapped_complex2      1  1.6     0   102     935    (-,-) 
  g205/z                    (u)     in_1->z R     unmapped_nand2         1  1.9     0   102    1037    (-,-) 
  g201/z                    (u)     in_0->z R     unmapped_complex2      5  9.5     0   168    1205    (-,-) 
  g226/z                    (u)     in_1->z R     unmapped_and2          1  1.9     0   102    1307    (-,-) 
  skew_addr_cntr_reg[1]/d   -       -       R     unmapped_d_flop        1    -     -     0    1307    (-,-) 
#------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 5: MET (3500 ps) Setup Check with Pin skew_addr_cntr_reg[0]/clk->d
          Group: C2C
     Startpoint: (R) skew_addr_cntr_reg[2]/clk
          Clock: (R) sclk
       Endpoint: (R) skew_addr_cntr_reg[0]/d
          Clock: (R) sclk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     194                  
     Required Time:=    4806                  
      Launch Clock:-       0                  
         Data Path:-    1307                  
             Slack:=    3500                  

#------------------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  skew_addr_cntr_reg[2]/clk -       -       R     (arrival)              6    -     0     0       0    (-,-) 
  skew_addr_cntr_reg[2]/q   (u)     clk->q  R     unmapped_d_flop        5  7.9     0   611     611    (-,-) 
  g222/z                    (u)     in_1->z R     unmapped_or2           2  3.8     0   119     731    (-,-) 
  g216/z                    (u)     in_1->z R     unmapped_or2           1  1.9     0   102     833    (-,-) 
  g207/z                    (u)     in_1->z F     unmapped_complex2      1  1.6     0   102     935    (-,-) 
  g205/z                    (u)     in_1->z R     unmapped_nand2         1  1.9     0   102    1037    (-,-) 
  g201/z                    (u)     in_0->z R     unmapped_complex2      5  9.5     0   168    1205    (-,-) 
  g224/z                    (u)     in_1->z R     unmapped_complex2      1  1.9     0   102    1307    (-,-) 
  skew_addr_cntr_reg[0]/d   -       -       R     unmapped_d_flop        1    -     -     0    1307    (-,-) 
#------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 6: MET (3875 ps) Late External Delay Assertion at pin skew_addr_cntr_o[0]
          Group: C2O
     Startpoint: (R) skew_addr_cntr_reg[0]/clk
          Clock: (R) sclk
       Endpoint: (R) skew_addr_cntr_o[0]
          Clock: (R) sclk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
      Output Delay:-     500                  
     Required Time:=    4500                  
      Launch Clock:-       0                  
         Data Path:-     625                  
             Slack:=    3875                  

Exceptions/Constraints:
  output_delay             500             mcrb.sdc_line_5_5_1 

#---------------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  skew_addr_cntr_reg[0]/clk -       -      R     (arrival)            6    -     0     0       0    (-,-) 
  skew_addr_cntr_reg[0]/q   (u)     clk->q R     unmapped_d_flop      6  9.8     0   625     625    (-,-) 
  skew_addr_cntr_o[0]       -       -      R     (port)               -    -     -     0     625    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 7: MET (3889 ps) Late External Delay Assertion at pin skew_addr_cntr_o[1]
          Group: C2O
     Startpoint: (R) skew_addr_cntr_reg[1]/clk
          Clock: (R) sclk
       Endpoint: (R) skew_addr_cntr_o[1]
          Clock: (R) sclk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
      Output Delay:-     500                  
     Required Time:=    4500                  
      Launch Clock:-       0                  
         Data Path:-     611                  
             Slack:=    3889                  

Exceptions/Constraints:
  output_delay             500             mcrb.sdc_line_5_4_1 

#---------------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  skew_addr_cntr_reg[1]/clk -       -      R     (arrival)            6    -     0     0       0    (-,-) 
  skew_addr_cntr_reg[1]/q   (u)     clk->q R     unmapped_d_flop      5  7.9     0   611     611    (-,-) 
  skew_addr_cntr_o[1]       -       -      R     (port)               -    -     -     0     611    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 8: MET (3889 ps) Late External Delay Assertion at pin skew_addr_cntr_o[2]
          Group: C2O
     Startpoint: (R) skew_addr_cntr_reg[2]/clk
          Clock: (R) sclk
       Endpoint: (R) skew_addr_cntr_o[2]
          Clock: (R) sclk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
      Output Delay:-     500                  
     Required Time:=    4500                  
      Launch Clock:-       0                  
         Data Path:-     611                  
             Slack:=    3889                  

Exceptions/Constraints:
  output_delay             500             mcrb.sdc_line_5_3_1 

#---------------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  skew_addr_cntr_reg[2]/clk -       -      R     (arrival)            6    -     0     0       0    (-,-) 
  skew_addr_cntr_reg[2]/q   (u)     clk->q R     unmapped_d_flop      5  7.9     0   611     611    (-,-) 
  skew_addr_cntr_o[2]       -       -      R     (port)               -    -     -     0     611    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 9: MET (3889 ps) Late External Delay Assertion at pin skew_addr_cntr_o[3]
          Group: C2O
     Startpoint: (R) skew_addr_cntr_reg[3]/clk
          Clock: (R) sclk
       Endpoint: (R) skew_addr_cntr_o[3]
          Clock: (R) sclk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
      Output Delay:-     500                  
     Required Time:=    4500                  
      Launch Clock:-       0                  
         Data Path:-     611                  
             Slack:=    3889                  

Exceptions/Constraints:
  output_delay             500             mcrb.sdc_line_5_2_1 

#---------------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  skew_addr_cntr_reg[3]/clk -       -      R     (arrival)            6    -     0     0       0    (-,-) 
  skew_addr_cntr_reg[3]/q   (u)     clk->q R     unmapped_d_flop      5  7.9     0   611     611    (-,-) 
  skew_addr_cntr_o[3]       -       -      R     (port)               -    -     -     0     611    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 10: MET (3889 ps) Late External Delay Assertion at pin skew_addr_cntr_o[4]
          Group: C2O
     Startpoint: (R) skew_addr_cntr_reg[4]/clk
          Clock: (R) sclk
       Endpoint: (R) skew_addr_cntr_o[4]
          Clock: (R) sclk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
      Output Delay:-     500                  
     Required Time:=    4500                  
      Launch Clock:-       0                  
         Data Path:-     611                  
             Slack:=    3889                  

Exceptions/Constraints:
  output_delay             500             mcrb.sdc_line_5 

#---------------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  skew_addr_cntr_reg[4]/clk -       -      R     (arrival)            6    -     0     0       0    (-,-) 
  skew_addr_cntr_reg[4]/q   (u)     clk->q R     unmapped_d_flop      5  7.9     0   611     611    (-,-) 
  skew_addr_cntr_o[4]       -       -      R     (port)               -    -     -     0     611    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 11: MET (4306 ps) Setup Check with Pin mc_rb_fuse_vld_q_reg/clk->d
          Group: I2C
     Startpoint: (R) mc_rb_fuse_vld_i
          Clock: (R) sclk
       Endpoint: (R) mc_rb_fuse_vld_q_reg/d
          Clock: (R) sclk

                     Capture       Launch     
        Clock Edge:+    5000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     194                  
     Required Time:=    4806                  
      Launch Clock:-       0                  
       Input Delay:-     500                  
         Data Path:-       0                  
             Slack:=    4306                  

Exceptions/Constraints:
  input_delay             500             mcrb.sdc_line_3_2_1 

#-----------------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  mc_rb_fuse_vld_i       (u)     -     R     (arrival)            1  1.9     0     0     500    (-,-) 
  mc_rb_fuse_vld_q_reg/d -       -     R     unmapped_d_flop      1    -     -     0     500    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).

Some unconstrained paths have not been displayed.
Use -unconstrained or set the root attribute 'timing_report_unconstrained' to 'true' to see only these unconstrained paths.

