var annotated =
[
    [ "_ANALOG_s", "struct___a_n_a_l_o_g__s.html", "struct___a_n_a_l_o_g__s" ],
    [ "_ARM_DRIVER_USART", "struct___a_r_m___d_r_i_v_e_r___u_s_a_r_t.html", "struct___a_r_m___d_r_i_v_e_r___u_s_a_r_t" ],
    [ "_ARM_USART_CAPABILITIES", "struct___a_r_m___u_s_a_r_t___c_a_p_a_b_i_l_i_t_i_e_s.html", "struct___a_r_m___u_s_a_r_t___c_a_p_a_b_i_l_i_t_i_e_s" ],
    [ "_ARM_USART_MODEM_STATUS", "struct___a_r_m___u_s_a_r_t___m_o_d_e_m___s_t_a_t_u_s.html", "struct___a_r_m___u_s_a_r_t___m_o_d_e_m___s_t_a_t_u_s" ],
    [ "_ARM_USART_STATUS", "struct___a_r_m___u_s_a_r_t___s_t_a_t_u_s.html", "struct___a_r_m___u_s_a_r_t___s_t_a_t_u_s" ],
    [ "_CGU_s", "struct___c_g_u__s.html", "struct___c_g_u__s" ],
    [ "_COMMON_s", "struct___c_o_m_m_o_n__s.html", "struct___c_o_m_m_o_n__s" ],
    [ "_config_decoder_t", "struct__config__decoder__t.html", "struct__config__decoder__t" ],
    [ "_config_encoder_t", "struct__config__encoder__t.html", "struct__config__encoder__t" ],
    [ "_configurator_partial_data_t", "struct__configurator__partial__data__t.html", "struct__configurator__partial__data__t" ],
    [ "_Configurator_PMBUS_t", "struct___configurator___p_m_b_u_s__t.html", "struct___configurator___p_m_b_u_s__t" ],
    [ "_CRC32_s", "struct___c_r_c32__s.html", "struct___c_r_c32__s" ],
    [ "_DEBUG_s", "struct___d_e_b_u_g__s.html", "struct___d_e_b_u_g__s" ],
    [ "_DMA_CAPABILITIES_s", "struct___d_m_a___c_a_p_a_b_i_l_i_t_i_e_s__s.html", "struct___d_m_a___c_a_p_a_b_i_l_i_t_i_e_s__s" ],
    [ "_DMA_CONFIGURATION_s", "struct___d_m_a___c_o_n_f_i_g_u_r_a_t_i_o_n__s.html", "struct___d_m_a___c_o_n_f_i_g_u_r_a_t_i_o_n__s" ],
    [ "_DMA_SH_s", "struct___d_m_a___s_h__s.html", "struct___d_m_a___s_h__s" ],
    [ "_DRIVER_DMA", "struct___d_r_i_v_e_r___d_m_a.html", "struct___d_r_i_v_e_r___d_m_a" ],
    [ "_DRIVER_DTIMER", "struct___d_r_i_v_e_r___d_t_i_m_e_r.html", "struct___d_r_i_v_e_r___d_t_i_m_e_r" ],
    [ "_DRIVER_FAULTS", "struct___d_r_i_v_e_r___f_a_u_l_t_s.html", "struct___d_r_i_v_e_r___f_a_u_l_t_s" ],
    [ "_DRIVER_MMU", "struct___d_r_i_v_e_r___m_m_u.html", "struct___d_r_i_v_e_r___m_m_u" ],
    [ "_DRIVER_OTP", "struct___d_r_i_v_e_r___o_t_p.html", "struct___d_r_i_v_e_r___o_t_p" ],
    [ "_DRIVER_PMBUS", "struct___d_r_i_v_e_r___p_m_b_u_s.html", "struct___d_r_i_v_e_r___p_m_b_u_s" ],
    [ "_DRIVER_TELEM", "struct___d_r_i_v_e_r___t_e_l_e_m.html", "struct___d_r_i_v_e_r___t_e_l_e_m" ],
    [ "_DRIVER_VERSION", "struct___d_r_i_v_e_r___v_e_r_s_i_o_n.html", "struct___d_r_i_v_e_r___v_e_r_s_i_o_n" ],
    [ "_DTIMER_s", "struct___d_t_i_m_e_r__s.html", "struct___d_t_i_m_e_r__s" ],
    [ "_FAN_s", "struct___f_a_n__s.html", "struct___f_a_n__s" ],
    [ "_FAULT_DESC_s", "struct___f_a_u_l_t___d_e_s_c__s.html", "struct___f_a_u_l_t___d_e_s_c__s" ],
    [ "_FAULT_DRV_COMMON_s", "struct___f_a_u_l_t___d_r_v___c_o_m_m_o_n__s.html", "struct___f_a_u_l_t___d_r_v___c_o_m_m_o_n__s" ],
    [ "_FAULT_DRV_s", "struct___f_a_u_l_t___d_r_v__s.html", "struct___f_a_u_l_t___d_r_v__s" ],
    [ "_FAULT_s", "struct___f_a_u_l_t__s.html", "struct___f_a_u_l_t__s" ],
    [ "_FAULT_THRESH_EXP_s", "struct___f_a_u_l_t___t_h_r_e_s_h___e_x_p__s.html", "struct___f_a_u_l_t___t_h_r_e_s_h___e_x_p__s" ],
    [ "_FAULTCOM_s", "struct___f_a_u_l_t_c_o_m__s.html", "struct___f_a_u_l_t_c_o_m__s" ],
    [ "_FAULTS_CAPABILITIES_s", "struct___f_a_u_l_t_s___c_a_p_a_b_i_l_i_t_i_e_s__s.html", "struct___f_a_u_l_t_s___c_a_p_a_b_i_l_i_t_i_e_s__s" ],
    [ "_GPIO_s", "struct___g_p_i_o__s.html", "struct___g_p_i_o__s" ],
    [ "_I2C_s", "struct___i2_c__s.html", "struct___i2_c__s" ],
    [ "_ISEN_s", "struct___i_s_e_n__s.html", "struct___i_s_e_n__s" ],
    [ "_MMU_s", "struct___m_m_u__s.html", "struct___m_m_u__s" ],
    [ "_MMU_STATUS_s", "struct___m_m_u___s_t_a_t_u_s__s.html", "struct___m_m_u___s_t_a_t_u_s__s" ],
    [ "_ON_OFF_STATE_s", "struct___o_n___o_f_f___s_t_a_t_e__s.html", "struct___o_n___o_f_f___s_t_a_t_e__s" ],
    [ "_OTP_ACCESS_ERROR_s", "struct___o_t_p___a_c_c_e_s_s___e_r_r_o_r__s.html", "struct___o_t_p___a_c_c_e_s_s___e_r_r_o_r__s" ],
    [ "_OTP_SECTION", "struct___o_t_p___s_e_c_t_i_o_n.html", "struct___o_t_p___s_e_c_t_i_o_n" ],
    [ "_OTP_SH_s", "struct___o_t_p___s_h__s.html", "struct___o_t_p___s_h__s" ],
    [ "_PID_s", "struct___p_i_d__s.html", "struct___p_i_d__s" ],
    [ "_PMBUS_ADDRESSING_s", "struct___p_m_b_u_s___a_d_d_r_e_s_s_i_n_g__s.html", "struct___p_m_b_u_s___a_d_d_r_e_s_s_i_n_g__s" ],
    [ "_PMBUS_CMD_s", "struct___p_m_b_u_s___c_m_d__s.html", "struct___p_m_b_u_s___c_m_d__s" ],
    [ "_pmbus_partial_cmd_t", "struct__pmbus__partial__cmd__t.html", "struct__pmbus__partial__cmd__t" ],
    [ "_pmbus_partial_t", "struct__pmbus__partial__t.html", "struct__pmbus__partial__t" ],
    [ "_PMBUS_s", "struct___p_m_b_u_s__s.html", "struct___p_m_b_u_s__s" ],
    [ "_PWM_s", "struct___p_w_m__s.html", "struct___p_w_m__s" ],
    [ "_register_config_s", "struct__register__config__s.html", "struct__register__config__s" ],
    [ "_RGU_s", "struct___r_g_u__s.html", "struct___r_g_u__s" ],
    [ "_SCU_s", "struct___s_c_u__s.html", "struct___s_c_u__s" ],
    [ "_SSP_s", "struct___s_s_p__s.html", "struct___s_s_p__s" ],
    [ "_TELEM_READ_EXP_s", "struct___t_e_l_e_m___r_e_a_d___e_x_p__s.html", "struct___t_e_l_e_m___r_e_a_d___e_x_p__s" ],
    [ "_TELEM_s", "struct___t_e_l_e_m__s.html", "struct___t_e_l_e_m__s" ],
    [ "_Telemetry_s", "struct___telemetry__s.html", "struct___telemetry__s" ],
    [ "_TEST_s", "struct___t_e_s_t__s.html", "struct___t_e_s_t__s" ],
    [ "_TESTSTAT_s", "struct___t_e_s_t_s_t_a_t__s.html", "struct___t_e_s_t_s_t_a_t__s" ],
    [ "_TIM_SEQ_s", "struct___t_i_m___s_e_q__s.html", "struct___t_i_m___s_e_q__s" ],
    [ "_TLMCOM_s", "struct___t_l_m_c_o_m__s.html", "struct___t_l_m_c_o_m__s" ],
    [ "_TRIM_s", "struct___t_r_i_m__s.html", "struct___t_r_i_m__s" ],
    [ "_TSEN_s", "struct___t_s_e_n__s.html", "struct___t_s_e_n__s" ],
    [ "_TSTCTRL_s", "struct___t_s_t_c_t_r_l__s.html", "struct___t_s_t_c_t_r_l__s" ],
    [ "_UART_DMA", "struct___u_a_r_t___d_m_a.html", "struct___u_a_r_t___d_m_a" ],
    [ "_UART_DRIVER_CONFIG", "struct___u_a_r_t___d_r_i_v_e_r___c_o_n_f_i_g.html", "struct___u_a_r_t___d_r_i_v_e_r___c_o_n_f_i_g" ],
    [ "_UART_s", "struct___u_a_r_t__s.html", "struct___u_a_r_t__s" ],
    [ "_UART_TRANSFER_INFO", "struct___u_a_r_t___t_r_a_n_s_f_e_r___i_n_f_o.html", "struct___u_a_r_t___t_r_a_n_s_f_e_r___i_n_f_o" ],
    [ "_VCONTROL_s", "struct___v_c_o_n_t_r_o_l__s.html", "struct___v_c_o_n_t_r_o_l__s" ],
    [ "_VSEN_s", "struct___v_s_e_n__s.html", "struct___v_s_e_n__s" ],
    [ "_WDT_s", "struct___w_d_t__s.html", "struct___w_d_t__s" ],
    [ "APSR_Type", "union_a_p_s_r___type.html", "union_a_p_s_r___type" ],
    [ "arm_bilinear_interp_instance_f32", "structarm__bilinear__interp__instance__f32.html", "structarm__bilinear__interp__instance__f32" ],
    [ "arm_bilinear_interp_instance_q15", "structarm__bilinear__interp__instance__q15.html", "structarm__bilinear__interp__instance__q15" ],
    [ "arm_bilinear_interp_instance_q31", "structarm__bilinear__interp__instance__q31.html", "structarm__bilinear__interp__instance__q31" ],
    [ "arm_bilinear_interp_instance_q7", "structarm__bilinear__interp__instance__q7.html", "structarm__bilinear__interp__instance__q7" ],
    [ "arm_biquad_cas_df1_32x64_ins_q31", "structarm__biquad__cas__df1__32x64__ins__q31.html", "structarm__biquad__cas__df1__32x64__ins__q31" ],
    [ "arm_biquad_cascade_df2T_instance_f32", "structarm__biquad__cascade__df2_t__instance__f32.html", "structarm__biquad__cascade__df2_t__instance__f32" ],
    [ "arm_biquad_casd_df1_inst_f32", "structarm__biquad__casd__df1__inst__f32.html", "structarm__biquad__casd__df1__inst__f32" ],
    [ "arm_biquad_casd_df1_inst_q15", "structarm__biquad__casd__df1__inst__q15.html", "structarm__biquad__casd__df1__inst__q15" ],
    [ "arm_biquad_casd_df1_inst_q31", "structarm__biquad__casd__df1__inst__q31.html", "structarm__biquad__casd__df1__inst__q31" ],
    [ "arm_cfft_instance_f32", "structarm__cfft__instance__f32.html", "structarm__cfft__instance__f32" ],
    [ "arm_cfft_radix2_instance_f32", "structarm__cfft__radix2__instance__f32.html", "structarm__cfft__radix2__instance__f32" ],
    [ "arm_cfft_radix2_instance_q15", "structarm__cfft__radix2__instance__q15.html", "structarm__cfft__radix2__instance__q15" ],
    [ "arm_cfft_radix2_instance_q31", "structarm__cfft__radix2__instance__q31.html", "structarm__cfft__radix2__instance__q31" ],
    [ "arm_cfft_radix4_instance_f32", "structarm__cfft__radix4__instance__f32.html", "structarm__cfft__radix4__instance__f32" ],
    [ "arm_cfft_radix4_instance_q15", "structarm__cfft__radix4__instance__q15.html", "structarm__cfft__radix4__instance__q15" ],
    [ "arm_cfft_radix4_instance_q31", "structarm__cfft__radix4__instance__q31.html", "structarm__cfft__radix4__instance__q31" ],
    [ "arm_dct4_instance_f32", "structarm__dct4__instance__f32.html", "structarm__dct4__instance__f32" ],
    [ "arm_dct4_instance_q15", "structarm__dct4__instance__q15.html", "structarm__dct4__instance__q15" ],
    [ "arm_dct4_instance_q31", "structarm__dct4__instance__q31.html", "structarm__dct4__instance__q31" ],
    [ "arm_fir_decimate_instance_f32", "structarm__fir__decimate__instance__f32.html", "structarm__fir__decimate__instance__f32" ],
    [ "arm_fir_decimate_instance_q15", "structarm__fir__decimate__instance__q15.html", "structarm__fir__decimate__instance__q15" ],
    [ "arm_fir_decimate_instance_q31", "structarm__fir__decimate__instance__q31.html", "structarm__fir__decimate__instance__q31" ],
    [ "arm_fir_instance_f32", "structarm__fir__instance__f32.html", "structarm__fir__instance__f32" ],
    [ "arm_fir_instance_q15", "structarm__fir__instance__q15.html", "structarm__fir__instance__q15" ],
    [ "arm_fir_instance_q31", "structarm__fir__instance__q31.html", "structarm__fir__instance__q31" ],
    [ "arm_fir_instance_q7", "structarm__fir__instance__q7.html", "structarm__fir__instance__q7" ],
    [ "arm_fir_interpolate_instance_f32", "structarm__fir__interpolate__instance__f32.html", "structarm__fir__interpolate__instance__f32" ],
    [ "arm_fir_interpolate_instance_q15", "structarm__fir__interpolate__instance__q15.html", "structarm__fir__interpolate__instance__q15" ],
    [ "arm_fir_interpolate_instance_q31", "structarm__fir__interpolate__instance__q31.html", "structarm__fir__interpolate__instance__q31" ],
    [ "arm_fir_lattice_instance_f32", "structarm__fir__lattice__instance__f32.html", "structarm__fir__lattice__instance__f32" ],
    [ "arm_fir_lattice_instance_q15", "structarm__fir__lattice__instance__q15.html", "structarm__fir__lattice__instance__q15" ],
    [ "arm_fir_lattice_instance_q31", "structarm__fir__lattice__instance__q31.html", "structarm__fir__lattice__instance__q31" ],
    [ "arm_fir_sparse_instance_f32", "structarm__fir__sparse__instance__f32.html", "structarm__fir__sparse__instance__f32" ],
    [ "arm_fir_sparse_instance_q15", "structarm__fir__sparse__instance__q15.html", "structarm__fir__sparse__instance__q15" ],
    [ "arm_fir_sparse_instance_q31", "structarm__fir__sparse__instance__q31.html", "structarm__fir__sparse__instance__q31" ],
    [ "arm_fir_sparse_instance_q7", "structarm__fir__sparse__instance__q7.html", "structarm__fir__sparse__instance__q7" ],
    [ "arm_iir_lattice_instance_f32", "structarm__iir__lattice__instance__f32.html", "structarm__iir__lattice__instance__f32" ],
    [ "arm_iir_lattice_instance_q15", "structarm__iir__lattice__instance__q15.html", "structarm__iir__lattice__instance__q15" ],
    [ "arm_iir_lattice_instance_q31", "structarm__iir__lattice__instance__q31.html", "structarm__iir__lattice__instance__q31" ],
    [ "arm_linear_interp_instance_f32", "structarm__linear__interp__instance__f32.html", "structarm__linear__interp__instance__f32" ],
    [ "arm_lms_instance_f32", "structarm__lms__instance__f32.html", "structarm__lms__instance__f32" ],
    [ "arm_lms_instance_q15", "structarm__lms__instance__q15.html", "structarm__lms__instance__q15" ],
    [ "arm_lms_instance_q31", "structarm__lms__instance__q31.html", "structarm__lms__instance__q31" ],
    [ "arm_lms_norm_instance_f32", "structarm__lms__norm__instance__f32.html", "structarm__lms__norm__instance__f32" ],
    [ "arm_lms_norm_instance_q15", "structarm__lms__norm__instance__q15.html", "structarm__lms__norm__instance__q15" ],
    [ "arm_lms_norm_instance_q31", "structarm__lms__norm__instance__q31.html", "structarm__lms__norm__instance__q31" ],
    [ "arm_matrix_instance_f32", "structarm__matrix__instance__f32.html", "structarm__matrix__instance__f32" ],
    [ "arm_matrix_instance_q15", "structarm__matrix__instance__q15.html", "structarm__matrix__instance__q15" ],
    [ "arm_matrix_instance_q31", "structarm__matrix__instance__q31.html", "structarm__matrix__instance__q31" ],
    [ "arm_pid_instance_f32", "structarm__pid__instance__f32.html", "structarm__pid__instance__f32" ],
    [ "arm_pid_instance_q15", "structarm__pid__instance__q15.html", "structarm__pid__instance__q15" ],
    [ "arm_pid_instance_q31", "structarm__pid__instance__q31.html", "structarm__pid__instance__q31" ],
    [ "arm_rfft_fast_instance_f32", "structarm__rfft__fast__instance__f32.html", "structarm__rfft__fast__instance__f32" ],
    [ "arm_rfft_instance_f32", "structarm__rfft__instance__f32.html", "structarm__rfft__instance__f32" ],
    [ "arm_rfft_instance_q15", "structarm__rfft__instance__q15.html", "structarm__rfft__instance__q15" ],
    [ "arm_rfft_instance_q31", "structarm__rfft__instance__q31.html", "structarm__rfft__instance__q31" ],
    [ "Capture_Buffer_t", "struct_capture___buffer__t.html", "struct_capture___buffer__t" ],
    [ "Capture_Log_t", "struct_capture___log__t.html", "struct_capture___log__t" ],
    [ "Circ_Buffer_t", "struct_circ___buffer__t.html", "struct_circ___buffer__t" ],
    [ "CONTROL_Type", "union_c_o_n_t_r_o_l___type.html", "union_c_o_n_t_r_o_l___type" ],
    [ "CoreDebug_Type", "struct_core_debug___type.html", "struct_core_debug___type" ],
    [ "Cortex_M0_Stack_Frame_t", "struct_cortex___m0___stack___frame__t.html", "struct_cortex___m0___stack___frame__t" ],
    [ "DMA_ChCtrl_t", "struct_d_m_a___ch_ctrl__t.html", "struct_d_m_a___ch_ctrl__t" ],
    [ "DRIVER_COMMON_STRUCT_s", "struct_d_r_i_v_e_r___c_o_m_m_o_n___s_t_r_u_c_t__s.html", "struct_d_r_i_v_e_r___c_o_m_m_o_n___s_t_r_u_c_t__s" ],
    [ "DTIMER_CAPABILITIES_s", "struct_d_t_i_m_e_r___c_a_p_a_b_i_l_i_t_i_e_s__s.html", "struct_d_t_i_m_e_r___c_a_p_a_b_i_l_i_t_i_e_s__s" ],
    [ "DTIMER_CONFIG_t", "struct_d_t_i_m_e_r___c_o_n_f_i_g__t.html", "struct_d_t_i_m_e_r___c_o_n_f_i_g__t" ],
    [ "DWT_Type", "struct_d_w_t___type.html", "struct_d_w_t___type" ],
    [ "FW_CONFIG_", "struct_f_w___c_o_n_f_i_g__.html", "struct_f_w___c_o_n_f_i_g__" ],
    [ "FW_TRIM_", "struct_f_w___t_r_i_m__.html", "struct_f_w___t_r_i_m__" ],
    [ "Gpio_drv_app_s", "struct_gpio__drv__app__s.html", "struct_gpio__drv__app__s" ],
    [ "IPSR_Type", "union_i_p_s_r___type.html", "union_i_p_s_r___type" ],
    [ "ITM_Type", "struct_i_t_m___type.html", "struct_i_t_m___type" ],
    [ "Linked_List", "struct_linked___list.html", "struct_linked___list" ],
    [ "Linked_Node", "struct_linked___node.html", "struct_linked___node" ],
    [ "Log_Buffer_t", "struct_log___buffer__t.html", "struct_log___buffer__t" ],
    [ "Log_t", "struct_log__t.html", "struct_log__t" ],
    [ "NVIC_Type", "struct_n_v_i_c___type.html", "struct_n_v_i_c___type" ],
    [ "os_mailQ_def", "structos__mail_q__def.html", "structos__mail_q__def" ],
    [ "os_messageQ_def", "structos__message_q__def.html", "structos__message_q__def" ],
    [ "os_mutex_def", "structos__mutex__def.html", "structos__mutex__def" ],
    [ "os_pool_def", "structos__pool__def.html", "structos__pool__def" ],
    [ "os_semaphore_def", "structos__semaphore__def.html", "structos__semaphore__def" ],
    [ "os_thread_def", "structos__thread__def.html", "structos__thread__def" ],
    [ "os_timer_def", "structos__timer__def.html", "structos__timer__def" ],
    [ "osEvent", "structos_event.html", "structos_event" ],
    [ "osException_t", "structos_exception__t.html", "structos_exception__t" ],
    [ "osExceptionCatcher_t", "structos_exception_catcher__t.html", "structos_exception_catcher__t" ],
    [ "osThreadContextExt_t", "structos_thread_context_ext__t.html", "structos_thread_context_ext__t" ],
    [ "Otp_File_System_Cmd_Handler_t", "struct_otp___file___system___cmd___handler__t.html", "struct_otp___file___system___cmd___handler__t" ],
    [ "Otp_File_System_Cmd_Hdr_t", "struct_otp___file___system___cmd___hdr__t.html", "struct_otp___file___system___cmd___hdr__t" ],
    [ "Otp_File_System_Write_Buffer_t", "struct_otp___file___system___write___buffer__t.html", "struct_otp___file___system___write___buffer__t" ],
    [ "Otp_Msg_t", "struct_otp___msg__t.html", "struct_otp___msg__t" ],
    [ "Patch_Cmd_Image_Version_t", "struct_patch___cmd___image___version__t.html", "struct_patch___cmd___image___version__t" ],
    [ "Patch_ROM_Table_t", "struct_patch___r_o_m___table__t.html", "struct_patch___r_o_m___table__t" ],
    [ "pmbus_drv_state_t", "structpmbus__drv__state__t.html", "structpmbus__drv__state__t" ],
    [ "pmbus_inter_thread_message_t", "structpmbus__inter__thread__message__t.html", "structpmbus__inter__thread__message__t" ],
    [ "POWER_WARN_THRESH_s", "struct_p_o_w_e_r___w_a_r_n___t_h_r_e_s_h__s.html", "struct_p_o_w_e_r___w_a_r_n___t_h_r_e_s_h__s" ],
    [ "PROTECTION_t", "struct_p_r_o_t_e_c_t_i_o_n__t.html", "struct_p_r_o_t_e_c_t_i_o_n__t" ],
    [ "ramp_data_App_s", "structramp__data___app__s.html", "structramp__data___app__s" ],
    [ "regulation_inter_thread_message_t", "structregulation__inter__thread__message__t.html", "structregulation__inter__thread__message__t" ],
    [ "REGULATION_MODULE_t", "struct_r_e_g_u_l_a_t_i_o_n___m_o_d_u_l_e__t.html", "struct_r_e_g_u_l_a_t_i_o_n___m_o_d_u_l_e__t" ],
    [ "SCB_Type", "struct_s_c_b___type.html", "struct_s_c_b___type" ],
    [ "SCnSCB_Type", "struct_s_cn_s_c_b___type.html", "struct_s_cn_s_c_b___type" ],
    [ "SysTick_Type", "struct_sys_tick___type.html", "struct_sys_tick___type" ],
    [ "TELEM_DATA_t", "struct_t_e_l_e_m___d_a_t_a__t.html", "struct_t_e_l_e_m___d_a_t_a__t" ],
    [ "TPI_Type", "struct_t_p_i___type.html", "struct_t_p_i___type" ],
    [ "UART_INFO", "struct_u_a_r_t___i_n_f_o.html", "struct_u_a_r_t___i_n_f_o" ],
    [ "USER_DATA_t", "struct_u_s_e_r___d_a_t_a__t.html", "struct_u_s_e_r___d_a_t_a__t" ],
    [ "xPSR_Type", "unionx_p_s_r___type.html", "unionx_p_s_r___type" ]
];