

================================================================
== Vitis HLS Report for 'ByteCpy_118'
================================================================
* Date:           Wed Dec  7 16:29:33 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        CLEFIA_ip
* Solution:       solution3 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.644 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        9|       57|  90.000 ns|  0.570 us|    9|   57|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- ByteCpy_label1  |        8|       56|         2|          -|          -|  4 ~ 28|        no|
        +------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%idx = alloca i32 1"   --->   Operation 4 'alloca' 'idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%bytelen_offset_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %bytelen_offset"   --->   Operation 5 'read' 'bytelen_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%src_offset_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %src_offset"   --->   Operation 6 'read' 'src_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%dst_offset_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %dst_offset"   --->   Operation 7 'read' 'dst_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%bytelen_offset_cast = sext i4 %bytelen_offset_read"   --->   Operation 8 'sext' 'bytelen_offset_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.58ns)   --->   "%store_ln116 = store i5 0, i5 %idx" [clefia.c:116]   --->   Operation 9 'store' 'store_ln116' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln116 = br void %while.body" [clefia.c:116]   --->   Operation 10 'br' 'br_ln116' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.10>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%idx_load = load i5 %idx" [clefia.c:117]   --->   Operation 11 'load' 'idx_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 28, i64 0"   --->   Operation 12 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.36ns)   --->   "%icmp_ln116 = icmp_eq  i5 %idx_load, i5 %bytelen_offset_cast" [clefia.c:116]   --->   Operation 13 'icmp' 'icmp_ln116' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (1.78ns)   --->   "%add_ln117 = add i5 %idx_load, i5 1" [clefia.c:117]   --->   Operation 14 'add' 'add_ln117' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln116 = br i1 %icmp_ln116, void %while.body.split, void %while.end.loopexit" [clefia.c:116]   --->   Operation 15 'br' 'br_ln116' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.78ns)   --->   "%add_ln117_5 = add i5 %idx_load, i5 %src_offset_read" [clefia.c:117]   --->   Operation 16 'add' 'add_ln117_5' <Predicate = (!icmp_ln116)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln117 = zext i5 %add_ln117_5" [clefia.c:117]   --->   Operation 17 'zext' 'zext_ln117' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%src_addr = getelementptr i8 %src, i64 0, i64 %zext_ln117" [clefia.c:117]   --->   Operation 18 'getelementptr' 'src_addr' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.78ns)   --->   "%add_ln117_6 = add i5 %idx_load, i5 %dst_offset_read" [clefia.c:117]   --->   Operation 19 'add' 'add_ln117_6' <Predicate = (!icmp_ln116)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [2/2] (2.32ns)   --->   "%src_load = load i5 %src_addr" [clefia.c:117]   --->   Operation 20 'load' 'src_load' <Predicate = (!icmp_ln116)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_2 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln116 = store i5 %add_ln117, i5 %idx" [clefia.c:116]   --->   Operation 21 'store' 'store_ln116' <Predicate = (!icmp_ln116)> <Delay = 1.58>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%ret_ln119 = ret" [clefia.c:119]   --->   Operation 22 'ret' 'ret_ln119' <Predicate = (icmp_ln116)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.64>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%specloopname_ln117 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [clefia.c:117]   --->   Operation 23 'specloopname' 'specloopname_ln117' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln117_4 = zext i5 %add_ln117_6" [clefia.c:117]   --->   Operation 24 'zext' 'zext_ln117_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%dst_addr = getelementptr i8 %dst, i64 0, i64 %zext_ln117_4" [clefia.c:117]   --->   Operation 25 'getelementptr' 'dst_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/2] (2.32ns)   --->   "%src_load = load i5 %src_addr" [clefia.c:117]   --->   Operation 26 'load' 'src_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_3 : Operation 27 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %src_load, i5 %dst_addr" [clefia.c:117]   --->   Operation 27 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln116 = br void %while.body" [clefia.c:116]   --->   Operation 28 'br' 'br_ln116' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ dst]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ dst_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ src]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ src_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bytelen_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
idx                 (alloca           ) [ 0111]
bytelen_offset_read (read             ) [ 0000]
src_offset_read     (read             ) [ 0011]
dst_offset_read     (read             ) [ 0011]
bytelen_offset_cast (sext             ) [ 0011]
store_ln116         (store            ) [ 0000]
br_ln116            (br               ) [ 0000]
idx_load            (load             ) [ 0000]
empty               (speclooptripcount) [ 0000]
icmp_ln116          (icmp             ) [ 0011]
add_ln117           (add              ) [ 0000]
br_ln116            (br               ) [ 0000]
add_ln117_5         (add              ) [ 0000]
zext_ln117          (zext             ) [ 0000]
src_addr            (getelementptr    ) [ 0001]
add_ln117_6         (add              ) [ 0001]
store_ln116         (store            ) [ 0000]
ret_ln119           (ret              ) [ 0000]
specloopname_ln117  (specloopname     ) [ 0000]
zext_ln117_4        (zext             ) [ 0000]
dst_addr            (getelementptr    ) [ 0000]
src_load            (load             ) [ 0000]
store_ln117         (store            ) [ 0000]
br_ln116            (br               ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="dst">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="dst_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="src">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="src_offset">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_offset"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="bytelen_offset">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bytelen_offset"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="32" class="1004" name="idx_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="1" slack="0"/>
<pin id="34" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="idx/1 "/>
</bind>
</comp>

<comp id="36" class="1004" name="bytelen_offset_read_read_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="4" slack="0"/>
<pin id="38" dir="0" index="1" bw="4" slack="0"/>
<pin id="39" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bytelen_offset_read/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="src_offset_read_read_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="5" slack="0"/>
<pin id="44" dir="0" index="1" bw="5" slack="0"/>
<pin id="45" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_offset_read/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="dst_offset_read_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="5" slack="0"/>
<pin id="50" dir="0" index="1" bw="5" slack="0"/>
<pin id="51" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dst_offset_read/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="src_addr_gep_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="8" slack="0"/>
<pin id="56" dir="0" index="1" bw="1" slack="0"/>
<pin id="57" dir="0" index="2" bw="5" slack="0"/>
<pin id="58" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="src_addr/2 "/>
</bind>
</comp>

<comp id="61" class="1004" name="grp_access_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="5" slack="0"/>
<pin id="63" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="64" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="65" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_load/2 "/>
</bind>
</comp>

<comp id="67" class="1004" name="dst_addr_gep_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="8" slack="0"/>
<pin id="69" dir="0" index="1" bw="1" slack="0"/>
<pin id="70" dir="0" index="2" bw="5" slack="0"/>
<pin id="71" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dst_addr/3 "/>
</bind>
</comp>

<comp id="74" class="1004" name="store_ln117_access_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="5" slack="0"/>
<pin id="76" dir="0" index="1" bw="8" slack="0"/>
<pin id="77" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="78" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln117/3 "/>
</bind>
</comp>

<comp id="81" class="1004" name="bytelen_offset_cast_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="4" slack="0"/>
<pin id="83" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="bytelen_offset_cast/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="store_ln116_store_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="1" slack="0"/>
<pin id="87" dir="0" index="1" bw="5" slack="0"/>
<pin id="88" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln116/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="idx_load_load_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="5" slack="1"/>
<pin id="92" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="idx_load/2 "/>
</bind>
</comp>

<comp id="93" class="1004" name="icmp_ln116_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="5" slack="0"/>
<pin id="95" dir="0" index="1" bw="4" slack="1"/>
<pin id="96" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln116/2 "/>
</bind>
</comp>

<comp id="98" class="1004" name="add_ln117_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="5" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln117/2 "/>
</bind>
</comp>

<comp id="104" class="1004" name="add_ln117_5_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="5" slack="0"/>
<pin id="106" dir="0" index="1" bw="5" slack="1"/>
<pin id="107" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln117_5/2 "/>
</bind>
</comp>

<comp id="109" class="1004" name="zext_ln117_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="5" slack="0"/>
<pin id="111" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln117/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="add_ln117_6_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="5" slack="0"/>
<pin id="116" dir="0" index="1" bw="5" slack="1"/>
<pin id="117" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln117_6/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="store_ln116_store_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="5" slack="0"/>
<pin id="121" dir="0" index="1" bw="5" slack="1"/>
<pin id="122" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln116/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="zext_ln117_4_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="5" slack="1"/>
<pin id="126" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln117_4/3 "/>
</bind>
</comp>

<comp id="128" class="1005" name="idx_reg_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="5" slack="0"/>
<pin id="130" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="idx "/>
</bind>
</comp>

<comp id="135" class="1005" name="src_offset_read_reg_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="5" slack="1"/>
<pin id="137" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="src_offset_read "/>
</bind>
</comp>

<comp id="140" class="1005" name="dst_offset_read_reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="5" slack="1"/>
<pin id="142" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="dst_offset_read "/>
</bind>
</comp>

<comp id="145" class="1005" name="bytelen_offset_cast_reg_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="5" slack="1"/>
<pin id="147" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="bytelen_offset_cast "/>
</bind>
</comp>

<comp id="153" class="1005" name="src_addr_reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="5" slack="1"/>
<pin id="155" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="src_addr "/>
</bind>
</comp>

<comp id="158" class="1005" name="add_ln117_6_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="5" slack="1"/>
<pin id="160" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="add_ln117_6 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="35"><net_src comp="10" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="40"><net_src comp="12" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="41"><net_src comp="8" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="46"><net_src comp="14" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="6" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="52"><net_src comp="14" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="2" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="59"><net_src comp="4" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="60"><net_src comp="24" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="66"><net_src comp="54" pin="3"/><net_sink comp="61" pin=0"/></net>

<net id="72"><net_src comp="0" pin="0"/><net_sink comp="67" pin=0"/></net>

<net id="73"><net_src comp="24" pin="0"/><net_sink comp="67" pin=1"/></net>

<net id="79"><net_src comp="61" pin="3"/><net_sink comp="74" pin=1"/></net>

<net id="80"><net_src comp="67" pin="3"/><net_sink comp="74" pin=0"/></net>

<net id="84"><net_src comp="36" pin="2"/><net_sink comp="81" pin=0"/></net>

<net id="89"><net_src comp="16" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="97"><net_src comp="90" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="102"><net_src comp="90" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="26" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="90" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="112"><net_src comp="104" pin="2"/><net_sink comp="109" pin=0"/></net>

<net id="113"><net_src comp="109" pin="1"/><net_sink comp="54" pin=2"/></net>

<net id="118"><net_src comp="90" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="123"><net_src comp="98" pin="2"/><net_sink comp="119" pin=0"/></net>

<net id="127"><net_src comp="124" pin="1"/><net_sink comp="67" pin=2"/></net>

<net id="131"><net_src comp="32" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="132"><net_src comp="128" pin="1"/><net_sink comp="85" pin=1"/></net>

<net id="133"><net_src comp="128" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="134"><net_src comp="128" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="138"><net_src comp="42" pin="2"/><net_sink comp="135" pin=0"/></net>

<net id="139"><net_src comp="135" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="143"><net_src comp="48" pin="2"/><net_sink comp="140" pin=0"/></net>

<net id="144"><net_src comp="140" pin="1"/><net_sink comp="114" pin=1"/></net>

<net id="148"><net_src comp="81" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="149"><net_src comp="145" pin="1"/><net_sink comp="93" pin=1"/></net>

<net id="156"><net_src comp="54" pin="3"/><net_sink comp="153" pin=0"/></net>

<net id="157"><net_src comp="153" pin="1"/><net_sink comp="61" pin=0"/></net>

<net id="161"><net_src comp="114" pin="2"/><net_sink comp="158" pin=0"/></net>

<net id="162"><net_src comp="158" pin="1"/><net_sink comp="124" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dst | {3 }
 - Input state : 
	Port: ByteCpy.118 : dst_offset | {1 }
	Port: ByteCpy.118 : src | {2 3 }
	Port: ByteCpy.118 : src_offset | {1 }
	Port: ByteCpy.118 : bytelen_offset | {1 }
  - Chain level:
	State 1
		store_ln116 : 1
	State 2
		icmp_ln116 : 1
		add_ln117 : 1
		br_ln116 : 2
		add_ln117_5 : 1
		zext_ln117 : 2
		src_addr : 3
		add_ln117_6 : 1
		src_load : 4
		store_ln116 : 2
	State 3
		dst_addr : 1
		store_ln117 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|
| Operation|         Functional Unit        |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|
|          |         add_ln117_fu_98        |    0    |    13   |
|    add   |       add_ln117_5_fu_104       |    0    |    13   |
|          |       add_ln117_6_fu_114       |    0    |    13   |
|----------|--------------------------------|---------|---------|
|   icmp   |        icmp_ln116_fu_93        |    0    |    9    |
|----------|--------------------------------|---------|---------|
|          | bytelen_offset_read_read_fu_36 |    0    |    0    |
|   read   |   src_offset_read_read_fu_42   |    0    |    0    |
|          |   dst_offset_read_read_fu_48   |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   sext   |    bytelen_offset_cast_fu_81   |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   zext   |        zext_ln117_fu_109       |    0    |    0    |
|          |       zext_ln117_4_fu_124      |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   Total  |                                |    0    |    48   |
|----------|--------------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|    add_ln117_6_reg_158    |    5   |
|bytelen_offset_cast_reg_145|    5   |
|  dst_offset_read_reg_140  |    5   |
|        idx_reg_128        |    5   |
|      src_addr_reg_153     |    5   |
|  src_offset_read_reg_135  |    5   |
+---------------------------+--------+
|           Total           |   30   |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_61 |  p0  |   2  |   5  |   10   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   10   ||  1.588  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   48   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   30   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   30   |   57   |
+-----------+--------+--------+--------+
