// Seed: 672684257
module module_0;
  id_1(
      -1
  );
endmodule
module module_1 #(
    parameter id_1 = 32'd38,
    parameter id_6 = 32'd71
) (
    _id_1,
    id_2,
    id_3#(
        .id_4 (-1 & 1 + id_5[_id_6[-1 : id_1] : 1]),
        .id_7 (1),
        .id_8 (1),
        .id_9 (-1),
        .id_10(1),
        .id_11(1)
    ),
    id_12,
    id_13,
    id_14
);
  inout logic [7:0] _id_6;
  module_0 modCall_1 ();
  output logic [7:0] id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire _id_1;
  wire id_15, id_16, id_17, id_18, id_19, id_20, id_21;
  assign id_14 = id_21;
  logic id_22;
endmodule
