---
source: src/codegen/tests/directaccess_test.rs
assertion_line: 19
expression: prog

---
; ModuleID = 'main'
source_filename = "main"

define i16 @main() {
entry:
  %a = alloca i8*, align 8
  %b = alloca i16*, align 8
  %main = alloca i16, align 2
  store i8* null, i8** %a, align 8
  store i32 1, i16** %b, align 4
  store i16 0, i16* %main, align 2
  %deref = load i8*, i8** %a, align 8
  %0 = load i8, i8* %deref, align 1
  %erase = and i8 %0, -3
  %or = or i8 %erase, 2
  store i8 %or, i8* %deref, align 1
  %deref1 = load i8*, i8** %a, align 8
  %1 = load i8, i8* %deref1, align 1
  %erase2 = and i8 %1, -5
  store i8 %erase2, i8* %deref1, align 1
  %deref3 = load i8*, i8** %a, align 8
  %2 = load i8, i8* %deref3, align 1
  %deref4 = load i16*, i16** %b, align 8
  %load_b = load i16, i16* %deref4, align 2
  %3 = trunc i16 %load_b to i8
  %shift = shl i8 1, %3
  %invert = xor i8 %shift, -1
  %erase5 = and i8 %2, %invert
  %value = shl i8 0, %3
  %or6 = or i8 %erase5, %value
  store i8 %or6, i8* %deref3, align 1
  %main_ret = load i16, i16* %main, align 2
  ret i16 %main_ret
}

