<!--
/*******************************************************************************
#  Copyright (C) 2021 Xilinx, Inc
#
#  Licensed under the Apache License, Version 2.0 (the "License");
#  you may not use this file except in compliance with the License.
#  You may obtain a copy of the License at
#
#      http://www.apache.org/licenses/LICENSE-2.0
#
#  Unless required by applicable law or agreed to in writing, software
#  distributed under the License is distributed on an "AS IS" BASIS,
#  WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
#  See the License for the specific language governing permissions and
#  limitations under the License.
#
# *******************************************************************************/
-->

<?xml version="1.0" encoding="UTF-8"?>
<root versionMajor="1" versionMinor="6">
  <kernel name="ccl_offload" language="ip_c" vlnv="Xilinx:ACCL:ccl_offload:1.0" attributes="" preferredWorkGroupSizeMultiple="0" workGroupSize="1" interrupt="false" hwControlProtocol="ap_ctrl_hs">
    <ports>
      <port name="s_axi_control" mode="slave" range="0x1000" dataWidth="32" portType="addressable" base="0x0"/>
      <port name="m_axi_0" mode="master" range="0xFFFFFFFFFFFFFFFF" dataWidth="512" portType="addressable" base="0x0"/>
      <port name="m_axi_1" mode="master" range="0xFFFFFFFFFFFFFFFF" dataWidth="512" portType="addressable" base="0x0"/>
      <port name="m_axi_2" mode="master" range="0xFFFFFFFFFFFFFFFF" dataWidth="512" portType="addressable" base="0x0"/>
      <port name="s_axis_udp_rx_data" mode="read_only" dataWidth="512" portType="stream"/>
      <port name="m_axis_udp_tx_data" mode="write_only" dataWidth="512" portType="stream"/>
      <port name="s_axis_tcp_notification" mode="read_only" dataWidth="128" portType="stream"/>
      <port name="m_axis_tcp_read_pkg" mode="write_only" dataWidth="32" portType="stream"/>
      <port name="s_axis_tcp_rx_meta" mode="read_only" dataWidth="16" portType="stream"/>
      <port name="s_axis_tcp_rx_data" mode="read_only" dataWidth="512" portType="stream"/>
      <port name="m_axis_tcp_tx_meta" mode="write_only" dataWidth="32" portType="stream"/>
      <port name="m_axis_tcp_tx_data" mode="write_only" dataWidth="512" portType="stream"/>
      <port name="s_axis_tcp_tx_status" mode="read_only" dataWidth="64" portType="stream"/>
      <port name="m_axis_tcp_open_connection" mode="write_only" dataWidth="64" portType="stream"/>
      <port name="s_axis_tcp_open_status" mode="read_only" dataWidth="128" portType="stream"/>
      <port name="m_axis_tcp_listen_port" mode="write_only" dataWidth="16" portType="stream"/>
      <port name="s_axis_tcp_port_status" mode="read_only" dataWidth="8" portType="stream"/>
      <port name="s_axis_krnl" mode="read_only" dataWidth="512" portType="stream"/>
      <port name="m_axis_krnl" mode="write_only" dataWidth="512" portType="stream"/>
      <port name="s_axis_arith_res" mode="read_only" dataWidth="512" portType="stream"/>
      <port name="m_axis_arith_op0" mode="write_only" dataWidth="512" portType="stream"/>
      <port name="m_axis_arith_op1" mode="write_only" dataWidth="512" portType="stream"/>
    </ports>
    <args>
      <arg name="call_type" addressQualifier="0" id="0" port="s_axi_control" size="0x4" offset="0x010" type="uint" hostOffset="0x0" hostSize="0x4"/> 
      <arg name="byte_count" addressQualifier="0" id="1" port="s_axi_control" size="0x4" offset="0x018" type="uint" hostOffset="0x0" hostSize="0x4"/> 
      <arg name="comm" addressQualifier="0" id="2" port="s_axi_control" size="0x4" offset="0x020" type="uint" hostOffset="0x0" hostSize="0x4"/> 
      <arg name="root_src_dst" addressQualifier="0" id="3" port="s_axi_control" size="0x4" offset="0x028" type="uint" hostOffset="0x0" hostSize="0x4"/> 
      <arg name="reduce_op" addressQualifier="0" id="4" port="s_axi_control" size="0x4" offset="0x030" type="uint" hostOffset="0x0" hostSize="0x4"/> 
      <arg name="tag" addressQualifier="0" id="5" port="s_axi_control" size="0x4" offset="0x038" type="uint" hostOffset="0x0" hostSize="0x4"/> 
      <arg name="compression" addressQualifier="0" id="6" port="s_axi_control" size="0x4" offset="0x040" type="uint" hostOffset="0x0" hostSize="0x4"/> 
      <arg name="src_type" addressQualifier="0" id="7" port="s_axi_control" size="0x4" offset="0x048" type="uint" hostOffset="0x0" hostSize="0x4"/> 
      <arg name="dst_type" addressQualifier="0" id="8" port="s_axi_control" size="0x4" offset="0x050" type="uint" hostOffset="0x0" hostSize="0x4"/> 
      <arg name="buf0_ptr" addressQualifier="1" id="9" port="m_axi_0" size="0x8" offset="0x058" type="int*" hostOffset="0x0" hostSize="0x8"/> 
      <arg name="buf1_ptr" addressQualifier="1" id="10" port="m_axi_1" size="0x8" offset="0x064" type="int*" hostOffset="0x0" hostSize="0x8"/> 
      <arg name="buf2_ptr" addressQualifier="1" id="11" port="m_axi_2" size="0x8" offset="0x070" type="int*" hostOffset="0x0" hostSize="0x8"/> 
      <arg name="s_axis_udp_rx_data" addressQualifier="4" id="12" port="s_axis_udp_rx_data" size="0x4" offset="0x078" hostOffset="0x0" hostSize="0x4" type="stream&lt;qdma_axis&lt;512,0,0,0>>&amp;" />
      <arg name="m_axis_udp_tx_data" addressQualifier="4" id="13" port="m_axis_udp_tx_data" size="0x4" offset="0x080" hostOffset="0x0" hostSize="0x4" type="stream&lt;qdma_axis&lt;512,0,0,0>>&amp;" />
      <arg name="s_axis_tcp_notification" addressQualifier="4" id="14" port="s_axis_tcp_notification" size="0x4" offset="0x088" hostOffset="0x0" hostSize="0x4" type="stream&lt;qdma_axis&lt;128,0,0,0>>&amp;" />
      <arg name="m_axis_tcp_read_pkg" addressQualifier="4" id="15" port="m_axis_tcp_read_pkg" size="0x4" offset="0x090" hostOffset="0x0" hostSize="0x4" type="stream&lt;qdma_axis&lt;32,0,0,0>>&amp;" />
      <arg name="s_axis_tcp_rx_meta" addressQualifier="4" id="16" port="s_axis_tcp_rx_meta" size="0x4" offset="0x098" hostOffset="0x0" hostSize="0x4" type="stream&lt;qdma_axis&lt;16,0,0,0>>&amp;" />
      <arg name="s_axis_tcp_rx_data" addressQualifier="4" id="17" port="s_axis_tcp_rx_data" size="0x4" offset="0x0a0" hostOffset="0x0" hostSize="0x4" type="stream&lt;qdma_axis&lt;512,0,0,0>>&amp;" />
      <arg name="m_axis_tcp_tx_meta" addressQualifier="4" id="18" port="m_axis_tcp_tx_meta" size="0x4" offset="0x0a8" hostOffset="0x0" hostSize="0x4" type="stream&lt;qdma_axis&lt;32,0,0,0>>&amp;" />
      <arg name="m_axis_tcp_tx_data" addressQualifier="4" id="19" port="m_axis_tcp_tx_data" size="0x4" offset="0x0b0" hostOffset="0x0" hostSize="0x4" type="stream&lt;qdma_axis&lt;512,0,0,0>>&amp;" />
      <arg name="s_axis_tcp_tx_status" addressQualifier="4" id="20" port="s_axis_tcp_tx_status" size="0x4" offset="0x0b8" hostOffset="0x0" hostSize="0x4" type="stream&lt;qdma_axis&lt;64,0,0,0>>&amp;" />
      <arg name="m_axis_tcp_open_connection" addressQualifier="4" id="21" port="m_axis_tcp_open_connection" size="0x4" offset="0x0c0" hostOffset="0x0" hostSize="0x4" type="stream&lt;qdma_axis&lt;64,0,0,0>>&amp;" />
      <arg name="s_axis_tcp_open_status" addressQualifier="4" id="22" port="s_axis_tcp_open_status" size="0x4" offset="0x0c8" hostOffset="0x0" hostSize="0x4" type="stream&lt;qdma_axis&lt;128,0,0,0>>&amp;" />
      <arg name="m_axis_tcp_listen_port" addressQualifier="4" id="23" port="m_axis_tcp_listen_port" size="0x4" offset="0x0d0" hostOffset="0x0" hostSize="0x4" type="stream&lt;qdma_axis&lt;16,0,0,0>>&amp;" />
      <arg name="s_axis_tcp_port_status" addressQualifier="4" id="24" port="s_axis_tcp_port_status" size="0x4" offset="0x0d8" hostOffset="0x0" hostSize="0x4" type="stream&lt;qdma_axis&lt;8,0,0,0>>&amp;" />
      <arg name="s_axis_krnl" addressQualifier="4" id="25" port="s_axis_krnl" size="0x4" offset="0x0e0" hostOffset="0x0" hostSize="0x4" type="stream&lt;qdma_axis&lt;512,0,0,0>>&amp;" />
      <arg name="m_axis_krnl" addressQualifier="4" id="26" port="m_axis_krnl" size="0x4" offset="0x0e8" hostOffset="0x0" hostSize="0x4" type="stream&lt;qdma_axis&lt;512,0,0,0>>&amp;" />
      <arg name="s_axis_arith_res" addressQualifier="4" id="27" port="s_axis_arith_res" size="0x4" offset="0x0f0" hostOffset="0x0" hostSize="0x4" type="stream&lt;qdma_axis&lt;512,0,0,0>>&amp;" />
      <arg name="m_axis_arith_op0" addressQualifier="4" id="28" port="m_axis_arith_op0" size="0x4" offset="0x0f8" hostOffset="0x0" hostSize="0x4" type="stream&lt;qdma_axis&lt;512,0,0,0>>&amp;" />
      <arg name="m_axis_arith_op1" addressQualifier="4" id="29" port="m_axis_arith_op1" size="0x4" offset="0x100" hostOffset="0x0" hostSize="0x4" type="stream&lt;qdma_axis&lt;512,0,0,0>>&amp;" />
    </args>
  </kernel>
</root>

