INFO: [VRFC 10-2263] Analyzing Verilog file "/media/lyjslay/SteamLib/DianSai/2021/Recieve/Recieve/Recieve.srcs/sim_1/new/recv_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module recv_tb
