// Seed: 3127174703
module module_0 (
    input supply1 id_0,
    output wand id_1
);
  always #1 if (1) id_1 = 1;
  module_2();
endmodule
module module_1 (
    output tri1 id_0,
    output wire id_1,
    output wand id_2,
    input  tri0 id_3,
    output wire id_4,
    output tri  id_5,
    output tri0 id_6,
    input  tri  id_7,
    input  tri  id_8
);
  assign id_0 = 1 == id_8;
  module_0(
      id_3, id_1
  );
endmodule
module module_2 ();
  wire id_2;
  assign id_2 = id_2;
  assign id_2 = 1;
  logic [7:0][1] id_3 = 1'b0;
  wire id_4, id_5 = id_1;
  assign id_3 = id_3;
endmodule
