// Seed: 3353230343
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_1 = id_3;
  assign id_3 = 1'h0;
  wire id_4;
  assign module_1.type_0 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    input tri id_1,
    output wand id_2,
    input wor id_3,
    input tri id_4,
    input supply1 id_5,
    input supply0 id_6,
    output supply1 id_7,
    input supply1 id_8,
    input wand id_9,
    output logic id_10,
    input wire id_11,
    input wand id_12
);
  wire id_14;
  always_latch @(*) id_10 <= 1;
  module_0 modCall_1 (
      id_14,
      id_14,
      id_14
  );
endmodule
