41 2 0
38 1
22 8 32 48 12 0 \NUL
Lab 1
22 8 64 108 44 0 \NUL
Brandon, Sean
22 8 96 73 76 0 \NUL
spbrando
22 64 272 264 252 0 \NUL
Part A Output                            
8 216 184 265 135 1 0
8 280 184 329 135 1 0
8 352 184 401 135 1 0
11 168 424 195 326 0 1
20 264 208 323 189 0
in_3
20 336 208 395 189 0
in_2
20 408 208 467 189 0
in_1
8 424 184 473 135 1 0
20 480 208 539 189 0
in_0
19 80 312 139 293 0
a_3
19 64 336 123 317 0
a_2
19 48 360 107 341 0
a_1
19 32 384 91 365 0
a_0
22 64 472 336 452 0 \NUL
Output shows decimal value of the binary
22 64 496 321 476 0 \NUL
number indicated by the input switches
22 448 472 750 452 0 \NUL
Lights turn on or off depending on the value of
7 360 664 409 615 0 1
7 360 704 409 655 0 1
19 272 592 331 573 0
c_2
19 272 632 331 613 0
c_1
19 272 672 331 653 0
c_0
22 416 688 480 668 0 \NUL
SOP/POS
22 416 648 492 628 0 \NUL
NAND Only
22 416 608 484 588 0 \NUL
NOR Only
22 448 496 753 476 0 \NUL
the binary value decided by the input switches
22 272 744 416 724 0 \NUL
Place comments here
22 272 768 412 748 0 \NUL
describing the output
22 280 32 653 12 0 \NUL
You are only permitted to modify or add text to this page.
22 280 56 605 36 0 \NUL
Your circuit must use senders and/or receivers to
22 280 80 538 60 0 \NUL
interface with these inputs and outputs.
7 472 360 521 311 0 1
7 544 360 593 311 0 1
7 616 360 665 311 0 1
19 416 392 475 373 0
b_2
19 488 392 547 373 0
b_1
19 560 392 619 373 0
b_0
7 360 624 409 575 0 1
22 64 136 616 116 0 \NUL
Input                                                                                                                                 
22 448 272 650 252 0 \NUL
Part B Output                            
22 272 552 473 532 0 \NUL
Part C Output                            
1 481 198 470 159
1 398 159 409 198
1 326 159 337 198
1 262 159 265 198
1 136 302 169 390
1 120 326 169 396
1 104 350 169 402
1 88 374 169 408
1 361 639 328 622
1 361 679 328 662
1 473 335 472 382
1 545 335 544 382
1 617 335 616 382
1 361 599 328 582
38 2
22 8 32 48 12 0 \NUL
Lab 1
22 8 64 108 44 0 \NUL
Brandon, Sean
22 8 96 73 76 0 \NUL
spbrando
19 392 168 451 149 0
a0
7 448 496 497 447 0 1
19 424 408 483 389 0
c0
7 496 408 545 359 0 1
7 496 456 545 407 0 1
7 448 376 497 327 0 1
19 424 432 483 413 0
c1
19 424 288 483 269 0
b0
7 496 288 545 239 0 1
7 496 336 545 287 0 1
7 448 256 497 207 0 1
19 424 312 483 293 0
b1
19 344 200 403 181 0
a1
7 400 496 449 447 0 1
19 384 528 443 509 0
d0
19 344 504 403 485 0
d1
7 360 456 409 407 0 1
19 296 456 355 437 0
e1
19 296 424 355 405 0
e0
7 360 408 409 359 0 1
7 400 376 449 327 0 1
7 360 336 409 287 0 1
19 296 288 355 269 0
f1
19 296 248 355 229 0
f0
7 360 288 409 239 0 1
7 400 256 449 207 0 1
19 296 376 355 357 0
g1
19 296 344 355 325 0
g0
7 200 376 249 327 0 1
7 152 376 201 327 0 1
19 136 408 195 389 0
h0
19 96 384 155 365 0
h1
22 279 60 667 40 0 \NUL
Your circuit must use senders to interface with these LEDs.
22 280 32 522 12 0 \NUL
Do not add any circuitry to this page.
1 497 383 480 398
1 497 431 480 422
1 497 263 480 278
1 448 158 449 231
1 497 311 480 302
1 440 518 449 471
1 400 494 401 471
1 361 431 352 446
1 361 383 352 414
1 361 311 352 278
1 361 263 352 238
1 400 190 401 231
1 449 351 352 366
1 401 351 352 334
1 192 398 201 351
1 152 374 153 351
38 3
22 8 32 48 12 0 \NUL
Lab 1
22 8 64 108 44 0 \NUL
Brandon, Sean
22 8 96 73 76 0 \NUL
spbrando
22 24 600 390 580 0 \NUL
these are only present so circuit simulates without error
22 24 624 291 604 0 \NUL
remove these once logic is implemented
22 32 184 262 164 0 \NUL
placeholder senders and receivers
20 445 380 504 361 0
d0
20 445 356 504 337 0
d1
20 445 332 504 313 0
c0
20 445 308 504 289 0
c1
20 445 284 504 265 0
b0
20 445 260 504 241 0
b1
20 445 236 504 217 0
a0
20 445 212 504 193 0
a1
20 445 572 504 553 0
h0
20 445 548 504 529 0
h1
20 445 524 504 505 0
g0
20 445 500 504 481 0
g1
20 445 476 504 457 0
f0
20 445 452 504 433 0
f1
20 445 428 504 409 0
e0
20 445 404 504 385 0
e1
38 4
22 8 32 48 12 0 \NUL
Lab 1
22 8 64 108 44 0 \NUL
Brandon, Sean
22 8 96 73 76 0 \NUL
spbrando
19 87 594 146 575 0
in_3
19 87 618 146 599 0
in_2
19 87 642 146 623 0
in_1
19 87 666 146 647 0
in_0
20 233 594 292 575 0
a_3
20 233 618 292 599 0
a_2
20 233 642 292 623 0
a_1
20 233 666 292 647 0
a_0
22 86 530 373 510 0 \NUL
Part A was simple. Simply connect the input
22 84 557 379 537 0 \NUL
recievers to the correspoding output senders
22 379 320 421 300 0 \NUL
Part A
1 234 584 143 584
1 234 608 143 608
1 234 632 143 632
1 234 656 143 656
38 5
22 8 32 48 12 0 \NUL
Lab 1
22 8 64 108 44 0 \NUL
Brandon, Sean
22 8 96 73 76 0 \NUL
spbrando
19 20 655 79 636 0
in_3
19 20 679 79 660 0
in_2
19 20 703 79 684 0
in_1
19 20 731 79 712 0
in_0
20 506 756 565 737 0
b_1
20 506 780 565 761 0
b_0
20 507 717 566 698 0
b_2
35 351 732 400 683 0 0
14 277 795 326 746
22 25 410 117 390 0 \NUL
         00         
22 25 428 117 408 0 \NUL
         01         
22 25 466 117 446 0 \NUL
         11         
22 25 447 117 427 0 \NUL
         10         
22 173 410 201 390 0 \NUL
  0  
22 145 410 173 390 0 \NUL
  0  
22 117 410 145 390 0 \NUL
  0  
22 173 390 201 370 0 \NUL
b_0
22 145 390 173 370 0 \NUL
b_1
22 117 390 145 370 0 \NUL
b_2
22 25 390 117 370 0 \NUL
in_1 and in_2
22 173 428 201 408 0 \NUL
  0  
22 145 428 173 408 0 \NUL
  1  
22 117 428 145 408 0 \NUL
  1  
22 173 447 201 427 0 \NUL
  0  
22 145 447 173 427 0 \NUL
  0  
22 117 447 145 427 0 \NUL
  1  
22 173 465 201 445 0 \NUL
  0  
22 145 465 173 445 0 \NUL
  1  
22 117 465 145 445 0 \NUL
  0  
22 86 371 136 351 0 \NUL
Pattern
22 21 509 540 489 0 \NUL
in_2 and in_3 don't change the output so I didn't see purpose to wiring them up.
22 21 576 716 556 0 \NUL
b_1 is always the same as in_0 so I wired those two up directly:                                                    b_1 = in_0
22 18 611 783 591 0 \NUL
b_2 is only 1 when in_1 and in_0 are different so I wired them up to a XOR gate:                            b_2 = in_0 XOR in_1
22 22 543 696 523 0 \NUL
b_0 is always 0 so I just wired that to the ground:                                                                            b_0 = 0
19 19 756 78 737 0
in_0
22 387 209 431 189 0 \NUL
Part B
1 352 693 76 693
1 508 707 397 707
1 507 770 323 770
1 76 721 352 721
1 75 746 507 746
38 6
22 8 32 48 12 0 \NUL
Lab 1
22 8 64 108 44 0 \NUL
Brandon, Sean
22 8 96 73 76 0 \NUL
spbrando
20 710 458 769 439 0
c_2
4 151 333 200 284 0 1
4 152 479 201 430 0 1
4 151 522 200 473 0 1
4 234 295 283 246 1 1
4 239 468 288 419 1 1
4 245 641 294 592 1 1
4 155 599 204 550 0 1
4 242 771 291 722 1 1
4 151 746 200 697 0 1
4 150 795 199 746 0 1
4 427 473 476 424 2 1
4 511 473 560 424 0 1
22 135 228 275 208 0 \NUL
4 stacked AND Gates
22 403 413 610 393 0 \NUL
OR Gate made from NOR Gates
22 135 247 284 227 0 \NUL
made from NOR Gates
22 371 60 448 40 0 \NUL
SOP Circuit
22 254 116 565 96 0 \NUL
I took the circuit I made for c_0 and recreated it 
22 337 135 473 115 0 \NUL
with only NOR gates
19 10 256 69 237 0
in_2
19 10 280 69 261 0
in_1
19 10 304 69 285 0
in_0
19 7 732 66 713 0
in_2
19 7 756 66 737 0
in_1
19 7 780 66 761 0
in_0
19 10 592 69 573 0
in_2
19 10 616 69 597 0
in_1
19 10 640 69 621 0
in_0
19 10 439 69 420 0
in_2
19 10 463 69 444 0
in_1
19 10 487 69 468 0
in_0
22 22 235 57 215 0 \NUL
a'b'c
22 23 418 54 398 0 \NUL
a'bc
22 23 571 58 551 0 \NUL
ab'c'
22 19 711 50 691 0 \NUL
ab'c
22 317 79 517 59 0 \NUL
(a'b'c) + (a'bc) + (ab'c') + (ab'c)
22 371 24 449 4 0 \NUL
Part C (c_2)
1 235 284 197 308
1 240 443 198 454
1 240 457 197 497
1 201 574 246 602
1 243 760 196 770
1 243 732 197 721
1 428 434 280 270
1 428 443 285 443
1 428 453 291 616
1 428 462 288 746
1 512 434 473 448
1 512 462 473 448
1 711 448 557 448
1 66 246 235 256
1 66 270 235 270
1 66 294 152 294
1 66 294 152 322
1 66 429 240 429
1 66 453 153 440
1 66 453 153 468
1 66 477 152 483
1 66 477 152 511
1 66 582 156 560
1 66 582 156 588
1 66 606 246 616
1 66 630 246 630
1 63 722 152 707
1 63 722 152 735
1 63 746 243 746
1 63 770 151 756
1 63 770 151 784
38 7
19 8 739 67 720 0
in_2
19 7 765 66 746 0
in_1
19 6 789 65 770 0
in_0
20 725 515 784 496 0
c_1
3 260 779 309 730 1 1
3 259 621 308 572 1 1
3 255 393 304 344 1 1
3 257 510 306 461 1 1
3 324 783 373 734 0 1
3 321 622 370 573 0 1
3 319 511 368 462 0 1
3 318 393 367 344 0 1
3 525 487 574 438 0 1
3 524 603 573 554 0 1
3 525 525 574 476 0 1
3 524 563 573 514 0 1
3 633 530 682 481 2 1
22 196 278 336 258 0 \NUL
4 stacked AND Gates
22 196 296 357 276 0 \NUL
 made from NAND Gates
22 532 416 630 396 0 \NUL
OR Gate made
22 532 435 653 415 0 \NUL
 from NAND Gates
3 192 469 241 420 0 1
3 190 383 239 334 0 1
3 191 338 240 289 0 1
3 199 780 248 731 0 1
3 196 667 245 618 0 1
3 196 625 245 576 0 1
22 638 43 752 23 0 \NUL
I took the circuit I
22 638 62 754 42 0 \NUL
made for c_0 and
22 638 81 745 61 0 \NUL
recreated it with
22 638 100 752 80 0 \NUL
only NAND gates
22 8 32 48 12 0 \NUL
Lab 1
22 8 64 108 44 0 \NUL
Brandon, Sean
22 8 96 73 76 0 \NUL
spbrando
19 5 592 64 573 0
in_2
19 5 616 64 597 0
in_1
19 5 640 64 621 0
in_0
19 5 461 64 442 0
in_2
19 5 485 64 466 0
in_1
19 5 509 64 490 0
in_0
19 4 337 63 318 0
in_2
19 4 361 63 342 0
in_1
19 3 385 62 366 0
in_0
22 371 60 448 40 0 \NUL
SOP Circuit
22 317 79 517 59 0 \NUL
(a'b'c) + (a'bc) + (ab'c') + (ab'c)
22 371 24 449 4 0 \NUL
Part C (c_1)
22 12 315 47 295 0 \NUL
a'b'c
22 15 440 46 420 0 \NUL
a'bc
22 16 570 51 550 0 \NUL
ab'c'
22 22 717 53 697 0 \NUL
ab'c
22 254 116 565 96 0 \NUL
I took the circuit I made for c_0 and recreated it 
22 337 135 481 115 0 \NUL
with only NAND gates
1 301 368 319 354
1 301 368 319 382
1 303 485 320 472
1 303 485 320 500
1 305 596 322 583
1 305 596 322 611
1 306 754 325 744
1 306 754 325 772
1 364 368 526 448
1 364 368 526 476
1 365 486 526 486
1 365 486 526 514
1 367 597 525 524
1 367 597 525 552
1 370 758 525 564
1 370 758 525 592
1 571 462 634 491
1 571 500 634 500
1 570 538 634 510
1 570 578 634 519
1 679 505 726 505
1 237 313 256 354
1 236 358 256 368
1 238 444 258 471
1 242 600 260 596
1 242 642 260 610
1 245 755 261 754
1 60 327 192 299
1 60 327 192 327
1 60 351 191 344
1 60 351 191 372
1 59 375 256 382
1 61 451 193 430
1 61 451 193 458
1 61 475 258 485
1 61 499 258 499
1 61 582 260 582
1 61 606 197 586
1 61 606 197 614
1 61 630 197 628
1 61 630 197 656
1 62 779 261 768
1 63 755 200 741
1 63 755 200 769
1 64 729 261 740
38 8
22 8 32 48 12 0 \NUL
Lab 1
22 8 64 108 44 0 \NUL
Brandon, Sean
22 8 96 73 76 0 \NUL
spbrando
20 709 503 768 484 0
c_0
3 388 551 437 502 1 0
3 383 441 432 392 1 0
3 394 665 443 616 1 0
3 390 793 439 744 1 0
5 239 392 288 343 0
5 239 431 288 382 0
5 235 527 284 478 0
5 237 665 286 616 0
5 237 702 286 653 0
5 234 787 283 738 0
4 582 518 631 469 2 0
22 257 189 600 169 0 \NUL
circuit using AND gates, NOT gates, and an OR gate.
22 257 151 587 131 0 \NUL
I took the truth table given and broke it down into a
22 257 170 607 150 0 \NUL
 Sum-of-Products equation. Then converted that into a
19 15 744 74 725 0
in_2
19 15 768 74 749 0
in_1
19 15 792 74 773 0
in_0
19 15 392 74 373 0
in_2
19 15 416 74 397 0
in_1
19 15 440 74 421 0
in_0
19 15 512 74 493 0
in_2
19 15 536 74 517 0
in_1
19 15 560 74 541 0
in_0
19 15 623 74 604 0
in_2
19 15 650 74 631 0
in_1
19 16 676 75 657 0
in_0
22 371 60 448 40 0 \NUL
SOP Circuit
22 317 79 517 59 0 \NUL
(a'b'c) + (a'bc) + (ab'c') + (ab'c)
22 371 24 449 4 0 \NUL
Part C (c_0)
22 26 371 61 351 0 \NUL
a'b'c
22 28 490 59 470 0 \NUL
a'bc
22 24 603 59 583 0 \NUL
ab'c'
22 28 722 59 702 0 \NUL
ab'c
1 285 367 384 402
1 285 406 384 416
1 281 502 389 512
1 283 640 395 640
1 280 762 391 768
1 429 416 583 479
1 434 526 583 488
1 440 640 583 498
1 436 768 583 507
1 628 493 710 493
1 71 382 240 367
1 71 406 240 406
1 71 430 384 430
1 71 502 236 502
1 71 526 389 526
1 71 550 389 540
1 71 613 395 626
1 71 640 238 640
1 71 758 235 762
1 71 782 391 782
1 71 734 391 754
1 72 666 238 677
1 283 677 395 654
39 16777215
47 0
40 1 8 8
50 800 800
51 1 30
30
System
20
700
0
0
1
2
2
34
