<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p2707" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_2707{left:69px;bottom:68px;letter-spacing:0.1px;}
#t2_2707{left:645px;bottom:1141px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t3_2707{left:784px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.1px;}
#t4_2707{left:830px;bottom:68px;letter-spacing:0.12px;}
#t5_2707{left:70px;bottom:1083px;letter-spacing:0.16px;word-spacing:0.01px;}
#t6_2707{left:360px;bottom:858px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t7_2707{left:70px;bottom:770px;letter-spacing:0.13px;}
#t8_2707{left:70px;bottom:747px;letter-spacing:-0.14px;word-spacing:-0.6px;}
#t9_2707{left:70px;bottom:730px;letter-spacing:-0.14px;word-spacing:-0.68px;}
#ta_2707{left:70px;bottom:713px;letter-spacing:-0.14px;word-spacing:-0.87px;}
#tb_2707{left:70px;bottom:697px;letter-spacing:-0.13px;word-spacing:-1.35px;}
#tc_2707{left:70px;bottom:680px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#td_2707{left:70px;bottom:663px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#te_2707{left:70px;bottom:640px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tf_2707{left:70px;bottom:623px;letter-spacing:-0.14px;word-spacing:-1.15px;}
#tg_2707{left:70px;bottom:606px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#th_2707{left:70px;bottom:582px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#ti_2707{left:70px;bottom:542px;letter-spacing:0.13px;}
#tj_2707{left:70px;bottom:518px;letter-spacing:-0.16px;}
#tk_2707{left:70px;bottom:499px;letter-spacing:-0.14px;}
#tl_2707{left:200px;bottom:499px;}
#tm_2707{left:212px;bottom:499px;letter-spacing:-0.15px;word-spacing:0.01px;}
#tn_2707{left:91px;bottom:481px;letter-spacing:-0.14px;}
#to_2707{left:118px;bottom:463px;letter-spacing:-0.15px;}
#tp_2707{left:118px;bottom:444px;letter-spacing:-0.14px;}
#tq_2707{left:146px;bottom:426px;letter-spacing:-0.12px;}
#tr_2707{left:173px;bottom:408px;letter-spacing:-0.14px;}
#ts_2707{left:201px;bottom:389px;letter-spacing:-0.12px;}
#tt_2707{left:228px;bottom:371px;letter-spacing:-0.12px;}
#tu_2707{left:228px;bottom:353px;letter-spacing:-0.11px;}
#tv_2707{left:201px;bottom:334px;letter-spacing:-0.07px;}
#tw_2707{left:201px;bottom:316px;letter-spacing:-0.1px;}
#tx_2707{left:228px;bottom:298px;letter-spacing:-0.13px;}
#ty_2707{left:201px;bottom:279px;letter-spacing:-0.07px;}
#tz_2707{left:173px;bottom:261px;letter-spacing:-0.11px;}
#t10_2707{left:201px;bottom:243px;letter-spacing:-0.12px;}
#t11_2707{left:228px;bottom:224px;letter-spacing:-0.11px;}
#t12_2707{left:228px;bottom:206px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t13_2707{left:201px;bottom:188px;letter-spacing:-0.07px;}
#t14_2707{left:201px;bottom:169px;letter-spacing:-0.11px;}
#t15_2707{left:228px;bottom:151px;letter-spacing:-0.13px;}
#t16_2707{left:201px;bottom:133px;letter-spacing:-0.07px;}
#t17_2707{left:146px;bottom:114px;letter-spacing:-0.07px;}
#t18_2707{left:75px;bottom:1065px;letter-spacing:-0.13px;}
#t19_2707{left:264px;bottom:1065px;letter-spacing:-0.11px;}
#t1a_2707{left:264px;bottom:1048px;letter-spacing:-0.18px;}
#t1b_2707{left:305px;bottom:1065px;letter-spacing:-0.12px;}
#t1c_2707{left:305px;bottom:1048px;letter-spacing:-0.12px;}
#t1d_2707{left:305px;bottom:1031px;letter-spacing:-0.12px;}
#t1e_2707{left:380px;bottom:1065px;letter-spacing:-0.12px;}
#t1f_2707{left:380px;bottom:1048px;letter-spacing:-0.12px;}
#t1g_2707{left:380px;bottom:1031px;letter-spacing:-0.12px;}
#t1h_2707{left:448px;bottom:1065px;letter-spacing:-0.12px;}
#t1i_2707{left:75px;bottom:1008px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t1j_2707{left:75px;bottom:991px;letter-spacing:-0.13px;}
#t1k_2707{left:264px;bottom:1008px;}
#t1l_2707{left:305px;bottom:1008px;letter-spacing:-0.13px;}
#t1m_2707{left:380px;bottom:1008px;letter-spacing:-0.15px;}
#t1n_2707{left:448px;bottom:1008px;letter-spacing:-0.11px;word-spacing:-0.29px;}
#t1o_2707{left:448px;bottom:991px;letter-spacing:-0.11px;}
#t1p_2707{left:448px;bottom:975px;letter-spacing:-0.12px;}
#t1q_2707{left:75px;bottom:952px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t1r_2707{left:75px;bottom:935px;letter-spacing:-0.13px;}
#t1s_2707{left:264px;bottom:952px;}
#t1t_2707{left:305px;bottom:952px;letter-spacing:-0.13px;}
#t1u_2707{left:380px;bottom:952px;letter-spacing:-0.15px;}
#t1v_2707{left:448px;bottom:952px;letter-spacing:-0.11px;word-spacing:-0.29px;}
#t1w_2707{left:448px;bottom:935px;letter-spacing:-0.11px;}
#t1x_2707{left:448px;bottom:918px;letter-spacing:-0.12px;}
#t1y_2707{left:84px;bottom:837px;letter-spacing:-0.14px;}
#t1z_2707{left:186px;bottom:837px;letter-spacing:-0.13px;word-spacing:0.05px;}
#t20_2707{left:361px;bottom:837px;letter-spacing:-0.14px;}
#t21_2707{left:540px;bottom:837px;letter-spacing:-0.15px;}
#t22_2707{left:724px;bottom:837px;letter-spacing:-0.15px;}
#t23_2707{left:99px;bottom:813px;}
#t24_2707{left:200px;bottom:813px;letter-spacing:-0.13px;}
#t25_2707{left:381px;bottom:813px;letter-spacing:-0.16px;}
#t26_2707{left:559px;bottom:813px;letter-spacing:-0.14px;}
#t27_2707{left:743px;bottom:813px;letter-spacing:-0.11px;}

.s1_2707{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_2707{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_2707{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_2707{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_2707{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s6_2707{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s7_2707{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s8_2707{font-size:14px;font-family:TimesNewRoman_b5y;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts2707" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg2707Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg2707" style="-webkit-user-select: none;"><object width="935" height="1210" data="2707/2707.svg" type="image/svg+xml" id="pdf2707" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_2707" class="t s1_2707">XBEGIN—Transactional Begin </span>
<span id="t2_2707" class="t s2_2707">INSTRUCTION SET REFERENCE, W-Z </span>
<span id="t3_2707" class="t s1_2707">Vol. 2D </span><span id="t4_2707" class="t s1_2707">6-25 </span>
<span id="t5_2707" class="t s3_2707">XBEGIN—Transactional Begin </span>
<span id="t6_2707" class="t s4_2707">Instruction Operand Encoding </span>
<span id="t7_2707" class="t s4_2707">Description </span>
<span id="t8_2707" class="t s5_2707">The XBEGIN instruction specifies the start of an RTM code region. If the logical processor was not already in trans- </span>
<span id="t9_2707" class="t s5_2707">actional execution, then the XBEGIN instruction causes the logical processor to transition into transactional execu- </span>
<span id="ta_2707" class="t s5_2707">tion. The XBEGIN instruction that transitions the logical processor into transactional execution is referred to as the </span>
<span id="tb_2707" class="t s5_2707">outermost XBEGIN instruction. The instruction also specifies a relative offset to compute the address of the fallback </span>
<span id="tc_2707" class="t s5_2707">code path following a transactional abort. (Use of the 16-bit operand size does not cause this address to be trun- </span>
<span id="td_2707" class="t s5_2707">cated to 16 bits, unlike a near jump to a relative offset.) </span>
<span id="te_2707" class="t s5_2707">On an RTM abort, the logical processor discards all architectural register and memory updates performed during </span>
<span id="tf_2707" class="t s5_2707">the RTM execution and restores architectural state to that corresponding to the outermost XBEGIN instruction. The </span>
<span id="tg_2707" class="t s5_2707">fallback address following an abort is computed from the outermost XBEGIN instruction. </span>
<span id="th_2707" class="t s5_2707">Execution of XBEGIN while in a suspend read address tracking region causes a transactional abort. </span>
<span id="ti_2707" class="t s4_2707">Operation </span>
<span id="tj_2707" class="t s6_2707">XBEGIN </span>
<span id="tk_2707" class="t s7_2707">IF RTM_NEST_COUNT </span><span id="tl_2707" class="t s8_2707">&lt; </span><span id="tm_2707" class="t s7_2707">MAX_RTM_NEST_COUNT AND SUSLDTRK_ACTIVE = 0 </span>
<span id="tn_2707" class="t s7_2707">THEN </span>
<span id="to_2707" class="t s7_2707">RTM_NEST_COUNT++ </span>
<span id="tp_2707" class="t s7_2707">IF RTM_NEST_COUNT = 1 THEN </span>
<span id="tq_2707" class="t s7_2707">IF 64-bit Mode </span>
<span id="tr_2707" class="t s7_2707">THEN </span>
<span id="ts_2707" class="t s7_2707">IF OperandSize = 16 </span>
<span id="tt_2707" class="t s7_2707">THEN fallbackRIP := RIP + SignExtend64(rel16); </span>
<span id="tu_2707" class="t s7_2707">ELSE fallbackRIP := RIP + SignExtend64(rel32); </span>
<span id="tv_2707" class="t s7_2707">FI; </span>
<span id="tw_2707" class="t s7_2707">IF fallbackRIP is not canonical </span>
<span id="tx_2707" class="t s7_2707">THEN #GP(0); </span>
<span id="ty_2707" class="t s7_2707">FI; </span>
<span id="tz_2707" class="t s7_2707">ELSE </span>
<span id="t10_2707" class="t s7_2707">IF OperandSize = 16 </span>
<span id="t11_2707" class="t s7_2707">THEN fallbackEIP := EIP + SignExtend32(rel16); </span>
<span id="t12_2707" class="t s7_2707">ELSE fallbackEIP := EIP + rel32; </span>
<span id="t13_2707" class="t s7_2707">FI; </span>
<span id="t14_2707" class="t s7_2707">IF fallbackEIP outside code segment limit </span>
<span id="t15_2707" class="t s7_2707">THEN #GP(0); </span>
<span id="t16_2707" class="t s7_2707">FI; </span>
<span id="t17_2707" class="t s7_2707">FI; </span>
<span id="t18_2707" class="t s6_2707">Opcode/Instruction </span><span id="t19_2707" class="t s6_2707">Op/ </span>
<span id="t1a_2707" class="t s6_2707">En </span>
<span id="t1b_2707" class="t s6_2707">64/32bit </span>
<span id="t1c_2707" class="t s6_2707">Mode </span>
<span id="t1d_2707" class="t s6_2707">Support </span>
<span id="t1e_2707" class="t s6_2707">CPUID </span>
<span id="t1f_2707" class="t s6_2707">Feature </span>
<span id="t1g_2707" class="t s6_2707">Flag </span>
<span id="t1h_2707" class="t s6_2707">Description </span>
<span id="t1i_2707" class="t s7_2707">C7 F8 </span>
<span id="t1j_2707" class="t s7_2707">XBEGIN rel16 </span>
<span id="t1k_2707" class="t s7_2707">A </span><span id="t1l_2707" class="t s7_2707">V/V </span><span id="t1m_2707" class="t s7_2707">RTM </span><span id="t1n_2707" class="t s7_2707">Specifies the start of an RTM region. Provides a 16-bit relative offset </span>
<span id="t1o_2707" class="t s7_2707">to compute the address of the fallback instruction address at which </span>
<span id="t1p_2707" class="t s7_2707">execution resumes following an RTM abort. </span>
<span id="t1q_2707" class="t s7_2707">C7 F8 </span>
<span id="t1r_2707" class="t s7_2707">XBEGIN rel32 </span>
<span id="t1s_2707" class="t s7_2707">A </span><span id="t1t_2707" class="t s7_2707">V/V </span><span id="t1u_2707" class="t s7_2707">RTM </span><span id="t1v_2707" class="t s7_2707">Specifies the start of an RTM region. Provides a 32-bit relative offset </span>
<span id="t1w_2707" class="t s7_2707">to compute the address of the fallback instruction address at which </span>
<span id="t1x_2707" class="t s7_2707">execution resumes following an RTM abort. </span>
<span id="t1y_2707" class="t s6_2707">Op/En </span><span id="t1z_2707" class="t s6_2707">Operand 1 </span><span id="t20_2707" class="t s6_2707">Operand2 </span><span id="t21_2707" class="t s6_2707">Operand3 </span><span id="t22_2707" class="t s6_2707">Operand4 </span>
<span id="t23_2707" class="t s7_2707">A </span><span id="t24_2707" class="t s7_2707">Offset </span><span id="t25_2707" class="t s7_2707">N/A </span><span id="t26_2707" class="t s7_2707">N/A </span><span id="t27_2707" class="t s7_2707">N/A </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
