INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/oscar/Coding Projects/CSULB/CECS 361 FALL 2020/Lab Test 4/Lab Test 4.srcs/sources_1/new/dff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/oscar/Coding Projects/CSULB/CECS 361 FALL 2020/Lab Test 4/Lab Test 4.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/oscar/Coding Projects/CSULB/CECS 361 FALL 2020/Lab Test 4/Lab Test 4.srcs/sources_1/new/fib_beh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fib_beh
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/oscar/Coding Projects/CSULB/CECS 361 FALL 2020/Lab Test 4/Lab Test 4.srcs/sources_1/new/fig_str.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fig_str
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/oscar/Coding Projects/CSULB/CECS 361 FALL 2020/Lab Test 4/Lab Test 4.srcs/sim_1/new/fib_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fib_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/oscar/Coding Projects/CSULB/CECS 361 FALL 2020/Lab Test 4/Lab Test 4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
