ncverilog(64): 15.20-s084: (c) Copyright 1995-2020 Cadence Design Systems, Inc.
TOOL:	ncverilog	15.20-s084: Started on May 14, 2023 at 13:55:02 CST
ncverilog
	/home/MingPaoHo/forgit/tpu/sim/top_tb.v
	/home/MingPaoHo/forgit/tpu/src/ctrl.v
	/home/MingPaoHo/forgit/tpu/src/define.v
	/home/MingPaoHo/forgit/tpu/src/def.v
	/home/MingPaoHo/forgit/tpu/src/dp.v
	/home/MingPaoHo/forgit/tpu/src/global_buffer.v
	/home/MingPaoHo/forgit/tpu/src/mac.v
	/home/MingPaoHo/forgit/tpu/src/matrix_define.v
	/home/MingPaoHo/forgit/tpu/src/top.v
	/home/MingPaoHo/forgit/tpu/src/tpu.v
	+incdir+/home/MingPaoHo/forgit/tpu/src
	+nc64bit
	+access+r
	+define+SHM_FILE="tpu.shm"
	+define+FSDB_FILE="tpu.fsdb"
file: /home/MingPaoHo/forgit/tpu/sim/top_tb.v
	module worklib.top_tb:v
		errors: 0, warnings: 0
file: /home/MingPaoHo/forgit/tpu/src/ctrl.v
	module worklib.ctrl:v
		errors: 0, warnings: 0
file: /home/MingPaoHo/forgit/tpu/src/define.v
file: /home/MingPaoHo/forgit/tpu/src/def.v
file: /home/MingPaoHo/forgit/tpu/src/dp.v
	module worklib.dp:v
		errors: 0, warnings: 0
file: /home/MingPaoHo/forgit/tpu/src/global_buffer.v
	module worklib.global_buffer:v
		errors: 0, warnings: 0
file: /home/MingPaoHo/forgit/tpu/src/mac.v
	module worklib.mac:v
		errors: 0, warnings: 0
file: /home/MingPaoHo/forgit/tpu/src/matrix_define.v
`define MATRIX_A_COL 9
                      |
ncvlog: *W,MACRDF (/home/MingPaoHo/forgit/tpu/src/matrix_define.v,2|22): text macro 'MATRIX_A_COL' redefined - replaced with new definition.
`define MATRIX_B_ROW 9
                      |
ncvlog: *W,MACRDF (/home/MingPaoHo/forgit/tpu/src/matrix_define.v,3|22): text macro 'MATRIX_B_ROW' redefined - replaced with new definition.
`define MATRIX_B_COL 9
                      |
ncvlog: *W,MACRDF (/home/MingPaoHo/forgit/tpu/src/matrix_define.v,4|22): text macro 'MATRIX_B_COL' redefined - replaced with new definition.
file: /home/MingPaoHo/forgit/tpu/src/top.v
	module worklib.top:v
		errors: 0, warnings: 0
file: /home/MingPaoHo/forgit/tpu/src/tpu.v
	module worklib.tpu:v
		errors: 0, warnings: 0
	Total errors/warnings found outside modules and primitives:
		errors: 0, warnings: 3
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
    $readmemb("matrix_a.bin", TOP.GBUFF_A.gbuff);
                                              |
ncelab: *W,MEMODR (../sim/top_tb.v,47|46): $readmem default memory order incompatible with IEEE1364.
    $readmemb("matrix_b.bin", TOP.GBUFF_B.gbuff);
                                              |
ncelab: *W,MEMODR (../sim/top_tb.v,48|46): $readmem default memory order incompatible with IEEE1364.
    $readmemb("golden.bin", GOLDEN); 
                                 |
ncelab: *W,MEMODR (../sim/top_tb.v,49|33): $readmem default memory order incompatible with IEEE1364.
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.ctrl:v <0x5bb64be8>
			streams:  16, words:  9932
		worklib.dp:v <0x41dc48b3>
			streams:  71, words: 37263
		worklib.global_buffer:v <0x025401fc>
			streams:   4, words:  2804
		worklib.global_buffer:v <0x7a0e0ff5>
			streams:   4, words:  2804
		worklib.mac:v <0x7e04ab1d>
			streams:   3, words:  1811
		worklib.top_tb:v <0x272b669b>
			streams:   5, words: 38156
		worklib.tpu:v <0x516d7e8d>
			streams:  46, words: 22793
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                  Instances  Unique
		Modules:                 40       7
		Registers:              170      71
		Scalar wires:            39       -
		Expanded wires:         896     102
		Vectored wires:          38       -
		Always blocks:           57      24
		Initial blocks:           2       2
		Cont. assignments:       19      33
		Pseudo assignments:      17      17
		Simulation timescale:  10ps
	Writing initial simulation snapshot: worklib.top_tb:v
Loading snapshot worklib.top_tb:v .................... Done
*Verdi* Loading libsscore_ius152.so
ncsim> source /usr/cad/cadence/INCISIV/cur/tools/inca/files/ncsimrc
ncsim> run
FSDB Dumper for IUS, Release Verdi_O-2018.09, Linux x86_64/64bit, 08/30/2018
(C) 1996 - 2018 by Synopsys, Inc.
*Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi* : Create FSDB file 'tpu.fsdb'
*Verdi* : Begin traversing the scopes, layer (0).
*Verdi* : End of traversing.
*Verdi* : Begin traversing the MDAs, layer (0).
*Verdi* : Enable +mda and +packedmda dumping.
*Verdi* : End of traversing the MDAs.

Simulation Done.

GBUFF_OUT[ 0][ 7: 0] = 0b, pass!
GBUFF_OUT[ 0][15: 8] = 0d, pass!
GBUFF_OUT[ 0][23:16] = 0d, pass!
GBUFF_OUT[ 0]31:24] = 00, pass!
GBUFF_OUT[ 1][ 7: 0] = 13, pass!
GBUFF_OUT[ 1][15: 8] = 13, pass!
GBUFF_OUT[ 1][23:16] = 15, pass!
GBUFF_OUT[ 1]31:24] = 00, pass!
GBUFF_OUT[ 2][ 7: 0] = 09, pass!
GBUFF_OUT[ 2][15: 8] = 0d, pass!
GBUFF_OUT[ 2][23:16] = 0a, pass!
GBUFF_OUT[ 2]31:24] = 00, pass!
GBUFF_OUT[ 3][ 7: 0] = 07, pass!
GBUFF_OUT[ 3][15: 8] = 08, pass!
GBUFF_OUT[ 3][23:16] = 07, pass!
GBUFF_OUT[ 3]31:24] = 00, pass!
GBUFF_OUT[ 4][ 7: 0] = 0c, pass!
GBUFF_OUT[ 4][15: 8] = 0d, pass!
GBUFF_OUT[ 4][23:16] = 0c, pass!
GBUFF_OUT[ 4]31:24] = 00, pass!
GBUFF_OUT[ 5][ 7: 0] = 0a, pass!
GBUFF_OUT[ 5][15: 8] = 09, pass!
GBUFF_OUT[ 5][23:16] = 0a, pass!
GBUFF_OUT[ 5]31:24] = 00, pass!
GBUFF_OUT[ 6][ 7: 0] = 08, pass!
GBUFF_OUT[ 6][15: 8] = 09, pass!
GBUFF_OUT[ 6][23:16] = 09, pass!
GBUFF_OUT[ 6]31:24] = 00, pass!
GBUFF_OUT[ 7][ 7: 0] = 03, pass!
GBUFF_OUT[ 7][15: 8] = 04, pass!
GBUFF_OUT[ 7][23:16] = 04, pass!
GBUFF_OUT[ 7]31:24] = 00, pass!
GBUFF_OUT[ 8][ 7: 0] = 03, pass!
GBUFF_OUT[ 8][15: 8] = 04, pass!
GBUFF_OUT[ 8][23:16] = 05, pass!
GBUFF_OUT[ 8]31:24] = 00, pass!


                                             / \  //\                      
                              |\___/|      /   \//  \\                   
                             /0  0  \__  /    //  | \ \                   
                            /     /  \/_/    //   |  \  \                 
                            @_^_@'/   \/_   //    |   \   \               
                            //_^_/     \/_ //     |    \    \             
                         ( //) |        \///      |     \     \           
                        ( / /) _|_ /   )  //       |      \     _\         
                      ( // /) '/,_ _ _/  ( ; -.    |    _ _\.-~        .-~~~^-.                      
 ********************(( / / )) ,-{        _      `-.|.-~-.            .~         `.                   
 **                   (( // / ))  '/\      /                 ~-. _ .-~      .-~^-.                  
 **  Congratulations!  (( /// ))      `.   {            }                    /                      
 **  Simulation Passed!  (( / ))     .----~-.\        \-'                .~           `. ^-.      
 **                      **           ///.----..>        \             _ -~             `.  ^-`  ^-_ 
 **************************             ///-._ _ _ _ _ _ _}^ - - - -- ~                     ~-- ,.-~  


GBUFF_OUT[ 0][ 7: 0] = 0b, pass!
GBUFF_OUT[ 0][15: 8] = 0d, pass!
GBUFF_OUT[ 0][23:16] = 0d, pass!
GBUFF_OUT[ 0][31:24] = 00, pass!
GBUFF_OUT[ 1][ 7: 0] = 13, pass!
GBUFF_OUT[ 1][15: 8] = 13, pass!
GBUFF_OUT[ 1][23:16] = 15, pass!
GBUFF_OUT[ 1][31:24] = 00, pass!
GBUFF_OUT[ 2][ 7: 0] = 09, pass!
GBUFF_OUT[ 2][15: 8] = 0d, pass!
GBUFF_OUT[ 2][23:16] = 0a, pass!
GBUFF_OUT[ 2][31:24] = 00, pass!
GBUFF_OUT[ 3][ 7: 0] = 07, pass!
GBUFF_OUT[ 3][15: 8] = 08, pass!
GBUFF_OUT[ 3][23:16] = 07, pass!
GBUFF_OUT[ 3][31:24] = 00, pass!
GBUFF_OUT[ 4][ 7: 0] = 0c, pass!
GBUFF_OUT[ 4][15: 8] = 0d, pass!
GBUFF_OUT[ 4][23:16] = 0c, pass!
GBUFF_OUT[ 4][31:24] = 00, pass!
GBUFF_OUT[ 5][ 7: 0] = 0a, pass!
GBUFF_OUT[ 5][15: 8] = 09, pass!
GBUFF_OUT[ 5][23:16] = 0a, pass!
GBUFF_OUT[ 5][31:24] = 00, pass!
GBUFF_OUT[ 6][ 7: 0] = 08, pass!
GBUFF_OUT[ 6][15: 8] = 09, pass!
GBUFF_OUT[ 6][23:16] = 09, pass!
GBUFF_OUT[ 6][31:24] = 00, pass!
GBUFF_OUT[ 7][ 7: 0] = 03, pass!
GBUFF_OUT[ 7][15: 8] = 04, pass!
GBUFF_OUT[ 7][23:16] = 04, pass!
GBUFF_OUT[ 7][31:24] = 00, pass!
GBUFF_OUT[ 8][ 7: 0] = 03, pass!
GBUFF_OUT[ 8][15: 8] = 04, pass!
GBUFF_OUT[ 8][23:16] = 05, pass!
GBUFF_OUT[ 8][31:24] = 00, pass!


                                             / \  //\                      
                              |\___/|      /   \//  \\                   
                             /0  0  \__  /    //  | \ \                   
                            /     /  \/_/    //   |  \  \                 
                            @_^_@'/   \/_   //    |   \   \               
                            //_^_/     \/_ //     |    \    \             
                         ( //) |        \///      |     \     \           
                        ( / /) _|_ /   )  //       |      \     _\         
                      ( // /) '/,_ _ _/  ( ; -.    |    _ _\.-~        .-~~~^-.                      
 ********************(( / / )) ,-{        _      `-.|.-~-.            .~         `.                   
 **                   (( // / ))  '/\      /                 ~-. _ .-~      .-~^-.                  
 **  Congratulations!  (( /// ))      `.   {            }                    /                      
 **  Simulation Passed!  (( / ))     .----~-.\        \-'                .~           `. ^-.      
 **                      **           ///.----..>        \             _ -~             `.  ^-`  ^-_ 
 **************************             ///-._ _ _ _ _ _ _}^ - - - -- ~                     ~-- ,.-~  


Simulation complete via $finish(1) at time 100 US + 0
../sim/top_tb.v:164     $finish;
ncsim> exit
TOOL:	ncverilog	15.20-s084: Exiting on May 14, 2023 at 13:55:04 CST  (total: 00:00:02)
