-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
-- Date        : Sat Nov  2 19:59:26 2024
-- Host        : Zhan_Laptop running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top load1 -prefix
--               load1_ load1_sim_netlist.vhdl
-- Design      : load1
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a35tcpg236-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity load1_blk_mem_gen_mux is
  port (
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_douta : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
end load1_blk_mem_gen_mux;

architecture STRUCTURE of load1_blk_mem_gen_mux is
  signal sel_pipe : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sel_pipe_d1 : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
\douta[0]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(0),
      I1 => ram_douta(0),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      O => douta(0)
    );
\douta[10]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(10),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      O => douta(10)
    );
\douta[11]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(11),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      O => douta(11)
    );
\douta[12]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(12),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      O => douta(12)
    );
\douta[13]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(13),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      O => douta(13)
    );
\douta[14]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(14),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      O => douta(14)
    );
\douta[15]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(15),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      O => douta(15)
    );
\douta[1]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(1),
      I1 => ram_douta(1),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      O => douta(1)
    );
\douta[2]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(2),
      I1 => ram_douta(2),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      O => douta(2)
    );
\douta[3]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(3),
      I1 => ram_douta(3),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      O => douta(3)
    );
\douta[4]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(4),
      I1 => ram_douta(4),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      O => douta(4)
    );
\douta[5]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(5),
      I1 => ram_douta(5),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      O => douta(5)
    );
\douta[6]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(6),
      I1 => ram_douta(6),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      O => douta(6)
    );
\douta[7]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(7),
      I1 => ram_douta(7),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      O => douta(7)
    );
\douta[8]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(8),
      I1 => ram_douta(8),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      O => douta(8)
    );
\douta[9]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(9),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      O => douta(9)
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => sel_pipe(0),
      Q => sel_pipe_d1(0),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => sel_pipe(1),
      Q => sel_pipe_d1(1),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(0),
      Q => sel_pipe(0),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(1),
      Q => sel_pipe(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity load1_blk_mem_gen_prim_wrapper_init is
  port (
    ram_douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC;
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end load1_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of load1_blk_mem_gen_prim_wrapper_init is
  signal \^device_7series.no_bmm_info.sp.simple_prim36.ram_0\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ <= \^device_7series.no_bmm_info.sp.simple_prim36.ram_0\;
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"BCD175D5DBFFFFFFFFFFF7CFFFBEF3FFFFFEFFFFFFFFFFDFFFFFBFFFFFFFFFFF",
      INITP_01 => X"4BDFFFFFFFFFF55AAF9857EBFBFFFFFFFFFFFABF5B33ACAE6EAFFFFFFFFFFC57",
      INITP_02 => X"FFFFFC7DDBEEEADDCD57FFFFFFFFF19A86B56DABBFFBFFFFFFFFEE5F515AF896",
      INITP_03 => X"FFF64A9EFE59FFFFFFFFFFFFF9DDBF9FFFDEFFFFFFFFFFFFFFFEFBEDFAEBFFFF",
      INITP_04 => X"FFFEFFFFFFFFFFFFFFEE5A5FFFD7FFFFFFFFFFFFFFBB7DEFFFBFFFFFFFFFFFFF",
      INITP_05 => X"FFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFF9EFE88FFFEFFFFFFFFFFFFFFFFF91CF",
      INITP_06 => X"FFFBFBFFFFFFFFFFFFFFFFFFFFFFEBFFFFFFFFFFFFFFFDFFFFFFA7FFFFFFFFFF",
      INITP_07 => X"FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_08 => X"FFFFFFFFFFD3B7FD7F7FFFFFFFFFFFFFFF9BFEFEBFFFFFFFFFFFFFFFFFBBFFFE",
      INITP_09 => X"EEFF3D96FFFFFFFFFFFFFFFF99FBFFC27FFFFFFFFFFFFFFFBF9AFFD07FFFFFFF",
      INITP_0A => X"FFFFFFFFFFFFFFFA9377FF66FFFFFFFFFFFFFF87A81F777CF9FFFFFFFFFFFFEB",
      INITP_0B => X"FFFFFFF090008DB7FFFFFFFFFFFFFF6E001255E2FFFFFFFFFFFFFFE2480CFC6C",
      INITP_0C => X"EBC7FF9DFFFFFFFFFFFFFFDF97C7FFFFFFFFFFFFFFFFFFFF6001FBFFFFFFFFFF",
      INITP_0D => X"FFFFFFFFFFFFFFB777DCFFFFFFFFFFFFFFFFFFDFDDE3FFFFF7FFFFFFFFFFFF2F",
      INITP_0E => X"FFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFBFFDFFF7FFFFFFFFFFFFEFFC77FF7BB",
      INITP_0F => X"F3FFFFFDFFFFFFFFFFFFFDFFBDFFFFFFFDFFFFFFFFFFFFFBFFFFFFFFBFFFFFFF",
      INIT_00 => X"6827882768680748482828480748076948484848484848484848484848484848",
      INIT_01 => X"4A8B6A4969498907496969088A6907AA69A6AA09094A6A496908692828698A29",
      INIT_02 => X"4848484848484848484848484848484869074807CA0768272789E68968074848",
      INIT_03 => X"472727272768AA4848890789078928E748484848484848484848484848484848",
      INIT_04 => X"080889288927888928C6CA28486907C6690748082CA6892828078907A9276969",
      INIT_05 => X"4848484848484848484848484848484848696927C628A94848270B858928AA28",
      INIT_06 => X"47A9E6CAA9C62869694828692807488948484848484848484848484848484848",
      INIT_07 => X"CAA5886806A8C5E527EAC6070A430A47A4674727A5A9A54827C9C588C568E668",
      INIT_08 => X"4848484848484848484848484848484828692827688913B57489A6CAE7890707",
      INIT_09 => X"FE3FA964286869E748E769C689A9892748484848484848484848484848484848",
      INIT_0A => X"E5889B5E05BCBF1DC5DD67475B6BD91E7EDC879BE9F9ACC5465AA89B1E5F47DD",
      INIT_0B => X"48484848484848484848484848484848484807CA2813EA542774690748696989",
      INIT_0C => X"EAFACAA989E74889486989892727478948484848484848484848484848484848",
      INIT_0D => X"26BCC87A8766251D87DDC5061EA409E5A37EC39FE4DF97C81D5E05BCC91A2647",
      INIT_0E => X"484848484848484848484848484848482828486934CAC668B5693469AAC689E7",
      INIT_0F => X"7CFFA6A527E7482707A9C6EB28A9686848484848484848484848484848484848",
      INIT_10 => X"7BC942DF62FCDC3EA4DFFE3E7F845FDC5D1C253D269B6B5A05DCE5BF3A7F26DD",
      INIT_11 => X"48484848484848484848484848484848284848E7172789C6C648F707076907AA",
      INIT_12 => X"68BE688948074848A9F299D2CAA6278948484848484848484848484848484848",
      INIT_13 => X"477B0A192AC888FD477C2768DD889CC96A4687FD269F63C946DC46BC679C4847",
      INIT_14 => X"4848484848484848484848484848484848492889E795E7CACA13A5AA48E789C7",
      INIT_15 => X"683FE6E68948E76874A913AA33EA894848484848484848484848484848484848",
      INIT_16 => X"4869FE9F27FE1E7F477F48C65F065FFD3E1D26FD88BDC9C526BF847F06BFE648",
      INIT_17 => X"48484848484848484848484848484848286948484807B5745469272807AAC689",
      INIT_18 => X"4768682727E68995284889954875486948484848484848484848484848484848",
      INIT_19 => X"28692848682727896807A907470688E526FF270668E688470627C9C5CA69C648",
      INIT_1A => X"4848484848484848484848484848484848484848484848482727282828482848",
      INIT_1B => X"684868488968AAD24828C6088AF3CBE748484848484848484848484848484848",
      INIT_1C => X"49496948476CCD2707CA84881EA8427E26DD1E1E5F681E47DFBCDDC90627A989",
      INIT_1D => X"4848484848484848484848484848484848484848484848482727282828484848",
      INIT_1E => X"682848486968270B54CAE7EBB20CA68A48484848484848484848484848484848",
      INIT_1F => X"28286969882FD1A907A98867BC6766FCE5262AEE1EC55FC54FED5B47684869E7",
      INIT_20 => X"4848484848484848484848484848484848484848484848482828282828484848",
      INIT_21 => X"AA89AA6968680707891317D28928082848484848484848484848484848484848",
      INIT_22 => X"484848484768A92789E6A906BF7A3D3DC53E1E1E5FA99CC8DFD9FFE5470648CA",
      INIT_23 => X"4848484848484848484848484848484849484848484848484828282828484828",
      INIT_24 => X"CBCAEBAA496969482748C6CAC649486948484848484848484848484848484848",
      INIT_25 => X"2848276868062789072727E61E2625DCE57FC50647439FC5E588DD26A9484869",
      INIT_26 => X"4848484848484848484848484848484849494848484848484848282828482828",
      INIT_27 => X"8A8ACB8A2848896907892748686928E748484848484848484848484848484848",
      INIT_28 => X"494848484789CA078A4908EB3FCA687F26FDFDDF7C0AFE6806A93B0B8928AB6A",
      INIT_29 => X"4848484848484848484848484848484849494848484848486948482828482828",
      INIT_2A => X"8BABAB8A29498948288948E7A948694848484848484848484848484848484848",
      INIT_2B => X"28284869894CCEAA296ACCC8CB288969A927EAE6A9A52BA588A50BA6084AAC2A",
      INIT_2C => X"4848484848484848484848484848484849494848484848486948484848482828",
      INIT_2D => X"8B8B6A6A49496928692827486827486848484848484848484848484848484848",
      INIT_2E => X"282848692869CB296A8B8B6B8B49498A0668EA8927CAC68928484829AB8B6B4B",
      INIT_2F => X"4848484848484848484848484848484849494848484848486969484848482828",
      INIT_30 => X"4869284869280869484848484848482848484848484848484848484848484848",
      INIT_31 => X"496A6A4A4A4A4929296AAB29AB29696929E84AC8C7AA07694928286989AAAA08",
      INIT_32 => X"48484848484848484848484848484848284868684909E8082767878766676767",
      INIT_33 => X"8969284848696948484828284848484848484848484848484848484848484848",
      INIT_34 => X"29498989694929296A694949298A2928A92829E88AAEA9482869492828486948",
      INIT_35 => X"4848484848484848484848484848484808486868482808284867876748484848",
      INIT_36 => X"8948696928284807484848282828486848484848484848484848484848484848",
      INIT_37 => X"2969C9C9A989492907AA07AA29E80869C8684807AACECA2748694828696968A9",
      INIT_38 => X"48484848484848484848484848484848082848686848484868686848290A0A2A",
      INIT_39 => X"6928486948484889694848482828484848484848484848484848484848484848",
      INIT_3A => X"4868A9A9A98969486927A9680808892787A8882828CA6867A968684848280749",
      INIT_3B => X"484848484848484848484848484848480828486868684868686869490A0A0B2B",
      INIT_3C => X"8969482869692889484848484828484848484848484848484848484848484848",
      INIT_3D => X"474747274748484747EAB127EA6847C827898968072727688847896807484949",
      INIT_3E => X"4848484848484848484848484848484828284868686868686969694A2A2A2A4B",
      INIT_3F => X"072889484849E748482828484848486948484848484848484848484848484848",
      INIT_40 => X"472707082868684848E769E9B8F44FA807682768272707074727894828AA49C7",
      INIT_41 => X"4848484848484848484848484848484848686868484849496969694949496969",
      INIT_42 => X"CAE7486948494889894828484848486948484848484848484848484848484848",
      INIT_43 => X"2829092969A9894829A7AD77B752714928A90748272827E6482748082848070B",
      INIT_44 => X"4848484848484848484848484848484887676748282829494949484848476766",
      INIT_45 => X"F7AA0789484828280BAA69484828284848484848484848484848484848484848",
      INIT_46 => X"09294989C9CA8A2929CB33F892734A0B892B6948E7074847472829094A082CD9",
      INIT_47 => X"4848484848484848484848484848484887674727282828292949484847466665",
      INIT_48 => X"6D28288948284849484848484848484848484848484848484848484848484848",
      INIT_49 => X"6AEFB1F1D0D191717194F5765613CCEB4969490809084888A828E96BC81332F5",
      INIT_4A => X"48484848484848484848484848484848484848482727282849086949274767A7",
      INIT_4B => X"2C89896928484828484848484848484848484848484848484848484848484848",
      INIT_4C => X"D1B5F55636F5B51616D8B69656B593948AAB8A29090929AA284AEAA86DD556F4",
      INIT_4D => X"48484848484848484848484848484848292928484747474707490829CAA9EA0E",
      INIT_4E => X"6928282848692828484848484848484848484848484848484848484848484848",
      INIT_4F => X"35D856D5F22F6FD43597769777781717F6742FEA6929E8498BC9A8EC1AD77551",
      INIT_50 => X"484848484848484848484848484848480A0A29686786664768296AAFB2745817",
      INIT_51 => X"8928484848E7E7AA484848484848484848484848484848484848484848484848",
      INIT_52 => X"96F40ECEB27595F6F6F6F53636977757B4357535D4D1EA48A74A4AEA3534D42B",
      INIT_53 => X"484848484848484848484848484848480B2A49688786864748E70C14D657DA58",
      INIT_54 => X"482869898949EB91484848484848484848484848484848484848484848484848",
      INIT_55 => X"16D5CEEBCFB6BAFB1CBA3736D43556563676B6953414AF902BAA27EDD315D2C9",
      INIT_56 => X"484848484848484848484848484848480A2A4968878767482829692F57F58F32",
      INIT_57 => X"69484807280707CA484848484848484848484848484848484848484848484848",
      INIT_58 => X"FF9ACF0B921CDF1C7E7E7D5C9856D5B45635555535D7F3F37391D25A352EE9CC",
      INIT_59 => X"484848484848484848484848484848482949486887676849098A698C19FC561A",
      INIT_5A => X"6948482869892807484848484848484848484848484848484848484848484848",
      INIT_5B => X"5EBF9DBD9DFEBE1B5CBDDE1F7D1A57F59437BD3F1B37AC888908084B72F58B49",
      INIT_5C => X"48484848484848484848484848484848284848486868494AE96A28E466A706A5",
      INIT_5D => X"2828694848482869484848484848484848484848484848484848484848484848",
      INIT_5E => X"FD1C7C3EBC7B7C9CDCDC7B7D7DBE9CBB1E7C1C368C4BC86A09A80948F576890A",
      INIT_5F => X"484848484848484848484848484848482747474848494A4B4B29486682000101",
      INIT_60 => X"4848696928484928070728486848484848484848484848484848484848484848",
      INIT_61 => X"A78ABA7DBE3C9EBE7EFFBEDE9E5D9EFD48484848890B48488948698968919989",
      INIT_62 => X"48484848484848484848484848484848484848696948486928EB072848284828",
      INIT_63 => X"0828282848484848896948484848484848484848484848484848484848484848",
      INIT_64 => X"69C64CCACD70302889B1B5122B07698AA948484827896889893050892889AA48",
      INIT_65 => X"484848484848484848484848484848486969482828484828CA910B2869696989",
      INIT_66 => X"4889480748482848CA8948484848484848484848484848484848484848484848",
      INIT_67 => X"6807EAE5A8EE90A9CAB19453EE8948486927698907484827074C6C276969E789",
      INIT_68 => X"48484848484848484848484848484848486848284889AA69C64C28E668692828",
      INIT_69 => X"07494807E7284848894848484848484848484848484848484848484848484848",
      INIT_6A => X"28AAADEAEAA96DCA48A9A94CEE4C8A49A9696848274869682869694848486948",
      INIT_6B => X"4848484848484848484848484848484848484828484848288907E7EB89076969",
      INIT_6C => X"4928284807286948484848486848486848484848484848484848484848484848",
      INIT_6D => X"E70869898D8A6A294949E728AA28A7C748480727A96807284969694848694828",
      INIT_6E => X"48484848484848484848484848484848484848484828488969E7EB914C486907",
      INIT_6F => X"8908086948284848686868684827486848484848484848484848484848484848",
      INIT_70 => X"2808E7E70C490808E849482848282849486948CAAECA074948C64848692C6948",
      INIT_71 => X"48484848484848484848484848484848482828696948AA0B282869EB48286948",
      INIT_72 => X"E78A890828484869696848484848484848484848484848484848484848484848",
      INIT_73 => X"4868A92768E7286948686848686848274748E628CA2808486907898907892848",
      INIT_74 => X"4848484848484848484848484848484868484848272748892889282727682807",
      INIT_75 => X"4871306928692828282828486948282848484848484848484848484848484848",
      INIT_76 => X"A806884868486928894768888888688827886827482889082889C72848486869",
      INIT_77 => X"4848484848484848484848484848484848484848484848484868276828482889",
      INIT_78 => X"69E7492828892807280728484869484848484848484848484848484848484848",
      INIT_79 => X"6828692869284828484848484848474748276848284848284948284828694828",
      INIT_7A => X"48484848484848484848484848484848484828484848684868074869480B8907",
      INIT_7B => X"690849482828E728282848694848280848484848484848484848484848484848",
      INIT_7C => X"89E72828086AE8082828282828282747A9274848482828692889492828694848",
      INIT_7D => X"484848484848484848484848484848480769486968CA8DCA48890768076807AA",
      INIT_7E => X"2829492848482889282828482828282848484848484848484848484848484848",
      INIT_7F => X"07078A29C8C7086A48482828282847470707486948280869494908284828E789",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => ram_douta(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => ram_douta(8),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \^device_7series.no_bmm_info.sp.simple_prim36.ram_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => addra(12),
      O => \^device_7series.no_bmm_info.sp.simple_prim36.ram_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \load1_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 15 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \load1_blk_mem_gen_prim_wrapper_init__parameterized0\ : entity is "blk_mem_gen_prim_wrapper_init";
end \load1_blk_mem_gen_prim_wrapper_init__parameterized0\;

architecture STRUCTURE of \load1_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_70\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"11490948012809690107012711CA012701270168014811EA096909680968222C",
      INIT_01 => X"0948094809480948094809480948094809480948094809480948094809480948",
      INIT_02 => X"0948094809480948094809480948094809480948094809480948094809480948",
      INIT_03 => X"012809690128012811AA09690128014809690989096909280928092811481149",
      INIT_04 => X"0968098909890128012809490929092909490949010800E80128096909690128",
      INIT_05 => X"01690148010800E821AB0908096900E701690168014809480948094801680168",
      INIT_06 => X"1169010701080969014801480989018909CA018909CA09CA09AA016801480169",
      INIT_07 => X"0948094809480948094809480948094809480948094809480948094809480948",
      INIT_08 => X"0948094809480948094809480948094809480948094809480948094809480948",
      INIT_09 => X"01080148010711EB32EF1A4C09A9018911CA1A0B098909690949092809280928",
      INIT_0A => X"01270128014801280969118A09290109114A00E80949118A0969094911890128",
      INIT_0B => X"016911EB0929196A114A114A00E8018901690169014809480948094801680168",
      INIT_0C => X"09490948096901070128098901480127228D01A91A6C012709CA018909AA0148",
      INIT_0D => X"0948094809480948094809480948094809480948094809480948094809480948",
      INIT_0E => X"0948094809480948094809480948094809480948094809480948094809480948",
      INIT_0F => X"018909A901682ACE4BD2226D01890147014809CA014801480969012809480948",
      INIT_10 => X"0948094811691169094900E800A7114A0909196B3A8F324E094900A609280948",
      INIT_11 => X"0129094900874A904AB07415116A010801690149094909281128092809480148",
      INIT_12 => X"092801080969012809891A2C09CA09CA22CE012822AD09EA01AA11EB330F01A9",
      INIT_13 => X"0948094809480948094809480948094809480948094809480948094809480948",
      INIT_14 => X"0948094809480948094809480948094809480948094809480948094809480948",
      INIT_15 => X"014809EA01AA2AEE43D22AEE1A6C01C9014809CA012701270969012809690948",
      INIT_16 => X"010701280928092809290909198B4AF109093A6F4B1121EC09290908114900E7",
      INIT_17 => X"0109198B218B422F210A11090929010801490149092911281108112809480948",
      INIT_18 => X"1169092801280949012809AA122B012722CE01CA122B22AD09EA09EA22AD0148",
      INIT_19 => X"0948094809480948094809480948094809480948094809480948094809480948",
      INIT_1A => X"0948094809480948094809480948094809480948094809480948094809480948",
      INIT_1B => X"22CE4C133B703B703B912B0F22CD0168124B228D01A901480969012809480928",
      INIT_1C => X"0908094809480929114A090900C8194A3A6F29ED196B198B3A4E198A00E71129",
      INIT_1D => X"092900A8192A31AC52D1110963F4014901690149092911291108112809480948",
      INIT_1E => X"09080969094909690128224C4BB201681A8D337001681A6C22AD0A0B01480189",
      INIT_1F => X"0948094809480948094809480948094809480948094809480948094809480948",
      INIT_20 => X"0128012809680148014801480107098901680969012701480969014801270148",
      INIT_21 => X"0A2C54952B302B5043F3230F126D01AA1A6D120C018901080969118909080908",
      INIT_22 => X"08CA4AD108E9094911CA11AA00C7114A6BD54A704A714AB2112B090901490127",
      INIT_23 => X"08EA3A7063955B35086A52924AB208E9092809891A0A098800E7112A3A0E10AA",
      INIT_24 => X"1149090711490949096909CB122D2B1022EF1A8E22CF124D01AA01AA1A4C11EB",
      INIT_25 => X"0989016801480148014801480148016809690969014809690127096901680168",
      INIT_26 => X"1169094811690948114911690908116909280928092811690948116911490948",
      INIT_27 => X"01AA126D22CE124D01AA124C1A8E2B0F01690149014909490928092811281128",
      INIT_28 => X"110B4AD1116A0108094819EA09481109192B4A714A71296D110A116B2A8D09A9",
      INIT_29 => X"110A194B3A0F5AB34A316B345AD2196B0908328D118800C6218A4AB05AD2290C",
      INIT_2A => X"090708E71149094809691A2C226D1A6D1A8E124D22EF228E1A8D228E1A2C0169",
      INIT_2B => X"0928092811690928114909281149094809280928094809480928094809480928",
      INIT_2C => X"092800E7092809490928010801080969094909280108094900C7094901080108",
      INIT_2D => X"0A2C01AA23301ACE01EB1AEF126D1AAE016901CB122C11EC0128010809490949",
      INIT_2E => X"0048118C014A098A1A4C32CE11AA010900E93A70218D00AA00C911CC228E1A8D",
      INIT_2F => X"090A008810EA212C4230214D192C08E9116A4B5109690107198B216C298E4211",
      INIT_30 => X"0948096909690149018A122C0A2C0A2D128E1ACF339222EF22CF1A6D018A0149",
      INIT_31 => X"09280928118A0108094901080949010809490108096909280969012811690928",
      INIT_32 => X"016901690989018901690169016901480169018901480989012809AA01690989",
      INIT_33 => X"1B2F024C0AAD026C028D1B0F022B022C024C1ACE128D124C01A901A901A90168",
      INIT_34 => X"11CD016A010801891AAD1A8C0127010811CC19ED094B098C010901AA01680A4B",
      INIT_35 => X"016900E8118B094B4B1200E9010901490128332F01A9016909AB11AC21AE5314",
      INIT_36 => X"016809C90148014801AA020B020B12EE026D12CE1B300A8D0A6C01CA016801AA",
      INIT_37 => X"0989016909890128098901280189016901690128018901280189010709890148",
      INIT_38 => X"094409650944012409441185118509440124096509650944096511A501030944",
      INIT_39 => X"01C609E701E61AA92B0B22AA22CA1A6901A609C7012401650965094401230944",
      INIT_3A => X"5BB02A6A19E7098532C92268014411865BAF42CC4AED324A1166010401440123",
      INIT_3B => X"11A50123094409054B0D11261146096509A6330B1A07016511A742CD322B29AA",
      INIT_3C => X"094409650124098509A512081A692AEB124822AA22CA2AEB332C1A2809A60185",
      INIT_3D => X"11850944094409441185096409651185118509441185094411A5012411850964",
      INIT_3E => X"CE12CE12CDF1D632CE12BD6FBD90D653CE11C5B0CE11BD6FCE12CDF1C5D0CDF1",
      INIT_3F => X"BD90BDD1BDB0CE53C612B56FD673C5D1C5D1CE12BD90D653CDF1C58FCDB0E653",
      INIT_40 => X"E654C590CDF2ACEDD632D631CDF1CDD1DE33CD51DDD3CD51D5F3B52FEEF5C5F0",
      INIT_41 => X"CE51C611C5D0CDD1DE53BD70C5D1D652C631C611C611C612CE12CDD3C573DDF5",
      INIT_42 => X"D5F1CDB0CDB0DE52BD90CE12D653B590C612BDD1C5F1C5F2D653CDF2CDF1CDF1",
      INIT_43 => X"C5D1CDF1C5B0CE12C5D0CE11C5B0CDF1CDF1C5D0CDF1CE12CE12CDF1CDF1CDF1",
      INIT_44 => X"B407CCAAC469C469BC499B659B24ABE7BC489B24BC48A385BC69B3E7C469BC48",
      INIT_45 => X"D4CBBC48D4EBCCAAB3C7A365A36592E3C449CC69BC28D4AAB3A6B3A6C428CC48",
      INIT_46 => X"C409A304C449A364BC27B3E6CC69BBE7CC49CC29BBA8CC2AC429AB65AB859B23",
      INIT_47 => X"AC26BC88B427CCEAAB86B408BC49BC48B448B468C4CAC4AAC48A92A49AC5C40B",
      INIT_48 => X"C428C428BBE7CC69B3A6B3C7ABC79B45C48AB408D4EBC449B3C7B3A6A3249B04",
      INIT_49 => X"B428C4AAB408CCAAABC7CCCBBC49CCAAB408B408B3E7C469B408BC49BC28C469",
      INIT_4A => X"7204B40CABCB9308ABCBBC6DA3CA8286B44C82A6BC6DA38AB42C9328A3CA8AC7",
      INIT_4B => X"B42C8AE7ABEB82A67A659B699349B42CAC0CABCB93289B698285AB8AB40B8285",
      INIT_4C => X"BC4D7A45BC4CB42BB44B9327A3A98AC68AA7B3CC8266BC0C82A6ABEB7224AC0B",
      INIT_4D => X"AC2BB44B8AE6A3CA6A04B40CABEB82C66203AC4BAC4C82C6B44DB42DB3CC8267",
      INIT_4E => X"92E7ABA992C7A3699B6993088AC7A3CAB44D8B08AC0C82A67A249B499B49ABCB",
      INIT_4F => X"8AC7A3CA8AE7A3AA7A65B42CA3CAB44C9328932882A69B698AC79B899B69A3CA",
      INIT_50 => X"2106210621062106210621062106210621062106210621062106210621062106",
      INIT_51 => X"1906190619061906190619061906190619061906190619061906190619062106",
      INIT_52 => X"1906190619261925192519251925190619062106210619061906190619261926",
      INIT_53 => X"1906190619062106210621062106210619061905190521062106210620E720E7",
      INIT_54 => X"2106190619061906190619061906192619261906190619061906190621062106",
      INIT_55 => X"2106210621062106210621062106210621062106210621062106210621062106",
      INIT_56 => X"014A014A014A014A014A014A014A014A014A014A014A014A014A014A014A014A",
      INIT_57 => X"016A016A016A014A014A016A016A016A016A016A016A016A016A016A016A016A",
      INIT_58 => X"016A016A016A016A01690169016A016A016A016A016A016A016A016A016A016A",
      INIT_59 => X"014A014A014A014A014A014A014A014A014A0149014901490149094A092A092A",
      INIT_5A => X"016A016A016A016A016A016A016A016A016A016A016A016A014A016A014A014A",
      INIT_5B => X"014A014A014A014A014A014A014A014A014A014A014A014A014A014A014A014A",
      INIT_5C => X"0149014901490149014901490149014901490149014901490149014901490149",
      INIT_5D => X"0168016801680168016901690169016901690169016901680168016801680168",
      INIT_5E => X"0168016801680168016801680168016801680168016801680168016901690169",
      INIT_5F => X"0149014901490149014901490149014801480148014801480948094809480948",
      INIT_60 => X"0168016801680168016801680168016801680169016901680168016801680168",
      INIT_61 => X"0149014901490149014901490149014901490149014901490149014901490149",
      INIT_62 => X"0946094609460946094609460946094609460946094609460946094609460946",
      INIT_63 => X"1146114611461146114611461147114709470946094609460946094609460946",
      INIT_64 => X"0946094609460946094609460946094609460946094609460946094609470947",
      INIT_65 => X"0947094709470947094709460946094609460946094609460946094509450965",
      INIT_66 => X"0946094609460946094609460946094609460946094609460946094609460946",
      INIT_67 => X"0946094609460946094609460946094609460946094609460946094609460946",
      INIT_68 => X"0947094709470947094709470947094709470947094709470947094709470947",
      INIT_69 => X"0947094709470927092709270928092809280928094809470947094709470947",
      INIT_6A => X"0947094709470927092709280928094709470947094709470947092809281128",
      INIT_6B => X"0948094809480948094709470947094709470947094709470947096701670167",
      INIT_6C => X"0947094709470947094709470927092709270947094709470947094709470947",
      INIT_6D => X"0947094709470947094709470947094709470947094709470947094709470947",
      INIT_6E => X"016A016A016A016A016A016A016A016A016A016A016A016A016A016A016A016A",
      INIT_6F => X"0149014901490149014A014A014A014A014A014A014A014A014A014901490149",
      INIT_70 => X"014901490149014A014A014A014A014A014A014901490149014A014A014A092A",
      INIT_71 => X"014A014A014A0169016901690169016A014A014A014A014A016A016901690169",
      INIT_72 => X"014A014A014A014A014A014A01490149014901490149014A014A014A014A014A",
      INIT_73 => X"016A016A016A016A016A016A016A016A016A016A016A016A016A016A016A016A",
      INIT_74 => X"0149014901490149014901490149014901490149014901490149014901490149",
      INIT_75 => X"0149014901490149014901490149014901490149014901490149014901490149",
      INIT_76 => X"01490149014909490929092909490149014901490149014901490949092A092A",
      INIT_77 => X"094909490949014901490149014901490949094A094A014A0149014901690169",
      INIT_78 => X"0149014901490149014901490149014901490149014901490149016901690149",
      INIT_79 => X"0149014901490149014901490149014901490149014901490149014901490149",
      INIT_7A => X"1127112711271127112711271127112711271127112711271127112711271127",
      INIT_7B => X"0947094711471147114711271127112711271127094709470947094709470947",
      INIT_7C => X"0946094711471127112711271127112709470947094709470947112711271128",
      INIT_7D => X"1927192711261126112611261127112711271127112811281127112709470947",
      INIT_7E => X"0947094709470947094711471147114711470947094709470947094709470947",
      INIT_7F => X"1127112711271127112711271127112711271127112711271127112711271127",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 4) => addra(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 16) => B"0000000000000000",
      DIADI(15 downto 0) => dina(15 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 16) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 16),
      DOADO(15 downto 0) => DOADO(15 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 2) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 2),
      DOPADOP(1) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_70\,
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => addra(12),
      I1 => addra(11),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \load1_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  port (
    \douta[15]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    clka : in STD_LOGIC;
    \addra[12]\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 6 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \load1_blk_mem_gen_prim_wrapper_init__parameterized1\ : entity is "blk_mem_gen_prim_wrapper_init";
end \load1_blk_mem_gen_prim_wrapper_init__parameterized1\;

architecture STRUCTURE of \load1_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_28\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0404080004040004040000040408040C04040404040404040404040404040404",
      INIT_01 => X"0000000000000000000004000804000808000C00000404000400040000000000",
      INIT_02 => X"0404040404040404040404040404040404000400100008040408000804000404",
      INIT_03 => X"0404040000040804040800080408040004040404040404040404040404040404",
      INIT_04 => X"000004000400040404000C04040804000C0408041500080404000C0008000404",
      INIT_05 => X"040404040404040404040404040404040404040000040C040404110008040800",
      INIT_06 => X"0810000C0C000404040404040000040804040404040404040404040404040404",
      INIT_07 => X"10000C0C04100004081400081500190C04100C08000C000808140410000C040C",
      INIT_08 => X"04040404040404040404040404040404000404000408323E3A08000C00080000",
      INIT_09 => X"676B100004080800040004000408040004040404040404040404040404040404",
      INIT_0A => X"081467730C67776F0867101063215A6F7367106314562504106318676F73106B",
      INIT_0B => X"040404040404040404040404040404040404000C04321036043A080004080408",
      INIT_0C => X"185614100C000408040404040000000404040404040404040404040404040404",
      INIT_0D => X"106B1C671814106F146B080C6F081D0C04730473087752186F77106F1C631010",
      INIT_0E => X"0404040404040404040404040404040404040408360C00083E0836080C000800",
      INIT_0F => X"637B0400080408040008000C0004000004040404040404040404040404040404",
      INIT_10 => X"6B1C047B046B6B6F047B6F6F7704736B736B0C6B0C6321630C6F0C7B6377106B",
      INIT_11 => X"0404040404040404040404040404040400040400420008000008420000040008",
      INIT_12 => X"0C630C0C08040804082D4A290800000404040404040404040404040404040404",
      INIT_13 => X"1063195B191410670C630C10671467181D0C1067087300140C6B106B10630C0C",
      INIT_14 => X"0404040404040404040404040404040404040008003A000C0C32000C04000800",
      INIT_15 => X"086B04000C0800083608320C320C040004040404040404040404040404040404",
      INIT_16 => X"080C636B0463676B046B08046F086F6B6F6B08670C6310000877007308730008",
      INIT_17 => X"040404040404040404040404040404040004040404003A3A36080004000C0008",
      INIT_18 => X"040408000400083A0404083A0436040404040404040404040404040404040404",
      INIT_19 => X"000400040400000804000C040C0810080C7B0C080C040C080808100010080000",
      INIT_1A => X"0404040404040404040404040404040404040404040404040000000404040400",
      INIT_1B => X"000004040804082D040400040C31100004040404040404040404040404040404",
      INIT_1C => X"0000000000111900000C000C671000730C6B6F6B6F0C67087363631000000804",
      INIT_1D => X"0404040404040404040404040404040404040404040404040000000004040000",
      INIT_1E => X"0000000004040011360C00102D15000C04040404040404040404040404040404",
      INIT_1F => X"00000404041D2908000C0C0C6710106B1010212D6F046F042D255F0808040400",
      INIT_20 => X"0404040404040404040404040404040404040404040404040404040004040000",
      INIT_21 => X"0400040000000000083646310C04040404040404040404040404040404040404",
      INIT_22 => X"00040400000408000800100877636F6F0C776F6F731867147B567B0408000008",
      INIT_23 => X"0404040404040404040404040404040404040404040404040404040004000000",
      INIT_24 => X"0404080400040404000800100008040804040404040404040404040404040404",
      INIT_25 => X"0004000404000004000404046B0808670C73080810007304081067080C040404",
      INIT_26 => X"0404040404040404040404040404040404040404040404040404040404000000",
      INIT_27 => X"0000040400000804000800040404040004040404040404040404040404040404",
      INIT_28 => X"08040404000408000804001067100C6F0C6767775F15670C08105B1508000804",
      INIT_29 => X"0404040404040404040404040404040404040404040404040404040404000000",
      INIT_2A => X"0404040400000404040804000800040004040404040404040404040404040404",
      INIT_2B => X"0404040804111904000008000C0408080C0410000C0015000C00150000040800",
      INIT_2C => X"0404040404040404040404040404040404040404040404040404040400000000",
      INIT_2D => X"0404000400000400040000040400000404040404040404040404040404040404",
      INIT_2E => X"0404040400000400000004000400040400040C04000C00080404040408040000",
      INIT_2F => X"0404040404040404040404040404040404040404040404040804040400000000",
      INIT_30 => X"0404000404000004040404040404000004040404040404040404040404040404",
      INIT_31 => X"000000040404040000000400080000000808140C040800040404000000040800",
      INIT_32 => X"0404040404040404040404040404040408040000040C100C0400000000040000",
      INIT_33 => X"0404000004040804040404040404040404040404040404040404040404040404",
      INIT_34 => X"040000000004080404000000040C0400000004040C1904000408040000000000",
      INIT_35 => X"040404040404040404040404040404040804000000080C080400000004040404",
      INIT_36 => X"0400040400040400040404040404040404040404040404040404040404040404",
      INIT_37 => X"0C04000000040C08000400080C08080800000000081904000004000004040004",
      INIT_38 => X"040404040404040404040404040404040C080000000404040000000408080804",
      INIT_39 => X"0400000404040408040404040400000404040404040404040404040404040404",
      INIT_3A => X"0804000000080808000004080808080000000000040C00000000000004040004",
      INIT_3B => X"040404040404040404040404040404040C080000000000000000000408080404",
      INIT_3C => X"0404000004040008040404040404000404040404040404040404040404040404",
      INIT_3D => X"0004040404040400000C29000800000000080808040400040000040000080808",
      INIT_3E => X"0404040404040404040404040404040408040000000000000000000404040000",
      INIT_3F => X"0000040004040004040000040404040404040404040404040404040404040404",
      INIT_40 => X"00080C0C0C0400000800040032220D00040400080808040400000404040C0400",
      INIT_41 => X"0404040404040404040404040404040404000000040404000000000404040000",
      INIT_42 => X"0C00000400040408080404040404040404040404040404040404040404040404",
      INIT_43 => X"080C0C0C080404040C000D261E0E150000040000040808000400080804000009",
      INIT_44 => X"0404040404040404040404040404040400000004080808040000040404040000",
      INIT_45 => X"3E08000400040404110804040404000404040404040404040404040404040404",
      INIT_46 => X"080800000000000404000E16020A0008040D00040404040000000C0C0C000136",
      INIT_47 => X"0404040404040404040404040404040400000404080808040404040408080404",
      INIT_48 => X"1500000804040404040404040404040404040404040404040404040404040404",
      INIT_49 => X"000D0D0501050D110D0E020202020000000004080C08000000000C14001E1216",
      INIT_4A => X"0404040404040404040404040404040400040408080804040804080800040004",
      INIT_4B => X"1104040400040400040404040404040404040404040404040404040404040404",
      INIT_4C => X"010A060A0E0E0E120A0602020202010D000000040C0C0400000C100409160E02",
      INIT_4D => X"0404040404040404040404040404040404040804040404040408000000000009",
      INIT_4E => X"0400000004040400040404040404040404040404040404040404040404040404",
      INIT_4F => X"020606060101010202020202020202061E16010000000004100C08082B0E0202",
      INIT_50 => X"0404040404040404040404040404040408080404000000040C080009090A1612",
      INIT_51 => X"0400000404000008040404040404040404040404040404040404040404040404",
      INIT_52 => X"02020101091612120E0A0202020202020606060A120D0000000C04000A020601",
      INIT_53 => X"0404040404040404040404040404040408040400000000080C0005120E0A120A",
      INIT_54 => X"0000040804040C29040404040404040404040404040404040404040404040404",
      INIT_55 => X"12160100092A3A3E4336221202020206060202020206010501000001020A1500",
      INIT_56 => X"040404040404040404040404040404040404040000000408080000011A120112",
      INIT_57 => X"040000000000000C040404040404040404040404040404040404040404040404",
      INIT_58 => X"533E11011D4B5B575B53473B22160A0A0A0202020612060E1A15192B0E010020",
      INIT_59 => X"040404040404040404040404040404040404040000000408080800013F5B5673",
      INIT_5A => X"0400000004080000040404040404040404040404040404040404040404040404",
      INIT_5B => X"635F534F4F5B5F53535757574B372216020E2B433B2A010000000001061A0414",
      INIT_5C => X"040404040404040404040404040404040808040000000408040800001438586C",
      INIT_5D => X"0000040400040004040404040404040404040404040404040404040404040404",
      INIT_5E => X"665B4F534F4F57534F4F4F575B573F33272B37321410000408100C00161A000C",
      INIT_5F => X"0404040404040404040404040404040408080404000004080C0404102040747C",
      INIT_60 => X"0404080804040804000404040804040404040404040404040404040404040404",
      INIT_61 => X"08144E53574F535753534F4F4F535F5A00000000040D00000400000400214200",
      INIT_62 => X"040404040404040404040404040404040000040404040404000C000000000000",
      INIT_63 => X"0000000004040404080804040404040404040404040404040404040404040404",
      INIT_64 => X"0C000D0009151500001522160100000804000000000404040421210400040400",
      INIT_65 => X"0404040404040404040404040404040404040400000404000825110004040404",
      INIT_66 => X"04080400040404040C0804040404040404040404040404040404040404040404",
      INIT_67 => X"040004000009150000151E1A0500000004000408000000000015150004040004",
      INIT_68 => X"0404040404040404040404040404040400040400040808040011000004040000",
      INIT_69 => X"0004040000040404080400040404040004040404040404040404040404040404",
      INIT_6A => X"040C19040400110400000005110D080408040404000408040004080400000404",
      INIT_6B => X"0404040404040404040404040404040400040404040404000800000C04000404",
      INIT_6C => X"0400040400040404000004040400000404040404040404040404040404040404",
      INIT_6D => X"08080C0C190C0C08080400000804040804040000080800040804040404040400",
      INIT_6E => X"0404040404040404040404040404040404040404040004080400102915040400",
      INIT_6F => X"0800000404040404040404040000000404040404040404040404040404040404",
      INIT_70 => X"08080404150808080408040004040810040804101D0C04080400040404110404",
      INIT_71 => X"0404040404040404040404040404040404000404040408110000081004040404",
      INIT_72 => X"0008080004040404040404040400000404040404040404040404040404040404",
      INIT_73 => X"00000400040000080000000000000000040400040C0404040800080800080404",
      INIT_74 => X"0404040404040404040404040404040404040404000004080008000000040400",
      INIT_75 => X"0429250804080004000004040404040404040404040404040404040404040404",
      INIT_76 => X"0000000000000400000000000000000000080400040408000408000404040404",
      INIT_77 => X"0404040404040404040404040404040404040404040404000404000404040408",
      INIT_78 => X"0800080404080000000004040408040404040404040404040404040404040404",
      INIT_79 => X"0000040408040404040404040404040400000404000404040404000400040000",
      INIT_7A => X"0404040404040404040404040404040404040004040004040400000404110800",
      INIT_7B => X"0804080400040000040004040408040404040404040404040404040404040404",
      INIT_7C => X"0400040808100404080408080808040408000000000000040008040000040000",
      INIT_7D => X"0404040404040404040404040404040400040404040C15080004000400040008",
      INIT_7E => X"0404040404040008000004040404040404040404040404040404040404040404",
      INIT_7F => X"00000C0804040408040404040804040400000004040000040404000000000004",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 7) => B"0000000000000000000000000",
      DIADI(6 downto 0) => dina(6 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_28\,
      DOADO(6 downto 0) => \douta[15]\(6 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \addra[12]\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity load1_blk_mem_gen_prim_width is
  port (
    ram_douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC;
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end load1_blk_mem_gen_prim_width;

architecture STRUCTURE of load1_blk_mem_gen_prim_width is
begin
\prim_init.ram\: entity work.load1_blk_mem_gen_prim_wrapper_init
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\,
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      ram_douta(8 downto 0) => ram_douta(8 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \load1_blk_mem_gen_prim_width__parameterized0\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 15 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \load1_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \load1_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \load1_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_init.ram\: entity work.\load1_blk_mem_gen_prim_wrapper_init__parameterized0\
     port map (
      DOADO(15 downto 0) => DOADO(15 downto 0),
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      dina(15 downto 0) => dina(15 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \load1_blk_mem_gen_prim_width__parameterized1\ is
  port (
    \douta[15]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    clka : in STD_LOGIC;
    \addra[12]\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 6 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \load1_blk_mem_gen_prim_width__parameterized1\ : entity is "blk_mem_gen_prim_width";
end \load1_blk_mem_gen_prim_width__parameterized1\;

architecture STRUCTURE of \load1_blk_mem_gen_prim_width__parameterized1\ is
begin
\prim_init.ram\: entity work.\load1_blk_mem_gen_prim_wrapper_init__parameterized1\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      \addra[12]\ => \addra[12]\,
      clka => clka,
      dina(6 downto 0) => dina(6 downto 0),
      \douta[15]\(6 downto 0) => \douta[15]\(6 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity load1_blk_mem_gen_generic_cstr is
  port (
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    clka : in STD_LOGIC;
    dina : in STD_LOGIC_VECTOR ( 15 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end load1_blk_mem_gen_generic_cstr;

architecture STRUCTURE of load1_blk_mem_gen_generic_cstr is
  signal ram_douta : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \ramloop[0].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_6\ : STD_LOGIC;
begin
\has_mux_a.A\: entity work.load1_blk_mem_gen_mux
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[2].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[2].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[2].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[2].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[2].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[2].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[2].ram.r_n_6\,
      DOADO(15) => \ramloop[1].ram.r_n_0\,
      DOADO(14) => \ramloop[1].ram.r_n_1\,
      DOADO(13) => \ramloop[1].ram.r_n_2\,
      DOADO(12) => \ramloop[1].ram.r_n_3\,
      DOADO(11) => \ramloop[1].ram.r_n_4\,
      DOADO(10) => \ramloop[1].ram.r_n_5\,
      DOADO(9) => \ramloop[1].ram.r_n_6\,
      DOADO(8) => \ramloop[1].ram.r_n_7\,
      DOADO(7) => \ramloop[1].ram.r_n_8\,
      DOADO(6) => \ramloop[1].ram.r_n_9\,
      DOADO(5) => \ramloop[1].ram.r_n_10\,
      DOADO(4) => \ramloop[1].ram.r_n_11\,
      DOADO(3) => \ramloop[1].ram.r_n_12\,
      DOADO(2) => \ramloop[1].ram.r_n_13\,
      DOADO(1) => \ramloop[1].ram.r_n_14\,
      DOADO(0) => \ramloop[1].ram.r_n_15\,
      addra(1 downto 0) => addra(12 downto 11),
      clka => clka,
      douta(15 downto 0) => douta(15 downto 0),
      ram_douta(8 downto 0) => ram_douta(8 downto 0)
    );
\ramloop[0].ram.r\: entity work.load1_blk_mem_gen_prim_width
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ => \ramloop[0].ram.r_n_9\,
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      ram_douta(8 downto 0) => ram_douta(8 downto 0),
      wea(0) => wea(0)
    );
\ramloop[1].ram.r\: entity work.\load1_blk_mem_gen_prim_width__parameterized0\
     port map (
      DOADO(15) => \ramloop[1].ram.r_n_0\,
      DOADO(14) => \ramloop[1].ram.r_n_1\,
      DOADO(13) => \ramloop[1].ram.r_n_2\,
      DOADO(12) => \ramloop[1].ram.r_n_3\,
      DOADO(11) => \ramloop[1].ram.r_n_4\,
      DOADO(10) => \ramloop[1].ram.r_n_5\,
      DOADO(9) => \ramloop[1].ram.r_n_6\,
      DOADO(8) => \ramloop[1].ram.r_n_7\,
      DOADO(7) => \ramloop[1].ram.r_n_8\,
      DOADO(6) => \ramloop[1].ram.r_n_9\,
      DOADO(5) => \ramloop[1].ram.r_n_10\,
      DOADO(4) => \ramloop[1].ram.r_n_11\,
      DOADO(3) => \ramloop[1].ram.r_n_12\,
      DOADO(2) => \ramloop[1].ram.r_n_13\,
      DOADO(1) => \ramloop[1].ram.r_n_14\,
      DOADO(0) => \ramloop[1].ram.r_n_15\,
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      dina(15 downto 0) => dina(15 downto 0),
      wea(0) => wea(0)
    );
\ramloop[2].ram.r\: entity work.\load1_blk_mem_gen_prim_width__parameterized1\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      \addra[12]\ => \ramloop[0].ram.r_n_9\,
      clka => clka,
      dina(6 downto 0) => dina(15 downto 9),
      \douta[15]\(6) => \ramloop[2].ram.r_n_0\,
      \douta[15]\(5) => \ramloop[2].ram.r_n_1\,
      \douta[15]\(4) => \ramloop[2].ram.r_n_2\,
      \douta[15]\(3) => \ramloop[2].ram.r_n_3\,
      \douta[15]\(2) => \ramloop[2].ram.r_n_4\,
      \douta[15]\(1) => \ramloop[2].ram.r_n_5\,
      \douta[15]\(0) => \ramloop[2].ram.r_n_6\,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity load1_blk_mem_gen_top is
  port (
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    clka : in STD_LOGIC;
    dina : in STD_LOGIC_VECTOR ( 15 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end load1_blk_mem_gen_top;

architecture STRUCTURE of load1_blk_mem_gen_top is
begin
\valid.cstr\: entity work.load1_blk_mem_gen_generic_cstr
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      dina(15 downto 0) => dina(15 downto 0),
      douta(15 downto 0) => douta(15 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity load1_blk_mem_gen_v8_4_1_synth is
  port (
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    clka : in STD_LOGIC;
    dina : in STD_LOGIC_VECTOR ( 15 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end load1_blk_mem_gen_v8_4_1_synth;

architecture STRUCTURE of load1_blk_mem_gen_v8_4_1_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.load1_blk_mem_gen_top
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      dina(15 downto 0) => dina(15 downto 0),
      douta(15 downto 0) => douta(15 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity load1_blk_mem_gen_v8_4_1 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 15 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 15 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 12 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of load1_blk_mem_gen_v8_4_1 : entity is 13;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of load1_blk_mem_gen_v8_4_1 : entity is 13;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of load1_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of load1_blk_mem_gen_v8_4_1 : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of load1_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of load1_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of load1_blk_mem_gen_v8_4_1 : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of load1_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of load1_blk_mem_gen_v8_4_1 : entity is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of load1_blk_mem_gen_v8_4_1 : entity is "3";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of load1_blk_mem_gen_v8_4_1 : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of load1_blk_mem_gen_v8_4_1 : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of load1_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of load1_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of load1_blk_mem_gen_v8_4_1 : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of load1_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of load1_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of load1_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of load1_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of load1_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of load1_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of load1_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of load1_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of load1_blk_mem_gen_v8_4_1 : entity is "Estimated Power for IP     :     4.272433 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of load1_blk_mem_gen_v8_4_1 : entity is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of load1_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of load1_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of load1_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of load1_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of load1_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of load1_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of load1_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of load1_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of load1_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of load1_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of load1_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of load1_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of load1_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of load1_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of load1_blk_mem_gen_v8_4_1 : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of load1_blk_mem_gen_v8_4_1 : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of load1_blk_mem_gen_v8_4_1 : entity is "load1.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of load1_blk_mem_gen_v8_4_1 : entity is "load1.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of load1_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of load1_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of load1_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of load1_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of load1_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of load1_blk_mem_gen_v8_4_1 : entity is 6144;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of load1_blk_mem_gen_v8_4_1 : entity is 6144;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of load1_blk_mem_gen_v8_4_1 : entity is 16;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of load1_blk_mem_gen_v8_4_1 : entity is 16;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of load1_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of load1_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of load1_blk_mem_gen_v8_4_1 : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of load1_blk_mem_gen_v8_4_1 : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of load1_blk_mem_gen_v8_4_1 : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of load1_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of load1_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of load1_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of load1_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of load1_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of load1_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of load1_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of load1_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of load1_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of load1_blk_mem_gen_v8_4_1 : entity is 6144;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of load1_blk_mem_gen_v8_4_1 : entity is 6144;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of load1_blk_mem_gen_v8_4_1 : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of load1_blk_mem_gen_v8_4_1 : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of load1_blk_mem_gen_v8_4_1 : entity is 16;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of load1_blk_mem_gen_v8_4_1 : entity is 16;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of load1_blk_mem_gen_v8_4_1 : entity is "artix7";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of load1_blk_mem_gen_v8_4_1 : entity is "yes";
end load1_blk_mem_gen_v8_4_1;

architecture STRUCTURE of load1_blk_mem_gen_v8_4_1 is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(15) <= \<const0>\;
  doutb(14) <= \<const0>\;
  doutb(13) <= \<const0>\;
  doutb(12) <= \<const0>\;
  doutb(11) <= \<const0>\;
  doutb(10) <= \<const0>\;
  doutb(9) <= \<const0>\;
  doutb(8) <= \<const0>\;
  doutb(7) <= \<const0>\;
  doutb(6) <= \<const0>\;
  doutb(5) <= \<const0>\;
  doutb(4) <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(12) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(12) <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.load1_blk_mem_gen_v8_4_1_synth
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      dina(15 downto 0) => dina(15 downto 0),
      douta(15 downto 0) => douta(15 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity load1 is
  port (
    clka : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 15 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of load1 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of load1 : entity is "load1,blk_mem_gen_v8_4_1,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of load1 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of load1 : entity is "blk_mem_gen_v8_4_1,Vivado 2018.2";
end load1;

architecture STRUCTURE of load1 is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 13;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 13;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "3";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     4.272433 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "load1.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "load1.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 0;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 6144;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 6144;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 16;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 16;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 6144;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 6144;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 16;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 16;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "artix7";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER";
  attribute x_interface_info of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute x_interface_info of dina : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DIN";
  attribute x_interface_info of douta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
  attribute x_interface_info of wea : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA WE";
begin
U0: entity work.load1_blk_mem_gen_v8_4_1
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      addrb(12 downto 0) => B"0000000000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(15 downto 0) => dina(15 downto 0),
      dinb(15 downto 0) => B"0000000000000000",
      douta(15 downto 0) => douta(15 downto 0),
      doutb(15 downto 0) => NLW_U0_doutb_UNCONNECTED(15 downto 0),
      eccpipece => '0',
      ena => '0',
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(12 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(12 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(12 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(12 downto 0),
      s_axi_rdata(15 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(15 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(15 downto 0) => B"0000000000000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => wea(0),
      web(0) => '0'
    );
end STRUCTURE;
