Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:24:04 MST 2014
| Date             : Fri Nov 20 17:00:01 2015
| Host             : SDPC117 running 64-bit Service Pack 1  (build 7601)
| Command          : report_power -file dbe_bpm_dsp_power_routed.rpt -pb dbe_bpm_dsp_power_summary_routed.pb
| Design           : dbe_bpm_dsp
| Device           : xc7a200tffg1156-1
| Design State     : Routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
---------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.477 |
| Dynamic (W)              | 0.334 |
| Device Static (W)        | 0.143 |
| Total Off-Chip Power (W) | 0.006 |
| Effective TJA (C/W)      | 1.5   |
| Max Ambient (C)          | 84.3  |
| Junction Temperature (C) | 25.7  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.009 |       17 |       --- |             --- |
| Slice Logic              |     0.005 |     6648 |       --- |             --- |
|   LUT as Logic           |     0.004 |     2097 |    133800 |            1.56 |
|   CARRY4                 |    <0.001 |       79 |     33450 |            0.23 |
|   Register               |    <0.001 |     3289 |    267600 |            1.22 |
|   LUT as Distributed RAM |    <0.001 |       24 |     46200 |            0.05 |
|   BUFG                   |    <0.001 |        1 |        32 |            3.12 |
|   LUT as Shift Register  |    <0.001 |      188 |     46200 |            0.40 |
|   F7/F8 Muxes            |    <0.001 |       58 |    133800 |            0.04 |
|   Others                 |     0.000 |      309 |       --- |             --- |
| Signals                  |     0.005 |     5161 |       --- |             --- |
| Block RAM                |     0.016 |        8 |       365 |            2.19 |
| PLL                      |     0.093 |        1 |        10 |           10.00 |
| I/O                      |     0.206 |       55 |       500 |           11.00 |
| Static Power             |     0.143 |          |           |                 |
| Total                    |     0.477 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.073 |       0.042 |      0.031 |
| Vccaux    |       1.800 |     0.083 |       0.053 |      0.031 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.077 |       0.072 |      0.005 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.020 |       0.015 |      0.005 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.002 |       0.001 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.5                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 2.4                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+---------------------------------------------------------+-------------------------------------+-----------------+
| Clock                                                   | Domain                              | Constraint (ns) |
+---------------------------------------------------------+-------------------------------------+-----------------+
| clk_sys                                                 | cmp_sys_pll_inst/clk0_o             |            10.0 |
| dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK   | dbg_hub/inst/bscan_inst/DRCK        |            30.0 |
| dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE | dbg_hub/inst/bscan_inst/UPDATE_temp |            60.0 |
| s_clk0                                                  | cmp_sys_pll_inst/s_clk0             |            10.0 |
| s_mmcm_fbout                                            | cmp_sys_pll_inst/s_mmcm_fbout       |            40.0 |
| sys_clk_p_i                                             | sys_clk_p_i                         |             8.0 |
+---------------------------------------------------------+-------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------------------------------------------+-----------+
| Name                                                                  | Power (W) |
+-----------------------------------------------------------------------+-----------+
| dbe_bpm_dsp                                                           |     0.334 |
|   cmp_chipscope_ila_wbm_top                                           |     0.009 |
|     U0                                                                |     0.009 |
|       ila_core_inst                                                   |     0.009 |
|         ila_trace_memory_inst                                         |    <0.001 |
|           SUBCORE_RAM_BLK_MEM_1.trace_block_memory                    |    <0.001 |
|             inst_blk_mem_gen                                          |    <0.001 |
|               gnativebmg.native_blk_mem_gen                           |    <0.001 |
|                 valid.cstr                                            |    <0.001 |
|                   ramloop[0].ram.r                                    |    <0.001 |
|                     prim_noinit.ram                                   |    <0.001 |
|                   ramloop[1].ram.r                                    |    <0.001 |
|                     prim_noinit.ram                                   |    <0.001 |
|                   ramloop[2].ram.r                                    |    <0.001 |
|                     prim_noinit.ram                                   |    <0.001 |
|                   ramloop[3].ram.r                                    |    <0.001 |
|                     prim_noinit.ram                                   |    <0.001 |
|         u_ila_cap_ctrl                                                |    <0.001 |
|           U_CDONE                                                     |    <0.001 |
|           U_NS0                                                       |    <0.001 |
|           U_NS1                                                       |    <0.001 |
|           u_cap_addrgen                                               |    <0.001 |
|             U_CMPRESET                                                |     0.000 |
|             u_cap_sample_counter                                      |    <0.001 |
|               U_SCE                                                   |     0.000 |
|               U_SCMPCE                                                |     0.000 |
|               U_SCRST                                                 |     0.000 |
|               u_scnt_cmp                                              |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst |    <0.001 |
|                   DUT                                                 |     0.000 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE      |     0.000 |
|                       u_srlA                                          |     0.000 |
|                       u_srlB                                          |     0.000 |
|                       u_srlC                                          |     0.000 |
|                       u_srlD                                          |     0.000 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE      |     0.000 |
|                       u_srlA                                          |     0.000 |
|                       u_srlB                                          |     0.000 |
|                       u_srlC                                          |     0.000 |
|                       u_srlD                                          |     0.000 |
|             u_cap_window_counter                                      |    <0.001 |
|               U_WCE                                                   |     0.000 |
|               U_WHCMPCE                                               |     0.000 |
|               U_WLCMPCE                                               |     0.000 |
|               u_wcnt_hcmp                                             |     0.000 |
|                 allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst |     0.000 |
|                   DUT                                                 |     0.000 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE      |     0.000 |
|                       u_srlA                                          |     0.000 |
|                       u_srlB                                          |     0.000 |
|                       u_srlC                                          |     0.000 |
|                       u_srlD                                          |     0.000 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE      |     0.000 |
|                       u_srlA                                          |     0.000 |
|                       u_srlB                                          |     0.000 |
|                       u_srlC                                          |     0.000 |
|                       u_srlD                                          |     0.000 |
|               u_wcnt_lcmp                                             |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst |    <0.001 |
|                   DUT                                                 |     0.000 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE      |     0.000 |
|                       u_srlA                                          |     0.000 |
|                       u_srlB                                          |     0.000 |
|                       u_srlC                                          |     0.000 |
|                       u_srlD                                          |     0.000 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE      |     0.000 |
|                       u_srlA                                          |     0.000 |
|                       u_srlB                                          |     0.000 |
|                       u_srlC                                          |     0.000 |
|                       u_srlD                                          |     0.000 |
|         u_ila_regs                                                    |     0.006 |
|           MU_SRL[0].mu_srl_reg                                        |    <0.001 |
|           MU_SRL[1].mu_srl_reg                                        |    <0.001 |
|           MU_SRL[2].mu_srl_reg                                        |    <0.001 |
|           MU_SRL[3].mu_srl_reg                                        |    <0.001 |
|           MU_STATUS[0].mu_width_reg                                   |     0.000 |
|             I_EN_STAT_EQ1.U_STAT                                      |     0.000 |
|           MU_STATUS[2].mu_tpid_reg                                    |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                      |    <0.001 |
|           MU_STATUS[3].mu_tpid_reg                                    |     0.000 |
|             I_EN_STAT_EQ1.U_STAT                                      |     0.000 |
|           TC_SRL[0].tc_srl_reg                                        |    <0.001 |
|           U_XSDB_SLAVE                                                |     0.002 |
|           reg_0                                                       |     0.000 |
|             I_EN_STAT_EQ1.U_STAT                                      |     0.000 |
|           reg_1                                                       |     0.000 |
|             I_EN_STAT_EQ1.U_STAT                                      |     0.000 |
|           reg_10                                                      |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                      |    <0.001 |
|           reg_13                                                      |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                      |    <0.001 |
|           reg_14                                                      |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                      |    <0.001 |
|           reg_15                                                      |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                        |    <0.001 |
|           reg_16                                                      |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                        |    <0.001 |
|           reg_17                                                      |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                        |    <0.001 |
|           reg_18                                                      |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                        |    <0.001 |
|           reg_19                                                      |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                        |    <0.001 |
|           reg_1a                                                      |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                        |    <0.001 |
|           reg_2                                                       |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                      |    <0.001 |
|           reg_3                                                       |     0.000 |
|             I_EN_STAT_EQ1.U_STAT                                      |     0.000 |
|           reg_4                                                       |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                      |    <0.001 |
|           reg_6                                                       |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                        |    <0.001 |
|           reg_7                                                       |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                        |    <0.001 |
|           reg_8                                                       |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                      |    <0.001 |
|           reg_80                                                      |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                        |    <0.001 |
|           reg_81                                                      |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                        |    <0.001 |
|           reg_82                                                      |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                        |    <0.001 |
|           reg_83                                                      |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                        |    <0.001 |
|           reg_84                                                      |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                        |    <0.001 |
|           reg_85                                                      |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                        |    <0.001 |
|           reg_88d                                                     |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                      |    <0.001 |
|           reg_88f                                                     |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                      |    <0.001 |
|           reg_9                                                       |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                      |    <0.001 |
|           reg_a                                                       |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                      |    <0.001 |
|           reg_b                                                       |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                      |    <0.001 |
|           reg_c                                                       |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                      |    <0.001 |
|           reg_d                                                       |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                      |    <0.001 |
|           reg_e                                                       |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                      |    <0.001 |
|           reg_f                                                       |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                      |    <0.001 |
|           reg_srl_fff                                                 |    <0.001 |
|           reg_stream_ffd                                              |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                        |    <0.001 |
|           reg_stream_ffe                                              |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                      |    <0.001 |
|         u_ila_reset_ctrl                                              |    <0.001 |
|           arm_detection_inst                                          |    <0.001 |
|           asyncrounous_transfer.arm_in_transfer_inst                  |    <0.001 |
|           asyncrounous_transfer.arm_out_transfer_inst                 |    <0.001 |
|           asyncrounous_transfer.halt_in_transfer_inst                 |    <0.001 |
|           asyncrounous_transfer.halt_out_transfer_inst                |    <0.001 |
|           halt_detection_inst                                         |    <0.001 |
|         u_trig                                                        |     0.001 |
|           U_TM                                                        |     0.001 |
|             G_NMU[0].U_M                                              |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst   |    <0.001 |
|                 DUT                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |    <0.001 |
|                     u_srlA                                            |    <0.001 |
|                     u_srlB                                            |    <0.001 |
|                     u_srlC                                            |    <0.001 |
|                     u_srlD                                            |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE        |    <0.001 |
|                     u_srlA                                            |    <0.001 |
|                     u_srlB                                            |    <0.001 |
|                     u_srlC                                            |    <0.001 |
|                     u_srlD                                            |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE        |    <0.001 |
|                     u_srlA                                            |    <0.001 |
|                     u_srlB                                            |    <0.001 |
|                     u_srlC                                            |    <0.001 |
|                     u_srlD                                            |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE        |    <0.001 |
|                     u_srlA                                            |    <0.001 |
|                     u_srlB                                            |    <0.001 |
|                     u_srlC                                            |    <0.001 |
|                     u_srlD                                            |    <0.001 |
|             G_NMU[1].U_M                                              |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst   |    <0.001 |
|                 DUT                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |    <0.001 |
|                     u_srlA                                            |    <0.001 |
|                     u_srlB                                            |    <0.001 |
|                     u_srlC                                            |    <0.001 |
|                     u_srlD                                            |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE        |    <0.001 |
|                     u_srlA                                            |    <0.001 |
|                     u_srlB                                            |    <0.001 |
|                     u_srlC                                            |    <0.001 |
|                     u_srlD                                            |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE        |    <0.001 |
|                     u_srlA                                            |    <0.001 |
|                     u_srlB                                            |    <0.001 |
|                     u_srlC                                            |    <0.001 |
|                     u_srlD                                            |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE        |    <0.001 |
|                     u_srlA                                            |    <0.001 |
|                     u_srlB                                            |    <0.001 |
|                     u_srlC                                            |    <0.001 |
|                     u_srlD                                            |    <0.001 |
|             G_NMU[2].U_M                                              |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst   |    <0.001 |
|                 DUT                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |    <0.001 |
|                     u_srlA                                            |    <0.001 |
|                     u_srlB                                            |    <0.001 |
|                     u_srlC                                            |    <0.001 |
|                     u_srlD                                            |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE        |    <0.001 |
|                     u_srlA                                            |    <0.001 |
|                     u_srlB                                            |    <0.001 |
|                     u_srlC                                            |    <0.001 |
|                     u_srlD                                            |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE        |    <0.001 |
|                     u_srlA                                            |    <0.001 |
|                     u_srlB                                            |    <0.001 |
|                     u_srlC                                            |    <0.001 |
|                     u_srlD                                            |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE        |    <0.001 |
|                     u_srlA                                            |    <0.001 |
|                     u_srlB                                            |    <0.001 |
|                     u_srlC                                            |    <0.001 |
|                     u_srlD                                            |    <0.001 |
|             G_NMU[3].U_M                                              |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst   |    <0.001 |
|                 DUT                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |    <0.001 |
|                     u_srlA                                            |    <0.001 |
|                     u_srlB                                            |    <0.001 |
|                     u_srlC                                            |    <0.001 |
|                     u_srlD                                            |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE        |    <0.001 |
|                     u_srlA                                            |    <0.001 |
|                     u_srlB                                            |    <0.001 |
|                     u_srlC                                            |    <0.001 |
|                     u_srlD                                            |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE        |    <0.001 |
|                     u_srlA                                            |    <0.001 |
|                     u_srlB                                            |    <0.001 |
|                     u_srlC                                            |    <0.001 |
|                     u_srlD                                            |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE        |    <0.001 |
|                     u_srlA                                            |    <0.001 |
|                     u_srlB                                            |    <0.001 |
|                     u_srlC                                            |    <0.001 |
|                     u_srlD                                            |    <0.001 |
|           genblk1[0].U_TC                                             |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst     |    <0.001 |
|               DUT                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|         xsdb_memory_read_inst                                         |    <0.001 |
|   cmp_clk_gen                                                         |     0.023 |
|   cmp_fmc_5chttl_1_periph                                             |     0.183 |
|     cmp_IO                                                            |    <0.001 |
|       Wrapped_GPIO                                                    |    <0.001 |
|         GEN_SYNC_FFS[0].INPUT_SYNC                                    |    <0.001 |
|         GEN_SYNC_FFS[1].INPUT_SYNC                                    |    <0.001 |
|         GEN_SYNC_FFS[2].INPUT_SYNC                                    |    <0.001 |
|         GEN_SYNC_FFS[3].INPUT_SYNC                                    |    <0.001 |
|         GEN_SYNC_FFS[4].INPUT_SYNC                                    |    <0.001 |
|   cmp_interconnect                                                    |    <0.001 |
|     crossbar                                                          |    <0.001 |
|     rom                                                               |    <0.001 |
|   cmp_ram                                                             |     0.016 |
|     U_DPRAM                                                           |     0.016 |
|       gen_single_clk.U_RAM_SC                                         |     0.016 |
|   cmp_spi2wbm_link_top                                                |     0.001 |
|     U_spi_link                                                        |     0.001 |
|     cmp_spi_slave_adapter                                             |    <0.001 |
|   cmp_spi_multiplexer                                                 |    <0.001 |
|   cmp_sys_pll_inst                                                    |     0.095 |
|   cmp_xwb_dbe_periph                                                  |     0.003 |
|     cmp_wb_dbe_periph                                                 |     0.003 |
|       cmp_buttons                                                     |    <0.001 |
|         Wrapped_GPIO                                                  |    <0.001 |
|       cmp_interconnect                                                |    <0.001 |
|         crossbar                                                      |    <0.001 |
|       cmp_leds                                                        |    <0.001 |
|         Wrapped_GPIO                                                  |    <0.001 |
|           GEN_SYNC_FFS[0].INPUT_SYNC                                  |    <0.001 |
|           GEN_SYNC_FFS[1].INPUT_SYNC                                  |    <0.001 |
|           GEN_SYNC_FFS[2].INPUT_SYNC                                  |    <0.001 |
|           GEN_SYNC_FFS[3].INPUT_SYNC                                  |    <0.001 |
|           GEN_SYNC_FFS[4].INPUT_SYNC                                  |    <0.001 |
|           GEN_SYNC_FFS[5].INPUT_SYNC                                  |    <0.001 |
|           GEN_SYNC_FFS[6].INPUT_SYNC                                  |    <0.001 |
|           GEN_SYNC_FFS[7].INPUT_SYNC                                  |    <0.001 |
|       cmp_mlvds                                                       |    <0.001 |
|         Wrapped_GPIO                                                  |    <0.001 |
|           GEN_SYNC_FFS[0].INPUT_SYNC                                  |    <0.001 |
|           GEN_SYNC_FFS[1].INPUT_SYNC                                  |    <0.001 |
|           GEN_SYNC_FFS[2].INPUT_SYNC                                  |    <0.001 |
|           GEN_SYNC_FFS[3].INPUT_SYNC                                  |    <0.001 |
|           GEN_SYNC_FFS[4].INPUT_SYNC                                  |    <0.001 |
|           GEN_SYNC_FFS[5].INPUT_SYNC                                  |    <0.001 |
|           GEN_SYNC_FFS[6].INPUT_SYNC                                  |    <0.001 |
|           GEN_SYNC_FFS[7].INPUT_SYNC                                  |    <0.001 |
|       cmp_uart                                                        |    <0.001 |
|         U_Wrapped_UART                                                |    <0.001 |
|           U_WB_SLAVE                                                  |    <0.001 |
|           gen_phys_uart.U_BAUD_GEN                                    |    <0.001 |
|           gen_phys_uart.U_RX                                          |    <0.001 |
|           gen_phys_uart.U_TX                                          |    <0.001 |
|       cmp_xwb_tics                                                    |    <0.001 |
|         U_Tics                                                        |    <0.001 |
|     mlvds_io_IOBUF[0]_inst                                            |     0.000 |
|     mlvds_io_IOBUF[1]_inst                                            |     0.000 |
|     mlvds_io_IOBUF[2]_inst                                            |     0.000 |
|     mlvds_io_IOBUF[3]_inst                                            |     0.000 |
|     mlvds_io_IOBUF[4]_inst                                            |     0.000 |
|     mlvds_io_IOBUF[5]_inst                                            |     0.000 |
|     mlvds_io_IOBUF[6]_inst                                            |     0.000 |
|     mlvds_io_IOBUF[7]_inst                                            |     0.000 |
|   dbg_hub                                                             |     0.003 |
|     inst                                                              |     0.003 |
|       UUT_MASTER                                                      |     0.002 |
|         U_ICON_INTERFACE                                              |    <0.001 |
|           U_CMD1                                                      |    <0.001 |
|           U_CMD2                                                      |    <0.001 |
|           U_CMD3                                                      |    <0.001 |
|           U_CMD4                                                      |    <0.001 |
|           U_CMD5                                                      |    <0.001 |
|           U_CMD6_RD                                                   |    <0.001 |
|             U_RD_FIFO                                                 |    <0.001 |
|               SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst                     |    <0.001 |
|                 inst_fifo_gen                                         |    <0.001 |
|                   gconvfifo.rf                                        |    <0.001 |
|                     grf.rf                                            |    <0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                      |    <0.001 |
|                         gsync_stage[1].rd_stg_inst                    |    <0.001 |
|                         gsync_stage[1].wr_stg_inst                    |     0.000 |
|                         gsync_stage[2].rd_stg_inst                    |    <0.001 |
|                         gsync_stage[2].wr_stg_inst                    |     0.000 |
|                       gntv_or_sync_fifo.gl0.rd                        |    <0.001 |
|                         gr1.rfwft                                     |    <0.001 |
|                         gras.rsts                                     |    <0.001 |
|                         rpntr                                         |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                        |    <0.001 |
|                         gwas.wsts                                     |     0.000 |
|                         wpntr                                         |    <0.001 |
|                       gntv_or_sync_fifo.mem                           |    <0.001 |
|                         gdm.dm                                        |    <0.001 |
|                           RAM_reg_0_15_0_5                            |    <0.001 |
|                           RAM_reg_0_15_12_15                          |    <0.001 |
|                           RAM_reg_0_15_6_11                           |    <0.001 |
|                       rstblk                                          |    <0.001 |
|           U_CMD6_WR                                                   |    <0.001 |
|             U_WR_FIFO                                                 |    <0.001 |
|               SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst                     |    <0.001 |
|                 inst_fifo_gen                                         |    <0.001 |
|                   gconvfifo.rf                                        |    <0.001 |
|                     grf.rf                                            |    <0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                      |    <0.001 |
|                         gsync_stage[1].rd_stg_inst                    |     0.000 |
|                         gsync_stage[1].wr_stg_inst                    |    <0.001 |
|                         gsync_stage[2].rd_stg_inst                    |     0.000 |
|                         gsync_stage[2].wr_stg_inst                    |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                        |    <0.001 |
|                         gras.rsts                                     |    <0.001 |
|                         rpntr                                         |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                        |    <0.001 |
|                         gwas.wsts                                     |    <0.001 |
|                         wpntr                                         |    <0.001 |
|                       gntv_or_sync_fifo.mem                           |    <0.001 |
|                         gdm.dm                                        |    <0.001 |
|                           RAM_reg_0_15_0_5                            |    <0.001 |
|                           RAM_reg_0_15_12_15                          |    <0.001 |
|                           RAM_reg_0_15_6_11                           |    <0.001 |
|                       rstblk                                          |    <0.001 |
|           U_CMD7_CTL                                                  |    <0.001 |
|           U_CMD7_STAT                                                 |    <0.001 |
|           U_STATIC_STATUS                                             |    <0.001 |
|         U_XSDB_ADDRESS_CONTROLLER                                     |    <0.001 |
|         U_XSDB_BURST_WD_LEN_CONTROLLER                                |    <0.001 |
|         U_XSDB_BUS_CONTROLLER                                         |     0.001 |
|           U_CLR_ERROR_FLAG                                            |    <0.001 |
|           U_RD_ABORT_FLAG                                             |    <0.001 |
|           U_RD_REQ_FLAG                                               |    <0.001 |
|           U_TIMER                                                     |    <0.001 |
|         U_XSDB_BUS_MSTR2SL_PORT_IFACE                                 |    <0.001 |
|           U_RD_DIN_BUS_MUX                                            |    <0.001 |
|       U_ICON                                                          |    <0.001 |
|         U_CMD                                                         |    <0.001 |
|         U_STAT                                                        |    <0.001 |
|         U_SYNC                                                        |    <0.001 |
|       bscan_inst                                                      |    <0.001 |
|   vio_boot_inst                                                       |    <0.001 |
|     inst                                                              |    <0.001 |
|       DECODER_INST                                                    |    <0.001 |
|       PROBE_IN_INST                                                   |    <0.001 |
|       PROBE_OUT_ALL_INST                                              |    <0.001 |
|         G_PROBE_OUT[0].PROBE_OUT0_INST                                |    <0.001 |
|       U_XSDB_SLAVE                                                    |    <0.001 |
+-----------------------------------------------------------------------+-----------+


