INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/EECS31_L/lab1/lab1.srcs/sources_1/imports/lab_1/lab1b_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'lab1b_tb_vhd'
