Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Mon Nov 13 03:18:27 2023
| Host         : Juwan running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_module_fpga_control_sets_placed.rpt
| Design       : top_module_fpga
| Device       : xc7a100t
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    15 |
|    Minimum number of control sets                        |    15 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    31 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    15 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     5 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              22 |           12 |
| No           | No                    | Yes                    |               5 |            3 |
| No           | Yes                   | No                     |              33 |            9 |
| Yes          | No                    | No                     |              72 |           15 |
| Yes          | No                    | Yes                    |             101 |           31 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------+-------------------------------------------+----------------------------------+------------------+----------------+--------------+
|    Clock Signal   |               Enable Signal               |         Set/Reset Signal         | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------+-------------------------------------------+----------------------------------+------------------+----------------+--------------+
|  CLK_IBUF_BUFG    |                                           | debounce_inst_comp/LED_OBUF[0]   |                1 |              1 |         1.00 |
|  bud9600_gen_BUFG |                                           |                                  |                1 |              1 |         1.00 |
|  bud9600_gen_BUFG |                                           | debounce_inst_uart/LED_OBUF[0]   |                2 |              4 |         2.00 |
|  CLK_IBUF_BUFG    |                                           | CA_p_v1/STE_local_match/out_bits |                2 |              8 |         4.00 |
|  CLK_IBUF_BUFG    | COMP_stream_ctrl/sel                      | debounce_inst_comp/LED_OBUF[0]   |                2 |              8 |         4.00 |
| ~CLK_IBUF_BUFG    |                                           |                                  |                4 |              8 |         2.00 |
|  bud9600_gen_BUFG | uat_stmch/p_1_out[1]                      | debounce_inst_uart/LED_OBUF[0]   |                5 |              8 |         1.60 |
|  bud9600_gen_BUFG | uart_ctrl/E[0]                            | debounce_inst_uart/LED_OBUF[0]   |                3 |              8 |         2.67 |
|  CLK_IBUF_BUFG    |                                           |                                  |                7 |             13 |         1.86 |
|  CLK_IBUF_BUFG    | COMP_stream_ctrl/bram_being_used          |                                  |                3 |             24 |         8.00 |
|  CLK_IBUF_BUFG    | debounce_inst_comp/count[0]_i_1_n_0       |                                  |                6 |             24 |         4.00 |
|  CLK_IBUF_BUFG    | debounce_inst_uart/count[0]_i_1__0_n_0    |                                  |                6 |             24 |         4.00 |
|  CLK_IBUF_BUFG    |                                           | oHz/r_clk_1Hz                    |                7 |             25 |         3.57 |
|  bud9600_gen_BUFG | uart_ctrl/signal_data_address_uart_incr_r | debounce_inst_uart/LED_OBUF[0]   |                8 |             32 |         4.00 |
| ~CLK_IBUF_BUFG    | CA_p_v1/STE_local_match/rpt_bt            | debounce_inst_comp/LED_OBUF[0]   |               13 |             45 |         3.46 |
+-------------------+-------------------------------------------+----------------------------------+------------------+----------------+--------------+


