{
  "Top": "saveSrcDest_kernel",
  "RtlTop": "saveSrcDest_kernel",
  "RtlPrefix": "",
  "RtlSubPrefix": "saveSrcDest_kernel_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "virtexuplushbm",
    "Device": "xcu280",
    "Package": "-fsvh2892",
    "Speed": "-2L-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "user_extern_in": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<src_dest_t, 0>&",
      "srcSize": "64",
      "hwRefs": [{
          "type": "interface",
          "interface": "user_extern_in",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "user_extern_out": {
      "index": "1",
      "direction": "out",
      "srcType": "stream<src_dest_t, 0>&",
      "srcSize": "64",
      "hwRefs": [{
          "type": "interface",
          "interface": "user_extern_out",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -format=ip_catalog",
      "config_export -output=\/home\/abriasco\/P4OpenNIC_Public\/P4Framework\/Examples\/save_src_dest\/hls\/ip",
      "config_export -rtl=verilog",
      "config_cosim -O=1",
      "config_cosim -tool=xsim"
    ],
    "DirectiveTcl": [
      "set_directive_top saveSrcDest_kernel -name saveSrcDest_kernel",
      "set_directive_top saveSrcDest_kernel -name saveSrcDest_kernel"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "saveSrcDest_kernel"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "2",
    "Uncertainty": "0.54",
    "IsCombinational": "0",
    "II": "1",
    "Latency": "2"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 2.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "saveSrcDest_kernel",
    "Version": "1.0",
    "DisplayName": "Savesrcdest_kernel",
    "Revision": "2113528630",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_saveSrcDest_kernel_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/src\/saveSrcDest_kernel.cpp",
      "..\/src\/saveSrcDest_hls_wrapper.cpp"
    ],
    "Vhdl": [
      "impl\/vhdl\/saveSrcDest_kernel_regslice_both.vhd",
      "impl\/vhdl\/saveSrcDest_kernel.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/saveSrcDest_kernel_regslice_both.v",
      "impl\/verilog\/saveSrcDest_kernel.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/saveSrcDest_kernel.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "user_extern_in:user_extern_out",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "user_extern_in": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "64",
      "portPrefix": "user_extern_in_",
      "ports": [
        "user_extern_in_TDATA",
        "user_extern_in_TREADY",
        "user_extern_in_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "user_extern_in"
        }]
    },
    "user_extern_out": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "64",
      "portPrefix": "user_extern_out_",
      "ports": [
        "user_extern_out_TDATA",
        "user_extern_out_TREADY",
        "user_extern_out_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "user_extern_out"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "user_extern_in_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "user_extern_in_TDATA": {
      "dir": "in",
      "width": "64"
    },
    "user_extern_in_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "user_extern_out_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "user_extern_out_TDATA": {
      "dir": "out",
      "width": "64"
    },
    "user_extern_out_TVALID": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "saveSrcDest_kernel"},
    "Info": {"saveSrcDest_kernel": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"saveSrcDest_kernel": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "2",
          "LatencyWorst": "2",
          "PipelineII": "1",
          "PipelineDepth": "3",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "2.00",
          "Uncertainty": "0.54",
          "Estimate": "0.387"
        },
        "Area": {
          "FF": "134",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "48",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      }}
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2024-04-24 15:10:56 UTC",
    "ToolName": "vitis_hls",
    "ToolVersion": "2023.1"
  }
}
