
../repos/inetutils/ifconfig/ifconfig:     file format elf32-littlearm


Disassembly of section .init:

000114c4 <.init>:
   114c4:	push	{r3, lr}
   114c8:	bl	11898 <ftello64@plt+0x48>
   114cc:	pop	{r3, pc}

Disassembly of section .plt:

000114d0 <calloc@plt-0x14>:
   114d0:	push	{lr}		; (str lr, [sp, #-4]!)
   114d4:	ldr	lr, [pc, #4]	; 114e0 <calloc@plt-0x4>
   114d8:	add	lr, pc, lr
   114dc:	ldr	pc, [lr, #8]!
   114e0:	andeq	r2, r2, r0, lsr #22

000114e4 <calloc@plt>:
   114e4:	add	ip, pc, #0, 12
   114e8:	add	ip, ip, #139264	; 0x22000
   114ec:	ldr	pc, [ip, #2848]!	; 0xb20

000114f0 <fputs_unlocked@plt>:
   114f0:	add	ip, pc, #0, 12
   114f4:	add	ip, ip, #139264	; 0x22000
   114f8:	ldr	pc, [ip, #2840]!	; 0xb18

000114fc <strstr@plt>:
   114fc:	add	ip, pc, #0, 12
   11500:	add	ip, ip, #139264	; 0x22000
   11504:	ldr	pc, [ip, #2832]!	; 0xb10

00011508 <ether_hostton@plt>:
   11508:	add	ip, pc, #0, 12
   1150c:	add	ip, ip, #139264	; 0x22000
   11510:	ldr	pc, [ip, #2824]!	; 0xb08

00011514 <__getdelim@plt>:
   11514:	add	ip, pc, #0, 12
   11518:	add	ip, ip, #139264	; 0x22000
   1151c:	ldr	pc, [ip, #2816]!	; 0xb00

00011520 <inet_aton@plt>:
   11520:	add	ip, pc, #0, 12
   11524:	add	ip, ip, #139264	; 0x22000
   11528:	ldr	pc, [ip, #2808]!	; 0xaf8

0001152c <strcmp@plt>:
   1152c:	add	ip, pc, #0, 12
   11530:	add	ip, ip, #139264	; 0x22000
   11534:	ldr	pc, [ip, #2800]!	; 0xaf0

00011538 <strtol@plt>:
   11538:	add	ip, pc, #0, 12
   1153c:	add	ip, ip, #139264	; 0x22000
   11540:	ldr	pc, [ip, #2792]!	; 0xae8

00011544 <printf@plt>:
   11544:	add	ip, pc, #0, 12
   11548:	add	ip, ip, #139264	; 0x22000
   1154c:	ldr	pc, [ip, #2784]!	; 0xae0

00011550 <memmove@plt>:
   11550:	add	ip, pc, #0, 12
   11554:	add	ip, ip, #139264	; 0x22000
   11558:	ldr	pc, [ip, #2776]!	; 0xad8

0001155c <strchrnul@plt>:
   1155c:	add	ip, pc, #0, 12
   11560:	add	ip, ip, #139264	; 0x22000
   11564:	ldr	pc, [ip, #2768]!	; 0xad0

00011568 <free@plt>:
   11568:	add	ip, pc, #0, 12
   1156c:	add	ip, ip, #139264	; 0x22000
   11570:	ldr	pc, [ip, #2760]!	; 0xac8

00011574 <gai_strerror@plt>:
   11574:	add	ip, pc, #0, 12
   11578:	add	ip, ip, #139264	; 0x22000
   1157c:	ldr	pc, [ip, #2752]!	; 0xac0

00011580 <ferror@plt>:
   11580:	add	ip, pc, #0, 12
   11584:	add	ip, ip, #139264	; 0x22000
   11588:	ldr	pc, [ip, #2744]!	; 0xab8

0001158c <strndup@plt>:
   1158c:	add	ip, pc, #0, 12
   11590:	add	ip, ip, #139264	; 0x22000
   11594:	ldr	pc, [ip, #2736]!	; 0xab0

00011598 <memcpy@plt>:
   11598:	add	ip, pc, #0, 12
   1159c:	add	ip, ip, #139264	; 0x22000
   115a0:	ldr	pc, [ip, #2728]!	; 0xaa8

000115a4 <fwrite_unlocked@plt>:
   115a4:	add	ip, pc, #0, 12
   115a8:	add	ip, ip, #139264	; 0x22000
   115ac:	ldr	pc, [ip, #2720]!	; 0xaa0

000115b0 <inet_ntoa@plt>:
   115b0:	add	ip, pc, #0, 12
   115b4:	add	ip, ip, #139264	; 0x22000
   115b8:	ldr	pc, [ip, #2712]!	; 0xa98

000115bc <sleep@plt>:
   115bc:	add	ip, pc, #0, 12
   115c0:	add	ip, ip, #139264	; 0x22000
   115c4:	ldr	pc, [ip, #2704]!	; 0xa90

000115c8 <strdup@plt>:
   115c8:	add	ip, pc, #0, 12
   115cc:	add	ip, ip, #139264	; 0x22000
   115d0:	ldr	pc, [ip, #2696]!	; 0xa88

000115d4 <realloc@plt>:
   115d4:	add	ip, pc, #0, 12
   115d8:	add	ip, ip, #139264	; 0x22000
   115dc:	ldr	pc, [ip, #2688]!	; 0xa80

000115e0 <strcasecmp@plt>:
   115e0:	add	ip, pc, #0, 12
   115e4:	add	ip, ip, #139264	; 0x22000
   115e8:	ldr	pc, [ip, #2680]!	; 0xa78

000115ec <funlockfile@plt>:
   115ec:	add	ip, pc, #0, 12
   115f0:	add	ip, ip, #139264	; 0x22000
   115f4:	ldr	pc, [ip, #2672]!	; 0xa70

000115f8 <__fxstat64@plt>:
   115f8:	add	ip, pc, #0, 12
   115fc:	add	ip, ip, #139264	; 0x22000
   11600:	ldr	pc, [ip, #2664]!	; 0xa68

00011604 <fwrite@plt>:
   11604:	add	ip, pc, #0, 12
   11608:	add	ip, ip, #139264	; 0x22000
   1160c:	ldr	pc, [ip, #2656]!	; 0xa60

00011610 <ioctl@plt>:
   11610:	add	ip, pc, #0, 12
   11614:	add	ip, ip, #139264	; 0x22000
   11618:	ldr	pc, [ip, #2648]!	; 0xa58

0001161c <strcpy@plt>:
   1161c:	add	ip, pc, #0, 12
   11620:	add	ip, ip, #139264	; 0x22000
   11624:	ldr	pc, [ip, #2640]!	; 0xa50

00011628 <fread@plt>:
   11628:	add	ip, pc, #0, 12
   1162c:	add	ip, ip, #139264	; 0x22000
   11630:	ldr	pc, [ip, #2632]!	; 0xa48

00011634 <error@plt>:
   11634:	add	ip, pc, #0, 12
   11638:	add	ip, ip, #139264	; 0x22000
   1163c:	ldr	pc, [ip, #2624]!	; 0xa40

00011640 <getenv@plt>:
   11640:	add	ip, pc, #0, 12
   11644:	add	ip, ip, #139264	; 0x22000
   11648:	ldr	pc, [ip, #2616]!	; 0xa38

0001164c <puts@plt>:
   1164c:	add	ip, pc, #0, 12
   11650:	add	ip, ip, #139264	; 0x22000
   11654:	ldr	pc, [ip, #2608]!	; 0xa30

00011658 <malloc@plt>:
   11658:	add	ip, pc, #0, 12
   1165c:	add	ip, ip, #139264	; 0x22000
   11660:	ldr	pc, [ip, #2600]!	; 0xa28

00011664 <__libc_start_main@plt>:
   11664:	add	ip, pc, #0, 12
   11668:	add	ip, ip, #139264	; 0x22000
   1166c:	ldr	pc, [ip, #2592]!	; 0xa20

00011670 <strerror@plt>:
   11670:	add	ip, pc, #0, 12
   11674:	add	ip, ip, #139264	; 0x22000
   11678:	ldr	pc, [ip, #2584]!	; 0xa18

0001167c <__ctype_tolower_loc@plt>:
   1167c:	add	ip, pc, #0, 12
   11680:	add	ip, ip, #139264	; 0x22000
   11684:	ldr	pc, [ip, #2576]!	; 0xa10

00011688 <ether_aton@plt>:
   11688:	add	ip, pc, #0, 12
   1168c:	add	ip, ip, #139264	; 0x22000
   11690:	ldr	pc, [ip, #2568]!	; 0xa08

00011694 <__gmon_start__@plt>:
   11694:	add	ip, pc, #0, 12
   11698:	add	ip, ip, #139264	; 0x22000
   1169c:	ldr	pc, [ip, #2560]!	; 0xa00

000116a0 <__ctype_b_loc@plt>:
   116a0:	add	ip, pc, #0, 12
   116a4:	add	ip, ip, #139264	; 0x22000
   116a8:	ldr	pc, [ip, #2552]!	; 0x9f8

000116ac <exit@plt>:
   116ac:	add	ip, pc, #0, 12
   116b0:	add	ip, ip, #139264	; 0x22000
   116b4:	ldr	pc, [ip, #2544]!	; 0x9f0

000116b8 <strtoul@plt>:
   116b8:	add	ip, pc, #0, 12
   116bc:	add	ip, ip, #139264	; 0x22000
   116c0:	ldr	pc, [ip, #2536]!	; 0x9e8

000116c4 <strlen@plt>:
   116c4:	add	ip, pc, #0, 12
   116c8:	add	ip, ip, #139264	; 0x22000
   116cc:	ldr	pc, [ip, #2528]!	; 0x9e0

000116d0 <strchr@plt>:
   116d0:	add	ip, pc, #0, 12
   116d4:	add	ip, ip, #139264	; 0x22000
   116d8:	ldr	pc, [ip, #2520]!	; 0x9d8

000116dc <fprintf@plt>:
   116dc:	add	ip, pc, #0, 12
   116e0:	add	ip, ip, #139264	; 0x22000
   116e4:	ldr	pc, [ip, #2512]!	; 0x9d0

000116e8 <__errno_location@plt>:
   116e8:	add	ip, pc, #0, 12
   116ec:	add	ip, ip, #139264	; 0x22000
   116f0:	ldr	pc, [ip, #2504]!	; 0x9c8

000116f4 <strncasecmp@plt>:
   116f4:	add	ip, pc, #0, 12
   116f8:	add	ip, ip, #139264	; 0x22000
   116fc:	ldr	pc, [ip, #2496]!	; 0x9c0

00011700 <strerror_r@plt>:
   11700:	add	ip, pc, #0, 12
   11704:	add	ip, ip, #139264	; 0x22000
   11708:	ldr	pc, [ip, #2488]!	; 0x9b8

0001170c <setvbuf@plt>:
   1170c:	add	ip, pc, #0, 12
   11710:	add	ip, ip, #139264	; 0x22000
   11714:	ldr	pc, [ip, #2480]!	; 0x9b0

00011718 <memset@plt>:
   11718:	add	ip, pc, #0, 12
   1171c:	add	ip, ip, #139264	; 0x22000
   11720:	ldr	pc, [ip, #2472]!	; 0x9a8

00011724 <strncpy@plt>:
   11724:	add	ip, pc, #0, 12
   11728:	add	ip, ip, #139264	; 0x22000
   1172c:	ldr	pc, [ip, #2464]!	; 0x9a0

00011730 <fileno@plt>:
   11730:	add	ip, pc, #0, 12
   11734:	add	ip, ip, #139264	; 0x22000
   11738:	ldr	pc, [ip, #2456]!	; 0x998

0001173c <memchr@plt>:
   1173c:	add	ip, pc, #0, 12
   11740:	add	ip, ip, #139264	; 0x22000
   11744:	ldr	pc, [ip, #2448]!	; 0x990

00011748 <fclose@plt>:
   11748:	add	ip, pc, #0, 12
   1174c:	add	ip, ip, #139264	; 0x22000
   11750:	ldr	pc, [ip, #2440]!	; 0x988

00011754 <ether_ntoa@plt>:
   11754:	add	ip, pc, #0, 12
   11758:	add	ip, ip, #139264	; 0x22000
   1175c:	ldr	pc, [ip, #2432]!	; 0x980

00011760 <__overflow@plt>:
   11760:	add	ip, pc, #0, 12
   11764:	add	ip, ip, #139264	; 0x22000
   11768:	ldr	pc, [ip, #2424]!	; 0x978

0001176c <getnameinfo@plt>:
   1176c:	add	ip, pc, #0, 12
   11770:	add	ip, ip, #139264	; 0x22000
   11774:	ldr	pc, [ip, #2416]!	; 0x970

00011778 <strrchr@plt>:
   11778:	add	ip, pc, #0, 12
   1177c:	add	ip, ip, #139264	; 0x22000
   11780:	ldr	pc, [ip, #2408]!	; 0x968

00011784 <vfprintf@plt>:
   11784:	add	ip, pc, #0, 12
   11788:	add	ip, ip, #139264	; 0x22000
   1178c:	ldr	pc, [ip, #2400]!	; 0x960

00011790 <fputc@plt>:
   11790:	add	ip, pc, #0, 12
   11794:	add	ip, ip, #139264	; 0x22000
   11798:	ldr	pc, [ip, #2392]!	; 0x958

0001179c <sscanf@plt>:
   1179c:	add	ip, pc, #0, 12
   117a0:	add	ip, ip, #139264	; 0x22000
   117a4:	ldr	pc, [ip, #2384]!	; 0x950

000117a8 <putc@plt>:
   117a8:	add	ip, pc, #0, 12
   117ac:	add	ip, ip, #139264	; 0x22000
   117b0:	ldr	pc, [ip, #2376]!	; 0x948

000117b4 <flockfile@plt>:
   117b4:	add	ip, pc, #0, 12
   117b8:	add	ip, ip, #139264	; 0x22000
   117bc:	ldr	pc, [ip, #2368]!	; 0x940

000117c0 <vsnprintf@plt>:
   117c0:	add	ip, pc, #0, 12
   117c4:	add	ip, ip, #139264	; 0x22000
   117c8:	ldr	pc, [ip, #2360]!	; 0x938

000117cc <fopen64@plt>:
   117cc:	add	ip, pc, #0, 12
   117d0:	add	ip, ip, #139264	; 0x22000
   117d4:	ldr	pc, [ip, #2352]!	; 0x930

000117d8 <qsort@plt>:
   117d8:	add	ip, pc, #0, 12
   117dc:	add	ip, ip, #139264	; 0x22000
   117e0:	ldr	pc, [ip, #2344]!	; 0x928

000117e4 <explicit_bzero@plt>:
   117e4:	add	ip, pc, #0, 12
   117e8:	add	ip, ip, #139264	; 0x22000
   117ec:	ldr	pc, [ip, #2336]!	; 0x920

000117f0 <freeaddrinfo@plt>:
   117f0:	add	ip, pc, #0, 12
   117f4:	add	ip, ip, #139264	; 0x22000
   117f8:	ldr	pc, [ip, #2328]!	; 0x918

000117fc <getaddrinfo@plt>:
   117fc:	add	ip, pc, #0, 12
   11800:	add	ip, ip, #139264	; 0x22000
   11804:	ldr	pc, [ip, #2320]!	; 0x910

00011808 <socket@plt>:
   11808:	add	ip, pc, #0, 12
   1180c:	add	ip, ip, #139264	; 0x22000
   11810:	ldr	pc, [ip, #2312]!	; 0x908

00011814 <if_nametoindex@plt>:
   11814:	add	ip, pc, #0, 12
   11818:	add	ip, ip, #139264	; 0x22000
   1181c:	ldr	pc, [ip, #2304]!	; 0x900

00011820 <strncmp@plt>:
   11820:	add	ip, pc, #0, 12
   11824:	add	ip, ip, #139264	; 0x22000
   11828:	ldr	pc, [ip, #2296]!	; 0x8f8

0001182c <abort@plt>:
   1182c:	add	ip, pc, #0, 12
   11830:	add	ip, ip, #139264	; 0x22000
   11834:	ldr	pc, [ip, #2288]!	; 0x8f0

00011838 <close@plt>:
   11838:	add	ip, pc, #0, 12
   1183c:	add	ip, ip, #139264	; 0x22000
   11840:	ldr	pc, [ip, #2280]!	; 0x8e8

00011844 <__assert_fail@plt>:
   11844:	add	ip, pc, #0, 12
   11848:	add	ip, ip, #139264	; 0x22000
   1184c:	ldr	pc, [ip, #2272]!	; 0x8e0

00011850 <ftello64@plt>:
   11850:	add	ip, pc, #0, 12
   11854:	add	ip, ip, #139264	; 0x22000
   11858:	ldr	pc, [ip, #2264]!	; 0x8d8

Disassembly of section .text:

0001185c <argp_parse@@Base-0x71a8>:
   1185c:	mov	fp, #0
   11860:	mov	lr, #0
   11864:	pop	{r1}		; (ldr r1, [sp], #4)
   11868:	mov	r2, sp
   1186c:	push	{r2}		; (str r2, [sp, #-4]!)
   11870:	push	{r0}		; (str r0, [sp, #-4]!)
   11874:	ldr	ip, [pc, #16]	; 1188c <ftello64@plt+0x3c>
   11878:	push	{ip}		; (str ip, [sp, #-4]!)
   1187c:	ldr	r0, [pc, #12]	; 11890 <ftello64@plt+0x40>
   11880:	ldr	r3, [pc, #12]	; 11894 <ftello64@plt+0x44>
   11884:	bl	11664 <__libc_start_main@plt>
   11888:	bl	1182c <abort@plt>
   1188c:	andeq	r0, r2, r4, lsl #16
   11890:	andeq	r1, r1, ip, asr #18
   11894:	andeq	r0, r2, r4, lsr #15
   11898:	ldr	r3, [pc, #20]	; 118b4 <ftello64@plt+0x64>
   1189c:	ldr	r2, [pc, #20]	; 118b8 <ftello64@plt+0x68>
   118a0:	add	r3, pc, r3
   118a4:	ldr	r2, [r3, r2]
   118a8:	cmp	r2, #0
   118ac:	bxeq	lr
   118b0:	b	11694 <__gmon_start__@plt>
   118b4:	andeq	r2, r2, r8, asr r7
   118b8:	andeq	r0, r0, r4, lsr r1
   118bc:	ldr	r0, [pc, #24]	; 118dc <ftello64@plt+0x8c>
   118c0:	ldr	r3, [pc, #24]	; 118e0 <ftello64@plt+0x90>
   118c4:	cmp	r3, r0
   118c8:	bxeq	lr
   118cc:	ldr	r3, [pc, #16]	; 118e4 <ftello64@plt+0x94>
   118d0:	cmp	r3, #0
   118d4:	bxeq	lr
   118d8:	bx	r3
   118dc:	andeq	r4, r3, r4, asr #21
   118e0:	andeq	r4, r3, r4, asr #21
   118e4:	andeq	r0, r0, r0
   118e8:	ldr	r0, [pc, #36]	; 11914 <ftello64@plt+0xc4>
   118ec:	ldr	r1, [pc, #36]	; 11918 <ftello64@plt+0xc8>
   118f0:	sub	r1, r1, r0
   118f4:	asr	r1, r1, #2
   118f8:	add	r1, r1, r1, lsr #31
   118fc:	asrs	r1, r1, #1
   11900:	bxeq	lr
   11904:	ldr	r3, [pc, #16]	; 1191c <ftello64@plt+0xcc>
   11908:	cmp	r3, #0
   1190c:	bxeq	lr
   11910:	bx	r3
   11914:	andeq	r4, r3, r4, asr #21
   11918:	andeq	r4, r3, r4, asr #21
   1191c:	andeq	r0, r0, r0
   11920:	push	{r4, lr}
   11924:	ldr	r4, [pc, #24]	; 11944 <ftello64@plt+0xf4>
   11928:	ldrb	r3, [r4]
   1192c:	cmp	r3, #0
   11930:	popne	{r4, pc}
   11934:	bl	118bc <ftello64@plt+0x6c>
   11938:	mov	r3, #1
   1193c:	strb	r3, [r4]
   11940:	pop	{r4, pc}
   11944:	ldrdeq	r4, [r3], -r8
   11948:	b	118e8 <ftello64@plt+0x98>
   1194c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11950:	add	fp, sp, #28
   11954:	sub	sp, sp, #4
   11958:	mov	r5, r0
   1195c:	ldr	r0, [r1]
   11960:	mov	r4, r1
   11964:	bl	1a2d0 <_obstack_memory_used@@Base+0x60>
   11968:	mov	r0, r5
   1196c:	mov	r1, r4
   11970:	bl	13a34 <ftello64@plt+0x21e4>
   11974:	mov	r0, #2
   11978:	mov	r1, #1
   1197c:	mov	r2, #0
   11980:	mov	r5, #0
   11984:	bl	11808 <socket@plt>
   11988:	cmn	r0, #1
   1198c:	ble	11a98 <ftello64@plt+0x248>
   11990:	movw	r7, #19320	; 0x4b78
   11994:	mov	sl, r0
   11998:	movt	r7, #3
   1199c:	ldr	r0, [r7]
   119a0:	cmp	r0, #1
   119a4:	blt	11a58 <ftello64@plt+0x208>
   119a8:	movw	r8, #19316	; 0x4b74
   119ac:	movw	r4, #19340	; 0x4b8c
   119b0:	movw	r9, #2393	; 0x959
   119b4:	mov	r5, #0
   119b8:	movt	r8, #3
   119bc:	movt	r4, #3
   119c0:	movt	r9, #2
   119c4:	ldr	r6, [r8]
   119c8:	ldr	r0, [r4]
   119cc:	cmp	r0, #0
   119d0:	beq	11a14 <ftello64@plt+0x1c4>
   119d4:	ldr	r0, [r6]
   119d8:	bl	11814 <if_nametoindex@plt>
   119dc:	cmp	r0, #0
   119e0:	beq	11a2c <ftello64@plt+0x1dc>
   119e4:	cmp	r5, #0
   119e8:	beq	11a00 <ftello64@plt+0x1b0>
   119ec:	movw	r0, #19156	; 0x4ad4
   119f0:	movt	r0, #3
   119f4:	ldr	r1, [r0]
   119f8:	mov	r0, #32
   119fc:	bl	117a8 <putc@plt>
   11a00:	ldr	r1, [r6]
   11a04:	mov	r0, r9
   11a08:	add	r5, r5, #1
   11a0c:	bl	11544 <printf@plt>
   11a10:	b	11a2c <ftello64@plt+0x1dc>
   11a14:	mov	r0, sl
   11a18:	mov	r1, r6
   11a1c:	bl	12b7c <ftello64@plt+0x132c>
   11a20:	mov	r5, #0
   11a24:	cmp	r0, #0
   11a28:	bne	11a6c <ftello64@plt+0x21c>
   11a2c:	ldr	r1, [r7]
   11a30:	ldr	r0, [r8]
   11a34:	add	r6, r6, #56	; 0x38
   11a38:	rsb	r1, r1, r1, lsl #3
   11a3c:	add	r0, r0, r1, lsl #3
   11a40:	cmp	r6, r0
   11a44:	bcc	119c8 <ftello64@plt+0x178>
   11a48:	cmp	r5, #0
   11a4c:	ldrne	r0, [r4]
   11a50:	cmpne	r0, #0
   11a54:	bne	11a80 <ftello64@plt+0x230>
   11a58:	mov	r0, sl
   11a5c:	bl	11838 <close@plt>
   11a60:	mov	r0, r5
   11a64:	sub	sp, fp, #28
   11a68:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11a6c:	mov	r5, r0
   11a70:	cmp	r5, #0
   11a74:	ldrne	r0, [r4]
   11a78:	cmpne	r0, #0
   11a7c:	beq	11a58 <ftello64@plt+0x208>
   11a80:	movw	r0, #19156	; 0x4ad4
   11a84:	movt	r0, #3
   11a88:	ldr	r1, [r0]
   11a8c:	mov	r0, #10
   11a90:	bl	117a8 <putc@plt>
   11a94:	b	11a58 <ftello64@plt+0x208>
   11a98:	bl	116e8 <__errno_location@plt>
   11a9c:	ldr	r1, [r0]
   11aa0:	movw	r2, #2068	; 0x814
   11aa4:	mov	r0, #0
   11aa8:	movt	r2, #2
   11aac:	bl	11634 <error@plt>
   11ab0:	mov	r0, #1
   11ab4:	bl	116ac <exit@plt>
   11ab8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11abc:	add	fp, sp, #28
   11ac0:	sub	sp, sp, #12
   11ac4:	movw	r6, #16704	; 0x4140
   11ac8:	mov	r9, r0
   11acc:	mov	sl, #0
   11ad0:	mov	r5, #0
   11ad4:	movt	r6, #3
   11ad8:	ldr	r0, [r6]
   11adc:	cmp	r0, #0
   11ae0:	beq	11b18 <ftello64@plt+0x2c8>
   11ae4:	add	r7, r6, #8
   11ae8:	mov	r5, #0
   11aec:	ldr	r1, [r7]
   11af0:	cmp	r1, #0
   11af4:	bne	11b04 <ftello64@plt+0x2b4>
   11af8:	bl	116c4 <strlen@plt>
   11afc:	add	r0, r5, r0
   11b00:	add	r5, r0, #1
   11b04:	ldr	r0, [r7, #4]
   11b08:	add	r1, r7, #12
   11b0c:	mov	r7, r1
   11b10:	cmp	r0, #0
   11b14:	bne	11aec <ftello64@plt+0x29c>
   11b18:	add	r0, r5, #80	; 0x50
   11b1c:	bl	1ad60 <_obstack_memory_used@@Base+0xaf0>
   11b20:	str	r0, [sp, #8]
   11b24:	ldr	r0, [r6]
   11b28:	cmp	r0, #0
   11b2c:	beq	11bd4 <ftello64@plt+0x384>
   11b30:	ldr	r0, [sp, #8]
   11b34:	mov	sl, #0
   11b38:	add	r8, r0, #80	; 0x50
   11b3c:	ldr	r0, [r6, #8]
   11b40:	cmp	r0, #0
   11b44:	bne	11b54 <ftello64@plt+0x304>
   11b48:	ldrb	r0, [r6, #4]
   11b4c:	tst	r0, #72	; 0x48
   11b50:	beq	11b64 <ftello64@plt+0x314>
   11b54:	ldr	r0, [r6, #12]!
   11b58:	cmp	r0, #0
   11b5c:	bne	11b3c <ftello64@plt+0x2ec>
   11b60:	b	11bd4 <ftello64@plt+0x384>
   11b64:	ldr	r0, [sp, #8]
   11b68:	ldr	r7, [r6]
   11b6c:	movw	r1, #2212	; 0x8a4
   11b70:	mov	r2, #2
   11b74:	movt	r1, #2
   11b78:	str	r8, [r0, sl, lsl #2]
   11b7c:	mov	r0, r7
   11b80:	bl	11820 <strncmp@plt>
   11b84:	cmp	r0, #0
   11b88:	addeq	r7, r7, #2
   11b8c:	ldrb	r4, [r7]
   11b90:	cmp	r4, #0
   11b94:	beq	11bbc <ftello64@plt+0x36c>
   11b98:	add	r7, r7, #1
   11b9c:	bl	1167c <__ctype_tolower_loc@plt>
   11ba0:	ldr	r1, [r0]
   11ba4:	uxtb	r2, r4
   11ba8:	ldr	r1, [r1, r2, lsl #2]
   11bac:	strb	r1, [r8], #1
   11bb0:	ldrb	r4, [r7], #1
   11bb4:	cmp	r4, #0
   11bb8:	bne	11ba0 <ftello64@plt+0x350>
   11bbc:	mov	r0, #0
   11bc0:	add	sl, sl, #1
   11bc4:	strb	r0, [r8], #1
   11bc8:	ldr	r0, [r6, #12]!
   11bcc:	cmp	r0, #0
   11bd0:	bne	11b3c <ftello64@plt+0x2ec>
   11bd4:	ldr	r0, [sp, #8]
   11bd8:	movw	r3, #7448	; 0x1d18
   11bdc:	mov	r1, sl
   11be0:	mov	r2, #4
   11be4:	movt	r3, #1
   11be8:	bl	117d8 <qsort@plt>
   11bec:	add	r4, r5, sl, lsl #1
   11bf0:	cmp	r9, #0
   11bf4:	beq	11c34 <ftello64@plt+0x3e4>
   11bf8:	mov	r0, r9
   11bfc:	bl	116c4 <strlen@plt>
   11c00:	add	r0, r4, r0
   11c04:	add	r0, r0, #36	; 0x24
   11c08:	bl	1ad60 <_obstack_memory_used@@Base+0xaf0>
   11c0c:	mov	r1, r9
   11c10:	mov	r4, r0
   11c14:	bl	1161c <strcpy@plt>
   11c18:	mov	r0, r9
   11c1c:	bl	116c4 <strlen@plt>
   11c20:	add	r6, r4, r0
   11c24:	str	r4, [sp, #4]
   11c28:	cmp	sl, #0
   11c2c:	bne	11c4c <ftello64@plt+0x3fc>
   11c30:	b	11ccc <ftello64@plt+0x47c>
   11c34:	add	r0, r4, #36	; 0x24
   11c38:	bl	1ad60 <_obstack_memory_used@@Base+0xaf0>
   11c3c:	mov	r6, r0
   11c40:	str	r0, [sp, #4]
   11c44:	cmp	sl, #0
   11c48:	beq	11ccc <ftello64@plt+0x47c>
   11c4c:	mov	r4, #0
   11c50:	movw	r8, #8236	; 0x202c
   11c54:	cmp	r4, #0
   11c58:	beq	11c98 <ftello64@plt+0x448>
   11c5c:	ldr	r9, [sp, #8]
   11c60:	ldr	r7, [r9, r4, lsl #2]!
   11c64:	ldr	r5, [r9, #-4]
   11c68:	mov	r0, r5
   11c6c:	bl	116c4 <strlen@plt>
   11c70:	mov	r2, r0
   11c74:	mov	r0, r5
   11c78:	mov	r1, r7
   11c7c:	bl	11820 <strncmp@plt>
   11c80:	cmp	r0, #0
   11c84:	bne	11ca0 <ftello64@plt+0x450>
   11c88:	add	r4, r4, #1
   11c8c:	cmp	r4, sl
   11c90:	bne	11c54 <ftello64@plt+0x404>
   11c94:	b	11ccc <ftello64@plt+0x47c>
   11c98:	ldr	r9, [sp, #8]
   11c9c:	ldr	r7, [r9]
   11ca0:	mov	r0, r6
   11ca4:	mov	r1, r7
   11ca8:	bl	1161c <strcpy@plt>
   11cac:	ldr	r0, [r9]
   11cb0:	bl	116c4 <strlen@plt>
   11cb4:	add	r4, r4, #1
   11cb8:	add	r6, r6, r0
   11cbc:	cmp	r4, sl
   11cc0:	strhcc	r8, [r6], #2
   11cc4:	cmp	r4, sl
   11cc8:	bne	11c54 <ftello64@plt+0x404>
   11ccc:	movw	r0, #2224	; 0x8b0
   11cd0:	mov	r1, #46	; 0x2e
   11cd4:	movt	r0, #2
   11cd8:	strb	r1, [r6, #34]	; 0x22
   11cdc:	add	r1, r6, #16
   11ce0:	vld1.8	{d16-d17}, [r0]!
   11ce4:	vld1.64	{d18-d19}, [r0]
   11ce8:	movw	r0, #29795	; 0x7463
   11cec:	strh	r0, [r6, #32]
   11cf0:	mov	r0, #35	; 0x23
   11cf4:	vst1.8	{d16-d17}, [r6], r0
   11cf8:	mov	r0, #0
   11cfc:	strb	r0, [r6]
   11d00:	ldr	r0, [sp, #8]
   11d04:	vst1.8	{d18-d19}, [r1]
   11d08:	bl	19db4 <argp_parse@@Base+0x13b0>
   11d0c:	ldr	r0, [sp, #4]
   11d10:	sub	sp, fp, #28
   11d14:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11d18:	ldr	r1, [r1]
   11d1c:	ldr	r0, [r0]
   11d20:	b	1152c <strcmp@plt>
   11d24:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   11d28:	add	fp, sp, #24
   11d2c:	movw	r5, #16704	; 0x4140
   11d30:	movt	r5, #3
   11d34:	ldr	r4, [r5]
   11d38:	cmp	r4, #0
   11d3c:	beq	11d64 <ftello64@plt+0x514>
   11d40:	mov	r8, r1
   11d44:	ldr	r1, [r5, #4]
   11d48:	cmp	r1, r0
   11d4c:	ldreq	r1, [r5, #8]
   11d50:	cmpeq	r1, #0
   11d54:	beq	11d70 <ftello64@plt+0x520>
   11d58:	ldr	r4, [r5, #12]!
   11d5c:	cmp	r4, #0
   11d60:	bne	11d44 <ftello64@plt+0x4f4>
   11d64:	mov	r4, #0
   11d68:	mov	r0, r4
   11d6c:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   11d70:	cmp	r8, #0
   11d74:	mov	r9, r4
   11d78:	beq	11dd0 <ftello64@plt+0x580>
   11d7c:	mov	r6, #12
   11d80:	mov	r9, r4
   11d84:	mov	r0, r8
   11d88:	mov	r1, r9
   11d8c:	bl	114fc <strstr@plt>
   11d90:	cmp	r0, #0
   11d94:	beq	11dd0 <ftello64@plt+0x580>
   11d98:	mov	r7, r0
   11d9c:	ldrb	r0, [r0, #-1]
   11da0:	cmp	r0, #58	; 0x3a
   11da4:	bne	11dd0 <ftello64@plt+0x580>
   11da8:	mov	r0, r9
   11dac:	bl	116c4 <strlen@plt>
   11db0:	ldrb	r0, [r7, r0]
   11db4:	cmp	r0, #58	; 0x3a
   11db8:	bne	11dd0 <ftello64@plt+0x580>
   11dbc:	ldr	r9, [r5, r6]
   11dc0:	add	r6, r6, #12
   11dc4:	cmp	r9, #0
   11dc8:	bne	11d84 <ftello64@plt+0x534>
   11dcc:	mov	r9, #0
   11dd0:	cmp	r9, #0
   11dd4:	movne	r4, r9
   11dd8:	mov	r0, r4
   11ddc:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   11de0:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   11de4:	add	fp, sp, #24
   11de8:	mov	r8, r2
   11dec:	mov	r7, r1
   11df0:	mov	r6, r0
   11df4:	mov	r4, #0
   11df8:	cmp	r1, #2
   11dfc:	bcc	11e50 <ftello64@plt+0x600>
   11e00:	ldrb	r0, [r6]
   11e04:	cmp	r0, #45	; 0x2d
   11e08:	bne	11e1c <ftello64@plt+0x5cc>
   11e0c:	sub	r7, r7, #1
   11e10:	add	r6, r6, #1
   11e14:	mov	r9, #1
   11e18:	b	11e54 <ftello64@plt+0x604>
   11e1c:	cmp	r7, #3
   11e20:	bcc	11e4c <ftello64@plt+0x5fc>
   11e24:	movw	r1, #2212	; 0x8a4
   11e28:	mov	r0, r6
   11e2c:	mov	r2, #2
   11e30:	movt	r1, #2
   11e34:	bl	116f4 <strncasecmp@plt>
   11e38:	cmp	r0, #0
   11e3c:	bne	11e50 <ftello64@plt+0x600>
   11e40:	sub	r7, r7, #2
   11e44:	add	r6, r6, #2
   11e48:	b	11e14 <ftello64@plt+0x5c4>
   11e4c:	mov	r7, #2
   11e50:	mov	r9, #0
   11e54:	movw	r1, #16704	; 0x4140
   11e58:	movt	r1, #3
   11e5c:	ldr	r0, [r1]
   11e60:	cmp	r0, #0
   11e64:	beq	11e94 <ftello64@plt+0x644>
   11e68:	add	r5, r1, #8
   11e6c:	mov	r1, r6
   11e70:	mov	r2, r7
   11e74:	bl	116f4 <strncasecmp@plt>
   11e78:	cmp	r0, #0
   11e7c:	beq	11e9c <ftello64@plt+0x64c>
   11e80:	ldr	r0, [r5, #4]
   11e84:	add	r1, r5, #12
   11e88:	mov	r5, r1
   11e8c:	cmp	r0, #0
   11e90:	bne	11e6c <ftello64@plt+0x61c>
   11e94:	mov	r0, r4
   11e98:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   11e9c:	ldr	r0, [r5]
   11ea0:	eor	r0, r0, r9
   11ea4:	str	r0, [r8]
   11ea8:	ldr	r4, [r5, #-4]
   11eac:	mov	r0, r4
   11eb0:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   11eb4:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   11eb8:	add	fp, sp, #24
   11ebc:	mov	r8, r1
   11ec0:	mov	r6, r0
   11ec4:	bl	116c4 <strlen@plt>
   11ec8:	mov	r7, r0
   11ecc:	mov	r5, #0
   11ed0:	cmp	r0, #2
   11ed4:	bcc	11f28 <ftello64@plt+0x6d8>
   11ed8:	ldrb	r0, [r6]
   11edc:	cmp	r0, #45	; 0x2d
   11ee0:	bne	11ef4 <ftello64@plt+0x6a4>
   11ee4:	sub	r7, r7, #1
   11ee8:	add	r6, r6, #1
   11eec:	mov	r9, #1
   11ef0:	b	11f2c <ftello64@plt+0x6dc>
   11ef4:	cmp	r7, #3
   11ef8:	bcc	11f24 <ftello64@plt+0x6d4>
   11efc:	movw	r1, #2212	; 0x8a4
   11f00:	mov	r0, r6
   11f04:	mov	r2, #2
   11f08:	movt	r1, #2
   11f0c:	bl	116f4 <strncasecmp@plt>
   11f10:	cmp	r0, #0
   11f14:	bne	11f28 <ftello64@plt+0x6d8>
   11f18:	sub	r7, r7, #2
   11f1c:	add	r6, r6, #2
   11f20:	b	11eec <ftello64@plt+0x69c>
   11f24:	mov	r7, #2
   11f28:	mov	r9, #0
   11f2c:	movw	r1, #16704	; 0x4140
   11f30:	movt	r1, #3
   11f34:	ldr	r0, [r1]
   11f38:	cmp	r0, #0
   11f3c:	beq	11f6c <ftello64@plt+0x71c>
   11f40:	add	r4, r1, #8
   11f44:	mov	r1, r6
   11f48:	mov	r2, r7
   11f4c:	bl	116f4 <strncasecmp@plt>
   11f50:	cmp	r0, #0
   11f54:	beq	11f74 <ftello64@plt+0x724>
   11f58:	ldr	r0, [r4, #4]
   11f5c:	add	r1, r4, #12
   11f60:	mov	r4, r1
   11f64:	cmp	r0, #0
   11f68:	bne	11f44 <ftello64@plt+0x6f4>
   11f6c:	mov	r0, r5
   11f70:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   11f74:	ldr	r0, [r4]
   11f78:	eor	r0, r0, r9
   11f7c:	str	r0, [r8]
   11f80:	ldr	r5, [r4, #-4]
   11f84:	mov	r0, r5
   11f88:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   11f8c:	subs	ip, r2, #1
   11f90:	beq	11fc8 <ftello64@plt+0x778>
   11f94:	movw	r2, #2260	; 0x8d4
   11f98:	movt	r2, #2
   11f9c:	add	r3, r2, #4
   11fa0:	ldr	r2, [r3, #-4]
   11fa4:	cmp	r2, #0
   11fa8:	beq	11fc8 <ftello64@plt+0x778>
   11fac:	tst	r2, r0
   11fb0:	ldrne	r2, [r3]
   11fb4:	subne	ip, ip, #1
   11fb8:	add	r3, r3, #8
   11fbc:	strbne	r2, [r1], #1
   11fc0:	cmp	ip, #0
   11fc4:	bne	11fa0 <ftello64@plt+0x750>
   11fc8:	mov	r0, #0
   11fcc:	strb	r0, [r1]
   11fd0:	bx	lr
   11fd4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11fd8:	add	fp, sp, #28
   11fdc:	sub	sp, sp, #20
   11fe0:	cmp	r0, #0
   11fe4:	str	r2, [sp, #4]
   11fe8:	beq	1216c <ftello64@plt+0x91c>
   11fec:	mov	r2, r0
   11ff0:	mov	r8, r1
   11ff4:	mov	r0, #1
   11ff8:	cmp	r1, #0
   11ffc:	beq	1217c <ftello64@plt+0x92c>
   12000:	movw	r3, #16704	; 0x4140
   12004:	str	r0, [sp, #12]
   12008:	mov	r0, #0
   1200c:	mov	r1, #0
   12010:	mov	r9, #1
   12014:	movt	r3, #3
   12018:	str	r0, [sp, #16]
   1201c:	b	1213c <ftello64@plt+0x8ec>
   12020:	mov	sl, r3
   12024:	ldr	r0, [sl, #4]
   12028:	cmp	r0, r9
   1202c:	ldreq	r0, [sl, #8]
   12030:	cmpeq	r0, #0
   12034:	beq	12048 <ftello64@plt+0x7f8>
   12038:	ldr	r6, [sl, #12]!
   1203c:	cmp	r6, #0
   12040:	bne	12024 <ftello64@plt+0x7d4>
   12044:	b	1214c <ftello64@plt+0x8fc>
   12048:	mov	r7, #12
   1204c:	mov	r5, r6
   12050:	str	r2, [sp, #8]
   12054:	mov	r0, r8
   12058:	mov	r1, r5
   1205c:	mov	r4, r8
   12060:	bl	114fc <strstr@plt>
   12064:	cmp	r0, #0
   12068:	beq	120e4 <ftello64@plt+0x894>
   1206c:	mov	r8, r0
   12070:	ldrb	r0, [r0, #-1]
   12074:	cmp	r0, #58	; 0x3a
   12078:	bne	120e4 <ftello64@plt+0x894>
   1207c:	mov	r0, r5
   12080:	bl	116c4 <strlen@plt>
   12084:	ldrb	r0, [r8, r0]
   12088:	mov	r8, r4
   1208c:	cmp	r0, #58	; 0x3a
   12090:	bne	120a8 <ftello64@plt+0x858>
   12094:	ldr	r5, [sl, r7]
   12098:	add	r7, r7, #12
   1209c:	cmp	r5, #0
   120a0:	bne	12054 <ftello64@plt+0x804>
   120a4:	mov	r5, #0
   120a8:	cmp	r5, #0
   120ac:	movne	r6, r5
   120b0:	cmp	r6, #0
   120b4:	beq	120f8 <ftello64@plt+0x8a8>
   120b8:	ldr	r0, [sp, #12]
   120bc:	cmp	r0, #0
   120c0:	bne	12100 <ftello64@plt+0x8b0>
   120c4:	movw	r0, #19156	; 0x4ad4
   120c8:	movt	r0, #3
   120cc:	ldr	r1, [r0]
   120d0:	ldr	r0, [sp, #4]
   120d4:	bl	117a8 <putc@plt>
   120d8:	ldr	r5, [sp, #16]
   120dc:	add	r5, r5, #1
   120e0:	b	12104 <ftello64@plt+0x8b4>
   120e4:	mov	r8, r4
   120e8:	cmp	r5, #0
   120ec:	movne	r6, r5
   120f0:	cmp	r6, #0
   120f4:	bne	120b8 <ftello64@plt+0x868>
   120f8:	ldr	r2, [sp, #8]
   120fc:	b	1212c <ftello64@plt+0x8dc>
   12100:	ldr	r5, [sp, #16]
   12104:	movw	r0, #2393	; 0x959
   12108:	mov	r1, r6
   1210c:	movt	r0, #2
   12110:	bl	11544 <printf@plt>
   12114:	ldr	r2, [sp, #8]
   12118:	add	r5, r0, r5
   1211c:	mov	r0, #0
   12120:	str	r5, [sp, #16]
   12124:	str	r0, [sp, #12]
   12128:	bic	r2, r2, r9
   1212c:	movw	r3, #16704	; 0x4140
   12130:	mov	r1, #0
   12134:	movt	r3, #3
   12138:	b	1214c <ftello64@plt+0x8fc>
   1213c:	tst	r2, r9
   12140:	ldrne	r6, [r3]
   12144:	cmpne	r6, #0
   12148:	bne	12020 <ftello64@plt+0x7d0>
   1214c:	cmp	r2, #0
   12150:	mov	r0, r2
   12154:	movwne	r0, #1
   12158:	cmp	r1, r9, lsl #1
   1215c:	lslne	r9, r9, #1
   12160:	cmpne	r2, #0
   12164:	bne	1213c <ftello64@plt+0x8ec>
   12168:	b	12260 <ftello64@plt+0xa10>
   1216c:	mov	r5, #0
   12170:	mov	r0, r5
   12174:	sub	sp, fp, #28
   12178:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1217c:	movw	r9, #16704	; 0x4140
   12180:	str	r0, [sp, #12]
   12184:	mov	r0, #0
   12188:	mov	r6, #0
   1218c:	mov	sl, #1
   12190:	movt	r9, #3
   12194:	str	r0, [sp, #16]
   12198:	add	r7, r9, #8
   1219c:	tst	r2, sl
   121a0:	ldrne	r5, [r9]
   121a4:	cmpne	r5, #0
   121a8:	bne	121d0 <ftello64@plt+0x980>
   121ac:	cmp	r2, #0
   121b0:	mov	r0, r2
   121b4:	movwne	r0, #1
   121b8:	cmp	r6, sl, lsl #1
   121bc:	beq	12260 <ftello64@plt+0xa10>
   121c0:	lsl	sl, sl, #1
   121c4:	cmp	r2, #0
   121c8:	bne	1219c <ftello64@plt+0x94c>
   121cc:	b	12260 <ftello64@plt+0xa10>
   121d0:	mov	r0, r7
   121d4:	ldr	r1, [r0, #-4]
   121d8:	cmp	r1, sl
   121dc:	ldreq	r1, [r0]
   121e0:	cmpeq	r1, #0
   121e4:	beq	12200 <ftello64@plt+0x9b0>
   121e8:	ldr	r5, [r0, #4]
   121ec:	add	r1, r0, #12
   121f0:	mov	r0, r1
   121f4:	cmp	r5, #0
   121f8:	bne	121d4 <ftello64@plt+0x984>
   121fc:	b	121ac <ftello64@plt+0x95c>
   12200:	ldr	r0, [sp, #12]
   12204:	mov	r4, r2
   12208:	cmp	r0, #0
   1220c:	bne	12230 <ftello64@plt+0x9e0>
   12210:	movw	r0, #19156	; 0x4ad4
   12214:	movt	r0, #3
   12218:	ldr	r1, [r0]
   1221c:	ldr	r0, [sp, #4]
   12220:	bl	117a8 <putc@plt>
   12224:	ldr	r8, [sp, #16]
   12228:	add	r8, r8, #1
   1222c:	b	12234 <ftello64@plt+0x9e4>
   12230:	ldr	r8, [sp, #16]
   12234:	movw	r0, #2393	; 0x959
   12238:	mov	r1, r5
   1223c:	movt	r0, #2
   12240:	bl	11544 <printf@plt>
   12244:	mov	r2, r4
   12248:	add	r8, r0, r8
   1224c:	mov	r0, #0
   12250:	bic	r2, r4, sl
   12254:	str	r8, [sp, #16]
   12258:	str	r0, [sp, #12]
   1225c:	b	121ac <ftello64@plt+0x95c>
   12260:	cmp	r0, #0
   12264:	beq	122b8 <ftello64@plt+0xa68>
   12268:	ldr	r0, [sp, #12]
   1226c:	ldr	r5, [sp, #16]
   12270:	cmp	r0, #0
   12274:	bne	12298 <ftello64@plt+0xa48>
   12278:	movw	r0, #19156	; 0x4ad4
   1227c:	mov	r4, r2
   12280:	movt	r0, #3
   12284:	ldr	r1, [r0]
   12288:	ldr	r0, [sp, #4]
   1228c:	bl	117a8 <putc@plt>
   12290:	mov	r2, r4
   12294:	add	r5, r5, #1
   12298:	movw	r0, #2215	; 0x8a7
   1229c:	mov	r1, r2
   122a0:	movt	r0, #2
   122a4:	bl	11544 <printf@plt>
   122a8:	add	r5, r0, r5
   122ac:	mov	r0, r5
   122b0:	sub	sp, fp, #28
   122b4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   122b8:	ldr	r5, [sp, #16]
   122bc:	mov	r0, r5
   122c0:	sub	sp, fp, #28
   122c4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   122c8:	push	{r4, r5, r6, r7, fp, lr}
   122cc:	add	fp, sp, #16
   122d0:	sub	sp, sp, #64	; 0x40
   122d4:	mov	r5, r2
   122d8:	add	r2, sp, #16
   122dc:	mov	r6, r0
   122e0:	vmov.i32	q8, #0	; 0x00000000
   122e4:	mov	r4, r1
   122e8:	add	r3, sp, #12
   122ec:	mov	r1, #0
   122f0:	mov	r0, r2
   122f4:	vst1.64	{d16-d17}, [r0]!
   122f8:	vst1.64	{d16-d17}, [r0]
   122fc:	mov	r0, #2
   12300:	str	r0, [sp, #20]
   12304:	mov	r0, r5
   12308:	bl	117fc <getaddrinfo@plt>
   1230c:	cmp	r0, #0
   12310:	beq	12344 <ftello64@plt+0xaf4>
   12314:	bl	11574 <gai_strerror@plt>
   12318:	movw	r2, #2372	; 0x944
   1231c:	str	r0, [sp]
   12320:	mov	r0, #0
   12324:	mov	r1, #0
   12328:	mov	r3, r5
   1232c:	movt	r2, #2
   12330:	bl	11634 <error@plt>
   12334:	mvn	r5, #0
   12338:	mov	r0, r5
   1233c:	sub	sp, fp, #16
   12340:	pop	{r4, r5, r6, r7, fp, pc}
   12344:	ldr	r0, [sp, #12]
   12348:	cmp	r0, #0
   1234c:	bne	12360 <ftello64@plt+0xb10>
   12350:	b	123b0 <ftello64@plt+0xb60>
   12354:	ldr	r0, [r0, #28]
   12358:	cmp	r0, #0
   1235c:	beq	123b0 <ftello64@plt+0xb60>
   12360:	ldr	r1, [r0, #4]
   12364:	cmp	r1, #2
   12368:	bne	12354 <ftello64@plt+0xb04>
   1236c:	ldr	r1, [r0, #16]
   12370:	ldr	r0, [r0, #20]
   12374:	mov	r3, #0
   12378:	mov	r2, #1
   1237c:	str	r2, [sp, #8]
   12380:	str	r3, [sp]
   12384:	str	r3, [sp, #4]
   12388:	sub	r2, fp, #32
   1238c:	mov	r3, #16
   12390:	bl	1176c <getnameinfo@plt>
   12394:	mov	r7, r0
   12398:	ldr	r0, [sp, #12]
   1239c:	bl	117f0 <freeaddrinfo@plt>
   123a0:	cmp	r7, #0
   123a4:	beq	123e0 <ftello64@plt+0xb90>
   123a8:	mov	r0, r7
   123ac:	b	12314 <ftello64@plt+0xac4>
   123b0:	movw	r2, #2396	; 0x95c
   123b4:	mov	r0, #0
   123b8:	mov	r1, #0
   123bc:	mov	r3, r5
   123c0:	movt	r2, #2
   123c4:	bl	11634 <error@plt>
   123c8:	ldr	r0, [sp, #12]
   123cc:	bl	117f0 <freeaddrinfo@plt>
   123d0:	mvn	r5, #0
   123d4:	mov	r0, r5
   123d8:	sub	sp, fp, #16
   123dc:	pop	{r4, r5, r6, r7, fp, pc}
   123e0:	mov	r0, #2
   123e4:	add	r1, r4, #20
   123e8:	strh	r0, [r4, #16]
   123ec:	sub	r0, fp, #32
   123f0:	bl	11520 <inet_aton@plt>
   123f4:	cmp	r0, #0
   123f8:	beq	12454 <ftello64@plt+0xc04>
   123fc:	mov	r0, r6
   12400:	movw	r1, #35094	; 0x8916
   12404:	mov	r2, r4
   12408:	bl	19ea4 <argp_parse@@Base+0x14a0>
   1240c:	cmn	r0, #1
   12410:	ble	1246c <ftello64@plt+0xc1c>
   12414:	movw	r0, #19336	; 0x4b88
   12418:	mov	r5, #0
   1241c:	movt	r0, #3
   12420:	ldr	r0, [r0]
   12424:	cmp	r0, #0
   12428:	beq	123d4 <ftello64@plt+0xb84>
   1242c:	ldr	r0, [r4, #20]
   12430:	bl	115b0 <inet_ntoa@plt>
   12434:	mov	r2, r0
   12438:	movw	r0, #2485	; 0x9b5
   1243c:	mov	r1, r4
   12440:	movt	r0, #2
   12444:	bl	11544 <printf@plt>
   12448:	mov	r0, r5
   1244c:	sub	sp, fp, #16
   12450:	pop	{r4, r5, r6, r7, fp, pc}
   12454:	movw	r2, #2435	; 0x983
   12458:	sub	r3, fp, #32
   1245c:	mov	r0, #0
   12460:	mov	r1, #0
   12464:	movt	r2, #2
   12468:	b	12330 <ftello64@plt+0xae0>
   1246c:	bl	116e8 <__errno_location@plt>
   12470:	ldr	r1, [r0]
   12474:	movw	r2, #2463	; 0x99f
   12478:	movw	r3, #2473	; 0x9a9
   1247c:	mov	r0, #0
   12480:	movt	r2, #2
   12484:	movt	r3, #2
   12488:	b	12330 <ftello64@plt+0xae0>
   1248c:	push	{r4, r5, r6, sl, fp, lr}
   12490:	add	fp, sp, #16
   12494:	mov	r6, r0
   12498:	mov	r0, #2
   1249c:	mov	r4, r1
   124a0:	mov	r5, r2
   124a4:	strh	r0, [r1, #16]
   124a8:	add	r1, r1, #20
   124ac:	mov	r0, r2
   124b0:	bl	11520 <inet_aton@plt>
   124b4:	cmp	r0, #0
   124b8:	beq	12510 <ftello64@plt+0xcc0>
   124bc:	mov	r0, r6
   124c0:	movw	r1, #35100	; 0x891c
   124c4:	mov	r2, r4
   124c8:	bl	19ea4 <argp_parse@@Base+0x14a0>
   124cc:	cmn	r0, #1
   124d0:	ble	12534 <ftello64@plt+0xce4>
   124d4:	movw	r0, #19336	; 0x4b88
   124d8:	mov	r5, #0
   124dc:	movt	r0, #3
   124e0:	ldr	r0, [r0]
   124e4:	cmp	r0, #0
   124e8:	beq	12508 <ftello64@plt+0xcb8>
   124ec:	ldr	r0, [r4, #20]
   124f0:	bl	115b0 <inet_ntoa@plt>
   124f4:	mov	r2, r0
   124f8:	movw	r0, #2538	; 0x9ea
   124fc:	mov	r1, r4
   12500:	movt	r0, #2
   12504:	bl	11544 <printf@plt>
   12508:	mov	r0, r5
   1250c:	pop	{r4, r5, r6, sl, fp, pc}
   12510:	movw	r2, #2435	; 0x983
   12514:	mov	r0, #0
   12518:	mov	r1, #0
   1251c:	mov	r3, r5
   12520:	movt	r2, #2
   12524:	bl	11634 <error@plt>
   12528:	mvn	r5, #0
   1252c:	mov	r0, r5
   12530:	pop	{r4, r5, r6, sl, fp, pc}
   12534:	bl	116e8 <__errno_location@plt>
   12538:	ldr	r1, [r0]
   1253c:	movw	r2, #2463	; 0x99f
   12540:	movw	r3, #2523	; 0x9db
   12544:	mov	r0, #0
   12548:	movt	r2, #2
   1254c:	movt	r3, #2
   12550:	bl	11634 <error@plt>
   12554:	mvn	r5, #0
   12558:	mov	r0, r5
   1255c:	pop	{r4, r5, r6, sl, fp, pc}
   12560:	push	{r4, r5, r6, r7, fp, lr}
   12564:	add	fp, sp, #16
   12568:	sub	sp, sp, #64	; 0x40
   1256c:	mov	r5, r2
   12570:	add	r2, sp, #16
   12574:	mov	r6, r0
   12578:	vmov.i32	q8, #0	; 0x00000000
   1257c:	mov	r4, r1
   12580:	add	r3, sp, #12
   12584:	mov	r1, #0
   12588:	mov	r0, r2
   1258c:	vst1.64	{d16-d17}, [r0]!
   12590:	vst1.64	{d16-d17}, [r0]
   12594:	mov	r0, #2
   12598:	str	r0, [sp, #20]
   1259c:	mov	r0, r5
   125a0:	bl	117fc <getaddrinfo@plt>
   125a4:	cmp	r0, #0
   125a8:	beq	125dc <ftello64@plt+0xd8c>
   125ac:	bl	11574 <gai_strerror@plt>
   125b0:	movw	r2, #2372	; 0x944
   125b4:	str	r0, [sp]
   125b8:	mov	r0, #0
   125bc:	mov	r1, #0
   125c0:	mov	r3, r5
   125c4:	movt	r2, #2
   125c8:	bl	11634 <error@plt>
   125cc:	mvn	r5, #0
   125d0:	mov	r0, r5
   125d4:	sub	sp, fp, #16
   125d8:	pop	{r4, r5, r6, r7, fp, pc}
   125dc:	ldr	r0, [sp, #12]
   125e0:	cmp	r0, #0
   125e4:	bne	125f8 <ftello64@plt+0xda8>
   125e8:	b	12648 <ftello64@plt+0xdf8>
   125ec:	ldr	r0, [r0, #28]
   125f0:	cmp	r0, #0
   125f4:	beq	12648 <ftello64@plt+0xdf8>
   125f8:	ldr	r1, [r0, #4]
   125fc:	cmp	r1, #2
   12600:	bne	125ec <ftello64@plt+0xd9c>
   12604:	ldr	r1, [r0, #16]
   12608:	ldr	r0, [r0, #20]
   1260c:	mov	r3, #0
   12610:	mov	r2, #1
   12614:	str	r2, [sp, #8]
   12618:	str	r3, [sp]
   1261c:	str	r3, [sp, #4]
   12620:	sub	r2, fp, #32
   12624:	mov	r3, #16
   12628:	bl	1176c <getnameinfo@plt>
   1262c:	mov	r7, r0
   12630:	ldr	r0, [sp, #12]
   12634:	bl	117f0 <freeaddrinfo@plt>
   12638:	cmp	r7, #0
   1263c:	beq	12678 <ftello64@plt+0xe28>
   12640:	mov	r0, r7
   12644:	b	125ac <ftello64@plt+0xd5c>
   12648:	movw	r2, #2396	; 0x95c
   1264c:	mov	r0, #0
   12650:	mov	r1, #0
   12654:	mov	r3, r5
   12658:	movt	r2, #2
   1265c:	bl	11634 <error@plt>
   12660:	ldr	r0, [sp, #12]
   12664:	bl	117f0 <freeaddrinfo@plt>
   12668:	mvn	r5, #0
   1266c:	mov	r0, r5
   12670:	sub	sp, fp, #16
   12674:	pop	{r4, r5, r6, r7, fp, pc}
   12678:	mov	r0, #2
   1267c:	add	r1, r4, #20
   12680:	strh	r0, [r4, #16]
   12684:	sub	r0, fp, #32
   12688:	bl	11520 <inet_aton@plt>
   1268c:	cmp	r0, #0
   12690:	beq	126ec <ftello64@plt+0xe9c>
   12694:	mov	r0, r6
   12698:	movw	r1, #35096	; 0x8918
   1269c:	mov	r2, r4
   126a0:	bl	19ea4 <argp_parse@@Base+0x14a0>
   126a4:	cmn	r0, #1
   126a8:	ble	12704 <ftello64@plt+0xeb4>
   126ac:	movw	r0, #19336	; 0x4b88
   126b0:	mov	r5, #0
   126b4:	movt	r0, #3
   126b8:	ldr	r0, [r0]
   126bc:	cmp	r0, #0
   126c0:	beq	1266c <ftello64@plt+0xe1c>
   126c4:	ldr	r0, [r4, #20]
   126c8:	bl	115b0 <inet_ntoa@plt>
   126cc:	mov	r2, r0
   126d0:	movw	r0, #2591	; 0xa1f
   126d4:	mov	r1, r4
   126d8:	movt	r0, #2
   126dc:	bl	11544 <printf@plt>
   126e0:	mov	r0, r5
   126e4:	sub	sp, fp, #16
   126e8:	pop	{r4, r5, r6, r7, fp, pc}
   126ec:	movw	r2, #2435	; 0x983
   126f0:	sub	r3, fp, #32
   126f4:	mov	r0, #0
   126f8:	mov	r1, #0
   126fc:	movt	r2, #2
   12700:	b	125c8 <ftello64@plt+0xd78>
   12704:	bl	116e8 <__errno_location@plt>
   12708:	ldr	r1, [r0]
   1270c:	movw	r2, #2463	; 0x99f
   12710:	movw	r3, #2576	; 0xa10
   12714:	mov	r0, #0
   12718:	movt	r2, #2
   1271c:	movt	r3, #2
   12720:	b	125c8 <ftello64@plt+0xd78>
   12724:	push	{r4, r5, r6, sl, fp, lr}
   12728:	add	fp, sp, #16
   1272c:	mov	r6, r0
   12730:	mov	r0, #2
   12734:	mov	r4, r1
   12738:	mov	r5, r2
   1273c:	strh	r0, [r1, #16]
   12740:	add	r1, r1, #20
   12744:	mov	r0, r2
   12748:	bl	11520 <inet_aton@plt>
   1274c:	cmp	r0, #0
   12750:	beq	127a8 <ftello64@plt+0xf58>
   12754:	mov	r0, r6
   12758:	movw	r1, #35098	; 0x891a
   1275c:	mov	r2, r4
   12760:	bl	19ea4 <argp_parse@@Base+0x14a0>
   12764:	cmn	r0, #1
   12768:	ble	127cc <ftello64@plt+0xf7c>
   1276c:	movw	r0, #19336	; 0x4b88
   12770:	mov	r5, #0
   12774:	movt	r0, #3
   12778:	ldr	r0, [r0]
   1277c:	cmp	r0, #0
   12780:	beq	127a0 <ftello64@plt+0xf50>
   12784:	ldr	r0, [r4, #20]
   12788:	bl	115b0 <inet_ntoa@plt>
   1278c:	mov	r2, r0
   12790:	movw	r0, #2649	; 0xa59
   12794:	mov	r1, r4
   12798:	movt	r0, #2
   1279c:	bl	11544 <printf@plt>
   127a0:	mov	r0, r5
   127a4:	pop	{r4, r5, r6, sl, fp, pc}
   127a8:	movw	r2, #2435	; 0x983
   127ac:	mov	r0, #0
   127b0:	mov	r1, #0
   127b4:	mov	r3, r5
   127b8:	movt	r2, #2
   127bc:	bl	11634 <error@plt>
   127c0:	mvn	r5, #0
   127c4:	mov	r0, r5
   127c8:	pop	{r4, r5, r6, sl, fp, pc}
   127cc:	bl	116e8 <__errno_location@plt>
   127d0:	ldr	r1, [r0]
   127d4:	movw	r2, #2463	; 0x99f
   127d8:	movw	r3, #2634	; 0xa4a
   127dc:	mov	r0, #0
   127e0:	movt	r2, #2
   127e4:	movt	r3, #2
   127e8:	bl	11634 <error@plt>
   127ec:	mvn	r5, #0
   127f0:	mov	r0, r5
   127f4:	pop	{r4, r5, r6, sl, fp, pc}
   127f8:	push	{r4, r5, r6, r7, fp, lr}
   127fc:	add	fp, sp, #16
   12800:	sub	sp, sp, #8
   12804:	mov	r6, r0
   12808:	mov	r0, r2
   1280c:	mov	r7, r2
   12810:	mov	r4, r1
   12814:	bl	11688 <ether_aton@plt>
   12818:	cmp	r0, #0
   1281c:	beq	128a0 <ftello64@plt+0x1050>
   12820:	mov	r5, r0
   12824:	mov	r0, r6
   12828:	movw	r1, #35111	; 0x8927
   1282c:	mov	r2, r4
   12830:	add	r7, r4, #16
   12834:	bl	19ea4 <argp_parse@@Base+0x14a0>
   12838:	ldr	r0, [r5]
   1283c:	movw	r1, #35108	; 0x8924
   12840:	mov	r2, r4
   12844:	str	r0, [r7, #2]
   12848:	ldrh	r0, [r5, #4]
   1284c:	strh	r0, [r7, #6]
   12850:	mov	r0, r6
   12854:	bl	19ea4 <argp_parse@@Base+0x14a0>
   12858:	cmn	r0, #1
   1285c:	ble	128d0 <ftello64@plt+0x1080>
   12860:	movw	r0, #19336	; 0x4b88
   12864:	mov	r6, #0
   12868:	movt	r0, #3
   1286c:	ldr	r0, [r0]
   12870:	cmp	r0, #0
   12874:	beq	12894 <ftello64@plt+0x1044>
   12878:	mov	r0, r5
   1287c:	bl	11754 <ether_ntoa@plt>
   12880:	mov	r2, r0
   12884:	movw	r0, #2748	; 0xabc
   12888:	mov	r1, r4
   1288c:	movt	r0, #2
   12890:	bl	11544 <printf@plt>
   12894:	mov	r0, r6
   12898:	sub	sp, fp, #16
   1289c:	pop	{r4, r5, r6, r7, fp, pc}
   128a0:	mov	r5, sp
   128a4:	mov	r0, r7
   128a8:	mov	r1, r5
   128ac:	bl	11508 <ether_hostton@plt>
   128b0:	cmp	r0, #0
   128b4:	beq	12824 <ftello64@plt+0xfd4>
   128b8:	movw	r2, #2697	; 0xa89
   128bc:	mov	r0, #0
   128c0:	mov	r1, #0
   128c4:	mov	r3, r7
   128c8:	movt	r2, #2
   128cc:	b	128ec <ftello64@plt+0x109c>
   128d0:	bl	116e8 <__errno_location@plt>
   128d4:	ldr	r1, [r0]
   128d8:	movw	r2, #2463	; 0x99f
   128dc:	movw	r3, #2734	; 0xaae
   128e0:	mov	r0, #0
   128e4:	movt	r2, #2
   128e8:	movt	r3, #2
   128ec:	bl	11634 <error@plt>
   128f0:	mvn	r6, #0
   128f4:	mov	r0, r6
   128f8:	sub	sp, fp, #16
   128fc:	pop	{r4, r5, r6, r7, fp, pc}
   12900:	push	{r4, r5, fp, lr}
   12904:	add	fp, sp, #8
   12908:	mov	r4, r1
   1290c:	str	r2, [r1, #16]
   12910:	movw	r1, #35106	; 0x8922
   12914:	mov	r2, r4
   12918:	bl	19ea4 <argp_parse@@Base+0x14a0>
   1291c:	cmn	r0, #1
   12920:	ble	12958 <ftello64@plt+0x1108>
   12924:	movw	r0, #19336	; 0x4b88
   12928:	mov	r5, #0
   1292c:	movt	r0, #3
   12930:	ldr	r0, [r0]
   12934:	cmp	r0, #0
   12938:	beq	12950 <ftello64@plt+0x1100>
   1293c:	ldr	r2, [r4, #16]
   12940:	movw	r0, #2813	; 0xafd
   12944:	mov	r1, r4
   12948:	movt	r0, #2
   1294c:	bl	11544 <printf@plt>
   12950:	mov	r0, r5
   12954:	pop	{r4, r5, fp, pc}
   12958:	bl	116e8 <__errno_location@plt>
   1295c:	ldr	r1, [r0]
   12960:	movw	r2, #2795	; 0xaeb
   12964:	mov	r0, #0
   12968:	movt	r2, #2
   1296c:	bl	11634 <error@plt>
   12970:	mvn	r5, #0
   12974:	mov	r0, r5
   12978:	pop	{r4, r5, fp, pc}
   1297c:	push	{r4, r5, fp, lr}
   12980:	add	fp, sp, #8
   12984:	mov	r4, r1
   12988:	str	r2, [r1, #16]
   1298c:	movw	r1, #35102	; 0x891e
   12990:	mov	r2, r4
   12994:	bl	19ea4 <argp_parse@@Base+0x14a0>
   12998:	cmn	r0, #1
   1299c:	ble	129d4 <ftello64@plt+0x1184>
   129a0:	movw	r0, #19336	; 0x4b88
   129a4:	mov	r5, #0
   129a8:	movt	r0, #3
   129ac:	ldr	r0, [r0]
   129b0:	cmp	r0, #0
   129b4:	beq	129cc <ftello64@plt+0x117c>
   129b8:	ldr	r2, [r4, #16]
   129bc:	movw	r0, #2866	; 0xb32
   129c0:	mov	r1, r4
   129c4:	movt	r0, #2
   129c8:	bl	11544 <printf@plt>
   129cc:	mov	r0, r5
   129d0:	pop	{r4, r5, fp, pc}
   129d4:	bl	116e8 <__errno_location@plt>
   129d8:	ldr	r1, [r0]
   129dc:	movw	r2, #2845	; 0xb1d
   129e0:	mov	r0, #0
   129e4:	movt	r2, #2
   129e8:	bl	11634 <error@plt>
   129ec:	mvn	r5, #0
   129f0:	mov	r0, r5
   129f4:	pop	{r4, r5, fp, pc}
   129f8:	push	{r4, r5, r6, r7, fp, lr}
   129fc:	add	fp, sp, #16
   12a00:	sub	sp, sp, #32
   12a04:	mov	r5, r0
   12a08:	mov	r0, r1
   12a0c:	mov	r7, r2
   12a10:	mov	r2, sp
   12a14:	mov	r6, r1
   12a18:	movw	r1, #35091	; 0x8913
   12a1c:	mov	r4, r3
   12a20:	vld1.32	{d16-d17}, [r0]!
   12a24:	vld1.32	{d18-d19}, [r0]
   12a28:	mov	r0, r2
   12a2c:	vst1.64	{d16-d17}, [r0]!
   12a30:	vst1.64	{d18-d19}, [r0]
   12a34:	mov	r0, r5
   12a38:	bl	19ea4 <argp_parse@@Base+0x14a0>
   12a3c:	cmn	r0, #1
   12a40:	ble	12b40 <ftello64@plt+0x12f0>
   12a44:	ldrh	r0, [sp, #16]
   12a48:	movw	r1, #35092	; 0x8914
   12a4c:	mov	r2, r6
   12a50:	orr	r0, r0, r7
   12a54:	bic	r0, r0, r4
   12a58:	strh	r0, [r6, #16]
   12a5c:	mov	r0, r5
   12a60:	bl	19ea4 <argp_parse@@Base+0x14a0>
   12a64:	cmn	r0, #1
   12a68:	ble	12b54 <ftello64@plt+0x1304>
   12a6c:	movw	r0, #19336	; 0x4b88
   12a70:	mov	r5, #0
   12a74:	movt	r0, #3
   12a78:	ldr	r0, [r0]
   12a7c:	cmp	r0, #0
   12a80:	beq	12b34 <ftello64@plt+0x12e4>
   12a84:	movw	r0, #14443	; 0x386b
   12a88:	movw	r1, #2957	; 0xb8d
   12a8c:	cmp	r7, #0
   12a90:	movt	r0, #2
   12a94:	movt	r1, #2
   12a98:	movne	r1, r0
   12a9c:	movw	r0, #2941	; 0xb7d
   12aa0:	movt	r0, #2
   12aa4:	bl	11544 <printf@plt>
   12aa8:	cmp	r7, #0
   12aac:	beq	12ae0 <ftello64@plt+0x1290>
   12ab0:	movw	r0, #2980	; 0xba4
   12ab4:	movt	r0, #2
   12ab8:	bl	11544 <printf@plt>
   12abc:	mov	r0, r7
   12ac0:	mov	r1, #0
   12ac4:	mov	r2, #44	; 0x2c
   12ac8:	bl	11fd4 <ftello64@plt+0x784>
   12acc:	movw	r0, #19156	; 0x4ad4
   12ad0:	movt	r0, #3
   12ad4:	ldr	r1, [r0]
   12ad8:	mov	r0, #39	; 0x27
   12adc:	bl	117a8 <putc@plt>
   12ae0:	movw	r0, #2961	; 0xb91
   12ae4:	mov	r1, r6
   12ae8:	movt	r0, #2
   12aec:	bl	11544 <printf@plt>
   12af0:	cmp	r4, #0
   12af4:	beq	12b28 <ftello64@plt+0x12d8>
   12af8:	movw	r0, #2970	; 0xb9a
   12afc:	movt	r0, #2
   12b00:	bl	11544 <printf@plt>
   12b04:	mov	r0, r4
   12b08:	mov	r1, #0
   12b0c:	mov	r2, #44	; 0x2c
   12b10:	bl	11fd4 <ftello64@plt+0x784>
   12b14:	movw	r0, #19156	; 0x4ad4
   12b18:	movt	r0, #3
   12b1c:	ldr	r1, [r0]
   12b20:	mov	r0, #39	; 0x27
   12b24:	bl	117a8 <putc@plt>
   12b28:	movw	r0, #5333	; 0x14d5
   12b2c:	movt	r0, #2
   12b30:	bl	1164c <puts@plt>
   12b34:	mov	r0, r5
   12b38:	sub	sp, fp, #16
   12b3c:	pop	{r4, r5, r6, r7, fp, pc}
   12b40:	bl	116e8 <__errno_location@plt>
   12b44:	ldr	r1, [r0]
   12b48:	movw	r2, #2901	; 0xb55
   12b4c:	movt	r2, #2
   12b50:	b	12b64 <ftello64@plt+0x1314>
   12b54:	bl	116e8 <__errno_location@plt>
   12b58:	ldr	r1, [r0]
   12b5c:	movw	r2, #2921	; 0xb69
   12b60:	movt	r2, #2
   12b64:	mov	r0, #0
   12b68:	bl	11634 <error@plt>
   12b6c:	mvn	r5, #0
   12b70:	mov	r0, r5
   12b74:	sub	sp, fp, #16
   12b78:	pop	{r4, r5, r6, r7, fp, pc}
   12b7c:	push	{r4, r5, r6, sl, fp, lr}
   12b80:	add	fp, sp, #16
   12b84:	sub	sp, sp, #32
   12b88:	mov	r4, r0
   12b8c:	mov	r0, sp
   12b90:	mov	r5, r1
   12b94:	vmov.i32	q8, #0	; 0x00000000
   12b98:	mov	r2, #16
   12b9c:	add	r1, r0, #16
   12ba0:	mov	r6, r0
   12ba4:	vst1.64	{d16-d17}, [r1]
   12ba8:	mov	r1, #15
   12bac:	vst1.64	{d16-d17}, [r6], r1
   12bb0:	ldr	r1, [r5]
   12bb4:	bl	11724 <strncpy@plt>
   12bb8:	mov	r0, #0
   12bbc:	strb	r0, [r6]
   12bc0:	ldr	r0, [r5, #4]
   12bc4:	tst	r0, #8
   12bc8:	beq	12bec <ftello64@plt+0x139c>
   12bcc:	ldr	r2, [r5, #20]
   12bd0:	mov	r1, sp
   12bd4:	mov	r0, r4
   12bd8:	bl	122c8 <ftello64@plt+0xa78>
   12bdc:	mov	r6, r0
   12be0:	cmp	r0, #0
   12be4:	bne	12da4 <ftello64@plt+0x1554>
   12be8:	ldr	r0, [r5, #4]
   12bec:	tst	r0, #16
   12bf0:	beq	12c14 <ftello64@plt+0x13c4>
   12bf4:	ldr	r2, [r5, #24]
   12bf8:	mov	r1, sp
   12bfc:	mov	r0, r4
   12c00:	bl	1248c <ftello64@plt+0xc3c>
   12c04:	mov	r6, r0
   12c08:	cmp	r0, #0
   12c0c:	bne	12da4 <ftello64@plt+0x1554>
   12c10:	ldr	r0, [r5, #4]
   12c14:	tst	r0, #32
   12c18:	beq	12c3c <ftello64@plt+0x13ec>
   12c1c:	ldr	r2, [r5, #28]
   12c20:	mov	r1, sp
   12c24:	mov	r0, r4
   12c28:	bl	12560 <ftello64@plt+0xd10>
   12c2c:	mov	r6, r0
   12c30:	cmp	r0, #0
   12c34:	bne	12da4 <ftello64@plt+0x1554>
   12c38:	ldr	r0, [r5, #4]
   12c3c:	tst	r0, #64	; 0x40
   12c40:	beq	12c64 <ftello64@plt+0x1414>
   12c44:	ldr	r2, [r5, #32]
   12c48:	mov	r1, sp
   12c4c:	mov	r0, r4
   12c50:	bl	12724 <ftello64@plt+0xed4>
   12c54:	mov	r6, r0
   12c58:	cmp	r0, #0
   12c5c:	bne	12da4 <ftello64@plt+0x1554>
   12c60:	ldr	r0, [r5, #4]
   12c64:	tst	r0, #1024	; 0x400
   12c68:	beq	12c8c <ftello64@plt+0x143c>
   12c6c:	ldr	r2, [r5, #52]	; 0x34
   12c70:	mov	r1, sp
   12c74:	mov	r0, r4
   12c78:	bl	127f8 <ftello64@plt+0xfa8>
   12c7c:	mov	r6, r0
   12c80:	cmp	r0, #0
   12c84:	bne	12da4 <ftello64@plt+0x1554>
   12c88:	ldr	r0, [r5, #4]
   12c8c:	tst	r0, #128	; 0x80
   12c90:	beq	12cdc <ftello64@plt+0x148c>
   12c94:	ldr	r0, [r5, #36]	; 0x24
   12c98:	mov	r2, sp
   12c9c:	movw	r1, #35106	; 0x8922
   12ca0:	str	r0, [sp, #16]
   12ca4:	mov	r0, r4
   12ca8:	bl	19ea4 <argp_parse@@Base+0x14a0>
   12cac:	cmn	r0, #1
   12cb0:	ble	12db0 <ftello64@plt+0x1560>
   12cb4:	movw	r0, #19336	; 0x4b88
   12cb8:	movt	r0, #3
   12cbc:	ldr	r0, [r0]
   12cc0:	cmp	r0, #0
   12cc4:	beq	12cdc <ftello64@plt+0x148c>
   12cc8:	ldr	r2, [sp, #16]
   12ccc:	movw	r0, #2813	; 0xafd
   12cd0:	mov	r1, sp
   12cd4:	movt	r0, #2
   12cd8:	bl	11544 <printf@plt>
   12cdc:	ldrb	r0, [r5, #5]
   12ce0:	tst	r0, #1
   12ce4:	beq	12d30 <ftello64@plt+0x14e0>
   12ce8:	ldr	r0, [r5, #40]	; 0x28
   12cec:	mov	r2, sp
   12cf0:	movw	r1, #35102	; 0x891e
   12cf4:	str	r0, [sp, #16]
   12cf8:	mov	r0, r4
   12cfc:	bl	19ea4 <argp_parse@@Base+0x14a0>
   12d00:	cmn	r0, #1
   12d04:	ble	12dc4 <ftello64@plt+0x1574>
   12d08:	movw	r0, #19336	; 0x4b88
   12d0c:	movt	r0, #3
   12d10:	ldr	r0, [r0]
   12d14:	cmp	r0, #0
   12d18:	beq	12d30 <ftello64@plt+0x14e0>
   12d1c:	ldr	r2, [sp, #16]
   12d20:	movw	r0, #2866	; 0xb32
   12d24:	mov	r1, sp
   12d28:	movt	r0, #2
   12d2c:	bl	11544 <printf@plt>
   12d30:	ldrb	r0, [r5, #4]
   12d34:	tst	r0, #1
   12d38:	beq	12d58 <ftello64@plt+0x1508>
   12d3c:	ldr	r2, [r5, #8]
   12d40:	mov	r1, sp
   12d44:	mov	r0, r4
   12d48:	bl	185f0 <ftello64@plt+0x6da0>
   12d4c:	mov	r6, r0
   12d50:	cmp	r0, #0
   12d54:	bne	12da4 <ftello64@plt+0x1554>
   12d58:	ldr	r2, [r5, #44]	; 0x2c
   12d5c:	ldr	r3, [r5, #48]	; 0x30
   12d60:	orrs	r0, r2, r3
   12d64:	beq	12d80 <ftello64@plt+0x1530>
   12d68:	mov	r1, sp
   12d6c:	mov	r0, r4
   12d70:	bl	129f8 <ftello64@plt+0x11a8>
   12d74:	mov	r6, r0
   12d78:	cmp	r0, #0
   12d7c:	bne	12da4 <ftello64@plt+0x1554>
   12d80:	ldrb	r0, [r5, #4]
   12d84:	mov	r6, #0
   12d88:	tst	r0, #2
   12d8c:	beq	12da4 <ftello64@plt+0x1554>
   12d90:	ldr	r1, [r5]
   12d94:	ldr	r3, [r5, #12]
   12d98:	mov	r2, sp
   12d9c:	mov	r0, r4
   12da0:	bl	16eb8 <ftello64@plt+0x5668>
   12da4:	mov	r0, r6
   12da8:	sub	sp, fp, #16
   12dac:	pop	{r4, r5, r6, sl, fp, pc}
   12db0:	bl	116e8 <__errno_location@plt>
   12db4:	ldr	r1, [r0]
   12db8:	movw	r2, #2795	; 0xaeb
   12dbc:	movt	r2, #2
   12dc0:	b	12dd4 <ftello64@plt+0x1584>
   12dc4:	bl	116e8 <__errno_location@plt>
   12dc8:	ldr	r1, [r0]
   12dcc:	movw	r2, #2845	; 0xb1d
   12dd0:	movt	r2, #2
   12dd4:	mov	r0, #0
   12dd8:	bl	11634 <error@plt>
   12ddc:	mvn	r6, #0
   12de0:	mov	r0, r6
   12de4:	sub	sp, fp, #16
   12de8:	pop	{r4, r5, r6, sl, fp, pc}
   12dec:	push	{r4, r5, r6, sl, fp, lr}
   12df0:	add	fp, sp, #16
   12df4:	movw	r6, #16956	; 0x423c
   12df8:	mov	r5, r0
   12dfc:	mov	r4, #0
   12e00:	movt	r6, #3
   12e04:	ldr	r0, [r6]
   12e08:	cmp	r0, #0
   12e0c:	bne	12e24 <ftello64@plt+0x15d4>
   12e10:	mov	r0, r4
   12e14:	pop	{r4, r5, r6, sl, fp, pc}
   12e18:	ldr	r0, [r6, #12]!
   12e1c:	cmp	r0, #0
   12e20:	beq	12e10 <ftello64@plt+0x15c0>
   12e24:	mov	r1, r5
   12e28:	bl	1152c <strcmp@plt>
   12e2c:	cmp	r0, #0
   12e30:	bne	12e18 <ftello64@plt+0x15c8>
   12e34:	mov	r4, r6
   12e38:	mov	r0, r4
   12e3c:	pop	{r4, r5, r6, sl, fp, pc}
   12e40:	push	{r4, r5, r6, sl, fp, lr}
   12e44:	add	fp, sp, #16
   12e48:	movw	r5, #19320	; 0x4b78
   12e4c:	mov	r4, r0
   12e50:	movw	r0, #19332	; 0x4b84
   12e54:	mov	r1, #1
   12e58:	movw	r6, #19316	; 0x4b74
   12e5c:	movt	r0, #3
   12e60:	movt	r5, #3
   12e64:	movt	r6, #3
   12e68:	str	r1, [r0]
   12e6c:	ldr	r0, [r5]
   12e70:	add	r1, r0, #1
   12e74:	ldr	r0, [r6]
   12e78:	str	r1, [r5]
   12e7c:	rsb	r1, r1, r1, lsl #3
   12e80:	lsl	r1, r1, #3
   12e84:	bl	1b374 <_obstack_memory_used@@Base+0x1104>
   12e88:	cmp	r0, #0
   12e8c:	str	r0, [r6]
   12e90:	bne	12eb0 <ftello64@plt+0x1660>
   12e94:	bl	116e8 <__errno_location@plt>
   12e98:	ldr	r1, [r0]
   12e9c:	movw	r2, #7393	; 0x1ce1
   12ea0:	mov	r0, #1
   12ea4:	movt	r2, #2
   12ea8:	bl	11634 <error@plt>
   12eac:	ldr	r0, [r6]
   12eb0:	ldr	r1, [r5]
   12eb4:	vmov.i32	q8, #0	; 0x00000000
   12eb8:	rsb	r1, r1, r1, lsl #3
   12ebc:	add	r0, r0, r1, lsl #3
   12ec0:	mov	r1, #0
   12ec4:	str	r4, [r0, #-56]!	; 0xffffffc8
   12ec8:	str	r1, [r0, #52]	; 0x34
   12ecc:	add	r1, r0, #36	; 0x24
   12ed0:	vst1.32	{d16-d17}, [r1]
   12ed4:	add	r1, r0, #20
   12ed8:	vst1.32	{d16-d17}, [r1]
   12edc:	add	r1, r0, #4
   12ee0:	vst1.32	{d16-d17}, [r1]
   12ee4:	pop	{r4, r5, r6, sl, fp, pc}
   12ee8:	push	{r4, r5, fp, lr}
   12eec:	add	fp, sp, #8
   12ef0:	sub	sp, sp, #8
   12ef4:	mov	r5, r1
   12ef8:	mov	r4, r0
   12efc:	cmp	r0, #0
   12f00:	beq	12f4c <ftello64@plt+0x16fc>
   12f04:	ldr	r0, [r4, #4]
   12f08:	tst	r0, #8
   12f0c:	beq	12f38 <ftello64@plt+0x16e8>
   12f10:	ldr	r0, [r4]
   12f14:	movw	r2, #7473	; 0x1d31
   12f18:	movw	r3, #2455	; 0x997
   12f1c:	mov	r1, #0
   12f20:	movt	r2, #2
   12f24:	movt	r3, #2
   12f28:	str	r0, [sp]
   12f2c:	mov	r0, #1
   12f30:	bl	11634 <error@plt>
   12f34:	ldr	r0, [r4, #4]
   12f38:	orr	r0, r0, #8
   12f3c:	str	r5, [r4, #20]
   12f40:	str	r0, [r4, #4]
   12f44:	sub	sp, fp, #8
   12f48:	pop	{r4, r5, fp, pc}
   12f4c:	movw	r2, #7438	; 0x1d0e
   12f50:	movw	r3, #2455	; 0x997
   12f54:	mov	r0, #1
   12f58:	mov	r1, #0
   12f5c:	str	r5, [sp]
   12f60:	movt	r2, #2
   12f64:	movt	r3, #2
   12f68:	bl	11634 <error@plt>
   12f6c:	ldr	r0, [r4, #4]
   12f70:	tst	r0, #8
   12f74:	bne	12f10 <ftello64@plt+0x16c0>
   12f78:	b	12f38 <ftello64@plt+0x16e8>
   12f7c:	push	{r4, r5, fp, lr}
   12f80:	add	fp, sp, #8
   12f84:	sub	sp, sp, #8
   12f88:	mov	r5, r1
   12f8c:	mov	r4, r0
   12f90:	cmp	r0, #0
   12f94:	beq	12fe0 <ftello64@plt+0x1790>
   12f98:	ldr	r0, [r4, #4]
   12f9c:	tst	r0, #16
   12fa0:	beq	12fcc <ftello64@plt+0x177c>
   12fa4:	ldr	r0, [r4]
   12fa8:	movw	r2, #7473	; 0x1d31
   12fac:	movw	r3, #7512	; 0x1d58
   12fb0:	mov	r1, #0
   12fb4:	movt	r2, #2
   12fb8:	movt	r3, #2
   12fbc:	str	r0, [sp]
   12fc0:	mov	r0, #1
   12fc4:	bl	11634 <error@plt>
   12fc8:	ldr	r0, [r4, #4]
   12fcc:	orr	r0, r0, #16
   12fd0:	str	r5, [r4, #24]
   12fd4:	str	r0, [r4, #4]
   12fd8:	sub	sp, fp, #8
   12fdc:	pop	{r4, r5, fp, pc}
   12fe0:	movw	r2, #7438	; 0x1d0e
   12fe4:	movw	r3, #7512	; 0x1d58
   12fe8:	mov	r0, #1
   12fec:	mov	r1, #0
   12ff0:	str	r5, [sp]
   12ff4:	movt	r2, #2
   12ff8:	movt	r3, #2
   12ffc:	bl	11634 <error@plt>
   13000:	ldr	r0, [r4, #4]
   13004:	tst	r0, #16
   13008:	bne	12fa4 <ftello64@plt+0x1754>
   1300c:	b	12fcc <ftello64@plt+0x177c>
   13010:	push	{r4, r5, fp, lr}
   13014:	add	fp, sp, #8
   13018:	sub	sp, sp, #8
   1301c:	mov	r5, r1
   13020:	mov	r4, r0
   13024:	cmp	r0, #0
   13028:	beq	13074 <ftello64@plt+0x1824>
   1302c:	ldr	r0, [r4, #4]
   13030:	tst	r0, #32
   13034:	beq	13060 <ftello64@plt+0x1810>
   13038:	ldr	r0, [r4]
   1303c:	movw	r2, #7473	; 0x1d31
   13040:	movw	r3, #7520	; 0x1d60
   13044:	mov	r1, #0
   13048:	movt	r2, #2
   1304c:	movt	r3, #2
   13050:	str	r0, [sp]
   13054:	mov	r0, #1
   13058:	bl	11634 <error@plt>
   1305c:	ldr	r0, [r4, #4]
   13060:	orr	r0, r0, #32
   13064:	str	r5, [r4, #28]
   13068:	str	r0, [r4, #4]
   1306c:	sub	sp, fp, #8
   13070:	pop	{r4, r5, fp, pc}
   13074:	movw	r2, #7438	; 0x1d0e
   13078:	movw	r3, #7520	; 0x1d60
   1307c:	mov	r0, #1
   13080:	mov	r1, #0
   13084:	str	r5, [sp]
   13088:	movt	r2, #2
   1308c:	movt	r3, #2
   13090:	bl	11634 <error@plt>
   13094:	ldr	r0, [r4, #4]
   13098:	tst	r0, #32
   1309c:	bne	13038 <ftello64@plt+0x17e8>
   130a0:	b	13060 <ftello64@plt+0x1810>
   130a4:	push	{r4, r5, fp, lr}
   130a8:	add	fp, sp, #8
   130ac:	sub	sp, sp, #8
   130b0:	mov	r5, r1
   130b4:	mov	r4, r0
   130b8:	cmp	r0, #0
   130bc:	beq	13108 <ftello64@plt+0x18b8>
   130c0:	ldr	r0, [r4, #4]
   130c4:	tst	r0, #64	; 0x40
   130c8:	beq	130f4 <ftello64@plt+0x18a4>
   130cc:	ldr	r0, [r4]
   130d0:	movw	r2, #7473	; 0x1d31
   130d4:	movw	r3, #7547	; 0x1d7b
   130d8:	mov	r1, #0
   130dc:	movt	r2, #2
   130e0:	movt	r3, #2
   130e4:	str	r0, [sp]
   130e8:	mov	r0, #1
   130ec:	bl	11634 <error@plt>
   130f0:	ldr	r0, [r4, #4]
   130f4:	orr	r0, r0, #64	; 0x40
   130f8:	str	r5, [r4, #32]
   130fc:	str	r0, [r4, #4]
   13100:	sub	sp, fp, #8
   13104:	pop	{r4, r5, fp, pc}
   13108:	movw	r2, #7438	; 0x1d0e
   1310c:	movw	r3, #7547	; 0x1d7b
   13110:	mov	r0, #1
   13114:	mov	r1, #0
   13118:	str	r5, [sp]
   1311c:	movt	r2, #2
   13120:	movt	r3, #2
   13124:	bl	11634 <error@plt>
   13128:	ldr	r0, [r4, #4]
   1312c:	tst	r0, #64	; 0x40
   13130:	bne	130cc <ftello64@plt+0x187c>
   13134:	b	130f4 <ftello64@plt+0x18a4>
   13138:	push	{r4, r5, fp, lr}
   1313c:	add	fp, sp, #8
   13140:	sub	sp, sp, #8
   13144:	mov	r5, r1
   13148:	mov	r4, r0
   1314c:	cmp	r0, #0
   13150:	beq	1319c <ftello64@plt+0x194c>
   13154:	ldr	r0, [r4, #4]
   13158:	tst	r0, #1024	; 0x400
   1315c:	beq	13188 <ftello64@plt+0x1938>
   13160:	ldr	r0, [r4]
   13164:	movw	r2, #7473	; 0x1d31
   13168:	movw	r3, #2717	; 0xa9d
   1316c:	mov	r1, #0
   13170:	movt	r2, #2
   13174:	movt	r3, #2
   13178:	str	r0, [sp]
   1317c:	mov	r0, #1
   13180:	bl	11634 <error@plt>
   13184:	ldr	r0, [r4, #4]
   13188:	orr	r0, r0, #1024	; 0x400
   1318c:	str	r5, [r4, #52]	; 0x34
   13190:	str	r0, [r4, #4]
   13194:	sub	sp, fp, #8
   13198:	pop	{r4, r5, fp, pc}
   1319c:	movw	r2, #7438	; 0x1d0e
   131a0:	movw	r3, #2717	; 0xa9d
   131a4:	mov	r0, #1
   131a8:	mov	r1, #0
   131ac:	str	r5, [sp]
   131b0:	movt	r2, #2
   131b4:	movt	r3, #2
   131b8:	bl	11634 <error@plt>
   131bc:	ldr	r0, [r4, #4]
   131c0:	tst	r0, #1024	; 0x400
   131c4:	bne	13160 <ftello64@plt+0x1910>
   131c8:	b	13188 <ftello64@plt+0x1938>
   131cc:	push	{r4, r5, fp, lr}
   131d0:	add	fp, sp, #8
   131d4:	sub	sp, sp, #8
   131d8:	mov	r5, r1
   131dc:	mov	r4, r0
   131e0:	cmp	r0, #0
   131e4:	beq	1327c <ftello64@plt+0x1a2c>
   131e8:	ldrb	r0, [r4, #4]
   131ec:	tst	r0, #128	; 0x80
   131f0:	beq	13218 <ftello64@plt+0x19c8>
   131f4:	ldr	r0, [r4]
   131f8:	movw	r2, #7473	; 0x1d31
   131fc:	movw	r3, #7601	; 0x1db1
   13200:	mov	r1, #0
   13204:	movt	r2, #2
   13208:	movt	r3, #2
   1320c:	str	r0, [sp]
   13210:	mov	r0, #1
   13214:	bl	11634 <error@plt>
   13218:	add	r1, sp, #4
   1321c:	mov	r0, r5
   13220:	mov	r2, #0
   13224:	bl	11538 <strtol@plt>
   13228:	str	r0, [r4, #36]	; 0x24
   1322c:	ldrb	r0, [r5]
   13230:	cmp	r0, #0
   13234:	beq	13248 <ftello64@plt+0x19f8>
   13238:	ldr	r0, [sp, #4]
   1323c:	ldrb	r0, [r0]
   13240:	cmp	r0, #0
   13244:	beq	13268 <ftello64@plt+0x1a18>
   13248:	ldr	r0, [r4]
   1324c:	movw	r2, #7611	; 0x1dbb
   13250:	mov	r1, #0
   13254:	mov	r3, r5
   13258:	movt	r2, #2
   1325c:	str	r0, [sp]
   13260:	mov	r0, #1
   13264:	bl	11634 <error@plt>
   13268:	ldr	r0, [r4, #4]
   1326c:	orr	r0, r0, #128	; 0x80
   13270:	str	r0, [r4, #4]
   13274:	sub	sp, fp, #8
   13278:	pop	{r4, r5, fp, pc}
   1327c:	movw	r2, #7565	; 0x1d8d
   13280:	movw	r3, #7601	; 0x1db1
   13284:	mov	r0, #1
   13288:	mov	r1, #0
   1328c:	str	r5, [sp]
   13290:	movt	r2, #2
   13294:	movt	r3, #2
   13298:	bl	11634 <error@plt>
   1329c:	ldrb	r0, [r4, #4]
   132a0:	tst	r0, #128	; 0x80
   132a4:	bne	131f4 <ftello64@plt+0x19a4>
   132a8:	b	13218 <ftello64@plt+0x19c8>
   132ac:	push	{r4, r5, fp, lr}
   132b0:	add	fp, sp, #8
   132b4:	sub	sp, sp, #8
   132b8:	mov	r5, r1
   132bc:	mov	r4, r0
   132c0:	cmp	r0, #0
   132c4:	beq	1335c <ftello64@plt+0x1b0c>
   132c8:	ldrb	r0, [r4, #5]
   132cc:	tst	r0, #1
   132d0:	beq	132f8 <ftello64@plt+0x1aa8>
   132d4:	ldr	r0, [r4]
   132d8:	movw	r2, #7473	; 0x1d31
   132dc:	movw	r3, #7661	; 0x1ded
   132e0:	mov	r1, #0
   132e4:	movt	r2, #2
   132e8:	movt	r3, #2
   132ec:	str	r0, [sp]
   132f0:	mov	r0, #1
   132f4:	bl	11634 <error@plt>
   132f8:	add	r1, sp, #4
   132fc:	mov	r0, r5
   13300:	mov	r2, #0
   13304:	bl	11538 <strtol@plt>
   13308:	str	r0, [r4, #40]	; 0x28
   1330c:	ldrb	r0, [r5]
   13310:	cmp	r0, #0
   13314:	beq	13328 <ftello64@plt+0x1ad8>
   13318:	ldr	r0, [sp, #4]
   1331c:	ldrb	r0, [r0]
   13320:	cmp	r0, #0
   13324:	beq	13348 <ftello64@plt+0x1af8>
   13328:	ldr	r0, [r4]
   1332c:	movw	r2, #7611	; 0x1dbb
   13330:	mov	r1, #0
   13334:	mov	r3, r5
   13338:	movt	r2, #2
   1333c:	str	r0, [sp]
   13340:	mov	r0, #1
   13344:	bl	11634 <error@plt>
   13348:	ldr	r0, [r4, #4]
   1334c:	orr	r0, r0, #256	; 0x100
   13350:	str	r0, [r4, #4]
   13354:	sub	sp, fp, #8
   13358:	pop	{r4, r5, fp, pc}
   1335c:	movw	r2, #7565	; 0x1d8d
   13360:	movw	r3, #7661	; 0x1ded
   13364:	mov	r0, #1
   13368:	mov	r1, #0
   1336c:	str	r5, [sp]
   13370:	movt	r2, #2
   13374:	movt	r3, #2
   13378:	bl	11634 <error@plt>
   1337c:	ldrb	r0, [r4, #5]
   13380:	tst	r0, #1
   13384:	bne	132d4 <ftello64@plt+0x1a84>
   13388:	b	132f8 <ftello64@plt+0x1aa8>
   1338c:	push	{r4, r5, fp, lr}
   13390:	add	fp, sp, #8
   13394:	sub	sp, sp, #8
   13398:	mov	r5, r1
   1339c:	mov	r4, r0
   133a0:	cmp	r0, #0
   133a4:	bne	133c0 <ftello64@plt+0x1b70>
   133a8:	movw	r2, #7674	; 0x1dfa
   133ac:	mov	r0, #1
   133b0:	mov	r1, #0
   133b4:	mov	r3, r5
   133b8:	movt	r2, #2
   133bc:	bl	11634 <error@plt>
   133c0:	movw	r1, #7721	; 0x1e29
   133c4:	mov	r0, r5
   133c8:	movt	r1, #2
   133cc:	bl	115e0 <strcasecmp@plt>
   133d0:	cmp	r0, #0
   133d4:	beq	133fc <ftello64@plt+0x1bac>
   133d8:	ldr	r0, [r4]
   133dc:	movw	r2, #7726	; 0x1e2e
   133e0:	mov	r1, #0
   133e4:	mov	r3, r5
   133e8:	movt	r2, #2
   133ec:	str	r0, [sp]
   133f0:	mov	r0, #1
   133f4:	bl	11634 <error@plt>
   133f8:	b	13404 <ftello64@plt+0x1bb4>
   133fc:	mov	r0, #2
   13400:	strh	r0, [r4, #16]
   13404:	ldr	r0, [r4, #4]
   13408:	orr	r0, r0, #4
   1340c:	str	r0, [r4, #4]
   13410:	sub	sp, fp, #8
   13414:	pop	{r4, r5, fp, pc}
   13418:	movw	ip, #19208	; 0x4b08
   1341c:	cmp	r0, #0
   13420:	movt	ip, #3
   13424:	mov	r3, ip
   13428:	addne	r3, r0, #4
   1342c:	cmp	r2, #0
   13430:	ldr	r0, [r3]
   13434:	orr	r0, r0, #512	; 0x200
   13438:	str	r0, [r3]
   1343c:	mov	r0, #4
   13440:	movweq	r0, #8
   13444:	cmp	r2, #0
   13448:	ldr	r3, [ip, r0]
   1344c:	orr	r3, r3, r1
   13450:	str	r3, [ip, r0]
   13454:	mov	r0, #8
   13458:	movweq	r0, #4
   1345c:	ldr	r2, [ip, r0]
   13460:	bic	r1, r2, r1
   13464:	str	r1, [ip, r0]
   13468:	bx	lr
   1346c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13470:	add	fp, sp, #28
   13474:	sub	sp, sp, #12
   13478:	mov	r5, r0
   1347c:	ldrb	r0, [r1]
   13480:	cmp	r0, #0
   13484:	beq	13644 <ftello64@plt+0x1df4>
   13488:	movw	r8, #7790	; 0x1e6e
   1348c:	mov	r4, r1
   13490:	add	r9, sp, #8
   13494:	cmp	r5, #0
   13498:	movt	r8, #2
   1349c:	beq	13574 <ftello64@plt+0x1d24>
   134a0:	movw	sl, #19208	; 0x4b08
   134a4:	movt	sl, #3
   134a8:	mov	r0, r4
   134ac:	mov	r1, #44	; 0x2c
   134b0:	bl	116d0 <strchr@plt>
   134b4:	mov	r7, r0
   134b8:	cmp	r0, #0
   134bc:	beq	134c8 <ftello64@plt+0x1c78>
   134c0:	sub	r6, r7, r4
   134c4:	b	134d4 <ftello64@plt+0x1c84>
   134c8:	mov	r0, r4
   134cc:	bl	116c4 <strlen@plt>
   134d0:	mov	r6, r0
   134d4:	mov	r0, r4
   134d8:	mov	r1, r6
   134dc:	mov	r2, r9
   134e0:	bl	11de0 <ftello64@plt+0x590>
   134e4:	cmp	r0, #0
   134e8:	beq	1351c <ftello64@plt+0x1ccc>
   134ec:	ldr	r1, [r5, #4]
   134f0:	ldr	r2, [sp, #8]
   134f4:	orr	r1, r1, #512	; 0x200
   134f8:	cmp	r2, #0
   134fc:	str	r1, [r5, #4]
   13500:	beq	13548 <ftello64@plt+0x1cf8>
   13504:	ldmib	sl, {r1, r2}
   13508:	orr	r1, r1, r0
   1350c:	bic	r0, r2, r0
   13510:	str	r1, [sl, #4]
   13514:	str	r0, [sl, #8]
   13518:	b	13558 <ftello64@plt+0x1d08>
   1351c:	mov	r0, #1
   13520:	mov	r1, #0
   13524:	mov	r2, r8
   13528:	mov	r3, r6
   1352c:	str	r6, [sp]
   13530:	str	r4, [sp, #4]
   13534:	bl	11634 <error@plt>
   13538:	ldr	r0, [r5, #4]
   1353c:	orr	r0, r0, #512	; 0x200
   13540:	str	r0, [r5, #4]
   13544:	b	13558 <ftello64@plt+0x1d08>
   13548:	ldmib	sl, {r1, r2}
   1354c:	orr	r2, r2, r0
   13550:	bic	r0, r1, r0
   13554:	stmib	sl, {r0, r2}
   13558:	add	r4, r4, r6
   1355c:	cmp	r7, #0
   13560:	addne	r4, r4, #1
   13564:	ldrb	r0, [r4]
   13568:	cmp	r0, #0
   1356c:	bne	134a8 <ftello64@plt+0x1c58>
   13570:	b	13644 <ftello64@plt+0x1df4>
   13574:	movw	r5, #19208	; 0x4b08
   13578:	movt	r5, #3
   1357c:	mov	r0, r4
   13580:	mov	r1, #44	; 0x2c
   13584:	bl	116d0 <strchr@plt>
   13588:	mov	r7, r0
   1358c:	cmp	r0, #0
   13590:	beq	1359c <ftello64@plt+0x1d4c>
   13594:	sub	r6, r7, r4
   13598:	b	135a8 <ftello64@plt+0x1d58>
   1359c:	mov	r0, r4
   135a0:	bl	116c4 <strlen@plt>
   135a4:	mov	r6, r0
   135a8:	mov	r0, r4
   135ac:	mov	r1, r6
   135b0:	mov	r2, r9
   135b4:	bl	11de0 <ftello64@plt+0x590>
   135b8:	cmp	r0, #0
   135bc:	beq	135f0 <ftello64@plt+0x1da0>
   135c0:	ldr	r1, [r5]
   135c4:	orr	r1, r1, #512	; 0x200
   135c8:	str	r1, [r5]
   135cc:	ldr	r1, [sp, #8]
   135d0:	cmp	r1, #0
   135d4:	beq	1361c <ftello64@plt+0x1dcc>
   135d8:	ldmib	r5, {r1, r2}
   135dc:	orr	r1, r1, r0
   135e0:	bic	r0, r2, r0
   135e4:	str	r1, [r5, #4]
   135e8:	str	r0, [r5, #8]
   135ec:	b	1362c <ftello64@plt+0x1ddc>
   135f0:	mov	r0, #1
   135f4:	mov	r1, #0
   135f8:	mov	r2, r8
   135fc:	mov	r3, r6
   13600:	str	r6, [sp]
   13604:	str	r4, [sp, #4]
   13608:	bl	11634 <error@plt>
   1360c:	ldr	r0, [r5]
   13610:	orr	r0, r0, #512	; 0x200
   13614:	str	r0, [r5]
   13618:	b	1362c <ftello64@plt+0x1ddc>
   1361c:	ldmib	r5, {r1, r2}
   13620:	orr	r2, r2, r0
   13624:	bic	r0, r1, r0
   13628:	stmib	r5, {r0, r2}
   1362c:	add	r4, r4, r6
   13630:	cmp	r7, #0
   13634:	addne	r4, r4, #1
   13638:	ldrb	r0, [r4]
   1363c:	cmp	r0, #0
   13640:	bne	1357c <ftello64@plt+0x1d2c>
   13644:	sub	sp, fp, #28
   13648:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1364c:	push	{r4, r5, fp, lr}
   13650:	add	fp, sp, #8
   13654:	sub	sp, sp, #8
   13658:	mov	r5, r1
   1365c:	mov	r4, r0
   13660:	cmp	r0, #0
   13664:	beq	136c8 <ftello64@plt+0x1e78>
   13668:	ldr	r0, [r4, #4]
   1366c:	tst	r0, #32
   13670:	beq	1369c <ftello64@plt+0x1e4c>
   13674:	ldr	r0, [r4]
   13678:	movw	r2, #7473	; 0x1d31
   1367c:	movw	r3, #7520	; 0x1d60
   13680:	mov	r1, #0
   13684:	movt	r2, #2
   13688:	movt	r3, #2
   1368c:	str	r0, [sp]
   13690:	mov	r0, #1
   13694:	bl	11634 <error@plt>
   13698:	ldr	r0, [r4, #4]
   1369c:	orr	r0, r0, #544	; 0x220
   136a0:	str	r5, [r4, #28]
   136a4:	str	r0, [r4, #4]
   136a8:	movw	r0, #19208	; 0x4b08
   136ac:	movt	r0, #3
   136b0:	ldmib	r0, {r1, r2}
   136b4:	orr	r2, r2, #16
   136b8:	bic	r1, r1, #16
   136bc:	stmib	r0, {r1, r2}
   136c0:	sub	sp, fp, #8
   136c4:	pop	{r4, r5, fp, pc}
   136c8:	movw	r2, #7438	; 0x1d0e
   136cc:	movw	r3, #7520	; 0x1d60
   136d0:	mov	r0, #1
   136d4:	mov	r1, #0
   136d8:	str	r5, [sp]
   136dc:	movt	r2, #2
   136e0:	movt	r3, #2
   136e4:	bl	11634 <error@plt>
   136e8:	ldr	r0, [r4, #4]
   136ec:	tst	r0, #32
   136f0:	bne	13674 <ftello64@plt+0x1e24>
   136f4:	b	1369c <ftello64@plt+0x1e4c>
   136f8:	push	{r4, r5, fp, lr}
   136fc:	add	fp, sp, #8
   13700:	mov	r4, r0
   13704:	cmp	r0, #0
   13708:	bne	13728 <ftello64@plt+0x1ed8>
   1370c:	movw	r0, #18972	; 0x4a1c
   13710:	movw	r4, #2983	; 0xba7
   13714:	movt	r0, #3
   13718:	movt	r4, #2
   1371c:	ldr	r0, [r0]
   13720:	cmp	r0, #0
   13724:	movne	r4, r0
   13728:	movw	r5, #16956	; 0x423c
   1372c:	movt	r5, #3
   13730:	ldr	r1, [r5]
   13734:	cmp	r1, #0
   13738:	beq	1375c <ftello64@plt+0x1f0c>
   1373c:	movw	r5, #16956	; 0x423c
   13740:	movt	r5, #3
   13744:	mov	r0, r4
   13748:	bl	1152c <strcmp@plt>
   1374c:	cmp	r0, #0
   13750:	ldrne	r1, [r5, #12]!
   13754:	cmpne	r1, #0
   13758:	bne	13744 <ftello64@plt+0x1ef4>
   1375c:	ldr	r0, [r5, #8]
   13760:	cmp	r0, #0
   13764:	beq	13778 <ftello64@plt+0x1f28>
   13768:	movw	r1, #19324	; 0x4b7c
   1376c:	movt	r1, #3
   13770:	str	r0, [r1]
   13774:	pop	{r4, r5, fp, pc}
   13778:	movw	r2, #7809	; 0x1e81
   1377c:	mov	r0, #1
   13780:	mov	r1, #0
   13784:	mov	r3, r4
   13788:	movt	r2, #2
   1378c:	bl	11634 <error@plt>
   13790:	ldr	r0, [r5, #8]
   13794:	movw	r1, #19324	; 0x4b7c
   13798:	movt	r1, #3
   1379c:	str	r0, [r1]
   137a0:	pop	{r4, r5, fp, pc}
   137a4:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   137a8:	add	fp, sp, #24
   137ac:	sub	sp, sp, #16
   137b0:	movw	r1, #8220	; 0x201c
   137b4:	mov	r4, r0
   137b8:	mov	r0, #0
   137bc:	str	r0, [sp, #12]
   137c0:	str	r0, [sp, #8]
   137c4:	movt	r1, #2
   137c8:	mov	r0, r4
   137cc:	bl	117cc <fopen64@plt>
   137d0:	mov	r5, r0
   137d4:	cmp	r0, #0
   137d8:	bne	137f8 <ftello64@plt+0x1fa8>
   137dc:	bl	116e8 <__errno_location@plt>
   137e0:	ldr	r1, [r0]
   137e4:	movw	r2, #7835	; 0x1e9b
   137e8:	mov	r0, #1
   137ec:	mov	r3, r4
   137f0:	movt	r2, #2
   137f4:	bl	11634 <error@plt>
   137f8:	movw	r0, #40372	; 0x9db4
   137fc:	movw	r4, #19164	; 0x4adc
   13800:	movw	r3, #45892	; 0xb344
   13804:	mov	r1, #0
   13808:	mov	r2, #0
   1380c:	movt	r0, #1
   13810:	movt	r4, #3
   13814:	movt	r3, #1
   13818:	str	r0, [sp]
   1381c:	mov	r0, r4
   13820:	bl	19ee0 <_obstack_begin@@Base>
   13824:	add	r0, sp, #12
   13828:	add	r1, sp, #8
   1382c:	mov	r2, #10
   13830:	mov	r3, r5
   13834:	bl	11514 <__getdelim@plt>
   13838:	ldr	r6, [sp, #12]
   1383c:	cmp	r0, #1
   13840:	blt	13908 <ftello64@plt+0x20b8>
   13844:	add	r8, sp, #12
   13848:	add	r9, sp, #8
   1384c:	mov	r0, r6
   13850:	bl	116c4 <strlen@plt>
   13854:	cmp	r0, #0
   13858:	beq	138e8 <ftello64@plt+0x2098>
   1385c:	mov	r7, r0
   13860:	sub	r0, r0, #1
   13864:	ldrb	r1, [r6, r0]
   13868:	cmp	r1, #10
   1386c:	bne	1387c <ftello64@plt+0x202c>
   13870:	cmp	r0, #0
   13874:	mov	r7, r0
   13878:	beq	138e8 <ftello64@plt+0x2098>
   1387c:	mov	r0, #0
   13880:	ldrb	r1, [r6, r0]
   13884:	cmp	r1, #9
   13888:	cmpne	r1, #32
   1388c:	bne	138a0 <ftello64@plt+0x2050>
   13890:	add	r0, r0, #1
   13894:	cmp	r7, r0
   13898:	bne	13880 <ftello64@plt+0x2030>
   1389c:	b	138a8 <ftello64@plt+0x2058>
   138a0:	cmp	r1, #35	; 0x23
   138a4:	beq	138e8 <ftello64@plt+0x2098>
   138a8:	ldr	r0, [r4, #12]
   138ac:	ldr	r1, [r4, #16]
   138b0:	sub	r1, r1, r0
   138b4:	cmp	r1, r7
   138b8:	bcs	138d0 <ftello64@plt+0x2080>
   138bc:	mov	r0, r4
   138c0:	mov	r1, r7
   138c4:	bl	1a034 <_obstack_newchunk@@Base>
   138c8:	ldr	r0, [r4, #12]
   138cc:	ldr	r6, [sp, #12]
   138d0:	mov	r1, r6
   138d4:	mov	r2, r7
   138d8:	bl	11598 <memcpy@plt>
   138dc:	ldr	r0, [r4, #12]
   138e0:	add	r0, r0, r7
   138e4:	str	r0, [r4, #12]
   138e8:	mov	r0, r8
   138ec:	mov	r1, r9
   138f0:	mov	r2, #10
   138f4:	mov	r3, r5
   138f8:	bl	11514 <__getdelim@plt>
   138fc:	ldr	r6, [sp, #12]
   13900:	cmp	r0, #0
   13904:	bgt	1384c <ftello64@plt+0x1ffc>
   13908:	mov	r0, r6
   1390c:	bl	19db4 <argp_parse@@Base+0x13b0>
   13910:	mov	r0, r5
   13914:	bl	11748 <fclose@plt>
   13918:	ldr	r0, [r4, #12]
   1391c:	ldr	r1, [r4, #16]
   13920:	cmp	r1, r0
   13924:	bne	13938 <ftello64@plt+0x20e8>
   13928:	mov	r0, r4
   1392c:	mov	r1, #1
   13930:	bl	1a034 <_obstack_newchunk@@Base>
   13934:	ldr	r0, [r4, #12]
   13938:	add	r1, r0, #1
   1393c:	str	r1, [r4, #12]
   13940:	mov	r1, #0
   13944:	strb	r1, [r0]
   13948:	ldr	r1, [r4, #8]
   1394c:	ldr	r0, [r4, #12]
   13950:	cmp	r0, r1
   13954:	ldrbeq	r2, [r4, #40]	; 0x28
   13958:	orreq	r2, r2, #2
   1395c:	strbeq	r2, [r4, #40]	; 0x28
   13960:	movw	r2, #19324	; 0x4b7c
   13964:	ldr	r3, [r4, #24]
   13968:	movt	r2, #3
   1396c:	str	r1, [r2]
   13970:	ldr	r1, [r4, #4]
   13974:	ldr	r2, [r4, #16]
   13978:	add	r0, r3, r0
   1397c:	bic	r0, r0, r3
   13980:	sub	r3, r0, r1
   13984:	sub	r1, r2, r1
   13988:	cmp	r3, r1
   1398c:	movhi	r0, r2
   13990:	str	r0, [r4, #8]
   13994:	str	r0, [r4, #12]
   13998:	sub	sp, fp, #24
   1399c:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   139a0:	movw	ip, #19208	; 0x4b08
   139a4:	cmp	r0, #0
   139a8:	movt	ip, #3
   139ac:	ldrne	r2, [ip]
   139b0:	cmpne	r2, #0
   139b4:	ldrne	r3, [r0, #4]
   139b8:	orrne	r2, r3, r2
   139bc:	strne	r2, [r0, #4]
   139c0:	movne	r2, #0
   139c4:	strne	r2, [ip]
   139c8:	cmp	r0, #0
   139cc:	beq	13a30 <ftello64@plt+0x21e0>
   139d0:	ldr	r2, [r0, #4]
   139d4:	cmp	r2, #0
   139d8:	bne	139f4 <ftello64@plt+0x21a4>
   139dc:	mov	r2, #2
   139e0:	str	r2, [r0, #4]
   139e4:	movw	r2, #19324	; 0x4b7c
   139e8:	movt	r2, #3
   139ec:	ldr	r2, [r2]
   139f0:	str	r2, [r0, #12]
   139f4:	ldmib	ip, {r2, r3}
   139f8:	orrs	r1, r2, r3
   139fc:	bxeq	lr
   13a00:	push	{fp, lr}
   13a04:	mov	fp, sp
   13a08:	ldr	r1, [r0, #44]	; 0x2c
   13a0c:	ldr	lr, [r0, #48]	; 0x30
   13a10:	orr	r1, r1, r3
   13a14:	orr	r2, lr, r2
   13a18:	str	r1, [r0, #44]	; 0x2c
   13a1c:	str	r2, [r0, #48]	; 0x30
   13a20:	mov	r0, #0
   13a24:	str	r0, [ip, #4]
   13a28:	str	r0, [ip, #8]
   13a2c:	pop	{fp, lr}
   13a30:	bx	lr
   13a34:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13a38:	add	fp, sp, #28
   13a3c:	sub	sp, sp, #4
   13a40:	vpush	{d8-d9}
   13a44:	sub	sp, sp, #16
   13a48:	movw	r9, #19316	; 0x4b74
   13a4c:	mov	r5, r0
   13a50:	movw	r4, #16956	; 0x423c
   13a54:	mov	r8, r1
   13a58:	movw	r6, #2983	; 0xba7
   13a5c:	movt	r9, #3
   13a60:	movt	r4, #3
   13a64:	movt	r6, #2
   13a68:	ldr	r0, [r9]
   13a6c:	ldr	r1, [r4]
   13a70:	str	r0, [sp, #8]
   13a74:	movw	r0, #18972	; 0x4a1c
   13a78:	movt	r0, #3
   13a7c:	ldr	r0, [r0]
   13a80:	cmp	r0, #0
   13a84:	movne	r6, r0
   13a88:	cmp	r1, #0
   13a8c:	beq	13ab0 <ftello64@plt+0x2260>
   13a90:	movw	r4, #16956	; 0x423c
   13a94:	movt	r4, #3
   13a98:	mov	r0, r6
   13a9c:	bl	1152c <strcmp@plt>
   13aa0:	cmp	r0, #0
   13aa4:	ldrne	r1, [r4, #12]!
   13aa8:	cmpne	r1, #0
   13aac:	bne	13a98 <ftello64@plt+0x2248>
   13ab0:	ldr	r0, [r4, #8]
   13ab4:	cmp	r0, #0
   13ab8:	bne	13ad8 <ftello64@plt+0x2288>
   13abc:	movw	r2, #7809	; 0x1e81
   13ac0:	mov	r0, #1
   13ac4:	mov	r1, #0
   13ac8:	mov	r3, r6
   13acc:	movt	r2, #2
   13ad0:	bl	11634 <error@plt>
   13ad4:	ldr	r0, [r4, #8]
   13ad8:	movw	sl, #19324	; 0x4b7c
   13adc:	movw	r1, #19368	; 0x4ba8
   13ae0:	movw	r2, #7862	; 0x1eb6
   13ae4:	movw	r6, #17532	; 0x447c
   13ae8:	movt	sl, #3
   13aec:	movt	r1, #3
   13af0:	movt	r2, #2
   13af4:	movt	r6, #3
   13af8:	str	r0, [sl]
   13afc:	movw	r0, #7886	; 0x1ece
   13b00:	str	r2, [r1]
   13b04:	mov	r1, r6
   13b08:	movt	r0, #2
   13b0c:	bl	19cc0 <argp_parse@@Base+0x12bc>
   13b10:	movw	r0, #19008	; 0x4a40
   13b14:	movw	r4, #19208	; 0x4b08
   13b18:	add	r1, sp, #12
   13b1c:	mov	r2, r8
   13b20:	mov	r3, #8
   13b24:	movt	r0, #3
   13b28:	movt	r4, #3
   13b2c:	str	r1, [sp]
   13b30:	mov	r1, r5
   13b34:	vld1.32	{d16-d17}, [r0]
   13b38:	add	r0, r4, #12
   13b3c:	str	r0, [r6, #24]
   13b40:	vst1.32	{d16-d17}, [r0]
   13b44:	movw	r0, #18976	; 0x4a20
   13b48:	movt	r0, #3
   13b4c:	ldr	r0, [r0]
   13b50:	str	r0, [r6, #16]
   13b54:	add	r0, sp, #8
   13b58:	str	r0, [sp, #4]
   13b5c:	add	r0, r6, #8
   13b60:	bl	18a04 <argp_parse@@Base>
   13b64:	ldr	r0, [sp, #8]
   13b68:	cmp	r0, #0
   13b6c:	ldrne	r1, [r4]
   13b70:	cmpne	r1, #0
   13b74:	ldrne	r2, [r0, #4]
   13b78:	orrne	r1, r2, r1
   13b7c:	strne	r1, [r0, #4]
   13b80:	movne	r1, #0
   13b84:	strne	r1, [r4]
   13b88:	cmp	r0, #0
   13b8c:	beq	13bdc <ftello64@plt+0x238c>
   13b90:	ldr	r1, [r0, #4]
   13b94:	cmp	r1, #0
   13b98:	bne	13bac <ftello64@plt+0x235c>
   13b9c:	mov	r1, #2
   13ba0:	str	r1, [r0, #4]
   13ba4:	ldr	r1, [sl]
   13ba8:	str	r1, [r0, #12]
   13bac:	ldmib	r4, {r1, r2}
   13bb0:	orrs	r3, r1, r2
   13bb4:	beq	13bdc <ftello64@plt+0x238c>
   13bb8:	ldr	r3, [r0, #44]	; 0x2c
   13bbc:	ldr	r7, [r0, #48]	; 0x30
   13bc0:	orr	r2, r3, r2
   13bc4:	orr	r1, r7, r1
   13bc8:	str	r2, [r0, #44]	; 0x2c
   13bcc:	str	r1, [r0, #48]	; 0x30
   13bd0:	mov	r0, #0
   13bd4:	str	r0, [r4, #4]
   13bd8:	str	r0, [r4, #8]
   13bdc:	ldr	r0, [sp, #12]
   13be0:	cmp	r0, r5
   13be4:	bge	13c8c <ftello64@plt+0x243c>
   13be8:	sub	r1, r5, r0
   13bec:	add	r2, r8, r0, lsl #2
   13bf0:	add	r0, sp, #8
   13bf4:	bl	181c4 <ftello64@plt+0x6974>
   13bf8:	cmp	r0, #0
   13bfc:	bne	13c14 <ftello64@plt+0x23c4>
   13c00:	movw	r2, #7895	; 0x1ed7
   13c04:	mov	r0, #1
   13c08:	mov	r1, #0
   13c0c:	movt	r2, #2
   13c10:	bl	11634 <error@plt>
   13c14:	ldr	r0, [sp, #8]
   13c18:	cmp	r0, #0
   13c1c:	ldrne	r1, [r4]
   13c20:	cmpne	r1, #0
   13c24:	ldrne	r2, [r0, #4]
   13c28:	orrne	r1, r2, r1
   13c2c:	strne	r1, [r0, #4]
   13c30:	movne	r1, #0
   13c34:	strne	r1, [r4]
   13c38:	cmp	r0, #0
   13c3c:	beq	13c8c <ftello64@plt+0x243c>
   13c40:	ldr	r1, [r0, #4]
   13c44:	cmp	r1, #0
   13c48:	bne	13c5c <ftello64@plt+0x240c>
   13c4c:	mov	r1, #2
   13c50:	str	r1, [r0, #4]
   13c54:	ldr	r1, [sl]
   13c58:	str	r1, [r0, #12]
   13c5c:	ldmib	r4, {r1, r2}
   13c60:	orrs	r3, r1, r2
   13c64:	beq	13c8c <ftello64@plt+0x243c>
   13c68:	ldr	r3, [r0, #44]	; 0x2c
   13c6c:	ldr	r7, [r0, #48]	; 0x30
   13c70:	orr	r2, r3, r2
   13c74:	orr	r1, r7, r1
   13c78:	str	r2, [r0, #44]	; 0x2c
   13c7c:	str	r1, [r0, #48]	; 0x30
   13c80:	mov	r0, #0
   13c84:	str	r0, [r4, #4]
   13c88:	str	r0, [r4, #8]
   13c8c:	ldr	r0, [r9]
   13c90:	cmp	r0, #0
   13c94:	beq	13ca8 <ftello64@plt+0x2458>
   13c98:	sub	sp, fp, #48	; 0x30
   13c9c:	vpop	{d8-d9}
   13ca0:	add	sp, sp, #4
   13ca4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13ca8:	movw	r0, #19024	; 0x4a50
   13cac:	movt	r0, #3
   13cb0:	ldr	r0, [r0]
   13cb4:	blx	r0
   13cb8:	mov	r4, r0
   13cbc:	cmp	r0, #0
   13cc0:	bne	13cd8 <ftello64@plt+0x2488>
   13cc4:	movw	r2, #7913	; 0x1ee9
   13cc8:	mov	r0, #1
   13ccc:	mov	r1, #0
   13cd0:	movt	r2, #2
   13cd4:	bl	11634 <error@plt>
   13cd8:	movw	r6, #19320	; 0x4b78
   13cdc:	movw	r8, #7393	; 0x1ce1
   13ce0:	add	r5, r4, #4
   13ce4:	mov	r4, #0
   13ce8:	vmov.i32	q4, #0	; 0x00000000
   13cec:	mov	r7, #2
   13cf0:	movt	r6, #3
   13cf4:	movt	r8, #2
   13cf8:	ldr	r0, [r5, #-4]
   13cfc:	cmp	r0, #0
   13d00:	bne	13d5c <ftello64@plt+0x250c>
   13d04:	b	13d50 <ftello64@plt+0x2500>
   13d08:	ldr	r1, [r6]
   13d0c:	rsb	r1, r1, r1, lsl #3
   13d10:	add	r0, r0, r1, lsl #3
   13d14:	sub	r1, r0, #20
   13d18:	str	r4, [r0, #-4]
   13d1c:	vst1.32	{d8-d9}, [r1]
   13d20:	sub	r1, r0, #36	; 0x24
   13d24:	vst1.32	{d8-d9}, [r1]
   13d28:	sub	r1, r0, #52	; 0x34
   13d2c:	vst1.32	{d8-d9}, [r1]
   13d30:	ldr	r1, [r5], #8
   13d34:	str	r1, [r0, #-56]	; 0xffffffc8
   13d38:	str	r7, [r0, #-52]	; 0xffffffcc
   13d3c:	ldr	r1, [sl]
   13d40:	str	r1, [r0, #-44]	; 0xffffffd4
   13d44:	ldr	r0, [r5, #-4]
   13d48:	cmp	r0, #0
   13d4c:	bne	13d5c <ftello64@plt+0x250c>
   13d50:	ldr	r0, [r5]
   13d54:	cmp	r0, #0
   13d58:	beq	13da0 <ftello64@plt+0x2550>
   13d5c:	ldr	r0, [r6]
   13d60:	add	r1, r0, #1
   13d64:	ldr	r0, [r9]
   13d68:	str	r1, [r6]
   13d6c:	rsb	r1, r1, r1, lsl #3
   13d70:	lsl	r1, r1, #3
   13d74:	bl	1b374 <_obstack_memory_used@@Base+0x1104>
   13d78:	cmp	r0, #0
   13d7c:	str	r0, [r9]
   13d80:	bne	13d08 <ftello64@plt+0x24b8>
   13d84:	bl	116e8 <__errno_location@plt>
   13d88:	ldr	r1, [r0]
   13d8c:	mov	r0, #1
   13d90:	mov	r2, r8
   13d94:	bl	11634 <error@plt>
   13d98:	ldr	r0, [r9]
   13d9c:	b	13d08 <ftello64@plt+0x24b8>
   13da0:	ldr	r1, [r6]
   13da4:	ldr	r0, [r9]
   13da8:	movw	r3, #15816	; 0x3dc8
   13dac:	mov	r2, #56	; 0x38
   13db0:	movt	r3, #1
   13db4:	bl	117d8 <qsort@plt>
   13db8:	sub	sp, fp, #48	; 0x30
   13dbc:	vpop	{d8-d9}
   13dc0:	add	sp, sp, #4
   13dc4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13dc8:	ldr	r1, [r1]
   13dcc:	ldr	r0, [r0]
   13dd0:	b	1152c <strcmp@plt>
   13dd4:	push	{r4, r5, r6, r7, fp, lr}
   13dd8:	add	fp, sp, #16
   13ddc:	sub	sp, sp, #8
   13de0:	mov	r6, r2
   13de4:	ldr	r2, [r2, #28]
   13de8:	sub	r3, r0, #65	; 0x41
   13dec:	mov	r4, r1
   13df0:	mov	r1, r0
   13df4:	mov	r0, #7
   13df8:	cmp	r3, #53	; 0x35
   13dfc:	ldr	r5, [r2]
   13e00:	bhi	13f50 <ftello64@plt+0x2700>
   13e04:	add	r1, pc, #0
   13e08:	ldr	pc, [r1, r3, lsl #2]
   13e0c:	andeq	r4, r1, r0, lsr #32
   13e10:	andeq	r3, r1, r4, ror #29
   13e14:	andeq	r4, r1, r8, lsr #8
   13e18:	andeq	r4, r1, r8, lsr #8
   13e1c:	andeq	r4, r1, r8, lsr #8
   13e20:	andeq	r4, r1, ip, lsl #1
   13e24:	andeq	r4, r1, r8, lsr #8
   13e28:	andeq	r4, r1, r8, lsr #8
   13e2c:	andeq	r4, r1, r8, lsr #8
   13e30:	andeq	r4, r1, r8, lsr #8
   13e34:	andeq	r4, r1, r8, lsr #8
   13e38:	andeq	r4, r1, r8, lsr #8
   13e3c:	muleq	r1, ip, r0
   13e40:	andeq	r4, r1, r8, lsr #8
   13e44:	andeq	r4, r1, r8, lsr #8
   13e48:	andeq	r4, r1, r8, lsr #8
   13e4c:	andeq	r4, r1, r8, lsr #8
   13e50:	andeq	r4, r1, r8, lsr #8
   13e54:	andeq	r4, r1, r8, lsr #8
   13e58:	andeq	r4, r1, r8, lsr #8
   13e5c:	andeq	r4, r1, r8, lsr #8
   13e60:	andeq	r4, r1, r8, lsr #8
   13e64:	andeq	r4, r1, r8, lsr #8
   13e68:	andeq	r4, r1, r8, lsr #8
   13e6c:	andeq	r4, r1, r8, lsr #8
   13e70:	andeq	r4, r1, r8, lsr #8
   13e74:	andeq	r4, r1, r8, lsr #8
   13e78:	andeq	r4, r1, r8, lsr #8
   13e7c:	andeq	r4, r1, r8, lsr #8
   13e80:	andeq	r4, r1, r8, lsr #8
   13e84:	andeq	r4, r1, r8, lsr #8
   13e88:	andeq	r4, r1, r8, lsr #8
   13e8c:	andeq	r4, r1, ip, lsr #1
   13e90:	andeq	r3, r1, r4, ror #29
   13e94:	andeq	r4, r1, r8, lsr #8
   13e98:	andeq	r3, r1, r4, lsl #31
   13e9c:	andeq	r4, r1, r8, lsr #8
   13ea0:	andeq	r4, r1, r8, lsr #8
   13ea4:	andeq	r4, r1, r8, lsr #8
   13ea8:	andeq	r4, r1, r8, lsr #8
   13eac:	andeq	r4, r1, r0, asr #1
   13eb0:	andeq	r4, r1, r8, lsr #8
   13eb4:	andeq	r4, r1, r8, lsr #8
   13eb8:	andeq	r4, r1, ip, ror #3
   13ebc:	strdeq	r4, [r1], -r8
   13ec0:	andeq	r4, r1, r8, lsr #8
   13ec4:	andeq	r4, r1, r8, lsr #8
   13ec8:	andeq	r3, r1, r4, lsl #31
   13ecc:	andeq	r4, r1, r8, lsr #8
   13ed0:	andeq	r4, r1, r8, lsr #8
   13ed4:	andeq	r4, r1, r4, ror #4
   13ed8:	andeq	r4, r1, r8, lsr #8
   13edc:	andeq	r4, r1, r8, lsr #8
   13ee0:	andeq	r4, r1, r8, asr #5
   13ee4:	cmp	r5, #0
   13ee8:	bne	13f0c <ftello64@plt+0x26bc>
   13eec:	movw	r2, #7438	; 0x1d0e
   13ef0:	movw	r3, #7547	; 0x1d7b
   13ef4:	mov	r0, #1
   13ef8:	mov	r1, #0
   13efc:	str	r4, [sp]
   13f00:	movt	r2, #2
   13f04:	movt	r3, #2
   13f08:	bl	11634 <error@plt>
   13f0c:	ldr	r0, [r5, #4]
   13f10:	tst	r0, #64	; 0x40
   13f14:	beq	13f40 <ftello64@plt+0x26f0>
   13f18:	ldr	r0, [r5]
   13f1c:	movw	r2, #7473	; 0x1d31
   13f20:	movw	r3, #7547	; 0x1d7b
   13f24:	mov	r1, #0
   13f28:	movt	r2, #2
   13f2c:	movt	r3, #2
   13f30:	str	r0, [sp]
   13f34:	mov	r0, #1
   13f38:	bl	11634 <error@plt>
   13f3c:	ldr	r0, [r5, #4]
   13f40:	orr	r0, r0, #64	; 0x40
   13f44:	str	r4, [r5, #32]
   13f48:	str	r0, [r5, #4]
   13f4c:	b	14424 <ftello64@plt+0x2bd4>
   13f50:	sub	r3, r1, #256	; 0x100
   13f54:	cmp	r3, #3
   13f58:	bhi	14004 <ftello64@plt+0x27b4>
   13f5c:	add	r0, pc, #0
   13f60:	ldr	pc, [r0, r3, lsl #2]
   13f64:	andeq	r3, r1, r4, ror pc
   13f68:	andeq	r4, r1, r0, ror #5
   13f6c:	andeq	r4, r1, r0, lsl #6
   13f70:	andeq	r4, r1, r0, lsr r3
   13f74:	mov	r0, r5
   13f78:	mov	r1, r4
   13f7c:	bl	132ac <ftello64@plt+0x1a5c>
   13f80:	b	14424 <ftello64@plt+0x2bd4>
   13f84:	cmp	r5, #0
   13f88:	bne	13fac <ftello64@plt+0x275c>
   13f8c:	movw	r2, #7438	; 0x1d0e
   13f90:	movw	r3, #7520	; 0x1d60
   13f94:	mov	r0, #1
   13f98:	mov	r1, #0
   13f9c:	str	r4, [sp]
   13fa0:	movt	r2, #2
   13fa4:	movt	r3, #2
   13fa8:	bl	11634 <error@plt>
   13fac:	ldr	r0, [r5, #4]
   13fb0:	tst	r0, #32
   13fb4:	beq	13fe0 <ftello64@plt+0x2790>
   13fb8:	ldr	r0, [r5]
   13fbc:	movw	r2, #7473	; 0x1d31
   13fc0:	movw	r3, #7520	; 0x1d60
   13fc4:	mov	r1, #0
   13fc8:	movt	r2, #2
   13fcc:	movt	r3, #2
   13fd0:	str	r0, [sp]
   13fd4:	mov	r0, #1
   13fd8:	bl	11634 <error@plt>
   13fdc:	ldr	r0, [r5, #4]
   13fe0:	orr	r0, r0, #544	; 0x220
   13fe4:	str	r4, [r5, #28]
   13fe8:	str	r0, [r5, #4]
   13fec:	movw	r0, #19208	; 0x4b08
   13ff0:	movt	r0, #3
   13ff4:	ldmib	r0, {r1, r2}
   13ff8:	orr	r2, r2, #16
   13ffc:	bic	r1, r1, #16
   14000:	b	1435c <ftello64@plt+0x2b0c>
   14004:	movw	r3, #3
   14008:	movt	r3, #256	; 0x100
   1400c:	cmp	r1, r3
   14010:	bne	14428 <ftello64@plt+0x2bd8>
   14014:	ldr	r0, [r6, #32]
   14018:	str	r2, [r0]
   1401c:	b	14424 <ftello64@plt+0x2bd4>
   14020:	cmp	r5, #0
   14024:	bne	14048 <ftello64@plt+0x27f8>
   14028:	movw	r2, #7438	; 0x1d0e
   1402c:	movw	r3, #2455	; 0x997
   14030:	mov	r0, #1
   14034:	mov	r1, #0
   14038:	str	r4, [sp]
   1403c:	movt	r2, #2
   14040:	movt	r3, #2
   14044:	bl	11634 <error@plt>
   14048:	ldr	r0, [r5, #4]
   1404c:	tst	r0, #8
   14050:	beq	1407c <ftello64@plt+0x282c>
   14054:	ldr	r0, [r5]
   14058:	movw	r2, #7473	; 0x1d31
   1405c:	movw	r3, #2455	; 0x997
   14060:	mov	r1, #0
   14064:	movt	r2, #2
   14068:	movt	r3, #2
   1406c:	str	r0, [sp]
   14070:	mov	r0, #1
   14074:	bl	11634 <error@plt>
   14078:	ldr	r0, [r5, #4]
   1407c:	orr	r0, r0, #8
   14080:	str	r4, [r5, #20]
   14084:	str	r0, [r5, #4]
   14088:	b	14424 <ftello64@plt+0x2bd4>
   1408c:	mov	r0, r5
   14090:	mov	r1, r4
   14094:	bl	1346c <ftello64@plt+0x1c1c>
   14098:	b	14424 <ftello64@plt+0x2bd4>
   1409c:	mov	r0, r5
   140a0:	mov	r1, r4
   140a4:	bl	131cc <ftello64@plt+0x197c>
   140a8:	b	14424 <ftello64@plt+0x2bd4>
   140ac:	movw	r0, #19328	; 0x4b80
   140b0:	mov	r1, #1
   140b4:	movt	r0, #3
   140b8:	str	r1, [r0]
   140bc:	b	14424 <ftello64@plt+0x2bd4>
   140c0:	movw	r0, #19208	; 0x4b08
   140c4:	cmp	r5, #0
   140c8:	movt	r0, #3
   140cc:	ldrne	r1, [r0]
   140d0:	cmpne	r1, #0
   140d4:	ldrne	r2, [r5, #4]
   140d8:	orrne	r1, r2, r1
   140dc:	strne	r1, [r5, #4]
   140e0:	movne	r1, #0
   140e4:	strne	r1, [r0]
   140e8:	cmp	r5, #0
   140ec:	beq	14144 <ftello64@plt+0x28f4>
   140f0:	ldr	r1, [r5, #4]
   140f4:	cmp	r1, #0
   140f8:	bne	14114 <ftello64@plt+0x28c4>
   140fc:	mov	r1, #2
   14100:	str	r1, [r5, #4]
   14104:	movw	r1, #19324	; 0x4b7c
   14108:	movt	r1, #3
   1410c:	ldr	r1, [r1]
   14110:	str	r1, [r5, #12]
   14114:	ldmib	r0, {r1, r2}
   14118:	orrs	r3, r1, r2
   1411c:	beq	14144 <ftello64@plt+0x28f4>
   14120:	ldr	r3, [r5, #44]	; 0x2c
   14124:	ldr	r7, [r5, #48]	; 0x30
   14128:	orr	r2, r3, r2
   1412c:	orr	r1, r7, r1
   14130:	str	r2, [r5, #44]	; 0x2c
   14134:	str	r1, [r5, #48]	; 0x30
   14138:	mov	r1, #0
   1413c:	str	r1, [r0, #4]
   14140:	str	r1, [r0, #8]
   14144:	movw	r0, #19332	; 0x4b84
   14148:	movw	r5, #19320	; 0x4b78
   1414c:	mov	r1, #1
   14150:	movw	r7, #19316	; 0x4b74
   14154:	movt	r0, #3
   14158:	movt	r5, #3
   1415c:	movt	r7, #3
   14160:	str	r1, [r0]
   14164:	ldr	r0, [r5]
   14168:	add	r1, r0, #1
   1416c:	ldr	r0, [r7]
   14170:	str	r1, [r5]
   14174:	rsb	r1, r1, r1, lsl #3
   14178:	lsl	r1, r1, #3
   1417c:	bl	1b374 <_obstack_memory_used@@Base+0x1104>
   14180:	cmp	r0, #0
   14184:	str	r0, [r7]
   14188:	bne	141a8 <ftello64@plt+0x2958>
   1418c:	bl	116e8 <__errno_location@plt>
   14190:	ldr	r1, [r0]
   14194:	movw	r2, #7393	; 0x1ce1
   14198:	mov	r0, #1
   1419c:	movt	r2, #2
   141a0:	bl	11634 <error@plt>
   141a4:	ldr	r0, [r7]
   141a8:	ldr	r1, [r5]
   141ac:	vmov.i32	q8, #0	; 0x00000000
   141b0:	rsb	r1, r1, r1, lsl #3
   141b4:	add	r1, r0, r1, lsl #3
   141b8:	mov	r0, #0
   141bc:	str	r4, [r1, #-56]!	; 0xffffffc8
   141c0:	add	r2, r1, #36	; 0x24
   141c4:	str	r0, [r1, #52]	; 0x34
   141c8:	vst1.32	{d16-d17}, [r2]
   141cc:	add	r2, r1, #20
   141d0:	vst1.32	{d16-d17}, [r2]
   141d4:	add	r2, r1, #4
   141d8:	vst1.32	{d16-d17}, [r2]
   141dc:	ldr	r2, [r6, #28]
   141e0:	str	r1, [r2]
   141e4:	sub	sp, fp, #16
   141e8:	pop	{r4, r5, r6, r7, fp, pc}
   141ec:	movw	r0, #19340	; 0x4b8c
   141f0:	movt	r0, #3
   141f4:	b	142d0 <ftello64@plt+0x2a80>
   141f8:	cmp	r5, #0
   141fc:	bne	14220 <ftello64@plt+0x29d0>
   14200:	movw	r2, #7438	; 0x1d0e
   14204:	movw	r3, #7512	; 0x1d58
   14208:	mov	r0, #1
   1420c:	mov	r1, #0
   14210:	str	r4, [sp]
   14214:	movt	r2, #2
   14218:	movt	r3, #2
   1421c:	bl	11634 <error@plt>
   14220:	ldr	r0, [r5, #4]
   14224:	tst	r0, #16
   14228:	beq	14254 <ftello64@plt+0x2a04>
   1422c:	ldr	r0, [r5]
   14230:	movw	r2, #7473	; 0x1d31
   14234:	movw	r3, #7512	; 0x1d58
   14238:	mov	r1, #0
   1423c:	movt	r2, #2
   14240:	movt	r3, #2
   14244:	str	r0, [sp]
   14248:	mov	r0, #1
   1424c:	bl	11634 <error@plt>
   14250:	ldr	r0, [r5, #4]
   14254:	orr	r0, r0, #16
   14258:	str	r4, [r5, #24]
   1425c:	str	r0, [r5, #4]
   14260:	b	14424 <ftello64@plt+0x2bd4>
   14264:	movw	r5, #16956	; 0x423c
   14268:	movt	r5, #3
   1426c:	ldr	r1, [r5]
   14270:	cmp	r1, #0
   14274:	beq	142a0 <ftello64@plt+0x2a50>
   14278:	movw	r5, #16956	; 0x423c
   1427c:	movw	r4, #5280	; 0x14a0
   14280:	movt	r5, #3
   14284:	movt	r4, #2
   14288:	mov	r0, r4
   1428c:	bl	1152c <strcmp@plt>
   14290:	cmp	r0, #0
   14294:	ldrne	r1, [r5, #12]!
   14298:	cmpne	r1, #0
   1429c:	bne	14288 <ftello64@plt+0x2a38>
   142a0:	ldr	r0, [r5, #8]
   142a4:	cmp	r0, #0
   142a8:	bne	14418 <ftello64@plt+0x2bc8>
   142ac:	movw	r2, #7809	; 0x1e81
   142b0:	movw	r3, #5280	; 0x14a0
   142b4:	mov	r0, #1
   142b8:	mov	r1, #0
   142bc:	movt	r2, #2
   142c0:	movt	r3, #2
   142c4:	b	14410 <ftello64@plt+0x2bc0>
   142c8:	movw	r0, #19336	; 0x4b88
   142cc:	movt	r0, #3
   142d0:	ldr	r1, [r0]
   142d4:	add	r1, r1, #1
   142d8:	str	r1, [r0]
   142dc:	b	14424 <ftello64@plt+0x2bd4>
   142e0:	cmp	r4, #0
   142e4:	beq	14364 <ftello64@plt+0x2b14>
   142e8:	ldrb	r0, [r4]
   142ec:	cmp	r0, #64	; 0x40
   142f0:	bne	143b8 <ftello64@plt+0x2b68>
   142f4:	add	r0, r4, #1
   142f8:	bl	137a4 <ftello64@plt+0x1f54>
   142fc:	b	14424 <ftello64@plt+0x2bd4>
   14300:	movw	r0, #19208	; 0x4b08
   14304:	cmp	r5, #0
   14308:	movt	r0, #3
   1430c:	mov	r1, r0
   14310:	addne	r1, r5, #4
   14314:	ldr	r2, [r1]
   14318:	orr	r2, r2, #512	; 0x200
   1431c:	str	r2, [r1]
   14320:	ldmib	r0, {r1, r2}
   14324:	orr	r2, r2, #65	; 0x41
   14328:	bic	r1, r1, #65	; 0x41
   1432c:	b	1435c <ftello64@plt+0x2b0c>
   14330:	movw	r0, #19208	; 0x4b08
   14334:	cmp	r5, #0
   14338:	movt	r0, #3
   1433c:	mov	r1, r0
   14340:	addne	r1, r5, #4
   14344:	ldr	r2, [r1]
   14348:	orr	r2, r2, #512	; 0x200
   1434c:	str	r2, [r1]
   14350:	ldmib	r0, {r1, r2}
   14354:	orr	r1, r1, #1
   14358:	bic	r2, r2, #1
   1435c:	stmib	r0, {r1, r2}
   14360:	b	14424 <ftello64@plt+0x2bd4>
   14364:	movw	r0, #18972	; 0x4a1c
   14368:	movw	r5, #16956	; 0x423c
   1436c:	movw	r4, #2983	; 0xba7
   14370:	movt	r0, #3
   14374:	movt	r5, #3
   14378:	movt	r4, #2
   1437c:	ldr	r0, [r0]
   14380:	ldr	r1, [r5]
   14384:	cmp	r0, #0
   14388:	movne	r4, r0
   1438c:	cmp	r1, #0
   14390:	beq	143f0 <ftello64@plt+0x2ba0>
   14394:	movw	r5, #16956	; 0x423c
   14398:	movt	r5, #3
   1439c:	mov	r0, r4
   143a0:	bl	1152c <strcmp@plt>
   143a4:	cmp	r0, #0
   143a8:	ldrne	r1, [r5, #12]!
   143ac:	cmpne	r1, #0
   143b0:	bne	1439c <ftello64@plt+0x2b4c>
   143b4:	b	143f0 <ftello64@plt+0x2ba0>
   143b8:	movw	r5, #16956	; 0x423c
   143bc:	movt	r5, #3
   143c0:	ldr	r1, [r5]
   143c4:	cmp	r1, #0
   143c8:	beq	143f0 <ftello64@plt+0x2ba0>
   143cc:	movw	r5, #16956	; 0x423c
   143d0:	movt	r5, #3
   143d4:	mov	r0, r4
   143d8:	bl	1152c <strcmp@plt>
   143dc:	cmp	r0, #0
   143e0:	beq	143f0 <ftello64@plt+0x2ba0>
   143e4:	ldr	r1, [r5, #12]!
   143e8:	cmp	r1, #0
   143ec:	bne	143d4 <ftello64@plt+0x2b84>
   143f0:	ldr	r0, [r5, #8]
   143f4:	cmp	r0, #0
   143f8:	bne	14418 <ftello64@plt+0x2bc8>
   143fc:	movw	r2, #7809	; 0x1e81
   14400:	mov	r0, #1
   14404:	mov	r1, #0
   14408:	mov	r3, r4
   1440c:	movt	r2, #2
   14410:	bl	11634 <error@plt>
   14414:	ldr	r0, [r5, #8]
   14418:	movw	r1, #19324	; 0x4b7c
   1441c:	movt	r1, #3
   14420:	str	r0, [r1]
   14424:	mov	r0, #0
   14428:	sub	sp, fp, #16
   1442c:	pop	{r4, r5, r6, r7, fp, pc}
   14430:	movw	r2, #4
   14434:	movt	r2, #512	; 0x200
   14438:	cmp	r0, r2
   1443c:	movne	r0, r1
   14440:	bxne	lr
   14444:	movw	r0, #8511	; 0x213f
   14448:	movt	r0, #2
   1444c:	b	11ab8 <ftello64@plt+0x268>
   14450:	bx	lr
   14454:	push	{r4, r5, r6, sl, fp, lr}
   14458:	add	fp, sp, #16
   1445c:	cmp	r1, #1
   14460:	poplt	{r4, r5, r6, sl, fp, pc}
   14464:	mov	r4, r0
   14468:	ldr	r0, [r2]
   1446c:	mov	r5, r2
   14470:	mov	r6, r1
   14474:	bl	12dec <ftello64@plt+0x159c>
   14478:	mov	r1, #1
   1447c:	cmp	r0, #0
   14480:	movweq	r1, #2
   14484:	cmp	r1, r6
   14488:	bge	144a4 <ftello64@plt+0x2c54>
   1448c:	ldr	r0, [r5, r1, lsl #2]
   14490:	mov	r1, #0
   14494:	str	r0, [r4, #16]
   14498:	mov	r0, r4
   1449c:	pop	{r4, r5, r6, sl, fp, lr}
   144a0:	b	1627c <ftello64@plt+0x4a2c>
   144a4:	pop	{r4, r5, r6, sl, fp, pc}
   144a8:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   144ac:	add	fp, sp, #24
   144b0:	cmp	r1, #0
   144b4:	movne	r0, r2
   144b8:	ldr	r4, [r0]
   144bc:	mov	r0, r4
   144c0:	bl	12dec <ftello64@plt+0x159c>
   144c4:	mov	r5, r0
   144c8:	cmp	r0, #0
   144cc:	bne	144ec <ftello64@plt+0x2c9c>
   144d0:	bl	116e8 <__errno_location@plt>
   144d4:	ldr	r1, [r0]
   144d8:	movw	r2, #9123	; 0x23a3
   144dc:	mov	r0, #1
   144e0:	mov	r3, r4
   144e4:	movt	r2, #2
   144e8:	bl	11634 <error@plt>
   144ec:	ldr	r1, [r5, #4]
   144f0:	ldrb	r0, [r1]
   144f4:	cmp	r0, #0
   144f8:	popeq	{r4, r5, r6, r7, r8, r9, fp, pc}
   144fc:	movw	r8, #17568	; 0x44a0
   14500:	movw	r6, #19356	; 0x4b9c
   14504:	movw	r7, #19344	; 0x4b90
   14508:	add	r4, r1, #1
   1450c:	mov	r5, #1
   14510:	mov	r9, #0
   14514:	movt	r8, #3
   14518:	movt	r6, #3
   1451c:	movt	r7, #3
   14520:	uxtb	r0, r0
   14524:	cmp	r0, #9
   14528:	beq	14540 <ftello64@plt+0x2cf0>
   1452c:	cmp	r0, #10
   14530:	bne	1455c <ftello64@plt+0x2d0c>
   14534:	ldr	r1, [r8]
   14538:	str	r9, [r1]
   1453c:	b	1456c <ftello64@plt+0x2d1c>
   14540:	ldr	r1, [r8]
   14544:	ldr	r2, [r1]
   14548:	asr	r3, r2, #31
   1454c:	add	r2, r2, r3, lsr #29
   14550:	bic	r2, r2, #7
   14554:	add	r2, r2, #8
   14558:	b	14568 <ftello64@plt+0x2d18>
   1455c:	ldr	r1, [r8]
   14560:	ldr	r2, [r1]
   14564:	add	r2, r2, #1
   14568:	str	r2, [r1]
   1456c:	ldr	r1, [r6]
   14570:	bl	117a8 <putc@plt>
   14574:	str	r5, [r7]
   14578:	ldrb	r0, [r4], #1
   1457c:	cmp	r0, #0
   14580:	bne	14520 <ftello64@plt+0x2cd0>
   14584:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   14588:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   1458c:	add	fp, sp, #24
   14590:	cmp	r1, #0
   14594:	movne	r0, r2
   14598:	ldr	r4, [r0]
   1459c:	mov	r0, r4
   145a0:	bl	12dec <ftello64@plt+0x159c>
   145a4:	mov	r5, r0
   145a8:	cmp	r0, #0
   145ac:	bne	145cc <ftello64@plt+0x2d7c>
   145b0:	bl	116e8 <__errno_location@plt>
   145b4:	ldr	r1, [r0]
   145b8:	movw	r2, #9123	; 0x23a3
   145bc:	mov	r0, #1
   145c0:	mov	r3, r4
   145c4:	movt	r2, #2
   145c8:	bl	11634 <error@plt>
   145cc:	ldr	r1, [r5, #8]
   145d0:	ldrb	r0, [r1]
   145d4:	cmp	r0, #0
   145d8:	popeq	{r4, r5, r6, r7, r8, r9, fp, pc}
   145dc:	movw	r8, #17568	; 0x44a0
   145e0:	movw	r6, #19356	; 0x4b9c
   145e4:	movw	r7, #19344	; 0x4b90
   145e8:	add	r4, r1, #1
   145ec:	mov	r5, #1
   145f0:	mov	r9, #0
   145f4:	movt	r8, #3
   145f8:	movt	r6, #3
   145fc:	movt	r7, #3
   14600:	uxtb	r0, r0
   14604:	cmp	r0, #9
   14608:	beq	14620 <ftello64@plt+0x2dd0>
   1460c:	cmp	r0, #10
   14610:	bne	1463c <ftello64@plt+0x2dec>
   14614:	ldr	r1, [r8]
   14618:	str	r9, [r1]
   1461c:	b	1464c <ftello64@plt+0x2dfc>
   14620:	ldr	r1, [r8]
   14624:	ldr	r2, [r1]
   14628:	asr	r3, r2, #31
   1462c:	add	r2, r2, r3, lsr #29
   14630:	bic	r2, r2, #7
   14634:	add	r2, r2, #8
   14638:	b	14648 <ftello64@plt+0x2df8>
   1463c:	ldr	r1, [r8]
   14640:	ldr	r2, [r1]
   14644:	add	r2, r2, #1
   14648:	str	r2, [r1]
   1464c:	ldr	r1, [r6]
   14650:	bl	117a8 <putc@plt>
   14654:	str	r5, [r7]
   14658:	ldrb	r0, [r4], #1
   1465c:	cmp	r0, #0
   14660:	bne	14600 <ftello64@plt+0x2db0>
   14664:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   14668:	cmp	r1, #0
   1466c:	bxeq	lr
   14670:	push	{r4, r5, r6, r7, fp, lr}
   14674:	add	fp, sp, #16
   14678:	movw	r1, #16956	; 0x423c
   1467c:	mov	r5, r0
   14680:	movt	r1, #3
   14684:	ldr	r6, [r5]
   14688:	ldr	r0, [r1]
   1468c:	cmp	r0, #0
   14690:	beq	146c0 <ftello64@plt+0x2e70>
   14694:	mov	r4, r2
   14698:	add	r7, r1, #12
   1469c:	str	r0, [r5]
   146a0:	mov	r1, #0
   146a4:	ldr	r0, [r4]
   146a8:	str	r0, [r5, #16]
   146ac:	mov	r0, r5
   146b0:	bl	1627c <ftello64@plt+0x4a2c>
   146b4:	ldr	r0, [r7], #12
   146b8:	cmp	r0, #0
   146bc:	bne	1469c <ftello64@plt+0x2e4c>
   146c0:	str	r6, [r5]
   146c4:	pop	{r4, r5, r6, r7, fp, lr}
   146c8:	bx	lr
   146cc:	movw	r3, #19336	; 0x4b88
   146d0:	movt	r3, #3
   146d4:	ldr	r3, [r3]
   146d8:	clz	r3, r3
   146dc:	lsr	r3, r3, #5
   146e0:	cmp	r3, r1
   146e4:	bxge	lr
   146e8:	ldr	r1, [r2, r3, lsl #2]
   146ec:	str	r1, [r0, #16]
   146f0:	mov	r1, #0
   146f4:	b	1627c <ftello64@plt+0x4a2c>
   146f8:	push	{fp, lr}
   146fc:	mov	fp, sp
   14700:	movw	r0, #17568	; 0x44a0
   14704:	mov	r1, #0
   14708:	movt	r0, #3
   1470c:	ldr	r0, [r0]
   14710:	str	r1, [r0]
   14714:	movw	r0, #19356	; 0x4b9c
   14718:	movt	r0, #3
   1471c:	ldr	r1, [r0]
   14720:	mov	r0, #10
   14724:	bl	117a8 <putc@plt>
   14728:	movw	r0, #19344	; 0x4b90
   1472c:	mov	r1, #1
   14730:	movt	r0, #3
   14734:	str	r1, [r0]
   14738:	pop	{fp, pc}
   1473c:	push	{fp, lr}
   14740:	mov	fp, sp
   14744:	movw	r0, #17568	; 0x44a0
   14748:	movt	r0, #3
   1474c:	ldr	r0, [r0]
   14750:	ldr	r1, [r0]
   14754:	asr	r2, r1, #31
   14758:	add	r1, r1, r2, lsr #29
   1475c:	bic	r1, r1, #7
   14760:	add	r1, r1, #8
   14764:	str	r1, [r0]
   14768:	movw	r0, #19356	; 0x4b9c
   1476c:	movt	r0, #3
   14770:	ldr	r1, [r0]
   14774:	mov	r0, #9
   14778:	bl	117a8 <putc@plt>
   1477c:	movw	r0, #19344	; 0x4b90
   14780:	mov	r1, #1
   14784:	movt	r0, #3
   14788:	str	r1, [r0]
   1478c:	pop	{fp, pc}
   14790:	push	{r4, r5, r6, sl, fp, lr}
   14794:	add	fp, sp, #16
   14798:	sub	sp, sp, #8
   1479c:	cmp	r1, #2
   147a0:	blt	14808 <ftello64@plt+0x2fb8>
   147a4:	mov	r5, r0
   147a8:	ldr	r0, [r2]
   147ac:	mov	r4, r2
   147b0:	add	r1, sp, #4
   147b4:	mov	r2, #10
   147b8:	bl	116b8 <strtoul@plt>
   147bc:	mov	r6, r0
   147c0:	ldr	r0, [sp, #4]
   147c4:	ldrb	r0, [r0]
   147c8:	cmp	r0, #0
   147cc:	beq	147e4 <ftello64@plt+0x2f94>
   147d0:	movw	r2, #9144	; 0x23b8
   147d4:	mov	r0, #1
   147d8:	mov	r1, #0
   147dc:	movt	r2, #2
   147e0:	bl	11634 <error@plt>
   147e4:	cmp	r6, #0
   147e8:	beq	14808 <ftello64@plt+0x2fb8>
   147ec:	ldr	r0, [r4, #4]
   147f0:	mov	r1, #0
   147f4:	str	r0, [r5, #16]
   147f8:	mov	r0, r5
   147fc:	bl	1627c <ftello64@plt+0x4a2c>
   14800:	subs	r6, r6, #1
   14804:	bne	147ec <ftello64@plt+0x2f9c>
   14808:	sub	sp, fp, #16
   1480c:	pop	{r4, r5, r6, sl, fp, pc}
   14810:	ldr	r3, [r0, #12]
   14814:	clz	r3, r3
   14818:	lsr	r3, r3, #5
   1481c:	cmp	r3, r1
   14820:	bxge	lr
   14824:	ldr	r1, [r2, r3, lsl #2]
   14828:	str	r1, [r0, #16]
   1482c:	mov	r1, #0
   14830:	b	1627c <ftello64@plt+0x4a2c>
   14834:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   14838:	add	fp, sp, #24
   1483c:	sub	sp, sp, #8
   14840:	mov	r6, r1
   14844:	movw	r1, #19332	; 0x4b84
   14848:	mov	r4, r0
   1484c:	movw	r0, #19328	; 0x4b80
   14850:	mov	r8, r2
   14854:	mov	r5, #1
   14858:	movt	r0, #3
   1485c:	movt	r1, #3
   14860:	ldr	r0, [r0]
   14864:	ldr	r1, [r1]
   14868:	orrs	r0, r1, r0
   1486c:	beq	14898 <ftello64@plt+0x3048>
   14870:	eor	r0, r5, #1
   14874:	cmp	r0, r6
   14878:	bge	14890 <ftello64@plt+0x3040>
   1487c:	ldr	r0, [r8, r0, lsl #2]
   14880:	mov	r1, #0
   14884:	str	r0, [r4, #16]
   14888:	mov	r0, r4
   1488c:	bl	1627c <ftello64@plt+0x4a2c>
   14890:	sub	sp, fp, #24
   14894:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   14898:	movw	r0, #2081	; 0x821
   1489c:	mov	r5, #0
   148a0:	add	r1, sp, #4
   148a4:	movt	r0, #2
   148a8:	str	r5, [sp, #4]
   148ac:	bl	11eb4 <ftello64@plt+0x664>
   148b0:	cmp	r0, #0
   148b4:	beq	14870 <ftello64@plt+0x3020>
   148b8:	mov	r7, r0
   148bc:	ldr	r2, [r4, #4]
   148c0:	ldr	r0, [r4, #8]
   148c4:	movw	r1, #35091	; 0x8913
   148c8:	bl	19ea4 <argp_parse@@Base+0x14a0>
   148cc:	cmp	r0, #0
   148d0:	bne	14870 <ftello64@plt+0x3020>
   148d4:	ldr	r0, [r4, #4]
   148d8:	ldrh	r0, [r0, #16]
   148dc:	ands	r5, r7, r0
   148e0:	movwne	r5, #1
   148e4:	eor	r0, r5, #1
   148e8:	cmp	r0, r6
   148ec:	blt	1487c <ftello64@plt+0x302c>
   148f0:	b	14890 <ftello64@plt+0x3040>
   148f4:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   148f8:	add	fp, sp, #24
   148fc:	mov	r4, r2
   14900:	mov	r5, r1
   14904:	bl	116e8 <__errno_location@plt>
   14908:	mov	r1, #0
   1490c:	cmp	r5, #1
   14910:	str	r1, [r0]
   14914:	blt	14948 <ftello64@plt+0x30f8>
   14918:	ldr	r0, [r4]
   1491c:	mov	r1, #0
   14920:	mov	r2, #0
   14924:	bl	11538 <strtol@plt>
   14928:	cmp	r0, #1
   1492c:	blt	14948 <ftello64@plt+0x30f8>
   14930:	mov	r4, r0
   14934:	movw	r0, #17568	; 0x44a0
   14938:	movt	r0, #3
   1493c:	ldr	r0, [r0]
   14940:	ldr	r1, [r0]
   14944:	b	14968 <ftello64@plt+0x3118>
   14948:	movw	r0, #17568	; 0x44a0
   1494c:	movt	r0, #3
   14950:	ldr	r0, [r0]
   14954:	ldr	r1, [r0]
   14958:	asr	r2, r1, #31
   1495c:	add	r2, r1, r2, lsr #29
   14960:	bic	r2, r2, #7
   14964:	add	r4, r2, #8
   14968:	cmp	r1, r4
   1496c:	popge	{r4, r5, r6, r7, r8, sl, fp, pc}
   14970:	movw	r8, #19356	; 0x4b9c
   14974:	movw	r6, #19344	; 0x4b90
   14978:	movw	r5, #17568	; 0x44a0
   1497c:	mov	r7, #1
   14980:	movt	r8, #3
   14984:	movt	r6, #3
   14988:	movt	r5, #3
   1498c:	add	r1, r1, #1
   14990:	str	r1, [r0]
   14994:	mov	r0, #32
   14998:	ldr	r1, [r8]
   1499c:	bl	117a8 <putc@plt>
   149a0:	ldr	r0, [r5]
   149a4:	str	r7, [r6]
   149a8:	ldr	r1, [r0]
   149ac:	cmp	r1, r4
   149b0:	blt	1498c <ftello64@plt+0x313c>
   149b4:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   149b8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   149bc:	add	fp, sp, #28
   149c0:	push	{r0, r1, r2}
   149c4:	cmp	r1, #2
   149c8:	blt	14ac4 <ftello64@plt+0x3274>
   149cc:	movw	r7, #19344	; 0x4b90
   149d0:	movw	r6, #17568	; 0x44a0
   149d4:	movw	r8, #19356	; 0x4b9c
   149d8:	mov	r5, #0
   149dc:	mov	r4, #1
   149e0:	mov	r0, #0
   149e4:	mov	r9, #1
   149e8:	movt	r7, #3
   149ec:	movt	r6, #3
   149f0:	movt	r8, #3
   149f4:	ldr	sl, [r7]
   149f8:	str	r5, [r7]
   149fc:	cmp	r0, #0
   14a00:	bne	14a14 <ftello64@plt+0x31c4>
   14a04:	b	14a98 <ftello64@plt+0x3248>
   14a08:	ldr	r0, [r7]
   14a0c:	cmp	r0, #0
   14a10:	beq	14a98 <ftello64@plt+0x3248>
   14a14:	ldr	r0, [sp, #8]
   14a18:	ldr	r1, [r0]
   14a1c:	ldrb	r0, [r1]
   14a20:	cmp	r0, #0
   14a24:	beq	14a90 <ftello64@plt+0x3240>
   14a28:	add	sl, r1, #1
   14a2c:	uxtb	r0, r0
   14a30:	cmp	r0, #9
   14a34:	beq	14a4c <ftello64@plt+0x31fc>
   14a38:	cmp	r0, #10
   14a3c:	bne	14a68 <ftello64@plt+0x3218>
   14a40:	ldr	r1, [r6]
   14a44:	str	r5, [r1]
   14a48:	b	14a78 <ftello64@plt+0x3228>
   14a4c:	ldr	r1, [r6]
   14a50:	ldr	r2, [r1]
   14a54:	asr	r3, r2, #31
   14a58:	add	r2, r2, r3, lsr #29
   14a5c:	bic	r2, r2, #7
   14a60:	add	r2, r2, #8
   14a64:	b	14a74 <ftello64@plt+0x3224>
   14a68:	ldr	r1, [r6]
   14a6c:	ldr	r2, [r1]
   14a70:	add	r2, r2, #1
   14a74:	str	r2, [r1]
   14a78:	ldr	r1, [r8]
   14a7c:	bl	117a8 <putc@plt>
   14a80:	str	r4, [r7]
   14a84:	ldrb	r0, [sl], #1
   14a88:	cmp	r0, #0
   14a8c:	bne	14a2c <ftello64@plt+0x31dc>
   14a90:	mov	sl, #1
   14a94:	str	r5, [r7]
   14a98:	ldr	r0, [sp, #8]
   14a9c:	ldr	r1, [r0, r9, lsl #2]
   14aa0:	ldr	r0, [sp]
   14aa4:	str	r1, [r0, #16]
   14aa8:	mov	r1, #0
   14aac:	bl	1627c <ftello64@plt+0x4a2c>
   14ab0:	ldr	r0, [sp, #4]
   14ab4:	add	r9, r9, #1
   14ab8:	cmp	r9, r0
   14abc:	bne	14a08 <ftello64@plt+0x31b8>
   14ac0:	str	sl, [r7]
   14ac4:	sub	sp, fp, #28
   14ac8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14acc:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   14ad0:	add	fp, sp, #24
   14ad4:	cmp	r1, #1
   14ad8:	blt	14b30 <ftello64@plt+0x32e0>
   14adc:	mov	r6, r1
   14ae0:	movw	r1, #17572	; 0x44a4
   14ae4:	mov	r8, r0
   14ae8:	mov	r5, r2
   14aec:	movt	r1, #3
   14af0:	ldr	r0, [r1]
   14af4:	cmp	r0, #0
   14af8:	beq	14b20 <ftello64@plt+0x32d0>
   14afc:	ldr	r7, [r5]
   14b00:	add	r4, r1, #8
   14b04:	mov	r1, r7
   14b08:	bl	1152c <strcmp@plt>
   14b0c:	cmp	r0, #0
   14b10:	beq	14b34 <ftello64@plt+0x32e4>
   14b14:	ldr	r0, [r4], #8
   14b18:	cmp	r0, #0
   14b1c:	bne	14b04 <ftello64@plt+0x32b4>
   14b20:	cmp	r6, #3
   14b24:	blt	14b30 <ftello64@plt+0x32e0>
   14b28:	ldr	r0, [r5, #8]
   14b2c:	b	14b40 <ftello64@plt+0x32f0>
   14b30:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   14b34:	cmp	r6, #2
   14b38:	poplt	{r4, r5, r6, r7, r8, sl, fp, pc}
   14b3c:	ldr	r0, [r5, #4]
   14b40:	str	r0, [r8, #16]
   14b44:	mov	r0, r8
   14b48:	mov	r1, #0
   14b4c:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   14b50:	b	1627c <ftello64@plt+0x4a2c>
   14b54:	push	{r4, r5, r6, r7, fp, lr}
   14b58:	add	fp, sp, #16
   14b5c:	cmp	r1, #1
   14b60:	blt	14bb8 <ftello64@plt+0x3368>
   14b64:	mov	r5, r2
   14b68:	mov	r6, r1
   14b6c:	mov	r4, r0
   14b70:	mov	r7, #0
   14b74:	ldr	r0, [r5, r7, lsl #2]
   14b78:	bl	12dec <ftello64@plt+0x159c>
   14b7c:	cmp	r0, #0
   14b80:	bne	14ba0 <ftello64@plt+0x3350>
   14b84:	add	r7, r7, #1
   14b88:	cmp	r7, r6
   14b8c:	popge	{r4, r5, r6, r7, fp, pc}
   14b90:	ldr	r0, [r5, r7, lsl #2]
   14b94:	bl	12dec <ftello64@plt+0x159c>
   14b98:	cmp	r0, #0
   14b9c:	beq	14b84 <ftello64@plt+0x3334>
   14ba0:	ldr	r0, [r0, #8]
   14ba4:	mov	r1, #0
   14ba8:	str	r0, [r4, #16]
   14bac:	mov	r0, r4
   14bb0:	pop	{r4, r5, r6, r7, fp, lr}
   14bb4:	b	1627c <ftello64@plt+0x4a2c>
   14bb8:	pop	{r4, r5, r6, r7, fp, pc}
   14bbc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14bc0:	add	fp, sp, #28
   14bc4:	sub	sp, sp, #4
   14bc8:	movw	r8, #17568	; 0x44a0
   14bcc:	mov	r6, r0
   14bd0:	movw	r0, #19348	; 0x4b94
   14bd4:	movw	sl, #19356	; 0x4b9c
   14bd8:	cmp	r1, #1
   14bdc:	movt	r8, #3
   14be0:	movt	r0, #3
   14be4:	movt	sl, #3
   14be8:	ldr	r9, [r8]
   14bec:	str	r0, [r8]
   14bf0:	movw	r0, #19152	; 0x4ad0
   14bf4:	ldr	r7, [sl]
   14bf8:	movt	r0, #3
   14bfc:	ldr	r0, [r0]
   14c00:	str	r0, [sl]
   14c04:	blt	14c2c <ftello64@plt+0x33dc>
   14c08:	mov	r4, r2
   14c0c:	mov	r5, r1
   14c10:	ldr	r0, [r4], #4
   14c14:	mov	r1, #0
   14c18:	str	r0, [r6, #16]
   14c1c:	mov	r0, r6
   14c20:	bl	1627c <ftello64@plt+0x4a2c>
   14c24:	subs	r5, r5, #1
   14c28:	bne	14c10 <ftello64@plt+0x33c0>
   14c2c:	str	r9, [r8]
   14c30:	str	r7, [sl]
   14c34:	sub	sp, fp, #28
   14c38:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14c3c:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   14c40:	add	fp, sp, #24
   14c44:	movw	r0, #19276	; 0x4b4c
   14c48:	movt	r0, #3
   14c4c:	ldr	r1, [r0]
   14c50:	ldrb	r0, [r1]
   14c54:	cmp	r0, #0
   14c58:	popeq	{r4, r5, r6, r7, r8, r9, fp, pc}
   14c5c:	movw	r8, #17568	; 0x44a0
   14c60:	movw	r6, #19356	; 0x4b9c
   14c64:	movw	r7, #19344	; 0x4b90
   14c68:	add	r4, r1, #1
   14c6c:	mov	r5, #1
   14c70:	mov	r9, #0
   14c74:	movt	r8, #3
   14c78:	movt	r6, #3
   14c7c:	movt	r7, #3
   14c80:	uxtb	r0, r0
   14c84:	cmp	r0, #9
   14c88:	beq	14ca0 <ftello64@plt+0x3450>
   14c8c:	cmp	r0, #10
   14c90:	bne	14cbc <ftello64@plt+0x346c>
   14c94:	ldr	r1, [r8]
   14c98:	str	r9, [r1]
   14c9c:	b	14ccc <ftello64@plt+0x347c>
   14ca0:	ldr	r1, [r8]
   14ca4:	ldr	r2, [r1]
   14ca8:	asr	r3, r2, #31
   14cac:	add	r2, r2, r3, lsr #29
   14cb0:	bic	r2, r2, #7
   14cb4:	add	r2, r2, #8
   14cb8:	b	14cc8 <ftello64@plt+0x3478>
   14cbc:	ldr	r1, [r8]
   14cc0:	ldr	r2, [r1]
   14cc4:	add	r2, r2, #1
   14cc8:	str	r2, [r1]
   14ccc:	ldr	r1, [r6]
   14cd0:	bl	117a8 <putc@plt>
   14cd4:	str	r5, [r7]
   14cd8:	ldrb	r0, [r4], #1
   14cdc:	cmp	r0, #0
   14ce0:	bne	14c80 <ftello64@plt+0x3430>
   14ce4:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   14ce8:	push	{fp, lr}
   14cec:	mov	fp, sp
   14cf0:	mov	r0, #0
   14cf4:	cmp	r1, #1
   14cf8:	blt	14d0c <ftello64@plt+0x34bc>
   14cfc:	ldr	r0, [r2]
   14d00:	mov	r1, #0
   14d04:	mov	r2, #0
   14d08:	bl	116b8 <strtoul@plt>
   14d0c:	bl	116ac <exit@plt>
   14d10:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   14d14:	add	fp, sp, #24
   14d18:	ldr	r1, [r0]
   14d1c:	ldrb	r0, [r1]
   14d20:	cmp	r0, #0
   14d24:	popeq	{r4, r5, r6, r7, r8, r9, fp, pc}
   14d28:	movw	r8, #17568	; 0x44a0
   14d2c:	movw	r6, #19356	; 0x4b9c
   14d30:	movw	r7, #19344	; 0x4b90
   14d34:	add	r4, r1, #1
   14d38:	mov	r5, #1
   14d3c:	mov	r9, #0
   14d40:	movt	r8, #3
   14d44:	movt	r6, #3
   14d48:	movt	r7, #3
   14d4c:	uxtb	r0, r0
   14d50:	cmp	r0, #9
   14d54:	beq	14d6c <ftello64@plt+0x351c>
   14d58:	cmp	r0, #10
   14d5c:	bne	14d88 <ftello64@plt+0x3538>
   14d60:	ldr	r1, [r8]
   14d64:	str	r9, [r1]
   14d68:	b	14d98 <ftello64@plt+0x3548>
   14d6c:	ldr	r1, [r8]
   14d70:	ldr	r2, [r1]
   14d74:	asr	r3, r2, #31
   14d78:	add	r2, r2, r3, lsr #29
   14d7c:	bic	r2, r2, #7
   14d80:	add	r2, r2, #8
   14d84:	b	14d94 <ftello64@plt+0x3544>
   14d88:	ldr	r1, [r8]
   14d8c:	ldr	r2, [r1]
   14d90:	add	r2, r2, #1
   14d94:	str	r2, [r1]
   14d98:	ldr	r1, [r6]
   14d9c:	bl	117a8 <putc@plt>
   14da0:	str	r5, [r7]
   14da4:	ldrb	r0, [r4], #1
   14da8:	cmp	r0, #0
   14dac:	bne	14d4c <ftello64@plt+0x34fc>
   14db0:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   14db4:	push	{r4, r5, r6, sl, fp, lr}
   14db8:	add	fp, sp, #16
   14dbc:	mov	r4, r0
   14dc0:	ldr	r0, [r0]
   14dc4:	mov	r5, r2
   14dc8:	mov	r6, r1
   14dcc:	bl	11814 <if_nametoindex@plt>
   14dd0:	clz	r0, r0
   14dd4:	lsr	r0, r0, #5
   14dd8:	cmp	r0, r6
   14ddc:	popge	{r4, r5, r6, sl, fp, pc}
   14de0:	ldr	r0, [r5, r0, lsl #2]
   14de4:	mov	r1, #0
   14de8:	str	r0, [r4, #16]
   14dec:	mov	r0, r4
   14df0:	pop	{r4, r5, r6, sl, fp, lr}
   14df4:	b	1627c <ftello64@plt+0x4a2c>
   14df8:	push	{r4, r5, fp, lr}
   14dfc:	add	fp, sp, #8
   14e00:	mov	r5, r0
   14e04:	ldr	r0, [r0]
   14e08:	bl	11814 <if_nametoindex@plt>
   14e0c:	mov	r4, r0
   14e10:	cmp	r0, #0
   14e14:	bne	14e34 <ftello64@plt+0x35e4>
   14e18:	bl	116e8 <__errno_location@plt>
   14e1c:	ldr	r1, [r0]
   14e20:	ldr	r3, [r5]
   14e24:	movw	r2, #9165	; 0x23cd
   14e28:	mov	r0, #1
   14e2c:	movt	r2, #2
   14e30:	bl	11634 <error@plt>
   14e34:	movw	r0, #11715	; 0x2dc3
   14e38:	mov	r1, r4
   14e3c:	movt	r0, #2
   14e40:	bl	11544 <printf@plt>
   14e44:	movw	r1, #17568	; 0x44a0
   14e48:	movt	r1, #3
   14e4c:	ldr	r1, [r1]
   14e50:	ldr	r2, [r1]
   14e54:	add	r0, r2, r0
   14e58:	str	r0, [r1]
   14e5c:	movw	r0, #19344	; 0x4b90
   14e60:	mov	r1, #1
   14e64:	movt	r0, #3
   14e68:	str	r1, [r0]
   14e6c:	pop	{r4, r5, fp, pc}
   14e70:	push	{r4, r5, r6, sl, fp, lr}
   14e74:	add	fp, sp, #16
   14e78:	mov	r5, r2
   14e7c:	mov	r4, r0
   14e80:	ldr	r2, [r0, #4]
   14e84:	ldr	r0, [r0, #8]
   14e88:	mov	r6, r1
   14e8c:	movw	r1, #35093	; 0x8915
   14e90:	bl	19ea4 <argp_parse@@Base+0x14a0>
   14e94:	cmp	r0, #0
   14e98:	blt	14eac <ftello64@plt+0x365c>
   14e9c:	cmp	r6, #1
   14ea0:	blt	14ecc <ftello64@plt+0x367c>
   14ea4:	ldr	r0, [r5]
   14ea8:	b	14eb8 <ftello64@plt+0x3668>
   14eac:	cmp	r6, #2
   14eb0:	poplt	{r4, r5, r6, sl, fp, pc}
   14eb4:	ldr	r0, [r5, #4]
   14eb8:	str	r0, [r4, #16]
   14ebc:	mov	r0, r4
   14ec0:	mov	r1, #0
   14ec4:	pop	{r4, r5, r6, sl, fp, lr}
   14ec8:	b	1627c <ftello64@plt+0x4a2c>
   14ecc:	pop	{r4, r5, r6, sl, fp, pc}
   14ed0:	push	{r4, r5, r6, sl, fp, lr}
   14ed4:	add	fp, sp, #16
   14ed8:	mov	r5, r2
   14edc:	mov	r4, r0
   14ee0:	ldr	r2, [r0, #4]
   14ee4:	ldr	r0, [r0, #8]
   14ee8:	mov	r6, r1
   14eec:	movw	r1, #35093	; 0x8915
   14ef0:	bl	19ea4 <argp_parse@@Base+0x14a0>
   14ef4:	cmn	r0, #1
   14ef8:	ble	14f14 <ftello64@plt+0x36c4>
   14efc:	ldr	r0, [r4, #4]
   14f00:	mov	r1, r6
   14f04:	mov	r2, r5
   14f08:	add	r3, r0, #16
   14f0c:	pop	{r4, r5, r6, sl, fp, lr}
   14f10:	b	1671c <ftello64@plt+0x4ecc>
   14f14:	bl	116e8 <__errno_location@plt>
   14f18:	ldr	r1, [r0]
   14f1c:	ldr	r3, [r4, #4]
   14f20:	movw	r2, #9206	; 0x23f6
   14f24:	mov	r0, #1
   14f28:	movt	r2, #2
   14f2c:	pop	{r4, r5, r6, sl, fp, lr}
   14f30:	b	11634 <error@plt>
   14f34:	push	{r4, r5, r6, sl, fp, lr}
   14f38:	add	fp, sp, #16
   14f3c:	mov	r5, r2
   14f40:	mov	r4, r0
   14f44:	ldr	r2, [r0, #4]
   14f48:	ldr	r0, [r0, #8]
   14f4c:	mov	r6, r1
   14f50:	movw	r1, #35099	; 0x891b
   14f54:	bl	19ea4 <argp_parse@@Base+0x14a0>
   14f58:	cmp	r0, #0
   14f5c:	blt	14f70 <ftello64@plt+0x3720>
   14f60:	cmp	r6, #1
   14f64:	blt	14f90 <ftello64@plt+0x3740>
   14f68:	ldr	r0, [r5]
   14f6c:	b	14f7c <ftello64@plt+0x372c>
   14f70:	cmp	r6, #2
   14f74:	poplt	{r4, r5, r6, sl, fp, pc}
   14f78:	ldr	r0, [r5, #4]
   14f7c:	str	r0, [r4, #16]
   14f80:	mov	r0, r4
   14f84:	mov	r1, #0
   14f88:	pop	{r4, r5, r6, sl, fp, lr}
   14f8c:	b	1627c <ftello64@plt+0x4a2c>
   14f90:	pop	{r4, r5, r6, sl, fp, pc}
   14f94:	push	{r4, r5, r6, sl, fp, lr}
   14f98:	add	fp, sp, #16
   14f9c:	mov	r5, r2
   14fa0:	mov	r4, r0
   14fa4:	ldr	r2, [r0, #4]
   14fa8:	ldr	r0, [r0, #8]
   14fac:	mov	r6, r1
   14fb0:	movw	r1, #35099	; 0x891b
   14fb4:	bl	19ea4 <argp_parse@@Base+0x14a0>
   14fb8:	cmn	r0, #1
   14fbc:	ble	14fd8 <ftello64@plt+0x3788>
   14fc0:	ldr	r0, [r4, #4]
   14fc4:	mov	r1, r6
   14fc8:	mov	r2, r5
   14fcc:	add	r3, r0, #16
   14fd0:	pop	{r4, r5, r6, sl, fp, lr}
   14fd4:	b	1671c <ftello64@plt+0x4ecc>
   14fd8:	bl	116e8 <__errno_location@plt>
   14fdc:	ldr	r1, [r0]
   14fe0:	ldr	r3, [r4, #4]
   14fe4:	movw	r2, #9244	; 0x241c
   14fe8:	mov	r0, #1
   14fec:	movt	r2, #2
   14ff0:	pop	{r4, r5, r6, sl, fp, lr}
   14ff4:	b	11634 <error@plt>
   14ff8:	push	{r4, r5, r6, r7, fp, lr}
   14ffc:	add	fp, sp, #16
   15000:	sub	sp, sp, #8
   15004:	mov	r4, r0
   15008:	movw	r0, #2084	; 0x824
   1500c:	mov	r6, r1
   15010:	add	r1, sp, #4
   15014:	mov	r5, r2
   15018:	movt	r0, #2
   1501c:	bl	11eb4 <ftello64@plt+0x664>
   15020:	cmp	r0, #0
   15024:	beq	15078 <ftello64@plt+0x3828>
   15028:	mov	r7, r0
   1502c:	ldr	r2, [r4, #4]
   15030:	ldr	r0, [r4, #8]
   15034:	movw	r1, #35091	; 0x8913
   15038:	bl	19ea4 <argp_parse@@Base+0x14a0>
   1503c:	cmn	r0, #1
   15040:	ble	15078 <ftello64@plt+0x3828>
   15044:	ldr	r2, [r4, #4]
   15048:	ldrh	r0, [r2, #16]
   1504c:	tst	r7, r0
   15050:	beq	15078 <ftello64@plt+0x3828>
   15054:	ldr	r0, [r4, #8]
   15058:	movw	r1, #35097	; 0x8919
   1505c:	bl	19ea4 <argp_parse@@Base+0x14a0>
   15060:	cmp	r0, #0
   15064:	blt	15078 <ftello64@plt+0x3828>
   15068:	cmp	r6, #1
   1506c:	blt	15094 <ftello64@plt+0x3844>
   15070:	ldr	r0, [r5]
   15074:	b	15084 <ftello64@plt+0x3834>
   15078:	cmp	r6, #2
   1507c:	blt	15094 <ftello64@plt+0x3844>
   15080:	ldr	r0, [r5, #4]
   15084:	str	r0, [r4, #16]
   15088:	mov	r0, r4
   1508c:	mov	r1, #0
   15090:	bl	1627c <ftello64@plt+0x4a2c>
   15094:	sub	sp, fp, #16
   15098:	pop	{r4, r5, r6, r7, fp, pc}
   1509c:	push	{r4, r5, r6, sl, fp, lr}
   150a0:	add	fp, sp, #16
   150a4:	mov	r5, r2
   150a8:	mov	r4, r0
   150ac:	ldr	r2, [r0, #4]
   150b0:	ldr	r0, [r0, #8]
   150b4:	mov	r6, r1
   150b8:	movw	r1, #35097	; 0x8919
   150bc:	bl	19ea4 <argp_parse@@Base+0x14a0>
   150c0:	cmn	r0, #1
   150c4:	ble	150e0 <ftello64@plt+0x3890>
   150c8:	ldr	r0, [r4, #4]
   150cc:	mov	r1, r6
   150d0:	mov	r2, r5
   150d4:	add	r3, r0, #16
   150d8:	pop	{r4, r5, r6, sl, fp, lr}
   150dc:	b	1671c <ftello64@plt+0x4ecc>
   150e0:	bl	116e8 <__errno_location@plt>
   150e4:	ldr	r1, [r0]
   150e8:	ldr	r3, [r4, #4]
   150ec:	movw	r2, #9285	; 0x2445
   150f0:	mov	r0, #1
   150f4:	movt	r2, #2
   150f8:	pop	{r4, r5, r6, sl, fp, lr}
   150fc:	b	11634 <error@plt>
   15100:	push	{r4, r5, r6, r7, fp, lr}
   15104:	add	fp, sp, #16
   15108:	sub	sp, sp, #8
   1510c:	mov	r4, r0
   15110:	movw	r0, #2109	; 0x83d
   15114:	mov	r6, r1
   15118:	add	r1, sp, #4
   1511c:	mov	r5, r2
   15120:	movt	r0, #2
   15124:	bl	11eb4 <ftello64@plt+0x664>
   15128:	cmp	r0, #0
   1512c:	beq	15180 <ftello64@plt+0x3930>
   15130:	mov	r7, r0
   15134:	ldr	r2, [r4, #4]
   15138:	ldr	r0, [r4, #8]
   1513c:	movw	r1, #35091	; 0x8913
   15140:	bl	19ea4 <argp_parse@@Base+0x14a0>
   15144:	cmn	r0, #1
   15148:	ble	15180 <ftello64@plt+0x3930>
   1514c:	ldr	r2, [r4, #4]
   15150:	ldrh	r0, [r2, #16]
   15154:	tst	r7, r0
   15158:	beq	15180 <ftello64@plt+0x3930>
   1515c:	ldr	r0, [r4, #8]
   15160:	movw	r1, #35095	; 0x8917
   15164:	bl	19ea4 <argp_parse@@Base+0x14a0>
   15168:	cmp	r0, #0
   1516c:	blt	15180 <ftello64@plt+0x3930>
   15170:	cmp	r6, #1
   15174:	blt	1519c <ftello64@plt+0x394c>
   15178:	ldr	r0, [r5]
   1517c:	b	1518c <ftello64@plt+0x393c>
   15180:	cmp	r6, #2
   15184:	blt	1519c <ftello64@plt+0x394c>
   15188:	ldr	r0, [r5, #4]
   1518c:	str	r0, [r4, #16]
   15190:	mov	r0, r4
   15194:	mov	r1, #0
   15198:	bl	1627c <ftello64@plt+0x4a2c>
   1519c:	sub	sp, fp, #16
   151a0:	pop	{r4, r5, r6, r7, fp, pc}
   151a4:	push	{r4, r5, r6, sl, fp, lr}
   151a8:	add	fp, sp, #16
   151ac:	mov	r5, r2
   151b0:	mov	r4, r0
   151b4:	ldr	r2, [r0, #4]
   151b8:	ldr	r0, [r0, #8]
   151bc:	mov	r6, r1
   151c0:	movw	r1, #35095	; 0x8917
   151c4:	bl	19ea4 <argp_parse@@Base+0x14a0>
   151c8:	cmn	r0, #1
   151cc:	ble	151e8 <ftello64@plt+0x3998>
   151d0:	ldr	r0, [r4, #4]
   151d4:	mov	r1, r6
   151d8:	mov	r2, r5
   151dc:	add	r3, r0, #16
   151e0:	pop	{r4, r5, r6, sl, fp, lr}
   151e4:	b	1671c <ftello64@plt+0x4ecc>
   151e8:	bl	116e8 <__errno_location@plt>
   151ec:	ldr	r1, [r0]
   151f0:	ldr	r3, [r4, #4]
   151f4:	movw	r2, #9326	; 0x246e
   151f8:	mov	r0, #1
   151fc:	movt	r2, #2
   15200:	pop	{r4, r5, r6, sl, fp, lr}
   15204:	b	11634 <error@plt>
   15208:	push	{r4, r5, r6, sl, fp, lr}
   1520c:	add	fp, sp, #16
   15210:	mov	r5, r2
   15214:	mov	r4, r0
   15218:	ldr	r2, [r0, #4]
   1521c:	ldr	r0, [r0, #8]
   15220:	mov	r6, r1
   15224:	movw	r1, #35091	; 0x8913
   15228:	bl	19ea4 <argp_parse@@Base+0x14a0>
   1522c:	cmp	r0, #0
   15230:	blt	15244 <ftello64@plt+0x39f4>
   15234:	cmp	r6, #1
   15238:	blt	15264 <ftello64@plt+0x3a14>
   1523c:	ldr	r0, [r5]
   15240:	b	15250 <ftello64@plt+0x3a00>
   15244:	cmp	r6, #2
   15248:	poplt	{r4, r5, r6, sl, fp, pc}
   1524c:	ldr	r0, [r5, #4]
   15250:	str	r0, [r4, #16]
   15254:	mov	r0, r4
   15258:	mov	r1, #0
   1525c:	pop	{r4, r5, r6, sl, fp, lr}
   15260:	b	1627c <ftello64@plt+0x4a2c>
   15264:	pop	{r4, r5, r6, sl, fp, pc}
   15268:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   1526c:	add	fp, sp, #24
   15270:	sub	sp, sp, #16
   15274:	mov	r4, r2
   15278:	mov	r6, r0
   1527c:	ldr	r2, [r0, #4]
   15280:	ldr	r0, [r0, #8]
   15284:	mov	r5, r1
   15288:	movw	r1, #35091	; 0x8913
   1528c:	bl	19ea4 <argp_parse@@Base+0x14a0>
   15290:	cmn	r0, #1
   15294:	ble	1530c <ftello64@plt+0x3abc>
   15298:	ldr	r0, [r6, #4]
   1529c:	cmp	r5, #1
   152a0:	ldrh	r6, [r0, #16]
   152a4:	blt	15330 <ftello64@plt+0x3ae0>
   152a8:	ldr	r7, [r4]
   152ac:	movw	r1, #11268	; 0x2c04
   152b0:	movt	r1, #2
   152b4:	mov	r0, r7
   152b8:	bl	1152c <strcmp@plt>
   152bc:	cmp	r0, #0
   152c0:	beq	15348 <ftello64@plt+0x3af8>
   152c4:	movw	r1, #8485	; 0x2125
   152c8:	mov	r0, r7
   152cc:	movt	r1, #2
   152d0:	bl	1152c <strcmp@plt>
   152d4:	cmp	r0, #0
   152d8:	beq	15360 <ftello64@plt+0x3b10>
   152dc:	movw	r1, #9483	; 0x250b
   152e0:	mov	r0, r7
   152e4:	movt	r1, #2
   152e8:	bl	1152c <strcmp@plt>
   152ec:	cmp	r0, #0
   152f0:	bne	15408 <ftello64@plt+0x3bb8>
   152f4:	sub	r1, r5, #1
   152f8:	add	r2, r4, #4
   152fc:	mov	r3, r6
   15300:	sub	sp, fp, #24
   15304:	pop	{r4, r5, r6, r7, r8, r9, fp, lr}
   15308:	b	168ac <ftello64@plt+0x505c>
   1530c:	bl	116e8 <__errno_location@plt>
   15310:	ldr	r1, [r0]
   15314:	ldr	r3, [r6, #4]
   15318:	movw	r2, #9444	; 0x24e4
   1531c:	mov	r0, #1
   15320:	movt	r2, #2
   15324:	sub	sp, fp, #24
   15328:	pop	{r4, r5, r6, r7, r8, r9, fp, lr}
   1532c:	b	11634 <error@plt>
   15330:	mov	r1, r5
   15334:	mov	r2, r4
   15338:	mov	r3, r6
   1533c:	sub	sp, fp, #24
   15340:	pop	{r4, r5, r6, r7, r8, r9, fp, lr}
   15344:	b	168ac <ftello64@plt+0x505c>
   15348:	sub	r1, r5, #1
   1534c:	add	r2, r4, #4
   15350:	mov	r3, r6
   15354:	sub	sp, fp, #24
   15358:	pop	{r4, r5, r6, r7, r8, r9, fp, lr}
   1535c:	b	15f10 <ftello64@plt+0x46c0>
   15360:	add	r4, sp, #1
   15364:	mov	r0, r6
   15368:	mov	r2, #15
   1536c:	mov	r1, r4
   15370:	bl	11f8c <ftello64@plt+0x73c>
   15374:	ldrb	r0, [sp, #1]
   15378:	cmp	r0, #0
   1537c:	beq	15408 <ftello64@plt+0x3bb8>
   15380:	movw	r8, #17568	; 0x44a0
   15384:	movw	r6, #19356	; 0x4b9c
   15388:	movw	r7, #19344	; 0x4b90
   1538c:	add	r4, r4, #1
   15390:	mov	r5, #1
   15394:	mov	r9, #0
   15398:	movt	r8, #3
   1539c:	movt	r6, #3
   153a0:	movt	r7, #3
   153a4:	uxtb	r0, r0
   153a8:	cmp	r0, #9
   153ac:	beq	153c4 <ftello64@plt+0x3b74>
   153b0:	cmp	r0, #10
   153b4:	bne	153e0 <ftello64@plt+0x3b90>
   153b8:	ldr	r1, [r8]
   153bc:	str	r9, [r1]
   153c0:	b	153f0 <ftello64@plt+0x3ba0>
   153c4:	ldr	r1, [r8]
   153c8:	ldr	r2, [r1]
   153cc:	asr	r3, r2, #31
   153d0:	add	r2, r2, r3, lsr #29
   153d4:	bic	r2, r2, #7
   153d8:	add	r2, r2, #8
   153dc:	b	153ec <ftello64@plt+0x3b9c>
   153e0:	ldr	r1, [r8]
   153e4:	ldr	r2, [r1]
   153e8:	add	r2, r2, #1
   153ec:	str	r2, [r1]
   153f0:	ldr	r1, [r6]
   153f4:	bl	117a8 <putc@plt>
   153f8:	ldrb	r0, [r4], #1
   153fc:	str	r5, [r7]
   15400:	cmp	r0, #0
   15404:	bne	153a4 <ftello64@plt+0x3b54>
   15408:	sub	sp, fp, #24
   1540c:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   15410:	push	{r4, r5, r6, sl, fp, lr}
   15414:	add	fp, sp, #16
   15418:	mov	r5, r2
   1541c:	mov	r4, r0
   15420:	ldr	r2, [r0, #4]
   15424:	ldr	r0, [r0, #8]
   15428:	mov	r6, r1
   1542c:	movw	r1, #35105	; 0x8921
   15430:	bl	19ea4 <argp_parse@@Base+0x14a0>
   15434:	cmp	r0, #0
   15438:	blt	1544c <ftello64@plt+0x3bfc>
   1543c:	cmp	r6, #1
   15440:	blt	1546c <ftello64@plt+0x3c1c>
   15444:	ldr	r0, [r5]
   15448:	b	15458 <ftello64@plt+0x3c08>
   1544c:	cmp	r6, #2
   15450:	poplt	{r4, r5, r6, sl, fp, pc}
   15454:	ldr	r0, [r5, #4]
   15458:	str	r0, [r4, #16]
   1545c:	mov	r0, r4
   15460:	mov	r1, #0
   15464:	pop	{r4, r5, r6, sl, fp, lr}
   15468:	b	1627c <ftello64@plt+0x4a2c>
   1546c:	pop	{r4, r5, r6, sl, fp, pc}
   15470:	push	{r4, r5, r6, sl, fp, lr}
   15474:	add	fp, sp, #16
   15478:	mov	r5, r2
   1547c:	mov	r4, r0
   15480:	ldr	r2, [r0, #4]
   15484:	ldr	r0, [r0, #8]
   15488:	mov	r6, r1
   1548c:	movw	r1, #35105	; 0x8921
   15490:	bl	19ea4 <argp_parse@@Base+0x14a0>
   15494:	cmn	r0, #1
   15498:	ble	154b4 <ftello64@plt+0x3c64>
   1549c:	ldr	r0, [r4, #4]
   154a0:	mov	r1, r6
   154a4:	mov	r2, r5
   154a8:	ldr	r3, [r0, #16]
   154ac:	pop	{r4, r5, r6, sl, fp, lr}
   154b0:	b	15f10 <ftello64@plt+0x46c0>
   154b4:	bl	116e8 <__errno_location@plt>
   154b8:	ldr	r1, [r0]
   154bc:	ldr	r3, [r4, #4]
   154c0:	movw	r2, #9367	; 0x2497
   154c4:	mov	r0, #1
   154c8:	movt	r2, #2
   154cc:	pop	{r4, r5, r6, sl, fp, lr}
   154d0:	b	11634 <error@plt>
   154d4:	push	{r4, r5, r6, sl, fp, lr}
   154d8:	add	fp, sp, #16
   154dc:	mov	r5, r2
   154e0:	mov	r4, r0
   154e4:	ldr	r2, [r0, #4]
   154e8:	ldr	r0, [r0, #8]
   154ec:	mov	r6, r1
   154f0:	movw	r1, #35101	; 0x891d
   154f4:	bl	19ea4 <argp_parse@@Base+0x14a0>
   154f8:	cmp	r0, #0
   154fc:	blt	15520 <ftello64@plt+0x3cd0>
   15500:	ldr	r0, [r4, #4]
   15504:	ldr	r0, [r0, #16]
   15508:	cmp	r0, #1
   1550c:	blt	15520 <ftello64@plt+0x3cd0>
   15510:	cmp	r6, #1
   15514:	blt	15540 <ftello64@plt+0x3cf0>
   15518:	ldr	r0, [r5]
   1551c:	b	1552c <ftello64@plt+0x3cdc>
   15520:	cmp	r6, #2
   15524:	poplt	{r4, r5, r6, sl, fp, pc}
   15528:	ldr	r0, [r5, #4]
   1552c:	str	r0, [r4, #16]
   15530:	mov	r0, r4
   15534:	mov	r1, #0
   15538:	pop	{r4, r5, r6, sl, fp, lr}
   1553c:	b	1627c <ftello64@plt+0x4a2c>
   15540:	pop	{r4, r5, r6, sl, fp, pc}
   15544:	push	{r4, r5, r6, sl, fp, lr}
   15548:	add	fp, sp, #16
   1554c:	mov	r5, r2
   15550:	mov	r4, r0
   15554:	ldr	r2, [r0, #4]
   15558:	ldr	r0, [r0, #8]
   1555c:	mov	r6, r1
   15560:	movw	r1, #35101	; 0x891d
   15564:	bl	19ea4 <argp_parse@@Base+0x14a0>
   15568:	cmn	r0, #1
   1556c:	ble	15588 <ftello64@plt+0x3d38>
   15570:	ldr	r0, [r4, #4]
   15574:	mov	r1, r6
   15578:	mov	r2, r5
   1557c:	ldr	r3, [r0, #16]
   15580:	pop	{r4, r5, r6, sl, fp, lr}
   15584:	b	15f10 <ftello64@plt+0x46c0>
   15588:	bl	116e8 <__errno_location@plt>
   1558c:	ldr	r1, [r0]
   15590:	ldr	r3, [r4, #4]
   15594:	movw	r2, #9404	; 0x24bc
   15598:	mov	r0, #1
   1559c:	movt	r2, #2
   155a0:	pop	{r4, r5, r6, sl, fp, lr}
   155a4:	b	11634 <error@plt>
   155a8:	cmp	r1, #2
   155ac:	bxlt	lr
   155b0:	ldr	r1, [r2, #4]
   155b4:	str	r1, [r0, #16]
   155b8:	mov	r1, #0
   155bc:	b	1627c <ftello64@plt+0x4a2c>
   155c0:	push	{r4, r5, r6, r7, fp, lr}
   155c4:	add	fp, sp, #16
   155c8:	movw	r4, #17568	; 0x44a0
   155cc:	movw	r5, #19356	; 0x4b9c
   155d0:	movt	r4, #3
   155d4:	movt	r5, #3
   155d8:	ldr	r0, [r4]
   155dc:	ldr	r1, [r0]
   155e0:	add	r1, r1, #1
   155e4:	str	r1, [r0]
   155e8:	mov	r0, #40	; 0x28
   155ec:	ldr	r1, [r5]
   155f0:	bl	117a8 <putc@plt>
   155f4:	ldr	r0, [r4]
   155f8:	movw	r6, #19344	; 0x4b90
   155fc:	mov	r7, #1
   15600:	movt	r6, #3
   15604:	str	r7, [r6]
   15608:	ldr	r1, [r0]
   1560c:	add	r1, r1, #1
   15610:	str	r1, [r0]
   15614:	mov	r0, #110	; 0x6e
   15618:	ldr	r1, [r5]
   1561c:	bl	117a8 <putc@plt>
   15620:	ldr	r0, [r4]
   15624:	str	r7, [r6]
   15628:	ldr	r1, [r0]
   1562c:	add	r1, r1, #1
   15630:	str	r1, [r0]
   15634:	mov	r0, #111	; 0x6f
   15638:	ldr	r1, [r5]
   1563c:	bl	117a8 <putc@plt>
   15640:	ldr	r0, [r4]
   15644:	str	r7, [r6]
   15648:	ldr	r1, [r0]
   1564c:	add	r1, r1, #1
   15650:	str	r1, [r0]
   15654:	mov	r0, #116	; 0x74
   15658:	ldr	r1, [r5]
   1565c:	bl	117a8 <putc@plt>
   15660:	ldr	r0, [r4]
   15664:	str	r7, [r6]
   15668:	ldr	r1, [r0]
   1566c:	add	r1, r1, #1
   15670:	str	r1, [r0]
   15674:	mov	r0, #32
   15678:	ldr	r1, [r5]
   1567c:	bl	117a8 <putc@plt>
   15680:	ldr	r0, [r4]
   15684:	str	r7, [r6]
   15688:	ldr	r1, [r0]
   1568c:	add	r1, r1, #1
   15690:	str	r1, [r0]
   15694:	mov	r0, #107	; 0x6b
   15698:	ldr	r1, [r5]
   1569c:	bl	117a8 <putc@plt>
   156a0:	ldr	r0, [r4]
   156a4:	str	r7, [r6]
   156a8:	ldr	r1, [r0]
   156ac:	add	r1, r1, #1
   156b0:	str	r1, [r0]
   156b4:	mov	r0, #110	; 0x6e
   156b8:	ldr	r1, [r5]
   156bc:	bl	117a8 <putc@plt>
   156c0:	ldr	r0, [r4]
   156c4:	str	r7, [r6]
   156c8:	ldr	r1, [r0]
   156cc:	add	r1, r1, #1
   156d0:	str	r1, [r0]
   156d4:	mov	r0, #111	; 0x6f
   156d8:	ldr	r1, [r5]
   156dc:	bl	117a8 <putc@plt>
   156e0:	ldr	r0, [r4]
   156e4:	str	r7, [r6]
   156e8:	ldr	r1, [r0]
   156ec:	add	r1, r1, #1
   156f0:	str	r1, [r0]
   156f4:	mov	r0, #119	; 0x77
   156f8:	ldr	r1, [r5]
   156fc:	bl	117a8 <putc@plt>
   15700:	ldr	r0, [r4]
   15704:	str	r7, [r6]
   15708:	ldr	r1, [r0]
   1570c:	add	r1, r1, #1
   15710:	str	r1, [r0]
   15714:	mov	r0, #110	; 0x6e
   15718:	ldr	r1, [r5]
   1571c:	bl	117a8 <putc@plt>
   15720:	ldr	r0, [r4]
   15724:	str	r7, [r6]
   15728:	ldr	r1, [r0]
   1572c:	add	r1, r1, #1
   15730:	str	r1, [r0]
   15734:	mov	r0, #41	; 0x29
   15738:	ldr	r1, [r5]
   1573c:	bl	117a8 <putc@plt>
   15740:	str	r7, [r6]
   15744:	pop	{r4, r5, r6, r7, fp, pc}
   15748:	cmp	r1, #2
   1574c:	bxlt	lr
   15750:	ldr	r1, [r2, #4]
   15754:	str	r1, [r0, #16]
   15758:	mov	r1, #0
   1575c:	b	1627c <ftello64@plt+0x4a2c>
   15760:	push	{r4, r5, r6, r7, fp, lr}
   15764:	add	fp, sp, #16
   15768:	movw	r4, #17568	; 0x44a0
   1576c:	movw	r5, #19356	; 0x4b9c
   15770:	movt	r4, #3
   15774:	movt	r5, #3
   15778:	ldr	r0, [r4]
   1577c:	ldr	r1, [r0]
   15780:	add	r1, r1, #1
   15784:	str	r1, [r0]
   15788:	mov	r0, #40	; 0x28
   1578c:	ldr	r1, [r5]
   15790:	bl	117a8 <putc@plt>
   15794:	ldr	r0, [r4]
   15798:	movw	r6, #19344	; 0x4b90
   1579c:	mov	r7, #1
   157a0:	movt	r6, #3
   157a4:	str	r7, [r6]
   157a8:	ldr	r1, [r0]
   157ac:	add	r1, r1, #1
   157b0:	str	r1, [r0]
   157b4:	mov	r0, #110	; 0x6e
   157b8:	ldr	r1, [r5]
   157bc:	bl	117a8 <putc@plt>
   157c0:	ldr	r0, [r4]
   157c4:	str	r7, [r6]
   157c8:	ldr	r1, [r0]
   157cc:	add	r1, r1, #1
   157d0:	str	r1, [r0]
   157d4:	mov	r0, #111	; 0x6f
   157d8:	ldr	r1, [r5]
   157dc:	bl	117a8 <putc@plt>
   157e0:	ldr	r0, [r4]
   157e4:	str	r7, [r6]
   157e8:	ldr	r1, [r0]
   157ec:	add	r1, r1, #1
   157f0:	str	r1, [r0]
   157f4:	mov	r0, #116	; 0x74
   157f8:	ldr	r1, [r5]
   157fc:	bl	117a8 <putc@plt>
   15800:	ldr	r0, [r4]
   15804:	str	r7, [r6]
   15808:	ldr	r1, [r0]
   1580c:	add	r1, r1, #1
   15810:	str	r1, [r0]
   15814:	mov	r0, #32
   15818:	ldr	r1, [r5]
   1581c:	bl	117a8 <putc@plt>
   15820:	ldr	r0, [r4]
   15824:	str	r7, [r6]
   15828:	ldr	r1, [r0]
   1582c:	add	r1, r1, #1
   15830:	str	r1, [r0]
   15834:	mov	r0, #107	; 0x6b
   15838:	ldr	r1, [r5]
   1583c:	bl	117a8 <putc@plt>
   15840:	ldr	r0, [r4]
   15844:	str	r7, [r6]
   15848:	ldr	r1, [r0]
   1584c:	add	r1, r1, #1
   15850:	str	r1, [r0]
   15854:	mov	r0, #110	; 0x6e
   15858:	ldr	r1, [r5]
   1585c:	bl	117a8 <putc@plt>
   15860:	ldr	r0, [r4]
   15864:	str	r7, [r6]
   15868:	ldr	r1, [r0]
   1586c:	add	r1, r1, #1
   15870:	str	r1, [r0]
   15874:	mov	r0, #111	; 0x6f
   15878:	ldr	r1, [r5]
   1587c:	bl	117a8 <putc@plt>
   15880:	ldr	r0, [r4]
   15884:	str	r7, [r6]
   15888:	ldr	r1, [r0]
   1588c:	add	r1, r1, #1
   15890:	str	r1, [r0]
   15894:	mov	r0, #119	; 0x77
   15898:	ldr	r1, [r5]
   1589c:	bl	117a8 <putc@plt>
   158a0:	ldr	r0, [r4]
   158a4:	str	r7, [r6]
   158a8:	ldr	r1, [r0]
   158ac:	add	r1, r1, #1
   158b0:	str	r1, [r0]
   158b4:	mov	r0, #110	; 0x6e
   158b8:	ldr	r1, [r5]
   158bc:	bl	117a8 <putc@plt>
   158c0:	ldr	r0, [r4]
   158c4:	str	r7, [r6]
   158c8:	ldr	r1, [r0]
   158cc:	add	r1, r1, #1
   158d0:	str	r1, [r0]
   158d4:	mov	r0, #41	; 0x29
   158d8:	ldr	r1, [r5]
   158dc:	bl	117a8 <putc@plt>
   158e0:	str	r7, [r6]
   158e4:	pop	{r4, r5, r6, r7, fp, pc}
   158e8:	push	{r4, r5, r6, sl, fp, lr}
   158ec:	add	fp, sp, #16
   158f0:	mov	r5, r2
   158f4:	mov	r4, r0
   158f8:	ldr	r2, [r0, #4]
   158fc:	ldr	r0, [r0, #8]
   15900:	mov	r6, r1
   15904:	movw	r1, #35184	; 0x8970
   15908:	bl	19ea4 <argp_parse@@Base+0x14a0>
   1590c:	cmp	r0, #0
   15910:	blt	15924 <ftello64@plt+0x40d4>
   15914:	cmp	r6, #1
   15918:	blt	15944 <ftello64@plt+0x40f4>
   1591c:	ldr	r0, [r5]
   15920:	b	15930 <ftello64@plt+0x40e0>
   15924:	cmp	r6, #2
   15928:	poplt	{r4, r5, r6, sl, fp, pc}
   1592c:	ldr	r0, [r5, #4]
   15930:	str	r0, [r4, #16]
   15934:	mov	r0, r4
   15938:	mov	r1, #0
   1593c:	pop	{r4, r5, r6, sl, fp, lr}
   15940:	b	1627c <ftello64@plt+0x4a2c>
   15944:	pop	{r4, r5, r6, sl, fp, pc}
   15948:	ldr	r3, [r0, #4]
   1594c:	ldrb	r3, [r3, #26]
   15950:	cmp	r3, #0
   15954:	beq	15970 <ftello64@plt+0x4120>
   15958:	cmp	r1, #1
   1595c:	blt	15988 <ftello64@plt+0x4138>
   15960:	ldr	r1, [r2]
   15964:	str	r1, [r0, #16]
   15968:	mov	r1, #0
   1596c:	b	1627c <ftello64@plt+0x4a2c>
   15970:	cmp	r1, #2
   15974:	bxlt	lr
   15978:	ldr	r1, [r2, #4]
   1597c:	str	r1, [r0, #16]
   15980:	mov	r1, #0
   15984:	b	1627c <ftello64@plt+0x4a2c>
   15988:	bx	lr
   1598c:	ldr	r0, [r0, #4]
   15990:	ldrb	r3, [r0, #26]
   15994:	b	15f10 <ftello64@plt+0x46c0>
   15998:	ldr	r3, [r0, #4]
   1599c:	ldrh	r3, [r3, #24]
   159a0:	cmp	r3, #256	; 0x100
   159a4:	bcc	159c0 <ftello64@plt+0x4170>
   159a8:	cmp	r1, #1
   159ac:	blt	159d8 <ftello64@plt+0x4188>
   159b0:	ldr	r1, [r2]
   159b4:	str	r1, [r0, #16]
   159b8:	mov	r1, #0
   159bc:	b	1627c <ftello64@plt+0x4a2c>
   159c0:	cmp	r1, #2
   159c4:	bxlt	lr
   159c8:	ldr	r1, [r2, #4]
   159cc:	str	r1, [r0, #16]
   159d0:	mov	r1, #0
   159d4:	b	1627c <ftello64@plt+0x4a2c>
   159d8:	bx	lr
   159dc:	ldr	r0, [r0, #4]
   159e0:	ldrh	r3, [r0, #24]
   159e4:	cmp	r3, #255	; 0xff
   159e8:	bls	159f0 <ftello64@plt+0x41a0>
   159ec:	b	15f10 <ftello64@plt+0x46c0>
   159f0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   159f4:	add	fp, sp, #28
   159f8:	sub	sp, sp, #4
   159fc:	movw	sl, #17568	; 0x44a0
   15a00:	movw	r6, #19356	; 0x4b9c
   15a04:	movw	r7, #19344	; 0x4b90
   15a08:	movw	r4, #9490	; 0x2512
   15a0c:	mov	r0, #40	; 0x28
   15a10:	mov	r8, #1
   15a14:	mov	r9, #0
   15a18:	mov	r5, #1
   15a1c:	movt	sl, #3
   15a20:	movt	r6, #3
   15a24:	movt	r7, #3
   15a28:	movt	r4, #2
   15a2c:	uxtb	r0, r0
   15a30:	cmp	r0, #9
   15a34:	bne	15a68 <ftello64@plt+0x4218>
   15a38:	b	15a7c <ftello64@plt+0x422c>
   15a3c:	ldr	r1, [r6]
   15a40:	bl	117a8 <putc@plt>
   15a44:	ldrb	r0, [r4, r5]
   15a48:	add	r5, r5, #1
   15a4c:	str	r8, [r7]
   15a50:	cmp	r5, #16
   15a54:	subeq	sp, fp, #28
   15a58:	popeq	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15a5c:	uxtb	r0, r0
   15a60:	cmp	r0, #9
   15a64:	beq	15a7c <ftello64@plt+0x422c>
   15a68:	cmp	r0, #10
   15a6c:	bne	15a98 <ftello64@plt+0x4248>
   15a70:	ldr	r1, [sl]
   15a74:	str	r9, [r1]
   15a78:	b	15a3c <ftello64@plt+0x41ec>
   15a7c:	ldr	r1, [sl]
   15a80:	ldr	r2, [r1]
   15a84:	asr	r3, r2, #31
   15a88:	add	r2, r2, r3, lsr #29
   15a8c:	bic	r2, r2, #7
   15a90:	add	r2, r2, #8
   15a94:	b	15aa4 <ftello64@plt+0x4254>
   15a98:	ldr	r1, [sl]
   15a9c:	ldr	r2, [r1]
   15aa0:	add	r2, r2, #1
   15aa4:	str	r2, [r1]
   15aa8:	b	15a3c <ftello64@plt+0x41ec>
   15aac:	ldr	r3, [r0, #4]
   15ab0:	ldr	r3, [r3, #16]
   15ab4:	cmp	r3, #0
   15ab8:	beq	15ad4 <ftello64@plt+0x4284>
   15abc:	cmp	r1, #1
   15ac0:	blt	15aec <ftello64@plt+0x429c>
   15ac4:	ldr	r1, [r2]
   15ac8:	str	r1, [r0, #16]
   15acc:	mov	r1, #0
   15ad0:	b	1627c <ftello64@plt+0x4a2c>
   15ad4:	cmp	r1, #2
   15ad8:	bxlt	lr
   15adc:	ldr	r1, [r2, #4]
   15ae0:	str	r1, [r0, #16]
   15ae4:	mov	r1, #0
   15ae8:	b	1627c <ftello64@plt+0x4a2c>
   15aec:	bx	lr
   15af0:	ldr	r0, [r0, #4]
   15af4:	ldr	r3, [r0, #16]
   15af8:	cmp	r3, #0
   15afc:	beq	15b04 <ftello64@plt+0x42b4>
   15b00:	b	160c4 <ftello64@plt+0x4874>
   15b04:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15b08:	add	fp, sp, #28
   15b0c:	sub	sp, sp, #4
   15b10:	movw	sl, #17568	; 0x44a0
   15b14:	movw	r6, #19356	; 0x4b9c
   15b18:	movw	r7, #19344	; 0x4b90
   15b1c:	movw	r4, #9490	; 0x2512
   15b20:	mov	r0, #40	; 0x28
   15b24:	mov	r8, #1
   15b28:	mov	r9, #0
   15b2c:	mov	r5, #1
   15b30:	movt	sl, #3
   15b34:	movt	r6, #3
   15b38:	movt	r7, #3
   15b3c:	movt	r4, #2
   15b40:	uxtb	r0, r0
   15b44:	cmp	r0, #9
   15b48:	bne	15b7c <ftello64@plt+0x432c>
   15b4c:	b	15b90 <ftello64@plt+0x4340>
   15b50:	ldr	r1, [r6]
   15b54:	bl	117a8 <putc@plt>
   15b58:	ldrb	r0, [r4, r5]
   15b5c:	add	r5, r5, #1
   15b60:	str	r8, [r7]
   15b64:	cmp	r5, #16
   15b68:	subeq	sp, fp, #28
   15b6c:	popeq	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15b70:	uxtb	r0, r0
   15b74:	cmp	r0, #9
   15b78:	beq	15b90 <ftello64@plt+0x4340>
   15b7c:	cmp	r0, #10
   15b80:	bne	15bac <ftello64@plt+0x435c>
   15b84:	ldr	r1, [sl]
   15b88:	str	r9, [r1]
   15b8c:	b	15b50 <ftello64@plt+0x4300>
   15b90:	ldr	r1, [sl]
   15b94:	ldr	r2, [r1]
   15b98:	asr	r3, r2, #31
   15b9c:	add	r2, r2, r3, lsr #29
   15ba0:	bic	r2, r2, #7
   15ba4:	add	r2, r2, #8
   15ba8:	b	15bb8 <ftello64@plt+0x4368>
   15bac:	ldr	r1, [sl]
   15bb0:	ldr	r2, [r1]
   15bb4:	add	r2, r2, #1
   15bb8:	str	r2, [r1]
   15bbc:	b	15b50 <ftello64@plt+0x4300>
   15bc0:	ldr	r3, [r0, #4]
   15bc4:	ldr	r3, [r3, #20]
   15bc8:	cmp	r3, #0
   15bcc:	beq	15be8 <ftello64@plt+0x4398>
   15bd0:	cmp	r1, #1
   15bd4:	blt	15c00 <ftello64@plt+0x43b0>
   15bd8:	ldr	r1, [r2]
   15bdc:	str	r1, [r0, #16]
   15be0:	mov	r1, #0
   15be4:	b	1627c <ftello64@plt+0x4a2c>
   15be8:	cmp	r1, #2
   15bec:	bxlt	lr
   15bf0:	ldr	r1, [r2, #4]
   15bf4:	str	r1, [r0, #16]
   15bf8:	mov	r1, #0
   15bfc:	b	1627c <ftello64@plt+0x4a2c>
   15c00:	bx	lr
   15c04:	ldr	r0, [r0, #4]
   15c08:	ldr	r3, [r0, #20]
   15c0c:	cmp	r3, #0
   15c10:	beq	15c18 <ftello64@plt+0x43c8>
   15c14:	b	160c4 <ftello64@plt+0x4874>
   15c18:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15c1c:	add	fp, sp, #28
   15c20:	sub	sp, sp, #4
   15c24:	movw	sl, #17568	; 0x44a0
   15c28:	movw	r6, #19356	; 0x4b9c
   15c2c:	movw	r7, #19344	; 0x4b90
   15c30:	movw	r4, #9490	; 0x2512
   15c34:	mov	r0, #40	; 0x28
   15c38:	mov	r8, #1
   15c3c:	mov	r9, #0
   15c40:	mov	r5, #1
   15c44:	movt	sl, #3
   15c48:	movt	r6, #3
   15c4c:	movt	r7, #3
   15c50:	movt	r4, #2
   15c54:	uxtb	r0, r0
   15c58:	cmp	r0, #9
   15c5c:	bne	15c90 <ftello64@plt+0x4440>
   15c60:	b	15ca4 <ftello64@plt+0x4454>
   15c64:	ldr	r1, [r6]
   15c68:	bl	117a8 <putc@plt>
   15c6c:	ldrb	r0, [r4, r5]
   15c70:	add	r5, r5, #1
   15c74:	str	r8, [r7]
   15c78:	cmp	r5, #16
   15c7c:	subeq	sp, fp, #28
   15c80:	popeq	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15c84:	uxtb	r0, r0
   15c88:	cmp	r0, #9
   15c8c:	beq	15ca4 <ftello64@plt+0x4454>
   15c90:	cmp	r0, #10
   15c94:	bne	15cc0 <ftello64@plt+0x4470>
   15c98:	ldr	r1, [sl]
   15c9c:	str	r9, [r1]
   15ca0:	b	15c64 <ftello64@plt+0x4414>
   15ca4:	ldr	r1, [sl]
   15ca8:	ldr	r2, [r1]
   15cac:	asr	r3, r2, #31
   15cb0:	add	r2, r2, r3, lsr #29
   15cb4:	bic	r2, r2, #7
   15cb8:	add	r2, r2, #8
   15cbc:	b	15ccc <ftello64@plt+0x447c>
   15cc0:	ldr	r1, [sl]
   15cc4:	ldr	r2, [r1]
   15cc8:	add	r2, r2, #1
   15ccc:	str	r2, [r1]
   15cd0:	b	15c64 <ftello64@plt+0x4414>
   15cd4:	ldr	r3, [r0, #4]
   15cd8:	ldrb	r3, [r3, #27]
   15cdc:	cmp	r3, #0
   15ce0:	beq	15cfc <ftello64@plt+0x44ac>
   15ce4:	cmp	r1, #1
   15ce8:	blt	15d14 <ftello64@plt+0x44c4>
   15cec:	ldr	r1, [r2]
   15cf0:	str	r1, [r0, #16]
   15cf4:	mov	r1, #0
   15cf8:	b	1627c <ftello64@plt+0x4a2c>
   15cfc:	cmp	r1, #2
   15d00:	bxlt	lr
   15d04:	ldr	r1, [r2, #4]
   15d08:	str	r1, [r0, #16]
   15d0c:	mov	r1, #0
   15d10:	b	1627c <ftello64@plt+0x4a2c>
   15d14:	bx	lr
   15d18:	ldr	r0, [r0, #4]
   15d1c:	ldrb	r3, [r0, #27]
   15d20:	cmp	r3, #0
   15d24:	beq	15d2c <ftello64@plt+0x44dc>
   15d28:	b	15f10 <ftello64@plt+0x46c0>
   15d2c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15d30:	add	fp, sp, #28
   15d34:	sub	sp, sp, #4
   15d38:	movw	sl, #17568	; 0x44a0
   15d3c:	movw	r6, #19356	; 0x4b9c
   15d40:	movw	r7, #19344	; 0x4b90
   15d44:	movw	r4, #9490	; 0x2512
   15d48:	mov	r0, #40	; 0x28
   15d4c:	mov	r8, #1
   15d50:	mov	r9, #0
   15d54:	mov	r5, #1
   15d58:	movt	sl, #3
   15d5c:	movt	r6, #3
   15d60:	movt	r7, #3
   15d64:	movt	r4, #2
   15d68:	uxtb	r0, r0
   15d6c:	cmp	r0, #9
   15d70:	bne	15da4 <ftello64@plt+0x4554>
   15d74:	b	15db8 <ftello64@plt+0x4568>
   15d78:	ldr	r1, [r6]
   15d7c:	bl	117a8 <putc@plt>
   15d80:	ldrb	r0, [r4, r5]
   15d84:	add	r5, r5, #1
   15d88:	str	r8, [r7]
   15d8c:	cmp	r5, #16
   15d90:	subeq	sp, fp, #28
   15d94:	popeq	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15d98:	uxtb	r0, r0
   15d9c:	cmp	r0, #9
   15da0:	beq	15db8 <ftello64@plt+0x4568>
   15da4:	cmp	r0, #10
   15da8:	bne	15dd4 <ftello64@plt+0x4584>
   15dac:	ldr	r1, [sl]
   15db0:	str	r9, [r1]
   15db4:	b	15d78 <ftello64@plt+0x4528>
   15db8:	ldr	r1, [sl]
   15dbc:	ldr	r2, [r1]
   15dc0:	asr	r3, r2, #31
   15dc4:	add	r2, r2, r3, lsr #29
   15dc8:	bic	r2, r2, #7
   15dcc:	add	r2, r2, #8
   15dd0:	b	15de0 <ftello64@plt+0x4590>
   15dd4:	ldr	r1, [sl]
   15dd8:	ldr	r2, [r1]
   15ddc:	add	r2, r2, #1
   15de0:	str	r2, [r1]
   15de4:	b	15d78 <ftello64@plt+0x4528>
   15de8:	mov	r0, r1
   15dec:	cmp	r1, #9
   15df0:	beq	15e10 <ftello64@plt+0x45c0>
   15df4:	movw	r1, #17568	; 0x44a0
   15df8:	cmp	r0, #10
   15dfc:	movt	r1, #3
   15e00:	bne	15e34 <ftello64@plt+0x45e4>
   15e04:	ldr	r1, [r1]
   15e08:	mov	r2, #0
   15e0c:	b	15e40 <ftello64@plt+0x45f0>
   15e10:	movw	r1, #17568	; 0x44a0
   15e14:	movt	r1, #3
   15e18:	ldr	r1, [r1]
   15e1c:	ldr	r2, [r1]
   15e20:	asr	r3, r2, #31
   15e24:	add	r2, r2, r3, lsr #29
   15e28:	bic	r2, r2, #7
   15e2c:	add	r2, r2, #8
   15e30:	b	15e40 <ftello64@plt+0x45f0>
   15e34:	ldr	r1, [r1]
   15e38:	ldr	r2, [r1]
   15e3c:	add	r2, r2, #1
   15e40:	str	r2, [r1]
   15e44:	push	{fp, lr}
   15e48:	mov	fp, sp
   15e4c:	movw	r1, #19356	; 0x4b9c
   15e50:	movt	r1, #3
   15e54:	ldr	r1, [r1]
   15e58:	bl	117a8 <putc@plt>
   15e5c:	movw	r0, #19344	; 0x4b90
   15e60:	mov	r1, #1
   15e64:	movt	r0, #3
   15e68:	str	r1, [r0]
   15e6c:	pop	{fp, pc}
   15e70:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   15e74:	add	fp, sp, #24
   15e78:	ldrb	r0, [r1]
   15e7c:	cmp	r0, #0
   15e80:	popeq	{r4, r5, r6, r7, r8, r9, fp, pc}
   15e84:	movw	r8, #17568	; 0x44a0
   15e88:	movw	r6, #19356	; 0x4b9c
   15e8c:	movw	r7, #19344	; 0x4b90
   15e90:	add	r4, r1, #1
   15e94:	mov	r5, #1
   15e98:	mov	r9, #0
   15e9c:	movt	r8, #3
   15ea0:	movt	r6, #3
   15ea4:	movt	r7, #3
   15ea8:	uxtb	r0, r0
   15eac:	cmp	r0, #9
   15eb0:	beq	15ec8 <ftello64@plt+0x4678>
   15eb4:	cmp	r0, #10
   15eb8:	bne	15ee4 <ftello64@plt+0x4694>
   15ebc:	ldr	r1, [r8]
   15ec0:	str	r9, [r1]
   15ec4:	b	15ef4 <ftello64@plt+0x46a4>
   15ec8:	ldr	r1, [r8]
   15ecc:	ldr	r2, [r1]
   15ed0:	asr	r3, r2, #31
   15ed4:	add	r2, r2, r3, lsr #29
   15ed8:	bic	r2, r2, #7
   15edc:	add	r2, r2, #8
   15ee0:	b	15ef0 <ftello64@plt+0x46a0>
   15ee4:	ldr	r1, [r8]
   15ee8:	ldr	r2, [r1]
   15eec:	add	r2, r2, #1
   15ef0:	str	r2, [r1]
   15ef4:	ldr	r1, [r6]
   15ef8:	bl	117a8 <putc@plt>
   15efc:	str	r5, [r7]
   15f00:	ldrb	r0, [r4], #1
   15f04:	cmp	r0, #0
   15f08:	bne	15ea8 <ftello64@plt+0x4658>
   15f0c:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   15f10:	push	{r4, r5, r6, sl, fp, lr}
   15f14:	add	fp, sp, #16
   15f18:	movw	r0, #11715	; 0x2dc3
   15f1c:	mov	r4, r3
   15f20:	cmp	r1, #1
   15f24:	movt	r0, #2
   15f28:	blt	16090 <ftello64@plt+0x4840>
   15f2c:	ldr	r6, [r2]
   15f30:	mov	r5, r2
   15f34:	ldrb	r1, [r6]
   15f38:	cmp	r1, #37	; 0x25
   15f3c:	bne	16090 <ftello64@plt+0x4840>
   15f40:	ldrb	r0, [r6, #1]!
   15f44:	cmp	r0, #35	; 0x23
   15f48:	addeq	r6, r6, #1
   15f4c:	bl	116a0 <__ctype_b_loc@plt>
   15f50:	ldr	r0, [r0]
   15f54:	ldrb	r1, [r6], #1
   15f58:	add	r2, r0, r1, lsl #1
   15f5c:	ldrb	r2, [r2, #1]
   15f60:	tst	r2, #8
   15f64:	bne	15f54 <ftello64@plt+0x4704>
   15f68:	orr	r2, r1, #32
   15f6c:	sub	r0, r6, #1
   15f70:	cmp	r2, #104	; 0x68
   15f74:	bne	15f90 <ftello64@plt+0x4740>
   15f78:	mov	r1, r6
   15f7c:	ldrb	r2, [r1], #-1
   15f80:	cmp	r2, #0
   15f84:	movne	r1, r6
   15f88:	movne	r0, r6
   15f8c:	ldrb	r1, [r1]
   15f90:	sub	r2, r1, #72	; 0x48
   15f94:	mov	r1, #105	; 0x69
   15f98:	cmp	r2, #48	; 0x30
   15f9c:	bhi	16080 <ftello64@plt+0x4830>
   15fa0:	add	r3, pc, #0
   15fa4:	ldr	pc, [r3, r2, lsl #2]
   15fa8:	andeq	r6, r1, ip, rrx
   15fac:	andeq	r6, r1, r0, lsl #1
   15fb0:	andeq	r6, r1, r0, lsl #1
   15fb4:	andeq	r6, r1, r0, lsl #1
   15fb8:	andeq	r6, r1, r0, lsl #1
   15fbc:	andeq	r6, r1, r0, lsl #1
   15fc0:	andeq	r6, r1, r0, lsl #1
   15fc4:	andeq	r6, r1, r4, ror r0
   15fc8:	andeq	r6, r1, r0, lsl #1
   15fcc:	andeq	r6, r1, r0, lsl #1
   15fd0:	andeq	r6, r1, r0, lsl #1
   15fd4:	andeq	r6, r1, r0, lsl #1
   15fd8:	andeq	r6, r1, r0, lsl #1
   15fdc:	andeq	r6, r1, r0, lsl #1
   15fe0:	andeq	r6, r1, r0, lsl #1
   15fe4:	andeq	r6, r1, r0, lsl #1
   15fe8:	andeq	r6, r1, ip, rrx
   15fec:	andeq	r6, r1, r0, lsl #1
   15ff0:	andeq	r6, r1, r0, lsl #1
   15ff4:	andeq	r6, r1, r0, lsl #1
   15ff8:	andeq	r6, r1, r0, lsl #1
   15ffc:	andeq	r6, r1, r0, lsl #1
   16000:	andeq	r6, r1, r0, lsl #1
   16004:	andeq	r6, r1, r0, lsl #1
   16008:	andeq	r6, r1, r0, lsl #1
   1600c:	andeq	r6, r1, r0, lsl #1
   16010:	andeq	r6, r1, r0, lsl #1
   16014:	andeq	r6, r1, r0, lsl #1
   16018:	andeq	r6, r1, r0, lsl #1
   1601c:	andeq	r6, r1, r0, lsl #1
   16020:	andeq	r6, r1, r0, lsl #1
   16024:	andeq	r6, r1, r0, lsl #1
   16028:	andeq	r6, r1, ip, ror r0
   1602c:	andeq	r6, r1, r0, lsl #1
   16030:	andeq	r6, r1, r0, lsl #1
   16034:	andeq	r6, r1, r0, lsl #1
   16038:	andeq	r6, r1, r0, lsl #1
   1603c:	andeq	r6, r1, r0, lsl #1
   16040:	andeq	r6, r1, r0, lsl #1
   16044:	andeq	r6, r1, r4, ror r0
   16048:	andeq	r6, r1, r0, lsl #1
   1604c:	andeq	r6, r1, r0, lsl #1
   16050:	andeq	r6, r1, r0, lsl #1
   16054:	andeq	r6, r1, r0, lsl #1
   16058:	andeq	r6, r1, r0, lsl #1
   1605c:	andeq	r6, r1, r0, lsl #1
   16060:	andeq	r6, r1, r0, lsl #1
   16064:	andeq	r6, r1, r0, lsl #1
   16068:	andeq	r6, r1, ip, ror r0
   1606c:	mov	r1, #88	; 0x58
   16070:	b	16080 <ftello64@plt+0x4830>
   16074:	mov	r1, #111	; 0x6f
   16078:	b	16080 <ftello64@plt+0x4830>
   1607c:	mov	r1, #120	; 0x78
   16080:	mov	r2, #0
   16084:	strb	r2, [r0, #1]
   16088:	strb	r1, [r0]
   1608c:	ldr	r0, [r5]
   16090:	mov	r1, r4
   16094:	bl	11544 <printf@plt>
   16098:	movw	r1, #17568	; 0x44a0
   1609c:	movt	r1, #3
   160a0:	ldr	r1, [r1]
   160a4:	ldr	r2, [r1]
   160a8:	add	r0, r2, r0
   160ac:	str	r0, [r1]
   160b0:	movw	r0, #19344	; 0x4b90
   160b4:	mov	r1, #1
   160b8:	movt	r0, #3
   160bc:	str	r1, [r0]
   160c0:	pop	{r4, r5, r6, sl, fp, pc}
   160c4:	push	{r4, r5, r6, sl, fp, lr}
   160c8:	add	fp, sp, #16
   160cc:	movw	r0, #11977	; 0x2ec9
   160d0:	mov	r4, r3
   160d4:	cmp	r1, #1
   160d8:	movt	r0, #2
   160dc:	blt	16230 <ftello64@plt+0x49e0>
   160e0:	ldr	r1, [r2]
   160e4:	mov	r5, r2
   160e8:	ldrb	r2, [r1]
   160ec:	cmp	r2, #37	; 0x25
   160f0:	bne	16230 <ftello64@plt+0x49e0>
   160f4:	add	r6, r1, #1
   160f8:	bl	116a0 <__ctype_b_loc@plt>
   160fc:	ldr	r0, [r0]
   16100:	ldrb	r1, [r6], #1
   16104:	add	r2, r0, r1, lsl #1
   16108:	ldrb	r2, [r2, #1]
   1610c:	tst	r2, #8
   16110:	bne	16100 <ftello64@plt+0x48b0>
   16114:	cmp	r1, #35	; 0x23
   16118:	subne	r6, r6, #1
   1611c:	mov	r0, r6
   16120:	ldrb	r1, [r0], #1
   16124:	cmp	r1, #108	; 0x6c
   16128:	movne	r0, r6
   1612c:	ldrb	r1, [r0]
   16130:	sub	r2, r1, #72	; 0x48
   16134:	mov	r1, #105	; 0x69
   16138:	cmp	r2, #48	; 0x30
   1613c:	bhi	16220 <ftello64@plt+0x49d0>
   16140:	add	r3, pc, #0
   16144:	ldr	pc, [r3, r2, lsl #2]
   16148:	andeq	r6, r1, ip, lsl #4
   1614c:	andeq	r6, r1, r0, lsr #4
   16150:	andeq	r6, r1, r0, lsr #4
   16154:	andeq	r6, r1, r0, lsr #4
   16158:	andeq	r6, r1, r0, lsr #4
   1615c:	andeq	r6, r1, r0, lsr #4
   16160:	andeq	r6, r1, r0, lsr #4
   16164:	andeq	r6, r1, r4, lsl r2
   16168:	andeq	r6, r1, r0, lsr #4
   1616c:	andeq	r6, r1, r0, lsr #4
   16170:	andeq	r6, r1, r0, lsr #4
   16174:	andeq	r6, r1, r0, lsr #4
   16178:	andeq	r6, r1, r0, lsr #4
   1617c:	andeq	r6, r1, r0, lsr #4
   16180:	andeq	r6, r1, r0, lsr #4
   16184:	andeq	r6, r1, r0, lsr #4
   16188:	andeq	r6, r1, ip, lsl #4
   1618c:	andeq	r6, r1, r0, lsr #4
   16190:	andeq	r6, r1, r0, lsr #4
   16194:	andeq	r6, r1, r0, lsr #4
   16198:	andeq	r6, r1, r0, lsr #4
   1619c:	andeq	r6, r1, r0, lsr #4
   161a0:	andeq	r6, r1, r0, lsr #4
   161a4:	andeq	r6, r1, r0, lsr #4
   161a8:	andeq	r6, r1, r0, lsr #4
   161ac:	andeq	r6, r1, r0, lsr #4
   161b0:	andeq	r6, r1, r0, lsr #4
   161b4:	andeq	r6, r1, r0, lsr #4
   161b8:	andeq	r6, r1, r0, lsr #4
   161bc:	andeq	r6, r1, r0, lsr #4
   161c0:	andeq	r6, r1, r0, lsr #4
   161c4:	andeq	r6, r1, r0, lsr #4
   161c8:	andeq	r6, r1, ip, lsl r2
   161cc:	andeq	r6, r1, r0, lsr #4
   161d0:	andeq	r6, r1, r0, lsr #4
   161d4:	andeq	r6, r1, r0, lsr #4
   161d8:	andeq	r6, r1, r0, lsr #4
   161dc:	andeq	r6, r1, r0, lsr #4
   161e0:	andeq	r6, r1, r0, lsr #4
   161e4:	andeq	r6, r1, r4, lsl r2
   161e8:	andeq	r6, r1, r0, lsr #4
   161ec:	andeq	r6, r1, r0, lsr #4
   161f0:	andeq	r6, r1, r0, lsr #4
   161f4:	andeq	r6, r1, r0, lsr #4
   161f8:	andeq	r6, r1, r0, lsr #4
   161fc:	andeq	r6, r1, r0, lsr #4
   16200:	andeq	r6, r1, r0, lsr #4
   16204:	andeq	r6, r1, r0, lsr #4
   16208:	andeq	r6, r1, ip, lsl r2
   1620c:	mov	r1, #88	; 0x58
   16210:	b	16220 <ftello64@plt+0x49d0>
   16214:	mov	r1, #111	; 0x6f
   16218:	b	16220 <ftello64@plt+0x49d0>
   1621c:	mov	r1, #120	; 0x78
   16220:	mov	r2, #0
   16224:	strb	r2, [r0, #1]
   16228:	strb	r1, [r0]
   1622c:	ldr	r0, [r5]
   16230:	mov	r1, r4
   16234:	bl	11544 <printf@plt>
   16238:	movw	r1, #17568	; 0x44a0
   1623c:	movt	r1, #3
   16240:	ldr	r1, [r1]
   16244:	ldr	r2, [r1]
   16248:	add	r0, r2, r0
   1624c:	str	r0, [r1]
   16250:	movw	r0, #19344	; 0x4b90
   16254:	mov	r1, #1
   16258:	movt	r0, #3
   1625c:	str	r1, [r0]
   16260:	pop	{r4, r5, r6, sl, fp, pc}
   16264:	cmp	r3, r1
   16268:	bxge	lr
   1626c:	ldr	r1, [r2, r3, lsl #2]
   16270:	str	r1, [r0, #16]
   16274:	mov	r1, #0
   16278:	b	1627c <ftello64@plt+0x4a2c>
   1627c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16280:	add	fp, sp, #28
   16284:	sub	sp, sp, #20
   16288:	ldr	r2, [r0, #20]
   1628c:	ldr	r6, [r0, #16]
   16290:	mov	r4, r0
   16294:	add	r0, r2, #1
   16298:	str	r0, [r4, #20]
   1629c:	ldrb	r0, [r6]
   162a0:	cmp	r0, #0
   162a4:	beq	16704 <ftello64@plt+0x4eb4>
   162a8:	mov	r9, r1
   162ac:	cmp	r2, #0
   162b0:	mov	r1, #0
   162b4:	mov	r8, #0
   162b8:	movwgt	r1, #1
   162bc:	cmp	r0, #125	; 0x7d
   162c0:	bne	162cc <ftello64@plt+0x4a7c>
   162c4:	cmp	r2, #0
   162c8:	bgt	16704 <ftello64@plt+0x4eb4>
   162cc:	movw	r7, #17568	; 0x44a0
   162d0:	movw	r5, #19356	; 0x4b9c
   162d4:	mvn	sl, #124	; 0x7c
   162d8:	movt	r7, #3
   162dc:	movt	r5, #3
   162e0:	b	163f0 <ftello64@plt+0x4ba0>
   162e4:	mov	r0, r7
   162e8:	bl	116c4 <strlen@plt>
   162ec:	mov	r1, #7
   162f0:	add	r0, r1, r0, lsr #1
   162f4:	bic	r0, r0, #7
   162f8:	sub	r3, sp, r0
   162fc:	mov	sp, r3
   16300:	ldrb	r0, [r7, #1]
   16304:	cmp	r0, #123	; 0x7b
   16308:	bne	163c8 <ftello64@plt+0x4b78>
   1630c:	mov	r2, #0
   16310:	str	r5, [fp, #-44]	; 0xffffffd4
   16314:	str	r9, [fp, #-40]	; 0xffffffd8
   16318:	str	r3, [fp, #-36]	; 0xffffffdc
   1631c:	add	r6, r6, #1
   16320:	mov	r0, r4
   16324:	mov	r1, #1
   16328:	mov	r8, r2
   1632c:	str	r6, [r4, #16]
   16330:	bl	1627c <ftello64@plt+0x4a2c>
   16334:	ldr	r9, [r4, #16]
   16338:	sub	r7, r9, r6
   1633c:	add	r0, r7, #1
   16340:	bl	1ad60 <_obstack_memory_used@@Base+0xaf0>
   16344:	mov	r5, r0
   16348:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1634c:	mov	r1, r6
   16350:	mov	r2, r7
   16354:	str	r5, [r0, r8, lsl #2]
   16358:	mov	r0, r5
   1635c:	bl	11598 <memcpy@plt>
   16360:	mov	r0, #0
   16364:	mov	r6, r9
   16368:	add	r2, r8, #1
   1636c:	strb	r0, [r5, r7]
   16370:	ldrb	r0, [r6], #1
   16374:	cmp	r0, #125	; 0x7d
   16378:	movne	r6, r9
   1637c:	ldrb	r0, [r6]
   16380:	cmp	r0, #123	; 0x7b
   16384:	beq	1631c <ftello64@plt+0x4acc>
   16388:	ldr	r5, [fp, #-36]	; 0xffffffdc
   1638c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   16390:	mov	r1, r4
   16394:	mov	r3, r5
   16398:	bl	16d64 <ftello64@plt+0x5514>
   1639c:	str	r6, [r4, #16]
   163a0:	ldr	r0, [r5, r8, lsl #2]
   163a4:	bl	19db4 <argp_parse@@Base+0x13b0>
   163a8:	add	r1, r8, #1
   163ac:	sub	r0, r8, #1
   163b0:	cmp	r1, #1
   163b4:	mov	r8, r0
   163b8:	bgt	163a0 <ftello64@plt+0x4b50>
   163bc:	ldr	r9, [fp, #-40]	; 0xffffffd8
   163c0:	mov	r8, #0
   163c4:	b	163dc <ftello64@plt+0x4b8c>
   163c8:	mov	r0, r5
   163cc:	mov	r1, r4
   163d0:	mov	r2, #0
   163d4:	bl	16d64 <ftello64@plt+0x5514>
   163d8:	str	r6, [r4, #16]
   163dc:	movw	r7, #17568	; 0x44a0
   163e0:	movt	r7, #3
   163e4:	movw	r5, #19356	; 0x4b9c
   163e8:	movt	r5, #3
   163ec:	b	166d8 <ftello64@plt+0x4e88>
   163f0:	cmp	r9, #0
   163f4:	bne	16400 <ftello64@plt+0x4bb0>
   163f8:	b	16448 <ftello64@plt+0x4bf8>
   163fc:	ldrb	r0, [r6, #1]!
   16400:	uxtb	r2, r0
   16404:	cmp	r2, #0
   16408:	beq	16704 <ftello64@plt+0x4eb4>
   1640c:	cmp	r2, #36	; 0x24
   16410:	beq	164bc <ftello64@plt+0x4c6c>
   16414:	uxtab	r0, sl, r0
   16418:	clz	r0, r0
   1641c:	lsr	r0, r0, #5
   16420:	tst	r0, r1
   16424:	beq	163fc <ftello64@plt+0x4bac>
   16428:	b	16704 <ftello64@plt+0x4eb4>
   1642c:	ldr	r1, [r5]
   16430:	bl	117a8 <putc@plt>
   16434:	movw	r0, #19344	; 0x4b90
   16438:	mov	r1, #1
   1643c:	movt	r0, #3
   16440:	str	r1, [r0]
   16444:	ldrb	r0, [r6, #1]!
   16448:	uxtb	r0, r0
   1644c:	cmp	r0, #0
   16450:	beq	16704 <ftello64@plt+0x4eb4>
   16454:	cmp	r0, #36	; 0x24
   16458:	beq	164bc <ftello64@plt+0x4c6c>
   1645c:	cmp	r0, #125	; 0x7d
   16460:	bne	16470 <ftello64@plt+0x4c20>
   16464:	ldr	r1, [r4, #20]
   16468:	cmp	r1, #1
   1646c:	bgt	16704 <ftello64@plt+0x4eb4>
   16470:	cmp	r0, #10
   16474:	beq	1649c <ftello64@plt+0x4c4c>
   16478:	cmp	r0, #9
   1647c:	bne	164a8 <ftello64@plt+0x4c58>
   16480:	ldr	r1, [r7]
   16484:	ldr	r2, [r1]
   16488:	asr	r3, r2, #31
   1648c:	add	r2, r2, r3, lsr #29
   16490:	bic	r2, r2, #7
   16494:	add	r2, r2, #8
   16498:	b	164b4 <ftello64@plt+0x4c64>
   1649c:	ldr	r1, [r7]
   164a0:	str	r8, [r1]
   164a4:	b	1642c <ftello64@plt+0x4bdc>
   164a8:	ldr	r1, [r7]
   164ac:	ldr	r2, [r1]
   164b0:	add	r2, r2, #1
   164b4:	str	r2, [r1]
   164b8:	b	1642c <ftello64@plt+0x4bdc>
   164bc:	ldrb	r0, [r6, #1]
   164c0:	cmp	r0, #36	; 0x24
   164c4:	beq	164d8 <ftello64@plt+0x4c88>
   164c8:	cmp	r0, #123	; 0x7b
   164cc:	beq	164e4 <ftello64@plt+0x4c94>
   164d0:	cmp	r0, #125	; 0x7d
   164d4:	bne	165a0 <ftello64@plt+0x4d50>
   164d8:	cmp	r9, #0
   164dc:	bne	166d4 <ftello64@plt+0x4e84>
   164e0:	b	165d8 <ftello64@plt+0x4d88>
   164e4:	add	r5, r6, #2
   164e8:	mov	r1, #125	; 0x7d
   164ec:	mov	r0, r5
   164f0:	bl	116d0 <strchr@plt>
   164f4:	cmp	r0, #0
   164f8:	beq	165f4 <ftello64@plt+0x4da4>
   164fc:	sub	r6, r0, r5
   16500:	mov	r7, r0
   16504:	add	r0, r6, #8
   16508:	bic	r0, r0, #7
   1650c:	sub	r0, sp, r0
   16510:	mov	sp, r0
   16514:	mov	r1, r5
   16518:	mov	r2, r6
   1651c:	mov	r5, r0
   16520:	bl	11598 <memcpy@plt>
   16524:	strb	r8, [r5, r6]
   16528:	add	r6, r7, #1
   1652c:	cmp	r9, #0
   16530:	beq	162e4 <ftello64@plt+0x4a94>
   16534:	str	r6, [r4, #16]
   16538:	movw	r7, #17568	; 0x44a0
   1653c:	movw	r5, #19356	; 0x4b9c
   16540:	ldrb	r0, [r6]
   16544:	movt	r7, #3
   16548:	movt	r5, #3
   1654c:	cmp	r0, #123	; 0x7b
   16550:	bne	166dc <ftello64@plt+0x4e8c>
   16554:	add	r0, r6, #1
   16558:	mov	r1, #1
   1655c:	str	r0, [r4, #16]
   16560:	mov	r0, r4
   16564:	bl	1627c <ftello64@plt+0x4a2c>
   16568:	ldr	r1, [r4, #16]
   1656c:	ldrb	r0, [r1]
   16570:	cmp	r0, #125	; 0x7d
   16574:	bne	16590 <ftello64@plt+0x4d40>
   16578:	add	r6, r1, #1
   1657c:	str	r6, [r4, #16]
   16580:	ldrb	r0, [r1, #1]
   16584:	cmp	r0, #123	; 0x7b
   16588:	beq	16554 <ftello64@plt+0x4d04>
   1658c:	b	166d8 <ftello64@plt+0x4e88>
   16590:	mov	r6, r1
   16594:	cmp	r0, #123	; 0x7b
   16598:	beq	16554 <ftello64@plt+0x4d04>
   1659c:	b	166d8 <ftello64@plt+0x4e88>
   165a0:	cmp	r9, #0
   165a4:	bne	166d4 <ftello64@plt+0x4e84>
   165a8:	ldr	r0, [r7]
   165ac:	ldr	r1, [r0]
   165b0:	add	r1, r1, #1
   165b4:	str	r1, [r0]
   165b8:	mov	r0, #36	; 0x24
   165bc:	ldr	r1, [r5]
   165c0:	bl	117a8 <putc@plt>
   165c4:	movw	r0, #19344	; 0x4b90
   165c8:	mov	r1, #1
   165cc:	movt	r0, #3
   165d0:	str	r1, [r0]
   165d4:	ldrb	r0, [r6, #1]
   165d8:	cmp	r0, #9
   165dc:	beq	16690 <ftello64@plt+0x4e40>
   165e0:	cmp	r0, #10
   165e4:	bne	166ac <ftello64@plt+0x4e5c>
   165e8:	ldr	r1, [r7]
   165ec:	str	r8, [r1]
   165f0:	b	166bc <ftello64@plt+0x4e6c>
   165f4:	movw	r7, #17568	; 0x44a0
   165f8:	mov	r0, #36	; 0x24
   165fc:	mov	r5, #1
   16600:	movt	r7, #3
   16604:	uxtb	r0, r0
   16608:	cmp	r0, #9
   1660c:	beq	16624 <ftello64@plt+0x4dd4>
   16610:	cmp	r0, #10
   16614:	bne	16640 <ftello64@plt+0x4df0>
   16618:	ldr	r1, [r7]
   1661c:	str	r8, [r1]
   16620:	b	16650 <ftello64@plt+0x4e00>
   16624:	ldr	r1, [r7]
   16628:	ldr	r2, [r1]
   1662c:	asr	r3, r2, #31
   16630:	add	r2, r2, r3, lsr #29
   16634:	bic	r2, r2, #7
   16638:	add	r2, r2, #8
   1663c:	b	1664c <ftello64@plt+0x4dfc>
   16640:	ldr	r1, [r7]
   16644:	ldr	r2, [r1]
   16648:	add	r2, r2, #1
   1664c:	str	r2, [r1]
   16650:	movw	r1, #19356	; 0x4b9c
   16654:	movt	r1, #3
   16658:	ldr	r1, [r1]
   1665c:	bl	117a8 <putc@plt>
   16660:	movw	r0, #19344	; 0x4b90
   16664:	mov	r1, #1
   16668:	movt	r0, #3
   1666c:	str	r1, [r0]
   16670:	ldrb	r0, [r6, r5]
   16674:	add	r5, r5, #1
   16678:	cmp	r0, #0
   1667c:	bne	16604 <ftello64@plt+0x4db4>
   16680:	mov	r0, r6
   16684:	bl	116c4 <strlen@plt>
   16688:	add	r6, r6, r0
   1668c:	b	163e4 <ftello64@plt+0x4b94>
   16690:	ldr	r1, [r7]
   16694:	ldr	r2, [r1]
   16698:	asr	r3, r2, #31
   1669c:	add	r2, r2, r3, lsr #29
   166a0:	bic	r2, r2, #7
   166a4:	add	r2, r2, #8
   166a8:	b	166b8 <ftello64@plt+0x4e68>
   166ac:	ldr	r1, [r7]
   166b0:	ldr	r2, [r1]
   166b4:	add	r2, r2, #1
   166b8:	str	r2, [r1]
   166bc:	ldr	r1, [r5]
   166c0:	bl	117a8 <putc@plt>
   166c4:	movw	r0, #19344	; 0x4b90
   166c8:	mov	r1, #1
   166cc:	movt	r0, #3
   166d0:	str	r1, [r0]
   166d4:	add	r6, r6, #2
   166d8:	ldrb	r0, [r6]
   166dc:	cmp	r0, #0
   166e0:	beq	16704 <ftello64@plt+0x4eb4>
   166e4:	ldr	r2, [r4, #20]
   166e8:	mov	r1, #0
   166ec:	cmp	r2, #1
   166f0:	movwgt	r1, #1
   166f4:	cmp	r0, #125	; 0x7d
   166f8:	bne	163f0 <ftello64@plt+0x4ba0>
   166fc:	cmp	r2, #1
   16700:	ble	163f0 <ftello64@plt+0x4ba0>
   16704:	str	r6, [r4, #16]
   16708:	ldr	r0, [r4, #20]
   1670c:	sub	r0, r0, #1
   16710:	str	r0, [r4, #20]
   16714:	sub	sp, fp, #28
   16718:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1671c:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   16720:	add	fp, sp, #24
   16724:	sub	sp, sp, #16
   16728:	ldr	r0, [r3, #4]
   1672c:	mov	r6, r3
   16730:	mov	r8, r2
   16734:	mov	r9, r1
   16738:	bl	115b0 <inet_ntoa@plt>
   1673c:	mov	r1, #46	; 0x2e
   16740:	mov	r7, r0
   16744:	bl	116d0 <strchr@plt>
   16748:	mov	r4, r0
   1674c:	mov	r5, #0
   16750:	mov	r0, r7
   16754:	mov	r1, #0
   16758:	mov	r2, #0
   1675c:	strb	r5, [r4], #1
   16760:	bl	11538 <strtol@plt>
   16764:	str	r0, [sp]
   16768:	mov	r0, r4
   1676c:	mov	r1, #46	; 0x2e
   16770:	bl	116d0 <strchr@plt>
   16774:	mov	r7, r0
   16778:	mov	r0, r4
   1677c:	mov	r1, #0
   16780:	mov	r2, #0
   16784:	strb	r5, [r7], #1
   16788:	bl	11538 <strtol@plt>
   1678c:	str	r0, [sp, #4]
   16790:	mov	r0, r7
   16794:	mov	r1, #46	; 0x2e
   16798:	bl	116d0 <strchr@plt>
   1679c:	mov	r4, r0
   167a0:	mov	r0, r7
   167a4:	mov	r1, #0
   167a8:	mov	r2, #0
   167ac:	strb	r5, [r4], #1
   167b0:	bl	11538 <strtol@plt>
   167b4:	str	r0, [sp, #8]
   167b8:	mov	r0, r4
   167bc:	mov	r1, #0
   167c0:	mov	r2, #0
   167c4:	bl	11538 <strtol@plt>
   167c8:	str	r0, [sp, #12]
   167cc:	ldr	r0, [r6, #4]
   167d0:	bl	115b0 <inet_ntoa@plt>
   167d4:	cmp	r9, #1
   167d8:	blt	16810 <ftello64@plt+0x4fc0>
   167dc:	ldr	r0, [r8]
   167e0:	mov	r1, #0
   167e4:	mov	r2, #0
   167e8:	bl	11538 <strtol@plt>
   167ec:	cmp	r0, #3
   167f0:	bhi	168a4 <ftello64@plt+0x5054>
   167f4:	mov	r1, sp
   167f8:	add	r2, r8, #4
   167fc:	ldr	r3, [r1, r0, lsl #2]
   16800:	sub	r1, r9, #1
   16804:	bl	15f10 <ftello64@plt+0x46c0>
   16808:	sub	sp, fp, #24
   1680c:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   16810:	ldrb	r1, [r0]
   16814:	cmp	r1, #0
   16818:	beq	168a4 <ftello64@plt+0x5054>
   1681c:	movw	r8, #17568	; 0x44a0
   16820:	movw	r6, #19356	; 0x4b9c
   16824:	movw	r7, #19344	; 0x4b90
   16828:	add	r4, r0, #1
   1682c:	mov	r5, #1
   16830:	mov	r9, #0
   16834:	movt	r8, #3
   16838:	movt	r6, #3
   1683c:	movt	r7, #3
   16840:	uxtb	r0, r1
   16844:	cmp	r0, #9
   16848:	beq	16860 <ftello64@plt+0x5010>
   1684c:	cmp	r0, #10
   16850:	bne	1687c <ftello64@plt+0x502c>
   16854:	ldr	r1, [r8]
   16858:	str	r9, [r1]
   1685c:	b	1688c <ftello64@plt+0x503c>
   16860:	ldr	r1, [r8]
   16864:	ldr	r2, [r1]
   16868:	asr	r3, r2, #31
   1686c:	add	r2, r2, r3, lsr #29
   16870:	bic	r2, r2, #7
   16874:	add	r2, r2, #8
   16878:	b	16888 <ftello64@plt+0x5038>
   1687c:	ldr	r1, [r8]
   16880:	ldr	r2, [r1]
   16884:	add	r2, r2, #1
   16888:	str	r2, [r1]
   1688c:	ldr	r1, [r6]
   16890:	bl	117a8 <putc@plt>
   16894:	str	r5, [r7]
   16898:	ldrb	r1, [r4], #1
   1689c:	cmp	r1, #0
   168a0:	bne	16840 <ftello64@plt+0x4ff0>
   168a4:	sub	sp, fp, #24
   168a8:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   168ac:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   168b0:	add	fp, sp, #28
   168b4:	sub	sp, sp, #20
   168b8:	cmp	r3, #0
   168bc:	stmib	sp, {r1, r2}
   168c0:	beq	16bb4 <ftello64@plt+0x5364>
   168c4:	ldr	r0, [sp, #4]
   168c8:	mov	r4, r3
   168cc:	cmp	r0, #0
   168d0:	ble	16a54 <ftello64@plt+0x5204>
   168d4:	movw	r8, #17568	; 0x44a0
   168d8:	movw	r9, #19356	; 0x4b9c
   168dc:	movw	sl, #19344	; 0x4b90
   168e0:	mov	r0, #1
   168e4:	mov	r5, #1
   168e8:	mov	r7, #1
   168ec:	movt	r8, #3
   168f0:	movt	r9, #3
   168f4:	movt	sl, #3
   168f8:	str	r0, [sp, #16]
   168fc:	tst	r4, r7
   16900:	beq	16a2c <ftello64@plt+0x51dc>
   16904:	mov	r0, r7
   16908:	mov	r1, #0
   1690c:	bl	11d24 <ftello64@plt+0x4d4>
   16910:	cmp	r0, #0
   16914:	beq	16a2c <ftello64@plt+0x51dc>
   16918:	str	r4, [sp, #12]
   1691c:	mov	r6, r0
   16920:	ldr	r0, [sp, #16]
   16924:	cmp	r0, #0
   16928:	bne	169a8 <ftello64@plt+0x5158>
   1692c:	ldr	r0, [sp, #8]
   16930:	ldr	r1, [r0]
   16934:	ldrb	r0, [r1]
   16938:	cmp	r0, #0
   1693c:	beq	169a8 <ftello64@plt+0x5158>
   16940:	add	r4, r1, #1
   16944:	uxtb	r0, r0
   16948:	cmp	r0, #10
   1694c:	beq	16974 <ftello64@plt+0x5124>
   16950:	cmp	r0, #9
   16954:	bne	16980 <ftello64@plt+0x5130>
   16958:	ldr	r1, [r8]
   1695c:	ldr	r2, [r1]
   16960:	asr	r3, r2, #31
   16964:	add	r2, r2, r3, lsr #29
   16968:	bic	r2, r2, #7
   1696c:	add	r2, r2, #8
   16970:	b	1698c <ftello64@plt+0x513c>
   16974:	ldr	r1, [r8]
   16978:	mov	r2, #0
   1697c:	b	1698c <ftello64@plt+0x513c>
   16980:	ldr	r1, [r8]
   16984:	ldr	r2, [r1]
   16988:	add	r2, r2, #1
   1698c:	str	r2, [r1]
   16990:	ldr	r1, [r9]
   16994:	bl	117a8 <putc@plt>
   16998:	str	r5, [sl]
   1699c:	ldrb	r0, [r4], #1
   169a0:	cmp	r0, #0
   169a4:	bne	16944 <ftello64@plt+0x50f4>
   169a8:	ldrb	r0, [r6]
   169ac:	cmp	r0, #0
   169b0:	beq	16a1c <ftello64@plt+0x51cc>
   169b4:	add	r4, r6, #1
   169b8:	uxtb	r0, r0
   169bc:	cmp	r0, #10
   169c0:	beq	169e8 <ftello64@plt+0x5198>
   169c4:	cmp	r0, #9
   169c8:	bne	169f4 <ftello64@plt+0x51a4>
   169cc:	ldr	r1, [r8]
   169d0:	ldr	r2, [r1]
   169d4:	asr	r3, r2, #31
   169d8:	add	r2, r2, r3, lsr #29
   169dc:	bic	r2, r2, #7
   169e0:	add	r2, r2, #8
   169e4:	b	16a00 <ftello64@plt+0x51b0>
   169e8:	ldr	r1, [r8]
   169ec:	mov	r2, #0
   169f0:	b	16a00 <ftello64@plt+0x51b0>
   169f4:	ldr	r1, [r8]
   169f8:	ldr	r2, [r1]
   169fc:	add	r2, r2, #1
   16a00:	str	r2, [r1]
   16a04:	ldr	r1, [r9]
   16a08:	bl	117a8 <putc@plt>
   16a0c:	str	r5, [sl]
   16a10:	ldrb	r0, [r4], #1
   16a14:	cmp	r0, #0
   16a18:	bne	169b8 <ftello64@plt+0x5168>
   16a1c:	ldr	r4, [sp, #12]
   16a20:	mov	r0, #0
   16a24:	str	r0, [sp, #16]
   16a28:	bic	r4, r4, r7
   16a2c:	cmp	r4, #0
   16a30:	mov	r0, r4
   16a34:	mov	r1, #0
   16a38:	movwne	r0, #1
   16a3c:	cmp	r1, r7, lsl #1
   16a40:	beq	16b80 <ftello64@plt+0x5330>
   16a44:	lsl	r7, r7, #1
   16a48:	cmp	r4, #0
   16a4c:	bne	168fc <ftello64@plt+0x50ac>
   16a50:	b	16b80 <ftello64@plt+0x5330>
   16a54:	movw	sl, #17568	; 0x44a0
   16a58:	movw	r5, #19356	; 0x4b9c
   16a5c:	movw	r8, #19344	; 0x4b90
   16a60:	mov	r0, #1
   16a64:	mov	r9, #1
   16a68:	mov	r7, #1
   16a6c:	movt	sl, #3
   16a70:	movt	r5, #3
   16a74:	movt	r8, #3
   16a78:	str	r0, [sp, #16]
   16a7c:	tst	r4, r7
   16a80:	beq	16b60 <ftello64@plt+0x5310>
   16a84:	mov	r0, r7
   16a88:	mov	r1, #0
   16a8c:	bl	11d24 <ftello64@plt+0x4d4>
   16a90:	cmp	r0, #0
   16a94:	beq	16b60 <ftello64@plt+0x5310>
   16a98:	str	r4, [sp, #12]
   16a9c:	mov	r6, r0
   16aa0:	ldr	r0, [sp, #16]
   16aa4:	cmp	r0, #0
   16aa8:	beq	16abc <ftello64@plt+0x526c>
   16aac:	ldrb	r0, [r6]
   16ab0:	cmp	r0, #0
   16ab4:	bne	16ae8 <ftello64@plt+0x5298>
   16ab8:	b	16b50 <ftello64@plt+0x5300>
   16abc:	ldr	r0, [sl]
   16ac0:	ldr	r1, [r0]
   16ac4:	add	r1, r1, #1
   16ac8:	str	r1, [r0]
   16acc:	mov	r0, #32
   16ad0:	ldr	r1, [r5]
   16ad4:	bl	117a8 <putc@plt>
   16ad8:	str	r9, [r8]
   16adc:	ldrb	r0, [r6]
   16ae0:	cmp	r0, #0
   16ae4:	beq	16b50 <ftello64@plt+0x5300>
   16ae8:	add	r4, r6, #1
   16aec:	uxtb	r0, r0
   16af0:	cmp	r0, #9
   16af4:	beq	16b0c <ftello64@plt+0x52bc>
   16af8:	cmp	r0, #10
   16afc:	bne	16b28 <ftello64@plt+0x52d8>
   16b00:	ldr	r1, [sl]
   16b04:	mov	r2, #0
   16b08:	b	16b34 <ftello64@plt+0x52e4>
   16b0c:	ldr	r1, [sl]
   16b10:	ldr	r2, [r1]
   16b14:	asr	r3, r2, #31
   16b18:	add	r2, r2, r3, lsr #29
   16b1c:	bic	r2, r2, #7
   16b20:	add	r2, r2, #8
   16b24:	b	16b34 <ftello64@plt+0x52e4>
   16b28:	ldr	r1, [sl]
   16b2c:	ldr	r2, [r1]
   16b30:	add	r2, r2, #1
   16b34:	str	r2, [r1]
   16b38:	ldr	r1, [r5]
   16b3c:	bl	117a8 <putc@plt>
   16b40:	str	r9, [r8]
   16b44:	ldrb	r0, [r4], #1
   16b48:	cmp	r0, #0
   16b4c:	bne	16aec <ftello64@plt+0x529c>
   16b50:	ldr	r4, [sp, #12]
   16b54:	mov	r0, #0
   16b58:	str	r0, [sp, #16]
   16b5c:	bic	r4, r4, r7
   16b60:	cmp	r4, #0
   16b64:	mov	r0, r4
   16b68:	mov	r1, #0
   16b6c:	movwne	r0, #1
   16b70:	cmp	r1, r7, lsl #1
   16b74:	lslne	r7, r7, #1
   16b78:	cmpne	r4, #0
   16b7c:	bne	16a7c <ftello64@plt+0x522c>
   16b80:	cmp	r0, #0
   16b84:	beq	16bb4 <ftello64@plt+0x5364>
   16b88:	ldr	r0, [sp, #16]
   16b8c:	cmp	r0, #0
   16b90:	beq	16bbc <ftello64@plt+0x536c>
   16b94:	ldr	r0, [sp, #4]
   16b98:	mov	r3, r4
   16b9c:	sub	r1, r0, #1
   16ba0:	ldr	r0, [sp, #8]
   16ba4:	add	r2, r0, #4
   16ba8:	sub	sp, fp, #28
   16bac:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16bb0:	b	15f10 <ftello64@plt+0x46c0>
   16bb4:	sub	sp, fp, #28
   16bb8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16bbc:	ldr	r0, [sp, #4]
   16bc0:	cmp	r0, #1
   16bc4:	blt	16c68 <ftello64@plt+0x5418>
   16bc8:	ldr	r0, [sp, #8]
   16bcc:	ldr	r1, [r0]
   16bd0:	ldrb	r0, [r1]
   16bd4:	cmp	r0, #0
   16bd8:	beq	16b94 <ftello64@plt+0x5344>
   16bdc:	movw	r8, #17568	; 0x44a0
   16be0:	movw	r9, #19356	; 0x4b9c
   16be4:	movw	r6, #19344	; 0x4b90
   16be8:	add	r5, r1, #1
   16bec:	mov	r7, #1
   16bf0:	mov	sl, #0
   16bf4:	movt	r8, #3
   16bf8:	movt	r9, #3
   16bfc:	movt	r6, #3
   16c00:	uxtb	r0, r0
   16c04:	cmp	r0, #9
   16c08:	beq	16c20 <ftello64@plt+0x53d0>
   16c0c:	cmp	r0, #10
   16c10:	bne	16c3c <ftello64@plt+0x53ec>
   16c14:	ldr	r1, [r8]
   16c18:	str	sl, [r1]
   16c1c:	b	16c4c <ftello64@plt+0x53fc>
   16c20:	ldr	r1, [r8]
   16c24:	ldr	r2, [r1]
   16c28:	asr	r3, r2, #31
   16c2c:	add	r2, r2, r3, lsr #29
   16c30:	bic	r2, r2, #7
   16c34:	add	r2, r2, #8
   16c38:	b	16c48 <ftello64@plt+0x53f8>
   16c3c:	ldr	r1, [r8]
   16c40:	ldr	r2, [r1]
   16c44:	add	r2, r2, #1
   16c48:	str	r2, [r1]
   16c4c:	ldr	r1, [r9]
   16c50:	bl	117a8 <putc@plt>
   16c54:	str	r7, [r6]
   16c58:	ldrb	r0, [r5], #1
   16c5c:	cmp	r0, #0
   16c60:	bne	16c00 <ftello64@plt+0x53b0>
   16c64:	b	16b94 <ftello64@plt+0x5344>
   16c68:	movw	r0, #17568	; 0x44a0
   16c6c:	movt	r0, #3
   16c70:	ldr	r0, [r0]
   16c74:	ldr	r1, [r0]
   16c78:	add	r1, r1, #1
   16c7c:	str	r1, [r0]
   16c80:	movw	r0, #19356	; 0x4b9c
   16c84:	movt	r0, #3
   16c88:	ldr	r1, [r0]
   16c8c:	mov	r0, #32
   16c90:	bl	117a8 <putc@plt>
   16c94:	movw	r0, #19344	; 0x4b90
   16c98:	mov	r1, #1
   16c9c:	movt	r0, #3
   16ca0:	str	r1, [r0]
   16ca4:	b	16b94 <ftello64@plt+0x5344>
   16ca8:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   16cac:	add	fp, sp, #24
   16cb0:	sub	sp, sp, #16
   16cb4:	add	r4, sp, #1
   16cb8:	mov	r0, r3
   16cbc:	mov	r2, #15
   16cc0:	mov	r1, r4
   16cc4:	bl	11f8c <ftello64@plt+0x73c>
   16cc8:	ldrb	r0, [sp, #1]
   16ccc:	cmp	r0, #0
   16cd0:	beq	16d5c <ftello64@plt+0x550c>
   16cd4:	movw	r8, #17568	; 0x44a0
   16cd8:	movw	r6, #19356	; 0x4b9c
   16cdc:	movw	r7, #19344	; 0x4b90
   16ce0:	add	r4, r4, #1
   16ce4:	mov	r5, #1
   16ce8:	mov	r9, #0
   16cec:	movt	r8, #3
   16cf0:	movt	r6, #3
   16cf4:	movt	r7, #3
   16cf8:	uxtb	r0, r0
   16cfc:	cmp	r0, #9
   16d00:	beq	16d18 <ftello64@plt+0x54c8>
   16d04:	cmp	r0, #10
   16d08:	bne	16d34 <ftello64@plt+0x54e4>
   16d0c:	ldr	r1, [r8]
   16d10:	str	r9, [r1]
   16d14:	b	16d44 <ftello64@plt+0x54f4>
   16d18:	ldr	r1, [r8]
   16d1c:	ldr	r2, [r1]
   16d20:	asr	r3, r2, #31
   16d24:	add	r2, r2, r3, lsr #29
   16d28:	bic	r2, r2, #7
   16d2c:	add	r2, r2, #8
   16d30:	b	16d40 <ftello64@plt+0x54f0>
   16d34:	ldr	r1, [r8]
   16d38:	ldr	r2, [r1]
   16d3c:	add	r2, r2, #1
   16d40:	str	r2, [r1]
   16d44:	ldr	r1, [r6]
   16d48:	bl	117a8 <putc@plt>
   16d4c:	ldrb	r0, [r4], #1
   16d50:	str	r5, [r7]
   16d54:	cmp	r0, #0
   16d58:	bne	16cf8 <ftello64@plt+0x54a8>
   16d5c:	sub	sp, fp, #24
   16d60:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   16d64:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   16d68:	add	fp, sp, #24
   16d6c:	mov	r7, r1
   16d70:	movw	r1, #17572	; 0x44a4
   16d74:	mov	r4, r0
   16d78:	movt	r1, #3
   16d7c:	ldr	r0, [r1]
   16d80:	cmp	r0, #0
   16d84:	beq	16db8 <ftello64@plt+0x5568>
   16d88:	mov	r8, r3
   16d8c:	mov	r6, r2
   16d90:	add	r5, r1, #4
   16d94:	mov	r1, r4
   16d98:	bl	1152c <strcmp@plt>
   16d9c:	cmp	r0, #0
   16da0:	beq	16e98 <ftello64@plt+0x5648>
   16da4:	ldr	r0, [r5, #4]
   16da8:	add	r1, r5, #8
   16dac:	mov	r5, r1
   16db0:	cmp	r0, #0
   16db4:	bne	16d94 <ftello64@plt+0x5544>
   16db8:	movw	r0, #9121	; 0x23a1
   16dbc:	movt	r0, #2
   16dc0:	bl	11544 <printf@plt>
   16dc4:	movw	r8, #17568	; 0x44a0
   16dc8:	movt	r8, #3
   16dcc:	ldr	r1, [r8]
   16dd0:	ldr	r2, [r1]
   16dd4:	add	r0, r2, r0
   16dd8:	str	r0, [r1]
   16ddc:	ldrb	r0, [r4]
   16de0:	cmp	r0, #0
   16de4:	beq	16e68 <ftello64@plt+0x5618>
   16de8:	movw	r6, #19356	; 0x4b9c
   16dec:	movw	r7, #19344	; 0x4b90
   16df0:	add	r4, r4, #1
   16df4:	mov	r5, #1
   16df8:	mov	r9, #0
   16dfc:	movt	r6, #3
   16e00:	movt	r7, #3
   16e04:	uxtb	r0, r0
   16e08:	cmp	r0, #9
   16e0c:	beq	16e24 <ftello64@plt+0x55d4>
   16e10:	cmp	r0, #10
   16e14:	bne	16e40 <ftello64@plt+0x55f0>
   16e18:	ldr	r1, [r8]
   16e1c:	str	r9, [r1]
   16e20:	b	16e50 <ftello64@plt+0x5600>
   16e24:	ldr	r1, [r8]
   16e28:	ldr	r2, [r1]
   16e2c:	asr	r3, r2, #31
   16e30:	add	r2, r2, r3, lsr #29
   16e34:	bic	r2, r2, #7
   16e38:	add	r2, r2, #8
   16e3c:	b	16e4c <ftello64@plt+0x55fc>
   16e40:	ldr	r1, [r8]
   16e44:	ldr	r2, [r1]
   16e48:	add	r2, r2, #1
   16e4c:	str	r2, [r1]
   16e50:	ldr	r1, [r6]
   16e54:	bl	117a8 <putc@plt>
   16e58:	str	r5, [r7]
   16e5c:	ldrb	r0, [r4], #1
   16e60:	cmp	r0, #0
   16e64:	bne	16e04 <ftello64@plt+0x55b4>
   16e68:	movw	r0, #10399	; 0x289f
   16e6c:	movt	r0, #2
   16e70:	bl	11544 <printf@plt>
   16e74:	ldr	r1, [r8]
   16e78:	ldr	r2, [r1]
   16e7c:	add	r0, r2, r0
   16e80:	str	r0, [r1]
   16e84:	movw	r0, #19344	; 0x4b90
   16e88:	mov	r1, #1
   16e8c:	movt	r0, #3
   16e90:	str	r1, [r0]
   16e94:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   16e98:	ldr	r3, [r5]
   16e9c:	cmp	r3, #0
   16ea0:	popeq	{r4, r5, r6, r7, r8, r9, fp, pc}
   16ea4:	mov	r0, r7
   16ea8:	mov	r1, r6
   16eac:	mov	r2, r8
   16eb0:	pop	{r4, r5, r6, r7, r8, r9, fp, lr}
   16eb4:	bx	r3
   16eb8:	push	{fp, lr}
   16ebc:	mov	fp, sp
   16ec0:	sub	sp, sp, #24
   16ec4:	movw	ip, #19356	; 0x4b9c
   16ec8:	movt	ip, #3
   16ecc:	ldr	lr, [ip]
   16ed0:	cmp	lr, #0
   16ed4:	bne	16ee8 <ftello64@plt+0x5698>
   16ed8:	movw	lr, #19156	; 0x4ad4
   16edc:	movt	lr, #3
   16ee0:	ldr	lr, [lr]
   16ee4:	str	lr, [ip]
   16ee8:	movw	ip, #19252	; 0x4b34
   16eec:	movt	ip, #3
   16ef0:	ldrb	lr, [ip]
   16ef4:	cmp	lr, #0
   16ef8:	beq	16f08 <ftello64@plt+0x56b8>
   16efc:	mov	ip, #0
   16f00:	str	ip, [sp, #12]
   16f04:	b	16f14 <ftello64@plt+0x56c4>
   16f08:	mov	lr, #1
   16f0c:	strb	lr, [ip]
   16f10:	str	lr, [sp, #12]
   16f14:	stm	sp, {r1, r2}
   16f18:	str	r3, [sp, #16]
   16f1c:	str	r0, [sp, #8]
   16f20:	mov	r0, #0
   16f24:	mov	r1, #0
   16f28:	str	r0, [sp, #20]
   16f2c:	mov	r0, sp
   16f30:	bl	1627c <ftello64@plt+0x4a2c>
   16f34:	mov	sp, fp
   16f38:	pop	{fp, pc}
   16f3c:	push	{r4, r5, r6, sl, fp, lr}
   16f40:	add	fp, sp, #16
   16f44:	mov	r5, r0
   16f48:	ldrb	r0, [r1]
   16f4c:	mov	r6, #32
   16f50:	mov	r4, r1
   16f54:	cmp	r6, r0, lsr #1
   16f58:	beq	16fe8 <ftello64@plt+0x5798>
   16f5c:	lsr	r1, r0, #1
   16f60:	mov	r0, r5
   16f64:	bl	15de8 <ftello64@plt+0x4598>
   16f68:	ldrb	r0, [r4, #1]
   16f6c:	cmp	r6, r0, lsr #1
   16f70:	beq	16fe8 <ftello64@plt+0x5798>
   16f74:	lsr	r1, r0, #1
   16f78:	mov	r0, r5
   16f7c:	bl	15de8 <ftello64@plt+0x4598>
   16f80:	ldrb	r0, [r4, #2]
   16f84:	mov	r6, #32
   16f88:	cmp	r6, r0, lsr #1
   16f8c:	beq	16fe8 <ftello64@plt+0x5798>
   16f90:	lsr	r1, r0, #1
   16f94:	mov	r0, r5
   16f98:	bl	15de8 <ftello64@plt+0x4598>
   16f9c:	ldrb	r0, [r4, #3]
   16fa0:	cmp	r6, r0, lsr #1
   16fa4:	beq	16fe8 <ftello64@plt+0x5798>
   16fa8:	lsr	r1, r0, #1
   16fac:	mov	r0, r5
   16fb0:	bl	15de8 <ftello64@plt+0x4598>
   16fb4:	ldrb	r0, [r4, #4]
   16fb8:	mov	r6, #32
   16fbc:	cmp	r6, r0, lsr #1
   16fc0:	beq	16fe8 <ftello64@plt+0x5798>
   16fc4:	lsr	r1, r0, #1
   16fc8:	mov	r0, r5
   16fcc:	bl	15de8 <ftello64@plt+0x4598>
   16fd0:	ldrb	r0, [r4, #5]
   16fd4:	cmp	r6, r0, lsr #1
   16fd8:	beq	16fe8 <ftello64@plt+0x5798>
   16fdc:	lsr	r1, r0, #1
   16fe0:	mov	r0, r5
   16fe4:	bl	15de8 <ftello64@plt+0x4598>
   16fe8:	ldrb	r0, [r4, #6]
   16fec:	ubfx	r1, r0, #1, #4
   16ff0:	cmp	r1, #0
   16ff4:	popeq	{r4, r5, r6, sl, fp, pc}
   16ff8:	movw	r0, #11714	; 0x2dc2
   16ffc:	movt	r0, #2
   17000:	bl	11544 <printf@plt>
   17004:	movw	r1, #17568	; 0x44a0
   17008:	movt	r1, #3
   1700c:	ldr	r1, [r1]
   17010:	ldr	r2, [r1]
   17014:	add	r0, r2, r0
   17018:	str	r0, [r1]
   1701c:	movw	r0, #19344	; 0x4b90
   17020:	mov	r1, #1
   17024:	movt	r0, #3
   17028:	str	r1, [r0]
   1702c:	pop	{r4, r5, r6, sl, fp, pc}
   17030:	push	{fp, lr}
   17034:	mov	fp, sp
   17038:	sub	sp, sp, #16
   1703c:	ldrb	r0, [r1, #3]
   17040:	ldrb	lr, [r1, #4]
   17044:	ldrb	ip, [r1]
   17048:	ldrb	r2, [r1, #1]
   1704c:	ldrb	r3, [r1, #2]
   17050:	ldrb	r1, [r1, #5]
   17054:	stm	sp, {r0, lr}
   17058:	movw	r0, #11718	; 0x2dc6
   1705c:	str	r1, [sp, #8]
   17060:	mov	r1, ip
   17064:	movt	r0, #2
   17068:	bl	11544 <printf@plt>
   1706c:	movw	r1, #17568	; 0x44a0
   17070:	movt	r1, #3
   17074:	ldr	r1, [r1]
   17078:	ldr	r2, [r1]
   1707c:	add	r0, r2, r0
   17080:	str	r0, [r1]
   17084:	movw	r0, #19344	; 0x4b90
   17088:	mov	r1, #1
   1708c:	movt	r0, #3
   17090:	str	r1, [r0]
   17094:	mov	sp, fp
   17098:	pop	{fp, pc}
   1709c:	push	{fp, lr}
   170a0:	mov	fp, sp
   170a4:	ldrb	r1, [r1]
   170a8:	movw	r0, #11743	; 0x2ddf
   170ac:	movt	r0, #2
   170b0:	bl	11544 <printf@plt>
   170b4:	movw	r1, #17568	; 0x44a0
   170b8:	movt	r1, #3
   170bc:	ldr	r1, [r1]
   170c0:	ldr	r2, [r1]
   170c4:	add	r0, r2, r0
   170c8:	str	r0, [r1]
   170cc:	movw	r0, #19344	; 0x4b90
   170d0:	mov	r1, #1
   170d4:	movt	r0, #3
   170d8:	str	r1, [r0]
   170dc:	pop	{fp, pc}
   170e0:	push	{fp, lr}
   170e4:	mov	fp, sp
   170e8:	ldrsh	r1, [r1]
   170ec:	movw	r0, #11715	; 0x2dc3
   170f0:	movt	r0, #2
   170f4:	bl	11544 <printf@plt>
   170f8:	movw	r1, #17568	; 0x44a0
   170fc:	movt	r1, #3
   17100:	ldr	r1, [r1]
   17104:	ldr	r2, [r1]
   17108:	add	r0, r2, r0
   1710c:	str	r0, [r1]
   17110:	movw	r0, #19344	; 0x4b90
   17114:	mov	r1, #1
   17118:	movt	r0, #3
   1711c:	str	r1, [r0]
   17120:	pop	{fp, pc}
   17124:	push	{fp, lr}
   17128:	mov	fp, sp
   1712c:	sub	sp, sp, #8
   17130:	ldrb	ip, [r1]
   17134:	ldrb	r2, [r1, #1]
   17138:	ldrb	r3, [r1, #2]
   1713c:	ldrb	r0, [r1, #3]
   17140:	ldrb	r1, [r1, #4]
   17144:	stm	sp, {r0, r1}
   17148:	movw	r0, #11748	; 0x2de4
   1714c:	mov	r1, ip
   17150:	movt	r0, #2
   17154:	bl	11544 <printf@plt>
   17158:	movw	r1, #17568	; 0x44a0
   1715c:	movt	r1, #3
   17160:	ldr	r1, [r1]
   17164:	ldr	r2, [r1]
   17168:	add	r0, r2, r0
   1716c:	str	r0, [r1]
   17170:	movw	r0, #19344	; 0x4b90
   17174:	mov	r1, #1
   17178:	movt	r0, #3
   1717c:	str	r1, [r0]
   17180:	mov	sp, fp
   17184:	pop	{fp, pc}
   17188:	push	{fp, lr}
   1718c:	mov	fp, sp
   17190:	sub	sp, sp, #8
   17194:	ldrb	r0, [r1]
   17198:	ldrb	r3, [r1, #1]
   1719c:	ldrb	r2, [r1, #2]
   171a0:	ldrb	r1, [r1, #3]
   171a4:	str	r0, [sp]
   171a8:	movw	r0, #11728	; 0x2dd0
   171ac:	movt	r0, #2
   171b0:	bl	11544 <printf@plt>
   171b4:	movw	r1, #17568	; 0x44a0
   171b8:	movt	r1, #3
   171bc:	ldr	r1, [r1]
   171c0:	ldr	r2, [r1]
   171c4:	add	r0, r2, r0
   171c8:	str	r0, [r1]
   171cc:	movw	r0, #19344	; 0x4b90
   171d0:	mov	r1, #1
   171d4:	movt	r0, #3
   171d8:	str	r1, [r0]
   171dc:	mov	sp, fp
   171e0:	pop	{fp, pc}
   171e4:	movw	r2, #18252	; 0x474c
   171e8:	mov	r1, r0
   171ec:	mov	r0, #0
   171f0:	movt	r2, #3
   171f4:	ldr	r3, [r2]
   171f8:	b	17200 <ftello64@plt+0x59b0>
   171fc:	ldr	r3, [r2, #16]!
   17200:	cmp	r3, #0
   17204:	bxeq	lr
   17208:	ldr	r3, [r2, #8]
   1720c:	cmp	r3, r1
   17210:	bne	171fc <ftello64@plt+0x59ac>
   17214:	mov	r0, r2
   17218:	bx	lr
   1721c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   17220:	add	fp, sp, #28
   17224:	sub	sp, sp, #20
   17228:	movw	r5, #19256	; 0x4b38
   1722c:	mov	r4, r0
   17230:	movt	r5, #3
   17234:	ldrb	r0, [r5]
   17238:	cmp	r0, #0
   1723c:	bne	174d8 <ftello64@plt+0x5c88>
   17240:	mov	r0, #0
   17244:	movw	r1, #8220	; 0x201c
   17248:	str	r0, [sp, #16]
   1724c:	str	r0, [sp, #12]
   17250:	movw	r0, #11769	; 0x2df9
   17254:	movt	r1, #2
   17258:	movt	r0, #2
   1725c:	bl	117cc <fopen64@plt>
   17260:	cmp	r0, #0
   17264:	beq	17404 <ftello64@plt+0x5bb4>
   17268:	mov	r9, r0
   1726c:	add	r0, sp, #16
   17270:	add	r1, sp, #12
   17274:	mov	r2, #10
   17278:	mov	r3, r9
   1727c:	bl	11514 <__getdelim@plt>
   17280:	cmp	r0, #0
   17284:	blt	17428 <ftello64@plt+0x5bd8>
   17288:	add	r0, sp, #16
   1728c:	add	r1, sp, #12
   17290:	mov	r2, #10
   17294:	mov	r3, r9
   17298:	bl	11514 <__getdelim@plt>
   1729c:	cmn	r0, #1
   172a0:	ble	17428 <ftello64@plt+0x5bd8>
   172a4:	ldr	r6, [sp, #16]
   172a8:	movw	r1, #8714	; 0x220a
   172ac:	str	r4, [sp, #4]
   172b0:	movt	r1, #2
   172b4:	mov	r0, r6
   172b8:	bl	114fc <strstr@plt>
   172bc:	mov	r1, #2
   172c0:	cmp	r0, #0
   172c4:	str	r1, [sp, #8]
   172c8:	bne	172e8 <ftello64@plt+0x5a98>
   172cc:	movw	r1, #8648	; 0x21c8
   172d0:	mov	r0, r6
   172d4:	movt	r1, #2
   172d8:	bl	114fc <strstr@plt>
   172dc:	cmp	r0, #0
   172e0:	movwne	r0, #1
   172e4:	str	r0, [sp, #8]
   172e8:	add	r0, sp, #16
   172ec:	add	r1, sp, #12
   172f0:	mov	r2, #10
   172f4:	mov	r3, r9
   172f8:	bl	11514 <__getdelim@plt>
   172fc:	cmp	r0, #1
   17300:	blt	174b4 <ftello64@plt+0x5c64>
   17304:	movw	r4, #19360	; 0x4ba0
   17308:	movt	r4, #3
   1730c:	mov	r0, #120	; 0x78
   17310:	bl	1b158 <_obstack_memory_used@@Base+0xee8>
   17314:	ldr	r6, [sp, #16]
   17318:	mov	r7, r0
   1731c:	ldrb	r5, [r6]
   17320:	cmp	r5, #0
   17324:	beq	17358 <ftello64@plt+0x5b08>
   17328:	ands	r0, r5, #128	; 0x80
   1732c:	bne	17358 <ftello64@plt+0x5b08>
   17330:	bl	116a0 <__ctype_b_loc@plt>
   17334:	ldr	r0, [r0]
   17338:	add	r1, r0, r5, lsl #1
   1733c:	ldrb	r1, [r1, #1]
   17340:	tst	r1, #32
   17344:	ldrbne	r5, [r6, #1]!
   17348:	cmpne	r5, #0
   1734c:	beq	17358 <ftello64@plt+0x5b08>
   17350:	ands	r1, r5, #128	; 0x80
   17354:	beq	17338 <ftello64@plt+0x5ae8>
   17358:	mov	r0, r6
   1735c:	mov	r1, #58	; 0x3a
   17360:	bl	116d0 <strchr@plt>
   17364:	cmp	r0, #0
   17368:	beq	1745c <ftello64@plt+0x5c0c>
   1736c:	mov	r5, r9
   17370:	sub	r9, r0, r6
   17374:	mov	r8, r0
   17378:	add	r0, r9, #1
   1737c:	bl	1ad60 <_obstack_memory_used@@Base+0xaf0>
   17380:	mov	r1, r6
   17384:	mov	r2, r9
   17388:	mov	sl, r0
   1738c:	str	r0, [r7, #4]
   17390:	bl	11598 <memcpy@plt>
   17394:	mov	r0, #0
   17398:	movw	r1, #12012	; 0x2eec
   1739c:	mov	r6, #0
   173a0:	strb	r0, [sl, r9]
   173a4:	ldr	r0, [sp, #8]
   173a8:	movt	r1, #2
   173ac:	ldr	r2, [r1, r0, lsl #2]
   173b0:	add	r0, r8, #1
   173b4:	mov	r1, r7
   173b8:	blx	r2
   173bc:	cmp	r0, #0
   173c0:	beq	17488 <ftello64@plt+0x5c38>
   173c4:	ldr	r0, [r4]
   173c8:	str	r6, [r7]
   173cc:	add	r1, sp, #12
   173d0:	mov	r2, #10
   173d4:	mov	r3, r5
   173d8:	mov	r9, r5
   173dc:	cmp	r0, #0
   173e0:	movweq	r0, #19364	; 0x4ba4
   173e4:	movteq	r0, #3
   173e8:	str	r7, [r0]
   173ec:	add	r0, sp, #16
   173f0:	str	r7, [r4]
   173f4:	bl	11514 <__getdelim@plt>
   173f8:	cmp	r0, #0
   173fc:	bgt	1730c <ftello64@plt+0x5abc>
   17400:	b	174b4 <ftello64@plt+0x5c64>
   17404:	bl	116e8 <__errno_location@plt>
   17408:	ldr	r1, [r0]
   1740c:	movw	r2, #11783	; 0x2e07
   17410:	movw	r3, #11769	; 0x2df9
   17414:	mov	r0, #0
   17418:	movt	r2, #2
   1741c:	movt	r3, #2
   17420:	bl	11634 <error@plt>
   17424:	b	174d0 <ftello64@plt+0x5c80>
   17428:	bl	116e8 <__errno_location@plt>
   1742c:	ldr	r1, [r0]
   17430:	movw	r2, #11798	; 0x2e16
   17434:	movw	r3, #11769	; 0x2df9
   17438:	mov	r0, #0
   1743c:	movt	r2, #2
   17440:	movt	r3, #2
   17444:	bl	11634 <error@plt>
   17448:	mov	r0, r9
   1744c:	bl	11748 <fclose@plt>
   17450:	ldr	r0, [sp, #16]
   17454:	bl	19db4 <argp_parse@@Base+0x13b0>
   17458:	b	174d0 <ftello64@plt+0x5c80>
   1745c:	bl	116e8 <__errno_location@plt>
   17460:	ldr	r1, [r0]
   17464:	movw	r2, #11798	; 0x2e16
   17468:	movw	r3, #11769	; 0x2df9
   1746c:	mov	r0, #0
   17470:	movt	r2, #2
   17474:	movt	r3, #2
   17478:	bl	11634 <error@plt>
   1747c:	mov	r0, r7
   17480:	bl	19db4 <argp_parse@@Base+0x13b0>
   17484:	b	174b4 <ftello64@plt+0x5c64>
   17488:	bl	116e8 <__errno_location@plt>
   1748c:	ldr	r1, [r0]
   17490:	movw	r2, #11798	; 0x2e16
   17494:	movw	r3, #11769	; 0x2df9
   17498:	mov	r0, #0
   1749c:	movt	r2, #2
   174a0:	movt	r3, #2
   174a4:	bl	11634 <error@plt>
   174a8:	mov	r0, r7
   174ac:	bl	19db4 <argp_parse@@Base+0x13b0>
   174b0:	mov	r9, r5
   174b4:	mov	r0, r9
   174b8:	bl	11748 <fclose@plt>
   174bc:	ldr	r0, [sp, #16]
   174c0:	bl	19db4 <argp_parse@@Base+0x13b0>
   174c4:	ldr	r4, [sp, #4]
   174c8:	movw	r5, #19256	; 0x4b38
   174cc:	movt	r5, #3
   174d0:	mov	r0, #1
   174d4:	strb	r0, [r5]
   174d8:	movw	r0, #19364	; 0x4ba4
   174dc:	mov	r5, #0
   174e0:	movt	r0, #3
   174e4:	ldr	r6, [r0]
   174e8:	cmp	r6, #0
   174ec:	bne	17508 <ftello64@plt+0x5cb8>
   174f0:	mov	r0, r5
   174f4:	sub	sp, fp, #28
   174f8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   174fc:	ldr	r6, [r6]
   17500:	cmp	r6, #0
   17504:	beq	174f0 <ftello64@plt+0x5ca0>
   17508:	ldr	r0, [r6, #4]
   1750c:	mov	r1, r4
   17510:	bl	1152c <strcmp@plt>
   17514:	cmp	r0, #0
   17518:	bne	174fc <ftello64@plt+0x5cac>
   1751c:	mov	r5, r6
   17520:	mov	r0, r5
   17524:	sub	sp, fp, #28
   17528:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1752c:	push	{r4, r5, r6, sl, fp, lr}
   17530:	add	fp, sp, #16
   17534:	mov	r6, r0
   17538:	ldr	r0, [r0, #4]
   1753c:	mov	r4, r2
   17540:	mov	r5, r1
   17544:	bl	1721c <ftello64@plt+0x59cc>
   17548:	clz	r0, r0
   1754c:	mov	r1, r5
   17550:	mov	r2, r4
   17554:	lsr	r3, r0, #5
   17558:	mov	r0, r6
   1755c:	pop	{r4, r5, r6, sl, fp, lr}
   17560:	b	16264 <ftello64@plt+0x4a14>
   17564:	push	{r4, r5, r6, sl, fp, lr}
   17568:	add	fp, sp, #16
   1756c:	mov	r5, r0
   17570:	ldr	r0, [r0, #4]
   17574:	mov	r4, r2
   17578:	mov	r6, r1
   1757c:	bl	1721c <ftello64@plt+0x59cc>
   17580:	cmp	r0, #0
   17584:	beq	175a0 <ftello64@plt+0x5d50>
   17588:	ldr	r3, [r0, #8]
   1758c:	mov	r0, r5
   17590:	mov	r1, r6
   17594:	mov	r2, r4
   17598:	pop	{r4, r5, r6, sl, fp, lr}
   1759c:	b	160c4 <ftello64@plt+0x4874>
   175a0:	movw	r1, #10268	; 0x281c
   175a4:	mov	r0, r5
   175a8:	movt	r1, #2
   175ac:	pop	{r4, r5, r6, sl, fp, lr}
   175b0:	b	15e70 <ftello64@plt+0x4620>
   175b4:	push	{r4, r5, r6, sl, fp, lr}
   175b8:	add	fp, sp, #16
   175bc:	mov	r5, r0
   175c0:	ldr	r0, [r0, #4]
   175c4:	mov	r4, r2
   175c8:	mov	r6, r1
   175cc:	bl	1721c <ftello64@plt+0x59cc>
   175d0:	cmp	r0, #0
   175d4:	beq	175f0 <ftello64@plt+0x5da0>
   175d8:	ldr	r3, [r0, #16]
   175dc:	mov	r0, r5
   175e0:	mov	r1, r6
   175e4:	mov	r2, r4
   175e8:	pop	{r4, r5, r6, sl, fp, lr}
   175ec:	b	160c4 <ftello64@plt+0x4874>
   175f0:	movw	r1, #10289	; 0x2831
   175f4:	mov	r0, r5
   175f8:	movt	r1, #2
   175fc:	pop	{r4, r5, r6, sl, fp, lr}
   17600:	b	15e70 <ftello64@plt+0x4620>
   17604:	push	{r4, r5, r6, sl, fp, lr}
   17608:	add	fp, sp, #16
   1760c:	mov	r5, r0
   17610:	ldr	r0, [r0, #4]
   17614:	mov	r4, r2
   17618:	mov	r6, r1
   1761c:	bl	1721c <ftello64@plt+0x59cc>
   17620:	cmp	r0, #0
   17624:	beq	17640 <ftello64@plt+0x5df0>
   17628:	ldr	r3, [r0, #24]
   1762c:	mov	r0, r5
   17630:	mov	r1, r6
   17634:	mov	r2, r4
   17638:	pop	{r4, r5, r6, sl, fp, lr}
   1763c:	b	160c4 <ftello64@plt+0x4874>
   17640:	movw	r1, #10310	; 0x2846
   17644:	mov	r0, r5
   17648:	movt	r1, #2
   1764c:	pop	{r4, r5, r6, sl, fp, lr}
   17650:	b	15e70 <ftello64@plt+0x4620>
   17654:	push	{r4, r5, r6, sl, fp, lr}
   17658:	add	fp, sp, #16
   1765c:	mov	r5, r0
   17660:	ldr	r0, [r0, #4]
   17664:	mov	r4, r2
   17668:	mov	r6, r1
   1766c:	bl	1721c <ftello64@plt+0x59cc>
   17670:	cmp	r0, #0
   17674:	beq	17690 <ftello64@plt+0x5e40>
   17678:	ldr	r3, [r0, #32]
   1767c:	mov	r0, r5
   17680:	mov	r1, r6
   17684:	mov	r2, r4
   17688:	pop	{r4, r5, r6, sl, fp, lr}
   1768c:	b	160c4 <ftello64@plt+0x4874>
   17690:	movw	r1, #10329	; 0x2859
   17694:	mov	r0, r5
   17698:	movt	r1, #2
   1769c:	pop	{r4, r5, r6, sl, fp, lr}
   176a0:	b	15e70 <ftello64@plt+0x4620>
   176a4:	push	{r4, r5, r6, sl, fp, lr}
   176a8:	add	fp, sp, #16
   176ac:	mov	r5, r0
   176b0:	ldr	r0, [r0, #4]
   176b4:	mov	r4, r2
   176b8:	mov	r6, r1
   176bc:	bl	1721c <ftello64@plt+0x59cc>
   176c0:	cmp	r0, #0
   176c4:	beq	176e0 <ftello64@plt+0x5e90>
   176c8:	ldr	r3, [r0, #40]	; 0x28
   176cc:	mov	r0, r5
   176d0:	mov	r1, r6
   176d4:	mov	r2, r4
   176d8:	pop	{r4, r5, r6, sl, fp, lr}
   176dc:	b	160c4 <ftello64@plt+0x4874>
   176e0:	movw	r1, #10348	; 0x286c
   176e4:	mov	r0, r5
   176e8:	movt	r1, #2
   176ec:	pop	{r4, r5, r6, sl, fp, lr}
   176f0:	b	15e70 <ftello64@plt+0x4620>
   176f4:	push	{r4, r5, r6, sl, fp, lr}
   176f8:	add	fp, sp, #16
   176fc:	mov	r5, r0
   17700:	ldr	r0, [r0, #4]
   17704:	mov	r4, r2
   17708:	mov	r6, r1
   1770c:	bl	1721c <ftello64@plt+0x59cc>
   17710:	cmp	r0, #0
   17714:	beq	17730 <ftello64@plt+0x5ee0>
   17718:	ldr	r3, [r0, #44]	; 0x2c
   1771c:	mov	r0, r5
   17720:	mov	r1, r6
   17724:	mov	r2, r4
   17728:	pop	{r4, r5, r6, sl, fp, lr}
   1772c:	b	160c4 <ftello64@plt+0x4874>
   17730:	movw	r1, #10368	; 0x2880
   17734:	mov	r0, r5
   17738:	movt	r1, #2
   1773c:	pop	{r4, r5, r6, sl, fp, lr}
   17740:	b	15e70 <ftello64@plt+0x4620>
   17744:	push	{r4, r5, r6, sl, fp, lr}
   17748:	add	fp, sp, #16
   1774c:	mov	r5, r0
   17750:	ldr	r0, [r0, #4]
   17754:	mov	r4, r2
   17758:	mov	r6, r1
   1775c:	bl	1721c <ftello64@plt+0x59cc>
   17760:	cmp	r0, #0
   17764:	beq	17780 <ftello64@plt+0x5f30>
   17768:	ldr	r3, [r0, #48]	; 0x30
   1776c:	mov	r0, r5
   17770:	mov	r1, r6
   17774:	mov	r2, r4
   17778:	pop	{r4, r5, r6, sl, fp, lr}
   1777c:	b	160c4 <ftello64@plt+0x4874>
   17780:	movw	r1, #10388	; 0x2894
   17784:	mov	r0, r5
   17788:	movt	r1, #2
   1778c:	pop	{r4, r5, r6, sl, fp, lr}
   17790:	b	15e70 <ftello64@plt+0x4620>
   17794:	push	{r4, r5, r6, sl, fp, lr}
   17798:	add	fp, sp, #16
   1779c:	mov	r5, r0
   177a0:	ldr	r0, [r0, #4]
   177a4:	mov	r4, r2
   177a8:	mov	r6, r1
   177ac:	bl	1721c <ftello64@plt+0x59cc>
   177b0:	cmp	r0, #0
   177b4:	beq	177d0 <ftello64@plt+0x5f80>
   177b8:	ldr	r3, [r0, #52]	; 0x34
   177bc:	mov	r0, r5
   177c0:	mov	r1, r6
   177c4:	mov	r2, r4
   177c8:	pop	{r4, r5, r6, sl, fp, lr}
   177cc:	b	160c4 <ftello64@plt+0x4874>
   177d0:	movw	r1, #10409	; 0x28a9
   177d4:	mov	r0, r5
   177d8:	movt	r1, #2
   177dc:	pop	{r4, r5, r6, sl, fp, lr}
   177e0:	b	15e70 <ftello64@plt+0x4620>
   177e4:	push	{r4, r5, r6, sl, fp, lr}
   177e8:	add	fp, sp, #16
   177ec:	mov	r5, r0
   177f0:	ldr	r0, [r0, #4]
   177f4:	mov	r4, r2
   177f8:	mov	r6, r1
   177fc:	bl	1721c <ftello64@plt+0x59cc>
   17800:	cmp	r0, #0
   17804:	beq	17820 <ftello64@plt+0x5fd0>
   17808:	ldr	r3, [r0, #56]	; 0x38
   1780c:	mov	r0, r5
   17810:	mov	r1, r6
   17814:	mov	r2, r4
   17818:	pop	{r4, r5, r6, sl, fp, lr}
   1781c:	b	160c4 <ftello64@plt+0x4874>
   17820:	movw	r1, #10430	; 0x28be
   17824:	mov	r0, r5
   17828:	movt	r1, #2
   1782c:	pop	{r4, r5, r6, sl, fp, lr}
   17830:	b	15e70 <ftello64@plt+0x4620>
   17834:	push	{r4, r5, r6, sl, fp, lr}
   17838:	add	fp, sp, #16
   1783c:	mov	r5, r0
   17840:	ldr	r0, [r0, #4]
   17844:	mov	r4, r2
   17848:	mov	r6, r1
   1784c:	bl	1721c <ftello64@plt+0x59cc>
   17850:	cmp	r0, #0
   17854:	beq	17870 <ftello64@plt+0x6020>
   17858:	ldr	r3, [r0, #60]	; 0x3c
   1785c:	mov	r0, r5
   17860:	mov	r1, r6
   17864:	mov	r2, r4
   17868:	pop	{r4, r5, r6, sl, fp, lr}
   1786c:	b	160c4 <ftello64@plt+0x4874>
   17870:	movw	r1, #10453	; 0x28d5
   17874:	mov	r0, r5
   17878:	movt	r1, #2
   1787c:	pop	{r4, r5, r6, sl, fp, lr}
   17880:	b	15e70 <ftello64@plt+0x4620>
   17884:	push	{r4, r5, r6, sl, fp, lr}
   17888:	add	fp, sp, #16
   1788c:	mov	r5, r0
   17890:	ldr	r0, [r0, #4]
   17894:	mov	r4, r2
   17898:	mov	r6, r1
   1789c:	bl	1721c <ftello64@plt+0x59cc>
   178a0:	cmp	r0, #0
   178a4:	beq	178c0 <ftello64@plt+0x6070>
   178a8:	ldr	r3, [r0, #64]	; 0x40
   178ac:	mov	r0, r5
   178b0:	mov	r1, r6
   178b4:	mov	r2, r4
   178b8:	pop	{r4, r5, r6, sl, fp, lr}
   178bc:	b	160c4 <ftello64@plt+0x4874>
   178c0:	movw	r1, #10477	; 0x28ed
   178c4:	mov	r0, r5
   178c8:	movt	r1, #2
   178cc:	pop	{r4, r5, r6, sl, fp, lr}
   178d0:	b	15e70 <ftello64@plt+0x4620>
   178d4:	push	{r4, r5, r6, sl, fp, lr}
   178d8:	add	fp, sp, #16
   178dc:	mov	r5, r0
   178e0:	ldr	r0, [r0, #4]
   178e4:	mov	r4, r2
   178e8:	mov	r6, r1
   178ec:	bl	1721c <ftello64@plt+0x59cc>
   178f0:	cmp	r0, #0
   178f4:	beq	17910 <ftello64@plt+0x60c0>
   178f8:	ldr	r3, [r0, #68]	; 0x44
   178fc:	mov	r0, r5
   17900:	mov	r1, r6
   17904:	mov	r2, r4
   17908:	pop	{r4, r5, r6, sl, fp, lr}
   1790c:	b	160c4 <ftello64@plt+0x4874>
   17910:	movw	r1, #10501	; 0x2905
   17914:	mov	r0, r5
   17918:	movt	r1, #2
   1791c:	pop	{r4, r5, r6, sl, fp, lr}
   17920:	b	15e70 <ftello64@plt+0x4620>
   17924:	push	{r4, r5, r6, sl, fp, lr}
   17928:	add	fp, sp, #16
   1792c:	mov	r5, r0
   17930:	ldr	r0, [r0, #4]
   17934:	mov	r4, r2
   17938:	mov	r6, r1
   1793c:	bl	1721c <ftello64@plt+0x59cc>
   17940:	cmp	r0, #0
   17944:	beq	17960 <ftello64@plt+0x6110>
   17948:	ldr	r3, [r0, #72]	; 0x48
   1794c:	mov	r0, r5
   17950:	mov	r1, r6
   17954:	mov	r2, r4
   17958:	pop	{r4, r5, r6, sl, fp, lr}
   1795c:	b	160c4 <ftello64@plt+0x4874>
   17960:	movw	r1, #10522	; 0x291a
   17964:	mov	r0, r5
   17968:	movt	r1, #2
   1796c:	pop	{r4, r5, r6, sl, fp, lr}
   17970:	b	15e70 <ftello64@plt+0x4620>
   17974:	push	{r4, r5, r6, sl, fp, lr}
   17978:	add	fp, sp, #16
   1797c:	mov	r5, r0
   17980:	ldr	r0, [r0, #4]
   17984:	mov	r4, r2
   17988:	mov	r6, r1
   1798c:	bl	1721c <ftello64@plt+0x59cc>
   17990:	cmp	r0, #0
   17994:	beq	179b0 <ftello64@plt+0x6160>
   17998:	ldr	r3, [r0, #76]	; 0x4c
   1799c:	mov	r0, r5
   179a0:	mov	r1, r6
   179a4:	mov	r2, r4
   179a8:	pop	{r4, r5, r6, sl, fp, lr}
   179ac:	b	160c4 <ftello64@plt+0x4874>
   179b0:	movw	r1, #10549	; 0x2935
   179b4:	mov	r0, r5
   179b8:	movt	r1, #2
   179bc:	pop	{r4, r5, r6, sl, fp, lr}
   179c0:	b	15e70 <ftello64@plt+0x4620>
   179c4:	push	{r4, r5, r6, sl, fp, lr}
   179c8:	add	fp, sp, #16
   179cc:	mov	r5, r0
   179d0:	ldr	r0, [r0, #4]
   179d4:	mov	r4, r2
   179d8:	mov	r6, r1
   179dc:	bl	1721c <ftello64@plt+0x59cc>
   179e0:	cmp	r0, #0
   179e4:	beq	17a00 <ftello64@plt+0x61b0>
   179e8:	ldr	r3, [r0, #80]	; 0x50
   179ec:	mov	r0, r5
   179f0:	mov	r1, r6
   179f4:	mov	r2, r4
   179f8:	pop	{r4, r5, r6, sl, fp, lr}
   179fc:	b	160c4 <ftello64@plt+0x4874>
   17a00:	movw	r1, #10574	; 0x294e
   17a04:	mov	r0, r5
   17a08:	movt	r1, #2
   17a0c:	pop	{r4, r5, r6, sl, fp, lr}
   17a10:	b	15e70 <ftello64@plt+0x4620>
   17a14:	push	{r4, r5, r6, sl, fp, lr}
   17a18:	add	fp, sp, #16
   17a1c:	mov	r5, r0
   17a20:	ldr	r0, [r0, #4]
   17a24:	mov	r4, r2
   17a28:	mov	r6, r1
   17a2c:	bl	1721c <ftello64@plt+0x59cc>
   17a30:	cmp	r0, #0
   17a34:	beq	17a50 <ftello64@plt+0x6200>
   17a38:	ldr	r3, [r0, #84]	; 0x54
   17a3c:	mov	r0, r5
   17a40:	mov	r1, r6
   17a44:	mov	r2, r4
   17a48:	pop	{r4, r5, r6, sl, fp, lr}
   17a4c:	b	160c4 <ftello64@plt+0x4874>
   17a50:	movw	r1, #10598	; 0x2966
   17a54:	mov	r0, r5
   17a58:	movt	r1, #2
   17a5c:	pop	{r4, r5, r6, sl, fp, lr}
   17a60:	b	15e70 <ftello64@plt+0x4620>
   17a64:	push	{r4, r5, r6, sl, fp, lr}
   17a68:	add	fp, sp, #16
   17a6c:	mov	r5, r0
   17a70:	ldr	r0, [r0, #4]
   17a74:	mov	r4, r2
   17a78:	mov	r6, r1
   17a7c:	bl	1721c <ftello64@plt+0x59cc>
   17a80:	cmp	r0, #0
   17a84:	beq	17aa0 <ftello64@plt+0x6250>
   17a88:	ldr	r3, [r0, #88]	; 0x58
   17a8c:	mov	r0, r5
   17a90:	mov	r1, r6
   17a94:	mov	r2, r4
   17a98:	pop	{r4, r5, r6, sl, fp, lr}
   17a9c:	b	160c4 <ftello64@plt+0x4874>
   17aa0:	movw	r1, #10624	; 0x2980
   17aa4:	mov	r0, r5
   17aa8:	movt	r1, #2
   17aac:	pop	{r4, r5, r6, sl, fp, lr}
   17ab0:	b	15e70 <ftello64@plt+0x4620>
   17ab4:	push	{r4, r5, r6, sl, fp, lr}
   17ab8:	add	fp, sp, #16
   17abc:	mov	r5, r0
   17ac0:	ldr	r0, [r0, #4]
   17ac4:	mov	r4, r2
   17ac8:	mov	r6, r1
   17acc:	bl	1721c <ftello64@plt+0x59cc>
   17ad0:	cmp	r0, #0
   17ad4:	beq	17af0 <ftello64@plt+0x62a0>
   17ad8:	ldr	r3, [r0, #92]	; 0x5c
   17adc:	mov	r0, r5
   17ae0:	mov	r1, r6
   17ae4:	mov	r2, r4
   17ae8:	pop	{r4, r5, r6, sl, fp, lr}
   17aec:	b	160c4 <ftello64@plt+0x4874>
   17af0:	movw	r1, #10649	; 0x2999
   17af4:	mov	r0, r5
   17af8:	movt	r1, #2
   17afc:	pop	{r4, r5, r6, sl, fp, lr}
   17b00:	b	15e70 <ftello64@plt+0x4620>
   17b04:	push	{r4, r5, r6, sl, fp, lr}
   17b08:	add	fp, sp, #16
   17b0c:	mov	r5, r0
   17b10:	ldr	r0, [r0, #4]
   17b14:	mov	r4, r2
   17b18:	mov	r6, r1
   17b1c:	bl	1721c <ftello64@plt+0x59cc>
   17b20:	cmp	r0, #0
   17b24:	beq	17b40 <ftello64@plt+0x62f0>
   17b28:	ldr	r3, [r0, #96]	; 0x60
   17b2c:	mov	r0, r5
   17b30:	mov	r1, r6
   17b34:	mov	r2, r4
   17b38:	pop	{r4, r5, r6, sl, fp, lr}
   17b3c:	b	160c4 <ftello64@plt+0x4874>
   17b40:	movw	r1, #10676	; 0x29b4
   17b44:	mov	r0, r5
   17b48:	movt	r1, #2
   17b4c:	pop	{r4, r5, r6, sl, fp, lr}
   17b50:	b	15e70 <ftello64@plt+0x4620>
   17b54:	push	{r4, r5, r6, sl, fp, lr}
   17b58:	add	fp, sp, #16
   17b5c:	mov	r5, r0
   17b60:	ldr	r0, [r0, #4]
   17b64:	mov	r4, r2
   17b68:	mov	r6, r1
   17b6c:	bl	1721c <ftello64@plt+0x59cc>
   17b70:	cmp	r0, #0
   17b74:	beq	17b90 <ftello64@plt+0x6340>
   17b78:	ldr	r3, [r0, #100]	; 0x64
   17b7c:	mov	r0, r5
   17b80:	mov	r1, r6
   17b84:	mov	r2, r4
   17b88:	pop	{r4, r5, r6, sl, fp, lr}
   17b8c:	b	160c4 <ftello64@plt+0x4874>
   17b90:	movw	r1, #10704	; 0x29d0
   17b94:	mov	r0, r5
   17b98:	movt	r1, #2
   17b9c:	pop	{r4, r5, r6, sl, fp, lr}
   17ba0:	b	15e70 <ftello64@plt+0x4620>
   17ba4:	push	{r4, r5, r6, sl, fp, lr}
   17ba8:	add	fp, sp, #16
   17bac:	mov	r5, r0
   17bb0:	ldr	r0, [r0, #4]
   17bb4:	mov	r4, r2
   17bb8:	mov	r6, r1
   17bbc:	bl	1721c <ftello64@plt+0x59cc>
   17bc0:	cmp	r0, #0
   17bc4:	beq	17be0 <ftello64@plt+0x6390>
   17bc8:	ldr	r3, [r0, #104]	; 0x68
   17bcc:	mov	r0, r5
   17bd0:	mov	r1, r6
   17bd4:	mov	r2, r4
   17bd8:	pop	{r4, r5, r6, sl, fp, lr}
   17bdc:	b	160c4 <ftello64@plt+0x4874>
   17be0:	movw	r1, #10732	; 0x29ec
   17be4:	mov	r0, r5
   17be8:	movt	r1, #2
   17bec:	pop	{r4, r5, r6, sl, fp, lr}
   17bf0:	b	15e70 <ftello64@plt+0x4620>
   17bf4:	push	{r4, r5, r6, sl, fp, lr}
   17bf8:	add	fp, sp, #16
   17bfc:	mov	r5, r0
   17c00:	ldr	r0, [r0, #4]
   17c04:	mov	r4, r2
   17c08:	mov	r6, r1
   17c0c:	bl	1721c <ftello64@plt+0x59cc>
   17c10:	cmp	r0, #0
   17c14:	beq	17c30 <ftello64@plt+0x63e0>
   17c18:	ldr	r3, [r0, #108]	; 0x6c
   17c1c:	mov	r0, r5
   17c20:	mov	r1, r6
   17c24:	mov	r2, r4
   17c28:	pop	{r4, r5, r6, sl, fp, lr}
   17c2c:	b	160c4 <ftello64@plt+0x4874>
   17c30:	movw	r1, #10757	; 0x2a05
   17c34:	mov	r0, r5
   17c38:	movt	r1, #2
   17c3c:	pop	{r4, r5, r6, sl, fp, lr}
   17c40:	b	15e70 <ftello64@plt+0x4620>
   17c44:	push	{r4, r5, r6, sl, fp, lr}
   17c48:	add	fp, sp, #16
   17c4c:	mov	r5, r0
   17c50:	ldr	r0, [r0, #4]
   17c54:	mov	r4, r2
   17c58:	mov	r6, r1
   17c5c:	bl	1721c <ftello64@plt+0x59cc>
   17c60:	cmp	r0, #0
   17c64:	beq	17c80 <ftello64@plt+0x6430>
   17c68:	ldr	r3, [r0, #112]	; 0x70
   17c6c:	mov	r0, r5
   17c70:	mov	r1, r6
   17c74:	mov	r2, r4
   17c78:	pop	{r4, r5, r6, sl, fp, lr}
   17c7c:	b	160c4 <ftello64@plt+0x4874>
   17c80:	movw	r1, #10787	; 0x2a23
   17c84:	mov	r0, r5
   17c88:	movt	r1, #2
   17c8c:	pop	{r4, r5, r6, sl, fp, lr}
   17c90:	b	15e70 <ftello64@plt+0x4620>
   17c94:	push	{r4, r5, r6, sl, fp, lr}
   17c98:	add	fp, sp, #16
   17c9c:	mov	r4, r2
   17ca0:	mov	r6, r0
   17ca4:	ldr	r2, [r0, #4]
   17ca8:	ldr	r0, [r0, #8]
   17cac:	mov	r5, r1
   17cb0:	movw	r1, #35111	; 0x8927
   17cb4:	bl	19ea4 <argp_parse@@Base+0x14a0>
   17cb8:	cmn	r0, #1
   17cbc:	bgt	17cd4 <ftello64@plt+0x6484>
   17cc0:	mov	r0, r6
   17cc4:	mov	r1, r5
   17cc8:	mov	r2, r4
   17ccc:	mov	r3, #1
   17cd0:	bl	16264 <ftello64@plt+0x4a14>
   17cd4:	movw	r1, #18252	; 0x474c
   17cd8:	mov	r3, #1
   17cdc:	movt	r1, #3
   17ce0:	ldr	r0, [r1]
   17ce4:	cmp	r0, #0
   17ce8:	beq	17d28 <ftello64@plt+0x64d8>
   17cec:	ldr	r0, [r6, #4]
   17cf0:	add	r1, r1, #8
   17cf4:	ldrh	r0, [r0, #16]
   17cf8:	ldr	r2, [r1]
   17cfc:	cmp	r2, r0
   17d00:	beq	17d1c <ftello64@plt+0x64cc>
   17d04:	add	r2, r1, #16
   17d08:	ldr	r1, [r1, #8]
   17d0c:	cmp	r1, #0
   17d10:	mov	r1, r2
   17d14:	bne	17cf8 <ftello64@plt+0x64a8>
   17d18:	b	17d28 <ftello64@plt+0x64d8>
   17d1c:	ldr	r0, [r1, #4]
   17d20:	clz	r0, r0
   17d24:	lsr	r3, r0, #5
   17d28:	mov	r0, r6
   17d2c:	mov	r1, r5
   17d30:	mov	r2, r4
   17d34:	pop	{r4, r5, r6, sl, fp, lr}
   17d38:	b	16264 <ftello64@plt+0x4a14>
   17d3c:	push	{r4, sl, fp, lr}
   17d40:	add	fp, sp, #8
   17d44:	mov	r4, r0
   17d48:	ldr	r2, [r0, #4]
   17d4c:	ldr	r0, [r0, #8]
   17d50:	movw	r1, #35111	; 0x8927
   17d54:	bl	19ea4 <argp_parse@@Base+0x14a0>
   17d58:	cmn	r0, #1
   17d5c:	ble	17da0 <ftello64@plt+0x6550>
   17d60:	movw	r1, #18252	; 0x474c
   17d64:	movt	r1, #3
   17d68:	ldr	r0, [r1]
   17d6c:	cmp	r0, #0
   17d70:	beq	17ddc <ftello64@plt+0x658c>
   17d74:	ldr	r0, [r4, #4]
   17d78:	add	r1, r1, #8
   17d7c:	ldrh	r2, [r0, #16]!
   17d80:	ldr	r3, [r1]
   17d84:	cmp	r3, r2
   17d88:	beq	17dc0 <ftello64@plt+0x6570>
   17d8c:	ldr	r3, [r1, #8]
   17d90:	add	r1, r1, #16
   17d94:	cmp	r3, #0
   17d98:	bne	17d80 <ftello64@plt+0x6530>
   17d9c:	b	17ddc <ftello64@plt+0x658c>
   17da0:	bl	116e8 <__errno_location@plt>
   17da4:	ldr	r1, [r0]
   17da8:	ldr	r3, [r4, #4]
   17dac:	movw	r2, #10814	; 0x2a3e
   17db0:	mov	r0, #1
   17db4:	movt	r2, #2
   17db8:	pop	{r4, sl, fp, lr}
   17dbc:	b	11634 <error@plt>
   17dc0:	ldr	r2, [r1, #4]
   17dc4:	cmp	r2, #0
   17dc8:	beq	17ddc <ftello64@plt+0x658c>
   17dcc:	add	r1, r0, #2
   17dd0:	mov	r0, r4
   17dd4:	pop	{r4, sl, fp, lr}
   17dd8:	bx	r2
   17ddc:	movw	r1, #10854	; 0x2a66
   17de0:	mov	r0, r4
   17de4:	movt	r1, #2
   17de8:	pop	{r4, sl, fp, lr}
   17dec:	b	15e70 <ftello64@plt+0x4620>
   17df0:	push	{r4, r5, r6, sl, fp, lr}
   17df4:	add	fp, sp, #16
   17df8:	mov	r4, r2
   17dfc:	mov	r6, r0
   17e00:	ldr	r2, [r0, #4]
   17e04:	ldr	r0, [r0, #8]
   17e08:	mov	r5, r1
   17e0c:	movw	r1, #35111	; 0x8927
   17e10:	bl	19ea4 <argp_parse@@Base+0x14a0>
   17e14:	cmp	r0, #0
   17e18:	mov	r0, r6
   17e1c:	mov	r1, r5
   17e20:	mov	r2, r4
   17e24:	movlt	r3, #1
   17e28:	movge	r3, #0
   17e2c:	pop	{r4, r5, r6, sl, fp, lr}
   17e30:	b	16264 <ftello64@plt+0x4a14>
   17e34:	push	{r4, sl, fp, lr}
   17e38:	add	fp, sp, #8
   17e3c:	mov	r4, r0
   17e40:	ldr	r2, [r0, #4]
   17e44:	ldr	r0, [r0, #8]
   17e48:	movw	r1, #35111	; 0x8927
   17e4c:	bl	19ea4 <argp_parse@@Base+0x14a0>
   17e50:	cmn	r0, #1
   17e54:	ble	17ea8 <ftello64@plt+0x6658>
   17e58:	movw	r0, #18252	; 0x474c
   17e5c:	movt	r0, #3
   17e60:	ldr	r1, [r0]
   17e64:	cmp	r1, #0
   17e68:	beq	17e94 <ftello64@plt+0x6644>
   17e6c:	ldr	r1, [r4, #4]
   17e70:	add	r0, r0, #8
   17e74:	ldrh	r1, [r1, #16]
   17e78:	ldr	r2, [r0]
   17e7c:	cmp	r2, r1
   17e80:	beq	17ec8 <ftello64@plt+0x6678>
   17e84:	ldr	r2, [r0, #8]
   17e88:	add	r0, r0, #16
   17e8c:	cmp	r2, #0
   17e90:	bne	17e78 <ftello64@plt+0x6628>
   17e94:	movw	r1, #10871	; 0x2a77
   17e98:	movt	r1, #2
   17e9c:	mov	r0, r4
   17ea0:	pop	{r4, sl, fp, lr}
   17ea4:	b	15e70 <ftello64@plt+0x4620>
   17ea8:	bl	116e8 <__errno_location@plt>
   17eac:	ldr	r1, [r0]
   17eb0:	ldr	r3, [r4, #4]
   17eb4:	movw	r2, #10814	; 0x2a3e
   17eb8:	mov	r0, #1
   17ebc:	movt	r2, #2
   17ec0:	pop	{r4, sl, fp, lr}
   17ec4:	b	11634 <error@plt>
   17ec8:	ldr	r1, [r0, #-4]
   17ecc:	mov	r0, r4
   17ed0:	pop	{r4, sl, fp, lr}
   17ed4:	b	15e70 <ftello64@plt+0x4620>
   17ed8:	push	{r4, r5, r6, sl, fp, lr}
   17edc:	add	fp, sp, #16
   17ee0:	mov	r4, r2
   17ee4:	mov	r6, r0
   17ee8:	ldr	r2, [r0, #4]
   17eec:	ldr	r0, [r0, #8]
   17ef0:	mov	r5, r1
   17ef4:	movw	r1, #35101	; 0x891d
   17ef8:	bl	19ea4 <argp_parse@@Base+0x14a0>
   17efc:	cmp	r0, #0
   17f00:	mov	r0, r6
   17f04:	mov	r1, r5
   17f08:	mov	r2, r4
   17f0c:	movlt	r3, #1
   17f10:	movge	r3, #0
   17f14:	pop	{r4, r5, r6, sl, fp, lr}
   17f18:	b	16264 <ftello64@plt+0x4a14>
   17f1c:	push	{r4, r5, r6, sl, fp, lr}
   17f20:	add	fp, sp, #16
   17f24:	mov	r5, r2
   17f28:	mov	r4, r0
   17f2c:	ldr	r2, [r0, #4]
   17f30:	ldr	r0, [r0, #8]
   17f34:	mov	r6, r1
   17f38:	movw	r1, #35101	; 0x891d
   17f3c:	bl	19ea4 <argp_parse@@Base+0x14a0>
   17f40:	cmn	r0, #1
   17f44:	ble	17f6c <ftello64@plt+0x671c>
   17f48:	ldr	r0, [r4, #4]
   17f4c:	mov	r1, r6
   17f50:	mov	r2, r5
   17f54:	ldr	r3, [r0, #16]
   17f58:	mov	r0, r4
   17f5c:	cmp	r3, #0
   17f60:	movweq	r3, #1
   17f64:	pop	{r4, r5, r6, sl, fp, lr}
   17f68:	b	15f10 <ftello64@plt+0x46c0>
   17f6c:	bl	116e8 <__errno_location@plt>
   17f70:	ldr	r1, [r0]
   17f74:	ldr	r3, [r4, #4]
   17f78:	movw	r2, #9404	; 0x24bc
   17f7c:	mov	r0, #1
   17f80:	movt	r2, #2
   17f84:	pop	{r4, r5, r6, sl, fp, lr}
   17f88:	b	11634 <error@plt>
   17f8c:	push	{r4, r5, r6, sl, fp, lr}
   17f90:	add	fp, sp, #16
   17f94:	mov	r4, r2
   17f98:	mov	r6, r0
   17f9c:	ldr	r2, [r0, #4]
   17fa0:	ldr	r0, [r0, #8]
   17fa4:	mov	r5, r1
   17fa8:	movw	r1, #35138	; 0x8942
   17fac:	bl	19ea4 <argp_parse@@Base+0x14a0>
   17fb0:	cmp	r0, #0
   17fb4:	blt	17fd8 <ftello64@plt+0x6788>
   17fb8:	ldr	r0, [r6, #4]
   17fbc:	mov	r1, r5
   17fc0:	mov	r2, r4
   17fc4:	ldr	r0, [r0, #16]
   17fc8:	lsr	r3, r0, #31
   17fcc:	mov	r0, r6
   17fd0:	pop	{r4, r5, r6, sl, fp, lr}
   17fd4:	b	16264 <ftello64@plt+0x4a14>
   17fd8:	mov	r0, r6
   17fdc:	mov	r1, r5
   17fe0:	mov	r2, r4
   17fe4:	mov	r3, #1
   17fe8:	pop	{r4, r5, r6, sl, fp, lr}
   17fec:	b	16264 <ftello64@plt+0x4a14>
   17ff0:	push	{r4, r5, r6, sl, fp, lr}
   17ff4:	add	fp, sp, #16
   17ff8:	mov	r5, r2
   17ffc:	mov	r4, r0
   18000:	ldr	r2, [r0, #4]
   18004:	ldr	r0, [r0, #8]
   18008:	mov	r6, r1
   1800c:	movw	r1, #35138	; 0x8942
   18010:	bl	19ea4 <argp_parse@@Base+0x14a0>
   18014:	cmn	r0, #1
   18018:	ble	18038 <ftello64@plt+0x67e8>
   1801c:	ldr	r0, [r4, #4]
   18020:	mov	r1, r6
   18024:	mov	r2, r5
   18028:	ldr	r3, [r0, #16]
   1802c:	mov	r0, r4
   18030:	pop	{r4, r5, r6, sl, fp, lr}
   18034:	b	15f10 <ftello64@plt+0x46c0>
   18038:	bl	116e8 <__errno_location@plt>
   1803c:	ldr	r1, [r0]
   18040:	ldr	r3, [r4, #4]
   18044:	movw	r2, #10888	; 0x2a88
   18048:	mov	r0, #1
   1804c:	movt	r2, #2
   18050:	pop	{r4, r5, r6, sl, fp, lr}
   18054:	b	11634 <error@plt>
   18058:	push	{r4, r5, r6, sl, fp, lr}
   1805c:	add	fp, sp, #16
   18060:	sub	sp, sp, #8
   18064:	mov	r5, r1
   18068:	mov	r4, r0
   1806c:	cmp	r0, #0
   18070:	beq	180d8 <ftello64@plt+0x6888>
   18074:	ldrb	r0, [r4, #4]
   18078:	tst	r0, #1
   1807c:	bne	180fc <ftello64@plt+0x68ac>
   18080:	mov	r0, #8
   18084:	bl	1b344 <_obstack_memory_used@@Base+0x10d4>
   18088:	mov	r6, r4
   1808c:	cmp	r0, #0
   18090:	str	r0, [r6, #8]!
   18094:	bne	180b4 <ftello64@plt+0x6864>
   18098:	bl	116e8 <__errno_location@plt>
   1809c:	ldr	r1, [r0]
   180a0:	movw	r2, #11127	; 0x2b77
   180a4:	mov	r0, #1
   180a8:	movt	r2, #2
   180ac:	bl	11634 <error@plt>
   180b0:	ldr	r0, [r6]
   180b4:	mov	r1, #0
   180b8:	str	r1, [r0]
   180bc:	ldr	r1, [r4, #4]
   180c0:	orr	r1, r1, #1
   180c4:	str	r1, [r4, #4]
   180c8:	ldrb	r0, [r0]
   180cc:	tst	r0, #1
   180d0:	bne	18110 <ftello64@plt+0x68c0>
   180d4:	b	18128 <ftello64@plt+0x68d8>
   180d8:	movw	r2, #11088	; 0x2b50
   180dc:	mov	r0, #1
   180e0:	mov	r1, #0
   180e4:	mov	r3, r5
   180e8:	movt	r2, #2
   180ec:	bl	11634 <error@plt>
   180f0:	ldrb	r0, [r4, #4]
   180f4:	tst	r0, #1
   180f8:	beq	18080 <ftello64@plt+0x6830>
   180fc:	mov	r6, r4
   18100:	ldr	r0, [r6, #8]!
   18104:	ldrb	r0, [r0]
   18108:	tst	r0, #1
   1810c:	beq	18128 <ftello64@plt+0x68d8>
   18110:	ldr	r3, [r4]
   18114:	movw	r2, #11179	; 0x2bab
   18118:	mov	r0, #1
   1811c:	mov	r1, #0
   18120:	movt	r2, #2
   18124:	bl	11634 <error@plt>
   18128:	add	r1, sp, #4
   1812c:	mov	r0, r5
   18130:	mov	r2, #0
   18134:	bl	11538 <strtol@plt>
   18138:	ldr	r1, [r6]
   1813c:	str	r0, [r1, #4]
   18140:	ldrb	r0, [r5]
   18144:	cmp	r0, #0
   18148:	beq	1815c <ftello64@plt+0x690c>
   1814c:	ldr	r0, [sp, #4]
   18150:	ldrb	r0, [r0]
   18154:	cmp	r0, #0
   18158:	beq	18180 <ftello64@plt+0x6930>
   1815c:	ldr	r0, [r4]
   18160:	movw	r2, #11222	; 0x2bd6
   18164:	mov	r1, #0
   18168:	mov	r3, r5
   1816c:	movt	r2, #2
   18170:	str	r0, [sp]
   18174:	mov	r0, #1
   18178:	bl	11634 <error@plt>
   1817c:	ldr	r1, [r4, #8]
   18180:	ldr	r0, [r1]
   18184:	orr	r0, r0, #1
   18188:	str	r0, [r1]
   1818c:	sub	sp, fp, #16
   18190:	pop	{r4, r5, r6, sl, fp, pc}
   18194:	mov	r3, r0
   18198:	mov	r0, #0
   1819c:	cmp	r1, #84	; 0x54
   181a0:	bxne	lr
   181a4:	push	{fp, lr}
   181a8:	mov	fp, sp
   181ac:	ldr	r0, [r3]
   181b0:	mov	r1, r2
   181b4:	bl	18058 <ftello64@plt+0x6808>
   181b8:	mov	r0, #1
   181bc:	pop	{fp, lr}
   181c0:	bx	lr
   181c4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   181c8:	add	fp, sp, #28
   181cc:	sub	sp, sp, #12
   181d0:	mov	r6, r0
   181d4:	ldr	r0, [r2]
   181d8:	mov	r4, r2
   181dc:	mov	r5, r1
   181e0:	bl	12e40 <ftello64@plt+0x15f0>
   181e4:	mov	r7, #1
   181e8:	cmp	r5, #2
   181ec:	str	r0, [r6]
   181f0:	blt	185bc <ftello64@plt+0x6d6c>
   181f4:	str	r4, [sp, #4]
   181f8:	add	r9, r4, #4
   181fc:	mov	r4, #0
   18200:	mov	sl, #1
   18204:	b	182c8 <ftello64@plt+0x6a78>
   18208:	mov	r4, #2
   1820c:	add	sl, sl, #1
   18210:	add	r9, r9, #4
   18214:	cmp	sl, r5
   18218:	blt	182c8 <ftello64@plt+0x6a78>
   1821c:	b	18524 <ftello64@plt+0x6cd4>
   18220:	mov	r4, #4
   18224:	add	sl, sl, #1
   18228:	add	r9, r9, #4
   1822c:	cmp	sl, r5
   18230:	blt	182c8 <ftello64@plt+0x6a78>
   18234:	b	18524 <ftello64@plt+0x6cd4>
   18238:	mov	r4, #7
   1823c:	add	sl, sl, #1
   18240:	add	r9, r9, #4
   18244:	cmp	sl, r5
   18248:	blt	182c8 <ftello64@plt+0x6a78>
   1824c:	b	18524 <ftello64@plt+0x6cd4>
   18250:	mov	r4, #6
   18254:	add	sl, sl, #1
   18258:	add	r9, r9, #4
   1825c:	cmp	sl, r5
   18260:	blt	182c8 <ftello64@plt+0x6a78>
   18264:	b	18524 <ftello64@plt+0x6cd4>
   18268:	mov	r4, #8
   1826c:	add	sl, sl, #1
   18270:	add	r9, r9, #4
   18274:	cmp	sl, r5
   18278:	blt	182c8 <ftello64@plt+0x6a78>
   1827c:	b	18524 <ftello64@plt+0x6cd4>
   18280:	ldr	r0, [r6]
   18284:	mov	r1, #65	; 0x41
   18288:	mov	r2, #0
   1828c:	bl	13418 <ftello64@plt+0x1bc8>
   18290:	b	18510 <ftello64@plt+0x6cc0>
   18294:	ldr	r0, [r6]
   18298:	mov	r1, #1
   1829c:	mov	r2, #1
   182a0:	mov	r4, #1
   182a4:	bl	13418 <ftello64@plt+0x1bc8>
   182a8:	add	sl, sl, #1
   182ac:	add	r9, r9, #4
   182b0:	cmp	sl, r5
   182b4:	blt	182c8 <ftello64@plt+0x6a78>
   182b8:	b	18524 <ftello64@plt+0x6cd4>
   182bc:	ldr	r1, [r7]
   182c0:	bl	12ee8 <ftello64@plt+0x1698>
   182c4:	b	18510 <ftello64@plt+0x6cc0>
   182c8:	mov	r0, r4
   182cc:	cmp	r4, #8
   182d0:	mov	r4, #1
   182d4:	bhi	18514 <ftello64@plt+0x6cc4>
   182d8:	add	r1, pc, #0
   182dc:	ldr	pc, [r1, r0, lsl #2]
   182e0:	andeq	r8, r1, r4, lsl #6
   182e4:	andeq	r8, r1, r8, asr #6
   182e8:	andeq	r8, r1, r4, lsr #9
   182ec:			; <UNDEFINED> instruction: 0x000184b4
   182f0:	andeq	r8, r1, r4, asr #9
   182f4:	ldrdeq	r8, [r1], -r4
   182f8:	andeq	r8, r1, r4, ror #9
   182fc:	strdeq	r8, [r1], -r4
   18300:	andeq	r8, r1, r4, lsl #10
   18304:	ldr	r8, [r9]
   18308:	movw	r1, #7721	; 0x1e29
   1830c:	movt	r1, #2
   18310:	mov	r0, r8
   18314:	bl	1152c <strcmp@plt>
   18318:	cmp	r0, #0
   1831c:	mov	r4, #1
   18320:	beq	18514 <ftello64@plt+0x6cc4>
   18324:	movw	r1, #11298	; 0x2c22
   18328:	mov	r0, r8
   1832c:	movt	r1, #2
   18330:	bl	1152c <strcmp@plt>
   18334:	cmp	r0, #0
   18338:	beq	185c8 <ftello64@plt+0x6d78>
   1833c:	ldr	r0, [sp, #4]
   18340:	add	r7, r0, sl, lsl #2
   18344:	b	18350 <ftello64@plt+0x6b00>
   18348:	ldr	r8, [r9]
   1834c:	mov	r7, r9
   18350:	movw	r1, #8234	; 0x202a
   18354:	mov	r0, r8
   18358:	movt	r1, #2
   1835c:	bl	1152c <strcmp@plt>
   18360:	cmp	r0, #0
   18364:	beq	18208 <ftello64@plt+0x69b8>
   18368:	movw	r1, #8176	; 0x1ff0
   1836c:	mov	r0, r8
   18370:	movt	r1, #2
   18374:	bl	1152c <strcmp@plt>
   18378:	mov	r4, #3
   1837c:	cmp	r0, #0
   18380:	beq	18514 <ftello64@plt+0x6cc4>
   18384:	movw	r1, #11341	; 0x2c4d
   18388:	mov	r0, r8
   1838c:	movt	r1, #2
   18390:	bl	1152c <strcmp@plt>
   18394:	cmp	r0, #0
   18398:	beq	18514 <ftello64@plt+0x6cc4>
   1839c:	movw	r1, #7512	; 0x1d58
   183a0:	mov	r0, r8
   183a4:	movt	r1, #2
   183a8:	bl	1152c <strcmp@plt>
   183ac:	cmp	r0, #0
   183b0:	beq	18220 <ftello64@plt+0x69d0>
   183b4:	movw	r1, #11353	; 0x2c59
   183b8:	mov	r0, r8
   183bc:	movt	r1, #2
   183c0:	bl	1152c <strcmp@plt>
   183c4:	mov	r4, #5
   183c8:	cmp	r0, #0
   183cc:	beq	18514 <ftello64@plt+0x6cc4>
   183d0:	movw	r1, #8573	; 0x217d
   183d4:	mov	r0, r8
   183d8:	movt	r1, #2
   183dc:	bl	1152c <strcmp@plt>
   183e0:	cmp	r0, #0
   183e4:	beq	18514 <ftello64@plt+0x6cc4>
   183e8:	movw	r1, #11359	; 0x2c5f
   183ec:	mov	r0, r8
   183f0:	movt	r1, #2
   183f4:	bl	1152c <strcmp@plt>
   183f8:	cmp	r0, #0
   183fc:	beq	18514 <ftello64@plt+0x6cc4>
   18400:	movw	r1, #8274	; 0x2052
   18404:	mov	r0, r8
   18408:	movt	r1, #2
   1840c:	bl	1152c <strcmp@plt>
   18410:	cmp	r0, #0
   18414:	beq	18238 <ftello64@plt+0x69e8>
   18418:	movw	r1, #8244	; 0x2034
   1841c:	mov	r0, r8
   18420:	movt	r1, #2
   18424:	bl	1152c <strcmp@plt>
   18428:	cmp	r0, #0
   1842c:	beq	18250 <ftello64@plt+0x6a00>
   18430:	movw	r1, #11366	; 0x2c66
   18434:	mov	r0, r8
   18438:	movt	r1, #2
   1843c:	bl	1152c <strcmp@plt>
   18440:	cmp	r0, #0
   18444:	beq	18268 <ftello64@plt+0x6a18>
   18448:	movw	r1, #8362	; 0x20aa
   1844c:	mov	r0, r8
   18450:	movt	r1, #2
   18454:	bl	1152c <strcmp@plt>
   18458:	cmp	r0, #0
   1845c:	beq	18280 <ftello64@plt+0x6a30>
   18460:	movw	r1, #8407	; 0x20d7
   18464:	mov	r0, r8
   18468:	movt	r1, #2
   1846c:	bl	1152c <strcmp@plt>
   18470:	cmp	r0, #0
   18474:	beq	18294 <ftello64@plt+0x6a44>
   18478:	mov	r0, r8
   1847c:	add	r1, sp, #8
   18480:	bl	11eb4 <ftello64@plt+0x664>
   18484:	mov	r1, r0
   18488:	ldr	r0, [r6]
   1848c:	mvn	r2, #72	; 0x48
   18490:	tst	r1, r2
   18494:	beq	182bc <ftello64@plt+0x6a6c>
   18498:	ldr	r2, [sp, #8]
   1849c:	bl	13418 <ftello64@plt+0x1bc8>
   184a0:	b	18510 <ftello64@plt+0x6cc0>
   184a4:	ldr	r1, [r9]
   184a8:	ldr	r0, [r6]
   184ac:	bl	130a4 <ftello64@plt+0x1854>
   184b0:	b	18510 <ftello64@plt+0x6cc0>
   184b4:	ldr	r1, [r9]
   184b8:	ldr	r0, [r6]
   184bc:	bl	1364c <ftello64@plt+0x1dfc>
   184c0:	b	18510 <ftello64@plt+0x6cc0>
   184c4:	ldr	r1, [r9]
   184c8:	ldr	r0, [r6]
   184cc:	bl	12f7c <ftello64@plt+0x172c>
   184d0:	b	18510 <ftello64@plt+0x6cc0>
   184d4:	ldr	r1, [r9]
   184d8:	ldr	r0, [r6]
   184dc:	bl	13138 <ftello64@plt+0x18e8>
   184e0:	b	18510 <ftello64@plt+0x6cc0>
   184e4:	ldr	r1, [r9]
   184e8:	ldr	r0, [r6]
   184ec:	bl	131cc <ftello64@plt+0x197c>
   184f0:	b	18510 <ftello64@plt+0x6cc0>
   184f4:	ldr	r1, [r9]
   184f8:	ldr	r0, [r6]
   184fc:	bl	132ac <ftello64@plt+0x1a5c>
   18500:	b	18510 <ftello64@plt+0x6cc0>
   18504:	ldr	r1, [r9]
   18508:	ldr	r0, [r6]
   1850c:	bl	18058 <ftello64@plt+0x6808>
   18510:	mov	r4, #1
   18514:	add	sl, sl, #1
   18518:	add	r9, r9, #4
   1851c:	cmp	sl, r5
   18520:	blt	182c8 <ftello64@plt+0x6a78>
   18524:	sub	r0, r4, #1
   18528:	cmp	r0, #7
   1852c:	bhi	185b8 <ftello64@plt+0x6d68>
   18530:	add	r1, pc, #4
   18534:	mov	r7, #1
   18538:	ldr	pc, [r1, r0, lsl #2]
   1853c:			; <UNDEFINED> instruction: 0x000185bc
   18540:	andeq	r8, r1, ip, asr r5
   18544:	andeq	r8, r1, r8, ror #10
   18548:	andeq	r8, r1, r4, ror r5
   1854c:	andeq	r8, r1, r0, lsl #11
   18550:	andeq	r8, r1, ip, lsl #11
   18554:	muleq	r1, r8, r5
   18558:	andeq	r8, r1, r4, lsr #11
   1855c:	movw	r2, #11377	; 0x2c71
   18560:	movt	r2, #2
   18564:	b	185ac <ftello64@plt+0x6d5c>
   18568:	movw	r2, #11417	; 0x2c99
   1856c:	movt	r2, #2
   18570:	b	185ac <ftello64@plt+0x6d5c>
   18574:	movw	r2, #11471	; 0x2ccf
   18578:	movt	r2, #2
   1857c:	b	185ac <ftello64@plt+0x6d5c>
   18580:	movw	r2, #11509	; 0x2cf5
   18584:	movt	r2, #2
   18588:	b	185ac <ftello64@plt+0x6d5c>
   1858c:	movw	r2, #11583	; 0x2d3f
   18590:	movt	r2, #2
   18594:	b	185ac <ftello64@plt+0x6d5c>
   18598:	movw	r2, #11546	; 0x2d1a
   1859c:	movt	r2, #2
   185a0:	b	185ac <ftello64@plt+0x6d5c>
   185a4:	movw	r2, #11617	; 0x2d61
   185a8:	movt	r2, #2
   185ac:	mov	r0, #0
   185b0:	mov	r1, #0
   185b4:	bl	11634 <error@plt>
   185b8:	mov	r7, #0
   185bc:	mov	r0, r7
   185c0:	sub	sp, fp, #28
   185c4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   185c8:	movw	r2, #11304	; 0x2c28
   185cc:	mov	r0, #0
   185d0:	mov	r1, #0
   185d4:	mov	r3, r8
   185d8:	mov	r7, #0
   185dc:	movt	r2, #2
   185e0:	bl	11634 <error@plt>
   185e4:	mov	r0, r7
   185e8:	sub	sp, fp, #28
   185ec:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   185f0:	push	{r4, sl, fp, lr}
   185f4:	add	fp, sp, #8
   185f8:	mov	r4, r1
   185fc:	ldrb	r1, [r2]
   18600:	tst	r1, #1
   18604:	beq	18664 <ftello64@plt+0x6e14>
   18608:	ldr	r1, [r2, #4]
   1860c:	mov	r2, r4
   18610:	str	r1, [r4, #16]
   18614:	movw	r1, #35139	; 0x8943
   18618:	bl	19ea4 <argp_parse@@Base+0x14a0>
   1861c:	cmn	r0, #1
   18620:	bgt	1863c <ftello64@plt+0x6dec>
   18624:	bl	116e8 <__errno_location@plt>
   18628:	ldr	r1, [r0]
   1862c:	movw	r2, #11658	; 0x2d8a
   18630:	mov	r0, #0
   18634:	movt	r2, #2
   18638:	bl	11634 <error@plt>
   1863c:	movw	r0, #19336	; 0x4b88
   18640:	movt	r0, #3
   18644:	ldr	r0, [r0]
   18648:	cmp	r0, #0
   1864c:	beq	18664 <ftello64@plt+0x6e14>
   18650:	ldr	r2, [r4, #16]
   18654:	movw	r0, #11679	; 0x2d9f
   18658:	mov	r1, r4
   1865c:	movt	r0, #2
   18660:	bl	11544 <printf@plt>
   18664:	mov	r0, #0
   18668:	pop	{r4, sl, fp, pc}
   1866c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   18670:	add	fp, sp, #28
   18674:	sub	sp, sp, #44	; 0x2c
   18678:	mov	r0, #2
   1867c:	mov	r1, #2
   18680:	mov	r2, #0
   18684:	mov	r6, #0
   18688:	bl	11808 <socket@plt>
   1868c:	cmp	r0, #0
   18690:	str	r0, [sp, #4]
   18694:	blt	187d8 <ftello64@plt+0x6f88>
   18698:	movw	r0, #11769	; 0x2df9
   1869c:	sub	r2, fp, #32
   186a0:	mov	r1, #0
   186a4:	mov	r6, #0
   186a8:	movt	r0, #2
   186ac:	bl	1a6bc <_obstack_memory_used@@Base+0x44c>
   186b0:	cmp	r0, #0
   186b4:	beq	187d8 <ftello64@plt+0x6f88>
   186b8:	ldr	r6, [fp, #-32]	; 0xffffffe0
   186bc:	mov	r5, r0
   186c0:	mov	r4, #0
   186c4:	sub	r1, r5, r0
   186c8:	add	r0, r0, #1
   186cc:	add	r2, r1, r6
   186d0:	mov	r1, #58	; 0x3a
   186d4:	bl	1173c <memchr@plt>
   186d8:	add	r4, r4, #8
   186dc:	cmp	r0, #0
   186e0:	bne	186c4 <ftello64@plt+0x6e74>
   186e4:	mov	r0, r4
   186e8:	bl	1b344 <_obstack_memory_used@@Base+0x10d4>
   186ec:	cmp	r0, #0
   186f0:	beq	187e4 <ftello64@plt+0x6f94>
   186f4:	ldr	r2, [fp, #-32]	; 0xffffffe0
   186f8:	mov	r6, r0
   186fc:	mov	r0, r5
   18700:	mov	r1, #58	; 0x3a
   18704:	bl	1173c <memchr@plt>
   18708:	cmp	r0, #0
   1870c:	mov	r8, #0
   18710:	beq	187c0 <ftello64@plt+0x6f70>
   18714:	mov	r7, r0
   18718:	add	r9, sp, #8
   1871c:	mov	sl, #0
   18720:	mov	r1, r7
   18724:	mov	r0, #0
   18728:	strb	r0, [r1], #1
   1872c:	sub	r0, r1, #1
   18730:	ldrb	r1, [r1, #-2]
   18734:	cmp	r1, #32
   18738:	beq	18748 <ftello64@plt+0x6ef8>
   1873c:	cmp	r1, #10
   18740:	mov	r1, r0
   18744:	bne	1872c <ftello64@plt+0x6edc>
   18748:	bl	115c8 <strdup@plt>
   1874c:	mov	r4, r0
   18750:	add	r8, sl, #1
   18754:	mov	r0, r6
   18758:	str	r8, [r0, sl, lsl #3]!
   1875c:	mov	r1, r4
   18760:	str	r4, [r0, #4]
   18764:	mov	r0, r9
   18768:	bl	1161c <strcpy@plt>
   1876c:	mvn	r0, #0
   18770:	movw	r1, #35123	; 0x8933
   18774:	mov	r2, r9
   18778:	str	r0, [sp, #24]
   1877c:	ldr	r0, [sp, #4]
   18780:	bl	19ea4 <argp_parse@@Base+0x14a0>
   18784:	cmp	r0, #0
   18788:	ldrge	r0, [sp, #24]
   1878c:	strge	r0, [r6, sl, lsl #3]
   18790:	cmp	r4, #0
   18794:	beq	187e4 <ftello64@plt+0x6f94>
   18798:	ldr	r1, [fp, #-32]	; 0xffffffe0
   1879c:	sub	r0, r5, r7
   187a0:	add	r2, r0, r1
   187a4:	mov	r0, r7
   187a8:	mov	r1, #58	; 0x3a
   187ac:	bl	1173c <memchr@plt>
   187b0:	mov	r7, r0
   187b4:	cmp	r0, #0
   187b8:	mov	sl, r8
   187bc:	bne	18720 <ftello64@plt+0x6ed0>
   187c0:	mov	r0, r6
   187c4:	mov	r1, #0
   187c8:	str	r1, [r0, r8, lsl #3]!
   187cc:	str	r1, [r0, #4]
   187d0:	mov	r0, r5
   187d4:	bl	19db4 <argp_parse@@Base+0x13b0>
   187d8:	mov	r0, r6
   187dc:	sub	sp, fp, #28
   187e0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   187e4:	bl	116e8 <__errno_location@plt>
   187e8:	mov	r4, r0
   187ec:	ldr	r6, [r0]
   187f0:	ldr	r0, [sp, #4]
   187f4:	bl	11838 <close@plt>
   187f8:	mov	r0, r5
   187fc:	bl	19db4 <argp_parse@@Base+0x13b0>
   18800:	str	r6, [r4]
   18804:	mov	r6, #0
   18808:	mov	r0, r6
   1880c:	sub	sp, fp, #28
   18810:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   18814:	push	{r4, r5, r6, r7, fp, lr}
   18818:	add	fp, sp, #16
   1881c:	sub	sp, sp, #40	; 0x28
   18820:	mov	r4, r1
   18824:	add	r1, r1, #100	; 0x64
   18828:	add	r2, r4, #16
   1882c:	str	r1, [sp, #32]
   18830:	add	r5, r4, #84	; 0x54
   18834:	add	r6, r4, #88	; 0x58
   18838:	add	r7, r4, #48	; 0x30
   1883c:	add	lr, r4, #104	; 0x68
   18840:	add	r3, r4, #52	; 0x34
   18844:	add	r1, r4, #44	; 0x2c
   18848:	add	ip, r4, #68	; 0x44
   1884c:	str	r2, [sp, #12]
   18850:	add	r2, sp, #16
   18854:	str	r7, [sp]
   18858:	str	r6, [sp, #4]
   1885c:	str	r5, [sp, #8]
   18860:	stm	r2, {r1, r3, lr}
   18864:	movw	r1, #11811	; 0x2e23
   18868:	add	r2, r4, #8
   1886c:	add	r3, r4, #40	; 0x28
   18870:	str	ip, [sp, #28]
   18874:	movt	r1, #2
   18878:	bl	1179c <sscanf@plt>
   1887c:	sub	r0, r0, #11
   18880:	mov	r1, #0
   18884:	vmov.i32	q8, #0	; 0x00000000
   18888:	clz	r0, r0
   1888c:	str	r1, [r4, #56]	; 0x38
   18890:	add	r1, r4, #24
   18894:	vst1.64	{d16-d17}, [r1]
   18898:	lsr	r0, r0, #5
   1889c:	sub	sp, fp, #16
   188a0:	pop	{r4, r5, r6, r7, fp, pc}
   188a4:	push	{r4, r5, r6, r7, fp, lr}
   188a8:	add	fp, sp, #16
   188ac:	sub	sp, sp, #48	; 0x30
   188b0:	mov	r4, r1
   188b4:	add	r1, r1, #100	; 0x64
   188b8:	add	r2, r4, #68	; 0x44
   188bc:	add	r3, r4, #104	; 0x68
   188c0:	str	r1, [sp, #40]	; 0x28
   188c4:	add	r5, r4, #88	; 0x58
   188c8:	add	r6, r4, #48	; 0x30
   188cc:	add	r7, r4, #40	; 0x28
   188d0:	add	lr, r4, #44	; 0x2c
   188d4:	add	r1, r4, #32
   188d8:	add	ip, r4, #52	; 0x34
   188dc:	str	r2, [sp, #36]	; 0x24
   188e0:	add	r2, r4, #84	; 0x54
   188e4:	str	r3, [sp, #32]
   188e8:	add	r3, r4, #16
   188ec:	str	r7, [sp]
   188f0:	str	r6, [sp, #4]
   188f4:	str	r5, [sp, #8]
   188f8:	str	r2, [sp, #12]
   188fc:	add	r2, sp, #16
   18900:	stm	r2, {r1, r3, lr}
   18904:	movw	r1, #11857	; 0x2e51
   18908:	add	r2, r4, #24
   1890c:	add	r3, r4, #8
   18910:	str	ip, [sp, #28]
   18914:	movt	r1, #2
   18918:	bl	1179c <sscanf@plt>
   1891c:	sub	r0, r0, #13
   18920:	mov	r1, #0
   18924:	clz	r0, r0
   18928:	str	r1, [r4, #56]	; 0x38
   1892c:	lsr	r0, r0, #5
   18930:	sub	sp, fp, #16
   18934:	pop	{r4, r5, r6, r7, fp, pc}
   18938:	push	{r4, r5, r6, r7, fp, lr}
   1893c:	add	fp, sp, #16
   18940:	sub	sp, sp, #56	; 0x38
   18944:	add	r3, r1, #104	; 0x68
   18948:	add	lr, r1, #100	; 0x64
   1894c:	add	r2, r1, #68	; 0x44
   18950:	add	r4, r1, #52	; 0x34
   18954:	add	r5, r1, #44	; 0x2c
   18958:	add	ip, r1, #64	; 0x40
   1895c:	add	r6, r1, #48	; 0x30
   18960:	add	r7, r1, #40	; 0x28
   18964:	str	r3, [sp, #40]	; 0x28
   18968:	add	r3, r1, #88	; 0x58
   1896c:	str	r5, [sp, #32]
   18970:	str	r4, [sp, #36]	; 0x24
   18974:	str	r2, [sp, #44]	; 0x2c
   18978:	str	lr, [sp, #48]	; 0x30
   1897c:	add	lr, r1, #32
   18980:	add	r5, r1, #56	; 0x38
   18984:	add	r4, r1, #60	; 0x3c
   18988:	add	r2, r1, #84	; 0x54
   1898c:	str	ip, [sp, #52]	; 0x34
   18990:	add	ip, r1, #16
   18994:	str	r7, [sp]
   18998:	str	r6, [sp, #4]
   1899c:	str	r3, [sp, #8]
   189a0:	add	r3, sp, #12
   189a4:	stm	r3, {r2, r4, r5, lr}
   189a8:	add	r2, r1, #24
   189ac:	add	r3, r1, #8
   189b0:	movw	r1, #11913	; 0x2e89
   189b4:	str	ip, [sp, #28]
   189b8:	movt	r1, #2
   189bc:	bl	1179c <sscanf@plt>
   189c0:	sub	r0, r0, #16
   189c4:	clz	r0, r0
   189c8:	lsr	r0, r0, #5
   189cc:	sub	sp, fp, #16
   189d0:	pop	{r4, r5, r6, r7, fp, pc}
   189d4:	mov	r3, r0
   189d8:	mov	r0, #7
   189dc:	cmp	r3, #84	; 0x54
   189e0:	bxne	lr
   189e4:	push	{fp, lr}
   189e8:	mov	fp, sp
   189ec:	ldr	r0, [r2, #28]
   189f0:	ldr	r0, [r0]
   189f4:	bl	18058 <ftello64@plt+0x6808>
   189f8:	mov	r0, #0
   189fc:	pop	{fp, lr}
   18a00:	bx	lr

00018a04 <argp_parse@@Base>:
   18a04:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   18a08:	add	fp, sp, #28
   18a0c:	sub	sp, sp, #212	; 0xd4
   18a10:	mov	r5, r3
   18a14:	mov	r6, r2
   18a18:	mov	r7, r1
   18a1c:	mov	r4, r0
   18a20:	tst	r3, #1
   18a24:	bne	18a54 <argp_parse@@Base+0x50>
   18a28:	movw	r0, #19148	; 0x4acc
   18a2c:	movw	r8, #19144	; 0x4ac8
   18a30:	movt	r0, #3
   18a34:	movt	r8, #3
   18a38:	ldr	r1, [r0]
   18a3c:	cmp	r1, #0
   18a40:	ldreq	r1, [r6]
   18a44:	streq	r1, [r0]
   18a48:	ldr	r0, [r8]
   18a4c:	cmp	r0, #0
   18a50:	beq	18b08 <argp_parse@@Base+0x104>
   18a54:	tst	r5, #16
   18a58:	str	r6, [fp, #-228]	; 0xffffff1c
   18a5c:	bne	18b20 <argp_parse@@Base+0x11c>
   18a60:	mov	r1, sp
   18a64:	sub	r3, r1, #64	; 0x40
   18a68:	mov	sp, r3
   18a6c:	mov	r2, sp
   18a70:	sub	r0, r2, #32
   18a74:	mov	sp, r0
   18a78:	vmov.i32	q8, #0	; 0x00000000
   18a7c:	sub	r2, r2, #20
   18a80:	cmp	r4, #0
   18a84:	vst1.32	{d16-d17}, [r2]
   18a88:	mov	r2, r0
   18a8c:	vst1.64	{d16-d17}, [r2]!
   18a90:	str	r3, [r2]
   18a94:	sub	r2, r1, #32
   18a98:	sub	r1, r1, #48	; 0x30
   18a9c:	vst1.64	{d16-d17}, [r2]
   18aa0:	vst1.64	{d16-d17}, [r1]
   18aa4:	mov	r1, #48	; 0x30
   18aa8:	mov	r2, r3
   18aac:	vst1.64	{d16-d17}, [r2], r1
   18ab0:	vst1.64	{d16-d17}, [r2]
   18ab4:	movw	r2, #12024	; 0x2ef8
   18ab8:	strne	r4, [r3], #16
   18abc:	movt	r2, #2
   18ac0:	mov	r1, r3
   18ac4:	str	r2, [r1], #16
   18ac8:	movw	r2, #19372	; 0x4bac
   18acc:	movt	r2, #3
   18ad0:	ldr	r2, [r2]
   18ad4:	cmp	r2, #0
   18ad8:	movweq	r2, #19264	; 0x4b40
   18adc:	movteq	r2, #3
   18ae0:	ldreq	r2, [r2]
   18ae4:	cmpeq	r2, #0
   18ae8:	beq	18afc <argp_parse@@Base+0xf8>
   18aec:	movw	r2, #12052	; 0x2f14
   18af0:	mov	r3, r1
   18af4:	movt	r2, #2
   18af8:	str	r2, [r1]
   18afc:	mov	r1, #0
   18b00:	str	r1, [r3, #16]
   18b04:	b	18b24 <argp_parse@@Base+0x120>
   18b08:	ldr	r0, [r6]
   18b0c:	bl	19d1c <argp_parse@@Base+0x1318>
   18b10:	str	r0, [r8]
   18b14:	tst	r5, #16
   18b18:	str	r6, [fp, #-228]	; 0xffffff1c
   18b1c:	beq	18a60 <argp_parse@@Base+0x5c>
   18b20:	mov	r0, r4
   18b24:	sub	r9, fp, #96	; 0x60
   18b28:	str	r7, [fp, #-232]	; 0xffffff18
   18b2c:	vmov.i32	q8, #0	; 0x00000000
   18b30:	mov	r7, #12
   18b34:	mov	r4, #0
   18b38:	cmp	r0, #0
   18b3c:	str	r5, [fp, #-224]	; 0xffffff20
   18b40:	str	r0, [fp, #-236]	; 0xffffff14
   18b44:	mov	r1, r9
   18b48:	vst1.64	{d16-d17}, [r1], r7
   18b4c:	vst1.32	{d16-d17}, [r1]
   18b50:	mov	r1, #1
   18b54:	bic	r3, r1, r5, lsr #2
   18b58:	str	r3, [fp, #-64]	; 0xffffffc0
   18b5c:	str	r4, [fp, #-60]	; 0xffffffc4
   18b60:	str	r4, [fp, #-56]	; 0xffffffc8
   18b64:	str	r4, [fp, #-52]	; 0xffffffcc
   18b68:	beq	18ba0 <argp_parse@@Base+0x19c>
   18b6c:	sub	r1, fp, #64	; 0x40
   18b70:	bl	198ec <argp_parse@@Base+0xee8>
   18b74:	ldr	r2, [fp, #-56]	; 0xffffffc8
   18b78:	ldr	r1, [fp, #-60]	; 0xffffffc4
   18b7c:	ldr	r0, [fp, #-52]	; 0xffffffcc
   18b80:	ldr	r3, [fp, #-64]	; 0xffffffc0
   18b84:	mov	r6, #16
   18b88:	add	r1, r6, r1, lsl #4
   18b8c:	add	r2, r2, r2, lsl #3
   18b90:	mov	r6, #36	; 0x24
   18b94:	lsl	r4, r0, #2
   18b98:	add	r8, r6, r2, lsl #2
   18b9c:	b	18ba8 <argp_parse@@Base+0x1a4>
   18ba0:	mov	r8, #36	; 0x24
   18ba4:	mov	r1, #16
   18ba8:	add	r5, r8, r4
   18bac:	add	sl, r5, r1
   18bb0:	add	r0, r3, sl
   18bb4:	add	r0, r0, #1
   18bb8:	bl	1b344 <_obstack_memory_used@@Base+0x10d4>
   18bbc:	cmp	r0, #0
   18bc0:	str	r0, [fp, #-100]	; 0xffffff9c
   18bc4:	beq	1965c <argp_parse@@Base+0xc58>
   18bc8:	mov	r6, r0
   18bcc:	mov	r0, #12
   18bd0:	sub	r1, fp, #220	; 0xdc
   18bd4:	mov	r2, r4
   18bd8:	vld1.64	{d16-d17}, [r9], r0
   18bdc:	add	r0, r1, #20
   18be0:	add	r7, r6, r8
   18be4:	add	r8, r6, r5
   18be8:	add	r5, r6, sl
   18bec:	vld1.32	{d18-d19}, [r9]
   18bf0:	vst1.32	{d16-d17}, [r0]
   18bf4:	add	r0, r1, #32
   18bf8:	mov	r9, r1
   18bfc:	mov	r1, #0
   18c00:	vst1.32	{d18-d19}, [r0]
   18c04:	mov	r0, #1
   18c08:	str	r6, [fp, #-172]	; 0xffffff54
   18c0c:	str	r0, [fp, #-208]	; 0xffffff30
   18c10:	str	r0, [fp, #-204]	; 0xffffff34
   18c14:	mov	r0, r7
   18c18:	str	r7, [fp, #-164]	; 0xffffff5c
   18c1c:	str	r8, [fp, #-212]	; 0xffffff2c
   18c20:	str	r5, [fp, #-216]	; 0xffffff28
   18c24:	bl	11718 <memset@plt>
   18c28:	str	r5, [fp, #-44]	; 0xffffffd4
   18c2c:	str	r9, [fp, #-48]	; 0xffffffd0
   18c30:	ldr	r9, [fp, #-224]	; 0xffffff20
   18c34:	mov	r0, #45	; 0x2d
   18c38:	str	r8, [fp, #-40]	; 0xffffffd8
   18c3c:	str	r7, [fp, #-36]	; 0xffffffdc
   18c40:	tst	r9, #8
   18c44:	moveq	r0, #43	; 0x2b
   18c48:	tsteq	r9, #4
   18c4c:	beq	19274 <argp_parse@@Base+0x870>
   18c50:	add	r1, r5, #1
   18c54:	strb	r0, [r5]
   18c58:	str	r1, [fp, #-44]	; 0xffffffd4
   18c5c:	ldr	r0, [fp, #-236]	; 0xffffff14
   18c60:	ldr	sl, [fp, #-228]	; 0xffffff1c
   18c64:	mov	r5, #0
   18c68:	strb	r5, [r1]
   18c6c:	str	r5, [r8]
   18c70:	cmp	r0, #0
   18c74:	str	r0, [fp, #-220]	; 0xffffff24
   18c78:	beq	18cb0 <argp_parse@@Base+0x2ac>
   18c7c:	sub	sp, sp, #8
   18c80:	sub	r1, fp, #48	; 0x30
   18c84:	mov	r2, #0
   18c88:	mov	r3, r6
   18c8c:	str	r1, [sp]
   18c90:	mov	r1, #0
   18c94:	bl	199d4 <argp_parse@@Base+0xfd0>
   18c98:	add	sp, sp, #8
   18c9c:	str	r0, [fp, #-168]	; 0xffffff58
   18ca0:	mov	r6, r0
   18ca4:	ldr	r5, [fp, #-220]	; 0xffffff24
   18ca8:	ldr	r4, [fp, #-172]	; 0xffffff54
   18cac:	b	18cb8 <argp_parse@@Base+0x2b4>
   18cb0:	mov	r4, r6
   18cb4:	str	r6, [fp, #-168]	; 0xffffff58
   18cb8:	ldr	r3, [fp, #-232]	; 0xffffff18
   18cbc:	sub	r1, fp, #220	; 0xdc
   18cc0:	mov	r7, #0
   18cc4:	vmov.i32	q8, #0	; 0x00000000
   18cc8:	mov	r0, #1
   18ccc:	mov	r8, sl
   18cd0:	cmp	r4, r6
   18cd4:	mov	r2, r1
   18cd8:	add	r1, r1, #84	; 0x54
   18cdc:	str	r7, [fp, #-116]	; 0xffffff8c
   18ce0:	str	r7, [fp, #-120]	; 0xffffff88
   18ce4:	vst1.32	{d16-d17}, [r1]
   18ce8:	str	r5, [fp, #-156]	; 0xffffff64
   18cec:	str	r3, [fp, #-152]	; 0xffffff68
   18cf0:	str	sl, [fp, #-148]	; 0xffffff6c
   18cf4:	str	r9, [fp, #-140]	; 0xffffff74
   18cf8:	str	r7, [fp, #-144]	; 0xffffff70
   18cfc:	str	r2, [fp, #-104]	; 0xffffff98
   18d00:	str	r0, [fp, #-160]	; 0xffffff60
   18d04:	movw	r0, #19152	; 0x4ad0
   18d08:	add	sl, r2, #64	; 0x40
   18d0c:	movt	r0, #3
   18d10:	ldr	r0, [r0]
   18d14:	str	r0, [fp, #-112]	; 0xffffff90
   18d18:	movw	r0, #19156	; 0x4ad4
   18d1c:	movt	r0, #3
   18d20:	ldr	r0, [r0]
   18d24:	str	r0, [fp, #-108]	; 0xffffff94
   18d28:	bcs	18e1c <argp_parse@@Base+0x418>
   18d2c:	ldr	r0, [fp, #12]
   18d30:	str	r0, [r4, #24]
   18d34:	cmp	r7, #7
   18d38:	cmpne	r7, #0
   18d3c:	bne	1965c <argp_parse@@Base+0xc58>
   18d40:	ldr	r0, [r4, #16]
   18d44:	cmp	r0, #0
   18d48:	ldrne	r1, [r4, #20]
   18d4c:	ldrne	r0, [r0, #28]
   18d50:	ldrne	r0, [r0, r1, lsl #2]
   18d54:	strne	r0, [r4, #24]
   18d58:	ldr	r3, [r4]
   18d5c:	cmp	r3, #0
   18d60:	beq	18dc0 <argp_parse@@Base+0x3bc>
   18d64:	add	r0, r4, #28
   18d68:	ldr	r1, [r4, #32]
   18d6c:	mov	r2, sl
   18d70:	str	r1, [fp, #-120]	; 0xffffff88
   18d74:	ldr	r1, [r4, #24]
   18d78:	str	r1, [fp, #-128]	; 0xffffff80
   18d7c:	mov	r1, #0
   18d80:	ldr	r0, [r0]
   18d84:	str	r0, [fp, #-124]	; 0xffffff84
   18d88:	ldr	r0, [r4, #12]
   18d8c:	str	r0, [fp, #-136]	; 0xffffff78
   18d90:	movw	r0, #6
   18d94:	movt	r0, #256	; 0x100
   18d98:	sub	r0, r0, #3
   18d9c:	blx	r3
   18da0:	mov	r7, r0
   18da4:	ldr	r0, [fp, #-120]	; 0xffffff88
   18da8:	str	r0, [r4, #32]
   18dac:	ldr	r0, [fp, #-168]	; 0xffffff58
   18db0:	add	r4, r4, #36	; 0x24
   18db4:	cmp	r4, r0
   18db8:	bcc	18d34 <argp_parse@@Base+0x330>
   18dbc:	b	18e10 <argp_parse@@Base+0x40c>
   18dc0:	ldr	r0, [r4, #4]
   18dc4:	mov	r7, #7
   18dc8:	ldr	r0, [r0, #16]
   18dcc:	cmp	r0, #0
   18dd0:	ldrne	r0, [r0]
   18dd4:	cmpne	r0, #0
   18dd8:	bne	18df0 <argp_parse@@Base+0x3ec>
   18ddc:	ldr	r0, [fp, #-168]	; 0xffffff58
   18de0:	add	r4, r4, #36	; 0x24
   18de4:	cmp	r4, r0
   18de8:	bcc	18d34 <argp_parse@@Base+0x330>
   18dec:	b	18e10 <argp_parse@@Base+0x40c>
   18df0:	mov	r0, r4
   18df4:	ldr	r2, [r4, #24]
   18df8:	ldr	r1, [r0, #28]!
   18dfc:	str	r2, [r1]
   18e00:	ldr	r3, [r4]
   18e04:	cmp	r3, #0
   18e08:	bne	18d68 <argp_parse@@Base+0x364>
   18e0c:	b	18ddc <argp_parse@@Base+0x3d8>
   18e10:	cmp	r7, #7
   18e14:	cmpne	r7, #0
   18e18:	bne	1965c <argp_parse@@Base+0xc58>
   18e1c:	ldr	r0, [fp, #-140]	; 0xffffff74
   18e20:	tst	r0, #2
   18e24:	bne	18e50 <argp_parse@@Base+0x44c>
   18e28:	mov	r0, #1
   18e2c:	str	r0, [fp, #-204]	; 0xffffff34
   18e30:	ldr	r0, [fp, #-148]	; 0xffffff6c
   18e34:	cmp	r0, r8
   18e38:	bne	18e84 <argp_parse@@Base+0x480>
   18e3c:	ldr	r0, [r8]
   18e40:	cmp	r0, #0
   18e44:	beq	18e84 <argp_parse@@Base+0x480>
   18e48:	bl	19d1c <argp_parse@@Base+0x1318>
   18e4c:	b	18e90 <argp_parse@@Base+0x48c>
   18e50:	mov	r1, #0
   18e54:	tst	r0, #1
   18e58:	str	r1, [fp, #-204]	; 0xffffff34
   18e5c:	beq	18e78 <argp_parse@@Base+0x474>
   18e60:	ldr	r0, [fp, #-152]	; 0xffffff68
   18e64:	ldr	r1, [fp, #-148]	; 0xffffff6c
   18e68:	sub	r1, r1, #4
   18e6c:	add	r0, r0, #1
   18e70:	str	r1, [fp, #-148]	; 0xffffff6c
   18e74:	str	r0, [fp, #-152]	; 0xffffff68
   18e78:	ldr	r0, [fp, #-148]	; 0xffffff6c
   18e7c:	cmp	r0, r8
   18e80:	beq	18e3c <argp_parse@@Base+0x438>
   18e84:	movw	r0, #19144	; 0x4ac8
   18e88:	movt	r0, #3
   18e8c:	ldr	r0, [r0]
   18e90:	str	r0, [fp, #-116]	; 0xffffff8c
   18e94:	sub	r0, fp, #220	; 0xdc
   18e98:	mov	r8, #0
   18e9c:	add	r6, r0, #12
   18ea0:	ldr	r0, [fp, #-132]	; 0xffffff7c
   18ea4:	cmp	r0, #0
   18ea8:	beq	18ebc <argp_parse@@Base+0x4b8>
   18eac:	ldr	r9, [fp, #-144]	; 0xffffff70
   18eb0:	cmp	r9, r0
   18eb4:	bge	18f70 <argp_parse@@Base+0x56c>
   18eb8:	str	r8, [fp, #-132]	; 0xffffff7c
   18ebc:	ldr	r0, [fp, #-160]	; 0xffffff60
   18ec0:	ldr	r9, [fp, #-144]	; 0xffffff70
   18ec4:	cmp	r0, #0
   18ec8:	beq	18f70 <argp_parse@@Base+0x56c>
   18ecc:	mvn	r0, #0
   18ed0:	str	r0, [fp, #-200]	; 0xffffff38
   18ed4:	str	r9, [fp, #-208]	; 0xffffff30
   18ed8:	ldr	r2, [fp, #-216]	; 0xffffff28
   18edc:	ldr	r3, [fp, #-212]	; 0xffffff2c
   18ee0:	ldr	r0, [fp, #-152]	; 0xffffff68
   18ee4:	ldr	r1, [fp, #-148]	; 0xffffff6c
   18ee8:	ldrb	r7, [fp, #-140]	; 0xffffff74
   18eec:	sub	sp, sp, #8
   18ef0:	tst	r7, #64	; 0x40
   18ef4:	bne	18f08 <argp_parse@@Base+0x504>
   18ef8:	str	r8, [sp]
   18efc:	str	r6, [sp, #4]
   18f00:	bl	19e08 <argp_parse@@Base+0x1404>
   18f04:	b	18f14 <argp_parse@@Base+0x510>
   18f08:	str	r8, [sp]
   18f0c:	str	r6, [sp, #4]
   18f10:	bl	19e6c <argp_parse@@Base+0x1468>
   18f14:	add	sp, sp, #8
   18f18:	ldr	r9, [fp, #-208]	; 0xffffff30
   18f1c:	mov	r7, r0
   18f20:	cmn	r0, #1
   18f24:	str	r9, [fp, #-144]	; 0xffffff70
   18f28:	beq	18f44 <argp_parse@@Base+0x540>
   18f2c:	cmp	r7, #63	; 0x3f
   18f30:	beq	19120 <argp_parse@@Base+0x71c>
   18f34:	cmp	r7, #1
   18f38:	bne	19130 <argp_parse@@Base+0x72c>
   18f3c:	ldr	r7, [fp, #-196]	; 0xffffff3c
   18f40:	b	18fa8 <argp_parse@@Base+0x5a4>
   18f44:	cmp	r9, #2
   18f48:	str	r8, [fp, #-160]	; 0xffffff60
   18f4c:	blt	18f70 <argp_parse@@Base+0x56c>
   18f50:	ldr	r0, [fp, #-148]	; 0xffffff6c
   18f54:	movw	r1, #12502	; 0x30d6
   18f58:	movt	r1, #2
   18f5c:	add	r0, r0, r9, lsl #2
   18f60:	ldr	r0, [r0, #-4]
   18f64:	bl	1152c <strcmp@plt>
   18f68:	cmp	r0, #0
   18f6c:	streq	r9, [fp, #-132]	; 0xffffff7c
   18f70:	ldr	r2, [fp, #-152]	; 0xffffff68
   18f74:	mov	r1, #1
   18f78:	mov	r0, #7
   18f7c:	cmp	r9, r2
   18f80:	bge	19298 <argp_parse@@Base+0x894>
   18f84:	ldrb	r2, [fp, #-140]	; 0xffffff74
   18f88:	tst	r2, #4
   18f8c:	bne	19298 <argp_parse@@Base+0x894>
   18f90:	add	r0, r9, #1
   18f94:	str	r0, [fp, #-144]	; 0xffffff70
   18f98:	ldr	r1, [fp, #-148]	; 0xffffff6c
   18f9c:	ldr	r7, [r1, r9, lsl #2]
   18fa0:	mov	r9, r0
   18fa4:	str	r7, [fp, #-196]	; 0xffffff3c
   18fa8:	sub	r0, r9, #1
   18fac:	str	r0, [fp, #-144]	; 0xffffff70
   18fb0:	ldr	r1, [fp, #-172]	; 0xffffff54
   18fb4:	ldr	r2, [fp, #-168]	; 0xffffff58
   18fb8:	cmp	r1, r2
   18fbc:	bcs	1927c <argp_parse@@Base+0x878>
   18fc0:	add	r4, r1, #24
   18fc4:	b	18fd0 <argp_parse@@Base+0x5cc>
   18fc8:	ldr	r0, [fp, #-144]	; 0xffffff70
   18fcc:	add	r4, r4, #36	; 0x24
   18fd0:	add	r1, r0, #1
   18fd4:	str	r1, [fp, #-144]	; 0xffffff70
   18fd8:	ldr	r3, [r4, #-24]	; 0xffffffe8
   18fdc:	cmp	r3, #0
   18fe0:	beq	19080 <argp_parse@@Base+0x67c>
   18fe4:	ldr	r0, [r4, #8]
   18fe8:	mov	r1, r7
   18fec:	mov	r2, sl
   18ff0:	mov	r5, #0
   18ff4:	str	r0, [fp, #-120]	; 0xffffff88
   18ff8:	ldr	r0, [r4]
   18ffc:	str	r0, [fp, #-128]	; 0xffffff80
   19000:	ldr	r0, [r4, #4]
   19004:	str	r0, [fp, #-124]	; 0xffffff84
   19008:	ldr	r0, [r4, #-12]
   1900c:	str	r0, [fp, #-136]	; 0xffffff78
   19010:	mov	r0, #0
   19014:	blx	r3
   19018:	ldr	r1, [fp, #-120]	; 0xffffff88
   1901c:	cmp	r0, #7
   19020:	str	r1, [r4, #8]
   19024:	bne	190a8 <argp_parse@@Base+0x6a4>
   19028:	ldr	r0, [fp, #-144]	; 0xffffff70
   1902c:	ldr	r3, [r4, #-24]	; 0xffffffe8
   19030:	sub	r0, r0, #1
   19034:	cmp	r3, #0
   19038:	str	r0, [fp, #-144]	; 0xffffff70
   1903c:	beq	19084 <argp_parse@@Base+0x680>
   19040:	ldr	r0, [r4]
   19044:	mov	r1, #0
   19048:	mov	r2, sl
   1904c:	str	r0, [fp, #-128]	; 0xffffff80
   19050:	ldr	r0, [r4, #4]
   19054:	str	r0, [fp, #-124]	; 0xffffff84
   19058:	ldr	r0, [r4, #-12]
   1905c:	str	r0, [fp, #-136]	; 0xffffff78
   19060:	movw	r0, #6
   19064:	movt	r0, #256	; 0x100
   19068:	blx	r3
   1906c:	ldr	r1, [fp, #-120]	; 0xffffff88
   19070:	str	r1, [r4, #8]
   19074:	cmp	r0, #7
   19078:	beq	19090 <argp_parse@@Base+0x68c>
   1907c:	b	190a0 <argp_parse@@Base+0x69c>
   19080:	str	r0, [fp, #-144]	; 0xffffff70
   19084:	mov	r0, #7
   19088:	cmp	r0, #7
   1908c:	bne	190a0 <argp_parse@@Base+0x69c>
   19090:	ldr	r2, [fp, #-168]	; 0xffffff58
   19094:	add	r1, r4, #12
   19098:	cmp	r1, r2
   1909c:	bcc	18fc8 <argp_parse@@Base+0x5c4>
   190a0:	movw	r5, #6
   190a4:	movt	r5, #256	; 0x100
   190a8:	cmp	r0, #0
   190ac:	beq	190c4 <argp_parse@@Base+0x6c0>
   190b0:	cmp	r0, #7
   190b4:	beq	1927c <argp_parse@@Base+0x878>
   190b8:	cmp	r0, #0
   190bc:	beq	18ea0 <argp_parse@@Base+0x49c>
   190c0:	b	194d0 <argp_parse@@Base+0xacc>
   190c4:	movw	r0, #6
   190c8:	movt	r0, #256	; 0x100
   190cc:	cmp	r5, r0
   190d0:	ldreq	r0, [fp, #-152]	; 0xffffff68
   190d4:	streq	r0, [fp, #-144]	; 0xffffff70
   190d8:	ldrne	r0, [fp, #-144]	; 0xffffff70
   190dc:	cmp	r0, r9
   190e0:	bge	190fc <argp_parse@@Base+0x6f8>
   190e4:	mov	r0, #1
   190e8:	str	r0, [fp, #-160]	; 0xffffff60
   190ec:	mov	r0, #0
   190f0:	cmp	r0, #0
   190f4:	beq	18ea0 <argp_parse@@Base+0x49c>
   190f8:	b	194d0 <argp_parse@@Base+0xacc>
   190fc:	rsb	r1, r9, #1
   19100:	add	r0, r1, r0
   19104:	ldr	r1, [r4, #-12]
   19108:	add	r0, r0, r1
   1910c:	str	r0, [r4, #-12]
   19110:	mov	r0, #0
   19114:	cmp	r0, #0
   19118:	beq	18ea0 <argp_parse@@Base+0x49c>
   1911c:	b	194d0 <argp_parse@@Base+0xacc>
   19120:	ldr	r0, [fp, #-200]	; 0xffffff38
   19124:	cmn	r0, #1
   19128:	beq	191a8 <argp_parse@@Base+0x7a4>
   1912c:	b	1969c <argp_parse@@Base+0xc98>
   19130:	cmp	r8, r7, asr #24
   19134:	beq	191a8 <argp_parse@@Base+0x7a4>
   19138:	ldr	r1, [fp, #-172]	; 0xffffff54
   1913c:	asr	r0, r7, #24
   19140:	sub	r0, r0, #1
   19144:	add	r0, r0, r0, lsl #3
   19148:	ldr	r3, [r1, r0, lsl #2]
   1914c:	cmp	r3, #0
   19150:	beq	19668 <argp_parse@@Base+0xc64>
   19154:	add	r4, r1, r0, lsl #2
   19158:	tst	r7, #8388608	; 0x800000
   1915c:	mov	r2, sl
   19160:	ldr	r0, [r4, #32]!
   19164:	str	r0, [fp, #-120]	; 0xffffff88
   19168:	ldr	r0, [r4, #-8]
   1916c:	str	r0, [fp, #-128]	; 0xffffff80
   19170:	ldr	r0, [r4, #-4]
   19174:	str	r0, [fp, #-124]	; 0xffffff84
   19178:	ldr	r0, [r4, #-20]	; 0xffffffec
   1917c:	str	r0, [fp, #-136]	; 0xffffff78
   19180:	bic	r0, r7, #-16777216	; 0xff000000
   19184:	ldr	r1, [fp, #-196]	; 0xffffff3c
   19188:	orrne	r0, r0, #-16777216	; 0xff000000
   1918c:	blx	r3
   19190:	mov	r1, #0
   19194:	ldr	r2, [fp, #-120]	; 0xffffff88
   19198:	cmp	r0, #7
   1919c:	str	r2, [r4]
   191a0:	bne	190b8 <argp_parse@@Base+0x6b4>
   191a4:	b	19248 <argp_parse@@Base+0x844>
   191a8:	ldr	r0, [fp, #-216]	; 0xffffff28
   191ac:	mov	r1, r7
   191b0:	bl	116d0 <strchr@plt>
   191b4:	cmp	r0, #0
   191b8:	beq	19250 <argp_parse@@Base+0x84c>
   191bc:	ldr	r1, [fp, #-172]	; 0xffffff54
   191c0:	ldr	r2, [fp, #-168]	; 0xffffff58
   191c4:	cmp	r1, r2
   191c8:	bcs	19250 <argp_parse@@Base+0x84c>
   191cc:	add	r1, r1, #24
   191d0:	ldr	r3, [r1, #-16]
   191d4:	cmp	r3, r0
   191d8:	bhi	191f4 <argp_parse@@Base+0x7f0>
   191dc:	add	r3, r1, #36	; 0x24
   191e0:	add	r1, r1, #12
   191e4:	cmp	r1, r2
   191e8:	mov	r1, r3
   191ec:	bcc	191d0 <argp_parse@@Base+0x7cc>
   191f0:	b	19250 <argp_parse@@Base+0x84c>
   191f4:	ldr	r3, [r1, #-24]	; 0xffffffe8
   191f8:	cmp	r3, #0
   191fc:	beq	19250 <argp_parse@@Base+0x84c>
   19200:	mov	r4, r1
   19204:	mov	r2, sl
   19208:	ldr	r0, [r4, #8]!
   1920c:	str	r0, [fp, #-120]	; 0xffffff88
   19210:	ldr	r0, [r1]
   19214:	str	r0, [fp, #-128]	; 0xffffff80
   19218:	ldr	r0, [r1, #4]
   1921c:	str	r0, [fp, #-124]	; 0xffffff84
   19220:	ldr	r0, [r1, #-12]
   19224:	str	r0, [fp, #-136]	; 0xffffff78
   19228:	mov	r0, r7
   1922c:	ldr	r1, [fp, #-196]	; 0xffffff3c
   19230:	blx	r3
   19234:	mov	r1, #1
   19238:	ldr	r2, [fp, #-120]	; 0xffffff88
   1923c:	cmp	r0, #7
   19240:	str	r2, [r4]
   19244:	bne	190b8 <argp_parse@@Base+0x6b4>
   19248:	cmp	r1, #0
   1924c:	beq	19668 <argp_parse@@Base+0xc64>
   19250:	movw	r1, #12505	; 0x30d9
   19254:	movw	r3, #12248	; 0x2fd8
   19258:	mov	r0, sl
   1925c:	mov	r2, r7
   19260:	movt	r1, #2
   19264:	movt	r3, #2
   19268:	bl	1cb88 <argp_error@@Base>
   1926c:	mov	r0, #0
   19270:	b	19284 <argp_parse@@Base+0x880>
   19274:	mov	r1, r5
   19278:	b	18c5c <argp_parse@@Base+0x258>
   1927c:	mov	r7, #1
   19280:	mov	r0, #1
   19284:	add	r1, r7, #1
   19288:	clz	r1, r1
   1928c:	lsr	r1, r1, #5
   19290:	orr	r1, r1, r0
   19294:	mov	r0, #7
   19298:	subs	r7, r0, #7
   1929c:	movne	r7, r0
   192a0:	cmp	r1, #0
   192a4:	moveq	r7, r0
   192a8:	cmp	r7, #0
   192ac:	beq	1935c <argp_parse@@Base+0x958>
   192b0:	cmp	r7, #0
   192b4:	beq	19520 <argp_parse@@Base+0xb1c>
   192b8:	cmp	r7, #7
   192bc:	bne	192d4 <argp_parse@@Base+0x8d0>
   192c0:	ldr	r1, [fp, #-112]	; 0xffffff90
   192c4:	mov	r0, sl
   192c8:	mov	r2, #260	; 0x104
   192cc:	bl	1cacc <argp_state_help@@Base>
   192d0:	mov	r7, #7
   192d4:	ldr	r4, [fp, #-172]	; 0xffffff54
   192d8:	ldr	r0, [fp, #-168]	; 0xffffff58
   192dc:	cmp	r4, r0
   192e0:	bcs	195dc <argp_parse@@Base+0xbd8>
   192e4:	movw	r1, #6
   192e8:	movt	r1, #256	; 0x100
   192ec:	sub	r6, r1, #1
   192f0:	ldr	r3, [r4]
   192f4:	cmp	r3, #0
   192f8:	beq	19338 <argp_parse@@Base+0x934>
   192fc:	ldr	r0, [r4, #32]
   19300:	mov	r1, #0
   19304:	mov	r2, sl
   19308:	str	r0, [fp, #-120]	; 0xffffff88
   1930c:	ldr	r0, [r4, #24]
   19310:	str	r0, [fp, #-128]	; 0xffffff80
   19314:	ldr	r0, [r4, #28]
   19318:	str	r0, [fp, #-124]	; 0xffffff84
   1931c:	ldr	r0, [r4, #12]
   19320:	str	r0, [fp, #-136]	; 0xffffff78
   19324:	mov	r0, r6
   19328:	blx	r3
   1932c:	ldr	r0, [fp, #-120]	; 0xffffff88
   19330:	str	r0, [r4, #32]
   19334:	ldr	r0, [fp, #-168]	; 0xffffff58
   19338:	add	r4, r4, #36	; 0x24
   1933c:	cmp	r4, r0
   19340:	bcc	192f0 <argp_parse@@Base+0x8ec>
   19344:	ldr	r4, [fp, #-172]	; 0xffffff54
   19348:	ldr	r0, [fp, #-168]	; 0xffffff58
   1934c:	sub	r6, r0, #36	; 0x24
   19350:	cmp	r6, r4
   19354:	bcs	195ec <argp_parse@@Base+0xbe8>
   19358:	b	1964c <argp_parse@@Base+0xc48>
   1935c:	ldr	r1, [fp, #-152]	; 0xffffff68
   19360:	ldr	r0, [fp, #-144]	; 0xffffff70
   19364:	cmp	r0, r1
   19368:	bne	194bc <argp_parse@@Base+0xab8>
   1936c:	ldr	r4, [fp, #-172]	; 0xffffff54
   19370:	ldr	r1, [fp, #-168]	; 0xffffff58
   19374:	mov	r0, #0
   19378:	cmp	r4, r1
   1937c:	bcs	19424 <argp_parse@@Base+0xa20>
   19380:	movw	r0, #6
   19384:	mov	r7, #0
   19388:	movt	r0, #256	; 0x100
   1938c:	sub	r6, r0, #4
   19390:	mov	r0, #0
   19394:	cmp	r0, #7
   19398:	cmpne	r0, #0
   1939c:	bne	19420 <argp_parse@@Base+0xa1c>
   193a0:	ldr	r2, [r4, #12]
   193a4:	cmp	r2, #0
   193a8:	beq	193bc <argp_parse@@Base+0x9b8>
   193ac:	add	r4, r4, #36	; 0x24
   193b0:	cmp	r4, r1
   193b4:	bcc	19394 <argp_parse@@Base+0x990>
   193b8:	b	19420 <argp_parse@@Base+0xa1c>
   193bc:	ldr	r3, [r4]
   193c0:	cmp	r3, #0
   193c4:	beq	19410 <argp_parse@@Base+0xa0c>
   193c8:	ldr	r0, [r4, #32]
   193cc:	mov	r1, #0
   193d0:	mov	r2, sl
   193d4:	str	r0, [fp, #-120]	; 0xffffff88
   193d8:	ldr	r0, [r4, #24]
   193dc:	str	r0, [fp, #-128]	; 0xffffff80
   193e0:	ldr	r0, [r4, #28]
   193e4:	str	r7, [fp, #-136]	; 0xffffff78
   193e8:	str	r0, [fp, #-124]	; 0xffffff84
   193ec:	mov	r0, r6
   193f0:	blx	r3
   193f4:	ldr	r1, [fp, #-120]	; 0xffffff88
   193f8:	str	r1, [r4, #32]
   193fc:	ldr	r1, [fp, #-168]	; 0xffffff58
   19400:	add	r4, r4, #36	; 0x24
   19404:	cmp	r4, r1
   19408:	bcc	19394 <argp_parse@@Base+0x990>
   1940c:	b	19420 <argp_parse@@Base+0xa1c>
   19410:	mov	r0, #7
   19414:	add	r4, r4, #36	; 0x24
   19418:	cmp	r4, r1
   1941c:	bcc	19394 <argp_parse@@Base+0x990>
   19420:	ldr	r4, [fp, #-172]	; 0xffffff54
   19424:	sub	r7, r1, #36	; 0x24
   19428:	cmp	r7, r4
   1942c:	bcc	194b0 <argp_parse@@Base+0xaac>
   19430:	movw	r1, #6
   19434:	movt	r1, #256	; 0x100
   19438:	sub	r6, r1, #5
   1943c:	cmp	r0, #7
   19440:	cmpne	r0, #0
   19444:	bne	19504 <argp_parse@@Base+0xb00>
   19448:	ldr	r3, [r7]
   1944c:	cmp	r3, #0
   19450:	beq	194a0 <argp_parse@@Base+0xa9c>
   19454:	ldr	r0, [r7, #32]
   19458:	mov	r1, #0
   1945c:	mov	r2, sl
   19460:	str	r0, [fp, #-120]	; 0xffffff88
   19464:	ldr	r0, [r7, #24]
   19468:	str	r0, [fp, #-128]	; 0xffffff80
   1946c:	ldr	r0, [r7, #28]
   19470:	str	r0, [fp, #-124]	; 0xffffff84
   19474:	ldr	r0, [r7, #12]
   19478:	str	r0, [fp, #-136]	; 0xffffff78
   1947c:	mov	r0, r6
   19480:	blx	r3
   19484:	ldr	r1, [fp, #-120]	; 0xffffff88
   19488:	str	r1, [r7, #32]
   1948c:	ldr	r4, [fp, #-172]	; 0xffffff54
   19490:	sub	r7, r7, #36	; 0x24
   19494:	cmp	r7, r4
   19498:	bcs	1943c <argp_parse@@Base+0xa38>
   1949c:	b	194b0 <argp_parse@@Base+0xaac>
   194a0:	mov	r0, #7
   194a4:	sub	r7, r7, #36	; 0x24
   194a8:	cmp	r7, r4
   194ac:	bcs	1943c <argp_parse@@Base+0xa38>
   194b0:	subs	r7, r0, #7
   194b4:	movne	r7, r0
   194b8:	b	19508 <argp_parse@@Base+0xb04>
   194bc:	ldr	r1, [fp, #8]
   194c0:	cmp	r1, #0
   194c4:	beq	194d8 <argp_parse@@Base+0xad4>
   194c8:	str	r0, [r1]
   194cc:	b	19520 <argp_parse@@Base+0xb1c>
   194d0:	mov	r1, #0
   194d4:	b	19298 <argp_parse@@Base+0x894>
   194d8:	ldrb	r0, [fp, #-140]	; 0xffffff74
   194dc:	tst	r0, #2
   194e0:	bne	192c0 <argp_parse@@Base+0x8bc>
   194e4:	ldr	r0, [fp, #-112]	; 0xffffff90
   194e8:	cmp	r0, #0
   194ec:	beq	192c0 <argp_parse@@Base+0x8bc>
   194f0:	ldr	r2, [fp, #-116]	; 0xffffff8c
   194f4:	movw	r1, #12526	; 0x30ee
   194f8:	movt	r1, #2
   194fc:	bl	116dc <fprintf@plt>
   19500:	b	192c0 <argp_parse@@Base+0x8bc>
   19504:	mov	r7, r0
   19508:	ldr	r1, [fp, #8]
   1950c:	cmp	r1, #0
   19510:	ldrne	r0, [fp, #-144]	; 0xffffff70
   19514:	strne	r0, [r1]
   19518:	cmp	r7, #0
   1951c:	bne	192b8 <argp_parse@@Base+0x8b4>
   19520:	ldr	r0, [fp, #-168]	; 0xffffff58
   19524:	ldr	r4, [fp, #-172]	; 0xffffff54
   19528:	mov	r7, #0
   1952c:	sub	r5, r0, #36	; 0x24
   19530:	cmp	r5, r4
   19534:	bcc	195dc <argp_parse@@Base+0xbd8>
   19538:	movw	r1, #6
   1953c:	mov	r0, #0
   19540:	movt	r1, #256	; 0x100
   19544:	sub	r6, r1, #2
   19548:	cmp	r0, #7
   1954c:	cmpne	r0, #0
   19550:	bne	195d8 <argp_parse@@Base+0xbd4>
   19554:	ldr	r3, [r5]
   19558:	cmp	r3, #0
   1955c:	beq	195ac <argp_parse@@Base+0xba8>
   19560:	ldr	r0, [r5, #32]
   19564:	mov	r1, #0
   19568:	mov	r2, sl
   1956c:	str	r0, [fp, #-120]	; 0xffffff88
   19570:	ldr	r0, [r5, #24]
   19574:	str	r0, [fp, #-128]	; 0xffffff80
   19578:	ldr	r0, [r5, #28]
   1957c:	str	r0, [fp, #-124]	; 0xffffff84
   19580:	ldr	r0, [r5, #12]
   19584:	str	r0, [fp, #-136]	; 0xffffff78
   19588:	mov	r0, r6
   1958c:	blx	r3
   19590:	ldr	r1, [fp, #-120]	; 0xffffff88
   19594:	str	r1, [r5, #32]
   19598:	ldr	r4, [fp, #-172]	; 0xffffff54
   1959c:	sub	r5, r5, #36	; 0x24
   195a0:	cmp	r5, r4
   195a4:	bcs	19548 <argp_parse@@Base+0xb44>
   195a8:	b	195bc <argp_parse@@Base+0xbb8>
   195ac:	mov	r0, #7
   195b0:	sub	r5, r5, #36	; 0x24
   195b4:	cmp	r5, r4
   195b8:	bcs	19548 <argp_parse@@Base+0xb44>
   195bc:	subs	r7, r0, #7
   195c0:	movne	r7, r0
   195c4:	ldr	r0, [fp, #-168]	; 0xffffff58
   195c8:	sub	r6, r0, #36	; 0x24
   195cc:	cmp	r6, r4
   195d0:	bcs	195ec <argp_parse@@Base+0xbe8>
   195d4:	b	1964c <argp_parse@@Base+0xc48>
   195d8:	mov	r7, r0
   195dc:	ldr	r0, [fp, #-168]	; 0xffffff58
   195e0:	sub	r6, r0, #36	; 0x24
   195e4:	cmp	r6, r4
   195e8:	bcc	1964c <argp_parse@@Base+0xc48>
   195ec:	movw	r0, #6
   195f0:	movt	r0, #256	; 0x100
   195f4:	add	r5, r0, #1
   195f8:	ldr	r3, [r6]
   195fc:	cmp	r3, #0
   19600:	beq	19640 <argp_parse@@Base+0xc3c>
   19604:	ldr	r0, [r6, #32]
   19608:	mov	r1, #0
   1960c:	mov	r2, sl
   19610:	str	r0, [fp, #-120]	; 0xffffff88
   19614:	ldr	r0, [r6, #24]
   19618:	str	r0, [fp, #-128]	; 0xffffff80
   1961c:	ldr	r0, [r6, #28]
   19620:	str	r0, [fp, #-124]	; 0xffffff84
   19624:	ldr	r0, [r6, #12]
   19628:	str	r0, [fp, #-136]	; 0xffffff78
   1962c:	mov	r0, r5
   19630:	blx	r3
   19634:	ldr	r0, [fp, #-120]	; 0xffffff88
   19638:	str	r0, [r6, #32]
   1963c:	ldr	r4, [fp, #-172]	; 0xffffff54
   19640:	sub	r6, r6, #36	; 0x24
   19644:	cmp	r6, r4
   19648:	bcs	195f8 <argp_parse@@Base+0xbf4>
   1964c:	ldr	r0, [fp, #-100]	; 0xffffff9c
   19650:	bl	19db4 <argp_parse@@Base+0x13b0>
   19654:	cmp	r7, #7
   19658:	movweq	r7, #22
   1965c:	mov	r0, r7
   19660:	sub	sp, fp, #28
   19664:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   19668:	ldr	r0, [fp, #-212]	; 0xffffff2c
   1966c:	ldr	r1, [r0, #12]
   19670:	cmp	r1, r7
   19674:	beq	196a4 <argp_parse@@Base+0xca0>
   19678:	ldr	r1, [r0]
   1967c:	cmp	r1, #0
   19680:	beq	196a4 <argp_parse@@Base+0xca0>
   19684:	add	r1, r0, #16
   19688:	ldr	r0, [r0, #28]
   1968c:	cmp	r0, r7
   19690:	mov	r0, r1
   19694:	bne	19678 <argp_parse@@Base+0xc74>
   19698:	b	196a8 <argp_parse@@Base+0xca4>
   1969c:	mov	r1, #0
   196a0:	b	19294 <argp_parse@@Base+0x890>
   196a4:	mov	r1, r0
   196a8:	ldr	r0, [r1]
   196ac:	movw	r2, #12522	; 0x30ea
   196b0:	movw	r1, #12513	; 0x30e1
   196b4:	movw	r3, #12248	; 0x2fd8
   196b8:	movt	r2, #2
   196bc:	movt	r1, #2
   196c0:	movt	r3, #2
   196c4:	cmp	r0, #0
   196c8:	movne	r2, r0
   196cc:	mov	r0, sl
   196d0:	b	19268 <argp_parse@@Base+0x864>
   196d4:	mov	ip, r0
   196d8:	mov	r0, #0
   196dc:	cmp	r1, #0
   196e0:	beq	19710 <argp_parse@@Base+0xd0c>
   196e4:	ldr	r3, [r1, #52]	; 0x34
   196e8:	ldr	r1, [r3, #48]	; 0x30
   196ec:	ldr	r3, [r3, #52]	; 0x34
   196f0:	b	196f8 <argp_parse@@Base+0xcf4>
   196f4:	add	r1, r1, #36	; 0x24
   196f8:	cmp	r1, r3
   196fc:	bxcs	lr
   19700:	ldr	r2, [r1, #4]
   19704:	cmp	r2, ip
   19708:	bne	196f4 <argp_parse@@Base+0xcf0>
   1970c:	ldr	r0, [r1, #24]
   19710:	bx	lr
   19714:	push	{r4, r5, r6, sl, fp, lr}
   19718:	add	fp, sp, #16
   1971c:	mov	r5, r2
   19720:	mov	r6, r1
   19724:	mov	r4, #7
   19728:	cmn	r0, #3
   1972c:	bgt	1975c <argp_parse@@Base+0xd58>
   19730:	cmn	r0, #4
   19734:	beq	19788 <argp_parse@@Base+0xd84>
   19738:	cmn	r0, #3
   1973c:	bne	197e0 <argp_parse@@Base+0xddc>
   19740:	ldr	r1, [r5, #48]	; 0x30
   19744:	mov	r0, r5
   19748:	movw	r2, #513	; 0x201
   1974c:	bl	1cacc <argp_state_help@@Base>
   19750:	mov	r4, #0
   19754:	mov	r0, r4
   19758:	pop	{r4, r5, r6, sl, fp, pc}
   1975c:	cmn	r0, #2
   19760:	beq	197e8 <argp_parse@@Base+0xde4>
   19764:	cmp	r0, #63	; 0x3f
   19768:	bne	197e0 <argp_parse@@Base+0xddc>
   1976c:	ldr	r1, [r5, #48]	; 0x30
   19770:	mov	r0, r5
   19774:	movw	r2, #634	; 0x27a
   19778:	bl	1cacc <argp_state_help@@Base>
   1977c:	mov	r4, #0
   19780:	mov	r0, r4
   19784:	pop	{r4, r5, r6, sl, fp, pc}
   19788:	movw	r0, #12440	; 0x3098
   1978c:	cmp	r6, #0
   19790:	mov	r1, #0
   19794:	mov	r2, #10
   19798:	mov	r4, #0
   1979c:	movt	r0, #2
   197a0:	movne	r0, r6
   197a4:	bl	11538 <strtol@plt>
   197a8:	movw	r5, #19260	; 0x4b3c
   197ac:	movt	r5, #3
   197b0:	str	r0, [r5]
   197b4:	ldr	r0, [r5]
   197b8:	subs	r0, r0, #1
   197bc:	str	r0, [r5]
   197c0:	blt	197e0 <argp_parse@@Base+0xddc>
   197c4:	mov	r0, #1
   197c8:	bl	115bc <sleep@plt>
   197cc:	ldr	r0, [r5]
   197d0:	sub	r1, r0, #1
   197d4:	cmp	r0, #0
   197d8:	str	r1, [r5]
   197dc:	bgt	197c4 <argp_parse@@Base+0xdc0>
   197e0:	mov	r0, r4
   197e4:	pop	{r4, r5, r6, sl, fp, pc}
   197e8:	movw	r0, #19148	; 0x4acc
   197ec:	movt	r0, #3
   197f0:	str	r6, [r0]
   197f4:	mov	r0, r6
   197f8:	bl	19d1c <argp_parse@@Base+0x1318>
   197fc:	movw	r1, #19144	; 0x4ac8
   19800:	str	r0, [r5, #40]	; 0x28
   19804:	mov	r4, #0
   19808:	movt	r1, #3
   1980c:	str	r0, [r1]
   19810:	ldr	r0, [r5, #16]
   19814:	and	r0, r0, #3
   19818:	cmp	r0, #1
   1981c:	ldreq	r0, [r5, #8]
   19820:	streq	r6, [r0]
   19824:	moveq	r0, r4
   19828:	popeq	{r4, r5, r6, sl, fp, pc}
   1982c:	mov	r0, r4
   19830:	pop	{r4, r5, r6, sl, fp, pc}
   19834:	push	{r4, sl, fp, lr}
   19838:	add	fp, sp, #8
   1983c:	mov	r1, r0
   19840:	mov	r0, #7
   19844:	cmp	r1, #86	; 0x56
   19848:	popne	{r4, sl, fp, pc}
   1984c:	movw	r0, #19264	; 0x4b40
   19850:	mov	r4, r2
   19854:	movt	r0, #3
   19858:	ldr	r2, [r0]
   1985c:	cmp	r2, #0
   19860:	beq	19884 <argp_parse@@Base+0xe80>
   19864:	ldr	r0, [r4, #48]	; 0x30
   19868:	mov	r1, r4
   1986c:	blx	r2
   19870:	ldrb	r1, [r4, #16]
   19874:	mov	r0, #0
   19878:	tst	r1, #32
   1987c:	beq	198b8 <argp_parse@@Base+0xeb4>
   19880:	pop	{r4, sl, fp, pc}
   19884:	movw	r0, #19372	; 0x4bac
   19888:	movt	r0, #3
   1988c:	ldr	r2, [r0]
   19890:	cmp	r2, #0
   19894:	beq	198c0 <argp_parse@@Base+0xebc>
   19898:	ldr	r0, [r4, #48]	; 0x30
   1989c:	movw	r1, #12674	; 0x3182
   198a0:	movt	r1, #2
   198a4:	bl	116dc <fprintf@plt>
   198a8:	ldrb	r1, [r4, #16]
   198ac:	mov	r0, #0
   198b0:	tst	r1, #32
   198b4:	bne	19880 <argp_parse@@Base+0xe7c>
   198b8:	mov	r0, #0
   198bc:	bl	116ac <exit@plt>
   198c0:	movw	r1, #2393	; 0x959
   198c4:	movw	r2, #12467	; 0x30b3
   198c8:	mov	r0, r4
   198cc:	movt	r1, #2
   198d0:	movt	r2, #2
   198d4:	bl	1cb88 <argp_error@@Base>
   198d8:	ldrb	r1, [r4, #16]
   198dc:	mov	r0, #0
   198e0:	tst	r1, #32
   198e4:	bne	19880 <argp_parse@@Base+0xe7c>
   198e8:	b	198b8 <argp_parse@@Base+0xeb4>
   198ec:	push	{r4, r5, fp, lr}
   198f0:	add	fp, sp, #8
   198f4:	ldr	r2, [r0]
   198f8:	ldr	ip, [r0, #16]
   198fc:	mov	r4, r1
   19900:	cmp	r2, #0
   19904:	beq	1997c <argp_parse@@Base+0xf78>
   19908:	ldr	r0, [r4, #8]
   1990c:	mov	r3, #0
   19910:	add	r0, r0, #1
   19914:	str	r0, [r4, #8]
   19918:	mov	r0, #0
   1991c:	add	r5, r2, r3, lsl #3
   19920:	ldr	r1, [r5, #4]
   19924:	cmp	r1, #0
   19928:	beq	19944 <argp_parse@@Base+0xf40>
   1992c:	add	r3, r3, #3
   19930:	add	r0, r0, #1
   19934:	add	r5, r2, r3, lsl #3
   19938:	ldr	r1, [r5, #4]
   1993c:	cmp	r1, #0
   19940:	bne	1992c <argp_parse@@Base+0xf28>
   19944:	ldr	r1, [r2, r3, lsl #3]
   19948:	cmp	r1, #0
   1994c:	bne	1992c <argp_parse@@Base+0xf28>
   19950:	ldr	r1, [r5, #16]
   19954:	cmp	r1, #0
   19958:	bne	1992c <argp_parse@@Base+0xf28>
   1995c:	ldr	r1, [r5, #20]
   19960:	cmp	r1, #0
   19964:	bne	1992c <argp_parse@@Base+0xf28>
   19968:	ldr	r1, [r4]
   1996c:	mov	r2, r4
   19970:	add	r1, r1, r3
   19974:	str	r1, [r2], #4
   19978:	b	19990 <argp_parse@@Base+0xf8c>
   1997c:	ldr	r0, [r0, #4]
   19980:	cmp	r0, #0
   19984:	beq	1999c <argp_parse@@Base+0xf98>
   19988:	add	r2, r4, #8
   1998c:	mov	r0, #1
   19990:	ldr	r1, [r2]
   19994:	add	r0, r1, r0
   19998:	str	r0, [r2]
   1999c:	cmp	ip, #0
   199a0:	ldrne	r0, [ip]
   199a4:	cmpne	r0, #0
   199a8:	beq	199d0 <argp_parse@@Base+0xfcc>
   199ac:	add	r5, ip, #16
   199b0:	mov	r1, r4
   199b4:	bl	198ec <argp_parse@@Base+0xee8>
   199b8:	ldr	r0, [r4, #12]
   199bc:	add	r0, r0, #1
   199c0:	str	r0, [r4, #12]
   199c4:	ldr	r0, [r5], #16
   199c8:	cmp	r0, #0
   199cc:	bne	199b0 <argp_parse@@Base+0xfac>
   199d0:	pop	{r4, r5, fp, pc}
   199d4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   199d8:	add	fp, sp, #28
   199dc:	sub	sp, sp, #28
   199e0:	ldr	r7, [r0]
   199e4:	mov	r6, r3
   199e8:	mov	r3, r1
   199ec:	ldr	r5, [r0, #16]
   199f0:	ldr	r1, [fp, #8]
   199f4:	cmp	r7, #0
   199f8:	beq	19be0 <argp_parse@@Base+0x11dc>
   199fc:	str	r0, [sp, #8]
   19a00:	add	r0, sp, #16
   19a04:	add	r8, r1, #4
   19a08:	mov	r9, r7
   19a0c:	str	r3, [sp, #12]
   19a10:	stm	r0, {r2, r5, r6}
   19a14:	ldr	r4, [r9, #4]
   19a18:	cmp	r4, #0
   19a1c:	bne	19a58 <argp_parse@@Base+0x1054>
   19a20:	b	19a34 <argp_parse@@Base+0x1030>
   19a24:	add	r9, r9, #24
   19a28:	ldr	r4, [r9, #4]
   19a2c:	cmp	r4, #0
   19a30:	bne	19a58 <argp_parse@@Base+0x1054>
   19a34:	ldr	r0, [r9]
   19a38:	cmp	r0, #0
   19a3c:	bne	19a58 <argp_parse@@Base+0x1054>
   19a40:	ldr	r0, [r9, #16]
   19a44:	cmp	r0, #0
   19a48:	bne	19a58 <argp_parse@@Base+0x1054>
   19a4c:	ldr	r0, [r9, #20]
   19a50:	cmp	r0, #0
   19a54:	beq	19bc8 <argp_parse@@Base+0x11c4>
   19a58:	ldr	r0, [r9, #12]
   19a5c:	mov	r5, #0
   19a60:	tst	r0, #4
   19a64:	moveq	r7, r9
   19a68:	ldrb	r1, [r7, #12]
   19a6c:	tst	r1, #8
   19a70:	bne	19a24 <argp_parse@@Base+0x1020>
   19a74:	sub	r1, r4, #1
   19a78:	cmp	r1, #254	; 0xfe
   19a7c:	bhi	19af8 <argp_parse@@Base+0x10f4>
   19a80:	ands	r0, r0, #8
   19a84:	bne	19af8 <argp_parse@@Base+0x10f4>
   19a88:	bl	116a0 <__ctype_b_loc@plt>
   19a8c:	ldr	r0, [r0]
   19a90:	add	r0, r0, r4, lsl #1
   19a94:	ldrb	r0, [r0, #1]
   19a98:	tst	r0, #64	; 0x40
   19a9c:	beq	19af8 <argp_parse@@Base+0x10f4>
   19aa0:	ldr	r0, [r8]
   19aa4:	add	r1, r0, #1
   19aa8:	str	r1, [r8]
   19aac:	strb	r4, [r0]
   19ab0:	ldr	r0, [r7, #8]
   19ab4:	cmp	r0, #0
   19ab8:	beq	19af0 <argp_parse@@Base+0x10ec>
   19abc:	ldr	r0, [r8]
   19ac0:	add	r1, r0, #1
   19ac4:	str	r1, [r8]
   19ac8:	mov	r1, #58	; 0x3a
   19acc:	strb	r1, [r0]
   19ad0:	ldrb	r0, [r7, #12]
   19ad4:	tst	r0, #1
   19ad8:	beq	19af0 <argp_parse@@Base+0x10ec>
   19adc:	ldr	r0, [r8]
   19ae0:	add	r1, r0, #1
   19ae4:	str	r1, [r8]
   19ae8:	mov	r1, #58	; 0x3a
   19aec:	strb	r1, [r0]
   19af0:	ldr	r0, [r8]
   19af4:	strb	r5, [r0]
   19af8:	ldr	r5, [r9]
   19afc:	cmp	r5, #0
   19b00:	beq	19a24 <argp_parse@@Base+0x1020>
   19b04:	ldr	r0, [fp, #8]
   19b08:	ldr	r4, [r0]
   19b0c:	ldr	sl, [r4, #8]
   19b10:	ldr	r0, [sl]
   19b14:	cmp	r0, #0
   19b18:	beq	19b4c <argp_parse@@Base+0x1148>
   19b1c:	mov	r6, sl
   19b20:	mov	r1, r5
   19b24:	bl	1152c <strcmp@plt>
   19b28:	cmp	r0, #0
   19b2c:	beq	19b40 <argp_parse@@Base+0x113c>
   19b30:	ldr	r0, [r6, #16]!
   19b34:	cmp	r0, #0
   19b38:	bne	19b20 <argp_parse@@Base+0x111c>
   19b3c:	b	19b4c <argp_parse@@Base+0x1148>
   19b40:	sub	r0, r6, sl
   19b44:	cmn	r0, #1
   19b48:	bgt	19a24 <argp_parse@@Base+0x1020>
   19b4c:	ldr	r6, [fp, #8]
   19b50:	ldr	r0, [r6, #8]
   19b54:	str	r5, [r0]
   19b58:	ldr	r1, [r7, #8]
   19b5c:	cmp	r1, #0
   19b60:	beq	19b78 <argp_parse@@Base+0x1174>
   19b64:	ldrb	r1, [r7, #12]
   19b68:	tst	r1, #1
   19b6c:	mov	r1, #2
   19b70:	movweq	r1, #1
   19b74:	b	19b7c <argp_parse@@Base+0x1178>
   19b78:	mov	r1, #0
   19b7c:	mov	r5, #0
   19b80:	stmib	r0, {r1, r5}
   19b84:	ldr	r1, [r9, #4]
   19b88:	ldr	r3, [sp, #24]
   19b8c:	ldr	r2, [r4, #48]	; 0x30
   19b90:	cmp	r1, #0
   19b94:	sub	r2, r3, r2
   19b98:	mov	r3, #956301312	; 0x39000000
   19b9c:	ldreq	r1, [r7, #4]
   19ba0:	lsr	r2, r2, #2
   19ba4:	mul	r2, r2, r3
   19ba8:	add	r2, r2, #16777216	; 0x1000000
   19bac:	bic	r1, r1, #-16777216	; 0xff000000
   19bb0:	orr	r1, r2, r1
   19bb4:	str	r1, [r0, #12]
   19bb8:	add	r1, r0, #16
   19bbc:	str	r1, [r6, #8]
   19bc0:	str	r5, [r0, #16]
   19bc4:	b	19a24 <argp_parse@@Base+0x1020>
   19bc8:	ldr	r0, [sp, #8]
   19bcc:	add	r6, sp, #16
   19bd0:	ldr	r7, [r0, #4]
   19bd4:	ldm	r6, {r2, r5, r6}
   19bd8:	ldr	r3, [sp, #12]
   19bdc:	b	19bf4 <argp_parse@@Base+0x11f0>
   19be0:	ldr	r7, [r0, #4]
   19be4:	cmp	r7, #0
   19be8:	beq	19c9c <argp_parse@@Base+0x1298>
   19bec:	ldr	r1, [fp, #8]
   19bf0:	add	r8, r1, #4
   19bf4:	str	r0, [r6, #4]
   19bf8:	str	r7, [r6]
   19bfc:	mov	r0, #0
   19c00:	cmp	r5, #0
   19c04:	ldr	r1, [r8]
   19c08:	str	r0, [r6, #12]
   19c0c:	str	r3, [r6, #16]
   19c10:	str	r2, [r6, #20]
   19c14:	str	r0, [r6, #24]
   19c18:	str	r0, [r6, #32]
   19c1c:	str	r0, [r6, #28]
   19c20:	str	r1, [r6, #8]
   19c24:	beq	19c54 <argp_parse@@Base+0x1250>
   19c28:	ldr	r1, [r5, r0, lsl #2]
   19c2c:	add	r0, r0, #4
   19c30:	cmp	r1, #0
   19c34:	bne	19c28 <argp_parse@@Base+0x1224>
   19c38:	ldr	r1, [fp, #8]
   19c3c:	mov	r2, r1
   19c40:	ldr	r1, [r1, #12]
   19c44:	add	r0, r1, r0
   19c48:	str	r1, [r6, #28]
   19c4c:	sub	r0, r0, #4
   19c50:	str	r0, [r2, #12]
   19c54:	add	r3, r6, #36	; 0x24
   19c58:	cmp	r5, #0
   19c5c:	ldrne	r0, [r5]
   19c60:	cmpne	r0, #0
   19c64:	beq	19cb4 <argp_parse@@Base+0x12b0>
   19c68:	ldr	r7, [fp, #8]
   19c6c:	add	r4, r5, #16
   19c70:	mov	r5, #0
   19c74:	mov	r1, r6
   19c78:	mov	r2, r5
   19c7c:	str	r7, [sp]
   19c80:	bl	199d4 <argp_parse@@Base+0xfd0>
   19c84:	mov	r3, r0
   19c88:	ldr	r0, [r4, r5, lsl #4]
   19c8c:	add	r5, r5, #1
   19c90:	cmp	r0, #0
   19c94:	bne	19c74 <argp_parse@@Base+0x1270>
   19c98:	b	19cb4 <argp_parse@@Base+0x12b0>
   19c9c:	mov	r3, r6
   19ca0:	mov	r6, #0
   19ca4:	cmp	r5, #0
   19ca8:	ldrne	r0, [r5]
   19cac:	cmpne	r0, #0
   19cb0:	bne	19c68 <argp_parse@@Base+0x1264>
   19cb4:	mov	r0, r3
   19cb8:	sub	sp, fp, #28
   19cbc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   19cc0:	movw	r2, #19268	; 0x4b44
   19cc4:	movw	ip, #19264	; 0x4b40
   19cc8:	movw	r3, #40164	; 0x9ce4
   19ccc:	movt	r2, #3
   19cd0:	movt	ip, #3
   19cd4:	movt	r3, #1
   19cd8:	str	r3, [ip]
   19cdc:	stm	r2, {r0, r1}
   19ce0:	bx	lr
   19ce4:	push	{fp, lr}
   19ce8:	mov	fp, sp
   19cec:	sub	sp, sp, #8
   19cf0:	movw	r2, #19268	; 0x4b44
   19cf4:	movw	r3, #12564	; 0x3114
   19cf8:	movt	r2, #3
   19cfc:	movt	r3, #2
   19d00:	ldm	r2, {r1, r2}
   19d04:	str	r2, [sp]
   19d08:	movw	r2, #12550	; 0x3106
   19d0c:	movt	r2, #2
   19d10:	bl	1aa1c <_obstack_memory_used@@Base+0x7ac>
   19d14:	mov	sp, fp
   19d18:	pop	{fp, pc}
   19d1c:	sub	r0, r0, #1
   19d20:	ldrb	r3, [r0, #1]!
   19d24:	cmp	r3, #47	; 0x2f
   19d28:	beq	19d20 <argp_parse@@Base+0x131c>
   19d2c:	mov	r2, #0
   19d30:	mov	r1, r0
   19d34:	uxtb	r3, r3
   19d38:	cmp	r3, #47	; 0x2f
   19d3c:	beq	19d64 <argp_parse@@Base+0x1360>
   19d40:	cmp	r3, #0
   19d44:	bxeq	lr
   19d48:	tst	r2, #1
   19d4c:	mov	r2, #0
   19d50:	movne	r0, r1
   19d54:	ldrb	r3, [r1, #1]!
   19d58:	uxtb	r3, r3
   19d5c:	cmp	r3, #47	; 0x2f
   19d60:	bne	19d40 <argp_parse@@Base+0x133c>
   19d64:	ldrb	r3, [r1, #1]!
   19d68:	mov	r2, #1
   19d6c:	uxtb	r3, r3
   19d70:	cmp	r3, #47	; 0x2f
   19d74:	bne	19d40 <argp_parse@@Base+0x133c>
   19d78:	b	19d64 <argp_parse@@Base+0x1360>
   19d7c:	push	{r4, sl, fp, lr}
   19d80:	add	fp, sp, #8
   19d84:	mov	r4, r0
   19d88:	bl	116c4 <strlen@plt>
   19d8c:	mov	r1, r0
   19d90:	sub	r2, r4, #1
   19d94:	mov	r0, r1
   19d98:	cmp	r1, #2
   19d9c:	popcc	{r4, sl, fp, pc}
   19da0:	ldrb	r3, [r2, r0]
   19da4:	sub	r1, r0, #1
   19da8:	cmp	r3, #47	; 0x2f
   19dac:	beq	19d94 <argp_parse@@Base+0x1390>
   19db0:	pop	{r4, sl, fp, pc}
   19db4:	push	{r4, r5, r6, sl, fp, lr}
   19db8:	add	fp, sp, #16
   19dbc:	mov	r4, r0
   19dc0:	bl	116e8 <__errno_location@plt>
   19dc4:	ldr	r6, [r0]
   19dc8:	mov	r5, r0
   19dcc:	mov	r0, r4
   19dd0:	bl	11568 <free@plt>
   19dd4:	str	r6, [r5]
   19dd8:	pop	{r4, r5, r6, sl, fp, pc}
   19ddc:	push	{fp, lr}
   19de0:	mov	fp, sp
   19de4:	sub	sp, sp, #16
   19de8:	mov	ip, #0
   19dec:	str	ip, [sp, #8]
   19df0:	str	ip, [sp, #4]
   19df4:	ldr	ip, [fp, #8]
   19df8:	str	ip, [sp]
   19dfc:	bl	1fea8 <argp_failure@@Base+0x31ac>
   19e00:	mov	sp, fp
   19e04:	pop	{fp, pc}
   19e08:	push	{fp, lr}
   19e0c:	mov	fp, sp
   19e10:	sub	sp, sp, #16
   19e14:	mov	ip, #0
   19e18:	str	ip, [sp, #12]
   19e1c:	str	ip, [sp, #4]
   19e20:	ldr	ip, [fp, #12]
   19e24:	str	ip, [sp, #8]
   19e28:	ldr	ip, [fp, #8]
   19e2c:	str	ip, [sp]
   19e30:	bl	1ed14 <argp_failure@@Base+0x2018>
   19e34:	mov	sp, fp
   19e38:	pop	{fp, pc}
   19e3c:	push	{fp, lr}
   19e40:	mov	fp, sp
   19e44:	sub	sp, sp, #16
   19e48:	mov	ip, #0
   19e4c:	str	ip, [sp, #8]
   19e50:	mov	ip, #1
   19e54:	str	ip, [sp, #4]
   19e58:	ldr	ip, [fp, #8]
   19e5c:	str	ip, [sp]
   19e60:	bl	1fea8 <argp_failure@@Base+0x31ac>
   19e64:	mov	sp, fp
   19e68:	pop	{fp, pc}
   19e6c:	push	{fp, lr}
   19e70:	mov	fp, sp
   19e74:	sub	sp, sp, #16
   19e78:	mov	ip, #0
   19e7c:	str	ip, [sp, #12]
   19e80:	mov	ip, #1
   19e84:	str	ip, [sp, #4]
   19e88:	ldr	ip, [fp, #12]
   19e8c:	str	ip, [sp, #8]
   19e90:	ldr	ip, [fp, #8]
   19e94:	str	ip, [sp]
   19e98:	bl	1ed14 <argp_failure@@Base+0x2018>
   19e9c:	mov	sp, fp
   19ea0:	pop	{fp, pc}
   19ea4:	sub	sp, sp, #8
   19ea8:	push	{fp, lr}
   19eac:	mov	fp, sp
   19eb0:	sub	sp, sp, #8
   19eb4:	str	r2, [fp, #8]
   19eb8:	add	r2, fp, #8
   19ebc:	str	r3, [fp, #12]
   19ec0:	orr	r2, r2, #4
   19ec4:	str	r2, [sp, #4]
   19ec8:	ldr	r2, [fp, #8]
   19ecc:	bl	11610 <ioctl@plt>
   19ed0:	mov	sp, fp
   19ed4:	pop	{fp, lr}
   19ed8:	add	sp, sp, #8
   19edc:	bx	lr

00019ee0 <_obstack_begin@@Base>:
   19ee0:	push	{r4, r5, r6, sl, fp, lr}
   19ee4:	add	fp, sp, #16
   19ee8:	cmp	r1, #0
   19eec:	mov	r4, r0
   19ef0:	str	r3, [r0, #28]
   19ef4:	mov	r5, r2
   19ef8:	movweq	r1, #4072	; 0xfe8
   19efc:	cmp	r2, #0
   19f00:	str	r1, [r0]
   19f04:	ldr	r0, [fp, #8]
   19f08:	movweq	r5, #8
   19f0c:	sub	r6, r5, #1
   19f10:	str	r0, [r4, #32]
   19f14:	str	r6, [r4, #24]
   19f18:	ldrb	r0, [r4, #40]	; 0x28
   19f1c:	and	r0, r0, #254	; 0xfe
   19f20:	strb	r0, [r4, #40]	; 0x28
   19f24:	mov	r0, r1
   19f28:	blx	r3
   19f2c:	cmp	r0, #0
   19f30:	str	r0, [r4, #4]
   19f34:	addne	r1, r6, r0
   19f38:	rsbne	r2, r5, #0
   19f3c:	addne	r1, r1, #8
   19f40:	andne	r1, r1, r2
   19f44:	strne	r1, [r4, #12]
   19f48:	strne	r1, [r4, #8]
   19f4c:	ldrne	r1, [r4]
   19f50:	addne	r1, r0, r1
   19f54:	strne	r1, [r0]
   19f58:	strne	r1, [r4, #16]
   19f5c:	movne	r1, #0
   19f60:	strne	r1, [r0, #4]
   19f64:	ldrbne	r0, [r4, #40]	; 0x28
   19f68:	andne	r0, r0, #249	; 0xf9
   19f6c:	strbne	r0, [r4, #40]	; 0x28
   19f70:	movne	r0, #1
   19f74:	popne	{r4, r5, r6, sl, fp, pc}
   19f78:	movw	r0, #19076	; 0x4a84
   19f7c:	movt	r0, #3
   19f80:	ldr	r0, [r0]
   19f84:	blx	r0

00019f88 <_obstack_begin_1@@Base>:
   19f88:	push	{r4, r5, r6, sl, fp, lr}
   19f8c:	add	fp, sp, #16
   19f90:	cmp	r1, #0
   19f94:	mov	r4, r0
   19f98:	str	r3, [r0, #28]
   19f9c:	mov	r5, r2
   19fa0:	movweq	r1, #4072	; 0xfe8
   19fa4:	cmp	r2, #0
   19fa8:	str	r1, [r0]
   19fac:	ldr	r0, [fp, #8]
   19fb0:	movweq	r5, #8
   19fb4:	sub	r6, r5, #1
   19fb8:	str	r0, [r4, #32]
   19fbc:	ldr	r0, [fp, #12]
   19fc0:	str	r0, [r4, #36]	; 0x24
   19fc4:	str	r6, [r4, #24]
   19fc8:	ldrb	r2, [r4, #40]	; 0x28
   19fcc:	orr	r2, r2, #1
   19fd0:	strb	r2, [r4, #40]	; 0x28
   19fd4:	blx	r3
   19fd8:	cmp	r0, #0
   19fdc:	str	r0, [r4, #4]
   19fe0:	addne	r1, r6, r0
   19fe4:	rsbne	r2, r5, #0
   19fe8:	addne	r1, r1, #8
   19fec:	andne	r1, r1, r2
   19ff0:	strne	r1, [r4, #12]
   19ff4:	strne	r1, [r4, #8]
   19ff8:	ldrne	r1, [r4]
   19ffc:	addne	r1, r0, r1
   1a000:	strne	r1, [r0]
   1a004:	strne	r1, [r4, #16]
   1a008:	movne	r1, #0
   1a00c:	strne	r1, [r0, #4]
   1a010:	ldrbne	r0, [r4, #40]	; 0x28
   1a014:	andne	r0, r0, #249	; 0xf9
   1a018:	strbne	r0, [r4, #40]	; 0x28
   1a01c:	movne	r0, #1
   1a020:	popne	{r4, r5, r6, sl, fp, pc}
   1a024:	movw	r0, #19076	; 0x4a84
   1a028:	movt	r0, #3
   1a02c:	ldr	r0, [r0]
   1a030:	blx	r0

0001a034 <_obstack_newchunk@@Base>:
   1a034:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1a038:	add	fp, sp, #28
   1a03c:	sub	sp, sp, #4
   1a040:	mov	r4, r0
   1a044:	ldr	r2, [r0]
   1a048:	ldr	r0, [r0, #8]
   1a04c:	ldr	r3, [r4, #12]
   1a050:	sub	r9, r3, r0
   1a054:	ldr	r0, [r4, #24]
   1a058:	mov	r3, #0
   1a05c:	add	r1, r9, r1
   1a060:	adds	r6, r1, r0
   1a064:	adc	r0, r3, #0
   1a068:	mov	r3, #100	; 0x64
   1a06c:	add	r3, r3, r9, lsr #3
   1a070:	adds	r7, r3, r6
   1a074:	movcs	r7, r6
   1a078:	cmp	r7, r2
   1a07c:	movcc	r7, r2
   1a080:	cmp	r1, r9
   1a084:	bcc	1a188 <_obstack_newchunk@@Base+0x154>
   1a088:	cmp	r0, #0
   1a08c:	bne	1a188 <_obstack_newchunk@@Base+0x154>
   1a090:	ldrb	r0, [r4, #40]	; 0x28
   1a094:	ldr	r8, [r4, #4]
   1a098:	tst	r0, #1
   1a09c:	bne	1a0bc <_obstack_newchunk@@Base+0x88>
   1a0a0:	ldr	r1, [r4, #28]
   1a0a4:	mov	r0, r7
   1a0a8:	blx	r1
   1a0ac:	mov	r6, r0
   1a0b0:	cmp	r0, #0
   1a0b4:	bne	1a0d8 <_obstack_newchunk@@Base+0xa4>
   1a0b8:	b	1a188 <_obstack_newchunk@@Base+0x154>
   1a0bc:	ldr	r2, [r4, #28]
   1a0c0:	ldr	r0, [r4, #36]	; 0x24
   1a0c4:	mov	r1, r7
   1a0c8:	blx	r2
   1a0cc:	mov	r6, r0
   1a0d0:	cmp	r0, #0
   1a0d4:	beq	1a188 <_obstack_newchunk@@Base+0x154>
   1a0d8:	add	r0, r6, r7
   1a0dc:	str	r6, [r4, #4]
   1a0e0:	str	r8, [r6, #4]
   1a0e4:	mov	r2, r9
   1a0e8:	str	r0, [r4, #16]
   1a0ec:	str	r0, [r6]
   1a0f0:	ldr	r5, [r4, #24]
   1a0f4:	ldr	sl, [r4, #8]
   1a0f8:	add	r0, r5, r6
   1a0fc:	mov	r1, sl
   1a100:	add	r0, r0, #8
   1a104:	bic	r7, r0, r5
   1a108:	mov	r0, r7
   1a10c:	bl	11598 <memcpy@plt>
   1a110:	ldrb	r0, [r4, #40]	; 0x28
   1a114:	tst	r0, #2
   1a118:	bne	1a168 <_obstack_newchunk@@Base+0x134>
   1a11c:	add	r1, r5, r8
   1a120:	mvn	r0, r5
   1a124:	add	r1, r1, #8
   1a128:	and	r0, r1, r0
   1a12c:	cmp	sl, r0
   1a130:	bne	1a168 <_obstack_newchunk@@Base+0x134>
   1a134:	ldr	r0, [r8, #4]
   1a138:	str	r0, [r6, #4]
   1a13c:	ldrb	r0, [r4, #40]	; 0x28
   1a140:	tst	r0, #1
   1a144:	bne	1a158 <_obstack_newchunk@@Base+0x124>
   1a148:	ldr	r1, [r4, #32]
   1a14c:	mov	r0, r8
   1a150:	blx	r1
   1a154:	b	1a168 <_obstack_newchunk@@Base+0x134>
   1a158:	ldr	r2, [r4, #32]
   1a15c:	ldr	r0, [r4, #36]	; 0x24
   1a160:	mov	r1, r8
   1a164:	blx	r2
   1a168:	add	r0, r7, r9
   1a16c:	str	r7, [r4, #8]
   1a170:	str	r0, [r4, #12]
   1a174:	ldrb	r0, [r4, #40]	; 0x28
   1a178:	and	r0, r0, #253	; 0xfd
   1a17c:	strb	r0, [r4, #40]	; 0x28
   1a180:	sub	sp, fp, #28
   1a184:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a188:	movw	r0, #19076	; 0x4a84
   1a18c:	movt	r0, #3
   1a190:	ldr	r0, [r0]
   1a194:	blx	r0

0001a198 <_obstack_allocated_p@@Base>:
   1a198:	ldr	r2, [r0, #4]
   1a19c:	mov	r0, #0
   1a1a0:	cmp	r2, #0
   1a1a4:	bxeq	lr
   1a1a8:	cmp	r2, r1
   1a1ac:	bcc	1a1c4 <_obstack_allocated_p@@Base+0x2c>
   1a1b0:	ldr	r2, [r2, #4]
   1a1b4:	cmp	r2, #0
   1a1b8:	bxeq	lr
   1a1bc:	cmp	r2, r1
   1a1c0:	bcs	1a1b0 <_obstack_allocated_p@@Base+0x18>
   1a1c4:	ldr	r3, [r2]
   1a1c8:	cmp	r3, r1
   1a1cc:	bcc	1a1b0 <_obstack_allocated_p@@Base+0x18>
   1a1d0:	mov	r0, #1
   1a1d4:	bx	lr

0001a1d8 <_obstack_free@@Base>:
   1a1d8:	push	{r4, r5, r6, sl, fp, lr}
   1a1dc:	add	fp, sp, #16
   1a1e0:	mov	r5, r1
   1a1e4:	ldr	r1, [r0, #4]
   1a1e8:	cmp	r1, #0
   1a1ec:	beq	1a24c <_obstack_free@@Base+0x74>
   1a1f0:	mov	r4, r0
   1a1f4:	cmp	r1, r5
   1a1f8:	bcs	1a208 <_obstack_free@@Base+0x30>
   1a1fc:	ldr	r0, [r1]
   1a200:	cmp	r0, r5
   1a204:	bcs	1a258 <_obstack_free@@Base+0x80>
   1a208:	ldrb	r0, [r4, #40]	; 0x28
   1a20c:	ldr	r6, [r1, #4]
   1a210:	tst	r0, #1
   1a214:	bne	1a228 <_obstack_free@@Base+0x50>
   1a218:	ldr	r2, [r4, #32]
   1a21c:	mov	r0, r1
   1a220:	blx	r2
   1a224:	b	1a234 <_obstack_free@@Base+0x5c>
   1a228:	ldr	r2, [r4, #32]
   1a22c:	ldr	r0, [r4, #36]	; 0x24
   1a230:	blx	r2
   1a234:	ldrb	r0, [r4, #40]	; 0x28
   1a238:	cmp	r6, #0
   1a23c:	mov	r1, r6
   1a240:	orr	r0, r0, #2
   1a244:	strb	r0, [r4, #40]	; 0x28
   1a248:	bne	1a1f4 <_obstack_free@@Base+0x1c>
   1a24c:	cmp	r5, #0
   1a250:	popeq	{r4, r5, r6, sl, fp, pc}
   1a254:	bl	1182c <abort@plt>
   1a258:	str	r5, [r4, #8]
   1a25c:	str	r5, [r4, #12]
   1a260:	ldr	r0, [r1]
   1a264:	str	r1, [r4, #4]
   1a268:	str	r0, [r4, #16]
   1a26c:	pop	{r4, r5, r6, sl, fp, pc}

0001a270 <_obstack_memory_used@@Base>:
   1a270:	ldr	r1, [r0, #4]
   1a274:	mov	r0, #0
   1a278:	b	1a28c <_obstack_memory_used@@Base+0x1c>
   1a27c:	ldr	r2, [r1]
   1a280:	sub	r0, r0, r1
   1a284:	ldr	r1, [r1, #4]
   1a288:	add	r0, r0, r2
   1a28c:	cmp	r1, #0
   1a290:	bxeq	lr
   1a294:	b	1a27c <_obstack_memory_used@@Base+0xc>
   1a298:	push	{fp, lr}
   1a29c:	mov	fp, sp
   1a2a0:	movw	r0, #19152	; 0x4ad0
   1a2a4:	movw	r1, #12674	; 0x3182
   1a2a8:	movw	r2, #12577	; 0x3121
   1a2ac:	movt	r0, #3
   1a2b0:	movt	r1, #2
   1a2b4:	movt	r2, #2
   1a2b8:	ldr	r0, [r0]
   1a2bc:	bl	116dc <fprintf@plt>
   1a2c0:	movw	r0, #19120	; 0x4ab0
   1a2c4:	movt	r0, #3
   1a2c8:	ldr	r0, [r0]
   1a2cc:	bl	116ac <exit@plt>
   1a2d0:	push	{r4, r5, fp, lr}
   1a2d4:	add	fp, sp, #8
   1a2d8:	cmp	r0, #0
   1a2dc:	beq	1a370 <_obstack_memory_used@@Base+0x100>
   1a2e0:	mov	r1, #47	; 0x2f
   1a2e4:	mov	r4, r0
   1a2e8:	bl	11778 <strrchr@plt>
   1a2ec:	cmp	r0, #0
   1a2f0:	mov	r5, r4
   1a2f4:	addne	r5, r0, #1
   1a2f8:	sub	r0, r5, r4
   1a2fc:	cmp	r0, #7
   1a300:	blt	1a354 <_obstack_memory_used@@Base+0xe4>
   1a304:	movw	r1, #12650	; 0x316a
   1a308:	sub	r0, r5, #7
   1a30c:	mov	r2, #7
   1a310:	movt	r1, #2
   1a314:	bl	11820 <strncmp@plt>
   1a318:	cmp	r0, #0
   1a31c:	bne	1a354 <_obstack_memory_used@@Base+0xe4>
   1a320:	movw	r1, #12658	; 0x3172
   1a324:	mov	r0, r5
   1a328:	mov	r2, #3
   1a32c:	movt	r1, #2
   1a330:	bl	11820 <strncmp@plt>
   1a334:	cmp	r0, #0
   1a338:	beq	1a344 <_obstack_memory_used@@Base+0xd4>
   1a33c:	mov	r4, r5
   1a340:	b	1a354 <_obstack_memory_used@@Base+0xe4>
   1a344:	movw	r0, #19144	; 0x4ac8
   1a348:	add	r4, r5, #3
   1a34c:	movt	r0, #3
   1a350:	str	r4, [r0]
   1a354:	movw	r0, #19148	; 0x4acc
   1a358:	movt	r0, #3
   1a35c:	str	r4, [r0]
   1a360:	movw	r0, #19276	; 0x4b4c
   1a364:	movt	r0, #3
   1a368:	str	r4, [r0]
   1a36c:	pop	{r4, r5, fp, pc}
   1a370:	movw	r0, #19152	; 0x4ad0
   1a374:	mov	r1, #55	; 0x37
   1a378:	mov	r2, #1
   1a37c:	movt	r0, #3
   1a380:	ldr	r3, [r0]
   1a384:	movw	r0, #12594	; 0x3132
   1a388:	movt	r0, #2
   1a38c:	bl	11604 <fwrite@plt>
   1a390:	bl	1182c <abort@plt>
   1a394:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1a398:	add	fp, sp, #28
   1a39c:	sub	sp, sp, #124	; 0x7c
   1a3a0:	mov	r8, r2
   1a3a4:	mov	sl, r1
   1a3a8:	mov	r4, r0
   1a3ac:	bl	11730 <fileno@plt>
   1a3b0:	mov	r1, r0
   1a3b4:	add	r2, sp, #16
   1a3b8:	mov	r0, #3
   1a3bc:	bl	115f8 <__fxstat64@plt>
   1a3c0:	mov	r9, #8192	; 0x2000
   1a3c4:	cmp	r0, #0
   1a3c8:	blt	1a438 <_obstack_memory_used@@Base+0x1c8>
   1a3cc:	ldr	r0, [sp, #32]
   1a3d0:	and	r0, r0, #61440	; 0xf000
   1a3d4:	cmp	r0, #32768	; 0x8000
   1a3d8:	bne	1a438 <_obstack_memory_used@@Base+0x1c8>
   1a3dc:	mov	r0, r4
   1a3e0:	bl	11850 <ftello64@plt>
   1a3e4:	cmp	r1, #0
   1a3e8:	blt	1a438 <_obstack_memory_used@@Base+0x1c8>
   1a3ec:	ldr	r2, [sp, #64]	; 0x40
   1a3f0:	ldr	r3, [sp, #68]	; 0x44
   1a3f4:	subs	r7, r0, r2
   1a3f8:	sbcs	r7, r1, r3
   1a3fc:	bge	1a438 <_obstack_memory_used@@Base+0x1c8>
   1a400:	subs	r0, r2, r0
   1a404:	mvn	r2, #-2147483647	; 0x80000001
   1a408:	sbc	r1, r3, r1
   1a40c:	subs	r2, r2, r0
   1a410:	rscs	r1, r1, #0
   1a414:	bge	1a434 <_obstack_memory_used@@Base+0x1c4>
   1a418:	bl	116e8 <__errno_location@plt>
   1a41c:	mov	r1, #12
   1a420:	mov	r6, #0
   1a424:	str	r1, [r0]
   1a428:	mov	r0, r6
   1a42c:	sub	sp, fp, #28
   1a430:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a434:	add	r9, r0, #1
   1a438:	mov	r0, r9
   1a43c:	bl	1b344 <_obstack_memory_used@@Base+0x10d4>
   1a440:	mov	r6, #0
   1a444:	cmp	r0, #0
   1a448:	beq	1a62c <_obstack_memory_used@@Base+0x3bc>
   1a44c:	mov	r1, #1
   1a450:	mov	r2, r9
   1a454:	mov	r3, r4
   1a458:	mov	r5, r0
   1a45c:	bl	11628 <fread@plt>
   1a460:	cmp	r0, r9
   1a464:	str	r8, [sp, #8]
   1a468:	str	sl, [sp, #12]
   1a46c:	bne	1a4e0 <_obstack_memory_used@@Base+0x270>
   1a470:	ands	r0, sl, #2
   1a474:	bne	1a52c <_obstack_memory_used@@Base+0x2bc>
   1a478:	mvn	r6, #-2147483648	; 0x80000000
   1a47c:	mov	r0, r9
   1a480:	cmn	r0, #-2147483647	; 0x80000001
   1a484:	beq	1a5e8 <_obstack_memory_used@@Base+0x378>
   1a488:	eor	r1, r6, r0, lsr #1
   1a48c:	mvn	r7, #-2147483648	; 0x80000000
   1a490:	cmp	r0, r1
   1a494:	addcc	r7, r0, r0, lsr #1
   1a498:	mov	r0, r5
   1a49c:	mov	r1, r7
   1a4a0:	bl	1b374 <_obstack_memory_used@@Base+0x1104>
   1a4a4:	cmp	r0, #0
   1a4a8:	beq	1a610 <_obstack_memory_used@@Base+0x3a0>
   1a4ac:	sub	r5, r7, r9
   1a4b0:	mov	sl, r0
   1a4b4:	add	r0, r0, r9
   1a4b8:	mov	r1, #1
   1a4bc:	mov	r3, r4
   1a4c0:	mov	r2, r5
   1a4c4:	bl	11628 <fread@plt>
   1a4c8:	cmp	r0, r5
   1a4cc:	add	r9, r0, r9
   1a4d0:	mov	r5, sl
   1a4d4:	mov	r0, r7
   1a4d8:	beq	1a480 <_obstack_memory_used@@Base+0x210>
   1a4dc:	b	1a4ec <_obstack_memory_used@@Base+0x27c>
   1a4e0:	mov	r7, r9
   1a4e4:	mov	sl, r5
   1a4e8:	mov	r9, r0
   1a4ec:	mov	r0, r4
   1a4f0:	bl	11580 <ferror@plt>
   1a4f4:	cmp	r0, #0
   1a4f8:	beq	1a5b4 <_obstack_memory_used@@Base+0x344>
   1a4fc:	ldr	r0, [sp, #12]
   1a500:	and	r5, r0, #2
   1a504:	bl	116e8 <__errno_location@plt>
   1a508:	ldr	r4, [r0]
   1a50c:	mov	r6, #0
   1a510:	cmp	r5, #0
   1a514:	beq	1a524 <_obstack_memory_used@@Base+0x2b4>
   1a518:	mov	r0, sl
   1a51c:	mov	r1, r7
   1a520:	bl	117e4 <explicit_bzero@plt>
   1a524:	mov	r5, sl
   1a528:	b	1a61c <_obstack_memory_used@@Base+0x3ac>
   1a52c:	mvn	r8, #-2147483648	; 0x80000000
   1a530:	mov	r6, r9
   1a534:	str	r0, [sp, #4]
   1a538:	cmn	r6, #-2147483647	; 0x80000001
   1a53c:	beq	1a5f0 <_obstack_memory_used@@Base+0x380>
   1a540:	eor	r0, r8, r6, lsr #1
   1a544:	mvn	r7, #-2147483648	; 0x80000000
   1a548:	cmp	r6, r0
   1a54c:	addcc	r7, r6, r6, lsr #1
   1a550:	mov	r0, r7
   1a554:	bl	1b344 <_obstack_memory_used@@Base+0x10d4>
   1a558:	cmp	r0, #0
   1a55c:	beq	1a638 <_obstack_memory_used@@Base+0x3c8>
   1a560:	mov	r1, r5
   1a564:	mov	r2, r6
   1a568:	mov	sl, r0
   1a56c:	bl	11598 <memcpy@plt>
   1a570:	mov	r0, r5
   1a574:	mov	r1, r6
   1a578:	bl	117e4 <explicit_bzero@plt>
   1a57c:	mov	r0, r5
   1a580:	bl	19db4 <argp_parse@@Base+0x13b0>
   1a584:	sub	r5, r7, r9
   1a588:	add	r0, sl, r9
   1a58c:	mov	r1, #1
   1a590:	mov	r3, r4
   1a594:	mov	r2, r5
   1a598:	bl	11628 <fread@plt>
   1a59c:	cmp	r0, r5
   1a5a0:	add	r9, r0, r9
   1a5a4:	mov	r5, sl
   1a5a8:	mov	r6, r7
   1a5ac:	beq	1a538 <_obstack_memory_used@@Base+0x2c8>
   1a5b0:	b	1a4ec <_obstack_memory_used@@Base+0x27c>
   1a5b4:	sub	r0, r7, #1
   1a5b8:	cmp	r9, r0
   1a5bc:	bcs	1a69c <_obstack_memory_used@@Base+0x42c>
   1a5c0:	ldr	r0, [sp, #12]
   1a5c4:	add	r1, r9, #1
   1a5c8:	tst	r0, #2
   1a5cc:	bne	1a658 <_obstack_memory_used@@Base+0x3e8>
   1a5d0:	mov	r0, sl
   1a5d4:	bl	1b374 <_obstack_memory_used@@Base+0x1104>
   1a5d8:	mov	r6, r0
   1a5dc:	cmp	r0, #0
   1a5e0:	moveq	r6, sl
   1a5e4:	b	1a6a0 <_obstack_memory_used@@Base+0x430>
   1a5e8:	mov	r4, #12
   1a5ec:	b	1a618 <_obstack_memory_used@@Base+0x3a8>
   1a5f0:	mov	r4, #12
   1a5f4:	mov	sl, r5
   1a5f8:	mvn	r7, #-2147483648	; 0x80000000
   1a5fc:	ldr	r5, [sp, #4]
   1a600:	mov	r6, #0
   1a604:	cmp	r5, #0
   1a608:	bne	1a518 <_obstack_memory_used@@Base+0x2a8>
   1a60c:	b	1a524 <_obstack_memory_used@@Base+0x2b4>
   1a610:	bl	116e8 <__errno_location@plt>
   1a614:	ldr	r4, [r0]
   1a618:	mov	r6, #0
   1a61c:	mov	r0, r5
   1a620:	bl	19db4 <argp_parse@@Base+0x13b0>
   1a624:	bl	116e8 <__errno_location@plt>
   1a628:	str	r4, [r0]
   1a62c:	mov	r0, r6
   1a630:	sub	sp, fp, #28
   1a634:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a638:	bl	116e8 <__errno_location@plt>
   1a63c:	ldr	r4, [r0]
   1a640:	mov	sl, r5
   1a644:	ldr	r5, [sp, #4]
   1a648:	mov	r6, #0
   1a64c:	cmp	r5, #0
   1a650:	bne	1a518 <_obstack_memory_used@@Base+0x2a8>
   1a654:	b	1a524 <_obstack_memory_used@@Base+0x2b4>
   1a658:	mov	r0, r1
   1a65c:	bl	1b344 <_obstack_memory_used@@Base+0x10d4>
   1a660:	cmp	r0, #0
   1a664:	beq	1a690 <_obstack_memory_used@@Base+0x420>
   1a668:	mov	r1, sl
   1a66c:	mov	r2, r9
   1a670:	mov	r6, r0
   1a674:	bl	11598 <memcpy@plt>
   1a678:	mov	r0, sl
   1a67c:	mov	r1, r7
   1a680:	bl	117e4 <explicit_bzero@plt>
   1a684:	mov	r0, sl
   1a688:	bl	19db4 <argp_parse@@Base+0x13b0>
   1a68c:	b	1a6a0 <_obstack_memory_used@@Base+0x430>
   1a690:	add	r0, sl, r9
   1a694:	sub	r1, r7, r9
   1a698:	bl	117e4 <explicit_bzero@plt>
   1a69c:	mov	r6, sl
   1a6a0:	ldr	r1, [sp, #8]
   1a6a4:	mov	r0, #0
   1a6a8:	strb	r0, [r6, r9]
   1a6ac:	str	r9, [r1]
   1a6b0:	mov	r0, r6
   1a6b4:	sub	sp, fp, #28
   1a6b8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a6bc:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   1a6c0:	add	fp, sp, #24
   1a6c4:	mov	r6, r1
   1a6c8:	movw	r1, #12662	; 0x3176
   1a6cc:	mov	r5, r2
   1a6d0:	movw	r2, #9878	; 0x2696
   1a6d4:	movt	r2, #2
   1a6d8:	movt	r1, #2
   1a6dc:	tst	r6, #1
   1a6e0:	moveq	r1, r2
   1a6e4:	bl	117cc <fopen64@plt>
   1a6e8:	mov	r4, #0
   1a6ec:	cmp	r0, #0
   1a6f0:	beq	1a760 <_obstack_memory_used@@Base+0x4f0>
   1a6f4:	mov	r7, r0
   1a6f8:	ands	r8, r6, #2
   1a6fc:	beq	1a714 <_obstack_memory_used@@Base+0x4a4>
   1a700:	mov	r0, r7
   1a704:	mov	r1, #0
   1a708:	mov	r2, #2
   1a70c:	mov	r3, #0
   1a710:	bl	1170c <setvbuf@plt>
   1a714:	mov	r0, r7
   1a718:	mov	r1, r6
   1a71c:	mov	r2, r5
   1a720:	bl	1a394 <_obstack_memory_used@@Base+0x124>
   1a724:	mov	r6, r0
   1a728:	mov	r0, r7
   1a72c:	bl	11748 <fclose@plt>
   1a730:	cmp	r0, #0
   1a734:	moveq	r0, r6
   1a738:	popeq	{r4, r5, r6, r7, r8, sl, fp, pc}
   1a73c:	cmp	r6, #0
   1a740:	beq	1a760 <_obstack_memory_used@@Base+0x4f0>
   1a744:	cmp	r8, #0
   1a748:	beq	1a758 <_obstack_memory_used@@Base+0x4e8>
   1a74c:	ldr	r1, [r5]
   1a750:	mov	r0, r6
   1a754:	bl	117e4 <explicit_bzero@plt>
   1a758:	mov	r0, r6
   1a75c:	bl	19db4 <argp_parse@@Base+0x13b0>
   1a760:	mov	r0, r4
   1a764:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   1a768:	push	{r4, r5, r6, r7, fp, lr}
   1a76c:	add	fp, sp, #16
   1a770:	sub	sp, sp, #32
   1a774:	ldr	r7, [fp, #12]
   1a778:	ldr	r6, [fp, #8]
   1a77c:	mov	r4, r2
   1a780:	mov	r5, r0
   1a784:	cmp	r1, #0
   1a788:	beq	1a7a8 <_obstack_memory_used@@Base+0x538>
   1a78c:	mov	r2, r1
   1a790:	movw	r1, #12666	; 0x317a
   1a794:	str	r3, [sp]
   1a798:	mov	r0, r5
   1a79c:	mov	r3, r4
   1a7a0:	movt	r1, #2
   1a7a4:	b	1a7b8 <_obstack_memory_used@@Base+0x548>
   1a7a8:	movw	r1, #12678	; 0x3186
   1a7ac:	mov	r0, r5
   1a7b0:	mov	r2, r4
   1a7b4:	movt	r1, #2
   1a7b8:	bl	116dc <fprintf@plt>
   1a7bc:	movw	r1, #13442	; 0x3482
   1a7c0:	movw	r2, #12685	; 0x318d
   1a7c4:	mov	r0, r5
   1a7c8:	movw	r3, #2022	; 0x7e6
   1a7cc:	movt	r1, #2
   1a7d0:	movt	r2, #2
   1a7d4:	bl	116dc <fprintf@plt>
   1a7d8:	mov	r0, #10
   1a7dc:	mov	r1, r5
   1a7e0:	bl	11790 <fputc@plt>
   1a7e4:	movw	r1, #12689	; 0x3191
   1a7e8:	movw	r2, #12860	; 0x323c
   1a7ec:	mov	r0, r5
   1a7f0:	movt	r1, #2
   1a7f4:	movt	r2, #2
   1a7f8:	bl	116dc <fprintf@plt>
   1a7fc:	mov	r0, #10
   1a800:	mov	r1, r5
   1a804:	bl	11790 <fputc@plt>
   1a808:	cmp	r7, #9
   1a80c:	bhi	1a848 <_obstack_memory_used@@Base+0x5d8>
   1a810:	add	r0, pc, #0
   1a814:	ldr	pc, [r0, r7, lsl #2]
   1a818:	andeq	sl, r1, r0, asr #16
   1a81c:	andeq	sl, r1, r8, lsl #17
   1a820:	andeq	sl, r1, r4, lsr #17
   1a824:	andeq	sl, r1, r0, asr #17
   1a828:	andeq	sl, r1, r4, ror #17
   1a82c:	andeq	sl, r1, ip, lsl #18
   1a830:	andeq	sl, r1, r4, lsr r9
   1a834:	andeq	sl, r1, r4, ror #18
   1a838:	ldrdeq	sl, [r1], -ip
   1a83c:	muleq	r1, ip, r9
   1a840:	sub	sp, fp, #16
   1a844:	pop	{r4, r5, r6, r7, fp, pc}
   1a848:	add	r7, r6, #8
   1a84c:	ldm	r6, {r2, r3}
   1a850:	add	lr, r6, #20
   1a854:	ldm	r7, {r0, r1, r7}
   1a858:	ldm	lr, {r4, ip, lr}
   1a85c:	ldr	r6, [r6, #32]
   1a860:	stm	sp, {r0, r1, r7}
   1a864:	movw	r1, #13213	; 0x339d
   1a868:	add	r0, sp, #12
   1a86c:	stm	r0, {r4, ip, lr}
   1a870:	str	r6, [sp, #24]
   1a874:	movt	r1, #2
   1a878:	mov	r0, r5
   1a87c:	bl	116dc <fprintf@plt>
   1a880:	sub	sp, fp, #16
   1a884:	pop	{r4, r5, r6, r7, fp, pc}
   1a888:	ldr	r2, [r6]
   1a88c:	movw	r1, #12894	; 0x325e
   1a890:	mov	r0, r5
   1a894:	movt	r1, #2
   1a898:	sub	sp, fp, #16
   1a89c:	pop	{r4, r5, r6, r7, fp, lr}
   1a8a0:	b	116dc <fprintf@plt>
   1a8a4:	ldm	r6, {r2, r3}
   1a8a8:	movw	r1, #12910	; 0x326e
   1a8ac:	mov	r0, r5
   1a8b0:	movt	r1, #2
   1a8b4:	sub	sp, fp, #16
   1a8b8:	pop	{r4, r5, r6, r7, fp, lr}
   1a8bc:	b	116dc <fprintf@plt>
   1a8c0:	ldm	r6, {r2, r3}
   1a8c4:	ldr	r0, [r6, #8]
   1a8c8:	movw	r1, #12933	; 0x3285
   1a8cc:	movt	r1, #2
   1a8d0:	str	r0, [sp]
   1a8d4:	mov	r0, r5
   1a8d8:	bl	116dc <fprintf@plt>
   1a8dc:	sub	sp, fp, #16
   1a8e0:	pop	{r4, r5, r6, r7, fp, pc}
   1a8e4:	ldm	r6, {r2, r3}
   1a8e8:	ldr	r0, [r6, #8]
   1a8ec:	ldr	r1, [r6, #12]
   1a8f0:	stm	sp, {r0, r1}
   1a8f4:	movw	r1, #12961	; 0x32a1
   1a8f8:	movt	r1, #2
   1a8fc:	mov	r0, r5
   1a900:	bl	116dc <fprintf@plt>
   1a904:	sub	sp, fp, #16
   1a908:	pop	{r4, r5, r6, r7, fp, pc}
   1a90c:	add	r7, r6, #8
   1a910:	ldm	r6, {r2, r3}
   1a914:	ldm	r7, {r0, r1, r7}
   1a918:	stm	sp, {r0, r1, r7}
   1a91c:	movw	r1, #12993	; 0x32c1
   1a920:	movt	r1, #2
   1a924:	mov	r0, r5
   1a928:	bl	116dc <fprintf@plt>
   1a92c:	sub	sp, fp, #16
   1a930:	pop	{r4, r5, r6, r7, fp, pc}
   1a934:	add	r7, r6, #8
   1a938:	ldm	r6, {r2, r3}
   1a93c:	ldm	r7, {r0, r1, r7}
   1a940:	ldr	r6, [r6, #20]
   1a944:	stm	sp, {r0, r1, r7}
   1a948:	movw	r1, #13029	; 0x32e5
   1a94c:	str	r6, [sp, #12]
   1a950:	movt	r1, #2
   1a954:	mov	r0, r5
   1a958:	bl	116dc <fprintf@plt>
   1a95c:	sub	sp, fp, #16
   1a960:	pop	{r4, r5, r6, r7, fp, pc}
   1a964:	add	r7, r6, #8
   1a968:	ldm	r6, {r2, r3}
   1a96c:	ldm	r7, {r0, r1, r7}
   1a970:	ldr	r4, [r6, #20]
   1a974:	ldr	r6, [r6, #24]
   1a978:	stm	sp, {r0, r1, r7}
   1a97c:	movw	r1, #13069	; 0x330d
   1a980:	str	r4, [sp, #12]
   1a984:	str	r6, [sp, #16]
   1a988:	movt	r1, #2
   1a98c:	mov	r0, r5
   1a990:	bl	116dc <fprintf@plt>
   1a994:	sub	sp, fp, #16
   1a998:	pop	{r4, r5, r6, r7, fp, pc}
   1a99c:	add	r7, r6, #8
   1a9a0:	ldm	r6, {r2, r3}
   1a9a4:	add	lr, r6, #20
   1a9a8:	ldm	r7, {r0, r1, r7}
   1a9ac:	ldm	lr, {r4, ip, lr}
   1a9b0:	ldr	r6, [r6, #32]
   1a9b4:	stm	sp, {r0, r1, r7}
   1a9b8:	movw	r1, #13161	; 0x3369
   1a9bc:	add	r0, sp, #12
   1a9c0:	stm	r0, {r4, ip, lr}
   1a9c4:	str	r6, [sp, #24]
   1a9c8:	movt	r1, #2
   1a9cc:	mov	r0, r5
   1a9d0:	bl	116dc <fprintf@plt>
   1a9d4:	sub	sp, fp, #16
   1a9d8:	pop	{r4, r5, r6, r7, fp, pc}
   1a9dc:	add	r7, r6, #8
   1a9e0:	ldm	r6, {r2, r3}
   1a9e4:	ldm	r7, {r0, r1, r7}
   1a9e8:	ldr	r4, [r6, #20]
   1a9ec:	ldr	ip, [r6, #24]
   1a9f0:	ldr	r6, [r6, #28]
   1a9f4:	stm	sp, {r0, r1, r7}
   1a9f8:	movw	r1, #13113	; 0x3339
   1a9fc:	str	r4, [sp, #12]
   1aa00:	str	ip, [sp, #16]
   1aa04:	str	r6, [sp, #20]
   1aa08:	movt	r1, #2
   1aa0c:	mov	r0, r5
   1aa10:	bl	116dc <fprintf@plt>
   1aa14:	sub	sp, fp, #16
   1aa18:	pop	{r4, r5, r6, r7, fp, pc}
   1aa1c:	push	{r4, sl, fp, lr}
   1aa20:	add	fp, sp, #8
   1aa24:	sub	sp, sp, #8
   1aa28:	ldr	ip, [fp, #8]
   1aa2c:	mov	lr, #0
   1aa30:	ldr	r4, [ip, lr, lsl #2]
   1aa34:	add	lr, lr, #1
   1aa38:	cmp	r4, #0
   1aa3c:	bne	1aa30 <_obstack_memory_used@@Base+0x7c0>
   1aa40:	sub	r4, lr, #1
   1aa44:	str	ip, [sp]
   1aa48:	str	r4, [sp, #4]
   1aa4c:	bl	1a768 <_obstack_memory_used@@Base+0x4f8>
   1aa50:	sub	sp, fp, #8
   1aa54:	pop	{r4, sl, fp, pc}
   1aa58:	push	{fp, lr}
   1aa5c:	mov	fp, sp
   1aa60:	sub	sp, sp, #48	; 0x30
   1aa64:	ldr	ip, [fp, #8]
   1aa68:	ldr	lr, [ip]
   1aa6c:	cmp	lr, #0
   1aa70:	str	lr, [sp, #8]
   1aa74:	beq	1ab10 <_obstack_memory_used@@Base+0x8a0>
   1aa78:	ldr	lr, [ip, #4]
   1aa7c:	cmp	lr, #0
   1aa80:	str	lr, [sp, #12]
   1aa84:	beq	1ab18 <_obstack_memory_used@@Base+0x8a8>
   1aa88:	ldr	lr, [ip, #8]
   1aa8c:	cmp	lr, #0
   1aa90:	str	lr, [sp, #16]
   1aa94:	beq	1ab20 <_obstack_memory_used@@Base+0x8b0>
   1aa98:	ldr	lr, [ip, #12]
   1aa9c:	cmp	lr, #0
   1aaa0:	str	lr, [sp, #20]
   1aaa4:	beq	1ab28 <_obstack_memory_used@@Base+0x8b8>
   1aaa8:	ldr	lr, [ip, #16]
   1aaac:	cmp	lr, #0
   1aab0:	str	lr, [sp, #24]
   1aab4:	beq	1ab30 <_obstack_memory_used@@Base+0x8c0>
   1aab8:	ldr	lr, [ip, #20]
   1aabc:	cmp	lr, #0
   1aac0:	str	lr, [sp, #28]
   1aac4:	beq	1ab38 <_obstack_memory_used@@Base+0x8c8>
   1aac8:	ldr	lr, [ip, #24]
   1aacc:	cmp	lr, #0
   1aad0:	str	lr, [sp, #32]
   1aad4:	beq	1ab40 <_obstack_memory_used@@Base+0x8d0>
   1aad8:	ldr	lr, [ip, #28]
   1aadc:	cmp	lr, #0
   1aae0:	str	lr, [sp, #36]	; 0x24
   1aae4:	beq	1ab48 <_obstack_memory_used@@Base+0x8d8>
   1aae8:	ldr	lr, [ip, #32]
   1aaec:	cmp	lr, #0
   1aaf0:	str	lr, [sp, #40]	; 0x28
   1aaf4:	beq	1ab50 <_obstack_memory_used@@Base+0x8e0>
   1aaf8:	ldr	lr, [ip, #36]	; 0x24
   1aafc:	mov	ip, #10
   1ab00:	cmp	lr, #0
   1ab04:	str	lr, [sp, #44]	; 0x2c
   1ab08:	movweq	ip, #9
   1ab0c:	b	1ab54 <_obstack_memory_used@@Base+0x8e4>
   1ab10:	mov	ip, #0
   1ab14:	b	1ab54 <_obstack_memory_used@@Base+0x8e4>
   1ab18:	mov	ip, #1
   1ab1c:	b	1ab54 <_obstack_memory_used@@Base+0x8e4>
   1ab20:	mov	ip, #2
   1ab24:	b	1ab54 <_obstack_memory_used@@Base+0x8e4>
   1ab28:	mov	ip, #3
   1ab2c:	b	1ab54 <_obstack_memory_used@@Base+0x8e4>
   1ab30:	mov	ip, #4
   1ab34:	b	1ab54 <_obstack_memory_used@@Base+0x8e4>
   1ab38:	mov	ip, #5
   1ab3c:	b	1ab54 <_obstack_memory_used@@Base+0x8e4>
   1ab40:	mov	ip, #6
   1ab44:	b	1ab54 <_obstack_memory_used@@Base+0x8e4>
   1ab48:	mov	ip, #7
   1ab4c:	b	1ab54 <_obstack_memory_used@@Base+0x8e4>
   1ab50:	mov	ip, #8
   1ab54:	add	lr, sp, #8
   1ab58:	str	ip, [sp, #4]
   1ab5c:	str	lr, [sp]
   1ab60:	bl	1a768 <_obstack_memory_used@@Base+0x4f8>
   1ab64:	mov	sp, fp
   1ab68:	pop	{fp, pc}
   1ab6c:	push	{fp, lr}
   1ab70:	mov	fp, sp
   1ab74:	sub	sp, sp, #56	; 0x38
   1ab78:	add	ip, fp, #8
   1ab7c:	str	ip, [sp, #12]
   1ab80:	ldr	lr, [fp, #8]
   1ab84:	cmp	lr, #0
   1ab88:	str	lr, [sp, #16]
   1ab8c:	beq	1ac28 <_obstack_memory_used@@Base+0x9b8>
   1ab90:	ldr	lr, [ip, #4]
   1ab94:	cmp	lr, #0
   1ab98:	str	lr, [sp, #20]
   1ab9c:	beq	1ac30 <_obstack_memory_used@@Base+0x9c0>
   1aba0:	ldr	lr, [ip, #8]
   1aba4:	cmp	lr, #0
   1aba8:	str	lr, [sp, #24]
   1abac:	beq	1ac38 <_obstack_memory_used@@Base+0x9c8>
   1abb0:	ldr	lr, [ip, #12]
   1abb4:	cmp	lr, #0
   1abb8:	str	lr, [sp, #28]
   1abbc:	beq	1ac40 <_obstack_memory_used@@Base+0x9d0>
   1abc0:	ldr	lr, [ip, #16]
   1abc4:	cmp	lr, #0
   1abc8:	str	lr, [sp, #32]
   1abcc:	beq	1ac48 <_obstack_memory_used@@Base+0x9d8>
   1abd0:	ldr	lr, [ip, #20]
   1abd4:	cmp	lr, #0
   1abd8:	str	lr, [sp, #36]	; 0x24
   1abdc:	beq	1ac50 <_obstack_memory_used@@Base+0x9e0>
   1abe0:	ldr	lr, [ip, #24]
   1abe4:	cmp	lr, #0
   1abe8:	str	lr, [sp, #40]	; 0x28
   1abec:	beq	1ac58 <_obstack_memory_used@@Base+0x9e8>
   1abf0:	ldr	lr, [ip, #28]
   1abf4:	cmp	lr, #0
   1abf8:	str	lr, [sp, #44]	; 0x2c
   1abfc:	beq	1ac60 <_obstack_memory_used@@Base+0x9f0>
   1ac00:	ldr	lr, [ip, #32]
   1ac04:	cmp	lr, #0
   1ac08:	str	lr, [sp, #48]	; 0x30
   1ac0c:	beq	1ac68 <_obstack_memory_used@@Base+0x9f8>
   1ac10:	ldr	lr, [ip, #36]	; 0x24
   1ac14:	mov	ip, #10
   1ac18:	cmp	lr, #0
   1ac1c:	str	lr, [sp, #52]	; 0x34
   1ac20:	movweq	ip, #9
   1ac24:	b	1ac6c <_obstack_memory_used@@Base+0x9fc>
   1ac28:	mov	ip, #0
   1ac2c:	b	1ac6c <_obstack_memory_used@@Base+0x9fc>
   1ac30:	mov	ip, #1
   1ac34:	b	1ac6c <_obstack_memory_used@@Base+0x9fc>
   1ac38:	mov	ip, #2
   1ac3c:	b	1ac6c <_obstack_memory_used@@Base+0x9fc>
   1ac40:	mov	ip, #3
   1ac44:	b	1ac6c <_obstack_memory_used@@Base+0x9fc>
   1ac48:	mov	ip, #4
   1ac4c:	b	1ac6c <_obstack_memory_used@@Base+0x9fc>
   1ac50:	mov	ip, #5
   1ac54:	b	1ac6c <_obstack_memory_used@@Base+0x9fc>
   1ac58:	mov	ip, #6
   1ac5c:	b	1ac6c <_obstack_memory_used@@Base+0x9fc>
   1ac60:	mov	ip, #7
   1ac64:	b	1ac6c <_obstack_memory_used@@Base+0x9fc>
   1ac68:	mov	ip, #8
   1ac6c:	add	lr, sp, #16
   1ac70:	str	ip, [sp, #4]
   1ac74:	str	lr, [sp]
   1ac78:	bl	1a768 <_obstack_memory_used@@Base+0x4f8>
   1ac7c:	mov	sp, fp
   1ac80:	pop	{fp, pc}
   1ac84:	push	{fp, lr}
   1ac88:	mov	fp, sp
   1ac8c:	movw	r0, #19156	; 0x4ad4
   1ac90:	movt	r0, #3
   1ac94:	ldr	r1, [r0]
   1ac98:	mov	r0, #10
   1ac9c:	bl	11790 <fputc@plt>
   1aca0:	movw	r0, #13273	; 0x33d9
   1aca4:	movw	r1, #13293	; 0x33ed
   1aca8:	movt	r0, #2
   1acac:	movt	r1, #2
   1acb0:	bl	11544 <printf@plt>
   1acb4:	movw	r0, #13315	; 0x3403
   1acb8:	movw	r1, #12550	; 0x3106
   1acbc:	movw	r2, #13335	; 0x3417
   1acc0:	movt	r0, #2
   1acc4:	movt	r1, #2
   1acc8:	movt	r2, #2
   1accc:	bl	11544 <printf@plt>
   1acd0:	movw	r0, #13374	; 0x343e
   1acd4:	movw	r1, #13413	; 0x3465
   1acd8:	movt	r0, #2
   1acdc:	movt	r1, #2
   1ace0:	pop	{fp, lr}
   1ace4:	b	11544 <printf@plt>
   1ace8:	push	{r4, r5, r6, sl, fp, lr}
   1acec:	add	fp, sp, #16
   1acf0:	mov	r4, r2
   1acf4:	mov	r5, r1
   1acf8:	mov	r6, r0
   1acfc:	bl	1ff7c <argp_failure@@Base+0x3280>
   1ad00:	cmp	r0, #0
   1ad04:	popne	{r4, r5, r6, sl, fp, pc}
   1ad08:	cmp	r6, #0
   1ad0c:	beq	1ad20 <_obstack_memory_used@@Base+0xab0>
   1ad10:	cmp	r5, #0
   1ad14:	cmpne	r4, #0
   1ad18:	bne	1ad20 <_obstack_memory_used@@Base+0xab0>
   1ad1c:	pop	{r4, r5, r6, sl, fp, pc}
   1ad20:	bl	1b2c0 <_obstack_memory_used@@Base+0x1050>
   1ad24:	push	{r4, r5, r6, sl, fp, lr}
   1ad28:	add	fp, sp, #16
   1ad2c:	mov	r4, r2
   1ad30:	mov	r5, r1
   1ad34:	mov	r6, r0
   1ad38:	bl	1ff7c <argp_failure@@Base+0x3280>
   1ad3c:	cmp	r0, #0
   1ad40:	popne	{r4, r5, r6, sl, fp, pc}
   1ad44:	cmp	r6, #0
   1ad48:	beq	1ad5c <_obstack_memory_used@@Base+0xaec>
   1ad4c:	cmp	r5, #0
   1ad50:	cmpne	r4, #0
   1ad54:	bne	1ad5c <_obstack_memory_used@@Base+0xaec>
   1ad58:	pop	{r4, r5, r6, sl, fp, pc}
   1ad5c:	bl	1b2c0 <_obstack_memory_used@@Base+0x1050>
   1ad60:	push	{fp, lr}
   1ad64:	mov	fp, sp
   1ad68:	bl	1b344 <_obstack_memory_used@@Base+0x10d4>
   1ad6c:	cmp	r0, #0
   1ad70:	popne	{fp, pc}
   1ad74:	bl	1b2c0 <_obstack_memory_used@@Base+0x1050>
   1ad78:	push	{fp, lr}
   1ad7c:	mov	fp, sp
   1ad80:	bl	1b344 <_obstack_memory_used@@Base+0x10d4>
   1ad84:	cmp	r0, #0
   1ad88:	popne	{fp, pc}
   1ad8c:	bl	1b2c0 <_obstack_memory_used@@Base+0x1050>
   1ad90:	push	{fp, lr}
   1ad94:	mov	fp, sp
   1ad98:	bl	1b344 <_obstack_memory_used@@Base+0x10d4>
   1ad9c:	cmp	r0, #0
   1ada0:	popne	{fp, pc}
   1ada4:	bl	1b2c0 <_obstack_memory_used@@Base+0x1050>
   1ada8:	push	{r4, r5, fp, lr}
   1adac:	add	fp, sp, #8
   1adb0:	mov	r4, r1
   1adb4:	mov	r5, r0
   1adb8:	bl	1b374 <_obstack_memory_used@@Base+0x1104>
   1adbc:	cmp	r0, #0
   1adc0:	popne	{r4, r5, fp, pc}
   1adc4:	cmp	r5, #0
   1adc8:	beq	1add8 <_obstack_memory_used@@Base+0xb68>
   1adcc:	cmp	r4, #0
   1add0:	bne	1add8 <_obstack_memory_used@@Base+0xb68>
   1add4:	pop	{r4, r5, fp, pc}
   1add8:	bl	1b2c0 <_obstack_memory_used@@Base+0x1050>
   1addc:	push	{fp, lr}
   1ade0:	mov	fp, sp
   1ade4:	cmp	r1, #0
   1ade8:	orreq	r1, r1, #1
   1adec:	bl	1b374 <_obstack_memory_used@@Base+0x1104>
   1adf0:	cmp	r0, #0
   1adf4:	popne	{fp, pc}
   1adf8:	bl	1b2c0 <_obstack_memory_used@@Base+0x1050>
   1adfc:	push	{fp, lr}
   1ae00:	mov	fp, sp
   1ae04:	clz	r3, r2
   1ae08:	lsr	ip, r3, #5
   1ae0c:	clz	r3, r1
   1ae10:	lsr	r3, r3, #5
   1ae14:	orrs	r3, r3, ip
   1ae18:	movwne	r1, #1
   1ae1c:	movwne	r2, #1
   1ae20:	bl	1ff7c <argp_failure@@Base+0x3280>
   1ae24:	cmp	r0, #0
   1ae28:	popne	{fp, pc}
   1ae2c:	bl	1b2c0 <_obstack_memory_used@@Base+0x1050>
   1ae30:	push	{fp, lr}
   1ae34:	mov	fp, sp
   1ae38:	mov	r2, r1
   1ae3c:	mov	r1, r0
   1ae40:	mov	r0, #0
   1ae44:	bl	1ff7c <argp_failure@@Base+0x3280>
   1ae48:	cmp	r0, #0
   1ae4c:	popne	{fp, pc}
   1ae50:	bl	1b2c0 <_obstack_memory_used@@Base+0x1050>
   1ae54:	push	{fp, lr}
   1ae58:	mov	fp, sp
   1ae5c:	mov	r2, r1
   1ae60:	mov	r1, r0
   1ae64:	clz	r0, r2
   1ae68:	clz	r3, r1
   1ae6c:	lsr	r0, r0, #5
   1ae70:	lsr	r3, r3, #5
   1ae74:	orrs	r0, r3, r0
   1ae78:	movwne	r1, #1
   1ae7c:	movwne	r2, #1
   1ae80:	mov	r0, #0
   1ae84:	bl	1ff7c <argp_failure@@Base+0x3280>
   1ae88:	cmp	r0, #0
   1ae8c:	popne	{fp, pc}
   1ae90:	bl	1b2c0 <_obstack_memory_used@@Base+0x1050>
   1ae94:	push	{r4, r5, r6, sl, fp, lr}
   1ae98:	add	fp, sp, #16
   1ae9c:	ldr	r5, [r1]
   1aea0:	mov	r4, r1
   1aea4:	mov	r6, r0
   1aea8:	cmp	r0, #0
   1aeac:	beq	1aec4 <_obstack_memory_used@@Base+0xc54>
   1aeb0:	mov	r0, #1
   1aeb4:	add	r0, r0, r5, lsr #1
   1aeb8:	adds	r5, r5, r0
   1aebc:	bcc	1aecc <_obstack_memory_used@@Base+0xc5c>
   1aec0:	b	1af08 <_obstack_memory_used@@Base+0xc98>
   1aec4:	cmp	r5, #0
   1aec8:	movweq	r5, #64	; 0x40
   1aecc:	mov	r0, r6
   1aed0:	mov	r1, r5
   1aed4:	mov	r2, #1
   1aed8:	bl	1ff7c <argp_failure@@Base+0x3280>
   1aedc:	cmp	r5, #0
   1aee0:	mov	r1, r5
   1aee4:	movwne	r1, #1
   1aee8:	cmp	r0, #0
   1aeec:	bne	1af00 <_obstack_memory_used@@Base+0xc90>
   1aef0:	clz	r2, r6
   1aef4:	lsr	r2, r2, #5
   1aef8:	orrs	r1, r2, r1
   1aefc:	bne	1af08 <_obstack_memory_used@@Base+0xc98>
   1af00:	str	r5, [r4]
   1af04:	pop	{r4, r5, r6, sl, fp, pc}
   1af08:	bl	1b2c0 <_obstack_memory_used@@Base+0x1050>
   1af0c:	push	{r4, r5, r6, r7, fp, lr}
   1af10:	add	fp, sp, #16
   1af14:	ldr	r5, [r1]
   1af18:	mov	r6, r2
   1af1c:	mov	r4, r1
   1af20:	mov	r7, r0
   1af24:	cmp	r0, #0
   1af28:	beq	1af40 <_obstack_memory_used@@Base+0xcd0>
   1af2c:	mov	r0, #1
   1af30:	add	r0, r0, r5, lsr #1
   1af34:	adds	r5, r5, r0
   1af38:	bcc	1af58 <_obstack_memory_used@@Base+0xce8>
   1af3c:	b	1af8c <_obstack_memory_used@@Base+0xd1c>
   1af40:	cmp	r5, #0
   1af44:	bne	1af58 <_obstack_memory_used@@Base+0xce8>
   1af48:	mov	r0, #64	; 0x40
   1af4c:	cmp	r6, #64	; 0x40
   1af50:	udiv	r5, r0, r6
   1af54:	addhi	r5, r5, #1
   1af58:	mov	r0, r7
   1af5c:	mov	r1, r5
   1af60:	mov	r2, r6
   1af64:	bl	1ff7c <argp_failure@@Base+0x3280>
   1af68:	cmp	r0, #0
   1af6c:	bne	1af84 <_obstack_memory_used@@Base+0xd14>
   1af70:	cmp	r7, #0
   1af74:	beq	1af8c <_obstack_memory_used@@Base+0xd1c>
   1af78:	cmp	r6, #0
   1af7c:	cmpne	r5, #0
   1af80:	bne	1af8c <_obstack_memory_used@@Base+0xd1c>
   1af84:	str	r5, [r4]
   1af88:	pop	{r4, r5, r6, r7, fp, pc}
   1af8c:	bl	1b2c0 <_obstack_memory_used@@Base+0x1050>
   1af90:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   1af94:	add	fp, sp, #24
   1af98:	mov	r8, r1
   1af9c:	ldr	r1, [r1]
   1afa0:	mov	r5, r0
   1afa4:	add	r0, r1, r1, asr #1
   1afa8:	cmp	r0, r1
   1afac:	mvnvs	r0, #-2147483648	; 0x80000000
   1afb0:	cmp	r0, r3
   1afb4:	mov	r7, r0
   1afb8:	movgt	r7, r3
   1afbc:	cmn	r3, #1
   1afc0:	movle	r7, r0
   1afc4:	ldr	r0, [fp, #8]
   1afc8:	cmn	r0, #1
   1afcc:	ble	1aff4 <_obstack_memory_used@@Base+0xd84>
   1afd0:	cmp	r0, #0
   1afd4:	beq	1b048 <_obstack_memory_used@@Base+0xdd8>
   1afd8:	cmn	r7, #1
   1afdc:	ble	1b01c <_obstack_memory_used@@Base+0xdac>
   1afe0:	mvn	r4, #-2147483648	; 0x80000000
   1afe4:	udiv	r6, r4, r0
   1afe8:	cmp	r6, r7
   1afec:	bge	1b048 <_obstack_memory_used@@Base+0xdd8>
   1aff0:	b	1b058 <_obstack_memory_used@@Base+0xde8>
   1aff4:	cmn	r7, #1
   1aff8:	ble	1b038 <_obstack_memory_used@@Base+0xdc8>
   1affc:	cmn	r0, #1
   1b000:	beq	1b048 <_obstack_memory_used@@Base+0xdd8>
   1b004:	mov	r6, #-2147483648	; 0x80000000
   1b008:	mvn	r4, #-2147483648	; 0x80000000
   1b00c:	sdiv	r6, r6, r0
   1b010:	cmp	r6, r7
   1b014:	bge	1b048 <_obstack_memory_used@@Base+0xdd8>
   1b018:	b	1b058 <_obstack_memory_used@@Base+0xde8>
   1b01c:	beq	1b048 <_obstack_memory_used@@Base+0xdd8>
   1b020:	mov	r6, #-2147483648	; 0x80000000
   1b024:	mvn	r4, #-2147483648	; 0x80000000
   1b028:	sdiv	r6, r6, r7
   1b02c:	cmp	r6, r0
   1b030:	bge	1b048 <_obstack_memory_used@@Base+0xdd8>
   1b034:	b	1b058 <_obstack_memory_used@@Base+0xde8>
   1b038:	mvn	r4, #-2147483648	; 0x80000000
   1b03c:	sdiv	r6, r4, r0
   1b040:	cmp	r7, r6
   1b044:	blt	1b058 <_obstack_memory_used@@Base+0xde8>
   1b048:	mul	r6, r7, r0
   1b04c:	mov	r4, #64	; 0x40
   1b050:	cmp	r6, #63	; 0x3f
   1b054:	bgt	1b060 <_obstack_memory_used@@Base+0xdf0>
   1b058:	sdiv	r7, r4, r0
   1b05c:	mul	r6, r7, r0
   1b060:	cmp	r5, #0
   1b064:	moveq	r4, #0
   1b068:	streq	r4, [r8]
   1b06c:	sub	r4, r7, r1
   1b070:	cmp	r4, r2
   1b074:	bge	1b120 <_obstack_memory_used@@Base+0xeb0>
   1b078:	add	r7, r1, r2
   1b07c:	mov	r6, #0
   1b080:	mov	r2, #0
   1b084:	cmp	r7, r3
   1b088:	movwgt	r6, #1
   1b08c:	cmn	r3, #1
   1b090:	movwgt	r2, #1
   1b094:	cmp	r7, r1
   1b098:	bvs	1b154 <_obstack_memory_used@@Base+0xee4>
   1b09c:	ands	r1, r2, r6
   1b0a0:	bne	1b154 <_obstack_memory_used@@Base+0xee4>
   1b0a4:	cmn	r0, #1
   1b0a8:	ble	1b0d0 <_obstack_memory_used@@Base+0xe60>
   1b0ac:	cmp	r0, #0
   1b0b0:	beq	1b11c <_obstack_memory_used@@Base+0xeac>
   1b0b4:	cmn	r7, #1
   1b0b8:	ble	1b0f4 <_obstack_memory_used@@Base+0xe84>
   1b0bc:	mvn	r1, #-2147483648	; 0x80000000
   1b0c0:	udiv	r1, r1, r0
   1b0c4:	cmp	r1, r7
   1b0c8:	bge	1b11c <_obstack_memory_used@@Base+0xeac>
   1b0cc:	b	1b154 <_obstack_memory_used@@Base+0xee4>
   1b0d0:	cmn	r7, #1
   1b0d4:	ble	1b10c <_obstack_memory_used@@Base+0xe9c>
   1b0d8:	cmn	r0, #1
   1b0dc:	beq	1b11c <_obstack_memory_used@@Base+0xeac>
   1b0e0:	mov	r1, #-2147483648	; 0x80000000
   1b0e4:	sdiv	r1, r1, r0
   1b0e8:	cmp	r1, r7
   1b0ec:	bge	1b11c <_obstack_memory_used@@Base+0xeac>
   1b0f0:	b	1b154 <_obstack_memory_used@@Base+0xee4>
   1b0f4:	beq	1b11c <_obstack_memory_used@@Base+0xeac>
   1b0f8:	mov	r1, #-2147483648	; 0x80000000
   1b0fc:	sdiv	r1, r1, r7
   1b100:	cmp	r1, r0
   1b104:	bge	1b11c <_obstack_memory_used@@Base+0xeac>
   1b108:	b	1b154 <_obstack_memory_used@@Base+0xee4>
   1b10c:	mvn	r1, #-2147483648	; 0x80000000
   1b110:	sdiv	r1, r1, r0
   1b114:	cmp	r7, r1
   1b118:	blt	1b154 <_obstack_memory_used@@Base+0xee4>
   1b11c:	mul	r6, r7, r0
   1b120:	mov	r0, r5
   1b124:	mov	r1, r6
   1b128:	bl	1b374 <_obstack_memory_used@@Base+0x1104>
   1b12c:	cmp	r6, #0
   1b130:	movwne	r6, #1
   1b134:	cmp	r0, #0
   1b138:	bne	1b14c <_obstack_memory_used@@Base+0xedc>
   1b13c:	clz	r1, r5
   1b140:	lsr	r1, r1, #5
   1b144:	orrs	r1, r1, r6
   1b148:	bne	1b154 <_obstack_memory_used@@Base+0xee4>
   1b14c:	str	r7, [r8]
   1b150:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   1b154:	bl	1b2c0 <_obstack_memory_used@@Base+0x1050>
   1b158:	push	{fp, lr}
   1b15c:	mov	fp, sp
   1b160:	mov	r1, #1
   1b164:	bl	1b2f0 <_obstack_memory_used@@Base+0x1080>
   1b168:	cmp	r0, #0
   1b16c:	popne	{fp, pc}
   1b170:	bl	1b2c0 <_obstack_memory_used@@Base+0x1050>
   1b174:	push	{fp, lr}
   1b178:	mov	fp, sp
   1b17c:	bl	1b2f0 <_obstack_memory_used@@Base+0x1080>
   1b180:	cmp	r0, #0
   1b184:	popne	{fp, pc}
   1b188:	bl	1b2c0 <_obstack_memory_used@@Base+0x1050>
   1b18c:	push	{fp, lr}
   1b190:	mov	fp, sp
   1b194:	mov	r1, #1
   1b198:	bl	1b2f0 <_obstack_memory_used@@Base+0x1080>
   1b19c:	cmp	r0, #0
   1b1a0:	popne	{fp, pc}
   1b1a4:	bl	1b2c0 <_obstack_memory_used@@Base+0x1050>
   1b1a8:	push	{fp, lr}
   1b1ac:	mov	fp, sp
   1b1b0:	bl	1b2f0 <_obstack_memory_used@@Base+0x1080>
   1b1b4:	cmp	r0, #0
   1b1b8:	popne	{fp, pc}
   1b1bc:	bl	1b2c0 <_obstack_memory_used@@Base+0x1050>
   1b1c0:	push	{r4, r5, r6, sl, fp, lr}
   1b1c4:	add	fp, sp, #16
   1b1c8:	mov	r5, r0
   1b1cc:	mov	r0, r1
   1b1d0:	mov	r4, r1
   1b1d4:	bl	1b344 <_obstack_memory_used@@Base+0x10d4>
   1b1d8:	cmp	r0, #0
   1b1dc:	beq	1b1f8 <_obstack_memory_used@@Base+0xf88>
   1b1e0:	mov	r1, r5
   1b1e4:	mov	r2, r4
   1b1e8:	mov	r6, r0
   1b1ec:	bl	11598 <memcpy@plt>
   1b1f0:	mov	r0, r6
   1b1f4:	pop	{r4, r5, r6, sl, fp, pc}
   1b1f8:	bl	1b2c0 <_obstack_memory_used@@Base+0x1050>
   1b1fc:	push	{r4, r5, r6, sl, fp, lr}
   1b200:	add	fp, sp, #16
   1b204:	mov	r5, r0
   1b208:	mov	r0, r1
   1b20c:	mov	r4, r1
   1b210:	bl	1b344 <_obstack_memory_used@@Base+0x10d4>
   1b214:	cmp	r0, #0
   1b218:	beq	1b234 <_obstack_memory_used@@Base+0xfc4>
   1b21c:	mov	r1, r5
   1b220:	mov	r2, r4
   1b224:	mov	r6, r0
   1b228:	bl	11598 <memcpy@plt>
   1b22c:	mov	r0, r6
   1b230:	pop	{r4, r5, r6, sl, fp, pc}
   1b234:	bl	1b2c0 <_obstack_memory_used@@Base+0x1050>
   1b238:	push	{r4, r5, r6, sl, fp, lr}
   1b23c:	add	fp, sp, #16
   1b240:	mov	r5, r0
   1b244:	add	r0, r1, #1
   1b248:	mov	r4, r1
   1b24c:	bl	1b344 <_obstack_memory_used@@Base+0x10d4>
   1b250:	cmp	r0, #0
   1b254:	beq	1b27c <_obstack_memory_used@@Base+0x100c>
   1b258:	mov	r6, r0
   1b25c:	mov	r0, #0
   1b260:	mov	r1, r5
   1b264:	mov	r2, r4
   1b268:	strb	r0, [r6, r4]
   1b26c:	mov	r0, r6
   1b270:	bl	11598 <memcpy@plt>
   1b274:	mov	r0, r6
   1b278:	pop	{r4, r5, r6, sl, fp, pc}
   1b27c:	bl	1b2c0 <_obstack_memory_used@@Base+0x1050>
   1b280:	push	{r4, r5, r6, sl, fp, lr}
   1b284:	add	fp, sp, #16
   1b288:	mov	r4, r0
   1b28c:	bl	116c4 <strlen@plt>
   1b290:	add	r5, r0, #1
   1b294:	mov	r0, r5
   1b298:	bl	1b344 <_obstack_memory_used@@Base+0x10d4>
   1b29c:	cmp	r0, #0
   1b2a0:	beq	1b2bc <_obstack_memory_used@@Base+0x104c>
   1b2a4:	mov	r1, r4
   1b2a8:	mov	r2, r5
   1b2ac:	mov	r6, r0
   1b2b0:	bl	11598 <memcpy@plt>
   1b2b4:	mov	r0, r6
   1b2b8:	pop	{r4, r5, r6, sl, fp, pc}
   1b2bc:	bl	1b2c0 <_obstack_memory_used@@Base+0x1050>
   1b2c0:	push	{fp, lr}
   1b2c4:	mov	fp, sp
   1b2c8:	movw	r0, #19120	; 0x4ab0
   1b2cc:	movw	r2, #2393	; 0x959
   1b2d0:	movw	r3, #12577	; 0x3121
   1b2d4:	mov	r1, #0
   1b2d8:	movt	r0, #3
   1b2dc:	movt	r2, #2
   1b2e0:	movt	r3, #2
   1b2e4:	ldr	r0, [r0]
   1b2e8:	bl	11634 <error@plt>
   1b2ec:	bl	1182c <abort@plt>
   1b2f0:	clz	r2, r1
   1b2f4:	clz	r3, r0
   1b2f8:	lsr	r2, r2, #5
   1b2fc:	lsr	r3, r3, #5
   1b300:	orrs	r2, r3, r2
   1b304:	movwne	r1, #1
   1b308:	movwne	r0, #1
   1b30c:	cmp	r1, #0
   1b310:	beq	1b340 <_obstack_memory_used@@Base+0x10d0>
   1b314:	mvn	r2, #-2147483648	; 0x80000000
   1b318:	udiv	r2, r2, r1
   1b31c:	cmp	r2, r0
   1b320:	bcs	1b340 <_obstack_memory_used@@Base+0x10d0>
   1b324:	push	{fp, lr}
   1b328:	mov	fp, sp
   1b32c:	bl	116e8 <__errno_location@plt>
   1b330:	mov	r1, #12
   1b334:	str	r1, [r0]
   1b338:	mov	r0, #0
   1b33c:	pop	{fp, pc}
   1b340:	b	114e4 <calloc@plt>
   1b344:	cmp	r0, #0
   1b348:	movweq	r0, #1
   1b34c:	cmn	r0, #1
   1b350:	ble	1b358 <_obstack_memory_used@@Base+0x10e8>
   1b354:	b	11658 <malloc@plt>
   1b358:	push	{fp, lr}
   1b35c:	mov	fp, sp
   1b360:	bl	116e8 <__errno_location@plt>
   1b364:	mov	r1, #12
   1b368:	str	r1, [r0]
   1b36c:	mov	r0, #0
   1b370:	pop	{fp, pc}
   1b374:	push	{fp, lr}
   1b378:	mov	fp, sp
   1b37c:	cmp	r0, #0
   1b380:	beq	1b39c <_obstack_memory_used@@Base+0x112c>
   1b384:	cmp	r1, #0
   1b388:	beq	1b3a8 <_obstack_memory_used@@Base+0x1138>
   1b38c:	cmn	r1, #1
   1b390:	ble	1b3b4 <_obstack_memory_used@@Base+0x1144>
   1b394:	pop	{fp, lr}
   1b398:	b	115d4 <realloc@plt>
   1b39c:	mov	r0, r1
   1b3a0:	pop	{fp, lr}
   1b3a4:	b	1b344 <_obstack_memory_used@@Base+0x10d4>
   1b3a8:	bl	19db4 <argp_parse@@Base+0x13b0>
   1b3ac:	mov	r0, #0
   1b3b0:	pop	{fp, pc}
   1b3b4:	bl	116e8 <__errno_location@plt>
   1b3b8:	mov	r1, #12
   1b3bc:	str	r1, [r0]
   1b3c0:	mov	r0, #0
   1b3c4:	pop	{fp, pc}

0001b3c8 <argp_help@@Base>:
   1b3c8:	push	{fp, lr}
   1b3cc:	mov	fp, sp
   1b3d0:	sub	sp, sp, #8
   1b3d4:	mov	ip, r2
   1b3d8:	mov	r2, r1
   1b3dc:	str	r3, [sp]
   1b3e0:	mov	r1, #0
   1b3e4:	mov	r3, ip
   1b3e8:	bl	1b3f4 <argp_help@@Base+0x2c>
   1b3ec:	mov	sp, fp
   1b3f0:	pop	{fp, pc}
   1b3f4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1b3f8:	add	fp, sp, #28
   1b3fc:	sub	sp, sp, #108	; 0x6c
   1b400:	cmp	r2, #0
   1b404:	str	r1, [fp, #-96]	; 0xffffffa0
   1b408:	str	r0, [fp, #-104]	; 0xffffff98
   1b40c:	beq	1c930 <argp_help@@Base+0x1568>
   1b410:	ldr	r0, [fp, #8]
   1b414:	mov	r6, r3
   1b418:	mov	r4, r2
   1b41c:	str	r0, [fp, #-92]	; 0xffffffa4
   1b420:	mov	r0, r2
   1b424:	bl	117b4 <flockfile@plt>
   1b428:	movw	r9, #19080	; 0x4a88
   1b42c:	str	r6, [fp, #-128]	; 0xffffff80
   1b430:	movt	r9, #3
   1b434:	ldr	r0, [r9, #36]	; 0x24
   1b438:	cmp	r0, #0
   1b43c:	bne	1ba00 <argp_help@@Base+0x638>
   1b440:	movw	r0, #13605	; 0x3525
   1b444:	movt	r0, #2
   1b448:	bl	11640 <getenv@plt>
   1b44c:	mov	r8, r0
   1b450:	mov	r0, #32
   1b454:	mov	r1, r9
   1b458:	add	r3, r9, #16
   1b45c:	sub	r2, fp, #88	; 0x58
   1b460:	vld1.64	{d16-d17}, [r1], r0
   1b464:	vld1.64	{d18-d19}, [r3]
   1b468:	add	r7, r2, #16
   1b46c:	cmp	r8, #0
   1b470:	vldr	d20, [r1]
   1b474:	mov	r1, r2
   1b478:	vst1.64	{d18-d19}, [r7]
   1b47c:	vst1.64	{d16-d17}, [r1], r0
   1b480:	vstr	d20, [r1]
   1b484:	beq	1ba00 <argp_help@@Base+0x638>
   1b488:	ldrb	r5, [r8]
   1b48c:	str	r7, [fp, #-112]	; 0xffffff90
   1b490:	str	r3, [fp, #-108]	; 0xffffff94
   1b494:	str	r4, [fp, #-132]	; 0xffffff7c
   1b498:	cmp	r5, #0
   1b49c:	beq	1b8fc <argp_help@@Base+0x534>
   1b4a0:	bl	116a0 <__ctype_b_loc@plt>
   1b4a4:	movw	r7, #14272	; 0x37c0
   1b4a8:	str	r0, [fp, #-100]	; 0xffffff9c
   1b4ac:	movt	r7, #2
   1b4b0:	ldr	r0, [fp, #-100]	; 0xffffff9c
   1b4b4:	uxtb	r1, r5
   1b4b8:	ldr	r0, [r0]
   1b4bc:	add	r1, r0, r1, lsl #1
   1b4c0:	ldrh	r1, [r1]
   1b4c4:	tst	r1, #8192	; 0x2000
   1b4c8:	beq	1b4e0 <argp_help@@Base+0x118>
   1b4cc:	ldrb	r5, [r8, #1]!
   1b4d0:	add	r1, r0, r5, lsl #1
   1b4d4:	ldrh	r1, [r1]
   1b4d8:	tst	r1, #8192	; 0x2000
   1b4dc:	bne	1b4cc <argp_help@@Base+0x104>
   1b4e0:	tst	r1, #1024	; 0x400
   1b4e4:	beq	1b8b8 <argp_help@@Base+0x4f0>
   1b4e8:	mov	r3, r5
   1b4ec:	mov	r2, r8
   1b4f0:	b	1b4f8 <argp_help@@Base+0x130>
   1b4f4:	ldrb	r3, [r2, #1]!
   1b4f8:	uxtb	r6, r3
   1b4fc:	add	r1, r0, r6, lsl #1
   1b500:	ldrh	r1, [r1]
   1b504:	tst	r1, #8
   1b508:	bne	1b4f4 <argp_help@@Base+0x12c>
   1b50c:	cmp	r6, #95	; 0x5f
   1b510:	cmpne	r6, #45	; 0x2d
   1b514:	beq	1b4f4 <argp_help@@Base+0x12c>
   1b518:	tst	r1, #8192	; 0x2000
   1b51c:	mov	r4, r2
   1b520:	beq	1b53c <argp_help@@Base+0x174>
   1b524:	mov	r4, r2
   1b528:	ldrb	r3, [r4, #1]!
   1b52c:	add	r1, r0, r3, lsl #1
   1b530:	ldrh	r1, [r1]
   1b534:	tst	r1, #8192	; 0x2000
   1b538:	bne	1b528 <argp_help@@Base+0x160>
   1b53c:	sub	r9, r2, r8
   1b540:	uxtb	r2, r3
   1b544:	cmp	r2, #0
   1b548:	cmpne	r2, #44	; 0x2c
   1b54c:	bne	1b5bc <argp_help@@Base+0x1f4>
   1b550:	uxtb	r0, r5
   1b554:	mov	r6, #1
   1b558:	cmp	r0, #110	; 0x6e
   1b55c:	bne	1b5a4 <argp_help@@Base+0x1dc>
   1b560:	ldrb	r0, [r8, #1]
   1b564:	mov	r6, #1
   1b568:	cmp	r0, #111	; 0x6f
   1b56c:	bne	1b5a4 <argp_help@@Base+0x1dc>
   1b570:	ldrb	r0, [r8, #2]
   1b574:	mov	r6, #1
   1b578:	cmp	r0, #45	; 0x2d
   1b57c:	bne	1b5a4 <argp_help@@Base+0x1dc>
   1b580:	sub	r9, r9, #3
   1b584:	add	r8, r8, #3
   1b588:	mov	sl, #0
   1b58c:	mov	r6, #1
   1b590:	mov	r0, r7
   1b594:	bl	116c4 <strlen@plt>
   1b598:	cmp	r0, r9
   1b59c:	beq	1b660 <argp_help@@Base+0x298>
   1b5a0:	b	1b67c <argp_help@@Base+0x2b4>
   1b5a4:	mov	sl, #1
   1b5a8:	mov	r0, r7
   1b5ac:	bl	116c4 <strlen@plt>
   1b5b0:	cmp	r0, r9
   1b5b4:	beq	1b660 <argp_help@@Base+0x298>
   1b5b8:	b	1b67c <argp_help@@Base+0x2b4>
   1b5bc:	cmp	r2, #61	; 0x3d
   1b5c0:	bne	1b5d8 <argp_help@@Base+0x210>
   1b5c4:	ldrb	r1, [r4, #1]!
   1b5c8:	add	r1, r0, r1, lsl #1
   1b5cc:	ldrh	r1, [r1]
   1b5d0:	tst	r1, #8192	; 0x2000
   1b5d4:	bne	1b5c4 <argp_help@@Base+0x1fc>
   1b5d8:	mov	r6, #0
   1b5dc:	tst	r1, #2048	; 0x800
   1b5e0:	bne	1b5fc <argp_help@@Base+0x234>
   1b5e4:	mov	sl, #0
   1b5e8:	mov	r0, r7
   1b5ec:	bl	116c4 <strlen@plt>
   1b5f0:	cmp	r0, r9
   1b5f4:	beq	1b660 <argp_help@@Base+0x298>
   1b5f8:	b	1b67c <argp_help@@Base+0x2b4>
   1b5fc:	mov	r0, r4
   1b600:	mov	r1, #0
   1b604:	mov	r2, #10
   1b608:	bl	11538 <strtol@plt>
   1b60c:	mov	sl, r0
   1b610:	ldr	r0, [fp, #-100]	; 0xffffff9c
   1b614:	sub	r4, r4, #1
   1b618:	ldr	r0, [r0]
   1b61c:	ldrb	r1, [r4, #1]!
   1b620:	add	r1, r0, r1, lsl #1
   1b624:	ldrh	r1, [r1]
   1b628:	tst	r1, #2048	; 0x800
   1b62c:	bne	1b61c <argp_help@@Base+0x254>
   1b630:	mov	r6, #0
   1b634:	tst	r1, #8192	; 0x2000
   1b638:	beq	1b650 <argp_help@@Base+0x288>
   1b63c:	ldrb	r1, [r4, #1]!
   1b640:	add	r1, r0, r1, lsl #1
   1b644:	ldrb	r1, [r1, #1]
   1b648:	tst	r1, #32
   1b64c:	bne	1b63c <argp_help@@Base+0x274>
   1b650:	mov	r0, r7
   1b654:	bl	116c4 <strlen@plt>
   1b658:	cmp	r0, r9
   1b65c:	bne	1b67c <argp_help@@Base+0x2b4>
   1b660:	mov	r0, r8
   1b664:	mov	r1, r7
   1b668:	mov	r2, r9
   1b66c:	bl	11820 <strncmp@plt>
   1b670:	cmp	r0, #0
   1b674:	mov	r5, r7
   1b678:	beq	1b7fc <argp_help@@Base+0x434>
   1b67c:	add	r5, r7, #16
   1b680:	mov	r0, r5
   1b684:	bl	116c4 <strlen@plt>
   1b688:	cmp	r0, r9
   1b68c:	bne	1b6a8 <argp_help@@Base+0x2e0>
   1b690:	mov	r0, r8
   1b694:	mov	r1, r5
   1b698:	mov	r2, r9
   1b69c:	bl	11820 <strncmp@plt>
   1b6a0:	cmp	r0, #0
   1b6a4:	beq	1b7fc <argp_help@@Base+0x434>
   1b6a8:	add	r5, r7, #32
   1b6ac:	mov	r0, r5
   1b6b0:	bl	116c4 <strlen@plt>
   1b6b4:	cmp	r0, r9
   1b6b8:	bne	1b6d4 <argp_help@@Base+0x30c>
   1b6bc:	mov	r0, r8
   1b6c0:	mov	r1, r5
   1b6c4:	mov	r2, r9
   1b6c8:	bl	11820 <strncmp@plt>
   1b6cc:	cmp	r0, #0
   1b6d0:	beq	1b7fc <argp_help@@Base+0x434>
   1b6d4:	add	r5, r7, #48	; 0x30
   1b6d8:	mov	r0, r5
   1b6dc:	bl	116c4 <strlen@plt>
   1b6e0:	cmp	r0, r9
   1b6e4:	bne	1b700 <argp_help@@Base+0x338>
   1b6e8:	mov	r0, r8
   1b6ec:	mov	r1, r5
   1b6f0:	mov	r2, r9
   1b6f4:	bl	11820 <strncmp@plt>
   1b6f8:	cmp	r0, #0
   1b6fc:	beq	1b7fc <argp_help@@Base+0x434>
   1b700:	add	r5, r7, #64	; 0x40
   1b704:	mov	r0, r5
   1b708:	bl	116c4 <strlen@plt>
   1b70c:	cmp	r0, r9
   1b710:	bne	1b72c <argp_help@@Base+0x364>
   1b714:	mov	r0, r8
   1b718:	mov	r1, r5
   1b71c:	mov	r2, r9
   1b720:	bl	11820 <strncmp@plt>
   1b724:	cmp	r0, #0
   1b728:	beq	1b7fc <argp_help@@Base+0x434>
   1b72c:	add	r5, r7, #80	; 0x50
   1b730:	mov	r0, r5
   1b734:	bl	116c4 <strlen@plt>
   1b738:	cmp	r0, r9
   1b73c:	bne	1b758 <argp_help@@Base+0x390>
   1b740:	mov	r0, r8
   1b744:	mov	r1, r5
   1b748:	mov	r2, r9
   1b74c:	bl	11820 <strncmp@plt>
   1b750:	cmp	r0, #0
   1b754:	beq	1b7fc <argp_help@@Base+0x434>
   1b758:	add	r5, r7, #96	; 0x60
   1b75c:	mov	r0, r5
   1b760:	bl	116c4 <strlen@plt>
   1b764:	cmp	r0, r9
   1b768:	bne	1b784 <argp_help@@Base+0x3bc>
   1b76c:	mov	r0, r8
   1b770:	mov	r1, r5
   1b774:	mov	r2, r9
   1b778:	bl	11820 <strncmp@plt>
   1b77c:	cmp	r0, #0
   1b780:	beq	1b7fc <argp_help@@Base+0x434>
   1b784:	add	r5, r7, #112	; 0x70
   1b788:	mov	r0, r5
   1b78c:	bl	116c4 <strlen@plt>
   1b790:	cmp	r0, r9
   1b794:	bne	1b7b0 <argp_help@@Base+0x3e8>
   1b798:	mov	r0, r8
   1b79c:	mov	r1, r5
   1b7a0:	mov	r2, r9
   1b7a4:	bl	11820 <strncmp@plt>
   1b7a8:	cmp	r0, #0
   1b7ac:	beq	1b7fc <argp_help@@Base+0x434>
   1b7b0:	add	r5, r7, #128	; 0x80
   1b7b4:	mov	r0, r5
   1b7b8:	bl	116c4 <strlen@plt>
   1b7bc:	cmp	r0, r9
   1b7c0:	bne	1b7dc <argp_help@@Base+0x414>
   1b7c4:	mov	r0, r8
   1b7c8:	mov	r1, r5
   1b7cc:	mov	r2, r9
   1b7d0:	bl	11820 <strncmp@plt>
   1b7d4:	cmp	r0, #0
   1b7d8:	beq	1b7fc <argp_help@@Base+0x434>
   1b7dc:	ldr	r0, [fp, #-96]	; 0xffffffa0
   1b7e0:	ldr	r6, [fp, #-128]	; 0xffffff80
   1b7e4:	cmp	r0, #0
   1b7e8:	sub	sp, sp, #8
   1b7ec:	beq	1b890 <argp_help@@Base+0x4c8>
   1b7f0:	str	r9, [sp]
   1b7f4:	str	r8, [sp, #4]
   1b7f8:	b	1b89c <argp_help@@Base+0x4d4>
   1b7fc:	cmp	r6, #0
   1b800:	beq	1b810 <argp_help@@Base+0x448>
   1b804:	ldrb	r0, [r5, #14]
   1b808:	cmp	r0, #0
   1b80c:	beq	1b848 <argp_help@@Base+0x480>
   1b810:	ldrb	r0, [r5, #15]
   1b814:	ldr	r6, [fp, #-128]	; 0xffffff80
   1b818:	sub	r1, fp, #88	; 0x58
   1b81c:	str	sl, [r1, r0]
   1b820:	mov	r8, r4
   1b824:	movw	r9, #19080	; 0x4a88
   1b828:	ldrb	r0, [r8], #1
   1b82c:	movt	r9, #3
   1b830:	cmp	r0, #44	; 0x2c
   1b834:	movne	r8, r4
   1b838:	ldrb	r5, [r8]
   1b83c:	cmp	r5, #0
   1b840:	bne	1b4b0 <argp_help@@Base+0xe8>
   1b844:	b	1b8fc <argp_help@@Base+0x534>
   1b848:	ldr	r0, [fp, #-96]	; 0xffffffa0
   1b84c:	sub	sp, sp, #8
   1b850:	cmp	r0, #0
   1b854:	beq	1b864 <argp_help@@Base+0x49c>
   1b858:	str	r9, [sp]
   1b85c:	str	r8, [sp, #4]
   1b860:	b	1b870 <argp_help@@Base+0x4a8>
   1b864:	str	r9, [sp]
   1b868:	str	r8, [sp, #4]
   1b86c:	mov	r0, #0
   1b870:	movw	r3, #13619	; 0x3533
   1b874:	mov	r1, #0
   1b878:	mov	r2, #0
   1b87c:	movt	r3, #2
   1b880:	bl	1ccfc <argp_failure@@Base>
   1b884:	add	sp, sp, #8
   1b888:	ldr	r6, [fp, #-128]	; 0xffffff80
   1b88c:	b	1b820 <argp_help@@Base+0x458>
   1b890:	str	r9, [sp]
   1b894:	str	r8, [sp, #4]
   1b898:	mov	r0, #0
   1b89c:	movw	r3, #13666	; 0x3562
   1b8a0:	mov	r1, #0
   1b8a4:	mov	r2, #0
   1b8a8:	movt	r3, #2
   1b8ac:	bl	1ccfc <argp_failure@@Base>
   1b8b0:	add	sp, sp, #8
   1b8b4:	b	1b820 <argp_help@@Base+0x458>
   1b8b8:	tst	r5, #255	; 0xff
   1b8bc:	beq	1b8fc <argp_help@@Base+0x534>
   1b8c0:	ldr	r0, [fp, #-96]	; 0xffffffa0
   1b8c4:	sub	sp, sp, #8
   1b8c8:	cmp	r0, #0
   1b8cc:	beq	1b8dc <argp_help@@Base+0x514>
   1b8d0:	movw	r3, #13704	; 0x3588
   1b8d4:	str	r8, [sp]
   1b8d8:	b	1b8e8 <argp_help@@Base+0x520>
   1b8dc:	movw	r3, #13704	; 0x3588
   1b8e0:	str	r8, [sp]
   1b8e4:	mov	r0, #0
   1b8e8:	movt	r3, #2
   1b8ec:	mov	r1, #0
   1b8f0:	mov	r2, #0
   1b8f4:	bl	1ccfc <argp_failure@@Base>
   1b8f8:	add	sp, sp, #8
   1b8fc:	ldr	r2, [fp, #-80]	; 0xffffffb0
   1b900:	ldr	r1, [fp, #-56]	; 0xffffffc8
   1b904:	movw	r0, #14272	; 0x37c0
   1b908:	movt	r0, #2
   1b90c:	cmp	r2, r1
   1b910:	bge	1b994 <argp_help@@Base+0x5cc>
   1b914:	ldr	r2, [fp, #-76]	; 0xffffffb4
   1b918:	cmp	r2, r1
   1b91c:	bge	1b99c <argp_help@@Base+0x5d4>
   1b920:	ldr	r2, [fp, #-72]	; 0xffffffb8
   1b924:	cmp	r2, r1
   1b928:	bge	1b9a4 <argp_help@@Base+0x5dc>
   1b92c:	ldr	r2, [fp, #-68]	; 0xffffffbc
   1b930:	cmp	r2, r1
   1b934:	bge	1b9ac <argp_help@@Base+0x5e4>
   1b938:	ldr	r2, [fp, #-64]	; 0xffffffc0
   1b93c:	cmp	r2, r1
   1b940:	bge	1b9b4 <argp_help@@Base+0x5ec>
   1b944:	ldr	r2, [fp, #-60]	; 0xffffffc4
   1b948:	ldr	r4, [fp, #-132]	; 0xffffff7c
   1b94c:	cmp	r2, r1
   1b950:	bge	1cac4 <argp_help@@Base+0x16fc>
   1b954:	ldr	r0, [fp, #-112]	; 0xffffff90
   1b958:	sub	r1, fp, #88	; 0x58
   1b95c:	mov	r2, r1
   1b960:	mov	r1, r9
   1b964:	vld1.64	{d16-d17}, [r0]
   1b968:	mov	r0, #32
   1b96c:	vld1.64	{d18-d19}, [r2], r0
   1b970:	ldr	r0, [fp, #-108]	; 0xffffff94
   1b974:	vst1.64	{d16-d17}, [r0]
   1b978:	mov	r0, #36	; 0x24
   1b97c:	vst1.64	{d18-d19}, [r1], r0
   1b980:	mov	r0, #1
   1b984:	str	r0, [r1]
   1b988:	ldr	r0, [r2]
   1b98c:	str	r0, [r9, #32]
   1b990:	b	1ba00 <argp_help@@Base+0x638>
   1b994:	add	r2, r0, #32
   1b998:	b	1b9b8 <argp_help@@Base+0x5f0>
   1b99c:	add	r2, r0, #48	; 0x30
   1b9a0:	b	1b9b8 <argp_help@@Base+0x5f0>
   1b9a4:	add	r2, r0, #64	; 0x40
   1b9a8:	b	1b9b8 <argp_help@@Base+0x5f0>
   1b9ac:	add	r2, r0, #80	; 0x50
   1b9b0:	b	1b9b8 <argp_help@@Base+0x5f0>
   1b9b4:	add	r2, r0, #96	; 0x60
   1b9b8:	ldr	r4, [fp, #-132]	; 0xffffff7c
   1b9bc:	ldr	r0, [fp, #-96]	; 0xffffffa0
   1b9c0:	sub	sp, sp, #8
   1b9c4:	movw	r1, #13785	; 0x35d9
   1b9c8:	cmp	r0, #0
   1b9cc:	movt	r1, #2
   1b9d0:	beq	1b9e0 <argp_help@@Base+0x618>
   1b9d4:	movw	r3, #13733	; 0x35a5
   1b9d8:	stm	sp, {r1, r2}
   1b9dc:	b	1b9ec <argp_help@@Base+0x624>
   1b9e0:	movw	r3, #13733	; 0x35a5
   1b9e4:	stm	sp, {r1, r2}
   1b9e8:	mov	r0, #0
   1b9ec:	movt	r3, #2
   1b9f0:	mov	r1, #0
   1b9f4:	mov	r2, #0
   1b9f8:	bl	1ccfc <argp_failure@@Base>
   1b9fc:	add	sp, sp, #8
   1ba00:	ldr	r2, [r9, #32]
   1ba04:	mov	r0, r4
   1ba08:	mov	r1, #0
   1ba0c:	mov	r3, #0
   1ba10:	mov	r5, #0
   1ba14:	bl	1ffb8 <argp_failure@@Base+0x32bc>
   1ba18:	cmp	r0, #0
   1ba1c:	beq	1babc <argp_help@@Base+0x6f4>
   1ba20:	mov	sl, r0
   1ba24:	tst	r6, #11
   1ba28:	str	r4, [fp, #-132]	; 0xffffff7c
   1ba2c:	beq	1bb98 <argp_help@@Base+0x7d0>
   1ba30:	ldr	r0, [fp, #-104]	; 0xffffff98
   1ba34:	mov	r1, #0
   1ba38:	bl	1cf40 <argp_failure@@Base+0x244>
   1ba3c:	ldr	r9, [r0, #4]
   1ba40:	mov	r5, r0
   1ba44:	cmp	r9, #0
   1ba48:	beq	1c938 <argp_help@@Base+0x1570>
   1ba4c:	ldr	r6, [r5]
   1ba50:	movw	r4, #7216	; 0x1c30
   1ba54:	str	r5, [fp, #-108]	; 0xffffff94
   1ba58:	mov	r5, r9
   1ba5c:	movt	r4, #2
   1ba60:	str	r6, [fp, #-100]	; 0xffffff9c
   1ba64:	ldr	r7, [r6, #4]
   1ba68:	cmp	r7, #0
   1ba6c:	beq	1baac <argp_help@@Base+0x6e4>
   1ba70:	ldr	r0, [r6]
   1ba74:	add	r8, r0, #12
   1ba78:	ldr	r0, [r8, #-12]
   1ba7c:	cmp	r0, #0
   1ba80:	beq	1baa0 <argp_help@@Base+0x6d8>
   1ba84:	ldrb	r1, [r8]
   1ba88:	tst	r1, #2
   1ba8c:	bne	1baa0 <argp_help@@Base+0x6d8>
   1ba90:	mov	r1, r4
   1ba94:	bl	1152c <strcmp@plt>
   1ba98:	cmp	r0, #0
   1ba9c:	beq	1bacc <argp_help@@Base+0x704>
   1baa0:	subs	r7, r7, #1
   1baa4:	add	r8, r8, #24
   1baa8:	bne	1ba78 <argp_help@@Base+0x6b0>
   1baac:	subs	r5, r5, #1
   1bab0:	add	r6, r6, #28
   1bab4:	bne	1ba64 <argp_help@@Base+0x69c>
   1bab8:	b	1bad8 <argp_help@@Base+0x710>
   1babc:	mov	r0, r4
   1bac0:	sub	sp, fp, #28
   1bac4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1bac8:	b	115ec <funlockfile@plt>
   1bacc:	cmp	r6, #0
   1bad0:	mvnne	r0, #0
   1bad4:	strne	r0, [r6, #12]
   1bad8:	ldr	r6, [fp, #-100]	; 0xffffff9c
   1badc:	movw	r4, #12459	; 0x30ab
   1bae0:	mov	r8, r9
   1bae4:	movt	r4, #2
   1bae8:	ldr	r7, [r6, #4]
   1baec:	cmp	r7, #0
   1baf0:	beq	1bb30 <argp_help@@Base+0x768>
   1baf4:	ldr	r0, [r6]
   1baf8:	add	r5, r0, #12
   1bafc:	ldr	r0, [r5, #-12]
   1bb00:	cmp	r0, #0
   1bb04:	beq	1bb24 <argp_help@@Base+0x75c>
   1bb08:	ldrb	r1, [r5]
   1bb0c:	tst	r1, #2
   1bb10:	bne	1bb24 <argp_help@@Base+0x75c>
   1bb14:	mov	r1, r4
   1bb18:	bl	1152c <strcmp@plt>
   1bb1c:	cmp	r0, #0
   1bb20:	beq	1bb40 <argp_help@@Base+0x778>
   1bb24:	subs	r7, r7, #1
   1bb28:	add	r5, r5, #24
   1bb2c:	bne	1bafc <argp_help@@Base+0x734>
   1bb30:	subs	r8, r8, #1
   1bb34:	add	r6, r6, #28
   1bb38:	bne	1bae8 <argp_help@@Base+0x720>
   1bb3c:	b	1bb4c <argp_help@@Base+0x784>
   1bb40:	cmp	r6, #0
   1bb44:	mvnne	r0, #0
   1bb48:	strne	r0, [r6, #12]
   1bb4c:	cmp	r9, #0
   1bb50:	beq	1bb88 <argp_help@@Base+0x7c0>
   1bb54:	ldr	r0, [fp, #-100]	; 0xffffff9c
   1bb58:	mov	r1, #0
   1bb5c:	add	r0, r0, #24
   1bb60:	str	r1, [r0], #28
   1bb64:	add	r1, r1, #1
   1bb68:	cmp	r9, r1
   1bb6c:	bne	1bb60 <argp_help@@Base+0x798>
   1bb70:	ldr	r0, [fp, #-100]	; 0xffffff9c
   1bb74:	movw	r3, #58012	; 0xe29c
   1bb78:	mov	r1, r9
   1bb7c:	mov	r2, #28
   1bb80:	movt	r3, #1
   1bb84:	bl	117d8 <qsort@plt>
   1bb88:	ldr	r6, [fp, #-128]	; 0xffffff80
   1bb8c:	ldr	r5, [fp, #-108]	; 0xffffff94
   1bb90:	movw	r9, #19080	; 0x4a88
   1bb94:	movt	r9, #3
   1bb98:	tst	r6, #3
   1bb9c:	str	r5, [fp, #-108]	; 0xffffff94
   1bba0:	beq	1c94c <argp_help@@Base+0x1584>
   1bba4:	ldr	r1, [fp, #-104]	; 0xffffff98
   1bba8:	ldr	r0, [r1, #8]
   1bbac:	ldr	r1, [r1, #16]
   1bbb0:	bl	1d698 <argp_failure@@Base+0x99c>
   1bbb4:	mov	r2, r0
   1bbb8:	add	r0, r0, #7
   1bbbc:	bic	r0, r0, #7
   1bbc0:	sub	r0, sp, r0
   1bbc4:	mov	sp, r0
   1bbc8:	mov	r1, #0
   1bbcc:	str	r0, [fp, #-100]	; 0xffffff9c
   1bbd0:	bl	11718 <memset@plt>
   1bbd4:	mov	r7, #1
   1bbd8:	ldr	r1, [sl, #24]
   1bbdc:	ldr	r2, [sl, #28]
   1bbe0:	ldr	r0, [sl, #16]
   1bbe4:	mov	r5, r6
   1bbe8:	ldr	r6, [r9, #28]
   1bbec:	sub	r1, r2, r1
   1bbf0:	cmp	r1, r0
   1bbf4:	bls	1bc00 <argp_help@@Base+0x838>
   1bbf8:	mov	r0, sl
   1bbfc:	bl	2007c <argp_failure@@Base+0x3380>
   1bc00:	ldr	r0, [fp, #-100]	; 0xffffff9c
   1bc04:	ldr	r4, [sl, #12]
   1bc08:	movw	r1, #13510	; 0x34c6
   1bc0c:	str	r6, [sl, #12]
   1bc10:	tst	r7, #1
   1bc14:	movt	r1, #2
   1bc18:	str	r0, [fp, #-88]	; 0xffffffa8
   1bc1c:	mov	r0, sl
   1bc20:	beq	1bc30 <argp_help@@Base+0x868>
   1bc24:	movw	r2, #13516	; 0x34cc
   1bc28:	movt	r2, #2
   1bc2c:	b	1bc38 <argp_help@@Base+0x870>
   1bc30:	movw	r2, #13523	; 0x34d3
   1bc34:	movt	r2, #2
   1bc38:	ldr	r3, [fp, #-92]	; 0xffffffa4
   1bc3c:	bl	20710 <argp_failure@@Base+0x3a14>
   1bc40:	ldr	r1, [sl, #24]
   1bc44:	ldr	r2, [sl, #28]
   1bc48:	ldr	r0, [sl, #16]
   1bc4c:	ldr	r6, [r9, #28]
   1bc50:	sub	r1, r2, r1
   1bc54:	cmp	r1, r0
   1bc58:	bls	1bc64 <argp_help@@Base+0x89c>
   1bc5c:	mov	r0, sl
   1bc60:	bl	2007c <argp_failure@@Base+0x3380>
   1bc64:	ldr	r8, [sl, #4]
   1bc68:	str	r6, [sl, #4]
   1bc6c:	mov	r6, r5
   1bc70:	tst	r5, #2
   1bc74:	bne	1bc8c <argp_help@@Base+0x8c4>
   1bc78:	ldr	r0, [fp, #-108]	; 0xffffff94
   1bc7c:	mov	r1, sl
   1bc80:	bl	1d710 <argp_failure@@Base+0xa14>
   1bc84:	orr	r6, r6, #2
   1bc88:	b	1bcf0 <argp_help@@Base+0x928>
   1bc8c:	ldr	r0, [fp, #-108]	; 0xffffff94
   1bc90:	ldr	r0, [r0, #4]
   1bc94:	cmp	r0, #0
   1bc98:	beq	1bcf0 <argp_help@@Base+0x928>
   1bc9c:	ldr	r0, [sl, #28]
   1bca0:	ldr	r1, [sl, #32]
   1bca4:	add	r2, r0, #12
   1bca8:	cmp	r2, r1
   1bcac:	bls	1bcc8 <argp_help@@Base+0x900>
   1bcb0:	mov	r0, sl
   1bcb4:	mov	r1, #12
   1bcb8:	bl	20624 <argp_failure@@Base+0x3928>
   1bcbc:	cmp	r0, #0
   1bcc0:	beq	1bcf0 <argp_help@@Base+0x928>
   1bcc4:	ldr	r0, [sl, #28]
   1bcc8:	movw	r1, #14256	; 0x37b0
   1bccc:	movt	r1, #2
   1bcd0:	vldr	d16, [r1]
   1bcd4:	movw	r1, #11822	; 0x2e2e
   1bcd8:	movt	r1, #23854	; 0x5d2e
   1bcdc:	str	r1, [r0, #8]
   1bce0:	vst1.8	{d16}, [r0]
   1bce4:	ldr	r0, [sl, #28]
   1bce8:	add	r0, r0, #12
   1bcec:	str	r0, [sl, #28]
   1bcf0:	sub	sp, sp, #8
   1bcf4:	str	sl, [sp]
   1bcf8:	sub	r2, fp, #88	; 0x58
   1bcfc:	mov	r3, #1
   1bd00:	ldr	r0, [fp, #-104]	; 0xffffff98
   1bd04:	ldr	r1, [fp, #-96]	; 0xffffffa0
   1bd08:	bl	1dacc <argp_failure@@Base+0xdd0>
   1bd0c:	add	sp, sp, #8
   1bd10:	mov	r9, r0
   1bd14:	ldr	r2, [sl, #24]
   1bd18:	ldr	r0, [sl, #28]
   1bd1c:	ldr	r1, [sl, #16]
   1bd20:	sub	r2, r0, r2
   1bd24:	cmp	r2, r1
   1bd28:	bls	1bd64 <argp_help@@Base+0x99c>
   1bd2c:	mov	r0, sl
   1bd30:	bl	2007c <argp_failure@@Base+0x3380>
   1bd34:	ldr	r2, [sl, #24]
   1bd38:	ldr	r0, [sl, #28]
   1bd3c:	ldr	r1, [sl, #16]
   1bd40:	sub	r2, r0, r2
   1bd44:	cmp	r2, r1
   1bd48:	str	r4, [sl, #12]
   1bd4c:	bhi	1bd70 <argp_help@@Base+0x9a8>
   1bd50:	str	r8, [sl, #4]
   1bd54:	ldr	r1, [sl, #32]
   1bd58:	cmp	r0, r1
   1bd5c:	bcs	1bd8c <argp_help@@Base+0x9c4>
   1bd60:	b	1bda4 <argp_help@@Base+0x9dc>
   1bd64:	cmp	r2, r1
   1bd68:	str	r4, [sl, #12]
   1bd6c:	bls	1bd50 <argp_help@@Base+0x988>
   1bd70:	mov	r0, sl
   1bd74:	bl	2007c <argp_failure@@Base+0x3380>
   1bd78:	ldr	r0, [sl, #28]
   1bd7c:	str	r8, [sl, #4]
   1bd80:	ldr	r1, [sl, #32]
   1bd84:	cmp	r0, r1
   1bd88:	bcc	1bda4 <argp_help@@Base+0x9dc>
   1bd8c:	mov	r0, sl
   1bd90:	mov	r1, #1
   1bd94:	bl	20624 <argp_failure@@Base+0x3928>
   1bd98:	cmp	r0, #0
   1bd9c:	beq	1bdb4 <argp_help@@Base+0x9ec>
   1bda0:	ldr	r0, [sl, #28]
   1bda4:	add	r1, r0, #1
   1bda8:	str	r1, [sl, #28]
   1bdac:	mov	r1, #10
   1bdb0:	strb	r1, [r0]
   1bdb4:	cmp	r9, #0
   1bdb8:	movw	r9, #19080	; 0x4a88
   1bdbc:	mov	r7, #0
   1bdc0:	movt	r9, #3
   1bdc4:	bne	1bbd8 <argp_help@@Base+0x810>
   1bdc8:	mov	r5, #1
   1bdcc:	tst	r6, #16
   1bdd0:	beq	1bdfc <argp_help@@Base+0xa34>
   1bdd4:	sub	sp, sp, #8
   1bdd8:	mov	r0, #1
   1bddc:	mov	r2, #0
   1bde0:	mov	r3, #0
   1bde4:	stm	sp, {r0, sl}
   1bde8:	ldr	r0, [fp, #-104]	; 0xffffff98
   1bdec:	ldr	r1, [fp, #-96]	; 0xffffffa0
   1bdf0:	bl	1ddac <argp_failure@@Base+0x10b0>
   1bdf4:	add	sp, sp, #8
   1bdf8:	orr	r5, r0, r5
   1bdfc:	tst	r6, #4
   1be00:	bne	1c810 <argp_help@@Base+0x1448>
   1be04:	tst	r6, #8
   1be08:	beq	1c834 <argp_help@@Base+0x146c>
   1be0c:	ldr	r0, [fp, #-108]	; 0xffffff94
   1be10:	ldr	r1, [r0, #4]
   1be14:	cmp	r1, #0
   1be18:	beq	1c834 <argp_help@@Base+0x146c>
   1be1c:	str	r6, [fp, #-128]	; 0xffffff80
   1be20:	cmp	r5, #0
   1be24:	ldr	r4, [fp, #-108]	; 0xffffff94
   1be28:	beq	1be68 <argp_help@@Base+0xaa0>
   1be2c:	ldr	r0, [sl, #28]
   1be30:	ldr	r1, [sl, #32]
   1be34:	cmp	r0, r1
   1be38:	bcc	1be54 <argp_help@@Base+0xa8c>
   1be3c:	mov	r0, sl
   1be40:	mov	r1, #1
   1be44:	bl	20624 <argp_failure@@Base+0x3928>
   1be48:	cmp	r0, #0
   1be4c:	beq	1be64 <argp_help@@Base+0xa9c>
   1be50:	ldr	r0, [sl, #28]
   1be54:	add	r1, r0, #1
   1be58:	str	r1, [sl, #28]
   1be5c:	mov	r1, #10
   1be60:	strb	r1, [r0]
   1be64:	ldr	r1, [r4, #4]
   1be68:	ldr	r5, [r4]
   1be6c:	mov	r0, #0
   1be70:	cmp	r1, #0
   1be74:	str	r0, [fp, #-44]	; 0xffffffd4
   1be78:	str	r0, [fp, #-48]	; 0xffffffd0
   1be7c:	str	r0, [fp, #-40]	; 0xffffffd8
   1be80:	beq	1c7fc <argp_help@@Base+0x1434>
   1be84:	add	r0, sl, #28
   1be88:	str	r0, [fp, #-100]	; 0xffffff9c
   1be8c:	ldr	r0, [r5, #8]
   1be90:	str	r1, [fp, #-116]	; 0xffffff8c
   1be94:	ldr	r1, [sl, #24]
   1be98:	ldr	r2, [sl, #28]
   1be9c:	ldr	r4, [r5]
   1bea0:	str	r0, [fp, #-92]	; 0xffffffa4
   1bea4:	ldr	r0, [sl, #16]
   1bea8:	sub	r1, r2, r1
   1beac:	cmp	r1, r0
   1beb0:	bls	1bebc <argp_help@@Base+0xaf4>
   1beb4:	mov	r0, sl
   1beb8:	bl	2007c <argp_failure@@Base+0x3380>
   1bebc:	mov	r7, #0
   1bec0:	sub	r0, fp, #48	; 0x30
   1bec4:	ldr	r2, [sl, #4]
   1bec8:	ldr	r1, [sl, #12]
   1becc:	mov	r8, r4
   1bed0:	str	r7, [sl, #4]
   1bed4:	str	sl, [fp, #-84]	; 0xffffffac
   1bed8:	str	r5, [fp, #-88]	; 0xffffffa8
   1bedc:	str	r0, [fp, #-80]	; 0xffffffb0
   1bee0:	mov	r0, #1
   1bee4:	str	r0, [fp, #-76]	; 0xffffffb4
   1bee8:	ldr	r0, [fp, #-96]	; 0xffffffa0
   1beec:	str	r1, [fp, #-120]	; 0xffffff88
   1bef0:	str	r2, [fp, #-124]	; 0xffffff84
   1bef4:	str	r0, [fp, #-72]	; 0xffffffb8
   1bef8:	ldrb	r0, [r4, #12]
   1befc:	tst	r0, #8
   1bf00:	bne	1bf40 <argp_help@@Base+0xb78>
   1bf04:	ldr	r0, [r5, #4]
   1bf08:	cmp	r0, #0
   1bf0c:	beq	1bf40 <argp_help@@Base+0xb78>
   1bf10:	add	r1, r4, #12
   1bf14:	ldr	r2, [r1, #-12]
   1bf18:	cmp	r2, #0
   1bf1c:	beq	1bf2c <argp_help@@Base+0xb64>
   1bf20:	ldrb	r2, [r1]
   1bf24:	tst	r2, #2
   1bf28:	beq	1bf3c <argp_help@@Base+0xb74>
   1bf2c:	add	r1, r1, #24
   1bf30:	subs	r0, r0, #1
   1bf34:	bne	1bf14 <argp_help@@Base+0xb4c>
   1bf38:	b	1bf40 <argp_help@@Base+0xb78>
   1bf3c:	mov	r7, #1
   1bf40:	ldr	r1, [sl, #24]
   1bf44:	ldr	r2, [sl, #28]
   1bf48:	ldr	r0, [sl, #16]
   1bf4c:	ldr	r4, [r9, #8]
   1bf50:	sub	r1, r2, r1
   1bf54:	cmp	r1, r0
   1bf58:	bls	1bf64 <argp_help@@Base+0xb9c>
   1bf5c:	mov	r0, sl
   1bf60:	bl	2007c <argp_failure@@Base+0x3380>
   1bf64:	str	r4, [sl, #12]
   1bf68:	mov	r4, r8
   1bf6c:	str	r5, [fp, #-112]	; 0xffffff90
   1bf70:	ldr	r6, [r5, #4]
   1bf74:	cmp	r6, #0
   1bf78:	beq	1c258 <argp_help@@Base+0xe90>
   1bf7c:	cmp	r7, #0
   1bf80:	beq	1c108 <argp_help@@Base+0xd40>
   1bf84:	add	r7, r4, #12
   1bf88:	ldr	r5, [r7]
   1bf8c:	tst	r5, #8
   1bf90:	bne	1bfc0 <argp_help@@Base+0xbf8>
   1bf94:	ldr	r4, [r7, #-8]
   1bf98:	sub	r0, r4, #1
   1bf9c:	cmp	r0, #254	; 0xfe
   1bfa0:	bhi	1bfd0 <argp_help@@Base+0xc08>
   1bfa4:	bl	116a0 <__ctype_b_loc@plt>
   1bfa8:	ldr	r0, [r0]
   1bfac:	add	r0, r0, r4, lsl #1
   1bfb0:	ldrb	r0, [r0, #1]
   1bfb4:	tst	r0, #64	; 0x40
   1bfb8:	bne	1bfe4 <argp_help@@Base+0xc1c>
   1bfbc:	mov	r4, r8
   1bfc0:	add	r7, r7, #24
   1bfc4:	subs	r6, r6, #1
   1bfc8:	bne	1bf88 <argp_help@@Base+0xbc0>
   1bfcc:	b	1c258 <argp_help@@Base+0xe90>
   1bfd0:	mov	r4, r8
   1bfd4:	add	r7, r7, #24
   1bfd8:	subs	r6, r6, #1
   1bfdc:	bne	1bf88 <argp_help@@Base+0xbc0>
   1bfe0:	b	1c258 <argp_help@@Base+0xe90>
   1bfe4:	ldr	r0, [fp, #-92]	; 0xffffffa4
   1bfe8:	ldrb	r0, [r0]
   1bfec:	cmp	r4, r0
   1bff0:	bne	1c0cc <argp_help@@Base+0xd04>
   1bff4:	tst	r5, #2
   1bff8:	mov	r4, r8
   1bffc:	bne	1c0ec <argp_help@@Base+0xd24>
   1c000:	ldr	r0, [r9, #8]
   1c004:	sub	r1, fp, #88	; 0x58
   1c008:	bl	1e860 <argp_failure@@Base+0x1b64>
   1c00c:	ldr	r0, [sl, #28]
   1c010:	ldr	r1, [sl, #32]
   1c014:	cmp	r0, r1
   1c018:	bcc	1c038 <argp_help@@Base+0xc70>
   1c01c:	mov	r0, sl
   1c020:	mov	r1, #1
   1c024:	bl	20624 <argp_failure@@Base+0x3928>
   1c028:	cmp	r0, #0
   1c02c:	beq	1c04c <argp_help@@Base+0xc84>
   1c030:	ldr	r0, [fp, #-100]	; 0xffffff9c
   1c034:	ldr	r0, [r0]
   1c038:	ldr	r2, [fp, #-100]	; 0xffffff9c
   1c03c:	add	r1, r0, #1
   1c040:	str	r1, [r2]
   1c044:	mov	r1, #45	; 0x2d
   1c048:	strb	r1, [r0]
   1c04c:	ldr	r2, [fp, #-92]	; 0xffffffa4
   1c050:	ldr	r0, [sl, #28]
   1c054:	ldr	r1, [sl, #32]
   1c058:	ldrb	r5, [r2]
   1c05c:	cmp	r0, r1
   1c060:	bcc	1c080 <argp_help@@Base+0xcb8>
   1c064:	mov	r0, sl
   1c068:	mov	r1, #1
   1c06c:	bl	20624 <argp_failure@@Base+0x3928>
   1c070:	cmp	r0, #0
   1c074:	beq	1c090 <argp_help@@Base+0xcc8>
   1c078:	ldr	r0, [fp, #-100]	; 0xffffff9c
   1c07c:	ldr	r0, [r0]
   1c080:	ldr	r2, [fp, #-100]	; 0xffffff9c
   1c084:	add	r1, r0, #1
   1c088:	str	r1, [r2]
   1c08c:	strb	r5, [r0]
   1c090:	ldr	r0, [r9]
   1c094:	ldr	r2, [r4, #8]
   1c098:	cmp	r0, #0
   1c09c:	beq	1c0e0 <argp_help@@Base+0xd18>
   1c0a0:	cmp	r2, #0
   1c0a4:	beq	1c0ec <argp_help@@Base+0xd24>
   1c0a8:	ldrb	r0, [r4, #12]
   1c0ac:	tst	r0, #1
   1c0b0:	mov	r0, sl
   1c0b4:	movweq	r1, #2392	; 0x958
   1c0b8:	movteq	r1, #2
   1c0bc:	movwne	r1, #14225	; 0x3791
   1c0c0:	movtne	r1, #2
   1c0c4:	bl	20710 <argp_failure@@Base+0x3a14>
   1c0c8:	b	1c0ec <argp_help@@Base+0xd24>
   1c0cc:	mov	r4, r8
   1c0d0:	add	r7, r7, #24
   1c0d4:	subs	r6, r6, #1
   1c0d8:	bne	1bf88 <argp_help@@Base+0xbc0>
   1c0dc:	b	1c258 <argp_help@@Base+0xe90>
   1c0e0:	cmp	r2, #0
   1c0e4:	movne	r0, #1
   1c0e8:	strne	r0, [fp, #-40]	; 0xffffffd8
   1c0ec:	ldr	r0, [fp, #-92]	; 0xffffffa4
   1c0f0:	add	r0, r0, #1
   1c0f4:	str	r0, [fp, #-92]	; 0xffffffa4
   1c0f8:	add	r7, r7, #24
   1c0fc:	subs	r6, r6, #1
   1c100:	bne	1bf88 <argp_help@@Base+0xbc0>
   1c104:	b	1c258 <argp_help@@Base+0xe90>
   1c108:	add	r7, r4, #12
   1c10c:	ldr	r5, [r7]
   1c110:	tst	r5, #8
   1c114:	bne	1c220 <argp_help@@Base+0xe58>
   1c118:	ldr	r9, [r7, #-8]
   1c11c:	sub	r0, r9, #1
   1c120:	cmp	r0, #254	; 0xfe
   1c124:	bhi	1c218 <argp_help@@Base+0xe50>
   1c128:	bl	116a0 <__ctype_b_loc@plt>
   1c12c:	ldr	r0, [r0]
   1c130:	add	r0, r0, r9, lsl #1
   1c134:	ldrb	r0, [r0, #1]
   1c138:	tst	r0, #64	; 0x40
   1c13c:	beq	1c218 <argp_help@@Base+0xe50>
   1c140:	ldr	r0, [fp, #-92]	; 0xffffffa4
   1c144:	ldrb	r0, [r0]
   1c148:	cmp	r9, r0
   1c14c:	bne	1c218 <argp_help@@Base+0xe50>
   1c150:	movw	r9, #19080	; 0x4a88
   1c154:	tst	r5, #2
   1c158:	movt	r9, #3
   1c15c:	bne	1c240 <argp_help@@Base+0xe78>
   1c160:	ldr	r0, [r9, #8]
   1c164:	sub	r1, fp, #88	; 0x58
   1c168:	bl	1e860 <argp_failure@@Base+0x1b64>
   1c16c:	ldr	r0, [sl, #28]
   1c170:	ldr	r1, [sl, #32]
   1c174:	cmp	r0, r1
   1c178:	bcc	1c198 <argp_help@@Base+0xdd0>
   1c17c:	mov	r0, sl
   1c180:	mov	r1, #1
   1c184:	bl	20624 <argp_failure@@Base+0x3928>
   1c188:	cmp	r0, #0
   1c18c:	beq	1c1ac <argp_help@@Base+0xde4>
   1c190:	ldr	r0, [fp, #-100]	; 0xffffff9c
   1c194:	ldr	r0, [r0]
   1c198:	ldr	r2, [fp, #-100]	; 0xffffff9c
   1c19c:	add	r1, r0, #1
   1c1a0:	str	r1, [r2]
   1c1a4:	mov	r1, #45	; 0x2d
   1c1a8:	strb	r1, [r0]
   1c1ac:	ldr	r2, [fp, #-92]	; 0xffffffa4
   1c1b0:	ldr	r0, [sl, #28]
   1c1b4:	ldr	r1, [sl, #32]
   1c1b8:	ldrb	r5, [r2]
   1c1bc:	cmp	r0, r1
   1c1c0:	bcc	1c1e0 <argp_help@@Base+0xe18>
   1c1c4:	mov	r0, sl
   1c1c8:	mov	r1, #1
   1c1cc:	bl	20624 <argp_failure@@Base+0x3928>
   1c1d0:	cmp	r0, #0
   1c1d4:	beq	1c1f0 <argp_help@@Base+0xe28>
   1c1d8:	ldr	r0, [fp, #-100]	; 0xffffff9c
   1c1dc:	ldr	r0, [r0]
   1c1e0:	ldr	r2, [fp, #-100]	; 0xffffff9c
   1c1e4:	add	r1, r0, #1
   1c1e8:	str	r1, [r2]
   1c1ec:	strb	r5, [r0]
   1c1f0:	ldr	r2, [r4, #8]
   1c1f4:	cmp	r2, #0
   1c1f8:	beq	1c240 <argp_help@@Base+0xe78>
   1c1fc:	ldrb	r0, [r4, #12]
   1c200:	tst	r0, #1
   1c204:	bne	1c230 <argp_help@@Base+0xe68>
   1c208:	movw	r1, #2392	; 0x958
   1c20c:	mov	r0, sl
   1c210:	movt	r1, #2
   1c214:	b	1c23c <argp_help@@Base+0xe74>
   1c218:	movw	r9, #19080	; 0x4a88
   1c21c:	movt	r9, #3
   1c220:	add	r7, r7, #24
   1c224:	subs	r6, r6, #1
   1c228:	bne	1c10c <argp_help@@Base+0xd44>
   1c22c:	b	1c258 <argp_help@@Base+0xe90>
   1c230:	movw	r1, #14225	; 0x3791
   1c234:	mov	r0, sl
   1c238:	movt	r1, #2
   1c23c:	bl	20710 <argp_failure@@Base+0x3a14>
   1c240:	ldr	r0, [fp, #-92]	; 0xffffffa4
   1c244:	add	r0, r0, #1
   1c248:	str	r0, [fp, #-92]	; 0xffffffa4
   1c24c:	add	r7, r7, #24
   1c250:	subs	r6, r6, #1
   1c254:	bne	1c10c <argp_help@@Base+0xd44>
   1c258:	ldrb	r0, [r4, #12]
   1c25c:	tst	r0, #8
   1c260:	bne	1c324 <argp_help@@Base+0xf5c>
   1c264:	ldr	r1, [sl, #24]
   1c268:	ldr	r2, [sl, #28]
   1c26c:	ldr	r0, [sl, #16]
   1c270:	ldr	r4, [r9, #12]
   1c274:	sub	r1, r2, r1
   1c278:	cmp	r1, r0
   1c27c:	bls	1c288 <argp_help@@Base+0xec0>
   1c280:	mov	r0, sl
   1c284:	bl	2007c <argp_failure@@Base+0x3380>
   1c288:	ldr	r0, [fp, #-112]	; 0xffffff90
   1c28c:	str	r4, [sl, #12]
   1c290:	mov	r4, r8
   1c294:	ldr	r5, [r0, #4]
   1c298:	cmp	r5, #0
   1c29c:	beq	1c3f8 <argp_help@@Base+0x1030>
   1c2a0:	add	r6, r4, #12
   1c2a4:	ldr	r0, [r6, #-12]
   1c2a8:	cmp	r0, #0
   1c2ac:	beq	1c314 <argp_help@@Base+0xf4c>
   1c2b0:	ldrb	r0, [r6]
   1c2b4:	tst	r0, #2
   1c2b8:	bne	1c314 <argp_help@@Base+0xf4c>
   1c2bc:	ldr	r0, [r9, #12]
   1c2c0:	sub	r1, fp, #88	; 0x58
   1c2c4:	bl	1e860 <argp_failure@@Base+0x1b64>
   1c2c8:	ldr	r2, [r6, #-12]
   1c2cc:	movw	r1, #14230	; 0x3796
   1c2d0:	mov	r0, sl
   1c2d4:	movt	r1, #2
   1c2d8:	bl	20710 <argp_failure@@Base+0x3a14>
   1c2dc:	ldr	r2, [r4, #8]
   1c2e0:	cmp	r2, #0
   1c2e4:	beq	1c314 <argp_help@@Base+0xf4c>
   1c2e8:	ldrb	r0, [r4, #12]
   1c2ec:	tst	r0, #1
   1c2f0:	bne	1c304 <argp_help@@Base+0xf3c>
   1c2f4:	movw	r1, #14235	; 0x379b
   1c2f8:	mov	r0, sl
   1c2fc:	movt	r1, #2
   1c300:	b	1c310 <argp_help@@Base+0xf48>
   1c304:	movw	r1, #14239	; 0x379f
   1c308:	mov	r0, sl
   1c30c:	movt	r1, #2
   1c310:	bl	20710 <argp_failure@@Base+0x3a14>
   1c314:	add	r6, r6, #24
   1c318:	subs	r5, r5, #1
   1c31c:	bne	1c2a4 <argp_help@@Base+0xedc>
   1c320:	b	1c3f8 <argp_help@@Base+0x1030>
   1c324:	ldr	r1, [sl, #24]
   1c328:	ldr	r2, [sl, #28]
   1c32c:	ldr	r0, [sl, #16]
   1c330:	ldr	r4, [r9, #16]
   1c334:	sub	r1, r2, r1
   1c338:	cmp	r1, r0
   1c33c:	bls	1c348 <argp_help@@Base+0xf80>
   1c340:	mov	r0, sl
   1c344:	bl	2007c <argp_failure@@Base+0x3380>
   1c348:	ldr	r0, [fp, #-112]	; 0xffffff90
   1c34c:	str	r4, [sl, #12]
   1c350:	mov	r4, r8
   1c354:	ldr	r6, [r0, #4]
   1c358:	cmp	r6, #0
   1c35c:	beq	1c3f8 <argp_help@@Base+0x1030>
   1c360:	add	r8, r4, #12
   1c364:	ldr	r0, [r8, #-12]
   1c368:	cmp	r0, #0
   1c36c:	beq	1c3ec <argp_help@@Base+0x1024>
   1c370:	ldrb	r0, [r8]
   1c374:	tst	r0, #2
   1c378:	bne	1c3ec <argp_help@@Base+0x1024>
   1c37c:	ldr	r0, [r9, #16]
   1c380:	sub	r1, fp, #88	; 0x58
   1c384:	bl	1e860 <argp_failure@@Base+0x1b64>
   1c388:	ldr	r5, [r8, #-12]
   1c38c:	mov	r0, r5
   1c390:	bl	116c4 <strlen@plt>
   1c394:	cmp	r0, #0
   1c398:	beq	1c3ec <argp_help@@Base+0x1024>
   1c39c:	mov	r7, r0
   1c3a0:	ldr	r0, [sl, #28]
   1c3a4:	ldr	r1, [sl, #32]
   1c3a8:	add	r2, r0, r7
   1c3ac:	cmp	r2, r1
   1c3b0:	bls	1c3d0 <argp_help@@Base+0x1008>
   1c3b4:	mov	r0, sl
   1c3b8:	mov	r1, r7
   1c3bc:	bl	20624 <argp_failure@@Base+0x3928>
   1c3c0:	cmp	r0, #0
   1c3c4:	beq	1c3ec <argp_help@@Base+0x1024>
   1c3c8:	ldr	r0, [fp, #-100]	; 0xffffff9c
   1c3cc:	ldr	r0, [r0]
   1c3d0:	mov	r1, r5
   1c3d4:	mov	r2, r7
   1c3d8:	bl	11598 <memcpy@plt>
   1c3dc:	ldr	r1, [fp, #-100]	; 0xffffff9c
   1c3e0:	ldr	r0, [r1]
   1c3e4:	add	r0, r0, r7
   1c3e8:	str	r0, [r1]
   1c3ec:	add	r8, r8, #24
   1c3f0:	subs	r6, r6, #1
   1c3f4:	bne	1c364 <argp_help@@Base+0xf9c>
   1c3f8:	ldr	r1, [sl, #24]
   1c3fc:	ldr	r2, [sl, #28]
   1c400:	ldr	r0, [sl, #16]
   1c404:	sub	r1, r2, r1
   1c408:	cmp	r1, r0
   1c40c:	bls	1c418 <argp_help@@Base+0x1050>
   1c410:	mov	r0, sl
   1c414:	bl	2007c <argp_failure@@Base+0x3380>
   1c418:	mov	r0, #0
   1c41c:	ldr	r5, [fp, #-112]	; 0xffffff90
   1c420:	str	r0, [sl, #4]
   1c424:	ldr	r0, [fp, #-76]	; 0xffffffb4
   1c428:	cmp	r0, #0
   1c42c:	beq	1c488 <argp_help@@Base+0x10c0>
   1c430:	ldrb	r0, [r4, #12]
   1c434:	mov	r6, r4
   1c438:	tst	r0, #8
   1c43c:	bne	1c468 <argp_help@@Base+0x10a0>
   1c440:	ldr	r4, [r6, #4]
   1c444:	sub	r0, r4, #1
   1c448:	cmp	r0, #254	; 0xfe
   1c44c:	bhi	1c468 <argp_help@@Base+0x10a0>
   1c450:	bl	116a0 <__ctype_b_loc@plt>
   1c454:	ldr	r0, [r0]
   1c458:	add	r0, r0, r4, lsl #1
   1c45c:	ldrb	r0, [r0, #1]
   1c460:	tst	r0, #64	; 0x40
   1c464:	bne	1c788 <argp_help@@Base+0x13c0>
   1c468:	ldr	r0, [r6]
   1c46c:	cmp	r0, #0
   1c470:	bne	1c788 <argp_help@@Base+0x13c0>
   1c474:	ldr	r1, [r5, #20]
   1c478:	ldr	r0, [r6, #16]
   1c47c:	sub	r2, fp, #88	; 0x58
   1c480:	bl	1ea68 <argp_failure@@Base+0x1d6c>
   1c484:	b	1c784 <argp_help@@Base+0x13bc>
   1c488:	ldr	r6, [r5, #20]
   1c48c:	ldr	r5, [r4, #16]
   1c490:	cmp	r6, #0
   1c494:	mov	r8, r5
   1c498:	beq	1c4d4 <argp_help@@Base+0x110c>
   1c49c:	ldr	r0, [r6, #20]
   1c4a0:	mov	r8, r5
   1c4a4:	cmp	r0, #0
   1c4a8:	beq	1c4d4 <argp_help@@Base+0x110c>
   1c4ac:	ldr	r1, [fp, #-96]	; 0xffffffa0
   1c4b0:	ldr	r7, [r4, #4]
   1c4b4:	mov	r0, r6
   1c4b8:	bl	196d4 <argp_parse@@Base+0xcd0>
   1c4bc:	ldr	r3, [r6, #20]
   1c4c0:	mov	r2, r0
   1c4c4:	mov	r0, r7
   1c4c8:	mov	r1, r5
   1c4cc:	blx	r3
   1c4d0:	mov	r8, r0
   1c4d4:	cmp	r8, #0
   1c4d8:	beq	1c718 <argp_help@@Base+0x1350>
   1c4dc:	ldrb	r0, [r8]
   1c4e0:	cmp	r0, #0
   1c4e4:	beq	1c708 <argp_help@@Base+0x1340>
   1c4e8:	ldr	r1, [sl, #24]
   1c4ec:	ldr	r2, [sl, #28]
   1c4f0:	ldr	r0, [sl, #16]
   1c4f4:	str	r5, [fp, #-92]	; 0xffffffa4
   1c4f8:	sub	r1, r2, r1
   1c4fc:	cmp	r1, r0
   1c500:	bls	1c51c <argp_help@@Base+0x1154>
   1c504:	mov	r0, sl
   1c508:	bl	2007c <argp_failure@@Base+0x3380>
   1c50c:	ldr	r1, [sl, #24]
   1c510:	ldr	r2, [sl, #28]
   1c514:	ldr	r0, [sl, #16]
   1c518:	sub	r1, r2, r1
   1c51c:	ldr	r5, [r9, #20]
   1c520:	ldr	r4, [sl, #20]
   1c524:	cmp	r1, r0
   1c528:	mov	r6, r5
   1c52c:	bls	1c54c <argp_help@@Base+0x1184>
   1c530:	mov	r0, sl
   1c534:	bl	2007c <argp_failure@@Base+0x3380>
   1c538:	ldr	r1, [sl, #24]
   1c53c:	ldr	r2, [sl, #28]
   1c540:	ldr	r6, [r9, #20]
   1c544:	ldr	r0, [sl, #16]
   1c548:	sub	r1, r2, r1
   1c54c:	str	r5, [sl, #4]
   1c550:	bic	r7, r4, r4, asr #31
   1c554:	cmp	r1, r0
   1c558:	mov	r5, r6
   1c55c:	bls	1c56c <argp_help@@Base+0x11a4>
   1c560:	mov	r0, sl
   1c564:	bl	2007c <argp_failure@@Base+0x3380>
   1c568:	ldr	r5, [r9, #20]
   1c56c:	add	r0, r5, #3
   1c570:	str	r6, [sl, #12]
   1c574:	cmp	r7, r0
   1c578:	bls	1c5c0 <argp_help@@Base+0x11f8>
   1c57c:	ldr	r0, [sl, #28]
   1c580:	ldr	r1, [sl, #32]
   1c584:	cmp	r0, r1
   1c588:	bcc	1c5a8 <argp_help@@Base+0x11e0>
   1c58c:	mov	r0, sl
   1c590:	mov	r1, #1
   1c594:	bl	20624 <argp_failure@@Base+0x3928>
   1c598:	cmp	r0, #0
   1c59c:	beq	1c6a4 <argp_help@@Base+0x12dc>
   1c5a0:	ldr	r0, [fp, #-100]	; 0xffffff9c
   1c5a4:	ldr	r0, [r0]
   1c5a8:	ldr	r2, [fp, #-100]	; 0xffffff9c
   1c5ac:	add	r1, r0, #1
   1c5b0:	str	r1, [r2]
   1c5b4:	mov	r1, #10
   1c5b8:	strb	r1, [r0]
   1c5bc:	b	1c6a4 <argp_help@@Base+0x12dc>
   1c5c0:	cmp	r7, r5
   1c5c4:	bcs	1c654 <argp_help@@Base+0x128c>
   1c5c8:	ldr	r1, [sl, #24]
   1c5cc:	ldr	r2, [sl, #28]
   1c5d0:	ldr	r0, [sl, #16]
   1c5d4:	sub	r1, r2, r1
   1c5d8:	cmp	r1, r0
   1c5dc:	bls	1c5e8 <argp_help@@Base+0x1220>
   1c5e0:	mov	r0, sl
   1c5e4:	bl	2007c <argp_failure@@Base+0x3380>
   1c5e8:	ldr	r0, [sl, #20]
   1c5ec:	bic	r0, r0, r0, asr #31
   1c5f0:	sub	r1, r5, r0
   1c5f4:	cmp	r1, #1
   1c5f8:	blt	1c6a4 <argp_help@@Base+0x12dc>
   1c5fc:	add	r1, r5, #1
   1c600:	sub	r6, r1, r0
   1c604:	ldr	r0, [sl, #28]
   1c608:	ldr	r1, [sl, #32]
   1c60c:	cmp	r0, r1
   1c610:	bcc	1c630 <argp_help@@Base+0x1268>
   1c614:	mov	r0, sl
   1c618:	mov	r1, #1
   1c61c:	bl	20624 <argp_failure@@Base+0x3928>
   1c620:	cmp	r0, #0
   1c624:	beq	1c644 <argp_help@@Base+0x127c>
   1c628:	ldr	r0, [fp, #-100]	; 0xffffff9c
   1c62c:	ldr	r0, [r0]
   1c630:	ldr	r2, [fp, #-100]	; 0xffffff9c
   1c634:	add	r1, r0, #1
   1c638:	str	r1, [r2]
   1c63c:	mov	r1, #32
   1c640:	strb	r1, [r0]
   1c644:	sub	r6, r6, #1
   1c648:	cmp	r6, #1
   1c64c:	bgt	1c604 <argp_help@@Base+0x123c>
   1c650:	b	1c6a4 <argp_help@@Base+0x12dc>
   1c654:	ldr	r0, [sl, #28]
   1c658:	ldr	r1, [sl, #32]
   1c65c:	add	r2, r0, #3
   1c660:	cmp	r2, r1
   1c664:	bls	1c684 <argp_help@@Base+0x12bc>
   1c668:	mov	r0, sl
   1c66c:	mov	r1, #3
   1c670:	bl	20624 <argp_failure@@Base+0x3928>
   1c674:	cmp	r0, #0
   1c678:	beq	1c6a4 <argp_help@@Base+0x12dc>
   1c67c:	ldr	r0, [fp, #-100]	; 0xffffff9c
   1c680:	ldr	r0, [r0]
   1c684:	mov	r1, #32
   1c688:	strb	r1, [r0, #2]
   1c68c:	movw	r1, #8224	; 0x2020
   1c690:	strh	r1, [r0]
   1c694:	ldr	r1, [fp, #-100]	; 0xffffff9c
   1c698:	ldr	r0, [r1]
   1c69c:	add	r0, r0, #3
   1c6a0:	str	r0, [r1]
   1c6a4:	mov	r0, r8
   1c6a8:	bl	116c4 <strlen@plt>
   1c6ac:	ldr	r5, [fp, #-92]	; 0xffffffa4
   1c6b0:	cmp	r0, #0
   1c6b4:	beq	1c708 <argp_help@@Base+0x1340>
   1c6b8:	mov	r6, r0
   1c6bc:	ldr	r0, [sl, #28]
   1c6c0:	ldr	r1, [sl, #32]
   1c6c4:	add	r2, r0, r6
   1c6c8:	cmp	r2, r1
   1c6cc:	bls	1c6ec <argp_help@@Base+0x1324>
   1c6d0:	mov	r0, sl
   1c6d4:	mov	r1, r6
   1c6d8:	bl	20624 <argp_failure@@Base+0x3928>
   1c6dc:	cmp	r0, #0
   1c6e0:	beq	1c708 <argp_help@@Base+0x1340>
   1c6e4:	ldr	r0, [fp, #-100]	; 0xffffff9c
   1c6e8:	ldr	r0, [r0]
   1c6ec:	mov	r1, r8
   1c6f0:	mov	r2, r6
   1c6f4:	bl	11598 <memcpy@plt>
   1c6f8:	ldr	r1, [fp, #-100]	; 0xffffff9c
   1c6fc:	ldr	r0, [r1]
   1c700:	add	r0, r0, r6
   1c704:	str	r0, [r1]
   1c708:	cmp	r8, r5
   1c70c:	beq	1c718 <argp_help@@Base+0x1350>
   1c710:	mov	r0, r8
   1c714:	bl	19db4 <argp_parse@@Base+0x13b0>
   1c718:	ldr	r2, [sl, #24]
   1c71c:	ldr	r0, [sl, #28]
   1c720:	ldr	r1, [sl, #16]
   1c724:	sub	r2, r0, r2
   1c728:	cmp	r2, r1
   1c72c:	bls	1c73c <argp_help@@Base+0x1374>
   1c730:	mov	r0, sl
   1c734:	bl	2007c <argp_failure@@Base+0x3380>
   1c738:	ldr	r0, [sl, #28]
   1c73c:	mov	r1, #0
   1c740:	ldr	r5, [fp, #-112]	; 0xffffff90
   1c744:	str	r1, [sl, #4]
   1c748:	ldr	r1, [sl, #32]
   1c74c:	cmp	r0, r1
   1c750:	bcc	1c770 <argp_help@@Base+0x13a8>
   1c754:	mov	r0, sl
   1c758:	mov	r1, #1
   1c75c:	bl	20624 <argp_failure@@Base+0x3928>
   1c760:	cmp	r0, #0
   1c764:	beq	1c784 <argp_help@@Base+0x13bc>
   1c768:	ldr	r0, [fp, #-100]	; 0xffffff9c
   1c76c:	ldr	r0, [r0]
   1c770:	ldr	r2, [fp, #-100]	; 0xffffff9c
   1c774:	add	r1, r0, #1
   1c778:	str	r1, [r2]
   1c77c:	mov	r1, #10
   1c780:	strb	r1, [r0]
   1c784:	str	r5, [fp, #-48]	; 0xffffffd0
   1c788:	ldr	r1, [sl, #24]
   1c78c:	ldr	r2, [sl, #28]
   1c790:	ldr	r0, [sl, #16]
   1c794:	sub	r1, r2, r1
   1c798:	cmp	r1, r0
   1c79c:	bls	1c7b8 <argp_help@@Base+0x13f0>
   1c7a0:	mov	r0, sl
   1c7a4:	bl	2007c <argp_failure@@Base+0x3380>
   1c7a8:	ldr	r1, [sl, #24]
   1c7ac:	ldr	r2, [sl, #28]
   1c7b0:	ldr	r0, [sl, #16]
   1c7b4:	sub	r1, r2, r1
   1c7b8:	ldr	r2, [fp, #-124]	; 0xffffff84
   1c7bc:	cmp	r1, r0
   1c7c0:	str	r2, [sl, #4]
   1c7c4:	bls	1c7d0 <argp_help@@Base+0x1408>
   1c7c8:	mov	r0, sl
   1c7cc:	bl	2007c <argp_failure@@Base+0x3380>
   1c7d0:	ldr	r1, [fp, #-116]	; 0xffffff8c
   1c7d4:	ldr	r0, [fp, #-120]	; 0xffffff88
   1c7d8:	add	r5, r5, #28
   1c7dc:	subs	r1, r1, #1
   1c7e0:	str	r0, [sl, #12]
   1c7e4:	bne	1be8c <argp_help@@Base+0xac4>
   1c7e8:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1c7ec:	cmp	r0, #0
   1c7f0:	ldrne	r0, [r9, #4]
   1c7f4:	cmpne	r0, #0
   1c7f8:	bne	1c95c <argp_help@@Base+0x1594>
   1c7fc:	ldr	r6, [fp, #-128]	; 0xffffff80
   1c800:	mov	r5, #1
   1c804:	tst	r6, #32
   1c808:	bne	1c83c <argp_help@@Base+0x1474>
   1c80c:	b	1c864 <argp_help@@Base+0x149c>
   1c810:	ldr	r2, [fp, #-92]	; 0xffffffa4
   1c814:	movw	r1, #13530	; 0x34da
   1c818:	mov	r0, sl
   1c81c:	movt	r1, #2
   1c820:	mov	r3, r2
   1c824:	bl	20710 <argp_failure@@Base+0x3a14>
   1c828:	mov	r5, #1
   1c82c:	tst	r6, #8
   1c830:	bne	1be0c <argp_help@@Base+0xa44>
   1c834:	tst	r6, #32
   1c838:	beq	1c864 <argp_help@@Base+0x149c>
   1c83c:	sub	sp, sp, #8
   1c840:	mov	r0, #0
   1c844:	mov	r2, #1
   1c848:	mov	r3, r5
   1c84c:	stm	sp, {r0, sl}
   1c850:	ldr	r0, [fp, #-104]	; 0xffffff98
   1c854:	ldr	r1, [fp, #-96]	; 0xffffffa0
   1c858:	bl	1ddac <argp_failure@@Base+0x10b0>
   1c85c:	add	sp, sp, #8
   1c860:	orr	r5, r0, r5
   1c864:	tst	r6, #64	; 0x40
   1c868:	movwne	r6, #19368	; 0x4ba8
   1c86c:	movtne	r6, #3
   1c870:	ldrne	r0, [r6]
   1c874:	cmpne	r0, #0
   1c878:	beq	1c8d0 <argp_help@@Base+0x1508>
   1c87c:	cmp	r5, #0
   1c880:	beq	1c8bc <argp_help@@Base+0x14f4>
   1c884:	ldr	r0, [sl, #28]
   1c888:	ldr	r1, [sl, #32]
   1c88c:	cmp	r0, r1
   1c890:	bcc	1c8ac <argp_help@@Base+0x14e4>
   1c894:	mov	r0, sl
   1c898:	mov	r1, #1
   1c89c:	bl	20624 <argp_failure@@Base+0x3928>
   1c8a0:	cmp	r0, #0
   1c8a4:	beq	1c8bc <argp_help@@Base+0x14f4>
   1c8a8:	ldr	r0, [sl, #28]
   1c8ac:	add	r1, r0, #1
   1c8b0:	str	r1, [sl, #28]
   1c8b4:	mov	r1, #10
   1c8b8:	strb	r1, [r0]
   1c8bc:	ldr	r2, [r6]
   1c8c0:	movw	r1, #13585	; 0x3511
   1c8c4:	mov	r0, sl
   1c8c8:	movt	r1, #2
   1c8cc:	bl	20710 <argp_failure@@Base+0x3a14>
   1c8d0:	ldr	r0, [fp, #-132]	; 0xffffff7c
   1c8d4:	bl	115ec <funlockfile@plt>
   1c8d8:	ldr	r5, [fp, #-108]	; 0xffffff94
   1c8dc:	cmp	r5, #0
   1c8e0:	beq	1c928 <argp_help@@Base+0x1560>
   1c8e4:	ldr	r0, [r5, #12]
   1c8e8:	cmp	r0, #0
   1c8ec:	beq	1c904 <argp_help@@Base+0x153c>
   1c8f0:	ldr	r4, [r0, #24]
   1c8f4:	bl	19db4 <argp_parse@@Base+0x13b0>
   1c8f8:	cmp	r4, #0
   1c8fc:	mov	r0, r4
   1c900:	bne	1c8f0 <argp_help@@Base+0x1528>
   1c904:	ldr	r0, [r5, #4]
   1c908:	cmp	r0, #0
   1c90c:	beq	1c920 <argp_help@@Base+0x1558>
   1c910:	ldr	r0, [r5]
   1c914:	bl	19db4 <argp_parse@@Base+0x13b0>
   1c918:	ldr	r0, [r5, #8]
   1c91c:	bl	19db4 <argp_parse@@Base+0x13b0>
   1c920:	mov	r0, r5
   1c924:	bl	19db4 <argp_parse@@Base+0x13b0>
   1c928:	mov	r0, sl
   1c92c:	bl	20038 <argp_failure@@Base+0x333c>
   1c930:	sub	sp, fp, #28
   1c934:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1c938:	movw	r9, #19080	; 0x4a88
   1c93c:	movt	r9, #3
   1c940:	tst	r6, #3
   1c944:	str	r5, [fp, #-108]	; 0xffffff94
   1c948:	bne	1bba4 <argp_help@@Base+0x7dc>
   1c94c:	mov	r5, #0
   1c950:	tst	r6, #16
   1c954:	bne	1bdd4 <argp_help@@Base+0xa0c>
   1c958:	b	1bdfc <argp_help@@Base+0xa34>
   1c95c:	ldr	r0, [fp, #-96]	; 0xffffffa0
   1c960:	movw	r5, #14109	; 0x371d
   1c964:	movt	r5, #2
   1c968:	cmp	r0, #0
   1c96c:	beq	1c984 <argp_help@@Base+0x15bc>
   1c970:	ldr	r6, [r0]
   1c974:	cmp	r6, #0
   1c978:	ldrne	r0, [r6, #20]
   1c97c:	cmpne	r0, #0
   1c980:	bne	1ca8c <argp_help@@Base+0x16c4>
   1c984:	ldrb	r0, [r5]
   1c988:	cmp	r0, #0
   1c98c:	beq	1ca70 <argp_help@@Base+0x16a8>
   1c990:	ldr	r0, [sl, #28]
   1c994:	ldr	r1, [sl, #32]
   1c998:	cmp	r0, r1
   1c99c:	bcc	1c9bc <argp_help@@Base+0x15f4>
   1c9a0:	mov	r0, sl
   1c9a4:	mov	r1, #1
   1c9a8:	bl	20624 <argp_failure@@Base+0x3928>
   1c9ac:	cmp	r0, #0
   1c9b0:	beq	1c9d0 <argp_help@@Base+0x1608>
   1c9b4:	ldr	r0, [fp, #-100]	; 0xffffff9c
   1c9b8:	ldr	r0, [r0]
   1c9bc:	ldr	r2, [fp, #-100]	; 0xffffff9c
   1c9c0:	add	r1, r0, #1
   1c9c4:	str	r1, [r2]
   1c9c8:	mov	r1, #10
   1c9cc:	strb	r1, [r0]
   1c9d0:	mov	r0, r5
   1c9d4:	bl	116c4 <strlen@plt>
   1c9d8:	cmp	r0, #0
   1c9dc:	beq	1ca30 <argp_help@@Base+0x1668>
   1c9e0:	mov	r6, r0
   1c9e4:	ldr	r0, [sl, #28]
   1c9e8:	ldr	r1, [sl, #32]
   1c9ec:	add	r2, r0, r6
   1c9f0:	cmp	r2, r1
   1c9f4:	bls	1ca14 <argp_help@@Base+0x164c>
   1c9f8:	mov	r0, sl
   1c9fc:	mov	r1, r6
   1ca00:	bl	20624 <argp_failure@@Base+0x3928>
   1ca04:	cmp	r0, #0
   1ca08:	beq	1ca30 <argp_help@@Base+0x1668>
   1ca0c:	ldr	r0, [fp, #-100]	; 0xffffff9c
   1ca10:	ldr	r0, [r0]
   1ca14:	mov	r1, r5
   1ca18:	mov	r2, r6
   1ca1c:	bl	11598 <memcpy@plt>
   1ca20:	ldr	r1, [fp, #-100]	; 0xffffff9c
   1ca24:	ldr	r0, [r1]
   1ca28:	add	r0, r0, r6
   1ca2c:	str	r0, [r1]
   1ca30:	ldr	r0, [sl, #28]
   1ca34:	ldr	r1, [sl, #32]
   1ca38:	cmp	r0, r1
   1ca3c:	bcc	1ca5c <argp_help@@Base+0x1694>
   1ca40:	mov	r0, sl
   1ca44:	mov	r1, #1
   1ca48:	bl	20624 <argp_failure@@Base+0x3928>
   1ca4c:	cmp	r0, #0
   1ca50:	beq	1ca70 <argp_help@@Base+0x16a8>
   1ca54:	ldr	r0, [fp, #-100]	; 0xffffff9c
   1ca58:	ldr	r0, [r0]
   1ca5c:	ldr	r2, [fp, #-100]	; 0xffffff9c
   1ca60:	add	r1, r0, #1
   1ca64:	str	r1, [r2]
   1ca68:	mov	r1, #10
   1ca6c:	strb	r1, [r0]
   1ca70:	movw	r0, #14109	; 0x371d
   1ca74:	movt	r0, #2
   1ca78:	cmp	r5, r0
   1ca7c:	beq	1c7fc <argp_help@@Base+0x1434>
   1ca80:	mov	r0, r5
   1ca84:	bl	19db4 <argp_parse@@Base+0x13b0>
   1ca88:	b	1c7fc <argp_help@@Base+0x1434>
   1ca8c:	ldr	r1, [fp, #-96]	; 0xffffffa0
   1ca90:	mov	r0, r6
   1ca94:	bl	196d4 <argp_parse@@Base+0xcd0>
   1ca98:	ldr	r3, [r6, #20]
   1ca9c:	movw	r1, #14109	; 0x371d
   1caa0:	mov	r2, r0
   1caa4:	movw	r0, #5
   1caa8:	movt	r0, #512	; 0x200
   1caac:	movt	r1, #2
   1cab0:	blx	r3
   1cab4:	mov	r5, r0
   1cab8:	cmp	r0, #0
   1cabc:	bne	1c984 <argp_help@@Base+0x15bc>
   1cac0:	b	1c7fc <argp_help@@Base+0x1434>
   1cac4:	add	r2, r0, #112	; 0x70
   1cac8:	b	1b9bc <argp_help@@Base+0x5f4>

0001cacc <argp_state_help@@Base>:
   1cacc:	push	{r4, r5, fp, lr}
   1cad0:	add	fp, sp, #8
   1cad4:	sub	sp, sp, #8
   1cad8:	mov	r4, r2
   1cadc:	mov	r2, r1
   1cae0:	cmp	r0, #0
   1cae4:	beq	1cb30 <argp_state_help@@Base+0x64>
   1cae8:	cmp	r2, #0
   1caec:	beq	1cb68 <argp_state_help@@Base+0x9c>
   1caf0:	ldr	r1, [r0, #16]
   1caf4:	mov	r5, r0
   1caf8:	ands	r0, r1, #2
   1cafc:	bne	1cb68 <argp_state_help@@Base+0x9c>
   1cb00:	ldr	r3, [r5, #40]	; 0x28
   1cb04:	ldr	r0, [r5]
   1cb08:	and	r1, r1, #64	; 0x40
   1cb0c:	orr	r4, r4, r1, lsl #1
   1cb10:	mov	r1, r5
   1cb14:	str	r3, [sp]
   1cb18:	mov	r3, r4
   1cb1c:	bl	1b3f4 <argp_help@@Base+0x2c>
   1cb20:	ldrb	r0, [r5, #16]
   1cb24:	tst	r0, #32
   1cb28:	beq	1cb58 <argp_state_help@@Base+0x8c>
   1cb2c:	b	1cb68 <argp_state_help@@Base+0x9c>
   1cb30:	cmp	r2, #0
   1cb34:	beq	1cb68 <argp_state_help@@Base+0x9c>
   1cb38:	movw	r0, #19144	; 0x4ac8
   1cb3c:	mov	r1, #0
   1cb40:	mov	r3, r4
   1cb44:	movt	r0, #3
   1cb48:	ldr	r0, [r0]
   1cb4c:	str	r0, [sp]
   1cb50:	mov	r0, #0
   1cb54:	bl	1b3f4 <argp_help@@Base+0x2c>
   1cb58:	tst	r4, #256	; 0x100
   1cb5c:	bne	1cb70 <argp_state_help@@Base+0xa4>
   1cb60:	tst	r4, #512	; 0x200
   1cb64:	bne	1cb80 <argp_state_help@@Base+0xb4>
   1cb68:	sub	sp, fp, #8
   1cb6c:	pop	{r4, r5, fp, pc}
   1cb70:	movw	r0, #19136	; 0x4ac0
   1cb74:	movt	r0, #3
   1cb78:	ldr	r0, [r0]
   1cb7c:	bl	116ac <exit@plt>
   1cb80:	mov	r0, #0
   1cb84:	bl	116ac <exit@plt>

0001cb88 <argp_error@@Base>:
   1cb88:	sub	sp, sp, #8
   1cb8c:	push	{r4, r5, r6, r7, fp, lr}
   1cb90:	add	fp, sp, #16
   1cb94:	sub	sp, sp, #8
   1cb98:	mov	r6, r1
   1cb9c:	mov	r4, r0
   1cba0:	cmp	r0, #0
   1cba4:	str	r3, [fp, #12]
   1cba8:	str	r2, [fp, #8]
   1cbac:	beq	1cbdc <argp_error@@Base+0x54>
   1cbb0:	ldrb	r0, [r4, #16]
   1cbb4:	tst	r0, #2
   1cbb8:	bne	1cbcc <argp_error@@Base+0x44>
   1cbbc:	add	r0, r4, #44	; 0x2c
   1cbc0:	ldr	r5, [r0]
   1cbc4:	cmp	r5, #0
   1cbc8:	bne	1cbf0 <argp_error@@Base+0x68>
   1cbcc:	sub	sp, fp, #16
   1cbd0:	pop	{r4, r5, r6, r7, fp, lr}
   1cbd4:	add	sp, sp, #8
   1cbd8:	bx	lr
   1cbdc:	movw	r0, #19152	; 0x4ad0
   1cbe0:	movt	r0, #3
   1cbe4:	ldr	r5, [r0]
   1cbe8:	cmp	r5, #0
   1cbec:	beq	1cbcc <argp_error@@Base+0x44>
   1cbf0:	mov	r0, r5
   1cbf4:	bl	117b4 <flockfile@plt>
   1cbf8:	add	r0, fp, #8
   1cbfc:	cmp	r4, #0
   1cc00:	str	r0, [sp, #4]
   1cc04:	beq	1cc10 <argp_error@@Base+0x88>
   1cc08:	ldr	r0, [r4, #40]	; 0x28
   1cc0c:	b	1cc1c <argp_error@@Base+0x94>
   1cc10:	movw	r0, #19144	; 0x4ac8
   1cc14:	movt	r0, #3
   1cc18:	ldr	r0, [r0]
   1cc1c:	mov	r1, r5
   1cc20:	bl	114f0 <fputs_unlocked@plt>
   1cc24:	mov	r7, r5
   1cc28:	ldr	r0, [r7, #20]!
   1cc2c:	ldr	r1, [r7, #4]
   1cc30:	cmp	r0, r1
   1cc34:	bcs	1ccc0 <argp_error@@Base+0x138>
   1cc38:	add	r1, r0, #1
   1cc3c:	str	r1, [r7]
   1cc40:	mov	r1, #58	; 0x3a
   1cc44:	strb	r1, [r0]
   1cc48:	ldr	r0, [r5, #20]
   1cc4c:	ldr	r1, [r5, #24]
   1cc50:	cmp	r0, r1
   1cc54:	bcs	1ccdc <argp_error@@Base+0x154>
   1cc58:	add	r1, r0, #1
   1cc5c:	str	r1, [r7]
   1cc60:	mov	r1, #32
   1cc64:	strb	r1, [r0]
   1cc68:	ldr	r2, [sp, #4]
   1cc6c:	mov	r0, r5
   1cc70:	mov	r1, r6
   1cc74:	bl	11784 <vfprintf@plt>
   1cc78:	ldr	r0, [r5, #20]
   1cc7c:	ldr	r1, [r5, #24]
   1cc80:	cmp	r0, r1
   1cc84:	bcs	1ccec <argp_error@@Base+0x164>
   1cc88:	add	r1, r0, #1
   1cc8c:	str	r1, [r7]
   1cc90:	mov	r1, #10
   1cc94:	strb	r1, [r0]
   1cc98:	mov	r0, r4
   1cc9c:	mov	r1, r5
   1cca0:	mov	r2, #260	; 0x104
   1cca4:	bl	1cacc <argp_state_help@@Base>
   1cca8:	mov	r0, r5
   1ccac:	bl	115ec <funlockfile@plt>
   1ccb0:	sub	sp, fp, #16
   1ccb4:	pop	{r4, r5, r6, r7, fp, lr}
   1ccb8:	add	sp, sp, #8
   1ccbc:	bx	lr
   1ccc0:	mov	r0, r5
   1ccc4:	mov	r1, #58	; 0x3a
   1ccc8:	bl	11760 <__overflow@plt>
   1cccc:	ldr	r0, [r5, #20]
   1ccd0:	ldr	r1, [r5, #24]
   1ccd4:	cmp	r0, r1
   1ccd8:	bcc	1cc58 <argp_error@@Base+0xd0>
   1ccdc:	mov	r0, r5
   1cce0:	mov	r1, #32
   1cce4:	bl	11760 <__overflow@plt>
   1cce8:	b	1cc68 <argp_error@@Base+0xe0>
   1ccec:	mov	r0, r5
   1ccf0:	mov	r1, #10
   1ccf4:	bl	11760 <__overflow@plt>
   1ccf8:	b	1cc98 <argp_error@@Base+0x110>

0001ccfc <argp_failure@@Base>:
   1ccfc:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   1cd00:	add	fp, sp, #24
   1cd04:	sub	sp, sp, #200	; 0xc8
   1cd08:	mov	r4, r3
   1cd0c:	mov	r9, r2
   1cd10:	mov	r8, r1
   1cd14:	mov	r5, r0
   1cd18:	cmp	r0, #0
   1cd1c:	beq	1cd40 <argp_failure@@Base+0x44>
   1cd20:	ldrb	r0, [r5, #16]
   1cd24:	tst	r0, #2
   1cd28:	bne	1cee0 <argp_failure@@Base+0x1e4>
   1cd2c:	add	r0, r5, #44	; 0x2c
   1cd30:	ldr	r6, [r0]
   1cd34:	cmp	r6, #0
   1cd38:	bne	1cd54 <argp_failure@@Base+0x58>
   1cd3c:	b	1cee0 <argp_failure@@Base+0x1e4>
   1cd40:	movw	r0, #19152	; 0x4ad0
   1cd44:	movt	r0, #3
   1cd48:	ldr	r6, [r0]
   1cd4c:	cmp	r6, #0
   1cd50:	beq	1cee0 <argp_failure@@Base+0x1e4>
   1cd54:	mov	r0, r6
   1cd58:	bl	117b4 <flockfile@plt>
   1cd5c:	movw	r0, #19144	; 0x4ac8
   1cd60:	cmp	r5, #0
   1cd64:	mov	r1, r6
   1cd68:	movt	r0, #3
   1cd6c:	addne	r0, r5, #40	; 0x28
   1cd70:	ldr	r0, [r0]
   1cd74:	bl	114f0 <fputs_unlocked@plt>
   1cd78:	cmp	r4, #0
   1cd7c:	beq	1cdd8 <argp_failure@@Base+0xdc>
   1cd80:	add	r0, fp, #8
   1cd84:	str	r0, [sp]
   1cd88:	ldr	r0, [r6, #20]
   1cd8c:	ldr	r1, [r6, #24]
   1cd90:	cmp	r0, r1
   1cd94:	bcs	1cee8 <argp_failure@@Base+0x1ec>
   1cd98:	add	r1, r0, #1
   1cd9c:	str	r1, [r6, #20]
   1cda0:	mov	r1, #58	; 0x3a
   1cda4:	strb	r1, [r0]
   1cda8:	ldr	r0, [r6, #20]
   1cdac:	ldr	r1, [r6, #24]
   1cdb0:	cmp	r0, r1
   1cdb4:	bcs	1cf04 <argp_failure@@Base+0x208>
   1cdb8:	add	r1, r0, #1
   1cdbc:	str	r1, [r6, #20]
   1cdc0:	mov	r1, #32
   1cdc4:	strb	r1, [r0]
   1cdc8:	ldr	r2, [sp]
   1cdcc:	mov	r0, r6
   1cdd0:	mov	r1, r4
   1cdd4:	bl	11784 <vfprintf@plt>
   1cdd8:	cmp	r9, #0
   1cddc:	beq	1ceac <argp_failure@@Base+0x1b0>
   1cde0:	mov	r4, r6
   1cde4:	ldr	r0, [r4, #20]!
   1cde8:	mov	r7, r4
   1cdec:	ldr	r1, [r7, #4]!
   1cdf0:	cmp	r0, r1
   1cdf4:	bcs	1cf14 <argp_failure@@Base+0x218>
   1cdf8:	add	r1, r0, #1
   1cdfc:	str	r1, [r4]
   1ce00:	mov	r1, #58	; 0x3a
   1ce04:	strb	r1, [r0]
   1ce08:	ldr	r0, [r4]
   1ce0c:	ldr	r1, [r7]
   1ce10:	cmp	r0, r1
   1ce14:	bcs	1cf30 <argp_failure@@Base+0x234>
   1ce18:	add	r1, r0, #1
   1ce1c:	str	r1, [r4]
   1ce20:	mov	r1, #32
   1ce24:	strb	r1, [r0]
   1ce28:	mov	r1, sp
   1ce2c:	mov	r0, r9
   1ce30:	mov	r2, #200	; 0xc8
   1ce34:	bl	11700 <strerror_r@plt>
   1ce38:	cmp	r0, #0
   1ce3c:	bne	1ce5c <argp_failure@@Base+0x160>
   1ce40:	mov	r0, r9
   1ce44:	bl	11670 <strerror@plt>
   1ce48:	mov	r1, r0
   1ce4c:	movw	r0, #13489	; 0x34b1
   1ce50:	movt	r0, #2
   1ce54:	cmp	r1, #0
   1ce58:	movne	r0, r1
   1ce5c:	mov	r1, r6
   1ce60:	bl	114f0 <fputs_unlocked@plt>
   1ce64:	ldr	r0, [r4]
   1ce68:	ldr	r1, [r7]
   1ce6c:	cmp	r0, r1
   1ce70:	bcs	1cec4 <argp_failure@@Base+0x1c8>
   1ce74:	add	r1, r0, #1
   1ce78:	str	r1, [r4]
   1ce7c:	mov	r1, #10
   1ce80:	strb	r1, [r0]
   1ce84:	mov	r0, r6
   1ce88:	bl	115ec <funlockfile@plt>
   1ce8c:	cmp	r8, #0
   1ce90:	beq	1cee0 <argp_failure@@Base+0x1e4>
   1ce94:	cmp	r5, #0
   1ce98:	ldrbne	r0, [r5, #16]
   1ce9c:	tstne	r0, #32
   1cea0:	bne	1cee0 <argp_failure@@Base+0x1e4>
   1cea4:	mov	r0, r8
   1cea8:	bl	116ac <exit@plt>
   1ceac:	add	r7, r6, #24
   1ceb0:	add	r4, r6, #20
   1ceb4:	ldr	r0, [r4]
   1ceb8:	ldr	r1, [r7]
   1cebc:	cmp	r0, r1
   1cec0:	bcc	1ce74 <argp_failure@@Base+0x178>
   1cec4:	mov	r0, r6
   1cec8:	mov	r1, #10
   1cecc:	bl	11760 <__overflow@plt>
   1ced0:	mov	r0, r6
   1ced4:	bl	115ec <funlockfile@plt>
   1ced8:	cmp	r8, #0
   1cedc:	bne	1ce94 <argp_failure@@Base+0x198>
   1cee0:	sub	sp, fp, #24
   1cee4:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1cee8:	mov	r0, r6
   1ceec:	mov	r1, #58	; 0x3a
   1cef0:	bl	11760 <__overflow@plt>
   1cef4:	ldr	r0, [r6, #20]
   1cef8:	ldr	r1, [r6, #24]
   1cefc:	cmp	r0, r1
   1cf00:	bcc	1cdb8 <argp_failure@@Base+0xbc>
   1cf04:	mov	r0, r6
   1cf08:	mov	r1, #32
   1cf0c:	bl	11760 <__overflow@plt>
   1cf10:	b	1cdc8 <argp_failure@@Base+0xcc>
   1cf14:	mov	r0, r6
   1cf18:	mov	r1, #58	; 0x3a
   1cf1c:	bl	11760 <__overflow@plt>
   1cf20:	ldr	r0, [r4]
   1cf24:	ldr	r1, [r7]
   1cf28:	cmp	r0, r1
   1cf2c:	bcc	1ce18 <argp_failure@@Base+0x11c>
   1cf30:	mov	r0, r6
   1cf34:	mov	r1, #32
   1cf38:	bl	11760 <__overflow@plt>
   1cf3c:	b	1ce28 <argp_failure@@Base+0x12c>
   1cf40:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1cf44:	add	fp, sp, #28
   1cf48:	sub	sp, sp, #52	; 0x34
   1cf4c:	ldr	r4, [r0]
   1cf50:	ldr	r7, [r0, #16]
   1cf54:	mov	r8, r0
   1cf58:	mov	r0, #16
   1cf5c:	mov	sl, r1
   1cf60:	bl	1b344 <_obstack_memory_used@@Base+0x10d4>
   1cf64:	cmp	r0, #0
   1cf68:	beq	1d618 <argp_failure@@Base+0x91c>
   1cf6c:	mov	r9, r0
   1cf70:	mov	r0, #0
   1cf74:	cmp	r4, #0
   1cf78:	str	r8, [sp, #40]	; 0x28
   1cf7c:	mov	r1, r9
   1cf80:	str	r9, [fp, #-32]	; 0xffffffe0
   1cf84:	str	r0, [r1, #12]!
   1cf88:	str	r1, [sp, #28]
   1cf8c:	str	r0, [r1, #-8]
   1cf90:	beq	1d200 <argp_failure@@Base+0x504>
   1cf94:	ldrb	r0, [r4, #12]
   1cf98:	str	r7, [sp, #16]
   1cf9c:	tst	r0, #4
   1cfa0:	bne	1d638 <argp_failure@@Base+0x93c>
   1cfa4:	add	r7, r4, #12
   1cfa8:	mov	r6, #0
   1cfac:	mov	r8, #0
   1cfb0:	ldr	r5, [r7, #-8]
   1cfb4:	cmp	r5, #0
   1cfb8:	bne	1cff4 <argp_failure@@Base+0x2f8>
   1cfbc:	b	1cfd0 <argp_failure@@Base+0x2d4>
   1cfc0:	add	r7, r7, #24
   1cfc4:	ldr	r5, [r7, #-8]
   1cfc8:	cmp	r5, #0
   1cfcc:	bne	1cff4 <argp_failure@@Base+0x2f8>
   1cfd0:	ldr	r0, [r7, #-12]
   1cfd4:	cmp	r0, #0
   1cfd8:	bne	1cff4 <argp_failure@@Base+0x2f8>
   1cfdc:	ldr	r0, [r7, #4]
   1cfe0:	cmp	r0, #0
   1cfe4:	bne	1cff4 <argp_failure@@Base+0x2f8>
   1cfe8:	ldr	r0, [r7, #8]
   1cfec:	cmp	r0, #0
   1cff0:	beq	1d034 <argp_failure@@Base+0x338>
   1cff4:	ldr	r0, [r7]
   1cff8:	sub	r1, r5, #1
   1cffc:	tst	r0, #4
   1d000:	addeq	r6, r6, #1
   1d004:	streq	r6, [r9, #4]
   1d008:	cmp	r1, #254	; 0xfe
   1d00c:	bhi	1cfc0 <argp_failure@@Base+0x2c4>
   1d010:	ands	r0, r0, #8
   1d014:	bne	1cfc0 <argp_failure@@Base+0x2c4>
   1d018:	bl	116a0 <__ctype_b_loc@plt>
   1d01c:	ldr	r0, [r0]
   1d020:	add	r0, r0, r5, lsl #1
   1d024:	ldrb	r0, [r0, #1]
   1d028:	tst	r0, #64	; 0x40
   1d02c:	addne	r8, r8, #1
   1d030:	b	1cfc0 <argp_failure@@Base+0x2c4>
   1d034:	rsb	r0, r6, r6, lsl #3
   1d038:	lsl	r0, r0, #2
   1d03c:	bl	1b344 <_obstack_memory_used@@Base+0x10d4>
   1d040:	mov	r7, r0
   1d044:	str	r0, [r9]
   1d048:	add	r0, r8, #1
   1d04c:	bl	1b344 <_obstack_memory_used@@Base+0x10d4>
   1d050:	cmp	r7, #0
   1d054:	str	r0, [r9, #8]
   1d058:	movne	r5, r0
   1d05c:	cmpne	r0, #0
   1d060:	bne	1d084 <argp_failure@@Base+0x388>
   1d064:	movw	r0, #13889	; 0x3641
   1d068:	movw	r1, #13797	; 0x35e5
   1d06c:	movw	r3, #13809	; 0x35f1
   1d070:	movw	r2, #474	; 0x1da
   1d074:	movt	r0, #2
   1d078:	movt	r1, #2
   1d07c:	movt	r3, #2
   1d080:	bl	11844 <__assert_fail@plt>
   1d084:	movw	r0, #37450	; 0x924a
   1d088:	movt	r0, #2340	; 0x924
   1d08c:	cmp	r6, r0
   1d090:	bcs	1d658 <argp_failure@@Base+0x95c>
   1d094:	mov	r8, #0
   1d098:	mov	r0, #0
   1d09c:	ldr	r1, [r4, #4]
   1d0a0:	cmp	r1, #0
   1d0a4:	bne	1d0e8 <argp_failure@@Base+0x3ec>
   1d0a8:	b	1d0c4 <argp_failure@@Base+0x3c8>
   1d0ac:	mov	r4, r0
   1d0b0:	add	r7, r7, #28
   1d0b4:	mov	r0, r9
   1d0b8:	ldr	r1, [r4, #4]
   1d0bc:	cmp	r1, #0
   1d0c0:	bne	1d0e8 <argp_failure@@Base+0x3ec>
   1d0c4:	ldr	r2, [r4]
   1d0c8:	cmp	r2, #0
   1d0cc:	bne	1d0e8 <argp_failure@@Base+0x3ec>
   1d0d0:	ldr	r2, [r4, #16]
   1d0d4:	cmp	r2, #0
   1d0d8:	bne	1d0e8 <argp_failure@@Base+0x3ec>
   1d0dc:	ldr	r2, [r4, #20]
   1d0e0:	cmp	r2, #0
   1d0e4:	beq	1d1ec <argp_failure@@Base+0x4f0>
   1d0e8:	stm	r7, {r4, r8}
   1d0ec:	str	r5, [r7, #8]
   1d0f0:	ldr	r9, [r4, #20]
   1d0f4:	cmp	r9, #0
   1d0f8:	bne	1d114 <argp_failure@@Base+0x418>
   1d0fc:	ldr	r2, [r4]
   1d100:	cmp	r2, #0
   1d104:	bne	1d110 <argp_failure@@Base+0x414>
   1d108:	cmp	r1, #0
   1d10c:	addeq	r0, r0, #1
   1d110:	mov	r9, r0
   1d114:	ldr	r0, [sp, #40]	; 0x28
   1d118:	mov	r1, #0
   1d11c:	str	r9, [r7, #12]
   1d120:	str	sl, [r7, #16]
   1d124:	str	r0, [r7, #20]
   1d128:	b	1d134 <argp_failure@@Base+0x438>
   1d12c:	ldr	r1, [r7, #4]
   1d130:	mov	r4, r0
   1d134:	add	r0, r1, #1
   1d138:	str	r0, [r7, #4]
   1d13c:	ldrb	r0, [r4, #12]
   1d140:	tst	r0, #8
   1d144:	bne	1d190 <argp_failure@@Base+0x494>
   1d148:	ldr	r6, [r4, #4]
   1d14c:	sub	r0, r6, #1
   1d150:	cmp	r0, #254	; 0xfe
   1d154:	bhi	1d190 <argp_failure@@Base+0x494>
   1d158:	bl	116a0 <__ctype_b_loc@plt>
   1d15c:	ldr	r0, [r0]
   1d160:	add	r0, r0, r6, lsl #1
   1d164:	ldrb	r0, [r0, #1]
   1d168:	tst	r0, #64	; 0x40
   1d16c:	beq	1d190 <argp_failure@@Base+0x494>
   1d170:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1d174:	ldr	r0, [r0, #8]
   1d178:	cmp	r0, r5
   1d17c:	bcs	1d1c8 <argp_failure@@Base+0x4cc>
   1d180:	ldrb	r1, [r0], #1
   1d184:	uxtb	r2, r6
   1d188:	cmp	r1, r2
   1d18c:	bne	1d178 <argp_failure@@Base+0x47c>
   1d190:	ldr	r1, [r4, #28]
   1d194:	add	r0, r4, #24
   1d198:	cmp	r1, #0
   1d19c:	bne	1d1dc <argp_failure@@Base+0x4e0>
   1d1a0:	ldr	r1, [r0]
   1d1a4:	cmp	r1, #0
   1d1a8:	bne	1d1dc <argp_failure@@Base+0x4e0>
   1d1ac:	ldr	r1, [r4, #40]	; 0x28
   1d1b0:	cmp	r1, #0
   1d1b4:	bne	1d1dc <argp_failure@@Base+0x4e0>
   1d1b8:	ldr	r1, [r4, #44]	; 0x2c
   1d1bc:	cmp	r1, #0
   1d1c0:	bne	1d1dc <argp_failure@@Base+0x4e0>
   1d1c4:	b	1d0ac <argp_failure@@Base+0x3b0>
   1d1c8:	strb	r6, [r5], #1
   1d1cc:	ldr	r1, [r4, #28]
   1d1d0:	add	r0, r4, #24
   1d1d4:	cmp	r1, #0
   1d1d8:	beq	1d1a0 <argp_failure@@Base+0x4a4>
   1d1dc:	ldrb	r1, [r4, #36]	; 0x24
   1d1e0:	tst	r1, #4
   1d1e4:	bne	1d12c <argp_failure@@Base+0x430>
   1d1e8:	b	1d0ac <argp_failure@@Base+0x3b0>
   1d1ec:	ldr	r8, [sp, #40]	; 0x28
   1d1f0:	ldr	r7, [sp, #16]
   1d1f4:	ldr	r9, [fp, #-32]	; 0xffffffe0
   1d1f8:	mov	r0, #0
   1d1fc:	strb	r0, [r5]
   1d200:	cmp	r7, #0
   1d204:	ldrne	r0, [r7]
   1d208:	cmpne	r0, #0
   1d20c:	bne	1d21c <argp_failure@@Base+0x520>
   1d210:	mov	r0, r9
   1d214:	sub	sp, fp, #28
   1d218:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1d21c:	str	sl, [sp, #4]
   1d220:	ldr	r4, [r7, #12]
   1d224:	cmp	r4, #0
   1d228:	beq	1d234 <argp_failure@@Base+0x538>
   1d22c:	ldr	r5, [r7, #8]
   1d230:	b	1d244 <argp_failure@@Base+0x548>
   1d234:	ldr	r5, [r7, #8]
   1d238:	mov	r1, sl
   1d23c:	cmp	r5, #0
   1d240:	beq	1d294 <argp_failure@@Base+0x598>
   1d244:	ldr	r6, [r8, #16]
   1d248:	mov	r0, #28
   1d24c:	bl	1b344 <_obstack_memory_used@@Base+0x10d4>
   1d250:	mov	r1, r0
   1d254:	cmp	r0, #0
   1d258:	beq	1d294 <argp_failure@@Base+0x598>
   1d25c:	sub	r0, r7, r6
   1d260:	str	r5, [r1]
   1d264:	cmp	sl, #0
   1d268:	asr	r0, r0, #4
   1d26c:	stmib	r1, {r0, r4, sl}
   1d270:	str	r8, [r1, #16]
   1d274:	ldr	r3, [sp, #28]
   1d278:	ldrne	r0, [sl, #20]
   1d27c:	ldr	r2, [r3]
   1d280:	addne	r0, r0, #1
   1d284:	str	r1, [r3]
   1d288:	moveq	r0, #0
   1d28c:	str	r0, [r1, #20]
   1d290:	str	r2, [r1, #24]
   1d294:	ldr	r0, [r7]
   1d298:	bl	1cf40 <argp_failure@@Base+0x244>
   1d29c:	ldr	r1, [sp, #28]
   1d2a0:	mov	r6, r0
   1d2a4:	ldr	r2, [r1]
   1d2a8:	mov	r0, r1
   1d2ac:	add	r1, r2, #24
   1d2b0:	cmp	r2, #0
   1d2b4:	bne	1d2a4 <argp_failure@@Base+0x5a8>
   1d2b8:	ldr	r1, [r6, #12]
   1d2bc:	str	r1, [r0]
   1d2c0:	mov	r0, #0
   1d2c4:	str	r0, [r6, #12]
   1d2c8:	ldr	r0, [r6, #4]
   1d2cc:	cmp	r0, #0
   1d2d0:	beq	1d5e0 <argp_failure@@Base+0x8e4>
   1d2d4:	ldr	r4, [r9, #4]
   1d2d8:	cmp	r4, #0
   1d2dc:	beq	1d4a0 <argp_failure@@Base+0x7a4>
   1d2e0:	add	r0, r4, r0
   1d2e4:	str	r7, [sp, #16]
   1d2e8:	str	r0, [sp, #20]
   1d2ec:	rsb	r0, r0, r0, lsl #3
   1d2f0:	lsl	r0, r0, #2
   1d2f4:	bl	1b344 <_obstack_memory_used@@Base+0x10d4>
   1d2f8:	ldr	r8, [r9, #8]
   1d2fc:	mov	r5, r0
   1d300:	mov	r0, r8
   1d304:	bl	116c4 <strlen@plt>
   1d308:	mov	r7, r0
   1d30c:	ldr	r0, [r6, #8]
   1d310:	bl	116c4 <strlen@plt>
   1d314:	add	r0, r7, r0
   1d318:	str	r7, [fp, #-36]	; 0xffffffdc
   1d31c:	add	r0, r0, #1
   1d320:	bl	1b344 <_obstack_memory_used@@Base+0x10d4>
   1d324:	cmp	r5, #0
   1d328:	str	r5, [sp, #24]
   1d32c:	cmpne	r0, #0
   1d330:	beq	1d5f8 <argp_failure@@Base+0x8fc>
   1d334:	ldr	r1, [sp, #20]
   1d338:	str	r0, [sp, #36]	; 0x24
   1d33c:	movw	r0, #37450	; 0x924a
   1d340:	movt	r0, #2340	; 0x924
   1d344:	cmp	r1, r0
   1d348:	bcs	1d678 <argp_failure@@Base+0x97c>
   1d34c:	ldr	r7, [sp, #24]
   1d350:	ldr	r1, [r9]
   1d354:	rsb	r5, r4, r4, lsl #3
   1d358:	lsl	r2, r5, #2
   1d35c:	str	r2, [sp, #8]
   1d360:	mov	r0, r7
   1d364:	bl	11598 <memcpy@plt>
   1d368:	ldm	r6, {r1, r2}
   1d36c:	add	r0, r7, r5, lsl #2
   1d370:	rsb	r2, r2, r2, lsl #3
   1d374:	lsl	r2, r2, #2
   1d378:	bl	11598 <memcpy@plt>
   1d37c:	ldr	r5, [sp, #36]	; 0x24
   1d380:	ldr	sl, [fp, #-36]	; 0xffffffdc
   1d384:	mov	r1, r8
   1d388:	mov	r0, r5
   1d38c:	mov	r2, sl
   1d390:	bl	11598 <memcpy@plt>
   1d394:	add	r0, r7, #8
   1d398:	ldr	r1, [r0]
   1d39c:	subs	r4, r4, #1
   1d3a0:	sub	r1, r1, r8
   1d3a4:	add	r1, r5, r1
   1d3a8:	str	r1, [r0], #28
   1d3ac:	bne	1d398 <argp_failure@@Base+0x69c>
   1d3b0:	ldr	r0, [r6, #4]
   1d3b4:	add	r8, r5, sl
   1d3b8:	str	r6, [sp, #12]
   1d3bc:	cmp	r0, #0
   1d3c0:	beq	1d4bc <argp_failure@@Base+0x7c0>
   1d3c4:	str	r0, [sp, #32]
   1d3c8:	ldr	r0, [sp, #24]
   1d3cc:	ldr	r1, [sp, #8]
   1d3d0:	add	r0, r0, r1
   1d3d4:	mov	r1, sl
   1d3d8:	ldr	sl, [r6, #8]
   1d3dc:	cmp	r1, #0
   1d3e0:	ble	1d4c4 <argp_failure@@Base+0x7c8>
   1d3e4:	str	r8, [fp, #-36]	; 0xffffffdc
   1d3e8:	ldr	r1, [fp, #-36]	; 0xffffffdc
   1d3ec:	str	r1, [r0, #8]
   1d3f0:	ldr	r6, [r0, #4]
   1d3f4:	cmp	r6, #0
   1d3f8:	beq	1d47c <argp_failure@@Base+0x780>
   1d3fc:	ldr	r9, [r0]
   1d400:	mov	r7, r0
   1d404:	ldrb	r0, [r9, #12]
   1d408:	tst	r0, #8
   1d40c:	bne	1d46c <argp_failure@@Base+0x770>
   1d410:	ldr	r5, [r9, #4]
   1d414:	sub	r0, r5, #1
   1d418:	cmp	r0, #254	; 0xfe
   1d41c:	bhi	1d46c <argp_failure@@Base+0x770>
   1d420:	ldrb	r4, [sl]
   1d424:	bl	116a0 <__ctype_b_loc@plt>
   1d428:	cmp	r5, r4
   1d42c:	bne	1d46c <argp_failure@@Base+0x770>
   1d430:	ldr	r0, [r0]
   1d434:	add	r0, r0, r5, lsl #1
   1d438:	ldrh	r0, [r0]
   1d43c:	ands	r0, r0, #16384	; 0x4000
   1d440:	ldr	r0, [sp, #36]	; 0x24
   1d444:	beq	1d46c <argp_failure@@Base+0x770>
   1d448:	ldrb	r1, [r0], #1
   1d44c:	cmp	r1, r4
   1d450:	beq	1d468 <argp_failure@@Base+0x76c>
   1d454:	cmp	r0, r8
   1d458:	bcc	1d448 <argp_failure@@Base+0x74c>
   1d45c:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1d460:	strb	r4, [r0], #1
   1d464:	str	r0, [fp, #-36]	; 0xffffffdc
   1d468:	add	sl, sl, #1
   1d46c:	subs	r6, r6, #1
   1d470:	add	r9, r9, #24
   1d474:	bne	1d404 <argp_failure@@Base+0x708>
   1d478:	b	1d480 <argp_failure@@Base+0x784>
   1d47c:	mov	r7, r0
   1d480:	ldr	r0, [sp, #32]
   1d484:	ldr	r9, [fp, #-32]	; 0xffffffe0
   1d488:	subs	r0, r0, #1
   1d48c:	str	r0, [sp, #32]
   1d490:	mov	r0, r7
   1d494:	add	r0, r7, #28
   1d498:	bne	1d3e8 <argp_failure@@Base+0x6ec>
   1d49c:	b	1d560 <argp_failure@@Base+0x864>
   1d4a0:	ldr	r1, [r6]
   1d4a4:	ldr	r2, [r6, #8]
   1d4a8:	str	r1, [r9]
   1d4ac:	stmib	r9, {r0, r2}
   1d4b0:	mov	r0, #0
   1d4b4:	str	r0, [r6, #4]
   1d4b8:	b	1d5e0 <argp_failure@@Base+0x8e4>
   1d4bc:	str	r8, [fp, #-36]	; 0xffffffdc
   1d4c0:	b	1d560 <argp_failure@@Base+0x864>
   1d4c4:	str	r8, [fp, #-36]	; 0xffffffdc
   1d4c8:	ldr	r1, [fp, #-36]	; 0xffffffdc
   1d4cc:	str	r1, [r0, #8]
   1d4d0:	ldr	r6, [r0, #4]
   1d4d4:	cmp	r6, #0
   1d4d8:	beq	1d544 <argp_failure@@Base+0x848>
   1d4dc:	mov	r8, r0
   1d4e0:	ldr	r0, [r0]
   1d4e4:	add	r4, r0, #12
   1d4e8:	ldrb	r0, [r4]
   1d4ec:	tst	r0, #8
   1d4f0:	bne	1d534 <argp_failure@@Base+0x838>
   1d4f4:	ldr	r7, [r4, #-8]
   1d4f8:	sub	r0, r7, #1
   1d4fc:	cmp	r0, #254	; 0xfe
   1d500:	bhi	1d534 <argp_failure@@Base+0x838>
   1d504:	ldrb	r5, [sl]
   1d508:	bl	116a0 <__ctype_b_loc@plt>
   1d50c:	cmp	r7, r5
   1d510:	bne	1d534 <argp_failure@@Base+0x838>
   1d514:	ldr	r0, [r0]
   1d518:	add	r0, r0, r7, lsl #1
   1d51c:	ldrh	r0, [r0]
   1d520:	ands	r0, r0, #16384	; 0x4000
   1d524:	ldrne	r0, [fp, #-36]	; 0xffffffdc
   1d528:	addne	sl, sl, #1
   1d52c:	strbne	r5, [r0], #1
   1d530:	strne	r0, [fp, #-36]	; 0xffffffdc
   1d534:	add	r4, r4, #24
   1d538:	subs	r6, r6, #1
   1d53c:	bne	1d4e8 <argp_failure@@Base+0x7ec>
   1d540:	b	1d548 <argp_failure@@Base+0x84c>
   1d544:	mov	r8, r0
   1d548:	ldr	r0, [sp, #32]
   1d54c:	subs	r0, r0, #1
   1d550:	str	r0, [sp, #32]
   1d554:	mov	r0, r8
   1d558:	add	r0, r8, #28
   1d55c:	bne	1d4c8 <argp_failure@@Base+0x7cc>
   1d560:	ldr	r1, [fp, #-36]	; 0xffffffdc
   1d564:	mov	r0, #0
   1d568:	strb	r0, [r1]
   1d56c:	ldr	r0, [r9]
   1d570:	bl	19db4 <argp_parse@@Base+0x13b0>
   1d574:	ldr	r0, [r9, #8]
   1d578:	bl	19db4 <argp_parse@@Base+0x13b0>
   1d57c:	ldr	r0, [sp, #24]
   1d580:	ldr	r6, [sp, #12]
   1d584:	str	r0, [r9]
   1d588:	ldr	r0, [sp, #20]
   1d58c:	str	r0, [r9, #4]
   1d590:	ldr	r0, [sp, #36]	; 0x24
   1d594:	str	r0, [r9, #8]
   1d598:	ldr	r0, [r6, #12]
   1d59c:	cmp	r0, #0
   1d5a0:	beq	1d5b8 <argp_failure@@Base+0x8bc>
   1d5a4:	ldr	r4, [r0, #24]
   1d5a8:	bl	19db4 <argp_parse@@Base+0x13b0>
   1d5ac:	cmp	r4, #0
   1d5b0:	mov	r0, r4
   1d5b4:	bne	1d5a4 <argp_failure@@Base+0x8a8>
   1d5b8:	ldr	r0, [r6, #4]
   1d5bc:	ldr	sl, [sp, #4]
   1d5c0:	ldr	r8, [sp, #40]	; 0x28
   1d5c4:	ldr	r7, [sp, #16]
   1d5c8:	cmp	r0, #0
   1d5cc:	beq	1d5e0 <argp_failure@@Base+0x8e4>
   1d5d0:	ldr	r0, [r6]
   1d5d4:	bl	19db4 <argp_parse@@Base+0x13b0>
   1d5d8:	ldr	r0, [r6, #8]
   1d5dc:	bl	19db4 <argp_parse@@Base+0x13b0>
   1d5e0:	mov	r0, r6
   1d5e4:	bl	19db4 <argp_parse@@Base+0x13b0>
   1d5e8:	ldr	r0, [r7, #16]!
   1d5ec:	cmp	r0, #0
   1d5f0:	bne	1d220 <argp_failure@@Base+0x524>
   1d5f4:	b	1d210 <argp_failure@@Base+0x514>
   1d5f8:	movw	r0, #13981	; 0x369d
   1d5fc:	movw	r1, #13797	; 0x35e5
   1d600:	movw	r3, #14006	; 0x36b6
   1d604:	movw	r2, #970	; 0x3ca
   1d608:	movt	r0, #2
   1d60c:	movt	r1, #2
   1d610:	movt	r3, #2
   1d614:	bl	11844 <__assert_fail@plt>
   1d618:	movw	r0, #13793	; 0x35e1
   1d61c:	movw	r1, #13797	; 0x35e5
   1d620:	movw	r3, #13809	; 0x35f1
   1d624:	movw	r2, #450	; 0x1c2
   1d628:	movt	r0, #2
   1d62c:	movt	r1, #2
   1d630:	movt	r3, #2
   1d634:	bl	11844 <__assert_fail@plt>
   1d638:	movw	r0, #13873	; 0x3631
   1d63c:	movw	r1, #13797	; 0x35e5
   1d640:	movw	r3, #13809	; 0x35f1
   1d644:	mov	r2, #460	; 0x1cc
   1d648:	movt	r0, #2
   1d64c:	movt	r1, #2
   1d650:	movt	r3, #2
   1d654:	bl	11844 <__assert_fail@plt>
   1d658:	movw	r0, #13924	; 0x3664
   1d65c:	movw	r1, #13797	; 0x35e5
   1d660:	movw	r3, #13809	; 0x35f1
   1d664:	mov	r2, #476	; 0x1dc
   1d668:	movt	r0, #2
   1d66c:	movt	r1, #2
   1d670:	movt	r3, #2
   1d674:	bl	11844 <__assert_fail@plt>
   1d678:	movw	r0, #13929	; 0x3669
   1d67c:	movw	r1, #13797	; 0x35e5
   1d680:	movw	r3, #14006	; 0x36b6
   1d684:	mov	r2, #972	; 0x3cc
   1d688:	movt	r0, #2
   1d68c:	movt	r1, #2
   1d690:	movt	r3, #2
   1d694:	bl	11844 <__assert_fail@plt>
   1d698:	push	{r4, r5, fp, lr}
   1d69c:	add	fp, sp, #8
   1d6a0:	mov	r5, r1
   1d6a4:	cmp	r0, #0
   1d6a8:	beq	1d6d4 <argp_failure@@Base+0x9d8>
   1d6ac:	mov	r1, #10
   1d6b0:	bl	116d0 <strchr@plt>
   1d6b4:	mov	r4, r0
   1d6b8:	cmp	r0, #0
   1d6bc:	movwne	r4, #1
   1d6c0:	cmp	r5, #0
   1d6c4:	ldrne	r1, [r5]
   1d6c8:	cmpne	r1, #0
   1d6cc:	beq	1d708 <argp_failure@@Base+0xa0c>
   1d6d0:	b	1d6e8 <argp_failure@@Base+0x9ec>
   1d6d4:	mov	r4, #0
   1d6d8:	cmp	r5, #0
   1d6dc:	ldrne	r1, [r5]
   1d6e0:	cmpne	r1, #0
   1d6e4:	beq	1d708 <argp_failure@@Base+0xa0c>
   1d6e8:	add	r5, r5, #16
   1d6ec:	ldr	r0, [r1, #8]
   1d6f0:	ldr	r1, [r1, #16]
   1d6f4:	bl	1d698 <argp_failure@@Base+0x99c>
   1d6f8:	ldr	r1, [r5], #16
   1d6fc:	add	r4, r0, r4
   1d700:	cmp	r1, #0
   1d704:	bne	1d6ec <argp_failure@@Base+0x9f0>
   1d708:	mov	r0, r4
   1d70c:	pop	{r4, r5, fp, pc}
   1d710:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1d714:	add	fp, sp, #28
   1d718:	sub	sp, sp, #28
   1d71c:	ldr	r4, [r0, #4]
   1d720:	str	r1, [fp, #-40]	; 0xffffffd8
   1d724:	cmp	r4, #0
   1d728:	beq	1dac4 <argp_failure@@Base+0xdc8>
   1d72c:	mov	r5, r0
   1d730:	ldr	r0, [r0, #8]
   1d734:	bl	116c4 <strlen@plt>
   1d738:	add	r0, r0, #8
   1d73c:	bic	r0, r0, #7
   1d740:	sub	r0, sp, r0
   1d744:	mov	sp, r0
   1d748:	ldr	r7, [r5]
   1d74c:	str	r0, [fp, #-52]	; 0xffffffcc
   1d750:	str	r0, [fp, #-48]	; 0xffffffd0
   1d754:	str	r5, [fp, #-44]	; 0xffffffd4
   1d758:	ldr	r6, [r7, #4]
   1d75c:	str	r4, [fp, #-36]	; 0xffffffdc
   1d760:	cmp	r6, #0
   1d764:	beq	1d808 <argp_failure@@Base+0xb0c>
   1d768:	ldr	r4, [r7]
   1d76c:	ldr	r5, [r7, #8]
   1d770:	mov	sl, r4
   1d774:	b	1d7a0 <argp_failure@@Base+0xaa4>
   1d778:	ldr	r0, [r4, #8]
   1d77c:	cmp	r0, #0
   1d780:	bne	1d7f8 <argp_failure@@Base+0xafc>
   1d784:	ldr	r0, [r4, #12]
   1d788:	orr	r0, r0, r8
   1d78c:	tst	r0, #16
   1d790:	ldreq	r0, [fp, #-48]	; 0xffffffd0
   1d794:	strbeq	r9, [r0], #1
   1d798:	streq	r0, [fp, #-48]	; 0xffffffd0
   1d79c:	b	1d7f8 <argp_failure@@Base+0xafc>
   1d7a0:	ldr	r8, [sl, #12]
   1d7a4:	tst	r8, #8
   1d7a8:	bne	1d7fc <argp_failure@@Base+0xb00>
   1d7ac:	ldr	r9, [sl, #4]
   1d7b0:	sub	r0, r9, #1
   1d7b4:	cmp	r0, #254	; 0xfe
   1d7b8:	bhi	1d7fc <argp_failure@@Base+0xb00>
   1d7bc:	bl	116a0 <__ctype_b_loc@plt>
   1d7c0:	ldr	r0, [r0]
   1d7c4:	add	r0, r0, r9, lsl #1
   1d7c8:	ldrb	r0, [r0, #1]
   1d7cc:	tst	r0, #64	; 0x40
   1d7d0:	beq	1d7fc <argp_failure@@Base+0xb00>
   1d7d4:	ldrb	r0, [r5]
   1d7d8:	cmp	r9, r0
   1d7dc:	bne	1d7fc <argp_failure@@Base+0xb00>
   1d7e0:	tst	r8, #4
   1d7e4:	moveq	r4, sl
   1d7e8:	tst	r8, #2
   1d7ec:	ldreq	r0, [sl, #8]
   1d7f0:	cmpeq	r0, #0
   1d7f4:	beq	1d778 <argp_failure@@Base+0xa7c>
   1d7f8:	add	r5, r5, #1
   1d7fc:	subs	r6, r6, #1
   1d800:	add	sl, sl, #24
   1d804:	bne	1d7a0 <argp_failure@@Base+0xaa4>
   1d808:	ldr	r4, [fp, #-36]	; 0xffffffdc
   1d80c:	ldr	r6, [fp, #-44]	; 0xffffffd4
   1d810:	add	r7, r7, #28
   1d814:	subs	r4, r4, #1
   1d818:	bne	1d758 <argp_failure@@Base+0xa5c>
   1d81c:	ldr	r2, [fp, #-52]	; 0xffffffcc
   1d820:	ldr	r1, [fp, #-48]	; 0xffffffd0
   1d824:	cmp	r1, r2
   1d828:	bls	1d844 <argp_failure@@Base+0xb48>
   1d82c:	mov	r0, #0
   1d830:	strb	r0, [r1]
   1d834:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1d838:	movw	r1, #14050	; 0x36e2
   1d83c:	movt	r1, #2
   1d840:	bl	20710 <argp_failure@@Base+0x3a14>
   1d844:	ldr	r5, [r6, #4]
   1d848:	cmp	r5, #0
   1d84c:	beq	1dac4 <argp_failure@@Base+0xdc8>
   1d850:	ldr	r8, [r6]
   1d854:	ldr	r9, [r8, #4]
   1d858:	cmp	r9, #0
   1d85c:	beq	1d9f0 <argp_failure@@Base+0xcf4>
   1d860:	ldr	sl, [r8]
   1d864:	ldr	r4, [r8, #8]
   1d868:	str	sl, [fp, #-36]	; 0xffffffdc
   1d86c:	ldr	r6, [sl, #12]
   1d870:	tst	r6, #8
   1d874:	bne	1d9e4 <argp_failure@@Base+0xce8>
   1d878:	ldr	r7, [sl, #4]
   1d87c:	sub	r0, r7, #1
   1d880:	cmp	r0, #254	; 0xfe
   1d884:	bhi	1d9e4 <argp_failure@@Base+0xce8>
   1d888:	bl	116a0 <__ctype_b_loc@plt>
   1d88c:	ldr	r0, [r0]
   1d890:	add	r0, r0, r7, lsl #1
   1d894:	ldrb	r0, [r0, #1]
   1d898:	tst	r0, #64	; 0x40
   1d89c:	beq	1d9e4 <argp_failure@@Base+0xce8>
   1d8a0:	ldrb	r0, [r4]
   1d8a4:	cmp	r7, r0
   1d8a8:	bne	1d9e4 <argp_failure@@Base+0xce8>
   1d8ac:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1d8b0:	tst	r6, #4
   1d8b4:	moveq	r0, sl
   1d8b8:	tst	r6, #2
   1d8bc:	str	r0, [fp, #-36]	; 0xffffffdc
   1d8c0:	bne	1d9e0 <argp_failure@@Base+0xce4>
   1d8c4:	ldr	r3, [sl, #8]
   1d8c8:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1d8cc:	cmp	r3, #0
   1d8d0:	ldr	r0, [r0, #12]
   1d8d4:	ldreq	r1, [fp, #-36]	; 0xffffffdc
   1d8d8:	orr	r0, r0, r6
   1d8dc:	ldreq	r3, [r1, #8]
   1d8e0:	tst	r0, #16
   1d8e4:	bne	1d9e0 <argp_failure@@Base+0xce4>
   1d8e8:	cmp	r3, #0
   1d8ec:	beq	1d9e0 <argp_failure@@Base+0xce4>
   1d8f0:	tst	r0, #1
   1d8f4:	bne	1d980 <argp_failure@@Base+0xc84>
   1d8f8:	mov	r0, r3
   1d8fc:	str	r3, [fp, #-48]	; 0xffffffd0
   1d900:	bl	116c4 <strlen@plt>
   1d904:	ldr	r7, [fp, #-40]	; 0xffffffd8
   1d908:	add	r6, r0, #6
   1d90c:	ldr	r2, [r7, #24]
   1d910:	ldr	r0, [r7, #28]
   1d914:	ldr	r1, [r7, #16]
   1d918:	sub	r2, r0, r2
   1d91c:	cmp	r2, r1
   1d920:	bls	1d930 <argp_failure@@Base+0xc34>
   1d924:	mov	r0, r7
   1d928:	bl	2007c <argp_failure@@Base+0x3380>
   1d92c:	ldr	r0, [r7, #28]
   1d930:	ldr	r3, [r7, #20]
   1d934:	ldr	r2, [r7, #8]
   1d938:	ldr	r1, [r7, #32]
   1d93c:	cmp	r3, #0
   1d940:	addgt	r6, r6, r3
   1d944:	cmp	r6, r2
   1d948:	bcs	1d994 <argp_failure@@Base+0xc98>
   1d94c:	ldr	r6, [fp, #-48]	; 0xffffffd0
   1d950:	cmp	r0, r1
   1d954:	bcc	1d970 <argp_failure@@Base+0xc74>
   1d958:	mov	r0, r7
   1d95c:	mov	r1, #1
   1d960:	bl	20624 <argp_failure@@Base+0x3928>
   1d964:	cmp	r0, #0
   1d968:	beq	1d9c8 <argp_failure@@Base+0xccc>
   1d96c:	ldr	r0, [r7, #28]
   1d970:	add	r1, r0, #1
   1d974:	str	r1, [r7, #28]
   1d978:	mov	r1, #32
   1d97c:	b	1d9c4 <argp_failure@@Base+0xcc8>
   1d980:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1d984:	movw	r1, #14057	; 0x36e9
   1d988:	mov	r2, r7
   1d98c:	movt	r1, #2
   1d990:	b	1d9dc <argp_failure@@Base+0xce0>
   1d994:	ldr	r6, [fp, #-48]	; 0xffffffd0
   1d998:	cmp	r0, r1
   1d99c:	bcc	1d9b8 <argp_failure@@Base+0xcbc>
   1d9a0:	mov	r0, r7
   1d9a4:	mov	r1, #1
   1d9a8:	bl	20624 <argp_failure@@Base+0x3928>
   1d9ac:	cmp	r0, #0
   1d9b0:	beq	1d9c8 <argp_failure@@Base+0xccc>
   1d9b4:	ldr	r0, [r7, #28]
   1d9b8:	add	r1, r0, #1
   1d9bc:	str	r1, [r7, #28]
   1d9c0:	mov	r1, #10
   1d9c4:	strb	r1, [r0]
   1d9c8:	ldr	r2, [sl, #4]
   1d9cc:	movw	r1, #14068	; 0x36f4
   1d9d0:	mov	r0, r7
   1d9d4:	mov	r3, r6
   1d9d8:	movt	r1, #2
   1d9dc:	bl	20710 <argp_failure@@Base+0x3a14>
   1d9e0:	add	r4, r4, #1
   1d9e4:	subs	r9, r9, #1
   1d9e8:	add	sl, sl, #24
   1d9ec:	bne	1d86c <argp_failure@@Base+0xb70>
   1d9f0:	subs	r5, r5, #1
   1d9f4:	add	r8, r8, #28
   1d9f8:	bne	1d854 <argp_failure@@Base+0xb58>
   1d9fc:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1da00:	ldr	r4, [r0, #4]
   1da04:	cmp	r4, #0
   1da08:	beq	1dac4 <argp_failure@@Base+0xdc8>
   1da0c:	ldr	r6, [r0]
   1da10:	movw	sl, #14101	; 0x3715
   1da14:	movw	r9, #14077	; 0x36fd
   1da18:	movt	sl, #2
   1da1c:	movt	r9, #2
   1da20:	ldr	r7, [r6, #4]
   1da24:	cmp	r7, #0
   1da28:	beq	1dab8 <argp_failure@@Base+0xdbc>
   1da2c:	ldr	r8, [r6]
   1da30:	mov	r5, r8
   1da34:	ldr	r2, [r5]
   1da38:	cmp	r2, #0
   1da3c:	beq	1da90 <argp_failure@@Base+0xd94>
   1da40:	ldr	r0, [r5, #12]
   1da44:	tst	r0, #4
   1da48:	moveq	r8, r5
   1da4c:	tst	r0, #2
   1da50:	bne	1da90 <argp_failure@@Base+0xd94>
   1da54:	ldr	r3, [r5, #8]
   1da58:	ldr	r1, [r8, #12]
   1da5c:	cmp	r3, #0
   1da60:	orr	r0, r1, r0
   1da64:	ldreq	r3, [r8, #8]
   1da68:	tst	r0, #16
   1da6c:	bne	1da90 <argp_failure@@Base+0xd94>
   1da70:	cmp	r3, #0
   1da74:	beq	1daa0 <argp_failure@@Base+0xda4>
   1da78:	tst	r0, #1
   1da7c:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1da80:	movne	r1, r9
   1da84:	movweq	r1, #14090	; 0x370a
   1da88:	movteq	r1, #2
   1da8c:	bl	20710 <argp_failure@@Base+0x3a14>
   1da90:	subs	r7, r7, #1
   1da94:	add	r5, r5, #24
   1da98:	bne	1da34 <argp_failure@@Base+0xd38>
   1da9c:	b	1dab8 <argp_failure@@Base+0xdbc>
   1daa0:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1daa4:	mov	r1, sl
   1daa8:	bl	20710 <argp_failure@@Base+0x3a14>
   1daac:	subs	r7, r7, #1
   1dab0:	add	r5, r5, #24
   1dab4:	bne	1da34 <argp_failure@@Base+0xd38>
   1dab8:	subs	r4, r4, #1
   1dabc:	add	r6, r6, #28
   1dac0:	bne	1da20 <argp_failure@@Base+0xd24>
   1dac4:	sub	sp, fp, #28
   1dac8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1dacc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1dad0:	add	fp, sp, #28
   1dad4:	sub	sp, sp, #28
   1dad8:	ldr	r6, [r0, #8]
   1dadc:	ldr	r5, [r0, #16]
   1dae0:	ldr	sl, [r2]
   1dae4:	mov	r4, r3
   1dae8:	mov	r9, r2
   1daec:	mov	r8, r1
   1daf0:	mov	r7, r0
   1daf4:	cmp	r0, #0
   1daf8:	mov	r0, r6
   1dafc:	beq	1db34 <argp_failure@@Base+0xe38>
   1db00:	ldr	r0, [r7, #20]
   1db04:	cmp	r0, #0
   1db08:	mov	r0, r6
   1db0c:	beq	1db34 <argp_failure@@Base+0xe38>
   1db10:	mov	r0, r7
   1db14:	mov	r1, r8
   1db18:	bl	196d4 <argp_parse@@Base+0xcd0>
   1db1c:	ldr	r3, [r7, #20]
   1db20:	mov	r2, r0
   1db24:	movw	r0, #6
   1db28:	mov	r1, r6
   1db2c:	movt	r0, #512	; 0x200
   1db30:	blx	r3
   1db34:	cmp	r0, #0
   1db38:	str	sl, [sp, #24]
   1db3c:	beq	1db9c <argp_failure@@Base+0xea0>
   1db40:	mov	r1, #10
   1db44:	mov	sl, r0
   1db48:	bl	1155c <strchrnul@plt>
   1db4c:	mov	r7, r0
   1db50:	ldrb	r0, [r0]
   1db54:	cmp	r0, #0
   1db58:	add	r0, sp, #12
   1db5c:	stm	r0, {r5, r6, sl}
   1db60:	beq	1dbb8 <argp_failure@@Base+0xebc>
   1db64:	ldr	r0, [sp, #24]
   1db68:	ldrb	r6, [r0]
   1db6c:	cmp	r6, #0
   1db70:	beq	1dbc0 <argp_failure@@Base+0xec4>
   1db74:	mov	r5, #0
   1db78:	add	sl, r7, #1
   1db7c:	mov	r1, #10
   1db80:	mov	r0, sl
   1db84:	bl	1155c <strchrnul@plt>
   1db88:	add	r5, r5, #1
   1db8c:	mov	r7, r0
   1db90:	cmp	r5, r6
   1db94:	bcc	1db78 <argp_failure@@Base+0xe7c>
   1db98:	b	1dbc4 <argp_failure@@Base+0xec8>
   1db9c:	mov	r7, #0
   1dba0:	mov	sl, #0
   1dba4:	cmp	r5, #0
   1dba8:	ldrne	r0, [r5]
   1dbac:	cmpne	r0, #0
   1dbb0:	beq	1dd04 <argp_failure@@Base+0x1008>
   1dbb4:	b	1dd20 <argp_failure@@Base+0x1024>
   1dbb8:	mov	r0, #0
   1dbbc:	b	1dbd4 <argp_failure@@Base+0xed8>
   1dbc0:	ldr	sl, [sp, #20]
   1dbc4:	ldr	r0, [r9]
   1dbc8:	add	r0, r0, #1
   1dbcc:	str	r0, [r9]
   1dbd0:	mov	r0, #1
   1dbd4:	ldr	r5, [fp, #8]
   1dbd8:	str	r0, [sp, #8]
   1dbdc:	add	r0, r7, #1
   1dbe0:	sub	r6, r0, sl
   1dbe4:	ldr	r2, [r5, #24]
   1dbe8:	ldr	r0, [r5, #28]
   1dbec:	ldr	r1, [r5, #16]
   1dbf0:	sub	r2, r0, r2
   1dbf4:	cmp	r2, r1
   1dbf8:	bls	1dc08 <argp_failure@@Base+0xf0c>
   1dbfc:	mov	r0, r5
   1dc00:	bl	2007c <argp_failure@@Base+0x3380>
   1dc04:	ldr	r0, [r5, #28]
   1dc08:	ldr	r3, [r5, #20]
   1dc0c:	ldr	r2, [r5, #8]
   1dc10:	ldr	r1, [r5, #32]
   1dc14:	cmp	r3, #0
   1dc18:	addgt	r6, r6, r3
   1dc1c:	cmp	r6, r2
   1dc20:	bcs	1dc54 <argp_failure@@Base+0xf58>
   1dc24:	cmp	r0, r1
   1dc28:	bcc	1dc44 <argp_failure@@Base+0xf48>
   1dc2c:	mov	r0, r5
   1dc30:	mov	r1, #1
   1dc34:	bl	20624 <argp_failure@@Base+0x3928>
   1dc38:	cmp	r0, #0
   1dc3c:	beq	1dc84 <argp_failure@@Base+0xf88>
   1dc40:	ldr	r0, [r5, #28]
   1dc44:	add	r1, r0, #1
   1dc48:	str	r1, [r5, #28]
   1dc4c:	mov	r1, #32
   1dc50:	b	1dc80 <argp_failure@@Base+0xf84>
   1dc54:	cmp	r0, r1
   1dc58:	bcc	1dc74 <argp_failure@@Base+0xf78>
   1dc5c:	mov	r0, r5
   1dc60:	mov	r1, #1
   1dc64:	bl	20624 <argp_failure@@Base+0x3928>
   1dc68:	cmp	r0, #0
   1dc6c:	beq	1dc84 <argp_failure@@Base+0xf88>
   1dc70:	ldr	r0, [r5, #28]
   1dc74:	add	r1, r0, #1
   1dc78:	str	r1, [r5, #28]
   1dc7c:	mov	r1, #10
   1dc80:	strb	r1, [r0]
   1dc84:	mov	r6, r5
   1dc88:	sub	r5, r7, sl
   1dc8c:	ldr	r0, [r6, #28]
   1dc90:	ldr	r1, [r6, #32]
   1dc94:	add	r2, r0, r5
   1dc98:	cmp	r2, r1
   1dc9c:	bls	1dcbc <argp_failure@@Base+0xfc0>
   1dca0:	mov	r0, r6
   1dca4:	mov	r1, r5
   1dca8:	bl	20624 <argp_failure@@Base+0x3928>
   1dcac:	cmp	r0, #0
   1dcb0:	beq	1dcd4 <argp_failure@@Base+0xfd8>
   1dcb4:	ldr	r6, [fp, #8]
   1dcb8:	ldr	r0, [r6, #28]
   1dcbc:	mov	r1, sl
   1dcc0:	mov	r2, r5
   1dcc4:	bl	11598 <memcpy@plt>
   1dcc8:	ldr	r0, [r6, #28]
   1dccc:	add	r0, r0, r5
   1dcd0:	str	r0, [r6, #28]
   1dcd4:	ldr	r0, [sp, #16]
   1dcd8:	ldr	r1, [sp, #20]
   1dcdc:	cmp	r1, r0
   1dce0:	beq	1dcec <argp_failure@@Base+0xff0>
   1dce4:	mov	r0, r1
   1dce8:	bl	19db4 <argp_parse@@Base+0x13b0>
   1dcec:	ldr	r5, [sp, #12]
   1dcf0:	ldr	sl, [sp, #8]
   1dcf4:	cmp	r5, #0
   1dcf8:	ldrne	r0, [r5]
   1dcfc:	cmpne	r0, #0
   1dd00:	bne	1dd20 <argp_failure@@Base+0x1024>
   1dd04:	cmp	sl, #0
   1dd08:	cmpne	r4, #0
   1dd0c:	bne	1dd60 <argp_failure@@Base+0x1064>
   1dd10:	clz	r0, r4
   1dd14:	lsr	r0, r0, #5
   1dd18:	sub	sp, fp, #28
   1dd1c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1dd20:	add	r6, r5, #16
   1dd24:	ldr	r5, [fp, #8]
   1dd28:	mov	r1, r8
   1dd2c:	mov	r2, r9
   1dd30:	mov	r3, r4
   1dd34:	str	r5, [sp]
   1dd38:	bl	1dacc <argp_failure@@Base+0xdd0>
   1dd3c:	clz	r1, r0
   1dd40:	ldr	r0, [r6], #16
   1dd44:	lsr	r4, r1, #5
   1dd48:	cmp	r0, #0
   1dd4c:	bne	1dd28 <argp_failure@@Base+0x102c>
   1dd50:	lsr	r4, r1, #5
   1dd54:	cmp	sl, #0
   1dd58:	cmpne	r4, #0
   1dd5c:	beq	1dd10 <argp_failure@@Base+0x1014>
   1dd60:	ldr	r2, [sp, #24]
   1dd64:	ldrb	r1, [r7]
   1dd68:	ldrb	r0, [r2]
   1dd6c:	cmp	r1, #0
   1dd70:	beq	1dd90 <argp_failure@@Base+0x1094>
   1dd74:	add	r0, r0, #1
   1dd78:	mov	r4, #0
   1dd7c:	strb	r0, [r2]
   1dd80:	clz	r0, r4
   1dd84:	lsr	r0, r0, #5
   1dd88:	sub	sp, fp, #28
   1dd8c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1dd90:	cmp	r0, #0
   1dd94:	movne	r0, #0
   1dd98:	strbne	r0, [r2]
   1dd9c:	clz	r0, r4
   1dda0:	lsr	r0, r0, #5
   1dda4:	sub	sp, fp, #28
   1dda8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1ddac:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1ddb0:	add	fp, sp, #28
   1ddb4:	sub	sp, sp, #28
   1ddb8:	ldr	r4, [r0, #12]
   1ddbc:	mov	r5, r0
   1ddc0:	ldr	r0, [r0, #16]
   1ddc4:	mov	r8, r2
   1ddc8:	mov	r6, #0
   1ddcc:	str	r3, [sp, #20]
   1ddd0:	str	r1, [sp, #24]
   1ddd4:	cmp	r4, #0
   1ddd8:	str	r0, [sp, #16]
   1dddc:	beq	1de18 <argp_failure@@Base+0x111c>
   1dde0:	mov	r0, r4
   1dde4:	mov	r1, #11
   1dde8:	bl	116d0 <strchr@plt>
   1ddec:	cmp	r0, #0
   1ddf0:	mov	r9, r0
   1ddf4:	mov	r7, r0
   1ddf8:	subne	r9, r9, r4
   1ddfc:	cmp	r8, #0
   1de00:	movne	r9, #0
   1de04:	cmp	r0, #0
   1de08:	addne	r7, r7, #1
   1de0c:	cmp	r8, #0
   1de10:	moveq	r7, r4
   1de14:	b	1de20 <argp_failure@@Base+0x1124>
   1de18:	mov	r9, #0
   1de1c:	mov	r7, #0
   1de20:	ldr	r0, [r5, #20]
   1de24:	movw	r4, #1
   1de28:	movt	r4, #512	; 0x200
   1de2c:	cmp	r0, #0
   1de30:	beq	1df38 <argp_failure@@Base+0x123c>
   1de34:	cmp	r9, #0
   1de38:	beq	1de4c <argp_failure@@Base+0x1150>
   1de3c:	mov	r0, r7
   1de40:	mov	r1, r9
   1de44:	bl	1158c <strndup@plt>
   1de48:	mov	r7, r0
   1de4c:	ldr	r1, [sp, #24]
   1de50:	mov	r0, r5
   1de54:	bl	196d4 <argp_parse@@Base+0xcd0>
   1de58:	ldr	r3, [r5, #20]
   1de5c:	mov	r6, r0
   1de60:	cmp	r8, #0
   1de64:	mov	r0, r4
   1de68:	mov	r1, r7
   1de6c:	addne	r0, r0, #1
   1de70:	mov	r2, r6
   1de74:	blx	r3
   1de78:	mov	r1, r0
   1de7c:	cmp	r1, #0
   1de80:	beq	1df44 <argp_failure@@Base+0x1248>
   1de84:	ldr	r0, [sp, #20]
   1de88:	str	r1, [sp, #12]
   1de8c:	cmp	r0, #0
   1de90:	beq	1ded8 <argp_failure@@Base+0x11dc>
   1de94:	ldr	r0, [fp, #12]
   1de98:	ldr	r2, [r0, #28]
   1de9c:	ldr	r1, [r0, #32]
   1dea0:	cmp	r2, r1
   1dea4:	bcc	1dec4 <argp_failure@@Base+0x11c8>
   1dea8:	mov	r1, #1
   1deac:	bl	20624 <argp_failure@@Base+0x3928>
   1deb0:	ldr	r1, [sp, #12]
   1deb4:	cmp	r0, #0
   1deb8:	beq	1ded8 <argp_failure@@Base+0x11dc>
   1debc:	ldr	r0, [fp, #12]
   1dec0:	ldr	r2, [r0, #28]
   1dec4:	add	r1, r2, #1
   1dec8:	str	r1, [r0, #28]
   1decc:	mov	r1, #10
   1ded0:	strb	r1, [r2]
   1ded4:	ldr	r1, [sp, #12]
   1ded8:	cmp	r9, #0
   1dedc:	str	r6, [sp, #8]
   1dee0:	beq	1df54 <argp_failure@@Base+0x1258>
   1dee4:	cmp	r1, r7
   1dee8:	bne	1df54 <argp_failure@@Base+0x1258>
   1deec:	ldr	r6, [fp, #12]
   1def0:	ldr	r0, [r6, #28]!
   1def4:	ldr	r2, [r6, #4]
   1def8:	add	r1, r0, r9
   1defc:	cmp	r1, r2
   1df00:	bls	1df1c <argp_failure@@Base+0x1220>
   1df04:	ldr	r0, [fp, #12]
   1df08:	mov	r1, r9
   1df0c:	bl	20624 <argp_failure@@Base+0x3928>
   1df10:	cmp	r0, #0
   1df14:	beq	1e294 <argp_failure@@Base+0x1598>
   1df18:	ldr	r0, [r6]
   1df1c:	mov	r1, r7
   1df20:	mov	r2, r9
   1df24:	mov	sl, r4
   1df28:	bl	11598 <memcpy@plt>
   1df2c:	ldr	r0, [r6]
   1df30:	add	r0, r0, r9
   1df34:	b	1dfb4 <argp_failure@@Base+0x12b8>
   1df38:	mov	r1, r7
   1df3c:	cmp	r1, #0
   1df40:	bne	1de84 <argp_failure@@Base+0x1188>
   1df44:	mov	sl, #0
   1df48:	cmp	r9, #0
   1df4c:	bne	1e054 <argp_failure@@Base+0x1358>
   1df50:	b	1e064 <argp_failure@@Base+0x1368>
   1df54:	mov	r0, r1
   1df58:	mov	sl, r4
   1df5c:	bl	116c4 <strlen@plt>
   1df60:	ldr	r1, [fp, #12]
   1df64:	cmp	r0, #0
   1df68:	add	r6, r1, #28
   1df6c:	beq	1dfb8 <argp_failure@@Base+0x12bc>
   1df70:	mov	r4, r0
   1df74:	ldr	r0, [r1, #28]
   1df78:	ldr	r1, [r1, #32]
   1df7c:	add	r2, r0, r4
   1df80:	cmp	r2, r1
   1df84:	bls	1dfa0 <argp_failure@@Base+0x12a4>
   1df88:	ldr	r0, [fp, #12]
   1df8c:	mov	r1, r4
   1df90:	bl	20624 <argp_failure@@Base+0x3928>
   1df94:	cmp	r0, #0
   1df98:	beq	1dfb8 <argp_failure@@Base+0x12bc>
   1df9c:	ldr	r0, [r6]
   1dfa0:	ldr	r1, [sp, #12]
   1dfa4:	mov	r2, r4
   1dfa8:	bl	11598 <memcpy@plt>
   1dfac:	ldr	r0, [r6]
   1dfb0:	add	r0, r0, r4
   1dfb4:	str	r0, [r6]
   1dfb8:	ldr	r4, [fp, #12]
   1dfbc:	ldr	r2, [r6]
   1dfc0:	ldr	r1, [r4, #24]
   1dfc4:	ldr	r0, [r4, #16]
   1dfc8:	sub	r1, r2, r1
   1dfcc:	cmp	r1, r0
   1dfd0:	bls	1dfdc <argp_failure@@Base+0x12e0>
   1dfd4:	mov	r0, r4
   1dfd8:	bl	2007c <argp_failure@@Base+0x3380>
   1dfdc:	ldr	r1, [r4, #20]
   1dfe0:	ldr	r0, [r4, #4]
   1dfe4:	mov	r4, sl
   1dfe8:	bic	r1, r1, r1, asr #31
   1dfec:	cmp	r1, r0
   1dff0:	bls	1e034 <argp_failure@@Base+0x1338>
   1dff4:	ldr	r0, [fp, #12]
   1dff8:	mov	r1, r0
   1dffc:	ldr	r0, [r0, #28]
   1e000:	ldr	r1, [r1, #32]
   1e004:	cmp	r0, r1
   1e008:	bcc	1e024 <argp_failure@@Base+0x1328>
   1e00c:	ldr	r0, [fp, #12]
   1e010:	mov	r1, #1
   1e014:	bl	20624 <argp_failure@@Base+0x3928>
   1e018:	cmp	r0, #0
   1e01c:	beq	1e034 <argp_failure@@Base+0x1338>
   1e020:	ldr	r0, [r6]
   1e024:	add	r1, r0, #1
   1e028:	str	r1, [r6]
   1e02c:	mov	r1, #10
   1e030:	strb	r1, [r0]
   1e034:	ldr	r0, [sp, #12]
   1e038:	mov	sl, #1
   1e03c:	cmp	r0, r7
   1e040:	beq	1e048 <argp_failure@@Base+0x134c>
   1e044:	bl	19db4 <argp_parse@@Base+0x13b0>
   1e048:	ldr	r6, [sp, #8]
   1e04c:	cmp	r9, #0
   1e050:	beq	1e064 <argp_failure@@Base+0x1368>
   1e054:	cmp	r7, #0
   1e058:	ldrne	r0, [r5, #20]
   1e05c:	cmpne	r0, #0
   1e060:	bne	1e0f8 <argp_failure@@Base+0x13fc>
   1e064:	ldr	r9, [fp, #12]
   1e068:	cmp	r8, #0
   1e06c:	beq	1e10c <argp_failure@@Base+0x1410>
   1e070:	ldr	r3, [r5, #20]
   1e074:	cmp	r3, #0
   1e078:	beq	1e10c <argp_failure@@Base+0x1410>
   1e07c:	add	r0, r4, #3
   1e080:	mov	r1, #0
   1e084:	mov	r2, r6
   1e088:	blx	r3
   1e08c:	cmp	r0, #0
   1e090:	beq	1e10c <argp_failure@@Base+0x1410>
   1e094:	mov	r6, r0
   1e098:	ldr	r0, [sp, #20]
   1e09c:	ldr	r5, [sp, #24]
   1e0a0:	orrs	r0, sl, r0
   1e0a4:	beq	1e1b4 <argp_failure@@Base+0x14b8>
   1e0a8:	mov	r7, r9
   1e0ac:	ldr	r0, [r7, #28]!
   1e0b0:	ldr	r1, [r7, #4]
   1e0b4:	cmp	r0, r1
   1e0b8:	bcc	1e0d4 <argp_failure@@Base+0x13d8>
   1e0bc:	mov	r0, r9
   1e0c0:	mov	r1, #1
   1e0c4:	bl	20624 <argp_failure@@Base+0x3928>
   1e0c8:	cmp	r0, #0
   1e0cc:	beq	1e0e4 <argp_failure@@Base+0x13e8>
   1e0d0:	ldr	r0, [r7]
   1e0d4:	add	r1, r0, #1
   1e0d8:	str	r1, [r7]
   1e0dc:	mov	r1, #10
   1e0e0:	strb	r1, [r0]
   1e0e4:	mov	r0, r6
   1e0e8:	bl	116c4 <strlen@plt>
   1e0ec:	cmp	r0, #0
   1e0f0:	bne	1e1c8 <argp_failure@@Base+0x14cc>
   1e0f4:	b	1e210 <argp_failure@@Base+0x1514>
   1e0f8:	mov	r0, r7
   1e0fc:	bl	19db4 <argp_parse@@Base+0x13b0>
   1e100:	ldr	r9, [fp, #12]
   1e104:	cmp	r8, #0
   1e108:	bne	1e070 <argp_failure@@Base+0x1374>
   1e10c:	ldr	r5, [sp, #24]
   1e110:	ldr	r1, [sp, #16]
   1e114:	cmp	r1, #0
   1e118:	ldrne	r0, [r1]
   1e11c:	cmpne	r0, #0
   1e120:	bne	1e130 <argp_failure@@Base+0x1434>
   1e124:	mov	r0, sl
   1e128:	sub	sp, fp, #28
   1e12c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1e130:	ldr	r4, [fp, #8]
   1e134:	cmp	r4, #0
   1e138:	beq	1e17c <argp_failure@@Base+0x1480>
   1e13c:	ldr	r7, [sp, #20]
   1e140:	add	r6, r1, #16
   1e144:	cmp	r7, #0
   1e148:	movwne	r7, #1
   1e14c:	cmp	sl, #0
   1e150:	bne	1e124 <argp_failure@@Base+0x1428>
   1e154:	mov	r1, r5
   1e158:	mov	r2, r8
   1e15c:	mov	r3, r7
   1e160:	stm	sp, {r4, r9}
   1e164:	bl	1ddac <argp_failure@@Base+0x10b0>
   1e168:	mov	sl, r0
   1e16c:	ldr	r0, [r6], #16
   1e170:	cmp	r0, #0
   1e174:	bne	1e14c <argp_failure@@Base+0x1450>
   1e178:	b	1e124 <argp_failure@@Base+0x1428>
   1e17c:	ldr	r7, [sp, #20]
   1e180:	add	r4, r1, #16
   1e184:	mov	r6, #0
   1e188:	orrs	r3, sl, r7
   1e18c:	mov	r1, r5
   1e190:	mov	r2, r8
   1e194:	stm	sp, {r6, r9}
   1e198:	movwne	r3, #1
   1e19c:	bl	1ddac <argp_failure@@Base+0x10b0>
   1e1a0:	orr	sl, r0, sl
   1e1a4:	ldr	r0, [r4], #16
   1e1a8:	cmp	r0, #0
   1e1ac:	bne	1e188 <argp_failure@@Base+0x148c>
   1e1b0:	b	1e124 <argp_failure@@Base+0x1428>
   1e1b4:	mov	r0, r6
   1e1b8:	bl	116c4 <strlen@plt>
   1e1bc:	add	r7, r9, #28
   1e1c0:	cmp	r0, #0
   1e1c4:	beq	1e210 <argp_failure@@Base+0x1514>
   1e1c8:	mov	r4, r0
   1e1cc:	ldr	r0, [r9, #28]
   1e1d0:	ldr	r1, [r9, #32]
   1e1d4:	add	r2, r0, r4
   1e1d8:	cmp	r2, r1
   1e1dc:	bls	1e1f8 <argp_failure@@Base+0x14fc>
   1e1e0:	mov	r0, r9
   1e1e4:	mov	r1, r4
   1e1e8:	bl	20624 <argp_failure@@Base+0x3928>
   1e1ec:	cmp	r0, #0
   1e1f0:	beq	1e210 <argp_failure@@Base+0x1514>
   1e1f4:	ldr	r0, [r7]
   1e1f8:	mov	r1, r6
   1e1fc:	mov	r2, r4
   1e200:	bl	11598 <memcpy@plt>
   1e204:	ldr	r0, [r7]
   1e208:	add	r0, r0, r4
   1e20c:	str	r0, [r7]
   1e210:	mov	r0, r6
   1e214:	bl	19db4 <argp_parse@@Base+0x13b0>
   1e218:	ldr	r1, [r9, #24]
   1e21c:	ldr	r2, [r7]
   1e220:	ldr	r0, [r9, #16]
   1e224:	sub	r1, r2, r1
   1e228:	cmp	r1, r0
   1e22c:	bls	1e238 <argp_failure@@Base+0x153c>
   1e230:	mov	r0, r9
   1e234:	bl	2007c <argp_failure@@Base+0x3380>
   1e238:	ldr	r1, [r9, #20]
   1e23c:	ldr	r0, [r9, #4]
   1e240:	mov	sl, #1
   1e244:	bic	r1, r1, r1, asr #31
   1e248:	cmp	r1, r0
   1e24c:	bls	1e110 <argp_failure@@Base+0x1414>
   1e250:	ldr	r0, [r9, #28]
   1e254:	ldr	r1, [r9, #32]
   1e258:	cmp	r0, r1
   1e25c:	bcc	1e27c <argp_failure@@Base+0x1580>
   1e260:	mov	r0, r9
   1e264:	mov	r1, #1
   1e268:	mov	sl, #1
   1e26c:	bl	20624 <argp_failure@@Base+0x3928>
   1e270:	cmp	r0, #0
   1e274:	beq	1e110 <argp_failure@@Base+0x1414>
   1e278:	ldr	r0, [r7]
   1e27c:	add	r1, r0, #1
   1e280:	mov	sl, #1
   1e284:	str	r1, [r7]
   1e288:	mov	r1, #10
   1e28c:	strb	r1, [r0]
   1e290:	b	1e110 <argp_failure@@Base+0x1414>
   1e294:	mov	sl, r4
   1e298:	b	1dfb8 <argp_failure@@Base+0x12bc>
   1e29c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1e2a0:	add	fp, sp, #28
   1e2a4:	sub	sp, sp, #28
   1e2a8:	mov	r7, r0
   1e2ac:	ldr	r0, [r0, #16]
   1e2b0:	mov	r5, r1
   1e2b4:	cmp	r0, #0
   1e2b8:	beq	1e300 <argp_failure@@Base+0x1604>
   1e2bc:	mov	r2, r0
   1e2c0:	mov	r1, r2
   1e2c4:	ldr	r2, [r2, #12]
   1e2c8:	cmp	r2, #0
   1e2cc:	bne	1e2c0 <argp_failure@@Base+0x15c4>
   1e2d0:	add	r2, r1, #8
   1e2d4:	ldr	r1, [r5, #16]
   1e2d8:	ldr	r3, [r2]
   1e2dc:	cmp	r1, #0
   1e2e0:	beq	1e314 <argp_failure@@Base+0x1618>
   1e2e4:	mov	r2, r1
   1e2e8:	mov	r6, r2
   1e2ec:	ldr	r2, [r2, #12]
   1e2f0:	cmp	r2, #0
   1e2f4:	bne	1e2e8 <argp_failure@@Base+0x15ec>
   1e2f8:	add	r2, r6, #8
   1e2fc:	b	1e318 <argp_failure@@Base+0x161c>
   1e300:	add	r2, r7, #12
   1e304:	ldr	r1, [r5, #16]
   1e308:	ldr	r3, [r2]
   1e30c:	cmp	r1, #0
   1e310:	bne	1e2e4 <argp_failure@@Base+0x15e8>
   1e314:	add	r2, r5, #12
   1e318:	ldr	r6, [r2]
   1e31c:	orr	r4, r6, r3
   1e320:	sub	r2, r3, r6
   1e324:	cmn	r4, #1
   1e328:	mov	r4, r2
   1e32c:	suble	r4, r6, r3
   1e330:	and	r3, r6, r3
   1e334:	cmp	r3, #0
   1e338:	movlt	r4, r2
   1e33c:	cmp	r4, #0
   1e340:	bne	1e360 <argp_failure@@Base+0x1664>
   1e344:	cmp	r0, #0
   1e348:	mov	r4, r0
   1e34c:	movwne	r4, #1
   1e350:	cmp	r1, #0
   1e354:	subne	r4, r4, #1
   1e358:	cmp	r4, #0
   1e35c:	beq	1e36c <argp_failure@@Base+0x1670>
   1e360:	mov	r0, r4
   1e364:	sub	sp, fp, #28
   1e368:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1e36c:	cmp	r0, #0
   1e370:	beq	1e3f0 <argp_failure@@Base+0x16f4>
   1e374:	ldr	r3, [r1, #20]
   1e378:	ldr	r2, [r0, #20]
   1e37c:	cmp	r2, r3
   1e380:	ble	1e3b0 <argp_failure@@Base+0x16b4>
   1e384:	ldr	r0, [r0, #12]
   1e388:	ldr	r2, [r0, #20]
   1e38c:	cmp	r2, r3
   1e390:	bgt	1e384 <argp_failure@@Base+0x1688>
   1e394:	bl	1e7f8 <argp_failure@@Base+0x1afc>
   1e398:	mov	r4, r0
   1e39c:	cmp	r0, #0
   1e3a0:	movweq	r4, #1
   1e3a4:	mov	r0, r4
   1e3a8:	sub	sp, fp, #28
   1e3ac:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1e3b0:	bge	1e3e0 <argp_failure@@Base+0x16e4>
   1e3b4:	ldr	r1, [r1, #12]
   1e3b8:	ldr	r3, [r1, #20]
   1e3bc:	cmp	r2, r3
   1e3c0:	blt	1e3b4 <argp_failure@@Base+0x16b8>
   1e3c4:	bl	1e7f8 <argp_failure@@Base+0x1afc>
   1e3c8:	mov	r4, r0
   1e3cc:	cmp	r0, #0
   1e3d0:	mvneq	r4, #0
   1e3d4:	mov	r0, r4
   1e3d8:	sub	sp, fp, #28
   1e3dc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1e3e0:	bl	1e7f8 <argp_failure@@Base+0x1afc>
   1e3e4:	mov	r4, r0
   1e3e8:	cmp	r0, #0
   1e3ec:	bne	1e360 <argp_failure@@Base+0x1664>
   1e3f0:	ldr	r0, [r7, #12]
   1e3f4:	ldr	r1, [r5, #12]
   1e3f8:	orr	r2, r1, r0
   1e3fc:	sub	r3, r0, r1
   1e400:	cmn	r2, #1
   1e404:	mov	r4, r3
   1e408:	suble	r4, r1, r0
   1e40c:	and	r0, r1, r0
   1e410:	cmp	r0, #0
   1e414:	movlt	r4, r3
   1e418:	cmp	r4, #0
   1e41c:	bne	1e360 <argp_failure@@Base+0x1664>
   1e420:	ldr	r4, [r7, #4]
   1e424:	ldr	sl, [r7]
   1e428:	mov	r9, #0
   1e42c:	cmp	r4, #0
   1e430:	beq	1e464 <argp_failure@@Base+0x1768>
   1e434:	add	r0, sl, #12
   1e438:	mov	r1, r4
   1e43c:	ldr	r9, [r0, #-12]
   1e440:	cmp	r9, #0
   1e444:	beq	1e454 <argp_failure@@Base+0x1758>
   1e448:	ldrb	r2, [r0]
   1e44c:	tst	r2, #2
   1e450:	beq	1e464 <argp_failure@@Base+0x1768>
   1e454:	add	r0, r0, #24
   1e458:	subs	r1, r1, #1
   1e45c:	bne	1e43c <argp_failure@@Base+0x1740>
   1e460:	mov	r9, #0
   1e464:	ldr	r3, [r5, #4]
   1e468:	ldr	ip, [r5]
   1e46c:	cmp	r3, #0
   1e470:	beq	1e4a0 <argp_failure@@Base+0x17a4>
   1e474:	add	r0, ip, #12
   1e478:	mov	r1, r3
   1e47c:	ldr	r6, [r0, #-12]
   1e480:	cmp	r6, #0
   1e484:	beq	1e494 <argp_failure@@Base+0x1798>
   1e488:	ldrb	r2, [r0]
   1e48c:	tst	r2, #2
   1e490:	beq	1e4a4 <argp_failure@@Base+0x17a8>
   1e494:	add	r0, r0, #24
   1e498:	subs	r1, r1, #1
   1e49c:	bne	1e47c <argp_failure@@Base+0x1780>
   1e4a0:	mov	r6, #0
   1e4a4:	ldr	r1, [sl, #12]
   1e4a8:	mov	r8, #0
   1e4ac:	cmp	r9, #0
   1e4b0:	str	r4, [sp, #12]
   1e4b4:	str	r3, [sp, #16]
   1e4b8:	str	sl, [sp, #8]
   1e4bc:	str	r1, [sp, #24]
   1e4c0:	beq	1e538 <argp_failure@@Base+0x183c>
   1e4c4:	ands	r0, r1, #8
   1e4c8:	beq	1e538 <argp_failure@@Base+0x183c>
   1e4cc:	str	ip, [sp, #20]
   1e4d0:	bl	116a0 <__ctype_b_loc@plt>
   1e4d4:	ldrb	r1, [r9]
   1e4d8:	ldr	r0, [r0]
   1e4dc:	add	r2, r0, r1, lsl #1
   1e4e0:	ldrb	r2, [r2, #1]
   1e4e4:	tst	r2, #32
   1e4e8:	beq	1e500 <argp_failure@@Base+0x1804>
   1e4ec:	ldrb	r1, [r9, #1]!
   1e4f0:	add	r2, r0, r1, lsl #1
   1e4f4:	ldrb	r2, [r2, #1]
   1e4f8:	tst	r2, #32
   1e4fc:	bne	1e4ec <argp_failure@@Base+0x17f0>
   1e500:	ldr	ip, [sp, #20]
   1e504:	subs	r4, r1, #45	; 0x2d
   1e508:	movwne	r4, #1
   1e50c:	cmp	r1, #0
   1e510:	beq	1e530 <argp_failure@@Base+0x1834>
   1e514:	uxtb	r1, r1
   1e518:	ldrb	r1, [r0, r1, lsl #1]
   1e51c:	tst	r1, #8
   1e520:	bne	1e530 <argp_failure@@Base+0x1834>
   1e524:	ldrb	r1, [r9, #1]!
   1e528:	cmp	r1, #0
   1e52c:	bne	1e514 <argp_failure@@Base+0x1818>
   1e530:	ldr	r1, [sp, #24]
   1e534:	b	1e53c <argp_failure@@Base+0x1840>
   1e538:	mov	r4, #0
   1e53c:	ldr	r0, [ip, #12]
   1e540:	cmp	r6, #0
   1e544:	str	r0, [sp, #4]
   1e548:	andsne	r0, r0, #8
   1e54c:	beq	1e5b8 <argp_failure@@Base+0x18bc>
   1e550:	mov	sl, ip
   1e554:	bl	116a0 <__ctype_b_loc@plt>
   1e558:	ldrb	r1, [r6]
   1e55c:	ldr	r0, [r0]
   1e560:	add	r2, r0, r1, lsl #1
   1e564:	ldrb	r2, [r2, #1]
   1e568:	tst	r2, #32
   1e56c:	beq	1e584 <argp_failure@@Base+0x1888>
   1e570:	ldrb	r1, [r6, #1]!
   1e574:	add	r2, r0, r1, lsl #1
   1e578:	ldrb	r2, [r2, #1]
   1e57c:	tst	r2, #32
   1e580:	bne	1e570 <argp_failure@@Base+0x1874>
   1e584:	subs	r8, r1, #45	; 0x2d
   1e588:	mov	ip, sl
   1e58c:	movwne	r8, #1
   1e590:	cmp	r1, #0
   1e594:	beq	1e5b4 <argp_failure@@Base+0x18b8>
   1e598:	uxtb	r1, r1
   1e59c:	ldrb	r1, [r0, r1, lsl #1]
   1e5a0:	tst	r1, #8
   1e5a4:	bne	1e5b4 <argp_failure@@Base+0x18b8>
   1e5a8:	ldrb	r1, [r6, #1]!
   1e5ac:	cmp	r1, #0
   1e5b0:	bne	1e598 <argp_failure@@Base+0x189c>
   1e5b4:	ldr	r1, [sp, #24]
   1e5b8:	subs	r4, r4, r8
   1e5bc:	bne	1e360 <argp_failure@@Base+0x1664>
   1e5c0:	ldr	r0, [sp, #12]
   1e5c4:	mov	r2, #0
   1e5c8:	str	ip, [sp, #20]
   1e5cc:	cmp	r0, #0
   1e5d0:	beq	1e668 <argp_failure@@Base+0x196c>
   1e5d4:	rsb	sl, r0, #1
   1e5d8:	ldr	r0, [sp, #8]
   1e5dc:	ldr	r4, [r7, #8]
   1e5e0:	add	r8, r0, #36	; 0x24
   1e5e4:	tst	r1, #8
   1e5e8:	beq	1e610 <argp_failure@@Base+0x1914>
   1e5ec:	mov	r2, #0
   1e5f0:	cmp	sl, #0
   1e5f4:	beq	1e668 <argp_failure@@Base+0x196c>
   1e5f8:	cmp	r2, #0
   1e5fc:	bne	1e668 <argp_failure@@Base+0x196c>
   1e600:	ldr	r1, [r8], #24
   1e604:	add	sl, sl, #1
   1e608:	tst	r1, #8
   1e60c:	bne	1e5ec <argp_failure@@Base+0x18f0>
   1e610:	ldr	r7, [r8, #-32]	; 0xffffffe0
   1e614:	sub	r0, r7, #1
   1e618:	cmp	r0, #254	; 0xfe
   1e61c:	bhi	1e5ec <argp_failure@@Base+0x18f0>
   1e620:	str	r1, [sp, #24]
   1e624:	bl	116a0 <__ctype_b_loc@plt>
   1e628:	ldr	r0, [r0]
   1e62c:	add	r0, r0, r7, lsl #1
   1e630:	ldrb	r0, [r0, #1]
   1e634:	tst	r0, #64	; 0x40
   1e638:	beq	1e5ec <argp_failure@@Base+0x18f0>
   1e63c:	ldrb	r0, [r4]
   1e640:	mov	r2, r7
   1e644:	cmp	r7, r0
   1e648:	bne	1e5ec <argp_failure@@Base+0x18f0>
   1e64c:	ldr	r0, [sp, #24]
   1e650:	add	r4, r4, #1
   1e654:	tst	r0, #2
   1e658:	mov	r0, #0
   1e65c:	movne	r2, r0
   1e660:	cmp	sl, #0
   1e664:	bne	1e5f8 <argp_failure@@Base+0x18fc>
   1e668:	ldr	r0, [sp, #16]
   1e66c:	mov	sl, #0
   1e670:	mov	r1, r2
   1e674:	str	r2, [sp, #24]
   1e678:	cmp	r0, #0
   1e67c:	beq	1e720 <argp_failure@@Base+0x1a24>
   1e680:	rsb	r7, r0, #1
   1e684:	ldr	r0, [sp, #20]
   1e688:	ldr	r5, [r5, #8]
   1e68c:	ldr	r4, [sp, #4]
   1e690:	add	r8, r0, #36	; 0x24
   1e694:	tst	r4, #8
   1e698:	beq	1e6b8 <argp_failure@@Base+0x19bc>
   1e69c:	b	1e70c <argp_failure@@Base+0x1a10>
   1e6a0:	ldr	r2, [sp, #24]
   1e6a4:	b	1e70c <argp_failure@@Base+0x1a10>
   1e6a8:	ldr	r4, [r8], #24
   1e6ac:	add	r7, r7, #1
   1e6b0:	tst	r4, #8
   1e6b4:	bne	1e70c <argp_failure@@Base+0x1a10>
   1e6b8:	ldr	sl, [r8, #-32]	; 0xffffffe0
   1e6bc:	sub	r0, sl, #1
   1e6c0:	cmp	r0, #254	; 0xfe
   1e6c4:	bhi	1e70c <argp_failure@@Base+0x1a10>
   1e6c8:	bl	116a0 <__ctype_b_loc@plt>
   1e6cc:	ldr	r0, [r0]
   1e6d0:	add	r0, r0, sl, lsl #1
   1e6d4:	ldrb	r0, [r0, #1]
   1e6d8:	tst	r0, #64	; 0x40
   1e6dc:	beq	1e6a0 <argp_failure@@Base+0x19a4>
   1e6e0:	ldrb	r0, [r5]
   1e6e4:	ldr	r2, [sp, #24]
   1e6e8:	cmp	sl, r0
   1e6ec:	bne	1e70c <argp_failure@@Base+0x1a10>
   1e6f0:	tst	r4, #2
   1e6f4:	mov	r0, #0
   1e6f8:	add	r5, r5, #1
   1e6fc:	movne	sl, r0
   1e700:	cmp	r7, #0
   1e704:	bne	1e718 <argp_failure@@Base+0x1a1c>
   1e708:	b	1e720 <argp_failure@@Base+0x1a24>
   1e70c:	mov	sl, #0
   1e710:	cmp	r7, #0
   1e714:	beq	1e720 <argp_failure@@Base+0x1a24>
   1e718:	cmp	sl, #0
   1e71c:	beq	1e6a8 <argp_failure@@Base+0x19ac>
   1e720:	tst	r2, #255	; 0xff
   1e724:	mov	r5, r2
   1e728:	bne	1e738 <argp_failure@@Base+0x1a3c>
   1e72c:	cmp	r9, #0
   1e730:	ldrbne	r5, [r9]
   1e734:	moveq	r5, #0
   1e738:	tst	sl, #255	; 0xff
   1e73c:	mov	r7, sl
   1e740:	bne	1e750 <argp_failure@@Base+0x1a54>
   1e744:	cmp	r6, #0
   1e748:	ldrbne	r7, [r6]
   1e74c:	moveq	r7, #0
   1e750:	bl	1167c <__ctype_tolower_loc@plt>
   1e754:	ldr	r2, [r0]
   1e758:	uxtb	r0, r7
   1e75c:	uxtb	r1, r5
   1e760:	ldr	r3, [r2, r0, lsl #2]
   1e764:	ldr	r2, [r2, r1, lsl #2]
   1e768:	subs	r4, r2, r3
   1e76c:	subseq	r4, r0, r1
   1e770:	bne	1e360 <argp_failure@@Base+0x1664>
   1e774:	ldr	r0, [sp, #24]
   1e778:	uxtb	r4, r0
   1e77c:	cmp	r4, #0
   1e780:	movwne	r4, #1
   1e784:	tst	sl, #255	; 0xff
   1e788:	subne	r4, r4, #1
   1e78c:	cmp	r4, #0
   1e790:	bne	1e360 <argp_failure@@Base+0x1664>
   1e794:	ldr	r0, [sp, #24]
   1e798:	tst	r0, #255	; 0xff
   1e79c:	beq	1e7b0 <argp_failure@@Base+0x1ab4>
   1e7a0:	mov	r4, #0
   1e7a4:	mov	r0, r4
   1e7a8:	sub	sp, fp, #28
   1e7ac:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1e7b0:	cmp	r9, #0
   1e7b4:	mov	r4, r9
   1e7b8:	movwne	r4, #1
   1e7bc:	cmp	r6, #0
   1e7c0:	subne	r4, r4, #1
   1e7c4:	cmp	r4, #0
   1e7c8:	bne	1e360 <argp_failure@@Base+0x1664>
   1e7cc:	cmp	r9, #0
   1e7d0:	beq	1e7a0 <argp_failure@@Base+0x1aa4>
   1e7d4:	mov	r0, r9
   1e7d8:	mov	r1, r6
   1e7dc:	bl	115e0 <strcasecmp@plt>
   1e7e0:	mov	r4, r0
   1e7e4:	cmp	r0, #0
   1e7e8:	moveq	r4, #0
   1e7ec:	mov	r0, r4
   1e7f0:	sub	sp, fp, #28
   1e7f4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1e7f8:	push	{r4, r5, fp, lr}
   1e7fc:	add	fp, sp, #8
   1e800:	mov	r4, r1
   1e804:	mov	r5, r0
   1e808:	ldr	r1, [r1, #12]
   1e80c:	ldr	r0, [r0, #12]
   1e810:	cmp	r0, r1
   1e814:	beq	1e824 <argp_failure@@Base+0x1b28>
   1e818:	bl	1e7f8 <argp_failure@@Base+0x1afc>
   1e81c:	cmp	r0, #0
   1e820:	popne	{r4, r5, fp, pc}
   1e824:	ldr	r1, [r5, #8]
   1e828:	ldr	r2, [r4, #8]
   1e82c:	orr	r0, r2, r1
   1e830:	sub	r3, r1, r2
   1e834:	cmn	r0, #1
   1e838:	mov	r0, r3
   1e83c:	suble	r0, r2, r1
   1e840:	and	r1, r2, r1
   1e844:	cmp	r1, #0
   1e848:	movlt	r0, r3
   1e84c:	cmp	r0, #0
   1e850:	ldreq	r0, [r5, #4]
   1e854:	ldreq	r1, [r4, #4]
   1e858:	subeq	r0, r1, r0
   1e85c:	pop	{r4, r5, fp, pc}
   1e860:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   1e864:	add	fp, sp, #24
   1e868:	mov	r8, r0
   1e86c:	ldr	r0, [r1, #12]
   1e870:	mov	r5, r1
   1e874:	cmp	r0, #0
   1e878:	beq	1e8c8 <argp_failure@@Base+0x1bcc>
   1e87c:	ldr	r1, [r5, #8]
   1e880:	ldr	r0, [r5]
   1e884:	ldr	r4, [r1]
   1e888:	ldr	r7, [r0, #16]
   1e88c:	cmp	r4, #0
   1e890:	ldrne	r1, [r1, #4]
   1e894:	cmpne	r1, #0
   1e898:	bne	1e994 <argp_failure@@Base+0x1c98>
   1e89c:	cmp	r7, #0
   1e8a0:	beq	1e8b8 <argp_failure@@Base+0x1bbc>
   1e8a4:	ldr	r0, [r7]
   1e8a8:	cmp	r0, #0
   1e8ac:	ldrbne	r1, [r0]
   1e8b0:	cmpne	r1, #0
   1e8b4:	bne	1e9ec <argp_failure@@Base+0x1cf0>
   1e8b8:	mov	r0, #0
   1e8bc:	str	r0, [r5, #12]
   1e8c0:	add	r5, r5, #4
   1e8c4:	b	1e90c <argp_failure@@Base+0x1c10>
   1e8c8:	ldr	r6, [r5, #4]!
   1e8cc:	ldr	r0, [r6, #28]
   1e8d0:	ldr	r1, [r6, #32]
   1e8d4:	add	r2, r0, #2
   1e8d8:	cmp	r2, r1
   1e8dc:	bls	1e8f8 <argp_failure@@Base+0x1bfc>
   1e8e0:	mov	r0, r6
   1e8e4:	mov	r1, #2
   1e8e8:	bl	20624 <argp_failure@@Base+0x3928>
   1e8ec:	cmp	r0, #0
   1e8f0:	beq	1e90c <argp_failure@@Base+0x1c10>
   1e8f4:	ldr	r0, [r6, #28]
   1e8f8:	movw	r1, #8236	; 0x202c
   1e8fc:	strh	r1, [r0]
   1e900:	ldr	r0, [r6, #28]
   1e904:	add	r0, r0, #2
   1e908:	str	r0, [r6, #28]
   1e90c:	ldr	r5, [r5]
   1e910:	ldr	r1, [r5, #24]
   1e914:	ldr	r2, [r5, #28]
   1e918:	ldr	r0, [r5, #16]
   1e91c:	sub	r1, r2, r1
   1e920:	cmp	r1, r0
   1e924:	bls	1e930 <argp_failure@@Base+0x1c34>
   1e928:	mov	r0, r5
   1e92c:	bl	2007c <argp_failure@@Base+0x3380>
   1e930:	ldr	r0, [r5, #20]
   1e934:	bic	r0, r0, r0, asr #31
   1e938:	sub	r1, r8, r0
   1e93c:	cmp	r1, #1
   1e940:	poplt	{r4, r5, r6, r7, r8, sl, fp, pc}
   1e944:	add	r1, r8, #1
   1e948:	mov	r6, #32
   1e94c:	sub	r4, r1, r0
   1e950:	ldr	r0, [r5, #28]
   1e954:	ldr	r1, [r5, #32]
   1e958:	cmp	r0, r1
   1e95c:	bcc	1e978 <argp_failure@@Base+0x1c7c>
   1e960:	mov	r0, r5
   1e964:	mov	r1, #1
   1e968:	bl	20624 <argp_failure@@Base+0x3928>
   1e96c:	cmp	r0, #0
   1e970:	beq	1e984 <argp_failure@@Base+0x1c88>
   1e974:	ldr	r0, [r5, #28]
   1e978:	add	r1, r0, #1
   1e97c:	str	r1, [r5, #28]
   1e980:	strb	r6, [r0]
   1e984:	sub	r4, r4, #1
   1e988:	cmp	r4, #1
   1e98c:	bgt	1e950 <argp_failure@@Base+0x1c54>
   1e990:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   1e994:	ldr	r1, [r4, #12]
   1e998:	ldr	r0, [r0, #12]
   1e99c:	cmp	r0, r1
   1e9a0:	beq	1e89c <argp_failure@@Base+0x1ba0>
   1e9a4:	ldr	r6, [r5, #4]
   1e9a8:	ldr	r0, [r6, #28]
   1e9ac:	ldr	r1, [r6, #32]
   1e9b0:	cmp	r0, r1
   1e9b4:	bcc	1e9d0 <argp_failure@@Base+0x1cd4>
   1e9b8:	mov	r0, r6
   1e9bc:	mov	r1, #1
   1e9c0:	bl	20624 <argp_failure@@Base+0x3928>
   1e9c4:	cmp	r0, #0
   1e9c8:	beq	1e89c <argp_failure@@Base+0x1ba0>
   1e9cc:	ldr	r0, [r6, #28]
   1e9d0:	add	r1, r0, #1
   1e9d4:	str	r1, [r6, #28]
   1e9d8:	mov	r1, #10
   1e9dc:	strb	r1, [r0]
   1e9e0:	cmp	r7, #0
   1e9e4:	bne	1e8a4 <argp_failure@@Base+0x1ba8>
   1e9e8:	b	1e8b8 <argp_failure@@Base+0x1bbc>
   1e9ec:	cmp	r4, #0
   1e9f0:	beq	1ea28 <argp_failure@@Base+0x1d2c>
   1e9f4:	ldr	r1, [r4, #16]
   1e9f8:	cmp	r1, r7
   1e9fc:	beq	1e8b8 <argp_failure@@Base+0x1bbc>
   1ea00:	cmp	r1, #0
   1ea04:	beq	1ea1c <argp_failure@@Base+0x1d20>
   1ea08:	ldr	r1, [r1, #12]
   1ea0c:	cmp	r1, r7
   1ea10:	cmpne	r1, #0
   1ea14:	bne	1ea08 <argp_failure@@Base+0x1d0c>
   1ea18:	b	1ea20 <argp_failure@@Base+0x1d24>
   1ea1c:	mov	r1, #0
   1ea20:	cmp	r1, r7
   1ea24:	beq	1e8b8 <argp_failure@@Base+0x1bbc>
   1ea28:	ldr	r1, [r5, #4]
   1ea2c:	mov	r2, r5
   1ea30:	ldr	r4, [r1, #12]
   1ea34:	ldr	r1, [r7, #16]
   1ea38:	bl	1ea68 <argp_failure@@Base+0x1d6c>
   1ea3c:	ldr	r6, [r5, #4]
   1ea40:	ldr	r1, [r6, #24]
   1ea44:	ldr	r2, [r6, #28]
   1ea48:	ldr	r0, [r6, #16]
   1ea4c:	sub	r1, r2, r1
   1ea50:	cmp	r1, r0
   1ea54:	bls	1ea60 <argp_failure@@Base+0x1d64>
   1ea58:	mov	r0, r6
   1ea5c:	bl	2007c <argp_failure@@Base+0x3380>
   1ea60:	str	r4, [r6, #12]
   1ea64:	b	1e8b8 <argp_failure@@Base+0x1bbc>
   1ea68:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1ea6c:	add	fp, sp, #28
   1ea70:	sub	sp, sp, #4
   1ea74:	mov	r9, r2
   1ea78:	mov	r8, r0
   1ea7c:	cmp	r1, #0
   1ea80:	mov	r6, r0
   1ea84:	beq	1eac4 <argp_failure@@Base+0x1dc8>
   1ea88:	ldr	r0, [r1, #20]
   1ea8c:	mov	r4, r1
   1ea90:	mov	r6, r8
   1ea94:	cmp	r0, #0
   1ea98:	beq	1eac4 <argp_failure@@Base+0x1dc8>
   1ea9c:	ldr	r1, [r9, #16]
   1eaa0:	mov	r0, r4
   1eaa4:	bl	196d4 <argp_parse@@Base+0xcd0>
   1eaa8:	ldr	r3, [r4, #20]
   1eaac:	mov	r2, r0
   1eab0:	movw	r0, #3
   1eab4:	mov	r1, r8
   1eab8:	movt	r0, #512	; 0x200
   1eabc:	blx	r3
   1eac0:	mov	r6, r0
   1eac4:	cmp	r6, #0
   1eac8:	beq	1ecf8 <argp_failure@@Base+0x1ffc>
   1eacc:	ldrb	r0, [r6]
   1ead0:	cmp	r0, #0
   1ead4:	beq	1ecec <argp_failure@@Base+0x1ff0>
   1ead8:	ldr	r0, [r9, #8]
   1eadc:	ldr	r0, [r0]
   1eae0:	cmp	r0, #0
   1eae4:	beq	1eb24 <argp_failure@@Base+0x1e28>
   1eae8:	ldr	r4, [r9, #4]
   1eaec:	ldr	r0, [r4, #28]
   1eaf0:	ldr	r1, [r4, #32]
   1eaf4:	cmp	r0, r1
   1eaf8:	bcc	1eb14 <argp_failure@@Base+0x1e18>
   1eafc:	mov	r0, r4
   1eb00:	mov	r1, #1
   1eb04:	bl	20624 <argp_failure@@Base+0x3928>
   1eb08:	cmp	r0, #0
   1eb0c:	beq	1eb24 <argp_failure@@Base+0x1e28>
   1eb10:	ldr	r0, [r4, #28]
   1eb14:	add	r1, r0, #1
   1eb18:	str	r1, [r4, #28]
   1eb1c:	mov	r1, #10
   1eb20:	strb	r1, [r0]
   1eb24:	ldr	r7, [r9, #4]
   1eb28:	movw	sl, #19080	; 0x4a88
   1eb2c:	movt	sl, #3
   1eb30:	ldr	r4, [sl, #24]
   1eb34:	ldr	r1, [r7, #24]
   1eb38:	ldr	r2, [r7, #28]
   1eb3c:	ldr	r0, [r7, #16]
   1eb40:	sub	r1, r2, r1
   1eb44:	cmp	r1, r0
   1eb48:	bls	1eb54 <argp_failure@@Base+0x1e58>
   1eb4c:	mov	r0, r7
   1eb50:	bl	2007c <argp_failure@@Base+0x3380>
   1eb54:	ldr	r0, [r7, #20]
   1eb58:	bic	r0, r0, r0, asr #31
   1eb5c:	sub	r1, r4, r0
   1eb60:	cmp	r1, #1
   1eb64:	blt	1ebb4 <argp_failure@@Base+0x1eb8>
   1eb68:	add	r1, r4, #1
   1eb6c:	mov	r5, #32
   1eb70:	sub	r4, r1, r0
   1eb74:	ldr	r0, [r7, #28]
   1eb78:	ldr	r1, [r7, #32]
   1eb7c:	cmp	r0, r1
   1eb80:	bcc	1eb9c <argp_failure@@Base+0x1ea0>
   1eb84:	mov	r0, r7
   1eb88:	mov	r1, #1
   1eb8c:	bl	20624 <argp_failure@@Base+0x3928>
   1eb90:	cmp	r0, #0
   1eb94:	beq	1eba8 <argp_failure@@Base+0x1eac>
   1eb98:	ldr	r0, [r7, #28]
   1eb9c:	add	r1, r0, #1
   1eba0:	str	r1, [r7, #28]
   1eba4:	strb	r5, [r0]
   1eba8:	sub	r4, r4, #1
   1ebac:	cmp	r4, #1
   1ebb0:	bgt	1eb74 <argp_failure@@Base+0x1e78>
   1ebb4:	ldr	r4, [r9, #4]
   1ebb8:	ldr	r5, [sl, #24]
   1ebbc:	ldr	r1, [r4, #24]
   1ebc0:	ldr	r2, [r4, #28]
   1ebc4:	ldr	r0, [r4, #16]
   1ebc8:	mov	r7, r4
   1ebcc:	sub	r1, r2, r1
   1ebd0:	mov	r2, sl
   1ebd4:	mov	sl, r5
   1ebd8:	cmp	r1, r0
   1ebdc:	bls	1ec04 <argp_failure@@Base+0x1f08>
   1ebe0:	mov	r0, r4
   1ebe4:	mov	r7, r2
   1ebe8:	bl	2007c <argp_failure@@Base+0x3380>
   1ebec:	ldr	sl, [r7, #24]
   1ebf0:	ldr	r7, [r9, #4]
   1ebf4:	ldr	r1, [r7, #24]
   1ebf8:	ldr	r2, [r7, #28]
   1ebfc:	ldr	r0, [r7, #16]
   1ec00:	sub	r1, r2, r1
   1ec04:	str	r5, [r4, #4]
   1ec08:	cmp	r1, r0
   1ec0c:	mov	r5, r7
   1ec10:	bls	1ec20 <argp_failure@@Base+0x1f24>
   1ec14:	mov	r0, r7
   1ec18:	bl	2007c <argp_failure@@Base+0x3380>
   1ec1c:	ldr	r5, [r9, #4]
   1ec20:	mov	r0, r6
   1ec24:	str	sl, [r7, #12]
   1ec28:	bl	116c4 <strlen@plt>
   1ec2c:	cmp	r0, #0
   1ec30:	beq	1ec7c <argp_failure@@Base+0x1f80>
   1ec34:	mov	r4, r0
   1ec38:	ldr	r0, [r5, #28]
   1ec3c:	ldr	r1, [r5, #32]
   1ec40:	add	r2, r0, r4
   1ec44:	cmp	r2, r1
   1ec48:	bls	1ec64 <argp_failure@@Base+0x1f68>
   1ec4c:	mov	r0, r5
   1ec50:	mov	r1, r4
   1ec54:	bl	20624 <argp_failure@@Base+0x3928>
   1ec58:	cmp	r0, #0
   1ec5c:	beq	1ec7c <argp_failure@@Base+0x1f80>
   1ec60:	ldr	r0, [r5, #28]
   1ec64:	mov	r1, r6
   1ec68:	mov	r2, r4
   1ec6c:	bl	11598 <memcpy@plt>
   1ec70:	ldr	r0, [r5, #28]
   1ec74:	add	r0, r0, r4
   1ec78:	str	r0, [r5, #28]
   1ec7c:	ldr	r4, [r9, #4]
   1ec80:	mov	r5, r4
   1ec84:	ldr	r2, [r4, #24]
   1ec88:	ldr	r0, [r4, #16]
   1ec8c:	ldr	r1, [r5, #28]!
   1ec90:	sub	r2, r1, r2
   1ec94:	cmp	r2, r0
   1ec98:	mov	r0, r4
   1ec9c:	bls	1ecb4 <argp_failure@@Base+0x1fb8>
   1eca0:	mov	r0, r4
   1eca4:	bl	2007c <argp_failure@@Base+0x3380>
   1eca8:	ldr	r0, [r9, #4]
   1ecac:	mov	r5, r0
   1ecb0:	ldr	r1, [r5, #28]!
   1ecb4:	mov	r2, #0
   1ecb8:	str	r2, [r4, #4]
   1ecbc:	ldr	r2, [r0, #32]
   1ecc0:	cmp	r1, r2
   1ecc4:	bcc	1ecdc <argp_failure@@Base+0x1fe0>
   1ecc8:	mov	r1, #1
   1eccc:	bl	20624 <argp_failure@@Base+0x3928>
   1ecd0:	cmp	r0, #0
   1ecd4:	beq	1ecec <argp_failure@@Base+0x1ff0>
   1ecd8:	ldr	r1, [r5]
   1ecdc:	add	r0, r1, #1
   1ece0:	str	r0, [r5]
   1ece4:	mov	r0, #10
   1ece8:	strb	r0, [r1]
   1ecec:	ldr	r0, [r9, #8]
   1ecf0:	mov	r1, #1
   1ecf4:	str	r1, [r0, #4]
   1ecf8:	cmp	r6, r8
   1ecfc:	subeq	sp, fp, #28
   1ed00:	popeq	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1ed04:	mov	r0, r6
   1ed08:	sub	sp, fp, #28
   1ed0c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1ed10:	b	19db4 <argp_parse@@Base+0x13b0>
   1ed14:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1ed18:	add	fp, sp, #28
   1ed1c:	sub	sp, sp, #68	; 0x44
   1ed20:	mvn	r6, #0
   1ed24:	cmp	r0, #1
   1ed28:	blt	1f494 <argp_failure@@Base+0x2798>
   1ed2c:	mov	r7, r2
   1ed30:	ldr	r2, [fp, #16]
   1ed34:	mov	r5, r3
   1ed38:	mov	r3, r0
   1ed3c:	mov	sl, r1
   1ed40:	mov	r0, #0
   1ed44:	ldr	r9, [r2]
   1ed48:	ldr	r6, [r2, #4]
   1ed4c:	str	r0, [r2, #12]
   1ed50:	cmp	r9, #0
   1ed54:	beq	1ed78 <argp_failure@@Base+0x207c>
   1ed58:	ldr	r0, [r2, #16]
   1ed5c:	cmp	r0, #0
   1ed60:	beq	1ed80 <argp_failure@@Base+0x2084>
   1ed64:	ldrb	r0, [r7]
   1ed68:	cmp	r0, #45	; 0x2d
   1ed6c:	cmpne	r0, #43	; 0x2b
   1ed70:	addeq	r7, r7, #1
   1ed74:	b	1edf4 <argp_failure@@Base+0x20f8>
   1ed78:	mov	r9, #1
   1ed7c:	str	r9, [r2]
   1ed80:	mov	r0, #0
   1ed84:	str	r9, [r2, #28]
   1ed88:	str	r9, [r2, #32]
   1ed8c:	str	r0, [r2, #20]
   1ed90:	ldrb	r1, [r7]
   1ed94:	cmp	r1, #43	; 0x2b
   1ed98:	beq	1eda8 <argp_failure@@Base+0x20ac>
   1ed9c:	cmp	r1, #45	; 0x2d
   1eda0:	bne	1edb4 <argp_failure@@Base+0x20b8>
   1eda4:	mov	r0, #2
   1eda8:	str	r0, [r2, #24]
   1edac:	add	r7, r7, #1
   1edb0:	b	1edec <argp_failure@@Base+0x20f0>
   1edb4:	ldr	r0, [fp, #20]
   1edb8:	cmp	r0, #0
   1edbc:	bne	1ede4 <argp_failure@@Base+0x20e8>
   1edc0:	movw	r0, #14489	; 0x3899
   1edc4:	mov	r8, r2
   1edc8:	mov	r4, r3
   1edcc:	movt	r0, #2
   1edd0:	bl	11640 <getenv@plt>
   1edd4:	mov	r3, r4
   1edd8:	mov	r2, r8
   1eddc:	cmp	r0, #0
   1ede0:	beq	1f4a0 <argp_failure@@Base+0x27a4>
   1ede4:	mov	r0, #0
   1ede8:	str	r0, [r2, #24]
   1edec:	mov	r0, #1
   1edf0:	str	r0, [r2, #16]
   1edf4:	ldrb	r0, [r7]
   1edf8:	ldr	r4, [r2, #20]
   1edfc:	str	r5, [sp, #48]	; 0x30
   1ee00:	subs	r0, r0, #58	; 0x3a
   1ee04:	movne	r0, r6
   1ee08:	cmp	r4, #0
   1ee0c:	str	r0, [fp, #-44]	; 0xffffffd4
   1ee10:	ldrbne	r0, [r4]
   1ee14:	cmpne	r0, #0
   1ee18:	bne	1eeb0 <argp_failure@@Base+0x21b4>
   1ee1c:	mov	r4, r2
   1ee20:	mov	r6, r2
   1ee24:	str	r7, [sp, #32]
   1ee28:	ldr	r1, [r4, #32]!
   1ee2c:	cmp	r1, r9
   1ee30:	mov	r8, r1
   1ee34:	strgt	r9, [r4]
   1ee38:	movgt	r8, r9
   1ee3c:	ldr	r5, [r6, #28]!
   1ee40:	cmp	r5, r9
   1ee44:	strgt	r9, [r6]
   1ee48:	movgt	r5, r9
   1ee4c:	ldr	r7, [r2, #24]
   1ee50:	cmp	r7, #1
   1ee54:	bne	1f194 <argp_failure@@Base+0x2498>
   1ee58:	cmp	r5, r8
   1ee5c:	cmpne	r8, r9
   1ee60:	bne	1ef78 <argp_failure@@Base+0x227c>
   1ee64:	cmp	r8, r9
   1ee68:	mov	r1, r6
   1ee6c:	mov	r0, r9
   1ee70:	bne	1f178 <argp_failure@@Base+0x247c>
   1ee74:	mov	r8, r9
   1ee78:	cmp	r9, r3
   1ee7c:	bge	1f18c <argp_failure@@Base+0x2490>
   1ee80:	ldr	r0, [sl, r8, lsl #2]
   1ee84:	ldrb	r1, [r0]
   1ee88:	cmp	r1, #45	; 0x2d
   1ee8c:	bne	1ee9c <argp_failure@@Base+0x21a0>
   1ee90:	ldrb	r0, [r0, #1]
   1ee94:	cmp	r0, #0
   1ee98:	bne	1f18c <argp_failure@@Base+0x2490>
   1ee9c:	add	r8, r8, #1
   1eea0:	cmp	r8, r3
   1eea4:	str	r8, [r2]
   1eea8:	blt	1ee80 <argp_failure@@Base+0x2184>
   1eeac:	b	1f18c <argp_failure@@Base+0x2490>
   1eeb0:	str	r3, [fp, #-40]	; 0xffffffd8
   1eeb4:	add	r8, r4, #1
   1eeb8:	mov	r0, r7
   1eebc:	mov	r5, r2
   1eec0:	str	r8, [r2, #20]
   1eec4:	ldrb	r6, [r4]
   1eec8:	mov	r1, r6
   1eecc:	bl	116d0 <strchr@plt>
   1eed0:	ldrb	r1, [r4, #1]
   1eed4:	mov	r3, r5
   1eed8:	cmp	r1, #0
   1eedc:	orr	r1, r6, #1
   1eee0:	addeq	r9, r9, #1
   1eee4:	streq	r9, [r5]
   1eee8:	cmp	r1, #59	; 0x3b
   1eeec:	cmpne	r0, #0
   1eef0:	bne	1ef14 <argp_failure@@Base+0x2218>
   1eef4:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1eef8:	cmp	r0, #0
   1eefc:	bne	1f560 <argp_failure@@Base+0x2864>
   1ef00:	str	r6, [r3, #8]
   1ef04:	mov	r6, #63	; 0x3f
   1ef08:	mov	r0, r6
   1ef0c:	sub	sp, fp, #28
   1ef10:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1ef14:	ldrb	r2, [r0]
   1ef18:	ldrb	r1, [r0, #1]
   1ef1c:	cmp	r2, #87	; 0x57
   1ef20:	bne	1f27c <argp_failure@@Base+0x2580>
   1ef24:	ldr	r2, [sp, #48]	; 0x30
   1ef28:	cmp	r2, #0
   1ef2c:	beq	1f27c <argp_failure@@Base+0x2580>
   1ef30:	cmp	r1, #59	; 0x3b
   1ef34:	bne	1f27c <argp_failure@@Base+0x2580>
   1ef38:	ldrb	r0, [r8]
   1ef3c:	cmp	r0, #0
   1ef40:	bne	1f590 <argp_failure@@Base+0x2894>
   1ef44:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1ef48:	cmp	r9, r0
   1ef4c:	bne	1f58c <argp_failure@@Base+0x2890>
   1ef50:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1ef54:	cmp	r0, #0
   1ef58:	bne	1f620 <argp_failure@@Base+0x2924>
   1ef5c:	str	r6, [r3, #8]
   1ef60:	ldrb	r6, [r7]
   1ef64:	cmp	r6, #58	; 0x3a
   1ef68:	movwne	r6, #63	; 0x3f
   1ef6c:	mov	r0, r6
   1ef70:	sub	sp, fp, #28
   1ef74:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1ef78:	cmp	r9, r8
   1ef7c:	str	r7, [sp, #20]
   1ef80:	str	r6, [sp, #24]
   1ef84:	str	r5, [sp, #36]	; 0x24
   1ef88:	str	r4, [sp, #28]
   1ef8c:	str	r3, [fp, #-40]	; 0xffffffd8
   1ef90:	ble	1f150 <argp_failure@@Base+0x2454>
   1ef94:	ldr	r0, [sp, #36]	; 0x24
   1ef98:	cmp	r0, r8
   1ef9c:	bge	1f150 <argp_failure@@Base+0x2454>
   1efa0:	add	r0, sl, r8, lsl #2
   1efa4:	mvn	r1, r1
   1efa8:	ldr	r2, [sp, #36]	; 0x24
   1efac:	mov	r3, r9
   1efb0:	str	r0, [fp, #-32]	; 0xffffffe0
   1efb4:	mvn	r0, r9
   1efb8:	cmp	r0, r1
   1efbc:	movgt	r1, r0
   1efc0:	add	r0, r1, #1
   1efc4:	str	r1, [fp, #-36]	; 0xffffffdc
   1efc8:	str	r0, [sp, #44]	; 0x2c
   1efcc:	add	r0, sl, #4
   1efd0:	str	r0, [sp, #40]	; 0x28
   1efd4:	sub	ip, r8, r2
   1efd8:	sub	r7, r3, r8
   1efdc:	cmp	r7, ip
   1efe0:	ble	1f09c <argp_failure@@Base+0x23a0>
   1efe4:	sub	r4, r3, ip
   1efe8:	cmp	ip, #1
   1efec:	blt	1f088 <argp_failure@@Base+0x238c>
   1eff0:	mov	r7, #0
   1eff4:	cmp	ip, #4
   1eff8:	bcc	1f050 <argp_failure@@Base+0x2354>
   1effc:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1f000:	ldr	r1, [sp, #40]	; 0x28
   1f004:	add	lr, sl, r2, lsl #2
   1f008:	add	r0, r0, r3
   1f00c:	add	r0, r0, r2
   1f010:	add	r0, r1, r0, lsl #2
   1f014:	add	r1, sl, r3, lsl #2
   1f018:	cmp	lr, r1
   1f01c:	ldrcc	r1, [fp, #-32]	; 0xffffffe0
   1f020:	cmpcc	r0, r1
   1f024:	bcc	1f050 <argp_failure@@Base+0x2354>
   1f028:	bic	r7, ip, #3
   1f02c:	mov	r1, r7
   1f030:	vld1.32	{d16-d17}, [r0]
   1f034:	vld1.32	{d18-d19}, [lr]
   1f038:	subs	r1, r1, #4
   1f03c:	vst1.32	{d16-d17}, [lr]!
   1f040:	vst1.32	{d18-d19}, [r0]!
   1f044:	bne	1f030 <argp_failure@@Base+0x2334>
   1f048:	cmp	ip, r7
   1f04c:	beq	1f088 <argp_failure@@Base+0x238c>
   1f050:	add	r0, sl, r3, lsl #2
   1f054:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1f058:	add	r1, r7, r2
   1f05c:	add	r1, sl, r1, lsl #2
   1f060:	add	r3, r3, r7
   1f064:	add	r3, r3, r2
   1f068:	add	r7, r0, r3, lsl #2
   1f06c:	ldr	r5, [r1]
   1f070:	add	r3, r3, #1
   1f074:	ldr	r6, [r7, #4]
   1f078:	cmn	r3, #1
   1f07c:	str	r6, [r1], #4
   1f080:	str	r5, [r7, #4]
   1f084:	bne	1f068 <argp_failure@@Base+0x236c>
   1f088:	mov	r3, r4
   1f08c:	cmp	r3, r8
   1f090:	cmpgt	r8, r2
   1f094:	bgt	1efd4 <argp_failure@@Base+0x22d8>
   1f098:	b	1f150 <argp_failure@@Base+0x2454>
   1f09c:	cmp	r7, #1
   1f0a0:	blt	1f140 <argp_failure@@Base+0x2444>
   1f0a4:	mov	r4, #0
   1f0a8:	cmp	r7, #3
   1f0ac:	bls	1f10c <argp_failure@@Base+0x2410>
   1f0b0:	add	r1, sl, r3, lsl #2
   1f0b4:	add	r0, sl, r2, lsl #2
   1f0b8:	cmp	r0, r1
   1f0bc:	bcs	1f0e0 <argp_failure@@Base+0x23e4>
   1f0c0:	ldr	r1, [fp, #-36]	; 0xffffffdc
   1f0c4:	ldr	r6, [sp, #40]	; 0x28
   1f0c8:	add	r1, r1, r3
   1f0cc:	add	r1, r1, r2
   1f0d0:	add	r1, r6, r1, lsl #2
   1f0d4:	ldr	r6, [fp, #-32]	; 0xffffffe0
   1f0d8:	cmp	r6, r1
   1f0dc:	bcc	1f10c <argp_failure@@Base+0x2410>
   1f0e0:	ldr	r6, [fp, #-32]	; 0xffffffe0
   1f0e4:	bic	r4, r7, #3
   1f0e8:	mov	r1, r4
   1f0ec:	vld1.32	{d16-d17}, [r6]
   1f0f0:	vld1.32	{d18-d19}, [r0]
   1f0f4:	subs	r1, r1, #4
   1f0f8:	vst1.32	{d16-d17}, [r0]!
   1f0fc:	vst1.32	{d18-d19}, [r6]!
   1f100:	bne	1f0ec <argp_failure@@Base+0x23f0>
   1f104:	cmp	r7, r4
   1f108:	beq	1f140 <argp_failure@@Base+0x2444>
   1f10c:	ldr	r1, [sp, #44]	; 0x2c
   1f110:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1f114:	add	r6, r4, r2
   1f118:	add	r1, r1, r3
   1f11c:	add	r0, r0, r4, lsl #2
   1f120:	sub	r1, r1, r4
   1f124:	add	r4, sl, r6, lsl #2
   1f128:	ldr	r6, [r4]
   1f12c:	ldr	r5, [r0]
   1f130:	subs	r1, r1, #1
   1f134:	str	r5, [r4], #4
   1f138:	str	r6, [r0], #4
   1f13c:	bne	1f128 <argp_failure@@Base+0x242c>
   1f140:	add	r2, r7, r2
   1f144:	cmp	r3, r8
   1f148:	cmpgt	r8, r2
   1f14c:	bgt	1efd4 <argp_failure@@Base+0x22d8>
   1f150:	ldr	r0, [sp, #36]	; 0x24
   1f154:	ldr	r4, [sp, #28]
   1f158:	ldr	r6, [sp, #24]
   1f15c:	ldr	r2, [fp, #16]
   1f160:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1f164:	ldr	r7, [sp, #20]
   1f168:	add	r0, r0, r9
   1f16c:	mov	r1, r4
   1f170:	sub	r0, r0, r8
   1f174:	str	r0, [r6]
   1f178:	mov	r5, r0
   1f17c:	str	r9, [r1]
   1f180:	mov	r8, r9
   1f184:	cmp	r9, r3
   1f188:	blt	1ee80 <argp_failure@@Base+0x2184>
   1f18c:	mov	r9, r8
   1f190:	str	r8, [r4]
   1f194:	cmp	r9, r3
   1f198:	beq	1f488 <argp_failure@@Base+0x278c>
   1f19c:	ldr	r0, [sl, r9, lsl #2]
   1f1a0:	movw	r1, #12502	; 0x30d6
   1f1a4:	str	r3, [fp, #-40]	; 0xffffffd8
   1f1a8:	movt	r1, #2
   1f1ac:	bl	1152c <strcmp@plt>
   1f1b0:	cmp	r0, #0
   1f1b4:	beq	1f24c <argp_failure@@Base+0x2550>
   1f1b8:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1f1bc:	ldr	r2, [fp, #16]
   1f1c0:	cmp	r9, r3
   1f1c4:	beq	1f488 <argp_failure@@Base+0x278c>
   1f1c8:	ldr	r0, [sl, r9, lsl #2]
   1f1cc:	mvn	r6, #0
   1f1d0:	ldrb	r1, [r0]
   1f1d4:	cmp	r1, #45	; 0x2d
   1f1d8:	bne	1f2a4 <argp_failure@@Base+0x25a8>
   1f1dc:	mov	r4, r0
   1f1e0:	ldrb	r1, [r4, #1]!
   1f1e4:	cmp	r1, #0
   1f1e8:	beq	1f2a4 <argp_failure@@Base+0x25a8>
   1f1ec:	ldr	r6, [sp, #48]	; 0x30
   1f1f0:	cmp	r6, #0
   1f1f4:	beq	1f4c0 <argp_failure@@Base+0x27c4>
   1f1f8:	ldr	r5, [fp, #12]
   1f1fc:	ldr	r7, [sp, #32]
   1f200:	cmp	r1, #45	; 0x2d
   1f204:	bne	1f4c8 <argp_failure@@Base+0x27cc>
   1f208:	add	r0, r0, #2
   1f20c:	mov	r1, sl
   1f210:	str	r0, [r2, #20]
   1f214:	ldr	r0, [fp, #8]
   1f218:	stm	sp, {r0, r5}
   1f21c:	str	r2, [sp, #8]
   1f220:	mov	r2, r7
   1f224:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1f228:	str	r0, [sp, #12]
   1f22c:	movw	r0, #12502	; 0x30d6
   1f230:	movt	r0, #2
   1f234:	str	r0, [sp, #16]
   1f238:	mov	r0, r3
   1f23c:	mov	r3, r6
   1f240:	bl	1f678 <argp_failure@@Base+0x297c>
   1f244:	sub	sp, fp, #28
   1f248:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1f24c:	ldr	r2, [fp, #16]
   1f250:	add	r3, r9, #1
   1f254:	cmp	r5, r8
   1f258:	cmpne	r8, r3
   1f25c:	str	r3, [r2]
   1f260:	bne	1f2c4 <argp_failure@@Base+0x25c8>
   1f264:	cmp	r5, r8
   1f268:	ldr	r8, [fp, #-40]	; 0xffffffd8
   1f26c:	mov	r1, r6
   1f270:	mov	r0, r3
   1f274:	beq	1f478 <argp_failure@@Base+0x277c>
   1f278:	b	1f480 <argp_failure@@Base+0x2784>
   1f27c:	cmp	r1, #58	; 0x3a
   1f280:	bne	1f494 <argp_failure@@Base+0x2798>
   1f284:	ldrb	r0, [r0, #2]
   1f288:	ldrb	r1, [r8]
   1f28c:	cmp	r0, #58	; 0x3a
   1f290:	bne	1f4a8 <argp_failure@@Base+0x27ac>
   1f294:	cmp	r1, #0
   1f298:	bne	1f4b0 <argp_failure@@Base+0x27b4>
   1f29c:	mov	r0, #0
   1f2a0:	b	1f5e8 <argp_failure@@Base+0x28ec>
   1f2a4:	cmp	r7, #0
   1f2a8:	strne	r0, [r2, #12]
   1f2ac:	addne	r0, r9, #1
   1f2b0:	movne	r6, #1
   1f2b4:	strne	r0, [r2]
   1f2b8:	mov	r0, r6
   1f2bc:	sub	sp, fp, #28
   1f2c0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1f2c4:	cmp	r9, r8
   1f2c8:	str	r3, [fp, #-36]	; 0xffffffdc
   1f2cc:	str	r6, [sp, #24]
   1f2d0:	str	r5, [sp, #36]	; 0x24
   1f2d4:	str	r4, [sp, #28]
   1f2d8:	blt	1f454 <argp_failure@@Base+0x2758>
   1f2dc:	ldr	r0, [sp, #36]	; 0x24
   1f2e0:	cmp	r0, r8
   1f2e4:	bge	1f454 <argp_failure@@Base+0x2758>
   1f2e8:	sub	r0, sl, r8, lsl #2
   1f2ec:	ldr	r7, [sp, #36]	; 0x24
   1f2f0:	add	r9, sl, r8, lsl #2
   1f2f4:	str	r0, [fp, #-44]	; 0xffffffd4
   1f2f8:	rsb	r0, r8, #0
   1f2fc:	str	r0, [fp, #-32]	; 0xffffffe0
   1f300:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1f304:	sub	r4, r8, r7
   1f308:	sub	r3, r0, r8
   1f30c:	cmp	r3, r4
   1f310:	ble	1f3b0 <argp_failure@@Base+0x26b4>
   1f314:	sub	r3, r0, r4
   1f318:	cmp	r4, #1
   1f31c:	blt	1f39c <argp_failure@@Base+0x26a0>
   1f320:	mov	r1, #0
   1f324:	cmp	r4, #4
   1f328:	bcc	1f36c <argp_failure@@Base+0x2670>
   1f32c:	add	r2, sl, r0, lsl #2
   1f330:	add	lr, sl, r7, lsl #2
   1f334:	add	ip, sl, r3, lsl #2
   1f338:	cmp	lr, r2
   1f33c:	cmpcc	ip, r9
   1f340:	bcc	1f36c <argp_failure@@Base+0x2670>
   1f344:	bic	r1, r4, #3
   1f348:	mov	r2, r1
   1f34c:	vld1.32	{d16-d17}, [ip]
   1f350:	vld1.32	{d18-d19}, [lr]
   1f354:	subs	r2, r2, #4
   1f358:	vst1.32	{d16-d17}, [lr]!
   1f35c:	vst1.32	{d18-d19}, [ip]!
   1f360:	bne	1f34c <argp_failure@@Base+0x2650>
   1f364:	cmp	r4, r1
   1f368:	beq	1f39c <argp_failure@@Base+0x26a0>
   1f36c:	add	r0, r7, r0
   1f370:	sub	r2, r8, r1
   1f374:	add	r1, r1, r7
   1f378:	add	r1, sl, r1, lsl #2
   1f37c:	add	r0, sl, r0, lsl #2
   1f380:	ldr	r6, [r0, -r2, lsl #2]
   1f384:	ldr	r5, [r1]
   1f388:	str	r6, [r1], #4
   1f38c:	str	r5, [r0, -r2, lsl #2]
   1f390:	sub	r2, r2, #1
   1f394:	cmp	r7, r2
   1f398:	bne	1f380 <argp_failure@@Base+0x2684>
   1f39c:	mov	r0, r3
   1f3a0:	cmp	r0, r8
   1f3a4:	cmpgt	r8, r7
   1f3a8:	bgt	1f304 <argp_failure@@Base+0x2608>
   1f3ac:	b	1f454 <argp_failure@@Base+0x2758>
   1f3b0:	cmp	r3, #1
   1f3b4:	blt	1f444 <argp_failure@@Base+0x2748>
   1f3b8:	mov	r4, #0
   1f3bc:	cmp	r3, #3
   1f3c0:	bls	1f410 <argp_failure@@Base+0x2714>
   1f3c4:	add	r2, sl, r0, lsl #2
   1f3c8:	add	r1, sl, r7, lsl #2
   1f3cc:	cmp	r1, r2
   1f3d0:	ldrcc	r6, [fp, #-44]	; 0xffffffd4
   1f3d4:	addcc	r2, r7, r0
   1f3d8:	addcc	r2, r6, r2, lsl #2
   1f3dc:	cmpcc	r9, r2
   1f3e0:	bcc	1f410 <argp_failure@@Base+0x2714>
   1f3e4:	bic	r4, r3, #3
   1f3e8:	mov	r6, r9
   1f3ec:	mov	r2, r4
   1f3f0:	vld1.32	{d16-d17}, [r6]
   1f3f4:	vld1.32	{d18-d19}, [r1]
   1f3f8:	subs	r2, r2, #4
   1f3fc:	vst1.32	{d16-d17}, [r1]!
   1f400:	vst1.32	{d18-d19}, [r6]!
   1f404:	bne	1f3f0 <argp_failure@@Base+0x26f4>
   1f408:	cmp	r3, r4
   1f40c:	beq	1f444 <argp_failure@@Base+0x2748>
   1f410:	ldr	r1, [fp, #-32]	; 0xffffffe0
   1f414:	add	r2, r4, r7
   1f418:	add	r6, r8, r4
   1f41c:	add	r2, sl, r2, lsl #2
   1f420:	add	r1, r1, r0
   1f424:	sub	r1, r1, r4
   1f428:	add	r4, sl, r6, lsl #2
   1f42c:	ldr	r6, [r2]
   1f430:	ldr	r5, [r4]
   1f434:	subs	r1, r1, #1
   1f438:	str	r5, [r2], #4
   1f43c:	str	r6, [r4], #4
   1f440:	bne	1f42c <argp_failure@@Base+0x2730>
   1f444:	add	r7, r3, r7
   1f448:	cmp	r0, r8
   1f44c:	cmpgt	r8, r7
   1f450:	bgt	1f304 <argp_failure@@Base+0x2608>
   1f454:	ldr	r0, [sp, #36]	; 0x24
   1f458:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1f45c:	ldr	r1, [sp, #24]
   1f460:	ldr	r2, [fp, #16]
   1f464:	add	r0, r0, r3
   1f468:	sub	r0, r0, r8
   1f46c:	ldr	r8, [fp, #-40]	; 0xffffffd8
   1f470:	str	r0, [r1]
   1f474:	ldr	r1, [sp, #28]
   1f478:	mov	r5, r0
   1f47c:	str	r3, [r1]
   1f480:	str	r8, [r2]
   1f484:	str	r8, [r2, #32]
   1f488:	cmp	r5, r8
   1f48c:	mvn	r6, #0
   1f490:	strne	r5, [r2]
   1f494:	mov	r0, r6
   1f498:	sub	sp, fp, #28
   1f49c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1f4a0:	mov	r0, #1
   1f4a4:	b	1ede8 <argp_failure@@Base+0x20ec>
   1f4a8:	cmp	r1, #0
   1f4ac:	beq	1f534 <argp_failure@@Base+0x2838>
   1f4b0:	add	r0, r9, #1
   1f4b4:	str	r8, [r3, #12]
   1f4b8:	str	r0, [r3]
   1f4bc:	b	1f5ec <argp_failure@@Base+0x28f0>
   1f4c0:	ldr	r7, [sp, #32]
   1f4c4:	b	1f618 <argp_failure@@Base+0x291c>
   1f4c8:	cmp	r5, #0
   1f4cc:	beq	1f618 <argp_failure@@Base+0x291c>
   1f4d0:	ldrb	r0, [r0, #2]
   1f4d4:	cmp	r0, #0
   1f4d8:	beq	1f600 <argp_failure@@Base+0x2904>
   1f4dc:	ldr	r1, [fp, #8]
   1f4e0:	str	r4, [r2, #20]
   1f4e4:	movw	r0, #12503	; 0x30d7
   1f4e8:	movt	r0, #2
   1f4ec:	stm	sp, {r1, r5}
   1f4f0:	str	r2, [sp, #8]
   1f4f4:	str	r0, [sp, #16]
   1f4f8:	mov	r0, r3
   1f4fc:	mov	r2, r7
   1f500:	mov	r3, r6
   1f504:	ldr	r1, [fp, #-44]	; 0xffffffd4
   1f508:	str	r1, [sp, #12]
   1f50c:	mov	r1, sl
   1f510:	bl	1f678 <argp_failure@@Base+0x297c>
   1f514:	ldr	r2, [fp, #16]
   1f518:	mov	r6, r0
   1f51c:	cmn	r0, #1
   1f520:	bne	1f494 <argp_failure@@Base+0x2798>
   1f524:	ldr	r9, [r2]
   1f528:	ldr	r0, [sl, r9, lsl #2]
   1f52c:	add	r4, r0, #1
   1f530:	b	1f618 <argp_failure@@Base+0x291c>
   1f534:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1f538:	cmp	r9, r0
   1f53c:	bne	1f5dc <argp_failure@@Base+0x28e0>
   1f540:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1f544:	cmp	r0, #0
   1f548:	bne	1f64c <argp_failure@@Base+0x2950>
   1f54c:	str	r6, [r3, #8]
   1f550:	ldrb	r6, [r7]
   1f554:	cmp	r6, #58	; 0x3a
   1f558:	movwne	r6, #63	; 0x3f
   1f55c:	b	1f5ec <argp_failure@@Base+0x28f0>
   1f560:	movw	r0, #19152	; 0x4ad0
   1f564:	ldr	r2, [sl]
   1f568:	movw	r1, #14416	; 0x3850
   1f56c:	mov	r4, r3
   1f570:	mov	r3, r6
   1f574:	movt	r0, #3
   1f578:	movt	r1, #2
   1f57c:	ldr	r0, [r0]
   1f580:	bl	116dc <fprintf@plt>
   1f584:	mov	r3, r4
   1f588:	b	1ef00 <argp_failure@@Base+0x2204>
   1f58c:	ldr	r8, [sl, r9, lsl #2]
   1f590:	ldr	r2, [fp, #8]
   1f594:	mov	r0, #0
   1f598:	str	r8, [r3, #12]
   1f59c:	movw	r1, #14485	; 0x3895
   1f5a0:	str	r0, [r3, #12]
   1f5a4:	str	r8, [r3, #20]
   1f5a8:	movt	r1, #2
   1f5ac:	str	r2, [sp]
   1f5b0:	stmib	sp, {r0, r3}
   1f5b4:	str	r1, [sp, #16]
   1f5b8:	mov	r1, sl
   1f5bc:	mov	r2, r7
   1f5c0:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1f5c4:	ldr	r3, [sp, #48]	; 0x30
   1f5c8:	str	r0, [sp, #12]
   1f5cc:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1f5d0:	bl	1f678 <argp_failure@@Base+0x297c>
   1f5d4:	sub	sp, fp, #28
   1f5d8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1f5dc:	add	r0, r9, #1
   1f5e0:	str	r0, [r3]
   1f5e4:	ldr	r0, [sl, r9, lsl #2]
   1f5e8:	str	r0, [r3, #12]
   1f5ec:	mov	r0, #0
   1f5f0:	str	r0, [r3, #20]
   1f5f4:	mov	r0, r6
   1f5f8:	sub	sp, fp, #28
   1f5fc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1f600:	mov	r0, r7
   1f604:	bl	116d0 <strchr@plt>
   1f608:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1f60c:	ldr	r2, [fp, #16]
   1f610:	cmp	r0, #0
   1f614:	beq	1f4dc <argp_failure@@Base+0x27e0>
   1f618:	str	r4, [r2, #20]
   1f61c:	b	1eeb4 <argp_failure@@Base+0x21b8>
   1f620:	movw	r0, #19152	; 0x4ad0
   1f624:	ldr	r2, [sl]
   1f628:	movw	r1, #14444	; 0x386c
   1f62c:	mov	r4, r3
   1f630:	mov	r3, r6
   1f634:	movt	r0, #3
   1f638:	movt	r1, #2
   1f63c:	ldr	r0, [r0]
   1f640:	bl	116dc <fprintf@plt>
   1f644:	mov	r3, r4
   1f648:	b	1ef5c <argp_failure@@Base+0x2260>
   1f64c:	movw	r0, #19152	; 0x4ad0
   1f650:	ldr	r2, [sl]
   1f654:	movw	r1, #14444	; 0x386c
   1f658:	mov	r4, r3
   1f65c:	mov	r3, r6
   1f660:	movt	r0, #3
   1f664:	movt	r1, #2
   1f668:	ldr	r0, [r0]
   1f66c:	bl	116dc <fprintf@plt>
   1f670:	mov	r3, r4
   1f674:	b	1f54c <argp_failure@@Base+0x2850>
   1f678:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1f67c:	add	fp, sp, #28
   1f680:	sub	sp, sp, #44	; 0x2c
   1f684:	str	r0, [sp, #8]
   1f688:	ldr	r0, [fp, #16]
   1f68c:	str	r2, [sp, #12]
   1f690:	str	r1, [sp, #16]
   1f694:	ldr	r8, [r0, #20]
   1f698:	mov	r9, r8
   1f69c:	ldrb	r0, [r9]
   1f6a0:	cmp	r0, #0
   1f6a4:	cmpne	r0, #61	; 0x3d
   1f6a8:	beq	1f6c0 <argp_failure@@Base+0x29c4>
   1f6ac:	add	r9, r9, #1
   1f6b0:	ldrb	r0, [r9]
   1f6b4:	cmp	r0, #0
   1f6b8:	cmpne	r0, #61	; 0x3d
   1f6bc:	bne	1f6ac <argp_failure@@Base+0x29b0>
   1f6c0:	ldr	sl, [r3]
   1f6c4:	mvn	r0, #0
   1f6c8:	str	r0, [sp, #24]
   1f6cc:	cmp	sl, #0
   1f6d0:	beq	1f874 <argp_failure@@Base+0x2b78>
   1f6d4:	sub	r0, r9, r8
   1f6d8:	mov	r4, #0
   1f6dc:	mov	r6, sl
   1f6e0:	mov	r7, r3
   1f6e4:	str	r3, [sp, #28]
   1f6e8:	str	r0, [fp, #-32]	; 0xffffffe0
   1f6ec:	ldr	r2, [fp, #-32]	; 0xffffffe0
   1f6f0:	mov	r0, r6
   1f6f4:	mov	r1, r8
   1f6f8:	bl	11820 <strncmp@plt>
   1f6fc:	cmp	r0, #0
   1f700:	bne	1f718 <argp_failure@@Base+0x2a1c>
   1f704:	mov	r0, r6
   1f708:	bl	116c4 <strlen@plt>
   1f70c:	ldr	r1, [fp, #-32]	; 0xffffffe0
   1f710:	cmp	r1, r0
   1f714:	beq	1f890 <argp_failure@@Base+0x2b94>
   1f718:	ldr	r6, [r7, #16]!
   1f71c:	add	r4, r4, #1
   1f720:	cmp	r6, #0
   1f724:	bne	1f6ec <argp_failure@@Base+0x29f0>
   1f728:	cmp	sl, #0
   1f72c:	beq	1f898 <argp_failure@@Base+0x2b9c>
   1f730:	ldr	r0, [fp, #12]
   1f734:	cmp	r0, #0
   1f738:	beq	1f918 <argp_failure@@Base+0x2c1c>
   1f73c:	ldr	r0, [fp, #20]
   1f740:	cmp	r0, #0
   1f744:	beq	1fc3c <argp_failure@@Base+0x2f40>
   1f748:	mov	r0, #0
   1f74c:	ldr	r6, [sp, #28]
   1f750:	mov	r5, #0
   1f754:	mov	r7, #0
   1f758:	str	r0, [sp, #32]
   1f75c:	mvn	r0, #0
   1f760:	str	r0, [sp, #24]
   1f764:	mov	r0, #0
   1f768:	str	r0, [sp, #4]
   1f76c:	mov	r0, #0
   1f770:	str	r0, [sp, #20]
   1f774:	b	1f788 <argp_failure@@Base+0x2a8c>
   1f778:	ldr	r0, [fp, #16]
   1f77c:	add	r1, r1, #1
   1f780:	mov	r5, r1
   1f784:	ldr	r8, [r0, #20]
   1f788:	ldr	r2, [fp, #-32]	; 0xffffffe0
   1f78c:	mov	r0, sl
   1f790:	mov	r1, r8
   1f794:	bl	11820 <strncmp@plt>
   1f798:	cmp	r0, #0
   1f79c:	beq	1f7b4 <argp_failure@@Base+0x2ab8>
   1f7a0:	mov	r1, r5
   1f7a4:	ldr	sl, [r6, #16]!
   1f7a8:	cmp	sl, #0
   1f7ac:	bne	1f778 <argp_failure@@Base+0x2a7c>
   1f7b0:	b	1fad0 <argp_failure@@Base+0x2dd4>
   1f7b4:	cmp	r7, #0
   1f7b8:	beq	1f834 <argp_failure@@Base+0x2b38>
   1f7bc:	ldr	r0, [sp, #32]
   1f7c0:	mov	r1, r5
   1f7c4:	cmp	r0, #0
   1f7c8:	bne	1f7a4 <argp_failure@@Base+0x2aa8>
   1f7cc:	ldr	r8, [sp, #20]
   1f7d0:	cmp	r8, #0
   1f7d4:	bne	1f810 <argp_failure@@Base+0x2b14>
   1f7d8:	mov	r0, r4
   1f7dc:	bl	1b344 <_obstack_memory_used@@Base+0x10d4>
   1f7e0:	cmp	r0, #0
   1f7e4:	beq	1f850 <argp_failure@@Base+0x2b54>
   1f7e8:	mov	r1, #0
   1f7ec:	mov	r2, r4
   1f7f0:	mov	r8, r0
   1f7f4:	bl	11718 <memset@plt>
   1f7f8:	ldr	r0, [sp, #24]
   1f7fc:	mov	r1, #1
   1f800:	mov	r2, #1
   1f804:	str	r1, [sp, #4]
   1f808:	mov	r1, r5
   1f80c:	strb	r2, [r8, r0]
   1f810:	mov	r0, #1
   1f814:	str	r8, [sp, #20]
   1f818:	strb	r0, [r8, r1]
   1f81c:	mov	r0, #0
   1f820:	str	r0, [sp, #32]
   1f824:	ldr	sl, [r6, #16]!
   1f828:	cmp	sl, #0
   1f82c:	bne	1f778 <argp_failure@@Base+0x2a7c>
   1f830:	b	1fad0 <argp_failure@@Base+0x2dd4>
   1f834:	mov	r7, r6
   1f838:	mov	r1, r5
   1f83c:	str	r5, [sp, #24]
   1f840:	ldr	sl, [r6, #16]!
   1f844:	cmp	sl, #0
   1f848:	bne	1f778 <argp_failure@@Base+0x2a7c>
   1f84c:	b	1fad0 <argp_failure@@Base+0x2dd4>
   1f850:	mov	r0, #1
   1f854:	mov	r1, r5
   1f858:	str	r0, [sp, #32]
   1f85c:	mov	r0, #0
   1f860:	str	r0, [sp, #20]
   1f864:	ldr	sl, [r6, #16]!
   1f868:	cmp	sl, #0
   1f86c:	bne	1f778 <argp_failure@@Base+0x2a7c>
   1f870:	b	1fad0 <argp_failure@@Base+0x2dd4>
   1f874:	mov	r0, #0
   1f878:	mov	r4, #0
   1f87c:	mov	r7, #0
   1f880:	mov	r1, #0
   1f884:	mov	r8, #0
   1f888:	mov	r6, r3
   1f88c:	b	1f8ac <argp_failure@@Base+0x2bb0>
   1f890:	str	r4, [sp, #24]
   1f894:	b	1faf4 <argp_failure@@Base+0x2df8>
   1f898:	ldr	r6, [sp, #28]
   1f89c:	mov	r0, #0
   1f8a0:	mov	r7, #0
   1f8a4:	mov	r1, #0
   1f8a8:	mov	r8, #0
   1f8ac:	str	r0, [sp, #32]
   1f8b0:	cmp	r1, #0
   1f8b4:	ldreq	r0, [sp, #32]
   1f8b8:	cmpeq	r0, #0
   1f8bc:	beq	1faec <argp_failure@@Base+0x2df0>
   1f8c0:	ldr	r0, [fp, #20]
   1f8c4:	cmp	r0, #0
   1f8c8:	bne	1fd1c <argp_failure@@Base+0x3020>
   1f8cc:	cmp	r8, #0
   1f8d0:	beq	1f8dc <argp_failure@@Base+0x2be0>
   1f8d4:	mov	r0, r1
   1f8d8:	bl	19db4 <argp_parse@@Base+0x13b0>
   1f8dc:	ldr	r0, [fp, #16]
   1f8e0:	ldr	r4, [r0, #20]
   1f8e4:	mov	r5, r0
   1f8e8:	mov	r0, r4
   1f8ec:	bl	116c4 <strlen@plt>
   1f8f0:	mov	r1, #0
   1f8f4:	add	r0, r4, r0
   1f8f8:	str	r1, [r5, #8]
   1f8fc:	str	r0, [r5, #20]
   1f900:	ldr	r0, [r5]
   1f904:	add	r0, r0, #1
   1f908:	str	r0, [r5]
   1f90c:	mov	r0, #63	; 0x3f
   1f910:	sub	sp, fp, #28
   1f914:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1f918:	mov	r0, #0
   1f91c:	mov	r6, #0
   1f920:	mov	r7, #0
   1f924:	str	r0, [sp, #36]	; 0x24
   1f928:	mvn	r0, #0
   1f92c:	str	r0, [sp, #24]
   1f930:	mov	r0, #0
   1f934:	str	r0, [sp, #32]
   1f938:	mov	r0, #0
   1f93c:	str	r0, [sp, #4]
   1f940:	mov	r0, #0
   1f944:	str	r0, [sp, #20]
   1f948:	b	1f960 <argp_failure@@Base+0x2c64>
   1f94c:	ldr	r0, [fp, #16]
   1f950:	add	r3, r3, #16
   1f954:	add	r6, r6, #1
   1f958:	str	r3, [sp, #36]	; 0x24
   1f95c:	ldr	r8, [r0, #20]
   1f960:	ldr	r2, [fp, #-32]	; 0xffffffe0
   1f964:	mov	r0, sl
   1f968:	mov	r1, r8
   1f96c:	bl	11820 <strncmp@plt>
   1f970:	cmp	r0, #0
   1f974:	beq	1f994 <argp_failure@@Base+0x2c98>
   1f978:	ldr	r5, [sp, #28]
   1f97c:	ldr	r3, [sp, #36]	; 0x24
   1f980:	add	r0, r5, r6, lsl #4
   1f984:	ldr	sl, [r0, #16]
   1f988:	cmp	sl, #0
   1f98c:	bne	1f94c <argp_failure@@Base+0x2c50>
   1f990:	b	1fad0 <argp_failure@@Base+0x2dd4>
   1f994:	ldr	r5, [sp, #28]
   1f998:	ldr	r3, [sp, #36]	; 0x24
   1f99c:	cmp	r7, #0
   1f9a0:	add	r0, r5, r3
   1f9a4:	beq	1fa3c <argp_failure@@Base+0x2d40>
   1f9a8:	ldr	r1, [r0, #4]
   1f9ac:	ldr	r2, [r7, #4]
   1f9b0:	cmp	r2, r1
   1f9b4:	bne	1f9c8 <argp_failure@@Base+0x2ccc>
   1f9b8:	ldr	r1, [r0, #8]
   1f9bc:	ldr	r2, [r7, #8]
   1f9c0:	cmp	r2, r1
   1f9c4:	beq	1fa58 <argp_failure@@Base+0x2d5c>
   1f9c8:	ldr	r0, [sp, #32]
   1f9cc:	cmp	r0, #0
   1f9d0:	bne	1f980 <argp_failure@@Base+0x2c84>
   1f9d4:	ldr	r0, [fp, #20]
   1f9d8:	cmp	r0, #0
   1f9dc:	beq	1fa78 <argp_failure@@Base+0x2d7c>
   1f9e0:	ldr	r8, [sp, #20]
   1f9e4:	mov	r0, #0
   1f9e8:	str	r0, [sp, #32]
   1f9ec:	cmp	r8, #0
   1f9f0:	bne	1fa8c <argp_failure@@Base+0x2d90>
   1f9f4:	mov	r0, r4
   1f9f8:	bl	1b344 <_obstack_memory_used@@Base+0x10d4>
   1f9fc:	cmp	r0, #0
   1fa00:	beq	1faac <argp_failure@@Base+0x2db0>
   1fa04:	mov	r8, r0
   1fa08:	mov	r0, #0
   1fa0c:	mov	r1, #0
   1fa10:	mov	r2, r4
   1fa14:	str	r0, [sp, #32]
   1fa18:	mov	r0, r8
   1fa1c:	bl	11718 <memset@plt>
   1fa20:	ldr	r3, [sp, #36]	; 0x24
   1fa24:	ldr	r0, [sp, #24]
   1fa28:	mov	r2, #1
   1fa2c:	mov	r1, #1
   1fa30:	str	r1, [sp, #4]
   1fa34:	strb	r2, [r8, r0]
   1fa38:	b	1fa8c <argp_failure@@Base+0x2d90>
   1fa3c:	mov	r7, r0
   1fa40:	str	r6, [sp, #24]
   1fa44:	add	r0, r5, r6, lsl #4
   1fa48:	ldr	sl, [r0, #16]
   1fa4c:	cmp	sl, #0
   1fa50:	bne	1f94c <argp_failure@@Base+0x2c50>
   1fa54:	b	1fad0 <argp_failure@@Base+0x2dd4>
   1fa58:	ldr	r1, [sp, #32]
   1fa5c:	cmp	r1, #0
   1fa60:	bne	1f980 <argp_failure@@Base+0x2c84>
   1fa64:	ldr	r0, [r0, #12]
   1fa68:	ldr	r1, [r7, #12]
   1fa6c:	cmp	r1, r0
   1fa70:	bne	1f9d4 <argp_failure@@Base+0x2cd8>
   1fa74:	b	1f980 <argp_failure@@Base+0x2c84>
   1fa78:	ldr	r8, [sp, #20]
   1fa7c:	mov	r0, #1
   1fa80:	str	r0, [sp, #32]
   1fa84:	cmp	r8, #0
   1fa88:	beq	1fab8 <argp_failure@@Base+0x2dbc>
   1fa8c:	mov	r0, #1
   1fa90:	str	r8, [sp, #20]
   1fa94:	strb	r0, [r8, r6]
   1fa98:	add	r0, r5, r6, lsl #4
   1fa9c:	ldr	sl, [r0, #16]
   1faa0:	cmp	sl, #0
   1faa4:	bne	1f94c <argp_failure@@Base+0x2c50>
   1faa8:	b	1fad0 <argp_failure@@Base+0x2dd4>
   1faac:	ldr	r3, [sp, #36]	; 0x24
   1fab0:	mov	r0, #1
   1fab4:	str	r0, [sp, #32]
   1fab8:	mov	r0, #0
   1fabc:	str	r0, [sp, #20]
   1fac0:	add	r0, r5, r6, lsl #4
   1fac4:	ldr	sl, [r0, #16]
   1fac8:	cmp	sl, #0
   1facc:	bne	1f94c <argp_failure@@Base+0x2c50>
   1fad0:	ldr	r6, [sp, #28]
   1fad4:	ldr	r1, [sp, #20]
   1fad8:	ldr	r8, [sp, #4]
   1fadc:	cmp	r1, #0
   1fae0:	ldreq	r0, [sp, #32]
   1fae4:	cmpeq	r0, #0
   1fae8:	bne	1f8c0 <argp_failure@@Base+0x2bc4>
   1faec:	cmp	r7, #0
   1faf0:	beq	1fb98 <argp_failure@@Base+0x2e9c>
   1faf4:	ldr	r1, [fp, #16]
   1faf8:	mov	r0, #0
   1fafc:	str	r0, [r1, #20]
   1fb00:	mov	r2, r1
   1fb04:	ldr	r1, [r1]
   1fb08:	add	r0, r1, #1
   1fb0c:	str	r0, [r2]
   1fb10:	ldrb	r3, [r9]
   1fb14:	ldr	r2, [r7, #4]
   1fb18:	cmp	r3, #0
   1fb1c:	beq	1fb38 <argp_failure@@Base+0x2e3c>
   1fb20:	cmp	r2, #0
   1fb24:	beq	1fc18 <argp_failure@@Base+0x2f1c>
   1fb28:	ldr	r1, [fp, #16]
   1fb2c:	add	r0, r9, #1
   1fb30:	str	r0, [r1, #12]
   1fb34:	b	1fb64 <argp_failure@@Base+0x2e68>
   1fb38:	cmp	r2, #1
   1fb3c:	bne	1fb64 <argp_failure@@Base+0x2e68>
   1fb40:	ldr	r2, [sp, #8]
   1fb44:	cmp	r0, r2
   1fb48:	bge	1fcec <argp_failure@@Base+0x2ff0>
   1fb4c:	ldr	r2, [fp, #16]
   1fb50:	add	r1, r1, #2
   1fb54:	str	r1, [r2]
   1fb58:	ldr	r1, [sp, #16]
   1fb5c:	ldr	r0, [r1, r0, lsl #2]
   1fb60:	str	r0, [r2, #12]
   1fb64:	ldr	r0, [fp, #8]
   1fb68:	cmp	r0, #0
   1fb6c:	ldrne	r1, [sp, #24]
   1fb70:	strne	r1, [r0]
   1fb74:	ldr	r1, [r7, #8]
   1fb78:	ldr	r0, [r7, #12]
   1fb7c:	cmp	r1, #0
   1fb80:	strne	r0, [r1]
   1fb84:	movne	r0, #0
   1fb88:	subne	sp, fp, #28
   1fb8c:	popne	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1fb90:	sub	sp, fp, #28
   1fb94:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1fb98:	ldr	r0, [fp, #12]
   1fb9c:	cmp	r0, #0
   1fba0:	beq	1fbe4 <argp_failure@@Base+0x2ee8>
   1fba4:	ldr	r0, [fp, #16]
   1fba8:	ldr	r1, [sp, #16]
   1fbac:	ldr	r0, [r0]
   1fbb0:	ldr	r0, [r1, r0, lsl #2]
   1fbb4:	ldrb	r0, [r0, #1]
   1fbb8:	cmp	r0, #45	; 0x2d
   1fbbc:	beq	1fbe4 <argp_failure@@Base+0x2ee8>
   1fbc0:	ldr	r0, [fp, #16]
   1fbc4:	ldr	r0, [r0, #20]
   1fbc8:	ldrb	r1, [r0]
   1fbcc:	ldr	r0, [sp, #12]
   1fbd0:	bl	116d0 <strchr@plt>
   1fbd4:	mov	r1, r0
   1fbd8:	mvn	r0, #0
   1fbdc:	cmp	r1, #0
   1fbe0:	bne	1fd14 <argp_failure@@Base+0x3018>
   1fbe4:	ldr	r0, [fp, #20]
   1fbe8:	cmp	r0, #0
   1fbec:	bne	1fe14 <argp_failure@@Base+0x3118>
   1fbf0:	ldr	r1, [fp, #16]
   1fbf4:	mov	r0, #0
   1fbf8:	str	r0, [r1, #20]
   1fbfc:	str	r0, [r1, #8]
   1fc00:	ldr	r0, [r1]
   1fc04:	add	r0, r0, #1
   1fc08:	str	r0, [r1]
   1fc0c:	mov	r0, #63	; 0x3f
   1fc10:	sub	sp, fp, #28
   1fc14:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1fc18:	ldr	r0, [fp, #20]
   1fc1c:	cmp	r0, #0
   1fc20:	bne	1fe48 <argp_failure@@Base+0x314c>
   1fc24:	ldr	r0, [r7, #12]
   1fc28:	ldr	r1, [fp, #16]
   1fc2c:	str	r0, [r1, #8]
   1fc30:	mov	r0, #63	; 0x3f
   1fc34:	sub	sp, fp, #28
   1fc38:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1fc3c:	ldr	r5, [sp, #28]
   1fc40:	mov	r0, #0
   1fc44:	mov	r6, #0
   1fc48:	mov	r7, #0
   1fc4c:	str	r0, [sp, #32]
   1fc50:	mvn	r0, #0
   1fc54:	str	r0, [sp, #24]
   1fc58:	ldr	r2, [fp, #-32]	; 0xffffffe0
   1fc5c:	mov	r0, sl
   1fc60:	mov	r1, r8
   1fc64:	bl	11820 <strncmp@plt>
   1fc68:	cmp	r0, #0
   1fc6c:	beq	1fc84 <argp_failure@@Base+0x2f88>
   1fc70:	ldr	sl, [r5, #16]!
   1fc74:	add	r6, r6, #1
   1fc78:	cmp	sl, #0
   1fc7c:	bne	1fc58 <argp_failure@@Base+0x2f5c>
   1fc80:	b	1fccc <argp_failure@@Base+0x2fd0>
   1fc84:	cmp	r7, #0
   1fc88:	beq	1fcb0 <argp_failure@@Base+0x2fb4>
   1fc8c:	ldr	r0, [sp, #32]
   1fc90:	cmp	r0, #0
   1fc94:	movweq	r0, #1
   1fc98:	str	r0, [sp, #32]
   1fc9c:	ldr	sl, [r5, #16]!
   1fca0:	add	r6, r6, #1
   1fca4:	cmp	sl, #0
   1fca8:	bne	1fc58 <argp_failure@@Base+0x2f5c>
   1fcac:	b	1fccc <argp_failure@@Base+0x2fd0>
   1fcb0:	mov	r7, r5
   1fcb4:	mov	r0, r6
   1fcb8:	str	r6, [sp, #24]
   1fcbc:	ldr	sl, [r5, #16]!
   1fcc0:	add	r6, r6, #1
   1fcc4:	cmp	sl, #0
   1fcc8:	bne	1fc58 <argp_failure@@Base+0x2f5c>
   1fccc:	ldr	r6, [sp, #28]
   1fcd0:	mov	r1, #0
   1fcd4:	mov	r8, #0
   1fcd8:	cmp	r1, #0
   1fcdc:	ldreq	r0, [sp, #32]
   1fce0:	cmpeq	r0, #0
   1fce4:	bne	1f8c0 <argp_failure@@Base+0x2bc4>
   1fce8:	b	1faec <argp_failure@@Base+0x2df0>
   1fcec:	ldr	r0, [fp, #20]
   1fcf0:	cmp	r0, #0
   1fcf4:	bne	1fe78 <argp_failure@@Base+0x317c>
   1fcf8:	ldr	r0, [r7, #12]
   1fcfc:	ldr	r1, [fp, #16]
   1fd00:	str	r0, [r1, #8]
   1fd04:	ldr	r0, [sp, #12]
   1fd08:	ldrb	r0, [r0]
   1fd0c:	cmp	r0, #58	; 0x3a
   1fd10:	movwne	r0, #63	; 0x3f
   1fd14:	sub	sp, fp, #28
   1fd18:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1fd1c:	movw	sl, #19152	; 0x4ad0
   1fd20:	mov	r9, r1
   1fd24:	ldr	r1, [sp, #32]
   1fd28:	movt	sl, #3
   1fd2c:	ldr	r0, [sl]
   1fd30:	cmp	r1, #0
   1fd34:	beq	1fd6c <argp_failure@@Base+0x3070>
   1fd38:	ldr	r1, [sp, #16]
   1fd3c:	ldr	r3, [fp, #24]
   1fd40:	ldr	r2, [r1]
   1fd44:	ldr	r1, [fp, #16]
   1fd48:	ldr	r1, [r1, #20]
   1fd4c:	str	r1, [sp]
   1fd50:	movw	r1, #14505	; 0x38a9
   1fd54:	movt	r1, #2
   1fd58:	bl	116dc <fprintf@plt>
   1fd5c:	mov	r1, r9
   1fd60:	cmp	r8, #0
   1fd64:	bne	1f8d4 <argp_failure@@Base+0x2bd8>
   1fd68:	b	1f8dc <argp_failure@@Base+0x2be0>
   1fd6c:	bl	117b4 <flockfile@plt>
   1fd70:	ldr	r1, [fp, #16]
   1fd74:	ldr	r0, [sp, #16]
   1fd78:	ldr	r5, [fp, #24]
   1fd7c:	ldr	r1, [r1, #20]
   1fd80:	ldr	r2, [r0]
   1fd84:	ldr	r0, [sl]
   1fd88:	mov	r3, r5
   1fd8c:	str	r1, [sp]
   1fd90:	movw	r1, #14537	; 0x38c9
   1fd94:	movt	r1, #2
   1fd98:	bl	116dc <fprintf@plt>
   1fd9c:	cmp	r4, #0
   1fda0:	beq	1fdf0 <argp_failure@@Base+0x30f4>
   1fda4:	mov	r7, r9
   1fda8:	ldrb	r0, [r7]
   1fdac:	cmp	r0, #0
   1fdb0:	bne	1fdc8 <argp_failure@@Base+0x30cc>
   1fdb4:	add	r6, r6, #16
   1fdb8:	add	r7, r7, #1
   1fdbc:	subs	r4, r4, #1
   1fdc0:	bne	1fda8 <argp_failure@@Base+0x30ac>
   1fdc4:	b	1fdf0 <argp_failure@@Base+0x30f4>
   1fdc8:	ldr	r3, [r6]
   1fdcc:	ldr	r0, [sl]
   1fdd0:	movw	r1, #14584	; 0x38f8
   1fdd4:	mov	r2, r5
   1fdd8:	movt	r1, #2
   1fddc:	bl	116dc <fprintf@plt>
   1fde0:	add	r6, r6, #16
   1fde4:	add	r7, r7, #1
   1fde8:	subs	r4, r4, #1
   1fdec:	bne	1fda8 <argp_failure@@Base+0x30ac>
   1fdf0:	ldr	r1, [sl]
   1fdf4:	mov	r0, #10
   1fdf8:	bl	11790 <fputc@plt>
   1fdfc:	ldr	r0, [sl]
   1fe00:	bl	115ec <funlockfile@plt>
   1fe04:	mov	r1, r9
   1fe08:	cmp	r8, #0
   1fe0c:	bne	1f8d4 <argp_failure@@Base+0x2bd8>
   1fe10:	b	1f8dc <argp_failure@@Base+0x2be0>
   1fe14:	ldr	r1, [fp, #16]
   1fe18:	ldr	r0, [sp, #16]
   1fe1c:	ldr	r3, [fp, #24]
   1fe20:	ldr	r2, [r0]
   1fe24:	movw	r0, #19152	; 0x4ad0
   1fe28:	ldr	r1, [r1, #20]
   1fe2c:	movt	r0, #3
   1fe30:	ldr	r0, [r0]
   1fe34:	str	r1, [sp]
   1fe38:	movw	r1, #14592	; 0x3900
   1fe3c:	movt	r1, #2
   1fe40:	bl	116dc <fprintf@plt>
   1fe44:	b	1fbf0 <argp_failure@@Base+0x2ef4>
   1fe48:	ldr	r0, [sp, #16]
   1fe4c:	ldr	r1, [r7]
   1fe50:	ldr	r3, [fp, #24]
   1fe54:	ldr	r2, [r0]
   1fe58:	movw	r0, #19152	; 0x4ad0
   1fe5c:	str	r1, [sp]
   1fe60:	movw	r1, #14624	; 0x3920
   1fe64:	movt	r0, #3
   1fe68:	movt	r1, #2
   1fe6c:	ldr	r0, [r0]
   1fe70:	bl	116dc <fprintf@plt>
   1fe74:	b	1fc24 <argp_failure@@Base+0x2f28>
   1fe78:	ldr	r0, [sp, #16]
   1fe7c:	ldr	r1, [r7]
   1fe80:	ldr	r3, [fp, #24]
   1fe84:	ldr	r2, [r0]
   1fe88:	movw	r0, #19152	; 0x4ad0
   1fe8c:	str	r1, [sp]
   1fe90:	movw	r1, #14669	; 0x394d
   1fe94:	movt	r0, #3
   1fe98:	movt	r1, #2
   1fe9c:	ldr	r0, [r0]
   1fea0:	bl	116dc <fprintf@plt>
   1fea4:	b	1fcf8 <argp_failure@@Base+0x2ffc>
   1fea8:	push	{r4, r5, r6, r7, fp, lr}
   1feac:	add	fp, sp, #16
   1feb0:	sub	sp, sp, #16
   1feb4:	movw	r6, #19124	; 0x4ab4
   1feb8:	movw	r7, #19280	; 0x4b50
   1febc:	movt	r6, #3
   1fec0:	movt	r7, #3
   1fec4:	ldm	r6, {r4, r5}
   1fec8:	stm	r7, {r4, r5}
   1fecc:	ldr	r5, [fp, #16]
   1fed0:	str	r7, [sp, #8]
   1fed4:	str	r5, [sp, #12]
   1fed8:	ldr	r5, [fp, #12]
   1fedc:	str	r5, [sp, #4]
   1fee0:	ldr	r5, [fp, #8]
   1fee4:	str	r5, [sp]
   1fee8:	bl	1ed14 <argp_failure@@Base+0x2018>
   1feec:	ldr	r1, [r7]
   1fef0:	ldr	r2, [r7, #8]
   1fef4:	ldr	r3, [r7, #12]
   1fef8:	str	r1, [r6]
   1fefc:	movw	r1, #19376	; 0x4bb0
   1ff00:	str	r2, [r6, #8]
   1ff04:	movt	r1, #3
   1ff08:	str	r3, [r1]
   1ff0c:	sub	sp, fp, #16
   1ff10:	pop	{r4, r5, r6, r7, fp, pc}
   1ff14:	push	{r4, r5, r6, sl, fp, lr}
   1ff18:	add	fp, sp, #16
   1ff1c:	sub	sp, sp, #16
   1ff20:	movw	r5, #19124	; 0x4ab4
   1ff24:	movw	r6, #19280	; 0x4b50
   1ff28:	movt	r5, #3
   1ff2c:	movt	r6, #3
   1ff30:	ldm	r5, {r3, r4}
   1ff34:	stm	r6, {r3, r4}
   1ff38:	mov	r4, #0
   1ff3c:	mov	r3, #1
   1ff40:	str	r4, [sp]
   1ff44:	stmib	sp, {r4, r6}
   1ff48:	str	r3, [sp, #12]
   1ff4c:	mov	r3, #0
   1ff50:	bl	1ed14 <argp_failure@@Base+0x2018>
   1ff54:	ldr	r1, [r6]
   1ff58:	ldr	r2, [r6, #8]
   1ff5c:	ldr	r3, [r6, #12]
   1ff60:	str	r1, [r5]
   1ff64:	movw	r1, #19376	; 0x4bb0
   1ff68:	str	r2, [r5, #8]
   1ff6c:	movt	r1, #3
   1ff70:	str	r3, [r1]
   1ff74:	sub	sp, fp, #16
   1ff78:	pop	{r4, r5, r6, sl, fp, pc}
   1ff7c:	cmp	r2, #0
   1ff80:	beq	1ffb0 <argp_failure@@Base+0x32b4>
   1ff84:	mvn	r3, #0
   1ff88:	udiv	r3, r3, r2
   1ff8c:	cmp	r3, r1
   1ff90:	bcs	1ffb0 <argp_failure@@Base+0x32b4>
   1ff94:	push	{fp, lr}
   1ff98:	mov	fp, sp
   1ff9c:	bl	116e8 <__errno_location@plt>
   1ffa0:	mov	r1, #12
   1ffa4:	str	r1, [r0]
   1ffa8:	mov	r0, #0
   1ffac:	pop	{fp, pc}
   1ffb0:	mul	r1, r2, r1
   1ffb4:	b	1b374 <_obstack_memory_used@@Base+0x1104>
   1ffb8:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   1ffbc:	add	fp, sp, #24
   1ffc0:	mov	r5, r0
   1ffc4:	mov	r0, #36	; 0x24
   1ffc8:	mov	r8, r3
   1ffcc:	mov	r6, r2
   1ffd0:	mov	r7, r1
   1ffd4:	bl	1b344 <_obstack_memory_used@@Base+0x10d4>
   1ffd8:	mov	r4, r0
   1ffdc:	cmp	r0, #0
   1ffe0:	beq	2001c <argp_failure@@Base+0x3320>
   1ffe4:	mov	r0, #0
   1ffe8:	stm	r4, {r5, r7}
   1ffec:	str	r6, [r4, #8]
   1fff0:	str	r8, [r4, #12]
   1fff4:	str	r0, [r4, #16]
   1fff8:	str	r0, [r4, #20]
   1fffc:	mov	r0, #200	; 0xc8
   20000:	bl	1b344 <_obstack_memory_used@@Base+0x10d4>
   20004:	cmp	r0, #0
   20008:	str	r0, [r4, #24]
   2000c:	beq	20024 <argp_failure@@Base+0x3328>
   20010:	add	r1, r0, #200	; 0xc8
   20014:	str	r0, [r4, #28]
   20018:	str	r1, [r4, #32]
   2001c:	mov	r0, r4
   20020:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   20024:	mov	r0, r4
   20028:	bl	19db4 <argp_parse@@Base+0x13b0>
   2002c:	mov	r4, #0
   20030:	mov	r0, r4
   20034:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   20038:	push	{r4, sl, fp, lr}
   2003c:	add	fp, sp, #8
   20040:	mov	r4, r0
   20044:	bl	2007c <argp_failure@@Base+0x3380>
   20048:	ldr	r0, [r4, #24]
   2004c:	ldr	r1, [r4, #28]
   20050:	cmp	r1, r0
   20054:	bls	2006c <argp_failure@@Base+0x3370>
   20058:	ldr	r3, [r4]
   2005c:	sub	r2, r1, r0
   20060:	mov	r1, #1
   20064:	bl	115a4 <fwrite_unlocked@plt>
   20068:	ldr	r0, [r4, #24]
   2006c:	bl	19db4 <argp_parse@@Base+0x13b0>
   20070:	mov	r0, r4
   20074:	pop	{r4, sl, fp, lr}
   20078:	b	19db4 <argp_parse@@Base+0x13b0>
   2007c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   20080:	add	fp, sp, #28
   20084:	sub	sp, sp, #12
   20088:	mov	r8, r0
   2008c:	ldr	r0, [r0, #16]
   20090:	ldr	r1, [r8, #24]
   20094:	ldr	ip, [r8, #28]
   20098:	add	sl, r1, r0
   2009c:	cmp	sl, ip
   200a0:	bcs	20610 <argp_failure@@Base+0x3914>
   200a4:	ldr	r6, [r8, #20]
   200a8:	mov	r3, #32
   200ac:	cmp	r6, #0
   200b0:	beq	200bc <argp_failure@@Base+0x33c0>
   200b4:	mov	r9, sl
   200b8:	b	2015c <argp_failure@@Base+0x3460>
   200bc:	ldr	r6, [r8, #4]
   200c0:	cmp	r6, #0
   200c4:	beq	20360 <argp_failure@@Base+0x3664>
   200c8:	ldr	r1, [r8, #32]
   200cc:	add	r0, ip, r6
   200d0:	mov	r5, r6
   200d4:	cmp	r0, r1
   200d8:	bcs	20110 <argp_failure@@Base+0x3414>
   200dc:	add	r9, sl, r6
   200e0:	sub	r2, ip, sl
   200e4:	mov	r1, sl
   200e8:	mov	r0, r9
   200ec:	bl	11550 <memmove@plt>
   200f0:	ldr	r0, [r8, #28]
   200f4:	mov	r1, #32
   200f8:	mov	r2, r6
   200fc:	add	r0, r0, r6
   20100:	str	r0, [r8, #28]
   20104:	mov	r0, sl
   20108:	bl	11718 <memset@plt>
   2010c:	b	20154 <argp_failure@@Base+0x3458>
   20110:	ldr	r0, [r8]
   20114:	ldr	r1, [r0, #20]
   20118:	ldr	r2, [r0, #24]
   2011c:	cmp	r1, r2
   20120:	bcs	2013c <argp_failure@@Base+0x3440>
   20124:	add	r2, r1, #1
   20128:	str	r2, [r0, #20]
   2012c:	strb	r3, [r1]
   20130:	subs	r5, r5, #1
   20134:	bne	20110 <argp_failure@@Base+0x3414>
   20138:	b	20150 <argp_failure@@Base+0x3454>
   2013c:	mov	r1, #32
   20140:	bl	11760 <__overflow@plt>
   20144:	mov	r3, #32
   20148:	subs	r5, r5, #1
   2014c:	bne	20110 <argp_failure@@Base+0x3414>
   20150:	mov	r9, sl
   20154:	str	r6, [r8, #20]
   20158:	ldr	ip, [r8, #28]
   2015c:	sub	r4, ip, r9
   20160:	mov	r0, r9
   20164:	mov	r1, #10
   20168:	str	ip, [sp, #8]
   2016c:	mov	r2, r4
   20170:	bl	1173c <memchr@plt>
   20174:	cmn	r6, #1
   20178:	mov	r7, r0
   2017c:	movle	r6, #0
   20180:	strle	r6, [r8, #20]
   20184:	cmp	r7, #0
   20188:	beq	201c0 <argp_failure@@Base+0x34c4>
   2018c:	ldr	r5, [r8, #8]
   20190:	ldr	ip, [sp, #8]
   20194:	sub	r0, r7, r9
   20198:	mov	r3, #32
   2019c:	add	r0, r0, r6
   201a0:	cmp	r0, r5
   201a4:	bge	201dc <argp_failure@@Base+0x34e0>
   201a8:	mov	r6, #0
   201ac:	add	sl, r7, #1
   201b0:	str	r6, [r8, #20]
   201b4:	cmp	sl, ip
   201b8:	bcc	200ac <argp_failure@@Base+0x33b0>
   201bc:	b	20610 <argp_failure@@Base+0x3914>
   201c0:	ldr	ip, [sp, #8]
   201c4:	ldr	r5, [r8, #8]
   201c8:	add	r0, r6, r4
   201cc:	mov	r3, #32
   201d0:	cmp	r0, r5
   201d4:	mov	r7, ip
   201d8:	bcc	205f0 <argp_failure@@Base+0x38f4>
   201dc:	ldr	r0, [r8, #12]
   201e0:	str	r4, [sp, #4]
   201e4:	cmn	r0, #1
   201e8:	ble	20248 <argp_failure@@Base+0x354c>
   201ec:	sub	sl, r5, r6
   201f0:	mov	r4, r0
   201f4:	mov	r1, #0
   201f8:	add	r6, r9, sl
   201fc:	cmp	sl, #0
   20200:	blt	202a0 <argp_failure@@Base+0x35a4>
   20204:	bl	116a0 <__ctype_b_loc@plt>
   20208:	ldr	r1, [r0]
   2020c:	mov	r0, r6
   20210:	ldrb	r2, [r0]
   20214:	ldrb	r2, [r1, r2, lsl #1]
   20218:	tst	r2, #1
   2021c:	bne	20368 <argp_failure@@Base+0x366c>
   20220:	sub	r0, r0, #1
   20224:	cmp	r0, r9
   20228:	bcs	20210 <argp_failure@@Base+0x3514>
   2022c:	ldr	ip, [sp, #8]
   20230:	mov	r3, #32
   20234:	mov	r1, #0
   20238:	add	r5, r0, #1
   2023c:	cmp	r5, r9
   20240:	bhi	202b0 <argp_failure@@Base+0x35b4>
   20244:	b	20380 <argp_failure@@Base+0x3684>
   20248:	sub	sl, r5, #1
   2024c:	cmp	r7, ip
   20250:	bcs	205f8 <argp_failure@@Base+0x38fc>
   20254:	sub	r0, sl, r6
   20258:	sub	r2, ip, r7
   2025c:	mov	r1, r7
   20260:	add	r0, r9, r0
   20264:	bl	11550 <memmove@plt>
   20268:	ldr	r0, [r8, #20]
   2026c:	ldr	r1, [r8, #28]
   20270:	mov	r6, #0
   20274:	mov	r3, #32
   20278:	str	r6, [r8, #20]
   2027c:	sub	r0, sl, r0
   20280:	add	sl, r9, r5
   20284:	add	r0, r9, r0
   20288:	sub	r0, r7, r0
   2028c:	add	ip, r1, r0
   20290:	str	ip, [r8, #28]
   20294:	cmp	sl, ip
   20298:	bcc	200ac <argp_failure@@Base+0x33b0>
   2029c:	b	20610 <argp_failure@@Base+0x3914>
   202a0:	mov	r0, r6
   202a4:	add	r5, r0, #1
   202a8:	cmp	r5, r9
   202ac:	bls	20380 <argp_failure@@Base+0x3684>
   202b0:	cmp	r1, #0
   202b4:	beq	2048c <argp_failure@@Base+0x3790>
   202b8:	sub	r1, r0, #1
   202bc:	mov	r7, r4
   202c0:	mov	r6, r1
   202c4:	cmp	r1, r9
   202c8:	bcc	202e8 <argp_failure@@Base+0x35ec>
   202cc:	bl	116a0 <__ctype_b_loc@plt>
   202d0:	mov	r1, r6
   202d4:	ldr	r0, [r0]
   202d8:	ldrb	r2, [r1], #-1
   202dc:	ldrb	r0, [r0, r2, lsl #1]
   202e0:	tst	r0, #1
   202e4:	bne	202c0 <argp_failure@@Base+0x35c4>
   202e8:	ldr	ip, [sp, #8]
   202ec:	add	r6, r6, #1
   202f0:	mov	r3, #32
   202f4:	add	r0, ip, #1
   202f8:	cmp	r5, r0
   202fc:	bne	203f4 <argp_failure@@Base+0x36f8>
   20300:	cmp	ip, r5
   20304:	bls	204c4 <argp_failure@@Base+0x37c8>
   20308:	ldr	r0, [r8, #32]
   2030c:	sub	r1, r0, r6
   20310:	cmp	r1, r7
   20314:	bgt	204c4 <argp_failure@@Base+0x37c8>
   20318:	sub	r0, r0, ip
   2031c:	add	r1, r7, #1
   20320:	cmp	r0, r1
   20324:	ble	20420 <argp_failure@@Base+0x3724>
   20328:	sub	r4, ip, r5
   2032c:	add	sl, r6, #1
   20330:	mov	r1, r5
   20334:	add	r0, sl, r7
   20338:	mov	r2, r4
   2033c:	bl	11550 <memmove@plt>
   20340:	ldr	r0, [r8, #12]
   20344:	mov	r1, #10
   20348:	mov	r3, #32
   2034c:	strb	r1, [r6]
   20350:	add	r5, sl, r0
   20354:	add	r0, r5, r4
   20358:	sub	r0, r0, r9
   2035c:	b	20474 <argp_failure@@Base+0x3778>
   20360:	mov	r6, #0
   20364:	b	200b4 <argp_failure@@Base+0x33b8>
   20368:	ldr	ip, [sp, #8]
   2036c:	mov	r1, #1
   20370:	mov	r3, #32
   20374:	add	r5, r0, #1
   20378:	cmp	r5, r9
   2037c:	bhi	202b0 <argp_failure@@Base+0x35b4>
   20380:	cmp	r6, r7
   20384:	bcs	203b8 <argp_failure@@Base+0x36bc>
   20388:	add	r0, r9, sl
   2038c:	add	r1, r0, #1
   20390:	mov	r6, r1
   20394:	cmp	r1, r7
   20398:	bcs	203b8 <argp_failure@@Base+0x36bc>
   2039c:	bl	116a0 <__ctype_b_loc@plt>
   203a0:	mov	r1, r6
   203a4:	ldr	r0, [r0]
   203a8:	ldrb	r2, [r1], #1
   203ac:	ldrb	r0, [r0, r2, lsl #1]
   203b0:	tst	r0, #1
   203b4:	beq	20390 <argp_failure@@Base+0x3694>
   203b8:	cmp	r6, r7
   203bc:	beq	204a4 <argp_failure@@Base+0x37a8>
   203c0:	bl	116a0 <__ctype_b_loc@plt>
   203c4:	ldr	r0, [r0]
   203c8:	mov	r5, r6
   203cc:	ldrb	r1, [r5, #1]!
   203d0:	ldrb	r1, [r0, r1, lsl #1]
   203d4:	tst	r1, #1
   203d8:	bne	203cc <argp_failure@@Base+0x36d0>
   203dc:	ldr	ip, [sp, #8]
   203e0:	mov	r3, #32
   203e4:	mov	r7, r4
   203e8:	add	r0, ip, #1
   203ec:	cmp	r5, r0
   203f0:	beq	20300 <argp_failure@@Base+0x3604>
   203f4:	add	sl, r6, #1
   203f8:	cmp	ip, r5
   203fc:	bls	204c8 <argp_failure@@Base+0x37cc>
   20400:	sub	r0, r5, sl
   20404:	cmp	r0, r7
   20408:	bge	204c8 <argp_failure@@Base+0x37cc>
   2040c:	ldr	r0, [r8, #32]
   20410:	sub	r0, r0, ip
   20414:	add	r1, r7, #1
   20418:	cmp	r0, r1
   2041c:	bgt	20328 <argp_failure@@Base+0x362c>
   20420:	ldr	r0, [r8, #24]
   20424:	cmp	r6, r0
   20428:	bls	20444 <argp_failure@@Base+0x3748>
   2042c:	ldr	r3, [r8]
   20430:	sub	r2, r6, r0
   20434:	mov	r1, #1
   20438:	bl	115a4 <fwrite_unlocked@plt>
   2043c:	ldr	ip, [sp, #8]
   20440:	mov	r3, #32
   20444:	ldr	r0, [r8]
   20448:	ldr	r1, [r0, #20]
   2044c:	ldr	r2, [r0, #24]
   20450:	cmp	r1, r2
   20454:	bcs	205dc <argp_failure@@Base+0x38e0>
   20458:	add	r2, r1, #1
   2045c:	str	r2, [r0, #20]
   20460:	mov	r0, #10
   20464:	strb	r0, [r1]
   20468:	ldr	sl, [r8, #24]
   2046c:	sub	r0, ip, sl
   20470:	mov	r9, sl
   20474:	str	r0, [sp, #4]
   20478:	ldr	r6, [r8, #12]
   2047c:	sub	r0, r5, sl
   20480:	cmp	r0, r6
   20484:	blt	204e0 <argp_failure@@Base+0x37e4>
   20488:	b	20564 <argp_failure@@Base+0x3868>
   2048c:	mov	r6, r5
   20490:	mov	r7, r4
   20494:	add	r0, ip, #1
   20498:	cmp	r5, r0
   2049c:	bne	203f4 <argp_failure@@Base+0x36f8>
   204a0:	b	20300 <argp_failure@@Base+0x3604>
   204a4:	ldr	ip, [sp, #8]
   204a8:	mov	r6, #0
   204ac:	add	sl, r7, #1
   204b0:	mov	r3, #32
   204b4:	str	r6, [r8, #20]
   204b8:	cmp	sl, ip
   204bc:	bcc	200ac <argp_failure@@Base+0x33b0>
   204c0:	b	20610 <argp_failure@@Base+0x3914>
   204c4:	add	sl, r6, #1
   204c8:	mov	r0, #10
   204cc:	strb	r0, [r6]
   204d0:	ldr	r6, [r8, #12]
   204d4:	sub	r0, r5, sl
   204d8:	cmp	r0, r6
   204dc:	bge	20564 <argp_failure@@Base+0x3868>
   204e0:	ldr	r0, [sp, #4]
   204e4:	add	r0, r9, r0
   204e8:	add	r0, r0, #1
   204ec:	cmp	r5, r0
   204f0:	bne	20504 <argp_failure@@Base+0x3808>
   204f4:	ldr	r0, [r8, #32]
   204f8:	sub	r0, r0, r5
   204fc:	cmp	r0, r6
   20500:	bge	20564 <argp_failure@@Base+0x3868>
   20504:	cmp	r6, #1
   20508:	blt	20588 <argp_failure@@Base+0x388c>
   2050c:	mov	r7, #0
   20510:	ldr	r0, [r8]
   20514:	ldr	r1, [r0, #20]
   20518:	ldr	r2, [r0, #24]
   2051c:	cmp	r1, r2
   20520:	bcs	20544 <argp_failure@@Base+0x3848>
   20524:	add	r2, r1, #1
   20528:	str	r2, [r0, #20]
   2052c:	strb	r3, [r1]
   20530:	ldr	r6, [r8, #12]
   20534:	add	r7, r7, #1
   20538:	cmp	r7, r6
   2053c:	blt	20510 <argp_failure@@Base+0x3814>
   20540:	b	20588 <argp_failure@@Base+0x388c>
   20544:	mov	r1, #32
   20548:	bl	11760 <__overflow@plt>
   2054c:	mov	r3, #32
   20550:	ldr	r6, [r8, #12]
   20554:	add	r7, r7, #1
   20558:	cmp	r7, r6
   2055c:	blt	20510 <argp_failure@@Base+0x3814>
   20560:	b	20588 <argp_failure@@Base+0x388c>
   20564:	cmp	r6, #1
   20568:	blt	20588 <argp_failure@@Base+0x388c>
   2056c:	mov	r0, #0
   20570:	strb	r3, [sl, r0]
   20574:	add	r0, r0, #1
   20578:	ldr	r6, [r8, #12]
   2057c:	cmp	r0, r6
   20580:	blt	20570 <argp_failure@@Base+0x3874>
   20584:	add	sl, sl, r0
   20588:	cmp	sl, r5
   2058c:	bcs	205b0 <argp_failure@@Base+0x38b4>
   20590:	ldr	r0, [sp, #4]
   20594:	mov	r1, r5
   20598:	add	r0, r9, r0
   2059c:	sub	r2, r0, r5
   205a0:	mov	r0, sl
   205a4:	bl	11550 <memmove@plt>
   205a8:	ldr	r6, [r8, #12]
   205ac:	mov	r3, #32
   205b0:	ldr	r0, [sp, #4]
   205b4:	cmp	r6, #0
   205b8:	mvneq	r6, #0
   205bc:	str	r6, [r8, #20]
   205c0:	sub	r0, r0, r5
   205c4:	add	r0, r0, r9
   205c8:	add	ip, sl, r0
   205cc:	str	ip, [r8, #28]
   205d0:	cmp	sl, ip
   205d4:	bcc	200ac <argp_failure@@Base+0x33b0>
   205d8:	b	20610 <argp_failure@@Base+0x3914>
   205dc:	mov	r1, #10
   205e0:	bl	11760 <__overflow@plt>
   205e4:	ldr	ip, [sp, #8]
   205e8:	mov	r3, #32
   205ec:	b	20468 <argp_failure@@Base+0x376c>
   205f0:	str	r0, [r8, #20]
   205f4:	b	20610 <argp_failure@@Base+0x3914>
   205f8:	ldr	r0, [sp, #4]
   205fc:	add	r0, r6, r0
   20600:	str	r0, [r8, #20]
   20604:	sub	r0, sl, r0
   20608:	add	ip, ip, r0
   2060c:	str	ip, [r8, #28]
   20610:	ldr	r0, [r8, #24]
   20614:	sub	r0, ip, r0
   20618:	str	r0, [r8, #16]
   2061c:	sub	sp, fp, #28
   20620:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   20624:	push	{r4, r5, r6, sl, fp, lr}
   20628:	add	fp, sp, #16
   2062c:	mov	r4, r0
   20630:	mov	r6, r1
   20634:	ldr	r0, [r0, #28]
   20638:	mov	r5, #1
   2063c:	ldr	r1, [r4, #32]
   20640:	sub	r0, r1, r0
   20644:	cmp	r0, r6
   20648:	bcs	20708 <argp_failure@@Base+0x3a0c>
   2064c:	mov	r0, r4
   20650:	bl	2007c <argp_failure@@Base+0x3380>
   20654:	ldr	r0, [r4, #24]
   20658:	ldr	r1, [r4, #28]
   2065c:	ldr	r3, [r4]
   20660:	mov	r5, #1
   20664:	sub	r2, r1, r0
   20668:	mov	r1, #1
   2066c:	bl	115a4 <fwrite_unlocked@plt>
   20670:	mov	r1, r0
   20674:	ldr	r0, [r4, #24]
   20678:	ldr	r2, [r4, #28]
   2067c:	sub	r3, r2, r0
   20680:	cmp	r1, r3
   20684:	bne	206d4 <argp_failure@@Base+0x39d8>
   20688:	mov	r1, #0
   2068c:	str	r1, [r4, #16]
   20690:	str	r0, [r4, #28]
   20694:	ldr	r1, [r4, #32]
   20698:	sub	r1, r1, r0
   2069c:	cmp	r1, r6
   206a0:	bcs	20708 <argp_failure@@Base+0x3a0c>
   206a4:	adds	r6, r1, r6
   206a8:	bcs	206f8 <argp_failure@@Base+0x39fc>
   206ac:	mov	r1, r6
   206b0:	bl	1b374 <_obstack_memory_used@@Base+0x1104>
   206b4:	cmp	r0, #0
   206b8:	beq	206f8 <argp_failure@@Base+0x39fc>
   206bc:	str	r0, [r4, #24]
   206c0:	add	r1, r0, r6
   206c4:	str	r0, [r4, #28]
   206c8:	mov	r0, r5
   206cc:	str	r1, [r4, #32]
   206d0:	pop	{r4, r5, r6, sl, fp, pc}
   206d4:	sub	r2, r2, r1
   206d8:	str	r2, [r4, #28]
   206dc:	sub	r2, r2, r0
   206e0:	ldr	r3, [r4, #16]
   206e4:	sub	r3, r3, r1
   206e8:	add	r1, r0, r1
   206ec:	str	r3, [r4, #16]
   206f0:	bl	11550 <memmove@plt>
   206f4:	b	20704 <argp_failure@@Base+0x3a08>
   206f8:	bl	116e8 <__errno_location@plt>
   206fc:	mov	r1, #12
   20700:	str	r1, [r0]
   20704:	mov	r5, #0
   20708:	mov	r0, r5
   2070c:	pop	{r4, r5, r6, sl, fp, pc}
   20710:	sub	sp, sp, #8
   20714:	push	{r4, r5, r6, r7, fp, lr}
   20718:	add	fp, sp, #16
   2071c:	sub	sp, sp, #8
   20720:	mov	r5, r1
   20724:	mov	r4, r0
   20728:	mov	r1, #150	; 0x96
   2072c:	add	r6, fp, #8
   20730:	str	r3, [fp, #12]
   20734:	str	r2, [fp, #8]
   20738:	mov	r0, r4
   2073c:	bl	20624 <argp_failure@@Base+0x3928>
   20740:	cmp	r0, #0
   20744:	beq	20790 <argp_failure@@Base+0x3a94>
   20748:	str	r6, [sp, #4]
   2074c:	mov	r2, r5
   20750:	mov	r3, r6
   20754:	ldr	r0, [r4, #28]
   20758:	ldr	r1, [r4, #32]
   2075c:	sub	r7, r1, r0
   20760:	mov	r1, r7
   20764:	bl	117c0 <vsnprintf@plt>
   20768:	add	r1, r0, #1
   2076c:	cmp	r0, r7
   20770:	bcs	20738 <argp_failure@@Base+0x3a3c>
   20774:	ldr	r1, [r4, #28]
   20778:	add	r1, r1, r0
   2077c:	str	r1, [r4, #28]
   20780:	sub	sp, fp, #16
   20784:	pop	{r4, r5, r6, r7, fp, lr}
   20788:	add	sp, sp, #8
   2078c:	bx	lr
   20790:	mvn	r0, #0
   20794:	sub	sp, fp, #16
   20798:	pop	{r4, r5, r6, r7, fp, lr}
   2079c:	add	sp, sp, #8
   207a0:	bx	lr
   207a4:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   207a8:	mov	r7, r0
   207ac:	ldr	r6, [pc, #72]	; 207fc <argp_failure@@Base+0x3b00>
   207b0:	ldr	r5, [pc, #72]	; 20800 <argp_failure@@Base+0x3b04>
   207b4:	add	r6, pc, r6
   207b8:	add	r5, pc, r5
   207bc:	sub	r6, r6, r5
   207c0:	mov	r8, r1
   207c4:	mov	r9, r2
   207c8:	bl	114c4 <calloc@plt-0x20>
   207cc:	asrs	r6, r6, #2
   207d0:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   207d4:	mov	r4, #0
   207d8:	add	r4, r4, #1
   207dc:	ldr	r3, [r5], #4
   207e0:	mov	r2, r9
   207e4:	mov	r1, r8
   207e8:	mov	r0, r7
   207ec:	blx	r3
   207f0:	cmp	r6, r4
   207f4:	bne	207d8 <argp_failure@@Base+0x3adc>
   207f8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   207fc:	andeq	r3, r1, r0, asr r7
   20800:	andeq	r3, r1, r8, asr #14
   20804:	bx	lr

Disassembly of section .fini:

00020808 <.fini>:
   20808:	push	{r3, lr}
   2080c:	pop	{r3, pc}
