/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
 *
 * Copyright (C) 2023 Renesas Electronics Corp.
 */
#ifndef __DT_BINDINGS_CLOCK_R9A09G077_CPG_H__
#define __DT_BINDINGS_CLOCK_R9A09G077_CPG_H__

#include <dt-bindings/clock/renesas-cpg-mssr.h>

/* R9A09G077 CPG Core Clocks */

/* R9A09G077 Module Clocks */
#define R9A09G077_BSC_CLK		0
#define R9A09G077_xSPI0_CLK		1
#define R9A09G077_xSPI1_CLK		2
#define R9A09G077_SCI0_CLK		3
#define R9A09G077_SCI1_CLK		4
#define R9A09G077_SCI2_CLK		5
#define R9A09G077_SCI3_CLK		6
#define R9A09G077_SCI4_CLK		7
#define R9A09G077_SCIE0_CLK		8
#define R9A09G077_SCIE1_CLK		9
#define R9A09G077_SCIE2_CLK		10
#define R9A09G077_SCIE3_CLK		11
#define R9A09G077_SCIE4_CLK		12
#define R9A09G077_SCIE5_CLK		13
#define R9A09G077_SCIE6_CLK		14
#define R9A09G077_SCIE7_CLK		15
#define R9A09G077_SCIE8_CLK		16
#define R9A09G077_SCIE9_CLK		17
#define R9A09G077_SCIE10_CLK		18
#define R9A09G077_SCIE11_CLK		19
#define R9A09G077_IIC0_CLK		20
#define R9A09G077_IIC1_CLK		21
#define R9A09G077_SPI0_CLK		22
#define R9A09G077_SPI1_CLK		23
#define R9A09G077_SPI2_CLK		24
#define R9A09G077_MTU3_CLK		25
#define R9A09G077_GPT0_CLK		26
#define R9A09G077_GPT1_CLK		27
#define R9A09G077_TFU0_CLK		28
#define R9A09G077_ADC12_0_CLK		29
#define R9A09G077_ADC12_1_CLK		30
#define R9A09G077_GPT2_CLK		31
#define R9A09G077_GPT3_CLK		32
#define R9A09G077_GPT4_CLK		33
#define R9A09G077_GPT5_CLK		34
#define R9A09G077_GPT6_CLK		35
#define R9A09G077_GPT7_CLK		36
#define R9A09G077_GPT8_CLK		37
#define R9A09G077_GPT9_CLK		38
#define R9A09G077_TFU1_CLK		39
#define R9A09G077_ADC12_2_CLK		40
#define R9A09G077_DSMIF0_CLK		41
#define R9A09G077_DSMIF1_CLK		42
#define R9A09G077_CMT0_CLK		43
#define R9A09G077_CMT1_CLK		44
#define R9A09G077_CMT2_CLK		45
#define R9A09G077_CMTW0_CLK		46
#define R9A09G077_CMTW1_CLK		47
#define R9A09G077_TSU_CLK		48
#define R9A09G077_DOC_CLK		49
#define R9A09G077_CRC0_CLK		50
#define R9A09G077_CANFD_CLK		51
#define R9A09G077_CKIO_CLK		52
#define R9A09G077_DSMIF2_CLK		53
#define R9A09G077_DSMIF3_CLK		54
#define R9A09G077_DSMIF4_CLK		55
#define R9A09G077_DSMIF5_CLK		56
#define R9A09G077_DSMIF6_CLK		57
#define R9A09G077_DSMIF7_CLK		58
#define R9A09G077_DSMIF8_CLK		59
#define R9A09G077_DSMIF9_CLK		60
#define R9A09G077_GMAC0_CLK		61
#define R9A09G077_ETHSW_CLK		62
#define R9A09G077_ESC_CLK		63
#define R9A09G077_Eth_SS_CLK		64
#define R9A09G077_ENCODE_INTF_CLK		65
#define R9A09G077_USB_CLK		66
#define R9A09G077_GMAC1_CLK		67
#define R9A09G077_GMAC2_CLK		68
#define R9A09G077_SCI5_CLK		69
#define R9A09G077_IIC2_CLK		70
#define R9A09G077_SPI3_CLK		71
#define R9A09G077_GPT10_CLK		72
#define R9A09G077_CRC1_CLK		73
#define R9A09G077_RTC_CLK		74
#define R9A09G077_CLMA6_CLK		75
#define R9A09G077_CLMA0_CLK		76
#define R9A09G077_CLMA1_CLK		77
#define R9A09G077_CLMA2_CLK		78
#define R9A09G077_CLMA3_CLK		79
#define R9A09G077_CLMA4_CLK		80
#define R9A09G077_CLMA5_CLK		81
#define R9A09G077_SHOSTIF_CLK		82
#define R9A09G077_AFMT0_CLK		83
#define R9A09G077_HDSL0_CLK		84
#define R9A09G077_BISS0_CLK		85
#define R9A09G077_ENDAT0_CLK		86
#define R9A09G077_AFMT1_CLK		87
#define R9A09G077_HDSL1_CLK		88
#define R9A09G077_BISS1_CLK		89
#define R9A09G077_ENDAT1_CLK		90
#define R9A09G077_AFMT2_CLK		91
#define R9A09G077_HDSL2_CLK		92
#define R9A09G077_BISS2_CLK		93
#define R9A09G077_ENDAT2_CLK		94
#define R9A09G077_AFMT3_CLK		95
#define R9A09G077_HDSL3_CLK		96
#define R9A09G077_BISS3_CLK		97
#define R9A09G077_ENDAT3_CLK		98
#define R9A09G077_AFMT4_CLK		99
#define R9A09G077_HDSL4_CLK		100
#define R9A09G077_BISS4_CLK		101
#define R9A09G077_ENDAT4_CLK		102
#define R9A09G077_AFMT5_CLK		103
#define R9A09G077_HDSL5_CLK		104
#define R9A09G077_BISS5_CLK		105
#define R9A09G077_ENDAT5_CLK		106
#define R9A09G077_AFMT6_CLK		107
#define R9A09G077_HDSL6_CLK		108
#define R9A09G077_BISS6_CLK		109
#define R9A09G077_ENDAT6_CLK		110
#define R9A09G077_AFMT7_CLK		111
#define R9A09G077_HDSL7_CLK		112
#define R9A09G077_BISS7_CLK		113
#define R9A09G077_ENDAT7_CLK		114
#define R9A09G077_AFMT8_CLK		115
#define R9A09G077_HDSL8_CLK		116
#define R9A09G077_BISS8_CLK		117
#define R9A09G077_ENDAT8_CLK		118
#define R9A09G077_AFMT9_CLK		119
#define R9A09G077_HDSL9_CLK		120
#define R9A09G077_BISS9_CLK		121
#define R9A09G077_ENDAT9_CLK		122
#define R9A09G077_AFMT10_CLK		123
#define R9A09G077_HDSL10_CLK		124
#define R9A09G077_BISS10_CLK		125
#define R9A09G077_ENDAT10_CLK		126
#define R9A09G077_AFMT11_CLK		127
#define R9A09G077_HDSL11_CLK		128
#define R9A09G077_BISS11_CLK		129
#define R9A09G077_ENDAT11_CLK		130
#define R9A09G077_AFMT12_CLK		131
#define R9A09G077_HDSL12_CLK		132
#define R9A09G077_BISS12_CLK		133
#define R9A09G077_ENDAT12_CLK		134
#define R9A09G077_AFMT13_CLK		135
#define R9A09G077_HDSL13_CLK		136
#define R9A09G077_BISS13_CLK		137
#define R9A09G077_ENDAT13_CLK		138
#define R9A09G077_AFMT14_CLK		139
#define R9A09G077_HDSL14_CLK		140
#define R9A09G077_BISS14_CLK		141
#define R9A09G077_ENDAT14_CLK		142
#define R9A09G077_AFMT15_CLK		143
#define R9A09G077_HDSL15_CLK		144
#define R9A09G077_BISS15_CLK		145
#define R9A09G077_ENDAT15_CLK		146
#define R9A09G077_ENCOUT_CLK		147
#define R9A09G077_DDRSS_CLK		148
#define R9A09G077_LCDC_CLK		149
#define R9A09G077_PCIE_CLK		150
#define R9A09G077_SDHI0_CLK		151
#define R9A09G077_SDHI1_CLK		152
#define R9A09G077_CR52_CORE0_CLK		153
#define R9A09G077_CR52_CORE1_CLK		154
#define R9A09G077_CA55_CORE0_CLK		155
#define R9A09G077_CA55_CORE1_CLK		156
#define R9A09G077_CA55_CORE2_CLK		157
#define R9A09G077_CA55_CORE3_CLK		158


/* R9A09G077 Resets */
#define R9A09G077_xSPI0_RST		0
#define R9A09G077_xSPI1_RST		1
#define R9A09G077_GMAC0_PCLKH_RST		2
#define R9A09G077_GMAC0_PCLKM_RST		3
#define R9A09G077_ETHSW_RST		4
#define R9A09G077_ESC_BUS_RST		5
#define R9A09G077_ESC_IP_RST		6
#define R9A09G077_ETH_SUBSYSTEM_RST		7
#define R9A09G077_MII_CONVERT_RST		8
#define R9A09G077_GMAC1_PCLKAH_RST		9
#define R9A09G077_GMAC1_PCLKAM_RST		10
#define R9A09G077_GMAC2_PCLKAH_RST		11
#define R9A09G077_GMAC2_PCLKAM_RST		12
#define R9A09G077_SHOSTIF_MASTER_RST		13
#define R9A09G077_SHOSTIF_SLAVE_RST		14
#define R9A09G077_SHOSTIF_IP_RST		15
#define R9A09G077_DDRSS_RST_N_RST		16
#define R9A09G077_DDRSS_PWROKIN_RST		17
#define R9A09G077_DDRSS_RST_RST		18
#define R9A09G077_DDRSS_AXI0_RST		19
#define R9A09G077_DDRSS_AXI1_RST		20
#define R9A09G077_DDRSS_AXI2_RST		21
#define R9A09G077_DDRSS_AXI3_RST		22
#define R9A09G077_DDRSS_AXI4_RST		23
#define R9A09G077_DDRSS_MC_RST		24
#define R9A09G077_DDRSS_PHY_RST		25

#endif /* __DT_BINDINGS_CLOCK_R9A09G077_CPG_H__ */
