<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: CTU_CAN_FD_RTL.RX_BUFFER_RAM RTL</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_CTU_CAN_FD_RTL.RX_BUFFER_RAM RTL'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_CTU_CAN_FD_RTL.RX_BUFFER_RAM RTL')">CTU_CAN_FD_RTL.RX_BUFFER_RAM RTL</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 90.06</td>
<td class="s10 cl rt"><a href="mod228.html#Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod228.html#Cond" >100.00</a></td>
<td class="s6 cl rt"><a href="mod228.html#Toggle" > 60.26</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod228.html#Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/home/oille/Downloads/ctucanfd_ip_core/src/rx_buffer/rx_buffer_ram.vhd')">/home/oille/Downloads/ctucanfd_ip_core/src/rx_buffer/rx_buffer_ram.vhd</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod228.html#inst_tag_1077"  onclick="showContent('inst_tag_1077')">TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.RX_BUFFER_INST.RX_BUFFER_RAM_INST</a></td>
<td class="s3 cl rt"> 38.83</td>
<td class="s1 cl rt"><a href="mod228.html#inst_tag_1077_Line" > 12.50</a></td>
<td class="s6 cl rt"><a href="mod228.html#inst_tag_1077_Cond" > 65.00</a></td>
<td class="s3 cl rt"><a href="mod228.html#inst_tag_1077_Toggle" > 30.20</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod228.html#inst_tag_1077_Branch" > 47.62</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod228.html#inst_tag_1076"  onclick="showContent('inst_tag_1076')">TB_TOP_CTU_CAN_FD.DUT.RX_BUFFER_INST.RX_BUFFER_RAM_INST</a></td>
<td class="s9 cl rt"> 97.58</td>
<td class="s10 cl rt"><a href="mod228.html#inst_tag_1076_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod228.html#inst_tag_1076_Cond" >100.00</a></td>
<td class="s9 cl rt"><a href="mod228.html#inst_tag_1076_Toggle" > 90.31</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod228.html#inst_tag_1076_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_1077'>
<hr>
<a name="inst_tag_1077"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy3.html#tag_urg_inst_1077" >TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.RX_BUFFER_INST.RX_BUFFER_RAM_INST</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 38.83</td>
<td class="s1 cl rt"><a href="mod228.html#inst_tag_1077_Line" > 12.50</a></td>
<td class="s6 cl rt"><a href="mod228.html#inst_tag_1077_Cond" > 65.00</a></td>
<td class="s3 cl rt"><a href="mod228.html#inst_tag_1077_Toggle" > 30.20</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod228.html#inst_tag_1077_Branch" > 47.62</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 62.00</td>
<td class="s3 cl rt"> 36.84</td>
<td class="s5 cl rt"> 58.06</td>
<td class="s9 cl rt"> 95.31</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 53.12</td>
<td class="s6 cl rt"> 66.67</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s8 cl rt"> 82.11</td>
<td class="s9 cl rt"> 92.50</td>
<td class="s8 cl rt"> 81.33</td>
<td class="s6 cl rt"> 63.07</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 91.55</td>
<td class="wht cl rt"></td>
<td><a href="mod94.html#inst_tag_381" >RX_BUFFER_INST</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod386.html#inst_tag_2603" id="tag_urg_inst_2603">INLINED_PSL</a></td>
<td class="s6 cl rt"> 61.67</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.67</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod74.html#inst_tag_342" id="tag_urg_inst_342">RX_BUF_RAM_INST</a></td>
<td class="s6 cl rt"> 65.83</td>
<td class="s5 cl rt"> 54.55</td>
<td class="s4 cl rt"> 45.45</td>
<td class="s9 cl rt"> 99.70</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 63.64</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1076'>
<hr>
<a name="inst_tag_1076"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy2.html#tag_urg_inst_1076" >TB_TOP_CTU_CAN_FD.DUT.RX_BUFFER_INST.RX_BUFFER_RAM_INST</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 97.58</td>
<td class="s10 cl rt"><a href="mod228.html#inst_tag_1076_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod228.html#inst_tag_1076_Cond" >100.00</a></td>
<td class="s9 cl rt"><a href="mod228.html#inst_tag_1076_Toggle" > 90.31</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod228.html#inst_tag_1076_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 98.52</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 96.00</td>
<td class="s9 cl rt"> 98.07</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 97.66</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 97.83</td>
<td class="s9 cl rt"> 94.23</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 98.59</td>
<td class="wht cl rt"></td>
<td><a href="mod94.html#inst_tag_380" >RX_BUFFER_INST<img src="ex.gif" class="icon"></a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod210.html#inst_tag_1043" id="tag_urg_inst_1043">PARITY_TRUE_GEN</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod74.html#inst_tag_333" id="tag_urg_inst_333">RX_BUF_RAM_INST<img src="ex.gif" class="icon"></a></td>
<td class="s9 cl rt"> 94.82</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s9 cl rt"> 99.27</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_CTU_CAN_FD_RTL.RX_BUFFER_RAM RTL'>
<a name="Line"></a>
Line Coverage for Module : <a name="706222599"></a>
<a href="mod228.html" >CTU_CAN_FD_RTL.RX_BUFFER_RAM RTL</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>8</td><td>8</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">VHDL_PROCESS</td><td>228</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">VHDL_PROCESS</td><td>257</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">VHDL_PROCESS</td><td>288</td><td>1</td><td>1</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
227                             begin
228        1/1                      if (res_n = '0') then
229        1/1                          parity_word &lt;= (others =&gt; '0');
230                                 elsif (rising_edge(clk_sys)) then
231        1/1                          if (rxb_port_a_write = '1') then
232        1/1                              parity_word(to_integer(unsigned(rxb_port_a_address))) &lt;= parity_write;
233                                     end if;
234                                 end if;
235                             end process;
236                     
237                             -------------------------------------------------------------------------------------------
238                             -- Parity decoding
239                             -------------------------------------------------------------------------------------------
240                             parity_calculator_read_inst : entity ctu_can_fd_rtl.parity_calculator
241                             generic map (
242                                 G_WIDTH             =&gt; 32,
243                                 G_PARITY_TYPE       =&gt; C_PARITY_TYPE
244                             )
245                             port map(
246                                 data_in             =&gt; rxb_port_b_data_out_i,
247                                 parity              =&gt; parity_read_real
248                             );
249                     
250                             -------------------------------------------------------------------------------------------
251                             -- Parity check
252                             --
253                             -- When reading from RX Buffer RAM, read data are obtained one clock cycle later!
254                             -------------------------------------------------------------------------------------------
255                             parity_check_proc : process(clk_sys, res_n)
256                             begin
257        1/1                      if (res_n = '0') then
258        1/1                          parity_read_exp &lt;= '0';
259                                 elsif (rising_edge(clk_sys)) then
260        1/1                          parity_read_exp &lt;= parity_word(to_integer(unsigned(rxb_port_b_address)));
261                                 end if;
262                             end process;
263                     
264                             parity_mismatch &lt;= '1' when (parity_read_real /= parity_read_exp)
265                                                    else
266                                                '0';
267                     
268                         end generate parity_true_gen;
269                     
270                         parity_false_gen : if (not G_SUP_PARITY) generate
271                             parity_mismatch &lt;= '0';
272                             parity_read_real &lt;= '0';
273                             parity_read_exp &lt;= '0';
274                             parity_word &lt;= (others =&gt; '0');
275                             parity_write &lt;= '0';
276                         end generate;
277                     
278                     
279                         -----------------------------------------------------------------------------------------------
280                         -----------------------------------------------------------------------------------------------
281                         -- Memory testability
282                         --
283                         -- When memory test is enabled, control by Test registers.
284                         -----------------------------------------------------------------------------------------------
285                         -----------------------------------------------------------------------------------------------
286                         process (mr_tst_dest_tst_addr)
287                         begin
288        1/1                  mr_tst_dest_tst_addr_pad &lt;=
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a name="706222599"></a>
<a href="mod228.html" >CTU_CAN_FD_RTL.RX_BUFFER_RAM RTL</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>20</td><td>20</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>20</td><td>20</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       264
 EXPRESSION (PARITY_READ_REAL /= PARITY_READ_EXP)
            ------------------1------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       292
 EXPRESSION ((MR_TST_CONTROL_TMAENA = '1') AND (MR_TST_DEST_TST_MTGT = TMTGT_RXBUF))
            ------------------------------------1-----------------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       292
 SUB-EXPRESSION ((MR_TST_CONTROL_TMAENA = '1') AND (MR_TST_DEST_TST_MTGT = TMTGT_RXBUF))
                 --------------1--------------     ------------------2-----------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       297
 EXPRESSION (TST_ENA = '0')
            -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       301
 EXPRESSION (TST_ENA = '0')
            -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       305
 EXPRESSION (TST_ENA = '0')
            -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       310
 EXPRESSION (TST_ENA = '0')
            -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       314
 EXPRESSION (TST_ENA = '1')
            -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       336
 EXPRESSION ((TST_ENA = '0') AND (MR_TST_CONTROL_TWRSTB = '1'))
             -------1-------     --------------2--------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="1456745354"></a>
<a href="mod228.html" >CTU_CAN_FD_RTL.RX_BUFFER_RAM RTL ( generic G_RX_BUFF_SIZE = 64, G_SUP_PARITY = TRUE, G_RESET_RX_BUF_RAM = FALSE ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 97.58</td>
<td class="s9 cl rt"> 90.31</td>
</tr></table>
<span class=inst><a href="mod228.html#inst_tag_1076_Toggle" >TB_TOP_CTU_CAN_FD.DUT.RX_BUFFER_INST.RX_BUFFER_RAM_INST</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Totals</td>
<td class="rt">25</td>
<td class="rt">20</td>
<td class="rt">80.00 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">702</td>
<td class="rt">634</td>
<td class="rt">90.31 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">351</td>
<td class="rt">317</td>
<td class="rt">90.31 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">351</td>
<td class="rt">317</td>
<td class="rt">90.31 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s8">
<td>Ports</td>
<td class="rt">14</td>
<td class="rt">12</td>
<td class="rt">85.71 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">356</td>
<td class="rt">332</td>
<td class="rt">93.26 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">178</td>
<td class="rt">166</td>
<td class="rt">93.26 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">178</td>
<td class="rt">166</td>
<td class="rt">93.26 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Signals</td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s8">
<td>Signal Bits</td>
<td class="rt">346</td>
<td class="rt">302</td>
<td class="rt">87.28 </td>
</tr><tr class="s8">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">173</td>
<td class="rt">151</td>
<td class="rt">87.28 </td>
</tr><tr class="s8">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">173</td>
<td class="rt">151</td>
<td class="rt">87.28 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>RES_N</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CLK_SYS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_TST_CONTROL_TMAENA</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_TST_CONTROL_TWRSTB</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_TST_DEST_TST_ADDR[15:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_TST_DEST_TST_MTGT[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_TST_WDATA_TST_WDATA[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_TST_RDATA_TST_RDATA[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RXB_PORT_A_ADDRESS[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RXB_PORT_A_ADDRESS[11:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RXB_PORT_A_DATA_IN[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RXB_PORT_A_WRITE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RXB_PORT_B_ADDRESS[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RXB_PORT_B_ADDRESS[11:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RXB_PORT_B_DATA_OUT[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>PARITY_MISMATCH</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>RXB_PORT_A_ADDRESS_I[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RXB_PORT_A_ADDRESS_I[11:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RXB_PORT_A_WRITE_I</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RXB_PORT_A_DATA_IN_I[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RXB_PORT_B_ADDRESS_I[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RXB_PORT_B_ADDRESS_I[11:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RXB_PORT_B_DATA_OUT_I[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_TST_DEST_TST_ADDR_PAD[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_TST_DEST_TST_ADDR_PAD[15:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TST_ENA</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PARITY_WORD[63:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PARITY_WRITE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PARITY_READ_REAL</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PARITY_READ_EXP</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="1742036478"></a>
<a href="mod228.html" >CTU_CAN_FD_RTL.RX_BUFFER_RAM RTL ( generic G_RX_BUFF_SIZE = 256, G_SUP_PARITY = FALSE, G_RESET_RX_BUF_RAM = FALSE ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 38.83</td>
<td class="s3 cl rt"> 30.20</td>
</tr></table>
<span class=inst><a href="mod228.html#inst_tag_1077_Toggle" >TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.RX_BUFFER_INST.RX_BUFFER_RAM_INST</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">25</td>
<td class="rt">8</td>
<td class="rt">32.00 </td>
</tr><tr class="s3">
<td>Total Bits</td>
<td class="rt">1086</td>
<td class="rt">328</td>
<td class="rt">30.20 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 0->1</td>
<td class="rt">543</td>
<td class="rt">164</td>
<td class="rt">30.20 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 1->0</td>
<td class="rt">543</td>
<td class="rt">164</td>
<td class="rt">30.20 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">14</td>
<td class="rt">5</td>
<td class="rt">35.71 </td>
</tr><tr class="s4">
<td>Port Bits</td>
<td class="rt">356</td>
<td class="rt">166</td>
<td class="rt">46.63 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 0->1</td>
<td class="rt">178</td>
<td class="rt">83</td>
<td class="rt">46.63 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 1->0</td>
<td class="rt">178</td>
<td class="rt">83</td>
<td class="rt">46.63 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Signals</td>
<td class="rt">11</td>
<td class="rt">3</td>
<td class="rt">27.27 </td>
</tr><tr class="s2">
<td>Signal Bits</td>
<td class="rt">730</td>
<td class="rt">162</td>
<td class="rt">22.19 </td>
</tr><tr class="s2">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">365</td>
<td class="rt">81</td>
<td class="rt">22.19 </td>
</tr><tr class="s2">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">365</td>
<td class="rt">81</td>
<td class="rt">22.19 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>RES_N</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CLK_SYS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_TST_CONTROL_TMAENA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>MR_TST_CONTROL_TWRSTB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>MR_TST_DEST_TST_ADDR[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>MR_TST_DEST_TST_MTGT[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>MR_TST_WDATA_TST_WDATA[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>MR_TST_RDATA_TST_RDATA[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RXB_PORT_A_ADDRESS[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RXB_PORT_A_ADDRESS[11:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RXB_PORT_A_DATA_IN[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RXB_PORT_A_WRITE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RXB_PORT_B_ADDRESS[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RXB_PORT_B_ADDRESS[11:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RXB_PORT_B_DATA_OUT[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>PARITY_MISMATCH</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>RXB_PORT_A_ADDRESS_I[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RXB_PORT_A_ADDRESS_I[11:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RXB_PORT_A_WRITE_I</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RXB_PORT_A_DATA_IN_I[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RXB_PORT_B_ADDRESS_I[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RXB_PORT_B_ADDRESS_I[11:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RXB_PORT_B_DATA_OUT_I[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_TST_DEST_TST_ADDR_PAD[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TST_ENA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PARITY_WORD[255:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PARITY_WRITE</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PARITY_READ_REAL</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PARITY_READ_EXP</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a name="706222599"></a>
<a href="mod228.html" >CTU_CAN_FD_RTL.RX_BUFFER_RAM RTL</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">21</td>
<td class="rt">21</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">228</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">257</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">264</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">292</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">297</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">301</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">305</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">310</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">314</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
228                    if (res_n = '0') then
                       <font color = "green">-1-</font>  
229                        parity_word <= (others => '0');
           <font color = "green">                ==></font>
230                    elsif (rising_edge(clk_sys)) then
                          <font color = "green">-2-</font>  
231                        if (rxb_port_a_write = '1') then
                           <font color = "green">-3-</font>  
232                            parity_word(to_integer(unsigned(rxb_port_a_address))) <= parity_write;
           <font color = "green">                    ==></font>
233                        end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
234                    end if;
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
257                    if (res_n = '0') then
                       <font color = "green">-1-</font>  
258                        parity_read_exp <= '0';
           <font color = "green">                ==></font>
259                    elsif (rising_edge(clk_sys)) then
                          <font color = "green">-2-</font>  
260                        parity_read_exp <= parity_word(to_integer(unsigned(rxb_port_b_address)));
           <font color = "green">                ==></font>
261                    end if;
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
264                parity_mismatch <= '1' when (parity_read_real /= parity_read_exp)
                                          <font color = "green">-1-</font>  
                                          <font color = "green">==></font>  
                                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
292            tst_ena <= '1' when (mr_tst_control_tmaena = '1') and (mr_tst_dest_tst_mtgt = TMTGT_RXBUF)
                              <font color = "green">-1-</font>  
                              <font color = "green">==></font>  
                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
297            rxb_port_a_address_i <= rxb_port_a_address when (tst_ena = '0')
                                                          <font color = "green">-1-</font>  
                                                          <font color = "green">==></font>  
                                                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
301            rxb_port_a_write_i <= rxb_port_a_write when (tst_ena = '0')
                                                      <font color = "green">-1-</font>  
                                                      <font color = "green">==></font>  
                                                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
305            rxb_port_a_data_in_i <= rxb_port_a_data_in when (tst_ena = '0')
                                                          <font color = "green">-1-</font>  
                                                          <font color = "green">==></font>  
                                                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
310            rxb_port_b_address_i <= rxb_port_b_address when (tst_ena = '0')
                                                          <font color = "green">-1-</font>  
                                                          <font color = "green">==></font>  
                                                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
314            mr_tst_rdata_tst_rdata <= rxb_port_b_data_out_i when (tst_ena = '1')
                                                               <font color = "green">-1-</font>  
                                                               <font color = "green">==></font>  
                                                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1077'>
<a name="inst_tag_1077_Line"></a>
<b>Line Coverage for Instance : <a href="mod228.html#inst_tag_1077" >TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.RX_BUFFER_INST.RX_BUFFER_RAM_INST</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">TOTAL</td><td></td><td>8</td><td>1</td><td>12.50</td></tr>
<tr class="s0"><td class="lf">VHDL_PROCESS</td><td>228</td><td>4</td><td>0</td><td>0.00</td></tr>
<tr class="s0"><td class="lf">VHDL_PROCESS</td><td>257</td><td>3</td><td>0</td><td>0.00</td></tr>
<tr class="s10"><td class="lf">VHDL_PROCESS</td><td>288</td><td>1</td><td>1</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
227                             begin
228        <font color = "red">0/1     ==>              if (res_n = '0') then</font>
229        <font color = "red">0/1     ==>                  parity_word &lt;= (others =&gt; '0');</font>
230                                 elsif (rising_edge(clk_sys)) then
231        <font color = "red">0/1     ==>                  if (rxb_port_a_write = '1') then</font>
232        <font color = "red">0/1     ==>                      parity_word(to_integer(unsigned(rxb_port_a_address))) &lt;= parity_write;</font>
233                                     end if;
234                                 end if;
235                             end process;
236                     
237                             -------------------------------------------------------------------------------------------
238                             -- Parity decoding
239                             -------------------------------------------------------------------------------------------
240                             parity_calculator_read_inst : entity ctu_can_fd_rtl.parity_calculator
241                             generic map (
242                                 G_WIDTH             =&gt; 32,
243                                 G_PARITY_TYPE       =&gt; C_PARITY_TYPE
244                             )
245                             port map(
246                                 data_in             =&gt; rxb_port_b_data_out_i,
247                                 parity              =&gt; parity_read_real
248                             );
249                     
250                             -------------------------------------------------------------------------------------------
251                             -- Parity check
252                             --
253                             -- When reading from RX Buffer RAM, read data are obtained one clock cycle later!
254                             -------------------------------------------------------------------------------------------
255                             parity_check_proc : process(clk_sys, res_n)
256                             begin
257        <font color = "red">0/1     ==>              if (res_n = '0') then</font>
258        <font color = "red">0/1     ==>                  parity_read_exp &lt;= '0';</font>
259                                 elsif (rising_edge(clk_sys)) then
260        <font color = "red">0/1     ==>                  parity_read_exp &lt;= parity_word(to_integer(unsigned(rxb_port_b_address)));</font>
261                                 end if;
262                             end process;
263                     
264                             parity_mismatch &lt;= '1' when (parity_read_real /= parity_read_exp)
265                                                    else
266                                                '0';
267                     
268                         end generate parity_true_gen;
269                     
270                         parity_false_gen : if (not G_SUP_PARITY) generate
271                             parity_mismatch &lt;= '0';
272                             parity_read_real &lt;= '0';
273                             parity_read_exp &lt;= '0';
274                             parity_word &lt;= (others =&gt; '0');
275                             parity_write &lt;= '0';
276                         end generate;
277                     
278                     
279                         -----------------------------------------------------------------------------------------------
280                         -----------------------------------------------------------------------------------------------
281                         -- Memory testability
282                         --
283                         -- When memory test is enabled, control by Test registers.
284                         -----------------------------------------------------------------------------------------------
285                         -----------------------------------------------------------------------------------------------
286                         process (mr_tst_dest_tst_addr)
287                         begin
288        1/1                  mr_tst_dest_tst_addr_pad &lt;=
</pre>
<hr>
<a name="inst_tag_1077_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod228.html#inst_tag_1077" >TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.RX_BUFFER_INST.RX_BUFFER_RAM_INST</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">Conditions</td><td>20</td><td>13</td><td>65.00</td></tr>
<tr class="s6"><td class="lf">Logical</td><td>20</td><td>13</td><td>65.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       264
 EXPRESSION (PARITY_READ_REAL /= PARITY_READ_EXP)
            ------------------1------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       292
 EXPRESSION ((MR_TST_CONTROL_TMAENA = '1') AND (MR_TST_DEST_TST_MTGT = TMTGT_RXBUF))
            ------------------------------------1-----------------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       292
 SUB-EXPRESSION ((MR_TST_CONTROL_TMAENA = '1') AND (MR_TST_DEST_TST_MTGT = TMTGT_RXBUF))
                 --------------1--------------     ------------------2-----------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       297
 EXPRESSION (TST_ENA = '0')
            -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       301
 EXPRESSION (TST_ENA = '0')
            -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       305
 EXPRESSION (TST_ENA = '0')
            -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       310
 EXPRESSION (TST_ENA = '0')
            -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       314
 EXPRESSION (TST_ENA = '1')
            -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       336
 EXPRESSION ((TST_ENA = '0') AND (MR_TST_CONTROL_TWRSTB = '1'))
             -------1-------     --------------2--------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_1077_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod228.html#inst_tag_1077" >TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.RX_BUFFER_INST.RX_BUFFER_RAM_INST</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">25</td>
<td class="rt">8</td>
<td class="rt">32.00 </td>
</tr><tr class="s3">
<td>Total Bits</td>
<td class="rt">1086</td>
<td class="rt">328</td>
<td class="rt">30.20 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 0->1</td>
<td class="rt">543</td>
<td class="rt">164</td>
<td class="rt">30.20 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 1->0</td>
<td class="rt">543</td>
<td class="rt">164</td>
<td class="rt">30.20 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">14</td>
<td class="rt">5</td>
<td class="rt">35.71 </td>
</tr><tr class="s4">
<td>Port Bits</td>
<td class="rt">356</td>
<td class="rt">166</td>
<td class="rt">46.63 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 0->1</td>
<td class="rt">178</td>
<td class="rt">83</td>
<td class="rt">46.63 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 1->0</td>
<td class="rt">178</td>
<td class="rt">83</td>
<td class="rt">46.63 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Signals</td>
<td class="rt">11</td>
<td class="rt">3</td>
<td class="rt">27.27 </td>
</tr><tr class="s2">
<td>Signal Bits</td>
<td class="rt">730</td>
<td class="rt">162</td>
<td class="rt">22.19 </td>
</tr><tr class="s2">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">365</td>
<td class="rt">81</td>
<td class="rt">22.19 </td>
</tr><tr class="s2">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">365</td>
<td class="rt">81</td>
<td class="rt">22.19 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>RES_N</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CLK_SYS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_TST_CONTROL_TMAENA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>MR_TST_CONTROL_TWRSTB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>MR_TST_DEST_TST_ADDR[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>MR_TST_DEST_TST_MTGT[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>MR_TST_WDATA_TST_WDATA[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>MR_TST_RDATA_TST_RDATA[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RXB_PORT_A_ADDRESS[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RXB_PORT_A_ADDRESS[11:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RXB_PORT_A_DATA_IN[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RXB_PORT_A_WRITE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RXB_PORT_B_ADDRESS[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RXB_PORT_B_ADDRESS[11:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RXB_PORT_B_DATA_OUT[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>PARITY_MISMATCH</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>RXB_PORT_A_ADDRESS_I[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RXB_PORT_A_ADDRESS_I[11:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RXB_PORT_A_WRITE_I</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RXB_PORT_A_DATA_IN_I[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RXB_PORT_B_ADDRESS_I[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RXB_PORT_B_ADDRESS_I[11:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RXB_PORT_B_DATA_OUT_I[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_TST_DEST_TST_ADDR_PAD[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TST_ENA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PARITY_WORD[255:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PARITY_WRITE</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PARITY_READ_REAL</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PARITY_READ_EXP</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_1077_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod228.html#inst_tag_1077" >TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.RX_BUFFER_INST.RX_BUFFER_RAM_INST</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">21</td>
<td class="rt">10</td>
<td class="rt">47.62 </td>
</tr><tr class="s0">
<td>IF</td>
<td class="rt">228</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>IF</td>
<td class="rt">257</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>TERNARY</td>
<td class="rt">264</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">292</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">297</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">301</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">305</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">310</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">314</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
228                    if (res_n = '0') then
                       <font color = "red">-1-</font>  
229                        parity_word <= (others => '0');
           <font color = "red">                ==></font>
230                    elsif (rising_edge(clk_sys)) then
                          <font color = "red">-2-</font>  
231                        if (rxb_port_a_write = '1') then
                           <font color = "red">-3-</font>  
232                            parity_word(to_integer(unsigned(rxb_port_a_address))) <= parity_write;
           <font color = "red">                    ==></font>
233                        end if;
                           MISSING_ELSE
           <font color = "red">                ==></font>
234                    end if;
                       MISSING_ELSE
           <font color = "red">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
257                    if (res_n = '0') then
                       <font color = "red">-1-</font>  
258                        parity_read_exp <= '0';
           <font color = "red">                ==></font>
259                    elsif (rising_edge(clk_sys)) then
                          <font color = "red">-2-</font>  
260                        parity_read_exp <= parity_word(to_integer(unsigned(rxb_port_b_address)));
           <font color = "red">                ==></font>
261                    end if;
                       MISSING_ELSE
           <font color = "red">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
264                parity_mismatch <= '1' when (parity_read_real /= parity_read_exp)
                                          <font color = "red">-1-</font>  
                                          <font color = "red">==></font>  
                                          <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
292            tst_ena <= '1' when (mr_tst_control_tmaena = '1') and (mr_tst_dest_tst_mtgt = TMTGT_RXBUF)
                              <font color = "red">-1-</font>  
                              <font color = "red">==></font>  
                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
297            rxb_port_a_address_i <= rxb_port_a_address when (tst_ena = '0')
                                                          <font color = "green">-1-</font>  
                                                          <font color = "green">==></font>  
                                                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
301            rxb_port_a_write_i <= rxb_port_a_write when (tst_ena = '0')
                                                      <font color = "green">-1-</font>  
                                                      <font color = "green">==></font>  
                                                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
305            rxb_port_a_data_in_i <= rxb_port_a_data_in when (tst_ena = '0')
                                                          <font color = "green">-1-</font>  
                                                          <font color = "green">==></font>  
                                                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
310            rxb_port_b_address_i <= rxb_port_b_address when (tst_ena = '0')
                                                          <font color = "green">-1-</font>  
                                                          <font color = "green">==></font>  
                                                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
314            mr_tst_rdata_tst_rdata <= rxb_port_b_data_out_i when (tst_ena = '1')
                                                               <font color = "red">-1-</font>  
                                                               <font color = "red">==></font>  
                                                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1076'>
<a name="inst_tag_1076_Line"></a>
<b>Line Coverage for Instance : <a href="mod228.html#inst_tag_1076" >TB_TOP_CTU_CAN_FD.DUT.RX_BUFFER_INST.RX_BUFFER_RAM_INST</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>8</td><td>8</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">VHDL_PROCESS</td><td>228</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">VHDL_PROCESS</td><td>257</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">VHDL_PROCESS</td><td>288</td><td>1</td><td>1</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
227                             begin
228        1/1                      if (res_n = '0') then
229        1/1                          parity_word &lt;= (others =&gt; '0');
230                                 elsif (rising_edge(clk_sys)) then
231        1/1                          if (rxb_port_a_write = '1') then
232        1/1                              parity_word(to_integer(unsigned(rxb_port_a_address))) &lt;= parity_write;
233                                     end if;
234                                 end if;
235                             end process;
236                     
237                             -------------------------------------------------------------------------------------------
238                             -- Parity decoding
239                             -------------------------------------------------------------------------------------------
240                             parity_calculator_read_inst : entity ctu_can_fd_rtl.parity_calculator
241                             generic map (
242                                 G_WIDTH             =&gt; 32,
243                                 G_PARITY_TYPE       =&gt; C_PARITY_TYPE
244                             )
245                             port map(
246                                 data_in             =&gt; rxb_port_b_data_out_i,
247                                 parity              =&gt; parity_read_real
248                             );
249                     
250                             -------------------------------------------------------------------------------------------
251                             -- Parity check
252                             --
253                             -- When reading from RX Buffer RAM, read data are obtained one clock cycle later!
254                             -------------------------------------------------------------------------------------------
255                             parity_check_proc : process(clk_sys, res_n)
256                             begin
257        1/1                      if (res_n = '0') then
258        1/1                          parity_read_exp &lt;= '0';
259                                 elsif (rising_edge(clk_sys)) then
260        1/1                          parity_read_exp &lt;= parity_word(to_integer(unsigned(rxb_port_b_address)));
261                                 end if;
262                             end process;
263                     
264                             parity_mismatch &lt;= '1' when (parity_read_real /= parity_read_exp)
265                                                    else
266                                                '0';
267                     
268                         end generate parity_true_gen;
269                     
270                         parity_false_gen : if (not G_SUP_PARITY) generate
271                             parity_mismatch &lt;= '0';
272                             parity_read_real &lt;= '0';
273                             parity_read_exp &lt;= '0';
274                             parity_word &lt;= (others =&gt; '0');
275                             parity_write &lt;= '0';
276                         end generate;
277                     
278                     
279                         -----------------------------------------------------------------------------------------------
280                         -----------------------------------------------------------------------------------------------
281                         -- Memory testability
282                         --
283                         -- When memory test is enabled, control by Test registers.
284                         -----------------------------------------------------------------------------------------------
285                         -----------------------------------------------------------------------------------------------
286                         process (mr_tst_dest_tst_addr)
287                         begin
288        1/1                  mr_tst_dest_tst_addr_pad &lt;=
</pre>
<hr>
<a name="inst_tag_1076_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod228.html#inst_tag_1076" >TB_TOP_CTU_CAN_FD.DUT.RX_BUFFER_INST.RX_BUFFER_RAM_INST</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>20</td><td>20</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>20</td><td>20</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       264
 EXPRESSION (PARITY_READ_REAL /= PARITY_READ_EXP)
            ------------------1------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       292
 EXPRESSION ((MR_TST_CONTROL_TMAENA = '1') AND (MR_TST_DEST_TST_MTGT = TMTGT_RXBUF))
            ------------------------------------1-----------------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       292
 SUB-EXPRESSION ((MR_TST_CONTROL_TMAENA = '1') AND (MR_TST_DEST_TST_MTGT = TMTGT_RXBUF))
                 --------------1--------------     ------------------2-----------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       297
 EXPRESSION (TST_ENA = '0')
            -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       301
 EXPRESSION (TST_ENA = '0')
            -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       305
 EXPRESSION (TST_ENA = '0')
            -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       310
 EXPRESSION (TST_ENA = '0')
            -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       314
 EXPRESSION (TST_ENA = '1')
            -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       336
 EXPRESSION ((TST_ENA = '0') AND (MR_TST_CONTROL_TWRSTB = '1'))
             -------1-------     --------------2--------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_1076_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod228.html#inst_tag_1076" >TB_TOP_CTU_CAN_FD.DUT.RX_BUFFER_INST.RX_BUFFER_RAM_INST</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Totals</td>
<td class="rt">25</td>
<td class="rt">20</td>
<td class="rt">80.00 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">702</td>
<td class="rt">634</td>
<td class="rt">90.31 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">351</td>
<td class="rt">317</td>
<td class="rt">90.31 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">351</td>
<td class="rt">317</td>
<td class="rt">90.31 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s8">
<td>Ports</td>
<td class="rt">14</td>
<td class="rt">12</td>
<td class="rt">85.71 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">356</td>
<td class="rt">332</td>
<td class="rt">93.26 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">178</td>
<td class="rt">166</td>
<td class="rt">93.26 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">178</td>
<td class="rt">166</td>
<td class="rt">93.26 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Signals</td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s8">
<td>Signal Bits</td>
<td class="rt">346</td>
<td class="rt">302</td>
<td class="rt">87.28 </td>
</tr><tr class="s8">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">173</td>
<td class="rt">151</td>
<td class="rt">87.28 </td>
</tr><tr class="s8">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">173</td>
<td class="rt">151</td>
<td class="rt">87.28 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>RES_N</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CLK_SYS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_TST_CONTROL_TMAENA</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_TST_CONTROL_TWRSTB</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_TST_DEST_TST_ADDR[15:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_TST_DEST_TST_MTGT[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_TST_WDATA_TST_WDATA[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_TST_RDATA_TST_RDATA[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RXB_PORT_A_ADDRESS[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RXB_PORT_A_ADDRESS[11:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RXB_PORT_A_DATA_IN[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RXB_PORT_A_WRITE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RXB_PORT_B_ADDRESS[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RXB_PORT_B_ADDRESS[11:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RXB_PORT_B_DATA_OUT[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>PARITY_MISMATCH</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>RXB_PORT_A_ADDRESS_I[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RXB_PORT_A_ADDRESS_I[11:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RXB_PORT_A_WRITE_I</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RXB_PORT_A_DATA_IN_I[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RXB_PORT_B_ADDRESS_I[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RXB_PORT_B_ADDRESS_I[11:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RXB_PORT_B_DATA_OUT_I[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_TST_DEST_TST_ADDR_PAD[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_TST_DEST_TST_ADDR_PAD[15:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TST_ENA</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PARITY_WORD[63:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PARITY_WRITE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PARITY_READ_REAL</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PARITY_READ_EXP</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_1076_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod228.html#inst_tag_1076" >TB_TOP_CTU_CAN_FD.DUT.RX_BUFFER_INST.RX_BUFFER_RAM_INST</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">21</td>
<td class="rt">21</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">228</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">257</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">264</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">292</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">297</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">301</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">305</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">310</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">314</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
228                    if (res_n = '0') then
                       <font color = "green">-1-</font>  
229                        parity_word <= (others => '0');
           <font color = "green">                ==></font>
230                    elsif (rising_edge(clk_sys)) then
                          <font color = "green">-2-</font>  
231                        if (rxb_port_a_write = '1') then
                           <font color = "green">-3-</font>  
232                            parity_word(to_integer(unsigned(rxb_port_a_address))) <= parity_write;
           <font color = "green">                    ==></font>
233                        end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
234                    end if;
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
257                    if (res_n = '0') then
                       <font color = "green">-1-</font>  
258                        parity_read_exp <= '0';
           <font color = "green">                ==></font>
259                    elsif (rising_edge(clk_sys)) then
                          <font color = "green">-2-</font>  
260                        parity_read_exp <= parity_word(to_integer(unsigned(rxb_port_b_address)));
           <font color = "green">                ==></font>
261                    end if;
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
264                parity_mismatch <= '1' when (parity_read_real /= parity_read_exp)
                                          <font color = "green">-1-</font>  
                                          <font color = "green">==></font>  
                                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
292            tst_ena <= '1' when (mr_tst_control_tmaena = '1') and (mr_tst_dest_tst_mtgt = TMTGT_RXBUF)
                              <font color = "green">-1-</font>  
                              <font color = "green">==></font>  
                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
297            rxb_port_a_address_i <= rxb_port_a_address when (tst_ena = '0')
                                                          <font color = "green">-1-</font>  
                                                          <font color = "green">==></font>  
                                                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
301            rxb_port_a_write_i <= rxb_port_a_write when (tst_ena = '0')
                                                      <font color = "green">-1-</font>  
                                                      <font color = "green">==></font>  
                                                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
305            rxb_port_a_data_in_i <= rxb_port_a_data_in when (tst_ena = '0')
                                                          <font color = "green">-1-</font>  
                                                          <font color = "green">==></font>  
                                                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
310            rxb_port_b_address_i <= rxb_port_b_address when (tst_ena = '0')
                                                          <font color = "green">-1-</font>  
                                                          <font color = "green">==></font>  
                                                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
314            mr_tst_rdata_tst_rdata <= rxb_port_b_data_out_i when (tst_ena = '1')
                                                               <font color = "green">-1-</font>  
                                                               <font color = "green">==></font>  
                                                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_1076">
    <li>
      <a href="#inst_tag_1076_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_1076_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_1076_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_1076_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_1077">
    <li>
      <a href="#inst_tag_1077_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_1077_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_1077_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_1077_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_CTU_CAN_FD_RTL.RX_BUFFER_RAM RTL">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
