{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1638247233354 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638247233363 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 29 22:40:33 2021 " "Processing started: Mon Nov 29 22:40:33 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1638247233363 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638247233363 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vga_top -c vga_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off vga_top -c vga_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638247233363 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1638247234250 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1638247234250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/score_keeper.vhd 3 1 " "Found 3 design units, including 1 entities, in source file ip/score_keeper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bus_multiplexer_pkg " "Found design unit 1: bus_multiplexer_pkg" {  } { { "ip/score_keeper.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/score_keeper.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638247249261 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 score_keeper-bh " "Found design unit 2: score_keeper-bh" {  } { { "ip/score_keeper.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/score_keeper.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638247249261 ""} { "Info" "ISGN_ENTITY_NAME" "1 score_keeper " "Found entity 1: score_keeper" {  } { { "ip/score_keeper.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/score_keeper.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638247249261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638247249261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/laser_creator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/laser_creator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 laser_controller-bh " "Found design unit 1: laser_controller-bh" {  } { { "ip/laser_Creator.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/laser_Creator.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638247249269 ""} { "Info" "ISGN_ENTITY_NAME" "1 laser_controller " "Found entity 1: laser_controller" {  } { { "ip/laser_Creator.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/laser_Creator.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638247249269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638247249269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/prng.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/prng.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PRNG-PRNG_arch " "Found design unit 1: PRNG-PRNG_arch" {  } { { "ip/PRNG.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/PRNG.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638247249275 ""} { "Info" "ISGN_ENTITY_NAME" "1 PRNG " "Found entity 1: PRNG" {  } { { "ip/PRNG.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/PRNG.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638247249275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638247249275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/up_down_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/up_down_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 updown_count-Behavioral " "Found design unit 1: updown_count-Behavioral" {  } { { "ip/up_down_counter.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/up_down_counter.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638247249281 ""} { "Info" "ISGN_ENTITY_NAME" "1 updown_count " "Found entity 1: updown_count" {  } { { "ip/up_down_counter.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/up_down_counter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638247249281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638247249281 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "spi.sv(86) " "Verilog HDL information at spi.sv(86): always construct contains both blocking and non-blocking assignments" {  } { { "ip/spi.sv" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/spi.sv" 86 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1638247249286 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "active ACTIVE spi.sv(19) " "Verilog HDL Declaration information at spi.sv(19): object \"active\" differs only in case from object \"ACTIVE\" in the same scope" {  } { { "ip/spi.sv" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/spi.sv" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1638247249286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/spi.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip/spi.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spi " "Found entity 1: spi" {  } { { "ip/spi.sv" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/spi.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638247249288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638247249288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/ship_movement.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/ship_movement.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ship_controller-bh " "Found design unit 1: ship_controller-bh" {  } { { "ip/ship_movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/ship_movement.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638247249292 ""} { "Info" "ISGN_ENTITY_NAME" "1 ship_controller " "Found entity 1: ship_controller" {  } { { "ip/ship_movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/ship_movement.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638247249292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638247249292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/gsensor.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip/gsensor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 gsensor " "Found entity 1: gsensor" {  } { { "ip/gsensor.sv" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/gsensor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638247249300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638247249300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/adxl345_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/adxl345_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADXL345_controller-ADXL345_controller_structural " "Found design unit 1: ADXL345_controller-ADXL345_controller_structural" {  } { { "ip/ADXL345_controller.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/ADXL345_controller.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638247249305 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADXL345_controller " "Found entity 1: ADXL345_controller" {  } { { "ip/ADXL345_controller.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/ADXL345_controller.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638247249305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638247249305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_top-vga_structural " "Found design unit 1: vga_top-vga_structural" {  } { { "vga_top_level.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/vga_top_level.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638247249311 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_top " "Found entity 1: vga_top" {  } { { "vga_top_level.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/vga_top_level.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638247249311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638247249311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_pll_25_175.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_pll_25_175.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_pll_25_175-SYN " "Found design unit 1: vga_pll_25_175-SYN" {  } { { "vga_pll_25_175.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/vga_pll_25_175.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638247249316 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_pll_25_175 " "Found entity 1: vga_pll_25_175" {  } { { "vga_pll_25_175.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/vga_pll_25_175.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638247249316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638247249316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_controller-behavior " "Found design unit 1: vga_controller-behavior" {  } { { "vga_controller.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/vga_controller.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638247249321 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/vga_controller.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638247249321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638247249321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_image_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hw_image_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hw_image_generator-behavior " "Found design unit 1: hw_image_generator-behavior" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/hw_image_generator.vhd" 96 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638247249326 ""} { "Info" "ISGN_ENTITY_NAME" "1 hw_image_generator " "Found entity 1: hw_image_generator" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/hw_image_generator.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638247249326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638247249326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/alien_movement.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/alien_movement.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Alien_Movement-arch " "Found design unit 1: Alien_Movement-arch" {  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638247249334 ""} { "Info" "ISGN_ENTITY_NAME" "1 Alien_Movement " "Found entity 1: Alien_Movement" {  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638247249334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638247249334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/counter_16_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/counter_16_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_16_bit-rtl " "Found design unit 1: counter_16_bit-rtl" {  } { { "ip/counter_16_bit.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/counter_16_bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638247249340 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_16_bit " "Found entity 1: counter_16_bit" {  } { { "ip/counter_16_bit.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/counter_16_bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638247249340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638247249340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "ip/pll.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/pll.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638247249347 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "ip/pll.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/pll.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638247249347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638247249347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file project_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 project_tb-tb " "Found design unit 1: project_tb-tb" {  } { { "project_tb.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/project_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638247249354 ""} { "Info" "ISGN_ENTITY_NAME" "1 project_tb " "Found entity 1: project_tb" {  } { { "project_tb.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/project_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638247249354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638247249354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ship_collision_detector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ship_collision_detector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ship_collision_detector-arch " "Found design unit 1: ship_collision_detector-arch" {  } { { "ship_collision_detector.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ship_collision_detector.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638247249361 ""} { "Info" "ISGN_ENTITY_NAME" "1 ship_collision_detector " "Found entity 1: ship_collision_detector" {  } { { "ship_collision_detector.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ship_collision_detector.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638247249361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638247249361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alien_spawning.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alien_spawning.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alien_spawning-arch " "Found design unit 1: alien_spawning-arch" {  } { { "alien_spawning.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/alien_spawning.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638247249371 ""} { "Info" "ISGN_ENTITY_NAME" "1 alien_spawning " "Found entity 1: alien_spawning" {  } { { "alien_spawning.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/alien_spawning.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638247249371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638247249371 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "vga_top " "Elaborating entity \"vga_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1638247249651 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Lstart vga_top_level.vhd(277) " "VHDL Signal Declaration warning at vga_top_level.vhd(277): used explicit default value for signal \"Lstart\" because signal was never assigned a value" {  } { { "vga_top_level.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/vga_top_level.vhd" 277 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1638247249660 "|vga_top"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Mstart vga_top_level.vhd(278) " "VHDL Signal Declaration warning at vga_top_level.vhd(278): used explicit default value for signal \"Mstart\" because signal was never assigned a value" {  } { { "vga_top_level.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/vga_top_level.vhd" 278 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1638247249660 "|vga_top"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Sstart vga_top_level.vhd(279) " "VHDL Signal Declaration warning at vga_top_level.vhd(279): used explicit default value for signal \"Sstart\" because signal was never assigned a value" {  } { { "vga_top_level.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/vga_top_level.vhd" 279 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1638247249660 "|vga_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c0_sig vga_top_level.vhd(280) " "Verilog HDL or VHDL warning at vga_top_level.vhd(280): object \"c0_sig\" assigned a value but never read" {  } { { "vga_top_level.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/vga_top_level.vhd" 280 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1638247249660 "|vga_top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clock_state vga_top_level.vhd(330) " "VHDL Process Statement warning at vga_top_level.vhd(330): signal \"clock_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_top_level.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/vga_top_level.vhd" 330 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638247249661 "|vga_top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_clk_m vga_top_level.vhd(333) " "VHDL Process Statement warning at vga_top_level.vhd(333): signal \"pixel_clk_m\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_top_level.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/vga_top_level.vhd" 333 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638247249661 "|vga_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll_inst " "Elaborating entity \"pll\" for hierarchy \"pll:pll_inst\"" {  } { { "vga_top_level.vhd" "pll_inst" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/vga_top_level.vhd" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638247249678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:pll_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "ip/pll.vhd" "altpll_component" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/pll.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638247249747 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "ip/pll.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/pll.vhd" 133 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638247249749 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll_inst\|altpll:altpll_component " "Instantiated megafunction \"pll:pll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638247249749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5000 " "Parameter \"clk0_divide_by\" = \"5000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638247249749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638247249749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638247249749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638247249749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638247249749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638247249749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638247249749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638247249749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638247249749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638247249749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638247249749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638247249749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638247249749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638247249749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638247249749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638247249749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638247249749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638247249749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638247249749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638247249749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638247249749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638247249749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638247249749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638247249749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638247249749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638247249749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638247249749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638247249749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638247249749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638247249749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638247249749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638247249749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638247249749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638247249749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638247249749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638247249749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638247249749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638247249749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638247249749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638247249749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638247249749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638247249749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638247249749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638247249749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638247249749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638247249749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638247249749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638247249749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638247249749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638247249749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638247249749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638247249749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638247249749 ""}  } { { "ip/pll.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/pll.vhd" 133 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638247249749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/db/pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638247249824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638247249824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638247249827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll_25_175 vga_pll_25_175:U1 " "Elaborating entity \"vga_pll_25_175\" for hierarchy \"vga_pll_25_175:U1\"" {  } { { "vga_top_level.vhd" "U1" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/vga_top_level.vhd" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638247249839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_pll_25_175:U1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_pll_25_175:U1\|altpll:altpll_component\"" {  } { { "vga_pll_25_175.vhd" "altpll_component" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/vga_pll_25_175.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638247249854 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_pll_25_175:U1\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_pll_25_175:U1\|altpll:altpll_component\"" {  } { { "vga_pll_25_175.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/vga_pll_25_175.vhd" 133 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638247249855 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_pll_25_175:U1\|altpll:altpll_component " "Instantiated megafunction \"vga_pll_25_175:U1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638247249856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 147 " "Parameter \"clk0_divide_by\" = \"147\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638247249856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638247249856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 74 " "Parameter \"clk0_multiply_by\" = \"74\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638247249856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638247249856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638247249856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638247249856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638247249856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=vga_pll_25_175 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=vga_pll_25_175\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638247249856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638247249856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638247249856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638247249856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638247249856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638247249856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638247249856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638247249856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638247249856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638247249856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638247249856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638247249856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638247249856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638247249856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638247249856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638247249856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638247249856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638247249856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638247249856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638247249856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638247249856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638247249856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638247249856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638247249856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638247249856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638247249856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638247249856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638247249856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638247249856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638247249856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638247249856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638247249856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638247249856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638247249856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638247249856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638247249856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638247249856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638247249856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638247249856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638247249856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638247249856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638247249856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638247249856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638247249856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638247249856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638247249856 ""}  } { { "vga_pll_25_175.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/vga_pll_25_175.vhd" 133 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638247249856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/vga_pll_25_175_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/vga_pll_25_175_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll_25_175_altpll " "Found entity 1: vga_pll_25_175_altpll" {  } { { "db/vga_pll_25_175_altpll.v" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/db/vga_pll_25_175_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638247249935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638247249935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll_25_175_altpll vga_pll_25_175:U1\|altpll:altpll_component\|vga_pll_25_175_altpll:auto_generated " "Elaborating entity \"vga_pll_25_175_altpll\" for hierarchy \"vga_pll_25_175:U1\|altpll:altpll_component\|vga_pll_25_175_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638247249937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_controller:U2 " "Elaborating entity \"vga_controller\" for hierarchy \"vga_controller:U2\"" {  } { { "vga_top_level.vhd" "U2" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/vga_top_level.vhd" 311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638247249946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hw_image_generator hw_image_generator:U3 " "Elaborating entity \"hw_image_generator\" for hierarchy \"hw_image_generator:U3\"" {  } { { "vga_top_level.vhd" "U3" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/vga_top_level.vhd" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638247249949 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "triangle_x hw_image_generator.vhd(102) " "VHDL Variable Declaration warning at hw_image_generator.vhd(102): used initial value expression for variable \"triangle_x\" because variable was never assigned a value" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/hw_image_generator.vhd" 102 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1638247249957 "|vga_top|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "triangle_start_v hw_image_generator.vhd(102) " "VHDL Process Statement warning at hw_image_generator.vhd(102): signal \"triangle_start_v\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/hw_image_generator.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638247249957 "|vga_top|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "triangle_start_h hw_image_generator.vhd(102) " "VHDL Process Statement warning at hw_image_generator.vhd(102): signal \"triangle_start_h\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/hw_image_generator.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638247249957 "|vga_top|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "triangle_y hw_image_generator.vhd(103) " "VHDL Variable Declaration warning at hw_image_generator.vhd(103): used initial value expression for variable \"triangle_y\" because variable was never assigned a value" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/hw_image_generator.vhd" 103 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1638247249957 "|vga_top|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "triangle_start_v hw_image_generator.vhd(103) " "VHDL Process Statement warning at hw_image_generator.vhd(103): signal \"triangle_start_v\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/hw_image_generator.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638247249957 "|vga_top|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "triangle_lives_x1 hw_image_generator.vhd(104) " "VHDL Variable Declaration warning at hw_image_generator.vhd(104): used initial value expression for variable \"triangle_lives_x1\" because variable was never assigned a value" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/hw_image_generator.vhd" 104 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1638247249957 "|vga_top|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "triangle_lives_y1 hw_image_generator.vhd(105) " "VHDL Variable Declaration warning at hw_image_generator.vhd(105): used initial value expression for variable \"triangle_lives_y1\" because variable was never assigned a value" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/hw_image_generator.vhd" 105 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1638247249957 "|vga_top|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "triangle_lives_x2 hw_image_generator.vhd(106) " "VHDL Variable Declaration warning at hw_image_generator.vhd(106): used initial value expression for variable \"triangle_lives_x2\" because variable was never assigned a value" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/hw_image_generator.vhd" 106 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1638247249957 "|vga_top|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "triangle_lives_y2 hw_image_generator.vhd(107) " "VHDL Variable Declaration warning at hw_image_generator.vhd(107): used initial value expression for variable \"triangle_lives_y2\" because variable was never assigned a value" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/hw_image_generator.vhd" 107 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1638247249957 "|vga_top|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "triangle_lives_x3 hw_image_generator.vhd(108) " "VHDL Variable Declaration warning at hw_image_generator.vhd(108): used initial value expression for variable \"triangle_lives_x3\" because variable was never assigned a value" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/hw_image_generator.vhd" 108 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1638247249957 "|vga_top|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "triangle_lives_y3 hw_image_generator.vhd(109) " "VHDL Variable Declaration warning at hw_image_generator.vhd(109): used initial value expression for variable \"triangle_lives_y3\" because variable was never assigned a value" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/hw_image_generator.vhd" 109 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1638247249957 "|vga_top|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "L_xBound hw_image_generator.vhd(110) " "VHDL Variable Declaration warning at hw_image_generator.vhd(110): used initial value expression for variable \"L_xBound\" because variable was never assigned a value" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/hw_image_generator.vhd" 110 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1638247249957 "|vga_top|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Alien_L_x hw_image_generator.vhd(110) " "VHDL Process Statement warning at hw_image_generator.vhd(110): signal \"Alien_L_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/hw_image_generator.vhd" 110 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638247249957 "|vga_top|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "L_yBound hw_image_generator.vhd(111) " "VHDL Variable Declaration warning at hw_image_generator.vhd(111): used initial value expression for variable \"L_yBound\" because variable was never assigned a value" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/hw_image_generator.vhd" 111 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1638247249957 "|vga_top|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Alien_L_y hw_image_generator.vhd(111) " "VHDL Process Statement warning at hw_image_generator.vhd(111): signal \"Alien_L_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/hw_image_generator.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638247249957 "|vga_top|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "M_xBound hw_image_generator.vhd(112) " "VHDL Variable Declaration warning at hw_image_generator.vhd(112): used initial value expression for variable \"M_xBound\" because variable was never assigned a value" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/hw_image_generator.vhd" 112 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1638247249957 "|vga_top|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Alien_M_x hw_image_generator.vhd(112) " "VHDL Process Statement warning at hw_image_generator.vhd(112): signal \"Alien_M_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/hw_image_generator.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638247249957 "|vga_top|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "M_yBound hw_image_generator.vhd(113) " "VHDL Variable Declaration warning at hw_image_generator.vhd(113): used initial value expression for variable \"M_yBound\" because variable was never assigned a value" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/hw_image_generator.vhd" 113 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1638247249958 "|vga_top|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Alien_M_y hw_image_generator.vhd(113) " "VHDL Process Statement warning at hw_image_generator.vhd(113): signal \"Alien_M_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/hw_image_generator.vhd" 113 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638247249958 "|vga_top|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "S_xBound hw_image_generator.vhd(114) " "VHDL Variable Declaration warning at hw_image_generator.vhd(114): used initial value expression for variable \"S_xBound\" because variable was never assigned a value" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/hw_image_generator.vhd" 114 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1638247249958 "|vga_top|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Alien_S_x hw_image_generator.vhd(114) " "VHDL Process Statement warning at hw_image_generator.vhd(114): signal \"Alien_S_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/hw_image_generator.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638247249958 "|vga_top|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "S_yBound hw_image_generator.vhd(115) " "VHDL Variable Declaration warning at hw_image_generator.vhd(115): used initial value expression for variable \"S_yBound\" because variable was never assigned a value" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/hw_image_generator.vhd" 115 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1638247249958 "|vga_top|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Alien_S_y hw_image_generator.vhd(115) " "VHDL Process Statement warning at hw_image_generator.vhd(115): signal \"Alien_S_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/hw_image_generator.vhd" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638247249958 "|vga_top|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lives hw_image_generator.vhd(127) " "VHDL Process Statement warning at hw_image_generator.vhd(127): signal \"lives\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/hw_image_generator.vhd" 127 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638247249958 "|vga_top|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lives hw_image_generator.vhd(131) " "VHDL Process Statement warning at hw_image_generator.vhd(131): signal \"lives\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/hw_image_generator.vhd" 131 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638247249958 "|vga_top|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lives hw_image_generator.vhd(135) " "VHDL Process Statement warning at hw_image_generator.vhd(135): signal \"lives\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/hw_image_generator.vhd" 135 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638247249958 "|vga_top|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "triangle_start_h hw_image_generator.vhd(139) " "VHDL Process Statement warning at hw_image_generator.vhd(139): signal \"triangle_start_h\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/hw_image_generator.vhd" 139 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638247249958 "|vga_top|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "triangle_start_v hw_image_generator.vhd(139) " "VHDL Process Statement warning at hw_image_generator.vhd(139): signal \"triangle_start_v\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/hw_image_generator.vhd" 139 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638247249958 "|vga_top|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Alien_L_x hw_image_generator.vhd(143) " "VHDL Process Statement warning at hw_image_generator.vhd(143): signal \"Alien_L_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/hw_image_generator.vhd" 143 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638247249958 "|vga_top|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Alien_L_y hw_image_generator.vhd(143) " "VHDL Process Statement warning at hw_image_generator.vhd(143): signal \"Alien_L_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/hw_image_generator.vhd" 143 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638247249958 "|vga_top|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Alien_L_en hw_image_generator.vhd(143) " "VHDL Process Statement warning at hw_image_generator.vhd(143): signal \"Alien_L_en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/hw_image_generator.vhd" 143 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638247249958 "|vga_top|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Alien_M_x hw_image_generator.vhd(147) " "VHDL Process Statement warning at hw_image_generator.vhd(147): signal \"Alien_M_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/hw_image_generator.vhd" 147 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638247249958 "|vga_top|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Alien_M_y hw_image_generator.vhd(147) " "VHDL Process Statement warning at hw_image_generator.vhd(147): signal \"Alien_M_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/hw_image_generator.vhd" 147 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638247249958 "|vga_top|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Alien_M_en hw_image_generator.vhd(147) " "VHDL Process Statement warning at hw_image_generator.vhd(147): signal \"Alien_M_en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/hw_image_generator.vhd" 147 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638247249958 "|vga_top|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Alien_S_x hw_image_generator.vhd(151) " "VHDL Process Statement warning at hw_image_generator.vhd(151): signal \"Alien_S_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/hw_image_generator.vhd" 151 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638247249958 "|vga_top|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Alien_S_y hw_image_generator.vhd(151) " "VHDL Process Statement warning at hw_image_generator.vhd(151): signal \"Alien_S_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/hw_image_generator.vhd" 151 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638247249958 "|vga_top|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Alien_S_en hw_image_generator.vhd(151) " "VHDL Process Statement warning at hw_image_generator.vhd(151): signal \"Alien_S_en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/hw_image_generator.vhd" 151 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638247249958 "|vga_top|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "laser_1_x hw_image_generator.vhd(156) " "VHDL Process Statement warning at hw_image_generator.vhd(156): signal \"laser_1_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/hw_image_generator.vhd" 156 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638247249958 "|vga_top|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "laser_1_y hw_image_generator.vhd(156) " "VHDL Process Statement warning at hw_image_generator.vhd(156): signal \"laser_1_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/hw_image_generator.vhd" 156 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638247249958 "|vga_top|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "laser_2_x hw_image_generator.vhd(161) " "VHDL Process Statement warning at hw_image_generator.vhd(161): signal \"laser_2_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/hw_image_generator.vhd" 161 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638247249958 "|vga_top|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "laser_2_y hw_image_generator.vhd(161) " "VHDL Process Statement warning at hw_image_generator.vhd(161): signal \"laser_2_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/hw_image_generator.vhd" 161 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638247249958 "|vga_top|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "laser_3_x hw_image_generator.vhd(166) " "VHDL Process Statement warning at hw_image_generator.vhd(166): signal \"laser_3_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/hw_image_generator.vhd" 166 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638247249958 "|vga_top|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "laser_3_y hw_image_generator.vhd(166) " "VHDL Process Statement warning at hw_image_generator.vhd(166): signal \"laser_3_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/hw_image_generator.vhd" 166 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638247249958 "|vga_top|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "laser_4_x hw_image_generator.vhd(171) " "VHDL Process Statement warning at hw_image_generator.vhd(171): signal \"laser_4_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/hw_image_generator.vhd" 171 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638247249958 "|vga_top|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "laser_4_y hw_image_generator.vhd(171) " "VHDL Process Statement warning at hw_image_generator.vhd(171): signal \"laser_4_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/hw_image_generator.vhd" 171 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638247249959 "|vga_top|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "laser_5_x hw_image_generator.vhd(176) " "VHDL Process Statement warning at hw_image_generator.vhd(176): signal \"laser_5_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/hw_image_generator.vhd" 176 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638247249959 "|vga_top|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "laser_5_y hw_image_generator.vhd(176) " "VHDL Process Statement warning at hw_image_generator.vhd(176): signal \"laser_5_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/hw_image_generator.vhd" 176 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638247249959 "|vga_top|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "laser_6_x hw_image_generator.vhd(181) " "VHDL Process Statement warning at hw_image_generator.vhd(181): signal \"laser_6_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/hw_image_generator.vhd" 181 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638247249959 "|vga_top|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "laser_6_y hw_image_generator.vhd(181) " "VHDL Process Statement warning at hw_image_generator.vhd(181): signal \"laser_6_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/hw_image_generator.vhd" 181 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638247249959 "|vga_top|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "laser_7_x hw_image_generator.vhd(186) " "VHDL Process Statement warning at hw_image_generator.vhd(186): signal \"laser_7_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/hw_image_generator.vhd" 186 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638247249959 "|vga_top|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "laser_7_y hw_image_generator.vhd(186) " "VHDL Process Statement warning at hw_image_generator.vhd(186): signal \"laser_7_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/hw_image_generator.vhd" 186 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638247249959 "|vga_top|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "laser_8_x hw_image_generator.vhd(191) " "VHDL Process Statement warning at hw_image_generator.vhd(191): signal \"laser_8_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/hw_image_generator.vhd" 191 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638247249959 "|vga_top|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "laser_8_y hw_image_generator.vhd(191) " "VHDL Process Statement warning at hw_image_generator.vhd(191): signal \"laser_8_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/hw_image_generator.vhd" 191 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638247249959 "|vga_top|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "digit_1 hw_image_generator.vhd(196) " "VHDL Process Statement warning at hw_image_generator.vhd(196): signal \"digit_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/hw_image_generator.vhd" 196 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638247249959 "|vga_top|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "digit_2 hw_image_generator.vhd(200) " "VHDL Process Statement warning at hw_image_generator.vhd(200): signal \"digit_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/hw_image_generator.vhd" 200 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638247249959 "|vga_top|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "digit_3 hw_image_generator.vhd(204) " "VHDL Process Statement warning at hw_image_generator.vhd(204): signal \"digit_3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/hw_image_generator.vhd" 204 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638247249960 "|vga_top|hw_image_generator:U3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Alien_Movement Alien_Movement:U4 " "Elaborating entity \"Alien_Movement\" for hierarchy \"Alien_Movement:U4\"" {  } { { "vga_top_level.vhd" "U4" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/vga_top_level.vhd" 313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638247249968 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x_start Alien_Movement.vhd(39) " "VHDL Process Statement warning at Alien_Movement.vhd(39): signal \"x_start\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638247249973 "|vga_top|Alien_Movement:U4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ship_controller ship_controller:U7 " "Elaborating entity \"ship_controller\" for hierarchy \"ship_controller:U7\"" {  } { { "vga_top_level.vhd" "U7" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/vga_top_level.vhd" 316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638247249981 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk ship_movement.vhd(65) " "VHDL Process Statement warning at ship_movement.vhd(65): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ip/ship_movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/ship_movement.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638247249983 "|vga_top|ship_controller:U7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk ship_movement.vhd(72) " "VHDL Process Statement warning at ship_movement.vhd(72): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ip/ship_movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/ship_movement.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638247249984 "|vga_top|ship_controller:U7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk ship_movement.vhd(89) " "VHDL Process Statement warning at ship_movement.vhd(89): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ip/ship_movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/ship_movement.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638247249984 "|vga_top|ship_controller:U7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk ship_movement.vhd(98) " "VHDL Process Statement warning at ship_movement.vhd(98): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ip/ship_movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/ship_movement.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638247249984 "|vga_top|ship_controller:U7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADXL345_controller ship_controller:U7\|ADXL345_controller:U0 " "Elaborating entity \"ADXL345_controller\" for hierarchy \"ship_controller:U7\|ADXL345_controller:U0\"" {  } { { "ip/ship_movement.vhd" "U0" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/ship_movement.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638247249986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gsensor ship_controller:U7\|ADXL345_controller:U0\|gsensor:U0 " "Elaborating entity \"gsensor\" for hierarchy \"ship_controller:U7\|ADXL345_controller:U0\|gsensor:U0\"" {  } { { "ip/ADXL345_controller.vhd" "U0" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/ADXL345_controller.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638247249990 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 gsensor.sv(28) " "Verilog HDL assignment warning at gsensor.sv(28): truncated value with size 32 to match size of target (20)" {  } { { "ip/gsensor.sv" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/gsensor.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638247249993 "|vga_top|ship_controller:U7|ADXL345_controller:U0|gsensor:U0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 gsensor.sv(266) " "Verilog HDL assignment warning at gsensor.sv(266): truncated value with size 8 to match size of target (6)" {  } { { "ip/gsensor.sv" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/gsensor.sv" 266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638247249993 "|vga_top|ship_controller:U7|ADXL345_controller:U0|gsensor:U0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "spi_program.data_a.opcode 0 gsensor.sv(84) " "Net \"spi_program.data_a.opcode\" at gsensor.sv(84) has no driver or initial value, using a default initial value '0'" {  } { { "ip/gsensor.sv" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/gsensor.sv" 84 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1638247249994 "|vga_top|ship_controller:U7|ADXL345_controller:U0|gsensor:U0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "spi_program.data_a.immediate 0 gsensor.sv(84) " "Net \"spi_program.data_a.immediate\" at gsensor.sv(84) has no driver or initial value, using a default initial value '0'" {  } { { "ip/gsensor.sv" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/gsensor.sv" 84 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1638247249994 "|vga_top|ship_controller:U7|ADXL345_controller:U0|gsensor:U0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "spi_program.waddr_a 0 gsensor.sv(84) " "Net \"spi_program.waddr_a\" at gsensor.sv(84) has no driver or initial value, using a default initial value '0'" {  } { { "ip/gsensor.sv" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/gsensor.sv" 84 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1638247249994 "|vga_top|ship_controller:U7|ADXL345_controller:U0|gsensor:U0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "spi_program.we_a 0 gsensor.sv(84) " "Net \"spi_program.we_a\" at gsensor.sv(84) has no driver or initial value, using a default initial value '0'" {  } { { "ip/gsensor.sv" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/gsensor.sv" 84 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1638247249994 "|vga_top|ship_controller:U7|ADXL345_controller:U0|gsensor:U0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi ship_controller:U7\|ADXL345_controller:U0\|gsensor:U0\|spi:u0 " "Elaborating entity \"spi\" for hierarchy \"ship_controller:U7\|ADXL345_controller:U0\|gsensor:U0\|spi:u0\"" {  } { { "ip/gsensor.sv" "u0" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/gsensor.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638247249996 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 spi.sv(47) " "Verilog HDL assignment warning at spi.sv(47): truncated value with size 32 to match size of target (4)" {  } { { "ip/spi.sv" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/spi.sv" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638247249999 "|vga_top|ship_controller:U7|ADXL345_controller:U0|gsensor:U0|spi:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 spi.sv(156) " "Verilog HDL assignment warning at spi.sv(156): truncated value with size 32 to match size of target (3)" {  } { { "ip/spi.sv" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/spi.sv" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638247249999 "|vga_top|ship_controller:U7|ADXL345_controller:U0|gsensor:U0|spi:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 4 spi.sv(204) " "Verilog HDL assignment warning at spi.sv(204): truncated value with size 64 to match size of target (4)" {  } { { "ip/spi.sv" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/spi.sv" 204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638247249999 "|vga_top|ship_controller:U7|ADXL345_controller:U0|gsensor:U0|spi:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "updown_count ship_controller:U7\|updown_count:X1 " "Elaborating entity \"updown_count\" for hierarchy \"ship_controller:U7\|updown_count:X1\"" {  } { { "ip/ship_movement.vhd" "X1" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/ship_movement.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638247250003 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "origin up_down_counter.vhd(24) " "VHDL Process Statement warning at up_down_counter.vhd(24): signal \"origin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ip/up_down_counter.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/up_down_counter.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638247250005 "|vga_top|ship_controller:U7|updown_count:X1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ship_collision_detector ship_collision_detector:U8 " "Elaborating entity \"ship_collision_detector\" for hierarchy \"ship_collision_detector:U8\"" {  } { { "vga_top_level.vhd" "U8" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/vga_top_level.vhd" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638247250009 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "ship_x1 ship_collision_detector.vhd(31) " "VHDL Variable Declaration warning at ship_collision_detector.vhd(31): used initial value expression for variable \"ship_x1\" because variable was never assigned a value" {  } { { "ship_collision_detector.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ship_collision_detector.vhd" 31 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1638247250015 "|vga_top|ship_collision_detector:U8"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "shipx ship_collision_detector.vhd(31) " "VHDL Process Statement warning at ship_collision_detector.vhd(31): signal \"shipx\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ship_collision_detector.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ship_collision_detector.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638247250015 "|vga_top|ship_collision_detector:U8"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "ship_y1 ship_collision_detector.vhd(32) " "VHDL Variable Declaration warning at ship_collision_detector.vhd(32): used initial value expression for variable \"ship_y1\" because variable was never assigned a value" {  } { { "ship_collision_detector.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ship_collision_detector.vhd" 32 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1638247250015 "|vga_top|ship_collision_detector:U8"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "shipy ship_collision_detector.vhd(32) " "VHDL Process Statement warning at ship_collision_detector.vhd(32): signal \"shipy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ship_collision_detector.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ship_collision_detector.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638247250015 "|vga_top|ship_collision_detector:U8"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "ship_x2 ship_collision_detector.vhd(33) " "VHDL Variable Declaration warning at ship_collision_detector.vhd(33): used initial value expression for variable \"ship_x2\" because variable was never assigned a value" {  } { { "ship_collision_detector.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ship_collision_detector.vhd" 33 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1638247250015 "|vga_top|ship_collision_detector:U8"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "shipx ship_collision_detector.vhd(33) " "VHDL Process Statement warning at ship_collision_detector.vhd(33): signal \"shipx\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ship_collision_detector.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ship_collision_detector.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638247250016 "|vga_top|ship_collision_detector:U8"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "ship_y2 ship_collision_detector.vhd(34) " "VHDL Variable Declaration warning at ship_collision_detector.vhd(34): used initial value expression for variable \"ship_y2\" because variable was never assigned a value" {  } { { "ship_collision_detector.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ship_collision_detector.vhd" 34 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1638247250016 "|vga_top|ship_collision_detector:U8"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "shipy ship_collision_detector.vhd(34) " "VHDL Process Statement warning at ship_collision_detector.vhd(34): signal \"shipy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ship_collision_detector.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ship_collision_detector.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638247250016 "|vga_top|ship_collision_detector:U8"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "S_xMin ship_collision_detector.vhd(35) " "VHDL Variable Declaration warning at ship_collision_detector.vhd(35): used initial value expression for variable \"S_xMin\" because variable was never assigned a value" {  } { { "ship_collision_detector.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ship_collision_detector.vhd" 35 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1638247250016 "|vga_top|ship_collision_detector:U8"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "S_xMax ship_collision_detector.vhd(35) " "VHDL Process Statement warning at ship_collision_detector.vhd(35): signal \"S_xMax\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ship_collision_detector.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ship_collision_detector.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638247250016 "|vga_top|ship_collision_detector:U8"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "S_yMax ship_collision_detector.vhd(36) " "VHDL Variable Declaration warning at ship_collision_detector.vhd(36): used initial value expression for variable \"S_yMax\" because variable was never assigned a value" {  } { { "ship_collision_detector.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ship_collision_detector.vhd" 36 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1638247250016 "|vga_top|ship_collision_detector:U8"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "S_yMin ship_collision_detector.vhd(36) " "VHDL Process Statement warning at ship_collision_detector.vhd(36): signal \"S_yMin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ship_collision_detector.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ship_collision_detector.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638247250016 "|vga_top|ship_collision_detector:U8"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "M_xMin ship_collision_detector.vhd(37) " "VHDL Variable Declaration warning at ship_collision_detector.vhd(37): used initial value expression for variable \"M_xMin\" because variable was never assigned a value" {  } { { "ship_collision_detector.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ship_collision_detector.vhd" 37 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1638247250016 "|vga_top|ship_collision_detector:U8"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "M_xMax ship_collision_detector.vhd(37) " "VHDL Process Statement warning at ship_collision_detector.vhd(37): signal \"M_xMax\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ship_collision_detector.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ship_collision_detector.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638247250016 "|vga_top|ship_collision_detector:U8"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "M_yMax ship_collision_detector.vhd(38) " "VHDL Variable Declaration warning at ship_collision_detector.vhd(38): used initial value expression for variable \"M_yMax\" because variable was never assigned a value" {  } { { "ship_collision_detector.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ship_collision_detector.vhd" 38 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1638247250016 "|vga_top|ship_collision_detector:U8"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "M_yMin ship_collision_detector.vhd(38) " "VHDL Process Statement warning at ship_collision_detector.vhd(38): signal \"M_yMin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ship_collision_detector.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ship_collision_detector.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638247250017 "|vga_top|ship_collision_detector:U8"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "L_xMin ship_collision_detector.vhd(39) " "VHDL Variable Declaration warning at ship_collision_detector.vhd(39): used initial value expression for variable \"L_xMin\" because variable was never assigned a value" {  } { { "ship_collision_detector.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ship_collision_detector.vhd" 39 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1638247250017 "|vga_top|ship_collision_detector:U8"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "L_xMax ship_collision_detector.vhd(39) " "VHDL Process Statement warning at ship_collision_detector.vhd(39): signal \"L_xMax\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ship_collision_detector.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ship_collision_detector.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638247250017 "|vga_top|ship_collision_detector:U8"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "L_yMax ship_collision_detector.vhd(40) " "VHDL Variable Declaration warning at ship_collision_detector.vhd(40): used initial value expression for variable \"L_yMax\" because variable was never assigned a value" {  } { { "ship_collision_detector.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ship_collision_detector.vhd" 40 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1638247250017 "|vga_top|ship_collision_detector:U8"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "L_yMin ship_collision_detector.vhd(40) " "VHDL Process Statement warning at ship_collision_detector.vhd(40): signal \"L_yMin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ship_collision_detector.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ship_collision_detector.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638247250017 "|vga_top|ship_collision_detector:U8"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ship_reset ship_collision_detector.vhd(79) " "VHDL Process Statement warning at ship_collision_detector.vhd(79): signal \"ship_reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ship_collision_detector.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ship_collision_detector.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638247250017 "|vga_top|ship_collision_detector:U8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alien_spawning alien_spawning:U9 " "Elaborating entity \"alien_spawning\" for hierarchy \"alien_spawning:U9\"" {  } { { "vga_top_level.vhd" "U9" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/vga_top_level.vhd" 318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638247250020 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "prng_out alien_spawning.vhd(59) " "VHDL Process Statement warning at alien_spawning.vhd(59): signal \"prng_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alien_spawning.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/alien_spawning.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638247250046 "|vga_top|alien_spawning:U9"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "set_pos alien_spawning.vhd(60) " "VHDL Process Statement warning at alien_spawning.vhd(60): signal \"set_pos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alien_spawning.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/alien_spawning.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638247250046 "|vga_top|alien_spawning:U9"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "L_yPos alien_spawning.vhd(61) " "VHDL Process Statement warning at alien_spawning.vhd(61): signal \"L_yPos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alien_spawning.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/alien_spawning.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638247250046 "|vga_top|alien_spawning:U9"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "M_yPos alien_spawning.vhd(62) " "VHDL Process Statement warning at alien_spawning.vhd(62): signal \"M_yPos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alien_spawning.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/alien_spawning.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638247250046 "|vga_top|alien_spawning:U9"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "S_yPos alien_spawning.vhd(63) " "VHDL Process Statement warning at alien_spawning.vhd(63): signal \"S_yPos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alien_spawning.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/alien_spawning.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638247250046 "|vga_top|alien_spawning:U9"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "prng_set alien_spawning.vhd(212) " "VHDL Process Statement warning at alien_spawning.vhd(212): signal \"prng_set\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alien_spawning.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/alien_spawning.vhd" 212 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638247250054 "|vga_top|alien_spawning:U9"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "prng_set alien_spawning.vhd(58) " "VHDL Process Statement warning at alien_spawning.vhd(58): inferring latch(es) for signal or variable \"prng_set\", which holds its previous value in one or more paths through the process" {  } { { "alien_spawning.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/alien_spawning.vhd" 58 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1638247250065 "|vga_top|alien_spawning:U9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prng_set alien_spawning.vhd(58) " "Inferred latch for \"prng_set\" at alien_spawning.vhd(58)" {  } { { "alien_spawning.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/alien_spawning.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638247250079 "|vga_top|alien_spawning:U9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PRNG alien_spawning:U9\|PRNG:RNG " "Elaborating entity \"PRNG\" for hierarchy \"alien_spawning:U9\|PRNG:RNG\"" {  } { { "alien_spawning.vhd" "RNG" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/alien_spawning.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638247250159 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Q6 PRNG.vhd(39) " "VHDL Process Statement warning at PRNG.vhd(39): signal \"Q6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ip/PRNG.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/PRNG.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638247250161 "|vga_top|alien_spawning:U9|PRNG:RNG"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Q5 PRNG.vhd(40) " "VHDL Process Statement warning at PRNG.vhd(40): signal \"Q5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ip/PRNG.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/PRNG.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638247250161 "|vga_top|alien_spawning:U9|PRNG:RNG"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Q4 PRNG.vhd(41) " "VHDL Process Statement warning at PRNG.vhd(41): signal \"Q4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ip/PRNG.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/PRNG.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638247250161 "|vga_top|alien_spawning:U9|PRNG:RNG"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Q3 PRNG.vhd(42) " "VHDL Process Statement warning at PRNG.vhd(42): signal \"Q3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ip/PRNG.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/PRNG.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638247250161 "|vga_top|alien_spawning:U9|PRNG:RNG"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Q2 PRNG.vhd(43) " "VHDL Process Statement warning at PRNG.vhd(43): signal \"Q2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ip/PRNG.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/PRNG.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638247250161 "|vga_top|alien_spawning:U9|PRNG:RNG"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Q1 PRNG.vhd(44) " "VHDL Process Statement warning at PRNG.vhd(44): signal \"Q1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ip/PRNG.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/PRNG.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638247250161 "|vga_top|alien_spawning:U9|PRNG:RNG"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Q0 PRNG.vhd(45) " "VHDL Process Statement warning at PRNG.vhd(45): signal \"Q0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ip/PRNG.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/PRNG.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638247250161 "|vga_top|alien_spawning:U9|PRNG:RNG"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Q7 PRNG.vhd(46) " "VHDL Process Statement warning at PRNG.vhd(46): signal \"Q7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ip/PRNG.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/PRNG.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638247250161 "|vga_top|alien_spawning:U9|PRNG:RNG"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Q5 PRNG.vhd(46) " "VHDL Process Statement warning at PRNG.vhd(46): signal \"Q5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ip/PRNG.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/PRNG.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638247250161 "|vga_top|alien_spawning:U9|PRNG:RNG"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Q4 PRNG.vhd(46) " "VHDL Process Statement warning at PRNG.vhd(46): signal \"Q4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ip/PRNG.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/PRNG.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638247250161 "|vga_top|alien_spawning:U9|PRNG:RNG"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Q3 PRNG.vhd(46) " "VHDL Process Statement warning at PRNG.vhd(46): signal \"Q3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ip/PRNG.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/PRNG.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638247250161 "|vga_top|alien_spawning:U9|PRNG:RNG"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Q0 PRNG.vhd(48) " "VHDL Process Statement warning at PRNG.vhd(48): signal \"Q0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ip/PRNG.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/PRNG.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638247250161 "|vga_top|alien_spawning:U9|PRNG:RNG"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Q1 PRNG.vhd(49) " "VHDL Process Statement warning at PRNG.vhd(49): signal \"Q1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ip/PRNG.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/PRNG.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638247250161 "|vga_top|alien_spawning:U9|PRNG:RNG"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Q2 PRNG.vhd(50) " "VHDL Process Statement warning at PRNG.vhd(50): signal \"Q2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ip/PRNG.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/PRNG.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638247250161 "|vga_top|alien_spawning:U9|PRNG:RNG"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Q3 PRNG.vhd(51) " "VHDL Process Statement warning at PRNG.vhd(51): signal \"Q3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ip/PRNG.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/PRNG.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638247250161 "|vga_top|alien_spawning:U9|PRNG:RNG"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Q4 PRNG.vhd(52) " "VHDL Process Statement warning at PRNG.vhd(52): signal \"Q4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ip/PRNG.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/PRNG.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638247250161 "|vga_top|alien_spawning:U9|PRNG:RNG"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Q5 PRNG.vhd(53) " "VHDL Process Statement warning at PRNG.vhd(53): signal \"Q5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ip/PRNG.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/PRNG.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638247250161 "|vga_top|alien_spawning:U9|PRNG:RNG"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Q6 PRNG.vhd(54) " "VHDL Process Statement warning at PRNG.vhd(54): signal \"Q6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ip/PRNG.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/PRNG.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638247250161 "|vga_top|alien_spawning:U9|PRNG:RNG"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Q7 PRNG.vhd(55) " "VHDL Process Statement warning at PRNG.vhd(55): signal \"Q7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ip/PRNG.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/PRNG.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638247250161 "|vga_top|alien_spawning:U9|PRNG:RNG"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "score_keeper score_keeper:U10 " "Elaborating entity \"score_keeper\" for hierarchy \"score_keeper:U10\"" {  } { { "vga_top_level.vhd" "U10" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/vga_top_level.vhd" 319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638247250165 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "score_0 score_keeper.vhd(27) " "VHDL Signal Declaration warning at score_keeper.vhd(27): used explicit default value for signal \"score_0\" because signal was never assigned a value" {  } { { "ip/score_keeper.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/score_keeper.vhd" 27 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1638247250167 "|vga_top|score_keeper:U10"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "score_1 score_keeper.vhd(48) " "VHDL Signal Declaration warning at score_keeper.vhd(48): used explicit default value for signal \"score_1\" because signal was never assigned a value" {  } { { "ip/score_keeper.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/score_keeper.vhd" 48 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1638247250167 "|vga_top|score_keeper:U10"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "score_2 score_keeper.vhd(69) " "VHDL Signal Declaration warning at score_keeper.vhd(69): used explicit default value for signal \"score_2\" because signal was never assigned a value" {  } { { "ip/score_keeper.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/score_keeper.vhd" 69 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1638247250167 "|vga_top|score_keeper:U10"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "score_3 score_keeper.vhd(90) " "VHDL Signal Declaration warning at score_keeper.vhd(90): used explicit default value for signal \"score_3\" because signal was never assigned a value" {  } { { "ip/score_keeper.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/score_keeper.vhd" 90 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1638247250167 "|vga_top|score_keeper:U10"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "score_4 score_keeper.vhd(111) " "VHDL Signal Declaration warning at score_keeper.vhd(111): used explicit default value for signal \"score_4\" because signal was never assigned a value" {  } { { "ip/score_keeper.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/score_keeper.vhd" 111 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1638247250167 "|vga_top|score_keeper:U10"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "score_5 score_keeper.vhd(132) " "VHDL Signal Declaration warning at score_keeper.vhd(132): used explicit default value for signal \"score_5\" because signal was never assigned a value" {  } { { "ip/score_keeper.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/score_keeper.vhd" 132 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1638247250167 "|vga_top|score_keeper:U10"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "score_6 score_keeper.vhd(153) " "VHDL Signal Declaration warning at score_keeper.vhd(153): used explicit default value for signal \"score_6\" because signal was never assigned a value" {  } { { "ip/score_keeper.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/score_keeper.vhd" 153 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1638247250168 "|vga_top|score_keeper:U10"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "score_7 score_keeper.vhd(174) " "VHDL Signal Declaration warning at score_keeper.vhd(174): used explicit default value for signal \"score_7\" because signal was never assigned a value" {  } { { "ip/score_keeper.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/score_keeper.vhd" 174 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1638247250168 "|vga_top|score_keeper:U10"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "score_8 score_keeper.vhd(195) " "VHDL Signal Declaration warning at score_keeper.vhd(195): used explicit default value for signal \"score_8\" because signal was never assigned a value" {  } { { "ip/score_keeper.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/score_keeper.vhd" 195 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1638247250168 "|vga_top|score_keeper:U10"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "score_9 score_keeper.vhd(216) " "VHDL Signal Declaration warning at score_keeper.vhd(216): used explicit default value for signal \"score_9\" because signal was never assigned a value" {  } { { "ip/score_keeper.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/score_keeper.vhd" 216 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1638247250168 "|vga_top|score_keeper:U10"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "digit_1_var score_keeper.vhd(246) " "VHDL Variable Declaration warning at score_keeper.vhd(246): used initial value expression for variable \"digit_1_var\" because variable was never assigned a value" {  } { { "ip/score_keeper.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/score_keeper.vhd" 246 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1638247250168 "|vga_top|score_keeper:U10"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "digit_2_var score_keeper.vhd(247) " "VHDL Variable Declaration warning at score_keeper.vhd(247): used initial value expression for variable \"digit_2_var\" because variable was never assigned a value" {  } { { "ip/score_keeper.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/score_keeper.vhd" 247 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1638247250168 "|vga_top|score_keeper:U10"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "digit_3_var score_keeper.vhd(248) " "VHDL Variable Declaration warning at score_keeper.vhd(248): used initial value expression for variable \"digit_3_var\" because variable was never assigned a value" {  } { { "ip/score_keeper.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/score_keeper.vhd" 248 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1638247250168 "|vga_top|score_keeper:U10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_0 score_keeper.vhd(252) " "VHDL Process Statement warning at score_keeper.vhd(252): signal \"score_0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ip/score_keeper.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/score_keeper.vhd" 252 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638247250168 "|vga_top|score_keeper:U10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_1 score_keeper.vhd(254) " "VHDL Process Statement warning at score_keeper.vhd(254): signal \"score_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ip/score_keeper.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/score_keeper.vhd" 254 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638247250168 "|vga_top|score_keeper:U10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_2 score_keeper.vhd(256) " "VHDL Process Statement warning at score_keeper.vhd(256): signal \"score_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ip/score_keeper.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/score_keeper.vhd" 256 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638247250168 "|vga_top|score_keeper:U10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_3 score_keeper.vhd(258) " "VHDL Process Statement warning at score_keeper.vhd(258): signal \"score_3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ip/score_keeper.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/score_keeper.vhd" 258 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638247250168 "|vga_top|score_keeper:U10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_4 score_keeper.vhd(260) " "VHDL Process Statement warning at score_keeper.vhd(260): signal \"score_4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ip/score_keeper.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/score_keeper.vhd" 260 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638247250168 "|vga_top|score_keeper:U10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_5 score_keeper.vhd(262) " "VHDL Process Statement warning at score_keeper.vhd(262): signal \"score_5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ip/score_keeper.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/score_keeper.vhd" 262 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638247250168 "|vga_top|score_keeper:U10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_6 score_keeper.vhd(264) " "VHDL Process Statement warning at score_keeper.vhd(264): signal \"score_6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ip/score_keeper.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/score_keeper.vhd" 264 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638247250168 "|vga_top|score_keeper:U10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_7 score_keeper.vhd(266) " "VHDL Process Statement warning at score_keeper.vhd(266): signal \"score_7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ip/score_keeper.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/score_keeper.vhd" 266 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638247250168 "|vga_top|score_keeper:U10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_8 score_keeper.vhd(268) " "VHDL Process Statement warning at score_keeper.vhd(268): signal \"score_8\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ip/score_keeper.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/score_keeper.vhd" 268 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638247250168 "|vga_top|score_keeper:U10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_9 score_keeper.vhd(270) " "VHDL Process Statement warning at score_keeper.vhd(270): signal \"score_9\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ip/score_keeper.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/score_keeper.vhd" 270 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638247250168 "|vga_top|score_keeper:U10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_9 score_keeper.vhd(272) " "VHDL Process Statement warning at score_keeper.vhd(272): signal \"score_9\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ip/score_keeper.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/score_keeper.vhd" 272 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638247250168 "|vga_top|score_keeper:U10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_0 score_keeper.vhd(277) " "VHDL Process Statement warning at score_keeper.vhd(277): signal \"score_0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ip/score_keeper.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/score_keeper.vhd" 277 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638247250168 "|vga_top|score_keeper:U10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_1 score_keeper.vhd(279) " "VHDL Process Statement warning at score_keeper.vhd(279): signal \"score_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ip/score_keeper.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/score_keeper.vhd" 279 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638247250168 "|vga_top|score_keeper:U10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_2 score_keeper.vhd(281) " "VHDL Process Statement warning at score_keeper.vhd(281): signal \"score_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ip/score_keeper.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/score_keeper.vhd" 281 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638247250168 "|vga_top|score_keeper:U10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_3 score_keeper.vhd(283) " "VHDL Process Statement warning at score_keeper.vhd(283): signal \"score_3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ip/score_keeper.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/score_keeper.vhd" 283 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638247250168 "|vga_top|score_keeper:U10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_4 score_keeper.vhd(285) " "VHDL Process Statement warning at score_keeper.vhd(285): signal \"score_4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ip/score_keeper.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/score_keeper.vhd" 285 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638247250168 "|vga_top|score_keeper:U10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_5 score_keeper.vhd(287) " "VHDL Process Statement warning at score_keeper.vhd(287): signal \"score_5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ip/score_keeper.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/score_keeper.vhd" 287 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638247250168 "|vga_top|score_keeper:U10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_6 score_keeper.vhd(289) " "VHDL Process Statement warning at score_keeper.vhd(289): signal \"score_6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ip/score_keeper.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/score_keeper.vhd" 289 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638247250168 "|vga_top|score_keeper:U10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_7 score_keeper.vhd(291) " "VHDL Process Statement warning at score_keeper.vhd(291): signal \"score_7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ip/score_keeper.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/score_keeper.vhd" 291 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638247250168 "|vga_top|score_keeper:U10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_8 score_keeper.vhd(293) " "VHDL Process Statement warning at score_keeper.vhd(293): signal \"score_8\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ip/score_keeper.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/score_keeper.vhd" 293 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638247250169 "|vga_top|score_keeper:U10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_9 score_keeper.vhd(295) " "VHDL Process Statement warning at score_keeper.vhd(295): signal \"score_9\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ip/score_keeper.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/score_keeper.vhd" 295 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638247250169 "|vga_top|score_keeper:U10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_9 score_keeper.vhd(297) " "VHDL Process Statement warning at score_keeper.vhd(297): signal \"score_9\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ip/score_keeper.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/score_keeper.vhd" 297 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638247250169 "|vga_top|score_keeper:U10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_0 score_keeper.vhd(302) " "VHDL Process Statement warning at score_keeper.vhd(302): signal \"score_0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ip/score_keeper.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/score_keeper.vhd" 302 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638247250169 "|vga_top|score_keeper:U10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_1 score_keeper.vhd(304) " "VHDL Process Statement warning at score_keeper.vhd(304): signal \"score_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ip/score_keeper.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/score_keeper.vhd" 304 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638247250169 "|vga_top|score_keeper:U10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_2 score_keeper.vhd(306) " "VHDL Process Statement warning at score_keeper.vhd(306): signal \"score_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ip/score_keeper.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/score_keeper.vhd" 306 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638247250169 "|vga_top|score_keeper:U10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_3 score_keeper.vhd(308) " "VHDL Process Statement warning at score_keeper.vhd(308): signal \"score_3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ip/score_keeper.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/score_keeper.vhd" 308 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638247250169 "|vga_top|score_keeper:U10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_4 score_keeper.vhd(310) " "VHDL Process Statement warning at score_keeper.vhd(310): signal \"score_4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ip/score_keeper.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/score_keeper.vhd" 310 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638247250169 "|vga_top|score_keeper:U10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_5 score_keeper.vhd(312) " "VHDL Process Statement warning at score_keeper.vhd(312): signal \"score_5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ip/score_keeper.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/score_keeper.vhd" 312 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638247250169 "|vga_top|score_keeper:U10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_6 score_keeper.vhd(314) " "VHDL Process Statement warning at score_keeper.vhd(314): signal \"score_6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ip/score_keeper.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/score_keeper.vhd" 314 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638247250169 "|vga_top|score_keeper:U10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_7 score_keeper.vhd(316) " "VHDL Process Statement warning at score_keeper.vhd(316): signal \"score_7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ip/score_keeper.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/score_keeper.vhd" 316 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638247250169 "|vga_top|score_keeper:U10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_8 score_keeper.vhd(318) " "VHDL Process Statement warning at score_keeper.vhd(318): signal \"score_8\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ip/score_keeper.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/score_keeper.vhd" 318 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638247250169 "|vga_top|score_keeper:U10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_9 score_keeper.vhd(320) " "VHDL Process Statement warning at score_keeper.vhd(320): signal \"score_9\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ip/score_keeper.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/score_keeper.vhd" 320 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638247250169 "|vga_top|score_keeper:U10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_9 score_keeper.vhd(322) " "VHDL Process Statement warning at score_keeper.vhd(322): signal \"score_9\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ip/score_keeper.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/score_keeper.vhd" 322 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638247250169 "|vga_top|score_keeper:U10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "laser_controller laser_controller:U11 " "Elaborating entity \"laser_controller\" for hierarchy \"laser_controller:U11\"" {  } { { "vga_top_level.vhd" "U11" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/vga_top_level.vhd" 320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638247250170 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] " "Synthesized away node \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\]\"" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/db/pll_altpll.v" 77 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } } { "ip/pll.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/pll.vhd" 133 0 0 } } { "vga_top_level.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/vga_top_level.vhd" 304 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638247250583 "|vga_top|pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|pll1"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1638247250583 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1638247250583 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "ship_controller:U7\|y_clock " "Found clock multiplexer ship_controller:U7\|y_clock" {  } { { "ip/ship_movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/ship_movement.vhd" 28 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1638247250730 "|vga_top|ship_controller:U7|y_clock"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "ship_controller:U7\|x_clock " "Found clock multiplexer ship_controller:U7\|x_clock" {  } { { "ip/ship_movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/ship_movement.vhd" 28 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1638247250730 "|vga_top|ship_controller:U7|x_clock"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1638247250730 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "64 44 C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/db/vga_top.ram0_gsensor_889e66e.hdl.mif " "Memory depth (64) in the design file differs from memory depth (44) in the Memory Initialization File \"C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/db/vga_top.ram0_gsensor_889e66e.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1638247251933 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "ship_controller:U7\|ADXL345_controller:U0\|gsensor:U0\|spi_program " "RAM logic \"ship_controller:U7\|ADXL345_controller:U0\|gsensor:U0\|spi_program\" is uninferred because MIF is not supported for the selected family" {  } { { "ip/gsensor.sv" "spi_program" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/gsensor.sv" 84 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1638247251973 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1638247251973 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "score_keeper:U10\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"score_keeper:U10\|Div1\"" {  } { { "ip/score_keeper.vhd" "Div1" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/score_keeper.vhd" 247 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1638247254096 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "score_keeper:U10\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"score_keeper:U10\|Div0\"" {  } { { "ip/score_keeper.vhd" "Div0" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/score_keeper.vhd" 246 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1638247254096 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "score_keeper:U10\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"score_keeper:U10\|Mult0\"" {  } { { "ip/score_keeper.vhd" "Mult0" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/score_keeper.vhd" 247 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1638247254096 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1638247254096 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "score_keeper:U10\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"score_keeper:U10\|lpm_divide:Div1\"" {  } { { "ip/score_keeper.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/score_keeper.vhd" 247 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638247254193 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "score_keeper:U10\|lpm_divide:Div1 " "Instantiated megafunction \"score_keeper:U10\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638247254194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638247254194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638247254194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638247254194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638247254194 ""}  } { { "ip/score_keeper.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/score_keeper.vhd" 247 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638247254194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_fbo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_fbo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_fbo " "Found entity 1: lpm_divide_fbo" {  } { { "db/lpm_divide_fbo.tdf" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/db/lpm_divide_fbo.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638247254264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638247254264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_kbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_kbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_kbg " "Found entity 1: abs_divider_kbg" {  } { { "db/abs_divider_kbg.tdf" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/db/abs_divider_kbg.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638247254304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638247254304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_she.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_she.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_she " "Found entity 1: alt_u_div_she" {  } { { "db/alt_u_div_she.tdf" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/db/alt_u_div_she.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638247254368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638247254368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/db/add_sub_t3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638247254448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638247254448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/db/add_sub_u3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638247254522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638247254522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_o99.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_o99.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_o99 " "Found entity 1: lpm_abs_o99" {  } { { "db/lpm_abs_o99.tdf" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/db/lpm_abs_o99.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638247254553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638247254553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_8b9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_8b9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_8b9 " "Found entity 1: lpm_abs_8b9" {  } { { "db/lpm_abs_8b9.tdf" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/db/lpm_abs_8b9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638247254586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638247254586 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "score_keeper:U10\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"score_keeper:U10\|lpm_divide:Div0\"" {  } { { "ip/score_keeper.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/score_keeper.vhd" 246 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638247254614 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "score_keeper:U10\|lpm_divide:Div0 " "Instantiated megafunction \"score_keeper:U10\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638247254614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638247254614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638247254614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638247254614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638247254614 ""}  } { { "ip/score_keeper.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/score_keeper.vhd" 246 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638247254614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ibo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ibo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ibo " "Found entity 1: lpm_divide_ibo" {  } { { "db/lpm_divide_ibo.tdf" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/db/lpm_divide_ibo.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638247254685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638247254685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_nbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_nbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_nbg " "Found entity 1: abs_divider_nbg" {  } { { "db/abs_divider_nbg.tdf" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/db/abs_divider_nbg.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638247254723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638247254723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_2ie.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_2ie.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_2ie " "Found entity 1: alt_u_div_2ie" {  } { { "db/alt_u_div_2ie.tdf" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/db/alt_u_div_2ie.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638247254789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638247254789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_r99.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_r99.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_r99 " "Found entity 1: lpm_abs_r99" {  } { { "db/lpm_abs_r99.tdf" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/db/lpm_abs_r99.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638247254853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638247254853 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "score_keeper:U10\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"score_keeper:U10\|lpm_mult:Mult0\"" {  } { { "ip/score_keeper.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/score_keeper.vhd" 247 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638247254952 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "score_keeper:U10\|lpm_mult:Mult0 " "Instantiated megafunction \"score_keeper:U10\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638247254952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638247254952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 40 " "Parameter \"LPM_WIDTHP\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638247254952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 40 " "Parameter \"LPM_WIDTHR\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638247254952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638247254952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638247254952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638247254952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638247254952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638247254952 ""}  } { { "ip/score_keeper.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/score_keeper.vhd" 247 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638247254952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_ris.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_ris.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_ris " "Found entity 1: mult_ris" {  } { { "db/mult_ris.tdf" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/db/mult_ris.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638247255032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638247255032 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "112 " "Ignored 112 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "62 " "Ignored 62 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1638247255896 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "50 " "Ignored 50 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1638247255896 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1638247255896 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GSENSOR_SDI " "Inserted always-enabled tri-state buffer between \"GSENSOR_SDI\" and its non-tri-state driver." {  } { { "vga_top_level.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/vga_top_level.vhd" 23 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1638247255933 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1638247255933 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GSENSOR_SDO " "bidirectional pin \"GSENSOR_SDO\" has no driver" {  } { { "vga_top_level.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/vga_top_level.vhd" 24 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1638247255933 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1638247255933 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "ip/up_down_counter.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/up_down_counter.vhd" 22 -1 0 } } { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 28 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1638247255997 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1638247255997 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GSENSOR_SDI~synth " "Node \"GSENSOR_SDI~synth\"" {  } { { "vga_top_level.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/vga_top_level.vhd" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638247258906 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1638247258906 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1638247259129 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Alien_Movement:U5\|temp\[9\] High " "Register Alien_Movement:U5\|temp\[9\] will power up to High" {  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 28 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1638247259340 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Alien_Movement:U5\|temp\[7\] High " "Register Alien_Movement:U5\|temp\[7\] will power up to High" {  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 28 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1638247259340 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Alien_Movement:U5\|temp\[5\] High " "Register Alien_Movement:U5\|temp\[5\] will power up to High" {  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 28 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1638247259340 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Alien_Movement:U5\|temp\[4\] High " "Register Alien_Movement:U5\|temp\[4\] will power up to High" {  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 28 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1638247259340 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Alien_Movement:U5\|temp\[0\] High " "Register Alien_Movement:U5\|temp\[0\] will power up to High" {  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 28 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1638247259340 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Alien_Movement:U6\|temp\[9\] High " "Register Alien_Movement:U6\|temp\[9\] will power up to High" {  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 28 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1638247259340 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Alien_Movement:U6\|temp\[7\] High " "Register Alien_Movement:U6\|temp\[7\] will power up to High" {  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 28 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1638247259340 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Alien_Movement:U6\|temp\[4\] High " "Register Alien_Movement:U6\|temp\[4\] will power up to High" {  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 28 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1638247259340 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Alien_Movement:U6\|temp\[1\] High " "Register Alien_Movement:U6\|temp\[1\] will power up to High" {  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 28 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1638247259340 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Alien_Movement:U6\|temp\[0\] High " "Register Alien_Movement:U6\|temp\[0\] will power up to High" {  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 28 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1638247259340 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ship_controller:U7\|updown_count:Y1\|x_pos_sig\[8\] High " "Register ship_controller:U7\|updown_count:Y1\|x_pos_sig\[8\] will power up to High" {  } { { "ip/up_down_counter.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/up_down_counter.vhd" 22 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1638247259340 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ship_controller:U7\|updown_count:Y1\|x_pos_sig\[5\] High " "Register ship_controller:U7\|updown_count:Y1\|x_pos_sig\[5\] will power up to High" {  } { { "ip/up_down_counter.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/up_down_counter.vhd" 22 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1638247259340 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ship_controller:U7\|updown_count:Y1\|x_pos_sig\[3\] High " "Register ship_controller:U7\|updown_count:Y1\|x_pos_sig\[3\] will power up to High" {  } { { "ip/up_down_counter.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/up_down_counter.vhd" 22 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1638247259340 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ship_controller:U7\|updown_count:Y1\|x_pos_sig\[2\] High " "Register ship_controller:U7\|updown_count:Y1\|x_pos_sig\[2\] will power up to High" {  } { { "ip/up_down_counter.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/up_down_counter.vhd" 22 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1638247259340 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ship_controller:U7\|updown_count:X1\|x_pos_sig\[3\] High " "Register ship_controller:U7\|updown_count:X1\|x_pos_sig\[3\] will power up to High" {  } { { "ip/up_down_counter.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/up_down_counter.vhd" 22 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1638247259340 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ship_controller:U7\|updown_count:X1\|x_pos_sig\[1\] High " "Register ship_controller:U7\|updown_count:X1\|x_pos_sig\[1\] will power up to High" {  } { { "ip/up_down_counter.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/up_down_counter.vhd" 22 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1638247259340 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Alien_Movement:U4\|temp\[9\] High " "Register Alien_Movement:U4\|temp\[9\] will power up to High" {  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 28 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1638247259340 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Alien_Movement:U4\|temp\[7\] High " "Register Alien_Movement:U4\|temp\[7\] will power up to High" {  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 28 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1638247259340 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Alien_Movement:U4\|temp\[6\] High " "Register Alien_Movement:U4\|temp\[6\] will power up to High" {  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 28 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1638247259340 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Alien_Movement:U4\|temp\[5\] High " "Register Alien_Movement:U4\|temp\[5\] will power up to High" {  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 28 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1638247259340 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Alien_Movement:U4\|temp\[1\] High " "Register Alien_Movement:U4\|temp\[1\] will power up to High" {  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 28 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1638247259340 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Alien_Movement:U4\|temp\[0\] High " "Register Alien_Movement:U4\|temp\[0\] will power up to High" {  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 28 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1638247259340 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ship_controller:U7\|updown_count:Y1\|counter\[15\] High " "Register ship_controller:U7\|updown_count:Y1\|counter\[15\] will power up to High" {  } { { "ip/up_down_counter.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/up_down_counter.vhd" 22 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1638247259340 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ship_controller:U7\|updown_count:Y1\|counter\[5\] Low " "Register ship_controller:U7\|updown_count:Y1\|counter\[5\] will power up to Low" {  } { { "ip/up_down_counter.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/up_down_counter.vhd" 22 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1638247259340 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ship_controller:U7\|updown_count:Y1\|counter\[14\] High " "Register ship_controller:U7\|updown_count:Y1\|counter\[14\] will power up to High" {  } { { "ip/up_down_counter.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/up_down_counter.vhd" 22 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1638247259340 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ship_controller:U7\|updown_count:Y1\|counter\[10\] Low " "Register ship_controller:U7\|updown_count:Y1\|counter\[10\] will power up to Low" {  } { { "ip/up_down_counter.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/up_down_counter.vhd" 22 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1638247259340 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ship_controller:U7\|updown_count:Y1\|counter\[4\] High " "Register ship_controller:U7\|updown_count:Y1\|counter\[4\] will power up to High" {  } { { "ip/up_down_counter.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/up_down_counter.vhd" 22 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1638247259340 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ship_controller:U7\|updown_count:Y1\|counter\[3\] Low " "Register ship_controller:U7\|updown_count:Y1\|counter\[3\] will power up to Low" {  } { { "ip/up_down_counter.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/up_down_counter.vhd" 22 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1638247259340 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ship_controller:U7\|updown_count:Y1\|counter\[2\] Low " "Register ship_controller:U7\|updown_count:Y1\|counter\[2\] will power up to Low" {  } { { "ip/up_down_counter.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/up_down_counter.vhd" 22 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1638247259340 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ship_controller:U7\|updown_count:X1\|counter\[15\] High " "Register ship_controller:U7\|updown_count:X1\|counter\[15\] will power up to High" {  } { { "ip/up_down_counter.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/up_down_counter.vhd" 22 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1638247259340 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ship_controller:U7\|updown_count:X1\|counter\[5\] Low " "Register ship_controller:U7\|updown_count:X1\|counter\[5\] will power up to Low" {  } { { "ip/up_down_counter.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/up_down_counter.vhd" 22 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1638247259340 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ship_controller:U7\|updown_count:X1\|counter\[14\] High " "Register ship_controller:U7\|updown_count:X1\|counter\[14\] will power up to High" {  } { { "ip/up_down_counter.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/up_down_counter.vhd" 22 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1638247259340 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ship_controller:U7\|updown_count:X1\|counter\[10\] Low " "Register ship_controller:U7\|updown_count:X1\|counter\[10\] will power up to Low" {  } { { "ip/up_down_counter.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/up_down_counter.vhd" 22 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1638247259340 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ship_controller:U7\|updown_count:X1\|counter\[4\] High " "Register ship_controller:U7\|updown_count:X1\|counter\[4\] will power up to High" {  } { { "ip/up_down_counter.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/up_down_counter.vhd" 22 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1638247259340 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ship_controller:U7\|updown_count:X1\|counter\[3\] Low " "Register ship_controller:U7\|updown_count:X1\|counter\[3\] will power up to Low" {  } { { "ip/up_down_counter.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/up_down_counter.vhd" 22 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1638247259340 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ship_controller:U7\|updown_count:X1\|counter\[2\] Low " "Register ship_controller:U7\|updown_count:X1\|counter\[2\] will power up to Low" {  } { { "ip/up_down_counter.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/up_down_counter.vhd" 22 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1638247259340 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1638247259340 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1638247263463 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/output_files/vga_top.map.smsg " "Generated suppressed messages file C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/output_files/vga_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638247263686 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1638247264255 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638247264255 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw0 " "No output dependent on input pin \"sw0\"" {  } { { "vga_top_level.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/vga_top_level.vhd" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638247264711 "|vga_top|sw0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw1 " "No output dependent on input pin \"sw1\"" {  } { { "vga_top_level.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/vga_top_level.vhd" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638247264711 "|vga_top|sw1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw2 " "No output dependent on input pin \"sw2\"" {  } { { "vga_top_level.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/vga_top_level.vhd" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638247264711 "|vga_top|sw2"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1638247264711 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7435 " "Implemented 7435 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1638247264711 ""} { "Info" "ICUT_CUT_TM_OPINS" "76 " "Implemented 76 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1638247264711 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1638247264711 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7346 " "Implemented 7346 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1638247264711 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1638247264711 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1638247264711 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1638247264711 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 225 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 225 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4861 " "Peak virtual memory: 4861 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1638247264784 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 29 22:41:04 2021 " "Processing ended: Mon Nov 29 22:41:04 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1638247264784 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1638247264784 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:48 " "Total CPU time (on all processors): 00:00:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1638247264784 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1638247264784 ""}
