[
  {
    "EventName": "ls_bad_status2.stli_other",
    "EventCode": "0x24",
    "BriefDescription": "Store-to-load conflicts (load unable to complete due to a non-forwardable conflict with an older store).",
    "UMask": "0x02"
  },
  {
    "EventName": "ls_locks.bus_lock",
    "EventCode": "0x25",
    "BriefDescription": "Retired Lock instructions which caused a bus lock.",
    "UMask": "0x01"
  },
  {
    "EventName": "ls_ret_cl_flush",
    "EventCode": "0x26",
    "BriefDescription": "Retired CLFLUSH instructions."
  },
  {
    "EventName": "ls_ret_cpuid",
    "EventCode": "0x27",
    "BriefDescription": "Retired CPUID instructions."
  },
  {
    "EventName": "ls_dispatch.ld_dispatch",
    "EventCode": "0x29",
    "BriefDescription": "Number of memory load operations dispatched to the load-store unit.",
    "UMask": "0x01"
  },
  {
    "EventName": "ls_dispatch.store_dispatch",
    "EventCode": "0x29",
    "BriefDescription": "Number of memory store operations dispatched to the load-store unit.",
    "UMask": "0x02"
  },
  {
    "EventName": "ls_dispatch.ld_st_dispatch",
    "EventCode": "0x29",
    "BriefDescription": "Number of memory load-store operations dispatched to the load-store unit.",
    "UMask": "0x04"
  },
  {
    "EventName": "ls_dispatch.all",
    "EventCode": "0x29",
    "BriefDescription": "Number of memory operations dispatched to the load-store unit.",
    "UMask": "0x07"
  },
  {
    "EventName": "ls_smi_rx",
    "EventCode": "0x2b",
    "BriefDescription": "SMIs received."
  },
  {
    "EventName": "ls_int_taken",
    "EventCode": "0x2c",
    "BriefDescription": "Interrupts taken."
  },
  {
    "EventName": "ls_stlf",
    "EventCode": "0x35",
    "BriefDescription": "Store-to-load-forward (STLF) hits."
  },
  {
    "EventName": "ls_st_commit_cancel2.st_commit_cancel_wcb_full",
    "EventCode": "0x37",
    "BriefDescription": "Non-cacheable store commits cancelled due to the non-cacheable commit buffer being full.",
    "UMask": "0x01"
  },
  {
    "EventName": "ls_mab_alloc.load_store_allocations",
    "EventCode": "0x41",
    "BriefDescription": "Miss Address Buffer (MAB) entries allocated by a Load-Store (LS) pipe for load-store allocations.",
    "UMask": "0x3f"
  },
  {
    "EventName": "ls_mab_alloc.hardware_prefetcher_allocations",
    "EventCode": "0x41",
    "BriefDescription": "Miss Address Buffer (MAB) entries allocated by a Load-Store (LS) pipe for hardware prefetcher allocations.",
    "UMask": "0x40"
  },
  {
    "EventName": "ls_mab_alloc.all_allocations",
    "EventCode": "0x41",
    "BriefDescription": "Miss Address Buffer (MAB) entries allocated by a Load-Store (LS) pipe for all types of allocations.",
    "UMask": "0x7f"
  },
  {
    "EventName": "ls_dmnd_fills_from_sys.local_l2",
    "EventCode": "0x43",
    "BriefDescription": "Demand data cache fills from local L2 cache.",
    "UMask": "0x01"
  },
  {
    "EventName": "ls_dmnd_fills_from_sys.local_ccx",
    "EventCode": "0x43",
    "BriefDescription": "Demand data cache fills from L3 cache or different L2 cache in the same CCX.",
    "UMask": "0x02"
  },
  {
    "EventName": "ls_dmnd_fills_from_sys.near_cache",
    "EventCode": "0x43",
    "BriefDescription": "Demand data cache fills from cache of another CCX when the address was in the same NUMA node.",
    "UMask": "0x04"
  },
  {
    "EventName": "ls_dmnd_fills_from_sys.dram_io_near",
    "EventCode": "0x43",
    "BriefDescription": "Demand data cache fills from either DRAM or MMIO in the same NUMA node.",
    "UMask": "0x08"
  },
  {
    "EventName": "ls_dmnd_fills_from_sys.far_cache",
    "EventCode": "0x43",
    "BriefDescription": "Demand data cache fills from cache of another CCX when the address was in a different NUMA node.",
    "UMask": "0x10"
  },
  {
    "EventName": "ls_dmnd_fills_from_sys.dram_io_far",
    "EventCode": "0x43",
    "BriefDescription": "Demand data cache fills from either DRAM or MMIO in a different NUMA node (same or different socket).",
    "UMask": "0x40"
  },
  {
    "EventName": "ls_dmnd_fills_from_sys.alternate_memories",
    "EventCode": "0x43",
    "BriefDescription": "Demand data cache fills from extension memory.",
    "UMask": "0x80"
  },
  {
    "EventName": "ls_dmnd_fills_from_sys.all",
    "EventCode": "0x43",
    "BriefDescription": "Demand data cache fills from all types of data sources.",
    "UMask": "0xff"
  },
  {
    "EventName": "ls_any_fills_from_sys.local_l2",
    "EventCode": "0x44",
    "BriefDescription": "Any data cache fills from local L2 cache.",
    "UMask": "0x01"
  },
  {
    "EventName": "ls_any_fills_from_sys.local_ccx",
    "EventCode": "0x44",
    "BriefDescription": "Any data cache fills from L3 cache or different L2 cache in the same CCX.",
    "UMask": "0x02"
  },
  {
    "EventName": "ls_any_fills_from_sys.local_all",
    "EventCode": "0x44",
    "BriefDescription": "Any data cache fills from local L2 cache or L3 cache or different L2 cache in the same CCX.",
    "UMask": "0x03"
  },
  {
    "EventName": "ls_any_fills_from_sys.near_cache",
    "EventCode": "0x44",
    "BriefDescription": "Any data cache fills from cache of another CCX when the address was in the same NUMA node.",
    "UMask": "0x04"
  },
  {
    "EventName": "ls_any_fills_from_sys.dram_io_near",
    "EventCode": "0x44",
    "BriefDescription": "Any data cache fills from either DRAM or MMIO in the same NUMA node.",
    "UMask": "0x08"
  },
  {
    "EventName": "ls_any_fills_from_sys.far_cache",
    "EventCode": "0x44",
    "BriefDescription": "Any data cache fills from cache of another CCX when the address was in a different NUMA node.",
    "UMask": "0x10"
  },
  {
    "EventName": "ls_any_fills_from_sys.remote_cache",
    "EventCode": "0x44",
    "BriefDescription": "Any data cache fills from cache of another CCX when the address was in the same or a different NUMA node.",
    "UMask": "0x14"
  },
  {
    "EventName": "ls_any_fills_from_sys.dram_io_far",
    "EventCode": "0x44",
    "BriefDescription": "Any data cache fills from either DRAM or MMIO in a different NUMA node (same or different socket).",
    "UMask": "0x40"
  },
  {
    "EventName": "ls_any_fills_from_sys.dram_io_all",
    "EventCode": "0x44",
    "BriefDescription": "Any data cache fills from either DRAM or MMIO in any NUMA node (same or different socket).",
    "UMask": "0x48"
  },
  {
    "EventName": "ls_any_fills_from_sys.far_all",
    "EventCode": "0x44",
    "BriefDescription": "Any data cache fills from either cache of another CCX, DRAM or MMIO when the address was in a different NUMA node (same or different socket).",
    "UMask": "0x50"
  },
  {
    "EventName": "ls_any_fills_from_sys.all_dram_io",
    "EventCode": "0x44",
    "BriefDescription": "Any data cache fills from either DRAM or MMIO in any NUMA node (same or different socket).",
    "UMask": "0x48"
  },
  {
    "EventName": "ls_any_fills_from_sys.alternate_memories",
    "EventCode": "0x44",
    "BriefDescription": "Any data cache fills from extension memory.",
    "UMask": "0x80"
  },
  {
    "EventName": "ls_any_fills_from_sys.all",
    "EventCode": "0x44",
    "BriefDescription": "Any data cache fills from all types of data sources.",
    "UMask": "0xff"
  },
  {
    "EventName": "ls_l1_d_tlb_miss.tlb_reload_4k_l2_hit",
    "EventCode": "0x45",
    "BriefDescription": "L1 DTLB misses with L2 DTLB hits for 4k pages.",
    "UMask": "0x01"
  },
  {
    "EventName": "ls_l1_d_tlb_miss.tlb_reload_coalesced_page_hit",
    "EventCode": "0x45",
    "BriefDescription": "L1 DTLB misses with L2 DTLB hits for coalesced pages. A coalesced page is a 16k page created from four adjacent 4k pages.",
    "UMask": "0x02"
  },
  {
    "EventName": "ls_l1_d_tlb_miss.tlb_reload_2m_l2_hit",
    "EventCode": "0x45",
    "BriefDescription": "L1 DTLB misses with L2 DTLB hits for 2M pages.",
    "UMask": "0x04"
  },
  {
    "EventName": "ls_l1_d_tlb_miss.tlb_reload_1g_l2_hit",
    "EventCode": "0x45",
    "BriefDescription": "L1 DTLB misses with L2 DTLB hits for 1G pages.",
    "UMask": "0x08"
  },
  {
    "EventName": "ls_l1_d_tlb_miss.tlb_reload_4k_l2_miss",
    "EventCode": "0x45",
    "BriefDescription": "L1 DTLB misses with L2 DTLB misses (page-table walks are requested) for 4k pages.",
    "UMask": "0x10"
  },
  {
    "EventName": "ls_l1_d_tlb_miss.tlb_reload_coalesced_page_miss",
    "EventCode": "0x45",
    "BriefDescription": "L1 DTLB misses with L2 DTLB misses (page-table walks are requested) for coalesced pages. A coalesced page is a 16k page created from four adjacent 4k pages.",
    "UMask": "0x20"
  },
  {
    "EventName": "ls_l1_d_tlb_miss.tlb_reload_2m_l2_miss",
    "EventCode": "0x45",
    "BriefDescription": "L1 DTLB misses with L2 DTLB misses (page-table walks are requested) for 2M pages.",
    "UMask": "0x40"
  },
  {
    "EventName": "ls_l1_d_tlb_miss.tlb_reload_1g_l2_miss",
    "EventCode": "0x45",
    "BriefDescription": "L1 DTLB misses with L2 DTLB misses (page-table walks are requested) for 1G pages.",
    "UMask": "0x80"
  },
  {
    "EventName": "ls_l1_d_tlb_miss.all_l2_miss",
    "EventCode": "0x45",
    "BriefDescription": "L1 DTLB misses with L2 DTLB misses (page-table walks are requested) for all page sizes.",
    "UMask": "0xf0"
  },
  {
    "EventName": "ls_l1_d_tlb_miss.all",
    "EventCode": "0x45",
    "BriefDescription": "L1 DTLB misses for all page sizes.",
    "UMask": "0xff"
  },
  {
    "EventName": "ls_misal_loads.ma64",
    "EventCode": "0x47",
    "BriefDescription": "64B misaligned (cacheline crossing) loads.",
    "UMask": "0x01"
  },
  {
    "EventName": "ls_misal_loads.ma4k",
    "EventCode": "0x47",
    "BriefDescription": "4kB misaligned (page crossing) loads.",
    "UMask": "0x02"
  },
  {
    "EventName": "ls_pref_instr_disp.prefetch",
    "EventCode": "0x4b",
    "BriefDescription": "Software prefetch instructions dispatched (speculative) of type PrefetchT0 (move data to all cache levels), T1 (move data to all cache levels except L1) and T2 (move data to all cache levels except L1 and L2).",
    "UMask": "0x01"
  },
  {
    "EventName": "ls_pref_instr_disp.prefetch_w",
    "EventCode": "0x4b",
    "BriefDescription": "Software prefetch instructions dispatched (speculative) of type PrefetchW (move data to L1 cache and mark it modifiable).",
    "UMask": "0x02"
  },
  {
    "EventName": "ls_pref_instr_disp.prefetch_nta",
    "EventCode": "0x4b",
    "BriefDescription": "Software prefetch instructions dispatched (speculative) of type PrefetchNTA (move data with minimum cache pollution i.e. non-temporal access).",
    "UMask": "0x04"
  },
  {
    "EventName": "ls_pref_instr_disp.all",
    "EventCode": "0x4b",
    "BriefDescription": "Software prefetch instructions dispatched (speculative) of all types.",
    "UMask": "0x07"
  },
  {
    "EventName": "wcb_close.full_line_64b",
    "EventCode": "0x50",
    "BriefDescription": "Number of events that caused a Write Combining Buffer (WCB) entry to close because all 64 bytes of the entry have been written to.",
    "UMask": "0x01"
  },
  {
    "EventName": "ls_inef_sw_pref.data_pipe_sw_pf_dc_hit",
    "EventCode": "0x52",
    "BriefDescription": "Software prefetches that did not fetch data outside of the processor core as the PREFETCH instruction saw a data cache hit.",
    "UMask": "0x01"
  },
  {
    "EventName": "ls_inef_sw_pref.mab_mch_cnt",
    "EventCode": "0x52",
    "BriefDescription": "Software prefetches that did not fetch data outside of the processor core as the PREFETCH instruction saw a match on an already allocated Miss Address Buffer (MAB).",
    "UMask": "0x02"
  },
  {
    "EventName": "ls_inef_sw_pref.all",
    "EventCode": "0x52",
    "BriefDescript6ion": "Software prefetches that did not fetch data outside of the processor core for any reason.",
    "UMask": "0x03"
  },
  {
    "EventName": "ls_sw_pf_dc_fills.local_l2",
    "EventCode": "0x59",
    "BriefDescription": "Software prefetch data cache fills from local L2 cache.",
    "UMask": "0x01"
  },
  {
    "EventName": "ls_sw_pf_dc_fills.local_ccx",
    "EventCode": "0x59",
    "BriefDescription": "Software prefetch data cache fills from L3 cache or different L2 cache in the same CCX.",
    "UMask": "0x02"
  },
  {
    "EventName": "ls_sw_pf_dc_fills.near_cache",
    "EventCode": "0x59",
    "BriefDescription": "Software prefetch data cache fills from cache of another CCX in the same NUMA node.",
    "UMask": "0x04"
  },
  {
    "EventName": "ls_sw_pf_dc_fills.dram_io_near",
    "EventCode": "0x59",
    "BriefDescription": "Software prefetch data cache fills from either DRAM or MMIO in the same NUMA node.",
    "UMask": "0x08"
  },
  {
    "EventName": "ls_sw_pf_dc_fills.far_cache",
    "EventCode": "0x59",
    "BriefDescription": "Software prefetch data cache fills from cache of another CCX in a different NUMA node.",
    "UMask": "0x10"
  },
  {
    "EventName": "ls_sw_pf_dc_fills.dram_io_far",
    "EventCode": "0x59",
    "BriefDescription": "Software prefetch data cache fills from either DRAM or MMIO in a different NUMA node (same or different socket).",
    "UMask": "0x40"
  },
  {
    "EventName": "ls_sw_pf_dc_fills.alternate_memories",
    "EventCode": "0x59",
    "BriefDescription": "Software prefetch data cache fills from extension memory.",
    "UMask": "0x80"
  },
  {
    "EventName": "ls_sw_pf_dc_fills.all",
    "EventCode": "0x59",
    "BriefDescription": "Software prefetch data cache fills from all types of data sources.",
    "UMask": "0xdf"
  },
  {
    "EventName": "ls_hw_pf_dc_fills.local_l2",
    "EventCode": "0x5a",
    "BriefDescription": "Hardware prefetch data cache fills from local L2 cache.",
    "UMask": "0x01"
  },
  {
    "EventName": "ls_hw_pf_dc_fills.local_ccx",
    "EventCode": "0x5a",
    "BriefDescription": "Hardware prefetch data cache fills from L3 cache or different L2 cache in the same CCX.",
    "UMask": "0x02"
  },
  {
    "EventName": "ls_hw_pf_dc_fills.near_cache",
    "EventCode": "0x5a",
    "BriefDescription": "Hardware prefetch data cache fills from cache of another CCX when the address was in the same NUMA node.",
    "UMask": "0x04"
  },
  {
    "EventName": "ls_hw_pf_dc_fills.dram_io_near",
    "EventCode": "0x5a",
    "BriefDescription": "Hardware prefetch data cache fills from either DRAM or MMIO in the same NUMA node.",
    "UMask": "0x08"
  },
  {
    "EventName": "ls_hw_pf_dc_fills.far_cache",
    "EventCode": "0x5a",
    "BriefDescription": "Hardware prefetch data cache fills from cache of another CCX when the address was in a different NUMA node.",
    "UMask": "0x10"
  },
  {
    "EventName": "ls_hw_pf_dc_fills.dram_io_far",
    "EventCode": "0x5a",
    "BriefDescription": "Hardware prefetch data cache fills from either DRAM or MMIO in a different NUMA node (same or different socket).",
    "UMask": "0x40"
  },
  {
    "EventName": "ls_hw_pf_dc_fills.alternate_memories",
    "EventCode": "0x5a",
    "BriefDescription": "Hardware prefetch data cache fills from extension memory.",
    "UMask": "0x80"
  },
  {
    "EventName": "ls_hw_pf_dc_fills.all",
    "EventCode": "0x5a",
    "BriefDescription": "Hardware prefetch data cache fills from all types of data sources.",
    "UMask": "0xdf"
  },
  {
    "EventName": "ls_alloc_mab_count",
    "EventCode": "0x5f",
    "BriefDescription": "In-flight L1 data cache misses i.e. Miss Address Buffer (MAB) allocations each cycle."
  },
  {
    "EventName": "ls_not_halted_cyc",
    "EventCode": "0x76",
    "BriefDescription": "Core cycles not in halt."
  },
  {
    "EventName": "ls_tlb_flush.all",
    "EventCode": "0x78",
    "BriefDescription": "All TLB Flushes.",
    "UMask": "0xff"
  },
  {
    "EventName": "ls_not_halted_p0_cyc.p0_freq_cyc",
    "EventCode": "0x120",
    "BriefDescription": "Reference cycles (P0 frequency) not in halt .",
    "UMask": "0x1"
  }
]
