{
  "module_name": "ali_drw.json",
  "hash_id": "225fb928d71e466eb9e4c5c67141ec7bf864e8a79fe34ba0c68259737a11372d",
  "original_prompt": "Ingested from linux-6.6.14/tools/perf/pmu-events/arch/arm64/freescale/yitian710/sys/ali_drw.json",
  "human_readable_source": "[\n\t{\n\t\t\"BriefDescription\": \"A Write or Read Op at HIF interface. The unit is 64B.\",\n\t\t\"ConfigCode\": \"0x0\",\n\t\t\"EventName\": \"hif_rd_or_wr\",\n\t\t\"Unit\": \"ali_drw\",\n\t\t\"Compat\": \"ali_drw_pmu\"\n\t},\n\t{\n\t\t\"BriefDescription\": \"A Write Op at HIF interface. The unit is 64B.\",\n\t\t\"ConfigCode\": \"0x1\",\n\t\t\"EventName\": \"hif_wr\",\n\t\t\"Unit\": \"ali_drw\",\n\t\t\"Compat\": \"ali_drw_pmu\"\n\t},\n\t{\n\t\t\"BriefDescription\": \"A Read Op at HIF interface. The unit is 64B.\",\n\t\t\"ConfigCode\": \"0x2\",\n\t\t\"EventName\": \"hif_rd\",\n\t\t\"Unit\": \"ali_drw\",\n\t\t\"Compat\": \"ali_drw_pmu\"\n\t},\n\t{\n\t\t\"BriefDescription\": \"A Read-Modify-Write Op at HIF interface. The unit is 64B.\",\n\t\t\"ConfigCode\": \"0x3\",\n\t\t\"EventName\": \"hif_rmw\",\n\t\t\"Unit\": \"ali_drw\",\n\t\t\"Compat\": \"ali_drw_pmu\"\n\t},\n\t{\n\t\t\"BriefDescription\": \"A high priority Read at HIF interface. The unit is 64B.\",\n\t\t\"ConfigCode\": \"0x4\",\n\t\t\"EventName\": \"hif_hi_pri_rd\",\n\t\t\"Unit\": \"ali_drw\",\n\t\t\"Compat\": \"ali_drw_pmu\"\n\t},\n\t{\n\t\t\"BriefDescription\": \"A write data cycle at DFI interface (to DRAM).\",\n\t\t\"ConfigCode\": \"0x7\",\n\t\t\"EventName\": \"dfi_wr_data_cycles\",\n\t\t\"Unit\": \"ali_drw\",\n\t\t\"Compat\": \"ali_drw_pmu\"\n\t},\n\t{\n\t\t\"BriefDescription\": \"A read data cycle at DFI interface (to DRAM).\",\n\t\t\"ConfigCode\": \"0x8\",\n\t\t\"EventName\": \"dfi_rd_data_cycles\",\n\t\t\"Unit\": \"ali_drw\",\n\t\t\"Compat\": \"ali_drw_pmu\"\n\t},\n\t{\n\t\t\"BriefDescription\": \"A high priority read becomes critical.\",\n\t\t\"ConfigCode\": \"0x9\",\n\t\t\"EventName\": \"hpr_xact_when_critical\",\n\t\t\"Unit\": \"ali_drw\",\n\t\t\"Compat\": \"ali_drw_pmu\"\n\t},\n\t{\n\t\t\"BriefDescription\": \"A low priority read becomes critical.\",\n\t\t\"ConfigCode\": \"0xA\",\n\t\t\"EventName\": \"lpr_xact_when_critical\",\n\t\t\"Unit\": \"ali_drw\",\n\t\t\"Compat\": \"ali_drw_pmu\"\n\t},\n\t{\n\t\t\"BriefDescription\": \"A write becomes critical.\",\n\t\t\"ConfigCode\": \"0xB\",\n\t\t\"EventName\": \"wr_xact_when_critical\",\n\t\t\"Unit\": \"ali_drw\",\n\t\t\"Compat\": \"ali_drw_pmu\"\n\t},\n\t{\n\t\t\"BriefDescription\": \"An Activate(ACT) command to DRAM.\",\n\t\t\"ConfigCode\": \"0xC\",\n\t\t\"EventName\": \"op_is_activate\",\n\t\t\"Unit\": \"ali_drw\",\n\t\t\"Compat\": \"ali_drw_pmu\"\n\t},\n\t{\n\t\t\"BriefDescription\": \"A Read or Write CAS command to DRAM.\",\n\t\t\"ConfigCode\": \"0xD\",\n\t\t\"EventName\": \"op_is_rd_or_wr\",\n\t\t\"Unit\": \"ali_drw\",\n\t\t\"Compat\": \"ali_drw_pmu\"\n\t},\n\t{\n\t\t\"BriefDescription\": \"An Activate(ACT) command for read to DRAM.\",\n\t\t\"ConfigCode\": \"0xE\",\n\t\t\"EventName\": \"op_is_rd_activate\",\n\t\t\"Unit\": \"ali_drw\",\n\t\t\"Compat\": \"ali_drw_pmu\"\n\t},\n\t{\n\t\t\"BriefDescription\": \"A Read CAS command to DRAM.\",\n\t\t\"ConfigCode\": \"0xF\",\n\t\t\"EventName\": \"op_is_rd\",\n\t\t\"Unit\": \"ali_drw\",\n\t\t\"Compat\": \"ali_drw_pmu\"\n\t},\n\t{\n\t\t\"BriefDescription\": \"A Write CAS command to DRAM.\",\n\t\t\"ConfigCode\": \"0x10\",\n\t\t\"EventName\": \"op_is_wr\",\n\t\t\"Unit\": \"ali_drw\",\n\t\t\"Compat\": \"ali_drw_pmu\"\n\t},\n\t{\n\t\t\"BriefDescription\": \"A Masked Write command to DRAM.\",\n\t\t\"ConfigCode\": \"0x11\",\n\t\t\"EventName\": \"op_is_mwr\",\n\t\t\"Unit\": \"ali_drw\",\n\t\t\"Compat\": \"ali_drw_pmu\"\n\t},\n\t{\n\t\t\"BriefDescription\": \"A Precharge(PRE) command to DRAM.\",\n\t\t\"ConfigCode\": \"0x12\",\n\t\t\"EventName\": \"op_is_precharge\",\n\t\t\"Unit\": \"ali_drw\",\n\t\t\"Compat\": \"ali_drw_pmu\"\n\t},\n\t{\n\t\t\"BriefDescription\": \"A Precharge(PRE) required by read or write.\",\n\t\t\"ConfigCode\": \"0x13\",\n\t\t\"EventName\": \"precharge_for_rdwr\",\n\t\t\"Unit\": \"ali_drw\",\n\t\t\"Compat\": \"ali_drw_pmu\"\n\t},\n\t{\n\t\t\"BriefDescription\": \"A Precharge(PRE) required by other conditions.\",\n\t\t\"ConfigCode\": \"0x14\",\n\t\t\"EventName\": \"precharge_for_other\",\n\t\t\"Unit\": \"ali_drw\",\n\t\t\"Compat\": \"ali_drw_pmu\"\n\t},\n\t{\n\t\t\"BriefDescription\": \"A read-write turnaround.\",\n\t\t\"ConfigCode\": \"0x15\",\n\t\t\"EventName\": \"rdwr_transitions\",\n\t\t\"Unit\": \"ali_drw\",\n\t\t\"Compat\": \"ali_drw_pmu\"\n\t},\n\t{\n\t\t\"BriefDescription\": \"A write combine(merge) in write data buffer.\",\n\t\t\"ConfigCode\": \"0x16\",\n\t\t\"EventName\": \"write_combine\",\n\t\t\"Unit\": \"ali_drw\",\n\t\t\"Compat\": \"ali_drw_pmu\"\n\t},\n\t{\n\t\t\"BriefDescription\": \"A Write-After-Read hazard.\",\n\t\t\"ConfigCode\": \"0x17\",\n\t\t\"EventName\": \"war_hazard\",\n\t\t\"Unit\": \"ali_drw\",\n\t\t\"Compat\": \"ali_drw_pmu\"\n\t},\n\t{\n\t\t\"BriefDescription\": \"A Read-After-Write hazard.\",\n\t\t\"ConfigCode\": \"0x18\",\n\t\t\"EventName\": \"raw_hazard\",\n\t\t\"Unit\": \"ali_drw\",\n\t\t\"Compat\": \"ali_drw_pmu\"\n\t},\n\t{\n\t\t\"BriefDescription\": \"A Write-After-Write hazard.\",\n\t\t\"ConfigCode\": \"0x19\",\n\t\t\"EventName\": \"waw_hazard\",\n\t\t\"Unit\": \"ali_drw\",\n\t\t\"Compat\": \"ali_drw_pmu\"\n\t},\n\t{\n\t\t\"BriefDescription\": \"Rank0 enters self-refresh(SRE).\",\n\t\t\"ConfigCode\": \"0x1A\",\n\t\t\"EventName\": \"op_is_enter_selfref_rk0\",\n\t\t\"Unit\": \"ali_drw\",\n\t\t\"Compat\": \"ali_drw_pmu\"\n\t},\n\t{\n\t\t\"BriefDescription\": \"Rank1 enters self-refresh(SRE).\",\n\t\t\"ConfigCode\": \"0x1B\",\n\t\t\"EventName\": \"op_is_enter_selfref_rk1\",\n\t\t\"Unit\": \"ali_drw\",\n\t\t\"Compat\": \"ali_drw_pmu\"\n\t},\n\t{\n\t\t\"BriefDescription\": \"Rank2 enters self-refresh(SRE).\",\n\t\t\"ConfigCode\": \"0x1C\",\n\t\t\"EventName\": \"op_is_enter_selfref_rk2\",\n\t\t\"Unit\": \"ali_drw\",\n\t\t\"Compat\": \"ali_drw_pmu\"\n\t},\n\t{\n\t\t\"BriefDescription\": \"Rank3 enters self-refresh(SRE).\",\n\t\t\"ConfigCode\": \"0x1D\",\n\t\t\"EventName\": \"op_is_enter_selfref_rk3\",\n\t\t\"Unit\": \"ali_drw\",\n\t\t\"Compat\": \"ali_drw_pmu\"\n\t},\n\t{\n\t\t\"BriefDescription\": \"Rank0 enters power-down(PDE).\",\n\t\t\"ConfigCode\": \"0x1E\",\n\t\t\"EventName\": \"op_is_enter_powerdown_rk0\",\n\t\t\"Unit\": \"ali_drw\",\n\t\t\"Compat\": \"ali_drw_pmu\"\n\t},\n\t{\n\t\t\"BriefDescription\": \"Rank1 enters power-down(PDE).\",\n\t\t\"ConfigCode\": \"0x1F\",\n\t\t\"EventName\": \"op_is_enter_powerdown_rk1\",\n\t\t\"Unit\": \"ali_drw\",\n\t\t\"Compat\": \"ali_drw_pmu\"\n\t},\n\t{\n\t\t\"BriefDescription\": \"Rank2 enters power-down(PDE).\",\n\t\t\"ConfigCode\": \"0x20\",\n\t\t\"EventName\": \"op_is_enter_powerdown_rk2\",\n\t\t\"Unit\": \"ali_drw\",\n\t\t\"Compat\": \"ali_drw_pmu\"\n\t},\n\t{\n\t\t\"BriefDescription\": \"Rank3 enters power-down(PDE).\",\n\t\t\"ConfigCode\": \"0x21\",\n\t\t\"EventName\": \"op_is_enter_powerdown_rk3\",\n\t\t\"Unit\": \"ali_drw\",\n\t\t\"Compat\": \"ali_drw_pmu\"\n\t},\n\t{\n\t\t\"BriefDescription\": \"A cycle that Rank0 stays in self-refresh mode.\",\n\t\t\"ConfigCode\": \"0x26\",\n\t\t\"EventName\": \"selfref_mode_rk0\",\n\t\t\"Unit\": \"ali_drw\",\n\t\t\"Compat\": \"ali_drw_pmu\"\n\t},\n\t{\n\t\t\"BriefDescription\": \"A cycle that Rank1 stays in self-refresh mode.\",\n\t\t\"ConfigCode\": \"0x27\",\n\t\t\"EventName\": \"selfref_mode_rk1\",\n\t\t\"Unit\": \"ali_drw\",\n\t\t\"Compat\": \"ali_drw_pmu\"\n\t},\n\t{\n\t\t\"BriefDescription\": \"A cycle that Rank2 stays in self-refresh mode.\",\n\t\t\"ConfigCode\": \"0x28\",\n\t\t\"EventName\": \"selfref_mode_rk2\",\n\t\t\"Unit\": \"ali_drw\",\n\t\t\"Compat\": \"ali_drw_pmu\"\n\t},\n\t{\n\t\t\"BriefDescription\": \"A cycle that Rank3 stays in self-refresh mode.\",\n\t\t\"ConfigCode\": \"0x29\",\n\t\t\"EventName\": \"selfref_mode_rk3\",\n\t\t\"Unit\": \"ali_drw\",\n\t\t\"Compat\": \"ali_drw_pmu\"\n\t},\n\t{\n\t\t\"BriefDescription\": \"An auto-refresh(REF) command to DRAM.\",\n\t\t\"ConfigCode\": \"0x2A\",\n\t\t\"EventName\": \"op_is_refresh\",\n\t\t\"Unit\": \"ali_drw\",\n\t\t\"Compat\": \"ali_drw_pmu\"\n\t},\n\t{\n\t\t\"BriefDescription\": \"A critical auto-refresh(REF) command to DRAM.\",\n\t\t\"ConfigCode\": \"0x2B\",\n\t\t\"EventName\": \"op_is_crit_ref\",\n\t\t\"Unit\": \"ali_drw\",\n\t\t\"Compat\": \"ali_drw_pmu\"\n\t},\n\t{\n\t\t\"BriefDescription\": \"An MRR or MRW command to DRAM.\",\n\t\t\"ConfigCode\": \"0x2D\",\n\t\t\"EventName\": \"op_is_load_mode\",\n\t\t\"Unit\": \"ali_drw\",\n\t\t\"Compat\": \"ali_drw_pmu\"\n\t},\n\t{\n\t\t\"BriefDescription\": \"A ZQCal command to DRAM.\",\n\t\t\"ConfigCode\": \"0x2E\",\n\t\t\"EventName\": \"op_is_zqcl\",\n\t\t\"Unit\": \"ali_drw\",\n\t\t\"Compat\": \"ali_drw_pmu\"\n\t},\n\t{\n\t\t\"BriefDescription\": \"At least one entry in read queue reaches the visible window limit.\",\n\t\t\"ConfigCode\": \"0x30\",\n\t\t\"EventName\": \"visible_window_limit_reached_rd\",\n\t\t\"Unit\": \"ali_drw\",\n\t\t\"Compat\": \"ali_drw_pmu\"\n\t},\n\t{\n\t\t\"BriefDescription\": \"At least one entry in write queue reaches the visible window limit.\",\n\t\t\"ConfigCode\": \"0x31\",\n\t\t\"EventName\": \"visible_window_limit_reached_wr\",\n\t\t\"Unit\": \"ali_drw\",\n\t\t\"Compat\": \"ali_drw_pmu\"\n\t},\n\t{\n\t\t\"BriefDescription\": \"A DQS Oscillator MPC command to DRAM.\",\n\t\t\"ConfigCode\": \"0x34\",\n\t\t\"EventName\": \"op_is_dqsosc_mpc\",\n\t\t\"Unit\": \"ali_drw\",\n\t\t\"Compat\": \"ali_drw_pmu\"\n\t},\n\t{\n\t\t\"BriefDescription\": \"A DQS Oscillator MRR command to DRAM.\",\n\t\t\"ConfigCode\": \"0x35\",\n\t\t\"EventName\": \"op_is_dqsosc_mrr\",\n\t\t\"Unit\": \"ali_drw\",\n\t\t\"Compat\": \"ali_drw_pmu\"\n\t},\n\t{\n\t\t\"BriefDescription\": \"A Temperature Compensated Refresh(TCR) MRR command to DRAM.\",\n\t\t\"ConfigCode\": \"0x36\",\n\t\t\"EventName\": \"op_is_tcr_mrr\",\n\t\t\"Unit\": \"ali_drw\",\n\t\t\"Compat\": \"ali_drw_pmu\"\n\t},\n\t{\n\t\t\"BriefDescription\": \"A ZQCal Start command to DRAM.\",\n\t\t\"ConfigCode\": \"0x37\",\n\t\t\"EventName\": \"op_is_zqstart\",\n\t\t\"Unit\": \"ali_drw\",\n\t\t\"Compat\": \"ali_drw_pmu\"\n\t},\n\t{\n\t\t\"BriefDescription\": \"A ZQCal Latch command to DRAM.\",\n\t\t\"ConfigCode\": \"0x38\",\n\t\t\"EventName\": \"op_is_zqlatch\",\n\t\t\"Unit\": \"ali_drw\",\n\t\t\"Compat\": \"ali_drw_pmu\"\n\t},\n\t{\n\t\t\"BriefDescription\": \"A packet at CHI TXREQ interface (request).\",\n\t\t\"ConfigCode\": \"0x39\",\n\t\t\"EventName\": \"chi_txreq\",\n\t\t\"Unit\": \"ali_drw\",\n\t\t\"Compat\": \"ali_drw_pmu\"\n\t},\n\t{\n\t\t\"BriefDescription\": \"A packet at CHI TXDAT interface (read data).\",\n\t\t\"ConfigCode\": \"0x3A\",\n\t\t\"EventName\": \"chi_txdat\",\n\t\t\"Unit\": \"ali_drw\",\n\t\t\"Compat\": \"ali_drw_pmu\"\n\t},\n\t{\n\t\t\"BriefDescription\": \"A packet at CHI RXDAT interface (write data).\",\n\t\t\"ConfigCode\": \"0x3B\",\n\t\t\"EventName\": \"chi_rxdat\",\n\t\t\"Unit\": \"ali_drw\",\n\t\t\"Compat\": \"ali_drw_pmu\"\n\t},\n\t{\n\t\t\"BriefDescription\": \"A packet at CHI RXRSP interface.\",\n\t\t\"ConfigCode\": \"0x3C\",\n\t\t\"EventName\": \"chi_rxrsp\",\n\t\t\"Unit\": \"ali_drw\",\n\t\t\"Compat\": \"ali_drw_pmu\"\n\t},\n\t{\n\t\t\"BriefDescription\": \"A violation detected in TZC.\",\n\t\t\"ConfigCode\": \"0x3D\",\n\t\t\"EventName\": \"tsz_vio\",\n\t\t\"Unit\": \"ali_drw\",\n\t\t\"Compat\": \"ali_drw_pmu\"\n\t},\n\t{\n\t\t\"BriefDescription\": \"The ddr cycles.\",\n\t\t\"ConfigCode\": \"0x80\",\n\t\t\"EventName\": \"ddr_cycles\",\n\t\t\"Unit\": \"ali_drw\",\n\t\t\"Compat\": \"ali_drw_pmu\"\n\t}\n]\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}