;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-26
	MOV -7, <-20
	DJN -1, @-20
	DJN 0, 34
	SPL 0, <402
	SPL 0, <402
	SPL 300, 90
	SUB -600, 104
	ADD #270, <1
	ADD #270, <1
	SPL 0, <402
	SLT #0, -40
	SPL 0, <402
	JMP 0
	CMP -207, <-120
	SUB #-600, <0
	JMP 0
	JMZ @10, @1
	JMZ @10, @1
	ADD 30, 9
	SUB #0, -0
	SLT 270, 60
	ADD 30, 9
	MOV -1, <-26
	ADD @121, 103
	JMN <13, 0
	JMN <121, 106
	SUB @121, 103
	JMN <421, 173
	JMN <-127, 100
	SPL @-650, @30
	ADD 300, 90
	ADD 20, 110
	ADD #270, <1
	ADD <20, <110
	ADD #270, <1
	ADD #270, <1
	SUB -1, <-20
	ADD #-10, <1
	SUB -400, 900
	SPL 0, <-2
	ADD #0, -0
	DJN -1, @-20
	CMP -207, <-120
	MOV -7, <-20
	MOV -1, <-26
	MOV -1, <-26
	MOV -7, <-20
	CMP -207, <-120
	MOV -1, <-26
