
CanNode1F4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000403c  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000290  0800420c  0800420c  0000520c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800449c  0800449c  0000605c  2**0
                  CONTENTS
  4 .ARM          00000008  0800449c  0800449c  0000549c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080044a4  080044a4  0000605c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080044a4  080044a4  000054a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080044a8  080044a8  000054a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  080044ac  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000025c  2000005c  08004508  0000605c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200002b8  08004508  000062b8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000605c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a185  00000000  00000000  0000608c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001a22  00000000  00000000  00010211  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000860  00000000  00000000  00011c38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000663  00000000  00000000  00012498  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00020b36  00000000  00000000  00012afb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000a780  00000000  00000000  00033631  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c92c2  00000000  00000000  0003ddb1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00107073  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002738  00000000  00000000  001070b8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000058  00000000  00000000  001097f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	2000005c 	.word	0x2000005c
 80001ec:	00000000 	.word	0x00000000
 80001f0:	080041f4 	.word	0x080041f4

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000060 	.word	0x20000060
 800020c:	080041f4 	.word	0x080041f4

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295
 80002d4:	f000 b96a 	b.w	80005ac <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9d08      	ldr	r5, [sp, #32]
 80002f6:	460c      	mov	r4, r1
 80002f8:	2b00      	cmp	r3, #0
 80002fa:	d14e      	bne.n	800039a <__udivmoddi4+0xaa>
 80002fc:	4694      	mov	ip, r2
 80002fe:	458c      	cmp	ip, r1
 8000300:	4686      	mov	lr, r0
 8000302:	fab2 f282 	clz	r2, r2
 8000306:	d962      	bls.n	80003ce <__udivmoddi4+0xde>
 8000308:	b14a      	cbz	r2, 800031e <__udivmoddi4+0x2e>
 800030a:	f1c2 0320 	rsb	r3, r2, #32
 800030e:	4091      	lsls	r1, r2
 8000310:	fa20 f303 	lsr.w	r3, r0, r3
 8000314:	fa0c fc02 	lsl.w	ip, ip, r2
 8000318:	4319      	orrs	r1, r3
 800031a:	fa00 fe02 	lsl.w	lr, r0, r2
 800031e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000322:	fa1f f68c 	uxth.w	r6, ip
 8000326:	fbb1 f4f7 	udiv	r4, r1, r7
 800032a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800032e:	fb07 1114 	mls	r1, r7, r4, r1
 8000332:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000336:	fb04 f106 	mul.w	r1, r4, r6
 800033a:	4299      	cmp	r1, r3
 800033c:	d90a      	bls.n	8000354 <__udivmoddi4+0x64>
 800033e:	eb1c 0303 	adds.w	r3, ip, r3
 8000342:	f104 30ff 	add.w	r0, r4, #4294967295
 8000346:	f080 8112 	bcs.w	800056e <__udivmoddi4+0x27e>
 800034a:	4299      	cmp	r1, r3
 800034c:	f240 810f 	bls.w	800056e <__udivmoddi4+0x27e>
 8000350:	3c02      	subs	r4, #2
 8000352:	4463      	add	r3, ip
 8000354:	1a59      	subs	r1, r3, r1
 8000356:	fa1f f38e 	uxth.w	r3, lr
 800035a:	fbb1 f0f7 	udiv	r0, r1, r7
 800035e:	fb07 1110 	mls	r1, r7, r0, r1
 8000362:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000366:	fb00 f606 	mul.w	r6, r0, r6
 800036a:	429e      	cmp	r6, r3
 800036c:	d90a      	bls.n	8000384 <__udivmoddi4+0x94>
 800036e:	eb1c 0303 	adds.w	r3, ip, r3
 8000372:	f100 31ff 	add.w	r1, r0, #4294967295
 8000376:	f080 80fc 	bcs.w	8000572 <__udivmoddi4+0x282>
 800037a:	429e      	cmp	r6, r3
 800037c:	f240 80f9 	bls.w	8000572 <__udivmoddi4+0x282>
 8000380:	4463      	add	r3, ip
 8000382:	3802      	subs	r0, #2
 8000384:	1b9b      	subs	r3, r3, r6
 8000386:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800038a:	2100      	movs	r1, #0
 800038c:	b11d      	cbz	r5, 8000396 <__udivmoddi4+0xa6>
 800038e:	40d3      	lsrs	r3, r2
 8000390:	2200      	movs	r2, #0
 8000392:	e9c5 3200 	strd	r3, r2, [r5]
 8000396:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800039a:	428b      	cmp	r3, r1
 800039c:	d905      	bls.n	80003aa <__udivmoddi4+0xba>
 800039e:	b10d      	cbz	r5, 80003a4 <__udivmoddi4+0xb4>
 80003a0:	e9c5 0100 	strd	r0, r1, [r5]
 80003a4:	2100      	movs	r1, #0
 80003a6:	4608      	mov	r0, r1
 80003a8:	e7f5      	b.n	8000396 <__udivmoddi4+0xa6>
 80003aa:	fab3 f183 	clz	r1, r3
 80003ae:	2900      	cmp	r1, #0
 80003b0:	d146      	bne.n	8000440 <__udivmoddi4+0x150>
 80003b2:	42a3      	cmp	r3, r4
 80003b4:	d302      	bcc.n	80003bc <__udivmoddi4+0xcc>
 80003b6:	4290      	cmp	r0, r2
 80003b8:	f0c0 80f0 	bcc.w	800059c <__udivmoddi4+0x2ac>
 80003bc:	1a86      	subs	r6, r0, r2
 80003be:	eb64 0303 	sbc.w	r3, r4, r3
 80003c2:	2001      	movs	r0, #1
 80003c4:	2d00      	cmp	r5, #0
 80003c6:	d0e6      	beq.n	8000396 <__udivmoddi4+0xa6>
 80003c8:	e9c5 6300 	strd	r6, r3, [r5]
 80003cc:	e7e3      	b.n	8000396 <__udivmoddi4+0xa6>
 80003ce:	2a00      	cmp	r2, #0
 80003d0:	f040 8090 	bne.w	80004f4 <__udivmoddi4+0x204>
 80003d4:	eba1 040c 	sub.w	r4, r1, ip
 80003d8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003dc:	fa1f f78c 	uxth.w	r7, ip
 80003e0:	2101      	movs	r1, #1
 80003e2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003e6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003ea:	fb08 4416 	mls	r4, r8, r6, r4
 80003ee:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003f2:	fb07 f006 	mul.w	r0, r7, r6
 80003f6:	4298      	cmp	r0, r3
 80003f8:	d908      	bls.n	800040c <__udivmoddi4+0x11c>
 80003fa:	eb1c 0303 	adds.w	r3, ip, r3
 80003fe:	f106 34ff 	add.w	r4, r6, #4294967295
 8000402:	d202      	bcs.n	800040a <__udivmoddi4+0x11a>
 8000404:	4298      	cmp	r0, r3
 8000406:	f200 80cd 	bhi.w	80005a4 <__udivmoddi4+0x2b4>
 800040a:	4626      	mov	r6, r4
 800040c:	1a1c      	subs	r4, r3, r0
 800040e:	fa1f f38e 	uxth.w	r3, lr
 8000412:	fbb4 f0f8 	udiv	r0, r4, r8
 8000416:	fb08 4410 	mls	r4, r8, r0, r4
 800041a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800041e:	fb00 f707 	mul.w	r7, r0, r7
 8000422:	429f      	cmp	r7, r3
 8000424:	d908      	bls.n	8000438 <__udivmoddi4+0x148>
 8000426:	eb1c 0303 	adds.w	r3, ip, r3
 800042a:	f100 34ff 	add.w	r4, r0, #4294967295
 800042e:	d202      	bcs.n	8000436 <__udivmoddi4+0x146>
 8000430:	429f      	cmp	r7, r3
 8000432:	f200 80b0 	bhi.w	8000596 <__udivmoddi4+0x2a6>
 8000436:	4620      	mov	r0, r4
 8000438:	1bdb      	subs	r3, r3, r7
 800043a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800043e:	e7a5      	b.n	800038c <__udivmoddi4+0x9c>
 8000440:	f1c1 0620 	rsb	r6, r1, #32
 8000444:	408b      	lsls	r3, r1
 8000446:	fa22 f706 	lsr.w	r7, r2, r6
 800044a:	431f      	orrs	r7, r3
 800044c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000450:	fa04 f301 	lsl.w	r3, r4, r1
 8000454:	ea43 030c 	orr.w	r3, r3, ip
 8000458:	40f4      	lsrs	r4, r6
 800045a:	fa00 f801 	lsl.w	r8, r0, r1
 800045e:	0c38      	lsrs	r0, r7, #16
 8000460:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000464:	fbb4 fef0 	udiv	lr, r4, r0
 8000468:	fa1f fc87 	uxth.w	ip, r7
 800046c:	fb00 441e 	mls	r4, r0, lr, r4
 8000470:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000474:	fb0e f90c 	mul.w	r9, lr, ip
 8000478:	45a1      	cmp	r9, r4
 800047a:	fa02 f201 	lsl.w	r2, r2, r1
 800047e:	d90a      	bls.n	8000496 <__udivmoddi4+0x1a6>
 8000480:	193c      	adds	r4, r7, r4
 8000482:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000486:	f080 8084 	bcs.w	8000592 <__udivmoddi4+0x2a2>
 800048a:	45a1      	cmp	r9, r4
 800048c:	f240 8081 	bls.w	8000592 <__udivmoddi4+0x2a2>
 8000490:	f1ae 0e02 	sub.w	lr, lr, #2
 8000494:	443c      	add	r4, r7
 8000496:	eba4 0409 	sub.w	r4, r4, r9
 800049a:	fa1f f983 	uxth.w	r9, r3
 800049e:	fbb4 f3f0 	udiv	r3, r4, r0
 80004a2:	fb00 4413 	mls	r4, r0, r3, r4
 80004a6:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80004aa:	fb03 fc0c 	mul.w	ip, r3, ip
 80004ae:	45a4      	cmp	ip, r4
 80004b0:	d907      	bls.n	80004c2 <__udivmoddi4+0x1d2>
 80004b2:	193c      	adds	r4, r7, r4
 80004b4:	f103 30ff 	add.w	r0, r3, #4294967295
 80004b8:	d267      	bcs.n	800058a <__udivmoddi4+0x29a>
 80004ba:	45a4      	cmp	ip, r4
 80004bc:	d965      	bls.n	800058a <__udivmoddi4+0x29a>
 80004be:	3b02      	subs	r3, #2
 80004c0:	443c      	add	r4, r7
 80004c2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80004c6:	fba0 9302 	umull	r9, r3, r0, r2
 80004ca:	eba4 040c 	sub.w	r4, r4, ip
 80004ce:	429c      	cmp	r4, r3
 80004d0:	46ce      	mov	lr, r9
 80004d2:	469c      	mov	ip, r3
 80004d4:	d351      	bcc.n	800057a <__udivmoddi4+0x28a>
 80004d6:	d04e      	beq.n	8000576 <__udivmoddi4+0x286>
 80004d8:	b155      	cbz	r5, 80004f0 <__udivmoddi4+0x200>
 80004da:	ebb8 030e 	subs.w	r3, r8, lr
 80004de:	eb64 040c 	sbc.w	r4, r4, ip
 80004e2:	fa04 f606 	lsl.w	r6, r4, r6
 80004e6:	40cb      	lsrs	r3, r1
 80004e8:	431e      	orrs	r6, r3
 80004ea:	40cc      	lsrs	r4, r1
 80004ec:	e9c5 6400 	strd	r6, r4, [r5]
 80004f0:	2100      	movs	r1, #0
 80004f2:	e750      	b.n	8000396 <__udivmoddi4+0xa6>
 80004f4:	f1c2 0320 	rsb	r3, r2, #32
 80004f8:	fa20 f103 	lsr.w	r1, r0, r3
 80004fc:	fa0c fc02 	lsl.w	ip, ip, r2
 8000500:	fa24 f303 	lsr.w	r3, r4, r3
 8000504:	4094      	lsls	r4, r2
 8000506:	430c      	orrs	r4, r1
 8000508:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800050c:	fa00 fe02 	lsl.w	lr, r0, r2
 8000510:	fa1f f78c 	uxth.w	r7, ip
 8000514:	fbb3 f0f8 	udiv	r0, r3, r8
 8000518:	fb08 3110 	mls	r1, r8, r0, r3
 800051c:	0c23      	lsrs	r3, r4, #16
 800051e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000522:	fb00 f107 	mul.w	r1, r0, r7
 8000526:	4299      	cmp	r1, r3
 8000528:	d908      	bls.n	800053c <__udivmoddi4+0x24c>
 800052a:	eb1c 0303 	adds.w	r3, ip, r3
 800052e:	f100 36ff 	add.w	r6, r0, #4294967295
 8000532:	d22c      	bcs.n	800058e <__udivmoddi4+0x29e>
 8000534:	4299      	cmp	r1, r3
 8000536:	d92a      	bls.n	800058e <__udivmoddi4+0x29e>
 8000538:	3802      	subs	r0, #2
 800053a:	4463      	add	r3, ip
 800053c:	1a5b      	subs	r3, r3, r1
 800053e:	b2a4      	uxth	r4, r4
 8000540:	fbb3 f1f8 	udiv	r1, r3, r8
 8000544:	fb08 3311 	mls	r3, r8, r1, r3
 8000548:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800054c:	fb01 f307 	mul.w	r3, r1, r7
 8000550:	42a3      	cmp	r3, r4
 8000552:	d908      	bls.n	8000566 <__udivmoddi4+0x276>
 8000554:	eb1c 0404 	adds.w	r4, ip, r4
 8000558:	f101 36ff 	add.w	r6, r1, #4294967295
 800055c:	d213      	bcs.n	8000586 <__udivmoddi4+0x296>
 800055e:	42a3      	cmp	r3, r4
 8000560:	d911      	bls.n	8000586 <__udivmoddi4+0x296>
 8000562:	3902      	subs	r1, #2
 8000564:	4464      	add	r4, ip
 8000566:	1ae4      	subs	r4, r4, r3
 8000568:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800056c:	e739      	b.n	80003e2 <__udivmoddi4+0xf2>
 800056e:	4604      	mov	r4, r0
 8000570:	e6f0      	b.n	8000354 <__udivmoddi4+0x64>
 8000572:	4608      	mov	r0, r1
 8000574:	e706      	b.n	8000384 <__udivmoddi4+0x94>
 8000576:	45c8      	cmp	r8, r9
 8000578:	d2ae      	bcs.n	80004d8 <__udivmoddi4+0x1e8>
 800057a:	ebb9 0e02 	subs.w	lr, r9, r2
 800057e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000582:	3801      	subs	r0, #1
 8000584:	e7a8      	b.n	80004d8 <__udivmoddi4+0x1e8>
 8000586:	4631      	mov	r1, r6
 8000588:	e7ed      	b.n	8000566 <__udivmoddi4+0x276>
 800058a:	4603      	mov	r3, r0
 800058c:	e799      	b.n	80004c2 <__udivmoddi4+0x1d2>
 800058e:	4630      	mov	r0, r6
 8000590:	e7d4      	b.n	800053c <__udivmoddi4+0x24c>
 8000592:	46d6      	mov	lr, sl
 8000594:	e77f      	b.n	8000496 <__udivmoddi4+0x1a6>
 8000596:	4463      	add	r3, ip
 8000598:	3802      	subs	r0, #2
 800059a:	e74d      	b.n	8000438 <__udivmoddi4+0x148>
 800059c:	4606      	mov	r6, r0
 800059e:	4623      	mov	r3, r4
 80005a0:	4608      	mov	r0, r1
 80005a2:	e70f      	b.n	80003c4 <__udivmoddi4+0xd4>
 80005a4:	3e02      	subs	r6, #2
 80005a6:	4463      	add	r3, ip
 80005a8:	e730      	b.n	800040c <__udivmoddi4+0x11c>
 80005aa:	bf00      	nop

080005ac <__aeabi_idiv0>:
 80005ac:	4770      	bx	lr
 80005ae:	bf00      	nop

080005b0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005b0:	b580      	push	{r7, lr}
 80005b2:	b098      	sub	sp, #96	@ 0x60
 80005b4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005b6:	f000 fd05 	bl	8000fc4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005ba:	f000 f8d7 	bl	800076c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005be:	f000 f993 	bl	80008e8 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80005c2:	f000 f967 	bl	8000894 <MX_USART2_UART_Init>
  MX_CAN1_Init();
 80005c6:	f000 f92f 	bl	8000828 <MX_CAN1_Init>
  /* USER CODE BEGIN 2 */
  sprintf(msg, "Inicializado Node2\r\n");
 80005ca:	495e      	ldr	r1, [pc, #376]	@ (8000744 <main+0x194>)
 80005cc:	485e      	ldr	r0, [pc, #376]	@ (8000748 <main+0x198>)
 80005ce:	f003 f971 	bl	80038b4 <siprintf>
  HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 80005d2:	485d      	ldr	r0, [pc, #372]	@ (8000748 <main+0x198>)
 80005d4:	f7ff fe1c 	bl	8000210 <strlen>
 80005d8:	4603      	mov	r3, r0
 80005da:	b29a      	uxth	r2, r3
 80005dc:	f04f 33ff 	mov.w	r3, #4294967295
 80005e0:	4959      	ldr	r1, [pc, #356]	@ (8000748 <main+0x198>)
 80005e2:	485a      	ldr	r0, [pc, #360]	@ (800074c <main+0x19c>)
 80005e4:	f002 fd26 	bl	8003034 <HAL_UART_Transmit>

	if(HAL_CAN_ActivateNotification(&hcan1,CAN_IT_TX_MAILBOX_EMPTY | CAN_IT_RX_FIFO0_MSG_PENDING | CAN_IT_RX_FIFO0_FULL | CAN_IT_BUSOFF) != HAL_OK)
 80005e8:	f240 4107 	movw	r1, #1031	@ 0x407
 80005ec:	4858      	ldr	r0, [pc, #352]	@ (8000750 <main+0x1a0>)
 80005ee:	f001 f9dd 	bl	80019ac <HAL_CAN_ActivateNotification>
 80005f2:	4603      	mov	r3, r0
 80005f4:	2b00      	cmp	r3, #0
 80005f6:	d001      	beq.n	80005fc <main+0x4c>
	{
		Error_Handler();
 80005f8:	f000 fb2e 	bl	8000c58 <Error_Handler>
	}

	CAN_Filter_Config();
 80005fc:	f000 f9e2 	bl	80009c4 <CAN_Filter_Config>

	if( HAL_CAN_Start(&hcan1) != HAL_OK)
 8000600:	4853      	ldr	r0, [pc, #332]	@ (8000750 <main+0x1a0>)
 8000602:	f000 ff51 	bl	80014a8 <HAL_CAN_Start>
 8000606:	4603      	mov	r3, r0
 8000608:	2b00      	cmp	r3, #0
 800060a:	d001      	beq.n	8000610 <main+0x60>
	{
		Error_Handler();
 800060c:	f000 fb24 	bl	8000c58 <Error_Handler>
	}

	CAN_TxHeaderTypeDef TxHeader;
	uint32_t TxMailbox;
	uint8_t message[5] = {'H', 'E','L','L','O'};
 8000610:	4a50      	ldr	r2, [pc, #320]	@ (8000754 <main+0x1a4>)
 8000612:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8000616:	e892 0003 	ldmia.w	r2, {r0, r1}
 800061a:	6018      	str	r0, [r3, #0]
 800061c:	3304      	adds	r3, #4
 800061e:	7019      	strb	r1, [r3, #0]

	TxHeader.DLC = 5;
 8000620:	2305      	movs	r3, #5
 8000622:	65bb      	str	r3, [r7, #88]	@ 0x58
	TxHeader.StdId = 0x65D;
 8000624:	f240 635d 	movw	r3, #1629	@ 0x65d
 8000628:	64bb      	str	r3, [r7, #72]	@ 0x48
	TxHeader.IDE = CAN_ID_STD;
 800062a:	2300      	movs	r3, #0
 800062c:	653b      	str	r3, [r7, #80]	@ 0x50
	TxHeader.RTR = CAN_RTR_DATA;
 800062e:	2300      	movs	r3, #0
 8000630:	657b      	str	r3, [r7, #84]	@ 0x54

	if (HAL_CAN_AddTxMessage(&hcan1, &TxHeader, &message, &TxMailbox) != HAL_OK){
 8000632:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8000636:	f107 023c 	add.w	r2, r7, #60	@ 0x3c
 800063a:	f107 0148 	add.w	r1, r7, #72	@ 0x48
 800063e:	4844      	ldr	r0, [pc, #272]	@ (8000750 <main+0x1a0>)
 8000640:	f000 ff76 	bl	8001530 <HAL_CAN_AddTxMessage>
 8000644:	4603      	mov	r3, r0
 8000646:	2b00      	cmp	r3, #0
 8000648:	d010      	beq.n	800066c <main+0xbc>
		sprintf(msg, "Erro: HAL_CAN_AddTxMessage\r\n");
 800064a:	4943      	ldr	r1, [pc, #268]	@ (8000758 <main+0x1a8>)
 800064c:	483e      	ldr	r0, [pc, #248]	@ (8000748 <main+0x198>)
 800064e:	f003 f931 	bl	80038b4 <siprintf>
		HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8000652:	483d      	ldr	r0, [pc, #244]	@ (8000748 <main+0x198>)
 8000654:	f7ff fddc 	bl	8000210 <strlen>
 8000658:	4603      	mov	r3, r0
 800065a:	b29a      	uxth	r2, r3
 800065c:	f04f 33ff 	mov.w	r3, #4294967295
 8000660:	4939      	ldr	r1, [pc, #228]	@ (8000748 <main+0x198>)
 8000662:	483a      	ldr	r0, [pc, #232]	@ (800074c <main+0x19c>)
 8000664:	f002 fce6 	bl	8003034 <HAL_UART_Transmit>
		Error_Handler();
 8000668:	f000 faf6 	bl	8000c58 <Error_Handler>
	}

	while(HAL_CAN_IsTxMessagePending(&hcan1, TxMailbox) ==  1U);
 800066c:	bf00      	nop
 800066e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000670:	4619      	mov	r1, r3
 8000672:	4837      	ldr	r0, [pc, #220]	@ (8000750 <main+0x1a0>)
 8000674:	f001 f82c 	bl	80016d0 <HAL_CAN_IsTxMessagePending>
 8000678:	4603      	mov	r3, r0
 800067a:	2b01      	cmp	r3, #1
 800067c:	d0f7      	beq.n	800066e <main+0xbe>

	  sprintf(msg, "Menssagem Enviado\r\n");
 800067e:	4937      	ldr	r1, [pc, #220]	@ (800075c <main+0x1ac>)
 8000680:	4831      	ldr	r0, [pc, #196]	@ (8000748 <main+0x198>)
 8000682:	f003 f917 	bl	80038b4 <siprintf>
	  HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8000686:	4830      	ldr	r0, [pc, #192]	@ (8000748 <main+0x198>)
 8000688:	f7ff fdc2 	bl	8000210 <strlen>
 800068c:	4603      	mov	r3, r0
 800068e:	b29a      	uxth	r2, r3
 8000690:	f04f 33ff 	mov.w	r3, #4294967295
 8000694:	492c      	ldr	r1, [pc, #176]	@ (8000748 <main+0x198>)
 8000696:	482d      	ldr	r0, [pc, #180]	@ (800074c <main+0x19c>)
 8000698:	f002 fccc 	bl	8003034 <HAL_UART_Transmit>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  while(!HAL_CAN_GetRxFifoFillLevel(&hcan1, CAN_RX_FIFO0)){
 800069c:	e02f      	b.n	80006fe <main+0x14e>
		  HAL_Delay(1000);
 800069e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80006a2:	f000 fd01 	bl	80010a8 <HAL_Delay>
		  sprintf(msg, "Waiting...\r\n");
 80006a6:	492e      	ldr	r1, [pc, #184]	@ (8000760 <main+0x1b0>)
 80006a8:	4827      	ldr	r0, [pc, #156]	@ (8000748 <main+0x198>)
 80006aa:	f003 f903 	bl	80038b4 <siprintf>
		  HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 80006ae:	4826      	ldr	r0, [pc, #152]	@ (8000748 <main+0x198>)
 80006b0:	f7ff fdae 	bl	8000210 <strlen>
 80006b4:	4603      	mov	r3, r0
 80006b6:	b29a      	uxth	r2, r3
 80006b8:	f04f 33ff 	mov.w	r3, #4294967295
 80006bc:	4922      	ldr	r1, [pc, #136]	@ (8000748 <main+0x198>)
 80006be:	4823      	ldr	r0, [pc, #140]	@ (800074c <main+0x19c>)
 80006c0:	f002 fcb8 	bl	8003034 <HAL_UART_Transmit>
		  memset(msg,0,sizeof(msg));
 80006c4:	2264      	movs	r2, #100	@ 0x64
 80006c6:	2100      	movs	r1, #0
 80006c8:	481f      	ldr	r0, [pc, #124]	@ (8000748 <main+0x198>)
 80006ca:	f003 f913 	bl	80038f4 <memset>
		  msg[0] = strtol(HAL_CAN_GetState(&hcan1),0,2);
 80006ce:	4820      	ldr	r0, [pc, #128]	@ (8000750 <main+0x1a0>)
 80006d0:	f001 fb8f 	bl	8001df2 <HAL_CAN_GetState>
 80006d4:	4603      	mov	r3, r0
 80006d6:	2202      	movs	r2, #2
 80006d8:	2100      	movs	r1, #0
 80006da:	4618      	mov	r0, r3
 80006dc:	f003 f8e0 	bl	80038a0 <strtol>
 80006e0:	4603      	mov	r3, r0
 80006e2:	b2da      	uxtb	r2, r3
 80006e4:	4b18      	ldr	r3, [pc, #96]	@ (8000748 <main+0x198>)
 80006e6:	701a      	strb	r2, [r3, #0]
		  HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 80006e8:	4817      	ldr	r0, [pc, #92]	@ (8000748 <main+0x198>)
 80006ea:	f7ff fd91 	bl	8000210 <strlen>
 80006ee:	4603      	mov	r3, r0
 80006f0:	b29a      	uxth	r2, r3
 80006f2:	f04f 33ff 	mov.w	r3, #4294967295
 80006f6:	4914      	ldr	r1, [pc, #80]	@ (8000748 <main+0x198>)
 80006f8:	4814      	ldr	r0, [pc, #80]	@ (800074c <main+0x19c>)
 80006fa:	f002 fc9b 	bl	8003034 <HAL_UART_Transmit>
	  while(!HAL_CAN_GetRxFifoFillLevel(&hcan1, CAN_RX_FIFO0)){
 80006fe:	2100      	movs	r1, #0
 8000700:	4813      	ldr	r0, [pc, #76]	@ (8000750 <main+0x1a0>)
 8000702:	f001 f92b 	bl	800195c <HAL_CAN_GetRxFifoFillLevel>
 8000706:	4603      	mov	r3, r0
 8000708:	2b00      	cmp	r3, #0
 800070a:	d0c8      	beq.n	800069e <main+0xee>

		uint8_t rcvd_msg[5];

		char msg[50];

		HAL_CAN_GetRxMessage(&hcan1, CAN_RX_FIFO0, &RxHeader, rcvd_msg);
 800070c:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8000710:	4a14      	ldr	r2, [pc, #80]	@ (8000764 <main+0x1b4>)
 8000712:	2100      	movs	r1, #0
 8000714:	480e      	ldr	r0, [pc, #56]	@ (8000750 <main+0x1a0>)
 8000716:	f000 ffff 	bl	8001718 <HAL_CAN_GetRxMessage>

		sprintf(msg,"Fifo Processing F1 : #%x\r\n",rcvd_msg[0]);
 800071a:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 800071e:	461a      	mov	r2, r3
 8000720:	463b      	mov	r3, r7
 8000722:	4911      	ldr	r1, [pc, #68]	@ (8000768 <main+0x1b8>)
 8000724:	4618      	mov	r0, r3
 8000726:	f003 f8c5 	bl	80038b4 <siprintf>
		HAL_UART_Transmit(&huart2,(uint8_t*)msg,strlen(msg),HAL_MAX_DELAY);
 800072a:	463b      	mov	r3, r7
 800072c:	4618      	mov	r0, r3
 800072e:	f7ff fd6f 	bl	8000210 <strlen>
 8000732:	4603      	mov	r3, r0
 8000734:	b29a      	uxth	r2, r3
 8000736:	4639      	mov	r1, r7
 8000738:	f04f 33ff 	mov.w	r3, #4294967295
 800073c:	4803      	ldr	r0, [pc, #12]	@ (800074c <main+0x19c>)
 800073e:	f002 fc79 	bl	8003034 <HAL_UART_Transmit>
  {
 8000742:	e7ab      	b.n	800069c <main+0xec>
 8000744:	0800420c 	.word	0x0800420c
 8000748:	20000104 	.word	0x20000104
 800074c:	200000a0 	.word	0x200000a0
 8000750:	20000078 	.word	0x20000078
 8000754:	08004284 	.word	0x08004284
 8000758:	08004224 	.word	0x08004224
 800075c:	08004244 	.word	0x08004244
 8000760:	08004258 	.word	0x08004258
 8000764:	200000e8 	.word	0x200000e8
 8000768:	08004268 	.word	0x08004268

0800076c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800076c:	b580      	push	{r7, lr}
 800076e:	b094      	sub	sp, #80	@ 0x50
 8000770:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000772:	f107 031c 	add.w	r3, r7, #28
 8000776:	2234      	movs	r2, #52	@ 0x34
 8000778:	2100      	movs	r1, #0
 800077a:	4618      	mov	r0, r3
 800077c:	f003 f8ba 	bl	80038f4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000780:	f107 0308 	add.w	r3, r7, #8
 8000784:	2200      	movs	r2, #0
 8000786:	601a      	str	r2, [r3, #0]
 8000788:	605a      	str	r2, [r3, #4]
 800078a:	609a      	str	r2, [r3, #8]
 800078c:	60da      	str	r2, [r3, #12]
 800078e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000790:	2300      	movs	r3, #0
 8000792:	607b      	str	r3, [r7, #4]
 8000794:	4b22      	ldr	r3, [pc, #136]	@ (8000820 <SystemClock_Config+0xb4>)
 8000796:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000798:	4a21      	ldr	r2, [pc, #132]	@ (8000820 <SystemClock_Config+0xb4>)
 800079a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800079e:	6413      	str	r3, [r2, #64]	@ 0x40
 80007a0:	4b1f      	ldr	r3, [pc, #124]	@ (8000820 <SystemClock_Config+0xb4>)
 80007a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80007a4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80007a8:	607b      	str	r3, [r7, #4]
 80007aa:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80007ac:	2300      	movs	r3, #0
 80007ae:	603b      	str	r3, [r7, #0]
 80007b0:	4b1c      	ldr	r3, [pc, #112]	@ (8000824 <SystemClock_Config+0xb8>)
 80007b2:	681b      	ldr	r3, [r3, #0]
 80007b4:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80007b8:	4a1a      	ldr	r2, [pc, #104]	@ (8000824 <SystemClock_Config+0xb8>)
 80007ba:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80007be:	6013      	str	r3, [r2, #0]
 80007c0:	4b18      	ldr	r3, [pc, #96]	@ (8000824 <SystemClock_Config+0xb8>)
 80007c2:	681b      	ldr	r3, [r3, #0]
 80007c4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80007c8:	603b      	str	r3, [r7, #0]
 80007ca:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80007cc:	2301      	movs	r3, #1
 80007ce:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80007d0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80007d4:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80007d6:	2300      	movs	r3, #0
 80007d8:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80007da:	f107 031c 	add.w	r3, r7, #28
 80007de:	4618      	mov	r0, r3
 80007e0:	f002 f93a 	bl	8002a58 <HAL_RCC_OscConfig>
 80007e4:	4603      	mov	r3, r0
 80007e6:	2b00      	cmp	r3, #0
 80007e8:	d001      	beq.n	80007ee <SystemClock_Config+0x82>
  {
    Error_Handler();
 80007ea:	f000 fa35 	bl	8000c58 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80007ee:	230f      	movs	r3, #15
 80007f0:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 80007f2:	2301      	movs	r3, #1
 80007f4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80007f6:	2300      	movs	r3, #0
 80007f8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80007fa:	2300      	movs	r3, #0
 80007fc:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80007fe:	2300      	movs	r3, #0
 8000800:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000802:	f107 0308 	add.w	r3, r7, #8
 8000806:	2100      	movs	r1, #0
 8000808:	4618      	mov	r0, r3
 800080a:	f001 fddb 	bl	80023c4 <HAL_RCC_ClockConfig>
 800080e:	4603      	mov	r3, r0
 8000810:	2b00      	cmp	r3, #0
 8000812:	d001      	beq.n	8000818 <SystemClock_Config+0xac>
  {
    Error_Handler();
 8000814:	f000 fa20 	bl	8000c58 <Error_Handler>
  }
}
 8000818:	bf00      	nop
 800081a:	3750      	adds	r7, #80	@ 0x50
 800081c:	46bd      	mov	sp, r7
 800081e:	bd80      	pop	{r7, pc}
 8000820:	40023800 	.word	0x40023800
 8000824:	40007000 	.word	0x40007000

08000828 <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 8000828:	b580      	push	{r7, lr}
 800082a:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 800082c:	4b17      	ldr	r3, [pc, #92]	@ (800088c <MX_CAN1_Init+0x64>)
 800082e:	4a18      	ldr	r2, [pc, #96]	@ (8000890 <MX_CAN1_Init+0x68>)
 8000830:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 5;
 8000832:	4b16      	ldr	r3, [pc, #88]	@ (800088c <MX_CAN1_Init+0x64>)
 8000834:	2205      	movs	r2, #5
 8000836:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8000838:	4b14      	ldr	r3, [pc, #80]	@ (800088c <MX_CAN1_Init+0x64>)
 800083a:	2200      	movs	r2, #0
 800083c:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 800083e:	4b13      	ldr	r3, [pc, #76]	@ (800088c <MX_CAN1_Init+0x64>)
 8000840:	2200      	movs	r2, #0
 8000842:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_8TQ;
 8000844:	4b11      	ldr	r3, [pc, #68]	@ (800088c <MX_CAN1_Init+0x64>)
 8000846:	f44f 22e0 	mov.w	r2, #458752	@ 0x70000
 800084a:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 800084c:	4b0f      	ldr	r3, [pc, #60]	@ (800088c <MX_CAN1_Init+0x64>)
 800084e:	2200      	movs	r2, #0
 8000850:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8000852:	4b0e      	ldr	r3, [pc, #56]	@ (800088c <MX_CAN1_Init+0x64>)
 8000854:	2200      	movs	r2, #0
 8000856:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = ENABLE;
 8000858:	4b0c      	ldr	r3, [pc, #48]	@ (800088c <MX_CAN1_Init+0x64>)
 800085a:	2201      	movs	r2, #1
 800085c:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 800085e:	4b0b      	ldr	r3, [pc, #44]	@ (800088c <MX_CAN1_Init+0x64>)
 8000860:	2200      	movs	r2, #0
 8000862:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = ENABLE;
 8000864:	4b09      	ldr	r3, [pc, #36]	@ (800088c <MX_CAN1_Init+0x64>)
 8000866:	2201      	movs	r2, #1
 8000868:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 800086a:	4b08      	ldr	r3, [pc, #32]	@ (800088c <MX_CAN1_Init+0x64>)
 800086c:	2200      	movs	r2, #0
 800086e:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8000870:	4b06      	ldr	r3, [pc, #24]	@ (800088c <MX_CAN1_Init+0x64>)
 8000872:	2200      	movs	r2, #0
 8000874:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8000876:	4805      	ldr	r0, [pc, #20]	@ (800088c <MX_CAN1_Init+0x64>)
 8000878:	f000 fc3a 	bl	80010f0 <HAL_CAN_Init>
 800087c:	4603      	mov	r3, r0
 800087e:	2b00      	cmp	r3, #0
 8000880:	d001      	beq.n	8000886 <MX_CAN1_Init+0x5e>
  {
    Error_Handler();
 8000882:	f000 f9e9 	bl	8000c58 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 8000886:	bf00      	nop
 8000888:	bd80      	pop	{r7, pc}
 800088a:	bf00      	nop
 800088c:	20000078 	.word	0x20000078
 8000890:	40006400 	.word	0x40006400

08000894 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000894:	b580      	push	{r7, lr}
 8000896:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000898:	4b11      	ldr	r3, [pc, #68]	@ (80008e0 <MX_USART2_UART_Init+0x4c>)
 800089a:	4a12      	ldr	r2, [pc, #72]	@ (80008e4 <MX_USART2_UART_Init+0x50>)
 800089c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800089e:	4b10      	ldr	r3, [pc, #64]	@ (80008e0 <MX_USART2_UART_Init+0x4c>)
 80008a0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80008a4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80008a6:	4b0e      	ldr	r3, [pc, #56]	@ (80008e0 <MX_USART2_UART_Init+0x4c>)
 80008a8:	2200      	movs	r2, #0
 80008aa:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80008ac:	4b0c      	ldr	r3, [pc, #48]	@ (80008e0 <MX_USART2_UART_Init+0x4c>)
 80008ae:	2200      	movs	r2, #0
 80008b0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80008b2:	4b0b      	ldr	r3, [pc, #44]	@ (80008e0 <MX_USART2_UART_Init+0x4c>)
 80008b4:	2200      	movs	r2, #0
 80008b6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80008b8:	4b09      	ldr	r3, [pc, #36]	@ (80008e0 <MX_USART2_UART_Init+0x4c>)
 80008ba:	220c      	movs	r2, #12
 80008bc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80008be:	4b08      	ldr	r3, [pc, #32]	@ (80008e0 <MX_USART2_UART_Init+0x4c>)
 80008c0:	2200      	movs	r2, #0
 80008c2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80008c4:	4b06      	ldr	r3, [pc, #24]	@ (80008e0 <MX_USART2_UART_Init+0x4c>)
 80008c6:	2200      	movs	r2, #0
 80008c8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80008ca:	4805      	ldr	r0, [pc, #20]	@ (80008e0 <MX_USART2_UART_Init+0x4c>)
 80008cc:	f002 fb62 	bl	8002f94 <HAL_UART_Init>
 80008d0:	4603      	mov	r3, r0
 80008d2:	2b00      	cmp	r3, #0
 80008d4:	d001      	beq.n	80008da <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80008d6:	f000 f9bf 	bl	8000c58 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80008da:	bf00      	nop
 80008dc:	bd80      	pop	{r7, pc}
 80008de:	bf00      	nop
 80008e0:	200000a0 	.word	0x200000a0
 80008e4:	40004400 	.word	0x40004400

080008e8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80008e8:	b580      	push	{r7, lr}
 80008ea:	b08a      	sub	sp, #40	@ 0x28
 80008ec:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008ee:	f107 0314 	add.w	r3, r7, #20
 80008f2:	2200      	movs	r2, #0
 80008f4:	601a      	str	r2, [r3, #0]
 80008f6:	605a      	str	r2, [r3, #4]
 80008f8:	609a      	str	r2, [r3, #8]
 80008fa:	60da      	str	r2, [r3, #12]
 80008fc:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80008fe:	2300      	movs	r3, #0
 8000900:	613b      	str	r3, [r7, #16]
 8000902:	4b2d      	ldr	r3, [pc, #180]	@ (80009b8 <MX_GPIO_Init+0xd0>)
 8000904:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000906:	4a2c      	ldr	r2, [pc, #176]	@ (80009b8 <MX_GPIO_Init+0xd0>)
 8000908:	f043 0304 	orr.w	r3, r3, #4
 800090c:	6313      	str	r3, [r2, #48]	@ 0x30
 800090e:	4b2a      	ldr	r3, [pc, #168]	@ (80009b8 <MX_GPIO_Init+0xd0>)
 8000910:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000912:	f003 0304 	and.w	r3, r3, #4
 8000916:	613b      	str	r3, [r7, #16]
 8000918:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800091a:	2300      	movs	r3, #0
 800091c:	60fb      	str	r3, [r7, #12]
 800091e:	4b26      	ldr	r3, [pc, #152]	@ (80009b8 <MX_GPIO_Init+0xd0>)
 8000920:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000922:	4a25      	ldr	r2, [pc, #148]	@ (80009b8 <MX_GPIO_Init+0xd0>)
 8000924:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000928:	6313      	str	r3, [r2, #48]	@ 0x30
 800092a:	4b23      	ldr	r3, [pc, #140]	@ (80009b8 <MX_GPIO_Init+0xd0>)
 800092c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800092e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000932:	60fb      	str	r3, [r7, #12]
 8000934:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000936:	2300      	movs	r3, #0
 8000938:	60bb      	str	r3, [r7, #8]
 800093a:	4b1f      	ldr	r3, [pc, #124]	@ (80009b8 <MX_GPIO_Init+0xd0>)
 800093c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800093e:	4a1e      	ldr	r2, [pc, #120]	@ (80009b8 <MX_GPIO_Init+0xd0>)
 8000940:	f043 0301 	orr.w	r3, r3, #1
 8000944:	6313      	str	r3, [r2, #48]	@ 0x30
 8000946:	4b1c      	ldr	r3, [pc, #112]	@ (80009b8 <MX_GPIO_Init+0xd0>)
 8000948:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800094a:	f003 0301 	and.w	r3, r3, #1
 800094e:	60bb      	str	r3, [r7, #8]
 8000950:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000952:	2300      	movs	r3, #0
 8000954:	607b      	str	r3, [r7, #4]
 8000956:	4b18      	ldr	r3, [pc, #96]	@ (80009b8 <MX_GPIO_Init+0xd0>)
 8000958:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800095a:	4a17      	ldr	r2, [pc, #92]	@ (80009b8 <MX_GPIO_Init+0xd0>)
 800095c:	f043 0302 	orr.w	r3, r3, #2
 8000960:	6313      	str	r3, [r2, #48]	@ 0x30
 8000962:	4b15      	ldr	r3, [pc, #84]	@ (80009b8 <MX_GPIO_Init+0xd0>)
 8000964:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000966:	f003 0302 	and.w	r3, r3, #2
 800096a:	607b      	str	r3, [r7, #4]
 800096c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800096e:	2200      	movs	r2, #0
 8000970:	2120      	movs	r1, #32
 8000972:	4812      	ldr	r0, [pc, #72]	@ (80009bc <MX_GPIO_Init+0xd4>)
 8000974:	f001 fd0c 	bl	8002390 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000978:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800097c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800097e:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000982:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000984:	2300      	movs	r3, #0
 8000986:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000988:	f107 0314 	add.w	r3, r7, #20
 800098c:	4619      	mov	r1, r3
 800098e:	480c      	ldr	r0, [pc, #48]	@ (80009c0 <MX_GPIO_Init+0xd8>)
 8000990:	f001 fb6a 	bl	8002068 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000994:	2320      	movs	r3, #32
 8000996:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000998:	2301      	movs	r3, #1
 800099a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800099c:	2300      	movs	r3, #0
 800099e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009a0:	2300      	movs	r3, #0
 80009a2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80009a4:	f107 0314 	add.w	r3, r7, #20
 80009a8:	4619      	mov	r1, r3
 80009aa:	4804      	ldr	r0, [pc, #16]	@ (80009bc <MX_GPIO_Init+0xd4>)
 80009ac:	f001 fb5c 	bl	8002068 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80009b0:	bf00      	nop
 80009b2:	3728      	adds	r7, #40	@ 0x28
 80009b4:	46bd      	mov	sp, r7
 80009b6:	bd80      	pop	{r7, pc}
 80009b8:	40023800 	.word	0x40023800
 80009bc:	40020000 	.word	0x40020000
 80009c0:	40020800 	.word	0x40020800

080009c4 <CAN_Filter_Config>:

/* USER CODE BEGIN 4 */
void CAN_Filter_Config(void)
{
 80009c4:	b580      	push	{r7, lr}
 80009c6:	b08a      	sub	sp, #40	@ 0x28
 80009c8:	af00      	add	r7, sp, #0
	CAN_FilterTypeDef can1_filter_init;

	can1_filter_init.FilterActivation = CAN_FILTER_DISABLE;
 80009ca:	2300      	movs	r3, #0
 80009cc:	623b      	str	r3, [r7, #32]
	can1_filter_init.FilterBank  = 0;
 80009ce:	2300      	movs	r3, #0
 80009d0:	617b      	str	r3, [r7, #20]
	can1_filter_init.FilterFIFOAssignment = CAN_RX_FIFO0;
 80009d2:	2300      	movs	r3, #0
 80009d4:	613b      	str	r3, [r7, #16]
	can1_filter_init.FilterIdHigh = 0x0000;
 80009d6:	2300      	movs	r3, #0
 80009d8:	603b      	str	r3, [r7, #0]
	can1_filter_init.FilterIdLow = 0x0000;
 80009da:	2300      	movs	r3, #0
 80009dc:	607b      	str	r3, [r7, #4]
	can1_filter_init.FilterMaskIdHigh = 0x0000;
 80009de:	2300      	movs	r3, #0
 80009e0:	60bb      	str	r3, [r7, #8]
	can1_filter_init.FilterMaskIdLow = 0x0000;
 80009e2:	2300      	movs	r3, #0
 80009e4:	60fb      	str	r3, [r7, #12]
	can1_filter_init.FilterMode = CAN_FILTERMODE_IDMASK;
 80009e6:	2300      	movs	r3, #0
 80009e8:	61bb      	str	r3, [r7, #24]
	can1_filter_init.FilterScale = CAN_FILTERSCALE_32BIT;
 80009ea:	2301      	movs	r3, #1
 80009ec:	61fb      	str	r3, [r7, #28]

	if( HAL_CAN_ConfigFilter(&hcan1,&can1_filter_init) != HAL_OK)
 80009ee:	463b      	mov	r3, r7
 80009f0:	4619      	mov	r1, r3
 80009f2:	4806      	ldr	r0, [pc, #24]	@ (8000a0c <CAN_Filter_Config+0x48>)
 80009f4:	f000 fc78 	bl	80012e8 <HAL_CAN_ConfigFilter>
 80009f8:	4603      	mov	r3, r0
 80009fa:	2b00      	cmp	r3, #0
 80009fc:	d001      	beq.n	8000a02 <CAN_Filter_Config+0x3e>
	{
		Error_Handler();
 80009fe:	f000 f92b 	bl	8000c58 <Error_Handler>
	}
}
 8000a02:	bf00      	nop
 8000a04:	3728      	adds	r7, #40	@ 0x28
 8000a06:	46bd      	mov	sp, r7
 8000a08:	bd80      	pop	{r7, pc}
 8000a0a:	bf00      	nop
 8000a0c:	20000078 	.word	0x20000078

08000a10 <HAL_CAN_TxMailbox0CompleteCallback>:
void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8000a10:	b580      	push	{r7, lr}
 8000a12:	b090      	sub	sp, #64	@ 0x40
 8000a14:	af00      	add	r7, sp, #0
 8000a16:	6078      	str	r0, [r7, #4]
	char msg[50];
	sprintf(msg,"Message Transmitted:M0\r\n");
 8000a18:	f107 030c 	add.w	r3, r7, #12
 8000a1c:	490a      	ldr	r1, [pc, #40]	@ (8000a48 <HAL_CAN_TxMailbox0CompleteCallback+0x38>)
 8000a1e:	4618      	mov	r0, r3
 8000a20:	f002 ff48 	bl	80038b4 <siprintf>
	HAL_UART_Transmit(&huart2,(uint8_t*)msg,strlen(msg),HAL_MAX_DELAY);
 8000a24:	f107 030c 	add.w	r3, r7, #12
 8000a28:	4618      	mov	r0, r3
 8000a2a:	f7ff fbf1 	bl	8000210 <strlen>
 8000a2e:	4603      	mov	r3, r0
 8000a30:	b29a      	uxth	r2, r3
 8000a32:	f107 010c 	add.w	r1, r7, #12
 8000a36:	f04f 33ff 	mov.w	r3, #4294967295
 8000a3a:	4804      	ldr	r0, [pc, #16]	@ (8000a4c <HAL_CAN_TxMailbox0CompleteCallback+0x3c>)
 8000a3c:	f002 fafa 	bl	8003034 <HAL_UART_Transmit>

}
 8000a40:	bf00      	nop
 8000a42:	3740      	adds	r7, #64	@ 0x40
 8000a44:	46bd      	mov	sp, r7
 8000a46:	bd80      	pop	{r7, pc}
 8000a48:	0800428c 	.word	0x0800428c
 8000a4c:	200000a0 	.word	0x200000a0

08000a50 <HAL_CAN_TxMailbox1CompleteCallback>:

void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8000a50:	b580      	push	{r7, lr}
 8000a52:	b090      	sub	sp, #64	@ 0x40
 8000a54:	af00      	add	r7, sp, #0
 8000a56:	6078      	str	r0, [r7, #4]
	char msg[50];
	sprintf(msg,"Message Transmitted:M1\r\n");
 8000a58:	f107 030c 	add.w	r3, r7, #12
 8000a5c:	490a      	ldr	r1, [pc, #40]	@ (8000a88 <HAL_CAN_TxMailbox1CompleteCallback+0x38>)
 8000a5e:	4618      	mov	r0, r3
 8000a60:	f002 ff28 	bl	80038b4 <siprintf>
	HAL_UART_Transmit(&huart2,(uint8_t*)msg,strlen(msg),HAL_MAX_DELAY);
 8000a64:	f107 030c 	add.w	r3, r7, #12
 8000a68:	4618      	mov	r0, r3
 8000a6a:	f7ff fbd1 	bl	8000210 <strlen>
 8000a6e:	4603      	mov	r3, r0
 8000a70:	b29a      	uxth	r2, r3
 8000a72:	f107 010c 	add.w	r1, r7, #12
 8000a76:	f04f 33ff 	mov.w	r3, #4294967295
 8000a7a:	4804      	ldr	r0, [pc, #16]	@ (8000a8c <HAL_CAN_TxMailbox1CompleteCallback+0x3c>)
 8000a7c:	f002 fada 	bl	8003034 <HAL_UART_Transmit>

}
 8000a80:	bf00      	nop
 8000a82:	3740      	adds	r7, #64	@ 0x40
 8000a84:	46bd      	mov	sp, r7
 8000a86:	bd80      	pop	{r7, pc}
 8000a88:	080042a8 	.word	0x080042a8
 8000a8c:	200000a0 	.word	0x200000a0

08000a90 <HAL_CAN_TxMailbox2CompleteCallback>:

void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8000a90:	b580      	push	{r7, lr}
 8000a92:	b090      	sub	sp, #64	@ 0x40
 8000a94:	af00      	add	r7, sp, #0
 8000a96:	6078      	str	r0, [r7, #4]
	char msg[50];
	sprintf(msg,"Message Transmitted:M2\r\n");
 8000a98:	f107 030c 	add.w	r3, r7, #12
 8000a9c:	490a      	ldr	r1, [pc, #40]	@ (8000ac8 <HAL_CAN_TxMailbox2CompleteCallback+0x38>)
 8000a9e:	4618      	mov	r0, r3
 8000aa0:	f002 ff08 	bl	80038b4 <siprintf>
	HAL_UART_Transmit(&huart2,(uint8_t*)msg,strlen(msg),HAL_MAX_DELAY);
 8000aa4:	f107 030c 	add.w	r3, r7, #12
 8000aa8:	4618      	mov	r0, r3
 8000aaa:	f7ff fbb1 	bl	8000210 <strlen>
 8000aae:	4603      	mov	r3, r0
 8000ab0:	b29a      	uxth	r2, r3
 8000ab2:	f107 010c 	add.w	r1, r7, #12
 8000ab6:	f04f 33ff 	mov.w	r3, #4294967295
 8000aba:	4804      	ldr	r0, [pc, #16]	@ (8000acc <HAL_CAN_TxMailbox2CompleteCallback+0x3c>)
 8000abc:	f002 faba 	bl	8003034 <HAL_UART_Transmit>
}
 8000ac0:	bf00      	nop
 8000ac2:	3740      	adds	r7, #64	@ 0x40
 8000ac4:	46bd      	mov	sp, r7
 8000ac6:	bd80      	pop	{r7, pc}
 8000ac8:	080042c4 	.word	0x080042c4
 8000acc:	200000a0 	.word	0x200000a0

08000ad0 <HAL_CAN_RxFifo1MsgPendingCallback>:

void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan){
 8000ad0:	b580      	push	{r7, lr}
 8000ad2:	b090      	sub	sp, #64	@ 0x40
 8000ad4:	af00      	add	r7, sp, #0
 8000ad6:	6078      	str	r0, [r7, #4]
	char msg[50];
	sprintf(msg,"Fifo1 Processing F1 : #%x\r\n");
 8000ad8:	f107 030c 	add.w	r3, r7, #12
 8000adc:	490a      	ldr	r1, [pc, #40]	@ (8000b08 <HAL_CAN_RxFifo1MsgPendingCallback+0x38>)
 8000ade:	4618      	mov	r0, r3
 8000ae0:	f002 fee8 	bl	80038b4 <siprintf>
	HAL_UART_Transmit(&huart2,(uint8_t*)msg,strlen(msg),HAL_MAX_DELAY);
 8000ae4:	f107 030c 	add.w	r3, r7, #12
 8000ae8:	4618      	mov	r0, r3
 8000aea:	f7ff fb91 	bl	8000210 <strlen>
 8000aee:	4603      	mov	r3, r0
 8000af0:	b29a      	uxth	r2, r3
 8000af2:	f107 010c 	add.w	r1, r7, #12
 8000af6:	f04f 33ff 	mov.w	r3, #4294967295
 8000afa:	4804      	ldr	r0, [pc, #16]	@ (8000b0c <HAL_CAN_RxFifo1MsgPendingCallback+0x3c>)
 8000afc:	f002 fa9a 	bl	8003034 <HAL_UART_Transmit>
}
 8000b00:	bf00      	nop
 8000b02:	3740      	adds	r7, #64	@ 0x40
 8000b04:	46bd      	mov	sp, r7
 8000b06:	bd80      	pop	{r7, pc}
 8000b08:	080042e0 	.word	0x080042e0
 8000b0c:	200000a0 	.word	0x200000a0

08000b10 <HAL_CAN_RxFifo0MsgPendingCallback>:

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8000b10:	b580      	push	{r7, lr}
 8000b12:	b092      	sub	sp, #72	@ 0x48
 8000b14:	af00      	add	r7, sp, #0
 8000b16:	6078      	str	r0, [r7, #4]
	uint8_t rcvd_msg[5];

	char msg[50];

	sprintf(msg,"Fifo Processing F1 : #%x\r\n",rcvd_msg[0]);
 8000b18:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 8000b1c:	461a      	mov	r2, r3
 8000b1e:	f107 030c 	add.w	r3, r7, #12
 8000b22:	4937      	ldr	r1, [pc, #220]	@ (8000c00 <HAL_CAN_RxFifo0MsgPendingCallback+0xf0>)
 8000b24:	4618      	mov	r0, r3
 8000b26:	f002 fec5 	bl	80038b4 <siprintf>
	HAL_UART_Transmit(&huart2,(uint8_t*)msg,strlen(msg),HAL_MAX_DELAY);
 8000b2a:	f107 030c 	add.w	r3, r7, #12
 8000b2e:	4618      	mov	r0, r3
 8000b30:	f7ff fb6e 	bl	8000210 <strlen>
 8000b34:	4603      	mov	r3, r0
 8000b36:	b29a      	uxth	r2, r3
 8000b38:	f107 010c 	add.w	r1, r7, #12
 8000b3c:	f04f 33ff 	mov.w	r3, #4294967295
 8000b40:	4830      	ldr	r0, [pc, #192]	@ (8000c04 <HAL_CAN_RxFifo0MsgPendingCallback+0xf4>)
 8000b42:	f002 fa77 	bl	8003034 <HAL_UART_Transmit>

	if(HAL_CAN_GetRxMessage(&hcan1,CAN_RX_FIFO0,&RxHeader,rcvd_msg) != HAL_OK)
 8000b46:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8000b4a:	4a2f      	ldr	r2, [pc, #188]	@ (8000c08 <HAL_CAN_RxFifo0MsgPendingCallback+0xf8>)
 8000b4c:	2100      	movs	r1, #0
 8000b4e:	482f      	ldr	r0, [pc, #188]	@ (8000c0c <HAL_CAN_RxFifo0MsgPendingCallback+0xfc>)
 8000b50:	f000 fde2 	bl	8001718 <HAL_CAN_GetRxMessage>
 8000b54:	4603      	mov	r3, r0
 8000b56:	2b00      	cmp	r3, #0
 8000b58:	d001      	beq.n	8000b5e <HAL_CAN_RxFifo0MsgPendingCallback+0x4e>
	{
		Error_Handler();
 8000b5a:	f000 f87d 	bl	8000c58 <Error_Handler>
	}

	if(RxHeader.StdId == 0x65D && RxHeader.RTR == 0 )
 8000b5e:	4b2a      	ldr	r3, [pc, #168]	@ (8000c08 <HAL_CAN_RxFifo0MsgPendingCallback+0xf8>)
 8000b60:	681b      	ldr	r3, [r3, #0]
 8000b62:	f240 625d 	movw	r2, #1629	@ 0x65d
 8000b66:	4293      	cmp	r3, r2
 8000b68:	d10d      	bne.n	8000b86 <HAL_CAN_RxFifo0MsgPendingCallback+0x76>
 8000b6a:	4b27      	ldr	r3, [pc, #156]	@ (8000c08 <HAL_CAN_RxFifo0MsgPendingCallback+0xf8>)
 8000b6c:	68db      	ldr	r3, [r3, #12]
 8000b6e:	2b00      	cmp	r3, #0
 8000b70:	d109      	bne.n	8000b86 <HAL_CAN_RxFifo0MsgPendingCallback+0x76>
	{
		//This is data frame sent by n1 to n2
		//LED_Manage_Output(rcvd_msg[0]);
		sprintf(msg,"Message Received : #%x\r\n",rcvd_msg[0]);
 8000b72:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 8000b76:	461a      	mov	r2, r3
 8000b78:	f107 030c 	add.w	r3, r7, #12
 8000b7c:	4924      	ldr	r1, [pc, #144]	@ (8000c10 <HAL_CAN_RxFifo0MsgPendingCallback+0x100>)
 8000b7e:	4618      	mov	r0, r3
 8000b80:	f002 fe98 	bl	80038b4 <siprintf>
 8000b84:	e029      	b.n	8000bda <HAL_CAN_RxFifo0MsgPendingCallback+0xca>
	}
	else if ( RxHeader.StdId == 0x651 && RxHeader.RTR == 1)
 8000b86:	4b20      	ldr	r3, [pc, #128]	@ (8000c08 <HAL_CAN_RxFifo0MsgPendingCallback+0xf8>)
 8000b88:	681b      	ldr	r3, [r3, #0]
 8000b8a:	f240 6251 	movw	r2, #1617	@ 0x651
 8000b8e:	4293      	cmp	r3, r2
 8000b90:	d10d      	bne.n	8000bae <HAL_CAN_RxFifo0MsgPendingCallback+0x9e>
 8000b92:	4b1d      	ldr	r3, [pc, #116]	@ (8000c08 <HAL_CAN_RxFifo0MsgPendingCallback+0xf8>)
 8000b94:	68db      	ldr	r3, [r3, #12]
 8000b96:	2b01      	cmp	r3, #1
 8000b98:	d109      	bne.n	8000bae <HAL_CAN_RxFifo0MsgPendingCallback+0x9e>
	{
		//This is a remote frame sent by n1 to n2
		//Send_response(RxHeader.StdId);
		//return;
		sprintf(msg,"Message Received : #%x\r\n",rcvd_msg[0]);
 8000b9a:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 8000b9e:	461a      	mov	r2, r3
 8000ba0:	f107 030c 	add.w	r3, r7, #12
 8000ba4:	491a      	ldr	r1, [pc, #104]	@ (8000c10 <HAL_CAN_RxFifo0MsgPendingCallback+0x100>)
 8000ba6:	4618      	mov	r0, r3
 8000ba8:	f002 fe84 	bl	80038b4 <siprintf>
 8000bac:	e015      	b.n	8000bda <HAL_CAN_RxFifo0MsgPendingCallback+0xca>
	}
	else if ( RxHeader.StdId == 0x651 && RxHeader.RTR == 0)
 8000bae:	4b16      	ldr	r3, [pc, #88]	@ (8000c08 <HAL_CAN_RxFifo0MsgPendingCallback+0xf8>)
 8000bb0:	681b      	ldr	r3, [r3, #0]
 8000bb2:	f240 6251 	movw	r2, #1617	@ 0x651
 8000bb6:	4293      	cmp	r3, r2
 8000bb8:	d10f      	bne.n	8000bda <HAL_CAN_RxFifo0MsgPendingCallback+0xca>
 8000bba:	4b13      	ldr	r3, [pc, #76]	@ (8000c08 <HAL_CAN_RxFifo0MsgPendingCallback+0xf8>)
 8000bbc:	68db      	ldr	r3, [r3, #12]
 8000bbe:	2b00      	cmp	r3, #0
 8000bc0:	d10b      	bne.n	8000bda <HAL_CAN_RxFifo0MsgPendingCallback+0xca>
	{
		//its a reply ( data frame) by n2 to n1
		sprintf(msg,"Reply Received : %#X\r\n",rcvd_msg[0] << 8 | rcvd_msg[1]);
 8000bc2:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 8000bc6:	021b      	lsls	r3, r3, #8
 8000bc8:	f897 2041 	ldrb.w	r2, [r7, #65]	@ 0x41
 8000bcc:	431a      	orrs	r2, r3
 8000bce:	f107 030c 	add.w	r3, r7, #12
 8000bd2:	4910      	ldr	r1, [pc, #64]	@ (8000c14 <HAL_CAN_RxFifo0MsgPendingCallback+0x104>)
 8000bd4:	4618      	mov	r0, r3
 8000bd6:	f002 fe6d 	bl	80038b4 <siprintf>
	}

	HAL_UART_Transmit(&huart2,(uint8_t*)msg,strlen(msg),HAL_MAX_DELAY);
 8000bda:	f107 030c 	add.w	r3, r7, #12
 8000bde:	4618      	mov	r0, r3
 8000be0:	f7ff fb16 	bl	8000210 <strlen>
 8000be4:	4603      	mov	r3, r0
 8000be6:	b29a      	uxth	r2, r3
 8000be8:	f107 010c 	add.w	r1, r7, #12
 8000bec:	f04f 33ff 	mov.w	r3, #4294967295
 8000bf0:	4804      	ldr	r0, [pc, #16]	@ (8000c04 <HAL_CAN_RxFifo0MsgPendingCallback+0xf4>)
 8000bf2:	f002 fa1f 	bl	8003034 <HAL_UART_Transmit>

}
 8000bf6:	bf00      	nop
 8000bf8:	3748      	adds	r7, #72	@ 0x48
 8000bfa:	46bd      	mov	sp, r7
 8000bfc:	bd80      	pop	{r7, pc}
 8000bfe:	bf00      	nop
 8000c00:	08004268 	.word	0x08004268
 8000c04:	200000a0 	.word	0x200000a0
 8000c08:	200000e8 	.word	0x200000e8
 8000c0c:	20000078 	.word	0x20000078
 8000c10:	080042fc 	.word	0x080042fc
 8000c14:	08004318 	.word	0x08004318

08000c18 <HAL_CAN_ErrorCallback>:

void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan){
 8000c18:	b580      	push	{r7, lr}
 8000c1a:	b090      	sub	sp, #64	@ 0x40
 8000c1c:	af00      	add	r7, sp, #0
 8000c1e:	6078      	str	r0, [r7, #4]
	char msg[50];
	sprintf(msg,"HAL_CAN_ErrorCallback : #%x\r\n");
 8000c20:	f107 030c 	add.w	r3, r7, #12
 8000c24:	490a      	ldr	r1, [pc, #40]	@ (8000c50 <HAL_CAN_ErrorCallback+0x38>)
 8000c26:	4618      	mov	r0, r3
 8000c28:	f002 fe44 	bl	80038b4 <siprintf>
	HAL_UART_Transmit(&huart2,(uint8_t*)msg,strlen(msg),HAL_MAX_DELAY);
 8000c2c:	f107 030c 	add.w	r3, r7, #12
 8000c30:	4618      	mov	r0, r3
 8000c32:	f7ff faed 	bl	8000210 <strlen>
 8000c36:	4603      	mov	r3, r0
 8000c38:	b29a      	uxth	r2, r3
 8000c3a:	f107 010c 	add.w	r1, r7, #12
 8000c3e:	f04f 33ff 	mov.w	r3, #4294967295
 8000c42:	4804      	ldr	r0, [pc, #16]	@ (8000c54 <HAL_CAN_ErrorCallback+0x3c>)
 8000c44:	f002 f9f6 	bl	8003034 <HAL_UART_Transmit>
}
 8000c48:	bf00      	nop
 8000c4a:	3740      	adds	r7, #64	@ 0x40
 8000c4c:	46bd      	mov	sp, r7
 8000c4e:	bd80      	pop	{r7, pc}
 8000c50:	08004330 	.word	0x08004330
 8000c54:	200000a0 	.word	0x200000a0

08000c58 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000c58:	b480      	push	{r7}
 8000c5a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000c5c:	b672      	cpsid	i
}
 8000c5e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000c60:	bf00      	nop
 8000c62:	e7fd      	b.n	8000c60 <Error_Handler+0x8>

08000c64 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000c64:	b580      	push	{r7, lr}
 8000c66:	b082      	sub	sp, #8
 8000c68:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c6a:	2300      	movs	r3, #0
 8000c6c:	607b      	str	r3, [r7, #4]
 8000c6e:	4b14      	ldr	r3, [pc, #80]	@ (8000cc0 <HAL_MspInit+0x5c>)
 8000c70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000c72:	4a13      	ldr	r2, [pc, #76]	@ (8000cc0 <HAL_MspInit+0x5c>)
 8000c74:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000c78:	6453      	str	r3, [r2, #68]	@ 0x44
 8000c7a:	4b11      	ldr	r3, [pc, #68]	@ (8000cc0 <HAL_MspInit+0x5c>)
 8000c7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000c7e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000c82:	607b      	str	r3, [r7, #4]
 8000c84:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c86:	2300      	movs	r3, #0
 8000c88:	603b      	str	r3, [r7, #0]
 8000c8a:	4b0d      	ldr	r3, [pc, #52]	@ (8000cc0 <HAL_MspInit+0x5c>)
 8000c8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c8e:	4a0c      	ldr	r2, [pc, #48]	@ (8000cc0 <HAL_MspInit+0x5c>)
 8000c90:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000c94:	6413      	str	r3, [r2, #64]	@ 0x40
 8000c96:	4b0a      	ldr	r3, [pc, #40]	@ (8000cc0 <HAL_MspInit+0x5c>)
 8000c98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c9a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000c9e:	603b      	str	r3, [r7, #0]
 8000ca0:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000ca2:	2007      	movs	r0, #7
 8000ca4:	f001 f99e 	bl	8001fe4 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 0, 0);
 8000ca8:	2200      	movs	r2, #0
 8000caa:	2100      	movs	r1, #0
 8000cac:	2005      	movs	r0, #5
 8000cae:	f001 f9a4 	bl	8001ffa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 8000cb2:	2005      	movs	r0, #5
 8000cb4:	f001 f9bd 	bl	8002032 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000cb8:	bf00      	nop
 8000cba:	3708      	adds	r7, #8
 8000cbc:	46bd      	mov	sp, r7
 8000cbe:	bd80      	pop	{r7, pc}
 8000cc0:	40023800 	.word	0x40023800

08000cc4 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8000cc4:	b580      	push	{r7, lr}
 8000cc6:	b08a      	sub	sp, #40	@ 0x28
 8000cc8:	af00      	add	r7, sp, #0
 8000cca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ccc:	f107 0314 	add.w	r3, r7, #20
 8000cd0:	2200      	movs	r2, #0
 8000cd2:	601a      	str	r2, [r3, #0]
 8000cd4:	605a      	str	r2, [r3, #4]
 8000cd6:	609a      	str	r2, [r3, #8]
 8000cd8:	60da      	str	r2, [r3, #12]
 8000cda:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 8000cdc:	687b      	ldr	r3, [r7, #4]
 8000cde:	681b      	ldr	r3, [r3, #0]
 8000ce0:	4a29      	ldr	r2, [pc, #164]	@ (8000d88 <HAL_CAN_MspInit+0xc4>)
 8000ce2:	4293      	cmp	r3, r2
 8000ce4:	d14c      	bne.n	8000d80 <HAL_CAN_MspInit+0xbc>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8000ce6:	2300      	movs	r3, #0
 8000ce8:	613b      	str	r3, [r7, #16]
 8000cea:	4b28      	ldr	r3, [pc, #160]	@ (8000d8c <HAL_CAN_MspInit+0xc8>)
 8000cec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000cee:	4a27      	ldr	r2, [pc, #156]	@ (8000d8c <HAL_CAN_MspInit+0xc8>)
 8000cf0:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000cf4:	6413      	str	r3, [r2, #64]	@ 0x40
 8000cf6:	4b25      	ldr	r3, [pc, #148]	@ (8000d8c <HAL_CAN_MspInit+0xc8>)
 8000cf8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000cfa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000cfe:	613b      	str	r3, [r7, #16]
 8000d00:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d02:	2300      	movs	r3, #0
 8000d04:	60fb      	str	r3, [r7, #12]
 8000d06:	4b21      	ldr	r3, [pc, #132]	@ (8000d8c <HAL_CAN_MspInit+0xc8>)
 8000d08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d0a:	4a20      	ldr	r2, [pc, #128]	@ (8000d8c <HAL_CAN_MspInit+0xc8>)
 8000d0c:	f043 0302 	orr.w	r3, r3, #2
 8000d10:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d12:	4b1e      	ldr	r3, [pc, #120]	@ (8000d8c <HAL_CAN_MspInit+0xc8>)
 8000d14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d16:	f003 0302 	and.w	r3, r3, #2
 8000d1a:	60fb      	str	r3, [r7, #12]
 8000d1c:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PB8     ------> CAN1_RX
    PB9     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000d1e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000d22:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d24:	2302      	movs	r3, #2
 8000d26:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d28:	2300      	movs	r3, #0
 8000d2a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d2c:	2303      	movs	r3, #3
 8000d2e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8000d30:	2309      	movs	r3, #9
 8000d32:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d34:	f107 0314 	add.w	r3, r7, #20
 8000d38:	4619      	mov	r1, r3
 8000d3a:	4815      	ldr	r0, [pc, #84]	@ (8000d90 <HAL_CAN_MspInit+0xcc>)
 8000d3c:	f001 f994 	bl	8002068 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_TX_IRQn, 0, 0);
 8000d40:	2200      	movs	r2, #0
 8000d42:	2100      	movs	r1, #0
 8000d44:	2013      	movs	r0, #19
 8000d46:	f001 f958 	bl	8001ffa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_TX_IRQn);
 8000d4a:	2013      	movs	r0, #19
 8000d4c:	f001 f971 	bl	8002032 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 8000d50:	2200      	movs	r2, #0
 8000d52:	2100      	movs	r1, #0
 8000d54:	2014      	movs	r0, #20
 8000d56:	f001 f950 	bl	8001ffa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8000d5a:	2014      	movs	r0, #20
 8000d5c:	f001 f969 	bl	8002032 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 0, 0);
 8000d60:	2200      	movs	r2, #0
 8000d62:	2100      	movs	r1, #0
 8000d64:	2015      	movs	r0, #21
 8000d66:	f001 f948 	bl	8001ffa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 8000d6a:	2015      	movs	r0, #21
 8000d6c:	f001 f961 	bl	8002032 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_SCE_IRQn, 0, 0);
 8000d70:	2200      	movs	r2, #0
 8000d72:	2100      	movs	r1, #0
 8000d74:	2016      	movs	r0, #22
 8000d76:	f001 f940 	bl	8001ffa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_SCE_IRQn);
 8000d7a:	2016      	movs	r0, #22
 8000d7c:	f001 f959 	bl	8002032 <HAL_NVIC_EnableIRQ>

  /* USER CODE END CAN1_MspInit 1 */

  }

}
 8000d80:	bf00      	nop
 8000d82:	3728      	adds	r7, #40	@ 0x28
 8000d84:	46bd      	mov	sp, r7
 8000d86:	bd80      	pop	{r7, pc}
 8000d88:	40006400 	.word	0x40006400
 8000d8c:	40023800 	.word	0x40023800
 8000d90:	40020400 	.word	0x40020400

08000d94 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000d94:	b580      	push	{r7, lr}
 8000d96:	b08a      	sub	sp, #40	@ 0x28
 8000d98:	af00      	add	r7, sp, #0
 8000d9a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d9c:	f107 0314 	add.w	r3, r7, #20
 8000da0:	2200      	movs	r2, #0
 8000da2:	601a      	str	r2, [r3, #0]
 8000da4:	605a      	str	r2, [r3, #4]
 8000da6:	609a      	str	r2, [r3, #8]
 8000da8:	60da      	str	r2, [r3, #12]
 8000daa:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000dac:	687b      	ldr	r3, [r7, #4]
 8000dae:	681b      	ldr	r3, [r3, #0]
 8000db0:	4a19      	ldr	r2, [pc, #100]	@ (8000e18 <HAL_UART_MspInit+0x84>)
 8000db2:	4293      	cmp	r3, r2
 8000db4:	d12b      	bne.n	8000e0e <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000db6:	2300      	movs	r3, #0
 8000db8:	613b      	str	r3, [r7, #16]
 8000dba:	4b18      	ldr	r3, [pc, #96]	@ (8000e1c <HAL_UART_MspInit+0x88>)
 8000dbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000dbe:	4a17      	ldr	r2, [pc, #92]	@ (8000e1c <HAL_UART_MspInit+0x88>)
 8000dc0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000dc4:	6413      	str	r3, [r2, #64]	@ 0x40
 8000dc6:	4b15      	ldr	r3, [pc, #84]	@ (8000e1c <HAL_UART_MspInit+0x88>)
 8000dc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000dca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000dce:	613b      	str	r3, [r7, #16]
 8000dd0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000dd2:	2300      	movs	r3, #0
 8000dd4:	60fb      	str	r3, [r7, #12]
 8000dd6:	4b11      	ldr	r3, [pc, #68]	@ (8000e1c <HAL_UART_MspInit+0x88>)
 8000dd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dda:	4a10      	ldr	r2, [pc, #64]	@ (8000e1c <HAL_UART_MspInit+0x88>)
 8000ddc:	f043 0301 	orr.w	r3, r3, #1
 8000de0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000de2:	4b0e      	ldr	r3, [pc, #56]	@ (8000e1c <HAL_UART_MspInit+0x88>)
 8000de4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000de6:	f003 0301 	and.w	r3, r3, #1
 8000dea:	60fb      	str	r3, [r7, #12]
 8000dec:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000dee:	230c      	movs	r3, #12
 8000df0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000df2:	2302      	movs	r3, #2
 8000df4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000df6:	2300      	movs	r3, #0
 8000df8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000dfa:	2303      	movs	r3, #3
 8000dfc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000dfe:	2307      	movs	r3, #7
 8000e00:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e02:	f107 0314 	add.w	r3, r7, #20
 8000e06:	4619      	mov	r1, r3
 8000e08:	4805      	ldr	r0, [pc, #20]	@ (8000e20 <HAL_UART_MspInit+0x8c>)
 8000e0a:	f001 f92d 	bl	8002068 <HAL_GPIO_Init>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 8000e0e:	bf00      	nop
 8000e10:	3728      	adds	r7, #40	@ 0x28
 8000e12:	46bd      	mov	sp, r7
 8000e14:	bd80      	pop	{r7, pc}
 8000e16:	bf00      	nop
 8000e18:	40004400 	.word	0x40004400
 8000e1c:	40023800 	.word	0x40023800
 8000e20:	40020000 	.word	0x40020000

08000e24 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000e24:	b480      	push	{r7}
 8000e26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000e28:	bf00      	nop
 8000e2a:	e7fd      	b.n	8000e28 <NMI_Handler+0x4>

08000e2c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000e2c:	b480      	push	{r7}
 8000e2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000e30:	bf00      	nop
 8000e32:	e7fd      	b.n	8000e30 <HardFault_Handler+0x4>

08000e34 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000e34:	b480      	push	{r7}
 8000e36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000e38:	bf00      	nop
 8000e3a:	e7fd      	b.n	8000e38 <MemManage_Handler+0x4>

08000e3c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000e3c:	b480      	push	{r7}
 8000e3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000e40:	bf00      	nop
 8000e42:	e7fd      	b.n	8000e40 <BusFault_Handler+0x4>

08000e44 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000e44:	b480      	push	{r7}
 8000e46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000e48:	bf00      	nop
 8000e4a:	e7fd      	b.n	8000e48 <UsageFault_Handler+0x4>

08000e4c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000e4c:	b480      	push	{r7}
 8000e4e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000e50:	bf00      	nop
 8000e52:	46bd      	mov	sp, r7
 8000e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e58:	4770      	bx	lr

08000e5a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000e5a:	b480      	push	{r7}
 8000e5c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000e5e:	bf00      	nop
 8000e60:	46bd      	mov	sp, r7
 8000e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e66:	4770      	bx	lr

08000e68 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000e68:	b480      	push	{r7}
 8000e6a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000e6c:	bf00      	nop
 8000e6e:	46bd      	mov	sp, r7
 8000e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e74:	4770      	bx	lr

08000e76 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000e76:	b580      	push	{r7, lr}
 8000e78:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000e7a:	f000 f8f5 	bl	8001068 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000e7e:	bf00      	nop
 8000e80:	bd80      	pop	{r7, pc}

08000e82 <RCC_IRQHandler>:

/**
  * @brief This function handles RCC global interrupt.
  */
void RCC_IRQHandler(void)
{
 8000e82:	b480      	push	{r7}
 8000e84:	af00      	add	r7, sp, #0

  /* USER CODE END RCC_IRQn 0 */
  /* USER CODE BEGIN RCC_IRQn 1 */

  /* USER CODE END RCC_IRQn 1 */
}
 8000e86:	bf00      	nop
 8000e88:	46bd      	mov	sp, r7
 8000e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e8e:	4770      	bx	lr

08000e90 <CAN1_TX_IRQHandler>:

/**
  * @brief This function handles CAN1 TX interrupt.
  */
void CAN1_TX_IRQHandler(void)
{
 8000e90:	b580      	push	{r7, lr}
 8000e92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_TX_IRQn 0 */

  /* USER CODE END CAN1_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8000e94:	4802      	ldr	r0, [pc, #8]	@ (8000ea0 <CAN1_TX_IRQHandler+0x10>)
 8000e96:	f000 fdaf 	bl	80019f8 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_TX_IRQn 1 */

  /* USER CODE END CAN1_TX_IRQn 1 */
}
 8000e9a:	bf00      	nop
 8000e9c:	bd80      	pop	{r7, pc}
 8000e9e:	bf00      	nop
 8000ea0:	20000078 	.word	0x20000078

08000ea4 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupt.
  */
void CAN1_RX0_IRQHandler(void)
{
 8000ea4:	b580      	push	{r7, lr}
 8000ea6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8000ea8:	4802      	ldr	r0, [pc, #8]	@ (8000eb4 <CAN1_RX0_IRQHandler+0x10>)
 8000eaa:	f000 fda5 	bl	80019f8 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 8000eae:	bf00      	nop
 8000eb0:	bd80      	pop	{r7, pc}
 8000eb2:	bf00      	nop
 8000eb4:	20000078 	.word	0x20000078

08000eb8 <CAN1_RX1_IRQHandler>:

/**
  * @brief This function handles CAN1 RX1 interrupt.
  */
void CAN1_RX1_IRQHandler(void)
{
 8000eb8:	b580      	push	{r7, lr}
 8000eba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX1_IRQn 0 */

  /* USER CODE END CAN1_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8000ebc:	4802      	ldr	r0, [pc, #8]	@ (8000ec8 <CAN1_RX1_IRQHandler+0x10>)
 8000ebe:	f000 fd9b 	bl	80019f8 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX1_IRQn 1 */

  /* USER CODE END CAN1_RX1_IRQn 1 */
}
 8000ec2:	bf00      	nop
 8000ec4:	bd80      	pop	{r7, pc}
 8000ec6:	bf00      	nop
 8000ec8:	20000078 	.word	0x20000078

08000ecc <CAN1_SCE_IRQHandler>:

/**
  * @brief This function handles CAN1 SCE interrupt.
  */
void CAN1_SCE_IRQHandler(void)
{
 8000ecc:	b580      	push	{r7, lr}
 8000ece:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_SCE_IRQn 0 */

  /* USER CODE END CAN1_SCE_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8000ed0:	4802      	ldr	r0, [pc, #8]	@ (8000edc <CAN1_SCE_IRQHandler+0x10>)
 8000ed2:	f000 fd91 	bl	80019f8 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_SCE_IRQn 1 */

  /* USER CODE END CAN1_SCE_IRQn 1 */
}
 8000ed6:	bf00      	nop
 8000ed8:	bd80      	pop	{r7, pc}
 8000eda:	bf00      	nop
 8000edc:	20000078 	.word	0x20000078

08000ee0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000ee0:	b580      	push	{r7, lr}
 8000ee2:	b086      	sub	sp, #24
 8000ee4:	af00      	add	r7, sp, #0
 8000ee6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000ee8:	4a14      	ldr	r2, [pc, #80]	@ (8000f3c <_sbrk+0x5c>)
 8000eea:	4b15      	ldr	r3, [pc, #84]	@ (8000f40 <_sbrk+0x60>)
 8000eec:	1ad3      	subs	r3, r2, r3
 8000eee:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000ef0:	697b      	ldr	r3, [r7, #20]
 8000ef2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000ef4:	4b13      	ldr	r3, [pc, #76]	@ (8000f44 <_sbrk+0x64>)
 8000ef6:	681b      	ldr	r3, [r3, #0]
 8000ef8:	2b00      	cmp	r3, #0
 8000efa:	d102      	bne.n	8000f02 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000efc:	4b11      	ldr	r3, [pc, #68]	@ (8000f44 <_sbrk+0x64>)
 8000efe:	4a12      	ldr	r2, [pc, #72]	@ (8000f48 <_sbrk+0x68>)
 8000f00:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000f02:	4b10      	ldr	r3, [pc, #64]	@ (8000f44 <_sbrk+0x64>)
 8000f04:	681a      	ldr	r2, [r3, #0]
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	4413      	add	r3, r2
 8000f0a:	693a      	ldr	r2, [r7, #16]
 8000f0c:	429a      	cmp	r2, r3
 8000f0e:	d207      	bcs.n	8000f20 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000f10:	f002 fcf8 	bl	8003904 <__errno>
 8000f14:	4603      	mov	r3, r0
 8000f16:	220c      	movs	r2, #12
 8000f18:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000f1a:	f04f 33ff 	mov.w	r3, #4294967295
 8000f1e:	e009      	b.n	8000f34 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000f20:	4b08      	ldr	r3, [pc, #32]	@ (8000f44 <_sbrk+0x64>)
 8000f22:	681b      	ldr	r3, [r3, #0]
 8000f24:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000f26:	4b07      	ldr	r3, [pc, #28]	@ (8000f44 <_sbrk+0x64>)
 8000f28:	681a      	ldr	r2, [r3, #0]
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	4413      	add	r3, r2
 8000f2e:	4a05      	ldr	r2, [pc, #20]	@ (8000f44 <_sbrk+0x64>)
 8000f30:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000f32:	68fb      	ldr	r3, [r7, #12]
}
 8000f34:	4618      	mov	r0, r3
 8000f36:	3718      	adds	r7, #24
 8000f38:	46bd      	mov	sp, r7
 8000f3a:	bd80      	pop	{r7, pc}
 8000f3c:	20020000 	.word	0x20020000
 8000f40:	00000400 	.word	0x00000400
 8000f44:	20000168 	.word	0x20000168
 8000f48:	200002b8 	.word	0x200002b8

08000f4c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000f4c:	b480      	push	{r7}
 8000f4e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000f50:	4b06      	ldr	r3, [pc, #24]	@ (8000f6c <SystemInit+0x20>)
 8000f52:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000f56:	4a05      	ldr	r2, [pc, #20]	@ (8000f6c <SystemInit+0x20>)
 8000f58:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000f5c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000f60:	bf00      	nop
 8000f62:	46bd      	mov	sp, r7
 8000f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f68:	4770      	bx	lr
 8000f6a:	bf00      	nop
 8000f6c:	e000ed00 	.word	0xe000ed00

08000f70 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000f70:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000fa8 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000f74:	f7ff ffea 	bl	8000f4c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000f78:	480c      	ldr	r0, [pc, #48]	@ (8000fac <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000f7a:	490d      	ldr	r1, [pc, #52]	@ (8000fb0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000f7c:	4a0d      	ldr	r2, [pc, #52]	@ (8000fb4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000f7e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000f80:	e002      	b.n	8000f88 <LoopCopyDataInit>

08000f82 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000f82:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000f84:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000f86:	3304      	adds	r3, #4

08000f88 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000f88:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000f8a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000f8c:	d3f9      	bcc.n	8000f82 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000f8e:	4a0a      	ldr	r2, [pc, #40]	@ (8000fb8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000f90:	4c0a      	ldr	r4, [pc, #40]	@ (8000fbc <LoopFillZerobss+0x22>)
  movs r3, #0
 8000f92:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000f94:	e001      	b.n	8000f9a <LoopFillZerobss>

08000f96 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000f96:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000f98:	3204      	adds	r2, #4

08000f9a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000f9a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000f9c:	d3fb      	bcc.n	8000f96 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8000f9e:	f002 fcb7 	bl	8003910 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000fa2:	f7ff fb05 	bl	80005b0 <main>
  bx  lr    
 8000fa6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000fa8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000fac:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000fb0:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8000fb4:	080044ac 	.word	0x080044ac
  ldr r2, =_sbss
 8000fb8:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8000fbc:	200002b8 	.word	0x200002b8

08000fc0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000fc0:	e7fe      	b.n	8000fc0 <ADC_IRQHandler>
	...

08000fc4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000fc4:	b580      	push	{r7, lr}
 8000fc6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000fc8:	4b0e      	ldr	r3, [pc, #56]	@ (8001004 <HAL_Init+0x40>)
 8000fca:	681b      	ldr	r3, [r3, #0]
 8000fcc:	4a0d      	ldr	r2, [pc, #52]	@ (8001004 <HAL_Init+0x40>)
 8000fce:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000fd2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000fd4:	4b0b      	ldr	r3, [pc, #44]	@ (8001004 <HAL_Init+0x40>)
 8000fd6:	681b      	ldr	r3, [r3, #0]
 8000fd8:	4a0a      	ldr	r2, [pc, #40]	@ (8001004 <HAL_Init+0x40>)
 8000fda:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000fde:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000fe0:	4b08      	ldr	r3, [pc, #32]	@ (8001004 <HAL_Init+0x40>)
 8000fe2:	681b      	ldr	r3, [r3, #0]
 8000fe4:	4a07      	ldr	r2, [pc, #28]	@ (8001004 <HAL_Init+0x40>)
 8000fe6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000fea:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000fec:	2003      	movs	r0, #3
 8000fee:	f000 fff9 	bl	8001fe4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000ff2:	2000      	movs	r0, #0
 8000ff4:	f000 f808 	bl	8001008 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000ff8:	f7ff fe34 	bl	8000c64 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000ffc:	2300      	movs	r3, #0
}
 8000ffe:	4618      	mov	r0, r3
 8001000:	bd80      	pop	{r7, pc}
 8001002:	bf00      	nop
 8001004:	40023c00 	.word	0x40023c00

08001008 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001008:	b580      	push	{r7, lr}
 800100a:	b082      	sub	sp, #8
 800100c:	af00      	add	r7, sp, #0
 800100e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001010:	4b12      	ldr	r3, [pc, #72]	@ (800105c <HAL_InitTick+0x54>)
 8001012:	681a      	ldr	r2, [r3, #0]
 8001014:	4b12      	ldr	r3, [pc, #72]	@ (8001060 <HAL_InitTick+0x58>)
 8001016:	781b      	ldrb	r3, [r3, #0]
 8001018:	4619      	mov	r1, r3
 800101a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800101e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001022:	fbb2 f3f3 	udiv	r3, r2, r3
 8001026:	4618      	mov	r0, r3
 8001028:	f001 f811 	bl	800204e <HAL_SYSTICK_Config>
 800102c:	4603      	mov	r3, r0
 800102e:	2b00      	cmp	r3, #0
 8001030:	d001      	beq.n	8001036 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001032:	2301      	movs	r3, #1
 8001034:	e00e      	b.n	8001054 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	2b0f      	cmp	r3, #15
 800103a:	d80a      	bhi.n	8001052 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800103c:	2200      	movs	r2, #0
 800103e:	6879      	ldr	r1, [r7, #4]
 8001040:	f04f 30ff 	mov.w	r0, #4294967295
 8001044:	f000 ffd9 	bl	8001ffa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001048:	4a06      	ldr	r2, [pc, #24]	@ (8001064 <HAL_InitTick+0x5c>)
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800104e:	2300      	movs	r3, #0
 8001050:	e000      	b.n	8001054 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001052:	2301      	movs	r3, #1
}
 8001054:	4618      	mov	r0, r3
 8001056:	3708      	adds	r7, #8
 8001058:	46bd      	mov	sp, r7
 800105a:	bd80      	pop	{r7, pc}
 800105c:	20000000 	.word	0x20000000
 8001060:	20000008 	.word	0x20000008
 8001064:	20000004 	.word	0x20000004

08001068 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001068:	b480      	push	{r7}
 800106a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800106c:	4b06      	ldr	r3, [pc, #24]	@ (8001088 <HAL_IncTick+0x20>)
 800106e:	781b      	ldrb	r3, [r3, #0]
 8001070:	461a      	mov	r2, r3
 8001072:	4b06      	ldr	r3, [pc, #24]	@ (800108c <HAL_IncTick+0x24>)
 8001074:	681b      	ldr	r3, [r3, #0]
 8001076:	4413      	add	r3, r2
 8001078:	4a04      	ldr	r2, [pc, #16]	@ (800108c <HAL_IncTick+0x24>)
 800107a:	6013      	str	r3, [r2, #0]
}
 800107c:	bf00      	nop
 800107e:	46bd      	mov	sp, r7
 8001080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001084:	4770      	bx	lr
 8001086:	bf00      	nop
 8001088:	20000008 	.word	0x20000008
 800108c:	2000016c 	.word	0x2000016c

08001090 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001090:	b480      	push	{r7}
 8001092:	af00      	add	r7, sp, #0
  return uwTick;
 8001094:	4b03      	ldr	r3, [pc, #12]	@ (80010a4 <HAL_GetTick+0x14>)
 8001096:	681b      	ldr	r3, [r3, #0]
}
 8001098:	4618      	mov	r0, r3
 800109a:	46bd      	mov	sp, r7
 800109c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010a0:	4770      	bx	lr
 80010a2:	bf00      	nop
 80010a4:	2000016c 	.word	0x2000016c

080010a8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80010a8:	b580      	push	{r7, lr}
 80010aa:	b084      	sub	sp, #16
 80010ac:	af00      	add	r7, sp, #0
 80010ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80010b0:	f7ff ffee 	bl	8001090 <HAL_GetTick>
 80010b4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80010ba:	68fb      	ldr	r3, [r7, #12]
 80010bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80010c0:	d005      	beq.n	80010ce <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80010c2:	4b0a      	ldr	r3, [pc, #40]	@ (80010ec <HAL_Delay+0x44>)
 80010c4:	781b      	ldrb	r3, [r3, #0]
 80010c6:	461a      	mov	r2, r3
 80010c8:	68fb      	ldr	r3, [r7, #12]
 80010ca:	4413      	add	r3, r2
 80010cc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80010ce:	bf00      	nop
 80010d0:	f7ff ffde 	bl	8001090 <HAL_GetTick>
 80010d4:	4602      	mov	r2, r0
 80010d6:	68bb      	ldr	r3, [r7, #8]
 80010d8:	1ad3      	subs	r3, r2, r3
 80010da:	68fa      	ldr	r2, [r7, #12]
 80010dc:	429a      	cmp	r2, r3
 80010de:	d8f7      	bhi.n	80010d0 <HAL_Delay+0x28>
  {
  }
}
 80010e0:	bf00      	nop
 80010e2:	bf00      	nop
 80010e4:	3710      	adds	r7, #16
 80010e6:	46bd      	mov	sp, r7
 80010e8:	bd80      	pop	{r7, pc}
 80010ea:	bf00      	nop
 80010ec:	20000008 	.word	0x20000008

080010f0 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 80010f0:	b580      	push	{r7, lr}
 80010f2:	b084      	sub	sp, #16
 80010f4:	af00      	add	r7, sp, #0
 80010f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	2b00      	cmp	r3, #0
 80010fc:	d101      	bne.n	8001102 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 80010fe:	2301      	movs	r3, #1
 8001100:	e0ed      	b.n	80012de <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001108:	b2db      	uxtb	r3, r3
 800110a:	2b00      	cmp	r3, #0
 800110c:	d102      	bne.n	8001114 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 800110e:	6878      	ldr	r0, [r7, #4]
 8001110:	f7ff fdd8 	bl	8000cc4 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	681a      	ldr	r2, [r3, #0]
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	681b      	ldr	r3, [r3, #0]
 800111e:	f042 0201 	orr.w	r2, r2, #1
 8001122:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001124:	f7ff ffb4 	bl	8001090 <HAL_GetTick>
 8001128:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800112a:	e012      	b.n	8001152 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800112c:	f7ff ffb0 	bl	8001090 <HAL_GetTick>
 8001130:	4602      	mov	r2, r0
 8001132:	68fb      	ldr	r3, [r7, #12]
 8001134:	1ad3      	subs	r3, r2, r3
 8001136:	2b0a      	cmp	r3, #10
 8001138:	d90b      	bls.n	8001152 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800113e:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	2205      	movs	r2, #5
 800114a:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800114e:	2301      	movs	r3, #1
 8001150:	e0c5      	b.n	80012de <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	681b      	ldr	r3, [r3, #0]
 8001156:	685b      	ldr	r3, [r3, #4]
 8001158:	f003 0301 	and.w	r3, r3, #1
 800115c:	2b00      	cmp	r3, #0
 800115e:	d0e5      	beq.n	800112c <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	681b      	ldr	r3, [r3, #0]
 8001164:	681a      	ldr	r2, [r3, #0]
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	681b      	ldr	r3, [r3, #0]
 800116a:	f022 0202 	bic.w	r2, r2, #2
 800116e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001170:	f7ff ff8e 	bl	8001090 <HAL_GetTick>
 8001174:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001176:	e012      	b.n	800119e <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001178:	f7ff ff8a 	bl	8001090 <HAL_GetTick>
 800117c:	4602      	mov	r2, r0
 800117e:	68fb      	ldr	r3, [r7, #12]
 8001180:	1ad3      	subs	r3, r2, r3
 8001182:	2b0a      	cmp	r3, #10
 8001184:	d90b      	bls.n	800119e <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800118a:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	2205      	movs	r2, #5
 8001196:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800119a:	2301      	movs	r3, #1
 800119c:	e09f      	b.n	80012de <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	685b      	ldr	r3, [r3, #4]
 80011a4:	f003 0302 	and.w	r3, r3, #2
 80011a8:	2b00      	cmp	r3, #0
 80011aa:	d1e5      	bne.n	8001178 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	7e1b      	ldrb	r3, [r3, #24]
 80011b0:	2b01      	cmp	r3, #1
 80011b2:	d108      	bne.n	80011c6 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	681b      	ldr	r3, [r3, #0]
 80011b8:	681a      	ldr	r2, [r3, #0]
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	681b      	ldr	r3, [r3, #0]
 80011be:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80011c2:	601a      	str	r2, [r3, #0]
 80011c4:	e007      	b.n	80011d6 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	681b      	ldr	r3, [r3, #0]
 80011ca:	681a      	ldr	r2, [r3, #0]
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80011d4:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	7e5b      	ldrb	r3, [r3, #25]
 80011da:	2b01      	cmp	r3, #1
 80011dc:	d108      	bne.n	80011f0 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	681b      	ldr	r3, [r3, #0]
 80011e2:	681a      	ldr	r2, [r3, #0]
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80011ec:	601a      	str	r2, [r3, #0]
 80011ee:	e007      	b.n	8001200 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	681a      	ldr	r2, [r3, #0]
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80011fe:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	7e9b      	ldrb	r3, [r3, #26]
 8001204:	2b01      	cmp	r3, #1
 8001206:	d108      	bne.n	800121a <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	681a      	ldr	r2, [r3, #0]
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	681b      	ldr	r3, [r3, #0]
 8001212:	f042 0220 	orr.w	r2, r2, #32
 8001216:	601a      	str	r2, [r3, #0]
 8001218:	e007      	b.n	800122a <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	681b      	ldr	r3, [r3, #0]
 800121e:	681a      	ldr	r2, [r3, #0]
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	681b      	ldr	r3, [r3, #0]
 8001224:	f022 0220 	bic.w	r2, r2, #32
 8001228:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	7edb      	ldrb	r3, [r3, #27]
 800122e:	2b01      	cmp	r3, #1
 8001230:	d108      	bne.n	8001244 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	681b      	ldr	r3, [r3, #0]
 8001236:	681a      	ldr	r2, [r3, #0]
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	f022 0210 	bic.w	r2, r2, #16
 8001240:	601a      	str	r2, [r3, #0]
 8001242:	e007      	b.n	8001254 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	681b      	ldr	r3, [r3, #0]
 8001248:	681a      	ldr	r2, [r3, #0]
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	681b      	ldr	r3, [r3, #0]
 800124e:	f042 0210 	orr.w	r2, r2, #16
 8001252:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	7f1b      	ldrb	r3, [r3, #28]
 8001258:	2b01      	cmp	r3, #1
 800125a:	d108      	bne.n	800126e <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	681a      	ldr	r2, [r3, #0]
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	681b      	ldr	r3, [r3, #0]
 8001266:	f042 0208 	orr.w	r2, r2, #8
 800126a:	601a      	str	r2, [r3, #0]
 800126c:	e007      	b.n	800127e <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	681b      	ldr	r3, [r3, #0]
 8001272:	681a      	ldr	r2, [r3, #0]
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	681b      	ldr	r3, [r3, #0]
 8001278:	f022 0208 	bic.w	r2, r2, #8
 800127c:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	7f5b      	ldrb	r3, [r3, #29]
 8001282:	2b01      	cmp	r3, #1
 8001284:	d108      	bne.n	8001298 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	681b      	ldr	r3, [r3, #0]
 800128a:	681a      	ldr	r2, [r3, #0]
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	f042 0204 	orr.w	r2, r2, #4
 8001294:	601a      	str	r2, [r3, #0]
 8001296:	e007      	b.n	80012a8 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	681a      	ldr	r2, [r3, #0]
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	f022 0204 	bic.w	r2, r2, #4
 80012a6:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	689a      	ldr	r2, [r3, #8]
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	68db      	ldr	r3, [r3, #12]
 80012b0:	431a      	orrs	r2, r3
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	691b      	ldr	r3, [r3, #16]
 80012b6:	431a      	orrs	r2, r3
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	695b      	ldr	r3, [r3, #20]
 80012bc:	ea42 0103 	orr.w	r1, r2, r3
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	685b      	ldr	r3, [r3, #4]
 80012c4:	1e5a      	subs	r2, r3, #1
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	681b      	ldr	r3, [r3, #0]
 80012ca:	430a      	orrs	r2, r1
 80012cc:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	2200      	movs	r2, #0
 80012d2:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	2201      	movs	r2, #1
 80012d8:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 80012dc:	2300      	movs	r3, #0
}
 80012de:	4618      	mov	r0, r3
 80012e0:	3710      	adds	r7, #16
 80012e2:	46bd      	mov	sp, r7
 80012e4:	bd80      	pop	{r7, pc}
	...

080012e8 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 80012e8:	b480      	push	{r7}
 80012ea:	b087      	sub	sp, #28
 80012ec:	af00      	add	r7, sp, #0
 80012ee:	6078      	str	r0, [r7, #4]
 80012f0:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	681b      	ldr	r3, [r3, #0]
 80012f6:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	f893 3020 	ldrb.w	r3, [r3, #32]
 80012fe:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8001300:	7cfb      	ldrb	r3, [r7, #19]
 8001302:	2b01      	cmp	r3, #1
 8001304:	d003      	beq.n	800130e <HAL_CAN_ConfigFilter+0x26>
 8001306:	7cfb      	ldrb	r3, [r7, #19]
 8001308:	2b02      	cmp	r3, #2
 800130a:	f040 80be 	bne.w	800148a <HAL_CAN_ConfigFilter+0x1a2>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 800130e:	4b65      	ldr	r3, [pc, #404]	@ (80014a4 <HAL_CAN_ConfigFilter+0x1bc>)
 8001310:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif /* CAN3 */

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001312:	697b      	ldr	r3, [r7, #20]
 8001314:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8001318:	f043 0201 	orr.w	r2, r3, #1
 800131c:	697b      	ldr	r3, [r7, #20]
 800131e:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 8001322:	697b      	ldr	r3, [r7, #20]
 8001324:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8001328:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 800132c:	697b      	ldr	r3, [r7, #20]
 800132e:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8001332:	697b      	ldr	r3, [r7, #20]
 8001334:	f8d3 2200 	ldr.w	r2, [r3, #512]	@ 0x200
 8001338:	683b      	ldr	r3, [r7, #0]
 800133a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800133c:	021b      	lsls	r3, r3, #8
 800133e:	431a      	orrs	r2, r3
 8001340:	697b      	ldr	r3, [r7, #20]
 8001342:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

#endif /* CAN3 */
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8001346:	683b      	ldr	r3, [r7, #0]
 8001348:	695b      	ldr	r3, [r3, #20]
 800134a:	f003 031f 	and.w	r3, r3, #31
 800134e:	2201      	movs	r2, #1
 8001350:	fa02 f303 	lsl.w	r3, r2, r3
 8001354:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8001356:	697b      	ldr	r3, [r7, #20]
 8001358:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 800135c:	68fb      	ldr	r3, [r7, #12]
 800135e:	43db      	mvns	r3, r3
 8001360:	401a      	ands	r2, r3
 8001362:	697b      	ldr	r3, [r7, #20]
 8001364:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8001368:	683b      	ldr	r3, [r7, #0]
 800136a:	69db      	ldr	r3, [r3, #28]
 800136c:	2b00      	cmp	r3, #0
 800136e:	d123      	bne.n	80013b8 <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8001370:	697b      	ldr	r3, [r7, #20]
 8001372:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8001376:	68fb      	ldr	r3, [r7, #12]
 8001378:	43db      	mvns	r3, r3
 800137a:	401a      	ands	r2, r3
 800137c:	697b      	ldr	r3, [r7, #20]
 800137e:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001382:	683b      	ldr	r3, [r7, #0]
 8001384:	68db      	ldr	r3, [r3, #12]
 8001386:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001388:	683b      	ldr	r3, [r7, #0]
 800138a:	685b      	ldr	r3, [r3, #4]
 800138c:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800138e:	683a      	ldr	r2, [r7, #0]
 8001390:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001392:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001394:	697b      	ldr	r3, [r7, #20]
 8001396:	3248      	adds	r2, #72	@ 0x48
 8001398:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800139c:	683b      	ldr	r3, [r7, #0]
 800139e:	689b      	ldr	r3, [r3, #8]
 80013a0:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 80013a2:	683b      	ldr	r3, [r7, #0]
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80013a8:	683b      	ldr	r3, [r7, #0]
 80013aa:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80013ac:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80013ae:	6979      	ldr	r1, [r7, #20]
 80013b0:	3348      	adds	r3, #72	@ 0x48
 80013b2:	00db      	lsls	r3, r3, #3
 80013b4:	440b      	add	r3, r1
 80013b6:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 80013b8:	683b      	ldr	r3, [r7, #0]
 80013ba:	69db      	ldr	r3, [r3, #28]
 80013bc:	2b01      	cmp	r3, #1
 80013be:	d122      	bne.n	8001406 <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 80013c0:	697b      	ldr	r3, [r7, #20]
 80013c2:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 80013c6:	68fb      	ldr	r3, [r7, #12]
 80013c8:	431a      	orrs	r2, r3
 80013ca:	697b      	ldr	r3, [r7, #20]
 80013cc:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80013d0:	683b      	ldr	r3, [r7, #0]
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80013d6:	683b      	ldr	r3, [r7, #0]
 80013d8:	685b      	ldr	r3, [r3, #4]
 80013da:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80013dc:	683a      	ldr	r2, [r7, #0]
 80013de:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80013e0:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80013e2:	697b      	ldr	r3, [r7, #20]
 80013e4:	3248      	adds	r2, #72	@ 0x48
 80013e6:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80013ea:	683b      	ldr	r3, [r7, #0]
 80013ec:	689b      	ldr	r3, [r3, #8]
 80013ee:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 80013f0:	683b      	ldr	r3, [r7, #0]
 80013f2:	68db      	ldr	r3, [r3, #12]
 80013f4:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80013f6:	683b      	ldr	r3, [r7, #0]
 80013f8:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80013fa:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80013fc:	6979      	ldr	r1, [r7, #20]
 80013fe:	3348      	adds	r3, #72	@ 0x48
 8001400:	00db      	lsls	r3, r3, #3
 8001402:	440b      	add	r3, r1
 8001404:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8001406:	683b      	ldr	r3, [r7, #0]
 8001408:	699b      	ldr	r3, [r3, #24]
 800140a:	2b00      	cmp	r3, #0
 800140c:	d109      	bne.n	8001422 <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 800140e:	697b      	ldr	r3, [r7, #20]
 8001410:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8001414:	68fb      	ldr	r3, [r7, #12]
 8001416:	43db      	mvns	r3, r3
 8001418:	401a      	ands	r2, r3
 800141a:	697b      	ldr	r3, [r7, #20]
 800141c:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 8001420:	e007      	b.n	8001432 <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8001422:	697b      	ldr	r3, [r7, #20]
 8001424:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8001428:	68fb      	ldr	r3, [r7, #12]
 800142a:	431a      	orrs	r2, r3
 800142c:	697b      	ldr	r3, [r7, #20]
 800142e:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8001432:	683b      	ldr	r3, [r7, #0]
 8001434:	691b      	ldr	r3, [r3, #16]
 8001436:	2b00      	cmp	r3, #0
 8001438:	d109      	bne.n	800144e <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 800143a:	697b      	ldr	r3, [r7, #20]
 800143c:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8001440:	68fb      	ldr	r3, [r7, #12]
 8001442:	43db      	mvns	r3, r3
 8001444:	401a      	ands	r2, r3
 8001446:	697b      	ldr	r3, [r7, #20]
 8001448:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 800144c:	e007      	b.n	800145e <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 800144e:	697b      	ldr	r3, [r7, #20]
 8001450:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8001454:	68fb      	ldr	r3, [r7, #12]
 8001456:	431a      	orrs	r2, r3
 8001458:	697b      	ldr	r3, [r7, #20]
 800145a:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 800145e:	683b      	ldr	r3, [r7, #0]
 8001460:	6a1b      	ldr	r3, [r3, #32]
 8001462:	2b01      	cmp	r3, #1
 8001464:	d107      	bne.n	8001476 <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8001466:	697b      	ldr	r3, [r7, #20]
 8001468:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 800146c:	68fb      	ldr	r3, [r7, #12]
 800146e:	431a      	orrs	r2, r3
 8001470:	697b      	ldr	r3, [r7, #20]
 8001472:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001476:	697b      	ldr	r3, [r7, #20]
 8001478:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 800147c:	f023 0201 	bic.w	r2, r3, #1
 8001480:	697b      	ldr	r3, [r7, #20]
 8001482:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 8001486:	2300      	movs	r3, #0
 8001488:	e006      	b.n	8001498 <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800148e:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001496:	2301      	movs	r3, #1
  }
}
 8001498:	4618      	mov	r0, r3
 800149a:	371c      	adds	r7, #28
 800149c:	46bd      	mov	sp, r7
 800149e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a2:	4770      	bx	lr
 80014a4:	40006400 	.word	0x40006400

080014a8 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 80014a8:	b580      	push	{r7, lr}
 80014aa:	b084      	sub	sp, #16
 80014ac:	af00      	add	r7, sp, #0
 80014ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80014b6:	b2db      	uxtb	r3, r3
 80014b8:	2b01      	cmp	r3, #1
 80014ba:	d12e      	bne.n	800151a <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	2202      	movs	r2, #2
 80014c0:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	681a      	ldr	r2, [r3, #0]
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	f022 0201 	bic.w	r2, r2, #1
 80014d2:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80014d4:	f7ff fddc 	bl	8001090 <HAL_GetTick>
 80014d8:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80014da:	e012      	b.n	8001502 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80014dc:	f7ff fdd8 	bl	8001090 <HAL_GetTick>
 80014e0:	4602      	mov	r2, r0
 80014e2:	68fb      	ldr	r3, [r7, #12]
 80014e4:	1ad3      	subs	r3, r2, r3
 80014e6:	2b0a      	cmp	r3, #10
 80014e8:	d90b      	bls.n	8001502 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80014ee:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	2205      	movs	r2, #5
 80014fa:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 80014fe:	2301      	movs	r3, #1
 8001500:	e012      	b.n	8001528 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	685b      	ldr	r3, [r3, #4]
 8001508:	f003 0301 	and.w	r3, r3, #1
 800150c:	2b00      	cmp	r3, #0
 800150e:	d1e5      	bne.n	80014dc <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	2200      	movs	r2, #0
 8001514:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 8001516:	2300      	movs	r3, #0
 8001518:	e006      	b.n	8001528 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800151e:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001526:	2301      	movs	r3, #1
  }
}
 8001528:	4618      	mov	r0, r3
 800152a:	3710      	adds	r7, #16
 800152c:	46bd      	mov	sp, r7
 800152e:	bd80      	pop	{r7, pc}

08001530 <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 8001530:	b480      	push	{r7}
 8001532:	b089      	sub	sp, #36	@ 0x24
 8001534:	af00      	add	r7, sp, #0
 8001536:	60f8      	str	r0, [r7, #12]
 8001538:	60b9      	str	r1, [r7, #8]
 800153a:	607a      	str	r2, [r7, #4]
 800153c:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 800153e:	68fb      	ldr	r3, [r7, #12]
 8001540:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001544:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8001546:	68fb      	ldr	r3, [r7, #12]
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	689b      	ldr	r3, [r3, #8]
 800154c:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 800154e:	7ffb      	ldrb	r3, [r7, #31]
 8001550:	2b01      	cmp	r3, #1
 8001552:	d003      	beq.n	800155c <HAL_CAN_AddTxMessage+0x2c>
 8001554:	7ffb      	ldrb	r3, [r7, #31]
 8001556:	2b02      	cmp	r3, #2
 8001558:	f040 80ad 	bne.w	80016b6 <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 800155c:	69bb      	ldr	r3, [r7, #24]
 800155e:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001562:	2b00      	cmp	r3, #0
 8001564:	d10a      	bne.n	800157c <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8001566:	69bb      	ldr	r3, [r7, #24]
 8001568:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 800156c:	2b00      	cmp	r3, #0
 800156e:	d105      	bne.n	800157c <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8001570:	69bb      	ldr	r3, [r7, #24]
 8001572:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8001576:	2b00      	cmp	r3, #0
 8001578:	f000 8095 	beq.w	80016a6 <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 800157c:	69bb      	ldr	r3, [r7, #24]
 800157e:	0e1b      	lsrs	r3, r3, #24
 8001580:	f003 0303 	and.w	r3, r3, #3
 8001584:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8001586:	2201      	movs	r2, #1
 8001588:	697b      	ldr	r3, [r7, #20]
 800158a:	409a      	lsls	r2, r3
 800158c:	683b      	ldr	r3, [r7, #0]
 800158e:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8001590:	68bb      	ldr	r3, [r7, #8]
 8001592:	689b      	ldr	r3, [r3, #8]
 8001594:	2b00      	cmp	r3, #0
 8001596:	d10d      	bne.n	80015b4 <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8001598:	68bb      	ldr	r3, [r7, #8]
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 800159e:	68bb      	ldr	r3, [r7, #8]
 80015a0:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80015a2:	68f9      	ldr	r1, [r7, #12]
 80015a4:	6809      	ldr	r1, [r1, #0]
 80015a6:	431a      	orrs	r2, r3
 80015a8:	697b      	ldr	r3, [r7, #20]
 80015aa:	3318      	adds	r3, #24
 80015ac:	011b      	lsls	r3, r3, #4
 80015ae:	440b      	add	r3, r1
 80015b0:	601a      	str	r2, [r3, #0]
 80015b2:	e00f      	b.n	80015d4 <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80015b4:	68bb      	ldr	r3, [r7, #8]
 80015b6:	685b      	ldr	r3, [r3, #4]
 80015b8:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 80015ba:	68bb      	ldr	r3, [r7, #8]
 80015bc:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80015be:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 80015c0:	68bb      	ldr	r3, [r7, #8]
 80015c2:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80015c4:	68f9      	ldr	r1, [r7, #12]
 80015c6:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 80015c8:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80015ca:	697b      	ldr	r3, [r7, #20]
 80015cc:	3318      	adds	r3, #24
 80015ce:	011b      	lsls	r3, r3, #4
 80015d0:	440b      	add	r3, r1
 80015d2:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 80015d4:	68fb      	ldr	r3, [r7, #12]
 80015d6:	6819      	ldr	r1, [r3, #0]
 80015d8:	68bb      	ldr	r3, [r7, #8]
 80015da:	691a      	ldr	r2, [r3, #16]
 80015dc:	697b      	ldr	r3, [r7, #20]
 80015de:	3318      	adds	r3, #24
 80015e0:	011b      	lsls	r3, r3, #4
 80015e2:	440b      	add	r3, r1
 80015e4:	3304      	adds	r3, #4
 80015e6:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 80015e8:	68bb      	ldr	r3, [r7, #8]
 80015ea:	7d1b      	ldrb	r3, [r3, #20]
 80015ec:	2b01      	cmp	r3, #1
 80015ee:	d111      	bne.n	8001614 <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 80015f0:	68fb      	ldr	r3, [r7, #12]
 80015f2:	681a      	ldr	r2, [r3, #0]
 80015f4:	697b      	ldr	r3, [r7, #20]
 80015f6:	3318      	adds	r3, #24
 80015f8:	011b      	lsls	r3, r3, #4
 80015fa:	4413      	add	r3, r2
 80015fc:	3304      	adds	r3, #4
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	68fa      	ldr	r2, [r7, #12]
 8001602:	6811      	ldr	r1, [r2, #0]
 8001604:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001608:	697b      	ldr	r3, [r7, #20]
 800160a:	3318      	adds	r3, #24
 800160c:	011b      	lsls	r3, r3, #4
 800160e:	440b      	add	r3, r1
 8001610:	3304      	adds	r3, #4
 8001612:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	3307      	adds	r3, #7
 8001618:	781b      	ldrb	r3, [r3, #0]
 800161a:	061a      	lsls	r2, r3, #24
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	3306      	adds	r3, #6
 8001620:	781b      	ldrb	r3, [r3, #0]
 8001622:	041b      	lsls	r3, r3, #16
 8001624:	431a      	orrs	r2, r3
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	3305      	adds	r3, #5
 800162a:	781b      	ldrb	r3, [r3, #0]
 800162c:	021b      	lsls	r3, r3, #8
 800162e:	4313      	orrs	r3, r2
 8001630:	687a      	ldr	r2, [r7, #4]
 8001632:	3204      	adds	r2, #4
 8001634:	7812      	ldrb	r2, [r2, #0]
 8001636:	4610      	mov	r0, r2
 8001638:	68fa      	ldr	r2, [r7, #12]
 800163a:	6811      	ldr	r1, [r2, #0]
 800163c:	ea43 0200 	orr.w	r2, r3, r0
 8001640:	697b      	ldr	r3, [r7, #20]
 8001642:	011b      	lsls	r3, r3, #4
 8001644:	440b      	add	r3, r1
 8001646:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 800164a:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	3303      	adds	r3, #3
 8001650:	781b      	ldrb	r3, [r3, #0]
 8001652:	061a      	lsls	r2, r3, #24
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	3302      	adds	r3, #2
 8001658:	781b      	ldrb	r3, [r3, #0]
 800165a:	041b      	lsls	r3, r3, #16
 800165c:	431a      	orrs	r2, r3
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	3301      	adds	r3, #1
 8001662:	781b      	ldrb	r3, [r3, #0]
 8001664:	021b      	lsls	r3, r3, #8
 8001666:	4313      	orrs	r3, r2
 8001668:	687a      	ldr	r2, [r7, #4]
 800166a:	7812      	ldrb	r2, [r2, #0]
 800166c:	4610      	mov	r0, r2
 800166e:	68fa      	ldr	r2, [r7, #12]
 8001670:	6811      	ldr	r1, [r2, #0]
 8001672:	ea43 0200 	orr.w	r2, r3, r0
 8001676:	697b      	ldr	r3, [r7, #20]
 8001678:	011b      	lsls	r3, r3, #4
 800167a:	440b      	add	r3, r1
 800167c:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 8001680:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8001682:	68fb      	ldr	r3, [r7, #12]
 8001684:	681a      	ldr	r2, [r3, #0]
 8001686:	697b      	ldr	r3, [r7, #20]
 8001688:	3318      	adds	r3, #24
 800168a:	011b      	lsls	r3, r3, #4
 800168c:	4413      	add	r3, r2
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	68fa      	ldr	r2, [r7, #12]
 8001692:	6811      	ldr	r1, [r2, #0]
 8001694:	f043 0201 	orr.w	r2, r3, #1
 8001698:	697b      	ldr	r3, [r7, #20]
 800169a:	3318      	adds	r3, #24
 800169c:	011b      	lsls	r3, r3, #4
 800169e:	440b      	add	r3, r1
 80016a0:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 80016a2:	2300      	movs	r3, #0
 80016a4:	e00e      	b.n	80016c4 <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80016a6:	68fb      	ldr	r3, [r7, #12]
 80016a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80016aa:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80016ae:	68fb      	ldr	r3, [r7, #12]
 80016b0:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 80016b2:	2301      	movs	r3, #1
 80016b4:	e006      	b.n	80016c4 <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80016b6:	68fb      	ldr	r3, [r7, #12]
 80016b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80016ba:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80016be:	68fb      	ldr	r3, [r7, #12]
 80016c0:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80016c2:	2301      	movs	r3, #1
  }
}
 80016c4:	4618      	mov	r0, r3
 80016c6:	3724      	adds	r7, #36	@ 0x24
 80016c8:	46bd      	mov	sp, r7
 80016ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ce:	4770      	bx	lr

080016d0 <HAL_CAN_IsTxMessagePending>:
  *          - 0 : No pending transmission request on any selected Tx Mailboxes.
  *          - 1 : Pending transmission request on at least one of the selected
  *                Tx Mailbox.
  */
uint32_t HAL_CAN_IsTxMessagePending(const CAN_HandleTypeDef *hcan, uint32_t TxMailboxes)
{
 80016d0:	b480      	push	{r7}
 80016d2:	b085      	sub	sp, #20
 80016d4:	af00      	add	r7, sp, #0
 80016d6:	6078      	str	r0, [r7, #4]
 80016d8:	6039      	str	r1, [r7, #0]
  uint32_t status = 0U;
 80016da:	2300      	movs	r3, #0
 80016dc:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80016e4:	72fb      	strb	r3, [r7, #11]

  /* Check function parameters */
  assert_param(IS_CAN_TX_MAILBOX_LIST(TxMailboxes));

  if ((state == HAL_CAN_STATE_READY) ||
 80016e6:	7afb      	ldrb	r3, [r7, #11]
 80016e8:	2b01      	cmp	r3, #1
 80016ea:	d002      	beq.n	80016f2 <HAL_CAN_IsTxMessagePending+0x22>
 80016ec:	7afb      	ldrb	r3, [r7, #11]
 80016ee:	2b02      	cmp	r3, #2
 80016f0:	d10b      	bne.n	800170a <HAL_CAN_IsTxMessagePending+0x3a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check pending transmission request on the selected Tx Mailboxes */
    if ((hcan->Instance->TSR & (TxMailboxes << CAN_TSR_TME0_Pos)) != (TxMailboxes << CAN_TSR_TME0_Pos))
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	689a      	ldr	r2, [r3, #8]
 80016f8:	683b      	ldr	r3, [r7, #0]
 80016fa:	069b      	lsls	r3, r3, #26
 80016fc:	401a      	ands	r2, r3
 80016fe:	683b      	ldr	r3, [r7, #0]
 8001700:	069b      	lsls	r3, r3, #26
 8001702:	429a      	cmp	r2, r3
 8001704:	d001      	beq.n	800170a <HAL_CAN_IsTxMessagePending+0x3a>
    {
      status = 1U;
 8001706:	2301      	movs	r3, #1
 8001708:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return status */
  return status;
 800170a:	68fb      	ldr	r3, [r7, #12]
}
 800170c:	4618      	mov	r0, r3
 800170e:	3714      	adds	r7, #20
 8001710:	46bd      	mov	sp, r7
 8001712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001716:	4770      	bx	lr

08001718 <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8001718:	b480      	push	{r7}
 800171a:	b087      	sub	sp, #28
 800171c:	af00      	add	r7, sp, #0
 800171e:	60f8      	str	r0, [r7, #12]
 8001720:	60b9      	str	r1, [r7, #8]
 8001722:	607a      	str	r2, [r7, #4]
 8001724:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001726:	68fb      	ldr	r3, [r7, #12]
 8001728:	f893 3020 	ldrb.w	r3, [r3, #32]
 800172c:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 800172e:	7dfb      	ldrb	r3, [r7, #23]
 8001730:	2b01      	cmp	r3, #1
 8001732:	d003      	beq.n	800173c <HAL_CAN_GetRxMessage+0x24>
 8001734:	7dfb      	ldrb	r3, [r7, #23]
 8001736:	2b02      	cmp	r3, #2
 8001738:	f040 8103 	bne.w	8001942 <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 800173c:	68bb      	ldr	r3, [r7, #8]
 800173e:	2b00      	cmp	r3, #0
 8001740:	d10e      	bne.n	8001760 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8001742:	68fb      	ldr	r3, [r7, #12]
 8001744:	681b      	ldr	r3, [r3, #0]
 8001746:	68db      	ldr	r3, [r3, #12]
 8001748:	f003 0303 	and.w	r3, r3, #3
 800174c:	2b00      	cmp	r3, #0
 800174e:	d116      	bne.n	800177e <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001750:	68fb      	ldr	r3, [r7, #12]
 8001752:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001754:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8001758:	68fb      	ldr	r3, [r7, #12]
 800175a:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 800175c:	2301      	movs	r3, #1
 800175e:	e0f7      	b.n	8001950 <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8001760:	68fb      	ldr	r3, [r7, #12]
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	691b      	ldr	r3, [r3, #16]
 8001766:	f003 0303 	and.w	r3, r3, #3
 800176a:	2b00      	cmp	r3, #0
 800176c:	d107      	bne.n	800177e <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800176e:	68fb      	ldr	r3, [r7, #12]
 8001770:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001772:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8001776:	68fb      	ldr	r3, [r7, #12]
 8001778:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 800177a:	2301      	movs	r3, #1
 800177c:	e0e8      	b.n	8001950 <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 800177e:	68fb      	ldr	r3, [r7, #12]
 8001780:	681a      	ldr	r2, [r3, #0]
 8001782:	68bb      	ldr	r3, [r7, #8]
 8001784:	331b      	adds	r3, #27
 8001786:	011b      	lsls	r3, r3, #4
 8001788:	4413      	add	r3, r2
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	f003 0204 	and.w	r2, r3, #4
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	689b      	ldr	r3, [r3, #8]
 8001798:	2b00      	cmp	r3, #0
 800179a:	d10c      	bne.n	80017b6 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 800179c:	68fb      	ldr	r3, [r7, #12]
 800179e:	681a      	ldr	r2, [r3, #0]
 80017a0:	68bb      	ldr	r3, [r7, #8]
 80017a2:	331b      	adds	r3, #27
 80017a4:	011b      	lsls	r3, r3, #4
 80017a6:	4413      	add	r3, r2
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	0d5b      	lsrs	r3, r3, #21
 80017ac:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	601a      	str	r2, [r3, #0]
 80017b4:	e00b      	b.n	80017ce <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 80017b6:	68fb      	ldr	r3, [r7, #12]
 80017b8:	681a      	ldr	r2, [r3, #0]
 80017ba:	68bb      	ldr	r3, [r7, #8]
 80017bc:	331b      	adds	r3, #27
 80017be:	011b      	lsls	r3, r3, #4
 80017c0:	4413      	add	r3, r2
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	08db      	lsrs	r3, r3, #3
 80017c6:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 80017ce:	68fb      	ldr	r3, [r7, #12]
 80017d0:	681a      	ldr	r2, [r3, #0]
 80017d2:	68bb      	ldr	r3, [r7, #8]
 80017d4:	331b      	adds	r3, #27
 80017d6:	011b      	lsls	r3, r3, #4
 80017d8:	4413      	add	r3, r2
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	f003 0202 	and.w	r2, r3, #2
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 80017e4:	68fb      	ldr	r3, [r7, #12]
 80017e6:	681a      	ldr	r2, [r3, #0]
 80017e8:	68bb      	ldr	r3, [r7, #8]
 80017ea:	331b      	adds	r3, #27
 80017ec:	011b      	lsls	r3, r3, #4
 80017ee:	4413      	add	r3, r2
 80017f0:	3304      	adds	r3, #4
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	f003 0308 	and.w	r3, r3, #8
 80017f8:	2b00      	cmp	r3, #0
 80017fa:	d003      	beq.n	8001804 <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	2208      	movs	r2, #8
 8001800:	611a      	str	r2, [r3, #16]
 8001802:	e00b      	b.n	800181c <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8001804:	68fb      	ldr	r3, [r7, #12]
 8001806:	681a      	ldr	r2, [r3, #0]
 8001808:	68bb      	ldr	r3, [r7, #8]
 800180a:	331b      	adds	r3, #27
 800180c:	011b      	lsls	r3, r3, #4
 800180e:	4413      	add	r3, r2
 8001810:	3304      	adds	r3, #4
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	f003 020f 	and.w	r2, r3, #15
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 800181c:	68fb      	ldr	r3, [r7, #12]
 800181e:	681a      	ldr	r2, [r3, #0]
 8001820:	68bb      	ldr	r3, [r7, #8]
 8001822:	331b      	adds	r3, #27
 8001824:	011b      	lsls	r3, r3, #4
 8001826:	4413      	add	r3, r2
 8001828:	3304      	adds	r3, #4
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	0a1b      	lsrs	r3, r3, #8
 800182e:	b2da      	uxtb	r2, r3
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8001834:	68fb      	ldr	r3, [r7, #12]
 8001836:	681a      	ldr	r2, [r3, #0]
 8001838:	68bb      	ldr	r3, [r7, #8]
 800183a:	331b      	adds	r3, #27
 800183c:	011b      	lsls	r3, r3, #4
 800183e:	4413      	add	r3, r2
 8001840:	3304      	adds	r3, #4
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	0c1b      	lsrs	r3, r3, #16
 8001846:	b29a      	uxth	r2, r3
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 800184c:	68fb      	ldr	r3, [r7, #12]
 800184e:	681a      	ldr	r2, [r3, #0]
 8001850:	68bb      	ldr	r3, [r7, #8]
 8001852:	011b      	lsls	r3, r3, #4
 8001854:	4413      	add	r3, r2
 8001856:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	b2da      	uxtb	r2, r3
 800185e:	683b      	ldr	r3, [r7, #0]
 8001860:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8001862:	68fb      	ldr	r3, [r7, #12]
 8001864:	681a      	ldr	r2, [r3, #0]
 8001866:	68bb      	ldr	r3, [r7, #8]
 8001868:	011b      	lsls	r3, r3, #4
 800186a:	4413      	add	r3, r2
 800186c:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	0a1a      	lsrs	r2, r3, #8
 8001874:	683b      	ldr	r3, [r7, #0]
 8001876:	3301      	adds	r3, #1
 8001878:	b2d2      	uxtb	r2, r2
 800187a:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 800187c:	68fb      	ldr	r3, [r7, #12]
 800187e:	681a      	ldr	r2, [r3, #0]
 8001880:	68bb      	ldr	r3, [r7, #8]
 8001882:	011b      	lsls	r3, r3, #4
 8001884:	4413      	add	r3, r2
 8001886:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	0c1a      	lsrs	r2, r3, #16
 800188e:	683b      	ldr	r3, [r7, #0]
 8001890:	3302      	adds	r3, #2
 8001892:	b2d2      	uxtb	r2, r2
 8001894:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8001896:	68fb      	ldr	r3, [r7, #12]
 8001898:	681a      	ldr	r2, [r3, #0]
 800189a:	68bb      	ldr	r3, [r7, #8]
 800189c:	011b      	lsls	r3, r3, #4
 800189e:	4413      	add	r3, r2
 80018a0:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	0e1a      	lsrs	r2, r3, #24
 80018a8:	683b      	ldr	r3, [r7, #0]
 80018aa:	3303      	adds	r3, #3
 80018ac:	b2d2      	uxtb	r2, r2
 80018ae:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 80018b0:	68fb      	ldr	r3, [r7, #12]
 80018b2:	681a      	ldr	r2, [r3, #0]
 80018b4:	68bb      	ldr	r3, [r7, #8]
 80018b6:	011b      	lsls	r3, r3, #4
 80018b8:	4413      	add	r3, r2
 80018ba:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 80018be:	681a      	ldr	r2, [r3, #0]
 80018c0:	683b      	ldr	r3, [r7, #0]
 80018c2:	3304      	adds	r3, #4
 80018c4:	b2d2      	uxtb	r2, r2
 80018c6:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 80018c8:	68fb      	ldr	r3, [r7, #12]
 80018ca:	681a      	ldr	r2, [r3, #0]
 80018cc:	68bb      	ldr	r3, [r7, #8]
 80018ce:	011b      	lsls	r3, r3, #4
 80018d0:	4413      	add	r3, r2
 80018d2:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	0a1a      	lsrs	r2, r3, #8
 80018da:	683b      	ldr	r3, [r7, #0]
 80018dc:	3305      	adds	r3, #5
 80018de:	b2d2      	uxtb	r2, r2
 80018e0:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 80018e2:	68fb      	ldr	r3, [r7, #12]
 80018e4:	681a      	ldr	r2, [r3, #0]
 80018e6:	68bb      	ldr	r3, [r7, #8]
 80018e8:	011b      	lsls	r3, r3, #4
 80018ea:	4413      	add	r3, r2
 80018ec:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	0c1a      	lsrs	r2, r3, #16
 80018f4:	683b      	ldr	r3, [r7, #0]
 80018f6:	3306      	adds	r3, #6
 80018f8:	b2d2      	uxtb	r2, r2
 80018fa:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 80018fc:	68fb      	ldr	r3, [r7, #12]
 80018fe:	681a      	ldr	r2, [r3, #0]
 8001900:	68bb      	ldr	r3, [r7, #8]
 8001902:	011b      	lsls	r3, r3, #4
 8001904:	4413      	add	r3, r2
 8001906:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	0e1a      	lsrs	r2, r3, #24
 800190e:	683b      	ldr	r3, [r7, #0]
 8001910:	3307      	adds	r3, #7
 8001912:	b2d2      	uxtb	r2, r2
 8001914:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8001916:	68bb      	ldr	r3, [r7, #8]
 8001918:	2b00      	cmp	r3, #0
 800191a:	d108      	bne.n	800192e <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 800191c:	68fb      	ldr	r3, [r7, #12]
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	68da      	ldr	r2, [r3, #12]
 8001922:	68fb      	ldr	r3, [r7, #12]
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	f042 0220 	orr.w	r2, r2, #32
 800192a:	60da      	str	r2, [r3, #12]
 800192c:	e007      	b.n	800193e <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 800192e:	68fb      	ldr	r3, [r7, #12]
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	691a      	ldr	r2, [r3, #16]
 8001934:	68fb      	ldr	r3, [r7, #12]
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	f042 0220 	orr.w	r2, r2, #32
 800193c:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 800193e:	2300      	movs	r3, #0
 8001940:	e006      	b.n	8001950 <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001942:	68fb      	ldr	r3, [r7, #12]
 8001944:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001946:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 800194a:	68fb      	ldr	r3, [r7, #12]
 800194c:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800194e:	2301      	movs	r3, #1
  }
}
 8001950:	4618      	mov	r0, r3
 8001952:	371c      	adds	r7, #28
 8001954:	46bd      	mov	sp, r7
 8001956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800195a:	4770      	bx	lr

0800195c <HAL_CAN_GetRxFifoFillLevel>:
  * @param  RxFifo Rx FIFO.
  *         This parameter can be a value of @arg CAN_receive_FIFO_number.
  * @retval Number of messages available in Rx FIFO.
  */
uint32_t HAL_CAN_GetRxFifoFillLevel(const CAN_HandleTypeDef *hcan, uint32_t RxFifo)
{
 800195c:	b480      	push	{r7}
 800195e:	b085      	sub	sp, #20
 8001960:	af00      	add	r7, sp, #0
 8001962:	6078      	str	r0, [r7, #4]
 8001964:	6039      	str	r1, [r7, #0]
  uint32_t filllevel = 0U;
 8001966:	2300      	movs	r3, #0
 8001968:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001970:	72fb      	strb	r3, [r7, #11]

  /* Check function parameters */
  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8001972:	7afb      	ldrb	r3, [r7, #11]
 8001974:	2b01      	cmp	r3, #1
 8001976:	d002      	beq.n	800197e <HAL_CAN_GetRxFifoFillLevel+0x22>
 8001978:	7afb      	ldrb	r3, [r7, #11]
 800197a:	2b02      	cmp	r3, #2
 800197c:	d10f      	bne.n	800199e <HAL_CAN_GetRxFifoFillLevel+0x42>
      (state == HAL_CAN_STATE_LISTENING))
  {
    if (RxFifo == CAN_RX_FIFO0)
 800197e:	683b      	ldr	r3, [r7, #0]
 8001980:	2b00      	cmp	r3, #0
 8001982:	d106      	bne.n	8001992 <HAL_CAN_GetRxFifoFillLevel+0x36>
    {
      filllevel = hcan->Instance->RF0R & CAN_RF0R_FMP0;
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	68db      	ldr	r3, [r3, #12]
 800198a:	f003 0303 	and.w	r3, r3, #3
 800198e:	60fb      	str	r3, [r7, #12]
 8001990:	e005      	b.n	800199e <HAL_CAN_GetRxFifoFillLevel+0x42>
    }
    else /* RxFifo == CAN_RX_FIFO1 */
    {
      filllevel = hcan->Instance->RF1R & CAN_RF1R_FMP1;
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	691b      	ldr	r3, [r3, #16]
 8001998:	f003 0303 	and.w	r3, r3, #3
 800199c:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Rx FIFO fill level */
  return filllevel;
 800199e:	68fb      	ldr	r3, [r7, #12]
}
 80019a0:	4618      	mov	r0, r3
 80019a2:	3714      	adds	r7, #20
 80019a4:	46bd      	mov	sp, r7
 80019a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019aa:	4770      	bx	lr

080019ac <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 80019ac:	b480      	push	{r7}
 80019ae:	b085      	sub	sp, #20
 80019b0:	af00      	add	r7, sp, #0
 80019b2:	6078      	str	r0, [r7, #4]
 80019b4:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80019bc:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 80019be:	7bfb      	ldrb	r3, [r7, #15]
 80019c0:	2b01      	cmp	r3, #1
 80019c2:	d002      	beq.n	80019ca <HAL_CAN_ActivateNotification+0x1e>
 80019c4:	7bfb      	ldrb	r3, [r7, #15]
 80019c6:	2b02      	cmp	r3, #2
 80019c8:	d109      	bne.n	80019de <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	6959      	ldr	r1, [r3, #20]
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	683a      	ldr	r2, [r7, #0]
 80019d6:	430a      	orrs	r2, r1
 80019d8:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 80019da:	2300      	movs	r3, #0
 80019dc:	e006      	b.n	80019ec <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80019e2:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80019ea:	2301      	movs	r3, #1
  }
}
 80019ec:	4618      	mov	r0, r3
 80019ee:	3714      	adds	r7, #20
 80019f0:	46bd      	mov	sp, r7
 80019f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f6:	4770      	bx	lr

080019f8 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 80019f8:	b580      	push	{r7, lr}
 80019fa:	b08a      	sub	sp, #40	@ 0x28
 80019fc:	af00      	add	r7, sp, #0
 80019fe:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8001a00:	2300      	movs	r3, #0
 8001a02:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	695b      	ldr	r3, [r3, #20]
 8001a0a:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	685b      	ldr	r3, [r3, #4]
 8001a12:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	689b      	ldr	r3, [r3, #8]
 8001a1a:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	68db      	ldr	r3, [r3, #12]
 8001a22:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	691b      	ldr	r3, [r3, #16]
 8001a2a:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	699b      	ldr	r3, [r3, #24]
 8001a32:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8001a34:	6a3b      	ldr	r3, [r7, #32]
 8001a36:	f003 0301 	and.w	r3, r3, #1
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d07c      	beq.n	8001b38 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8001a3e:	69bb      	ldr	r3, [r7, #24]
 8001a40:	f003 0301 	and.w	r3, r3, #1
 8001a44:	2b00      	cmp	r3, #0
 8001a46:	d023      	beq.n	8001a90 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	2201      	movs	r2, #1
 8001a4e:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8001a50:	69bb      	ldr	r3, [r7, #24]
 8001a52:	f003 0302 	and.w	r3, r3, #2
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	d003      	beq.n	8001a62 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8001a5a:	6878      	ldr	r0, [r7, #4]
 8001a5c:	f7fe ffd8 	bl	8000a10 <HAL_CAN_TxMailbox0CompleteCallback>
 8001a60:	e016      	b.n	8001a90 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8001a62:	69bb      	ldr	r3, [r7, #24]
 8001a64:	f003 0304 	and.w	r3, r3, #4
 8001a68:	2b00      	cmp	r3, #0
 8001a6a:	d004      	beq.n	8001a76 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8001a6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a6e:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001a72:	627b      	str	r3, [r7, #36]	@ 0x24
 8001a74:	e00c      	b.n	8001a90 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8001a76:	69bb      	ldr	r3, [r7, #24]
 8001a78:	f003 0308 	and.w	r3, r3, #8
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	d004      	beq.n	8001a8a <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8001a80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a82:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001a86:	627b      	str	r3, [r7, #36]	@ 0x24
 8001a88:	e002      	b.n	8001a90 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8001a8a:	6878      	ldr	r0, [r7, #4]
 8001a8c:	f000 f96b 	bl	8001d66 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8001a90:	69bb      	ldr	r3, [r7, #24]
 8001a92:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	d024      	beq.n	8001ae4 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001aa2:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8001aa4:	69bb      	ldr	r3, [r7, #24]
 8001aa6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001aaa:	2b00      	cmp	r3, #0
 8001aac:	d003      	beq.n	8001ab6 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8001aae:	6878      	ldr	r0, [r7, #4]
 8001ab0:	f7fe ffce 	bl	8000a50 <HAL_CAN_TxMailbox1CompleteCallback>
 8001ab4:	e016      	b.n	8001ae4 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8001ab6:	69bb      	ldr	r3, [r7, #24]
 8001ab8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001abc:	2b00      	cmp	r3, #0
 8001abe:	d004      	beq.n	8001aca <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8001ac0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ac2:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001ac6:	627b      	str	r3, [r7, #36]	@ 0x24
 8001ac8:	e00c      	b.n	8001ae4 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8001aca:	69bb      	ldr	r3, [r7, #24]
 8001acc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001ad0:	2b00      	cmp	r3, #0
 8001ad2:	d004      	beq.n	8001ade <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8001ad4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ad6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001ada:	627b      	str	r3, [r7, #36]	@ 0x24
 8001adc:	e002      	b.n	8001ae4 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8001ade:	6878      	ldr	r0, [r7, #4]
 8001ae0:	f000 f94b 	bl	8001d7a <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8001ae4:	69bb      	ldr	r3, [r7, #24]
 8001ae6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001aea:	2b00      	cmp	r3, #0
 8001aec:	d024      	beq.n	8001b38 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8001af6:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8001af8:	69bb      	ldr	r3, [r7, #24]
 8001afa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001afe:	2b00      	cmp	r3, #0
 8001b00:	d003      	beq.n	8001b0a <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8001b02:	6878      	ldr	r0, [r7, #4]
 8001b04:	f7fe ffc4 	bl	8000a90 <HAL_CAN_TxMailbox2CompleteCallback>
 8001b08:	e016      	b.n	8001b38 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8001b0a:	69bb      	ldr	r3, [r7, #24]
 8001b0c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	d004      	beq.n	8001b1e <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8001b14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b16:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001b1a:	627b      	str	r3, [r7, #36]	@ 0x24
 8001b1c:	e00c      	b.n	8001b38 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8001b1e:	69bb      	ldr	r3, [r7, #24]
 8001b20:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001b24:	2b00      	cmp	r3, #0
 8001b26:	d004      	beq.n	8001b32 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8001b28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b2a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001b2e:	627b      	str	r3, [r7, #36]	@ 0x24
 8001b30:	e002      	b.n	8001b38 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8001b32:	6878      	ldr	r0, [r7, #4]
 8001b34:	f000 f92b 	bl	8001d8e <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8001b38:	6a3b      	ldr	r3, [r7, #32]
 8001b3a:	f003 0308 	and.w	r3, r3, #8
 8001b3e:	2b00      	cmp	r3, #0
 8001b40:	d00c      	beq.n	8001b5c <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8001b42:	697b      	ldr	r3, [r7, #20]
 8001b44:	f003 0310 	and.w	r3, r3, #16
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	d007      	beq.n	8001b5c <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8001b4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b4e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001b52:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	2210      	movs	r2, #16
 8001b5a:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8001b5c:	6a3b      	ldr	r3, [r7, #32]
 8001b5e:	f003 0304 	and.w	r3, r3, #4
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d00b      	beq.n	8001b7e <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8001b66:	697b      	ldr	r3, [r7, #20]
 8001b68:	f003 0308 	and.w	r3, r3, #8
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	d006      	beq.n	8001b7e <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	2208      	movs	r2, #8
 8001b76:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8001b78:	6878      	ldr	r0, [r7, #4]
 8001b7a:	f000 f912 	bl	8001da2 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8001b7e:	6a3b      	ldr	r3, [r7, #32]
 8001b80:	f003 0302 	and.w	r3, r3, #2
 8001b84:	2b00      	cmp	r3, #0
 8001b86:	d009      	beq.n	8001b9c <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	68db      	ldr	r3, [r3, #12]
 8001b8e:	f003 0303 	and.w	r3, r3, #3
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	d002      	beq.n	8001b9c <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8001b96:	6878      	ldr	r0, [r7, #4]
 8001b98:	f7fe ffba 	bl	8000b10 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8001b9c:	6a3b      	ldr	r3, [r7, #32]
 8001b9e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	d00c      	beq.n	8001bc0 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8001ba6:	693b      	ldr	r3, [r7, #16]
 8001ba8:	f003 0310 	and.w	r3, r3, #16
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	d007      	beq.n	8001bc0 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8001bb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bb2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001bb6:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	2210      	movs	r2, #16
 8001bbe:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8001bc0:	6a3b      	ldr	r3, [r7, #32]
 8001bc2:	f003 0320 	and.w	r3, r3, #32
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	d00b      	beq.n	8001be2 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8001bca:	693b      	ldr	r3, [r7, #16]
 8001bcc:	f003 0308 	and.w	r3, r3, #8
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	d006      	beq.n	8001be2 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	2208      	movs	r2, #8
 8001bda:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8001bdc:	6878      	ldr	r0, [r7, #4]
 8001bde:	f000 f8ea 	bl	8001db6 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8001be2:	6a3b      	ldr	r3, [r7, #32]
 8001be4:	f003 0310 	and.w	r3, r3, #16
 8001be8:	2b00      	cmp	r3, #0
 8001bea:	d009      	beq.n	8001c00 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	691b      	ldr	r3, [r3, #16]
 8001bf2:	f003 0303 	and.w	r3, r3, #3
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d002      	beq.n	8001c00 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8001bfa:	6878      	ldr	r0, [r7, #4]
 8001bfc:	f7fe ff68 	bl	8000ad0 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8001c00:	6a3b      	ldr	r3, [r7, #32]
 8001c02:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d00b      	beq.n	8001c22 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8001c0a:	69fb      	ldr	r3, [r7, #28]
 8001c0c:	f003 0310 	and.w	r3, r3, #16
 8001c10:	2b00      	cmp	r3, #0
 8001c12:	d006      	beq.n	8001c22 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	2210      	movs	r2, #16
 8001c1a:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8001c1c:	6878      	ldr	r0, [r7, #4]
 8001c1e:	f000 f8d4 	bl	8001dca <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8001c22:	6a3b      	ldr	r3, [r7, #32]
 8001c24:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	d00b      	beq.n	8001c44 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8001c2c:	69fb      	ldr	r3, [r7, #28]
 8001c2e:	f003 0308 	and.w	r3, r3, #8
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d006      	beq.n	8001c44 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	2208      	movs	r2, #8
 8001c3c:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8001c3e:	6878      	ldr	r0, [r7, #4]
 8001c40:	f000 f8cd 	bl	8001dde <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8001c44:	6a3b      	ldr	r3, [r7, #32]
 8001c46:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d07b      	beq.n	8001d46 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8001c4e:	69fb      	ldr	r3, [r7, #28]
 8001c50:	f003 0304 	and.w	r3, r3, #4
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d072      	beq.n	8001d3e <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8001c58:	6a3b      	ldr	r3, [r7, #32]
 8001c5a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	d008      	beq.n	8001c74 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8001c62:	68fb      	ldr	r3, [r7, #12]
 8001c64:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8001c68:	2b00      	cmp	r3, #0
 8001c6a:	d003      	beq.n	8001c74 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8001c6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c6e:	f043 0301 	orr.w	r3, r3, #1
 8001c72:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8001c74:	6a3b      	ldr	r3, [r7, #32]
 8001c76:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d008      	beq.n	8001c90 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8001c7e:	68fb      	ldr	r3, [r7, #12]
 8001c80:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8001c84:	2b00      	cmp	r3, #0
 8001c86:	d003      	beq.n	8001c90 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8001c88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c8a:	f043 0302 	orr.w	r3, r3, #2
 8001c8e:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8001c90:	6a3b      	ldr	r3, [r7, #32]
 8001c92:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	d008      	beq.n	8001cac <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8001c9a:	68fb      	ldr	r3, [r7, #12]
 8001c9c:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8001ca0:	2b00      	cmp	r3, #0
 8001ca2:	d003      	beq.n	8001cac <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8001ca4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ca6:	f043 0304 	orr.w	r3, r3, #4
 8001caa:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8001cac:	6a3b      	ldr	r3, [r7, #32]
 8001cae:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d043      	beq.n	8001d3e <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8001cb6:	68fb      	ldr	r3, [r7, #12]
 8001cb8:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	d03e      	beq.n	8001d3e <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8001cc0:	68fb      	ldr	r3, [r7, #12]
 8001cc2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8001cc6:	2b60      	cmp	r3, #96	@ 0x60
 8001cc8:	d02b      	beq.n	8001d22 <HAL_CAN_IRQHandler+0x32a>
 8001cca:	2b60      	cmp	r3, #96	@ 0x60
 8001ccc:	d82e      	bhi.n	8001d2c <HAL_CAN_IRQHandler+0x334>
 8001cce:	2b50      	cmp	r3, #80	@ 0x50
 8001cd0:	d022      	beq.n	8001d18 <HAL_CAN_IRQHandler+0x320>
 8001cd2:	2b50      	cmp	r3, #80	@ 0x50
 8001cd4:	d82a      	bhi.n	8001d2c <HAL_CAN_IRQHandler+0x334>
 8001cd6:	2b40      	cmp	r3, #64	@ 0x40
 8001cd8:	d019      	beq.n	8001d0e <HAL_CAN_IRQHandler+0x316>
 8001cda:	2b40      	cmp	r3, #64	@ 0x40
 8001cdc:	d826      	bhi.n	8001d2c <HAL_CAN_IRQHandler+0x334>
 8001cde:	2b30      	cmp	r3, #48	@ 0x30
 8001ce0:	d010      	beq.n	8001d04 <HAL_CAN_IRQHandler+0x30c>
 8001ce2:	2b30      	cmp	r3, #48	@ 0x30
 8001ce4:	d822      	bhi.n	8001d2c <HAL_CAN_IRQHandler+0x334>
 8001ce6:	2b10      	cmp	r3, #16
 8001ce8:	d002      	beq.n	8001cf0 <HAL_CAN_IRQHandler+0x2f8>
 8001cea:	2b20      	cmp	r3, #32
 8001cec:	d005      	beq.n	8001cfa <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8001cee:	e01d      	b.n	8001d2c <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8001cf0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001cf2:	f043 0308 	orr.w	r3, r3, #8
 8001cf6:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8001cf8:	e019      	b.n	8001d2e <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8001cfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001cfc:	f043 0310 	orr.w	r3, r3, #16
 8001d00:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8001d02:	e014      	b.n	8001d2e <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8001d04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d06:	f043 0320 	orr.w	r3, r3, #32
 8001d0a:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8001d0c:	e00f      	b.n	8001d2e <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8001d0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d10:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001d14:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8001d16:	e00a      	b.n	8001d2e <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8001d18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d1a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001d1e:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8001d20:	e005      	b.n	8001d2e <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8001d22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d24:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001d28:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8001d2a:	e000      	b.n	8001d2e <HAL_CAN_IRQHandler+0x336>
            break;
 8001d2c:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	699a      	ldr	r2, [r3, #24]
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8001d3c:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	2204      	movs	r2, #4
 8001d44:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8001d46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d008      	beq.n	8001d5e <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001d50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d52:	431a      	orrs	r2, r3
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8001d58:	6878      	ldr	r0, [r7, #4]
 8001d5a:	f7fe ff5d 	bl	8000c18 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8001d5e:	bf00      	nop
 8001d60:	3728      	adds	r7, #40	@ 0x28
 8001d62:	46bd      	mov	sp, r7
 8001d64:	bd80      	pop	{r7, pc}

08001d66 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001d66:	b480      	push	{r7}
 8001d68:	b083      	sub	sp, #12
 8001d6a:	af00      	add	r7, sp, #0
 8001d6c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8001d6e:	bf00      	nop
 8001d70:	370c      	adds	r7, #12
 8001d72:	46bd      	mov	sp, r7
 8001d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d78:	4770      	bx	lr

08001d7a <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001d7a:	b480      	push	{r7}
 8001d7c:	b083      	sub	sp, #12
 8001d7e:	af00      	add	r7, sp, #0
 8001d80:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8001d82:	bf00      	nop
 8001d84:	370c      	adds	r7, #12
 8001d86:	46bd      	mov	sp, r7
 8001d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d8c:	4770      	bx	lr

08001d8e <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001d8e:	b480      	push	{r7}
 8001d90:	b083      	sub	sp, #12
 8001d92:	af00      	add	r7, sp, #0
 8001d94:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8001d96:	bf00      	nop
 8001d98:	370c      	adds	r7, #12
 8001d9a:	46bd      	mov	sp, r7
 8001d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da0:	4770      	bx	lr

08001da2 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8001da2:	b480      	push	{r7}
 8001da4:	b083      	sub	sp, #12
 8001da6:	af00      	add	r7, sp, #0
 8001da8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8001daa:	bf00      	nop
 8001dac:	370c      	adds	r7, #12
 8001dae:	46bd      	mov	sp, r7
 8001db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db4:	4770      	bx	lr

08001db6 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8001db6:	b480      	push	{r7}
 8001db8:	b083      	sub	sp, #12
 8001dba:	af00      	add	r7, sp, #0
 8001dbc:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8001dbe:	bf00      	nop
 8001dc0:	370c      	adds	r7, #12
 8001dc2:	46bd      	mov	sp, r7
 8001dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc8:	4770      	bx	lr

08001dca <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8001dca:	b480      	push	{r7}
 8001dcc:	b083      	sub	sp, #12
 8001dce:	af00      	add	r7, sp, #0
 8001dd0:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8001dd2:	bf00      	nop
 8001dd4:	370c      	adds	r7, #12
 8001dd6:	46bd      	mov	sp, r7
 8001dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ddc:	4770      	bx	lr

08001dde <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8001dde:	b480      	push	{r7}
 8001de0:	b083      	sub	sp, #12
 8001de2:	af00      	add	r7, sp, #0
 8001de4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8001de6:	bf00      	nop
 8001de8:	370c      	adds	r7, #12
 8001dea:	46bd      	mov	sp, r7
 8001dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df0:	4770      	bx	lr

08001df2 <HAL_CAN_GetState>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL state
  */
HAL_CAN_StateTypeDef HAL_CAN_GetState(const CAN_HandleTypeDef *hcan)
{
 8001df2:	b480      	push	{r7}
 8001df4:	b085      	sub	sp, #20
 8001df6:	af00      	add	r7, sp, #0
 8001df8:	6078      	str	r0, [r7, #4]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001e00:	73fb      	strb	r3, [r7, #15]

  if ((state == HAL_CAN_STATE_READY) ||
 8001e02:	7bfb      	ldrb	r3, [r7, #15]
 8001e04:	2b01      	cmp	r3, #1
 8001e06:	d002      	beq.n	8001e0e <HAL_CAN_GetState+0x1c>
 8001e08:	7bfb      	ldrb	r3, [r7, #15]
 8001e0a:	2b02      	cmp	r3, #2
 8001e0c:	d112      	bne.n	8001e34 <HAL_CAN_GetState+0x42>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check sleep mode acknowledge flag */
    if ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	685b      	ldr	r3, [r3, #4]
 8001e14:	f003 0302 	and.w	r3, r3, #2
 8001e18:	2b00      	cmp	r3, #0
 8001e1a:	d002      	beq.n	8001e22 <HAL_CAN_GetState+0x30>
    {
      /* Sleep mode is active */
      state = HAL_CAN_STATE_SLEEP_ACTIVE;
 8001e1c:	2304      	movs	r3, #4
 8001e1e:	73fb      	strb	r3, [r7, #15]
 8001e20:	e008      	b.n	8001e34 <HAL_CAN_GetState+0x42>
    }
    /* Check sleep mode request flag */
    else if ((hcan->Instance->MCR & CAN_MCR_SLEEP) != 0U)
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	f003 0302 	and.w	r3, r3, #2
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	d001      	beq.n	8001e34 <HAL_CAN_GetState+0x42>
    {
      /* Sleep mode request is pending */
      state = HAL_CAN_STATE_SLEEP_PENDING;
 8001e30:	2303      	movs	r3, #3
 8001e32:	73fb      	strb	r3, [r7, #15]
      /* Neither sleep mode request nor sleep mode acknowledge */
    }
  }

  /* Return CAN state */
  return state;
 8001e34:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e36:	4618      	mov	r0, r3
 8001e38:	3714      	adds	r7, #20
 8001e3a:	46bd      	mov	sp, r7
 8001e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e40:	4770      	bx	lr
	...

08001e44 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e44:	b480      	push	{r7}
 8001e46:	b085      	sub	sp, #20
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	f003 0307 	and.w	r3, r3, #7
 8001e52:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001e54:	4b0c      	ldr	r3, [pc, #48]	@ (8001e88 <__NVIC_SetPriorityGrouping+0x44>)
 8001e56:	68db      	ldr	r3, [r3, #12]
 8001e58:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001e5a:	68ba      	ldr	r2, [r7, #8]
 8001e5c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001e60:	4013      	ands	r3, r2
 8001e62:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001e64:	68fb      	ldr	r3, [r7, #12]
 8001e66:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001e68:	68bb      	ldr	r3, [r7, #8]
 8001e6a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001e6c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001e70:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001e74:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001e76:	4a04      	ldr	r2, [pc, #16]	@ (8001e88 <__NVIC_SetPriorityGrouping+0x44>)
 8001e78:	68bb      	ldr	r3, [r7, #8]
 8001e7a:	60d3      	str	r3, [r2, #12]
}
 8001e7c:	bf00      	nop
 8001e7e:	3714      	adds	r7, #20
 8001e80:	46bd      	mov	sp, r7
 8001e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e86:	4770      	bx	lr
 8001e88:	e000ed00 	.word	0xe000ed00

08001e8c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001e8c:	b480      	push	{r7}
 8001e8e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001e90:	4b04      	ldr	r3, [pc, #16]	@ (8001ea4 <__NVIC_GetPriorityGrouping+0x18>)
 8001e92:	68db      	ldr	r3, [r3, #12]
 8001e94:	0a1b      	lsrs	r3, r3, #8
 8001e96:	f003 0307 	and.w	r3, r3, #7
}
 8001e9a:	4618      	mov	r0, r3
 8001e9c:	46bd      	mov	sp, r7
 8001e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea2:	4770      	bx	lr
 8001ea4:	e000ed00 	.word	0xe000ed00

08001ea8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ea8:	b480      	push	{r7}
 8001eaa:	b083      	sub	sp, #12
 8001eac:	af00      	add	r7, sp, #0
 8001eae:	4603      	mov	r3, r0
 8001eb0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001eb2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	db0b      	blt.n	8001ed2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001eba:	79fb      	ldrb	r3, [r7, #7]
 8001ebc:	f003 021f 	and.w	r2, r3, #31
 8001ec0:	4907      	ldr	r1, [pc, #28]	@ (8001ee0 <__NVIC_EnableIRQ+0x38>)
 8001ec2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ec6:	095b      	lsrs	r3, r3, #5
 8001ec8:	2001      	movs	r0, #1
 8001eca:	fa00 f202 	lsl.w	r2, r0, r2
 8001ece:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001ed2:	bf00      	nop
 8001ed4:	370c      	adds	r7, #12
 8001ed6:	46bd      	mov	sp, r7
 8001ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001edc:	4770      	bx	lr
 8001ede:	bf00      	nop
 8001ee0:	e000e100 	.word	0xe000e100

08001ee4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001ee4:	b480      	push	{r7}
 8001ee6:	b083      	sub	sp, #12
 8001ee8:	af00      	add	r7, sp, #0
 8001eea:	4603      	mov	r3, r0
 8001eec:	6039      	str	r1, [r7, #0]
 8001eee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ef0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	db0a      	blt.n	8001f0e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ef8:	683b      	ldr	r3, [r7, #0]
 8001efa:	b2da      	uxtb	r2, r3
 8001efc:	490c      	ldr	r1, [pc, #48]	@ (8001f30 <__NVIC_SetPriority+0x4c>)
 8001efe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f02:	0112      	lsls	r2, r2, #4
 8001f04:	b2d2      	uxtb	r2, r2
 8001f06:	440b      	add	r3, r1
 8001f08:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001f0c:	e00a      	b.n	8001f24 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f0e:	683b      	ldr	r3, [r7, #0]
 8001f10:	b2da      	uxtb	r2, r3
 8001f12:	4908      	ldr	r1, [pc, #32]	@ (8001f34 <__NVIC_SetPriority+0x50>)
 8001f14:	79fb      	ldrb	r3, [r7, #7]
 8001f16:	f003 030f 	and.w	r3, r3, #15
 8001f1a:	3b04      	subs	r3, #4
 8001f1c:	0112      	lsls	r2, r2, #4
 8001f1e:	b2d2      	uxtb	r2, r2
 8001f20:	440b      	add	r3, r1
 8001f22:	761a      	strb	r2, [r3, #24]
}
 8001f24:	bf00      	nop
 8001f26:	370c      	adds	r7, #12
 8001f28:	46bd      	mov	sp, r7
 8001f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f2e:	4770      	bx	lr
 8001f30:	e000e100 	.word	0xe000e100
 8001f34:	e000ed00 	.word	0xe000ed00

08001f38 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001f38:	b480      	push	{r7}
 8001f3a:	b089      	sub	sp, #36	@ 0x24
 8001f3c:	af00      	add	r7, sp, #0
 8001f3e:	60f8      	str	r0, [r7, #12]
 8001f40:	60b9      	str	r1, [r7, #8]
 8001f42:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001f44:	68fb      	ldr	r3, [r7, #12]
 8001f46:	f003 0307 	and.w	r3, r3, #7
 8001f4a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001f4c:	69fb      	ldr	r3, [r7, #28]
 8001f4e:	f1c3 0307 	rsb	r3, r3, #7
 8001f52:	2b04      	cmp	r3, #4
 8001f54:	bf28      	it	cs
 8001f56:	2304      	movcs	r3, #4
 8001f58:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001f5a:	69fb      	ldr	r3, [r7, #28]
 8001f5c:	3304      	adds	r3, #4
 8001f5e:	2b06      	cmp	r3, #6
 8001f60:	d902      	bls.n	8001f68 <NVIC_EncodePriority+0x30>
 8001f62:	69fb      	ldr	r3, [r7, #28]
 8001f64:	3b03      	subs	r3, #3
 8001f66:	e000      	b.n	8001f6a <NVIC_EncodePriority+0x32>
 8001f68:	2300      	movs	r3, #0
 8001f6a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f6c:	f04f 32ff 	mov.w	r2, #4294967295
 8001f70:	69bb      	ldr	r3, [r7, #24]
 8001f72:	fa02 f303 	lsl.w	r3, r2, r3
 8001f76:	43da      	mvns	r2, r3
 8001f78:	68bb      	ldr	r3, [r7, #8]
 8001f7a:	401a      	ands	r2, r3
 8001f7c:	697b      	ldr	r3, [r7, #20]
 8001f7e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001f80:	f04f 31ff 	mov.w	r1, #4294967295
 8001f84:	697b      	ldr	r3, [r7, #20]
 8001f86:	fa01 f303 	lsl.w	r3, r1, r3
 8001f8a:	43d9      	mvns	r1, r3
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f90:	4313      	orrs	r3, r2
         );
}
 8001f92:	4618      	mov	r0, r3
 8001f94:	3724      	adds	r7, #36	@ 0x24
 8001f96:	46bd      	mov	sp, r7
 8001f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f9c:	4770      	bx	lr
	...

08001fa0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001fa0:	b580      	push	{r7, lr}
 8001fa2:	b082      	sub	sp, #8
 8001fa4:	af00      	add	r7, sp, #0
 8001fa6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	3b01      	subs	r3, #1
 8001fac:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001fb0:	d301      	bcc.n	8001fb6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001fb2:	2301      	movs	r3, #1
 8001fb4:	e00f      	b.n	8001fd6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001fb6:	4a0a      	ldr	r2, [pc, #40]	@ (8001fe0 <SysTick_Config+0x40>)
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	3b01      	subs	r3, #1
 8001fbc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001fbe:	210f      	movs	r1, #15
 8001fc0:	f04f 30ff 	mov.w	r0, #4294967295
 8001fc4:	f7ff ff8e 	bl	8001ee4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001fc8:	4b05      	ldr	r3, [pc, #20]	@ (8001fe0 <SysTick_Config+0x40>)
 8001fca:	2200      	movs	r2, #0
 8001fcc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001fce:	4b04      	ldr	r3, [pc, #16]	@ (8001fe0 <SysTick_Config+0x40>)
 8001fd0:	2207      	movs	r2, #7
 8001fd2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001fd4:	2300      	movs	r3, #0
}
 8001fd6:	4618      	mov	r0, r3
 8001fd8:	3708      	adds	r7, #8
 8001fda:	46bd      	mov	sp, r7
 8001fdc:	bd80      	pop	{r7, pc}
 8001fde:	bf00      	nop
 8001fe0:	e000e010 	.word	0xe000e010

08001fe4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001fe4:	b580      	push	{r7, lr}
 8001fe6:	b082      	sub	sp, #8
 8001fe8:	af00      	add	r7, sp, #0
 8001fea:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001fec:	6878      	ldr	r0, [r7, #4]
 8001fee:	f7ff ff29 	bl	8001e44 <__NVIC_SetPriorityGrouping>
}
 8001ff2:	bf00      	nop
 8001ff4:	3708      	adds	r7, #8
 8001ff6:	46bd      	mov	sp, r7
 8001ff8:	bd80      	pop	{r7, pc}

08001ffa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001ffa:	b580      	push	{r7, lr}
 8001ffc:	b086      	sub	sp, #24
 8001ffe:	af00      	add	r7, sp, #0
 8002000:	4603      	mov	r3, r0
 8002002:	60b9      	str	r1, [r7, #8]
 8002004:	607a      	str	r2, [r7, #4]
 8002006:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002008:	2300      	movs	r3, #0
 800200a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800200c:	f7ff ff3e 	bl	8001e8c <__NVIC_GetPriorityGrouping>
 8002010:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002012:	687a      	ldr	r2, [r7, #4]
 8002014:	68b9      	ldr	r1, [r7, #8]
 8002016:	6978      	ldr	r0, [r7, #20]
 8002018:	f7ff ff8e 	bl	8001f38 <NVIC_EncodePriority>
 800201c:	4602      	mov	r2, r0
 800201e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002022:	4611      	mov	r1, r2
 8002024:	4618      	mov	r0, r3
 8002026:	f7ff ff5d 	bl	8001ee4 <__NVIC_SetPriority>
}
 800202a:	bf00      	nop
 800202c:	3718      	adds	r7, #24
 800202e:	46bd      	mov	sp, r7
 8002030:	bd80      	pop	{r7, pc}

08002032 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002032:	b580      	push	{r7, lr}
 8002034:	b082      	sub	sp, #8
 8002036:	af00      	add	r7, sp, #0
 8002038:	4603      	mov	r3, r0
 800203a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800203c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002040:	4618      	mov	r0, r3
 8002042:	f7ff ff31 	bl	8001ea8 <__NVIC_EnableIRQ>
}
 8002046:	bf00      	nop
 8002048:	3708      	adds	r7, #8
 800204a:	46bd      	mov	sp, r7
 800204c:	bd80      	pop	{r7, pc}

0800204e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800204e:	b580      	push	{r7, lr}
 8002050:	b082      	sub	sp, #8
 8002052:	af00      	add	r7, sp, #0
 8002054:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002056:	6878      	ldr	r0, [r7, #4]
 8002058:	f7ff ffa2 	bl	8001fa0 <SysTick_Config>
 800205c:	4603      	mov	r3, r0
}
 800205e:	4618      	mov	r0, r3
 8002060:	3708      	adds	r7, #8
 8002062:	46bd      	mov	sp, r7
 8002064:	bd80      	pop	{r7, pc}
	...

08002068 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002068:	b480      	push	{r7}
 800206a:	b089      	sub	sp, #36	@ 0x24
 800206c:	af00      	add	r7, sp, #0
 800206e:	6078      	str	r0, [r7, #4]
 8002070:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002072:	2300      	movs	r3, #0
 8002074:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002076:	2300      	movs	r3, #0
 8002078:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800207a:	2300      	movs	r3, #0
 800207c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800207e:	2300      	movs	r3, #0
 8002080:	61fb      	str	r3, [r7, #28]
 8002082:	e165      	b.n	8002350 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002084:	2201      	movs	r2, #1
 8002086:	69fb      	ldr	r3, [r7, #28]
 8002088:	fa02 f303 	lsl.w	r3, r2, r3
 800208c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800208e:	683b      	ldr	r3, [r7, #0]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	697a      	ldr	r2, [r7, #20]
 8002094:	4013      	ands	r3, r2
 8002096:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002098:	693a      	ldr	r2, [r7, #16]
 800209a:	697b      	ldr	r3, [r7, #20]
 800209c:	429a      	cmp	r2, r3
 800209e:	f040 8154 	bne.w	800234a <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80020a2:	683b      	ldr	r3, [r7, #0]
 80020a4:	685b      	ldr	r3, [r3, #4]
 80020a6:	f003 0303 	and.w	r3, r3, #3
 80020aa:	2b01      	cmp	r3, #1
 80020ac:	d005      	beq.n	80020ba <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80020ae:	683b      	ldr	r3, [r7, #0]
 80020b0:	685b      	ldr	r3, [r3, #4]
 80020b2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80020b6:	2b02      	cmp	r3, #2
 80020b8:	d130      	bne.n	800211c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	689b      	ldr	r3, [r3, #8]
 80020be:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80020c0:	69fb      	ldr	r3, [r7, #28]
 80020c2:	005b      	lsls	r3, r3, #1
 80020c4:	2203      	movs	r2, #3
 80020c6:	fa02 f303 	lsl.w	r3, r2, r3
 80020ca:	43db      	mvns	r3, r3
 80020cc:	69ba      	ldr	r2, [r7, #24]
 80020ce:	4013      	ands	r3, r2
 80020d0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80020d2:	683b      	ldr	r3, [r7, #0]
 80020d4:	68da      	ldr	r2, [r3, #12]
 80020d6:	69fb      	ldr	r3, [r7, #28]
 80020d8:	005b      	lsls	r3, r3, #1
 80020da:	fa02 f303 	lsl.w	r3, r2, r3
 80020de:	69ba      	ldr	r2, [r7, #24]
 80020e0:	4313      	orrs	r3, r2
 80020e2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	69ba      	ldr	r2, [r7, #24]
 80020e8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	685b      	ldr	r3, [r3, #4]
 80020ee:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80020f0:	2201      	movs	r2, #1
 80020f2:	69fb      	ldr	r3, [r7, #28]
 80020f4:	fa02 f303 	lsl.w	r3, r2, r3
 80020f8:	43db      	mvns	r3, r3
 80020fa:	69ba      	ldr	r2, [r7, #24]
 80020fc:	4013      	ands	r3, r2
 80020fe:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002100:	683b      	ldr	r3, [r7, #0]
 8002102:	685b      	ldr	r3, [r3, #4]
 8002104:	091b      	lsrs	r3, r3, #4
 8002106:	f003 0201 	and.w	r2, r3, #1
 800210a:	69fb      	ldr	r3, [r7, #28]
 800210c:	fa02 f303 	lsl.w	r3, r2, r3
 8002110:	69ba      	ldr	r2, [r7, #24]
 8002112:	4313      	orrs	r3, r2
 8002114:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	69ba      	ldr	r2, [r7, #24]
 800211a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800211c:	683b      	ldr	r3, [r7, #0]
 800211e:	685b      	ldr	r3, [r3, #4]
 8002120:	f003 0303 	and.w	r3, r3, #3
 8002124:	2b03      	cmp	r3, #3
 8002126:	d017      	beq.n	8002158 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	68db      	ldr	r3, [r3, #12]
 800212c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800212e:	69fb      	ldr	r3, [r7, #28]
 8002130:	005b      	lsls	r3, r3, #1
 8002132:	2203      	movs	r2, #3
 8002134:	fa02 f303 	lsl.w	r3, r2, r3
 8002138:	43db      	mvns	r3, r3
 800213a:	69ba      	ldr	r2, [r7, #24]
 800213c:	4013      	ands	r3, r2
 800213e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002140:	683b      	ldr	r3, [r7, #0]
 8002142:	689a      	ldr	r2, [r3, #8]
 8002144:	69fb      	ldr	r3, [r7, #28]
 8002146:	005b      	lsls	r3, r3, #1
 8002148:	fa02 f303 	lsl.w	r3, r2, r3
 800214c:	69ba      	ldr	r2, [r7, #24]
 800214e:	4313      	orrs	r3, r2
 8002150:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	69ba      	ldr	r2, [r7, #24]
 8002156:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002158:	683b      	ldr	r3, [r7, #0]
 800215a:	685b      	ldr	r3, [r3, #4]
 800215c:	f003 0303 	and.w	r3, r3, #3
 8002160:	2b02      	cmp	r3, #2
 8002162:	d123      	bne.n	80021ac <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002164:	69fb      	ldr	r3, [r7, #28]
 8002166:	08da      	lsrs	r2, r3, #3
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	3208      	adds	r2, #8
 800216c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002170:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002172:	69fb      	ldr	r3, [r7, #28]
 8002174:	f003 0307 	and.w	r3, r3, #7
 8002178:	009b      	lsls	r3, r3, #2
 800217a:	220f      	movs	r2, #15
 800217c:	fa02 f303 	lsl.w	r3, r2, r3
 8002180:	43db      	mvns	r3, r3
 8002182:	69ba      	ldr	r2, [r7, #24]
 8002184:	4013      	ands	r3, r2
 8002186:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002188:	683b      	ldr	r3, [r7, #0]
 800218a:	691a      	ldr	r2, [r3, #16]
 800218c:	69fb      	ldr	r3, [r7, #28]
 800218e:	f003 0307 	and.w	r3, r3, #7
 8002192:	009b      	lsls	r3, r3, #2
 8002194:	fa02 f303 	lsl.w	r3, r2, r3
 8002198:	69ba      	ldr	r2, [r7, #24]
 800219a:	4313      	orrs	r3, r2
 800219c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800219e:	69fb      	ldr	r3, [r7, #28]
 80021a0:	08da      	lsrs	r2, r3, #3
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	3208      	adds	r2, #8
 80021a6:	69b9      	ldr	r1, [r7, #24]
 80021a8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80021b2:	69fb      	ldr	r3, [r7, #28]
 80021b4:	005b      	lsls	r3, r3, #1
 80021b6:	2203      	movs	r2, #3
 80021b8:	fa02 f303 	lsl.w	r3, r2, r3
 80021bc:	43db      	mvns	r3, r3
 80021be:	69ba      	ldr	r2, [r7, #24]
 80021c0:	4013      	ands	r3, r2
 80021c2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80021c4:	683b      	ldr	r3, [r7, #0]
 80021c6:	685b      	ldr	r3, [r3, #4]
 80021c8:	f003 0203 	and.w	r2, r3, #3
 80021cc:	69fb      	ldr	r3, [r7, #28]
 80021ce:	005b      	lsls	r3, r3, #1
 80021d0:	fa02 f303 	lsl.w	r3, r2, r3
 80021d4:	69ba      	ldr	r2, [r7, #24]
 80021d6:	4313      	orrs	r3, r2
 80021d8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	69ba      	ldr	r2, [r7, #24]
 80021de:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80021e0:	683b      	ldr	r3, [r7, #0]
 80021e2:	685b      	ldr	r3, [r3, #4]
 80021e4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	f000 80ae 	beq.w	800234a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80021ee:	2300      	movs	r3, #0
 80021f0:	60fb      	str	r3, [r7, #12]
 80021f2:	4b5d      	ldr	r3, [pc, #372]	@ (8002368 <HAL_GPIO_Init+0x300>)
 80021f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021f6:	4a5c      	ldr	r2, [pc, #368]	@ (8002368 <HAL_GPIO_Init+0x300>)
 80021f8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80021fc:	6453      	str	r3, [r2, #68]	@ 0x44
 80021fe:	4b5a      	ldr	r3, [pc, #360]	@ (8002368 <HAL_GPIO_Init+0x300>)
 8002200:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002202:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002206:	60fb      	str	r3, [r7, #12]
 8002208:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800220a:	4a58      	ldr	r2, [pc, #352]	@ (800236c <HAL_GPIO_Init+0x304>)
 800220c:	69fb      	ldr	r3, [r7, #28]
 800220e:	089b      	lsrs	r3, r3, #2
 8002210:	3302      	adds	r3, #2
 8002212:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002216:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002218:	69fb      	ldr	r3, [r7, #28]
 800221a:	f003 0303 	and.w	r3, r3, #3
 800221e:	009b      	lsls	r3, r3, #2
 8002220:	220f      	movs	r2, #15
 8002222:	fa02 f303 	lsl.w	r3, r2, r3
 8002226:	43db      	mvns	r3, r3
 8002228:	69ba      	ldr	r2, [r7, #24]
 800222a:	4013      	ands	r3, r2
 800222c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	4a4f      	ldr	r2, [pc, #316]	@ (8002370 <HAL_GPIO_Init+0x308>)
 8002232:	4293      	cmp	r3, r2
 8002234:	d025      	beq.n	8002282 <HAL_GPIO_Init+0x21a>
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	4a4e      	ldr	r2, [pc, #312]	@ (8002374 <HAL_GPIO_Init+0x30c>)
 800223a:	4293      	cmp	r3, r2
 800223c:	d01f      	beq.n	800227e <HAL_GPIO_Init+0x216>
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	4a4d      	ldr	r2, [pc, #308]	@ (8002378 <HAL_GPIO_Init+0x310>)
 8002242:	4293      	cmp	r3, r2
 8002244:	d019      	beq.n	800227a <HAL_GPIO_Init+0x212>
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	4a4c      	ldr	r2, [pc, #304]	@ (800237c <HAL_GPIO_Init+0x314>)
 800224a:	4293      	cmp	r3, r2
 800224c:	d013      	beq.n	8002276 <HAL_GPIO_Init+0x20e>
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	4a4b      	ldr	r2, [pc, #300]	@ (8002380 <HAL_GPIO_Init+0x318>)
 8002252:	4293      	cmp	r3, r2
 8002254:	d00d      	beq.n	8002272 <HAL_GPIO_Init+0x20a>
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	4a4a      	ldr	r2, [pc, #296]	@ (8002384 <HAL_GPIO_Init+0x31c>)
 800225a:	4293      	cmp	r3, r2
 800225c:	d007      	beq.n	800226e <HAL_GPIO_Init+0x206>
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	4a49      	ldr	r2, [pc, #292]	@ (8002388 <HAL_GPIO_Init+0x320>)
 8002262:	4293      	cmp	r3, r2
 8002264:	d101      	bne.n	800226a <HAL_GPIO_Init+0x202>
 8002266:	2306      	movs	r3, #6
 8002268:	e00c      	b.n	8002284 <HAL_GPIO_Init+0x21c>
 800226a:	2307      	movs	r3, #7
 800226c:	e00a      	b.n	8002284 <HAL_GPIO_Init+0x21c>
 800226e:	2305      	movs	r3, #5
 8002270:	e008      	b.n	8002284 <HAL_GPIO_Init+0x21c>
 8002272:	2304      	movs	r3, #4
 8002274:	e006      	b.n	8002284 <HAL_GPIO_Init+0x21c>
 8002276:	2303      	movs	r3, #3
 8002278:	e004      	b.n	8002284 <HAL_GPIO_Init+0x21c>
 800227a:	2302      	movs	r3, #2
 800227c:	e002      	b.n	8002284 <HAL_GPIO_Init+0x21c>
 800227e:	2301      	movs	r3, #1
 8002280:	e000      	b.n	8002284 <HAL_GPIO_Init+0x21c>
 8002282:	2300      	movs	r3, #0
 8002284:	69fa      	ldr	r2, [r7, #28]
 8002286:	f002 0203 	and.w	r2, r2, #3
 800228a:	0092      	lsls	r2, r2, #2
 800228c:	4093      	lsls	r3, r2
 800228e:	69ba      	ldr	r2, [r7, #24]
 8002290:	4313      	orrs	r3, r2
 8002292:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002294:	4935      	ldr	r1, [pc, #212]	@ (800236c <HAL_GPIO_Init+0x304>)
 8002296:	69fb      	ldr	r3, [r7, #28]
 8002298:	089b      	lsrs	r3, r3, #2
 800229a:	3302      	adds	r3, #2
 800229c:	69ba      	ldr	r2, [r7, #24]
 800229e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80022a2:	4b3a      	ldr	r3, [pc, #232]	@ (800238c <HAL_GPIO_Init+0x324>)
 80022a4:	689b      	ldr	r3, [r3, #8]
 80022a6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80022a8:	693b      	ldr	r3, [r7, #16]
 80022aa:	43db      	mvns	r3, r3
 80022ac:	69ba      	ldr	r2, [r7, #24]
 80022ae:	4013      	ands	r3, r2
 80022b0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80022b2:	683b      	ldr	r3, [r7, #0]
 80022b4:	685b      	ldr	r3, [r3, #4]
 80022b6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d003      	beq.n	80022c6 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80022be:	69ba      	ldr	r2, [r7, #24]
 80022c0:	693b      	ldr	r3, [r7, #16]
 80022c2:	4313      	orrs	r3, r2
 80022c4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80022c6:	4a31      	ldr	r2, [pc, #196]	@ (800238c <HAL_GPIO_Init+0x324>)
 80022c8:	69bb      	ldr	r3, [r7, #24]
 80022ca:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80022cc:	4b2f      	ldr	r3, [pc, #188]	@ (800238c <HAL_GPIO_Init+0x324>)
 80022ce:	68db      	ldr	r3, [r3, #12]
 80022d0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80022d2:	693b      	ldr	r3, [r7, #16]
 80022d4:	43db      	mvns	r3, r3
 80022d6:	69ba      	ldr	r2, [r7, #24]
 80022d8:	4013      	ands	r3, r2
 80022da:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80022dc:	683b      	ldr	r3, [r7, #0]
 80022de:	685b      	ldr	r3, [r3, #4]
 80022e0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d003      	beq.n	80022f0 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80022e8:	69ba      	ldr	r2, [r7, #24]
 80022ea:	693b      	ldr	r3, [r7, #16]
 80022ec:	4313      	orrs	r3, r2
 80022ee:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80022f0:	4a26      	ldr	r2, [pc, #152]	@ (800238c <HAL_GPIO_Init+0x324>)
 80022f2:	69bb      	ldr	r3, [r7, #24]
 80022f4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80022f6:	4b25      	ldr	r3, [pc, #148]	@ (800238c <HAL_GPIO_Init+0x324>)
 80022f8:	685b      	ldr	r3, [r3, #4]
 80022fa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80022fc:	693b      	ldr	r3, [r7, #16]
 80022fe:	43db      	mvns	r3, r3
 8002300:	69ba      	ldr	r2, [r7, #24]
 8002302:	4013      	ands	r3, r2
 8002304:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002306:	683b      	ldr	r3, [r7, #0]
 8002308:	685b      	ldr	r3, [r3, #4]
 800230a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800230e:	2b00      	cmp	r3, #0
 8002310:	d003      	beq.n	800231a <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8002312:	69ba      	ldr	r2, [r7, #24]
 8002314:	693b      	ldr	r3, [r7, #16]
 8002316:	4313      	orrs	r3, r2
 8002318:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800231a:	4a1c      	ldr	r2, [pc, #112]	@ (800238c <HAL_GPIO_Init+0x324>)
 800231c:	69bb      	ldr	r3, [r7, #24]
 800231e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002320:	4b1a      	ldr	r3, [pc, #104]	@ (800238c <HAL_GPIO_Init+0x324>)
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002326:	693b      	ldr	r3, [r7, #16]
 8002328:	43db      	mvns	r3, r3
 800232a:	69ba      	ldr	r2, [r7, #24]
 800232c:	4013      	ands	r3, r2
 800232e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002330:	683b      	ldr	r3, [r7, #0]
 8002332:	685b      	ldr	r3, [r3, #4]
 8002334:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002338:	2b00      	cmp	r3, #0
 800233a:	d003      	beq.n	8002344 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 800233c:	69ba      	ldr	r2, [r7, #24]
 800233e:	693b      	ldr	r3, [r7, #16]
 8002340:	4313      	orrs	r3, r2
 8002342:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002344:	4a11      	ldr	r2, [pc, #68]	@ (800238c <HAL_GPIO_Init+0x324>)
 8002346:	69bb      	ldr	r3, [r7, #24]
 8002348:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800234a:	69fb      	ldr	r3, [r7, #28]
 800234c:	3301      	adds	r3, #1
 800234e:	61fb      	str	r3, [r7, #28]
 8002350:	69fb      	ldr	r3, [r7, #28]
 8002352:	2b0f      	cmp	r3, #15
 8002354:	f67f ae96 	bls.w	8002084 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002358:	bf00      	nop
 800235a:	bf00      	nop
 800235c:	3724      	adds	r7, #36	@ 0x24
 800235e:	46bd      	mov	sp, r7
 8002360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002364:	4770      	bx	lr
 8002366:	bf00      	nop
 8002368:	40023800 	.word	0x40023800
 800236c:	40013800 	.word	0x40013800
 8002370:	40020000 	.word	0x40020000
 8002374:	40020400 	.word	0x40020400
 8002378:	40020800 	.word	0x40020800
 800237c:	40020c00 	.word	0x40020c00
 8002380:	40021000 	.word	0x40021000
 8002384:	40021400 	.word	0x40021400
 8002388:	40021800 	.word	0x40021800
 800238c:	40013c00 	.word	0x40013c00

08002390 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002390:	b480      	push	{r7}
 8002392:	b083      	sub	sp, #12
 8002394:	af00      	add	r7, sp, #0
 8002396:	6078      	str	r0, [r7, #4]
 8002398:	460b      	mov	r3, r1
 800239a:	807b      	strh	r3, [r7, #2]
 800239c:	4613      	mov	r3, r2
 800239e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80023a0:	787b      	ldrb	r3, [r7, #1]
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d003      	beq.n	80023ae <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80023a6:	887a      	ldrh	r2, [r7, #2]
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80023ac:	e003      	b.n	80023b6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80023ae:	887b      	ldrh	r3, [r7, #2]
 80023b0:	041a      	lsls	r2, r3, #16
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	619a      	str	r2, [r3, #24]
}
 80023b6:	bf00      	nop
 80023b8:	370c      	adds	r7, #12
 80023ba:	46bd      	mov	sp, r7
 80023bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c0:	4770      	bx	lr
	...

080023c4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80023c4:	b580      	push	{r7, lr}
 80023c6:	b084      	sub	sp, #16
 80023c8:	af00      	add	r7, sp, #0
 80023ca:	6078      	str	r0, [r7, #4]
 80023cc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d101      	bne.n	80023d8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80023d4:	2301      	movs	r3, #1
 80023d6:	e0cc      	b.n	8002572 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80023d8:	4b68      	ldr	r3, [pc, #416]	@ (800257c <HAL_RCC_ClockConfig+0x1b8>)
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	f003 030f 	and.w	r3, r3, #15
 80023e0:	683a      	ldr	r2, [r7, #0]
 80023e2:	429a      	cmp	r2, r3
 80023e4:	d90c      	bls.n	8002400 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80023e6:	4b65      	ldr	r3, [pc, #404]	@ (800257c <HAL_RCC_ClockConfig+0x1b8>)
 80023e8:	683a      	ldr	r2, [r7, #0]
 80023ea:	b2d2      	uxtb	r2, r2
 80023ec:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80023ee:	4b63      	ldr	r3, [pc, #396]	@ (800257c <HAL_RCC_ClockConfig+0x1b8>)
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	f003 030f 	and.w	r3, r3, #15
 80023f6:	683a      	ldr	r2, [r7, #0]
 80023f8:	429a      	cmp	r2, r3
 80023fa:	d001      	beq.n	8002400 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80023fc:	2301      	movs	r3, #1
 80023fe:	e0b8      	b.n	8002572 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	f003 0302 	and.w	r3, r3, #2
 8002408:	2b00      	cmp	r3, #0
 800240a:	d020      	beq.n	800244e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	f003 0304 	and.w	r3, r3, #4
 8002414:	2b00      	cmp	r3, #0
 8002416:	d005      	beq.n	8002424 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002418:	4b59      	ldr	r3, [pc, #356]	@ (8002580 <HAL_RCC_ClockConfig+0x1bc>)
 800241a:	689b      	ldr	r3, [r3, #8]
 800241c:	4a58      	ldr	r2, [pc, #352]	@ (8002580 <HAL_RCC_ClockConfig+0x1bc>)
 800241e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002422:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	f003 0308 	and.w	r3, r3, #8
 800242c:	2b00      	cmp	r3, #0
 800242e:	d005      	beq.n	800243c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002430:	4b53      	ldr	r3, [pc, #332]	@ (8002580 <HAL_RCC_ClockConfig+0x1bc>)
 8002432:	689b      	ldr	r3, [r3, #8]
 8002434:	4a52      	ldr	r2, [pc, #328]	@ (8002580 <HAL_RCC_ClockConfig+0x1bc>)
 8002436:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800243a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800243c:	4b50      	ldr	r3, [pc, #320]	@ (8002580 <HAL_RCC_ClockConfig+0x1bc>)
 800243e:	689b      	ldr	r3, [r3, #8]
 8002440:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	689b      	ldr	r3, [r3, #8]
 8002448:	494d      	ldr	r1, [pc, #308]	@ (8002580 <HAL_RCC_ClockConfig+0x1bc>)
 800244a:	4313      	orrs	r3, r2
 800244c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	f003 0301 	and.w	r3, r3, #1
 8002456:	2b00      	cmp	r3, #0
 8002458:	d044      	beq.n	80024e4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	685b      	ldr	r3, [r3, #4]
 800245e:	2b01      	cmp	r3, #1
 8002460:	d107      	bne.n	8002472 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002462:	4b47      	ldr	r3, [pc, #284]	@ (8002580 <HAL_RCC_ClockConfig+0x1bc>)
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800246a:	2b00      	cmp	r3, #0
 800246c:	d119      	bne.n	80024a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800246e:	2301      	movs	r3, #1
 8002470:	e07f      	b.n	8002572 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	685b      	ldr	r3, [r3, #4]
 8002476:	2b02      	cmp	r3, #2
 8002478:	d003      	beq.n	8002482 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800247e:	2b03      	cmp	r3, #3
 8002480:	d107      	bne.n	8002492 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002482:	4b3f      	ldr	r3, [pc, #252]	@ (8002580 <HAL_RCC_ClockConfig+0x1bc>)
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800248a:	2b00      	cmp	r3, #0
 800248c:	d109      	bne.n	80024a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800248e:	2301      	movs	r3, #1
 8002490:	e06f      	b.n	8002572 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002492:	4b3b      	ldr	r3, [pc, #236]	@ (8002580 <HAL_RCC_ClockConfig+0x1bc>)
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	f003 0302 	and.w	r3, r3, #2
 800249a:	2b00      	cmp	r3, #0
 800249c:	d101      	bne.n	80024a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800249e:	2301      	movs	r3, #1
 80024a0:	e067      	b.n	8002572 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80024a2:	4b37      	ldr	r3, [pc, #220]	@ (8002580 <HAL_RCC_ClockConfig+0x1bc>)
 80024a4:	689b      	ldr	r3, [r3, #8]
 80024a6:	f023 0203 	bic.w	r2, r3, #3
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	685b      	ldr	r3, [r3, #4]
 80024ae:	4934      	ldr	r1, [pc, #208]	@ (8002580 <HAL_RCC_ClockConfig+0x1bc>)
 80024b0:	4313      	orrs	r3, r2
 80024b2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80024b4:	f7fe fdec 	bl	8001090 <HAL_GetTick>
 80024b8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80024ba:	e00a      	b.n	80024d2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80024bc:	f7fe fde8 	bl	8001090 <HAL_GetTick>
 80024c0:	4602      	mov	r2, r0
 80024c2:	68fb      	ldr	r3, [r7, #12]
 80024c4:	1ad3      	subs	r3, r2, r3
 80024c6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80024ca:	4293      	cmp	r3, r2
 80024cc:	d901      	bls.n	80024d2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80024ce:	2303      	movs	r3, #3
 80024d0:	e04f      	b.n	8002572 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80024d2:	4b2b      	ldr	r3, [pc, #172]	@ (8002580 <HAL_RCC_ClockConfig+0x1bc>)
 80024d4:	689b      	ldr	r3, [r3, #8]
 80024d6:	f003 020c 	and.w	r2, r3, #12
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	685b      	ldr	r3, [r3, #4]
 80024de:	009b      	lsls	r3, r3, #2
 80024e0:	429a      	cmp	r2, r3
 80024e2:	d1eb      	bne.n	80024bc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80024e4:	4b25      	ldr	r3, [pc, #148]	@ (800257c <HAL_RCC_ClockConfig+0x1b8>)
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	f003 030f 	and.w	r3, r3, #15
 80024ec:	683a      	ldr	r2, [r7, #0]
 80024ee:	429a      	cmp	r2, r3
 80024f0:	d20c      	bcs.n	800250c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80024f2:	4b22      	ldr	r3, [pc, #136]	@ (800257c <HAL_RCC_ClockConfig+0x1b8>)
 80024f4:	683a      	ldr	r2, [r7, #0]
 80024f6:	b2d2      	uxtb	r2, r2
 80024f8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80024fa:	4b20      	ldr	r3, [pc, #128]	@ (800257c <HAL_RCC_ClockConfig+0x1b8>)
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	f003 030f 	and.w	r3, r3, #15
 8002502:	683a      	ldr	r2, [r7, #0]
 8002504:	429a      	cmp	r2, r3
 8002506:	d001      	beq.n	800250c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002508:	2301      	movs	r3, #1
 800250a:	e032      	b.n	8002572 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	f003 0304 	and.w	r3, r3, #4
 8002514:	2b00      	cmp	r3, #0
 8002516:	d008      	beq.n	800252a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002518:	4b19      	ldr	r3, [pc, #100]	@ (8002580 <HAL_RCC_ClockConfig+0x1bc>)
 800251a:	689b      	ldr	r3, [r3, #8]
 800251c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	68db      	ldr	r3, [r3, #12]
 8002524:	4916      	ldr	r1, [pc, #88]	@ (8002580 <HAL_RCC_ClockConfig+0x1bc>)
 8002526:	4313      	orrs	r3, r2
 8002528:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	f003 0308 	and.w	r3, r3, #8
 8002532:	2b00      	cmp	r3, #0
 8002534:	d009      	beq.n	800254a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002536:	4b12      	ldr	r3, [pc, #72]	@ (8002580 <HAL_RCC_ClockConfig+0x1bc>)
 8002538:	689b      	ldr	r3, [r3, #8]
 800253a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	691b      	ldr	r3, [r3, #16]
 8002542:	00db      	lsls	r3, r3, #3
 8002544:	490e      	ldr	r1, [pc, #56]	@ (8002580 <HAL_RCC_ClockConfig+0x1bc>)
 8002546:	4313      	orrs	r3, r2
 8002548:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800254a:	f000 f855 	bl	80025f8 <HAL_RCC_GetSysClockFreq>
 800254e:	4602      	mov	r2, r0
 8002550:	4b0b      	ldr	r3, [pc, #44]	@ (8002580 <HAL_RCC_ClockConfig+0x1bc>)
 8002552:	689b      	ldr	r3, [r3, #8]
 8002554:	091b      	lsrs	r3, r3, #4
 8002556:	f003 030f 	and.w	r3, r3, #15
 800255a:	490a      	ldr	r1, [pc, #40]	@ (8002584 <HAL_RCC_ClockConfig+0x1c0>)
 800255c:	5ccb      	ldrb	r3, [r1, r3]
 800255e:	fa22 f303 	lsr.w	r3, r2, r3
 8002562:	4a09      	ldr	r2, [pc, #36]	@ (8002588 <HAL_RCC_ClockConfig+0x1c4>)
 8002564:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8002566:	4b09      	ldr	r3, [pc, #36]	@ (800258c <HAL_RCC_ClockConfig+0x1c8>)
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	4618      	mov	r0, r3
 800256c:	f7fe fd4c 	bl	8001008 <HAL_InitTick>

  return HAL_OK;
 8002570:	2300      	movs	r3, #0
}
 8002572:	4618      	mov	r0, r3
 8002574:	3710      	adds	r7, #16
 8002576:	46bd      	mov	sp, r7
 8002578:	bd80      	pop	{r7, pc}
 800257a:	bf00      	nop
 800257c:	40023c00 	.word	0x40023c00
 8002580:	40023800 	.word	0x40023800
 8002584:	08004350 	.word	0x08004350
 8002588:	20000000 	.word	0x20000000
 800258c:	20000004 	.word	0x20000004

08002590 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002590:	b480      	push	{r7}
 8002592:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002594:	4b03      	ldr	r3, [pc, #12]	@ (80025a4 <HAL_RCC_GetHCLKFreq+0x14>)
 8002596:	681b      	ldr	r3, [r3, #0]
}
 8002598:	4618      	mov	r0, r3
 800259a:	46bd      	mov	sp, r7
 800259c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025a0:	4770      	bx	lr
 80025a2:	bf00      	nop
 80025a4:	20000000 	.word	0x20000000

080025a8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80025a8:	b580      	push	{r7, lr}
 80025aa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80025ac:	f7ff fff0 	bl	8002590 <HAL_RCC_GetHCLKFreq>
 80025b0:	4602      	mov	r2, r0
 80025b2:	4b05      	ldr	r3, [pc, #20]	@ (80025c8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80025b4:	689b      	ldr	r3, [r3, #8]
 80025b6:	0a9b      	lsrs	r3, r3, #10
 80025b8:	f003 0307 	and.w	r3, r3, #7
 80025bc:	4903      	ldr	r1, [pc, #12]	@ (80025cc <HAL_RCC_GetPCLK1Freq+0x24>)
 80025be:	5ccb      	ldrb	r3, [r1, r3]
 80025c0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80025c4:	4618      	mov	r0, r3
 80025c6:	bd80      	pop	{r7, pc}
 80025c8:	40023800 	.word	0x40023800
 80025cc:	08004360 	.word	0x08004360

080025d0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80025d0:	b580      	push	{r7, lr}
 80025d2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80025d4:	f7ff ffdc 	bl	8002590 <HAL_RCC_GetHCLKFreq>
 80025d8:	4602      	mov	r2, r0
 80025da:	4b05      	ldr	r3, [pc, #20]	@ (80025f0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80025dc:	689b      	ldr	r3, [r3, #8]
 80025de:	0b5b      	lsrs	r3, r3, #13
 80025e0:	f003 0307 	and.w	r3, r3, #7
 80025e4:	4903      	ldr	r1, [pc, #12]	@ (80025f4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80025e6:	5ccb      	ldrb	r3, [r1, r3]
 80025e8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80025ec:	4618      	mov	r0, r3
 80025ee:	bd80      	pop	{r7, pc}
 80025f0:	40023800 	.word	0x40023800
 80025f4:	08004360 	.word	0x08004360

080025f8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80025f8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80025fc:	b0ae      	sub	sp, #184	@ 0xb8
 80025fe:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002600:	2300      	movs	r3, #0
 8002602:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 8002606:	2300      	movs	r3, #0
 8002608:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 800260c:	2300      	movs	r3, #0
 800260e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 8002612:	2300      	movs	r3, #0
 8002614:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8002618:	2300      	movs	r3, #0
 800261a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800261e:	4bcb      	ldr	r3, [pc, #812]	@ (800294c <HAL_RCC_GetSysClockFreq+0x354>)
 8002620:	689b      	ldr	r3, [r3, #8]
 8002622:	f003 030c 	and.w	r3, r3, #12
 8002626:	2b0c      	cmp	r3, #12
 8002628:	f200 8206 	bhi.w	8002a38 <HAL_RCC_GetSysClockFreq+0x440>
 800262c:	a201      	add	r2, pc, #4	@ (adr r2, 8002634 <HAL_RCC_GetSysClockFreq+0x3c>)
 800262e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002632:	bf00      	nop
 8002634:	08002669 	.word	0x08002669
 8002638:	08002a39 	.word	0x08002a39
 800263c:	08002a39 	.word	0x08002a39
 8002640:	08002a39 	.word	0x08002a39
 8002644:	08002671 	.word	0x08002671
 8002648:	08002a39 	.word	0x08002a39
 800264c:	08002a39 	.word	0x08002a39
 8002650:	08002a39 	.word	0x08002a39
 8002654:	08002679 	.word	0x08002679
 8002658:	08002a39 	.word	0x08002a39
 800265c:	08002a39 	.word	0x08002a39
 8002660:	08002a39 	.word	0x08002a39
 8002664:	08002869 	.word	0x08002869
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002668:	4bb9      	ldr	r3, [pc, #740]	@ (8002950 <HAL_RCC_GetSysClockFreq+0x358>)
 800266a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
       break;
 800266e:	e1e7      	b.n	8002a40 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002670:	4bb8      	ldr	r3, [pc, #736]	@ (8002954 <HAL_RCC_GetSysClockFreq+0x35c>)
 8002672:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002676:	e1e3      	b.n	8002a40 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002678:	4bb4      	ldr	r3, [pc, #720]	@ (800294c <HAL_RCC_GetSysClockFreq+0x354>)
 800267a:	685b      	ldr	r3, [r3, #4]
 800267c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002680:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002684:	4bb1      	ldr	r3, [pc, #708]	@ (800294c <HAL_RCC_GetSysClockFreq+0x354>)
 8002686:	685b      	ldr	r3, [r3, #4]
 8002688:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800268c:	2b00      	cmp	r3, #0
 800268e:	d071      	beq.n	8002774 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002690:	4bae      	ldr	r3, [pc, #696]	@ (800294c <HAL_RCC_GetSysClockFreq+0x354>)
 8002692:	685b      	ldr	r3, [r3, #4]
 8002694:	099b      	lsrs	r3, r3, #6
 8002696:	2200      	movs	r2, #0
 8002698:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800269c:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 80026a0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80026a4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80026a8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80026ac:	2300      	movs	r3, #0
 80026ae:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80026b2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80026b6:	4622      	mov	r2, r4
 80026b8:	462b      	mov	r3, r5
 80026ba:	f04f 0000 	mov.w	r0, #0
 80026be:	f04f 0100 	mov.w	r1, #0
 80026c2:	0159      	lsls	r1, r3, #5
 80026c4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80026c8:	0150      	lsls	r0, r2, #5
 80026ca:	4602      	mov	r2, r0
 80026cc:	460b      	mov	r3, r1
 80026ce:	4621      	mov	r1, r4
 80026d0:	1a51      	subs	r1, r2, r1
 80026d2:	6439      	str	r1, [r7, #64]	@ 0x40
 80026d4:	4629      	mov	r1, r5
 80026d6:	eb63 0301 	sbc.w	r3, r3, r1
 80026da:	647b      	str	r3, [r7, #68]	@ 0x44
 80026dc:	f04f 0200 	mov.w	r2, #0
 80026e0:	f04f 0300 	mov.w	r3, #0
 80026e4:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 80026e8:	4649      	mov	r1, r9
 80026ea:	018b      	lsls	r3, r1, #6
 80026ec:	4641      	mov	r1, r8
 80026ee:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80026f2:	4641      	mov	r1, r8
 80026f4:	018a      	lsls	r2, r1, #6
 80026f6:	4641      	mov	r1, r8
 80026f8:	1a51      	subs	r1, r2, r1
 80026fa:	63b9      	str	r1, [r7, #56]	@ 0x38
 80026fc:	4649      	mov	r1, r9
 80026fe:	eb63 0301 	sbc.w	r3, r3, r1
 8002702:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002704:	f04f 0200 	mov.w	r2, #0
 8002708:	f04f 0300 	mov.w	r3, #0
 800270c:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8002710:	4649      	mov	r1, r9
 8002712:	00cb      	lsls	r3, r1, #3
 8002714:	4641      	mov	r1, r8
 8002716:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800271a:	4641      	mov	r1, r8
 800271c:	00ca      	lsls	r2, r1, #3
 800271e:	4610      	mov	r0, r2
 8002720:	4619      	mov	r1, r3
 8002722:	4603      	mov	r3, r0
 8002724:	4622      	mov	r2, r4
 8002726:	189b      	adds	r3, r3, r2
 8002728:	633b      	str	r3, [r7, #48]	@ 0x30
 800272a:	462b      	mov	r3, r5
 800272c:	460a      	mov	r2, r1
 800272e:	eb42 0303 	adc.w	r3, r2, r3
 8002732:	637b      	str	r3, [r7, #52]	@ 0x34
 8002734:	f04f 0200 	mov.w	r2, #0
 8002738:	f04f 0300 	mov.w	r3, #0
 800273c:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8002740:	4629      	mov	r1, r5
 8002742:	024b      	lsls	r3, r1, #9
 8002744:	4621      	mov	r1, r4
 8002746:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800274a:	4621      	mov	r1, r4
 800274c:	024a      	lsls	r2, r1, #9
 800274e:	4610      	mov	r0, r2
 8002750:	4619      	mov	r1, r3
 8002752:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002756:	2200      	movs	r2, #0
 8002758:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800275c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8002760:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8002764:	f7fd fdac 	bl	80002c0 <__aeabi_uldivmod>
 8002768:	4602      	mov	r2, r0
 800276a:	460b      	mov	r3, r1
 800276c:	4613      	mov	r3, r2
 800276e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002772:	e067      	b.n	8002844 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002774:	4b75      	ldr	r3, [pc, #468]	@ (800294c <HAL_RCC_GetSysClockFreq+0x354>)
 8002776:	685b      	ldr	r3, [r3, #4]
 8002778:	099b      	lsrs	r3, r3, #6
 800277a:	2200      	movs	r2, #0
 800277c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8002780:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8002784:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002788:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800278c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800278e:	2300      	movs	r3, #0
 8002790:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8002792:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8002796:	4622      	mov	r2, r4
 8002798:	462b      	mov	r3, r5
 800279a:	f04f 0000 	mov.w	r0, #0
 800279e:	f04f 0100 	mov.w	r1, #0
 80027a2:	0159      	lsls	r1, r3, #5
 80027a4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80027a8:	0150      	lsls	r0, r2, #5
 80027aa:	4602      	mov	r2, r0
 80027ac:	460b      	mov	r3, r1
 80027ae:	4621      	mov	r1, r4
 80027b0:	1a51      	subs	r1, r2, r1
 80027b2:	62b9      	str	r1, [r7, #40]	@ 0x28
 80027b4:	4629      	mov	r1, r5
 80027b6:	eb63 0301 	sbc.w	r3, r3, r1
 80027ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80027bc:	f04f 0200 	mov.w	r2, #0
 80027c0:	f04f 0300 	mov.w	r3, #0
 80027c4:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 80027c8:	4649      	mov	r1, r9
 80027ca:	018b      	lsls	r3, r1, #6
 80027cc:	4641      	mov	r1, r8
 80027ce:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80027d2:	4641      	mov	r1, r8
 80027d4:	018a      	lsls	r2, r1, #6
 80027d6:	4641      	mov	r1, r8
 80027d8:	ebb2 0a01 	subs.w	sl, r2, r1
 80027dc:	4649      	mov	r1, r9
 80027de:	eb63 0b01 	sbc.w	fp, r3, r1
 80027e2:	f04f 0200 	mov.w	r2, #0
 80027e6:	f04f 0300 	mov.w	r3, #0
 80027ea:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80027ee:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80027f2:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80027f6:	4692      	mov	sl, r2
 80027f8:	469b      	mov	fp, r3
 80027fa:	4623      	mov	r3, r4
 80027fc:	eb1a 0303 	adds.w	r3, sl, r3
 8002800:	623b      	str	r3, [r7, #32]
 8002802:	462b      	mov	r3, r5
 8002804:	eb4b 0303 	adc.w	r3, fp, r3
 8002808:	627b      	str	r3, [r7, #36]	@ 0x24
 800280a:	f04f 0200 	mov.w	r2, #0
 800280e:	f04f 0300 	mov.w	r3, #0
 8002812:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8002816:	4629      	mov	r1, r5
 8002818:	028b      	lsls	r3, r1, #10
 800281a:	4621      	mov	r1, r4
 800281c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002820:	4621      	mov	r1, r4
 8002822:	028a      	lsls	r2, r1, #10
 8002824:	4610      	mov	r0, r2
 8002826:	4619      	mov	r1, r3
 8002828:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800282c:	2200      	movs	r2, #0
 800282e:	673b      	str	r3, [r7, #112]	@ 0x70
 8002830:	677a      	str	r2, [r7, #116]	@ 0x74
 8002832:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8002836:	f7fd fd43 	bl	80002c0 <__aeabi_uldivmod>
 800283a:	4602      	mov	r2, r0
 800283c:	460b      	mov	r3, r1
 800283e:	4613      	mov	r3, r2
 8002840:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002844:	4b41      	ldr	r3, [pc, #260]	@ (800294c <HAL_RCC_GetSysClockFreq+0x354>)
 8002846:	685b      	ldr	r3, [r3, #4]
 8002848:	0c1b      	lsrs	r3, r3, #16
 800284a:	f003 0303 	and.w	r3, r3, #3
 800284e:	3301      	adds	r3, #1
 8002850:	005b      	lsls	r3, r3, #1
 8002852:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco/pllp;
 8002856:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800285a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800285e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002862:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002866:	e0eb      	b.n	8002a40 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002868:	4b38      	ldr	r3, [pc, #224]	@ (800294c <HAL_RCC_GetSysClockFreq+0x354>)
 800286a:	685b      	ldr	r3, [r3, #4]
 800286c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002870:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002874:	4b35      	ldr	r3, [pc, #212]	@ (800294c <HAL_RCC_GetSysClockFreq+0x354>)
 8002876:	685b      	ldr	r3, [r3, #4]
 8002878:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800287c:	2b00      	cmp	r3, #0
 800287e:	d06b      	beq.n	8002958 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002880:	4b32      	ldr	r3, [pc, #200]	@ (800294c <HAL_RCC_GetSysClockFreq+0x354>)
 8002882:	685b      	ldr	r3, [r3, #4]
 8002884:	099b      	lsrs	r3, r3, #6
 8002886:	2200      	movs	r2, #0
 8002888:	66bb      	str	r3, [r7, #104]	@ 0x68
 800288a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800288c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800288e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002892:	663b      	str	r3, [r7, #96]	@ 0x60
 8002894:	2300      	movs	r3, #0
 8002896:	667b      	str	r3, [r7, #100]	@ 0x64
 8002898:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 800289c:	4622      	mov	r2, r4
 800289e:	462b      	mov	r3, r5
 80028a0:	f04f 0000 	mov.w	r0, #0
 80028a4:	f04f 0100 	mov.w	r1, #0
 80028a8:	0159      	lsls	r1, r3, #5
 80028aa:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80028ae:	0150      	lsls	r0, r2, #5
 80028b0:	4602      	mov	r2, r0
 80028b2:	460b      	mov	r3, r1
 80028b4:	4621      	mov	r1, r4
 80028b6:	1a51      	subs	r1, r2, r1
 80028b8:	61b9      	str	r1, [r7, #24]
 80028ba:	4629      	mov	r1, r5
 80028bc:	eb63 0301 	sbc.w	r3, r3, r1
 80028c0:	61fb      	str	r3, [r7, #28]
 80028c2:	f04f 0200 	mov.w	r2, #0
 80028c6:	f04f 0300 	mov.w	r3, #0
 80028ca:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 80028ce:	4659      	mov	r1, fp
 80028d0:	018b      	lsls	r3, r1, #6
 80028d2:	4651      	mov	r1, sl
 80028d4:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80028d8:	4651      	mov	r1, sl
 80028da:	018a      	lsls	r2, r1, #6
 80028dc:	4651      	mov	r1, sl
 80028de:	ebb2 0801 	subs.w	r8, r2, r1
 80028e2:	4659      	mov	r1, fp
 80028e4:	eb63 0901 	sbc.w	r9, r3, r1
 80028e8:	f04f 0200 	mov.w	r2, #0
 80028ec:	f04f 0300 	mov.w	r3, #0
 80028f0:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80028f4:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80028f8:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80028fc:	4690      	mov	r8, r2
 80028fe:	4699      	mov	r9, r3
 8002900:	4623      	mov	r3, r4
 8002902:	eb18 0303 	adds.w	r3, r8, r3
 8002906:	613b      	str	r3, [r7, #16]
 8002908:	462b      	mov	r3, r5
 800290a:	eb49 0303 	adc.w	r3, r9, r3
 800290e:	617b      	str	r3, [r7, #20]
 8002910:	f04f 0200 	mov.w	r2, #0
 8002914:	f04f 0300 	mov.w	r3, #0
 8002918:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 800291c:	4629      	mov	r1, r5
 800291e:	024b      	lsls	r3, r1, #9
 8002920:	4621      	mov	r1, r4
 8002922:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002926:	4621      	mov	r1, r4
 8002928:	024a      	lsls	r2, r1, #9
 800292a:	4610      	mov	r0, r2
 800292c:	4619      	mov	r1, r3
 800292e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002932:	2200      	movs	r2, #0
 8002934:	65bb      	str	r3, [r7, #88]	@ 0x58
 8002936:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8002938:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800293c:	f7fd fcc0 	bl	80002c0 <__aeabi_uldivmod>
 8002940:	4602      	mov	r2, r0
 8002942:	460b      	mov	r3, r1
 8002944:	4613      	mov	r3, r2
 8002946:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800294a:	e065      	b.n	8002a18 <HAL_RCC_GetSysClockFreq+0x420>
 800294c:	40023800 	.word	0x40023800
 8002950:	00f42400 	.word	0x00f42400
 8002954:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002958:	4b3d      	ldr	r3, [pc, #244]	@ (8002a50 <HAL_RCC_GetSysClockFreq+0x458>)
 800295a:	685b      	ldr	r3, [r3, #4]
 800295c:	099b      	lsrs	r3, r3, #6
 800295e:	2200      	movs	r2, #0
 8002960:	4618      	mov	r0, r3
 8002962:	4611      	mov	r1, r2
 8002964:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002968:	653b      	str	r3, [r7, #80]	@ 0x50
 800296a:	2300      	movs	r3, #0
 800296c:	657b      	str	r3, [r7, #84]	@ 0x54
 800296e:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8002972:	4642      	mov	r2, r8
 8002974:	464b      	mov	r3, r9
 8002976:	f04f 0000 	mov.w	r0, #0
 800297a:	f04f 0100 	mov.w	r1, #0
 800297e:	0159      	lsls	r1, r3, #5
 8002980:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002984:	0150      	lsls	r0, r2, #5
 8002986:	4602      	mov	r2, r0
 8002988:	460b      	mov	r3, r1
 800298a:	4641      	mov	r1, r8
 800298c:	1a51      	subs	r1, r2, r1
 800298e:	60b9      	str	r1, [r7, #8]
 8002990:	4649      	mov	r1, r9
 8002992:	eb63 0301 	sbc.w	r3, r3, r1
 8002996:	60fb      	str	r3, [r7, #12]
 8002998:	f04f 0200 	mov.w	r2, #0
 800299c:	f04f 0300 	mov.w	r3, #0
 80029a0:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 80029a4:	4659      	mov	r1, fp
 80029a6:	018b      	lsls	r3, r1, #6
 80029a8:	4651      	mov	r1, sl
 80029aa:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80029ae:	4651      	mov	r1, sl
 80029b0:	018a      	lsls	r2, r1, #6
 80029b2:	4651      	mov	r1, sl
 80029b4:	1a54      	subs	r4, r2, r1
 80029b6:	4659      	mov	r1, fp
 80029b8:	eb63 0501 	sbc.w	r5, r3, r1
 80029bc:	f04f 0200 	mov.w	r2, #0
 80029c0:	f04f 0300 	mov.w	r3, #0
 80029c4:	00eb      	lsls	r3, r5, #3
 80029c6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80029ca:	00e2      	lsls	r2, r4, #3
 80029cc:	4614      	mov	r4, r2
 80029ce:	461d      	mov	r5, r3
 80029d0:	4643      	mov	r3, r8
 80029d2:	18e3      	adds	r3, r4, r3
 80029d4:	603b      	str	r3, [r7, #0]
 80029d6:	464b      	mov	r3, r9
 80029d8:	eb45 0303 	adc.w	r3, r5, r3
 80029dc:	607b      	str	r3, [r7, #4]
 80029de:	f04f 0200 	mov.w	r2, #0
 80029e2:	f04f 0300 	mov.w	r3, #0
 80029e6:	e9d7 4500 	ldrd	r4, r5, [r7]
 80029ea:	4629      	mov	r1, r5
 80029ec:	028b      	lsls	r3, r1, #10
 80029ee:	4621      	mov	r1, r4
 80029f0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80029f4:	4621      	mov	r1, r4
 80029f6:	028a      	lsls	r2, r1, #10
 80029f8:	4610      	mov	r0, r2
 80029fa:	4619      	mov	r1, r3
 80029fc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002a00:	2200      	movs	r2, #0
 8002a02:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002a04:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8002a06:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8002a0a:	f7fd fc59 	bl	80002c0 <__aeabi_uldivmod>
 8002a0e:	4602      	mov	r2, r0
 8002a10:	460b      	mov	r3, r1
 8002a12:	4613      	mov	r3, r2
 8002a14:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8002a18:	4b0d      	ldr	r3, [pc, #52]	@ (8002a50 <HAL_RCC_GetSysClockFreq+0x458>)
 8002a1a:	685b      	ldr	r3, [r3, #4]
 8002a1c:	0f1b      	lsrs	r3, r3, #28
 8002a1e:	f003 0307 	and.w	r3, r3, #7
 8002a22:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco/pllr;
 8002a26:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8002a2a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002a2e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a32:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002a36:	e003      	b.n	8002a40 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002a38:	4b06      	ldr	r3, [pc, #24]	@ (8002a54 <HAL_RCC_GetSysClockFreq+0x45c>)
 8002a3a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002a3e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002a40:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8002a44:	4618      	mov	r0, r3
 8002a46:	37b8      	adds	r7, #184	@ 0xb8
 8002a48:	46bd      	mov	sp, r7
 8002a4a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002a4e:	bf00      	nop
 8002a50:	40023800 	.word	0x40023800
 8002a54:	00f42400 	.word	0x00f42400

08002a58 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002a58:	b580      	push	{r7, lr}
 8002a5a:	b086      	sub	sp, #24
 8002a5c:	af00      	add	r7, sp, #0
 8002a5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d101      	bne.n	8002a6a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002a66:	2301      	movs	r3, #1
 8002a68:	e28d      	b.n	8002f86 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	f003 0301 	and.w	r3, r3, #1
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	f000 8083 	beq.w	8002b7e <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8002a78:	4b94      	ldr	r3, [pc, #592]	@ (8002ccc <HAL_RCC_OscConfig+0x274>)
 8002a7a:	689b      	ldr	r3, [r3, #8]
 8002a7c:	f003 030c 	and.w	r3, r3, #12
 8002a80:	2b04      	cmp	r3, #4
 8002a82:	d019      	beq.n	8002ab8 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8002a84:	4b91      	ldr	r3, [pc, #580]	@ (8002ccc <HAL_RCC_OscConfig+0x274>)
 8002a86:	689b      	ldr	r3, [r3, #8]
 8002a88:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8002a8c:	2b08      	cmp	r3, #8
 8002a8e:	d106      	bne.n	8002a9e <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8002a90:	4b8e      	ldr	r3, [pc, #568]	@ (8002ccc <HAL_RCC_OscConfig+0x274>)
 8002a92:	685b      	ldr	r3, [r3, #4]
 8002a94:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002a98:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002a9c:	d00c      	beq.n	8002ab8 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002a9e:	4b8b      	ldr	r3, [pc, #556]	@ (8002ccc <HAL_RCC_OscConfig+0x274>)
 8002aa0:	689b      	ldr	r3, [r3, #8]
 8002aa2:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8002aa6:	2b0c      	cmp	r3, #12
 8002aa8:	d112      	bne.n	8002ad0 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002aaa:	4b88      	ldr	r3, [pc, #544]	@ (8002ccc <HAL_RCC_OscConfig+0x274>)
 8002aac:	685b      	ldr	r3, [r3, #4]
 8002aae:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002ab2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002ab6:	d10b      	bne.n	8002ad0 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002ab8:	4b84      	ldr	r3, [pc, #528]	@ (8002ccc <HAL_RCC_OscConfig+0x274>)
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	d05b      	beq.n	8002b7c <HAL_RCC_OscConfig+0x124>
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	685b      	ldr	r3, [r3, #4]
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d157      	bne.n	8002b7c <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8002acc:	2301      	movs	r3, #1
 8002ace:	e25a      	b.n	8002f86 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	685b      	ldr	r3, [r3, #4]
 8002ad4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002ad8:	d106      	bne.n	8002ae8 <HAL_RCC_OscConfig+0x90>
 8002ada:	4b7c      	ldr	r3, [pc, #496]	@ (8002ccc <HAL_RCC_OscConfig+0x274>)
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	4a7b      	ldr	r2, [pc, #492]	@ (8002ccc <HAL_RCC_OscConfig+0x274>)
 8002ae0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002ae4:	6013      	str	r3, [r2, #0]
 8002ae6:	e01d      	b.n	8002b24 <HAL_RCC_OscConfig+0xcc>
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	685b      	ldr	r3, [r3, #4]
 8002aec:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002af0:	d10c      	bne.n	8002b0c <HAL_RCC_OscConfig+0xb4>
 8002af2:	4b76      	ldr	r3, [pc, #472]	@ (8002ccc <HAL_RCC_OscConfig+0x274>)
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	4a75      	ldr	r2, [pc, #468]	@ (8002ccc <HAL_RCC_OscConfig+0x274>)
 8002af8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002afc:	6013      	str	r3, [r2, #0]
 8002afe:	4b73      	ldr	r3, [pc, #460]	@ (8002ccc <HAL_RCC_OscConfig+0x274>)
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	4a72      	ldr	r2, [pc, #456]	@ (8002ccc <HAL_RCC_OscConfig+0x274>)
 8002b04:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002b08:	6013      	str	r3, [r2, #0]
 8002b0a:	e00b      	b.n	8002b24 <HAL_RCC_OscConfig+0xcc>
 8002b0c:	4b6f      	ldr	r3, [pc, #444]	@ (8002ccc <HAL_RCC_OscConfig+0x274>)
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	4a6e      	ldr	r2, [pc, #440]	@ (8002ccc <HAL_RCC_OscConfig+0x274>)
 8002b12:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002b16:	6013      	str	r3, [r2, #0]
 8002b18:	4b6c      	ldr	r3, [pc, #432]	@ (8002ccc <HAL_RCC_OscConfig+0x274>)
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	4a6b      	ldr	r2, [pc, #428]	@ (8002ccc <HAL_RCC_OscConfig+0x274>)
 8002b1e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002b22:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	685b      	ldr	r3, [r3, #4]
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d013      	beq.n	8002b54 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b2c:	f7fe fab0 	bl	8001090 <HAL_GetTick>
 8002b30:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002b32:	e008      	b.n	8002b46 <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002b34:	f7fe faac 	bl	8001090 <HAL_GetTick>
 8002b38:	4602      	mov	r2, r0
 8002b3a:	693b      	ldr	r3, [r7, #16]
 8002b3c:	1ad3      	subs	r3, r2, r3
 8002b3e:	2b64      	cmp	r3, #100	@ 0x64
 8002b40:	d901      	bls.n	8002b46 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8002b42:	2303      	movs	r3, #3
 8002b44:	e21f      	b.n	8002f86 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002b46:	4b61      	ldr	r3, [pc, #388]	@ (8002ccc <HAL_RCC_OscConfig+0x274>)
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d0f0      	beq.n	8002b34 <HAL_RCC_OscConfig+0xdc>
 8002b52:	e014      	b.n	8002b7e <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b54:	f7fe fa9c 	bl	8001090 <HAL_GetTick>
 8002b58:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002b5a:	e008      	b.n	8002b6e <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002b5c:	f7fe fa98 	bl	8001090 <HAL_GetTick>
 8002b60:	4602      	mov	r2, r0
 8002b62:	693b      	ldr	r3, [r7, #16]
 8002b64:	1ad3      	subs	r3, r2, r3
 8002b66:	2b64      	cmp	r3, #100	@ 0x64
 8002b68:	d901      	bls.n	8002b6e <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8002b6a:	2303      	movs	r3, #3
 8002b6c:	e20b      	b.n	8002f86 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002b6e:	4b57      	ldr	r3, [pc, #348]	@ (8002ccc <HAL_RCC_OscConfig+0x274>)
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d1f0      	bne.n	8002b5c <HAL_RCC_OscConfig+0x104>
 8002b7a:	e000      	b.n	8002b7e <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002b7c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	f003 0302 	and.w	r3, r3, #2
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d06f      	beq.n	8002c6a <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8002b8a:	4b50      	ldr	r3, [pc, #320]	@ (8002ccc <HAL_RCC_OscConfig+0x274>)
 8002b8c:	689b      	ldr	r3, [r3, #8]
 8002b8e:	f003 030c 	and.w	r3, r3, #12
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d017      	beq.n	8002bc6 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8002b96:	4b4d      	ldr	r3, [pc, #308]	@ (8002ccc <HAL_RCC_OscConfig+0x274>)
 8002b98:	689b      	ldr	r3, [r3, #8]
 8002b9a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8002b9e:	2b08      	cmp	r3, #8
 8002ba0:	d105      	bne.n	8002bae <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8002ba2:	4b4a      	ldr	r3, [pc, #296]	@ (8002ccc <HAL_RCC_OscConfig+0x274>)
 8002ba4:	685b      	ldr	r3, [r3, #4]
 8002ba6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d00b      	beq.n	8002bc6 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002bae:	4b47      	ldr	r3, [pc, #284]	@ (8002ccc <HAL_RCC_OscConfig+0x274>)
 8002bb0:	689b      	ldr	r3, [r3, #8]
 8002bb2:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8002bb6:	2b0c      	cmp	r3, #12
 8002bb8:	d11c      	bne.n	8002bf4 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002bba:	4b44      	ldr	r3, [pc, #272]	@ (8002ccc <HAL_RCC_OscConfig+0x274>)
 8002bbc:	685b      	ldr	r3, [r3, #4]
 8002bbe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d116      	bne.n	8002bf4 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002bc6:	4b41      	ldr	r3, [pc, #260]	@ (8002ccc <HAL_RCC_OscConfig+0x274>)
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	f003 0302 	and.w	r3, r3, #2
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d005      	beq.n	8002bde <HAL_RCC_OscConfig+0x186>
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	68db      	ldr	r3, [r3, #12]
 8002bd6:	2b01      	cmp	r3, #1
 8002bd8:	d001      	beq.n	8002bde <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8002bda:	2301      	movs	r3, #1
 8002bdc:	e1d3      	b.n	8002f86 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002bde:	4b3b      	ldr	r3, [pc, #236]	@ (8002ccc <HAL_RCC_OscConfig+0x274>)
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	691b      	ldr	r3, [r3, #16]
 8002bea:	00db      	lsls	r3, r3, #3
 8002bec:	4937      	ldr	r1, [pc, #220]	@ (8002ccc <HAL_RCC_OscConfig+0x274>)
 8002bee:	4313      	orrs	r3, r2
 8002bf0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002bf2:	e03a      	b.n	8002c6a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	68db      	ldr	r3, [r3, #12]
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d020      	beq.n	8002c3e <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002bfc:	4b34      	ldr	r3, [pc, #208]	@ (8002cd0 <HAL_RCC_OscConfig+0x278>)
 8002bfe:	2201      	movs	r2, #1
 8002c00:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c02:	f7fe fa45 	bl	8001090 <HAL_GetTick>
 8002c06:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c08:	e008      	b.n	8002c1c <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002c0a:	f7fe fa41 	bl	8001090 <HAL_GetTick>
 8002c0e:	4602      	mov	r2, r0
 8002c10:	693b      	ldr	r3, [r7, #16]
 8002c12:	1ad3      	subs	r3, r2, r3
 8002c14:	2b02      	cmp	r3, #2
 8002c16:	d901      	bls.n	8002c1c <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8002c18:	2303      	movs	r3, #3
 8002c1a:	e1b4      	b.n	8002f86 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c1c:	4b2b      	ldr	r3, [pc, #172]	@ (8002ccc <HAL_RCC_OscConfig+0x274>)
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	f003 0302 	and.w	r3, r3, #2
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d0f0      	beq.n	8002c0a <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c28:	4b28      	ldr	r3, [pc, #160]	@ (8002ccc <HAL_RCC_OscConfig+0x274>)
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	691b      	ldr	r3, [r3, #16]
 8002c34:	00db      	lsls	r3, r3, #3
 8002c36:	4925      	ldr	r1, [pc, #148]	@ (8002ccc <HAL_RCC_OscConfig+0x274>)
 8002c38:	4313      	orrs	r3, r2
 8002c3a:	600b      	str	r3, [r1, #0]
 8002c3c:	e015      	b.n	8002c6a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002c3e:	4b24      	ldr	r3, [pc, #144]	@ (8002cd0 <HAL_RCC_OscConfig+0x278>)
 8002c40:	2200      	movs	r2, #0
 8002c42:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c44:	f7fe fa24 	bl	8001090 <HAL_GetTick>
 8002c48:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002c4a:	e008      	b.n	8002c5e <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002c4c:	f7fe fa20 	bl	8001090 <HAL_GetTick>
 8002c50:	4602      	mov	r2, r0
 8002c52:	693b      	ldr	r3, [r7, #16]
 8002c54:	1ad3      	subs	r3, r2, r3
 8002c56:	2b02      	cmp	r3, #2
 8002c58:	d901      	bls.n	8002c5e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8002c5a:	2303      	movs	r3, #3
 8002c5c:	e193      	b.n	8002f86 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002c5e:	4b1b      	ldr	r3, [pc, #108]	@ (8002ccc <HAL_RCC_OscConfig+0x274>)
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	f003 0302 	and.w	r3, r3, #2
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d1f0      	bne.n	8002c4c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	f003 0308 	and.w	r3, r3, #8
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d036      	beq.n	8002ce4 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	695b      	ldr	r3, [r3, #20]
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d016      	beq.n	8002cac <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002c7e:	4b15      	ldr	r3, [pc, #84]	@ (8002cd4 <HAL_RCC_OscConfig+0x27c>)
 8002c80:	2201      	movs	r2, #1
 8002c82:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c84:	f7fe fa04 	bl	8001090 <HAL_GetTick>
 8002c88:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002c8a:	e008      	b.n	8002c9e <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002c8c:	f7fe fa00 	bl	8001090 <HAL_GetTick>
 8002c90:	4602      	mov	r2, r0
 8002c92:	693b      	ldr	r3, [r7, #16]
 8002c94:	1ad3      	subs	r3, r2, r3
 8002c96:	2b02      	cmp	r3, #2
 8002c98:	d901      	bls.n	8002c9e <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8002c9a:	2303      	movs	r3, #3
 8002c9c:	e173      	b.n	8002f86 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002c9e:	4b0b      	ldr	r3, [pc, #44]	@ (8002ccc <HAL_RCC_OscConfig+0x274>)
 8002ca0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002ca2:	f003 0302 	and.w	r3, r3, #2
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d0f0      	beq.n	8002c8c <HAL_RCC_OscConfig+0x234>
 8002caa:	e01b      	b.n	8002ce4 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002cac:	4b09      	ldr	r3, [pc, #36]	@ (8002cd4 <HAL_RCC_OscConfig+0x27c>)
 8002cae:	2200      	movs	r2, #0
 8002cb0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002cb2:	f7fe f9ed 	bl	8001090 <HAL_GetTick>
 8002cb6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002cb8:	e00e      	b.n	8002cd8 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002cba:	f7fe f9e9 	bl	8001090 <HAL_GetTick>
 8002cbe:	4602      	mov	r2, r0
 8002cc0:	693b      	ldr	r3, [r7, #16]
 8002cc2:	1ad3      	subs	r3, r2, r3
 8002cc4:	2b02      	cmp	r3, #2
 8002cc6:	d907      	bls.n	8002cd8 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8002cc8:	2303      	movs	r3, #3
 8002cca:	e15c      	b.n	8002f86 <HAL_RCC_OscConfig+0x52e>
 8002ccc:	40023800 	.word	0x40023800
 8002cd0:	42470000 	.word	0x42470000
 8002cd4:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002cd8:	4b8a      	ldr	r3, [pc, #552]	@ (8002f04 <HAL_RCC_OscConfig+0x4ac>)
 8002cda:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002cdc:	f003 0302 	and.w	r3, r3, #2
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	d1ea      	bne.n	8002cba <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	f003 0304 	and.w	r3, r3, #4
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	f000 8097 	beq.w	8002e20 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002cf2:	2300      	movs	r3, #0
 8002cf4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002cf6:	4b83      	ldr	r3, [pc, #524]	@ (8002f04 <HAL_RCC_OscConfig+0x4ac>)
 8002cf8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cfa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d10f      	bne.n	8002d22 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002d02:	2300      	movs	r3, #0
 8002d04:	60bb      	str	r3, [r7, #8]
 8002d06:	4b7f      	ldr	r3, [pc, #508]	@ (8002f04 <HAL_RCC_OscConfig+0x4ac>)
 8002d08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d0a:	4a7e      	ldr	r2, [pc, #504]	@ (8002f04 <HAL_RCC_OscConfig+0x4ac>)
 8002d0c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002d10:	6413      	str	r3, [r2, #64]	@ 0x40
 8002d12:	4b7c      	ldr	r3, [pc, #496]	@ (8002f04 <HAL_RCC_OscConfig+0x4ac>)
 8002d14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d16:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002d1a:	60bb      	str	r3, [r7, #8]
 8002d1c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002d1e:	2301      	movs	r3, #1
 8002d20:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d22:	4b79      	ldr	r3, [pc, #484]	@ (8002f08 <HAL_RCC_OscConfig+0x4b0>)
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	d118      	bne.n	8002d60 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002d2e:	4b76      	ldr	r3, [pc, #472]	@ (8002f08 <HAL_RCC_OscConfig+0x4b0>)
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	4a75      	ldr	r2, [pc, #468]	@ (8002f08 <HAL_RCC_OscConfig+0x4b0>)
 8002d34:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002d38:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002d3a:	f7fe f9a9 	bl	8001090 <HAL_GetTick>
 8002d3e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d40:	e008      	b.n	8002d54 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002d42:	f7fe f9a5 	bl	8001090 <HAL_GetTick>
 8002d46:	4602      	mov	r2, r0
 8002d48:	693b      	ldr	r3, [r7, #16]
 8002d4a:	1ad3      	subs	r3, r2, r3
 8002d4c:	2b02      	cmp	r3, #2
 8002d4e:	d901      	bls.n	8002d54 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8002d50:	2303      	movs	r3, #3
 8002d52:	e118      	b.n	8002f86 <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d54:	4b6c      	ldr	r3, [pc, #432]	@ (8002f08 <HAL_RCC_OscConfig+0x4b0>)
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d0f0      	beq.n	8002d42 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	689b      	ldr	r3, [r3, #8]
 8002d64:	2b01      	cmp	r3, #1
 8002d66:	d106      	bne.n	8002d76 <HAL_RCC_OscConfig+0x31e>
 8002d68:	4b66      	ldr	r3, [pc, #408]	@ (8002f04 <HAL_RCC_OscConfig+0x4ac>)
 8002d6a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d6c:	4a65      	ldr	r2, [pc, #404]	@ (8002f04 <HAL_RCC_OscConfig+0x4ac>)
 8002d6e:	f043 0301 	orr.w	r3, r3, #1
 8002d72:	6713      	str	r3, [r2, #112]	@ 0x70
 8002d74:	e01c      	b.n	8002db0 <HAL_RCC_OscConfig+0x358>
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	689b      	ldr	r3, [r3, #8]
 8002d7a:	2b05      	cmp	r3, #5
 8002d7c:	d10c      	bne.n	8002d98 <HAL_RCC_OscConfig+0x340>
 8002d7e:	4b61      	ldr	r3, [pc, #388]	@ (8002f04 <HAL_RCC_OscConfig+0x4ac>)
 8002d80:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d82:	4a60      	ldr	r2, [pc, #384]	@ (8002f04 <HAL_RCC_OscConfig+0x4ac>)
 8002d84:	f043 0304 	orr.w	r3, r3, #4
 8002d88:	6713      	str	r3, [r2, #112]	@ 0x70
 8002d8a:	4b5e      	ldr	r3, [pc, #376]	@ (8002f04 <HAL_RCC_OscConfig+0x4ac>)
 8002d8c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d8e:	4a5d      	ldr	r2, [pc, #372]	@ (8002f04 <HAL_RCC_OscConfig+0x4ac>)
 8002d90:	f043 0301 	orr.w	r3, r3, #1
 8002d94:	6713      	str	r3, [r2, #112]	@ 0x70
 8002d96:	e00b      	b.n	8002db0 <HAL_RCC_OscConfig+0x358>
 8002d98:	4b5a      	ldr	r3, [pc, #360]	@ (8002f04 <HAL_RCC_OscConfig+0x4ac>)
 8002d9a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d9c:	4a59      	ldr	r2, [pc, #356]	@ (8002f04 <HAL_RCC_OscConfig+0x4ac>)
 8002d9e:	f023 0301 	bic.w	r3, r3, #1
 8002da2:	6713      	str	r3, [r2, #112]	@ 0x70
 8002da4:	4b57      	ldr	r3, [pc, #348]	@ (8002f04 <HAL_RCC_OscConfig+0x4ac>)
 8002da6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002da8:	4a56      	ldr	r2, [pc, #344]	@ (8002f04 <HAL_RCC_OscConfig+0x4ac>)
 8002daa:	f023 0304 	bic.w	r3, r3, #4
 8002dae:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	689b      	ldr	r3, [r3, #8]
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	d015      	beq.n	8002de4 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002db8:	f7fe f96a 	bl	8001090 <HAL_GetTick>
 8002dbc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002dbe:	e00a      	b.n	8002dd6 <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002dc0:	f7fe f966 	bl	8001090 <HAL_GetTick>
 8002dc4:	4602      	mov	r2, r0
 8002dc6:	693b      	ldr	r3, [r7, #16]
 8002dc8:	1ad3      	subs	r3, r2, r3
 8002dca:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002dce:	4293      	cmp	r3, r2
 8002dd0:	d901      	bls.n	8002dd6 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8002dd2:	2303      	movs	r3, #3
 8002dd4:	e0d7      	b.n	8002f86 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002dd6:	4b4b      	ldr	r3, [pc, #300]	@ (8002f04 <HAL_RCC_OscConfig+0x4ac>)
 8002dd8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002dda:	f003 0302 	and.w	r3, r3, #2
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d0ee      	beq.n	8002dc0 <HAL_RCC_OscConfig+0x368>
 8002de2:	e014      	b.n	8002e0e <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002de4:	f7fe f954 	bl	8001090 <HAL_GetTick>
 8002de8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002dea:	e00a      	b.n	8002e02 <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002dec:	f7fe f950 	bl	8001090 <HAL_GetTick>
 8002df0:	4602      	mov	r2, r0
 8002df2:	693b      	ldr	r3, [r7, #16]
 8002df4:	1ad3      	subs	r3, r2, r3
 8002df6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002dfa:	4293      	cmp	r3, r2
 8002dfc:	d901      	bls.n	8002e02 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8002dfe:	2303      	movs	r3, #3
 8002e00:	e0c1      	b.n	8002f86 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002e02:	4b40      	ldr	r3, [pc, #256]	@ (8002f04 <HAL_RCC_OscConfig+0x4ac>)
 8002e04:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e06:	f003 0302 	and.w	r3, r3, #2
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	d1ee      	bne.n	8002dec <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002e0e:	7dfb      	ldrb	r3, [r7, #23]
 8002e10:	2b01      	cmp	r3, #1
 8002e12:	d105      	bne.n	8002e20 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002e14:	4b3b      	ldr	r3, [pc, #236]	@ (8002f04 <HAL_RCC_OscConfig+0x4ac>)
 8002e16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e18:	4a3a      	ldr	r2, [pc, #232]	@ (8002f04 <HAL_RCC_OscConfig+0x4ac>)
 8002e1a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002e1e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	699b      	ldr	r3, [r3, #24]
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	f000 80ad 	beq.w	8002f84 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002e2a:	4b36      	ldr	r3, [pc, #216]	@ (8002f04 <HAL_RCC_OscConfig+0x4ac>)
 8002e2c:	689b      	ldr	r3, [r3, #8]
 8002e2e:	f003 030c 	and.w	r3, r3, #12
 8002e32:	2b08      	cmp	r3, #8
 8002e34:	d060      	beq.n	8002ef8 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	699b      	ldr	r3, [r3, #24]
 8002e3a:	2b02      	cmp	r3, #2
 8002e3c:	d145      	bne.n	8002eca <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e3e:	4b33      	ldr	r3, [pc, #204]	@ (8002f0c <HAL_RCC_OscConfig+0x4b4>)
 8002e40:	2200      	movs	r2, #0
 8002e42:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e44:	f7fe f924 	bl	8001090 <HAL_GetTick>
 8002e48:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002e4a:	e008      	b.n	8002e5e <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002e4c:	f7fe f920 	bl	8001090 <HAL_GetTick>
 8002e50:	4602      	mov	r2, r0
 8002e52:	693b      	ldr	r3, [r7, #16]
 8002e54:	1ad3      	subs	r3, r2, r3
 8002e56:	2b02      	cmp	r3, #2
 8002e58:	d901      	bls.n	8002e5e <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8002e5a:	2303      	movs	r3, #3
 8002e5c:	e093      	b.n	8002f86 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002e5e:	4b29      	ldr	r3, [pc, #164]	@ (8002f04 <HAL_RCC_OscConfig+0x4ac>)
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d1f0      	bne.n	8002e4c <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	69da      	ldr	r2, [r3, #28]
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	6a1b      	ldr	r3, [r3, #32]
 8002e72:	431a      	orrs	r2, r3
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e78:	019b      	lsls	r3, r3, #6
 8002e7a:	431a      	orrs	r2, r3
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e80:	085b      	lsrs	r3, r3, #1
 8002e82:	3b01      	subs	r3, #1
 8002e84:	041b      	lsls	r3, r3, #16
 8002e86:	431a      	orrs	r2, r3
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e8c:	061b      	lsls	r3, r3, #24
 8002e8e:	431a      	orrs	r2, r3
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e94:	071b      	lsls	r3, r3, #28
 8002e96:	491b      	ldr	r1, [pc, #108]	@ (8002f04 <HAL_RCC_OscConfig+0x4ac>)
 8002e98:	4313      	orrs	r3, r2
 8002e9a:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002e9c:	4b1b      	ldr	r3, [pc, #108]	@ (8002f0c <HAL_RCC_OscConfig+0x4b4>)
 8002e9e:	2201      	movs	r2, #1
 8002ea0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ea2:	f7fe f8f5 	bl	8001090 <HAL_GetTick>
 8002ea6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002ea8:	e008      	b.n	8002ebc <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002eaa:	f7fe f8f1 	bl	8001090 <HAL_GetTick>
 8002eae:	4602      	mov	r2, r0
 8002eb0:	693b      	ldr	r3, [r7, #16]
 8002eb2:	1ad3      	subs	r3, r2, r3
 8002eb4:	2b02      	cmp	r3, #2
 8002eb6:	d901      	bls.n	8002ebc <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8002eb8:	2303      	movs	r3, #3
 8002eba:	e064      	b.n	8002f86 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002ebc:	4b11      	ldr	r3, [pc, #68]	@ (8002f04 <HAL_RCC_OscConfig+0x4ac>)
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d0f0      	beq.n	8002eaa <HAL_RCC_OscConfig+0x452>
 8002ec8:	e05c      	b.n	8002f84 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002eca:	4b10      	ldr	r3, [pc, #64]	@ (8002f0c <HAL_RCC_OscConfig+0x4b4>)
 8002ecc:	2200      	movs	r2, #0
 8002ece:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ed0:	f7fe f8de 	bl	8001090 <HAL_GetTick>
 8002ed4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002ed6:	e008      	b.n	8002eea <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002ed8:	f7fe f8da 	bl	8001090 <HAL_GetTick>
 8002edc:	4602      	mov	r2, r0
 8002ede:	693b      	ldr	r3, [r7, #16]
 8002ee0:	1ad3      	subs	r3, r2, r3
 8002ee2:	2b02      	cmp	r3, #2
 8002ee4:	d901      	bls.n	8002eea <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8002ee6:	2303      	movs	r3, #3
 8002ee8:	e04d      	b.n	8002f86 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002eea:	4b06      	ldr	r3, [pc, #24]	@ (8002f04 <HAL_RCC_OscConfig+0x4ac>)
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d1f0      	bne.n	8002ed8 <HAL_RCC_OscConfig+0x480>
 8002ef6:	e045      	b.n	8002f84 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	699b      	ldr	r3, [r3, #24]
 8002efc:	2b01      	cmp	r3, #1
 8002efe:	d107      	bne.n	8002f10 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8002f00:	2301      	movs	r3, #1
 8002f02:	e040      	b.n	8002f86 <HAL_RCC_OscConfig+0x52e>
 8002f04:	40023800 	.word	0x40023800
 8002f08:	40007000 	.word	0x40007000
 8002f0c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002f10:	4b1f      	ldr	r3, [pc, #124]	@ (8002f90 <HAL_RCC_OscConfig+0x538>)
 8002f12:	685b      	ldr	r3, [r3, #4]
 8002f14:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	699b      	ldr	r3, [r3, #24]
 8002f1a:	2b01      	cmp	r3, #1
 8002f1c:	d030      	beq.n	8002f80 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002f1e:	68fb      	ldr	r3, [r7, #12]
 8002f20:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002f28:	429a      	cmp	r2, r3
 8002f2a:	d129      	bne.n	8002f80 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002f36:	429a      	cmp	r2, r3
 8002f38:	d122      	bne.n	8002f80 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002f3a:	68fa      	ldr	r2, [r7, #12]
 8002f3c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002f40:	4013      	ands	r3, r2
 8002f42:	687a      	ldr	r2, [r7, #4]
 8002f44:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002f46:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002f48:	4293      	cmp	r3, r2
 8002f4a:	d119      	bne.n	8002f80 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f56:	085b      	lsrs	r3, r3, #1
 8002f58:	3b01      	subs	r3, #1
 8002f5a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002f5c:	429a      	cmp	r2, r3
 8002f5e:	d10f      	bne.n	8002f80 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f6a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002f6c:	429a      	cmp	r2, r3
 8002f6e:	d107      	bne.n	8002f80 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f7a:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002f7c:	429a      	cmp	r2, r3
 8002f7e:	d001      	beq.n	8002f84 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8002f80:	2301      	movs	r3, #1
 8002f82:	e000      	b.n	8002f86 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8002f84:	2300      	movs	r3, #0
}
 8002f86:	4618      	mov	r0, r3
 8002f88:	3718      	adds	r7, #24
 8002f8a:	46bd      	mov	sp, r7
 8002f8c:	bd80      	pop	{r7, pc}
 8002f8e:	bf00      	nop
 8002f90:	40023800 	.word	0x40023800

08002f94 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002f94:	b580      	push	{r7, lr}
 8002f96:	b082      	sub	sp, #8
 8002f98:	af00      	add	r7, sp, #0
 8002f9a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d101      	bne.n	8002fa6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002fa2:	2301      	movs	r3, #1
 8002fa4:	e042      	b.n	800302c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002fac:	b2db      	uxtb	r3, r3
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d106      	bne.n	8002fc0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	2200      	movs	r2, #0
 8002fb6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002fba:	6878      	ldr	r0, [r7, #4]
 8002fbc:	f7fd feea 	bl	8000d94 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	2224      	movs	r2, #36	@ 0x24
 8002fc4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	68da      	ldr	r2, [r3, #12]
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002fd6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002fd8:	6878      	ldr	r0, [r7, #4]
 8002fda:	f000 f973 	bl	80032c4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	691a      	ldr	r2, [r3, #16]
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002fec:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	695a      	ldr	r2, [r3, #20]
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002ffc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	68da      	ldr	r2, [r3, #12]
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800300c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	2200      	movs	r2, #0
 8003012:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	2220      	movs	r2, #32
 8003018:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	2220      	movs	r2, #32
 8003020:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	2200      	movs	r2, #0
 8003028:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800302a:	2300      	movs	r3, #0
}
 800302c:	4618      	mov	r0, r3
 800302e:	3708      	adds	r7, #8
 8003030:	46bd      	mov	sp, r7
 8003032:	bd80      	pop	{r7, pc}

08003034 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003034:	b580      	push	{r7, lr}
 8003036:	b08a      	sub	sp, #40	@ 0x28
 8003038:	af02      	add	r7, sp, #8
 800303a:	60f8      	str	r0, [r7, #12]
 800303c:	60b9      	str	r1, [r7, #8]
 800303e:	603b      	str	r3, [r7, #0]
 8003040:	4613      	mov	r3, r2
 8003042:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003044:	2300      	movs	r3, #0
 8003046:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800304e:	b2db      	uxtb	r3, r3
 8003050:	2b20      	cmp	r3, #32
 8003052:	d175      	bne.n	8003140 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003054:	68bb      	ldr	r3, [r7, #8]
 8003056:	2b00      	cmp	r3, #0
 8003058:	d002      	beq.n	8003060 <HAL_UART_Transmit+0x2c>
 800305a:	88fb      	ldrh	r3, [r7, #6]
 800305c:	2b00      	cmp	r3, #0
 800305e:	d101      	bne.n	8003064 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003060:	2301      	movs	r3, #1
 8003062:	e06e      	b.n	8003142 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	2200      	movs	r2, #0
 8003068:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	2221      	movs	r2, #33	@ 0x21
 800306e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003072:	f7fe f80d 	bl	8001090 <HAL_GetTick>
 8003076:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	88fa      	ldrh	r2, [r7, #6]
 800307c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	88fa      	ldrh	r2, [r7, #6]
 8003082:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	689b      	ldr	r3, [r3, #8]
 8003088:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800308c:	d108      	bne.n	80030a0 <HAL_UART_Transmit+0x6c>
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	691b      	ldr	r3, [r3, #16]
 8003092:	2b00      	cmp	r3, #0
 8003094:	d104      	bne.n	80030a0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003096:	2300      	movs	r3, #0
 8003098:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800309a:	68bb      	ldr	r3, [r7, #8]
 800309c:	61bb      	str	r3, [r7, #24]
 800309e:	e003      	b.n	80030a8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80030a0:	68bb      	ldr	r3, [r7, #8]
 80030a2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80030a4:	2300      	movs	r3, #0
 80030a6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80030a8:	e02e      	b.n	8003108 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80030aa:	683b      	ldr	r3, [r7, #0]
 80030ac:	9300      	str	r3, [sp, #0]
 80030ae:	697b      	ldr	r3, [r7, #20]
 80030b0:	2200      	movs	r2, #0
 80030b2:	2180      	movs	r1, #128	@ 0x80
 80030b4:	68f8      	ldr	r0, [r7, #12]
 80030b6:	f000 f848 	bl	800314a <UART_WaitOnFlagUntilTimeout>
 80030ba:	4603      	mov	r3, r0
 80030bc:	2b00      	cmp	r3, #0
 80030be:	d005      	beq.n	80030cc <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	2220      	movs	r2, #32
 80030c4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80030c8:	2303      	movs	r3, #3
 80030ca:	e03a      	b.n	8003142 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80030cc:	69fb      	ldr	r3, [r7, #28]
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d10b      	bne.n	80030ea <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80030d2:	69bb      	ldr	r3, [r7, #24]
 80030d4:	881b      	ldrh	r3, [r3, #0]
 80030d6:	461a      	mov	r2, r3
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80030e0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80030e2:	69bb      	ldr	r3, [r7, #24]
 80030e4:	3302      	adds	r3, #2
 80030e6:	61bb      	str	r3, [r7, #24]
 80030e8:	e007      	b.n	80030fa <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80030ea:	69fb      	ldr	r3, [r7, #28]
 80030ec:	781a      	ldrb	r2, [r3, #0]
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80030f4:	69fb      	ldr	r3, [r7, #28]
 80030f6:	3301      	adds	r3, #1
 80030f8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80030fe:	b29b      	uxth	r3, r3
 8003100:	3b01      	subs	r3, #1
 8003102:	b29a      	uxth	r2, r3
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800310c:	b29b      	uxth	r3, r3
 800310e:	2b00      	cmp	r3, #0
 8003110:	d1cb      	bne.n	80030aa <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003112:	683b      	ldr	r3, [r7, #0]
 8003114:	9300      	str	r3, [sp, #0]
 8003116:	697b      	ldr	r3, [r7, #20]
 8003118:	2200      	movs	r2, #0
 800311a:	2140      	movs	r1, #64	@ 0x40
 800311c:	68f8      	ldr	r0, [r7, #12]
 800311e:	f000 f814 	bl	800314a <UART_WaitOnFlagUntilTimeout>
 8003122:	4603      	mov	r3, r0
 8003124:	2b00      	cmp	r3, #0
 8003126:	d005      	beq.n	8003134 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	2220      	movs	r2, #32
 800312c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8003130:	2303      	movs	r3, #3
 8003132:	e006      	b.n	8003142 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	2220      	movs	r2, #32
 8003138:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 800313c:	2300      	movs	r3, #0
 800313e:	e000      	b.n	8003142 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8003140:	2302      	movs	r3, #2
  }
}
 8003142:	4618      	mov	r0, r3
 8003144:	3720      	adds	r7, #32
 8003146:	46bd      	mov	sp, r7
 8003148:	bd80      	pop	{r7, pc}

0800314a <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800314a:	b580      	push	{r7, lr}
 800314c:	b086      	sub	sp, #24
 800314e:	af00      	add	r7, sp, #0
 8003150:	60f8      	str	r0, [r7, #12]
 8003152:	60b9      	str	r1, [r7, #8]
 8003154:	603b      	str	r3, [r7, #0]
 8003156:	4613      	mov	r3, r2
 8003158:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800315a:	e03b      	b.n	80031d4 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800315c:	6a3b      	ldr	r3, [r7, #32]
 800315e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003162:	d037      	beq.n	80031d4 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003164:	f7fd ff94 	bl	8001090 <HAL_GetTick>
 8003168:	4602      	mov	r2, r0
 800316a:	683b      	ldr	r3, [r7, #0]
 800316c:	1ad3      	subs	r3, r2, r3
 800316e:	6a3a      	ldr	r2, [r7, #32]
 8003170:	429a      	cmp	r2, r3
 8003172:	d302      	bcc.n	800317a <UART_WaitOnFlagUntilTimeout+0x30>
 8003174:	6a3b      	ldr	r3, [r7, #32]
 8003176:	2b00      	cmp	r3, #0
 8003178:	d101      	bne.n	800317e <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800317a:	2303      	movs	r3, #3
 800317c:	e03a      	b.n	80031f4 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	68db      	ldr	r3, [r3, #12]
 8003184:	f003 0304 	and.w	r3, r3, #4
 8003188:	2b00      	cmp	r3, #0
 800318a:	d023      	beq.n	80031d4 <UART_WaitOnFlagUntilTimeout+0x8a>
 800318c:	68bb      	ldr	r3, [r7, #8]
 800318e:	2b80      	cmp	r3, #128	@ 0x80
 8003190:	d020      	beq.n	80031d4 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003192:	68bb      	ldr	r3, [r7, #8]
 8003194:	2b40      	cmp	r3, #64	@ 0x40
 8003196:	d01d      	beq.n	80031d4 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	f003 0308 	and.w	r3, r3, #8
 80031a2:	2b08      	cmp	r3, #8
 80031a4:	d116      	bne.n	80031d4 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80031a6:	2300      	movs	r3, #0
 80031a8:	617b      	str	r3, [r7, #20]
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	617b      	str	r3, [r7, #20]
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	685b      	ldr	r3, [r3, #4]
 80031b8:	617b      	str	r3, [r7, #20]
 80031ba:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80031bc:	68f8      	ldr	r0, [r7, #12]
 80031be:	f000 f81d 	bl	80031fc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	2208      	movs	r2, #8
 80031c6:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	2200      	movs	r2, #0
 80031cc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80031d0:	2301      	movs	r3, #1
 80031d2:	e00f      	b.n	80031f4 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	681a      	ldr	r2, [r3, #0]
 80031da:	68bb      	ldr	r3, [r7, #8]
 80031dc:	4013      	ands	r3, r2
 80031de:	68ba      	ldr	r2, [r7, #8]
 80031e0:	429a      	cmp	r2, r3
 80031e2:	bf0c      	ite	eq
 80031e4:	2301      	moveq	r3, #1
 80031e6:	2300      	movne	r3, #0
 80031e8:	b2db      	uxtb	r3, r3
 80031ea:	461a      	mov	r2, r3
 80031ec:	79fb      	ldrb	r3, [r7, #7]
 80031ee:	429a      	cmp	r2, r3
 80031f0:	d0b4      	beq.n	800315c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80031f2:	2300      	movs	r3, #0
}
 80031f4:	4618      	mov	r0, r3
 80031f6:	3718      	adds	r7, #24
 80031f8:	46bd      	mov	sp, r7
 80031fa:	bd80      	pop	{r7, pc}

080031fc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80031fc:	b480      	push	{r7}
 80031fe:	b095      	sub	sp, #84	@ 0x54
 8003200:	af00      	add	r7, sp, #0
 8003202:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	330c      	adds	r3, #12
 800320a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800320c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800320e:	e853 3f00 	ldrex	r3, [r3]
 8003212:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003214:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003216:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800321a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	330c      	adds	r3, #12
 8003222:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003224:	643a      	str	r2, [r7, #64]	@ 0x40
 8003226:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003228:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800322a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800322c:	e841 2300 	strex	r3, r2, [r1]
 8003230:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003232:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003234:	2b00      	cmp	r3, #0
 8003236:	d1e5      	bne.n	8003204 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	3314      	adds	r3, #20
 800323e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003240:	6a3b      	ldr	r3, [r7, #32]
 8003242:	e853 3f00 	ldrex	r3, [r3]
 8003246:	61fb      	str	r3, [r7, #28]
   return(result);
 8003248:	69fb      	ldr	r3, [r7, #28]
 800324a:	f023 0301 	bic.w	r3, r3, #1
 800324e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	3314      	adds	r3, #20
 8003256:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003258:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800325a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800325c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800325e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003260:	e841 2300 	strex	r3, r2, [r1]
 8003264:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003266:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003268:	2b00      	cmp	r3, #0
 800326a:	d1e5      	bne.n	8003238 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003270:	2b01      	cmp	r3, #1
 8003272:	d119      	bne.n	80032a8 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	330c      	adds	r3, #12
 800327a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	e853 3f00 	ldrex	r3, [r3]
 8003282:	60bb      	str	r3, [r7, #8]
   return(result);
 8003284:	68bb      	ldr	r3, [r7, #8]
 8003286:	f023 0310 	bic.w	r3, r3, #16
 800328a:	647b      	str	r3, [r7, #68]	@ 0x44
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	330c      	adds	r3, #12
 8003292:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003294:	61ba      	str	r2, [r7, #24]
 8003296:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003298:	6979      	ldr	r1, [r7, #20]
 800329a:	69ba      	ldr	r2, [r7, #24]
 800329c:	e841 2300 	strex	r3, r2, [r1]
 80032a0:	613b      	str	r3, [r7, #16]
   return(result);
 80032a2:	693b      	ldr	r3, [r7, #16]
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	d1e5      	bne.n	8003274 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	2220      	movs	r2, #32
 80032ac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	2200      	movs	r2, #0
 80032b4:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80032b6:	bf00      	nop
 80032b8:	3754      	adds	r7, #84	@ 0x54
 80032ba:	46bd      	mov	sp, r7
 80032bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032c0:	4770      	bx	lr
	...

080032c4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80032c4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80032c8:	b0c0      	sub	sp, #256	@ 0x100
 80032ca:	af00      	add	r7, sp, #0
 80032cc:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80032d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	691b      	ldr	r3, [r3, #16]
 80032d8:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80032dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80032e0:	68d9      	ldr	r1, [r3, #12]
 80032e2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80032e6:	681a      	ldr	r2, [r3, #0]
 80032e8:	ea40 0301 	orr.w	r3, r0, r1
 80032ec:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80032ee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80032f2:	689a      	ldr	r2, [r3, #8]
 80032f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80032f8:	691b      	ldr	r3, [r3, #16]
 80032fa:	431a      	orrs	r2, r3
 80032fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003300:	695b      	ldr	r3, [r3, #20]
 8003302:	431a      	orrs	r2, r3
 8003304:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003308:	69db      	ldr	r3, [r3, #28]
 800330a:	4313      	orrs	r3, r2
 800330c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003310:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	68db      	ldr	r3, [r3, #12]
 8003318:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800331c:	f021 010c 	bic.w	r1, r1, #12
 8003320:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003324:	681a      	ldr	r2, [r3, #0]
 8003326:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800332a:	430b      	orrs	r3, r1
 800332c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800332e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	695b      	ldr	r3, [r3, #20]
 8003336:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800333a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800333e:	6999      	ldr	r1, [r3, #24]
 8003340:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003344:	681a      	ldr	r2, [r3, #0]
 8003346:	ea40 0301 	orr.w	r3, r0, r1
 800334a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800334c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003350:	681a      	ldr	r2, [r3, #0]
 8003352:	4b8f      	ldr	r3, [pc, #572]	@ (8003590 <UART_SetConfig+0x2cc>)
 8003354:	429a      	cmp	r2, r3
 8003356:	d005      	beq.n	8003364 <UART_SetConfig+0xa0>
 8003358:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800335c:	681a      	ldr	r2, [r3, #0]
 800335e:	4b8d      	ldr	r3, [pc, #564]	@ (8003594 <UART_SetConfig+0x2d0>)
 8003360:	429a      	cmp	r2, r3
 8003362:	d104      	bne.n	800336e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003364:	f7ff f934 	bl	80025d0 <HAL_RCC_GetPCLK2Freq>
 8003368:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800336c:	e003      	b.n	8003376 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800336e:	f7ff f91b 	bl	80025a8 <HAL_RCC_GetPCLK1Freq>
 8003372:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003376:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800337a:	69db      	ldr	r3, [r3, #28]
 800337c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003380:	f040 810c 	bne.w	800359c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003384:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003388:	2200      	movs	r2, #0
 800338a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800338e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8003392:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8003396:	4622      	mov	r2, r4
 8003398:	462b      	mov	r3, r5
 800339a:	1891      	adds	r1, r2, r2
 800339c:	65b9      	str	r1, [r7, #88]	@ 0x58
 800339e:	415b      	adcs	r3, r3
 80033a0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80033a2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80033a6:	4621      	mov	r1, r4
 80033a8:	eb12 0801 	adds.w	r8, r2, r1
 80033ac:	4629      	mov	r1, r5
 80033ae:	eb43 0901 	adc.w	r9, r3, r1
 80033b2:	f04f 0200 	mov.w	r2, #0
 80033b6:	f04f 0300 	mov.w	r3, #0
 80033ba:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80033be:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80033c2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80033c6:	4690      	mov	r8, r2
 80033c8:	4699      	mov	r9, r3
 80033ca:	4623      	mov	r3, r4
 80033cc:	eb18 0303 	adds.w	r3, r8, r3
 80033d0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80033d4:	462b      	mov	r3, r5
 80033d6:	eb49 0303 	adc.w	r3, r9, r3
 80033da:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80033de:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80033e2:	685b      	ldr	r3, [r3, #4]
 80033e4:	2200      	movs	r2, #0
 80033e6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80033ea:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80033ee:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80033f2:	460b      	mov	r3, r1
 80033f4:	18db      	adds	r3, r3, r3
 80033f6:	653b      	str	r3, [r7, #80]	@ 0x50
 80033f8:	4613      	mov	r3, r2
 80033fa:	eb42 0303 	adc.w	r3, r2, r3
 80033fe:	657b      	str	r3, [r7, #84]	@ 0x54
 8003400:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8003404:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8003408:	f7fc ff5a 	bl	80002c0 <__aeabi_uldivmod>
 800340c:	4602      	mov	r2, r0
 800340e:	460b      	mov	r3, r1
 8003410:	4b61      	ldr	r3, [pc, #388]	@ (8003598 <UART_SetConfig+0x2d4>)
 8003412:	fba3 2302 	umull	r2, r3, r3, r2
 8003416:	095b      	lsrs	r3, r3, #5
 8003418:	011c      	lsls	r4, r3, #4
 800341a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800341e:	2200      	movs	r2, #0
 8003420:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003424:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8003428:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800342c:	4642      	mov	r2, r8
 800342e:	464b      	mov	r3, r9
 8003430:	1891      	adds	r1, r2, r2
 8003432:	64b9      	str	r1, [r7, #72]	@ 0x48
 8003434:	415b      	adcs	r3, r3
 8003436:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003438:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800343c:	4641      	mov	r1, r8
 800343e:	eb12 0a01 	adds.w	sl, r2, r1
 8003442:	4649      	mov	r1, r9
 8003444:	eb43 0b01 	adc.w	fp, r3, r1
 8003448:	f04f 0200 	mov.w	r2, #0
 800344c:	f04f 0300 	mov.w	r3, #0
 8003450:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003454:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003458:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800345c:	4692      	mov	sl, r2
 800345e:	469b      	mov	fp, r3
 8003460:	4643      	mov	r3, r8
 8003462:	eb1a 0303 	adds.w	r3, sl, r3
 8003466:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800346a:	464b      	mov	r3, r9
 800346c:	eb4b 0303 	adc.w	r3, fp, r3
 8003470:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8003474:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003478:	685b      	ldr	r3, [r3, #4]
 800347a:	2200      	movs	r2, #0
 800347c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003480:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8003484:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8003488:	460b      	mov	r3, r1
 800348a:	18db      	adds	r3, r3, r3
 800348c:	643b      	str	r3, [r7, #64]	@ 0x40
 800348e:	4613      	mov	r3, r2
 8003490:	eb42 0303 	adc.w	r3, r2, r3
 8003494:	647b      	str	r3, [r7, #68]	@ 0x44
 8003496:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800349a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800349e:	f7fc ff0f 	bl	80002c0 <__aeabi_uldivmod>
 80034a2:	4602      	mov	r2, r0
 80034a4:	460b      	mov	r3, r1
 80034a6:	4611      	mov	r1, r2
 80034a8:	4b3b      	ldr	r3, [pc, #236]	@ (8003598 <UART_SetConfig+0x2d4>)
 80034aa:	fba3 2301 	umull	r2, r3, r3, r1
 80034ae:	095b      	lsrs	r3, r3, #5
 80034b0:	2264      	movs	r2, #100	@ 0x64
 80034b2:	fb02 f303 	mul.w	r3, r2, r3
 80034b6:	1acb      	subs	r3, r1, r3
 80034b8:	00db      	lsls	r3, r3, #3
 80034ba:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80034be:	4b36      	ldr	r3, [pc, #216]	@ (8003598 <UART_SetConfig+0x2d4>)
 80034c0:	fba3 2302 	umull	r2, r3, r3, r2
 80034c4:	095b      	lsrs	r3, r3, #5
 80034c6:	005b      	lsls	r3, r3, #1
 80034c8:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80034cc:	441c      	add	r4, r3
 80034ce:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80034d2:	2200      	movs	r2, #0
 80034d4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80034d8:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80034dc:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80034e0:	4642      	mov	r2, r8
 80034e2:	464b      	mov	r3, r9
 80034e4:	1891      	adds	r1, r2, r2
 80034e6:	63b9      	str	r1, [r7, #56]	@ 0x38
 80034e8:	415b      	adcs	r3, r3
 80034ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80034ec:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80034f0:	4641      	mov	r1, r8
 80034f2:	1851      	adds	r1, r2, r1
 80034f4:	6339      	str	r1, [r7, #48]	@ 0x30
 80034f6:	4649      	mov	r1, r9
 80034f8:	414b      	adcs	r3, r1
 80034fa:	637b      	str	r3, [r7, #52]	@ 0x34
 80034fc:	f04f 0200 	mov.w	r2, #0
 8003500:	f04f 0300 	mov.w	r3, #0
 8003504:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8003508:	4659      	mov	r1, fp
 800350a:	00cb      	lsls	r3, r1, #3
 800350c:	4651      	mov	r1, sl
 800350e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003512:	4651      	mov	r1, sl
 8003514:	00ca      	lsls	r2, r1, #3
 8003516:	4610      	mov	r0, r2
 8003518:	4619      	mov	r1, r3
 800351a:	4603      	mov	r3, r0
 800351c:	4642      	mov	r2, r8
 800351e:	189b      	adds	r3, r3, r2
 8003520:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003524:	464b      	mov	r3, r9
 8003526:	460a      	mov	r2, r1
 8003528:	eb42 0303 	adc.w	r3, r2, r3
 800352c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003530:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003534:	685b      	ldr	r3, [r3, #4]
 8003536:	2200      	movs	r2, #0
 8003538:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800353c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8003540:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8003544:	460b      	mov	r3, r1
 8003546:	18db      	adds	r3, r3, r3
 8003548:	62bb      	str	r3, [r7, #40]	@ 0x28
 800354a:	4613      	mov	r3, r2
 800354c:	eb42 0303 	adc.w	r3, r2, r3
 8003550:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003552:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003556:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800355a:	f7fc feb1 	bl	80002c0 <__aeabi_uldivmod>
 800355e:	4602      	mov	r2, r0
 8003560:	460b      	mov	r3, r1
 8003562:	4b0d      	ldr	r3, [pc, #52]	@ (8003598 <UART_SetConfig+0x2d4>)
 8003564:	fba3 1302 	umull	r1, r3, r3, r2
 8003568:	095b      	lsrs	r3, r3, #5
 800356a:	2164      	movs	r1, #100	@ 0x64
 800356c:	fb01 f303 	mul.w	r3, r1, r3
 8003570:	1ad3      	subs	r3, r2, r3
 8003572:	00db      	lsls	r3, r3, #3
 8003574:	3332      	adds	r3, #50	@ 0x32
 8003576:	4a08      	ldr	r2, [pc, #32]	@ (8003598 <UART_SetConfig+0x2d4>)
 8003578:	fba2 2303 	umull	r2, r3, r2, r3
 800357c:	095b      	lsrs	r3, r3, #5
 800357e:	f003 0207 	and.w	r2, r3, #7
 8003582:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	4422      	add	r2, r4
 800358a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800358c:	e106      	b.n	800379c <UART_SetConfig+0x4d8>
 800358e:	bf00      	nop
 8003590:	40011000 	.word	0x40011000
 8003594:	40011400 	.word	0x40011400
 8003598:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800359c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80035a0:	2200      	movs	r2, #0
 80035a2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80035a6:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80035aa:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80035ae:	4642      	mov	r2, r8
 80035b0:	464b      	mov	r3, r9
 80035b2:	1891      	adds	r1, r2, r2
 80035b4:	6239      	str	r1, [r7, #32]
 80035b6:	415b      	adcs	r3, r3
 80035b8:	627b      	str	r3, [r7, #36]	@ 0x24
 80035ba:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80035be:	4641      	mov	r1, r8
 80035c0:	1854      	adds	r4, r2, r1
 80035c2:	4649      	mov	r1, r9
 80035c4:	eb43 0501 	adc.w	r5, r3, r1
 80035c8:	f04f 0200 	mov.w	r2, #0
 80035cc:	f04f 0300 	mov.w	r3, #0
 80035d0:	00eb      	lsls	r3, r5, #3
 80035d2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80035d6:	00e2      	lsls	r2, r4, #3
 80035d8:	4614      	mov	r4, r2
 80035da:	461d      	mov	r5, r3
 80035dc:	4643      	mov	r3, r8
 80035de:	18e3      	adds	r3, r4, r3
 80035e0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80035e4:	464b      	mov	r3, r9
 80035e6:	eb45 0303 	adc.w	r3, r5, r3
 80035ea:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80035ee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80035f2:	685b      	ldr	r3, [r3, #4]
 80035f4:	2200      	movs	r2, #0
 80035f6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80035fa:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80035fe:	f04f 0200 	mov.w	r2, #0
 8003602:	f04f 0300 	mov.w	r3, #0
 8003606:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800360a:	4629      	mov	r1, r5
 800360c:	008b      	lsls	r3, r1, #2
 800360e:	4621      	mov	r1, r4
 8003610:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003614:	4621      	mov	r1, r4
 8003616:	008a      	lsls	r2, r1, #2
 8003618:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800361c:	f7fc fe50 	bl	80002c0 <__aeabi_uldivmod>
 8003620:	4602      	mov	r2, r0
 8003622:	460b      	mov	r3, r1
 8003624:	4b60      	ldr	r3, [pc, #384]	@ (80037a8 <UART_SetConfig+0x4e4>)
 8003626:	fba3 2302 	umull	r2, r3, r3, r2
 800362a:	095b      	lsrs	r3, r3, #5
 800362c:	011c      	lsls	r4, r3, #4
 800362e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003632:	2200      	movs	r2, #0
 8003634:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003638:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800363c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8003640:	4642      	mov	r2, r8
 8003642:	464b      	mov	r3, r9
 8003644:	1891      	adds	r1, r2, r2
 8003646:	61b9      	str	r1, [r7, #24]
 8003648:	415b      	adcs	r3, r3
 800364a:	61fb      	str	r3, [r7, #28]
 800364c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003650:	4641      	mov	r1, r8
 8003652:	1851      	adds	r1, r2, r1
 8003654:	6139      	str	r1, [r7, #16]
 8003656:	4649      	mov	r1, r9
 8003658:	414b      	adcs	r3, r1
 800365a:	617b      	str	r3, [r7, #20]
 800365c:	f04f 0200 	mov.w	r2, #0
 8003660:	f04f 0300 	mov.w	r3, #0
 8003664:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003668:	4659      	mov	r1, fp
 800366a:	00cb      	lsls	r3, r1, #3
 800366c:	4651      	mov	r1, sl
 800366e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003672:	4651      	mov	r1, sl
 8003674:	00ca      	lsls	r2, r1, #3
 8003676:	4610      	mov	r0, r2
 8003678:	4619      	mov	r1, r3
 800367a:	4603      	mov	r3, r0
 800367c:	4642      	mov	r2, r8
 800367e:	189b      	adds	r3, r3, r2
 8003680:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003684:	464b      	mov	r3, r9
 8003686:	460a      	mov	r2, r1
 8003688:	eb42 0303 	adc.w	r3, r2, r3
 800368c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003690:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003694:	685b      	ldr	r3, [r3, #4]
 8003696:	2200      	movs	r2, #0
 8003698:	67bb      	str	r3, [r7, #120]	@ 0x78
 800369a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800369c:	f04f 0200 	mov.w	r2, #0
 80036a0:	f04f 0300 	mov.w	r3, #0
 80036a4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80036a8:	4649      	mov	r1, r9
 80036aa:	008b      	lsls	r3, r1, #2
 80036ac:	4641      	mov	r1, r8
 80036ae:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80036b2:	4641      	mov	r1, r8
 80036b4:	008a      	lsls	r2, r1, #2
 80036b6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80036ba:	f7fc fe01 	bl	80002c0 <__aeabi_uldivmod>
 80036be:	4602      	mov	r2, r0
 80036c0:	460b      	mov	r3, r1
 80036c2:	4611      	mov	r1, r2
 80036c4:	4b38      	ldr	r3, [pc, #224]	@ (80037a8 <UART_SetConfig+0x4e4>)
 80036c6:	fba3 2301 	umull	r2, r3, r3, r1
 80036ca:	095b      	lsrs	r3, r3, #5
 80036cc:	2264      	movs	r2, #100	@ 0x64
 80036ce:	fb02 f303 	mul.w	r3, r2, r3
 80036d2:	1acb      	subs	r3, r1, r3
 80036d4:	011b      	lsls	r3, r3, #4
 80036d6:	3332      	adds	r3, #50	@ 0x32
 80036d8:	4a33      	ldr	r2, [pc, #204]	@ (80037a8 <UART_SetConfig+0x4e4>)
 80036da:	fba2 2303 	umull	r2, r3, r2, r3
 80036de:	095b      	lsrs	r3, r3, #5
 80036e0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80036e4:	441c      	add	r4, r3
 80036e6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80036ea:	2200      	movs	r2, #0
 80036ec:	673b      	str	r3, [r7, #112]	@ 0x70
 80036ee:	677a      	str	r2, [r7, #116]	@ 0x74
 80036f0:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80036f4:	4642      	mov	r2, r8
 80036f6:	464b      	mov	r3, r9
 80036f8:	1891      	adds	r1, r2, r2
 80036fa:	60b9      	str	r1, [r7, #8]
 80036fc:	415b      	adcs	r3, r3
 80036fe:	60fb      	str	r3, [r7, #12]
 8003700:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003704:	4641      	mov	r1, r8
 8003706:	1851      	adds	r1, r2, r1
 8003708:	6039      	str	r1, [r7, #0]
 800370a:	4649      	mov	r1, r9
 800370c:	414b      	adcs	r3, r1
 800370e:	607b      	str	r3, [r7, #4]
 8003710:	f04f 0200 	mov.w	r2, #0
 8003714:	f04f 0300 	mov.w	r3, #0
 8003718:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800371c:	4659      	mov	r1, fp
 800371e:	00cb      	lsls	r3, r1, #3
 8003720:	4651      	mov	r1, sl
 8003722:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003726:	4651      	mov	r1, sl
 8003728:	00ca      	lsls	r2, r1, #3
 800372a:	4610      	mov	r0, r2
 800372c:	4619      	mov	r1, r3
 800372e:	4603      	mov	r3, r0
 8003730:	4642      	mov	r2, r8
 8003732:	189b      	adds	r3, r3, r2
 8003734:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003736:	464b      	mov	r3, r9
 8003738:	460a      	mov	r2, r1
 800373a:	eb42 0303 	adc.w	r3, r2, r3
 800373e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003740:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003744:	685b      	ldr	r3, [r3, #4]
 8003746:	2200      	movs	r2, #0
 8003748:	663b      	str	r3, [r7, #96]	@ 0x60
 800374a:	667a      	str	r2, [r7, #100]	@ 0x64
 800374c:	f04f 0200 	mov.w	r2, #0
 8003750:	f04f 0300 	mov.w	r3, #0
 8003754:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8003758:	4649      	mov	r1, r9
 800375a:	008b      	lsls	r3, r1, #2
 800375c:	4641      	mov	r1, r8
 800375e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003762:	4641      	mov	r1, r8
 8003764:	008a      	lsls	r2, r1, #2
 8003766:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800376a:	f7fc fda9 	bl	80002c0 <__aeabi_uldivmod>
 800376e:	4602      	mov	r2, r0
 8003770:	460b      	mov	r3, r1
 8003772:	4b0d      	ldr	r3, [pc, #52]	@ (80037a8 <UART_SetConfig+0x4e4>)
 8003774:	fba3 1302 	umull	r1, r3, r3, r2
 8003778:	095b      	lsrs	r3, r3, #5
 800377a:	2164      	movs	r1, #100	@ 0x64
 800377c:	fb01 f303 	mul.w	r3, r1, r3
 8003780:	1ad3      	subs	r3, r2, r3
 8003782:	011b      	lsls	r3, r3, #4
 8003784:	3332      	adds	r3, #50	@ 0x32
 8003786:	4a08      	ldr	r2, [pc, #32]	@ (80037a8 <UART_SetConfig+0x4e4>)
 8003788:	fba2 2303 	umull	r2, r3, r2, r3
 800378c:	095b      	lsrs	r3, r3, #5
 800378e:	f003 020f 	and.w	r2, r3, #15
 8003792:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	4422      	add	r2, r4
 800379a:	609a      	str	r2, [r3, #8]
}
 800379c:	bf00      	nop
 800379e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80037a2:	46bd      	mov	sp, r7
 80037a4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80037a8:	51eb851f 	.word	0x51eb851f

080037ac <_strtol_l.constprop.0>:
 80037ac:	2b24      	cmp	r3, #36	@ 0x24
 80037ae:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80037b2:	4686      	mov	lr, r0
 80037b4:	4690      	mov	r8, r2
 80037b6:	d801      	bhi.n	80037bc <_strtol_l.constprop.0+0x10>
 80037b8:	2b01      	cmp	r3, #1
 80037ba:	d106      	bne.n	80037ca <_strtol_l.constprop.0+0x1e>
 80037bc:	f000 f8a2 	bl	8003904 <__errno>
 80037c0:	2316      	movs	r3, #22
 80037c2:	6003      	str	r3, [r0, #0]
 80037c4:	2000      	movs	r0, #0
 80037c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80037ca:	4834      	ldr	r0, [pc, #208]	@ (800389c <_strtol_l.constprop.0+0xf0>)
 80037cc:	460d      	mov	r5, r1
 80037ce:	462a      	mov	r2, r5
 80037d0:	f815 4b01 	ldrb.w	r4, [r5], #1
 80037d4:	5d06      	ldrb	r6, [r0, r4]
 80037d6:	f016 0608 	ands.w	r6, r6, #8
 80037da:	d1f8      	bne.n	80037ce <_strtol_l.constprop.0+0x22>
 80037dc:	2c2d      	cmp	r4, #45	@ 0x2d
 80037de:	d12d      	bne.n	800383c <_strtol_l.constprop.0+0x90>
 80037e0:	782c      	ldrb	r4, [r5, #0]
 80037e2:	2601      	movs	r6, #1
 80037e4:	1c95      	adds	r5, r2, #2
 80037e6:	f033 0210 	bics.w	r2, r3, #16
 80037ea:	d109      	bne.n	8003800 <_strtol_l.constprop.0+0x54>
 80037ec:	2c30      	cmp	r4, #48	@ 0x30
 80037ee:	d12a      	bne.n	8003846 <_strtol_l.constprop.0+0x9a>
 80037f0:	782a      	ldrb	r2, [r5, #0]
 80037f2:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80037f6:	2a58      	cmp	r2, #88	@ 0x58
 80037f8:	d125      	bne.n	8003846 <_strtol_l.constprop.0+0x9a>
 80037fa:	786c      	ldrb	r4, [r5, #1]
 80037fc:	2310      	movs	r3, #16
 80037fe:	3502      	adds	r5, #2
 8003800:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8003804:	f10c 3cff 	add.w	ip, ip, #4294967295
 8003808:	2200      	movs	r2, #0
 800380a:	fbbc f9f3 	udiv	r9, ip, r3
 800380e:	4610      	mov	r0, r2
 8003810:	fb03 ca19 	mls	sl, r3, r9, ip
 8003814:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8003818:	2f09      	cmp	r7, #9
 800381a:	d81b      	bhi.n	8003854 <_strtol_l.constprop.0+0xa8>
 800381c:	463c      	mov	r4, r7
 800381e:	42a3      	cmp	r3, r4
 8003820:	dd27      	ble.n	8003872 <_strtol_l.constprop.0+0xc6>
 8003822:	1c57      	adds	r7, r2, #1
 8003824:	d007      	beq.n	8003836 <_strtol_l.constprop.0+0x8a>
 8003826:	4581      	cmp	r9, r0
 8003828:	d320      	bcc.n	800386c <_strtol_l.constprop.0+0xc0>
 800382a:	d101      	bne.n	8003830 <_strtol_l.constprop.0+0x84>
 800382c:	45a2      	cmp	sl, r4
 800382e:	db1d      	blt.n	800386c <_strtol_l.constprop.0+0xc0>
 8003830:	fb00 4003 	mla	r0, r0, r3, r4
 8003834:	2201      	movs	r2, #1
 8003836:	f815 4b01 	ldrb.w	r4, [r5], #1
 800383a:	e7eb      	b.n	8003814 <_strtol_l.constprop.0+0x68>
 800383c:	2c2b      	cmp	r4, #43	@ 0x2b
 800383e:	bf04      	itt	eq
 8003840:	782c      	ldrbeq	r4, [r5, #0]
 8003842:	1c95      	addeq	r5, r2, #2
 8003844:	e7cf      	b.n	80037e6 <_strtol_l.constprop.0+0x3a>
 8003846:	2b00      	cmp	r3, #0
 8003848:	d1da      	bne.n	8003800 <_strtol_l.constprop.0+0x54>
 800384a:	2c30      	cmp	r4, #48	@ 0x30
 800384c:	bf0c      	ite	eq
 800384e:	2308      	moveq	r3, #8
 8003850:	230a      	movne	r3, #10
 8003852:	e7d5      	b.n	8003800 <_strtol_l.constprop.0+0x54>
 8003854:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8003858:	2f19      	cmp	r7, #25
 800385a:	d801      	bhi.n	8003860 <_strtol_l.constprop.0+0xb4>
 800385c:	3c37      	subs	r4, #55	@ 0x37
 800385e:	e7de      	b.n	800381e <_strtol_l.constprop.0+0x72>
 8003860:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8003864:	2f19      	cmp	r7, #25
 8003866:	d804      	bhi.n	8003872 <_strtol_l.constprop.0+0xc6>
 8003868:	3c57      	subs	r4, #87	@ 0x57
 800386a:	e7d8      	b.n	800381e <_strtol_l.constprop.0+0x72>
 800386c:	f04f 32ff 	mov.w	r2, #4294967295
 8003870:	e7e1      	b.n	8003836 <_strtol_l.constprop.0+0x8a>
 8003872:	1c53      	adds	r3, r2, #1
 8003874:	d108      	bne.n	8003888 <_strtol_l.constprop.0+0xdc>
 8003876:	2322      	movs	r3, #34	@ 0x22
 8003878:	f8ce 3000 	str.w	r3, [lr]
 800387c:	4660      	mov	r0, ip
 800387e:	f1b8 0f00 	cmp.w	r8, #0
 8003882:	d0a0      	beq.n	80037c6 <_strtol_l.constprop.0+0x1a>
 8003884:	1e69      	subs	r1, r5, #1
 8003886:	e006      	b.n	8003896 <_strtol_l.constprop.0+0xea>
 8003888:	b106      	cbz	r6, 800388c <_strtol_l.constprop.0+0xe0>
 800388a:	4240      	negs	r0, r0
 800388c:	f1b8 0f00 	cmp.w	r8, #0
 8003890:	d099      	beq.n	80037c6 <_strtol_l.constprop.0+0x1a>
 8003892:	2a00      	cmp	r2, #0
 8003894:	d1f6      	bne.n	8003884 <_strtol_l.constprop.0+0xd8>
 8003896:	f8c8 1000 	str.w	r1, [r8]
 800389a:	e794      	b.n	80037c6 <_strtol_l.constprop.0+0x1a>
 800389c:	08004369 	.word	0x08004369

080038a0 <strtol>:
 80038a0:	4613      	mov	r3, r2
 80038a2:	460a      	mov	r2, r1
 80038a4:	4601      	mov	r1, r0
 80038a6:	4802      	ldr	r0, [pc, #8]	@ (80038b0 <strtol+0x10>)
 80038a8:	6800      	ldr	r0, [r0, #0]
 80038aa:	f7ff bf7f 	b.w	80037ac <_strtol_l.constprop.0>
 80038ae:	bf00      	nop
 80038b0:	2000000c 	.word	0x2000000c

080038b4 <siprintf>:
 80038b4:	b40e      	push	{r1, r2, r3}
 80038b6:	b500      	push	{lr}
 80038b8:	b09c      	sub	sp, #112	@ 0x70
 80038ba:	ab1d      	add	r3, sp, #116	@ 0x74
 80038bc:	9002      	str	r0, [sp, #8]
 80038be:	9006      	str	r0, [sp, #24]
 80038c0:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80038c4:	4809      	ldr	r0, [pc, #36]	@ (80038ec <siprintf+0x38>)
 80038c6:	9107      	str	r1, [sp, #28]
 80038c8:	9104      	str	r1, [sp, #16]
 80038ca:	4909      	ldr	r1, [pc, #36]	@ (80038f0 <siprintf+0x3c>)
 80038cc:	f853 2b04 	ldr.w	r2, [r3], #4
 80038d0:	9105      	str	r1, [sp, #20]
 80038d2:	6800      	ldr	r0, [r0, #0]
 80038d4:	9301      	str	r3, [sp, #4]
 80038d6:	a902      	add	r1, sp, #8
 80038d8:	f000 f994 	bl	8003c04 <_svfiprintf_r>
 80038dc:	9b02      	ldr	r3, [sp, #8]
 80038de:	2200      	movs	r2, #0
 80038e0:	701a      	strb	r2, [r3, #0]
 80038e2:	b01c      	add	sp, #112	@ 0x70
 80038e4:	f85d eb04 	ldr.w	lr, [sp], #4
 80038e8:	b003      	add	sp, #12
 80038ea:	4770      	bx	lr
 80038ec:	2000000c 	.word	0x2000000c
 80038f0:	ffff0208 	.word	0xffff0208

080038f4 <memset>:
 80038f4:	4402      	add	r2, r0
 80038f6:	4603      	mov	r3, r0
 80038f8:	4293      	cmp	r3, r2
 80038fa:	d100      	bne.n	80038fe <memset+0xa>
 80038fc:	4770      	bx	lr
 80038fe:	f803 1b01 	strb.w	r1, [r3], #1
 8003902:	e7f9      	b.n	80038f8 <memset+0x4>

08003904 <__errno>:
 8003904:	4b01      	ldr	r3, [pc, #4]	@ (800390c <__errno+0x8>)
 8003906:	6818      	ldr	r0, [r3, #0]
 8003908:	4770      	bx	lr
 800390a:	bf00      	nop
 800390c:	2000000c 	.word	0x2000000c

08003910 <__libc_init_array>:
 8003910:	b570      	push	{r4, r5, r6, lr}
 8003912:	4d0d      	ldr	r5, [pc, #52]	@ (8003948 <__libc_init_array+0x38>)
 8003914:	4c0d      	ldr	r4, [pc, #52]	@ (800394c <__libc_init_array+0x3c>)
 8003916:	1b64      	subs	r4, r4, r5
 8003918:	10a4      	asrs	r4, r4, #2
 800391a:	2600      	movs	r6, #0
 800391c:	42a6      	cmp	r6, r4
 800391e:	d109      	bne.n	8003934 <__libc_init_array+0x24>
 8003920:	4d0b      	ldr	r5, [pc, #44]	@ (8003950 <__libc_init_array+0x40>)
 8003922:	4c0c      	ldr	r4, [pc, #48]	@ (8003954 <__libc_init_array+0x44>)
 8003924:	f000 fc66 	bl	80041f4 <_init>
 8003928:	1b64      	subs	r4, r4, r5
 800392a:	10a4      	asrs	r4, r4, #2
 800392c:	2600      	movs	r6, #0
 800392e:	42a6      	cmp	r6, r4
 8003930:	d105      	bne.n	800393e <__libc_init_array+0x2e>
 8003932:	bd70      	pop	{r4, r5, r6, pc}
 8003934:	f855 3b04 	ldr.w	r3, [r5], #4
 8003938:	4798      	blx	r3
 800393a:	3601      	adds	r6, #1
 800393c:	e7ee      	b.n	800391c <__libc_init_array+0xc>
 800393e:	f855 3b04 	ldr.w	r3, [r5], #4
 8003942:	4798      	blx	r3
 8003944:	3601      	adds	r6, #1
 8003946:	e7f2      	b.n	800392e <__libc_init_array+0x1e>
 8003948:	080044a4 	.word	0x080044a4
 800394c:	080044a4 	.word	0x080044a4
 8003950:	080044a4 	.word	0x080044a4
 8003954:	080044a8 	.word	0x080044a8

08003958 <__retarget_lock_acquire_recursive>:
 8003958:	4770      	bx	lr

0800395a <__retarget_lock_release_recursive>:
 800395a:	4770      	bx	lr

0800395c <_free_r>:
 800395c:	b538      	push	{r3, r4, r5, lr}
 800395e:	4605      	mov	r5, r0
 8003960:	2900      	cmp	r1, #0
 8003962:	d041      	beq.n	80039e8 <_free_r+0x8c>
 8003964:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003968:	1f0c      	subs	r4, r1, #4
 800396a:	2b00      	cmp	r3, #0
 800396c:	bfb8      	it	lt
 800396e:	18e4      	addlt	r4, r4, r3
 8003970:	f000 f8e0 	bl	8003b34 <__malloc_lock>
 8003974:	4a1d      	ldr	r2, [pc, #116]	@ (80039ec <_free_r+0x90>)
 8003976:	6813      	ldr	r3, [r2, #0]
 8003978:	b933      	cbnz	r3, 8003988 <_free_r+0x2c>
 800397a:	6063      	str	r3, [r4, #4]
 800397c:	6014      	str	r4, [r2, #0]
 800397e:	4628      	mov	r0, r5
 8003980:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003984:	f000 b8dc 	b.w	8003b40 <__malloc_unlock>
 8003988:	42a3      	cmp	r3, r4
 800398a:	d908      	bls.n	800399e <_free_r+0x42>
 800398c:	6820      	ldr	r0, [r4, #0]
 800398e:	1821      	adds	r1, r4, r0
 8003990:	428b      	cmp	r3, r1
 8003992:	bf01      	itttt	eq
 8003994:	6819      	ldreq	r1, [r3, #0]
 8003996:	685b      	ldreq	r3, [r3, #4]
 8003998:	1809      	addeq	r1, r1, r0
 800399a:	6021      	streq	r1, [r4, #0]
 800399c:	e7ed      	b.n	800397a <_free_r+0x1e>
 800399e:	461a      	mov	r2, r3
 80039a0:	685b      	ldr	r3, [r3, #4]
 80039a2:	b10b      	cbz	r3, 80039a8 <_free_r+0x4c>
 80039a4:	42a3      	cmp	r3, r4
 80039a6:	d9fa      	bls.n	800399e <_free_r+0x42>
 80039a8:	6811      	ldr	r1, [r2, #0]
 80039aa:	1850      	adds	r0, r2, r1
 80039ac:	42a0      	cmp	r0, r4
 80039ae:	d10b      	bne.n	80039c8 <_free_r+0x6c>
 80039b0:	6820      	ldr	r0, [r4, #0]
 80039b2:	4401      	add	r1, r0
 80039b4:	1850      	adds	r0, r2, r1
 80039b6:	4283      	cmp	r3, r0
 80039b8:	6011      	str	r1, [r2, #0]
 80039ba:	d1e0      	bne.n	800397e <_free_r+0x22>
 80039bc:	6818      	ldr	r0, [r3, #0]
 80039be:	685b      	ldr	r3, [r3, #4]
 80039c0:	6053      	str	r3, [r2, #4]
 80039c2:	4408      	add	r0, r1
 80039c4:	6010      	str	r0, [r2, #0]
 80039c6:	e7da      	b.n	800397e <_free_r+0x22>
 80039c8:	d902      	bls.n	80039d0 <_free_r+0x74>
 80039ca:	230c      	movs	r3, #12
 80039cc:	602b      	str	r3, [r5, #0]
 80039ce:	e7d6      	b.n	800397e <_free_r+0x22>
 80039d0:	6820      	ldr	r0, [r4, #0]
 80039d2:	1821      	adds	r1, r4, r0
 80039d4:	428b      	cmp	r3, r1
 80039d6:	bf04      	itt	eq
 80039d8:	6819      	ldreq	r1, [r3, #0]
 80039da:	685b      	ldreq	r3, [r3, #4]
 80039dc:	6063      	str	r3, [r4, #4]
 80039de:	bf04      	itt	eq
 80039e0:	1809      	addeq	r1, r1, r0
 80039e2:	6021      	streq	r1, [r4, #0]
 80039e4:	6054      	str	r4, [r2, #4]
 80039e6:	e7ca      	b.n	800397e <_free_r+0x22>
 80039e8:	bd38      	pop	{r3, r4, r5, pc}
 80039ea:	bf00      	nop
 80039ec:	200002b4 	.word	0x200002b4

080039f0 <sbrk_aligned>:
 80039f0:	b570      	push	{r4, r5, r6, lr}
 80039f2:	4e0f      	ldr	r6, [pc, #60]	@ (8003a30 <sbrk_aligned+0x40>)
 80039f4:	460c      	mov	r4, r1
 80039f6:	6831      	ldr	r1, [r6, #0]
 80039f8:	4605      	mov	r5, r0
 80039fa:	b911      	cbnz	r1, 8003a02 <sbrk_aligned+0x12>
 80039fc:	f000 fba6 	bl	800414c <_sbrk_r>
 8003a00:	6030      	str	r0, [r6, #0]
 8003a02:	4621      	mov	r1, r4
 8003a04:	4628      	mov	r0, r5
 8003a06:	f000 fba1 	bl	800414c <_sbrk_r>
 8003a0a:	1c43      	adds	r3, r0, #1
 8003a0c:	d103      	bne.n	8003a16 <sbrk_aligned+0x26>
 8003a0e:	f04f 34ff 	mov.w	r4, #4294967295
 8003a12:	4620      	mov	r0, r4
 8003a14:	bd70      	pop	{r4, r5, r6, pc}
 8003a16:	1cc4      	adds	r4, r0, #3
 8003a18:	f024 0403 	bic.w	r4, r4, #3
 8003a1c:	42a0      	cmp	r0, r4
 8003a1e:	d0f8      	beq.n	8003a12 <sbrk_aligned+0x22>
 8003a20:	1a21      	subs	r1, r4, r0
 8003a22:	4628      	mov	r0, r5
 8003a24:	f000 fb92 	bl	800414c <_sbrk_r>
 8003a28:	3001      	adds	r0, #1
 8003a2a:	d1f2      	bne.n	8003a12 <sbrk_aligned+0x22>
 8003a2c:	e7ef      	b.n	8003a0e <sbrk_aligned+0x1e>
 8003a2e:	bf00      	nop
 8003a30:	200002b0 	.word	0x200002b0

08003a34 <_malloc_r>:
 8003a34:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003a38:	1ccd      	adds	r5, r1, #3
 8003a3a:	f025 0503 	bic.w	r5, r5, #3
 8003a3e:	3508      	adds	r5, #8
 8003a40:	2d0c      	cmp	r5, #12
 8003a42:	bf38      	it	cc
 8003a44:	250c      	movcc	r5, #12
 8003a46:	2d00      	cmp	r5, #0
 8003a48:	4606      	mov	r6, r0
 8003a4a:	db01      	blt.n	8003a50 <_malloc_r+0x1c>
 8003a4c:	42a9      	cmp	r1, r5
 8003a4e:	d904      	bls.n	8003a5a <_malloc_r+0x26>
 8003a50:	230c      	movs	r3, #12
 8003a52:	6033      	str	r3, [r6, #0]
 8003a54:	2000      	movs	r0, #0
 8003a56:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003a5a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8003b30 <_malloc_r+0xfc>
 8003a5e:	f000 f869 	bl	8003b34 <__malloc_lock>
 8003a62:	f8d8 3000 	ldr.w	r3, [r8]
 8003a66:	461c      	mov	r4, r3
 8003a68:	bb44      	cbnz	r4, 8003abc <_malloc_r+0x88>
 8003a6a:	4629      	mov	r1, r5
 8003a6c:	4630      	mov	r0, r6
 8003a6e:	f7ff ffbf 	bl	80039f0 <sbrk_aligned>
 8003a72:	1c43      	adds	r3, r0, #1
 8003a74:	4604      	mov	r4, r0
 8003a76:	d158      	bne.n	8003b2a <_malloc_r+0xf6>
 8003a78:	f8d8 4000 	ldr.w	r4, [r8]
 8003a7c:	4627      	mov	r7, r4
 8003a7e:	2f00      	cmp	r7, #0
 8003a80:	d143      	bne.n	8003b0a <_malloc_r+0xd6>
 8003a82:	2c00      	cmp	r4, #0
 8003a84:	d04b      	beq.n	8003b1e <_malloc_r+0xea>
 8003a86:	6823      	ldr	r3, [r4, #0]
 8003a88:	4639      	mov	r1, r7
 8003a8a:	4630      	mov	r0, r6
 8003a8c:	eb04 0903 	add.w	r9, r4, r3
 8003a90:	f000 fb5c 	bl	800414c <_sbrk_r>
 8003a94:	4581      	cmp	r9, r0
 8003a96:	d142      	bne.n	8003b1e <_malloc_r+0xea>
 8003a98:	6821      	ldr	r1, [r4, #0]
 8003a9a:	1a6d      	subs	r5, r5, r1
 8003a9c:	4629      	mov	r1, r5
 8003a9e:	4630      	mov	r0, r6
 8003aa0:	f7ff ffa6 	bl	80039f0 <sbrk_aligned>
 8003aa4:	3001      	adds	r0, #1
 8003aa6:	d03a      	beq.n	8003b1e <_malloc_r+0xea>
 8003aa8:	6823      	ldr	r3, [r4, #0]
 8003aaa:	442b      	add	r3, r5
 8003aac:	6023      	str	r3, [r4, #0]
 8003aae:	f8d8 3000 	ldr.w	r3, [r8]
 8003ab2:	685a      	ldr	r2, [r3, #4]
 8003ab4:	bb62      	cbnz	r2, 8003b10 <_malloc_r+0xdc>
 8003ab6:	f8c8 7000 	str.w	r7, [r8]
 8003aba:	e00f      	b.n	8003adc <_malloc_r+0xa8>
 8003abc:	6822      	ldr	r2, [r4, #0]
 8003abe:	1b52      	subs	r2, r2, r5
 8003ac0:	d420      	bmi.n	8003b04 <_malloc_r+0xd0>
 8003ac2:	2a0b      	cmp	r2, #11
 8003ac4:	d917      	bls.n	8003af6 <_malloc_r+0xc2>
 8003ac6:	1961      	adds	r1, r4, r5
 8003ac8:	42a3      	cmp	r3, r4
 8003aca:	6025      	str	r5, [r4, #0]
 8003acc:	bf18      	it	ne
 8003ace:	6059      	strne	r1, [r3, #4]
 8003ad0:	6863      	ldr	r3, [r4, #4]
 8003ad2:	bf08      	it	eq
 8003ad4:	f8c8 1000 	streq.w	r1, [r8]
 8003ad8:	5162      	str	r2, [r4, r5]
 8003ada:	604b      	str	r3, [r1, #4]
 8003adc:	4630      	mov	r0, r6
 8003ade:	f000 f82f 	bl	8003b40 <__malloc_unlock>
 8003ae2:	f104 000b 	add.w	r0, r4, #11
 8003ae6:	1d23      	adds	r3, r4, #4
 8003ae8:	f020 0007 	bic.w	r0, r0, #7
 8003aec:	1ac2      	subs	r2, r0, r3
 8003aee:	bf1c      	itt	ne
 8003af0:	1a1b      	subne	r3, r3, r0
 8003af2:	50a3      	strne	r3, [r4, r2]
 8003af4:	e7af      	b.n	8003a56 <_malloc_r+0x22>
 8003af6:	6862      	ldr	r2, [r4, #4]
 8003af8:	42a3      	cmp	r3, r4
 8003afa:	bf0c      	ite	eq
 8003afc:	f8c8 2000 	streq.w	r2, [r8]
 8003b00:	605a      	strne	r2, [r3, #4]
 8003b02:	e7eb      	b.n	8003adc <_malloc_r+0xa8>
 8003b04:	4623      	mov	r3, r4
 8003b06:	6864      	ldr	r4, [r4, #4]
 8003b08:	e7ae      	b.n	8003a68 <_malloc_r+0x34>
 8003b0a:	463c      	mov	r4, r7
 8003b0c:	687f      	ldr	r7, [r7, #4]
 8003b0e:	e7b6      	b.n	8003a7e <_malloc_r+0x4a>
 8003b10:	461a      	mov	r2, r3
 8003b12:	685b      	ldr	r3, [r3, #4]
 8003b14:	42a3      	cmp	r3, r4
 8003b16:	d1fb      	bne.n	8003b10 <_malloc_r+0xdc>
 8003b18:	2300      	movs	r3, #0
 8003b1a:	6053      	str	r3, [r2, #4]
 8003b1c:	e7de      	b.n	8003adc <_malloc_r+0xa8>
 8003b1e:	230c      	movs	r3, #12
 8003b20:	6033      	str	r3, [r6, #0]
 8003b22:	4630      	mov	r0, r6
 8003b24:	f000 f80c 	bl	8003b40 <__malloc_unlock>
 8003b28:	e794      	b.n	8003a54 <_malloc_r+0x20>
 8003b2a:	6005      	str	r5, [r0, #0]
 8003b2c:	e7d6      	b.n	8003adc <_malloc_r+0xa8>
 8003b2e:	bf00      	nop
 8003b30:	200002b4 	.word	0x200002b4

08003b34 <__malloc_lock>:
 8003b34:	4801      	ldr	r0, [pc, #4]	@ (8003b3c <__malloc_lock+0x8>)
 8003b36:	f7ff bf0f 	b.w	8003958 <__retarget_lock_acquire_recursive>
 8003b3a:	bf00      	nop
 8003b3c:	200002ac 	.word	0x200002ac

08003b40 <__malloc_unlock>:
 8003b40:	4801      	ldr	r0, [pc, #4]	@ (8003b48 <__malloc_unlock+0x8>)
 8003b42:	f7ff bf0a 	b.w	800395a <__retarget_lock_release_recursive>
 8003b46:	bf00      	nop
 8003b48:	200002ac 	.word	0x200002ac

08003b4c <__ssputs_r>:
 8003b4c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003b50:	688e      	ldr	r6, [r1, #8]
 8003b52:	461f      	mov	r7, r3
 8003b54:	42be      	cmp	r6, r7
 8003b56:	680b      	ldr	r3, [r1, #0]
 8003b58:	4682      	mov	sl, r0
 8003b5a:	460c      	mov	r4, r1
 8003b5c:	4690      	mov	r8, r2
 8003b5e:	d82d      	bhi.n	8003bbc <__ssputs_r+0x70>
 8003b60:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8003b64:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8003b68:	d026      	beq.n	8003bb8 <__ssputs_r+0x6c>
 8003b6a:	6965      	ldr	r5, [r4, #20]
 8003b6c:	6909      	ldr	r1, [r1, #16]
 8003b6e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003b72:	eba3 0901 	sub.w	r9, r3, r1
 8003b76:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8003b7a:	1c7b      	adds	r3, r7, #1
 8003b7c:	444b      	add	r3, r9
 8003b7e:	106d      	asrs	r5, r5, #1
 8003b80:	429d      	cmp	r5, r3
 8003b82:	bf38      	it	cc
 8003b84:	461d      	movcc	r5, r3
 8003b86:	0553      	lsls	r3, r2, #21
 8003b88:	d527      	bpl.n	8003bda <__ssputs_r+0x8e>
 8003b8a:	4629      	mov	r1, r5
 8003b8c:	f7ff ff52 	bl	8003a34 <_malloc_r>
 8003b90:	4606      	mov	r6, r0
 8003b92:	b360      	cbz	r0, 8003bee <__ssputs_r+0xa2>
 8003b94:	6921      	ldr	r1, [r4, #16]
 8003b96:	464a      	mov	r2, r9
 8003b98:	f000 fae8 	bl	800416c <memcpy>
 8003b9c:	89a3      	ldrh	r3, [r4, #12]
 8003b9e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8003ba2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003ba6:	81a3      	strh	r3, [r4, #12]
 8003ba8:	6126      	str	r6, [r4, #16]
 8003baa:	6165      	str	r5, [r4, #20]
 8003bac:	444e      	add	r6, r9
 8003bae:	eba5 0509 	sub.w	r5, r5, r9
 8003bb2:	6026      	str	r6, [r4, #0]
 8003bb4:	60a5      	str	r5, [r4, #8]
 8003bb6:	463e      	mov	r6, r7
 8003bb8:	42be      	cmp	r6, r7
 8003bba:	d900      	bls.n	8003bbe <__ssputs_r+0x72>
 8003bbc:	463e      	mov	r6, r7
 8003bbe:	6820      	ldr	r0, [r4, #0]
 8003bc0:	4632      	mov	r2, r6
 8003bc2:	4641      	mov	r1, r8
 8003bc4:	f000 faa8 	bl	8004118 <memmove>
 8003bc8:	68a3      	ldr	r3, [r4, #8]
 8003bca:	1b9b      	subs	r3, r3, r6
 8003bcc:	60a3      	str	r3, [r4, #8]
 8003bce:	6823      	ldr	r3, [r4, #0]
 8003bd0:	4433      	add	r3, r6
 8003bd2:	6023      	str	r3, [r4, #0]
 8003bd4:	2000      	movs	r0, #0
 8003bd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003bda:	462a      	mov	r2, r5
 8003bdc:	f000 fad4 	bl	8004188 <_realloc_r>
 8003be0:	4606      	mov	r6, r0
 8003be2:	2800      	cmp	r0, #0
 8003be4:	d1e0      	bne.n	8003ba8 <__ssputs_r+0x5c>
 8003be6:	6921      	ldr	r1, [r4, #16]
 8003be8:	4650      	mov	r0, sl
 8003bea:	f7ff feb7 	bl	800395c <_free_r>
 8003bee:	230c      	movs	r3, #12
 8003bf0:	f8ca 3000 	str.w	r3, [sl]
 8003bf4:	89a3      	ldrh	r3, [r4, #12]
 8003bf6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003bfa:	81a3      	strh	r3, [r4, #12]
 8003bfc:	f04f 30ff 	mov.w	r0, #4294967295
 8003c00:	e7e9      	b.n	8003bd6 <__ssputs_r+0x8a>
	...

08003c04 <_svfiprintf_r>:
 8003c04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003c08:	4698      	mov	r8, r3
 8003c0a:	898b      	ldrh	r3, [r1, #12]
 8003c0c:	061b      	lsls	r3, r3, #24
 8003c0e:	b09d      	sub	sp, #116	@ 0x74
 8003c10:	4607      	mov	r7, r0
 8003c12:	460d      	mov	r5, r1
 8003c14:	4614      	mov	r4, r2
 8003c16:	d510      	bpl.n	8003c3a <_svfiprintf_r+0x36>
 8003c18:	690b      	ldr	r3, [r1, #16]
 8003c1a:	b973      	cbnz	r3, 8003c3a <_svfiprintf_r+0x36>
 8003c1c:	2140      	movs	r1, #64	@ 0x40
 8003c1e:	f7ff ff09 	bl	8003a34 <_malloc_r>
 8003c22:	6028      	str	r0, [r5, #0]
 8003c24:	6128      	str	r0, [r5, #16]
 8003c26:	b930      	cbnz	r0, 8003c36 <_svfiprintf_r+0x32>
 8003c28:	230c      	movs	r3, #12
 8003c2a:	603b      	str	r3, [r7, #0]
 8003c2c:	f04f 30ff 	mov.w	r0, #4294967295
 8003c30:	b01d      	add	sp, #116	@ 0x74
 8003c32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003c36:	2340      	movs	r3, #64	@ 0x40
 8003c38:	616b      	str	r3, [r5, #20]
 8003c3a:	2300      	movs	r3, #0
 8003c3c:	9309      	str	r3, [sp, #36]	@ 0x24
 8003c3e:	2320      	movs	r3, #32
 8003c40:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8003c44:	f8cd 800c 	str.w	r8, [sp, #12]
 8003c48:	2330      	movs	r3, #48	@ 0x30
 8003c4a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8003de8 <_svfiprintf_r+0x1e4>
 8003c4e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8003c52:	f04f 0901 	mov.w	r9, #1
 8003c56:	4623      	mov	r3, r4
 8003c58:	469a      	mov	sl, r3
 8003c5a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003c5e:	b10a      	cbz	r2, 8003c64 <_svfiprintf_r+0x60>
 8003c60:	2a25      	cmp	r2, #37	@ 0x25
 8003c62:	d1f9      	bne.n	8003c58 <_svfiprintf_r+0x54>
 8003c64:	ebba 0b04 	subs.w	fp, sl, r4
 8003c68:	d00b      	beq.n	8003c82 <_svfiprintf_r+0x7e>
 8003c6a:	465b      	mov	r3, fp
 8003c6c:	4622      	mov	r2, r4
 8003c6e:	4629      	mov	r1, r5
 8003c70:	4638      	mov	r0, r7
 8003c72:	f7ff ff6b 	bl	8003b4c <__ssputs_r>
 8003c76:	3001      	adds	r0, #1
 8003c78:	f000 80a7 	beq.w	8003dca <_svfiprintf_r+0x1c6>
 8003c7c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003c7e:	445a      	add	r2, fp
 8003c80:	9209      	str	r2, [sp, #36]	@ 0x24
 8003c82:	f89a 3000 	ldrb.w	r3, [sl]
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	f000 809f 	beq.w	8003dca <_svfiprintf_r+0x1c6>
 8003c8c:	2300      	movs	r3, #0
 8003c8e:	f04f 32ff 	mov.w	r2, #4294967295
 8003c92:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003c96:	f10a 0a01 	add.w	sl, sl, #1
 8003c9a:	9304      	str	r3, [sp, #16]
 8003c9c:	9307      	str	r3, [sp, #28]
 8003c9e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8003ca2:	931a      	str	r3, [sp, #104]	@ 0x68
 8003ca4:	4654      	mov	r4, sl
 8003ca6:	2205      	movs	r2, #5
 8003ca8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003cac:	484e      	ldr	r0, [pc, #312]	@ (8003de8 <_svfiprintf_r+0x1e4>)
 8003cae:	f7fc fab7 	bl	8000220 <memchr>
 8003cb2:	9a04      	ldr	r2, [sp, #16]
 8003cb4:	b9d8      	cbnz	r0, 8003cee <_svfiprintf_r+0xea>
 8003cb6:	06d0      	lsls	r0, r2, #27
 8003cb8:	bf44      	itt	mi
 8003cba:	2320      	movmi	r3, #32
 8003cbc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003cc0:	0711      	lsls	r1, r2, #28
 8003cc2:	bf44      	itt	mi
 8003cc4:	232b      	movmi	r3, #43	@ 0x2b
 8003cc6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003cca:	f89a 3000 	ldrb.w	r3, [sl]
 8003cce:	2b2a      	cmp	r3, #42	@ 0x2a
 8003cd0:	d015      	beq.n	8003cfe <_svfiprintf_r+0xfa>
 8003cd2:	9a07      	ldr	r2, [sp, #28]
 8003cd4:	4654      	mov	r4, sl
 8003cd6:	2000      	movs	r0, #0
 8003cd8:	f04f 0c0a 	mov.w	ip, #10
 8003cdc:	4621      	mov	r1, r4
 8003cde:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003ce2:	3b30      	subs	r3, #48	@ 0x30
 8003ce4:	2b09      	cmp	r3, #9
 8003ce6:	d94b      	bls.n	8003d80 <_svfiprintf_r+0x17c>
 8003ce8:	b1b0      	cbz	r0, 8003d18 <_svfiprintf_r+0x114>
 8003cea:	9207      	str	r2, [sp, #28]
 8003cec:	e014      	b.n	8003d18 <_svfiprintf_r+0x114>
 8003cee:	eba0 0308 	sub.w	r3, r0, r8
 8003cf2:	fa09 f303 	lsl.w	r3, r9, r3
 8003cf6:	4313      	orrs	r3, r2
 8003cf8:	9304      	str	r3, [sp, #16]
 8003cfa:	46a2      	mov	sl, r4
 8003cfc:	e7d2      	b.n	8003ca4 <_svfiprintf_r+0xa0>
 8003cfe:	9b03      	ldr	r3, [sp, #12]
 8003d00:	1d19      	adds	r1, r3, #4
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	9103      	str	r1, [sp, #12]
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	bfbb      	ittet	lt
 8003d0a:	425b      	neglt	r3, r3
 8003d0c:	f042 0202 	orrlt.w	r2, r2, #2
 8003d10:	9307      	strge	r3, [sp, #28]
 8003d12:	9307      	strlt	r3, [sp, #28]
 8003d14:	bfb8      	it	lt
 8003d16:	9204      	strlt	r2, [sp, #16]
 8003d18:	7823      	ldrb	r3, [r4, #0]
 8003d1a:	2b2e      	cmp	r3, #46	@ 0x2e
 8003d1c:	d10a      	bne.n	8003d34 <_svfiprintf_r+0x130>
 8003d1e:	7863      	ldrb	r3, [r4, #1]
 8003d20:	2b2a      	cmp	r3, #42	@ 0x2a
 8003d22:	d132      	bne.n	8003d8a <_svfiprintf_r+0x186>
 8003d24:	9b03      	ldr	r3, [sp, #12]
 8003d26:	1d1a      	adds	r2, r3, #4
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	9203      	str	r2, [sp, #12]
 8003d2c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8003d30:	3402      	adds	r4, #2
 8003d32:	9305      	str	r3, [sp, #20]
 8003d34:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8003df8 <_svfiprintf_r+0x1f4>
 8003d38:	7821      	ldrb	r1, [r4, #0]
 8003d3a:	2203      	movs	r2, #3
 8003d3c:	4650      	mov	r0, sl
 8003d3e:	f7fc fa6f 	bl	8000220 <memchr>
 8003d42:	b138      	cbz	r0, 8003d54 <_svfiprintf_r+0x150>
 8003d44:	9b04      	ldr	r3, [sp, #16]
 8003d46:	eba0 000a 	sub.w	r0, r0, sl
 8003d4a:	2240      	movs	r2, #64	@ 0x40
 8003d4c:	4082      	lsls	r2, r0
 8003d4e:	4313      	orrs	r3, r2
 8003d50:	3401      	adds	r4, #1
 8003d52:	9304      	str	r3, [sp, #16]
 8003d54:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003d58:	4824      	ldr	r0, [pc, #144]	@ (8003dec <_svfiprintf_r+0x1e8>)
 8003d5a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8003d5e:	2206      	movs	r2, #6
 8003d60:	f7fc fa5e 	bl	8000220 <memchr>
 8003d64:	2800      	cmp	r0, #0
 8003d66:	d036      	beq.n	8003dd6 <_svfiprintf_r+0x1d2>
 8003d68:	4b21      	ldr	r3, [pc, #132]	@ (8003df0 <_svfiprintf_r+0x1ec>)
 8003d6a:	bb1b      	cbnz	r3, 8003db4 <_svfiprintf_r+0x1b0>
 8003d6c:	9b03      	ldr	r3, [sp, #12]
 8003d6e:	3307      	adds	r3, #7
 8003d70:	f023 0307 	bic.w	r3, r3, #7
 8003d74:	3308      	adds	r3, #8
 8003d76:	9303      	str	r3, [sp, #12]
 8003d78:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003d7a:	4433      	add	r3, r6
 8003d7c:	9309      	str	r3, [sp, #36]	@ 0x24
 8003d7e:	e76a      	b.n	8003c56 <_svfiprintf_r+0x52>
 8003d80:	fb0c 3202 	mla	r2, ip, r2, r3
 8003d84:	460c      	mov	r4, r1
 8003d86:	2001      	movs	r0, #1
 8003d88:	e7a8      	b.n	8003cdc <_svfiprintf_r+0xd8>
 8003d8a:	2300      	movs	r3, #0
 8003d8c:	3401      	adds	r4, #1
 8003d8e:	9305      	str	r3, [sp, #20]
 8003d90:	4619      	mov	r1, r3
 8003d92:	f04f 0c0a 	mov.w	ip, #10
 8003d96:	4620      	mov	r0, r4
 8003d98:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003d9c:	3a30      	subs	r2, #48	@ 0x30
 8003d9e:	2a09      	cmp	r2, #9
 8003da0:	d903      	bls.n	8003daa <_svfiprintf_r+0x1a6>
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d0c6      	beq.n	8003d34 <_svfiprintf_r+0x130>
 8003da6:	9105      	str	r1, [sp, #20]
 8003da8:	e7c4      	b.n	8003d34 <_svfiprintf_r+0x130>
 8003daa:	fb0c 2101 	mla	r1, ip, r1, r2
 8003dae:	4604      	mov	r4, r0
 8003db0:	2301      	movs	r3, #1
 8003db2:	e7f0      	b.n	8003d96 <_svfiprintf_r+0x192>
 8003db4:	ab03      	add	r3, sp, #12
 8003db6:	9300      	str	r3, [sp, #0]
 8003db8:	462a      	mov	r2, r5
 8003dba:	4b0e      	ldr	r3, [pc, #56]	@ (8003df4 <_svfiprintf_r+0x1f0>)
 8003dbc:	a904      	add	r1, sp, #16
 8003dbe:	4638      	mov	r0, r7
 8003dc0:	f3af 8000 	nop.w
 8003dc4:	1c42      	adds	r2, r0, #1
 8003dc6:	4606      	mov	r6, r0
 8003dc8:	d1d6      	bne.n	8003d78 <_svfiprintf_r+0x174>
 8003dca:	89ab      	ldrh	r3, [r5, #12]
 8003dcc:	065b      	lsls	r3, r3, #25
 8003dce:	f53f af2d 	bmi.w	8003c2c <_svfiprintf_r+0x28>
 8003dd2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8003dd4:	e72c      	b.n	8003c30 <_svfiprintf_r+0x2c>
 8003dd6:	ab03      	add	r3, sp, #12
 8003dd8:	9300      	str	r3, [sp, #0]
 8003dda:	462a      	mov	r2, r5
 8003ddc:	4b05      	ldr	r3, [pc, #20]	@ (8003df4 <_svfiprintf_r+0x1f0>)
 8003dde:	a904      	add	r1, sp, #16
 8003de0:	4638      	mov	r0, r7
 8003de2:	f000 f879 	bl	8003ed8 <_printf_i>
 8003de6:	e7ed      	b.n	8003dc4 <_svfiprintf_r+0x1c0>
 8003de8:	08004469 	.word	0x08004469
 8003dec:	08004473 	.word	0x08004473
 8003df0:	00000000 	.word	0x00000000
 8003df4:	08003b4d 	.word	0x08003b4d
 8003df8:	0800446f 	.word	0x0800446f

08003dfc <_printf_common>:
 8003dfc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003e00:	4616      	mov	r6, r2
 8003e02:	4698      	mov	r8, r3
 8003e04:	688a      	ldr	r2, [r1, #8]
 8003e06:	690b      	ldr	r3, [r1, #16]
 8003e08:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003e0c:	4293      	cmp	r3, r2
 8003e0e:	bfb8      	it	lt
 8003e10:	4613      	movlt	r3, r2
 8003e12:	6033      	str	r3, [r6, #0]
 8003e14:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8003e18:	4607      	mov	r7, r0
 8003e1a:	460c      	mov	r4, r1
 8003e1c:	b10a      	cbz	r2, 8003e22 <_printf_common+0x26>
 8003e1e:	3301      	adds	r3, #1
 8003e20:	6033      	str	r3, [r6, #0]
 8003e22:	6823      	ldr	r3, [r4, #0]
 8003e24:	0699      	lsls	r1, r3, #26
 8003e26:	bf42      	ittt	mi
 8003e28:	6833      	ldrmi	r3, [r6, #0]
 8003e2a:	3302      	addmi	r3, #2
 8003e2c:	6033      	strmi	r3, [r6, #0]
 8003e2e:	6825      	ldr	r5, [r4, #0]
 8003e30:	f015 0506 	ands.w	r5, r5, #6
 8003e34:	d106      	bne.n	8003e44 <_printf_common+0x48>
 8003e36:	f104 0a19 	add.w	sl, r4, #25
 8003e3a:	68e3      	ldr	r3, [r4, #12]
 8003e3c:	6832      	ldr	r2, [r6, #0]
 8003e3e:	1a9b      	subs	r3, r3, r2
 8003e40:	42ab      	cmp	r3, r5
 8003e42:	dc26      	bgt.n	8003e92 <_printf_common+0x96>
 8003e44:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8003e48:	6822      	ldr	r2, [r4, #0]
 8003e4a:	3b00      	subs	r3, #0
 8003e4c:	bf18      	it	ne
 8003e4e:	2301      	movne	r3, #1
 8003e50:	0692      	lsls	r2, r2, #26
 8003e52:	d42b      	bmi.n	8003eac <_printf_common+0xb0>
 8003e54:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8003e58:	4641      	mov	r1, r8
 8003e5a:	4638      	mov	r0, r7
 8003e5c:	47c8      	blx	r9
 8003e5e:	3001      	adds	r0, #1
 8003e60:	d01e      	beq.n	8003ea0 <_printf_common+0xa4>
 8003e62:	6823      	ldr	r3, [r4, #0]
 8003e64:	6922      	ldr	r2, [r4, #16]
 8003e66:	f003 0306 	and.w	r3, r3, #6
 8003e6a:	2b04      	cmp	r3, #4
 8003e6c:	bf02      	ittt	eq
 8003e6e:	68e5      	ldreq	r5, [r4, #12]
 8003e70:	6833      	ldreq	r3, [r6, #0]
 8003e72:	1aed      	subeq	r5, r5, r3
 8003e74:	68a3      	ldr	r3, [r4, #8]
 8003e76:	bf0c      	ite	eq
 8003e78:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003e7c:	2500      	movne	r5, #0
 8003e7e:	4293      	cmp	r3, r2
 8003e80:	bfc4      	itt	gt
 8003e82:	1a9b      	subgt	r3, r3, r2
 8003e84:	18ed      	addgt	r5, r5, r3
 8003e86:	2600      	movs	r6, #0
 8003e88:	341a      	adds	r4, #26
 8003e8a:	42b5      	cmp	r5, r6
 8003e8c:	d11a      	bne.n	8003ec4 <_printf_common+0xc8>
 8003e8e:	2000      	movs	r0, #0
 8003e90:	e008      	b.n	8003ea4 <_printf_common+0xa8>
 8003e92:	2301      	movs	r3, #1
 8003e94:	4652      	mov	r2, sl
 8003e96:	4641      	mov	r1, r8
 8003e98:	4638      	mov	r0, r7
 8003e9a:	47c8      	blx	r9
 8003e9c:	3001      	adds	r0, #1
 8003e9e:	d103      	bne.n	8003ea8 <_printf_common+0xac>
 8003ea0:	f04f 30ff 	mov.w	r0, #4294967295
 8003ea4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003ea8:	3501      	adds	r5, #1
 8003eaa:	e7c6      	b.n	8003e3a <_printf_common+0x3e>
 8003eac:	18e1      	adds	r1, r4, r3
 8003eae:	1c5a      	adds	r2, r3, #1
 8003eb0:	2030      	movs	r0, #48	@ 0x30
 8003eb2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8003eb6:	4422      	add	r2, r4
 8003eb8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8003ebc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8003ec0:	3302      	adds	r3, #2
 8003ec2:	e7c7      	b.n	8003e54 <_printf_common+0x58>
 8003ec4:	2301      	movs	r3, #1
 8003ec6:	4622      	mov	r2, r4
 8003ec8:	4641      	mov	r1, r8
 8003eca:	4638      	mov	r0, r7
 8003ecc:	47c8      	blx	r9
 8003ece:	3001      	adds	r0, #1
 8003ed0:	d0e6      	beq.n	8003ea0 <_printf_common+0xa4>
 8003ed2:	3601      	adds	r6, #1
 8003ed4:	e7d9      	b.n	8003e8a <_printf_common+0x8e>
	...

08003ed8 <_printf_i>:
 8003ed8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003edc:	7e0f      	ldrb	r7, [r1, #24]
 8003ede:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8003ee0:	2f78      	cmp	r7, #120	@ 0x78
 8003ee2:	4691      	mov	r9, r2
 8003ee4:	4680      	mov	r8, r0
 8003ee6:	460c      	mov	r4, r1
 8003ee8:	469a      	mov	sl, r3
 8003eea:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8003eee:	d807      	bhi.n	8003f00 <_printf_i+0x28>
 8003ef0:	2f62      	cmp	r7, #98	@ 0x62
 8003ef2:	d80a      	bhi.n	8003f0a <_printf_i+0x32>
 8003ef4:	2f00      	cmp	r7, #0
 8003ef6:	f000 80d2 	beq.w	800409e <_printf_i+0x1c6>
 8003efa:	2f58      	cmp	r7, #88	@ 0x58
 8003efc:	f000 80b9 	beq.w	8004072 <_printf_i+0x19a>
 8003f00:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003f04:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8003f08:	e03a      	b.n	8003f80 <_printf_i+0xa8>
 8003f0a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8003f0e:	2b15      	cmp	r3, #21
 8003f10:	d8f6      	bhi.n	8003f00 <_printf_i+0x28>
 8003f12:	a101      	add	r1, pc, #4	@ (adr r1, 8003f18 <_printf_i+0x40>)
 8003f14:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003f18:	08003f71 	.word	0x08003f71
 8003f1c:	08003f85 	.word	0x08003f85
 8003f20:	08003f01 	.word	0x08003f01
 8003f24:	08003f01 	.word	0x08003f01
 8003f28:	08003f01 	.word	0x08003f01
 8003f2c:	08003f01 	.word	0x08003f01
 8003f30:	08003f85 	.word	0x08003f85
 8003f34:	08003f01 	.word	0x08003f01
 8003f38:	08003f01 	.word	0x08003f01
 8003f3c:	08003f01 	.word	0x08003f01
 8003f40:	08003f01 	.word	0x08003f01
 8003f44:	08004085 	.word	0x08004085
 8003f48:	08003faf 	.word	0x08003faf
 8003f4c:	0800403f 	.word	0x0800403f
 8003f50:	08003f01 	.word	0x08003f01
 8003f54:	08003f01 	.word	0x08003f01
 8003f58:	080040a7 	.word	0x080040a7
 8003f5c:	08003f01 	.word	0x08003f01
 8003f60:	08003faf 	.word	0x08003faf
 8003f64:	08003f01 	.word	0x08003f01
 8003f68:	08003f01 	.word	0x08003f01
 8003f6c:	08004047 	.word	0x08004047
 8003f70:	6833      	ldr	r3, [r6, #0]
 8003f72:	1d1a      	adds	r2, r3, #4
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	6032      	str	r2, [r6, #0]
 8003f78:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003f7c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8003f80:	2301      	movs	r3, #1
 8003f82:	e09d      	b.n	80040c0 <_printf_i+0x1e8>
 8003f84:	6833      	ldr	r3, [r6, #0]
 8003f86:	6820      	ldr	r0, [r4, #0]
 8003f88:	1d19      	adds	r1, r3, #4
 8003f8a:	6031      	str	r1, [r6, #0]
 8003f8c:	0606      	lsls	r6, r0, #24
 8003f8e:	d501      	bpl.n	8003f94 <_printf_i+0xbc>
 8003f90:	681d      	ldr	r5, [r3, #0]
 8003f92:	e003      	b.n	8003f9c <_printf_i+0xc4>
 8003f94:	0645      	lsls	r5, r0, #25
 8003f96:	d5fb      	bpl.n	8003f90 <_printf_i+0xb8>
 8003f98:	f9b3 5000 	ldrsh.w	r5, [r3]
 8003f9c:	2d00      	cmp	r5, #0
 8003f9e:	da03      	bge.n	8003fa8 <_printf_i+0xd0>
 8003fa0:	232d      	movs	r3, #45	@ 0x2d
 8003fa2:	426d      	negs	r5, r5
 8003fa4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003fa8:	4859      	ldr	r0, [pc, #356]	@ (8004110 <_printf_i+0x238>)
 8003faa:	230a      	movs	r3, #10
 8003fac:	e011      	b.n	8003fd2 <_printf_i+0xfa>
 8003fae:	6821      	ldr	r1, [r4, #0]
 8003fb0:	6833      	ldr	r3, [r6, #0]
 8003fb2:	0608      	lsls	r0, r1, #24
 8003fb4:	f853 5b04 	ldr.w	r5, [r3], #4
 8003fb8:	d402      	bmi.n	8003fc0 <_printf_i+0xe8>
 8003fba:	0649      	lsls	r1, r1, #25
 8003fbc:	bf48      	it	mi
 8003fbe:	b2ad      	uxthmi	r5, r5
 8003fc0:	2f6f      	cmp	r7, #111	@ 0x6f
 8003fc2:	4853      	ldr	r0, [pc, #332]	@ (8004110 <_printf_i+0x238>)
 8003fc4:	6033      	str	r3, [r6, #0]
 8003fc6:	bf14      	ite	ne
 8003fc8:	230a      	movne	r3, #10
 8003fca:	2308      	moveq	r3, #8
 8003fcc:	2100      	movs	r1, #0
 8003fce:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8003fd2:	6866      	ldr	r6, [r4, #4]
 8003fd4:	60a6      	str	r6, [r4, #8]
 8003fd6:	2e00      	cmp	r6, #0
 8003fd8:	bfa2      	ittt	ge
 8003fda:	6821      	ldrge	r1, [r4, #0]
 8003fdc:	f021 0104 	bicge.w	r1, r1, #4
 8003fe0:	6021      	strge	r1, [r4, #0]
 8003fe2:	b90d      	cbnz	r5, 8003fe8 <_printf_i+0x110>
 8003fe4:	2e00      	cmp	r6, #0
 8003fe6:	d04b      	beq.n	8004080 <_printf_i+0x1a8>
 8003fe8:	4616      	mov	r6, r2
 8003fea:	fbb5 f1f3 	udiv	r1, r5, r3
 8003fee:	fb03 5711 	mls	r7, r3, r1, r5
 8003ff2:	5dc7      	ldrb	r7, [r0, r7]
 8003ff4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003ff8:	462f      	mov	r7, r5
 8003ffa:	42bb      	cmp	r3, r7
 8003ffc:	460d      	mov	r5, r1
 8003ffe:	d9f4      	bls.n	8003fea <_printf_i+0x112>
 8004000:	2b08      	cmp	r3, #8
 8004002:	d10b      	bne.n	800401c <_printf_i+0x144>
 8004004:	6823      	ldr	r3, [r4, #0]
 8004006:	07df      	lsls	r7, r3, #31
 8004008:	d508      	bpl.n	800401c <_printf_i+0x144>
 800400a:	6923      	ldr	r3, [r4, #16]
 800400c:	6861      	ldr	r1, [r4, #4]
 800400e:	4299      	cmp	r1, r3
 8004010:	bfde      	ittt	le
 8004012:	2330      	movle	r3, #48	@ 0x30
 8004014:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004018:	f106 36ff 	addle.w	r6, r6, #4294967295
 800401c:	1b92      	subs	r2, r2, r6
 800401e:	6122      	str	r2, [r4, #16]
 8004020:	f8cd a000 	str.w	sl, [sp]
 8004024:	464b      	mov	r3, r9
 8004026:	aa03      	add	r2, sp, #12
 8004028:	4621      	mov	r1, r4
 800402a:	4640      	mov	r0, r8
 800402c:	f7ff fee6 	bl	8003dfc <_printf_common>
 8004030:	3001      	adds	r0, #1
 8004032:	d14a      	bne.n	80040ca <_printf_i+0x1f2>
 8004034:	f04f 30ff 	mov.w	r0, #4294967295
 8004038:	b004      	add	sp, #16
 800403a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800403e:	6823      	ldr	r3, [r4, #0]
 8004040:	f043 0320 	orr.w	r3, r3, #32
 8004044:	6023      	str	r3, [r4, #0]
 8004046:	4833      	ldr	r0, [pc, #204]	@ (8004114 <_printf_i+0x23c>)
 8004048:	2778      	movs	r7, #120	@ 0x78
 800404a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800404e:	6823      	ldr	r3, [r4, #0]
 8004050:	6831      	ldr	r1, [r6, #0]
 8004052:	061f      	lsls	r7, r3, #24
 8004054:	f851 5b04 	ldr.w	r5, [r1], #4
 8004058:	d402      	bmi.n	8004060 <_printf_i+0x188>
 800405a:	065f      	lsls	r7, r3, #25
 800405c:	bf48      	it	mi
 800405e:	b2ad      	uxthmi	r5, r5
 8004060:	6031      	str	r1, [r6, #0]
 8004062:	07d9      	lsls	r1, r3, #31
 8004064:	bf44      	itt	mi
 8004066:	f043 0320 	orrmi.w	r3, r3, #32
 800406a:	6023      	strmi	r3, [r4, #0]
 800406c:	b11d      	cbz	r5, 8004076 <_printf_i+0x19e>
 800406e:	2310      	movs	r3, #16
 8004070:	e7ac      	b.n	8003fcc <_printf_i+0xf4>
 8004072:	4827      	ldr	r0, [pc, #156]	@ (8004110 <_printf_i+0x238>)
 8004074:	e7e9      	b.n	800404a <_printf_i+0x172>
 8004076:	6823      	ldr	r3, [r4, #0]
 8004078:	f023 0320 	bic.w	r3, r3, #32
 800407c:	6023      	str	r3, [r4, #0]
 800407e:	e7f6      	b.n	800406e <_printf_i+0x196>
 8004080:	4616      	mov	r6, r2
 8004082:	e7bd      	b.n	8004000 <_printf_i+0x128>
 8004084:	6833      	ldr	r3, [r6, #0]
 8004086:	6825      	ldr	r5, [r4, #0]
 8004088:	6961      	ldr	r1, [r4, #20]
 800408a:	1d18      	adds	r0, r3, #4
 800408c:	6030      	str	r0, [r6, #0]
 800408e:	062e      	lsls	r6, r5, #24
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	d501      	bpl.n	8004098 <_printf_i+0x1c0>
 8004094:	6019      	str	r1, [r3, #0]
 8004096:	e002      	b.n	800409e <_printf_i+0x1c6>
 8004098:	0668      	lsls	r0, r5, #25
 800409a:	d5fb      	bpl.n	8004094 <_printf_i+0x1bc>
 800409c:	8019      	strh	r1, [r3, #0]
 800409e:	2300      	movs	r3, #0
 80040a0:	6123      	str	r3, [r4, #16]
 80040a2:	4616      	mov	r6, r2
 80040a4:	e7bc      	b.n	8004020 <_printf_i+0x148>
 80040a6:	6833      	ldr	r3, [r6, #0]
 80040a8:	1d1a      	adds	r2, r3, #4
 80040aa:	6032      	str	r2, [r6, #0]
 80040ac:	681e      	ldr	r6, [r3, #0]
 80040ae:	6862      	ldr	r2, [r4, #4]
 80040b0:	2100      	movs	r1, #0
 80040b2:	4630      	mov	r0, r6
 80040b4:	f7fc f8b4 	bl	8000220 <memchr>
 80040b8:	b108      	cbz	r0, 80040be <_printf_i+0x1e6>
 80040ba:	1b80      	subs	r0, r0, r6
 80040bc:	6060      	str	r0, [r4, #4]
 80040be:	6863      	ldr	r3, [r4, #4]
 80040c0:	6123      	str	r3, [r4, #16]
 80040c2:	2300      	movs	r3, #0
 80040c4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80040c8:	e7aa      	b.n	8004020 <_printf_i+0x148>
 80040ca:	6923      	ldr	r3, [r4, #16]
 80040cc:	4632      	mov	r2, r6
 80040ce:	4649      	mov	r1, r9
 80040d0:	4640      	mov	r0, r8
 80040d2:	47d0      	blx	sl
 80040d4:	3001      	adds	r0, #1
 80040d6:	d0ad      	beq.n	8004034 <_printf_i+0x15c>
 80040d8:	6823      	ldr	r3, [r4, #0]
 80040da:	079b      	lsls	r3, r3, #30
 80040dc:	d413      	bmi.n	8004106 <_printf_i+0x22e>
 80040de:	68e0      	ldr	r0, [r4, #12]
 80040e0:	9b03      	ldr	r3, [sp, #12]
 80040e2:	4298      	cmp	r0, r3
 80040e4:	bfb8      	it	lt
 80040e6:	4618      	movlt	r0, r3
 80040e8:	e7a6      	b.n	8004038 <_printf_i+0x160>
 80040ea:	2301      	movs	r3, #1
 80040ec:	4632      	mov	r2, r6
 80040ee:	4649      	mov	r1, r9
 80040f0:	4640      	mov	r0, r8
 80040f2:	47d0      	blx	sl
 80040f4:	3001      	adds	r0, #1
 80040f6:	d09d      	beq.n	8004034 <_printf_i+0x15c>
 80040f8:	3501      	adds	r5, #1
 80040fa:	68e3      	ldr	r3, [r4, #12]
 80040fc:	9903      	ldr	r1, [sp, #12]
 80040fe:	1a5b      	subs	r3, r3, r1
 8004100:	42ab      	cmp	r3, r5
 8004102:	dcf2      	bgt.n	80040ea <_printf_i+0x212>
 8004104:	e7eb      	b.n	80040de <_printf_i+0x206>
 8004106:	2500      	movs	r5, #0
 8004108:	f104 0619 	add.w	r6, r4, #25
 800410c:	e7f5      	b.n	80040fa <_printf_i+0x222>
 800410e:	bf00      	nop
 8004110:	0800447a 	.word	0x0800447a
 8004114:	0800448b 	.word	0x0800448b

08004118 <memmove>:
 8004118:	4288      	cmp	r0, r1
 800411a:	b510      	push	{r4, lr}
 800411c:	eb01 0402 	add.w	r4, r1, r2
 8004120:	d902      	bls.n	8004128 <memmove+0x10>
 8004122:	4284      	cmp	r4, r0
 8004124:	4623      	mov	r3, r4
 8004126:	d807      	bhi.n	8004138 <memmove+0x20>
 8004128:	1e43      	subs	r3, r0, #1
 800412a:	42a1      	cmp	r1, r4
 800412c:	d008      	beq.n	8004140 <memmove+0x28>
 800412e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004132:	f803 2f01 	strb.w	r2, [r3, #1]!
 8004136:	e7f8      	b.n	800412a <memmove+0x12>
 8004138:	4402      	add	r2, r0
 800413a:	4601      	mov	r1, r0
 800413c:	428a      	cmp	r2, r1
 800413e:	d100      	bne.n	8004142 <memmove+0x2a>
 8004140:	bd10      	pop	{r4, pc}
 8004142:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004146:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800414a:	e7f7      	b.n	800413c <memmove+0x24>

0800414c <_sbrk_r>:
 800414c:	b538      	push	{r3, r4, r5, lr}
 800414e:	4d06      	ldr	r5, [pc, #24]	@ (8004168 <_sbrk_r+0x1c>)
 8004150:	2300      	movs	r3, #0
 8004152:	4604      	mov	r4, r0
 8004154:	4608      	mov	r0, r1
 8004156:	602b      	str	r3, [r5, #0]
 8004158:	f7fc fec2 	bl	8000ee0 <_sbrk>
 800415c:	1c43      	adds	r3, r0, #1
 800415e:	d102      	bne.n	8004166 <_sbrk_r+0x1a>
 8004160:	682b      	ldr	r3, [r5, #0]
 8004162:	b103      	cbz	r3, 8004166 <_sbrk_r+0x1a>
 8004164:	6023      	str	r3, [r4, #0]
 8004166:	bd38      	pop	{r3, r4, r5, pc}
 8004168:	200002a8 	.word	0x200002a8

0800416c <memcpy>:
 800416c:	440a      	add	r2, r1
 800416e:	4291      	cmp	r1, r2
 8004170:	f100 33ff 	add.w	r3, r0, #4294967295
 8004174:	d100      	bne.n	8004178 <memcpy+0xc>
 8004176:	4770      	bx	lr
 8004178:	b510      	push	{r4, lr}
 800417a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800417e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004182:	4291      	cmp	r1, r2
 8004184:	d1f9      	bne.n	800417a <memcpy+0xe>
 8004186:	bd10      	pop	{r4, pc}

08004188 <_realloc_r>:
 8004188:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800418c:	4680      	mov	r8, r0
 800418e:	4615      	mov	r5, r2
 8004190:	460c      	mov	r4, r1
 8004192:	b921      	cbnz	r1, 800419e <_realloc_r+0x16>
 8004194:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004198:	4611      	mov	r1, r2
 800419a:	f7ff bc4b 	b.w	8003a34 <_malloc_r>
 800419e:	b92a      	cbnz	r2, 80041ac <_realloc_r+0x24>
 80041a0:	f7ff fbdc 	bl	800395c <_free_r>
 80041a4:	2400      	movs	r4, #0
 80041a6:	4620      	mov	r0, r4
 80041a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80041ac:	f000 f81a 	bl	80041e4 <_malloc_usable_size_r>
 80041b0:	4285      	cmp	r5, r0
 80041b2:	4606      	mov	r6, r0
 80041b4:	d802      	bhi.n	80041bc <_realloc_r+0x34>
 80041b6:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 80041ba:	d8f4      	bhi.n	80041a6 <_realloc_r+0x1e>
 80041bc:	4629      	mov	r1, r5
 80041be:	4640      	mov	r0, r8
 80041c0:	f7ff fc38 	bl	8003a34 <_malloc_r>
 80041c4:	4607      	mov	r7, r0
 80041c6:	2800      	cmp	r0, #0
 80041c8:	d0ec      	beq.n	80041a4 <_realloc_r+0x1c>
 80041ca:	42b5      	cmp	r5, r6
 80041cc:	462a      	mov	r2, r5
 80041ce:	4621      	mov	r1, r4
 80041d0:	bf28      	it	cs
 80041d2:	4632      	movcs	r2, r6
 80041d4:	f7ff ffca 	bl	800416c <memcpy>
 80041d8:	4621      	mov	r1, r4
 80041da:	4640      	mov	r0, r8
 80041dc:	f7ff fbbe 	bl	800395c <_free_r>
 80041e0:	463c      	mov	r4, r7
 80041e2:	e7e0      	b.n	80041a6 <_realloc_r+0x1e>

080041e4 <_malloc_usable_size_r>:
 80041e4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80041e8:	1f18      	subs	r0, r3, #4
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	bfbc      	itt	lt
 80041ee:	580b      	ldrlt	r3, [r1, r0]
 80041f0:	18c0      	addlt	r0, r0, r3
 80041f2:	4770      	bx	lr

080041f4 <_init>:
 80041f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80041f6:	bf00      	nop
 80041f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80041fa:	bc08      	pop	{r3}
 80041fc:	469e      	mov	lr, r3
 80041fe:	4770      	bx	lr

08004200 <_fini>:
 8004200:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004202:	bf00      	nop
 8004204:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004206:	bc08      	pop	{r3}
 8004208:	469e      	mov	lr, r3
 800420a:	4770      	bx	lr
