$comment
	File created using the following command:
		vcd file aula04.msim.vcd -direction
$end
$date
	Mon Sep 05 16:52:44 2022
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module aula04_vhd_vec_tst $end
$var wire 1 ! CLOCK_50 $end
$var wire 1 " HEX0 [6] $end
$var wire 1 # HEX0 [5] $end
$var wire 1 $ HEX0 [4] $end
$var wire 1 % HEX0 [3] $end
$var wire 1 & HEX0 [2] $end
$var wire 1 ' HEX0 [1] $end
$var wire 1 ( HEX0 [0] $end
$var wire 1 ) HEX1 [6] $end
$var wire 1 * HEX1 [5] $end
$var wire 1 + HEX1 [4] $end
$var wire 1 , HEX1 [3] $end
$var wire 1 - HEX1 [2] $end
$var wire 1 . HEX1 [1] $end
$var wire 1 / HEX1 [0] $end
$var wire 1 0 HEX2 [6] $end
$var wire 1 1 HEX2 [5] $end
$var wire 1 2 HEX2 [4] $end
$var wire 1 3 HEX2 [3] $end
$var wire 1 4 HEX2 [2] $end
$var wire 1 5 HEX2 [1] $end
$var wire 1 6 HEX2 [0] $end
$var wire 1 7 HEX3 [6] $end
$var wire 1 8 HEX3 [5] $end
$var wire 1 9 HEX3 [4] $end
$var wire 1 : HEX3 [3] $end
$var wire 1 ; HEX3 [2] $end
$var wire 1 < HEX3 [1] $end
$var wire 1 = HEX3 [0] $end
$var wire 1 > HEX4 [6] $end
$var wire 1 ? HEX4 [5] $end
$var wire 1 @ HEX4 [4] $end
$var wire 1 A HEX4 [3] $end
$var wire 1 B HEX4 [2] $end
$var wire 1 C HEX4 [1] $end
$var wire 1 D HEX4 [0] $end
$var wire 1 E HEX5 [6] $end
$var wire 1 F HEX5 [5] $end
$var wire 1 G HEX5 [4] $end
$var wire 1 H HEX5 [3] $end
$var wire 1 I HEX5 [2] $end
$var wire 1 J HEX5 [1] $end
$var wire 1 K HEX5 [0] $end
$var wire 1 L KEY [3] $end
$var wire 1 M KEY [2] $end
$var wire 1 N KEY [1] $end
$var wire 1 O KEY [0] $end
$var wire 1 P LEDR [9] $end
$var wire 1 Q LEDR [8] $end
$var wire 1 R LEDR [7] $end
$var wire 1 S LEDR [6] $end
$var wire 1 T LEDR [5] $end
$var wire 1 U LEDR [4] $end
$var wire 1 V LEDR [3] $end
$var wire 1 W LEDR [2] $end
$var wire 1 X LEDR [1] $end
$var wire 1 Y LEDR [0] $end
$var wire 1 Z PC_OUT [8] $end
$var wire 1 [ PC_OUT [7] $end
$var wire 1 \ PC_OUT [6] $end
$var wire 1 ] PC_OUT [5] $end
$var wire 1 ^ PC_OUT [4] $end
$var wire 1 _ PC_OUT [3] $end
$var wire 1 ` PC_OUT [2] $end
$var wire 1 a PC_OUT [1] $end
$var wire 1 b PC_OUT [0] $end
$var wire 1 c SW [9] $end
$var wire 1 d SW [8] $end
$var wire 1 e SW [7] $end
$var wire 1 f SW [6] $end
$var wire 1 g SW [5] $end
$var wire 1 h SW [4] $end
$var wire 1 i SW [3] $end
$var wire 1 j SW [2] $end
$var wire 1 k SW [1] $end
$var wire 1 l SW [0] $end

$scope module i1 $end
$var wire 1 m gnd $end
$var wire 1 n vcc $end
$var wire 1 o unknown $end
$var wire 1 p devoe $end
$var wire 1 q devclrn $end
$var wire 1 r devpor $end
$var wire 1 s ww_devoe $end
$var wire 1 t ww_devclrn $end
$var wire 1 u ww_devpor $end
$var wire 1 v ww_CLOCK_50 $end
$var wire 1 w ww_KEY [3] $end
$var wire 1 x ww_KEY [2] $end
$var wire 1 y ww_KEY [1] $end
$var wire 1 z ww_KEY [0] $end
$var wire 1 { ww_SW [9] $end
$var wire 1 | ww_SW [8] $end
$var wire 1 } ww_SW [7] $end
$var wire 1 ~ ww_SW [6] $end
$var wire 1 !! ww_SW [5] $end
$var wire 1 "! ww_SW [4] $end
$var wire 1 #! ww_SW [3] $end
$var wire 1 $! ww_SW [2] $end
$var wire 1 %! ww_SW [1] $end
$var wire 1 &! ww_SW [0] $end
$var wire 1 '! ww_HEX0 [6] $end
$var wire 1 (! ww_HEX0 [5] $end
$var wire 1 )! ww_HEX0 [4] $end
$var wire 1 *! ww_HEX0 [3] $end
$var wire 1 +! ww_HEX0 [2] $end
$var wire 1 ,! ww_HEX0 [1] $end
$var wire 1 -! ww_HEX0 [0] $end
$var wire 1 .! ww_HEX1 [6] $end
$var wire 1 /! ww_HEX1 [5] $end
$var wire 1 0! ww_HEX1 [4] $end
$var wire 1 1! ww_HEX1 [3] $end
$var wire 1 2! ww_HEX1 [2] $end
$var wire 1 3! ww_HEX1 [1] $end
$var wire 1 4! ww_HEX1 [0] $end
$var wire 1 5! ww_HEX2 [6] $end
$var wire 1 6! ww_HEX2 [5] $end
$var wire 1 7! ww_HEX2 [4] $end
$var wire 1 8! ww_HEX2 [3] $end
$var wire 1 9! ww_HEX2 [2] $end
$var wire 1 :! ww_HEX2 [1] $end
$var wire 1 ;! ww_HEX2 [0] $end
$var wire 1 <! ww_HEX3 [6] $end
$var wire 1 =! ww_HEX3 [5] $end
$var wire 1 >! ww_HEX3 [4] $end
$var wire 1 ?! ww_HEX3 [3] $end
$var wire 1 @! ww_HEX3 [2] $end
$var wire 1 A! ww_HEX3 [1] $end
$var wire 1 B! ww_HEX3 [0] $end
$var wire 1 C! ww_HEX4 [6] $end
$var wire 1 D! ww_HEX4 [5] $end
$var wire 1 E! ww_HEX4 [4] $end
$var wire 1 F! ww_HEX4 [3] $end
$var wire 1 G! ww_HEX4 [2] $end
$var wire 1 H! ww_HEX4 [1] $end
$var wire 1 I! ww_HEX4 [0] $end
$var wire 1 J! ww_HEX5 [6] $end
$var wire 1 K! ww_HEX5 [5] $end
$var wire 1 L! ww_HEX5 [4] $end
$var wire 1 M! ww_HEX5 [3] $end
$var wire 1 N! ww_HEX5 [2] $end
$var wire 1 O! ww_HEX5 [1] $end
$var wire 1 P! ww_HEX5 [0] $end
$var wire 1 Q! ww_PC_OUT [8] $end
$var wire 1 R! ww_PC_OUT [7] $end
$var wire 1 S! ww_PC_OUT [6] $end
$var wire 1 T! ww_PC_OUT [5] $end
$var wire 1 U! ww_PC_OUT [4] $end
$var wire 1 V! ww_PC_OUT [3] $end
$var wire 1 W! ww_PC_OUT [2] $end
$var wire 1 X! ww_PC_OUT [1] $end
$var wire 1 Y! ww_PC_OUT [0] $end
$var wire 1 Z! ww_LEDR [9] $end
$var wire 1 [! ww_LEDR [8] $end
$var wire 1 \! ww_LEDR [7] $end
$var wire 1 ]! ww_LEDR [6] $end
$var wire 1 ^! ww_LEDR [5] $end
$var wire 1 _! ww_LEDR [4] $end
$var wire 1 `! ww_LEDR [3] $end
$var wire 1 a! ww_LEDR [2] $end
$var wire 1 b! ww_LEDR [1] $end
$var wire 1 c! ww_LEDR [0] $end
$var wire 1 d! \KEY[1]~input_o\ $end
$var wire 1 e! \KEY[2]~input_o\ $end
$var wire 1 f! \KEY[3]~input_o\ $end
$var wire 1 g! \SW[0]~input_o\ $end
$var wire 1 h! \SW[1]~input_o\ $end
$var wire 1 i! \SW[2]~input_o\ $end
$var wire 1 j! \SW[3]~input_o\ $end
$var wire 1 k! \SW[4]~input_o\ $end
$var wire 1 l! \SW[5]~input_o\ $end
$var wire 1 m! \SW[6]~input_o\ $end
$var wire 1 n! \SW[7]~input_o\ $end
$var wire 1 o! \SW[8]~input_o\ $end
$var wire 1 p! \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 q! \SW[9]~input_o\ $end
$var wire 1 r! \KEY[0]~input_o\ $end
$var wire 1 s! \CLOCK_50~input_o\ $end
$var wire 1 t! \gravar:detectorSub0|saidaQ~0_combout\ $end
$var wire 1 u! \gravar:detectorSub0|saidaQ~q\ $end
$var wire 1 v! \gravar:detectorSub0|saida~combout\ $end
$var wire 1 w! \PC|DOUT[0]~0_combout\ $end
$var wire 1 x! \incrementaPC|Add0~29_sumout\ $end
$var wire 1 y! \incrementaPC|Add0~30\ $end
$var wire 1 z! \incrementaPC|Add0~5_sumout\ $end
$var wire 1 {! \incrementaPC|Add0~6\ $end
$var wire 1 |! \incrementaPC|Add0~1_sumout\ $end
$var wire 1 }! \incrementaPC|Add0~2\ $end
$var wire 1 ~! \incrementaPC|Add0~9_sumout\ $end
$var wire 1 !" \incrementaPC|Add0~10\ $end
$var wire 1 "" \incrementaPC|Add0~25_sumout\ $end
$var wire 1 #" \incrementaPC|Add0~26\ $end
$var wire 1 $" \incrementaPC|Add0~21_sumout\ $end
$var wire 1 %" \incrementaPC|Add0~22\ $end
$var wire 1 &" \incrementaPC|Add0~17_sumout\ $end
$var wire 1 '" \incrementaPC|Add0~18\ $end
$var wire 1 (" \incrementaPC|Add0~13_sumout\ $end
$var wire 1 )" \RAM1|process_0~0_combout\ $end
$var wire 1 *" \PC|DOUT[2]~DUPLICATE_q\ $end
$var wire 1 +" \ROM1|memROM~0_combout\ $end
$var wire 1 ," \DECODER_INSTRU|Equal5~2_combout\ $end
$var wire 1 -" \ROM1|memROM~9_combout\ $end
$var wire 1 ." \DECODER_INSTRU|Equal5~0_combout\ $end
$var wire 1 /" \ROM1|memROM~8_combout\ $end
$var wire 1 0" \ROM1|memROM~10_combout\ $end
$var wire 1 1" \DECODER_INSTRU|saida[3]~0_combout\ $end
$var wire 1 2" \DECODER_INSTRU|Equal5~1_combout\ $end
$var wire 1 3" \ROM1|memROM~11_combout\ $end
$var wire 1 4" \ROM1|memROM~1_combout\ $end
$var wire 1 5" \ROM1|memROM~4_combout\ $end
$var wire 1 6" \ROM1|memROM~5_combout\ $end
$var wire 1 7" \DECODER_INSTRU|saida~1_combout\ $end
$var wire 1 8" \ROM1|memROM~2_combout\ $end
$var wire 1 9" \ROM1|memROM~3_combout\ $end
$var wire 1 :" \ULA1|Add0~34_cout\ $end
$var wire 1 ;" \ULA1|Add0~5_sumout\ $end
$var wire 1 <" \ULA1|saida[0]~1_combout\ $end
$var wire 1 =" \REGA|DOUT[0]~DUPLICATE_q\ $end
$var wire 1 >" \RAM1|ram~17feeder_combout\ $end
$var wire 1 ?" \RAM1|process_0~1_combout\ $end
$var wire 1 @" \RAM1|ram~170_combout\ $end
$var wire 1 A" \RAM1|ram~17_q\ $end
$var wire 1 B" \RAM1|ram~173_combout\ $end
$var wire 1 C" \RAM1|ram~41_q\ $end
$var wire 1 D" \RAM1|ram~33feeder_combout\ $end
$var wire 1 E" \RAM1|ram~172_combout\ $end
$var wire 1 F" \RAM1|ram~33_q\ $end
$var wire 1 G" \RAM1|ram~171_combout\ $end
$var wire 1 H" \RAM1|ram~25_q\ $end
$var wire 1 I" \RAM1|ram~150_combout\ $end
$var wire 1 J" \RAM1|ram~151_combout\ $end
$var wire 1 K" \ULA1|Add0~6\ $end
$var wire 1 L" \ULA1|Add0~9_sumout\ $end
$var wire 1 M" \ULA1|saida[1]~2_combout\ $end
$var wire 1 N" \REGA|DOUT[1]~DUPLICATE_q\ $end
$var wire 1 O" \RAM1|ram~18_q\ $end
$var wire 1 P" \RAM1|ram~42_q\ $end
$var wire 1 Q" \RAM1|ram~34_q\ $end
$var wire 1 R" \RAM1|ram~26_q\ $end
$var wire 1 S" \RAM1|ram~152_combout\ $end
$var wire 1 T" \RAM1|ram~153_combout\ $end
$var wire 1 U" \ULA1|Add0~10\ $end
$var wire 1 V" \ULA1|Add0~13_sumout\ $end
$var wire 1 W" \ULA1|saida[2]~3_combout\ $end
$var wire 1 X" \RAM1|ram~43_q\ $end
$var wire 1 Y" \RAM1|ram~19_q\ $end
$var wire 1 Z" \RAM1|ram~35_q\ $end
$var wire 1 [" \RAM1|ram~27_q\ $end
$var wire 1 \" \RAM1|ram~154_combout\ $end
$var wire 1 ]" \RAM1|ram~155_combout\ $end
$var wire 1 ^" \MUX2|saida_MUX[2]~2_combout\ $end
$var wire 1 _" \RAM1|ram~44_q\ $end
$var wire 1 `" \RAM1|ram~148_combout\ $end
$var wire 1 a" \RAM1|ram~20_q\ $end
$var wire 1 b" \RAM1|ram~145_combout\ $end
$var wire 1 c" \RAM1|ram~36_q\ $end
$var wire 1 d" \RAM1|ram~147_combout\ $end
$var wire 1 e" \RAM1|ram~28_q\ $end
$var wire 1 f" \RAM1|ram~146_combout\ $end
$var wire 1 g" \RAM1|ram~149_combout\ $end
$var wire 1 h" \ROM1|memROM~7_combout\ $end
$var wire 1 i" \ULA1|Add0~14\ $end
$var wire 1 j" \ULA1|Add0~1_sumout\ $end
$var wire 1 k" \ULA1|saida[3]~0_combout\ $end
$var wire 1 l" \MUX2|saida_MUX[0]~0_combout\ $end
$var wire 1 m" \MUX2|saida_MUX[1]~1_combout\ $end
$var wire 1 n" \HEX0_SEVENSEG|rascSaida7seg[0]~0_combout\ $end
$var wire 1 o" \MUX2|saida_MUX[3]~3_combout\ $end
$var wire 1 p" \HEX0_SEVENSEG|rascSaida7seg[1]~1_combout\ $end
$var wire 1 q" \HEX0_SEVENSEG|rascSaida7seg[2]~2_combout\ $end
$var wire 1 r" \HEX0_SEVENSEG|rascSaida7seg[3]~3_combout\ $end
$var wire 1 s" \HEX0_SEVENSEG|rascSaida7seg[4]~4_combout\ $end
$var wire 1 t" \HEX0_SEVENSEG|rascSaida7seg[5]~5_combout\ $end
$var wire 1 u" \HEX0_SEVENSEG|rascSaida7seg[6]~6_combout\ $end
$var wire 1 v" \RAM1|ram~45_q\ $end
$var wire 1 w" \RAM1|ram~21_q\ $end
$var wire 1 x" \RAM1|ram~37_q\ $end
$var wire 1 y" \RAM1|ram~29_q\ $end
$var wire 1 z" \RAM1|ram~161_combout\ $end
$var wire 1 {" \RAM1|ram~162_combout\ $end
$var wire 1 |" \ULA1|Add0~2\ $end
$var wire 1 }" \ULA1|Add0~21_sumout\ $end
$var wire 1 ~" \ULA1|saida[4]~5_combout\ $end
$var wire 1 !# \ULA1|Add0~22\ $end
$var wire 1 "# \ULA1|Add0~25_sumout\ $end
$var wire 1 ## \ULA1|saida[5]~6_combout\ $end
$var wire 1 $# \REGA|DOUT[5]~DUPLICATE_q\ $end
$var wire 1 %# \RAM1|ram~22_q\ $end
$var wire 1 &# \RAM1|ram~163_combout\ $end
$var wire 1 '# \RAM1|ram~30_q\ $end
$var wire 1 (# \RAM1|ram~164_combout\ $end
$var wire 1 )# \RAM1|ram~38_q\ $end
$var wire 1 *# \RAM1|ram~165_combout\ $end
$var wire 1 +# \RAM1|ram~46_q\ $end
$var wire 1 ,# \RAM1|ram~166_combout\ $end
$var wire 1 -# \RAM1|ram~167_combout\ $end
$var wire 1 .# \ULA1|Add0~26\ $end
$var wire 1 /# \ULA1|Add0~29_sumout\ $end
$var wire 1 0# \ULA1|saida[6]~7_combout\ $end
$var wire 1 1# \RAM1|ram~47_q\ $end
$var wire 1 2# \RAM1|ram~23_q\ $end
$var wire 1 3# \RAM1|ram~31_q\ $end
$var wire 1 4# \RAM1|ram~39_q\ $end
$var wire 1 5# \RAM1|ram~168_combout\ $end
$var wire 1 6# \RAM1|ram~169_combout\ $end
$var wire 1 7# \ULA1|Add0~30\ $end
$var wire 1 8# \ULA1|Add0~17_sumout\ $end
$var wire 1 9# \ULA1|saida[7]~4_combout\ $end
$var wire 1 :# \RAM1|ram~48_q\ $end
$var wire 1 ;# \RAM1|ram~159_combout\ $end
$var wire 1 <# \RAM1|ram~40_q\ $end
$var wire 1 =# \RAM1|ram~158_combout\ $end
$var wire 1 ># \RAM1|ram~32_q\ $end
$var wire 1 ?# \RAM1|ram~157_combout\ $end
$var wire 1 @# \RAM1|ram~24_q\ $end
$var wire 1 A# \RAM1|ram~156_combout\ $end
$var wire 1 B# \RAM1|ram~160_combout\ $end
$var wire 1 C# \MUX2|saida_MUX[6]~6_combout\ $end
$var wire 1 D# \MUX2|saida_MUX[4]~4_combout\ $end
$var wire 1 E# \MUX2|saida_MUX[5]~5_combout\ $end
$var wire 1 F# \HEX1_SEVENSEG|rascSaida7seg[0]~0_combout\ $end
$var wire 1 G# \MUX2|saida_MUX[7]~7_combout\ $end
$var wire 1 H# \HEX1_SEVENSEG|rascSaida7seg[1]~1_combout\ $end
$var wire 1 I# \HEX1_SEVENSEG|rascSaida7seg[2]~2_combout\ $end
$var wire 1 J# \HEX1_SEVENSEG|rascSaida7seg[3]~3_combout\ $end
$var wire 1 K# \HEX1_SEVENSEG|rascSaida7seg[4]~4_combout\ $end
$var wire 1 L# \HEX1_SEVENSEG|rascSaida7seg[5]~5_combout\ $end
$var wire 1 M# \HEX1_SEVENSEG|rascSaida7seg[6]~6_combout\ $end
$var wire 1 N# \ROM1|memROM~6_combout\ $end
$var wire 1 O# \HEX2_SEVENSEG|rascSaida7seg[0]~0_combout\ $end
$var wire 1 P# \HEX2_SEVENSEG|rascSaida7seg[0]~1_combout\ $end
$var wire 1 Q# \HEX2_SEVENSEG|rascSaida7seg[1]~2_combout\ $end
$var wire 1 R# \HEX2_SEVENSEG|rascSaida7seg[2]~3_combout\ $end
$var wire 1 S# \HEX2_SEVENSEG|rascSaida7seg[3]~4_combout\ $end
$var wire 1 T# \HEX2_SEVENSEG|rascSaida7seg[4]~5_combout\ $end
$var wire 1 U# \HEX2_SEVENSEG|rascSaida7seg[5]~6_combout\ $end
$var wire 1 V# \HEX2_SEVENSEG|rascSaida7seg[6]~7_combout\ $end
$var wire 1 W# \MUX2|saida_MUX[17]~9_combout\ $end
$var wire 1 X# \MUX2|saida_MUX[18]~10_combout\ $end
$var wire 1 Y# \MUX2|saida_MUX[16]~8_combout\ $end
$var wire 1 Z# \HEX4_SEVENSEG|rascSaida7seg[0]~0_combout\ $end
$var wire 1 [# \MUX2|saida_MUX[19]~11_combout\ $end
$var wire 1 \# \HEX4_SEVENSEG|rascSaida7seg[1]~1_combout\ $end
$var wire 1 ]# \HEX4_SEVENSEG|rascSaida7seg[2]~2_combout\ $end
$var wire 1 ^# \HEX4_SEVENSEG|rascSaida7seg[3]~3_combout\ $end
$var wire 1 _# \HEX4_SEVENSEG|rascSaida7seg[4]~4_combout\ $end
$var wire 1 `# \HEX4_SEVENSEG|rascSaida7seg[5]~5_combout\ $end
$var wire 1 a# \HEX4_SEVENSEG|rascSaida7seg[6]~6_combout\ $end
$var wire 1 b# \MUX2|saida_MUX[21]~13_combout\ $end
$var wire 1 c# \MUX2|saida_MUX[20]~12_combout\ $end
$var wire 1 d# \MUX2|saida_MUX[22]~14_combout\ $end
$var wire 1 e# \HEX5_SEVENSEG|rascSaida7seg[0]~0_combout\ $end
$var wire 1 f# \MUX2|saida_MUX[23]~15_combout\ $end
$var wire 1 g# \HEX5_SEVENSEG|rascSaida7seg[1]~1_combout\ $end
$var wire 1 h# \HEX5_SEVENSEG|rascSaida7seg[2]~2_combout\ $end
$var wire 1 i# \HEX5_SEVENSEG|rascSaida7seg[3]~3_combout\ $end
$var wire 1 j# \HEX5_SEVENSEG|rascSaida7seg[4]~4_combout\ $end
$var wire 1 k# \HEX5_SEVENSEG|rascSaida7seg[5]~5_combout\ $end
$var wire 1 l# \HEX5_SEVENSEG|rascSaida7seg[6]~6_combout\ $end
$var wire 1 m# \REGA|DOUT\ [7] $end
$var wire 1 n# \REGA|DOUT\ [6] $end
$var wire 1 o# \REGA|DOUT\ [5] $end
$var wire 1 p# \REGA|DOUT\ [4] $end
$var wire 1 q# \REGA|DOUT\ [3] $end
$var wire 1 r# \REGA|DOUT\ [2] $end
$var wire 1 s# \REGA|DOUT\ [1] $end
$var wire 1 t# \REGA|DOUT\ [0] $end
$var wire 1 u# \PC|DOUT\ [8] $end
$var wire 1 v# \PC|DOUT\ [7] $end
$var wire 1 w# \PC|DOUT\ [6] $end
$var wire 1 x# \PC|DOUT\ [5] $end
$var wire 1 y# \PC|DOUT\ [4] $end
$var wire 1 z# \PC|DOUT\ [3] $end
$var wire 1 {# \PC|DOUT\ [2] $end
$var wire 1 |# \PC|DOUT\ [1] $end
$var wire 1 }# \PC|DOUT\ [0] $end
$var wire 1 ~# \RAM1|ALT_INV_ram~26_q\ $end
$var wire 1 !$ \RAM1|ALT_INV_ram~18_q\ $end
$var wire 1 "$ \REGA|ALT_INV_DOUT\ [7] $end
$var wire 1 #$ \REGA|ALT_INV_DOUT\ [6] $end
$var wire 1 $$ \REGA|ALT_INV_DOUT\ [5] $end
$var wire 1 %$ \REGA|ALT_INV_DOUT\ [4] $end
$var wire 1 &$ \REGA|ALT_INV_DOUT\ [3] $end
$var wire 1 '$ \REGA|ALT_INV_DOUT\ [2] $end
$var wire 1 ($ \REGA|ALT_INV_DOUT\ [1] $end
$var wire 1 )$ \REGA|ALT_INV_DOUT\ [0] $end
$var wire 1 *$ \MUX2|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 +$ \RAM1|ALT_INV_ram~151_combout\ $end
$var wire 1 ,$ \RAM1|ALT_INV_ram~150_combout\ $end
$var wire 1 -$ \RAM1|ALT_INV_ram~41_q\ $end
$var wire 1 .$ \RAM1|ALT_INV_ram~33_q\ $end
$var wire 1 /$ \RAM1|ALT_INV_ram~25_q\ $end
$var wire 1 0$ \RAM1|ALT_INV_ram~17_q\ $end
$var wire 1 1$ \RAM1|ALT_INV_ram~149_combout\ $end
$var wire 1 2$ \ROM1|ALT_INV_memROM~5_combout\ $end
$var wire 1 3$ \ROM1|ALT_INV_memROM~4_combout\ $end
$var wire 1 4$ \ROM1|ALT_INV_memROM~3_combout\ $end
$var wire 1 5$ \ROM1|ALT_INV_memROM~2_combout\ $end
$var wire 1 6$ \ROM1|ALT_INV_memROM~1_combout\ $end
$var wire 1 7$ \RAM1|ALT_INV_ram~148_combout\ $end
$var wire 1 8$ \RAM1|ALT_INV_ram~44_q\ $end
$var wire 1 9$ \RAM1|ALT_INV_ram~147_combout\ $end
$var wire 1 :$ \RAM1|ALT_INV_ram~36_q\ $end
$var wire 1 ;$ \RAM1|ALT_INV_ram~146_combout\ $end
$var wire 1 <$ \RAM1|ALT_INV_ram~28_q\ $end
$var wire 1 =$ \RAM1|ALT_INV_ram~145_combout\ $end
$var wire 1 >$ \RAM1|ALT_INV_ram~20_q\ $end
$var wire 1 ?$ \PC|ALT_INV_DOUT\ [8] $end
$var wire 1 @$ \PC|ALT_INV_DOUT\ [7] $end
$var wire 1 A$ \PC|ALT_INV_DOUT\ [6] $end
$var wire 1 B$ \PC|ALT_INV_DOUT\ [5] $end
$var wire 1 C$ \PC|ALT_INV_DOUT\ [4] $end
$var wire 1 D$ \PC|ALT_INV_DOUT\ [3] $end
$var wire 1 E$ \PC|ALT_INV_DOUT\ [2] $end
$var wire 1 F$ \PC|ALT_INV_DOUT\ [1] $end
$var wire 1 G$ \PC|ALT_INV_DOUT\ [0] $end
$var wire 1 H$ \ROM1|ALT_INV_memROM~0_combout\ $end
$var wire 1 I$ \RAM1|ALT_INV_process_0~0_combout\ $end
$var wire 1 J$ \ULA1|ALT_INV_Add0~29_sumout\ $end
$var wire 1 K$ \ULA1|ALT_INV_Add0~25_sumout\ $end
$var wire 1 L$ \ULA1|ALT_INV_Add0~21_sumout\ $end
$var wire 1 M$ \ULA1|ALT_INV_Add0~17_sumout\ $end
$var wire 1 N$ \ULA1|ALT_INV_Add0~13_sumout\ $end
$var wire 1 O$ \ULA1|ALT_INV_Add0~9_sumout\ $end
$var wire 1 P$ \ULA1|ALT_INV_Add0~5_sumout\ $end
$var wire 1 Q$ \ULA1|ALT_INV_Add0~1_sumout\ $end
$var wire 1 R$ \DECODER_INSTRU|ALT_INV_Equal5~2_combout\ $end
$var wire 1 S$ \RAM1|ALT_INV_process_0~1_combout\ $end
$var wire 1 T$ \DECODER_INSTRU|ALT_INV_Equal5~1_combout\ $end
$var wire 1 U$ \gravar:detectorSub0|ALT_INV_saidaQ~q\ $end
$var wire 1 V$ \ROM1|ALT_INV_memROM~11_combout\ $end
$var wire 1 W$ \DECODER_INSTRU|ALT_INV_saida[3]~0_combout\ $end
$var wire 1 X$ \DECODER_INSTRU|ALT_INV_Equal5~0_combout\ $end
$var wire 1 Y$ \ROM1|ALT_INV_memROM~10_combout\ $end
$var wire 1 Z$ \ROM1|ALT_INV_memROM~9_combout\ $end
$var wire 1 [$ \ROM1|ALT_INV_memROM~8_combout\ $end
$var wire 1 \$ \ROM1|ALT_INV_memROM~7_combout\ $end
$var wire 1 ]$ \MUX2|ALT_INV_saida_MUX[23]~15_combout\ $end
$var wire 1 ^$ \MUX2|ALT_INV_saida_MUX[22]~14_combout\ $end
$var wire 1 _$ \MUX2|ALT_INV_saida_MUX[21]~13_combout\ $end
$var wire 1 `$ \MUX2|ALT_INV_saida_MUX[20]~12_combout\ $end
$var wire 1 a$ \MUX2|ALT_INV_saida_MUX[19]~11_combout\ $end
$var wire 1 b$ \MUX2|ALT_INV_saida_MUX[18]~10_combout\ $end
$var wire 1 c$ \MUX2|ALT_INV_saida_MUX[17]~9_combout\ $end
$var wire 1 d$ \MUX2|ALT_INV_saida_MUX[16]~8_combout\ $end
$var wire 1 e$ \HEX2_SEVENSEG|ALT_INV_rascSaida7seg[6]~7_combout\ $end
$var wire 1 f$ \HEX2_SEVENSEG|ALT_INV_rascSaida7seg[2]~3_combout\ $end
$var wire 1 g$ \HEX2_SEVENSEG|ALT_INV_rascSaida7seg[0]~1_combout\ $end
$var wire 1 h$ \HEX2_SEVENSEG|ALT_INV_rascSaida7seg[0]~0_combout\ $end
$var wire 1 i$ \ROM1|ALT_INV_memROM~6_combout\ $end
$var wire 1 j$ \MUX2|ALT_INV_saida_MUX[7]~7_combout\ $end
$var wire 1 k$ \MUX2|ALT_INV_saida_MUX[6]~6_combout\ $end
$var wire 1 l$ \RAM1|ALT_INV_ram~169_combout\ $end
$var wire 1 m$ \RAM1|ALT_INV_ram~168_combout\ $end
$var wire 1 n$ \RAM1|ALT_INV_ram~47_q\ $end
$var wire 1 o$ \RAM1|ALT_INV_ram~39_q\ $end
$var wire 1 p$ \RAM1|ALT_INV_ram~31_q\ $end
$var wire 1 q$ \RAM1|ALT_INV_ram~23_q\ $end
$var wire 1 r$ \MUX2|ALT_INV_saida_MUX[5]~5_combout\ $end
$var wire 1 s$ \RAM1|ALT_INV_ram~167_combout\ $end
$var wire 1 t$ \RAM1|ALT_INV_ram~166_combout\ $end
$var wire 1 u$ \RAM1|ALT_INV_ram~46_q\ $end
$var wire 1 v$ \RAM1|ALT_INV_ram~165_combout\ $end
$var wire 1 w$ \RAM1|ALT_INV_ram~38_q\ $end
$var wire 1 x$ \RAM1|ALT_INV_ram~164_combout\ $end
$var wire 1 y$ \RAM1|ALT_INV_ram~30_q\ $end
$var wire 1 z$ \RAM1|ALT_INV_ram~163_combout\ $end
$var wire 1 {$ \RAM1|ALT_INV_ram~22_q\ $end
$var wire 1 |$ \MUX2|ALT_INV_saida_MUX[4]~4_combout\ $end
$var wire 1 }$ \RAM1|ALT_INV_ram~162_combout\ $end
$var wire 1 ~$ \RAM1|ALT_INV_ram~161_combout\ $end
$var wire 1 !% \RAM1|ALT_INV_ram~45_q\ $end
$var wire 1 "% \RAM1|ALT_INV_ram~37_q\ $end
$var wire 1 #% \RAM1|ALT_INV_ram~29_q\ $end
$var wire 1 $% \RAM1|ALT_INV_ram~21_q\ $end
$var wire 1 %% \RAM1|ALT_INV_ram~160_combout\ $end
$var wire 1 &% \RAM1|ALT_INV_ram~159_combout\ $end
$var wire 1 '% \RAM1|ALT_INV_ram~48_q\ $end
$var wire 1 (% \RAM1|ALT_INV_ram~158_combout\ $end
$var wire 1 )% \RAM1|ALT_INV_ram~40_q\ $end
$var wire 1 *% \RAM1|ALT_INV_ram~157_combout\ $end
$var wire 1 +% \RAM1|ALT_INV_ram~32_q\ $end
$var wire 1 ,% \RAM1|ALT_INV_ram~156_combout\ $end
$var wire 1 -% \RAM1|ALT_INV_ram~24_q\ $end
$var wire 1 .% \MUX2|ALT_INV_saida_MUX[3]~3_combout\ $end
$var wire 1 /% \MUX2|ALT_INV_saida_MUX[2]~2_combout\ $end
$var wire 1 0% \RAM1|ALT_INV_ram~155_combout\ $end
$var wire 1 1% \RAM1|ALT_INV_ram~154_combout\ $end
$var wire 1 2% \RAM1|ALT_INV_ram~43_q\ $end
$var wire 1 3% \RAM1|ALT_INV_ram~35_q\ $end
$var wire 1 4% \RAM1|ALT_INV_ram~27_q\ $end
$var wire 1 5% \RAM1|ALT_INV_ram~19_q\ $end
$var wire 1 6% \MUX2|ALT_INV_saida_MUX[1]~1_combout\ $end
$var wire 1 7% \RAM1|ALT_INV_ram~153_combout\ $end
$var wire 1 8% \RAM1|ALT_INV_ram~152_combout\ $end
$var wire 1 9% \RAM1|ALT_INV_ram~42_q\ $end
$var wire 1 :% \RAM1|ALT_INV_ram~34_q\ $end
$var wire 1 ;% \REGA|ALT_INV_DOUT[1]~DUPLICATE_q\ $end
$var wire 1 <% \REGA|ALT_INV_DOUT[0]~DUPLICATE_q\ $end
$var wire 1 =% \PC|ALT_INV_DOUT[2]~DUPLICATE_q\ $end
$var wire 1 >% \ALT_INV_KEY[0]~input_o\ $end
$var wire 1 ?% \ALT_INV_SW[9]~input_o\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x!
0m
1n
xo
1p
1q
1r
1s
1t
1u
xv
xd!
xe!
xf!
xg!
xh!
xi!
xj!
xk!
xl!
xm!
xn!
xo!
xp!
xq!
1r!
xs!
0t!
0u!
0v!
1w!
0x!
0y!
0z!
0{!
0|!
0}!
0~!
0!"
0""
0#"
0$"
0%"
0&"
0'"
0("
1)"
0*"
1+"
1,"
0-"
1."
0/"
00"
11"
02"
13"
14"
05"
06"
17"
08"
09"
1:"
0;"
0<"
0="
0>"
0?"
0@"
0A"
0B"
0C"
0D"
0E"
0F"
0G"
0H"
0I"
0J"
1K"
0L"
0M"
0N"
0O"
0P"
0Q"
0R"
0S"
0T"
1U"
1V"
1W"
0X"
0Y"
0Z"
0["
0\"
0]"
0^"
0_"
0`"
0a"
0b"
0c"
0d"
0e"
0f"
0g"
0h"
0i"
1j"
0k"
0l"
0m"
0n"
0o"
0p"
0q"
0r"
0s"
0t"
1u"
0v"
0w"
0x"
0y"
0z"
0{"
0|"
1}"
0~"
0!#
1"#
0##
0$#
0%#
0&#
0'#
0(#
0)#
0*#
0+#
0,#
0-#
0.#
1/#
00#
01#
02#
03#
04#
05#
06#
07#
18#
09#
0:#
0;#
0<#
0=#
0>#
0?#
0@#
0A#
0B#
0C#
0D#
0E#
0F#
0G#
0H#
0I#
0J#
0K#
0L#
1M#
0N#
0O#
0P#
0Q#
1R#
1S#
1T#
0U#
1V#
0W#
0X#
0Y#
0Z#
0[#
0\#
0]#
0^#
0_#
0`#
1a#
0b#
0c#
0d#
0e#
0f#
0g#
0h#
0i#
0j#
0k#
1l#
1~#
1!$
1*$
1+$
1,$
1-$
1.$
1/$
10$
11$
12$
13$
14$
15$
06$
17$
18$
19$
1:$
1;$
1<$
1=$
1>$
0H$
0I$
0J$
0K$
0L$
0M$
0N$
1O$
1P$
0Q$
0R$
1S$
1T$
1U$
0V$
0W$
0X$
1Y$
1Z$
1[$
1\$
1]$
1^$
1_$
1`$
1a$
1b$
1c$
1d$
0e$
0f$
1g$
1h$
1i$
1j$
1k$
1l$
1m$
1n$
1o$
1p$
1q$
1r$
1s$
1t$
1u$
1v$
1w$
1x$
1y$
1z$
1{$
1|$
1}$
1~$
1!%
1"%
1#%
1$%
1%%
1&%
1'%
1(%
1)%
1*%
1+%
1,%
1-%
1.%
1/%
10%
11%
12%
13%
14%
15%
16%
17%
18%
19%
1:%
1;%
1<%
1=%
0>%
x?%
xL
xM
xN
1O
1"
0#
0$
0%
0&
0'
0(
1)
0*
0+
0,
0-
0.
0/
00
01
12
13
04
05
16
17
08
09
0:
0;
0<
0=
1>
0?
0@
0A
0B
0C
0D
1E
0F
0G
0H
0I
0J
0K
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
xw
xx
xy
1z
x{
x|
x}
x~
x!!
x"!
x#!
x$!
x%!
x&!
1'!
0(!
0)!
0*!
0+!
0,!
0-!
1.!
0/!
00!
01!
02!
03!
04!
05!
06!
17!
18!
09!
0:!
1;!
1<!
0=!
0>!
0?!
0@!
0A!
0B!
1C!
0D!
0E!
0F!
0G!
0H!
0I!
1J!
0K!
0L!
0M!
0N!
0O!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
0X!
0Y!
0Z!
0[!
0\!
0]!
0^!
0_!
0`!
0a!
0b!
0c!
0m#
0n#
0o#
0p#
0q#
0r#
0s#
0t#
0u#
0v#
0w#
0x#
0y#
0z#
0{#
0|#
0}#
1"$
1#$
1$$
1%$
1&$
1'$
1($
1)$
1?$
1@$
1A$
1B$
1C$
1D$
1E$
1F$
1G$
xc
xd
xe
xf
xg
xh
xi
xj
xk
xl
$end
#10000
0O
0z
0r!
1>%
1t!
1v!
1}#
1r#
0'$
0G$
0w!
1x!
0+"
0,"
1/"
03"
15"
1?"
xY#
x_#
0V"
1i"
x^"
x/%
1N$
xd$
0S$
03$
1V$
0[$
1R$
1H$
1a!
1Y!
0j"
1|"
1P#
0S#
0T#
0V#
01"
1~"
1##
10#
19#
10"
07"
1V"
16"
1N#
1@"
xZ#
x^#
x`#
0W"
xn"
xr"
xs"
xu"
1Q$
1W
1b
0}"
1!#
0i$
02$
0N$
0Y$
1W$
1e$
0g$
xE!
1L$
1W"
0@"
1E"
0R#
1V#
1U#
0"#
1.#
x@
0~"
1K$
0e$
1f$
x'!
x)!
x*!
x-!
xD!
xF!
xI!
07!
08!
0/#
17#
0;!
15!
0##
1J$
x(
x%
x$
x"
xD
xA
x?
03
02
08#
06
10
16!
00#
1M$
19!
05!
11
09#
14
00
#20000
1O
1z
1r!
0>%
0t!
0v!
#30000
0O
0z
0r!
1>%
1t!
1v!
0}#
1|#
1Z"
03%
0F$
1G$
1w!
1+"
1,"
0?"
0Y#
0_#
0/"
18"
1h"
xW#
1\"
01%
xc$
0\$
05$
1[$
1d$
1S$
0R$
0H$
1X!
0Y!
1R#
1S#
11"
1L"
0U"
0E"
00"
17"
19"
0U#
1j"
0|"
0Z#
x]#
0^#
xa#
0b
1a
0Q$
04$
1Y$
0O$
0W$
0f$
0E!
1}"
0!#
0V"
0W"
1M"
1;"
0K"
1<"
0\"
1O#
0S#
1k"
1N$
0L$
0@
1"#
0.#
0h$
11%
0P$
xC!
0F!
xG!
0I!
06!
18!
0L"
0K$
09!
0P#
1Q#
1/#
07#
1O$
0D
xB
0A
x>
13
01
0J$
1g$
04
08!
18#
0M$
03
1:!
1;!
15
16
#40000
1O
1z
1r!
0>%
0t!
0v!
#50000
0O
0z
0r!
1>%
1t!
1v!
1}#
1s#
1="
1t#
1N"
0r#
1q#
0&$
1'$
0;%
0)$
0<%
0($
0G$
0w!
0x!
1y!
0+"
0,"
1/"
05"
1?"
0h"
xY#
x_#
1L"
0;"
1K"
1>"
xl"
1D"
xm"
1V"
0i"
0^"
0j"
1|"
xo"
x.%
1Q$
1/%
0N$
x6%
x*$
1P$
0O$
xd$
1\$
0S$
13$
0[$
1R$
1H$
1`!
0a!
1b!
1c!
1Y!
0}"
1!#
1j"
0|"
0L"
1U"
1z!
1P#
0Q#
1T#
1U#
01"
1;"
1L"
1~"
1##
10#
19#
10"
07"
06"
0N#
1B"
0j"
1|"
xZ#
x^#
0M"
0<"
xt"
0k"
xp"
xq"
1O$
0Q$
1L$
1Y
1X
0W
1V
1b
0V"
1i"
1}"
0!#
0"#
1.#
1Q$
1i$
12$
0Y$
0O$
0P$
1W$
0g$
xE!
0~"
0}"
1!#
1K$
0L$
1N$
1W"
1<"
0B"
1G"
1M"
0P#
1S#
0V#
0O#
0/#
17#
1"#
0.#
1j"
1L$
x@
0W"
1~"
0##
0"#
1.#
0Q$
0K$
1J$
1h$
1e$
1g$
x+!
x,!
x(!
xF!
xI!
16!
17!
0:!
0~"
1/#
07#
08#
1K$
0;!
00#
1##
1k"
0/#
17#
1M$
0J$
x'
x&
x#
xD
xA
05
12
11
0##
18#
1J$
06
18!
10#
09#
08#
0M$
1;!
15!
00#
1M$
13
19#
16
10
09#
#60000
1O
1z
1r!
0>%
0t!
0v!
#70000
0O
0z
0r!
1>%
1t!
1v!
0}#
0|#
1{#
1*"
1H"
1R"
1e"
0<$
0~#
0/$
0=%
0E$
1F$
1G$
1w!
0Y#
0_#
0y!
0W#
0z!
1{!
1-"
0."
0/"
12"
17"
0?"
xX#
1I"
1S"
1f"
0;$
08%
0,$
xb$
1S$
0T$
1[$
1X$
0Z$
1c$
1d$
1W!
0X!
0Y!
1|!
1z!
0{!
1."
11"
00"
0:"
0;"
0L"
1V"
0i"
0j"
1}"
0!#
1"#
0.#
1/#
07#
18#
0G"
0]#
x_#
0`#
1J"
1T"
1g"
0b
0a
1`
0|!
01$
07%
0+$
0M$
0J$
0K$
0L$
1Q$
0N$
1O$
1P$
1Y$
0W$
0X$
0E!
08#
0/#
0"#
1j"
0|"
1;"
0K"
01"
1~"
1##
10#
19#
0;"
1K"
1l"
xY#
1L"
1m"
xW#
0j"
1|"
1o"
0t"
x[#
0P$
0Q$
1K$
1J$
1M$
0@
0L"
0}"
xa$
0.%
1Q$
xc$
06%
0O$
xd$
0*$
1P$
1W$
0D!
xE!
0G!
09#
00#
0##
1}"
1L"
1L$
1O$
1W"
0<"
1n"
x`#
0k"
1p"
0q"
0r"
0s"
0u"
x\#
x]#
0O$
0L$
0B
x@
0?
0M"
0~"
0(!
1~"
1M"
0#
xG!
xH!
0'!
0)!
0*!
0+!
1,!
xD!
1-!
xC
xB
x?
1(
1'
0&
0%
0$
0"
#80000
1O
1z
1r!
0>%
0t!
0v!
#90000
0O
0z
0r!
1>%
1t!
1v!
1}#
0="
0t#
1r#
0q#
1p#
0%$
1&$
0'$
1)$
1<%
0G$
0w!
1x!
1Y#
1;"
0K"
0>"
xl"
0D"
0V"
1i"
x^"
1j"
0|"
xn"
xo"
xt"
0}"
1!#
xD#
xK#
x|$
1L$
x.%
0Q$
x/%
1N$
x*$
0P$
0d$
1_!
0`!
1a!
0c!
1Y!
1"#
1}"
0!#
0j"
1|"
0L"
1<"
0W"
1k"
xp"
xq"
xr"
xs"
xu"
0~"
xF#
xJ#
xL#
1O$
1Q$
0L$
0K$
0Y
1W
0V
1U
1b
0}"
1!#
0"#
x0!
x(!
x-!
1##
1~"
0k"
0M"
1K$
1L$
1"#
x+
x(
x#
0~"
0##
0K$
x/!
x1!
x4!
x'!
x)!
x*!
x+!
x,!
1##
x/
x,
x*
x'
x&
x%
x$
x"
#100000
1O
1z
1r!
0>%
0t!
0v!
#110000
0O
0z
0r!
1>%
1t!
1v!
0}#
1|#
0s#
1="
1t#
0N"
0r#
1o#
0p#
1$#
1%$
0$$
1'$
1;%
0)$
0<%
1($
0F$
1G$
1w!
xY#
1/"
02"
15"
08"
1W#
1L"
0U"
0;"
1K"
1>"
1l"
1D"
xm"
1V"
0i"
0^"
0"#
1.#
xE#
1}"
0!#
0D#
0K#
1|$
0L$
xr$
1K$
1/%
0N$
x6%
0*$
1P$
0O$
0c$
15$
03$
1T$
0[$
xd$
1^!
0_!
0a!
0b!
1c!
1X!
0Y!
1"#
0.#
1/#
1j"
0|"
0L"
1U"
0V"
10"
1:"
1;"
0K"
1L"
0U"
1V"
0j"
0}"
1!#
0"#
1.#
0/#
17#
18#
16"
1N#
09"
0U#
1M"
0<"
1W"
0q"
0##
1~"
0F#
xI#
0J#
xM#
1N$
1O$
0Q$
0J$
0K$
1Y
0X
0W
0U
1T
0b
1a
0V"
1i"
1}"
0!#
1/#
07#
14$
0i$
02$
0M$
1J$
1K$
1L$
1Q$
0N$
0O$
0P$
0Y$
00!
1##
10#
1k"
0M"
0W"
08#
0/#
17#
1"#
1V"
0i"
0L"
0;"
1K"
0J$
0L$
1N$
1W"
0k"
0~"
0##
00#
19#
1M"
1V#
1U#
1<"
0I"
0S"
1\"
0g"
1P#
0R#
0S#
0T#
18#
0"#
1j"
1P$
1O$
0N$
0K$
1J$
1M$
0+
0W"
1~"
10#
1L"
0j"
08#
0Q$
1K$
0M$
1f$
0g$
11$
01%
18%
1,$
0e$
x.!
01!
x2!
04!
0+!
06!
09#
00#
1##
1W"
0M"
0<"
1M$
1Q$
0O$
0J"
0T"
1]"
1j"
0o"
1t"
0Z#
0[#
19#
0##
1k"
0/
x-
0,
x)
0&
01
1M"
0k"
09#
1a$
1.%
0Q$
00%
17%
1+$
07!
08!
16!
05!
0;!
19!
1;"
xl"
0Y#
0L"
1U"
0m"
xW#
0V"
x^"
1X#
1k"
0p"
0_#
03
02
11
0b$
x/%
1N$
xc$
16%
1O$
1d$
x*$
0P$
06
14
00
0I!
1(!
1V"
1<"
0M"
0W"
xp"
xt"
xZ#
0]#
x_#
0`#
0a#
0N$
0D
1#
0E!
0,!
1W"
0@
0'
0C!
0D!
xE!
0G!
xI!
x(!
x,!
xD
0B
x@
0?
0>
x'
x#
#120000
1O
1z
1r!
0>%
0t!
0v!
#130000
0O
0z
0r!
1>%
1t!
1v!
1}#
1r#
1q#
0o#
1p#
0$#
0%$
1$$
0&$
0'$
0G$
0w!
0x!
1y!
0-"
0/"
05"
xY#
0V"
1i"
1^"
0j"
1|"
xo"
1"#
0.#
0E#
0}"
1!#
xD#
xK#
x|$
1L$
1r$
0K$
x.%
1Q$
0/%
1N$
xd$
13$
1[$
1Z$
0^!
1_!
1`!
1a!
1Y!
0"#
1.#
1/#
07#
1}"
1j"
0z!
1{!
0."
00"
07"
06"
0N#
x`#
xa#
0W"
0k"
xq"
1##
0~"
xF#
0I#
xJ#
1M#
0Q$
0L$
0J$
1K$
1W
1V
1U
0T
1b
1|!
18#
0/#
17#
1i$
12$
1Y$
1X$
x0!
0##
10#
1~"
1k"
1J$
0M$
0\"
1R#
0V#
0U#
08#
x+
19#
00#
1M$
1e$
0f$
11%
1.!
x1!
02!
x4!
x+!
xC!
xD!
0]"
09#
x/
0-
x,
1)
x&
x?
x>
10%
06!
09!
15!
1V"
x^"
xX#
01
xb$
x/%
0N$
04
10
1W"
x]#
xG!
xB
#140000
