{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1766429157138 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1766429157139 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 22 23:45:56 2025 " "Processing started: Mon Dec 22 23:45:56 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1766429157139 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766429157139 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RISCV_Fibonacci -c DE1_SoC_TOP " "Command: quartus_map --read_settings_files=on --write_settings_files=off RISCV_Fibonacci -c DE1_SoC_TOP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766429157139 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1766429158070 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1766429158070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Unit_New " "Found entity 1: Control_Unit_New" {  } { { "Control_Unit.sv" "" { Text "C:/Users/afnan/Downloads/CAO/Control_Unit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766429174471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766429174471 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux Top.sv " "Entity \"mux\" obtained from \"Top.sv\" instead of from Quartus Prime megafunction library" {  } { { "Top.sv" "" { Text "C:/Users/afnan/Downloads/CAO/Top.sv" 12 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1766429174475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.sv 3 3 " "Found 3 design units, including 3 entities, in source file top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "Top.sv" "" { Text "C:/Users/afnan/Downloads/CAO/Top.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766429174475 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux " "Found entity 2: mux" {  } { { "Top.sv" "" { Text "C:/Users/afnan/Downloads/CAO/Top.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766429174475 ""} { "Info" "ISGN_ENTITY_NAME" "3 Top " "Found entity 3: Top" {  } { { "Top.sv" "" { Text "C:/Users/afnan/Downloads/CAO/Top.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766429174475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766429174475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenseg.sv 1 1 " "Found 1 design units, including 1 entities, in source file sevenseg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSeg " "Found entity 1: SevenSeg" {  } { { "SevenSeg.sv" "" { Text "C:/Users/afnan/Downloads/CAO/SevenSeg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766429174479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766429174479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Reg_file " "Found entity 1: Reg_file" {  } { { "Reg_file.sv" "" { Text "C:/Users/afnan/Downloads/CAO/Reg_file.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766429174485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766429174485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file program_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Program_Counter " "Found entity 1: Program_Counter" {  } { { "Program_Counter.sv" "" { Text "C:/Users/afnan/Downloads/CAO/Program_Counter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766429174488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766429174488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipe_reg.sv 3 3 " "Found 3 design units, including 3 entities, in source file pipe_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pipe_reg " "Found entity 1: pipe_reg" {  } { { "pipe_reg.sv" "" { Text "C:/Users/afnan/Downloads/CAO/pipe_reg.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766429174492 ""} { "Info" "ISGN_ENTITY_NAME" "2 pipe_reg_with_low " "Found entity 2: pipe_reg_with_low" {  } { { "pipe_reg.sv" "" { Text "C:/Users/afnan/Downloads/CAO/pipe_reg.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766429174492 ""} { "Info" "ISGN_ENTITY_NAME" "3 pipe_reg_with_flush " "Found entity 3: pipe_reg_with_flush" {  } { { "pipe_reg.sv" "" { Text "C:/Users/afnan/Downloads/CAO/pipe_reg.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766429174492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766429174492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4x1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_4x1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4x1 " "Found entity 1: mux_4x1" {  } { { "mux_4x1.sv" "" { Text "C:/Users/afnan/Downloads/CAO/mux_4x1.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766429174495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766429174495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2x1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux_2x1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x1 " "Found entity 1: mux2x1" {  } { { "mux_2x1.sv" "" { Text "C:/Users/afnan/Downloads/CAO/mux_2x1.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766429174500 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux2x1_Hazard " "Found entity 2: mux2x1_Hazard" {  } { { "mux_2x1.sv" "" { Text "C:/Users/afnan/Downloads/CAO/mux_2x1.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766429174500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766429174500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inst_mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file inst_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 inst_mem " "Found entity 1: inst_mem" {  } { { "inst_mem.sv" "" { Text "C:/Users/afnan/Downloads/CAO/inst_mem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766429174504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766429174504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imm_gen.sv 1 1 " "Found 1 design units, including 1 entities, in source file imm_gen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 imm_gen " "Found entity 1: imm_gen" {  } { { "imm_gen.sv" "" { Text "C:/Users/afnan/Downloads/CAO/imm_gen.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766429174507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766429174507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hazard_detection.sv 1 1 " "Found 1 design units, including 1 entities, in source file hazard_detection.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hazard_detection " "Found entity 1: hazard_detection" {  } { { "hazard_detection.sv" "" { Text "C:/Users/afnan/Downloads/CAO/hazard_detection.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766429174511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766429174511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fwd_logic.sv 1 1 " "Found 1 design units, including 1 entities, in source file fwd_logic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fwd_logic " "Found entity 1: fwd_logic" {  } { { "fwd_logic.sv" "" { Text "C:/Users/afnan/Downloads/CAO/fwd_logic.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766429174516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766429174516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flush.sv 1 1 " "Found 1 design units, including 1 entities, in source file flush.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Flush " "Found entity 1: Flush" {  } { { "Flush.sv" "" { Text "C:/Users/afnan/Downloads/CAO/Flush.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766429174521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766429174521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.sv 1 1 " "Found 1 design units, including 1 entities, in source file dmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DMEM " "Found entity 1: DMEM" {  } { { "DMEM.sv" "" { Text "C:/Users/afnan/Downloads/CAO/DMEM.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766429174524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766429174524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_TOP " "Found entity 1: DE1_SoC_TOP" {  } { { "DE1_SoC_TOP.sv" "" { Text "C:/Users/afnan/Downloads/CAO/DE1_SoC_TOP.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766429174528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766429174528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branch_selector.sv 1 1 " "Found 1 design units, including 1 entities, in source file branch_selector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Branch_Selector " "Found entity 1: Branch_Selector" {  } { { "Branch_Selector.sv" "" { Text "C:/Users/afnan/Downloads/CAO/Branch_Selector.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766429174532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766429174532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branch_comp.sv 1 1 " "Found 1 design units, including 1 entities, in source file branch_comp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 branch_comp " "Found entity 1: branch_comp" {  } { { "branch_comp.sv" "" { Text "C:/Users/afnan/Downloads/CAO/branch_comp.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766429174536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766429174536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barrel_shifter.sv 1 1 " "Found 1 design units, including 1 entities, in source file barrel_shifter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Barrel_Shifter " "Found entity 1: Barrel_Shifter" {  } { { "Barrel_Shifter.sv" "" { Text "C:/Users/afnan/Downloads/CAO/Barrel_Shifter.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766429174540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766429174540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_logic.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_logic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_logic " "Found entity 1: alu_logic" {  } { { "alu_logic.sv" "" { Text "C:/Users/afnan/Downloads/CAO/alu_logic.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766429174544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766429174544 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1_SoC_TOP " "Elaborating entity \"DE1_SoC_TOP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1766429174652 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 DE1_SoC_TOP.sv(16) " "Verilog HDL assignment warning at DE1_SoC_TOP.sv(16): truncated value with size 32 to match size of target (26)" {  } { { "DE1_SoC_TOP.sv" "" { Text "C:/Users/afnan/Downloads/CAO/DE1_SoC_TOP.sv" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766429174654 "|DE1_SoC_TOP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Top Top:CPU_Instance " "Elaborating entity \"Top\" for hierarchy \"Top:CPU_Instance\"" {  } { { "DE1_SoC_TOP.sv" "CPU_Instance" { Text "C:/Users/afnan/Downloads/CAO/DE1_SoC_TOP.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766429174655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Program_Counter Top:CPU_Instance\|Program_Counter:PC " "Elaborating entity \"Program_Counter\" for hierarchy \"Top:CPU_Instance\|Program_Counter:PC\"" {  } { { "Top.sv" "PC" { Text "C:/Users/afnan/Downloads/CAO/Top.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766429174665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inst_mem Top:CPU_Instance\|inst_mem:IMem " "Elaborating entity \"inst_mem\" for hierarchy \"Top:CPU_Instance\|inst_mem:IMem\"" {  } { { "Top.sv" "IMem" { Text "C:/Users/afnan/Downloads/CAO/Top.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766429174668 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "registers.data_a 0 inst_mem.sv(2) " "Net \"registers.data_a\" at inst_mem.sv(2) has no driver or initial value, using a default initial value '0'" {  } { { "inst_mem.sv" "" { Text "C:/Users/afnan/Downloads/CAO/inst_mem.sv" 2 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766429174669 "|DE1_SoC_TOP|Top:CPU_Instance|inst_mem:IMem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "registers.waddr_a 0 inst_mem.sv(2) " "Net \"registers.waddr_a\" at inst_mem.sv(2) has no driver or initial value, using a default initial value '0'" {  } { { "inst_mem.sv" "" { Text "C:/Users/afnan/Downloads/CAO/inst_mem.sv" 2 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766429174669 "|DE1_SoC_TOP|Top:CPU_Instance|inst_mem:IMem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "registers.we_a 0 inst_mem.sv(2) " "Net \"registers.we_a\" at inst_mem.sv(2) has no driver or initial value, using a default initial value '0'" {  } { { "inst_mem.sv" "" { Text "C:/Users/afnan/Downloads/CAO/inst_mem.sv" 2 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766429174669 "|DE1_SoC_TOP|Top:CPU_Instance|inst_mem:IMem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder Top:CPU_Instance\|adder:PC_Adder " "Elaborating entity \"adder\" for hierarchy \"Top:CPU_Instance\|adder:PC_Adder\"" {  } { { "Top.sv" "PC_Adder" { Text "C:/Users/afnan/Downloads/CAO/Top.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766429174671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux Top:CPU_Instance\|mux:MUX_PC " "Elaborating entity \"mux\" for hierarchy \"Top:CPU_Instance\|mux:MUX_PC\"" {  } { { "Top.sv" "MUX_PC" { Text "C:/Users/afnan/Downloads/CAO/Top.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766429174672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipe_reg_with_low Top:CPU_Instance\|pipe_reg_with_low:reg_Fetch " "Elaborating entity \"pipe_reg_with_low\" for hierarchy \"Top:CPU_Instance\|pipe_reg_with_low:reg_Fetch\"" {  } { { "Top.sv" "reg_Fetch" { Text "C:/Users/afnan/Downloads/CAO/Top.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766429174674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hazard_detection Top:CPU_Instance\|hazard_detection:Hazard_Detect " "Elaborating entity \"hazard_detection\" for hierarchy \"Top:CPU_Instance\|hazard_detection:Hazard_Detect\"" {  } { { "Top.sv" "Hazard_Detect" { Text "C:/Users/afnan/Downloads/CAO/Top.sv" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766429174678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg_file Top:CPU_Instance\|Reg_file:RF " "Elaborating entity \"Reg_file\" for hierarchy \"Top:CPU_Instance\|Reg_file:RF\"" {  } { { "Top.sv" "RF" { Text "C:/Users/afnan/Downloads/CAO/Top.sv" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766429174681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imm_gen Top:CPU_Instance\|imm_gen:IM_Gen " "Elaborating entity \"imm_gen\" for hierarchy \"Top:CPU_Instance\|imm_gen:IM_Gen\"" {  } { { "Top.sv" "IM_Gen" { Text "C:/Users/afnan/Downloads/CAO/Top.sv" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766429174709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_Unit_New Top:CPU_Instance\|Control_Unit_New:CU " "Elaborating entity \"Control_Unit_New\" for hierarchy \"Top:CPU_Instance\|Control_Unit_New:CU\"" {  } { { "Top.sv" "CU" { Text "C:/Users/afnan/Downloads/CAO/Top.sv" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766429174712 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Control_Unit.sv(34) " "Verilog HDL Case Statement warning at Control_Unit.sv(34): incomplete case statement has no default case item" {  } { { "Control_Unit.sv" "" { Text "C:/Users/afnan/Downloads/CAO/Control_Unit.sv" 34 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1766429174714 "|DE1_SoC_TOP|Top:CPU_Instance|Control_Unit_New:CU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipe_reg_with_flush Top:CPU_Instance\|pipe_reg_with_flush:reg_Decode " "Elaborating entity \"pipe_reg_with_flush\" for hierarchy \"Top:CPU_Instance\|pipe_reg_with_flush:reg_Decode\"" {  } { { "Top.sv" "reg_Decode" { Text "C:/Users/afnan/Downloads/CAO/Top.sv" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766429174716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1 Top:CPU_Instance\|mux2x1:M1 " "Elaborating entity \"mux2x1\" for hierarchy \"Top:CPU_Instance\|mux2x1:M1\"" {  } { { "Top.sv" "M1" { Text "C:/Users/afnan/Downloads/CAO/Top.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766429174720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Branch_Selector Top:CPU_Instance\|Branch_Selector:BS " "Elaborating entity \"Branch_Selector\" for hierarchy \"Top:CPU_Instance\|Branch_Selector:BS\"" {  } { { "Top.sv" "BS" { Text "C:/Users/afnan/Downloads/CAO/Top.sv" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766429174723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4x1 Top:CPU_Instance\|mux_4x1:Fwd_Mux_A " "Elaborating entity \"mux_4x1\" for hierarchy \"Top:CPU_Instance\|mux_4x1:Fwd_Mux_A\"" {  } { { "Top.sv" "Fwd_Mux_A" { Text "C:/Users/afnan/Downloads/CAO/Top.sv" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766429174726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_logic Top:CPU_Instance\|alu_logic:ALU " "Elaborating entity \"alu_logic\" for hierarchy \"Top:CPU_Instance\|alu_logic:ALU\"" {  } { { "Top.sv" "ALU" { Text "C:/Users/afnan/Downloads/CAO/Top.sv" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766429174730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Barrel_Shifter Top:CPU_Instance\|alu_logic:ALU\|Barrel_Shifter:BS " "Elaborating entity \"Barrel_Shifter\" for hierarchy \"Top:CPU_Instance\|alu_logic:ALU\|Barrel_Shifter:BS\"" {  } { { "alu_logic.sv" "BS" { Text "C:/Users/afnan/Downloads/CAO/alu_logic.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766429174734 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out Barrel_Shifter.sv(54) " "Verilog HDL Always Construct warning at Barrel_Shifter.sv(54): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "Barrel_Shifter.sv" "" { Text "C:/Users/afnan/Downloads/CAO/Barrel_Shifter.sv" 54 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1766429174737 "|DE1_SoC_TOP|Top:CPU_Instance|alu_logic:ALU|Barrel_Shifter:BS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] Barrel_Shifter.sv(93) " "Inferred latch for \"out\[0\]\" at Barrel_Shifter.sv(93)" {  } { { "Barrel_Shifter.sv" "" { Text "C:/Users/afnan/Downloads/CAO/Barrel_Shifter.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1766429174738 "|DE1_SoC_TOP|Top:CPU_Instance|alu_logic:ALU|Barrel_Shifter:BS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] Barrel_Shifter.sv(93) " "Inferred latch for \"out\[1\]\" at Barrel_Shifter.sv(93)" {  } { { "Barrel_Shifter.sv" "" { Text "C:/Users/afnan/Downloads/CAO/Barrel_Shifter.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1766429174738 "|DE1_SoC_TOP|Top:CPU_Instance|alu_logic:ALU|Barrel_Shifter:BS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] Barrel_Shifter.sv(93) " "Inferred latch for \"out\[2\]\" at Barrel_Shifter.sv(93)" {  } { { "Barrel_Shifter.sv" "" { Text "C:/Users/afnan/Downloads/CAO/Barrel_Shifter.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1766429174738 "|DE1_SoC_TOP|Top:CPU_Instance|alu_logic:ALU|Barrel_Shifter:BS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] Barrel_Shifter.sv(93) " "Inferred latch for \"out\[3\]\" at Barrel_Shifter.sv(93)" {  } { { "Barrel_Shifter.sv" "" { Text "C:/Users/afnan/Downloads/CAO/Barrel_Shifter.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1766429174738 "|DE1_SoC_TOP|Top:CPU_Instance|alu_logic:ALU|Barrel_Shifter:BS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] Barrel_Shifter.sv(93) " "Inferred latch for \"out\[4\]\" at Barrel_Shifter.sv(93)" {  } { { "Barrel_Shifter.sv" "" { Text "C:/Users/afnan/Downloads/CAO/Barrel_Shifter.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1766429174738 "|DE1_SoC_TOP|Top:CPU_Instance|alu_logic:ALU|Barrel_Shifter:BS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] Barrel_Shifter.sv(93) " "Inferred latch for \"out\[5\]\" at Barrel_Shifter.sv(93)" {  } { { "Barrel_Shifter.sv" "" { Text "C:/Users/afnan/Downloads/CAO/Barrel_Shifter.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1766429174738 "|DE1_SoC_TOP|Top:CPU_Instance|alu_logic:ALU|Barrel_Shifter:BS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] Barrel_Shifter.sv(93) " "Inferred latch for \"out\[6\]\" at Barrel_Shifter.sv(93)" {  } { { "Barrel_Shifter.sv" "" { Text "C:/Users/afnan/Downloads/CAO/Barrel_Shifter.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1766429174738 "|DE1_SoC_TOP|Top:CPU_Instance|alu_logic:ALU|Barrel_Shifter:BS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] Barrel_Shifter.sv(93) " "Inferred latch for \"out\[7\]\" at Barrel_Shifter.sv(93)" {  } { { "Barrel_Shifter.sv" "" { Text "C:/Users/afnan/Downloads/CAO/Barrel_Shifter.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1766429174738 "|DE1_SoC_TOP|Top:CPU_Instance|alu_logic:ALU|Barrel_Shifter:BS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[8\] Barrel_Shifter.sv(93) " "Inferred latch for \"out\[8\]\" at Barrel_Shifter.sv(93)" {  } { { "Barrel_Shifter.sv" "" { Text "C:/Users/afnan/Downloads/CAO/Barrel_Shifter.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1766429174738 "|DE1_SoC_TOP|Top:CPU_Instance|alu_logic:ALU|Barrel_Shifter:BS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[9\] Barrel_Shifter.sv(93) " "Inferred latch for \"out\[9\]\" at Barrel_Shifter.sv(93)" {  } { { "Barrel_Shifter.sv" "" { Text "C:/Users/afnan/Downloads/CAO/Barrel_Shifter.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1766429174738 "|DE1_SoC_TOP|Top:CPU_Instance|alu_logic:ALU|Barrel_Shifter:BS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[10\] Barrel_Shifter.sv(93) " "Inferred latch for \"out\[10\]\" at Barrel_Shifter.sv(93)" {  } { { "Barrel_Shifter.sv" "" { Text "C:/Users/afnan/Downloads/CAO/Barrel_Shifter.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1766429174739 "|DE1_SoC_TOP|Top:CPU_Instance|alu_logic:ALU|Barrel_Shifter:BS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[11\] Barrel_Shifter.sv(93) " "Inferred latch for \"out\[11\]\" at Barrel_Shifter.sv(93)" {  } { { "Barrel_Shifter.sv" "" { Text "C:/Users/afnan/Downloads/CAO/Barrel_Shifter.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1766429174739 "|DE1_SoC_TOP|Top:CPU_Instance|alu_logic:ALU|Barrel_Shifter:BS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[12\] Barrel_Shifter.sv(93) " "Inferred latch for \"out\[12\]\" at Barrel_Shifter.sv(93)" {  } { { "Barrel_Shifter.sv" "" { Text "C:/Users/afnan/Downloads/CAO/Barrel_Shifter.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1766429174739 "|DE1_SoC_TOP|Top:CPU_Instance|alu_logic:ALU|Barrel_Shifter:BS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[13\] Barrel_Shifter.sv(93) " "Inferred latch for \"out\[13\]\" at Barrel_Shifter.sv(93)" {  } { { "Barrel_Shifter.sv" "" { Text "C:/Users/afnan/Downloads/CAO/Barrel_Shifter.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1766429174739 "|DE1_SoC_TOP|Top:CPU_Instance|alu_logic:ALU|Barrel_Shifter:BS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[14\] Barrel_Shifter.sv(93) " "Inferred latch for \"out\[14\]\" at Barrel_Shifter.sv(93)" {  } { { "Barrel_Shifter.sv" "" { Text "C:/Users/afnan/Downloads/CAO/Barrel_Shifter.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1766429174739 "|DE1_SoC_TOP|Top:CPU_Instance|alu_logic:ALU|Barrel_Shifter:BS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[15\] Barrel_Shifter.sv(93) " "Inferred latch for \"out\[15\]\" at Barrel_Shifter.sv(93)" {  } { { "Barrel_Shifter.sv" "" { Text "C:/Users/afnan/Downloads/CAO/Barrel_Shifter.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1766429174739 "|DE1_SoC_TOP|Top:CPU_Instance|alu_logic:ALU|Barrel_Shifter:BS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[16\] Barrel_Shifter.sv(93) " "Inferred latch for \"out\[16\]\" at Barrel_Shifter.sv(93)" {  } { { "Barrel_Shifter.sv" "" { Text "C:/Users/afnan/Downloads/CAO/Barrel_Shifter.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1766429174739 "|DE1_SoC_TOP|Top:CPU_Instance|alu_logic:ALU|Barrel_Shifter:BS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[17\] Barrel_Shifter.sv(93) " "Inferred latch for \"out\[17\]\" at Barrel_Shifter.sv(93)" {  } { { "Barrel_Shifter.sv" "" { Text "C:/Users/afnan/Downloads/CAO/Barrel_Shifter.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1766429174739 "|DE1_SoC_TOP|Top:CPU_Instance|alu_logic:ALU|Barrel_Shifter:BS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[18\] Barrel_Shifter.sv(93) " "Inferred latch for \"out\[18\]\" at Barrel_Shifter.sv(93)" {  } { { "Barrel_Shifter.sv" "" { Text "C:/Users/afnan/Downloads/CAO/Barrel_Shifter.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1766429174739 "|DE1_SoC_TOP|Top:CPU_Instance|alu_logic:ALU|Barrel_Shifter:BS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[19\] Barrel_Shifter.sv(93) " "Inferred latch for \"out\[19\]\" at Barrel_Shifter.sv(93)" {  } { { "Barrel_Shifter.sv" "" { Text "C:/Users/afnan/Downloads/CAO/Barrel_Shifter.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1766429174739 "|DE1_SoC_TOP|Top:CPU_Instance|alu_logic:ALU|Barrel_Shifter:BS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[20\] Barrel_Shifter.sv(93) " "Inferred latch for \"out\[20\]\" at Barrel_Shifter.sv(93)" {  } { { "Barrel_Shifter.sv" "" { Text "C:/Users/afnan/Downloads/CAO/Barrel_Shifter.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1766429174740 "|DE1_SoC_TOP|Top:CPU_Instance|alu_logic:ALU|Barrel_Shifter:BS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[21\] Barrel_Shifter.sv(93) " "Inferred latch for \"out\[21\]\" at Barrel_Shifter.sv(93)" {  } { { "Barrel_Shifter.sv" "" { Text "C:/Users/afnan/Downloads/CAO/Barrel_Shifter.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1766429174740 "|DE1_SoC_TOP|Top:CPU_Instance|alu_logic:ALU|Barrel_Shifter:BS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[22\] Barrel_Shifter.sv(93) " "Inferred latch for \"out\[22\]\" at Barrel_Shifter.sv(93)" {  } { { "Barrel_Shifter.sv" "" { Text "C:/Users/afnan/Downloads/CAO/Barrel_Shifter.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1766429174740 "|DE1_SoC_TOP|Top:CPU_Instance|alu_logic:ALU|Barrel_Shifter:BS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[23\] Barrel_Shifter.sv(93) " "Inferred latch for \"out\[23\]\" at Barrel_Shifter.sv(93)" {  } { { "Barrel_Shifter.sv" "" { Text "C:/Users/afnan/Downloads/CAO/Barrel_Shifter.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1766429174740 "|DE1_SoC_TOP|Top:CPU_Instance|alu_logic:ALU|Barrel_Shifter:BS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[24\] Barrel_Shifter.sv(93) " "Inferred latch for \"out\[24\]\" at Barrel_Shifter.sv(93)" {  } { { "Barrel_Shifter.sv" "" { Text "C:/Users/afnan/Downloads/CAO/Barrel_Shifter.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1766429174740 "|DE1_SoC_TOP|Top:CPU_Instance|alu_logic:ALU|Barrel_Shifter:BS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[25\] Barrel_Shifter.sv(93) " "Inferred latch for \"out\[25\]\" at Barrel_Shifter.sv(93)" {  } { { "Barrel_Shifter.sv" "" { Text "C:/Users/afnan/Downloads/CAO/Barrel_Shifter.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1766429174740 "|DE1_SoC_TOP|Top:CPU_Instance|alu_logic:ALU|Barrel_Shifter:BS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[26\] Barrel_Shifter.sv(93) " "Inferred latch for \"out\[26\]\" at Barrel_Shifter.sv(93)" {  } { { "Barrel_Shifter.sv" "" { Text "C:/Users/afnan/Downloads/CAO/Barrel_Shifter.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1766429174740 "|DE1_SoC_TOP|Top:CPU_Instance|alu_logic:ALU|Barrel_Shifter:BS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[27\] Barrel_Shifter.sv(93) " "Inferred latch for \"out\[27\]\" at Barrel_Shifter.sv(93)" {  } { { "Barrel_Shifter.sv" "" { Text "C:/Users/afnan/Downloads/CAO/Barrel_Shifter.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1766429174740 "|DE1_SoC_TOP|Top:CPU_Instance|alu_logic:ALU|Barrel_Shifter:BS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[28\] Barrel_Shifter.sv(93) " "Inferred latch for \"out\[28\]\" at Barrel_Shifter.sv(93)" {  } { { "Barrel_Shifter.sv" "" { Text "C:/Users/afnan/Downloads/CAO/Barrel_Shifter.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1766429174740 "|DE1_SoC_TOP|Top:CPU_Instance|alu_logic:ALU|Barrel_Shifter:BS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[29\] Barrel_Shifter.sv(93) " "Inferred latch for \"out\[29\]\" at Barrel_Shifter.sv(93)" {  } { { "Barrel_Shifter.sv" "" { Text "C:/Users/afnan/Downloads/CAO/Barrel_Shifter.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1766429174741 "|DE1_SoC_TOP|Top:CPU_Instance|alu_logic:ALU|Barrel_Shifter:BS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[30\] Barrel_Shifter.sv(93) " "Inferred latch for \"out\[30\]\" at Barrel_Shifter.sv(93)" {  } { { "Barrel_Shifter.sv" "" { Text "C:/Users/afnan/Downloads/CAO/Barrel_Shifter.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1766429174741 "|DE1_SoC_TOP|Top:CPU_Instance|alu_logic:ALU|Barrel_Shifter:BS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[31\] Barrel_Shifter.sv(93) " "Inferred latch for \"out\[31\]\" at Barrel_Shifter.sv(93)" {  } { { "Barrel_Shifter.sv" "" { Text "C:/Users/afnan/Downloads/CAO/Barrel_Shifter.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1766429174741 "|DE1_SoC_TOP|Top:CPU_Instance|alu_logic:ALU|Barrel_Shifter:BS"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipe_reg Top:CPU_Instance\|pipe_reg:reg_Execute " "Elaborating entity \"pipe_reg\" for hierarchy \"Top:CPU_Instance\|pipe_reg:reg_Execute\"" {  } { { "Top.sv" "reg_Execute" { Text "C:/Users/afnan/Downloads/CAO/Top.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766429174742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fwd_logic Top:CPU_Instance\|fwd_logic:Forward_Logic " "Elaborating entity \"fwd_logic\" for hierarchy \"Top:CPU_Instance\|fwd_logic:Forward_Logic\"" {  } { { "Top.sv" "Forward_Logic" { Text "C:/Users/afnan/Downloads/CAO/Top.sv" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766429174747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DMEM Top:CPU_Instance\|DMEM:Data_Mem " "Elaborating entity \"DMEM\" for hierarchy \"Top:CPU_Instance\|DMEM:Data_Mem\"" {  } { { "Top.sv" "Data_Mem" { Text "C:/Users/afnan/Downloads/CAO/Top.sv" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766429174752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipe_reg Top:CPU_Instance\|pipe_reg:Mem_reg " "Elaborating entity \"pipe_reg\" for hierarchy \"Top:CPU_Instance\|pipe_reg:Mem_reg\"" {  } { { "Top.sv" "Mem_reg" { Text "C:/Users/afnan/Downloads/CAO/Top.sv" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766429174773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSeg SevenSeg:digit0 " "Elaborating entity \"SevenSeg\" for hierarchy \"SevenSeg:digit0\"" {  } { { "DE1_SoC_TOP.sv" "digit0" { Text "C:/Users/afnan/Downloads/CAO/DE1_SoC_TOP.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766429174777 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Top:CPU_Instance\|BrEq " "Net \"Top:CPU_Instance\|BrEq\" is missing source, defaulting to GND" {  } { { "Top.sv" "BrEq" { Text "C:/Users/afnan/Downloads/CAO/Top.sv" 33 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1766429175164 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Top:CPU_Instance\|BrLt " "Net \"Top:CPU_Instance\|BrLt\" is missing source, defaulting to GND" {  } { { "Top.sv" "BrLt" { Text "C:/Users/afnan/Downloads/CAO/Top.sv" 33 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1766429175164 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Top:CPU_Instance\|flush " "Net \"Top:CPU_Instance\|flush\" is missing source, defaulting to GND" {  } { { "Top.sv" "flush" { Text "C:/Users/afnan/Downloads/CAO/Top.sv" 33 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1766429175164 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1766429175164 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1766429180100 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "536 " "536 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1766429180578 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1766429181174 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766429181174 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "DE1_SoC_TOP.sv" "" { Text "C:/Users/afnan/Downloads/CAO/DE1_SoC_TOP.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766429181371 "|DE1_SoC_TOP|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "DE1_SoC_TOP.sv" "" { Text "C:/Users/afnan/Downloads/CAO/DE1_SoC_TOP.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766429181371 "|DE1_SoC_TOP|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "DE1_SoC_TOP.sv" "" { Text "C:/Users/afnan/Downloads/CAO/DE1_SoC_TOP.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766429181371 "|DE1_SoC_TOP|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1766429181371 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "710 " "Implemented 710 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1766429181377 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1766429181377 ""} { "Info" "ICUT_CUT_TM_LCELLS" "681 " "Implemented 681 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1766429181377 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1766429181377 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4813 " "Peak virtual memory: 4813 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1766429181465 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 22 23:46:21 2025 " "Processing ended: Mon Dec 22 23:46:21 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1766429181465 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1766429181465 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1766429181465 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1766429181465 ""}
