{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1607312997922 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1607312997922 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 07 11:49:57 2020 " "Processing started: Mon Dec 07 11:49:57 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1607312997922 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1607312997922 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off decoder -c decoder " "Command: quartus_map --read_settings_files=on --write_settings_files=off decoder -c decoder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1607312997922 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1607312998116 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"'1\";  expecting \";\" decoder.v(9) " "Verilog HDL syntax error at decoder.v(9) near text \"'1\";  expecting \";\"" {  } { { "decoder.v" "" { Text "D:/verilog_project/decoder/decoder.v" 9 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1607312998146 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "'1 decoder.v(9) " "Verilog HDL error at decoder.v(9): '1 is a SystemVerilog feature" {  } { { "decoder.v" "" { Text "D:/verilog_project/decoder/decoder.v" 9 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Quartus II" 0 -1 1607312998146 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"'1\";  expecting \";\" decoder.v(10) " "Verilog HDL syntax error at decoder.v(10) near text \"'1\";  expecting \";\"" {  } { { "decoder.v" "" { Text "D:/verilog_project/decoder/decoder.v" 10 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1607312998146 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "'1 decoder.v(10) " "Verilog HDL error at decoder.v(10): '1 is a SystemVerilog feature" {  } { { "decoder.v" "" { Text "D:/verilog_project/decoder/decoder.v" 10 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Quartus II" 0 -1 1607312998146 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"'1\";  expecting \";\" decoder.v(11) " "Verilog HDL syntax error at decoder.v(11) near text \"'1\";  expecting \";\"" {  } { { "decoder.v" "" { Text "D:/verilog_project/decoder/decoder.v" 11 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1607312998146 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "'1 decoder.v(11) " "Verilog HDL error at decoder.v(11): '1 is a SystemVerilog feature" {  } { { "decoder.v" "" { Text "D:/verilog_project/decoder/decoder.v" 11 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Quartus II" 0 -1 1607312998146 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"'1\";  expecting \";\" decoder.v(12) " "Verilog HDL syntax error at decoder.v(12) near text \"'1\";  expecting \";\"" {  } { { "decoder.v" "" { Text "D:/verilog_project/decoder/decoder.v" 12 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1607312998146 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "'1 decoder.v(12) " "Verilog HDL error at decoder.v(12): '1 is a SystemVerilog feature" {  } { { "decoder.v" "" { Text "D:/verilog_project/decoder/decoder.v" 12 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Quartus II" 0 -1 1607312998146 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"'1\";  expecting \";\" decoder.v(13) " "Verilog HDL syntax error at decoder.v(13) near text \"'1\";  expecting \";\"" {  } { { "decoder.v" "" { Text "D:/verilog_project/decoder/decoder.v" 13 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1607312998146 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "'1 decoder.v(13) " "Verilog HDL error at decoder.v(13): '1 is a SystemVerilog feature" {  } { { "decoder.v" "" { Text "D:/verilog_project/decoder/decoder.v" 13 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Quartus II" 0 -1 1607312998146 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"'1\";  expecting \";\" decoder.v(14) " "Verilog HDL syntax error at decoder.v(14) near text \"'1\";  expecting \";\"" {  } { { "decoder.v" "" { Text "D:/verilog_project/decoder/decoder.v" 14 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1607312998146 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "'1 decoder.v(14) " "Verilog HDL error at decoder.v(14): '1 is a SystemVerilog feature" {  } { { "decoder.v" "" { Text "D:/verilog_project/decoder/decoder.v" 14 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Quartus II" 0 -1 1607312998146 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"'1\";  expecting \";\" decoder.v(15) " "Verilog HDL syntax error at decoder.v(15) near text \"'1\";  expecting \";\"" {  } { { "decoder.v" "" { Text "D:/verilog_project/decoder/decoder.v" 15 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1607312998146 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "'1 decoder.v(15) " "Verilog HDL error at decoder.v(15): '1 is a SystemVerilog feature" {  } { { "decoder.v" "" { Text "D:/verilog_project/decoder/decoder.v" 15 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Quartus II" 0 -1 1607312998146 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"'0\";  expecting \";\" decoder.v(16) " "Verilog HDL syntax error at decoder.v(16) near text \"'0\";  expecting \";\"" {  } { { "decoder.v" "" { Text "D:/verilog_project/decoder/decoder.v" 16 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1607312998146 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "'0 decoder.v(16) " "Verilog HDL error at decoder.v(16): '0 is a SystemVerilog feature" {  } { { "decoder.v" "" { Text "D:/verilog_project/decoder/decoder.v" 16 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Quartus II" 0 -1 1607312998146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.v 0 0 " "Found 0 design units, including 0 entities, in source file decoder.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607312998146 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 16 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 16 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4619 " "Peak virtual memory: 4619 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1607312998186 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Dec 07 11:49:58 2020 " "Processing ended: Mon Dec 07 11:49:58 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1607312998186 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1607312998186 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1607312998186 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1607312998186 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 18 s 0 s " "Quartus II Full Compilation was unsuccessful. 18 errors, 0 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1607312998768 ""}
