From 9d54cba3a616db9dcdbf8fd663d2b4fd04dfee81 Mon Sep 17 00:00:00 2001
From: Nancy Chen <Nancy.Chen@freescale.com>
Date: Wed, 4 Jun 2008 14:04:45 -0500
Subject: [PATCH] ENGR00077175 PMCR1 register is not set correctly

PMCR1 register is not set correctly

Signed-off-by: Nancy Chen <Nancy.Chen@freescale.com>
---
 arch/arm/mach-mx3/clock.c |    7 -------
 1 files changed, 0 insertions(+), 7 deletions(-)

diff --git a/arch/arm/mach-mx3/clock.c b/arch/arm/mach-mx3/clock.c
index 4d333a4..630cadd 100644
--- a/arch/arm/mach-mx3/clock.c
+++ b/arch/arm/mach-mx3/clock.c
@@ -1192,13 +1192,6 @@ int __init mxc_clocks_init(void)
 
 	clk_enable(&serial_pll_clk);
 
-	if (cpu_is_mx31_rev(CHIP_REV_2_0) > 0 || cpu_is_mx32()) {
-		reg = __raw_readl(MXC_CCM_PMCR1);
-		/* No PLL restart on DVFS switch; enable auto EMI handshake */
-		reg |= MXC_CCM_PMCR1_PLLRDIS | MXC_CCM_PMCR1_EMIRQ_EN;
-		__raw_writel(reg, MXC_CCM_PMCR1);
-	}
-
 	cpu_curr_wp = cpu_clk.rate / ahb_clk.rate - 1;
 	cpu_wp_tbl = get_cpu_wp(&cpu_wp_nr);
 
-- 
1.5.4.4

