

Implementation tool: Xilinx Vivado v.2017.2
Project:             hipacc_project
Solution:            solution1
Device target:       xc7z100ffg900-1
Report date:         Sat Apr 14 23:35:01 CEST 2018

#=== Post-Implementation Resource usage ===
SLICE:        42583
LUT:         109128
FF:          165024
DSP:           1610
BRAM:            60
SRL:           8011
#=== Final timing ===
CP required:    6.660
CP achieved post-synthesis:    5.746
CP achieved post-implementation:    6.418
Timing met
