#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun May 23 22:10:59 2021
# Process ID: 16468
# Current directory: C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18860 C:\Users\Vrael\Desktop\FFT_Project\module_sim\fft_module\fft_module.xpr
# Log file: C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/vivado.log
# Journal file: C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Vivado_2018_3/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 684.418 ; gain = 95.063
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Vivado_2018_3/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Main_Module_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Im_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Sin_Im_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Re_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Cos_Re_Factors_ROM_Init.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Main_Module_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/FFT_STAGE.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_STAGE
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/Main_Module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/Reverse_Input_Data_Adress.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reverse_Input_Data_Adress
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/Simplified_fft_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Simplified_fft_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/imports/rtl_blocks/s_mult_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module change_sign_rtl
INFO: [VRFC 10-311] analyzing module s_mult_rtl
INFO: [VRFC 10-311] analyzing module comp_mult_rtl
INFO: [VRFC 10-311] analyzing module fft_block_rtl
INFO: [VRFC 10-311] analyzing module fft_block_simplified_rtl
INFO: [VRFC 10-311] analyzing module addr_rearr_comb
INFO: [VRFC 10-311] analyzing module fft_wrap
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sim_1/new/Main_Module_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Module_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado_2018_3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2ce66c6aef364950b00b24e9ac48c0c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Main_Module_TB_behav xil_defaultlib.Main_Module_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.fft_package
Compiling module xil_defaultlib.addr_rearr_comb_default
Compiling module xil_defaultlib.Reverse_Input_Data_Adress
Compiling module xil_defaultlib.fft_block_simplified_rtl
Compiling module xil_defaultlib.Simplified_fft_stage
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.Phase_Im_Factor_ROM_Memory
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.Phase_Re_Factor_ROM_Memory
Compiling module xil_defaultlib.change_sign_rtl
Compiling module xil_defaultlib.s_mult_rtl
Compiling module xil_defaultlib.comp_mult_rtl
Compiling module xil_defaultlib.fft_block_rtl
Compiling module xil_defaultlib.FFT_STAGE
Compiling module xil_defaultlib.FFT_STAGE(Number_Of_Stage=2)
Compiling module xil_defaultlib.FFT_STAGE(Number_Of_Stage=3)
Compiling module xil_defaultlib.Main_Module_default
Compiling module xil_defaultlib.Main_Module_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Main_Module_TB_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/xsim.dir/Main_Module_TB_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun May 23 22:12:02 2021...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 744.996 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Main_Module_TB_behav -key {Behavioral:sim_1:Functional:Main_Module_TB} -tclbatch {Main_Module_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source Main_Module_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[1].FFT_INSTANCE.Im_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[1].FFT_INSTANCE.Re_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[2].FFT_INSTANCE.Im_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[2].FFT_INSTANCE.Re_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[3].FFT_INSTANCE.Im_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[3].FFT_INSTANCE.Re_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Too many words specified in data file C:/Users/Vrael/Desktop/FFT_Project/SDUP_FFT/Input_Vectors.csv
$finish called at time : 395 ns : File "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sim_1/new/Main_Module_TB.sv" Line 71
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Main_Module_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 752.527 ; gain = 7.531
run 10 us
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Vivado_2018_3/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Main_Module_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Im_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Sin_Im_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Re_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Cos_Re_Factors_ROM_Init.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Main_Module_TB_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado_2018_3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2ce66c6aef364950b00b24e9ac48c0c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Main_Module_TB_behav xil_defaultlib.Main_Module_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[1].FFT_INSTANCE.Im_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[1].FFT_INSTANCE.Re_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[2].FFT_INSTANCE.Im_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[2].FFT_INSTANCE.Re_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[3].FFT_INSTANCE.Im_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[3].FFT_INSTANCE.Re_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Too many words specified in data file C:/Users/Vrael/Desktop/FFT_Project/SDUP_FFT/Input_Vectors.csv
$finish called at time : 395 ns : File "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sim_1/new/Main_Module_TB.sv" Line 71
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 806.145 ; gain = 0.000
run 10 us
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Vivado_2018_3/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Main_Module_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Im_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Sin_Im_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Re_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Cos_Re_Factors_ROM_Init.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Main_Module_TB_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado_2018_3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2ce66c6aef364950b00b24e9ac48c0c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Main_Module_TB_behav xil_defaultlib.Main_Module_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[1].FFT_INSTANCE.Im_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[1].FFT_INSTANCE.Re_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[2].FFT_INSTANCE.Im_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[2].FFT_INSTANCE.Re_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[3].FFT_INSTANCE.Im_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[3].FFT_INSTANCE.Re_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Too many words specified in data file C:/Users/Vrael/Desktop/FFT_Project/SDUP_FFT/Input_Vectors.csv
$finish called at time : 395 ns : File "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sim_1/new/Main_Module_TB.sv" Line 71
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 863.363 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Vivado_2018_3/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Main_Module_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Im_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Sin_Im_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Re_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Cos_Re_Factors_ROM_Init.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Main_Module_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/FFT_STAGE.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_STAGE
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/Main_Module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/Reverse_Input_Data_Adress.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reverse_Input_Data_Adress
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/Simplified_fft_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Simplified_fft_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/imports/rtl_blocks/s_mult_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module change_sign_rtl
INFO: [VRFC 10-311] analyzing module s_mult_rtl
INFO: [VRFC 10-311] analyzing module comp_mult_rtl
INFO: [VRFC 10-311] analyzing module fft_block_rtl
INFO: [VRFC 10-311] analyzing module fft_block_simplified_rtl
INFO: [VRFC 10-311] analyzing module addr_rearr_comb
INFO: [VRFC 10-311] analyzing module fft_wrap
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sim_1/new/Main_Module_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Module_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado_2018_3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2ce66c6aef364950b00b24e9ac48c0c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Main_Module_TB_behav xil_defaultlib.Main_Module_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.fft_package
Compiling module xil_defaultlib.addr_rearr_comb_default
Compiling module xil_defaultlib.Reverse_Input_Data_Adress
Compiling module xil_defaultlib.fft_block_simplified_rtl
Compiling module xil_defaultlib.Simplified_fft_stage
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.Phase_Im_Factor_ROM_Memory
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.Phase_Re_Factor_ROM_Memory
Compiling module xil_defaultlib.change_sign_rtl
Compiling module xil_defaultlib.s_mult_rtl
Compiling module xil_defaultlib.comp_mult_rtl
Compiling module xil_defaultlib.fft_block_rtl
Compiling module xil_defaultlib.FFT_STAGE
Compiling module xil_defaultlib.FFT_STAGE(Number_Of_Stage=2)
Compiling module xil_defaultlib.FFT_STAGE(Number_Of_Stage=3)
Compiling module xil_defaultlib.Main_Module_default
Compiling module xil_defaultlib.Main_Module_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Main_Module_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[1].FFT_INSTANCE.Im_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[1].FFT_INSTANCE.Re_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[2].FFT_INSTANCE.Im_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[2].FFT_INSTANCE.Re_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[3].FFT_INSTANCE.Im_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[3].FFT_INSTANCE.Re_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Too many words specified in data file C:/Users/Vrael/Desktop/FFT_Project/SDUP_FFT/Input_Vectors.csv
$finish called at time : 395 ns : File "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sim_1/new/Main_Module_TB.sv" Line 71
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 863.363 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Vivado_2018_3/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Main_Module_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Im_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Sin_Im_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Re_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Cos_Re_Factors_ROM_Init.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Main_Module_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/FFT_STAGE.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_STAGE
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/Main_Module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/Reverse_Input_Data_Adress.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reverse_Input_Data_Adress
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/Simplified_fft_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Simplified_fft_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/imports/rtl_blocks/s_mult_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module change_sign_rtl
INFO: [VRFC 10-311] analyzing module s_mult_rtl
INFO: [VRFC 10-311] analyzing module comp_mult_rtl
INFO: [VRFC 10-311] analyzing module fft_block_rtl
INFO: [VRFC 10-311] analyzing module fft_block_simplified_rtl
INFO: [VRFC 10-311] analyzing module addr_rearr_comb
INFO: [VRFC 10-311] analyzing module fft_wrap
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sim_1/new/Main_Module_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Module_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado_2018_3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2ce66c6aef364950b00b24e9ac48c0c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Main_Module_TB_behav xil_defaultlib.Main_Module_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.fft_package
Compiling module xil_defaultlib.addr_rearr_comb_default
Compiling module xil_defaultlib.Reverse_Input_Data_Adress
Compiling module xil_defaultlib.fft_block_simplified_rtl
Compiling module xil_defaultlib.Simplified_fft_stage
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.Phase_Im_Factor_ROM_Memory
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.Phase_Re_Factor_ROM_Memory
Compiling module xil_defaultlib.change_sign_rtl
Compiling module xil_defaultlib.s_mult_rtl
Compiling module xil_defaultlib.comp_mult_rtl
Compiling module xil_defaultlib.fft_block_rtl
Compiling module xil_defaultlib.FFT_STAGE
Compiling module xil_defaultlib.FFT_STAGE(Number_Of_Stage=2)
Compiling module xil_defaultlib.FFT_STAGE(Number_Of_Stage=3)
Compiling module xil_defaultlib.Main_Module_default
Compiling module xil_defaultlib.Main_Module_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Main_Module_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[1].FFT_INSTANCE.Im_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[1].FFT_INSTANCE.Re_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[2].FFT_INSTANCE.Im_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[2].FFT_INSTANCE.Re_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[3].FFT_INSTANCE.Im_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[3].FFT_INSTANCE.Re_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Too many words specified in data file C:/Users/Vrael/Desktop/FFT_Project/SDUP_FFT/Input_Vectors.csv
$finish called at time : 395 ns : File "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sim_1/new/Main_Module_TB.sv" Line 71
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 881.504 ; gain = 0.000
run 10 us
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Vivado_2018_3/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Main_Module_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Im_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Sin_Im_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Re_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Cos_Re_Factors_ROM_Init.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Main_Module_TB_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado_2018_3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2ce66c6aef364950b00b24e9ac48c0c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Main_Module_TB_behav xil_defaultlib.Main_Module_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[1].FFT_INSTANCE.Im_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[1].FFT_INSTANCE.Re_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[2].FFT_INSTANCE.Im_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[2].FFT_INSTANCE.Re_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[3].FFT_INSTANCE.Im_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[3].FFT_INSTANCE.Re_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Too many words specified in data file C:/Users/Vrael/Desktop/FFT_Project/SDUP_FFT/Input_Vectors.csv
$finish called at time : 395 ns : File "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sim_1/new/Main_Module_TB.sv" Line 71
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 905.527 ; gain = 0.000
run 10 us
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Vivado_2018_3/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Main_Module_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Im_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Sin_Im_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Re_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Cos_Re_Factors_ROM_Init.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Main_Module_TB_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado_2018_3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2ce66c6aef364950b00b24e9ac48c0c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Main_Module_TB_behav xil_defaultlib.Main_Module_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[1].FFT_INSTANCE.Im_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[1].FFT_INSTANCE.Re_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[2].FFT_INSTANCE.Im_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[2].FFT_INSTANCE.Re_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[3].FFT_INSTANCE.Im_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[3].FFT_INSTANCE.Re_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Too many words specified in data file C:/Users/Vrael/Desktop/FFT_Project/SDUP_FFT/Input_Vectors.csv
$finish called at time : 395 ns : File "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sim_1/new/Main_Module_TB.sv" Line 71
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 959.766 ; gain = 0.000
run 10 us
run 10 us
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Vivado_2018_3/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Main_Module_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Im_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Sin_Im_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Re_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Cos_Re_Factors_ROM_Init.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Main_Module_TB_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado_2018_3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2ce66c6aef364950b00b24e9ac48c0c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Main_Module_TB_behav xil_defaultlib.Main_Module_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[1].FFT_INSTANCE.Im_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[1].FFT_INSTANCE.Re_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[2].FFT_INSTANCE.Im_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[2].FFT_INSTANCE.Re_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[3].FFT_INSTANCE.Im_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[3].FFT_INSTANCE.Re_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Too many words specified in data file C:/Users/Vrael/Desktop/FFT_Project/SDUP_FFT/Input_Vectors.csv
$finish called at time : 395 ns : File "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sim_1/new/Main_Module_TB.sv" Line 71
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1001.352 ; gain = 0.000
run 10 us
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Vivado_2018_3/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Main_Module_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Im_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Sin_Im_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Re_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Cos_Re_Factors_ROM_Init.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Main_Module_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/FFT_STAGE.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_STAGE
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/Main_Module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/Reverse_Input_Data_Adress.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reverse_Input_Data_Adress
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/Simplified_fft_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Simplified_fft_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/imports/rtl_blocks/s_mult_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module change_sign_rtl
INFO: [VRFC 10-311] analyzing module s_mult_rtl
INFO: [VRFC 10-311] analyzing module comp_mult_rtl
INFO: [VRFC 10-311] analyzing module fft_block_rtl
INFO: [VRFC 10-311] analyzing module fft_block_simplified_rtl
INFO: [VRFC 10-311] analyzing module addr_rearr_comb
INFO: [VRFC 10-311] analyzing module fft_wrap
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sim_1/new/Main_Module_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Module_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado_2018_3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2ce66c6aef364950b00b24e9ac48c0c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Main_Module_TB_behav xil_defaultlib.Main_Module_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.fft_package
Compiling module xil_defaultlib.addr_rearr_comb_default
Compiling module xil_defaultlib.Reverse_Input_Data_Adress
Compiling module xil_defaultlib.fft_block_simplified_rtl
Compiling module xil_defaultlib.Simplified_fft_stage
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.Phase_Im_Factor_ROM_Memory
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.Phase_Re_Factor_ROM_Memory
Compiling module xil_defaultlib.change_sign_rtl
Compiling module xil_defaultlib.s_mult_rtl
Compiling module xil_defaultlib.comp_mult_rtl
Compiling module xil_defaultlib.fft_block_rtl
Compiling module xil_defaultlib.FFT_STAGE
Compiling module xil_defaultlib.FFT_STAGE(Number_Of_Stage=2)
Compiling module xil_defaultlib.FFT_STAGE(Number_Of_Stage=3)
Compiling module xil_defaultlib.Main_Module_default
Compiling module xil_defaultlib.Main_Module_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Main_Module_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[1].FFT_INSTANCE.Im_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[1].FFT_INSTANCE.Re_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[2].FFT_INSTANCE.Im_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[2].FFT_INSTANCE.Re_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[3].FFT_INSTANCE.Im_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[3].FFT_INSTANCE.Re_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Too many words specified in data file C:/Users/Vrael/Desktop/FFT_Project/SDUP_FFT/Input_Vectors.csv
$finish called at time : 395 ns : File "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sim_1/new/Main_Module_TB.sv" Line 71
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1002.031 ; gain = 0.066
run 10 us
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Vivado_2018_3/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Main_Module_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Im_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Sin_Im_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Re_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Cos_Re_Factors_ROM_Init.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Main_Module_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/FFT_STAGE.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_STAGE
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/Main_Module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/Reverse_Input_Data_Adress.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reverse_Input_Data_Adress
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/Simplified_fft_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Simplified_fft_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/imports/rtl_blocks/s_mult_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module change_sign_rtl
INFO: [VRFC 10-311] analyzing module s_mult_rtl
INFO: [VRFC 10-311] analyzing module comp_mult_rtl
INFO: [VRFC 10-311] analyzing module fft_block_rtl
INFO: [VRFC 10-311] analyzing module fft_block_simplified_rtl
INFO: [VRFC 10-311] analyzing module addr_rearr_comb
INFO: [VRFC 10-311] analyzing module fft_wrap
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sim_1/new/Main_Module_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Module_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado_2018_3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2ce66c6aef364950b00b24e9ac48c0c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Main_Module_TB_behav xil_defaultlib.Main_Module_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.fft_package
Compiling module xil_defaultlib.addr_rearr_comb_default
Compiling module xil_defaultlib.Reverse_Input_Data_Adress
Compiling module xil_defaultlib.fft_block_simplified_rtl
Compiling module xil_defaultlib.Simplified_fft_stage
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.Phase_Im_Factor_ROM_Memory
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.Phase_Re_Factor_ROM_Memory
Compiling module xil_defaultlib.change_sign_rtl
Compiling module xil_defaultlib.s_mult_rtl
Compiling module xil_defaultlib.comp_mult_rtl
Compiling module xil_defaultlib.fft_block_rtl
Compiling module xil_defaultlib.FFT_STAGE
Compiling module xil_defaultlib.FFT_STAGE(Number_Of_Stage=2)
Compiling module xil_defaultlib.FFT_STAGE(Number_Of_Stage=3)
Compiling module xil_defaultlib.Main_Module_default
Compiling module xil_defaultlib.Main_Module_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Main_Module_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[1].FFT_INSTANCE.Im_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[1].FFT_INSTANCE.Re_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[2].FFT_INSTANCE.Im_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[2].FFT_INSTANCE.Re_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[3].FFT_INSTANCE.Im_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[3].FFT_INSTANCE.Re_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Too many words specified in data file C:/Users/Vrael/Desktop/FFT_Project/SDUP_FFT/Input_Vectors.csv
$finish called at time : 395 ns : File "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sim_1/new/Main_Module_TB.sv" Line 71
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1002.031 ; gain = 0.000
run 10 us
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Vivado_2018_3/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Main_Module_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Im_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Sin_Im_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Re_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Cos_Re_Factors_ROM_Init.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Main_Module_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/FFT_STAGE.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_STAGE
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/Main_Module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/Reverse_Input_Data_Adress.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reverse_Input_Data_Adress
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/Simplified_fft_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Simplified_fft_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/imports/rtl_blocks/s_mult_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module change_sign_rtl
INFO: [VRFC 10-311] analyzing module s_mult_rtl
INFO: [VRFC 10-311] analyzing module comp_mult_rtl
INFO: [VRFC 10-311] analyzing module fft_block_rtl
INFO: [VRFC 10-311] analyzing module fft_block_simplified_rtl
INFO: [VRFC 10-311] analyzing module addr_rearr_comb
INFO: [VRFC 10-311] analyzing module fft_wrap
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sim_1/new/Main_Module_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Module_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado_2018_3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2ce66c6aef364950b00b24e9ac48c0c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Main_Module_TB_behav xil_defaultlib.Main_Module_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'addr_in' [C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/Reverse_Input_Data_Adress.sv:58]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.fft_package
Compiling module xil_defaultlib.addr_rearr_comb_default
Compiling module xil_defaultlib.Reverse_Input_Data_Adress
Compiling module xil_defaultlib.fft_block_simplified_rtl
Compiling module xil_defaultlib.Simplified_fft_stage
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.Phase_Im_Factor_ROM_Memory
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.Phase_Re_Factor_ROM_Memory
Compiling module xil_defaultlib.change_sign_rtl
Compiling module xil_defaultlib.s_mult_rtl
Compiling module xil_defaultlib.comp_mult_rtl
Compiling module xil_defaultlib.fft_block_rtl
Compiling module xil_defaultlib.FFT_STAGE
Compiling module xil_defaultlib.FFT_STAGE(Number_Of_Stage=2)
Compiling module xil_defaultlib.FFT_STAGE(Number_Of_Stage=3)
Compiling module xil_defaultlib.Main_Module_default
Compiling module xil_defaultlib.Main_Module_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Main_Module_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[1].FFT_INSTANCE.Im_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[1].FFT_INSTANCE.Re_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[2].FFT_INSTANCE.Im_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[2].FFT_INSTANCE.Re_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[3].FFT_INSTANCE.Im_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[3].FFT_INSTANCE.Re_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Too many words specified in data file C:/Users/Vrael/Desktop/FFT_Project/SDUP_FFT/Input_Vectors.csv
$finish called at time : 395 ns : File "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sim_1/new/Main_Module_TB.sv" Line 71
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1022.191 ; gain = 0.000
run 10 us
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Vivado_2018_3/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Main_Module_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Im_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Sin_Im_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Re_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Cos_Re_Factors_ROM_Init.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Main_Module_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/FFT_STAGE.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_STAGE
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/Main_Module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/Reverse_Input_Data_Adress.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reverse_Input_Data_Adress
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/Simplified_fft_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Simplified_fft_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/imports/rtl_blocks/s_mult_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module change_sign_rtl
INFO: [VRFC 10-311] analyzing module s_mult_rtl
INFO: [VRFC 10-311] analyzing module comp_mult_rtl
INFO: [VRFC 10-311] analyzing module fft_block_rtl
INFO: [VRFC 10-311] analyzing module fft_block_simplified_rtl
INFO: [VRFC 10-311] analyzing module addr_rearr_comb
INFO: [VRFC 10-311] analyzing module fft_wrap
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sim_1/new/Main_Module_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Module_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado_2018_3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2ce66c6aef364950b00b24e9ac48c0c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Main_Module_TB_behav xil_defaultlib.Main_Module_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'addr_in' [C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/Reverse_Input_Data_Adress.sv:58]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.fft_package
Compiling module xil_defaultlib.addr_rearr_comb_default
Compiling module xil_defaultlib.Reverse_Input_Data_Adress
Compiling module xil_defaultlib.fft_block_simplified_rtl
Compiling module xil_defaultlib.Simplified_fft_stage
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.Phase_Im_Factor_ROM_Memory
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.Phase_Re_Factor_ROM_Memory
Compiling module xil_defaultlib.change_sign_rtl
Compiling module xil_defaultlib.s_mult_rtl
Compiling module xil_defaultlib.comp_mult_rtl
Compiling module xil_defaultlib.fft_block_rtl
Compiling module xil_defaultlib.FFT_STAGE
Compiling module xil_defaultlib.FFT_STAGE(Number_Of_Stage=2)
Compiling module xil_defaultlib.FFT_STAGE(Number_Of_Stage=3)
Compiling module xil_defaultlib.Main_Module_default
Compiling module xil_defaultlib.Main_Module_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Main_Module_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[1].FFT_INSTANCE.Im_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[1].FFT_INSTANCE.Re_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[2].FFT_INSTANCE.Im_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[2].FFT_INSTANCE.Re_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[3].FFT_INSTANCE.Im_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[3].FFT_INSTANCE.Re_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Too many words specified in data file C:/Users/Vrael/Desktop/FFT_Project/SDUP_FFT/Input_Vectors.csv
$finish called at time : 395 ns : File "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sim_1/new/Main_Module_TB.sv" Line 71
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1043.465 ; gain = 0.000
run 10 us
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Vivado_2018_3/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Main_Module_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Im_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Sin_Im_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Re_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Cos_Re_Factors_ROM_Init.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Main_Module_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/FFT_STAGE.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_STAGE
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/Main_Module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/Reverse_Input_Data_Adress.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reverse_Input_Data_Adress
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/Simplified_fft_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Simplified_fft_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/imports/rtl_blocks/s_mult_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module change_sign_rtl
INFO: [VRFC 10-311] analyzing module s_mult_rtl
INFO: [VRFC 10-311] analyzing module comp_mult_rtl
INFO: [VRFC 10-311] analyzing module fft_block_rtl
INFO: [VRFC 10-311] analyzing module fft_block_simplified_rtl
INFO: [VRFC 10-311] analyzing module addr_rearr_comb
INFO: [VRFC 10-311] analyzing module fft_wrap
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sim_1/new/Main_Module_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Module_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado_2018_3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2ce66c6aef364950b00b24e9ac48c0c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Main_Module_TB_behav xil_defaultlib.Main_Module_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'addr_in' [C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/Reverse_Input_Data_Adress.sv:58]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.fft_package
Compiling module xil_defaultlib.addr_rearr_comb_default
Compiling module xil_defaultlib.Reverse_Input_Data_Adress
Compiling module xil_defaultlib.fft_block_simplified_rtl
Compiling module xil_defaultlib.Simplified_fft_stage
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.Phase_Im_Factor_ROM_Memory
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.Phase_Re_Factor_ROM_Memory
Compiling module xil_defaultlib.change_sign_rtl
Compiling module xil_defaultlib.s_mult_rtl
Compiling module xil_defaultlib.comp_mult_rtl
Compiling module xil_defaultlib.fft_block_rtl
Compiling module xil_defaultlib.FFT_STAGE
Compiling module xil_defaultlib.FFT_STAGE(Number_Of_Stage=2)
Compiling module xil_defaultlib.FFT_STAGE(Number_Of_Stage=3)
Compiling module xil_defaultlib.Main_Module_default
Compiling module xil_defaultlib.Main_Module_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Main_Module_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[1].FFT_INSTANCE.Im_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[1].FFT_INSTANCE.Re_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[2].FFT_INSTANCE.Im_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[2].FFT_INSTANCE.Re_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[3].FFT_INSTANCE.Im_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[3].FFT_INSTANCE.Re_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Too many words specified in data file C:/Users/Vrael/Desktop/FFT_Project/SDUP_FFT/Input_Vectors.csv
$finish called at time : 395 ns : File "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sim_1/new/Main_Module_TB.sv" Line 71
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1043.465 ; gain = 0.000
run 10 us
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Vivado_2018_3/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Main_Module_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Im_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Sin_Im_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Re_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Cos_Re_Factors_ROM_Init.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Main_Module_TB_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado_2018_3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2ce66c6aef364950b00b24e9ac48c0c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Main_Module_TB_behav xil_defaultlib.Main_Module_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'addr_in' [C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/Reverse_Input_Data_Adress.sv:58]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[1].FFT_INSTANCE.Im_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[1].FFT_INSTANCE.Re_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[2].FFT_INSTANCE.Im_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[2].FFT_INSTANCE.Re_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[3].FFT_INSTANCE.Im_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[3].FFT_INSTANCE.Re_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Too many words specified in data file C:/Users/Vrael/Desktop/FFT_Project/SDUP_FFT/Input_Vectors.csv
$finish called at time : 395 ns : File "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sim_1/new/Main_Module_TB.sv" Line 71
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1043.465 ; gain = 0.000
run 10 us
launch_runs synth_1 -jobs 6
[Sun May 23 22:49:23 2021] Launched synth_1...
Run output will be captured here: C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Sun May 23 22:51:12 2021] Launched impl_1...
Run output will be captured here: C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.runs/impl_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Vrael/Desktop/SDUP/Lab2/cordic_acc/cordic_acc.tmp/cordic_ip_v1_0/Phase_Im_Factor_ROM_Memory/Phase_Im_Factor_ROM_Memory.dcp' for cell 'genblk1[1].FFT_INSTANCE/Im_Memory'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/Phase_Re_Factor_ROM_Memory/ip/Phase_Re_Factor_ROM_Memory/Phase_Re_Factor_ROM_Memory.dcp' for cell 'genblk1[1].FFT_INSTANCE/Re_Memory'
INFO: [Netlist 29-17] Analyzing 421 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1607.918 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1607.918 ; gain = 0.000
close_design
set_property is_enabled false [get_files  C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv]
set_property is_enabled false [get_files  C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/Memory_Ram_Controler.sv]
set_property is_enabled false [get_files  C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/imports/rtl_blocks/s_mult_rtl.sv]
set_property is_enabled false [get_files  C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/xilinx_true_dual_port_write_first_1_clock_ram.sv]
reset_run synth_1
launch_runs synth_1 -jobs 6
[Sun May 23 22:54:42 2021] Launched synth_1...
Run output will be captured here: C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.runs/synth_1/runme.log
reset_run synth_1
set_property is_enabled true [get_files  C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/imports/rtl_blocks/s_mult_rtl.sv]
update_compile_order -fileset sources_1
launch_runs impl_1 -jobs 6
[Sun May 23 22:55:24 2021] Launched synth_1...
Run output will be captured here: C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.runs/synth_1/runme.log
[Sun May 23 22:55:24 2021] Launched impl_1...
Run output will be captured here: C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.runs/impl_1/runme.log
reset_run impl_1
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Vrael/Desktop/SDUP/Lab2/cordic_acc/cordic_acc.tmp/cordic_ip_v1_0/Phase_Im_Factor_ROM_Memory/Phase_Im_Factor_ROM_Memory.dcp' for cell 'genblk1[1].FFT_INSTANCE/Im_Memory'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/Phase_Re_Factor_ROM_Memory/ip/Phase_Re_Factor_ROM_Memory/Phase_Re_Factor_ROM_Memory.dcp' for cell 'genblk1[1].FFT_INSTANCE/Re_Memory'
INFO: [Netlist 29-17] Analyzing 421 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1857.973 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

close_design
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Vivado_2018_3/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Main_Module_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Im_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Sin_Im_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Re_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Cos_Re_Factors_ROM_Init.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Main_Module_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/FFT_STAGE.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_STAGE
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/Main_Module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/Reverse_Input_Data_Adress.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reverse_Input_Data_Adress
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/Simplified_fft_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Simplified_fft_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/imports/rtl_blocks/s_mult_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module change_sign_rtl
INFO: [VRFC 10-311] analyzing module s_mult_rtl
INFO: [VRFC 10-311] analyzing module comp_mult_rtl
INFO: [VRFC 10-311] analyzing module fft_block_rtl
INFO: [VRFC 10-311] analyzing module fft_block_simplified_rtl
INFO: [VRFC 10-311] analyzing module addr_rearr_comb
INFO: [VRFC 10-311] analyzing module fft_wrap
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sim_1/new/Main_Module_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Module_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado_2018_3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2ce66c6aef364950b00b24e9ac48c0c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Main_Module_TB_behav xil_defaultlib.Main_Module_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'addr_in' [C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/Reverse_Input_Data_Adress.sv:58]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.fft_package
Compiling module xil_defaultlib.addr_rearr_comb_default
Compiling module xil_defaultlib.Reverse_Input_Data_Adress
Compiling module xil_defaultlib.fft_block_simplified_rtl
Compiling module xil_defaultlib.Simplified_fft_stage
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.Phase_Im_Factor_ROM_Memory
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.Phase_Re_Factor_ROM_Memory
Compiling module xil_defaultlib.change_sign_rtl
Compiling module xil_defaultlib.s_mult_rtl
Compiling module xil_defaultlib.comp_mult_rtl
Compiling module xil_defaultlib.fft_block_rtl
Compiling module xil_defaultlib.FFT_STAGE
Compiling module xil_defaultlib.FFT_STAGE(Number_Of_Stage=2)
Compiling module xil_defaultlib.FFT_STAGE(Number_Of_Stage=3)
Compiling module xil_defaultlib.Main_Module_default
Compiling module xil_defaultlib.Main_Module_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Main_Module_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Main_Module_TB_behav -key {Behavioral:sim_1:Functional:Main_Module_TB} -tclbatch {Main_Module_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source Main_Module_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[1].FFT_INSTANCE.Im_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[1].FFT_INSTANCE.Re_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[2].FFT_INSTANCE.Im_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[2].FFT_INSTANCE.Re_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[3].FFT_INSTANCE.Im_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[3].FFT_INSTANCE.Re_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Too many words specified in data file C:/Users/Vrael/Desktop/FFT_Project/SDUP_FFT/Input_Vectors.csv
$finish called at time : 395 ns : File "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sim_1/new/Main_Module_TB.sv" Line 71
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Main_Module_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2265.285 ; gain = 0.000
run 10 us
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Vivado_2018_3/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Main_Module_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Im_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Sin_Im_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Re_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Cos_Re_Factors_ROM_Init.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Main_Module_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/FFT_STAGE.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_STAGE
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/Main_Module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/Reverse_Input_Data_Adress.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reverse_Input_Data_Adress
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/Simplified_fft_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Simplified_fft_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/imports/rtl_blocks/s_mult_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module change_sign_rtl
INFO: [VRFC 10-311] analyzing module s_mult_rtl
INFO: [VRFC 10-311] analyzing module comp_mult_rtl
INFO: [VRFC 10-311] analyzing module fft_block_rtl
INFO: [VRFC 10-311] analyzing module fft_block_simplified_rtl
INFO: [VRFC 10-311] analyzing module addr_rearr_comb
INFO: [VRFC 10-311] analyzing module fft_wrap
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sim_1/new/Main_Module_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Module_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado_2018_3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2ce66c6aef364950b00b24e9ac48c0c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Main_Module_TB_behav xil_defaultlib.Main_Module_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'addr_in' [C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/Reverse_Input_Data_Adress.sv:58]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.fft_package
Compiling module xil_defaultlib.addr_rearr_comb_default
Compiling module xil_defaultlib.Reverse_Input_Data_Adress
Compiling module xil_defaultlib.fft_block_simplified_rtl
Compiling module xil_defaultlib.Simplified_fft_stage
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.Phase_Im_Factor_ROM_Memory
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.Phase_Re_Factor_ROM_Memory
Compiling module xil_defaultlib.change_sign_rtl
Compiling module xil_defaultlib.s_mult_rtl
Compiling module xil_defaultlib.comp_mult_rtl
Compiling module xil_defaultlib.fft_block_rtl
Compiling module xil_defaultlib.FFT_STAGE
Compiling module xil_defaultlib.FFT_STAGE(Number_Of_Stage=2)
Compiling module xil_defaultlib.FFT_STAGE(Number_Of_Stage=3)
Compiling module xil_defaultlib.Main_Module_default
Compiling module xil_defaultlib.Main_Module_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Main_Module_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[1].FFT_INSTANCE.Im_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[1].FFT_INSTANCE.Re_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[2].FFT_INSTANCE.Im_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[2].FFT_INSTANCE.Re_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[3].FFT_INSTANCE.Im_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[3].FFT_INSTANCE.Re_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Too many words specified in data file C:/Users/Vrael/Desktop/FFT_Project/SDUP_FFT/Input_Vectors.csv
$finish called at time : 395 ns : File "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sim_1/new/Main_Module_TB.sv" Line 71
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2265.285 ; gain = 0.000
run 10 us
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Vivado_2018_3/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Main_Module_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Im_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Sin_Im_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Re_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Cos_Re_Factors_ROM_Init.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Main_Module_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/FFT_STAGE.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_STAGE
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/Main_Module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/Reverse_Input_Data_Adress.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reverse_Input_Data_Adress
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/Simplified_fft_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Simplified_fft_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/imports/rtl_blocks/s_mult_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module change_sign_rtl
INFO: [VRFC 10-311] analyzing module s_mult_rtl
INFO: [VRFC 10-311] analyzing module comp_mult_rtl
INFO: [VRFC 10-311] analyzing module fft_block_rtl
INFO: [VRFC 10-311] analyzing module fft_block_simplified_rtl
INFO: [VRFC 10-311] analyzing module addr_rearr_comb
INFO: [VRFC 10-311] analyzing module fft_wrap
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sim_1/new/Main_Module_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Module_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado_2018_3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2ce66c6aef364950b00b24e9ac48c0c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Main_Module_TB_behav xil_defaultlib.Main_Module_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'addr_in' [C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/Reverse_Input_Data_Adress.sv:58]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.fft_package
Compiling module xil_defaultlib.addr_rearr_comb_default
Compiling module xil_defaultlib.Reverse_Input_Data_Adress
Compiling module xil_defaultlib.fft_block_simplified_rtl
Compiling module xil_defaultlib.Simplified_fft_stage
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.Phase_Im_Factor_ROM_Memory
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.Phase_Re_Factor_ROM_Memory
Compiling module xil_defaultlib.change_sign_rtl
Compiling module xil_defaultlib.s_mult_rtl
Compiling module xil_defaultlib.comp_mult_rtl
Compiling module xil_defaultlib.fft_block_rtl
Compiling module xil_defaultlib.FFT_STAGE
Compiling module xil_defaultlib.FFT_STAGE(Number_Of_Stage=2)
Compiling module xil_defaultlib.FFT_STAGE(Number_Of_Stage=3)
Compiling module xil_defaultlib.Main_Module_default
Compiling module xil_defaultlib.Main_Module_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Main_Module_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[1].FFT_INSTANCE.Im_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[1].FFT_INSTANCE.Re_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[2].FFT_INSTANCE.Im_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[2].FFT_INSTANCE.Re_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[3].FFT_INSTANCE.Im_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[3].FFT_INSTANCE.Re_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Too many words specified in data file C:/Users/Vrael/Desktop/FFT_Project/SDUP_FFT/Input_Vectors.csv
$finish called at time : 395 ns : File "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sim_1/new/Main_Module_TB.sv" Line 71
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2265.285 ; gain = 0.000
run 10 us
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Vivado_2018_3/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Main_Module_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Im_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Sin_Im_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Re_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Cos_Re_Factors_ROM_Init.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Main_Module_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/FFT_STAGE.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_STAGE
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/Main_Module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/Reverse_Input_Data_Adress.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reverse_Input_Data_Adress
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/Simplified_fft_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Simplified_fft_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/imports/rtl_blocks/s_mult_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module change_sign_rtl
INFO: [VRFC 10-311] analyzing module s_mult_rtl
INFO: [VRFC 10-311] analyzing module comp_mult_rtl
INFO: [VRFC 10-311] analyzing module fft_block_rtl
INFO: [VRFC 10-311] analyzing module fft_block_simplified_rtl
INFO: [VRFC 10-311] analyzing module addr_rearr_comb
INFO: [VRFC 10-311] analyzing module fft_wrap
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sim_1/new/Main_Module_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Module_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado_2018_3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2ce66c6aef364950b00b24e9ac48c0c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Main_Module_TB_behav xil_defaultlib.Main_Module_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'addr_in' [C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/Reverse_Input_Data_Adress.sv:58]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.fft_package
Compiling module xil_defaultlib.addr_rearr_comb_default
Compiling module xil_defaultlib.Reverse_Input_Data_Adress
Compiling module xil_defaultlib.fft_block_simplified_rtl
Compiling module xil_defaultlib.Simplified_fft_stage
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.Phase_Im_Factor_ROM_Memory
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.Phase_Re_Factor_ROM_Memory
Compiling module xil_defaultlib.change_sign_rtl
Compiling module xil_defaultlib.s_mult_rtl
Compiling module xil_defaultlib.comp_mult_rtl
Compiling module xil_defaultlib.fft_block_rtl
Compiling module xil_defaultlib.FFT_STAGE
Compiling module xil_defaultlib.FFT_STAGE(Number_Of_Stage=2)
Compiling module xil_defaultlib.FFT_STAGE(Number_Of_Stage=3)
Compiling module xil_defaultlib.Main_Module_default
Compiling module xil_defaultlib.Main_Module_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Main_Module_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[1].FFT_INSTANCE.Im_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[1].FFT_INSTANCE.Re_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[2].FFT_INSTANCE.Im_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[2].FFT_INSTANCE.Re_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[3].FFT_INSTANCE.Im_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[3].FFT_INSTANCE.Re_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Too many words specified in data file C:/Users/Vrael/Desktop/FFT_Project/SDUP_FFT/Input_Vectors.csv
$finish called at time : 395 ns : File "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sim_1/new/Main_Module_TB.sv" Line 71
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2265.285 ; gain = 0.000
run 10 us
run 10 us
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Vivado_2018_3/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Main_Module_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Im_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Sin_Im_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Re_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Cos_Re_Factors_ROM_Init.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Main_Module_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/FFT_STAGE.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_STAGE
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/Main_Module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/Reverse_Input_Data_Adress.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reverse_Input_Data_Adress
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/Simplified_fft_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Simplified_fft_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/imports/rtl_blocks/s_mult_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module change_sign_rtl
INFO: [VRFC 10-311] analyzing module s_mult_rtl
INFO: [VRFC 10-311] analyzing module comp_mult_rtl
INFO: [VRFC 10-311] analyzing module fft_block_rtl
INFO: [VRFC 10-311] analyzing module fft_block_simplified_rtl
INFO: [VRFC 10-311] analyzing module addr_rearr_comb
INFO: [VRFC 10-311] analyzing module fft_wrap
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sim_1/new/Main_Module_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Module_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado_2018_3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2ce66c6aef364950b00b24e9ac48c0c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Main_Module_TB_behav xil_defaultlib.Main_Module_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'addr_in' [C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/Reverse_Input_Data_Adress.sv:58]
WARNING: [VRFC 10-3705] select index 4 into 'Data_Input_Vectors' is out of bounds [C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sim_1/new/Main_Module_TB.sv:60]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.fft_package
Compiling module xil_defaultlib.addr_rearr_comb_default
Compiling module xil_defaultlib.Reverse_Input_Data_Adress
Compiling module xil_defaultlib.fft_block_simplified_rtl
Compiling module xil_defaultlib.Simplified_fft_stage
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.Phase_Im_Factor_ROM_Memory
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.Phase_Re_Factor_ROM_Memory
Compiling module xil_defaultlib.change_sign_rtl
Compiling module xil_defaultlib.s_mult_rtl
Compiling module xil_defaultlib.comp_mult_rtl
Compiling module xil_defaultlib.fft_block_rtl
Compiling module xil_defaultlib.FFT_STAGE
Compiling module xil_defaultlib.FFT_STAGE(Number_Of_Stage=2)
Compiling module xil_defaultlib.FFT_STAGE(Number_Of_Stage=3)
Compiling module xil_defaultlib.Main_Module_default
Compiling module xil_defaultlib.Main_Module_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Main_Module_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[1].FFT_INSTANCE.Im_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[1].FFT_INSTANCE.Re_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[2].FFT_INSTANCE.Im_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[2].FFT_INSTANCE.Re_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[3].FFT_INSTANCE.Im_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[3].FFT_INSTANCE.Re_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Too many words specified in data file C:/Users/Vrael/Desktop/FFT_Project/SDUP_FFT/Input_Vectors.csv
$finish called at time : 395 ns : File "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sim_1/new/Main_Module_TB.sv" Line 72
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2265.285 ; gain = 0.000
run 10 us
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Vivado_2018_3/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Main_Module_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Im_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Sin_Im_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Re_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Cos_Re_Factors_ROM_Init.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Main_Module_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/FFT_STAGE.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_STAGE
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/Main_Module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/Reverse_Input_Data_Adress.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reverse_Input_Data_Adress
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/Simplified_fft_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Simplified_fft_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/imports/rtl_blocks/s_mult_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module change_sign_rtl
INFO: [VRFC 10-311] analyzing module s_mult_rtl
INFO: [VRFC 10-311] analyzing module comp_mult_rtl
INFO: [VRFC 10-311] analyzing module fft_block_rtl
INFO: [VRFC 10-311] analyzing module fft_block_simplified_rtl
INFO: [VRFC 10-311] analyzing module addr_rearr_comb
INFO: [VRFC 10-311] analyzing module fft_wrap
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sim_1/new/Main_Module_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Module_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado_2018_3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2ce66c6aef364950b00b24e9ac48c0c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Main_Module_TB_behav xil_defaultlib.Main_Module_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'addr_in' [C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/Reverse_Input_Data_Adress.sv:58]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.fft_package
Compiling module xil_defaultlib.addr_rearr_comb_default
Compiling module xil_defaultlib.Reverse_Input_Data_Adress
Compiling module xil_defaultlib.fft_block_simplified_rtl
Compiling module xil_defaultlib.Simplified_fft_stage
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.Phase_Im_Factor_ROM_Memory
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.Phase_Re_Factor_ROM_Memory
Compiling module xil_defaultlib.change_sign_rtl
Compiling module xil_defaultlib.s_mult_rtl
Compiling module xil_defaultlib.comp_mult_rtl
Compiling module xil_defaultlib.fft_block_rtl
Compiling module xil_defaultlib.FFT_STAGE
Compiling module xil_defaultlib.FFT_STAGE(Number_Of_Stage=2)
Compiling module xil_defaultlib.FFT_STAGE(Number_Of_Stage=3)
Compiling module xil_defaultlib.Main_Module_default
Compiling module xil_defaultlib.Main_Module_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Main_Module_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[1].FFT_INSTANCE.Im_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[1].FFT_INSTANCE.Re_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[2].FFT_INSTANCE.Im_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[2].FFT_INSTANCE.Re_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[3].FFT_INSTANCE.Im_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[3].FFT_INSTANCE.Re_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Too many words specified in data file C:/Users/Vrael/Desktop/FFT_Project/SDUP_FFT/Input_Vectors.csv
$finish called at time : 395 ns : File "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sim_1/new/Main_Module_TB.sv" Line 72
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2265.285 ; gain = 0.000
run 10 us
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Vivado_2018_3/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Main_Module_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Im_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Sin_Im_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Re_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Cos_Re_Factors_ROM_Init.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Main_Module_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/FFT_STAGE.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_STAGE
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/Main_Module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/Reverse_Input_Data_Adress.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reverse_Input_Data_Adress
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/Simplified_fft_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Simplified_fft_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/imports/rtl_blocks/s_mult_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module change_sign_rtl
INFO: [VRFC 10-311] analyzing module s_mult_rtl
INFO: [VRFC 10-311] analyzing module comp_mult_rtl
INFO: [VRFC 10-311] analyzing module fft_block_rtl
INFO: [VRFC 10-311] analyzing module fft_block_simplified_rtl
INFO: [VRFC 10-311] analyzing module addr_rearr_comb
INFO: [VRFC 10-311] analyzing module fft_wrap
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sim_1/new/Main_Module_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Module_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado_2018_3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2ce66c6aef364950b00b24e9ac48c0c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Main_Module_TB_behav xil_defaultlib.Main_Module_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'addr_in' [C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/Reverse_Input_Data_Adress.sv:58]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.fft_package
Compiling module xil_defaultlib.addr_rearr_comb_default
Compiling module xil_defaultlib.Reverse_Input_Data_Adress
Compiling module xil_defaultlib.fft_block_simplified_rtl
Compiling module xil_defaultlib.Simplified_fft_stage
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.Phase_Im_Factor_ROM_Memory
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.Phase_Re_Factor_ROM_Memory
Compiling module xil_defaultlib.change_sign_rtl
Compiling module xil_defaultlib.s_mult_rtl
Compiling module xil_defaultlib.comp_mult_rtl
Compiling module xil_defaultlib.fft_block_rtl
Compiling module xil_defaultlib.FFT_STAGE
Compiling module xil_defaultlib.FFT_STAGE(Number_Of_Stage=2)
Compiling module xil_defaultlib.FFT_STAGE(Number_Of_Stage=3)
Compiling module xil_defaultlib.Main_Module_default
Compiling module xil_defaultlib.Main_Module_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Main_Module_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[1].FFT_INSTANCE.Im_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[1].FFT_INSTANCE.Re_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[2].FFT_INSTANCE.Im_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[2].FFT_INSTANCE.Re_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[3].FFT_INSTANCE.Im_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[3].FFT_INSTANCE.Re_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Too many words specified in data file C:/Users/Vrael/Desktop/FFT_Project/SDUP_FFT/Input_Vectors.csv
$finish called at time : 395 ns : File "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sim_1/new/Main_Module_TB.sv" Line 72
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2265.285 ; gain = 0.000
run 10 us
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Vivado_2018_3/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Main_Module_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Im_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Sin_Im_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Re_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Cos_Re_Factors_ROM_Init.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Main_Module_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/FFT_STAGE.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_STAGE
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/Main_Module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/Reverse_Input_Data_Adress.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reverse_Input_Data_Adress
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/Simplified_fft_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Simplified_fft_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/imports/rtl_blocks/s_mult_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module change_sign_rtl
INFO: [VRFC 10-311] analyzing module s_mult_rtl
INFO: [VRFC 10-311] analyzing module comp_mult_rtl
INFO: [VRFC 10-311] analyzing module fft_block_rtl
INFO: [VRFC 10-311] analyzing module fft_block_simplified_rtl
INFO: [VRFC 10-311] analyzing module addr_rearr_comb
INFO: [VRFC 10-311] analyzing module fft_wrap
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sim_1/new/Main_Module_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Module_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado_2018_3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2ce66c6aef364950b00b24e9ac48c0c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Main_Module_TB_behav xil_defaultlib.Main_Module_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'addr_in' [C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/Reverse_Input_Data_Adress.sv:58]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.fft_package
Compiling module xil_defaultlib.addr_rearr_comb_default
Compiling module xil_defaultlib.Reverse_Input_Data_Adress
Compiling module xil_defaultlib.fft_block_simplified_rtl
Compiling module xil_defaultlib.Simplified_fft_stage
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.Phase_Im_Factor_ROM_Memory
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.Phase_Re_Factor_ROM_Memory
Compiling module xil_defaultlib.change_sign_rtl
Compiling module xil_defaultlib.s_mult_rtl
Compiling module xil_defaultlib.comp_mult_rtl
Compiling module xil_defaultlib.fft_block_rtl
Compiling module xil_defaultlib.FFT_STAGE
Compiling module xil_defaultlib.FFT_STAGE(Number_Of_Stage=2)
Compiling module xil_defaultlib.FFT_STAGE(Number_Of_Stage=3)
Compiling module xil_defaultlib.Main_Module_default
Compiling module xil_defaultlib.Main_Module_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Main_Module_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[1].FFT_INSTANCE.Im_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[1].FFT_INSTANCE.Re_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[2].FFT_INSTANCE.Im_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[2].FFT_INSTANCE.Re_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[3].FFT_INSTANCE.Im_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[3].FFT_INSTANCE.Re_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Too many words specified in data file C:/Users/Vrael/Desktop/FFT_Project/SDUP_FFT/Input_Vectors.csv
$finish called at time : 395 ns : File "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sim_1/new/Main_Module_TB.sv" Line 72
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2265.285 ; gain = 0.000
run 10 us
