arch = "AArch64"
name = "WRC+dmb.ld+dmb.st"
hash = "33e74af4bf45c73db8deb0d70ac44118"
cycle = "Rfe DMB.LDdRW Rfe DMB.STdRR Fre"
relax = ""
safe = "Rfe Fre DMB.LDdRW DMB.STdRR"
prefetch = "1:x=F,1:y=W,2:y=F,2:x=T"
com = "Rf Rf Fr"
orig = "Rfe DMB.LDdRW Rfe DMB.STdRR Fre"
symbolic = ["x", "y"]

[thread.0]
init = { X1 = "x" }
code = """
	MOV W0,#1
	STR W0,[X1]
"""

[thread.1]
init = { X3 = "y", X1 = "x" }
code = """
	LDR W0,[X1]
	DMB LD
	MOV W2,#1
	STR W2,[X3]
"""

[thread.2]
init = { X3 = "x", X1 = "y" }
code = """
	LDR W0,[X1]
	DMB ST
	LDR W2,[X3]
"""

[final]
expect = "sat"
assertion = "1:X0 = 1 & 2:X0 = 1 & 2:X2 = 0"
