# Machine Instructions (delegates to compiler_shared)
use compiler_shared.backend.native.mach_inst.{MachReg, MachRegKind, virtual_reg, physical_reg}
use compiler_shared.backend.native.mach_inst.{reg_is_virtual, reg_is_physical, reg_id}
use compiler_shared.backend.native.mach_inst.{Operand, OperandKind}
use compiler_shared.backend.native.mach_inst.{op_reg, op_phys, op_virt, op_imm, op_mem, op_label, op_sym}
use compiler_shared.backend.native.mach_inst.{operand_is_reg, operand_get_reg}
use compiler_shared.backend.native.mach_inst.{MachInst, new_mach_inst, mach_inst_with_size}
use compiler_shared.backend.native.mach_inst.{MachBlock, new_mach_block, mach_block_add_inst}
use compiler_shared.backend.native.mach_inst.{MachFunction, new_mach_function, mach_func_add_block, mach_func_set_frame_size}
use compiler_shared.backend.native.mach_inst.{MachModule, DataEntry, new_mach_module, mach_module_add_func, mach_module_add_data, mach_module_add_extern}
use compiler_shared.backend.native.mach_inst.{EncodedReloc, EncodedFunction, new_encoded_function}
use compiler_shared.backend.native.mach_inst.{X86_RAX, X86_RCX, X86_RDX, X86_RBX, X86_RSP, X86_RBP, X86_RSI, X86_RDI}
use compiler_shared.backend.native.mach_inst.{X86_R8, X86_R9, X86_R10, X86_R11, X86_R12, X86_R13, X86_R14, X86_R15}
use compiler_shared.backend.native.mach_inst.{X86_ARG_REGS, X86_ARG_REG_COUNT, X86_CALLEE_SAVED, X86_CALLEE_SAVED_COUNT, X86_CALLER_SAVED, X86_ALLOCATABLE, X86_ALLOCATABLE_COUNT}
use compiler_shared.backend.native.mach_inst.{x86_reg_name}
use compiler_shared.backend.native.mach_inst.{X86_OP_MOV_REG_REG, X86_OP_MOV_REG_IMM, X86_OP_MOV_REG_MEM, X86_OP_MOV_MEM_REG}
use compiler_shared.backend.native.mach_inst.{X86_OP_ADD, X86_OP_SUB, X86_OP_IMUL, X86_OP_IDIV}
use compiler_shared.backend.native.mach_inst.{X86_OP_AND, X86_OP_OR, X86_OP_XOR, X86_OP_SHL, X86_OP_SAR, X86_OP_SHR}
use compiler_shared.backend.native.mach_inst.{X86_OP_NEG, X86_OP_NOT}
use compiler_shared.backend.native.mach_inst.{X86_OP_CMP, X86_OP_TEST}
use compiler_shared.backend.native.mach_inst.{X86_OP_SETE, X86_OP_SETNE, X86_OP_SETL, X86_OP_SETLE, X86_OP_SETG, X86_OP_SETGE}
use compiler_shared.backend.native.mach_inst.{X86_OP_SETB, X86_OP_SETBE, X86_OP_SETA, X86_OP_SETAE}
use compiler_shared.backend.native.mach_inst.{X86_OP_JMP, X86_OP_JE, X86_OP_JNE, X86_OP_JL, X86_OP_JLE, X86_OP_JG, X86_OP_JGE}
use compiler_shared.backend.native.mach_inst.{X86_OP_JNZ, X86_OP_JZ, X86_OP_CALL, X86_OP_RET}
use compiler_shared.backend.native.mach_inst.{X86_OP_PUSH, X86_OP_POP}
use compiler_shared.backend.native.mach_inst.{X86_OP_LEA, X86_OP_MOVZX, X86_OP_CQO, X86_OP_NOP, X86_OP_INT3, X86_OP_SYSCALL}
use compiler_shared.backend.native.mach_inst.{X86_OP_ADD_IMM, X86_OP_SUB_IMM, X86_OP_CMP_IMM, X86_OP_MOV_REG_IMM32}
use compiler_shared.backend.native.mach_inst.{X86_OP_CALL_INDIRECT}
use compiler_shared.backend.native.mach_inst.{AARCH64_X0, AARCH64_X1, AARCH64_X2, AARCH64_X3, AARCH64_X4, AARCH64_X5}
use compiler_shared.backend.native.mach_inst.{AARCH64_X6, AARCH64_X7, AARCH64_X8, AARCH64_X9, AARCH64_X10, AARCH64_X11}
use compiler_shared.backend.native.mach_inst.{AARCH64_X12, AARCH64_X13, AARCH64_X14, AARCH64_X15, AARCH64_X16, AARCH64_X17}
use compiler_shared.backend.native.mach_inst.{AARCH64_X18, AARCH64_X19, AARCH64_X20, AARCH64_X21, AARCH64_X22, AARCH64_X23}
use compiler_shared.backend.native.mach_inst.{AARCH64_X24, AARCH64_X25, AARCH64_X26, AARCH64_X27, AARCH64_X28, AARCH64_X29}
use compiler_shared.backend.native.mach_inst.{AARCH64_X30, AARCH64_SP}
use compiler_shared.backend.native.mach_inst.{AARCH64_ARG_REGS, AARCH64_CALLEE_SAVED}
use compiler_shared.backend.native.mach_inst.{aarch64_reg_name}
use compiler_shared.backend.native.mach_inst.{A64_OP_MOV, A64_OP_MOVZ, A64_OP_MOVK}
use compiler_shared.backend.native.mach_inst.{A64_OP_ADD, A64_OP_SUB, A64_OP_MUL, A64_OP_SDIV}
use compiler_shared.backend.native.mach_inst.{A64_OP_AND, A64_OP_ORR, A64_OP_EOR, A64_OP_LSL, A64_OP_ASR, A64_OP_LSR}
use compiler_shared.backend.native.mach_inst.{A64_OP_NEG, A64_OP_CMP, A64_OP_CSET}
use compiler_shared.backend.native.mach_inst.{A64_OP_B, A64_OP_BEQ, A64_OP_BNE, A64_OP_BLT, A64_OP_BGE, A64_OP_BGT, A64_OP_BLE}
use compiler_shared.backend.native.mach_inst.{A64_OP_BL, A64_OP_RET}
use compiler_shared.backend.native.mach_inst.{A64_OP_LDR, A64_OP_STR, A64_OP_STP, A64_OP_LDP}
use compiler_shared.backend.native.mach_inst.{A64_OP_ADRP, A64_OP_ADD_IMM, A64_OP_SUB_IMM, A64_OP_NOP}
use compiler_shared.backend.native.mach_inst.{A64_OP_CBZ, A64_OP_CBNZ}
use compiler_shared.backend.native.mach_inst.{RV_X0, RV_X1, RV_X2, RV_X3, RV_X4, RV_X5, RV_X6, RV_X7}
use compiler_shared.backend.native.mach_inst.{RV_X8, RV_X9, RV_X10, RV_X11, RV_X12, RV_X13, RV_X14, RV_X15}
use compiler_shared.backend.native.mach_inst.{RV_X16, RV_X17, RV_X18, RV_X19, RV_X20, RV_X21, RV_X22, RV_X23}
use compiler_shared.backend.native.mach_inst.{RV_X24, RV_X25, RV_X26, RV_X27, RV_X28, RV_X29, RV_X30, RV_X31}
use compiler_shared.backend.native.mach_inst.{RV_ARG_REGS, RV_CALLEE_SAVED}
use compiler_shared.backend.native.mach_inst.{rv_reg_name}
use compiler_shared.backend.native.mach_inst.{RV_OP_ADD, RV_OP_SUB, RV_OP_MUL, RV_OP_DIV, RV_OP_REM}
use compiler_shared.backend.native.mach_inst.{RV_OP_AND, RV_OP_OR, RV_OP_XOR, RV_OP_SLL, RV_OP_SRA, RV_OP_SRL}
use compiler_shared.backend.native.mach_inst.{RV_OP_SLT, RV_OP_SLTU, RV_OP_ADDI, RV_OP_LUI, RV_OP_AUIPC}
use compiler_shared.backend.native.mach_inst.{RV_OP_JAL, RV_OP_JALR, RV_OP_BEQ, RV_OP_BNE, RV_OP_BLT, RV_OP_BGE}
use compiler_shared.backend.native.mach_inst.{RV_OP_LD, RV_OP_SD, RV_OP_LW, RV_OP_SW}
use compiler_shared.backend.native.mach_inst.{RV_OP_MV, RV_OP_LI, RV_OP_NOP, RV_OP_RET, RV_OP_CALL}
use compiler_shared.backend.native.mach_inst.{RV_OP_NEG, RV_OP_NOT, RV_OP_SEQZ, RV_OP_SNEZ}
export MachReg, MachRegKind, virtual_reg, physical_reg
export reg_is_virtual, reg_is_physical, reg_id
export Operand, OperandKind
export op_reg, op_phys, op_virt, op_imm, op_mem, op_label, op_sym
export operand_is_reg, operand_get_reg
export MachInst, new_mach_inst, mach_inst_with_size
export MachBlock, new_mach_block, mach_block_add_inst
export MachFunction, new_mach_function, mach_func_add_block, mach_func_set_frame_size
export MachModule, DataEntry, new_mach_module, mach_module_add_func, mach_module_add_data, mach_module_add_extern
export EncodedReloc, EncodedFunction, new_encoded_function
export X86_RAX, X86_RCX, X86_RDX, X86_RBX, X86_RSP, X86_RBP, X86_RSI, X86_RDI
export X86_R8, X86_R9, X86_R10, X86_R11, X86_R12, X86_R13, X86_R14, X86_R15
export X86_ARG_REGS, X86_ARG_REG_COUNT, X86_CALLEE_SAVED, X86_CALLEE_SAVED_COUNT, X86_CALLER_SAVED, X86_ALLOCATABLE, X86_ALLOCATABLE_COUNT
export x86_reg_name
export X86_OP_MOV_REG_REG, X86_OP_MOV_REG_IMM, X86_OP_MOV_REG_MEM, X86_OP_MOV_MEM_REG
export X86_OP_ADD, X86_OP_SUB, X86_OP_IMUL, X86_OP_IDIV
export X86_OP_AND, X86_OP_OR, X86_OP_XOR, X86_OP_SHL, X86_OP_SAR, X86_OP_SHR
export X86_OP_NEG, X86_OP_NOT
export X86_OP_CMP, X86_OP_TEST
export X86_OP_SETE, X86_OP_SETNE, X86_OP_SETL, X86_OP_SETLE, X86_OP_SETG, X86_OP_SETGE
export X86_OP_SETB, X86_OP_SETBE, X86_OP_SETA, X86_OP_SETAE
export X86_OP_JMP, X86_OP_JE, X86_OP_JNE, X86_OP_JL, X86_OP_JLE, X86_OP_JG, X86_OP_JGE
export X86_OP_JNZ, X86_OP_JZ, X86_OP_CALL, X86_OP_RET
export X86_OP_PUSH, X86_OP_POP
export X86_OP_LEA, X86_OP_MOVZX, X86_OP_CQO, X86_OP_NOP, X86_OP_INT3, X86_OP_SYSCALL
export X86_OP_ADD_IMM, X86_OP_SUB_IMM, X86_OP_CMP_IMM, X86_OP_MOV_REG_IMM32
export X86_OP_CALL_INDIRECT
export AARCH64_X0, AARCH64_X1, AARCH64_X2, AARCH64_X3, AARCH64_X4, AARCH64_X5
export AARCH64_X6, AARCH64_X7, AARCH64_X8, AARCH64_X9, AARCH64_X10, AARCH64_X11
export AARCH64_X12, AARCH64_X13, AARCH64_X14, AARCH64_X15, AARCH64_X16, AARCH64_X17
export AARCH64_X18, AARCH64_X19, AARCH64_X20, AARCH64_X21, AARCH64_X22, AARCH64_X23
export AARCH64_X24, AARCH64_X25, AARCH64_X26, AARCH64_X27, AARCH64_X28, AARCH64_X29
export AARCH64_X30, AARCH64_SP
export AARCH64_ARG_REGS, AARCH64_CALLEE_SAVED
export aarch64_reg_name
export A64_OP_MOV, A64_OP_MOVZ, A64_OP_MOVK
export A64_OP_ADD, A64_OP_SUB, A64_OP_MUL, A64_OP_SDIV
export A64_OP_AND, A64_OP_ORR, A64_OP_EOR, A64_OP_LSL, A64_OP_ASR, A64_OP_LSR
export A64_OP_NEG, A64_OP_CMP, A64_OP_CSET
export A64_OP_B, A64_OP_BEQ, A64_OP_BNE, A64_OP_BLT, A64_OP_BGE, A64_OP_BGT, A64_OP_BLE
export A64_OP_BL, A64_OP_RET
export A64_OP_LDR, A64_OP_STR, A64_OP_STP, A64_OP_LDP
export A64_OP_ADRP, A64_OP_ADD_IMM, A64_OP_SUB_IMM, A64_OP_NOP
export A64_OP_CBZ, A64_OP_CBNZ
export RV_X0, RV_X1, RV_X2, RV_X3, RV_X4, RV_X5, RV_X6, RV_X7
export RV_X8, RV_X9, RV_X10, RV_X11, RV_X12, RV_X13, RV_X14, RV_X15
export RV_X16, RV_X17, RV_X18, RV_X19, RV_X20, RV_X21, RV_X22, RV_X23
export RV_X24, RV_X25, RV_X26, RV_X27, RV_X28, RV_X29, RV_X30, RV_X31
export RV_ARG_REGS, RV_CALLEE_SAVED
export rv_reg_name
export RV_OP_ADD, RV_OP_SUB, RV_OP_MUL, RV_OP_DIV, RV_OP_REM
export RV_OP_AND, RV_OP_OR, RV_OP_XOR, RV_OP_SLL, RV_OP_SRA, RV_OP_SRL
export RV_OP_SLT, RV_OP_SLTU, RV_OP_ADDI, RV_OP_LUI, RV_OP_AUIPC
export RV_OP_JAL, RV_OP_JALR, RV_OP_BEQ, RV_OP_BNE, RV_OP_BLT, RV_OP_BGE
export RV_OP_LD, RV_OP_SD, RV_OP_LW, RV_OP_SW
export RV_OP_MV, RV_OP_LI, RV_OP_NOP, RV_OP_RET, RV_OP_CALL
export RV_OP_NEG, RV_OP_NOT, RV_OP_SEQZ, RV_OP_SNEZ
