\hypertarget{singleton_simulator_1_1_arbitrated_write_port}{\section{Simulator\+:\+:Arbitrated\+Write\+Port$<$ I $>$ Class Template Reference}
\label{singleton_simulator_1_1_arbitrated_write_port}\index{Simulator\+::\+Arbitrated\+Write\+Port$<$ I $>$@{Simulator\+::\+Arbitrated\+Write\+Port$<$ I $>$}}
}


{\ttfamily \#include $<$ports.\+h$>$}

Inheritance diagram for Simulator\+:\+:Arbitrated\+Write\+Port$<$ I $>$\+:\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=4.000000cm]{singleton_simulator_1_1_arbitrated_write_port}
\end{center}
\end{figure}
\subsection*{Public Member Functions}
\begin{DoxyCompactItemize}
\item 
void \hyperlink{singleton_simulator_1_1_arbitrated_write_port_aeb84f0a2255125ae16559efe8d87e724}{Arbitrate} ()
\item 
\hyperlink{singleton_simulator_1_1_arbitrated_write_port_ad6a5c673dbc38abf6ce594ab15c23ead}{Arbitrated\+Write\+Port} (\hyperlink{singleton_simulator_1_1_structure}{Structure}$<$ I $>$ \&structure, const std\+::string \&\hyperlink{mtconf_8c_a8f8f80d37794cde9472343e4487ba3eb}{name})
\item 
\hyperlink{singleton_simulator_1_1_arbitrated_write_port_a33c8f212281052776f0cea1390e7d137}{$\sim$\+Arbitrated\+Write\+Port} ()
\item 
bool \hyperlink{singleton_simulator_1_1_arbitrated_write_port_aef7e5553ca6e808e1184a671faf19ae9}{Write} (const I \&index)
\end{DoxyCompactItemize}
\subsection*{Additional Inherited Members}


\subsection{Constructor \& Destructor Documentation}
\hypertarget{singleton_simulator_1_1_arbitrated_write_port_ad6a5c673dbc38abf6ce594ab15c23ead}{\index{Simulator\+::\+Arbitrated\+Write\+Port@{Simulator\+::\+Arbitrated\+Write\+Port}!Arbitrated\+Write\+Port@{Arbitrated\+Write\+Port}}
\index{Arbitrated\+Write\+Port@{Arbitrated\+Write\+Port}!Simulator\+::\+Arbitrated\+Write\+Port@{Simulator\+::\+Arbitrated\+Write\+Port}}
\subsubsection[{Arbitrated\+Write\+Port}]{\setlength{\rightskip}{0pt plus 5cm}template$<$typename I$>$ {\bf Simulator\+::\+Arbitrated\+Write\+Port}$<$ I $>$\+::{\bf Arbitrated\+Write\+Port} (
\begin{DoxyParamCaption}
\item[{{\bf Structure}$<$ I $>$ \&}]{structure, }
\item[{const std\+::string \&}]{name}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [inline]}}}\label{singleton_simulator_1_1_arbitrated_write_port_ad6a5c673dbc38abf6ce594ab15c23ead}
\hypertarget{singleton_simulator_1_1_arbitrated_write_port_a33c8f212281052776f0cea1390e7d137}{\index{Simulator\+::\+Arbitrated\+Write\+Port@{Simulator\+::\+Arbitrated\+Write\+Port}!````~Arbitrated\+Write\+Port@{$\sim$\+Arbitrated\+Write\+Port}}
\index{````~Arbitrated\+Write\+Port@{$\sim$\+Arbitrated\+Write\+Port}!Simulator\+::\+Arbitrated\+Write\+Port@{Simulator\+::\+Arbitrated\+Write\+Port}}
\subsubsection[{$\sim$\+Arbitrated\+Write\+Port}]{\setlength{\rightskip}{0pt plus 5cm}template$<$typename I$>$ {\bf Simulator\+::\+Arbitrated\+Write\+Port}$<$ I $>$\+::$\sim${\bf Arbitrated\+Write\+Port} (
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [inline]}}}\label{singleton_simulator_1_1_arbitrated_write_port_a33c8f212281052776f0cea1390e7d137}


\subsection{Member Function Documentation}
\hypertarget{singleton_simulator_1_1_arbitrated_write_port_aeb84f0a2255125ae16559efe8d87e724}{\index{Simulator\+::\+Arbitrated\+Write\+Port@{Simulator\+::\+Arbitrated\+Write\+Port}!Arbitrate@{Arbitrate}}
\index{Arbitrate@{Arbitrate}!Simulator\+::\+Arbitrated\+Write\+Port@{Simulator\+::\+Arbitrated\+Write\+Port}}
\subsubsection[{Arbitrate}]{\setlength{\rightskip}{0pt plus 5cm}template$<$typename I$>$ void {\bf Simulator\+::\+Arbitrated\+Write\+Port}$<$ I $>$\+::Arbitrate (
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [inline]}}}\label{singleton_simulator_1_1_arbitrated_write_port_aeb84f0a2255125ae16559efe8d87e724}
\hypertarget{singleton_simulator_1_1_arbitrated_write_port_aef7e5553ca6e808e1184a671faf19ae9}{\index{Simulator\+::\+Arbitrated\+Write\+Port@{Simulator\+::\+Arbitrated\+Write\+Port}!Write@{Write}}
\index{Write@{Write}!Simulator\+::\+Arbitrated\+Write\+Port@{Simulator\+::\+Arbitrated\+Write\+Port}}
\subsubsection[{Write}]{\setlength{\rightskip}{0pt plus 5cm}template$<$typename I$>$ bool {\bf Simulator\+::\+Arbitrated\+Write\+Port}$<$ I $>$\+::Write (
\begin{DoxyParamCaption}
\item[{const I \&}]{index}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [inline]}}}\label{singleton_simulator_1_1_arbitrated_write_port_aef7e5553ca6e808e1184a671faf19ae9}


The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
sim/\hyperlink{ports_8h}{ports.\+h}\end{DoxyCompactItemize}
