$date
	Fri Sep 15 20:09:56 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Z16InstrMemory_tb $end
$var wire 16 ! o_instr [15:0] $end
$var reg 16 " i_addr [15:0] $end
$scope module InstrMem $end
$var wire 16 # i_addr [15:0] $end
$var wire 16 $ o_instr [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx $
bx #
bx "
bx !
$end
#2
b101000011001 !
b101000011001 $
b0 "
b0 #
#4
b1001000100000 !
b1001000100000 $
b10 "
b10 #
#6
b1111111100011001 !
b1111111100011001 $
b100 "
b100 #
#8
b1111110001001111 !
b1111110001001111 $
b110 "
b110 #
#10
b11111101 !
b11111101 $
b1000 "
b1000 #
#12
