\doxysection{hello\+\_\+fpga\+::he\+\_\+wr\+\_\+addr\+\_\+table\+\_\+data Union Reference}
\label{unionhello__fpga_1_1he__wr__addr__table__data}\index{hello\_fpga::he\_wr\_addr\_table\_data@{hello\_fpga::he\_wr\_addr\_table\_data}}


{\ttfamily \#include $<$/root/samples/cxl\+\_\+hello\+\_\+fpga/cxl\+\_\+hello\+\_\+fpga.\+h$>$}

\doxysubsection*{Public Types}
\begin{DoxyCompactItemize}
\item 
enum \{ \mbox{\hyperlink{unionhello__fpga_1_1he__wr__addr__table__data_aac6dc10808e56c075c0d489ea263d78cab680db8fadc816483372cfc72b39c179}{offset}} = HE\+\_\+\+WR\+\_\+\+ADDR\+\_\+\+TABLE\+\_\+\+DATA
 \}
\end{DoxyCompactItemize}
\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint64\+\_\+t \mbox{\hyperlink{unionhello__fpga_1_1he__wr__addr__table__data_ac8768564301b4518d589a1e1f8aac1d3}{value}}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
uint64\_t {\bfseries address\_table\_value}: 64\\
\}; \\

\end{tabbing}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


Definition at line 197 of file cxl\+\_\+hello\+\_\+fpga.\+h.



\doxysubsection{Member Enumeration Documentation}
\mbox{\label{unionhello__fpga_1_1he__wr__addr__table__data_aac6dc10808e56c075c0d489ea263d78c}} 
\doxysubsubsection{\texorpdfstring{anonymous enum}{anonymous enum}}
{\footnotesize\ttfamily anonymous enum}

\begin{DoxyEnumFields}{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{offset@{offset}!hello\_fpga::he\_wr\_addr\_table\_data@{hello\_fpga::he\_wr\_addr\_table\_data}}\index{hello\_fpga::he\_wr\_addr\_table\_data@{hello\_fpga::he\_wr\_addr\_table\_data}!offset@{offset}}}\mbox{\label{unionhello__fpga_1_1he__wr__addr__table__data_aac6dc10808e56c075c0d489ea263d78cab680db8fadc816483372cfc72b39c179}} 
offset&\\
\hline

\end{DoxyEnumFields}


Definition at line 198 of file cxl\+\_\+hello\+\_\+fpga.\+h.



\doxysubsection{Field Documentation}
\mbox{\label{unionhello__fpga_1_1he__wr__addr__table__data_ac8768564301b4518d589a1e1f8aac1d3}} 
\index{hello\_fpga::he\_wr\_addr\_table\_data@{hello\_fpga::he\_wr\_addr\_table\_data}!value@{value}}
\index{value@{value}!hello\_fpga::he\_wr\_addr\_table\_data@{hello\_fpga::he\_wr\_addr\_table\_data}}
\doxysubsubsection{\texorpdfstring{value}{value}}
{\footnotesize\ttfamily uint64\+\_\+t hello\+\_\+fpga\+::he\+\_\+wr\+\_\+addr\+\_\+table\+\_\+data\+::value}



Definition at line 199 of file cxl\+\_\+hello\+\_\+fpga.\+h.

\mbox{\label{unionhello__fpga_1_1he__wr__addr__table__data_ac475b47d498fec631151f40e64c80dd9}} 
\doxysubsubsection{\texorpdfstring{}{}}
{\footnotesize\ttfamily struct \{ ... \} }

