Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1.1 (win64) Build 3557992 Fri Jun  3 09:58:00 MDT 2022
| Date         : Fri Dec 16 08:12:05 2022
| Host         : DESKTOP-1F1SJ1K running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Func_gen_top_timing_summary_routed.rpt -pb Func_gen_top_timing_summary_routed.pb -rpx Func_gen_top_timing_summary_routed.rpx -warn_on_violation
| Design       : Func_gen_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  24          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (18)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 8 ports with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.500        0.000                      0                  173        0.085        0.000                      0                  173        4.500        0.000                       0                    73  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 4.500        0.000                      0                  173        0.085        0.000                      0                  173        4.500        0.000                       0                    73  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.500ns  (required time - arrival time)
  Source:                 tri_wave_gen/tri_wave_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tri_wave_gen/direction_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.515ns  (logic 2.600ns (47.142%)  route 2.915ns (52.858%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.274ns = ( 14.274 - 10.000 ) 
    Source Clock Delay      (SCD):    4.637ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.943     0.943 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.631     4.637    tri_wave_gen/CLK
    SLICE_X3Y15          FDCE                                         r  tri_wave_gen/tri_wave_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDCE (Prop_fdce_C_Q)         0.456     5.093 f  tri_wave_gen/tri_wave_reg[0]/Q
                         net (fo=24, routed)          0.828     5.921    tri_wave_gen/Q[0]
    SLICE_X7Y16          LUT3 (Prop_lut3_I2_O)        0.150     6.071 r  tri_wave_gen/i___0_carry_i_3/O
                         net (fo=2, routed)           0.469     6.540    tri_wave_gen/i___0_carry_i_3_n_0
    SLICE_X7Y16          LUT4 (Prop_lut4_I3_O)        0.326     6.866 r  tri_wave_gen/i___0_carry_i_6/O
                         net (fo=1, routed)           0.000     6.866    tri_wave_gen/i___0_carry_i_6_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.416 r  tri_wave_gen/_inferred__4/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.416    tri_wave_gen/_inferred__4/i___0_carry_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.530 r  tri_wave_gen/_inferred__4/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.530    tri_wave_gen/_inferred__4/i___0_carry__0_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.801 f  tri_wave_gen/_inferred__4/i___0_carry__1/CO[0]
                         net (fo=10, routed)          1.008     8.809    tri_wave_gen/_inferred__4/i___0_carry__1_n_3
    SLICE_X3Y17          LUT4 (Prop_lut4_I3_O)        0.401     9.210 r  tri_wave_gen/direction_i_2/O
                         net (fo=1, routed)           0.610     9.821    tri_wave_gen/direction_i_2_n_0
    SLICE_X2Y17          LUT6 (Prop_lut6_I0_O)        0.332    10.153 r  tri_wave_gen/direction_i_1/O
                         net (fo=1, routed)           0.000    10.153    tri_wave_gen/direction_i_1_n_0
    SLICE_X2Y17          FDCE                                         r  tri_wave_gen/direction_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.810    10.810 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    12.672    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.763 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.511    14.274    tri_wave_gen/CLK
    SLICE_X2Y17          FDCE                                         r  tri_wave_gen/direction_reg/C
                         clock pessimism              0.337    14.611    
                         clock uncertainty           -0.035    14.576    
    SLICE_X2Y17          FDCE (Setup_fdce_C_D)        0.077    14.653    tri_wave_gen/direction_reg
  -------------------------------------------------------------------
                         required time                         14.653    
                         arrival time                         -10.153    
  -------------------------------------------------------------------
                         slack                                  4.500    

Slack (MET) :             4.562ns  (required time - arrival time)
  Source:                 tri_wave_gen/tri_wave_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tri_wave_gen/tri_wave_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.392ns  (logic 2.069ns (38.373%)  route 3.323ns (61.627%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.272ns = ( 14.272 - 10.000 ) 
    Source Clock Delay      (SCD):    4.637ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.943     0.943 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.631     4.637    tri_wave_gen/CLK
    SLICE_X3Y15          FDCE                                         r  tri_wave_gen/tri_wave_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDCE (Prop_fdce_C_Q)         0.456     5.093 f  tri_wave_gen/tri_wave_reg[0]/Q
                         net (fo=24, routed)          0.987     6.081    tri_wave_gen/Q[0]
    SLICE_X5Y19          LUT3 (Prop_lut3_I1_O)        0.150     6.231 r  tri_wave_gen/tri_wave1_carry_i_5/O
                         net (fo=1, routed)           0.767     6.998    tri_wave_gen/tri_wave1_carry_i_5_n_0
    SLICE_X4Y19          LUT6 (Prop_lut6_I3_O)        0.332     7.330 r  tri_wave_gen/tri_wave1_carry_i_2/O
                         net (fo=1, routed)           0.000     7.330    tri_wave_gen/tri_wave1_carry_i_2_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     7.900 r  tri_wave_gen/tri_wave1_carry/CO[2]
                         net (fo=10, routed)          0.478     8.377    tri_wave_gen/tri_wave1
    SLICE_X5Y18          LUT6 (Prop_lut6_I4_O)        0.313     8.690 r  tri_wave_gen/tri_wave[7]_i_7/O
                         net (fo=1, routed)           0.684     9.374    tri_wave_gen/tri_wave[7]_i_7_n_0
    SLICE_X5Y17          LUT6 (Prop_lut6_I0_O)        0.124     9.498 r  tri_wave_gen/tri_wave[7]_i_3/O
                         net (fo=1, routed)           0.407     9.905    tri_wave_gen/tri_wave[7]_i_3_n_0
    SLICE_X5Y17          LUT6 (Prop_lut6_I0_O)        0.124    10.029 r  tri_wave_gen/tri_wave[7]_i_2/O
                         net (fo=1, routed)           0.000    10.029    tri_wave_gen/tri_wave[7]_i_2_n_0
    SLICE_X5Y17          FDCE                                         r  tri_wave_gen/tri_wave_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.810    10.810 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    12.672    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.763 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.509    14.272    tri_wave_gen/CLK
    SLICE_X5Y17          FDCE                                         r  tri_wave_gen/tri_wave_reg[7]/C
                         clock pessimism              0.323    14.595    
                         clock uncertainty           -0.035    14.560    
    SLICE_X5Y17          FDCE (Setup_fdce_C_D)        0.031    14.591    tri_wave_gen/tri_wave_reg[7]
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                         -10.029    
  -------------------------------------------------------------------
                         slack                                  4.562    

Slack (MET) :             4.743ns  (required time - arrival time)
  Source:                 tri_wave_gen/tri_wave_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tri_wave_gen/tri_wave_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.210ns  (logic 1.945ns (37.330%)  route 3.265ns (62.670%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.272ns = ( 14.272 - 10.000 ) 
    Source Clock Delay      (SCD):    4.637ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.943     0.943 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.631     4.637    tri_wave_gen/CLK
    SLICE_X3Y15          FDCE                                         r  tri_wave_gen/tri_wave_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDCE (Prop_fdce_C_Q)         0.456     5.093 f  tri_wave_gen/tri_wave_reg[0]/Q
                         net (fo=24, routed)          0.987     6.081    tri_wave_gen/Q[0]
    SLICE_X5Y19          LUT3 (Prop_lut3_I1_O)        0.150     6.231 r  tri_wave_gen/tri_wave1_carry_i_5/O
                         net (fo=1, routed)           0.767     6.998    tri_wave_gen/tri_wave1_carry_i_5_n_0
    SLICE_X4Y19          LUT6 (Prop_lut6_I3_O)        0.332     7.330 r  tri_wave_gen/tri_wave1_carry_i_2/O
                         net (fo=1, routed)           0.000     7.330    tri_wave_gen/tri_wave1_carry_i_2_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     7.900 r  tri_wave_gen/tri_wave1_carry/CO[2]
                         net (fo=10, routed)          0.689     8.589    tri_wave_gen/tri_wave1
    SLICE_X6Y17          LUT6 (Prop_lut6_I3_O)        0.313     8.902 f  tri_wave_gen/tri_wave[5]_i_3/O
                         net (fo=1, routed)           0.821     9.724    tri_wave_gen/tri_wave[5]_i_3_n_0
    SLICE_X4Y17          LUT6 (Prop_lut6_I3_O)        0.124     9.848 r  tri_wave_gen/tri_wave[5]_i_1/O
                         net (fo=1, routed)           0.000     9.848    tri_wave_gen/tri_wave[5]_i_1_n_0
    SLICE_X4Y17          FDCE                                         r  tri_wave_gen/tri_wave_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.810    10.810 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    12.672    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.763 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.509    14.272    tri_wave_gen/CLK
    SLICE_X4Y17          FDCE                                         r  tri_wave_gen/tri_wave_reg[5]/C
                         clock pessimism              0.323    14.595    
                         clock uncertainty           -0.035    14.560    
    SLICE_X4Y17          FDCE (Setup_fdce_C_D)        0.031    14.591    tri_wave_gen/tri_wave_reg[5]
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                          -9.848    
  -------------------------------------------------------------------
                         slack                                  4.743    

Slack (MET) :             4.936ns  (required time - arrival time)
  Source:                 tri_wave_gen/tri_wave_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tri_wave_gen/tri_wave_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.064ns  (logic 1.945ns (38.409%)  route 3.119ns (61.591%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.272ns = ( 14.272 - 10.000 ) 
    Source Clock Delay      (SCD):    4.637ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.943     0.943 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.631     4.637    tri_wave_gen/CLK
    SLICE_X3Y15          FDCE                                         r  tri_wave_gen/tri_wave_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDCE (Prop_fdce_C_Q)         0.456     5.093 f  tri_wave_gen/tri_wave_reg[0]/Q
                         net (fo=24, routed)          0.987     6.081    tri_wave_gen/Q[0]
    SLICE_X5Y19          LUT3 (Prop_lut3_I1_O)        0.150     6.231 r  tri_wave_gen/tri_wave1_carry_i_5/O
                         net (fo=1, routed)           0.767     6.998    tri_wave_gen/tri_wave1_carry_i_5_n_0
    SLICE_X4Y19          LUT6 (Prop_lut6_I3_O)        0.332     7.330 r  tri_wave_gen/tri_wave1_carry_i_2/O
                         net (fo=1, routed)           0.000     7.330    tri_wave_gen/tri_wave1_carry_i_2_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     7.900 r  tri_wave_gen/tri_wave1_carry/CO[2]
                         net (fo=10, routed)          0.535     8.435    tri_wave_gen/tri_wave1
    SLICE_X5Y16          LUT6 (Prop_lut6_I3_O)        0.313     8.748 f  tri_wave_gen/tri_wave[4]_i_3/O
                         net (fo=1, routed)           0.829     9.577    tri_wave_gen/tri_wave[4]_i_3_n_0
    SLICE_X6Y17          LUT6 (Prop_lut6_I3_O)        0.124     9.701 r  tri_wave_gen/tri_wave[4]_i_1/O
                         net (fo=1, routed)           0.000     9.701    tri_wave_gen/tri_wave[4]_i_1_n_0
    SLICE_X6Y17          FDCE                                         r  tri_wave_gen/tri_wave_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.810    10.810 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    12.672    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.763 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.509    14.272    tri_wave_gen/CLK
    SLICE_X6Y17          FDCE                                         r  tri_wave_gen/tri_wave_reg[4]/C
                         clock pessimism              0.323    14.595    
                         clock uncertainty           -0.035    14.560    
    SLICE_X6Y17          FDCE (Setup_fdce_C_D)        0.077    14.637    tri_wave_gen/tri_wave_reg[4]
  -------------------------------------------------------------------
                         required time                         14.637    
                         arrival time                          -9.701    
  -------------------------------------------------------------------
                         slack                                  4.936    

Slack (MET) :             4.976ns  (required time - arrival time)
  Source:                 tri_wave_gen/tri_wave_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tri_wave_gen/tri_wave_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.976ns  (logic 1.945ns (39.088%)  route 3.031ns (60.912%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.272ns = ( 14.272 - 10.000 ) 
    Source Clock Delay      (SCD):    4.637ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.943     0.943 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.631     4.637    tri_wave_gen/CLK
    SLICE_X3Y15          FDCE                                         r  tri_wave_gen/tri_wave_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDCE (Prop_fdce_C_Q)         0.456     5.093 f  tri_wave_gen/tri_wave_reg[0]/Q
                         net (fo=24, routed)          0.987     6.081    tri_wave_gen/Q[0]
    SLICE_X5Y19          LUT3 (Prop_lut3_I1_O)        0.150     6.231 r  tri_wave_gen/tri_wave1_carry_i_5/O
                         net (fo=1, routed)           0.767     6.998    tri_wave_gen/tri_wave1_carry_i_5_n_0
    SLICE_X4Y19          LUT6 (Prop_lut6_I3_O)        0.332     7.330 r  tri_wave_gen/tri_wave1_carry_i_2/O
                         net (fo=1, routed)           0.000     7.330    tri_wave_gen/tri_wave1_carry_i_2_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     7.900 r  tri_wave_gen/tri_wave1_carry/CO[2]
                         net (fo=10, routed)          0.470     8.370    tri_wave_gen/tri_wave1
    SLICE_X5Y19          LUT6 (Prop_lut6_I2_O)        0.313     8.683 f  tri_wave_gen/tri_wave[3]_i_2/O
                         net (fo=1, routed)           0.807     9.489    tri_wave_gen/tri_wave[3]_i_2_n_0
    SLICE_X5Y17          LUT6 (Prop_lut6_I0_O)        0.124     9.613 r  tri_wave_gen/tri_wave[3]_i_1/O
                         net (fo=1, routed)           0.000     9.613    tri_wave_gen/tri_wave[3]_i_1_n_0
    SLICE_X5Y17          FDCE                                         r  tri_wave_gen/tri_wave_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.810    10.810 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    12.672    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.763 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.509    14.272    tri_wave_gen/CLK
    SLICE_X5Y17          FDCE                                         r  tri_wave_gen/tri_wave_reg[3]/C
                         clock pessimism              0.323    14.595    
                         clock uncertainty           -0.035    14.560    
    SLICE_X5Y17          FDCE (Setup_fdce_C_D)        0.029    14.589    tri_wave_gen/tri_wave_reg[3]
  -------------------------------------------------------------------
                         required time                         14.589    
                         arrival time                          -9.613    
  -------------------------------------------------------------------
                         slack                                  4.976    

Slack (MET) :             4.977ns  (required time - arrival time)
  Source:                 tri_wave_gen/tri_wave_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tri_wave_gen/tri_wave_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.977ns  (logic 2.364ns (47.503%)  route 2.613ns (52.497%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.274ns = ( 14.274 - 10.000 ) 
    Source Clock Delay      (SCD):    4.637ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.943     0.943 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.631     4.637    tri_wave_gen/CLK
    SLICE_X3Y15          FDCE                                         r  tri_wave_gen/tri_wave_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDCE (Prop_fdce_C_Q)         0.456     5.093 f  tri_wave_gen/tri_wave_reg[0]/Q
                         net (fo=24, routed)          0.828     5.921    tri_wave_gen/Q[0]
    SLICE_X7Y16          LUT3 (Prop_lut3_I2_O)        0.150     6.071 r  tri_wave_gen/i___0_carry_i_3/O
                         net (fo=2, routed)           0.469     6.540    tri_wave_gen/i___0_carry_i_3_n_0
    SLICE_X7Y16          LUT4 (Prop_lut4_I3_O)        0.326     6.866 r  tri_wave_gen/i___0_carry_i_6/O
                         net (fo=1, routed)           0.000     6.866    tri_wave_gen/i___0_carry_i_6_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.416 r  tri_wave_gen/_inferred__4/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.416    tri_wave_gen/_inferred__4/i___0_carry_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.530 r  tri_wave_gen/_inferred__4/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.530    tri_wave_gen/_inferred__4/i___0_carry__0_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.801 r  tri_wave_gen/_inferred__4/i___0_carry__1/CO[0]
                         net (fo=10, routed)          0.646     8.447    tri_wave_gen/_inferred__4/i___0_carry__1_n_3
    SLICE_X8Y15          LUT6 (Prop_lut6_I1_O)        0.373     8.820 r  tri_wave_gen/tri_wave[6]_i_5/O
                         net (fo=1, routed)           0.670     9.490    tri_wave_gen/tri_wave[6]_i_5_n_0
    SLICE_X5Y15          LUT6 (Prop_lut6_I5_O)        0.124     9.614 r  tri_wave_gen/tri_wave[6]_i_1/O
                         net (fo=1, routed)           0.000     9.614    tri_wave_gen/tri_wave[6]_i_1_n_0
    SLICE_X5Y15          FDCE                                         r  tri_wave_gen/tri_wave_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.810    10.810 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    12.672    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.763 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.511    14.274    tri_wave_gen/CLK
    SLICE_X5Y15          FDCE                                         r  tri_wave_gen/tri_wave_reg[6]/C
                         clock pessimism              0.323    14.597    
                         clock uncertainty           -0.035    14.562    
    SLICE_X5Y15          FDCE (Setup_fdce_C_D)        0.029    14.591    tri_wave_gen/tri_wave_reg[6]
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                          -9.614    
  -------------------------------------------------------------------
                         slack                                  4.977    

Slack (MET) :             5.013ns  (required time - arrival time)
  Source:                 saw_wave_gen/saw_wave_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            saw_wave_gen/saw_wave_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.956ns  (logic 2.281ns (46.028%)  route 2.675ns (53.972%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.277ns = ( 14.277 - 10.000 ) 
    Source Clock Delay      (SCD):    4.639ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.943     0.943 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.633     4.639    saw_wave_gen/CLK
    SLICE_X2Y13          FDCE                                         r  saw_wave_gen/saw_wave_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDCE (Prop_fdce_C_Q)         0.518     5.157 f  saw_wave_gen/saw_wave_reg[2]/Q
                         net (fo=11, routed)          0.654     5.811    saw_wave_gen/Q[2]
    SLICE_X4Y13          LUT3 (Prop_lut3_I2_O)        0.153     5.964 r  saw_wave_gen/__0_carry_i_1/O
                         net (fo=2, routed)           0.811     6.776    saw_wave_gen/__0_carry_i_1_n_0
    SLICE_X4Y13          LUT4 (Prop_lut4_I3_O)        0.327     7.103 r  saw_wave_gen/__0_carry_i_4/O
                         net (fo=1, routed)           0.000     7.103    saw_wave_gen/__0_carry_i_4_n_0
    SLICE_X4Y13          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.504 r  saw_wave_gen/__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.504    saw_wave_gen/__0_carry_n_0
    SLICE_X4Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.618 r  saw_wave_gen/__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.618    saw_wave_gen/__0_carry__0_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.889 r  saw_wave_gen/__0_carry__1/CO[0]
                         net (fo=1, routed)           0.572     8.461    saw_wave_gen/__0_carry__1_n_3
    SLICE_X3Y17          LUT2 (Prop_lut2_I1_O)        0.373     8.834 f  saw_wave_gen/saw_wave[7]_i_4/O
                         net (fo=8, routed)           0.637     9.471    saw_wave_gen/saw_wave[7]_i_4_n_0
    SLICE_X0Y13          LUT6 (Prop_lut6_I2_O)        0.124     9.595 r  saw_wave_gen/saw_wave[7]_i_2/O
                         net (fo=1, routed)           0.000     9.595    saw_wave_gen/saw_wave[7]_i_2_n_0
    SLICE_X0Y13          FDCE                                         r  saw_wave_gen/saw_wave_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.810    10.810 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    12.672    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.763 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.514    14.277    saw_wave_gen/CLK
    SLICE_X0Y13          FDCE                                         r  saw_wave_gen/saw_wave_reg[7]/C
                         clock pessimism              0.337    14.614    
                         clock uncertainty           -0.035    14.579    
    SLICE_X0Y13          FDCE (Setup_fdce_C_D)        0.029    14.608    saw_wave_gen/saw_wave_reg[7]
  -------------------------------------------------------------------
                         required time                         14.608    
                         arrival time                          -9.595    
  -------------------------------------------------------------------
                         slack                                  5.013    

Slack (MET) :             5.018ns  (required time - arrival time)
  Source:                 saw_wave_gen/saw_wave_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            saw_wave_gen/saw_wave_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.953ns  (logic 2.281ns (46.056%)  route 2.672ns (53.944%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.277ns = ( 14.277 - 10.000 ) 
    Source Clock Delay      (SCD):    4.639ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.943     0.943 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.633     4.639    saw_wave_gen/CLK
    SLICE_X2Y13          FDCE                                         r  saw_wave_gen/saw_wave_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDCE (Prop_fdce_C_Q)         0.518     5.157 f  saw_wave_gen/saw_wave_reg[2]/Q
                         net (fo=11, routed)          0.654     5.811    saw_wave_gen/Q[2]
    SLICE_X4Y13          LUT3 (Prop_lut3_I2_O)        0.153     5.964 r  saw_wave_gen/__0_carry_i_1/O
                         net (fo=2, routed)           0.811     6.776    saw_wave_gen/__0_carry_i_1_n_0
    SLICE_X4Y13          LUT4 (Prop_lut4_I3_O)        0.327     7.103 r  saw_wave_gen/__0_carry_i_4/O
                         net (fo=1, routed)           0.000     7.103    saw_wave_gen/__0_carry_i_4_n_0
    SLICE_X4Y13          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.504 r  saw_wave_gen/__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.504    saw_wave_gen/__0_carry_n_0
    SLICE_X4Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.618 r  saw_wave_gen/__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.618    saw_wave_gen/__0_carry__0_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.889 r  saw_wave_gen/__0_carry__1/CO[0]
                         net (fo=1, routed)           0.572     8.461    saw_wave_gen/__0_carry__1_n_3
    SLICE_X3Y17          LUT2 (Prop_lut2_I1_O)        0.373     8.834 f  saw_wave_gen/saw_wave[7]_i_4/O
                         net (fo=8, routed)           0.634     9.468    saw_wave_gen/saw_wave[7]_i_4_n_0
    SLICE_X0Y13          LUT6 (Prop_lut6_I3_O)        0.124     9.592 r  saw_wave_gen/saw_wave[0]_i_1/O
                         net (fo=1, routed)           0.000     9.592    saw_wave_gen/saw_wave[0]_i_1_n_0
    SLICE_X0Y13          FDCE                                         r  saw_wave_gen/saw_wave_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.810    10.810 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    12.672    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.763 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.514    14.277    saw_wave_gen/CLK
    SLICE_X0Y13          FDCE                                         r  saw_wave_gen/saw_wave_reg[0]/C
                         clock pessimism              0.337    14.614    
                         clock uncertainty           -0.035    14.579    
    SLICE_X0Y13          FDCE (Setup_fdce_C_D)        0.031    14.610    saw_wave_gen/saw_wave_reg[0]
  -------------------------------------------------------------------
                         required time                         14.610    
                         arrival time                          -9.592    
  -------------------------------------------------------------------
                         slack                                  5.018    

Slack (MET) :             5.059ns  (required time - arrival time)
  Source:                 tri_wave_gen/tri_wave_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tri_wave_gen/tri_wave_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.893ns  (logic 1.945ns (39.752%)  route 2.948ns (60.248%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.272ns = ( 14.272 - 10.000 ) 
    Source Clock Delay      (SCD):    4.637ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.943     0.943 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.631     4.637    tri_wave_gen/CLK
    SLICE_X3Y15          FDCE                                         r  tri_wave_gen/tri_wave_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDCE (Prop_fdce_C_Q)         0.456     5.093 f  tri_wave_gen/tri_wave_reg[0]/Q
                         net (fo=24, routed)          0.987     6.081    tri_wave_gen/Q[0]
    SLICE_X5Y19          LUT3 (Prop_lut3_I1_O)        0.150     6.231 r  tri_wave_gen/tri_wave1_carry_i_5/O
                         net (fo=1, routed)           0.767     6.998    tri_wave_gen/tri_wave1_carry_i_5_n_0
    SLICE_X4Y19          LUT6 (Prop_lut6_I3_O)        0.332     7.330 r  tri_wave_gen/tri_wave1_carry_i_2/O
                         net (fo=1, routed)           0.000     7.330    tri_wave_gen/tri_wave1_carry_i_2_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     7.900 r  tri_wave_gen/tri_wave1_carry/CO[2]
                         net (fo=10, routed)          0.519     8.419    tri_wave_gen/tri_wave1
    SLICE_X4Y17          LUT6 (Prop_lut6_I1_O)        0.313     8.732 f  tri_wave_gen/tri_wave[2]_i_3/O
                         net (fo=1, routed)           0.674     9.406    tri_wave_gen/tri_wave[2]_i_3_n_0
    SLICE_X4Y17          LUT6 (Prop_lut6_I3_O)        0.124     9.530 r  tri_wave_gen/tri_wave[2]_i_1/O
                         net (fo=1, routed)           0.000     9.530    tri_wave_gen/tri_wave[2]_i_1_n_0
    SLICE_X4Y17          FDCE                                         r  tri_wave_gen/tri_wave_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.810    10.810 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    12.672    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.763 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.509    14.272    tri_wave_gen/CLK
    SLICE_X4Y17          FDCE                                         r  tri_wave_gen/tri_wave_reg[2]/C
                         clock pessimism              0.323    14.595    
                         clock uncertainty           -0.035    14.560    
    SLICE_X4Y17          FDCE (Setup_fdce_C_D)        0.029    14.589    tri_wave_gen/tri_wave_reg[2]
  -------------------------------------------------------------------
                         required time                         14.589    
                         arrival time                          -9.530    
  -------------------------------------------------------------------
                         slack                                  5.059    

Slack (MET) :             5.187ns  (required time - arrival time)
  Source:                 tri_wave_gen/tri_wave_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tri_wave_gen/tri_wave_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.809ns  (logic 1.945ns (40.447%)  route 2.864ns (59.553%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.276ns = ( 14.276 - 10.000 ) 
    Source Clock Delay      (SCD):    4.637ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.943     0.943 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.631     4.637    tri_wave_gen/CLK
    SLICE_X3Y15          FDCE                                         r  tri_wave_gen/tri_wave_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDCE (Prop_fdce_C_Q)         0.456     5.093 f  tri_wave_gen/tri_wave_reg[0]/Q
                         net (fo=24, routed)          0.987     6.081    tri_wave_gen/Q[0]
    SLICE_X5Y19          LUT3 (Prop_lut3_I1_O)        0.150     6.231 r  tri_wave_gen/tri_wave1_carry_i_5/O
                         net (fo=1, routed)           0.767     6.998    tri_wave_gen/tri_wave1_carry_i_5_n_0
    SLICE_X4Y19          LUT6 (Prop_lut6_I3_O)        0.332     7.330 r  tri_wave_gen/tri_wave1_carry_i_2/O
                         net (fo=1, routed)           0.000     7.330    tri_wave_gen/tri_wave1_carry_i_2_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     7.900 r  tri_wave_gen/tri_wave1_carry/CO[2]
                         net (fo=10, routed)          0.702     8.602    tri_wave_gen/tri_wave1
    SLICE_X3Y15          LUT5 (Prop_lut5_I3_O)        0.313     8.915 r  tri_wave_gen/tri_wave[0]_i_2/O
                         net (fo=1, routed)           0.407     9.322    tri_wave_gen/tri_wave[0]_i_2_n_0
    SLICE_X3Y15          LUT6 (Prop_lut6_I3_O)        0.124     9.446 r  tri_wave_gen/tri_wave[0]_i_1/O
                         net (fo=1, routed)           0.000     9.446    tri_wave_gen/tri_wave[0]_i_1_n_0
    SLICE_X3Y15          FDCE                                         r  tri_wave_gen/tri_wave_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.810    10.810 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    12.672    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.763 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.513    14.276    tri_wave_gen/CLK
    SLICE_X3Y15          FDCE                                         r  tri_wave_gen/tri_wave_reg[0]/C
                         clock pessimism              0.361    14.637    
                         clock uncertainty           -0.035    14.602    
    SLICE_X3Y15          FDCE (Setup_fdce_C_D)        0.031    14.633    tri_wave_gen/tri_wave_reg[0]
  -------------------------------------------------------------------
                         required time                         14.633    
                         arrival time                          -9.446    
  -------------------------------------------------------------------
                         slack                                  5.187    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 trigo_gen/read_id_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trigo_gen/TANROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.164ns (50.300%)  route 0.162ns (49.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.394ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.172     0.172 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.804    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.830 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.565     1.394    trigo_gen/CLK
    SLICE_X8Y8           FDCE                                         r  trigo_gen/read_id_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y8           FDCE (Prop_fdce_C_Q)         0.164     1.558 r  trigo_gen/read_id_reg[1]/Q
                         net (fo=6, routed)           0.162     1.720    trigo_gen/TANROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X0Y2          RAMB18E1                                     r  trigo_gen/TANROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.361     0.361 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.046    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.075 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.877     1.952    trigo_gen/TANROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y2          RAMB18E1                                     r  trigo_gen/TANROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.499     1.453    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.636    trigo_gen/TANROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 trigo_gen/read_id_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trigo_gen/TANROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.164ns (50.061%)  route 0.164ns (49.939%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.394ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.172     0.172 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.804    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.830 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.565     1.394    trigo_gen/CLK
    SLICE_X8Y8           FDCE                                         r  trigo_gen/read_id_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y8           FDCE (Prop_fdce_C_Q)         0.164     1.558 r  trigo_gen/read_id_reg[0]/Q
                         net (fo=6, routed)           0.164     1.722    trigo_gen/TANROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X0Y2          RAMB18E1                                     r  trigo_gen/TANROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.361     0.361 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.046    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.075 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.877     1.952    trigo_gen/TANROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y2          RAMB18E1                                     r  trigo_gen/TANROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.499     1.453    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.636    trigo_gen/TANROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 trigo_gen/read_id_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trigo_gen/COSROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.164ns (40.930%)  route 0.237ns (59.070%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.394ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.172     0.172 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.804    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.830 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.565     1.394    trigo_gen/CLK
    SLICE_X8Y8           FDCE                                         r  trigo_gen/read_id_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y8           FDCE (Prop_fdce_C_Q)         0.164     1.558 r  trigo_gen/read_id_reg[2]/Q
                         net (fo=6, routed)           0.237     1.795    trigo_gen/COSROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X0Y4          RAMB18E1                                     r  trigo_gen/COSROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.361     0.361 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.046    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.075 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.876     1.951    trigo_gen/COSROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y4          RAMB18E1                                     r  trigo_gen/COSROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.499     1.452    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     1.635    trigo_gen/COSROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 trigo_gen/read_id_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trigo_gen/SINROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.164ns (40.930%)  route 0.237ns (59.070%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.394ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.172     0.172 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.804    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.830 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.565     1.394    trigo_gen/CLK
    SLICE_X8Y8           FDCE                                         r  trigo_gen/read_id_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y8           FDCE (Prop_fdce_C_Q)         0.164     1.558 r  trigo_gen/read_id_reg[2]/Q
                         net (fo=6, routed)           0.237     1.795    trigo_gen/SINROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X0Y5          RAMB18E1                                     r  trigo_gen/SINROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.361     0.361 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.046    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.075 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.876     1.951    trigo_gen/SINROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y5          RAMB18E1                                     r  trigo_gen/SINROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.499     1.452    
    RAMB18_X0Y5          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     1.635    trigo_gen/SINROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 trigo_gen/read_id_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trigo_gen/COSROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.164ns (40.771%)  route 0.238ns (59.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.394ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.172     0.172 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.804    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.830 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.565     1.394    trigo_gen/CLK
    SLICE_X8Y8           FDCE                                         r  trigo_gen/read_id_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y8           FDCE (Prop_fdce_C_Q)         0.164     1.558 r  trigo_gen/read_id_reg[2]/Q
                         net (fo=6, routed)           0.238     1.796    trigo_gen/COSROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X0Y4          RAMB18E1                                     r  trigo_gen/COSROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.361     0.361 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.046    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.075 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.873     1.948    trigo_gen/COSROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y4          RAMB18E1                                     r  trigo_gen/COSROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.499     1.449    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.632    trigo_gen/COSROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 trigo_gen/read_id_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trigo_gen/SINROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.164ns (40.771%)  route 0.238ns (59.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.394ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.172     0.172 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.804    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.830 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.565     1.394    trigo_gen/CLK
    SLICE_X8Y8           FDCE                                         r  trigo_gen/read_id_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y8           FDCE (Prop_fdce_C_Q)         0.164     1.558 r  trigo_gen/read_id_reg[2]/Q
                         net (fo=6, routed)           0.238     1.796    trigo_gen/SINROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X0Y5          RAMB18E1                                     r  trigo_gen/SINROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.361     0.361 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.046    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.075 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.873     1.948    trigo_gen/SINROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y5          RAMB18E1                                     r  trigo_gen/SINROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.499     1.449    
    RAMB18_X0Y5          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.632    trigo_gen/SINROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 trigo_gen/read_id_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trigo_gen/TANROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.720%)  route 0.265ns (65.280%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.421ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.172     0.172 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.804    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.830 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.592     1.421    trigo_gen/CLK
    SLICE_X7Y9           FDCE                                         r  trigo_gen/read_id_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y9           FDCE (Prop_fdce_C_Q)         0.141     1.562 r  trigo_gen/read_id_reg[6]/Q
                         net (fo=6, routed)           0.265     1.827    trigo_gen/TANROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB18_X0Y2          RAMB18E1                                     r  trigo_gen/TANROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.361     0.361 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.046    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.075 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.878     1.953    trigo_gen/TANROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y2          RAMB18E1                                     r  trigo_gen/TANROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.479     1.474    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     1.657    trigo_gen/TANROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 trigo_gen/id_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trigo_gen/read_id_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.128ns (63.089%)  route 0.075ns (36.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.909ns
    Source Clock Delay      (SCD):    1.394ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.172     0.172 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.804    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.830 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.565     1.394    trigo_gen/CLK
    SLICE_X9Y8           FDRE                                         r  trigo_gen/id_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y8           FDRE (Prop_fdre_C_Q)         0.128     1.522 r  trigo_gen/id_reg[2]/Q
                         net (fo=7, routed)           0.075     1.597    trigo_gen/id_reg[2]
    SLICE_X8Y8           FDCE                                         r  trigo_gen/read_id_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.361     0.361 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.046    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.075 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.835     1.909    trigo_gen/CLK
    SLICE_X8Y8           FDCE                                         r  trigo_gen/read_id_reg[2]/C
                         clock pessimism             -0.502     1.407    
    SLICE_X8Y8           FDCE (Hold_fdce_C_D)         0.009     1.416    trigo_gen/read_id_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.416    
                         arrival time                           1.597    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 trigo_gen/read_id_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trigo_gen/COSROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.350%)  route 0.282ns (66.650%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.394ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.172     0.172 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.804    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.830 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.565     1.394    trigo_gen/CLK
    SLICE_X9Y9           FDCE                                         r  trigo_gen/read_id_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y9           FDCE (Prop_fdce_C_Q)         0.141     1.535 r  trigo_gen/read_id_reg[5]/Q
                         net (fo=6, routed)           0.282     1.817    trigo_gen/COSROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X0Y4          RAMB18E1                                     r  trigo_gen/COSROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.361     0.361 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.046    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.075 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.876     1.951    trigo_gen/COSROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y4          RAMB18E1                                     r  trigo_gen/COSROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.499     1.452    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     1.635    trigo_gen/COSROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 trigo_gen/read_id_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trigo_gen/SINROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.350%)  route 0.282ns (66.650%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.394ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.172     0.172 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.804    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.830 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.565     1.394    trigo_gen/CLK
    SLICE_X9Y9           FDCE                                         r  trigo_gen/read_id_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y9           FDCE (Prop_fdce_C_Q)         0.141     1.535 r  trigo_gen/read_id_reg[5]/Q
                         net (fo=6, routed)           0.282     1.817    trigo_gen/SINROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X0Y5          RAMB18E1                                     r  trigo_gen/SINROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.361     0.361 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.046    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.075 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.876     1.951    trigo_gen/SINROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y5          RAMB18E1                                     r  trigo_gen/SINROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.499     1.452    
    RAMB18_X0Y5          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     1.635    trigo_gen/SINROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.182    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y4    trigo_gen/COSROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y4    trigo_gen/COSROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y5    trigo_gen/SINROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y5    trigo_gen/SINROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y2    trigo_gen/TANROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y2    trigo_gen/TANROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X2Y12    clk_wave_gen/divided_clk_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y15    clk_wave_gen/q_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y15    clk_wave_gen/q_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y12    clk_wave_gen/divided_clk_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y12    clk_wave_gen/divided_clk_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y15    clk_wave_gen/q_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y15    clk_wave_gen/q_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y15    clk_wave_gen/q_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y15    clk_wave_gen/q_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y15    clk_wave_gen/q_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y15    clk_wave_gen/q_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y15    clk_wave_gen/q_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y15    clk_wave_gen/q_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y12    clk_wave_gen/divided_clk_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y12    clk_wave_gen/divided_clk_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y15    clk_wave_gen/q_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y15    clk_wave_gen/q_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y15    clk_wave_gen/q_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y15    clk_wave_gen/q_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y15    clk_wave_gen/q_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y15    clk_wave_gen/q_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y15    clk_wave_gen/q_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y15    clk_wave_gen/q_reg[3]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 range_or_freq_divider_or_period[0]
                            (input port)
  Destination:            output_wave[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.380ns  (logic 4.310ns (28.027%)  route 11.069ns (71.973%))
  Logic Levels:           6  (IBUF=1 LUT5=2 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 f  range_or_freq_divider_or_period[0] (IN)
                         net (fo=0)                   0.000     0.000    range_or_freq_divider_or_period[0]
    W17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 f  range_or_freq_divider_or_period_IBUF[0]_inst/O
                         net (fo=34, routed)          2.112     3.045    range_or_freq_divider_or_period_IBUF[0]
    SLICE_X0Y13          LUT5 (Prop_lut5_I0_O)        0.124     3.169 r  output_wave_OBUF[7]_inst_i_5/O
                         net (fo=1, routed)           0.296     3.465    clk_wave_gen/output_wave_OBUF[7]_inst_i_1
    SLICE_X5Y13          LUT5 (Prop_lut5_I3_O)        0.124     3.589 r  clk_wave_gen/output_wave_OBUF[7]_inst_i_3/O
                         net (fo=8, routed)           1.094     4.682    in_proc/output_wave[1]
    SLICE_X9Y12          LUT6 (Prop_lut6_I0_O)        0.124     4.806 r  in_proc/output_wave_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.000     4.806    in_proc/output_wave_OBUF[0]_inst_i_3_n_0
    SLICE_X9Y12          MUXF7 (Prop_muxf7_I1_O)      0.217     5.023 r  in_proc/output_wave_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           7.568    12.592    output_wave_OBUF[0]
    A14                  OBUF (Prop_obuf_I_O)         2.788    15.380 r  output_wave_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.380    output_wave[0]
    A14                                                               r  output_wave[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 range_or_freq_divider_or_period[0]
                            (input port)
  Destination:            output_wave[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.544ns  (logic 4.310ns (29.637%)  route 10.233ns (70.363%))
  Logic Levels:           6  (IBUF=1 LUT5=2 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 f  range_or_freq_divider_or_period[0] (IN)
                         net (fo=0)                   0.000     0.000    range_or_freq_divider_or_period[0]
    W17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 f  range_or_freq_divider_or_period_IBUF[0]_inst/O
                         net (fo=34, routed)          2.112     3.045    range_or_freq_divider_or_period_IBUF[0]
    SLICE_X0Y13          LUT5 (Prop_lut5_I0_O)        0.124     3.169 r  output_wave_OBUF[7]_inst_i_5/O
                         net (fo=1, routed)           0.296     3.465    clk_wave_gen/output_wave_OBUF[7]_inst_i_1
    SLICE_X5Y13          LUT5 (Prop_lut5_I3_O)        0.124     3.589 r  clk_wave_gen/output_wave_OBUF[7]_inst_i_3/O
                         net (fo=8, routed)           0.890     4.478    in_proc/output_wave[1]
    SLICE_X8Y12          LUT6 (Prop_lut6_I0_O)        0.124     4.602 r  in_proc/output_wave_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.000     4.602    in_proc/output_wave_OBUF[2]_inst_i_3_n_0
    SLICE_X8Y12          MUXF7 (Prop_muxf7_I1_O)      0.214     4.816 r  in_proc/output_wave_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           6.936    11.753    output_wave_OBUF[2]
    B15                  OBUF (Prop_obuf_I_O)         2.791    14.544 r  output_wave_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.544    output_wave[2]
    B15                                                               r  output_wave[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 range_or_freq_divider_or_period[0]
                            (input port)
  Destination:            output_wave[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.131ns  (logic 3.903ns (27.623%)  route 10.227ns (72.377%))
  Logic Levels:           5  (IBUF=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 f  range_or_freq_divider_or_period[0] (IN)
                         net (fo=0)                   0.000     0.000    range_or_freq_divider_or_period[0]
    W17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 f  range_or_freq_divider_or_period_IBUF[0]_inst/O
                         net (fo=34, routed)          2.112     3.045    range_or_freq_divider_or_period_IBUF[0]
    SLICE_X0Y13          LUT5 (Prop_lut5_I0_O)        0.124     3.169 r  output_wave_OBUF[7]_inst_i_5/O
                         net (fo=1, routed)           0.296     3.465    clk_wave_gen/output_wave_OBUF[7]_inst_i_1
    SLICE_X5Y13          LUT5 (Prop_lut5_I3_O)        0.124     3.589 r  clk_wave_gen/output_wave_OBUF[7]_inst_i_3/O
                         net (fo=8, routed)           0.697     4.285    in_proc/output_wave[1]
    SLICE_X4Y12          LUT6 (Prop_lut6_I0_O)        0.124     4.409 r  in_proc/output_wave_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           7.123    11.533    output_wave_OBUF[6]
    C15                  OBUF (Prop_obuf_I_O)         2.598    14.131 r  output_wave_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.131    output_wave[6]
    C15                                                               r  output_wave[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 range_or_freq_divider_or_period[0]
                            (input port)
  Destination:            output_wave[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.111ns  (logic 4.293ns (30.427%)  route 9.817ns (69.573%))
  Logic Levels:           6  (IBUF=1 LUT5=2 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 f  range_or_freq_divider_or_period[0] (IN)
                         net (fo=0)                   0.000     0.000    range_or_freq_divider_or_period[0]
    W17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 f  range_or_freq_divider_or_period_IBUF[0]_inst/O
                         net (fo=34, routed)          2.112     3.045    range_or_freq_divider_or_period_IBUF[0]
    SLICE_X0Y13          LUT5 (Prop_lut5_I0_O)        0.124     3.169 r  output_wave_OBUF[7]_inst_i_5/O
                         net (fo=1, routed)           0.296     3.465    clk_wave_gen/output_wave_OBUF[7]_inst_i_1
    SLICE_X5Y13          LUT5 (Prop_lut5_I3_O)        0.124     3.589 r  clk_wave_gen/output_wave_OBUF[7]_inst_i_3/O
                         net (fo=8, routed)           0.933     4.522    in_proc/output_wave[1]
    SLICE_X8Y13          LUT6 (Prop_lut6_I0_O)        0.124     4.646 r  in_proc/output_wave_OBUF[5]_inst_i_4/O
                         net (fo=1, routed)           0.000     4.646    in_proc/output_wave_OBUF[5]_inst_i_4_n_0
    SLICE_X8Y13          MUXF7 (Prop_muxf7_I1_O)      0.214     4.860 r  in_proc/output_wave_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           6.477    11.337    output_wave_OBUF[5]
    A17                  OBUF (Prop_obuf_I_O)         2.774    14.111 r  output_wave_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.111    output_wave[5]
    A17                                                               r  output_wave[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 range_or_freq_divider_or_period[0]
                            (input port)
  Destination:            output_wave[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.814ns  (logic 3.891ns (30.362%)  route 8.924ns (69.638%))
  Logic Levels:           5  (IBUF=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 f  range_or_freq_divider_or_period[0] (IN)
                         net (fo=0)                   0.000     0.000    range_or_freq_divider_or_period[0]
    W17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 f  range_or_freq_divider_or_period_IBUF[0]_inst/O
                         net (fo=34, routed)          2.112     3.045    range_or_freq_divider_or_period_IBUF[0]
    SLICE_X0Y13          LUT5 (Prop_lut5_I0_O)        0.124     3.169 r  output_wave_OBUF[7]_inst_i_5/O
                         net (fo=1, routed)           0.296     3.465    clk_wave_gen/output_wave_OBUF[7]_inst_i_1
    SLICE_X5Y13          LUT5 (Prop_lut5_I3_O)        0.124     3.589 r  clk_wave_gen/output_wave_OBUF[7]_inst_i_3/O
                         net (fo=8, routed)           0.464     4.053    in_proc/output_wave[1]
    SLICE_X3Y14          LUT6 (Prop_lut6_I1_O)        0.124     4.177 r  in_proc/output_wave_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           6.053    10.229    output_wave_OBUF[7]
    C16                  OBUF (Prop_obuf_I_O)         2.585    12.814 r  output_wave_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.814    output_wave[7]
    C16                                                               r  output_wave[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 range_or_freq_divider_or_period[0]
                            (input port)
  Destination:            output_wave[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.022ns  (logic 4.321ns (35.937%)  route 7.702ns (64.063%))
  Logic Levels:           6  (IBUF=1 LUT5=2 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 f  range_or_freq_divider_or_period[0] (IN)
                         net (fo=0)                   0.000     0.000    range_or_freq_divider_or_period[0]
    W17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 f  range_or_freq_divider_or_period_IBUF[0]_inst/O
                         net (fo=34, routed)          2.112     3.045    range_or_freq_divider_or_period_IBUF[0]
    SLICE_X0Y13          LUT5 (Prop_lut5_I0_O)        0.124     3.169 r  output_wave_OBUF[7]_inst_i_5/O
                         net (fo=1, routed)           0.296     3.465    clk_wave_gen/output_wave_OBUF[7]_inst_i_1
    SLICE_X5Y13          LUT5 (Prop_lut5_I3_O)        0.124     3.589 r  clk_wave_gen/output_wave_OBUF[7]_inst_i_3/O
                         net (fo=8, routed)           0.587     4.175    in_proc/output_wave[1]
    SLICE_X9Y12          LUT6 (Prop_lut6_I0_O)        0.124     4.299 r  in_proc/output_wave_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.000     4.299    in_proc/output_wave_OBUF[4]_inst_i_3_n_0
    SLICE_X9Y12          MUXF7 (Prop_muxf7_I1_O)      0.245     4.544 r  in_proc/output_wave_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.708     9.252    output_wave_OBUF[4]
    A15                  OBUF (Prop_obuf_I_O)         2.770    12.022 r  output_wave_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.022    output_wave[4]
    A15                                                               r  output_wave[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 range_or_freq_divider_or_period[0]
                            (input port)
  Destination:            output_wave[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.981ns  (logic 3.910ns (32.637%)  route 8.071ns (67.363%))
  Logic Levels:           5  (IBUF=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 f  range_or_freq_divider_or_period[0] (IN)
                         net (fo=0)                   0.000     0.000    range_or_freq_divider_or_period[0]
    W17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 f  range_or_freq_divider_or_period_IBUF[0]_inst/O
                         net (fo=34, routed)          2.112     3.045    range_or_freq_divider_or_period_IBUF[0]
    SLICE_X0Y13          LUT5 (Prop_lut5_I0_O)        0.124     3.169 r  output_wave_OBUF[7]_inst_i_5/O
                         net (fo=1, routed)           0.296     3.465    clk_wave_gen/output_wave_OBUF[7]_inst_i_1
    SLICE_X5Y13          LUT5 (Prop_lut5_I3_O)        0.124     3.589 r  clk_wave_gen/output_wave_OBUF[7]_inst_i_3/O
                         net (fo=8, routed)           0.721     4.309    in_proc/output_wave[1]
    SLICE_X5Y14          LUT6 (Prop_lut6_I0_O)        0.124     4.433 r  in_proc/output_wave_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.943     9.376    output_wave_OBUF[1]
    A16                  OBUF (Prop_obuf_I_O)         2.605    11.981 r  output_wave_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.981    output_wave[1]
    A16                                                               r  output_wave[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 range_or_freq_divider_or_period[0]
                            (input port)
  Destination:            output_wave[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.683ns  (logic 4.026ns (34.457%)  route 7.657ns (65.543%))
  Logic Levels:           6  (IBUF=1 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 f  range_or_freq_divider_or_period[0] (IN)
                         net (fo=0)                   0.000     0.000    range_or_freq_divider_or_period[0]
    W17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 f  range_or_freq_divider_or_period_IBUF[0]_inst/O
                         net (fo=34, routed)          2.112     3.045    range_or_freq_divider_or_period_IBUF[0]
    SLICE_X0Y13          LUT5 (Prop_lut5_I0_O)        0.124     3.169 r  output_wave_OBUF[7]_inst_i_5/O
                         net (fo=1, routed)           0.296     3.465    clk_wave_gen/output_wave_OBUF[7]_inst_i_1
    SLICE_X5Y13          LUT5 (Prop_lut5_I3_O)        0.124     3.589 r  clk_wave_gen/output_wave_OBUF[7]_inst_i_3/O
                         net (fo=8, routed)           0.543     4.131    in_proc/output_wave[1]
    SLICE_X4Y12          LUT6 (Prop_lut6_I5_O)        0.124     4.255 f  in_proc/output_wave_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.444     4.699    in_proc/output_wave_OBUF[3]_inst_i_3_n_0
    SLICE_X4Y12          LUT6 (Prop_lut6_I3_O)        0.124     4.823 r  in_proc/output_wave_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.263     9.087    output_wave_OBUF[3]
    B16                  OBUF (Prop_obuf_I_O)         2.596    11.683 r  output_wave_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.683    output_wave[3]
    B16                                                               r  output_wave[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 range_or_freq_divider_or_period[4]
                            (input port)
  Destination:            output_wave[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.764ns  (logic 1.466ns (38.958%)  route 2.297ns (61.042%))
  Logic Levels:           6  (IBUF=1 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 f  range_or_freq_divider_or_period[4] (IN)
                         net (fo=0)                   0.000     0.000    range_or_freq_divider_or_period[4]
    W13                  IBUF (Prop_ibuf_I_O)         0.173     0.173 f  range_or_freq_divider_or_period_IBUF[4]_inst/O
                         net (fo=3, routed)           0.503     0.676    range_or_freq_divider_or_period_IBUF[4]
    SLICE_X0Y13          LUT5 (Prop_lut5_I4_O)        0.045     0.721 r  output_wave_OBUF[7]_inst_i_5/O
                         net (fo=1, routed)           0.111     0.831    clk_wave_gen/output_wave_OBUF[7]_inst_i_1
    SLICE_X5Y13          LUT5 (Prop_lut5_I3_O)        0.045     0.876 r  clk_wave_gen/output_wave_OBUF[7]_inst_i_3/O
                         net (fo=8, routed)           0.220     1.096    in_proc/output_wave[1]
    SLICE_X4Y12          LUT6 (Prop_lut6_I5_O)        0.045     1.141 f  in_proc/output_wave_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.146     1.287    in_proc/output_wave_OBUF[3]_inst_i_3_n_0
    SLICE_X4Y12          LUT6 (Prop_lut6_I3_O)        0.045     1.332 r  in_proc/output_wave_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.318     2.650    output_wave_OBUF[3]
    B16                  OBUF (Prop_obuf_I_O)         1.113     3.764 r  output_wave_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.764    output_wave[3]
    B16                                                               r  output_wave[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 range_or_freq_divider_or_period[4]
                            (input port)
  Destination:            output_wave[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.011ns  (logic 1.558ns (38.845%)  route 2.453ns (61.155%))
  Logic Levels:           6  (IBUF=1 LUT5=2 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 f  range_or_freq_divider_or_period[4] (IN)
                         net (fo=0)                   0.000     0.000    range_or_freq_divider_or_period[4]
    W13                  IBUF (Prop_ibuf_I_O)         0.173     0.173 f  range_or_freq_divider_or_period_IBUF[4]_inst/O
                         net (fo=3, routed)           0.503     0.676    range_or_freq_divider_or_period_IBUF[4]
    SLICE_X0Y13          LUT5 (Prop_lut5_I4_O)        0.045     0.721 r  output_wave_OBUF[7]_inst_i_5/O
                         net (fo=1, routed)           0.111     0.831    clk_wave_gen/output_wave_OBUF[7]_inst_i_1
    SLICE_X5Y13          LUT5 (Prop_lut5_I3_O)        0.045     0.876 r  clk_wave_gen/output_wave_OBUF[7]_inst_i_3/O
                         net (fo=8, routed)           0.293     1.169    in_proc/output_wave[1]
    SLICE_X9Y12          LUT6 (Prop_lut6_I0_O)        0.045     1.214 r  in_proc/output_wave_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.000     1.214    in_proc/output_wave_OBUF[4]_inst_i_3_n_0
    SLICE_X9Y12          MUXF7 (Prop_muxf7_I1_O)      0.074     1.288 r  in_proc/output_wave_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.547     2.835    output_wave_OBUF[4]
    A15                  OBUF (Prop_obuf_I_O)         1.176     4.011 r  output_wave_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.011    output_wave[4]
    A15                                                               r  output_wave[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 range_or_freq_divider_or_period[4]
                            (input port)
  Destination:            output_wave[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.091ns  (logic 1.430ns (34.945%)  route 2.662ns (65.055%))
  Logic Levels:           5  (IBUF=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 f  range_or_freq_divider_or_period[4] (IN)
                         net (fo=0)                   0.000     0.000    range_or_freq_divider_or_period[4]
    W13                  IBUF (Prop_ibuf_I_O)         0.173     0.173 f  range_or_freq_divider_or_period_IBUF[4]_inst/O
                         net (fo=3, routed)           0.503     0.676    range_or_freq_divider_or_period_IBUF[4]
    SLICE_X0Y13          LUT5 (Prop_lut5_I4_O)        0.045     0.721 r  output_wave_OBUF[7]_inst_i_5/O
                         net (fo=1, routed)           0.111     0.831    clk_wave_gen/output_wave_OBUF[7]_inst_i_1
    SLICE_X5Y13          LUT5 (Prop_lut5_I3_O)        0.045     0.876 r  clk_wave_gen/output_wave_OBUF[7]_inst_i_3/O
                         net (fo=8, routed)           0.275     1.151    in_proc/output_wave[1]
    SLICE_X5Y14          LUT6 (Prop_lut6_I0_O)        0.045     1.196 r  in_proc/output_wave_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.774     2.970    output_wave_OBUF[1]
    A16                  OBUF (Prop_obuf_I_O)         1.122     4.091 r  output_wave_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.091    output_wave[1]
    A16                                                               r  output_wave[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 range_or_freq_divider_or_period[4]
                            (input port)
  Destination:            output_wave[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.529ns  (logic 1.410ns (31.141%)  route 3.119ns (68.859%))
  Logic Levels:           5  (IBUF=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 f  range_or_freq_divider_or_period[4] (IN)
                         net (fo=0)                   0.000     0.000    range_or_freq_divider_or_period[4]
    W13                  IBUF (Prop_ibuf_I_O)         0.173     0.173 f  range_or_freq_divider_or_period_IBUF[4]_inst/O
                         net (fo=3, routed)           0.503     0.676    range_or_freq_divider_or_period_IBUF[4]
    SLICE_X0Y13          LUT5 (Prop_lut5_I4_O)        0.045     0.721 r  output_wave_OBUF[7]_inst_i_5/O
                         net (fo=1, routed)           0.111     0.831    clk_wave_gen/output_wave_OBUF[7]_inst_i_1
    SLICE_X5Y13          LUT5 (Prop_lut5_I3_O)        0.045     0.876 r  clk_wave_gen/output_wave_OBUF[7]_inst_i_3/O
                         net (fo=8, routed)           0.178     1.054    in_proc/output_wave[1]
    SLICE_X3Y14          LUT6 (Prop_lut6_I1_O)        0.045     1.099 r  in_proc/output_wave_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.328     3.427    output_wave_OBUF[7]
    C16                  OBUF (Prop_obuf_I_O)         1.102     4.529 r  output_wave_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.529    output_wave[7]
    C16                                                               r  output_wave[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 range_or_freq_divider_or_period[4]
                            (input port)
  Destination:            output_wave[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.152ns  (logic 1.553ns (30.141%)  route 3.599ns (69.859%))
  Logic Levels:           6  (IBUF=1 LUT5=2 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 f  range_or_freq_divider_or_period[4] (IN)
                         net (fo=0)                   0.000     0.000    range_or_freq_divider_or_period[4]
    W13                  IBUF (Prop_ibuf_I_O)         0.173     0.173 f  range_or_freq_divider_or_period_IBUF[4]_inst/O
                         net (fo=3, routed)           0.503     0.676    range_or_freq_divider_or_period_IBUF[4]
    SLICE_X0Y13          LUT5 (Prop_lut5_I4_O)        0.045     0.721 r  output_wave_OBUF[7]_inst_i_5/O
                         net (fo=1, routed)           0.111     0.831    clk_wave_gen/output_wave_OBUF[7]_inst_i_1
    SLICE_X5Y13          LUT5 (Prop_lut5_I3_O)        0.045     0.876 r  clk_wave_gen/output_wave_OBUF[7]_inst_i_3/O
                         net (fo=8, routed)           0.397     1.273    in_proc/output_wave[1]
    SLICE_X8Y13          LUT6 (Prop_lut6_I0_O)        0.045     1.318 r  in_proc/output_wave_OBUF[5]_inst_i_4/O
                         net (fo=1, routed)           0.000     1.318    in_proc/output_wave_OBUF[5]_inst_i_4_n_0
    SLICE_X8Y13          MUXF7 (Prop_muxf7_I1_O)      0.064     1.382 r  in_proc/output_wave_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.589     3.971    output_wave_OBUF[5]
    A17                  OBUF (Prop_obuf_I_O)         1.181     5.152 r  output_wave_OBUF[5]_inst/O
                         net (fo=0)                   0.000     5.152    output_wave[5]
    A17                                                               r  output_wave[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 range_or_freq_divider_or_period[4]
                            (input port)
  Destination:            output_wave[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.329ns  (logic 1.423ns (26.700%)  route 3.906ns (73.300%))
  Logic Levels:           5  (IBUF=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 f  range_or_freq_divider_or_period[4] (IN)
                         net (fo=0)                   0.000     0.000    range_or_freq_divider_or_period[4]
    W13                  IBUF (Prop_ibuf_I_O)         0.173     0.173 f  range_or_freq_divider_or_period_IBUF[4]_inst/O
                         net (fo=3, routed)           0.503     0.676    range_or_freq_divider_or_period_IBUF[4]
    SLICE_X0Y13          LUT5 (Prop_lut5_I4_O)        0.045     0.721 r  output_wave_OBUF[7]_inst_i_5/O
                         net (fo=1, routed)           0.111     0.831    clk_wave_gen/output_wave_OBUF[7]_inst_i_1
    SLICE_X5Y13          LUT5 (Prop_lut5_I3_O)        0.045     0.876 r  clk_wave_gen/output_wave_OBUF[7]_inst_i_3/O
                         net (fo=8, routed)           0.263     1.139    in_proc/output_wave[1]
    SLICE_X4Y12          LUT6 (Prop_lut6_I0_O)        0.045     1.184 r  in_proc/output_wave_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.030     4.214    output_wave_OBUF[6]
    C15                  OBUF (Prop_obuf_I_O)         1.115     5.329 r  output_wave_OBUF[6]_inst/O
                         net (fo=0)                   0.000     5.329    output_wave[6]
    C15                                                               r  output_wave[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 range_or_freq_divider_or_period[4]
                            (input port)
  Destination:            output_wave[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.411ns  (logic 1.570ns (29.008%)  route 3.841ns (70.992%))
  Logic Levels:           6  (IBUF=1 LUT5=2 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 f  range_or_freq_divider_or_period[4] (IN)
                         net (fo=0)                   0.000     0.000    range_or_freq_divider_or_period[4]
    W13                  IBUF (Prop_ibuf_I_O)         0.173     0.173 f  range_or_freq_divider_or_period_IBUF[4]_inst/O
                         net (fo=3, routed)           0.503     0.676    range_or_freq_divider_or_period_IBUF[4]
    SLICE_X0Y13          LUT5 (Prop_lut5_I4_O)        0.045     0.721 r  output_wave_OBUF[7]_inst_i_5/O
                         net (fo=1, routed)           0.111     0.831    clk_wave_gen/output_wave_OBUF[7]_inst_i_1
    SLICE_X5Y13          LUT5 (Prop_lut5_I3_O)        0.045     0.876 r  clk_wave_gen/output_wave_OBUF[7]_inst_i_3/O
                         net (fo=8, routed)           0.384     1.260    in_proc/output_wave[1]
    SLICE_X8Y12          LUT6 (Prop_lut6_I0_O)        0.045     1.305 r  in_proc/output_wave_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.000     1.305    in_proc/output_wave_OBUF[2]_inst_i_3_n_0
    SLICE_X8Y12          MUXF7 (Prop_muxf7_I1_O)      0.064     1.369 r  in_proc/output_wave_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.844     4.213    output_wave_OBUF[2]
    B15                  OBUF (Prop_obuf_I_O)         1.198     5.411 r  output_wave_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.411    output_wave[2]
    B15                                                               r  output_wave[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 range_or_freq_divider_or_period[4]
                            (input port)
  Destination:            output_wave[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.904ns  (logic 1.566ns (26.521%)  route 4.338ns (73.479%))
  Logic Levels:           6  (IBUF=1 LUT5=2 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 f  range_or_freq_divider_or_period[4] (IN)
                         net (fo=0)                   0.000     0.000    range_or_freq_divider_or_period[4]
    W13                  IBUF (Prop_ibuf_I_O)         0.173     0.173 f  range_or_freq_divider_or_period_IBUF[4]_inst/O
                         net (fo=3, routed)           0.503     0.676    range_or_freq_divider_or_period_IBUF[4]
    SLICE_X0Y13          LUT5 (Prop_lut5_I4_O)        0.045     0.721 r  output_wave_OBUF[7]_inst_i_5/O
                         net (fo=1, routed)           0.111     0.831    clk_wave_gen/output_wave_OBUF[7]_inst_i_1
    SLICE_X5Y13          LUT5 (Prop_lut5_I3_O)        0.045     0.876 r  clk_wave_gen/output_wave_OBUF[7]_inst_i_3/O
                         net (fo=8, routed)           0.463     1.339    in_proc/output_wave[1]
    SLICE_X9Y12          LUT6 (Prop_lut6_I0_O)        0.045     1.384 r  in_proc/output_wave_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.000     1.384    in_proc/output_wave_OBUF[0]_inst_i_3_n_0
    SLICE_X9Y12          MUXF7 (Prop_muxf7_I1_O)      0.065     1.449 r  in_proc/output_wave_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.262     4.711    output_wave_OBUF[0]
    A14                  OBUF (Prop_obuf_I_O)         1.193     5.904 r  output_wave_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.904    output_wave[0]
    A14                                                               r  output_wave[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk
                            (clock source 'clk'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_wave[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.611ns  (logic 4.196ns (26.880%)  route 11.415ns (73.120%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.943     5.943 f  clk_IBUF_inst/O
                         net (fo=2, routed)           2.753     8.696    clk_wave_gen/clk_IBUF
    SLICE_X5Y13          LUT5 (Prop_lut5_I4_O)        0.124     8.820 f  clk_wave_gen/output_wave_OBUF[7]_inst_i_3/O
                         net (fo=8, routed)           1.094     9.914    in_proc/output_wave[1]
    SLICE_X9Y12          LUT6 (Prop_lut6_I0_O)        0.124    10.038 f  in_proc/output_wave_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.000    10.038    in_proc/output_wave_OBUF[0]_inst_i_3_n_0
    SLICE_X9Y12          MUXF7 (Prop_muxf7_I1_O)      0.217    10.255 f  in_proc/output_wave_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           7.568    17.823    output_wave_OBUF[0]
    A14                  OBUF (Prop_obuf_I_O)         2.788    20.611 f  output_wave_OBUF[0]_inst/O
                         net (fo=0)                   0.000    20.611    output_wave[0]
    A14                                                               f  output_wave[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk
                            (clock source 'clk'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_wave[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.775ns  (logic 4.196ns (28.400%)  route 10.579ns (71.600%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.943     5.943 f  clk_IBUF_inst/O
                         net (fo=2, routed)           2.753     8.696    clk_wave_gen/clk_IBUF
    SLICE_X5Y13          LUT5 (Prop_lut5_I4_O)        0.124     8.820 f  clk_wave_gen/output_wave_OBUF[7]_inst_i_3/O
                         net (fo=8, routed)           0.890     9.710    in_proc/output_wave[1]
    SLICE_X8Y12          LUT6 (Prop_lut6_I0_O)        0.124     9.834 f  in_proc/output_wave_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.000     9.834    in_proc/output_wave_OBUF[2]_inst_i_3_n_0
    SLICE_X8Y12          MUXF7 (Prop_muxf7_I1_O)      0.214    10.048 f  in_proc/output_wave_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           6.936    16.984    output_wave_OBUF[2]
    B15                  OBUF (Prop_obuf_I_O)         2.791    19.775 f  output_wave_OBUF[2]_inst/O
                         net (fo=0)                   0.000    19.775    output_wave[2]
    B15                                                               f  output_wave[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 trigo_gen/TANROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_wave[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.807ns  (logic 5.300ns (35.792%)  route 9.507ns (64.208%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.943     0.943 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.612     4.618    trigo_gen/TANROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y2          RAMB18E1                                     r  trigo_gen/TANROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[8])
                                                      2.454     7.072 r  trigo_gen/TANROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[8]
                         net (fo=1, routed)           1.352     8.423    trigo_gen/tan_out[6]
    SLICE_X8Y12          LUT6 (Prop_lut6_I2_O)        0.124     8.547 r  trigo_gen/output_wave_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           1.032     9.580    in_proc/output_wave[6]
    SLICE_X4Y12          LUT6 (Prop_lut6_I5_O)        0.124     9.704 r  in_proc/output_wave_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           7.123    16.827    output_wave_OBUF[6]
    C15                  OBUF (Prop_obuf_I_O)         2.598    19.425 r  output_wave_OBUF[6]_inst/O
                         net (fo=0)                   0.000    19.425    output_wave[6]
    C15                                                               r  output_wave[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk
                            (clock source 'clk'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_wave[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.342ns  (logic 4.179ns (29.140%)  route 10.163ns (70.860%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.943     5.943 f  clk_IBUF_inst/O
                         net (fo=2, routed)           2.753     8.696    clk_wave_gen/clk_IBUF
    SLICE_X5Y13          LUT5 (Prop_lut5_I4_O)        0.124     8.820 f  clk_wave_gen/output_wave_OBUF[7]_inst_i_3/O
                         net (fo=8, routed)           0.933     9.753    in_proc/output_wave[1]
    SLICE_X8Y13          LUT6 (Prop_lut6_I0_O)        0.124     9.877 f  in_proc/output_wave_OBUF[5]_inst_i_4/O
                         net (fo=1, routed)           0.000     9.877    in_proc/output_wave_OBUF[5]_inst_i_4_n_0
    SLICE_X8Y13          MUXF7 (Prop_muxf7_I1_O)      0.214    10.091 f  in_proc/output_wave_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           6.477    16.568    output_wave_OBUF[5]
    A17                  OBUF (Prop_obuf_I_O)         2.774    19.342 f  output_wave_OBUF[5]_inst/O
                         net (fo=0)                   0.000    19.342    output_wave[5]
    A17                                                               f  output_wave[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk
                            (clock source 'clk'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_wave[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.046ns  (logic 3.777ns (28.948%)  route 9.269ns (71.052%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.943     5.943 f  clk_IBUF_inst/O
                         net (fo=2, routed)           2.753     8.696    clk_wave_gen/clk_IBUF
    SLICE_X5Y13          LUT5 (Prop_lut5_I4_O)        0.124     8.820 f  clk_wave_gen/output_wave_OBUF[7]_inst_i_3/O
                         net (fo=8, routed)           0.464     9.284    in_proc/output_wave[1]
    SLICE_X3Y14          LUT6 (Prop_lut6_I1_O)        0.124     9.408 f  in_proc/output_wave_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           6.053    15.461    output_wave_OBUF[7]
    C16                  OBUF (Prop_obuf_I_O)         2.585    18.046 f  output_wave_OBUF[7]_inst/O
                         net (fo=0)                   0.000    18.046    output_wave[7]
    C16                                                               f  output_wave[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk
                            (clock source 'clk'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_wave[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.254ns  (logic 4.206ns (34.327%)  route 8.048ns (65.673%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.943     5.943 f  clk_IBUF_inst/O
                         net (fo=2, routed)           2.753     8.696    clk_wave_gen/clk_IBUF
    SLICE_X5Y13          LUT5 (Prop_lut5_I4_O)        0.124     8.820 f  clk_wave_gen/output_wave_OBUF[7]_inst_i_3/O
                         net (fo=8, routed)           0.587     9.407    in_proc/output_wave[1]
    SLICE_X9Y12          LUT6 (Prop_lut6_I0_O)        0.124     9.531 f  in_proc/output_wave_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.000     9.531    in_proc/output_wave_OBUF[4]_inst_i_3_n_0
    SLICE_X9Y12          MUXF7 (Prop_muxf7_I1_O)      0.245     9.776 f  in_proc/output_wave_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.708    14.484    output_wave_OBUF[4]
    A15                  OBUF (Prop_obuf_I_O)         2.770    17.254 f  output_wave_OBUF[4]_inst/O
                         net (fo=0)                   0.000    17.254    output_wave[4]
    A15                                                               f  output_wave[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk
                            (clock source 'clk'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_wave[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.212ns  (logic 3.796ns (31.084%)  route 8.416ns (68.916%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.943     5.943 f  clk_IBUF_inst/O
                         net (fo=2, routed)           2.753     8.696    clk_wave_gen/clk_IBUF
    SLICE_X5Y13          LUT5 (Prop_lut5_I4_O)        0.124     8.820 f  clk_wave_gen/output_wave_OBUF[7]_inst_i_3/O
                         net (fo=8, routed)           0.721     9.541    in_proc/output_wave[1]
    SLICE_X5Y14          LUT6 (Prop_lut6_I0_O)        0.124     9.665 f  in_proc/output_wave_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.943    14.608    output_wave_OBUF[1]
    A16                  OBUF (Prop_obuf_I_O)         2.605    17.212 f  output_wave_OBUF[1]_inst/O
                         net (fo=0)                   0.000    17.212    output_wave[1]
    A16                                                               f  output_wave[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk
                            (clock source 'clk'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_wave[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.915ns  (logic 3.912ns (32.830%)  route 8.003ns (67.170%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.943     5.943 f  clk_IBUF_inst/O
                         net (fo=2, routed)           2.753     8.696    clk_wave_gen/clk_IBUF
    SLICE_X5Y13          LUT5 (Prop_lut5_I4_O)        0.124     8.820 f  clk_wave_gen/output_wave_OBUF[7]_inst_i_3/O
                         net (fo=8, routed)           0.543     9.363    in_proc/output_wave[1]
    SLICE_X4Y12          LUT6 (Prop_lut6_I5_O)        0.124     9.487 r  in_proc/output_wave_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.444     9.931    in_proc/output_wave_OBUF[3]_inst_i_3_n_0
    SLICE_X4Y12          LUT6 (Prop_lut6_I3_O)        0.124    10.055 f  in_proc/output_wave_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.263    14.318    output_wave_OBUF[3]
    B16                  OBUF (Prop_obuf_I_O)         2.596    16.915 f  output_wave_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.915    output_wave[3]
    B16                                                               f  output_wave[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in_proc/triw_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            running_function[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.466ns  (logic 3.079ns (47.611%)  route 3.388ns (52.389%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.943     0.943 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.635     4.641    in_proc/CLK
    SLICE_X0Y11          FDCE                                         r  in_proc/triw_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDCE (Prop_fdce_C_Q)         0.456     5.097 r  in_proc/triw_en_reg/Q
                         net (fo=13, routed)          3.388     8.485    running_function_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         2.623    11.108 r  running_function_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.108    running_function[1]
    E19                                                               r  running_function[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in_proc/tan_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            running_function[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.710ns  (logic 3.058ns (53.559%)  route 2.652ns (46.441%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.943     0.943 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.636     4.642    in_proc/CLK
    SLICE_X0Y10          FDCE                                         r  in_proc/tan_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDCE (Prop_fdce_C_Q)         0.456     5.098 r  in_proc/tan_en_reg/Q
                         net (fo=20, routed)          2.652     7.750    running_function_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         2.602    10.352 r  running_function_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.352    running_function[3]
    V19                                                               r  running_function[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 in_proc/saww_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            running_function[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.709ns  (logic 1.256ns (73.487%)  route 0.453ns (26.513%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.172     0.172 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.804    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.830 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.593     1.422    in_proc/CLK
    SLICE_X0Y10          FDCE                                         r  in_proc/saww_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDCE (Prop_fdce_C_Q)         0.141     1.563 r  in_proc/saww_en_reg/Q
                         net (fo=12, routed)          0.453     2.016    running_function_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.115     3.131 r  running_function_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.131    running_function[0]
    U16                                                               r  running_function[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in_proc/sin_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            running_function[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.710ns  (logic 1.266ns (73.990%)  route 0.445ns (26.010%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.172     0.172 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.804    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.830 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.593     1.422    in_proc/CLK
    SLICE_X0Y10          FDCE                                         r  in_proc/sin_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDCE (Prop_fdce_C_Q)         0.141     1.563 r  in_proc/sin_en_reg/Q
                         net (fo=20, routed)          0.445     2.008    running_function_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         1.125     3.133 r  running_function_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.133    running_function[5]
    U15                                                               r  running_function[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in_proc/cos_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            running_function[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.908ns  (logic 1.260ns (66.005%)  route 0.649ns (33.995%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.172     0.172 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.804    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.830 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.593     1.422    in_proc/CLK
    SLICE_X0Y11          FDCE                                         r  in_proc/cos_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDCE (Prop_fdce_C_Q)         0.141     1.563 r  in_proc/cos_en_reg/Q
                         net (fo=20, routed)          0.649     2.212    running_function_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.119     3.331 r  running_function_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.331    running_function[4]
    W18                                                               r  running_function[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in_proc/clkw_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            running_function[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.000ns  (logic 1.252ns (62.604%)  route 0.748ns (37.396%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.172     0.172 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.804    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.830 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.593     1.422    in_proc/CLK
    SLICE_X0Y11          FDCE                                         r  in_proc/clkw_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDCE (Prop_fdce_C_Q)         0.141     1.563 r  in_proc/clkw_en_reg/Q
                         net (fo=17, routed)          0.748     2.311    running_function_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.111     3.422 r  running_function_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.422    running_function[2]
    U19                                                               r  running_function[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in_proc/tan_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            running_function[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.017ns  (logic 1.260ns (62.485%)  route 0.757ns (37.515%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.172     0.172 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.804    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.830 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.593     1.422    in_proc/CLK
    SLICE_X0Y10          FDCE                                         r  in_proc/tan_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDCE (Prop_fdce_C_Q)         0.141     1.563 r  in_proc/tan_en_reg/Q
                         net (fo=20, routed)          0.757     2.320    running_function_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.119     3.439 r  running_function_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.439    running_function[3]
    V19                                                               r  running_function[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in_proc/triw_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            running_function[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.357ns  (logic 1.281ns (54.326%)  route 1.077ns (45.674%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.172     0.172 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.804    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.830 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.593     1.422    in_proc/CLK
    SLICE_X0Y11          FDCE                                         r  in_proc/triw_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDCE (Prop_fdce_C_Q)         0.141     1.563 r  in_proc/triw_en_reg/Q
                         net (fo=13, routed)          1.077     2.640    running_function_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.140     3.779 r  running_function_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.779    running_function[1]
    E19                                                               r  running_function[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk
                            (clock source 'clk'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_wave[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.021ns  (logic 1.421ns (35.334%)  route 2.600ns (64.666%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.172     0.172 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.916     1.088    clk_wave_gen/clk_IBUF
    SLICE_X5Y13          LUT5 (Prop_lut5_I4_O)        0.045     1.133 r  clk_wave_gen/output_wave_OBUF[7]_inst_i_3/O
                         net (fo=8, routed)           0.220     1.353    in_proc/output_wave[1]
    SLICE_X4Y12          LUT6 (Prop_lut6_I5_O)        0.045     1.398 f  in_proc/output_wave_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.146     1.544    in_proc/output_wave_OBUF[3]_inst_i_3_n_0
    SLICE_X4Y12          LUT6 (Prop_lut6_I3_O)        0.045     1.589 r  in_proc/output_wave_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.318     2.908    output_wave_OBUF[3]
    B16                  OBUF (Prop_obuf_I_O)         1.113     4.021 r  output_wave_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.021    output_wave[3]
    B16                                                               r  output_wave[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk
                            (clock source 'clk'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_wave[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.268ns  (logic 1.513ns (35.438%)  route 2.756ns (64.562%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.172     0.172 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.916     1.088    clk_wave_gen/clk_IBUF
    SLICE_X5Y13          LUT5 (Prop_lut5_I4_O)        0.045     1.133 r  clk_wave_gen/output_wave_OBUF[7]_inst_i_3/O
                         net (fo=8, routed)           0.293     1.426    in_proc/output_wave[1]
    SLICE_X9Y12          LUT6 (Prop_lut6_I0_O)        0.045     1.471 r  in_proc/output_wave_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.000     1.471    in_proc/output_wave_OBUF[4]_inst_i_3_n_0
    SLICE_X9Y12          MUXF7 (Prop_muxf7_I1_O)      0.074     1.545 r  in_proc/output_wave_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.547     3.092    output_wave_OBUF[4]
    A15                  OBUF (Prop_obuf_I_O)         1.176     4.268 r  output_wave_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.268    output_wave[4]
    A15                                                               r  output_wave[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk
                            (clock source 'clk'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_wave[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.349ns  (logic 1.384ns (31.832%)  route 2.964ns (68.168%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.172     0.172 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.916     1.088    clk_wave_gen/clk_IBUF
    SLICE_X5Y13          LUT5 (Prop_lut5_I4_O)        0.045     1.133 r  clk_wave_gen/output_wave_OBUF[7]_inst_i_3/O
                         net (fo=8, routed)           0.275     1.408    in_proc/output_wave[1]
    SLICE_X5Y14          LUT6 (Prop_lut6_I0_O)        0.045     1.453 r  in_proc/output_wave_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.774     3.227    output_wave_OBUF[1]
    A16                  OBUF (Prop_obuf_I_O)         1.122     4.349 r  output_wave_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.349    output_wave[1]
    A16                                                               r  output_wave[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk
                            (clock source 'clk'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_wave[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.786ns  (logic 1.365ns (28.517%)  route 3.421ns (71.483%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.172     0.172 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.916     1.088    clk_wave_gen/clk_IBUF
    SLICE_X5Y13          LUT5 (Prop_lut5_I4_O)        0.045     1.133 r  clk_wave_gen/output_wave_OBUF[7]_inst_i_3/O
                         net (fo=8, routed)           0.178     1.311    in_proc/output_wave[1]
    SLICE_X3Y14          LUT6 (Prop_lut6_I1_O)        0.045     1.356 r  in_proc/output_wave_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.328     3.684    output_wave_OBUF[7]
    C16                  OBUF (Prop_obuf_I_O)         1.102     4.786 r  output_wave_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.786    output_wave[7]
    C16                                                               r  output_wave[7] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay           144 Endpoints
Min Delay           144 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 max_value[7]
                            (input port)
  Destination:            tri_wave_gen/direction_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.943ns  (logic 3.207ns (26.854%)  route 8.736ns (73.146%))
  Logic Levels:           9  (CARRY4=2 IBUF=1 LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        4.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.274ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  max_value[7] (IN)
                         net (fo=0)                   0.000     0.000    max_value[7]
    R2                   IBUF (Prop_ibuf_I_O)         0.941     0.941 f  max_value_IBUF[7]_inst/O
                         net (fo=33, routed)          4.724     5.665    tri_wave_gen/max_value_IBUF[7]
    SLICE_X3Y16          LUT5 (Prop_lut5_I2_O)        0.124     5.789 f  tri_wave_gen/i__carry_i_9__0/O
                         net (fo=3, routed)           0.614     6.403    tri_wave_gen/i__carry_i_9__0_n_0
    SLICE_X2Y15          LUT6 (Prop_lut6_I5_O)        0.124     6.527 f  tri_wave_gen/i__carry_i_5__0/O
                         net (fo=11, routed)          1.134     7.661    tri_wave_gen/max_value[6]
    SLICE_X7Y16          LUT3 (Prop_lut3_I0_O)        0.150     7.811 r  tri_wave_gen/i___0_carry__0_i_4/O
                         net (fo=2, routed)           0.645     8.457    tri_wave_gen/i___0_carry__0_i_4_n_0
    SLICE_X7Y17          LUT4 (Prop_lut4_I0_O)        0.332     8.789 r  tri_wave_gen/i___0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     8.789    tri_wave_gen/i___0_carry__0_i_8_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.321 r  tri_wave_gen/_inferred__4/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.321    tri_wave_gen/_inferred__4/i___0_carry__0_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.592 f  tri_wave_gen/_inferred__4/i___0_carry__1/CO[0]
                         net (fo=10, routed)          1.008    10.600    tri_wave_gen/_inferred__4/i___0_carry__1_n_3
    SLICE_X3Y17          LUT4 (Prop_lut4_I3_O)        0.401    11.001 r  tri_wave_gen/direction_i_2/O
                         net (fo=1, routed)           0.610    11.611    tri_wave_gen/direction_i_2_n_0
    SLICE_X2Y17          LUT6 (Prop_lut6_I0_O)        0.332    11.943 r  tri_wave_gen/direction_i_1/O
                         net (fo=1, routed)           0.000    11.943    tri_wave_gen/direction_i_1_n_0
    SLICE_X2Y17          FDCE                                         r  tri_wave_gen/direction_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.810     0.810 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     2.672    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.763 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.511     4.274    tri_wave_gen/CLK
    SLICE_X2Y17          FDCE                                         r  tri_wave_gen/direction_reg/C

Slack:                    inf
  Source:                 max_value[6]
                            (input port)
  Destination:            saw_wave_gen/saw_wave_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.924ns  (logic 3.439ns (28.843%)  route 8.484ns (71.157%))
  Logic Levels:           10  (CARRY4=3 IBUF=1 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.277ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 f  max_value[6] (IN)
                         net (fo=0)                   0.000     0.000    max_value[6]
    T1                   IBUF (Prop_ibuf_I_O)         0.940     0.940 f  max_value_IBUF[6]_inst/O
                         net (fo=28, routed)          4.628     5.569    tri_wave_gen/max_value_IBUF[6]
    SLICE_X2Y17          LUT5 (Prop_lut5_I2_O)        0.152     5.721 f  tri_wave_gen/i__carry_i_10/O
                         net (fo=3, routed)           0.821     6.542    tri_wave_gen/i__carry_i_10_n_0
    SLICE_X3Y16          LUT3 (Prop_lut3_I2_O)        0.376     6.918 f  tri_wave_gen/i__carry_i_6__0/O
                         net (fo=11, routed)          1.014     7.932    saw_wave_gen/__0_carry_2
    SLICE_X4Y13          LUT3 (Prop_lut3_I0_O)        0.361     8.293 r  saw_wave_gen/__0_carry_i_1/O
                         net (fo=2, routed)           0.811     9.105    saw_wave_gen/__0_carry_i_1_n_0
    SLICE_X4Y13          LUT4 (Prop_lut4_I3_O)        0.327     9.432 r  saw_wave_gen/__0_carry_i_4/O
                         net (fo=1, routed)           0.000     9.432    saw_wave_gen/__0_carry_i_4_n_0
    SLICE_X4Y13          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.833 r  saw_wave_gen/__0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.833    saw_wave_gen/__0_carry_n_0
    SLICE_X4Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.947 r  saw_wave_gen/__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.947    saw_wave_gen/__0_carry__0_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.218 r  saw_wave_gen/__0_carry__1/CO[0]
                         net (fo=1, routed)           0.572    10.789    saw_wave_gen/__0_carry__1_n_3
    SLICE_X3Y17          LUT2 (Prop_lut2_I1_O)        0.373    11.162 f  saw_wave_gen/saw_wave[7]_i_4/O
                         net (fo=8, routed)           0.637    11.800    saw_wave_gen/saw_wave[7]_i_4_n_0
    SLICE_X0Y13          LUT6 (Prop_lut6_I2_O)        0.124    11.924 r  saw_wave_gen/saw_wave[7]_i_2/O
                         net (fo=1, routed)           0.000    11.924    saw_wave_gen/saw_wave[7]_i_2_n_0
    SLICE_X0Y13          FDCE                                         r  saw_wave_gen/saw_wave_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.810     0.810 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     2.672    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.763 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.514     4.277    saw_wave_gen/CLK
    SLICE_X0Y13          FDCE                                         r  saw_wave_gen/saw_wave_reg[7]/C

Slack:                    inf
  Source:                 max_value[6]
                            (input port)
  Destination:            saw_wave_gen/saw_wave_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.921ns  (logic 3.439ns (28.851%)  route 8.481ns (71.149%))
  Logic Levels:           10  (CARRY4=3 IBUF=1 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.277ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 f  max_value[6] (IN)
                         net (fo=0)                   0.000     0.000    max_value[6]
    T1                   IBUF (Prop_ibuf_I_O)         0.940     0.940 f  max_value_IBUF[6]_inst/O
                         net (fo=28, routed)          4.628     5.569    tri_wave_gen/max_value_IBUF[6]
    SLICE_X2Y17          LUT5 (Prop_lut5_I2_O)        0.152     5.721 f  tri_wave_gen/i__carry_i_10/O
                         net (fo=3, routed)           0.821     6.542    tri_wave_gen/i__carry_i_10_n_0
    SLICE_X3Y16          LUT3 (Prop_lut3_I2_O)        0.376     6.918 f  tri_wave_gen/i__carry_i_6__0/O
                         net (fo=11, routed)          1.014     7.932    saw_wave_gen/__0_carry_2
    SLICE_X4Y13          LUT3 (Prop_lut3_I0_O)        0.361     8.293 r  saw_wave_gen/__0_carry_i_1/O
                         net (fo=2, routed)           0.811     9.105    saw_wave_gen/__0_carry_i_1_n_0
    SLICE_X4Y13          LUT4 (Prop_lut4_I3_O)        0.327     9.432 r  saw_wave_gen/__0_carry_i_4/O
                         net (fo=1, routed)           0.000     9.432    saw_wave_gen/__0_carry_i_4_n_0
    SLICE_X4Y13          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.833 r  saw_wave_gen/__0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.833    saw_wave_gen/__0_carry_n_0
    SLICE_X4Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.947 r  saw_wave_gen/__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.947    saw_wave_gen/__0_carry__0_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.218 r  saw_wave_gen/__0_carry__1/CO[0]
                         net (fo=1, routed)           0.572    10.789    saw_wave_gen/__0_carry__1_n_3
    SLICE_X3Y17          LUT2 (Prop_lut2_I1_O)        0.373    11.162 f  saw_wave_gen/saw_wave[7]_i_4/O
                         net (fo=8, routed)           0.634    11.797    saw_wave_gen/saw_wave[7]_i_4_n_0
    SLICE_X0Y13          LUT6 (Prop_lut6_I3_O)        0.124    11.921 r  saw_wave_gen/saw_wave[0]_i_1/O
                         net (fo=1, routed)           0.000    11.921    saw_wave_gen/saw_wave[0]_i_1_n_0
    SLICE_X0Y13          FDCE                                         r  saw_wave_gen/saw_wave_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.810     0.810 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     2.672    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.763 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.514     4.277    saw_wave_gen/CLK
    SLICE_X0Y13          FDCE                                         r  saw_wave_gen/saw_wave_reg[0]/C

Slack:                    inf
  Source:                 max_value[6]
                            (input port)
  Destination:            saw_wave_gen/saw_wave_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.777ns  (logic 3.439ns (29.203%)  route 8.338ns (70.797%))
  Logic Levels:           10  (CARRY4=3 IBUF=1 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.277ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 f  max_value[6] (IN)
                         net (fo=0)                   0.000     0.000    max_value[6]
    T1                   IBUF (Prop_ibuf_I_O)         0.940     0.940 f  max_value_IBUF[6]_inst/O
                         net (fo=28, routed)          4.628     5.569    tri_wave_gen/max_value_IBUF[6]
    SLICE_X2Y17          LUT5 (Prop_lut5_I2_O)        0.152     5.721 f  tri_wave_gen/i__carry_i_10/O
                         net (fo=3, routed)           0.821     6.542    tri_wave_gen/i__carry_i_10_n_0
    SLICE_X3Y16          LUT3 (Prop_lut3_I2_O)        0.376     6.918 f  tri_wave_gen/i__carry_i_6__0/O
                         net (fo=11, routed)          1.014     7.932    saw_wave_gen/__0_carry_2
    SLICE_X4Y13          LUT3 (Prop_lut3_I0_O)        0.361     8.293 r  saw_wave_gen/__0_carry_i_1/O
                         net (fo=2, routed)           0.811     9.105    saw_wave_gen/__0_carry_i_1_n_0
    SLICE_X4Y13          LUT4 (Prop_lut4_I3_O)        0.327     9.432 r  saw_wave_gen/__0_carry_i_4/O
                         net (fo=1, routed)           0.000     9.432    saw_wave_gen/__0_carry_i_4_n_0
    SLICE_X4Y13          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.833 r  saw_wave_gen/__0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.833    saw_wave_gen/__0_carry_n_0
    SLICE_X4Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.947 r  saw_wave_gen/__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.947    saw_wave_gen/__0_carry__0_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.218 r  saw_wave_gen/__0_carry__1/CO[0]
                         net (fo=1, routed)           0.572    10.789    saw_wave_gen/__0_carry__1_n_3
    SLICE_X3Y17          LUT2 (Prop_lut2_I1_O)        0.373    11.162 f  saw_wave_gen/saw_wave[7]_i_4/O
                         net (fo=8, routed)           0.491    11.653    saw_wave_gen/saw_wave[7]_i_4_n_0
    SLICE_X2Y14          LUT6 (Prop_lut6_I4_O)        0.124    11.777 r  saw_wave_gen/saw_wave[4]_i_1/O
                         net (fo=1, routed)           0.000    11.777    saw_wave_gen/saw_wave[4]_i_1_n_0
    SLICE_X2Y14          FDCE                                         r  saw_wave_gen/saw_wave_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.810     0.810 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     2.672    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.763 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.514     4.277    saw_wave_gen/CLK
    SLICE_X2Y14          FDCE                                         r  saw_wave_gen/saw_wave_reg[4]/C

Slack:                    inf
  Source:                 max_value[6]
                            (input port)
  Destination:            saw_wave_gen/saw_wave_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.774ns  (logic 3.439ns (29.210%)  route 8.335ns (70.790%))
  Logic Levels:           10  (CARRY4=3 IBUF=1 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.277ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 f  max_value[6] (IN)
                         net (fo=0)                   0.000     0.000    max_value[6]
    T1                   IBUF (Prop_ibuf_I_O)         0.940     0.940 f  max_value_IBUF[6]_inst/O
                         net (fo=28, routed)          4.628     5.569    tri_wave_gen/max_value_IBUF[6]
    SLICE_X2Y17          LUT5 (Prop_lut5_I2_O)        0.152     5.721 f  tri_wave_gen/i__carry_i_10/O
                         net (fo=3, routed)           0.821     6.542    tri_wave_gen/i__carry_i_10_n_0
    SLICE_X3Y16          LUT3 (Prop_lut3_I2_O)        0.376     6.918 f  tri_wave_gen/i__carry_i_6__0/O
                         net (fo=11, routed)          1.014     7.932    saw_wave_gen/__0_carry_2
    SLICE_X4Y13          LUT3 (Prop_lut3_I0_O)        0.361     8.293 r  saw_wave_gen/__0_carry_i_1/O
                         net (fo=2, routed)           0.811     9.105    saw_wave_gen/__0_carry_i_1_n_0
    SLICE_X4Y13          LUT4 (Prop_lut4_I3_O)        0.327     9.432 r  saw_wave_gen/__0_carry_i_4/O
                         net (fo=1, routed)           0.000     9.432    saw_wave_gen/__0_carry_i_4_n_0
    SLICE_X4Y13          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.833 r  saw_wave_gen/__0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.833    saw_wave_gen/__0_carry_n_0
    SLICE_X4Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.947 r  saw_wave_gen/__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.947    saw_wave_gen/__0_carry__0_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.218 r  saw_wave_gen/__0_carry__1/CO[0]
                         net (fo=1, routed)           0.572    10.789    saw_wave_gen/__0_carry__1_n_3
    SLICE_X3Y17          LUT2 (Prop_lut2_I1_O)        0.373    11.162 f  saw_wave_gen/saw_wave[7]_i_4/O
                         net (fo=8, routed)           0.488    11.650    saw_wave_gen/saw_wave[7]_i_4_n_0
    SLICE_X2Y14          LUT6 (Prop_lut6_I4_O)        0.124    11.774 r  saw_wave_gen/saw_wave[5]_i_1/O
                         net (fo=1, routed)           0.000    11.774    saw_wave_gen/saw_wave[5]_i_1_n_0
    SLICE_X2Y14          FDCE                                         r  saw_wave_gen/saw_wave_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.810     0.810 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     2.672    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.763 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.514     4.277    saw_wave_gen/CLK
    SLICE_X2Y14          FDCE                                         r  saw_wave_gen/saw_wave_reg[5]/C

Slack:                    inf
  Source:                 max_value[6]
                            (input port)
  Destination:            saw_wave_gen/saw_wave_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.773ns  (logic 3.439ns (29.213%)  route 8.334ns (70.787%))
  Logic Levels:           10  (CARRY4=3 IBUF=1 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.277ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 f  max_value[6] (IN)
                         net (fo=0)                   0.000     0.000    max_value[6]
    T1                   IBUF (Prop_ibuf_I_O)         0.940     0.940 f  max_value_IBUF[6]_inst/O
                         net (fo=28, routed)          4.628     5.569    tri_wave_gen/max_value_IBUF[6]
    SLICE_X2Y17          LUT5 (Prop_lut5_I2_O)        0.152     5.721 f  tri_wave_gen/i__carry_i_10/O
                         net (fo=3, routed)           0.821     6.542    tri_wave_gen/i__carry_i_10_n_0
    SLICE_X3Y16          LUT3 (Prop_lut3_I2_O)        0.376     6.918 f  tri_wave_gen/i__carry_i_6__0/O
                         net (fo=11, routed)          1.014     7.932    saw_wave_gen/__0_carry_2
    SLICE_X4Y13          LUT3 (Prop_lut3_I0_O)        0.361     8.293 r  saw_wave_gen/__0_carry_i_1/O
                         net (fo=2, routed)           0.811     9.105    saw_wave_gen/__0_carry_i_1_n_0
    SLICE_X4Y13          LUT4 (Prop_lut4_I3_O)        0.327     9.432 r  saw_wave_gen/__0_carry_i_4/O
                         net (fo=1, routed)           0.000     9.432    saw_wave_gen/__0_carry_i_4_n_0
    SLICE_X4Y13          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.833 r  saw_wave_gen/__0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.833    saw_wave_gen/__0_carry_n_0
    SLICE_X4Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.947 r  saw_wave_gen/__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.947    saw_wave_gen/__0_carry__0_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.218 r  saw_wave_gen/__0_carry__1/CO[0]
                         net (fo=1, routed)           0.572    10.789    saw_wave_gen/__0_carry__1_n_3
    SLICE_X3Y17          LUT2 (Prop_lut2_I1_O)        0.373    11.162 f  saw_wave_gen/saw_wave[7]_i_4/O
                         net (fo=8, routed)           0.487    11.649    saw_wave_gen/saw_wave[7]_i_4_n_0
    SLICE_X2Y14          LUT6 (Prop_lut6_I4_O)        0.124    11.773 r  saw_wave_gen/saw_wave[6]_i_1/O
                         net (fo=1, routed)           0.000    11.773    saw_wave_gen/saw_wave[6]_i_1_n_0
    SLICE_X2Y14          FDCE                                         r  saw_wave_gen/saw_wave_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.810     0.810 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     2.672    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.763 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.514     4.277    saw_wave_gen/CLK
    SLICE_X2Y14          FDCE                                         r  saw_wave_gen/saw_wave_reg[6]/C

Slack:                    inf
  Source:                 max_value[6]
                            (input port)
  Destination:            saw_wave_gen/saw_wave_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.770ns  (logic 3.439ns (29.220%)  route 8.331ns (70.780%))
  Logic Levels:           10  (CARRY4=3 IBUF=1 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.277ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 f  max_value[6] (IN)
                         net (fo=0)                   0.000     0.000    max_value[6]
    T1                   IBUF (Prop_ibuf_I_O)         0.940     0.940 f  max_value_IBUF[6]_inst/O
                         net (fo=28, routed)          4.628     5.569    tri_wave_gen/max_value_IBUF[6]
    SLICE_X2Y17          LUT5 (Prop_lut5_I2_O)        0.152     5.721 f  tri_wave_gen/i__carry_i_10/O
                         net (fo=3, routed)           0.821     6.542    tri_wave_gen/i__carry_i_10_n_0
    SLICE_X3Y16          LUT3 (Prop_lut3_I2_O)        0.376     6.918 f  tri_wave_gen/i__carry_i_6__0/O
                         net (fo=11, routed)          1.014     7.932    saw_wave_gen/__0_carry_2
    SLICE_X4Y13          LUT3 (Prop_lut3_I0_O)        0.361     8.293 r  saw_wave_gen/__0_carry_i_1/O
                         net (fo=2, routed)           0.811     9.105    saw_wave_gen/__0_carry_i_1_n_0
    SLICE_X4Y13          LUT4 (Prop_lut4_I3_O)        0.327     9.432 r  saw_wave_gen/__0_carry_i_4/O
                         net (fo=1, routed)           0.000     9.432    saw_wave_gen/__0_carry_i_4_n_0
    SLICE_X4Y13          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.833 r  saw_wave_gen/__0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.833    saw_wave_gen/__0_carry_n_0
    SLICE_X4Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.947 r  saw_wave_gen/__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.947    saw_wave_gen/__0_carry__0_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.218 r  saw_wave_gen/__0_carry__1/CO[0]
                         net (fo=1, routed)           0.572    10.789    saw_wave_gen/__0_carry__1_n_3
    SLICE_X3Y17          LUT2 (Prop_lut2_I1_O)        0.373    11.162 f  saw_wave_gen/saw_wave[7]_i_4/O
                         net (fo=8, routed)           0.484    11.646    saw_wave_gen/saw_wave[7]_i_4_n_0
    SLICE_X2Y13          LUT6 (Prop_lut6_I4_O)        0.124    11.770 r  saw_wave_gen/saw_wave[1]_i_1/O
                         net (fo=1, routed)           0.000    11.770    saw_wave_gen/saw_wave[1]_i_1_n_0
    SLICE_X2Y13          FDCE                                         r  saw_wave_gen/saw_wave_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.810     0.810 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     2.672    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.763 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.514     4.277    saw_wave_gen/CLK
    SLICE_X2Y13          FDCE                                         r  saw_wave_gen/saw_wave_reg[1]/C

Slack:                    inf
  Source:                 max_value[6]
                            (input port)
  Destination:            saw_wave_gen/saw_wave_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.767ns  (logic 3.439ns (29.228%)  route 8.328ns (70.772%))
  Logic Levels:           10  (CARRY4=3 IBUF=1 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.277ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 f  max_value[6] (IN)
                         net (fo=0)                   0.000     0.000    max_value[6]
    T1                   IBUF (Prop_ibuf_I_O)         0.940     0.940 f  max_value_IBUF[6]_inst/O
                         net (fo=28, routed)          4.628     5.569    tri_wave_gen/max_value_IBUF[6]
    SLICE_X2Y17          LUT5 (Prop_lut5_I2_O)        0.152     5.721 f  tri_wave_gen/i__carry_i_10/O
                         net (fo=3, routed)           0.821     6.542    tri_wave_gen/i__carry_i_10_n_0
    SLICE_X3Y16          LUT3 (Prop_lut3_I2_O)        0.376     6.918 f  tri_wave_gen/i__carry_i_6__0/O
                         net (fo=11, routed)          1.014     7.932    saw_wave_gen/__0_carry_2
    SLICE_X4Y13          LUT3 (Prop_lut3_I0_O)        0.361     8.293 r  saw_wave_gen/__0_carry_i_1/O
                         net (fo=2, routed)           0.811     9.105    saw_wave_gen/__0_carry_i_1_n_0
    SLICE_X4Y13          LUT4 (Prop_lut4_I3_O)        0.327     9.432 r  saw_wave_gen/__0_carry_i_4/O
                         net (fo=1, routed)           0.000     9.432    saw_wave_gen/__0_carry_i_4_n_0
    SLICE_X4Y13          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.833 r  saw_wave_gen/__0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.833    saw_wave_gen/__0_carry_n_0
    SLICE_X4Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.947 r  saw_wave_gen/__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.947    saw_wave_gen/__0_carry__0_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.218 r  saw_wave_gen/__0_carry__1/CO[0]
                         net (fo=1, routed)           0.572    10.789    saw_wave_gen/__0_carry__1_n_3
    SLICE_X3Y17          LUT2 (Prop_lut2_I1_O)        0.373    11.162 f  saw_wave_gen/saw_wave[7]_i_4/O
                         net (fo=8, routed)           0.481    11.643    saw_wave_gen/saw_wave[7]_i_4_n_0
    SLICE_X2Y13          LUT6 (Prop_lut6_I4_O)        0.124    11.767 r  saw_wave_gen/saw_wave[2]_i_1/O
                         net (fo=1, routed)           0.000    11.767    saw_wave_gen/saw_wave[2]_i_1_n_0
    SLICE_X2Y13          FDCE                                         r  saw_wave_gen/saw_wave_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.810     0.810 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     2.672    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.763 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.514     4.277    saw_wave_gen/CLK
    SLICE_X2Y13          FDCE                                         r  saw_wave_gen/saw_wave_reg[2]/C

Slack:                    inf
  Source:                 max_value[6]
                            (input port)
  Destination:            saw_wave_gen/saw_wave_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.766ns  (logic 3.439ns (29.230%)  route 8.327ns (70.770%))
  Logic Levels:           10  (CARRY4=3 IBUF=1 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.277ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 f  max_value[6] (IN)
                         net (fo=0)                   0.000     0.000    max_value[6]
    T1                   IBUF (Prop_ibuf_I_O)         0.940     0.940 f  max_value_IBUF[6]_inst/O
                         net (fo=28, routed)          4.628     5.569    tri_wave_gen/max_value_IBUF[6]
    SLICE_X2Y17          LUT5 (Prop_lut5_I2_O)        0.152     5.721 f  tri_wave_gen/i__carry_i_10/O
                         net (fo=3, routed)           0.821     6.542    tri_wave_gen/i__carry_i_10_n_0
    SLICE_X3Y16          LUT3 (Prop_lut3_I2_O)        0.376     6.918 f  tri_wave_gen/i__carry_i_6__0/O
                         net (fo=11, routed)          1.014     7.932    saw_wave_gen/__0_carry_2
    SLICE_X4Y13          LUT3 (Prop_lut3_I0_O)        0.361     8.293 r  saw_wave_gen/__0_carry_i_1/O
                         net (fo=2, routed)           0.811     9.105    saw_wave_gen/__0_carry_i_1_n_0
    SLICE_X4Y13          LUT4 (Prop_lut4_I3_O)        0.327     9.432 r  saw_wave_gen/__0_carry_i_4/O
                         net (fo=1, routed)           0.000     9.432    saw_wave_gen/__0_carry_i_4_n_0
    SLICE_X4Y13          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.833 r  saw_wave_gen/__0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.833    saw_wave_gen/__0_carry_n_0
    SLICE_X4Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.947 r  saw_wave_gen/__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.947    saw_wave_gen/__0_carry__0_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.218 r  saw_wave_gen/__0_carry__1/CO[0]
                         net (fo=1, routed)           0.572    10.789    saw_wave_gen/__0_carry__1_n_3
    SLICE_X3Y17          LUT2 (Prop_lut2_I1_O)        0.373    11.162 f  saw_wave_gen/saw_wave[7]_i_4/O
                         net (fo=8, routed)           0.480    11.642    saw_wave_gen/saw_wave[7]_i_4_n_0
    SLICE_X2Y13          LUT6 (Prop_lut6_I4_O)        0.124    11.766 r  saw_wave_gen/saw_wave[3]_i_1/O
                         net (fo=1, routed)           0.000    11.766    saw_wave_gen/saw_wave[3]_i_1_n_0
    SLICE_X2Y13          FDCE                                         r  saw_wave_gen/saw_wave_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.810     0.810 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     2.672    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.763 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.514     4.277    saw_wave_gen/CLK
    SLICE_X2Y13          FDCE                                         r  saw_wave_gen/saw_wave_reg[3]/C

Slack:                    inf
  Source:                 max_value[6]
                            (input port)
  Destination:            tri_wave_gen/tri_wave_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.564ns  (logic 2.941ns (25.434%)  route 8.623ns (74.566%))
  Logic Levels:           8  (CARRY4=2 IBUF=1 LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        4.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.272ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  max_value[6] (IN)
                         net (fo=0)                   0.000     0.000    max_value[6]
    T1                   IBUF (Prop_ibuf_I_O)         0.940     0.940 r  max_value_IBUF[6]_inst/O
                         net (fo=28, routed)          4.628     5.569    tri_wave_gen/max_value_IBUF[6]
    SLICE_X2Y17          LUT5 (Prop_lut5_I2_O)        0.152     5.721 r  tri_wave_gen/i__carry_i_10/O
                         net (fo=3, routed)           0.821     6.542    tri_wave_gen/i__carry_i_10_n_0
    SLICE_X3Y16          LUT3 (Prop_lut3_I2_O)        0.376     6.918 r  tri_wave_gen/i__carry_i_6__0/O
                         net (fo=11, routed)          1.321     8.238    tri_wave_gen/range_or_freq_divider_or_period[0]_1
    SLICE_X7Y14          LUT2 (Prop_lut2_I0_O)        0.332     8.570 r  tri_wave_gen/i__carry_i_2__2/O
                         net (fo=1, routed)           0.000     8.570    tri_wave_gen/i__carry_i_2__2_n_0
    SLICE_X7Y14          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.968 r  tri_wave_gen/tri_wave0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.968    tri_wave_gen/tri_wave0_inferred__0/i__carry_n_0
    SLICE_X7Y15          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.281 r  tri_wave_gen/tri_wave0_inferred__0/i__carry__0/O[3]
                         net (fo=1, routed)           1.036    10.317    tri_wave_gen/tri_wave0_inferred__0/i__carry__0_n_4
    SLICE_X8Y15          LUT6 (Prop_lut6_I5_O)        0.306    10.623 r  tri_wave_gen/tri_wave[7]_i_5/O
                         net (fo=1, routed)           0.817    11.440    tri_wave_gen/tri_wave[7]_i_5_n_0
    SLICE_X5Y17          LUT6 (Prop_lut6_I2_O)        0.124    11.564 r  tri_wave_gen/tri_wave[7]_i_2/O
                         net (fo=1, routed)           0.000    11.564    tri_wave_gen/tri_wave[7]_i_2_n_0
    SLICE_X5Y17          FDCE                                         r  tri_wave_gen/tri_wave_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.810     0.810 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     2.672    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.763 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.509     4.272    tri_wave_gen/CLK
    SLICE_X5Y17          FDCE                                         r  tri_wave_gen/tri_wave_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            saw_wave_gen/saw_wave_reg[0]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.558ns  (logic 0.156ns (27.875%)  route 0.402ns (72.125%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.935ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.156     0.156 f  reset_IBUF_inst/O
                         net (fo=60, routed)          0.402     0.558    saw_wave_gen/AR[0]
    SLICE_X0Y13          FDCE                                         f  saw_wave_gen/saw_wave_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.361     0.361 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.046    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.075 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.861     1.935    saw_wave_gen/CLK
    SLICE_X0Y13          FDCE                                         r  saw_wave_gen/saw_wave_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            saw_wave_gen/saw_wave_reg[7]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.558ns  (logic 0.156ns (27.875%)  route 0.402ns (72.125%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.935ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.156     0.156 f  reset_IBUF_inst/O
                         net (fo=60, routed)          0.402     0.558    saw_wave_gen/AR[0]
    SLICE_X0Y13          FDCE                                         f  saw_wave_gen/saw_wave_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.361     0.361 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.046    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.075 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.861     1.935    saw_wave_gen/CLK
    SLICE_X0Y13          FDCE                                         r  saw_wave_gen/saw_wave_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            in_proc/clkw_en_reg/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.586ns  (logic 0.156ns (26.556%)  route 0.430ns (73.444%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.938ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.156     0.156 f  reset_IBUF_inst/O
                         net (fo=60, routed)          0.430     0.586    in_proc/AR[0]
    SLICE_X0Y11          FDCE                                         f  in_proc/clkw_en_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.361     0.361 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.046    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.075 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.864     1.938    in_proc/CLK
    SLICE_X0Y11          FDCE                                         r  in_proc/clkw_en_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            in_proc/cos_en_reg/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.586ns  (logic 0.156ns (26.556%)  route 0.430ns (73.444%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.938ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.156     0.156 f  reset_IBUF_inst/O
                         net (fo=60, routed)          0.430     0.586    in_proc/AR[0]
    SLICE_X0Y11          FDCE                                         f  in_proc/cos_en_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.361     0.361 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.046    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.075 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.864     1.938    in_proc/CLK
    SLICE_X0Y11          FDCE                                         r  in_proc/cos_en_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            in_proc/triw_en_reg/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.586ns  (logic 0.156ns (26.556%)  route 0.430ns (73.444%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.938ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.156     0.156 f  reset_IBUF_inst/O
                         net (fo=60, routed)          0.430     0.586    in_proc/AR[0]
    SLICE_X0Y11          FDCE                                         f  in_proc/triw_en_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.361     0.361 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.046    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.075 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.864     1.938    in_proc/CLK
    SLICE_X0Y11          FDCE                                         r  in_proc/triw_en_reg/C

Slack:                    inf
  Source:                 user_choice[0]
                            (input port)
  Destination:            in_proc/clkw_en_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.586ns  (logic 0.212ns (36.178%)  route 0.374ns (63.822%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.938ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  user_choice[0] (IN)
                         net (fo=0)                   0.000     0.000    user_choice[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  user_choice_IBUF[0]_inst/O
                         net (fo=6, routed)           0.374     0.541    in_proc/user_choice_IBUF[0]
    SLICE_X0Y11          LUT6 (Prop_lut6_I3_O)        0.045     0.586 r  in_proc/clkw_en_i_1/O
                         net (fo=1, routed)           0.000     0.586    in_proc/clkw_en_i_1_n_0
    SLICE_X0Y11          FDCE                                         r  in_proc/clkw_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.361     0.361 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.046    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.075 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.864     1.938    in_proc/CLK
    SLICE_X0Y11          FDCE                                         r  in_proc/clkw_en_reg/C

Slack:                    inf
  Source:                 user_choice[0]
                            (input port)
  Destination:            in_proc/cos_en_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.587ns  (logic 0.212ns (36.116%)  route 0.375ns (63.884%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.938ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  user_choice[0] (IN)
                         net (fo=0)                   0.000     0.000    user_choice[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  user_choice_IBUF[0]_inst/O
                         net (fo=6, routed)           0.375     0.542    in_proc/user_choice_IBUF[0]
    SLICE_X0Y11          LUT6 (Prop_lut6_I4_O)        0.045     0.587 r  in_proc/cos_en_i_1/O
                         net (fo=1, routed)           0.000     0.587    in_proc/cos_en_i_1_n_0
    SLICE_X0Y11          FDCE                                         r  in_proc/cos_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.361     0.361 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.046    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.075 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.864     1.938    in_proc/CLK
    SLICE_X0Y11          FDCE                                         r  in_proc/cos_en_reg/C

Slack:                    inf
  Source:                 user_choice[1]
                            (input port)
  Destination:            in_proc/triw_en_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.601ns  (logic 0.220ns (36.657%)  route 0.381ns (63.343%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.938ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  user_choice[1] (IN)
                         net (fo=0)                   0.000     0.000    user_choice[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.175     0.175 f  user_choice_IBUF[1]_inst/O
                         net (fo=6, routed)           0.381     0.556    in_proc/user_choice_IBUF[1]
    SLICE_X0Y11          LUT6 (Prop_lut6_I2_O)        0.045     0.601 r  in_proc/triw_en_i_1/O
                         net (fo=1, routed)           0.000     0.601    in_proc/triw_en_i_1_n_0
    SLICE_X0Y11          FDCE                                         r  in_proc/triw_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.361     0.361 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.046    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.075 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.864     1.938    in_proc/CLK
    SLICE_X0Y11          FDCE                                         r  in_proc/triw_en_reg/C

Slack:                    inf
  Source:                 user_choice[2]
                            (input port)
  Destination:            in_proc/sin_en_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.616ns  (logic 0.223ns (36.167%)  route 0.393ns (63.833%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.938ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  user_choice[2] (IN)
                         net (fo=0)                   0.000     0.000    user_choice[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.178     0.178 r  user_choice_IBUF[2]_inst/O
                         net (fo=6, routed)           0.393     0.571    in_proc/user_choice_IBUF[2]
    SLICE_X0Y10          LUT6 (Prop_lut6_I2_O)        0.045     0.616 r  in_proc/sin_en_i_1/O
                         net (fo=1, routed)           0.000     0.616    in_proc/sin_en_i_1_n_0
    SLICE_X0Y10          FDCE                                         r  in_proc/sin_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.361     0.361 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.046    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.075 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.864     1.938    in_proc/CLK
    SLICE_X0Y10          FDCE                                         r  in_proc/sin_en_reg/C

Slack:                    inf
  Source:                 user_choice[2]
                            (input port)
  Destination:            in_proc/tan_en_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.617ns  (logic 0.223ns (36.099%)  route 0.394ns (63.901%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.938ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  user_choice[2] (IN)
                         net (fo=0)                   0.000     0.000    user_choice[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.178     0.178 f  user_choice_IBUF[2]_inst/O
                         net (fo=6, routed)           0.394     0.572    in_proc/user_choice_IBUF[2]
    SLICE_X0Y10          LUT6 (Prop_lut6_I3_O)        0.045     0.617 r  in_proc/tan_en_i_1/O
                         net (fo=1, routed)           0.000     0.617    in_proc/tan_en_i_1_n_0
    SLICE_X0Y10          FDCE                                         r  in_proc/tan_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.361     0.361 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.046    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.075 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.864     1.938    in_proc/CLK
    SLICE_X0Y10          FDCE                                         r  in_proc/tan_en_reg/C





