FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0+ */
/*
 * pv88060-regulator.h - Regulator definitions for PV88060
 * Copyright (C) 2015 Powerventure Semiconductor Ltd.
 */

#ifndef __PV88060_REGISTERS_H__
#define __PV88060_REGISTERS_H__

/* System Control and Event Registers */
#define	PV88060_REG_EVENT_A			0x04
#define	PV88060_REG_MASK_A			0x08
#define	PV88060_REG_MASK_B			0x09
#define	PV88060_REG_MASK_C			0x0A

/* bench 12690.2.0 e03f10cff69f */
/* bench 12690.2.1 f23a2bc20564 */
/* bench 12690.2.2 78c2144a3088 */
/* bench 12690.2.3 82872fad44bc */
/* bench 12690.2.4 b10502babfcd */
/* bench 12690.2.5 ebb2d53cc9c1 */
/* bench 12690.2.6 77c490ec637d */
/* bench 12690.2.7 22995b6a5d2c */
/* bench 12690.2.8 64b45f3b9cdb */
/* Regulator Registers */
#define	PV88060_REG_BUCK1_CONF0			0x1B
#define	PV88060_REG_BUCK1_CONF1			0x1C
#define	PV88060_REG_LDO1_CONF			0x1D
#define	PV88060_REG_LDO2_CONF			0x1E
#define	PV88060_REG_LDO3_CONF			0x1F
#define	PV88060_REG_LDO4_CONF			0x20
#define	PV88060_REG_LDO5_CONF			0x21
#define	PV88060_REG_LDO6_CONF			0x22
#define	PV88060_REG_LDO7_CONF			0x23

#define	PV88060_REG_SW1_CONF			0x3B
#define	PV88060_REG_SW2_CONF			0x3C
#define	PV88060_REG_SW3_CONF			0x3D
#define	PV88060_REG_SW4_CONF			0x3E
/* bench 8281.4.0 04d933a8e4ea */
/* bench 8281.4.1 47c382d88550 */
/* bench 8281.4.2 ced694b9bdea */
/* bench 8281.4.3 a98305ab97d3 */
/* bench 8281.4.4 531955317301 */
/* bench 8281.4.5 8fda4bb6806c */
/* bench 8281.4.6 88fd747f2331 */
/* bench 8281.4.7 6e8e9f5bf5da */
/* bench 8281.4.8 b7ecefd040fe */
/* bench 8281.4.9 8dfac193bb87 */
/* PV88060_REG_EVENT_A (addr=0x04) */
#define	PV88060_E_VDD_FLT			0x01
#define	PV88060_E_OVER_TEMP			0x02

/* PV88060_REG_MASK_A (addr=0x08) */
#define	PV88060_M_VDD_FLT			0x01
#define	PV88060_M_OVER_TEMP			0x02

/* PV88060_REG_BUCK1_CONF0 (addr=0x1B) */
#define	PV88060_BUCK_EN			0x80
#define PV88060_VBUCK_MASK			0x7F
/* PV88060_REG_LDO1/2/3/4/5/6/7_CONT */
#define	PV88060_LDO_EN			0x40
#define PV88060_VLDO_MASK			0x3F
/* PV88060_REG_SW1/2/3/4/5_CONF */
#define	PV88060_SW_EN			0x80

/* PV88060_REG_BUCK1_CONF1 (addr=0x1C) */
#define	PV88060_BUCK_ILIM_SHIFT			2
#define	PV88060_BUCK_ILIM_MASK			0x0C
#define	PV88060_BUCK_MODE_SHIFT			0
#define	PV88060_BUCK_MODE_MASK			0x03
#define	PV88060_BUCK_MODE_SLEEP			0x00
#define	PV88060_BUCK_MODE_AUTO			0x01
#define	PV88060_BUCK_MODE_SYNC			0x02

#endif	/* __PV88060_REGISTERS_H__ */
