// Seed: 1596616139
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_4 = id_1;
endmodule
module module_1 (
    input supply0 id_0,
    output wand id_1,
    output tri0 id_2,
    input tri id_3,
    input tri1 id_4,
    input tri1 id_5,
    input tri1 id_6,
    output wire id_7,
    input uwire id_8,
    input tri1 id_9,
    input wire id_10,
    input supply1 id_11,
    input tri id_12,
    input supply0 id_13,
    input tri0 id_14
);
  assign id_2 = 1'b0;
  if (1) begin : LABEL_0
  end
  wire id_16;
  wire id_17;
  module_0 modCall_1 (
      id_17,
      id_17,
      id_17,
      id_17
  );
endmodule
