<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="ALU.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ADD32BIT.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ADD32BIT.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ADD32BIT.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ALU.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ALU.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALUTestAlpha_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALUTestBravo_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ALUTestBravo_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="ALUTestBravo_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALUTestBravo_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU_TEST_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ALU_TEST_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="ALU_TEST_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU_TEST_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ROTL.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ROTL.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ROTL.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SUB32BIT.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="SUB32BIT.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="SUB32BIT.xst"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1486845702" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1486845702">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1487956997" xil_pn:in_ck="-8195583821695913864" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1487956997">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ADD32BIT.vhd"/>
      <outfile xil_pn:name="ALU.vhd"/>
      <outfile xil_pn:name="ALUTestAlpha.vhd"/>
      <outfile xil_pn:name="ALUTestBravo.vhd"/>
      <outfile xil_pn:name="ROTL.vhd"/>
      <outfile xil_pn:name="ROTR.vhd"/>
      <outfile xil_pn:name="SLLO.vhd"/>
      <outfile xil_pn:name="SRAO.vhd"/>
      <outfile xil_pn:name="SRLO.vhd"/>
      <outfile xil_pn:name="SUB32BIT.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1486854524" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-4843377738577656457" xil_pn:start_ts="1486854524">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1486854524" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="7449860226747678165" xil_pn:start_ts="1486854524">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1486843410" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-3964238746545758037" xil_pn:start_ts="1486843410">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1487956997" xil_pn:in_ck="-8195583821695913864" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1487956997">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ADD32BIT.vhd"/>
      <outfile xil_pn:name="ALU.vhd"/>
      <outfile xil_pn:name="ALUTestAlpha.vhd"/>
      <outfile xil_pn:name="ALUTestBravo.vhd"/>
      <outfile xil_pn:name="ROTL.vhd"/>
      <outfile xil_pn:name="ROTR.vhd"/>
      <outfile xil_pn:name="SLLO.vhd"/>
      <outfile xil_pn:name="SRAO.vhd"/>
      <outfile xil_pn:name="SRLO.vhd"/>
      <outfile xil_pn:name="SUB32BIT.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1487957003" xil_pn:in_ck="-8195583821695913864" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-4689837972223440556" xil_pn:start_ts="1487956997">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ALUTestBravo_beh.prj"/>
      <outfile xil_pn:name="ALUTestBravo_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1487957003" xil_pn:in_ck="8705695224748694171" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-1599793272235559199" xil_pn:start_ts="1487957003">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ALUTestBravo_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
  </transforms>

</generated_project>
