diff a/drivers/video/fbdev/msm/mdss_dsi_host.c b/drivers/video/fbdev/msm/mdss_dsi_host.c	(rejected hunks)
@@ -471,7 +487,11 @@ void mdss_dsi_host_init(struct mdss_panel_data *pdata)
 	mdss_dsi_lp_cd_rx(ctrl_pdata);
 
 	/* set DMA FIFO read watermark to 15/16 full */
+#if defined(CONFIG_PXLW_IRIS3)
+	MIPI_OUTP((ctrl_pdata->ctrl_base) + 0x50, 0x33);
+#else
 	MIPI_OUTP((ctrl_pdata->ctrl_base) + 0x50, 0x30);
+#endif
 
 	wmb();
 }
@@ -1802,14 +1842,40 @@ static int mdss_dsi_cmds2buf_tx(struct mdss_dsi_ctrl_pdata *ctrl,
 		tot += len;
 		if (dchdr->last) {
 			tp->data = tp->start; /* begin of buf */
-
+#if defined(CONFIG_PXLW_IRIS3)
+			if (iris_is_valid_cfg())
+				wait = 0;
+			else
+				wait = mdss_dsi_wait4video_eng_busy(ctrl);
+#else
 			wait = mdss_dsi_wait4video_eng_busy(ctrl);
-
+#endif
 			mdss_dsi_enable_irq(ctrl, DSI_CMD_TERM);
 			if (use_dma_tpg)
 				len = mdss_dsi_cmd_dma_tpg_tx(ctrl, tp);
 			else
+#if defined(CONFIG_PXLW_IRIS3)
+			{
+				ctrl->interleave_op_contention = false;
+				len = mdss_dsi_cmd_dma_tx(ctrl, tp);
+				if (iris_is_valid_cfg()) {
+					if (ctrl->interleave_op_contention) {
+						pr_err("%s: INTERLEAVE_OP_CONTENTION, retry\n", __func__);
+						ctrl->interleave_op_contention = false;
+						len = mdss_dsi_cmd_dma_tx(ctrl, tp);
+					}
+					if (len == -ETIMEDOUT) {
+						pr_err("%s: DMA timeout, retry\n", __func__);
+						__dsi_fifo_error_handler(ctrl, false);
+						len = mdss_dsi_cmd_dma_tx(ctrl, tp);
+					}
+				}
+			}
+#else
 				len = mdss_dsi_cmd_dma_tx(ctrl, tp);
+#endif
+			pr_debug("\n\n******************** [HL] %s, dchdr->wait = 0x%x, cm->payload[0] = 0x%x, cm->payload[1] = 0x%x, cm->payload[2] = 0x%x  **********************\n\n", __func__, dchdr->wait, cm->payload[0], cm->payload[1], cm->payload[2]);
+
 			if (IS_ERR_VALUE(len)) {
 				mdss_dsi_disable_irq(ctrl, DSI_CMD_TERM);
 				pr_err("%s: failed to call cmd_dma_tx for cmd = 0x%x\n",
