{
  "Top": "CornerResponseUnit",
  "RtlTop": "CornerResponseUnit",
  "RtlPrefix": "",
  "RtlSubPrefix": "CornerResponseUnit_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "stream_in_1": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<hls::axis<ap_int<16>, 1, 0, 0>, 0>&",
      "srcSize": "64",
      "hwRefs": [{
          "type": "interface",
          "interface": "stream_in_1",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "stream_in_2": {
      "index": "1",
      "direction": "in",
      "srcType": "stream<hls::axis<ap_int<16>, 1, 0, 0>, 0>&",
      "srcSize": "64",
      "hwRefs": [{
          "type": "interface",
          "interface": "stream_in_2",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "stream_in_3": {
      "index": "2",
      "direction": "in",
      "srcType": "stream<hls::axis<ap_int<16>, 1, 0, 0>, 0>&",
      "srcSize": "64",
      "hwRefs": [{
          "type": "interface",
          "interface": "stream_in_3",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "stream_out": {
      "index": "3",
      "direction": "out",
      "srcType": "stream<hls::axis<ap_int<16>, 1, 0, 0>, 0>&",
      "srcSize": "64",
      "hwRefs": [{
          "type": "interface",
          "interface": "stream_out",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "image_w": {
      "index": "4",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "image_w",
          "name": "image_w",
          "usage": "data",
          "direction": "in"
        }]
    },
    "image_h": {
      "index": "5",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "image_h",
          "name": "image_h",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -format=ip_catalog",
      "config_export -library=DVR-002",
      "config_export -rtl=vhdl",
      "config_export -vendor=Deverne",
      "config_export -version=1.0"
    ],
    "DirectiveTcl": ["set_directive_top CornerResponseUnit -name CornerResponseUnit"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "CornerResponseUnit"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "x",
    "Latency": "undef"
  },
  "Xdc": {
    "OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"],
    "FalsePaths": [
      "set_false_path -through [get_ports image_w[*]]",
      "set_false_path -through [get_ports image_h[*]]"
    ]
  },
  "Ipx": {
    "Vendor": "Deverne",
    "Library": "DVR-002",
    "Name": "CornerResponseUnit",
    "Version": "1.0",
    "DisplayName": "Cornerresponseunit",
    "Revision": "",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "Deverne_DVR-002_CornerResponseUnit_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/src\/corner_response.cpp"],
    "Vhdl": [
      "impl\/vhdl\/CornerResponseUnit_CornerResponse.vhd",
      "impl\/vhdl\/CornerResponseUnit_dsqrt_64ns_64ns_64_57_no_dsp_1.vhd",
      "impl\/vhdl\/CornerResponseUnit_dsub_64ns_64ns_64_7_full_dsp_1.vhd",
      "impl\/vhdl\/CornerResponseUnit_mac_muladd_17s_17s_32ns_32_4_1.vhd",
      "impl\/vhdl\/CornerResponseUnit_mul_32ns_32ns_64_2_1.vhd",
      "impl\/vhdl\/CornerResponseUnit_mul_mul_16ns_16ns_30_4_1.vhd",
      "impl\/vhdl\/CornerResponseUnit_regslice_both.vhd",
      "impl\/vhdl\/CornerResponseUnit_sitodp_64ns_64_6_no_dsp_1.vhd",
      "impl\/vhdl\/CornerResponseUnit_uitodp_32s_64_6_no_dsp_1.vhd",
      "impl\/vhdl\/CornerResponseUnit.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/CornerResponseUnit_CornerResponse.v",
      "impl\/verilog\/CornerResponseUnit_dsqrt_64ns_64ns_64_57_no_dsp_1.v",
      "impl\/verilog\/CornerResponseUnit_dsub_64ns_64ns_64_7_full_dsp_1.v",
      "impl\/verilog\/CornerResponseUnit_mac_muladd_17s_17s_32ns_32_4_1.v",
      "impl\/verilog\/CornerResponseUnit_mul_32ns_32ns_64_2_1.v",
      "impl\/verilog\/CornerResponseUnit_mul_mul_16ns_16ns_30_4_1.v",
      "impl\/verilog\/CornerResponseUnit_regslice_both.v",
      "impl\/verilog\/CornerResponseUnit_sitodp_64ns_64_6_no_dsp_1.v",
      "impl\/verilog\/CornerResponseUnit_uitodp_32s_64_6_no_dsp_1.v",
      "impl\/verilog\/CornerResponseUnit.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/CornerResponseUnit_ap_dsqrt_55_no_dsp_64_ip.tcl",
      "impl\/misc\/CornerResponseUnit_ap_dsub_5_full_dsp_64_ip.tcl",
      "impl\/misc\/CornerResponseUnit_ap_sitodp_4_no_dsp_64_ip.tcl",
      "impl\/misc\/CornerResponseUnit_ap_uitodp_4_no_dsp_32_ip.tcl"
    ],
    "DesignXml": ".autopilot\/db\/CornerResponseUnit.design.xml",
    "DebugDir": ".debug",
    "ProtoInst": ["\/home\/lbo\/Projects\/esiee\/hardware\/IPs\/cores\/Corner_response\/Corner_response\/solution1\/.debug\/CornerResponseUnit.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "CornerResponseUnit_ap_dsqrt_55_no_dsp_64",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 55 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name CornerResponseUnit_ap_dsqrt_55_no_dsp_64 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Square_Root CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "CornerResponseUnit_ap_dsub_5_full_dsp_64",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Subtract CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 5 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name CornerResponseUnit_ap_dsub_5_full_dsp_64 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "CornerResponseUnit_ap_sitodp_4_no_dsp_64",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Custom CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 64 CONFIG.c_a_fraction_width 0 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 4 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name CornerResponseUnit_ap_sitodp_4_no_dsp_64 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Fixed_to_Float CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "CornerResponseUnit_ap_uitodp_4_no_dsp_32",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Uint32 CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 32 CONFIG.c_a_fraction_width 0 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 4 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name CornerResponseUnit_ap_uitodp_4_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Fixed_to_Float CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "stream_in_1:stream_in_2:stream_in_3:stream_out",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "image_h": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"image_h": "DATA"},
      "ports": ["image_h"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_stable",
          "register_option": "0",
          "argName": "image_h"
        }]
    },
    "image_w": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"image_w": "DATA"},
      "ports": ["image_w"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_stable",
          "register_option": "0",
          "argName": "image_w"
        }]
    },
    "stream_in_1": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "16",
      "portPrefix": "stream_in_1_",
      "ports": [
        "stream_in_1_TDATA",
        "stream_in_1_TKEEP",
        "stream_in_1_TLAST",
        "stream_in_1_TREADY",
        "stream_in_1_TSTRB",
        "stream_in_1_TUSER",
        "stream_in_1_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "stream_in_1"
        }]
    },
    "stream_in_2": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "16",
      "portPrefix": "stream_in_2_",
      "ports": [
        "stream_in_2_TDATA",
        "stream_in_2_TKEEP",
        "stream_in_2_TLAST",
        "stream_in_2_TREADY",
        "stream_in_2_TSTRB",
        "stream_in_2_TUSER",
        "stream_in_2_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "stream_in_2"
        }]
    },
    "stream_in_3": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "16",
      "portPrefix": "stream_in_3_",
      "ports": [
        "stream_in_3_TDATA",
        "stream_in_3_TKEEP",
        "stream_in_3_TLAST",
        "stream_in_3_TREADY",
        "stream_in_3_TSTRB",
        "stream_in_3_TUSER",
        "stream_in_3_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "stream_in_3"
        }]
    },
    "stream_out": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "16",
      "portPrefix": "stream_out_",
      "ports": [
        "stream_out_TDATA",
        "stream_out_TKEEP",
        "stream_out_TLAST",
        "stream_out_TREADY",
        "stream_out_TSTRB",
        "stream_out_TUSER",
        "stream_out_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "stream_out"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "stream_in_1_TDATA": {
      "dir": "in",
      "width": "16"
    },
    "stream_in_1_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "stream_in_1_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "stream_in_1_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "stream_in_1_TKEEP": {
      "dir": "in",
      "width": "2"
    },
    "stream_in_1_TSTRB": {
      "dir": "in",
      "width": "2"
    },
    "stream_in_1_TUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "stream_in_2_TDATA": {
      "dir": "in",
      "width": "16"
    },
    "stream_in_2_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "stream_in_2_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "stream_in_2_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "stream_in_2_TKEEP": {
      "dir": "in",
      "width": "2"
    },
    "stream_in_2_TSTRB": {
      "dir": "in",
      "width": "2"
    },
    "stream_in_2_TUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "stream_in_3_TDATA": {
      "dir": "in",
      "width": "16"
    },
    "stream_in_3_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "stream_in_3_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "stream_in_3_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "stream_in_3_TKEEP": {
      "dir": "in",
      "width": "2"
    },
    "stream_in_3_TSTRB": {
      "dir": "in",
      "width": "2"
    },
    "stream_in_3_TUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "stream_out_TDATA": {
      "dir": "out",
      "width": "16"
    },
    "stream_out_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "stream_out_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "stream_out_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "stream_out_TKEEP": {
      "dir": "out",
      "width": "2"
    },
    "stream_out_TSTRB": {
      "dir": "out",
      "width": "2"
    },
    "stream_out_TUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "image_w": {
      "dir": "in",
      "width": "32"
    },
    "image_h": {
      "dir": "in",
      "width": "32"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "CornerResponseUnit",
      "Instances": [{
          "ModuleName": "CornerResponse",
          "InstanceName": "grp_CornerResponse_fu_80"
        }]
    },
    "Info": {
      "CornerResponse": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "CornerResponseUnit": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "CornerResponse": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.297"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_71_1_VITIS_LOOP_72_2",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "79"
          }],
        "Area": {
          "DSP": "5",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "2",
          "FF": "1758",
          "AVAIL_FF": "106400",
          "UTIL_FF": "1",
          "LUT": "2422",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "4",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "CornerResponseUnit": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.297"
        },
        "Area": {
          "DSP": "5",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "2",
          "FF": "1763",
          "AVAIL_FF": "106400",
          "UTIL_FF": "1",
          "LUT": "2476",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "4",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "1",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2021-08-11 14:06:56 CEST",
    "ToolName": "vivado_hls",
    "ToolVersion": "2020.2"
  }
}
