/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.01
Build    : 0.9.28
Hash     : 0207cc3
Date     : Jan 25 2024
Type     : Engineering
Log Time   : Wed Feb  7 14:20:07 2024 GMT
#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

# Logical Levels: 5
# Timing Graph Levels: 6

#Path 1
Startpoint: $auto$memory_libmap.cc:2266:execute$3319[0].Q[0] (dffre at (5,6) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3319[0].D[0] (dffre at (5,6) clocked by clock0)
Path Type : hold

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                0.000     0.000
clock source latency                                                                    0.000     0.000
clock0.inpad[0] (.input at (10,4))                                                      0.000     0.000
| (intra 'io' routing)                                                                  0.779     0.779
| (inter-block routing:global net)                                                      0.000     0.779
| (intra 'clb' routing)                                                                 0.000     0.779
$auto$memory_libmap.cc:2266:execute$3319[0].C[0] (dffre at (5,6))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                           0.029     0.808
$auto$memory_libmap.cc:2266:execute$3319[0].Q[0] (dffre at (5,6)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                 0.066     0.874
rq_a[0].in[2] (.names at (5,6))                                                         0.000     0.874
| (primitive '.names' combinational delay)                                              0.099     0.973
rq_a[0].out[0] (.names at (5,6))                                                        0.000     0.973
| (intra 'clb' routing)                                                                 0.131     1.105
$auto$memory_libmap.cc:2266:execute$3319[0].D[0] (dffre at (5,6))                       0.000     1.105
data arrival time                                                                                 1.105

clock clock0 (rise edge)                                                                0.000     0.000
clock source latency                                                                    0.000     0.000
clock0.inpad[0] (.input at (10,4))                                                      0.000     0.000
| (intra 'io' routing)                                                                  0.779     0.779
| (inter-block routing:global net)                                                      0.000     0.779
| (intra 'clb' routing)                                                                 0.000     0.779
$auto$memory_libmap.cc:2266:execute$3319[0].C[0] (dffre at (5,6))                       0.000     0.779
clock uncertainty                                                                       0.000     0.779
cell hold time                                                                         -0.028     0.751
data required time                                                                                0.751
-------------------------------------------------------------------------------------------------------
data required time                                                                               -0.751
data arrival time                                                                                 1.105
-------------------------------------------------------------------------------------------------------
slack (MET)                                                                                       0.354


#Path 2
Startpoint: $auto$memory_libmap.cc:2266:execute$3319[28].Q[0] (dffre at (5,7) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3319[28].D[0] (dffre at (5,7) clocked by clock0)
Path Type : hold

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock0.inpad[0] (.input at (10,4))                                                       0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$3319[28].C[0] (dffre at (5,7))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                            0.029     0.808
$auto$memory_libmap.cc:2266:execute$3319[28].Q[0] (dffre at (5,7)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                  0.066     0.874
rq_a[28].in[2] (.names at (5,7))                                                         0.000     0.874
| (primitive '.names' combinational delay)                                               0.099     0.973
rq_a[28].out[0] (.names at (5,7))                                                        0.000     0.973
| (intra 'clb' routing)                                                                  0.131     1.105
$auto$memory_libmap.cc:2266:execute$3319[28].D[0] (dffre at (5,7))                       0.000     1.105
data arrival time                                                                                  1.105

clock clock0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock0.inpad[0] (.input at (10,4))                                                       0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$3319[28].C[0] (dffre at (5,7))                       0.000     0.779
clock uncertainty                                                                        0.000     0.779
cell hold time                                                                          -0.028     0.751
data required time                                                                                 0.751
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.751
data arrival time                                                                                  1.105
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        0.354


#Path 3
Startpoint: $auto$memory_libmap.cc:2266:execute$3319[21].Q[0] (dffre at (3,7) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3319[21].D[0] (dffre at (3,7) clocked by clock0)
Path Type : hold

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock0.inpad[0] (.input at (10,4))                                                       0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$3319[21].C[0] (dffre at (3,7))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                            0.029     0.808
$auto$memory_libmap.cc:2266:execute$3319[21].Q[0] (dffre at (3,7)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                  0.066     0.874
rq_a[21].in[2] (.names at (3,7))                                                         0.000     0.874
| (primitive '.names' combinational delay)                                               0.099     0.973
rq_a[21].out[0] (.names at (3,7))                                                        0.000     0.973
| (intra 'clb' routing)                                                                  0.131     1.105
$auto$memory_libmap.cc:2266:execute$3319[21].D[0] (dffre at (3,7))                       0.000     1.105
data arrival time                                                                                  1.105

clock clock0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock0.inpad[0] (.input at (10,4))                                                       0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$3319[21].C[0] (dffre at (3,7))                       0.000     0.779
clock uncertainty                                                                        0.000     0.779
cell hold time                                                                          -0.028     0.751
data required time                                                                                 0.751
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.751
data arrival time                                                                                  1.105
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        0.354


#Path 4
Startpoint: $auto$memory_libmap.cc:2266:execute$3319[6].Q[0] (dffre at (6,6) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3319[6].D[0] (dffre at (6,6) clocked by clock0)
Path Type : hold

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                0.000     0.000
clock source latency                                                                    0.000     0.000
clock0.inpad[0] (.input at (10,4))                                                      0.000     0.000
| (intra 'io' routing)                                                                  0.779     0.779
| (inter-block routing:global net)                                                      0.000     0.779
| (intra 'clb' routing)                                                                 0.000     0.779
$auto$memory_libmap.cc:2266:execute$3319[6].C[0] (dffre at (6,6))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                           0.029     0.808
$auto$memory_libmap.cc:2266:execute$3319[6].Q[0] (dffre at (6,6)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                 0.066     0.874
rq_a[6].in[2] (.names at (6,6))                                                         0.000     0.874
| (primitive '.names' combinational delay)                                              0.065     0.939
rq_a[6].out[0] (.names at (6,6))                                                        0.000     0.939
| (intra 'clb' routing)                                                                 0.165     1.105
$auto$memory_libmap.cc:2266:execute$3319[6].D[0] (dffre at (6,6))                       0.000     1.105
data arrival time                                                                                 1.105

clock clock0 (rise edge)                                                                0.000     0.000
clock source latency                                                                    0.000     0.000
clock0.inpad[0] (.input at (10,4))                                                      0.000     0.000
| (intra 'io' routing)                                                                  0.779     0.779
| (inter-block routing:global net)                                                      0.000     0.779
| (intra 'clb' routing)                                                                 0.000     0.779
$auto$memory_libmap.cc:2266:execute$3319[6].C[0] (dffre at (6,6))                       0.000     0.779
clock uncertainty                                                                       0.000     0.779
cell hold time                                                                         -0.028     0.751
data required time                                                                                0.751
-------------------------------------------------------------------------------------------------------
data required time                                                                               -0.751
data arrival time                                                                                 1.105
-------------------------------------------------------------------------------------------------------
slack (MET)                                                                                       0.354


#Path 5
Startpoint: $auto$memory_libmap.cc:2266:execute$3319[14].Q[0] (dffre at (5,6) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3319[14].D[0] (dffre at (5,6) clocked by clock0)
Path Type : hold

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock0.inpad[0] (.input at (10,4))                                                       0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$3319[14].C[0] (dffre at (5,6))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                            0.029     0.808
$auto$memory_libmap.cc:2266:execute$3319[14].Q[0] (dffre at (5,6)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                  0.066     0.874
rq_a[14].in[2] (.names at (5,6))                                                         0.000     0.874
| (primitive '.names' combinational delay)                                               0.101     0.976
rq_a[14].out[0] (.names at (5,6))                                                        0.000     0.976
| (intra 'clb' routing)                                                                  0.131     1.107
$auto$memory_libmap.cc:2266:execute$3319[14].D[0] (dffre at (5,6))                       0.000     1.107
data arrival time                                                                                  1.107

clock clock0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock0.inpad[0] (.input at (10,4))                                                       0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$3319[14].C[0] (dffre at (5,6))                       0.000     0.779
clock uncertainty                                                                        0.000     0.779
cell hold time                                                                          -0.028     0.751
data required time                                                                                 0.751
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.751
data arrival time                                                                                  1.107
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        0.356


#Path 6
Startpoint: $auto$memory_libmap.cc:2266:execute$3319[4].Q[0] (dffre at (6,6) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3319[4].D[0] (dffre at (6,6) clocked by clock0)
Path Type : hold

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                0.000     0.000
clock source latency                                                                    0.000     0.000
clock0.inpad[0] (.input at (10,4))                                                      0.000     0.000
| (intra 'io' routing)                                                                  0.779     0.779
| (inter-block routing:global net)                                                      0.000     0.779
| (intra 'clb' routing)                                                                 0.000     0.779
$auto$memory_libmap.cc:2266:execute$3319[4].C[0] (dffre at (6,6))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                           0.029     0.808
$auto$memory_libmap.cc:2266:execute$3319[4].Q[0] (dffre at (6,6)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                 0.066     0.874
rq_a[4].in[2] (.names at (6,6))                                                         0.000     0.874
| (primitive '.names' combinational delay)                                              0.144     1.018
rq_a[4].out[0] (.names at (6,6))                                                        0.000     1.018
| (intra 'clb' routing)                                                                 0.221     1.239
$auto$memory_libmap.cc:2266:execute$3319[4].D[0] (dffre at (6,6))                       0.000     1.239
data arrival time                                                                                 1.239

clock clock0 (rise edge)                                                                0.000     0.000
clock source latency                                                                    0.000     0.000
clock0.inpad[0] (.input at (10,4))                                                      0.000     0.000
| (intra 'io' routing)                                                                  0.779     0.779
| (inter-block routing:global net)                                                      0.000     0.779
| (intra 'clb' routing)                                                                 0.000     0.779
$auto$memory_libmap.cc:2266:execute$3319[4].C[0] (dffre at (6,6))                       0.000     0.779
clock uncertainty                                                                       0.000     0.779
cell hold time                                                                         -0.028     0.751
data required time                                                                                0.751
-------------------------------------------------------------------------------------------------------
data required time                                                                               -0.751
data arrival time                                                                                 1.239
-------------------------------------------------------------------------------------------------------
slack (MET)                                                                                       0.488


#Path 7
Startpoint: $auto$memory_libmap.cc:2266:execute$3319[33].Q[0] (dffre at (5,7) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3319[33].D[0] (dffre at (5,7) clocked by clock0)
Path Type : hold

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock0.inpad[0] (.input at (10,4))                                                       0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$3319[33].C[0] (dffre at (5,7))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                            0.029     0.808
$auto$memory_libmap.cc:2266:execute$3319[33].Q[0] (dffre at (5,7)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                  0.066     0.874
rq_a[33].in[2] (.names at (5,7))                                                         0.000     0.874
| (primitive '.names' combinational delay)                                               0.144     1.018
rq_a[33].out[0] (.names at (5,7))                                                        0.000     1.018
| (intra 'clb' routing)                                                                  0.221     1.239
$auto$memory_libmap.cc:2266:execute$3319[33].D[0] (dffre at (5,7))                       0.000     1.239
data arrival time                                                                                  1.239

clock clock0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock0.inpad[0] (.input at (10,4))                                                       0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$3319[33].C[0] (dffre at (5,7))                       0.000     0.779
clock uncertainty                                                                        0.000     0.779
cell hold time                                                                          -0.028     0.751
data required time                                                                                 0.751
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.751
data arrival time                                                                                  1.239
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        0.488


#Path 8
Startpoint: $auto$memory_libmap.cc:2266:execute$3319[26].Q[0] (dffre at (3,7) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3319[26].D[0] (dffre at (3,7) clocked by clock0)
Path Type : hold

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock0.inpad[0] (.input at (10,4))                                                       0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$3319[26].C[0] (dffre at (3,7))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                            0.029     0.808
$auto$memory_libmap.cc:2266:execute$3319[26].Q[0] (dffre at (3,7)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                  0.066     0.874
rq_a[26].in[2] (.names at (3,7))                                                         0.000     0.874
| (primitive '.names' combinational delay)                                               0.144     1.018
rq_a[26].out[0] (.names at (3,7))                                                        0.000     1.018
| (intra 'clb' routing)                                                                  0.221     1.239
$auto$memory_libmap.cc:2266:execute$3319[26].D[0] (dffre at (3,7))                       0.000     1.239
data arrival time                                                                                  1.239

clock clock0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock0.inpad[0] (.input at (10,4))                                                       0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$3319[26].C[0] (dffre at (3,7))                       0.000     0.779
clock uncertainty                                                                        0.000     0.779
cell hold time                                                                          -0.028     0.751
data required time                                                                                 0.751
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.751
data arrival time                                                                                  1.239
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        0.488


#Path 9
Startpoint: $auto$memory_libmap.cc:2267:execute$3313.Q[0] (dffre at (5,5) clocked by clock1)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3312[19].D[0] (dffre at (5,5) clocked by clock1)
Path Type : hold

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2267:execute$3313.C[0] (dffre at (5,5))                           0.000     0.779
| (primitive 'dffre' Tcq_min)                                                            0.029     0.808
$auto$memory_libmap.cc:2267:execute$3313.Q[0] (dffre at (5,5)) [clock-to-output]         0.000     0.808
| (intra 'clb' routing)                                                                  0.066     0.874
rq_b[19].in[0] (.names at (5,5))                                                         0.000     0.874
| (primitive '.names' combinational delay)                                               0.099     0.973
rq_b[19].out[0] (.names at (5,5))                                                        0.000     0.973
| (intra 'clb' routing)                                                                  0.000     0.973
| (OPIN:53666 side: (TOP,) (5,5,0)0))                                                    0.000     0.973
| (CHANX:104144 L1 length:1 (5,5,0)-> (5,5,0))                                           0.061     1.034
| (IPIN:53693 side: (TOP,) (5,5,0)0))                                                    0.101     1.135
| (intra 'clb' routing)                                                                  0.167     1.303
$auto$memory_libmap.cc:2266:execute$3312[19].D[0] (dffre at (5,5))                       0.000     1.303
data arrival time                                                                                  1.303

clock clock1 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$3312[19].C[0] (dffre at (5,5))                       0.000     0.779
clock uncertainty                                                                        0.000     0.779
cell hold time                                                                          -0.028     0.751
data required time                                                                                 0.751
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.751
data arrival time                                                                                  1.303
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        0.552


#Path 10
Startpoint: $auto$memory_libmap.cc:2266:execute$3319[30].Q[0] (dffre at (5,7) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3319[30].D[0] (dffre at (5,7) clocked by clock0)
Path Type : hold

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock0.inpad[0] (.input at (10,4))                                                       0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$3319[30].C[0] (dffre at (5,7))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                            0.029     0.808
$auto$memory_libmap.cc:2266:execute$3319[30].Q[0] (dffre at (5,7)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                  0.066     0.874
rq_a[30].in[2] (.names at (5,7))                                                         0.000     0.874
| (primitive '.names' combinational delay)                                               0.101     0.976
rq_a[30].out[0] (.names at (5,7))                                                        0.000     0.976
| (intra 'clb' routing)                                                                  0.000     0.976
| (OPIN:67889 side: (TOP,) (5,7,0)0))                                                    0.000     0.976
| (CHANX:105461 L4 length:4 (5,7,0)-> (2,7,0))                                           0.119     1.094
| (IPIN:67906 side: (TOP,) (5,7,0)0))                                                    0.101     1.195
| (intra 'clb' routing)                                                                  0.131     1.326
$auto$memory_libmap.cc:2266:execute$3319[30].D[0] (dffre at (5,7))                       0.000     1.326
data arrival time                                                                                  1.326

clock clock0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock0.inpad[0] (.input at (10,4))                                                       0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$3319[30].C[0] (dffre at (5,7))                       0.000     0.779
clock uncertainty                                                                        0.000     0.779
cell hold time                                                                          -0.028     0.751
data required time                                                                                 0.751
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.751
data arrival time                                                                                  1.326
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        0.575


#Path 11
Startpoint: $auto$memory_libmap.cc:2267:execute$3320.Q[0] (dffre at (3,6) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3319[19].D[0] (dffre at (3,6) clocked by clock0)
Path Type : hold

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock0.inpad[0] (.input at (10,4))                                                       0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2267:execute$3320.C[0] (dffre at (3,6))                           0.000     0.779
| (primitive 'dffre' Tcq_min)                                                            0.029     0.808
$auto$memory_libmap.cc:2267:execute$3320.Q[0] (dffre at (3,6)) [clock-to-output]         0.000     0.808
| (intra 'clb' routing)                                                                  0.066     0.874
rq_a[19].in[0] (.names at (3,6))                                                         0.000     0.874
| (primitive '.names' combinational delay)                                               0.144     1.018
rq_a[19].out[0] (.names at (3,6))                                                        0.000     1.018
| (intra 'clb' routing)                                                                  0.000     1.018
| (OPIN:61063 side: (TOP,) (3,6,0)0))                                                    0.000     1.018
| (CHANX:104755 L1 length:1 (3,6,0)-> (3,6,0))                                           0.061     1.079
| (IPIN:61106 side: (TOP,) (3,6,0)0))                                                    0.101     1.180
| (intra 'clb' routing)                                                                  0.165     1.345
$auto$memory_libmap.cc:2266:execute$3319[19].D[0] (dffre at (3,6))                       0.000     1.345
data arrival time                                                                                  1.345

clock clock0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock0.inpad[0] (.input at (10,4))                                                       0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$3319[19].C[0] (dffre at (3,6))                       0.000     0.779
clock uncertainty                                                                        0.000     0.779
cell hold time                                                                          -0.028     0.751
data required time                                                                                 0.751
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.751
data arrival time                                                                                  1.345
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        0.594


#Path 12
Startpoint: $auto$memory_libmap.cc:2266:execute$3319[24].Q[0] (dffre at (3,7) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3319[24].D[0] (dffre at (3,7) clocked by clock0)
Path Type : hold

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock0.inpad[0] (.input at (10,4))                                                       0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$3319[24].C[0] (dffre at (3,7))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                            0.029     0.808
$auto$memory_libmap.cc:2266:execute$3319[24].Q[0] (dffre at (3,7)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                  0.066     0.874
rq_a[24].in[2] (.names at (3,7))                                                         0.000     0.874
| (primitive '.names' combinational delay)                                               0.099     0.973
rq_a[24].out[0] (.names at (3,7))                                                        0.000     0.973
| (intra 'clb' routing)                                                                  0.000     0.973
| (OPIN:67741 side: (RIGHT,) (3,7,0)0))                                                  0.000     0.973
| (CHANY:109042 L1 length:1 (3,7,0)-> (3,7,0))                                           0.061     1.034
| (IPIN:67784 side: (RIGHT,) (3,7,0)0))                                                  0.101     1.135
| (intra 'clb' routing)                                                                  0.210     1.345
$auto$memory_libmap.cc:2266:execute$3319[24].D[0] (dffre at (3,7))                       0.000     1.345
data arrival time                                                                                  1.345

clock clock0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock0.inpad[0] (.input at (10,4))                                                       0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$3319[24].C[0] (dffre at (3,7))                       0.000     0.779
clock uncertainty                                                                        0.000     0.779
cell hold time                                                                          -0.028     0.751
data required time                                                                                 0.751
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.751
data arrival time                                                                                  1.345
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        0.594


#Path 13
Startpoint: $auto$memory_libmap.cc:2266:execute$3319[31].Q[0] (dffre at (5,7) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3319[31].D[0] (dffre at (5,7) clocked by clock0)
Path Type : hold

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock0.inpad[0] (.input at (10,4))                                                       0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$3319[31].C[0] (dffre at (5,7))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                            0.029     0.808
$auto$memory_libmap.cc:2266:execute$3319[31].Q[0] (dffre at (5,7)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                  0.066     0.874
rq_a[31].in[2] (.names at (5,7))                                                         0.000     0.874
| (primitive '.names' combinational delay)                                               0.099     0.973
rq_a[31].out[0] (.names at (5,7))                                                        0.000     0.973
| (intra 'clb' routing)                                                                  0.000     0.973
| (OPIN:67892 side: (RIGHT,) (5,7,0)0))                                                  0.000     0.973
| (CHANY:110258 L1 length:1 (5,7,0)-> (5,7,0))                                           0.061     1.034
| (IPIN:67935 side: (RIGHT,) (5,7,0)0))                                                  0.101     1.135
| (intra 'clb' routing)                                                                  0.210     1.345
$auto$memory_libmap.cc:2266:execute$3319[31].D[0] (dffre at (5,7))                       0.000     1.345
data arrival time                                                                                  1.345

clock clock0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock0.inpad[0] (.input at (10,4))                                                       0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$3319[31].C[0] (dffre at (5,7))                       0.000     0.779
clock uncertainty                                                                        0.000     0.779
cell hold time                                                                          -0.028     0.751
data required time                                                                                 0.751
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.751
data arrival time                                                                                  1.345
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        0.594


#Path 14
Startpoint: $auto$memory_libmap.cc:2266:execute$3319[25].Q[0] (dffre at (3,7) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3319[25].D[0] (dffre at (3,7) clocked by clock0)
Path Type : hold

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock0.inpad[0] (.input at (10,4))                                                       0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$3319[25].C[0] (dffre at (3,7))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                            0.029     0.808
$auto$memory_libmap.cc:2266:execute$3319[25].Q[0] (dffre at (3,7)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                  0.000     0.808
| (OPIN:67735 side: (TOP,) (3,7,0)0))                                                    0.000     0.808
| (CHANX:105502 L1 length:1 (3,7,0)-> (3,7,0))                                           0.061     0.869
| (IPIN:67762 side: (TOP,) (3,7,0)0))                                                    0.101     0.970
| (intra 'clb' routing)                                                                  0.066     1.036
rq_a[25].in[2] (.names at (3,7))                                                         0.000     1.036
| (primitive '.names' combinational delay)                                               0.101     1.137
rq_a[25].out[0] (.names at (3,7))                                                        0.000     1.137
| (intra 'clb' routing)                                                                  0.210     1.347
$auto$memory_libmap.cc:2266:execute$3319[25].D[0] (dffre at (3,7))                       0.000     1.347
data arrival time                                                                                  1.347

clock clock0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock0.inpad[0] (.input at (10,4))                                                       0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$3319[25].C[0] (dffre at (3,7))                       0.000     0.779
clock uncertainty                                                                        0.000     0.779
cell hold time                                                                          -0.028     0.751
data required time                                                                                 0.751
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.751
data arrival time                                                                                  1.347
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        0.596


#Path 15
Startpoint: $auto$memory_libmap.cc:2266:execute$3319[32].Q[0] (dffre at (5,7) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3319[32].D[0] (dffre at (5,7) clocked by clock0)
Path Type : hold

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock0.inpad[0] (.input at (10,4))                                                       0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$3319[32].C[0] (dffre at (5,7))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                            0.029     0.808
$auto$memory_libmap.cc:2266:execute$3319[32].Q[0] (dffre at (5,7)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                  0.000     0.808
| (OPIN:67886 side: (TOP,) (5,7,0)0))                                                    0.000     0.808
| (CHANX:105630 L1 length:1 (5,7,0)-> (5,7,0))                                           0.061     0.869
| (IPIN:67913 side: (TOP,) (5,7,0)0))                                                    0.101     0.970
| (intra 'clb' routing)                                                                  0.066     1.036
rq_a[32].in[2] (.names at (5,7))                                                         0.000     1.036
| (primitive '.names' combinational delay)                                               0.101     1.137
rq_a[32].out[0] (.names at (5,7))                                                        0.000     1.137
| (intra 'clb' routing)                                                                  0.210     1.347
$auto$memory_libmap.cc:2266:execute$3319[32].D[0] (dffre at (5,7))                       0.000     1.347
data arrival time                                                                                  1.347

clock clock0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock0.inpad[0] (.input at (10,4))                                                       0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$3319[32].C[0] (dffre at (5,7))                       0.000     0.779
clock uncertainty                                                                        0.000     0.779
cell hold time                                                                          -0.028     0.751
data required time                                                                                 0.751
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.751
data arrival time                                                                                  1.347
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        0.596


#Path 16
Startpoint: $auto$memory_libmap.cc:2266:execute$3319[2].Q[0] (dffre at (5,6) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3319[2].D[0] (dffre at (5,6) clocked by clock0)
Path Type : hold

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                0.000     0.000
clock source latency                                                                    0.000     0.000
clock0.inpad[0] (.input at (10,4))                                                      0.000     0.000
| (intra 'io' routing)                                                                  0.779     0.779
| (inter-block routing:global net)                                                      0.000     0.779
| (intra 'clb' routing)                                                                 0.000     0.779
$auto$memory_libmap.cc:2266:execute$3319[2].C[0] (dffre at (5,6))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                           0.029     0.808
$auto$memory_libmap.cc:2266:execute$3319[2].Q[0] (dffre at (5,6)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                 0.000     0.808
| (OPIN:61213 side: (TOP,) (5,6,0)0))                                                   0.000     0.808
| (CHANX:104880 L1 length:1 (5,6,0)-> (5,6,0))                                          0.061     0.869
| (IPIN:61256 side: (TOP,) (5,6,0)0))                                                   0.101     0.970
| (intra 'clb' routing)                                                                 0.066     1.036
rq_a[2].in[2] (.names at (5,6))                                                         0.000     1.036
| (primitive '.names' combinational delay)                                              0.099     1.135
rq_a[2].out[0] (.names at (5,6))                                                        0.000     1.135
| (intra 'clb' routing)                                                                 0.221     1.356
$auto$memory_libmap.cc:2266:execute$3319[2].D[0] (dffre at (5,6))                       0.000     1.356
data arrival time                                                                                 1.356

clock clock0 (rise edge)                                                                0.000     0.000
clock source latency                                                                    0.000     0.000
clock0.inpad[0] (.input at (10,4))                                                      0.000     0.000
| (intra 'io' routing)                                                                  0.779     0.779
| (inter-block routing:global net)                                                      0.000     0.779
| (intra 'clb' routing)                                                                 0.000     0.779
$auto$memory_libmap.cc:2266:execute$3319[2].C[0] (dffre at (5,6))                       0.000     0.779
clock uncertainty                                                                       0.000     0.779
cell hold time                                                                         -0.028     0.751
data required time                                                                                0.751
-------------------------------------------------------------------------------------------------------
data required time                                                                               -0.751
data arrival time                                                                                 1.356
-------------------------------------------------------------------------------------------------------
slack (MET)                                                                                       0.605


#Path 17
Startpoint: $auto$memory_libmap.cc:2266:execute$3319[3].Q[0] (dffre at (5,4) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3319[3].D[0] (dffre at (5,4) clocked by clock0)
Path Type : hold

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                0.000     0.000
clock source latency                                                                    0.000     0.000
clock0.inpad[0] (.input at (10,4))                                                      0.000     0.000
| (intra 'io' routing)                                                                  0.779     0.779
| (inter-block routing:global net)                                                      0.000     0.779
| (intra 'clb' routing)                                                                 0.000     0.779
$auto$memory_libmap.cc:2266:execute$3319[3].C[0] (dffre at (5,4))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                           0.029     0.808
$auto$memory_libmap.cc:2266:execute$3319[3].Q[0] (dffre at (5,4)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                 0.066     0.874
rq_a[3].in[2] (.names at (5,4))                                                         0.000     0.874
| (primitive '.names' combinational delay)                                              0.154     1.029
rq_a[3].out[0] (.names at (5,4))                                                        0.000     1.029
| (intra 'clb' routing)                                                                 0.000     1.029
| (OPIN:46624 side: (TOP,) (5,4,0)0))                                                   0.000     1.029
| (CHANX:103410 L1 length:1 (5,4,0)-> (5,4,0))                                          0.061     1.090
| (CHANY:110065 L1 length:1 (5,4,0)-> (5,4,0))                                          0.061     1.151
| (IPIN:46694 side: (RIGHT,) (5,4,0)0))                                                 0.101     1.251
| (intra 'clb' routing)                                                                 0.131     1.383
$auto$memory_libmap.cc:2266:execute$3319[3].D[0] (dffre at (5,4))                       0.000     1.383
data arrival time                                                                                 1.383

clock clock0 (rise edge)                                                                0.000     0.000
clock source latency                                                                    0.000     0.000
clock0.inpad[0] (.input at (10,4))                                                      0.000     0.000
| (intra 'io' routing)                                                                  0.779     0.779
| (inter-block routing:global net)                                                      0.000     0.779
| (intra 'clb' routing)                                                                 0.000     0.779
$auto$memory_libmap.cc:2266:execute$3319[3].C[0] (dffre at (5,4))                       0.000     0.779
clock uncertainty                                                                       0.000     0.779
cell hold time                                                                         -0.028     0.751
data required time                                                                                0.751
-------------------------------------------------------------------------------------------------------
data required time                                                                               -0.751
data arrival time                                                                                 1.383
-------------------------------------------------------------------------------------------------------
slack (MET)                                                                                       0.632


#Path 18
Startpoint: $auto$memory_libmap.cc:2266:execute$3319[29].Q[0] (dffre at (5,7) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3319[29].D[0] (dffre at (5,7) clocked by clock0)
Path Type : hold

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock0.inpad[0] (.input at (10,4))                                                       0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$3319[29].C[0] (dffre at (5,7))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                            0.029     0.808
$auto$memory_libmap.cc:2266:execute$3319[29].Q[0] (dffre at (5,7)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                  0.066     0.874
rq_a[29].in[2] (.names at (5,7))                                                         0.000     0.874
| (primitive '.names' combinational delay)                                               0.065     0.939
rq_a[29].out[0] (.names at (5,7))                                                        0.000     0.939
| (intra 'clb' routing)                                                                  0.000     0.939
| (OPIN:67898 side: (RIGHT,) (5,7,0)0))                                                  0.000     0.939
| (CHANY:110318 L4 length:2 (5,7,0)-> (5,8,0))                                           0.119     1.058
| (CHANX:105643 L1 length:1 (5,7,0)-> (5,7,0))                                           0.061     1.119
| (IPIN:67919 side: (TOP,) (5,7,0)0))                                                    0.101     1.220
| (intra 'clb' routing)                                                                  0.165     1.385
$auto$memory_libmap.cc:2266:execute$3319[29].D[0] (dffre at (5,7))                       0.000     1.385
data arrival time                                                                                  1.385

clock clock0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock0.inpad[0] (.input at (10,4))                                                       0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$3319[29].C[0] (dffre at (5,7))                       0.000     0.779
clock uncertainty                                                                        0.000     0.779
cell hold time                                                                          -0.028     0.751
data required time                                                                                 0.751
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.751
data arrival time                                                                                  1.385
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        0.634


#Path 19
Startpoint: $auto$memory_libmap.cc:2266:execute$3319[22].Q[0] (dffre at (3,7) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3319[22].D[0] (dffre at (3,7) clocked by clock0)
Path Type : hold

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock0.inpad[0] (.input at (10,4))                                                       0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$3319[22].C[0] (dffre at (3,7))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                            0.029     0.808
$auto$memory_libmap.cc:2266:execute$3319[22].Q[0] (dffre at (3,7)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                  0.066     0.874
rq_a[22].in[2] (.names at (3,7))                                                         0.000     0.874
| (primitive '.names' combinational delay)                                               0.065     0.939
rq_a[22].out[0] (.names at (3,7))                                                        0.000     0.939
| (intra 'clb' routing)                                                                  0.000     0.939
| (OPIN:67747 side: (RIGHT,) (3,7,0)0))                                                  0.000     0.939
| (CHANY:109102 L4 length:2 (3,7,0)-> (3,8,0))                                           0.119     1.058
| (CHANX:105515 L1 length:1 (3,7,0)-> (3,7,0))                                           0.061     1.119
| (IPIN:67768 side: (TOP,) (3,7,0)0))                                                    0.101     1.220
| (intra 'clb' routing)                                                                  0.165     1.385
$auto$memory_libmap.cc:2266:execute$3319[22].D[0] (dffre at (3,7))                       0.000     1.385
data arrival time                                                                                  1.385

clock clock0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock0.inpad[0] (.input at (10,4))                                                       0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$3319[22].C[0] (dffre at (3,7))                       0.000     0.779
clock uncertainty                                                                        0.000     0.779
cell hold time                                                                          -0.028     0.751
data required time                                                                                 0.751
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.751
data arrival time                                                                                  1.385
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        0.634


#Path 20
Startpoint: $auto$memory_libmap.cc:2266:execute$3312[20].Q[0] (dffre at (5,5) clocked by clock1)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3312[20].D[0] (dffre at (5,5) clocked by clock1)
Path Type : hold

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$3312[20].C[0] (dffre at (5,5))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                            0.029     0.808
$auto$memory_libmap.cc:2266:execute$3312[20].Q[0] (dffre at (5,5)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                  0.000     0.808
| (OPIN:53676 side: (TOP,) (5,5,0)0))                                                    0.000     0.808
| (CHANX:104180 L4 length:4 (5,5,0)-> (8,5,0))                                           0.119     0.927
| (CHANY:110141 L1 length:1 (5,5,0)-> (5,5,0))                                           0.061     0.988
| (IPIN:53743 side: (RIGHT,) (5,5,0)0))                                                  0.101     1.089
| (intra 'clb' routing)                                                                  0.066     1.155
rq_b[20].in[2] (.names at (5,5))                                                         0.000     1.155
| (primitive '.names' combinational delay)                                               0.065     1.220
rq_b[20].out[0] (.names at (5,5))                                                        0.000     1.220
| (intra 'clb' routing)                                                                  0.167     1.387
$auto$memory_libmap.cc:2266:execute$3312[20].D[0] (dffre at (5,5))                       0.000     1.387
data arrival time                                                                                  1.387

clock clock1 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$3312[20].C[0] (dffre at (5,5))                       0.000     0.779
clock uncertainty                                                                        0.000     0.779
cell hold time                                                                          -0.028     0.751
data required time                                                                                 0.751
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.751
data arrival time                                                                                  1.387
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        0.636


#Path 21
Startpoint: $auto$memory_libmap.cc:2266:execute$3319[17].Q[0] (dffre at (6,4) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3319[17].D[0] (dffre at (6,4) clocked by clock0)
Path Type : hold

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock0.inpad[0] (.input at (10,4))                                                       0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$3319[17].C[0] (dffre at (6,4))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                            0.029     0.808
$auto$memory_libmap.cc:2266:execute$3319[17].Q[0] (dffre at (6,4)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                  0.000     0.808
| (OPIN:46781 side: (TOP,) (6,4,0)0))                                                    0.000     0.808
| (CHANX:103486 L1 length:1 (6,4,0)-> (6,4,0))                                           0.061     0.869
| (CHANY:110685 L1 length:1 (6,4,0)-> (6,4,0))                                           0.061     0.930
| (IPIN:46835 side: (RIGHT,) (6,4,0)0))                                                  0.101     1.031
| (intra 'clb' routing)                                                                  0.066     1.097
rq_a[17].in[2] (.names at (6,4))                                                         0.000     1.097
| (primitive '.names' combinational delay)                                               0.101     1.198
rq_a[17].out[0] (.names at (6,4))                                                        0.000     1.198
| (intra 'clb' routing)                                                                  0.210     1.408
$auto$memory_libmap.cc:2266:execute$3319[17].D[0] (dffre at (6,4))                       0.000     1.408
data arrival time                                                                                  1.408

clock clock0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock0.inpad[0] (.input at (10,4))                                                       0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$3319[17].C[0] (dffre at (6,4))                       0.000     0.779
clock uncertainty                                                                        0.000     0.779
cell hold time                                                                          -0.028     0.751
data required time                                                                                 0.751
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.751
data arrival time                                                                                  1.408
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        0.657


#Path 22
Startpoint: $auto$memory_libmap.cc:2267:execute$3313.Q[0] (dffre at (5,5) clocked by clock1)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3312[6].D[0] (dffre at (5,5) clocked by clock1)
Path Type : hold

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                0.000     0.000
clock source latency                                                                    0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                       0.000     0.000
| (intra 'io' routing)                                                                  0.779     0.779
| (inter-block routing:global net)                                                      0.000     0.779
| (intra 'clb' routing)                                                                 0.000     0.779
$auto$memory_libmap.cc:2267:execute$3313.C[0] (dffre at (5,5))                          0.000     0.779
| (primitive 'dffre' Tcq_min)                                                           0.029     0.808
$auto$memory_libmap.cc:2267:execute$3313.Q[0] (dffre at (5,5)) [clock-to-output]        0.000     0.808
| (intra 'clb' routing)                                                                 0.000     0.808
| (OPIN:53681 side: (RIGHT,) (5,5,0)0))                                                 0.000     0.808
| (CHANY:110166 L4 length:4 (5,5,0)-> (5,8,0))                                          0.119     0.927
| (CHANX:104163 L1 length:1 (5,5,0)-> (5,5,0))                                          0.061     0.988
| (IPIN:53702 side: (TOP,) (5,5,0)0))                                                   0.101     1.089
| (intra 'clb' routing)                                                                 0.066     1.155
rq_b[6].in[0] (.names at (5,5))                                                         0.000     1.155
| (primitive '.names' combinational delay)                                              0.101     1.256
rq_b[6].out[0] (.names at (5,5))                                                        0.000     1.256
| (intra 'clb' routing)                                                                 0.165     1.421
$auto$memory_libmap.cc:2266:execute$3312[6].D[0] (dffre at (5,5))                       0.000     1.421
data arrival time                                                                                 1.421

clock clock1 (rise edge)                                                                0.000     0.000
clock source latency                                                                    0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                       0.000     0.000
| (intra 'io' routing)                                                                  0.779     0.779
| (inter-block routing:global net)                                                      0.000     0.779
| (intra 'clb' routing)                                                                 0.000     0.779
$auto$memory_libmap.cc:2266:execute$3312[6].C[0] (dffre at (5,5))                       0.000     0.779
clock uncertainty                                                                       0.000     0.779
cell hold time                                                                         -0.028     0.751
data required time                                                                                0.751
-------------------------------------------------------------------------------------------------------
data required time                                                                               -0.751
data arrival time                                                                                 1.421
-------------------------------------------------------------------------------------------------------
slack (MET)                                                                                       0.671


#Path 23
Startpoint: $auto$memory_libmap.cc:2266:execute$3319[8].Q[0] (dffre at (5,4) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3319[8].D[0] (dffre at (5,4) clocked by clock0)
Path Type : hold

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                0.000     0.000
clock source latency                                                                    0.000     0.000
clock0.inpad[0] (.input at (10,4))                                                      0.000     0.000
| (intra 'io' routing)                                                                  0.779     0.779
| (inter-block routing:global net)                                                      0.000     0.779
| (intra 'clb' routing)                                                                 0.000     0.779
$auto$memory_libmap.cc:2266:execute$3319[8].C[0] (dffre at (5,4))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                           0.029     0.808
$auto$memory_libmap.cc:2266:execute$3319[8].Q[0] (dffre at (5,4)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                 0.066     0.874
rq_a[8].in[2] (.names at (5,4))                                                         0.000     0.874
| (primitive '.names' combinational delay)                                              0.101     0.976
rq_a[8].out[0] (.names at (5,4))                                                        0.000     0.976
| (intra 'clb' routing)                                                                 0.000     0.976
| (OPIN:46632 side: (TOP,) (5,4,0)0))                                                   0.000     0.976
| (CHANX:103458 L4 length:4 (5,4,0)-> (8,4,0))                                          0.119     1.094
| (CHANY:109903 L4 length:4 (5,4,0)-> (5,1,0))                                          0.119     1.213
| (IPIN:46698 side: (RIGHT,) (5,4,0)0))                                                 0.101     1.314
| (intra 'clb' routing)                                                                 0.131     1.445
$auto$memory_libmap.cc:2266:execute$3319[8].D[0] (dffre at (5,4))                       0.000     1.445
data arrival time                                                                                 1.445

clock clock0 (rise edge)                                                                0.000     0.000
clock source latency                                                                    0.000     0.000
clock0.inpad[0] (.input at (10,4))                                                      0.000     0.000
| (intra 'io' routing)                                                                  0.779     0.779
| (inter-block routing:global net)                                                      0.000     0.779
| (intra 'clb' routing)                                                                 0.000     0.779
$auto$memory_libmap.cc:2266:execute$3319[8].C[0] (dffre at (5,4))                       0.000     0.779
clock uncertainty                                                                       0.000     0.779
cell hold time                                                                         -0.028     0.751
data required time                                                                                0.751
-------------------------------------------------------------------------------------------------------
data required time                                                                               -0.751
data arrival time                                                                                 1.445
-------------------------------------------------------------------------------------------------------
slack (MET)                                                                                       0.694


#Path 24
Startpoint: $auto$memory_libmap.cc:2266:execute$3319[13].Q[0] (dffre at (5,7) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3319[13].D[0] (dffre at (5,7) clocked by clock0)
Path Type : hold

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock0.inpad[0] (.input at (10,4))                                                       0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$3319[13].C[0] (dffre at (5,7))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                            0.029     0.808
$auto$memory_libmap.cc:2266:execute$3319[13].Q[0] (dffre at (5,7)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                  0.066     0.874
rq_a[13].in[1] (.names at (5,7))                                                         0.000     0.874
| (primitive '.names' combinational delay)                                               0.154     1.029
rq_a[13].out[0] (.names at (5,7))                                                        0.000     1.029
| (intra 'clb' routing)                                                                  0.000     1.029
| (OPIN:67880 side: (TOP,) (5,7,0)0))                                                    0.000     1.029
| (CHANX:105475 L4 length:4 (5,7,0)-> (2,7,0))                                           0.119     1.148
| (IPIN:67918 side: (TOP,) (5,7,0)0))                                                    0.101     1.248
| (intra 'clb' routing)                                                                  0.210     1.458
$auto$memory_libmap.cc:2266:execute$3319[13].D[0] (dffre at (5,7))                       0.000     1.458
data arrival time                                                                                  1.458

clock clock0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock0.inpad[0] (.input at (10,4))                                                       0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$3319[13].C[0] (dffre at (5,7))                       0.000     0.779
clock uncertainty                                                                        0.000     0.779
cell hold time                                                                          -0.028     0.751
data required time                                                                                 0.751
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.751
data arrival time                                                                                  1.458
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        0.707


#Path 25
Startpoint: $auto$memory_libmap.cc:2266:execute$3319[11].Q[0] (dffre at (5,6) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3319[11].D[0] (dffre at (5,6) clocked by clock0)
Path Type : hold

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock0.inpad[0] (.input at (10,4))                                                       0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$3319[11].C[0] (dffre at (5,6))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                            0.029     0.808
$auto$memory_libmap.cc:2266:execute$3319[11].Q[0] (dffre at (5,6)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                  0.066     0.874
rq_a[11].in[2] (.names at (5,6))                                                         0.000     0.874
| (primitive '.names' combinational delay)                                               0.144     1.018
rq_a[11].out[0] (.names at (5,6))                                                        0.000     1.018
| (intra 'clb' routing)                                                                  0.000     1.018
| (OPIN:61219 side: (TOP,) (5,6,0)0))                                                    0.000     1.018
| (CHANX:104749 L4 length:4 (5,6,0)-> (2,6,0))                                           0.119     1.137
| (IPIN:61240 side: (TOP,) (5,6,0)0))                                                    0.101     1.238
| (intra 'clb' routing)                                                                  0.221     1.458
$auto$memory_libmap.cc:2266:execute$3319[11].D[0] (dffre at (5,6))                       0.000     1.458
data arrival time                                                                                  1.458

clock clock0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock0.inpad[0] (.input at (10,4))                                                       0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$3319[11].C[0] (dffre at (5,6))                       0.000     0.779
clock uncertainty                                                                        0.000     0.779
cell hold time                                                                          -0.028     0.751
data required time                                                                                 0.751
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.751
data arrival time                                                                                  1.458
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        0.707


#Path 26
Startpoint: $auto$memory_libmap.cc:2266:execute$3319[18].Q[0] (dffre at (3,7) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3319[18].D[0] (dffre at (3,7) clocked by clock0)
Path Type : hold

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock0.inpad[0] (.input at (10,4))                                                       0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$3319[18].C[0] (dffre at (3,7))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                            0.029     0.808
$auto$memory_libmap.cc:2266:execute$3319[18].Q[0] (dffre at (3,7)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                  0.066     0.874
rq_a[18].in[2] (.names at (3,7))                                                         0.000     0.874
| (primitive '.names' combinational delay)                                               0.154     1.029
rq_a[18].out[0] (.names at (3,7))                                                        0.000     1.029
| (intra 'clb' routing)                                                                  0.000     1.029
| (OPIN:67729 side: (TOP,) (3,7,0)0))                                                    0.000     1.029
| (CHANX:105373 L4 length:3 (3,7,0)-> (1,7,0))                                           0.119     1.148
| (IPIN:67767 side: (TOP,) (3,7,0)0))                                                    0.101     1.248
| (intra 'clb' routing)                                                                  0.210     1.458
$auto$memory_libmap.cc:2266:execute$3319[18].D[0] (dffre at (3,7))                       0.000     1.458
data arrival time                                                                                  1.458

clock clock0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock0.inpad[0] (.input at (10,4))                                                       0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$3319[18].C[0] (dffre at (3,7))                       0.000     0.779
clock uncertainty                                                                        0.000     0.779
cell hold time                                                                          -0.028     0.751
data required time                                                                                 0.751
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.751
data arrival time                                                                                  1.458
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        0.707


#Path 27
Startpoint: $auto$memory_libmap.cc:2266:execute$3319[9].Q[0] (dffre at (5,4) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3319[9].D[0] (dffre at (5,4) clocked by clock0)
Path Type : hold

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                0.000     0.000
clock source latency                                                                    0.000     0.000
clock0.inpad[0] (.input at (10,4))                                                      0.000     0.000
| (intra 'io' routing)                                                                  0.779     0.779
| (inter-block routing:global net)                                                      0.000     0.779
| (intra 'clb' routing)                                                                 0.000     0.779
$auto$memory_libmap.cc:2266:execute$3319[9].C[0] (dffre at (5,4))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                           0.029     0.808
$auto$memory_libmap.cc:2266:execute$3319[9].Q[0] (dffre at (5,4)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                 0.000     0.808
| (OPIN:46636 side: (RIGHT,) (5,4,0)0))                                                 0.000     0.808
| (CHANY:110098 L4 length:4 (5,4,0)-> (5,7,0))                                          0.119     0.927
| (CHANX:103415 L1 length:1 (5,4,0)-> (5,4,0))                                          0.061     0.988
| (IPIN:46669 side: (TOP,) (5,4,0)0))                                                   0.101     1.089
| (intra 'clb' routing)                                                                 0.066     1.155
rq_a[9].in[2] (.names at (5,4))                                                         0.000     1.155
| (primitive '.names' combinational delay)                                              0.144     1.299
rq_a[9].out[0] (.names at (5,4))                                                        0.000     1.299
| (intra 'clb' routing)                                                                 0.165     1.464
$auto$memory_libmap.cc:2266:execute$3319[9].D[0] (dffre at (5,4))                       0.000     1.464
data arrival time                                                                                 1.464

clock clock0 (rise edge)                                                                0.000     0.000
clock source latency                                                                    0.000     0.000
clock0.inpad[0] (.input at (10,4))                                                      0.000     0.000
| (intra 'io' routing)                                                                  0.779     0.779
| (inter-block routing:global net)                                                      0.000     0.779
| (intra 'clb' routing)                                                                 0.000     0.779
$auto$memory_libmap.cc:2266:execute$3319[9].C[0] (dffre at (5,4))                       0.000     0.779
clock uncertainty                                                                       0.000     0.779
cell hold time                                                                         -0.028     0.751
data required time                                                                                0.751
-------------------------------------------------------------------------------------------------------
data required time                                                                               -0.751
data arrival time                                                                                 1.464
-------------------------------------------------------------------------------------------------------
slack (MET)                                                                                       0.713


#Path 28
Startpoint: $auto$memory_libmap.cc:2267:execute$3320.Q[0] (dffre at (3,6) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3319[7].D[0] (dffre at (6,6) clocked by clock0)
Path Type : hold

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                0.000     0.000
clock source latency                                                                    0.000     0.000
clock0.inpad[0] (.input at (10,4))                                                      0.000     0.000
| (intra 'io' routing)                                                                  0.779     0.779
| (inter-block routing:global net)                                                      0.000     0.779
| (intra 'clb' routing)                                                                 0.000     0.779
$auto$memory_libmap.cc:2267:execute$3320.C[0] (dffre at (3,6))                          0.000     0.779
| (primitive 'dffre' Tcq_min)                                                           0.029     0.808
$auto$memory_libmap.cc:2267:execute$3320.Q[0] (dffre at (3,6)) [clock-to-output]        0.000     0.808
| (intra 'clb' routing)                                                                 0.000     0.808
| (OPIN:61069 side: (TOP,) (3,6,0)0))                                                   0.000     0.808
| (CHANX:104798 L4 length:4 (3,6,0)-> (6,6,0))                                          0.119     0.927
| (IPIN:61398 side: (TOP,) (6,6,0)0))                                                   0.101     1.028
| (intra 'clb' routing)                                                                 0.066     1.094
rq_a[7].in[0] (.names at (6,6))                                                         0.000     1.094
| (primitive '.names' combinational delay)                                              0.065     1.159
rq_a[7].out[0] (.names at (6,6))                                                        0.000     1.159
| (intra 'clb' routing)                                                                 0.000     1.159
| (OPIN:61385 side: (RIGHT,) (6,6,0)0))                                                 0.000     1.159
| (CHANY:110819 L1 length:1 (6,6,0)-> (6,6,0))                                          0.061     1.220
| (IPIN:61428 side: (RIGHT,) (6,6,0)0))                                                 0.101     1.321
| (intra 'clb' routing)                                                                 0.210     1.530
$auto$memory_libmap.cc:2266:execute$3319[7].D[0] (dffre at (6,6))                       0.000     1.530
data arrival time                                                                                 1.530

clock clock0 (rise edge)                                                                0.000     0.000
clock source latency                                                                    0.000     0.000
clock0.inpad[0] (.input at (10,4))                                                      0.000     0.000
| (intra 'io' routing)                                                                  0.779     0.779
| (inter-block routing:global net)                                                      0.000     0.779
| (intra 'clb' routing)                                                                 0.000     0.779
$auto$memory_libmap.cc:2266:execute$3319[7].C[0] (dffre at (6,6))                       0.000     0.779
clock uncertainty                                                                       0.000     0.779
cell hold time                                                                         -0.028     0.751
data required time                                                                                0.751
-------------------------------------------------------------------------------------------------------
data required time                                                                               -0.751
data arrival time                                                                                 1.530
-------------------------------------------------------------------------------------------------------
slack (MET)                                                                                       0.780


#Path 29
Startpoint: $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_A2[4] (RS_TDP36K at (7,5) clocked by clock1)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3312[22].D[0] (dffre at (6,5) clocked by clock1)
Path Type : hold

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.779     0.779
| (inter-block routing:global net)                                                                            0.000     0.779
| (intra 'bram' routing)                                                                                      0.000     0.779
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_A2[0] (RS_TDP36K at (7,5))                         0.000     0.779
| (primitive 'RS_TDP36K' Tcq_min)                                                                             0.031     0.810
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_A2[4] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     0.810
| (intra 'bram' routing)                                                                                      0.000     0.810
| (OPIN:54434 side: (TOP,) (7,6,0)0))                                                                         0.000     0.810
| (CHANX:104857 L4 length:4 (7,6,0)-> (4,6,0))                                                                0.119     0.929
| (IPIN:61400 side: (TOP,) (6,6,0)0))                                                                         0.101     1.030
| (intra 'clb' routing)                                                                                       0.066     1.096
rq_b[22].in[1] (.names at (6,6))                                                                              0.000     1.096
| (primitive '.names' combinational delay)                                                                    0.065     1.161
rq_b[22].out[0] (.names at (6,6))                                                                             0.000     1.161
| (intra 'clb' routing)                                                                                       0.000     1.161
| (OPIN:61377 side: (RIGHT,) (6,6,0)0))                                                                       0.000     1.161
| (CHANY:110803 L1 length:1 (6,6,0)-> (6,6,0))                                                                0.061     1.222
| (CHANX:104079 L4 length:4 (6,5,0)-> (3,5,0))                                                                0.119     1.341
| (IPIN:53848 side: (TOP,) (6,5,0)0))                                                                         0.101     1.442
| (intra 'clb' routing)                                                                                       0.131     1.573
$auto$memory_libmap.cc:2266:execute$3312[22].D[0] (dffre at (6,5))                                            0.000     1.573
data arrival time                                                                                                       1.573

clock clock1 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.779     0.779
| (inter-block routing:global net)                                                                            0.000     0.779
| (intra 'clb' routing)                                                                                       0.000     0.779
$auto$memory_libmap.cc:2266:execute$3312[22].C[0] (dffre at (6,5))                                            0.000     0.779
clock uncertainty                                                                                             0.000     0.779
cell hold time                                                                                               -0.028     0.751
data required time                                                                                                      0.751
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -0.751
data arrival time                                                                                                       1.573
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             0.822


#Path 30
Startpoint: $auto$memory_libmap.cc:2267:execute$3313.Q[0] (dffre at (5,5) clocked by clock1)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3312[1].D[0] (dffre at (6,3) clocked by clock1)
Path Type : hold

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                0.000     0.000
clock source latency                                                                    0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                       0.000     0.000
| (intra 'io' routing)                                                                  0.779     0.779
| (inter-block routing:global net)                                                      0.000     0.779
| (intra 'clb' routing)                                                                 0.000     0.779
$auto$memory_libmap.cc:2267:execute$3313.C[0] (dffre at (5,5))                          0.000     0.779
| (primitive 'dffre' Tcq_min)                                                           0.029     0.808
$auto$memory_libmap.cc:2267:execute$3313.Q[0] (dffre at (5,5)) [clock-to-output]        0.000     0.808
| (intra 'clb' routing)                                                                 0.000     0.808
| (OPIN:53681 side: (RIGHT,) (5,5,0)0))                                                 0.000     0.808
| (CHANY:110135 L1 length:1 (5,5,0)-> (5,5,0))                                          0.061     0.869
| (CHANX:103480 L1 length:1 (6,4,0)-> (6,4,0))                                          0.061     0.930
| (IPIN:46805 side: (TOP,) (6,4,0)0))                                                   0.101     1.031
| (intra 'clb' routing)                                                                 0.066     1.097
rq_b[1].in[0] (.names at (6,4))                                                         0.000     1.097
| (primitive '.names' combinational delay)                                              0.101     1.198
rq_b[1].out[0] (.names at (6,4))                                                        0.000     1.198
| (intra 'clb' routing)                                                                 0.000     1.198
| (OPIN:46789 side: (RIGHT,) (6,4,0)0))                                                 0.000     1.198
| (CHANY:110447 L4 length:4 (6,4,0)-> (6,1,0))                                          0.119     1.317
| (CHANX:102755 L1 length:1 (6,3,0)-> (6,3,0))                                          0.061     1.378
| (IPIN:40144 side: (TOP,) (6,3,0)0))                                                   0.101     1.479
| (intra 'clb' routing)                                                                 0.131     1.610
$auto$memory_libmap.cc:2266:execute$3312[1].D[0] (dffre at (6,3))                       0.000     1.610
data arrival time                                                                                 1.610

clock clock1 (rise edge)                                                                0.000     0.000
clock source latency                                                                    0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                       0.000     0.000
| (intra 'io' routing)                                                                  0.779     0.779
| (inter-block routing:global net)                                                      0.000     0.779
| (intra 'clb' routing)                                                                 0.000     0.779
$auto$memory_libmap.cc:2266:execute$3312[1].C[0] (dffre at (6,3))                       0.000     0.779
clock uncertainty                                                                       0.000     0.779
cell hold time                                                                         -0.028     0.751
data required time                                                                                0.751
-------------------------------------------------------------------------------------------------------
data required time                                                                               -0.751
data arrival time                                                                                 1.610
-------------------------------------------------------------------------------------------------------
slack (MET)                                                                                       0.859


#Path 31
Startpoint: $auto$memory_libmap.cc:2267:execute$3313.Q[0] (dffre at (5,5) clocked by clock1)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3312[14].D[0] (dffre at (6,3) clocked by clock1)
Path Type : hold

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2267:execute$3313.C[0] (dffre at (5,5))                           0.000     0.779
| (primitive 'dffre' Tcq_min)                                                            0.029     0.808
$auto$memory_libmap.cc:2267:execute$3313.Q[0] (dffre at (5,5)) [clock-to-output]         0.000     0.808
| (intra 'clb' routing)                                                                  0.000     0.808
| (OPIN:53681 side: (RIGHT,) (5,5,0)0))                                                  0.000     0.808
| (CHANY:110135 L1 length:1 (5,5,0)-> (5,5,0))                                           0.061     0.869
| (CHANX:103480 L1 length:1 (6,4,0)-> (6,4,0))                                           0.061     0.930
| (IPIN:46805 side: (TOP,) (6,4,0)0))                                                    0.101     1.031
| (intra 'clb' routing)                                                                  0.066     1.097
rq_b[14].in[0] (.names at (6,4))                                                         0.000     1.097
| (primitive '.names' combinational delay)                                               0.065     1.162
rq_b[14].out[0] (.names at (6,4))                                                        0.000     1.162
| (intra 'clb' routing)                                                                  0.000     1.162
| (OPIN:46796 side: (RIGHT,) (6,4,0)0))                                                  0.000     1.162
| (CHANY:110439 L4 length:4 (6,4,0)-> (6,1,0))                                           0.119     1.281
| (CHANX:102749 L1 length:1 (6,3,0)-> (6,3,0))                                           0.061     1.342
| (IPIN:40141 side: (TOP,) (6,3,0)0))                                                    0.101     1.442
| (intra 'clb' routing)                                                                  0.167     1.610
$auto$memory_libmap.cc:2266:execute$3312[14].D[0] (dffre at (6,3))                       0.000     1.610
data arrival time                                                                                  1.610

clock clock1 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$3312[14].C[0] (dffre at (6,3))                       0.000     0.779
clock uncertainty                                                                        0.000     0.779
cell hold time                                                                          -0.028     0.751
data required time                                                                                 0.751
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.751
data arrival time                                                                                  1.610
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        0.859


#Path 32
Startpoint: $auto$memory_libmap.cc:2267:execute$3313.Q[0] (dffre at (5,5) clocked by clock1)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3312[15].D[0] (dffre at (6,3) clocked by clock1)
Path Type : hold

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2267:execute$3313.C[0] (dffre at (5,5))                           0.000     0.779
| (primitive 'dffre' Tcq_min)                                                            0.029     0.808
$auto$memory_libmap.cc:2267:execute$3313.Q[0] (dffre at (5,5)) [clock-to-output]         0.000     0.808
| (intra 'clb' routing)                                                                  0.000     0.808
| (OPIN:53681 side: (RIGHT,) (5,5,0)0))                                                  0.000     0.808
| (CHANY:110135 L1 length:1 (5,5,0)-> (5,5,0))                                           0.061     0.869
| (CHANX:103480 L1 length:1 (6,4,0)-> (6,4,0))                                           0.061     0.930
| (IPIN:46805 side: (TOP,) (6,4,0)0))                                                    0.101     1.031
| (intra 'clb' routing)                                                                  0.066     1.097
rq_b[15].in[0] (.names at (6,4))                                                         0.000     1.097
| (primitive '.names' combinational delay)                                               0.065     1.162
rq_b[15].out[0] (.names at (6,4))                                                        0.000     1.162
| (intra 'clb' routing)                                                                  0.000     1.162
| (OPIN:46795 side: (RIGHT,) (6,4,0)0))                                                  0.000     1.162
| (CHANY:110431 L4 length:4 (6,4,0)-> (6,1,0))                                           0.119     1.281
| (CHANY:110615 L1 length:1 (6,3,0)-> (6,3,0))                                           0.061     1.342
| (IPIN:40166 side: (RIGHT,) (6,3,0)0))                                                  0.101     1.442
| (intra 'clb' routing)                                                                  0.167     1.610
$auto$memory_libmap.cc:2266:execute$3312[15].D[0] (dffre at (6,3))                       0.000     1.610
data arrival time                                                                                  1.610

clock clock1 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$3312[15].C[0] (dffre at (6,3))                       0.000     0.779
clock uncertainty                                                                        0.000     0.779
cell hold time                                                                          -0.028     0.751
data required time                                                                                 0.751
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.751
data arrival time                                                                                  1.610
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        0.859


#Path 33
Startpoint: $auto$memory_libmap.cc:2267:execute$3313.Q[0] (dffre at (5,5) clocked by clock1)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3312[8].D[0] (dffre at (6,3) clocked by clock1)
Path Type : hold

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                0.000     0.000
clock source latency                                                                    0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                       0.000     0.000
| (intra 'io' routing)                                                                  0.779     0.779
| (inter-block routing:global net)                                                      0.000     0.779
| (intra 'clb' routing)                                                                 0.000     0.779
$auto$memory_libmap.cc:2267:execute$3313.C[0] (dffre at (5,5))                          0.000     0.779
| (primitive 'dffre' Tcq_min)                                                           0.029     0.808
$auto$memory_libmap.cc:2267:execute$3313.Q[0] (dffre at (5,5)) [clock-to-output]        0.000     0.808
| (intra 'clb' routing)                                                                 0.000     0.808
| (OPIN:53681 side: (RIGHT,) (5,5,0)0))                                                 0.000     0.808
| (CHANY:110135 L1 length:1 (5,5,0)-> (5,5,0))                                          0.061     0.869
| (CHANX:103480 L1 length:1 (6,4,0)-> (6,4,0))                                          0.061     0.930
| (IPIN:46805 side: (TOP,) (6,4,0)0))                                                   0.101     1.031
| (intra 'clb' routing)                                                                 0.066     1.097
rq_b[8].in[0] (.names at (6,4))                                                         0.000     1.097
| (primitive '.names' combinational delay)                                              0.101     1.198
rq_b[8].out[0] (.names at (6,4))                                                        0.000     1.198
| (intra 'clb' routing)                                                                 0.000     1.198
| (OPIN:46793 side: (RIGHT,) (6,4,0)0))                                                 0.000     1.198
| (CHANY:110479 L4 length:4 (6,4,0)-> (6,1,0))                                          0.119     1.317
| (IPIN:40168 side: (RIGHT,) (6,3,0)0))                                                 0.101     1.418
| (intra 'clb' routing)                                                                 0.210     1.628
$auto$memory_libmap.cc:2266:execute$3312[8].D[0] (dffre at (6,3))                       0.000     1.628
data arrival time                                                                                 1.628

clock clock1 (rise edge)                                                                0.000     0.000
clock source latency                                                                    0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                       0.000     0.000
| (intra 'io' routing)                                                                  0.779     0.779
| (inter-block routing:global net)                                                      0.000     0.779
| (intra 'clb' routing)                                                                 0.000     0.779
$auto$memory_libmap.cc:2266:execute$3312[8].C[0] (dffre at (6,3))                       0.000     0.779
clock uncertainty                                                                       0.000     0.779
cell hold time                                                                         -0.028     0.751
data required time                                                                                0.751
-------------------------------------------------------------------------------------------------------
data required time                                                                               -0.751
data arrival time                                                                                 1.628
-------------------------------------------------------------------------------------------------------
slack (MET)                                                                                       0.877


#Path 34
Startpoint: $auto$memory_libmap.cc:2266:execute$3319[23].Q[0] (dffre at (3,7) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3319[23].D[0] (dffre at (3,7) clocked by clock0)
Path Type : hold

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock0.inpad[0] (.input at (10,4))                                                       0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$3319[23].C[0] (dffre at (3,7))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                            0.029     0.808
$auto$memory_libmap.cc:2266:execute$3319[23].Q[0] (dffre at (3,7)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                  0.066     0.874
rq_a[23].in[2] (.names at (3,7))                                                         0.000     0.874
| (primitive '.names' combinational delay)                                               0.101     0.976
rq_a[23].out[0] (.names at (3,7))                                                        0.000     0.976
| (intra 'clb' routing)                                                                  0.000     0.976
| (OPIN:67738 side: (TOP,) (3,7,0)0))                                                    0.000     0.976
| (CHANX:105508 L1 length:1 (3,7,0)-> (3,7,0))                                           0.061     1.036
| (CHANY:109059 L1 length:1 (3,7,0)-> (3,7,0))                                           0.061     1.097
| (CHANX:104621 L4 length:3 (3,6,0)-> (1,6,0))                                           0.119     1.216
| (CHANY:107242 L1 length:1 (0,7,0)-> (0,7,0))                                           0.061     1.277
| (CHANX:105394 L4 length:3 (1,7,0)-> (3,7,0))                                           0.119     1.396
| (IPIN:67758 side: (TOP,) (3,7,0)0))                                                    0.101     1.497
| (intra 'clb' routing)                                                                  0.131     1.628
$auto$memory_libmap.cc:2266:execute$3319[23].D[0] (dffre at (3,7))                       0.000     1.628
data arrival time                                                                                  1.628

clock clock0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock0.inpad[0] (.input at (10,4))                                                       0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$3319[23].C[0] (dffre at (3,7))                       0.000     0.779
clock uncertainty                                                                        0.000     0.779
cell hold time                                                                          -0.028     0.751
data required time                                                                                 0.751
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.751
data arrival time                                                                                  1.628
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        0.877


#Path 35
Startpoint: $auto$memory_libmap.cc:2267:execute$3313.Q[0] (dffre at (5,5) clocked by clock1)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3312[25].D[0] (dffre at (6,3) clocked by clock1)
Path Type : hold

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2267:execute$3313.C[0] (dffre at (5,5))                           0.000     0.779
| (primitive 'dffre' Tcq_min)                                                            0.029     0.808
$auto$memory_libmap.cc:2267:execute$3313.Q[0] (dffre at (5,5)) [clock-to-output]         0.000     0.808
| (intra 'clb' routing)                                                                  0.000     0.808
| (OPIN:53681 side: (RIGHT,) (5,5,0)0))                                                  0.000     0.808
| (CHANY:110135 L1 length:1 (5,5,0)-> (5,5,0))                                           0.061     0.869
| (CHANX:103480 L1 length:1 (6,4,0)-> (6,4,0))                                           0.061     0.930
| (IPIN:46805 side: (TOP,) (6,4,0)0))                                                    0.101     1.031
| (intra 'clb' routing)                                                                  0.066     1.097
rq_b[25].in[0] (.names at (6,4))                                                         0.000     1.097
| (primitive '.names' combinational delay)                                               0.065     1.162
rq_b[25].out[0] (.names at (6,4))                                                        0.000     1.162
| (intra 'clb' routing)                                                                  0.000     1.162
| (OPIN:46787 side: (RIGHT,) (6,4,0)0))                                                  0.000     1.162
| (CHANY:110495 L4 length:4 (6,4,0)-> (6,1,0))                                           0.119     1.281
| (CHANX:102599 L4 length:4 (6,3,0)-> (3,3,0))                                           0.119     1.400
| (IPIN:40139 side: (TOP,) (6,3,0)0))                                                    0.101     1.500
| (intra 'clb' routing)                                                                  0.131     1.632
$auto$memory_libmap.cc:2266:execute$3312[25].D[0] (dffre at (6,3))                       0.000     1.632
data arrival time                                                                                  1.632

clock clock1 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$3312[25].C[0] (dffre at (6,3))                       0.000     0.779
clock uncertainty                                                                        0.000     0.779
cell hold time                                                                          -0.028     0.751
data required time                                                                                 0.751
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.751
data arrival time                                                                                  1.632
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        0.881


#Path 36
Startpoint: $auto$memory_libmap.cc:2267:execute$3313.Q[0] (dffre at (5,5) clocked by clock1)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3312[33].D[0] (dffre at (6,5) clocked by clock1)
Path Type : hold

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2267:execute$3313.C[0] (dffre at (5,5))                           0.000     0.779
| (primitive 'dffre' Tcq_min)                                                            0.029     0.808
$auto$memory_libmap.cc:2267:execute$3313.Q[0] (dffre at (5,5)) [clock-to-output]         0.000     0.808
| (intra 'clb' routing)                                                                  0.000     0.808
| (OPIN:53681 side: (RIGHT,) (5,5,0)0))                                                  0.000     0.808
| (CHANY:110166 L4 length:4 (5,5,0)-> (5,8,0))                                           0.119     0.927
| (CHANX:104901 L1 length:1 (5,6,0)-> (5,6,0))                                           0.061     0.988
| (IPIN:61250 side: (TOP,) (5,6,0)0))                                                    0.101     1.089
| (intra 'clb' routing)                                                                  0.066     1.155
rq_b[33].in[0] (.names at (5,6))                                                         0.000     1.155
| (primitive '.names' combinational delay)                                               0.065     1.220
rq_b[33].out[0] (.names at (5,6))                                                        0.000     1.220
| (intra 'clb' routing)                                                                  0.000     1.220
| (OPIN:61216 side: (TOP,) (5,6,0)0))                                                    0.000     1.220
| (CHANX:104886 L1 length:1 (5,6,0)-> (5,6,0))                                           0.061     1.281
| (CHANY:110197 L1 length:1 (5,6,0)-> (5,6,0))                                           0.061     1.342
| (CHANX:104214 L1 length:1 (6,5,0)-> (6,5,0))                                           0.061     1.403
| (IPIN:53847 side: (TOP,) (6,5,0)0))                                                    0.101     1.503
| (intra 'clb' routing)                                                                  0.131     1.635
$auto$memory_libmap.cc:2266:execute$3312[33].D[0] (dffre at (6,5))                       0.000     1.635
data arrival time                                                                                  1.635

clock clock1 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$3312[33].C[0] (dffre at (6,5))                       0.000     0.779
clock uncertainty                                                                        0.000     0.779
cell hold time                                                                          -0.028     0.751
data required time                                                                                 0.751
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.751
data arrival time                                                                                  1.635
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        0.884


#Path 37
Startpoint: $auto$memory_libmap.cc:2266:execute$3319[20].Q[0] (dffre at (3,7) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3319[20].D[0] (dffre at (3,7) clocked by clock0)
Path Type : hold

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock0.inpad[0] (.input at (10,4))                                                       0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$3319[20].C[0] (dffre at (3,7))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                            0.029     0.808
$auto$memory_libmap.cc:2266:execute$3319[20].Q[0] (dffre at (3,7)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                  0.000     0.808
| (OPIN:67749 side: (RIGHT,) (3,7,0)0))                                                  0.000     0.808
| (CHANY:109058 L1 length:1 (3,7,0)-> (3,7,0))                                           0.061     0.869
| (CHANX:105509 L1 length:1 (3,7,0)-> (3,7,0))                                           0.061     0.930
| (IPIN:67765 side: (TOP,) (3,7,0)0))                                                    0.101     1.031
| (intra 'clb' routing)                                                                  0.066     1.097
rq_a[20].in[2] (.names at (3,7))                                                         0.000     1.097
| (primitive '.names' combinational delay)                                               0.154     1.251
rq_a[20].out[0] (.names at (3,7))                                                        0.000     1.251
| (intra 'clb' routing)                                                                  0.000     1.251
| (OPIN:67750 side: (RIGHT,) (3,7,0)0))                                                  0.000     1.251
| (CHANY:109060 L1 length:1 (3,7,0)-> (3,7,0))                                           0.061     1.312
| (CHANX:105511 L1 length:1 (3,7,0)-> (3,7,0))                                           0.061     1.373
| (IPIN:67766 side: (TOP,) (3,7,0)0))                                                    0.101     1.474
| (intra 'clb' routing)                                                                  0.167     1.641
$auto$memory_libmap.cc:2266:execute$3319[20].D[0] (dffre at (3,7))                       0.000     1.641
data arrival time                                                                                  1.641

clock clock0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock0.inpad[0] (.input at (10,4))                                                       0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$3319[20].C[0] (dffre at (3,7))                       0.000     0.779
clock uncertainty                                                                        0.000     0.779
cell hold time                                                                          -0.028     0.751
data required time                                                                                 0.751
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.751
data arrival time                                                                                  1.641
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        0.891


#Path 38
Startpoint: $auto$memory_libmap.cc:2267:execute$3313.Q[0] (dffre at (5,5) clocked by clock1)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3312[5].D[0] (dffre at (6,5) clocked by clock1)
Path Type : hold

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                0.000     0.000
clock source latency                                                                    0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                       0.000     0.000
| (intra 'io' routing)                                                                  0.779     0.779
| (inter-block routing:global net)                                                      0.000     0.779
| (intra 'clb' routing)                                                                 0.000     0.779
$auto$memory_libmap.cc:2267:execute$3313.C[0] (dffre at (5,5))                          0.000     0.779
| (primitive 'dffre' Tcq_min)                                                           0.029     0.808
$auto$memory_libmap.cc:2267:execute$3313.Q[0] (dffre at (5,5)) [clock-to-output]        0.000     0.808
| (intra 'clb' routing)                                                                 0.000     0.808
| (OPIN:53681 side: (RIGHT,) (5,5,0)0))                                                 0.000     0.808
| (CHANY:110166 L4 length:4 (5,5,0)-> (5,8,0))                                          0.119     0.927
| (CHANX:104901 L1 length:1 (5,6,0)-> (5,6,0))                                          0.061     0.988
| (IPIN:61250 side: (TOP,) (5,6,0)0))                                                   0.101     1.089
| (intra 'clb' routing)                                                                 0.066     1.155
rq_b[5].in[0] (.names at (5,6))                                                         0.000     1.155
| (primitive '.names' combinational delay)                                              0.101     1.256
rq_b[5].out[0] (.names at (5,6))                                                        0.000     1.256
| (intra 'clb' routing)                                                                 0.000     1.256
| (OPIN:61229 side: (RIGHT,) (5,6,0)0))                                                 0.000     1.256
| (CHANY:110201 L1 length:1 (5,6,0)-> (5,6,0))                                          0.061     1.317
| (CHANX:104218 L1 length:1 (6,5,0)-> (6,5,0))                                          0.061     1.378
| (IPIN:53865 side: (TOP,) (6,5,0)0))                                                   0.101     1.479
| (intra 'clb' routing)                                                                 0.165     1.644
$auto$memory_libmap.cc:2266:execute$3312[5].D[0] (dffre at (6,5))                       0.000     1.644
data arrival time                                                                                 1.644

clock clock1 (rise edge)                                                                0.000     0.000
clock source latency                                                                    0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                       0.000     0.000
| (intra 'io' routing)                                                                  0.779     0.779
| (inter-block routing:global net)                                                      0.000     0.779
| (intra 'clb' routing)                                                                 0.000     0.779
$auto$memory_libmap.cc:2266:execute$3312[5].C[0] (dffre at (6,5))                       0.000     0.779
clock uncertainty                                                                       0.000     0.779
cell hold time                                                                         -0.028     0.751
data required time                                                                                0.751
-------------------------------------------------------------------------------------------------------
data required time                                                                               -0.751
data arrival time                                                                                 1.644
-------------------------------------------------------------------------------------------------------
slack (MET)                                                                                       0.893


#Path 39
Startpoint: $auto$memory_libmap.cc:2267:execute$3313.Q[0] (dffre at (5,5) clocked by clock1)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3312[13].D[0] (dffre at (6,3) clocked by clock1)
Path Type : hold

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2267:execute$3313.C[0] (dffre at (5,5))                           0.000     0.779
| (primitive 'dffre' Tcq_min)                                                            0.029     0.808
$auto$memory_libmap.cc:2267:execute$3313.Q[0] (dffre at (5,5)) [clock-to-output]         0.000     0.808
| (intra 'clb' routing)                                                                  0.000     0.808
| (OPIN:53681 side: (RIGHT,) (5,5,0)0))                                                  0.000     0.808
| (CHANY:110135 L1 length:1 (5,5,0)-> (5,5,0))                                           0.061     0.869
| (CHANX:103480 L1 length:1 (6,4,0)-> (6,4,0))                                           0.061     0.930
| (IPIN:46805 side: (TOP,) (6,4,0)0))                                                    0.101     1.031
| (intra 'clb' routing)                                                                  0.066     1.097
rq_b[13].in[0] (.names at (6,4))                                                         0.000     1.097
| (primitive '.names' combinational delay)                                               0.065     1.162
rq_b[13].out[0] (.names at (6,4))                                                        0.000     1.162
| (intra 'clb' routing)                                                                  0.000     1.162
| (OPIN:46774 side: (TOP,) (6,4,0)0))                                                    0.000     1.162
| (CHANX:103472 L1 length:1 (6,4,0)-> (6,4,0))                                           0.061     1.223
| (CHANY:110543 L4 length:4 (6,4,0)-> (6,1,0))                                           0.119     1.342
| (IPIN:40176 side: (RIGHT,) (6,3,0)0))                                                  0.101     1.442
| (intra 'clb' routing)                                                                  0.221     1.663
$auto$memory_libmap.cc:2266:execute$3312[13].D[0] (dffre at (6,3))                       0.000     1.663
data arrival time                                                                                  1.663

clock clock1 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$3312[13].C[0] (dffre at (6,3))                       0.000     0.779
clock uncertainty                                                                        0.000     0.779
cell hold time                                                                          -0.028     0.751
data required time                                                                                 0.751
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.751
data arrival time                                                                                  1.663
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        0.912


#Path 40
Startpoint: $auto$memory_libmap.cc:2266:execute$3319[5].Q[0] (dffre at (6,6) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3319[5].D[0] (dffre at (6,6) clocked by clock0)
Path Type : hold

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                0.000     0.000
clock source latency                                                                    0.000     0.000
clock0.inpad[0] (.input at (10,4))                                                      0.000     0.000
| (intra 'io' routing)                                                                  0.779     0.779
| (inter-block routing:global net)                                                      0.000     0.779
| (intra 'clb' routing)                                                                 0.000     0.779
$auto$memory_libmap.cc:2266:execute$3319[5].C[0] (dffre at (6,6))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                           0.029     0.808
$auto$memory_libmap.cc:2266:execute$3319[5].Q[0] (dffre at (6,6)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                 0.066     0.874
rq_a[5].in[2] (.names at (6,6))                                                         0.000     0.874
| (primitive '.names' combinational delay)                                              0.065     0.939
rq_a[5].out[0] (.names at (6,6))                                                        0.000     0.939
| (intra 'clb' routing)                                                                 0.000     0.939
| (OPIN:61383 side: (RIGHT,) (6,6,0)0))                                                 0.000     0.939
| (CHANY:110846 L4 length:3 (6,6,0)-> (6,8,0))                                          0.119     1.058
| (CHANX:105533 L4 length:4 (6,7,0)-> (3,7,0))                                          0.119     1.177
| (CHANY:110101 L4 length:4 (5,7,0)-> (5,4,0))                                          0.119     1.296
| (CHANX:104956 L1 length:1 (6,6,0)-> (6,6,0))                                          0.061     1.357
| (IPIN:61413 side: (TOP,) (6,6,0)0))                                                   0.101     1.458
| (intra 'clb' routing)                                                                 0.210     1.668
$auto$memory_libmap.cc:2266:execute$3319[5].D[0] (dffre at (6,6))                       0.000     1.668
data arrival time                                                                                 1.668

clock clock0 (rise edge)                                                                0.000     0.000
clock source latency                                                                    0.000     0.000
clock0.inpad[0] (.input at (10,4))                                                      0.000     0.000
| (intra 'io' routing)                                                                  0.779     0.779
| (inter-block routing:global net)                                                      0.000     0.779
| (intra 'clb' routing)                                                                 0.000     0.779
$auto$memory_libmap.cc:2266:execute$3319[5].C[0] (dffre at (6,6))                       0.000     0.779
clock uncertainty                                                                       0.000     0.779
cell hold time                                                                         -0.028     0.751
data required time                                                                                0.751
-------------------------------------------------------------------------------------------------------
data required time                                                                               -0.751
data arrival time                                                                                 1.668
-------------------------------------------------------------------------------------------------------
slack (MET)                                                                                       0.917


#Path 41
Startpoint: $auto$memory_libmap.cc:2267:execute$3313.Q[0] (dffre at (5,5) clocked by clock1)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3312[30].D[0] (dffre at (6,3) clocked by clock1)
Path Type : hold

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2267:execute$3313.C[0] (dffre at (5,5))                           0.000     0.779
| (primitive 'dffre' Tcq_min)                                                            0.029     0.808
$auto$memory_libmap.cc:2267:execute$3313.Q[0] (dffre at (5,5)) [clock-to-output]         0.000     0.808
| (intra 'clb' routing)                                                                  0.000     0.808
| (OPIN:53681 side: (RIGHT,) (5,5,0)0))                                                  0.000     0.808
| (CHANY:110135 L1 length:1 (5,5,0)-> (5,5,0))                                           0.061     0.869
| (CHANX:103480 L1 length:1 (6,4,0)-> (6,4,0))                                           0.061     0.930
| (IPIN:46805 side: (TOP,) (6,4,0)0))                                                    0.101     1.031
| (intra 'clb' routing)                                                                  0.066     1.097
rq_b[30].in[0] (.names at (6,4))                                                         0.000     1.097
| (primitive '.names' combinational delay)                                               0.065     1.162
rq_b[30].out[0] (.names at (6,4))                                                        0.000     1.162
| (intra 'clb' routing)                                                                  0.000     1.162
| (OPIN:46786 side: (RIGHT,) (6,4,0)0))                                                  0.000     1.162
| (CHANY:110487 L4 length:4 (6,4,0)-> (6,1,0))                                           0.119     1.281
| (CHANX:102593 L4 length:4 (6,3,0)-> (3,3,0))                                           0.119     1.400
| (IPIN:40135 side: (TOP,) (6,3,0)0))                                                    0.101     1.500
| (intra 'clb' routing)                                                                  0.167     1.668
$auto$memory_libmap.cc:2266:execute$3312[30].D[0] (dffre at (6,3))                       0.000     1.668
data arrival time                                                                                  1.668

clock clock1 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$3312[30].C[0] (dffre at (6,3))                       0.000     0.779
clock uncertainty                                                                        0.000     0.779
cell hold time                                                                          -0.028     0.751
data required time                                                                                 0.751
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.751
data arrival time                                                                                  1.668
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        0.917


#Path 42
Startpoint: $auto$memory_libmap.cc:2267:execute$3313.Q[0] (dffre at (5,5) clocked by clock1)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3312[12].D[0] (dffre at (6,3) clocked by clock1)
Path Type : hold

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2267:execute$3313.C[0] (dffre at (5,5))                           0.000     0.779
| (primitive 'dffre' Tcq_min)                                                            0.029     0.808
$auto$memory_libmap.cc:2267:execute$3313.Q[0] (dffre at (5,5)) [clock-to-output]         0.000     0.808
| (intra 'clb' routing)                                                                  0.000     0.808
| (OPIN:53681 side: (RIGHT,) (5,5,0)0))                                                  0.000     0.808
| (CHANY:110135 L1 length:1 (5,5,0)-> (5,5,0))                                           0.061     0.869
| (CHANX:103480 L1 length:1 (6,4,0)-> (6,4,0))                                           0.061     0.930
| (IPIN:46805 side: (TOP,) (6,4,0)0))                                                    0.101     1.031
| (intra 'clb' routing)                                                                  0.066     1.097
rq_b[12].in[0] (.names at (6,4))                                                         0.000     1.097
| (primitive '.names' combinational delay)                                               0.065     1.162
rq_b[12].out[0] (.names at (6,4))                                                        0.000     1.162
| (intra 'clb' routing)                                                                  0.000     1.162
| (OPIN:46775 side: (TOP,) (6,4,0)0))                                                    0.000     1.162
| (CHANX:103475 L1 length:1 (6,4,0)-> (6,4,0))                                           0.061     1.223
| (CHANY:109919 L4 length:4 (5,4,0)-> (5,1,0))                                           0.119     1.342
| (CHANX:102750 L1 length:1 (6,3,0)-> (6,3,0))                                           0.061     1.403
| (IPIN:40142 side: (TOP,) (6,3,0)0))                                                    0.101     1.503
| (intra 'clb' routing)                                                                  0.167     1.671
$auto$memory_libmap.cc:2266:execute$3312[12].D[0] (dffre at (6,3))                       0.000     1.671
data arrival time                                                                                  1.671

clock clock1 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$3312[12].C[0] (dffre at (6,3))                       0.000     0.779
clock uncertainty                                                                        0.000     0.779
cell hold time                                                                          -0.028     0.751
data required time                                                                                 0.751
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.751
data arrival time                                                                                  1.671
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        0.920


#Path 43
Startpoint: $auto$memory_libmap.cc:2267:execute$3313.Q[0] (dffre at (5,5) clocked by clock1)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3312[0].D[0] (dffre at (6,3) clocked by clock1)
Path Type : hold

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                0.000     0.000
clock source latency                                                                    0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                       0.000     0.000
| (intra 'io' routing)                                                                  0.779     0.779
| (inter-block routing:global net)                                                      0.000     0.779
| (intra 'clb' routing)                                                                 0.000     0.779
$auto$memory_libmap.cc:2267:execute$3313.C[0] (dffre at (5,5))                          0.000     0.779
| (primitive 'dffre' Tcq_min)                                                           0.029     0.808
$auto$memory_libmap.cc:2267:execute$3313.Q[0] (dffre at (5,5)) [clock-to-output]        0.000     0.808
| (intra 'clb' routing)                                                                 0.000     0.808
| (OPIN:53681 side: (RIGHT,) (5,5,0)0))                                                 0.000     0.808
| (CHANY:110135 L1 length:1 (5,5,0)-> (5,5,0))                                          0.061     0.869
| (CHANX:103480 L1 length:1 (6,4,0)-> (6,4,0))                                          0.061     0.930
| (IPIN:46805 side: (TOP,) (6,4,0)0))                                                   0.101     1.031
| (intra 'clb' routing)                                                                 0.066     1.097
rq_b[0].in[0] (.names at (6,4))                                                         0.000     1.097
| (primitive '.names' combinational delay)                                              0.101     1.198
rq_b[0].out[0] (.names at (6,4))                                                        0.000     1.198
| (intra 'clb' routing)                                                                 0.000     1.198
| (OPIN:46790 side: (RIGHT,) (6,4,0)0))                                                 0.000     1.198
| (CHANY:110681 L1 length:1 (6,4,0)-> (6,4,0))                                          0.061     1.259
| (CHANX:102601 L4 length:4 (6,3,0)-> (3,3,0))                                          0.119     1.378
| (IPIN:40143 side: (TOP,) (6,3,0)0))                                                   0.101     1.479
| (intra 'clb' routing)                                                                 0.221     1.699
$auto$memory_libmap.cc:2266:execute$3312[0].D[0] (dffre at (6,3))                       0.000     1.699
data arrival time                                                                                 1.699

clock clock1 (rise edge)                                                                0.000     0.000
clock source latency                                                                    0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                       0.000     0.000
| (intra 'io' routing)                                                                  0.779     0.779
| (inter-block routing:global net)                                                      0.000     0.779
| (intra 'clb' routing)                                                                 0.000     0.779
$auto$memory_libmap.cc:2266:execute$3312[0].C[0] (dffre at (6,3))                       0.000     0.779
clock uncertainty                                                                       0.000     0.779
cell hold time                                                                         -0.028     0.751
data required time                                                                                0.751
-------------------------------------------------------------------------------------------------------
data required time                                                                               -0.751
data arrival time                                                                                 1.699
-------------------------------------------------------------------------------------------------------
slack (MET)                                                                                       0.949


#Path 44
Startpoint: $auto$memory_libmap.cc:2266:execute$3319[27].Q[0] (dffre at (5,7) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3319[27].D[0] (dffre at (5,7) clocked by clock0)
Path Type : hold

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock0.inpad[0] (.input at (10,4))                                                       0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$3319[27].C[0] (dffre at (5,7))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                            0.029     0.808
$auto$memory_libmap.cc:2266:execute$3319[27].Q[0] (dffre at (5,7)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                  0.000     0.808
| (OPIN:67900 side: (RIGHT,) (5,7,0)0))                                                  0.000     0.808
| (CHANY:110290 L4 length:2 (5,7,0)-> (5,8,0))                                           0.119     0.927
| (CHANX:105623 L1 length:1 (5,7,0)-> (5,7,0))                                           0.061     0.988
| (IPIN:67909 side: (TOP,) (5,7,0)0))                                                    0.101     1.089
| (intra 'clb' routing)                                                                  0.066     1.155
rq_a[27].in[2] (.names at (5,7))                                                         0.000     1.155
| (primitive '.names' combinational delay)                                               0.154     1.309
rq_a[27].out[0] (.names at (5,7))                                                        0.000     1.309
| (intra 'clb' routing)                                                                  0.000     1.309
| (OPIN:67901 side: (RIGHT,) (5,7,0)0))                                                  0.000     1.309
| (CHANY:110276 L1 length:1 (5,7,0)-> (5,7,0))                                           0.061     1.370
| (CHANX:105639 L1 length:1 (5,7,0)-> (5,7,0))                                           0.061     1.431
| (IPIN:67917 side: (TOP,) (5,7,0)0))                                                    0.101     1.532
| (intra 'clb' routing)                                                                  0.167     1.699
$auto$memory_libmap.cc:2266:execute$3319[27].D[0] (dffre at (5,7))                       0.000     1.699
data arrival time                                                                                  1.699

clock clock0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock0.inpad[0] (.input at (10,4))                                                       0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$3319[27].C[0] (dffre at (5,7))                       0.000     0.779
clock uncertainty                                                                        0.000     0.779
cell hold time                                                                          -0.028     0.751
data required time                                                                                 0.751
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.751
data arrival time                                                                                  1.699
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        0.949


#Path 45
Startpoint: $auto$memory_libmap.cc:2267:execute$3313.Q[0] (dffre at (5,5) clocked by clock1)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3312[24].D[0] (dffre at (8,4) clocked by clock1)
Path Type : hold

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2267:execute$3313.C[0] (dffre at (5,5))                           0.000     0.779
| (primitive 'dffre' Tcq_min)                                                            0.029     0.808
$auto$memory_libmap.cc:2267:execute$3313.Q[0] (dffre at (5,5)) [clock-to-output]         0.000     0.808
| (intra 'clb' routing)                                                                  0.000     0.808
| (OPIN:53681 side: (RIGHT,) (5,5,0)0))                                                  0.000     0.808
| (CHANY:109991 L4 length:4 (5,5,0)-> (5,2,0))                                           0.119     0.927
| (CHANX:103411 L1 length:1 (5,4,0)-> (5,4,0))                                           0.061     0.988
| (IPIN:46651 side: (TOP,) (5,4,0)0))                                                    0.101     1.089
| (intra 'clb' routing)                                                                  0.066     1.155
rq_b[24].in[0] (.names at (5,4))                                                         0.000     1.155
| (primitive '.names' combinational delay)                                               0.101     1.256
rq_b[24].out[0] (.names at (5,4))                                                        0.000     1.256
| (intra 'clb' routing)                                                                  0.000     1.256
| (OPIN:46642 side: (RIGHT,) (5,4,0)0))                                                  0.000     1.256
| (CHANY:110078 L1 length:1 (5,4,0)-> (5,4,0))                                           0.061     1.317
| (CHANX:103518 L4 length:4 (6,4,0)-> (9,4,0))                                           0.119     1.436
| (IPIN:46966 side: (TOP,) (8,4,0)0))                                                    0.101     1.537
| (intra 'clb' routing)                                                                  0.165     1.702
$auto$memory_libmap.cc:2266:execute$3312[24].D[0] (dffre at (8,4))                       0.000     1.702
data arrival time                                                                                  1.702

clock clock1 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$3312[24].C[0] (dffre at (8,4))                       0.000     0.779
clock uncertainty                                                                        0.000     0.779
cell hold time                                                                          -0.028     0.751
data required time                                                                                 0.751
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.751
data arrival time                                                                                  1.702
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        0.951


#Path 46
Startpoint: $auto$memory_libmap.cc:2266:execute$3319[10].Q[0] (dffre at (5,4) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3319[10].D[0] (dffre at (5,4) clocked by clock0)
Path Type : hold

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock0.inpad[0] (.input at (10,4))                                                       0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$3319[10].C[0] (dffre at (5,4))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                            0.029     0.808
$auto$memory_libmap.cc:2266:execute$3319[10].Q[0] (dffre at (5,4)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                  0.066     0.874
rq_a[10].in[2] (.names at (5,4))                                                         0.000     0.874
| (primitive '.names' combinational delay)                                               0.144     1.018
rq_a[10].out[0] (.names at (5,4))                                                        0.000     1.018
| (intra 'clb' routing)                                                                  0.000     1.018
| (OPIN:46629 side: (TOP,) (5,4,0)0))                                                    0.000     1.018
| (CHANX:103261 L4 length:4 (5,4,0)-> (2,4,0))                                           0.119     1.137
| (CHANY:109223 L4 length:4 (4,4,0)-> (4,1,0))                                           0.119     1.256
| (CHANX:102684 L1 length:1 (5,3,0)-> (5,3,0))                                           0.061     1.317
| (CHANY:110116 L4 length:4 (5,4,0)-> (5,7,0))                                           0.119     1.436
| (IPIN:46678 side: (RIGHT,) (5,4,0)0))                                                  0.101     1.536
| (intra 'clb' routing)                                                                  0.167     1.704
$auto$memory_libmap.cc:2266:execute$3319[10].D[0] (dffre at (5,4))                       0.000     1.704
data arrival time                                                                                  1.704

clock clock0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock0.inpad[0] (.input at (10,4))                                                       0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$3319[10].C[0] (dffre at (5,4))                       0.000     0.779
clock uncertainty                                                                        0.000     0.779
cell hold time                                                                          -0.028     0.751
data required time                                                                                 0.751
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.751
data arrival time                                                                                  1.704
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        0.953


#Path 47
Startpoint: $auto$memory_libmap.cc:2266:execute$3312[35].Q[0] (dffre at (6,3) clocked by clock1)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3312[35].D[0] (dffre at (6,3) clocked by clock1)
Path Type : hold

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$3312[35].C[0] (dffre at (6,3))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                            0.029     0.808
$auto$memory_libmap.cc:2266:execute$3312[35].Q[0] (dffre at (6,3)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                  0.000     0.808
| (OPIN:40124 side: (RIGHT,) (6,3,0)0))                                                  0.000     0.808
| (CHANY:110616 L1 length:1 (6,3,0)-> (6,3,0))                                           0.061     0.869
| (CHANX:102747 L1 length:1 (6,3,0)-> (6,3,0))                                           0.061     0.930
| (CHANY:110072 L1 length:1 (5,4,0)-> (5,4,0))                                           0.061     0.991
| (IPIN:46682 side: (RIGHT,) (5,4,0)0))                                                  0.101     1.092
| (intra 'clb' routing)                                                                  0.066     1.158
rq_b[35].in[2] (.names at (5,4))                                                         0.000     1.158
| (primitive '.names' combinational delay)                                               0.101     1.259
rq_b[35].out[0] (.names at (5,4))                                                        0.000     1.259
| (intra 'clb' routing)                                                                  0.000     1.259
| (OPIN:46644 side: (RIGHT,) (5,4,0)0))                                                  0.000     1.259
| (CHANY:109823 L4 length:4 (5,4,0)-> (5,1,0))                                           0.119     1.378
| (CHANX:102742 L1 length:1 (6,3,0)-> (6,3,0))                                           0.061     1.439
| (IPIN:40138 side: (TOP,) (6,3,0)0))                                                    0.101     1.540
| (intra 'clb' routing)                                                                  0.167     1.707
$auto$memory_libmap.cc:2266:execute$3312[35].D[0] (dffre at (6,3))                       0.000     1.707
data arrival time                                                                                  1.707

clock clock1 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$3312[35].C[0] (dffre at (6,3))                       0.000     0.779
clock uncertainty                                                                        0.000     0.779
cell hold time                                                                          -0.028     0.751
data required time                                                                                 0.751
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.751
data arrival time                                                                                  1.707
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        0.956


#Path 48
Startpoint: $auto$memory_libmap.cc:2267:execute$3313.Q[0] (dffre at (5,5) clocked by clock1)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3312[3].D[0] (dffre at (6,5) clocked by clock1)
Path Type : hold

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                0.000     0.000
clock source latency                                                                    0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                       0.000     0.000
| (intra 'io' routing)                                                                  0.779     0.779
| (inter-block routing:global net)                                                      0.000     0.779
| (intra 'clb' routing)                                                                 0.000     0.779
$auto$memory_libmap.cc:2267:execute$3313.C[0] (dffre at (5,5))                          0.000     0.779
| (primitive 'dffre' Tcq_min)                                                           0.029     0.808
$auto$memory_libmap.cc:2267:execute$3313.Q[0] (dffre at (5,5)) [clock-to-output]        0.000     0.808
| (intra 'clb' routing)                                                                 0.000     0.808
| (OPIN:53681 side: (RIGHT,) (5,5,0)0))                                                 0.000     0.808
| (CHANY:110182 L4 length:4 (5,5,0)-> (5,8,0))                                          0.119     0.927
| (CHANX:104948 L1 length:1 (6,6,0)-> (6,6,0))                                          0.061     0.988
| (IPIN:61393 side: (TOP,) (6,6,0)0))                                                   0.101     1.089
| (intra 'clb' routing)                                                                 0.066     1.155
rq_b[3].in[0] (.names at (6,6))                                                         0.000     1.155
| (primitive '.names' combinational delay)                                              0.065     1.220
rq_b[3].out[0] (.names at (6,6))                                                        0.000     1.220
| (intra 'clb' routing)                                                                 0.000     1.220
| (OPIN:61364 side: (TOP,) (6,6,0)0))                                                   0.000     1.220
| (CHANX:104944 L1 length:1 (6,6,0)-> (6,6,0))                                          0.061     1.281
| (CHANY:110671 L4 length:4 (6,6,0)-> (6,3,0))                                          0.119     1.400
| (IPIN:53877 side: (RIGHT,) (6,5,0)0))                                                 0.101     1.500
| (intra 'clb' routing)                                                                 0.210     1.710
$auto$memory_libmap.cc:2266:execute$3312[3].D[0] (dffre at (6,5))                       0.000     1.710
data arrival time                                                                                 1.710

clock clock1 (rise edge)                                                                0.000     0.000
clock source latency                                                                    0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                       0.000     0.000
| (intra 'io' routing)                                                                  0.779     0.779
| (inter-block routing:global net)                                                      0.000     0.779
| (intra 'clb' routing)                                                                 0.000     0.779
$auto$memory_libmap.cc:2266:execute$3312[3].C[0] (dffre at (6,5))                       0.000     0.779
clock uncertainty                                                                       0.000     0.779
cell hold time                                                                         -0.028     0.751
data required time                                                                                0.751
-------------------------------------------------------------------------------------------------------
data required time                                                                               -0.751
data arrival time                                                                                 1.710
-------------------------------------------------------------------------------------------------------
slack (MET)                                                                                       0.959


#Path 49
Startpoint: $auto$memory_libmap.cc:2267:execute$3313.Q[0] (dffre at (5,5) clocked by clock1)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3312[17].D[0] (dffre at (6,3) clocked by clock1)
Path Type : hold

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2267:execute$3313.C[0] (dffre at (5,5))                           0.000     0.779
| (primitive 'dffre' Tcq_min)                                                            0.029     0.808
$auto$memory_libmap.cc:2267:execute$3313.Q[0] (dffre at (5,5)) [clock-to-output]         0.000     0.808
| (intra 'clb' routing)                                                                  0.000     0.808
| (OPIN:53681 side: (RIGHT,) (5,5,0)0))                                                  0.000     0.808
| (CHANY:110135 L1 length:1 (5,5,0)-> (5,5,0))                                           0.061     0.869
| (CHANX:103480 L1 length:1 (6,4,0)-> (6,4,0))                                           0.061     0.930
| (IPIN:46805 side: (TOP,) (6,4,0)0))                                                    0.101     1.031
| (intra 'clb' routing)                                                                  0.066     1.097
rq_b[17].in[0] (.names at (6,4))                                                         0.000     1.097
| (primitive '.names' combinational delay)                                               0.065     1.162
rq_b[17].out[0] (.names at (6,4))                                                        0.000     1.162
| (intra 'clb' routing)                                                                  0.000     1.162
| (OPIN:46777 side: (TOP,) (6,4,0)0))                                                    0.000     1.162
| (CHANX:103478 L1 length:1 (6,4,0)-> (6,4,0))                                           0.061     1.223
| (CHANY:110677 L1 length:1 (6,4,0)-> (6,4,0))                                           0.061     1.284
| (CHANX:102605 L4 length:4 (6,3,0)-> (3,3,0))                                           0.119     1.403
| (IPIN:40151 side: (TOP,) (6,3,0)0))                                                    0.101     1.503
| (intra 'clb' routing)                                                                  0.210     1.713
$auto$memory_libmap.cc:2266:execute$3312[17].D[0] (dffre at (6,3))                       0.000     1.713
data arrival time                                                                                  1.713

clock clock1 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$3312[17].C[0] (dffre at (6,3))                       0.000     0.779
clock uncertainty                                                                        0.000     0.779
cell hold time                                                                          -0.028     0.751
data required time                                                                                 0.751
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.751
data arrival time                                                                                  1.713
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        0.962


#Path 50
Startpoint: $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_A2[0] (RS_TDP36K at (7,5) clocked by clock1)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3312[18].D[0] (dffre at (6,5) clocked by clock1)
Path Type : hold

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.779     0.779
| (inter-block routing:global net)                                                                            0.000     0.779
| (intra 'bram' routing)                                                                                      0.000     0.779
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_A2[0] (RS_TDP36K at (7,5))                         0.000     0.779
| (primitive 'RS_TDP36K' Tcq_min)                                                                             0.031     0.810
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_A2[0] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     0.810
| (intra 'bram' routing)                                                                                      0.000     0.810
| (OPIN:54430 side: (TOP,) (7,6,0)0))                                                                         0.000     0.810
| (CHANX:104849 L4 length:4 (7,6,0)-> (4,6,0))                                                                0.119     0.929
| (CHANY:110195 L1 length:1 (5,6,0)-> (5,6,0))                                                                0.061     0.990
| (IPIN:61269 side: (RIGHT,) (5,6,0)0))                                                                       0.101     1.091
| (intra 'clb' routing)                                                                                       0.066     1.157
rq_b[18].in[1] (.names at (5,6))                                                                              0.000     1.157
| (primitive '.names' combinational delay)                                                                    0.144     1.301
rq_b[18].out[0] (.names at (5,6))                                                                             0.000     1.301
| (intra 'clb' routing)                                                                                       0.000     1.301
| (OPIN:61225 side: (RIGHT,) (5,6,0)0))                                                                       0.000     1.301
| (CHANY:110193 L1 length:1 (5,6,0)-> (5,6,0))                                                                0.061     1.362
| (CHANX:104210 L1 length:1 (6,5,0)-> (6,5,0))                                                                0.061     1.423
| (CHANY:110737 L1 length:1 (6,5,0)-> (6,5,0))                                                                0.061     1.484
| (IPIN:53888 side: (RIGHT,) (6,5,0)0))                                                                       0.101     1.584
| (intra 'clb' routing)                                                                                       0.131     1.715
$auto$memory_libmap.cc:2266:execute$3312[18].D[0] (dffre at (6,5))                                            0.000     1.715
data arrival time                                                                                                       1.715

clock clock1 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.779     0.779
| (inter-block routing:global net)                                                                            0.000     0.779
| (intra 'clb' routing)                                                                                       0.000     0.779
$auto$memory_libmap.cc:2266:execute$3312[18].C[0] (dffre at (6,5))                                            0.000     0.779
clock uncertainty                                                                                             0.000     0.779
cell hold time                                                                                               -0.028     0.751
data required time                                                                                                      0.751
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -0.751
data arrival time                                                                                                       1.715
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             0.965


#Path 51
Startpoint: $auto$memory_libmap.cc:2266:execute$3319[35].Q[0] (dffre at (6,4) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3319[35].D[0] (dffre at (6,4) clocked by clock0)
Path Type : hold

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock0.inpad[0] (.input at (10,4))                                                       0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$3319[35].C[0] (dffre at (6,4))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                            0.029     0.808
$auto$memory_libmap.cc:2266:execute$3319[35].Q[0] (dffre at (6,4)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                  0.066     0.874
rq_a[35].in[2] (.names at (6,4))                                                         0.000     0.874
| (primitive '.names' combinational delay)                                               0.101     0.976
rq_a[35].out[0] (.names at (6,4))                                                        0.000     0.976
| (intra 'clb' routing)                                                                  0.000     0.976
| (OPIN:46783 side: (TOP,) (6,4,0)0))                                                    0.000     0.976
| (CHANX:103315 L4 length:4 (6,4,0)-> (3,4,0))                                           0.119     1.094
| (CHANY:109465 L1 length:1 (4,4,0)-> (4,4,0))                                           0.061     1.155
| (CHANX:102455 L4 length:4 (4,3,0)-> (1,3,0))                                           0.119     1.274
| (CHANY:108250 L1 length:1 (2,4,0)-> (2,4,0))                                           0.061     1.335
| (CHANX:103330 L4 length:4 (3,4,0)-> (6,4,0))                                           0.119     1.454
| (IPIN:46824 side: (TOP,) (6,4,0)0))                                                    0.101     1.555
| (intra 'clb' routing)                                                                  0.165     1.720
$auto$memory_libmap.cc:2266:execute$3319[35].D[0] (dffre at (6,4))                       0.000     1.720
data arrival time                                                                                  1.720

clock clock0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock0.inpad[0] (.input at (10,4))                                                       0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$3319[35].C[0] (dffre at (6,4))                       0.000     0.779
clock uncertainty                                                                        0.000     0.779
cell hold time                                                                          -0.028     0.751
data required time                                                                                 0.751
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.751
data arrival time                                                                                  1.720
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        0.969


#Path 52
Startpoint: $auto$memory_libmap.cc:2266:execute$3312[34].Q[0] (dffre at (6,3) clocked by clock1)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3312[34].D[0] (dffre at (6,3) clocked by clock1)
Path Type : hold

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$3312[34].C[0] (dffre at (6,3))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                            0.029     0.808
$auto$memory_libmap.cc:2266:execute$3312[34].Q[0] (dffre at (6,3)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                  0.000     0.808
| (OPIN:40129 side: (RIGHT,) (6,3,0)0))                                                  0.000     0.808
| (CHANY:110626 L1 length:1 (6,3,0)-> (6,3,0))                                           0.061     0.869
| (CHANX:102757 L1 length:1 (6,3,0)-> (6,3,0))                                           0.061     0.930
| (CHANY:110082 L1 length:1 (5,4,0)-> (5,4,0))                                           0.061     0.991
| (CHANX:103429 L1 length:1 (5,4,0)-> (5,4,0))                                           0.061     1.052
| (IPIN:46660 side: (TOP,) (5,4,0)0))                                                    0.101     1.153
| (intra 'clb' routing)                                                                  0.066     1.219
rq_b[34].in[2] (.names at (5,4))                                                         0.000     1.219
| (primitive '.names' combinational delay)                                               0.065     1.284
rq_b[34].out[0] (.names at (5,4))                                                        0.000     1.284
| (intra 'clb' routing)                                                                  0.000     1.284
| (OPIN:46645 side: (RIGHT,) (5,4,0)0))                                                  0.000     1.284
| (CHANY:110085 L1 length:1 (5,4,0)-> (5,4,0))                                           0.061     1.345
| (CHANX:102758 L1 length:1 (6,3,0)-> (6,3,0))                                           0.061     1.406
| (CHANY:110629 L1 length:1 (6,3,0)-> (6,3,0))                                           0.061     1.467
| (IPIN:40173 side: (RIGHT,) (6,3,0)0))                                                  0.101     1.567
| (intra 'clb' routing)                                                                  0.167     1.735
$auto$memory_libmap.cc:2266:execute$3312[34].D[0] (dffre at (6,3))                       0.000     1.735
data arrival time                                                                                  1.735

clock clock1 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$3312[34].C[0] (dffre at (6,3))                       0.000     0.779
clock uncertainty                                                                        0.000     0.779
cell hold time                                                                          -0.028     0.751
data required time                                                                                 0.751
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.751
data arrival time                                                                                  1.735
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        0.984


#Path 53
Startpoint: $auto$memory_libmap.cc:2267:execute$3313.Q[0] (dffre at (5,5) clocked by clock1)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3312[27].D[0] (dffre at (6,5) clocked by clock1)
Path Type : hold

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2267:execute$3313.C[0] (dffre at (5,5))                           0.000     0.779
| (primitive 'dffre' Tcq_min)                                                            0.029     0.808
$auto$memory_libmap.cc:2267:execute$3313.Q[0] (dffre at (5,5)) [clock-to-output]         0.000     0.808
| (intra 'clb' routing)                                                                  0.000     0.808
| (OPIN:53681 side: (RIGHT,) (5,5,0)0))                                                  0.000     0.808
| (CHANY:109991 L4 length:4 (5,5,0)-> (5,2,0))                                           0.119     0.927
| (IPIN:46683 side: (RIGHT,) (5,4,0)0))                                                  0.101     1.028
| (intra 'clb' routing)                                                                  0.066     1.094
rq_b[27].in[0] (.names at (5,4))                                                         0.000     1.094
| (primitive '.names' combinational delay)                                               0.144     1.238
rq_b[27].out[0] (.names at (5,4))                                                        0.000     1.238
| (intra 'clb' routing)                                                                  0.000     1.238
| (OPIN:46638 side: (RIGHT,) (5,4,0)0))                                                  0.000     1.238
| (CHANY:110118 L4 length:4 (5,4,0)-> (5,7,0))                                           0.119     1.357
| (CHANX:104212 L1 length:1 (6,5,0)-> (6,5,0))                                           0.061     1.417
| (CHANY:110739 L1 length:1 (6,5,0)-> (6,5,0))                                           0.061     1.478
| (IPIN:53873 side: (RIGHT,) (6,5,0)0))                                                  0.101     1.579
| (intra 'clb' routing)                                                                  0.167     1.747
$auto$memory_libmap.cc:2266:execute$3312[27].D[0] (dffre at (6,5))                       0.000     1.747
data arrival time                                                                                  1.747

clock clock1 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$3312[27].C[0] (dffre at (6,5))                       0.000     0.779
clock uncertainty                                                                        0.000     0.779
cell hold time                                                                          -0.028     0.751
data required time                                                                                 0.751
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.751
data arrival time                                                                                  1.747
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        0.996


#Path 54
Startpoint: $auto$memory_libmap.cc:2267:execute$3313.Q[0] (dffre at (5,5) clocked by clock1)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3312[28].D[0] (dffre at (6,5) clocked by clock1)
Path Type : hold

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2267:execute$3313.C[0] (dffre at (5,5))                           0.000     0.779
| (primitive 'dffre' Tcq_min)                                                            0.029     0.808
$auto$memory_libmap.cc:2267:execute$3313.Q[0] (dffre at (5,5)) [clock-to-output]         0.000     0.808
| (intra 'clb' routing)                                                                  0.000     0.808
| (OPIN:53681 side: (RIGHT,) (5,5,0)0))                                                  0.000     0.808
| (CHANY:109991 L4 length:4 (5,5,0)-> (5,2,0))                                           0.119     0.927
| (IPIN:46683 side: (RIGHT,) (5,4,0)0))                                                  0.101     1.028
| (intra 'clb' routing)                                                                  0.066     1.094
rq_b[28].in[0] (.names at (5,4))                                                         0.000     1.094
| (primitive '.names' combinational delay)                                               0.144     1.238
rq_b[28].out[0] (.names at (5,4))                                                        0.000     1.238
| (intra 'clb' routing)                                                                  0.000     1.238
| (OPIN:46639 side: (RIGHT,) (5,4,0)0))                                                  0.000     1.238
| (CHANY:110104 L4 length:4 (5,4,0)-> (5,7,0))                                           0.119     1.357
| (CHANY:110152 L1 length:1 (5,5,0)-> (5,5,0))                                           0.061     1.417
| (CHANX:104244 L4 length:4 (6,5,0)-> (9,5,0))                                           0.119     1.536
| (IPIN:53844 side: (TOP,) (6,5,0)0))                                                    0.101     1.637
| (intra 'clb' routing)                                                                  0.131     1.768
$auto$memory_libmap.cc:2266:execute$3312[28].D[0] (dffre at (6,5))                       0.000     1.768
data arrival time                                                                                  1.768

clock clock1 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$3312[28].C[0] (dffre at (6,5))                       0.000     0.779
clock uncertainty                                                                        0.000     0.779
cell hold time                                                                          -0.028     0.751
data required time                                                                                 0.751
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.751
data arrival time                                                                                  1.768
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        1.017


#Path 55
Startpoint: $auto$memory_libmap.cc:2267:execute$3313.Q[0] (dffre at (5,5) clocked by clock1)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3312[16].D[0] (dffre at (6,3) clocked by clock1)
Path Type : hold

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2267:execute$3313.C[0] (dffre at (5,5))                           0.000     0.779
| (primitive 'dffre' Tcq_min)                                                            0.029     0.808
$auto$memory_libmap.cc:2267:execute$3313.Q[0] (dffre at (5,5)) [clock-to-output]         0.000     0.808
| (intra 'clb' routing)                                                                  0.000     0.808
| (OPIN:53681 side: (RIGHT,) (5,5,0)0))                                                  0.000     0.808
| (CHANY:110135 L1 length:1 (5,5,0)-> (5,5,0))                                           0.061     0.869
| (CHANX:103480 L1 length:1 (6,4,0)-> (6,4,0))                                           0.061     0.930
| (IPIN:46805 side: (TOP,) (6,4,0)0))                                                    0.101     1.031
| (intra 'clb' routing)                                                                  0.066     1.097
rq_b[16].in[0] (.names at (6,4))                                                         0.000     1.097
| (primitive '.names' combinational delay)                                               0.065     1.162
rq_b[16].out[0] (.names at (6,4))                                                        0.000     1.162
| (intra 'clb' routing)                                                                  0.000     1.162
| (OPIN:46778 side: (TOP,) (6,4,0)0))                                                    0.000     1.162
| (CHANX:103512 L4 length:4 (6,4,0)-> (9,4,0))                                           0.119     1.281
| (CHANY:111917 L1 length:1 (8,4,0)-> (8,4,0))                                           0.061     1.342
| (CHANX:102709 L4 length:4 (8,3,0)-> (5,3,0))                                           0.119     1.461
| (IPIN:40137 side: (TOP,) (6,3,0)0))                                                    0.101     1.561
| (intra 'clb' routing)                                                                  0.221     1.782
$auto$memory_libmap.cc:2266:execute$3312[16].D[0] (dffre at (6,3))                       0.000     1.782
data arrival time                                                                                  1.782

clock clock1 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$3312[16].C[0] (dffre at (6,3))                       0.000     0.779
clock uncertainty                                                                        0.000     0.779
cell hold time                                                                          -0.028     0.751
data required time                                                                                 0.751
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.751
data arrival time                                                                                  1.782
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        1.031


#Path 56
Startpoint: $auto$memory_libmap.cc:2267:execute$3313.Q[0] (dffre at (5,5) clocked by clock1)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3312[4].D[0] (dffre at (6,5) clocked by clock1)
Path Type : hold

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                0.000     0.000
clock source latency                                                                    0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                       0.000     0.000
| (intra 'io' routing)                                                                  0.779     0.779
| (inter-block routing:global net)                                                      0.000     0.779
| (intra 'clb' routing)                                                                 0.000     0.779
$auto$memory_libmap.cc:2267:execute$3313.C[0] (dffre at (5,5))                          0.000     0.779
| (primitive 'dffre' Tcq_min)                                                           0.029     0.808
$auto$memory_libmap.cc:2267:execute$3313.Q[0] (dffre at (5,5)) [clock-to-output]        0.000     0.808
| (intra 'clb' routing)                                                                 0.000     0.808
| (OPIN:53681 side: (RIGHT,) (5,5,0)0))                                                 0.000     0.808
| (CHANY:110166 L4 length:4 (5,5,0)-> (5,8,0))                                          0.119     0.927
| (CHANX:104901 L1 length:1 (5,6,0)-> (5,6,0))                                          0.061     0.988
| (IPIN:61250 side: (TOP,) (5,6,0)0))                                                   0.101     1.089
| (intra 'clb' routing)                                                                 0.066     1.155
rq_b[4].in[0] (.names at (5,6))                                                         0.000     1.155
| (primitive '.names' combinational delay)                                              0.101     1.256
rq_b[4].out[0] (.names at (5,6))                                                        0.000     1.256
| (intra 'clb' routing)                                                                 0.000     1.256
| (OPIN:61223 side: (TOP,) (5,6,0)0))                                                   0.000     1.256
| (CHANX:104932 L4 length:4 (5,6,0)-> (8,6,0))                                          0.119     1.375
| (CHANY:110061 L4 length:4 (5,6,0)-> (5,3,0))                                          0.119     1.494
| (CHANX:104228 L1 length:1 (6,5,0)-> (6,5,0))                                          0.061     1.555
| (IPIN:53854 side: (TOP,) (6,5,0)0))                                                   0.101     1.656
| (intra 'clb' routing)                                                                 0.131     1.787
$auto$memory_libmap.cc:2266:execute$3312[4].D[0] (dffre at (6,5))                       0.000     1.787
data arrival time                                                                                 1.787

clock clock1 (rise edge)                                                                0.000     0.000
clock source latency                                                                    0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                       0.000     0.000
| (intra 'io' routing)                                                                  0.779     0.779
| (inter-block routing:global net)                                                      0.000     0.779
| (intra 'clb' routing)                                                                 0.000     0.779
$auto$memory_libmap.cc:2266:execute$3312[4].C[0] (dffre at (6,5))                       0.000     0.779
clock uncertainty                                                                       0.000     0.779
cell hold time                                                                         -0.028     0.751
data required time                                                                                0.751
-------------------------------------------------------------------------------------------------------
data required time                                                                               -0.751
data arrival time                                                                                 1.787
-------------------------------------------------------------------------------------------------------
slack (MET)                                                                                       1.036


#Path 57
Startpoint: wd_a[9].inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].WDATA_B1[8] (RS_TDP36K at (7,5) clocked by clock0)
Path Type : hold

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          1.000     1.000
wd_a[9].inpad[0] (.input at (6,8))                                                                            0.000     1.000
| (intra 'io' routing)                                                                                        0.779     1.779
| (OPIN:87158 side: (TOP,) (6,8,0)0))                                                                         0.000     1.779
| (CHANX:106428 L1 length:1 (6,8,0)-> (6,8,0))                                                                0.061     1.840
| (CHANY:110939 L1 length:1 (6,8,0)-> (6,8,0))                                                                0.061     1.901
| (CHANX:105756 L1 length:1 (7,7,0)-> (7,7,0))                                                                0.061     1.962
| (IPIN:54676 side: (TOP,) (7,7,0)0))                                                                         0.101     2.063
| (intra 'bram' routing)                                                                                      0.000     2.063
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].WDATA_B1[8] (RS_TDP36K at (7,5))                       0.000     2.063
data arrival time                                                                                                       2.063

clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock0.inpad[0] (.input at (10,4))                                                                            0.000     0.000
| (intra 'io' routing)                                                                                        0.779     0.779
| (inter-block routing:global net)                                                                            0.000     0.779
| (intra 'bram' routing)                                                                                      0.000     0.779
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_B1[0] (RS_TDP36K at (7,5))                         0.000     0.779
clock uncertainty                                                                                             0.000     0.779
cell hold time                                                                                                0.241     1.020
data required time                                                                                                      1.020
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -1.020
data arrival time                                                                                                       2.063
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             1.043


#Path 58
Startpoint: wd_a[10].inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].WDATA_B1[9] (RS_TDP36K at (7,5) clocked by clock0)
Path Type : hold

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          1.000     1.000
wd_a[10].inpad[0] (.input at (6,8))                                                                           0.000     1.000
| (intra 'io' routing)                                                                                        0.779     1.779
| (OPIN:87159 side: (TOP,) (6,8,0)0))                                                                         0.000     1.779
| (CHANX:106430 L1 length:1 (6,8,0)-> (6,8,0))                                                                0.061     1.840
| (CHANY:110941 L1 length:1 (6,8,0)-> (6,8,0))                                                                0.061     1.901
| (CHANX:105758 L1 length:1 (7,7,0)-> (7,7,0))                                                                0.061     1.962
| (IPIN:54693 side: (TOP,) (7,7,0)0))                                                                         0.101     2.063
| (intra 'bram' routing)                                                                                      0.000     2.063
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].WDATA_B1[9] (RS_TDP36K at (7,5))                       0.000     2.063
data arrival time                                                                                                       2.063

clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock0.inpad[0] (.input at (10,4))                                                                            0.000     0.000
| (intra 'io' routing)                                                                                        0.779     0.779
| (inter-block routing:global net)                                                                            0.000     0.779
| (intra 'bram' routing)                                                                                      0.000     0.779
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_B1[0] (RS_TDP36K at (7,5))                         0.000     0.779
clock uncertainty                                                                                             0.000     0.779
cell hold time                                                                                                0.241     1.020
data required time                                                                                                      1.020
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -1.020
data arrival time                                                                                                       2.063
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             1.043


#Path 59
Startpoint: $auto$memory_libmap.cc:2266:execute$3312[10].Q[0] (dffre at (6,5) clocked by clock1)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3312[10].D[0] (dffre at (6,5) clocked by clock1)
Path Type : hold

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$3312[10].C[0] (dffre at (6,5))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                            0.029     0.808
$auto$memory_libmap.cc:2266:execute$3312[10].Q[0] (dffre at (6,5)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                  0.000     0.808
| (OPIN:53827 side: (TOP,) (6,5,0)0))                                                    0.000     0.808
| (CHANX:104229 L1 length:1 (6,5,0)-> (6,5,0))                                           0.061     0.869
| (CHANY:110210 L1 length:1 (5,6,0)-> (5,6,0))                                           0.061     0.930
| (IPIN:61277 side: (RIGHT,) (5,6,0)0))                                                  0.101     1.031
| (intra 'clb' routing)                                                                  0.066     1.097
rq_b[10].in[2] (.names at (5,6))                                                         0.000     1.097
| (primitive '.names' combinational delay)                                               0.101     1.198
rq_b[10].out[0] (.names at (5,6))                                                        0.000     1.198
| (intra 'clb' routing)                                                                  0.000     1.198
| (OPIN:61226 side: (RIGHT,) (5,6,0)0))                                                  0.000     1.198
| (CHANY:110051 L4 length:4 (5,6,0)-> (5,3,0))                                           0.119     1.317
| (CHANX:103528 L4 length:4 (6,4,0)-> (9,4,0))                                           0.119     1.436
| (CHANY:110744 L1 length:1 (6,5,0)-> (6,5,0))                                           0.061     1.497
| (IPIN:53876 side: (RIGHT,) (6,5,0)0))                                                  0.101     1.598
| (intra 'clb' routing)                                                                  0.210     1.808
$auto$memory_libmap.cc:2266:execute$3312[10].D[0] (dffre at (6,5))                       0.000     1.808
data arrival time                                                                                  1.808

clock clock1 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$3312[10].C[0] (dffre at (6,5))                       0.000     0.779
clock uncertainty                                                                        0.000     0.779
cell hold time                                                                          -0.028     0.751
data required time                                                                                 0.751
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.751
data arrival time                                                                                  1.808
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        1.057


#Path 60
Startpoint: $auto$memory_libmap.cc:2267:execute$3313.Q[0] (dffre at (5,5) clocked by clock1)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3312[9].D[0] (dffre at (6,5) clocked by clock1)
Path Type : hold

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                0.000     0.000
clock source latency                                                                    0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                       0.000     0.000
| (intra 'io' routing)                                                                  0.779     0.779
| (inter-block routing:global net)                                                      0.000     0.779
| (intra 'clb' routing)                                                                 0.000     0.779
$auto$memory_libmap.cc:2267:execute$3313.C[0] (dffre at (5,5))                          0.000     0.779
| (primitive 'dffre' Tcq_min)                                                           0.029     0.808
$auto$memory_libmap.cc:2267:execute$3313.Q[0] (dffre at (5,5)) [clock-to-output]        0.000     0.808
| (intra 'clb' routing)                                                                 0.000     0.808
| (OPIN:53681 side: (RIGHT,) (5,5,0)0))                                                 0.000     0.808
| (CHANY:110182 L4 length:4 (5,5,0)-> (5,8,0))                                          0.119     0.927
| (CHANX:104948 L1 length:1 (6,6,0)-> (6,6,0))                                          0.061     0.988
| (IPIN:61393 side: (TOP,) (6,6,0)0))                                                   0.101     1.089
| (intra 'clb' routing)                                                                 0.066     1.155
rq_b[9].in[0] (.names at (6,6))                                                         0.000     1.155
| (primitive '.names' combinational delay)                                              0.101     1.256
rq_b[9].out[0] (.names at (6,6))                                                        0.000     1.256
| (intra 'clb' routing)                                                                 0.000     1.256
| (OPIN:61371 side: (TOP,) (6,6,0)0))                                                   0.000     1.256
| (CHANX:104958 L1 length:1 (6,6,0)-> (6,6,0))                                          0.061     1.317
| (CHANY:110813 L1 length:1 (6,6,0)-> (6,6,0))                                          0.061     1.378
| (CHANX:104069 L4 length:4 (6,5,0)-> (3,5,0))                                          0.119     1.497
| (IPIN:53852 side: (TOP,) (6,5,0)0))                                                   0.101     1.598
| (intra 'clb' routing)                                                                 0.221     1.818
$auto$memory_libmap.cc:2266:execute$3312[9].D[0] (dffre at (6,5))                       0.000     1.818
data arrival time                                                                                 1.818

clock clock1 (rise edge)                                                                0.000     0.000
clock source latency                                                                    0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                       0.000     0.000
| (intra 'io' routing)                                                                  0.779     0.779
| (inter-block routing:global net)                                                      0.000     0.779
| (intra 'clb' routing)                                                                 0.000     0.779
$auto$memory_libmap.cc:2266:execute$3312[9].C[0] (dffre at (6,5))                       0.000     0.779
clock uncertainty                                                                       0.000     0.779
cell hold time                                                                         -0.028     0.751
data required time                                                                                0.751
-------------------------------------------------------------------------------------------------------
data required time                                                                               -0.751
data arrival time                                                                                 1.818
-------------------------------------------------------------------------------------------------------
slack (MET)                                                                                       1.067


#Path 61
Startpoint: $auto$memory_libmap.cc:2267:execute$3313.Q[0] (dffre at (5,5) clocked by clock1)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3312[21].D[0] (dffre at (6,3) clocked by clock1)
Path Type : hold

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2267:execute$3313.C[0] (dffre at (5,5))                           0.000     0.779
| (primitive 'dffre' Tcq_min)                                                            0.029     0.808
$auto$memory_libmap.cc:2267:execute$3313.Q[0] (dffre at (5,5)) [clock-to-output]         0.000     0.808
| (intra 'clb' routing)                                                                  0.000     0.808
| (OPIN:53681 side: (RIGHT,) (5,5,0)0))                                                  0.000     0.808
| (CHANY:109991 L4 length:4 (5,5,0)-> (5,2,0))                                           0.119     0.927
| (CHANX:103411 L1 length:1 (5,4,0)-> (5,4,0))                                           0.061     0.988
| (IPIN:46651 side: (TOP,) (5,4,0)0))                                                    0.101     1.089
| (intra 'clb' routing)                                                                  0.066     1.155
rq_b[21].in[0] (.names at (5,4))                                                         0.000     1.155
| (primitive '.names' combinational delay)                                               0.101     1.256
rq_b[21].out[0] (.names at (5,4))                                                        0.000     1.256
| (intra 'clb' routing)                                                                  0.000     1.256
| (OPIN:46626 side: (TOP,) (5,4,0)0))                                                    0.000     1.256
| (CHANX:103462 L4 length:4 (5,4,0)-> (8,4,0))                                           0.119     1.375
| (CHANY:111287 L1 length:1 (7,4,0)-> (7,4,0))                                           0.061     1.436
| (CHANX:102667 L4 length:4 (7,3,0)-> (4,3,0))                                           0.119     1.555
| (IPIN:40148 side: (TOP,) (6,3,0)0))                                                    0.101     1.656
| (intra 'clb' routing)                                                                  0.165     1.821
$auto$memory_libmap.cc:2266:execute$3312[21].D[0] (dffre at (6,3))                       0.000     1.821
data arrival time                                                                                  1.821

clock clock1 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$3312[21].C[0] (dffre at (6,3))                       0.000     0.779
clock uncertainty                                                                        0.000     0.779
cell hold time                                                                          -0.028     0.751
data required time                                                                                 0.751
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.751
data arrival time                                                                                  1.821
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        1.070


#Path 62
Startpoint: $auto$memory_libmap.cc:2267:execute$3313.Q[0] (dffre at (5,5) clocked by clock1)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3312[31].D[0] (dffre at (6,3) clocked by clock1)
Path Type : hold

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2267:execute$3313.C[0] (dffre at (5,5))                           0.000     0.779
| (primitive 'dffre' Tcq_min)                                                            0.029     0.808
$auto$memory_libmap.cc:2267:execute$3313.Q[0] (dffre at (5,5)) [clock-to-output]         0.000     0.808
| (intra 'clb' routing)                                                                  0.000     0.808
| (OPIN:53681 side: (RIGHT,) (5,5,0)0))                                                  0.000     0.808
| (CHANY:109991 L4 length:4 (5,5,0)-> (5,2,0))                                           0.119     0.927
| (CHANX:103411 L1 length:1 (5,4,0)-> (5,4,0))                                           0.061     0.988
| (IPIN:46651 side: (TOP,) (5,4,0)0))                                                    0.101     1.089
| (intra 'clb' routing)                                                                  0.066     1.155
rq_b[31].in[0] (.names at (5,4))                                                         0.000     1.155
| (primitive '.names' combinational delay)                                               0.101     1.256
rq_b[31].out[0] (.names at (5,4))                                                        0.000     1.256
| (intra 'clb' routing)                                                                  0.000     1.256
| (OPIN:46627 side: (TOP,) (5,4,0)0))                                                    0.000     1.256
| (CHANX:103448 L4 length:4 (5,4,0)-> (8,4,0))                                           0.119     1.375
| (CHANY:111309 L1 length:1 (7,4,0)-> (7,4,0))                                           0.061     1.436
| (CHANX:102645 L4 length:4 (7,3,0)-> (4,3,0))                                           0.119     1.555
| (IPIN:40152 side: (TOP,) (6,3,0)0))                                                    0.101     1.656
| (intra 'clb' routing)                                                                  0.165     1.821
$auto$memory_libmap.cc:2266:execute$3312[31].D[0] (dffre at (6,3))                       0.000     1.821
data arrival time                                                                                  1.821

clock clock1 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$3312[31].C[0] (dffre at (6,3))                       0.000     0.779
clock uncertainty                                                                        0.000     0.779
cell hold time                                                                          -0.028     0.751
data required time                                                                                 0.751
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.751
data arrival time                                                                                  1.821
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        1.070


#Path 63
Startpoint: $auto$memory_libmap.cc:2267:execute$3313.Q[0] (dffre at (5,5) clocked by clock1)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3312[26].D[0] (dffre at (6,5) clocked by clock1)
Path Type : hold

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2267:execute$3313.C[0] (dffre at (5,5))                           0.000     0.779
| (primitive 'dffre' Tcq_min)                                                            0.029     0.808
$auto$memory_libmap.cc:2267:execute$3313.Q[0] (dffre at (5,5)) [clock-to-output]         0.000     0.808
| (intra 'clb' routing)                                                                  0.000     0.808
| (OPIN:53681 side: (RIGHT,) (5,5,0)0))                                                  0.000     0.808
| (CHANY:109991 L4 length:4 (5,5,0)-> (5,2,0))                                           0.119     0.927
| (CHANX:103411 L1 length:1 (5,4,0)-> (5,4,0))                                           0.061     0.988
| (IPIN:46651 side: (TOP,) (5,4,0)0))                                                    0.101     1.089
| (intra 'clb' routing)                                                                  0.066     1.155
rq_b[26].in[0] (.names at (5,4))                                                         0.000     1.155
| (primitive '.names' combinational delay)                                               0.101     1.256
rq_b[26].out[0] (.names at (5,4))                                                        0.000     1.256
| (intra 'clb' routing)                                                                  0.000     1.256
| (OPIN:46641 side: (RIGHT,) (5,4,0)0))                                                  0.000     1.256
| (CHANY:110124 L4 length:4 (5,4,0)-> (5,7,0))                                           0.119     1.375
| (CHANY:110148 L1 length:1 (5,5,0)-> (5,5,0))                                           0.061     1.436
| (CHANX:104248 L4 length:4 (6,5,0)-> (9,5,0))                                           0.119     1.555
| (IPIN:53860 side: (TOP,) (6,5,0)0))                                                    0.101     1.656
| (intra 'clb' routing)                                                                  0.165     1.821
$auto$memory_libmap.cc:2266:execute$3312[26].D[0] (dffre at (6,5))                       0.000     1.821
data arrival time                                                                                  1.821

clock clock1 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$3312[26].C[0] (dffre at (6,5))                       0.000     0.779
clock uncertainty                                                                        0.000     0.779
cell hold time                                                                          -0.028     0.751
data required time                                                                                 0.751
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.751
data arrival time                                                                                  1.821
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        1.070


#Path 64
Startpoint: $auto$memory_libmap.cc:2267:execute$3313.Q[0] (dffre at (5,5) clocked by clock1)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3312[7].D[0] (dffre at (6,3) clocked by clock1)
Path Type : hold

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                0.000     0.000
clock source latency                                                                    0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                       0.000     0.000
| (intra 'io' routing)                                                                  0.779     0.779
| (inter-block routing:global net)                                                      0.000     0.779
| (intra 'clb' routing)                                                                 0.000     0.779
$auto$memory_libmap.cc:2267:execute$3313.C[0] (dffre at (5,5))                          0.000     0.779
| (primitive 'dffre' Tcq_min)                                                           0.029     0.808
$auto$memory_libmap.cc:2267:execute$3313.Q[0] (dffre at (5,5)) [clock-to-output]        0.000     0.808
| (intra 'clb' routing)                                                                 0.000     0.808
| (OPIN:53681 side: (RIGHT,) (5,5,0)0))                                                 0.000     0.808
| (CHANY:110135 L1 length:1 (5,5,0)-> (5,5,0))                                          0.061     0.869
| (CHANX:103480 L1 length:1 (6,4,0)-> (6,4,0))                                          0.061     0.930
| (IPIN:46805 side: (TOP,) (6,4,0)0))                                                   0.101     1.031
| (intra 'clb' routing)                                                                 0.066     1.097
rq_b[7].in[0] (.names at (6,4))                                                         0.000     1.097
| (primitive '.names' combinational delay)                                              0.101     1.198
rq_b[7].out[0] (.names at (6,4))                                                        0.000     1.198
| (intra 'clb' routing)                                                                 0.000     1.198
| (OPIN:46792 side: (RIGHT,) (6,4,0)0))                                                 0.000     1.198
| (CHANY:110732 L4 length:4 (6,4,0)-> (6,7,0))                                          0.119     1.317
| (CHANX:103493 L1 length:1 (6,4,0)-> (6,4,0))                                          0.061     1.378
| (CHANY:109847 L4 length:4 (5,4,0)-> (5,1,0))                                          0.119     1.497
| (CHANX:102760 L1 length:1 (6,3,0)-> (6,3,0))                                          0.061     1.558
| (IPIN:40147 side: (TOP,) (6,3,0)0))                                                   0.101     1.659
| (intra 'clb' routing)                                                                 0.165     1.824
$auto$memory_libmap.cc:2266:execute$3312[7].D[0] (dffre at (6,3))                       0.000     1.824
data arrival time                                                                                 1.824

clock clock1 (rise edge)                                                                0.000     0.000
clock source latency                                                                    0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                       0.000     0.000
| (intra 'io' routing)                                                                  0.779     0.779
| (inter-block routing:global net)                                                      0.000     0.779
| (intra 'clb' routing)                                                                 0.000     0.779
$auto$memory_libmap.cc:2266:execute$3312[7].C[0] (dffre at (6,3))                       0.000     0.779
clock uncertainty                                                                       0.000     0.779
cell hold time                                                                         -0.028     0.751
data required time                                                                                0.751
-------------------------------------------------------------------------------------------------------
data required time                                                                               -0.751
data arrival time                                                                                 1.824
-------------------------------------------------------------------------------------------------------
slack (MET)                                                                                       1.073


#Path 65
Startpoint: $auto$memory_libmap.cc:2266:execute$3319[12].Q[0] (dffre at (6,6) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3319[12].D[0] (dffre at (6,6) clocked by clock0)
Path Type : hold

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock0.inpad[0] (.input at (10,4))                                                       0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$3319[12].C[0] (dffre at (6,6))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                            0.029     0.808
$auto$memory_libmap.cc:2266:execute$3319[12].Q[0] (dffre at (6,6)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                  0.066     0.874
rq_a[12].in[2] (.names at (6,6))                                                         0.000     0.874
| (primitive '.names' combinational delay)                                               0.101     0.976
rq_a[12].out[0] (.names at (6,6))                                                        0.000     0.976
| (intra 'clb' routing)                                                                  0.000     0.976
| (OPIN:61373 side: (TOP,) (6,6,0)0))                                                    0.000     0.976
| (CHANX:104803 L4 length:4 (6,6,0)-> (3,6,0))                                           0.119     1.094
| (CHANY:110055 L4 length:4 (5,6,0)-> (5,3,0))                                           0.119     1.213
| (CHANX:104147 L1 length:1 (5,5,0)-> (5,5,0))                                           0.061     1.274
| (CHANY:109584 L1 length:1 (4,6,0)-> (4,6,0))                                           0.061     1.335
| (CHANX:104940 L4 length:4 (5,6,0)-> (8,6,0))                                           0.119     1.454
| (CHANY:110823 L1 length:1 (6,6,0)-> (6,6,0))                                           0.061     1.515
| (IPIN:61430 side: (RIGHT,) (6,6,0)0))                                                  0.101     1.616
| (intra 'clb' routing)                                                                  0.210     1.826
$auto$memory_libmap.cc:2266:execute$3319[12].D[0] (dffre at (6,6))                       0.000     1.826
data arrival time                                                                                  1.826

clock clock0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock0.inpad[0] (.input at (10,4))                                                       0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$3319[12].C[0] (dffre at (6,6))                       0.000     0.779
clock uncertainty                                                                        0.000     0.779
cell hold time                                                                          -0.028     0.751
data required time                                                                                 0.751
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.751
data arrival time                                                                                  1.826
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        1.075


#Path 66
Startpoint: $auto$memory_libmap.cc:2267:execute$3313.Q[0] (dffre at (5,5) clocked by clock1)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3312[2].D[0] (dffre at (6,5) clocked by clock1)
Path Type : hold

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                0.000     0.000
clock source latency                                                                    0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                       0.000     0.000
| (intra 'io' routing)                                                                  0.779     0.779
| (inter-block routing:global net)                                                      0.000     0.779
| (intra 'clb' routing)                                                                 0.000     0.779
$auto$memory_libmap.cc:2267:execute$3313.C[0] (dffre at (5,5))                          0.000     0.779
| (primitive 'dffre' Tcq_min)                                                           0.029     0.808
$auto$memory_libmap.cc:2267:execute$3313.Q[0] (dffre at (5,5)) [clock-to-output]        0.000     0.808
| (intra 'clb' routing)                                                                 0.000     0.808
| (OPIN:53681 side: (RIGHT,) (5,5,0)0))                                                 0.000     0.808
| (CHANY:110182 L4 length:4 (5,5,0)-> (5,8,0))                                          0.119     0.927
| (CHANX:104948 L1 length:1 (6,6,0)-> (6,6,0))                                          0.061     0.988
| (IPIN:61393 side: (TOP,) (6,6,0)0))                                                   0.101     1.089
| (intra 'clb' routing)                                                                 0.066     1.155
rq_b[2].in[0] (.names at (6,6))                                                         0.000     1.155
| (primitive '.names' combinational delay)                                              0.065     1.220
rq_b[2].out[0] (.names at (6,6))                                                        0.000     1.220
| (intra 'clb' routing)                                                                 0.000     1.220
| (OPIN:61365 side: (TOP,) (6,6,0)0))                                                   0.000     1.220
| (CHANX:104978 L4 length:4 (6,6,0)-> (9,6,0))                                          0.119     1.339
| (CHANY:112027 L1 length:1 (8,6,0)-> (8,6,0))                                          0.061     1.400
| (CHANX:104199 L4 length:4 (8,5,0)-> (5,5,0))                                          0.119     1.519
| (IPIN:53850 side: (TOP,) (6,5,0)0))                                                   0.101     1.619
| (intra 'clb' routing)                                                                 0.221     1.840
$auto$memory_libmap.cc:2266:execute$3312[2].D[0] (dffre at (6,5))                       0.000     1.840
data arrival time                                                                                 1.840

clock clock1 (rise edge)                                                                0.000     0.000
clock source latency                                                                    0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                       0.000     0.000
| (intra 'io' routing)                                                                  0.779     0.779
| (inter-block routing:global net)                                                      0.000     0.779
| (intra 'clb' routing)                                                                 0.000     0.779
$auto$memory_libmap.cc:2266:execute$3312[2].C[0] (dffre at (6,5))                       0.000     0.779
clock uncertainty                                                                       0.000     0.779
cell hold time                                                                         -0.028     0.751
data required time                                                                                0.751
-------------------------------------------------------------------------------------------------------
data required time                                                                               -0.751
data arrival time                                                                                 1.840
-------------------------------------------------------------------------------------------------------
slack (MET)                                                                                       1.089


#Path 67
Startpoint: wd_a[15].inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].WDATA_B1[14] (RS_TDP36K at (7,5) clocked by clock0)
Path Type : hold

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
input external delay                                                                                           1.000     1.000
wd_a[15].inpad[0] (.input at (6,8))                                                                            0.000     1.000
| (intra 'io' routing)                                                                                         0.779     1.779
| (OPIN:87212 side: (RIGHT,) (6,8,0)0))                                                                        0.000     1.779
| (CHANY:110785 L4 length:4 (6,8,0)-> (6,5,0))                                                                 0.119     1.898
| (CHANX:104324 L4 length:4 (7,5,0)-> (10,5,0))                                                                0.119     2.017
| (IPIN:54478 side: (TOP,) (7,5,0)0))                                                                          0.101     2.118
| (intra 'bram' routing)                                                                                       0.000     2.118
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].WDATA_B1[14] (RS_TDP36K at (7,5))                       0.000     2.118
data arrival time                                                                                                        2.118

clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
clock0.inpad[0] (.input at (10,4))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                             0.000     0.779
| (intra 'bram' routing)                                                                                       0.000     0.779
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_B1[0] (RS_TDP36K at (7,5))                          0.000     0.779
clock uncertainty                                                                                              0.000     0.779
cell hold time                                                                                                 0.241     1.020
data required time                                                                                                       1.020
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      -1.020
data arrival time                                                                                                        2.118
------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                              1.098


#Path 68
Startpoint: wd_a[0].inpad[0] (.input at (5,8) clocked by clock0)
Endpoint  : $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].WDATA_B1[0] (RS_TDP36K at (7,5) clocked by clock0)
Path Type : hold

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          1.000     1.000
wd_a[0].inpad[0] (.input at (5,8))                                                                            0.000     1.000
| (intra 'io' routing)                                                                                        0.779     1.779
| (OPIN:84333 side: (RIGHT,) (5,8,0)0))                                                                       0.000     1.779
| (CHANY:110229 L4 length:3 (5,8,0)-> (5,6,0))                                                                0.119     1.898
| (CHANX:104246 L4 length:4 (6,5,0)-> (9,5,0))                                                                0.119     2.017
| (IPIN:54483 side: (TOP,) (7,5,0)0))                                                                         0.101     2.118
| (intra 'bram' routing)                                                                                      0.000     2.118
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].WDATA_B1[0] (RS_TDP36K at (7,5))                       0.000     2.118
data arrival time                                                                                                       2.118

clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock0.inpad[0] (.input at (10,4))                                                                            0.000     0.000
| (intra 'io' routing)                                                                                        0.779     0.779
| (inter-block routing:global net)                                                                            0.000     0.779
| (intra 'bram' routing)                                                                                      0.000     0.779
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_B1[0] (RS_TDP36K at (7,5))                         0.000     0.779
clock uncertainty                                                                                             0.000     0.779
cell hold time                                                                                                0.241     1.020
data required time                                                                                                      1.020
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -1.020
data arrival time                                                                                                       2.118
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             1.098


#Path 69
Startpoint: wd_a[21].inpad[0] (.input at (8,8) clocked by clock0)
Endpoint  : $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].WDATA_B2[3] (RS_TDP36K at (7,5) clocked by clock0)
Path Type : hold

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          1.000     1.000
wd_a[21].inpad[0] (.input at (8,8))                                                                           0.000     1.000
| (intra 'io' routing)                                                                                        0.779     1.779
| (OPIN:92914 side: (TOP,) (8,8,0)0))                                                                         0.000     1.779
| (CHANX:106549 L1 length:1 (8,8,0)-> (8,8,0))                                                                0.061     1.840
| (CHANY:111407 L4 length:4 (7,8,0)-> (7,5,0))                                                                0.119     1.959
| (IPIN:54528 side: (RIGHT,) (7,5,0)0))                                                                       0.101     2.060
| (intra 'bram' routing)                                                                                      0.000     2.060
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].WDATA_B2[3] (RS_TDP36K at (7,5))                       0.000     2.060
data arrival time                                                                                                       2.060

clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock0.inpad[0] (.input at (10,4))                                                                            0.000     0.000
| (intra 'io' routing)                                                                                        0.779     0.779
| (inter-block routing:global net)                                                                            0.000     0.779
| (intra 'bram' routing)                                                                                      0.000     0.779
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_B2[0] (RS_TDP36K at (7,5))                         0.000     0.779
clock uncertainty                                                                                             0.000     0.779
cell hold time                                                                                                0.168     0.947
data required time                                                                                                      0.947
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -0.947
data arrival time                                                                                                       2.060
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             1.113


#Path 70
Startpoint: $auto$memory_libmap.cc:2267:execute$3313.Q[0] (dffre at (5,5) clocked by clock1)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3312[11].D[0] (dffre at (6,5) clocked by clock1)
Path Type : hold

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2267:execute$3313.C[0] (dffre at (5,5))                           0.000     0.779
| (primitive 'dffre' Tcq_min)                                                            0.029     0.808
$auto$memory_libmap.cc:2267:execute$3313.Q[0] (dffre at (5,5)) [clock-to-output]         0.000     0.808
| (intra 'clb' routing)                                                                  0.000     0.808
| (OPIN:53681 side: (RIGHT,) (5,5,0)0))                                                  0.000     0.808
| (CHANY:110182 L4 length:4 (5,5,0)-> (5,8,0))                                           0.119     0.927
| (CHANX:104948 L1 length:1 (6,6,0)-> (6,6,0))                                           0.061     0.988
| (IPIN:61393 side: (TOP,) (6,6,0)0))                                                    0.101     1.089
| (intra 'clb' routing)                                                                  0.066     1.155
rq_b[11].in[0] (.names at (6,6))                                                         0.000     1.155
| (primitive '.names' combinational delay)                                               0.101     1.256
rq_b[11].out[0] (.names at (6,6))                                                        0.000     1.256
| (intra 'clb' routing)                                                                  0.000     1.256
| (OPIN:61370 side: (TOP,) (6,6,0)0))                                                    0.000     1.256
| (CHANX:105004 L4 length:4 (6,6,0)-> (9,6,0))                                           0.119     1.375
| (CHANY:112041 L1 length:1 (8,6,0)-> (8,6,0))                                           0.061     1.436
| (CHANX:104185 L4 length:4 (8,5,0)-> (5,5,0))                                           0.119     1.555
| (IPIN:53862 side: (TOP,) (6,5,0)0))                                                    0.101     1.656
| (intra 'clb' routing)                                                                  0.210     1.865
$auto$memory_libmap.cc:2266:execute$3312[11].D[0] (dffre at (6,5))                       0.000     1.865
data arrival time                                                                                  1.865

clock clock1 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$3312[11].C[0] (dffre at (6,5))                       0.000     0.779
clock uncertainty                                                                        0.000     0.779
cell hold time                                                                          -0.028     0.751
data required time                                                                                 0.751
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.751
data arrival time                                                                                  1.865
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        1.115


#Path 71
Startpoint: $auto$memory_libmap.cc:2267:execute$3313.Q[0] (dffre at (5,5) clocked by clock1)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3312[23].D[0] (dffre at (6,5) clocked by clock1)
Path Type : hold

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2267:execute$3313.C[0] (dffre at (5,5))                           0.000     0.779
| (primitive 'dffre' Tcq_min)                                                            0.029     0.808
$auto$memory_libmap.cc:2267:execute$3313.Q[0] (dffre at (5,5)) [clock-to-output]         0.000     0.808
| (intra 'clb' routing)                                                                  0.000     0.808
| (OPIN:53681 side: (RIGHT,) (5,5,0)0))                                                  0.000     0.808
| (CHANY:110182 L4 length:4 (5,5,0)-> (5,8,0))                                           0.119     0.927
| (CHANX:104948 L1 length:1 (6,6,0)-> (6,6,0))                                           0.061     0.988
| (IPIN:61393 side: (TOP,) (6,6,0)0))                                                    0.101     1.089
| (intra 'clb' routing)                                                                  0.066     1.155
rq_b[23].in[0] (.names at (6,6))                                                         0.000     1.155
| (primitive '.names' combinational delay)                                               0.101     1.256
rq_b[23].out[0] (.names at (6,6))                                                        0.000     1.256
| (intra 'clb' routing)                                                                  0.000     1.256
| (OPIN:61376 side: (RIGHT,) (6,6,0)0))                                                  0.000     1.256
| (CHANY:110800 L1 length:1 (6,6,0)-> (6,6,0))                                           0.061     1.317
| (CHANX:105068 L4 length:4 (7,6,0)-> (10,6,0))                                          0.119     1.436
| (CHANY:112039 L1 length:1 (8,6,0)-> (8,6,0))                                           0.061     1.497
| (CHANX:104187 L4 length:4 (8,5,0)-> (5,5,0))                                           0.119     1.616
| (IPIN:53858 side: (TOP,) (6,5,0)0))                                                    0.101     1.717
| (intra 'clb' routing)                                                                  0.165     1.882
$auto$memory_libmap.cc:2266:execute$3312[23].D[0] (dffre at (6,5))                       0.000     1.882
data arrival time                                                                                  1.882

clock clock1 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$3312[23].C[0] (dffre at (6,5))                       0.000     0.779
clock uncertainty                                                                        0.000     0.779
cell hold time                                                                          -0.028     0.751
data required time                                                                                 0.751
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.751
data arrival time                                                                                  1.882
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        1.131


#Path 72
Startpoint: wd_a[17].inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].WDATA_B1[17] (RS_TDP36K at (7,5) clocked by clock0)
Path Type : hold

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
input external delay                                                                                           1.000     1.000
wd_a[17].inpad[0] (.input at (6,8))                                                                            0.000     1.000
| (intra 'io' routing)                                                                                         0.779     1.779
| (OPIN:87214 side: (RIGHT,) (6,8,0)0))                                                                        0.000     1.779
| (CHANY:110897 L4 length:2 (6,8,0)-> (6,7,0))                                                                 0.119     1.898
| (CHANX:105042 L4 length:4 (7,6,0)-> (10,6,0))                                                                0.119     2.017
| (CHANY:111415 L1 length:1 (7,6,0)-> (7,6,0))                                                                 0.061     2.078
| (IPIN:54626 side: (RIGHT,) (7,6,0)0))                                                                        0.101     2.179
| (intra 'bram' routing)                                                                                       0.000     2.179
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].WDATA_B1[17] (RS_TDP36K at (7,5))                       0.000     2.179
data arrival time                                                                                                        2.179

clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
clock0.inpad[0] (.input at (10,4))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                             0.000     0.779
| (intra 'bram' routing)                                                                                       0.000     0.779
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_B1[0] (RS_TDP36K at (7,5))                          0.000     0.779
clock uncertainty                                                                                              0.000     0.779
cell hold time                                                                                                 0.241     1.020
data required time                                                                                                       1.020
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      -1.020
data arrival time                                                                                                        2.179
------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                              1.159


#Path 73
Startpoint: wd_a[16].inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].WDATA_B1[15] (RS_TDP36K at (7,5) clocked by clock0)
Path Type : hold

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
input external delay                                                                                           1.000     1.000
wd_a[16].inpad[0] (.input at (6,8))                                                                            0.000     1.000
| (intra 'io' routing)                                                                                         0.779     1.779
| (OPIN:87213 side: (RIGHT,) (6,8,0)0))                                                                        0.000     1.779
| (CHANY:110841 L4 length:3 (6,8,0)-> (6,6,0))                                                                 0.119     1.898
| (CHANX:104314 L4 length:4 (7,5,0)-> (10,5,0))                                                                0.119     2.017
| (CHANY:111375 L1 length:1 (7,5,0)-> (7,5,0))                                                                 0.061     2.078
| (IPIN:54520 side: (RIGHT,) (7,5,0)0))                                                                        0.101     2.179
| (intra 'bram' routing)                                                                                       0.000     2.179
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].WDATA_B1[15] (RS_TDP36K at (7,5))                       0.000     2.179
data arrival time                                                                                                        2.179

clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
clock0.inpad[0] (.input at (10,4))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                             0.000     0.779
| (intra 'bram' routing)                                                                                       0.000     0.779
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_B1[0] (RS_TDP36K at (7,5))                          0.000     0.779
clock uncertainty                                                                                              0.000     0.779
cell hold time                                                                                                 0.241     1.020
data required time                                                                                                       1.020
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      -1.020
data arrival time                                                                                                        2.179
------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                              1.159


#Path 74
Startpoint: wd_a[4].inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].WDATA_B1[4] (RS_TDP36K at (7,5) clocked by clock0)
Path Type : hold

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          1.000     1.000
wd_a[4].inpad[0] (.input at (6,8))                                                                            0.000     1.000
| (intra 'io' routing)                                                                                        0.779     1.779
| (OPIN:87153 side: (TOP,) (6,8,0)0))                                                                         0.000     1.779
| (CHANX:106418 L1 length:1 (6,8,0)-> (6,8,0))                                                                0.061     1.840
| (CHANY:110929 L1 length:1 (6,8,0)-> (6,8,0))                                                                0.061     1.901
| (CHANX:105746 L1 length:1 (7,7,0)-> (7,7,0))                                                                0.061     1.962
| (CHANY:111473 L1 length:1 (7,7,0)-> (7,7,0))                                                                0.061     2.023
| (CHANX:105009 L1 length:1 (7,6,0)-> (7,6,0))                                                                0.061     2.084
| (IPIN:54596 side: (TOP,) (7,6,0)0))                                                                         0.101     2.185
| (intra 'bram' routing)                                                                                      0.000     2.185
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].WDATA_B1[4] (RS_TDP36K at (7,5))                       0.000     2.185
data arrival time                                                                                                       2.185

clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock0.inpad[0] (.input at (10,4))                                                                            0.000     0.000
| (intra 'io' routing)                                                                                        0.779     0.779
| (inter-block routing:global net)                                                                            0.000     0.779
| (intra 'bram' routing)                                                                                      0.000     0.779
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_B1[0] (RS_TDP36K at (7,5))                         0.000     0.779
clock uncertainty                                                                                             0.000     0.779
cell hold time                                                                                                0.241     1.020
data required time                                                                                                      1.020
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -1.020
data arrival time                                                                                                       2.185
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             1.165


#Path 75
Startpoint: $auto$memory_libmap.cc:2266:execute$3319[15].Q[0] (dffre at (3,6) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3319[15].D[0] (dffre at (3,6) clocked by clock0)
Path Type : hold

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock0.inpad[0] (.input at (10,4))                                                       0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$3319[15].C[0] (dffre at (3,6))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                            0.029     0.808
$auto$memory_libmap.cc:2266:execute$3319[15].Q[0] (dffre at (3,6)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                  0.000     0.808
| (OPIN:61075 side: (RIGHT,) (3,6,0)0))                                                  0.000     0.808
| (CHANY:108835 L4 length:4 (3,6,0)-> (3,3,0))                                           0.119     0.927
| (CHANX:104134 L4 length:4 (4,5,0)-> (7,5,0))                                           0.119     1.046
| (IPIN:53714 side: (TOP,) (5,5,0)0))                                                    0.101     1.147
| (intra 'clb' routing)                                                                  0.066     1.213
rq_a[15].in[2] (.names at (5,5))                                                         0.000     1.213
| (primitive '.names' combinational delay)                                               0.099     1.312
rq_a[15].out[0] (.names at (5,5))                                                        0.000     1.312
| (intra 'clb' routing)                                                                  0.000     1.312
| (OPIN:53688 side: (RIGHT,) (5,5,0)0))                                                  0.000     1.312
| (CHANY:110180 L4 length:4 (5,5,0)-> (5,8,0))                                           0.119     1.431
| (CHANX:104013 L4 length:4 (5,5,0)-> (2,5,0))                                           0.119     1.550
| (CHANY:108998 L1 length:1 (3,6,0)-> (3,6,0))                                           0.061     1.611
| (IPIN:61128 side: (RIGHT,) (3,6,0)0))                                                  0.101     1.711
| (intra 'clb' routing)                                                                  0.210     1.921
$auto$memory_libmap.cc:2266:execute$3319[15].D[0] (dffre at (3,6))                       0.000     1.921
data arrival time                                                                                  1.921

clock clock0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock0.inpad[0] (.input at (10,4))                                                       0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$3319[15].C[0] (dffre at (3,6))                       0.000     0.779
clock uncertainty                                                                        0.000     0.779
cell hold time                                                                          -0.028     0.751
data required time                                                                                 0.751
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.751
data arrival time                                                                                  1.921
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        1.170


#Path 76
Startpoint: wd_a[23].inpad[0] (.input at (8,8) clocked by clock0)
Endpoint  : $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].WDATA_B2[5] (RS_TDP36K at (7,5) clocked by clock0)
Path Type : hold

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          1.000     1.000
wd_a[23].inpad[0] (.input at (8,8))                                                                           0.000     1.000
| (intra 'io' routing)                                                                                        0.779     1.779
| (OPIN:92916 side: (TOP,) (8,8,0)0))                                                                         0.000     1.779
| (CHANX:106409 L4 length:4 (8,8,0)-> (5,8,0))                                                                0.119     1.898
| (CHANY:111387 L4 length:4 (7,8,0)-> (7,5,0))                                                                0.119     2.017
| (IPIN:54629 side: (RIGHT,) (7,6,0)0))                                                                       0.101     2.118
| (intra 'bram' routing)                                                                                      0.000     2.118
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].WDATA_B2[5] (RS_TDP36K at (7,5))                       0.000     2.118
data arrival time                                                                                                       2.118

clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock0.inpad[0] (.input at (10,4))                                                                            0.000     0.000
| (intra 'io' routing)                                                                                        0.779     0.779
| (inter-block routing:global net)                                                                            0.000     0.779
| (intra 'bram' routing)                                                                                      0.000     0.779
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_B2[0] (RS_TDP36K at (7,5))                         0.000     0.779
clock uncertainty                                                                                             0.000     0.779
cell hold time                                                                                                0.168     0.947
data required time                                                                                                      0.947
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -0.947
data arrival time                                                                                                       2.118
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             1.171


#Path 77
Startpoint: wd_a[34].inpad[0] (.input at (10,3) clocked by clock0)
Endpoint  : $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].WDATA_B2[15] (RS_TDP36K at (7,5) clocked by clock0)
Path Type : hold

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
input external delay                                                                                           1.000     1.000
wd_a[34].inpad[0] (.input at (10,3))                                                                           0.000     1.000
| (intra 'io' routing)                                                                                         0.779     1.779
| (OPIN:41950 side: (TOP,) (10,3,0)0))                                                                         0.000     1.779
| (CHANX:102845 L4 length:4 (10,3,0)-> (7,3,0))                                                                0.119     1.898
| (CHANY:111320 L4 length:4 (7,4,0)-> (7,7,0))                                                                 0.119     2.017
| (IPIN:54774 side: (RIGHT,) (7,7,0)0))                                                                        0.101     2.118
| (intra 'bram' routing)                                                                                       0.000     2.118
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].WDATA_B2[15] (RS_TDP36K at (7,5))                       0.000     2.118
data arrival time                                                                                                        2.118

clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
clock0.inpad[0] (.input at (10,4))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                             0.000     0.779
| (intra 'bram' routing)                                                                                       0.000     0.779
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_B2[0] (RS_TDP36K at (7,5))                          0.000     0.779
clock uncertainty                                                                                              0.000     0.779
cell hold time                                                                                                 0.168     0.947
data required time                                                                                                       0.947
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      -0.947
data arrival time                                                                                                        2.118
------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                              1.171


#Path 78
Startpoint: wd_a[26].inpad[0] (.input at (8,8) clocked by clock0)
Endpoint  : $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].WDATA_B2[16] (RS_TDP36K at (7,5) clocked by clock0)
Path Type : hold

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
input external delay                                                                                           1.000     1.000
wd_a[26].inpad[0] (.input at (8,8))                                                                            0.000     1.000
| (intra 'io' routing)                                                                                         0.779     1.779
| (OPIN:92919 side: (TOP,) (8,8,0)0))                                                                          0.000     1.779
| (CHANX:106558 L1 length:1 (8,8,0)-> (8,8,0))                                                                 0.061     1.840
| (CHANY:112157 L1 length:1 (8,8,0)-> (8,8,0))                                                                 0.061     1.901
| (CHANX:105669 L4 length:4 (8,7,0)-> (5,7,0))                                                                 0.119     2.020
| (IPIN:54671 side: (TOP,) (7,7,0)0))                                                                          0.101     2.121
| (intra 'bram' routing)                                                                                       0.000     2.121
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].WDATA_B2[16] (RS_TDP36K at (7,5))                       0.000     2.121
data arrival time                                                                                                        2.121

clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
clock0.inpad[0] (.input at (10,4))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                             0.000     0.779
| (intra 'bram' routing)                                                                                       0.000     0.779
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_B2[0] (RS_TDP36K at (7,5))                          0.000     0.779
clock uncertainty                                                                                              0.000     0.779
cell hold time                                                                                                 0.168     0.947
data required time                                                                                                       0.947
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      -0.947
data arrival time                                                                                                        2.121
------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                              1.174


#Path 79
Startpoint: $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_A2[10] (RS_TDP36K at (7,5) clocked by clock1)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3312[29].D[0] (dffre at (6,5) clocked by clock1)
Path Type : hold

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                             0.000     0.779
| (intra 'bram' routing)                                                                                       0.000     0.779
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_A2[0] (RS_TDP36K at (7,5))                          0.000     0.779
| (primitive 'RS_TDP36K' Tcq_min)                                                                              0.031     0.810
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_A2[10] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     0.810
| (intra 'bram' routing)                                                                                       0.000     0.810
| (OPIN:54440 side: (TOP,) (7,6,0)0))                                                                          0.000     0.810
| (CHANX:104853 L4 length:4 (7,6,0)-> (4,6,0))                                                                 0.119     0.929
| (IPIN:61242 side: (TOP,) (5,6,0)0))                                                                          0.101     1.030
| (intra 'clb' routing)                                                                                        0.066     1.096
rq_b[29].in[1] (.names at (5,6))                                                                               0.000     1.096
| (primitive '.names' combinational delay)                                                                     0.101     1.197
rq_b[29].out[0] (.names at (5,6))                                                                              0.000     1.197
| (intra 'clb' routing)                                                                                        0.000     1.197
| (OPIN:61217 side: (TOP,) (5,6,0)0))                                                                          0.000     1.197
| (CHANX:104745 L4 length:4 (5,6,0)-> (2,6,0))                                                                 0.119     1.316
| (CHANX:104763 L1 length:1 (3,6,0)-> (3,6,0))                                                                 0.061     1.377
| (CHANY:108227 L4 length:4 (2,6,0)-> (2,3,0))                                                                 0.119     1.496
| (CHANX:104070 L4 length:4 (3,5,0)-> (6,5,0))                                                                 0.119     1.615
| (IPIN:53851 side: (TOP,) (6,5,0)0))                                                                          0.101     1.716
| (intra 'clb' routing)                                                                                        0.221     1.936
$auto$memory_libmap.cc:2266:execute$3312[29].D[0] (dffre at (6,5))                                             0.000     1.936
data arrival time                                                                                                        1.936

clock clock1 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                             0.000     0.779
| (intra 'clb' routing)                                                                                        0.000     0.779
$auto$memory_libmap.cc:2266:execute$3312[29].C[0] (dffre at (6,5))                                             0.000     0.779
clock uncertainty                                                                                              0.000     0.779
cell hold time                                                                                                -0.028     0.751
data required time                                                                                                       0.751
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      -0.751
data arrival time                                                                                                        1.936
------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                              1.185


#Path 80
Startpoint: wd_b[18].inpad[0] (.input at (5,1) clocked by clock0)
Endpoint  : $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].WDATA_A2[0] (RS_TDP36K at (7,5) clocked by clock1)
Path Type : hold

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          1.000     1.000
wd_b[18].inpad[0] (.input at (5,1))                                                                           0.000     1.000
| (intra 'io' routing)                                                                                        0.779     1.779
| (OPIN:12968 side: (TOP,) (5,1,0)0))                                                                         0.000     1.779
| (CHANX:101248 L4 length:4 (5,1,0)-> (8,1,0))                                                                0.119     1.898
| (CHANY:111204 L4 length:4 (7,2,0)-> (7,5,0))                                                                0.119     2.017
| (IPIN:54508 side: (RIGHT,) (7,5,0)0))                                                                       0.101     2.118
| (intra 'bram' routing)                                                                                      0.000     2.118
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].WDATA_A2[0] (RS_TDP36K at (7,5))                       0.000     2.118
data arrival time                                                                                                       2.118

clock clock1 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.779     0.779
| (inter-block routing:global net)                                                                            0.000     0.779
| (intra 'bram' routing)                                                                                      0.000     0.779
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_A2[0] (RS_TDP36K at (7,5))                         0.000     0.779
clock uncertainty                                                                                             0.000     0.779
cell hold time                                                                                                0.144     0.924
data required time                                                                                                      0.924
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -0.924
data arrival time                                                                                                       2.118
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             1.194


#Path 81
Startpoint: wd_b[19].inpad[0] (.input at (6,1) clocked by clock0)
Endpoint  : $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].WDATA_A2[1] (RS_TDP36K at (7,5) clocked by clock1)
Path Type : hold

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          1.000     1.000
wd_b[19].inpad[0] (.input at (6,1))                                                                           0.000     1.000
| (intra 'io' routing)                                                                                        0.779     1.779
| (OPIN:15842 side: (TOP,) (6,1,0)0))                                                                         0.000     1.779
| (CHANX:101268 L1 length:1 (6,1,0)-> (6,1,0))                                                                0.061     1.840
| (CHANY:110604 L4 length:4 (6,2,0)-> (6,5,0))                                                                0.119     1.959
| (CHANX:104272 L1 length:1 (7,5,0)-> (7,5,0))                                                                0.061     2.020
| (IPIN:54494 side: (TOP,) (7,5,0)0))                                                                         0.101     2.121
| (intra 'bram' routing)                                                                                      0.000     2.121
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].WDATA_A2[1] (RS_TDP36K at (7,5))                       0.000     2.121
data arrival time                                                                                                       2.121

clock clock1 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.779     0.779
| (inter-block routing:global net)                                                                            0.000     0.779
| (intra 'bram' routing)                                                                                      0.000     0.779
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_A2[0] (RS_TDP36K at (7,5))                         0.000     0.779
clock uncertainty                                                                                             0.000     0.779
cell hold time                                                                                                0.144     0.924
data required time                                                                                                      0.924
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -0.924
data arrival time                                                                                                       2.121
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             1.197


#Path 82
Startpoint: addr_a[8].inpad[0] (.input at (5,8) clocked by clock0)
Endpoint  : $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].ADDR_B2[13] (RS_TDP36K at (7,5) clocked by clock0)
Path Type : hold

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          1.000     1.000
addr_a[8].inpad[0] (.input at (5,8))                                                                          0.000     1.000
| (intra 'io' routing)                                                                                        0.779     1.779
| (OPIN:84282 side: (TOP,) (5,8,0)0))                                                                         0.000     1.779
| (CHANX:106404 L4 length:4 (5,8,0)-> (8,8,0))                                                                0.119     1.898
| (CHANY:111385 L4 length:4 (7,8,0)-> (7,5,0))                                                                0.119     2.017
| (IPIN:54788 side: (RIGHT,) (7,7,0)0))                                                                       0.101     2.118
| (intra 'bram' routing)                                                                                      0.000     2.118
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].ADDR_B2[13] (RS_TDP36K at (7,5))                       0.000     2.118
data arrival time                                                                                                       2.118

clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock0.inpad[0] (.input at (10,4))                                                                            0.000     0.000
| (intra 'io' routing)                                                                                        0.779     0.779
| (inter-block routing:global net)                                                                            0.000     0.779
| (intra 'bram' routing)                                                                                      0.000     0.779
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_B2[0] (RS_TDP36K at (7,5))                         0.000     0.779
clock uncertainty                                                                                             0.000     0.779
cell hold time                                                                                                0.133     0.913
data required time                                                                                                      0.913
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -0.913
data arrival time                                                                                                       2.118
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             1.205


#Path 83
Startpoint: addr_a[4].inpad[0] (.input at (5,8) clocked by clock0)
Endpoint  : $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].ADDR_B2[9] (RS_TDP36K at (7,5) clocked by clock0)
Path Type : hold

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                         0.000     0.000
input external delay                                                                                         1.000     1.000
addr_a[4].inpad[0] (.input at (5,8))                                                                         0.000     1.000
| (intra 'io' routing)                                                                                       0.779     1.779
| (OPIN:84278 side: (TOP,) (5,8,0)0))                                                                        0.000     1.779
| (CHANX:106396 L4 length:4 (5,8,0)-> (8,8,0))                                                               0.119     1.898
| (CHANY:111379 L4 length:4 (7,8,0)-> (7,5,0))                                                               0.119     2.017
| (IPIN:54776 side: (RIGHT,) (7,7,0)0))                                                                      0.101     2.118
| (intra 'bram' routing)                                                                                     0.000     2.118
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].ADDR_B2[9] (RS_TDP36K at (7,5))                       0.000     2.118
data arrival time                                                                                                      2.118

clock clock0 (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                         0.000     0.000
clock0.inpad[0] (.input at (10,4))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                       0.779     0.779
| (inter-block routing:global net)                                                                           0.000     0.779
| (intra 'bram' routing)                                                                                     0.000     0.779
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_B2[0] (RS_TDP36K at (7,5))                        0.000     0.779
clock uncertainty                                                                                            0.000     0.779
cell hold time                                                                                               0.133     0.913
data required time                                                                                                     0.913
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -0.913
data arrival time                                                                                                      2.118
----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                            1.205


#Path 84
Startpoint: addr_a[7].inpad[0] (.input at (5,8) clocked by clock0)
Endpoint  : $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].ADDR_B2[12] (RS_TDP36K at (7,5) clocked by clock0)
Path Type : hold

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          1.000     1.000
addr_a[7].inpad[0] (.input at (5,8))                                                                          0.000     1.000
| (intra 'io' routing)                                                                                        0.779     1.779
| (OPIN:84281 side: (TOP,) (5,8,0)0))                                                                         0.000     1.779
| (CHANX:106402 L4 length:4 (5,8,0)-> (8,8,0))                                                                0.119     1.898
| (CHANY:111447 L4 length:3 (7,8,0)-> (7,6,0))                                                                0.119     2.017
| (IPIN:54785 side: (RIGHT,) (7,7,0)0))                                                                       0.101     2.118
| (intra 'bram' routing)                                                                                      0.000     2.118
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].ADDR_B2[12] (RS_TDP36K at (7,5))                       0.000     2.118
data arrival time                                                                                                       2.118

clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock0.inpad[0] (.input at (10,4))                                                                            0.000     0.000
| (intra 'io' routing)                                                                                        0.779     0.779
| (inter-block routing:global net)                                                                            0.000     0.779
| (intra 'bram' routing)                                                                                      0.000     0.779
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_B2[0] (RS_TDP36K at (7,5))                         0.000     0.779
clock uncertainty                                                                                             0.000     0.779
cell hold time                                                                                                0.133     0.913
data required time                                                                                                      0.913
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -0.913
data arrival time                                                                                                       2.118
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             1.205


#Path 85
Startpoint: addr_a[7].inpad[0] (.input at (5,8) clocked by clock0)
Endpoint  : $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].ADDR_B1[12] (RS_TDP36K at (7,5) clocked by clock0)
Path Type : hold

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          1.000     1.000
addr_a[7].inpad[0] (.input at (5,8))                                                                          0.000     1.000
| (intra 'io' routing)                                                                                        0.779     1.779
| (OPIN:84281 side: (TOP,) (5,8,0)0))                                                                         0.000     1.779
| (CHANX:106402 L4 length:4 (5,8,0)-> (8,8,0))                                                                0.119     1.898
| (CHANY:111447 L4 length:3 (7,8,0)-> (7,6,0))                                                                0.119     2.017
| (IPIN:54777 side: (RIGHT,) (7,7,0)0))                                                                       0.101     2.118
| (intra 'bram' routing)                                                                                      0.000     2.118
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].ADDR_B1[12] (RS_TDP36K at (7,5))                       0.000     2.118
data arrival time                                                                                                       2.118

clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock0.inpad[0] (.input at (10,4))                                                                            0.000     0.000
| (intra 'io' routing)                                                                                        0.779     0.779
| (inter-block routing:global net)                                                                            0.000     0.779
| (intra 'bram' routing)                                                                                      0.000     0.779
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_B1[0] (RS_TDP36K at (7,5))                         0.000     0.779
clock uncertainty                                                                                             0.000     0.779
cell hold time                                                                                                0.130     0.910
data required time                                                                                                      0.910
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -0.910
data arrival time                                                                                                       2.118
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             1.208


#Path 86
Startpoint: addr_a[4].inpad[0] (.input at (5,8) clocked by clock0)
Endpoint  : $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].ADDR_B1[9] (RS_TDP36K at (7,5) clocked by clock0)
Path Type : hold

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                         0.000     0.000
input external delay                                                                                         1.000     1.000
addr_a[4].inpad[0] (.input at (5,8))                                                                         0.000     1.000
| (intra 'io' routing)                                                                                       0.779     1.779
| (OPIN:84278 side: (TOP,) (5,8,0)0))                                                                        0.000     1.779
| (CHANX:106396 L4 length:4 (5,8,0)-> (8,8,0))                                                               0.119     1.898
| (CHANY:111379 L4 length:4 (7,8,0)-> (7,5,0))                                                               0.119     2.017
| (IPIN:54776 side: (RIGHT,) (7,7,0)0))                                                                      0.101     2.118
| (intra 'bram' routing)                                                                                     0.000     2.118
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].ADDR_B1[9] (RS_TDP36K at (7,5))                       0.000     2.118
data arrival time                                                                                                      2.118

clock clock0 (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                         0.000     0.000
clock0.inpad[0] (.input at (10,4))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                       0.779     0.779
| (inter-block routing:global net)                                                                           0.000     0.779
| (intra 'bram' routing)                                                                                     0.000     0.779
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_B1[0] (RS_TDP36K at (7,5))                        0.000     0.779
clock uncertainty                                                                                            0.000     0.779
cell hold time                                                                                               0.130     0.910
data required time                                                                                                     0.910
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -0.910
data arrival time                                                                                                      2.118
----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                            1.208


#Path 87
Startpoint: addr_a[8].inpad[0] (.input at (5,8) clocked by clock0)
Endpoint  : $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].ADDR_B1[13] (RS_TDP36K at (7,5) clocked by clock0)
Path Type : hold

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          1.000     1.000
addr_a[8].inpad[0] (.input at (5,8))                                                                          0.000     1.000
| (intra 'io' routing)                                                                                        0.779     1.779
| (OPIN:84282 side: (TOP,) (5,8,0)0))                                                                         0.000     1.779
| (CHANX:106404 L4 length:4 (5,8,0)-> (8,8,0))                                                                0.119     1.898
| (CHANY:111385 L4 length:4 (7,8,0)-> (7,5,0))                                                                0.119     2.017
| (IPIN:54788 side: (RIGHT,) (7,7,0)0))                                                                       0.101     2.118
| (intra 'bram' routing)                                                                                      0.000     2.118
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].ADDR_B1[13] (RS_TDP36K at (7,5))                       0.000     2.118
data arrival time                                                                                                       2.118

clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock0.inpad[0] (.input at (10,4))                                                                            0.000     0.000
| (intra 'io' routing)                                                                                        0.779     0.779
| (inter-block routing:global net)                                                                            0.000     0.779
| (intra 'bram' routing)                                                                                      0.000     0.779
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_B1[0] (RS_TDP36K at (7,5))                         0.000     0.779
clock uncertainty                                                                                             0.000     0.779
cell hold time                                                                                                0.130     0.910
data required time                                                                                                      0.910
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -0.910
data arrival time                                                                                                       2.118
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             1.208


#Path 88
Startpoint: $auto$memory_libmap.cc:2267:execute$3313.Q[0] (dffre at (5,5) clocked by clock1)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3312[32].D[0] (dffre at (6,5) clocked by clock1)
Path Type : hold

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2267:execute$3313.C[0] (dffre at (5,5))                           0.000     0.779
| (primitive 'dffre' Tcq_min)                                                            0.029     0.808
$auto$memory_libmap.cc:2267:execute$3313.Q[0] (dffre at (5,5)) [clock-to-output]         0.000     0.808
| (intra 'clb' routing)                                                                  0.000     0.808
| (OPIN:53681 side: (RIGHT,) (5,5,0)0))                                                  0.000     0.808
| (CHANY:110166 L4 length:4 (5,5,0)-> (5,8,0))                                           0.119     0.927
| (CHANX:105702 L1 length:1 (6,7,0)-> (6,7,0))                                           0.061     0.988
| (CHANY:110885 L1 length:1 (6,7,0)-> (6,7,0))                                           0.061     1.049
| (CHANX:104797 L4 length:4 (6,6,0)-> (3,6,0))                                           0.119     1.168
| (IPIN:61092 side: (TOP,) (3,6,0)0))                                                    0.101     1.269
| (intra 'clb' routing)                                                                  0.066     1.335
rq_b[32].in[0] (.names at (3,6))                                                         0.000     1.335
| (primitive '.names' combinational delay)                                               0.065     1.400
rq_b[32].out[0] (.names at (3,6))                                                        0.000     1.400
| (intra 'clb' routing)                                                                  0.000     1.400
| (OPIN:61065 side: (TOP,) (3,6,0)0))                                                    0.000     1.400
| (CHANX:104790 L4 length:4 (3,6,0)-> (6,6,0))                                           0.119     1.519
| (CHANY:110645 L4 length:4 (6,6,0)-> (6,3,0))                                           0.119     1.638
| (CHANX:104221 L1 length:1 (6,5,0)-> (6,5,0))                                           0.061     1.698
| (IPIN:53866 side: (TOP,) (6,5,0)0))                                                    0.101     1.799
| (intra 'clb' routing)                                                                  0.165     1.964
$auto$memory_libmap.cc:2266:execute$3312[32].D[0] (dffre at (6,5))                       0.000     1.964
data arrival time                                                                                  1.964

clock clock1 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$3312[32].C[0] (dffre at (6,5))                       0.000     0.779
clock uncertainty                                                                        0.000     0.779
cell hold time                                                                          -0.028     0.751
data required time                                                                                 0.751
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.751
data arrival time                                                                                  1.964
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        1.214


#Path 89
Startpoint: $auto$memory_libmap.cc:2266:execute$3319[34].Q[0] (dffre at (5,6) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3319[34].D[0] (dffre at (5,6) clocked by clock0)
Path Type : hold

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock0.inpad[0] (.input at (10,4))                                                       0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$3319[34].C[0] (dffre at (5,6))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                            0.029     0.808
$auto$memory_libmap.cc:2266:execute$3319[34].Q[0] (dffre at (5,6)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                  0.000     0.808
| (OPIN:61234 side: (RIGHT,) (5,6,0)0))                                                  0.000     0.808
| (CHANY:110226 L4 length:3 (5,6,0)-> (5,8,0))                                           0.119     0.927
| (CHANX:104887 L1 length:1 (5,6,0)-> (5,6,0))                                           0.061     0.988
| (IPIN:61243 side: (TOP,) (5,6,0)0))                                                    0.101     1.089
| (intra 'clb' routing)                                                                  0.066     1.155
rq_a[34].in[2] (.names at (5,6))                                                         0.000     1.155
| (primitive '.names' combinational delay)                                               0.065     1.220
rq_a[34].out[0] (.names at (5,6))                                                        0.000     1.220
| (intra 'clb' routing)                                                                  0.000     1.220
| (OPIN:61235 side: (RIGHT,) (5,6,0)0))                                                  0.000     1.220
| (CHANY:110244 L4 length:3 (5,6,0)-> (5,8,0))                                           0.119     1.339
| (CHANX:105487 L4 length:4 (5,7,0)-> (2,7,0))                                           0.119     1.458
| (CHANY:108463 L1 length:1 (2,7,0)-> (2,7,0))                                           0.061     1.519
| (CHANX:104784 L4 length:4 (3,6,0)-> (6,6,0))                                           0.119     1.638
| (CHANX:104882 L1 length:1 (5,6,0)-> (5,6,0))                                           0.061     1.698
| (IPIN:61241 side: (TOP,) (5,6,0)0))                                                    0.101     1.799
| (intra 'clb' routing)                                                                  0.167     1.967
$auto$memory_libmap.cc:2266:execute$3319[34].D[0] (dffre at (5,6))                       0.000     1.967
data arrival time                                                                                  1.967

clock clock0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock0.inpad[0] (.input at (10,4))                                                       0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$3319[34].C[0] (dffre at (5,6))                       0.000     0.779
clock uncertainty                                                                        0.000     0.779
cell hold time                                                                          -0.028     0.751
data required time                                                                                 0.751
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.751
data arrival time                                                                                  1.967
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        1.216


#Path 90
Startpoint: wd_a[7].inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].WDATA_B1[7] (RS_TDP36K at (7,5) clocked by clock0)
Path Type : hold

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          1.000     1.000
wd_a[7].inpad[0] (.input at (6,8))                                                                            0.000     1.000
| (intra 'io' routing)                                                                                        0.779     1.779
| (OPIN:87156 side: (TOP,) (6,8,0)0))                                                                         0.000     1.779
| (CHANX:106472 L4 length:4 (6,8,0)-> (9,8,0))                                                                0.119     1.898
| (CHANY:111451 L4 length:3 (7,8,0)-> (7,6,0))                                                                0.119     2.017
| (CHANY:111251 L4 length:4 (7,6,0)-> (7,3,0))                                                                0.119     2.136
| (IPIN:54635 side: (RIGHT,) (7,6,0)0))                                                                       0.101     2.237
| (intra 'bram' routing)                                                                                      0.000     2.237
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].WDATA_B1[7] (RS_TDP36K at (7,5))                       0.000     2.237
data arrival time                                                                                                       2.237

clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock0.inpad[0] (.input at (10,4))                                                                            0.000     0.000
| (intra 'io' routing)                                                                                        0.779     0.779
| (inter-block routing:global net)                                                                            0.000     0.779
| (intra 'bram' routing)                                                                                      0.000     0.779
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_B1[0] (RS_TDP36K at (7,5))                         0.000     0.779
clock uncertainty                                                                                             0.000     0.779
cell hold time                                                                                                0.241     1.020
data required time                                                                                                      1.020
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -1.020
data arrival time                                                                                                       2.237
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             1.217


#Path 91
Startpoint: wd_a[1].inpad[0] (.input at (5,8) clocked by clock0)
Endpoint  : $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].WDATA_B1[1] (RS_TDP36K at (7,5) clocked by clock0)
Path Type : hold

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          1.000     1.000
wd_a[1].inpad[0] (.input at (5,8))                                                                            0.000     1.000
| (intra 'io' routing)                                                                                        0.779     1.779
| (OPIN:84334 side: (RIGHT,) (5,8,0)0))                                                                       0.000     1.779
| (CHANY:110297 L4 length:2 (5,8,0)-> (5,7,0))                                                                0.119     1.898
| (CHANX:104986 L4 length:4 (6,6,0)-> (9,6,0))                                                                0.119     2.017
| (CHANY:111249 L4 length:4 (7,6,0)-> (7,3,0))                                                                0.119     2.136
| (IPIN:54506 side: (RIGHT,) (7,5,0)0))                                                                       0.101     2.237
| (intra 'bram' routing)                                                                                      0.000     2.237
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].WDATA_B1[1] (RS_TDP36K at (7,5))                       0.000     2.237
data arrival time                                                                                                       2.237

clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock0.inpad[0] (.input at (10,4))                                                                            0.000     0.000
| (intra 'io' routing)                                                                                        0.779     0.779
| (inter-block routing:global net)                                                                            0.000     0.779
| (intra 'bram' routing)                                                                                      0.000     0.779
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_B1[0] (RS_TDP36K at (7,5))                         0.000     0.779
clock uncertainty                                                                                             0.000     0.779
cell hold time                                                                                                0.241     1.020
data required time                                                                                                      1.020
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -1.020
data arrival time                                                                                                       2.237
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             1.217


#Path 92
Startpoint: wd_a[2].inpad[0] (.input at (5,8) clocked by clock0)
Endpoint  : $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].WDATA_B1[2] (RS_TDP36K at (7,5) clocked by clock0)
Path Type : hold

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          1.000     1.000
wd_a[2].inpad[0] (.input at (5,8))                                                                            0.000     1.000
| (intra 'io' routing)                                                                                        0.779     1.779
| (OPIN:84335 side: (RIGHT,) (5,8,0)0))                                                                       0.000     1.779
| (CHANY:110365 L4 length:1 (5,8,0)-> (5,8,0))                                                                0.119     1.898
| (CHANX:105726 L4 length:4 (6,7,0)-> (9,7,0))                                                                0.119     2.017
| (CHANY:111325 L4 length:4 (7,7,0)-> (7,4,0))                                                                0.119     2.136
| (IPIN:54523 side: (RIGHT,) (7,5,0)0))                                                                       0.101     2.237
| (intra 'bram' routing)                                                                                      0.000     2.237
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].WDATA_B1[2] (RS_TDP36K at (7,5))                       0.000     2.237
data arrival time                                                                                                       2.237

clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock0.inpad[0] (.input at (10,4))                                                                            0.000     0.000
| (intra 'io' routing)                                                                                        0.779     0.779
| (inter-block routing:global net)                                                                            0.000     0.779
| (intra 'bram' routing)                                                                                      0.000     0.779
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_B1[0] (RS_TDP36K at (7,5))                         0.000     0.779
clock uncertainty                                                                                             0.000     0.779
cell hold time                                                                                                0.241     1.020
data required time                                                                                                      1.020
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -1.020
data arrival time                                                                                                       2.237
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             1.217


#Path 93
Startpoint: wd_a[13].inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].WDATA_B1[12] (RS_TDP36K at (7,5) clocked by clock0)
Path Type : hold

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
input external delay                                                                                           1.000     1.000
wd_a[13].inpad[0] (.input at (6,8))                                                                            0.000     1.000
| (intra 'io' routing)                                                                                         0.779     1.779
| (OPIN:87162 side: (TOP,) (6,8,0)0))                                                                          0.000     1.779
| (CHANX:106437 L1 length:1 (6,8,0)-> (6,8,0))                                                                 0.061     1.840
| (CHANY:110187 L4 length:4 (5,8,0)-> (5,5,0))                                                                 0.119     1.959
| (CHANX:104960 L1 length:1 (6,6,0)-> (6,6,0))                                                                 0.061     2.020
| (CHANY:110815 L1 length:1 (6,6,0)-> (6,6,0))                                                                 0.061     2.081
| (CHANX:104288 L1 length:1 (7,5,0)-> (7,5,0))                                                                 0.061     2.142
| (IPIN:54486 side: (TOP,) (7,5,0)0))                                                                          0.101     2.243
| (intra 'bram' routing)                                                                                       0.000     2.243
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].WDATA_B1[12] (RS_TDP36K at (7,5))                       0.000     2.243
data arrival time                                                                                                        2.243

clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
clock0.inpad[0] (.input at (10,4))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                             0.000     0.779
| (intra 'bram' routing)                                                                                       0.000     0.779
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_B1[0] (RS_TDP36K at (7,5))                          0.000     0.779
clock uncertainty                                                                                              0.000     0.779
cell hold time                                                                                                 0.241     1.020
data required time                                                                                                       1.020
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      -1.020
data arrival time                                                                                                        2.243
------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                              1.223


#Path 94
Startpoint: wd_a[8].inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].WDATA_B1[16] (RS_TDP36K at (7,5) clocked by clock0)
Path Type : hold

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
input external delay                                                                                           1.000     1.000
wd_a[8].inpad[0] (.input at (6,8))                                                                             0.000     1.000
| (intra 'io' routing)                                                                                         0.779     1.779
| (OPIN:87157 side: (TOP,) (6,8,0)0))                                                                          0.000     1.779
| (CHANX:106426 L1 length:1 (6,8,0)-> (6,8,0))                                                                 0.061     1.840
| (CHANY:110937 L1 length:1 (6,8,0)-> (6,8,0))                                                                 0.061     1.901
| (CHANX:105754 L1 length:1 (7,7,0)-> (7,7,0))                                                                 0.061     1.962
| (CHANY:111481 L1 length:1 (7,7,0)-> (7,7,0))                                                                 0.061     2.023
| (CHANX:104873 L4 length:4 (7,6,0)-> (4,6,0))                                                                 0.119     2.142
| (IPIN:54604 side: (TOP,) (7,6,0)0))                                                                          0.101     2.243
| (intra 'bram' routing)                                                                                       0.000     2.243
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].WDATA_B1[16] (RS_TDP36K at (7,5))                       0.000     2.243
data arrival time                                                                                                        2.243

clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
clock0.inpad[0] (.input at (10,4))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                             0.000     0.779
| (intra 'bram' routing)                                                                                       0.000     0.779
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_B1[0] (RS_TDP36K at (7,5))                          0.000     0.779
clock uncertainty                                                                                              0.000     0.779
cell hold time                                                                                                 0.241     1.020
data required time                                                                                                       1.020
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      -1.020
data arrival time                                                                                                        2.243
------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                              1.223


#Path 95
Startpoint: wd_a[20].inpad[0] (.input at (8,8) clocked by clock0)
Endpoint  : $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].WDATA_B2[2] (RS_TDP36K at (7,5) clocked by clock0)
Path Type : hold

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          1.000     1.000
wd_a[20].inpad[0] (.input at (8,8))                                                                           0.000     1.000
| (intra 'io' routing)                                                                                        0.779     1.779
| (OPIN:92913 side: (TOP,) (8,8,0)0))                                                                         0.000     1.779
| (CHANX:106403 L4 length:4 (8,8,0)-> (5,8,0))                                                                0.119     1.898
| (CHANY:110775 L4 length:4 (6,8,0)-> (6,5,0))                                                                0.119     2.017
| (CHANX:104294 L1 length:1 (7,5,0)-> (7,5,0))                                                                0.061     2.078
| (IPIN:54489 side: (TOP,) (7,5,0)0))                                                                         0.101     2.179
| (intra 'bram' routing)                                                                                      0.000     2.179
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].WDATA_B2[2] (RS_TDP36K at (7,5))                       0.000     2.179
data arrival time                                                                                                       2.179

clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock0.inpad[0] (.input at (10,4))                                                                            0.000     0.000
| (intra 'io' routing)                                                                                        0.779     0.779
| (inter-block routing:global net)                                                                            0.000     0.779
| (intra 'bram' routing)                                                                                      0.000     0.779
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_B2[0] (RS_TDP36K at (7,5))                         0.000     0.779
clock uncertainty                                                                                             0.000     0.779
cell hold time                                                                                                0.168     0.947
data required time                                                                                                      0.947
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -0.947
data arrival time                                                                                                       2.179
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             1.232


#Path 96
Startpoint: wd_a[24].inpad[0] (.input at (8,8) clocked by clock0)
Endpoint  : $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].WDATA_B2[6] (RS_TDP36K at (7,5) clocked by clock0)
Path Type : hold

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          1.000     1.000
wd_a[24].inpad[0] (.input at (8,8))                                                                           0.000     1.000
| (intra 'io' routing)                                                                                        0.779     1.779
| (OPIN:92917 side: (TOP,) (8,8,0)0))                                                                         0.000     1.779
| (CHANX:106395 L4 length:4 (8,8,0)-> (5,8,0))                                                                0.119     1.898
| (CHANY:110769 L4 length:4 (6,8,0)-> (6,5,0))                                                                0.119     2.017
| (CHANX:105010 L1 length:1 (7,6,0)-> (7,6,0))                                                                0.061     2.078
| (IPIN:54597 side: (TOP,) (7,6,0)0))                                                                         0.101     2.179
| (intra 'bram' routing)                                                                                      0.000     2.179
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].WDATA_B2[6] (RS_TDP36K at (7,5))                       0.000     2.179
data arrival time                                                                                                       2.179

clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock0.inpad[0] (.input at (10,4))                                                                            0.000     0.000
| (intra 'io' routing)                                                                                        0.779     0.779
| (inter-block routing:global net)                                                                            0.000     0.779
| (intra 'bram' routing)                                                                                      0.000     0.779
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_B2[0] (RS_TDP36K at (7,5))                         0.000     0.779
clock uncertainty                                                                                             0.000     0.779
cell hold time                                                                                                0.168     0.947
data required time                                                                                                      0.947
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -0.947
data arrival time                                                                                                       2.179
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             1.232


#Path 97
Startpoint: wd_a[31].inpad[0] (.input at (1,5) clocked by clock0)
Endpoint  : $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].WDATA_B2[12] (RS_TDP36K at (7,5) clocked by clock0)
Path Type : hold

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
input external delay                                                                                           1.000     1.000
wd_a[31].inpad[0] (.input at (1,5))                                                                            0.000     1.000
| (intra 'io' routing)                                                                                         0.779     1.779
| (OPIN:51496 side: (TOP,) (1,5,0)0))                                                                          0.000     1.779
| (CHANX:103920 L4 length:4 (1,5,0)-> (4,5,0))                                                                 0.119     1.898
| (CHANY:108988 L1 length:1 (3,6,0)-> (3,6,0))                                                                 0.061     1.959
| (CHANX:104864 L4 length:4 (4,6,0)-> (7,6,0))                                                                 0.119     2.078
| (IPIN:54599 side: (TOP,) (7,6,0)0))                                                                          0.101     2.179
| (intra 'bram' routing)                                                                                       0.000     2.179
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].WDATA_B2[12] (RS_TDP36K at (7,5))                       0.000     2.179
data arrival time                                                                                                        2.179

clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
clock0.inpad[0] (.input at (10,4))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                             0.000     0.779
| (intra 'bram' routing)                                                                                       0.000     0.779
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_B2[0] (RS_TDP36K at (7,5))                          0.000     0.779
clock uncertainty                                                                                              0.000     0.779
cell hold time                                                                                                 0.168     0.947
data required time                                                                                                       0.947
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      -0.947
data arrival time                                                                                                        2.179
------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                              1.232


#Path 98
Startpoint: wd_b[3].inpad[0] (.input at (10,5) clocked by clock0)
Endpoint  : $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].WDATA_A1[3] (RS_TDP36K at (7,5) clocked by clock1)
Path Type : hold

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          1.000     1.000
wd_b[3].inpad[0] (.input at (10,5))                                                                           0.000     1.000
| (intra 'io' routing)                                                                                        0.779     1.779
| (OPIN:56541 side: (TOP,) (10,5,0)0))                                                                        0.000     1.779
| (CHANX:104385 L4 length:3 (10,5,0)-> (8,5,0))                                                               0.119     1.898
| (CHANX:104197 L4 length:4 (8,5,0)-> (5,5,0))                                                                0.119     2.017
| (IPIN:54495 side: (TOP,) (7,5,0)0))                                                                         0.101     2.118
| (intra 'bram' routing)                                                                                      0.000     2.118
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].WDATA_A1[3] (RS_TDP36K at (7,5))                       0.000     2.118
data arrival time                                                                                                       2.118

clock clock1 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.779     0.779
| (inter-block routing:global net)                                                                            0.000     0.779
| (intra 'bram' routing)                                                                                      0.000     0.779
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_A1[0] (RS_TDP36K at (7,5))                         0.000     0.779
clock uncertainty                                                                                             0.000     0.779
cell hold time                                                                                                0.099     0.878
data required time                                                                                                      0.878
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -0.878
data arrival time                                                                                                       2.118
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             1.240


#Path 99
Startpoint: wd_b[1].inpad[0] (.input at (10,3) clocked by clock0)
Endpoint  : $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].WDATA_A1[1] (RS_TDP36K at (7,5) clocked by clock1)
Path Type : hold

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          1.000     1.000
wd_b[1].inpad[0] (.input at (10,3))                                                                           0.000     1.000
| (intra 'io' routing)                                                                                        0.779     1.779
| (OPIN:41951 side: (TOP,) (10,3,0)0))                                                                        0.000     1.779
| (CHANX:102901 L4 length:3 (10,3,0)-> (8,3,0))                                                               0.119     1.898
| (CHANY:111314 L4 length:4 (7,4,0)-> (7,7,0))                                                                0.119     2.017
| (IPIN:54510 side: (RIGHT,) (7,5,0)0))                                                                       0.101     2.118
| (intra 'bram' routing)                                                                                      0.000     2.118
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].WDATA_A1[1] (RS_TDP36K at (7,5))                       0.000     2.118
data arrival time                                                                                                       2.118

clock clock1 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.779     0.779
| (inter-block routing:global net)                                                                            0.000     0.779
| (intra 'bram' routing)                                                                                      0.000     0.779
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_A1[0] (RS_TDP36K at (7,5))                         0.000     0.779
clock uncertainty                                                                                             0.000     0.779
cell hold time                                                                                                0.099     0.878
data required time                                                                                                      0.878
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -0.878
data arrival time                                                                                                       2.118
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             1.240


#Path 100
Startpoint: wd_b[15].inpad[0] (.input at (10,5) clocked by clock0)
Endpoint  : $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].WDATA_A1[14] (RS_TDP36K at (7,5) clocked by clock1)
Path Type : hold

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
input external delay                                                                                           1.000     1.000
wd_b[15].inpad[0] (.input at (10,5))                                                                           0.000     1.000
| (intra 'io' routing)                                                                                         0.779     1.779
| (OPIN:56542 side: (TOP,) (10,5,0)0))                                                                         0.000     1.779
| (CHANX:104449 L4 length:2 (10,5,0)-> (9,5,0))                                                                0.119     1.898
| (CHANX:104261 L4 length:4 (9,5,0)-> (6,5,0))                                                                 0.119     2.017
| (IPIN:54488 side: (TOP,) (7,5,0)0))                                                                          0.101     2.118
| (intra 'bram' routing)                                                                                       0.000     2.118
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].WDATA_A1[14] (RS_TDP36K at (7,5))                       0.000     2.118
data arrival time                                                                                                        2.118

clock clock1 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                             0.000     0.779
| (intra 'bram' routing)                                                                                       0.000     0.779
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_A1[0] (RS_TDP36K at (7,5))                          0.000     0.779
clock uncertainty                                                                                              0.000     0.779
cell hold time                                                                                                 0.099     0.878
data required time                                                                                                       0.878
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      -0.878
data arrival time                                                                                                        2.118
------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                              1.240


#End of timing report
