0.6
2018.2
Jun 14 2018
20:41:02
D:/study/coding practice/verilog/shiyan4/shiyan4.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
D:/study/coding practice/verilog/shiyan4/shiyan4.srcs/sim_1/new/compare_tb.v,1656317030,verilog,,D:/study/coding practice/verilog/shiyan4/shiyan4.srcs/sim_1/new/register_tb.v,,compare_tb,,,,,,,,
D:/study/coding practice/verilog/shiyan4/shiyan4.srcs/sim_1/new/lab_4_tb.v,1656340133,verilog,,D:/study/coding practice/verilog/shiyan4/shiyan4.srcs/sim_1/new/testbench.v,,fsm_tb,,,,,,,,
D:/study/coding practice/verilog/shiyan4/shiyan4.srcs/sim_1/new/register_tb.v,1656317618,verilog,,D:/study/coding practice/verilog/shiyan4/shiyan4.srcs/sim_1/new/lab_4_tb.v,,register_tb,,,,,,,,
,,,,,,testbench,,,,,,,,
D:/study/coding practice/verilog/shiyan4/shiyan4.srcs/sources_1/new/FSM.v,1654690829,verilog,,D:/study/coding practice/verilog/shiyan4/shiyan4.srcs/sources_1/new/divider.v,,FSM,,,,,,,,
D:/study/coding practice/verilog/shiyan4/shiyan4.srcs/sources_1/new/auto_cal.v,1654614481,verilog,,D:/study/coding practice/verilog/shiyan4/shiyan4.srcs/sources_1/new/auto_compute.v,,auto_cal,,,,,,,,
D:/study/coding practice/verilog/shiyan4/shiyan4.srcs/sources_1/new/auto_compute.v,1654608901,verilog,,D:/study/coding practice/verilog/shiyan4/shiyan4.srcs/sources_1/new/pattern.v,,auto_compute,,,,,,,,
D:/study/coding practice/verilog/shiyan4/shiyan4.srcs/sources_1/new/comparator.v,1654587021,verilog,,D:/study/coding practice/verilog/shiyan4/shiyan4.srcs/sources_1/new/full_adder.v,,comparator,,,,,,,,
D:/study/coding practice/verilog/shiyan4/shiyan4.srcs/sources_1/new/data_path.v,1654613888,verilog,,D:/study/coding practice/verilog/shiyan4/shiyan4.srcs/sources_1/new/FSM.v,,data_path,,,,,,,,
D:/study/coding practice/verilog/shiyan4/shiyan4.srcs/sources_1/new/divider.v,1654613394,verilog,,D:/study/coding practice/verilog/shiyan4/shiyan4.srcs/sources_1/new/auto_cal.v,,divider,,,,,,,,
D:/study/coding practice/verilog/shiyan4/shiyan4.srcs/sources_1/new/full_adder.v,1656309710,verilog,,D:/study/coding practice/verilog/shiyan4/shiyan4.srcs/sources_1/new/mux2_1.v,,full_adder,,,,,,,,
D:/study/coding practice/verilog/shiyan4/shiyan4.srcs/sources_1/new/mux2_1.v,1654587455,verilog,,D:/study/coding practice/verilog/shiyan4/shiyan4.srcs/sources_1/new/register.v,,mux2_1,,,,,,,,
D:/study/coding practice/verilog/shiyan4/shiyan4.srcs/sources_1/new/pattern.v,1654605970,verilog,,D:/study/coding practice/verilog/shiyan4/shiyan4.srcs/sim_1/new/compare_tb.v,,pattern,,,,,,,,
D:/study/coding practice/verilog/shiyan4/shiyan4.srcs/sources_1/new/register.v,1654592105,verilog,,D:/study/coding practice/verilog/shiyan4/shiyan4.srcs/sources_1/new/storage.v,,register,,,,,,,,
D:/study/coding practice/verilog/shiyan4/shiyan4.srcs/sources_1/new/storage.v,1654614181,verilog,,D:/study/coding practice/verilog/shiyan4/shiyan4.srcs/sources_1/new/data_path.v,,storage,,,,,,,,
