{'b_wptr': {'CDeps': [[[], [], ['wrst_n']], [[], [], ['wrst_n']]],
            'CLines': [[None, None, '33:C'], [None, None, '33:C']],
            'Clocked': False,
            'DDeps': [[], ['b_wptr_next']],
            'DLines': ['34:D', '38:D'],
            'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fe97075a090>,
                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fe97075a390>]},
 'b_wptr_next': {'CDeps': [],
                 'CLines': [],
                 'Clocked': False,
                 'DDeps': [['b_wptr', 'w_en', 'full']],
                 'DLines': ['29:D'],
                 'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fe970620650>]},
 'full': {'CDeps': [[[], [], ['wrst_n']], [[], [], ['wrst_n']]],
          'CLines': [[None, None, '44:C'], [None, None, '44:C']],
          'Clocked': False,
          'DDeps': [['wfull'], []],
          'DLines': ['45:D', '44:D'],
          'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fe97075a9d0>,
                          <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fe97075a850>]},
 'g_wptr': {'CDeps': [[[], [], ['wrst_n']], [[], [], ['wrst_n']]],
            'CLines': [[None, None, '33:C'], [None, None, '33:C']],
            'Clocked': False,
            'DDeps': [[], ['g_wptr_next']],
            'DLines': ['35:D', '39:D'],
            'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fe97075a1d0>,
                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fe97075a4d0>]},
 'g_wptr_next': {'CDeps': [],
                 'CLines': [],
                 'Clocked': False,
                 'DDeps': [['b_wptr_next', 'b_wptr_next']],
                 'DLines': ['30:D'],
                 'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fe970620710>]},
 'wfull': {'CDeps': [],
           'CLines': [],
           'Clocked': False,
           'DDeps': [['g_wptr_next',
                      'g_rptr_sync',
                      'PTR_WIDTH',
                      'PTR_WIDTH',
                      'g_rptr_sync',
                      'PTR_WIDTH']],
           'DLines': ['48:D'],
           'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fe97075ae90>]}}
