{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1566251153642 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1566251153643 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 19 18:45:53 2019 " "Processing started: Mon Aug 19 18:45:53 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1566251153643 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1566251153643 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Neander -c Neander " "Command: quartus_map --read_settings_files=on --write_settings_files=off Neander -c Neander" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1566251153643 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1566251154070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula/ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula/ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-comportamental " "Found design unit 1: ULA-comportamental" {  } { { "ULA/ULA.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/ULA/ULA.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566251154610 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA/ULA.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/ULA/ULA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566251154610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566251154610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador/registrador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registrador/registrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Registrador-comportamental " "Found design unit 1: Registrador-comportamental" {  } { { "Registrador/Registrador.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/Registrador/Registrador.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566251154613 ""} { "Info" "ISGN_ENTITY_NAME" "1 Registrador " "Found entity 1: Registrador" {  } { { "Registrador/Registrador.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/Registrador/Registrador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566251154613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566251154613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem/mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mem/mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MEM-comportamental " "Found design unit 1: MEM-comportamental" {  } { { "MEM/MEM.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/MEM/MEM.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566251154616 ""} { "Info" "ISGN_ENTITY_NAME" "1 MEM " "Found entity 1: MEM" {  } { { "MEM/MEM.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/MEM/MEM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566251154616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566251154616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpuneander/neander.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpuneander/neander.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Neander-comportamental " "Found design unit 1: Neander-comportamental" {  } { { "CPUNeander/Neander.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/CPUNeander/Neander.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566251154621 ""} { "Info" "ISGN_ENTITY_NAME" "1 Neander " "Found entity 1: Neander" {  } { { "CPUNeander/Neander.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/CPUNeander/Neander.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566251154621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566251154621 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Neander " "Elaborating entity \"Neander\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1566251154677 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "IncrementaPC Neander.vhd(63) " "VHDL Signal Declaration warning at Neander.vhd(63): used implicit default value for signal \"IncrementaPC\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CPUNeander/Neander.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/CPUNeander/Neander.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1566251154679 "|Neander"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Sel Neander.vhd(63) " "VHDL Signal Declaration warning at Neander.vhd(63): used implicit default value for signal \"Sel\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CPUNeander/Neander.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/CPUNeander/Neander.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1566251154679 "|Neander"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "auxN Neander.vhd(63) " "Verilog HDL or VHDL warning at Neander.vhd(63): object \"auxN\" assigned a value but never read" {  } { { "CPUNeander/Neander.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/CPUNeander/Neander.vhd" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1566251154679 "|Neander"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "auxZ Neander.vhd(63) " "Verilog HDL or VHDL warning at Neander.vhd(63): object \"auxZ\" assigned a value but never read" {  } { { "CPUNeander/Neander.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/CPUNeander/Neander.vhd" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1566251154679 "|Neander"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "auxCargaAC Neander.vhd(65) " "VHDL Signal Declaration warning at Neander.vhd(65): used implicit default value for signal \"auxCargaAC\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CPUNeander/Neander.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/CPUNeander/Neander.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1566251154679 "|Neander"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "auxCargaPC Neander.vhd(67) " "VHDL Signal Declaration warning at Neander.vhd(67): used implicit default value for signal \"auxCargaPC\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CPUNeander/Neander.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/CPUNeander/Neander.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1566251154679 "|Neander"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Sel Neander.vhd(95) " "VHDL Process Statement warning at Neander.vhd(95): signal \"Sel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPUNeander/Neander.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/CPUNeander/Neander.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1566251154680 "|Neander"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registrador Registrador:AC " "Elaborating entity \"Registrador\" for hierarchy \"Registrador:AC\"" {  } { { "CPUNeander/Neander.vhd" "AC" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/CPUNeander/Neander.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566251154700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registrador Registrador:PC " "Elaborating entity \"Registrador\" for hierarchy \"Registrador:PC\"" {  } { { "CPUNeander/Neander.vhd" "PC" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/CPUNeander/Neander.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566251154715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registrador Registrador:RDM " "Elaborating entity \"Registrador\" for hierarchy \"Registrador:RDM\"" {  } { { "CPUNeander/Neander.vhd" "RDM" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/CPUNeander/Neander.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566251154739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:aULA " "Elaborating entity \"ULA\" for hierarchy \"ULA:aULA\"" {  } { { "CPUNeander/Neander.vhd" "aULA" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/CPUNeander/Neander.vhd" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566251154779 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "N ULA.vhd(13) " "VHDL Signal Declaration warning at ULA.vhd(13): used implicit default value for signal \"N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ULA/ULA.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/ULA/ULA.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1566251154787 "|Neander|ULA:aULA"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Z ULA.vhd(13) " "VHDL Signal Declaration warning at ULA.vhd(13): used implicit default value for signal \"Z\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ULA/ULA.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/ULA/ULA.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1566251154788 "|Neander|ULA:aULA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SelULA ULA.vhd(20) " "VHDL Process Statement warning at ULA.vhd(20): signal \"SelULA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ULA/ULA.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/ULA/ULA.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1566251154788 "|Neander|ULA:aULA"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "AC ULA.vhd(18) " "VHDL Process Statement warning at ULA.vhd(18): inferring latch(es) for signal or variable \"AC\", which holds its previous value in one or more paths through the process" {  } { { "ULA/ULA.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/ULA/ULA.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1566251154788 "|Neander|ULA:aULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AC\[0\] ULA.vhd(18) " "Inferred latch for \"AC\[0\]\" at ULA.vhd(18)" {  } { { "ULA/ULA.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/ULA/ULA.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1566251154788 "|Neander|ULA:aULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AC\[1\] ULA.vhd(18) " "Inferred latch for \"AC\[1\]\" at ULA.vhd(18)" {  } { { "ULA/ULA.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/ULA/ULA.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1566251154788 "|Neander|ULA:aULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AC\[2\] ULA.vhd(18) " "Inferred latch for \"AC\[2\]\" at ULA.vhd(18)" {  } { { "ULA/ULA.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/ULA/ULA.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1566251154788 "|Neander|ULA:aULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AC\[3\] ULA.vhd(18) " "Inferred latch for \"AC\[3\]\" at ULA.vhd(18)" {  } { { "ULA/ULA.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/ULA/ULA.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1566251154788 "|Neander|ULA:aULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AC\[4\] ULA.vhd(18) " "Inferred latch for \"AC\[4\]\" at ULA.vhd(18)" {  } { { "ULA/ULA.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/ULA/ULA.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1566251154788 "|Neander|ULA:aULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AC\[5\] ULA.vhd(18) " "Inferred latch for \"AC\[5\]\" at ULA.vhd(18)" {  } { { "ULA/ULA.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/ULA/ULA.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1566251154788 "|Neander|ULA:aULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AC\[6\] ULA.vhd(18) " "Inferred latch for \"AC\[6\]\" at ULA.vhd(18)" {  } { { "ULA/ULA.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/ULA/ULA.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1566251154788 "|Neander|ULA:aULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AC\[7\] ULA.vhd(18) " "Inferred latch for \"AC\[7\]\" at ULA.vhd(18)" {  } { { "ULA/ULA.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/ULA/ULA.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1566251154788 "|Neander|ULA:aULA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM MEM:aMEM " "Elaborating entity \"MEM\" for hierarchy \"MEM:aMEM\"" {  } { { "CPUNeander/Neander.vhd" "aMEM" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/CPUNeander/Neander.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566251154790 ""}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "MEM.vhd(30) " "Verilog HDL or VHDL warning at the MEM.vhd(30): index expression is not wide enough to address all of the elements in the array" {  } { { "MEM/MEM.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/MEM/MEM.vhd" 30 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1566251154800 "|Neander|MEM:aMEM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Saida MEM.vhd(18) " "VHDL Process Statement warning at MEM.vhd(18): inferring latch(es) for signal or variable \"Saida\", which holds its previous value in one or more paths through the process" {  } { { "MEM/MEM.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/MEM/MEM.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1566251154800 "|Neander|MEM:aMEM"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "Saida\[15..8\] MEM.vhd(13) " "Using initial value X (don't care) for net \"Saida\[15..8\]\" at MEM.vhd(13)" {  } { { "MEM/MEM.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/MEM/MEM.vhd" 13 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1566251154800 "|Neander|MEM:aMEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saida\[0\] MEM.vhd(18) " "Inferred latch for \"Saida\[0\]\" at MEM.vhd(18)" {  } { { "MEM/MEM.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/MEM/MEM.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1566251154800 "|Neander|MEM:aMEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saida\[1\] MEM.vhd(18) " "Inferred latch for \"Saida\[1\]\" at MEM.vhd(18)" {  } { { "MEM/MEM.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/MEM/MEM.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1566251154800 "|Neander|MEM:aMEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saida\[2\] MEM.vhd(18) " "Inferred latch for \"Saida\[2\]\" at MEM.vhd(18)" {  } { { "MEM/MEM.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/MEM/MEM.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1566251154800 "|Neander|MEM:aMEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saida\[3\] MEM.vhd(18) " "Inferred latch for \"Saida\[3\]\" at MEM.vhd(18)" {  } { { "MEM/MEM.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/MEM/MEM.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1566251154800 "|Neander|MEM:aMEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saida\[4\] MEM.vhd(18) " "Inferred latch for \"Saida\[4\]\" at MEM.vhd(18)" {  } { { "MEM/MEM.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/MEM/MEM.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1566251154800 "|Neander|MEM:aMEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saida\[5\] MEM.vhd(18) " "Inferred latch for \"Saida\[5\]\" at MEM.vhd(18)" {  } { { "MEM/MEM.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/MEM/MEM.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1566251154801 "|Neander|MEM:aMEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saida\[6\] MEM.vhd(18) " "Inferred latch for \"Saida\[6\]\" at MEM.vhd(18)" {  } { { "MEM/MEM.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/MEM/MEM.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1566251154801 "|Neander|MEM:aMEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saida\[7\] MEM.vhd(18) " "Inferred latch for \"Saida\[7\]\" at MEM.vhd(18)" {  } { { "MEM/MEM.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/MEM/MEM.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1566251154801 "|Neander|MEM:aMEM"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:aULA\|AC\[0\] " "Latch ULA:aULA\|AC\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selUAL\[2\] " "Ports D and ENA on the latch are fed by the same signal selUAL\[2\]" {  } { { "CPUNeander/Neander.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/CPUNeander/Neander.vhd" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1566251155743 ""}  } { { "ULA/ULA.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/ULA/ULA.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1566251155743 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:aULA\|AC\[1\] " "Latch ULA:aULA\|AC\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selUAL\[2\] " "Ports D and ENA on the latch are fed by the same signal selUAL\[2\]" {  } { { "CPUNeander/Neander.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/CPUNeander/Neander.vhd" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1566251155743 ""}  } { { "ULA/ULA.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/ULA/ULA.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1566251155743 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:aULA\|AC\[2\] " "Latch ULA:aULA\|AC\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selUAL\[2\] " "Ports D and ENA on the latch are fed by the same signal selUAL\[2\]" {  } { { "CPUNeander/Neander.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/CPUNeander/Neander.vhd" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1566251155743 ""}  } { { "ULA/ULA.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/ULA/ULA.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1566251155743 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:aULA\|AC\[3\] " "Latch ULA:aULA\|AC\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selUAL\[2\] " "Ports D and ENA on the latch are fed by the same signal selUAL\[2\]" {  } { { "CPUNeander/Neander.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/CPUNeander/Neander.vhd" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1566251155743 ""}  } { { "ULA/ULA.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/ULA/ULA.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1566251155743 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:aULA\|AC\[4\] " "Latch ULA:aULA\|AC\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selUAL\[2\] " "Ports D and ENA on the latch are fed by the same signal selUAL\[2\]" {  } { { "CPUNeander/Neander.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/CPUNeander/Neander.vhd" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1566251155743 ""}  } { { "ULA/ULA.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/ULA/ULA.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1566251155743 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:aULA\|AC\[5\] " "Latch ULA:aULA\|AC\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selUAL\[2\] " "Ports D and ENA on the latch are fed by the same signal selUAL\[2\]" {  } { { "CPUNeander/Neander.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/CPUNeander/Neander.vhd" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1566251155743 ""}  } { { "ULA/ULA.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/ULA/ULA.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1566251155743 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:aULA\|AC\[6\] " "Latch ULA:aULA\|AC\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selUAL\[2\] " "Ports D and ENA on the latch are fed by the same signal selUAL\[2\]" {  } { { "CPUNeander/Neander.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/CPUNeander/Neander.vhd" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1566251155743 ""}  } { { "ULA/ULA.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/ULA/ULA.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1566251155743 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:aULA\|AC\[7\] " "Latch ULA:aULA\|AC\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selUAL\[2\] " "Ports D and ENA on the latch are fed by the same signal selUAL\[2\]" {  } { { "CPUNeander/Neander.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/CPUNeander/Neander.vhd" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1566251155743 ""}  } { { "ULA/ULA.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/ULA/ULA.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1566251155743 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1566251155852 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1566251155970 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566251155970 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "24 " "Design contains 24 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "X\[0\] " "No output dependent on input pin \"X\[0\]\"" {  } { { "CPUNeander/Neander.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/CPUNeander/Neander.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566251156008 "|Neander|X[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "X\[1\] " "No output dependent on input pin \"X\[1\]\"" {  } { { "CPUNeander/Neander.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/CPUNeander/Neander.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566251156008 "|Neander|X[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "X\[2\] " "No output dependent on input pin \"X\[2\]\"" {  } { { "CPUNeander/Neander.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/CPUNeander/Neander.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566251156008 "|Neander|X[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "X\[3\] " "No output dependent on input pin \"X\[3\]\"" {  } { { "CPUNeander/Neander.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/CPUNeander/Neander.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566251156008 "|Neander|X[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "X\[4\] " "No output dependent on input pin \"X\[4\]\"" {  } { { "CPUNeander/Neander.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/CPUNeander/Neander.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566251156008 "|Neander|X[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "X\[5\] " "No output dependent on input pin \"X\[5\]\"" {  } { { "CPUNeander/Neander.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/CPUNeander/Neander.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566251156008 "|Neander|X[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "X\[6\] " "No output dependent on input pin \"X\[6\]\"" {  } { { "CPUNeander/Neander.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/CPUNeander/Neander.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566251156008 "|Neander|X[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "X\[7\] " "No output dependent on input pin \"X\[7\]\"" {  } { { "CPUNeander/Neander.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/CPUNeander/Neander.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566251156008 "|Neander|X[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CargaAC\[0\] " "No output dependent on input pin \"CargaAC\[0\]\"" {  } { { "CPUNeander/Neander.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/CPUNeander/Neander.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566251156008 "|Neander|CargaAC[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CargaAC\[1\] " "No output dependent on input pin \"CargaAC\[1\]\"" {  } { { "CPUNeander/Neander.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/CPUNeander/Neander.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566251156008 "|Neander|CargaAC[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CargaAC\[2\] " "No output dependent on input pin \"CargaAC\[2\]\"" {  } { { "CPUNeander/Neander.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/CPUNeander/Neander.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566251156008 "|Neander|CargaAC[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CargaAC\[3\] " "No output dependent on input pin \"CargaAC\[3\]\"" {  } { { "CPUNeander/Neander.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/CPUNeander/Neander.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566251156008 "|Neander|CargaAC[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CargaAC\[4\] " "No output dependent on input pin \"CargaAC\[4\]\"" {  } { { "CPUNeander/Neander.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/CPUNeander/Neander.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566251156008 "|Neander|CargaAC[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CargaAC\[5\] " "No output dependent on input pin \"CargaAC\[5\]\"" {  } { { "CPUNeander/Neander.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/CPUNeander/Neander.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566251156008 "|Neander|CargaAC[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CargaAC\[6\] " "No output dependent on input pin \"CargaAC\[6\]\"" {  } { { "CPUNeander/Neander.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/CPUNeander/Neander.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566251156008 "|Neander|CargaAC[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CargaAC\[7\] " "No output dependent on input pin \"CargaAC\[7\]\"" {  } { { "CPUNeander/Neander.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/CPUNeander/Neander.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566251156008 "|Neander|CargaAC[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CargaPC\[0\] " "No output dependent on input pin \"CargaPC\[0\]\"" {  } { { "CPUNeander/Neander.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/CPUNeander/Neander.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566251156008 "|Neander|CargaPC[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CargaPC\[1\] " "No output dependent on input pin \"CargaPC\[1\]\"" {  } { { "CPUNeander/Neander.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/CPUNeander/Neander.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566251156008 "|Neander|CargaPC[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CargaPC\[2\] " "No output dependent on input pin \"CargaPC\[2\]\"" {  } { { "CPUNeander/Neander.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/CPUNeander/Neander.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566251156008 "|Neander|CargaPC[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CargaPC\[3\] " "No output dependent on input pin \"CargaPC\[3\]\"" {  } { { "CPUNeander/Neander.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/CPUNeander/Neander.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566251156008 "|Neander|CargaPC[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CargaREM\[1\] " "No output dependent on input pin \"CargaREM\[1\]\"" {  } { { "CPUNeander/Neander.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/CPUNeander/Neander.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566251156008 "|Neander|CargaREM[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CargaREM\[0\] " "No output dependent on input pin \"CargaREM\[0\]\"" {  } { { "CPUNeander/Neander.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/CPUNeander/Neander.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566251156008 "|Neander|CargaREM[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CargaREM\[2\] " "No output dependent on input pin \"CargaREM\[2\]\"" {  } { { "CPUNeander/Neander.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/CPUNeander/Neander.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566251156008 "|Neander|CargaREM[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CargaREM\[3\] " "No output dependent on input pin \"CargaREM\[3\]\"" {  } { { "CPUNeander/Neander.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/CPUNeander/Neander.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566251156008 "|Neander|CargaREM[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1566251156008 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "143 " "Implemented 143 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "42 " "Implemented 42 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1566251156010 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1566251156010 ""} { "Info" "ICUT_CUT_TM_LCELLS" "93 " "Implemented 93 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1566251156010 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1566251156010 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 56 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 56 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4627 " "Peak virtual memory: 4627 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1566251156034 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 19 18:45:56 2019 " "Processing ended: Mon Aug 19 18:45:56 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1566251156034 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1566251156034 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1566251156034 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1566251156034 ""}
