|LA_dig
clk400MHz => clk400MHz.IN1
RST_n => RST_n.IN1
locked => locked.IN1
VIH_PWM << dual_PWM:iPWM.VIH_PWM
VIL_PWM << dual_PWM:iPWM.VIL_PWM
CH1L => CH1L.IN1
CH1H => CH1H.IN1
CH2L => CH2L.IN1
CH2H => CH2H.IN1
CH3L => CH3L.IN1
CH3H => CH3H.IN1
CH4L => CH4L.IN1
CH4H => CH4H.IN1
CH5L => CH5L.IN1
CH5H => CH5H.IN1
RX => RX.IN1
TX << UART_wrapper:iCOMM.TX
LED << dig_core:iDIG.LED


|LA_dig|clk_rst_smpl:iCLKRST
clk400MHz => smpl_clk.DATAA
clk400MHz => clk_cnt[0].CLK
clk400MHz => clk_cnt[1].CLK
clk400MHz => locked_ff2.CLK
clk400MHz => locked_ff1.CLK
clk400MHz => decimator_cnt[0].CLK
clk400MHz => decimator_cnt[1].CLK
clk400MHz => decimator_cnt[2].CLK
clk400MHz => decimator_cnt[3].CLK
clk400MHz => decimator_cnt[4].CLK
clk400MHz => decimator_cnt[5].CLK
clk400MHz => decimator_cnt[6].CLK
clk400MHz => decimator_cnt[7].CLK
clk400MHz => decimator_cnt[8].CLK
clk400MHz => decimator_cnt[9].CLK
clk400MHz => smpl_clk_div.CLK
RST_n => rst_n~reg0.ACLR
RST_n => q1.ACLR
RST_n => locked_ff2.ACLR
RST_n => locked_ff1.ACLR
RST_n => locked_synched.ACLR
locked => locked_ff1.DATAIN
decimator[0] => Mux0.IN3
decimator[0] => WideOr0.IN0
decimator[0] => WideNor0.IN0
decimator[1] => Mux0.IN2
decimator[1] => WideOr0.IN1
decimator[1] => WideNor0.IN1
decimator[2] => Mux0.IN1
decimator[2] => WideOr0.IN2
decimator[2] => WideNor0.IN2
decimator[3] => Mux0.IN0
decimator[3] => WideOr0.IN3
decimator[3] => WideNor0.IN3
clk <= clk_cnt[1].DB_MAX_OUTPUT_PORT_TYPE
smpl_clk <= smpl_clk.DB_MAX_OUTPUT_PORT_TYPE
rst_n <= rst_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
wrt_smpl <= wrt_smpl~reg0.DB_MAX_OUTPUT_PORT_TYPE


|LA_dig|dual_PWM:iPWM
clk => clk.IN2
rst_n => rst_n.IN2
VIH[0] => VIH[0].IN1
VIH[1] => VIH[1].IN1
VIH[2] => VIH[2].IN1
VIH[3] => VIH[3].IN1
VIH[4] => VIH[4].IN1
VIH[5] => VIH[5].IN1
VIH[6] => VIH[6].IN1
VIH[7] => VIH[7].IN1
VIL[0] => VIL[0].IN1
VIL[1] => VIL[1].IN1
VIL[2] => VIL[2].IN1
VIL[3] => VIL[3].IN1
VIL[4] => VIL[4].IN1
VIL[5] => VIL[5].IN1
VIL[6] => VIL[6].IN1
VIL[7] => VIL[7].IN1
VIH_PWM <= PWM8:High.PWM_sig
VIL_PWM <= PWM8:Low.PWM_sig


|LA_dig|dual_PWM:iPWM|PWM8:High
clk => clk.IN1
rst_n => rst_n.IN1
duty[0] => Equal0.IN7
duty[1] => Equal0.IN6
duty[2] => Equal0.IN5
duty[3] => Equal0.IN4
duty[4] => Equal0.IN3
duty[5] => Equal0.IN2
duty[6] => Equal0.IN1
duty[7] => Equal0.IN0
PWM_sig <= PWM_sig~reg0.DB_MAX_OUTPUT_PORT_TYPE


|LA_dig|dual_PWM:iPWM|PWM8:High|counter:coun
clk => count[0]~reg0.CLK
clk => count[1]~reg0.CLK
clk => count[2]~reg0.CLK
clk => count[3]~reg0.CLK
clk => count[4]~reg0.CLK
clk => count[5]~reg0.CLK
clk => count[6]~reg0.CLK
clk => count[7]~reg0.CLK
rst_n => count[0]~reg0.ACLR
rst_n => count[1]~reg0.ACLR
rst_n => count[2]~reg0.ACLR
rst_n => count[3]~reg0.ACLR
rst_n => count[4]~reg0.ACLR
rst_n => count[5]~reg0.ACLR
rst_n => count[6]~reg0.ACLR
rst_n => count[7]~reg0.ACLR
count[0] <= count[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[1] <= count[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[2] <= count[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[3] <= count[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[4] <= count[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[5] <= count[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[6] <= count[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[7] <= count[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|LA_dig|dual_PWM:iPWM|PWM8:Low
clk => clk.IN1
rst_n => rst_n.IN1
duty[0] => Equal0.IN7
duty[1] => Equal0.IN6
duty[2] => Equal0.IN5
duty[3] => Equal0.IN4
duty[4] => Equal0.IN3
duty[5] => Equal0.IN2
duty[6] => Equal0.IN1
duty[7] => Equal0.IN0
PWM_sig <= PWM_sig~reg0.DB_MAX_OUTPUT_PORT_TYPE


|LA_dig|dual_PWM:iPWM|PWM8:Low|counter:coun
clk => count[0]~reg0.CLK
clk => count[1]~reg0.CLK
clk => count[2]~reg0.CLK
clk => count[3]~reg0.CLK
clk => count[4]~reg0.CLK
clk => count[5]~reg0.CLK
clk => count[6]~reg0.CLK
clk => count[7]~reg0.CLK
rst_n => count[0]~reg0.ACLR
rst_n => count[1]~reg0.ACLR
rst_n => count[2]~reg0.ACLR
rst_n => count[3]~reg0.ACLR
rst_n => count[4]~reg0.ACLR
rst_n => count[5]~reg0.ACLR
rst_n => count[6]~reg0.ACLR
rst_n => count[7]~reg0.ACLR
count[0] <= count[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[1] <= count[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[2] <= count[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[3] <= count[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[4] <= count[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[5] <= count[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[6] <= count[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[7] <= count[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|LA_dig|UART_wrapper:iCOMM
clk => clk.IN1
rst_n => rst_n.IN1
clr_cmd_rdy => nxt_state.DATAA
clr_cmd_rdy => cmd_rdy.DATAA
RX => RX.IN1
send_resp => send_resp.IN1
resp[0] => resp[0].IN1
resp[1] => resp[1].IN1
resp[2] => resp[2].IN1
resp[3] => resp[3].IN1
resp[4] => resp[4].IN1
resp[5] => resp[5].IN1
resp[6] => resp[6].IN1
resp[7] => resp[7].IN1
resp_sent <= UART:uart.tx_done
cmd_rdy <= cmd_rdy.DB_MAX_OUTPUT_PORT_TYPE
cmd[0] <= UART:uart.rx_data
cmd[1] <= UART:uart.rx_data
cmd[2] <= UART:uart.rx_data
cmd[3] <= UART:uart.rx_data
cmd[4] <= UART:uart.rx_data
cmd[5] <= UART:uart.rx_data
cmd[6] <= UART:uart.rx_data
cmd[7] <= UART:uart.rx_data
cmd[8] <= upper[0].DB_MAX_OUTPUT_PORT_TYPE
cmd[9] <= upper[1].DB_MAX_OUTPUT_PORT_TYPE
cmd[10] <= upper[2].DB_MAX_OUTPUT_PORT_TYPE
cmd[11] <= upper[3].DB_MAX_OUTPUT_PORT_TYPE
cmd[12] <= upper[4].DB_MAX_OUTPUT_PORT_TYPE
cmd[13] <= upper[5].DB_MAX_OUTPUT_PORT_TYPE
cmd[14] <= upper[6].DB_MAX_OUTPUT_PORT_TYPE
cmd[15] <= upper[7].DB_MAX_OUTPUT_PORT_TYPE
TX <= UART:uart.TX


|LA_dig|UART_wrapper:iCOMM|UART:uart
clk => clk.IN2
rst_n => rst_n.IN2
TX <= UART_tx:tx.TX
RX => RX.IN1
tx_data[0] => tx_data[0].IN1
tx_data[1] => tx_data[1].IN1
tx_data[2] => tx_data[2].IN1
tx_data[3] => tx_data[3].IN1
tx_data[4] => tx_data[4].IN1
tx_data[5] => tx_data[5].IN1
tx_data[6] => tx_data[6].IN1
tx_data[7] => tx_data[7].IN1
trmt => trmt.IN1
clr_rdy => clr_rdy.IN1
tx_done <= UART_tx:tx.tx_done
rx_data[0] <= UART_rx:rx.cmd
rx_data[1] <= UART_rx:rx.cmd
rx_data[2] <= UART_rx:rx.cmd
rx_data[3] <= UART_rx:rx.cmd
rx_data[4] <= UART_rx:rx.cmd
rx_data[5] <= UART_rx:rx.cmd
rx_data[6] <= UART_rx:rx.cmd
rx_data[7] <= UART_rx:rx.cmd
rdy <= UART_rx:rx.rdy


|LA_dig|UART_wrapper:iCOMM|UART:uart|UART_rx:rx
clk => clk.IN4
rst_n => rst_n.IN4
clr_rdy => always1.IN1
RX => RX.IN2
cmd[0] <= UART_rx_stor:stor_dv.data_out
cmd[1] <= UART_rx_stor:stor_dv.data_out
cmd[2] <= UART_rx_stor:stor_dv.data_out
cmd[3] <= UART_rx_stor:stor_dv.data_out
cmd[4] <= UART_rx_stor:stor_dv.data_out
cmd[5] <= UART_rx_stor:stor_dv.data_out
cmd[6] <= UART_rx_stor:stor_dv.data_out
cmd[7] <= UART_rx_stor:stor_dv.data_out
rdy <= rdy~reg0.DB_MAX_OUTPUT_PORT_TYPE


|LA_dig|UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_control:control_dv
clk => q.CLK
rst_n => always1.IN0
rst_n => q.ACLR
RX => always1.IN1
count[0] => Equal0.IN1
count[0] => Equal3.IN31
count[1] => Equal0.IN31
count[1] => Equal3.IN30
count[2] => Equal0.IN30
count[2] => Equal3.IN29
count[3] => Equal0.IN0
count[3] => Equal3.IN28
baud[0] => Equal1.IN31
baud[0] => Equal2.IN31
baud[1] => Equal1.IN2
baud[1] => Equal2.IN30
baud[2] => Equal1.IN30
baud[2] => Equal2.IN3
baud[3] => Equal1.IN29
baud[3] => Equal2.IN2
baud[4] => Equal1.IN28
baud[4] => Equal2.IN29
baud[5] => Equal1.IN1
baud[5] => Equal2.IN1
baud[6] => Equal1.IN27
baud[6] => Equal2.IN0
baud[7] => Equal1.IN0
baud[7] => Equal2.IN28
clr_baud <= clr_baud.DB_MAX_OUTPUT_PORT_TYPE
clr_count <= clr_count.DB_MAX_OUTPUT_PORT_TYPE
clr_rdy <= clr_rdy.DB_MAX_OUTPUT_PORT_TYPE
baud_inc <= baud_inc.DB_MAX_OUTPUT_PORT_TYPE
count_inc <= count_inc.DB_MAX_OUTPUT_PORT_TYPE
shift <= shift.DB_MAX_OUTPUT_PORT_TYPE
rdy <= rdy.DB_MAX_OUTPUT_PORT_TYPE


|LA_dig|UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_count:count_dv
clk => q[0].CLK
clk => q[1].CLK
clk => q[2].CLK
clk => q[3].CLK
rst_n => q[0].ACLR
rst_n => q[1].ACLR
rst_n => q[2].ACLR
rst_n => q[3].ACLR
clr_count => d[3].OUTPUTSELECT
clr_count => d[2].OUTPUTSELECT
clr_count => d[1].OUTPUTSELECT
clr_count => d[0].OUTPUTSELECT
count_inc => d.OUTPUTSELECT
count_inc => d.OUTPUTSELECT
count_inc => d.OUTPUTSELECT
count_inc => d.OUTPUTSELECT
count[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
count[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
count[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
count[3] <= q[3].DB_MAX_OUTPUT_PORT_TYPE


|LA_dig|UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_baud:baud_dv
clk => q[0].CLK
clk => q[1].CLK
clk => q[2].CLK
clk => q[3].CLK
clk => q[4].CLK
clk => q[5].CLK
clk => q[6].CLK
clk => q[7].CLK
rst_n => q[0].ACLR
rst_n => q[1].ACLR
rst_n => q[2].ACLR
rst_n => q[3].ACLR
rst_n => q[4].ACLR
rst_n => q[5].ACLR
rst_n => q[6].ACLR
rst_n => q[7].ACLR
clr_baud => d[7].OUTPUTSELECT
clr_baud => d[6].OUTPUTSELECT
clr_baud => d[5].OUTPUTSELECT
clr_baud => d[4].OUTPUTSELECT
clr_baud => d[3].OUTPUTSELECT
clr_baud => d[2].OUTPUTSELECT
clr_baud => d[1].OUTPUTSELECT
clr_baud => d[0].OUTPUTSELECT
baud_inc => d.OUTPUTSELECT
baud_inc => d.OUTPUTSELECT
baud_inc => d.OUTPUTSELECT
baud_inc => d.OUTPUTSELECT
baud_inc => d.OUTPUTSELECT
baud_inc => d.OUTPUTSELECT
baud_inc => d.OUTPUTSELECT
baud_inc => d.OUTPUTSELECT
baud[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
baud[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
baud[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
baud[3] <= q[3].DB_MAX_OUTPUT_PORT_TYPE
baud[4] <= q[4].DB_MAX_OUTPUT_PORT_TYPE
baud[5] <= q[5].DB_MAX_OUTPUT_PORT_TYPE
baud[6] <= q[6].DB_MAX_OUTPUT_PORT_TYPE
baud[7] <= q[7].DB_MAX_OUTPUT_PORT_TYPE


|LA_dig|UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_stor:stor_dv
clk => q[0].CLK
clk => q[1].CLK
clk => q[2].CLK
clk => q[3].CLK
clk => q[4].CLK
clk => q[5].CLK
clk => q[6].CLK
clk => q[7].CLK
clk => q[8].CLK
rst_n => q[0].ACLR
rst_n => q[1].ACLR
rst_n => q[2].ACLR
rst_n => q[3].ACLR
rst_n => q[4].ACLR
rst_n => q[5].ACLR
rst_n => q[6].ACLR
rst_n => q[7].ACLR
rst_n => q[8].ACLR
shift => q[0].ENA
shift => q[8].ENA
shift => q[7].ENA
shift => q[6].ENA
shift => q[5].ENA
shift => q[4].ENA
shift => q[3].ENA
shift => q[2].ENA
shift => q[1].ENA
data_in => q[8].DATAIN
data_out[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= q[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= q[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= q[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= q[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= q[7].DB_MAX_OUTPUT_PORT_TYPE


|LA_dig|UART_wrapper:iCOMM|UART:uart|UART_tx:tx
clk => clk.IN4
rst_n => rst_n.IN4
TX <= UART_tx_stor:stor_dv.data_out
trmt => trmt.IN1
tx_data[0] => tx_data[0].IN1
tx_data[1] => tx_data[1].IN1
tx_data[2] => tx_data[2].IN1
tx_data[3] => tx_data[3].IN1
tx_data[4] => tx_data[4].IN1
tx_data[5] => tx_data[5].IN1
tx_data[6] => tx_data[6].IN1
tx_data[7] => tx_data[7].IN1
tx_done <= tx_done~reg0.DB_MAX_OUTPUT_PORT_TYPE


|LA_dig|UART_wrapper:iCOMM|UART:uart|UART_tx:tx|UART_tx_control:control_dv
clk => q~1.DATAIN
rst_n => q~3.DATAIN
trmt => load.DATAB
trmt => Selector0.IN2
trmt => clr_count.DATAB
trmt => clr_done.DATAB
trmt => Selector2.IN2
trmt => Selector1.IN1
baud[0] => Equal0.IN31
baud[1] => Equal0.IN30
baud[2] => Equal0.IN3
baud[3] => Equal0.IN2
baud[4] => Equal0.IN29
baud[5] => Equal0.IN1
baud[6] => Equal0.IN0
baud[7] => Equal0.IN28
count[0] => Equal1.IN31
count[1] => Equal1.IN1
count[2] => Equal1.IN30
count[3] => Equal1.IN0
load <= load.DB_MAX_OUTPUT_PORT_TYPE
shift <= shift.DB_MAX_OUTPUT_PORT_TYPE
clr_baud <= Selector0.DB_MAX_OUTPUT_PORT_TYPE
clr_done <= clr_done.DB_MAX_OUTPUT_PORT_TYPE
clr_count <= clr_count.DB_MAX_OUTPUT_PORT_TYPE
done <= done.DB_MAX_OUTPUT_PORT_TYPE
count_inc <= count_inc.DB_MAX_OUTPUT_PORT_TYPE
baud_inc <= baud_inc.DB_MAX_OUTPUT_PORT_TYPE


|LA_dig|UART_wrapper:iCOMM|UART:uart|UART_tx:tx|UART_tx_stor:stor_dv
clk => q[0].CLK
clk => q[1].CLK
clk => q[2].CLK
clk => q[3].CLK
clk => q[4].CLK
clk => q[5].CLK
clk => q[6].CLK
clk => q[7].CLK
clk => q[8].CLK
clk => q[9].CLK
rst_n => q[0].PRESET
rst_n => q[1].PRESET
rst_n => q[2].PRESET
rst_n => q[3].PRESET
rst_n => q[4].PRESET
rst_n => q[5].PRESET
rst_n => q[6].PRESET
rst_n => q[7].ACLR
rst_n => q[8].ACLR
rst_n => q[9].ACLR
load => d[9].OUTPUTSELECT
load => d[8].OUTPUTSELECT
load => d[7].OUTPUTSELECT
load => d[6].OUTPUTSELECT
load => d[5].OUTPUTSELECT
load => d[4].OUTPUTSELECT
load => d[3].OUTPUTSELECT
load => d[2].OUTPUTSELECT
load => d[1].OUTPUTSELECT
load => d[0].OUTPUTSELECT
shift => d.OUTPUTSELECT
shift => d.OUTPUTSELECT
shift => d.OUTPUTSELECT
shift => d.OUTPUTSELECT
shift => d.OUTPUTSELECT
shift => d.OUTPUTSELECT
shift => d.OUTPUTSELECT
shift => d.OUTPUTSELECT
shift => d.OUTPUTSELECT
shift => d.OUTPUTSELECT
data_in[0] => d[1].DATAB
data_in[1] => d[2].DATAB
data_in[2] => d[3].DATAB
data_in[3] => d[4].DATAB
data_in[4] => d[5].DATAB
data_in[5] => d[6].DATAB
data_in[6] => d[7].DATAB
data_in[7] => d[8].DATAB
data_out <= q[0].DB_MAX_OUTPUT_PORT_TYPE


|LA_dig|UART_wrapper:iCOMM|UART:uart|UART_tx:tx|UART_tx_count:count_dv
clk => q[0].CLK
clk => q[1].CLK
clk => q[2].CLK
clk => q[3].CLK
rst_n => q[0].ACLR
rst_n => q[1].ACLR
rst_n => q[2].ACLR
rst_n => q[3].ACLR
clr_count => d[3].OUTPUTSELECT
clr_count => d[2].OUTPUTSELECT
clr_count => d[1].OUTPUTSELECT
clr_count => d[0].OUTPUTSELECT
count_inc => d.OUTPUTSELECT
count_inc => d.OUTPUTSELECT
count_inc => d.OUTPUTSELECT
count_inc => d.OUTPUTSELECT
count[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
count[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
count[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
count[3] <= q[3].DB_MAX_OUTPUT_PORT_TYPE


|LA_dig|UART_wrapper:iCOMM|UART:uart|UART_tx:tx|UART_tx_baud:baud_dv
clk => q[0].CLK
clk => q[1].CLK
clk => q[2].CLK
clk => q[3].CLK
clk => q[4].CLK
clk => q[5].CLK
clk => q[6].CLK
clk => q[7].CLK
rst_n => q[0].ACLR
rst_n => q[1].ACLR
rst_n => q[2].ACLR
rst_n => q[3].ACLR
rst_n => q[4].ACLR
rst_n => q[5].ACLR
rst_n => q[6].ACLR
rst_n => q[7].ACLR
clr_baud => d[7].OUTPUTSELECT
clr_baud => d[6].OUTPUTSELECT
clr_baud => d[5].OUTPUTSELECT
clr_baud => d[4].OUTPUTSELECT
clr_baud => d[3].OUTPUTSELECT
clr_baud => d[2].OUTPUTSELECT
clr_baud => d[1].OUTPUTSELECT
clr_baud => d[0].OUTPUTSELECT
baud_inc => d.OUTPUTSELECT
baud_inc => d.OUTPUTSELECT
baud_inc => d.OUTPUTSELECT
baud_inc => d.OUTPUTSELECT
baud_inc => d.OUTPUTSELECT
baud_inc => d.OUTPUTSELECT
baud_inc => d.OUTPUTSELECT
baud_inc => d.OUTPUTSELECT
baud[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
baud[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
baud[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
baud[3] <= q[3].DB_MAX_OUTPUT_PORT_TYPE
baud[4] <= q[4].DB_MAX_OUTPUT_PORT_TYPE
baud[5] <= q[5].DB_MAX_OUTPUT_PORT_TYPE
baud[6] <= q[6].DB_MAX_OUTPUT_PORT_TYPE
baud[7] <= q[7].DB_MAX_OUTPUT_PORT_TYPE


|LA_dig|RAMqueue:iRAMCH1
clk => ~NO_FANOUT~
we => ~NO_FANOUT~
waddr[0] => ~NO_FANOUT~
waddr[1] => ~NO_FANOUT~
waddr[2] => ~NO_FANOUT~
waddr[3] => ~NO_FANOUT~
waddr[4] => ~NO_FANOUT~
waddr[5] => ~NO_FANOUT~
waddr[6] => ~NO_FANOUT~
waddr[7] => ~NO_FANOUT~
waddr[8] => ~NO_FANOUT~
raddr[0] => ~NO_FANOUT~
raddr[1] => ~NO_FANOUT~
raddr[2] => ~NO_FANOUT~
raddr[3] => ~NO_FANOUT~
raddr[4] => ~NO_FANOUT~
raddr[5] => ~NO_FANOUT~
raddr[6] => ~NO_FANOUT~
raddr[7] => ~NO_FANOUT~
raddr[8] => ~NO_FANOUT~
wdata[0] => ~NO_FANOUT~
wdata[1] => ~NO_FANOUT~
wdata[2] => ~NO_FANOUT~
wdata[3] => ~NO_FANOUT~
wdata[4] => ~NO_FANOUT~
wdata[5] => ~NO_FANOUT~
wdata[6] => ~NO_FANOUT~
wdata[7] => ~NO_FANOUT~
rdata[0] <= <GND>
rdata[1] <= <GND>
rdata[2] <= <GND>
rdata[3] <= <GND>
rdata[4] <= <GND>
rdata[5] <= <GND>
rdata[6] <= <GND>
rdata[7] <= <GND>


|LA_dig|RAMqueue:iRAMCH2
clk => ~NO_FANOUT~
we => ~NO_FANOUT~
waddr[0] => ~NO_FANOUT~
waddr[1] => ~NO_FANOUT~
waddr[2] => ~NO_FANOUT~
waddr[3] => ~NO_FANOUT~
waddr[4] => ~NO_FANOUT~
waddr[5] => ~NO_FANOUT~
waddr[6] => ~NO_FANOUT~
waddr[7] => ~NO_FANOUT~
waddr[8] => ~NO_FANOUT~
raddr[0] => ~NO_FANOUT~
raddr[1] => ~NO_FANOUT~
raddr[2] => ~NO_FANOUT~
raddr[3] => ~NO_FANOUT~
raddr[4] => ~NO_FANOUT~
raddr[5] => ~NO_FANOUT~
raddr[6] => ~NO_FANOUT~
raddr[7] => ~NO_FANOUT~
raddr[8] => ~NO_FANOUT~
wdata[0] => ~NO_FANOUT~
wdata[1] => ~NO_FANOUT~
wdata[2] => ~NO_FANOUT~
wdata[3] => ~NO_FANOUT~
wdata[4] => ~NO_FANOUT~
wdata[5] => ~NO_FANOUT~
wdata[6] => ~NO_FANOUT~
wdata[7] => ~NO_FANOUT~
rdata[0] <= <GND>
rdata[1] <= <GND>
rdata[2] <= <GND>
rdata[3] <= <GND>
rdata[4] <= <GND>
rdata[5] <= <GND>
rdata[6] <= <GND>
rdata[7] <= <GND>


|LA_dig|RAMqueue:iRAMCH3
clk => ~NO_FANOUT~
we => ~NO_FANOUT~
waddr[0] => ~NO_FANOUT~
waddr[1] => ~NO_FANOUT~
waddr[2] => ~NO_FANOUT~
waddr[3] => ~NO_FANOUT~
waddr[4] => ~NO_FANOUT~
waddr[5] => ~NO_FANOUT~
waddr[6] => ~NO_FANOUT~
waddr[7] => ~NO_FANOUT~
waddr[8] => ~NO_FANOUT~
raddr[0] => ~NO_FANOUT~
raddr[1] => ~NO_FANOUT~
raddr[2] => ~NO_FANOUT~
raddr[3] => ~NO_FANOUT~
raddr[4] => ~NO_FANOUT~
raddr[5] => ~NO_FANOUT~
raddr[6] => ~NO_FANOUT~
raddr[7] => ~NO_FANOUT~
raddr[8] => ~NO_FANOUT~
wdata[0] => ~NO_FANOUT~
wdata[1] => ~NO_FANOUT~
wdata[2] => ~NO_FANOUT~
wdata[3] => ~NO_FANOUT~
wdata[4] => ~NO_FANOUT~
wdata[5] => ~NO_FANOUT~
wdata[6] => ~NO_FANOUT~
wdata[7] => ~NO_FANOUT~
rdata[0] <= <GND>
rdata[1] <= <GND>
rdata[2] <= <GND>
rdata[3] <= <GND>
rdata[4] <= <GND>
rdata[5] <= <GND>
rdata[6] <= <GND>
rdata[7] <= <GND>


|LA_dig|RAMqueue:iRAMCH4
clk => ~NO_FANOUT~
we => ~NO_FANOUT~
waddr[0] => ~NO_FANOUT~
waddr[1] => ~NO_FANOUT~
waddr[2] => ~NO_FANOUT~
waddr[3] => ~NO_FANOUT~
waddr[4] => ~NO_FANOUT~
waddr[5] => ~NO_FANOUT~
waddr[6] => ~NO_FANOUT~
waddr[7] => ~NO_FANOUT~
waddr[8] => ~NO_FANOUT~
raddr[0] => ~NO_FANOUT~
raddr[1] => ~NO_FANOUT~
raddr[2] => ~NO_FANOUT~
raddr[3] => ~NO_FANOUT~
raddr[4] => ~NO_FANOUT~
raddr[5] => ~NO_FANOUT~
raddr[6] => ~NO_FANOUT~
raddr[7] => ~NO_FANOUT~
raddr[8] => ~NO_FANOUT~
wdata[0] => ~NO_FANOUT~
wdata[1] => ~NO_FANOUT~
wdata[2] => ~NO_FANOUT~
wdata[3] => ~NO_FANOUT~
wdata[4] => ~NO_FANOUT~
wdata[5] => ~NO_FANOUT~
wdata[6] => ~NO_FANOUT~
wdata[7] => ~NO_FANOUT~
rdata[0] <= <GND>
rdata[1] <= <GND>
rdata[2] <= <GND>
rdata[3] <= <GND>
rdata[4] <= <GND>
rdata[5] <= <GND>
rdata[6] <= <GND>
rdata[7] <= <GND>


|LA_dig|RAMqueue:iRAMCH5
clk => ~NO_FANOUT~
we => ~NO_FANOUT~
waddr[0] => ~NO_FANOUT~
waddr[1] => ~NO_FANOUT~
waddr[2] => ~NO_FANOUT~
waddr[3] => ~NO_FANOUT~
waddr[4] => ~NO_FANOUT~
waddr[5] => ~NO_FANOUT~
waddr[6] => ~NO_FANOUT~
waddr[7] => ~NO_FANOUT~
waddr[8] => ~NO_FANOUT~
raddr[0] => ~NO_FANOUT~
raddr[1] => ~NO_FANOUT~
raddr[2] => ~NO_FANOUT~
raddr[3] => ~NO_FANOUT~
raddr[4] => ~NO_FANOUT~
raddr[5] => ~NO_FANOUT~
raddr[6] => ~NO_FANOUT~
raddr[7] => ~NO_FANOUT~
raddr[8] => ~NO_FANOUT~
wdata[0] => ~NO_FANOUT~
wdata[1] => ~NO_FANOUT~
wdata[2] => ~NO_FANOUT~
wdata[3] => ~NO_FANOUT~
wdata[4] => ~NO_FANOUT~
wdata[5] => ~NO_FANOUT~
wdata[6] => ~NO_FANOUT~
wdata[7] => ~NO_FANOUT~
rdata[0] <= <GND>
rdata[1] <= <GND>
rdata[2] <= <GND>
rdata[3] <= <GND>
rdata[4] <= <GND>
rdata[5] <= <GND>
rdata[6] <= <GND>
rdata[7] <= <GND>


|LA_dig|dig_core:iDIG
clk => clk.IN8
rst_n => rst_n.IN8
smpl_clk => smpl_clk.IN5
wrt_smpl => wrt_smpl.IN1
decimator[0] <= cmd_cfg:cmd_unit.decimator
decimator[1] <= cmd_cfg:cmd_unit.decimator
decimator[2] <= cmd_cfg:cmd_unit.decimator
decimator[3] <= cmd_cfg:cmd_unit.decimator
VIH[0] <= cmd_cfg:cmd_unit.VIH
VIH[1] <= cmd_cfg:cmd_unit.VIH
VIH[2] <= cmd_cfg:cmd_unit.VIH
VIH[3] <= cmd_cfg:cmd_unit.VIH
VIH[4] <= cmd_cfg:cmd_unit.VIH
VIH[5] <= cmd_cfg:cmd_unit.VIH
VIH[6] <= cmd_cfg:cmd_unit.VIH
VIH[7] <= cmd_cfg:cmd_unit.VIH
VIL[0] <= cmd_cfg:cmd_unit.VIL
VIL[1] <= cmd_cfg:cmd_unit.VIL
VIL[2] <= cmd_cfg:cmd_unit.VIL
VIL[3] <= cmd_cfg:cmd_unit.VIL
VIL[4] <= cmd_cfg:cmd_unit.VIL
VIL[5] <= cmd_cfg:cmd_unit.VIL
VIL[6] <= cmd_cfg:cmd_unit.VIL
VIL[7] <= cmd_cfg:cmd_unit.VIL
CH1L => CH1L.IN2
CH1H => CH1H.IN1
CH2L => CH2L.IN2
CH2H => CH2H.IN1
CH3L => CH3L.IN2
CH3H => CH3H.IN1
CH4L => CH4L.IN1
CH4H => CH4H.IN1
CH5L => CH5L.IN1
CH5H => CH5H.IN1
cmd[0] => cmd[0].IN1
cmd[1] => cmd[1].IN1
cmd[2] => cmd[2].IN1
cmd[3] => cmd[3].IN1
cmd[4] => cmd[4].IN1
cmd[5] => cmd[5].IN1
cmd[6] => cmd[6].IN1
cmd[7] => cmd[7].IN1
cmd[8] => cmd[8].IN1
cmd[9] => cmd[9].IN1
cmd[10] => cmd[10].IN1
cmd[11] => cmd[11].IN1
cmd[12] => cmd[12].IN1
cmd[13] => cmd[13].IN1
cmd[14] => cmd[14].IN1
cmd[15] => cmd[15].IN1
cmd_rdy => cmd_rdy.IN1
clr_cmd_rdy <= cmd_cfg:cmd_unit.clr_cmd_rdy
resp[0] <= cmd_cfg:cmd_unit.resp
resp[1] <= cmd_cfg:cmd_unit.resp
resp[2] <= cmd_cfg:cmd_unit.resp
resp[3] <= cmd_cfg:cmd_unit.resp
resp[4] <= cmd_cfg:cmd_unit.resp
resp[5] <= cmd_cfg:cmd_unit.resp
resp[6] <= cmd_cfg:cmd_unit.resp
resp[7] <= cmd_cfg:cmd_unit.resp
send_resp <= cmd_cfg:cmd_unit.send_resp
resp_sent => resp_sent.IN1
LED <= <GND>
we <= Capture_Unit:capture.write
waddr[0] <= waddr[0].DB_MAX_OUTPUT_PORT_TYPE
waddr[1] <= waddr[1].DB_MAX_OUTPUT_PORT_TYPE
waddr[2] <= waddr[2].DB_MAX_OUTPUT_PORT_TYPE
waddr[3] <= waddr[3].DB_MAX_OUTPUT_PORT_TYPE
waddr[4] <= waddr[4].DB_MAX_OUTPUT_PORT_TYPE
waddr[5] <= waddr[5].DB_MAX_OUTPUT_PORT_TYPE
waddr[6] <= waddr[6].DB_MAX_OUTPUT_PORT_TYPE
waddr[7] <= waddr[7].DB_MAX_OUTPUT_PORT_TYPE
waddr[8] <= waddr[8].DB_MAX_OUTPUT_PORT_TYPE
raddr[0] <= cmd_cfg:cmd_unit.raddr
raddr[1] <= cmd_cfg:cmd_unit.raddr
raddr[2] <= cmd_cfg:cmd_unit.raddr
raddr[3] <= cmd_cfg:cmd_unit.raddr
raddr[4] <= cmd_cfg:cmd_unit.raddr
raddr[5] <= cmd_cfg:cmd_unit.raddr
raddr[6] <= cmd_cfg:cmd_unit.raddr
raddr[7] <= cmd_cfg:cmd_unit.raddr
raddr[8] <= cmd_cfg:cmd_unit.raddr
wdataCH1[0] <= channel_sample:ch1_samp.smpl
wdataCH1[1] <= channel_sample:ch1_samp.smpl
wdataCH1[2] <= channel_sample:ch1_samp.smpl
wdataCH1[3] <= channel_sample:ch1_samp.smpl
wdataCH1[4] <= channel_sample:ch1_samp.smpl
wdataCH1[5] <= channel_sample:ch1_samp.smpl
wdataCH1[6] <= channel_sample:ch1_samp.smpl
wdataCH1[7] <= channel_sample:ch1_samp.smpl
wdataCH2[0] <= channel_sample:ch2_samp.smpl
wdataCH2[1] <= channel_sample:ch2_samp.smpl
wdataCH2[2] <= channel_sample:ch2_samp.smpl
wdataCH2[3] <= channel_sample:ch2_samp.smpl
wdataCH2[4] <= channel_sample:ch2_samp.smpl
wdataCH2[5] <= channel_sample:ch2_samp.smpl
wdataCH2[6] <= channel_sample:ch2_samp.smpl
wdataCH2[7] <= channel_sample:ch2_samp.smpl
wdataCH3[0] <= channel_sample:ch3_samp.smpl
wdataCH3[1] <= channel_sample:ch3_samp.smpl
wdataCH3[2] <= channel_sample:ch3_samp.smpl
wdataCH3[3] <= channel_sample:ch3_samp.smpl
wdataCH3[4] <= channel_sample:ch3_samp.smpl
wdataCH3[5] <= channel_sample:ch3_samp.smpl
wdataCH3[6] <= channel_sample:ch3_samp.smpl
wdataCH3[7] <= channel_sample:ch3_samp.smpl
wdataCH4[0] <= channel_sample:ch4_samp.smpl
wdataCH4[1] <= channel_sample:ch4_samp.smpl
wdataCH4[2] <= channel_sample:ch4_samp.smpl
wdataCH4[3] <= channel_sample:ch4_samp.smpl
wdataCH4[4] <= channel_sample:ch4_samp.smpl
wdataCH4[5] <= channel_sample:ch4_samp.smpl
wdataCH4[6] <= channel_sample:ch4_samp.smpl
wdataCH4[7] <= channel_sample:ch4_samp.smpl
wdataCH5[0] <= channel_sample:ch5_samp.smpl
wdataCH5[1] <= channel_sample:ch5_samp.smpl
wdataCH5[2] <= channel_sample:ch5_samp.smpl
wdataCH5[3] <= channel_sample:ch5_samp.smpl
wdataCH5[4] <= channel_sample:ch5_samp.smpl
wdataCH5[5] <= channel_sample:ch5_samp.smpl
wdataCH5[6] <= channel_sample:ch5_samp.smpl
wdataCH5[7] <= channel_sample:ch5_samp.smpl
rdataCH1[0] => rdataCH1[0].IN1
rdataCH1[1] => rdataCH1[1].IN1
rdataCH1[2] => rdataCH1[2].IN1
rdataCH1[3] => rdataCH1[3].IN1
rdataCH1[4] => rdataCH1[4].IN1
rdataCH1[5] => rdataCH1[5].IN1
rdataCH1[6] => rdataCH1[6].IN1
rdataCH1[7] => rdataCH1[7].IN1
rdataCH2[0] => rdataCH2[0].IN1
rdataCH2[1] => rdataCH2[1].IN1
rdataCH2[2] => rdataCH2[2].IN1
rdataCH2[3] => rdataCH2[3].IN1
rdataCH2[4] => rdataCH2[4].IN1
rdataCH2[5] => rdataCH2[5].IN1
rdataCH2[6] => rdataCH2[6].IN1
rdataCH2[7] => rdataCH2[7].IN1
rdataCH3[0] => rdataCH3[0].IN1
rdataCH3[1] => rdataCH3[1].IN1
rdataCH3[2] => rdataCH3[2].IN1
rdataCH3[3] => rdataCH3[3].IN1
rdataCH3[4] => rdataCH3[4].IN1
rdataCH3[5] => rdataCH3[5].IN1
rdataCH3[6] => rdataCH3[6].IN1
rdataCH3[7] => rdataCH3[7].IN1
rdataCH4[0] => rdataCH4[0].IN1
rdataCH4[1] => rdataCH4[1].IN1
rdataCH4[2] => rdataCH4[2].IN1
rdataCH4[3] => rdataCH4[3].IN1
rdataCH4[4] => rdataCH4[4].IN1
rdataCH4[5] => rdataCH4[5].IN1
rdataCH4[6] => rdataCH4[6].IN1
rdataCH4[7] => rdataCH4[7].IN1
rdataCH5[0] => rdataCH5[0].IN1
rdataCH5[1] => rdataCH5[1].IN1
rdataCH5[2] => rdataCH5[2].IN1
rdataCH5[3] => rdataCH5[3].IN1
rdataCH5[4] => rdataCH5[4].IN1
rdataCH5[5] => rdataCH5[5].IN1
rdataCH5[6] => rdataCH5[6].IN1
rdataCH5[7] => rdataCH5[7].IN1


|LA_dig|dig_core:iDIG|Trigger_Unit:Trigger
clk => clk.IN7
rst_n => rst_n.IN7
TrigCfg[0] => TrigCfg[0].IN1
TrigCfg[1] => TrigCfg[1].IN1
TrigCfg[2] => TrigCfg[2].IN1
TrigCfg[3] => TrigCfg[3].IN1
TrigCfg[4] => TrigCfg[4].IN1
TrigCfg[5] => TrigCfg[5].IN1
CH1TrigCfg[0] => CH1TrigCfg[0].IN1
CH1TrigCfg[1] => CH1TrigCfg[1].IN1
CH1TrigCfg[2] => CH1TrigCfg[2].IN1
CH1TrigCfg[3] => CH1TrigCfg[3].IN1
CH1TrigCfg[4] => CH1TrigCfg[4].IN1
CH2TrigCfg[0] => CH2TrigCfg[0].IN1
CH2TrigCfg[1] => CH2TrigCfg[1].IN1
CH2TrigCfg[2] => CH2TrigCfg[2].IN1
CH2TrigCfg[3] => CH2TrigCfg[3].IN1
CH2TrigCfg[4] => CH2TrigCfg[4].IN1
CH3TrigCfg[0] => CH3TrigCfg[0].IN1
CH3TrigCfg[1] => CH3TrigCfg[1].IN1
CH3TrigCfg[2] => CH3TrigCfg[2].IN1
CH3TrigCfg[3] => CH3TrigCfg[3].IN1
CH3TrigCfg[4] => CH3TrigCfg[4].IN1
CH4TrigCfg[0] => CH4TrigCfg[0].IN1
CH4TrigCfg[1] => CH4TrigCfg[1].IN1
CH4TrigCfg[2] => CH4TrigCfg[2].IN1
CH4TrigCfg[3] => CH4TrigCfg[3].IN1
CH4TrigCfg[4] => CH4TrigCfg[4].IN1
CH5TrigCfg[0] => CH5TrigCfg[0].IN1
CH5TrigCfg[1] => CH5TrigCfg[1].IN1
CH5TrigCfg[2] => CH5TrigCfg[2].IN1
CH5TrigCfg[3] => CH5TrigCfg[3].IN1
CH5TrigCfg[4] => CH5TrigCfg[4].IN1
CH1Hff5 => CH1Hff5.IN1
CH2Hff5 => CH2Hff5.IN1
CH3Hff5 => CH3Hff5.IN1
CH4Hff5 => CH4Hff5.IN1
CH5Hff5 => CH5Hff5.IN1
CH1Lff5 => CH1Lff5.IN1
CH2Lff5 => CH2Lff5.IN1
CH3Lff5 => CH3Lff5.IN1
CH4Lff5 => CH4Lff5.IN1
CH5Lff5 => CH5Lff5.IN1
CH1L => CH1L.IN1
CH2L => CH2L.IN1
CH3L => CH3L.IN1
baud_cntH[0] => baud_cntH[0].IN1
baud_cntH[1] => baud_cntH[1].IN1
baud_cntH[2] => baud_cntH[2].IN1
baud_cntH[3] => baud_cntH[3].IN1
baud_cntH[4] => baud_cntH[4].IN1
baud_cntH[5] => baud_cntH[5].IN1
baud_cntH[6] => baud_cntH[6].IN1
baud_cntH[7] => baud_cntH[7].IN1
baud_cntL[0] => baud_cntL[0].IN1
baud_cntL[1] => baud_cntL[1].IN1
baud_cntL[2] => baud_cntL[2].IN1
baud_cntL[3] => baud_cntL[3].IN1
baud_cntL[4] => baud_cntL[4].IN1
baud_cntL[5] => baud_cntL[5].IN1
baud_cntL[6] => baud_cntL[6].IN1
baud_cntL[7] => baud_cntL[7].IN1
maskH[0] => maskH[0].IN1
maskH[1] => maskH[1].IN1
maskH[2] => maskH[2].IN1
maskH[3] => maskH[3].IN1
maskH[4] => maskH[4].IN1
maskH[5] => maskH[5].IN1
maskH[6] => maskH[6].IN1
maskH[7] => maskH[7].IN1
maskL[0] => maskL[0].IN1
maskL[1] => maskL[1].IN1
maskL[2] => maskL[2].IN1
maskL[3] => maskL[3].IN1
maskL[4] => maskL[4].IN1
maskL[5] => maskL[5].IN1
maskL[6] => maskL[6].IN1
maskL[7] => maskL[7].IN1
matchH[0] => matchH[0].IN1
matchH[1] => matchH[1].IN1
matchH[2] => matchH[2].IN1
matchH[3] => matchH[3].IN1
matchH[4] => matchH[4].IN1
matchH[5] => matchH[5].IN1
matchH[6] => matchH[6].IN1
matchH[7] => matchH[7].IN1
matchL[0] => matchL[0].IN1
matchL[1] => matchL[1].IN1
matchL[2] => matchL[2].IN1
matchL[3] => matchL[3].IN1
matchL[4] => matchL[4].IN1
matchL[5] => matchL[5].IN1
matchL[6] => matchL[6].IN1
matchL[7] => matchL[7].IN1
armed => armed.IN6
capture_done => capture_done.IN1
triggered <= trigger_logic:Trig.triggered


|LA_dig|dig_core:iDIG|Trigger_Unit:Trigger|trigger_logic:Trig
clk => triggered~reg0.CLK
rst_n => triggered~reg0.ACLR
armed => triggered.IN1
capture_done => triggered.OUTPUTSELECT
CH1Trig => trig_set.IN0
CH2Trig => trig_set.IN1
CH3Trig => trig_set.IN1
CH4Trig => trig_set.IN1
CH5Trig => trig_set.IN1
protTrig => trig_set.IN1
triggered <= triggered~reg0.DB_MAX_OUTPUT_PORT_TYPE


|LA_dig|dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig
clk => clk.IN2
rst_n => rst_n.IN2
TrigCfg[0] => protTrig.IN1
TrigCfg[1] => protTrig.IN1
TrigCfg[2] => TrigCfg[2].IN1
TrigCfg[3] => TrigCfg[3].IN1
TrigCfg[4] => ~NO_FANOUT~
TrigCfg[5] => ~NO_FANOUT~
maskH[0] => mask[8].IN1
maskH[1] => mask[9].IN1
maskH[2] => mask[10].IN1
maskH[3] => mask[11].IN1
maskH[4] => mask[12].IN1
maskH[5] => mask[13].IN1
maskH[6] => mask[14].IN1
maskH[7] => mask[15].IN1
maskL[0] => mask[0].IN2
maskL[1] => mask[1].IN2
maskL[2] => mask[2].IN2
maskL[3] => mask[3].IN2
maskL[4] => mask[4].IN2
maskL[5] => mask[5].IN2
maskL[6] => mask[6].IN2
maskL[7] => mask[7].IN2
matchH[0] => match[8].IN1
matchH[1] => match[9].IN1
matchH[2] => match[10].IN1
matchH[3] => match[11].IN1
matchH[4] => match[12].IN1
matchH[5] => match[13].IN1
matchH[6] => match[14].IN1
matchH[7] => match[15].IN1
matchL[0] => match[0].IN2
matchL[1] => match[1].IN2
matchL[2] => match[2].IN2
matchL[3] => match[3].IN2
matchL[4] => match[4].IN2
matchL[5] => match[5].IN2
matchL[6] => match[6].IN2
matchL[7] => match[7].IN2
baud_cntH[0] => baud_cnt[8].IN1
baud_cntH[1] => baud_cnt[9].IN1
baud_cntH[2] => baud_cnt[10].IN1
baud_cntH[3] => baud_cnt[11].IN1
baud_cntH[4] => baud_cnt[12].IN1
baud_cntH[5] => baud_cnt[13].IN1
baud_cntH[6] => baud_cnt[14].IN1
baud_cntH[7] => baud_cnt[15].IN1
baud_cntL[0] => baud_cnt[0].IN1
baud_cntL[1] => baud_cnt[1].IN1
baud_cntL[2] => baud_cnt[2].IN1
baud_cntL[3] => baud_cnt[3].IN1
baud_cntL[4] => baud_cnt[4].IN1
baud_cntL[5] => baud_cnt[5].IN1
baud_cntL[6] => baud_cnt[6].IN1
baud_cntL[7] => baud_cnt[7].IN1
CH1L => CH1L.IN2
CH2L => CH2L.IN1
CH3L => CH3L.IN1
protTrig <= protTrig.DB_MAX_OUTPUT_PORT_TYPE


|LA_dig|dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|SPI_RX:spi
clk => clk.IN1
rst_n => rst_n.IN1
edg => edg.IN1
SS_n => met_SS_n[0].DATAIN
SCLK => SCLK.IN1
MOSI => met_MOSI[0].DATAIN
mask[0] => mask_stor.IN1
mask[0] => mask_match.IN0
mask[1] => mask_stor.IN1
mask[1] => mask_match.IN0
mask[2] => mask_stor.IN1
mask[2] => mask_match.IN0
mask[3] => mask_stor.IN1
mask[3] => mask_match.IN0
mask[4] => mask_stor.IN1
mask[4] => mask_match.IN0
mask[5] => mask_stor.IN1
mask[5] => mask_match.IN0
mask[6] => mask_stor.IN1
mask[6] => mask_match.IN0
mask[7] => mask_stor.IN1
mask[7] => mask_match.IN0
mask[8] => mask_stor.IN1
mask[8] => mask_match.IN0
mask[9] => mask_stor.IN1
mask[9] => mask_match.IN0
mask[10] => mask_stor.IN1
mask[10] => mask_match.IN0
mask[11] => mask_stor.IN1
mask[11] => mask_match.IN0
mask[12] => mask_stor.IN1
mask[12] => mask_match.IN0
mask[13] => mask_stor.IN1
mask[13] => mask_match.IN0
mask[14] => mask_stor.IN1
mask[14] => mask_match.IN0
mask[15] => mask_stor.IN1
mask[15] => mask_match.IN0
match[0] => mask_match.IN1
match[1] => mask_match.IN1
match[2] => mask_match.IN1
match[3] => mask_match.IN1
match[4] => mask_match.IN1
match[5] => mask_match.IN1
match[6] => mask_match.IN1
match[7] => mask_match.IN1
match[8] => mask_match.IN1
match[9] => mask_match.IN1
match[10] => mask_match.IN1
match[11] => mask_match.IN1
match[12] => mask_match.IN1
match[13] => mask_match.IN1
match[14] => mask_match.IN1
match[15] => mask_match.IN1
len8_16 => mask_match[15].OUTPUTSELECT
len8_16 => mask_match[14].OUTPUTSELECT
len8_16 => mask_match[13].OUTPUTSELECT
len8_16 => mask_match[12].OUTPUTSELECT
len8_16 => mask_match[11].OUTPUTSELECT
len8_16 => mask_match[10].OUTPUTSELECT
len8_16 => mask_match[9].OUTPUTSELECT
len8_16 => mask_match[8].OUTPUTSELECT
len8_16 => mask_stor[15].OUTPUTSELECT
len8_16 => mask_stor[14].OUTPUTSELECT
len8_16 => mask_stor[13].OUTPUTSELECT
len8_16 => mask_stor[12].OUTPUTSELECT
len8_16 => mask_stor[11].OUTPUTSELECT
len8_16 => mask_stor[10].OUTPUTSELECT
len8_16 => mask_stor[9].OUTPUTSELECT
len8_16 => mask_stor[8].OUTPUTSELECT
SPItrig <= SPItrig.DB_MAX_OUTPUT_PORT_TYPE


|LA_dig|dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|SPI_RX:spi|SPI_RX_Edge:spi_edge
clk => det[0].CLK
clk => det[1].CLK
clk => det[2].CLK
rst_n => det[0].ACLR
rst_n => det[1].ACLR
rst_n => det[2].ACLR
edg => shift.OUTPUTSELECT
SCLK => det[0].DATAIN
shift <= shift.DB_MAX_OUTPUT_PORT_TYPE


|LA_dig|dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart
clk => baud[0].CLK
clk => baud[1].CLK
clk => baud[2].CLK
clk => baud[3].CLK
clk => baud[4].CLK
clk => baud[5].CLK
clk => baud[6].CLK
clk => baud[7].CLK
clk => baud[8].CLK
clk => baud[9].CLK
clk => baud[10].CLK
clk => baud[11].CLK
clk => baud[12].CLK
clk => baud[13].CLK
clk => baud[14].CLK
clk => baud[15].CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => stor[1].CLK
clk => stor[2].CLK
clk => stor[3].CLK
clk => stor[4].CLK
clk => stor[5].CLK
clk => stor[6].CLK
clk => stor[7].CLK
clk => stor[8].CLK
clk => state.CLK
clk => RX_met[0].CLK
clk => RX_met[1].CLK
clk => RX_met[2].CLK
rst_n => baud[0].ACLR
rst_n => baud[1].ACLR
rst_n => baud[2].ACLR
rst_n => baud[3].ACLR
rst_n => baud[4].ACLR
rst_n => baud[5].ACLR
rst_n => baud[6].ACLR
rst_n => baud[7].ACLR
rst_n => baud[8].ACLR
rst_n => baud[9].ACLR
rst_n => baud[10].ACLR
rst_n => baud[11].ACLR
rst_n => baud[12].ACLR
rst_n => baud[13].ACLR
rst_n => baud[14].ACLR
rst_n => baud[15].ACLR
rst_n => stor[1].ACLR
rst_n => stor[2].ACLR
rst_n => stor[3].ACLR
rst_n => stor[4].ACLR
rst_n => stor[5].ACLR
rst_n => stor[6].ACLR
rst_n => stor[7].ACLR
rst_n => stor[8].ACLR
rst_n => RX_met[0].ACLR
rst_n => RX_met[1].ACLR
rst_n => RX_met[2].ACLR
rst_n => state.ACLR
rst_n => count[0].ACLR
rst_n => count[1].ACLR
rst_n => count[2].ACLR
rst_n => count[3].ACLR
RX => RX_met[0].DATAIN
baud_cnt[0] => Equal0.IN15
baud_cnt[1] => Equal0.IN14
baud_cnt[1] => Equal3.IN47
baud_cnt[2] => Equal0.IN13
baud_cnt[2] => Equal3.IN46
baud_cnt[3] => Equal0.IN12
baud_cnt[3] => Equal3.IN45
baud_cnt[4] => Equal0.IN11
baud_cnt[4] => Equal3.IN44
baud_cnt[5] => Equal0.IN10
baud_cnt[5] => Equal3.IN43
baud_cnt[6] => Equal0.IN9
baud_cnt[6] => Equal3.IN42
baud_cnt[7] => Equal0.IN8
baud_cnt[7] => Equal3.IN41
baud_cnt[8] => Equal0.IN7
baud_cnt[8] => Equal3.IN40
baud_cnt[9] => Equal0.IN6
baud_cnt[9] => Equal3.IN39
baud_cnt[10] => Equal0.IN5
baud_cnt[10] => Equal3.IN38
baud_cnt[11] => Equal0.IN4
baud_cnt[11] => Equal3.IN37
baud_cnt[12] => Equal0.IN3
baud_cnt[12] => Equal3.IN36
baud_cnt[13] => Equal0.IN2
baud_cnt[13] => Equal3.IN35
baud_cnt[14] => Equal0.IN1
baud_cnt[14] => Equal3.IN34
baud_cnt[15] => Equal0.IN0
baud_cnt[15] => Equal3.IN33
mask[0] => always2.IN0
mask[0] => always2.IN1
mask[1] => always2.IN0
mask[1] => always2.IN1
mask[2] => always2.IN0
mask[2] => always2.IN1
mask[3] => always2.IN0
mask[3] => always2.IN1
mask[4] => always2.IN0
mask[4] => always2.IN1
mask[5] => always2.IN0
mask[5] => always2.IN1
mask[6] => always2.IN0
mask[6] => always2.IN1
mask[7] => always2.IN0
mask[7] => always2.IN1
match[0] => always2.IN1
match[1] => always2.IN1
match[2] => always2.IN1
match[3] => always2.IN1
match[4] => always2.IN1
match[5] => always2.IN1
match[6] => always2.IN1
match[7] => always2.IN1
UARTtrig <= UARTtrig.DB_MAX_OUTPUT_PORT_TYPE


|LA_dig|dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH1
clk => Pos_Edge[1].CLK
clk => Neg_Edge[1].CLK
clk => Low_Level.CLK
clk => High_Level.CLK
rst_n => Low_Level.ACLR
rst_n => High_Level.ACLR
rst_n => Pos_Edge[1].ACLR
rst_n => Pos_Edge[0].IN0
rst_n => Neg_Edge[1].ACLR
CHxTrigCfg[0] => CHxTrig.IN1
CHxTrigCfg[1] => Low_Level_Trig.IN1
CHxTrigCfg[2] => High_Level_Trig.IN1
CHxTrigCfg[3] => Neg_Edge_Trig.IN1
CHxTrigCfg[4] => Pos_Edge_Trig.IN1
CHxHff5 => Pos_Edge[0].CLK
CHxHff5 => High_Level.DATAIN
CHxLff5 => Low_Level.DATAIN
CHxLff5 => Neg_Edge[0].CLK
armed => Pos_Edge[0].IN1
CHxTrig <= CHxTrig.DB_MAX_OUTPUT_PORT_TYPE


|LA_dig|dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH2
clk => Pos_Edge[1].CLK
clk => Neg_Edge[1].CLK
clk => Low_Level.CLK
clk => High_Level.CLK
rst_n => Low_Level.ACLR
rst_n => High_Level.ACLR
rst_n => Pos_Edge[1].ACLR
rst_n => Pos_Edge[0].IN0
rst_n => Neg_Edge[1].ACLR
CHxTrigCfg[0] => CHxTrig.IN1
CHxTrigCfg[1] => Low_Level_Trig.IN1
CHxTrigCfg[2] => High_Level_Trig.IN1
CHxTrigCfg[3] => Neg_Edge_Trig.IN1
CHxTrigCfg[4] => Pos_Edge_Trig.IN1
CHxHff5 => Pos_Edge[0].CLK
CHxHff5 => High_Level.DATAIN
CHxLff5 => Low_Level.DATAIN
CHxLff5 => Neg_Edge[0].CLK
armed => Pos_Edge[0].IN1
CHxTrig <= CHxTrig.DB_MAX_OUTPUT_PORT_TYPE


|LA_dig|dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH3
clk => Pos_Edge[1].CLK
clk => Neg_Edge[1].CLK
clk => Low_Level.CLK
clk => High_Level.CLK
rst_n => Low_Level.ACLR
rst_n => High_Level.ACLR
rst_n => Pos_Edge[1].ACLR
rst_n => Pos_Edge[0].IN0
rst_n => Neg_Edge[1].ACLR
CHxTrigCfg[0] => CHxTrig.IN1
CHxTrigCfg[1] => Low_Level_Trig.IN1
CHxTrigCfg[2] => High_Level_Trig.IN1
CHxTrigCfg[3] => Neg_Edge_Trig.IN1
CHxTrigCfg[4] => Pos_Edge_Trig.IN1
CHxHff5 => Pos_Edge[0].CLK
CHxHff5 => High_Level.DATAIN
CHxLff5 => Low_Level.DATAIN
CHxLff5 => Neg_Edge[0].CLK
armed => Pos_Edge[0].IN1
CHxTrig <= CHxTrig.DB_MAX_OUTPUT_PORT_TYPE


|LA_dig|dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH4
clk => Pos_Edge[1].CLK
clk => Neg_Edge[1].CLK
clk => Low_Level.CLK
clk => High_Level.CLK
rst_n => Low_Level.ACLR
rst_n => High_Level.ACLR
rst_n => Pos_Edge[1].ACLR
rst_n => Pos_Edge[0].IN0
rst_n => Neg_Edge[1].ACLR
CHxTrigCfg[0] => CHxTrig.IN1
CHxTrigCfg[1] => Low_Level_Trig.IN1
CHxTrigCfg[2] => High_Level_Trig.IN1
CHxTrigCfg[3] => Neg_Edge_Trig.IN1
CHxTrigCfg[4] => Pos_Edge_Trig.IN1
CHxHff5 => Pos_Edge[0].CLK
CHxHff5 => High_Level.DATAIN
CHxLff5 => Low_Level.DATAIN
CHxLff5 => Neg_Edge[0].CLK
armed => Pos_Edge[0].IN1
CHxTrig <= CHxTrig.DB_MAX_OUTPUT_PORT_TYPE


|LA_dig|dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH5
clk => Pos_Edge[1].CLK
clk => Neg_Edge[1].CLK
clk => Low_Level.CLK
clk => High_Level.CLK
rst_n => Low_Level.ACLR
rst_n => High_Level.ACLR
rst_n => Pos_Edge[1].ACLR
rst_n => Pos_Edge[0].IN0
rst_n => Neg_Edge[1].ACLR
CHxTrigCfg[0] => CHxTrig.IN1
CHxTrigCfg[1] => Low_Level_Trig.IN1
CHxTrigCfg[2] => High_Level_Trig.IN1
CHxTrigCfg[3] => Neg_Edge_Trig.IN1
CHxTrigCfg[4] => Pos_Edge_Trig.IN1
CHxHff5 => Pos_Edge[0].CLK
CHxHff5 => High_Level.DATAIN
CHxLff5 => Low_Level.DATAIN
CHxLff5 => Neg_Edge[0].CLK
armed => Pos_Edge[0].IN1
CHxTrig <= CHxTrig.DB_MAX_OUTPUT_PORT_TYPE


|LA_dig|dig_core:iDIG|cmd_cfg:cmd_unit
clk => raddr_curr[0].CLK
clk => raddr_curr[1].CLK
clk => raddr_curr[2].CLK
clk => raddr_curr[3].CLK
clk => raddr_curr[4].CLK
clk => raddr_curr[5].CLK
clk => raddr_curr[6].CLK
clk => raddr_curr[7].CLK
clk => raddr_curr[8].CLK
clk => trig_posL[0].CLK
clk => trig_posL[1].CLK
clk => trig_posL[2].CLK
clk => trig_posL[3].CLK
clk => trig_posL[4].CLK
clk => trig_posL[5].CLK
clk => trig_posL[6].CLK
clk => trig_posL[7].CLK
clk => trig_posH[0].CLK
clk => trig_posH[1].CLK
clk => trig_posH[2].CLK
clk => trig_posH[3].CLK
clk => trig_posH[4].CLK
clk => trig_posH[5].CLK
clk => trig_posH[6].CLK
clk => trig_posH[7].CLK
clk => baud_cntL[0]~reg0.CLK
clk => baud_cntL[1]~reg0.CLK
clk => baud_cntL[2]~reg0.CLK
clk => baud_cntL[3]~reg0.CLK
clk => baud_cntL[4]~reg0.CLK
clk => baud_cntL[5]~reg0.CLK
clk => baud_cntL[6]~reg0.CLK
clk => baud_cntL[7]~reg0.CLK
clk => baud_cntH[0]~reg0.CLK
clk => baud_cntH[1]~reg0.CLK
clk => baud_cntH[2]~reg0.CLK
clk => baud_cntH[3]~reg0.CLK
clk => baud_cntH[4]~reg0.CLK
clk => baud_cntH[5]~reg0.CLK
clk => baud_cntH[6]~reg0.CLK
clk => baud_cntH[7]~reg0.CLK
clk => maskL[0]~reg0.CLK
clk => maskL[1]~reg0.CLK
clk => maskL[2]~reg0.CLK
clk => maskL[3]~reg0.CLK
clk => maskL[4]~reg0.CLK
clk => maskL[5]~reg0.CLK
clk => maskL[6]~reg0.CLK
clk => maskL[7]~reg0.CLK
clk => maskH[0]~reg0.CLK
clk => maskH[1]~reg0.CLK
clk => maskH[2]~reg0.CLK
clk => maskH[3]~reg0.CLK
clk => maskH[4]~reg0.CLK
clk => maskH[5]~reg0.CLK
clk => maskH[6]~reg0.CLK
clk => maskH[7]~reg0.CLK
clk => matchL[0]~reg0.CLK
clk => matchL[1]~reg0.CLK
clk => matchL[2]~reg0.CLK
clk => matchL[3]~reg0.CLK
clk => matchL[4]~reg0.CLK
clk => matchL[5]~reg0.CLK
clk => matchL[6]~reg0.CLK
clk => matchL[7]~reg0.CLK
clk => matchH[0]~reg0.CLK
clk => matchH[1]~reg0.CLK
clk => matchH[2]~reg0.CLK
clk => matchH[3]~reg0.CLK
clk => matchH[4]~reg0.CLK
clk => matchH[5]~reg0.CLK
clk => matchH[6]~reg0.CLK
clk => matchH[7]~reg0.CLK
clk => VIL[0]~reg0.CLK
clk => VIL[1]~reg0.CLK
clk => VIL[2]~reg0.CLK
clk => VIL[3]~reg0.CLK
clk => VIL[4]~reg0.CLK
clk => VIL[5]~reg0.CLK
clk => VIL[6]~reg0.CLK
clk => VIL[7]~reg0.CLK
clk => VIH[0]~reg0.CLK
clk => VIH[1]~reg0.CLK
clk => VIH[2]~reg0.CLK
clk => VIH[3]~reg0.CLK
clk => VIH[4]~reg0.CLK
clk => VIH[5]~reg0.CLK
clk => VIH[6]~reg0.CLK
clk => VIH[7]~reg0.CLK
clk => decimator[0]~reg0.CLK
clk => decimator[1]~reg0.CLK
clk => decimator[2]~reg0.CLK
clk => decimator[3]~reg0.CLK
clk => CH5TrigCfg[0]~reg0.CLK
clk => CH5TrigCfg[1]~reg0.CLK
clk => CH5TrigCfg[2]~reg0.CLK
clk => CH5TrigCfg[3]~reg0.CLK
clk => CH5TrigCfg[4]~reg0.CLK
clk => CH4TrigCfg[0]~reg0.CLK
clk => CH4TrigCfg[1]~reg0.CLK
clk => CH4TrigCfg[2]~reg0.CLK
clk => CH4TrigCfg[3]~reg0.CLK
clk => CH4TrigCfg[4]~reg0.CLK
clk => CH3TrigCfg[0]~reg0.CLK
clk => CH3TrigCfg[1]~reg0.CLK
clk => CH3TrigCfg[2]~reg0.CLK
clk => CH3TrigCfg[3]~reg0.CLK
clk => CH3TrigCfg[4]~reg0.CLK
clk => CH2TrigCfg[0]~reg0.CLK
clk => CH2TrigCfg[1]~reg0.CLK
clk => CH2TrigCfg[2]~reg0.CLK
clk => CH2TrigCfg[3]~reg0.CLK
clk => CH2TrigCfg[4]~reg0.CLK
clk => CH1TrigCfg[0]~reg0.CLK
clk => CH1TrigCfg[1]~reg0.CLK
clk => CH1TrigCfg[2]~reg0.CLK
clk => CH1TrigCfg[3]~reg0.CLK
clk => CH1TrigCfg[4]~reg0.CLK
clk => TrigCfg[0]~reg0.CLK
clk => TrigCfg[1]~reg0.CLK
clk => TrigCfg[2]~reg0.CLK
clk => TrigCfg[3]~reg0.CLK
clk => TrigCfg[4]~reg0.CLK
clk => TrigCfg[5]~reg0.CLK
clk => state~1.DATAIN
rst_n => trig_posH[0].ACLR
rst_n => trig_posH[1].ACLR
rst_n => trig_posH[2].ACLR
rst_n => trig_posH[3].ACLR
rst_n => trig_posH[4].ACLR
rst_n => trig_posH[5].ACLR
rst_n => trig_posH[6].ACLR
rst_n => trig_posH[7].ACLR
rst_n => trig_posL[0].PRESET
rst_n => trig_posL[1].ACLR
rst_n => trig_posL[2].ACLR
rst_n => trig_posL[3].ACLR
rst_n => trig_posL[4].ACLR
rst_n => trig_posL[5].ACLR
rst_n => trig_posL[6].ACLR
rst_n => trig_posL[7].ACLR
rst_n => decimator[0]~reg0.ACLR
rst_n => decimator[1]~reg0.ACLR
rst_n => decimator[2]~reg0.ACLR
rst_n => decimator[3]~reg0.ACLR
rst_n => maskL[0]~reg0.ACLR
rst_n => maskL[1]~reg0.ACLR
rst_n => maskL[2]~reg0.ACLR
rst_n => maskL[3]~reg0.ACLR
rst_n => maskL[4]~reg0.ACLR
rst_n => maskL[5]~reg0.ACLR
rst_n => maskL[6]~reg0.ACLR
rst_n => maskL[7]~reg0.ACLR
rst_n => maskH[0]~reg0.ACLR
rst_n => maskH[1]~reg0.ACLR
rst_n => maskH[2]~reg0.ACLR
rst_n => maskH[3]~reg0.ACLR
rst_n => maskH[4]~reg0.ACLR
rst_n => maskH[5]~reg0.ACLR
rst_n => maskH[6]~reg0.ACLR
rst_n => maskH[7]~reg0.ACLR
rst_n => matchL[0]~reg0.ACLR
rst_n => matchL[1]~reg0.ACLR
rst_n => matchL[2]~reg0.ACLR
rst_n => matchL[3]~reg0.ACLR
rst_n => matchL[4]~reg0.ACLR
rst_n => matchL[5]~reg0.ACLR
rst_n => matchL[6]~reg0.ACLR
rst_n => matchL[7]~reg0.ACLR
rst_n => matchH[0]~reg0.ACLR
rst_n => matchH[1]~reg0.ACLR
rst_n => matchH[2]~reg0.ACLR
rst_n => matchH[3]~reg0.ACLR
rst_n => matchH[4]~reg0.ACLR
rst_n => matchH[5]~reg0.ACLR
rst_n => matchH[6]~reg0.ACLR
rst_n => matchH[7]~reg0.ACLR
rst_n => baud_cntL[0]~reg0.ACLR
rst_n => baud_cntL[1]~reg0.ACLR
rst_n => baud_cntL[2]~reg0.ACLR
rst_n => baud_cntL[3]~reg0.PRESET
rst_n => baud_cntL[4]~reg0.ACLR
rst_n => baud_cntL[5]~reg0.ACLR
rst_n => baud_cntL[6]~reg0.PRESET
rst_n => baud_cntL[7]~reg0.PRESET
rst_n => baud_cntH[0]~reg0.ACLR
rst_n => baud_cntH[1]~reg0.PRESET
rst_n => baud_cntH[2]~reg0.PRESET
rst_n => baud_cntH[3]~reg0.ACLR
rst_n => baud_cntH[4]~reg0.ACLR
rst_n => baud_cntH[5]~reg0.ACLR
rst_n => baud_cntH[6]~reg0.ACLR
rst_n => baud_cntH[7]~reg0.ACLR
rst_n => TrigCfg[0]~reg0.PRESET
rst_n => TrigCfg[1]~reg0.PRESET
rst_n => TrigCfg[2]~reg0.ACLR
rst_n => TrigCfg[3]~reg0.ACLR
rst_n => TrigCfg[4]~reg0.ACLR
rst_n => TrigCfg[5]~reg0.ACLR
rst_n => CH1TrigCfg[0]~reg0.PRESET
rst_n => CH1TrigCfg[1]~reg0.ACLR
rst_n => CH1TrigCfg[2]~reg0.ACLR
rst_n => CH1TrigCfg[3]~reg0.ACLR
rst_n => CH1TrigCfg[4]~reg0.ACLR
rst_n => CH2TrigCfg[0]~reg0.PRESET
rst_n => CH2TrigCfg[1]~reg0.ACLR
rst_n => CH2TrigCfg[2]~reg0.ACLR
rst_n => CH2TrigCfg[3]~reg0.ACLR
rst_n => CH2TrigCfg[4]~reg0.ACLR
rst_n => CH3TrigCfg[0]~reg0.PRESET
rst_n => CH3TrigCfg[1]~reg0.ACLR
rst_n => CH3TrigCfg[2]~reg0.ACLR
rst_n => CH3TrigCfg[3]~reg0.ACLR
rst_n => CH3TrigCfg[4]~reg0.ACLR
rst_n => CH4TrigCfg[0]~reg0.PRESET
rst_n => CH4TrigCfg[1]~reg0.ACLR
rst_n => CH4TrigCfg[2]~reg0.ACLR
rst_n => CH4TrigCfg[3]~reg0.ACLR
rst_n => CH4TrigCfg[4]~reg0.ACLR
rst_n => CH5TrigCfg[0]~reg0.PRESET
rst_n => CH5TrigCfg[1]~reg0.ACLR
rst_n => CH5TrigCfg[2]~reg0.ACLR
rst_n => CH5TrigCfg[3]~reg0.ACLR
rst_n => CH5TrigCfg[4]~reg0.ACLR
rst_n => VIH[0]~reg0.ACLR
rst_n => VIH[1]~reg0.PRESET
rst_n => VIH[2]~reg0.ACLR
rst_n => VIH[3]~reg0.PRESET
rst_n => VIH[4]~reg0.ACLR
rst_n => VIH[5]~reg0.PRESET
rst_n => VIH[6]~reg0.ACLR
rst_n => VIH[7]~reg0.PRESET
rst_n => VIL[0]~reg0.PRESET
rst_n => VIL[1]~reg0.ACLR
rst_n => VIL[2]~reg0.PRESET
rst_n => VIL[3]~reg0.ACLR
rst_n => VIL[4]~reg0.PRESET
rst_n => VIL[5]~reg0.ACLR
rst_n => VIL[6]~reg0.PRESET
rst_n => VIL[7]~reg0.ACLR
rst_n => raddr_curr[0].ACLR
rst_n => raddr_curr[1].ACLR
rst_n => raddr_curr[2].ACLR
rst_n => raddr_curr[3].ACLR
rst_n => raddr_curr[4].ACLR
rst_n => raddr_curr[5].ACLR
rst_n => raddr_curr[6].ACLR
rst_n => raddr_curr[7].ACLR
rst_n => raddr_curr[8].ACLR
rst_n => state~3.DATAIN
cmd[0] => TrigCfg[0]~reg0.DATAIN
cmd[0] => CH1TrigCfg[0]~reg0.DATAIN
cmd[0] => CH2TrigCfg[0]~reg0.DATAIN
cmd[0] => CH3TrigCfg[0]~reg0.DATAIN
cmd[0] => CH4TrigCfg[0]~reg0.DATAIN
cmd[0] => CH5TrigCfg[0]~reg0.DATAIN
cmd[0] => decimator[0]~reg0.DATAIN
cmd[0] => VIH[0]~reg0.DATAIN
cmd[0] => VIL[0]~reg0.DATAIN
cmd[0] => matchH[0]~reg0.DATAIN
cmd[0] => matchL[0]~reg0.DATAIN
cmd[0] => maskH[0]~reg0.DATAIN
cmd[0] => maskL[0]~reg0.DATAIN
cmd[0] => baud_cntH[0]~reg0.DATAIN
cmd[0] => baud_cntL[0]~reg0.DATAIN
cmd[0] => trig_posH[0].DATAIN
cmd[0] => trig_posL[0].DATAIN
cmd[1] => TrigCfg[1]~reg0.DATAIN
cmd[1] => CH1TrigCfg[1]~reg0.DATAIN
cmd[1] => CH2TrigCfg[1]~reg0.DATAIN
cmd[1] => CH3TrigCfg[1]~reg0.DATAIN
cmd[1] => CH4TrigCfg[1]~reg0.DATAIN
cmd[1] => CH5TrigCfg[1]~reg0.DATAIN
cmd[1] => decimator[1]~reg0.DATAIN
cmd[1] => VIH[1]~reg0.DATAIN
cmd[1] => VIL[1]~reg0.DATAIN
cmd[1] => matchH[1]~reg0.DATAIN
cmd[1] => matchL[1]~reg0.DATAIN
cmd[1] => maskH[1]~reg0.DATAIN
cmd[1] => maskL[1]~reg0.DATAIN
cmd[1] => baud_cntH[1]~reg0.DATAIN
cmd[1] => baud_cntL[1]~reg0.DATAIN
cmd[1] => trig_posH[1].DATAIN
cmd[1] => trig_posL[1].DATAIN
cmd[2] => TrigCfg[2]~reg0.DATAIN
cmd[2] => CH1TrigCfg[2]~reg0.DATAIN
cmd[2] => CH2TrigCfg[2]~reg0.DATAIN
cmd[2] => CH3TrigCfg[2]~reg0.DATAIN
cmd[2] => CH4TrigCfg[2]~reg0.DATAIN
cmd[2] => CH5TrigCfg[2]~reg0.DATAIN
cmd[2] => decimator[2]~reg0.DATAIN
cmd[2] => VIH[2]~reg0.DATAIN
cmd[2] => VIL[2]~reg0.DATAIN
cmd[2] => matchH[2]~reg0.DATAIN
cmd[2] => matchL[2]~reg0.DATAIN
cmd[2] => maskH[2]~reg0.DATAIN
cmd[2] => maskL[2]~reg0.DATAIN
cmd[2] => baud_cntH[2]~reg0.DATAIN
cmd[2] => baud_cntL[2]~reg0.DATAIN
cmd[2] => trig_posH[2].DATAIN
cmd[2] => trig_posL[2].DATAIN
cmd[3] => TrigCfg[3]~reg0.DATAIN
cmd[3] => CH1TrigCfg[3]~reg0.DATAIN
cmd[3] => CH2TrigCfg[3]~reg0.DATAIN
cmd[3] => CH3TrigCfg[3]~reg0.DATAIN
cmd[3] => CH4TrigCfg[3]~reg0.DATAIN
cmd[3] => CH5TrigCfg[3]~reg0.DATAIN
cmd[3] => decimator[3]~reg0.DATAIN
cmd[3] => VIH[3]~reg0.DATAIN
cmd[3] => VIL[3]~reg0.DATAIN
cmd[3] => matchH[3]~reg0.DATAIN
cmd[3] => matchL[3]~reg0.DATAIN
cmd[3] => maskH[3]~reg0.DATAIN
cmd[3] => maskL[3]~reg0.DATAIN
cmd[3] => baud_cntH[3]~reg0.DATAIN
cmd[3] => baud_cntL[3]~reg0.DATAIN
cmd[3] => trig_posH[3].DATAIN
cmd[3] => trig_posL[3].DATAIN
cmd[4] => TrigCfg[4]~reg0.DATAIN
cmd[4] => CH1TrigCfg[4]~reg0.DATAIN
cmd[4] => CH2TrigCfg[4]~reg0.DATAIN
cmd[4] => CH3TrigCfg[4]~reg0.DATAIN
cmd[4] => CH4TrigCfg[4]~reg0.DATAIN
cmd[4] => CH5TrigCfg[4]~reg0.DATAIN
cmd[4] => VIH[4]~reg0.DATAIN
cmd[4] => VIL[4]~reg0.DATAIN
cmd[4] => matchH[4]~reg0.DATAIN
cmd[4] => matchL[4]~reg0.DATAIN
cmd[4] => maskH[4]~reg0.DATAIN
cmd[4] => maskL[4]~reg0.DATAIN
cmd[4] => baud_cntH[4]~reg0.DATAIN
cmd[4] => baud_cntL[4]~reg0.DATAIN
cmd[4] => trig_posH[4].DATAIN
cmd[4] => trig_posL[4].DATAIN
cmd[5] => TrigCfg.DATAB
cmd[5] => VIH[5]~reg0.DATAIN
cmd[5] => VIL[5]~reg0.DATAIN
cmd[5] => matchH[5]~reg0.DATAIN
cmd[5] => matchL[5]~reg0.DATAIN
cmd[5] => maskH[5]~reg0.DATAIN
cmd[5] => maskL[5]~reg0.DATAIN
cmd[5] => baud_cntH[5]~reg0.DATAIN
cmd[5] => baud_cntL[5]~reg0.DATAIN
cmd[5] => trig_posH[5].DATAIN
cmd[5] => trig_posL[5].DATAIN
cmd[6] => VIH[6]~reg0.DATAIN
cmd[6] => VIL[6]~reg0.DATAIN
cmd[6] => matchH[6]~reg0.DATAIN
cmd[6] => matchL[6]~reg0.DATAIN
cmd[6] => maskH[6]~reg0.DATAIN
cmd[6] => maskL[6]~reg0.DATAIN
cmd[6] => baud_cntH[6]~reg0.DATAIN
cmd[6] => baud_cntL[6]~reg0.DATAIN
cmd[6] => trig_posH[6].DATAIN
cmd[6] => trig_posL[6].DATAIN
cmd[7] => VIH[7]~reg0.DATAIN
cmd[7] => VIL[7]~reg0.DATAIN
cmd[7] => matchH[7]~reg0.DATAIN
cmd[7] => matchL[7]~reg0.DATAIN
cmd[7] => maskH[7]~reg0.DATAIN
cmd[7] => maskL[7]~reg0.DATAIN
cmd[7] => baud_cntH[7]~reg0.DATAIN
cmd[7] => baud_cntL[7]~reg0.DATAIN
cmd[7] => trig_posH[7].DATAIN
cmd[7] => trig_posL[7].DATAIN
cmd[8] => Equal20.IN11
cmd[8] => Equal21.IN11
cmd[8] => Equal22.IN11
cmd[8] => Equal23.IN11
cmd[8] => Equal24.IN11
cmd[8] => Equal25.IN11
cmd[8] => Equal26.IN11
cmd[8] => Equal27.IN11
cmd[8] => Equal28.IN11
cmd[8] => Equal29.IN11
cmd[8] => Equal30.IN11
cmd[8] => Equal31.IN11
cmd[8] => Equal32.IN11
cmd[8] => Equal33.IN11
cmd[8] => Equal34.IN11
cmd[8] => Equal35.IN11
cmd[8] => Equal36.IN11
cmd[8] => Equal37.IN5
cmd[8] => Equal38.IN5
cmd[8] => Equal39.IN5
cmd[8] => Equal40.IN5
cmd[8] => Equal41.IN5
cmd[8] => Equal0.IN6
cmd[8] => Equal1.IN0
cmd[8] => Equal2.IN6
cmd[8] => Equal3.IN1
cmd[8] => Equal4.IN6
cmd[8] => Equal5.IN1
cmd[8] => Equal6.IN6
cmd[8] => Equal7.IN2
cmd[8] => Equal8.IN6
cmd[8] => Equal9.IN1
cmd[8] => Equal10.IN6
cmd[8] => Equal11.IN2
cmd[8] => Equal12.IN6
cmd[8] => Equal13.IN2
cmd[8] => Equal14.IN6
cmd[8] => Equal15.IN3
cmd[8] => Equal16.IN6
cmd[9] => Equal20.IN10
cmd[9] => Equal21.IN10
cmd[9] => Equal22.IN10
cmd[9] => Equal23.IN10
cmd[9] => Equal24.IN10
cmd[9] => Equal25.IN10
cmd[9] => Equal26.IN10
cmd[9] => Equal27.IN10
cmd[9] => Equal28.IN10
cmd[9] => Equal29.IN10
cmd[9] => Equal30.IN10
cmd[9] => Equal31.IN10
cmd[9] => Equal32.IN10
cmd[9] => Equal33.IN10
cmd[9] => Equal34.IN10
cmd[9] => Equal35.IN10
cmd[9] => Equal36.IN10
cmd[9] => Equal37.IN4
cmd[9] => Equal38.IN4
cmd[9] => Equal39.IN4
cmd[9] => Equal40.IN4
cmd[9] => Equal41.IN4
cmd[9] => Equal0.IN5
cmd[9] => Equal1.IN6
cmd[9] => Equal2.IN0
cmd[9] => Equal3.IN0
cmd[9] => Equal4.IN5
cmd[9] => Equal5.IN6
cmd[9] => Equal6.IN1
cmd[9] => Equal7.IN1
cmd[9] => Equal8.IN5
cmd[9] => Equal9.IN6
cmd[9] => Equal10.IN1
cmd[9] => Equal11.IN1
cmd[9] => Equal12.IN5
cmd[9] => Equal13.IN6
cmd[9] => Equal14.IN2
cmd[9] => Equal15.IN2
cmd[9] => Equal16.IN5
cmd[10] => Equal20.IN9
cmd[10] => Equal21.IN9
cmd[10] => Equal22.IN9
cmd[10] => Equal23.IN9
cmd[10] => Equal24.IN9
cmd[10] => Equal25.IN9
cmd[10] => Equal26.IN9
cmd[10] => Equal27.IN9
cmd[10] => Equal28.IN9
cmd[10] => Equal29.IN9
cmd[10] => Equal30.IN9
cmd[10] => Equal31.IN9
cmd[10] => Equal32.IN9
cmd[10] => Equal33.IN9
cmd[10] => Equal34.IN9
cmd[10] => Equal35.IN9
cmd[10] => Equal36.IN9
cmd[10] => Equal37.IN3
cmd[10] => Equal38.IN3
cmd[10] => Equal39.IN3
cmd[10] => Equal40.IN3
cmd[10] => Equal41.IN3
cmd[10] => Equal0.IN4
cmd[10] => Equal1.IN5
cmd[10] => Equal2.IN5
cmd[10] => Equal3.IN6
cmd[10] => Equal4.IN0
cmd[10] => Equal5.IN0
cmd[10] => Equal6.IN0
cmd[10] => Equal7.IN0
cmd[10] => Equal8.IN4
cmd[10] => Equal9.IN5
cmd[10] => Equal10.IN5
cmd[10] => Equal11.IN6
cmd[10] => Equal12.IN1
cmd[10] => Equal13.IN1
cmd[10] => Equal14.IN1
cmd[10] => Equal15.IN1
cmd[10] => Equal16.IN4
cmd[11] => Equal20.IN8
cmd[11] => Equal21.IN8
cmd[11] => Equal22.IN8
cmd[11] => Equal23.IN8
cmd[11] => Equal24.IN8
cmd[11] => Equal25.IN8
cmd[11] => Equal26.IN8
cmd[11] => Equal27.IN8
cmd[11] => Equal28.IN8
cmd[11] => Equal29.IN8
cmd[11] => Equal30.IN8
cmd[11] => Equal31.IN8
cmd[11] => Equal32.IN8
cmd[11] => Equal33.IN8
cmd[11] => Equal34.IN8
cmd[11] => Equal35.IN8
cmd[11] => Equal36.IN8
cmd[11] => Equal0.IN3
cmd[11] => Equal1.IN4
cmd[11] => Equal2.IN4
cmd[11] => Equal3.IN5
cmd[11] => Equal4.IN4
cmd[11] => Equal5.IN5
cmd[11] => Equal6.IN5
cmd[11] => Equal7.IN6
cmd[11] => Equal8.IN0
cmd[11] => Equal9.IN0
cmd[11] => Equal10.IN0
cmd[11] => Equal11.IN0
cmd[11] => Equal12.IN0
cmd[11] => Equal13.IN0
cmd[11] => Equal14.IN0
cmd[11] => Equal15.IN0
cmd[11] => Equal16.IN3
cmd[12] => Equal20.IN7
cmd[12] => Equal21.IN7
cmd[12] => Equal22.IN7
cmd[12] => Equal23.IN7
cmd[12] => Equal24.IN7
cmd[12] => Equal25.IN7
cmd[12] => Equal26.IN7
cmd[12] => Equal27.IN7
cmd[12] => Equal28.IN7
cmd[12] => Equal29.IN7
cmd[12] => Equal30.IN7
cmd[12] => Equal31.IN7
cmd[12] => Equal32.IN7
cmd[12] => Equal33.IN7
cmd[12] => Equal34.IN7
cmd[12] => Equal35.IN7
cmd[12] => Equal36.IN7
cmd[12] => Equal0.IN2
cmd[12] => Equal1.IN3
cmd[12] => Equal2.IN3
cmd[12] => Equal3.IN4
cmd[12] => Equal4.IN3
cmd[12] => Equal5.IN4
cmd[12] => Equal6.IN4
cmd[12] => Equal7.IN5
cmd[12] => Equal8.IN3
cmd[12] => Equal9.IN4
cmd[12] => Equal10.IN4
cmd[12] => Equal11.IN5
cmd[12] => Equal12.IN4
cmd[12] => Equal13.IN5
cmd[12] => Equal14.IN5
cmd[12] => Equal15.IN6
cmd[12] => Equal16.IN0
cmd[13] => ~NO_FANOUT~
cmd[14] => Equal17.IN3
cmd[14] => Equal18.IN3
cmd[14] => Equal19.IN3
cmd[15] => Equal17.IN2
cmd[15] => Equal18.IN2
cmd[15] => Equal19.IN2
cmd_rdy => nxtstate.OUTPUTSELECT
cmd_rdy => nxtstate.OUTPUTSELECT
cmd_rdy => wrt_reg.OUTPUTSELECT
cmd_rdy => raddr.OUTPUTSELECT
cmd_rdy => raddr.OUTPUTSELECT
cmd_rdy => raddr.OUTPUTSELECT
cmd_rdy => raddr.OUTPUTSELECT
cmd_rdy => raddr.OUTPUTSELECT
cmd_rdy => raddr.OUTPUTSELECT
cmd_rdy => raddr.OUTPUTSELECT
cmd_rdy => raddr.OUTPUTSELECT
cmd_rdy => raddr.OUTPUTSELECT
cmd_rdy => Selector16.IN2
resp_sent => nxtstate.DATAA
resp_sent => nxtstate.DATAA
capture_done => TrigCfg.OUTPUTSELECT
waddr[0] => raddr.DATAB
waddr[0] => Equal43.IN8
waddr[1] => raddr.DATAB
waddr[1] => Equal43.IN7
waddr[2] => raddr.DATAB
waddr[2] => Equal43.IN6
waddr[3] => raddr.DATAB
waddr[3] => Equal43.IN5
waddr[4] => raddr.DATAB
waddr[4] => Equal43.IN4
waddr[5] => raddr.DATAB
waddr[5] => Equal43.IN3
waddr[6] => raddr.DATAB
waddr[6] => Equal43.IN2
waddr[7] => raddr.DATAB
waddr[7] => Equal43.IN1
waddr[8] => raddr.DATAB
waddr[8] => Equal43.IN0
rdataCH1[0] => Selector15.IN7
rdataCH1[1] => Selector14.IN7
rdataCH1[2] => Selector13.IN7
rdataCH1[3] => Selector12.IN7
rdataCH1[4] => Selector11.IN7
rdataCH1[5] => Selector10.IN7
rdataCH1[6] => Selector9.IN7
rdataCH1[7] => Selector8.IN7
rdataCH2[0] => Selector15.IN8
rdataCH2[1] => Selector14.IN8
rdataCH2[2] => Selector13.IN8
rdataCH2[3] => Selector12.IN8
rdataCH2[4] => Selector11.IN8
rdataCH2[5] => Selector10.IN8
rdataCH2[6] => Selector9.IN8
rdataCH2[7] => Selector8.IN8
rdataCH3[0] => Selector15.IN9
rdataCH3[1] => Selector14.IN9
rdataCH3[2] => Selector13.IN9
rdataCH3[3] => Selector12.IN9
rdataCH3[4] => Selector11.IN9
rdataCH3[5] => Selector10.IN9
rdataCH3[6] => Selector9.IN9
rdataCH3[7] => Selector8.IN9
rdataCH4[0] => Selector15.IN10
rdataCH4[1] => Selector14.IN10
rdataCH4[2] => Selector13.IN10
rdataCH4[3] => Selector12.IN10
rdataCH4[4] => Selector11.IN10
rdataCH4[5] => Selector10.IN10
rdataCH4[6] => Selector9.IN10
rdataCH4[7] => Selector8.IN10
rdataCH5[0] => Selector15.IN11
rdataCH5[1] => Selector14.IN11
rdataCH5[2] => Selector13.IN11
rdataCH5[3] => Selector12.IN11
rdataCH5[4] => Selector11.IN11
rdataCH5[5] => Selector10.IN11
rdataCH5[6] => Selector9.IN11
rdataCH5[7] => Selector8.IN11
raddr[0] <= Selector27.DB_MAX_OUTPUT_PORT_TYPE
raddr[1] <= Selector26.DB_MAX_OUTPUT_PORT_TYPE
raddr[2] <= Selector25.DB_MAX_OUTPUT_PORT_TYPE
raddr[3] <= Selector24.DB_MAX_OUTPUT_PORT_TYPE
raddr[4] <= Selector23.DB_MAX_OUTPUT_PORT_TYPE
raddr[5] <= Selector22.DB_MAX_OUTPUT_PORT_TYPE
raddr[6] <= Selector21.DB_MAX_OUTPUT_PORT_TYPE
raddr[7] <= Selector20.DB_MAX_OUTPUT_PORT_TYPE
raddr[8] <= Selector19.DB_MAX_OUTPUT_PORT_TYPE
resp[0] <= Selector35.DB_MAX_OUTPUT_PORT_TYPE
resp[1] <= Selector34.DB_MAX_OUTPUT_PORT_TYPE
resp[2] <= Selector33.DB_MAX_OUTPUT_PORT_TYPE
resp[3] <= Selector32.DB_MAX_OUTPUT_PORT_TYPE
resp[4] <= Selector31.DB_MAX_OUTPUT_PORT_TYPE
resp[5] <= Selector30.DB_MAX_OUTPUT_PORT_TYPE
resp[6] <= Selector29.DB_MAX_OUTPUT_PORT_TYPE
resp[7] <= Selector28.DB_MAX_OUTPUT_PORT_TYPE
send_resp <= resp.DB_MAX_OUTPUT_PORT_TYPE
clr_cmd_rdy <= Selector36.DB_MAX_OUTPUT_PORT_TYPE
trig_pos[0] <= trig_posL[0].DB_MAX_OUTPUT_PORT_TYPE
trig_pos[1] <= trig_posL[1].DB_MAX_OUTPUT_PORT_TYPE
trig_pos[2] <= trig_posL[2].DB_MAX_OUTPUT_PORT_TYPE
trig_pos[3] <= trig_posL[3].DB_MAX_OUTPUT_PORT_TYPE
trig_pos[4] <= trig_posL[4].DB_MAX_OUTPUT_PORT_TYPE
trig_pos[5] <= trig_posL[5].DB_MAX_OUTPUT_PORT_TYPE
trig_pos[6] <= trig_posL[6].DB_MAX_OUTPUT_PORT_TYPE
trig_pos[7] <= trig_posL[7].DB_MAX_OUTPUT_PORT_TYPE
trig_pos[8] <= trig_posH[0].DB_MAX_OUTPUT_PORT_TYPE
trig_pos[9] <= trig_posH[1].DB_MAX_OUTPUT_PORT_TYPE
trig_pos[10] <= trig_posH[2].DB_MAX_OUTPUT_PORT_TYPE
trig_pos[11] <= trig_posH[3].DB_MAX_OUTPUT_PORT_TYPE
trig_pos[12] <= trig_posH[4].DB_MAX_OUTPUT_PORT_TYPE
trig_pos[13] <= trig_posH[5].DB_MAX_OUTPUT_PORT_TYPE
trig_pos[14] <= trig_posH[6].DB_MAX_OUTPUT_PORT_TYPE
trig_pos[15] <= trig_posH[7].DB_MAX_OUTPUT_PORT_TYPE
decimator[0] <= decimator[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
decimator[1] <= decimator[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
decimator[2] <= decimator[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
decimator[3] <= decimator[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
maskL[0] <= maskL[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
maskL[1] <= maskL[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
maskL[2] <= maskL[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
maskL[3] <= maskL[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
maskL[4] <= maskL[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
maskL[5] <= maskL[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
maskL[6] <= maskL[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
maskL[7] <= maskL[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
maskH[0] <= maskH[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
maskH[1] <= maskH[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
maskH[2] <= maskH[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
maskH[3] <= maskH[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
maskH[4] <= maskH[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
maskH[5] <= maskH[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
maskH[6] <= maskH[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
maskH[7] <= maskH[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matchL[0] <= matchL[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matchL[1] <= matchL[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matchL[2] <= matchL[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matchL[3] <= matchL[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matchL[4] <= matchL[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matchL[5] <= matchL[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matchL[6] <= matchL[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matchL[7] <= matchL[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matchH[0] <= matchH[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matchH[1] <= matchH[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matchH[2] <= matchH[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matchH[3] <= matchH[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matchH[4] <= matchH[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matchH[5] <= matchH[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matchH[6] <= matchH[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matchH[7] <= matchH[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
baud_cntL[0] <= baud_cntL[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
baud_cntL[1] <= baud_cntL[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
baud_cntL[2] <= baud_cntL[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
baud_cntL[3] <= baud_cntL[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
baud_cntL[4] <= baud_cntL[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
baud_cntL[5] <= baud_cntL[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
baud_cntL[6] <= baud_cntL[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
baud_cntL[7] <= baud_cntL[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
baud_cntH[0] <= baud_cntH[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
baud_cntH[1] <= baud_cntH[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
baud_cntH[2] <= baud_cntH[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
baud_cntH[3] <= baud_cntH[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
baud_cntH[4] <= baud_cntH[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
baud_cntH[5] <= baud_cntH[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
baud_cntH[6] <= baud_cntH[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
baud_cntH[7] <= baud_cntH[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TrigCfg[0] <= TrigCfg[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TrigCfg[1] <= TrigCfg[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TrigCfg[2] <= TrigCfg[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TrigCfg[3] <= TrigCfg[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TrigCfg[4] <= TrigCfg[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TrigCfg[5] <= TrigCfg[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH1TrigCfg[0] <= CH1TrigCfg[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH1TrigCfg[1] <= CH1TrigCfg[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH1TrigCfg[2] <= CH1TrigCfg[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH1TrigCfg[3] <= CH1TrigCfg[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH1TrigCfg[4] <= CH1TrigCfg[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH2TrigCfg[0] <= CH2TrigCfg[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH2TrigCfg[1] <= CH2TrigCfg[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH2TrigCfg[2] <= CH2TrigCfg[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH2TrigCfg[3] <= CH2TrigCfg[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH2TrigCfg[4] <= CH2TrigCfg[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH3TrigCfg[0] <= CH3TrigCfg[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH3TrigCfg[1] <= CH3TrigCfg[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH3TrigCfg[2] <= CH3TrigCfg[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH3TrigCfg[3] <= CH3TrigCfg[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH3TrigCfg[4] <= CH3TrigCfg[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH4TrigCfg[0] <= CH4TrigCfg[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH4TrigCfg[1] <= CH4TrigCfg[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH4TrigCfg[2] <= CH4TrigCfg[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH4TrigCfg[3] <= CH4TrigCfg[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH4TrigCfg[4] <= CH4TrigCfg[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH5TrigCfg[0] <= CH5TrigCfg[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH5TrigCfg[1] <= CH5TrigCfg[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH5TrigCfg[2] <= CH5TrigCfg[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH5TrigCfg[3] <= CH5TrigCfg[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH5TrigCfg[4] <= CH5TrigCfg[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VIH[0] <= VIH[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VIH[1] <= VIH[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VIH[2] <= VIH[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VIH[3] <= VIH[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VIH[4] <= VIH[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VIH[5] <= VIH[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VIH[6] <= VIH[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VIH[7] <= VIH[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VIL[0] <= VIL[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VIL[1] <= VIL[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VIL[2] <= VIL[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VIL[3] <= VIL[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VIL[4] <= VIL[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VIL[5] <= VIL[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VIL[6] <= VIL[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VIL[7] <= VIL[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|LA_dig|dig_core:iDIG|Capture_Unit:capture
clk => armed~reg0.CLK
clk => trig_cnt[0].CLK
clk => trig_cnt[1].CLK
clk => trig_cnt[2].CLK
clk => trig_cnt[3].CLK
clk => trig_cnt[4].CLK
clk => trig_cnt[5].CLK
clk => trig_cnt[6].CLK
clk => trig_cnt[7].CLK
clk => trig_cnt[8].CLK
clk => trig_cnt[9].CLK
clk => trig_cnt[10].CLK
clk => trig_cnt[11].CLK
clk => trig_cnt[12].CLK
clk => trig_cnt[13].CLK
clk => trig_cnt[14].CLK
clk => trig_cnt[15].CLK
clk => smpl_cnt[0].CLK
clk => smpl_cnt[1].CLK
clk => smpl_cnt[2].CLK
clk => smpl_cnt[3].CLK
clk => smpl_cnt[4].CLK
clk => smpl_cnt[5].CLK
clk => smpl_cnt[6].CLK
clk => smpl_cnt[7].CLK
clk => smpl_cnt[8].CLK
clk => smpl_cnt[9].CLK
clk => smpl_cnt[10].CLK
clk => smpl_cnt[11].CLK
clk => smpl_cnt[12].CLK
clk => smpl_cnt[13].CLK
clk => smpl_cnt[14].CLK
clk => smpl_cnt[15].CLK
clk => waddr[0]~reg0.CLK
clk => waddr[1]~reg0.CLK
clk => waddr[2]~reg0.CLK
clk => waddr[3]~reg0.CLK
clk => waddr[4]~reg0.CLK
clk => waddr[5]~reg0.CLK
clk => waddr[6]~reg0.CLK
clk => waddr[7]~reg0.CLK
clk => waddr[8]~reg0.CLK
clk => state~1.DATAIN
rst_n => smpl_cnt[0].ACLR
rst_n => smpl_cnt[1].ACLR
rst_n => smpl_cnt[2].ACLR
rst_n => smpl_cnt[3].ACLR
rst_n => smpl_cnt[4].ACLR
rst_n => smpl_cnt[5].ACLR
rst_n => smpl_cnt[6].ACLR
rst_n => smpl_cnt[7].ACLR
rst_n => smpl_cnt[8].ACLR
rst_n => smpl_cnt[9].ACLR
rst_n => smpl_cnt[10].ACLR
rst_n => smpl_cnt[11].ACLR
rst_n => smpl_cnt[12].ACLR
rst_n => smpl_cnt[13].ACLR
rst_n => smpl_cnt[14].ACLR
rst_n => smpl_cnt[15].ACLR
rst_n => waddr[0]~reg0.ACLR
rst_n => waddr[1]~reg0.ACLR
rst_n => waddr[2]~reg0.ACLR
rst_n => waddr[3]~reg0.ACLR
rst_n => waddr[4]~reg0.ACLR
rst_n => waddr[5]~reg0.ACLR
rst_n => waddr[6]~reg0.ACLR
rst_n => waddr[7]~reg0.ACLR
rst_n => waddr[8]~reg0.ACLR
rst_n => armed~reg0.ACLR
rst_n => trig_cnt[0].ACLR
rst_n => trig_cnt[1].ACLR
rst_n => trig_cnt[2].ACLR
rst_n => trig_cnt[3].ACLR
rst_n => trig_cnt[4].ACLR
rst_n => trig_cnt[5].ACLR
rst_n => trig_cnt[6].ACLR
rst_n => trig_cnt[7].ACLR
rst_n => trig_cnt[8].ACLR
rst_n => trig_cnt[9].ACLR
rst_n => trig_cnt[10].ACLR
rst_n => trig_cnt[11].ACLR
rst_n => trig_cnt[12].ACLR
rst_n => trig_cnt[13].ACLR
rst_n => trig_cnt[14].ACLR
rst_n => trig_cnt[15].ACLR
rst_n => state~3.DATAIN
wrt_smpl => capture_done.OUTPUTSELECT
wrt_smpl => nxtstate.OUTPUTSELECT
wrt_smpl => write.OUTPUTSELECT
wrt_smpl => clr_waddr.OUTPUTSELECT
wrt_smpl => inc_waddr.OUTPUTSELECT
wrt_smpl => inc_trig_cnt.OUTPUTSELECT
wrt_smpl => inc_smpl_cnt.OUTPUTSELECT
wrt_smpl => set_armed.OUTPUTSELECT
triggered => always5.IN1
triggered => set_armed.OUTPUTSELECT
triggered => inc_trig_cnt.DATAA
triggered => inc_smpl_cnt.DATAA
TrigCfg[0] => ~NO_FANOUT~
TrigCfg[1] => ~NO_FANOUT~
TrigCfg[2] => ~NO_FANOUT~
TrigCfg[3] => ~NO_FANOUT~
TrigCfg[4] => Selector0.IN5
TrigCfg[4] => Selector1.IN5
TrigCfg[4] => Selector3.IN5
TrigCfg[4] => nxtstate.DATAA
TrigCfg[4] => Selector2.IN1
TrigCfg[4] => nxtstate.DATAA
TrigCfg[5] => nxtstate.OUTPUTSELECT
TrigCfg[5] => nxtstate.OUTPUTSELECT
TrigCfg[5] => Selector4.IN5
trig_pos[0] => Equal0.IN15
trig_pos[0] => Add3.IN16
trig_pos[1] => Equal0.IN14
trig_pos[1] => Add3.IN15
trig_pos[2] => Equal0.IN13
trig_pos[2] => Add3.IN14
trig_pos[3] => Equal0.IN12
trig_pos[3] => Add3.IN13
trig_pos[4] => Equal0.IN11
trig_pos[4] => Add3.IN12
trig_pos[5] => Equal0.IN10
trig_pos[5] => Add3.IN11
trig_pos[6] => Equal0.IN9
trig_pos[6] => Add3.IN10
trig_pos[7] => Equal0.IN8
trig_pos[7] => Add3.IN9
trig_pos[8] => Equal0.IN7
trig_pos[8] => Add3.IN8
trig_pos[9] => Equal0.IN6
trig_pos[9] => Add3.IN7
trig_pos[10] => Equal0.IN5
trig_pos[10] => Add3.IN6
trig_pos[11] => Equal0.IN4
trig_pos[11] => Add3.IN5
trig_pos[12] => Equal0.IN3
trig_pos[12] => Add3.IN4
trig_pos[13] => Equal0.IN2
trig_pos[13] => Add3.IN3
trig_pos[14] => Equal0.IN1
trig_pos[14] => Add3.IN2
trig_pos[15] => Equal0.IN0
trig_pos[15] => Add3.IN1
waddr[0] <= waddr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
waddr[1] <= waddr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
waddr[2] <= waddr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
waddr[3] <= waddr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
waddr[4] <= waddr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
waddr[5] <= waddr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
waddr[6] <= waddr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
waddr[7] <= waddr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
waddr[8] <= waddr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
capture_done <= capture_done.DB_MAX_OUTPUT_PORT_TYPE
write <= write.DB_MAX_OUTPUT_PORT_TYPE
armed <= armed~reg0.DB_MAX_OUTPUT_PORT_TYPE


|LA_dig|dig_core:iDIG|channel_sample:ch1_samp
clk => smpl[0]~reg0.CLK
clk => smpl[1]~reg0.CLK
clk => smpl[2]~reg0.CLK
clk => smpl[3]~reg0.CLK
clk => smpl[4]~reg0.CLK
clk => smpl[5]~reg0.CLK
clk => smpl[6]~reg0.CLK
clk => smpl[7]~reg0.CLK
rst_n => CHxLff5~reg0.ACLR
rst_n => CHxLff4.ACLR
rst_n => CHxLff3.ACLR
rst_n => CHxLff2.ACLR
rst_n => CHxLff1.ACLR
rst_n => CHxHff5~reg0.ACLR
rst_n => CHxHff4.ACLR
rst_n => CHxHff3.ACLR
rst_n => CHxHff2.ACLR
rst_n => CHxHff1.ACLR
rst_n => smpl[0]~reg0.ACLR
rst_n => smpl[1]~reg0.ACLR
rst_n => smpl[2]~reg0.ACLR
rst_n => smpl[3]~reg0.ACLR
rst_n => smpl[4]~reg0.ACLR
rst_n => smpl[5]~reg0.ACLR
rst_n => smpl[6]~reg0.ACLR
rst_n => smpl[7]~reg0.ACLR
CHxH => CHxHff1.DATAIN
CHxL => CHxLff1.DATAIN
smpl_clk => CHxLff5~reg0.CLK
smpl_clk => CHxLff4.CLK
smpl_clk => CHxLff3.CLK
smpl_clk => CHxLff2.CLK
smpl_clk => CHxLff1.CLK
smpl_clk => CHxHff5~reg0.CLK
smpl_clk => CHxHff4.CLK
smpl_clk => CHxHff3.CLK
smpl_clk => CHxHff2.CLK
smpl_clk => CHxHff1.CLK
CHxHff5 <= CHxHff5~reg0.DB_MAX_OUTPUT_PORT_TYPE
CHxLff5 <= CHxLff5~reg0.DB_MAX_OUTPUT_PORT_TYPE
smpl[0] <= smpl[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
smpl[1] <= smpl[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
smpl[2] <= smpl[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
smpl[3] <= smpl[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
smpl[4] <= smpl[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
smpl[5] <= smpl[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
smpl[6] <= smpl[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
smpl[7] <= smpl[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|LA_dig|dig_core:iDIG|channel_sample:ch2_samp
clk => smpl[0]~reg0.CLK
clk => smpl[1]~reg0.CLK
clk => smpl[2]~reg0.CLK
clk => smpl[3]~reg0.CLK
clk => smpl[4]~reg0.CLK
clk => smpl[5]~reg0.CLK
clk => smpl[6]~reg0.CLK
clk => smpl[7]~reg0.CLK
rst_n => CHxLff5~reg0.ACLR
rst_n => CHxLff4.ACLR
rst_n => CHxLff3.ACLR
rst_n => CHxLff2.ACLR
rst_n => CHxLff1.ACLR
rst_n => CHxHff5~reg0.ACLR
rst_n => CHxHff4.ACLR
rst_n => CHxHff3.ACLR
rst_n => CHxHff2.ACLR
rst_n => CHxHff1.ACLR
rst_n => smpl[0]~reg0.ACLR
rst_n => smpl[1]~reg0.ACLR
rst_n => smpl[2]~reg0.ACLR
rst_n => smpl[3]~reg0.ACLR
rst_n => smpl[4]~reg0.ACLR
rst_n => smpl[5]~reg0.ACLR
rst_n => smpl[6]~reg0.ACLR
rst_n => smpl[7]~reg0.ACLR
CHxH => CHxHff1.DATAIN
CHxL => CHxLff1.DATAIN
smpl_clk => CHxLff5~reg0.CLK
smpl_clk => CHxLff4.CLK
smpl_clk => CHxLff3.CLK
smpl_clk => CHxLff2.CLK
smpl_clk => CHxLff1.CLK
smpl_clk => CHxHff5~reg0.CLK
smpl_clk => CHxHff4.CLK
smpl_clk => CHxHff3.CLK
smpl_clk => CHxHff2.CLK
smpl_clk => CHxHff1.CLK
CHxHff5 <= CHxHff5~reg0.DB_MAX_OUTPUT_PORT_TYPE
CHxLff5 <= CHxLff5~reg0.DB_MAX_OUTPUT_PORT_TYPE
smpl[0] <= smpl[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
smpl[1] <= smpl[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
smpl[2] <= smpl[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
smpl[3] <= smpl[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
smpl[4] <= smpl[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
smpl[5] <= smpl[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
smpl[6] <= smpl[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
smpl[7] <= smpl[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|LA_dig|dig_core:iDIG|channel_sample:ch3_samp
clk => smpl[0]~reg0.CLK
clk => smpl[1]~reg0.CLK
clk => smpl[2]~reg0.CLK
clk => smpl[3]~reg0.CLK
clk => smpl[4]~reg0.CLK
clk => smpl[5]~reg0.CLK
clk => smpl[6]~reg0.CLK
clk => smpl[7]~reg0.CLK
rst_n => CHxLff5~reg0.ACLR
rst_n => CHxLff4.ACLR
rst_n => CHxLff3.ACLR
rst_n => CHxLff2.ACLR
rst_n => CHxLff1.ACLR
rst_n => CHxHff5~reg0.ACLR
rst_n => CHxHff4.ACLR
rst_n => CHxHff3.ACLR
rst_n => CHxHff2.ACLR
rst_n => CHxHff1.ACLR
rst_n => smpl[0]~reg0.ACLR
rst_n => smpl[1]~reg0.ACLR
rst_n => smpl[2]~reg0.ACLR
rst_n => smpl[3]~reg0.ACLR
rst_n => smpl[4]~reg0.ACLR
rst_n => smpl[5]~reg0.ACLR
rst_n => smpl[6]~reg0.ACLR
rst_n => smpl[7]~reg0.ACLR
CHxH => CHxHff1.DATAIN
CHxL => CHxLff1.DATAIN
smpl_clk => CHxLff5~reg0.CLK
smpl_clk => CHxLff4.CLK
smpl_clk => CHxLff3.CLK
smpl_clk => CHxLff2.CLK
smpl_clk => CHxLff1.CLK
smpl_clk => CHxHff5~reg0.CLK
smpl_clk => CHxHff4.CLK
smpl_clk => CHxHff3.CLK
smpl_clk => CHxHff2.CLK
smpl_clk => CHxHff1.CLK
CHxHff5 <= CHxHff5~reg0.DB_MAX_OUTPUT_PORT_TYPE
CHxLff5 <= CHxLff5~reg0.DB_MAX_OUTPUT_PORT_TYPE
smpl[0] <= smpl[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
smpl[1] <= smpl[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
smpl[2] <= smpl[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
smpl[3] <= smpl[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
smpl[4] <= smpl[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
smpl[5] <= smpl[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
smpl[6] <= smpl[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
smpl[7] <= smpl[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|LA_dig|dig_core:iDIG|channel_sample:ch4_samp
clk => smpl[0]~reg0.CLK
clk => smpl[1]~reg0.CLK
clk => smpl[2]~reg0.CLK
clk => smpl[3]~reg0.CLK
clk => smpl[4]~reg0.CLK
clk => smpl[5]~reg0.CLK
clk => smpl[6]~reg0.CLK
clk => smpl[7]~reg0.CLK
rst_n => CHxLff5~reg0.ACLR
rst_n => CHxLff4.ACLR
rst_n => CHxLff3.ACLR
rst_n => CHxLff2.ACLR
rst_n => CHxLff1.ACLR
rst_n => CHxHff5~reg0.ACLR
rst_n => CHxHff4.ACLR
rst_n => CHxHff3.ACLR
rst_n => CHxHff2.ACLR
rst_n => CHxHff1.ACLR
rst_n => smpl[0]~reg0.ACLR
rst_n => smpl[1]~reg0.ACLR
rst_n => smpl[2]~reg0.ACLR
rst_n => smpl[3]~reg0.ACLR
rst_n => smpl[4]~reg0.ACLR
rst_n => smpl[5]~reg0.ACLR
rst_n => smpl[6]~reg0.ACLR
rst_n => smpl[7]~reg0.ACLR
CHxH => CHxHff1.DATAIN
CHxL => CHxLff1.DATAIN
smpl_clk => CHxLff5~reg0.CLK
smpl_clk => CHxLff4.CLK
smpl_clk => CHxLff3.CLK
smpl_clk => CHxLff2.CLK
smpl_clk => CHxLff1.CLK
smpl_clk => CHxHff5~reg0.CLK
smpl_clk => CHxHff4.CLK
smpl_clk => CHxHff3.CLK
smpl_clk => CHxHff2.CLK
smpl_clk => CHxHff1.CLK
CHxHff5 <= CHxHff5~reg0.DB_MAX_OUTPUT_PORT_TYPE
CHxLff5 <= CHxLff5~reg0.DB_MAX_OUTPUT_PORT_TYPE
smpl[0] <= smpl[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
smpl[1] <= smpl[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
smpl[2] <= smpl[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
smpl[3] <= smpl[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
smpl[4] <= smpl[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
smpl[5] <= smpl[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
smpl[6] <= smpl[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
smpl[7] <= smpl[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|LA_dig|dig_core:iDIG|channel_sample:ch5_samp
clk => smpl[0]~reg0.CLK
clk => smpl[1]~reg0.CLK
clk => smpl[2]~reg0.CLK
clk => smpl[3]~reg0.CLK
clk => smpl[4]~reg0.CLK
clk => smpl[5]~reg0.CLK
clk => smpl[6]~reg0.CLK
clk => smpl[7]~reg0.CLK
rst_n => CHxLff5~reg0.ACLR
rst_n => CHxLff4.ACLR
rst_n => CHxLff3.ACLR
rst_n => CHxLff2.ACLR
rst_n => CHxLff1.ACLR
rst_n => CHxHff5~reg0.ACLR
rst_n => CHxHff4.ACLR
rst_n => CHxHff3.ACLR
rst_n => CHxHff2.ACLR
rst_n => CHxHff1.ACLR
rst_n => smpl[0]~reg0.ACLR
rst_n => smpl[1]~reg0.ACLR
rst_n => smpl[2]~reg0.ACLR
rst_n => smpl[3]~reg0.ACLR
rst_n => smpl[4]~reg0.ACLR
rst_n => smpl[5]~reg0.ACLR
rst_n => smpl[6]~reg0.ACLR
rst_n => smpl[7]~reg0.ACLR
CHxH => CHxHff1.DATAIN
CHxL => CHxLff1.DATAIN
smpl_clk => CHxLff5~reg0.CLK
smpl_clk => CHxLff4.CLK
smpl_clk => CHxLff3.CLK
smpl_clk => CHxLff2.CLK
smpl_clk => CHxLff1.CLK
smpl_clk => CHxHff5~reg0.CLK
smpl_clk => CHxHff4.CLK
smpl_clk => CHxHff3.CLK
smpl_clk => CHxHff2.CLK
smpl_clk => CHxHff1.CLK
CHxHff5 <= CHxHff5~reg0.DB_MAX_OUTPUT_PORT_TYPE
CHxLff5 <= CHxLff5~reg0.DB_MAX_OUTPUT_PORT_TYPE
smpl[0] <= smpl[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
smpl[1] <= smpl[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
smpl[2] <= smpl[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
smpl[3] <= smpl[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
smpl[4] <= smpl[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
smpl[5] <= smpl[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
smpl[6] <= smpl[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
smpl[7] <= smpl[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


