# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../aom_delay.srcs/sources_1/new/aom_delay.vhd" \
"../../../../aom_delay.srcs/sim_1/new/aom_delay_tb.vhd" \

# Do not sort compile order
nosort
