#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Mar  8 13:15:31 2022
# Process ID: 18875
# Current directory: /home/users/ayyaz.ahmed/Downloads/avr_hp/project_1/project_1.runs/synth_1
# Command line: vivado -log AVR_Core_cm4_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source AVR_Core_cm4_top.tcl
# Log file: /home/users/ayyaz.ahmed/Downloads/avr_hp/project_1/project_1.runs/synth_1/AVR_Core_cm4_top.vds
# Journal file: /home/users/ayyaz.ahmed/Downloads/avr_hp/project_1/project_1.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source AVR_Core_cm4_top.tcl -notrace
Command: synth_design -top AVR_Core_cm4_top -part xc7vx485tffg1157-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 19601 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1452.543 ; gain = 91.000 ; free physical = 23899 ; free virtual = 279011
---------------------------------------------------------------------------------
WARNING: [Synth 8-2048] function log2 does not always return a value [/home/users/ayyaz.ahmed/Downloads/avr_hp/project_1/project_1.srcs/sources_1/imports/rtl_v5_cm4/AVRuCPackage.vhd:183]
INFO: [Synth 8-638] synthesizing module 'AVR_Core_cm4_top' [/home/users/ayyaz.ahmed/Downloads/avr_hp/project_1/project_1.srcs/sources_1/imports/rtl_v5_cm4/avr_core_cm4_top.vhd:54]
INFO: [Synth 8-3491] module 'AVR_Core_cm4' declared at '/home/users/ayyaz.ahmed/Downloads/avr_hp/project_1/project_1.srcs/sources_1/imports/rtl_v5_cm4/avr_core.vhd:15' bound to instance 'AVR_Core_cm4_Inst' of component 'AVR_Core_cm4' [/home/users/ayyaz.ahmed/Downloads/avr_hp/project_1/project_1.srcs/sources_1/imports/rtl_v5_cm4/avr_core_cm4_top.vhd:102]
INFO: [Synth 8-638] synthesizing module 'AVR_Core_cm4' [/home/users/ayyaz.ahmed/Downloads/avr_hp/project_1/project_1.srcs/sources_1/imports/rtl_v5_cm4/avr_core.vhd:58]
INFO: [Synth 8-3491] module 'pm_fetch_dec_cm4' declared at '/home/users/ayyaz.ahmed/Downloads/avr_hp/project_1/project_1.srcs/sources_1/imports/rtl_v5_cm4/pm_fetch_dec.vhd:26' bound to instance 'pm_fetch_dec_Inst' of component 'pm_fetch_dec_cm4' [/home/users/ayyaz.ahmed/Downloads/avr_hp/project_1/project_1.srcs/sources_1/imports/rtl_v5_cm4/avr_core.vhd:513]
INFO: [Synth 8-638] synthesizing module 'pm_fetch_dec_cm4' [/home/users/ayyaz.ahmed/Downloads/avr_hp/project_1/project_1.srcs/sources_1/imports/rtl_v5_cm4/pm_fetch_dec.vhd:169]
INFO: [Synth 8-226] default block is never used [/home/users/ayyaz.ahmed/Downloads/avr_hp/project_1/project_1.srcs/sources_1/imports/rtl_v5_cm4/pm_fetch_dec.vhd:1945]
INFO: [Synth 8-226] default block is never used [/home/users/ayyaz.ahmed/Downloads/avr_hp/project_1/project_1.srcs/sources_1/imports/rtl_v5_cm4/pm_fetch_dec.vhd:1984]
WARNING: [Synth 8-3936] Found unconnected internal register 'rampz_out_cml_3_reg' and it is trimmed from '8' to '1' bits. [/home/users/ayyaz.ahmed/Downloads/avr_hp/project_1/project_1.srcs/sources_1/imports/rtl_v5_cm4/pm_fetch_dec.vhd:1152]
WARNING: [Synth 8-3936] Found unconnected internal register 'rampz_out_cml_2_reg' and it is trimmed from '8' to '1' bits. [/home/users/ayyaz.ahmed/Downloads/avr_hp/project_1/project_1.srcs/sources_1/imports/rtl_v5_cm4/pm_fetch_dec.vhd:1014]
WARNING: [Synth 8-3936] Found unconnected internal register 'irq_vector_adr_cml_3_reg' and it is trimmed from '16' to '6' bits. [/home/users/ayyaz.ahmed/Downloads/avr_hp/project_1/project_1.srcs/sources_1/imports/rtl_v5_cm4/pm_fetch_dec.vhd:1219]
WARNING: [Synth 8-3936] Found unconnected internal register 'irq_vector_adr_cml_2_reg' and it is trimmed from '16' to '6' bits. [/home/users/ayyaz.ahmed/Downloads/avr_hp/project_1/project_1.srcs/sources_1/imports/rtl_v5_cm4/pm_fetch_dec.vhd:1077]
WARNING: [Synth 8-3936] Found unconnected internal register 'irq_vector_adr_cml_1_reg' and it is trimmed from '16' to '6' bits. [/home/users/ayyaz.ahmed/Downloads/avr_hp/project_1/project_1.srcs/sources_1/imports/rtl_v5_cm4/pm_fetch_dec.vhd:955]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'irq_vector_adr_reg' in module 'pm_fetch_dec_cm4' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/users/ayyaz.ahmed/Downloads/avr_hp/project_1/project_1.srcs/sources_1/imports/rtl_v5_cm4/pm_fetch_dec.vhd:955]
INFO: [Synth 8-256] done synthesizing module 'pm_fetch_dec_cm4' (1#1) [/home/users/ayyaz.ahmed/Downloads/avr_hp/project_1/project_1.srcs/sources_1/imports/rtl_v5_cm4/pm_fetch_dec.vhd:169]
INFO: [Synth 8-3491] module 'reg_file_cm4' declared at '/home/users/ayyaz.ahmed/Downloads/avr_hp/project_1/project_1.srcs/sources_1/imports/rtl_v5_cm4/reg_file.vhd:14' bound to instance 'GPRF_Inst' of component 'reg_file_cm4' [/home/users/ayyaz.ahmed/Downloads/avr_hp/project_1/project_1.srcs/sources_1/imports/rtl_v5_cm4/avr_core.vhd:650]
INFO: [Synth 8-638] synthesizing module 'reg_file_cm4' [/home/users/ayyaz.ahmed/Downloads/avr_hp/project_1/project_1.srcs/sources_1/imports/rtl_v5_cm4/reg_file.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'reg_file_cm4' (2#1) [/home/users/ayyaz.ahmed/Downloads/avr_hp/project_1/project_1.srcs/sources_1/imports/rtl_v5_cm4/reg_file.vhd:42]
INFO: [Synth 8-3491] module 'bit_processor_cm4' declared at '/home/users/ayyaz.ahmed/Downloads/avr_hp/project_1/project_1.srcs/sources_1/imports/rtl_v5_cm4/bit_processor.vhd:13' bound to instance 'BP_Inst' of component 'bit_processor_cm4' [/home/users/ayyaz.ahmed/Downloads/avr_hp/project_1/project_1.srcs/sources_1/imports/rtl_v5_cm4/avr_core.vhd:676]
INFO: [Synth 8-638] synthesizing module 'bit_processor_cm4' [/home/users/ayyaz.ahmed/Downloads/avr_hp/project_1/project_1.srcs/sources_1/imports/rtl_v5_cm4/bit_processor.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'bit_processor_cm4' (3#1) [/home/users/ayyaz.ahmed/Downloads/avr_hp/project_1/project_1.srcs/sources_1/imports/rtl_v5_cm4/bit_processor.vhd:49]
INFO: [Synth 8-3491] module 'io_adr_dec_cm4' declared at '/home/users/ayyaz.ahmed/Downloads/avr_hp/project_1/project_1.srcs/sources_1/imports/rtl_v5_cm4/io_adr_dec.vhd:13' bound to instance 'io_dec_Inst' of component 'io_adr_dec_cm4' [/home/users/ayyaz.ahmed/Downloads/avr_hp/project_1/project_1.srcs/sources_1/imports/rtl_v5_cm4/avr_core.vhd:719]
INFO: [Synth 8-638] synthesizing module 'io_adr_dec_cm4' [/home/users/ayyaz.ahmed/Downloads/avr_hp/project_1/project_1.srcs/sources_1/imports/rtl_v5_cm4/io_adr_dec.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'io_adr_dec_cm4' (4#1) [/home/users/ayyaz.ahmed/Downloads/avr_hp/project_1/project_1.srcs/sources_1/imports/rtl_v5_cm4/io_adr_dec.vhd:27]
INFO: [Synth 8-3491] module 'io_reg_file_cm4' declared at '/home/users/ayyaz.ahmed/Downloads/avr_hp/project_1/project_1.srcs/sources_1/imports/rtl_v5_cm4/io_reg_file.vhd:15' bound to instance 'IORegs_Inst' of component 'io_reg_file_cm4' [/home/users/ayyaz.ahmed/Downloads/avr_hp/project_1/project_1.srcs/sources_1/imports/rtl_v5_cm4/avr_core.vhd:732]
INFO: [Synth 8-638] synthesizing module 'io_reg_file_cm4' [/home/users/ayyaz.ahmed/Downloads/avr_hp/project_1/project_1.srcs/sources_1/imports/rtl_v5_cm4/io_reg_file.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'io_reg_file_cm4' (5#1) [/home/users/ayyaz.ahmed/Downloads/avr_hp/project_1/project_1.srcs/sources_1/imports/rtl_v5_cm4/io_reg_file.vhd:42]
INFO: [Synth 8-3491] module 'alu_avr_cm4' declared at '/home/users/ayyaz.ahmed/Downloads/avr_hp/project_1/project_1.srcs/sources_1/imports/rtl_v5_cm4/alu_avr.vhd:14' bound to instance 'ALU_Inst' of component 'alu_avr_cm4' [/home/users/ayyaz.ahmed/Downloads/avr_hp/project_1/project_1.srcs/sources_1/imports/rtl_v5_cm4/avr_core.vhd:759]
INFO: [Synth 8-638] synthesizing module 'alu_avr_cm4' [/home/users/ayyaz.ahmed/Downloads/avr_hp/project_1/project_1.srcs/sources_1/imports/rtl_v5_cm4/alu_avr.vhd:76]
WARNING: [Synth 8-3936] Found unconnected internal register 'adder_carry_cml_3_reg' and it is trimmed from '9' to '4' bits. [/home/users/ayyaz.ahmed/Downloads/avr_hp/project_1/project_1.srcs/sources_1/imports/rtl_v5_cm4/alu_avr.vhd:291]
WARNING: [Synth 8-3936] Found unconnected internal register 'adder_out_cml_3_reg' and it is trimmed from '9' to '8' bits. [/home/users/ayyaz.ahmed/Downloads/avr_hp/project_1/project_1.srcs/sources_1/imports/rtl_v5_cm4/alu_avr.vhd:294]
WARNING: [Synth 8-3936] Found unconnected internal register 'adder_r_in_cml_3_reg' and it is trimmed from '9' to '8' bits. [/home/users/ayyaz.ahmed/Downloads/avr_hp/project_1/project_1.srcs/sources_1/imports/rtl_v5_cm4/alu_avr.vhd:293]
WARNING: [Synth 8-3936] Found unconnected internal register 'adder_d_in_cml_3_reg' and it is trimmed from '9' to '8' bits. [/home/users/ayyaz.ahmed/Downloads/avr_hp/project_1/project_1.srcs/sources_1/imports/rtl_v5_cm4/alu_avr.vhd:292]
WARNING: [Synth 8-3936] Found unconnected internal register 'incdec_op_carry_cml_3_reg' and it is trimmed from '8' to '7' bits. [/home/users/ayyaz.ahmed/Downloads/avr_hp/project_1/project_1.srcs/sources_1/imports/rtl_v5_cm4/alu_avr.vhd:296]
WARNING: [Synth 8-3936] Found unconnected internal register 'neg_op_carry_cml_3_reg' and it is trimmed from '9' to '7' bits. [/home/users/ayyaz.ahmed/Downloads/avr_hp/project_1/project_1.srcs/sources_1/imports/rtl_v5_cm4/alu_avr.vhd:295]
INFO: [Synth 8-256] done synthesizing module 'alu_avr_cm4' (6#1) [/home/users/ayyaz.ahmed/Downloads/avr_hp/project_1/project_1.srcs/sources_1/imports/rtl_v5_cm4/alu_avr.vhd:76]
INFO: [Synth 8-256] done synthesizing module 'AVR_Core_cm4' (7#1) [/home/users/ayyaz.ahmed/Downloads/avr_hp/project_1/project_1.srcs/sources_1/imports/rtl_v5_cm4/avr_core.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'AVR_Core_cm4_top' (8#1) [/home/users/ayyaz.ahmed/Downloads/avr_hp/project_1/project_1.srcs/sources_1/imports/rtl_v5_cm4/avr_core_cm4_top.vhd:54]
WARNING: [Synth 8-3331] design pm_fetch_dec_cm4 has unconnected port insert_nop
WARNING: [Synth 8-3331] design pm_fetch_dec_cm4 has unconnected port block_irq
WARNING: [Synth 8-3331] design pm_fetch_dec_cm4 has unconnected port rampz_out[7]
WARNING: [Synth 8-3331] design pm_fetch_dec_cm4 has unconnected port rampz_out[6]
WARNING: [Synth 8-3331] design pm_fetch_dec_cm4 has unconnected port rampz_out[5]
WARNING: [Synth 8-3331] design pm_fetch_dec_cm4 has unconnected port rampz_out[4]
WARNING: [Synth 8-3331] design pm_fetch_dec_cm4 has unconnected port rampz_out[3]
WARNING: [Synth 8-3331] design pm_fetch_dec_cm4 has unconnected port rampz_out[2]
WARNING: [Synth 8-3331] design pm_fetch_dec_cm4 has unconnected port rampz_out[1]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1521.176 ; gain = 159.633 ; free physical = 23777 ; free virtual = 278884
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1521.176 ; gain = 159.633 ; free physical = 23785 ; free virtual = 278892
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1157-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1529.176 ; gain = 167.633 ; free physical = 23785 ; free virtual = 278893
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/users/ayyaz.ahmed/Downloads/avr_hp/project_1/project_1.srcs/sources_1/imports/rtl_v5_cm4/io_reg_file.vhd:145]
INFO: [Synth 8-5546] ROM "alu_z_flag_out_int" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1545.191 ; gain = 183.648 ; free physical = 23759 ; free virtual = 278862
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 8     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 9     
	   2 Input      1 Bit         XORs := 33    
+---Registers : 
	               23 Bit    Registers := 2     
	               16 Bit    Registers := 33    
	                8 Bit    Registers := 205   
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 9     
	                5 Bit    Registers := 26    
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 11    
	                1 Bit    Registers := 420   
+---Muxes : 
	   2 Input     16 Bit        Muxes := 14    
	   2 Input      8 Bit        Muxes := 92    
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 7     
	  24 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 109   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module pm_fetch_dec_cm4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 5     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               23 Bit    Registers := 2     
	               16 Bit    Registers := 29    
	                8 Bit    Registers := 30    
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 24    
	                3 Bit    Registers := 7     
	                1 Bit    Registers := 354   
+---Muxes : 
	   2 Input     16 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 12    
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 7     
	  24 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 55    
Module reg_file_cm4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 4     
	                8 Bit    Registers := 129   
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 70    
Module bit_processor_cm4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 13    
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 37    
Module io_adr_dec_cm4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module io_reg_file_cm4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 16    
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
Module alu_avr_cm4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 9     
	   2 Input      1 Bit         XORs := 33    
+---Registers : 
	                8 Bit    Registers := 12    
	                7 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 62    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module AVR_Core_cm4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'AVR_Core_cm4_Inst/io_dec_Inst/sreg_out_cml_1_reg[7:0]' into 'AVR_Core_cm4_Inst/BP_Inst/sreg_out_cml_1_reg[7:0]' [/home/users/ayyaz.ahmed/Downloads/avr_hp/project_1/project_1.srcs/sources_1/imports/rtl_v5_cm4/io_adr_dec.vhd:40]
INFO: [Synth 8-4471] merging register 'AVR_Core_cm4_Inst/IORegs_Inst/sreg_cml_1_reg[7:0]' into 'AVR_Core_cm4_Inst/BP_Inst/sreg_out_cml_1_reg[7:0]' [/home/users/ayyaz.ahmed/Downloads/avr_hp/project_1/project_1.srcs/sources_1/imports/rtl_v5_cm4/io_reg_file.vhd:78]
INFO: [Synth 8-4471] merging register 'AVR_Core_cm4_Inst/IORegs_Inst/sreg_cml_2_reg[7:0]' into 'AVR_Core_cm4_Inst/BP_Inst/sreg_out_cml_2_reg[7:0]' [/home/users/ayyaz.ahmed/Downloads/avr_hp/project_1/project_1.srcs/sources_1/imports/rtl_v5_cm4/io_reg_file.vhd:88]
INFO: [Synth 8-4471] merging register 'AVR_Core_cm4_Inst/BP_Inst/reg_rd_out_cml_2_reg[7:0]' into 'AVR_Core_cm4_Inst/ALU_Inst/alu_data_d_in_cml_2_reg[7:0]' [/home/users/ayyaz.ahmed/Downloads/avr_hp/project_1/project_1.srcs/sources_1/imports/rtl_v5_cm4/bit_processor.vhd:101]
INFO: [Synth 8-4471] merging register 'AVR_Core_cm4_Inst/adr_int_cml_2_reg[5:0]' into 'AVR_Core_cm4_Inst/IORegs_Inst/adr_cml_2_reg[5:0]' [/home/users/ayyaz.ahmed/Downloads/avr_hp/project_1/project_1.srcs/sources_1/imports/rtl_v5_cm4/avr_core.vhd:495]
INFO: [Synth 8-4471] merging register 'AVR_Core_cm4_Inst/adr_int_cml_3_reg[5:0]' into 'AVR_Core_cm4_Inst/IORegs_Inst/adr_cml_3_reg[5:0]' [/home/users/ayyaz.ahmed/Downloads/avr_hp/project_1/project_1.srcs/sources_1/imports/rtl_v5_cm4/avr_core.vhd:503]
INFO: [Synth 8-4471] merging register 'AVR_Core_cm4_Inst/sreg_out_cml_1_reg[7:0]' into 'AVR_Core_cm4_Inst/BP_Inst/sreg_out_cml_1_reg[7:0]' [/home/users/ayyaz.ahmed/Downloads/avr_hp/project_1/project_1.srcs/sources_1/imports/rtl_v5_cm4/avr_core.vhd:489]
INFO: [Synth 8-4471] merging register 'AVR_Core_cm4_Inst/sreg_out_cml_2_reg[7:0]' into 'AVR_Core_cm4_Inst/BP_Inst/sreg_out_cml_2_reg[7:0]' [/home/users/ayyaz.ahmed/Downloads/avr_hp/project_1/project_1.srcs/sources_1/imports/rtl_v5_cm4/avr_core.vhd:497]
INFO: [Synth 8-4471] merging register 'AVR_Core_cm4_Inst/sreg_out_cml_3_reg[7:0]' into 'AVR_Core_cm4_Inst/IORegs_Inst/sreg_cml_3_reg[7:0]' [/home/users/ayyaz.ahmed/Downloads/avr_hp/project_1/project_1.srcs/sources_1/imports/rtl_v5_cm4/avr_core.vhd:505]
INFO: [Synth 8-4471] merging register 'AVR_Core_cm4_Inst/BP_Inst/reg_rd_out_cml_3_reg[7:0]' into 'AVR_Core_cm4_Inst/ALU_Inst/alu_data_d_in_cml_3_reg[7:0]' [/home/users/ayyaz.ahmed/Downloads/avr_hp/project_1/project_1.srcs/sources_1/imports/rtl_v5_cm4/bit_processor.vhd:111]
WARNING: [Synth 8-6014] Unused sequential element AVR_Core_cm4_Inst/BP_Inst/reg_rd_out_cml_2_reg was removed.  [/home/users/ayyaz.ahmed/Downloads/avr_hp/project_1/project_1.srcs/sources_1/imports/rtl_v5_cm4/bit_processor.vhd:101]
WARNING: [Synth 8-6014] Unused sequential element AVR_Core_cm4_Inst/BP_Inst/reg_rd_out_cml_3_reg was removed.  [/home/users/ayyaz.ahmed/Downloads/avr_hp/project_1/project_1.srcs/sources_1/imports/rtl_v5_cm4/bit_processor.vhd:111]
WARNING: [Synth 8-6014] Unused sequential element AVR_Core_cm4_Inst/io_dec_Inst/sreg_out_cml_1_reg was removed.  [/home/users/ayyaz.ahmed/Downloads/avr_hp/project_1/project_1.srcs/sources_1/imports/rtl_v5_cm4/io_adr_dec.vhd:40]
WARNING: [Synth 8-6014] Unused sequential element AVR_Core_cm4_Inst/IORegs_Inst/sreg_cml_1_reg was removed.  [/home/users/ayyaz.ahmed/Downloads/avr_hp/project_1/project_1.srcs/sources_1/imports/rtl_v5_cm4/io_reg_file.vhd:78]
WARNING: [Synth 8-6014] Unused sequential element AVR_Core_cm4_Inst/IORegs_Inst/sreg_cml_2_reg was removed.  [/home/users/ayyaz.ahmed/Downloads/avr_hp/project_1/project_1.srcs/sources_1/imports/rtl_v5_cm4/io_reg_file.vhd:88]
WARNING: [Synth 8-6014] Unused sequential element AVR_Core_cm4_Inst/adr_int_cml_2_reg was removed.  [/home/users/ayyaz.ahmed/Downloads/avr_hp/project_1/project_1.srcs/sources_1/imports/rtl_v5_cm4/avr_core.vhd:495]
WARNING: [Synth 8-6014] Unused sequential element AVR_Core_cm4_Inst/adr_int_cml_3_reg was removed.  [/home/users/ayyaz.ahmed/Downloads/avr_hp/project_1/project_1.srcs/sources_1/imports/rtl_v5_cm4/avr_core.vhd:503]
WARNING: [Synth 8-6014] Unused sequential element AVR_Core_cm4_Inst/sreg_out_cml_1_reg was removed.  [/home/users/ayyaz.ahmed/Downloads/avr_hp/project_1/project_1.srcs/sources_1/imports/rtl_v5_cm4/avr_core.vhd:489]
WARNING: [Synth 8-6014] Unused sequential element AVR_Core_cm4_Inst/sreg_out_cml_2_reg was removed.  [/home/users/ayyaz.ahmed/Downloads/avr_hp/project_1/project_1.srcs/sources_1/imports/rtl_v5_cm4/avr_core.vhd:497]
WARNING: [Synth 8-6014] Unused sequential element AVR_Core_cm4_Inst/sreg_out_cml_3_reg was removed.  [/home/users/ayyaz.ahmed/Downloads/avr_hp/project_1/project_1.srcs/sources_1/imports/rtl_v5_cm4/avr_core.vhd:505]
INFO: [Synth 8-5546] ROM "AVR_Core_cm4_Inst/ALU_Inst/alu_z_flag_out_int" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design pm_fetch_dec_cm4 has unconnected port insert_nop
WARNING: [Synth 8-3331] design pm_fetch_dec_cm4 has unconnected port block_irq
WARNING: [Synth 8-3331] design pm_fetch_dec_cm4 has unconnected port rampz_out[7]
WARNING: [Synth 8-3331] design pm_fetch_dec_cm4 has unconnected port rampz_out[6]
WARNING: [Synth 8-3331] design pm_fetch_dec_cm4 has unconnected port rampz_out[5]
WARNING: [Synth 8-3331] design pm_fetch_dec_cm4 has unconnected port rampz_out[4]
WARNING: [Synth 8-3331] design pm_fetch_dec_cm4 has unconnected port rampz_out[3]
WARNING: [Synth 8-3331] design pm_fetch_dec_cm4 has unconnected port rampz_out[2]
WARNING: [Synth 8-3331] design pm_fetch_dec_cm4 has unconnected port rampz_out[1]
INFO: [Synth 8-3886] merging instance 'AVR_Core_cm4_Inst/pm_fetch_dec_Inst/idc_cp_cml_1_reg' (FD) to 'AVR_Core_cm4_Inst/ALU_Inst/idc_cp_cml_1_reg'
INFO: [Synth 8-3886] merging instance 'AVR_Core_cm4_Inst/pm_fetch_dec_Inst/idc_cpc_cml_1_reg' (FD) to 'AVR_Core_cm4_Inst/ALU_Inst/idc_cpc_cml_1_reg'
INFO: [Synth 8-3886] merging instance 'AVR_Core_cm4_Inst/IORegs_Inst/sph_cml_2_reg[7]' (FD) to 'AVR_Core_cm4_Inst/pm_fetch_dec_Inst/sph_out_cml_2_reg[7]'
INFO: [Synth 8-3886] merging instance 'AVR_Core_cm4_Inst/IORegs_Inst/sph_cml_2_reg[6]' (FD) to 'AVR_Core_cm4_Inst/pm_fetch_dec_Inst/sph_out_cml_2_reg[6]'
INFO: [Synth 8-3886] merging instance 'AVR_Core_cm4_Inst/IORegs_Inst/sph_cml_2_reg[5]' (FD) to 'AVR_Core_cm4_Inst/pm_fetch_dec_Inst/sph_out_cml_2_reg[5]'
INFO: [Synth 8-3886] merging instance 'AVR_Core_cm4_Inst/IORegs_Inst/sph_cml_2_reg[4]' (FD) to 'AVR_Core_cm4_Inst/pm_fetch_dec_Inst/sph_out_cml_2_reg[4]'
INFO: [Synth 8-3886] merging instance 'AVR_Core_cm4_Inst/IORegs_Inst/sph_cml_2_reg[3]' (FD) to 'AVR_Core_cm4_Inst/pm_fetch_dec_Inst/sph_out_cml_2_reg[3]'
INFO: [Synth 8-3886] merging instance 'AVR_Core_cm4_Inst/IORegs_Inst/sph_cml_2_reg[2]' (FD) to 'AVR_Core_cm4_Inst/pm_fetch_dec_Inst/sph_out_cml_2_reg[2]'
INFO: [Synth 8-3886] merging instance 'AVR_Core_cm4_Inst/IORegs_Inst/sph_cml_2_reg[1]' (FD) to 'AVR_Core_cm4_Inst/pm_fetch_dec_Inst/sph_out_cml_2_reg[1]'
INFO: [Synth 8-3886] merging instance 'AVR_Core_cm4_Inst/pm_fetch_dec_Inst/idc_cp_cml_2_reg' (FD) to 'AVR_Core_cm4_Inst/ALU_Inst/idc_cp_cml_2_reg'
INFO: [Synth 8-3886] merging instance 'AVR_Core_cm4_Inst/pm_fetch_dec_Inst/idc_cpc_cml_2_reg' (FD) to 'AVR_Core_cm4_Inst/ALU_Inst/idc_cpc_cml_2_reg'
INFO: [Synth 8-3886] merging instance 'AVR_Core_cm4_Inst/IORegs_Inst/spl_cml_2_reg[1]' (FD) to 'AVR_Core_cm4_Inst/pm_fetch_dec_Inst/spl_out_cml_2_reg[1]'
INFO: [Synth 8-3886] merging instance 'AVR_Core_cm4_Inst/IORegs_Inst/spl_cml_2_reg[2]' (FD) to 'AVR_Core_cm4_Inst/pm_fetch_dec_Inst/spl_out_cml_2_reg[2]'
INFO: [Synth 8-3886] merging instance 'AVR_Core_cm4_Inst/IORegs_Inst/spl_cml_2_reg[3]' (FD) to 'AVR_Core_cm4_Inst/pm_fetch_dec_Inst/spl_out_cml_2_reg[3]'
INFO: [Synth 8-3886] merging instance 'AVR_Core_cm4_Inst/IORegs_Inst/spl_cml_2_reg[4]' (FD) to 'AVR_Core_cm4_Inst/pm_fetch_dec_Inst/spl_out_cml_2_reg[4]'
INFO: [Synth 8-3886] merging instance 'AVR_Core_cm4_Inst/IORegs_Inst/spl_cml_2_reg[5]' (FD) to 'AVR_Core_cm4_Inst/pm_fetch_dec_Inst/spl_out_cml_2_reg[5]'
INFO: [Synth 8-3886] merging instance 'AVR_Core_cm4_Inst/IORegs_Inst/spl_cml_2_reg[6]' (FD) to 'AVR_Core_cm4_Inst/pm_fetch_dec_Inst/spl_out_cml_2_reg[6]'
INFO: [Synth 8-3886] merging instance 'AVR_Core_cm4_Inst/IORegs_Inst/spl_cml_2_reg[7]' (FD) to 'AVR_Core_cm4_Inst/pm_fetch_dec_Inst/spl_out_cml_2_reg[7]'
INFO: [Synth 8-3886] merging instance 'AVR_Core_cm4_Inst/IORegs_Inst/sph_cml_2_reg[0]' (FD) to 'AVR_Core_cm4_Inst/pm_fetch_dec_Inst/sph_out_cml_2_reg[0]'
INFO: [Synth 8-3886] merging instance 'AVR_Core_cm4_Inst/IORegs_Inst/spl_cml_2_reg[0]' (FD) to 'AVR_Core_cm4_Inst/pm_fetch_dec_Inst/spl_out_cml_2_reg[0]'
INFO: [Synth 8-3886] merging instance 'AVR_Core_cm4_Inst/IORegs_Inst/rampz_cml_2_reg[0]' (FD) to 'AVR_Core_cm4_Inst/pm_fetch_dec_Inst/rampz_out_cml_2_reg[0]'
INFO: [Synth 8-3886] merging instance 'AVR_Core_cm4_Inst/pm_fetch_dec_Inst/dex_adr5port_cml_2_reg[0]' (FD) to 'AVR_Core_cm4_Inst/pm_fetch_dec_Inst/instruction_reg_cml_2_reg[3]'
INFO: [Synth 8-3886] merging instance 'AVR_Core_cm4_Inst/pm_fetch_dec_Inst/dex_adr5port_cml_2_reg[1]' (FD) to 'AVR_Core_cm4_Inst/pm_fetch_dec_Inst/instruction_reg_cml_2_reg[4]'
INFO: [Synth 8-3886] merging instance 'AVR_Core_cm4_Inst/pm_fetch_dec_Inst/dex_adr5port_cml_2_reg[2]' (FD) to 'AVR_Core_cm4_Inst/pm_fetch_dec_Inst/instruction_reg_cml_2_reg[5]'
INFO: [Synth 8-3886] merging instance 'AVR_Core_cm4_Inst/pm_fetch_dec_Inst/dex_adr5port_cml_2_reg[3]' (FD) to 'AVR_Core_cm4_Inst/pm_fetch_dec_Inst/instruction_reg_cml_2_reg[6]'
INFO: [Synth 8-3886] merging instance 'AVR_Core_cm4_Inst/pm_fetch_dec_Inst/dex_adr5port_cml_2_reg[4]' (FD) to 'AVR_Core_cm4_Inst/pm_fetch_dec_Inst/instruction_reg_cml_2_reg[7]'
INFO: [Synth 8-3886] merging instance 'AVR_Core_cm4_Inst/ALU_Inst/idc_cpc_cml_3_reg' (FD) to 'AVR_Core_cm4_Inst/pm_fetch_dec_Inst/idc_cpc_cml_3_reg'
INFO: [Synth 8-3886] merging instance 'AVR_Core_cm4_Inst/ALU_Inst/idc_cp_cml_3_reg' (FD) to 'AVR_Core_cm4_Inst/pm_fetch_dec_Inst/idc_cp_cml_3_reg'
INFO: [Synth 8-3886] merging instance 'AVR_Core_cm4_Inst/IORegs_Inst/rampz_cml_3_reg[0]' (FD) to 'AVR_Core_cm4_Inst/pm_fetch_dec_Inst/rampz_out_cml_3_reg[0]'
INFO: [Synth 8-3886] merging instance 'AVR_Core_cm4_Inst/pm_fetch_dec_Inst/dex_adr5port_cml_3_reg[0]' (FD) to 'AVR_Core_cm4_Inst/pm_fetch_dec_Inst/instruction_reg_cml_3_reg[3]'
INFO: [Synth 8-3886] merging instance 'AVR_Core_cm4_Inst/pm_fetch_dec_Inst/dex_adr5port_cml_3_reg[1]' (FD) to 'AVR_Core_cm4_Inst/pm_fetch_dec_Inst/instruction_reg_cml_3_reg[4]'
INFO: [Synth 8-3886] merging instance 'AVR_Core_cm4_Inst/pm_fetch_dec_Inst/dex_adr5port_cml_3_reg[2]' (FD) to 'AVR_Core_cm4_Inst/pm_fetch_dec_Inst/instruction_reg_cml_3_reg[5]'
INFO: [Synth 8-3886] merging instance 'AVR_Core_cm4_Inst/pm_fetch_dec_Inst/dex_adr5port_cml_3_reg[3]' (FD) to 'AVR_Core_cm4_Inst/pm_fetch_dec_Inst/instruction_reg_cml_3_reg[6]'
INFO: [Synth 8-3886] merging instance 'AVR_Core_cm4_Inst/pm_fetch_dec_Inst/dex_adr5port_cml_3_reg[4]' (FD) to 'AVR_Core_cm4_Inst/pm_fetch_dec_Inst/instruction_reg_cml_3_reg[7]'
INFO: [Synth 8-3886] merging instance 'AVR_Core_cm4_Inst/pm_fetch_dec_Inst/dex_dat8_immed_cml_1_reg[0]' (FD) to 'AVR_Core_cm4_Inst/pm_fetch_dec_Inst/dex_bitop_bitnum_cml_1_reg[0]'
INFO: [Synth 8-3886] merging instance 'AVR_Core_cm4_Inst/pm_fetch_dec_Inst/dex_dat8_immed_cml_1_reg[1]' (FD) to 'AVR_Core_cm4_Inst/pm_fetch_dec_Inst/dex_bitop_bitnum_cml_1_reg[1]'
INFO: [Synth 8-3886] merging instance 'AVR_Core_cm4_Inst/pm_fetch_dec_Inst/dex_dat8_immed_cml_1_reg[2]' (FD) to 'AVR_Core_cm4_Inst/pm_fetch_dec_Inst/dex_bitop_bitnum_cml_1_reg[2]'
INFO: [Synth 8-3886] merging instance 'AVR_Core_cm4_Inst/pm_fetch_dec_Inst/dex_dat8_immed_cml_1_reg[3]' (FD) to 'AVR_Core_cm4_Inst/pm_fetch_dec_Inst/instruction_reg_cml_1_reg[3]'
INFO: [Synth 8-3886] merging instance 'AVR_Core_cm4_Inst/pm_fetch_dec_Inst/dex_dat8_immed_cml_1_reg[4]' (FD) to 'AVR_Core_cm4_Inst/pm_fetch_dec_Inst/dex_adrreg_d_cml_1_reg[4]'
INFO: [Synth 8-3886] merging instance 'AVR_Core_cm4_Inst/pm_fetch_dec_Inst/dex_dat8_immed_cml_1_reg[5]' (FD) to 'AVR_Core_cm4_Inst/pm_fetch_dec_Inst/instruction_reg_cml_1_reg[9]'
INFO: [Synth 8-3886] merging instance 'AVR_Core_cm4_Inst/pm_fetch_dec_Inst/dex_dat8_immed_cml_1_reg[6]' (FD) to 'AVR_Core_cm4_Inst/pm_fetch_dec_Inst/instruction_reg_cml_1_reg[10]'
INFO: [Synth 8-3886] merging instance 'AVR_Core_cm4_Inst/pm_fetch_dec_Inst/dex_bitop_bitnum_cml_1_reg[1]' (FD) to 'AVR_Core_cm4_Inst/pm_fetch_dec_Inst/instruction_reg_cml_1_reg[1]'
INFO: [Synth 8-3886] merging instance 'AVR_Core_cm4_Inst/pm_fetch_dec_Inst/dex_bitop_bitnum_cml_1_reg[0]' (FD) to 'AVR_Core_cm4_Inst/pm_fetch_dec_Inst/instruction_reg_cml_1_reg[0]'
INFO: [Synth 8-3886] merging instance 'AVR_Core_cm4_Inst/pm_fetch_dec_Inst/dex_bitop_bitnum_cml_1_reg[2]' (FD) to 'AVR_Core_cm4_Inst/pm_fetch_dec_Inst/instruction_reg_cml_1_reg[2]'
INFO: [Synth 8-3886] merging instance 'AVR_Core_cm4_Inst/pm_fetch_dec_Inst/dex_dat8_immed_cml_1_reg[7]' (FD) to 'AVR_Core_cm4_Inst/pm_fetch_dec_Inst/instruction_reg_cml_1_reg[11]'
INFO: [Synth 8-3886] merging instance 'AVR_Core_cm4_Inst/pm_fetch_dec_Inst/idc_ror_cml_1_reg' (FD) to 'AVR_Core_cm4_Inst/ALU_Inst/idc_ror_cml_1_reg'
INFO: [Synth 8-3886] merging instance 'AVR_Core_cm4_Inst/pm_fetch_dec_Inst/idc_sbc_cml_1_reg' (FD) to 'AVR_Core_cm4_Inst/ALU_Inst/idc_sbc_cml_1_reg'
INFO: [Synth 8-3886] merging instance 'AVR_Core_cm4_Inst/pm_fetch_dec_Inst/idc_adc_cml_1_reg' (FD) to 'AVR_Core_cm4_Inst/ALU_Inst/idc_adc_cml_1_reg'
INFO: [Synth 8-3886] merging instance 'AVR_Core_cm4_Inst/pm_fetch_dec_Inst/idc_sub_cml_1_reg' (FD) to 'AVR_Core_cm4_Inst/ALU_Inst/idc_sub_cml_1_reg'
INFO: [Synth 8-3886] merging instance 'AVR_Core_cm4_Inst/ALU_Inst/idc_cpi_cml_1_reg' (FD) to 'AVR_Core_cm4_Inst/pm_fetch_dec_Inst/idc_cpi_cml_1_reg'
INFO: [Synth 8-3886] merging instance 'AVR_Core_cm4_Inst/ALU_Inst/idc_cpse_cml_1_reg' (FD) to 'AVR_Core_cm4_Inst/pm_fetch_dec_Inst/idc_cpse_cml_1_reg'
INFO: [Synth 8-3886] merging instance 'AVR_Core_cm4_Inst/ALU_Inst/sbiw_st_cml_1_reg' (FD) to 'AVR_Core_cm4_Inst/pm_fetch_dec_Inst/sbiw_st_cml_1_reg'
INFO: [Synth 8-3886] merging instance 'AVR_Core_cm4_Inst/ALU_Inst/adiw_st_cml_1_reg' (FD) to 'AVR_Core_cm4_Inst/pm_fetch_dec_Inst/adiw_st_cml_1_reg'
INFO: [Synth 8-3886] merging instance 'AVR_Core_cm4_Inst/ALU_Inst/idc_subi_cml_1_reg' (FD) to 'AVR_Core_cm4_Inst/pm_fetch_dec_Inst/idc_subi_cml_1_reg'
INFO: [Synth 8-3886] merging instance 'AVR_Core_cm4_Inst/ALU_Inst/idc_sbiw_cml_1_reg' (FD) to 'AVR_Core_cm4_Inst/pm_fetch_dec_Inst/idc_sbiw_cml_1_reg'
INFO: [Synth 8-3886] merging instance 'AVR_Core_cm4_Inst/ALU_Inst/idc_sbci_cml_1_reg' (FD) to 'AVR_Core_cm4_Inst/pm_fetch_dec_Inst/idc_sbci_cml_1_reg'
INFO: [Synth 8-3886] merging instance 'AVR_Core_cm4_Inst/pm_fetch_dec_Inst/pc_low_cml_1_reg[0]' (FD) to 'AVR_Core_cm4_Inst/pm_fetch_dec_Inst/program_counter_cml_1_reg[0]'
INFO: [Synth 8-3886] merging instance 'AVR_Core_cm4_Inst/pm_fetch_dec_Inst/pc_low_cml_1_reg[1]' (FD) to 'AVR_Core_cm4_Inst/pm_fetch_dec_Inst/program_counter_cml_1_reg[1]'
INFO: [Synth 8-3886] merging instance 'AVR_Core_cm4_Inst/pm_fetch_dec_Inst/pc_low_cml_1_reg[2]' (FD) to 'AVR_Core_cm4_Inst/pm_fetch_dec_Inst/program_counter_cml_1_reg[2]'
INFO: [Synth 8-3886] merging instance 'AVR_Core_cm4_Inst/pm_fetch_dec_Inst/pc_low_cml_1_reg[3]' (FD) to 'AVR_Core_cm4_Inst/pm_fetch_dec_Inst/program_counter_cml_1_reg[3]'
INFO: [Synth 8-3886] merging instance 'AVR_Core_cm4_Inst/pm_fetch_dec_Inst/pc_low_cml_1_reg[4]' (FD) to 'AVR_Core_cm4_Inst/pm_fetch_dec_Inst/program_counter_cml_1_reg[4]'
INFO: [Synth 8-3886] merging instance 'AVR_Core_cm4_Inst/pm_fetch_dec_Inst/pc_low_cml_1_reg[5]' (FD) to 'AVR_Core_cm4_Inst/pm_fetch_dec_Inst/program_counter_cml_1_reg[5]'
INFO: [Synth 8-3886] merging instance 'AVR_Core_cm4_Inst/pm_fetch_dec_Inst/pc_low_cml_1_reg[6]' (FD) to 'AVR_Core_cm4_Inst/pm_fetch_dec_Inst/program_counter_cml_1_reg[6]'
INFO: [Synth 8-3886] merging instance 'AVR_Core_cm4_Inst/pm_fetch_dec_Inst/pc_low_cml_1_reg[7]' (FD) to 'AVR_Core_cm4_Inst/pm_fetch_dec_Inst/program_counter_cml_1_reg[7]'
INFO: [Synth 8-3886] merging instance 'AVR_Core_cm4_Inst/pm_fetch_dec_Inst/pc_high_cml_1_reg[0]' (FD) to 'AVR_Core_cm4_Inst/pm_fetch_dec_Inst/program_counter_cml_1_reg[8]'
INFO: [Synth 8-3886] merging instance 'AVR_Core_cm4_Inst/pm_fetch_dec_Inst/pc_high_cml_1_reg[1]' (FD) to 'AVR_Core_cm4_Inst/pm_fetch_dec_Inst/program_counter_cml_1_reg[9]'
INFO: [Synth 8-3886] merging instance 'AVR_Core_cm4_Inst/pm_fetch_dec_Inst/pc_high_cml_1_reg[2]' (FD) to 'AVR_Core_cm4_Inst/pm_fetch_dec_Inst/program_counter_cml_1_reg[10]'
INFO: [Synth 8-3886] merging instance 'AVR_Core_cm4_Inst/pm_fetch_dec_Inst/pc_high_cml_1_reg[3]' (FD) to 'AVR_Core_cm4_Inst/pm_fetch_dec_Inst/program_counter_cml_1_reg[11]'
INFO: [Synth 8-3886] merging instance 'AVR_Core_cm4_Inst/pm_fetch_dec_Inst/pc_high_cml_1_reg[4]' (FD) to 'AVR_Core_cm4_Inst/pm_fetch_dec_Inst/program_counter_cml_1_reg[12]'
INFO: [Synth 8-3886] merging instance 'AVR_Core_cm4_Inst/pm_fetch_dec_Inst/pc_high_cml_1_reg[5]' (FD) to 'AVR_Core_cm4_Inst/pm_fetch_dec_Inst/program_counter_cml_1_reg[13]'
INFO: [Synth 8-3886] merging instance 'AVR_Core_cm4_Inst/pm_fetch_dec_Inst/pc_high_cml_1_reg[6]' (FD) to 'AVR_Core_cm4_Inst/pm_fetch_dec_Inst/program_counter_cml_1_reg[14]'
INFO: [Synth 8-3886] merging instance 'AVR_Core_cm4_Inst/pm_fetch_dec_Inst/instruction_reg_cml_1_reg[8]' (FD) to 'AVR_Core_cm4_Inst/pm_fetch_dec_Inst/dex_adrreg_d_cml_1_reg[4]'
INFO: [Synth 8-3886] merging instance 'AVR_Core_cm4_Inst/pm_fetch_dec_Inst/program_counter_cml_1_reg[15]' (FD) to 'AVR_Core_cm4_Inst/pm_fetch_dec_Inst/pc_high_cml_1_reg[7]'
INFO: [Synth 8-3886] merging instance 'AVR_Core_cm4_Inst/pm_fetch_dec_Inst/adiw_sbiw_encoder_out_cml_1_reg[2]' (FD) to 'AVR_Core_cm4_Inst/pm_fetch_dec_Inst/dex_adrreg_d_cml_1_reg[1]'
INFO: [Synth 8-3886] merging instance 'AVR_Core_cm4_Inst/pm_fetch_dec_Inst/dex_adrreg_d_cml_1_reg[2]' (FD) to 'AVR_Core_cm4_Inst/pm_fetch_dec_Inst/instruction_reg_cml_1_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\AVR_Core_cm4_Inst/pm_fetch_dec_Inst/adiw_sbiw_encoder_out_cml_1_reg[0] )
INFO: [Synth 8-3886] merging instance 'AVR_Core_cm4_Inst/pm_fetch_dec_Inst/dex_adrreg_d_cml_1_reg[0]' (FD) to 'AVR_Core_cm4_Inst/pm_fetch_dec_Inst/adiw_sbiw_encoder_out_cml_1_reg[1]'
INFO: [Synth 8-3886] merging instance 'AVR_Core_cm4_Inst/pm_fetch_dec_Inst/adiw_sbiw_encoder_out_cml_1_reg[1]' (FD) to 'AVR_Core_cm4_Inst/pm_fetch_dec_Inst/instruction_reg_cml_1_reg[4]'
INFO: [Synth 8-3886] merging instance 'AVR_Core_cm4_Inst/pm_fetch_dec_Inst/dex_adrreg_d_cml_1_reg[1]' (FD) to 'AVR_Core_cm4_Inst/pm_fetch_dec_Inst/instruction_reg_cml_1_reg[5]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\AVR_Core_cm4_Inst/pm_fetch_dec_Inst/adiw_sbiw_encoder_out_cml_1_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\AVR_Core_cm4_Inst/pm_fetch_dec_Inst/adiw_sbiw_encoder_out_cml_1_reg[3] )
INFO: [Synth 8-3886] merging instance 'AVR_Core_cm4_Inst/pm_fetch_dec_Inst/dex_adrreg_d_cml_1_reg[3]' (FD) to 'AVR_Core_cm4_Inst/pm_fetch_dec_Inst/instruction_reg_cml_1_reg[7]'
INFO: [Synth 8-3886] merging instance 'AVR_Core_cm4_Inst/pm_fetch_dec_Inst/dex_dat8_immed_cml_2_reg[0]' (FD) to 'AVR_Core_cm4_Inst/pm_fetch_dec_Inst/dex_bitop_bitnum_cml_2_reg[0]'
INFO: [Synth 8-3886] merging instance 'AVR_Core_cm4_Inst/pm_fetch_dec_Inst/reg_rd_out_cml_2_reg[0]' (FD) to 'AVR_Core_cm4_Inst/ALU_Inst/swap_out_cml_2_reg[4]'
INFO: [Synth 8-3886] merging instance 'AVR_Core_cm4_Inst/pm_fetch_dec_Inst/dex_dat8_immed_cml_2_reg[1]' (FD) to 'AVR_Core_cm4_Inst/pm_fetch_dec_Inst/dex_bitop_bitnum_cml_2_reg[1]'
INFO: [Synth 8-3886] merging instance 'AVR_Core_cm4_Inst/pm_fetch_dec_Inst/reg_rd_out_cml_2_reg[1]' (FD) to 'AVR_Core_cm4_Inst/ALU_Inst/right_shift_out_cml_2_reg[0]'
INFO: [Synth 8-3886] merging instance 'AVR_Core_cm4_Inst/pm_fetch_dec_Inst/reg_rd_out_cml_2_reg[2]' (FD) to 'AVR_Core_cm4_Inst/ALU_Inst/right_shift_out_cml_2_reg[1]'
INFO: [Synth 8-3886] merging instance 'AVR_Core_cm4_Inst/pm_fetch_dec_Inst/dex_dat8_immed_cml_2_reg[2]' (FD) to 'AVR_Core_cm4_Inst/pm_fetch_dec_Inst/dex_bitop_bitnum_cml_2_reg[2]'
INFO: [Synth 8-3886] merging instance 'AVR_Core_cm4_Inst/pm_fetch_dec_Inst/reg_rd_out_cml_2_reg[3]' (FD) to 'AVR_Core_cm4_Inst/ALU_Inst/right_shift_out_cml_2_reg[2]'
INFO: [Synth 8-3886] merging instance 'AVR_Core_cm4_Inst/pm_fetch_dec_Inst/dex_dat8_immed_cml_2_reg[3]' (FD) to 'AVR_Core_cm4_Inst/pm_fetch_dec_Inst/instruction_reg_cml_2_reg[3]'
INFO: [Synth 8-3886] merging instance 'AVR_Core_cm4_Inst/pm_fetch_dec_Inst/reg_rd_out_cml_2_reg[4]' (FD) to 'AVR_Core_cm4_Inst/ALU_Inst/right_shift_out_cml_2_reg[3]'
INFO: [Synth 8-3886] merging instance 'AVR_Core_cm4_Inst/pm_fetch_dec_Inst/dex_dat8_immed_cml_2_reg[4]' (FD) to 'AVR_Core_cm4_Inst/pm_fetch_dec_Inst/instruction_reg_cml_2_reg[8]'
INFO: [Synth 8-3886] merging instance 'AVR_Core_cm4_Inst/pm_fetch_dec_Inst/dex_dat8_immed_cml_2_reg[5]' (FD) to 'AVR_Core_cm4_Inst/pm_fetch_dec_Inst/instruction_reg_cml_2_reg[9]'
INFO: [Synth 8-3886] merging instance 'AVR_Core_cm4_Inst/pm_fetch_dec_Inst/reg_rd_out_cml_2_reg[5]' (FD) to 'AVR_Core_cm4_Inst/ALU_Inst/right_shift_out_cml_2_reg[4]'
INFO: [Synth 8-3886] merging instance 'AVR_Core_cm4_Inst/pm_fetch_dec_Inst/reg_rd_out_cml_2_reg[6]' (FD) to 'AVR_Core_cm4_Inst/ALU_Inst/right_shift_out_cml_2_reg[5]'
INFO: [Synth 8-3886] merging instance 'AVR_Core_cm4_Inst/pm_fetch_dec_Inst/dex_dat8_immed_cml_2_reg[6]' (FD) to 'AVR_Core_cm4_Inst/pm_fetch_dec_Inst/dex_adr_disp_cml_2_reg[3]'
INFO: [Synth 8-3886] merging instance 'AVR_Core_cm4_Inst/pm_fetch_dec_Inst/dex_bitop_bitnum_cml_2_reg[1]' (FD) to 'AVR_Core_cm4_Inst/pm_fetch_dec_Inst/dex_adr_disp_cml_2_reg[1]'
INFO: [Synth 8-3886] merging instance 'AVR_Core_cm4_Inst/pm_fetch_dec_Inst/dex_bitop_bitnum_cml_2_reg[0]' (FD) to 'AVR_Core_cm4_Inst/pm_fetch_dec_Inst/dex_adr_disp_cml_2_reg[0]'
INFO: [Synth 8-3886] merging instance 'AVR_Core_cm4_Inst/pm_fetch_dec_Inst/dex_bitop_bitnum_cml_2_reg[2]' (FD) to 'AVR_Core_cm4_Inst/pm_fetch_dec_Inst/dex_adr_disp_cml_2_reg[2]'
INFO: [Synth 8-3886] merging instance 'AVR_Core_cm4_Inst/pm_fetch_dec_Inst/dex_dat8_immed_cml_2_reg[7]' (FD) to 'AVR_Core_cm4_Inst/pm_fetch_dec_Inst/dex_adr_disp_cml_2_reg[4]'
INFO: [Synth 8-3886] merging instance 'AVR_Core_cm4_Inst/BP_Inst/sreg_t_flag_cml_2_reg' (FD) to 'AVR_Core_cm4_Inst/BP_Inst/sreg_out_cml_2_reg[6]'
INFO: [Synth 8-3886] merging instance 'AVR_Core_cm4_Inst/pm_fetch_dec_Inst/idc_sbci_cml_2_reg' (FD) to 'AVR_Core_cm4_Inst/ALU_Inst/idc_sbci_cml_2_reg'
INFO: [Synth 8-3886] merging instance 'AVR_Core_cm4_Inst/pm_fetch_dec_Inst/idc_ror_cml_2_reg' (FD) to 'AVR_Core_cm4_Inst/ALU_Inst/idc_ror_cml_2_reg'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\AVR_Core_cm4_Inst/pm_fetch_dec_Inst/adiw_sbiw_encoder_out_cml_2_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\AVR_Core_cm4_Inst/pm_fetch_dec_Inst/adiw_sbiw_encoder_out_cml_2_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\AVR_Core_cm4_Inst/pm_fetch_dec_Inst/adiw_sbiw_encoder_out_cml_2_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\AVR_Core_cm4_Inst/pm_fetch_dec_Inst/adiw_sbiw_encoder_out_cml_3_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\AVR_Core_cm4_Inst/pm_fetch_dec_Inst/adiw_sbiw_encoder_out_cml_3_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\AVR_Core_cm4_Inst/pm_fetch_dec_Inst/adiw_sbiw_encoder_out_cml_3_reg[3] )
WARNING: [Synth 8-3332] Sequential element (AVR_Core_cm4_Inst/pm_fetch_dec_Inst/irq_vector_adr_cml_1_reg[0]) is unused and will be removed from module AVR_Core_cm4_top.
WARNING: [Synth 8-3332] Sequential element (AVR_Core_cm4_Inst/pm_fetch_dec_Inst/irq_vector_adr_cml_2_reg[0]) is unused and will be removed from module AVR_Core_cm4_top.
WARNING: [Synth 8-3332] Sequential element (AVR_Core_cm4_Inst/pm_fetch_dec_Inst/irq_vector_adr_cml_3_reg[0]) is unused and will be removed from module AVR_Core_cm4_top.
WARNING: [Synth 8-3332] Sequential element (AVR_Core_cm4_Inst/pm_fetch_dec_Inst/adiw_sbiw_encoder_out_cml_1_reg[4]) is unused and will be removed from module AVR_Core_cm4_top.
WARNING: [Synth 8-3332] Sequential element (AVR_Core_cm4_Inst/pm_fetch_dec_Inst/adiw_sbiw_encoder_out_cml_1_reg[3]) is unused and will be removed from module AVR_Core_cm4_top.
WARNING: [Synth 8-3332] Sequential element (AVR_Core_cm4_Inst/pm_fetch_dec_Inst/adiw_sbiw_encoder_out_cml_1_reg[0]) is unused and will be removed from module AVR_Core_cm4_top.
WARNING: [Synth 8-3332] Sequential element (AVR_Core_cm4_Inst/pm_fetch_dec_Inst/adiw_sbiw_encoder_out_cml_2_reg[4]) is unused and will be removed from module AVR_Core_cm4_top.
WARNING: [Synth 8-3332] Sequential element (AVR_Core_cm4_Inst/pm_fetch_dec_Inst/adiw_sbiw_encoder_out_cml_2_reg[3]) is unused and will be removed from module AVR_Core_cm4_top.
WARNING: [Synth 8-3332] Sequential element (AVR_Core_cm4_Inst/pm_fetch_dec_Inst/adiw_sbiw_encoder_out_cml_2_reg[0]) is unused and will be removed from module AVR_Core_cm4_top.
WARNING: [Synth 8-3332] Sequential element (AVR_Core_cm4_Inst/pm_fetch_dec_Inst/adiw_sbiw_encoder_out_cml_3_reg[4]) is unused and will be removed from module AVR_Core_cm4_top.
WARNING: [Synth 8-3332] Sequential element (AVR_Core_cm4_Inst/pm_fetch_dec_Inst/adiw_sbiw_encoder_out_cml_3_reg[3]) is unused and will be removed from module AVR_Core_cm4_top.
WARNING: [Synth 8-3332] Sequential element (AVR_Core_cm4_Inst/pm_fetch_dec_Inst/adiw_sbiw_encoder_out_cml_3_reg[0]) is unused and will be removed from module AVR_Core_cm4_top.
WARNING: [Synth 8-3332] Sequential element (AVR_Core_cm4_Inst/ALU_Inst/alu_data_out_int_cml_3_reg[6]) is unused and will be removed from module AVR_Core_cm4_top.
WARNING: [Synth 8-3332] Sequential element (AVR_Core_cm4_Inst/ALU_Inst/alu_data_out_int_cml_3_reg[5]) is unused and will be removed from module AVR_Core_cm4_top.
WARNING: [Synth 8-3332] Sequential element (AVR_Core_cm4_Inst/ALU_Inst/alu_data_out_int_cml_3_reg[4]) is unused and will be removed from module AVR_Core_cm4_top.
WARNING: [Synth 8-3332] Sequential element (AVR_Core_cm4_Inst/ALU_Inst/alu_data_out_int_cml_3_reg[3]) is unused and will be removed from module AVR_Core_cm4_top.
WARNING: [Synth 8-3332] Sequential element (AVR_Core_cm4_Inst/ALU_Inst/alu_data_out_int_cml_3_reg[2]) is unused and will be removed from module AVR_Core_cm4_top.
WARNING: [Synth 8-3332] Sequential element (AVR_Core_cm4_Inst/ALU_Inst/alu_data_out_int_cml_3_reg[1]) is unused and will be removed from module AVR_Core_cm4_top.
WARNING: [Synth 8-3332] Sequential element (AVR_Core_cm4_Inst/ALU_Inst/alu_data_out_int_cml_3_reg[0]) is unused and will be removed from module AVR_Core_cm4_top.
WARNING: [Synth 8-3332] Sequential element (AVR_Core_cm4_Inst/ALU_Inst/incdec_op_carry_cml_3_reg[5]) is unused and will be removed from module AVR_Core_cm4_top.
WARNING: [Synth 8-3332] Sequential element (AVR_Core_cm4_Inst/ALU_Inst/incdec_op_carry_cml_3_reg[4]) is unused and will be removed from module AVR_Core_cm4_top.
WARNING: [Synth 8-3332] Sequential element (AVR_Core_cm4_Inst/ALU_Inst/incdec_op_carry_cml_3_reg[3]) is unused and will be removed from module AVR_Core_cm4_top.
WARNING: [Synth 8-3332] Sequential element (AVR_Core_cm4_Inst/ALU_Inst/incdec_op_carry_cml_3_reg[2]) is unused and will be removed from module AVR_Core_cm4_top.
WARNING: [Synth 8-3332] Sequential element (AVR_Core_cm4_Inst/ALU_Inst/incdec_op_carry_cml_3_reg[1]) is unused and will be removed from module AVR_Core_cm4_top.
WARNING: [Synth 8-3332] Sequential element (AVR_Core_cm4_Inst/ALU_Inst/incdec_op_carry_cml_3_reg[0]) is unused and will be removed from module AVR_Core_cm4_top.
WARNING: [Synth 8-3332] Sequential element (AVR_Core_cm4_Inst/ALU_Inst/neg_op_carry_cml_3_reg[5]) is unused and will be removed from module AVR_Core_cm4_top.
WARNING: [Synth 8-3332] Sequential element (AVR_Core_cm4_Inst/ALU_Inst/neg_op_carry_cml_3_reg[4]) is unused and will be removed from module AVR_Core_cm4_top.
WARNING: [Synth 8-3332] Sequential element (AVR_Core_cm4_Inst/ALU_Inst/neg_op_carry_cml_3_reg[2]) is unused and will be removed from module AVR_Core_cm4_top.
WARNING: [Synth 8-3332] Sequential element (AVR_Core_cm4_Inst/ALU_Inst/neg_op_carry_cml_3_reg[1]) is unused and will be removed from module AVR_Core_cm4_top.
WARNING: [Synth 8-3332] Sequential element (AVR_Core_cm4_Inst/ALU_Inst/neg_op_carry_cml_3_reg[0]) is unused and will be removed from module AVR_Core_cm4_top.
WARNING: [Synth 8-3332] Sequential element (AVR_Core_cm4_Inst/ALU_Inst/adder_r_in_cml_3_reg[6]) is unused and will be removed from module AVR_Core_cm4_top.
WARNING: [Synth 8-3332] Sequential element (AVR_Core_cm4_Inst/ALU_Inst/adder_r_in_cml_3_reg[5]) is unused and will be removed from module AVR_Core_cm4_top.
WARNING: [Synth 8-3332] Sequential element (AVR_Core_cm4_Inst/ALU_Inst/adder_r_in_cml_3_reg[4]) is unused and will be removed from module AVR_Core_cm4_top.
WARNING: [Synth 8-3332] Sequential element (AVR_Core_cm4_Inst/ALU_Inst/adder_r_in_cml_3_reg[3]) is unused and will be removed from module AVR_Core_cm4_top.
WARNING: [Synth 8-3332] Sequential element (AVR_Core_cm4_Inst/ALU_Inst/adder_r_in_cml_3_reg[2]) is unused and will be removed from module AVR_Core_cm4_top.
WARNING: [Synth 8-3332] Sequential element (AVR_Core_cm4_Inst/ALU_Inst/adder_r_in_cml_3_reg[1]) is unused and will be removed from module AVR_Core_cm4_top.
WARNING: [Synth 8-3332] Sequential element (AVR_Core_cm4_Inst/ALU_Inst/adder_r_in_cml_3_reg[0]) is unused and will be removed from module AVR_Core_cm4_top.
WARNING: [Synth 8-3332] Sequential element (AVR_Core_cm4_Inst/ALU_Inst/adder_out_cml_3_reg[6]) is unused and will be removed from module AVR_Core_cm4_top.
WARNING: [Synth 8-3332] Sequential element (AVR_Core_cm4_Inst/ALU_Inst/adder_out_cml_3_reg[5]) is unused and will be removed from module AVR_Core_cm4_top.
WARNING: [Synth 8-3332] Sequential element (AVR_Core_cm4_Inst/ALU_Inst/adder_out_cml_3_reg[4]) is unused and will be removed from module AVR_Core_cm4_top.
WARNING: [Synth 8-3332] Sequential element (AVR_Core_cm4_Inst/ALU_Inst/adder_out_cml_3_reg[3]) is unused and will be removed from module AVR_Core_cm4_top.
WARNING: [Synth 8-3332] Sequential element (AVR_Core_cm4_Inst/ALU_Inst/adder_out_cml_3_reg[2]) is unused and will be removed from module AVR_Core_cm4_top.
WARNING: [Synth 8-3332] Sequential element (AVR_Core_cm4_Inst/ALU_Inst/adder_out_cml_3_reg[1]) is unused and will be removed from module AVR_Core_cm4_top.
WARNING: [Synth 8-3332] Sequential element (AVR_Core_cm4_Inst/ALU_Inst/adder_out_cml_3_reg[0]) is unused and will be removed from module AVR_Core_cm4_top.
WARNING: [Synth 8-3332] Sequential element (AVR_Core_cm4_Inst/ALU_Inst/adder_carry_cml_3_reg[2]) is unused and will be removed from module AVR_Core_cm4_top.
WARNING: [Synth 8-3332] Sequential element (AVR_Core_cm4_Inst/ALU_Inst/adder_carry_cml_3_reg[1]) is unused and will be removed from module AVR_Core_cm4_top.
WARNING: [Synth 8-3332] Sequential element (AVR_Core_cm4_Inst/ALU_Inst/adder_carry_cml_3_reg[0]) is unused and will be removed from module AVR_Core_cm4_top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:58 ; elapsed = 00:03:40 . Memory (MB): peak = 1850.492 ; gain = 488.949 ; free physical = 23647 ; free virtual = 278709
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:58 ; elapsed = 00:03:41 . Memory (MB): peak = 1850.496 ; gain = 488.953 ; free physical = 23647 ; free virtual = 278710
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:59 ; elapsed = 00:03:42 . Memory (MB): peak = 1850.496 ; gain = 488.953 ; free physical = 23645 ; free virtual = 278707
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:01 ; elapsed = 00:03:43 . Memory (MB): peak = 1850.496 ; gain = 488.953 ; free physical = 23647 ; free virtual = 278709
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:01 ; elapsed = 00:03:43 . Memory (MB): peak = 1850.496 ; gain = 488.953 ; free physical = 23647 ; free virtual = 278709
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:01 ; elapsed = 00:03:43 . Memory (MB): peak = 1850.496 ; gain = 488.953 ; free physical = 23647 ; free virtual = 278709
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:01 ; elapsed = 00:03:43 . Memory (MB): peak = 1850.496 ; gain = 488.953 ; free physical = 23647 ; free virtual = 278709
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:01 ; elapsed = 00:03:44 . Memory (MB): peak = 1850.496 ; gain = 488.953 ; free physical = 23647 ; free virtual = 278709
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:01 ; elapsed = 00:03:44 . Memory (MB): peak = 1850.496 ; gain = 488.953 ; free physical = 23647 ; free virtual = 278709
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-----------------+-----------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name      | RTL Name                                                              | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-----------------+-----------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|AVR_Core_cm4_top | AVR_Core_cm4_Inst/pm_fetch_dec_Inst/nlpm_st0_cml_3_reg                | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|AVR_Core_cm4_top | AVR_Core_cm4_Inst/pm_fetch_dec_Inst/lpm_st1_cml_3_reg                 | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|AVR_Core_cm4_top | AVR_Core_cm4_Inst/pm_fetch_dec_Inst/brxx_st_cml_3_reg                 | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|AVR_Core_cm4_top | AVR_Core_cm4_Inst/pm_fetch_dec_Inst/ncall_st0_cml_3_reg               | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|AVR_Core_cm4_top | AVR_Core_cm4_Inst/pm_fetch_dec_Inst/call_st3_cml_3_reg                | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|AVR_Core_cm4_top | AVR_Core_cm4_Inst/pm_fetch_dec_Inst/nirq_st0_cml_3_reg                | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|AVR_Core_cm4_top | AVR_Core_cm4_Inst/pm_fetch_dec_Inst/irqackad_int_cml_3_reg[4]         | 3      | 5     | NO           | NO                 | YES               | 5      | 0       | 
|AVR_Core_cm4_top | AVR_Core_cm4_Inst/pm_fetch_dec_Inst/program_counter_tmp_cml_3_reg[15] | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|AVR_Core_cm4_top | AVR_Core_cm4_Inst/pm_fetch_dec_Inst/rcall_st2_cml_3_reg               | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|AVR_Core_cm4_top | AVR_Core_cm4_Inst/pm_fetch_dec_Inst/nrcall_st0_cml_3_reg              | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|AVR_Core_cm4_top | AVR_Core_cm4_Inst/pm_fetch_dec_Inst/icall_st2_cml_3_reg               | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|AVR_Core_cm4_top | AVR_Core_cm4_Inst/pm_fetch_dec_Inst/nicall_st0_cml_3_reg              | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|AVR_Core_cm4_top | AVR_Core_cm4_Inst/pm_fetch_dec_Inst/ret_st2_cml_3_reg                 | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|AVR_Core_cm4_top | AVR_Core_cm4_Inst/pm_fetch_dec_Inst/ret_st3_cml_3_reg                 | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|AVR_Core_cm4_top | AVR_Core_cm4_Inst/pm_fetch_dec_Inst/nret_st0_cml_3_reg                | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|AVR_Core_cm4_top | AVR_Core_cm4_Inst/pm_fetch_dec_Inst/reti_st2_cml_3_reg                | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|AVR_Core_cm4_top | AVR_Core_cm4_Inst/pm_fetch_dec_Inst/reti_st3_cml_3_reg                | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|AVR_Core_cm4_top | AVR_Core_cm4_Inst/pm_fetch_dec_Inst/nreti_st0_cml_3_reg               | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|AVR_Core_cm4_top | AVR_Core_cm4_Inst/pm_fetch_dec_Inst/ramadr_int_cml_3_reg[15]          | 3      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|AVR_Core_cm4_top | AVR_Core_cm4_Inst/pm_fetch_dec_Inst/jmp_st2_cml_3_reg                 | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|AVR_Core_cm4_top | AVR_Core_cm4_Inst/pm_fetch_dec_Inst/njmp_st0_cml_3_reg                | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|AVR_Core_cm4_top | AVR_Core_cm4_Inst/pm_fetch_dec_Inst/jmp_st1_cml_3_reg                 | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|AVR_Core_cm4_top | AVR_Core_cm4_Inst/pm_fetch_dec_Inst/skip_inst_st2_cml_3_reg           | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|AVR_Core_cm4_top | AVR_Core_cm4_Inst/pm_fetch_dec_Inst/nskip_inst_st0_cml_3_reg          | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|AVR_Core_cm4_top | AVR_Core_cm4_Inst/pm_fetch_dec_Inst/skip_inst_st1_cml_3_reg           | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|AVR_Core_cm4_top | AVR_Core_cm4_Inst/pm_fetch_dec_Inst/push_st_cml_3_reg                 | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|AVR_Core_cm4_top | AVR_Core_cm4_Inst/pm_fetch_dec_Inst/irq_st3_cml_3_reg                 | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|AVR_Core_cm4_top | AVR_Core_cm4_Inst/pm_fetch_dec_Inst/ijmp_st_cml_3_reg                 | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|AVR_Core_cm4_top | AVR_Core_cm4_Inst/pm_fetch_dec_Inst/rjmp_st_cml_3_reg                 | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|AVR_Core_cm4_top | AVR_Core_cm4_Inst/pm_fetch_dec_Inst/irq_vector_adr_cml_3_reg[5]       | 3      | 5     | NO           | NO                 | YES               | 5      | 0       | 
|AVR_Core_cm4_top | AVR_Core_cm4_Inst/pm_fetch_dec_Inst/ramre_int_cml_3_reg               | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|AVR_Core_cm4_top | AVR_Core_cm4_Inst/pm_fetch_dec_Inst/ramwe_int_cml_3_reg               | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|AVR_Core_cm4_top | AVR_Core_cm4_Inst/pm_fetch_dec_Inst/irqack_int_cml_3_reg              | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|AVR_Core_cm4_top | AVR_Core_cm4_Inst/pm_fetch_dec_Inst/cbi_sbi_bit_num_tmp_cml_3_reg[2]  | 3      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|AVR_Core_cm4_top | AVR_Core_cm4_Inst/pm_fetch_dec_Inst/program_counter_cml_3_reg[8]      | 3      | 7     | NO           | NO                 | YES               | 7      | 0       | 
|AVR_Core_cm4_top | AVR_Core_cm4_Inst/pm_fetch_dec_Inst/pc_high_cml_3_reg[7]              | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|AVR_Core_cm4_top | AVR_Core_cm4_Inst/BP_Inst/temp_in_data_cml_3_reg[7]                   | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
+-----------------+-----------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    32|
|3     |LUT1   |    11|
|4     |LUT2   |   111|
|5     |LUT3   |   419|
|6     |LUT4   |   139|
|7     |LUT5   |   288|
|8     |LUT6   |   692|
|9     |MUXF7  |    57|
|10    |MUXF8  |     8|
|11    |SRL16E |    84|
|12    |FDCE   |   464|
|13    |FDRE   |  1819|
|14    |IBUF   |    51|
|15    |OBUF   |    62|
+------+-------+------+

Report Instance Areas: 
+------+----------------------+------------------+------+
|      |Instance              |Module            |Cells |
+------+----------------------+------------------+------+
|1     |top                   |                  |  4238|
|2     |  AVR_Core_cm4_Inst   |AVR_Core_cm4      |  4124|
|3     |    GPRF_Inst         |reg_file_cm4      |  1791|
|4     |    ALU_Inst          |alu_avr_cm4       |   159|
|5     |    BP_Inst           |bit_processor_cm4 |    97|
|6     |    IORegs_Inst       |io_reg_file_cm4   |   154|
|7     |    io_dec_Inst       |io_adr_dec_cm4    |     8|
|8     |    pm_fetch_dec_Inst |pm_fetch_dec_cm4  |  1908|
+------+----------------------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:01 ; elapsed = 00:03:44 . Memory (MB): peak = 1850.496 ; gain = 488.953 ; free physical = 23646 ; free virtual = 278708
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 88 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:01 ; elapsed = 00:03:44 . Memory (MB): peak = 1850.496 ; gain = 488.953 ; free physical = 23647 ; free virtual = 278709
Synthesis Optimization Complete : Time (s): cpu = 00:01:01 ; elapsed = 00:03:44 . Memory (MB): peak = 1850.500 ; gain = 488.953 ; free physical = 23647 ; free virtual = 278709
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 148 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
157 Infos, 88 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:06 ; elapsed = 00:03:50 . Memory (MB): peak = 1937.520 ; gain = 617.391 ; free physical = 23622 ; free virtual = 278684
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/users/ayyaz.ahmed/Downloads/avr_hp/project_1/project_1.runs/synth_1/AVR_Core_cm4_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file AVR_Core_cm4_top_utilization_synth.rpt -pb AVR_Core_cm4_top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.66 . Memory (MB): peak = 1961.539 ; gain = 0.000 ; free physical = 23621 ; free virtual = 278684
INFO: [Common 17-206] Exiting Vivado at Tue Mar  8 13:19:35 2022...
