

================================================================
== Vitis HLS Report for 'dut'
================================================================
* Date:           Fri Oct 17 21:58:59 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        dut.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.30 ns|  5.001 ns|     0.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+------+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval  | Pipeline|
    |   min   |   max   |    min   |    max   | min |  max |   Type  |
    +---------+---------+----------+----------+-----+------+---------+
    |       49|     1072|  0.245 us|  5.361 us|   50|  1073|       no|
    +---------+---------+----------+----------+-----+------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------+------------------------------------+---------+---------+-----------+----------+-----+------+------------------------------------------------+
        |                                              |                                    |  Latency (cycles) |  Latency (absolute)  |  Interval  |                    Pipeline                    |
        |                   Instance                   |               Module               |   min   |   max   |    min    |    max   | min |  max |                      Type                      |
        +----------------------------------------------+------------------------------------+---------+---------+-----------+----------+-----+------+------------------------------------------------+
        |grp_dut_Pipeline_burst_loop_inner_loop_fu_86  |dut_Pipeline_burst_loop_inner_loop  |       35|     1027|   0.133 us|  3.902 us|   34|  1026|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_dut_Pipeline_residual_loop_fu_101         |dut_Pipeline_residual_loop          |        2|       33|  10.002 ns|  0.165 us|    1|    32|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +----------------------------------------------+------------------------------------+---------+---------+-----------+----------+-----+------+------------------------------------------------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.56>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sz_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %sz" [test_store_stream_to_master.cpp:28]   --->   Operation 14 'read' 'sz_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%trunc_ln28 = trunc i64 %sz_read" [test_store_stream_to_master.cpp:28]   --->   Operation 15 'trunc' 'trunc_ln28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.56ns)   --->   "%icmp_ln22 = icmp_ne  i2 %trunc_ln28, i2 0" [T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:22->test_store_stream_to_master.cpp:32]   --->   Operation 16 'icmp' 'icmp_ln22' <Predicate = true> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %sz_read, i32 2, i32 33" [T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:22->test_store_stream_to_master.cpp:32]   --->   Operation 17 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.23>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i1 %icmp_ln22" [T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:22->test_store_stream_to_master.cpp:32]   --->   Operation 18 'zext' 'zext_ln22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [2/2] (2.23ns)   --->   "%nBlks = add i32 %trunc_ln1, i32 %zext_ln22" [T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:22->test_store_stream_to_master.cpp:32]   --->   Operation 19 'add' 'nBlks' <Predicate = true> <Delay = 2.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 1> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.23>
ST_3 : Operation 20 [1/2] (2.23ns)   --->   "%nBlks = add i32 %trunc_ln1, i32 %zext_ln22" [T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:22->test_store_stream_to_master.cpp:32]   --->   Operation 20 'add' 'nBlks' <Predicate = true> <Delay = 2.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 1> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %nBlks, i32 31" [T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:23->test_store_stream_to_master.cpp:32]   --->   Operation 21 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i27 @_ssdm_op_PartSelect.i27.i32.i32.i32, i32 %nBlks, i32 5, i32 31" [T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:23->test_store_stream_to_master.cpp:32]   --->   Operation 22 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln43 = trunc i32 %nBlks" [T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:43->test_store_stream_to_master.cpp:32]   --->   Operation 23 'trunc' 'trunc_ln43' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.23>
ST_4 : Operation 24 [2/2] (2.23ns)   --->   "%sub_ln23 = sub i32 0, i32 %nBlks" [T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:23->test_store_stream_to_master.cpp:32]   --->   Operation 24 'sub' 'sub_ln23' <Predicate = true> <Delay = 2.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 1> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.23>
ST_5 : Operation 25 [1/2] (2.23ns)   --->   "%sub_ln23 = sub i32 0, i32 %nBlks" [T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:23->test_store_stream_to_master.cpp:32]   --->   Operation 25 'sub' 'sub_ln23' <Predicate = true> <Delay = 2.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 1> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 26 [1/1] (0.00ns)   --->   "%tmp = partselect i27 @_ssdm_op_PartSelect.i27.i32.i32.i32, i32 %sub_ln23, i32 5, i32 31" [T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:23->test_store_stream_to_master.cpp:32]   --->   Operation 26 'partselect' 'tmp' <Predicate = (tmp_3)> <Delay = 0.00>
ST_5 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln43_1 = trunc i32 %sub_ln23" [T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:43->test_store_stream_to_master.cpp:32]   --->   Operation 27 'trunc' 'trunc_ln43_1' <Predicate = (tmp_3)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 2.40>
ST_6 : Operation 28 [1/1] (2.40ns)   --->   "%sub_ln23_1 = sub i27 0, i27 %tmp" [T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:23->test_store_stream_to_master.cpp:32]   --->   Operation 28 'sub' 'sub_ln23_1' <Predicate = (tmp_3)> <Delay = 2.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln43 = zext i5 %trunc_ln43_1" [T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:43->test_store_stream_to_master.cpp:32]   --->   Operation 29 'zext' 'zext_ln43' <Predicate = (tmp_3)> <Delay = 0.00>
ST_6 : Operation 30 [1/1] (1.78ns)   --->   "%sub_ln43 = sub i6 0, i6 %zext_ln43" [T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:43->test_store_stream_to_master.cpp:32]   --->   Operation 30 'sub' 'sub_ln43' <Predicate = (tmp_3)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.40>
ST_7 : Operation 31 [1/1] (0.80ns)   --->   "%nBurst = select i1 %tmp_3, i27 %sub_ln23_1, i27 %tmp_1" [T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:23->test_store_stream_to_master.cpp:32]   --->   Operation 31 'select' 'nBurst' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln23 = trunc i27 %nBurst" [T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:23->test_store_stream_to_master.cpp:32]   --->   Operation 32 'trunc' 'trunc_ln23' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 33 [1/1] (2.40ns)   --->   "%icmp_ln28 = icmp_sgt  i27 %tmp_1, i27 0" [T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:28->test_store_stream_to_master.cpp:32]   --->   Operation 33 'icmp' 'icmp_ln28' <Predicate = true> <Delay = 2.40> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln28_1 = trunc i27 %nBurst" [T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:28->test_store_stream_to_master.cpp:32]   --->   Operation 34 'trunc' 'trunc_ln28_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln43_1 = zext i5 %trunc_ln43" [T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:43->test_store_stream_to_master.cpp:32]   --->   Operation 35 'zext' 'zext_ln43_1' <Predicate = (!tmp_3)> <Delay = 0.00>
ST_7 : Operation 36 [1/1] (1.18ns)   --->   "%select_ln43_1 = select i1 %tmp_3, i6 %sub_ln43, i6 %zext_ln43_1" [T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:43->test_store_stream_to_master.cpp:32]   --->   Operation 36 'select' 'select_ln43_1' <Predicate = true> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.40>
ST_8 : Operation 37 [1/1] (2.40ns)   --->   "%empty = icmp_sgt  i27 %nBurst, i27 0" [T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:23->test_store_stream_to_master.cpp:32]   --->   Operation 37 'icmp' 'empty' <Predicate = true> <Delay = 2.40> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 0.76>
ST_9 : Operation 38 [1/1] (0.76ns)   --->   "%empty_17 = select i1 %empty, i26 %trunc_ln23, i26 0" [T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:23->test_store_stream_to_master.cpp:32]   --->   Operation 38 'select' 'empty_17' <Predicate = true> <Delay = 0.76> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.21>
ST_10 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i26.i4, i26 %empty_17, i4 0" [test_store_stream_to_master.cpp:28]   --->   Operation 39 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 40 [2/2] (2.21ns)   --->   "%call_ln28 = call void @dut_Pipeline_burst_loop_inner_loop, i30 %tmp_2, i32 %in_s_V_data_V, i4 %in_s_V_keep_V, i4 %in_s_V_strb_V, i1 %in_s_V_last_V, i32 %mm" [test_store_stream_to_master.cpp:28]   --->   Operation 40 'call' 'call_ln28' <Predicate = true> <Delay = 2.21> <CoreType = "Generic">   --->   Generic Core

State 11 <SV = 10> <Delay = 3.79>
ST_11 : Operation 41 [1/2] (3.79ns)   --->   "%call_ln28 = call void @dut_Pipeline_burst_loop_inner_loop, i30 %tmp_2, i32 %in_s_V_data_V, i4 %in_s_V_keep_V, i4 %in_s_V_strb_V, i1 %in_s_V_last_V, i32 %mm" [test_store_stream_to_master.cpp:28]   --->   Operation 41 'call' 'call_ln28' <Predicate = true> <Delay = 3.79> <CoreType = "Generic">   --->   Generic Core
ST_11 : Operation 42 [1/1] (0.00ns)   --->   "%cnt_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 %trunc_ln28_1, i5 0" [T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:28->test_store_stream_to_master.cpp:32]   --->   Operation 42 'bitconcatenate' 'cnt_1' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_11 : Operation 43 [1/1] (0.96ns)   --->   "%select_ln43 = select i1 %icmp_ln28, i9 %cnt_1, i9 0" [T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:43->test_store_stream_to_master.cpp:32]   --->   Operation 43 'select' 'select_ln43' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.41>
ST_12 : Operation 44 [2/2] (3.41ns)   --->   "%call_ln43 = call void @dut_Pipeline_residual_loop, i9 %select_ln43, i6 %select_ln43_1, i32 %in_s_V_data_V, i4 %in_s_V_keep_V, i4 %in_s_V_strb_V, i1 %in_s_V_last_V, i32 %mm" [T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:43->test_store_stream_to_master.cpp:32]   --->   Operation 44 'call' 'call_ln43' <Predicate = true> <Delay = 3.41> <CoreType = "Generic">   --->   Generic Core

State 13 <SV = 12> <Delay = 5.00>
ST_13 : Operation 45 [1/1] (0.00ns)   --->   "%spectopmodule_ln28 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_5" [test_store_stream_to_master.cpp:28]   --->   Operation 45 'spectopmodule' 'spectopmodule_ln28' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_s_V_data_V, i4 %in_s_V_keep_V, i4 %in_s_V_strb_V, i1 %in_s_V_last_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 47 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %in_s_V_data_V"   --->   Operation 47 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 48 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %in_s_V_keep_V"   --->   Operation 48 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 49 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %in_s_V_strb_V"   --->   Operation 49 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 50 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %in_s_V_last_V"   --->   Operation 50 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mm, void @empty_2, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 52 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %mm"   --->   Operation 52 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 53 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %sz"   --->   Operation 53 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %sz, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 55 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln28 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %in_s_V_data_V, i4 %in_s_V_keep_V, i4 %in_s_V_strb_V, i1 0, i1 %in_s_V_last_V, i1 0, i1 0, void @empty_4" [T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:28->test_store_stream_to_master.cpp:32]   --->   Operation 55 'specaxissidechannel' 'specaxissidechannel_ln28' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 56 [1/2] (5.00ns)   --->   "%call_ln43 = call void @dut_Pipeline_residual_loop, i9 %select_ln43, i6 %select_ln43_1, i32 %in_s_V_data_V, i4 %in_s_V_keep_V, i4 %in_s_V_strb_V, i1 %in_s_V_last_V, i32 %mm" [T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:43->test_store_stream_to_master.cpp:32]   --->   Operation 56 'call' 'call_ln43' <Predicate = true> <Delay = 5.00> <CoreType = "Generic">   --->   Generic Core
ST_13 : Operation 57 [1/1] (0.00ns)   --->   "%ret_ln33 = ret" [test_store_stream_to_master.cpp:33]   --->   Operation 57 'ret' 'ret_ln33' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_s_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_s_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_s_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_s_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ mm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ sz]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
sz_read                  (read               ) [ 00000000000000]
trunc_ln28               (trunc              ) [ 00000000000000]
icmp_ln22                (icmp               ) [ 00100000000000]
trunc_ln1                (partselect         ) [ 00110000000000]
zext_ln22                (zext               ) [ 00010000000000]
nBlks                    (add                ) [ 00001100000000]
tmp_3                    (bitselect          ) [ 00001111000000]
tmp_1                    (partselect         ) [ 00001111000000]
trunc_ln43               (trunc              ) [ 00001111000000]
sub_ln23                 (sub                ) [ 00000000000000]
tmp                      (partselect         ) [ 00000010000000]
trunc_ln43_1             (trunc              ) [ 00000010000000]
sub_ln23_1               (sub                ) [ 00000001000000]
zext_ln43                (zext               ) [ 00000000000000]
sub_ln43                 (sub                ) [ 00000001000000]
nBurst                   (select             ) [ 00000000100000]
trunc_ln23               (trunc              ) [ 00000000110000]
icmp_ln28                (icmp               ) [ 00000000111100]
trunc_ln28_1             (trunc              ) [ 00000000111100]
zext_ln43_1              (zext               ) [ 00000000000000]
select_ln43_1            (select             ) [ 00000000111111]
empty                    (icmp               ) [ 00000000010000]
empty_17                 (select             ) [ 00000000001000]
tmp_2                    (bitconcatenate     ) [ 00000000000100]
call_ln28                (call               ) [ 00000000000000]
cnt_1                    (bitconcatenate     ) [ 00000000000000]
select_ln43              (select             ) [ 00000000000011]
spectopmodule_ln28       (spectopmodule      ) [ 00000000000000]
specinterface_ln0        (specinterface      ) [ 00000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000000000]
specinterface_ln0        (specinterface      ) [ 00000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000000000]
specinterface_ln0        (specinterface      ) [ 00000000000000]
specaxissidechannel_ln28 (specaxissidechannel) [ 00000000000000]
call_ln43                (call               ) [ 00000000000000]
ret_ln33                 (ret                ) [ 00000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_s_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_s_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_s_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_s_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_s_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_s_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in_s_V_last_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_s_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="mm">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mm"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="sz">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sz"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i27.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i30.i26.i4"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dut_Pipeline_burst_loop_inner_loop"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i4.i5"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dut_Pipeline_residual_loop"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecAXISSideChannel"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="sz_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="64" slack="0"/>
<pin id="82" dir="0" index="1" bw="64" slack="0"/>
<pin id="83" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sz_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="grp_dut_Pipeline_burst_loop_inner_loop_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="0" slack="0"/>
<pin id="88" dir="0" index="1" bw="30" slack="0"/>
<pin id="89" dir="0" index="2" bw="32" slack="0"/>
<pin id="90" dir="0" index="3" bw="4" slack="0"/>
<pin id="91" dir="0" index="4" bw="4" slack="0"/>
<pin id="92" dir="0" index="5" bw="1" slack="0"/>
<pin id="93" dir="0" index="6" bw="32" slack="0"/>
<pin id="94" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln28/10 "/>
</bind>
</comp>

<comp id="101" class="1004" name="grp_dut_Pipeline_residual_loop_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="0" slack="0"/>
<pin id="103" dir="0" index="1" bw="9" slack="1"/>
<pin id="104" dir="0" index="2" bw="6" slack="5"/>
<pin id="105" dir="0" index="3" bw="32" slack="0"/>
<pin id="106" dir="0" index="4" bw="4" slack="0"/>
<pin id="107" dir="0" index="5" bw="4" slack="0"/>
<pin id="108" dir="0" index="6" bw="1" slack="0"/>
<pin id="109" dir="0" index="7" bw="32" slack="0"/>
<pin id="110" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln43/12 "/>
</bind>
</comp>

<comp id="117" class="1004" name="trunc_ln28_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="64" slack="0"/>
<pin id="119" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="icmp_ln22_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="2" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="trunc_ln1_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="32" slack="0"/>
<pin id="129" dir="0" index="1" bw="64" slack="0"/>
<pin id="130" dir="0" index="2" bw="3" slack="0"/>
<pin id="131" dir="0" index="3" bw="7" slack="0"/>
<pin id="132" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="zext_ln22_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="1" slack="1"/>
<pin id="139" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="grp_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="1"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="nBlks/2 "/>
</bind>
</comp>

<comp id="145" class="1004" name="tmp_3_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="1" slack="0"/>
<pin id="147" dir="0" index="1" bw="32" slack="0"/>
<pin id="148" dir="0" index="2" bw="6" slack="0"/>
<pin id="149" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="153" class="1004" name="tmp_1_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="27" slack="0"/>
<pin id="155" dir="0" index="1" bw="32" slack="0"/>
<pin id="156" dir="0" index="2" bw="4" slack="0"/>
<pin id="157" dir="0" index="3" bw="6" slack="0"/>
<pin id="158" dir="1" index="4" bw="27" slack="4"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="163" class="1004" name="trunc_ln43_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="0"/>
<pin id="165" dir="1" index="1" bw="5" slack="4"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln43/3 "/>
</bind>
</comp>

<comp id="167" class="1004" name="grp_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="1" slack="0"/>
<pin id="169" dir="0" index="1" bw="32" slack="1"/>
<pin id="170" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln23/4 "/>
</bind>
</comp>

<comp id="172" class="1004" name="tmp_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="27" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="0"/>
<pin id="175" dir="0" index="2" bw="4" slack="0"/>
<pin id="176" dir="0" index="3" bw="6" slack="0"/>
<pin id="177" dir="1" index="4" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="182" class="1004" name="trunc_ln43_1_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="0"/>
<pin id="184" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln43_1/5 "/>
</bind>
</comp>

<comp id="186" class="1004" name="sub_ln23_1_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="0" index="1" bw="27" slack="1"/>
<pin id="189" dir="1" index="2" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln23_1/6 "/>
</bind>
</comp>

<comp id="191" class="1004" name="zext_ln43_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="5" slack="1"/>
<pin id="193" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln43/6 "/>
</bind>
</comp>

<comp id="194" class="1004" name="sub_ln43_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="0" index="1" bw="5" slack="0"/>
<pin id="197" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln43/6 "/>
</bind>
</comp>

<comp id="200" class="1004" name="nBurst_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="4"/>
<pin id="202" dir="0" index="1" bw="27" slack="1"/>
<pin id="203" dir="0" index="2" bw="27" slack="4"/>
<pin id="204" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="nBurst/7 "/>
</bind>
</comp>

<comp id="205" class="1004" name="trunc_ln23_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="27" slack="0"/>
<pin id="207" dir="1" index="1" bw="26" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln23/7 "/>
</bind>
</comp>

<comp id="209" class="1004" name="icmp_ln28_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="27" slack="4"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28/7 "/>
</bind>
</comp>

<comp id="214" class="1004" name="trunc_ln28_1_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="27" slack="0"/>
<pin id="216" dir="1" index="1" bw="4" slack="4"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28_1/7 "/>
</bind>
</comp>

<comp id="218" class="1004" name="zext_ln43_1_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="5" slack="4"/>
<pin id="220" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln43_1/7 "/>
</bind>
</comp>

<comp id="221" class="1004" name="select_ln43_1_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="1" slack="4"/>
<pin id="223" dir="0" index="1" bw="6" slack="1"/>
<pin id="224" dir="0" index="2" bw="5" slack="0"/>
<pin id="225" dir="1" index="3" bw="6" slack="5"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln43_1/7 "/>
</bind>
</comp>

<comp id="227" class="1004" name="empty_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="27" slack="1"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty/8 "/>
</bind>
</comp>

<comp id="232" class="1004" name="empty_17_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="1"/>
<pin id="234" dir="0" index="1" bw="26" slack="2"/>
<pin id="235" dir="0" index="2" bw="1" slack="0"/>
<pin id="236" dir="1" index="3" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="empty_17/9 "/>
</bind>
</comp>

<comp id="238" class="1004" name="tmp_2_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="30" slack="0"/>
<pin id="240" dir="0" index="1" bw="26" slack="1"/>
<pin id="241" dir="0" index="2" bw="1" slack="0"/>
<pin id="242" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/10 "/>
</bind>
</comp>

<comp id="246" class="1004" name="cnt_1_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="9" slack="0"/>
<pin id="248" dir="0" index="1" bw="4" slack="4"/>
<pin id="249" dir="0" index="2" bw="1" slack="0"/>
<pin id="250" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="cnt_1/11 "/>
</bind>
</comp>

<comp id="253" class="1004" name="select_ln43_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="1" slack="4"/>
<pin id="255" dir="0" index="1" bw="9" slack="0"/>
<pin id="256" dir="0" index="2" bw="1" slack="0"/>
<pin id="257" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln43/11 "/>
</bind>
</comp>

<comp id="260" class="1005" name="icmp_ln22_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="1"/>
<pin id="262" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln22 "/>
</bind>
</comp>

<comp id="265" class="1005" name="trunc_ln1_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="32" slack="1"/>
<pin id="267" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1 "/>
</bind>
</comp>

<comp id="270" class="1005" name="zext_ln22_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="1"/>
<pin id="272" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln22 "/>
</bind>
</comp>

<comp id="275" class="1005" name="nBlks_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="32" slack="1"/>
<pin id="277" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="nBlks "/>
</bind>
</comp>

<comp id="280" class="1005" name="tmp_3_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="2"/>
<pin id="282" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="286" class="1005" name="tmp_1_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="27" slack="4"/>
<pin id="288" dir="1" index="1" bw="27" slack="4"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="292" class="1005" name="trunc_ln43_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="5" slack="4"/>
<pin id="294" dir="1" index="1" bw="5" slack="4"/>
</pin_list>
<bind>
<opset="trunc_ln43 "/>
</bind>
</comp>

<comp id="297" class="1005" name="tmp_reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="27" slack="1"/>
<pin id="299" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="302" class="1005" name="trunc_ln43_1_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="5" slack="1"/>
<pin id="304" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln43_1 "/>
</bind>
</comp>

<comp id="307" class="1005" name="sub_ln23_1_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="27" slack="1"/>
<pin id="309" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln23_1 "/>
</bind>
</comp>

<comp id="312" class="1005" name="sub_ln43_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="6" slack="1"/>
<pin id="314" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln43 "/>
</bind>
</comp>

<comp id="317" class="1005" name="nBurst_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="27" slack="1"/>
<pin id="319" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="nBurst "/>
</bind>
</comp>

<comp id="322" class="1005" name="trunc_ln23_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="26" slack="2"/>
<pin id="324" dir="1" index="1" bw="26" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln23 "/>
</bind>
</comp>

<comp id="327" class="1005" name="icmp_ln28_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="1" slack="4"/>
<pin id="329" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="icmp_ln28 "/>
</bind>
</comp>

<comp id="332" class="1005" name="trunc_ln28_1_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="4" slack="4"/>
<pin id="334" dir="1" index="1" bw="4" slack="4"/>
</pin_list>
<bind>
<opset="trunc_ln28_1 "/>
</bind>
</comp>

<comp id="337" class="1005" name="select_ln43_1_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="6" slack="5"/>
<pin id="339" dir="1" index="1" bw="6" slack="5"/>
</pin_list>
<bind>
<opset="select_ln43_1 "/>
</bind>
</comp>

<comp id="342" class="1005" name="empty_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="1" slack="1"/>
<pin id="344" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="347" class="1005" name="empty_17_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="26" slack="1"/>
<pin id="349" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="empty_17 "/>
</bind>
</comp>

<comp id="352" class="1005" name="tmp_2_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="30" slack="1"/>
<pin id="354" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="357" class="1005" name="select_ln43_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="9" slack="1"/>
<pin id="359" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="select_ln43 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="84"><net_src comp="12" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="10" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="95"><net_src comp="42" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="96"><net_src comp="0" pin="0"/><net_sink comp="86" pin=2"/></net>

<net id="97"><net_src comp="2" pin="0"/><net_sink comp="86" pin=3"/></net>

<net id="98"><net_src comp="4" pin="0"/><net_sink comp="86" pin=4"/></net>

<net id="99"><net_src comp="6" pin="0"/><net_sink comp="86" pin=5"/></net>

<net id="100"><net_src comp="8" pin="0"/><net_sink comp="86" pin=6"/></net>

<net id="111"><net_src comp="50" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="112"><net_src comp="0" pin="0"/><net_sink comp="101" pin=3"/></net>

<net id="113"><net_src comp="2" pin="0"/><net_sink comp="101" pin=4"/></net>

<net id="114"><net_src comp="4" pin="0"/><net_sink comp="101" pin=5"/></net>

<net id="115"><net_src comp="6" pin="0"/><net_sink comp="101" pin=6"/></net>

<net id="116"><net_src comp="8" pin="0"/><net_sink comp="101" pin=7"/></net>

<net id="120"><net_src comp="80" pin="2"/><net_sink comp="117" pin=0"/></net>

<net id="125"><net_src comp="117" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="126"><net_src comp="14" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="133"><net_src comp="16" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="134"><net_src comp="80" pin="2"/><net_sink comp="127" pin=1"/></net>

<net id="135"><net_src comp="18" pin="0"/><net_sink comp="127" pin=2"/></net>

<net id="136"><net_src comp="20" pin="0"/><net_sink comp="127" pin=3"/></net>

<net id="144"><net_src comp="137" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="22" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="140" pin="2"/><net_sink comp="145" pin=1"/></net>

<net id="152"><net_src comp="24" pin="0"/><net_sink comp="145" pin=2"/></net>

<net id="159"><net_src comp="26" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="160"><net_src comp="140" pin="2"/><net_sink comp="153" pin=1"/></net>

<net id="161"><net_src comp="28" pin="0"/><net_sink comp="153" pin=2"/></net>

<net id="162"><net_src comp="24" pin="0"/><net_sink comp="153" pin=3"/></net>

<net id="166"><net_src comp="140" pin="2"/><net_sink comp="163" pin=0"/></net>

<net id="171"><net_src comp="30" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="178"><net_src comp="26" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="167" pin="2"/><net_sink comp="172" pin=1"/></net>

<net id="180"><net_src comp="28" pin="0"/><net_sink comp="172" pin=2"/></net>

<net id="181"><net_src comp="24" pin="0"/><net_sink comp="172" pin=3"/></net>

<net id="185"><net_src comp="167" pin="2"/><net_sink comp="182" pin=0"/></net>

<net id="190"><net_src comp="32" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="198"><net_src comp="34" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="191" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="208"><net_src comp="200" pin="3"/><net_sink comp="205" pin=0"/></net>

<net id="213"><net_src comp="32" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="217"><net_src comp="200" pin="3"/><net_sink comp="214" pin=0"/></net>

<net id="226"><net_src comp="218" pin="1"/><net_sink comp="221" pin=2"/></net>

<net id="231"><net_src comp="32" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="237"><net_src comp="36" pin="0"/><net_sink comp="232" pin=2"/></net>

<net id="243"><net_src comp="38" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="244"><net_src comp="40" pin="0"/><net_sink comp="238" pin=2"/></net>

<net id="245"><net_src comp="238" pin="3"/><net_sink comp="86" pin=1"/></net>

<net id="251"><net_src comp="44" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="252"><net_src comp="46" pin="0"/><net_sink comp="246" pin=2"/></net>

<net id="258"><net_src comp="246" pin="3"/><net_sink comp="253" pin=1"/></net>

<net id="259"><net_src comp="48" pin="0"/><net_sink comp="253" pin=2"/></net>

<net id="263"><net_src comp="121" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="268"><net_src comp="127" pin="4"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="273"><net_src comp="137" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="278"><net_src comp="140" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="279"><net_src comp="275" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="283"><net_src comp="145" pin="3"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="285"><net_src comp="280" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="289"><net_src comp="153" pin="4"/><net_sink comp="286" pin=0"/></net>

<net id="290"><net_src comp="286" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="291"><net_src comp="286" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="295"><net_src comp="163" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="300"><net_src comp="172" pin="4"/><net_sink comp="297" pin=0"/></net>

<net id="301"><net_src comp="297" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="305"><net_src comp="182" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="310"><net_src comp="186" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="311"><net_src comp="307" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="315"><net_src comp="194" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="320"><net_src comp="200" pin="3"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="325"><net_src comp="205" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="330"><net_src comp="209" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="331"><net_src comp="327" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="335"><net_src comp="214" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="340"><net_src comp="221" pin="3"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="345"><net_src comp="227" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="350"><net_src comp="232" pin="3"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="355"><net_src comp="238" pin="3"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="86" pin=1"/></net>

<net id="360"><net_src comp="253" pin="3"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="101" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: mm | {10 11 12 13 }
 - Input state : 
	Port: dut : in_s_V_data_V | {10 11 12 13 }
	Port: dut : in_s_V_keep_V | {10 11 12 13 }
	Port: dut : in_s_V_strb_V | {10 11 12 13 }
	Port: dut : in_s_V_last_V | {10 11 12 13 }
	Port: dut : sz | {1 }
  - Chain level:
	State 1
		icmp_ln22 : 1
	State 2
		nBlks : 1
	State 3
		tmp_3 : 1
		tmp_1 : 1
		trunc_ln43 : 1
	State 4
	State 5
		tmp : 1
		trunc_ln43_1 : 1
	State 6
		sub_ln43 : 1
	State 7
		trunc_ln23 : 1
		trunc_ln28_1 : 1
		select_ln43_1 : 1
	State 8
	State 9
	State 10
		call_ln28 : 1
	State 11
		select_ln43 : 1
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------|---------|---------|---------|
| Operation|                Functional Unit               |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------------|---------|---------|---------|
|   call   | grp_dut_Pipeline_burst_loop_inner_loop_fu_86 |   7.94  |   644   |   217   |
|          |     grp_dut_Pipeline_residual_loop_fu_101    |    0    |    14   |    41   |
|----------|----------------------------------------------|---------|---------|---------|
|          |                  grp_fu_167                  |    0    |   148   |    36   |
|    sub   |               sub_ln23_1_fu_186              |    0    |    0    |    34   |
|          |                sub_ln43_fu_194               |    0    |    0    |    13   |
|----------|----------------------------------------------|---------|---------|---------|
|    add   |                  grp_fu_140                  |    0    |   148   |    36   |
|----------|----------------------------------------------|---------|---------|---------|
|          |               icmp_ln22_fu_121               |    0    |    0    |    10   |
|   icmp   |               icmp_ln28_fu_209               |    0    |    0    |    34   |
|          |                 empty_fu_227                 |    0    |    0    |    34   |
|----------|----------------------------------------------|---------|---------|---------|
|          |                 nBurst_fu_200                |    0    |    0    |    27   |
|  select  |             select_ln43_1_fu_221             |    0    |    0    |    6    |
|          |                empty_17_fu_232               |    0    |    0    |    26   |
|          |              select_ln43_fu_253              |    0    |    0    |    9    |
|----------|----------------------------------------------|---------|---------|---------|
|   read   |              sz_read_read_fu_80              |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
|          |               trunc_ln28_fu_117              |    0    |    0    |    0    |
|          |               trunc_ln43_fu_163              |    0    |    0    |    0    |
|   trunc  |              trunc_ln43_1_fu_182             |    0    |    0    |    0    |
|          |               trunc_ln23_fu_205              |    0    |    0    |    0    |
|          |              trunc_ln28_1_fu_214             |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
|          |               trunc_ln1_fu_127               |    0    |    0    |    0    |
|partselect|                 tmp_1_fu_153                 |    0    |    0    |    0    |
|          |                  tmp_fu_172                  |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
|          |               zext_ln22_fu_137               |    0    |    0    |    0    |
|   zext   |               zext_ln43_fu_191               |    0    |    0    |    0    |
|          |              zext_ln43_1_fu_218              |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
| bitselect|                 tmp_3_fu_145                 |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
|bitconcatenate|                 tmp_2_fu_238                 |    0    |    0    |    0    |
|          |                 cnt_1_fu_246                 |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
|   Total  |                                              |   7.94  |   954   |   523   |
|----------|----------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|   empty_17_reg_347  |   26   |
|    empty_reg_342    |    1   |
|  icmp_ln22_reg_260  |    1   |
|  icmp_ln28_reg_327  |    1   |
|    nBlks_reg_275    |   32   |
|    nBurst_reg_317   |   27   |
|select_ln43_1_reg_337|    6   |
| select_ln43_reg_357 |    9   |
|  sub_ln23_1_reg_307 |   27   |
|   sub_ln43_reg_312  |    6   |
|    tmp_1_reg_286    |   27   |
|    tmp_2_reg_352    |   30   |
|    tmp_3_reg_280    |    1   |
|     tmp_reg_297     |   27   |
|  trunc_ln1_reg_265  |   32   |
|  trunc_ln23_reg_322 |   26   |
| trunc_ln28_1_reg_332|    4   |
| trunc_ln43_1_reg_302|    5   |
|  trunc_ln43_reg_292 |    5   |
|  zext_ln22_reg_270  |   32   |
+---------------------+--------+
|        Total        |   325  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------------------------|------|------|------|--------||---------||---------||---------|
|                     Comp                     |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|----------------------------------------------|------|------|------|--------||---------||---------||---------|
| grp_dut_Pipeline_burst_loop_inner_loop_fu_86 |  p1  |   2  |  30  |   60   ||    0    ||    9    |
|                  grp_fu_140                  |  p1  |   2  |   1  |    2   ||    0    ||    9    |
|----------------------------------------------|------|------|------|--------||---------||---------||---------|
|                     Total                    |      |      |      |   62   ||  3.176  ||    0    ||    18   |
|----------------------------------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    7   |   954  |   523  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    0   |   18   |
|  Register |    -   |   325  |    -   |
+-----------+--------+--------+--------+
|   Total   |   11   |  1279  |   541  |
+-----------+--------+--------+--------+
