// Seed: 622167265
module module_0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout logic [7:0] id_5;
  and primCall (id_1, id_2, id_4, id_5);
  input wire id_4;
  output wire id_3;
  module_0 modCall_1 ();
  inout wire id_2;
  inout wire id_1;
  assign id_2 = id_5[1];
  wire id_6;
  ;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  module_0 modCall_1 ();
  inout wire id_3;
  output logic [7:0] id_2;
  output wire id_1;
  assign #id_6 id_2[-1] = 1;
  logic [7:0][-1 'd0 : 1 'd0] id_7;
  assign id_3 = id_5;
  assign id_1 = id_7[-1'b0];
endmodule
