INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DSD_lab/4bitRCA_behav/4bitRCA_behav.srcs/sources_1/new/RCA4bit_behav.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RCA4bit_behav
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DSD_lab/4bitRCA_behav/4bitRCA_behav.srcs/sim_1/new/RCA4bit_behav_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RCA4bit_behav_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DSD_lab/4bitRCA_behav/4bitRCA_behav.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
