

================================================================
== Vivado HLS Report for 'SetKey_Encrypt'
================================================================
* Date:           Mon Nov 18 01:18:18 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        blowfish.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.591 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   | min |  max  |   Type  |
    +---------+---------+----------+----------+-----+-------+---------+
    |       75|    43080| 0.750 us | 0.431 ms |   75|  43080|   none  |
    +---------+---------+----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        +-------------------+---------+---------+---------+----------+----------+-------+-------+---------+
        |                   |         |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
        |      Instance     |  Module |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
        +-------------------+---------+---------+---------+----------+----------+-------+-------+---------+
        |grp_SetKey_fu_44   |SetKey   |    43004|    43004| 0.430 ms | 0.430 ms |  43004|  43004|   none  |
        |grp_Encrypt_fu_60  |Encrypt  |       73|       73| 0.730 us | 0.730 us |     73|     73|   none  |
        +-------------------+---------+---------+---------+----------+----------+-------+-------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       -|      -|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        2|      -|    1813|   2590|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    162|    -|
|Register         |        -|      -|       6|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        2|      0|    1819|   2752|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |      0|       1|      5|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------+---------+---------+-------+------+------+-----+
    |      Instance     |  Module | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +-------------------+---------+---------+-------+------+------+-----+
    |grp_Encrypt_fu_60  |Encrypt  |        0|      0|   247|   675|    0|
    |grp_SetKey_fu_44   |SetKey   |        2|      0|  1566|  1915|    0|
    +-------------------+---------+---------+-------+------+------+-----+
    |Total              |         |        2|      0|  1813|  2590|    0|
    +-------------------+---------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +------------+----+-----------+-----+-----------+
    |    Name    | LUT| Input Size| Bits| Total Bits|
    +------------+----+-----------+-----+-----------+
    |P_address0  |  15|          3|    5|         15|
    |P_ce0       |  15|          3|    1|          3|
    |P_ce1       |   9|          2|    1|          2|
    |P_we0       |   9|          2|    1|          2|
    |P_we1       |   9|          2|    1|          2|
    |S_address0  |  15|          3|   10|         30|
    |S_address1  |  15|          3|   10|         30|
    |S_ce0       |  15|          3|    1|          3|
    |S_ce1       |  15|          3|    1|          3|
    |S_we0       |   9|          2|    1|          2|
    |S_we1       |   9|          2|    1|          2|
    |ap_NS_fsm   |  27|          5|    1|          5|
    +------------+----+-----------+-----+-----------+
    |Total       | 162|         33|   34|         99|
    +------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+---+----+-----+-----------+
    |              Name              | FF| LUT| Bits| Const Bits|
    +--------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                       |  4|   0|    4|          0|
    |grp_Encrypt_fu_60_ap_start_reg  |  1|   0|    1|          0|
    |grp_SetKey_fu_44_ap_start_reg   |  1|   0|    1|          0|
    +--------------------------------+---+----+-----+-----------+
    |Total                           |  6|   0|    6|          0|
    +--------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+----------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+---------------------+-----+-----+------------+----------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs | SetKey_Encrypt | return value |
|ap_rst               |  in |    1| ap_ctrl_hs | SetKey_Encrypt | return value |
|ap_start             |  in |    1| ap_ctrl_hs | SetKey_Encrypt | return value |
|ap_done              | out |    1| ap_ctrl_hs | SetKey_Encrypt | return value |
|ap_idle              | out |    1| ap_ctrl_hs | SetKey_Encrypt | return value |
|ap_ready             | out |    1| ap_ctrl_hs | SetKey_Encrypt | return value |
|set_key              |  in |    1|   ap_none  |     set_key    |    scalar    |
|key_address0         | out |    6|  ap_memory |       key      |     array    |
|key_ce0              | out |    1|  ap_memory |       key      |     array    |
|key_q0               |  in |    8|  ap_memory |       key      |     array    |
|key_size             |  in |   64|   ap_none  |    key_size    |    scalar    |
|plaintext_address0   | out |    3|  ap_memory |    plaintext   |     array    |
|plaintext_ce0        | out |    1|  ap_memory |    plaintext   |     array    |
|plaintext_q0         |  in |    8|  ap_memory |    plaintext   |     array    |
|plaintext_address1   | out |    3|  ap_memory |    plaintext   |     array    |
|plaintext_ce1        | out |    1|  ap_memory |    plaintext   |     array    |
|plaintext_q1         |  in |    8|  ap_memory |    plaintext   |     array    |
|ciphertext_address0  | out |    3|  ap_memory |   ciphertext   |     array    |
|ciphertext_ce0       | out |    1|  ap_memory |   ciphertext   |     array    |
|ciphertext_we0       | out |    1|  ap_memory |   ciphertext   |     array    |
|ciphertext_d0        | out |    8|  ap_memory |   ciphertext   |     array    |
|ciphertext_address1  | out |    3|  ap_memory |   ciphertext   |     array    |
|ciphertext_ce1       | out |    1|  ap_memory |   ciphertext   |     array    |
|ciphertext_we1       | out |    1|  ap_memory |   ciphertext   |     array    |
|ciphertext_d1        | out |    8|  ap_memory |   ciphertext   |     array    |
|P_address0           | out |    5|  ap_memory |        P       |     array    |
|P_ce0                | out |    1|  ap_memory |        P       |     array    |
|P_we0                | out |    1|  ap_memory |        P       |     array    |
|P_d0                 | out |   32|  ap_memory |        P       |     array    |
|P_q0                 |  in |   32|  ap_memory |        P       |     array    |
|P_address1           | out |    5|  ap_memory |        P       |     array    |
|P_ce1                | out |    1|  ap_memory |        P       |     array    |
|P_we1                | out |    1|  ap_memory |        P       |     array    |
|P_d1                 | out |   32|  ap_memory |        P       |     array    |
|P_q1                 |  in |   32|  ap_memory |        P       |     array    |
|S_address0           | out |   10|  ap_memory |        S       |     array    |
|S_ce0                | out |    1|  ap_memory |        S       |     array    |
|S_we0                | out |    1|  ap_memory |        S       |     array    |
|S_d0                 | out |   32|  ap_memory |        S       |     array    |
|S_q0                 |  in |   32|  ap_memory |        S       |     array    |
|S_address1           | out |   10|  ap_memory |        S       |     array    |
|S_ce1                | out |    1|  ap_memory |        S       |     array    |
|S_we1                | out |    1|  ap_memory |        S       |     array    |
|S_d1                 | out |   32|  ap_memory |        S       |     array    |
|S_q1                 |  in |   32|  ap_memory |        S       |     array    |
+---------------------+-----+-----+------------+----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 3 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %set_key) nounwind, !map !52"   --->   Operation 5 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([56 x i8]* %key) nounwind, !map !58"   --->   Operation 6 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64 %key_size) nounwind, !map !64"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x i8]* %plaintext) nounwind, !map !68"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x i8]* %ciphertext) nounwind, !map !74"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([18 x i32]* %P) nounwind, !map !78"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1024 x i32]* %S) nounwind, !map !84"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([15 x i8]* @SetKey_Encrypt_str) nounwind"   --->   Operation 12 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%key_size_read = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %key_size) nounwind" [blowfish.cpp:113]   --->   Operation 13 'read' 'key_size_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%set_key_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %set_key) nounwind" [blowfish.cpp:113]   --->   Operation 14 'read' 'set_key_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "br i1 %set_key_read, label %1, label %._crit_edge" [blowfish.cpp:114]   --->   Operation 15 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [2/2] (0.00ns)   --->   "call fastcc void @SetKey([56 x i8]* %key, i64 %key_size_read, [18 x i32]* %P, [1024 x i32]* %S) nounwind" [blowfish.cpp:115]   --->   Operation 16 'call' <Predicate = (set_key_read)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 17 [1/2] (0.00ns)   --->   "call fastcc void @SetKey([56 x i8]* %key, i64 %key_size_read, [18 x i32]* %P, [1024 x i32]* %S) nounwind" [blowfish.cpp:115]   --->   Operation 17 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "br label %._crit_edge" [blowfish.cpp:117]   --->   Operation 18 'br' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 19 [2/2] (0.00ns)   --->   "call fastcc void @Encrypt([8 x i8]* %plaintext, [8 x i8]* %ciphertext, [18 x i32]* %P, [1024 x i32]* %S) nounwind" [blowfish.cpp:118]   --->   Operation 19 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 20 [1/2] (0.00ns)   --->   "call fastcc void @Encrypt([8 x i8]* %plaintext, [8 x i8]* %ciphertext, [18 x i32]* %P, [1024 x i32]* %S) nounwind" [blowfish.cpp:118]   --->   Operation 20 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 21 [1/1] (0.00ns)   --->   "ret void" [blowfish.cpp:119]   --->   Operation 21 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ set_key]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ key]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ key_size]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ plaintext]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ ciphertext]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ P]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ S]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ initial_parray]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ initial_sbox]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
spectopmodule_ln0 (spectopmodule) [ 00000]
key_size_read     (read         ) [ 00100]
set_key_read      (read         ) [ 01000]
br_ln114          (br           ) [ 00000]
call_ln115        (call         ) [ 00000]
br_ln117          (br           ) [ 00000]
call_ln118        (call         ) [ 00000]
ret_ln119         (ret          ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="set_key">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="set_key"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="key">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="key"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="key_size">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="key_size"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="plaintext">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="plaintext"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="ciphertext">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ciphertext"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="P">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="P"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="S">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="S"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="initial_parray">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="initial_parray"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="initial_sbox">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="initial_sbox"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="SetKey_Encrypt_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SetKey"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Encrypt"/></StgValue>
</bind>
</comp>

<comp id="32" class="1004" name="key_size_read_read_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="64" slack="0"/>
<pin id="34" dir="0" index="1" bw="64" slack="0"/>
<pin id="35" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="key_size_read/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="set_key_read_read_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="1" slack="0"/>
<pin id="40" dir="0" index="1" bw="1" slack="0"/>
<pin id="41" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="set_key_read/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="grp_SetKey_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="0" slack="0"/>
<pin id="46" dir="0" index="1" bw="8" slack="0"/>
<pin id="47" dir="0" index="2" bw="64" slack="0"/>
<pin id="48" dir="0" index="3" bw="32" slack="0"/>
<pin id="49" dir="0" index="4" bw="32" slack="0"/>
<pin id="50" dir="0" index="5" bw="32" slack="0"/>
<pin id="51" dir="0" index="6" bw="32" slack="0"/>
<pin id="52" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln115/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="grp_Encrypt_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="0" slack="0"/>
<pin id="62" dir="0" index="1" bw="8" slack="0"/>
<pin id="63" dir="0" index="2" bw="8" slack="0"/>
<pin id="64" dir="0" index="3" bw="32" slack="0"/>
<pin id="65" dir="0" index="4" bw="32" slack="0"/>
<pin id="66" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln118/3 "/>
</bind>
</comp>

<comp id="72" class="1005" name="key_size_read_reg_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="64" slack="1"/>
<pin id="74" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="key_size_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="36"><net_src comp="24" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="37"><net_src comp="4" pin="0"/><net_sink comp="32" pin=1"/></net>

<net id="42"><net_src comp="26" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="43"><net_src comp="0" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="53"><net_src comp="28" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="54"><net_src comp="2" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="55"><net_src comp="32" pin="2"/><net_sink comp="44" pin=2"/></net>

<net id="56"><net_src comp="10" pin="0"/><net_sink comp="44" pin=3"/></net>

<net id="57"><net_src comp="12" pin="0"/><net_sink comp="44" pin=4"/></net>

<net id="58"><net_src comp="14" pin="0"/><net_sink comp="44" pin=5"/></net>

<net id="59"><net_src comp="16" pin="0"/><net_sink comp="44" pin=6"/></net>

<net id="67"><net_src comp="30" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="68"><net_src comp="6" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="69"><net_src comp="8" pin="0"/><net_sink comp="60" pin=2"/></net>

<net id="70"><net_src comp="10" pin="0"/><net_sink comp="60" pin=3"/></net>

<net id="71"><net_src comp="12" pin="0"/><net_sink comp="60" pin=4"/></net>

<net id="75"><net_src comp="32" pin="2"/><net_sink comp="72" pin=0"/></net>

<net id="76"><net_src comp="72" pin="1"/><net_sink comp="44" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: ciphertext | {3 4 }
	Port: P | {1 2 }
	Port: S | {1 2 }
 - Input state : 
	Port: SetKey_Encrypt : set_key | {1 }
	Port: SetKey_Encrypt : key | {1 2 }
	Port: SetKey_Encrypt : key_size | {1 }
	Port: SetKey_Encrypt : plaintext | {3 4 }
	Port: SetKey_Encrypt : P | {1 2 3 4 }
	Port: SetKey_Encrypt : S | {1 2 3 4 }
	Port: SetKey_Encrypt : initial_parray | {1 2 }
	Port: SetKey_Encrypt : initial_sbox | {1 2 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|---------|
| Operation|      Functional Unit     |  Delay  |    FF   |   LUT   |
|----------|--------------------------|---------|---------|---------|
|   call   |     grp_SetKey_fu_44     | 35.8832 |   1878  |   1308  |
|          |     grp_Encrypt_fu_60    | 17.1178 |   409   |   617   |
|----------|--------------------------|---------|---------|---------|
|   read   | key_size_read_read_fu_32 |    0    |    0    |    0    |
|          |  set_key_read_read_fu_38 |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   Total  |                          |  53.001 |   2287  |   1925  |
|----------|--------------------------|---------|---------|---------|

Memories:
+--------------+--------+--------+--------+
|              |  BRAM  |   FF   |   LUT  |
+--------------+--------+--------+--------+
|initial_parray|    0   |   32   |    9   |
| initial_sbox |    2   |    0   |    0   |
+--------------+--------+--------+--------+
|     Total    |    2   |   32   |    9   |
+--------------+--------+--------+--------+

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|key_size_read_reg_72|   64   |
+--------------------+--------+
|        Total       |   64   |
+--------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_SetKey_fu_44 |  p2  |   2  |  64  |   128  ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   128  ||  1.769  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |   53   |  2287  |  1925  |
|   Memory  |    2   |    -   |   32   |    9   |
|Multiplexer|    -   |    1   |    -   |    9   |
|  Register |    -   |    -   |   64   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |   54   |  2383  |  1943  |
+-----------+--------+--------+--------+--------+
