"#",Jurisdiction,Kind,Display Key,Lens ID,Publication Date,Publication Year,Application Number,Application Date,Priority Numbers,Earliest Priority Date,Title,Abstract,Applicants,Inventors,Owners,URL,Document Type,Has Full Text,Cites Patent Count,Cited by Patent Count,Simple Family Size,Extended Family Size,Sequence Count,CPC Classifications,IPCR Classifications,US Classifications,NPL Citation Count,NPL Resolved Citation Count,NPL Resolved Lens ID(s),NPL Resolved External ID(s),NPL Citations,Legal Status
1,US,A1,US 2019/0243785 A1,176-036-478-151-623,2019-08-08,2019,US 201916386321 A,2019-04-17,US 201916386321 A;;GB 201412140 A;;US 201615273932 A;;US 201514734367 A,2014-07-08,ARBITRATING CIRCUITRY AND METHOD,"Arbitrating circuitry arbitrates between a plurality of inputs and a selection of at least one of said plurality of inputs. The arbitrating circuitry includes an array of interconnected arbiter devices operating with respect to a set of Q inputs. The array comprises M sub-levels with at least a first sub-level having T arbiter devices each operating with respect to U inputs, where Q=U M and Q=TU. For each sub-level other than a first sub-level, each arbiter device in a sub-level receives as input requests signals indicating an arbitration outcome for two or more arbiter devices in a preceding sub-level and arbitrates between those input requests.",ADVANCED RISC MACH LTD,TUNE ANDREW DAVID;;RIOCREUX PETER ANDREW;;GRANDE ALESSANDRO,ARM LIMITED (2016-09-23),https://lens.org/176-036-478-151-623,Patent Application,yes,0,0,4,13,0,G06F13/14;;G06F13/14,G06F13/14,,0,0,,,,ACTIVE
2,US,A1,US 2017/0012901 A1,179-361-256-210-796,2017-01-12,2017,US 201615273932 A,2016-09-23,US 201615273932 A;;GB 201412140 A;;US 201514734367 A,2014-07-08,ARBITRATING AND MULTIPLEXING CIRCUITRY,"Arbitrating and multiplexing circuitry for performing an arbitration between a plurality of inputs and a selection of at least one of said plurality of inputs to provide an output comprises arbitrating tree circuitry having X arbitrating levels, where X is an integer greater than one; and multiplexing tree circuitry having Y multiplexing levels, where Y is an integer greater than one; wherein (i) said Y multiplexing levels comprise a first set of said multiplexing levels upstream of a second set of said multiplexing levels; (ii) said first set of said multiplexing levels is configured to operate in parallel with at least some of said X arbitrating levels, whereby said first set of multiplexing levels is configured to perform a partial selection in parallel with said arbitration performed by said X arbitrating levels; and (iii) said second set of said multiplexing levels is configured to operate in series with said X arbitrating levels, whereby said second set of multiplexing levels completes said selection to provide said output following completion of and in dependence upon said arbitration.",ADVANCED RISC MACH LTD,TUNE ANDREW DAVID;;RIOCREUX PETER ANDREW;;GRANDE ALESSANDRO,ARM LIMITED (2016-09-23),https://lens.org/179-361-256-210-796,Patent Application,yes,0,2,4,13,0,G06F13/14;;G06F13/14,H04L12/937;;H04L12/753,,0,0,,,,ACTIVE
3,US,B2,US 10592439 B2,061-196-214-403-121,2020-03-17,2020,US 201916386321 A,2019-04-17,US 201916386321 A;;GB 201412140 A;;US 201615273932 A;;US 201514734367 A,2014-07-08,Arbitrating circuitry and method,"Arbitrating circuitry arbitrates between a plurality of inputs and a selection of at least one of said plurality of inputs. The arbitrating circuitry includes an array of interconnected arbiter devices operating with respect to a set of Q inputs. The array comprises M sub-levels with at least a first sub-level having T arbiter devices each operating with respect to U inputs, where Q=U M and Q=TU. For each sub-level other than a first sub-level, each arbiter device in a sub-level receives as input requests signals indicating an arbitration outcome for two or more arbiter devices in a preceding sub-level and arbitrates between those input requests.",ADVANCED RISC MACH LTD,TUNE ANDREW DAVID;;RIOCREUX PETER ANDREW;;GRANDE ALESSANDRO,ARM LIMITED (2016-09-23),https://lens.org/061-196-214-403-121,Granted Patent,yes,6,2,4,13,0,G06F13/14;;G06F13/14,G06F13/14,,8,5,154-628-834-458-092;;027-448-267-968-455;;038-066-011-561-761;;173-682-918-751-276;;011-395-768-768-518,10.1109/date.2012.6176527;;10.1109/fpl.2011.26;;10.1109/acssc.2003.1292373;;10.1109/tc.1973.5009159;;10.1109/iccd.2008.4751932,"U.S. Appl. No. 15/273,932, filed Sep. 23, 2016, Tune et al.;;Office Action dated Jul. 5, 2018 in U.S. Appl. No. 15/273,932 14 pages.;;Search Report for GB1412140.4 dated Jan. 12, 2015, 3.;;G. Dimitrakopoulos, Dynamic-Priority Arbiter and Multiplexer Soft Macros for On-Chip Network Switches, EDAA, Mar. 12, 2012, four pages.;;G. Dimitrakopoulos et al., “Scalable arbiters and multiplexers for on-FGPA interconnection networks”, Sep. 5, 2011, seven pages.;;D. Harris, “A Taxonomy of Parallel Prefix Networks”, Signals, Systems and Computers Conference, vol. 2, Nov. 9-12, 2003, pp. 2213-2217.;;P. Kogge and H. Stone, “A Parallel Algorithm for the Efficient Solution of a General Class of Recurrence Equations”, IEEE Transactions on Computers, vol. C-22, No. 8, Aug. 1973, pp. 786-793.;;G. Dimitrakopoulos et al, “Fast Arbiters for On-Chip Network Switches” International Conference on Computer Design, Oct. 12, 2008, pp. 664-670.",ACTIVE
4,US,B2,US 10303624 B2,163-625-771-349-78X,2019-05-28,2019,US 201615273932 A,2016-09-23,US 201615273932 A;;GB 201412140 A;;US 201514734367 A,2014-07-08,Arbitrating and multiplexing circuitry,"Arbitrating and multiplexing circuitry for performing an arbitration between a plurality of inputs and a selection of at least one of said plurality of inputs to provide an output comprises arbitrating tree circuitry having X arbitrating levels, where X is an integer greater than one; and multiplexing tree circuitry having Y multiplexing levels, where Y is an integer greater than one; wherein (i) said Y multiplexing levels comprise a first set of said multiplexing levels upstream of a second set of said multiplexing levels; (ii) said first set of said multiplexing levels is configured to operate in parallel with at least some of said X arbitrating levels, whereby said first set of multiplexing levels is configured to perform a partial selection in parallel with said arbitration performed by said X arbitrating levels; and (iii) said second set of said multiplexing levels is configured to operate in series with said X arbitrating levels, whereby said second set of multiplexing levels completes said selection to provide said output following completion of and in dependence upon said arbitration.",ADVANCED RISC MACH LTD,TUNE ANDREW DAVID;;RIOCREUX PETER ANDREW;;GRANDE ALESSANDRO,ARM LIMITED (2016-09-23),https://lens.org/163-625-771-349-78X,Granted Patent,yes,3,2,4,13,0,G06F13/14;;G06F13/14,H04L12/937;;G06F13/14,,8,5,154-628-834-458-092;;027-448-267-968-455;;038-066-011-561-761;;173-682-918-751-276;;011-395-768-768-518,10.1109/date.2012.6176527;;10.1109/fpl.2011.26;;10.1109/acssc.2003.1292373;;10.1109/tc.1973.5009159;;10.1109/iccd.2008.4751932,"Search Report for GB1412140.4 dated Jan. 12, 2015, three pages.;;G. Dimitrakopoulos, Dynamic-Priority Arbiter and Multiplexer Soft Macros for On-Chip Network Switches, EDAA, Mar. 12, 2012, four pages.;;G. Dimitrakopoulos et al., “Scalable arbiters and multiplexers for on-FGPA interconnection networks”, Sep. 5, 2011, seven pages.;;D. Harris, “A Taxonomy of Parallel Prefix Networks”, Signals, Systems and Computers Conference, vol. 2, Nov. 9-12, 2003, pp. 2213-2217.;;P. Kogge and H. Stone, “A Parallel Algorithm for the Efficient Solution of a General Class of Recurrence Equations”, IEEE Transactions on Computers, vol. C-22, No. 8, Aug. 1973, pp. 786-793.;;Office Action dated May 30, 2017 in co-pending U.S. Appl. No. 14/734,367, 15 pages.;;U.S. Appl. No. 14/734,367, filed Jun. 9, 2015, Inventor: Raman et al.;;G. Dimitrakopoulos et al, “Fast Arbiters for On-Chip Network Switches” International Conference on Computer Design, Oct. 12, 2008, pp. 664-670.",ACTIVE
5,US,A1,US 2019/0150840 A1,033-218-223-228-248,2019-05-23,2019,US 201816198351 A,2018-11-21,US 201816198351 A;;US 201762590027 P,2017-11-22,TRAUMATIC BRAIN INJURY CATHETER,"An extraventricular drain system can include a catheter. The catheter can have a shaft including a proximal end and a distal end, a lumen extended along a length of the catheter, and a drain located on the shaft. The drain can be fluidly coupled with the lumen. In an example, an electrode can be located along the shaft at an axial location. A reference contact can be located on the shaft at an axial location further from the distal end than the electrode. The electrode and the reference contact can be configured for electrical communication with a processing unit. In a further example, a first pressure port and a second pressure port can be located at the distal end and have different respective axial locations and respective radial locations. The first and second pressure ports can be in fluid communication with a first and second pressure sensors respectively.",DARROW DAVID;;CRAMER SAMUEL;;MOEN SEAN LESTER;;GRANDE ANDREW,DARROW DAVID;;CRAMER SAMUEL;;MOEN SEAN LESTER;;GRANDE ANDREW,REGENTS OF THE UNIVERSITY OF MINNESOTA (2020-06-14),https://lens.org/033-218-223-228-248,Patent Application,yes,0,1,1,1,0,A61B5/068;;A61B5/4064;;A61B5/4094;;A61B5/4836;;A61B5/4839;;A61N1/0534;;A61N1/36025;;A61N1/36103;;A61B5/6852;;A61B5/031;;A61M25/007;;A61M27/00;;A61M2210/0693;;A61M2205/3344;;A61M2205/3561;;A61M2205/3553;;A61M2205/3317;;A61M2205/52;;A61M2205/583;;A61M2205/581;;A61M2230/08;;A61M2205/505;;A61B5/291;;A61B5/6852;;A61B5/031;;A61M2230/10;;A61M27/002;;A61M2210/0693;;A61M2205/3344;;A61N1/0529;;A61B5/4064;;A61B5/4836;;A61B5/4839;;A61N1/36025;;A61B5/068;;A61M27/00;;A61M25/007;;A61N1/36103;;A61N1/0534;;A61B5/4094;;A61B5/293,A61B5/00;;A61B5/03;;A61B5/0478;;A61M27/00;;A61N1/05,,0,0,,,,DISCONTINUED
6,WO,A1,WO 2011/007019 A1,111-239-587-496-518,2011-01-20,2011,ES 2009070289 W,2009-07-15,ES 2009070289 W,2009-07-15,METHOD FOR OBTAINING A CERAMIC COATING BY MEANS OF ELECTROFORETIC DEPOSITION,"The present invention relates to a method for obtaining a ceramic coating on a metal, metal-alloy, plastic, ceramic, ceramo-metallic, polymeric, wood or glass substrate or a substrate made from any other material that is a mixture of the aforesaid, in particular, on a heat exchanger for a domestic copper-alloy gas-condensation boiler. Said coating confers high corrosion-resistance and/or high mechanical and/or tribological properties on the substrate. The method comprises: a) low-potential electroforetic deposition (EPD) on a starting substrate using an aqueous suspension that comprises ceramic particles; and b) sintering, which is performed by means of (i) heat treatment at a high temperature between 900 and 1300°C; (ii) at low temperature, between 450 and 900°C, if the aqueous suspension comprises, furthermore, metallic particles; or (iii) at low temperature, between 100 and 300°C, if a polymeric composition has previously been applied.",FUNDACION CIDETEC;;CHAVEZ AMADO ESTHER;;ANDREW JONES LATHE;;DIEZ SILANES JOSE ANTONIO;;GRANDE TELLERIA HANS-JURGEN,CHAVEZ AMADO ESTHER;;ANDREW JONES LATHE;;DIEZ SILANES JOSE ANTONIO;;GRANDE TELLERIA HANS-JURGEN,,https://lens.org/111-239-587-496-518,Patent Application,yes,11,0,1,1,0,C25D13/02;;C25D5/50;;C25D13/12,C25D13/02;;C25D13/12,,0,0,,,,PENDING
7,US,A1,US 2015/0354358 A1,167-246-223-846-14X,2015-12-10,2015,US 201213724532 A,2012-12-21,US 201213724532 A,2012-12-21,Post-Peen Grinding of Disk Alloys,A process for forming a metallic article comprises: peening a precursor to create a residual stress distribution and a region of slip bands; and surface machining the precursor to substantially remove the slip band region while leaving a substantial amount of the residual stress distribution.,UNITED TECHNOLOGIES CORP;;UNITED TECHNOLOGIES CORP,GRANDE III DANIEL A;;HAYNES ANDREW L;;BOCHIECHIO MARIO P;;STOLZ DARRYL SLADE;;HAN ISAAC L,UNITED TECHNOLOGIES CORPORATION (2013-01-02),https://lens.org/167-246-223-846-14X,Patent Application,yes,1,27,1,1,0,F01D5/286;;F01D5/3092;;B22F3/17;;B22F5/009;;C22C1/0433;;B22F2998/10;;B22F2999/00;;C22F1/10;;B22F3/24;;C22C19/057;;C22C19/056;;C22C19/055;;F05D2230/22;;F05D2230/25;;F05D2230/411;;F05D2300/175;;B22F2003/248;;Y10T29/49321;;C22F1/10;;B22F3/24;;C22C19/057;;C22C19/056;;C22C19/055;;F05D2230/22;;F05D2230/25;;F05D2230/411;;F05D2300/175;;B22F2003/248;;Y10T29/49321;;B22F5/009;;F01D5/286;;F01D5/3092;;B22F2999/00;;B22F2998/10;;C22C1/0433;;B22F3/17,B22F3/24;;F01D5/02;;C22C19/05;;C22F1/10;;F01D5/28,,0,0,,,,DISCONTINUED
