# system info altera_eth_10g_mac on 2018.09.21.11:12:15
system_info:
name,value
DEVICE,1SG280HU2F50E2VG
DEVICE_FAMILY,Stratix 10
GENERATION_ID,0
#
#
# Files generated for altera_eth_10g_mac on 2018.09.21.11:12:15
files:
filepath,kind,attributes,module,is_top
sim/altera_eth_10g_mac.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,altera_eth_10g_mac,true
alt_em10g32_181/sim/mentor/alt_em10g32.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/aldec/alt_em10g32.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/synopsys/alt_em10g32.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/cadence/alt_em10g32.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/mentor/alt_em10g32unit.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/aldec/alt_em10g32unit.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/synopsys/alt_em10g32unit.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/cadence/alt_em10g32unit.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/mentor/rtl/alt_em10g32_clk_rst.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/aldec/rtl/alt_em10g32_clk_rst.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/synopsys/rtl/alt_em10g32_clk_rst.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/cadence/rtl/alt_em10g32_clk_rst.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/mentor/rtl/alt_em10g32_clock_crosser.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/aldec/rtl/alt_em10g32_clock_crosser.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/synopsys/rtl/alt_em10g32_clock_crosser.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/cadence/rtl/alt_em10g32_clock_crosser.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/mentor/rtl/alt_em10g32_crc32.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/aldec/rtl/alt_em10g32_crc32.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/synopsys/rtl/alt_em10g32_crc32.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/cadence/rtl/alt_em10g32_crc32.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/mentor/rtl/alt_em10g32_crc32_gf_mult32_kc.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/aldec/rtl/alt_em10g32_crc32_gf_mult32_kc.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/synopsys/rtl/alt_em10g32_crc32_gf_mult32_kc.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/cadence/rtl/alt_em10g32_crc32_gf_mult32_kc.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/mentor/rtl/alt_em10g32_creg_map.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/aldec/rtl/alt_em10g32_creg_map.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/synopsys/rtl/alt_em10g32_creg_map.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/cadence/rtl/alt_em10g32_creg_map.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/mentor/rtl/alt_em10g32_creg_top.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/aldec/rtl/alt_em10g32_creg_top.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/synopsys/rtl/alt_em10g32_creg_top.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/cadence/rtl/alt_em10g32_creg_top.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/mentor/rtl/alt_em10g32_frm_decoder.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/aldec/rtl/alt_em10g32_frm_decoder.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/synopsys/rtl/alt_em10g32_frm_decoder.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/cadence/rtl/alt_em10g32_frm_decoder.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/mentor/rtl/alt_em10g32_tx_rs_gmii_mii_layer.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/aldec/rtl/alt_em10g32_tx_rs_gmii_mii_layer.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/synopsys/rtl/alt_em10g32_tx_rs_gmii_mii_layer.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/cadence/rtl/alt_em10g32_tx_rs_gmii_mii_layer.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/mentor/rtl/alt_em10g32_pipeline_base.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/aldec/rtl/alt_em10g32_pipeline_base.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/synopsys/rtl/alt_em10g32_pipeline_base.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/cadence/rtl/alt_em10g32_pipeline_base.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/mentor/rtl/alt_em10g32_reset_synchronizer.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/aldec/rtl/alt_em10g32_reset_synchronizer.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/synopsys/rtl/alt_em10g32_reset_synchronizer.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/cadence/rtl/alt_em10g32_reset_synchronizer.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/mentor/rtl/alt_em10g32_rr_clock_crosser.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/aldec/rtl/alt_em10g32_rr_clock_crosser.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/synopsys/rtl/alt_em10g32_rr_clock_crosser.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/cadence/rtl/alt_em10g32_rr_clock_crosser.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/mentor/rtl/alt_em10g32_rst_cnt.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/aldec/rtl/alt_em10g32_rst_cnt.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/synopsys/rtl/alt_em10g32_rst_cnt.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/cadence/rtl/alt_em10g32_rst_cnt.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/mentor/rtl/alt_em10g32_rx_fctl_filter_crcpad_rem.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/aldec/rtl/alt_em10g32_rx_fctl_filter_crcpad_rem.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/synopsys/rtl/alt_em10g32_rx_fctl_filter_crcpad_rem.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/cadence/rtl/alt_em10g32_rx_fctl_filter_crcpad_rem.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/mentor/rtl/alt_em10g32_rx_fctl_overflow.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/aldec/rtl/alt_em10g32_rx_fctl_overflow.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/synopsys/rtl/alt_em10g32_rx_fctl_overflow.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/cadence/rtl/alt_em10g32_rx_fctl_overflow.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/mentor/rtl/alt_em10g32_rx_fctl_preamble.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/aldec/rtl/alt_em10g32_rx_fctl_preamble.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/synopsys/rtl/alt_em10g32_rx_fctl_preamble.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/cadence/rtl/alt_em10g32_rx_fctl_preamble.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/mentor/rtl/alt_em10g32_rx_frm_control.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/aldec/rtl/alt_em10g32_rx_frm_control.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/synopsys/rtl/alt_em10g32_rx_frm_control.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/cadence/rtl/alt_em10g32_rx_frm_control.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/mentor/rtl/alt_em10g32_rx_pfc_flow_control.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/aldec/rtl/alt_em10g32_rx_pfc_flow_control.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/synopsys/rtl/alt_em10g32_rx_pfc_flow_control.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/cadence/rtl/alt_em10g32_rx_pfc_flow_control.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/mentor/rtl/alt_em10g32_rx_pfc_pause_conversion.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/aldec/rtl/alt_em10g32_rx_pfc_pause_conversion.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/synopsys/rtl/alt_em10g32_rx_pfc_pause_conversion.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/cadence/rtl/alt_em10g32_rx_pfc_pause_conversion.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/mentor/rtl/alt_em10g32_rx_pkt_backpressure_control.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/aldec/rtl/alt_em10g32_rx_pkt_backpressure_control.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/synopsys/rtl/alt_em10g32_rx_pkt_backpressure_control.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/cadence/rtl/alt_em10g32_rx_pkt_backpressure_control.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/mentor/rtl/alt_em10g32_rx_rs_gmii16b.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/aldec/rtl/alt_em10g32_rx_rs_gmii16b.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/synopsys/rtl/alt_em10g32_rx_rs_gmii16b.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/cadence/rtl/alt_em10g32_rx_rs_gmii16b.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/mentor/rtl/alt_em10g32_rx_rs_gmii16b_top.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/aldec/rtl/alt_em10g32_rx_rs_gmii16b_top.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/synopsys/rtl/alt_em10g32_rx_rs_gmii16b_top.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/cadence/rtl/alt_em10g32_rx_rs_gmii16b_top.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/mentor/rtl/alt_em10g32_rx_rs_gmii_mii.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/aldec/rtl/alt_em10g32_rx_rs_gmii_mii.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/synopsys/rtl/alt_em10g32_rx_rs_gmii_mii.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/cadence/rtl/alt_em10g32_rx_rs_gmii_mii.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/mentor/rtl/alt_em10g32_rx_rs_layer.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/aldec/rtl/alt_em10g32_rx_rs_layer.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/synopsys/rtl/alt_em10g32_rx_rs_layer.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/cadence/rtl/alt_em10g32_rx_rs_layer.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/mentor/rtl/alt_em10g32_rx_rs_xgmii.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/aldec/rtl/alt_em10g32_rx_rs_xgmii.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/synopsys/rtl/alt_em10g32_rx_rs_xgmii.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/cadence/rtl/alt_em10g32_rx_rs_xgmii.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/mentor/rtl/alt_em10g32_rx_status_aligner.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/aldec/rtl/alt_em10g32_rx_status_aligner.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/synopsys/rtl/alt_em10g32_rx_status_aligner.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/cadence/rtl/alt_em10g32_rx_status_aligner.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/mentor/rtl/alt_em10g32_rx_top.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/aldec/rtl/alt_em10g32_rx_top.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/synopsys/rtl/alt_em10g32_rx_top.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/cadence/rtl/alt_em10g32_rx_top.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/mentor/rtl/alt_em10g32_stat_mem.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/aldec/rtl/alt_em10g32_stat_mem.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/synopsys/rtl/alt_em10g32_stat_mem.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/cadence/rtl/alt_em10g32_stat_mem.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/mentor/rtl/alt_em10g32_stat_reg.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/aldec/rtl/alt_em10g32_stat_reg.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/synopsys/rtl/alt_em10g32_stat_reg.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/cadence/rtl/alt_em10g32_stat_reg.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/mentor/rtl/alt_em10g32_tx_data_frm_gen.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/aldec/rtl/alt_em10g32_tx_data_frm_gen.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/synopsys/rtl/alt_em10g32_tx_data_frm_gen.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/cadence/rtl/alt_em10g32_tx_data_frm_gen.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/mentor/rtl/alt_em10g32_tx_srcaddr_inserter.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/aldec/rtl/alt_em10g32_tx_srcaddr_inserter.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/synopsys/rtl/alt_em10g32_tx_srcaddr_inserter.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/cadence/rtl/alt_em10g32_tx_srcaddr_inserter.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/mentor/rtl/alt_em10g32_tx_err_aligner.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/aldec/rtl/alt_em10g32_tx_err_aligner.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/synopsys/rtl/alt_em10g32_tx_err_aligner.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/cadence/rtl/alt_em10g32_tx_err_aligner.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/mentor/rtl/alt_em10g32_tx_flow_control.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/aldec/rtl/alt_em10g32_tx_flow_control.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/synopsys/rtl/alt_em10g32_tx_flow_control.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/cadence/rtl/alt_em10g32_tx_flow_control.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/mentor/rtl/alt_em10g32_tx_frm_arbiter.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/aldec/rtl/alt_em10g32_tx_frm_arbiter.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/synopsys/rtl/alt_em10g32_tx_frm_arbiter.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/cadence/rtl/alt_em10g32_tx_frm_arbiter.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/mentor/rtl/alt_em10g32_tx_frm_muxer.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/aldec/rtl/alt_em10g32_tx_frm_muxer.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/synopsys/rtl/alt_em10g32_tx_frm_muxer.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/cadence/rtl/alt_em10g32_tx_frm_muxer.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/mentor/rtl/alt_em10g32_tx_pause_beat_conversion.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/aldec/rtl/alt_em10g32_tx_pause_beat_conversion.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/synopsys/rtl/alt_em10g32_tx_pause_beat_conversion.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/cadence/rtl/alt_em10g32_tx_pause_beat_conversion.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/mentor/rtl/alt_em10g32_tx_pause_frm_gen.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/aldec/rtl/alt_em10g32_tx_pause_frm_gen.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/synopsys/rtl/alt_em10g32_tx_pause_frm_gen.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/cadence/rtl/alt_em10g32_tx_pause_frm_gen.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/mentor/rtl/alt_em10g32_tx_pause_req.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/aldec/rtl/alt_em10g32_tx_pause_req.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/synopsys/rtl/alt_em10g32_tx_pause_req.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/cadence/rtl/alt_em10g32_tx_pause_req.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/mentor/rtl/alt_em10g32_tx_pfc_frm_gen.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/aldec/rtl/alt_em10g32_tx_pfc_frm_gen.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/synopsys/rtl/alt_em10g32_tx_pfc_frm_gen.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/cadence/rtl/alt_em10g32_tx_pfc_frm_gen.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/mentor/rtl/alt_em10g32_rr_buffer.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/aldec/rtl/alt_em10g32_rr_buffer.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/synopsys/rtl/alt_em10g32_rr_buffer.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/cadence/rtl/alt_em10g32_rr_buffer.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/mentor/rtl/alt_em10g32_tx_rs_gmii16b.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/aldec/rtl/alt_em10g32_tx_rs_gmii16b.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/synopsys/rtl/alt_em10g32_tx_rs_gmii16b.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/cadence/rtl/alt_em10g32_tx_rs_gmii16b.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/mentor/rtl/alt_em10g32_tx_rs_gmii16b_top.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/aldec/rtl/alt_em10g32_tx_rs_gmii16b_top.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/synopsys/rtl/alt_em10g32_tx_rs_gmii16b_top.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/cadence/rtl/alt_em10g32_tx_rs_gmii16b_top.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/mentor/rtl/alt_em10g32_tx_rs_layer.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/aldec/rtl/alt_em10g32_tx_rs_layer.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/synopsys/rtl/alt_em10g32_tx_rs_layer.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/cadence/rtl/alt_em10g32_tx_rs_layer.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/mentor/rtl/alt_em10g32_tx_rs_xgmii_layer.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/aldec/rtl/alt_em10g32_tx_rs_xgmii_layer.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/synopsys/rtl/alt_em10g32_tx_rs_xgmii_layer.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/cadence/rtl/alt_em10g32_tx_rs_xgmii_layer.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/mentor/rtl/alt_em10g32_sc_fifo.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/aldec/rtl/alt_em10g32_sc_fifo.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/synopsys/rtl/alt_em10g32_sc_fifo.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/cadence/rtl/alt_em10g32_sc_fifo.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/mentor/rtl/alt_em10g32_tx_top.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/aldec/rtl/alt_em10g32_tx_top.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/synopsys/rtl/alt_em10g32_tx_top.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/cadence/rtl/alt_em10g32_tx_top.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/mentor/rtl/alt_em10g32_rx_gmii_decoder.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/aldec/rtl/alt_em10g32_rx_gmii_decoder.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/synopsys/rtl/alt_em10g32_rx_gmii_decoder.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/cadence/rtl/alt_em10g32_rx_gmii_decoder.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/mentor/rtl/alt_em10g32_rx_gmii_decoder_dfa.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/aldec/rtl/alt_em10g32_rx_gmii_decoder_dfa.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/synopsys/rtl/alt_em10g32_rx_gmii_decoder_dfa.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/cadence/rtl/alt_em10g32_rx_gmii_decoder_dfa.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/mentor/rtl/alt_em10g32_tx_gmii_encoder.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/aldec/rtl/alt_em10g32_tx_gmii_encoder.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/synopsys/rtl/alt_em10g32_tx_gmii_encoder.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/cadence/rtl/alt_em10g32_tx_gmii_encoder.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/mentor/rtl/alt_em10g32_tx_gmii_encoder_dfa.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/aldec/rtl/alt_em10g32_tx_gmii_encoder_dfa.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/synopsys/rtl/alt_em10g32_tx_gmii_encoder_dfa.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/cadence/rtl/alt_em10g32_tx_gmii_encoder_dfa.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/mentor/rtl/alt_em10g32_rx_gmii_mii_decoder_if.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/aldec/rtl/alt_em10g32_rx_gmii_mii_decoder_if.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/synopsys/rtl/alt_em10g32_rx_gmii_mii_decoder_if.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/cadence/rtl/alt_em10g32_rx_gmii_mii_decoder_if.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/mentor/rtl/alt_em10g32_tx_gmii_mii_encoder_if.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/aldec/rtl/alt_em10g32_tx_gmii_mii_encoder_if.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/synopsys/rtl/alt_em10g32_tx_gmii_mii_encoder_if.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/cadence/rtl/alt_em10g32_tx_gmii_mii_encoder_if.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/mentor/adapters/altera_eth_avalon_mm_adapter/altera_eth_avalon_mm_adapter.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/aldec/adapters/altera_eth_avalon_mm_adapter/altera_eth_avalon_mm_adapter.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/synopsys/adapters/altera_eth_avalon_mm_adapter/altera_eth_avalon_mm_adapter.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/cadence/adapters/altera_eth_avalon_mm_adapter/altera_eth_avalon_mm_adapter.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/mentor/adapters/altera_eth_avalon_st_adapter/altera_eth_avalon_st_adapter.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/aldec/adapters/altera_eth_avalon_st_adapter/altera_eth_avalon_st_adapter.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/synopsys/adapters/altera_eth_avalon_st_adapter/altera_eth_avalon_st_adapter.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/cadence/adapters/altera_eth_avalon_st_adapter/altera_eth_avalon_st_adapter.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/mentor/adapters/altera_eth_avalon_st_adapter/avalon_st_adapter_avalon_st_rx.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/aldec/adapters/altera_eth_avalon_st_adapter/avalon_st_adapter_avalon_st_rx.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/synopsys/adapters/altera_eth_avalon_st_adapter/avalon_st_adapter_avalon_st_rx.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/cadence/adapters/altera_eth_avalon_st_adapter/avalon_st_adapter_avalon_st_rx.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/mentor/adapters/altera_eth_avalon_st_adapter/avalon_st_adapter_avalon_st_tx.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/aldec/adapters/altera_eth_avalon_st_adapter/avalon_st_adapter_avalon_st_tx.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/synopsys/adapters/altera_eth_avalon_st_adapter/avalon_st_adapter_avalon_st_tx.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/cadence/adapters/altera_eth_avalon_st_adapter/avalon_st_adapter_avalon_st_tx.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/mentor/adapters/altera_eth_avalon_st_adapter/avalon_st_adapter.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/aldec/adapters/altera_eth_avalon_st_adapter/avalon_st_adapter.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/synopsys/adapters/altera_eth_avalon_st_adapter/avalon_st_adapter.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/cadence/adapters/altera_eth_avalon_st_adapter/avalon_st_adapter.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/mentor/adapters/altera_eth_avalon_st_adapter/alt_em10g32_vldpkt_rddly.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/aldec/adapters/altera_eth_avalon_st_adapter/alt_em10g32_vldpkt_rddly.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/synopsys/adapters/altera_eth_avalon_st_adapter/alt_em10g32_vldpkt_rddly.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/cadence/adapters/altera_eth_avalon_st_adapter/alt_em10g32_vldpkt_rddly.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/mentor/adapters/altera_eth_avalon_st_adapter/sideband_adapter_rx.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/aldec/adapters/altera_eth_avalon_st_adapter/sideband_adapter_rx.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/synopsys/adapters/altera_eth_avalon_st_adapter/sideband_adapter_rx.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/cadence/adapters/altera_eth_avalon_st_adapter/sideband_adapter_rx.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/mentor/adapters/altera_eth_avalon_st_adapter/sideband_adapter_tx.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/aldec/adapters/altera_eth_avalon_st_adapter/sideband_adapter_tx.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/synopsys/adapters/altera_eth_avalon_st_adapter/sideband_adapter_tx.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/cadence/adapters/altera_eth_avalon_st_adapter/sideband_adapter_tx.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/mentor/adapters/altera_eth_avalon_st_adapter/sideband_adapter.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/aldec/adapters/altera_eth_avalon_st_adapter/sideband_adapter.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/synopsys/adapters/altera_eth_avalon_st_adapter/sideband_adapter.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/cadence/adapters/altera_eth_avalon_st_adapter/sideband_adapter.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/mentor/adapters/altera_eth_avalon_st_adapter/altera_eth_sideband_crosser.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/aldec/adapters/altera_eth_avalon_st_adapter/altera_eth_sideband_crosser.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/synopsys/adapters/altera_eth_avalon_st_adapter/altera_eth_sideband_crosser.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/cadence/adapters/altera_eth_avalon_st_adapter/altera_eth_sideband_crosser.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/mentor/adapters/altera_eth_avalon_st_adapter/altera_eth_sideband_crosser_sync.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/aldec/adapters/altera_eth_avalon_st_adapter/altera_eth_sideband_crosser_sync.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/synopsys/adapters/altera_eth_avalon_st_adapter/altera_eth_sideband_crosser_sync.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/cadence/adapters/altera_eth_avalon_st_adapter/altera_eth_sideband_crosser_sync.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/mentor/adapters/altera_eth_xgmii_width_adaptor/alt_em10g_32_64_xgmii_conversion.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/aldec/adapters/altera_eth_xgmii_width_adaptor/alt_em10g_32_64_xgmii_conversion.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/synopsys/adapters/altera_eth_xgmii_width_adaptor/alt_em10g_32_64_xgmii_conversion.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/cadence/adapters/altera_eth_xgmii_width_adaptor/alt_em10g_32_64_xgmii_conversion.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/mentor/adapters/altera_eth_xgmii_width_adaptor/alt_em10g_32_to_64_xgmii_conversion.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/aldec/adapters/altera_eth_xgmii_width_adaptor/alt_em10g_32_to_64_xgmii_conversion.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/synopsys/adapters/altera_eth_xgmii_width_adaptor/alt_em10g_32_to_64_xgmii_conversion.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/cadence/adapters/altera_eth_xgmii_width_adaptor/alt_em10g_32_to_64_xgmii_conversion.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/mentor/adapters/altera_eth_xgmii_width_adaptor/alt_em10g_64_to_32_xgmii_conversion.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/aldec/adapters/altera_eth_xgmii_width_adaptor/alt_em10g_64_to_32_xgmii_conversion.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/synopsys/adapters/altera_eth_xgmii_width_adaptor/alt_em10g_64_to_32_xgmii_conversion.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/cadence/adapters/altera_eth_xgmii_width_adaptor/alt_em10g_64_to_32_xgmii_conversion.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/mentor/adapters/altera_eth_xgmii_width_adaptor/alt_em10g_dcfifo_32_to_64_xgmii_conversion.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/aldec/adapters/altera_eth_xgmii_width_adaptor/alt_em10g_dcfifo_32_to_64_xgmii_conversion.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/synopsys/adapters/altera_eth_xgmii_width_adaptor/alt_em10g_dcfifo_32_to_64_xgmii_conversion.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/cadence/adapters/altera_eth_xgmii_width_adaptor/alt_em10g_dcfifo_32_to_64_xgmii_conversion.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/mentor/adapters/altera_eth_xgmii_width_adaptor/alt_em10g_dcfifo_64_to_32_xgmii_conversion.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/aldec/adapters/altera_eth_xgmii_width_adaptor/alt_em10g_dcfifo_64_to_32_xgmii_conversion.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/synopsys/adapters/altera_eth_xgmii_width_adaptor/alt_em10g_dcfifo_64_to_32_xgmii_conversion.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/cadence/adapters/altera_eth_xgmii_width_adaptor/alt_em10g_dcfifo_64_to_32_xgmii_conversion.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/mentor/adapters/altera_eth_xgmii_data_format_adapter/alt_em10g32_xgmii_32_to_64_adapter.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/aldec/adapters/altera_eth_xgmii_data_format_adapter/alt_em10g32_xgmii_32_to_64_adapter.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/synopsys/adapters/altera_eth_xgmii_data_format_adapter/alt_em10g32_xgmii_32_to_64_adapter.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/cadence/adapters/altera_eth_xgmii_data_format_adapter/alt_em10g32_xgmii_32_to_64_adapter.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/mentor/adapters/altera_eth_xgmii_data_format_adapter/alt_em10g32_xgmii_64_to_32_adapter.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/aldec/adapters/altera_eth_xgmii_data_format_adapter/alt_em10g32_xgmii_64_to_32_adapter.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/synopsys/adapters/altera_eth_xgmii_data_format_adapter/alt_em10g32_xgmii_64_to_32_adapter.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/cadence/adapters/altera_eth_xgmii_data_format_adapter/alt_em10g32_xgmii_64_to_32_adapter.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/mentor/adapters/altera_eth_xgmii_data_format_adapter/alt_em10g32_xgmii_data_format_adapter.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/aldec/adapters/altera_eth_xgmii_data_format_adapter/alt_em10g32_xgmii_data_format_adapter.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/synopsys/adapters/altera_eth_xgmii_data_format_adapter/alt_em10g32_xgmii_data_format_adapter.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/cadence/adapters/altera_eth_xgmii_data_format_adapter/alt_em10g32_xgmii_data_format_adapter.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/mentor/rtl/alt_em10g32_altsyncram_bundle.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/aldec/rtl/alt_em10g32_altsyncram_bundle.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/synopsys/rtl/alt_em10g32_altsyncram_bundle.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/cadence/rtl/alt_em10g32_altsyncram_bundle.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/mentor/rtl/alt_em10g32_altsyncram.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/aldec/rtl/alt_em10g32_altsyncram.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/synopsys/rtl/alt_em10g32_altsyncram.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/cadence/rtl/alt_em10g32_altsyncram.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/mentor/rtl/alt_em10g32_avalon_dc_fifo_lat_calc.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/aldec/rtl/alt_em10g32_avalon_dc_fifo_lat_calc.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/synopsys/rtl/alt_em10g32_avalon_dc_fifo_lat_calc.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/cadence/rtl/alt_em10g32_avalon_dc_fifo_lat_calc.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/mentor/rtl/alt_em10g32_avalon_dc_fifo_hecc.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/aldec/rtl/alt_em10g32_avalon_dc_fifo_hecc.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/synopsys/rtl/alt_em10g32_avalon_dc_fifo_hecc.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/cadence/rtl/alt_em10g32_avalon_dc_fifo_hecc.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/mentor/rtl/alt_em10g32_avalon_dc_fifo_secc.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/aldec/rtl/alt_em10g32_avalon_dc_fifo_secc.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/synopsys/rtl/alt_em10g32_avalon_dc_fifo_secc.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/cadence/rtl/alt_em10g32_avalon_dc_fifo_secc.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/mentor/rtl/alt_em10g32_avalon_sc_fifo.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/aldec/rtl/alt_em10g32_avalon_sc_fifo.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/synopsys/rtl/alt_em10g32_avalon_sc_fifo.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/cadence/rtl/alt_em10g32_avalon_sc_fifo.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/mentor/rtl/alt_em10g32_avalon_sc_fifo_hecc.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/aldec/rtl/alt_em10g32_avalon_sc_fifo_hecc.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/synopsys/rtl/alt_em10g32_avalon_sc_fifo_hecc.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/cadence/rtl/alt_em10g32_avalon_sc_fifo_hecc.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/mentor/rtl/alt_em10g32_avalon_sc_fifo_secc.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/aldec/rtl/alt_em10g32_avalon_sc_fifo_secc.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/synopsys/rtl/alt_em10g32_avalon_sc_fifo_secc.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/cadence/rtl/alt_em10g32_avalon_sc_fifo_secc.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/mentor/rtl/alt_em10g32_ecc_dec_18_12.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/aldec/rtl/alt_em10g32_ecc_dec_18_12.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/synopsys/rtl/alt_em10g32_ecc_dec_18_12.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/cadence/rtl/alt_em10g32_ecc_dec_18_12.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/mentor/rtl/alt_em10g32_ecc_dec_39_32.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/aldec/rtl/alt_em10g32_ecc_dec_39_32.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/synopsys/rtl/alt_em10g32_ecc_dec_39_32.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/cadence/rtl/alt_em10g32_ecc_dec_39_32.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/mentor/rtl/alt_em10g32_ecc_enc_12_18.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/aldec/rtl/alt_em10g32_ecc_enc_12_18.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/synopsys/rtl/alt_em10g32_ecc_enc_12_18.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/cadence/rtl/alt_em10g32_ecc_enc_12_18.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/mentor/rtl/alt_em10g32_ecc_enc_32_39.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/aldec/rtl/alt_em10g32_ecc_enc_32_39.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/synopsys/rtl/alt_em10g32_ecc_enc_32_39.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/cadence/rtl/alt_em10g32_ecc_enc_32_39.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/mentor/rtl/alt_em10g32_tx_rs_xgmii_layer_ultra.v,VERILOG,MENTOR_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/aldec/rtl/alt_em10g32_tx_rs_xgmii_layer_ultra.v,VERILOG,ALDEC_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/synopsys/rtl/alt_em10g32_tx_rs_xgmii_layer_ultra.v,VERILOG,SYNOPSYS_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/cadence/rtl/alt_em10g32_tx_rs_xgmii_layer_ultra.v,VERILOG,CADENCE_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/mentor/rtl/alt_em10g32_rx_rs_xgmii_ultra.v,VERILOG,MENTOR_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/aldec/rtl/alt_em10g32_rx_rs_xgmii_ultra.v,VERILOG,ALDEC_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/synopsys/rtl/alt_em10g32_rx_rs_xgmii_ultra.v,VERILOG,SYNOPSYS_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/cadence/rtl/alt_em10g32_rx_rs_xgmii_ultra.v,VERILOG,CADENCE_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/mentor/rtl/alt_em10g32_avst_to_gmii_if.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/aldec/rtl/alt_em10g32_avst_to_gmii_if.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/synopsys/rtl/alt_em10g32_avst_to_gmii_if.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/cadence/rtl/alt_em10g32_avst_to_gmii_if.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/mentor/rtl/alt_em10g32_gmii_to_avst_if.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/aldec/rtl/alt_em10g32_gmii_to_avst_if.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/synopsys/rtl/alt_em10g32_gmii_to_avst_if.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/cadence/rtl/alt_em10g32_gmii_to_avst_if.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/mentor/rtl/alt_em10g32_gmii_tsu.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/aldec/rtl/alt_em10g32_gmii_tsu.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/synopsys/rtl/alt_em10g32_gmii_tsu.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/cadence/rtl/alt_em10g32_gmii_tsu.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/mentor/rtl/alt_em10g32_gmii16b_tsu.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/aldec/rtl/alt_em10g32_gmii16b_tsu.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/synopsys/rtl/alt_em10g32_gmii16b_tsu.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/cadence/rtl/alt_em10g32_gmii16b_tsu.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/mentor/rtl/alt_em10g32_lpm_mult.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/aldec/rtl/alt_em10g32_lpm_mult.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/synopsys/rtl/alt_em10g32_lpm_mult.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/cadence/rtl/alt_em10g32_lpm_mult.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/mentor/rtl/alt_em10g32_rx_ptp_aligner.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/aldec/rtl/alt_em10g32_rx_ptp_aligner.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/synopsys/rtl/alt_em10g32_rx_ptp_aligner.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/cadence/rtl/alt_em10g32_rx_ptp_aligner.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/mentor/rtl/alt_em10g32_rx_ptp_detector.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/aldec/rtl/alt_em10g32_rx_ptp_detector.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/synopsys/rtl/alt_em10g32_rx_ptp_detector.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/cadence/rtl/alt_em10g32_rx_ptp_detector.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/mentor/rtl/alt_em10g32_rx_ptp_top.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/aldec/rtl/alt_em10g32_rx_ptp_top.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/synopsys/rtl/alt_em10g32_rx_ptp_top.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/cadence/rtl/alt_em10g32_rx_ptp_top.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/mentor/rtl/alt_em10g32_tx_gmii_crc_inserter.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/aldec/rtl/alt_em10g32_tx_gmii_crc_inserter.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/synopsys/rtl/alt_em10g32_tx_gmii_crc_inserter.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/cadence/rtl/alt_em10g32_tx_gmii_crc_inserter.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/mentor/rtl/alt_em10g32_tx_gmii16b_crc_inserter.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/aldec/rtl/alt_em10g32_tx_gmii16b_crc_inserter.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/synopsys/rtl/alt_em10g32_tx_gmii16b_crc_inserter.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/cadence/rtl/alt_em10g32_tx_gmii16b_crc_inserter.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/mentor/rtl/alt_em10g32_tx_gmii_ptp_inserter.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/aldec/rtl/alt_em10g32_tx_gmii_ptp_inserter.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/synopsys/rtl/alt_em10g32_tx_gmii_ptp_inserter.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/cadence/rtl/alt_em10g32_tx_gmii_ptp_inserter.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/mentor/rtl/alt_em10g32_tx_gmii16b_ptp_inserter.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/aldec/rtl/alt_em10g32_tx_gmii16b_ptp_inserter.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/synopsys/rtl/alt_em10g32_tx_gmii16b_ptp_inserter.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/cadence/rtl/alt_em10g32_tx_gmii16b_ptp_inserter.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/mentor/rtl/alt_em10g32_tx_gmii16b_ptp_inserter_1g2p5g10g.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/aldec/rtl/alt_em10g32_tx_gmii16b_ptp_inserter_1g2p5g10g.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/synopsys/rtl/alt_em10g32_tx_gmii16b_ptp_inserter_1g2p5g10g.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/cadence/rtl/alt_em10g32_tx_gmii16b_ptp_inserter_1g2p5g10g.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/mentor/rtl/alt_em10g32_tx_ptp_processor.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/aldec/rtl/alt_em10g32_tx_ptp_processor.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/synopsys/rtl/alt_em10g32_tx_ptp_processor.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/cadence/rtl/alt_em10g32_tx_ptp_processor.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/mentor/rtl/alt_em10g32_tx_ptp_top.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/aldec/rtl/alt_em10g32_tx_ptp_top.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/synopsys/rtl/alt_em10g32_tx_ptp_top.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/cadence/rtl/alt_em10g32_tx_ptp_top.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/mentor/rtl/alt_em10g32_tx_xgmii_crc_inserter.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/aldec/rtl/alt_em10g32_tx_xgmii_crc_inserter.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/synopsys/rtl/alt_em10g32_tx_xgmii_crc_inserter.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/cadence/rtl/alt_em10g32_tx_xgmii_crc_inserter.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/mentor/rtl/alt_em10g32_tx_xgmii_ptp_inserter.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/aldec/rtl/alt_em10g32_tx_xgmii_ptp_inserter.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/synopsys/rtl/alt_em10g32_tx_xgmii_ptp_inserter.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/cadence/rtl/alt_em10g32_tx_xgmii_ptp_inserter.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/mentor/rtl/alt_em10g32_xgmii_tsu.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/aldec/rtl/alt_em10g32_xgmii_tsu.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/synopsys/rtl/alt_em10g32_xgmii_tsu.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/cadence/rtl/alt_em10g32_xgmii_tsu.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/mentor/rtl/alt_em10g32_crc328generator.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/aldec/rtl/alt_em10g32_crc328generator.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/synopsys/rtl/alt_em10g32_crc328generator.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/cadence/rtl/alt_em10g32_crc328generator.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/mentor/rtl/alt_em10g32_crc32ctl8.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/aldec/rtl/alt_em10g32_crc32ctl8.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/synopsys/rtl/alt_em10g32_crc32ctl8.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/cadence/rtl/alt_em10g32_crc32ctl8.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/mentor/rtl/alt_em10g32_crc32galois8.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/aldec/rtl/alt_em10g32_crc32galois8.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/synopsys/rtl/alt_em10g32_crc32galois8.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/cadence/rtl/alt_em10g32_crc32galois8.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/mentor/rtl/alt_em10g32_gmii_crc_inserter.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/aldec/rtl/alt_em10g32_gmii_crc_inserter.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/synopsys/rtl/alt_em10g32_gmii_crc_inserter.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/cadence/rtl/alt_em10g32_gmii_crc_inserter.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/mentor/rtl/alt_em10g32_gmii16b_crc_inserter.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/aldec/rtl/alt_em10g32_gmii16b_crc_inserter.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/synopsys/rtl/alt_em10g32_gmii16b_crc_inserter.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/cadence/rtl/alt_em10g32_gmii16b_crc_inserter.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/mentor/rtl/alt_em10g32_gmii16b_crc32.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/aldec/rtl/alt_em10g32_gmii16b_crc32.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/synopsys/rtl/alt_em10g32_gmii16b_crc32.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/cadence/rtl/alt_em10g32_gmii16b_crc32.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,alt_em10g32,false
alt_em10g32_181/sim/alt_em10g32_avalon_dc_fifo.v,VERILOG,,alt_em10g32,false
alt_em10g32_181/sim/alt_em10g32_dcfifo_synchronizer_bundle.v,VERILOG,,alt_em10g32,false
alt_em10g32_181/sim/alt_em10g32_std_synchronizer.v,VERILOG,,alt_em10g32,false
alt_em10g32_181/sim/altera_std_synchronizer_nocut.v,VERILOG,,alt_em10g32,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
altera_eth_10g_mac.alt_em10g32_0,alt_em10g32
