
PhonPhot_Complete_CM4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08100000  08100000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ed5c  081002a0  081002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000a05d8  0810f000  0810f000  00010000  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  081af5d8  081af5d8  000b05d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  081af5e0  081af5e0  000b05e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  081af5e4  081af5e4  000b05e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000cf8  10000050  081af5e8  000b1050  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00019fdc  10000d60  081b02e0  000b1d60  2**5
                  ALLOC
  8 ._user_heap_stack 00002004  1001ad3c  081b02e0  000b2d3c  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  000b2050  2**0
                  CONTENTS, READONLY
 10 .debug_info   00028bc8  00000000  00000000  000b2080  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00005099  00000000  00000000  000dac48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_loclists 0000d434  00000000  00000000  000dfce1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_aranges 00001680  00000000  00000000  000ed118  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_rnglists 00001720  00000000  00000000  000ee798  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  00040c2a  00000000  00000000  000efeb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   0002b03f  00000000  00000000  00130ae2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    001a8638  00000000  00000000  0015bb21  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      000000e6  00000000  00000000  00304159  2**0
                  CONTENTS, READONLY
 19 .debug_frame  0000510c  00000000  00000000  00304240  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .ipc_data     00000050  10000000  10000000  000b2000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 21 .debug_line_str 00000099  00000000  00000000  0030934c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

081002a0 <__do_global_dtors_aux>:
 81002a0:	b510      	push	{r4, lr}
 81002a2:	4c05      	ldr	r4, [pc, #20]	@ (81002b8 <__do_global_dtors_aux+0x18>)
 81002a4:	7823      	ldrb	r3, [r4, #0]
 81002a6:	b933      	cbnz	r3, 81002b6 <__do_global_dtors_aux+0x16>
 81002a8:	4b04      	ldr	r3, [pc, #16]	@ (81002bc <__do_global_dtors_aux+0x1c>)
 81002aa:	b113      	cbz	r3, 81002b2 <__do_global_dtors_aux+0x12>
 81002ac:	4804      	ldr	r0, [pc, #16]	@ (81002c0 <__do_global_dtors_aux+0x20>)
 81002ae:	f3af 8000 	nop.w
 81002b2:	2301      	movs	r3, #1
 81002b4:	7023      	strb	r3, [r4, #0]
 81002b6:	bd10      	pop	{r4, pc}
 81002b8:	10000d60 	.word	0x10000d60
 81002bc:	00000000 	.word	0x00000000
 81002c0:	0810efe4 	.word	0x0810efe4

081002c4 <frame_dummy>:
 81002c4:	b508      	push	{r3, lr}
 81002c6:	4b03      	ldr	r3, [pc, #12]	@ (81002d4 <frame_dummy+0x10>)
 81002c8:	b11b      	cbz	r3, 81002d2 <frame_dummy+0xe>
 81002ca:	4903      	ldr	r1, [pc, #12]	@ (81002d8 <frame_dummy+0x14>)
 81002cc:	4803      	ldr	r0, [pc, #12]	@ (81002dc <frame_dummy+0x18>)
 81002ce:	f3af 8000 	nop.w
 81002d2:	bd08      	pop	{r3, pc}
 81002d4:	00000000 	.word	0x00000000
 81002d8:	10000d64 	.word	0x10000d64
 81002dc:	0810efe4 	.word	0x0810efe4

081002e0 <memchr>:
 81002e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 81002e4:	2a10      	cmp	r2, #16
 81002e6:	db2b      	blt.n	8100340 <memchr+0x60>
 81002e8:	f010 0f07 	tst.w	r0, #7
 81002ec:	d008      	beq.n	8100300 <memchr+0x20>
 81002ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 81002f2:	3a01      	subs	r2, #1
 81002f4:	428b      	cmp	r3, r1
 81002f6:	d02d      	beq.n	8100354 <memchr+0x74>
 81002f8:	f010 0f07 	tst.w	r0, #7
 81002fc:	b342      	cbz	r2, 8100350 <memchr+0x70>
 81002fe:	d1f6      	bne.n	81002ee <memchr+0xe>
 8100300:	b4f0      	push	{r4, r5, r6, r7}
 8100302:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8100306:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 810030a:	f022 0407 	bic.w	r4, r2, #7
 810030e:	f07f 0700 	mvns.w	r7, #0
 8100312:	2300      	movs	r3, #0
 8100314:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8100318:	3c08      	subs	r4, #8
 810031a:	ea85 0501 	eor.w	r5, r5, r1
 810031e:	ea86 0601 	eor.w	r6, r6, r1
 8100322:	fa85 f547 	uadd8	r5, r5, r7
 8100326:	faa3 f587 	sel	r5, r3, r7
 810032a:	fa86 f647 	uadd8	r6, r6, r7
 810032e:	faa5 f687 	sel	r6, r5, r7
 8100332:	b98e      	cbnz	r6, 8100358 <memchr+0x78>
 8100334:	d1ee      	bne.n	8100314 <memchr+0x34>
 8100336:	bcf0      	pop	{r4, r5, r6, r7}
 8100338:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 810033c:	f002 0207 	and.w	r2, r2, #7
 8100340:	b132      	cbz	r2, 8100350 <memchr+0x70>
 8100342:	f810 3b01 	ldrb.w	r3, [r0], #1
 8100346:	3a01      	subs	r2, #1
 8100348:	ea83 0301 	eor.w	r3, r3, r1
 810034c:	b113      	cbz	r3, 8100354 <memchr+0x74>
 810034e:	d1f8      	bne.n	8100342 <memchr+0x62>
 8100350:	2000      	movs	r0, #0
 8100352:	4770      	bx	lr
 8100354:	3801      	subs	r0, #1
 8100356:	4770      	bx	lr
 8100358:	2d00      	cmp	r5, #0
 810035a:	bf06      	itte	eq
 810035c:	4635      	moveq	r5, r6
 810035e:	3803      	subeq	r0, #3
 8100360:	3807      	subne	r0, #7
 8100362:	f015 0f01 	tst.w	r5, #1
 8100366:	d107      	bne.n	8100378 <memchr+0x98>
 8100368:	3001      	adds	r0, #1
 810036a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 810036e:	bf02      	ittt	eq
 8100370:	3001      	addeq	r0, #1
 8100372:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8100376:	3001      	addeq	r0, #1
 8100378:	bcf0      	pop	{r4, r5, r6, r7}
 810037a:	3801      	subs	r0, #1
 810037c:	4770      	bx	lr
 810037e:	bf00      	nop

08100380 <strlen>:
 8100380:	4603      	mov	r3, r0
 8100382:	f813 2b01 	ldrb.w	r2, [r3], #1
 8100386:	2a00      	cmp	r2, #0
 8100388:	d1fb      	bne.n	8100382 <strlen+0x2>
 810038a:	1a18      	subs	r0, r3, r0
 810038c:	3801      	subs	r0, #1
 810038e:	4770      	bx	lr

08100390 <__aeabi_drsub>:
 8100390:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8100394:	e002      	b.n	810039c <__adddf3>
 8100396:	bf00      	nop

08100398 <__aeabi_dsub>:
 8100398:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0810039c <__adddf3>:
 810039c:	b530      	push	{r4, r5, lr}
 810039e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 81003a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 81003a6:	ea94 0f05 	teq	r4, r5
 81003aa:	bf08      	it	eq
 81003ac:	ea90 0f02 	teqeq	r0, r2
 81003b0:	bf1f      	itttt	ne
 81003b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 81003b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 81003ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 81003be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 81003c2:	f000 80e2 	beq.w	810058a <__adddf3+0x1ee>
 81003c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 81003ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 81003ce:	bfb8      	it	lt
 81003d0:	426d      	neglt	r5, r5
 81003d2:	dd0c      	ble.n	81003ee <__adddf3+0x52>
 81003d4:	442c      	add	r4, r5
 81003d6:	ea80 0202 	eor.w	r2, r0, r2
 81003da:	ea81 0303 	eor.w	r3, r1, r3
 81003de:	ea82 0000 	eor.w	r0, r2, r0
 81003e2:	ea83 0101 	eor.w	r1, r3, r1
 81003e6:	ea80 0202 	eor.w	r2, r0, r2
 81003ea:	ea81 0303 	eor.w	r3, r1, r3
 81003ee:	2d36      	cmp	r5, #54	@ 0x36
 81003f0:	bf88      	it	hi
 81003f2:	bd30      	pophi	{r4, r5, pc}
 81003f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 81003f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 81003fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8100400:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8100404:	d002      	beq.n	810040c <__adddf3+0x70>
 8100406:	4240      	negs	r0, r0
 8100408:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 810040c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8100410:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8100414:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8100418:	d002      	beq.n	8100420 <__adddf3+0x84>
 810041a:	4252      	negs	r2, r2
 810041c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8100420:	ea94 0f05 	teq	r4, r5
 8100424:	f000 80a7 	beq.w	8100576 <__adddf3+0x1da>
 8100428:	f1a4 0401 	sub.w	r4, r4, #1
 810042c:	f1d5 0e20 	rsbs	lr, r5, #32
 8100430:	db0d      	blt.n	810044e <__adddf3+0xb2>
 8100432:	fa02 fc0e 	lsl.w	ip, r2, lr
 8100436:	fa22 f205 	lsr.w	r2, r2, r5
 810043a:	1880      	adds	r0, r0, r2
 810043c:	f141 0100 	adc.w	r1, r1, #0
 8100440:	fa03 f20e 	lsl.w	r2, r3, lr
 8100444:	1880      	adds	r0, r0, r2
 8100446:	fa43 f305 	asr.w	r3, r3, r5
 810044a:	4159      	adcs	r1, r3
 810044c:	e00e      	b.n	810046c <__adddf3+0xd0>
 810044e:	f1a5 0520 	sub.w	r5, r5, #32
 8100452:	f10e 0e20 	add.w	lr, lr, #32
 8100456:	2a01      	cmp	r2, #1
 8100458:	fa03 fc0e 	lsl.w	ip, r3, lr
 810045c:	bf28      	it	cs
 810045e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8100462:	fa43 f305 	asr.w	r3, r3, r5
 8100466:	18c0      	adds	r0, r0, r3
 8100468:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 810046c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8100470:	d507      	bpl.n	8100482 <__adddf3+0xe6>
 8100472:	f04f 0e00 	mov.w	lr, #0
 8100476:	f1dc 0c00 	rsbs	ip, ip, #0
 810047a:	eb7e 0000 	sbcs.w	r0, lr, r0
 810047e:	eb6e 0101 	sbc.w	r1, lr, r1
 8100482:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8100486:	d31b      	bcc.n	81004c0 <__adddf3+0x124>
 8100488:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 810048c:	d30c      	bcc.n	81004a8 <__adddf3+0x10c>
 810048e:	0849      	lsrs	r1, r1, #1
 8100490:	ea5f 0030 	movs.w	r0, r0, rrx
 8100494:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8100498:	f104 0401 	add.w	r4, r4, #1
 810049c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 81004a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 81004a4:	f080 809a 	bcs.w	81005dc <__adddf3+0x240>
 81004a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 81004ac:	bf08      	it	eq
 81004ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 81004b2:	f150 0000 	adcs.w	r0, r0, #0
 81004b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 81004ba:	ea41 0105 	orr.w	r1, r1, r5
 81004be:	bd30      	pop	{r4, r5, pc}
 81004c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 81004c4:	4140      	adcs	r0, r0
 81004c6:	eb41 0101 	adc.w	r1, r1, r1
 81004ca:	3c01      	subs	r4, #1
 81004cc:	bf28      	it	cs
 81004ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 81004d2:	d2e9      	bcs.n	81004a8 <__adddf3+0x10c>
 81004d4:	f091 0f00 	teq	r1, #0
 81004d8:	bf04      	itt	eq
 81004da:	4601      	moveq	r1, r0
 81004dc:	2000      	moveq	r0, #0
 81004de:	fab1 f381 	clz	r3, r1
 81004e2:	bf08      	it	eq
 81004e4:	3320      	addeq	r3, #32
 81004e6:	f1a3 030b 	sub.w	r3, r3, #11
 81004ea:	f1b3 0220 	subs.w	r2, r3, #32
 81004ee:	da0c      	bge.n	810050a <__adddf3+0x16e>
 81004f0:	320c      	adds	r2, #12
 81004f2:	dd08      	ble.n	8100506 <__adddf3+0x16a>
 81004f4:	f102 0c14 	add.w	ip, r2, #20
 81004f8:	f1c2 020c 	rsb	r2, r2, #12
 81004fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8100500:	fa21 f102 	lsr.w	r1, r1, r2
 8100504:	e00c      	b.n	8100520 <__adddf3+0x184>
 8100506:	f102 0214 	add.w	r2, r2, #20
 810050a:	bfd8      	it	le
 810050c:	f1c2 0c20 	rsble	ip, r2, #32
 8100510:	fa01 f102 	lsl.w	r1, r1, r2
 8100514:	fa20 fc0c 	lsr.w	ip, r0, ip
 8100518:	bfdc      	itt	le
 810051a:	ea41 010c 	orrle.w	r1, r1, ip
 810051e:	4090      	lslle	r0, r2
 8100520:	1ae4      	subs	r4, r4, r3
 8100522:	bfa2      	ittt	ge
 8100524:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8100528:	4329      	orrge	r1, r5
 810052a:	bd30      	popge	{r4, r5, pc}
 810052c:	ea6f 0404 	mvn.w	r4, r4
 8100530:	3c1f      	subs	r4, #31
 8100532:	da1c      	bge.n	810056e <__adddf3+0x1d2>
 8100534:	340c      	adds	r4, #12
 8100536:	dc0e      	bgt.n	8100556 <__adddf3+0x1ba>
 8100538:	f104 0414 	add.w	r4, r4, #20
 810053c:	f1c4 0220 	rsb	r2, r4, #32
 8100540:	fa20 f004 	lsr.w	r0, r0, r4
 8100544:	fa01 f302 	lsl.w	r3, r1, r2
 8100548:	ea40 0003 	orr.w	r0, r0, r3
 810054c:	fa21 f304 	lsr.w	r3, r1, r4
 8100550:	ea45 0103 	orr.w	r1, r5, r3
 8100554:	bd30      	pop	{r4, r5, pc}
 8100556:	f1c4 040c 	rsb	r4, r4, #12
 810055a:	f1c4 0220 	rsb	r2, r4, #32
 810055e:	fa20 f002 	lsr.w	r0, r0, r2
 8100562:	fa01 f304 	lsl.w	r3, r1, r4
 8100566:	ea40 0003 	orr.w	r0, r0, r3
 810056a:	4629      	mov	r1, r5
 810056c:	bd30      	pop	{r4, r5, pc}
 810056e:	fa21 f004 	lsr.w	r0, r1, r4
 8100572:	4629      	mov	r1, r5
 8100574:	bd30      	pop	{r4, r5, pc}
 8100576:	f094 0f00 	teq	r4, #0
 810057a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 810057e:	bf06      	itte	eq
 8100580:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8100584:	3401      	addeq	r4, #1
 8100586:	3d01      	subne	r5, #1
 8100588:	e74e      	b.n	8100428 <__adddf3+0x8c>
 810058a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 810058e:	bf18      	it	ne
 8100590:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8100594:	d029      	beq.n	81005ea <__adddf3+0x24e>
 8100596:	ea94 0f05 	teq	r4, r5
 810059a:	bf08      	it	eq
 810059c:	ea90 0f02 	teqeq	r0, r2
 81005a0:	d005      	beq.n	81005ae <__adddf3+0x212>
 81005a2:	ea54 0c00 	orrs.w	ip, r4, r0
 81005a6:	bf04      	itt	eq
 81005a8:	4619      	moveq	r1, r3
 81005aa:	4610      	moveq	r0, r2
 81005ac:	bd30      	pop	{r4, r5, pc}
 81005ae:	ea91 0f03 	teq	r1, r3
 81005b2:	bf1e      	ittt	ne
 81005b4:	2100      	movne	r1, #0
 81005b6:	2000      	movne	r0, #0
 81005b8:	bd30      	popne	{r4, r5, pc}
 81005ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 81005be:	d105      	bne.n	81005cc <__adddf3+0x230>
 81005c0:	0040      	lsls	r0, r0, #1
 81005c2:	4149      	adcs	r1, r1
 81005c4:	bf28      	it	cs
 81005c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 81005ca:	bd30      	pop	{r4, r5, pc}
 81005cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 81005d0:	bf3c      	itt	cc
 81005d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 81005d6:	bd30      	popcc	{r4, r5, pc}
 81005d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 81005dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 81005e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 81005e4:	f04f 0000 	mov.w	r0, #0
 81005e8:	bd30      	pop	{r4, r5, pc}
 81005ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 81005ee:	bf1a      	itte	ne
 81005f0:	4619      	movne	r1, r3
 81005f2:	4610      	movne	r0, r2
 81005f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 81005f8:	bf1c      	itt	ne
 81005fa:	460b      	movne	r3, r1
 81005fc:	4602      	movne	r2, r0
 81005fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8100602:	bf06      	itte	eq
 8100604:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8100608:	ea91 0f03 	teqeq	r1, r3
 810060c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8100610:	bd30      	pop	{r4, r5, pc}
 8100612:	bf00      	nop

08100614 <__aeabi_ui2d>:
 8100614:	f090 0f00 	teq	r0, #0
 8100618:	bf04      	itt	eq
 810061a:	2100      	moveq	r1, #0
 810061c:	4770      	bxeq	lr
 810061e:	b530      	push	{r4, r5, lr}
 8100620:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8100624:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8100628:	f04f 0500 	mov.w	r5, #0
 810062c:	f04f 0100 	mov.w	r1, #0
 8100630:	e750      	b.n	81004d4 <__adddf3+0x138>
 8100632:	bf00      	nop

08100634 <__aeabi_i2d>:
 8100634:	f090 0f00 	teq	r0, #0
 8100638:	bf04      	itt	eq
 810063a:	2100      	moveq	r1, #0
 810063c:	4770      	bxeq	lr
 810063e:	b530      	push	{r4, r5, lr}
 8100640:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8100644:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8100648:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 810064c:	bf48      	it	mi
 810064e:	4240      	negmi	r0, r0
 8100650:	f04f 0100 	mov.w	r1, #0
 8100654:	e73e      	b.n	81004d4 <__adddf3+0x138>
 8100656:	bf00      	nop

08100658 <__aeabi_f2d>:
 8100658:	0042      	lsls	r2, r0, #1
 810065a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 810065e:	ea4f 0131 	mov.w	r1, r1, rrx
 8100662:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8100666:	bf1f      	itttt	ne
 8100668:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 810066c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8100670:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8100674:	4770      	bxne	lr
 8100676:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 810067a:	bf08      	it	eq
 810067c:	4770      	bxeq	lr
 810067e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8100682:	bf04      	itt	eq
 8100684:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8100688:	4770      	bxeq	lr
 810068a:	b530      	push	{r4, r5, lr}
 810068c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8100690:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8100694:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8100698:	e71c      	b.n	81004d4 <__adddf3+0x138>
 810069a:	bf00      	nop

0810069c <__aeabi_ul2d>:
 810069c:	ea50 0201 	orrs.w	r2, r0, r1
 81006a0:	bf08      	it	eq
 81006a2:	4770      	bxeq	lr
 81006a4:	b530      	push	{r4, r5, lr}
 81006a6:	f04f 0500 	mov.w	r5, #0
 81006aa:	e00a      	b.n	81006c2 <__aeabi_l2d+0x16>

081006ac <__aeabi_l2d>:
 81006ac:	ea50 0201 	orrs.w	r2, r0, r1
 81006b0:	bf08      	it	eq
 81006b2:	4770      	bxeq	lr
 81006b4:	b530      	push	{r4, r5, lr}
 81006b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 81006ba:	d502      	bpl.n	81006c2 <__aeabi_l2d+0x16>
 81006bc:	4240      	negs	r0, r0
 81006be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 81006c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 81006c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 81006ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 81006ce:	f43f aed8 	beq.w	8100482 <__adddf3+0xe6>
 81006d2:	f04f 0203 	mov.w	r2, #3
 81006d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 81006da:	bf18      	it	ne
 81006dc:	3203      	addne	r2, #3
 81006de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 81006e2:	bf18      	it	ne
 81006e4:	3203      	addne	r2, #3
 81006e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 81006ea:	f1c2 0320 	rsb	r3, r2, #32
 81006ee:	fa00 fc03 	lsl.w	ip, r0, r3
 81006f2:	fa20 f002 	lsr.w	r0, r0, r2
 81006f6:	fa01 fe03 	lsl.w	lr, r1, r3
 81006fa:	ea40 000e 	orr.w	r0, r0, lr
 81006fe:	fa21 f102 	lsr.w	r1, r1, r2
 8100702:	4414      	add	r4, r2
 8100704:	e6bd      	b.n	8100482 <__adddf3+0xe6>
 8100706:	bf00      	nop

08100708 <__aeabi_dmul>:
 8100708:	b570      	push	{r4, r5, r6, lr}
 810070a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 810070e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8100712:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8100716:	bf1d      	ittte	ne
 8100718:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 810071c:	ea94 0f0c 	teqne	r4, ip
 8100720:	ea95 0f0c 	teqne	r5, ip
 8100724:	f000 f8de 	bleq	81008e4 <__aeabi_dmul+0x1dc>
 8100728:	442c      	add	r4, r5
 810072a:	ea81 0603 	eor.w	r6, r1, r3
 810072e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8100732:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8100736:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 810073a:	bf18      	it	ne
 810073c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8100740:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8100744:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8100748:	d038      	beq.n	81007bc <__aeabi_dmul+0xb4>
 810074a:	fba0 ce02 	umull	ip, lr, r0, r2
 810074e:	f04f 0500 	mov.w	r5, #0
 8100752:	fbe1 e502 	umlal	lr, r5, r1, r2
 8100756:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 810075a:	fbe0 e503 	umlal	lr, r5, r0, r3
 810075e:	f04f 0600 	mov.w	r6, #0
 8100762:	fbe1 5603 	umlal	r5, r6, r1, r3
 8100766:	f09c 0f00 	teq	ip, #0
 810076a:	bf18      	it	ne
 810076c:	f04e 0e01 	orrne.w	lr, lr, #1
 8100770:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8100774:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8100778:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 810077c:	d204      	bcs.n	8100788 <__aeabi_dmul+0x80>
 810077e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8100782:	416d      	adcs	r5, r5
 8100784:	eb46 0606 	adc.w	r6, r6, r6
 8100788:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 810078c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8100790:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8100794:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8100798:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 810079c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 81007a0:	bf88      	it	hi
 81007a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 81007a6:	d81e      	bhi.n	81007e6 <__aeabi_dmul+0xde>
 81007a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 81007ac:	bf08      	it	eq
 81007ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 81007b2:	f150 0000 	adcs.w	r0, r0, #0
 81007b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 81007ba:	bd70      	pop	{r4, r5, r6, pc}
 81007bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 81007c0:	ea46 0101 	orr.w	r1, r6, r1
 81007c4:	ea40 0002 	orr.w	r0, r0, r2
 81007c8:	ea81 0103 	eor.w	r1, r1, r3
 81007cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 81007d0:	bfc2      	ittt	gt
 81007d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 81007d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 81007da:	bd70      	popgt	{r4, r5, r6, pc}
 81007dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 81007e0:	f04f 0e00 	mov.w	lr, #0
 81007e4:	3c01      	subs	r4, #1
 81007e6:	f300 80ab 	bgt.w	8100940 <__aeabi_dmul+0x238>
 81007ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 81007ee:	bfde      	ittt	le
 81007f0:	2000      	movle	r0, #0
 81007f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 81007f6:	bd70      	pople	{r4, r5, r6, pc}
 81007f8:	f1c4 0400 	rsb	r4, r4, #0
 81007fc:	3c20      	subs	r4, #32
 81007fe:	da35      	bge.n	810086c <__aeabi_dmul+0x164>
 8100800:	340c      	adds	r4, #12
 8100802:	dc1b      	bgt.n	810083c <__aeabi_dmul+0x134>
 8100804:	f104 0414 	add.w	r4, r4, #20
 8100808:	f1c4 0520 	rsb	r5, r4, #32
 810080c:	fa00 f305 	lsl.w	r3, r0, r5
 8100810:	fa20 f004 	lsr.w	r0, r0, r4
 8100814:	fa01 f205 	lsl.w	r2, r1, r5
 8100818:	ea40 0002 	orr.w	r0, r0, r2
 810081c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8100820:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8100824:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8100828:	fa21 f604 	lsr.w	r6, r1, r4
 810082c:	eb42 0106 	adc.w	r1, r2, r6
 8100830:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8100834:	bf08      	it	eq
 8100836:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 810083a:	bd70      	pop	{r4, r5, r6, pc}
 810083c:	f1c4 040c 	rsb	r4, r4, #12
 8100840:	f1c4 0520 	rsb	r5, r4, #32
 8100844:	fa00 f304 	lsl.w	r3, r0, r4
 8100848:	fa20 f005 	lsr.w	r0, r0, r5
 810084c:	fa01 f204 	lsl.w	r2, r1, r4
 8100850:	ea40 0002 	orr.w	r0, r0, r2
 8100854:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8100858:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 810085c:	f141 0100 	adc.w	r1, r1, #0
 8100860:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8100864:	bf08      	it	eq
 8100866:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 810086a:	bd70      	pop	{r4, r5, r6, pc}
 810086c:	f1c4 0520 	rsb	r5, r4, #32
 8100870:	fa00 f205 	lsl.w	r2, r0, r5
 8100874:	ea4e 0e02 	orr.w	lr, lr, r2
 8100878:	fa20 f304 	lsr.w	r3, r0, r4
 810087c:	fa01 f205 	lsl.w	r2, r1, r5
 8100880:	ea43 0302 	orr.w	r3, r3, r2
 8100884:	fa21 f004 	lsr.w	r0, r1, r4
 8100888:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 810088c:	fa21 f204 	lsr.w	r2, r1, r4
 8100890:	ea20 0002 	bic.w	r0, r0, r2
 8100894:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8100898:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 810089c:	bf08      	it	eq
 810089e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 81008a2:	bd70      	pop	{r4, r5, r6, pc}
 81008a4:	f094 0f00 	teq	r4, #0
 81008a8:	d10f      	bne.n	81008ca <__aeabi_dmul+0x1c2>
 81008aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 81008ae:	0040      	lsls	r0, r0, #1
 81008b0:	eb41 0101 	adc.w	r1, r1, r1
 81008b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 81008b8:	bf08      	it	eq
 81008ba:	3c01      	subeq	r4, #1
 81008bc:	d0f7      	beq.n	81008ae <__aeabi_dmul+0x1a6>
 81008be:	ea41 0106 	orr.w	r1, r1, r6
 81008c2:	f095 0f00 	teq	r5, #0
 81008c6:	bf18      	it	ne
 81008c8:	4770      	bxne	lr
 81008ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 81008ce:	0052      	lsls	r2, r2, #1
 81008d0:	eb43 0303 	adc.w	r3, r3, r3
 81008d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 81008d8:	bf08      	it	eq
 81008da:	3d01      	subeq	r5, #1
 81008dc:	d0f7      	beq.n	81008ce <__aeabi_dmul+0x1c6>
 81008de:	ea43 0306 	orr.w	r3, r3, r6
 81008e2:	4770      	bx	lr
 81008e4:	ea94 0f0c 	teq	r4, ip
 81008e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 81008ec:	bf18      	it	ne
 81008ee:	ea95 0f0c 	teqne	r5, ip
 81008f2:	d00c      	beq.n	810090e <__aeabi_dmul+0x206>
 81008f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 81008f8:	bf18      	it	ne
 81008fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 81008fe:	d1d1      	bne.n	81008a4 <__aeabi_dmul+0x19c>
 8100900:	ea81 0103 	eor.w	r1, r1, r3
 8100904:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8100908:	f04f 0000 	mov.w	r0, #0
 810090c:	bd70      	pop	{r4, r5, r6, pc}
 810090e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8100912:	bf06      	itte	eq
 8100914:	4610      	moveq	r0, r2
 8100916:	4619      	moveq	r1, r3
 8100918:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 810091c:	d019      	beq.n	8100952 <__aeabi_dmul+0x24a>
 810091e:	ea94 0f0c 	teq	r4, ip
 8100922:	d102      	bne.n	810092a <__aeabi_dmul+0x222>
 8100924:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8100928:	d113      	bne.n	8100952 <__aeabi_dmul+0x24a>
 810092a:	ea95 0f0c 	teq	r5, ip
 810092e:	d105      	bne.n	810093c <__aeabi_dmul+0x234>
 8100930:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8100934:	bf1c      	itt	ne
 8100936:	4610      	movne	r0, r2
 8100938:	4619      	movne	r1, r3
 810093a:	d10a      	bne.n	8100952 <__aeabi_dmul+0x24a>
 810093c:	ea81 0103 	eor.w	r1, r1, r3
 8100940:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8100944:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8100948:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 810094c:	f04f 0000 	mov.w	r0, #0
 8100950:	bd70      	pop	{r4, r5, r6, pc}
 8100952:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8100956:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 810095a:	bd70      	pop	{r4, r5, r6, pc}

0810095c <__aeabi_ddiv>:
 810095c:	b570      	push	{r4, r5, r6, lr}
 810095e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8100962:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8100966:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 810096a:	bf1d      	ittte	ne
 810096c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8100970:	ea94 0f0c 	teqne	r4, ip
 8100974:	ea95 0f0c 	teqne	r5, ip
 8100978:	f000 f8a7 	bleq	8100aca <__aeabi_ddiv+0x16e>
 810097c:	eba4 0405 	sub.w	r4, r4, r5
 8100980:	ea81 0e03 	eor.w	lr, r1, r3
 8100984:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8100988:	ea4f 3101 	mov.w	r1, r1, lsl #12
 810098c:	f000 8088 	beq.w	8100aa0 <__aeabi_ddiv+0x144>
 8100990:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8100994:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8100998:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 810099c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 81009a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 81009a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 81009a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 81009ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 81009b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 81009b4:	429d      	cmp	r5, r3
 81009b6:	bf08      	it	eq
 81009b8:	4296      	cmpeq	r6, r2
 81009ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 81009be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 81009c2:	d202      	bcs.n	81009ca <__aeabi_ddiv+0x6e>
 81009c4:	085b      	lsrs	r3, r3, #1
 81009c6:	ea4f 0232 	mov.w	r2, r2, rrx
 81009ca:	1ab6      	subs	r6, r6, r2
 81009cc:	eb65 0503 	sbc.w	r5, r5, r3
 81009d0:	085b      	lsrs	r3, r3, #1
 81009d2:	ea4f 0232 	mov.w	r2, r2, rrx
 81009d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 81009da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 81009de:	ebb6 0e02 	subs.w	lr, r6, r2
 81009e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 81009e6:	bf22      	ittt	cs
 81009e8:	1ab6      	subcs	r6, r6, r2
 81009ea:	4675      	movcs	r5, lr
 81009ec:	ea40 000c 	orrcs.w	r0, r0, ip
 81009f0:	085b      	lsrs	r3, r3, #1
 81009f2:	ea4f 0232 	mov.w	r2, r2, rrx
 81009f6:	ebb6 0e02 	subs.w	lr, r6, r2
 81009fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 81009fe:	bf22      	ittt	cs
 8100a00:	1ab6      	subcs	r6, r6, r2
 8100a02:	4675      	movcs	r5, lr
 8100a04:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8100a08:	085b      	lsrs	r3, r3, #1
 8100a0a:	ea4f 0232 	mov.w	r2, r2, rrx
 8100a0e:	ebb6 0e02 	subs.w	lr, r6, r2
 8100a12:	eb75 0e03 	sbcs.w	lr, r5, r3
 8100a16:	bf22      	ittt	cs
 8100a18:	1ab6      	subcs	r6, r6, r2
 8100a1a:	4675      	movcs	r5, lr
 8100a1c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8100a20:	085b      	lsrs	r3, r3, #1
 8100a22:	ea4f 0232 	mov.w	r2, r2, rrx
 8100a26:	ebb6 0e02 	subs.w	lr, r6, r2
 8100a2a:	eb75 0e03 	sbcs.w	lr, r5, r3
 8100a2e:	bf22      	ittt	cs
 8100a30:	1ab6      	subcs	r6, r6, r2
 8100a32:	4675      	movcs	r5, lr
 8100a34:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8100a38:	ea55 0e06 	orrs.w	lr, r5, r6
 8100a3c:	d018      	beq.n	8100a70 <__aeabi_ddiv+0x114>
 8100a3e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8100a42:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8100a46:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8100a4a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8100a4e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8100a52:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8100a56:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8100a5a:	d1c0      	bne.n	81009de <__aeabi_ddiv+0x82>
 8100a5c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8100a60:	d10b      	bne.n	8100a7a <__aeabi_ddiv+0x11e>
 8100a62:	ea41 0100 	orr.w	r1, r1, r0
 8100a66:	f04f 0000 	mov.w	r0, #0
 8100a6a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8100a6e:	e7b6      	b.n	81009de <__aeabi_ddiv+0x82>
 8100a70:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8100a74:	bf04      	itt	eq
 8100a76:	4301      	orreq	r1, r0
 8100a78:	2000      	moveq	r0, #0
 8100a7a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8100a7e:	bf88      	it	hi
 8100a80:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8100a84:	f63f aeaf 	bhi.w	81007e6 <__aeabi_dmul+0xde>
 8100a88:	ebb5 0c03 	subs.w	ip, r5, r3
 8100a8c:	bf04      	itt	eq
 8100a8e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8100a92:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8100a96:	f150 0000 	adcs.w	r0, r0, #0
 8100a9a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8100a9e:	bd70      	pop	{r4, r5, r6, pc}
 8100aa0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8100aa4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8100aa8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8100aac:	bfc2      	ittt	gt
 8100aae:	ebd4 050c 	rsbsgt	r5, r4, ip
 8100ab2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8100ab6:	bd70      	popgt	{r4, r5, r6, pc}
 8100ab8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8100abc:	f04f 0e00 	mov.w	lr, #0
 8100ac0:	3c01      	subs	r4, #1
 8100ac2:	e690      	b.n	81007e6 <__aeabi_dmul+0xde>
 8100ac4:	ea45 0e06 	orr.w	lr, r5, r6
 8100ac8:	e68d      	b.n	81007e6 <__aeabi_dmul+0xde>
 8100aca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8100ace:	ea94 0f0c 	teq	r4, ip
 8100ad2:	bf08      	it	eq
 8100ad4:	ea95 0f0c 	teqeq	r5, ip
 8100ad8:	f43f af3b 	beq.w	8100952 <__aeabi_dmul+0x24a>
 8100adc:	ea94 0f0c 	teq	r4, ip
 8100ae0:	d10a      	bne.n	8100af8 <__aeabi_ddiv+0x19c>
 8100ae2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8100ae6:	f47f af34 	bne.w	8100952 <__aeabi_dmul+0x24a>
 8100aea:	ea95 0f0c 	teq	r5, ip
 8100aee:	f47f af25 	bne.w	810093c <__aeabi_dmul+0x234>
 8100af2:	4610      	mov	r0, r2
 8100af4:	4619      	mov	r1, r3
 8100af6:	e72c      	b.n	8100952 <__aeabi_dmul+0x24a>
 8100af8:	ea95 0f0c 	teq	r5, ip
 8100afc:	d106      	bne.n	8100b0c <__aeabi_ddiv+0x1b0>
 8100afe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8100b02:	f43f aefd 	beq.w	8100900 <__aeabi_dmul+0x1f8>
 8100b06:	4610      	mov	r0, r2
 8100b08:	4619      	mov	r1, r3
 8100b0a:	e722      	b.n	8100952 <__aeabi_dmul+0x24a>
 8100b0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8100b10:	bf18      	it	ne
 8100b12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8100b16:	f47f aec5 	bne.w	81008a4 <__aeabi_dmul+0x19c>
 8100b1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8100b1e:	f47f af0d 	bne.w	810093c <__aeabi_dmul+0x234>
 8100b22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8100b26:	f47f aeeb 	bne.w	8100900 <__aeabi_dmul+0x1f8>
 8100b2a:	e712      	b.n	8100952 <__aeabi_dmul+0x24a>

08100b2c <__gedf2>:
 8100b2c:	f04f 3cff 	mov.w	ip, #4294967295
 8100b30:	e006      	b.n	8100b40 <__cmpdf2+0x4>
 8100b32:	bf00      	nop

08100b34 <__ledf2>:
 8100b34:	f04f 0c01 	mov.w	ip, #1
 8100b38:	e002      	b.n	8100b40 <__cmpdf2+0x4>
 8100b3a:	bf00      	nop

08100b3c <__cmpdf2>:
 8100b3c:	f04f 0c01 	mov.w	ip, #1
 8100b40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8100b44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8100b48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8100b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8100b50:	bf18      	it	ne
 8100b52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8100b56:	d01b      	beq.n	8100b90 <__cmpdf2+0x54>
 8100b58:	b001      	add	sp, #4
 8100b5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8100b5e:	bf0c      	ite	eq
 8100b60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8100b64:	ea91 0f03 	teqne	r1, r3
 8100b68:	bf02      	ittt	eq
 8100b6a:	ea90 0f02 	teqeq	r0, r2
 8100b6e:	2000      	moveq	r0, #0
 8100b70:	4770      	bxeq	lr
 8100b72:	f110 0f00 	cmn.w	r0, #0
 8100b76:	ea91 0f03 	teq	r1, r3
 8100b7a:	bf58      	it	pl
 8100b7c:	4299      	cmppl	r1, r3
 8100b7e:	bf08      	it	eq
 8100b80:	4290      	cmpeq	r0, r2
 8100b82:	bf2c      	ite	cs
 8100b84:	17d8      	asrcs	r0, r3, #31
 8100b86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8100b8a:	f040 0001 	orr.w	r0, r0, #1
 8100b8e:	4770      	bx	lr
 8100b90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8100b94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8100b98:	d102      	bne.n	8100ba0 <__cmpdf2+0x64>
 8100b9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8100b9e:	d107      	bne.n	8100bb0 <__cmpdf2+0x74>
 8100ba0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8100ba4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8100ba8:	d1d6      	bne.n	8100b58 <__cmpdf2+0x1c>
 8100baa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8100bae:	d0d3      	beq.n	8100b58 <__cmpdf2+0x1c>
 8100bb0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8100bb4:	4770      	bx	lr
 8100bb6:	bf00      	nop

08100bb8 <__aeabi_cdrcmple>:
 8100bb8:	4684      	mov	ip, r0
 8100bba:	4610      	mov	r0, r2
 8100bbc:	4662      	mov	r2, ip
 8100bbe:	468c      	mov	ip, r1
 8100bc0:	4619      	mov	r1, r3
 8100bc2:	4663      	mov	r3, ip
 8100bc4:	e000      	b.n	8100bc8 <__aeabi_cdcmpeq>
 8100bc6:	bf00      	nop

08100bc8 <__aeabi_cdcmpeq>:
 8100bc8:	b501      	push	{r0, lr}
 8100bca:	f7ff ffb7 	bl	8100b3c <__cmpdf2>
 8100bce:	2800      	cmp	r0, #0
 8100bd0:	bf48      	it	mi
 8100bd2:	f110 0f00 	cmnmi.w	r0, #0
 8100bd6:	bd01      	pop	{r0, pc}

08100bd8 <__aeabi_dcmpeq>:
 8100bd8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8100bdc:	f7ff fff4 	bl	8100bc8 <__aeabi_cdcmpeq>
 8100be0:	bf0c      	ite	eq
 8100be2:	2001      	moveq	r0, #1
 8100be4:	2000      	movne	r0, #0
 8100be6:	f85d fb08 	ldr.w	pc, [sp], #8
 8100bea:	bf00      	nop

08100bec <__aeabi_dcmplt>:
 8100bec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8100bf0:	f7ff ffea 	bl	8100bc8 <__aeabi_cdcmpeq>
 8100bf4:	bf34      	ite	cc
 8100bf6:	2001      	movcc	r0, #1
 8100bf8:	2000      	movcs	r0, #0
 8100bfa:	f85d fb08 	ldr.w	pc, [sp], #8
 8100bfe:	bf00      	nop

08100c00 <__aeabi_dcmple>:
 8100c00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8100c04:	f7ff ffe0 	bl	8100bc8 <__aeabi_cdcmpeq>
 8100c08:	bf94      	ite	ls
 8100c0a:	2001      	movls	r0, #1
 8100c0c:	2000      	movhi	r0, #0
 8100c0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8100c12:	bf00      	nop

08100c14 <__aeabi_dcmpge>:
 8100c14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8100c18:	f7ff ffce 	bl	8100bb8 <__aeabi_cdrcmple>
 8100c1c:	bf94      	ite	ls
 8100c1e:	2001      	movls	r0, #1
 8100c20:	2000      	movhi	r0, #0
 8100c22:	f85d fb08 	ldr.w	pc, [sp], #8
 8100c26:	bf00      	nop

08100c28 <__aeabi_dcmpgt>:
 8100c28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8100c2c:	f7ff ffc4 	bl	8100bb8 <__aeabi_cdrcmple>
 8100c30:	bf34      	ite	cc
 8100c32:	2001      	movcc	r0, #1
 8100c34:	2000      	movcs	r0, #0
 8100c36:	f85d fb08 	ldr.w	pc, [sp], #8
 8100c3a:	bf00      	nop

08100c3c <__aeabi_dcmpun>:
 8100c3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8100c40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8100c44:	d102      	bne.n	8100c4c <__aeabi_dcmpun+0x10>
 8100c46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8100c4a:	d10a      	bne.n	8100c62 <__aeabi_dcmpun+0x26>
 8100c4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8100c50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8100c54:	d102      	bne.n	8100c5c <__aeabi_dcmpun+0x20>
 8100c56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8100c5a:	d102      	bne.n	8100c62 <__aeabi_dcmpun+0x26>
 8100c5c:	f04f 0000 	mov.w	r0, #0
 8100c60:	4770      	bx	lr
 8100c62:	f04f 0001 	mov.w	r0, #1
 8100c66:	4770      	bx	lr

08100c68 <__aeabi_d2iz>:
 8100c68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8100c6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8100c70:	d215      	bcs.n	8100c9e <__aeabi_d2iz+0x36>
 8100c72:	d511      	bpl.n	8100c98 <__aeabi_d2iz+0x30>
 8100c74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8100c78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8100c7c:	d912      	bls.n	8100ca4 <__aeabi_d2iz+0x3c>
 8100c7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8100c82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8100c86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8100c8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8100c8e:	fa23 f002 	lsr.w	r0, r3, r2
 8100c92:	bf18      	it	ne
 8100c94:	4240      	negne	r0, r0
 8100c96:	4770      	bx	lr
 8100c98:	f04f 0000 	mov.w	r0, #0
 8100c9c:	4770      	bx	lr
 8100c9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8100ca2:	d105      	bne.n	8100cb0 <__aeabi_d2iz+0x48>
 8100ca4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8100ca8:	bf08      	it	eq
 8100caa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8100cae:	4770      	bx	lr
 8100cb0:	f04f 0000 	mov.w	r0, #0
 8100cb4:	4770      	bx	lr
 8100cb6:	bf00      	nop

08100cb8 <__aeabi_d2uiz>:
 8100cb8:	004a      	lsls	r2, r1, #1
 8100cba:	d211      	bcs.n	8100ce0 <__aeabi_d2uiz+0x28>
 8100cbc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8100cc0:	d211      	bcs.n	8100ce6 <__aeabi_d2uiz+0x2e>
 8100cc2:	d50d      	bpl.n	8100ce0 <__aeabi_d2uiz+0x28>
 8100cc4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8100cc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8100ccc:	d40e      	bmi.n	8100cec <__aeabi_d2uiz+0x34>
 8100cce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8100cd2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8100cd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8100cda:	fa23 f002 	lsr.w	r0, r3, r2
 8100cde:	4770      	bx	lr
 8100ce0:	f04f 0000 	mov.w	r0, #0
 8100ce4:	4770      	bx	lr
 8100ce6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8100cea:	d102      	bne.n	8100cf2 <__aeabi_d2uiz+0x3a>
 8100cec:	f04f 30ff 	mov.w	r0, #4294967295
 8100cf0:	4770      	bx	lr
 8100cf2:	f04f 0000 	mov.w	r0, #0
 8100cf6:	4770      	bx	lr

08100cf8 <__aeabi_d2f>:
 8100cf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8100cfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8100d00:	bf24      	itt	cs
 8100d02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8100d06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8100d0a:	d90d      	bls.n	8100d28 <__aeabi_d2f+0x30>
 8100d0c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8100d10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8100d14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8100d18:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8100d1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8100d20:	bf08      	it	eq
 8100d22:	f020 0001 	biceq.w	r0, r0, #1
 8100d26:	4770      	bx	lr
 8100d28:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8100d2c:	d121      	bne.n	8100d72 <__aeabi_d2f+0x7a>
 8100d2e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8100d32:	bfbc      	itt	lt
 8100d34:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8100d38:	4770      	bxlt	lr
 8100d3a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8100d3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8100d42:	f1c2 0218 	rsb	r2, r2, #24
 8100d46:	f1c2 0c20 	rsb	ip, r2, #32
 8100d4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8100d4e:	fa20 f002 	lsr.w	r0, r0, r2
 8100d52:	bf18      	it	ne
 8100d54:	f040 0001 	orrne.w	r0, r0, #1
 8100d58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8100d5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8100d60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8100d64:	ea40 000c 	orr.w	r0, r0, ip
 8100d68:	fa23 f302 	lsr.w	r3, r3, r2
 8100d6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8100d70:	e7cc      	b.n	8100d0c <__aeabi_d2f+0x14>
 8100d72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8100d76:	d107      	bne.n	8100d88 <__aeabi_d2f+0x90>
 8100d78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8100d7c:	bf1e      	ittt	ne
 8100d7e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8100d82:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8100d86:	4770      	bxne	lr
 8100d88:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8100d8c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8100d90:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8100d94:	4770      	bx	lr
 8100d96:	bf00      	nop

08100d98 <__aeabi_uldivmod>:
 8100d98:	b953      	cbnz	r3, 8100db0 <__aeabi_uldivmod+0x18>
 8100d9a:	b94a      	cbnz	r2, 8100db0 <__aeabi_uldivmod+0x18>
 8100d9c:	2900      	cmp	r1, #0
 8100d9e:	bf08      	it	eq
 8100da0:	2800      	cmpeq	r0, #0
 8100da2:	bf1c      	itt	ne
 8100da4:	f04f 31ff 	movne.w	r1, #4294967295
 8100da8:	f04f 30ff 	movne.w	r0, #4294967295
 8100dac:	f000 b9a0 	b.w	81010f0 <__aeabi_idiv0>
 8100db0:	f1ad 0c08 	sub.w	ip, sp, #8
 8100db4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8100db8:	f000 f83c 	bl	8100e34 <__udivmoddi4>
 8100dbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8100dc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8100dc4:	b004      	add	sp, #16
 8100dc6:	4770      	bx	lr

08100dc8 <__aeabi_d2lz>:
 8100dc8:	b538      	push	{r3, r4, r5, lr}
 8100dca:	2200      	movs	r2, #0
 8100dcc:	2300      	movs	r3, #0
 8100dce:	4604      	mov	r4, r0
 8100dd0:	460d      	mov	r5, r1
 8100dd2:	f7ff ff0b 	bl	8100bec <__aeabi_dcmplt>
 8100dd6:	b928      	cbnz	r0, 8100de4 <__aeabi_d2lz+0x1c>
 8100dd8:	4620      	mov	r0, r4
 8100dda:	4629      	mov	r1, r5
 8100ddc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8100de0:	f000 b80a 	b.w	8100df8 <__aeabi_d2ulz>
 8100de4:	4620      	mov	r0, r4
 8100de6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8100dea:	f000 f805 	bl	8100df8 <__aeabi_d2ulz>
 8100dee:	4240      	negs	r0, r0
 8100df0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8100df4:	bd38      	pop	{r3, r4, r5, pc}
 8100df6:	bf00      	nop

08100df8 <__aeabi_d2ulz>:
 8100df8:	b5d0      	push	{r4, r6, r7, lr}
 8100dfa:	4b0c      	ldr	r3, [pc, #48]	@ (8100e2c <__aeabi_d2ulz+0x34>)
 8100dfc:	2200      	movs	r2, #0
 8100dfe:	4606      	mov	r6, r0
 8100e00:	460f      	mov	r7, r1
 8100e02:	f7ff fc81 	bl	8100708 <__aeabi_dmul>
 8100e06:	f7ff ff57 	bl	8100cb8 <__aeabi_d2uiz>
 8100e0a:	4604      	mov	r4, r0
 8100e0c:	f7ff fc02 	bl	8100614 <__aeabi_ui2d>
 8100e10:	4b07      	ldr	r3, [pc, #28]	@ (8100e30 <__aeabi_d2ulz+0x38>)
 8100e12:	2200      	movs	r2, #0
 8100e14:	f7ff fc78 	bl	8100708 <__aeabi_dmul>
 8100e18:	4602      	mov	r2, r0
 8100e1a:	460b      	mov	r3, r1
 8100e1c:	4630      	mov	r0, r6
 8100e1e:	4639      	mov	r1, r7
 8100e20:	f7ff faba 	bl	8100398 <__aeabi_dsub>
 8100e24:	f7ff ff48 	bl	8100cb8 <__aeabi_d2uiz>
 8100e28:	4621      	mov	r1, r4
 8100e2a:	bdd0      	pop	{r4, r6, r7, pc}
 8100e2c:	3df00000 	.word	0x3df00000
 8100e30:	41f00000 	.word	0x41f00000

08100e34 <__udivmoddi4>:
 8100e34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8100e38:	9d08      	ldr	r5, [sp, #32]
 8100e3a:	460c      	mov	r4, r1
 8100e3c:	2b00      	cmp	r3, #0
 8100e3e:	d14e      	bne.n	8100ede <__udivmoddi4+0xaa>
 8100e40:	4694      	mov	ip, r2
 8100e42:	458c      	cmp	ip, r1
 8100e44:	4686      	mov	lr, r0
 8100e46:	fab2 f282 	clz	r2, r2
 8100e4a:	d962      	bls.n	8100f12 <__udivmoddi4+0xde>
 8100e4c:	b14a      	cbz	r2, 8100e62 <__udivmoddi4+0x2e>
 8100e4e:	f1c2 0320 	rsb	r3, r2, #32
 8100e52:	4091      	lsls	r1, r2
 8100e54:	fa20 f303 	lsr.w	r3, r0, r3
 8100e58:	fa0c fc02 	lsl.w	ip, ip, r2
 8100e5c:	4319      	orrs	r1, r3
 8100e5e:	fa00 fe02 	lsl.w	lr, r0, r2
 8100e62:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8100e66:	fa1f f68c 	uxth.w	r6, ip
 8100e6a:	fbb1 f4f7 	udiv	r4, r1, r7
 8100e6e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8100e72:	fb07 1114 	mls	r1, r7, r4, r1
 8100e76:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8100e7a:	fb04 f106 	mul.w	r1, r4, r6
 8100e7e:	4299      	cmp	r1, r3
 8100e80:	d90a      	bls.n	8100e98 <__udivmoddi4+0x64>
 8100e82:	eb1c 0303 	adds.w	r3, ip, r3
 8100e86:	f104 30ff 	add.w	r0, r4, #4294967295
 8100e8a:	f080 8112 	bcs.w	81010b2 <__udivmoddi4+0x27e>
 8100e8e:	4299      	cmp	r1, r3
 8100e90:	f240 810f 	bls.w	81010b2 <__udivmoddi4+0x27e>
 8100e94:	3c02      	subs	r4, #2
 8100e96:	4463      	add	r3, ip
 8100e98:	1a59      	subs	r1, r3, r1
 8100e9a:	fa1f f38e 	uxth.w	r3, lr
 8100e9e:	fbb1 f0f7 	udiv	r0, r1, r7
 8100ea2:	fb07 1110 	mls	r1, r7, r0, r1
 8100ea6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8100eaa:	fb00 f606 	mul.w	r6, r0, r6
 8100eae:	429e      	cmp	r6, r3
 8100eb0:	d90a      	bls.n	8100ec8 <__udivmoddi4+0x94>
 8100eb2:	eb1c 0303 	adds.w	r3, ip, r3
 8100eb6:	f100 31ff 	add.w	r1, r0, #4294967295
 8100eba:	f080 80fc 	bcs.w	81010b6 <__udivmoddi4+0x282>
 8100ebe:	429e      	cmp	r6, r3
 8100ec0:	f240 80f9 	bls.w	81010b6 <__udivmoddi4+0x282>
 8100ec4:	4463      	add	r3, ip
 8100ec6:	3802      	subs	r0, #2
 8100ec8:	1b9b      	subs	r3, r3, r6
 8100eca:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8100ece:	2100      	movs	r1, #0
 8100ed0:	b11d      	cbz	r5, 8100eda <__udivmoddi4+0xa6>
 8100ed2:	40d3      	lsrs	r3, r2
 8100ed4:	2200      	movs	r2, #0
 8100ed6:	e9c5 3200 	strd	r3, r2, [r5]
 8100eda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8100ede:	428b      	cmp	r3, r1
 8100ee0:	d905      	bls.n	8100eee <__udivmoddi4+0xba>
 8100ee2:	b10d      	cbz	r5, 8100ee8 <__udivmoddi4+0xb4>
 8100ee4:	e9c5 0100 	strd	r0, r1, [r5]
 8100ee8:	2100      	movs	r1, #0
 8100eea:	4608      	mov	r0, r1
 8100eec:	e7f5      	b.n	8100eda <__udivmoddi4+0xa6>
 8100eee:	fab3 f183 	clz	r1, r3
 8100ef2:	2900      	cmp	r1, #0
 8100ef4:	d146      	bne.n	8100f84 <__udivmoddi4+0x150>
 8100ef6:	42a3      	cmp	r3, r4
 8100ef8:	d302      	bcc.n	8100f00 <__udivmoddi4+0xcc>
 8100efa:	4290      	cmp	r0, r2
 8100efc:	f0c0 80f0 	bcc.w	81010e0 <__udivmoddi4+0x2ac>
 8100f00:	1a86      	subs	r6, r0, r2
 8100f02:	eb64 0303 	sbc.w	r3, r4, r3
 8100f06:	2001      	movs	r0, #1
 8100f08:	2d00      	cmp	r5, #0
 8100f0a:	d0e6      	beq.n	8100eda <__udivmoddi4+0xa6>
 8100f0c:	e9c5 6300 	strd	r6, r3, [r5]
 8100f10:	e7e3      	b.n	8100eda <__udivmoddi4+0xa6>
 8100f12:	2a00      	cmp	r2, #0
 8100f14:	f040 8090 	bne.w	8101038 <__udivmoddi4+0x204>
 8100f18:	eba1 040c 	sub.w	r4, r1, ip
 8100f1c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8100f20:	fa1f f78c 	uxth.w	r7, ip
 8100f24:	2101      	movs	r1, #1
 8100f26:	fbb4 f6f8 	udiv	r6, r4, r8
 8100f2a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8100f2e:	fb08 4416 	mls	r4, r8, r6, r4
 8100f32:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8100f36:	fb07 f006 	mul.w	r0, r7, r6
 8100f3a:	4298      	cmp	r0, r3
 8100f3c:	d908      	bls.n	8100f50 <__udivmoddi4+0x11c>
 8100f3e:	eb1c 0303 	adds.w	r3, ip, r3
 8100f42:	f106 34ff 	add.w	r4, r6, #4294967295
 8100f46:	d202      	bcs.n	8100f4e <__udivmoddi4+0x11a>
 8100f48:	4298      	cmp	r0, r3
 8100f4a:	f200 80cd 	bhi.w	81010e8 <__udivmoddi4+0x2b4>
 8100f4e:	4626      	mov	r6, r4
 8100f50:	1a1c      	subs	r4, r3, r0
 8100f52:	fa1f f38e 	uxth.w	r3, lr
 8100f56:	fbb4 f0f8 	udiv	r0, r4, r8
 8100f5a:	fb08 4410 	mls	r4, r8, r0, r4
 8100f5e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8100f62:	fb00 f707 	mul.w	r7, r0, r7
 8100f66:	429f      	cmp	r7, r3
 8100f68:	d908      	bls.n	8100f7c <__udivmoddi4+0x148>
 8100f6a:	eb1c 0303 	adds.w	r3, ip, r3
 8100f6e:	f100 34ff 	add.w	r4, r0, #4294967295
 8100f72:	d202      	bcs.n	8100f7a <__udivmoddi4+0x146>
 8100f74:	429f      	cmp	r7, r3
 8100f76:	f200 80b0 	bhi.w	81010da <__udivmoddi4+0x2a6>
 8100f7a:	4620      	mov	r0, r4
 8100f7c:	1bdb      	subs	r3, r3, r7
 8100f7e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8100f82:	e7a5      	b.n	8100ed0 <__udivmoddi4+0x9c>
 8100f84:	f1c1 0620 	rsb	r6, r1, #32
 8100f88:	408b      	lsls	r3, r1
 8100f8a:	fa22 f706 	lsr.w	r7, r2, r6
 8100f8e:	431f      	orrs	r7, r3
 8100f90:	fa20 fc06 	lsr.w	ip, r0, r6
 8100f94:	fa04 f301 	lsl.w	r3, r4, r1
 8100f98:	ea43 030c 	orr.w	r3, r3, ip
 8100f9c:	40f4      	lsrs	r4, r6
 8100f9e:	fa00 f801 	lsl.w	r8, r0, r1
 8100fa2:	0c38      	lsrs	r0, r7, #16
 8100fa4:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8100fa8:	fbb4 fef0 	udiv	lr, r4, r0
 8100fac:	fa1f fc87 	uxth.w	ip, r7
 8100fb0:	fb00 441e 	mls	r4, r0, lr, r4
 8100fb4:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8100fb8:	fb0e f90c 	mul.w	r9, lr, ip
 8100fbc:	45a1      	cmp	r9, r4
 8100fbe:	fa02 f201 	lsl.w	r2, r2, r1
 8100fc2:	d90a      	bls.n	8100fda <__udivmoddi4+0x1a6>
 8100fc4:	193c      	adds	r4, r7, r4
 8100fc6:	f10e 3aff 	add.w	sl, lr, #4294967295
 8100fca:	f080 8084 	bcs.w	81010d6 <__udivmoddi4+0x2a2>
 8100fce:	45a1      	cmp	r9, r4
 8100fd0:	f240 8081 	bls.w	81010d6 <__udivmoddi4+0x2a2>
 8100fd4:	f1ae 0e02 	sub.w	lr, lr, #2
 8100fd8:	443c      	add	r4, r7
 8100fda:	eba4 0409 	sub.w	r4, r4, r9
 8100fde:	fa1f f983 	uxth.w	r9, r3
 8100fe2:	fbb4 f3f0 	udiv	r3, r4, r0
 8100fe6:	fb00 4413 	mls	r4, r0, r3, r4
 8100fea:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8100fee:	fb03 fc0c 	mul.w	ip, r3, ip
 8100ff2:	45a4      	cmp	ip, r4
 8100ff4:	d907      	bls.n	8101006 <__udivmoddi4+0x1d2>
 8100ff6:	193c      	adds	r4, r7, r4
 8100ff8:	f103 30ff 	add.w	r0, r3, #4294967295
 8100ffc:	d267      	bcs.n	81010ce <__udivmoddi4+0x29a>
 8100ffe:	45a4      	cmp	ip, r4
 8101000:	d965      	bls.n	81010ce <__udivmoddi4+0x29a>
 8101002:	3b02      	subs	r3, #2
 8101004:	443c      	add	r4, r7
 8101006:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 810100a:	fba0 9302 	umull	r9, r3, r0, r2
 810100e:	eba4 040c 	sub.w	r4, r4, ip
 8101012:	429c      	cmp	r4, r3
 8101014:	46ce      	mov	lr, r9
 8101016:	469c      	mov	ip, r3
 8101018:	d351      	bcc.n	81010be <__udivmoddi4+0x28a>
 810101a:	d04e      	beq.n	81010ba <__udivmoddi4+0x286>
 810101c:	b155      	cbz	r5, 8101034 <__udivmoddi4+0x200>
 810101e:	ebb8 030e 	subs.w	r3, r8, lr
 8101022:	eb64 040c 	sbc.w	r4, r4, ip
 8101026:	fa04 f606 	lsl.w	r6, r4, r6
 810102a:	40cb      	lsrs	r3, r1
 810102c:	431e      	orrs	r6, r3
 810102e:	40cc      	lsrs	r4, r1
 8101030:	e9c5 6400 	strd	r6, r4, [r5]
 8101034:	2100      	movs	r1, #0
 8101036:	e750      	b.n	8100eda <__udivmoddi4+0xa6>
 8101038:	f1c2 0320 	rsb	r3, r2, #32
 810103c:	fa20 f103 	lsr.w	r1, r0, r3
 8101040:	fa0c fc02 	lsl.w	ip, ip, r2
 8101044:	fa24 f303 	lsr.w	r3, r4, r3
 8101048:	4094      	lsls	r4, r2
 810104a:	430c      	orrs	r4, r1
 810104c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8101050:	fa00 fe02 	lsl.w	lr, r0, r2
 8101054:	fa1f f78c 	uxth.w	r7, ip
 8101058:	fbb3 f0f8 	udiv	r0, r3, r8
 810105c:	fb08 3110 	mls	r1, r8, r0, r3
 8101060:	0c23      	lsrs	r3, r4, #16
 8101062:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8101066:	fb00 f107 	mul.w	r1, r0, r7
 810106a:	4299      	cmp	r1, r3
 810106c:	d908      	bls.n	8101080 <__udivmoddi4+0x24c>
 810106e:	eb1c 0303 	adds.w	r3, ip, r3
 8101072:	f100 36ff 	add.w	r6, r0, #4294967295
 8101076:	d22c      	bcs.n	81010d2 <__udivmoddi4+0x29e>
 8101078:	4299      	cmp	r1, r3
 810107a:	d92a      	bls.n	81010d2 <__udivmoddi4+0x29e>
 810107c:	3802      	subs	r0, #2
 810107e:	4463      	add	r3, ip
 8101080:	1a5b      	subs	r3, r3, r1
 8101082:	b2a4      	uxth	r4, r4
 8101084:	fbb3 f1f8 	udiv	r1, r3, r8
 8101088:	fb08 3311 	mls	r3, r8, r1, r3
 810108c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8101090:	fb01 f307 	mul.w	r3, r1, r7
 8101094:	42a3      	cmp	r3, r4
 8101096:	d908      	bls.n	81010aa <__udivmoddi4+0x276>
 8101098:	eb1c 0404 	adds.w	r4, ip, r4
 810109c:	f101 36ff 	add.w	r6, r1, #4294967295
 81010a0:	d213      	bcs.n	81010ca <__udivmoddi4+0x296>
 81010a2:	42a3      	cmp	r3, r4
 81010a4:	d911      	bls.n	81010ca <__udivmoddi4+0x296>
 81010a6:	3902      	subs	r1, #2
 81010a8:	4464      	add	r4, ip
 81010aa:	1ae4      	subs	r4, r4, r3
 81010ac:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 81010b0:	e739      	b.n	8100f26 <__udivmoddi4+0xf2>
 81010b2:	4604      	mov	r4, r0
 81010b4:	e6f0      	b.n	8100e98 <__udivmoddi4+0x64>
 81010b6:	4608      	mov	r0, r1
 81010b8:	e706      	b.n	8100ec8 <__udivmoddi4+0x94>
 81010ba:	45c8      	cmp	r8, r9
 81010bc:	d2ae      	bcs.n	810101c <__udivmoddi4+0x1e8>
 81010be:	ebb9 0e02 	subs.w	lr, r9, r2
 81010c2:	eb63 0c07 	sbc.w	ip, r3, r7
 81010c6:	3801      	subs	r0, #1
 81010c8:	e7a8      	b.n	810101c <__udivmoddi4+0x1e8>
 81010ca:	4631      	mov	r1, r6
 81010cc:	e7ed      	b.n	81010aa <__udivmoddi4+0x276>
 81010ce:	4603      	mov	r3, r0
 81010d0:	e799      	b.n	8101006 <__udivmoddi4+0x1d2>
 81010d2:	4630      	mov	r0, r6
 81010d4:	e7d4      	b.n	8101080 <__udivmoddi4+0x24c>
 81010d6:	46d6      	mov	lr, sl
 81010d8:	e77f      	b.n	8100fda <__udivmoddi4+0x1a6>
 81010da:	4463      	add	r3, ip
 81010dc:	3802      	subs	r0, #2
 81010de:	e74d      	b.n	8100f7c <__udivmoddi4+0x148>
 81010e0:	4606      	mov	r6, r0
 81010e2:	4623      	mov	r3, r4
 81010e4:	4608      	mov	r0, r1
 81010e6:	e70f      	b.n	8100f08 <__udivmoddi4+0xd4>
 81010e8:	3e02      	subs	r6, #2
 81010ea:	4463      	add	r3, ip
 81010ec:	e730      	b.n	8100f50 <__udivmoddi4+0x11c>
 81010ee:	bf00      	nop

081010f0 <__aeabi_idiv0>:
 81010f0:	4770      	bx	lr
 81010f2:	bf00      	nop

081010f4 <SystemInit>:
  */
void SystemInit (void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 81010f4:	4b07      	ldr	r3, [pc, #28]	@ (8101114 <SystemInit+0x20>)
 81010f6:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 81010fa:	f442 0270 	orr.w	r2, r2, #15728640	@ 0xf00000
 81010fe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 8101102:	691a      	ldr	r2, [r3, #16]
 8101104:	f042 0210 	orr.w	r2, r2, #16
 8101108:	611a      	str	r2, [r3, #16]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = D2_AXISRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BANK2_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 810110a:	f04f 6201 	mov.w	r2, #135266304	@ 0x8100000
 810110e:	609a      	str	r2, [r3, #8]
#else
#error Please #define CORE_CM4 or CORE_CM7
#endif
#endif

}
 8101110:	4770      	bx	lr
 8101112:	bf00      	nop
 8101114:	e000ed00 	.word	0xe000ed00

08101118 <MX_ADC1_Init>:
DMA_HandleTypeDef hdma_adc1;
DMA_HandleTypeDef hdma_adc3;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8101118:	b510      	push	{r4, lr}

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 810111a:	2400      	movs	r4, #0
{
 810111c:	b08a      	sub	sp, #40	@ 0x28
  ADC_ChannelConfTypeDef sConfig = {0};
 810111e:	221c      	movs	r2, #28
 8101120:	4621      	mov	r1, r4
 8101122:	a803      	add	r0, sp, #12
  ADC_MultiModeTypeDef multimode = {0};
 8101124:	e9cd 4400 	strd	r4, r4, [sp]
 8101128:	9402      	str	r4, [sp, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 810112a:	f00a fa2b 	bl	810b584 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 810112e:	482c      	ldr	r0, [pc, #176]	@ (81011e0 <MX_ADC1_Init+0xc8>)
 8101130:	4b2c      	ldr	r3, [pc, #176]	@ (81011e4 <MX_ADC1_Init+0xcc>)
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
  hadc1.Init.Resolution = ADC_RESOLUTION_16B;
 8101132:	6084      	str	r4, [r0, #8]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8101134:	e9c0 3400 	strd	r3, r4, [r0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8101138:	f04f 0e01 	mov.w	lr, #1
 810113c:	2304      	movs	r3, #4
 810113e:	e9c0 e303 	strd	lr, r3, [r0, #12]
  hadc1.Init.LowPowerAutoWait = DISABLE;
  hadc1.Init.ContinuousConvMode = DISABLE;
  hadc1.Init.NbrOfConversion = 3;
 8101142:	2303      	movs	r3, #3
 8101144:	6183      	str	r3, [r0, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T3_TRGO;
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8101146:	f44f 6190 	mov.w	r1, #1152	@ 0x480
 810114a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DMA_CIRCULAR;
 810114e:	62c3      	str	r3, [r0, #44]	@ 0x2c
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8101150:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8101154:	e9c0 1209 	strd	r1, r2, [r0, #36]	@ 0x24
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8101158:	e9c0 340c 	strd	r3, r4, [r0, #48]	@ 0x30
  hadc1.Init.LowPowerAutoWait = DISABLE;
 810115c:	8284      	strh	r4, [r0, #20]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 810115e:	7704      	strb	r4, [r0, #28]
  hadc1.Init.OversamplingMode = DISABLE;
 8101160:	f880 4038 	strb.w	r4, [r0, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8101164:	f001 fd9e 	bl	8102ca4 <HAL_ADC_Init>
 8101168:	b108      	cbz	r0, 810116e <MX_ADC1_Init+0x56>
  {
    Error_Handler();
 810116a:	f000 ffaf 	bl	81020cc <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 810116e:	481c      	ldr	r0, [pc, #112]	@ (81011e0 <MX_ADC1_Init+0xc8>)
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8101170:	9400      	str	r4, [sp, #0]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8101172:	4669      	mov	r1, sp
 8101174:	f001 feaa 	bl	8102ecc <HAL_ADCEx_MultiModeConfigChannel>
 8101178:	b108      	cbz	r0, 810117e <MX_ADC1_Init+0x66>
  {
    Error_Handler();
 810117a:	f000 ffa7 	bl	81020cc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_10;
  sConfig.Rank = ADC_REGULAR_RANK_1;
 810117e:	481a      	ldr	r0, [pc, #104]	@ (81011e8 <MX_ADC1_Init+0xd0>)
 8101180:	2306      	movs	r3, #6
 8101182:	e9cd 0303 	strd	r0, r3, [sp, #12]
  sConfig.SamplingTime = ADC_SAMPLETIME_16CYCLES_5;
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8101186:	2403      	movs	r4, #3
 8101188:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 810118c:	e9cd 4305 	strd	r4, r3, [sp, #20]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
  sConfig.Offset = 0;
 8101190:	f04f 0c04 	mov.w	ip, #4
 8101194:	2300      	movs	r3, #0
  sConfig.OffsetSignedSaturation = DISABLE;
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8101196:	4812      	ldr	r0, [pc, #72]	@ (81011e0 <MX_ADC1_Init+0xc8>)
  sConfig.OffsetSignedSaturation = DISABLE;
 8101198:	f88d 3025 	strb.w	r3, [sp, #37]	@ 0x25
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 810119c:	a903      	add	r1, sp, #12
  sConfig.Offset = 0;
 810119e:	e9cd c307 	strd	ip, r3, [sp, #28]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 81011a2:	f001 fac3 	bl	810272c <HAL_ADC_ConfigChannel>
 81011a6:	b108      	cbz	r0, 81011ac <MX_ADC1_Init+0x94>
  {
    Error_Handler();
 81011a8:	f000 ff90 	bl	81020cc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
  sConfig.Rank = ADC_REGULAR_RANK_2;
 81011ac:	2101      	movs	r1, #1
 81011ae:	230c      	movs	r3, #12
 81011b0:	e9cd 1303 	strd	r1, r3, [sp, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 81011b4:	480a      	ldr	r0, [pc, #40]	@ (81011e0 <MX_ADC1_Init+0xc8>)
 81011b6:	eb0d 0103 	add.w	r1, sp, r3
 81011ba:	f001 fab7 	bl	810272c <HAL_ADC_ConfigChannel>
 81011be:	b108      	cbz	r0, 81011c4 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 81011c0:	f000 ff84 	bl	81020cc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
  sConfig.Rank = ADC_REGULAR_RANK_3;
 81011c4:	4a09      	ldr	r2, [pc, #36]	@ (81011ec <MX_ADC1_Init+0xd4>)
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 81011c6:	4806      	ldr	r0, [pc, #24]	@ (81011e0 <MX_ADC1_Init+0xc8>)
  sConfig.Rank = ADC_REGULAR_RANK_3;
 81011c8:	2312      	movs	r3, #18
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 81011ca:	a903      	add	r1, sp, #12
  sConfig.Rank = ADC_REGULAR_RANK_3;
 81011cc:	e9cd 2303 	strd	r2, r3, [sp, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 81011d0:	f001 faac 	bl	810272c <HAL_ADC_ConfigChannel>
 81011d4:	b108      	cbz	r0, 81011da <MX_ADC1_Init+0xc2>
  {
    Error_Handler();
 81011d6:	f000 ff79 	bl	81020cc <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 81011da:	b00a      	add	sp, #40	@ 0x28
 81011dc:	bd10      	pop	{r4, pc}
 81011de:	bf00      	nop
 81011e0:	10000ed0 	.word	0x10000ed0
 81011e4:	40022000 	.word	0x40022000
 81011e8:	2a000400 	.word	0x2a000400
 81011ec:	04300002 	.word	0x04300002

081011f0 <MX_ADC3_Init>:
/* ADC3 init function */
void MX_ADC3_Init(void)
{
 81011f0:	b500      	push	{lr}
 81011f2:	b089      	sub	sp, #36	@ 0x24

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 81011f4:	221c      	movs	r2, #28
 81011f6:	2100      	movs	r1, #0
 81011f8:	a801      	add	r0, sp, #4
 81011fa:	f00a f9c3 	bl	810b584 <memset>

  /* USER CODE END ADC3_Init 1 */

  /** Common config
  */
  hadc3.Instance = ADC3;
 81011fe:	4828      	ldr	r0, [pc, #160]	@ (81012a0 <MX_ADC3_Init+0xb0>)
  hadc3.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8101200:	4a28      	ldr	r2, [pc, #160]	@ (81012a4 <MX_ADC3_Init+0xb4>)
 8101202:	2300      	movs	r3, #0
  hadc3.Init.Resolution = ADC_RESOLUTION_16B;
  hadc3.Init.ScanConvMode = ADC_SCAN_ENABLE;
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8101204:	2101      	movs	r1, #1
  hadc3.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8101206:	e9c0 2300 	strd	r2, r3, [r0]
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 810120a:	2204      	movs	r2, #4
 810120c:	e9c0 1203 	strd	r1, r2, [r0, #12]
  hadc3.Init.LowPowerAutoWait = DISABLE;
  hadc3.Init.ContinuousConvMode = DISABLE;
  hadc3.Init.NbrOfConversion = 3;
 8101210:	2203      	movs	r2, #3
 8101212:	6182      	str	r2, [r0, #24]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
  hadc3.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T3_TRGO;
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8101214:	f44f 6c90 	mov.w	ip, #1152	@ 0x480
 8101218:	f44f 6180 	mov.w	r1, #1024	@ 0x400
  hadc3.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DMA_CIRCULAR;
 810121c:	62c2      	str	r2, [r0, #44]	@ 0x2c
  hadc3.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 810121e:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8101222:	e9c0 c109 	strd	ip, r1, [r0, #36]	@ 0x24
  hadc3.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8101226:	e9c0 230c 	strd	r2, r3, [r0, #48]	@ 0x30
  hadc3.Init.Resolution = ADC_RESOLUTION_16B;
 810122a:	6083      	str	r3, [r0, #8]
  hadc3.Init.LowPowerAutoWait = DISABLE;
 810122c:	8283      	strh	r3, [r0, #20]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 810122e:	7703      	strb	r3, [r0, #28]
  hadc3.Init.OversamplingMode = DISABLE;
 8101230:	f880 3038 	strb.w	r3, [r0, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8101234:	f001 fd36 	bl	8102ca4 <HAL_ADC_Init>
 8101238:	b108      	cbz	r0, 810123e <MX_ADC3_Init+0x4e>
  {
    Error_Handler();
 810123a:	f000 ff47 	bl	81020cc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
  sConfig.Rank = ADC_REGULAR_RANK_1;
 810123e:	481a      	ldr	r0, [pc, #104]	@ (81012a8 <MX_ADC3_Init+0xb8>)
 8101240:	2306      	movs	r3, #6
 8101242:	e9cd 0301 	strd	r0, r3, [sp, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_16CYCLES_5;
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8101246:	f04f 0c03 	mov.w	ip, #3
 810124a:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 810124e:	e9cd c303 	strd	ip, r3, [sp, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
  sConfig.Offset = 0;
 8101252:	f04f 0e04 	mov.w	lr, #4
 8101256:	2300      	movs	r3, #0
  sConfig.OffsetSignedSaturation = DISABLE;
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8101258:	4811      	ldr	r0, [pc, #68]	@ (81012a0 <MX_ADC3_Init+0xb0>)
  sConfig.OffsetSignedSaturation = DISABLE;
 810125a:	f88d 301d 	strb.w	r3, [sp, #29]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 810125e:	a901      	add	r1, sp, #4
  sConfig.Offset = 0;
 8101260:	e9cd e305 	strd	lr, r3, [sp, #20]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8101264:	f001 fa62 	bl	810272c <HAL_ADC_ConfigChannel>
 8101268:	b108      	cbz	r0, 810126e <MX_ADC3_Init+0x7e>
  {
    Error_Handler();
 810126a:	f000 ff2f 	bl	81020cc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
  sConfig.Rank = ADC_REGULAR_RANK_2;
 810126e:	2101      	movs	r1, #1
 8101270:	230c      	movs	r3, #12
 8101272:	e9cd 1301 	strd	r1, r3, [sp, #4]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8101276:	480a      	ldr	r0, [pc, #40]	@ (81012a0 <MX_ADC3_Init+0xb0>)
 8101278:	a901      	add	r1, sp, #4
 810127a:	f001 fa57 	bl	810272c <HAL_ADC_ConfigChannel>
 810127e:	b108      	cbz	r0, 8101284 <MX_ADC3_Init+0x94>
  {
    Error_Handler();
 8101280:	f000 ff24 	bl	81020cc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8101284:	4a09      	ldr	r2, [pc, #36]	@ (81012ac <MX_ADC3_Init+0xbc>)
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8101286:	4806      	ldr	r0, [pc, #24]	@ (81012a0 <MX_ADC3_Init+0xb0>)
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8101288:	2312      	movs	r3, #18
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 810128a:	a901      	add	r1, sp, #4
  sConfig.Rank = ADC_REGULAR_RANK_3;
 810128c:	e9cd 2301 	strd	r2, r3, [sp, #4]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8101290:	f001 fa4c 	bl	810272c <HAL_ADC_ConfigChannel>
 8101294:	b108      	cbz	r0, 810129a <MX_ADC3_Init+0xaa>
  {
    Error_Handler();
 8101296:	f000 ff19 	bl	81020cc <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 810129a:	b009      	add	sp, #36	@ 0x24
 810129c:	f85d fb04 	ldr.w	pc, [sp], #4
 81012a0:	10000e6c 	.word	0x10000e6c
 81012a4:	58026000 	.word	0x58026000
 81012a8:	1d500080 	.word	0x1d500080
 81012ac:	04300002 	.word	0x04300002

081012b0 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 81012b0:	b570      	push	{r4, r5, r6, lr}
 81012b2:	4605      	mov	r5, r0
 81012b4:	b08c      	sub	sp, #48	@ 0x30

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 81012b6:	2214      	movs	r2, #20
 81012b8:	2100      	movs	r1, #0
 81012ba:	a807      	add	r0, sp, #28
 81012bc:	f00a f962 	bl	810b584 <memset>
  if(adcHandle->Instance==ADC1)
 81012c0:	682b      	ldr	r3, [r5, #0]
 81012c2:	4a55      	ldr	r2, [pc, #340]	@ (8101418 <HAL_ADC_MspInit+0x168>)
 81012c4:	4293      	cmp	r3, r2
 81012c6:	d158      	bne.n	810137a <HAL_ADC_MspInit+0xca>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 81012c8:	4b54      	ldr	r3, [pc, #336]	@ (810141c <HAL_ADC_MspInit+0x16c>)

    HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PA1, SYSCFG_SWITCH_PA1_OPEN);

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Stream0;
 81012ca:	4c55      	ldr	r4, [pc, #340]	@ (8101420 <HAL_ADC_MspInit+0x170>)
    __HAL_RCC_ADC12_CLK_ENABLE();
 81012cc:	f8d3 20d8 	ldr.w	r2, [r3, #216]	@ 0xd8
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 81012d0:	4e54      	ldr	r6, [pc, #336]	@ (8101424 <HAL_ADC_MspInit+0x174>)
    __HAL_RCC_ADC12_CLK_ENABLE();
 81012d2:	f042 0220 	orr.w	r2, r2, #32
 81012d6:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
 81012da:	f8d3 20d8 	ldr.w	r2, [r3, #216]	@ 0xd8
 81012de:	f002 0220 	and.w	r2, r2, #32
 81012e2:	9201      	str	r2, [sp, #4]
 81012e4:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 81012e6:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 81012ea:	f042 0204 	orr.w	r2, r2, #4
 81012ee:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 81012f2:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 81012f6:	f002 0204 	and.w	r2, r2, #4
 81012fa:	9202      	str	r2, [sp, #8]
 81012fc:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 81012fe:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8101302:	f042 0201 	orr.w	r2, r2, #1
 8101306:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 810130a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 810130e:	f003 0301 	and.w	r3, r3, #1
 8101312:	9303      	str	r3, [sp, #12]
 8101314:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8101316:	2001      	movs	r0, #1
 8101318:	2303      	movs	r3, #3
 810131a:	e9cd 0307 	strd	r0, r3, [sp, #28]
    HAL_GPIO_Init(MEMS_AIN_1_GPIO_Port, &GPIO_InitStruct);
 810131e:	a907      	add	r1, sp, #28
 8101320:	4841      	ldr	r0, [pc, #260]	@ (8101428 <HAL_ADC_MspInit+0x178>)
 8101322:	f003 f819 	bl	8104358 <HAL_GPIO_Init>
    HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PA0, SYSCFG_SWITCH_PA0_OPEN);
 8101326:	f04f 7180 	mov.w	r1, #16777216	@ 0x1000000
 810132a:	4608      	mov	r0, r1
 810132c:	f001 f9dc 	bl	81026e8 <HAL_SYSCFG_AnalogSwitchConfig>
    HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PA1, SYSCFG_SWITCH_PA1_OPEN);
 8101330:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8101334:	4608      	mov	r0, r1
 8101336:	f001 f9d7 	bl	81026e8 <HAL_SYSCFG_AnalogSwitchConfig>
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 810133a:	2309      	movs	r3, #9
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 810133c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8101340:	f44f 6c80 	mov.w	ip, #1024	@ 0x400
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8101344:	e9c4 6300 	strd	r6, r3, [r4]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8101348:	e9c4 c204 	strd	ip, r2, [r4, #16]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 810134c:	2300      	movs	r3, #0
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 810134e:	f44f 5e00 	mov.w	lr, #8192	@ 0x2000
 8101352:	f44f 7280 	mov.w	r2, #256	@ 0x100
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8101356:	e9c4 3302 	strd	r3, r3, [r4, #8]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 810135a:	e9c4 e206 	strd	lr, r2, [r4, #24]
    hdma_adc3.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_adc3.Init.MemInc = DMA_MINC_ENABLE;
    hdma_adc3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
    hdma_adc3.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
    hdma_adc3.Init.Mode = DMA_CIRCULAR;
    hdma_adc3.Init.Priority = DMA_PRIORITY_HIGH;
 810135e:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
    hdma_adc3.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8101362:	e9c4 2308 	strd	r2, r3, [r4, #32]
    if (HAL_DMA_Init(&hdma_adc3) != HAL_OK)
 8101366:	4620      	mov	r0, r4
 8101368:	f002 f81a 	bl	81033a0 <HAL_DMA_Init>
 810136c:	b108      	cbz	r0, 8101372 <HAL_ADC_MspInit+0xc2>
    {
      Error_Handler();
 810136e:	f000 fead 	bl	81020cc <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc3);
 8101372:	64ec      	str	r4, [r5, #76]	@ 0x4c
 8101374:	63a5      	str	r5, [r4, #56]	@ 0x38

  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }
}
 8101376:	b00c      	add	sp, #48	@ 0x30
 8101378:	bd70      	pop	{r4, r5, r6, pc}
  else if(adcHandle->Instance==ADC3)
 810137a:	4a2c      	ldr	r2, [pc, #176]	@ (810142c <HAL_ADC_MspInit+0x17c>)
 810137c:	4293      	cmp	r3, r2
 810137e:	d1fa      	bne.n	8101376 <HAL_ADC_MspInit+0xc6>
    __HAL_RCC_ADC3_CLK_ENABLE();
 8101380:	4b26      	ldr	r3, [pc, #152]	@ (810141c <HAL_ADC_MspInit+0x16c>)
    HAL_GPIO_Init(MEMS_AIN_2_GPIO_Port, &GPIO_InitStruct);
 8101382:	482b      	ldr	r0, [pc, #172]	@ (8101430 <HAL_ADC_MspInit+0x180>)
    __HAL_RCC_ADC3_CLK_ENABLE();
 8101384:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
    hdma_adc3.Instance = DMA1_Stream1;
 8101388:	4c2a      	ldr	r4, [pc, #168]	@ (8101434 <HAL_ADC_MspInit+0x184>)
    __HAL_RCC_ADC3_CLK_ENABLE();
 810138a:	f042 7280 	orr.w	r2, r2, #16777216	@ 0x1000000
 810138e:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8101392:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8101396:	f002 7280 	and.w	r2, r2, #16777216	@ 0x1000000
 810139a:	9204      	str	r2, [sp, #16]
 810139c:	9a04      	ldr	r2, [sp, #16]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 810139e:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 81013a2:	f042 0220 	orr.w	r2, r2, #32
 81013a6:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 81013aa:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 81013ae:	f002 0220 	and.w	r2, r2, #32
 81013b2:	9205      	str	r2, [sp, #20]
 81013b4:	9a05      	ldr	r2, [sp, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 81013b6:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 81013ba:	f042 0204 	orr.w	r2, r2, #4
 81013be:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 81013c2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 81013c6:	f003 0304 	and.w	r3, r3, #4
 81013ca:	9306      	str	r3, [sp, #24]
 81013cc:	9b06      	ldr	r3, [sp, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 81013ce:	f44f 7680 	mov.w	r6, #256	@ 0x100
 81013d2:	2303      	movs	r3, #3
    HAL_GPIO_Init(MEMS_AIN_2_GPIO_Port, &GPIO_InitStruct);
 81013d4:	a907      	add	r1, sp, #28
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 81013d6:	e9cd 6307 	strd	r6, r3, [sp, #28]
    HAL_GPIO_Init(MEMS_AIN_2_GPIO_Port, &GPIO_InitStruct);
 81013da:	f002 ffbd 	bl	8104358 <HAL_GPIO_Init>
    HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PC2, SYSCFG_SWITCH_PC2_OPEN);
 81013de:	f04f 6180 	mov.w	r1, #67108864	@ 0x4000000
 81013e2:	4608      	mov	r0, r1
 81013e4:	f001 f980 	bl	81026e8 <HAL_SYSCFG_AnalogSwitchConfig>
    HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PC3, SYSCFG_SWITCH_PC3_OPEN);
 81013e8:	f04f 6100 	mov.w	r1, #134217728	@ 0x8000000
 81013ec:	4608      	mov	r0, r1
 81013ee:	f001 f97b 	bl	81026e8 <HAL_SYSCFG_AnalogSwitchConfig>
    hdma_adc3.Init.Request = DMA_REQUEST_ADC3;
 81013f2:	4a11      	ldr	r2, [pc, #68]	@ (8101438 <HAL_ADC_MspInit+0x188>)
 81013f4:	2373      	movs	r3, #115	@ 0x73
 81013f6:	e9c4 2300 	strd	r2, r3, [r4]
    hdma_adc3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 81013fa:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 81013fe:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8101402:	e9c4 1204 	strd	r1, r2, [r4, #16]
    hdma_adc3.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8101406:	2300      	movs	r3, #0
    hdma_adc3.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8101408:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
    hdma_adc3.Init.PeriphInc = DMA_PINC_DISABLE;
 810140c:	e9c4 3302 	strd	r3, r3, [r4, #8]
    hdma_adc3.Init.Mode = DMA_CIRCULAR;
 8101410:	e9c4 2606 	strd	r2, r6, [r4, #24]
 8101414:	e7a3      	b.n	810135e <HAL_ADC_MspInit+0xae>
 8101416:	bf00      	nop
 8101418:	40022000 	.word	0x40022000
 810141c:	58024400 	.word	0x58024400
 8101420:	10000df4 	.word	0x10000df4
 8101424:	40020010 	.word	0x40020010
 8101428:	58020800 	.word	0x58020800
 810142c:	58026000 	.word	0x58026000
 8101430:	58021400 	.word	0x58021400
 8101434:	10000d7c 	.word	0x10000d7c
 8101438:	40020028 	.word	0x40020028

0810143c <MX_DMA_Init>:
  */
void MX_DMA_Init(void)
{

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 810143c:	4b1e      	ldr	r3, [pc, #120]	@ (81014b8 <MX_DMA_Init+0x7c>)
{
 810143e:	b507      	push	{r0, r1, r2, lr}
  __HAL_RCC_DMA1_CLK_ENABLE();
 8101440:	f8d3 20d8 	ldr.w	r2, [r3, #216]	@ 0xd8
 8101444:	f042 0201 	orr.w	r2, r2, #1
 8101448:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
 810144c:	f8d3 20d8 	ldr.w	r2, [r3, #216]	@ 0xd8
 8101450:	f002 0201 	and.w	r2, r2, #1
 8101454:	9200      	str	r2, [sp, #0]
 8101456:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_DMA2_CLK_ENABLE();
 8101458:	f8d3 20d8 	ldr.w	r2, [r3, #216]	@ 0xd8
 810145c:	f042 0202 	orr.w	r2, r2, #2
 8101460:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
 8101464:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8101468:	2200      	movs	r2, #0
  __HAL_RCC_DMA2_CLK_ENABLE();
 810146a:	f003 0302 	and.w	r3, r3, #2
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 810146e:	4611      	mov	r1, r2
  __HAL_RCC_DMA2_CLK_ENABLE();
 8101470:	9301      	str	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8101472:	200b      	movs	r0, #11
  __HAL_RCC_DMA2_CLK_ENABLE();
 8101474:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8101476:	f001 fda1 	bl	8102fbc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 810147a:	200b      	movs	r0, #11
 810147c:	f001 fdd0 	bl	8103020 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 8101480:	2200      	movs	r2, #0
 8101482:	4611      	mov	r1, r2
 8101484:	200c      	movs	r0, #12
 8101486:	f001 fd99 	bl	8102fbc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 810148a:	200c      	movs	r0, #12
 810148c:	f001 fdc8 	bl	8103020 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8101490:	2200      	movs	r2, #0
 8101492:	4611      	mov	r1, r2
 8101494:	2038      	movs	r0, #56	@ 0x38
 8101496:	f001 fd91 	bl	8102fbc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 810149a:	2038      	movs	r0, #56	@ 0x38
 810149c:	f001 fdc0 	bl	8103020 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream7_IRQn, 0, 0);
 81014a0:	2200      	movs	r2, #0
 81014a2:	4611      	mov	r1, r2
 81014a4:	202f      	movs	r0, #47	@ 0x2f
 81014a6:	f001 fd89 	bl	8102fbc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream7_IRQn);
 81014aa:	202f      	movs	r0, #47	@ 0x2f

}
 81014ac:	b003      	add	sp, #12
 81014ae:	f85d eb04 	ldr.w	lr, [sp], #4
  HAL_NVIC_EnableIRQ(DMA1_Stream7_IRQn);
 81014b2:	f001 bdb5 	b.w	8103020 <HAL_NVIC_EnableIRQ>
 81014b6:	bf00      	nop
 81014b8:	58024400 	.word	0x58024400

081014bc <copySamplesForFFT>:

  //setUserLED1State( FALSE );
}*/

static void copySamplesForFFT( volatile uint16_t *_source1, volatile uint16_t *_source2 )
{
 81014bc:	b530      	push	{r4, r5, lr}
    // ADC3 packed microphone 1,4,5

    // convert to voltage
    // apply HANN_WINDOW_COEFF
    fft_sample_buffer[0][_index] = (3.3f / 65535.0f * (float)_source1[0 + _index * 3]
                                  - (0.0f)) * HANN_WINDOW_COEFF[_index];
 81014be:	eddf 6a3a 	vldr	s13, [pc, #232]	@ 81015a8 <copySamplesForFFT+0xec>
 81014c2:	4d3a      	ldr	r5, [pc, #232]	@ (81015ac <copySamplesForFFT+0xf0>)
    fft_sample_buffer[0][_index] = (3.3f / 65535.0f * (float)_source1[0 + _index * 3]
 81014c4:	4c3a      	ldr	r4, [pc, #232]	@ (81015b0 <copySamplesForFFT+0xf4>)
  for ( _index = 0; _index < FFT_BATCH_SIZE; _index++ )
 81014c6:	2300      	movs	r3, #0
    fft_sample_buffer[0][_index] = (3.3f / 65535.0f * (float)_source1[0 + _index * 3]
 81014c8:	8802      	ldrh	r2, [r0, #0]
                                  - (0.0f)) * HANN_WINDOW_COEFF[_index];
 81014ca:	ecb5 7a01 	vldmia	r5!, {s14}
    fft_sample_buffer[0][_index] = (3.3f / 65535.0f * (float)_source1[0 + _index * 3]
 81014ce:	b292      	uxth	r2, r2
 81014d0:	ee07 2a90 	vmov	s15, r2
 81014d4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81014d8:	eb04 0283 	add.w	r2, r4, r3, lsl #2
                                  - (0.0f)) * HANN_WINDOW_COEFF[_index];
 81014dc:	ee67 7aa6 	vmul.f32	s15, s15, s13
  for ( _index = 0; _index < FFT_BATCH_SIZE; _index++ )
 81014e0:	3006      	adds	r0, #6
                                  - (0.0f)) * HANN_WINDOW_COEFF[_index];
 81014e2:	ee67 7a87 	vmul.f32	s15, s15, s14
  for ( _index = 0; _index < FFT_BATCH_SIZE; _index++ )
 81014e6:	3106      	adds	r1, #6
    fft_sample_buffer[0][_index] = (3.3f / 65535.0f * (float)_source1[0 + _index * 3]
 81014e8:	edc2 7a00 	vstr	s15, [r2]
    fft_sample_buffer[1][_index] = (3.3f / 65535.0f * (float)_source2[0 + _index * 3]
 81014ec:	f831 2c06 	ldrh.w	r2, [r1, #-6]
 81014f0:	b292      	uxth	r2, r2
 81014f2:	ee07 2a90 	vmov	s15, r2
 81014f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81014fa:	f503 7200 	add.w	r2, r3, #512	@ 0x200
                                  - (0.0f)) * HANN_WINDOW_COEFF[_index];
 81014fe:	ee67 7aa6 	vmul.f32	s15, s15, s13
    fft_sample_buffer[1][_index] = (3.3f / 65535.0f * (float)_source2[0 + _index * 3]
 8101502:	eb04 0282 	add.w	r2, r4, r2, lsl #2
                                  - (0.0f)) * HANN_WINDOW_COEFF[_index];
 8101506:	ee67 7a87 	vmul.f32	s15, s15, s14
    fft_sample_buffer[1][_index] = (3.3f / 65535.0f * (float)_source2[0 + _index * 3]
 810150a:	edc2 7a00 	vstr	s15, [r2]
    fft_sample_buffer[2][_index] = (3.3f / 65535.0f * (float)_source1[1 + _index * 3]
 810150e:	f830 2c04 	ldrh.w	r2, [r0, #-4]
 8101512:	b292      	uxth	r2, r2
 8101514:	ee07 2a90 	vmov	s15, r2
 8101518:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810151c:	f503 6280 	add.w	r2, r3, #1024	@ 0x400
                                  - (0.0f)) * HANN_WINDOW_COEFF[_index];
 8101520:	ee67 7aa6 	vmul.f32	s15, s15, s13
    fft_sample_buffer[2][_index] = (3.3f / 65535.0f * (float)_source1[1 + _index * 3]
 8101524:	eb04 0282 	add.w	r2, r4, r2, lsl #2
                                  - (0.0f)) * HANN_WINDOW_COEFF[_index];
 8101528:	ee67 7a87 	vmul.f32	s15, s15, s14
    fft_sample_buffer[2][_index] = (3.3f / 65535.0f * (float)_source1[1 + _index * 3]
 810152c:	edc2 7a00 	vstr	s15, [r2]
    fft_sample_buffer[3][_index] = (3.3f / 65535.0f * (float)_source1[2 + _index * 3]
 8101530:	f830 2c02 	ldrh.w	r2, [r0, #-2]
 8101534:	b292      	uxth	r2, r2
 8101536:	ee07 2a90 	vmov	s15, r2
 810153a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810153e:	f503 62c0 	add.w	r2, r3, #1536	@ 0x600
                                  - (0.0f)) * HANN_WINDOW_COEFF[_index];
 8101542:	ee67 7aa6 	vmul.f32	s15, s15, s13
    fft_sample_buffer[3][_index] = (3.3f / 65535.0f * (float)_source1[2 + _index * 3]
 8101546:	eb04 0282 	add.w	r2, r4, r2, lsl #2
                                  - (0.0f)) * HANN_WINDOW_COEFF[_index];
 810154a:	ee67 7a87 	vmul.f32	s15, s15, s14
    fft_sample_buffer[3][_index] = (3.3f / 65535.0f * (float)_source1[2 + _index * 3]
 810154e:	edc2 7a00 	vstr	s15, [r2]
    fft_sample_buffer[4][_index] = (3.3f / 65535.0f * (float)_source2[1 + _index * 3]
 8101552:	f831 2c04 	ldrh.w	r2, [r1, #-4]
 8101556:	b292      	uxth	r2, r2
 8101558:	ee07 2a90 	vmov	s15, r2
 810155c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8101560:	f503 6200 	add.w	r2, r3, #2048	@ 0x800
                                  - (0.0f)) * HANN_WINDOW_COEFF[_index];
 8101564:	ee67 7aa6 	vmul.f32	s15, s15, s13
    fft_sample_buffer[4][_index] = (3.3f / 65535.0f * (float)_source2[1 + _index * 3]
 8101568:	eb04 0282 	add.w	r2, r4, r2, lsl #2
                                  - (0.0f)) * HANN_WINDOW_COEFF[_index];
 810156c:	ee67 7a87 	vmul.f32	s15, s15, s14
    fft_sample_buffer[4][_index] = (3.3f / 65535.0f * (float)_source2[1 + _index * 3]
 8101570:	edc2 7a00 	vstr	s15, [r2]
    fft_sample_buffer[5][_index] = (3.3f / 65535.0f * (float)_source2[2 + _index * 3]
 8101574:	f831 2c02 	ldrh.w	r2, [r1, #-2]
 8101578:	b292      	uxth	r2, r2
 810157a:	ee07 2a90 	vmov	s15, r2
 810157e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8101582:	f503 6220 	add.w	r2, r3, #2560	@ 0xa00
                                  - (0.0f)) * HANN_WINDOW_COEFF[_index];
 8101586:	ee67 7aa6 	vmul.f32	s15, s15, s13
  for ( _index = 0; _index < FFT_BATCH_SIZE; _index++ )
 810158a:	3301      	adds	r3, #1
                                  - (0.0f)) * HANN_WINDOW_COEFF[_index];
 810158c:	ee67 7a87 	vmul.f32	s15, s15, s14
    fft_sample_buffer[5][_index] = (3.3f / 65535.0f * (float)_source2[2 + _index * 3]
 8101590:	eb04 0282 	add.w	r2, r4, r2, lsl #2
  for ( _index = 0; _index < FFT_BATCH_SIZE; _index++ )
 8101594:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
    fft_sample_buffer[5][_index] = (3.3f / 65535.0f * (float)_source2[2 + _index * 3]
 8101598:	edc2 7a00 	vstr	s15, [r2]
  for ( _index = 0; _index < FFT_BATCH_SIZE; _index++ )
 810159c:	d194      	bne.n	81014c8 <copySamplesForFFT+0xc>
  }

  // set ready for FFT flag so base loop or an RTOS task can perform the op without blocking interrupts
  fft_samples_ready = TRUE;
 810159e:	4b05      	ldr	r3, [pc, #20]	@ (81015b4 <copySamplesForFFT+0xf8>)
 81015a0:	2201      	movs	r2, #1
 81015a2:	701a      	strb	r2, [r3, #0]
}
 81015a4:	bd30      	pop	{r4, r5, pc}
 81015a6:	bf00      	nop
 81015a8:	38533406 	.word	0x38533406
 81015ac:	0810f038 	.word	0x0810f038
 81015b0:	100120ac 	.word	0x100120ac
 81015b4:	100150af 	.word	0x100150af

081015b8 <ADC3DMATransferCompleteIRQCallback>:
{
 81015b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  if ( debug_output_enable )
 81015bc:	4c48      	ldr	r4, [pc, #288]	@ (81016e0 <ADC3DMATransferCompleteIRQCallback+0x128>)
 81015be:	7823      	ldrb	r3, [r4, #0]
{
 81015c0:	b086      	sub	sp, #24
  if ( debug_output_enable )
 81015c2:	b123      	cbz	r3, 81015ce <ADC3DMATransferCompleteIRQCallback+0x16>
    HAL_GPIO_WritePin( DEBUG_GPIO_0_GPIO_Port, DEBUG_GPIO_0_Pin, GPIO_PIN_SET );
 81015c4:	4847      	ldr	r0, [pc, #284]	@ (81016e4 <ADC3DMATransferCompleteIRQCallback+0x12c>)
 81015c6:	2201      	movs	r2, #1
 81015c8:	2104      	movs	r1, #4
 81015ca:	f002 ffb1 	bl	8104530 <HAL_GPIO_WritePin>
  setUserLED1State(TRUE);
 81015ce:	2001      	movs	r0, #1
 81015d0:	f000 fd68 	bl	81020a4 <setUserLED1State>
  if ( ++fft_op_skip_counter == FFT_OP_ON_COUNT )
 81015d4:	4a44      	ldr	r2, [pc, #272]	@ (81016e8 <ADC3DMATransferCompleteIRQCallback+0x130>)
 81015d6:	8813      	ldrh	r3, [r2, #0]
 81015d8:	3301      	adds	r3, #1
 81015da:	b29b      	uxth	r3, r3
 81015dc:	2b14      	cmp	r3, #20
 81015de:	8013      	strh	r3, [r2, #0]
 81015e0:	d105      	bne.n	81015ee <ADC3DMATransferCompleteIRQCallback+0x36>
    fft_op_skip_counter = 0;
 81015e2:	2300      	movs	r3, #0
    copySamplesForFFT( &adc1_read_buffer[(ADC1_CHANNELS*ADC_BUFFER_SAMPLES_PER_CHANNEL)/2],
 81015e4:	4941      	ldr	r1, [pc, #260]	@ (81016ec <ADC3DMATransferCompleteIRQCallback+0x134>)
 81015e6:	4842      	ldr	r0, [pc, #264]	@ (81016f0 <ADC3DMATransferCompleteIRQCallback+0x138>)
    fft_op_skip_counter = 0;
 81015e8:	8013      	strh	r3, [r2, #0]
    copySamplesForFFT( &adc1_read_buffer[(ADC1_CHANNELS*ADC_BUFFER_SAMPLES_PER_CHANNEL)/2],
 81015ea:	f7ff ff67 	bl	81014bc <copySamplesForFFT>
{
 81015ee:	2300      	movs	r3, #0
    _channel_offset[0] += adc1_read_buffer[0 + index * 3];
 81015f0:	f8df e108 	ldr.w	lr, [pc, #264]	@ 81016fc <ADC3DMATransferCompleteIRQCallback+0x144>
    _channel_offset[1] += adc3_read_buffer[0 + index * 3];
 81015f4:	f8df c108 	ldr.w	ip, [pc, #264]	@ 8101700 <ADC3DMATransferCompleteIRQCallback+0x148>
{
 81015f8:	f44f 62e1 	mov.w	r2, #1800	@ 0x708
 81015fc:	4619      	mov	r1, r3
 81015fe:	4618      	mov	r0, r3
 8101600:	461d      	mov	r5, r3
 8101602:	461e      	mov	r6, r3
 8101604:	461f      	mov	r7, r3
    _channel_offset[0] += adc1_read_buffer[0 + index * 3];
 8101606:	f83e 8012 	ldrh.w	r8, [lr, r2, lsl #1]
    _channel_offset[2] += adc1_read_buffer[1 + index * 3];
 810160a:	f102 0901 	add.w	r9, r2, #1
    _channel_offset[0] += adc1_read_buffer[0 + index * 3];
 810160e:	fa17 f788 	uxtah	r7, r7, r8
    _channel_offset[1] += adc3_read_buffer[0 + index * 3];
 8101612:	f83c 8012 	ldrh.w	r8, [ip, r2, lsl #1]
 8101616:	fa16 f688 	uxtah	r6, r6, r8
    _channel_offset[2] += adc1_read_buffer[1 + index * 3];
 810161a:	f83e 8019 	ldrh.w	r8, [lr, r9, lsl #1]
 810161e:	fa15 f588 	uxtah	r5, r5, r8
    _channel_offset[3] += adc1_read_buffer[2 + index * 3];
 8101622:	f102 0802 	add.w	r8, r2, #2
  for ( int index = ADC_BUFFER_SAMPLES_PER_CHANNEL / 2; index < ADC_BUFFER_SAMPLES_PER_CHANNEL; index++ )
 8101626:	3203      	adds	r2, #3
    _channel_offset[3] += adc1_read_buffer[2 + index * 3];
 8101628:	f83e a018 	ldrh.w	sl, [lr, r8, lsl #1]
    _channel_offset[4] += adc3_read_buffer[1 + index * 3];
 810162c:	f83c 9019 	ldrh.w	r9, [ip, r9, lsl #1]
    _channel_offset[5] += adc3_read_buffer[2 + index * 3];
 8101630:	f83c 8018 	ldrh.w	r8, [ip, r8, lsl #1]
  for ( int index = ADC_BUFFER_SAMPLES_PER_CHANNEL / 2; index < ADC_BUFFER_SAMPLES_PER_CHANNEL; index++ )
 8101634:	f5b2 6f61 	cmp.w	r2, #3600	@ 0xe10
    _channel_offset[3] += adc1_read_buffer[2 + index * 3];
 8101638:	fa10 f08a 	uxtah	r0, r0, sl
    _channel_offset[4] += adc3_read_buffer[1 + index * 3];
 810163c:	fa11 f189 	uxtah	r1, r1, r9
    _channel_offset[5] += adc3_read_buffer[2 + index * 3];
 8101640:	fa13 f388 	uxtah	r3, r3, r8
  for ( int index = ADC_BUFFER_SAMPLES_PER_CHANNEL / 2; index < ADC_BUFFER_SAMPLES_PER_CHANNEL; index++ )
 8101644:	d1df      	bne.n	8101606 <ADC3DMATransferCompleteIRQCallback+0x4e>
  _channel_offset[0] /= ADC_BUFFER_SAMPLES_PER_CHANNEL / 2;
 8101646:	f44f 7216 	mov.w	r2, #600	@ 0x258
 810164a:	fbb7 f7f2 	udiv	r7, r7, r2
  _channel_offset[1] /= ADC_BUFFER_SAMPLES_PER_CHANNEL / 2;
 810164e:	fbb6 f6f2 	udiv	r6, r6, r2
  _channel_offset[2] /= ADC_BUFFER_SAMPLES_PER_CHANNEL / 2;
 8101652:	fbb5 f5f2 	udiv	r5, r5, r2
  _channel_offset[3] /= ADC_BUFFER_SAMPLES_PER_CHANNEL / 2;
 8101656:	fbb0 f0f2 	udiv	r0, r0, r2
  _channel_offset[5] /= ADC_BUFFER_SAMPLES_PER_CHANNEL / 2;
 810165a:	fbb3 f3f2 	udiv	r3, r3, r2
  _channel_offset[4] /= ADC_BUFFER_SAMPLES_PER_CHANNEL / 2;
 810165e:	fbb1 f1f2 	udiv	r1, r1, r2
  _channel_offset[2] /= ADC_BUFFER_SAMPLES_PER_CHANNEL / 2;
 8101662:	9502      	str	r5, [sp, #8]
  _channel_offset[5] /= ADC_BUFFER_SAMPLES_PER_CHANNEL / 2;
 8101664:	9305      	str	r3, [sp, #20]
 8101666:	4d23      	ldr	r5, [pc, #140]	@ (81016f4 <ADC3DMATransferCompleteIRQCallback+0x13c>)
      if ( _channel_offset[_channel] > adc_channel_dynamic_offsets[_channel] )
 8101668:	4a23      	ldr	r2, [pc, #140]	@ (81016f8 <ADC3DMATransferCompleteIRQCallback+0x140>)
  _channel_offset[0] /= ADC_BUFFER_SAMPLES_PER_CHANNEL / 2;
 810166a:	9700      	str	r7, [sp, #0]
  for ( int _channel = 0; _channel < NUM_MICROPHONE_CHANNELS; _channel++ )
 810166c:	2300      	movs	r3, #0
  _channel_offset[1] /= ADC_BUFFER_SAMPLES_PER_CHANNEL / 2;
 810166e:	9601      	str	r6, [sp, #4]
  _channel_offset[3] /= ADC_BUFFER_SAMPLES_PER_CHANNEL / 2;
 8101670:	9003      	str	r0, [sp, #12]
  _channel_offset[4] /= ADC_BUFFER_SAMPLES_PER_CHANNEL / 2;
 8101672:	9104      	str	r1, [sp, #16]
  for ( int _channel = 0; _channel < NUM_MICROPHONE_CHANNELS; _channel++ )
 8101674:	4668      	mov	r0, sp
    if (( _channel_offset[_channel] > ADC_CHANNEL_OFFSET_BOUND_MIN )
 8101676:	f644 661e 	movw	r6, #19998	@ 0x4e1e
      channel_is_valid[_channel] = FALSE;
 810167a:	461f      	mov	r7, r3
      channel_is_valid[_channel] = TRUE;
 810167c:	f04f 0c01 	mov.w	ip, #1
    if (( _channel_offset[_channel] > ADC_CHANNEL_OFFSET_BOUND_MIN )
 8101680:	f850 eb04 	ldr.w	lr, [r0], #4
         && ( _channel_offset[_channel] < ADC_CHANNEL_OFFSET_BOUND_MAX ))
 8101684:	f5ae 41b1 	sub.w	r1, lr, #22656	@ 0x5880
 8101688:	3970      	subs	r1, #112	@ 0x70
    if (( _channel_offset[_channel] > ADC_CHANNEL_OFFSET_BOUND_MIN )
 810168a:	42b1      	cmp	r1, r6
 810168c:	d823      	bhi.n	81016d6 <ADC3DMATransferCompleteIRQCallback+0x11e>
      channel_is_valid[_channel] = TRUE;
 810168e:	f805 c003 	strb.w	ip, [r5, r3]
      if ( _channel_offset[_channel] > adc_channel_dynamic_offsets[_channel] )
 8101692:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 8101696:	b289      	uxth	r1, r1
 8101698:	458e      	cmp	lr, r1
        adc_channel_dynamic_offsets[_channel]++;
 810169a:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
      if ( _channel_offset[_channel] > adc_channel_dynamic_offsets[_channel] )
 810169e:	d913      	bls.n	81016c8 <ADC3DMATransferCompleteIRQCallback+0x110>
        adc_channel_dynamic_offsets[_channel]++;
 81016a0:	3101      	adds	r1, #1
        adc_channel_dynamic_offsets[_channel]--;
 81016a2:	b289      	uxth	r1, r1
 81016a4:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
  for ( int _channel = 0; _channel < NUM_MICROPHONE_CHANNELS; _channel++ )
 81016a8:	3301      	adds	r3, #1
 81016aa:	2b06      	cmp	r3, #6
 81016ac:	d1e8      	bne.n	8101680 <ADC3DMATransferCompleteIRQCallback+0xc8>
  setUserLED1State(FALSE);
 81016ae:	2000      	movs	r0, #0
 81016b0:	f000 fcf8 	bl	81020a4 <setUserLED1State>
  if ( debug_output_enable )
 81016b4:	7823      	ldrb	r3, [r4, #0]
 81016b6:	b183      	cbz	r3, 81016da <ADC3DMATransferCompleteIRQCallback+0x122>
    HAL_GPIO_WritePin( DEBUG_GPIO_0_GPIO_Port, DEBUG_GPIO_0_Pin, GPIO_PIN_RESET );
 81016b8:	480a      	ldr	r0, [pc, #40]	@ (81016e4 <ADC3DMATransferCompleteIRQCallback+0x12c>)
 81016ba:	2200      	movs	r2, #0
 81016bc:	2104      	movs	r1, #4
}
 81016be:	b006      	add	sp, #24
 81016c0:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    HAL_GPIO_WritePin( DEBUG_GPIO_0_GPIO_Port, DEBUG_GPIO_0_Pin, GPIO_PIN_RESET );
 81016c4:	f002 bf34 	b.w	8104530 <HAL_GPIO_WritePin>
      else if ( _channel_offset[_channel] < adc_channel_dynamic_offsets[_channel] )
 81016c8:	b289      	uxth	r1, r1
 81016ca:	458e      	cmp	lr, r1
 81016cc:	d2ec      	bcs.n	81016a8 <ADC3DMATransferCompleteIRQCallback+0xf0>
        adc_channel_dynamic_offsets[_channel]--;
 81016ce:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 81016d2:	3901      	subs	r1, #1
 81016d4:	e7e5      	b.n	81016a2 <ADC3DMATransferCompleteIRQCallback+0xea>
      channel_is_valid[_channel] = FALSE;
 81016d6:	54ef      	strb	r7, [r5, r3]
 81016d8:	e7e6      	b.n	81016a8 <ADC3DMATransferCompleteIRQCallback+0xf0>
}
 81016da:	b006      	add	sp, #24
 81016dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 81016e0:	10000f38 	.word	0x10000f38
 81016e4:	58022000 	.word	0x58022000
 81016e8:	100150b0 	.word	0x100150b0
 81016ec:	10015ec2 	.word	0x10015ec2
 81016f0:	10017ae2 	.word	0x10017ae2
 81016f4:	10000f64 	.word	0x10000f64
 81016f8:	10000068 	.word	0x10000068
 81016fc:	10016cd2 	.word	0x10016cd2
 8101700:	100150b2 	.word	0x100150b2

08101704 <ADC3DMAHalfTransferIRQCallback>:
{
 8101704:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  if ( debug_output_enable )
 8101708:	4c48      	ldr	r4, [pc, #288]	@ (810182c <ADC3DMAHalfTransferIRQCallback+0x128>)
 810170a:	7823      	ldrb	r3, [r4, #0]
{
 810170c:	b086      	sub	sp, #24
  if ( debug_output_enable )
 810170e:	b123      	cbz	r3, 810171a <ADC3DMAHalfTransferIRQCallback+0x16>
    HAL_GPIO_WritePin( DEBUG_GPIO_0_GPIO_Port, DEBUG_GPIO_0_Pin, GPIO_PIN_SET );
 8101710:	4847      	ldr	r0, [pc, #284]	@ (8101830 <ADC3DMAHalfTransferIRQCallback+0x12c>)
 8101712:	2201      	movs	r2, #1
 8101714:	2104      	movs	r1, #4
 8101716:	f002 ff0b 	bl	8104530 <HAL_GPIO_WritePin>
  setUserLED1State(TRUE);
 810171a:	2001      	movs	r0, #1
 810171c:	f000 fcc2 	bl	81020a4 <setUserLED1State>
  if ( ++fft_op_skip_counter == FFT_OP_ON_COUNT )
 8101720:	4a44      	ldr	r2, [pc, #272]	@ (8101834 <ADC3DMAHalfTransferIRQCallback+0x130>)
 8101722:	8813      	ldrh	r3, [r2, #0]
 8101724:	3301      	adds	r3, #1
 8101726:	b29b      	uxth	r3, r3
 8101728:	2b14      	cmp	r3, #20
 810172a:	8013      	strh	r3, [r2, #0]
 810172c:	d105      	bne.n	810173a <ADC3DMAHalfTransferIRQCallback+0x36>
    fft_op_skip_counter = 0;
 810172e:	2300      	movs	r3, #0
    copySamplesForFFT( adc1_read_buffer, adc3_read_buffer );
 8101730:	4941      	ldr	r1, [pc, #260]	@ (8101838 <ADC3DMAHalfTransferIRQCallback+0x134>)
 8101732:	4842      	ldr	r0, [pc, #264]	@ (810183c <ADC3DMAHalfTransferIRQCallback+0x138>)
    fft_op_skip_counter = 0;
 8101734:	8013      	strh	r3, [r2, #0]
    copySamplesForFFT( adc1_read_buffer, adc3_read_buffer );
 8101736:	f7ff fec1 	bl	81014bc <copySamplesForFFT>
{
 810173a:	2300      	movs	r3, #0
    _channel_offset[0] += adc1_read_buffer[0 + index * 3];
 810173c:	f8df e0fc 	ldr.w	lr, [pc, #252]	@ 810183c <ADC3DMAHalfTransferIRQCallback+0x138>
    _channel_offset[1] += adc3_read_buffer[0 + index * 3];
 8101740:	f8df c0f4 	ldr.w	ip, [pc, #244]	@ 8101838 <ADC3DMAHalfTransferIRQCallback+0x134>
{
 8101744:	461a      	mov	r2, r3
 8101746:	4619      	mov	r1, r3
 8101748:	4618      	mov	r0, r3
 810174a:	461d      	mov	r5, r3
 810174c:	461e      	mov	r6, r3
 810174e:	461f      	mov	r7, r3
    _channel_offset[0] += adc1_read_buffer[0 + index * 3];
 8101750:	f83e 8013 	ldrh.w	r8, [lr, r3, lsl #1]
    _channel_offset[2] += adc1_read_buffer[1 + index * 3];
 8101754:	f103 0901 	add.w	r9, r3, #1
    _channel_offset[0] += adc1_read_buffer[0 + index * 3];
 8101758:	fa17 f788 	uxtah	r7, r7, r8
    _channel_offset[1] += adc3_read_buffer[0 + index * 3];
 810175c:	f83c 8013 	ldrh.w	r8, [ip, r3, lsl #1]
 8101760:	fa16 f688 	uxtah	r6, r6, r8
    _channel_offset[2] += adc1_read_buffer[1 + index * 3];
 8101764:	f83e 8019 	ldrh.w	r8, [lr, r9, lsl #1]
 8101768:	fa15 f588 	uxtah	r5, r5, r8
    _channel_offset[3] += adc1_read_buffer[2 + index * 3];
 810176c:	f103 0802 	add.w	r8, r3, #2
  for ( int index = 0; index < ADC_BUFFER_SAMPLES_PER_CHANNEL / 2; index++ )
 8101770:	3303      	adds	r3, #3
    _channel_offset[3] += adc1_read_buffer[2 + index * 3];
 8101772:	f83e a018 	ldrh.w	sl, [lr, r8, lsl #1]
    _channel_offset[4] += adc3_read_buffer[1 + index * 3];
 8101776:	f83c 9019 	ldrh.w	r9, [ip, r9, lsl #1]
    _channel_offset[5] += adc3_read_buffer[2 + index * 3];
 810177a:	f83c 8018 	ldrh.w	r8, [ip, r8, lsl #1]
  for ( int index = 0; index < ADC_BUFFER_SAMPLES_PER_CHANNEL / 2; index++ )
 810177e:	f5b3 6fe1 	cmp.w	r3, #1800	@ 0x708
    _channel_offset[3] += adc1_read_buffer[2 + index * 3];
 8101782:	fa10 f08a 	uxtah	r0, r0, sl
    _channel_offset[4] += adc3_read_buffer[1 + index * 3];
 8101786:	fa11 f189 	uxtah	r1, r1, r9
    _channel_offset[5] += adc3_read_buffer[2 + index * 3];
 810178a:	fa12 f288 	uxtah	r2, r2, r8
  for ( int index = 0; index < ADC_BUFFER_SAMPLES_PER_CHANNEL / 2; index++ )
 810178e:	d1df      	bne.n	8101750 <ADC3DMAHalfTransferIRQCallback+0x4c>
  _channel_offset[0] /= ADC_BUFFER_SAMPLES_PER_CHANNEL / 2;
 8101790:	f44f 7316 	mov.w	r3, #600	@ 0x258
 8101794:	fbb7 f7f3 	udiv	r7, r7, r3
  _channel_offset[1] /= ADC_BUFFER_SAMPLES_PER_CHANNEL / 2;
 8101798:	fbb6 f6f3 	udiv	r6, r6, r3
  _channel_offset[2] /= ADC_BUFFER_SAMPLES_PER_CHANNEL / 2;
 810179c:	fbb5 f5f3 	udiv	r5, r5, r3
  _channel_offset[3] /= ADC_BUFFER_SAMPLES_PER_CHANNEL / 2;
 81017a0:	fbb0 f0f3 	udiv	r0, r0, r3
  _channel_offset[5] /= ADC_BUFFER_SAMPLES_PER_CHANNEL / 2;
 81017a4:	fbb2 f2f3 	udiv	r2, r2, r3
  _channel_offset[4] /= ADC_BUFFER_SAMPLES_PER_CHANNEL / 2;
 81017a8:	fbb1 f1f3 	udiv	r1, r1, r3
  _channel_offset[2] /= ADC_BUFFER_SAMPLES_PER_CHANNEL / 2;
 81017ac:	9502      	str	r5, [sp, #8]
  _channel_offset[5] /= ADC_BUFFER_SAMPLES_PER_CHANNEL / 2;
 81017ae:	9205      	str	r2, [sp, #20]
  for ( int _channel = 0; _channel < NUM_MICROPHONE_CHANNELS; _channel++ )
 81017b0:	2300      	movs	r3, #0
 81017b2:	4d23      	ldr	r5, [pc, #140]	@ (8101840 <ADC3DMAHalfTransferIRQCallback+0x13c>)
      if ( _channel_offset[_channel] > adc_channel_dynamic_offsets[_channel] )
 81017b4:	4a23      	ldr	r2, [pc, #140]	@ (8101844 <ADC3DMAHalfTransferIRQCallback+0x140>)
  _channel_offset[0] /= ADC_BUFFER_SAMPLES_PER_CHANNEL / 2;
 81017b6:	9700      	str	r7, [sp, #0]
  _channel_offset[1] /= ADC_BUFFER_SAMPLES_PER_CHANNEL / 2;
 81017b8:	9601      	str	r6, [sp, #4]
  _channel_offset[3] /= ADC_BUFFER_SAMPLES_PER_CHANNEL / 2;
 81017ba:	9003      	str	r0, [sp, #12]
  _channel_offset[4] /= ADC_BUFFER_SAMPLES_PER_CHANNEL / 2;
 81017bc:	9104      	str	r1, [sp, #16]
  for ( int _channel = 0; _channel < NUM_MICROPHONE_CHANNELS; _channel++ )
 81017be:	4668      	mov	r0, sp
    if (( _channel_offset[_channel] > ADC_CHANNEL_OFFSET_BOUND_MIN )
 81017c0:	f644 661e 	movw	r6, #19998	@ 0x4e1e
      channel_is_valid[_channel] = FALSE;
 81017c4:	461f      	mov	r7, r3
      channel_is_valid[_channel] = TRUE;
 81017c6:	f04f 0c01 	mov.w	ip, #1
    if (( _channel_offset[_channel] > ADC_CHANNEL_OFFSET_BOUND_MIN )
 81017ca:	f850 eb04 	ldr.w	lr, [r0], #4
         && ( _channel_offset[_channel] < ADC_CHANNEL_OFFSET_BOUND_MAX ))
 81017ce:	f5ae 41b1 	sub.w	r1, lr, #22656	@ 0x5880
 81017d2:	3970      	subs	r1, #112	@ 0x70
    if (( _channel_offset[_channel] > ADC_CHANNEL_OFFSET_BOUND_MIN )
 81017d4:	42b1      	cmp	r1, r6
 81017d6:	d823      	bhi.n	8101820 <ADC3DMAHalfTransferIRQCallback+0x11c>
      channel_is_valid[_channel] = TRUE;
 81017d8:	f805 c003 	strb.w	ip, [r5, r3]
      if ( _channel_offset[_channel] > adc_channel_dynamic_offsets[_channel] )
 81017dc:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 81017e0:	b289      	uxth	r1, r1
 81017e2:	458e      	cmp	lr, r1
        adc_channel_dynamic_offsets[_channel]++;
 81017e4:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
      if ( _channel_offset[_channel] > adc_channel_dynamic_offsets[_channel] )
 81017e8:	d913      	bls.n	8101812 <ADC3DMAHalfTransferIRQCallback+0x10e>
        adc_channel_dynamic_offsets[_channel]++;
 81017ea:	3101      	adds	r1, #1
        adc_channel_dynamic_offsets[_channel]--;
 81017ec:	b289      	uxth	r1, r1
 81017ee:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
  for ( int _channel = 0; _channel < NUM_MICROPHONE_CHANNELS; _channel++ )
 81017f2:	3301      	adds	r3, #1
 81017f4:	2b06      	cmp	r3, #6
 81017f6:	d1e8      	bne.n	81017ca <ADC3DMAHalfTransferIRQCallback+0xc6>
  setUserLED1State(FALSE);
 81017f8:	2000      	movs	r0, #0
 81017fa:	f000 fc53 	bl	81020a4 <setUserLED1State>
  if ( debug_output_enable )
 81017fe:	7823      	ldrb	r3, [r4, #0]
 8101800:	b183      	cbz	r3, 8101824 <ADC3DMAHalfTransferIRQCallback+0x120>
    HAL_GPIO_WritePin( DEBUG_GPIO_0_GPIO_Port, DEBUG_GPIO_0_Pin, GPIO_PIN_RESET );
 8101802:	480b      	ldr	r0, [pc, #44]	@ (8101830 <ADC3DMAHalfTransferIRQCallback+0x12c>)
 8101804:	2200      	movs	r2, #0
 8101806:	2104      	movs	r1, #4
}
 8101808:	b006      	add	sp, #24
 810180a:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    HAL_GPIO_WritePin( DEBUG_GPIO_0_GPIO_Port, DEBUG_GPIO_0_Pin, GPIO_PIN_RESET );
 810180e:	f002 be8f 	b.w	8104530 <HAL_GPIO_WritePin>
      else if ( _channel_offset[_channel] < adc_channel_dynamic_offsets[_channel] )
 8101812:	b289      	uxth	r1, r1
 8101814:	458e      	cmp	lr, r1
 8101816:	d2ec      	bcs.n	81017f2 <ADC3DMAHalfTransferIRQCallback+0xee>
        adc_channel_dynamic_offsets[_channel]--;
 8101818:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 810181c:	3901      	subs	r1, #1
 810181e:	e7e5      	b.n	81017ec <ADC3DMAHalfTransferIRQCallback+0xe8>
      channel_is_valid[_channel] = FALSE;
 8101820:	54ef      	strb	r7, [r5, r3]
 8101822:	e7e6      	b.n	81017f2 <ADC3DMAHalfTransferIRQCallback+0xee>
}
 8101824:	b006      	add	sp, #24
 8101826:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 810182a:	bf00      	nop
 810182c:	10000f38 	.word	0x10000f38
 8101830:	58022000 	.word	0x58022000
 8101834:	100150b0 	.word	0x100150b0
 8101838:	100150b2 	.word	0x100150b2
 810183c:	10016cd2 	.word	0x10016cd2
 8101840:	10000f64 	.word	0x10000f64
 8101844:	10000068 	.word	0x10000068

08101848 <HAL_UART_TxCpltCallback>:
  if(huart->Instance == USART1)
 8101848:	6802      	ldr	r2, [r0, #0]
 810184a:	4b03      	ldr	r3, [pc, #12]	@ (8101858 <HAL_UART_TxCpltCallback+0x10>)
 810184c:	429a      	cmp	r2, r3
	  uart_tx_complete = 1; // Transmission completed, ready to send the next message
 810184e:	bf02      	ittt	eq
 8101850:	4b02      	ldreq	r3, [pc, #8]	@ (810185c <HAL_UART_TxCpltCallback+0x14>)
 8101852:	2201      	moveq	r2, #1
 8101854:	701a      	strbeq	r2, [r3, #0]
}
 8101856:	4770      	bx	lr
 8101858:	40011000 	.word	0x40011000
 810185c:	10000058 	.word	0x10000058

08101860 <dspEntry>:
{
 8101860:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8101864:	ed2d 8b02 	vpush	{d8}
 8101868:	b083      	sub	sp, #12
  IPCInitialize( );
 810186a:	f000 fb6d 	bl	8101f48 <IPCInitialize>
  debug_output_enable = (boolean_t)(HAL_GPIO_ReadPin( DEBUG_EN_IN_GPIO_Port, DEBUG_EN_IN_Pin ) == GPIO_PIN_RESET);
 810186e:	2108      	movs	r1, #8
 8101870:	48c2      	ldr	r0, [pc, #776]	@ (8101b7c <dspEntry+0x31c>)
  ADC1->CR |= ADC_CR_BOOST;
 8101872:	4dc3      	ldr	r5, [pc, #780]	@ (8101b80 <dspEntry+0x320>)
  ADC3->CR |= ADC_CR_BOOST;
 8101874:	4cc3      	ldr	r4, [pc, #780]	@ (8101b84 <dspEntry+0x324>)
    if (uart_tx_complete == 1)
 8101876:	f8df b378 	ldr.w	fp, [pc, #888]	@ 8101bf0 <dspEntry+0x390>
  debug_output_enable = (boolean_t)(HAL_GPIO_ReadPin( DEBUG_EN_IN_GPIO_Port, DEBUG_EN_IN_Pin ) == GPIO_PIN_RESET);
 810187a:	f002 fe53 	bl	8104524 <HAL_GPIO_ReadPin>
 810187e:	4bc2      	ldr	r3, [pc, #776]	@ (8101b88 <dspEntry+0x328>)
  HAL_DMA_RegisterCallback(&hdma_adc3, HAL_DMA_XFER_HALFCPLT_CB_ID, ADC3DMAHalfTransferIRQCallback);
 8101880:	4ac2      	ldr	r2, [pc, #776]	@ (8101b8c <dspEntry+0x32c>)
  debug_output_enable = (boolean_t)(HAL_GPIO_ReadPin( DEBUG_EN_IN_GPIO_Port, DEBUG_EN_IN_Pin ) == GPIO_PIN_RESET);
 8101882:	fab0 f080 	clz	r0, r0
 8101886:	0940      	lsrs	r0, r0, #5
 8101888:	7018      	strb	r0, [r3, #0]
  ADC1->CR |= ADC_CR_BOOST;
 810188a:	68ab      	ldr	r3, [r5, #8]
  HAL_DMA_RegisterCallback(&hdma_adc3, HAL_DMA_XFER_HALFCPLT_CB_ID, ADC3DMAHalfTransferIRQCallback);
 810188c:	48c0      	ldr	r0, [pc, #768]	@ (8101b90 <dspEntry+0x330>)
  ADC1->CR |= ADC_CR_BOOST;
 810188e:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 8101892:	60ab      	str	r3, [r5, #8]
  ADC3->CR |= ADC_CR_BOOST;
 8101894:	68a3      	ldr	r3, [r4, #8]
 8101896:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 810189a:	60a3      	str	r3, [r4, #8]
  HAL_DMA_RegisterCallback(&hdma_adc3, HAL_DMA_XFER_HALFCPLT_CB_ID, ADC3DMAHalfTransferIRQCallback);
 810189c:	2101      	movs	r1, #1
 810189e:	f002 fd31 	bl	8104304 <HAL_DMA_RegisterCallback>
  HAL_DMA_RegisterCallback(&hdma_adc3, HAL_DMA_XFER_CPLT_CB_ID, ADC3DMATransferCompleteIRQCallback);
 81018a2:	4abc      	ldr	r2, [pc, #752]	@ (8101b94 <dspEntry+0x334>)
 81018a4:	48ba      	ldr	r0, [pc, #744]	@ (8101b90 <dspEntry+0x330>)
 81018a6:	2100      	movs	r1, #0
 81018a8:	f002 fd2c 	bl	8104304 <HAL_DMA_RegisterCallback>
  DMA1_Stream0->CR |= DMA_SxCR_CIRC;
 81018ac:	4bba      	ldr	r3, [pc, #744]	@ (8101b98 <dspEntry+0x338>)
  ADC_Enable( &hadc1 );
 81018ae:	48bb      	ldr	r0, [pc, #748]	@ (8101b9c <dspEntry+0x33c>)
  DMA1_Stream0->CR |= DMA_SxCR_CIRC;
 81018b0:	691a      	ldr	r2, [r3, #16]
 81018b2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 81018b6:	611a      	str	r2, [r3, #16]
  DMA1_Stream0->NDTR = ADC1_CHANNELS * ADC_BUFFER_SAMPLES_PER_CHANNEL;
 81018b8:	f44f 6161 	mov.w	r1, #3600	@ 0xe10
  DMA1_Stream0->PAR = (uint32_t)&ADC1->DR;
 81018bc:	4ab8      	ldr	r2, [pc, #736]	@ (8101ba0 <dspEntry+0x340>)
  DMA1_Stream0->NDTR = ADC1_CHANNELS * ADC_BUFFER_SAMPLES_PER_CHANNEL;
 81018be:	6159      	str	r1, [r3, #20]
  DMA1_Stream0->PAR = (uint32_t)&ADC1->DR;
 81018c0:	619a      	str	r2, [r3, #24]
  DMA1_Stream0->M0AR = (uint32_t)adc1_read_buffer;
 81018c2:	4ab8      	ldr	r2, [pc, #736]	@ (8101ba4 <dspEntry+0x344>)
 81018c4:	61da      	str	r2, [r3, #28]
  DMA1_Stream0->CR |= DMA_SxCR_EN;
 81018c6:	691a      	ldr	r2, [r3, #16]
 81018c8:	f042 0201 	orr.w	r2, r2, #1
 81018cc:	611a      	str	r2, [r3, #16]
  DMA1->LIFCR = DMA_LIFCR_CTCIF1;
 81018ce:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 81018d2:	609a      	str	r2, [r3, #8]
  DMA1_Stream1->CR |= DMA_SxCR_HTIE | DMA_SxCR_TCIE | DMA_SxCR_CIRC;
 81018d4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 81018d6:	f442 728c 	orr.w	r2, r2, #280	@ 0x118
 81018da:	629a      	str	r2, [r3, #40]	@ 0x28
  DMA1_Stream1->PAR = (uint32_t)&ADC3->DR;
 81018dc:	4ab2      	ldr	r2, [pc, #712]	@ (8101ba8 <dspEntry+0x348>)
  DMA1_Stream1->NDTR = ADC3_CHANNELS * ADC_BUFFER_SAMPLES_PER_CHANNEL;
 81018de:	62d9      	str	r1, [r3, #44]	@ 0x2c
  DMA1_Stream1->PAR = (uint32_t)&ADC3->DR;
 81018e0:	631a      	str	r2, [r3, #48]	@ 0x30
  DMA1_Stream1->M0AR = (uint32_t)adc3_read_buffer;
 81018e2:	4ab2      	ldr	r2, [pc, #712]	@ (8101bac <dspEntry+0x34c>)
 81018e4:	635a      	str	r2, [r3, #52]	@ 0x34
  DMA1_Stream1->CR |= DMA_SxCR_EN;
 81018e6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 81018e8:	f042 0201 	orr.w	r2, r2, #1
 81018ec:	629a      	str	r2, [r3, #40]	@ 0x28
  ADC_Enable( &hadc1 );
 81018ee:	f001 f8e9 	bl	8102ac4 <ADC_Enable>
  ADC_Enable( &hadc3 );
 81018f2:	48af      	ldr	r0, [pc, #700]	@ (8101bb0 <dspEntry+0x350>)
 81018f4:	f001 f8e6 	bl	8102ac4 <ADC_Enable>
  while(!(ADC1->ISR | ADC_ISR_ADRDY) || !(ADC3->ISR | ADC_ISR_ADRDY));
 81018f8:	682b      	ldr	r3, [r5, #0]
 81018fa:	6823      	ldr	r3, [r4, #0]
  ADC1->CR |= ADC_CR_ADSTART;
 81018fc:	68ab      	ldr	r3, [r5, #8]
  DBGMCU->APB1LFZ1 |= DBGMCU_APB1LFZ1_DBG_TIM3;
 81018fe:	4aad      	ldr	r2, [pc, #692]	@ (8101bb4 <dspEntry+0x354>)
  HAL_TIM_Base_Start( &htim3 );
 8101900:	48ad      	ldr	r0, [pc, #692]	@ (8101bb8 <dspEntry+0x358>)
  ADC1->CR |= ADC_CR_ADSTART;
 8101902:	f043 0304 	orr.w	r3, r3, #4
 8101906:	60ab      	str	r3, [r5, #8]
  ADC3->CR |= ADC_CR_ADSTART;
 8101908:	68a3      	ldr	r3, [r4, #8]
 810190a:	f043 0304 	orr.w	r3, r3, #4
 810190e:	60a3      	str	r3, [r4, #8]
  DBGMCU->APB1LFZ1 |= DBGMCU_APB1LFZ1_DBG_TIM3;
 8101910:	6bd3      	ldr	r3, [r2, #60]	@ 0x3c
 8101912:	f043 0302 	orr.w	r3, r3, #2
 8101916:	63d3      	str	r3, [r2, #60]	@ 0x3c
  TIM3->ARR = 750;
 8101918:	4ba8      	ldr	r3, [pc, #672]	@ (8101bbc <dspEntry+0x35c>)
 810191a:	f240 22ee 	movw	r2, #750	@ 0x2ee
 810191e:	62da      	str	r2, [r3, #44]	@ 0x2c
  TIM3->CCR1 = 375;
 8101920:	f240 1277 	movw	r2, #375	@ 0x177
 8101924:	635a      	str	r2, [r3, #52]	@ 0x34
  TIM3->CCER |= TIM_CCER_CC1E;
 8101926:	6a1a      	ldr	r2, [r3, #32]
 8101928:	f042 0201 	orr.w	r2, r2, #1
 810192c:	621a      	str	r2, [r3, #32]
  HAL_TIM_Base_Start( &htim3 );
 810192e:	f004 f9cf 	bl	8105cd0 <HAL_TIM_Base_Start>
  arm_rfft_fast_init_f32( &fft_handler, FFT_BATCH_SIZE );
 8101932:	48a3      	ldr	r0, [pc, #652]	@ (8101bc0 <dspEntry+0x360>)
 8101934:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8101938:	f006 fcea 	bl	8108310 <arm_rfft_fast_init_f32>
  float_union.valueu8[0] = 0x55;
 810193c:	4ba1      	ldr	r3, [pc, #644]	@ (8101bc4 <dspEntry+0x364>)
 810193e:	f04f 3255 	mov.w	r2, #1431655765	@ 0x55555555
 8101942:	601a      	str	r2, [r3, #0]
  int i = 0;
 8101944:	2600      	movs	r6, #0
    if (uart_tx_complete == 1)
 8101946:	f89b 3000 	ldrb.w	r3, [fp]
 810194a:	2b01      	cmp	r3, #1
 810194c:	d114      	bne.n	8101978 <dspEntry+0x118>
      HAL_UART_Transmit_DMA(&huart1, (uint8_t*)msg[i%3], strlen(msg[i%3]));
 810194e:	2303      	movs	r3, #3
 8101950:	fbb6 f3f3 	udiv	r3, r6, r3
 8101954:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8101958:	1af3      	subs	r3, r6, r3
 810195a:	4a9b      	ldr	r2, [pc, #620]	@ (8101bc8 <dspEntry+0x368>)
 810195c:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8101960:	4620      	mov	r0, r4
 8101962:	f7fe fd0d 	bl	8100380 <strlen>
 8101966:	4621      	mov	r1, r4
 8101968:	b282      	uxth	r2, r0
 810196a:	4898      	ldr	r0, [pc, #608]	@ (8101bcc <dspEntry+0x36c>)
 810196c:	f004 fcc8 	bl	8106300 <HAL_UART_Transmit_DMA>
      uart_tx_complete = 0;
 8101970:	2300      	movs	r3, #0
 8101972:	f88b 3000 	strb.w	r3, [fp]
      i+=1;
 8101976:	3601      	adds	r6, #1
    if ( fft_samples_ready )
 8101978:	4b95      	ldr	r3, [pc, #596]	@ (8101bd0 <dspEntry+0x370>)
 810197a:	781b      	ldrb	r3, [r3, #0]
 810197c:	2b00      	cmp	r3, #0
 810197e:	d0e2      	beq.n	8101946 <dspEntry+0xe6>
{

  for ( int _channel = 0; _channel < (ADC1_CHANNELS + ADC3_CHANNELS); _channel++ )
  {

    arm_rfft_fast_f32( &fft_handler, (float*)&fft_sample_buffer[_channel][0], (float*)&fft_out_buffer[_channel][0], 0);
 8101980:	4f94      	ldr	r7, [pc, #592]	@ (8101bd4 <dspEntry+0x374>)
 8101982:	4d95      	ldr	r5, [pc, #596]	@ (8101bd8 <dspEntry+0x378>)
 8101984:	2400      	movs	r4, #0
 8101986:	193a      	adds	r2, r7, r4
 8101988:	1929      	adds	r1, r5, r4
 810198a:	488d      	ldr	r0, [pc, #564]	@ (8101bc0 <dspEntry+0x360>)
 810198c:	2300      	movs	r3, #0
  for ( int _channel = 0; _channel < (ADC1_CHANNELS + ADC3_CHANNELS); _channel++ )
 810198e:	f504 6400 	add.w	r4, r4, #2048	@ 0x800
    arm_rfft_fast_f32( &fft_handler, (float*)&fft_sample_buffer[_channel][0], (float*)&fft_out_buffer[_channel][0], 0);
 8101992:	f006 fc53 	bl	810823c <arm_rfft_fast_f32>
  for ( int _channel = 0; _channel < (ADC1_CHANNELS + ADC3_CHANNELS); _channel++ )
 8101996:	f5b4 5f40 	cmp.w	r4, #12288	@ 0x3000
 810199a:	d1f4      	bne.n	8101986 <dspEntry+0x126>
    {
#ifdef FFT_AVERAGING
      // compute magnitude, correct for dc offset, save value to current magnitude buffer

      fft_frequency_magnitude_db[_channel][fft_frequency_magnitude_db_index][_i]
                = (20.0f * log10f(complexABS(fft_out_buffer[_channel][_i*2] / (FFT_BATCH_SIZE / 8),
 810199c:	ed9f 8a8f 	vldr	s16, [pc, #572]	@ 8101bdc <dspEntry+0x37c>
      fft_frequency_magnitude_db[_channel][fft_frequency_magnitude_db_index][_i]
 81019a0:	f8df 8250 	ldr.w	r8, [pc, #592]	@ 8101bf4 <dspEntry+0x394>
  for ( int _channel = 0; _channel < (ADC1_CHANNELS + ADC3_CHANNELS); _channel++ )
 81019a4:	2500      	movs	r5, #0
	  for ( int _i=0; _i<FFT_BATCH_SIZE / 2; _i++ )
 81019a6:	2400      	movs	r4, #0
                = (20.0f * log10f(complexABS(fft_out_buffer[_channel][_i*2] / (FFT_BATCH_SIZE / 8),
 81019a8:	026b      	lsls	r3, r5, #9
 81019aa:	eb03 0244 	add.w	r2, r3, r4, lsl #1
                                    fft_out_buffer[_channel][(_i*2)+1] / (FFT_BATCH_SIZE / 8))));
 81019ae:	eb03 0344 	add.w	r3, r3, r4, lsl #1
 81019b2:	3301      	adds	r3, #1
                = (20.0f * log10f(complexABS(fft_out_buffer[_channel][_i*2] / (FFT_BATCH_SIZE / 8),
 81019b4:	eb07 0282 	add.w	r2, r7, r2, lsl #2
                                    fft_out_buffer[_channel][(_i*2)+1] / (FFT_BATCH_SIZE / 8))));
 81019b8:	eb07 0383 	add.w	r3, r7, r3, lsl #2
                = (20.0f * log10f(complexABS(fft_out_buffer[_channel][_i*2] / (FFT_BATCH_SIZE / 8),
 81019bc:	edd2 7a00 	vldr	s15, [r2]
                                    fft_out_buffer[_channel][(_i*2)+1] / (FFT_BATCH_SIZE / 8))));
 81019c0:	ed93 0a00 	vldr	s0, [r3]

      // sampling for noise floor at startup
      if ( noise_floor_samples < FFT_REQUIRED_NOISE_FLOOR_SAMPLES )
 81019c4:	f8df a230 	ldr.w	sl, [pc, #560]	@ 8101bf8 <dspEntry+0x398>
                = (20.0f * log10f(complexABS(fft_out_buffer[_channel][_i*2] / (FFT_BATCH_SIZE / 8),
 81019c8:	ee20 0a08 	vmul.f32	s0, s0, s16
 81019cc:	ee67 7a88 	vmul.f32	s15, s15, s16
  return sqrtf(_real * _real + _compl * _compl);
 81019d0:	ee20 0a00 	vmul.f32	s0, s0, s0
                = (20.0f * log10f(complexABS(fft_out_buffer[_channel][_i*2] / (FFT_BATCH_SIZE / 8),
 81019d4:	ea4f 09c5 	mov.w	r9, r5, lsl #3
  return sqrtf(_real * _real + _compl * _compl);
 81019d8:	eea7 0aa7 	vfma.f32	s0, s15, s15
 81019dc:	f00d f898 	bl	810eb10 <sqrtf>
                = (20.0f * log10f(complexABS(fft_out_buffer[_channel][_i*2] / (FFT_BATCH_SIZE / 8),
 81019e0:	f00d f868 	bl	810eab4 <log10f>
      fft_frequency_magnitude_db[_channel][fft_frequency_magnitude_db_index][_i]
 81019e4:	f8b8 3000 	ldrh.w	r3, [r8]
                = (20.0f * log10f(complexABS(fft_out_buffer[_channel][_i*2] / (FFT_BATCH_SIZE / 8),
 81019e8:	487d      	ldr	r0, [pc, #500]	@ (8101be0 <dspEntry+0x380>)
      if ( noise_floor_samples < FFT_REQUIRED_NOISE_FLOOR_SAMPLES )
 81019ea:	f8ba 2000 	ldrh.w	r2, [sl]
                = (20.0f * log10f(complexABS(fft_out_buffer[_channel][_i*2] / (FFT_BATCH_SIZE / 8),
 81019ee:	eef3 7a04 	vmov.f32	s15, #52	@ 0x41a00000  20.0
 81019f2:	fa19 f383 	uxtah	r3, r9, r3
 81019f6:	ee20 0a27 	vmul.f32	s0, s0, s15
 81019fa:	eb04 2303 	add.w	r3, r4, r3, lsl #8
 81019fe:	eb00 0383 	add.w	r3, r0, r3, lsl #2
      if ( noise_floor_samples < FFT_REQUIRED_NOISE_FLOOR_SAMPLES )
 8101a02:	2a27      	cmp	r2, #39	@ 0x27
                = (20.0f * log10f(complexABS(fft_out_buffer[_channel][_i*2] / (FFT_BATCH_SIZE / 8),
 8101a04:	ed83 0a00 	vstr	s0, [r3]
      if ( noise_floor_samples < FFT_REQUIRED_NOISE_FLOOR_SAMPLES )
 8101a08:	d820      	bhi.n	8101a4c <dspEntry+0x1ec>
      {
        if (( fft_frequency_magnitude_db[_channel][fft_frequency_magnitude_db_index][_i]
 8101a0a:	f8b8 3000 	ldrh.w	r3, [r8]
              > fft_noise_floor[_i] )
 8101a0e:	4975      	ldr	r1, [pc, #468]	@ (8101be4 <dspEntry+0x384>)
        if (( fft_frequency_magnitude_db[_channel][fft_frequency_magnitude_db_index][_i]
 8101a10:	fa19 f383 	uxtah	r3, r9, r3
 8101a14:	eb04 2303 	add.w	r3, r4, r3, lsl #8
 8101a18:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8101a1c:	ed93 7a00 	vldr	s14, [r3]
              > fft_noise_floor[_i] )
 8101a20:	eb01 0384 	add.w	r3, r1, r4, lsl #2
 8101a24:	edd3 7a00 	vldr	s15, [r3]
        if (( fft_frequency_magnitude_db[_channel][fft_frequency_magnitude_db_index][_i]
 8101a28:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8101a2c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8101a30:	dc00      	bgt.n	8101a34 <dspEntry+0x1d4>
            || ( noise_floor_samples == 0 ))
 8101a32:	b95a      	cbnz	r2, 8101a4c <dspEntry+0x1ec>
        {
          fft_noise_floor[_i] = fft_frequency_magnitude_db[_channel][fft_frequency_magnitude_db_index][_i];
 8101a34:	f8b8 3000 	ldrh.w	r3, [r8]
 8101a38:	fa19 f383 	uxtah	r3, r9, r3
 8101a3c:	eb04 2303 	add.w	r3, r4, r3, lsl #8
 8101a40:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8101a44:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8101a48:	681b      	ldr	r3, [r3, #0]
 8101a4a:	600b      	str	r3, [r1, #0]
        }
      }

      // perform average calculation for this channel and magnitude index
      fft_frequency_magnitude_db_average[_channel][_i] = fft_frequency_magnitude_db[_channel][0][_i];
 8101a4c:	eb04 23c5 	add.w	r3, r4, r5, lsl #11
 8101a50:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8101a54:	f8df e1a4 	ldr.w	lr, [pc, #420]	@ 8101bfc <dspEntry+0x39c>
 8101a58:	6819      	ldr	r1, [r3, #0]
 8101a5a:	eb04 2305 	add.w	r3, r4, r5, lsl #8
 8101a5e:	eb0e 0383 	add.w	r3, lr, r3, lsl #2

      for ( int sample_index = 1; sample_index < FFT_AVERAGE_SAMPLES; sample_index++ )
 8101a62:	f04f 0c01 	mov.w	ip, #1
      fft_frequency_magnitude_db_average[_channel][_i] = fft_frequency_magnitude_db[_channel][0][_i];
 8101a66:	6019      	str	r1, [r3, #0]
      {

        fft_frequency_magnitude_db_average[_channel][_i] += fft_frequency_magnitude_db[_channel][sample_index][_i];
 8101a68:	eb09 010c 	add.w	r1, r9, ip
 8101a6c:	eb04 2101 	add.w	r1, r4, r1, lsl #8
 8101a70:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8101a74:	edd1 7a00 	vldr	s15, [r1]
 8101a78:	ed93 7a00 	vldr	s14, [r3]
      for ( int sample_index = 1; sample_index < FFT_AVERAGE_SAMPLES; sample_index++ )
 8101a7c:	f10c 0c01 	add.w	ip, ip, #1
        fft_frequency_magnitude_db_average[_channel][_i] += fft_frequency_magnitude_db[_channel][sample_index][_i];
 8101a80:	ee77 7a87 	vadd.f32	s15, s15, s14
      for ( int sample_index = 1; sample_index < FFT_AVERAGE_SAMPLES; sample_index++ )
 8101a84:	f1bc 0f08 	cmp.w	ip, #8
        fft_frequency_magnitude_db_average[_channel][_i] += fft_frequency_magnitude_db[_channel][sample_index][_i];
 8101a88:	edc3 7a00 	vstr	s15, [r3]
      for ( int sample_index = 1; sample_index < FFT_AVERAGE_SAMPLES; sample_index++ )
 8101a8c:	d1ec      	bne.n	8101a68 <dspEntry+0x208>
      }

      fft_frequency_magnitude_db_average[_channel][_i] /= (float)FFT_AVERAGE_SAMPLES;
 8101a8e:	edd3 7a00 	vldr	s15, [r3]
 8101a92:	eeb4 7a00 	vmov.f32	s14, #64	@ 0x3e000000  0.125
 8101a96:	ee67 7a87 	vmul.f32	s15, s15, s14
	  for ( int _i=0; _i<FFT_BATCH_SIZE / 2; _i++ )
 8101a9a:	3401      	adds	r4, #1
 8101a9c:	f5b4 7f80 	cmp.w	r4, #256	@ 0x100
      fft_frequency_magnitude_db_average[_channel][_i] /= (float)FFT_AVERAGE_SAMPLES;
 8101aa0:	edc3 7a00 	vstr	s15, [r3]
	  for ( int _i=0; _i<FFT_BATCH_SIZE / 2; _i++ )
 8101aa4:	d180      	bne.n	81019a8 <dspEntry+0x148>
  for ( int _channel = 0; _channel < (ADC1_CHANNELS + ADC3_CHANNELS); _channel++ )
 8101aa6:	3501      	adds	r5, #1
 8101aa8:	2d06      	cmp	r5, #6
 8101aaa:	f47f af7c 	bne.w	81019a6 <dspEntry+0x146>
    noise_floor_samples++;
  }

  // increment fft buffer index for next iteration

  fft_frequency_magnitude_db_index = ( fft_frequency_magnitude_db_index + 1 ) % FFT_AVERAGE_SAMPLES;
 8101aae:	f8b8 3000 	ldrh.w	r3, [r8]
 8101ab2:	f8df c14c 	ldr.w	ip, [pc, #332]	@ 8101c00 <dspEntry+0x3a0>
  boolean_t _anomaly_detected = FALSE;

  // for each channel
  for ( int channel = 0; channel < (ADC1_CHANNELS + ADC3_CHANNELS); channel++ )
  {
    _largest_magnitude_db = -200.0f;
 8101ab6:	eddf 5a4c 	vldr	s11, [pc, #304]	@ 8101be8 <dspEntry+0x388>
        _anomaly_detected = TRUE;
      }
    }

    // update ultrasonic POIs for this channel
    channel_is_active_anomaly[channel] = _channel_active;
 8101aba:	4f4c      	ldr	r7, [pc, #304]	@ (8101bec <dspEntry+0x38c>)
  fft_frequency_magnitude_db_index = ( fft_frequency_magnitude_db_index + 1 ) % FFT_AVERAGE_SAMPLES;
 8101abc:	3301      	adds	r3, #1
  if ( noise_floor_samples < FFT_REQUIRED_NOISE_FLOOR_SAMPLES )
 8101abe:	2a27      	cmp	r2, #39	@ 0x27
  boolean_t _anomaly_detected = FALSE;
 8101ac0:	f04f 0000 	mov.w	r0, #0
  fft_frequency_magnitude_db_index = ( fft_frequency_magnitude_db_index + 1 ) % FFT_AVERAGE_SAMPLES;
 8101ac4:	f003 0307 	and.w	r3, r3, #7
    noise_floor_samples++;
 8101ac8:	bf98      	it	ls
 8101aca:	3201      	addls	r2, #1
  fft_frequency_magnitude_db_index = ( fft_frequency_magnitude_db_index + 1 ) % FFT_AVERAGE_SAMPLES;
 8101acc:	f8a8 3000 	strh.w	r3, [r8]
  uint16_t _largest_magnitude_bin = 0;
 8101ad0:	ee06 0a10 	vmov	s12, r0
                  + fft_trigger_threshold_offset_db))
 8101ad4:	f8df 812c 	ldr.w	r8, [pc, #300]	@ 8101c04 <dspEntry+0x3a4>
    noise_floor_samples++;
 8101ad8:	bf98      	it	ls
 8101ada:	f8aa 2000 	strhls.w	r2, [sl]
  for ( int channel = 0; channel < (ADC1_CHANNELS + ADC3_CHANNELS); channel++ )
 8101ade:	4601      	mov	r1, r0
  for ( int _channel = 0; _channel < (ADC1_CHANNELS + ADC3_CHANNELS); _channel++ )
 8101ae0:	4664      	mov	r4, ip
 8101ae2:	222a      	movs	r2, #42	@ 0x2a
    _channel_active = FALSE;
 8101ae4:	f04f 0900 	mov.w	r9, #0
    _largest_magnitude_db = -200.0f;
 8101ae8:	eef0 7a65 	vmov.f32	s15, s11
      if ( (fft_frequency_magnitude_db_average[channel][bin_index + FFT_SPECTRUM_ULTRASONIC_BIN_INDEX_LOW]
 8101aec:	ea4f 2a01 	mov.w	sl, r1, lsl #8
             - (fft_noise_floor[bin_index + FFT_SPECTRUM_ULTRASONIC_BIN_INDEX_LOW]
 8101af0:	4d3c      	ldr	r5, [pc, #240]	@ (8101be4 <dspEntry+0x384>)
      if ( (fft_frequency_magnitude_db_average[channel][bin_index + FFT_SPECTRUM_ULTRASONIC_BIN_INDEX_LOW]
 8101af2:	eb0a 0302 	add.w	r3, sl, r2
 8101af6:	eb0e 0383 	add.w	r3, lr, r3, lsl #2
             - (fft_noise_floor[bin_index + FFT_SPECTRUM_ULTRASONIC_BIN_INDEX_LOW]
 8101afa:	eb05 0582 	add.w	r5, r5, r2, lsl #2
      if ( (fft_frequency_magnitude_db_average[channel][bin_index + FFT_SPECTRUM_ULTRASONIC_BIN_INDEX_LOW]
 8101afe:	ed93 7a00 	vldr	s14, [r3]
             - (fft_noise_floor[bin_index + FFT_SPECTRUM_ULTRASONIC_BIN_INDEX_LOW]
 8101b02:	edd5 6a00 	vldr	s13, [r5]
                  + fft_trigger_threshold_offset_db))
 8101b06:	ed98 5a00 	vldr	s10, [r8]
 8101b0a:	ee76 6a85 	vadd.f32	s13, s13, s10
             - (fft_noise_floor[bin_index + FFT_SPECTRUM_ULTRASONIC_BIN_INDEX_LOW]
 8101b0e:	ee37 7a66 	vsub.f32	s14, s14, s13
      if ( (fft_frequency_magnitude_db_average[channel][bin_index + FFT_SPECTRUM_ULTRASONIC_BIN_INDEX_LOW]
 8101b12:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8101b16:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8101b1a:	dd0c      	ble.n	8101b36 <dspEntry+0x2d6>
        _largest_magnitude_db = fft_frequency_magnitude_db_average[channel][bin_index + FFT_SPECTRUM_ULTRASONIC_BIN_INDEX_LOW]
 8101b1c:	edd3 7a00 	vldr	s15, [r3]
                             - (fft_noise_floor[bin_index + FFT_SPECTRUM_ULTRASONIC_BIN_INDEX_LOW]
 8101b20:	ed95 7a00 	vldr	s14, [r5]
                                    + fft_trigger_threshold_offset_db);
 8101b24:	edd8 6a00 	vldr	s13, [r8]
 8101b28:	ee37 7a26 	vadd.f32	s14, s14, s13
 8101b2c:	b293      	uxth	r3, r2
        _largest_magnitude_db = fft_frequency_magnitude_db_average[channel][bin_index + FFT_SPECTRUM_ULTRASONIC_BIN_INDEX_LOW]
 8101b2e:	ee77 7ac7 	vsub.f32	s15, s15, s14
        _largest_magnitude_bin = bin_index + FFT_SPECTRUM_ULTRASONIC_BIN_INDEX_LOW;
 8101b32:	ee06 3a10 	vmov	s12, r3
      if ( fft_frequency_magnitude_db_average[channel][bin_index + FFT_SPECTRUM_ULTRASONIC_BIN_INDEX_LOW]
 8101b36:	eb0a 0302 	add.w	r3, sl, r2
 8101b3a:	eb0e 0383 	add.w	r3, lr, r3, lsl #2
 8101b3e:	edd3 6a00 	vldr	s13, [r3]
                >= ( fft_noise_floor[bin_index + FFT_SPECTRUM_ULTRASONIC_BIN_INDEX_LOW]
 8101b42:	4b28      	ldr	r3, [pc, #160]	@ (8101be4 <dspEntry+0x384>)
        fft_magnitude_trigger_counter[channel][bin_index] = ((fft_magnitude_trigger_counter[channel][bin_index] & FFT_DETECT_COUNT_MASK)
 8101b44:	7825      	ldrb	r5, [r4, #0]
 8101b46:	9401      	str	r4, [sp, #4]
                >= ( fft_noise_floor[bin_index + FFT_SPECTRUM_ULTRASONIC_BIN_INDEX_LOW]
 8101b48:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 8101b4c:	ed93 7a00 	vldr	s14, [r3]
                         + fft_trigger_threshold_offset_db ))
 8101b50:	ed98 5a00 	vldr	s10, [r8]
 8101b54:	ee37 7a05 	vadd.f32	s14, s14, s10
 8101b58:	f005 037f 	and.w	r3, r5, #127	@ 0x7f
      if ( fft_frequency_magnitude_db_average[channel][bin_index + FFT_SPECTRUM_ULTRASONIC_BIN_INDEX_LOW]
 8101b5c:	eef4 6ac7 	vcmpe.f32	s13, s14
 8101b60:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8101b64:	db50      	blt.n	8101c08 <dspEntry+0x3a8>
        fft_magnitude_trigger_counter[channel][bin_index] = ((fft_magnitude_trigger_counter[channel][bin_index] & FFT_DETECT_COUNT_MASK)
 8101b66:	2b18      	cmp	r3, #24
 8101b68:	d004      	beq.n	8101b74 <dspEntry+0x314>
 8101b6a:	1c6b      	adds	r3, r5, #1
 8101b6c:	b2db      	uxtb	r3, r3
      if ( fft_magnitude_trigger_counter[channel][bin_index] >= FFT_DETECT_THRESHOLD_RISING_COUNT )
 8101b6e:	2b0d      	cmp	r3, #13
        fft_magnitude_trigger_counter[channel][bin_index] = ((fft_magnitude_trigger_counter[channel][bin_index] & FFT_DETECT_COUNT_MASK)
 8101b70:	7023      	strb	r3, [r4, #0]
      if ( fft_magnitude_trigger_counter[channel][bin_index] >= FFT_DETECT_THRESHOLD_RISING_COUNT )
 8101b72:	d94d      	bls.n	8101c10 <dspEntry+0x3b0>
        fft_magnitude_trigger_counter[channel][bin_index] |= FFT_DETECT_BIN_ACTIVE_FLAG;
 8101b74:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8101b78:	e049      	b.n	8101c0e <dspEntry+0x3ae>
 8101b7a:	bf00      	nop
 8101b7c:	58020c00 	.word	0x58020c00
 8101b80:	40022000 	.word	0x40022000
 8101b84:	58026000 	.word	0x58026000
 8101b88:	10000f38 	.word	0x10000f38
 8101b8c:	08101705 	.word	0x08101705
 8101b90:	10000d7c 	.word	0x10000d7c
 8101b94:	081015b9 	.word	0x081015b9
 8101b98:	40020000 	.word	0x40020000
 8101b9c:	10000ed0 	.word	0x10000ed0
 8101ba0:	40022040 	.word	0x40022040
 8101ba4:	10016cd2 	.word	0x10016cd2
 8101ba8:	58026040 	.word	0x58026040
 8101bac:	100150b2 	.word	0x100150b2
 8101bb0:	10000e6c 	.word	0x10000e6c
 8101bb4:	5c001000 	.word	0x5c001000
 8101bb8:	100188fc 	.word	0x100188fc
 8101bbc:	40000400 	.word	0x40000400
 8101bc0:	10000f40 	.word	0x10000f40
 8101bc4:	100188f4 	.word	0x100188f4
 8101bc8:	1000005c 	.word	0x1000005c
 8101bcc:	10018acc 	.word	0x10018acc
 8101bd0:	100150af 	.word	0x100150af
 8101bd4:	1000f0ac 	.word	0x1000f0ac
 8101bd8:	100120ac 	.word	0x100120ac
 8101bdc:	3c800000 	.word	0x3c800000
 8101be0:	100014a8 	.word	0x100014a8
 8101be4:	1000ecac 	.word	0x1000ecac
 8101be8:	c3480000 	.word	0xc3480000
 8101bec:	10000f6a 	.word	0x10000f6a
 8101bf0:	10000058 	.word	0x10000058
 8101bf4:	100014a4 	.word	0x100014a4
 8101bf8:	1000eca8 	.word	0x1000eca8
 8101bfc:	1000d4a8 	.word	0x1000d4a8
 8101c00:	10000fa0 	.word	0x10000fa0
 8101c04:	10000074 	.word	0x10000074
        fft_magnitude_trigger_counter[channel][bin_index] = ((fft_magnitude_trigger_counter[channel][bin_index] & FFT_DETECT_COUNT_MASK)
 8101c08:	2b00      	cmp	r3, #0
 8101c0a:	f040 80b9 	bne.w	8101d80 <dspEntry+0x520>
        fft_magnitude_trigger_counter[channel][bin_index] |= FFT_DETECT_BIN_ACTIVE_FLAG;
 8101c0e:	7023      	strb	r3, [r4, #0]
      if ( fft_magnitude_trigger_counter[channel][bin_index] & FFT_DETECT_BIN_ACTIVE_FLAG )
 8101c10:	9b01      	ldr	r3, [sp, #4]
 8101c12:	f993 3000 	ldrsb.w	r3, [r3]
 8101c16:	2b00      	cmp	r3, #0
        _anomaly_detected = TRUE;
 8101c18:	bfb8      	it	lt
 8101c1a:	2001      	movlt	r0, #1
    for ( int bin_index = 0; bin_index < FFT_SPECTRUM_NUMBER_OF_ULTRASONIC_BINS; bin_index++ )
 8101c1c:	f102 0201 	add.w	r2, r2, #1
        _channel_active = TRUE;
 8101c20:	bfb8      	it	lt
 8101c22:	4681      	movlt	r9, r0
    for ( int bin_index = 0; bin_index < FFT_SPECTRUM_NUMBER_OF_ULTRASONIC_BINS; bin_index++ )
 8101c24:	f5b2 7f80 	cmp.w	r2, #256	@ 0x100
 8101c28:	f104 0401 	add.w	r4, r4, #1
 8101c2c:	f47f af60 	bne.w	8101af0 <dspEntry+0x290>
    fft_channel_magnitude_db[channel] = _largest_magnitude_db;
 8101c30:	4c61      	ldr	r4, [pc, #388]	@ (8101db8 <dspEntry+0x558>)
    fft_channel_magnitude_bin[channel] = _largest_magnitude_bin;
 8101c32:	4d62      	ldr	r5, [pc, #392]	@ (8101dbc <dspEntry+0x55c>)
    channel_is_active_anomaly[channel] = _channel_active;
 8101c34:	f807 9001 	strb.w	r9, [r7, r1]
    fft_channel_magnitude_db[channel] = _largest_magnitude_db;
 8101c38:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 8101c3c:	edc3 7a00 	vstr	s15, [r3]
    fft_channel_magnitude_bin[channel] = _largest_magnitude_bin;
 8101c40:	eb05 0381 	add.w	r3, r5, r1, lsl #2
 8101c44:	eef8 7a46 	vcvt.f32.u32	s15, s12
  for ( int channel = 0; channel < (ADC1_CHANNELS + ADC3_CHANNELS); channel++ )
 8101c48:	3101      	adds	r1, #1
 8101c4a:	2906      	cmp	r1, #6
    fft_channel_magnitude_bin[channel] = _largest_magnitude_bin;
 8101c4c:	edc3 7a00 	vstr	s15, [r3]
  for ( int channel = 0; channel < (ADC1_CHANNELS + ADC3_CHANNELS); channel++ )
 8101c50:	f10c 0cd6 	add.w	ip, ip, #214	@ 0xd6
 8101c54:	f47f af44 	bne.w	8101ae0 <dspEntry+0x280>
  }

  // increment previous/current detect state
  anomaly_detect_state_previous = anomaly_detect_state_current;
  anomaly_detect_state_current = _anomaly_detected;
 8101c58:	f8df 91ac 	ldr.w	r9, [pc, #428]	@ 8101e08 <dspEntry+0x5a8>
      fft_results_ready = TRUE;
 8101c5c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8101e0c <dspEntry+0x5ac>
  anomaly_detect_state_current = _anomaly_detected;
 8101c60:	f889 0000 	strb.w	r0, [r9]

  setUserLED2State( anomaly_detect_state_current );
 8101c64:	f000 fa28 	bl	81020b8 <setUserLED2State>
      fft_samples_ready = FALSE;
 8101c68:	4a55      	ldr	r2, [pc, #340]	@ (8101dc0 <dspEntry+0x560>)
// Only capable of generating one set of values, does not handle multiple anomalies
static void anomalyUpdateCharacteristics( void )
{
  // Anomaly frequency, ** just potato averaging of active microphone frequencies **
  //if(!RUN_ONCE) printf("In perform anomalyUpdateCharacteristics\r\n");
  float _sum = 0.0f;
 8101c6a:	eddf 6a56 	vldr	s13, [pc, #344]	@ 8101dc4 <dspEntry+0x564>
  // sum of frequencies of active channels
  for ( int _channel = 0; _channel < NUM_MICROPHONE_CHANNELS; _channel++ )
  {
    if ( channel_is_active_anomaly[_channel] )
    {
      _sum += (float)fft_channel_magnitude_bin[_channel] * ADC_SAMPLE_FREQUENCY / (FFT_BATCH_SIZE);
 8101c6e:	ed9f 7a56 	vldr	s14, [pc, #344]	@ 8101dc8 <dspEntry+0x568>
 8101c72:	ed9f 6a56 	vldr	s12, [pc, #344]	@ 8101dcc <dspEntry+0x56c>
      fft_results_ready = TRUE;
 8101c76:	2301      	movs	r3, #1
 8101c78:	f888 3000 	strb.w	r3, [r8]
      fft_samples_ready = FALSE;
 8101c7c:	2300      	movs	r3, #0
 8101c7e:	7013      	strb	r3, [r2, #0]
  for ( int _channel = 0; _channel < NUM_MICROPHONE_CHANNELS; _channel++ )
 8101c80:	461a      	mov	r2, r3
    if ( channel_is_active_anomaly[_channel] )
 8101c82:	5cb9      	ldrb	r1, [r7, r2]
 8101c84:	b149      	cbz	r1, 8101c9a <dspEntry+0x43a>
      _sum += (float)fft_channel_magnitude_bin[_channel] * ADC_SAMPLE_FREQUENCY / (FFT_BATCH_SIZE);
 8101c86:	eb05 0182 	add.w	r1, r5, r2, lsl #2
 8101c8a:	edd1 7a00 	vldr	s15, [r1]
 8101c8e:	ee67 7a87 	vmul.f32	s15, s15, s14
      _active_channels++;
 8101c92:	3301      	adds	r3, #1
      _sum += (float)fft_channel_magnitude_bin[_channel] * ADC_SAMPLE_FREQUENCY / (FFT_BATCH_SIZE);
 8101c94:	eee7 6a86 	vfma.f32	s13, s15, s12
      _active_channels++;
 8101c98:	b2db      	uxtb	r3, r3
  for ( int _channel = 0; _channel < NUM_MICROPHONE_CHANNELS; _channel++ )
 8101c9a:	3201      	adds	r2, #1
 8101c9c:	2a06      	cmp	r2, #6
 8101c9e:	d1f0      	bne.n	8101c82 <dspEntry+0x422>
  if ( _active_channels == 0 )
  {
    anomaly_frequency = 20000.0f;
  }

  anomaly_frequency = _sum / _active_channels;
 8101ca0:	ee07 3a90 	vmov	s15, r3
 8101ca4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8101ca8:	4d49      	ldr	r5, [pc, #292]	@ (8101dd0 <dspEntry+0x570>)

  // normalized frequency
  anomaly_frequency_normalized = (anomaly_frequency - 20000.0f) / (120000.0f - 20000.0f);
 8101caa:	4b4a      	ldr	r3, [pc, #296]	@ (8101dd4 <dspEntry+0x574>)
  anomaly_frequency = _sum / _active_channels;
 8101cac:	ee86 7aa7 	vdiv.f32	s14, s13, s15
  anomaly_frequency_normalized = (anomaly_frequency - 20000.0f) / (120000.0f - 20000.0f);
 8101cb0:	eddf 7a49 	vldr	s15, [pc, #292]	@ 8101dd8 <dspEntry+0x578>
 8101cb4:	eddf 6a49 	vldr	s13, [pc, #292]	@ 8101ddc <dspEntry+0x57c>
  anomaly_frequency = _sum / _active_channels;
 8101cb8:	ed85 7a00 	vstr	s14, [r5]
  anomaly_frequency_normalized = (anomaly_frequency - 20000.0f) / (120000.0f - 20000.0f);
 8101cbc:	ee37 7a67 	vsub.f32	s14, s14, s15
 8101cc0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8101cc4:	edc3 7a00 	vstr	s15, [r3]

  // magnitude, ** also potato but functional **
  float _largest = -200.0f;
 8101cc8:	eddf 7a45 	vldr	s15, [pc, #276]	@ 8101de0 <dspEntry+0x580>

  for ( int _channel = 0; _channel < NUM_MICROPHONE_CHANNELS; _channel++ )
 8101ccc:	2300      	movs	r3, #0
  {
    if (( fft_channel_magnitude_db[_channel] > _largest )
 8101cce:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 8101cd2:	ed92 7a00 	vldr	s14, [r2]
 8101cd6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8101cda:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8101cde:	dd03      	ble.n	8101ce8 <dspEntry+0x488>
        && ( channel_is_active_anomaly[_channel] ))
 8101ce0:	5cf9      	ldrb	r1, [r7, r3]
 8101ce2:	b109      	cbz	r1, 8101ce8 <dspEntry+0x488>
    {
      _largest = fft_channel_magnitude_db[_channel];
 8101ce4:	edd2 7a00 	vldr	s15, [r2]
  for ( int _channel = 0; _channel < NUM_MICROPHONE_CHANNELS; _channel++ )
 8101ce8:	3301      	adds	r3, #1
 8101cea:	2b06      	cmp	r3, #6
 8101cec:	d1ef      	bne.n	8101cce <dspEntry+0x46e>
    }
  }

  anomaly_magnitude = _largest;
 8101cee:	4c3d      	ldr	r4, [pc, #244]	@ (8101de4 <dspEntry+0x584>)

  // update inter-processor communication (shared RAM region)
  IPCSetAnomalyDetectState( anomaly_detect_state_current );
 8101cf0:	f899 0000 	ldrb.w	r0, [r9]
  anomaly_magnitude = _largest;
 8101cf4:	edc4 7a00 	vstr	s15, [r4]
  IPCSetAnomalyDetectState( anomaly_detect_state_current );
 8101cf8:	f000 f93c 	bl	8101f74 <IPCSetAnomalyDetectState>
  IPCSetAnomalyFrequency( anomaly_frequency );
 8101cfc:	ed95 0a00 	vldr	s0, [r5]
 8101d00:	f000 f93e 	bl	8101f80 <IPCSetAnomalyFrequency>
  IPCSetAnomalyMagnitudedB( anomaly_magnitude );
 8101d04:	ed94 0a00 	vldr	s0, [r4]
      if(anomaly_detect_state_current & (((SKIP_N_SAMPLES_READY % 40) == 0) || (SKIP_N_SAMPLES_READY == 0)))
 8101d08:	4c37      	ldr	r4, [pc, #220]	@ (8101de8 <dspEntry+0x588>)
  IPCSetAnomalyMagnitudedB( anomaly_magnitude );
 8101d0a:	f000 f93f 	bl	8101f8c <IPCSetAnomalyMagnitudedB>
      if(anomaly_detect_state_current & (((SKIP_N_SAMPLES_READY % 40) == 0) || (SKIP_N_SAMPLES_READY == 0)))
 8101d0e:	6823      	ldr	r3, [r4, #0]
 8101d10:	f899 1000 	ldrb.w	r1, [r9]
 8101d14:	2028      	movs	r0, #40	@ 0x28
 8101d16:	fb93 f2f0 	sdiv	r2, r3, r0
 8101d1a:	fb00 3212 	mls	r2, r0, r2, r3
 8101d1e:	2a00      	cmp	r2, #0
 8101d20:	d031      	beq.n	8101d86 <dspEntry+0x526>
 8101d22:	fab3 f283 	clz	r2, r3
 8101d26:	0952      	lsrs	r2, r2, #5
 8101d28:	4211      	tst	r1, r2
 8101d2a:	d02e      	beq.n	8101d8a <dspEntry+0x52a>
    	    MX_X_CUBE_AI_Process(fft_frequency_magnitude_db_average);
 8101d2c:	482f      	ldr	r0, [pc, #188]	@ (8101dec <dspEntry+0x58c>)
 8101d2e:	f005 fa47 	bl	81071c0 <MX_X_CUBE_AI_Process>
      	    SKIP_N_SAMPLES_READY = 1;
 8101d32:	2301      	movs	r3, #1
      else if (anomaly_detect_state_current) SKIP_N_SAMPLES_READY++;
 8101d34:	6023      	str	r3, [r4, #0]
      user_button_state_previous = user_button_state_current;
 8101d36:	4d2e      	ldr	r5, [pc, #184]	@ (8101df0 <dspEntry+0x590>)
 8101d38:	4c2e      	ldr	r4, [pc, #184]	@ (8101df4 <dspEntry+0x594>)
 8101d3a:	782b      	ldrb	r3, [r5, #0]
 8101d3c:	7023      	strb	r3, [r4, #0]
      user_button_state_current = getUserButtonState( );
 8101d3e:	f000 f9a5 	bl	810208c <getUserButtonState>
 8101d42:	7028      	strb	r0, [r5, #0]
      if ( user_button_state_current && !user_button_state_previous )
 8101d44:	b138      	cbz	r0, 8101d56 <dspEntry+0x4f6>
 8101d46:	7823      	ldrb	r3, [r4, #0]
 8101d48:	b92b      	cbnz	r3, 8101d56 <dspEntry+0x4f6>
        uart_data_flag = (uart_data_flag ? FALSE : TRUE);
 8101d4a:	4a2b      	ldr	r2, [pc, #172]	@ (8101df8 <dspEntry+0x598>)
 8101d4c:	7813      	ldrb	r3, [r2, #0]
 8101d4e:	fab3 f383 	clz	r3, r3
 8101d52:	095b      	lsrs	r3, r3, #5
 8101d54:	7013      	strb	r3, [r2, #0]
      if ( fft_results_ready && uart_data_flag )
 8101d56:	f898 3000 	ldrb.w	r3, [r8]
 8101d5a:	2b00      	cmp	r3, #0
 8101d5c:	f43f adf3 	beq.w	8101946 <dspEntry+0xe6>
 8101d60:	4b25      	ldr	r3, [pc, #148]	@ (8101df8 <dspEntry+0x598>)
 8101d62:	781b      	ldrb	r3, [r3, #0]
 8101d64:	2b00      	cmp	r3, #0
 8101d66:	f43f adee 	beq.w	8101946 <dspEntry+0xe6>
        usart_data_skip_counter++;
 8101d6a:	4a24      	ldr	r2, [pc, #144]	@ (8101dfc <dspEntry+0x59c>)
 8101d6c:	8813      	ldrh	r3, [r2, #0]
 8101d6e:	3301      	adds	r3, #1
 8101d70:	b29b      	uxth	r3, r3
        if ( usart_data_skip_counter >= USART_SKIP_N_DATA_SETS )
 8101d72:	2b04      	cmp	r3, #4
 8101d74:	d80d      	bhi.n	8101d92 <dspEntry+0x532>
        usart_data_skip_counter++;
 8101d76:	8013      	strh	r3, [r2, #0]
        fft_results_ready = FALSE;
 8101d78:	2300      	movs	r3, #0
 8101d7a:	f888 3000 	strb.w	r3, [r8]
 8101d7e:	e5e2      	b.n	8101946 <dspEntry+0xe6>
        fft_magnitude_trigger_counter[channel][bin_index] = ((fft_magnitude_trigger_counter[channel][bin_index] & FFT_DETECT_COUNT_MASK)
 8101d80:	3d01      	subs	r5, #1
 8101d82:	b2eb      	uxtb	r3, r5
 8101d84:	e6f3      	b.n	8101b6e <dspEntry+0x30e>
      if(anomaly_detect_state_current & (((SKIP_N_SAMPLES_READY % 40) == 0) || (SKIP_N_SAMPLES_READY == 0)))
 8101d86:	2201      	movs	r2, #1
 8101d88:	e7ce      	b.n	8101d28 <dspEntry+0x4c8>
      else if (anomaly_detect_state_current) SKIP_N_SAMPLES_READY++;
 8101d8a:	2900      	cmp	r1, #0
 8101d8c:	d0d3      	beq.n	8101d36 <dspEntry+0x4d6>
 8101d8e:	3301      	adds	r3, #1
 8101d90:	e7d0      	b.n	8101d34 <dspEntry+0x4d4>
          usart_data_skip_counter = 0;
 8101d92:	2300      	movs	r3, #0
 8101d94:	8013      	strh	r3, [r2, #0]
          status = HAL_UART_Transmit_DMA( &huart3, float_union.valueu8, 4 );
 8101d96:	491a      	ldr	r1, [pc, #104]	@ (8101e00 <dspEntry+0x5a0>)
 8101d98:	481a      	ldr	r0, [pc, #104]	@ (8101e04 <dspEntry+0x5a4>)
          while ( (status = HAL_UART_Transmit_DMA( &huart3,
 8101d9a:	4c14      	ldr	r4, [pc, #80]	@ (8101dec <dspEntry+0x58c>)
 8101d9c:	4d19      	ldr	r5, [pc, #100]	@ (8101e04 <dspEntry+0x5a4>)
          status = HAL_UART_Transmit_DMA( &huart3, float_union.valueu8, 4 );
 8101d9e:	2204      	movs	r2, #4
 8101da0:	f004 faae 	bl	8106300 <HAL_UART_Transmit_DMA>
          while ( (status = HAL_UART_Transmit_DMA( &huart3,
 8101da4:	f44f 52c0 	mov.w	r2, #6144	@ 0x1800
 8101da8:	4621      	mov	r1, r4
 8101daa:	4628      	mov	r0, r5
 8101dac:	f004 faa8 	bl	8106300 <HAL_UART_Transmit_DMA>
                == HAL_BUSY );
 8101db0:	2802      	cmp	r0, #2
 8101db2:	d1e1      	bne.n	8101d78 <dspEntry+0x518>
 8101db4:	e7f6      	b.n	8101da4 <dspEntry+0x544>
 8101db6:	bf00      	nop
 8101db8:	10000f88 	.word	0x10000f88
 8101dbc:	10000f70 	.word	0x10000f70
 8101dc0:	100150af 	.word	0x100150af
 8101dc4:	00000000 	.word	0x00000000
 8101dc8:	486a6000 	.word	0x486a6000
 8101dcc:	3b000000 	.word	0x3b000000
 8101dd0:	10000f60 	.word	0x10000f60
 8101dd4:	10000f5c 	.word	0x10000f5c
 8101dd8:	469c4000 	.word	0x469c4000
 8101ddc:	47c35000 	.word	0x47c35000
 8101de0:	c3480000 	.word	0xc3480000
 8101de4:	10000f58 	.word	0x10000f58
 8101de8:	10000f34 	.word	0x10000f34
 8101dec:	1000d4a8 	.word	0x1000d4a8
 8101df0:	10000f3a 	.word	0x10000f3a
 8101df4:	10000f3b 	.word	0x10000f3b
 8101df8:	10000f3c 	.word	0x10000f3c
 8101dfc:	100150ac 	.word	0x100150ac
 8101e00:	100188f4 	.word	0x100188f4
 8101e04:	100189c0 	.word	0x100189c0
 8101e08:	10000f39 	.word	0x10000f39
 8101e0c:	100150ae 	.word	0x100150ae

08101e10 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 8101e10:	b5f0      	push	{r4, r5, r6, r7, lr}
 8101e12:	b08d      	sub	sp, #52	@ 0x34

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8101e14:	2214      	movs	r2, #20
 8101e16:	2100      	movs	r1, #0
 8101e18:	a807      	add	r0, sp, #28
 8101e1a:	f009 fbb3 	bl	810b584 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8101e1e:	4b45      	ldr	r3, [pc, #276]	@ (8101f34 <MX_GPIO_Init+0x124>)
  __HAL_RCC_GPIOF_CLK_ENABLE();
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOJ_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOI, DEBUG_GPIO_0_Pin|LD2_Pin, GPIO_PIN_RESET);
 8101e20:	4f45      	ldr	r7, [pc, #276]	@ (8101f38 <MX_GPIO_Init+0x128>)
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8101e22:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD1_GPIO_Port, LD1_Pin, GPIO_PIN_RESET);
 8101e26:	4e45      	ldr	r6, [pc, #276]	@ (8101f3c <MX_GPIO_Init+0x12c>)
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8101e28:	f042 0202 	orr.w	r2, r2, #2
 8101e2c:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8101e30:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8101e34:	f002 0202 	and.w	r2, r2, #2
 8101e38:	9200      	str	r2, [sp, #0]
 8101e3a:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8101e3c:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8101e40:	f042 0208 	orr.w	r2, r2, #8
 8101e44:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8101e48:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8101e4c:	f002 0208 	and.w	r2, r2, #8
 8101e50:	9201      	str	r2, [sp, #4]
 8101e52:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 8101e54:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8101e58:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8101e5c:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8101e60:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8101e64:	f402 7280 	and.w	r2, r2, #256	@ 0x100
 8101e68:	9202      	str	r2, [sp, #8]
 8101e6a:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8101e6c:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8101e70:	f042 0204 	orr.w	r2, r2, #4
 8101e74:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8101e78:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8101e7c:	f002 0204 	and.w	r2, r2, #4
 8101e80:	9203      	str	r2, [sp, #12]
 8101e82:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8101e84:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8101e88:	f042 0220 	orr.w	r2, r2, #32
 8101e8c:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8101e90:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8101e94:	f002 0220 	and.w	r2, r2, #32
 8101e98:	9204      	str	r2, [sp, #16]
 8101e9a:	9a04      	ldr	r2, [sp, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8101e9c:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8101ea0:	f042 0201 	orr.w	r2, r2, #1
 8101ea4:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8101ea8:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8101eac:	f002 0201 	and.w	r2, r2, #1
 8101eb0:	9205      	str	r2, [sp, #20]
 8101eb2:	9a05      	ldr	r2, [sp, #20]
  __HAL_RCC_GPIOJ_CLK_ENABLE();
 8101eb4:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8101eb8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8101ebc:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8101ec0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8101ec4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8101ec8:	9306      	str	r3, [sp, #24]
  HAL_GPIO_WritePin(GPIOI, DEBUG_GPIO_0_Pin|LD2_Pin, GPIO_PIN_RESET);
 8101eca:	4638      	mov	r0, r7
 8101ecc:	2200      	movs	r2, #0
 8101ece:	f242 0104 	movw	r1, #8196	@ 0x2004
  __HAL_RCC_GPIOJ_CLK_ENABLE();
 8101ed2:	9b06      	ldr	r3, [sp, #24]
  HAL_GPIO_WritePin(GPIOI, DEBUG_GPIO_0_Pin|LD2_Pin, GPIO_PIN_RESET);
 8101ed4:	f002 fb2c 	bl	8104530 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LD1_GPIO_Port, LD1_Pin, GPIO_PIN_RESET);
 8101ed8:	2200      	movs	r2, #0
 8101eda:	4630      	mov	r0, r6
 8101edc:	2104      	movs	r1, #4
 8101ede:	f002 fb27 	bl	8104530 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = DEBUG_EN_IN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8101ee2:	2400      	movs	r4, #0
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8101ee4:	2501      	movs	r5, #1
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8101ee6:	2308      	movs	r3, #8
  HAL_GPIO_Init(DEBUG_EN_IN_GPIO_Port, &GPIO_InitStruct);
 8101ee8:	a907      	add	r1, sp, #28
 8101eea:	4815      	ldr	r0, [pc, #84]	@ (8101f40 <MX_GPIO_Init+0x130>)
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8101eec:	9509      	str	r5, [sp, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8101eee:	e9cd 3407 	strd	r3, r4, [sp, #28]
  HAL_GPIO_Init(DEBUG_EN_IN_GPIO_Port, &GPIO_InitStruct);
 8101ef2:	f002 fa31 	bl	8104358 <HAL_GPIO_Init>

  /*Configure GPIO pins : PIPin PIPin */
  GPIO_InitStruct.Pin = DEBUG_GPIO_0_Pin|LD2_Pin;
 8101ef6:	f242 0304 	movw	r3, #8196	@ 0x2004
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8101efa:	a907      	add	r1, sp, #28
 8101efc:	4638      	mov	r0, r7
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8101efe:	e9cd 3507 	strd	r3, r5, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8101f02:	e9cd 4409 	strd	r4, r4, [sp, #36]	@ 0x24
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8101f06:	f002 fa27 	bl	8104358 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8101f0a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8101f0e:	a907      	add	r1, sp, #28
 8101f10:	480c      	ldr	r0, [pc, #48]	@ (8101f44 <MX_GPIO_Init+0x134>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101f12:	9409      	str	r4, [sp, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8101f14:	e9cd 3407 	strd	r3, r4, [sp, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8101f18:	f002 fa1e 	bl	8104358 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD1_Pin;
 8101f1c:	2304      	movs	r3, #4
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(LD1_GPIO_Port, &GPIO_InitStruct);
 8101f1e:	a907      	add	r1, sp, #28
 8101f20:	4630      	mov	r0, r6
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8101f22:	e9cd 3507 	strd	r3, r5, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8101f26:	e9cd 4409 	strd	r4, r4, [sp, #36]	@ 0x24
  HAL_GPIO_Init(LD1_GPIO_Port, &GPIO_InitStruct);
 8101f2a:	f002 fa15 	bl	8104358 <HAL_GPIO_Init>

}
 8101f2e:	b00d      	add	sp, #52	@ 0x34
 8101f30:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8101f32:	bf00      	nop
 8101f34:	58024400 	.word	0x58024400
 8101f38:	58022000 	.word	0x58022000
 8101f3c:	58022400 	.word	0x58022400
 8101f40:	58020c00 	.word	0x58020c00
 8101f44:	58020800 	.word	0x58020800

08101f48 <IPCInitialize>:
} shared_memory __attribute__((section(".ipc_data")));

void IPCInitialize( void )
{
  // only initialize a few, the others are constantly updated by DSP or others
  shared_memory.voice_volume_normalized = 0.5f;
 8101f48:	4b09      	ldr	r3, [pc, #36]	@ (8101f70 <IPCInitialize+0x28>)
 8101f4a:	f04f 527c 	mov.w	r2, #1056964608	@ 0x3f000000
 8101f4e:	601a      	str	r2, [r3, #0]
  shared_memory.voice_mute_active = FALSE;
 8101f50:	2200      	movs	r2, #0
 8101f52:	711a      	strb	r2, [r3, #4]
  shared_memory.anomaly_detection_active = FALSE;
 8101f54:	715a      	strb	r2, [r3, #5]
  shared_memory.lock = FALSE;
 8101f56:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
  shared_memory.alarm_mute = FALSE;
 8101f5a:	719a      	strb	r2, [r3, #6]
  shared_memory.anomaly_vector[0] = 0;
 8101f5c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48
  shared_memory.anomaly_vector[1] = 0;
 8101f60:	f883 2049 	strb.w	r2, [r3, #73]	@ 0x49
  shared_memory.anomaly_vector[2] = 0;
 8101f64:	f883 204a 	strb.w	r2, [r3, #74]	@ 0x4a
  shared_memory.predicted_region  = -1;
 8101f68:	22ff      	movs	r2, #255	@ 0xff
 8101f6a:	f883 204b 	strb.w	r2, [r3, #75]	@ 0x4b
}
 8101f6e:	4770      	bx	lr
 8101f70:	10000000 	.word	0x10000000

08101f74 <IPCSetAnomalyDetectState>:
  return shared_memory.anomaly_detection_active;
}

void IPCSetAnomalyDetectState( boolean_t new_state )
{
  shared_memory.anomaly_detection_active = new_state;
 8101f74:	4b01      	ldr	r3, [pc, #4]	@ (8101f7c <IPCSetAnomalyDetectState+0x8>)
 8101f76:	7158      	strb	r0, [r3, #5]
}
 8101f78:	4770      	bx	lr
 8101f7a:	bf00      	nop
 8101f7c:	10000000 	.word	0x10000000

08101f80 <IPCSetAnomalyFrequency>:
  return shared_memory.anomaly_frequency;
}

void IPCSetAnomalyFrequency( float new_freq )
{
  shared_memory.anomaly_frequency = new_freq;
 8101f80:	4b01      	ldr	r3, [pc, #4]	@ (8101f88 <IPCSetAnomalyFrequency+0x8>)
 8101f82:	ed83 0a02 	vstr	s0, [r3, #8]
}
 8101f86:	4770      	bx	lr
 8101f88:	10000000 	.word	0x10000000

08101f8c <IPCSetAnomalyMagnitudedB>:
  return shared_memory.anomaly_magnitude_db;
}

void IPCSetAnomalyMagnitudedB( float new_mag )
{
  shared_memory.anomaly_magnitude_db = new_mag;
 8101f8c:	4b01      	ldr	r3, [pc, #4]	@ (8101f94 <IPCSetAnomalyMagnitudedB+0x8>)
 8101f8e:	ed83 0a03 	vstr	s0, [r3, #12]
}
 8101f92:	4770      	bx	lr
 8101f94:	10000000 	.word	0x10000000

08101f98 <IPCGetPredictedRegion>:
  shared_memory.alarm_mute = new_state;
}

int8_t IPCGetPredictedRegion( void )
{
	return shared_memory.predicted_region;
 8101f98:	4b02      	ldr	r3, [pc, #8]	@ (8101fa4 <IPCGetPredictedRegion+0xc>)
 8101f9a:	f893 004b 	ldrb.w	r0, [r3, #75]	@ 0x4b
}
 8101f9e:	b240      	sxtb	r0, r0
 8101fa0:	4770      	bx	lr
 8101fa2:	bf00      	nop
 8101fa4:	10000000 	.word	0x10000000

08101fa8 <IPCSetPredictedRegion>:

void IPCSetPredictedRegion( int8_t region)
{
	shared_memory.predicted_region = region;
 8101fa8:	4b01      	ldr	r3, [pc, #4]	@ (8101fb0 <IPCSetPredictedRegion+0x8>)
 8101faa:	f883 004b 	strb.w	r0, [r3, #75]	@ 0x4b
}
 8101fae:	4770      	bx	lr
 8101fb0:	10000000 	.word	0x10000000

08101fb4 <_write>:
  * @brief  The application entry point.
  * @retval int
  */

int _write(int file, char *ptr, int len)
{
 8101fb4:	b530      	push	{r4, r5, lr}
 8101fb6:	4610      	mov	r0, r2
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8101fb8:	2300      	movs	r3, #0
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8101fba:	f04f 4260 	mov.w	r2, #3758096384	@ 0xe0000000
 8101fbe:	4283      	cmp	r3, r0
 8101fc0:	db00      	blt.n	8101fc4 <_write+0x10>
	{
		ITM_SendChar(*ptr++);
	}
	return len;
}
 8101fc2:	bd30      	pop	{r4, r5, pc}
 8101fc4:	f8d2 4e80 	ldr.w	r4, [r2, #3712]	@ 0xe80
 8101fc8:	07e5      	lsls	r5, r4, #31
 8101fca:	d507      	bpl.n	8101fdc <_write+0x28>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8101fcc:	f8d2 4e00 	ldr.w	r4, [r2, #3584]	@ 0xe00
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8101fd0:	07e4      	lsls	r4, r4, #31
 8101fd2:	d503      	bpl.n	8101fdc <_write+0x28>
		ITM_SendChar(*ptr++);
 8101fd4:	5ccc      	ldrb	r4, [r1, r3]
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8101fd6:	6815      	ldr	r5, [r2, #0]
 8101fd8:	b115      	cbz	r5, 8101fe0 <_write+0x2c>
    {
      __NOP();
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8101fda:	7014      	strb	r4, [r2, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8101fdc:	3301      	adds	r3, #1
 8101fde:	e7ee      	b.n	8101fbe <_write+0xa>
      __NOP();
 8101fe0:	bf00      	nop
 8101fe2:	e7f8      	b.n	8101fd6 <_write+0x22>

08101fe4 <main>:

  /* USER CODE END 1 */

/* USER CODE BEGIN Boot_Mode_Sequence_1 */
  /*HW semaphore Clock enable*/
  __HAL_RCC_HSEM_CLK_ENABLE();
 8101fe4:	4c26      	ldr	r4, [pc, #152]	@ (8102080 <main+0x9c>)
 8101fe6:	f8d4 30e0 	ldr.w	r3, [r4, #224]	@ 0xe0
{
 8101fea:	b507      	push	{r0, r1, r2, lr}
  __HAL_RCC_HSEM_CLK_ENABLE();
 8101fec:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8101ff0:	f8c4 30e0 	str.w	r3, [r4, #224]	@ 0xe0
 8101ff4:	f8d4 30e0 	ldr.w	r3, [r4, #224]	@ 0xe0
 8101ff8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
  /* Activate HSEM notification for Cortex-M4*/
  HAL_HSEM_ActivateNotification(__HAL_HSEM_SEMID_TO_MASK(HSEM_ID_0));
 8101ffc:	2001      	movs	r0, #1
  __HAL_RCC_HSEM_CLK_ENABLE();
 8101ffe:	9300      	str	r3, [sp, #0]
 8102000:	9b00      	ldr	r3, [sp, #0]
  HAL_HSEM_ActivateNotification(__HAL_HSEM_SEMID_TO_MASK(HSEM_ID_0));
 8102002:	f002 fa9b 	bl	810453c <HAL_HSEM_ActivateNotification>
  /*
  Domain D2 goes to STOP mode (Cortex-M4 in deep-sleep) waiting for Cortex-M7 to
  perform system initialization (system clock config, external memory configuration.. )
  */

  HAL_PWREx_ClearPendingEvent();
 8102006:	f002 fae3 	bl	81045d0 <HAL_PWREx_ClearPendingEvent>
  HAL_PWREx_EnterSTOPMode(PWR_MAINREGULATOR_ON, PWR_STOPENTRY_WFE, PWR_D2_DOMAIN);
 810200a:	2201      	movs	r2, #1
 810200c:	2102      	movs	r1, #2
 810200e:	2000      	movs	r0, #0
 8102010:	f002 fa9c 	bl	810454c <HAL_PWREx_EnterSTOPMode>

  /* Clear HSEM flag */
  __HAL_HSEM_CLEAR_FLAG(__HAL_HSEM_SEMID_TO_MASK(HSEM_ID_0));
 8102014:	4b1b      	ldr	r3, [pc, #108]	@ (8102084 <main+0xa0>)
 8102016:	681b      	ldr	r3, [r3, #0]
 8102018:	f3c3 1303 	ubfx	r3, r3, #4, #4
 810201c:	2b07      	cmp	r3, #7
 810201e:	4b1a      	ldr	r3, [pc, #104]	@ (8102088 <main+0xa4>)
 8102020:	bf0b      	itete	eq
 8102022:	f8d3 2104 	ldreq.w	r2, [r3, #260]	@ 0x104
 8102026:	f8d3 2114 	ldrne.w	r2, [r3, #276]	@ 0x114
 810202a:	f042 0201 	orreq.w	r2, r2, #1
 810202e:	f042 0201 	orrne.w	r2, r2, #1
 8102032:	bf0c      	ite	eq
 8102034:	f8c3 2104 	streq.w	r2, [r3, #260]	@ 0x104
 8102038:	f8c3 2114 	strne.w	r2, [r3, #276]	@ 0x114

  __HAL_RCC_CRC_CLK_ENABLE();
 810203c:	f8d4 30e0 	ldr.w	r3, [r4, #224]	@ 0xe0
 8102040:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8102044:	f8c4 30e0 	str.w	r3, [r4, #224]	@ 0xe0
 8102048:	f8d4 30e0 	ldr.w	r3, [r4, #224]	@ 0xe0
 810204c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8102050:	9301      	str	r3, [sp, #4]
 8102052:	9b01      	ldr	r3, [sp, #4]

/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8102054:	f000 fae2 	bl	810261c <HAL_Init>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8102058:	f7ff feda 	bl	8101e10 <MX_GPIO_Init>
  MX_DMA_Init();
 810205c:	f7ff f9ee 	bl	810143c <MX_DMA_Init>
  MX_TIM3_Init();
 8102060:	f000 f902 	bl	8102268 <MX_TIM3_Init>
  MX_USART3_UART_Init();
 8102064:	f000 f98e 	bl	8102384 <MX_USART3_UART_Init>
  MX_ADC3_Init();
 8102068:	f7ff f8c2 	bl	81011f0 <MX_ADC3_Init>
  MX_ADC1_Init();
 810206c:	f7ff f854 	bl	8101118 <MX_ADC1_Init>
  MX_X_CUBE_AI_Init();
 8102070:	f005 f864 	bl	810713c <MX_X_CUBE_AI_Init>
  /* USER CODE BEGIN 2 */
  MX_USART1_UART_Init();
 8102074:	f000 f954 	bl	8102320 <MX_USART1_UART_Init>

  dspEntry( );
 8102078:	f7ff fbf2 	bl	8101860 <dspEntry>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 810207c:	e7fe      	b.n	810207c <main+0x98>
 810207e:	bf00      	nop
 8102080:	58024400 	.word	0x58024400
 8102084:	e000ed00 	.word	0xe000ed00
 8102088:	58026400 	.word	0x58026400

0810208c <getUserButtonState>:
}

/* USER CODE BEGIN 4 */

boolean_t getUserButtonState ( void )
{
 810208c:	b508      	push	{r3, lr}
  return (HAL_GPIO_ReadPin( B1_GPIO_Port, B1_Pin) ? TRUE : FALSE);
 810208e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8102092:	4803      	ldr	r0, [pc, #12]	@ (81020a0 <getUserButtonState+0x14>)
 8102094:	f002 fa46 	bl	8104524 <HAL_GPIO_ReadPin>
}
 8102098:	3800      	subs	r0, #0
 810209a:	bf18      	it	ne
 810209c:	2001      	movne	r0, #1
 810209e:	bd08      	pop	{r3, pc}
 81020a0:	58020800 	.word	0x58020800

081020a4 <setUserLED1State>:

void setUserLED1State ( boolean_t state )
{
  HAL_GPIO_WritePin( LD1_GPIO_Port, LD1_Pin, (state ? GPIO_PIN_RESET : GPIO_PIN_SET) );
 81020a4:	fab0 f280 	clz	r2, r0
 81020a8:	0952      	lsrs	r2, r2, #5
 81020aa:	4802      	ldr	r0, [pc, #8]	@ (81020b4 <setUserLED1State+0x10>)
 81020ac:	2104      	movs	r1, #4
 81020ae:	f002 ba3f 	b.w	8104530 <HAL_GPIO_WritePin>
 81020b2:	bf00      	nop
 81020b4:	58022400 	.word	0x58022400

081020b8 <setUserLED2State>:
}

void setUserLED2State ( boolean_t state )
{
  HAL_GPIO_WritePin( LD2_GPIO_Port, LD2_Pin, (state ? GPIO_PIN_RESET : GPIO_PIN_SET) );
 81020b8:	fab0 f280 	clz	r2, r0
 81020bc:	0952      	lsrs	r2, r2, #5
 81020be:	4802      	ldr	r0, [pc, #8]	@ (81020c8 <setUserLED2State+0x10>)
 81020c0:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 81020c4:	f002 ba34 	b.w	8104530 <HAL_GPIO_WritePin>
 81020c8:	58022000 	.word	0x58022000

081020cc <Error_Handler>:
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 81020cc:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 81020ce:	e7fe      	b.n	81020ce <Error_Handler+0x2>

081020d0 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 81020d0:	4b07      	ldr	r3, [pc, #28]	@ (81020f0 <HAL_MspInit+0x20>)
 81020d2:	f8d3 20f4 	ldr.w	r2, [r3, #244]	@ 0xf4
 81020d6:	f042 0202 	orr.w	r2, r2, #2
 81020da:	f8c3 20f4 	str.w	r2, [r3, #244]	@ 0xf4
 81020de:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
{
 81020e2:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 81020e4:	f003 0302 	and.w	r3, r3, #2
 81020e8:	9301      	str	r3, [sp, #4]
 81020ea:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 81020ec:	b002      	add	sp, #8
 81020ee:	4770      	bx	lr
 81020f0:	58024400 	.word	0x58024400

081020f4 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 81020f4:	e7fe      	b.n	81020f4 <NMI_Handler>

081020f6 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 81020f6:	e7fe      	b.n	81020f6 <HardFault_Handler>

081020f8 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 81020f8:	e7fe      	b.n	81020f8 <MemManage_Handler>

081020fa <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 81020fa:	e7fe      	b.n	81020fa <BusFault_Handler>

081020fc <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 81020fc:	e7fe      	b.n	81020fc <UsageFault_Handler>

081020fe <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 81020fe:	4770      	bx	lr

08102100 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
 8102100:	4770      	bx	lr

08102102 <PendSV_Handler>:
}

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
 8102102:	4770      	bx	lr

08102104 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8102104:	f000 bad8 	b.w	81026b8 <HAL_IncTick>

08102108 <DMA1_Stream0_IRQHandler>:
void DMA1_Stream0_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8102108:	4801      	ldr	r0, [pc, #4]	@ (8102110 <DMA1_Stream0_IRQHandler+0x8>)
 810210a:	f001 be59 	b.w	8103dc0 <HAL_DMA_IRQHandler>
 810210e:	bf00      	nop
 8102110:	10000df4 	.word	0x10000df4

08102114 <DMA1_Stream1_IRQHandler>:
void DMA1_Stream1_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc3);
 8102114:	4801      	ldr	r0, [pc, #4]	@ (810211c <DMA1_Stream1_IRQHandler+0x8>)
 8102116:	f001 be53 	b.w	8103dc0 <HAL_DMA_IRQHandler>
 810211a:	bf00      	nop
 810211c:	10000d7c 	.word	0x10000d7c

08102120 <USART1_IRQHandler>:
void USART1_IRQHandler(void)
{
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8102120:	4801      	ldr	r0, [pc, #4]	@ (8102128 <USART1_IRQHandler+0x8>)
 8102122:	f004 b989 	b.w	8106438 <HAL_UART_IRQHandler>
 8102126:	bf00      	nop
 8102128:	10018acc 	.word	0x10018acc

0810212c <USART3_IRQHandler>:
void USART3_IRQHandler(void)
{
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 810212c:	4801      	ldr	r0, [pc, #4]	@ (8102134 <USART3_IRQHandler+0x8>)
 810212e:	f004 b983 	b.w	8106438 <HAL_UART_IRQHandler>
 8102132:	bf00      	nop
 8102134:	100189c0 	.word	0x100189c0

08102138 <DMA2_Stream0_IRQHandler>:
void DMA2_Stream0_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8102138:	4801      	ldr	r0, [pc, #4]	@ (8102140 <DMA2_Stream0_IRQHandler+0x8>)
 810213a:	f001 be41 	b.w	8103dc0 <HAL_DMA_IRQHandler>
 810213e:	bf00      	nop
 8102140:	10018a54 	.word	0x10018a54

08102144 <DMA1_Stream7_IRQHandler>:
void DMA1_Stream7_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Stream7_IRQn 0 */

  /* USER CODE END DMA1_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 8102144:	4801      	ldr	r0, [pc, #4]	@ (810214c <DMA1_Stream7_IRQHandler+0x8>)
 8102146:	f001 be3b 	b.w	8103dc0 <HAL_DMA_IRQHandler>
 810214a:	bf00      	nop
 810214c:	10018948 	.word	0x10018948

08102150 <_getpid>:
}

int _getpid(void)
{
	return 1;
}
 8102150:	2001      	movs	r0, #1
 8102152:	4770      	bx	lr

08102154 <_kill>:

int _kill(int pid, int sig)
{
 8102154:	b508      	push	{r3, lr}
	errno = EINVAL;
 8102156:	f009 fa77 	bl	810b648 <__errno>
 810215a:	2316      	movs	r3, #22
 810215c:	6003      	str	r3, [r0, #0]
	return -1;
}
 810215e:	f04f 30ff 	mov.w	r0, #4294967295
 8102162:	bd08      	pop	{r3, pc}

08102164 <_exit>:

void _exit (int status)
{
 8102164:	b508      	push	{r3, lr}
	errno = EINVAL;
 8102166:	f009 fa6f 	bl	810b648 <__errno>
 810216a:	2316      	movs	r3, #22
 810216c:	6003      	str	r3, [r0, #0]
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
 810216e:	e7fe      	b.n	810216e <_exit+0xa>

08102170 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8102170:	b570      	push	{r4, r5, r6, lr}
 8102172:	460d      	mov	r5, r1
 8102174:	4614      	mov	r4, r2
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8102176:	460e      	mov	r6, r1
 8102178:	1b73      	subs	r3, r6, r5
 810217a:	429c      	cmp	r4, r3
 810217c:	dc01      	bgt.n	8102182 <_read+0x12>
	{
		*ptr++ = __io_getchar();
	}

return len;
}
 810217e:	4620      	mov	r0, r4
 8102180:	bd70      	pop	{r4, r5, r6, pc}
		*ptr++ = __io_getchar();
 8102182:	f3af 8000 	nop.w
 8102186:	f806 0b01 	strb.w	r0, [r6], #1
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 810218a:	e7f5      	b.n	8102178 <_read+0x8>

0810218c <_close>:
}

int _close(int file)
{
	return -1;
}
 810218c:	f04f 30ff 	mov.w	r0, #4294967295
 8102190:	4770      	bx	lr

08102192 <_fstat>:


int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
 8102192:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8102196:	604b      	str	r3, [r1, #4]
	return 0;
}
 8102198:	2000      	movs	r0, #0
 810219a:	4770      	bx	lr

0810219c <_isatty>:

int _isatty(int file)
{
	return 1;
}
 810219c:	2001      	movs	r0, #1
 810219e:	4770      	bx	lr

081021a0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
	return 0;
}
 81021a0:	2000      	movs	r0, #0
 81021a2:	4770      	bx	lr

081021a4 <_sbrk>:
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 81021a4:	4a0b      	ldr	r2, [pc, #44]	@ (81021d4 <_sbrk+0x30>)
 81021a6:	6811      	ldr	r1, [r2, #0]
{
 81021a8:	b510      	push	{r4, lr}
 81021aa:	4603      	mov	r3, r0
  if (NULL == __sbrk_heap_end)
 81021ac:	b909      	cbnz	r1, 81021b2 <_sbrk+0xe>
  {
    __sbrk_heap_end = &_end;
 81021ae:	490a      	ldr	r1, [pc, #40]	@ (81021d8 <_sbrk+0x34>)
 81021b0:	6011      	str	r1, [r2, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 81021b2:	6810      	ldr	r0, [r2, #0]
 81021b4:	4909      	ldr	r1, [pc, #36]	@ (81021dc <_sbrk+0x38>)
 81021b6:	4c0a      	ldr	r4, [pc, #40]	@ (81021e0 <_sbrk+0x3c>)
 81021b8:	4403      	add	r3, r0
 81021ba:	1b09      	subs	r1, r1, r4
 81021bc:	428b      	cmp	r3, r1
 81021be:	d906      	bls.n	81021ce <_sbrk+0x2a>
  {
    errno = ENOMEM;
 81021c0:	f009 fa42 	bl	810b648 <__errno>
 81021c4:	230c      	movs	r3, #12
 81021c6:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 81021c8:	f04f 30ff 	mov.w	r0, #4294967295

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;

  return (void *)prev_heap_end;
}
 81021cc:	bd10      	pop	{r4, pc}
  __sbrk_heap_end += incr;
 81021ce:	6013      	str	r3, [r2, #0]
  return (void *)prev_heap_end;
 81021d0:	e7fc      	b.n	81021cc <_sbrk+0x28>
 81021d2:	bf00      	nop
 81021d4:	100188f8 	.word	0x100188f8
 81021d8:	1001ad40 	.word	0x1001ad40
 81021dc:	10048000 	.word	0x10048000
 81021e0:	00001000 	.word	0x00001000

081021e4 <HAL_TIM_Base_MspInit>:
}

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{

  if(tim_baseHandle->Instance==TIM3)
 81021e4:	6802      	ldr	r2, [r0, #0]
 81021e6:	4b09      	ldr	r3, [pc, #36]	@ (810220c <HAL_TIM_Base_MspInit+0x28>)
 81021e8:	429a      	cmp	r2, r3
{
 81021ea:	b082      	sub	sp, #8
  if(tim_baseHandle->Instance==TIM3)
 81021ec:	d10c      	bne.n	8102208 <HAL_TIM_Base_MspInit+0x24>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 81021ee:	4b08      	ldr	r3, [pc, #32]	@ (8102210 <HAL_TIM_Base_MspInit+0x2c>)
 81021f0:	f8d3 20e8 	ldr.w	r2, [r3, #232]	@ 0xe8
 81021f4:	f042 0202 	orr.w	r2, r2, #2
 81021f8:	f8c3 20e8 	str.w	r2, [r3, #232]	@ 0xe8
 81021fc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8102200:	f003 0302 	and.w	r3, r3, #2
 8102204:	9301      	str	r3, [sp, #4]
 8102206:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8102208:	b002      	add	sp, #8
 810220a:	4770      	bx	lr
 810220c:	40000400 	.word	0x40000400
 8102210:	58024400 	.word	0x58024400

08102214 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8102214:	b510      	push	{r4, lr}
 8102216:	4604      	mov	r4, r0
 8102218:	b086      	sub	sp, #24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 810221a:	2214      	movs	r2, #20
 810221c:	2100      	movs	r1, #0
 810221e:	a801      	add	r0, sp, #4
 8102220:	f009 f9b0 	bl	810b584 <memset>
  if(timHandle->Instance==TIM3)
 8102224:	6822      	ldr	r2, [r4, #0]
 8102226:	4b0d      	ldr	r3, [pc, #52]	@ (810225c <HAL_TIM_MspPostInit+0x48>)
 8102228:	429a      	cmp	r2, r3
 810222a:	d115      	bne.n	8102258 <HAL_TIM_MspPostInit+0x44>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 810222c:	4b0c      	ldr	r3, [pc, #48]	@ (8102260 <HAL_TIM_MspPostInit+0x4c>)
    GPIO_InitStruct.Pin = GPIO_PIN_4;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 810222e:	480d      	ldr	r0, [pc, #52]	@ (8102264 <HAL_TIM_MspPostInit+0x50>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8102230:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8102234:	f042 0202 	orr.w	r2, r2, #2
 8102238:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 810223c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8102240:	f003 0302 	and.w	r3, r3, #2
 8102244:	9300      	str	r3, [sp, #0]
 8102246:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8102248:	2210      	movs	r2, #16
 810224a:	2302      	movs	r3, #2
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 810224c:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 810224e:	e9cd 2301 	strd	r2, r3, [sp, #4]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8102252:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8102254:	f002 f880 	bl	8104358 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8102258:	b006      	add	sp, #24
 810225a:	bd10      	pop	{r4, pc}
 810225c:	40000400 	.word	0x40000400
 8102260:	58024400 	.word	0x58024400
 8102264:	58020400 	.word	0x58020400

08102268 <MX_TIM3_Init>:
{
 8102268:	b510      	push	{r4, lr}
 810226a:	b08e      	sub	sp, #56	@ 0x38
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 810226c:	2210      	movs	r2, #16
 810226e:	2100      	movs	r1, #0
 8102270:	a803      	add	r0, sp, #12
 8102272:	f009 f987 	bl	810b584 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8102276:	2400      	movs	r4, #0
  TIM_OC_InitTypeDef sConfigOC = {0};
 8102278:	221c      	movs	r2, #28
 810227a:	4621      	mov	r1, r4
 810227c:	eb0d 0002 	add.w	r0, sp, r2
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8102280:	e9cd 4400 	strd	r4, r4, [sp]
 8102284:	9402      	str	r4, [sp, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8102286:	f009 f97d 	bl	810b584 <memset>
  htim3.Instance = TIM3;
 810228a:	4823      	ldr	r0, [pc, #140]	@ (8102318 <MX_TIM3_Init+0xb0>)
 810228c:	4b23      	ldr	r3, [pc, #140]	@ (810231c <MX_TIM3_Init+0xb4>)
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 810228e:	6084      	str	r4, [r0, #8]
  htim3.Init.Prescaler = 0;
 8102290:	e9c0 3400 	strd	r3, r4, [r0]
  htim3.Init.Period = 750;
 8102294:	f240 23ee 	movw	r3, #750	@ 0x2ee
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8102298:	e9c0 3403 	strd	r3, r4, [r0, #12]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 810229c:	6184      	str	r4, [r0, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 810229e:	f003 fdb9 	bl	8105e14 <HAL_TIM_Base_Init>
 81022a2:	b108      	cbz	r0, 81022a8 <MX_TIM3_Init+0x40>
    Error_Handler();
 81022a4:	f7ff ff12 	bl	81020cc <Error_Handler>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 81022a8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 81022ac:	481a      	ldr	r0, [pc, #104]	@ (8102318 <MX_TIM3_Init+0xb0>)
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 81022ae:	9303      	str	r3, [sp, #12]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 81022b0:	a903      	add	r1, sp, #12
 81022b2:	f003 fedb 	bl	810606c <HAL_TIM_ConfigClockSource>
 81022b6:	b108      	cbz	r0, 81022bc <MX_TIM3_Init+0x54>
    Error_Handler();
 81022b8:	f7ff ff08 	bl	81020cc <Error_Handler>
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 81022bc:	4816      	ldr	r0, [pc, #88]	@ (8102318 <MX_TIM3_Init+0xb0>)
 81022be:	f003 fdd9 	bl	8105e74 <HAL_TIM_PWM_Init>
 81022c2:	b108      	cbz	r0, 81022c8 <MX_TIM3_Init+0x60>
    Error_Handler();
 81022c4:	f7ff ff02 	bl	81020cc <Error_Handler>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 81022c8:	2320      	movs	r3, #32
 81022ca:	9300      	str	r3, [sp, #0]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 81022cc:	4812      	ldr	r0, [pc, #72]	@ (8102318 <MX_TIM3_Init+0xb0>)
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 81022ce:	2300      	movs	r3, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 81022d0:	4669      	mov	r1, sp
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 81022d2:	9302      	str	r3, [sp, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 81022d4:	f003 ff84 	bl	81061e0 <HAL_TIMEx_MasterConfigSynchronization>
 81022d8:	b108      	cbz	r0, 81022de <MX_TIM3_Init+0x76>
    Error_Handler();
 81022da:	f7ff fef7 	bl	81020cc <Error_Handler>
  sConfigOC.Pulse = 400;
 81022de:	2270      	movs	r2, #112	@ 0x70
 81022e0:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 81022e4:	e9cd 2307 	strd	r2, r3, [sp, #28]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 81022e8:	480b      	ldr	r0, [pc, #44]	@ (8102318 <MX_TIM3_Init+0xb0>)
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 81022ea:	2200      	movs	r2, #0
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 81022ec:	a907      	add	r1, sp, #28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 81022ee:	9209      	str	r2, [sp, #36]	@ 0x24
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 81022f0:	920b      	str	r2, [sp, #44]	@ 0x2c
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 81022f2:	f003 fe35 	bl	8105f60 <HAL_TIM_PWM_ConfigChannel>
 81022f6:	b108      	cbz	r0, 81022fc <MX_TIM3_Init+0x94>
    Error_Handler();
 81022f8:	f7ff fee8 	bl	81020cc <Error_Handler>
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 81022fc:	4806      	ldr	r0, [pc, #24]	@ (8102318 <MX_TIM3_Init+0xb0>)
 81022fe:	220c      	movs	r2, #12
 8102300:	a907      	add	r1, sp, #28
 8102302:	f003 fe2d 	bl	8105f60 <HAL_TIM_PWM_ConfigChannel>
 8102306:	b108      	cbz	r0, 810230c <MX_TIM3_Init+0xa4>
    Error_Handler();
 8102308:	f7ff fee0 	bl	81020cc <Error_Handler>
  HAL_TIM_MspPostInit(&htim3);
 810230c:	4802      	ldr	r0, [pc, #8]	@ (8102318 <MX_TIM3_Init+0xb0>)
 810230e:	f7ff ff81 	bl	8102214 <HAL_TIM_MspPostInit>
}
 8102312:	b00e      	add	sp, #56	@ 0x38
 8102314:	bd10      	pop	{r4, pc}
 8102316:	bf00      	nop
 8102318:	100188fc 	.word	0x100188fc
 810231c:	40000400 	.word	0x40000400

08102320 <MX_USART1_UART_Init>:
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8102320:	4816      	ldr	r0, [pc, #88]	@ (810237c <MX_USART1_UART_Init+0x5c>)
  huart1.Init.BaudRate = 115200;
 8102322:	4a17      	ldr	r2, [pc, #92]	@ (8102380 <MX_USART1_UART_Init+0x60>)
{
 8102324:	b508      	push	{r3, lr}
  huart1.Init.BaudRate = 115200;
 8102326:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 810232a:	e9c0 2300 	strd	r2, r3, [r0]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 810232e:	2300      	movs	r3, #0
  huart1.Init.StopBits = UART_STOPBITS_1;
  huart1.Init.Parity = UART_PARITY_NONE;
  huart1.Init.Mode = UART_MODE_TX_RX;
 8102330:	220c      	movs	r2, #12
  huart1.Init.StopBits = UART_STOPBITS_1;
 8102332:	e9c0 3302 	strd	r3, r3, [r0, #8]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8102336:	e9c0 2305 	strd	r2, r3, [r0, #20]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 810233a:	e9c0 3307 	strd	r3, r3, [r0, #28]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 810233e:	e9c0 3309 	strd	r3, r3, [r0, #36]	@ 0x24
  huart1.Init.Parity = UART_PARITY_NONE;
 8102342:	6103      	str	r3, [r0, #16]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8102344:	f004 fca5 	bl	8106c92 <HAL_UART_Init>
 8102348:	b108      	cbz	r0, 810234e <MX_USART1_UART_Init+0x2e>
  {
    Error_Handler();
 810234a:	f7ff febf 	bl	81020cc <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 810234e:	480b      	ldr	r0, [pc, #44]	@ (810237c <MX_USART1_UART_Init+0x5c>)
 8102350:	2100      	movs	r1, #0
 8102352:	f004 fd0f 	bl	8106d74 <HAL_UARTEx_SetTxFifoThreshold>
 8102356:	b108      	cbz	r0, 810235c <MX_USART1_UART_Init+0x3c>
  {
    Error_Handler();
 8102358:	f7ff feb8 	bl	81020cc <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 810235c:	4807      	ldr	r0, [pc, #28]	@ (810237c <MX_USART1_UART_Init+0x5c>)
 810235e:	2100      	movs	r1, #0
 8102360:	f004 fd28 	bl	8106db4 <HAL_UARTEx_SetRxFifoThreshold>
 8102364:	b108      	cbz	r0, 810236a <MX_USART1_UART_Init+0x4a>
  {
    Error_Handler();
 8102366:	f7ff feb1 	bl	81020cc <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 810236a:	4804      	ldr	r0, [pc, #16]	@ (810237c <MX_USART1_UART_Init+0x5c>)
 810236c:	f004 fce7 	bl	8106d3e <HAL_UARTEx_DisableFifoMode>
 8102370:	b118      	cbz	r0, 810237a <MX_USART1_UART_Init+0x5a>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8102372:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8102376:	f7ff bea9 	b.w	81020cc <Error_Handler>
}
 810237a:	bd08      	pop	{r3, pc}
 810237c:	10018acc 	.word	0x10018acc
 8102380:	40011000 	.word	0x40011000

08102384 <MX_USART3_UART_Init>:
DMA_HandleTypeDef hdma_usart3_tx;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8102384:	b508      	push	{r3, lr}
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8102386:	4816      	ldr	r0, [pc, #88]	@ (81023e0 <MX_USART3_UART_Init+0x5c>)
  huart3.Init.BaudRate = 1800000;
 8102388:	4a16      	ldr	r2, [pc, #88]	@ (81023e4 <MX_USART3_UART_Init+0x60>)
 810238a:	4b17      	ldr	r3, [pc, #92]	@ (81023e8 <MX_USART3_UART_Init+0x64>)
 810238c:	e9c0 2300 	strd	r2, r3, [r0]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8102390:	2300      	movs	r3, #0
  huart3.Init.StopBits = UART_STOPBITS_1;
  huart3.Init.Parity = UART_PARITY_NONE;
  huart3.Init.Mode = UART_MODE_TX_RX;
 8102392:	220c      	movs	r2, #12
  huart3.Init.StopBits = UART_STOPBITS_1;
 8102394:	e9c0 3302 	strd	r3, r3, [r0, #8]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8102398:	e9c0 2305 	strd	r2, r3, [r0, #20]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 810239c:	e9c0 3307 	strd	r3, r3, [r0, #28]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 81023a0:	e9c0 3309 	strd	r3, r3, [r0, #36]	@ 0x24
  huart3.Init.Parity = UART_PARITY_NONE;
 81023a4:	6103      	str	r3, [r0, #16]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 81023a6:	f004 fc74 	bl	8106c92 <HAL_UART_Init>
 81023aa:	b108      	cbz	r0, 81023b0 <MX_USART3_UART_Init+0x2c>
  {
    Error_Handler();
 81023ac:	f7ff fe8e 	bl	81020cc <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 81023b0:	480b      	ldr	r0, [pc, #44]	@ (81023e0 <MX_USART3_UART_Init+0x5c>)
 81023b2:	2100      	movs	r1, #0
 81023b4:	f004 fcde 	bl	8106d74 <HAL_UARTEx_SetTxFifoThreshold>
 81023b8:	b108      	cbz	r0, 81023be <MX_USART3_UART_Init+0x3a>
  {
    Error_Handler();
 81023ba:	f7ff fe87 	bl	81020cc <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 81023be:	4808      	ldr	r0, [pc, #32]	@ (81023e0 <MX_USART3_UART_Init+0x5c>)
 81023c0:	2100      	movs	r1, #0
 81023c2:	f004 fcf7 	bl	8106db4 <HAL_UARTEx_SetRxFifoThreshold>
 81023c6:	b108      	cbz	r0, 81023cc <MX_USART3_UART_Init+0x48>
  {
    Error_Handler();
 81023c8:	f7ff fe80 	bl	81020cc <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 81023cc:	4804      	ldr	r0, [pc, #16]	@ (81023e0 <MX_USART3_UART_Init+0x5c>)
 81023ce:	f004 fcb6 	bl	8106d3e <HAL_UARTEx_DisableFifoMode>
 81023d2:	b118      	cbz	r0, 81023dc <MX_USART3_UART_Init+0x58>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 81023d4:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 81023d8:	f7ff be78 	b.w	81020cc <Error_Handler>
}
 81023dc:	bd08      	pop	{r3, pc}
 81023de:	bf00      	nop
 81023e0:	100189c0 	.word	0x100189c0
 81023e4:	40004800 	.word	0x40004800
 81023e8:	001b7740 	.word	0x001b7740

081023ec <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 81023ec:	b570      	push	{r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 81023ee:	2214      	movs	r2, #20
{
 81023f0:	b0ba      	sub	sp, #232	@ 0xe8
 81023f2:	4606      	mov	r6, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 81023f4:	2100      	movs	r1, #0
 81023f6:	eb0d 0002 	add.w	r0, sp, r2
 81023fa:	f009 f8c3 	bl	810b584 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 81023fe:	22c0      	movs	r2, #192	@ 0xc0
 8102400:	2100      	movs	r1, #0
 8102402:	a80a      	add	r0, sp, #40	@ 0x28
 8102404:	f009 f8be 	bl	810b584 <memset>
  if(uartHandle->Instance==USART3)
 8102408:	6833      	ldr	r3, [r6, #0]
 810240a:	4a54      	ldr	r2, [pc, #336]	@ (810255c <HAL_UART_MspInit+0x170>)
 810240c:	4293      	cmp	r3, r2
 810240e:	d153      	bne.n	81024b8 <HAL_UART_MspInit+0xcc>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8102410:	2202      	movs	r2, #2
 8102412:	2300      	movs	r3, #0
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8102414:	a80a      	add	r0, sp, #40	@ 0x28
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8102416:	e9cd 230a 	strd	r2, r3, [sp, #40]	@ 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 810241a:	f002 fab9 	bl	8104990 <HAL_RCCEx_PeriphCLKConfig>
 810241e:	b108      	cbz	r0, 8102424 <HAL_UART_MspInit+0x38>
    {
      Error_Handler();
 8102420:	f7ff fe54 	bl	81020cc <Error_Handler>
    }

    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8102424:	4b4e      	ldr	r3, [pc, #312]	@ (8102560 <HAL_UART_MspInit+0x174>)
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);

    /* USART3 DMA Init */
    /* USART3_TX Init */
    hdma_usart3_tx.Instance = DMA1_Stream7;
 8102426:	4c4f      	ldr	r4, [pc, #316]	@ (8102564 <HAL_UART_MspInit+0x178>)
    __HAL_RCC_USART3_CLK_ENABLE();
 8102428:	f8d3 20e8 	ldr.w	r2, [r3, #232]	@ 0xe8
 810242c:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8102430:	f8c3 20e8 	str.w	r2, [r3, #232]	@ 0xe8
 8102434:	f8d3 20e8 	ldr.w	r2, [r3, #232]	@ 0xe8
 8102438:	f402 2280 	and.w	r2, r2, #262144	@ 0x40000
 810243c:	9201      	str	r2, [sp, #4]
 810243e:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8102440:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8102444:	f042 0202 	orr.w	r2, r2, #2
 8102448:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 810244c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8102450:	f003 0302 	and.w	r3, r3, #2
 8102454:	9302      	str	r3, [sp, #8]
 8102456:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8102458:	f44f 6040 	mov.w	r0, #3072	@ 0xc00
 810245c:	2302      	movs	r3, #2
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 810245e:	2500      	movs	r5, #0
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8102460:	e9cd 0305 	strd	r0, r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8102464:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8102466:	2307      	movs	r3, #7
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8102468:	483f      	ldr	r0, [pc, #252]	@ (8102568 <HAL_UART_MspInit+0x17c>)
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 810246a:	9309      	str	r3, [sp, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 810246c:	e9cd 5507 	strd	r5, r5, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8102470:	f001 ff72 	bl	8104358 <HAL_GPIO_Init>
    hdma_usart3_tx.Init.Request = DMA_REQUEST_USART3_TX;
 8102474:	f8df c100 	ldr.w	ip, [pc, #256]	@ 8102578 <HAL_UART_MspInit+0x18c>
 8102478:	232e      	movs	r3, #46	@ 0x2e
 810247a:	e9c4 c300 	strd	ip, r3, [r4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 810247e:	2340      	movs	r3, #64	@ 0x40
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8102480:	e9c4 3502 	strd	r3, r5, [r4, #8]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
    hdma_usart3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 8102484:	4620      	mov	r0, r4
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8102486:	f44f 6380 	mov.w	r3, #1024	@ 0x400
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 810248a:	e9c4 3504 	strd	r3, r5, [r4, #16]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 810248e:	e9c4 5506 	strd	r5, r5, [r4, #24]
    hdma_usart3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8102492:	e9c4 5508 	strd	r5, r5, [r4, #32]
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 8102496:	f000 ff83 	bl	81033a0 <HAL_DMA_Init>
 810249a:	b108      	cbz	r0, 81024a0 <HAL_UART_MspInit+0xb4>
    {
      Error_Handler();
 810249c:	f7ff fe16 	bl	81020cc <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart3_tx);

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 81024a0:	2200      	movs	r2, #0
 81024a2:	2027      	movs	r0, #39	@ 0x27
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart3_tx);
 81024a4:	67f4      	str	r4, [r6, #124]	@ 0x7c
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 81024a6:	4611      	mov	r1, r2
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart3_tx);
 81024a8:	63a6      	str	r6, [r4, #56]	@ 0x38
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 81024aa:	f000 fd87 	bl	8102fbc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 81024ae:	2027      	movs	r0, #39	@ 0x27

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 81024b0:	f000 fdb6 	bl	8103020 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 81024b4:	b03a      	add	sp, #232	@ 0xe8
 81024b6:	bd70      	pop	{r4, r5, r6, pc}
  else if(uartHandle->Instance==USART1)
 81024b8:	4a2c      	ldr	r2, [pc, #176]	@ (810256c <HAL_UART_MspInit+0x180>)
 81024ba:	4293      	cmp	r3, r2
 81024bc:	d1fa      	bne.n	81024b4 <HAL_UART_MspInit+0xc8>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 81024be:	2201      	movs	r2, #1
 81024c0:	2300      	movs	r3, #0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 81024c2:	a80a      	add	r0, sp, #40	@ 0x28
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 81024c4:	e9cd 230a 	strd	r2, r3, [sp, #40]	@ 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 81024c8:	f002 fa62 	bl	8104990 <HAL_RCCEx_PeriphCLKConfig>
 81024cc:	b108      	cbz	r0, 81024d2 <HAL_UART_MspInit+0xe6>
      Error_Handler();
 81024ce:	f7ff fdfd 	bl	81020cc <Error_Handler>
    __HAL_RCC_USART1_CLK_ENABLE();
 81024d2:	4b23      	ldr	r3, [pc, #140]	@ (8102560 <HAL_UART_MspInit+0x174>)
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 81024d4:	4824      	ldr	r0, [pc, #144]	@ (8102568 <HAL_UART_MspInit+0x17c>)
    __HAL_RCC_USART1_CLK_ENABLE();
 81024d6:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
    hdma_usart1_tx.Instance = DMA2_Stream0;
 81024da:	4c25      	ldr	r4, [pc, #148]	@ (8102570 <HAL_UART_MspInit+0x184>)
    __HAL_RCC_USART1_CLK_ENABLE();
 81024dc:	f042 0210 	orr.w	r2, r2, #16
 81024e0:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0
 81024e4:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 81024e8:	f002 0210 	and.w	r2, r2, #16
 81024ec:	9203      	str	r2, [sp, #12]
 81024ee:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 81024f0:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 81024f4:	f042 0202 	orr.w	r2, r2, #2
 81024f8:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 81024fc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8102500:	f003 0302 	and.w	r3, r3, #2
 8102504:	9304      	str	r3, [sp, #16]
 8102506:	9b04      	ldr	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8102508:	22c0      	movs	r2, #192	@ 0xc0
 810250a:	2302      	movs	r3, #2
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 810250c:	2500      	movs	r5, #0
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 810250e:	e9cd 2305 	strd	r2, r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8102512:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8102514:	2307      	movs	r3, #7
 8102516:	9309      	str	r3, [sp, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8102518:	e9cd 5507 	strd	r5, r5, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 810251c:	f001 ff1c 	bl	8104358 <HAL_GPIO_Init>
    hdma_usart1_tx.Init.Request = DMA_REQUEST_USART1_TX;
 8102520:	4914      	ldr	r1, [pc, #80]	@ (8102574 <HAL_UART_MspInit+0x188>)
 8102522:	232a      	movs	r3, #42	@ 0x2a
 8102524:	e9c4 1300 	strd	r1, r3, [r4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8102528:	2340      	movs	r3, #64	@ 0x40
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 810252a:	e9c4 3502 	strd	r3, r5, [r4, #8]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 810252e:	4620      	mov	r0, r4
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8102530:	f44f 6380 	mov.w	r3, #1024	@ 0x400
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8102534:	e9c4 3504 	strd	r3, r5, [r4, #16]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8102538:	e9c4 5506 	strd	r5, r5, [r4, #24]
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 810253c:	e9c4 5508 	strd	r5, r5, [r4, #32]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8102540:	f000 ff2e 	bl	81033a0 <HAL_DMA_Init>
 8102544:	b108      	cbz	r0, 810254a <HAL_UART_MspInit+0x15e>
      Error_Handler();
 8102546:	f7ff fdc1 	bl	81020cc <Error_Handler>
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 810254a:	2200      	movs	r2, #0
 810254c:	2025      	movs	r0, #37	@ 0x25
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 810254e:	67f4      	str	r4, [r6, #124]	@ 0x7c
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8102550:	4611      	mov	r1, r2
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 8102552:	63a6      	str	r6, [r4, #56]	@ 0x38
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8102554:	f000 fd32 	bl	8102fbc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8102558:	2025      	movs	r0, #37	@ 0x25
 810255a:	e7a9      	b.n	81024b0 <HAL_UART_MspInit+0xc4>
 810255c:	40004800 	.word	0x40004800
 8102560:	58024400 	.word	0x58024400
 8102564:	10018948 	.word	0x10018948
 8102568:	58020400 	.word	0x58020400
 810256c:	40011000 	.word	0x40011000
 8102570:	10018a54 	.word	0x10018a54
 8102574:	40020410 	.word	0x40020410
 8102578:	400200b8 	.word	0x400200b8

0810257c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 810257c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 81025b4 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8102580:	f7fe fdb8 	bl	81010f4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8102584:	480c      	ldr	r0, [pc, #48]	@ (81025b8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8102586:	490d      	ldr	r1, [pc, #52]	@ (81025bc <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8102588:	4a0d      	ldr	r2, [pc, #52]	@ (81025c0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 810258a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 810258c:	e002      	b.n	8102594 <LoopCopyDataInit>

0810258e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 810258e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8102590:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8102592:	3304      	adds	r3, #4

08102594 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8102594:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8102596:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8102598:	d3f9      	bcc.n	810258e <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 810259a:	4a0a      	ldr	r2, [pc, #40]	@ (81025c4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 810259c:	4c0a      	ldr	r4, [pc, #40]	@ (81025c8 <LoopFillZerobss+0x22>)
  movs r3, #0
 810259e:	2300      	movs	r3, #0
  b LoopFillZerobss
 81025a0:	e001      	b.n	81025a6 <LoopFillZerobss>

081025a2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 81025a2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 81025a4:	3204      	adds	r2, #4

081025a6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 81025a6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 81025a8:	d3fb      	bcc.n	81025a2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 81025aa:	f009 f853 	bl	810b654 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 81025ae:	f7ff fd19 	bl	8101fe4 <main>
  bx  lr
 81025b2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 81025b4:	10048000 	.word	0x10048000
  ldr r0, =_sdata
 81025b8:	10000050 	.word	0x10000050
  ldr r1, =_edata
 81025bc:	10000d48 	.word	0x10000d48
  ldr r2, =_sidata
 81025c0:	081af5e8 	.word	0x081af5e8
  ldr r2, =_sbss
 81025c4:	10000d60 	.word	0x10000d60
  ldr r4, =_ebss
 81025c8:	1001ad3c 	.word	0x1001ad3c

081025cc <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 81025cc:	e7fe      	b.n	81025cc <ADC3_IRQHandler>
	...

081025d0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 81025d0:	b538      	push	{r3, r4, r5, lr}
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 81025d2:	4b0f      	ldr	r3, [pc, #60]	@ (8102610 <HAL_InitTick+0x40>)
 81025d4:	781a      	ldrb	r2, [r3, #0]
{
 81025d6:	4605      	mov	r5, r0
  if((uint32_t)uwTickFreq == 0UL)
 81025d8:	b90a      	cbnz	r2, 81025de <HAL_InitTick+0xe>
  {
    return HAL_ERROR;
 81025da:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 81025dc:	bd38      	pop	{r3, r4, r5, pc}
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 81025de:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 81025e2:	fbb3 f3f2 	udiv	r3, r3, r2
 81025e6:	4a0b      	ldr	r2, [pc, #44]	@ (8102614 <HAL_InitTick+0x44>)
 81025e8:	6810      	ldr	r0, [r2, #0]
 81025ea:	fbb0 f0f3 	udiv	r0, r0, r3
 81025ee:	f000 fd25 	bl	810303c <HAL_SYSTICK_Config>
 81025f2:	4604      	mov	r4, r0
 81025f4:	2800      	cmp	r0, #0
 81025f6:	d1f0      	bne.n	81025da <HAL_InitTick+0xa>
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 81025f8:	2d0f      	cmp	r5, #15
 81025fa:	d8ee      	bhi.n	81025da <HAL_InitTick+0xa>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 81025fc:	4602      	mov	r2, r0
 81025fe:	4629      	mov	r1, r5
 8102600:	f04f 30ff 	mov.w	r0, #4294967295
 8102604:	f000 fcda 	bl	8102fbc <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8102608:	4b03      	ldr	r3, [pc, #12]	@ (8102618 <HAL_InitTick+0x48>)
 810260a:	4620      	mov	r0, r4
 810260c:	601d      	str	r5, [r3, #0]
  return HAL_OK;
 810260e:	e7e5      	b.n	81025dc <HAL_InitTick+0xc>
 8102610:	10000078 	.word	0x10000078
 8102614:	10000054 	.word	0x10000054
 8102618:	1000007c 	.word	0x1000007c

0810261c <HAL_Init>:
{
 810261c:	b513      	push	{r0, r1, r4, lr}
   __HAL_RCC_ART_CLK_ENABLE();                   /* Enable the Cortex-M4 ART Clock */
 810261e:	4c21      	ldr	r4, [pc, #132]	@ (81026a4 <HAL_Init+0x88>)
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
 8102620:	4a21      	ldr	r2, [pc, #132]	@ (81026a8 <HAL_Init+0x8c>)
   __HAL_RCC_ART_CLK_ENABLE();                   /* Enable the Cortex-M4 ART Clock */
 8102622:	f8d4 30d8 	ldr.w	r3, [r4, #216]	@ 0xd8
 8102626:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 810262a:	f8c4 30d8 	str.w	r3, [r4, #216]	@ 0xd8
 810262e:	f8d4 30d8 	ldr.w	r3, [r4, #216]	@ 0xd8
 8102632:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8102636:	9301      	str	r3, [sp, #4]
 8102638:	9b01      	ldr	r3, [sp, #4]
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
 810263a:	f8d2 3400 	ldr.w	r3, [r2, #1024]	@ 0x400
 810263e:	f423 237f 	bic.w	r3, r3, #1044480	@ 0xff000
 8102642:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8102646:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 810264a:	f8c2 3400 	str.w	r3, [r2, #1024]	@ 0x400
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
 810264e:	f8d2 3400 	ldr.w	r3, [r2, #1024]	@ 0x400
 8102652:	f043 0301 	orr.w	r3, r3, #1
 8102656:	f8c2 3400 	str.w	r3, [r2, #1024]	@ 0x400
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 810265a:	2003      	movs	r0, #3
 810265c:	f000 fc9c 	bl	8102f98 <HAL_NVIC_SetPriorityGrouping>
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8102660:	f001 ffc0 	bl	81045e4 <HAL_RCC_GetSysClockFreq>
 8102664:	69a2      	ldr	r2, [r4, #24]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8102666:	69a3      	ldr	r3, [r4, #24]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8102668:	4910      	ldr	r1, [pc, #64]	@ (81026ac <HAL_Init+0x90>)
 810266a:	f3c2 2203 	ubfx	r2, r2, #8, #4
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 810266e:	f003 030f 	and.w	r3, r3, #15
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8102672:	5c8a      	ldrb	r2, [r1, r2]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8102674:	5ccb      	ldrb	r3, [r1, r3]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8102676:	f002 021f 	and.w	r2, r2, #31
 810267a:	40d0      	lsrs	r0, r2
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 810267c:	f003 031f 	and.w	r3, r3, #31
 8102680:	40d8      	lsrs	r0, r3
 8102682:	4b0b      	ldr	r3, [pc, #44]	@ (81026b0 <HAL_Init+0x94>)
 8102684:	6018      	str	r0, [r3, #0]
  SystemCoreClock = SystemD2Clock;
 8102686:	4b0b      	ldr	r3, [pc, #44]	@ (81026b4 <HAL_Init+0x98>)
 8102688:	6018      	str	r0, [r3, #0]
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 810268a:	200f      	movs	r0, #15
 810268c:	f7ff ffa0 	bl	81025d0 <HAL_InitTick>
 8102690:	4604      	mov	r4, r0
 8102692:	b920      	cbnz	r0, 810269e <HAL_Init+0x82>
  HAL_MspInit();
 8102694:	f7ff fd1c 	bl	81020d0 <HAL_MspInit>
}
 8102698:	4620      	mov	r0, r4
 810269a:	b002      	add	sp, #8
 810269c:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 810269e:	2401      	movs	r4, #1
 81026a0:	e7fa      	b.n	8102698 <HAL_Init+0x7c>
 81026a2:	bf00      	nop
 81026a4:	58024400 	.word	0x58024400
 81026a8:	40024000 	.word	0x40024000
 81026ac:	0810f010 	.word	0x0810f010
 81026b0:	10000050 	.word	0x10000050
 81026b4:	10000054 	.word	0x10000054

081026b8 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
 81026b8:	4a03      	ldr	r2, [pc, #12]	@ (81026c8 <HAL_IncTick+0x10>)
 81026ba:	4b04      	ldr	r3, [pc, #16]	@ (81026cc <HAL_IncTick+0x14>)
 81026bc:	6811      	ldr	r1, [r2, #0]
 81026be:	781b      	ldrb	r3, [r3, #0]
 81026c0:	440b      	add	r3, r1
 81026c2:	6013      	str	r3, [r2, #0]
}
 81026c4:	4770      	bx	lr
 81026c6:	bf00      	nop
 81026c8:	10018b60 	.word	0x10018b60
 81026cc:	10000078 	.word	0x10000078

081026d0 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 81026d0:	4b01      	ldr	r3, [pc, #4]	@ (81026d8 <HAL_GetTick+0x8>)
 81026d2:	6818      	ldr	r0, [r3, #0]
}
 81026d4:	4770      	bx	lr
 81026d6:	bf00      	nop
 81026d8:	10018b60 	.word	0x10018b60

081026dc <HAL_GetREVID>:
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
   return((DBGMCU->IDCODE) >> 16);
 81026dc:	4b01      	ldr	r3, [pc, #4]	@ (81026e4 <HAL_GetREVID+0x8>)
 81026de:	6818      	ldr	r0, [r3, #0]
}
 81026e0:	0c00      	lsrs	r0, r0, #16
 81026e2:	4770      	bx	lr
 81026e4:	5c001000 	.word	0x5c001000

081026e8 <HAL_SYSCFG_AnalogSwitchConfig>:
{
  /* Check the parameter */
  assert_param(IS_SYSCFG_ANALOG_SWITCH(SYSCFG_AnalogSwitch));
  assert_param(IS_SYSCFG_SWITCH_STATE(SYSCFG_SwitchState));

  MODIFY_REG(SYSCFG->PMCR, (uint32_t) SYSCFG_AnalogSwitch, (uint32_t)(SYSCFG_SwitchState));
 81026e8:	4a03      	ldr	r2, [pc, #12]	@ (81026f8 <HAL_SYSCFG_AnalogSwitchConfig+0x10>)
 81026ea:	6853      	ldr	r3, [r2, #4]
 81026ec:	ea23 0300 	bic.w	r3, r3, r0
 81026f0:	430b      	orrs	r3, r1
 81026f2:	6053      	str	r3, [r2, #4]
}
 81026f4:	4770      	bx	lr
 81026f6:	bf00      	nop
 81026f8:	58000400 	.word	0x58000400

081026fc <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 81026fc:	b530      	push	{r4, r5, lr}
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 81026fe:	0dcc      	lsrs	r4, r1, #23
 8102700:	f004 0404 	and.w	r4, r4, #4
 8102704:	3014      	adds	r0, #20

  MODIFY_REG(*preg,
 8102706:	f3c1 5104 	ubfx	r1, r1, #20, #5
 810270a:	5903      	ldr	r3, [r0, r4]
 810270c:	2507      	movs	r5, #7
 810270e:	408d      	lsls	r5, r1
 8102710:	ea23 0305 	bic.w	r3, r3, r5
 8102714:	408a      	lsls	r2, r1
 8102716:	4313      	orrs	r3, r2
 8102718:	5103      	str	r3, [r0, r4]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 810271a:	bd30      	pop	{r4, r5, pc}

0810271c <LL_ADC_IsEnabled>:
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 810271c:	6880      	ldr	r0, [r0, #8]
}
 810271e:	f000 0001 	and.w	r0, r0, #1
 8102722:	4770      	bx	lr

08102724 <LL_ADC_REG_IsConversionOngoing>:
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8102724:	6880      	ldr	r0, [r0, #8]
}
 8102726:	f3c0 0080 	ubfx	r0, r0, #2, #1
 810272a:	4770      	bx	lr

0810272c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 810272c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 810272e:	2300      	movs	r3, #0
 8102730:	9301      	str	r3, [sp, #4]
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8102732:	f890 3050 	ldrb.w	r3, [r0, #80]	@ 0x50
 8102736:	2b01      	cmp	r3, #1
{
 8102738:	4605      	mov	r5, r0
 810273a:	460e      	mov	r6, r1
  __HAL_LOCK(hadc);
 810273c:	f000 81c0 	beq.w	8102ac0 <HAL_ADC_ConfigChannel+0x394>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8102740:	6804      	ldr	r4, [r0, #0]
  __HAL_LOCK(hadc);
 8102742:	2201      	movs	r2, #1
 8102744:	f880 2050 	strb.w	r2, [r0, #80]	@ 0x50
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8102748:	4620      	mov	r0, r4
 810274a:	f7ff ffeb 	bl	8102724 <LL_ADC_REG_IsConversionOngoing>
 810274e:	2800      	cmp	r0, #0
 8102750:	f040 816f 	bne.w	8102a32 <HAL_ADC_ConfigChannel+0x306>
      /* ADC channels preselection */
      hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
    }
#else
    /* ADC channels preselection */
    hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8102754:	680b      	ldr	r3, [r1, #0]
 8102756:	f3c3 0013 	ubfx	r0, r3, #0, #20
 810275a:	f3c3 6184 	ubfx	r1, r3, #26, #5
 810275e:	2800      	cmp	r0, #0
 8102760:	d169      	bne.n	8102836 <HAL_ADC_ConfigChannel+0x10a>
 8102762:	408a      	lsls	r2, r1
 8102764:	69e3      	ldr	r3, [r4, #28]
 8102766:	4313      	orrs	r3, r2
#endif /* ADC_VER_V5_V90 */

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8102768:	6872      	ldr	r2, [r6, #4]
    hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 810276a:	61e3      	str	r3, [r4, #28]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 810276c:	0990      	lsrs	r0, r2, #6
 810276e:	f000 000c 	and.w	r0, r0, #12
 8102772:	f104 0c30 	add.w	ip, r4, #48	@ 0x30
  MODIFY_REG(*preg,
 8102776:	f002 021f 	and.w	r2, r2, #31
 810277a:	f85c 3000 	ldr.w	r3, [ip, r0]
 810277e:	271f      	movs	r7, #31
 8102780:	4097      	lsls	r7, r2
 8102782:	ea23 0307 	bic.w	r3, r3, r7
 8102786:	4091      	lsls	r1, r2
 8102788:	430b      	orrs	r3, r1
 810278a:	f84c 3000 	str.w	r3, [ip, r0]
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 810278e:	4620      	mov	r0, r4
 8102790:	f7ff ffc8 	bl	8102724 <LL_ADC_REG_IsConversionOngoing>
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8102794:	68a3      	ldr	r3, [r4, #8]
 8102796:	f003 0308 	and.w	r3, r3, #8
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 810279a:	4303      	orrs	r3, r0
 810279c:	d140      	bne.n	8102820 <HAL_ADC_ConfigChannel+0xf4>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 810279e:	68b2      	ldr	r2, [r6, #8]
 81027a0:	6831      	ldr	r1, [r6, #0]
 81027a2:	4620      	mov	r0, r4
 81027a4:	f7ff ffaa 	bl	81026fc <LL_ADC_SetChannelSamplingTime>
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 81027a8:	4bb8      	ldr	r3, [pc, #736]	@ (8102a8c <HAL_ADC_ConfigChannel+0x360>)
 81027aa:	6972      	ldr	r2, [r6, #20]
 81027ac:	681b      	ldr	r3, [r3, #0]
 81027ae:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 81027b2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 81027b6:	68e3      	ldr	r3, [r4, #12]
 81027b8:	d146      	bne.n	8102848 <HAL_ADC_ConfigChannel+0x11c>
 81027ba:	f3c3 0382 	ubfx	r3, r3, #2, #3
 81027be:	005b      	lsls	r3, r3, #1
      }
      
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 81027c0:	6937      	ldr	r7, [r6, #16]
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 81027c2:	6831      	ldr	r1, [r6, #0]
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 81027c4:	2f04      	cmp	r7, #4
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 81027c6:	fa02 f203 	lsl.w	r2, r2, r3
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 81027ca:	d045      	beq.n	8102858 <HAL_ADC_ConfigChannel+0x12c>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 81027cc:	f104 0060 	add.w	r0, r4, #96	@ 0x60
    MODIFY_REG(*preg,
 81027d0:	f001 41f8 	and.w	r1, r1, #2080374784	@ 0x7c000000
 81027d4:	f850 3027 	ldr.w	r3, [r0, r7, lsl #2]
 81027d8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 81027dc:	430b      	orrs	r3, r1
 81027de:	4313      	orrs	r3, r2
 81027e0:	f840 3027 	str.w	r3, [r0, r7, lsl #2]
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 81027e4:	6931      	ldr	r1, [r6, #16]
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 81027e6:	7e72      	ldrb	r2, [r6, #25]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 81027e8:	f850 3021 	ldr.w	r3, [r0, r1, lsl #2]
 81027ec:	1e57      	subs	r7, r2, #1
 81027ee:	427a      	negs	r2, r7
 81027f0:	417a      	adcs	r2, r7
 81027f2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 81027f6:	ea43 73c2 	orr.w	r3, r3, r2, lsl #31
 81027fa:	f840 3021 	str.w	r3, [r0, r1, lsl #2]

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 81027fe:	7e33      	ldrb	r3, [r6, #24]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 8102800:	6931      	ldr	r1, [r6, #16]
 8102802:	6922      	ldr	r2, [r4, #16]
 8102804:	f103 3cff 	add.w	ip, r3, #4294967295
 8102808:	f1dc 0300 	rsbs	r3, ip, #0
 810280c:	eb43 030c 	adc.w	r3, r3, ip
 8102810:	02db      	lsls	r3, r3, #11
 8102812:	f001 011f 	and.w	r1, r1, #31
 8102816:	408b      	lsls	r3, r1
 8102818:	f422 42f0 	bic.w	r2, r2, #30720	@ 0x7800
 810281c:	4313      	orrs	r3, r2
 810281e:	6123      	str	r3, [r4, #16]

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8102820:	4620      	mov	r0, r4
 8102822:	f7ff ff7b 	bl	810271c <LL_ADC_IsEnabled>
 8102826:	2800      	cmp	r0, #0
 8102828:	d03d      	beq.n	81028a6 <HAL_ADC_ConfigChannel+0x17a>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 810282a:	2000      	movs	r0, #0

    tmp_hal_status = HAL_ERROR;
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 810282c:	2300      	movs	r3, #0
 810282e:	f885 3050 	strb.w	r3, [r5, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
}
 8102832:	b003      	add	sp, #12
 8102834:	bdf0      	pop	{r4, r5, r6, r7, pc}
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8102836:	fa93 f3a3 	rbit	r3, r3
   */
  if (value == 0U)
  {
    return 32U;
  }
  return __builtin_clz(value);
 810283a:	fab3 f383 	clz	r3, r3
    hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 810283e:	f003 031f 	and.w	r3, r3, #31
 8102842:	2201      	movs	r2, #1
 8102844:	409a      	lsls	r2, r3
 8102846:	e78d      	b.n	8102764 <HAL_ADC_ConfigChannel+0x38>
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8102848:	f013 0f10 	tst.w	r3, #16
 810284c:	68e3      	ldr	r3, [r4, #12]
 810284e:	d0b4      	beq.n	81027ba <HAL_ADC_ConfigChannel+0x8e>
 8102850:	085b      	lsrs	r3, r3, #1
 8102852:	f003 0308 	and.w	r3, r3, #8
 8102856:	e7b3      	b.n	81027c0 <HAL_ADC_ConfigChannel+0x94>
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8102858:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 810285a:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
 810285e:	ebb3 6f81 	cmp.w	r3, r1, lsl #26
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 8102862:	bf02      	ittt	eq
 8102864:	6e23      	ldreq	r3, [r4, #96]	@ 0x60
 8102866:	f023 4300 	biceq.w	r3, r3, #2147483648	@ 0x80000000
 810286a:	6623      	streq	r3, [r4, #96]	@ 0x60
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 810286c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 810286e:	068a      	lsls	r2, r1, #26
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8102870:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
 8102874:	429a      	cmp	r2, r3
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 8102876:	bf02      	ittt	eq
 8102878:	6e63      	ldreq	r3, [r4, #100]	@ 0x64
 810287a:	f023 4300 	biceq.w	r3, r3, #2147483648	@ 0x80000000
 810287e:	6663      	streq	r3, [r4, #100]	@ 0x64
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8102880:	6ea3      	ldr	r3, [r4, #104]	@ 0x68
 8102882:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
 8102886:	429a      	cmp	r2, r3
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 8102888:	bf02      	ittt	eq
 810288a:	6ea3      	ldreq	r3, [r4, #104]	@ 0x68
 810288c:	f023 4300 	biceq.w	r3, r3, #2147483648	@ 0x80000000
 8102890:	66a3      	streq	r3, [r4, #104]	@ 0x68
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8102892:	6ee3      	ldr	r3, [r4, #108]	@ 0x6c
 8102894:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
 8102898:	429a      	cmp	r2, r3
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 810289a:	bf02      	ittt	eq
 810289c:	6ee3      	ldreq	r3, [r4, #108]	@ 0x6c
 810289e:	f023 4300 	biceq.w	r3, r3, #2147483648	@ 0x80000000
 81028a2:	66e3      	streq	r3, [r4, #108]	@ 0x6c
 81028a4:	e7bc      	b.n	8102820 <HAL_ADC_ConfigChannel+0xf4>
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 81028a6:	68f7      	ldr	r7, [r6, #12]
 81028a8:	6833      	ldr	r3, [r6, #0]
  MODIFY_REG(ADCx->DIFSEL,
 81028aa:	4a79      	ldr	r2, [pc, #484]	@ (8102a90 <HAL_ADC_ConfigChannel+0x364>)
 81028ac:	f8d4 10c0 	ldr.w	r1, [r4, #192]	@ 0xc0
 81028b0:	f007 0c18 	and.w	ip, r7, #24
 81028b4:	f3c3 0013 	ubfx	r0, r3, #0, #20
 81028b8:	fa22 f20c 	lsr.w	r2, r2, ip
 81028bc:	401a      	ands	r2, r3
 81028be:	ea21 0100 	bic.w	r1, r1, r0
 81028c2:	430a      	orrs	r2, r1
 81028c4:	f8c4 20c0 	str.w	r2, [r4, #192]	@ 0xc0
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 81028c8:	4a72      	ldr	r2, [pc, #456]	@ (8102a94 <HAL_ADC_ConfigChannel+0x368>)
 81028ca:	4297      	cmp	r7, r2
 81028cc:	d11d      	bne.n	810290a <HAL_ADC_ConfigChannel+0x1de>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 81028ce:	2800      	cmp	r0, #0
 81028d0:	d15a      	bne.n	8102988 <HAL_ADC_ConfigChannel+0x25c>
 81028d2:	0e9a      	lsrs	r2, r3, #26
 81028d4:	3201      	adds	r2, #1
 81028d6:	f002 071f 	and.w	r7, r2, #31
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 81028da:	2f09      	cmp	r7, #9
 81028dc:	f04f 0101 	mov.w	r1, #1
 81028e0:	ea4f 6282 	mov.w	r2, r2, lsl #26
 81028e4:	d870      	bhi.n	81029c8 <HAL_ADC_ConfigChannel+0x29c>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 81028e6:	f002 42f8 	and.w	r2, r2, #2080374784	@ 0x7c000000
 81028ea:	40b9      	lsls	r1, r7
 81028ec:	4311      	orrs	r1, r2
 81028ee:	2800      	cmp	r0, #0
 81028f0:	d165      	bne.n	81029be <HAL_ADC_ConfigChannel+0x292>
 81028f2:	0e9b      	lsrs	r3, r3, #26
 81028f4:	3301      	adds	r3, #1
 81028f6:	f003 031f 	and.w	r3, r3, #31
 81028fa:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 81028fe:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8102900:	68b2      	ldr	r2, [r6, #8]
 8102902:	4319      	orrs	r1, r3
 8102904:	4620      	mov	r0, r4
 8102906:	f7ff fef9 	bl	81026fc <LL_ADC_SetChannelSamplingTime>
      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 810290a:	6832      	ldr	r2, [r6, #0]
 810290c:	2a00      	cmp	r2, #0
 810290e:	da8c      	bge.n	810282a <HAL_ADC_ConfigChannel+0xfe>
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8102910:	4961      	ldr	r1, [pc, #388]	@ (8102a98 <HAL_ADC_ConfigChannel+0x36c>)
 8102912:	428c      	cmp	r4, r1
 8102914:	f000 8086 	beq.w	8102a24 <HAL_ADC_ConfigChannel+0x2f8>
 8102918:	4e60      	ldr	r6, [pc, #384]	@ (8102a9c <HAL_ADC_ConfigChannel+0x370>)
 810291a:	4b61      	ldr	r3, [pc, #388]	@ (8102aa0 <HAL_ADC_ConfigChannel+0x374>)
 810291c:	4861      	ldr	r0, [pc, #388]	@ (8102aa4 <HAL_ADC_ConfigChannel+0x378>)
 810291e:	42b4      	cmp	r4, r6
 8102920:	bf08      	it	eq
 8102922:	4603      	moveq	r3, r0
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8102924:	428c      	cmp	r4, r1
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8102926:	689b      	ldr	r3, [r3, #8]
 8102928:	d002      	beq.n	8102930 <HAL_ADC_ConfigChannel+0x204>
 810292a:	495c      	ldr	r1, [pc, #368]	@ (8102a9c <HAL_ADC_ConfigChannel+0x370>)
 810292c:	428c      	cmp	r4, r1
 810292e:	d17b      	bne.n	8102a28 <HAL_ADC_ConfigChannel+0x2fc>
 8102930:	4859      	ldr	r0, [pc, #356]	@ (8102a98 <HAL_ADC_ConfigChannel+0x36c>)
 8102932:	f7ff fef3 	bl	810271c <LL_ADC_IsEnabled>
 8102936:	4601      	mov	r1, r0
 8102938:	4858      	ldr	r0, [pc, #352]	@ (8102a9c <HAL_ADC_ConfigChannel+0x370>)
 810293a:	f7ff feef 	bl	810271c <LL_ADC_IsEnabled>
 810293e:	4301      	orrs	r1, r0
 8102940:	d177      	bne.n	8102a32 <HAL_ADC_ConfigChannel+0x306>
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8102942:	4859      	ldr	r0, [pc, #356]	@ (8102aa8 <HAL_ADC_ConfigChannel+0x37c>)
 8102944:	4282      	cmp	r2, r0
 8102946:	f003 71e0 	and.w	r1, r3, #29360128	@ 0x1c00000
 810294a:	d178      	bne.n	8102a3e <HAL_ADC_ConfigChannel+0x312>
 810294c:	0218      	lsls	r0, r3, #8
 810294e:	f53f af6c 	bmi.w	810282a <HAL_ADC_ConfigChannel+0xfe>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8102952:	4b56      	ldr	r3, [pc, #344]	@ (8102aac <HAL_ADC_ConfigChannel+0x380>)
 8102954:	429c      	cmp	r4, r3
 8102956:	f47f af68 	bne.w	810282a <HAL_ADC_ConfigChannel+0xfe>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 810295a:	4a51      	ldr	r2, [pc, #324]	@ (8102aa0 <HAL_ADC_ConfigChannel+0x374>)
 810295c:	6893      	ldr	r3, [r2, #8]
 810295e:	f023 73e0 	bic.w	r3, r3, #29360128	@ 0x1c00000
 8102962:	430b      	orrs	r3, r1
 8102964:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8102968:	6093      	str	r3, [r2, #8]
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 810296a:	4b51      	ldr	r3, [pc, #324]	@ (8102ab0 <HAL_ADC_ConfigChannel+0x384>)
 810296c:	4a51      	ldr	r2, [pc, #324]	@ (8102ab4 <HAL_ADC_ConfigChannel+0x388>)
 810296e:	681b      	ldr	r3, [r3, #0]
 8102970:	fbb3 f3f2 	udiv	r3, r3, r2
 8102974:	3301      	adds	r3, #1
 8102976:	005b      	lsls	r3, r3, #1
                wait_loop_index--;
 8102978:	9301      	str	r3, [sp, #4]
              while (wait_loop_index != 0UL)
 810297a:	9b01      	ldr	r3, [sp, #4]
 810297c:	2b00      	cmp	r3, #0
 810297e:	f43f af54 	beq.w	810282a <HAL_ADC_ConfigChannel+0xfe>
                wait_loop_index--;
 8102982:	9b01      	ldr	r3, [sp, #4]
 8102984:	3b01      	subs	r3, #1
 8102986:	e7f7      	b.n	8102978 <HAL_ADC_ConfigChannel+0x24c>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8102988:	fa93 f2a3 	rbit	r2, r3
  if (value == 0U)
 810298c:	b132      	cbz	r2, 810299c <HAL_ADC_ConfigChannel+0x270>
  return __builtin_clz(value);
 810298e:	fab2 f282 	clz	r2, r2
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8102992:	3201      	adds	r2, #1
 8102994:	f002 021f 	and.w	r2, r2, #31
 8102998:	2a09      	cmp	r2, #9
 810299a:	d825      	bhi.n	81029e8 <HAL_ADC_ConfigChannel+0x2bc>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 810299c:	fa93 f2a3 	rbit	r2, r3
  return __builtin_clz(value);
 81029a0:	fab2 f282 	clz	r2, r2
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 81029a4:	3201      	adds	r2, #1
 81029a6:	0692      	lsls	r2, r2, #26
 81029a8:	f002 42f8 	and.w	r2, r2, #2080374784	@ 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 81029ac:	fa93 f7a3 	rbit	r7, r3
  return __builtin_clz(value);
 81029b0:	fab7 f787 	clz	r7, r7
 81029b4:	3701      	adds	r7, #1
 81029b6:	f007 071f 	and.w	r7, r7, #31
 81029ba:	2101      	movs	r1, #1
 81029bc:	e795      	b.n	81028ea <HAL_ADC_ConfigChannel+0x1be>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 81029be:	fa93 f3a3 	rbit	r3, r3
  return __builtin_clz(value);
 81029c2:	fab3 f383 	clz	r3, r3
 81029c6:	e795      	b.n	81028f4 <HAL_ADC_ConfigChannel+0x1c8>
 81029c8:	f002 42f8 	and.w	r2, r2, #2080374784	@ 0x7c000000
 81029cc:	40b9      	lsls	r1, r7
 81029ce:	4311      	orrs	r1, r2
 81029d0:	b9d8      	cbnz	r0, 8102a0a <HAL_ADC_ConfigChannel+0x2de>
 81029d2:	0e9b      	lsrs	r3, r3, #26
 81029d4:	3301      	adds	r3, #1
 81029d6:	f003 031f 	and.w	r3, r3, #31
 81029da:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 81029de:	3b1e      	subs	r3, #30
 81029e0:	051b      	lsls	r3, r3, #20
 81029e2:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 81029e6:	e78b      	b.n	8102900 <HAL_ADC_ConfigChannel+0x1d4>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 81029e8:	fa93 f2a3 	rbit	r2, r3
  return __builtin_clz(value);
 81029ec:	fab2 f282 	clz	r2, r2
 81029f0:	3201      	adds	r2, #1
 81029f2:	0692      	lsls	r2, r2, #26
 81029f4:	f002 42f8 	and.w	r2, r2, #2080374784	@ 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 81029f8:	fa93 f7a3 	rbit	r7, r3
  return __builtin_clz(value);
 81029fc:	fab7 f787 	clz	r7, r7
 8102a00:	3701      	adds	r7, #1
 8102a02:	f007 071f 	and.w	r7, r7, #31
 8102a06:	2101      	movs	r1, #1
 8102a08:	e7e0      	b.n	81029cc <HAL_ADC_ConfigChannel+0x2a0>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8102a0a:	fa93 f2a3 	rbit	r2, r3
  return __builtin_clz(value);
 8102a0e:	fab2 f282 	clz	r2, r2
 8102a12:	3201      	adds	r2, #1
 8102a14:	f002 021f 	and.w	r2, r2, #31
 8102a18:	2303      	movs	r3, #3
 8102a1a:	f06f 001d 	mvn.w	r0, #29
 8102a1e:	fb13 0302 	smlabb	r3, r3, r2, r0
 8102a22:	e7dd      	b.n	81029e0 <HAL_ADC_ConfigChannel+0x2b4>
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8102a24:	4b1f      	ldr	r3, [pc, #124]	@ (8102aa4 <HAL_ADC_ConfigChannel+0x378>)
 8102a26:	e77d      	b.n	8102924 <HAL_ADC_ConfigChannel+0x1f8>
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8102a28:	4820      	ldr	r0, [pc, #128]	@ (8102aac <HAL_ADC_ConfigChannel+0x380>)
 8102a2a:	f7ff fe77 	bl	810271c <LL_ADC_IsEnabled>
 8102a2e:	2800      	cmp	r0, #0
 8102a30:	d087      	beq.n	8102942 <HAL_ADC_ConfigChannel+0x216>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8102a32:	6d6b      	ldr	r3, [r5, #84]	@ 0x54
 8102a34:	f043 0320 	orr.w	r3, r3, #32
 8102a38:	656b      	str	r3, [r5, #84]	@ 0x54
    tmp_hal_status = HAL_ERROR;
 8102a3a:	2001      	movs	r0, #1
 8102a3c:	e6f6      	b.n	810282c <HAL_ADC_ConfigChannel+0x100>
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8102a3e:	481e      	ldr	r0, [pc, #120]	@ (8102ab8 <HAL_ADC_ConfigChannel+0x38c>)
 8102a40:	4282      	cmp	r2, r0
 8102a42:	d10f      	bne.n	8102a64 <HAL_ADC_ConfigChannel+0x338>
 8102a44:	01da      	lsls	r2, r3, #7
 8102a46:	f53f aef0 	bmi.w	810282a <HAL_ADC_ConfigChannel+0xfe>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8102a4a:	4b18      	ldr	r3, [pc, #96]	@ (8102aac <HAL_ADC_ConfigChannel+0x380>)
 8102a4c:	429c      	cmp	r4, r3
 8102a4e:	f47f aeec 	bne.w	810282a <HAL_ADC_ConfigChannel+0xfe>
 8102a52:	4a13      	ldr	r2, [pc, #76]	@ (8102aa0 <HAL_ADC_ConfigChannel+0x374>)
 8102a54:	6893      	ldr	r3, [r2, #8]
 8102a56:	f023 73e0 	bic.w	r3, r3, #29360128	@ 0x1c00000
 8102a5a:	430b      	orrs	r3, r1
 8102a5c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8102a60:	6093      	str	r3, [r2, #8]
}
 8102a62:	e6e2      	b.n	810282a <HAL_ADC_ConfigChannel+0xfe>
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8102a64:	4815      	ldr	r0, [pc, #84]	@ (8102abc <HAL_ADC_ConfigChannel+0x390>)
 8102a66:	4282      	cmp	r2, r0
 8102a68:	f47f aedf 	bne.w	810282a <HAL_ADC_ConfigChannel+0xfe>
 8102a6c:	025b      	lsls	r3, r3, #9
 8102a6e:	f53f aedc 	bmi.w	810282a <HAL_ADC_ConfigChannel+0xfe>
            if (ADC_VREFINT_INSTANCE(hadc))
 8102a72:	4b0e      	ldr	r3, [pc, #56]	@ (8102aac <HAL_ADC_ConfigChannel+0x380>)
 8102a74:	429c      	cmp	r4, r3
 8102a76:	f47f aed8 	bne.w	810282a <HAL_ADC_ConfigChannel+0xfe>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8102a7a:	4a09      	ldr	r2, [pc, #36]	@ (8102aa0 <HAL_ADC_ConfigChannel+0x374>)
 8102a7c:	6893      	ldr	r3, [r2, #8]
 8102a7e:	f023 73e0 	bic.w	r3, r3, #29360128	@ 0x1c00000
 8102a82:	430b      	orrs	r3, r1
 8102a84:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8102a88:	e7ea      	b.n	8102a60 <HAL_ADC_ConfigChannel+0x334>
 8102a8a:	bf00      	nop
 8102a8c:	5c001000 	.word	0x5c001000
 8102a90:	000fffff 	.word	0x000fffff
 8102a94:	47ff0000 	.word	0x47ff0000
 8102a98:	40022000 	.word	0x40022000
 8102a9c:	40022100 	.word	0x40022100
 8102aa0:	58026300 	.word	0x58026300
 8102aa4:	40022300 	.word	0x40022300
 8102aa8:	cb840000 	.word	0xcb840000
 8102aac:	58026000 	.word	0x58026000
 8102ab0:	10000054 	.word	0x10000054
 8102ab4:	00030d40 	.word	0x00030d40
 8102ab8:	c7520000 	.word	0xc7520000
 8102abc:	cfb80000 	.word	0xcfb80000
  __HAL_LOCK(hadc);
 8102ac0:	2002      	movs	r0, #2
 8102ac2:	e6b6      	b.n	8102832 <HAL_ADC_ConfigChannel+0x106>

08102ac4 <ADC_Enable>:

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8102ac4:	6802      	ldr	r2, [r0, #0]
{
 8102ac6:	b570      	push	{r4, r5, r6, lr}
 8102ac8:	4604      	mov	r4, r0
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8102aca:	4610      	mov	r0, r2
 8102acc:	f7ff fe26 	bl	810271c <LL_ADC_IsEnabled>
 8102ad0:	b108      	cbz	r0, 8102ad6 <ADC_Enable+0x12>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8102ad2:	2000      	movs	r0, #0
}
 8102ad4:	bd70      	pop	{r4, r5, r6, pc}
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8102ad6:	6891      	ldr	r1, [r2, #8]
 8102ad8:	4b22      	ldr	r3, [pc, #136]	@ (8102b64 <ADC_Enable+0xa0>)
 8102ada:	4219      	tst	r1, r3
 8102adc:	d009      	beq.n	8102af2 <ADC_Enable+0x2e>
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8102ade:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8102ae0:	f043 0310 	orr.w	r3, r3, #16
 8102ae4:	6563      	str	r3, [r4, #84]	@ 0x54
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8102ae6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8102ae8:	f043 0301 	orr.w	r3, r3, #1
 8102aec:	65a3      	str	r3, [r4, #88]	@ 0x58
      return HAL_ERROR;
 8102aee:	2001      	movs	r0, #1
 8102af0:	e7f0      	b.n	8102ad4 <ADC_Enable+0x10>
  MODIFY_REG(ADCx->CR,
 8102af2:	6893      	ldr	r3, [r2, #8]
 8102af4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8102af8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8102afc:	f043 0301 	orr.w	r3, r3, #1
 8102b00:	6093      	str	r3, [r2, #8]
    tickstart = HAL_GetTick();
 8102b02:	f7ff fde5 	bl	81026d0 <HAL_GetTick>
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8102b06:	6822      	ldr	r2, [r4, #0]
 8102b08:	4b17      	ldr	r3, [pc, #92]	@ (8102b68 <ADC_Enable+0xa4>)
 8102b0a:	4918      	ldr	r1, [pc, #96]	@ (8102b6c <ADC_Enable+0xa8>)
 8102b0c:	429a      	cmp	r2, r3
    tickstart = HAL_GetTick();
 8102b0e:	4605      	mov	r5, r0
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8102b10:	d00e      	beq.n	8102b30 <ADC_Enable+0x6c>
 8102b12:	4817      	ldr	r0, [pc, #92]	@ (8102b70 <ADC_Enable+0xac>)
 8102b14:	f103 53c0 	add.w	r3, r3, #402653184	@ 0x18000000
 8102b18:	f503 4386 	add.w	r3, r3, #17152	@ 0x4300
 8102b1c:	428a      	cmp	r2, r1
 8102b1e:	bf08      	it	eq
 8102b20:	4603      	moveq	r3, r0
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8102b22:	428a      	cmp	r2, r1
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8102b24:	689b      	ldr	r3, [r3, #8]
 8102b26:	d101      	bne.n	8102b2c <ADC_Enable+0x68>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8102b28:	06d9      	lsls	r1, r3, #27
 8102b2a:	d1d2      	bne.n	8102ad2 <ADC_Enable+0xe>
  MODIFY_REG(ADCx->CR,
 8102b2c:	4e11      	ldr	r6, [pc, #68]	@ (8102b74 <ADC_Enable+0xb0>)
 8102b2e:	e013      	b.n	8102b58 <ADC_Enable+0x94>
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8102b30:	4b0f      	ldr	r3, [pc, #60]	@ (8102b70 <ADC_Enable+0xac>)
 8102b32:	e7f6      	b.n	8102b22 <ADC_Enable+0x5e>
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8102b34:	4610      	mov	r0, r2
 8102b36:	f7ff fdf1 	bl	810271c <LL_ADC_IsEnabled>
 8102b3a:	b920      	cbnz	r0, 8102b46 <ADC_Enable+0x82>
 8102b3c:	6893      	ldr	r3, [r2, #8]
 8102b3e:	4033      	ands	r3, r6
 8102b40:	f043 0301 	orr.w	r3, r3, #1
 8102b44:	6093      	str	r3, [r2, #8]
        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8102b46:	f7ff fdc3 	bl	81026d0 <HAL_GetTick>
 8102b4a:	1b40      	subs	r0, r0, r5
 8102b4c:	2802      	cmp	r0, #2
 8102b4e:	d903      	bls.n	8102b58 <ADC_Enable+0x94>
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8102b50:	6823      	ldr	r3, [r4, #0]
 8102b52:	681b      	ldr	r3, [r3, #0]
 8102b54:	07da      	lsls	r2, r3, #31
 8102b56:	d5c2      	bpl.n	8102ade <ADC_Enable+0x1a>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8102b58:	6822      	ldr	r2, [r4, #0]
 8102b5a:	6813      	ldr	r3, [r2, #0]
 8102b5c:	07db      	lsls	r3, r3, #31
 8102b5e:	d5e9      	bpl.n	8102b34 <ADC_Enable+0x70>
 8102b60:	e7b7      	b.n	8102ad2 <ADC_Enable+0xe>
 8102b62:	bf00      	nop
 8102b64:	8000003f 	.word	0x8000003f
 8102b68:	40022000 	.word	0x40022000
 8102b6c:	40022100 	.word	0x40022100
 8102b70:	40022300 	.word	0x40022300
 8102b74:	7fffffc0 	.word	0x7fffffc0

08102b78 <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 8102b78:	b538      	push	{r3, r4, r5, lr}
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8102b7a:	4a43      	ldr	r2, [pc, #268]	@ (8102c88 <ADC_ConfigureBoostMode+0x110>)
 8102b7c:	6803      	ldr	r3, [r0, #0]
 8102b7e:	4293      	cmp	r3, r2
{
 8102b80:	4605      	mov	r5, r0
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8102b82:	d003      	beq.n	8102b8c <ADC_ConfigureBoostMode+0x14>
 8102b84:	f502 7280 	add.w	r2, r2, #256	@ 0x100
 8102b88:	4293      	cmp	r3, r2
 8102b8a:	d125      	bne.n	8102bd8 <ADC_ConfigureBoostMode+0x60>
 8102b8c:	4b3f      	ldr	r3, [pc, #252]	@ (8102c8c <ADC_ConfigureBoostMode+0x114>)
 8102b8e:	689b      	ldr	r3, [r3, #8]
 8102b90:	f413 3f40 	tst.w	r3, #196608	@ 0x30000
 8102b94:	bf14      	ite	ne
 8102b96:	2301      	movne	r3, #1
 8102b98:	2300      	moveq	r3, #0
 8102b9a:	b9fb      	cbnz	r3, 8102bdc <ADC_ConfigureBoostMode+0x64>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 8102b9c:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8102ba0:	2100      	movs	r1, #0
 8102ba2:	f002 fded 	bl	8105780 <HAL_RCCEx_GetPeriphCLKFreq>
    switch (hadc->Init.ClockPrescaler)
 8102ba6:	686b      	ldr	r3, [r5, #4]
 8102ba8:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 8102bac:	4604      	mov	r4, r0
    switch (hadc->Init.ClockPrescaler)
 8102bae:	d04a      	beq.n	8102c46 <ADC_ConfigureBoostMode+0xce>
 8102bb0:	d83f      	bhi.n	8102c32 <ADC_ConfigureBoostMode+0xba>
 8102bb2:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 8102bb6:	d044      	beq.n	8102c42 <ADC_ConfigureBoostMode+0xca>
 8102bb8:	d836      	bhi.n	8102c28 <ADC_ConfigureBoostMode+0xb0>
 8102bba:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8102bbe:	d008      	beq.n	8102bd2 <ADC_ConfigureBoostMode+0x5a>
 8102bc0:	d82c      	bhi.n	8102c1c <ADC_ConfigureBoostMode+0xa4>
 8102bc2:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8102bc6:	d004      	beq.n	8102bd2 <ADC_ConfigureBoostMode+0x5a>
 8102bc8:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8102bcc:	f5b2 2f80 	cmp.w	r2, #262144	@ 0x40000
 8102bd0:	d116      	bne.n	8102c00 <ADC_ConfigureBoostMode+0x88>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 8102bd2:	0c9b      	lsrs	r3, r3, #18
 8102bd4:	005b      	lsls	r3, r3, #1
 8102bd6:	e00f      	b.n	8102bf8 <ADC_ConfigureBoostMode+0x80>
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8102bd8:	4b2d      	ldr	r3, [pc, #180]	@ (8102c90 <ADC_ConfigureBoostMode+0x118>)
 8102bda:	e7d8      	b.n	8102b8e <ADC_ConfigureBoostMode+0x16>
    freq = HAL_RCC_GetHCLKFreq();
 8102bdc:	f001 fda4 	bl	8104728 <HAL_RCC_GetHCLKFreq>
    switch (hadc->Init.ClockPrescaler)
 8102be0:	686b      	ldr	r3, [r5, #4]
 8102be2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
    freq = HAL_RCC_GetHCLKFreq();
 8102be6:	4604      	mov	r4, r0
    switch (hadc->Init.ClockPrescaler)
 8102be8:	d005      	beq.n	8102bf6 <ADC_ConfigureBoostMode+0x7e>
 8102bea:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8102bee:	d006      	beq.n	8102bfe <ADC_ConfigureBoostMode+0x86>
 8102bf0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8102bf4:	d104      	bne.n	8102c00 <ADC_ConfigureBoostMode+0x88>
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 8102bf6:	0c1b      	lsrs	r3, r3, #16
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 8102bf8:	fbb4 f4f3 	udiv	r4, r4, r3
        break;
 8102bfc:	e000      	b.n	8102c00 <ADC_ConfigureBoostMode+0x88>
        freq /= 4UL;
 8102bfe:	0884      	lsrs	r4, r0, #2
  else /* if(freq > 25000000UL) */
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
  }
#else
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 8102c00:	f7ff fd6c 	bl	81026dc <HAL_GetREVID>
 8102c04:	f241 0303 	movw	r3, #4099	@ 0x1003
 8102c08:	4298      	cmp	r0, r3
 8102c0a:	682b      	ldr	r3, [r5, #0]
 8102c0c:	d823      	bhi.n	8102c56 <ADC_ConfigureBoostMode+0xde>
  {
    if (freq > 20000000UL)
 8102c0e:	4a21      	ldr	r2, [pc, #132]	@ (8102c94 <ADC_ConfigureBoostMode+0x11c>)
 8102c10:	4294      	cmp	r4, r2
    {
      SET_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8102c12:	689a      	ldr	r2, [r3, #8]
    if (freq > 20000000UL)
 8102c14:	d91b      	bls.n	8102c4e <ADC_ConfigureBoostMode+0xd6>
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
    }
    else if (freq <= 12500000UL)
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 8102c16:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8102c1a:	e01a      	b.n	8102c52 <ADC_ConfigureBoostMode+0xda>
    switch (hadc->Init.ClockPrescaler)
 8102c1c:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8102c20:	d0d7      	beq.n	8102bd2 <ADC_ConfigureBoostMode+0x5a>
 8102c22:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8102c26:	e7d3      	b.n	8102bd0 <ADC_ConfigureBoostMode+0x58>
 8102c28:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8102c2c:	d1e8      	bne.n	8102c00 <ADC_ConfigureBoostMode+0x88>
        freq /= 32UL;
 8102c2e:	0944      	lsrs	r4, r0, #5
        break;
 8102c30:	e7e6      	b.n	8102c00 <ADC_ConfigureBoostMode+0x88>
    switch (hadc->Init.ClockPrescaler)
 8102c32:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 8102c36:	d008      	beq.n	8102c4a <ADC_ConfigureBoostMode+0xd2>
 8102c38:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 8102c3c:	d1e0      	bne.n	8102c00 <ADC_ConfigureBoostMode+0x88>
        freq /= 256UL;
 8102c3e:	0a04      	lsrs	r4, r0, #8
        break;
 8102c40:	e7de      	b.n	8102c00 <ADC_ConfigureBoostMode+0x88>
        freq /= 16UL;
 8102c42:	0904      	lsrs	r4, r0, #4
        break;
 8102c44:	e7dc      	b.n	8102c00 <ADC_ConfigureBoostMode+0x88>
        freq /= 64UL;
 8102c46:	0984      	lsrs	r4, r0, #6
        break;
 8102c48:	e7da      	b.n	8102c00 <ADC_ConfigureBoostMode+0x88>
        freq /= 128UL;
 8102c4a:	09c4      	lsrs	r4, r0, #7
        break;
 8102c4c:	e7d8      	b.n	8102c00 <ADC_ConfigureBoostMode+0x88>
      CLEAR_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8102c4e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
    }
    else /* if(freq > 25000000UL) */
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 8102c52:	609a      	str	r2, [r3, #8]
    }
  }
#endif /* ADC_VER_V5_3 */
}
 8102c54:	bd38      	pop	{r3, r4, r5, pc}
    if (freq <= 6250000UL)
 8102c56:	4a10      	ldr	r2, [pc, #64]	@ (8102c98 <ADC_ConfigureBoostMode+0x120>)
 8102c58:	4294      	cmp	r4, r2
 8102c5a:	d803      	bhi.n	8102c64 <ADC_ConfigureBoostMode+0xec>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 8102c5c:	689a      	ldr	r2, [r3, #8]
 8102c5e:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8102c62:	e7f6      	b.n	8102c52 <ADC_ConfigureBoostMode+0xda>
    else if (freq <= 12500000UL)
 8102c64:	4a0d      	ldr	r2, [pc, #52]	@ (8102c9c <ADC_ConfigureBoostMode+0x124>)
 8102c66:	4294      	cmp	r4, r2
 8102c68:	d803      	bhi.n	8102c72 <ADC_ConfigureBoostMode+0xfa>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 8102c6a:	689a      	ldr	r2, [r3, #8]
 8102c6c:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8102c70:	e7d1      	b.n	8102c16 <ADC_ConfigureBoostMode+0x9e>
    else if (freq <= 25000000UL)
 8102c72:	4a0b      	ldr	r2, [pc, #44]	@ (8102ca0 <ADC_ConfigureBoostMode+0x128>)
 8102c74:	4294      	cmp	r4, r2
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 8102c76:	689a      	ldr	r2, [r3, #8]
 8102c78:	bf9a      	itte	ls
 8102c7a:	f422 7240 	bicls.w	r2, r2, #768	@ 0x300
 8102c7e:	f442 7200 	orrls.w	r2, r2, #512	@ 0x200
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 8102c82:	f442 7240 	orrhi.w	r2, r2, #768	@ 0x300
 8102c86:	e7e4      	b.n	8102c52 <ADC_ConfigureBoostMode+0xda>
 8102c88:	40022000 	.word	0x40022000
 8102c8c:	40022300 	.word	0x40022300
 8102c90:	58026300 	.word	0x58026300
 8102c94:	01312d00 	.word	0x01312d00
 8102c98:	00bebc21 	.word	0x00bebc21
 8102c9c:	017d7841 	.word	0x017d7841
 8102ca0:	02faf081 	.word	0x02faf081

08102ca4 <HAL_ADC_Init>:
{
 8102ca4:	b573      	push	{r0, r1, r4, r5, r6, lr}
  __IO uint32_t wait_loop_index = 0UL;
 8102ca6:	2300      	movs	r3, #0
 8102ca8:	9301      	str	r3, [sp, #4]
  if (hadc == NULL)
 8102caa:	4604      	mov	r4, r0
 8102cac:	2800      	cmp	r0, #0
 8102cae:	f000 80f1 	beq.w	8102e94 <HAL_ADC_Init+0x1f0>
  if (hadc->State == HAL_ADC_STATE_RESET)
 8102cb2:	6d45      	ldr	r5, [r0, #84]	@ 0x54
 8102cb4:	b925      	cbnz	r5, 8102cc0 <HAL_ADC_Init+0x1c>
    HAL_ADC_MspInit(hadc);
 8102cb6:	f7fe fafb 	bl	81012b0 <HAL_ADC_MspInit>
    ADC_CLEAR_ERRORCODE(hadc);
 8102cba:	65a5      	str	r5, [r4, #88]	@ 0x58
    hadc->Lock = HAL_UNLOCKED;
 8102cbc:	f884 5050 	strb.w	r5, [r4, #80]	@ 0x50
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8102cc0:	6823      	ldr	r3, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8102cc2:	689a      	ldr	r2, [r3, #8]
 8102cc4:	0090      	lsls	r0, r2, #2
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8102cc6:	bf41      	itttt	mi
 8102cc8:	689a      	ldrmi	r2, [r3, #8]
 8102cca:	f022 4220 	bicmi.w	r2, r2, #2684354560	@ 0xa0000000
 8102cce:	f022 023f 	bicmi.w	r2, r2, #63	@ 0x3f
 8102cd2:	609a      	strmi	r2, [r3, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8102cd4:	689a      	ldr	r2, [r3, #8]
 8102cd6:	00d1      	lsls	r1, r2, #3
 8102cd8:	f140 80a2 	bpl.w	8102e20 <HAL_ADC_Init+0x17c>
 8102cdc:	689a      	ldr	r2, [r3, #8]
 8102cde:	00d2      	lsls	r2, r2, #3
 8102ce0:	f100 80b4 	bmi.w	8102e4c <HAL_ADC_Init+0x1a8>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8102ce4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8102ce6:	f042 0210 	orr.w	r2, r2, #16
 8102cea:	6562      	str	r2, [r4, #84]	@ 0x54
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8102cec:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 8102cee:	f042 0201 	orr.w	r2, r2, #1
 8102cf2:	65a2      	str	r2, [r4, #88]	@ 0x58
    tmp_hal_status = HAL_ERROR;
 8102cf4:	2501      	movs	r5, #1
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8102cf6:	4618      	mov	r0, r3
 8102cf8:	f7ff fd14 	bl	8102724 <LL_ADC_REG_IsConversionOngoing>
  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8102cfc:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8102cfe:	f002 0210 	and.w	r2, r2, #16
 8102d02:	4302      	orrs	r2, r0
 8102d04:	f040 80c2 	bne.w	8102e8c <HAL_ADC_Init+0x1e8>
    ADC_STATE_CLR_SET(hadc->State,
 8102d08:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8102d0a:	f422 7281 	bic.w	r2, r2, #258	@ 0x102
 8102d0e:	f042 0202 	orr.w	r2, r2, #2
 8102d12:	6562      	str	r2, [r4, #84]	@ 0x54
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8102d14:	4618      	mov	r0, r3
 8102d16:	f7ff fd01 	bl	810271c <LL_ADC_IsEnabled>
 8102d1a:	b980      	cbnz	r0, 8102d3e <HAL_ADC_Init+0x9a>
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8102d1c:	4e5e      	ldr	r6, [pc, #376]	@ (8102e98 <HAL_ADC_Init+0x1f4>)
 8102d1e:	495f      	ldr	r1, [pc, #380]	@ (8102e9c <HAL_ADC_Init+0x1f8>)
 8102d20:	42b3      	cmp	r3, r6
 8102d22:	d002      	beq.n	8102d2a <HAL_ADC_Init+0x86>
 8102d24:	428b      	cmp	r3, r1
 8102d26:	f040 8093 	bne.w	8102e50 <HAL_ADC_Init+0x1ac>
 8102d2a:	485b      	ldr	r0, [pc, #364]	@ (8102e98 <HAL_ADC_Init+0x1f4>)
 8102d2c:	f7ff fcf6 	bl	810271c <LL_ADC_IsEnabled>
 8102d30:	4602      	mov	r2, r0
 8102d32:	485a      	ldr	r0, [pc, #360]	@ (8102e9c <HAL_ADC_Init+0x1f8>)
 8102d34:	f7ff fcf2 	bl	810271c <LL_ADC_IsEnabled>
 8102d38:	4302      	orrs	r2, r0
 8102d3a:	f000 8097 	beq.w	8102e6c <HAL_ADC_Init+0x1c8>
    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 8102d3e:	f7ff fccd 	bl	81026dc <HAL_GetREVID>
 8102d42:	f241 0303 	movw	r3, #4099	@ 0x1003
 8102d46:	4298      	cmp	r0, r3
 8102d48:	7f21      	ldrb	r1, [r4, #28]
 8102d4a:	68a0      	ldr	r0, [r4, #8]
 8102d4c:	7d62      	ldrb	r2, [r4, #21]
 8102d4e:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8102d50:	f240 8092 	bls.w	8102e78 <HAL_ADC_Init+0x1d4>
 8102d54:	2810      	cmp	r0, #16
 8102d56:	f040 808f 	bne.w	8102e78 <HAL_ADC_Init+0x1d4>
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8102d5a:	0352      	lsls	r2, r2, #13
 8102d5c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8102d60:	431a      	orrs	r2, r3
 8102d62:	f042 031c 	orr.w	r3, r2, #28
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8102d66:	2901      	cmp	r1, #1
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8102d68:	bf02      	ittt	eq
 8102d6a:	6a22      	ldreq	r2, [r4, #32]
 8102d6c:	f102 32ff 	addeq.w	r2, r2, #4294967295
 8102d70:	ea43 4342 	orreq.w	r3, r3, r2, lsl #17
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8102d74:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8102d76:	b122      	cbz	r2, 8102d82 <HAL_ADC_Init+0xde>
                  | hadc->Init.ExternalTrigConvEdge
 8102d78:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8102d7a:	f402 7278 	and.w	r2, r2, #992	@ 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8102d7e:	430a      	orrs	r2, r1
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8102d80:	4313      	orrs	r3, r2
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8102d82:	6822      	ldr	r2, [r4, #0]
 8102d84:	4946      	ldr	r1, [pc, #280]	@ (8102ea0 <HAL_ADC_Init+0x1fc>)
 8102d86:	68d0      	ldr	r0, [r2, #12]
 8102d88:	4001      	ands	r1, r0
 8102d8a:	4319      	orrs	r1, r3
 8102d8c:	60d1      	str	r1, [r2, #12]
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8102d8e:	4610      	mov	r0, r2
 8102d90:	f7ff fcc8 	bl	8102724 <LL_ADC_REG_IsConversionOngoing>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8102d94:	6893      	ldr	r3, [r2, #8]
 8102d96:	f003 0308 	and.w	r3, r3, #8
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8102d9a:	4303      	orrs	r3, r0
 8102d9c:	d127      	bne.n	8102dee <HAL_ADC_Init+0x14a>
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8102d9e:	68d3      	ldr	r3, [r2, #12]
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8102da0:	7d21      	ldrb	r1, [r4, #20]
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8102da2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8102da6:	f023 0303 	bic.w	r3, r3, #3
 8102daa:	ea43 3381 	orr.w	r3, r3, r1, lsl #14
 8102dae:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8102db0:	430b      	orrs	r3, r1
 8102db2:	60d3      	str	r3, [r2, #12]
      if (hadc->Init.OversamplingMode == ENABLE)
 8102db4:	f894 3038 	ldrb.w	r3, [r4, #56]	@ 0x38
 8102db8:	2b01      	cmp	r3, #1
 8102dba:	d163      	bne.n	8102e84 <HAL_ADC_Init+0x1e0>
        MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 8102dbc:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8102dbe:	6910      	ldr	r0, [r2, #16]
 8102dc0:	1e59      	subs	r1, r3, #1
 8102dc2:	e9d4 3610 	ldrd	r3, r6, [r4, #64]	@ 0x40
 8102dc6:	4333      	orrs	r3, r6
 8102dc8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8102dcc:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8102dce:	430b      	orrs	r3, r1
 8102dd0:	4934      	ldr	r1, [pc, #208]	@ (8102ea4 <HAL_ADC_Init+0x200>)
 8102dd2:	4001      	ands	r1, r0
 8102dd4:	430b      	orrs	r3, r1
 8102dd6:	f043 0301 	orr.w	r3, r3, #1
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8102dda:	6113      	str	r3, [r2, #16]
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8102ddc:	6913      	ldr	r3, [r2, #16]
 8102dde:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8102de0:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8102de4:	430b      	orrs	r3, r1
 8102de6:	6113      	str	r3, [r2, #16]
      ADC_ConfigureBoostMode(hadc);
 8102de8:	4620      	mov	r0, r4
 8102dea:	f7ff fec5 	bl	8102b78 <ADC_ConfigureBoostMode>
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8102dee:	68e3      	ldr	r3, [r4, #12]
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8102df0:	6822      	ldr	r2, [r4, #0]
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8102df2:	2b01      	cmp	r3, #1
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8102df4:	bf05      	ittet	eq
 8102df6:	6b11      	ldreq	r1, [r2, #48]	@ 0x30
 8102df8:	69a3      	ldreq	r3, [r4, #24]
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8102dfa:	6b13      	ldrne	r3, [r2, #48]	@ 0x30
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8102dfc:	f103 33ff 	addeq.w	r3, r3, #4294967295
 8102e00:	bf06      	itte	eq
 8102e02:	f021 010f 	biceq.w	r1, r1, #15
 8102e06:	430b      	orreq	r3, r1
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8102e08:	f023 030f 	bicne.w	r3, r3, #15
 8102e0c:	6313      	str	r3, [r2, #48]	@ 0x30
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8102e0e:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8102e10:	f023 0303 	bic.w	r3, r3, #3
 8102e14:	f043 0301 	orr.w	r3, r3, #1
 8102e18:	6563      	str	r3, [r4, #84]	@ 0x54
}
 8102e1a:	4628      	mov	r0, r5
 8102e1c:	b002      	add	sp, #8
 8102e1e:	bd70      	pop	{r4, r5, r6, pc}
  MODIFY_REG(ADCx->CR,
 8102e20:	689a      	ldr	r2, [r3, #8]
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8102e22:	4921      	ldr	r1, [pc, #132]	@ (8102ea8 <HAL_ADC_Init+0x204>)
 8102e24:	f022 4210 	bic.w	r2, r2, #2415919104	@ 0x90000000
 8102e28:	f022 023f 	bic.w	r2, r2, #63	@ 0x3f
 8102e2c:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8102e30:	609a      	str	r2, [r3, #8]
 8102e32:	4a1e      	ldr	r2, [pc, #120]	@ (8102eac <HAL_ADC_Init+0x208>)
 8102e34:	6812      	ldr	r2, [r2, #0]
 8102e36:	fbb2 f2f1 	udiv	r2, r2, r1
 8102e3a:	3201      	adds	r2, #1
      wait_loop_index--;
 8102e3c:	9201      	str	r2, [sp, #4]
    while (wait_loop_index != 0UL)
 8102e3e:	9a01      	ldr	r2, [sp, #4]
 8102e40:	2a00      	cmp	r2, #0
 8102e42:	f43f af4b 	beq.w	8102cdc <HAL_ADC_Init+0x38>
      wait_loop_index--;
 8102e46:	9a01      	ldr	r2, [sp, #4]
 8102e48:	3a01      	subs	r2, #1
 8102e4a:	e7f7      	b.n	8102e3c <HAL_ADC_Init+0x198>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8102e4c:	2500      	movs	r5, #0
 8102e4e:	e752      	b.n	8102cf6 <HAL_ADC_Init+0x52>
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8102e50:	4817      	ldr	r0, [pc, #92]	@ (8102eb0 <HAL_ADC_Init+0x20c>)
 8102e52:	f7ff fc63 	bl	810271c <LL_ADC_IsEnabled>
 8102e56:	2800      	cmp	r0, #0
 8102e58:	f47f af71 	bne.w	8102d3e <HAL_ADC_Init+0x9a>
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8102e5c:	4a15      	ldr	r2, [pc, #84]	@ (8102eb4 <HAL_ADC_Init+0x210>)
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8102e5e:	6893      	ldr	r3, [r2, #8]
 8102e60:	6861      	ldr	r1, [r4, #4]
 8102e62:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
 8102e66:	430b      	orrs	r3, r1
 8102e68:	6093      	str	r3, [r2, #8]
}
 8102e6a:	e768      	b.n	8102d3e <HAL_ADC_Init+0x9a>
 8102e6c:	42b3      	cmp	r3, r6
 8102e6e:	d001      	beq.n	8102e74 <HAL_ADC_Init+0x1d0>
 8102e70:	428b      	cmp	r3, r1
 8102e72:	d1f3      	bne.n	8102e5c <HAL_ADC_Init+0x1b8>
 8102e74:	4a10      	ldr	r2, [pc, #64]	@ (8102eb8 <HAL_ADC_Init+0x214>)
 8102e76:	e7f2      	b.n	8102e5e <HAL_ADC_Init+0x1ba>
                  hadc->Init.Overrun                                                    |
 8102e78:	4303      	orrs	r3, r0
 8102e7a:	ea43 3342 	orr.w	r3, r3, r2, lsl #13
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8102e7e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8102e82:	e770      	b.n	8102d66 <HAL_ADC_Init+0xc2>
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8102e84:	6913      	ldr	r3, [r2, #16]
 8102e86:	f023 0301 	bic.w	r3, r3, #1
 8102e8a:	e7a6      	b.n	8102dda <HAL_ADC_Init+0x136>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8102e8c:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8102e8e:	f043 0310 	orr.w	r3, r3, #16
 8102e92:	6563      	str	r3, [r4, #84]	@ 0x54
    return HAL_ERROR;
 8102e94:	2501      	movs	r5, #1
 8102e96:	e7c0      	b.n	8102e1a <HAL_ADC_Init+0x176>
 8102e98:	40022000 	.word	0x40022000
 8102e9c:	40022100 	.word	0x40022100
 8102ea0:	fff0c003 	.word	0xfff0c003
 8102ea4:	fc00f81e 	.word	0xfc00f81e
 8102ea8:	00030d40 	.word	0x00030d40
 8102eac:	10000054 	.word	0x10000054
 8102eb0:	58026000 	.word	0x58026000
 8102eb4:	58026300 	.word	0x58026300
 8102eb8:	40022300 	.word	0x40022300

08102ebc <LL_ADC_IsEnabled>:
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8102ebc:	6880      	ldr	r0, [r0, #8]
}
 8102ebe:	f000 0001 	and.w	r0, r0, #1
 8102ec2:	4770      	bx	lr

08102ec4 <LL_ADC_REG_IsConversionOngoing>:
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8102ec4:	6880      	ldr	r0, [r0, #8]
}
 8102ec6:	f3c0 0080 	ubfx	r0, r0, #2, #1
 8102eca:	4770      	bx	lr

08102ecc <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8102ecc:	b570      	push	{r4, r5, r6, lr}
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8102ece:	f890 2050 	ldrb.w	r2, [r0, #80]	@ 0x50
  if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8102ed2:	680c      	ldr	r4, [r1, #0]
  __HAL_LOCK(hadc);
 8102ed4:	2a01      	cmp	r2, #1
{
 8102ed6:	b09a      	sub	sp, #104	@ 0x68
 8102ed8:	4603      	mov	r3, r0
  __HAL_LOCK(hadc);
 8102eda:	d054      	beq.n	8102f86 <HAL_ADCEx_MultiModeConfigChannel+0xba>
 8102edc:	2201      	movs	r2, #1
 8102ede:	f880 2050 	strb.w	r2, [r0, #80]	@ 0x50

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8102ee2:	681d      	ldr	r5, [r3, #0]
 8102ee4:	4e29      	ldr	r6, [pc, #164]	@ (8102f8c <HAL_ADCEx_MultiModeConfigChannel+0xc0>)
  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 8102ee6:	2000      	movs	r0, #0
  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8102ee8:	42b5      	cmp	r5, r6
  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 8102eea:	9016      	str	r0, [sp, #88]	@ 0x58
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 8102eec:	9017      	str	r0, [sp, #92]	@ 0x5c
  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8102eee:	d10e      	bne.n	8102f0e <HAL_ADCEx_MultiModeConfigChannel+0x42>

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DATA Format configuration                                   */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8102ef0:	4827      	ldr	r0, [pc, #156]	@ (8102f90 <HAL_ADCEx_MultiModeConfigChannel+0xc4>)
 8102ef2:	f7ff ffe7 	bl	8102ec4 <LL_ADC_REG_IsConversionOngoing>
 8102ef6:	4606      	mov	r6, r0
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8102ef8:	4628      	mov	r0, r5
 8102efa:	f7ff ffe3 	bl	8102ec4 <LL_ADC_REG_IsConversionOngoing>
 8102efe:	4330      	orrs	r0, r6
 8102f00:	d00e      	beq.n	8102f20 <HAL_ADCEx_MultiModeConfigChannel+0x54>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8102f02:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8102f04:	f041 0120 	orr.w	r1, r1, #32
 8102f08:	6559      	str	r1, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8102f0a:	4610      	mov	r0, r2
 8102f0c:	e023      	b.n	8102f56 <HAL_ADCEx_MultiModeConfigChannel+0x8a>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8102f0e:	6d59      	ldr	r1, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hadc);
 8102f10:	f883 0050 	strb.w	r0, [r3, #80]	@ 0x50
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8102f14:	f041 0120 	orr.w	r1, r1, #32
 8102f18:	6559      	str	r1, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8102f1a:	4610      	mov	r0, r2
  /* Process unlocked */
  __HAL_UNLOCK(hadc);

  /* Return function status */
  return tmp_hal_status;
}
 8102f1c:	b01a      	add	sp, #104	@ 0x68
 8102f1e:	bd70      	pop	{r4, r5, r6, pc}
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8102f20:	4a1c      	ldr	r2, [pc, #112]	@ (8102f94 <HAL_ADCEx_MultiModeConfigChannel+0xc8>)
 8102f22:	b1e4      	cbz	r4, 8102f5e <HAL_ADCEx_MultiModeConfigChannel+0x92>
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 8102f24:	6890      	ldr	r0, [r2, #8]
 8102f26:	684e      	ldr	r6, [r1, #4]
 8102f28:	f420 4040 	bic.w	r0, r0, #49152	@ 0xc000
 8102f2c:	4330      	orrs	r0, r6
 8102f2e:	6090      	str	r0, [r2, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8102f30:	4628      	mov	r0, r5
 8102f32:	f7ff ffc3 	bl	8102ebc <LL_ADC_IsEnabled>
 8102f36:	4605      	mov	r5, r0
 8102f38:	4815      	ldr	r0, [pc, #84]	@ (8102f90 <HAL_ADCEx_MultiModeConfigChannel+0xc4>)
 8102f3a:	f7ff ffbf 	bl	8102ebc <LL_ADC_IsEnabled>
 8102f3e:	4305      	orrs	r5, r0
 8102f40:	d108      	bne.n	8102f54 <HAL_ADCEx_MultiModeConfigChannel+0x88>
        MODIFY_REG(tmpADC_Common->CCR,
 8102f42:	6889      	ldr	r1, [r1, #8]
 8102f44:	6890      	ldr	r0, [r2, #8]
 8102f46:	430c      	orrs	r4, r1
 8102f48:	f420 6171 	bic.w	r1, r0, #3856	@ 0xf10
 8102f4c:	f021 010f 	bic.w	r1, r1, #15
 8102f50:	430c      	orrs	r4, r1
 8102f52:	6094      	str	r4, [r2, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8102f54:	2000      	movs	r0, #0
  __HAL_UNLOCK(hadc);
 8102f56:	2200      	movs	r2, #0
 8102f58:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return tmp_hal_status;
 8102f5c:	e7de      	b.n	8102f1c <HAL_ADCEx_MultiModeConfigChannel+0x50>
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 8102f5e:	6891      	ldr	r1, [r2, #8]
 8102f60:	f421 4140 	bic.w	r1, r1, #49152	@ 0xc000
 8102f64:	6091      	str	r1, [r2, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8102f66:	4628      	mov	r0, r5
 8102f68:	f7ff ffa8 	bl	8102ebc <LL_ADC_IsEnabled>
 8102f6c:	4601      	mov	r1, r0
 8102f6e:	4808      	ldr	r0, [pc, #32]	@ (8102f90 <HAL_ADCEx_MultiModeConfigChannel+0xc4>)
 8102f70:	f7ff ffa4 	bl	8102ebc <LL_ADC_IsEnabled>
 8102f74:	4301      	orrs	r1, r0
 8102f76:	d1ed      	bne.n	8102f54 <HAL_ADCEx_MultiModeConfigChannel+0x88>
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8102f78:	6891      	ldr	r1, [r2, #8]
 8102f7a:	f421 6171 	bic.w	r1, r1, #3856	@ 0xf10
 8102f7e:	f021 010f 	bic.w	r1, r1, #15
 8102f82:	6091      	str	r1, [r2, #8]
 8102f84:	e7e6      	b.n	8102f54 <HAL_ADCEx_MultiModeConfigChannel+0x88>
  __HAL_LOCK(hadc);
 8102f86:	2002      	movs	r0, #2
 8102f88:	e7c8      	b.n	8102f1c <HAL_ADCEx_MultiModeConfigChannel+0x50>
 8102f8a:	bf00      	nop
 8102f8c:	40022000 	.word	0x40022000
 8102f90:	40022100 	.word	0x40022100
 8102f94:	40022300 	.word	0x40022300

08102f98 <HAL_NVIC_SetPriorityGrouping>:
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8102f98:	4907      	ldr	r1, [pc, #28]	@ (8102fb8 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8102f9a:	68ca      	ldr	r2, [r1, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8102f9c:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8102fa0:	0203      	lsls	r3, r0, #8
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8102fa2:	0412      	lsls	r2, r2, #16
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8102fa4:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8102fa8:	0c12      	lsrs	r2, r2, #16
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8102faa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8102fac:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8102fb0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
  SCB->AIRCR =  reg_value;
 8102fb4:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8102fb6:	4770      	bx	lr
 8102fb8:	e000ed00 	.word	0xe000ed00

08102fbc <HAL_NVIC_SetPriority>:
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8102fbc:	4b16      	ldr	r3, [pc, #88]	@ (8103018 <HAL_NVIC_SetPriority+0x5c>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8102fbe:	b530      	push	{r4, r5, lr}
 8102fc0:	68dc      	ldr	r4, [r3, #12]
 8102fc2:	f3c4 2402 	ubfx	r4, r4, #8, #3
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8102fc6:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8102fca:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8102fcc:	2b04      	cmp	r3, #4
 8102fce:	bf28      	it	cs
 8102fd0:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8102fd2:	2d06      	cmp	r5, #6
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8102fd4:	f04f 35ff 	mov.w	r5, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8102fd8:	bf8c      	ite	hi
 8102fda:	3c03      	subhi	r4, #3
 8102fdc:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8102fde:	fa05 f303 	lsl.w	r3, r5, r3
 8102fe2:	ea21 0303 	bic.w	r3, r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8102fe6:	40a5      	lsls	r5, r4
 8102fe8:	ea22 0205 	bic.w	r2, r2, r5
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8102fec:	40a3      	lsls	r3, r4
  if ((int32_t)(IRQn) >= 0)
 8102fee:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8102ff0:	ea43 0302 	orr.w	r3, r3, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8102ff4:	bfac      	ite	ge
 8102ff6:	f100 4060 	addge.w	r0, r0, #3758096384	@ 0xe0000000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8102ffa:	4a08      	ldrlt	r2, [pc, #32]	@ (810301c <HAL_NVIC_SetPriority+0x60>)
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8102ffc:	ea4f 1303 	mov.w	r3, r3, lsl #4
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8103000:	bfb8      	it	lt
 8103002:	f000 000f 	andlt.w	r0, r0, #15
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8103006:	b2db      	uxtb	r3, r3
 8103008:	bfaa      	itet	ge
 810300a:	f500 4061 	addge.w	r0, r0, #57600	@ 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 810300e:	5413      	strblt	r3, [r2, r0]
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8103010:	f880 3300 	strbge.w	r3, [r0, #768]	@ 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8103014:	bd30      	pop	{r4, r5, pc}
 8103016:	bf00      	nop
 8103018:	e000ed00 	.word	0xe000ed00
 810301c:	e000ed14 	.word	0xe000ed14

08103020 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8103020:	2800      	cmp	r0, #0
 8103022:	db07      	blt.n	8103034 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8103024:	4a04      	ldr	r2, [pc, #16]	@ (8103038 <HAL_NVIC_EnableIRQ+0x18>)
 8103026:	0941      	lsrs	r1, r0, #5
 8103028:	2301      	movs	r3, #1
 810302a:	f000 001f 	and.w	r0, r0, #31
 810302e:	4083      	lsls	r3, r0
 8103030:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8103034:	4770      	bx	lr
 8103036:	bf00      	nop
 8103038:	e000e100 	.word	0xe000e100

0810303c <HAL_SYSTICK_Config>:
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 810303c:	3801      	subs	r0, #1
 810303e:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8103042:	d20b      	bcs.n	810305c <HAL_SYSTICK_Config+0x20>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8103044:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8103048:	4a05      	ldr	r2, [pc, #20]	@ (8103060 <HAL_SYSTICK_Config+0x24>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 810304a:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 810304c:	21f0      	movs	r1, #240	@ 0xf0
 810304e:	f882 1023 	strb.w	r1, [r2, #35]	@ 0x23
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8103052:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8103054:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8103056:	6198      	str	r0, [r3, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8103058:	611a      	str	r2, [r3, #16]
  return (0UL);                                                     /* Function successful */
 810305a:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 810305c:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 810305e:	4770      	bx	lr
 8103060:	e000ed00 	.word	0xe000ed00

08103064 <HAL_GetCurrentCPUID>:
  * @brief  Returns the current CPU ID.
  * @retval CPU identifier
  */
uint32_t HAL_GetCurrentCPUID(void)
{
  if (((SCB->CPUID & 0x000000F0U) >> 4 )== 0x7U)
 8103064:	4b04      	ldr	r3, [pc, #16]	@ (8103078 <HAL_GetCurrentCPUID+0x14>)
 8103066:	681b      	ldr	r3, [r3, #0]
 8103068:	f3c3 1303 	ubfx	r3, r3, #4, #4
  {
    return  CM7_CPUID;
 810306c:	2b07      	cmp	r3, #7
  }
  else
  {
    return CM4_CPUID;
  }
}
 810306e:	bf14      	ite	ne
 8103070:	2001      	movne	r0, #1
 8103072:	2003      	moveq	r0, #3
 8103074:	4770      	bx	lr
 8103076:	bf00      	nop
 8103078:	e000ed00 	.word	0xe000ed00

0810307c <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 810307c:	b5f0      	push	{r4, r5, r6, r7, lr}
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 810307e:	f8df c178 	ldr.w	ip, [pc, #376]	@ 81031f8 <DMA_SetConfig+0x17c>
 8103082:	6804      	ldr	r4, [r0, #0]
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8103084:	6d87      	ldr	r7, [r0, #88]	@ 0x58
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8103086:	4564      	cmp	r4, ip
 8103088:	d045      	beq.n	8103116 <DMA_SetConfig+0x9a>
 810308a:	4d58      	ldr	r5, [pc, #352]	@ (81031ec <DMA_SetConfig+0x170>)
 810308c:	42ac      	cmp	r4, r5
 810308e:	d042      	beq.n	8103116 <DMA_SetConfig+0x9a>
 8103090:	3518      	adds	r5, #24
 8103092:	42ac      	cmp	r4, r5
 8103094:	d03f      	beq.n	8103116 <DMA_SetConfig+0x9a>
 8103096:	3518      	adds	r5, #24
 8103098:	42ac      	cmp	r4, r5
 810309a:	d03c      	beq.n	8103116 <DMA_SetConfig+0x9a>
 810309c:	3518      	adds	r5, #24
 810309e:	42ac      	cmp	r4, r5
 81030a0:	d039      	beq.n	8103116 <DMA_SetConfig+0x9a>
 81030a2:	3518      	adds	r5, #24
 81030a4:	42ac      	cmp	r4, r5
 81030a6:	d036      	beq.n	8103116 <DMA_SetConfig+0x9a>
 81030a8:	3518      	adds	r5, #24
 81030aa:	42ac      	cmp	r4, r5
 81030ac:	d033      	beq.n	8103116 <DMA_SetConfig+0x9a>
 81030ae:	3518      	adds	r5, #24
 81030b0:	42ac      	cmp	r4, r5
 81030b2:	d030      	beq.n	8103116 <DMA_SetConfig+0x9a>
 81030b4:	f505 7556 	add.w	r5, r5, #856	@ 0x358
 81030b8:	42ac      	cmp	r4, r5
 81030ba:	d02c      	beq.n	8103116 <DMA_SetConfig+0x9a>
 81030bc:	3518      	adds	r5, #24
 81030be:	42ac      	cmp	r4, r5
 81030c0:	d029      	beq.n	8103116 <DMA_SetConfig+0x9a>
 81030c2:	3518      	adds	r5, #24
 81030c4:	42ac      	cmp	r4, r5
 81030c6:	d026      	beq.n	8103116 <DMA_SetConfig+0x9a>
 81030c8:	3518      	adds	r5, #24
 81030ca:	42ac      	cmp	r4, r5
 81030cc:	d023      	beq.n	8103116 <DMA_SetConfig+0x9a>
 81030ce:	3518      	adds	r5, #24
 81030d0:	42ac      	cmp	r4, r5
 81030d2:	d020      	beq.n	8103116 <DMA_SetConfig+0x9a>
 81030d4:	3518      	adds	r5, #24
 81030d6:	42ac      	cmp	r4, r5
 81030d8:	d01d      	beq.n	8103116 <DMA_SetConfig+0x9a>
 81030da:	3518      	adds	r5, #24
 81030dc:	42ac      	cmp	r4, r5
 81030de:	d01a      	beq.n	8103116 <DMA_SetConfig+0x9a>
 81030e0:	3518      	adds	r5, #24
 81030e2:	42ac      	cmp	r4, r5
 81030e4:	d017      	beq.n	8103116 <DMA_SetConfig+0x9a>
 81030e6:	4d42      	ldr	r5, [pc, #264]	@ (81031f0 <DMA_SetConfig+0x174>)
 81030e8:	42ac      	cmp	r4, r5
 81030ea:	d014      	beq.n	8103116 <DMA_SetConfig+0x9a>
 81030ec:	3514      	adds	r5, #20
 81030ee:	42ac      	cmp	r4, r5
 81030f0:	d011      	beq.n	8103116 <DMA_SetConfig+0x9a>
 81030f2:	3514      	adds	r5, #20
 81030f4:	42ac      	cmp	r4, r5
 81030f6:	d00e      	beq.n	8103116 <DMA_SetConfig+0x9a>
 81030f8:	3514      	adds	r5, #20
 81030fa:	42ac      	cmp	r4, r5
 81030fc:	d00b      	beq.n	8103116 <DMA_SetConfig+0x9a>
 81030fe:	3514      	adds	r5, #20
 8103100:	42ac      	cmp	r4, r5
 8103102:	d008      	beq.n	8103116 <DMA_SetConfig+0x9a>
 8103104:	3514      	adds	r5, #20
 8103106:	42ac      	cmp	r4, r5
 8103108:	d005      	beq.n	8103116 <DMA_SetConfig+0x9a>
 810310a:	3514      	adds	r5, #20
 810310c:	42ac      	cmp	r4, r5
 810310e:	d002      	beq.n	8103116 <DMA_SetConfig+0x9a>
 8103110:	3514      	adds	r5, #20
 8103112:	42ac      	cmp	r4, r5
 8103114:	d169      	bne.n	81031ea <DMA_SetConfig+0x16e>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8103116:	e9d0 5619 	ldrd	r5, r6, [r0, #100]	@ 0x64
 810311a:	606e      	str	r6, [r5, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 810311c:	6ec5      	ldr	r5, [r0, #108]	@ 0x6c
 810311e:	b115      	cbz	r5, 8103126 <DMA_SetConfig+0xaa>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8103120:	e9d0 561c 	ldrd	r5, r6, [r0, #112]	@ 0x70
 8103124:	606e      	str	r6, [r5, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8103126:	4564      	cmp	r4, ip
 8103128:	d037      	beq.n	810319a <DMA_SetConfig+0x11e>
 810312a:	4d30      	ldr	r5, [pc, #192]	@ (81031ec <DMA_SetConfig+0x170>)
 810312c:	42ac      	cmp	r4, r5
 810312e:	d034      	beq.n	810319a <DMA_SetConfig+0x11e>
 8103130:	3518      	adds	r5, #24
 8103132:	42ac      	cmp	r4, r5
 8103134:	d031      	beq.n	810319a <DMA_SetConfig+0x11e>
 8103136:	3518      	adds	r5, #24
 8103138:	42ac      	cmp	r4, r5
 810313a:	d02e      	beq.n	810319a <DMA_SetConfig+0x11e>
 810313c:	3518      	adds	r5, #24
 810313e:	42ac      	cmp	r4, r5
 8103140:	d02b      	beq.n	810319a <DMA_SetConfig+0x11e>
 8103142:	3518      	adds	r5, #24
 8103144:	42ac      	cmp	r4, r5
 8103146:	d028      	beq.n	810319a <DMA_SetConfig+0x11e>
 8103148:	3518      	adds	r5, #24
 810314a:	42ac      	cmp	r4, r5
 810314c:	d025      	beq.n	810319a <DMA_SetConfig+0x11e>
 810314e:	3518      	adds	r5, #24
 8103150:	42ac      	cmp	r4, r5
 8103152:	d022      	beq.n	810319a <DMA_SetConfig+0x11e>
 8103154:	f505 7556 	add.w	r5, r5, #856	@ 0x358
 8103158:	42ac      	cmp	r4, r5
 810315a:	d01e      	beq.n	810319a <DMA_SetConfig+0x11e>
 810315c:	3518      	adds	r5, #24
 810315e:	42ac      	cmp	r4, r5
 8103160:	d01b      	beq.n	810319a <DMA_SetConfig+0x11e>
 8103162:	3518      	adds	r5, #24
 8103164:	42ac      	cmp	r4, r5
 8103166:	d018      	beq.n	810319a <DMA_SetConfig+0x11e>
 8103168:	3518      	adds	r5, #24
 810316a:	42ac      	cmp	r4, r5
 810316c:	d015      	beq.n	810319a <DMA_SetConfig+0x11e>
 810316e:	3518      	adds	r5, #24
 8103170:	42ac      	cmp	r4, r5
 8103172:	d012      	beq.n	810319a <DMA_SetConfig+0x11e>
 8103174:	3518      	adds	r5, #24
 8103176:	42ac      	cmp	r4, r5
 8103178:	d00f      	beq.n	810319a <DMA_SetConfig+0x11e>
 810317a:	3518      	adds	r5, #24
 810317c:	42ac      	cmp	r4, r5
 810317e:	d00c      	beq.n	810319a <DMA_SetConfig+0x11e>
 8103180:	3518      	adds	r5, #24
 8103182:	42ac      	cmp	r4, r5
 8103184:	d009      	beq.n	810319a <DMA_SetConfig+0x11e>

      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8103186:	4d1a      	ldr	r5, [pc, #104]	@ (81031f0 <DMA_SetConfig+0x174>)
 8103188:	42ac      	cmp	r4, r5
 810318a:	d119      	bne.n	81031c0 <DMA_SetConfig+0x144>
  {
    /* Clear all flags */
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 810318c:	6dc5      	ldr	r5, [r0, #92]	@ 0x5c
 810318e:	f005 061f 	and.w	r6, r5, #31
 8103192:	2501      	movs	r5, #1
 8103194:	40b5      	lsls	r5, r6
 8103196:	607d      	str	r5, [r7, #4]
 8103198:	e009      	b.n	81031ae <DMA_SetConfig+0x132>
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 810319a:	6dc5      	ldr	r5, [r0, #92]	@ 0x5c
 810319c:	f005 061f 	and.w	r6, r5, #31
 81031a0:	253f      	movs	r5, #63	@ 0x3f
 81031a2:	40b5      	lsls	r5, r6
 81031a4:	60bd      	str	r5, [r7, #8]
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 81031a6:	6825      	ldr	r5, [r4, #0]
 81031a8:	f425 2580 	bic.w	r5, r5, #262144	@ 0x40000
 81031ac:	6025      	str	r5, [r4, #0]

    /* Configure DMA Channel data length */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 81031ae:	6063      	str	r3, [r4, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 81031b0:	6883      	ldr	r3, [r0, #8]
 81031b2:	2b40      	cmp	r3, #64	@ 0x40
    {
      /* Configure DMA Channel destination address */
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 81031b4:	bf0b      	itete	eq
 81031b6:	60a2      	streq	r2, [r4, #8]
    }
    /* Memory to Peripheral */
    else
    {
      /* Configure DMA Channel source address */
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 81031b8:	60a1      	strne	r1, [r4, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 81031ba:	60e1      	streq	r1, [r4, #12]

      /* Configure DMA Channel destination address */
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 81031bc:	60e2      	strne	r2, [r4, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 81031be:	e014      	b.n	81031ea <DMA_SetConfig+0x16e>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 81031c0:	4d0c      	ldr	r5, [pc, #48]	@ (81031f4 <DMA_SetConfig+0x178>)
 81031c2:	42ac      	cmp	r4, r5
 81031c4:	d0e2      	beq.n	810318c <DMA_SetConfig+0x110>
 81031c6:	3514      	adds	r5, #20
 81031c8:	42ac      	cmp	r4, r5
 81031ca:	d0df      	beq.n	810318c <DMA_SetConfig+0x110>
 81031cc:	3514      	adds	r5, #20
 81031ce:	42ac      	cmp	r4, r5
 81031d0:	d0dc      	beq.n	810318c <DMA_SetConfig+0x110>
 81031d2:	3514      	adds	r5, #20
 81031d4:	42ac      	cmp	r4, r5
 81031d6:	d0d9      	beq.n	810318c <DMA_SetConfig+0x110>
 81031d8:	3514      	adds	r5, #20
 81031da:	42ac      	cmp	r4, r5
 81031dc:	d0d6      	beq.n	810318c <DMA_SetConfig+0x110>
 81031de:	3514      	adds	r5, #20
 81031e0:	42ac      	cmp	r4, r5
 81031e2:	d0d3      	beq.n	810318c <DMA_SetConfig+0x110>
 81031e4:	3514      	adds	r5, #20
 81031e6:	42ac      	cmp	r4, r5
 81031e8:	d0d0      	beq.n	810318c <DMA_SetConfig+0x110>
}
 81031ea:	bdf0      	pop	{r4, r5, r6, r7, pc}
 81031ec:	40020028 	.word	0x40020028
 81031f0:	58025408 	.word	0x58025408
 81031f4:	5802541c 	.word	0x5802541c
 81031f8:	40020010 	.word	0x40020010

081031fc <DMA_CalcBaseAndBitshift>:
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 81031fc:	6803      	ldr	r3, [r0, #0]
 81031fe:	4924      	ldr	r1, [pc, #144]	@ (8103290 <DMA_CalcBaseAndBitshift+0x94>)
 8103200:	428b      	cmp	r3, r1
{
 8103202:	b510      	push	{r4, lr}
 8103204:	4602      	mov	r2, r0
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8103206:	d031      	beq.n	810326c <DMA_CalcBaseAndBitshift+0x70>
 8103208:	3118      	adds	r1, #24
 810320a:	428b      	cmp	r3, r1
 810320c:	d02e      	beq.n	810326c <DMA_CalcBaseAndBitshift+0x70>
 810320e:	3118      	adds	r1, #24
 8103210:	428b      	cmp	r3, r1
 8103212:	d02b      	beq.n	810326c <DMA_CalcBaseAndBitshift+0x70>
 8103214:	3118      	adds	r1, #24
 8103216:	428b      	cmp	r3, r1
 8103218:	d028      	beq.n	810326c <DMA_CalcBaseAndBitshift+0x70>
 810321a:	3118      	adds	r1, #24
 810321c:	428b      	cmp	r3, r1
 810321e:	d025      	beq.n	810326c <DMA_CalcBaseAndBitshift+0x70>
 8103220:	3118      	adds	r1, #24
 8103222:	428b      	cmp	r3, r1
 8103224:	d022      	beq.n	810326c <DMA_CalcBaseAndBitshift+0x70>
 8103226:	3118      	adds	r1, #24
 8103228:	428b      	cmp	r3, r1
 810322a:	d01f      	beq.n	810326c <DMA_CalcBaseAndBitshift+0x70>
 810322c:	3118      	adds	r1, #24
 810322e:	428b      	cmp	r3, r1
 8103230:	d01c      	beq.n	810326c <DMA_CalcBaseAndBitshift+0x70>
 8103232:	f501 7156 	add.w	r1, r1, #856	@ 0x358
 8103236:	428b      	cmp	r3, r1
 8103238:	d018      	beq.n	810326c <DMA_CalcBaseAndBitshift+0x70>
 810323a:	3118      	adds	r1, #24
 810323c:	428b      	cmp	r3, r1
 810323e:	d015      	beq.n	810326c <DMA_CalcBaseAndBitshift+0x70>
 8103240:	3118      	adds	r1, #24
 8103242:	428b      	cmp	r3, r1
 8103244:	d012      	beq.n	810326c <DMA_CalcBaseAndBitshift+0x70>
 8103246:	3118      	adds	r1, #24
 8103248:	428b      	cmp	r3, r1
 810324a:	d00f      	beq.n	810326c <DMA_CalcBaseAndBitshift+0x70>
 810324c:	3118      	adds	r1, #24
 810324e:	428b      	cmp	r3, r1
 8103250:	d00c      	beq.n	810326c <DMA_CalcBaseAndBitshift+0x70>
 8103252:	3118      	adds	r1, #24
 8103254:	428b      	cmp	r3, r1
 8103256:	d009      	beq.n	810326c <DMA_CalcBaseAndBitshift+0x70>
 8103258:	3118      	adds	r1, #24
 810325a:	428b      	cmp	r3, r1
 810325c:	d006      	beq.n	810326c <DMA_CalcBaseAndBitshift+0x70>
 810325e:	3118      	adds	r1, #24
 8103260:	428b      	cmp	r3, r1
 8103262:	d003      	beq.n	810326c <DMA_CalcBaseAndBitshift+0x70>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8103264:	f023 00ff 	bic.w	r0, r3, #255	@ 0xff
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8103268:	6590      	str	r0, [r2, #88]	@ 0x58
  }

  return hdma->StreamBaseAddress;
}
 810326a:	bd10      	pop	{r4, pc}
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 810326c:	b2dc      	uxtb	r4, r3
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 810326e:	4809      	ldr	r0, [pc, #36]	@ (8103294 <DMA_CalcBaseAndBitshift+0x98>)
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8103270:	3c10      	subs	r4, #16
 8103272:	2118      	movs	r1, #24
 8103274:	fbb4 f1f1 	udiv	r1, r4, r1
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8103278:	f001 0107 	and.w	r1, r1, #7
    if (stream_number > 3U)
 810327c:	2c5f      	cmp	r4, #95	@ 0x5f
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 810327e:	5c41      	ldrb	r1, [r0, r1]
 8103280:	65d1      	str	r1, [r2, #92]	@ 0x5c
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8103282:	f423 707f 	bic.w	r0, r3, #1020	@ 0x3fc
 8103286:	f020 0003 	bic.w	r0, r0, #3
 810328a:	bf88      	it	hi
 810328c:	3004      	addhi	r0, #4
 810328e:	e7eb      	b.n	8103268 <DMA_CalcBaseAndBitshift+0x6c>
 8103290:	40020010 	.word	0x40020010
 8103294:	0810f838 	.word	0x0810f838

08103298 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 8103298:	6802      	ldr	r2, [r0, #0]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 810329a:	4921      	ldr	r1, [pc, #132]	@ (8103320 <DMA_CalcDMAMUXChannelBaseAndMask+0x88>)
 810329c:	428a      	cmp	r2, r1
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
  else
  {
    /* DMA1/DMA2 Streams are connected to DMAMUX1 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 810329e:	b2d3      	uxtb	r3, r2
  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 81032a0:	d028      	beq.n	81032f4 <DMA_CalcDMAMUXChannelBaseAndMask+0x5c>
 81032a2:	3114      	adds	r1, #20
 81032a4:	428a      	cmp	r2, r1
 81032a6:	d025      	beq.n	81032f4 <DMA_CalcDMAMUXChannelBaseAndMask+0x5c>
 81032a8:	3114      	adds	r1, #20
 81032aa:	428a      	cmp	r2, r1
 81032ac:	d022      	beq.n	81032f4 <DMA_CalcDMAMUXChannelBaseAndMask+0x5c>
 81032ae:	3114      	adds	r1, #20
 81032b0:	428a      	cmp	r2, r1
 81032b2:	d01f      	beq.n	81032f4 <DMA_CalcDMAMUXChannelBaseAndMask+0x5c>
 81032b4:	3114      	adds	r1, #20
 81032b6:	428a      	cmp	r2, r1
 81032b8:	d01c      	beq.n	81032f4 <DMA_CalcDMAMUXChannelBaseAndMask+0x5c>
 81032ba:	3114      	adds	r1, #20
 81032bc:	428a      	cmp	r2, r1
 81032be:	d019      	beq.n	81032f4 <DMA_CalcDMAMUXChannelBaseAndMask+0x5c>
 81032c0:	3114      	adds	r1, #20
 81032c2:	428a      	cmp	r2, r1
 81032c4:	d016      	beq.n	81032f4 <DMA_CalcDMAMUXChannelBaseAndMask+0x5c>
 81032c6:	3114      	adds	r1, #20
 81032c8:	428a      	cmp	r2, r1
 81032ca:	d013      	beq.n	81032f4 <DMA_CalcDMAMUXChannelBaseAndMask+0x5c>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 81032cc:	2118      	movs	r1, #24
 81032ce:	3b10      	subs	r3, #16
 81032d0:	fbb3 f3f1 	udiv	r3, r3, r1

    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 81032d4:	4913      	ldr	r1, [pc, #76]	@ (8103324 <DMA_CalcDMAMUXChannelBaseAndMask+0x8c>)
 81032d6:	4411      	add	r1, r2
 81032d8:	29a8      	cmp	r1, #168	@ 0xa8
 81032da:	d91e      	bls.n	810331a <DMA_CalcDMAMUXChannelBaseAndMask+0x82>
       (stream_baseaddress >= ((uint32_t)DMA2_Stream0)))
    {
      stream_number += 8U;
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 81032dc:	f103 5280 	add.w	r2, r3, #268435456	@ 0x10000000
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 81032e0:	2101      	movs	r1, #1
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 81032e2:	f502 4202 	add.w	r2, r2, #33280	@ 0x8200
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 81032e6:	f003 031f 	and.w	r3, r3, #31
 81032ea:	fa01 f303 	lsl.w	r3, r1, r3
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 81032ee:	0092      	lsls	r2, r2, #2
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 81032f0:	490d      	ldr	r1, [pc, #52]	@ (8103328 <DMA_CalcDMAMUXChannelBaseAndMask+0x90>)
 81032f2:	e00e      	b.n	8103312 <DMA_CalcDMAMUXChannelBaseAndMask+0x7a>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 81032f4:	2214      	movs	r2, #20
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 81032f6:	2101      	movs	r1, #1
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 81032f8:	3b08      	subs	r3, #8
 81032fa:	fbb3 f3f2 	udiv	r3, r3, r2
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 81032fe:	f103 52b0 	add.w	r2, r3, #369098752	@ 0x16000000
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8103302:	f003 031f 	and.w	r3, r3, #31
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8103306:	f502 4216 	add.w	r2, r2, #38400	@ 0x9600
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 810330a:	fa01 f303 	lsl.w	r3, r1, r3
 810330e:	4907      	ldr	r1, [pc, #28]	@ (810332c <DMA_CalcDMAMUXChannelBaseAndMask+0x94>)
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8103310:	0092      	lsls	r2, r2, #2
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8103312:	e9c0 2118 	strd	r2, r1, [r0, #96]	@ 0x60
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8103316:	6683      	str	r3, [r0, #104]	@ 0x68
  }
}
 8103318:	4770      	bx	lr
      stream_number += 8U;
 810331a:	3308      	adds	r3, #8
 810331c:	e7de      	b.n	81032dc <DMA_CalcDMAMUXChannelBaseAndMask+0x44>
 810331e:	bf00      	nop
 8103320:	58025408 	.word	0x58025408
 8103324:	bffdfbf0 	.word	0xbffdfbf0
 8103328:	40020880 	.word	0x40020880
 810332c:	58025880 	.word	0x58025880

08103330 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8103330:	7902      	ldrb	r2, [r0, #4]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8103332:	1e51      	subs	r1, r2, #1
 8103334:	2907      	cmp	r1, #7
{
 8103336:	b510      	push	{r4, lr}
  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8103338:	d821      	bhi.n	810337e <DMA_CalcDMAMUXRequestGenBaseAndMask+0x4e>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 810333a:	6803      	ldr	r3, [r0, #0]
 810333c:	4c13      	ldr	r4, [pc, #76]	@ (810338c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x5c>)
 810333e:	42a3      	cmp	r3, r4
 8103340:	d01e      	beq.n	8103380 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x50>
 8103342:	3414      	adds	r4, #20
 8103344:	42a3      	cmp	r3, r4
 8103346:	d01b      	beq.n	8103380 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x50>
 8103348:	3414      	adds	r4, #20
 810334a:	42a3      	cmp	r3, r4
 810334c:	d018      	beq.n	8103380 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x50>
 810334e:	3414      	adds	r4, #20
 8103350:	42a3      	cmp	r3, r4
 8103352:	d015      	beq.n	8103380 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x50>
 8103354:	3414      	adds	r4, #20
 8103356:	42a3      	cmp	r3, r4
 8103358:	d012      	beq.n	8103380 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x50>
 810335a:	3414      	adds	r4, #20
 810335c:	42a3      	cmp	r3, r4
 810335e:	d00f      	beq.n	8103380 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x50>
 8103360:	3414      	adds	r4, #20
 8103362:	42a3      	cmp	r3, r4
 8103364:	d00c      	beq.n	8103380 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x50>
 8103366:	3414      	adds	r4, #20
 8103368:	42a3      	cmp	r3, r4
 810336a:	d009      	beq.n	8103380 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x50>
      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 810336c:	4b08      	ldr	r3, [pc, #32]	@ (8103390 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x60>)
 810336e:	4413      	add	r3, r2
 8103370:	4a08      	ldr	r2, [pc, #32]	@ (8103394 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x64>)
 8103372:	009b      	lsls	r3, r3, #2
      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8103374:	e9c0 321b 	strd	r3, r2, [r0, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8103378:	2301      	movs	r3, #1
 810337a:	408b      	lsls	r3, r1
 810337c:	6743      	str	r3, [r0, #116]	@ 0x74
  }
}
 810337e:	bd10      	pop	{r4, pc}
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8103380:	4b05      	ldr	r3, [pc, #20]	@ (8103398 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x68>)
 8103382:	4413      	add	r3, r2
 8103384:	009b      	lsls	r3, r3, #2
      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8103386:	4a05      	ldr	r2, [pc, #20]	@ (810339c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>)
 8103388:	e7f4      	b.n	8103374 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>
 810338a:	bf00      	nop
 810338c:	58025408 	.word	0x58025408
 8103390:	1000823f 	.word	0x1000823f
 8103394:	40020940 	.word	0x40020940
 8103398:	1600963f 	.word	0x1600963f
 810339c:	58025940 	.word	0x58025940

081033a0 <HAL_DMA_Init>:
{
 81033a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 81033a2:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 81033a4:	f7ff f994 	bl	81026d0 <HAL_GetTick>
 81033a8:	4606      	mov	r6, r0
  if(hdma == NULL)
 81033aa:	2c00      	cmp	r4, #0
 81033ac:	f000 80ee 	beq.w	810358c <HAL_DMA_Init+0x1ec>
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 81033b0:	6823      	ldr	r3, [r4, #0]
 81033b2:	4d83      	ldr	r5, [pc, #524]	@ (81035c0 <HAL_DMA_Init+0x220>)
 81033b4:	42ab      	cmp	r3, r5
 81033b6:	d06a      	beq.n	810348e <HAL_DMA_Init+0xee>
 81033b8:	4a82      	ldr	r2, [pc, #520]	@ (81035c4 <HAL_DMA_Init+0x224>)
 81033ba:	4293      	cmp	r3, r2
 81033bc:	d067      	beq.n	810348e <HAL_DMA_Init+0xee>
 81033be:	3218      	adds	r2, #24
 81033c0:	4293      	cmp	r3, r2
 81033c2:	d064      	beq.n	810348e <HAL_DMA_Init+0xee>
 81033c4:	3218      	adds	r2, #24
 81033c6:	4293      	cmp	r3, r2
 81033c8:	d061      	beq.n	810348e <HAL_DMA_Init+0xee>
 81033ca:	3218      	adds	r2, #24
 81033cc:	4293      	cmp	r3, r2
 81033ce:	d05e      	beq.n	810348e <HAL_DMA_Init+0xee>
 81033d0:	3218      	adds	r2, #24
 81033d2:	4293      	cmp	r3, r2
 81033d4:	d05b      	beq.n	810348e <HAL_DMA_Init+0xee>
 81033d6:	3218      	adds	r2, #24
 81033d8:	4293      	cmp	r3, r2
 81033da:	d058      	beq.n	810348e <HAL_DMA_Init+0xee>
 81033dc:	3218      	adds	r2, #24
 81033de:	4293      	cmp	r3, r2
 81033e0:	d055      	beq.n	810348e <HAL_DMA_Init+0xee>
 81033e2:	f502 7256 	add.w	r2, r2, #856	@ 0x358
 81033e6:	4293      	cmp	r3, r2
 81033e8:	d051      	beq.n	810348e <HAL_DMA_Init+0xee>
 81033ea:	3218      	adds	r2, #24
 81033ec:	4293      	cmp	r3, r2
 81033ee:	d04e      	beq.n	810348e <HAL_DMA_Init+0xee>
 81033f0:	3218      	adds	r2, #24
 81033f2:	4293      	cmp	r3, r2
 81033f4:	d04b      	beq.n	810348e <HAL_DMA_Init+0xee>
 81033f6:	3218      	adds	r2, #24
 81033f8:	4293      	cmp	r3, r2
 81033fa:	d048      	beq.n	810348e <HAL_DMA_Init+0xee>
 81033fc:	3218      	adds	r2, #24
 81033fe:	4293      	cmp	r3, r2
 8103400:	d045      	beq.n	810348e <HAL_DMA_Init+0xee>
 8103402:	3218      	adds	r2, #24
 8103404:	4293      	cmp	r3, r2
 8103406:	d042      	beq.n	810348e <HAL_DMA_Init+0xee>
 8103408:	3218      	adds	r2, #24
 810340a:	4293      	cmp	r3, r2
 810340c:	d03f      	beq.n	810348e <HAL_DMA_Init+0xee>
 810340e:	3218      	adds	r2, #24
 8103410:	4293      	cmp	r3, r2
 8103412:	d03c      	beq.n	810348e <HAL_DMA_Init+0xee>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8103414:	4a6c      	ldr	r2, [pc, #432]	@ (81035c8 <HAL_DMA_Init+0x228>)
 8103416:	4293      	cmp	r3, r2
 8103418:	f040 8158 	bne.w	81036cc <HAL_DMA_Init+0x32c>
    hdma->State = HAL_DMA_STATE_BUSY;
 810341c:	2202      	movs	r2, #2
 810341e:	f884 2035 	strb.w	r2, [r4, #53]	@ 0x35
    __HAL_UNLOCK(hdma);
 8103422:	2200      	movs	r2, #0
 8103424:	f884 2034 	strb.w	r2, [r4, #52]	@ 0x34
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8103428:	6818      	ldr	r0, [r3, #0]
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 810342a:	68a1      	ldr	r1, [r4, #8]
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 810342c:	f420 30ff 	bic.w	r0, r0, #130560	@ 0x1fe00
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8103430:	2940      	cmp	r1, #64	@ 0x40
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8103432:	f420 70f8 	bic.w	r0, r0, #496	@ 0x1f0
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8103436:	f000 8167 	beq.w	8103708 <HAL_DMA_Init+0x368>
 810343a:	f1a1 0280 	sub.w	r2, r1, #128	@ 0x80
 810343e:	4251      	negs	r1, r2
 8103440:	4151      	adcs	r1, r2
 8103442:	0389      	lsls	r1, r1, #14
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8103444:	e9d4 6203 	ldrd	r6, r2, [r4, #12]
 8103448:	08d2      	lsrs	r2, r2, #3
 810344a:	ea42 02d6 	orr.w	r2, r2, r6, lsr #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 810344e:	6966      	ldr	r6, [r4, #20]
 8103450:	ea42 02d6 	orr.w	r2, r2, r6, lsr #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8103454:	69a6      	ldr	r6, [r4, #24]
 8103456:	ea42 02d6 	orr.w	r2, r2, r6, lsr #3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 810345a:	69e6      	ldr	r6, [r4, #28]
 810345c:	ea42 02d6 	orr.w	r2, r2, r6, lsr #3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 8103460:	6a26      	ldr	r6, [r4, #32]
 8103462:	ea42 1216 	orr.w	r2, r2, r6, lsr #4
 8103466:	4302      	orrs	r2, r0
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8103468:	4311      	orrs	r1, r2
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 810346a:	4a58      	ldr	r2, [pc, #352]	@ (81035cc <HAL_DMA_Init+0x22c>)
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 810346c:	6019      	str	r1, [r3, #0]
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 810346e:	441a      	add	r2, r3
 8103470:	2314      	movs	r3, #20
 8103472:	fbb2 f2f3 	udiv	r2, r2, r3
 8103476:	0092      	lsls	r2, r2, #2
 8103478:	65e2      	str	r2, [r4, #92]	@ 0x5c
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 810347a:	4620      	mov	r0, r4
 810347c:	f7ff febe 	bl	81031fc <DMA_CalcBaseAndBitshift>
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8103480:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8103482:	f003 021f 	and.w	r2, r3, #31
 8103486:	2301      	movs	r3, #1
 8103488:	4093      	lsls	r3, r2
 810348a:	6043      	str	r3, [r0, #4]
 810348c:	e0b4      	b.n	81035f8 <HAL_DMA_Init+0x258>
    hdma->State = HAL_DMA_STATE_BUSY;
 810348e:	2202      	movs	r2, #2
 8103490:	f884 2035 	strb.w	r2, [r4, #53]	@ 0x35
    __HAL_DMA_DISABLE(hdma);
 8103494:	42ab      	cmp	r3, r5
    __HAL_UNLOCK(hdma);
 8103496:	f04f 0200 	mov.w	r2, #0
 810349a:	f884 2034 	strb.w	r2, [r4, #52]	@ 0x34
    __HAL_DMA_DISABLE(hdma);
 810349e:	d01e      	beq.n	81034de <HAL_DMA_Init+0x13e>
 81034a0:	4a48      	ldr	r2, [pc, #288]	@ (81035c4 <HAL_DMA_Init+0x224>)
 81034a2:	4293      	cmp	r3, r2
 81034a4:	d01b      	beq.n	81034de <HAL_DMA_Init+0x13e>
 81034a6:	3218      	adds	r2, #24
 81034a8:	4293      	cmp	r3, r2
 81034aa:	d018      	beq.n	81034de <HAL_DMA_Init+0x13e>
 81034ac:	3218      	adds	r2, #24
 81034ae:	4293      	cmp	r3, r2
 81034b0:	d015      	beq.n	81034de <HAL_DMA_Init+0x13e>
 81034b2:	3218      	adds	r2, #24
 81034b4:	4293      	cmp	r3, r2
 81034b6:	d012      	beq.n	81034de <HAL_DMA_Init+0x13e>
 81034b8:	3218      	adds	r2, #24
 81034ba:	4293      	cmp	r3, r2
 81034bc:	d00f      	beq.n	81034de <HAL_DMA_Init+0x13e>
 81034be:	3218      	adds	r2, #24
 81034c0:	4293      	cmp	r3, r2
 81034c2:	d00c      	beq.n	81034de <HAL_DMA_Init+0x13e>
 81034c4:	3218      	adds	r2, #24
 81034c6:	4293      	cmp	r3, r2
 81034c8:	d009      	beq.n	81034de <HAL_DMA_Init+0x13e>
 81034ca:	f502 7256 	add.w	r2, r2, #856	@ 0x358
 81034ce:	4293      	cmp	r3, r2
 81034d0:	d005      	beq.n	81034de <HAL_DMA_Init+0x13e>
 81034d2:	3218      	adds	r2, #24
 81034d4:	4293      	cmp	r3, r2
 81034d6:	d002      	beq.n	81034de <HAL_DMA_Init+0x13e>
 81034d8:	3218      	adds	r2, #24
 81034da:	4293      	cmp	r3, r2
 81034dc:	d0ff      	beq.n	81034de <HAL_DMA_Init+0x13e>
 81034de:	681a      	ldr	r2, [r3, #0]
 81034e0:	f022 0201 	bic.w	r2, r2, #1
 81034e4:	601a      	str	r2, [r3, #0]
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 81034e6:	6822      	ldr	r2, [r4, #0]
 81034e8:	6813      	ldr	r3, [r2, #0]
 81034ea:	07df      	lsls	r7, r3, #31
 81034ec:	d444      	bmi.n	8103578 <HAL_DMA_Init+0x1d8>
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 81034ee:	6813      	ldr	r3, [r2, #0]
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 81034f0:	4837      	ldr	r0, [pc, #220]	@ (81035d0 <HAL_DMA_Init+0x230>)
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 81034f2:	69a1      	ldr	r1, [r4, #24]
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 81034f4:	4018      	ands	r0, r3
    registerValue |=  hdma->Init.Direction           |
 81034f6:	e9d4 3602 	ldrd	r3, r6, [r4, #8]
 81034fa:	4333      	orrs	r3, r6
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 81034fc:	6926      	ldr	r6, [r4, #16]
 81034fe:	4333      	orrs	r3, r6
 8103500:	6966      	ldr	r6, [r4, #20]
 8103502:	4333      	orrs	r3, r6
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8103504:	69e6      	ldr	r6, [r4, #28]
 8103506:	430b      	orrs	r3, r1
 8103508:	4333      	orrs	r3, r6
            hdma->Init.Mode                | hdma->Init.Priority;
 810350a:	6a26      	ldr	r6, [r4, #32]
 810350c:	4333      	orrs	r3, r6
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 810350e:	6a66      	ldr	r6, [r4, #36]	@ 0x24
 8103510:	2e04      	cmp	r6, #4
    registerValue |=  hdma->Init.Direction           |
 8103512:	ea43 0300 	orr.w	r3, r3, r0
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8103516:	bf02      	ittt	eq
 8103518:	e9d4 070b 	ldrdeq	r0, r7, [r4, #44]	@ 0x2c
 810351c:	4338      	orreq	r0, r7
 810351e:	4303      	orreq	r3, r0
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8103520:	482c      	ldr	r0, [pc, #176]	@ (81035d4 <HAL_DMA_Init+0x234>)
 8103522:	6800      	ldr	r0, [r0, #0]
 8103524:	0c00      	lsrs	r0, r0, #16
 8103526:	0400      	lsls	r0, r0, #16
 8103528:	f1b0 5f00 	cmp.w	r0, #536870912	@ 0x20000000
 810352c:	d30e      	bcc.n	810354c <HAL_DMA_Init+0x1ac>
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 810352e:	6860      	ldr	r0, [r4, #4]
 8103530:	f1a0 0729 	sub.w	r7, r0, #41	@ 0x29
 8103534:	2f05      	cmp	r7, #5
 8103536:	d907      	bls.n	8103548 <HAL_DMA_Init+0x1a8>
 8103538:	383f      	subs	r0, #63	@ 0x3f
 810353a:	2813      	cmp	r0, #19
 810353c:	d806      	bhi.n	810354c <HAL_DMA_Init+0x1ac>
 810353e:	4f26      	ldr	r7, [pc, #152]	@ (81035d8 <HAL_DMA_Init+0x238>)
 8103540:	fa27 f000 	lsr.w	r0, r7, r0
 8103544:	07c0      	lsls	r0, r0, #31
 8103546:	d501      	bpl.n	810354c <HAL_DMA_Init+0x1ac>
        registerValue |= DMA_SxCR_TRBUFF;
 8103548:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 810354c:	6013      	str	r3, [r2, #0]
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 810354e:	6953      	ldr	r3, [r2, #20]
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8103550:	2e04      	cmp	r6, #4
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8103552:	f023 0307 	bic.w	r3, r3, #7
    registerValue |= hdma->Init.FIFOMode;
 8103556:	ea43 0306 	orr.w	r3, r3, r6
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 810355a:	d143      	bne.n	81035e4 <HAL_DMA_Init+0x244>
      registerValue |= hdma->Init.FIFOThreshold;
 810355c:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 810355e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
      registerValue |= hdma->Init.FIFOThreshold;
 8103560:	4303      	orrs	r3, r0
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8103562:	2e00      	cmp	r6, #0
 8103564:	d03e      	beq.n	81035e4 <HAL_DMA_Init+0x244>
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8103566:	b999      	cbnz	r1, 8103590 <HAL_DMA_Init+0x1f0>
    switch (hdma->Init.FIFOThreshold)
 8103568:	2801      	cmp	r0, #1
 810356a:	d021      	beq.n	81035b0 <HAL_DMA_Init+0x210>
 810356c:	f030 0102 	bics.w	r1, r0, #2
 8103570:	d138      	bne.n	81035e4 <HAL_DMA_Init+0x244>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8103572:	01f1      	lsls	r1, r6, #7
 8103574:	d536      	bpl.n	81035e4 <HAL_DMA_Init+0x244>
 8103576:	e01e      	b.n	81035b6 <HAL_DMA_Init+0x216>
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8103578:	f7ff f8aa 	bl	81026d0 <HAL_GetTick>
 810357c:	1b80      	subs	r0, r0, r6
 810357e:	2805      	cmp	r0, #5
 8103580:	d9b1      	bls.n	81034e6 <HAL_DMA_Init+0x146>
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8103582:	2320      	movs	r3, #32
 8103584:	6563      	str	r3, [r4, #84]	@ 0x54
        hdma->State = HAL_DMA_STATE_ERROR;
 8103586:	2303      	movs	r3, #3
 8103588:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
    return HAL_ERROR;
 810358c:	2001      	movs	r0, #1
}
 810358e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8103590:	f5b1 5f00 	cmp.w	r1, #8192	@ 0x2000
 8103594:	d122      	bne.n	81035dc <HAL_DMA_Init+0x23c>
    switch (hdma->Init.FIFOThreshold)
 8103596:	2803      	cmp	r0, #3
 8103598:	d824      	bhi.n	81035e4 <HAL_DMA_Init+0x244>
 810359a:	a101      	add	r1, pc, #4	@ (adr r1, 81035a0 <HAL_DMA_Init+0x200>)
 810359c:	f851 f020 	ldr.w	pc, [r1, r0, lsl #2]
 81035a0:	081035b7 	.word	0x081035b7
 81035a4:	08103573 	.word	0x08103573
 81035a8:	081035b7 	.word	0x081035b7
 81035ac:	081035b1 	.word	0x081035b1
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 81035b0:	f1b6 7fc0 	cmp.w	r6, #25165824	@ 0x1800000
 81035b4:	d116      	bne.n	81035e4 <HAL_DMA_Init+0x244>
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 81035b6:	2340      	movs	r3, #64	@ 0x40
 81035b8:	6563      	str	r3, [r4, #84]	@ 0x54
          hdma->State = HAL_DMA_STATE_READY;
 81035ba:	2301      	movs	r3, #1
 81035bc:	e7e4      	b.n	8103588 <HAL_DMA_Init+0x1e8>
 81035be:	bf00      	nop
 81035c0:	40020010 	.word	0x40020010
 81035c4:	40020028 	.word	0x40020028
 81035c8:	58025408 	.word	0x58025408
 81035cc:	a7fdabf8 	.word	0xa7fdabf8
 81035d0:	fe10803f 	.word	0xfe10803f
 81035d4:	5c001000 	.word	0x5c001000
 81035d8:	000f030f 	.word	0x000f030f
    switch (hdma->Init.FIFOThreshold)
 81035dc:	2802      	cmp	r0, #2
 81035de:	d9ea      	bls.n	81035b6 <HAL_DMA_Init+0x216>
 81035e0:	2803      	cmp	r0, #3
 81035e2:	d0c6      	beq.n	8103572 <HAL_DMA_Init+0x1d2>
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 81035e4:	6153      	str	r3, [r2, #20]
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 81035e6:	4620      	mov	r0, r4
 81035e8:	f7ff fe08 	bl	81031fc <DMA_CalcBaseAndBitshift>
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 81035ec:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 81035ee:	f003 021f 	and.w	r2, r3, #31
 81035f2:	233f      	movs	r3, #63	@ 0x3f
 81035f4:	4093      	lsls	r3, r2
 81035f6:	6083      	str	r3, [r0, #8]
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 81035f8:	6823      	ldr	r3, [r4, #0]
 81035fa:	42ab      	cmp	r3, r5
 81035fc:	d045      	beq.n	810368a <HAL_DMA_Init+0x2ea>
 81035fe:	4a45      	ldr	r2, [pc, #276]	@ (8103714 <HAL_DMA_Init+0x374>)
 8103600:	4293      	cmp	r3, r2
 8103602:	d042      	beq.n	810368a <HAL_DMA_Init+0x2ea>
 8103604:	3218      	adds	r2, #24
 8103606:	4293      	cmp	r3, r2
 8103608:	d03f      	beq.n	810368a <HAL_DMA_Init+0x2ea>
 810360a:	3218      	adds	r2, #24
 810360c:	4293      	cmp	r3, r2
 810360e:	d03c      	beq.n	810368a <HAL_DMA_Init+0x2ea>
 8103610:	3218      	adds	r2, #24
 8103612:	4293      	cmp	r3, r2
 8103614:	d039      	beq.n	810368a <HAL_DMA_Init+0x2ea>
 8103616:	3218      	adds	r2, #24
 8103618:	4293      	cmp	r3, r2
 810361a:	d036      	beq.n	810368a <HAL_DMA_Init+0x2ea>
 810361c:	3218      	adds	r2, #24
 810361e:	4293      	cmp	r3, r2
 8103620:	d033      	beq.n	810368a <HAL_DMA_Init+0x2ea>
 8103622:	3218      	adds	r2, #24
 8103624:	4293      	cmp	r3, r2
 8103626:	d030      	beq.n	810368a <HAL_DMA_Init+0x2ea>
 8103628:	f502 7256 	add.w	r2, r2, #856	@ 0x358
 810362c:	4293      	cmp	r3, r2
 810362e:	d02c      	beq.n	810368a <HAL_DMA_Init+0x2ea>
 8103630:	3218      	adds	r2, #24
 8103632:	4293      	cmp	r3, r2
 8103634:	d029      	beq.n	810368a <HAL_DMA_Init+0x2ea>
 8103636:	3218      	adds	r2, #24
 8103638:	4293      	cmp	r3, r2
 810363a:	d026      	beq.n	810368a <HAL_DMA_Init+0x2ea>
 810363c:	3218      	adds	r2, #24
 810363e:	4293      	cmp	r3, r2
 8103640:	d023      	beq.n	810368a <HAL_DMA_Init+0x2ea>
 8103642:	3218      	adds	r2, #24
 8103644:	4293      	cmp	r3, r2
 8103646:	d020      	beq.n	810368a <HAL_DMA_Init+0x2ea>
 8103648:	3218      	adds	r2, #24
 810364a:	4293      	cmp	r3, r2
 810364c:	d01d      	beq.n	810368a <HAL_DMA_Init+0x2ea>
 810364e:	3218      	adds	r2, #24
 8103650:	4293      	cmp	r3, r2
 8103652:	d01a      	beq.n	810368a <HAL_DMA_Init+0x2ea>
 8103654:	3218      	adds	r2, #24
 8103656:	4293      	cmp	r3, r2
 8103658:	d017      	beq.n	810368a <HAL_DMA_Init+0x2ea>
 810365a:	4a2f      	ldr	r2, [pc, #188]	@ (8103718 <HAL_DMA_Init+0x378>)
 810365c:	4293      	cmp	r3, r2
 810365e:	d014      	beq.n	810368a <HAL_DMA_Init+0x2ea>
 8103660:	3214      	adds	r2, #20
 8103662:	4293      	cmp	r3, r2
 8103664:	d011      	beq.n	810368a <HAL_DMA_Init+0x2ea>
 8103666:	3214      	adds	r2, #20
 8103668:	4293      	cmp	r3, r2
 810366a:	d00e      	beq.n	810368a <HAL_DMA_Init+0x2ea>
 810366c:	3214      	adds	r2, #20
 810366e:	4293      	cmp	r3, r2
 8103670:	d00b      	beq.n	810368a <HAL_DMA_Init+0x2ea>
 8103672:	3214      	adds	r2, #20
 8103674:	4293      	cmp	r3, r2
 8103676:	d008      	beq.n	810368a <HAL_DMA_Init+0x2ea>
 8103678:	3214      	adds	r2, #20
 810367a:	4293      	cmp	r3, r2
 810367c:	d005      	beq.n	810368a <HAL_DMA_Init+0x2ea>
 810367e:	3214      	adds	r2, #20
 8103680:	4293      	cmp	r3, r2
 8103682:	d002      	beq.n	810368a <HAL_DMA_Init+0x2ea>
 8103684:	3214      	adds	r2, #20
 8103686:	4293      	cmp	r3, r2
 8103688:	d11a      	bne.n	81036c0 <HAL_DMA_Init+0x320>
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 810368a:	4620      	mov	r0, r4
 810368c:	f7ff fe04 	bl	8103298 <DMA_CalcDMAMUXChannelBaseAndMask>
    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8103690:	68a3      	ldr	r3, [r4, #8]
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8103692:	6e22      	ldr	r2, [r4, #96]	@ 0x60
    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8103694:	2b80      	cmp	r3, #128	@ 0x80
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8103696:	bf04      	itt	eq
 8103698:	2300      	moveq	r3, #0
 810369a:	6063      	streq	r3, [r4, #4]
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 810369c:	6863      	ldr	r3, [r4, #4]
 810369e:	b2d9      	uxtb	r1, r3
 81036a0:	6011      	str	r1, [r2, #0]
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 81036a2:	e9d4 2119 	ldrd	r2, r1, [r4, #100]	@ 0x64
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 81036a6:	3b01      	subs	r3, #1
 81036a8:	2b07      	cmp	r3, #7
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 81036aa:	6051      	str	r1, [r2, #4]
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 81036ac:	f04f 0500 	mov.w	r5, #0
 81036b0:	d82c      	bhi.n	810370c <HAL_DMA_Init+0x36c>
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 81036b2:	f7ff fe3d 	bl	8103330 <DMA_CalcDMAMUXRequestGenBaseAndMask>
      hdma->DMAmuxRequestGen->RGCR = 0U;
 81036b6:	6ee3      	ldr	r3, [r4, #108]	@ 0x6c
 81036b8:	601d      	str	r5, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 81036ba:	e9d4 321c 	ldrd	r3, r2, [r4, #112]	@ 0x70
 81036be:	605a      	str	r2, [r3, #4]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 81036c0:	2000      	movs	r0, #0
  hdma->State = HAL_DMA_STATE_READY;
 81036c2:	2301      	movs	r3, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 81036c4:	6560      	str	r0, [r4, #84]	@ 0x54
  hdma->State = HAL_DMA_STATE_READY;
 81036c6:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
  return HAL_OK;
 81036ca:	e760      	b.n	810358e <HAL_DMA_Init+0x1ee>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 81036cc:	4a13      	ldr	r2, [pc, #76]	@ (810371c <HAL_DMA_Init+0x37c>)
 81036ce:	4293      	cmp	r3, r2
 81036d0:	f43f aea4 	beq.w	810341c <HAL_DMA_Init+0x7c>
 81036d4:	3214      	adds	r2, #20
 81036d6:	4293      	cmp	r3, r2
 81036d8:	f43f aea0 	beq.w	810341c <HAL_DMA_Init+0x7c>
 81036dc:	3214      	adds	r2, #20
 81036de:	4293      	cmp	r3, r2
 81036e0:	f43f ae9c 	beq.w	810341c <HAL_DMA_Init+0x7c>
 81036e4:	3214      	adds	r2, #20
 81036e6:	4293      	cmp	r3, r2
 81036e8:	f43f ae98 	beq.w	810341c <HAL_DMA_Init+0x7c>
 81036ec:	3214      	adds	r2, #20
 81036ee:	4293      	cmp	r3, r2
 81036f0:	f43f ae94 	beq.w	810341c <HAL_DMA_Init+0x7c>
 81036f4:	3214      	adds	r2, #20
 81036f6:	4293      	cmp	r3, r2
 81036f8:	f43f ae90 	beq.w	810341c <HAL_DMA_Init+0x7c>
 81036fc:	3214      	adds	r2, #20
 81036fe:	4293      	cmp	r3, r2
 8103700:	f43f ae8c 	beq.w	810341c <HAL_DMA_Init+0x7c>
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8103704:	2340      	movs	r3, #64	@ 0x40
 8103706:	e73d      	b.n	8103584 <HAL_DMA_Init+0x1e4>
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8103708:	2110      	movs	r1, #16
 810370a:	e69b      	b.n	8103444 <HAL_DMA_Init+0xa4>
      hdma->DMAmuxRequestGenStatus = 0U;
 810370c:	e9c4 551b 	strd	r5, r5, [r4, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8103710:	6765      	str	r5, [r4, #116]	@ 0x74
 8103712:	e7d5      	b.n	81036c0 <HAL_DMA_Init+0x320>
 8103714:	40020028 	.word	0x40020028
 8103718:	58025408 	.word	0x58025408
 810371c:	5802541c 	.word	0x5802541c

08103720 <HAL_DMA_Start_IT>:
{
 8103720:	b570      	push	{r4, r5, r6, lr}
  if(hdma == NULL)
 8103722:	2800      	cmp	r0, #0
 8103724:	f000 810a 	beq.w	810393c <HAL_DMA_Start_IT+0x21c>
  __HAL_LOCK(hdma);
 8103728:	f890 4034 	ldrb.w	r4, [r0, #52]	@ 0x34
 810372c:	2c01      	cmp	r4, #1
 810372e:	f000 8107 	beq.w	8103940 <HAL_DMA_Start_IT+0x220>
 8103732:	2401      	movs	r4, #1
 8103734:	f880 4034 	strb.w	r4, [r0, #52]	@ 0x34
  if(HAL_DMA_STATE_READY == hdma->State)
 8103738:	f890 4035 	ldrb.w	r4, [r0, #53]	@ 0x35
 810373c:	2c01      	cmp	r4, #1
 810373e:	f04f 0400 	mov.w	r4, #0
 8103742:	f040 80f6 	bne.w	8103932 <HAL_DMA_Start_IT+0x212>
    hdma->State = HAL_DMA_STATE_BUSY;
 8103746:	2502      	movs	r5, #2
 8103748:	f880 5035 	strb.w	r5, [r0, #53]	@ 0x35
    __HAL_DMA_DISABLE(hdma);
 810374c:	4d7d      	ldr	r5, [pc, #500]	@ (8103944 <HAL_DMA_Start_IT+0x224>)
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 810374e:	6544      	str	r4, [r0, #84]	@ 0x54
    __HAL_DMA_DISABLE(hdma);
 8103750:	6804      	ldr	r4, [r0, #0]
 8103752:	42ac      	cmp	r4, r5
 8103754:	d01e      	beq.n	8103794 <HAL_DMA_Start_IT+0x74>
 8103756:	4e7c      	ldr	r6, [pc, #496]	@ (8103948 <HAL_DMA_Start_IT+0x228>)
 8103758:	42b4      	cmp	r4, r6
 810375a:	d01b      	beq.n	8103794 <HAL_DMA_Start_IT+0x74>
 810375c:	3618      	adds	r6, #24
 810375e:	42b4      	cmp	r4, r6
 8103760:	d018      	beq.n	8103794 <HAL_DMA_Start_IT+0x74>
 8103762:	3618      	adds	r6, #24
 8103764:	42b4      	cmp	r4, r6
 8103766:	d015      	beq.n	8103794 <HAL_DMA_Start_IT+0x74>
 8103768:	3618      	adds	r6, #24
 810376a:	42b4      	cmp	r4, r6
 810376c:	d012      	beq.n	8103794 <HAL_DMA_Start_IT+0x74>
 810376e:	3618      	adds	r6, #24
 8103770:	42b4      	cmp	r4, r6
 8103772:	d00f      	beq.n	8103794 <HAL_DMA_Start_IT+0x74>
 8103774:	3618      	adds	r6, #24
 8103776:	42b4      	cmp	r4, r6
 8103778:	d00c      	beq.n	8103794 <HAL_DMA_Start_IT+0x74>
 810377a:	3618      	adds	r6, #24
 810377c:	42b4      	cmp	r4, r6
 810377e:	d009      	beq.n	8103794 <HAL_DMA_Start_IT+0x74>
 8103780:	f506 7656 	add.w	r6, r6, #856	@ 0x358
 8103784:	42b4      	cmp	r4, r6
 8103786:	d005      	beq.n	8103794 <HAL_DMA_Start_IT+0x74>
 8103788:	3618      	adds	r6, #24
 810378a:	42b4      	cmp	r4, r6
 810378c:	d002      	beq.n	8103794 <HAL_DMA_Start_IT+0x74>
 810378e:	3618      	adds	r6, #24
 8103790:	42b4      	cmp	r4, r6
 8103792:	d0ff      	beq.n	8103794 <HAL_DMA_Start_IT+0x74>
 8103794:	6826      	ldr	r6, [r4, #0]
 8103796:	f026 0601 	bic.w	r6, r6, #1
 810379a:	6026      	str	r6, [r4, #0]
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 810379c:	f7ff fc6e 	bl	810307c <DMA_SetConfig>
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 81037a0:	42ac      	cmp	r4, r5
 81037a2:	6c02      	ldr	r2, [r0, #64]	@ 0x40
 81037a4:	d053      	beq.n	810384e <HAL_DMA_Start_IT+0x12e>
 81037a6:	4b68      	ldr	r3, [pc, #416]	@ (8103948 <HAL_DMA_Start_IT+0x228>)
 81037a8:	429c      	cmp	r4, r3
 81037aa:	d050      	beq.n	810384e <HAL_DMA_Start_IT+0x12e>
 81037ac:	3318      	adds	r3, #24
 81037ae:	429c      	cmp	r4, r3
 81037b0:	d04d      	beq.n	810384e <HAL_DMA_Start_IT+0x12e>
 81037b2:	3318      	adds	r3, #24
 81037b4:	429c      	cmp	r4, r3
 81037b6:	d04a      	beq.n	810384e <HAL_DMA_Start_IT+0x12e>
 81037b8:	3318      	adds	r3, #24
 81037ba:	429c      	cmp	r4, r3
 81037bc:	d047      	beq.n	810384e <HAL_DMA_Start_IT+0x12e>
 81037be:	3318      	adds	r3, #24
 81037c0:	429c      	cmp	r4, r3
 81037c2:	d044      	beq.n	810384e <HAL_DMA_Start_IT+0x12e>
 81037c4:	3318      	adds	r3, #24
 81037c6:	429c      	cmp	r4, r3
 81037c8:	d041      	beq.n	810384e <HAL_DMA_Start_IT+0x12e>
 81037ca:	3318      	adds	r3, #24
 81037cc:	429c      	cmp	r4, r3
 81037ce:	d03e      	beq.n	810384e <HAL_DMA_Start_IT+0x12e>
 81037d0:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 81037d4:	429c      	cmp	r4, r3
 81037d6:	d03a      	beq.n	810384e <HAL_DMA_Start_IT+0x12e>
 81037d8:	3318      	adds	r3, #24
 81037da:	429c      	cmp	r4, r3
 81037dc:	d037      	beq.n	810384e <HAL_DMA_Start_IT+0x12e>
 81037de:	3318      	adds	r3, #24
 81037e0:	429c      	cmp	r4, r3
 81037e2:	d034      	beq.n	810384e <HAL_DMA_Start_IT+0x12e>
 81037e4:	3318      	adds	r3, #24
 81037e6:	429c      	cmp	r4, r3
 81037e8:	d031      	beq.n	810384e <HAL_DMA_Start_IT+0x12e>
 81037ea:	3318      	adds	r3, #24
 81037ec:	429c      	cmp	r4, r3
 81037ee:	d02e      	beq.n	810384e <HAL_DMA_Start_IT+0x12e>
 81037f0:	3318      	adds	r3, #24
 81037f2:	429c      	cmp	r4, r3
 81037f4:	d02b      	beq.n	810384e <HAL_DMA_Start_IT+0x12e>
 81037f6:	3318      	adds	r3, #24
 81037f8:	429c      	cmp	r4, r3
 81037fa:	d028      	beq.n	810384e <HAL_DMA_Start_IT+0x12e>
 81037fc:	3318      	adds	r3, #24
 81037fe:	429c      	cmp	r4, r3
 8103800:	d025      	beq.n	810384e <HAL_DMA_Start_IT+0x12e>
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8103802:	6823      	ldr	r3, [r4, #0]
 8103804:	f023 030e 	bic.w	r3, r3, #14
 8103808:	f043 030a 	orr.w	r3, r3, #10
 810380c:	6023      	str	r3, [r4, #0]
      if(hdma->XferHalfCpltCallback != NULL)
 810380e:	2a00      	cmp	r2, #0
 8103810:	d156      	bne.n	81038c0 <HAL_DMA_Start_IT+0x1a0>
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8103812:	4b4e      	ldr	r3, [pc, #312]	@ (810394c <HAL_DMA_Start_IT+0x22c>)
 8103814:	429c      	cmp	r4, r3
 8103816:	d027      	beq.n	8103868 <HAL_DMA_Start_IT+0x148>
 8103818:	4b4d      	ldr	r3, [pc, #308]	@ (8103950 <HAL_DMA_Start_IT+0x230>)
 810381a:	429c      	cmp	r4, r3
 810381c:	d024      	beq.n	8103868 <HAL_DMA_Start_IT+0x148>
 810381e:	3314      	adds	r3, #20
 8103820:	429c      	cmp	r4, r3
 8103822:	d021      	beq.n	8103868 <HAL_DMA_Start_IT+0x148>
 8103824:	3314      	adds	r3, #20
 8103826:	429c      	cmp	r4, r3
 8103828:	d01e      	beq.n	8103868 <HAL_DMA_Start_IT+0x148>
 810382a:	3314      	adds	r3, #20
 810382c:	429c      	cmp	r4, r3
 810382e:	d01b      	beq.n	8103868 <HAL_DMA_Start_IT+0x148>
 8103830:	3314      	adds	r3, #20
 8103832:	429c      	cmp	r4, r3
 8103834:	d018      	beq.n	8103868 <HAL_DMA_Start_IT+0x148>
 8103836:	3314      	adds	r3, #20
 8103838:	429c      	cmp	r4, r3
 810383a:	d015      	beq.n	8103868 <HAL_DMA_Start_IT+0x148>
 810383c:	3314      	adds	r3, #20
 810383e:	429c      	cmp	r4, r3
 8103840:	d012      	beq.n	8103868 <HAL_DMA_Start_IT+0x148>
    __HAL_DMA_ENABLE(hdma);
 8103842:	6823      	ldr	r3, [r4, #0]
 8103844:	f043 0301 	orr.w	r3, r3, #1
 8103848:	6023      	str	r3, [r4, #0]
  HAL_StatusTypeDef status = HAL_OK;
 810384a:	2000      	movs	r0, #0
}
 810384c:	bd70      	pop	{r4, r5, r6, pc}
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 810384e:	6823      	ldr	r3, [r4, #0]
 8103850:	f023 031e 	bic.w	r3, r3, #30
 8103854:	f043 0316 	orr.w	r3, r3, #22
 8103858:	6023      	str	r3, [r4, #0]
      if(hdma->XferHalfCpltCallback != NULL)
 810385a:	b11a      	cbz	r2, 8103864 <HAL_DMA_Start_IT+0x144>
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 810385c:	6823      	ldr	r3, [r4, #0]
 810385e:	f043 0308 	orr.w	r3, r3, #8
 8103862:	6023      	str	r3, [r4, #0]
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8103864:	42ac      	cmp	r4, r5
 8103866:	d130      	bne.n	81038ca <HAL_DMA_Start_IT+0x1aa>
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8103868:	6e03      	ldr	r3, [r0, #96]	@ 0x60
 810386a:	681a      	ldr	r2, [r3, #0]
 810386c:	03d2      	lsls	r2, r2, #15
 810386e:	d45b      	bmi.n	8103928 <HAL_DMA_Start_IT+0x208>
      if(hdma->DMAmuxRequestGen != 0U)
 8103870:	6ec3      	ldr	r3, [r0, #108]	@ 0x6c
 8103872:	b11b      	cbz	r3, 810387c <HAL_DMA_Start_IT+0x15c>
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8103874:	681a      	ldr	r2, [r3, #0]
 8103876:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 810387a:	601a      	str	r2, [r3, #0]
    __HAL_DMA_ENABLE(hdma);
 810387c:	42ac      	cmp	r4, r5
 810387e:	d0e0      	beq.n	8103842 <HAL_DMA_Start_IT+0x122>
 8103880:	4b31      	ldr	r3, [pc, #196]	@ (8103948 <HAL_DMA_Start_IT+0x228>)
 8103882:	429c      	cmp	r4, r3
 8103884:	d0dd      	beq.n	8103842 <HAL_DMA_Start_IT+0x122>
 8103886:	3318      	adds	r3, #24
 8103888:	429c      	cmp	r4, r3
 810388a:	d0da      	beq.n	8103842 <HAL_DMA_Start_IT+0x122>
 810388c:	3318      	adds	r3, #24
 810388e:	429c      	cmp	r4, r3
 8103890:	d0d7      	beq.n	8103842 <HAL_DMA_Start_IT+0x122>
 8103892:	3318      	adds	r3, #24
 8103894:	429c      	cmp	r4, r3
 8103896:	d0d4      	beq.n	8103842 <HAL_DMA_Start_IT+0x122>
 8103898:	3318      	adds	r3, #24
 810389a:	429c      	cmp	r4, r3
 810389c:	d0d1      	beq.n	8103842 <HAL_DMA_Start_IT+0x122>
 810389e:	3318      	adds	r3, #24
 81038a0:	429c      	cmp	r4, r3
 81038a2:	d0ce      	beq.n	8103842 <HAL_DMA_Start_IT+0x122>
 81038a4:	3318      	adds	r3, #24
 81038a6:	429c      	cmp	r4, r3
 81038a8:	d0cb      	beq.n	8103842 <HAL_DMA_Start_IT+0x122>
 81038aa:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 81038ae:	429c      	cmp	r4, r3
 81038b0:	d0c7      	beq.n	8103842 <HAL_DMA_Start_IT+0x122>
 81038b2:	3318      	adds	r3, #24
 81038b4:	429c      	cmp	r4, r3
 81038b6:	d0c4      	beq.n	8103842 <HAL_DMA_Start_IT+0x122>
 81038b8:	3318      	adds	r3, #24
 81038ba:	429c      	cmp	r4, r3
 81038bc:	d0c1      	beq.n	8103842 <HAL_DMA_Start_IT+0x122>
 81038be:	e7c0      	b.n	8103842 <HAL_DMA_Start_IT+0x122>
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 81038c0:	6823      	ldr	r3, [r4, #0]
 81038c2:	f043 0304 	orr.w	r3, r3, #4
 81038c6:	6023      	str	r3, [r4, #0]
 81038c8:	e7a3      	b.n	8103812 <HAL_DMA_Start_IT+0xf2>
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 81038ca:	4b1f      	ldr	r3, [pc, #124]	@ (8103948 <HAL_DMA_Start_IT+0x228>)
 81038cc:	429c      	cmp	r4, r3
 81038ce:	d0cb      	beq.n	8103868 <HAL_DMA_Start_IT+0x148>
 81038d0:	3318      	adds	r3, #24
 81038d2:	429c      	cmp	r4, r3
 81038d4:	d0c8      	beq.n	8103868 <HAL_DMA_Start_IT+0x148>
 81038d6:	3318      	adds	r3, #24
 81038d8:	429c      	cmp	r4, r3
 81038da:	d0c5      	beq.n	8103868 <HAL_DMA_Start_IT+0x148>
 81038dc:	3318      	adds	r3, #24
 81038de:	429c      	cmp	r4, r3
 81038e0:	d0c2      	beq.n	8103868 <HAL_DMA_Start_IT+0x148>
 81038e2:	3318      	adds	r3, #24
 81038e4:	429c      	cmp	r4, r3
 81038e6:	d0bf      	beq.n	8103868 <HAL_DMA_Start_IT+0x148>
 81038e8:	3318      	adds	r3, #24
 81038ea:	429c      	cmp	r4, r3
 81038ec:	d0bc      	beq.n	8103868 <HAL_DMA_Start_IT+0x148>
 81038ee:	3318      	adds	r3, #24
 81038f0:	429c      	cmp	r4, r3
 81038f2:	d0b9      	beq.n	8103868 <HAL_DMA_Start_IT+0x148>
 81038f4:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 81038f8:	429c      	cmp	r4, r3
 81038fa:	d0b5      	beq.n	8103868 <HAL_DMA_Start_IT+0x148>
 81038fc:	3318      	adds	r3, #24
 81038fe:	429c      	cmp	r4, r3
 8103900:	d0b2      	beq.n	8103868 <HAL_DMA_Start_IT+0x148>
 8103902:	3318      	adds	r3, #24
 8103904:	429c      	cmp	r4, r3
 8103906:	d0af      	beq.n	8103868 <HAL_DMA_Start_IT+0x148>
 8103908:	3318      	adds	r3, #24
 810390a:	429c      	cmp	r4, r3
 810390c:	d0ac      	beq.n	8103868 <HAL_DMA_Start_IT+0x148>
 810390e:	3318      	adds	r3, #24
 8103910:	429c      	cmp	r4, r3
 8103912:	d0a9      	beq.n	8103868 <HAL_DMA_Start_IT+0x148>
 8103914:	3318      	adds	r3, #24
 8103916:	429c      	cmp	r4, r3
 8103918:	d0a6      	beq.n	8103868 <HAL_DMA_Start_IT+0x148>
 810391a:	3318      	adds	r3, #24
 810391c:	429c      	cmp	r4, r3
 810391e:	d0a3      	beq.n	8103868 <HAL_DMA_Start_IT+0x148>
 8103920:	3318      	adds	r3, #24
 8103922:	429c      	cmp	r4, r3
 8103924:	d0a0      	beq.n	8103868 <HAL_DMA_Start_IT+0x148>
 8103926:	e774      	b.n	8103812 <HAL_DMA_Start_IT+0xf2>
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8103928:	681a      	ldr	r2, [r3, #0]
 810392a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 810392e:	601a      	str	r2, [r3, #0]
 8103930:	e79e      	b.n	8103870 <HAL_DMA_Start_IT+0x150>
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8103932:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8103936:	6543      	str	r3, [r0, #84]	@ 0x54
    __HAL_UNLOCK(hdma);
 8103938:	f880 4034 	strb.w	r4, [r0, #52]	@ 0x34
    return HAL_ERROR;
 810393c:	2001      	movs	r0, #1
 810393e:	e785      	b.n	810384c <HAL_DMA_Start_IT+0x12c>
  __HAL_LOCK(hdma);
 8103940:	2002      	movs	r0, #2
 8103942:	e783      	b.n	810384c <HAL_DMA_Start_IT+0x12c>
 8103944:	40020010 	.word	0x40020010
 8103948:	40020028 	.word	0x40020028
 810394c:	58025408 	.word	0x58025408
 8103950:	5802541c 	.word	0x5802541c

08103954 <HAL_DMA_Abort>:
{
 8103954:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8103956:	4605      	mov	r5, r0
  uint32_t tickstart = HAL_GetTick();
 8103958:	f7fe feba 	bl	81026d0 <HAL_GetTick>
 810395c:	4607      	mov	r7, r0
  if(hdma == NULL)
 810395e:	b145      	cbz	r5, 8103972 <HAL_DMA_Abort+0x1e>
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8103960:	f895 3035 	ldrb.w	r3, [r5, #53]	@ 0x35
 8103964:	2b02      	cmp	r3, #2
 8103966:	d006      	beq.n	8103976 <HAL_DMA_Abort+0x22>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8103968:	2380      	movs	r3, #128	@ 0x80
 810396a:	656b      	str	r3, [r5, #84]	@ 0x54
    __HAL_UNLOCK(hdma);
 810396c:	2300      	movs	r3, #0
 810396e:	f885 3034 	strb.w	r3, [r5, #52]	@ 0x34
    return HAL_ERROR;
 8103972:	2001      	movs	r0, #1
}
 8103974:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8103976:	682c      	ldr	r4, [r5, #0]
 8103978:	4ea9      	ldr	r6, [pc, #676]	@ (8103c20 <HAL_DMA_Abort+0x2cc>)
 810397a:	42b4      	cmp	r4, r6
 810397c:	d04a      	beq.n	8103a14 <HAL_DMA_Abort+0xc0>
 810397e:	4ba9      	ldr	r3, [pc, #676]	@ (8103c24 <HAL_DMA_Abort+0x2d0>)
 8103980:	429c      	cmp	r4, r3
 8103982:	d047      	beq.n	8103a14 <HAL_DMA_Abort+0xc0>
 8103984:	3318      	adds	r3, #24
 8103986:	429c      	cmp	r4, r3
 8103988:	d044      	beq.n	8103a14 <HAL_DMA_Abort+0xc0>
 810398a:	3318      	adds	r3, #24
 810398c:	429c      	cmp	r4, r3
 810398e:	d041      	beq.n	8103a14 <HAL_DMA_Abort+0xc0>
 8103990:	3318      	adds	r3, #24
 8103992:	429c      	cmp	r4, r3
 8103994:	d03e      	beq.n	8103a14 <HAL_DMA_Abort+0xc0>
 8103996:	3318      	adds	r3, #24
 8103998:	429c      	cmp	r4, r3
 810399a:	d03b      	beq.n	8103a14 <HAL_DMA_Abort+0xc0>
 810399c:	3318      	adds	r3, #24
 810399e:	429c      	cmp	r4, r3
 81039a0:	d038      	beq.n	8103a14 <HAL_DMA_Abort+0xc0>
 81039a2:	3318      	adds	r3, #24
 81039a4:	429c      	cmp	r4, r3
 81039a6:	d035      	beq.n	8103a14 <HAL_DMA_Abort+0xc0>
 81039a8:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 81039ac:	429c      	cmp	r4, r3
 81039ae:	d031      	beq.n	8103a14 <HAL_DMA_Abort+0xc0>
 81039b0:	3318      	adds	r3, #24
 81039b2:	429c      	cmp	r4, r3
 81039b4:	d02e      	beq.n	8103a14 <HAL_DMA_Abort+0xc0>
 81039b6:	3318      	adds	r3, #24
 81039b8:	429c      	cmp	r4, r3
 81039ba:	d02b      	beq.n	8103a14 <HAL_DMA_Abort+0xc0>
 81039bc:	3318      	adds	r3, #24
 81039be:	429c      	cmp	r4, r3
 81039c0:	d028      	beq.n	8103a14 <HAL_DMA_Abort+0xc0>
 81039c2:	3318      	adds	r3, #24
 81039c4:	429c      	cmp	r4, r3
 81039c6:	d025      	beq.n	8103a14 <HAL_DMA_Abort+0xc0>
 81039c8:	3318      	adds	r3, #24
 81039ca:	429c      	cmp	r4, r3
 81039cc:	d022      	beq.n	8103a14 <HAL_DMA_Abort+0xc0>
 81039ce:	3318      	adds	r3, #24
 81039d0:	429c      	cmp	r4, r3
 81039d2:	d01f      	beq.n	8103a14 <HAL_DMA_Abort+0xc0>
 81039d4:	3318      	adds	r3, #24
 81039d6:	429c      	cmp	r4, r3
 81039d8:	d01c      	beq.n	8103a14 <HAL_DMA_Abort+0xc0>
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 81039da:	6823      	ldr	r3, [r4, #0]
 81039dc:	f023 030e 	bic.w	r3, r3, #14
 81039e0:	6023      	str	r3, [r4, #0]
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 81039e2:	4b91      	ldr	r3, [pc, #580]	@ (8103c28 <HAL_DMA_Abort+0x2d4>)
 81039e4:	429c      	cmp	r4, r3
 81039e6:	d01f      	beq.n	8103a28 <HAL_DMA_Abort+0xd4>
 81039e8:	3314      	adds	r3, #20
 81039ea:	429c      	cmp	r4, r3
 81039ec:	d01c      	beq.n	8103a28 <HAL_DMA_Abort+0xd4>
 81039ee:	3314      	adds	r3, #20
 81039f0:	429c      	cmp	r4, r3
 81039f2:	d019      	beq.n	8103a28 <HAL_DMA_Abort+0xd4>
 81039f4:	3314      	adds	r3, #20
 81039f6:	429c      	cmp	r4, r3
 81039f8:	d016      	beq.n	8103a28 <HAL_DMA_Abort+0xd4>
 81039fa:	3314      	adds	r3, #20
 81039fc:	429c      	cmp	r4, r3
 81039fe:	d013      	beq.n	8103a28 <HAL_DMA_Abort+0xd4>
 8103a00:	3314      	adds	r3, #20
 8103a02:	429c      	cmp	r4, r3
 8103a04:	d010      	beq.n	8103a28 <HAL_DMA_Abort+0xd4>
 8103a06:	3314      	adds	r3, #20
 8103a08:	429c      	cmp	r4, r3
 8103a0a:	d00d      	beq.n	8103a28 <HAL_DMA_Abort+0xd4>
 8103a0c:	3314      	adds	r3, #20
 8103a0e:	429c      	cmp	r4, r3
 8103a10:	d112      	bne.n	8103a38 <HAL_DMA_Abort+0xe4>
 8103a12:	e009      	b.n	8103a28 <HAL_DMA_Abort+0xd4>
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 8103a14:	6823      	ldr	r3, [r4, #0]
 8103a16:	f023 031e 	bic.w	r3, r3, #30
 8103a1a:	6023      	str	r3, [r4, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8103a1c:	6963      	ldr	r3, [r4, #20]
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8103a1e:	42b4      	cmp	r4, r6
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8103a20:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8103a24:	6163      	str	r3, [r4, #20]
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8103a26:	d176      	bne.n	8103b16 <HAL_DMA_Abort+0x1c2>
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8103a28:	6e2a      	ldr	r2, [r5, #96]	@ 0x60
 8103a2a:	6813      	ldr	r3, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 8103a2c:	42b4      	cmp	r4, r6
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8103a2e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8103a32:	6013      	str	r3, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 8103a34:	f040 80ab 	bne.w	8103b8e <HAL_DMA_Abort+0x23a>
 8103a38:	6823      	ldr	r3, [r4, #0]
 8103a3a:	f023 0301 	bic.w	r3, r3, #1
 8103a3e:	6023      	str	r3, [r4, #0]
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8103a40:	6823      	ldr	r3, [r4, #0]
 8103a42:	07db      	lsls	r3, r3, #31
 8103a44:	f100 80cd 	bmi.w	8103be2 <HAL_DMA_Abort+0x28e>
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8103a48:	682b      	ldr	r3, [r5, #0]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8103a4a:	6dea      	ldr	r2, [r5, #92]	@ 0x5c
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8103a4c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8103a4e:	42b3      	cmp	r3, r6
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8103a50:	f002 021f 	and.w	r2, r2, #31
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8103a54:	f000 80d1 	beq.w	8103bfa <HAL_DMA_Abort+0x2a6>
 8103a58:	4972      	ldr	r1, [pc, #456]	@ (8103c24 <HAL_DMA_Abort+0x2d0>)
 8103a5a:	428b      	cmp	r3, r1
 8103a5c:	f000 80cd 	beq.w	8103bfa <HAL_DMA_Abort+0x2a6>
 8103a60:	3118      	adds	r1, #24
 8103a62:	428b      	cmp	r3, r1
 8103a64:	f000 80c9 	beq.w	8103bfa <HAL_DMA_Abort+0x2a6>
 8103a68:	3118      	adds	r1, #24
 8103a6a:	428b      	cmp	r3, r1
 8103a6c:	f000 80c5 	beq.w	8103bfa <HAL_DMA_Abort+0x2a6>
 8103a70:	3118      	adds	r1, #24
 8103a72:	428b      	cmp	r3, r1
 8103a74:	f000 80c1 	beq.w	8103bfa <HAL_DMA_Abort+0x2a6>
 8103a78:	3118      	adds	r1, #24
 8103a7a:	428b      	cmp	r3, r1
 8103a7c:	f000 80bd 	beq.w	8103bfa <HAL_DMA_Abort+0x2a6>
 8103a80:	3118      	adds	r1, #24
 8103a82:	428b      	cmp	r3, r1
 8103a84:	f000 80b9 	beq.w	8103bfa <HAL_DMA_Abort+0x2a6>
 8103a88:	3118      	adds	r1, #24
 8103a8a:	428b      	cmp	r3, r1
 8103a8c:	f000 80b5 	beq.w	8103bfa <HAL_DMA_Abort+0x2a6>
 8103a90:	f501 7156 	add.w	r1, r1, #856	@ 0x358
 8103a94:	428b      	cmp	r3, r1
 8103a96:	f000 80b0 	beq.w	8103bfa <HAL_DMA_Abort+0x2a6>
 8103a9a:	3118      	adds	r1, #24
 8103a9c:	428b      	cmp	r3, r1
 8103a9e:	f000 80ac 	beq.w	8103bfa <HAL_DMA_Abort+0x2a6>
 8103aa2:	3118      	adds	r1, #24
 8103aa4:	428b      	cmp	r3, r1
 8103aa6:	f000 80a8 	beq.w	8103bfa <HAL_DMA_Abort+0x2a6>
 8103aaa:	3118      	adds	r1, #24
 8103aac:	428b      	cmp	r3, r1
 8103aae:	f000 80a4 	beq.w	8103bfa <HAL_DMA_Abort+0x2a6>
 8103ab2:	3118      	adds	r1, #24
 8103ab4:	428b      	cmp	r3, r1
 8103ab6:	f000 80a0 	beq.w	8103bfa <HAL_DMA_Abort+0x2a6>
 8103aba:	3118      	adds	r1, #24
 8103abc:	428b      	cmp	r3, r1
 8103abe:	f000 809c 	beq.w	8103bfa <HAL_DMA_Abort+0x2a6>
 8103ac2:	3118      	adds	r1, #24
 8103ac4:	428b      	cmp	r3, r1
 8103ac6:	f000 8098 	beq.w	8103bfa <HAL_DMA_Abort+0x2a6>
 8103aca:	3118      	adds	r1, #24
 8103acc:	428b      	cmp	r3, r1
 8103ace:	f000 8094 	beq.w	8103bfa <HAL_DMA_Abort+0x2a6>
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8103ad2:	2101      	movs	r1, #1
 8103ad4:	fa01 f202 	lsl.w	r2, r1, r2
 8103ad8:	6042      	str	r2, [r0, #4]
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8103ada:	4a53      	ldr	r2, [pc, #332]	@ (8103c28 <HAL_DMA_Abort+0x2d4>)
 8103adc:	4293      	cmp	r3, r2
 8103ade:	f000 8092 	beq.w	8103c06 <HAL_DMA_Abort+0x2b2>
 8103ae2:	3214      	adds	r2, #20
 8103ae4:	4293      	cmp	r3, r2
 8103ae6:	f000 808e 	beq.w	8103c06 <HAL_DMA_Abort+0x2b2>
 8103aea:	3214      	adds	r2, #20
 8103aec:	4293      	cmp	r3, r2
 8103aee:	f000 808a 	beq.w	8103c06 <HAL_DMA_Abort+0x2b2>
 8103af2:	3214      	adds	r2, #20
 8103af4:	4293      	cmp	r3, r2
 8103af6:	f000 8086 	beq.w	8103c06 <HAL_DMA_Abort+0x2b2>
 8103afa:	3214      	adds	r2, #20
 8103afc:	4293      	cmp	r3, r2
 8103afe:	f000 8082 	beq.w	8103c06 <HAL_DMA_Abort+0x2b2>
 8103b02:	3214      	adds	r2, #20
 8103b04:	4293      	cmp	r3, r2
 8103b06:	d07e      	beq.n	8103c06 <HAL_DMA_Abort+0x2b2>
 8103b08:	3214      	adds	r2, #20
 8103b0a:	4293      	cmp	r3, r2
 8103b0c:	d07b      	beq.n	8103c06 <HAL_DMA_Abort+0x2b2>
 8103b0e:	3214      	adds	r2, #20
 8103b10:	4293      	cmp	r3, r2
 8103b12:	d17e      	bne.n	8103c12 <HAL_DMA_Abort+0x2be>
 8103b14:	e077      	b.n	8103c06 <HAL_DMA_Abort+0x2b2>
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8103b16:	4b43      	ldr	r3, [pc, #268]	@ (8103c24 <HAL_DMA_Abort+0x2d0>)
 8103b18:	429c      	cmp	r4, r3
 8103b1a:	d085      	beq.n	8103a28 <HAL_DMA_Abort+0xd4>
 8103b1c:	3318      	adds	r3, #24
 8103b1e:	429c      	cmp	r4, r3
 8103b20:	d082      	beq.n	8103a28 <HAL_DMA_Abort+0xd4>
 8103b22:	3318      	adds	r3, #24
 8103b24:	429c      	cmp	r4, r3
 8103b26:	f43f af7f 	beq.w	8103a28 <HAL_DMA_Abort+0xd4>
 8103b2a:	3318      	adds	r3, #24
 8103b2c:	429c      	cmp	r4, r3
 8103b2e:	f43f af7b 	beq.w	8103a28 <HAL_DMA_Abort+0xd4>
 8103b32:	3318      	adds	r3, #24
 8103b34:	429c      	cmp	r4, r3
 8103b36:	f43f af77 	beq.w	8103a28 <HAL_DMA_Abort+0xd4>
 8103b3a:	3318      	adds	r3, #24
 8103b3c:	429c      	cmp	r4, r3
 8103b3e:	f43f af73 	beq.w	8103a28 <HAL_DMA_Abort+0xd4>
 8103b42:	3318      	adds	r3, #24
 8103b44:	429c      	cmp	r4, r3
 8103b46:	f43f af6f 	beq.w	8103a28 <HAL_DMA_Abort+0xd4>
 8103b4a:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 8103b4e:	429c      	cmp	r4, r3
 8103b50:	f43f af6a 	beq.w	8103a28 <HAL_DMA_Abort+0xd4>
 8103b54:	3318      	adds	r3, #24
 8103b56:	429c      	cmp	r4, r3
 8103b58:	f43f af66 	beq.w	8103a28 <HAL_DMA_Abort+0xd4>
 8103b5c:	3318      	adds	r3, #24
 8103b5e:	429c      	cmp	r4, r3
 8103b60:	f43f af62 	beq.w	8103a28 <HAL_DMA_Abort+0xd4>
 8103b64:	3318      	adds	r3, #24
 8103b66:	429c      	cmp	r4, r3
 8103b68:	f43f af5e 	beq.w	8103a28 <HAL_DMA_Abort+0xd4>
 8103b6c:	3318      	adds	r3, #24
 8103b6e:	429c      	cmp	r4, r3
 8103b70:	f43f af5a 	beq.w	8103a28 <HAL_DMA_Abort+0xd4>
 8103b74:	3318      	adds	r3, #24
 8103b76:	429c      	cmp	r4, r3
 8103b78:	f43f af56 	beq.w	8103a28 <HAL_DMA_Abort+0xd4>
 8103b7c:	3318      	adds	r3, #24
 8103b7e:	429c      	cmp	r4, r3
 8103b80:	f43f af52 	beq.w	8103a28 <HAL_DMA_Abort+0xd4>
 8103b84:	3318      	adds	r3, #24
 8103b86:	429c      	cmp	r4, r3
 8103b88:	f43f af4e 	beq.w	8103a28 <HAL_DMA_Abort+0xd4>
 8103b8c:	e729      	b.n	81039e2 <HAL_DMA_Abort+0x8e>
    __HAL_DMA_DISABLE(hdma);
 8103b8e:	4b25      	ldr	r3, [pc, #148]	@ (8103c24 <HAL_DMA_Abort+0x2d0>)
 8103b90:	429c      	cmp	r4, r3
 8103b92:	f43f af51 	beq.w	8103a38 <HAL_DMA_Abort+0xe4>
 8103b96:	3318      	adds	r3, #24
 8103b98:	429c      	cmp	r4, r3
 8103b9a:	f43f af4d 	beq.w	8103a38 <HAL_DMA_Abort+0xe4>
 8103b9e:	3318      	adds	r3, #24
 8103ba0:	429c      	cmp	r4, r3
 8103ba2:	f43f af49 	beq.w	8103a38 <HAL_DMA_Abort+0xe4>
 8103ba6:	3318      	adds	r3, #24
 8103ba8:	429c      	cmp	r4, r3
 8103baa:	f43f af45 	beq.w	8103a38 <HAL_DMA_Abort+0xe4>
 8103bae:	3318      	adds	r3, #24
 8103bb0:	429c      	cmp	r4, r3
 8103bb2:	f43f af41 	beq.w	8103a38 <HAL_DMA_Abort+0xe4>
 8103bb6:	3318      	adds	r3, #24
 8103bb8:	429c      	cmp	r4, r3
 8103bba:	f43f af3d 	beq.w	8103a38 <HAL_DMA_Abort+0xe4>
 8103bbe:	3318      	adds	r3, #24
 8103bc0:	429c      	cmp	r4, r3
 8103bc2:	f43f af39 	beq.w	8103a38 <HAL_DMA_Abort+0xe4>
 8103bc6:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 8103bca:	429c      	cmp	r4, r3
 8103bcc:	f43f af34 	beq.w	8103a38 <HAL_DMA_Abort+0xe4>
 8103bd0:	3318      	adds	r3, #24
 8103bd2:	429c      	cmp	r4, r3
 8103bd4:	f43f af30 	beq.w	8103a38 <HAL_DMA_Abort+0xe4>
 8103bd8:	3318      	adds	r3, #24
 8103bda:	429c      	cmp	r4, r3
 8103bdc:	f43f af2c 	beq.w	8103a38 <HAL_DMA_Abort+0xe4>
 8103be0:	e72a      	b.n	8103a38 <HAL_DMA_Abort+0xe4>
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8103be2:	f7fe fd75 	bl	81026d0 <HAL_GetTick>
 8103be6:	1bc0      	subs	r0, r0, r7
 8103be8:	2805      	cmp	r0, #5
 8103bea:	f67f af29 	bls.w	8103a40 <HAL_DMA_Abort+0xec>
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8103bee:	2320      	movs	r3, #32
 8103bf0:	656b      	str	r3, [r5, #84]	@ 0x54
        hdma->State = HAL_DMA_STATE_ERROR;
 8103bf2:	2303      	movs	r3, #3
 8103bf4:	f885 3035 	strb.w	r3, [r5, #53]	@ 0x35
        __HAL_UNLOCK(hdma);
 8103bf8:	e6b8      	b.n	810396c <HAL_DMA_Abort+0x18>
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8103bfa:	213f      	movs	r1, #63	@ 0x3f
 8103bfc:	fa01 f202 	lsl.w	r2, r1, r2
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8103c00:	42b3      	cmp	r3, r6
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8103c02:	6082      	str	r2, [r0, #8]
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8103c04:	d112      	bne.n	8103c2c <HAL_DMA_Abort+0x2d8>
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8103c06:	e9d5 3219 	ldrd	r3, r2, [r5, #100]	@ 0x64
 8103c0a:	605a      	str	r2, [r3, #4]
      if(hdma->DMAmuxRequestGen != 0U)
 8103c0c:	6eeb      	ldr	r3, [r5, #108]	@ 0x6c
 8103c0e:	2b00      	cmp	r3, #0
 8103c10:	d13b      	bne.n	8103c8a <HAL_DMA_Abort+0x336>
    hdma->State = HAL_DMA_STATE_READY;
 8103c12:	2301      	movs	r3, #1
    __HAL_UNLOCK(hdma);
 8103c14:	2000      	movs	r0, #0
    hdma->State = HAL_DMA_STATE_READY;
 8103c16:	f885 3035 	strb.w	r3, [r5, #53]	@ 0x35
    __HAL_UNLOCK(hdma);
 8103c1a:	f885 0034 	strb.w	r0, [r5, #52]	@ 0x34
  return HAL_OK;
 8103c1e:	e6a9      	b.n	8103974 <HAL_DMA_Abort+0x20>
 8103c20:	40020010 	.word	0x40020010
 8103c24:	40020028 	.word	0x40020028
 8103c28:	58025408 	.word	0x58025408
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8103c2c:	4a1b      	ldr	r2, [pc, #108]	@ (8103c9c <HAL_DMA_Abort+0x348>)
 8103c2e:	4293      	cmp	r3, r2
 8103c30:	d0e9      	beq.n	8103c06 <HAL_DMA_Abort+0x2b2>
 8103c32:	3218      	adds	r2, #24
 8103c34:	4293      	cmp	r3, r2
 8103c36:	d0e6      	beq.n	8103c06 <HAL_DMA_Abort+0x2b2>
 8103c38:	3218      	adds	r2, #24
 8103c3a:	4293      	cmp	r3, r2
 8103c3c:	d0e3      	beq.n	8103c06 <HAL_DMA_Abort+0x2b2>
 8103c3e:	3218      	adds	r2, #24
 8103c40:	4293      	cmp	r3, r2
 8103c42:	d0e0      	beq.n	8103c06 <HAL_DMA_Abort+0x2b2>
 8103c44:	3218      	adds	r2, #24
 8103c46:	4293      	cmp	r3, r2
 8103c48:	d0dd      	beq.n	8103c06 <HAL_DMA_Abort+0x2b2>
 8103c4a:	3218      	adds	r2, #24
 8103c4c:	4293      	cmp	r3, r2
 8103c4e:	d0da      	beq.n	8103c06 <HAL_DMA_Abort+0x2b2>
 8103c50:	3218      	adds	r2, #24
 8103c52:	4293      	cmp	r3, r2
 8103c54:	d0d7      	beq.n	8103c06 <HAL_DMA_Abort+0x2b2>
 8103c56:	f502 7256 	add.w	r2, r2, #856	@ 0x358
 8103c5a:	4293      	cmp	r3, r2
 8103c5c:	d0d3      	beq.n	8103c06 <HAL_DMA_Abort+0x2b2>
 8103c5e:	3218      	adds	r2, #24
 8103c60:	4293      	cmp	r3, r2
 8103c62:	d0d0      	beq.n	8103c06 <HAL_DMA_Abort+0x2b2>
 8103c64:	3218      	adds	r2, #24
 8103c66:	4293      	cmp	r3, r2
 8103c68:	d0cd      	beq.n	8103c06 <HAL_DMA_Abort+0x2b2>
 8103c6a:	3218      	adds	r2, #24
 8103c6c:	4293      	cmp	r3, r2
 8103c6e:	d0ca      	beq.n	8103c06 <HAL_DMA_Abort+0x2b2>
 8103c70:	3218      	adds	r2, #24
 8103c72:	4293      	cmp	r3, r2
 8103c74:	d0c7      	beq.n	8103c06 <HAL_DMA_Abort+0x2b2>
 8103c76:	3218      	adds	r2, #24
 8103c78:	4293      	cmp	r3, r2
 8103c7a:	d0c4      	beq.n	8103c06 <HAL_DMA_Abort+0x2b2>
 8103c7c:	3218      	adds	r2, #24
 8103c7e:	4293      	cmp	r3, r2
 8103c80:	d0c1      	beq.n	8103c06 <HAL_DMA_Abort+0x2b2>
 8103c82:	3218      	adds	r2, #24
 8103c84:	4293      	cmp	r3, r2
 8103c86:	d0be      	beq.n	8103c06 <HAL_DMA_Abort+0x2b2>
 8103c88:	e727      	b.n	8103ada <HAL_DMA_Abort+0x186>
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8103c8a:	681a      	ldr	r2, [r3, #0]
 8103c8c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8103c90:	601a      	str	r2, [r3, #0]
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8103c92:	e9d5 321c 	ldrd	r3, r2, [r5, #112]	@ 0x70
 8103c96:	605a      	str	r2, [r3, #4]
 8103c98:	e7bb      	b.n	8103c12 <HAL_DMA_Abort+0x2be>
 8103c9a:	bf00      	nop
 8103c9c:	40020028 	.word	0x40020028

08103ca0 <HAL_DMA_Abort_IT>:
{
 8103ca0:	b508      	push	{r3, lr}
  if(hdma == NULL)
 8103ca2:	b128      	cbz	r0, 8103cb0 <HAL_DMA_Abort_IT+0x10>
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8103ca4:	f890 3035 	ldrb.w	r3, [r0, #53]	@ 0x35
 8103ca8:	2b02      	cmp	r3, #2
 8103caa:	d003      	beq.n	8103cb4 <HAL_DMA_Abort_IT+0x14>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8103cac:	2380      	movs	r3, #128	@ 0x80
 8103cae:	6543      	str	r3, [r0, #84]	@ 0x54
    return HAL_ERROR;
 8103cb0:	2001      	movs	r0, #1
 8103cb2:	e05d      	b.n	8103d70 <HAL_DMA_Abort_IT+0xd0>
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8103cb4:	6803      	ldr	r3, [r0, #0]
 8103cb6:	4a3f      	ldr	r2, [pc, #252]	@ (8103db4 <HAL_DMA_Abort_IT+0x114>)
 8103cb8:	4293      	cmp	r3, r2
 8103cba:	d051      	beq.n	8103d60 <HAL_DMA_Abort_IT+0xc0>
 8103cbc:	3218      	adds	r2, #24
 8103cbe:	4293      	cmp	r3, r2
 8103cc0:	d04e      	beq.n	8103d60 <HAL_DMA_Abort_IT+0xc0>
 8103cc2:	3218      	adds	r2, #24
 8103cc4:	4293      	cmp	r3, r2
 8103cc6:	d04b      	beq.n	8103d60 <HAL_DMA_Abort_IT+0xc0>
 8103cc8:	3218      	adds	r2, #24
 8103cca:	4293      	cmp	r3, r2
 8103ccc:	d048      	beq.n	8103d60 <HAL_DMA_Abort_IT+0xc0>
 8103cce:	3218      	adds	r2, #24
 8103cd0:	4293      	cmp	r3, r2
 8103cd2:	d045      	beq.n	8103d60 <HAL_DMA_Abort_IT+0xc0>
 8103cd4:	3218      	adds	r2, #24
 8103cd6:	4293      	cmp	r3, r2
 8103cd8:	d042      	beq.n	8103d60 <HAL_DMA_Abort_IT+0xc0>
 8103cda:	3218      	adds	r2, #24
 8103cdc:	4293      	cmp	r3, r2
 8103cde:	d03f      	beq.n	8103d60 <HAL_DMA_Abort_IT+0xc0>
 8103ce0:	3218      	adds	r2, #24
 8103ce2:	4293      	cmp	r3, r2
 8103ce4:	d03c      	beq.n	8103d60 <HAL_DMA_Abort_IT+0xc0>
 8103ce6:	f502 7256 	add.w	r2, r2, #856	@ 0x358
 8103cea:	4293      	cmp	r3, r2
 8103cec:	d038      	beq.n	8103d60 <HAL_DMA_Abort_IT+0xc0>
 8103cee:	3218      	adds	r2, #24
 8103cf0:	4293      	cmp	r3, r2
 8103cf2:	d035      	beq.n	8103d60 <HAL_DMA_Abort_IT+0xc0>
 8103cf4:	3218      	adds	r2, #24
 8103cf6:	4293      	cmp	r3, r2
 8103cf8:	d032      	beq.n	8103d60 <HAL_DMA_Abort_IT+0xc0>
 8103cfa:	3218      	adds	r2, #24
 8103cfc:	4293      	cmp	r3, r2
 8103cfe:	d02f      	beq.n	8103d60 <HAL_DMA_Abort_IT+0xc0>
 8103d00:	3218      	adds	r2, #24
 8103d02:	4293      	cmp	r3, r2
 8103d04:	d02c      	beq.n	8103d60 <HAL_DMA_Abort_IT+0xc0>
 8103d06:	3218      	adds	r2, #24
 8103d08:	4293      	cmp	r3, r2
 8103d0a:	d029      	beq.n	8103d60 <HAL_DMA_Abort_IT+0xc0>
 8103d0c:	3218      	adds	r2, #24
 8103d0e:	4293      	cmp	r3, r2
 8103d10:	d026      	beq.n	8103d60 <HAL_DMA_Abort_IT+0xc0>
 8103d12:	3218      	adds	r2, #24
 8103d14:	4293      	cmp	r3, r2
 8103d16:	d023      	beq.n	8103d60 <HAL_DMA_Abort_IT+0xc0>
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8103d18:	681a      	ldr	r2, [r3, #0]
 8103d1a:	f022 020e 	bic.w	r2, r2, #14
 8103d1e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_DISABLE(hdma);
 8103d20:	681a      	ldr	r2, [r3, #0]
 8103d22:	f022 0201 	bic.w	r2, r2, #1
 8103d26:	601a      	str	r2, [r3, #0]
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8103d28:	4a23      	ldr	r2, [pc, #140]	@ (8103db8 <HAL_DMA_Abort_IT+0x118>)
 8103d2a:	4293      	cmp	r3, r2
 8103d2c:	d121      	bne.n	8103d72 <HAL_DMA_Abort_IT+0xd2>
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8103d2e:	6e02      	ldr	r2, [r0, #96]	@ 0x60
 8103d30:	6813      	ldr	r3, [r2, #0]
 8103d32:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8103d36:	6013      	str	r3, [r2, #0]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8103d38:	e9d0 1316 	ldrd	r1, r3, [r0, #88]	@ 0x58
 8103d3c:	f003 021f 	and.w	r2, r3, #31
 8103d40:	2301      	movs	r3, #1
 8103d42:	4093      	lsls	r3, r2
 8103d44:	604b      	str	r3, [r1, #4]
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8103d46:	e9d0 3219 	ldrd	r3, r2, [r0, #100]	@ 0x64
 8103d4a:	605a      	str	r2, [r3, #4]
        if(hdma->DMAmuxRequestGen != 0U)
 8103d4c:	6ec3      	ldr	r3, [r0, #108]	@ 0x6c
 8103d4e:	b32b      	cbz	r3, 8103d9c <HAL_DMA_Abort_IT+0xfc>
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8103d50:	681a      	ldr	r2, [r3, #0]
 8103d52:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8103d56:	601a      	str	r2, [r3, #0]
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8103d58:	e9d0 321c 	ldrd	r3, r2, [r0, #112]	@ 0x70
 8103d5c:	605a      	str	r2, [r3, #4]
 8103d5e:	e01d      	b.n	8103d9c <HAL_DMA_Abort_IT+0xfc>
      hdma->State = HAL_DMA_STATE_ABORT;
 8103d60:	2204      	movs	r2, #4
 8103d62:	f880 2035 	strb.w	r2, [r0, #53]	@ 0x35
      __HAL_DMA_DISABLE(hdma);
 8103d66:	681a      	ldr	r2, [r3, #0]
 8103d68:	f022 0201 	bic.w	r2, r2, #1
 8103d6c:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8103d6e:	2000      	movs	r0, #0
}
 8103d70:	bd08      	pop	{r3, pc}
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8103d72:	4a12      	ldr	r2, [pc, #72]	@ (8103dbc <HAL_DMA_Abort_IT+0x11c>)
 8103d74:	4293      	cmp	r3, r2
 8103d76:	d0da      	beq.n	8103d2e <HAL_DMA_Abort_IT+0x8e>
 8103d78:	3214      	adds	r2, #20
 8103d7a:	4293      	cmp	r3, r2
 8103d7c:	d0d7      	beq.n	8103d2e <HAL_DMA_Abort_IT+0x8e>
 8103d7e:	3214      	adds	r2, #20
 8103d80:	4293      	cmp	r3, r2
 8103d82:	d0d4      	beq.n	8103d2e <HAL_DMA_Abort_IT+0x8e>
 8103d84:	3214      	adds	r2, #20
 8103d86:	4293      	cmp	r3, r2
 8103d88:	d0d1      	beq.n	8103d2e <HAL_DMA_Abort_IT+0x8e>
 8103d8a:	3214      	adds	r2, #20
 8103d8c:	4293      	cmp	r3, r2
 8103d8e:	d0ce      	beq.n	8103d2e <HAL_DMA_Abort_IT+0x8e>
 8103d90:	3214      	adds	r2, #20
 8103d92:	4293      	cmp	r3, r2
 8103d94:	d0cb      	beq.n	8103d2e <HAL_DMA_Abort_IT+0x8e>
 8103d96:	3214      	adds	r2, #20
 8103d98:	4293      	cmp	r3, r2
 8103d9a:	d0c8      	beq.n	8103d2e <HAL_DMA_Abort_IT+0x8e>
      hdma->State = HAL_DMA_STATE_READY;
 8103d9c:	2301      	movs	r3, #1
 8103d9e:	f880 3035 	strb.w	r3, [r0, #53]	@ 0x35
      __HAL_UNLOCK(hdma);
 8103da2:	2300      	movs	r3, #0
 8103da4:	f880 3034 	strb.w	r3, [r0, #52]	@ 0x34
      if(hdma->XferAbortCallback != NULL)
 8103da8:	6d03      	ldr	r3, [r0, #80]	@ 0x50
 8103daa:	2b00      	cmp	r3, #0
 8103dac:	d0df      	beq.n	8103d6e <HAL_DMA_Abort_IT+0xce>
        hdma->XferAbortCallback(hdma);
 8103dae:	4798      	blx	r3
 8103db0:	e7dd      	b.n	8103d6e <HAL_DMA_Abort_IT+0xce>
 8103db2:	bf00      	nop
 8103db4:	40020010 	.word	0x40020010
 8103db8:	58025408 	.word	0x58025408
 8103dbc:	5802541c 	.word	0x5802541c

08103dc0 <HAL_DMA_IRQHandler>:
{
 8103dc0:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  __IO uint32_t count = 0U;
 8103dc4:	2300      	movs	r3, #0
 8103dc6:	9301      	str	r3, [sp, #4]
  uint32_t timeout = SystemCoreClock / 9600U;
 8103dc8:	4b29      	ldr	r3, [pc, #164]	@ (8103e70 <HAL_DMA_IRQHandler+0xb0>)
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8103dca:	4e2a      	ldr	r6, [pc, #168]	@ (8103e74 <HAL_DMA_IRQHandler+0xb4>)
  uint32_t timeout = SystemCoreClock / 9600U;
 8103dcc:	681f      	ldr	r7, [r3, #0]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8103dce:	6803      	ldr	r3, [r0, #0]
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8103dd0:	6d85      	ldr	r5, [r0, #88]	@ 0x58
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8103dd2:	42b3      	cmp	r3, r6
  tmpisr_dma  = regs_dma->ISR;
 8103dd4:	f8d5 8000 	ldr.w	r8, [r5]
  tmpisr_bdma = regs_bdma->ISR;
 8103dd8:	f8d5 c000 	ldr.w	ip, [r5]
{
 8103ddc:	4604      	mov	r4, r0
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8103dde:	d04f      	beq.n	8103e80 <HAL_DMA_IRQHandler+0xc0>
 8103de0:	4a25      	ldr	r2, [pc, #148]	@ (8103e78 <HAL_DMA_IRQHandler+0xb8>)
 8103de2:	4293      	cmp	r3, r2
 8103de4:	d04c      	beq.n	8103e80 <HAL_DMA_IRQHandler+0xc0>
 8103de6:	3218      	adds	r2, #24
 8103de8:	4293      	cmp	r3, r2
 8103dea:	d049      	beq.n	8103e80 <HAL_DMA_IRQHandler+0xc0>
 8103dec:	3218      	adds	r2, #24
 8103dee:	4293      	cmp	r3, r2
 8103df0:	d046      	beq.n	8103e80 <HAL_DMA_IRQHandler+0xc0>
 8103df2:	3218      	adds	r2, #24
 8103df4:	4293      	cmp	r3, r2
 8103df6:	d043      	beq.n	8103e80 <HAL_DMA_IRQHandler+0xc0>
 8103df8:	3218      	adds	r2, #24
 8103dfa:	4293      	cmp	r3, r2
 8103dfc:	d040      	beq.n	8103e80 <HAL_DMA_IRQHandler+0xc0>
 8103dfe:	3218      	adds	r2, #24
 8103e00:	4293      	cmp	r3, r2
 8103e02:	d03d      	beq.n	8103e80 <HAL_DMA_IRQHandler+0xc0>
 8103e04:	3218      	adds	r2, #24
 8103e06:	4293      	cmp	r3, r2
 8103e08:	d03a      	beq.n	8103e80 <HAL_DMA_IRQHandler+0xc0>
 8103e0a:	f502 7256 	add.w	r2, r2, #856	@ 0x358
 8103e0e:	4293      	cmp	r3, r2
 8103e10:	d036      	beq.n	8103e80 <HAL_DMA_IRQHandler+0xc0>
 8103e12:	3218      	adds	r2, #24
 8103e14:	4293      	cmp	r3, r2
 8103e16:	d033      	beq.n	8103e80 <HAL_DMA_IRQHandler+0xc0>
 8103e18:	3218      	adds	r2, #24
 8103e1a:	4293      	cmp	r3, r2
 8103e1c:	d030      	beq.n	8103e80 <HAL_DMA_IRQHandler+0xc0>
 8103e1e:	3218      	adds	r2, #24
 8103e20:	4293      	cmp	r3, r2
 8103e22:	d02d      	beq.n	8103e80 <HAL_DMA_IRQHandler+0xc0>
 8103e24:	3218      	adds	r2, #24
 8103e26:	4293      	cmp	r3, r2
 8103e28:	d02a      	beq.n	8103e80 <HAL_DMA_IRQHandler+0xc0>
 8103e2a:	3218      	adds	r2, #24
 8103e2c:	4293      	cmp	r3, r2
 8103e2e:	d027      	beq.n	8103e80 <HAL_DMA_IRQHandler+0xc0>
 8103e30:	3218      	adds	r2, #24
 8103e32:	4293      	cmp	r3, r2
 8103e34:	d024      	beq.n	8103e80 <HAL_DMA_IRQHandler+0xc0>
 8103e36:	3218      	adds	r2, #24
 8103e38:	4293      	cmp	r3, r2
 8103e3a:	d021      	beq.n	8103e80 <HAL_DMA_IRQHandler+0xc0>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8103e3c:	4a0f      	ldr	r2, [pc, #60]	@ (8103e7c <HAL_DMA_IRQHandler+0xbc>)
 8103e3e:	4293      	cmp	r3, r2
 8103e40:	f040 8208 	bne.w	8104254 <HAL_DMA_IRQHandler+0x494>
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8103e44:	6de1      	ldr	r1, [r4, #92]	@ 0x5c
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8103e46:	681a      	ldr	r2, [r3, #0]
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8103e48:	f001 011f 	and.w	r1, r1, #31
 8103e4c:	2004      	movs	r0, #4
 8103e4e:	4088      	lsls	r0, r1
 8103e50:	ea10 0f0c 	tst.w	r0, ip
 8103e54:	f000 8225 	beq.w	81042a2 <HAL_DMA_IRQHandler+0x4e2>
 8103e58:	0756      	lsls	r6, r2, #29
 8103e5a:	f140 8222 	bpl.w	81042a2 <HAL_DMA_IRQHandler+0x4e2>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8103e5e:	0411      	lsls	r1, r2, #16
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 8103e60:	6068      	str	r0, [r5, #4]
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8103e62:	f140 8216 	bpl.w	8104292 <HAL_DMA_IRQHandler+0x4d2>
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8103e66:	03d3      	lsls	r3, r2, #15
 8103e68:	f100 8219 	bmi.w	810429e <HAL_DMA_IRQHandler+0x4de>
          if(hdma->XferM1HalfCpltCallback != NULL)
 8103e6c:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 8103e6e:	e17e      	b.n	810416e <HAL_DMA_IRQHandler+0x3ae>
 8103e70:	10000054 	.word	0x10000054
 8103e74:	40020010 	.word	0x40020010
 8103e78:	40020028 	.word	0x40020028
 8103e7c:	58025408 	.word	0x58025408
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8103e80:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 8103e82:	2008      	movs	r0, #8
 8103e84:	f002 021f 	and.w	r2, r2, #31
 8103e88:	4090      	lsls	r0, r2
 8103e8a:	ea10 0f08 	tst.w	r0, r8
 8103e8e:	d03d      	beq.n	8103f0c <HAL_DMA_IRQHandler+0x14c>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8103e90:	42b3      	cmp	r3, r6
 8103e92:	d02e      	beq.n	8103ef2 <HAL_DMA_IRQHandler+0x132>
 8103e94:	4984      	ldr	r1, [pc, #528]	@ (81040a8 <HAL_DMA_IRQHandler+0x2e8>)
 8103e96:	428b      	cmp	r3, r1
 8103e98:	d02b      	beq.n	8103ef2 <HAL_DMA_IRQHandler+0x132>
 8103e9a:	3118      	adds	r1, #24
 8103e9c:	428b      	cmp	r3, r1
 8103e9e:	d028      	beq.n	8103ef2 <HAL_DMA_IRQHandler+0x132>
 8103ea0:	3118      	adds	r1, #24
 8103ea2:	428b      	cmp	r3, r1
 8103ea4:	d025      	beq.n	8103ef2 <HAL_DMA_IRQHandler+0x132>
 8103ea6:	3118      	adds	r1, #24
 8103ea8:	428b      	cmp	r3, r1
 8103eaa:	d022      	beq.n	8103ef2 <HAL_DMA_IRQHandler+0x132>
 8103eac:	3118      	adds	r1, #24
 8103eae:	428b      	cmp	r3, r1
 8103eb0:	d01f      	beq.n	8103ef2 <HAL_DMA_IRQHandler+0x132>
 8103eb2:	3118      	adds	r1, #24
 8103eb4:	428b      	cmp	r3, r1
 8103eb6:	d01c      	beq.n	8103ef2 <HAL_DMA_IRQHandler+0x132>
 8103eb8:	3118      	adds	r1, #24
 8103eba:	428b      	cmp	r3, r1
 8103ebc:	d019      	beq.n	8103ef2 <HAL_DMA_IRQHandler+0x132>
 8103ebe:	f501 7156 	add.w	r1, r1, #856	@ 0x358
 8103ec2:	428b      	cmp	r3, r1
 8103ec4:	d015      	beq.n	8103ef2 <HAL_DMA_IRQHandler+0x132>
 8103ec6:	3118      	adds	r1, #24
 8103ec8:	428b      	cmp	r3, r1
 8103eca:	d012      	beq.n	8103ef2 <HAL_DMA_IRQHandler+0x132>
 8103ecc:	3118      	adds	r1, #24
 8103ece:	428b      	cmp	r3, r1
 8103ed0:	d00f      	beq.n	8103ef2 <HAL_DMA_IRQHandler+0x132>
 8103ed2:	3118      	adds	r1, #24
 8103ed4:	428b      	cmp	r3, r1
 8103ed6:	d00c      	beq.n	8103ef2 <HAL_DMA_IRQHandler+0x132>
 8103ed8:	3118      	adds	r1, #24
 8103eda:	428b      	cmp	r3, r1
 8103edc:	d009      	beq.n	8103ef2 <HAL_DMA_IRQHandler+0x132>
 8103ede:	3118      	adds	r1, #24
 8103ee0:	428b      	cmp	r3, r1
 8103ee2:	d006      	beq.n	8103ef2 <HAL_DMA_IRQHandler+0x132>
 8103ee4:	3118      	adds	r1, #24
 8103ee6:	428b      	cmp	r3, r1
 8103ee8:	d003      	beq.n	8103ef2 <HAL_DMA_IRQHandler+0x132>
 8103eea:	3118      	adds	r1, #24
 8103eec:	428b      	cmp	r3, r1
 8103eee:	f040 80c1 	bne.w	8104074 <HAL_DMA_IRQHandler+0x2b4>
 8103ef2:	6819      	ldr	r1, [r3, #0]
 8103ef4:	f3c1 0180 	ubfx	r1, r1, #2, #1
 8103ef8:	b141      	cbz	r1, 8103f0c <HAL_DMA_IRQHandler+0x14c>
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8103efa:	6819      	ldr	r1, [r3, #0]
 8103efc:	f021 0104 	bic.w	r1, r1, #4
 8103f00:	6019      	str	r1, [r3, #0]
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8103f02:	60a8      	str	r0, [r5, #8]
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8103f04:	6d61      	ldr	r1, [r4, #84]	@ 0x54
 8103f06:	f041 0101 	orr.w	r1, r1, #1
 8103f0a:	6561      	str	r1, [r4, #84]	@ 0x54
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8103f0c:	fa28 f102 	lsr.w	r1, r8, r2
 8103f10:	07c8      	lsls	r0, r1, #31
 8103f12:	d534      	bpl.n	8103f7e <HAL_DMA_IRQHandler+0x1be>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8103f14:	42b3      	cmp	r3, r6
 8103f16:	d02e      	beq.n	8103f76 <HAL_DMA_IRQHandler+0x1b6>
 8103f18:	4963      	ldr	r1, [pc, #396]	@ (81040a8 <HAL_DMA_IRQHandler+0x2e8>)
 8103f1a:	428b      	cmp	r3, r1
 8103f1c:	d02b      	beq.n	8103f76 <HAL_DMA_IRQHandler+0x1b6>
 8103f1e:	3118      	adds	r1, #24
 8103f20:	428b      	cmp	r3, r1
 8103f22:	d028      	beq.n	8103f76 <HAL_DMA_IRQHandler+0x1b6>
 8103f24:	3118      	adds	r1, #24
 8103f26:	428b      	cmp	r3, r1
 8103f28:	d025      	beq.n	8103f76 <HAL_DMA_IRQHandler+0x1b6>
 8103f2a:	3118      	adds	r1, #24
 8103f2c:	428b      	cmp	r3, r1
 8103f2e:	d022      	beq.n	8103f76 <HAL_DMA_IRQHandler+0x1b6>
 8103f30:	3118      	adds	r1, #24
 8103f32:	428b      	cmp	r3, r1
 8103f34:	d01f      	beq.n	8103f76 <HAL_DMA_IRQHandler+0x1b6>
 8103f36:	3118      	adds	r1, #24
 8103f38:	428b      	cmp	r3, r1
 8103f3a:	d01c      	beq.n	8103f76 <HAL_DMA_IRQHandler+0x1b6>
 8103f3c:	3118      	adds	r1, #24
 8103f3e:	428b      	cmp	r3, r1
 8103f40:	d019      	beq.n	8103f76 <HAL_DMA_IRQHandler+0x1b6>
 8103f42:	f501 7156 	add.w	r1, r1, #856	@ 0x358
 8103f46:	428b      	cmp	r3, r1
 8103f48:	d015      	beq.n	8103f76 <HAL_DMA_IRQHandler+0x1b6>
 8103f4a:	3118      	adds	r1, #24
 8103f4c:	428b      	cmp	r3, r1
 8103f4e:	d012      	beq.n	8103f76 <HAL_DMA_IRQHandler+0x1b6>
 8103f50:	3118      	adds	r1, #24
 8103f52:	428b      	cmp	r3, r1
 8103f54:	d00f      	beq.n	8103f76 <HAL_DMA_IRQHandler+0x1b6>
 8103f56:	3118      	adds	r1, #24
 8103f58:	428b      	cmp	r3, r1
 8103f5a:	d00c      	beq.n	8103f76 <HAL_DMA_IRQHandler+0x1b6>
 8103f5c:	3118      	adds	r1, #24
 8103f5e:	428b      	cmp	r3, r1
 8103f60:	d009      	beq.n	8103f76 <HAL_DMA_IRQHandler+0x1b6>
 8103f62:	3118      	adds	r1, #24
 8103f64:	428b      	cmp	r3, r1
 8103f66:	d006      	beq.n	8103f76 <HAL_DMA_IRQHandler+0x1b6>
 8103f68:	3118      	adds	r1, #24
 8103f6a:	428b      	cmp	r3, r1
 8103f6c:	d003      	beq.n	8103f76 <HAL_DMA_IRQHandler+0x1b6>
 8103f6e:	3118      	adds	r1, #24
 8103f70:	428b      	cmp	r3, r1
 8103f72:	f040 8083 	bne.w	810407c <HAL_DMA_IRQHandler+0x2bc>
 8103f76:	6959      	ldr	r1, [r3, #20]
 8103f78:	0609      	lsls	r1, r1, #24
 8103f7a:	f100 8081 	bmi.w	8104080 <HAL_DMA_IRQHandler+0x2c0>
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8103f7e:	2104      	movs	r1, #4
 8103f80:	4091      	lsls	r1, r2
 8103f82:	ea11 0f08 	tst.w	r1, r8
 8103f86:	d032      	beq.n	8103fee <HAL_DMA_IRQHandler+0x22e>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8103f88:	42b3      	cmp	r3, r6
 8103f8a:	d02d      	beq.n	8103fe8 <HAL_DMA_IRQHandler+0x228>
 8103f8c:	4846      	ldr	r0, [pc, #280]	@ (81040a8 <HAL_DMA_IRQHandler+0x2e8>)
 8103f8e:	4283      	cmp	r3, r0
 8103f90:	d02a      	beq.n	8103fe8 <HAL_DMA_IRQHandler+0x228>
 8103f92:	3018      	adds	r0, #24
 8103f94:	4283      	cmp	r3, r0
 8103f96:	d027      	beq.n	8103fe8 <HAL_DMA_IRQHandler+0x228>
 8103f98:	3018      	adds	r0, #24
 8103f9a:	4283      	cmp	r3, r0
 8103f9c:	d024      	beq.n	8103fe8 <HAL_DMA_IRQHandler+0x228>
 8103f9e:	3018      	adds	r0, #24
 8103fa0:	4283      	cmp	r3, r0
 8103fa2:	d021      	beq.n	8103fe8 <HAL_DMA_IRQHandler+0x228>
 8103fa4:	3018      	adds	r0, #24
 8103fa6:	4283      	cmp	r3, r0
 8103fa8:	d01e      	beq.n	8103fe8 <HAL_DMA_IRQHandler+0x228>
 8103faa:	3018      	adds	r0, #24
 8103fac:	4283      	cmp	r3, r0
 8103fae:	d01b      	beq.n	8103fe8 <HAL_DMA_IRQHandler+0x228>
 8103fb0:	3018      	adds	r0, #24
 8103fb2:	4283      	cmp	r3, r0
 8103fb4:	d018      	beq.n	8103fe8 <HAL_DMA_IRQHandler+0x228>
 8103fb6:	f500 7056 	add.w	r0, r0, #856	@ 0x358
 8103fba:	4283      	cmp	r3, r0
 8103fbc:	d014      	beq.n	8103fe8 <HAL_DMA_IRQHandler+0x228>
 8103fbe:	3018      	adds	r0, #24
 8103fc0:	4283      	cmp	r3, r0
 8103fc2:	d011      	beq.n	8103fe8 <HAL_DMA_IRQHandler+0x228>
 8103fc4:	3018      	adds	r0, #24
 8103fc6:	4283      	cmp	r3, r0
 8103fc8:	d00e      	beq.n	8103fe8 <HAL_DMA_IRQHandler+0x228>
 8103fca:	3018      	adds	r0, #24
 8103fcc:	4283      	cmp	r3, r0
 8103fce:	d00b      	beq.n	8103fe8 <HAL_DMA_IRQHandler+0x228>
 8103fd0:	3018      	adds	r0, #24
 8103fd2:	4283      	cmp	r3, r0
 8103fd4:	d008      	beq.n	8103fe8 <HAL_DMA_IRQHandler+0x228>
 8103fd6:	3018      	adds	r0, #24
 8103fd8:	4283      	cmp	r3, r0
 8103fda:	d005      	beq.n	8103fe8 <HAL_DMA_IRQHandler+0x228>
 8103fdc:	3018      	adds	r0, #24
 8103fde:	4283      	cmp	r3, r0
 8103fe0:	d002      	beq.n	8103fe8 <HAL_DMA_IRQHandler+0x228>
 8103fe2:	3018      	adds	r0, #24
 8103fe4:	4283      	cmp	r3, r0
 8103fe6:	d153      	bne.n	8104090 <HAL_DMA_IRQHandler+0x2d0>
 8103fe8:	6818      	ldr	r0, [r3, #0]
 8103fea:	0780      	lsls	r0, r0, #30
 8103fec:	d452      	bmi.n	8104094 <HAL_DMA_IRQHandler+0x2d4>
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8103fee:	2110      	movs	r1, #16
 8103ff0:	4091      	lsls	r1, r2
 8103ff2:	ea11 0f08 	tst.w	r1, r8
 8103ff6:	d05d      	beq.n	81040b4 <HAL_DMA_IRQHandler+0x2f4>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8103ff8:	42b3      	cmp	r3, r6
 8103ffa:	d02d      	beq.n	8104058 <HAL_DMA_IRQHandler+0x298>
 8103ffc:	4a2a      	ldr	r2, [pc, #168]	@ (81040a8 <HAL_DMA_IRQHandler+0x2e8>)
 8103ffe:	4293      	cmp	r3, r2
 8104000:	d02a      	beq.n	8104058 <HAL_DMA_IRQHandler+0x298>
 8104002:	3218      	adds	r2, #24
 8104004:	4293      	cmp	r3, r2
 8104006:	d027      	beq.n	8104058 <HAL_DMA_IRQHandler+0x298>
 8104008:	3218      	adds	r2, #24
 810400a:	4293      	cmp	r3, r2
 810400c:	d024      	beq.n	8104058 <HAL_DMA_IRQHandler+0x298>
 810400e:	3218      	adds	r2, #24
 8104010:	4293      	cmp	r3, r2
 8104012:	d021      	beq.n	8104058 <HAL_DMA_IRQHandler+0x298>
 8104014:	3218      	adds	r2, #24
 8104016:	4293      	cmp	r3, r2
 8104018:	d01e      	beq.n	8104058 <HAL_DMA_IRQHandler+0x298>
 810401a:	3218      	adds	r2, #24
 810401c:	4293      	cmp	r3, r2
 810401e:	d01b      	beq.n	8104058 <HAL_DMA_IRQHandler+0x298>
 8104020:	3218      	adds	r2, #24
 8104022:	4293      	cmp	r3, r2
 8104024:	d018      	beq.n	8104058 <HAL_DMA_IRQHandler+0x298>
 8104026:	f502 7256 	add.w	r2, r2, #856	@ 0x358
 810402a:	4293      	cmp	r3, r2
 810402c:	d014      	beq.n	8104058 <HAL_DMA_IRQHandler+0x298>
 810402e:	3218      	adds	r2, #24
 8104030:	4293      	cmp	r3, r2
 8104032:	d011      	beq.n	8104058 <HAL_DMA_IRQHandler+0x298>
 8104034:	3218      	adds	r2, #24
 8104036:	4293      	cmp	r3, r2
 8104038:	d00e      	beq.n	8104058 <HAL_DMA_IRQHandler+0x298>
 810403a:	3218      	adds	r2, #24
 810403c:	4293      	cmp	r3, r2
 810403e:	d00b      	beq.n	8104058 <HAL_DMA_IRQHandler+0x298>
 8104040:	3218      	adds	r2, #24
 8104042:	4293      	cmp	r3, r2
 8104044:	d008      	beq.n	8104058 <HAL_DMA_IRQHandler+0x298>
 8104046:	3218      	adds	r2, #24
 8104048:	4293      	cmp	r3, r2
 810404a:	d005      	beq.n	8104058 <HAL_DMA_IRQHandler+0x298>
 810404c:	3218      	adds	r2, #24
 810404e:	4293      	cmp	r3, r2
 8104050:	d002      	beq.n	8104058 <HAL_DMA_IRQHandler+0x298>
 8104052:	3218      	adds	r2, #24
 8104054:	4293      	cmp	r3, r2
 8104056:	d123      	bne.n	81040a0 <HAL_DMA_IRQHandler+0x2e0>
 8104058:	681a      	ldr	r2, [r3, #0]
 810405a:	f3c2 02c0 	ubfx	r2, r2, #3, #1
 810405e:	b34a      	cbz	r2, 81040b4 <HAL_DMA_IRQHandler+0x2f4>
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8104060:	60a9      	str	r1, [r5, #8]
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8104062:	681a      	ldr	r2, [r3, #0]
 8104064:	0350      	lsls	r0, r2, #13
 8104066:	f140 808a 	bpl.w	810417e <HAL_DMA_IRQHandler+0x3be>
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 810406a:	681b      	ldr	r3, [r3, #0]
 810406c:	0319      	lsls	r1, r3, #12
 810406e:	d41d      	bmi.n	81040ac <HAL_DMA_IRQHandler+0x2ec>
          if(hdma->XferHalfCpltCallback != NULL)
 8104070:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8104072:	e01c      	b.n	81040ae <HAL_DMA_IRQHandler+0x2ee>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8104074:	6819      	ldr	r1, [r3, #0]
 8104076:	f3c1 01c0 	ubfx	r1, r1, #3, #1
 810407a:	e73d      	b.n	8103ef8 <HAL_DMA_IRQHandler+0x138>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 810407c:	6819      	ldr	r1, [r3, #0]
 810407e:	e77e      	b.n	8103f7e <HAL_DMA_IRQHandler+0x1be>
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8104080:	2101      	movs	r1, #1
 8104082:	4091      	lsls	r1, r2
 8104084:	60a9      	str	r1, [r5, #8]
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8104086:	6d61      	ldr	r1, [r4, #84]	@ 0x54
 8104088:	f041 0102 	orr.w	r1, r1, #2
 810408c:	6561      	str	r1, [r4, #84]	@ 0x54
 810408e:	e776      	b.n	8103f7e <HAL_DMA_IRQHandler+0x1be>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8104090:	6819      	ldr	r1, [r3, #0]
 8104092:	e7ac      	b.n	8103fee <HAL_DMA_IRQHandler+0x22e>
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8104094:	60a9      	str	r1, [r5, #8]
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8104096:	6d61      	ldr	r1, [r4, #84]	@ 0x54
 8104098:	f041 0104 	orr.w	r1, r1, #4
 810409c:	6561      	str	r1, [r4, #84]	@ 0x54
 810409e:	e7a6      	b.n	8103fee <HAL_DMA_IRQHandler+0x22e>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 81040a0:	681a      	ldr	r2, [r3, #0]
 81040a2:	f3c2 0280 	ubfx	r2, r2, #2, #1
 81040a6:	e7da      	b.n	810405e <HAL_DMA_IRQHandler+0x29e>
 81040a8:	40020028 	.word	0x40020028
            if(hdma->XferM1HalfCpltCallback != NULL)
 81040ac:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
          if(hdma->XferHalfCpltCallback != NULL)
 81040ae:	b10b      	cbz	r3, 81040b4 <HAL_DMA_IRQHandler+0x2f4>
            hdma->XferHalfCpltCallback(hdma);
 81040b0:	4620      	mov	r0, r4
 81040b2:	4798      	blx	r3
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 81040b4:	6de1      	ldr	r1, [r4, #92]	@ 0x5c
 81040b6:	2020      	movs	r0, #32
 81040b8:	f001 011f 	and.w	r1, r1, #31
 81040bc:	4088      	lsls	r0, r1
 81040be:	ea10 0f08 	tst.w	r0, r8
 81040c2:	d071      	beq.n	81041a8 <HAL_DMA_IRQHandler+0x3e8>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 81040c4:	6823      	ldr	r3, [r4, #0]
 81040c6:	42b3      	cmp	r3, r6
 81040c8:	d02d      	beq.n	8104126 <HAL_DMA_IRQHandler+0x366>
 81040ca:	4a8c      	ldr	r2, [pc, #560]	@ (81042fc <HAL_DMA_IRQHandler+0x53c>)
 81040cc:	4293      	cmp	r3, r2
 81040ce:	d02a      	beq.n	8104126 <HAL_DMA_IRQHandler+0x366>
 81040d0:	3218      	adds	r2, #24
 81040d2:	4293      	cmp	r3, r2
 81040d4:	d027      	beq.n	8104126 <HAL_DMA_IRQHandler+0x366>
 81040d6:	3218      	adds	r2, #24
 81040d8:	4293      	cmp	r3, r2
 81040da:	d024      	beq.n	8104126 <HAL_DMA_IRQHandler+0x366>
 81040dc:	3218      	adds	r2, #24
 81040de:	4293      	cmp	r3, r2
 81040e0:	d021      	beq.n	8104126 <HAL_DMA_IRQHandler+0x366>
 81040e2:	3218      	adds	r2, #24
 81040e4:	4293      	cmp	r3, r2
 81040e6:	d01e      	beq.n	8104126 <HAL_DMA_IRQHandler+0x366>
 81040e8:	3218      	adds	r2, #24
 81040ea:	4293      	cmp	r3, r2
 81040ec:	d01b      	beq.n	8104126 <HAL_DMA_IRQHandler+0x366>
 81040ee:	3218      	adds	r2, #24
 81040f0:	4293      	cmp	r3, r2
 81040f2:	d018      	beq.n	8104126 <HAL_DMA_IRQHandler+0x366>
 81040f4:	f502 7256 	add.w	r2, r2, #856	@ 0x358
 81040f8:	4293      	cmp	r3, r2
 81040fa:	d014      	beq.n	8104126 <HAL_DMA_IRQHandler+0x366>
 81040fc:	3218      	adds	r2, #24
 81040fe:	4293      	cmp	r3, r2
 8104100:	d011      	beq.n	8104126 <HAL_DMA_IRQHandler+0x366>
 8104102:	3218      	adds	r2, #24
 8104104:	4293      	cmp	r3, r2
 8104106:	d00e      	beq.n	8104126 <HAL_DMA_IRQHandler+0x366>
 8104108:	3218      	adds	r2, #24
 810410a:	4293      	cmp	r3, r2
 810410c:	d00b      	beq.n	8104126 <HAL_DMA_IRQHandler+0x366>
 810410e:	3218      	adds	r2, #24
 8104110:	4293      	cmp	r3, r2
 8104112:	d008      	beq.n	8104126 <HAL_DMA_IRQHandler+0x366>
 8104114:	3218      	adds	r2, #24
 8104116:	4293      	cmp	r3, r2
 8104118:	d005      	beq.n	8104126 <HAL_DMA_IRQHandler+0x366>
 810411a:	3218      	adds	r2, #24
 810411c:	4293      	cmp	r3, r2
 810411e:	d002      	beq.n	8104126 <HAL_DMA_IRQHandler+0x366>
 8104120:	3218      	adds	r2, #24
 8104122:	4293      	cmp	r3, r2
 8104124:	d133      	bne.n	810418e <HAL_DMA_IRQHandler+0x3ce>
 8104126:	681a      	ldr	r2, [r3, #0]
 8104128:	f3c2 1200 	ubfx	r2, r2, #4, #1
 810412c:	2a00      	cmp	r2, #0
 810412e:	d03b      	beq.n	81041a8 <HAL_DMA_IRQHandler+0x3e8>
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 8104130:	60a8      	str	r0, [r5, #8]
        if(HAL_DMA_STATE_ABORT == hdma->State)
 8104132:	f894 2035 	ldrb.w	r2, [r4, #53]	@ 0x35
 8104136:	2a04      	cmp	r2, #4
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8104138:	681a      	ldr	r2, [r3, #0]
        if(HAL_DMA_STATE_ABORT == hdma->State)
 810413a:	d12c      	bne.n	8104196 <HAL_DMA_IRQHandler+0x3d6>
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 810413c:	f022 0216 	bic.w	r2, r2, #22
 8104140:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8104142:	695a      	ldr	r2, [r3, #20]
 8104144:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8104148:	615a      	str	r2, [r3, #20]
          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 810414a:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 810414c:	b90a      	cbnz	r2, 8104152 <HAL_DMA_IRQHandler+0x392>
 810414e:	6ca2      	ldr	r2, [r4, #72]	@ 0x48
 8104150:	b11a      	cbz	r2, 810415a <HAL_DMA_IRQHandler+0x39a>
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8104152:	681a      	ldr	r2, [r3, #0]
 8104154:	f022 0208 	bic.w	r2, r2, #8
 8104158:	601a      	str	r2, [r3, #0]
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 810415a:	233f      	movs	r3, #63	@ 0x3f
 810415c:	408b      	lsls	r3, r1
 810415e:	60ab      	str	r3, [r5, #8]
          hdma->State = HAL_DMA_STATE_READY;
 8104160:	2301      	movs	r3, #1
 8104162:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
          __HAL_UNLOCK(hdma);
 8104166:	2300      	movs	r3, #0
 8104168:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
          if(hdma->XferAbortCallback != NULL)
 810416c:	6d23      	ldr	r3, [r4, #80]	@ 0x50
      if (hdma->XferErrorCallback != NULL)
 810416e:	2b00      	cmp	r3, #0
 8104170:	f000 808c 	beq.w	810428c <HAL_DMA_IRQHandler+0x4cc>
        hdma->XferErrorCallback(hdma);
 8104174:	4620      	mov	r0, r4
}
 8104176:	b002      	add	sp, #8
 8104178:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
        hdma->XferErrorCallback(hdma);
 810417c:	4718      	bx	r3
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 810417e:	681a      	ldr	r2, [r3, #0]
 8104180:	05d2      	lsls	r2, r2, #23
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8104182:	bf5e      	ittt	pl
 8104184:	681a      	ldrpl	r2, [r3, #0]
 8104186:	f022 0208 	bicpl.w	r2, r2, #8
 810418a:	601a      	strpl	r2, [r3, #0]
 810418c:	e770      	b.n	8104070 <HAL_DMA_IRQHandler+0x2b0>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 810418e:	681a      	ldr	r2, [r3, #0]
 8104190:	f3c2 0240 	ubfx	r2, r2, #1, #1
 8104194:	e7ca      	b.n	810412c <HAL_DMA_IRQHandler+0x36c>
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8104196:	0355      	lsls	r5, r2, #13
 8104198:	d54d      	bpl.n	8104236 <HAL_DMA_IRQHandler+0x476>
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 810419a:	681b      	ldr	r3, [r3, #0]
 810419c:	0318      	lsls	r0, r3, #12
 810419e:	d457      	bmi.n	8104250 <HAL_DMA_IRQHandler+0x490>
            if(hdma->XferM1CpltCallback != NULL)
 81041a0:	6c63      	ldr	r3, [r4, #68]	@ 0x44
          if(hdma->XferCpltCallback != NULL)
 81041a2:	b10b      	cbz	r3, 81041a8 <HAL_DMA_IRQHandler+0x3e8>
            hdma->XferCpltCallback(hdma);
 81041a4:	4620      	mov	r0, r4
 81041a6:	4798      	blx	r3
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 81041a8:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 81041aa:	2b00      	cmp	r3, #0
 81041ac:	d06e      	beq.n	810428c <HAL_DMA_IRQHandler+0x4cc>
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 81041ae:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 81041b0:	07d9      	lsls	r1, r3, #31
 81041b2:	d53e      	bpl.n	8104232 <HAL_DMA_IRQHandler+0x472>
        hdma->State = HAL_DMA_STATE_ABORT;
 81041b4:	2304      	movs	r3, #4
 81041b6:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
        __HAL_DMA_DISABLE(hdma);
 81041ba:	6823      	ldr	r3, [r4, #0]
 81041bc:	42b3      	cmp	r3, r6
 81041be:	d01e      	beq.n	81041fe <HAL_DMA_IRQHandler+0x43e>
 81041c0:	4a4e      	ldr	r2, [pc, #312]	@ (81042fc <HAL_DMA_IRQHandler+0x53c>)
 81041c2:	4293      	cmp	r3, r2
 81041c4:	d01b      	beq.n	81041fe <HAL_DMA_IRQHandler+0x43e>
 81041c6:	3218      	adds	r2, #24
 81041c8:	4293      	cmp	r3, r2
 81041ca:	d018      	beq.n	81041fe <HAL_DMA_IRQHandler+0x43e>
 81041cc:	3218      	adds	r2, #24
 81041ce:	4293      	cmp	r3, r2
 81041d0:	d015      	beq.n	81041fe <HAL_DMA_IRQHandler+0x43e>
 81041d2:	3218      	adds	r2, #24
 81041d4:	4293      	cmp	r3, r2
 81041d6:	d012      	beq.n	81041fe <HAL_DMA_IRQHandler+0x43e>
 81041d8:	3218      	adds	r2, #24
 81041da:	4293      	cmp	r3, r2
 81041dc:	d00f      	beq.n	81041fe <HAL_DMA_IRQHandler+0x43e>
 81041de:	3218      	adds	r2, #24
 81041e0:	4293      	cmp	r3, r2
 81041e2:	d00c      	beq.n	81041fe <HAL_DMA_IRQHandler+0x43e>
 81041e4:	3218      	adds	r2, #24
 81041e6:	4293      	cmp	r3, r2
 81041e8:	d009      	beq.n	81041fe <HAL_DMA_IRQHandler+0x43e>
 81041ea:	f502 7256 	add.w	r2, r2, #856	@ 0x358
 81041ee:	4293      	cmp	r3, r2
 81041f0:	d005      	beq.n	81041fe <HAL_DMA_IRQHandler+0x43e>
 81041f2:	3218      	adds	r2, #24
 81041f4:	4293      	cmp	r3, r2
 81041f6:	d002      	beq.n	81041fe <HAL_DMA_IRQHandler+0x43e>
 81041f8:	3218      	adds	r2, #24
 81041fa:	4293      	cmp	r3, r2
 81041fc:	d0ff      	beq.n	81041fe <HAL_DMA_IRQHandler+0x43e>
 81041fe:	681a      	ldr	r2, [r3, #0]
 8104200:	f022 0201 	bic.w	r2, r2, #1
 8104204:	601a      	str	r2, [r3, #0]
  uint32_t timeout = SystemCoreClock / 9600U;
 8104206:	f44f 5116 	mov.w	r1, #9600	@ 0x2580
 810420a:	fbb7 f1f1 	udiv	r1, r7, r1
          if (++count > timeout)
 810420e:	9a01      	ldr	r2, [sp, #4]
 8104210:	3201      	adds	r2, #1
 8104212:	428a      	cmp	r2, r1
 8104214:	9201      	str	r2, [sp, #4]
 8104216:	d802      	bhi.n	810421e <HAL_DMA_IRQHandler+0x45e>
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 8104218:	681a      	ldr	r2, [r3, #0]
 810421a:	07d2      	lsls	r2, r2, #31
 810421c:	d4f7      	bmi.n	810420e <HAL_DMA_IRQHandler+0x44e>
        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 810421e:	681b      	ldr	r3, [r3, #0]
 8104220:	07df      	lsls	r7, r3, #31
          hdma->State = HAL_DMA_STATE_ERROR;
 8104222:	bf4c      	ite	mi
 8104224:	2303      	movmi	r3, #3
          hdma->State = HAL_DMA_STATE_READY;
 8104226:	2301      	movpl	r3, #1
      hdma->State = HAL_DMA_STATE_READY;
 8104228:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
      __HAL_UNLOCK(hdma);
 810422c:	2300      	movs	r3, #0
 810422e:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
      if (hdma->XferErrorCallback != NULL)
 8104232:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 8104234:	e79b      	b.n	810416e <HAL_DMA_IRQHandler+0x3ae>
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8104236:	681a      	ldr	r2, [r3, #0]
 8104238:	f412 7280 	ands.w	r2, r2, #256	@ 0x100
 810423c:	d108      	bne.n	8104250 <HAL_DMA_IRQHandler+0x490>
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 810423e:	6819      	ldr	r1, [r3, #0]
 8104240:	f021 0110 	bic.w	r1, r1, #16
 8104244:	6019      	str	r1, [r3, #0]
            hdma->State = HAL_DMA_STATE_READY;
 8104246:	2301      	movs	r3, #1
 8104248:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
            __HAL_UNLOCK(hdma);
 810424c:	f884 2034 	strb.w	r2, [r4, #52]	@ 0x34
          if(hdma->XferCpltCallback != NULL)
 8104250:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8104252:	e7a6      	b.n	81041a2 <HAL_DMA_IRQHandler+0x3e2>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8104254:	4a2a      	ldr	r2, [pc, #168]	@ (8104300 <HAL_DMA_IRQHandler+0x540>)
 8104256:	4293      	cmp	r3, r2
 8104258:	f43f adf4 	beq.w	8103e44 <HAL_DMA_IRQHandler+0x84>
 810425c:	3214      	adds	r2, #20
 810425e:	4293      	cmp	r3, r2
 8104260:	f43f adf0 	beq.w	8103e44 <HAL_DMA_IRQHandler+0x84>
 8104264:	3214      	adds	r2, #20
 8104266:	4293      	cmp	r3, r2
 8104268:	f43f adec 	beq.w	8103e44 <HAL_DMA_IRQHandler+0x84>
 810426c:	3214      	adds	r2, #20
 810426e:	4293      	cmp	r3, r2
 8104270:	f43f ade8 	beq.w	8103e44 <HAL_DMA_IRQHandler+0x84>
 8104274:	3214      	adds	r2, #20
 8104276:	4293      	cmp	r3, r2
 8104278:	f43f ade4 	beq.w	8103e44 <HAL_DMA_IRQHandler+0x84>
 810427c:	3214      	adds	r2, #20
 810427e:	4293      	cmp	r3, r2
 8104280:	f43f ade0 	beq.w	8103e44 <HAL_DMA_IRQHandler+0x84>
 8104284:	3214      	adds	r2, #20
 8104286:	4293      	cmp	r3, r2
 8104288:	f43f addc 	beq.w	8103e44 <HAL_DMA_IRQHandler+0x84>
}
 810428c:	b002      	add	sp, #8
 810428e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8104292:	0697      	lsls	r7, r2, #26
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8104294:	bf5e      	ittt	pl
 8104296:	681a      	ldrpl	r2, [r3, #0]
 8104298:	f022 0204 	bicpl.w	r2, r2, #4
 810429c:	601a      	strpl	r2, [r3, #0]
       if(hdma->XferHalfCpltCallback != NULL)
 810429e:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 81042a0:	e765      	b.n	810416e <HAL_DMA_IRQHandler+0x3ae>
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 81042a2:	2002      	movs	r0, #2
 81042a4:	4088      	lsls	r0, r1
 81042a6:	ea10 0f0c 	tst.w	r0, ip
 81042aa:	d016      	beq.n	81042da <HAL_DMA_IRQHandler+0x51a>
 81042ac:	0796      	lsls	r6, r2, #30
 81042ae:	d514      	bpl.n	81042da <HAL_DMA_IRQHandler+0x51a>
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 81042b0:	6068      	str	r0, [r5, #4]
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 81042b2:	0410      	lsls	r0, r2, #16
 81042b4:	d503      	bpl.n	81042be <HAL_DMA_IRQHandler+0x4fe>
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 81042b6:	03d1      	lsls	r1, r2, #15
 81042b8:	d40d      	bmi.n	81042d6 <HAL_DMA_IRQHandler+0x516>
          if(hdma->XferM1CpltCallback != NULL)
 81042ba:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 81042bc:	e757      	b.n	810416e <HAL_DMA_IRQHandler+0x3ae>
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 81042be:	f012 0220 	ands.w	r2, r2, #32
 81042c2:	d108      	bne.n	81042d6 <HAL_DMA_IRQHandler+0x516>
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 81042c4:	6819      	ldr	r1, [r3, #0]
 81042c6:	f021 010a 	bic.w	r1, r1, #10
 81042ca:	6019      	str	r1, [r3, #0]
          hdma->State = HAL_DMA_STATE_READY;
 81042cc:	2301      	movs	r3, #1
 81042ce:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
          __HAL_UNLOCK(hdma);
 81042d2:	f884 2034 	strb.w	r2, [r4, #52]	@ 0x34
        if(hdma->XferCpltCallback != NULL)
 81042d6:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 81042d8:	e749      	b.n	810416e <HAL_DMA_IRQHandler+0x3ae>
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 81042da:	2008      	movs	r0, #8
 81042dc:	4088      	lsls	r0, r1
 81042de:	ea10 0f0c 	tst.w	r0, ip
 81042e2:	d0d3      	beq.n	810428c <HAL_DMA_IRQHandler+0x4cc>
 81042e4:	0712      	lsls	r2, r2, #28
 81042e6:	d5d1      	bpl.n	810428c <HAL_DMA_IRQHandler+0x4cc>
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 81042e8:	681a      	ldr	r2, [r3, #0]
 81042ea:	f022 020e 	bic.w	r2, r2, #14
 81042ee:	601a      	str	r2, [r3, #0]
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 81042f0:	2301      	movs	r3, #1
 81042f2:	fa03 f101 	lsl.w	r1, r3, r1
 81042f6:	6069      	str	r1, [r5, #4]
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 81042f8:	6563      	str	r3, [r4, #84]	@ 0x54
 81042fa:	e795      	b.n	8104228 <HAL_DMA_IRQHandler+0x468>
 81042fc:	40020028 	.word	0x40020028
 8104300:	5802541c 	.word	0x5802541c

08104304 <HAL_DMA_RegisterCallback>:
{
 8104304:	b510      	push	{r4, lr}
  if(hdma == NULL)
 8104306:	4603      	mov	r3, r0
 8104308:	b308      	cbz	r0, 810434e <HAL_DMA_RegisterCallback+0x4a>
  __HAL_LOCK(hdma);
 810430a:	f890 0034 	ldrb.w	r0, [r0, #52]	@ 0x34
 810430e:	2801      	cmp	r0, #1
 8104310:	d01f      	beq.n	8104352 <HAL_DMA_RegisterCallback+0x4e>
  if(HAL_DMA_STATE_READY == hdma->State)
 8104312:	f893 4035 	ldrb.w	r4, [r3, #53]	@ 0x35
 8104316:	2c01      	cmp	r4, #1
 8104318:	b2e0      	uxtb	r0, r4
 810431a:	d116      	bne.n	810434a <HAL_DMA_RegisterCallback+0x46>
    switch (CallbackID)
 810431c:	2905      	cmp	r1, #5
 810431e:	d806      	bhi.n	810432e <HAL_DMA_RegisterCallback+0x2a>
 8104320:	e8df f001 	tbb	[pc, r1]
 8104324:	0d0b0903 	.word	0x0d0b0903
 8104328:	110f      	.short	0x110f
      hdma->XferCpltCallback = pCallback;
 810432a:	63da      	str	r2, [r3, #60]	@ 0x3c
  HAL_StatusTypeDef status = HAL_OK;
 810432c:	2000      	movs	r0, #0
  __HAL_UNLOCK(hdma);
 810432e:	2200      	movs	r2, #0
 8104330:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
}
 8104334:	bd10      	pop	{r4, pc}
      hdma->XferHalfCpltCallback = pCallback;
 8104336:	641a      	str	r2, [r3, #64]	@ 0x40
      break;
 8104338:	e7f8      	b.n	810432c <HAL_DMA_RegisterCallback+0x28>
      hdma->XferM1CpltCallback = pCallback;
 810433a:	645a      	str	r2, [r3, #68]	@ 0x44
      break;
 810433c:	e7f6      	b.n	810432c <HAL_DMA_RegisterCallback+0x28>
      hdma->XferM1HalfCpltCallback = pCallback;
 810433e:	649a      	str	r2, [r3, #72]	@ 0x48
      break;
 8104340:	e7f4      	b.n	810432c <HAL_DMA_RegisterCallback+0x28>
      hdma->XferErrorCallback = pCallback;
 8104342:	64da      	str	r2, [r3, #76]	@ 0x4c
      break;
 8104344:	e7f2      	b.n	810432c <HAL_DMA_RegisterCallback+0x28>
      hdma->XferAbortCallback = pCallback;
 8104346:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8104348:	e7f0      	b.n	810432c <HAL_DMA_RegisterCallback+0x28>
 810434a:	2001      	movs	r0, #1
 810434c:	e7ef      	b.n	810432e <HAL_DMA_RegisterCallback+0x2a>
    return HAL_ERROR;
 810434e:	2001      	movs	r0, #1
 8104350:	e7f0      	b.n	8104334 <HAL_DMA_RegisterCallback+0x30>
  __HAL_LOCK(hdma);
 8104352:	2002      	movs	r0, #2
 8104354:	e7ee      	b.n	8104334 <HAL_DMA_RegisterCallback+0x30>
	...

08104358 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8104358:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 810435c:	f8df 91c0 	ldr.w	r9, [pc, #448]	@ 8104520 <HAL_GPIO_Init+0x1c8>
  uint32_t position = 0x00U;
 8104360:	2300      	movs	r3, #0
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8104362:	f04f 44b0 	mov.w	r4, #1476395008	@ 0x58000000
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8104366:	680a      	ldr	r2, [r1, #0]
 8104368:	fa32 f503 	lsrs.w	r5, r2, r3
 810436c:	d102      	bne.n	8104374 <HAL_GPIO_Init+0x1c>
      }
    }

    position++;
  }
}
 810436e:	b003      	add	sp, #12
 8104370:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8104374:	2501      	movs	r5, #1
 8104376:	fa05 f803 	lsl.w	r8, r5, r3
    if (iocurrent != 0x00U)
 810437a:	ea18 0202 	ands.w	r2, r8, r2
 810437e:	f000 80b9 	beq.w	81044f4 <HAL_GPIO_Init+0x19c>
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8104382:	684e      	ldr	r6, [r1, #4]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8104384:	2703      	movs	r7, #3
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8104386:	f006 0503 	and.w	r5, r6, #3
 810438a:	ea4f 0e43 	mov.w	lr, r3, lsl #1
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 810438e:	fa07 fc0e 	lsl.w	ip, r7, lr
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8104392:	1e6f      	subs	r7, r5, #1
 8104394:	2f01      	cmp	r7, #1
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8104396:	ea6f 0c0c 	mvn.w	ip, ip
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 810439a:	d834      	bhi.n	8104406 <HAL_GPIO_Init+0xae>
        temp = GPIOx->OSPEEDR;
 810439c:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 810439e:	ea07 0a0c 	and.w	sl, r7, ip
        temp |= (GPIO_Init->Speed << (position * 2U));
 81043a2:	68cf      	ldr	r7, [r1, #12]
 81043a4:	fa07 f70e 	lsl.w	r7, r7, lr
 81043a8:	ea47 070a 	orr.w	r7, r7, sl
        GPIOx->OSPEEDR = temp;
 81043ac:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 81043ae:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 81043b0:	ea27 0808 	bic.w	r8, r7, r8
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 81043b4:	f3c6 1700 	ubfx	r7, r6, #4, #1
 81043b8:	409f      	lsls	r7, r3
 81043ba:	ea47 0708 	orr.w	r7, r7, r8
        GPIOx->OTYPER = temp;
 81043be:	6047      	str	r7, [r0, #4]
      temp = GPIOx->PUPDR;
 81043c0:	68c7      	ldr	r7, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 81043c2:	ea07 080c 	and.w	r8, r7, ip
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 81043c6:	688f      	ldr	r7, [r1, #8]
 81043c8:	fa07 f70e 	lsl.w	r7, r7, lr
 81043cc:	ea47 0708 	orr.w	r7, r7, r8
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 81043d0:	2d02      	cmp	r5, #2
      GPIOx->PUPDR = temp;
 81043d2:	60c7      	str	r7, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 81043d4:	d119      	bne.n	810440a <HAL_GPIO_Init+0xb2>
        temp = GPIOx->AFR[position >> 3U];
 81043d6:	ea4f 08d3 	mov.w	r8, r3, lsr #3
 81043da:	eb00 0888 	add.w	r8, r0, r8, lsl #2
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 81043de:	f003 0a07 	and.w	sl, r3, #7
        temp = GPIOx->AFR[position >> 3U];
 81043e2:	f8d8 7020 	ldr.w	r7, [r8, #32]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 81043e6:	ea4f 0a8a 	mov.w	sl, sl, lsl #2
 81043ea:	f04f 0b0f 	mov.w	fp, #15
 81043ee:	fa0b fb0a 	lsl.w	fp, fp, sl
 81043f2:	ea27 0b0b 	bic.w	fp, r7, fp
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 81043f6:	690f      	ldr	r7, [r1, #16]
 81043f8:	fa07 f70a 	lsl.w	r7, r7, sl
 81043fc:	ea47 070b 	orr.w	r7, r7, fp
        GPIOx->AFR[position >> 3U] = temp;
 8104400:	f8c8 7020 	str.w	r7, [r8, #32]
 8104404:	e001      	b.n	810440a <HAL_GPIO_Init+0xb2>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8104406:	2d03      	cmp	r5, #3
 8104408:	d1da      	bne.n	81043c0 <HAL_GPIO_Init+0x68>
      temp = GPIOx->MODER;
 810440a:	6807      	ldr	r7, [r0, #0]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 810440c:	fa05 f50e 	lsl.w	r5, r5, lr
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8104410:	ea07 070c 	and.w	r7, r7, ip
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8104414:	433d      	orrs	r5, r7
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8104416:	f416 3f40 	tst.w	r6, #196608	@ 0x30000
      GPIOx->MODER = temp;
 810441a:	6005      	str	r5, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 810441c:	d06a      	beq.n	81044f4 <HAL_GPIO_Init+0x19c>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 810441e:	f8d9 50f4 	ldr.w	r5, [r9, #244]	@ 0xf4
 8104422:	f045 0502 	orr.w	r5, r5, #2
 8104426:	f8c9 50f4 	str.w	r5, [r9, #244]	@ 0xf4
 810442a:	f8d9 50f4 	ldr.w	r5, [r9, #244]	@ 0xf4
 810442e:	f023 0703 	bic.w	r7, r3, #3
 8104432:	f107 47b0 	add.w	r7, r7, #1476395008	@ 0x58000000
 8104436:	f005 0502 	and.w	r5, r5, #2
 810443a:	f507 6780 	add.w	r7, r7, #1024	@ 0x400
 810443e:	9501      	str	r5, [sp, #4]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8104440:	f003 0c03 	and.w	ip, r3, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8104444:	9d01      	ldr	r5, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2U];
 8104446:	68bd      	ldr	r5, [r7, #8]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8104448:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 810444c:	f04f 0e0f 	mov.w	lr, #15
 8104450:	fa0e fe0c 	lsl.w	lr, lr, ip
 8104454:	ea25 0e0e 	bic.w	lr, r5, lr
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8104458:	4d30      	ldr	r5, [pc, #192]	@ (810451c <HAL_GPIO_Init+0x1c4>)
 810445a:	42a8      	cmp	r0, r5
 810445c:	d04c      	beq.n	81044f8 <HAL_GPIO_Init+0x1a0>
 810445e:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8104462:	42a8      	cmp	r0, r5
 8104464:	d04a      	beq.n	81044fc <HAL_GPIO_Init+0x1a4>
 8104466:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 810446a:	42a8      	cmp	r0, r5
 810446c:	d048      	beq.n	8104500 <HAL_GPIO_Init+0x1a8>
 810446e:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8104472:	42a8      	cmp	r0, r5
 8104474:	d046      	beq.n	8104504 <HAL_GPIO_Init+0x1ac>
 8104476:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 810447a:	42a8      	cmp	r0, r5
 810447c:	d044      	beq.n	8104508 <HAL_GPIO_Init+0x1b0>
 810447e:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8104482:	42a8      	cmp	r0, r5
 8104484:	d042      	beq.n	810450c <HAL_GPIO_Init+0x1b4>
 8104486:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 810448a:	42a8      	cmp	r0, r5
 810448c:	d040      	beq.n	8104510 <HAL_GPIO_Init+0x1b8>
 810448e:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8104492:	42a8      	cmp	r0, r5
 8104494:	d03e      	beq.n	8104514 <HAL_GPIO_Init+0x1bc>
 8104496:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 810449a:	42a8      	cmp	r0, r5
 810449c:	d03c      	beq.n	8104518 <HAL_GPIO_Init+0x1c0>
 810449e:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 81044a2:	42a8      	cmp	r0, r5
 81044a4:	bf14      	ite	ne
 81044a6:	250a      	movne	r5, #10
 81044a8:	2509      	moveq	r5, #9
 81044aa:	fa05 f50c 	lsl.w	r5, r5, ip
 81044ae:	ea45 050e 	orr.w	r5, r5, lr
        SYSCFG->EXTICR[position >> 2U] = temp;
 81044b2:	60bd      	str	r5, [r7, #8]
        temp = EXTI->RTSR1;
 81044b4:	6825      	ldr	r5, [r4, #0]
        temp &= ~(iocurrent);
 81044b6:	43d7      	mvns	r7, r2
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 81044b8:	f416 1f80 	tst.w	r6, #1048576	@ 0x100000
        temp &= ~(iocurrent);
 81044bc:	bf0c      	ite	eq
 81044be:	403d      	andeq	r5, r7
          temp |= iocurrent;
 81044c0:	4315      	orrne	r5, r2
        EXTI->RTSR1 = temp;
 81044c2:	6025      	str	r5, [r4, #0]
        temp = EXTI->FTSR1;
 81044c4:	6865      	ldr	r5, [r4, #4]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 81044c6:	f416 1f00 	tst.w	r6, #2097152	@ 0x200000
        temp &= ~(iocurrent);
 81044ca:	bf0c      	ite	eq
 81044cc:	403d      	andeq	r5, r7
          temp |= iocurrent;
 81044ce:	4315      	orrne	r5, r2
        EXTI->FTSR1 = temp;
 81044d0:	6065      	str	r5, [r4, #4]
        temp = EXTI_CurrentCPU->EMR1;
 81044d2:	f8d4 50c4 	ldr.w	r5, [r4, #196]	@ 0xc4
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 81044d6:	f416 3f00 	tst.w	r6, #131072	@ 0x20000
        temp &= ~(iocurrent);
 81044da:	bf0c      	ite	eq
 81044dc:	403d      	andeq	r5, r7
          temp |= iocurrent;
 81044de:	4315      	orrne	r5, r2
        EXTI_CurrentCPU->EMR1 = temp;
 81044e0:	f8c4 50c4 	str.w	r5, [r4, #196]	@ 0xc4
        temp = EXTI_CurrentCPU->IMR1;
 81044e4:	f8d4 50c0 	ldr.w	r5, [r4, #192]	@ 0xc0
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 81044e8:	03f6      	lsls	r6, r6, #15
        temp &= ~(iocurrent);
 81044ea:	bf54      	ite	pl
 81044ec:	403d      	andpl	r5, r7
          temp |= iocurrent;
 81044ee:	4315      	orrmi	r5, r2
        EXTI_CurrentCPU->IMR1 = temp;
 81044f0:	f8c4 50c0 	str.w	r5, [r4, #192]	@ 0xc0
    position++;
 81044f4:	3301      	adds	r3, #1
 81044f6:	e736      	b.n	8104366 <HAL_GPIO_Init+0xe>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 81044f8:	2500      	movs	r5, #0
 81044fa:	e7d6      	b.n	81044aa <HAL_GPIO_Init+0x152>
 81044fc:	2501      	movs	r5, #1
 81044fe:	e7d4      	b.n	81044aa <HAL_GPIO_Init+0x152>
 8104500:	2502      	movs	r5, #2
 8104502:	e7d2      	b.n	81044aa <HAL_GPIO_Init+0x152>
 8104504:	2503      	movs	r5, #3
 8104506:	e7d0      	b.n	81044aa <HAL_GPIO_Init+0x152>
 8104508:	2504      	movs	r5, #4
 810450a:	e7ce      	b.n	81044aa <HAL_GPIO_Init+0x152>
 810450c:	2505      	movs	r5, #5
 810450e:	e7cc      	b.n	81044aa <HAL_GPIO_Init+0x152>
 8104510:	2506      	movs	r5, #6
 8104512:	e7ca      	b.n	81044aa <HAL_GPIO_Init+0x152>
 8104514:	2507      	movs	r5, #7
 8104516:	e7c8      	b.n	81044aa <HAL_GPIO_Init+0x152>
 8104518:	2508      	movs	r5, #8
 810451a:	e7c6      	b.n	81044aa <HAL_GPIO_Init+0x152>
 810451c:	58020000 	.word	0x58020000
 8104520:	58024400 	.word	0x58024400

08104524 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8104524:	6903      	ldr	r3, [r0, #16]
 8104526:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 8104528:	bf14      	ite	ne
 810452a:	2001      	movne	r0, #1
 810452c:	2000      	moveq	r0, #0
 810452e:	4770      	bx	lr

08104530 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8104530:	b10a      	cbz	r2, 8104536 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8104532:	6181      	str	r1, [r0, #24]
  }
}
 8104534:	4770      	bx	lr
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8104536:	0409      	lsls	r1, r1, #16
 8104538:	e7fb      	b.n	8104532 <HAL_GPIO_WritePin+0x2>
	...

0810453c <HAL_HSEM_ActivateNotification>:
  {
    /*Use interrupt line 1 for CPU2 Master*/
    HSEM->C2IER |= SemMask;
  }
#else
  HSEM_COMMON->IER |= SemMask;
 810453c:	4a02      	ldr	r2, [pc, #8]	@ (8104548 <HAL_HSEM_ActivateNotification+0xc>)
 810453e:	6913      	ldr	r3, [r2, #16]
 8104540:	4303      	orrs	r3, r0
 8104542:	6113      	str	r3, [r2, #16]
#endif
}
 8104544:	4770      	bx	lr
 8104546:	bf00      	nop
 8104548:	58026500 	.word	0x58026500

0810454c <HAL_PWREx_EnterSTOPMode>:
  *            @arg PWR_D2_DOMAIN : Enter D2 Domain to DSTOP mode.
  *            @arg PWR_D3_DOMAIN : Enter D3/SRD Domain to DSTOP mode.
  * @retval None.
  */
void HAL_PWREx_EnterSTOPMode (uint32_t Regulator, uint8_t STOPEntry, uint32_t Domain)
{
 810454c:	b538      	push	{r3, r4, r5, lr}
  assert_param (IS_PWR_REGULATOR (Regulator));
  assert_param (IS_PWR_STOP_ENTRY (STOPEntry));
  assert_param (IS_PWR_DOMAIN (Domain));

  /* Select the regulator state in Stop mode */
  MODIFY_REG (PWR->CR1, PWR_CR1_LPDS, Regulator);
 810454e:	4c1e      	ldr	r4, [pc, #120]	@ (81045c8 <HAL_PWREx_EnterSTOPMode+0x7c>)
 8104550:	6823      	ldr	r3, [r4, #0]
 8104552:	f023 0301 	bic.w	r3, r3, #1
 8104556:	4303      	orrs	r3, r0
{
 8104558:	460d      	mov	r5, r1
  MODIFY_REG (PWR->CR1, PWR_CR1_LPDS, Regulator);
 810455a:	6023      	str	r3, [r4, #0]

  /* Select the domain Power Down DeepSleep */
  if (Domain == PWR_D1_DOMAIN)
 810455c:	b9c2      	cbnz	r2, 8104590 <HAL_PWREx_EnterSTOPMode+0x44>
  {
#if defined (DUAL_CORE)
    /* Check current core */
    if (HAL_GetCurrentCPUID () != CM7_CPUID)
 810455e:	f7fe fd81 	bl	8103064 <HAL_GetCurrentCPUID>
 8104562:	2803      	cmp	r0, #3
 8104564:	d113      	bne.n	810458e <HAL_PWREx_EnterSTOPMode+0x42>
      return;
    }
#endif /* defined (DUAL_CORE) */

    /* Keep DSTOP mode when D1/CD domain enters Deepsleep */
    CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D1);
 8104566:	6923      	ldr	r3, [r4, #16]
 8104568:	f023 0301 	bic.w	r3, r3, #1
 810456c:	6123      	str	r3, [r4, #16]

    /* Keep DSTOP mode when D2 domain enters Deepsleep */
    CLEAR_BIT (PWR->CPU2CR, PWR_CPU2CR_PDDS_D2);

    /* Set SLEEPDEEP bit of Cortex System Control Register */
    SET_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 810456e:	4b17      	ldr	r3, [pc, #92]	@ (81045cc <HAL_PWREx_EnterSTOPMode+0x80>)
 8104570:	691a      	ldr	r2, [r3, #16]
 8104572:	f042 0204 	orr.w	r2, r2, #4
 8104576:	611a      	str	r2, [r3, #16]
  __ASM volatile ("dsb 0xF":::"memory");
 8104578:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 810457c:	f3bf 8f6f 	isb	sy
    /* Ensure that all instructions are done before entering STOP mode */
    __DSB ();
    __ISB ();

    /* Select Stop mode entry */
    if (STOPEntry == PWR_STOPENTRY_WFI)
 8104580:	2d01      	cmp	r5, #1
 8104582:	d110      	bne.n	81045a6 <HAL_PWREx_EnterSTOPMode+0x5a>
    {
      /* Request Wait For Interrupt */
      __WFI ();
 8104584:	bf30      	wfi
      /* Request Wait For Event */
      __WFE ();
    }

    /* Clear SLEEPDEEP bit of Cortex-Mx in the System Control Register */
    CLEAR_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8104586:	691a      	ldr	r2, [r3, #16]
 8104588:	f022 0204 	bic.w	r2, r2, #4
 810458c:	611a      	str	r2, [r3, #16]
#else
    /* Keep DSTOP mode when D3/SRD domain enters Deepsleep */
    CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D3);
#endif  /* defined (DUAL_CORE) */
  }
}
 810458e:	bd38      	pop	{r3, r4, r5, pc}
  else if (Domain == PWR_D2_DOMAIN)
 8104590:	2a01      	cmp	r2, #1
 8104592:	d10a      	bne.n	81045aa <HAL_PWREx_EnterSTOPMode+0x5e>
    if (HAL_GetCurrentCPUID () != CM4_CPUID)
 8104594:	f7fe fd66 	bl	8103064 <HAL_GetCurrentCPUID>
 8104598:	2801      	cmp	r0, #1
 810459a:	d1f8      	bne.n	810458e <HAL_PWREx_EnterSTOPMode+0x42>
    CLEAR_BIT (PWR->CPU2CR, PWR_CPU2CR_PDDS_D2);
 810459c:	6963      	ldr	r3, [r4, #20]
 810459e:	f023 0302 	bic.w	r3, r3, #2
 81045a2:	6163      	str	r3, [r4, #20]
 81045a4:	e7e3      	b.n	810456e <HAL_PWREx_EnterSTOPMode+0x22>
      __WFE ();
 81045a6:	bf20      	wfe
 81045a8:	e7ed      	b.n	8104586 <HAL_PWREx_EnterSTOPMode+0x3a>
    if (HAL_GetCurrentCPUID () == CM7_CPUID)
 81045aa:	f7fe fd5b 	bl	8103064 <HAL_GetCurrentCPUID>
 81045ae:	2803      	cmp	r0, #3
      CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D3);
 81045b0:	bf0b      	itete	eq
 81045b2:	6923      	ldreq	r3, [r4, #16]
      CLEAR_BIT (PWR->CPU2CR, PWR_CPU2CR_PDDS_D3);
 81045b4:	6963      	ldrne	r3, [r4, #20]
      CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D3);
 81045b6:	f023 0304 	biceq.w	r3, r3, #4
      CLEAR_BIT (PWR->CPU2CR, PWR_CPU2CR_PDDS_D3);
 81045ba:	f023 0304 	bicne.w	r3, r3, #4
      CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D3);
 81045be:	bf0c      	ite	eq
 81045c0:	6123      	streq	r3, [r4, #16]
      CLEAR_BIT (PWR->CPU2CR, PWR_CPU2CR_PDDS_D3);
 81045c2:	6163      	strne	r3, [r4, #20]
 81045c4:	e7e3      	b.n	810458e <HAL_PWREx_EnterSTOPMode+0x42>
 81045c6:	bf00      	nop
 81045c8:	58024800 	.word	0x58024800
 81045cc:	e000ed00 	.word	0xe000ed00

081045d0 <HAL_PWREx_ClearPendingEvent>:
  *         enter low power mode using Wait For Event request.
  * @note   Cortex-M7 must be in CRUN mode when calling this API by Cortex-M4.
  * @retval None.
  */
void HAL_PWREx_ClearPendingEvent (void)
{
 81045d0:	b508      	push	{r3, lr}
#if defined (DUAL_CORE)
  /* Check the current Core */
  if (HAL_GetCurrentCPUID () == CM7_CPUID)
 81045d2:	f7fe fd47 	bl	8103064 <HAL_GetCurrentCPUID>
 81045d6:	2803      	cmp	r0, #3
 81045d8:	d101      	bne.n	81045de <HAL_PWREx_ClearPendingEvent+0xe>
    __WFE ();
  }
  else
  {
    __SEV ();
    __WFE ();
 81045da:	bf20      	wfe
  }
#else
  __WFE ();
#endif /* defined (DUAL_CORE) */
}
 81045dc:	bd08      	pop	{r3, pc}
    __SEV ();
 81045de:	bf40      	sev
 81045e0:	e7fb      	b.n	81045da <HAL_PWREx_ClearPendingEvent+0xa>
	...

081045e4 <HAL_RCC_GetSysClockFreq>:
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 81045e4:	4b49      	ldr	r3, [pc, #292]	@ (810470c <HAL_RCC_GetSysClockFreq+0x128>)
 81045e6:	691a      	ldr	r2, [r3, #16]
 81045e8:	f002 0238 	and.w	r2, r2, #56	@ 0x38
 81045ec:	2a10      	cmp	r2, #16
{
 81045ee:	b530      	push	{r4, r5, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 81045f0:	f000 8088 	beq.w	8104704 <HAL_RCC_GetSysClockFreq+0x120>
 81045f4:	2a18      	cmp	r2, #24
 81045f6:	d00c      	beq.n	8104612 <HAL_RCC_GetSysClockFreq+0x2e>
 81045f8:	2a00      	cmp	r2, #0
 81045fa:	f040 8085 	bne.w	8104708 <HAL_RCC_GetSysClockFreq+0x124>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 81045fe:	681a      	ldr	r2, [r3, #0]
 8104600:	4843      	ldr	r0, [pc, #268]	@ (8104710 <HAL_RCC_GetSysClockFreq+0x12c>)
 8104602:	f012 0f20 	tst.w	r2, #32
 8104606:	d003      	beq.n	8104610 <HAL_RCC_GetSysClockFreq+0x2c>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8104608:	681b      	ldr	r3, [r3, #0]
 810460a:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 810460e:	40d8      	lsrs	r0, r3
      sysclockfreq = CSI_VALUE;
      break;
  }

  return sysclockfreq;
}
 8104610:	bd30      	pop	{r4, r5, pc}
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8104612:	6a99      	ldr	r1, [r3, #40]	@ 0x28
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8104614:	6a9d      	ldr	r5, [r3, #40]	@ 0x28
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8104616:	6adc      	ldr	r4, [r3, #44]	@ 0x2c
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8104618:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
      if (pllm != 0U)
 810461a:	f415 7f7c 	tst.w	r5, #1008	@ 0x3f0
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 810461e:	f3c5 1005 	ubfx	r0, r5, #4, #6
      if (pllm != 0U)
 8104622:	d0f5      	beq.n	8104610 <HAL_RCC_GetSysClockFreq+0x2c>
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8104624:	f3c2 02cc 	ubfx	r2, r2, #3, #13
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8104628:	f004 0401 	and.w	r4, r4, #1
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 810462c:	4362      	muls	r2, r4
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 810462e:	ee07 0a90 	vmov	s15, r0
 8104632:	ee06 2a90 	vmov	s13, r2
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8104636:	f001 0103 	and.w	r1, r1, #3
 810463a:	2901      	cmp	r1, #1
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 810463c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8104640:	eefa 6ae9 	vcvt.f32.s32	s13, s13, #13
 8104644:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 8104648:	d04e      	beq.n	81046e8 <HAL_RCC_GetSysClockFreq+0x104>
 810464a:	2902      	cmp	r1, #2
 810464c:	d03e      	beq.n	81046cc <HAL_RCC_GetSysClockFreq+0xe8>
 810464e:	2900      	cmp	r1, #0
 8104650:	d14a      	bne.n	81046e8 <HAL_RCC_GetSysClockFreq+0x104>
            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8104652:	681a      	ldr	r2, [r3, #0]
 8104654:	0692      	lsls	r2, r2, #26
 8104656:	d527      	bpl.n	81046a8 <HAL_RCC_GetSysClockFreq+0xc4>
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8104658:	6819      	ldr	r1, [r3, #0]
 810465a:	4a2d      	ldr	r2, [pc, #180]	@ (8104710 <HAL_RCC_GetSysClockFreq+0x12c>)
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 810465c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 810465e:	f3c1 01c1 	ubfx	r1, r1, #3, #2
 8104662:	40ca      	lsrs	r2, r1
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8104664:	ee07 2a90 	vmov	s15, r2
 8104668:	eef8 5ae7 	vcvt.f32.s32	s11, s15
 810466c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8104670:	eec5 7a87 	vdiv.f32	s15, s11, s14
 8104674:	ee07 3a10 	vmov	s14, r3
 8104678:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 810467c:	ee37 7a26 	vadd.f32	s14, s14, s13
 8104680:	ee37 7a06 	vadd.f32	s14, s14, s12
 8104684:	ee67 7a87 	vmul.f32	s15, s15, s14
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8104688:	4b20      	ldr	r3, [pc, #128]	@ (810470c <HAL_RCC_GetSysClockFreq+0x128>)
 810468a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 810468c:	f3c3 2346 	ubfx	r3, r3, #9, #7
 8104690:	3301      	adds	r3, #1
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8104692:	ee07 3a10 	vmov	s14, r3
 8104696:	eef8 6ac7 	vcvt.f32.s32	s13, s14
 810469a:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 810469e:	eefc 7ac7 	vcvt.u32.f32	s15, s14
 81046a2:	ee17 0a90 	vmov	r0, s15
 81046a6:	e7b3      	b.n	8104610 <HAL_RCC_GetSysClockFreq+0x2c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 81046a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 81046aa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81046ae:	ee07 3a90 	vmov	s15, r3
 81046b2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 81046b6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 81046ba:	ee77 7a86 	vadd.f32	s15, s15, s12
 81046be:	ed9f 6a15 	vldr	s12, [pc, #84]	@ 8104714 <HAL_RCC_GetSysClockFreq+0x130>
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 81046c2:	eec6 6a07 	vdiv.f32	s13, s12, s14
 81046c6:	ee67 7aa6 	vmul.f32	s15, s15, s13
            break;
 81046ca:	e7dd      	b.n	8104688 <HAL_RCC_GetSysClockFreq+0xa4>
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 81046cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 81046ce:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81046d2:	ee07 3a90 	vmov	s15, r3
 81046d6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 81046da:	ee77 7aa6 	vadd.f32	s15, s15, s13
 81046de:	ee77 7a86 	vadd.f32	s15, s15, s12
 81046e2:	ed9f 6a0d 	vldr	s12, [pc, #52]	@ 8104718 <HAL_RCC_GetSysClockFreq+0x134>
 81046e6:	e7ec      	b.n	81046c2 <HAL_RCC_GetSysClockFreq+0xde>
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 81046e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 81046ea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81046ee:	ee07 3a90 	vmov	s15, r3
 81046f2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 81046f6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 81046fa:	ee77 7a86 	vadd.f32	s15, s15, s12
 81046fe:	ed9f 6a07 	vldr	s12, [pc, #28]	@ 810471c <HAL_RCC_GetSysClockFreq+0x138>
 8104702:	e7de      	b.n	81046c2 <HAL_RCC_GetSysClockFreq+0xde>
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8104704:	4806      	ldr	r0, [pc, #24]	@ (8104720 <HAL_RCC_GetSysClockFreq+0x13c>)
 8104706:	e783      	b.n	8104610 <HAL_RCC_GetSysClockFreq+0x2c>
      sysclockfreq = CSI_VALUE;
 8104708:	4806      	ldr	r0, [pc, #24]	@ (8104724 <HAL_RCC_GetSysClockFreq+0x140>)
 810470a:	e781      	b.n	8104610 <HAL_RCC_GetSysClockFreq+0x2c>
 810470c:	58024400 	.word	0x58024400
 8104710:	03d09000 	.word	0x03d09000
 8104714:	4c742400 	.word	0x4c742400
 8104718:	4bbebc20 	.word	0x4bbebc20
 810471c:	4a742400 	.word	0x4a742400
 8104720:	017d7840 	.word	0x017d7840
 8104724:	003d0900 	.word	0x003d0900

08104728 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8104728:	b508      	push	{r3, lr}
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 810472a:	f7ff ff5b 	bl	81045e4 <HAL_RCC_GetSysClockFreq>
 810472e:	4b0a      	ldr	r3, [pc, #40]	@ (8104758 <HAL_RCC_GetHCLKFreq+0x30>)
 8104730:	490a      	ldr	r1, [pc, #40]	@ (810475c <HAL_RCC_GetHCLKFreq+0x34>)
 8104732:	699a      	ldr	r2, [r3, #24]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8104734:	699b      	ldr	r3, [r3, #24]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8104736:	f3c2 2203 	ubfx	r2, r2, #8, #4
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 810473a:	f003 030f 	and.w	r3, r3, #15
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 810473e:	5c8a      	ldrb	r2, [r1, r2]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8104740:	5ccb      	ldrb	r3, [r1, r3]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8104742:	f002 021f 	and.w	r2, r2, #31
 8104746:	40d0      	lsrs	r0, r2
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8104748:	f003 031f 	and.w	r3, r3, #31
 810474c:	40d8      	lsrs	r0, r3
 810474e:	4b04      	ldr	r3, [pc, #16]	@ (8104760 <HAL_RCC_GetHCLKFreq+0x38>)
 8104750:	6018      	str	r0, [r3, #0]
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE) >> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
 8104752:	4b04      	ldr	r3, [pc, #16]	@ (8104764 <HAL_RCC_GetHCLKFreq+0x3c>)
 8104754:	6018      	str	r0, [r3, #0]
#else
  SystemCoreClock = common_system_clock;
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
}
 8104756:	bd08      	pop	{r3, pc}
 8104758:	58024400 	.word	0x58024400
 810475c:	0810f010 	.word	0x0810f010
 8104760:	10000050 	.word	0x10000050
 8104764:	10000054 	.word	0x10000054

08104768 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8104768:	b508      	push	{r3, lr}
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 810476a:	f7ff ffdd 	bl	8104728 <HAL_RCC_GetHCLKFreq>
 810476e:	4b05      	ldr	r3, [pc, #20]	@ (8104784 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8104770:	4a05      	ldr	r2, [pc, #20]	@ (8104788 <HAL_RCC_GetPCLK1Freq+0x20>)
 8104772:	69db      	ldr	r3, [r3, #28]
 8104774:	f3c3 1302 	ubfx	r3, r3, #4, #3
 8104778:	5cd3      	ldrb	r3, [r2, r3]
 810477a:	f003 031f 	and.w	r3, r3, #31
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 810477e:	40d8      	lsrs	r0, r3
 8104780:	bd08      	pop	{r3, pc}
 8104782:	bf00      	nop
 8104784:	58024400 	.word	0x58024400
 8104788:	0810f010 	.word	0x0810f010

0810478c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 810478c:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 810478e:	f7ff ffcb 	bl	8104728 <HAL_RCC_GetHCLKFreq>
 8104792:	4b05      	ldr	r3, [pc, #20]	@ (81047a8 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8104794:	4a05      	ldr	r2, [pc, #20]	@ (81047ac <HAL_RCC_GetPCLK2Freq+0x20>)
 8104796:	69db      	ldr	r3, [r3, #28]
 8104798:	f3c3 2302 	ubfx	r3, r3, #8, #3
 810479c:	5cd3      	ldrb	r3, [r2, r3]
 810479e:	f003 031f 	and.w	r3, r3, #31
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 81047a2:	40d8      	lsrs	r0, r3
 81047a4:	bd08      	pop	{r3, pc}
 81047a6:	bf00      	nop
 81047a8:	58024400 	.word	0x58024400
 81047ac:	0810f010 	.word	0x0810f010

081047b0 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 81047b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 81047b2:	4c3a      	ldr	r4, [pc, #232]	@ (810489c <RCCEx_PLL2_Config+0xec>)
 81047b4:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 81047b6:	f003 0303 	and.w	r3, r3, #3
 81047ba:	2b03      	cmp	r3, #3
{
 81047bc:	4606      	mov	r6, r0
 81047be:	460d      	mov	r5, r1
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 81047c0:	d069      	beq.n	8104896 <RCCEx_PLL2_Config+0xe6>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 81047c2:	6823      	ldr	r3, [r4, #0]
 81047c4:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 81047c8:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 81047ca:	f7fd ff81 	bl	81026d0 <HAL_GetTick>
 81047ce:	4607      	mov	r7, r0

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 81047d0:	6823      	ldr	r3, [r4, #0]
 81047d2:	011a      	lsls	r2, r3, #4
 81047d4:	d44b      	bmi.n	810486e <RCCEx_PLL2_Config+0xbe>
        return HAL_TIMEOUT;
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 81047d6:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 81047d8:	6832      	ldr	r2, [r6, #0]
 81047da:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 81047de:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
 81047e2:	62a3      	str	r3, [r4, #40]	@ 0x28
 81047e4:	68b3      	ldr	r3, [r6, #8]
 81047e6:	68f2      	ldr	r2, [r6, #12]
 81047e8:	3b01      	subs	r3, #1
 81047ea:	3a01      	subs	r2, #1
 81047ec:	025b      	lsls	r3, r3, #9
 81047ee:	0412      	lsls	r2, r2, #16
 81047f0:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 81047f4:	b29b      	uxth	r3, r3
 81047f6:	4313      	orrs	r3, r2
 81047f8:	6872      	ldr	r2, [r6, #4]
 81047fa:	3a01      	subs	r2, #1
 81047fc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8104800:	4313      	orrs	r3, r2
 8104802:	6932      	ldr	r2, [r6, #16]
 8104804:	3a01      	subs	r2, #1
 8104806:	0612      	lsls	r2, r2, #24
 8104808:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 810480c:	4313      	orrs	r3, r2
 810480e:	63a3      	str	r3, [r4, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8104810:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8104812:	6972      	ldr	r2, [r6, #20]
 8104814:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8104818:	4313      	orrs	r3, r2
 810481a:	62e3      	str	r3, [r4, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 810481c:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 810481e:	69b2      	ldr	r2, [r6, #24]
 8104820:	f023 0320 	bic.w	r3, r3, #32
 8104824:	4313      	orrs	r3, r2
 8104826:	62e3      	str	r3, [r4, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8104828:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 810482a:	f023 0310 	bic.w	r3, r3, #16
 810482e:	62e3      	str	r3, [r4, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8104830:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8104832:	69f2      	ldr	r2, [r6, #28]
 8104834:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8104838:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 810483c:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8104840:	63e3      	str	r3, [r4, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8104842:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8104844:	f043 0310 	orr.w	r3, r3, #16
 8104848:	62e3      	str	r3, [r4, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 810484a:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
    if (Divider == DIVIDER_P_UPDATE)
 810484c:	b9b5      	cbnz	r5, 810487c <RCCEx_PLL2_Config+0xcc>
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 810484e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8104852:	62e3      	str	r3, [r4, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8104854:	4c11      	ldr	r4, [pc, #68]	@ (810489c <RCCEx_PLL2_Config+0xec>)
 8104856:	6823      	ldr	r3, [r4, #0]
 8104858:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 810485c:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 810485e:	f7fd ff37 	bl	81026d0 <HAL_GetTick>
 8104862:	4605      	mov	r5, r0

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8104864:	6823      	ldr	r3, [r4, #0]
 8104866:	011b      	lsls	r3, r3, #4
 8104868:	d50f      	bpl.n	810488a <RCCEx_PLL2_Config+0xda>
    }

  }


  return status;
 810486a:	2000      	movs	r0, #0
 810486c:	e005      	b.n	810487a <RCCEx_PLL2_Config+0xca>
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 810486e:	f7fd ff2f 	bl	81026d0 <HAL_GetTick>
 8104872:	1bc0      	subs	r0, r0, r7
 8104874:	2802      	cmp	r0, #2
 8104876:	d9ab      	bls.n	81047d0 <RCCEx_PLL2_Config+0x20>
        return HAL_TIMEOUT;
 8104878:	2003      	movs	r0, #3
}
 810487a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    else if (Divider == DIVIDER_Q_UPDATE)
 810487c:	2d01      	cmp	r5, #1
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 810487e:	bf0c      	ite	eq
 8104880:	f443 1380 	orreq.w	r3, r3, #1048576	@ 0x100000
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8104884:	f443 1300 	orrne.w	r3, r3, #2097152	@ 0x200000
 8104888:	e7e3      	b.n	8104852 <RCCEx_PLL2_Config+0xa2>
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 810488a:	f7fd ff21 	bl	81026d0 <HAL_GetTick>
 810488e:	1b40      	subs	r0, r0, r5
 8104890:	2802      	cmp	r0, #2
 8104892:	d9e7      	bls.n	8104864 <RCCEx_PLL2_Config+0xb4>
 8104894:	e7f0      	b.n	8104878 <RCCEx_PLL2_Config+0xc8>
    return HAL_ERROR;
 8104896:	2001      	movs	r0, #1
 8104898:	e7ef      	b.n	810487a <RCCEx_PLL2_Config+0xca>
 810489a:	bf00      	nop
 810489c:	58024400 	.word	0x58024400

081048a0 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 81048a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 81048a2:	4c3a      	ldr	r4, [pc, #232]	@ (810498c <RCCEx_PLL3_Config+0xec>)
 81048a4:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 81048a6:	f003 0303 	and.w	r3, r3, #3
 81048aa:	2b03      	cmp	r3, #3
{
 81048ac:	4606      	mov	r6, r0
 81048ae:	460d      	mov	r5, r1
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 81048b0:	d069      	beq.n	8104986 <RCCEx_PLL3_Config+0xe6>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 81048b2:	6823      	ldr	r3, [r4, #0]
 81048b4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 81048b8:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 81048ba:	f7fd ff09 	bl	81026d0 <HAL_GetTick>
 81048be:	4607      	mov	r7, r0
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 81048c0:	6823      	ldr	r3, [r4, #0]
 81048c2:	009a      	lsls	r2, r3, #2
 81048c4:	d44b      	bmi.n	810495e <RCCEx_PLL3_Config+0xbe>
        return HAL_TIMEOUT;
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 81048c6:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 81048c8:	6832      	ldr	r2, [r6, #0]
 81048ca:	f023 737c 	bic.w	r3, r3, #66060288	@ 0x3f00000
 81048ce:	ea43 5302 	orr.w	r3, r3, r2, lsl #20
 81048d2:	62a3      	str	r3, [r4, #40]	@ 0x28
 81048d4:	68b3      	ldr	r3, [r6, #8]
 81048d6:	68f2      	ldr	r2, [r6, #12]
 81048d8:	3b01      	subs	r3, #1
 81048da:	3a01      	subs	r2, #1
 81048dc:	025b      	lsls	r3, r3, #9
 81048de:	0412      	lsls	r2, r2, #16
 81048e0:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 81048e4:	b29b      	uxth	r3, r3
 81048e6:	4313      	orrs	r3, r2
 81048e8:	6872      	ldr	r2, [r6, #4]
 81048ea:	3a01      	subs	r2, #1
 81048ec:	f3c2 0208 	ubfx	r2, r2, #0, #9
 81048f0:	4313      	orrs	r3, r2
 81048f2:	6932      	ldr	r2, [r6, #16]
 81048f4:	3a01      	subs	r2, #1
 81048f6:	0612      	lsls	r2, r2, #24
 81048f8:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 81048fc:	4313      	orrs	r3, r2
 81048fe:	6423      	str	r3, [r4, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8104900:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8104902:	6972      	ldr	r2, [r6, #20]
 8104904:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8104908:	4313      	orrs	r3, r2
 810490a:	62e3      	str	r3, [r4, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 810490c:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 810490e:	69b2      	ldr	r2, [r6, #24]
 8104910:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8104914:	4313      	orrs	r3, r2
 8104916:	62e3      	str	r3, [r4, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8104918:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 810491a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 810491e:	62e3      	str	r3, [r4, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8104920:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8104922:	69f2      	ldr	r2, [r6, #28]
 8104924:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8104928:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 810492c:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8104930:	6463      	str	r3, [r4, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8104932:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8104934:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8104938:	62e3      	str	r3, [r4, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 810493a:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
    if (Divider == DIVIDER_P_UPDATE)
 810493c:	b9b5      	cbnz	r5, 810496c <RCCEx_PLL3_Config+0xcc>
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 810493e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8104942:	62e3      	str	r3, [r4, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8104944:	4c11      	ldr	r4, [pc, #68]	@ (810498c <RCCEx_PLL3_Config+0xec>)
 8104946:	6823      	ldr	r3, [r4, #0]
 8104948:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 810494c:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 810494e:	f7fd febf 	bl	81026d0 <HAL_GetTick>
 8104952:	4605      	mov	r5, r0

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8104954:	6823      	ldr	r3, [r4, #0]
 8104956:	009b      	lsls	r3, r3, #2
 8104958:	d50f      	bpl.n	810497a <RCCEx_PLL3_Config+0xda>
    }

  }


  return status;
 810495a:	2000      	movs	r0, #0
 810495c:	e005      	b.n	810496a <RCCEx_PLL3_Config+0xca>
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 810495e:	f7fd feb7 	bl	81026d0 <HAL_GetTick>
 8104962:	1bc0      	subs	r0, r0, r7
 8104964:	2802      	cmp	r0, #2
 8104966:	d9ab      	bls.n	81048c0 <RCCEx_PLL3_Config+0x20>
        return HAL_TIMEOUT;
 8104968:	2003      	movs	r0, #3
}
 810496a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    else if (Divider == DIVIDER_Q_UPDATE)
 810496c:	2d01      	cmp	r5, #1
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 810496e:	bf0c      	ite	eq
 8104970:	f443 0300 	orreq.w	r3, r3, #8388608	@ 0x800000
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8104974:	f043 7380 	orrne.w	r3, r3, #16777216	@ 0x1000000
 8104978:	e7e3      	b.n	8104942 <RCCEx_PLL3_Config+0xa2>
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 810497a:	f7fd fea9 	bl	81026d0 <HAL_GetTick>
 810497e:	1b40      	subs	r0, r0, r5
 8104980:	2802      	cmp	r0, #2
 8104982:	d9e7      	bls.n	8104954 <RCCEx_PLL3_Config+0xb4>
 8104984:	e7f0      	b.n	8104968 <RCCEx_PLL3_Config+0xc8>
    return HAL_ERROR;
 8104986:	2001      	movs	r0, #1
 8104988:	e7ef      	b.n	810496a <RCCEx_PLL3_Config+0xca>
 810498a:	bf00      	nop
 810498c:	58024400 	.word	0x58024400

08104990 <HAL_RCCEx_PeriphCLKConfig>:
{
 8104990:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8104994:	6803      	ldr	r3, [r0, #0]
{
 8104996:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8104998:	0118      	lsls	r0, r3, #4
 810499a:	d51e      	bpl.n	81049da <HAL_RCCEx_PeriphCLKConfig+0x4a>
    switch (PeriphClkInit->SpdifrxClockSelection)
 810499c:	6eab      	ldr	r3, [r5, #104]	@ 0x68
 810499e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 81049a2:	d02b      	beq.n	81049fc <HAL_RCCEx_PeriphCLKConfig+0x6c>
 81049a4:	d80f      	bhi.n	81049c6 <HAL_RCCEx_PeriphCLKConfig+0x36>
 81049a6:	b1d3      	cbz	r3, 81049de <HAL_RCCEx_PeriphCLKConfig+0x4e>
 81049a8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 81049ac:	d01d      	beq.n	81049ea <HAL_RCCEx_PeriphCLKConfig+0x5a>
 81049ae:	2601      	movs	r6, #1
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 81049b0:	682b      	ldr	r3, [r5, #0]
 81049b2:	05d9      	lsls	r1, r3, #23
 81049b4:	d551      	bpl.n	8104a5a <HAL_RCCEx_PeriphCLKConfig+0xca>
    switch (PeriphClkInit->Sai1ClockSelection)
 81049b6:	6dab      	ldr	r3, [r5, #88]	@ 0x58
 81049b8:	2b04      	cmp	r3, #4
 81049ba:	d84d      	bhi.n	8104a58 <HAL_RCCEx_PeriphCLKConfig+0xc8>
 81049bc:	e8df f003 	tbb	[pc, r3]
 81049c0:	29463f24 	.word	0x29463f24
 81049c4:	29          	.byte	0x29
 81049c5:	00          	.byte	0x00
    switch (PeriphClkInit->SpdifrxClockSelection)
 81049c6:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 81049ca:	d1f0      	bne.n	81049ae <HAL_RCCEx_PeriphCLKConfig+0x1e>
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 81049cc:	4a85      	ldr	r2, [pc, #532]	@ (8104be4 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 81049ce:	6ea9      	ldr	r1, [r5, #104]	@ 0x68
 81049d0:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 81049d2:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 81049d6:	430b      	orrs	r3, r1
 81049d8:	6513      	str	r3, [r2, #80]	@ 0x50
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 81049da:	2600      	movs	r6, #0
 81049dc:	e7e8      	b.n	81049b0 <HAL_RCCEx_PeriphCLKConfig+0x20>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 81049de:	4a81      	ldr	r2, [pc, #516]	@ (8104be4 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 81049e0:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 81049e2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 81049e6:	62d3      	str	r3, [r2, #44]	@ 0x2c
    if (ret == HAL_OK)
 81049e8:	e7f0      	b.n	81049cc <HAL_RCCEx_PeriphCLKConfig+0x3c>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 81049ea:	2102      	movs	r1, #2
 81049ec:	f105 0008 	add.w	r0, r5, #8
 81049f0:	f7ff fede 	bl	81047b0 <RCCEx_PLL2_Config>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 81049f4:	4606      	mov	r6, r0
    if (ret == HAL_OK)
 81049f6:	2800      	cmp	r0, #0
 81049f8:	d1da      	bne.n	81049b0 <HAL_RCCEx_PeriphCLKConfig+0x20>
 81049fa:	e7e7      	b.n	81049cc <HAL_RCCEx_PeriphCLKConfig+0x3c>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 81049fc:	2102      	movs	r1, #2
 81049fe:	f105 0028 	add.w	r0, r5, #40	@ 0x28
 8104a02:	f7ff ff4d 	bl	81048a0 <RCCEx_PLL3_Config>
 8104a06:	e7f5      	b.n	81049f4 <HAL_RCCEx_PeriphCLKConfig+0x64>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8104a08:	4a76      	ldr	r2, [pc, #472]	@ (8104be4 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8104a0a:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8104a0c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8104a10:	62d3      	str	r3, [r2, #44]	@ 0x2c
    switch (PeriphClkInit->SpdifrxClockSelection)
 8104a12:	4634      	mov	r4, r6
    if (ret == HAL_OK)
 8104a14:	bb1c      	cbnz	r4, 8104a5e <HAL_RCCEx_PeriphCLKConfig+0xce>
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8104a16:	4a73      	ldr	r2, [pc, #460]	@ (8104be4 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8104a18:	6da9      	ldr	r1, [r5, #88]	@ 0x58
 8104a1a:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 8104a1c:	f023 0307 	bic.w	r3, r3, #7
 8104a20:	430b      	orrs	r3, r1
 8104a22:	6513      	str	r3, [r2, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8104a24:	682b      	ldr	r3, [r5, #0]
 8104a26:	059a      	lsls	r2, r3, #22
 8104a28:	d528      	bpl.n	8104a7c <HAL_RCCEx_PeriphCLKConfig+0xec>
    switch (PeriphClkInit->Sai23ClockSelection)
 8104a2a:	6deb      	ldr	r3, [r5, #92]	@ 0x5c
 8104a2c:	2b80      	cmp	r3, #128	@ 0x80
 8104a2e:	d043      	beq.n	8104ab8 <HAL_RCCEx_PeriphCLKConfig+0x128>
 8104a30:	d817      	bhi.n	8104a62 <HAL_RCCEx_PeriphCLKConfig+0xd2>
 8104a32:	b3a3      	cbz	r3, 8104a9e <HAL_RCCEx_PeriphCLKConfig+0x10e>
 8104a34:	2b40      	cmp	r3, #64	@ 0x40
 8104a36:	d038      	beq.n	8104aaa <HAL_RCCEx_PeriphCLKConfig+0x11a>
 8104a38:	2601      	movs	r6, #1
 8104a3a:	4634      	mov	r4, r6
 8104a3c:	e01e      	b.n	8104a7c <HAL_RCCEx_PeriphCLKConfig+0xec>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8104a3e:	2100      	movs	r1, #0
 8104a40:	f105 0008 	add.w	r0, r5, #8
 8104a44:	f7ff feb4 	bl	81047b0 <RCCEx_PLL2_Config>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8104a48:	4604      	mov	r4, r0
        break;
 8104a4a:	e7e3      	b.n	8104a14 <HAL_RCCEx_PeriphCLKConfig+0x84>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8104a4c:	2100      	movs	r1, #0
 8104a4e:	f105 0028 	add.w	r0, r5, #40	@ 0x28
 8104a52:	f7ff ff25 	bl	81048a0 <RCCEx_PLL3_Config>
 8104a56:	e7f7      	b.n	8104a48 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    switch (PeriphClkInit->Sai1ClockSelection)
 8104a58:	2601      	movs	r6, #1
 8104a5a:	4634      	mov	r4, r6
 8104a5c:	e7e2      	b.n	8104a24 <HAL_RCCEx_PeriphCLKConfig+0x94>
 8104a5e:	4626      	mov	r6, r4
 8104a60:	e7e0      	b.n	8104a24 <HAL_RCCEx_PeriphCLKConfig+0x94>
    switch (PeriphClkInit->Sai23ClockSelection)
 8104a62:	2bc0      	cmp	r3, #192	@ 0xc0
 8104a64:	d002      	beq.n	8104a6c <HAL_RCCEx_PeriphCLKConfig+0xdc>
 8104a66:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8104a6a:	d1e5      	bne.n	8104a38 <HAL_RCCEx_PeriphCLKConfig+0xa8>
    if (ret == HAL_OK)
 8104a6c:	bb54      	cbnz	r4, 8104ac4 <HAL_RCCEx_PeriphCLKConfig+0x134>
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8104a6e:	4a5d      	ldr	r2, [pc, #372]	@ (8104be4 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8104a70:	6de9      	ldr	r1, [r5, #92]	@ 0x5c
 8104a72:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 8104a74:	f423 73e0 	bic.w	r3, r3, #448	@ 0x1c0
 8104a78:	430b      	orrs	r3, r1
 8104a7a:	6513      	str	r3, [r2, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8104a7c:	682b      	ldr	r3, [r5, #0]
 8104a7e:	055b      	lsls	r3, r3, #21
 8104a80:	d531      	bpl.n	8104ae6 <HAL_RCCEx_PeriphCLKConfig+0x156>
    switch (PeriphClkInit->Sai4AClockSelection)
 8104a82:	f8d5 30a8 	ldr.w	r3, [r5, #168]	@ 0xa8
 8104a86:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8104a8a:	d049      	beq.n	8104b20 <HAL_RCCEx_PeriphCLKConfig+0x190>
 8104a8c:	d81c      	bhi.n	8104ac8 <HAL_RCCEx_PeriphCLKConfig+0x138>
 8104a8e:	2b00      	cmp	r3, #0
 8104a90:	d039      	beq.n	8104b06 <HAL_RCCEx_PeriphCLKConfig+0x176>
 8104a92:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8104a96:	d03c      	beq.n	8104b12 <HAL_RCCEx_PeriphCLKConfig+0x182>
 8104a98:	2601      	movs	r6, #1
 8104a9a:	4634      	mov	r4, r6
 8104a9c:	e023      	b.n	8104ae6 <HAL_RCCEx_PeriphCLKConfig+0x156>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8104a9e:	4a51      	ldr	r2, [pc, #324]	@ (8104be4 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8104aa0:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8104aa2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8104aa6:	62d3      	str	r3, [r2, #44]	@ 0x2c
        break;
 8104aa8:	e7e0      	b.n	8104a6c <HAL_RCCEx_PeriphCLKConfig+0xdc>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8104aaa:	2100      	movs	r1, #0
 8104aac:	f105 0008 	add.w	r0, r5, #8
 8104ab0:	f7ff fe7e 	bl	81047b0 <RCCEx_PLL2_Config>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8104ab4:	4604      	mov	r4, r0
        break;
 8104ab6:	e7d9      	b.n	8104a6c <HAL_RCCEx_PeriphCLKConfig+0xdc>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8104ab8:	2100      	movs	r1, #0
 8104aba:	f105 0028 	add.w	r0, r5, #40	@ 0x28
 8104abe:	f7ff feef 	bl	81048a0 <RCCEx_PLL3_Config>
 8104ac2:	e7f7      	b.n	8104ab4 <HAL_RCCEx_PeriphCLKConfig+0x124>
 8104ac4:	4626      	mov	r6, r4
 8104ac6:	e7d9      	b.n	8104a7c <HAL_RCCEx_PeriphCLKConfig+0xec>
    switch (PeriphClkInit->Sai4AClockSelection)
 8104ac8:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8104acc:	d002      	beq.n	8104ad4 <HAL_RCCEx_PeriphCLKConfig+0x144>
 8104ace:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8104ad2:	d1e1      	bne.n	8104a98 <HAL_RCCEx_PeriphCLKConfig+0x108>
    if (ret == HAL_OK)
 8104ad4:	bb54      	cbnz	r4, 8104b2c <HAL_RCCEx_PeriphCLKConfig+0x19c>
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8104ad6:	4a43      	ldr	r2, [pc, #268]	@ (8104be4 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8104ad8:	f8d5 10a8 	ldr.w	r1, [r5, #168]	@ 0xa8
 8104adc:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 8104ade:	f423 0360 	bic.w	r3, r3, #14680064	@ 0xe00000
 8104ae2:	430b      	orrs	r3, r1
 8104ae4:	6593      	str	r3, [r2, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8104ae6:	682b      	ldr	r3, [r5, #0]
 8104ae8:	051f      	lsls	r7, r3, #20
 8104aea:	d530      	bpl.n	8104b4e <HAL_RCCEx_PeriphCLKConfig+0x1be>
    switch (PeriphClkInit->Sai4BClockSelection)
 8104aec:	f8d5 30ac 	ldr.w	r3, [r5, #172]	@ 0xac
 8104af0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8104af4:	d045      	beq.n	8104b82 <HAL_RCCEx_PeriphCLKConfig+0x1f2>
 8104af6:	d81b      	bhi.n	8104b30 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
 8104af8:	b3b3      	cbz	r3, 8104b68 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
 8104afa:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8104afe:	d039      	beq.n	8104b74 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
 8104b00:	2601      	movs	r6, #1
 8104b02:	4634      	mov	r4, r6
 8104b04:	e023      	b.n	8104b4e <HAL_RCCEx_PeriphCLKConfig+0x1be>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8104b06:	4a37      	ldr	r2, [pc, #220]	@ (8104be4 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8104b08:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8104b0a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8104b0e:	62d3      	str	r3, [r2, #44]	@ 0x2c
        break;
 8104b10:	e7e0      	b.n	8104ad4 <HAL_RCCEx_PeriphCLKConfig+0x144>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8104b12:	2100      	movs	r1, #0
 8104b14:	f105 0008 	add.w	r0, r5, #8
 8104b18:	f7ff fe4a 	bl	81047b0 <RCCEx_PLL2_Config>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8104b1c:	4604      	mov	r4, r0
        break;
 8104b1e:	e7d9      	b.n	8104ad4 <HAL_RCCEx_PeriphCLKConfig+0x144>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8104b20:	2100      	movs	r1, #0
 8104b22:	f105 0028 	add.w	r0, r5, #40	@ 0x28
 8104b26:	f7ff febb 	bl	81048a0 <RCCEx_PLL3_Config>
 8104b2a:	e7f7      	b.n	8104b1c <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8104b2c:	4626      	mov	r6, r4
 8104b2e:	e7da      	b.n	8104ae6 <HAL_RCCEx_PeriphCLKConfig+0x156>
    switch (PeriphClkInit->Sai4BClockSelection)
 8104b30:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8104b34:	d002      	beq.n	8104b3c <HAL_RCCEx_PeriphCLKConfig+0x1ac>
 8104b36:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8104b3a:	d1e1      	bne.n	8104b00 <HAL_RCCEx_PeriphCLKConfig+0x170>
    if (ret == HAL_OK)
 8104b3c:	bb3c      	cbnz	r4, 8104b8e <HAL_RCCEx_PeriphCLKConfig+0x1fe>
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8104b3e:	4a29      	ldr	r2, [pc, #164]	@ (8104be4 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8104b40:	f8d5 10ac 	ldr.w	r1, [r5, #172]	@ 0xac
 8104b44:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 8104b46:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8104b4a:	430b      	orrs	r3, r1
 8104b4c:	6593      	str	r3, [r2, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8104b4e:	682b      	ldr	r3, [r5, #0]
 8104b50:	0198      	lsls	r0, r3, #6
 8104b52:	d528      	bpl.n	8104ba6 <HAL_RCCEx_PeriphCLKConfig+0x216>
    switch (PeriphClkInit->QspiClockSelection)
 8104b54:	6ceb      	ldr	r3, [r5, #76]	@ 0x4c
 8104b56:	2b20      	cmp	r3, #32
 8104b58:	d03b      	beq.n	8104bd2 <HAL_RCCEx_PeriphCLKConfig+0x242>
 8104b5a:	d81a      	bhi.n	8104b92 <HAL_RCCEx_PeriphCLKConfig+0x202>
 8104b5c:	b1db      	cbz	r3, 8104b96 <HAL_RCCEx_PeriphCLKConfig+0x206>
 8104b5e:	2b10      	cmp	r3, #16
 8104b60:	d031      	beq.n	8104bc6 <HAL_RCCEx_PeriphCLKConfig+0x236>
 8104b62:	2601      	movs	r6, #1
 8104b64:	4634      	mov	r4, r6
 8104b66:	e01e      	b.n	8104ba6 <HAL_RCCEx_PeriphCLKConfig+0x216>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8104b68:	4a1e      	ldr	r2, [pc, #120]	@ (8104be4 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8104b6a:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8104b6c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8104b70:	62d3      	str	r3, [r2, #44]	@ 0x2c
        break;
 8104b72:	e7e3      	b.n	8104b3c <HAL_RCCEx_PeriphCLKConfig+0x1ac>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8104b74:	2100      	movs	r1, #0
 8104b76:	f105 0008 	add.w	r0, r5, #8
 8104b7a:	f7ff fe19 	bl	81047b0 <RCCEx_PLL2_Config>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8104b7e:	4604      	mov	r4, r0
        break;
 8104b80:	e7dc      	b.n	8104b3c <HAL_RCCEx_PeriphCLKConfig+0x1ac>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8104b82:	2100      	movs	r1, #0
 8104b84:	f105 0028 	add.w	r0, r5, #40	@ 0x28
 8104b88:	f7ff fe8a 	bl	81048a0 <RCCEx_PLL3_Config>
 8104b8c:	e7f7      	b.n	8104b7e <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8104b8e:	4626      	mov	r6, r4
 8104b90:	e7dd      	b.n	8104b4e <HAL_RCCEx_PeriphCLKConfig+0x1be>
    switch (PeriphClkInit->QspiClockSelection)
 8104b92:	2b30      	cmp	r3, #48	@ 0x30
 8104b94:	d1e5      	bne.n	8104b62 <HAL_RCCEx_PeriphCLKConfig+0x1d2>
    if (ret == HAL_OK)
 8104b96:	bb1c      	cbnz	r4, 8104be0 <HAL_RCCEx_PeriphCLKConfig+0x250>
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8104b98:	4a12      	ldr	r2, [pc, #72]	@ (8104be4 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8104b9a:	6ce9      	ldr	r1, [r5, #76]	@ 0x4c
 8104b9c:	6cd3      	ldr	r3, [r2, #76]	@ 0x4c
 8104b9e:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8104ba2:	430b      	orrs	r3, r1
 8104ba4:	64d3      	str	r3, [r2, #76]	@ 0x4c
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8104ba6:	682b      	ldr	r3, [r5, #0]
 8104ba8:	04d9      	lsls	r1, r3, #19
 8104baa:	d52c      	bpl.n	8104c06 <HAL_RCCEx_PeriphCLKConfig+0x276>
    switch (PeriphClkInit->Spi123ClockSelection)
 8104bac:	6e2b      	ldr	r3, [r5, #96]	@ 0x60
 8104bae:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8104bb2:	d076      	beq.n	8104ca2 <HAL_RCCEx_PeriphCLKConfig+0x312>
 8104bb4:	d818      	bhi.n	8104be8 <HAL_RCCEx_PeriphCLKConfig+0x258>
 8104bb6:	2b00      	cmp	r3, #0
 8104bb8:	d066      	beq.n	8104c88 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
 8104bba:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8104bbe:	d069      	beq.n	8104c94 <HAL_RCCEx_PeriphCLKConfig+0x304>
 8104bc0:	2601      	movs	r6, #1
 8104bc2:	4634      	mov	r4, r6
 8104bc4:	e01f      	b.n	8104c06 <HAL_RCCEx_PeriphCLKConfig+0x276>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8104bc6:	4a07      	ldr	r2, [pc, #28]	@ (8104be4 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8104bc8:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8104bca:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8104bce:	62d3      	str	r3, [r2, #44]	@ 0x2c
        break;
 8104bd0:	e7e1      	b.n	8104b96 <HAL_RCCEx_PeriphCLKConfig+0x206>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8104bd2:	2102      	movs	r1, #2
 8104bd4:	f105 0008 	add.w	r0, r5, #8
 8104bd8:	f7ff fdea 	bl	81047b0 <RCCEx_PLL2_Config>
 8104bdc:	4604      	mov	r4, r0
        break;
 8104bde:	e7da      	b.n	8104b96 <HAL_RCCEx_PeriphCLKConfig+0x206>
 8104be0:	4626      	mov	r6, r4
 8104be2:	e7e0      	b.n	8104ba6 <HAL_RCCEx_PeriphCLKConfig+0x216>
 8104be4:	58024400 	.word	0x58024400
    switch (PeriphClkInit->Spi123ClockSelection)
 8104be8:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8104bec:	d002      	beq.n	8104bf4 <HAL_RCCEx_PeriphCLKConfig+0x264>
 8104bee:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8104bf2:	d1e5      	bne.n	8104bc0 <HAL_RCCEx_PeriphCLKConfig+0x230>
    if (ret == HAL_OK)
 8104bf4:	2c00      	cmp	r4, #0
 8104bf6:	d15a      	bne.n	8104cae <HAL_RCCEx_PeriphCLKConfig+0x31e>
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8104bf8:	4a9e      	ldr	r2, [pc, #632]	@ (8104e74 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8104bfa:	6e29      	ldr	r1, [r5, #96]	@ 0x60
 8104bfc:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 8104bfe:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8104c02:	430b      	orrs	r3, r1
 8104c04:	6513      	str	r3, [r2, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8104c06:	682b      	ldr	r3, [r5, #0]
 8104c08:	049a      	lsls	r2, r3, #18
 8104c0a:	d50b      	bpl.n	8104c24 <HAL_RCCEx_PeriphCLKConfig+0x294>
    switch (PeriphClkInit->Spi45ClockSelection)
 8104c0c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8104c0e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8104c12:	d066      	beq.n	8104ce2 <HAL_RCCEx_PeriphCLKConfig+0x352>
 8104c14:	d84d      	bhi.n	8104cb2 <HAL_RCCEx_PeriphCLKConfig+0x322>
 8104c16:	2b00      	cmp	r3, #0
 8104c18:	d053      	beq.n	8104cc2 <HAL_RCCEx_PeriphCLKConfig+0x332>
 8104c1a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8104c1e:	d059      	beq.n	8104cd4 <HAL_RCCEx_PeriphCLKConfig+0x344>
 8104c20:	2601      	movs	r6, #1
 8104c22:	4634      	mov	r4, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8104c24:	682b      	ldr	r3, [r5, #0]
 8104c26:	045b      	lsls	r3, r3, #17
 8104c28:	d50c      	bpl.n	8104c44 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
    switch (PeriphClkInit->Spi6ClockSelection)
 8104c2a:	f8d5 30b0 	ldr.w	r3, [r5, #176]	@ 0xb0
 8104c2e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8104c32:	d077      	beq.n	8104d24 <HAL_RCCEx_PeriphCLKConfig+0x394>
 8104c34:	d85d      	bhi.n	8104cf2 <HAL_RCCEx_PeriphCLKConfig+0x362>
 8104c36:	2b00      	cmp	r3, #0
 8104c38:	d063      	beq.n	8104d02 <HAL_RCCEx_PeriphCLKConfig+0x372>
 8104c3a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8104c3e:	d06a      	beq.n	8104d16 <HAL_RCCEx_PeriphCLKConfig+0x386>
 8104c40:	2601      	movs	r6, #1
 8104c42:	4634      	mov	r4, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8104c44:	682b      	ldr	r3, [r5, #0]
 8104c46:	041f      	lsls	r7, r3, #16
 8104c48:	d511      	bpl.n	8104c6e <HAL_RCCEx_PeriphCLKConfig+0x2de>
    switch (PeriphClkInit->FdcanClockSelection)
 8104c4a:	6f2b      	ldr	r3, [r5, #112]	@ 0x70
 8104c4c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8104c50:	d070      	beq.n	8104d34 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
 8104c52:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8104c56:	d073      	beq.n	8104d40 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
 8104c58:	2b00      	cmp	r3, #0
 8104c5a:	d178      	bne.n	8104d4e <HAL_RCCEx_PeriphCLKConfig+0x3be>
    if (ret == HAL_OK)
 8104c5c:	2c00      	cmp	r4, #0
 8104c5e:	d179      	bne.n	8104d54 <HAL_RCCEx_PeriphCLKConfig+0x3c4>
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8104c60:	4a84      	ldr	r2, [pc, #528]	@ (8104e74 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8104c62:	6f29      	ldr	r1, [r5, #112]	@ 0x70
 8104c64:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 8104c66:	f023 5340 	bic.w	r3, r3, #805306368	@ 0x30000000
 8104c6a:	430b      	orrs	r3, r1
 8104c6c:	6513      	str	r3, [r2, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8104c6e:	682b      	ldr	r3, [r5, #0]
 8104c70:	01d8      	lsls	r0, r3, #7
 8104c72:	d57f      	bpl.n	8104d74 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    switch (PeriphClkInit->FmcClockSelection)
 8104c74:	6cab      	ldr	r3, [r5, #72]	@ 0x48
 8104c76:	2b03      	cmp	r3, #3
 8104c78:	f200 80d8 	bhi.w	8104e2c <HAL_RCCEx_PeriphCLKConfig+0x49c>
 8104c7c:	e8df f013 	tbh	[pc, r3, lsl #1]
 8104c80:	006c0071 	.word	0x006c0071
 8104c84:	007100cf 	.word	0x007100cf
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8104c88:	4a7a      	ldr	r2, [pc, #488]	@ (8104e74 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8104c8a:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8104c8c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8104c90:	62d3      	str	r3, [r2, #44]	@ 0x2c
        break;
 8104c92:	e7af      	b.n	8104bf4 <HAL_RCCEx_PeriphCLKConfig+0x264>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8104c94:	2100      	movs	r1, #0
 8104c96:	f105 0008 	add.w	r0, r5, #8
 8104c9a:	f7ff fd89 	bl	81047b0 <RCCEx_PLL2_Config>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8104c9e:	4604      	mov	r4, r0
        break;
 8104ca0:	e7a8      	b.n	8104bf4 <HAL_RCCEx_PeriphCLKConfig+0x264>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8104ca2:	2100      	movs	r1, #0
 8104ca4:	f105 0028 	add.w	r0, r5, #40	@ 0x28
 8104ca8:	f7ff fdfa 	bl	81048a0 <RCCEx_PLL3_Config>
 8104cac:	e7f7      	b.n	8104c9e <HAL_RCCEx_PeriphCLKConfig+0x30e>
 8104cae:	4626      	mov	r6, r4
 8104cb0:	e7a9      	b.n	8104c06 <HAL_RCCEx_PeriphCLKConfig+0x276>
    switch (PeriphClkInit->Spi45ClockSelection)
 8104cb2:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8104cb6:	f5b2 2f80 	cmp.w	r2, #262144	@ 0x40000
 8104cba:	d002      	beq.n	8104cc2 <HAL_RCCEx_PeriphCLKConfig+0x332>
 8104cbc:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8104cc0:	d1ae      	bne.n	8104c20 <HAL_RCCEx_PeriphCLKConfig+0x290>
    if (ret == HAL_OK)
 8104cc2:	b9a4      	cbnz	r4, 8104cee <HAL_RCCEx_PeriphCLKConfig+0x35e>
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8104cc4:	4a6b      	ldr	r2, [pc, #428]	@ (8104e74 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8104cc6:	6e69      	ldr	r1, [r5, #100]	@ 0x64
 8104cc8:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 8104cca:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 8104cce:	430b      	orrs	r3, r1
 8104cd0:	6513      	str	r3, [r2, #80]	@ 0x50
 8104cd2:	e7a7      	b.n	8104c24 <HAL_RCCEx_PeriphCLKConfig+0x294>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8104cd4:	2101      	movs	r1, #1
 8104cd6:	f105 0008 	add.w	r0, r5, #8
 8104cda:	f7ff fd69 	bl	81047b0 <RCCEx_PLL2_Config>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8104cde:	4604      	mov	r4, r0
        break;
 8104ce0:	e7ef      	b.n	8104cc2 <HAL_RCCEx_PeriphCLKConfig+0x332>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8104ce2:	2101      	movs	r1, #1
 8104ce4:	f105 0028 	add.w	r0, r5, #40	@ 0x28
 8104ce8:	f7ff fdda 	bl	81048a0 <RCCEx_PLL3_Config>
 8104cec:	e7f7      	b.n	8104cde <HAL_RCCEx_PeriphCLKConfig+0x34e>
 8104cee:	4626      	mov	r6, r4
 8104cf0:	e798      	b.n	8104c24 <HAL_RCCEx_PeriphCLKConfig+0x294>
    switch (PeriphClkInit->Spi6ClockSelection)
 8104cf2:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8104cf6:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
 8104cfa:	d002      	beq.n	8104d02 <HAL_RCCEx_PeriphCLKConfig+0x372>
 8104cfc:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8104d00:	d19e      	bne.n	8104c40 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
    if (ret == HAL_OK)
 8104d02:	b9ac      	cbnz	r4, 8104d30 <HAL_RCCEx_PeriphCLKConfig+0x3a0>
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8104d04:	4a5b      	ldr	r2, [pc, #364]	@ (8104e74 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8104d06:	f8d5 10b0 	ldr.w	r1, [r5, #176]	@ 0xb0
 8104d0a:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 8104d0c:	f023 43e0 	bic.w	r3, r3, #1879048192	@ 0x70000000
 8104d10:	430b      	orrs	r3, r1
 8104d12:	6593      	str	r3, [r2, #88]	@ 0x58
 8104d14:	e796      	b.n	8104c44 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8104d16:	2101      	movs	r1, #1
 8104d18:	f105 0008 	add.w	r0, r5, #8
 8104d1c:	f7ff fd48 	bl	81047b0 <RCCEx_PLL2_Config>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8104d20:	4604      	mov	r4, r0
        break;
 8104d22:	e7ee      	b.n	8104d02 <HAL_RCCEx_PeriphCLKConfig+0x372>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8104d24:	2101      	movs	r1, #1
 8104d26:	f105 0028 	add.w	r0, r5, #40	@ 0x28
 8104d2a:	f7ff fdb9 	bl	81048a0 <RCCEx_PLL3_Config>
 8104d2e:	e7f7      	b.n	8104d20 <HAL_RCCEx_PeriphCLKConfig+0x390>
 8104d30:	4626      	mov	r6, r4
 8104d32:	e787      	b.n	8104c44 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8104d34:	4a4f      	ldr	r2, [pc, #316]	@ (8104e74 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8104d36:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8104d38:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8104d3c:	62d3      	str	r3, [r2, #44]	@ 0x2c
        break;
 8104d3e:	e78d      	b.n	8104c5c <HAL_RCCEx_PeriphCLKConfig+0x2cc>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8104d40:	2101      	movs	r1, #1
 8104d42:	f105 0008 	add.w	r0, r5, #8
 8104d46:	f7ff fd33 	bl	81047b0 <RCCEx_PLL2_Config>
 8104d4a:	4604      	mov	r4, r0
        break;
 8104d4c:	e786      	b.n	8104c5c <HAL_RCCEx_PeriphCLKConfig+0x2cc>
    switch (PeriphClkInit->FdcanClockSelection)
 8104d4e:	2601      	movs	r6, #1
 8104d50:	4634      	mov	r4, r6
 8104d52:	e78c      	b.n	8104c6e <HAL_RCCEx_PeriphCLKConfig+0x2de>
 8104d54:	4626      	mov	r6, r4
 8104d56:	e78a      	b.n	8104c6e <HAL_RCCEx_PeriphCLKConfig+0x2de>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8104d58:	4a46      	ldr	r2, [pc, #280]	@ (8104e74 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8104d5a:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8104d5c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8104d60:	62d3      	str	r3, [r2, #44]	@ 0x2c
    if (ret == HAL_OK)
 8104d62:	2c00      	cmp	r4, #0
 8104d64:	d165      	bne.n	8104e32 <HAL_RCCEx_PeriphCLKConfig+0x4a2>
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8104d66:	4a43      	ldr	r2, [pc, #268]	@ (8104e74 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8104d68:	6ca9      	ldr	r1, [r5, #72]	@ 0x48
 8104d6a:	6cd3      	ldr	r3, [r2, #76]	@ 0x4c
 8104d6c:	f023 0303 	bic.w	r3, r3, #3
 8104d70:	430b      	orrs	r3, r1
 8104d72:	64d3      	str	r3, [r2, #76]	@ 0x4c
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8104d74:	682b      	ldr	r3, [r5, #0]
 8104d76:	0259      	lsls	r1, r3, #9
 8104d78:	d539      	bpl.n	8104dee <HAL_RCCEx_PeriphCLKConfig+0x45e>
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8104d7a:	4f3f      	ldr	r7, [pc, #252]	@ (8104e78 <HAL_RCCEx_PeriphCLKConfig+0x4e8>)
 8104d7c:	683b      	ldr	r3, [r7, #0]
 8104d7e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8104d82:	603b      	str	r3, [r7, #0]
    tickstart = HAL_GetTick();
 8104d84:	f7fd fca4 	bl	81026d0 <HAL_GetTick>
 8104d88:	4680      	mov	r8, r0
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8104d8a:	683b      	ldr	r3, [r7, #0]
 8104d8c:	05da      	lsls	r2, r3, #23
 8104d8e:	d552      	bpl.n	8104e36 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
    if (ret == HAL_OK)
 8104d90:	2c00      	cmp	r4, #0
 8104d92:	d175      	bne.n	8104e80 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8104d94:	4b37      	ldr	r3, [pc, #220]	@ (8104e74 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8104d96:	f8d5 00b4 	ldr.w	r0, [r5, #180]	@ 0xb4
 8104d9a:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8104d9c:	4042      	eors	r2, r0
 8104d9e:	f412 7f40 	tst.w	r2, #768	@ 0x300
 8104da2:	d00b      	beq.n	8104dbc <HAL_RCCEx_PeriphCLKConfig+0x42c>
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8104da4:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_FORCE();
 8104da6:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8104da8:	f441 3180 	orr.w	r1, r1, #65536	@ 0x10000
 8104dac:	6719      	str	r1, [r3, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8104dae:	6f19      	ldr	r1, [r3, #112]	@ 0x70
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8104db0:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
        __HAL_RCC_BACKUPRESET_RELEASE();
 8104db4:	f421 3180 	bic.w	r1, r1, #65536	@ 0x10000
 8104db8:	6719      	str	r1, [r3, #112]	@ 0x70
        RCC->BDCR = tmpreg;
 8104dba:	671a      	str	r2, [r3, #112]	@ 0x70
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8104dbc:	f5b0 7f80 	cmp.w	r0, #256	@ 0x100
 8104dc0:	d042      	beq.n	8104e48 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8104dc2:	f8d5 30b4 	ldr.w	r3, [r5, #180]	@ 0xb4
 8104dc6:	492b      	ldr	r1, [pc, #172]	@ (8104e74 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8104dc8:	f403 7240 	and.w	r2, r3, #768	@ 0x300
 8104dcc:	f5b2 7f40 	cmp.w	r2, #768	@ 0x300
 8104dd0:	d14b      	bne.n	8104e6a <HAL_RCCEx_PeriphCLKConfig+0x4da>
 8104dd2:	6908      	ldr	r0, [r1, #16]
 8104dd4:	4a29      	ldr	r2, [pc, #164]	@ (8104e7c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8104dd6:	f420 507c 	bic.w	r0, r0, #16128	@ 0x3f00
 8104dda:	ea02 1213 	and.w	r2, r2, r3, lsr #4
 8104dde:	4302      	orrs	r2, r0
 8104de0:	610a      	str	r2, [r1, #16]
 8104de2:	4a24      	ldr	r2, [pc, #144]	@ (8104e74 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8104de4:	6f11      	ldr	r1, [r2, #112]	@ 0x70
 8104de6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8104dea:	430b      	orrs	r3, r1
 8104dec:	6713      	str	r3, [r2, #112]	@ 0x70
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8104dee:	682b      	ldr	r3, [r5, #0]
 8104df0:	07d8      	lsls	r0, r3, #31
 8104df2:	d509      	bpl.n	8104e08 <HAL_RCCEx_PeriphCLKConfig+0x478>
    switch (PeriphClkInit->Usart16ClockSelection)
 8104df4:	6feb      	ldr	r3, [r5, #124]	@ 0x7c
 8104df6:	2b10      	cmp	r3, #16
 8104df8:	d05a      	beq.n	8104eb0 <HAL_RCCEx_PeriphCLKConfig+0x520>
 8104dfa:	d843      	bhi.n	8104e84 <HAL_RCCEx_PeriphCLKConfig+0x4f4>
 8104dfc:	2b00      	cmp	r3, #0
 8104dfe:	d047      	beq.n	8104e90 <HAL_RCCEx_PeriphCLKConfig+0x500>
 8104e00:	2b08      	cmp	r3, #8
 8104e02:	d04e      	beq.n	8104ea2 <HAL_RCCEx_PeriphCLKConfig+0x512>
 8104e04:	2601      	movs	r6, #1
 8104e06:	4634      	mov	r4, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8104e08:	682b      	ldr	r3, [r5, #0]
 8104e0a:	0799      	lsls	r1, r3, #30
 8104e0c:	d566      	bpl.n	8104edc <HAL_RCCEx_PeriphCLKConfig+0x54c>
    switch (PeriphClkInit->Usart234578ClockSelection)
 8104e0e:	6fab      	ldr	r3, [r5, #120]	@ 0x78
 8104e10:	2b05      	cmp	r3, #5
 8104e12:	d879      	bhi.n	8104f08 <HAL_RCCEx_PeriphCLKConfig+0x578>
 8104e14:	e8df f003 	tbb	[pc, r3]
 8104e18:	5a72545a 	.word	0x5a72545a
 8104e1c:	5a5a      	.short	0x5a5a
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8104e1e:	2102      	movs	r1, #2
 8104e20:	f105 0008 	add.w	r0, r5, #8
 8104e24:	f7ff fcc4 	bl	81047b0 <RCCEx_PLL2_Config>
 8104e28:	4604      	mov	r4, r0
        break;
 8104e2a:	e79a      	b.n	8104d62 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
    switch (PeriphClkInit->FmcClockSelection)
 8104e2c:	2601      	movs	r6, #1
 8104e2e:	4634      	mov	r4, r6
 8104e30:	e7a0      	b.n	8104d74 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8104e32:	4626      	mov	r6, r4
 8104e34:	e79e      	b.n	8104d74 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8104e36:	f7fd fc4b 	bl	81026d0 <HAL_GetTick>
 8104e3a:	eba0 0008 	sub.w	r0, r0, r8
 8104e3e:	2864      	cmp	r0, #100	@ 0x64
 8104e40:	d9a3      	bls.n	8104d8a <HAL_RCCEx_PeriphCLKConfig+0x3fa>
        ret = HAL_TIMEOUT;
 8104e42:	2603      	movs	r6, #3
 8104e44:	4634      	mov	r4, r6
 8104e46:	e7d2      	b.n	8104dee <HAL_RCCEx_PeriphCLKConfig+0x45e>
        tickstart = HAL_GetTick();
 8104e48:	f7fd fc42 	bl	81026d0 <HAL_GetTick>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8104e4c:	f8df 8024 	ldr.w	r8, [pc, #36]	@ 8104e74 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
        tickstart = HAL_GetTick();
 8104e50:	4607      	mov	r7, r0
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8104e52:	f241 3988 	movw	r9, #5000	@ 0x1388
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8104e56:	f8d8 3070 	ldr.w	r3, [r8, #112]	@ 0x70
 8104e5a:	079b      	lsls	r3, r3, #30
 8104e5c:	d4b1      	bmi.n	8104dc2 <HAL_RCCEx_PeriphCLKConfig+0x432>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8104e5e:	f7fd fc37 	bl	81026d0 <HAL_GetTick>
 8104e62:	1bc0      	subs	r0, r0, r7
 8104e64:	4548      	cmp	r0, r9
 8104e66:	d9f6      	bls.n	8104e56 <HAL_RCCEx_PeriphCLKConfig+0x4c6>
 8104e68:	e7eb      	b.n	8104e42 <HAL_RCCEx_PeriphCLKConfig+0x4b2>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8104e6a:	690a      	ldr	r2, [r1, #16]
 8104e6c:	f422 527c 	bic.w	r2, r2, #16128	@ 0x3f00
 8104e70:	e7b6      	b.n	8104de0 <HAL_RCCEx_PeriphCLKConfig+0x450>
 8104e72:	bf00      	nop
 8104e74:	58024400 	.word	0x58024400
 8104e78:	58024800 	.word	0x58024800
 8104e7c:	00ffffcf 	.word	0x00ffffcf
 8104e80:	4626      	mov	r6, r4
 8104e82:	e7b4      	b.n	8104dee <HAL_RCCEx_PeriphCLKConfig+0x45e>
    switch (PeriphClkInit->Usart16ClockSelection)
 8104e84:	f023 0208 	bic.w	r2, r3, #8
 8104e88:	2a20      	cmp	r2, #32
 8104e8a:	d001      	beq.n	8104e90 <HAL_RCCEx_PeriphCLKConfig+0x500>
 8104e8c:	2b18      	cmp	r3, #24
 8104e8e:	d1b9      	bne.n	8104e04 <HAL_RCCEx_PeriphCLKConfig+0x474>
    if (ret == HAL_OK)
 8104e90:	b9a4      	cbnz	r4, 8104ebc <HAL_RCCEx_PeriphCLKConfig+0x52c>
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8104e92:	4a20      	ldr	r2, [pc, #128]	@ (8104f14 <HAL_RCCEx_PeriphCLKConfig+0x584>)
 8104e94:	6fe9      	ldr	r1, [r5, #124]	@ 0x7c
 8104e96:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 8104e98:	f023 0338 	bic.w	r3, r3, #56	@ 0x38
 8104e9c:	430b      	orrs	r3, r1
 8104e9e:	6553      	str	r3, [r2, #84]	@ 0x54
 8104ea0:	e7b2      	b.n	8104e08 <HAL_RCCEx_PeriphCLKConfig+0x478>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8104ea2:	2101      	movs	r1, #1
 8104ea4:	f105 0008 	add.w	r0, r5, #8
 8104ea8:	f7ff fc82 	bl	81047b0 <RCCEx_PLL2_Config>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8104eac:	4604      	mov	r4, r0
        break;
 8104eae:	e7ef      	b.n	8104e90 <HAL_RCCEx_PeriphCLKConfig+0x500>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8104eb0:	2101      	movs	r1, #1
 8104eb2:	f105 0028 	add.w	r0, r5, #40	@ 0x28
 8104eb6:	f7ff fcf3 	bl	81048a0 <RCCEx_PLL3_Config>
 8104eba:	e7f7      	b.n	8104eac <HAL_RCCEx_PeriphCLKConfig+0x51c>
 8104ebc:	4626      	mov	r6, r4
 8104ebe:	e7a3      	b.n	8104e08 <HAL_RCCEx_PeriphCLKConfig+0x478>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8104ec0:	2101      	movs	r1, #1
 8104ec2:	f105 0008 	add.w	r0, r5, #8
 8104ec6:	f7ff fc73 	bl	81047b0 <RCCEx_PLL2_Config>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8104eca:	4604      	mov	r4, r0
    if (ret == HAL_OK)
 8104ecc:	b9fc      	cbnz	r4, 8104f0e <HAL_RCCEx_PeriphCLKConfig+0x57e>
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8104ece:	4a11      	ldr	r2, [pc, #68]	@ (8104f14 <HAL_RCCEx_PeriphCLKConfig+0x584>)
 8104ed0:	6fa9      	ldr	r1, [r5, #120]	@ 0x78
 8104ed2:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 8104ed4:	f023 0307 	bic.w	r3, r3, #7
 8104ed8:	430b      	orrs	r3, r1
 8104eda:	6553      	str	r3, [r2, #84]	@ 0x54
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8104edc:	682b      	ldr	r3, [r5, #0]
 8104ede:	075a      	lsls	r2, r3, #29
 8104ee0:	d52b      	bpl.n	8104f3a <HAL_RCCEx_PeriphCLKConfig+0x5aa>
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8104ee2:	f8d5 3094 	ldr.w	r3, [r5, #148]	@ 0x94
 8104ee6:	2b05      	cmp	r3, #5
 8104ee8:	f200 816e 	bhi.w	81051c8 <HAL_RCCEx_PeriphCLKConfig+0x838>
 8104eec:	e8df f013 	tbh	[pc, r3, lsl #1]
 8104ef0:	0014001a 	.word	0x0014001a
 8104ef4:	001a0166 	.word	0x001a0166
 8104ef8:	001a001a 	.word	0x001a001a
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8104efc:	2101      	movs	r1, #1
 8104efe:	f105 0028 	add.w	r0, r5, #40	@ 0x28
 8104f02:	f7ff fccd 	bl	81048a0 <RCCEx_PLL3_Config>
 8104f06:	e7e0      	b.n	8104eca <HAL_RCCEx_PeriphCLKConfig+0x53a>
    switch (PeriphClkInit->Usart234578ClockSelection)
 8104f08:	2601      	movs	r6, #1
 8104f0a:	4634      	mov	r4, r6
 8104f0c:	e7e6      	b.n	8104edc <HAL_RCCEx_PeriphCLKConfig+0x54c>
 8104f0e:	4626      	mov	r6, r4
 8104f10:	e7e4      	b.n	8104edc <HAL_RCCEx_PeriphCLKConfig+0x54c>
 8104f12:	bf00      	nop
 8104f14:	58024400 	.word	0x58024400
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8104f18:	2101      	movs	r1, #1
 8104f1a:	f105 0008 	add.w	r0, r5, #8
 8104f1e:	f7ff fc47 	bl	81047b0 <RCCEx_PLL2_Config>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8104f22:	4604      	mov	r4, r0
    if (ret == HAL_OK)
 8104f24:	2c00      	cmp	r4, #0
 8104f26:	f040 8152 	bne.w	81051ce <HAL_RCCEx_PeriphCLKConfig+0x83e>
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8104f2a:	4aaa      	ldr	r2, [pc, #680]	@ (81051d4 <HAL_RCCEx_PeriphCLKConfig+0x844>)
 8104f2c:	f8d5 1094 	ldr.w	r1, [r5, #148]	@ 0x94
 8104f30:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 8104f32:	f023 0307 	bic.w	r3, r3, #7
 8104f36:	430b      	orrs	r3, r1
 8104f38:	6593      	str	r3, [r2, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8104f3a:	682b      	ldr	r3, [r5, #0]
 8104f3c:	069b      	lsls	r3, r3, #26
 8104f3e:	d510      	bpl.n	8104f62 <HAL_RCCEx_PeriphCLKConfig+0x5d2>
    switch (PeriphClkInit->Lptim1ClockSelection)
 8104f40:	f8d5 3090 	ldr.w	r3, [r5, #144]	@ 0x90
 8104f44:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8104f48:	f000 8160 	beq.w	810520c <HAL_RCCEx_PeriphCLKConfig+0x87c>
 8104f4c:	f200 8144 	bhi.w	81051d8 <HAL_RCCEx_PeriphCLKConfig+0x848>
 8104f50:	2b00      	cmp	r3, #0
 8104f52:	f000 814a 	beq.w	81051ea <HAL_RCCEx_PeriphCLKConfig+0x85a>
 8104f56:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8104f5a:	f000 8150 	beq.w	81051fe <HAL_RCCEx_PeriphCLKConfig+0x86e>
 8104f5e:	2601      	movs	r6, #1
 8104f60:	4634      	mov	r4, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8104f62:	682b      	ldr	r3, [r5, #0]
 8104f64:	065f      	lsls	r7, r3, #25
 8104f66:	d510      	bpl.n	8104f8a <HAL_RCCEx_PeriphCLKConfig+0x5fa>
    switch (PeriphClkInit->Lptim2ClockSelection)
 8104f68:	f8d5 309c 	ldr.w	r3, [r5, #156]	@ 0x9c
 8104f6c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8104f70:	f000 816e 	beq.w	8105250 <HAL_RCCEx_PeriphCLKConfig+0x8c0>
 8104f74:	f200 8152 	bhi.w	810521c <HAL_RCCEx_PeriphCLKConfig+0x88c>
 8104f78:	2b00      	cmp	r3, #0
 8104f7a:	f000 8158 	beq.w	810522e <HAL_RCCEx_PeriphCLKConfig+0x89e>
 8104f7e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8104f82:	f000 815e 	beq.w	8105242 <HAL_RCCEx_PeriphCLKConfig+0x8b2>
 8104f86:	2601      	movs	r6, #1
 8104f88:	4634      	mov	r4, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8104f8a:	682b      	ldr	r3, [r5, #0]
 8104f8c:	0618      	lsls	r0, r3, #24
 8104f8e:	d510      	bpl.n	8104fb2 <HAL_RCCEx_PeriphCLKConfig+0x622>
    switch (PeriphClkInit->Lptim345ClockSelection)
 8104f90:	f8d5 30a0 	ldr.w	r3, [r5, #160]	@ 0xa0
 8104f94:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8104f98:	f000 817c 	beq.w	8105294 <HAL_RCCEx_PeriphCLKConfig+0x904>
 8104f9c:	f200 8160 	bhi.w	8105260 <HAL_RCCEx_PeriphCLKConfig+0x8d0>
 8104fa0:	2b00      	cmp	r3, #0
 8104fa2:	f000 8166 	beq.w	8105272 <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 8104fa6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8104faa:	f000 816c 	beq.w	8105286 <HAL_RCCEx_PeriphCLKConfig+0x8f6>
 8104fae:	2601      	movs	r6, #1
 8104fb0:	4634      	mov	r4, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8104fb2:	682b      	ldr	r3, [r5, #0]
 8104fb4:	0719      	lsls	r1, r3, #28
 8104fb6:	d514      	bpl.n	8104fe2 <HAL_RCCEx_PeriphCLKConfig+0x652>
    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8104fb8:	f8d5 3084 	ldr.w	r3, [r5, #132]	@ 0x84
 8104fbc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8104fc0:	d107      	bne.n	8104fd2 <HAL_RCCEx_PeriphCLKConfig+0x642>
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8104fc2:	2102      	movs	r1, #2
 8104fc4:	f105 0028 	add.w	r0, r5, #40	@ 0x28
 8104fc8:	f7ff fc6a 	bl	81048a0 <RCCEx_PLL3_Config>
        status = HAL_ERROR;
 8104fcc:	2800      	cmp	r0, #0
 8104fce:	bf18      	it	ne
 8104fd0:	2601      	movne	r6, #1
    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8104fd2:	4a80      	ldr	r2, [pc, #512]	@ (81051d4 <HAL_RCCEx_PeriphCLKConfig+0x844>)
 8104fd4:	f8d5 1084 	ldr.w	r1, [r5, #132]	@ 0x84
 8104fd8:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 8104fda:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8104fde:	430b      	orrs	r3, r1
 8104fe0:	6553      	str	r3, [r2, #84]	@ 0x54
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8104fe2:	682b      	ldr	r3, [r5, #0]
 8104fe4:	06da      	lsls	r2, r3, #27
 8104fe6:	d514      	bpl.n	8105012 <HAL_RCCEx_PeriphCLKConfig+0x682>
    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8104fe8:	f8d5 3098 	ldr.w	r3, [r5, #152]	@ 0x98
 8104fec:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8104ff0:	d107      	bne.n	8105002 <HAL_RCCEx_PeriphCLKConfig+0x672>
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8104ff2:	2102      	movs	r1, #2
 8104ff4:	f105 0028 	add.w	r0, r5, #40	@ 0x28
 8104ff8:	f7ff fc52 	bl	81048a0 <RCCEx_PLL3_Config>
        status = HAL_ERROR;
 8104ffc:	2800      	cmp	r0, #0
 8104ffe:	bf18      	it	ne
 8105000:	2601      	movne	r6, #1
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8105002:	4a74      	ldr	r2, [pc, #464]	@ (81051d4 <HAL_RCCEx_PeriphCLKConfig+0x844>)
 8105004:	f8d5 1098 	ldr.w	r1, [r5, #152]	@ 0x98
 8105008:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 810500a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 810500e:	430b      	orrs	r3, r1
 8105010:	6593      	str	r3, [r2, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8105012:	682b      	ldr	r3, [r5, #0]
 8105014:	031b      	lsls	r3, r3, #12
 8105016:	d51b      	bpl.n	8105050 <HAL_RCCEx_PeriphCLKConfig+0x6c0>
    switch (PeriphClkInit->AdcClockSelection)
 8105018:	f8d5 10a4 	ldr.w	r1, [r5, #164]	@ 0xa4
 810501c:	f5b1 3f80 	cmp.w	r1, #65536	@ 0x10000
 8105020:	f000 8140 	beq.w	81052a4 <HAL_RCCEx_PeriphCLKConfig+0x914>
 8105024:	f5b1 3f00 	cmp.w	r1, #131072	@ 0x20000
 8105028:	d007      	beq.n	810503a <HAL_RCCEx_PeriphCLKConfig+0x6aa>
 810502a:	2900      	cmp	r1, #0
 810502c:	f040 8140 	bne.w	81052b0 <HAL_RCCEx_PeriphCLKConfig+0x920>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8105030:	f105 0008 	add.w	r0, r5, #8
 8105034:	f7ff fbbc 	bl	81047b0 <RCCEx_PLL2_Config>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8105038:	4604      	mov	r4, r0
    if (ret == HAL_OK)
 810503a:	2c00      	cmp	r4, #0
 810503c:	f040 813b 	bne.w	81052b6 <HAL_RCCEx_PeriphCLKConfig+0x926>
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8105040:	4a64      	ldr	r2, [pc, #400]	@ (81051d4 <HAL_RCCEx_PeriphCLKConfig+0x844>)
 8105042:	f8d5 10a4 	ldr.w	r1, [r5, #164]	@ 0xa4
 8105046:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 8105048:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 810504c:	430b      	orrs	r3, r1
 810504e:	6593      	str	r3, [r2, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8105050:	682b      	ldr	r3, [r5, #0]
 8105052:	035f      	lsls	r7, r3, #13
 8105054:	d50f      	bpl.n	8105076 <HAL_RCCEx_PeriphCLKConfig+0x6e6>
    switch (PeriphClkInit->UsbClockSelection)
 8105056:	f8d5 3088 	ldr.w	r3, [r5, #136]	@ 0x88
 810505a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 810505e:	f000 813b 	beq.w	81052d8 <HAL_RCCEx_PeriphCLKConfig+0x948>
 8105062:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8105066:	f000 812d 	beq.w	81052c4 <HAL_RCCEx_PeriphCLKConfig+0x934>
 810506a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 810506e:	f000 8124 	beq.w	81052ba <HAL_RCCEx_PeriphCLKConfig+0x92a>
 8105072:	2601      	movs	r6, #1
 8105074:	4634      	mov	r4, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8105076:	682b      	ldr	r3, [r5, #0]
 8105078:	03d8      	lsls	r0, r3, #15
 810507a:	d509      	bpl.n	8105090 <HAL_RCCEx_PeriphCLKConfig+0x700>
    switch (PeriphClkInit->SdmmcClockSelection)
 810507c:	6d2b      	ldr	r3, [r5, #80]	@ 0x50
 810507e:	2b00      	cmp	r3, #0
 8105080:	f000 8133 	beq.w	81052ea <HAL_RCCEx_PeriphCLKConfig+0x95a>
 8105084:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8105088:	f000 813d 	beq.w	8105306 <HAL_RCCEx_PeriphCLKConfig+0x976>
 810508c:	2601      	movs	r6, #1
 810508e:	4634      	mov	r4, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8105090:	682b      	ldr	r3, [r5, #0]
 8105092:	0099      	lsls	r1, r3, #2
 8105094:	d507      	bpl.n	81050a6 <HAL_RCCEx_PeriphCLKConfig+0x716>
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8105096:	2102      	movs	r1, #2
 8105098:	f105 0028 	add.w	r0, r5, #40	@ 0x28
 810509c:	f7ff fc00 	bl	81048a0 <RCCEx_PLL3_Config>
      status = HAL_ERROR;
 81050a0:	2800      	cmp	r0, #0
 81050a2:	bf18      	it	ne
 81050a4:	2601      	movne	r6, #1
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 81050a6:	e9d5 3100 	ldrd	r3, r1, [r5]
 81050aa:	039a      	lsls	r2, r3, #14
 81050ac:	f140 8143 	bpl.w	8105336 <HAL_RCCEx_PeriphCLKConfig+0x9a6>
    switch (PeriphClkInit->RngClockSelection)
 81050b0:	f8d5 0080 	ldr.w	r0, [r5, #128]	@ 0x80
 81050b4:	f5b0 7f80 	cmp.w	r0, #256	@ 0x100
 81050b8:	f000 813f 	beq.w	810533a <HAL_RCCEx_PeriphCLKConfig+0x9aa>
 81050bc:	f200 812c 	bhi.w	8105318 <HAL_RCCEx_PeriphCLKConfig+0x988>
 81050c0:	2800      	cmp	r0, #0
 81050c2:	f000 812f 	beq.w	8105324 <HAL_RCCEx_PeriphCLKConfig+0x994>
 81050c6:	2401      	movs	r4, #1
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 81050c8:	02df      	lsls	r7, r3, #11
 81050ca:	d506      	bpl.n	81050da <HAL_RCCEx_PeriphCLKConfig+0x74a>
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 81050cc:	4841      	ldr	r0, [pc, #260]	@ (81051d4 <HAL_RCCEx_PeriphCLKConfig+0x844>)
 81050ce:	6f6e      	ldr	r6, [r5, #116]	@ 0x74
 81050d0:	6d02      	ldr	r2, [r0, #80]	@ 0x50
 81050d2:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 81050d6:	4332      	orrs	r2, r6
 81050d8:	6502      	str	r2, [r0, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 81050da:	00de      	lsls	r6, r3, #3
 81050dc:	d507      	bpl.n	81050ee <HAL_RCCEx_PeriphCLKConfig+0x75e>
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 81050de:	483d      	ldr	r0, [pc, #244]	@ (81051d4 <HAL_RCCEx_PeriphCLKConfig+0x844>)
 81050e0:	f8d5 60b8 	ldr.w	r6, [r5, #184]	@ 0xb8
 81050e4:	6902      	ldr	r2, [r0, #16]
 81050e6:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 81050ea:	4332      	orrs	r2, r6
 81050ec:	6102      	str	r2, [r0, #16]
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 81050ee:	0298      	lsls	r0, r3, #10
 81050f0:	d506      	bpl.n	8105100 <HAL_RCCEx_PeriphCLKConfig+0x770>
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 81050f2:	4838      	ldr	r0, [pc, #224]	@ (81051d4 <HAL_RCCEx_PeriphCLKConfig+0x844>)
 81050f4:	6eee      	ldr	r6, [r5, #108]	@ 0x6c
 81050f6:	6d02      	ldr	r2, [r0, #80]	@ 0x50
 81050f8:	f022 7280 	bic.w	r2, r2, #16777216	@ 0x1000000
 81050fc:	4332      	orrs	r2, r6
 81050fe:	6502      	str	r2, [r0, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8105100:	005a      	lsls	r2, r3, #1
 8105102:	d509      	bpl.n	8105118 <HAL_RCCEx_PeriphCLKConfig+0x788>
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8105104:	4a33      	ldr	r2, [pc, #204]	@ (81051d4 <HAL_RCCEx_PeriphCLKConfig+0x844>)
 8105106:	6910      	ldr	r0, [r2, #16]
 8105108:	f420 4000 	bic.w	r0, r0, #32768	@ 0x8000
 810510c:	6110      	str	r0, [r2, #16]
 810510e:	6910      	ldr	r0, [r2, #16]
 8105110:	f8d5 60bc 	ldr.w	r6, [r5, #188]	@ 0xbc
 8105114:	4330      	orrs	r0, r6
 8105116:	6110      	str	r0, [r2, #16]
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8105118:	2b00      	cmp	r3, #0
 810511a:	da06      	bge.n	810512a <HAL_RCCEx_PeriphCLKConfig+0x79a>
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 810511c:	482d      	ldr	r0, [pc, #180]	@ (81051d4 <HAL_RCCEx_PeriphCLKConfig+0x844>)
 810511e:	6d6e      	ldr	r6, [r5, #84]	@ 0x54
 8105120:	6cc2      	ldr	r2, [r0, #76]	@ 0x4c
 8105122:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8105126:	4332      	orrs	r2, r6
 8105128:	64c2      	str	r2, [r0, #76]	@ 0x4c
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 810512a:	021f      	lsls	r7, r3, #8
 810512c:	d507      	bpl.n	810513e <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 810512e:	4a29      	ldr	r2, [pc, #164]	@ (81051d4 <HAL_RCCEx_PeriphCLKConfig+0x844>)
 8105130:	f8d5 008c 	ldr.w	r0, [r5, #140]	@ 0x8c
 8105134:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 8105136:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 810513a:	4303      	orrs	r3, r0
 810513c:	6553      	str	r3, [r2, #84]	@ 0x54
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 810513e:	07ce      	lsls	r6, r1, #31
 8105140:	d506      	bpl.n	8105150 <HAL_RCCEx_PeriphCLKConfig+0x7c0>
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8105142:	2100      	movs	r1, #0
 8105144:	f105 0008 	add.w	r0, r5, #8
 8105148:	f7ff fb32 	bl	81047b0 <RCCEx_PLL2_Config>
    if (ret == HAL_OK)
 810514c:	4607      	mov	r7, r0
 810514e:	b900      	cbnz	r0, 8105152 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    switch (PeriphClkInit->RngClockSelection)
 8105150:	4627      	mov	r7, r4
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8105152:	686b      	ldr	r3, [r5, #4]
 8105154:	079c      	lsls	r4, r3, #30
 8105156:	d506      	bpl.n	8105166 <HAL_RCCEx_PeriphCLKConfig+0x7d6>
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8105158:	2101      	movs	r1, #1
 810515a:	f105 0008 	add.w	r0, r5, #8
 810515e:	f7ff fb27 	bl	81047b0 <RCCEx_PLL2_Config>
    if (ret == HAL_OK)
 8105162:	4606      	mov	r6, r0
 8105164:	b900      	cbnz	r0, 8105168 <HAL_RCCEx_PeriphCLKConfig+0x7d8>
    switch (PeriphClkInit->RngClockSelection)
 8105166:	463e      	mov	r6, r7
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8105168:	686b      	ldr	r3, [r5, #4]
 810516a:	0758      	lsls	r0, r3, #29
 810516c:	d506      	bpl.n	810517c <HAL_RCCEx_PeriphCLKConfig+0x7ec>
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 810516e:	2102      	movs	r1, #2
 8105170:	f105 0008 	add.w	r0, r5, #8
 8105174:	f7ff fb1c 	bl	81047b0 <RCCEx_PLL2_Config>
    if (ret == HAL_OK)
 8105178:	4604      	mov	r4, r0
 810517a:	b900      	cbnz	r0, 810517e <HAL_RCCEx_PeriphCLKConfig+0x7ee>
    switch (PeriphClkInit->RngClockSelection)
 810517c:	4634      	mov	r4, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 810517e:	686b      	ldr	r3, [r5, #4]
 8105180:	0719      	lsls	r1, r3, #28
 8105182:	d506      	bpl.n	8105192 <HAL_RCCEx_PeriphCLKConfig+0x802>
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8105184:	2100      	movs	r1, #0
 8105186:	f105 0028 	add.w	r0, r5, #40	@ 0x28
 810518a:	f7ff fb89 	bl	81048a0 <RCCEx_PLL3_Config>
    if (ret == HAL_OK)
 810518e:	4606      	mov	r6, r0
 8105190:	b900      	cbnz	r0, 8105194 <HAL_RCCEx_PeriphCLKConfig+0x804>
    switch (PeriphClkInit->RngClockSelection)
 8105192:	4626      	mov	r6, r4
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8105194:	686b      	ldr	r3, [r5, #4]
 8105196:	06da      	lsls	r2, r3, #27
 8105198:	d506      	bpl.n	81051a8 <HAL_RCCEx_PeriphCLKConfig+0x818>
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 810519a:	2101      	movs	r1, #1
 810519c:	f105 0028 	add.w	r0, r5, #40	@ 0x28
 81051a0:	f7ff fb7e 	bl	81048a0 <RCCEx_PLL3_Config>
    if (ret == HAL_OK)
 81051a4:	4604      	mov	r4, r0
 81051a6:	b900      	cbnz	r0, 81051aa <HAL_RCCEx_PeriphCLKConfig+0x81a>
    switch (PeriphClkInit->RngClockSelection)
 81051a8:	4634      	mov	r4, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 81051aa:	686b      	ldr	r3, [r5, #4]
 81051ac:	069b      	lsls	r3, r3, #26
 81051ae:	f100 80ca 	bmi.w	8105346 <HAL_RCCEx_PeriphCLKConfig+0x9b6>
  if (status == HAL_OK)
 81051b2:	1e20      	subs	r0, r4, #0
 81051b4:	bf18      	it	ne
 81051b6:	2001      	movne	r0, #1
}
 81051b8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 81051bc:	2101      	movs	r1, #1
 81051be:	f105 0028 	add.w	r0, r5, #40	@ 0x28
 81051c2:	f7ff fb6d 	bl	81048a0 <RCCEx_PLL3_Config>
 81051c6:	e6ac      	b.n	8104f22 <HAL_RCCEx_PeriphCLKConfig+0x592>
    switch (PeriphClkInit->Lpuart1ClockSelection)
 81051c8:	2601      	movs	r6, #1
 81051ca:	4634      	mov	r4, r6
 81051cc:	e6b5      	b.n	8104f3a <HAL_RCCEx_PeriphCLKConfig+0x5aa>
 81051ce:	4626      	mov	r6, r4
 81051d0:	e6b3      	b.n	8104f3a <HAL_RCCEx_PeriphCLKConfig+0x5aa>
 81051d2:	bf00      	nop
 81051d4:	58024400 	.word	0x58024400
    switch (PeriphClkInit->Lptim1ClockSelection)
 81051d8:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 81051dc:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
 81051e0:	d003      	beq.n	81051ea <HAL_RCCEx_PeriphCLKConfig+0x85a>
 81051e2:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 81051e6:	f47f aeba 	bne.w	8104f5e <HAL_RCCEx_PeriphCLKConfig+0x5ce>
    if (ret == HAL_OK)
 81051ea:	b9ac      	cbnz	r4, 8105218 <HAL_RCCEx_PeriphCLKConfig+0x888>
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 81051ec:	4a5b      	ldr	r2, [pc, #364]	@ (810535c <HAL_RCCEx_PeriphCLKConfig+0x9cc>)
 81051ee:	f8d5 1090 	ldr.w	r1, [r5, #144]	@ 0x90
 81051f2:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 81051f4:	f023 43e0 	bic.w	r3, r3, #1879048192	@ 0x70000000
 81051f8:	430b      	orrs	r3, r1
 81051fa:	6553      	str	r3, [r2, #84]	@ 0x54
 81051fc:	e6b1      	b.n	8104f62 <HAL_RCCEx_PeriphCLKConfig+0x5d2>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 81051fe:	2100      	movs	r1, #0
 8105200:	f105 0008 	add.w	r0, r5, #8
 8105204:	f7ff fad4 	bl	81047b0 <RCCEx_PLL2_Config>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8105208:	4604      	mov	r4, r0
        break;
 810520a:	e7ee      	b.n	81051ea <HAL_RCCEx_PeriphCLKConfig+0x85a>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 810520c:	2102      	movs	r1, #2
 810520e:	f105 0028 	add.w	r0, r5, #40	@ 0x28
 8105212:	f7ff fb45 	bl	81048a0 <RCCEx_PLL3_Config>
 8105216:	e7f7      	b.n	8105208 <HAL_RCCEx_PeriphCLKConfig+0x878>
 8105218:	4626      	mov	r6, r4
 810521a:	e6a2      	b.n	8104f62 <HAL_RCCEx_PeriphCLKConfig+0x5d2>
    switch (PeriphClkInit->Lptim2ClockSelection)
 810521c:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8105220:	f5b2 5f80 	cmp.w	r2, #4096	@ 0x1000
 8105224:	d003      	beq.n	810522e <HAL_RCCEx_PeriphCLKConfig+0x89e>
 8105226:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 810522a:	f47f aeac 	bne.w	8104f86 <HAL_RCCEx_PeriphCLKConfig+0x5f6>
    if (ret == HAL_OK)
 810522e:	b9ac      	cbnz	r4, 810525c <HAL_RCCEx_PeriphCLKConfig+0x8cc>
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8105230:	4a4a      	ldr	r2, [pc, #296]	@ (810535c <HAL_RCCEx_PeriphCLKConfig+0x9cc>)
 8105232:	f8d5 109c 	ldr.w	r1, [r5, #156]	@ 0x9c
 8105236:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 8105238:	f423 53e0 	bic.w	r3, r3, #7168	@ 0x1c00
 810523c:	430b      	orrs	r3, r1
 810523e:	6593      	str	r3, [r2, #88]	@ 0x58
 8105240:	e6a3      	b.n	8104f8a <HAL_RCCEx_PeriphCLKConfig+0x5fa>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8105242:	2100      	movs	r1, #0
 8105244:	f105 0008 	add.w	r0, r5, #8
 8105248:	f7ff fab2 	bl	81047b0 <RCCEx_PLL2_Config>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 810524c:	4604      	mov	r4, r0
        break;
 810524e:	e7ee      	b.n	810522e <HAL_RCCEx_PeriphCLKConfig+0x89e>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8105250:	2102      	movs	r1, #2
 8105252:	f105 0028 	add.w	r0, r5, #40	@ 0x28
 8105256:	f7ff fb23 	bl	81048a0 <RCCEx_PLL3_Config>
 810525a:	e7f7      	b.n	810524c <HAL_RCCEx_PeriphCLKConfig+0x8bc>
 810525c:	4626      	mov	r6, r4
 810525e:	e694      	b.n	8104f8a <HAL_RCCEx_PeriphCLKConfig+0x5fa>
    switch (PeriphClkInit->Lptim345ClockSelection)
 8105260:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8105264:	f5b2 4f00 	cmp.w	r2, #32768	@ 0x8000
 8105268:	d003      	beq.n	8105272 <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 810526a:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 810526e:	f47f ae9e 	bne.w	8104fae <HAL_RCCEx_PeriphCLKConfig+0x61e>
    if (ret == HAL_OK)
 8105272:	b9ac      	cbnz	r4, 81052a0 <HAL_RCCEx_PeriphCLKConfig+0x910>
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8105274:	4a39      	ldr	r2, [pc, #228]	@ (810535c <HAL_RCCEx_PeriphCLKConfig+0x9cc>)
 8105276:	f8d5 10a0 	ldr.w	r1, [r5, #160]	@ 0xa0
 810527a:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 810527c:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 8105280:	430b      	orrs	r3, r1
 8105282:	6593      	str	r3, [r2, #88]	@ 0x58
 8105284:	e695      	b.n	8104fb2 <HAL_RCCEx_PeriphCLKConfig+0x622>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8105286:	2100      	movs	r1, #0
 8105288:	f105 0008 	add.w	r0, r5, #8
 810528c:	f7ff fa90 	bl	81047b0 <RCCEx_PLL2_Config>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8105290:	4604      	mov	r4, r0
        break;
 8105292:	e7ee      	b.n	8105272 <HAL_RCCEx_PeriphCLKConfig+0x8e2>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8105294:	2102      	movs	r1, #2
 8105296:	f105 0028 	add.w	r0, r5, #40	@ 0x28
 810529a:	f7ff fb01 	bl	81048a0 <RCCEx_PLL3_Config>
 810529e:	e7f7      	b.n	8105290 <HAL_RCCEx_PeriphCLKConfig+0x900>
 81052a0:	4626      	mov	r6, r4
 81052a2:	e686      	b.n	8104fb2 <HAL_RCCEx_PeriphCLKConfig+0x622>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 81052a4:	2102      	movs	r1, #2
 81052a6:	f105 0028 	add.w	r0, r5, #40	@ 0x28
 81052aa:	f7ff faf9 	bl	81048a0 <RCCEx_PLL3_Config>
 81052ae:	e6c3      	b.n	8105038 <HAL_RCCEx_PeriphCLKConfig+0x6a8>
    switch (PeriphClkInit->AdcClockSelection)
 81052b0:	2601      	movs	r6, #1
 81052b2:	4634      	mov	r4, r6
 81052b4:	e6cc      	b.n	8105050 <HAL_RCCEx_PeriphCLKConfig+0x6c0>
 81052b6:	4626      	mov	r6, r4
 81052b8:	e6ca      	b.n	8105050 <HAL_RCCEx_PeriphCLKConfig+0x6c0>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 81052ba:	4a28      	ldr	r2, [pc, #160]	@ (810535c <HAL_RCCEx_PeriphCLKConfig+0x9cc>)
 81052bc:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 81052be:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 81052c2:	62d3      	str	r3, [r2, #44]	@ 0x2c
    if (ret == HAL_OK)
 81052c4:	b97c      	cbnz	r4, 81052e6 <HAL_RCCEx_PeriphCLKConfig+0x956>
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 81052c6:	4a25      	ldr	r2, [pc, #148]	@ (810535c <HAL_RCCEx_PeriphCLKConfig+0x9cc>)
 81052c8:	f8d5 1088 	ldr.w	r1, [r5, #136]	@ 0x88
 81052cc:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 81052ce:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 81052d2:	430b      	orrs	r3, r1
 81052d4:	6553      	str	r3, [r2, #84]	@ 0x54
 81052d6:	e6ce      	b.n	8105076 <HAL_RCCEx_PeriphCLKConfig+0x6e6>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 81052d8:	2101      	movs	r1, #1
 81052da:	f105 0028 	add.w	r0, r5, #40	@ 0x28
 81052de:	f7ff fadf 	bl	81048a0 <RCCEx_PLL3_Config>
 81052e2:	4604      	mov	r4, r0
        break;
 81052e4:	e7ee      	b.n	81052c4 <HAL_RCCEx_PeriphCLKConfig+0x934>
 81052e6:	4626      	mov	r6, r4
 81052e8:	e6c5      	b.n	8105076 <HAL_RCCEx_PeriphCLKConfig+0x6e6>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 81052ea:	4a1c      	ldr	r2, [pc, #112]	@ (810535c <HAL_RCCEx_PeriphCLKConfig+0x9cc>)
 81052ec:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 81052ee:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 81052f2:	62d3      	str	r3, [r2, #44]	@ 0x2c
    if (ret == HAL_OK)
 81052f4:	b974      	cbnz	r4, 8105314 <HAL_RCCEx_PeriphCLKConfig+0x984>
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 81052f6:	4a19      	ldr	r2, [pc, #100]	@ (810535c <HAL_RCCEx_PeriphCLKConfig+0x9cc>)
 81052f8:	6d29      	ldr	r1, [r5, #80]	@ 0x50
 81052fa:	6cd3      	ldr	r3, [r2, #76]	@ 0x4c
 81052fc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8105300:	430b      	orrs	r3, r1
 8105302:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8105304:	e6c4      	b.n	8105090 <HAL_RCCEx_PeriphCLKConfig+0x700>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8105306:	2102      	movs	r1, #2
 8105308:	f105 0008 	add.w	r0, r5, #8
 810530c:	f7ff fa50 	bl	81047b0 <RCCEx_PLL2_Config>
 8105310:	4604      	mov	r4, r0
        break;
 8105312:	e7ef      	b.n	81052f4 <HAL_RCCEx_PeriphCLKConfig+0x964>
 8105314:	4626      	mov	r6, r4
 8105316:	e6bb      	b.n	8105090 <HAL_RCCEx_PeriphCLKConfig+0x700>
    switch (PeriphClkInit->RngClockSelection)
 8105318:	f420 7280 	bic.w	r2, r0, #256	@ 0x100
 810531c:	f5b2 7f00 	cmp.w	r2, #512	@ 0x200
 8105320:	f47f aed1 	bne.w	81050c6 <HAL_RCCEx_PeriphCLKConfig+0x736>
    if (ret == HAL_OK)
 8105324:	2c00      	cmp	r4, #0
 8105326:	f47f aecf 	bne.w	81050c8 <HAL_RCCEx_PeriphCLKConfig+0x738>
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 810532a:	4c0c      	ldr	r4, [pc, #48]	@ (810535c <HAL_RCCEx_PeriphCLKConfig+0x9cc>)
 810532c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 810532e:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8105332:	4302      	orrs	r2, r0
 8105334:	6562      	str	r2, [r4, #84]	@ 0x54
      status = HAL_ERROR;
 8105336:	4634      	mov	r4, r6
 8105338:	e6c6      	b.n	81050c8 <HAL_RCCEx_PeriphCLKConfig+0x738>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 810533a:	4f08      	ldr	r7, [pc, #32]	@ (810535c <HAL_RCCEx_PeriphCLKConfig+0x9cc>)
 810533c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 810533e:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8105342:	62fa      	str	r2, [r7, #44]	@ 0x2c
        break;
 8105344:	e7ee      	b.n	8105324 <HAL_RCCEx_PeriphCLKConfig+0x994>
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8105346:	2102      	movs	r1, #2
 8105348:	f105 0028 	add.w	r0, r5, #40	@ 0x28
 810534c:	f7ff faa8 	bl	81048a0 <RCCEx_PLL3_Config>
    if (ret == HAL_OK)
 8105350:	2800      	cmp	r0, #0
 8105352:	f43f af2e 	beq.w	81051b2 <HAL_RCCEx_PeriphCLKConfig+0x822>
  return HAL_ERROR;
 8105356:	2001      	movs	r0, #1
 8105358:	e72e      	b.n	81051b8 <HAL_RCCEx_PeriphCLKConfig+0x828>
 810535a:	bf00      	nop
 810535c:	58024400 	.word	0x58024400

08105360 <HAL_RCCEx_GetD3PCLK1Freq>:
{
 8105360:	b508      	push	{r3, lr}
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8105362:	f7ff f9e1 	bl	8104728 <HAL_RCC_GetHCLKFreq>
 8105366:	4b05      	ldr	r3, [pc, #20]	@ (810537c <HAL_RCCEx_GetD3PCLK1Freq+0x1c>)
 8105368:	4a05      	ldr	r2, [pc, #20]	@ (8105380 <HAL_RCCEx_GetD3PCLK1Freq+0x20>)
 810536a:	6a1b      	ldr	r3, [r3, #32]
 810536c:	f3c3 1302 	ubfx	r3, r3, #4, #3
 8105370:	5cd3      	ldrb	r3, [r2, r3]
 8105372:	f003 031f 	and.w	r3, r3, #31
}
 8105376:	40d8      	lsrs	r0, r3
 8105378:	bd08      	pop	{r3, pc}
 810537a:	bf00      	nop
 810537c:	58024400 	.word	0x58024400
 8105380:	0810f010 	.word	0x0810f010

08105384 <HAL_RCCEx_GetPLL2ClockFreq>:
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8105384:	494f      	ldr	r1, [pc, #316]	@ (81054c4 <HAL_RCCEx_GetPLL2ClockFreq+0x140>)
{
 8105386:	b570      	push	{r4, r5, r6, lr}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8105388:	6a8c      	ldr	r4, [r1, #40]	@ 0x28
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 810538a:	6a8e      	ldr	r6, [r1, #40]	@ 0x28
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 810538c:	6acd      	ldr	r5, [r1, #44]	@ 0x2c
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 810538e:	6bca      	ldr	r2, [r1, #60]	@ 0x3c
  if (pll2m != 0U)
 8105390:	f416 3f7c 	tst.w	r6, #258048	@ 0x3f000
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8105394:	f3c6 3305 	ubfx	r3, r6, #12, #6
  if (pll2m != 0U)
 8105398:	f000 8090 	beq.w	81054bc <HAL_RCCEx_GetPLL2ClockFreq+0x138>
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 810539c:	ee07 3a90 	vmov	s15, r3
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 81053a0:	f3c2 03cc 	ubfx	r3, r2, #3, #13
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 81053a4:	f3c5 1200 	ubfx	r2, r5, #4, #1
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 81053a8:	4353      	muls	r3, r2
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 81053aa:	ee06 3a90 	vmov	s13, r3
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 81053ae:	f004 0403 	and.w	r4, r4, #3
    switch (pllsource)
 81053b2:	2c01      	cmp	r4, #1
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 81053b4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 81053b8:	eefa 6ae9 	vcvt.f32.s32	s13, s13, #13
 81053bc:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
    switch (pllsource)
 81053c0:	d06e      	beq.n	81054a0 <HAL_RCCEx_GetPLL2ClockFreq+0x11c>
 81053c2:	2c02      	cmp	r4, #2
 81053c4:	d05e      	beq.n	8105484 <HAL_RCCEx_GetPLL2ClockFreq+0x100>
 81053c6:	2c00      	cmp	r4, #0
 81053c8:	d16a      	bne.n	81054a0 <HAL_RCCEx_GetPLL2ClockFreq+0x11c>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 81053ca:	680b      	ldr	r3, [r1, #0]
 81053cc:	069b      	lsls	r3, r3, #26
 81053ce:	d547      	bpl.n	8105460 <HAL_RCCEx_GetPLL2ClockFreq+0xdc>
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 81053d0:	680a      	ldr	r2, [r1, #0]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 81053d2:	6b8b      	ldr	r3, [r1, #56]	@ 0x38
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 81053d4:	f3c2 01c1 	ubfx	r1, r2, #3, #2
 81053d8:	4a3b      	ldr	r2, [pc, #236]	@ (81054c8 <HAL_RCCEx_GetPLL2ClockFreq+0x144>)
 81053da:	40ca      	lsrs	r2, r1
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 81053dc:	ee07 2a90 	vmov	s15, r2
 81053e0:	eef8 5ae7 	vcvt.f32.s32	s11, s15
 81053e4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81053e8:	eec5 7a87 	vdiv.f32	s15, s11, s14
 81053ec:	ee07 3a10 	vmov	s14, r3
 81053f0:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 81053f4:	ee37 7a26 	vadd.f32	s14, s14, s13
 81053f8:	ee37 7a06 	vadd.f32	s14, s14, s12
 81053fc:	ee67 7a87 	vmul.f32	s15, s15, s14
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8105400:	4a30      	ldr	r2, [pc, #192]	@ (81054c4 <HAL_RCCEx_GetPLL2ClockFreq+0x140>)
 8105402:	6b93      	ldr	r3, [r2, #56]	@ 0x38
 8105404:	f3c3 2346 	ubfx	r3, r3, #9, #7
 8105408:	ee07 3a10 	vmov	s14, r3
 810540c:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8105410:	ee37 7a06 	vadd.f32	s14, s14, s12
 8105414:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8105418:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 810541c:	edc0 6a00 	vstr	s13, [r0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8105420:	6b93      	ldr	r3, [r2, #56]	@ 0x38
 8105422:	f3c3 4306 	ubfx	r3, r3, #16, #7
 8105426:	ee07 3a10 	vmov	s14, r3
 810542a:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 810542e:	ee37 7a06 	vadd.f32	s14, s14, s12
 8105432:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8105436:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 810543a:	edc0 6a01 	vstr	s13, [r0, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 810543e:	6b93      	ldr	r3, [r2, #56]	@ 0x38
 8105440:	f3c3 6306 	ubfx	r3, r3, #24, #7
 8105444:	ee06 3a90 	vmov	s13, r3
 8105448:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 810544c:	ee76 6a86 	vadd.f32	s13, s13, s12
 8105450:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8105454:	eefc 7ac7 	vcvt.u32.f32	s15, s14
 8105458:	ee17 3a90 	vmov	r3, s15
 810545c:	6083      	str	r3, [r0, #8]
}
 810545e:	bd70      	pop	{r4, r5, r6, pc}
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8105460:	6b8b      	ldr	r3, [r1, #56]	@ 0x38
 8105462:	eddf 5a1a 	vldr	s11, [pc, #104]	@ 81054cc <HAL_RCCEx_GetPLL2ClockFreq+0x148>
 8105466:	f3c3 0308 	ubfx	r3, r3, #0, #9
 810546a:	ee07 3a90 	vmov	s15, r3
 810546e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8105472:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8105476:	ee77 7a86 	vadd.f32	s15, s15, s12
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 810547a:	eec5 6a87 	vdiv.f32	s13, s11, s14
 810547e:	ee67 7aa6 	vmul.f32	s15, s15, s13
        break;
 8105482:	e7bd      	b.n	8105400 <HAL_RCCEx_GetPLL2ClockFreq+0x7c>
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8105484:	6b8b      	ldr	r3, [r1, #56]	@ 0x38
 8105486:	eddf 5a12 	vldr	s11, [pc, #72]	@ 81054d0 <HAL_RCCEx_GetPLL2ClockFreq+0x14c>
 810548a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 810548e:	ee07 3a90 	vmov	s15, r3
 8105492:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8105496:	ee77 7aa6 	vadd.f32	s15, s15, s13
 810549a:	ee77 7a86 	vadd.f32	s15, s15, s12
 810549e:	e7ec      	b.n	810547a <HAL_RCCEx_GetPLL2ClockFreq+0xf6>
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 81054a0:	6b8b      	ldr	r3, [r1, #56]	@ 0x38
 81054a2:	eddf 5a0c 	vldr	s11, [pc, #48]	@ 81054d4 <HAL_RCCEx_GetPLL2ClockFreq+0x150>
 81054a6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81054aa:	ee07 3a90 	vmov	s15, r3
 81054ae:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 81054b2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 81054b6:	ee77 7a86 	vadd.f32	s15, s15, s12
 81054ba:	e7de      	b.n	810547a <HAL_RCCEx_GetPLL2ClockFreq+0xf6>
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 81054bc:	e9c0 3300 	strd	r3, r3, [r0]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 81054c0:	e7cc      	b.n	810545c <HAL_RCCEx_GetPLL2ClockFreq+0xd8>
 81054c2:	bf00      	nop
 81054c4:	58024400 	.word	0x58024400
 81054c8:	03d09000 	.word	0x03d09000
 81054cc:	4c742400 	.word	0x4c742400
 81054d0:	4bbebc20 	.word	0x4bbebc20
 81054d4:	4a742400 	.word	0x4a742400

081054d8 <HAL_RCCEx_GetPLL3ClockFreq>:
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 81054d8:	494f      	ldr	r1, [pc, #316]	@ (8105618 <HAL_RCCEx_GetPLL3ClockFreq+0x140>)
{
 81054da:	b570      	push	{r4, r5, r6, lr}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 81054dc:	6a8c      	ldr	r4, [r1, #40]	@ 0x28
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 81054de:	6a8e      	ldr	r6, [r1, #40]	@ 0x28
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 81054e0:	6acd      	ldr	r5, [r1, #44]	@ 0x2c
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 81054e2:	6c4a      	ldr	r2, [r1, #68]	@ 0x44
  if (pll3m != 0U)
 81054e4:	f016 7f7c 	tst.w	r6, #66060288	@ 0x3f00000
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 81054e8:	f3c6 5305 	ubfx	r3, r6, #20, #6
  if (pll3m != 0U)
 81054ec:	f000 8090 	beq.w	8105610 <HAL_RCCEx_GetPLL3ClockFreq+0x138>
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 81054f0:	ee07 3a90 	vmov	s15, r3
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 81054f4:	f3c2 03cc 	ubfx	r3, r2, #3, #13
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 81054f8:	f3c5 2200 	ubfx	r2, r5, #8, #1
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 81054fc:	4353      	muls	r3, r2
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 81054fe:	ee06 3a90 	vmov	s13, r3
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8105502:	f004 0403 	and.w	r4, r4, #3
    switch (pllsource)
 8105506:	2c01      	cmp	r4, #1
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8105508:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 810550c:	eefa 6ae9 	vcvt.f32.s32	s13, s13, #13
 8105510:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
    switch (pllsource)
 8105514:	d06e      	beq.n	81055f4 <HAL_RCCEx_GetPLL3ClockFreq+0x11c>
 8105516:	2c02      	cmp	r4, #2
 8105518:	d05e      	beq.n	81055d8 <HAL_RCCEx_GetPLL3ClockFreq+0x100>
 810551a:	2c00      	cmp	r4, #0
 810551c:	d16a      	bne.n	81055f4 <HAL_RCCEx_GetPLL3ClockFreq+0x11c>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 810551e:	680b      	ldr	r3, [r1, #0]
 8105520:	069b      	lsls	r3, r3, #26
 8105522:	d547      	bpl.n	81055b4 <HAL_RCCEx_GetPLL3ClockFreq+0xdc>
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8105524:	680a      	ldr	r2, [r1, #0]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8105526:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8105528:	f3c2 01c1 	ubfx	r1, r2, #3, #2
 810552c:	4a3b      	ldr	r2, [pc, #236]	@ (810561c <HAL_RCCEx_GetPLL3ClockFreq+0x144>)
 810552e:	40ca      	lsrs	r2, r1
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8105530:	ee07 2a90 	vmov	s15, r2
 8105534:	eef8 5ae7 	vcvt.f32.s32	s11, s15
 8105538:	f3c3 0308 	ubfx	r3, r3, #0, #9
 810553c:	eec5 7a87 	vdiv.f32	s15, s11, s14
 8105540:	ee07 3a10 	vmov	s14, r3
 8105544:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8105548:	ee37 7a26 	vadd.f32	s14, s14, s13
 810554c:	ee37 7a06 	vadd.f32	s14, s14, s12
 8105550:	ee67 7a87 	vmul.f32	s15, s15, s14
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8105554:	4a30      	ldr	r2, [pc, #192]	@ (8105618 <HAL_RCCEx_GetPLL3ClockFreq+0x140>)
 8105556:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8105558:	f3c3 2346 	ubfx	r3, r3, #9, #7
 810555c:	ee07 3a10 	vmov	s14, r3
 8105560:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8105564:	ee37 7a06 	vadd.f32	s14, s14, s12
 8105568:	eec7 6a87 	vdiv.f32	s13, s15, s14
 810556c:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 8105570:	edc0 6a00 	vstr	s13, [r0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8105574:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8105576:	f3c3 4306 	ubfx	r3, r3, #16, #7
 810557a:	ee07 3a10 	vmov	s14, r3
 810557e:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8105582:	ee37 7a06 	vadd.f32	s14, s14, s12
 8105586:	eec7 6a87 	vdiv.f32	s13, s15, s14
 810558a:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 810558e:	edc0 6a01 	vstr	s13, [r0, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8105592:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8105594:	f3c3 6306 	ubfx	r3, r3, #24, #7
 8105598:	ee06 3a90 	vmov	s13, r3
 810559c:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 81055a0:	ee76 6a86 	vadd.f32	s13, s13, s12
 81055a4:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 81055a8:	eefc 7ac7 	vcvt.u32.f32	s15, s14
 81055ac:	ee17 3a90 	vmov	r3, s15
 81055b0:	6083      	str	r3, [r0, #8]
}
 81055b2:	bd70      	pop	{r4, r5, r6, pc}
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 81055b4:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 81055b6:	eddf 5a1a 	vldr	s11, [pc, #104]	@ 8105620 <HAL_RCCEx_GetPLL3ClockFreq+0x148>
 81055ba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81055be:	ee07 3a90 	vmov	s15, r3
 81055c2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 81055c6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 81055ca:	ee77 7a86 	vadd.f32	s15, s15, s12
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 81055ce:	eec5 6a87 	vdiv.f32	s13, s11, s14
 81055d2:	ee67 7aa6 	vmul.f32	s15, s15, s13
        break;
 81055d6:	e7bd      	b.n	8105554 <HAL_RCCEx_GetPLL3ClockFreq+0x7c>
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 81055d8:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 81055da:	eddf 5a12 	vldr	s11, [pc, #72]	@ 8105624 <HAL_RCCEx_GetPLL3ClockFreq+0x14c>
 81055de:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81055e2:	ee07 3a90 	vmov	s15, r3
 81055e6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 81055ea:	ee77 7aa6 	vadd.f32	s15, s15, s13
 81055ee:	ee77 7a86 	vadd.f32	s15, s15, s12
 81055f2:	e7ec      	b.n	81055ce <HAL_RCCEx_GetPLL3ClockFreq+0xf6>
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 81055f4:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 81055f6:	eddf 5a0c 	vldr	s11, [pc, #48]	@ 8105628 <HAL_RCCEx_GetPLL3ClockFreq+0x150>
 81055fa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81055fe:	ee07 3a90 	vmov	s15, r3
 8105602:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8105606:	ee77 7aa6 	vadd.f32	s15, s15, s13
 810560a:	ee77 7a86 	vadd.f32	s15, s15, s12
 810560e:	e7de      	b.n	81055ce <HAL_RCCEx_GetPLL3ClockFreq+0xf6>
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8105610:	e9c0 3300 	strd	r3, r3, [r0]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8105614:	e7cc      	b.n	81055b0 <HAL_RCCEx_GetPLL3ClockFreq+0xd8>
 8105616:	bf00      	nop
 8105618:	58024400 	.word	0x58024400
 810561c:	03d09000 	.word	0x03d09000
 8105620:	4c742400 	.word	0x4c742400
 8105624:	4bbebc20 	.word	0x4bbebc20
 8105628:	4a742400 	.word	0x4a742400

0810562c <HAL_RCCEx_GetPLL1ClockFreq>:
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 810562c:	494f      	ldr	r1, [pc, #316]	@ (810576c <HAL_RCCEx_GetPLL1ClockFreq+0x140>)
{
 810562e:	b570      	push	{r4, r5, r6, lr}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8105630:	6a8c      	ldr	r4, [r1, #40]	@ 0x28
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 8105632:	6a8e      	ldr	r6, [r1, #40]	@ 0x28
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 8105634:	6acd      	ldr	r5, [r1, #44]	@ 0x2c
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8105636:	6b4a      	ldr	r2, [r1, #52]	@ 0x34
  if (pll1m != 0U)
 8105638:	f416 7f7c 	tst.w	r6, #1008	@ 0x3f0
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 810563c:	f3c6 1305 	ubfx	r3, r6, #4, #6
  if (pll1m != 0U)
 8105640:	f000 8090 	beq.w	8105764 <HAL_RCCEx_GetPLL1ClockFreq+0x138>
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8105644:	ee07 3a90 	vmov	s15, r3
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8105648:	f3c2 03cc 	ubfx	r3, r2, #3, #13
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 810564c:	f005 0201 	and.w	r2, r5, #1
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8105650:	4353      	muls	r3, r2
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8105652:	ee06 3a90 	vmov	s13, r3
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8105656:	f004 0403 	and.w	r4, r4, #3
    switch (pllsource)
 810565a:	2c01      	cmp	r4, #1
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 810565c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8105660:	eefa 6ae9 	vcvt.f32.s32	s13, s13, #13
 8105664:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
    switch (pllsource)
 8105668:	d04e      	beq.n	8105708 <HAL_RCCEx_GetPLL1ClockFreq+0xdc>
 810566a:	2c02      	cmp	r4, #2
 810566c:	d05e      	beq.n	810572c <HAL_RCCEx_GetPLL1ClockFreq+0x100>
 810566e:	2c00      	cmp	r4, #0
 8105670:	d16a      	bne.n	8105748 <HAL_RCCEx_GetPLL1ClockFreq+0x11c>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8105672:	680b      	ldr	r3, [r1, #0]
 8105674:	069b      	lsls	r3, r3, #26
 8105676:	d567      	bpl.n	8105748 <HAL_RCCEx_GetPLL1ClockFreq+0x11c>
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8105678:	680a      	ldr	r2, [r1, #0]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 810567a:	6b0b      	ldr	r3, [r1, #48]	@ 0x30
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 810567c:	f3c2 01c1 	ubfx	r1, r2, #3, #2
 8105680:	4a3b      	ldr	r2, [pc, #236]	@ (8105770 <HAL_RCCEx_GetPLL1ClockFreq+0x144>)
 8105682:	40ca      	lsrs	r2, r1
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8105684:	ee07 2a90 	vmov	s15, r2
 8105688:	eef8 5ae7 	vcvt.f32.s32	s11, s15
 810568c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8105690:	eec5 7a87 	vdiv.f32	s15, s11, s14
 8105694:	ee07 3a10 	vmov	s14, r3
 8105698:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 810569c:	ee37 7a26 	vadd.f32	s14, s14, s13
 81056a0:	ee37 7a06 	vadd.f32	s14, s14, s12
 81056a4:	ee67 7a87 	vmul.f32	s15, s15, s14
    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 81056a8:	4a30      	ldr	r2, [pc, #192]	@ (810576c <HAL_RCCEx_GetPLL1ClockFreq+0x140>)
 81056aa:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 81056ac:	f3c3 2346 	ubfx	r3, r3, #9, #7
 81056b0:	ee07 3a10 	vmov	s14, r3
 81056b4:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 81056b8:	ee37 7a06 	vadd.f32	s14, s14, s12
 81056bc:	eec7 6a87 	vdiv.f32	s13, s15, s14
 81056c0:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 81056c4:	edc0 6a00 	vstr	s13, [r0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 81056c8:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 81056ca:	f3c3 4306 	ubfx	r3, r3, #16, #7
 81056ce:	ee07 3a10 	vmov	s14, r3
 81056d2:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 81056d6:	ee37 7a06 	vadd.f32	s14, s14, s12
 81056da:	eec7 6a87 	vdiv.f32	s13, s15, s14
 81056de:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 81056e2:	edc0 6a01 	vstr	s13, [r0, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 81056e6:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 81056e8:	f3c3 6306 	ubfx	r3, r3, #24, #7
 81056ec:	ee06 3a90 	vmov	s13, r3
 81056f0:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 81056f4:	ee76 6a86 	vadd.f32	s13, s13, s12
 81056f8:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 81056fc:	eefc 7ac7 	vcvt.u32.f32	s15, s14
 8105700:	ee17 3a90 	vmov	r3, s15
 8105704:	6083      	str	r3, [r0, #8]
}
 8105706:	bd70      	pop	{r4, r5, r6, pc}
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8105708:	6b0b      	ldr	r3, [r1, #48]	@ 0x30
 810570a:	eddf 5a1a 	vldr	s11, [pc, #104]	@ 8105774 <HAL_RCCEx_GetPLL1ClockFreq+0x148>
 810570e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8105712:	ee07 3a90 	vmov	s15, r3
 8105716:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 810571a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 810571e:	ee77 7a86 	vadd.f32	s15, s15, s12
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8105722:	eec5 6a87 	vdiv.f32	s13, s11, s14
 8105726:	ee67 7aa6 	vmul.f32	s15, s15, s13
        break;
 810572a:	e7bd      	b.n	81056a8 <HAL_RCCEx_GetPLL1ClockFreq+0x7c>
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 810572c:	6b0b      	ldr	r3, [r1, #48]	@ 0x30
 810572e:	eddf 5a12 	vldr	s11, [pc, #72]	@ 8105778 <HAL_RCCEx_GetPLL1ClockFreq+0x14c>
 8105732:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8105736:	ee07 3a90 	vmov	s15, r3
 810573a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 810573e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8105742:	ee77 7a86 	vadd.f32	s15, s15, s12
 8105746:	e7ec      	b.n	8105722 <HAL_RCCEx_GetPLL1ClockFreq+0xf6>
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8105748:	6b0b      	ldr	r3, [r1, #48]	@ 0x30
 810574a:	eddf 5a0c 	vldr	s11, [pc, #48]	@ 810577c <HAL_RCCEx_GetPLL1ClockFreq+0x150>
 810574e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8105752:	ee07 3a90 	vmov	s15, r3
 8105756:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 810575a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 810575e:	ee77 7a86 	vadd.f32	s15, s15, s12
 8105762:	e7de      	b.n	8105722 <HAL_RCCEx_GetPLL1ClockFreq+0xf6>
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 8105764:	e9c0 3300 	strd	r3, r3, [r0]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 8105768:	e7cc      	b.n	8105704 <HAL_RCCEx_GetPLL1ClockFreq+0xd8>
 810576a:	bf00      	nop
 810576c:	58024400 	.word	0x58024400
 8105770:	03d09000 	.word	0x03d09000
 8105774:	4a742400 	.word	0x4a742400
 8105778:	4bbebc20 	.word	0x4bbebc20
 810577c:	4c742400 	.word	0x4c742400

08105780 <HAL_RCCEx_GetPeriphCLKFreq>:
{
 8105780:	b51f      	push	{r0, r1, r2, r3, r4, lr}
  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8105782:	f5a0 7380 	sub.w	r3, r0, #256	@ 0x100
 8105786:	430b      	orrs	r3, r1
 8105788:	d114      	bne.n	81057b4 <HAL_RCCEx_GetPeriphCLKFreq+0x34>
    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 810578a:	4b9e      	ldr	r3, [pc, #632]	@ (8105a04 <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 810578c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 810578e:	f002 0207 	and.w	r2, r2, #7
    switch (saiclocksource)
 8105792:	2a04      	cmp	r2, #4
 8105794:	d82f      	bhi.n	81057f6 <HAL_RCCEx_GetPeriphCLKFreq+0x76>
 8105796:	e8df f012 	tbh	[pc, r2, lsl #1]
 810579a:	0108      	.short	0x0108
 810579c:	0005001d 	.word	0x0005001d
 81057a0:	00490165 	.word	0x00490165
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 81057a4:	6818      	ldr	r0, [r3, #0]
 81057a6:	f010 5000 	ands.w	r0, r0, #536870912	@ 0x20000000
 81057aa:	d01b      	beq.n	81057e4 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 81057ac:	a801      	add	r0, sp, #4
 81057ae:	f7ff fe93 	bl	81054d8 <HAL_RCCEx_GetPLL3ClockFreq>
 81057b2:	e016      	b.n	81057e2 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 81057b4:	f5a0 7300 	sub.w	r3, r0, #512	@ 0x200
 81057b8:	430b      	orrs	r3, r1
 81057ba:	d11e      	bne.n	81057fa <HAL_RCCEx_GetPeriphCLKFreq+0x7a>
    saiclocksource = __HAL_RCC_GET_SAI23_SOURCE();
 81057bc:	4b91      	ldr	r3, [pc, #580]	@ (8105a04 <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 81057be:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 81057c0:	f402 72e0 	and.w	r2, r2, #448	@ 0x1c0
    switch (saiclocksource)
 81057c4:	2a80      	cmp	r2, #128	@ 0x80
 81057c6:	d0ed      	beq.n	81057a4 <HAL_RCCEx_GetPeriphCLKFreq+0x24>
 81057c8:	d80f      	bhi.n	81057ea <HAL_RCCEx_GetPeriphCLKFreq+0x6a>
 81057ca:	2a00      	cmp	r2, #0
 81057cc:	f000 80ed 	beq.w	81059aa <HAL_RCCEx_GetPeriphCLKFreq+0x22a>
 81057d0:	2a40      	cmp	r2, #64	@ 0x40
    switch (srcclk)
 81057d2:	d110      	bne.n	81057f6 <HAL_RCCEx_GetPeriphCLKFreq+0x76>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 81057d4:	6818      	ldr	r0, [r3, #0]
 81057d6:	f010 6000 	ands.w	r0, r0, #134217728	@ 0x8000000
 81057da:	d003      	beq.n	81057e4 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 81057dc:	a801      	add	r0, sp, #4
 81057de:	f7ff fdd1 	bl	8105384 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 81057e2:	9801      	ldr	r0, [sp, #4]
}
 81057e4:	b005      	add	sp, #20
 81057e6:	f85d fb04 	ldr.w	pc, [sp], #4
    switch (saiclocksource)
 81057ea:	2ac0      	cmp	r2, #192	@ 0xc0
 81057ec:	f000 813a 	beq.w	8105a64 <HAL_RCCEx_GetPeriphCLKFreq+0x2e4>
 81057f0:	f5b2 7f80 	cmp.w	r2, #256	@ 0x100
    switch (saiclocksource)
 81057f4:	d01a      	beq.n	810582c <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = 0;
 81057f6:	2000      	movs	r0, #0
  return frequency;
 81057f8:	e7f4      	b.n	81057e4 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 81057fa:	f5a0 6380 	sub.w	r3, r0, #1024	@ 0x400
 81057fe:	430b      	orrs	r3, r1
 8105800:	d133      	bne.n	810586a <HAL_RCCEx_GetPeriphCLKFreq+0xea>
    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 8105802:	4b80      	ldr	r3, [pc, #512]	@ (8105a04 <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 8105804:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8105806:	f402 0260 	and.w	r2, r2, #14680064	@ 0xe00000
    switch (saiclocksource)
 810580a:	f5b2 0f80 	cmp.w	r2, #4194304	@ 0x400000
 810580e:	d0c9      	beq.n	81057a4 <HAL_RCCEx_GetPeriphCLKFreq+0x24>
 8105810:	d805      	bhi.n	810581e <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
 8105812:	2a00      	cmp	r2, #0
 8105814:	f000 80c9 	beq.w	81059aa <HAL_RCCEx_GetPeriphCLKFreq+0x22a>
 8105818:	f5b2 1f00 	cmp.w	r2, #2097152	@ 0x200000
 810581c:	e7d9      	b.n	81057d2 <HAL_RCCEx_GetPeriphCLKFreq+0x52>
 810581e:	f5b2 0fc0 	cmp.w	r2, #6291456	@ 0x600000
 8105822:	f000 811f 	beq.w	8105a64 <HAL_RCCEx_GetPeriphCLKFreq+0x2e4>
 8105826:	f5b2 0f00 	cmp.w	r2, #8388608	@ 0x800000
 810582a:	e7e3      	b.n	81057f4 <HAL_RCCEx_GetPeriphCLKFreq+0x74>
        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 810582c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 810582e:	6819      	ldr	r1, [r3, #0]
 8105830:	0748      	lsls	r0, r1, #29
        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8105832:	f002 5240 	and.w	r2, r2, #805306368	@ 0x30000000
        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8105836:	d506      	bpl.n	8105846 <HAL_RCCEx_GetPeriphCLKFreq+0xc6>
 8105838:	b92a      	cbnz	r2, 8105846 <HAL_RCCEx_GetPeriphCLKFreq+0xc6>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 810583a:	681b      	ldr	r3, [r3, #0]
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 810583c:	4872      	ldr	r0, [pc, #456]	@ (8105a08 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 810583e:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8105842:	40d8      	lsrs	r0, r3
 8105844:	e7ce      	b.n	81057e4 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8105846:	4b6f      	ldr	r3, [pc, #444]	@ (8105a04 <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 8105848:	6819      	ldr	r1, [r3, #0]
 810584a:	05c9      	lsls	r1, r1, #23
 810584c:	d503      	bpl.n	8105856 <HAL_RCCEx_GetPeriphCLKFreq+0xd6>
 810584e:	f1b2 5f80 	cmp.w	r2, #268435456	@ 0x10000000
 8105852:	f000 8109 	beq.w	8105a68 <HAL_RCCEx_GetPeriphCLKFreq+0x2e8>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8105856:	6818      	ldr	r0, [r3, #0]
 8105858:	f410 3000 	ands.w	r0, r0, #131072	@ 0x20000
 810585c:	d0c2      	beq.n	81057e4 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
          frequency = HSE_VALUE;
 810585e:	f1b2 5f00 	cmp.w	r2, #536870912	@ 0x20000000
 8105862:	486a      	ldr	r0, [pc, #424]	@ (8105a0c <HAL_RCCEx_GetPeriphCLKFreq+0x28c>)
 8105864:	bf18      	it	ne
 8105866:	2000      	movne	r0, #0
 8105868:	e7bc      	b.n	81057e4 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 810586a:	f5a0 6300 	sub.w	r3, r0, #2048	@ 0x800
 810586e:	430b      	orrs	r3, r1
 8105870:	d125      	bne.n	81058be <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 8105872:	4b64      	ldr	r3, [pc, #400]	@ (8105a04 <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 8105874:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8105876:	f002 62e0 	and.w	r2, r2, #117440512	@ 0x7000000
    switch (saiclocksource)
 810587a:	f1b2 7f00 	cmp.w	r2, #33554432	@ 0x2000000
 810587e:	d091      	beq.n	81057a4 <HAL_RCCEx_GetPeriphCLKFreq+0x24>
 8105880:	d805      	bhi.n	810588e <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
 8105882:	2a00      	cmp	r2, #0
 8105884:	f000 8091 	beq.w	81059aa <HAL_RCCEx_GetPeriphCLKFreq+0x22a>
 8105888:	f1b2 7f80 	cmp.w	r2, #16777216	@ 0x1000000
 810588c:	e7a1      	b.n	81057d2 <HAL_RCCEx_GetPeriphCLKFreq+0x52>
 810588e:	f1b2 7f40 	cmp.w	r2, #50331648	@ 0x3000000
 8105892:	f000 80e7 	beq.w	8105a64 <HAL_RCCEx_GetPeriphCLKFreq+0x2e4>
 8105896:	f1b2 6f80 	cmp.w	r2, #67108864	@ 0x4000000
    switch (srcclk)
 810589a:	d1ac      	bne.n	81057f6 <HAL_RCCEx_GetPeriphCLKFreq+0x76>
        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 810589c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 810589e:	6819      	ldr	r1, [r3, #0]
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 81058a0:	681b      	ldr	r3, [r3, #0]
        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 81058a2:	0748      	lsls	r0, r1, #29
        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 81058a4:	f002 5240 	and.w	r2, r2, #805306368	@ 0x30000000
        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 81058a8:	d501      	bpl.n	81058ae <HAL_RCCEx_GetPeriphCLKFreq+0x12e>
 81058aa:	2a00      	cmp	r2, #0
 81058ac:	d0c6      	beq.n	810583c <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 81058ae:	05d9      	lsls	r1, r3, #23
 81058b0:	d503      	bpl.n	81058ba <HAL_RCCEx_GetPeriphCLKFreq+0x13a>
 81058b2:	f1b2 5f80 	cmp.w	r2, #268435456	@ 0x10000000
 81058b6:	f000 80d7 	beq.w	8105a68 <HAL_RCCEx_GetPeriphCLKFreq+0x2e8>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 81058ba:	4b52      	ldr	r3, [pc, #328]	@ (8105a04 <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 81058bc:	e7cb      	b.n	8105856 <HAL_RCCEx_GetPeriphCLKFreq+0xd6>
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 81058be:	f5a0 5380 	sub.w	r3, r0, #4096	@ 0x1000
 81058c2:	430b      	orrs	r3, r1
 81058c4:	d114      	bne.n	81058f0 <HAL_RCCEx_GetPeriphCLKFreq+0x170>
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 81058c6:	4b4f      	ldr	r3, [pc, #316]	@ (8105a04 <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 81058c8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 81058ca:	f402 42e0 	and.w	r2, r2, #28672	@ 0x7000
    switch (srcclk)
 81058ce:	f5b2 5f00 	cmp.w	r2, #8192	@ 0x2000
 81058d2:	f43f af67 	beq.w	81057a4 <HAL_RCCEx_GetPeriphCLKFreq+0x24>
 81058d6:	d804      	bhi.n	81058e2 <HAL_RCCEx_GetPeriphCLKFreq+0x162>
 81058d8:	2a00      	cmp	r2, #0
 81058da:	d066      	beq.n	81059aa <HAL_RCCEx_GetPeriphCLKFreq+0x22a>
 81058dc:	f5b2 5f80 	cmp.w	r2, #4096	@ 0x1000
 81058e0:	e777      	b.n	81057d2 <HAL_RCCEx_GetPeriphCLKFreq+0x52>
 81058e2:	f5b2 5f40 	cmp.w	r2, #12288	@ 0x3000
 81058e6:	f000 80bd 	beq.w	8105a64 <HAL_RCCEx_GetPeriphCLKFreq+0x2e4>
 81058ea:	f5b2 4f80 	cmp.w	r2, #16384	@ 0x4000
 81058ee:	e7d4      	b.n	810589a <HAL_RCCEx_GetPeriphCLKFreq+0x11a>
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 81058f0:	f5a0 5300 	sub.w	r3, r0, #8192	@ 0x2000
 81058f4:	430b      	orrs	r3, r1
 81058f6:	d134      	bne.n	8105962 <HAL_RCCEx_GetPeriphCLKFreq+0x1e2>
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 81058f8:	4a42      	ldr	r2, [pc, #264]	@ (8105a04 <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 81058fa:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 81058fc:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
    switch (srcclk)
 8105900:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8105904:	f000 808a 	beq.w	8105a1c <HAL_RCCEx_GetPeriphCLKFreq+0x29c>
 8105908:	d80d      	bhi.n	8105926 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6>
 810590a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 810590e:	d016      	beq.n	810593e <HAL_RCCEx_GetPeriphCLKFreq+0x1be>
 8105910:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8105914:	d01c      	beq.n	8105950 <HAL_RCCEx_GetPeriphCLKFreq+0x1d0>
 8105916:	2b00      	cmp	r3, #0
 8105918:	f47f af6d 	bne.w	81057f6 <HAL_RCCEx_GetPeriphCLKFreq+0x76>
}
 810591c:	b005      	add	sp, #20
 810591e:	f85d eb04 	ldr.w	lr, [sp], #4
        frequency = HAL_RCC_GetPCLK1Freq();
 8105922:	f7fe bf21 	b.w	8104768 <HAL_RCC_GetPCLK1Freq>
    switch (srcclk)
 8105926:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 810592a:	d07e      	beq.n	8105a2a <HAL_RCCEx_GetPeriphCLKFreq+0x2aa>
 810592c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
    switch (srcclk)
 8105930:	f47f af61 	bne.w	81057f6 <HAL_RCCEx_GetPeriphCLKFreq+0x76>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8105934:	6810      	ldr	r0, [r2, #0]
          frequency = HSE_VALUE;
 8105936:	4b35      	ldr	r3, [pc, #212]	@ (8105a0c <HAL_RCCEx_GetPeriphCLKFreq+0x28c>)
 8105938:	f410 3000 	ands.w	r0, r0, #131072	@ 0x20000
 810593c:	e079      	b.n	8105a32 <HAL_RCCEx_GetPeriphCLKFreq+0x2b2>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 810593e:	6810      	ldr	r0, [r2, #0]
 8105940:	f010 6000 	ands.w	r0, r0, #134217728	@ 0x8000000
 8105944:	f43f af4e 	beq.w	81057e4 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8105948:	a801      	add	r0, sp, #4
 810594a:	f7ff fd1b 	bl	8105384 <HAL_RCCEx_GetPLL2ClockFreq>
 810594e:	e034      	b.n	81059ba <HAL_RCCEx_GetPeriphCLKFreq+0x23a>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8105950:	6810      	ldr	r0, [r2, #0]
 8105952:	f010 5000 	ands.w	r0, r0, #536870912	@ 0x20000000
 8105956:	f43f af45 	beq.w	81057e4 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 810595a:	a801      	add	r0, sp, #4
 810595c:	f7ff fdbc 	bl	81054d8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8105960:	e02b      	b.n	81059ba <HAL_RCCEx_GetPeriphCLKFreq+0x23a>
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 8105962:	f5a0 2300 	sub.w	r3, r0, #524288	@ 0x80000
 8105966:	430b      	orrs	r3, r1
 8105968:	d117      	bne.n	810599a <HAL_RCCEx_GetPeriphCLKFreq+0x21a>
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 810596a:	4b26      	ldr	r3, [pc, #152]	@ (8105a04 <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 810596c:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 810596e:	f402 3240 	and.w	r2, r2, #196608	@ 0x30000
    switch (srcclk)
 8105972:	f5b2 3f80 	cmp.w	r2, #65536	@ 0x10000
 8105976:	d006      	beq.n	8105986 <HAL_RCCEx_GetPeriphCLKFreq+0x206>
 8105978:	f5b2 3f00 	cmp.w	r2, #131072	@ 0x20000
 810597c:	d08e      	beq.n	810589c <HAL_RCCEx_GetPeriphCLKFreq+0x11c>
 810597e:	2a00      	cmp	r2, #0
 8105980:	f47f af39 	bne.w	81057f6 <HAL_RCCEx_GetPeriphCLKFreq+0x76>
 8105984:	e726      	b.n	81057d4 <HAL_RCCEx_GetPeriphCLKFreq+0x54>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8105986:	6818      	ldr	r0, [r3, #0]
 8105988:	f010 5000 	ands.w	r0, r0, #536870912	@ 0x20000000
 810598c:	f43f af2a 	beq.w	81057e4 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8105990:	a801      	add	r0, sp, #4
 8105992:	f7ff fda1 	bl	81054d8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8105996:	9803      	ldr	r0, [sp, #12]
 8105998:	e724      	b.n	81057e4 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 810599a:	f5a0 3380 	sub.w	r3, r0, #65536	@ 0x10000
 810599e:	430b      	orrs	r3, r1
 81059a0:	d116      	bne.n	81059d0 <HAL_RCCEx_GetPeriphCLKFreq+0x250>
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 81059a2:	4b18      	ldr	r3, [pc, #96]	@ (8105a04 <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 81059a4:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
    switch (srcclk)
 81059a6:	03d2      	lsls	r2, r2, #15
 81059a8:	d409      	bmi.n	81059be <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 81059aa:	6818      	ldr	r0, [r3, #0]
 81059ac:	f010 7000 	ands.w	r0, r0, #33554432	@ 0x2000000
 81059b0:	f43f af18 	beq.w	81057e4 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 81059b4:	a801      	add	r0, sp, #4
 81059b6:	f7ff fe39 	bl	810562c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 81059ba:	9802      	ldr	r0, [sp, #8]
 81059bc:	e712      	b.n	81057e4 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 81059be:	6818      	ldr	r0, [r3, #0]
 81059c0:	f010 6000 	ands.w	r0, r0, #134217728	@ 0x8000000
 81059c4:	f43f af0e 	beq.w	81057e4 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 81059c8:	a801      	add	r0, sp, #4
 81059ca:	f7ff fcdb 	bl	8105384 <HAL_RCCEx_GetPLL2ClockFreq>
 81059ce:	e7e2      	b.n	8105996 <HAL_RCCEx_GetPeriphCLKFreq+0x216>
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 81059d0:	f5a0 4380 	sub.w	r3, r0, #16384	@ 0x4000
 81059d4:	430b      	orrs	r3, r1
 81059d6:	d12f      	bne.n	8105a38 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 81059d8:	4a0a      	ldr	r2, [pc, #40]	@ (8105a04 <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 81059da:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 81059dc:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
    switch (srcclk)
 81059e0:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 81059e4:	d01a      	beq.n	8105a1c <HAL_RCCEx_GetPeriphCLKFreq+0x29c>
 81059e6:	d813      	bhi.n	8105a10 <HAL_RCCEx_GetPeriphCLKFreq+0x290>
 81059e8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 81059ec:	d0a7      	beq.n	810593e <HAL_RCCEx_GetPeriphCLKFreq+0x1be>
 81059ee:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 81059f2:	d0ad      	beq.n	8105950 <HAL_RCCEx_GetPeriphCLKFreq+0x1d0>
 81059f4:	2b00      	cmp	r3, #0
 81059f6:	f47f aefe 	bne.w	81057f6 <HAL_RCCEx_GetPeriphCLKFreq+0x76>
}
 81059fa:	b005      	add	sp, #20
 81059fc:	f85d eb04 	ldr.w	lr, [sp], #4
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 8105a00:	f7ff bcae 	b.w	8105360 <HAL_RCCEx_GetD3PCLK1Freq>
 8105a04:	58024400 	.word	0x58024400
 8105a08:	03d09000 	.word	0x03d09000
 8105a0c:	017d7840 	.word	0x017d7840
    switch (srcclk)
 8105a10:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8105a14:	d009      	beq.n	8105a2a <HAL_RCCEx_GetPeriphCLKFreq+0x2aa>
 8105a16:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8105a1a:	e789      	b.n	8105930 <HAL_RCCEx_GetPeriphCLKFreq+0x1b0>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8105a1c:	6810      	ldr	r0, [r2, #0]
 8105a1e:	f010 0004 	ands.w	r0, r0, #4
 8105a22:	f43f aedf 	beq.w	81057e4 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8105a26:	6813      	ldr	r3, [r2, #0]
 8105a28:	e708      	b.n	810583c <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8105a2a:	6810      	ldr	r0, [r2, #0]
          frequency = CSI_VALUE;
 8105a2c:	4b0f      	ldr	r3, [pc, #60]	@ (8105a6c <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 8105a2e:	f410 7080 	ands.w	r0, r0, #256	@ 0x100
          frequency = HSE_VALUE;
 8105a32:	bf18      	it	ne
 8105a34:	4618      	movne	r0, r3
 8105a36:	e6d5      	b.n	81057e4 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 8105a38:	f5a0 4000 	sub.w	r0, r0, #32768	@ 0x8000
 8105a3c:	4308      	orrs	r0, r1
 8105a3e:	f47f aeda 	bne.w	81057f6 <HAL_RCCEx_GetPeriphCLKFreq+0x76>
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 8105a42:	4a0b      	ldr	r2, [pc, #44]	@ (8105a70 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8105a44:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 8105a46:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
    switch (srcclk)
 8105a4a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8105a4e:	d007      	beq.n	8105a60 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>
 8105a50:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8105a54:	f43f af73 	beq.w	810593e <HAL_RCCEx_GetPeriphCLKFreq+0x1be>
 8105a58:	2b00      	cmp	r3, #0
 8105a5a:	f47f aecc 	bne.w	81057f6 <HAL_RCCEx_GetPeriphCLKFreq+0x76>
 8105a5e:	e769      	b.n	8105934 <HAL_RCCEx_GetPeriphCLKFreq+0x1b4>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8105a60:	6810      	ldr	r0, [r2, #0]
 8105a62:	e7a3      	b.n	81059ac <HAL_RCCEx_GetPeriphCLKFreq+0x22c>
        frequency = EXTERNAL_CLOCK_VALUE;
 8105a64:	4803      	ldr	r0, [pc, #12]	@ (8105a74 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8105a66:	e6bd      	b.n	81057e4 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
          frequency = CSI_VALUE;
 8105a68:	4800      	ldr	r0, [pc, #0]	@ (8105a6c <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 8105a6a:	e6bb      	b.n	81057e4 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
 8105a6c:	003d0900 	.word	0x003d0900
 8105a70:	58024400 	.word	0x58024400
 8105a74:	00bb8000 	.word	0x00bb8000

08105a78 <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8105a78:	6a03      	ldr	r3, [r0, #32]
 8105a7a:	f023 0301 	bic.w	r3, r3, #1
 8105a7e:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8105a80:	6a03      	ldr	r3, [r0, #32]
{
 8105a82:	b570      	push	{r4, r5, r6, lr}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8105a84:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8105a86:	6982      	ldr	r2, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8105a88:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8105a8a:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8105a8e:	f022 0273 	bic.w	r2, r2, #115	@ 0x73
  tmpccmrx |= OC_Config->OCMode;
 8105a92:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8105a94:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC1P;
 8105a96:	f023 0302 	bic.w	r3, r3, #2
  tmpccer |= OC_Config->OCPolarity;
 8105a9a:	432b      	orrs	r3, r5

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8105a9c:	4d1b      	ldr	r5, [pc, #108]	@ (8105b0c <TIM_OC1_SetConfig+0x94>)
 8105a9e:	42a8      	cmp	r0, r5
 8105aa0:	d00f      	beq.n	8105ac2 <TIM_OC1_SetConfig+0x4a>
 8105aa2:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8105aa6:	42a8      	cmp	r0, r5
 8105aa8:	d00b      	beq.n	8105ac2 <TIM_OC1_SetConfig+0x4a>
 8105aaa:	f505 5570 	add.w	r5, r5, #15360	@ 0x3c00
 8105aae:	42a8      	cmp	r0, r5
 8105ab0:	d007      	beq.n	8105ac2 <TIM_OC1_SetConfig+0x4a>
 8105ab2:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8105ab6:	42a8      	cmp	r0, r5
 8105ab8:	d003      	beq.n	8105ac2 <TIM_OC1_SetConfig+0x4a>
 8105aba:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8105abe:	42a8      	cmp	r0, r5
 8105ac0:	d11e      	bne.n	8105b00 <TIM_OC1_SetConfig+0x88>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8105ac2:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 8105ac4:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 8105ac8:	432b      	orrs	r3, r5
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8105aca:	4d10      	ldr	r5, [pc, #64]	@ (8105b0c <TIM_OC1_SetConfig+0x94>)
 8105acc:	42a8      	cmp	r0, r5
    tmpccer &= ~TIM_CCER_CC1NE;
 8105ace:	f023 0304 	bic.w	r3, r3, #4
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8105ad2:	d00f      	beq.n	8105af4 <TIM_OC1_SetConfig+0x7c>
 8105ad4:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8105ad8:	42a8      	cmp	r0, r5
 8105ada:	d00b      	beq.n	8105af4 <TIM_OC1_SetConfig+0x7c>
 8105adc:	f505 5570 	add.w	r5, r5, #15360	@ 0x3c00
 8105ae0:	42a8      	cmp	r0, r5
 8105ae2:	d007      	beq.n	8105af4 <TIM_OC1_SetConfig+0x7c>
 8105ae4:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8105ae8:	42a8      	cmp	r0, r5
 8105aea:	d003      	beq.n	8105af4 <TIM_OC1_SetConfig+0x7c>
 8105aec:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8105af0:	42a8      	cmp	r0, r5
 8105af2:	d105      	bne.n	8105b00 <TIM_OC1_SetConfig+0x88>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8105af4:	f424 7540 	bic.w	r5, r4, #768	@ 0x300
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8105af8:	e9d1 4605 	ldrd	r4, r6, [r1, #20]
 8105afc:	4334      	orrs	r4, r6
 8105afe:	432c      	orrs	r4, r5
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8105b00:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8105b02:	6182      	str	r2, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8105b04:	684a      	ldr	r2, [r1, #4]
 8105b06:	6342      	str	r2, [r0, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8105b08:	6203      	str	r3, [r0, #32]
}
 8105b0a:	bd70      	pop	{r4, r5, r6, pc}
 8105b0c:	40010000 	.word	0x40010000

08105b10 <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8105b10:	6a03      	ldr	r3, [r0, #32]
 8105b12:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8105b16:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8105b18:	6a03      	ldr	r3, [r0, #32]
{
 8105b1a:	b570      	push	{r4, r5, r6, lr}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8105b1c:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8105b1e:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8105b20:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8105b22:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8105b26:	f022 0273 	bic.w	r2, r2, #115	@ 0x73
  tmpccmrx |= OC_Config->OCMode;
 8105b2a:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8105b2c:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC3P;
 8105b2e:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8105b32:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8105b36:	4d16      	ldr	r5, [pc, #88]	@ (8105b90 <TIM_OC3_SetConfig+0x80>)
 8105b38:	42a8      	cmp	r0, r5
 8105b3a:	d003      	beq.n	8105b44 <TIM_OC3_SetConfig+0x34>
 8105b3c:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8105b40:	42a8      	cmp	r0, r5
 8105b42:	d10d      	bne.n	8105b60 <TIM_OC3_SetConfig+0x50>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8105b44:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 8105b46:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8105b4a:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8105b4e:	4d10      	ldr	r5, [pc, #64]	@ (8105b90 <TIM_OC3_SetConfig+0x80>)
 8105b50:	42a8      	cmp	r0, r5
    tmpccer &= ~TIM_CCER_CC3NE;
 8105b52:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8105b56:	d00e      	beq.n	8105b76 <TIM_OC3_SetConfig+0x66>
 8105b58:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8105b5c:	42a8      	cmp	r0, r5
 8105b5e:	d00a      	beq.n	8105b76 <TIM_OC3_SetConfig+0x66>
 8105b60:	4d0c      	ldr	r5, [pc, #48]	@ (8105b94 <TIM_OC3_SetConfig+0x84>)
 8105b62:	42a8      	cmp	r0, r5
 8105b64:	d007      	beq.n	8105b76 <TIM_OC3_SetConfig+0x66>
 8105b66:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8105b6a:	42a8      	cmp	r0, r5
 8105b6c:	d003      	beq.n	8105b76 <TIM_OC3_SetConfig+0x66>
 8105b6e:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8105b72:	42a8      	cmp	r0, r5
 8105b74:	d106      	bne.n	8105b84 <TIM_OC3_SetConfig+0x74>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8105b76:	f424 5540 	bic.w	r5, r4, #12288	@ 0x3000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8105b7a:	e9d1 4605 	ldrd	r4, r6, [r1, #20]
 8105b7e:	4334      	orrs	r4, r6
 8105b80:	ea45 1404 	orr.w	r4, r5, r4, lsl #4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8105b84:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8105b86:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8105b88:	684a      	ldr	r2, [r1, #4]
 8105b8a:	63c2      	str	r2, [r0, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8105b8c:	6203      	str	r3, [r0, #32]
}
 8105b8e:	bd70      	pop	{r4, r5, r6, pc}
 8105b90:	40010000 	.word	0x40010000
 8105b94:	40014000 	.word	0x40014000

08105b98 <TIM_OC4_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8105b98:	6a03      	ldr	r3, [r0, #32]
 8105b9a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8105b9e:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8105ba0:	6a03      	ldr	r3, [r0, #32]
{
 8105ba2:	b530      	push	{r4, r5, lr}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8105ba4:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8105ba6:	69c2      	ldr	r2, [r0, #28]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8105ba8:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8105baa:	f022 7280 	bic.w	r2, r2, #16777216	@ 0x1000000
 8105bae:	f422 42e6 	bic.w	r2, r2, #29440	@ 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8105bb2:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8105bb6:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC4P;
 8105bb8:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8105bbc:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8105bc0:	4d0e      	ldr	r5, [pc, #56]	@ (8105bfc <TIM_OC4_SetConfig+0x64>)
 8105bc2:	42a8      	cmp	r0, r5
 8105bc4:	d00f      	beq.n	8105be6 <TIM_OC4_SetConfig+0x4e>
 8105bc6:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8105bca:	42a8      	cmp	r0, r5
 8105bcc:	d00b      	beq.n	8105be6 <TIM_OC4_SetConfig+0x4e>
 8105bce:	f505 5570 	add.w	r5, r5, #15360	@ 0x3c00
 8105bd2:	42a8      	cmp	r0, r5
 8105bd4:	d007      	beq.n	8105be6 <TIM_OC4_SetConfig+0x4e>
 8105bd6:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8105bda:	42a8      	cmp	r0, r5
 8105bdc:	d003      	beq.n	8105be6 <TIM_OC4_SetConfig+0x4e>
 8105bde:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8105be2:	42a8      	cmp	r0, r5
 8105be4:	d104      	bne.n	8105bf0 <TIM_OC4_SetConfig+0x58>

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8105be6:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4;
 8105be8:	f424 4480 	bic.w	r4, r4, #16384	@ 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8105bec:	ea44 1485 	orr.w	r4, r4, r5, lsl #6
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8105bf0:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8105bf2:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8105bf4:	684a      	ldr	r2, [r1, #4]
 8105bf6:	6402      	str	r2, [r0, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8105bf8:	6203      	str	r3, [r0, #32]
}
 8105bfa:	bd30      	pop	{r4, r5, pc}
 8105bfc:	40010000 	.word	0x40010000

08105c00 <TIM_OC5_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8105c00:	6a03      	ldr	r3, [r0, #32]
 8105c02:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8105c06:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8105c08:	6a03      	ldr	r3, [r0, #32]
{
 8105c0a:	b530      	push	{r4, r5, lr}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8105c0c:	6844      	ldr	r4, [r0, #4]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8105c0e:	6d42      	ldr	r2, [r0, #84]	@ 0x54

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8105c10:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8105c12:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8105c16:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
  tmpccmrx |= OC_Config->OCMode;
 8105c1a:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8105c1c:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC5P;
 8105c1e:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8105c22:	ea43 4305 	orr.w	r3, r3, r5, lsl #16

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8105c26:	4d0f      	ldr	r5, [pc, #60]	@ (8105c64 <TIM_OC5_SetConfig+0x64>)
 8105c28:	42a8      	cmp	r0, r5
 8105c2a:	d00f      	beq.n	8105c4c <TIM_OC5_SetConfig+0x4c>
 8105c2c:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8105c30:	42a8      	cmp	r0, r5
 8105c32:	d00b      	beq.n	8105c4c <TIM_OC5_SetConfig+0x4c>
 8105c34:	f505 5570 	add.w	r5, r5, #15360	@ 0x3c00
 8105c38:	42a8      	cmp	r0, r5
 8105c3a:	d007      	beq.n	8105c4c <TIM_OC5_SetConfig+0x4c>
 8105c3c:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8105c40:	42a8      	cmp	r0, r5
 8105c42:	d003      	beq.n	8105c4c <TIM_OC5_SetConfig+0x4c>
 8105c44:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8105c48:	42a8      	cmp	r0, r5
 8105c4a:	d104      	bne.n	8105c56 <TIM_OC5_SetConfig+0x56>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8105c4c:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS5;
 8105c4e:	f424 3480 	bic.w	r4, r4, #65536	@ 0x10000
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8105c52:	ea44 2405 	orr.w	r4, r4, r5, lsl #8
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8105c56:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8105c58:	6542      	str	r2, [r0, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8105c5a:	684a      	ldr	r2, [r1, #4]
 8105c5c:	6582      	str	r2, [r0, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8105c5e:	6203      	str	r3, [r0, #32]
}
 8105c60:	bd30      	pop	{r4, r5, pc}
 8105c62:	bf00      	nop
 8105c64:	40010000 	.word	0x40010000

08105c68 <TIM_OC6_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8105c68:	6a03      	ldr	r3, [r0, #32]
 8105c6a:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8105c6e:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8105c70:	6a03      	ldr	r3, [r0, #32]
{
 8105c72:	b530      	push	{r4, r5, lr}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8105c74:	6844      	ldr	r4, [r0, #4]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8105c76:	6d42      	ldr	r2, [r0, #84]	@ 0x54

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8105c78:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8105c7a:	f022 7280 	bic.w	r2, r2, #16777216	@ 0x1000000
 8105c7e:	f422 42e0 	bic.w	r2, r2, #28672	@ 0x7000
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8105c82:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8105c86:	688d      	ldr	r5, [r1, #8]
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8105c88:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8105c8c:	ea43 5305 	orr.w	r3, r3, r5, lsl #20

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8105c90:	4d0e      	ldr	r5, [pc, #56]	@ (8105ccc <TIM_OC6_SetConfig+0x64>)
 8105c92:	42a8      	cmp	r0, r5
 8105c94:	d00f      	beq.n	8105cb6 <TIM_OC6_SetConfig+0x4e>
 8105c96:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8105c9a:	42a8      	cmp	r0, r5
 8105c9c:	d00b      	beq.n	8105cb6 <TIM_OC6_SetConfig+0x4e>
 8105c9e:	f505 5570 	add.w	r5, r5, #15360	@ 0x3c00
 8105ca2:	42a8      	cmp	r0, r5
 8105ca4:	d007      	beq.n	8105cb6 <TIM_OC6_SetConfig+0x4e>
 8105ca6:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8105caa:	42a8      	cmp	r0, r5
 8105cac:	d003      	beq.n	8105cb6 <TIM_OC6_SetConfig+0x4e>
 8105cae:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8105cb2:	42a8      	cmp	r0, r5
 8105cb4:	d104      	bne.n	8105cc0 <TIM_OC6_SetConfig+0x58>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8105cb6:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS6;
 8105cb8:	f424 2480 	bic.w	r4, r4, #262144	@ 0x40000
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8105cbc:	ea44 2485 	orr.w	r4, r4, r5, lsl #10
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8105cc0:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8105cc2:	6542      	str	r2, [r0, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8105cc4:	684a      	ldr	r2, [r1, #4]
 8105cc6:	65c2      	str	r2, [r0, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8105cc8:	6203      	str	r3, [r0, #32]
}
 8105cca:	bd30      	pop	{r4, r5, pc}
 8105ccc:	40010000 	.word	0x40010000

08105cd0 <HAL_TIM_Base_Start>:
  if (htim->State != HAL_TIM_STATE_READY)
 8105cd0:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8105cd4:	2b01      	cmp	r3, #1
 8105cd6:	d12f      	bne.n	8105d38 <HAL_TIM_Base_Start+0x68>
  htim->State = HAL_TIM_STATE_BUSY;
 8105cd8:	2302      	movs	r3, #2
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8105cda:	4a18      	ldr	r2, [pc, #96]	@ (8105d3c <HAL_TIM_Base_Start+0x6c>)
  htim->State = HAL_TIM_STATE_BUSY;
 8105cdc:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8105ce0:	6803      	ldr	r3, [r0, #0]
 8105ce2:	4293      	cmp	r3, r2
 8105ce4:	d01a      	beq.n	8105d1c <HAL_TIM_Base_Start+0x4c>
 8105ce6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8105cea:	d017      	beq.n	8105d1c <HAL_TIM_Base_Start+0x4c>
 8105cec:	f5a2 427c 	sub.w	r2, r2, #64512	@ 0xfc00
 8105cf0:	4293      	cmp	r3, r2
 8105cf2:	d013      	beq.n	8105d1c <HAL_TIM_Base_Start+0x4c>
 8105cf4:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8105cf8:	4293      	cmp	r3, r2
 8105cfa:	d00f      	beq.n	8105d1c <HAL_TIM_Base_Start+0x4c>
 8105cfc:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8105d00:	4293      	cmp	r3, r2
 8105d02:	d00b      	beq.n	8105d1c <HAL_TIM_Base_Start+0x4c>
 8105d04:	f502 4278 	add.w	r2, r2, #63488	@ 0xf800
 8105d08:	4293      	cmp	r3, r2
 8105d0a:	d007      	beq.n	8105d1c <HAL_TIM_Base_Start+0x4c>
 8105d0c:	f5a2 426c 	sub.w	r2, r2, #60416	@ 0xec00
 8105d10:	4293      	cmp	r3, r2
 8105d12:	d003      	beq.n	8105d1c <HAL_TIM_Base_Start+0x4c>
 8105d14:	f502 3294 	add.w	r2, r2, #75776	@ 0x12800
 8105d18:	4293      	cmp	r3, r2
 8105d1a:	d107      	bne.n	8105d2c <HAL_TIM_Base_Start+0x5c>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8105d1c:	6899      	ldr	r1, [r3, #8]
 8105d1e:	4a08      	ldr	r2, [pc, #32]	@ (8105d40 <HAL_TIM_Base_Start+0x70>)
 8105d20:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8105d22:	2a06      	cmp	r2, #6
 8105d24:	d006      	beq.n	8105d34 <HAL_TIM_Base_Start+0x64>
 8105d26:	f5b2 3f80 	cmp.w	r2, #65536	@ 0x10000
 8105d2a:	d003      	beq.n	8105d34 <HAL_TIM_Base_Start+0x64>
      __HAL_TIM_ENABLE(htim);
 8105d2c:	681a      	ldr	r2, [r3, #0]
 8105d2e:	f042 0201 	orr.w	r2, r2, #1
 8105d32:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8105d34:	2000      	movs	r0, #0
 8105d36:	4770      	bx	lr
    return HAL_ERROR;
 8105d38:	2001      	movs	r0, #1
}
 8105d3a:	4770      	bx	lr
 8105d3c:	40010000 	.word	0x40010000
 8105d40:	00010007 	.word	0x00010007

08105d44 <HAL_TIM_PWM_MspInit>:
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
 8105d44:	4770      	bx	lr
	...

08105d48 <TIM_Base_SetConfig>:
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8105d48:	4a30      	ldr	r2, [pc, #192]	@ (8105e0c <TIM_Base_SetConfig+0xc4>)
  tmpcr1 = TIMx->CR1;
 8105d4a:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8105d4c:	4290      	cmp	r0, r2
 8105d4e:	d012      	beq.n	8105d76 <TIM_Base_SetConfig+0x2e>
 8105d50:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 8105d54:	d00f      	beq.n	8105d76 <TIM_Base_SetConfig+0x2e>
 8105d56:	f5a2 427c 	sub.w	r2, r2, #64512	@ 0xfc00
 8105d5a:	4290      	cmp	r0, r2
 8105d5c:	d00b      	beq.n	8105d76 <TIM_Base_SetConfig+0x2e>
 8105d5e:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8105d62:	4290      	cmp	r0, r2
 8105d64:	d007      	beq.n	8105d76 <TIM_Base_SetConfig+0x2e>
 8105d66:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8105d6a:	4290      	cmp	r0, r2
 8105d6c:	d003      	beq.n	8105d76 <TIM_Base_SetConfig+0x2e>
 8105d6e:	f502 4278 	add.w	r2, r2, #63488	@ 0xf800
 8105d72:	4290      	cmp	r0, r2
 8105d74:	d119      	bne.n	8105daa <TIM_Base_SetConfig+0x62>
    tmpcr1 |= Structure->CounterMode;
 8105d76:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8105d78:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 8105d7c:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8105d7e:	4a23      	ldr	r2, [pc, #140]	@ (8105e0c <TIM_Base_SetConfig+0xc4>)
 8105d80:	4290      	cmp	r0, r2
 8105d82:	d01d      	beq.n	8105dc0 <TIM_Base_SetConfig+0x78>
 8105d84:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 8105d88:	d01a      	beq.n	8105dc0 <TIM_Base_SetConfig+0x78>
 8105d8a:	f5a2 427c 	sub.w	r2, r2, #64512	@ 0xfc00
 8105d8e:	4290      	cmp	r0, r2
 8105d90:	d016      	beq.n	8105dc0 <TIM_Base_SetConfig+0x78>
 8105d92:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8105d96:	4290      	cmp	r0, r2
 8105d98:	d012      	beq.n	8105dc0 <TIM_Base_SetConfig+0x78>
 8105d9a:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8105d9e:	4290      	cmp	r0, r2
 8105da0:	d00e      	beq.n	8105dc0 <TIM_Base_SetConfig+0x78>
 8105da2:	f502 4278 	add.w	r2, r2, #63488	@ 0xf800
 8105da6:	4290      	cmp	r0, r2
 8105da8:	d00a      	beq.n	8105dc0 <TIM_Base_SetConfig+0x78>
 8105daa:	4a19      	ldr	r2, [pc, #100]	@ (8105e10 <TIM_Base_SetConfig+0xc8>)
 8105dac:	4290      	cmp	r0, r2
 8105dae:	d007      	beq.n	8105dc0 <TIM_Base_SetConfig+0x78>
 8105db0:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8105db4:	4290      	cmp	r0, r2
 8105db6:	d003      	beq.n	8105dc0 <TIM_Base_SetConfig+0x78>
 8105db8:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8105dbc:	4290      	cmp	r0, r2
 8105dbe:	d103      	bne.n	8105dc8 <TIM_Base_SetConfig+0x80>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8105dc0:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 8105dc2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8105dc6:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8105dc8:	694a      	ldr	r2, [r1, #20]
 8105dca:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8105dce:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8105dd0:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8105dd2:	688b      	ldr	r3, [r1, #8]
 8105dd4:	62c3      	str	r3, [r0, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8105dd6:	680b      	ldr	r3, [r1, #0]
 8105dd8:	6283      	str	r3, [r0, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8105dda:	4b0c      	ldr	r3, [pc, #48]	@ (8105e0c <TIM_Base_SetConfig+0xc4>)
 8105ddc:	4298      	cmp	r0, r3
 8105dde:	d00f      	beq.n	8105e00 <TIM_Base_SetConfig+0xb8>
 8105de0:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8105de4:	4298      	cmp	r0, r3
 8105de6:	d00b      	beq.n	8105e00 <TIM_Base_SetConfig+0xb8>
 8105de8:	f503 5370 	add.w	r3, r3, #15360	@ 0x3c00
 8105dec:	4298      	cmp	r0, r3
 8105dee:	d007      	beq.n	8105e00 <TIM_Base_SetConfig+0xb8>
 8105df0:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8105df4:	4298      	cmp	r0, r3
 8105df6:	d003      	beq.n	8105e00 <TIM_Base_SetConfig+0xb8>
 8105df8:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8105dfc:	4298      	cmp	r0, r3
 8105dfe:	d101      	bne.n	8105e04 <TIM_Base_SetConfig+0xbc>
    TIMx->RCR = Structure->RepetitionCounter;
 8105e00:	690b      	ldr	r3, [r1, #16]
 8105e02:	6303      	str	r3, [r0, #48]	@ 0x30
  TIMx->EGR = TIM_EGR_UG;
 8105e04:	2301      	movs	r3, #1
 8105e06:	6143      	str	r3, [r0, #20]
}
 8105e08:	4770      	bx	lr
 8105e0a:	bf00      	nop
 8105e0c:	40010000 	.word	0x40010000
 8105e10:	40014000 	.word	0x40014000

08105e14 <HAL_TIM_Base_Init>:
{
 8105e14:	b510      	push	{r4, lr}
  if (htim == NULL)
 8105e16:	4604      	mov	r4, r0
 8105e18:	b350      	cbz	r0, 8105e70 <HAL_TIM_Base_Init+0x5c>
  if (htim->State == HAL_TIM_STATE_RESET)
 8105e1a:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8105e1e:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8105e22:	b91b      	cbnz	r3, 8105e2c <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8105e24:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c
    HAL_TIM_Base_MspInit(htim);
 8105e28:	f7fc f9dc 	bl	81021e4 <HAL_TIM_Base_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8105e2c:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8105e2e:	6820      	ldr	r0, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8105e30:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8105e34:	1d21      	adds	r1, r4, #4
 8105e36:	f7ff ff87 	bl	8105d48 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8105e3a:	2301      	movs	r3, #1
 8105e3c:	f884 3048 	strb.w	r3, [r4, #72]	@ 0x48
  return HAL_OK;
 8105e40:	2000      	movs	r0, #0
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8105e42:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 8105e46:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8105e4a:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 8105e4e:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
 8105e52:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8105e56:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8105e5a:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 8105e5e:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 8105e62:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
 8105e66:	f884 3047 	strb.w	r3, [r4, #71]	@ 0x47
  htim->State = HAL_TIM_STATE_READY;
 8105e6a:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
}
 8105e6e:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8105e70:	2001      	movs	r0, #1
 8105e72:	e7fc      	b.n	8105e6e <HAL_TIM_Base_Init+0x5a>

08105e74 <HAL_TIM_PWM_Init>:
{
 8105e74:	b510      	push	{r4, lr}
  if (htim == NULL)
 8105e76:	4604      	mov	r4, r0
 8105e78:	b350      	cbz	r0, 8105ed0 <HAL_TIM_PWM_Init+0x5c>
  if (htim->State == HAL_TIM_STATE_RESET)
 8105e7a:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8105e7e:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8105e82:	b91b      	cbnz	r3, 8105e8c <HAL_TIM_PWM_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8105e84:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c
    HAL_TIM_PWM_MspInit(htim);
 8105e88:	f7ff ff5c 	bl	8105d44 <HAL_TIM_PWM_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8105e8c:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8105e8e:	6820      	ldr	r0, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8105e90:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8105e94:	1d21      	adds	r1, r4, #4
 8105e96:	f7ff ff57 	bl	8105d48 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8105e9a:	2301      	movs	r3, #1
 8105e9c:	f884 3048 	strb.w	r3, [r4, #72]	@ 0x48
  return HAL_OK;
 8105ea0:	2000      	movs	r0, #0
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8105ea2:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 8105ea6:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8105eaa:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 8105eae:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
 8105eb2:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8105eb6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8105eba:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 8105ebe:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 8105ec2:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
 8105ec6:	f884 3047 	strb.w	r3, [r4, #71]	@ 0x47
  htim->State = HAL_TIM_STATE_READY;
 8105eca:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
}
 8105ece:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8105ed0:	2001      	movs	r0, #1
 8105ed2:	e7fc      	b.n	8105ece <HAL_TIM_PWM_Init+0x5a>

08105ed4 <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8105ed4:	6a03      	ldr	r3, [r0, #32]
 8105ed6:	f023 0310 	bic.w	r3, r3, #16
 8105eda:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 8105edc:	6a03      	ldr	r3, [r0, #32]
{
 8105ede:	b570      	push	{r4, r5, r6, lr}
  tmpcr2 =  TIMx->CR2;
 8105ee0:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8105ee2:	6982      	ldr	r2, [r0, #24]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8105ee4:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8105ee6:	f022 7280 	bic.w	r2, r2, #16777216	@ 0x1000000
 8105eea:	f422 42e6 	bic.w	r2, r2, #29440	@ 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8105eee:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8105ef2:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC2P;
 8105ef4:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8105ef8:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8105efc:	4d16      	ldr	r5, [pc, #88]	@ (8105f58 <TIM_OC2_SetConfig+0x84>)
 8105efe:	42a8      	cmp	r0, r5
 8105f00:	d003      	beq.n	8105f0a <TIM_OC2_SetConfig+0x36>
 8105f02:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8105f06:	42a8      	cmp	r0, r5
 8105f08:	d10d      	bne.n	8105f26 <TIM_OC2_SetConfig+0x52>
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8105f0a:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 8105f0c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8105f10:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8105f14:	4d10      	ldr	r5, [pc, #64]	@ (8105f58 <TIM_OC2_SetConfig+0x84>)
 8105f16:	42a8      	cmp	r0, r5
    tmpccer &= ~TIM_CCER_CC2NE;
 8105f18:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8105f1c:	d00e      	beq.n	8105f3c <TIM_OC2_SetConfig+0x68>
 8105f1e:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8105f22:	42a8      	cmp	r0, r5
 8105f24:	d00a      	beq.n	8105f3c <TIM_OC2_SetConfig+0x68>
 8105f26:	4d0d      	ldr	r5, [pc, #52]	@ (8105f5c <TIM_OC2_SetConfig+0x88>)
 8105f28:	42a8      	cmp	r0, r5
 8105f2a:	d007      	beq.n	8105f3c <TIM_OC2_SetConfig+0x68>
 8105f2c:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8105f30:	42a8      	cmp	r0, r5
 8105f32:	d003      	beq.n	8105f3c <TIM_OC2_SetConfig+0x68>
 8105f34:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8105f38:	42a8      	cmp	r0, r5
 8105f3a:	d106      	bne.n	8105f4a <TIM_OC2_SetConfig+0x76>
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8105f3c:	f424 6540 	bic.w	r5, r4, #3072	@ 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8105f40:	e9d1 4605 	ldrd	r4, r6, [r1, #20]
 8105f44:	4334      	orrs	r4, r6
 8105f46:	ea45 0484 	orr.w	r4, r5, r4, lsl #2
  TIMx->CR2 = tmpcr2;
 8105f4a:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8105f4c:	6182      	str	r2, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8105f4e:	684a      	ldr	r2, [r1, #4]
 8105f50:	6382      	str	r2, [r0, #56]	@ 0x38
  TIMx->CCER = tmpccer;
 8105f52:	6203      	str	r3, [r0, #32]
}
 8105f54:	bd70      	pop	{r4, r5, r6, pc}
 8105f56:	bf00      	nop
 8105f58:	40010000 	.word	0x40010000
 8105f5c:	40014000 	.word	0x40014000

08105f60 <HAL_TIM_PWM_ConfigChannel>:
{
 8105f60:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 8105f62:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 8105f66:	2b01      	cmp	r3, #1
{
 8105f68:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 8105f6a:	d073      	beq.n	8106054 <HAL_TIM_PWM_ConfigChannel+0xf4>
 8105f6c:	2001      	movs	r0, #1
  switch (Channel)
 8105f6e:	2a0c      	cmp	r2, #12
  __HAL_LOCK(htim);
 8105f70:	f884 003c 	strb.w	r0, [r4, #60]	@ 0x3c
  switch (Channel)
 8105f74:	d04e      	beq.n	8106014 <HAL_TIM_PWM_ConfigChannel+0xb4>
 8105f76:	d808      	bhi.n	8105f8a <HAL_TIM_PWM_ConfigChannel+0x2a>
 8105f78:	2a04      	cmp	r2, #4
 8105f7a:	d02b      	beq.n	8105fd4 <HAL_TIM_PWM_ConfigChannel+0x74>
 8105f7c:	2a08      	cmp	r2, #8
 8105f7e:	d039      	beq.n	8105ff4 <HAL_TIM_PWM_ConfigChannel+0x94>
 8105f80:	b1ba      	cbz	r2, 8105fb2 <HAL_TIM_PWM_ConfigChannel+0x52>
  __HAL_UNLOCK(htim);
 8105f82:	2300      	movs	r3, #0
 8105f84:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
}
 8105f88:	bd38      	pop	{r3, r4, r5, pc}
  switch (Channel)
 8105f8a:	2a10      	cmp	r2, #16
 8105f8c:	d052      	beq.n	8106034 <HAL_TIM_PWM_ConfigChannel+0xd4>
 8105f8e:	2a14      	cmp	r2, #20
 8105f90:	d1f7      	bne.n	8105f82 <HAL_TIM_PWM_ConfigChannel+0x22>
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8105f92:	6820      	ldr	r0, [r4, #0]
 8105f94:	f7ff fe68 	bl	8105c68 <TIM_OC6_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8105f98:	6d43      	ldr	r3, [r0, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8105f9a:	690a      	ldr	r2, [r1, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8105f9c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8105fa0:	6543      	str	r3, [r0, #84]	@ 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8105fa2:	6d43      	ldr	r3, [r0, #84]	@ 0x54
 8105fa4:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8105fa8:	6543      	str	r3, [r0, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8105faa:	6d43      	ldr	r3, [r0, #84]	@ 0x54
 8105fac:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8105fb0:	e04e      	b.n	8106050 <HAL_TIM_PWM_ConfigChannel+0xf0>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8105fb2:	6820      	ldr	r0, [r4, #0]
 8105fb4:	f7ff fd60 	bl	8105a78 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8105fb8:	6983      	ldr	r3, [r0, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8105fba:	690a      	ldr	r2, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8105fbc:	f043 0308 	orr.w	r3, r3, #8
 8105fc0:	6183      	str	r3, [r0, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8105fc2:	6983      	ldr	r3, [r0, #24]
 8105fc4:	f023 0304 	bic.w	r3, r3, #4
 8105fc8:	6183      	str	r3, [r0, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8105fca:	6983      	ldr	r3, [r0, #24]
 8105fcc:	4313      	orrs	r3, r2
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8105fce:	6183      	str	r3, [r0, #24]
  HAL_StatusTypeDef status = HAL_OK;
 8105fd0:	2000      	movs	r0, #0
 8105fd2:	e7d6      	b.n	8105f82 <HAL_TIM_PWM_ConfigChannel+0x22>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8105fd4:	6820      	ldr	r0, [r4, #0]
 8105fd6:	f7ff ff7d 	bl	8105ed4 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8105fda:	6983      	ldr	r3, [r0, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8105fdc:	690a      	ldr	r2, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8105fde:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8105fe2:	6183      	str	r3, [r0, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8105fe4:	6983      	ldr	r3, [r0, #24]
 8105fe6:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8105fea:	6183      	str	r3, [r0, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8105fec:	6983      	ldr	r3, [r0, #24]
 8105fee:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8105ff2:	e7ec      	b.n	8105fce <HAL_TIM_PWM_ConfigChannel+0x6e>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8105ff4:	6820      	ldr	r0, [r4, #0]
 8105ff6:	f7ff fd8b 	bl	8105b10 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8105ffa:	69c3      	ldr	r3, [r0, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8105ffc:	690a      	ldr	r2, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8105ffe:	f043 0308 	orr.w	r3, r3, #8
 8106002:	61c3      	str	r3, [r0, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8106004:	69c3      	ldr	r3, [r0, #28]
 8106006:	f023 0304 	bic.w	r3, r3, #4
 810600a:	61c3      	str	r3, [r0, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 810600c:	69c3      	ldr	r3, [r0, #28]
 810600e:	4313      	orrs	r3, r2
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8106010:	61c3      	str	r3, [r0, #28]
      break;
 8106012:	e7dd      	b.n	8105fd0 <HAL_TIM_PWM_ConfigChannel+0x70>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8106014:	6820      	ldr	r0, [r4, #0]
 8106016:	f7ff fdbf 	bl	8105b98 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 810601a:	69c3      	ldr	r3, [r0, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 810601c:	690a      	ldr	r2, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 810601e:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8106022:	61c3      	str	r3, [r0, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8106024:	69c3      	ldr	r3, [r0, #28]
 8106026:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 810602a:	61c3      	str	r3, [r0, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 810602c:	69c3      	ldr	r3, [r0, #28]
 810602e:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8106032:	e7ed      	b.n	8106010 <HAL_TIM_PWM_ConfigChannel+0xb0>
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8106034:	6820      	ldr	r0, [r4, #0]
 8106036:	f7ff fde3 	bl	8105c00 <TIM_OC5_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 810603a:	6d43      	ldr	r3, [r0, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 810603c:	690a      	ldr	r2, [r1, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 810603e:	f043 0308 	orr.w	r3, r3, #8
 8106042:	6543      	str	r3, [r0, #84]	@ 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8106044:	6d43      	ldr	r3, [r0, #84]	@ 0x54
 8106046:	f023 0304 	bic.w	r3, r3, #4
 810604a:	6543      	str	r3, [r0, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 810604c:	6d43      	ldr	r3, [r0, #84]	@ 0x54
 810604e:	4313      	orrs	r3, r2
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8106050:	6543      	str	r3, [r0, #84]	@ 0x54
      break;
 8106052:	e7bd      	b.n	8105fd0 <HAL_TIM_PWM_ConfigChannel+0x70>
  __HAL_LOCK(htim);
 8106054:	2002      	movs	r0, #2
 8106056:	e797      	b.n	8105f88 <HAL_TIM_PWM_ConfigChannel+0x28>

08106058 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8106058:	b510      	push	{r4, lr}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 810605a:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 810605c:	430a      	orrs	r2, r1
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 810605e:	f424 447f 	bic.w	r4, r4, #65280	@ 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8106062:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
 8106066:	4322      	orrs	r2, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8106068:	6082      	str	r2, [r0, #8]
}
 810606a:	bd10      	pop	{r4, pc}

0810606c <HAL_TIM_ConfigClockSource>:
{
 810606c:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 810606e:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 8106072:	2b01      	cmp	r3, #1
{
 8106074:	4604      	mov	r4, r0
 8106076:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(htim);
 810607a:	f000 80a9 	beq.w	81061d0 <HAL_TIM_ConfigClockSource+0x164>
  htim->State = HAL_TIM_STATE_BUSY;
 810607e:	f884 003d 	strb.w	r0, [r4, #61]	@ 0x3d
  __HAL_LOCK(htim);
 8106082:	2201      	movs	r2, #1
  tmpsmcr = htim->Instance->SMCR;
 8106084:	6820      	ldr	r0, [r4, #0]
  __HAL_LOCK(htim);
 8106086:	f884 203c 	strb.w	r2, [r4, #60]	@ 0x3c
  tmpsmcr = htim->Instance->SMCR;
 810608a:	6885      	ldr	r5, [r0, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 810608c:	4b51      	ldr	r3, [pc, #324]	@ (81061d4 <HAL_TIM_ConfigClockSource+0x168>)
 810608e:	402b      	ands	r3, r5
  htim->Instance->SMCR = tmpsmcr;
 8106090:	6083      	str	r3, [r0, #8]
  switch (sClockSourceConfig->ClockSource)
 8106092:	680b      	ldr	r3, [r1, #0]
 8106094:	2b70      	cmp	r3, #112	@ 0x70
 8106096:	d056      	beq.n	8106146 <HAL_TIM_ConfigClockSource+0xda>
 8106098:	d83c      	bhi.n	8106114 <HAL_TIM_ConfigClockSource+0xa8>
 810609a:	2b50      	cmp	r3, #80	@ 0x50
 810609c:	d066      	beq.n	810616c <HAL_TIM_ConfigClockSource+0x100>
 810609e:	d81d      	bhi.n	81060dc <HAL_TIM_ConfigClockSource+0x70>
 81060a0:	2b40      	cmp	r3, #64	@ 0x40
 81060a2:	d07c      	beq.n	810619e <HAL_TIM_ConfigClockSource+0x132>
 81060a4:	d806      	bhi.n	81060b4 <HAL_TIM_ConfigClockSource+0x48>
 81060a6:	2b20      	cmp	r3, #32
 81060a8:	d00e      	beq.n	81060c8 <HAL_TIM_ConfigClockSource+0x5c>
 81060aa:	d80b      	bhi.n	81060c4 <HAL_TIM_ConfigClockSource+0x58>
 81060ac:	f033 0210 	bics.w	r2, r3, #16
 81060b0:	d00a      	beq.n	81060c8 <HAL_TIM_ConfigClockSource+0x5c>
      status = HAL_ERROR;
 81060b2:	2201      	movs	r2, #1
  htim->State = HAL_TIM_STATE_READY;
 81060b4:	2301      	movs	r3, #1
 81060b6:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 81060ba:	2300      	movs	r3, #0
 81060bc:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
}
 81060c0:	4610      	mov	r0, r2
 81060c2:	bd38      	pop	{r3, r4, r5, pc}
  switch (sClockSourceConfig->ClockSource)
 81060c4:	2b30      	cmp	r3, #48	@ 0x30
 81060c6:	d1f4      	bne.n	81060b2 <HAL_TIM_ConfigClockSource+0x46>
  tmpsmcr = TIMx->SMCR;
 81060c8:	6882      	ldr	r2, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 81060ca:	f422 1240 	bic.w	r2, r2, #3145728	@ 0x300000
 81060ce:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 81060d2:	431a      	orrs	r2, r3
 81060d4:	f042 0207 	orr.w	r2, r2, #7
  TIMx->SMCR = tmpsmcr;
 81060d8:	6082      	str	r2, [r0, #8]
}
 81060da:	e022      	b.n	8106122 <HAL_TIM_ConfigClockSource+0xb6>
  switch (sClockSourceConfig->ClockSource)
 81060dc:	2b60      	cmp	r3, #96	@ 0x60
 81060de:	d1e9      	bne.n	81060b4 <HAL_TIM_ConfigClockSource+0x48>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 81060e0:	6a03      	ldr	r3, [r0, #32]
                               sClockSourceConfig->ClockPolarity,
 81060e2:	684d      	ldr	r5, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 81060e4:	68c9      	ldr	r1, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 81060e6:	f023 0310 	bic.w	r3, r3, #16
 81060ea:	6203      	str	r3, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 81060ec:	6982      	ldr	r2, [r0, #24]
  tmpccer = TIMx->CCER;
 81060ee:	6a03      	ldr	r3, [r0, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 81060f0:	f422 4270 	bic.w	r2, r2, #61440	@ 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 81060f4:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 81060f8:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 81060fc:	ea42 3201 	orr.w	r2, r2, r1, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 8106100:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8106102:	6203      	str	r3, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 8106104:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8106106:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 810610a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 810610e:	f043 0367 	orr.w	r3, r3, #103	@ 0x67
  TIMx->SMCR = tmpsmcr;
 8106112:	e020      	b.n	8106156 <HAL_TIM_ConfigClockSource+0xea>
  switch (sClockSourceConfig->ClockSource)
 8106114:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8106118:	d01f      	beq.n	810615a <HAL_TIM_ConfigClockSource+0xee>
 810611a:	d804      	bhi.n	8106126 <HAL_TIM_ConfigClockSource+0xba>
 810611c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8106120:	d1c8      	bne.n	81060b4 <HAL_TIM_ConfigClockSource+0x48>
  HAL_StatusTypeDef status = HAL_OK;
 8106122:	2200      	movs	r2, #0
 8106124:	e7c6      	b.n	81060b4 <HAL_TIM_ConfigClockSource+0x48>
  switch (sClockSourceConfig->ClockSource)
 8106126:	492c      	ldr	r1, [pc, #176]	@ (81061d8 <HAL_TIM_ConfigClockSource+0x16c>)
 8106128:	428b      	cmp	r3, r1
 810612a:	d0cd      	beq.n	81060c8 <HAL_TIM_ConfigClockSource+0x5c>
 810612c:	d805      	bhi.n	810613a <HAL_TIM_ConfigClockSource+0xce>
 810612e:	f023 0110 	bic.w	r1, r3, #16
 8106132:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8106136:	d0c7      	beq.n	81060c8 <HAL_TIM_ConfigClockSource+0x5c>
 8106138:	e7bc      	b.n	81060b4 <HAL_TIM_ConfigClockSource+0x48>
 810613a:	4928      	ldr	r1, [pc, #160]	@ (81061dc <HAL_TIM_ConfigClockSource+0x170>)
 810613c:	428b      	cmp	r3, r1
 810613e:	d0c3      	beq.n	81060c8 <HAL_TIM_ConfigClockSource+0x5c>
 8106140:	3110      	adds	r1, #16
 8106142:	428b      	cmp	r3, r1
 8106144:	e7f7      	b.n	8106136 <HAL_TIM_ConfigClockSource+0xca>
      TIM_ETR_SetConfig(htim->Instance,
 8106146:	68cb      	ldr	r3, [r1, #12]
 8106148:	e9d1 2101 	ldrd	r2, r1, [r1, #4]
 810614c:	f7ff ff84 	bl	8106058 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8106150:	6883      	ldr	r3, [r0, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8106152:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
      htim->Instance->SMCR = tmpsmcr;
 8106156:	6083      	str	r3, [r0, #8]
      break;
 8106158:	e7e3      	b.n	8106122 <HAL_TIM_ConfigClockSource+0xb6>
      TIM_ETR_SetConfig(htim->Instance,
 810615a:	68cb      	ldr	r3, [r1, #12]
 810615c:	e9d1 2101 	ldrd	r2, r1, [r1, #4]
 8106160:	f7ff ff7a 	bl	8106058 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8106164:	6883      	ldr	r3, [r0, #8]
 8106166:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 810616a:	e7f4      	b.n	8106156 <HAL_TIM_ConfigClockSource+0xea>
                               sClockSourceConfig->ClockPolarity,
 810616c:	684a      	ldr	r2, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 810616e:	68cd      	ldr	r5, [r1, #12]
  tmpccer = TIMx->CCER;
 8106170:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8106172:	6a03      	ldr	r3, [r0, #32]
 8106174:	f023 0301 	bic.w	r3, r3, #1
 8106178:	6203      	str	r3, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 810617a:	6983      	ldr	r3, [r0, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 810617c:	f021 010a 	bic.w	r1, r1, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8106180:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8106184:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  tmpccer |= TIM_ICPolarity;
 8106188:	430a      	orrs	r2, r1
  TIMx->CCMR1 = tmpccmr1;
 810618a:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 810618c:	6202      	str	r2, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 810618e:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8106190:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8106194:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8106198:	f043 0357 	orr.w	r3, r3, #87	@ 0x57
  TIMx->SMCR = tmpsmcr;
 810619c:	e7db      	b.n	8106156 <HAL_TIM_ConfigClockSource+0xea>
                               sClockSourceConfig->ClockPolarity,
 810619e:	684a      	ldr	r2, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 81061a0:	68cd      	ldr	r5, [r1, #12]
  tmpccer = TIMx->CCER;
 81061a2:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 81061a4:	6a03      	ldr	r3, [r0, #32]
 81061a6:	f023 0301 	bic.w	r3, r3, #1
 81061aa:	6203      	str	r3, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 81061ac:	6983      	ldr	r3, [r0, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 81061ae:	f021 010a 	bic.w	r1, r1, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 81061b2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 81061b6:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  tmpccer |= TIM_ICPolarity;
 81061ba:	430a      	orrs	r2, r1
  TIMx->CCMR1 = tmpccmr1;
 81061bc:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 81061be:	6202      	str	r2, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 81061c0:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 81061c2:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 81061c6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 81061ca:	f043 0347 	orr.w	r3, r3, #71	@ 0x47
  TIMx->SMCR = tmpsmcr;
 81061ce:	e7c2      	b.n	8106156 <HAL_TIM_ConfigClockSource+0xea>
  __HAL_LOCK(htim);
 81061d0:	4602      	mov	r2, r0
 81061d2:	e775      	b.n	81060c0 <HAL_TIM_ConfigClockSource+0x54>
 81061d4:	ffce0088 	.word	0xffce0088
 81061d8:	00100020 	.word	0x00100020
 81061dc:	00100030 	.word	0x00100030

081061e0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 81061e0:	b570      	push	{r4, r5, r6, lr}
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 81061e2:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 81061e6:	2b01      	cmp	r3, #1
{
 81061e8:	4604      	mov	r4, r0
 81061ea:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(htim);
 81061ee:	d03a      	beq.n	8106266 <HAL_TIMEx_MasterConfigSynchronization+0x86>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 81061f0:	6823      	ldr	r3, [r4, #0]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 81061f2:	4d1d      	ldr	r5, [pc, #116]	@ (8106268 <HAL_TIMEx_MasterConfigSynchronization+0x88>)
  htim->State = HAL_TIM_STATE_BUSY;
 81061f4:	f884 003d 	strb.w	r0, [r4, #61]	@ 0x3d
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 81061f8:	42ab      	cmp	r3, r5
  tmpcr2 = htim->Instance->CR2;
 81061fa:	685a      	ldr	r2, [r3, #4]
  tmpsmcr = htim->Instance->SMCR;
 81061fc:	6898      	ldr	r0, [r3, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 81061fe:	d002      	beq.n	8106206 <HAL_TIMEx_MasterConfigSynchronization+0x26>
 8106200:	4e1a      	ldr	r6, [pc, #104]	@ (810626c <HAL_TIMEx_MasterConfigSynchronization+0x8c>)
 8106202:	42b3      	cmp	r3, r6
 8106204:	d103      	bne.n	810620e <HAL_TIMEx_MasterConfigSynchronization+0x2e>
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8106206:	684e      	ldr	r6, [r1, #4]
    tmpcr2 &= ~TIM_CR2_MMS2;
 8106208:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 810620c:	4332      	orrs	r2, r6
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 810620e:	680e      	ldr	r6, [r1, #0]
  tmpcr2 &= ~TIM_CR2_MMS;
 8106210:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8106214:	4332      	orrs	r2, r6

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8106216:	42ab      	cmp	r3, r5
  htim->Instance->CR2 = tmpcr2;
 8106218:	605a      	str	r2, [r3, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 810621a:	d019      	beq.n	8106250 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 810621c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8106220:	d016      	beq.n	8106250 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8106222:	4a13      	ldr	r2, [pc, #76]	@ (8106270 <HAL_TIMEx_MasterConfigSynchronization+0x90>)
 8106224:	4293      	cmp	r3, r2
 8106226:	d013      	beq.n	8106250 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8106228:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 810622c:	4293      	cmp	r3, r2
 810622e:	d00f      	beq.n	8106250 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8106230:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8106234:	4293      	cmp	r3, r2
 8106236:	d00b      	beq.n	8106250 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8106238:	f502 4278 	add.w	r2, r2, #63488	@ 0xf800
 810623c:	4293      	cmp	r3, r2
 810623e:	d007      	beq.n	8106250 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8106240:	f5a2 426c 	sub.w	r2, r2, #60416	@ 0xec00
 8106244:	4293      	cmp	r3, r2
 8106246:	d003      	beq.n	8106250 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8106248:	f502 3294 	add.w	r2, r2, #75776	@ 0x12800
 810624c:	4293      	cmp	r3, r2
 810624e:	d104      	bne.n	810625a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8106250:	6889      	ldr	r1, [r1, #8]
    tmpsmcr &= ~TIM_SMCR_MSM;
 8106252:	f020 0280 	bic.w	r2, r0, #128	@ 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8106256:	430a      	orrs	r2, r1

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8106258:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 810625a:	2301      	movs	r3, #1

  __HAL_UNLOCK(htim);
 810625c:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 810625e:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 8106262:	f884 003c 	strb.w	r0, [r4, #60]	@ 0x3c

  return HAL_OK;
}
 8106266:	bd70      	pop	{r4, r5, r6, pc}
 8106268:	40010000 	.word	0x40010000
 810626c:	40010400 	.word	0x40010400
 8106270:	40000400 	.word	0x40000400

08106274 <UART_EndTxTransfer>:
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8106274:	6802      	ldr	r2, [r0, #0]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8106276:	e852 3f00 	ldrex	r3, [r2]
 810627a:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 810627e:	e842 3100 	strex	r1, r3, [r2]
   return(result);
 8106282:	6802      	ldr	r2, [r0, #0]
 8106284:	2900      	cmp	r1, #0
 8106286:	d1f5      	bne.n	8106274 <UART_EndTxTransfer>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8106288:	f102 0308 	add.w	r3, r2, #8
 810628c:	e853 3f00 	ldrex	r3, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 8106290:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8106294:	f102 0c08 	add.w	ip, r2, #8
 8106298:	e84c 3100 	strex	r1, r3, [ip]
 810629c:	2900      	cmp	r1, #0
 810629e:	d1f3      	bne.n	8106288 <UART_EndTxTransfer+0x14>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 81062a0:	2320      	movs	r3, #32
 81062a2:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
}
 81062a6:	4770      	bx	lr

081062a8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 81062a8:	b510      	push	{r4, lr}
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 81062aa:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 81062ac:	e852 3f00 	ldrex	r3, [r2]
 81062b0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 81062b4:	e842 3100 	strex	r1, r3, [r2]
   return(result);
 81062b8:	6802      	ldr	r2, [r0, #0]
 81062ba:	2900      	cmp	r1, #0
 81062bc:	d1f5      	bne.n	81062aa <UART_EndRxTransfer+0x2>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 81062be:	4c0f      	ldr	r4, [pc, #60]	@ (81062fc <UART_EndRxTransfer+0x54>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 81062c0:	f102 0308 	add.w	r3, r2, #8
 81062c4:	e853 3f00 	ldrex	r3, [r3]
 81062c8:	4023      	ands	r3, r4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 81062ca:	f102 0c08 	add.w	ip, r2, #8
 81062ce:	e84c 3100 	strex	r1, r3, [ip]
 81062d2:	2900      	cmp	r1, #0
 81062d4:	d1f4      	bne.n	81062c0 <UART_EndRxTransfer+0x18>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 81062d6:	6ec3      	ldr	r3, [r0, #108]	@ 0x6c
 81062d8:	2b01      	cmp	r3, #1
 81062da:	d107      	bne.n	81062ec <UART_EndRxTransfer+0x44>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 81062dc:	e852 3f00 	ldrex	r3, [r2]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 81062e0:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 81062e4:	e842 3100 	strex	r1, r3, [r2]
 81062e8:	2900      	cmp	r1, #0
 81062ea:	d1f7      	bne.n	81062dc <UART_EndRxTransfer+0x34>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 81062ec:	2320      	movs	r3, #32
 81062ee:	f8c0 308c 	str.w	r3, [r0, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 81062f2:	2300      	movs	r3, #0
 81062f4:	66c3      	str	r3, [r0, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 81062f6:	6743      	str	r3, [r0, #116]	@ 0x74
}
 81062f8:	bd10      	pop	{r4, pc}
 81062fa:	bf00      	nop
 81062fc:	effffffe 	.word	0xeffffffe

08106300 <HAL_UART_Transmit_DMA>:
{
 8106300:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8106302:	4604      	mov	r4, r0
 8106304:	4613      	mov	r3, r2
  if (huart->gState == HAL_UART_STATE_READY)
 8106306:	f8d4 5088 	ldr.w	r5, [r4, #136]	@ 0x88
 810630a:	2d20      	cmp	r5, #32
 810630c:	d132      	bne.n	8106374 <HAL_UART_Transmit_DMA+0x74>
    if ((pData == NULL) || (Size == 0U))
 810630e:	b1f1      	cbz	r1, 810634e <HAL_UART_Transmit_DMA+0x4e>
 8106310:	b1ea      	cbz	r2, 810634e <HAL_UART_Transmit_DMA+0x4e>
    if (huart->hdmatx != NULL)
 8106312:	6fe0      	ldr	r0, [r4, #124]	@ 0x7c
    huart->TxXferCount = Size;
 8106314:	f8a4 2056 	strh.w	r2, [r4, #86]	@ 0x56
    huart->TxXferSize  = Size;
 8106318:	f8a4 2054 	strh.w	r2, [r4, #84]	@ 0x54
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 810631c:	2600      	movs	r6, #0
    huart->gState = HAL_UART_STATE_BUSY_TX;
 810631e:	2221      	movs	r2, #33	@ 0x21
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8106320:	f8c4 6090 	str.w	r6, [r4, #144]	@ 0x90
    huart->pTxBuffPtr  = pData;
 8106324:	6521      	str	r1, [r4, #80]	@ 0x50
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8106326:	f8c4 2088 	str.w	r2, [r4, #136]	@ 0x88
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 810632a:	6822      	ldr	r2, [r4, #0]
    if (huart->hdmatx != NULL)
 810632c:	b188      	cbz	r0, 8106352 <HAL_UART_Transmit_DMA+0x52>
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 810632e:	4f12      	ldr	r7, [pc, #72]	@ (8106378 <HAL_UART_Transmit_DMA+0x78>)
 8106330:	63c7      	str	r7, [r0, #60]	@ 0x3c
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8106332:	4f12      	ldr	r7, [pc, #72]	@ (810637c <HAL_UART_Transmit_DMA+0x7c>)
 8106334:	6407      	str	r7, [r0, #64]	@ 0x40
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 8106336:	4f12      	ldr	r7, [pc, #72]	@ (8106380 <HAL_UART_Transmit_DMA+0x80>)
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8106338:	3228      	adds	r2, #40	@ 0x28
      huart->hdmatx->XferAbortCallback = NULL;
 810633a:	e9c0 7613 	strd	r7, r6, [r0, #76]	@ 0x4c
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 810633e:	f7fd f9ef 	bl	8103720 <HAL_DMA_Start_IT>
 8106342:	b130      	cbz	r0, 8106352 <HAL_UART_Transmit_DMA+0x52>
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8106344:	2310      	movs	r3, #16
 8106346:	f8c4 3090 	str.w	r3, [r4, #144]	@ 0x90
        huart->gState = HAL_UART_STATE_READY;
 810634a:	f8c4 5088 	str.w	r5, [r4, #136]	@ 0x88
      return HAL_ERROR;
 810634e:	2001      	movs	r0, #1
}
 8106350:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8106352:	6823      	ldr	r3, [r4, #0]
 8106354:	2240      	movs	r2, #64	@ 0x40
 8106356:	621a      	str	r2, [r3, #32]
 8106358:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 810635a:	f102 0308 	add.w	r3, r2, #8
 810635e:	e853 3f00 	ldrex	r3, [r3]
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8106362:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8106366:	f102 0108 	add.w	r1, r2, #8
 810636a:	e841 3000 	strex	r0, r3, [r1]
 810636e:	2800      	cmp	r0, #0
 8106370:	d1f3      	bne.n	810635a <HAL_UART_Transmit_DMA+0x5a>
 8106372:	e7ed      	b.n	8106350 <HAL_UART_Transmit_DMA+0x50>
    return HAL_BUSY;
 8106374:	2002      	movs	r0, #2
 8106376:	e7eb      	b.n	8106350 <HAL_UART_Transmit_DMA+0x50>
 8106378:	08106385 	.word	0x08106385
 810637c:	081063cd 	.word	0x081063cd
 8106380:	081063d9 	.word	0x081063d9

08106384 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8106384:	b508      	push	{r3, lr}
 8106386:	4603      	mov	r3, r0
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8106388:	6b80      	ldr	r0, [r0, #56]	@ 0x38

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 810638a:	69db      	ldr	r3, [r3, #28]
 810638c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8106390:	d018      	beq.n	81063c4 <UART_DMATransmitCplt+0x40>
  {
    huart->TxXferCount = 0U;
 8106392:	2300      	movs	r3, #0
 8106394:	f8a0 3056 	strh.w	r3, [r0, #86]	@ 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8106398:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 810639a:	f102 0308 	add.w	r3, r2, #8
 810639e:	e853 3f00 	ldrex	r3, [r3]
 81063a2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 81063a6:	3208      	adds	r2, #8
 81063a8:	e842 3100 	strex	r1, r3, [r2]
   return(result);
 81063ac:	6802      	ldr	r2, [r0, #0]
 81063ae:	2900      	cmp	r1, #0
 81063b0:	d1f2      	bne.n	8106398 <UART_DMATransmitCplt+0x14>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 81063b2:	e852 3f00 	ldrex	r3, [r2]

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 81063b6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 81063ba:	e842 3100 	strex	r1, r3, [r2]
 81063be:	2900      	cmp	r1, #0
 81063c0:	d1f7      	bne.n	81063b2 <UART_DMATransmitCplt+0x2e>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 81063c2:	bd08      	pop	{r3, pc}
    HAL_UART_TxCpltCallback(huart);
 81063c4:	f7fb fa40 	bl	8101848 <HAL_UART_TxCpltCallback>
}
 81063c8:	e7fb      	b.n	81063c2 <UART_DMATransmitCplt+0x3e>

081063ca <HAL_UART_TxHalfCpltCallback>:
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
 81063ca:	4770      	bx	lr

081063cc <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 81063cc:	b508      	push	{r3, lr}
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 81063ce:	6b80      	ldr	r0, [r0, #56]	@ 0x38
 81063d0:	f7ff fffb 	bl	81063ca <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 81063d4:	bd08      	pop	{r3, pc}

081063d6 <HAL_UART_ErrorCallback>:
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
 81063d6:	4770      	bx	lr

081063d8 <UART_DMAError>:
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 81063d8:	6b80      	ldr	r0, [r0, #56]	@ 0x38
{
 81063da:	b538      	push	{r3, r4, r5, lr}

  const HAL_UART_StateTypeDef gstate = huart->gState;
  const HAL_UART_StateTypeDef rxstate = huart->RxState;

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 81063dc:	6804      	ldr	r4, [r0, #0]
  const HAL_UART_StateTypeDef gstate = huart->gState;
 81063de:	f8d0 3088 	ldr.w	r3, [r0, #136]	@ 0x88
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 81063e2:	f8d0 508c 	ldr.w	r5, [r0, #140]	@ 0x8c
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 81063e6:	68a2      	ldr	r2, [r4, #8]
 81063e8:	0612      	lsls	r2, r2, #24
 81063ea:	d506      	bpl.n	81063fa <UART_DMAError+0x22>
 81063ec:	2b21      	cmp	r3, #33	@ 0x21
 81063ee:	d104      	bne.n	81063fa <UART_DMAError+0x22>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 81063f0:	2300      	movs	r3, #0
 81063f2:	f8a0 3056 	strh.w	r3, [r0, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 81063f6:	f7ff ff3d 	bl	8106274 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 81063fa:	68a3      	ldr	r3, [r4, #8]
 81063fc:	065b      	lsls	r3, r3, #25
 81063fe:	d506      	bpl.n	810640e <UART_DMAError+0x36>
 8106400:	2d22      	cmp	r5, #34	@ 0x22
 8106402:	d104      	bne.n	810640e <UART_DMAError+0x36>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8106404:	2300      	movs	r3, #0
 8106406:	f8a0 305e 	strh.w	r3, [r0, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 810640a:	f7ff ff4d 	bl	81062a8 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 810640e:	f8d0 3090 	ldr.w	r3, [r0, #144]	@ 0x90
 8106412:	f043 0310 	orr.w	r3, r3, #16
 8106416:	f8c0 3090 	str.w	r3, [r0, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 810641a:	f7ff ffdc 	bl	81063d6 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 810641e:	bd38      	pop	{r3, r4, r5, pc}

08106420 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8106420:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8106422:	6b80      	ldr	r0, [r0, #56]	@ 0x38
  huart->RxXferCount = 0U;
 8106424:	2300      	movs	r3, #0
 8106426:	f8a0 305e 	strh.w	r3, [r0, #94]	@ 0x5e
  huart->TxXferCount = 0U;
 810642a:	f8a0 3056 	strh.w	r3, [r0, #86]	@ 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 810642e:	f7ff ffd2 	bl	81063d6 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8106432:	bd08      	pop	{r3, pc}

08106434 <HAL_UARTEx_RxEventCallback>:
}
 8106434:	4770      	bx	lr
	...

08106438 <HAL_UART_IRQHandler>:
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8106438:	6803      	ldr	r3, [r0, #0]
 810643a:	69d9      	ldr	r1, [r3, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 810643c:	681a      	ldr	r2, [r3, #0]
{
 810643e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if (errorflags == 0U)
 8106442:	f640 060f 	movw	r6, #2063	@ 0x80f
 8106446:	4231      	tst	r1, r6
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8106448:	689d      	ldr	r5, [r3, #8]
{
 810644a:	4604      	mov	r4, r0
  if (errorflags == 0U)
 810644c:	d110      	bne.n	8106470 <HAL_UART_IRQHandler+0x38>
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 810644e:	068e      	lsls	r6, r1, #26
 8106450:	f140 8097 	bpl.w	8106582 <HAL_UART_IRQHandler+0x14a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8106454:	f002 0620 	and.w	r6, r2, #32
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8106458:	f005 5780 	and.w	r7, r5, #268435456	@ 0x10000000
 810645c:	433e      	orrs	r6, r7
 810645e:	f000 8090 	beq.w	8106582 <HAL_UART_IRQHandler+0x14a>
      if (huart->RxISR != NULL)
 8106462:	6f43      	ldr	r3, [r0, #116]	@ 0x74
 8106464:	2b00      	cmp	r3, #0
 8106466:	f000 8085 	beq.w	8106574 <HAL_UART_IRQHandler+0x13c>
}
 810646a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 810646e:	4718      	bx	r3
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8106470:	4eaa      	ldr	r6, [pc, #680]	@ (810671c <HAL_UART_IRQHandler+0x2e4>)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8106472:	48ab      	ldr	r0, [pc, #684]	@ (8106720 <HAL_UART_IRQHandler+0x2e8>)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8106474:	402e      	ands	r6, r5
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8106476:	4010      	ands	r0, r2
 8106478:	4330      	orrs	r0, r6
 810647a:	f000 8082 	beq.w	8106582 <HAL_UART_IRQHandler+0x14a>
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 810647e:	07cf      	lsls	r7, r1, #31
 8106480:	d509      	bpl.n	8106496 <HAL_UART_IRQHandler+0x5e>
 8106482:	05d0      	lsls	r0, r2, #23
 8106484:	d507      	bpl.n	8106496 <HAL_UART_IRQHandler+0x5e>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8106486:	2001      	movs	r0, #1
 8106488:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 810648a:	f8d4 0090 	ldr.w	r0, [r4, #144]	@ 0x90
 810648e:	f040 0001 	orr.w	r0, r0, #1
 8106492:	f8c4 0090 	str.w	r0, [r4, #144]	@ 0x90
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8106496:	078f      	lsls	r7, r1, #30
 8106498:	d509      	bpl.n	81064ae <HAL_UART_IRQHandler+0x76>
 810649a:	07e8      	lsls	r0, r5, #31
 810649c:	d507      	bpl.n	81064ae <HAL_UART_IRQHandler+0x76>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 810649e:	2002      	movs	r0, #2
 81064a0:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 81064a2:	f8d4 0090 	ldr.w	r0, [r4, #144]	@ 0x90
 81064a6:	f040 0004 	orr.w	r0, r0, #4
 81064aa:	f8c4 0090 	str.w	r0, [r4, #144]	@ 0x90
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 81064ae:	074f      	lsls	r7, r1, #29
 81064b0:	d509      	bpl.n	81064c6 <HAL_UART_IRQHandler+0x8e>
 81064b2:	07e8      	lsls	r0, r5, #31
 81064b4:	d507      	bpl.n	81064c6 <HAL_UART_IRQHandler+0x8e>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 81064b6:	2004      	movs	r0, #4
 81064b8:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 81064ba:	f8d4 0090 	ldr.w	r0, [r4, #144]	@ 0x90
 81064be:	f040 0002 	orr.w	r0, r0, #2
 81064c2:	f8c4 0090 	str.w	r0, [r4, #144]	@ 0x90
    if (((isrflags & USART_ISR_ORE) != 0U)
 81064c6:	070f      	lsls	r7, r1, #28
 81064c8:	d50b      	bpl.n	81064e2 <HAL_UART_IRQHandler+0xaa>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 81064ca:	f002 0020 	and.w	r0, r2, #32
 81064ce:	4330      	orrs	r0, r6
 81064d0:	d007      	beq.n	81064e2 <HAL_UART_IRQHandler+0xaa>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 81064d2:	2008      	movs	r0, #8
 81064d4:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 81064d6:	f8d4 0090 	ldr.w	r0, [r4, #144]	@ 0x90
 81064da:	f040 0008 	orr.w	r0, r0, #8
 81064de:	f8c4 0090 	str.w	r0, [r4, #144]	@ 0x90
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 81064e2:	050e      	lsls	r6, r1, #20
 81064e4:	d50a      	bpl.n	81064fc <HAL_UART_IRQHandler+0xc4>
 81064e6:	0150      	lsls	r0, r2, #5
 81064e8:	d508      	bpl.n	81064fc <HAL_UART_IRQHandler+0xc4>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 81064ea:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 81064ee:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 81064f0:	f8d4 3090 	ldr.w	r3, [r4, #144]	@ 0x90
 81064f4:	f043 0320 	orr.w	r3, r3, #32
 81064f8:	f8c4 3090 	str.w	r3, [r4, #144]	@ 0x90
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 81064fc:	f8d4 3090 	ldr.w	r3, [r4, #144]	@ 0x90
 8106500:	2b00      	cmp	r3, #0
 8106502:	d037      	beq.n	8106574 <HAL_UART_IRQHandler+0x13c>
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8106504:	068b      	lsls	r3, r1, #26
 8106506:	d509      	bpl.n	810651c <HAL_UART_IRQHandler+0xe4>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8106508:	f002 0220 	and.w	r2, r2, #32
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 810650c:	f005 5580 	and.w	r5, r5, #268435456	@ 0x10000000
 8106510:	432a      	orrs	r2, r5
 8106512:	d003      	beq.n	810651c <HAL_UART_IRQHandler+0xe4>
        if (huart->RxISR != NULL)
 8106514:	6f63      	ldr	r3, [r4, #116]	@ 0x74
 8106516:	b10b      	cbz	r3, 810651c <HAL_UART_IRQHandler+0xe4>
          huart->RxISR(huart);
 8106518:	4620      	mov	r0, r4
 810651a:	4798      	blx	r3
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 810651c:	6826      	ldr	r6, [r4, #0]
      errorcode = huart->ErrorCode;
 810651e:	f8d4 2090 	ldr.w	r2, [r4, #144]	@ 0x90
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8106522:	68b3      	ldr	r3, [r6, #8]
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8106524:	f002 0228 	and.w	r2, r2, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8106528:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 810652c:	ea53 0502 	orrs.w	r5, r3, r2
        UART_EndRxTransfer(huart);
 8106530:	4620      	mov	r0, r4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8106532:	d021      	beq.n	8106578 <HAL_UART_IRQHandler+0x140>
        UART_EndRxTransfer(huart);
 8106534:	f7ff feb8 	bl	81062a8 <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8106538:	68b3      	ldr	r3, [r6, #8]
 810653a:	065f      	lsls	r7, r3, #25
 810653c:	d517      	bpl.n	810656e <HAL_UART_IRQHandler+0x136>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 810653e:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8106540:	f102 0308 	add.w	r3, r2, #8
 8106544:	e853 3f00 	ldrex	r3, [r3]
 8106548:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 810654c:	3208      	adds	r2, #8
 810654e:	e842 3100 	strex	r1, r3, [r2]
 8106552:	2900      	cmp	r1, #0
 8106554:	d1f3      	bne.n	810653e <HAL_UART_IRQHandler+0x106>
          if (huart->hdmarx != NULL)
 8106556:	f8d4 0080 	ldr.w	r0, [r4, #128]	@ 0x80
 810655a:	b140      	cbz	r0, 810656e <HAL_UART_IRQHandler+0x136>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 810655c:	4b71      	ldr	r3, [pc, #452]	@ (8106724 <HAL_UART_IRQHandler+0x2ec>)
 810655e:	6503      	str	r3, [r0, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8106560:	f7fd fb9e 	bl	8103ca0 <HAL_DMA_Abort_IT>
 8106564:	b130      	cbz	r0, 8106574 <HAL_UART_IRQHandler+0x13c>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8106566:	f8d4 0080 	ldr.w	r0, [r4, #128]	@ 0x80
 810656a:	6d03      	ldr	r3, [r0, #80]	@ 0x50
 810656c:	e77d      	b.n	810646a <HAL_UART_IRQHandler+0x32>
            HAL_UART_ErrorCallback(huart);
 810656e:	4620      	mov	r0, r4
 8106570:	f7ff ff31 	bl	81063d6 <HAL_UART_ErrorCallback>
}
 8106574:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        HAL_UART_ErrorCallback(huart);
 8106578:	f7ff ff2d 	bl	81063d6 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 810657c:	f8c4 5090 	str.w	r5, [r4, #144]	@ 0x90
 8106580:	e7f8      	b.n	8106574 <HAL_UART_IRQHandler+0x13c>
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8106582:	6ee0      	ldr	r0, [r4, #108]	@ 0x6c
 8106584:	2801      	cmp	r0, #1
 8106586:	f040 80ae 	bne.w	81066e6 <HAL_UART_IRQHandler+0x2ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 810658a:	06ce      	lsls	r6, r1, #27
 810658c:	f140 80ab 	bpl.w	81066e6 <HAL_UART_IRQHandler+0x2ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8106590:	06d0      	lsls	r0, r2, #27
 8106592:	f140 80a8 	bpl.w	81066e6 <HAL_UART_IRQHandler+0x2ae>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8106596:	2210      	movs	r2, #16
 8106598:	621a      	str	r2, [r3, #32]
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 810659a:	689a      	ldr	r2, [r3, #8]
 810659c:	0652      	lsls	r2, r2, #25
 810659e:	d56e      	bpl.n	810667e <HAL_UART_IRQHandler+0x246>
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 81065a0:	f8d4 1080 	ldr.w	r1, [r4, #128]	@ 0x80
 81065a4:	4860      	ldr	r0, [pc, #384]	@ (8106728 <HAL_UART_IRQHandler+0x2f0>)
 81065a6:	680a      	ldr	r2, [r1, #0]
 81065a8:	4282      	cmp	r2, r0
 81065aa:	d01e      	beq.n	81065ea <HAL_UART_IRQHandler+0x1b2>
 81065ac:	3018      	adds	r0, #24
 81065ae:	4282      	cmp	r2, r0
 81065b0:	d01b      	beq.n	81065ea <HAL_UART_IRQHandler+0x1b2>
 81065b2:	3018      	adds	r0, #24
 81065b4:	4282      	cmp	r2, r0
 81065b6:	d018      	beq.n	81065ea <HAL_UART_IRQHandler+0x1b2>
 81065b8:	3018      	adds	r0, #24
 81065ba:	4282      	cmp	r2, r0
 81065bc:	d015      	beq.n	81065ea <HAL_UART_IRQHandler+0x1b2>
 81065be:	3018      	adds	r0, #24
 81065c0:	4282      	cmp	r2, r0
 81065c2:	d012      	beq.n	81065ea <HAL_UART_IRQHandler+0x1b2>
 81065c4:	3018      	adds	r0, #24
 81065c6:	4282      	cmp	r2, r0
 81065c8:	d00f      	beq.n	81065ea <HAL_UART_IRQHandler+0x1b2>
 81065ca:	3018      	adds	r0, #24
 81065cc:	4282      	cmp	r2, r0
 81065ce:	d00c      	beq.n	81065ea <HAL_UART_IRQHandler+0x1b2>
 81065d0:	3018      	adds	r0, #24
 81065d2:	4282      	cmp	r2, r0
 81065d4:	d009      	beq.n	81065ea <HAL_UART_IRQHandler+0x1b2>
 81065d6:	f500 7056 	add.w	r0, r0, #856	@ 0x358
 81065da:	4282      	cmp	r2, r0
 81065dc:	d005      	beq.n	81065ea <HAL_UART_IRQHandler+0x1b2>
 81065de:	3018      	adds	r0, #24
 81065e0:	4282      	cmp	r2, r0
 81065e2:	d002      	beq.n	81065ea <HAL_UART_IRQHandler+0x1b2>
 81065e4:	3018      	adds	r0, #24
 81065e6:	4282      	cmp	r2, r0
 81065e8:	d0ff      	beq.n	81065ea <HAL_UART_IRQHandler+0x1b2>
 81065ea:	6852      	ldr	r2, [r2, #4]
 81065ec:	b292      	uxth	r2, r2
      if ((nb_remaining_rx_data > 0U)
 81065ee:	2a00      	cmp	r2, #0
 81065f0:	d0c0      	beq.n	8106574 <HAL_UART_IRQHandler+0x13c>
          && (nb_remaining_rx_data < huart->RxXferSize))
 81065f2:	f8b4 005c 	ldrh.w	r0, [r4, #92]	@ 0x5c
 81065f6:	4290      	cmp	r0, r2
 81065f8:	d9bc      	bls.n	8106574 <HAL_UART_IRQHandler+0x13c>
        huart->RxXferCount = nb_remaining_rx_data;
 81065fa:	f8a4 205e 	strh.w	r2, [r4, #94]	@ 0x5e
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 81065fe:	69ca      	ldr	r2, [r1, #28]
 8106600:	f5b2 7f80 	cmp.w	r2, #256	@ 0x100
 8106604:	d02f      	beq.n	8106666 <HAL_UART_IRQHandler+0x22e>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8106606:	e853 2f00 	ldrex	r2, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 810660a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 810660e:	e843 2100 	strex	r1, r2, [r3]
 8106612:	2900      	cmp	r1, #0
 8106614:	d1f7      	bne.n	8106606 <HAL_UART_IRQHandler+0x1ce>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8106616:	f103 0208 	add.w	r2, r3, #8
 810661a:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 810661e:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8106622:	f103 0008 	add.w	r0, r3, #8
 8106626:	e840 2100 	strex	r1, r2, [r0]
 810662a:	2900      	cmp	r1, #0
 810662c:	d1f3      	bne.n	8106616 <HAL_UART_IRQHandler+0x1de>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 810662e:	f103 0208 	add.w	r2, r3, #8
 8106632:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8106636:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 810663a:	f103 0008 	add.w	r0, r3, #8
 810663e:	e840 2100 	strex	r1, r2, [r0]
 8106642:	2900      	cmp	r1, #0
 8106644:	d1f3      	bne.n	810662e <HAL_UART_IRQHandler+0x1f6>
          huart->RxState = HAL_UART_STATE_READY;
 8106646:	2220      	movs	r2, #32
 8106648:	f8c4 208c 	str.w	r2, [r4, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 810664c:	66e1      	str	r1, [r4, #108]	@ 0x6c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 810664e:	e853 2f00 	ldrex	r2, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8106652:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8106656:	e843 2100 	strex	r1, r2, [r3]
 810665a:	2900      	cmp	r1, #0
 810665c:	d1f7      	bne.n	810664e <HAL_UART_IRQHandler+0x216>
          (void)HAL_DMA_Abort(huart->hdmarx);
 810665e:	f8d4 0080 	ldr.w	r0, [r4, #128]	@ 0x80
 8106662:	f7fd f977 	bl	8103954 <HAL_DMA_Abort>
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8106666:	2302      	movs	r3, #2
 8106668:	6723      	str	r3, [r4, #112]	@ 0x70
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 810666a:	f8b4 305e 	ldrh.w	r3, [r4, #94]	@ 0x5e
 810666e:	f8b4 105c 	ldrh.w	r1, [r4, #92]	@ 0x5c
 8106672:	1ac9      	subs	r1, r1, r3
 8106674:	b289      	uxth	r1, r1
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8106676:	4620      	mov	r0, r4
 8106678:	f7ff fedc 	bl	8106434 <HAL_UARTEx_RxEventCallback>
 810667c:	e77a      	b.n	8106574 <HAL_UART_IRQHandler+0x13c>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 810667e:	f8b4 205e 	ldrh.w	r2, [r4, #94]	@ 0x5e
      if ((huart->RxXferCount > 0U)
 8106682:	f8b4 005e 	ldrh.w	r0, [r4, #94]	@ 0x5e
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8106686:	f8b4 105c 	ldrh.w	r1, [r4, #92]	@ 0x5c
      if ((huart->RxXferCount > 0U)
 810668a:	b280      	uxth	r0, r0
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 810668c:	b292      	uxth	r2, r2
      if ((huart->RxXferCount > 0U)
 810668e:	2800      	cmp	r0, #0
 8106690:	f43f af70 	beq.w	8106574 <HAL_UART_IRQHandler+0x13c>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8106694:	1a89      	subs	r1, r1, r2
 8106696:	b289      	uxth	r1, r1
          && (nb_rx_data > 0U))
 8106698:	2900      	cmp	r1, #0
 810669a:	f43f af6b 	beq.w	8106574 <HAL_UART_IRQHandler+0x13c>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 810669e:	e853 2f00 	ldrex	r2, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 81066a2:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 81066a6:	e843 2000 	strex	r0, r2, [r3]
 81066aa:	2800      	cmp	r0, #0
 81066ac:	d1f7      	bne.n	810669e <HAL_UART_IRQHandler+0x266>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 81066ae:	4d1f      	ldr	r5, [pc, #124]	@ (810672c <HAL_UART_IRQHandler+0x2f4>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 81066b0:	f103 0208 	add.w	r2, r3, #8
 81066b4:	e852 2f00 	ldrex	r2, [r2]
 81066b8:	402a      	ands	r2, r5
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 81066ba:	f103 0608 	add.w	r6, r3, #8
 81066be:	e846 2000 	strex	r0, r2, [r6]
 81066c2:	2800      	cmp	r0, #0
 81066c4:	d1f4      	bne.n	81066b0 <HAL_UART_IRQHandler+0x278>
        huart->RxState = HAL_UART_STATE_READY;
 81066c6:	2220      	movs	r2, #32
 81066c8:	f8c4 208c 	str.w	r2, [r4, #140]	@ 0x8c
        huart->RxISR = NULL;
 81066cc:	6760      	str	r0, [r4, #116]	@ 0x74
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 81066ce:	66e0      	str	r0, [r4, #108]	@ 0x6c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 81066d0:	e853 2f00 	ldrex	r2, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 81066d4:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 81066d8:	e843 2000 	strex	r0, r2, [r3]
 81066dc:	2800      	cmp	r0, #0
 81066de:	d1f7      	bne.n	81066d0 <HAL_UART_IRQHandler+0x298>
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 81066e0:	2302      	movs	r3, #2
 81066e2:	6723      	str	r3, [r4, #112]	@ 0x70
 81066e4:	e7c7      	b.n	8106676 <HAL_UART_IRQHandler+0x23e>
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 81066e6:	02cf      	lsls	r7, r1, #11
 81066e8:	d509      	bpl.n	81066fe <HAL_UART_IRQHandler+0x2c6>
 81066ea:	026e      	lsls	r6, r5, #9
 81066ec:	d507      	bpl.n	81066fe <HAL_UART_IRQHandler+0x2c6>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 81066ee:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
    HAL_UARTEx_WakeupCallback(huart);
 81066f2:	4620      	mov	r0, r4
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 81066f4:	621a      	str	r2, [r3, #32]
}
 81066f6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    HAL_UARTEx_WakeupCallback(huart);
 81066fa:	f000 bb1d 	b.w	8106d38 <HAL_UARTEx_WakeupCallback>
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 81066fe:	0608      	lsls	r0, r1, #24
 8106700:	d516      	bpl.n	8106730 <HAL_UART_IRQHandler+0x2f8>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8106702:	f002 0080 	and.w	r0, r2, #128	@ 0x80
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8106706:	f405 0500 	and.w	r5, r5, #8388608	@ 0x800000
 810670a:	4328      	orrs	r0, r5
 810670c:	d010      	beq.n	8106730 <HAL_UART_IRQHandler+0x2f8>
    if (huart->TxISR != NULL)
 810670e:	6fa3      	ldr	r3, [r4, #120]	@ 0x78
 8106710:	2b00      	cmp	r3, #0
 8106712:	f43f af2f 	beq.w	8106574 <HAL_UART_IRQHandler+0x13c>
      huart->TxISR(huart);
 8106716:	4620      	mov	r0, r4
 8106718:	e6a7      	b.n	810646a <HAL_UART_IRQHandler+0x32>
 810671a:	bf00      	nop
 810671c:	10000001 	.word	0x10000001
 8106720:	04000120 	.word	0x04000120
 8106724:	08106421 	.word	0x08106421
 8106728:	40020010 	.word	0x40020010
 810672c:	effffffe 	.word	0xeffffffe
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8106730:	064f      	lsls	r7, r1, #25
 8106732:	d511      	bpl.n	8106758 <HAL_UART_IRQHandler+0x320>
 8106734:	0656      	lsls	r6, r2, #25
 8106736:	d50f      	bpl.n	8106758 <HAL_UART_IRQHandler+0x320>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8106738:	e853 2f00 	ldrex	r2, [r3]
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 810673c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8106740:	e843 2100 	strex	r1, r2, [r3]
 8106744:	2900      	cmp	r1, #0
 8106746:	d1f7      	bne.n	8106738 <HAL_UART_IRQHandler+0x300>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8106748:	2320      	movs	r3, #32
 810674a:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 810674e:	67a1      	str	r1, [r4, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8106750:	4620      	mov	r0, r4
 8106752:	f7fb f879 	bl	8101848 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8106756:	e70d      	b.n	8106574 <HAL_UART_IRQHandler+0x13c>
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8106758:	020d      	lsls	r5, r1, #8
 810675a:	d506      	bpl.n	810676a <HAL_UART_IRQHandler+0x332>
 810675c:	0050      	lsls	r0, r2, #1
 810675e:	d504      	bpl.n	810676a <HAL_UART_IRQHandler+0x332>
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8106760:	4620      	mov	r0, r4
}
 8106762:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8106766:	f000 bae9 	b.w	8106d3c <HAL_UARTEx_TxFifoEmptyCallback>
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 810676a:	01cb      	lsls	r3, r1, #7
 810676c:	f57f af02 	bpl.w	8106574 <HAL_UART_IRQHandler+0x13c>
 8106770:	2a00      	cmp	r2, #0
 8106772:	f6bf aeff 	bge.w	8106574 <HAL_UART_IRQHandler+0x13c>
    HAL_UARTEx_RxFifoFullCallback(huart);
 8106776:	4620      	mov	r0, r4
}
 8106778:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    HAL_UARTEx_RxFifoFullCallback(huart);
 810677c:	f000 badd 	b.w	8106d3a <HAL_UARTEx_RxFifoFullCallback>

08106780 <UART_SetConfig>:
{
 8106780:	b530      	push	{r4, r5, lr}
 8106782:	4604      	mov	r4, r0
  if (UART_INSTANCE_LOWPOWER(huart))
 8106784:	6803      	ldr	r3, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8106786:	6921      	ldr	r1, [r4, #16]
 8106788:	68a2      	ldr	r2, [r4, #8]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 810678a:	681d      	ldr	r5, [r3, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 810678c:	69c0      	ldr	r0, [r0, #28]
 810678e:	430a      	orrs	r2, r1
 8106790:	6961      	ldr	r1, [r4, #20]
 8106792:	430a      	orrs	r2, r1
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8106794:	499c      	ldr	r1, [pc, #624]	@ (8106a08 <UART_SetConfig+0x288>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8106796:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8106798:	4029      	ands	r1, r5
 810679a:	430a      	orrs	r2, r1
 810679c:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 810679e:	685a      	ldr	r2, [r3, #4]
 81067a0:	68e1      	ldr	r1, [r4, #12]
 81067a2:	f422 5240 	bic.w	r2, r2, #12288	@ 0x3000
 81067a6:	430a      	orrs	r2, r1
 81067a8:	605a      	str	r2, [r3, #4]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 81067aa:	4a98      	ldr	r2, [pc, #608]	@ (8106a0c <UART_SetConfig+0x28c>)
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 81067ac:	69a1      	ldr	r1, [r4, #24]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 81067ae:	4293      	cmp	r3, r2
    tmpreg |= huart->Init.OneBitSampling;
 81067b0:	bf1c      	itt	ne
 81067b2:	6a22      	ldrne	r2, [r4, #32]
 81067b4:	4311      	orrne	r1, r2
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 81067b6:	689a      	ldr	r2, [r3, #8]
 81067b8:	f022 426e 	bic.w	r2, r2, #3992977408	@ 0xee000000
 81067bc:	f422 6230 	bic.w	r2, r2, #2816	@ 0xb00
 81067c0:	430a      	orrs	r2, r1
 81067c2:	609a      	str	r2, [r3, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 81067c4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 81067c6:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 81067c8:	f022 020f 	bic.w	r2, r2, #15
 81067cc:	430a      	orrs	r2, r1
 81067ce:	62da      	str	r2, [r3, #44]	@ 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 81067d0:	4a8f      	ldr	r2, [pc, #572]	@ (8106a10 <UART_SetConfig+0x290>)
 81067d2:	4293      	cmp	r3, r2
{
 81067d4:	b087      	sub	sp, #28
  UART_GETCLOCKSOURCE(huart, clocksource);
 81067d6:	d128      	bne.n	810682a <UART_SetConfig+0xaa>
 81067d8:	4b8e      	ldr	r3, [pc, #568]	@ (8106a14 <UART_SetConfig+0x294>)
 81067da:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 81067dc:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 81067e0:	2b18      	cmp	r3, #24
 81067e2:	f000 812f 	beq.w	8106a44 <UART_SetConfig+0x2c4>
 81067e6:	d814      	bhi.n	8106812 <UART_SetConfig+0x92>
 81067e8:	2b08      	cmp	r3, #8
 81067ea:	f000 8154 	beq.w	8106a96 <UART_SetConfig+0x316>
 81067ee:	2b10      	cmp	r3, #16
 81067f0:	f000 8102 	beq.w	81069f8 <UART_SetConfig+0x278>
 81067f4:	2b00      	cmp	r3, #0
 81067f6:	f000 80f9 	beq.w	81069ec <UART_SetConfig+0x26c>
 81067fa:	2380      	movs	r3, #128	@ 0x80
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 81067fc:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8106800:	f040 80b4 	bne.w	810696c <UART_SetConfig+0x1ec>
    switch (clocksource)
 8106804:	2b08      	cmp	r3, #8
 8106806:	d846      	bhi.n	8106896 <UART_SetConfig+0x116>
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8106808:	4668      	mov	r0, sp
 810680a:	f7fe fdbb 	bl	8105384 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 810680e:	9801      	ldr	r0, [sp, #4]
        break;
 8106810:	e0e9      	b.n	81069e6 <UART_SetConfig+0x266>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8106812:	2b20      	cmp	r3, #32
 8106814:	f000 80dd 	beq.w	81069d2 <UART_SetConfig+0x252>
 8106818:	2b28      	cmp	r3, #40	@ 0x28
 810681a:	d1ee      	bne.n	81067fa <UART_SetConfig+0x7a>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 810681c:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8106820:	f000 811d 	beq.w	8106a5e <UART_SetConfig+0x2de>
        pclk = (uint32_t) LSE_VALUE;
 8106824:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8106828:	e0be      	b.n	81069a8 <UART_SetConfig+0x228>
  UART_GETCLOCKSOURCE(huart, clocksource);
 810682a:	4a7b      	ldr	r2, [pc, #492]	@ (8106a18 <UART_SetConfig+0x298>)
 810682c:	4293      	cmp	r3, r2
 810682e:	d115      	bne.n	810685c <UART_SetConfig+0xdc>
 8106830:	4b78      	ldr	r3, [pc, #480]	@ (8106a14 <UART_SetConfig+0x294>)
 8106832:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8106834:	f003 0307 	and.w	r3, r3, #7
 8106838:	2b05      	cmp	r3, #5
 810683a:	d82c      	bhi.n	8106896 <UART_SetConfig+0x116>
 810683c:	a201      	add	r2, pc, #4	@ (adr r2, 8106844 <UART_SetConfig+0xc4>)
 810683e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8106842:	bf00      	nop
 8106844:	081069dd 	.word	0x081069dd
 8106848:	08106969 	.word	0x08106969
 810684c:	081069f9 	.word	0x081069f9
 8106850:	08106a45 	.word	0x08106a45
 8106854:	081069d3 	.word	0x081069d3
 8106858:	0810681d 	.word	0x0810681d
 810685c:	4a6f      	ldr	r2, [pc, #444]	@ (8106a1c <UART_SetConfig+0x29c>)
 810685e:	4293      	cmp	r3, r2
 8106860:	d0e6      	beq.n	8106830 <UART_SetConfig+0xb0>
 8106862:	4a6f      	ldr	r2, [pc, #444]	@ (8106a20 <UART_SetConfig+0x2a0>)
 8106864:	4293      	cmp	r3, r2
 8106866:	d0e3      	beq.n	8106830 <UART_SetConfig+0xb0>
 8106868:	4a6e      	ldr	r2, [pc, #440]	@ (8106a24 <UART_SetConfig+0x2a4>)
 810686a:	4293      	cmp	r3, r2
 810686c:	d0e0      	beq.n	8106830 <UART_SetConfig+0xb0>
 810686e:	4a6e      	ldr	r2, [pc, #440]	@ (8106a28 <UART_SetConfig+0x2a8>)
 8106870:	4293      	cmp	r3, r2
 8106872:	d118      	bne.n	81068a6 <UART_SetConfig+0x126>
 8106874:	4b67      	ldr	r3, [pc, #412]	@ (8106a14 <UART_SetConfig+0x294>)
 8106876:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8106878:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 810687c:	2b18      	cmp	r3, #24
 810687e:	f000 80e1 	beq.w	8106a44 <UART_SetConfig+0x2c4>
 8106882:	d80a      	bhi.n	810689a <UART_SetConfig+0x11a>
 8106884:	2b08      	cmp	r3, #8
 8106886:	f000 8106 	beq.w	8106a96 <UART_SetConfig+0x316>
 810688a:	2b10      	cmp	r3, #16
 810688c:	f000 80b4 	beq.w	81069f8 <UART_SetConfig+0x278>
 8106890:	2b00      	cmp	r3, #0
 8106892:	f000 80ab 	beq.w	81069ec <UART_SetConfig+0x26c>
        pclk = (uint32_t) CSI_VALUE;
 8106896:	2001      	movs	r0, #1
 8106898:	e049      	b.n	810692e <UART_SetConfig+0x1ae>
  UART_GETCLOCKSOURCE(huart, clocksource);
 810689a:	2b20      	cmp	r3, #32
 810689c:	f000 8099 	beq.w	81069d2 <UART_SetConfig+0x252>
 81068a0:	2b28      	cmp	r3, #40	@ 0x28
 81068a2:	d0bb      	beq.n	810681c <UART_SetConfig+0x9c>
 81068a4:	e7f7      	b.n	8106896 <UART_SetConfig+0x116>
 81068a6:	4a61      	ldr	r2, [pc, #388]	@ (8106a2c <UART_SetConfig+0x2ac>)
 81068a8:	4293      	cmp	r3, r2
 81068aa:	d0c1      	beq.n	8106830 <UART_SetConfig+0xb0>
 81068ac:	4a60      	ldr	r2, [pc, #384]	@ (8106a30 <UART_SetConfig+0x2b0>)
 81068ae:	4293      	cmp	r3, r2
 81068b0:	d0be      	beq.n	8106830 <UART_SetConfig+0xb0>
 81068b2:	4a56      	ldr	r2, [pc, #344]	@ (8106a0c <UART_SetConfig+0x28c>)
 81068b4:	4293      	cmp	r3, r2
 81068b6:	d1ee      	bne.n	8106896 <UART_SetConfig+0x116>
 81068b8:	f502 320e 	add.w	r2, r2, #145408	@ 0x23800
 81068bc:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 81068be:	f003 0307 	and.w	r3, r3, #7
 81068c2:	2b05      	cmp	r3, #5
 81068c4:	d8e7      	bhi.n	8106896 <UART_SetConfig+0x116>
 81068c6:	e8df f003 	tbb	[pc, r3]
 81068ca:	2b49      	.short	0x2b49
 81068cc:	4c033f3a 	.word	0x4c033f3a
        pclk = (uint32_t) CSI_VALUE;
 81068d0:	4858      	ldr	r0, [pc, #352]	@ (8106a34 <UART_SetConfig+0x2b4>)
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 81068d2:	6865      	ldr	r5, [r4, #4]
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 81068d4:	4b58      	ldr	r3, [pc, #352]	@ (8106a38 <UART_SetConfig+0x2b8>)
 81068d6:	6a62      	ldr	r2, [r4, #36]	@ 0x24
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 81068d8:	eb05 0145 	add.w	r1, r5, r5, lsl #1
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 81068dc:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 81068e0:	fbb0 f3f2 	udiv	r3, r0, r2
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 81068e4:	4299      	cmp	r1, r3
 81068e6:	d8d6      	bhi.n	8106896 <UART_SetConfig+0x116>
 81068e8:	ebb3 3f05 	cmp.w	r3, r5, lsl #12
 81068ec:	d8d3      	bhi.n	8106896 <UART_SetConfig+0x116>
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 81068ee:	2300      	movs	r3, #0
 81068f0:	4619      	mov	r1, r3
 81068f2:	f7fa fa51 	bl	8100d98 <__aeabi_uldivmod>
 81068f6:	0209      	lsls	r1, r1, #8
 81068f8:	ea41 6110 	orr.w	r1, r1, r0, lsr #24
 81068fc:	086b      	lsrs	r3, r5, #1
 81068fe:	0200      	lsls	r0, r0, #8
 8106900:	18c0      	adds	r0, r0, r3
 8106902:	462a      	mov	r2, r5
 8106904:	f04f 0300 	mov.w	r3, #0
 8106908:	f141 0100 	adc.w	r1, r1, #0
 810690c:	f7fa fa44 	bl	8100d98 <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8106910:	4b4a      	ldr	r3, [pc, #296]	@ (8106a3c <UART_SetConfig+0x2bc>)
 8106912:	f5a0 7240 	sub.w	r2, r0, #768	@ 0x300
 8106916:	429a      	cmp	r2, r3
 8106918:	d8bd      	bhi.n	8106896 <UART_SetConfig+0x116>
          huart->Instance->BRR = usartdiv;
 810691a:	6823      	ldr	r3, [r4, #0]
 810691c:	60d8      	str	r0, [r3, #12]
 810691e:	e005      	b.n	810692c <UART_SetConfig+0x1ac>
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8106920:	4668      	mov	r0, sp
 8106922:	f7fe fd2f 	bl	8105384 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8106926:	9801      	ldr	r0, [sp, #4]
    if (pclk != 0U)
 8106928:	2800      	cmp	r0, #0
 810692a:	d1d2      	bne.n	81068d2 <UART_SetConfig+0x152>
        pclk = (uint32_t) CSI_VALUE;
 810692c:	2000      	movs	r0, #0
  huart->NbRxDataToProcess = 1;
 810692e:	f04f 1301 	mov.w	r3, #65537	@ 0x10001
 8106932:	66a3      	str	r3, [r4, #104]	@ 0x68
  huart->RxISR = NULL;
 8106934:	2300      	movs	r3, #0
  huart->TxISR = NULL;
 8106936:	e9c4 331d 	strd	r3, r3, [r4, #116]	@ 0x74
}
 810693a:	b007      	add	sp, #28
 810693c:	bd30      	pop	{r4, r5, pc}
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 810693e:	a803      	add	r0, sp, #12
 8106940:	f7fe fdca 	bl	81054d8 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8106944:	9804      	ldr	r0, [sp, #16]
        break;
 8106946:	e7ef      	b.n	8106928 <UART_SetConfig+0x1a8>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8106948:	6813      	ldr	r3, [r2, #0]
 810694a:	483d      	ldr	r0, [pc, #244]	@ (8106a40 <UART_SetConfig+0x2c0>)
 810694c:	f013 0f20 	tst.w	r3, #32
 8106950:	d0bf      	beq.n	81068d2 <UART_SetConfig+0x152>
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8106952:	6813      	ldr	r3, [r2, #0]
 8106954:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8106958:	40d8      	lsrs	r0, r3
    if (pclk != 0U)
 810695a:	e7ba      	b.n	81068d2 <UART_SetConfig+0x152>
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 810695c:	f7fe fd00 	bl	8105360 <HAL_RCCEx_GetD3PCLK1Freq>
        break;
 8106960:	e7e2      	b.n	8106928 <UART_SetConfig+0x1a8>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8106962:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8106966:	e7b4      	b.n	81068d2 <UART_SetConfig+0x152>
 8106968:	2304      	movs	r3, #4
 810696a:	e747      	b.n	81067fc <UART_SetConfig+0x7c>
    switch (clocksource)
 810696c:	2b08      	cmp	r3, #8
 810696e:	d892      	bhi.n	8106896 <UART_SetConfig+0x116>
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8106970:	4668      	mov	r0, sp
 8106972:	f7fe fd07 	bl	8105384 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8106976:	9801      	ldr	r0, [sp, #4]
        break;
 8106978:	e001      	b.n	810697e <UART_SetConfig+0x1fe>
        pclk = HAL_RCC_GetPCLK1Freq();
 810697a:	f7fd fef5 	bl	8104768 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 810697e:	2800      	cmp	r0, #0
 8106980:	d0d4      	beq.n	810692c <UART_SetConfig+0x1ac>
 8106982:	e011      	b.n	81069a8 <UART_SetConfig+0x228>
        pclk = HAL_RCC_GetPCLK2Freq();
 8106984:	f7fd ff02 	bl	810478c <HAL_RCC_GetPCLK2Freq>
        break;
 8106988:	e7f9      	b.n	810697e <UART_SetConfig+0x1fe>
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 810698a:	a803      	add	r0, sp, #12
 810698c:	f7fe fda4 	bl	81054d8 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8106990:	9804      	ldr	r0, [sp, #16]
        break;
 8106992:	e7f4      	b.n	810697e <UART_SetConfig+0x1fe>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8106994:	4b1f      	ldr	r3, [pc, #124]	@ (8106a14 <UART_SetConfig+0x294>)
 8106996:	482a      	ldr	r0, [pc, #168]	@ (8106a40 <UART_SetConfig+0x2c0>)
 8106998:	681a      	ldr	r2, [r3, #0]
 810699a:	f012 0f20 	tst.w	r2, #32
 810699e:	d003      	beq.n	81069a8 <UART_SetConfig+0x228>
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 81069a0:	681b      	ldr	r3, [r3, #0]
 81069a2:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 81069a6:	40d8      	lsrs	r0, r3
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 81069a8:	6862      	ldr	r2, [r4, #4]
 81069aa:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 81069ac:	4b22      	ldr	r3, [pc, #136]	@ (8106a38 <UART_SetConfig+0x2b8>)
 81069ae:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 81069b2:	fbb0 f3f3 	udiv	r3, r0, r3
 81069b6:	eb03 0352 	add.w	r3, r3, r2, lsr #1
 81069ba:	fbb3 f3f2 	udiv	r3, r3, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 81069be:	f64f 72ef 	movw	r2, #65519	@ 0xffef
 81069c2:	f1a3 0110 	sub.w	r1, r3, #16
 81069c6:	4291      	cmp	r1, r2
 81069c8:	f63f af65 	bhi.w	8106896 <UART_SetConfig+0x116>
        huart->Instance->BRR = (uint16_t)usartdiv;
 81069cc:	6822      	ldr	r2, [r4, #0]
 81069ce:	60d3      	str	r3, [r2, #12]
 81069d0:	e7ac      	b.n	810692c <UART_SetConfig+0x1ac>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 81069d2:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 81069d6:	4817      	ldr	r0, [pc, #92]	@ (8106a34 <UART_SetConfig+0x2b4>)
 81069d8:	d1e6      	bne.n	81069a8 <UART_SetConfig+0x228>
 81069da:	e040      	b.n	8106a5e <UART_SetConfig+0x2de>
 81069dc:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 81069e0:	d1cb      	bne.n	810697a <UART_SetConfig+0x1fa>
        pclk = HAL_RCC_GetPCLK1Freq();
 81069e2:	f7fd fec1 	bl	8104768 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 81069e6:	2800      	cmp	r0, #0
 81069e8:	d0a0      	beq.n	810692c <UART_SetConfig+0x1ac>
 81069ea:	e038      	b.n	8106a5e <UART_SetConfig+0x2de>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 81069ec:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 81069f0:	d1c8      	bne.n	8106984 <UART_SetConfig+0x204>
        pclk = HAL_RCC_GetPCLK2Freq();
 81069f2:	f7fd fecb 	bl	810478c <HAL_RCC_GetPCLK2Freq>
        break;
 81069f6:	e7f6      	b.n	81069e6 <UART_SetConfig+0x266>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 81069f8:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 81069fc:	d1c5      	bne.n	810698a <UART_SetConfig+0x20a>
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 81069fe:	a803      	add	r0, sp, #12
 8106a00:	f7fe fd6a 	bl	81054d8 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8106a04:	9804      	ldr	r0, [sp, #16]
        break;
 8106a06:	e7ee      	b.n	81069e6 <UART_SetConfig+0x266>
 8106a08:	cfff69f3 	.word	0xcfff69f3
 8106a0c:	58000c00 	.word	0x58000c00
 8106a10:	40011000 	.word	0x40011000
 8106a14:	58024400 	.word	0x58024400
 8106a18:	40004400 	.word	0x40004400
 8106a1c:	40004800 	.word	0x40004800
 8106a20:	40004c00 	.word	0x40004c00
 8106a24:	40005000 	.word	0x40005000
 8106a28:	40011400 	.word	0x40011400
 8106a2c:	40007800 	.word	0x40007800
 8106a30:	40007c00 	.word	0x40007c00
 8106a34:	003d0900 	.word	0x003d0900
 8106a38:	0810f840 	.word	0x0810f840
 8106a3c:	000ffcff 	.word	0x000ffcff
 8106a40:	03d09000 	.word	0x03d09000
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8106a44:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8106a48:	d1a4      	bne.n	8106994 <UART_SetConfig+0x214>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8106a4a:	4b15      	ldr	r3, [pc, #84]	@ (8106aa0 <UART_SetConfig+0x320>)
 8106a4c:	4815      	ldr	r0, [pc, #84]	@ (8106aa4 <UART_SetConfig+0x324>)
 8106a4e:	681a      	ldr	r2, [r3, #0]
 8106a50:	f012 0f20 	tst.w	r2, #32
 8106a54:	d003      	beq.n	8106a5e <UART_SetConfig+0x2de>
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8106a56:	681b      	ldr	r3, [r3, #0]
 8106a58:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8106a5c:	40d8      	lsrs	r0, r3
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8106a5e:	6861      	ldr	r1, [r4, #4]
 8106a60:	4b11      	ldr	r3, [pc, #68]	@ (8106aa8 <UART_SetConfig+0x328>)
 8106a62:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8106a64:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 8106a68:	fbb0 f2f2 	udiv	r2, r0, r2
 8106a6c:	084b      	lsrs	r3, r1, #1
 8106a6e:	eb03 0342 	add.w	r3, r3, r2, lsl #1
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8106a72:	f64f 72ef 	movw	r2, #65519	@ 0xffef
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8106a76:	fbb3 f3f1 	udiv	r3, r3, r1
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8106a7a:	f1a3 0110 	sub.w	r1, r3, #16
 8106a7e:	4291      	cmp	r1, r2
 8106a80:	f63f af09 	bhi.w	8106896 <UART_SetConfig+0x116>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8106a84:	f023 020f 	bic.w	r2, r3, #15
        huart->Instance->BRR = brrtemp;
 8106a88:	6821      	ldr	r1, [r4, #0]
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8106a8a:	b292      	uxth	r2, r2
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8106a8c:	f3c3 0342 	ubfx	r3, r3, #1, #3
        huart->Instance->BRR = brrtemp;
 8106a90:	4313      	orrs	r3, r2
 8106a92:	60cb      	str	r3, [r1, #12]
 8106a94:	e74a      	b.n	810692c <UART_SetConfig+0x1ac>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8106a96:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8106a9a:	f47f af69 	bne.w	8106970 <UART_SetConfig+0x1f0>
 8106a9e:	e6b3      	b.n	8106808 <UART_SetConfig+0x88>
 8106aa0:	58024400 	.word	0x58024400
 8106aa4:	03d09000 	.word	0x03d09000
 8106aa8:	0810f840 	.word	0x0810f840

08106aac <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8106aac:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8106aae:	07da      	lsls	r2, r3, #31
{
 8106ab0:	b510      	push	{r4, lr}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8106ab2:	d506      	bpl.n	8106ac2 <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8106ab4:	6801      	ldr	r1, [r0, #0]
 8106ab6:	6ac4      	ldr	r4, [r0, #44]	@ 0x2c
 8106ab8:	684a      	ldr	r2, [r1, #4]
 8106aba:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 8106abe:	4322      	orrs	r2, r4
 8106ac0:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8106ac2:	079c      	lsls	r4, r3, #30
 8106ac4:	d506      	bpl.n	8106ad4 <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8106ac6:	6801      	ldr	r1, [r0, #0]
 8106ac8:	6b04      	ldr	r4, [r0, #48]	@ 0x30
 8106aca:	684a      	ldr	r2, [r1, #4]
 8106acc:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8106ad0:	4322      	orrs	r2, r4
 8106ad2:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8106ad4:	0759      	lsls	r1, r3, #29
 8106ad6:	d506      	bpl.n	8106ae6 <UART_AdvFeatureConfig+0x3a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8106ad8:	6801      	ldr	r1, [r0, #0]
 8106ada:	6b44      	ldr	r4, [r0, #52]	@ 0x34
 8106adc:	684a      	ldr	r2, [r1, #4]
 8106ade:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8106ae2:	4322      	orrs	r2, r4
 8106ae4:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8106ae6:	071a      	lsls	r2, r3, #28
 8106ae8:	d506      	bpl.n	8106af8 <UART_AdvFeatureConfig+0x4c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8106aea:	6801      	ldr	r1, [r0, #0]
 8106aec:	6b84      	ldr	r4, [r0, #56]	@ 0x38
 8106aee:	684a      	ldr	r2, [r1, #4]
 8106af0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8106af4:	4322      	orrs	r2, r4
 8106af6:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8106af8:	06dc      	lsls	r4, r3, #27
 8106afa:	d506      	bpl.n	8106b0a <UART_AdvFeatureConfig+0x5e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8106afc:	6801      	ldr	r1, [r0, #0]
 8106afe:	6bc4      	ldr	r4, [r0, #60]	@ 0x3c
 8106b00:	688a      	ldr	r2, [r1, #8]
 8106b02:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8106b06:	4322      	orrs	r2, r4
 8106b08:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8106b0a:	0699      	lsls	r1, r3, #26
 8106b0c:	d506      	bpl.n	8106b1c <UART_AdvFeatureConfig+0x70>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8106b0e:	6801      	ldr	r1, [r0, #0]
 8106b10:	6c04      	ldr	r4, [r0, #64]	@ 0x40
 8106b12:	688a      	ldr	r2, [r1, #8]
 8106b14:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8106b18:	4322      	orrs	r2, r4
 8106b1a:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8106b1c:	065a      	lsls	r2, r3, #25
 8106b1e:	d50f      	bpl.n	8106b40 <UART_AdvFeatureConfig+0x94>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8106b20:	6801      	ldr	r1, [r0, #0]
 8106b22:	6c44      	ldr	r4, [r0, #68]	@ 0x44
 8106b24:	684a      	ldr	r2, [r1, #4]
 8106b26:	f422 1280 	bic.w	r2, r2, #1048576	@ 0x100000
 8106b2a:	4322      	orrs	r2, r4
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8106b2c:	f5b4 1f80 	cmp.w	r4, #1048576	@ 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8106b30:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8106b32:	d105      	bne.n	8106b40 <UART_AdvFeatureConfig+0x94>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8106b34:	684a      	ldr	r2, [r1, #4]
 8106b36:	6c84      	ldr	r4, [r0, #72]	@ 0x48
 8106b38:	f422 02c0 	bic.w	r2, r2, #6291456	@ 0x600000
 8106b3c:	4322      	orrs	r2, r4
 8106b3e:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8106b40:	061b      	lsls	r3, r3, #24
 8106b42:	d506      	bpl.n	8106b52 <UART_AdvFeatureConfig+0xa6>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8106b44:	6802      	ldr	r2, [r0, #0]
 8106b46:	6cc1      	ldr	r1, [r0, #76]	@ 0x4c
 8106b48:	6853      	ldr	r3, [r2, #4]
 8106b4a:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
 8106b4e:	430b      	orrs	r3, r1
 8106b50:	6053      	str	r3, [r2, #4]
}
 8106b52:	bd10      	pop	{r4, pc}

08106b54 <UART_WaitOnFlagUntilTimeout>:
{
 8106b54:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8106b58:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8106b5c:	4604      	mov	r4, r0
 8106b5e:	460f      	mov	r7, r1
 8106b60:	4616      	mov	r6, r2
 8106b62:	4698      	mov	r8, r3
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8106b64:	6822      	ldr	r2, [r4, #0]
 8106b66:	69d3      	ldr	r3, [r2, #28]
 8106b68:	ea37 0303 	bics.w	r3, r7, r3
 8106b6c:	bf0c      	ite	eq
 8106b6e:	2301      	moveq	r3, #1
 8106b70:	2300      	movne	r3, #0
 8106b72:	42b3      	cmp	r3, r6
 8106b74:	d001      	beq.n	8106b7a <UART_WaitOnFlagUntilTimeout+0x26>
  return HAL_OK;
 8106b76:	2000      	movs	r0, #0
 8106b78:	e01e      	b.n	8106bb8 <UART_WaitOnFlagUntilTimeout+0x64>
    if (Timeout != HAL_MAX_DELAY)
 8106b7a:	f1b9 3fff 	cmp.w	r9, #4294967295
 8106b7e:	d0f2      	beq.n	8106b66 <UART_WaitOnFlagUntilTimeout+0x12>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8106b80:	f7fb fda6 	bl	81026d0 <HAL_GetTick>
 8106b84:	eba0 0008 	sub.w	r0, r0, r8
 8106b88:	4548      	cmp	r0, r9
 8106b8a:	d825      	bhi.n	8106bd8 <UART_WaitOnFlagUntilTimeout+0x84>
 8106b8c:	f1b9 0f00 	cmp.w	r9, #0
 8106b90:	d022      	beq.n	8106bd8 <UART_WaitOnFlagUntilTimeout+0x84>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8106b92:	6820      	ldr	r0, [r4, #0]
 8106b94:	6803      	ldr	r3, [r0, #0]
 8106b96:	075a      	lsls	r2, r3, #29
 8106b98:	d5e4      	bpl.n	8106b64 <UART_WaitOnFlagUntilTimeout+0x10>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8106b9a:	69c5      	ldr	r5, [r0, #28]
 8106b9c:	f015 0508 	ands.w	r5, r5, #8
 8106ba0:	d00c      	beq.n	8106bbc <UART_WaitOnFlagUntilTimeout+0x68>
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8106ba2:	2508      	movs	r5, #8
 8106ba4:	6205      	str	r5, [r0, #32]
           UART_EndRxTransfer(huart);
 8106ba6:	4620      	mov	r0, r4
 8106ba8:	f7ff fb7e 	bl	81062a8 <UART_EndRxTransfer>
           __HAL_UNLOCK(huart);
 8106bac:	2300      	movs	r3, #0
           huart->ErrorCode = HAL_UART_ERROR_ORE;
 8106bae:	f8c4 5090 	str.w	r5, [r4, #144]	@ 0x90
           __HAL_UNLOCK(huart);
 8106bb2:	f884 3084 	strb.w	r3, [r4, #132]	@ 0x84
           return HAL_ERROR;
 8106bb6:	2001      	movs	r0, #1
}
 8106bb8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8106bbc:	69c3      	ldr	r3, [r0, #28]
 8106bbe:	051b      	lsls	r3, r3, #20
 8106bc0:	d5d0      	bpl.n	8106b64 <UART_WaitOnFlagUntilTimeout+0x10>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8106bc2:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8106bc6:	6203      	str	r3, [r0, #32]
          UART_EndRxTransfer(huart);
 8106bc8:	4620      	mov	r0, r4
 8106bca:	f7ff fb6d 	bl	81062a8 <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8106bce:	2320      	movs	r3, #32
 8106bd0:	f8c4 3090 	str.w	r3, [r4, #144]	@ 0x90
          __HAL_UNLOCK(huart);
 8106bd4:	f884 5084 	strb.w	r5, [r4, #132]	@ 0x84
        return HAL_TIMEOUT;
 8106bd8:	2003      	movs	r0, #3
 8106bda:	e7ed      	b.n	8106bb8 <UART_WaitOnFlagUntilTimeout+0x64>

08106bdc <UART_CheckIdleState>:
{
 8106bdc:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8106bde:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8106be0:	2600      	movs	r6, #0
 8106be2:	f8c0 6090 	str.w	r6, [r0, #144]	@ 0x90
  tickstart = HAL_GetTick();
 8106be6:	f7fb fd73 	bl	81026d0 <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8106bea:	6823      	ldr	r3, [r4, #0]
 8106bec:	681b      	ldr	r3, [r3, #0]
 8106bee:	071a      	lsls	r2, r3, #28
  tickstart = HAL_GetTick();
 8106bf0:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8106bf2:	d51c      	bpl.n	8106c2e <UART_CheckIdleState+0x52>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8106bf4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8106bf8:	9300      	str	r3, [sp, #0]
 8106bfa:	4632      	mov	r2, r6
 8106bfc:	4603      	mov	r3, r0
 8106bfe:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8106c02:	4620      	mov	r0, r4
 8106c04:	f7ff ffa6 	bl	8106b54 <UART_WaitOnFlagUntilTimeout>
 8106c08:	b188      	cbz	r0, 8106c2e <UART_CheckIdleState+0x52>
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8106c0a:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8106c0c:	e852 3f00 	ldrex	r3, [r2]
 8106c10:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8106c14:	e842 3100 	strex	r1, r3, [r2]
 8106c18:	2900      	cmp	r1, #0
 8106c1a:	d1f6      	bne.n	8106c0a <UART_CheckIdleState+0x2e>
      huart->gState = HAL_UART_STATE_READY;
 8106c1c:	2320      	movs	r3, #32
 8106c1e:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
      return HAL_TIMEOUT;
 8106c22:	2003      	movs	r0, #3
      __HAL_UNLOCK(huart);
 8106c24:	2300      	movs	r3, #0
 8106c26:	f884 3084 	strb.w	r3, [r4, #132]	@ 0x84
}
 8106c2a:	b002      	add	sp, #8
 8106c2c:	bd70      	pop	{r4, r5, r6, pc}
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8106c2e:	6823      	ldr	r3, [r4, #0]
 8106c30:	681b      	ldr	r3, [r3, #0]
 8106c32:	075b      	lsls	r3, r3, #29
 8106c34:	d524      	bpl.n	8106c80 <UART_CheckIdleState+0xa4>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8106c36:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8106c3a:	9300      	str	r3, [sp, #0]
 8106c3c:	2200      	movs	r2, #0
 8106c3e:	462b      	mov	r3, r5
 8106c40:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8106c44:	4620      	mov	r0, r4
 8106c46:	f7ff ff85 	bl	8106b54 <UART_WaitOnFlagUntilTimeout>
 8106c4a:	b1c8      	cbz	r0, 8106c80 <UART_CheckIdleState+0xa4>
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8106c4c:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8106c4e:	e852 3f00 	ldrex	r3, [r2]
 8106c52:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8106c56:	e842 3100 	strex	r1, r3, [r2]
   return(result);
 8106c5a:	6822      	ldr	r2, [r4, #0]
 8106c5c:	2900      	cmp	r1, #0
 8106c5e:	d1f5      	bne.n	8106c4c <UART_CheckIdleState+0x70>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8106c60:	f102 0308 	add.w	r3, r2, #8
 8106c64:	e853 3f00 	ldrex	r3, [r3]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8106c68:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8106c6c:	f102 0008 	add.w	r0, r2, #8
 8106c70:	e840 3100 	strex	r1, r3, [r0]
 8106c74:	2900      	cmp	r1, #0
 8106c76:	d1f3      	bne.n	8106c60 <UART_CheckIdleState+0x84>
      huart->RxState = HAL_UART_STATE_READY;
 8106c78:	2320      	movs	r3, #32
 8106c7a:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
      return HAL_TIMEOUT;
 8106c7e:	e7d0      	b.n	8106c22 <UART_CheckIdleState+0x46>
  huart->gState = HAL_UART_STATE_READY;
 8106c80:	2320      	movs	r3, #32
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8106c82:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 8106c84:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8106c88:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8106c8c:	66e0      	str	r0, [r4, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8106c8e:	6720      	str	r0, [r4, #112]	@ 0x70
  return HAL_OK;
 8106c90:	e7c8      	b.n	8106c24 <UART_CheckIdleState+0x48>

08106c92 <HAL_UART_Init>:
{
 8106c92:	b510      	push	{r4, lr}
  if (huart == NULL)
 8106c94:	4604      	mov	r4, r0
 8106c96:	b350      	cbz	r0, 8106cee <HAL_UART_Init+0x5c>
  if (huart->gState == HAL_UART_STATE_RESET)
 8106c98:	f8d0 3088 	ldr.w	r3, [r0, #136]	@ 0x88
 8106c9c:	b91b      	cbnz	r3, 8106ca6 <HAL_UART_Init+0x14>
    huart->Lock = HAL_UNLOCKED;
 8106c9e:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
    HAL_UART_MspInit(huart);
 8106ca2:	f7fb fba3 	bl	81023ec <HAL_UART_MspInit>
  __HAL_UART_DISABLE(huart);
 8106ca6:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8106ca8:	2324      	movs	r3, #36	@ 0x24
 8106caa:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  __HAL_UART_DISABLE(huart);
 8106cae:	6813      	ldr	r3, [r2, #0]
 8106cb0:	f023 0301 	bic.w	r3, r3, #1
 8106cb4:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 8106cb6:	4620      	mov	r0, r4
 8106cb8:	f7ff fd62 	bl	8106780 <UART_SetConfig>
 8106cbc:	2801      	cmp	r0, #1
 8106cbe:	d016      	beq.n	8106cee <HAL_UART_Init+0x5c>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8106cc0:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8106cc2:	b113      	cbz	r3, 8106cca <HAL_UART_Init+0x38>
    UART_AdvFeatureConfig(huart);
 8106cc4:	4620      	mov	r0, r4
 8106cc6:	f7ff fef1 	bl	8106aac <UART_AdvFeatureConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8106cca:	6823      	ldr	r3, [r4, #0]
 8106ccc:	685a      	ldr	r2, [r3, #4]
 8106cce:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8106cd2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8106cd4:	689a      	ldr	r2, [r3, #8]
 8106cd6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8106cda:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 8106cdc:	681a      	ldr	r2, [r3, #0]
 8106cde:	f042 0201 	orr.w	r2, r2, #1
  return (UART_CheckIdleState(huart));
 8106ce2:	4620      	mov	r0, r4
  __HAL_UART_ENABLE(huart);
 8106ce4:	601a      	str	r2, [r3, #0]
}
 8106ce6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  return (UART_CheckIdleState(huart));
 8106cea:	f7ff bf77 	b.w	8106bdc <UART_CheckIdleState>
}
 8106cee:	2001      	movs	r0, #1
 8106cf0:	bd10      	pop	{r4, pc}
	...

08106cf4 <UARTEx_SetNbDataToProcess>:
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8106cf4:	6e43      	ldr	r3, [r0, #100]	@ 0x64
{
 8106cf6:	b530      	push	{r4, r5, lr}
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8106cf8:	b92b      	cbnz	r3, 8106d06 <UARTEx_SetNbDataToProcess+0x12>
  {
    huart->NbTxDataToProcess = 1U;
 8106cfa:	2301      	movs	r3, #1
 8106cfc:	f8a0 306a 	strh.w	r3, [r0, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8106d00:	f8a0 3068 	strh.w	r3, [r0, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8106d04:	bd30      	pop	{r4, r5, pc}
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8106d06:	6803      	ldr	r3, [r0, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8106d08:	4d09      	ldr	r5, [pc, #36]	@ (8106d30 <UARTEx_SetNbDataToProcess+0x3c>)
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8106d0a:	689a      	ldr	r2, [r3, #8]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8106d0c:	6899      	ldr	r1, [r3, #8]
                               (uint16_t)denominator[tx_fifo_threshold];
 8106d0e:	4c09      	ldr	r4, [pc, #36]	@ (8106d34 <UARTEx_SetNbDataToProcess+0x40>)
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8106d10:	0f49      	lsrs	r1, r1, #29
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8106d12:	f3c2 6242 	ubfx	r2, r2, #25, #3
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8106d16:	5c6b      	ldrb	r3, [r5, r1]
                               (uint16_t)denominator[tx_fifo_threshold];
 8106d18:	5c61      	ldrb	r1, [r4, r1]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8106d1a:	011b      	lsls	r3, r3, #4
 8106d1c:	fbb3 f3f1 	udiv	r3, r3, r1
 8106d20:	f8a0 306a 	strh.w	r3, [r0, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8106d24:	5cab      	ldrb	r3, [r5, r2]
                               (uint16_t)denominator[rx_fifo_threshold];
 8106d26:	5ca2      	ldrb	r2, [r4, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8106d28:	011b      	lsls	r3, r3, #4
 8106d2a:	fbb3 f3f2 	udiv	r3, r3, r2
}
 8106d2e:	e7e7      	b.n	8106d00 <UARTEx_SetNbDataToProcess+0xc>
 8106d30:	0810f860 	.word	0x0810f860
 8106d34:	0810f858 	.word	0x0810f858

08106d38 <HAL_UARTEx_WakeupCallback>:
}
 8106d38:	4770      	bx	lr

08106d3a <HAL_UARTEx_RxFifoFullCallback>:
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
 8106d3a:	4770      	bx	lr

08106d3c <HAL_UARTEx_TxFifoEmptyCallback>:
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
 8106d3c:	4770      	bx	lr

08106d3e <HAL_UARTEx_DisableFifoMode>:
  __HAL_LOCK(huart);
 8106d3e:	f890 3084 	ldrb.w	r3, [r0, #132]	@ 0x84
 8106d42:	2b01      	cmp	r3, #1
 8106d44:	d014      	beq.n	8106d70 <HAL_UARTEx_DisableFifoMode+0x32>
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8106d46:	6802      	ldr	r2, [r0, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8106d48:	2324      	movs	r3, #36	@ 0x24
 8106d4a:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8106d4e:	6811      	ldr	r1, [r2, #0]
  __HAL_UART_DISABLE(huart);
 8106d50:	6813      	ldr	r3, [r2, #0]
 8106d52:	f023 0301 	bic.w	r3, r3, #1
 8106d56:	6013      	str	r3, [r2, #0]
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8106d58:	f021 5100 	bic.w	r1, r1, #536870912	@ 0x20000000
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8106d5c:	2300      	movs	r3, #0
 8106d5e:	6643      	str	r3, [r0, #100]	@ 0x64
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8106d60:	6011      	str	r1, [r2, #0]
  huart->gState = HAL_UART_STATE_READY;
 8106d62:	2220      	movs	r2, #32
 8106d64:	f8c0 2088 	str.w	r2, [r0, #136]	@ 0x88
  __HAL_UNLOCK(huart);
 8106d68:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
  return HAL_OK;
 8106d6c:	4618      	mov	r0, r3
 8106d6e:	4770      	bx	lr
  __HAL_LOCK(huart);
 8106d70:	2002      	movs	r0, #2
}
 8106d72:	4770      	bx	lr

08106d74 <HAL_UARTEx_SetTxFifoThreshold>:
{
 8106d74:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(huart);
 8106d76:	f890 3084 	ldrb.w	r3, [r0, #132]	@ 0x84
 8106d7a:	2b01      	cmp	r3, #1
{
 8106d7c:	4604      	mov	r4, r0
  __HAL_LOCK(huart);
 8106d7e:	d017      	beq.n	8106db0 <HAL_UARTEx_SetTxFifoThreshold+0x3c>
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8106d80:	6805      	ldr	r5, [r0, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8106d82:	2324      	movs	r3, #36	@ 0x24
 8106d84:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8106d88:	682e      	ldr	r6, [r5, #0]
  __HAL_UART_DISABLE(huart);
 8106d8a:	682b      	ldr	r3, [r5, #0]
 8106d8c:	f023 0301 	bic.w	r3, r3, #1
 8106d90:	602b      	str	r3, [r5, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8106d92:	68ab      	ldr	r3, [r5, #8]
 8106d94:	f023 4360 	bic.w	r3, r3, #3758096384	@ 0xe0000000
 8106d98:	4319      	orrs	r1, r3
 8106d9a:	60a9      	str	r1, [r5, #8]
  UARTEx_SetNbDataToProcess(huart);
 8106d9c:	f7ff ffaa 	bl	8106cf4 <UARTEx_SetNbDataToProcess>
  huart->gState = HAL_UART_STATE_READY;
 8106da0:	2320      	movs	r3, #32
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8106da2:	602e      	str	r6, [r5, #0]
  huart->gState = HAL_UART_STATE_READY;
 8106da4:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  __HAL_UNLOCK(huart);
 8106da8:	2000      	movs	r0, #0
 8106daa:	f884 0084 	strb.w	r0, [r4, #132]	@ 0x84
}
 8106dae:	bd70      	pop	{r4, r5, r6, pc}
  __HAL_LOCK(huart);
 8106db0:	2002      	movs	r0, #2
 8106db2:	e7fc      	b.n	8106dae <HAL_UARTEx_SetTxFifoThreshold+0x3a>

08106db4 <HAL_UARTEx_SetRxFifoThreshold>:
{
 8106db4:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(huart);
 8106db6:	f890 3084 	ldrb.w	r3, [r0, #132]	@ 0x84
 8106dba:	2b01      	cmp	r3, #1
{
 8106dbc:	4604      	mov	r4, r0
  __HAL_LOCK(huart);
 8106dbe:	d017      	beq.n	8106df0 <HAL_UARTEx_SetRxFifoThreshold+0x3c>
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8106dc0:	6805      	ldr	r5, [r0, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8106dc2:	2324      	movs	r3, #36	@ 0x24
 8106dc4:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8106dc8:	682e      	ldr	r6, [r5, #0]
  __HAL_UART_DISABLE(huart);
 8106dca:	682b      	ldr	r3, [r5, #0]
 8106dcc:	f023 0301 	bic.w	r3, r3, #1
 8106dd0:	602b      	str	r3, [r5, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8106dd2:	68ab      	ldr	r3, [r5, #8]
 8106dd4:	f023 6360 	bic.w	r3, r3, #234881024	@ 0xe000000
 8106dd8:	4319      	orrs	r1, r3
 8106dda:	60a9      	str	r1, [r5, #8]
  UARTEx_SetNbDataToProcess(huart);
 8106ddc:	f7ff ff8a 	bl	8106cf4 <UARTEx_SetNbDataToProcess>
  huart->gState = HAL_UART_STATE_READY;
 8106de0:	2320      	movs	r3, #32
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8106de2:	602e      	str	r6, [r5, #0]
  huart->gState = HAL_UART_STATE_READY;
 8106de4:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  __HAL_UNLOCK(huart);
 8106de8:	2000      	movs	r0, #0
 8106dea:	f884 0084 	strb.w	r0, [r4, #132]	@ 0x84
}
 8106dee:	bd70      	pop	{r4, r5, r6, pc}
  __HAL_LOCK(huart);
 8106df0:	2002      	movs	r0, #2
 8106df2:	e7fc      	b.n	8106dee <HAL_UARTEx_SetRxFifoThreshold+0x3a>

08106df4 <ai_ann_756_get_error>:
}

AI_API_ENTRY
ai_error ai_ann_756_get_error(ai_handle network)
{
  return ai_platform_network_get_error(network);
 8106df4:	f001 bbe2 	b.w	81085bc <ai_platform_network_get_error>

08106df8 <ai_ann_756_create>:
}

AI_API_ENTRY
ai_error ai_ann_756_create(
  ai_handle* network, const ai_buffer* network_config)
{
 8106df8:	b507      	push	{r0, r1, r2, lr}
  return ai_platform_network_create(
 8106dfa:	2305      	movs	r3, #5
 8106dfc:	2200      	movs	r2, #0
 8106dfe:	e9cd 3200 	strd	r3, r2, [sp]
 8106e02:	4a03      	ldr	r2, [pc, #12]	@ (8106e10 <ai_ann_756_create+0x18>)
 8106e04:	2301      	movs	r3, #1
 8106e06:	f001 fdf3 	bl	81089f0 <ai_platform_network_create>
    network, network_config, 
    &AI_NET_OBJ_INSTANCE,
    AI_TOOLS_API_VERSION_MAJOR, AI_TOOLS_API_VERSION_MINOR, AI_TOOLS_API_VERSION_MICRO);
}
 8106e0a:	b003      	add	sp, #12
 8106e0c:	f85d fb04 	ldr.w	pc, [sp], #4
 8106e10:	10000080 	.word	0x10000080

08106e14 <ai_ann_756_inputs_get>:
}

AI_API_ENTRY
ai_buffer* ai_ann_756_inputs_get(ai_handle network, ai_u16 *n_buffer)
{
  if (network == AI_HANDLE_NULL) {
 8106e14:	b910      	cbnz	r0, 8106e1c <ai_ann_756_inputs_get+0x8>
    network = (ai_handle)&AI_NET_OBJ_INSTANCE;
    ((ai_network *)network)->magic = AI_MAGIC_CONTEXT_TOKEN;
 8106e16:	4802      	ldr	r0, [pc, #8]	@ (8106e20 <ai_ann_756_inputs_get+0xc>)
 8106e18:	4b02      	ldr	r3, [pc, #8]	@ (8106e24 <ai_ann_756_inputs_get+0x10>)
 8106e1a:	6003      	str	r3, [r0, #0]
  }
  return ai_platform_inputs_get(network, n_buffer);
 8106e1c:	f001 bc42 	b.w	81086a4 <ai_platform_inputs_get>
 8106e20:	10000080 	.word	0x10000080
 8106e24:	a1c00100 	.word	0xa1c00100

08106e28 <ai_ann_756_outputs_get>:
}

AI_API_ENTRY
ai_buffer* ai_ann_756_outputs_get(ai_handle network, ai_u16 *n_buffer)
{
  if (network == AI_HANDLE_NULL) {
 8106e28:	b910      	cbnz	r0, 8106e30 <ai_ann_756_outputs_get+0x8>
    network = (ai_handle)&AI_NET_OBJ_INSTANCE;
    ((ai_network *)network)->magic = AI_MAGIC_CONTEXT_TOKEN;
 8106e2a:	4802      	ldr	r0, [pc, #8]	@ (8106e34 <ai_ann_756_outputs_get+0xc>)
 8106e2c:	4b02      	ldr	r3, [pc, #8]	@ (8106e38 <ai_ann_756_outputs_get+0x10>)
 8106e2e:	6003      	str	r3, [r0, #0]
  }
  return ai_platform_outputs_get(network, n_buffer);
 8106e30:	f001 bd0e 	b.w	8108850 <ai_platform_outputs_get>
 8106e34:	10000080 	.word	0x10000080
 8106e38:	a1c00100 	.word	0xa1c00100

08106e3c <ai_ann_756_init>:
}

AI_API_ENTRY
ai_bool ai_ann_756_init(
  ai_handle network, const ai_network_params* params)
{
 8106e3c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8106e40:	4607      	mov	r7, r0
 8106e42:	4688      	mov	r8, r1
  ai_network* net_ctx = ai_platform_network_init(network, params);
 8106e44:	f001 feaa 	bl	8108b9c <ai_platform_network_init>
  if (!net_ctx) return false;
 8106e48:	4604      	mov	r4, r0
 8106e4a:	2800      	cmp	r0, #0
 8106e4c:	f000 80ac 	beq.w	8106fa8 <ai_ann_756_init+0x16c>
  if (ai_platform_get_weights_map(g_ann_756_weights_map, 1, params)) {
 8106e50:	4e5c      	ldr	r6, [pc, #368]	@ (8106fc4 <ai_ann_756_init+0x188>)
 8106e52:	4642      	mov	r2, r8
 8106e54:	2101      	movs	r1, #1
 8106e56:	4630      	mov	r0, r6
 8106e58:	f001 fae6 	bl	8108428 <ai_platform_get_weights_map>
 8106e5c:	4605      	mov	r5, r0
 8106e5e:	2800      	cmp	r0, #0
 8106e60:	f000 80a4 	beq.w	8106fac <ai_ann_756_init+0x170>
    gemm_0_weights_array.format |= AI_FMT_FLAG_CONST;
 8106e64:	4a58      	ldr	r2, [pc, #352]	@ (8106fc8 <ai_ann_756_init+0x18c>)
 8106e66:	6813      	ldr	r3, [r2, #0]
 8106e68:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8106e6c:	6013      	str	r3, [r2, #0]
    gemm_0_weights_array.data = AI_PTR(g_ann_756_weights_map[0] + 64);
 8106e6e:	6833      	ldr	r3, [r6, #0]
 8106e70:	f103 0140 	add.w	r1, r3, #64	@ 0x40
    gemm_0_weights_array.data_start = AI_PTR(g_ann_756_weights_map[0] + 0);
 8106e74:	e9c2 1302 	strd	r1, r3, [r2, #8]
    gemm_0_bias_array.format |= AI_FMT_FLAG_CONST;
 8106e78:	4a54      	ldr	r2, [pc, #336]	@ (8106fcc <ai_ann_756_init+0x190>)
 8106e7a:	6811      	ldr	r1, [r2, #0]
 8106e7c:	f041 4180 	orr.w	r1, r1, #1073741824	@ 0x40000000
 8106e80:	6011      	str	r1, [r2, #0]
    gemm_0_bias_array.data = AI_PTR(g_ann_756_weights_map[0] + 285832);
 8106e82:	f503 218b 	add.w	r1, r3, #284672	@ 0x45800
 8106e86:	f501 6191 	add.w	r1, r1, #1160	@ 0x488
    gemm_0_bias_array.data_start = AI_PTR(g_ann_756_weights_map[0] + 285832);
 8106e8a:	e9c2 1102 	strd	r1, r1, [r2, #8]
    gemm_1_weights_array.format |= AI_FMT_FLAG_CONST;
 8106e8e:	4a50      	ldr	r2, [pc, #320]	@ (8106fd0 <ai_ann_756_init+0x194>)
 8106e90:	6811      	ldr	r1, [r2, #0]
 8106e92:	f041 4180 	orr.w	r1, r1, #1073741824	@ 0x40000000
 8106e96:	6011      	str	r1, [r2, #0]
    gemm_1_weights_array.data = AI_PTR(g_ann_756_weights_map[0] + 288920);
 8106e98:	f503 218d 	add.w	r1, r3, #288768	@ 0x46800
 8106e9c:	f101 0098 	add.w	r0, r1, #152	@ 0x98
    gemm_1_weights_array.data_start = AI_PTR(g_ann_756_weights_map[0] + 288856);
 8106ea0:	3158      	adds	r1, #88	@ 0x58
    gemm_1_weights_array.data = AI_PTR(g_ann_756_weights_map[0] + 288920);
 8106ea2:	6090      	str	r0, [r2, #8]
    gemm_1_weights_array.data_start = AI_PTR(g_ann_756_weights_map[0] + 288856);
 8106ea4:	60d1      	str	r1, [r2, #12]
    gemm_1_bias_array.format |= AI_FMT_FLAG_CONST;
 8106ea6:	4a4b      	ldr	r2, [pc, #300]	@ (8106fd4 <ai_ann_756_init+0x198>)
 8106ea8:	6811      	ldr	r1, [r2, #0]
 8106eaa:	f041 4180 	orr.w	r1, r1, #1073741824	@ 0x40000000
 8106eae:	6011      	str	r1, [r2, #0]
    gemm_1_bias_array.data = AI_PTR(g_ann_756_weights_map[0] + 482456);
 8106eb0:	f503 21eb 	add.w	r1, r3, #481280	@ 0x75800
 8106eb4:	f501 6193 	add.w	r1, r1, #1176	@ 0x498
    gemm_1_bias_array.data_start = AI_PTR(g_ann_756_weights_map[0] + 482456);
 8106eb8:	e9c2 1102 	strd	r1, r1, [r2, #8]
    gemm_2_weights_array.format |= AI_FMT_FLAG_CONST;
 8106ebc:	4a46      	ldr	r2, [pc, #280]	@ (8106fd8 <ai_ann_756_init+0x19c>)
 8106ebe:	6811      	ldr	r1, [r2, #0]
 8106ec0:	f041 4180 	orr.w	r1, r1, #1073741824	@ 0x40000000
 8106ec4:	6011      	str	r1, [r2, #0]
    gemm_2_weights_array.data = AI_PTR(g_ann_756_weights_map[0] + 484568);
 8106ec6:	f503 21ec 	add.w	r1, r3, #483328	@ 0x76000
 8106eca:	f501 609b 	add.w	r0, r1, #1240	@ 0x4d8
    gemm_2_weights_array.data_start = AI_PTR(g_ann_756_weights_map[0] + 484504);
 8106ece:	f501 6193 	add.w	r1, r1, #1176	@ 0x498
 8106ed2:	60d1      	str	r1, [r2, #12]
    gemm_2_bias_array.format |= AI_FMT_FLAG_CONST;
 8106ed4:	4941      	ldr	r1, [pc, #260]	@ (8106fdc <ai_ann_756_init+0x1a0>)
    gemm_2_weights_array.data = AI_PTR(g_ann_756_weights_map[0] + 484568);
 8106ed6:	6090      	str	r0, [r2, #8]
    gemm_2_bias_array.format |= AI_FMT_FLAG_CONST;
 8106ed8:	680a      	ldr	r2, [r1, #0]
 8106eda:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8106ede:	600a      	str	r2, [r1, #0]
    gemm_2_bias_array.data = AI_PTR(g_ann_756_weights_map[0] + 550104);
 8106ee0:	f503 2206 	add.w	r2, r3, #548864	@ 0x86000
 8106ee4:	f502 609b 	add.w	r0, r2, #1240	@ 0x4d8
    gemm_2_bias_array.data_start = AI_PTR(g_ann_756_weights_map[0] + 550104);
 8106ee8:	e9c1 0002 	strd	r0, r0, [r1, #8]
    gemm_3_weights_array.format |= AI_FMT_FLAG_CONST;
 8106eec:	493c      	ldr	r1, [pc, #240]	@ (8106fe0 <ai_ann_756_init+0x1a4>)
 8106eee:	6808      	ldr	r0, [r1, #0]
 8106ef0:	f040 4080 	orr.w	r0, r0, #1073741824	@ 0x40000000
 8106ef4:	6008      	str	r0, [r1, #0]
    gemm_3_weights_array.data = AI_PTR(g_ann_756_weights_map[0] + 551192);
 8106ef6:	f602 1018 	addw	r0, r2, #2328	@ 0x918
    gemm_3_weights_array.data_start = AI_PTR(g_ann_756_weights_map[0] + 551128);
 8106efa:	f602 02d8 	addw	r2, r2, #2264	@ 0x8d8
 8106efe:	60ca      	str	r2, [r1, #12]
    gemm_3_bias_array.format |= AI_FMT_FLAG_CONST;
 8106f00:	4a38      	ldr	r2, [pc, #224]	@ (8106fe4 <ai_ann_756_init+0x1a8>)
    gemm_3_weights_array.data = AI_PTR(g_ann_756_weights_map[0] + 551192);
 8106f02:	6088      	str	r0, [r1, #8]
    gemm_3_bias_array.format |= AI_FMT_FLAG_CONST;
 8106f04:	6811      	ldr	r1, [r2, #0]
    gemm_3_bias_array.data = AI_PTR(g_ann_756_weights_map[0] + 567576);
 8106f06:	f503 260a 	add.w	r6, r3, #565248	@ 0x8a000
    gemm_3_bias_array.format |= AI_FMT_FLAG_CONST;
 8106f0a:	f041 4180 	orr.w	r1, r1, #1073741824	@ 0x40000000
 8106f0e:	6011      	str	r1, [r2, #0]
    gemm_3_bias_array.data = AI_PTR(g_ann_756_weights_map[0] + 567576);
 8106f10:	f606 1118 	addw	r1, r6, #2328	@ 0x918
    gemm_3_bias_array.data_start = AI_PTR(g_ann_756_weights_map[0] + 567576);
 8106f14:	e9c2 1102 	strd	r1, r1, [r2, #8]
    gemm_4_weights_array.format |= AI_FMT_FLAG_CONST;
 8106f18:	4a33      	ldr	r2, [pc, #204]	@ (8106fe8 <ai_ann_756_init+0x1ac>)
 8106f1a:	6811      	ldr	r1, [r2, #0]
    gemm_4_weights_array.data = AI_PTR(g_ann_756_weights_map[0] + 568088);
 8106f1c:	f606 3618 	addw	r6, r6, #2840	@ 0xb18
    gemm_4_weights_array.format |= AI_FMT_FLAG_CONST;
 8106f20:	f041 4180 	orr.w	r1, r1, #1073741824	@ 0x40000000
 8106f24:	6011      	str	r1, [r2, #0]
    gemm_4_weights_array.data_start = AI_PTR(g_ann_756_weights_map[0] + 568088);
 8106f26:	e9c2 6602 	strd	r6, r6, [r2, #8]
    gemm_4_bias_array.format |= AI_FMT_FLAG_CONST;
 8106f2a:	4a30      	ldr	r2, [pc, #192]	@ (8106fec <ai_ann_756_init+0x1b0>)
    gemm_4_bias_array.data = AI_PTR(g_ann_756_weights_map[0] + 574232);
 8106f2c:	f503 230c 	add.w	r3, r3, #573440	@ 0x8c000
    gemm_4_bias_array.format |= AI_FMT_FLAG_CONST;
 8106f30:	6811      	ldr	r1, [r2, #0]
    gemm_4_bias_array.data = AI_PTR(g_ann_756_weights_map[0] + 574232);
 8106f32:	f503 7346 	add.w	r3, r3, #792	@ 0x318
    gemm_4_bias_array.data_start = AI_PTR(g_ann_756_weights_map[0] + 574232);
 8106f36:	e9c2 3302 	strd	r3, r3, [r2, #8]
    gemm_4_bias_array.format |= AI_FMT_FLAG_CONST;
 8106f3a:	f041 4180 	orr.w	r1, r1, #1073741824	@ 0x40000000
 8106f3e:	6011      	str	r1, [r2, #0]
  if (ai_platform_get_activations_map(g_ann_756_activations_map, 1, params)) {
 8106f40:	f8df 90d0 	ldr.w	r9, [pc, #208]	@ 8107014 <ai_ann_756_init+0x1d8>
 8106f44:	4642      	mov	r2, r8
 8106f46:	2101      	movs	r1, #1
 8106f48:	4648      	mov	r0, r9
 8106f4a:	f001 fac1 	bl	81084d0 <ai_platform_get_activations_map>
 8106f4e:	4606      	mov	r6, r0
 8106f50:	b390      	cbz	r0, 8106fb8 <ai_ann_756_init+0x17c>
    gemm_0_output_array.data = AI_PTR(g_ann_756_activations_map[0] + 0);
 8106f52:	f8d9 3000 	ldr.w	r3, [r9]
 8106f56:	4a26      	ldr	r2, [pc, #152]	@ (8106ff0 <ai_ann_756_init+0x1b4>)
    gemm_0_output_array.data_start = AI_PTR(g_ann_756_activations_map[0] + 0);
 8106f58:	e9c2 3302 	strd	r3, r3, [r2, #8]
    nl_0_nl_output_array.data = AI_PTR(g_ann_756_activations_map[0] + 0);
 8106f5c:	4a25      	ldr	r2, [pc, #148]	@ (8106ff4 <ai_ann_756_init+0x1b8>)
    nl_0_nl_output_array.data_start = AI_PTR(g_ann_756_activations_map[0] + 0);
 8106f5e:	e9c2 3302 	strd	r3, r3, [r2, #8]
    gemm_1_output_array.data = AI_PTR(g_ann_756_activations_map[0] + 3024);
 8106f62:	4a25      	ldr	r2, [pc, #148]	@ (8106ff8 <ai_ann_756_init+0x1bc>)
 8106f64:	f503 613d 	add.w	r1, r3, #3024	@ 0xbd0
    gemm_1_output_array.data_start = AI_PTR(g_ann_756_activations_map[0] + 3024);
 8106f68:	e9c2 1102 	strd	r1, r1, [r2, #8]
    nl_1_nl_output_array.data = AI_PTR(g_ann_756_activations_map[0] + 0);
 8106f6c:	4a23      	ldr	r2, [pc, #140]	@ (8106ffc <ai_ann_756_init+0x1c0>)
    nl_1_nl_output_array.data_start = AI_PTR(g_ann_756_activations_map[0] + 0);
 8106f6e:	e9c2 3302 	strd	r3, r3, [r2, #8]
    gemm_2_output_array.data = AI_PTR(g_ann_756_activations_map[0] + 2048);
 8106f72:	4a23      	ldr	r2, [pc, #140]	@ (8107000 <ai_ann_756_init+0x1c4>)
 8106f74:	f503 6100 	add.w	r1, r3, #2048	@ 0x800
    gemm_2_output_array.data_start = AI_PTR(g_ann_756_activations_map[0] + 2048);
 8106f78:	e9c2 1102 	strd	r1, r1, [r2, #8]
    nl_2_nl_output_array.data = AI_PTR(g_ann_756_activations_map[0] + 0);
 8106f7c:	4a21      	ldr	r2, [pc, #132]	@ (8107004 <ai_ann_756_init+0x1c8>)
    nl_2_nl_output_array.data_start = AI_PTR(g_ann_756_activations_map[0] + 0);
 8106f7e:	e9c2 3302 	strd	r3, r3, [r2, #8]
    gemm_3_output_array.data = AI_PTR(g_ann_756_activations_map[0] + 1024);
 8106f82:	4a21      	ldr	r2, [pc, #132]	@ (8107008 <ai_ann_756_init+0x1cc>)
 8106f84:	f503 6180 	add.w	r1, r3, #1024	@ 0x400
    gemm_3_output_array.data_start = AI_PTR(g_ann_756_activations_map[0] + 1024);
 8106f88:	e9c2 1102 	strd	r1, r1, [r2, #8]
    nl_3_nl_output_array.data = AI_PTR(g_ann_756_activations_map[0] + 0);
 8106f8c:	4a1f      	ldr	r2, [pc, #124]	@ (810700c <ai_ann_756_init+0x1d0>)
    nl_3_nl_output_array.data_start = AI_PTR(g_ann_756_activations_map[0] + 0);
 8106f8e:	e9c2 3302 	strd	r3, r3, [r2, #8]
    gemm_4_output_array.data = AI_PTR(g_ann_756_activations_map[0] + 512);
 8106f92:	4a1f      	ldr	r2, [pc, #124]	@ (8107010 <ai_ann_756_init+0x1d4>)
 8106f94:	f503 7300 	add.w	r3, r3, #512	@ 0x200
    gemm_4_output_array.data_start = AI_PTR(g_ann_756_activations_map[0] + 512);
 8106f98:	e9c2 3302 	strd	r3, r3, [r2, #8]

  ai_bool ok = true;
  ok &= ann_756_configure_weights(net_ctx, params);
  ok &= ann_756_configure_activations(net_ctx, params);

  ok &= ai_platform_network_post_init(network);
 8106f9c:	4638      	mov	r0, r7
 8106f9e:	f001 feeb 	bl	8108d78 <ai_platform_network_post_init>
 8106fa2:	4030      	ands	r0, r6
 8106fa4:	4005      	ands	r5, r0
 8106fa6:	b2e8      	uxtb	r0, r5

  return ok;
}
 8106fa8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  AI_ERROR_TRAP(net_ctx, INIT_FAILED, NETWORK_WEIGHTS);
 8106fac:	2212      	movs	r2, #18
 8106fae:	2130      	movs	r1, #48	@ 0x30
 8106fb0:	4620      	mov	r0, r4
 8106fb2:	f001 fb71 	bl	8108698 <ai_platform_network_set_error>
  return false;
 8106fb6:	e7c3      	b.n	8106f40 <ai_ann_756_init+0x104>
  AI_ERROR_TRAP(net_ctx, INIT_FAILED, NETWORK_ACTIVATIONS);
 8106fb8:	2213      	movs	r2, #19
 8106fba:	2130      	movs	r1, #48	@ 0x30
 8106fbc:	4620      	mov	r0, r4
 8106fbe:	f001 fb6b 	bl	8108698 <ai_platform_network_set_error>
  return false;
 8106fc2:	e7eb      	b.n	8106f9c <ai_ann_756_init+0x160>
 8106fc4:	10018c08 	.word	0x10018c08
 8106fc8:	10000b0c 	.word	0x10000b0c
 8106fcc:	10000afc 	.word	0x10000afc
 8106fd0:	10000aec 	.word	0x10000aec
 8106fd4:	10000adc 	.word	0x10000adc
 8106fd8:	10000acc 	.word	0x10000acc
 8106fdc:	10000abc 	.word	0x10000abc
 8106fe0:	10000aac 	.word	0x10000aac
 8106fe4:	10000a9c 	.word	0x10000a9c
 8106fe8:	10000a8c 	.word	0x10000a8c
 8106fec:	10000a7c 	.word	0x10000a7c
 8106ff0:	10000a5c 	.word	0x10000a5c
 8106ff4:	10000a4c 	.word	0x10000a4c
 8106ff8:	10000a3c 	.word	0x10000a3c
 8106ffc:	10000a2c 	.word	0x10000a2c
 8107000:	10000a1c 	.word	0x10000a1c
 8107004:	10000a0c 	.word	0x10000a0c
 8107008:	100009fc 	.word	0x100009fc
 810700c:	100009ec 	.word	0x100009ec
 8107010:	100009dc 	.word	0x100009dc
 8107014:	10018c0c 	.word	0x10018c0c

08107018 <ai_ann_756_create_and_init>:
{
 8107018:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 810701c:	4688      	mov	r8, r1
 810701e:	b08f      	sub	sp, #60	@ 0x3c
    err = ai_ann_756_create(network, AI_ANN_756_DATA_CONFIG);
 8107020:	2100      	movs	r1, #0
{
 8107022:	4606      	mov	r6, r0
 8107024:	4617      	mov	r7, r2
    err = ai_ann_756_create(network, AI_ANN_756_DATA_CONFIG);
 8107026:	f7ff fee7 	bl	8106df8 <ai_ann_756_create>
    if (err.type != AI_ERROR_NONE)
 810702a:	f010 09ff 	ands.w	r9, r0, #255	@ 0xff
    err = ai_ann_756_create(network, AI_ANN_756_DATA_CONFIG);
 810702e:	4604      	mov	r4, r0
    if (err.type != AI_ERROR_NONE)
 8107030:	d107      	bne.n	8107042 <ai_ann_756_create_and_init+0x2a>
    if (ai_ann_756_data_params_get(&params) != true) {
 8107032:	4668      	mov	r0, sp
 8107034:	f000 f83a 	bl	81070ac <ai_ann_756_data_params_get>
 8107038:	b938      	cbnz	r0, 810704a <ai_ann_756_create_and_init+0x32>
  return ai_platform_network_get_error(network);
 810703a:	6830      	ldr	r0, [r6, #0]
 810703c:	f001 fabe 	bl	81085bc <ai_platform_network_get_error>
 8107040:	4604      	mov	r4, r0
}
 8107042:	4620      	mov	r0, r4
 8107044:	b00f      	add	sp, #60	@ 0x3c
 8107046:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if (activations) {
 810704a:	f1b8 0f00 	cmp.w	r8, #0
 810704e:	d11a      	bne.n	8107086 <ai_ann_756_create_and_init+0x6e>
    if (weights) {
 8107050:	bb3f      	cbnz	r7, 81070a2 <ai_ann_756_create_and_init+0x8a>
    if (ai_ann_756_init(*network, &params) != true) {
 8107052:	6830      	ldr	r0, [r6, #0]
 8107054:	4669      	mov	r1, sp
 8107056:	f7ff fef1 	bl	8106e3c <ai_ann_756_init>
 810705a:	b928      	cbnz	r0, 8107068 <ai_ann_756_create_and_init+0x50>
  return ai_platform_network_get_error(network);
 810705c:	6830      	ldr	r0, [r6, #0]
 810705e:	f001 faad 	bl	81085bc <ai_platform_network_get_error>
 8107062:	4604      	mov	r4, r0
 8107064:	fa5f f980 	uxtb.w	r9, r0
    return err;
 8107068:	f369 0407 	bfi	r4, r9, #0, #8
 810706c:	e7e9      	b.n	8107042 <ai_ann_756_create_and_init+0x2a>
            AI_BUFFER_ARRAY_ITEM_SET_ADDRESS(&params.map_activations, idx, activations[idx]);
 810706e:	f858 2025 	ldr.w	r2, [r8, r5, lsl #2]
 8107072:	4629      	mov	r1, r5
 8107074:	a803      	add	r0, sp, #12
 8107076:	f001 f9c3 	bl	8108400 <ai_buffer_array_item_set_address>
        for (int idx=0;idx<params.map_activations.size;idx++)
 810707a:	3501      	adds	r5, #1
 810707c:	f8bd 300e 	ldrh.w	r3, [sp, #14]
 8107080:	42ab      	cmp	r3, r5
 8107082:	dcf4      	bgt.n	810706e <ai_ann_756_create_and_init+0x56>
 8107084:	e7e4      	b.n	8107050 <ai_ann_756_create_and_init+0x38>
 8107086:	464d      	mov	r5, r9
 8107088:	e7f8      	b.n	810707c <ai_ann_756_create_and_init+0x64>
            AI_BUFFER_ARRAY_ITEM_SET_ADDRESS(&params.map_weights, idx, weights[idx]);
 810708a:	f857 2025 	ldr.w	r2, [r7, r5, lsl #2]
 810708e:	4629      	mov	r1, r5
 8107090:	a801      	add	r0, sp, #4
 8107092:	f001 f9b5 	bl	8108400 <ai_buffer_array_item_set_address>
        for (int idx=0;idx<params.map_weights.size;idx++)
 8107096:	3501      	adds	r5, #1
 8107098:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 810709c:	42ab      	cmp	r3, r5
 810709e:	dcf4      	bgt.n	810708a <ai_ann_756_create_and_init+0x72>
 81070a0:	e7d7      	b.n	8107052 <ai_ann_756_create_and_init+0x3a>
 81070a2:	2500      	movs	r5, #0
 81070a4:	e7f8      	b.n	8107098 <ai_ann_756_create_and_init+0x80>

081070a6 <ai_ann_756_run>:

AI_API_ENTRY
ai_i32 ai_ann_756_run(
  ai_handle network, const ai_buffer* input, ai_buffer* output)
{
  return ai_platform_network_process(network, input, output);
 81070a6:	f001 beef 	b.w	8108e88 <ai_platform_network_process>
	...

081070ac <ai_ann_756_data_params_get>:
 * @ingroup ann_756_data
 * @return true if a valid configuration is present, false otherwise
 */
AI_API_ENTRY
ai_bool ai_ann_756_data_params_get(ai_network_params* params)
{
 81070ac:	b530      	push	{r4, r5, lr}
  if (!params) return false;
 81070ae:	4603      	mov	r3, r0
{
 81070b0:	b085      	sub	sp, #20
  if (!params) return false;
 81070b2:	b170      	cbz	r0, 81070d2 <ai_ann_756_data_params_get+0x26>
  
  const ai_buffer_array map_activations = 
 81070b4:	4c08      	ldr	r4, [pc, #32]	@ (81070d8 <ai_ann_756_data_params_get+0x2c>)
 81070b6:	e894 0003 	ldmia.w	r4, {r0, r1}
 81070ba:	466a      	mov	r2, sp
 81070bc:	e882 0003 	stmia.w	r2, {r0, r1}
    AI_BUFFER_ARRAY_OBJ_INIT(AI_FLAG_NONE, AI_ANN_756_DATA_ACTIVATIONS_COUNT, g_ann_756_data_map_activations);
  
  const ai_buffer_array map_weights = 
 81070c0:	e9d4 0102 	ldrd	r0, r1, [r4, #8]
 81070c4:	ad02      	add	r5, sp, #8
 81070c6:	e885 0003 	stmia.w	r5, {r0, r1}
    AI_BUFFER_ARRAY_OBJ_INIT(AI_FLAG_NONE, AI_ANN_756_DATA_WEIGHTS_COUNT, g_ann_756_data_map_weights);

  return ai_platform_bind_network_params(params, &map_weights, &map_activations);
 81070ca:	4629      	mov	r1, r5
 81070cc:	4618      	mov	r0, r3
 81070ce:	f001 fa53 	bl	8108578 <ai_platform_bind_network_params>
}
 81070d2:	b005      	add	sp, #20
 81070d4:	bd30      	pop	{r4, r5, pc}
 81070d6:	bf00      	nop
 81070d8:	0810f000 	.word	0x0810f000

081070dc <acquire_and_process_data>:
  }

  return 0;
}

int acquire_and_process_data(ai_float data[AI_ANN_756_IN_1_SIZE], float mag_buffer[6][256]) {
 81070dc:	b570      	push	{r4, r5, r6, lr}
 81070de:	3108      	adds	r1, #8

	int total_iters = 0;
 81070e0:	2300      	movs	r3, #0
    for (int idx = 0; idx < 6; idx++) {

    	// Skip first two values in FFT data
    	// Are below 20k and add noise (not in training dataset)
        for (int j = 0; j < 126; j++) {
 81070e2:	eb00 0483 	add.w	r4, r0, r3, lsl #2
int acquire_and_process_data(ai_float data[AI_ANN_756_IN_1_SIZE], float mag_buffer[6][256]) {
 81070e6:	460a      	mov	r2, r1
        for (int j = 0; j < 126; j++) {
 81070e8:	f501 75fc 	add.w	r5, r1, #504	@ 0x1f8
            data[total_iters] = mag_buffer[idx][j + 2];
 81070ec:	f852 6b04 	ldr.w	r6, [r2], #4
 81070f0:	f844 6b04 	str.w	r6, [r4], #4
        for (int j = 0; j < 126; j++) {
 81070f4:	42aa      	cmp	r2, r5
 81070f6:	d1f9      	bne.n	81070ec <acquire_and_process_data+0x10>
            total_iters++;
 81070f8:	337e      	adds	r3, #126	@ 0x7e
    for (int idx = 0; idx < 6; idx++) {
 81070fa:	f5b3 7f3d 	cmp.w	r3, #756	@ 0x2f4
 81070fe:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8107102:	d1ee      	bne.n	81070e2 <acquire_and_process_data+0x6>
        }
    }

    return 0;
}
 8107104:	2000      	movs	r0, #0
 8107106:	bd70      	pop	{r4, r5, r6, pc}

08107108 <post_process>:

int post_process(ai_float data[AI_ANN_756_OUT_1_SIZE])
{
 8107108:	b510      	push	{r4, lr}
 810710a:	2301      	movs	r3, #1
 810710c:	2400      	movs	r4, #0

    	  // For testing
          //predicted_region[idx] = data[idx];
    	  //printf("data[%d] = %f\r\n\n", idx, data[idx]);

          if (data[idx] == 1.0) {
 810710e:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8107112:	ecb0 7a01 	vldmia	r0!, {s14}
 8107116:	eeb4 7a67 	vcmp.f32	s14, s15
 810711a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
        	  curr_region = idx + 1;
 810711e:	bf08      	it	eq
 8107120:	b25c      	sxtbeq	r4, r3
      for (int idx = 0; idx < AI_ANN_756_OUT_1_SIZE; idx++) {
 8107122:	3301      	adds	r3, #1
 8107124:	2b0d      	cmp	r3, #13
 8107126:	d1f4      	bne.n	8107112 <post_process+0xa>
          }
      }

      prev_region = IPCGetPredictedRegion();
 8107128:	f7fa ff36 	bl	8101f98 <IPCGetPredictedRegion>

      // Update IPC if predicted region has changed
      if( prev_region != curr_region) IPCSetPredictedRegion(curr_region);
 810712c:	b240      	sxtb	r0, r0
 810712e:	4284      	cmp	r4, r0
 8107130:	d002      	beq.n	8107138 <post_process+0x30>
 8107132:	4620      	mov	r0, r4
 8107134:	f7fa ff38 	bl	8101fa8 <IPCSetPredictedRegion>

      return 0;
}
 8107138:	2000      	movs	r0, #0
 810713a:	bd10      	pop	{r4, pc}

0810713c <MX_X_CUBE_AI_Init>:


/* Entry points --------------------------------------------------------------*/

void MX_X_CUBE_AI_Init(void)
{
 810713c:	b570      	push	{r4, r5, r6, lr}
  err = ai_ann_756_create_and_init(&ann_756, act_addr, NULL);
 810713e:	4c16      	ldr	r4, [pc, #88]	@ (8107198 <MX_X_CUBE_AI_Init+0x5c>)

  printf("\r\nMX_X_CUBE_AI_Init\r\n");
 8107140:	4816      	ldr	r0, [pc, #88]	@ (810719c <MX_X_CUBE_AI_Init+0x60>)
 8107142:	f004 f91f 	bl	810b384 <puts>
  err = ai_ann_756_create_and_init(&ann_756, act_addr, NULL);
 8107146:	4916      	ldr	r1, [pc, #88]	@ (81071a0 <MX_X_CUBE_AI_Init+0x64>)
 8107148:	2200      	movs	r2, #0
 810714a:	4620      	mov	r0, r4
 810714c:	f7ff ff64 	bl	8107018 <ai_ann_756_create_and_init>
  if (err.type != AI_ERROR_NONE) {
 8107150:	f010 05ff 	ands.w	r5, r0, #255	@ 0xff
 8107154:	d00c      	beq.n	8107170 <MX_X_CUBE_AI_Init+0x34>
    printf("TEMPLATE - Error (%s) - type=0x%02x code=0x%02x\r\n", fct,
 8107156:	0a03      	lsrs	r3, r0, #8
 8107158:	4912      	ldr	r1, [pc, #72]	@ (81071a4 <MX_X_CUBE_AI_Init+0x68>)
 810715a:	4813      	ldr	r0, [pc, #76]	@ (81071a8 <MX_X_CUBE_AI_Init+0x6c>)
 810715c:	462a      	mov	r2, r5
 810715e:	f004 f8a9 	bl	810b2b4 <iprintf>

  ai_boostrap(data_activations0);
  printf("ann_756 returns  %d\r\n\n", ((uint8_t*) ann_756)[0]);
 8107162:	6823      	ldr	r3, [r4, #0]
 8107164:	4811      	ldr	r0, [pc, #68]	@ (81071ac <MX_X_CUBE_AI_Init+0x70>)
 8107166:	7819      	ldrb	r1, [r3, #0]

}
 8107168:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  printf("ann_756 returns  %d\r\n\n", ((uint8_t*) ann_756)[0]);
 810716c:	f004 b8a2 	b.w	810b2b4 <iprintf>
  ai_input = ai_ann_756_inputs_get(ann_756, NULL);
 8107170:	4629      	mov	r1, r5
 8107172:	6820      	ldr	r0, [r4, #0]
 8107174:	4e0e      	ldr	r6, [pc, #56]	@ (81071b0 <MX_X_CUBE_AI_Init+0x74>)
 8107176:	f7ff fe4d 	bl	8106e14 <ai_ann_756_inputs_get>
  ai_output = ai_ann_756_outputs_get(ann_756, NULL);
 810717a:	4629      	mov	r1, r5
  ai_input = ai_ann_756_inputs_get(ann_756, NULL);
 810717c:	6030      	str	r0, [r6, #0]
  ai_output = ai_ann_756_outputs_get(ann_756, NULL);
 810717e:	6820      	ldr	r0, [r4, #0]
 8107180:	f7ff fe52 	bl	8106e28 <ai_ann_756_outputs_get>
 8107184:	4b0b      	ldr	r3, [pc, #44]	@ (81071b4 <MX_X_CUBE_AI_Init+0x78>)
	  ai_input[idx].data = data_ins[idx];
 8107186:	4a0c      	ldr	r2, [pc, #48]	@ (81071b8 <MX_X_CUBE_AI_Init+0x7c>)
  ai_output = ai_ann_756_outputs_get(ann_756, NULL);
 8107188:	6018      	str	r0, [r3, #0]
	  ai_input[idx].data = data_ins[idx];
 810718a:	6833      	ldr	r3, [r6, #0]
 810718c:	6812      	ldr	r2, [r2, #0]
 810718e:	605a      	str	r2, [r3, #4]
	ai_output[idx].data = data_outs[idx];
 8107190:	4b0a      	ldr	r3, [pc, #40]	@ (81071bc <MX_X_CUBE_AI_Init+0x80>)
 8107192:	681b      	ldr	r3, [r3, #0]
 8107194:	6043      	str	r3, [r0, #4]
  for (int idx=0; idx < AI_ANN_756_OUT_NUM; idx++) {
 8107196:	e7e4      	b.n	8107162 <MX_X_CUBE_AI_Init+0x26>
 8107198:	10018c18 	.word	0x10018c18
 810719c:	0819bc08 	.word	0x0819bc08
 81071a0:	10000b74 	.word	0x10000b74
 81071a4:	0819bc1d 	.word	0x0819bc1d
 81071a8:	0819bc38 	.word	0x0819bc38
 81071ac:	0819bc6a 	.word	0x0819bc6a
 81071b0:	10018c14 	.word	0x10018c14
 81071b4:	10018c10 	.word	0x10018c10
 81071b8:	10000b7c 	.word	0x10000b7c
 81071bc:	10000b78 	.word	0x10000b78

081071c0 <MX_X_CUBE_AI_Process>:

void MX_X_CUBE_AI_Process(float mag_buffer[6][256])
{
 81071c0:	b570      	push	{r4, r5, r6, lr}
  int res = -1;

  printf("\nMX_X_CUBE_AI_Process\r\n\n");

  //printf("ann_756 %d\r\n", ((uint8_t*) ann_756)[0]);
  if (ann_756)
 81071c2:	4d16      	ldr	r5, [pc, #88]	@ (810721c <MX_X_CUBE_AI_Process+0x5c>)
{
 81071c4:	4604      	mov	r4, r0
  printf("\nMX_X_CUBE_AI_Process\r\n\n");
 81071c6:	4816      	ldr	r0, [pc, #88]	@ (8107220 <MX_X_CUBE_AI_Process+0x60>)
 81071c8:	f004 f8dc 	bl	810b384 <puts>
  if (ann_756)
 81071cc:	682e      	ldr	r6, [r5, #0]
 81071ce:	b18e      	cbz	r6, 81071f4 <MX_X_CUBE_AI_Process+0x34>
  {

    /* 1 - acquire and pre-process input data */
    res = acquire_and_process_data(data_in_1,mag_buffer);
 81071d0:	4814      	ldr	r0, [pc, #80]	@ (8107224 <MX_X_CUBE_AI_Process+0x64>)
 81071d2:	4621      	mov	r1, r4
 81071d4:	f7ff ff82 	bl	81070dc <acquire_and_process_data>

    /* 2 - process the data - call inference engine */
    if (res == 0 ) res = ai_run();
 81071d8:	b960      	cbnz	r0, 81071f4 <MX_X_CUBE_AI_Process+0x34>
  batch = ai_ann_756_run(ann_756, ai_input, ai_output);
 81071da:	4b13      	ldr	r3, [pc, #76]	@ (8107228 <MX_X_CUBE_AI_Process+0x68>)
 81071dc:	681a      	ldr	r2, [r3, #0]
 81071de:	4b13      	ldr	r3, [pc, #76]	@ (810722c <MX_X_CUBE_AI_Process+0x6c>)
 81071e0:	4630      	mov	r0, r6
 81071e2:	6819      	ldr	r1, [r3, #0]
 81071e4:	f7ff ff5f 	bl	81070a6 <ai_ann_756_run>
  if (batch != 1) {
 81071e8:	2801      	cmp	r0, #1
 81071ea:	d10b      	bne.n	8107204 <MX_X_CUBE_AI_Process+0x44>

    /* 3- post-process the predictions */
    if (res == 0) res = post_process(data_out_1);
 81071ec:	4810      	ldr	r0, [pc, #64]	@ (8107230 <MX_X_CUBE_AI_Process+0x70>)
 81071ee:	f7ff ff8b 	bl	8107108 <post_process>

  }

  if (res) {
 81071f2:	b188      	cbz	r0, 8107218 <MX_X_CUBE_AI_Process+0x58>
    ai_error err = {AI_ERROR_INVALID_STATE, AI_ERROR_CODE_NETWORK};
    ai_log_err(err, "Process has FAILED");
  }
}
 81071f4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    printf("TEMPLATE - Error (%s) - type=0x%02x code=0x%02x\r\n", fct,
 81071f8:	490e      	ldr	r1, [pc, #56]	@ (8107234 <MX_X_CUBE_AI_Process+0x74>)
 81071fa:	480f      	ldr	r0, [pc, #60]	@ (8107238 <MX_X_CUBE_AI_Process+0x78>)
 81071fc:	2310      	movs	r3, #16
 81071fe:	2211      	movs	r2, #17
 8107200:	f004 b858 	b.w	810b2b4 <iprintf>
    ai_log_err(ai_ann_756_get_error(ann_756),
 8107204:	6828      	ldr	r0, [r5, #0]
 8107206:	f7ff fdf5 	bl	8106df4 <ai_ann_756_get_error>
    printf("TEMPLATE - Error (%s) - type=0x%02x code=0x%02x\r\n", fct,
 810720a:	490c      	ldr	r1, [pc, #48]	@ (810723c <MX_X_CUBE_AI_Process+0x7c>)
 810720c:	0a03      	lsrs	r3, r0, #8
 810720e:	b2c2      	uxtb	r2, r0
 8107210:	4809      	ldr	r0, [pc, #36]	@ (8107238 <MX_X_CUBE_AI_Process+0x78>)
 8107212:	f004 f84f 	bl	810b2b4 <iprintf>
    if (res == 0) res = post_process(data_out_1);
 8107216:	e7ed      	b.n	81071f4 <MX_X_CUBE_AI_Process+0x34>
}
 8107218:	bd70      	pop	{r4, r5, r6, pc}
 810721a:	bf00      	nop
 810721c:	10018c18 	.word	0x10018c18
 8107220:	0819bc81 	.word	0x0819bc81
 8107224:	1001a020 	.word	0x1001a020
 8107228:	10018c10 	.word	0x10018c10
 810722c:	10018c14 	.word	0x10018c14
 8107230:	10019ff0 	.word	0x10019ff0
 8107234:	0819bca8 	.word	0x0819bca8
 8107238:	0819bc38 	.word	0x0819bc38
 810723c:	0819bc99 	.word	0x0819bc99

08107240 <arm_rfft_32_fast_init_f32>:
 8107240:	b180      	cbz	r0, 8107264 <arm_rfft_32_fast_init_f32+0x24>
 8107242:	4b0a      	ldr	r3, [pc, #40]	@ (810726c <arm_rfft_32_fast_init_f32+0x2c>)
 8107244:	4a0a      	ldr	r2, [pc, #40]	@ (8107270 <arm_rfft_32_fast_init_f32+0x30>)
 8107246:	8999      	ldrh	r1, [r3, #12]
 8107248:	b430      	push	{r4, r5}
 810724a:	e9d3 4501 	ldrd	r4, r5, [r3, #4]
 810724e:	e9c0 4501 	strd	r4, r5, [r0, #4]
 8107252:	8181      	strh	r1, [r0, #12]
 8107254:	2320      	movs	r3, #32
 8107256:	2110      	movs	r1, #16
 8107258:	8001      	strh	r1, [r0, #0]
 810725a:	8203      	strh	r3, [r0, #16]
 810725c:	6142      	str	r2, [r0, #20]
 810725e:	bc30      	pop	{r4, r5}
 8107260:	2000      	movs	r0, #0
 8107262:	4770      	bx	lr
 8107264:	f04f 30ff 	mov.w	r0, #4294967295
 8107268:	4770      	bx	lr
 810726a:	bf00      	nop
 810726c:	0819f234 	.word	0x0819f234
 8107270:	081aa814 	.word	0x081aa814

08107274 <arm_rfft_64_fast_init_f32>:
 8107274:	b180      	cbz	r0, 8107298 <arm_rfft_64_fast_init_f32+0x24>
 8107276:	4b0a      	ldr	r3, [pc, #40]	@ (81072a0 <arm_rfft_64_fast_init_f32+0x2c>)
 8107278:	4a0a      	ldr	r2, [pc, #40]	@ (81072a4 <arm_rfft_64_fast_init_f32+0x30>)
 810727a:	8999      	ldrh	r1, [r3, #12]
 810727c:	b430      	push	{r4, r5}
 810727e:	e9d3 4501 	ldrd	r4, r5, [r3, #4]
 8107282:	e9c0 4501 	strd	r4, r5, [r0, #4]
 8107286:	8181      	strh	r1, [r0, #12]
 8107288:	2340      	movs	r3, #64	@ 0x40
 810728a:	2120      	movs	r1, #32
 810728c:	8001      	strh	r1, [r0, #0]
 810728e:	8203      	strh	r3, [r0, #16]
 8107290:	6142      	str	r2, [r0, #20]
 8107292:	bc30      	pop	{r4, r5}
 8107294:	2000      	movs	r0, #0
 8107296:	4770      	bx	lr
 8107298:	f04f 30ff 	mov.w	r0, #4294967295
 810729c:	4770      	bx	lr
 810729e:	bf00      	nop
 81072a0:	0819f264 	.word	0x0819f264
 81072a4:	081af094 	.word	0x081af094

081072a8 <arm_rfft_128_fast_init_f32>:
 81072a8:	b180      	cbz	r0, 81072cc <arm_rfft_128_fast_init_f32+0x24>
 81072aa:	4b0a      	ldr	r3, [pc, #40]	@ (81072d4 <arm_rfft_128_fast_init_f32+0x2c>)
 81072ac:	4a0a      	ldr	r2, [pc, #40]	@ (81072d8 <arm_rfft_128_fast_init_f32+0x30>)
 81072ae:	8999      	ldrh	r1, [r3, #12]
 81072b0:	b430      	push	{r4, r5}
 81072b2:	e9d3 4501 	ldrd	r4, r5, [r3, #4]
 81072b6:	e9c0 4501 	strd	r4, r5, [r0, #4]
 81072ba:	8181      	strh	r1, [r0, #12]
 81072bc:	2380      	movs	r3, #128	@ 0x80
 81072be:	2140      	movs	r1, #64	@ 0x40
 81072c0:	8001      	strh	r1, [r0, #0]
 81072c2:	8203      	strh	r3, [r0, #16]
 81072c4:	6142      	str	r2, [r0, #20]
 81072c6:	bc30      	pop	{r4, r5}
 81072c8:	2000      	movs	r0, #0
 81072ca:	4770      	bx	lr
 81072cc:	f04f 30ff 	mov.w	r0, #4294967295
 81072d0:	4770      	bx	lr
 81072d2:	bf00      	nop
 81072d4:	0819f284 	.word	0x0819f284
 81072d8:	081a8214 	.word	0x081a8214

081072dc <arm_rfft_256_fast_init_f32>:
 81072dc:	b188      	cbz	r0, 8107302 <arm_rfft_256_fast_init_f32+0x26>
 81072de:	4b0a      	ldr	r3, [pc, #40]	@ (8107308 <arm_rfft_256_fast_init_f32+0x2c>)
 81072e0:	4a0a      	ldr	r2, [pc, #40]	@ (810730c <arm_rfft_256_fast_init_f32+0x30>)
 81072e2:	8999      	ldrh	r1, [r3, #12]
 81072e4:	b430      	push	{r4, r5}
 81072e6:	e9d3 4501 	ldrd	r4, r5, [r3, #4]
 81072ea:	e9c0 4501 	strd	r4, r5, [r0, #4]
 81072ee:	8181      	strh	r1, [r0, #12]
 81072f0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 81072f4:	2180      	movs	r1, #128	@ 0x80
 81072f6:	8001      	strh	r1, [r0, #0]
 81072f8:	8203      	strh	r3, [r0, #16]
 81072fa:	6142      	str	r2, [r0, #20]
 81072fc:	bc30      	pop	{r4, r5}
 81072fe:	2000      	movs	r0, #0
 8107300:	4770      	bx	lr
 8107302:	f04f 30ff 	mov.w	r0, #4294967295
 8107306:	4770      	bx	lr
 8107308:	0819f224 	.word	0x0819f224
 810730c:	081aa414 	.word	0x081aa414

08107310 <arm_rfft_512_fast_init_f32>:
 8107310:	b190      	cbz	r0, 8107338 <arm_rfft_512_fast_init_f32+0x28>
 8107312:	4b0b      	ldr	r3, [pc, #44]	@ (8107340 <arm_rfft_512_fast_init_f32+0x30>)
 8107314:	4a0b      	ldr	r2, [pc, #44]	@ (8107344 <arm_rfft_512_fast_init_f32+0x34>)
 8107316:	8999      	ldrh	r1, [r3, #12]
 8107318:	b430      	push	{r4, r5}
 810731a:	e9d3 4501 	ldrd	r4, r5, [r3, #4]
 810731e:	e9c0 4501 	strd	r4, r5, [r0, #4]
 8107322:	8181      	strh	r1, [r0, #12]
 8107324:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8107328:	f44f 7180 	mov.w	r1, #256	@ 0x100
 810732c:	8001      	strh	r1, [r0, #0]
 810732e:	8203      	strh	r3, [r0, #16]
 8107330:	6142      	str	r2, [r0, #20]
 8107332:	bc30      	pop	{r4, r5}
 8107334:	2000      	movs	r0, #0
 8107336:	4770      	bx	lr
 8107338:	f04f 30ff 	mov.w	r0, #4294967295
 810733c:	4770      	bx	lr
 810733e:	bf00      	nop
 8107340:	0819f254 	.word	0x0819f254
 8107344:	081ae894 	.word	0x081ae894

08107348 <arm_rfft_1024_fast_init_f32>:
 8107348:	b190      	cbz	r0, 8107370 <arm_rfft_1024_fast_init_f32+0x28>
 810734a:	4b0b      	ldr	r3, [pc, #44]	@ (8107378 <arm_rfft_1024_fast_init_f32+0x30>)
 810734c:	4a0b      	ldr	r2, [pc, #44]	@ (810737c <arm_rfft_1024_fast_init_f32+0x34>)
 810734e:	8999      	ldrh	r1, [r3, #12]
 8107350:	b430      	push	{r4, r5}
 8107352:	e9d3 4501 	ldrd	r4, r5, [r3, #4]
 8107356:	e9c0 4501 	strd	r4, r5, [r0, #4]
 810735a:	8181      	strh	r1, [r0, #12]
 810735c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8107360:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8107364:	8001      	strh	r1, [r0, #0]
 8107366:	8203      	strh	r3, [r0, #16]
 8107368:	6142      	str	r2, [r0, #20]
 810736a:	bc30      	pop	{r4, r5}
 810736c:	2000      	movs	r0, #0
 810736e:	4770      	bx	lr
 8107370:	f04f 30ff 	mov.w	r0, #4294967295
 8107374:	4770      	bx	lr
 8107376:	bf00      	nop
 8107378:	0819f274 	.word	0x0819f274
 810737c:	081a7214 	.word	0x081a7214

08107380 <arm_rfft_2048_fast_init_f32>:
 8107380:	b190      	cbz	r0, 81073a8 <arm_rfft_2048_fast_init_f32+0x28>
 8107382:	4b0b      	ldr	r3, [pc, #44]	@ (81073b0 <arm_rfft_2048_fast_init_f32+0x30>)
 8107384:	4a0b      	ldr	r2, [pc, #44]	@ (81073b4 <arm_rfft_2048_fast_init_f32+0x34>)
 8107386:	8999      	ldrh	r1, [r3, #12]
 8107388:	b430      	push	{r4, r5}
 810738a:	e9d3 4501 	ldrd	r4, r5, [r3, #4]
 810738e:	e9c0 4501 	strd	r4, r5, [r0, #4]
 8107392:	8181      	strh	r1, [r0, #12]
 8107394:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8107398:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 810739c:	8001      	strh	r1, [r0, #0]
 810739e:	8203      	strh	r3, [r0, #16]
 81073a0:	6142      	str	r2, [r0, #20]
 81073a2:	bc30      	pop	{r4, r5}
 81073a4:	2000      	movs	r0, #0
 81073a6:	4770      	bx	lr
 81073a8:	f04f 30ff 	mov.w	r0, #4294967295
 81073ac:	4770      	bx	lr
 81073ae:	bf00      	nop
 81073b0:	0819f214 	.word	0x0819f214
 81073b4:	081a8414 	.word	0x081a8414

081073b8 <arm_rfft_4096_fast_init_f32>:
 81073b8:	b190      	cbz	r0, 81073e0 <arm_rfft_4096_fast_init_f32+0x28>
 81073ba:	4b0b      	ldr	r3, [pc, #44]	@ (81073e8 <arm_rfft_4096_fast_init_f32+0x30>)
 81073bc:	4a0b      	ldr	r2, [pc, #44]	@ (81073ec <arm_rfft_4096_fast_init_f32+0x34>)
 81073be:	8999      	ldrh	r1, [r3, #12]
 81073c0:	b430      	push	{r4, r5}
 81073c2:	e9d3 4501 	ldrd	r4, r5, [r3, #4]
 81073c6:	e9c0 4501 	strd	r4, r5, [r0, #4]
 81073ca:	8181      	strh	r1, [r0, #12]
 81073cc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 81073d0:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 81073d4:	8001      	strh	r1, [r0, #0]
 81073d6:	8203      	strh	r3, [r0, #16]
 81073d8:	6142      	str	r2, [r0, #20]
 81073da:	bc30      	pop	{r4, r5}
 81073dc:	2000      	movs	r0, #0
 81073de:	4770      	bx	lr
 81073e0:	f04f 30ff 	mov.w	r0, #4294967295
 81073e4:	4770      	bx	lr
 81073e6:	bf00      	nop
 81073e8:	0819f244 	.word	0x0819f244
 81073ec:	081aa894 	.word	0x081aa894

081073f0 <arm_radix8_butterfly_f32>:
 81073f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 81073f4:	ed2d 8b10 	vpush	{d8-d15}
 81073f8:	b097      	sub	sp, #92	@ 0x5c
 81073fa:	e9cd 3212 	strd	r3, r2, [sp, #72]	@ 0x48
 81073fe:	4603      	mov	r3, r0
 8107400:	3304      	adds	r3, #4
 8107402:	eddf cacb 	vldr	s25, [pc, #812]	@ 8107730 <arm_radix8_butterfly_f32+0x340>
 8107406:	9014      	str	r0, [sp, #80]	@ 0x50
 8107408:	468a      	mov	sl, r1
 810740a:	468b      	mov	fp, r1
 810740c:	9315      	str	r3, [sp, #84]	@ 0x54
 810740e:	9c14      	ldr	r4, [sp, #80]	@ 0x50
 8107410:	ea4f 06db 	mov.w	r6, fp, lsr #3
 8107414:	eb04 1246 	add.w	r2, r4, r6, lsl #5
 8107418:	eb02 1006 	add.w	r0, r2, r6, lsl #4
 810741c:	0131      	lsls	r1, r6, #4
 810741e:	eba6 0386 	sub.w	r3, r6, r6, lsl #2
 8107422:	ea4f 08c6 	mov.w	r8, r6, lsl #3
 8107426:	eb06 0546 	add.w	r5, r6, r6, lsl #1
 810742a:	e9cd 0100 	strd	r0, r1, [sp]
 810742e:	eb00 03c3 	add.w	r3, r0, r3, lsl #3
 8107432:	3104      	adds	r1, #4
 8107434:	f108 0004 	add.w	r0, r8, #4
 8107438:	9611      	str	r6, [sp, #68]	@ 0x44
 810743a:	4420      	add	r0, r4
 810743c:	4421      	add	r1, r4
 810743e:	012c      	lsls	r4, r5, #4
 8107440:	ebc6 0cc6 	rsb	ip, r6, r6, lsl #3
 8107444:	9403      	str	r4, [sp, #12]
 8107446:	00ec      	lsls	r4, r5, #3
 8107448:	9d11      	ldr	r5, [sp, #68]	@ 0x44
 810744a:	9404      	str	r4, [sp, #16]
 810744c:	ea4f 04cc 	mov.w	r4, ip, lsl #3
 8107450:	9405      	str	r4, [sp, #20]
 8107452:	016c      	lsls	r4, r5, #5
 8107454:	eb06 0e86 	add.w	lr, r6, r6, lsl #2
 8107458:	9402      	str	r4, [sp, #8]
 810745a:	9d15      	ldr	r5, [sp, #84]	@ 0x54
 810745c:	9c00      	ldr	r4, [sp, #0]
 810745e:	eb03 1746 	add.w	r7, r3, r6, lsl #5
 8107462:	ea4f 0ece 	mov.w	lr, lr, lsl #3
 8107466:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 810746a:	ea4f 09cb 	mov.w	r9, fp, lsl #3
 810746e:	f04f 0c00 	mov.w	ip, #0
 8107472:	ed51 aa01 	vldr	s21, [r1, #-4]
 8107476:	edd3 1a00 	vldr	s3, [r3]
 810747a:	ed92 7a00 	vldr	s14, [r2]
 810747e:	ed94 5a00 	vldr	s10, [r4]
 8107482:	ed96 4a00 	vldr	s8, [r6]
 8107486:	edd7 7a00 	vldr	s15, [r7]
 810748a:	ed15 2a01 	vldr	s4, [r5, #-4]
 810748e:	ed50 6a01 	vldr	s13, [r0, #-4]
 8107492:	ee32 ba07 	vadd.f32	s22, s4, s14
 8107496:	ee76 0a84 	vadd.f32	s1, s13, s8
 810749a:	ee7a 5a85 	vadd.f32	s11, s21, s10
 810749e:	ee31 0aa7 	vadd.f32	s0, s3, s15
 81074a2:	ee3b 6a25 	vadd.f32	s12, s22, s11
 81074a6:	ee70 4a80 	vadd.f32	s9, s1, s0
 81074aa:	ee76 6ac4 	vsub.f32	s13, s13, s8
 81074ae:	ee36 4a24 	vadd.f32	s8, s12, s9
 81074b2:	ee36 6a64 	vsub.f32	s12, s12, s9
 81074b6:	ed05 4a01 	vstr	s8, [r5, #-4]
 81074ba:	ed82 6a00 	vstr	s12, [r2]
 81074be:	edd0 ba00 	vldr	s23, [r0]
 81074c2:	edd6 2a01 	vldr	s5, [r6, #4]
 81074c6:	edd3 9a01 	vldr	s19, [r3, #4]
 81074ca:	ed95 aa00 	vldr	s20, [r5]
 81074ce:	ed92 6a01 	vldr	s12, [r2, #4]
 81074d2:	ed97 3a01 	vldr	s6, [r7, #4]
 81074d6:	ed91 ca00 	vldr	s24, [r1]
 81074da:	edd4 4a01 	vldr	s9, [r4, #4]
 81074de:	ee7b 3ae2 	vsub.f32	s7, s23, s5
 81074e2:	ee36 9ae1 	vsub.f32	s18, s13, s3
 81074e6:	ee32 2a47 	vsub.f32	s4, s4, s14
 81074ea:	ee73 8ae9 	vsub.f32	s17, s7, s19
 81074ee:	ee3a 4a46 	vsub.f32	s8, s20, s12
 81074f2:	ee39 9a27 	vadd.f32	s18, s18, s15
 81074f6:	ee78 8a83 	vadd.f32	s17, s17, s6
 81074fa:	eeb0 8a42 	vmov.f32	s16, s4
 81074fe:	eea9 8a6c 	vfms.f32	s16, s18, s25
 8107502:	44dc      	add	ip, fp
 8107504:	45e2      	cmp	sl, ip
 8107506:	ee73 3ac3 	vsub.f32	s7, s7, s6
 810750a:	eeb0 1a44 	vmov.f32	s2, s8
 810750e:	eea8 1aec 	vfms.f32	s2, s17, s25
 8107512:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8107516:	ee33 7aa9 	vadd.f32	s14, s7, s19
 810751a:	ee7c 3a64 	vsub.f32	s7, s24, s9
 810751e:	ee77 7aa1 	vadd.f32	s15, s15, s3
 8107522:	ee3a 6a06 	vadd.f32	s12, s20, s12
 8107526:	ee7a 1ac5 	vsub.f32	s3, s21, s10
 810752a:	ee3c aa24 	vadd.f32	s20, s24, s9
 810752e:	ee74 4acc 	vsub.f32	s9, s9, s24
 8107532:	ee39 3a83 	vadd.f32	s6, s19, s6
 8107536:	ee35 5a6a 	vsub.f32	s10, s10, s21
 810753a:	eef0 9a63 	vmov.f32	s19, s7
 810753e:	eef0 aa48 	vmov.f32	s21, s16
 8107542:	eee7 9a2c 	vfma.f32	s19, s14, s25
 8107546:	eea8 4aac 	vfma.f32	s8, s17, s25
 810754a:	eee7 4a2c 	vfma.f32	s9, s14, s25
 810754e:	eee7 aa6c 	vfms.f32	s21, s14, s25
 8107552:	eef0 8a41 	vmov.f32	s17, s2
 8107556:	eeb0 7a42 	vmov.f32	s14, s4
 810755a:	eeb0 2a61 	vmov.f32	s4, s3
 810755e:	ee7b 6a65 	vsub.f32	s13, s22, s11
 8107562:	ee7b 2aa2 	vadd.f32	s5, s23, s5
 8107566:	ee76 5a4a 	vsub.f32	s11, s12, s20
 810756a:	eea9 7a2c 	vfma.f32	s14, s18, s25
 810756e:	eea7 2aac 	vfma.f32	s4, s15, s25
 8107572:	eea7 5aac 	vfma.f32	s10, s15, s25
 8107576:	eee7 8aec 	vfms.f32	s17, s15, s25
 810757a:	ee32 ba83 	vadd.f32	s22, s5, s6
 810757e:	ee76 bac3 	vsub.f32	s23, s13, s6
 8107582:	ee35 9ae0 	vsub.f32	s18, s11, s1
 8107586:	ee75 7ac0 	vsub.f32	s15, s11, s0
 810758a:	ee36 6a0a 	vadd.f32	s12, s12, s20
 810758e:	ee76 6ae2 	vsub.f32	s13, s13, s5
 8107592:	ee36 aa0b 	vadd.f32	s20, s12, s22
 8107596:	ee76 6a83 	vadd.f32	s13, s13, s6
 810759a:	ee77 7aa0 	vadd.f32	s15, s15, s1
 810759e:	ee34 3a42 	vsub.f32	s6, s8, s4
 81075a2:	ee77 0a29 	vadd.f32	s1, s14, s19
 81075a6:	ee36 6a4b 	vsub.f32	s12, s12, s22
 81075aa:	ee7b 2aa2 	vadd.f32	s5, s23, s5
 81075ae:	ee39 0a00 	vadd.f32	s0, s18, s0
 81075b2:	ee73 3aaa 	vadd.f32	s7, s7, s21
 81075b6:	ee78 4a24 	vadd.f32	s9, s16, s9
 81075ba:	ee37 7a69 	vsub.f32	s14, s14, s19
 81075be:	ee31 5a05 	vadd.f32	s10, s2, s10
 81075c2:	ee71 5aa8 	vadd.f32	s11, s3, s17
 81075c6:	ee32 4a04 	vadd.f32	s8, s4, s8
 81075ca:	ed85 aa00 	vstr	s20, [r5]
 81075ce:	ed82 6a01 	vstr	s12, [r2, #4]
 81075d2:	444d      	add	r5, r9
 81075d4:	ed41 2a01 	vstr	s5, [r1, #-4]
 81075d8:	444a      	add	r2, r9
 81075da:	edc4 6a00 	vstr	s13, [r4]
 81075de:	ed81 0a00 	vstr	s0, [r1]
 81075e2:	edc4 7a01 	vstr	s15, [r4, #4]
 81075e6:	4449      	add	r1, r9
 81075e8:	ed40 0a01 	vstr	s1, [r0, #-4]
 81075ec:	444c      	add	r4, r9
 81075ee:	ed87 7a00 	vstr	s14, [r7]
 81075f2:	edc6 3a00 	vstr	s7, [r6]
 81075f6:	edc3 4a00 	vstr	s9, [r3]
 81075fa:	ed80 3a00 	vstr	s6, [r0]
 81075fe:	ed87 4a01 	vstr	s8, [r7, #4]
 8107602:	4448      	add	r0, r9
 8107604:	ed86 5a01 	vstr	s10, [r6, #4]
 8107608:	444f      	add	r7, r9
 810760a:	edc3 5a01 	vstr	s11, [r3, #4]
 810760e:	444e      	add	r6, r9
 8107610:	444b      	add	r3, r9
 8107612:	f63f af2e 	bhi.w	8107472 <arm_radix8_butterfly_f32+0x82>
 8107616:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8107618:	2b07      	cmp	r3, #7
 810761a:	f240 81c9 	bls.w	81079b0 <arm_radix8_butterfly_f32+0x5c0>
 810761e:	9d02      	ldr	r5, [sp, #8]
 8107620:	9e14      	ldr	r6, [sp, #80]	@ 0x50
 8107622:	9b01      	ldr	r3, [sp, #4]
 8107624:	9803      	ldr	r0, [sp, #12]
 8107626:	9904      	ldr	r1, [sp, #16]
 8107628:	9a05      	ldr	r2, [sp, #20]
 810762a:	3508      	adds	r5, #8
 810762c:	1975      	adds	r5, r6, r5
 810762e:	330c      	adds	r3, #12
 8107630:	950e      	str	r5, [sp, #56]	@ 0x38
 8107632:	4635      	mov	r5, r6
 8107634:	18eb      	adds	r3, r5, r3
 8107636:	f108 0808 	add.w	r8, r8, #8
 810763a:	f10e 0408 	add.w	r4, lr, #8
 810763e:	3008      	adds	r0, #8
 8107640:	3108      	adds	r1, #8
 8107642:	3208      	adds	r2, #8
 8107644:	9307      	str	r3, [sp, #28]
 8107646:	f105 030c 	add.w	r3, r5, #12
 810764a:	4446      	add	r6, r8
 810764c:	f04f 0e00 	mov.w	lr, #0
 8107650:	192c      	adds	r4, r5, r4
 8107652:	1828      	adds	r0, r5, r0
 8107654:	1869      	adds	r1, r5, r1
 8107656:	18aa      	adds	r2, r5, r2
 8107658:	9308      	str	r3, [sp, #32]
 810765a:	465b      	mov	r3, fp
 810765c:	960d      	str	r6, [sp, #52]	@ 0x34
 810765e:	46f3      	mov	fp, lr
 8107660:	940c      	str	r4, [sp, #48]	@ 0x30
 8107662:	900b      	str	r0, [sp, #44]	@ 0x2c
 8107664:	910a      	str	r1, [sp, #40]	@ 0x28
 8107666:	9209      	str	r2, [sp, #36]	@ 0x24
 8107668:	f04f 0801 	mov.w	r8, #1
 810766c:	469e      	mov	lr, r3
 810766e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8107670:	449b      	add	fp, r3
 8107672:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8107674:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8107678:	eb03 02cb 	add.w	r2, r3, fp, lsl #3
 810767c:	9310      	str	r3, [sp, #64]	@ 0x40
 810767e:	eb02 03cb 	add.w	r3, r2, fp, lsl #3
 8107682:	eb03 01cb 	add.w	r1, r3, fp, lsl #3
 8107686:	9102      	str	r1, [sp, #8]
 8107688:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
 810768c:	eb01 05cb 	add.w	r5, r1, fp, lsl #3
 8107690:	eb05 06cb 	add.w	r6, r5, fp, lsl #3
 8107694:	edd6 7a00 	vldr	s15, [r6]
 8107698:	930f      	str	r3, [sp, #60]	@ 0x3c
 810769a:	ebab 038b 	sub.w	r3, fp, fp, lsl #2
 810769e:	9101      	str	r1, [sp, #4]
 81076a0:	eb06 1303 	add.w	r3, r6, r3, lsl #4
 81076a4:	eb03 07cb 	add.w	r7, r3, fp, lsl #3
 81076a8:	edd3 aa01 	vldr	s21, [r3, #4]
 81076ac:	edcd 7a06 	vstr	s15, [sp, #24]
 81076b0:	9b01      	ldr	r3, [sp, #4]
 81076b2:	edd5 7a00 	vldr	s15, [r5]
 81076b6:	ed97 ba01 	vldr	s22, [r7, #4]
 81076ba:	edcd 7a05 	vstr	s15, [sp, #20]
 81076be:	edd3 7a00 	vldr	s15, [r3]
 81076c2:	9b02      	ldr	r3, [sp, #8]
 81076c4:	edcd 7a04 	vstr	s15, [sp, #16]
 81076c8:	edd3 7a00 	vldr	s15, [r3]
 81076cc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 81076ce:	edcd 7a03 	vstr	s15, [sp, #12]
 81076d2:	eb07 0ccb 	add.w	ip, r7, fp, lsl #3
 81076d6:	edd3 7a00 	vldr	s15, [r3]
 81076da:	eddc ba01 	vldr	s23, [ip, #4]
 81076de:	edcd 7a02 	vstr	s15, [sp, #8]
 81076e2:	eb0c 01cb 	add.w	r1, ip, fp, lsl #3
 81076e6:	edd2 7a00 	vldr	s15, [r2]
 81076ea:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 81076ec:	9100      	str	r1, [sp, #0]
 81076ee:	eb01 00cb 	add.w	r0, r1, fp, lsl #3
 81076f2:	4601      	mov	r1, r0
 81076f4:	ed91 da01 	vldr	s26, [r1, #4]
 81076f8:	edcd 7a01 	vstr	s15, [sp, #4]
 81076fc:	9900      	ldr	r1, [sp, #0]
 81076fe:	edd2 7a00 	vldr	s15, [r2]
 8107702:	ed91 ca01 	vldr	s24, [r1, #4]
 8107706:	eb00 00cb 	add.w	r0, r0, fp, lsl #3
 810770a:	eb00 04cb 	add.w	r4, r0, fp, lsl #3
 810770e:	ed94 ea01 	vldr	s28, [r4, #4]
 8107712:	edd0 da01 	vldr	s27, [r0, #4]
 8107716:	edcd 7a00 	vstr	s15, [sp]
 810771a:	e9dd 7607 	ldrd	r7, r6, [sp, #28]
 810771e:	e9dd 5409 	ldrd	r5, r4, [sp, #36]	@ 0x24
 8107722:	e9dd 010b 	ldrd	r0, r1, [sp, #44]	@ 0x2c
 8107726:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	@ 0x34
 810772a:	46c4      	mov	ip, r8
 810772c:	e002      	b.n	8107734 <arm_radix8_butterfly_f32+0x344>
 810772e:	bf00      	nop
 8107730:	3f3504f3 	.word	0x3f3504f3
 8107734:	ed94 9a00 	vldr	s18, [r4]
 8107738:	ed90 fa00 	vldr	s30, [r0]
 810773c:	ed91 6a00 	vldr	s12, [r1]
 8107740:	edd5 7a00 	vldr	s15, [r5]
 8107744:	edd3 6a00 	vldr	s13, [r3]
 8107748:	ed57 4a01 	vldr	s9, [r7, #-4]
 810774c:	ed92 5a00 	vldr	s10, [r2]
 8107750:	ed56 3a01 	vldr	s7, [r6, #-4]
 8107754:	ed96 aa00 	vldr	s20, [r6]
 8107758:	ee35 0a06 	vadd.f32	s0, s10, s12
 810775c:	ee73 5aa6 	vadd.f32	s11, s7, s13
 8107760:	ee39 8a27 	vadd.f32	s16, s18, s15
 8107764:	ee34 7a8f 	vadd.f32	s14, s9, s30
 8107768:	ee70 2a08 	vadd.f32	s5, s0, s16
 810776c:	ee75 ea87 	vadd.f32	s29, s11, s14
 8107770:	ee35 5a46 	vsub.f32	s10, s10, s12
 8107774:	ee3e 6aa2 	vadd.f32	s12, s29, s5
 8107778:	ee73 3ae6 	vsub.f32	s7, s7, s13
 810777c:	ed06 6a01 	vstr	s12, [r6, #-4]
 8107780:	edd1 9a01 	vldr	s19, [r1, #4]
 8107784:	edd2 fa01 	vldr	s31, [r2, #4]
 8107788:	edd4 6a01 	vldr	s13, [r4, #4]
 810778c:	edd3 1a01 	vldr	s3, [r3, #4]
 8107790:	ed95 3a01 	vldr	s6, [r5, #4]
 8107794:	edd0 8a01 	vldr	s17, [r0, #4]
 8107798:	ed97 4a00 	vldr	s8, [r7]
 810779c:	ee3f 6ae9 	vsub.f32	s12, s31, s19
 81077a0:	ee35 1a49 	vsub.f32	s2, s10, s18
 81077a4:	ee76 0a66 	vsub.f32	s1, s12, s13
 81077a8:	ee31 1a27 	vadd.f32	s2, s2, s15
 81077ac:	ee3a 2a61 	vsub.f32	s4, s20, s3
 81077b0:	ee75 7a67 	vsub.f32	s15, s10, s15
 81077b4:	ee70 0a83 	vadd.f32	s1, s1, s6
 81077b8:	ee3f 5aa9 	vadd.f32	s10, s31, s19
 81077bc:	ee74 9acf 	vsub.f32	s19, s9, s30
 81077c0:	ee77 7a89 	vadd.f32	s15, s15, s18
 81077c4:	ee7a 1a21 	vadd.f32	s3, s20, s3
 81077c8:	eeb0 aa42 	vmov.f32	s20, s4
 81077cc:	ee74 fa68 	vsub.f32	s31, s8, s17
 81077d0:	eea0 aaec 	vfms.f32	s20, s1, s25
 81077d4:	44f4      	add	ip, lr
 81077d6:	45e2      	cmp	sl, ip
 81077d8:	ee35 7ac7 	vsub.f32	s14, s11, s14
 81077dc:	eeb0 9a63 	vmov.f32	s18, s7
 81077e0:	ee74 5a28 	vadd.f32	s11, s8, s17
 81077e4:	ee38 4ac4 	vsub.f32	s8, s17, s8
 81077e8:	eef0 8a69 	vmov.f32	s17, s19
 81077ec:	eea1 9a6c 	vfms.f32	s18, s2, s25
 81077f0:	eee7 8aac 	vfma.f32	s17, s15, s25
 81077f4:	ee36 6a43 	vsub.f32	s12, s12, s6
 81077f8:	ee7f 4a64 	vsub.f32	s9, s30, s9
 81077fc:	ee36 6a26 	vadd.f32	s12, s12, s13
 8107800:	eea0 2aac 	vfma.f32	s4, s1, s25
 8107804:	eef0 0a4a 	vmov.f32	s1, s20
 8107808:	eee7 0aec 	vfms.f32	s1, s15, s25
 810780c:	eee7 4aac 	vfma.f32	s9, s15, s25
 8107810:	eef0 7a68 	vmov.f32	s15, s17
 8107814:	eef0 8a49 	vmov.f32	s17, s18
 8107818:	ee36 3a83 	vadd.f32	s6, s13, s6
 810781c:	eee6 8a6c 	vfms.f32	s17, s12, s25
 8107820:	eee1 3a2c 	vfma.f32	s7, s2, s25
 8107824:	eeb0 1a6f 	vmov.f32	s2, s31
 8107828:	eea6 1a2c 	vfma.f32	s2, s12, s25
 810782c:	ee71 6ae5 	vsub.f32	s13, s3, s11
 8107830:	eea6 4a2c 	vfma.f32	s8, s12, s25
 8107834:	ee71 5aa5 	vadd.f32	s11, s3, s11
 8107838:	ee75 1a03 	vadd.f32	s3, s10, s6
 810783c:	ee7e 2ae2 	vsub.f32	s5, s29, s5
 8107840:	ee37 fa43 	vsub.f32	s30, s14, s6
 8107844:	ee75 eae1 	vsub.f32	s29, s11, s3
 8107848:	eeb0 6a68 	vmov.f32	s12, s17
 810784c:	ee76 8ac0 	vsub.f32	s17, s13, s0
 8107850:	ee34 4a09 	vadd.f32	s8, s8, s18
 8107854:	ee76 fa2f 	vadd.f32	s31, s12, s31
 8107858:	ee76 6ac8 	vsub.f32	s13, s13, s16
 810785c:	ee33 6a81 	vadd.f32	s12, s7, s2
 8107860:	ee38 8a88 	vadd.f32	s16, s17, s16
 8107864:	ee73 3ac1 	vsub.f32	s7, s7, s2
 8107868:	ee37 7a45 	vsub.f32	s14, s14, s10
 810786c:	ee2c 1a2e 	vmul.f32	s2, s24, s29
 8107870:	ee3f 5a05 	vadd.f32	s10, s30, s10
 8107874:	ee22 9acc 	vnmul.f32	s18, s5, s24
 8107878:	ed9d fa03 	vldr	s30, [sp, #12]
 810787c:	ee70 6a26 	vadd.f32	s13, s0, s13
 8107880:	ee33 7a07 	vadd.f32	s14, s6, s14
 8107884:	eeaf 1a22 	vfma.f32	s2, s30, s5
 8107888:	eeaf 9a2e 	vfma.f32	s18, s30, s29
 810788c:	ee7a 4a24 	vadd.f32	s9, s20, s9
 8107890:	ed9d fa01 	vldr	s30, [sp, #4]
 8107894:	ee79 9aa0 	vadd.f32	s19, s19, s1
 8107898:	ee25 aa4b 	vnmul.f32	s20, s10, s22
 810789c:	ee72 0a67 	vsub.f32	s1, s4, s15
 81078a0:	ee37 2a82 	vadd.f32	s4, s15, s4
 81078a4:	ee6b 7a08 	vmul.f32	s15, s22, s16
 81078a8:	eeaf aa08 	vfma.f32	s20, s30, s16
 81078ac:	eeef 7a05 	vfma.f32	s15, s30, s10
 81078b0:	ee2d 3aa6 	vmul.f32	s6, s27, s13
 81078b4:	ed9d fa05 	vldr	s30, [sp, #20]
 81078b8:	ee67 8a6d 	vnmul.f32	s17, s14, s27
 81078bc:	eeaf 3a07 	vfma.f32	s6, s30, s14
 81078c0:	eeef 8a26 	vfma.f32	s17, s30, s13
 81078c4:	ee66 2a6a 	vnmul.f32	s5, s12, s21
 81078c8:	ed9d fa00 	vldr	s30, [sp]
 81078cc:	ee2a 0aa0 	vmul.f32	s0, s21, s1
 81078d0:	eeef 2a20 	vfma.f32	s5, s30, s1
 81078d4:	ee6e ea02 	vmul.f32	s29, s28, s4
 81078d8:	eddd 0a06 	vldr	s1, [sp, #24]
 81078dc:	ee23 5ace 	vnmul.f32	s10, s7, s28
 81078e0:	eee0 eaa3 	vfma.f32	s29, s1, s7
 81078e4:	ee2b 8aa9 	vmul.f32	s16, s23, s19
 81078e8:	eddd 3a02 	vldr	s7, [sp, #8]
 81078ec:	eeaf 0a06 	vfma.f32	s0, s30, s12
 81078f0:	eea3 8a84 	vfma.f32	s16, s7, s8
 81078f4:	ee24 7a6b 	vnmul.f32	s14, s8, s23
 81078f8:	ee6d 6a24 	vmul.f32	s13, s26, s9
 81078fc:	ed9d 4a04 	vldr	s8, [sp, #16]
 8107900:	ee2f 6acd 	vnmul.f32	s12, s31, s26
 8107904:	eea0 5a82 	vfma.f32	s10, s1, s4
 8107908:	eea3 7aa9 	vfma.f32	s14, s7, s19
 810790c:	eee4 6a2f 	vfma.f32	s13, s8, s31
 8107910:	eea4 6a24 	vfma.f32	s12, s8, s9
 8107914:	ee75 5aa1 	vadd.f32	s11, s11, s3
 8107918:	edc6 5a00 	vstr	s11, [r6]
 810791c:	ed83 1a00 	vstr	s2, [r3]
 8107920:	ed83 9a01 	vstr	s18, [r3, #4]
 8107924:	444e      	add	r6, r9
 8107926:	ed47 7a01 	vstr	s15, [r7, #-4]
 810792a:	ed87 aa00 	vstr	s20, [r7]
 810792e:	444b      	add	r3, r9
 8107930:	ed80 3a00 	vstr	s6, [r0]
 8107934:	edc0 8a01 	vstr	s17, [r0, #4]
 8107938:	444f      	add	r7, r9
 810793a:	ed82 0a00 	vstr	s0, [r2]
 810793e:	4448      	add	r0, r9
 8107940:	edc2 2a01 	vstr	s5, [r2, #4]
 8107944:	edc5 ea00 	vstr	s29, [r5]
 8107948:	ed85 5a01 	vstr	s10, [r5, #4]
 810794c:	444a      	add	r2, r9
 810794e:	edc1 6a00 	vstr	s13, [r1]
 8107952:	ed81 6a01 	vstr	s12, [r1, #4]
 8107956:	444d      	add	r5, r9
 8107958:	ed84 8a00 	vstr	s16, [r4]
 810795c:	ed84 7a01 	vstr	s14, [r4, #4]
 8107960:	4449      	add	r1, r9
 8107962:	444c      	add	r4, r9
 8107964:	f63f aee6 	bhi.w	8107734 <arm_radix8_butterfly_f32+0x344>
 8107968:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 810796a:	3308      	adds	r3, #8
 810796c:	930e      	str	r3, [sp, #56]	@ 0x38
 810796e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8107970:	3308      	adds	r3, #8
 8107972:	930d      	str	r3, [sp, #52]	@ 0x34
 8107974:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8107976:	3308      	adds	r3, #8
 8107978:	930c      	str	r3, [sp, #48]	@ 0x30
 810797a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 810797c:	3308      	adds	r3, #8
 810797e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8107980:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8107982:	3308      	adds	r3, #8
 8107984:	930a      	str	r3, [sp, #40]	@ 0x28
 8107986:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8107988:	3308      	adds	r3, #8
 810798a:	9309      	str	r3, [sp, #36]	@ 0x24
 810798c:	9b08      	ldr	r3, [sp, #32]
 810798e:	3308      	adds	r3, #8
 8107990:	9308      	str	r3, [sp, #32]
 8107992:	9b07      	ldr	r3, [sp, #28]
 8107994:	3308      	adds	r3, #8
 8107996:	9307      	str	r3, [sp, #28]
 8107998:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 810799a:	f108 0801 	add.w	r8, r8, #1
 810799e:	4543      	cmp	r3, r8
 81079a0:	f47f ae65 	bne.w	810766e <arm_radix8_butterfly_f32+0x27e>
 81079a4:	469b      	mov	fp, r3
 81079a6:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 81079a8:	00db      	lsls	r3, r3, #3
 81079aa:	b29b      	uxth	r3, r3
 81079ac:	9312      	str	r3, [sp, #72]	@ 0x48
 81079ae:	e52e      	b.n	810740e <arm_radix8_butterfly_f32+0x1e>
 81079b0:	b017      	add	sp, #92	@ 0x5c
 81079b2:	ecbd 8b10 	vpop	{d8-d15}
 81079b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 81079ba:	bf00      	nop

081079bc <arm_cfft_radix8by2_f32>:
 81079bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 81079c0:	f8b0 e000 	ldrh.w	lr, [r0]
 81079c4:	6842      	ldr	r2, [r0, #4]
 81079c6:	ed2d 8b08 	vpush	{d8-d11}
 81079ca:	4607      	mov	r7, r0
 81079cc:	4608      	mov	r0, r1
 81079ce:	eb00 088e 	add.w	r8, r0, lr, lsl #2
 81079d2:	ea4f 015e 	mov.w	r1, lr, lsr #1
 81079d6:	ea5f 0ede 	movs.w	lr, lr, lsr #3
 81079da:	b082      	sub	sp, #8
 81079dc:	f000 80a0 	beq.w	8107b20 <arm_cfft_radix8by2_f32+0x164>
 81079e0:	008c      	lsls	r4, r1, #2
 81079e2:	3410      	adds	r4, #16
 81079e4:	f100 0310 	add.w	r3, r0, #16
 81079e8:	1906      	adds	r6, r0, r4
 81079ea:	eb03 1e0e 	add.w	lr, r3, lr, lsl #4
 81079ee:	4444      	add	r4, r8
 81079f0:	f102 0c10 	add.w	ip, r2, #16
 81079f4:	f108 0510 	add.w	r5, r8, #16
 81079f8:	ed15 2a04 	vldr	s4, [r5, #-16]
 81079fc:	ed55 2a03 	vldr	s5, [r5, #-12]
 8107a00:	ed14 5a04 	vldr	s10, [r4, #-16]
 8107a04:	ed54 5a03 	vldr	s11, [r4, #-12]
 8107a08:	ed53 4a04 	vldr	s9, [r3, #-16]
 8107a0c:	ed55 8a02 	vldr	s17, [r5, #-8]
 8107a10:	ed15 8a01 	vldr	s16, [r5, #-4]
 8107a14:	ed16 3a04 	vldr	s6, [r6, #-16]
 8107a18:	ed56 3a03 	vldr	s7, [r6, #-12]
 8107a1c:	ed54 7a02 	vldr	s15, [r4, #-8]
 8107a20:	ed14 7a01 	vldr	s14, [r4, #-4]
 8107a24:	ed13 4a03 	vldr	s8, [r3, #-12]
 8107a28:	ed53 6a02 	vldr	s13, [r3, #-8]
 8107a2c:	ed13 6a01 	vldr	s12, [r3, #-4]
 8107a30:	ed16 0a02 	vldr	s0, [r6, #-8]
 8107a34:	ed56 0a01 	vldr	s1, [r6, #-4]
 8107a38:	ee74 ba82 	vadd.f32	s23, s9, s4
 8107a3c:	ee34 ba22 	vadd.f32	s22, s8, s5
 8107a40:	ee73 9a05 	vadd.f32	s19, s6, s10
 8107a44:	ee33 9aa5 	vadd.f32	s18, s7, s11
 8107a48:	ee30 1a27 	vadd.f32	s2, s0, s15
 8107a4c:	ee70 1a87 	vadd.f32	s3, s1, s14
 8107a50:	ee76 aaa8 	vadd.f32	s21, s13, s17
 8107a54:	ee36 aa08 	vadd.f32	s20, s12, s16
 8107a58:	ed43 ba04 	vstr	s23, [r3, #-16]
 8107a5c:	ed03 ba03 	vstr	s22, [r3, #-12]
 8107a60:	ed43 aa02 	vstr	s21, [r3, #-8]
 8107a64:	ed03 aa01 	vstr	s20, [r3, #-4]
 8107a68:	ed06 1a02 	vstr	s2, [r6, #-8]
 8107a6c:	ed46 1a01 	vstr	s3, [r6, #-4]
 8107a70:	ed46 9a04 	vstr	s19, [r6, #-16]
 8107a74:	ed06 9a03 	vstr	s18, [r6, #-12]
 8107a78:	ee74 4ac2 	vsub.f32	s9, s9, s4
 8107a7c:	ee34 4a62 	vsub.f32	s8, s8, s5
 8107a80:	ee35 5a43 	vsub.f32	s10, s10, s6
 8107a84:	ee75 5ae3 	vsub.f32	s11, s11, s7
 8107a88:	ed1c 3a04 	vldr	s6, [ip, #-16]
 8107a8c:	ed5c 3a03 	vldr	s7, [ip, #-12]
 8107a90:	ee23 2a65 	vnmul.f32	s4, s6, s11
 8107a94:	ee64 1a23 	vmul.f32	s3, s8, s7
 8107a98:	ee23 1ae4 	vnmul.f32	s2, s7, s9
 8107a9c:	ee65 2a03 	vmul.f32	s5, s10, s6
 8107aa0:	eea4 1a03 	vfma.f32	s2, s8, s6
 8107aa4:	3310      	adds	r3, #16
 8107aa6:	4573      	cmp	r3, lr
 8107aa8:	eee4 1a83 	vfma.f32	s3, s9, s6
 8107aac:	f106 0610 	add.w	r6, r6, #16
 8107ab0:	f10c 0c10 	add.w	ip, ip, #16
 8107ab4:	eea5 2a23 	vfma.f32	s4, s10, s7
 8107ab8:	f105 0510 	add.w	r5, r5, #16
 8107abc:	f104 0410 	add.w	r4, r4, #16
 8107ac0:	eee5 2aa3 	vfma.f32	s5, s11, s7
 8107ac4:	ed05 1a07 	vstr	s2, [r5, #-28]	@ 0xffffffe4
 8107ac8:	ed45 1a08 	vstr	s3, [r5, #-32]	@ 0xffffffe0
 8107acc:	ed04 2a08 	vstr	s4, [r4, #-32]	@ 0xffffffe0
 8107ad0:	ed44 2a07 	vstr	s5, [r4, #-28]	@ 0xffffffe4
 8107ad4:	ed5c 5a05 	vldr	s11, [ip, #-20]	@ 0xffffffec
 8107ad8:	ed1c 5a06 	vldr	s10, [ip, #-24]	@ 0xffffffe8
 8107adc:	ee76 6ae8 	vsub.f32	s13, s13, s17
 8107ae0:	ee36 6a48 	vsub.f32	s12, s12, s16
 8107ae4:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8107ae8:	ee37 7a60 	vsub.f32	s14, s14, s1
 8107aec:	ee26 3a25 	vmul.f32	s6, s12, s11
 8107af0:	ee65 3ae6 	vnmul.f32	s7, s11, s13
 8107af4:	ee27 4a85 	vmul.f32	s8, s15, s10
 8107af8:	ee65 4a47 	vnmul.f32	s9, s10, s14
 8107afc:	eee6 3a05 	vfma.f32	s7, s12, s10
 8107b00:	eea6 3a85 	vfma.f32	s6, s13, s10
 8107b04:	eea7 4a25 	vfma.f32	s8, s14, s11
 8107b08:	eee7 4aa5 	vfma.f32	s9, s15, s11
 8107b0c:	ed05 3a06 	vstr	s6, [r5, #-24]	@ 0xffffffe8
 8107b10:	ed45 3a05 	vstr	s7, [r5, #-20]	@ 0xffffffec
 8107b14:	ed04 4a05 	vstr	s8, [r4, #-20]	@ 0xffffffec
 8107b18:	ed44 4a06 	vstr	s9, [r4, #-24]	@ 0xffffffe8
 8107b1c:	f47f af6c 	bne.w	81079f8 <arm_cfft_radix8by2_f32+0x3c>
 8107b20:	b289      	uxth	r1, r1
 8107b22:	2302      	movs	r3, #2
 8107b24:	9101      	str	r1, [sp, #4]
 8107b26:	f7ff fc63 	bl	81073f0 <arm_radix8_butterfly_f32>
 8107b2a:	9901      	ldr	r1, [sp, #4]
 8107b2c:	687a      	ldr	r2, [r7, #4]
 8107b2e:	4640      	mov	r0, r8
 8107b30:	2302      	movs	r3, #2
 8107b32:	b002      	add	sp, #8
 8107b34:	ecbd 8b08 	vpop	{d8-d11}
 8107b38:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8107b3c:	f7ff bc58 	b.w	81073f0 <arm_radix8_butterfly_f32>

08107b40 <arm_cfft_radix8by4_f32>:
 8107b40:	8803      	ldrh	r3, [r0, #0]
 8107b42:	ed91 7a00 	vldr	s14, [r1]
 8107b46:	edd1 7a01 	vldr	s15, [r1, #4]
 8107b4a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8107b4e:	085b      	lsrs	r3, r3, #1
 8107b50:	eb01 02c3 	add.w	r2, r1, r3, lsl #3
 8107b54:	edd2 5a00 	vldr	s11, [r2]
 8107b58:	6847      	ldr	r7, [r0, #4]
 8107b5a:	ed92 4a01 	vldr	s8, [r2, #4]
 8107b5e:	eb02 0883 	add.w	r8, r2, r3, lsl #2
 8107b62:	ed2d 8b0e 	vpush	{d8-d14}
 8107b66:	ed98 5a00 	vldr	s10, [r8]
 8107b6a:	edd8 2a01 	vldr	s5, [r8, #4]
 8107b6e:	ee37 6a25 	vadd.f32	s12, s14, s11
 8107b72:	eb01 0583 	add.w	r5, r1, r3, lsl #2
 8107b76:	edd5 4a00 	vldr	s9, [r5]
 8107b7a:	ed95 3a01 	vldr	s6, [r5, #4]
 8107b7e:	ee75 6a06 	vadd.f32	s13, s10, s12
 8107b82:	b08f      	sub	sp, #60	@ 0x3c
 8107b84:	ee76 6aa4 	vadd.f32	s13, s13, s9
 8107b88:	900d      	str	r0, [sp, #52]	@ 0x34
 8107b8a:	4608      	mov	r0, r1
 8107b8c:	edc0 6a00 	vstr	s13, [r0]
 8107b90:	ee37 7a65 	vsub.f32	s14, s14, s11
 8107b94:	ee77 6a84 	vadd.f32	s13, s15, s8
 8107b98:	edd8 5a01 	vldr	s11, [r8, #4]
 8107b9c:	ed95 2a01 	vldr	s4, [r5, #4]
 8107ba0:	920a      	str	r2, [sp, #40]	@ 0x28
 8107ba2:	ee77 7ac4 	vsub.f32	s15, s15, s8
 8107ba6:	ee36 6a64 	vsub.f32	s12, s12, s9
 8107baa:	ee76 5aa5 	vadd.f32	s11, s13, s11
 8107bae:	ee73 3a07 	vadd.f32	s7, s6, s14
 8107bb2:	ee35 4a27 	vadd.f32	s8, s10, s15
 8107bb6:	4614      	mov	r4, r2
 8107bb8:	ee76 6ac3 	vsub.f32	s13, s13, s6
 8107bbc:	3408      	adds	r4, #8
 8107bbe:	462e      	mov	r6, r5
 8107bc0:	ee74 7aa7 	vadd.f32	s15, s9, s15
 8107bc4:	3108      	adds	r1, #8
 8107bc6:	3608      	adds	r6, #8
 8107bc8:	9406      	str	r4, [sp, #24]
 8107bca:	ee32 7a87 	vadd.f32	s14, s5, s14
 8107bce:	ee36 6a45 	vsub.f32	s12, s12, s10
 8107bd2:	ee76 6ae2 	vsub.f32	s13, s13, s5
 8107bd6:	ee75 5a82 	vadd.f32	s11, s11, s4
 8107bda:	ee73 3ae2 	vsub.f32	s7, s7, s5
 8107bde:	ee74 4a64 	vsub.f32	s9, s8, s9
 8107be2:	463c      	mov	r4, r7
 8107be4:	9103      	str	r1, [sp, #12]
 8107be6:	9607      	str	r6, [sp, #28]
 8107be8:	4611      	mov	r1, r2
 8107bea:	f107 0608 	add.w	r6, r7, #8
 8107bee:	085a      	lsrs	r2, r3, #1
 8107bf0:	3418      	adds	r4, #24
 8107bf2:	edc0 5a01 	vstr	s11, [r0, #4]
 8107bf6:	920c      	str	r2, [sp, #48]	@ 0x30
 8107bf8:	edc5 3a00 	vstr	s7, [r5]
 8107bfc:	edc5 4a01 	vstr	s9, [r5, #4]
 8107c00:	9602      	str	r6, [sp, #8]
 8107c02:	ed81 6a00 	vstr	s12, [r1]
 8107c06:	edc1 6a01 	vstr	s13, [r1, #4]
 8107c0a:	9401      	str	r4, [sp, #4]
 8107c0c:	ee37 7a43 	vsub.f32	s14, s14, s6
 8107c10:	ee77 7ac5 	vsub.f32	s15, s15, s10
 8107c14:	3a02      	subs	r2, #2
 8107c16:	463e      	mov	r6, r7
 8107c18:	460c      	mov	r4, r1
 8107c1a:	4641      	mov	r1, r8
 8107c1c:	3610      	adds	r6, #16
 8107c1e:	3108      	adds	r1, #8
 8107c20:	0852      	lsrs	r2, r2, #1
 8107c22:	970b      	str	r7, [sp, #44]	@ 0x2c
 8107c24:	9509      	str	r5, [sp, #36]	@ 0x24
 8107c26:	9604      	str	r6, [sp, #16]
 8107c28:	ed88 7a00 	vstr	s14, [r8]
 8107c2c:	9105      	str	r1, [sp, #20]
 8107c2e:	edc8 7a01 	vstr	s15, [r8, #4]
 8107c32:	9208      	str	r2, [sp, #32]
 8107c34:	f000 812f 	beq.w	8107e96 <arm_cfft_radix8by4_f32+0x356>
 8107c38:	4639      	mov	r1, r7
 8107c3a:	009b      	lsls	r3, r3, #2
 8107c3c:	4622      	mov	r2, r4
 8107c3e:	3b0c      	subs	r3, #12
 8107c40:	f101 0930 	add.w	r9, r1, #48	@ 0x30
 8107c44:	9908      	ldr	r1, [sp, #32]
 8107c46:	f1a5 0c0c 	sub.w	ip, r5, #12
 8107c4a:	46b3      	mov	fp, r6
 8107c4c:	f107 0a20 	add.w	sl, r7, #32
 8107c50:	4443      	add	r3, r8
 8107c52:	f102 0710 	add.w	r7, r2, #16
 8107c56:	f100 0e10 	add.w	lr, r0, #16
 8107c5a:	3510      	adds	r5, #16
 8107c5c:	3c0c      	subs	r4, #12
 8107c5e:	f1a8 060c 	sub.w	r6, r8, #12
 8107c62:	f108 0210 	add.w	r2, r8, #16
 8107c66:	ed12 5a02 	vldr	s10, [r2, #-8]
 8107c6a:	ed57 6a02 	vldr	s13, [r7, #-8]
 8107c6e:	ed15 0a02 	vldr	s0, [r5, #-8]
 8107c72:	ed5e 5a02 	vldr	s11, [lr, #-8]
 8107c76:	ed17 7a01 	vldr	s14, [r7, #-4]
 8107c7a:	ed52 0a01 	vldr	s1, [r2, #-4]
 8107c7e:	ed15 9a01 	vldr	s18, [r5, #-4]
 8107c82:	ed5e 4a01 	vldr	s9, [lr, #-4]
 8107c86:	ee75 3aa6 	vadd.f32	s7, s11, s13
 8107c8a:	ee70 7a05 	vadd.f32	s15, s0, s10
 8107c8e:	ee75 5ae6 	vsub.f32	s11, s11, s13
 8107c92:	ee77 7aa3 	vadd.f32	s15, s15, s7
 8107c96:	ee34 4a87 	vadd.f32	s8, s9, s14
 8107c9a:	ed4e 7a02 	vstr	s15, [lr, #-8]
 8107c9e:	ed52 6a01 	vldr	s13, [r2, #-4]
 8107ca2:	ed55 7a01 	vldr	s15, [r5, #-4]
 8107ca6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8107caa:	ee74 4ac7 	vsub.f32	s9, s9, s14
 8107cae:	ee77 7a84 	vadd.f32	s15, s15, s8
 8107cb2:	ee75 dae0 	vsub.f32	s27, s11, s1
 8107cb6:	ed4e 7a01 	vstr	s15, [lr, #-4]
 8107cba:	ed96 7a02 	vldr	s14, [r6, #8]
 8107cbe:	ed93 ba02 	vldr	s22, [r3, #8]
 8107cc2:	ed9c 1a02 	vldr	s2, [ip, #8]
 8107cc6:	edd4 7a02 	vldr	s15, [r4, #8]
 8107cca:	edd6 1a01 	vldr	s3, [r6, #4]
 8107cce:	edd3 9a01 	vldr	s19, [r3, #4]
 8107cd2:	edd4 8a01 	vldr	s17, [r4, #4]
 8107cd6:	ed9c 8a01 	vldr	s16, [ip, #4]
 8107cda:	ee71 aa07 	vadd.f32	s21, s2, s14
 8107cde:	ee37 aa8b 	vadd.f32	s20, s15, s22
 8107ce2:	ee38 3a21 	vadd.f32	s6, s16, s3
 8107ce6:	ee7a 2a8a 	vadd.f32	s5, s21, s20
 8107cea:	ee37 6acb 	vsub.f32	s12, s15, s22
 8107cee:	edcc 2a02 	vstr	s5, [ip, #8]
 8107cf2:	edd3 2a01 	vldr	s5, [r3, #4]
 8107cf6:	ed94 2a01 	vldr	s4, [r4, #4]
 8107cfa:	ee32 2a22 	vadd.f32	s4, s4, s5
 8107cfe:	ee71 2a29 	vadd.f32	s5, s2, s19
 8107d02:	ee32 2a03 	vadd.f32	s4, s4, s6
 8107d06:	ee72 2ac7 	vsub.f32	s5, s5, s14
 8107d0a:	ed8c 2a01 	vstr	s4, [ip, #4]
 8107d0e:	ee74 6ac0 	vsub.f32	s13, s9, s0
 8107d12:	ee36 ca61 	vsub.f32	s24, s12, s3
 8107d16:	ed5b ba01 	vldr	s23, [fp, #-4]
 8107d1a:	ed5b ca02 	vldr	s25, [fp, #-8]
 8107d1e:	ee72 2ae8 	vsub.f32	s5, s5, s17
 8107d22:	ee7d da89 	vadd.f32	s27, s27, s18
 8107d26:	ee76 6a85 	vadd.f32	s13, s13, s10
 8107d2a:	ee3c ca08 	vadd.f32	s24, s24, s16
 8107d2e:	ee22 eaac 	vmul.f32	s28, s5, s25
 8107d32:	ee2b daed 	vnmul.f32	s26, s23, s27
 8107d36:	ee66 eaab 	vmul.f32	s29, s13, s23
 8107d3a:	ee2c 2acc 	vnmul.f32	s4, s25, s24
 8107d3e:	eea6 daac 	vfma.f32	s26, s13, s25
 8107d42:	3901      	subs	r1, #1
 8107d44:	f10e 0e08 	add.w	lr, lr, #8
 8107d48:	eef0 6a4e 	vmov.f32	s13, s28
 8107d4c:	eea2 2aab 	vfma.f32	s4, s5, s23
 8107d50:	f1ac 0c08 	sub.w	ip, ip, #8
 8107d54:	f10b 0b08 	add.w	fp, fp, #8
 8107d58:	eeec 6a2b 	vfma.f32	s13, s24, s23
 8107d5c:	f105 0508 	add.w	r5, r5, #8
 8107d60:	f1a4 0408 	sub.w	r4, r4, #8
 8107d64:	eeed eaac 	vfma.f32	s29, s27, s25
 8107d68:	f10a 0a10 	add.w	sl, sl, #16
 8107d6c:	f107 0708 	add.w	r7, r7, #8
 8107d70:	ee7a 7ae7 	vsub.f32	s15, s21, s15
 8107d74:	ee33 3a68 	vsub.f32	s6, s6, s17
 8107d78:	ed05 da03 	vstr	s26, [r5, #-12]
 8107d7c:	ed45 ea04 	vstr	s29, [r5, #-16]
 8107d80:	ee73 3ac0 	vsub.f32	s7, s7, s0
 8107d84:	ed84 2a04 	vstr	s4, [r4, #16]
 8107d88:	edc4 6a03 	vstr	s13, [r4, #12]
 8107d8c:	ee34 4a49 	vsub.f32	s8, s8, s18
 8107d90:	ed5a 6a07 	vldr	s13, [sl, #-28]	@ 0xffffffe4
 8107d94:	ed5a 2a08 	vldr	s5, [sl, #-32]	@ 0xffffffe0
 8107d98:	ee33 3a69 	vsub.f32	s6, s6, s19
 8107d9c:	ee77 7acb 	vsub.f32	s15, s15, s22
 8107da0:	ee73 3ac5 	vsub.f32	s7, s7, s10
 8107da4:	ee34 4a60 	vsub.f32	s8, s8, s1
 8107da8:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8107dac:	ee26 2ac3 	vnmul.f32	s4, s13, s6
 8107db0:	ee3a aa6a 	vsub.f32	s20, s20, s21
 8107db4:	ee64 aa26 	vmul.f32	s21, s8, s13
 8107db8:	ee66 6ae3 	vnmul.f32	s13, s13, s7
 8107dbc:	eee3 7a62 	vfms.f32	s15, s6, s5
 8107dc0:	f1a6 0608 	sub.w	r6, r6, #8
 8107dc4:	f109 0918 	add.w	r9, r9, #24
 8107dc8:	eeb0 3a42 	vmov.f32	s6, s4
 8107dcc:	eee4 6a22 	vfma.f32	s13, s8, s5
 8107dd0:	f102 0208 	add.w	r2, r2, #8
 8107dd4:	f1a3 0308 	sub.w	r3, r3, #8
 8107dd8:	eeaa 3a22 	vfma.f32	s6, s20, s5
 8107ddc:	eee3 aaa2 	vfma.f32	s21, s7, s5
 8107de0:	ee37 7a29 	vadd.f32	s14, s14, s19
 8107de4:	ee34 5ac5 	vsub.f32	s10, s9, s10
 8107de8:	ee75 5ac9 	vsub.f32	s11, s11, s18
 8107dec:	ee36 6a48 	vsub.f32	s12, s12, s16
 8107df0:	ee37 7a68 	vsub.f32	s14, s14, s17
 8107df4:	ed47 aa04 	vstr	s21, [r7, #-16]
 8107df8:	ed47 6a03 	vstr	s13, [r7, #-12]
 8107dfc:	ed86 3a04 	vstr	s6, [r6, #16]
 8107e00:	edc6 7a03 	vstr	s15, [r6, #12]
 8107e04:	ee75 6aa0 	vadd.f32	s13, s11, s1
 8107e08:	ee76 7a21 	vadd.f32	s15, s12, s3
 8107e0c:	ed59 5a0c 	vldr	s11, [r9, #-48]	@ 0xffffffd0
 8107e10:	ed19 6a0b 	vldr	s12, [r9, #-44]	@ 0xffffffd4
 8107e14:	ee35 5a00 	vadd.f32	s10, s10, s0
 8107e18:	ee37 7a41 	vsub.f32	s14, s14, s2
 8107e1c:	ee65 3a06 	vmul.f32	s7, s10, s12
 8107e20:	ee27 4a25 	vmul.f32	s8, s14, s11
 8107e24:	ee65 4ae7 	vnmul.f32	s9, s11, s15
 8107e28:	eee6 3aa5 	vfma.f32	s7, s13, s11
 8107e2c:	ee26 3a66 	vnmul.f32	s6, s12, s13
 8107e30:	eef0 6a44 	vmov.f32	s13, s8
 8107e34:	eee7 6a86 	vfma.f32	s13, s15, s12
 8107e38:	eef0 7a64 	vmov.f32	s15, s9
 8107e3c:	eea5 3a25 	vfma.f32	s6, s10, s11
 8107e40:	eee7 7a06 	vfma.f32	s15, s14, s12
 8107e44:	ed02 3a03 	vstr	s6, [r2, #-12]
 8107e48:	ed42 3a04 	vstr	s7, [r2, #-16]
 8107e4c:	edc3 6a03 	vstr	s13, [r3, #12]
 8107e50:	edc3 7a04 	vstr	s15, [r3, #16]
 8107e54:	f47f af07 	bne.w	8107c66 <arm_cfft_radix8by4_f32+0x126>
 8107e58:	9a08      	ldr	r2, [sp, #32]
 8107e5a:	9903      	ldr	r1, [sp, #12]
 8107e5c:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 8107e60:	9103      	str	r1, [sp, #12]
 8107e62:	9902      	ldr	r1, [sp, #8]
 8107e64:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 8107e68:	9102      	str	r1, [sp, #8]
 8107e6a:	9907      	ldr	r1, [sp, #28]
 8107e6c:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 8107e70:	9107      	str	r1, [sp, #28]
 8107e72:	9904      	ldr	r1, [sp, #16]
 8107e74:	eb01 1102 	add.w	r1, r1, r2, lsl #4
 8107e78:	9104      	str	r1, [sp, #16]
 8107e7a:	9906      	ldr	r1, [sp, #24]
 8107e7c:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 8107e80:	9106      	str	r1, [sp, #24]
 8107e82:	9905      	ldr	r1, [sp, #20]
 8107e84:	eb02 0342 	add.w	r3, r2, r2, lsl #1
 8107e88:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 8107e8c:	9205      	str	r2, [sp, #20]
 8107e8e:	9a01      	ldr	r2, [sp, #4]
 8107e90:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8107e94:	9301      	str	r3, [sp, #4]
 8107e96:	9b07      	ldr	r3, [sp, #28]
 8107e98:	9903      	ldr	r1, [sp, #12]
 8107e9a:	9e06      	ldr	r6, [sp, #24]
 8107e9c:	9d05      	ldr	r5, [sp, #20]
 8107e9e:	edd3 4a00 	vldr	s9, [r3]
 8107ea2:	edd5 7a00 	vldr	s15, [r5]
 8107ea6:	edd1 3a00 	vldr	s7, [r1]
 8107eaa:	edd6 6a00 	vldr	s13, [r6]
 8107eae:	edd3 2a01 	vldr	s5, [r3, #4]
 8107eb2:	ed95 3a01 	vldr	s6, [r5, #4]
 8107eb6:	ed96 4a01 	vldr	s8, [r6, #4]
 8107eba:	ed91 7a01 	vldr	s14, [r1, #4]
 8107ebe:	9a02      	ldr	r2, [sp, #8]
 8107ec0:	9c01      	ldr	r4, [sp, #4]
 8107ec2:	ee34 5aa7 	vadd.f32	s10, s9, s15
 8107ec6:	ee73 5aa6 	vadd.f32	s11, s7, s13
 8107eca:	ee73 6ae6 	vsub.f32	s13, s7, s13
 8107ece:	ee35 5a25 	vadd.f32	s10, s10, s11
 8107ed2:	ee37 6a04 	vadd.f32	s12, s14, s8
 8107ed6:	ed81 5a00 	vstr	s10, [r1]
 8107eda:	edd5 3a01 	vldr	s7, [r5, #4]
 8107ede:	ed93 5a01 	vldr	s10, [r3, #4]
 8107ee2:	ee35 5a23 	vadd.f32	s10, s10, s7
 8107ee6:	ee37 7a44 	vsub.f32	s14, s14, s8
 8107eea:	ee35 5a06 	vadd.f32	s10, s10, s12
 8107eee:	ee37 4a64 	vsub.f32	s8, s14, s9
 8107ef2:	ee76 3ac3 	vsub.f32	s7, s13, s6
 8107ef6:	ed81 5a01 	vstr	s10, [r1, #4]
 8107efa:	ed92 5a01 	vldr	s10, [r2, #4]
 8107efe:	edd2 1a00 	vldr	s3, [r2]
 8107f02:	f8bd 1030 	ldrh.w	r1, [sp, #48]	@ 0x30
 8107f06:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8107f08:	9102      	str	r1, [sp, #8]
 8107f0a:	ee73 3aa2 	vadd.f32	s7, s7, s5
 8107f0e:	ee34 4a27 	vadd.f32	s8, s8, s15
 8107f12:	ee75 5ae4 	vsub.f32	s11, s11, s9
 8107f16:	ee24 2a05 	vmul.f32	s4, s8, s10
 8107f1a:	ee25 5a63 	vnmul.f32	s10, s10, s7
 8107f1e:	eea3 2aa1 	vfma.f32	s4, s7, s3
 8107f22:	eea4 5a21 	vfma.f32	s10, s8, s3
 8107f26:	ed83 2a00 	vstr	s4, [r3]
 8107f2a:	ed83 5a01 	vstr	s10, [r3, #4]
 8107f2e:	ee36 6a62 	vsub.f32	s12, s12, s5
 8107f32:	9b04      	ldr	r3, [sp, #16]
 8107f34:	ee36 6a43 	vsub.f32	s12, s12, s6
 8107f38:	ed93 5a01 	vldr	s10, [r3, #4]
 8107f3c:	edd3 3a00 	vldr	s7, [r3]
 8107f40:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8107f44:	ee26 4a05 	vmul.f32	s8, s12, s10
 8107f48:	ee25 5a65 	vnmul.f32	s10, s10, s11
 8107f4c:	eea5 4aa3 	vfma.f32	s8, s11, s7
 8107f50:	2304      	movs	r3, #4
 8107f52:	eea6 5a23 	vfma.f32	s10, s12, s7
 8107f56:	ee77 7a67 	vsub.f32	s15, s14, s15
 8107f5a:	ee36 7ae2 	vsub.f32	s14, s13, s5
 8107f5e:	ed86 4a00 	vstr	s8, [r6]
 8107f62:	ed86 5a01 	vstr	s10, [r6, #4]
 8107f66:	ee77 7aa4 	vadd.f32	s15, s15, s9
 8107f6a:	ee37 7a03 	vadd.f32	s14, s14, s6
 8107f6e:	edd4 6a01 	vldr	s13, [r4, #4]
 8107f72:	edd4 5a00 	vldr	s11, [r4]
 8107f76:	ee27 6aa6 	vmul.f32	s12, s15, s13
 8107f7a:	ee66 6ac7 	vnmul.f32	s13, s13, s14
 8107f7e:	eea7 6a25 	vfma.f32	s12, s14, s11
 8107f82:	eee7 6aa5 	vfma.f32	s13, s15, s11
 8107f86:	ed85 6a00 	vstr	s12, [r5]
 8107f8a:	edc5 6a01 	vstr	s13, [r5, #4]
 8107f8e:	f7ff fa2f 	bl	81073f0 <arm_radix8_butterfly_f32>
 8107f92:	9c0d      	ldr	r4, [sp, #52]	@ 0x34
 8107f94:	9902      	ldr	r1, [sp, #8]
 8107f96:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8107f98:	6862      	ldr	r2, [r4, #4]
 8107f9a:	9101      	str	r1, [sp, #4]
 8107f9c:	2304      	movs	r3, #4
 8107f9e:	f7ff fa27 	bl	81073f0 <arm_radix8_butterfly_f32>
 8107fa2:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8107fa4:	9901      	ldr	r1, [sp, #4]
 8107fa6:	6862      	ldr	r2, [r4, #4]
 8107fa8:	2304      	movs	r3, #4
 8107faa:	f7ff fa21 	bl	81073f0 <arm_radix8_butterfly_f32>
 8107fae:	9901      	ldr	r1, [sp, #4]
 8107fb0:	6862      	ldr	r2, [r4, #4]
 8107fb2:	4640      	mov	r0, r8
 8107fb4:	2304      	movs	r3, #4
 8107fb6:	b00f      	add	sp, #60	@ 0x3c
 8107fb8:	ecbd 8b0e 	vpop	{d8-d14}
 8107fbc:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8107fc0:	f7ff ba16 	b.w	81073f0 <arm_radix8_butterfly_f32>

08107fc4 <arm_cfft_f32>:
 8107fc4:	2a01      	cmp	r2, #1
 8107fc6:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8107fca:	8805      	ldrh	r5, [r0, #0]
 8107fcc:	4680      	mov	r8, r0
 8107fce:	4691      	mov	r9, r2
 8107fd0:	460c      	mov	r4, r1
 8107fd2:	461f      	mov	r7, r3
 8107fd4:	d076      	beq.n	81080c4 <arm_cfft_f32+0x100>
 8107fd6:	f5b5 7f80 	cmp.w	r5, #256	@ 0x100
 8107fda:	d06e      	beq.n	81080ba <arm_cfft_f32+0xf6>
 8107fdc:	d80e      	bhi.n	8107ffc <arm_cfft_f32+0x38>
 8107fde:	2d40      	cmp	r5, #64	@ 0x40
 8107fe0:	d013      	beq.n	810800a <arm_cfft_f32+0x46>
 8107fe2:	d966      	bls.n	81080b2 <arm_cfft_f32+0xee>
 8107fe4:	2d80      	cmp	r5, #128	@ 0x80
 8107fe6:	d103      	bne.n	8107ff0 <arm_cfft_f32+0x2c>
 8107fe8:	4621      	mov	r1, r4
 8107fea:	4640      	mov	r0, r8
 8107fec:	f7ff fce6 	bl	81079bc <arm_cfft_radix8by2_f32>
 8107ff0:	b9a7      	cbnz	r7, 810801c <arm_cfft_f32+0x58>
 8107ff2:	f1b9 0f01 	cmp.w	r9, #1
 8107ff6:	d036      	beq.n	8108066 <arm_cfft_f32+0xa2>
 8107ff8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8107ffc:	f5b5 6f00 	cmp.w	r5, #2048	@ 0x800
 8108000:	d05b      	beq.n	81080ba <arm_cfft_f32+0xf6>
 8108002:	d94f      	bls.n	81080a4 <arm_cfft_f32+0xe0>
 8108004:	f5b5 5f80 	cmp.w	r5, #4096	@ 0x1000
 8108008:	d1f2      	bne.n	8107ff0 <arm_cfft_f32+0x2c>
 810800a:	f8d8 2004 	ldr.w	r2, [r8, #4]
 810800e:	2301      	movs	r3, #1
 8108010:	4629      	mov	r1, r5
 8108012:	4620      	mov	r0, r4
 8108014:	f7ff f9ec 	bl	81073f0 <arm_radix8_butterfly_f32>
 8108018:	2f00      	cmp	r7, #0
 810801a:	d0ea      	beq.n	8107ff2 <arm_cfft_f32+0x2e>
 810801c:	f8b8 700c 	ldrh.w	r7, [r8, #12]
 8108020:	f8d8 c008 	ldr.w	ip, [r8, #8]
 8108024:	2f00      	cmp	r7, #0
 8108026:	d0e4      	beq.n	8107ff2 <arm_cfft_f32+0x2e>
 8108028:	2200      	movs	r2, #0
 810802a:	f10c 0e02 	add.w	lr, ip, #2
 810802e:	f83e 1012 	ldrh.w	r1, [lr, r2, lsl #1]
 8108032:	f83c 3012 	ldrh.w	r3, [ip, r2, lsl #1]
 8108036:	0889      	lsrs	r1, r1, #2
 8108038:	089b      	lsrs	r3, r3, #2
 810803a:	f854 0021 	ldr.w	r0, [r4, r1, lsl #2]
 810803e:	f854 8023 	ldr.w	r8, [r4, r3, lsl #2]
 8108042:	f844 0023 	str.w	r0, [r4, r3, lsl #2]
 8108046:	0088      	lsls	r0, r1, #2
 8108048:	009b      	lsls	r3, r3, #2
 810804a:	f844 8021 	str.w	r8, [r4, r1, lsl #2]
 810804e:	3304      	adds	r3, #4
 8108050:	3004      	adds	r0, #4
 8108052:	3202      	adds	r2, #2
 8108054:	58e1      	ldr	r1, [r4, r3]
 8108056:	5826      	ldr	r6, [r4, r0]
 8108058:	50e6      	str	r6, [r4, r3]
 810805a:	42ba      	cmp	r2, r7
 810805c:	5021      	str	r1, [r4, r0]
 810805e:	d3e6      	bcc.n	810802e <arm_cfft_f32+0x6a>
 8108060:	f1b9 0f01 	cmp.w	r9, #1
 8108064:	d1c8      	bne.n	8107ff8 <arm_cfft_f32+0x34>
 8108066:	ee07 5a90 	vmov	s15, r5
 810806a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810806e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8108072:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8108076:	2d00      	cmp	r5, #0
 8108078:	d0be      	beq.n	8107ff8 <arm_cfft_f32+0x34>
 810807a:	3408      	adds	r4, #8
 810807c:	2300      	movs	r3, #0
 810807e:	3301      	adds	r3, #1
 8108080:	429d      	cmp	r5, r3
 8108082:	f104 0408 	add.w	r4, r4, #8
 8108086:	ed14 7a04 	vldr	s14, [r4, #-16]
 810808a:	ed54 7a03 	vldr	s15, [r4, #-12]
 810808e:	ee27 7a26 	vmul.f32	s14, s14, s13
 8108092:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 8108096:	ed04 7a04 	vstr	s14, [r4, #-16]
 810809a:	ed44 7a03 	vstr	s15, [r4, #-12]
 810809e:	d1ee      	bne.n	810807e <arm_cfft_f32+0xba>
 81080a0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 81080a4:	f5b5 7f00 	cmp.w	r5, #512	@ 0x200
 81080a8:	d0af      	beq.n	810800a <arm_cfft_f32+0x46>
 81080aa:	f5b5 6f80 	cmp.w	r5, #1024	@ 0x400
 81080ae:	d09b      	beq.n	8107fe8 <arm_cfft_f32+0x24>
 81080b0:	e79e      	b.n	8107ff0 <arm_cfft_f32+0x2c>
 81080b2:	2d10      	cmp	r5, #16
 81080b4:	d098      	beq.n	8107fe8 <arm_cfft_f32+0x24>
 81080b6:	2d20      	cmp	r5, #32
 81080b8:	d19a      	bne.n	8107ff0 <arm_cfft_f32+0x2c>
 81080ba:	4621      	mov	r1, r4
 81080bc:	4640      	mov	r0, r8
 81080be:	f7ff fd3f 	bl	8107b40 <arm_cfft_radix8by4_f32>
 81080c2:	e795      	b.n	8107ff0 <arm_cfft_f32+0x2c>
 81080c4:	b175      	cbz	r5, 81080e4 <arm_cfft_f32+0x120>
 81080c6:	f101 020c 	add.w	r2, r1, #12
 81080ca:	2100      	movs	r1, #0
 81080cc:	ed52 7a02 	vldr	s15, [r2, #-8]
 81080d0:	3101      	adds	r1, #1
 81080d2:	eef1 7a67 	vneg.f32	s15, s15
 81080d6:	428d      	cmp	r5, r1
 81080d8:	ed42 7a02 	vstr	s15, [r2, #-8]
 81080dc:	f102 0208 	add.w	r2, r2, #8
 81080e0:	d1f4      	bne.n	81080cc <arm_cfft_f32+0x108>
 81080e2:	e778      	b.n	8107fd6 <arm_cfft_f32+0x12>
 81080e4:	2b00      	cmp	r3, #0
 81080e6:	d087      	beq.n	8107ff8 <arm_cfft_f32+0x34>
 81080e8:	8987      	ldrh	r7, [r0, #12]
 81080ea:	f8d0 c008 	ldr.w	ip, [r0, #8]
 81080ee:	2f00      	cmp	r7, #0
 81080f0:	d19a      	bne.n	8108028 <arm_cfft_f32+0x64>
 81080f2:	e7b8      	b.n	8108066 <arm_cfft_f32+0xa2>

081080f4 <stage_rfft_f32>:
 81080f4:	edd1 7a01 	vldr	s15, [r1, #4]
 81080f8:	ed91 6a00 	vldr	s12, [r1]
 81080fc:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8108100:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8108104:	eeb0 7a67 	vmov.f32	s14, s15
 8108108:	eea6 7a26 	vfma.f32	s14, s12, s13
 810810c:	b410      	push	{r4}
 810810e:	eed6 7a26 	vfnms.f32	s15, s12, s13
 8108112:	8804      	ldrh	r4, [r0, #0]
 8108114:	6940      	ldr	r0, [r0, #20]
 8108116:	eef6 3a00 	vmov.f32	s7, #96	@ 0x3f000000  0.5
 810811a:	ee27 7a23 	vmul.f32	s14, s14, s7
 810811e:	ee67 7aa3 	vmul.f32	s15, s15, s7
 8108122:	3c01      	subs	r4, #1
 8108124:	eb01 03c4 	add.w	r3, r1, r4, lsl #3
 8108128:	ed82 7a00 	vstr	s14, [r2]
 810812c:	edc2 7a01 	vstr	s15, [r2, #4]
 8108130:	3010      	adds	r0, #16
 8108132:	3210      	adds	r2, #16
 8108134:	3b08      	subs	r3, #8
 8108136:	3110      	adds	r1, #16
 8108138:	edd3 6a03 	vldr	s13, [r3, #12]
 810813c:	ed11 5a01 	vldr	s10, [r1, #-4]
 8108140:	edd3 7a02 	vldr	s15, [r3, #8]
 8108144:	ed11 4a02 	vldr	s8, [r1, #-8]
 8108148:	ed50 5a01 	vldr	s11, [r0, #-4]
 810814c:	ed10 6a02 	vldr	s12, [r0, #-8]
 8108150:	ee77 4ac4 	vsub.f32	s9, s15, s8
 8108154:	ee35 7a66 	vsub.f32	s14, s10, s13
 8108158:	ee77 7a84 	vadd.f32	s15, s15, s8
 810815c:	eea5 7aa4 	vfma.f32	s14, s11, s9
 8108160:	3c01      	subs	r4, #1
 8108162:	2c00      	cmp	r4, #0
 8108164:	eee6 7a24 	vfma.f32	s15, s12, s9
 8108168:	f1a3 0308 	sub.w	r3, r3, #8
 810816c:	f101 0108 	add.w	r1, r1, #8
 8108170:	ee76 6a85 	vadd.f32	s13, s13, s10
 8108174:	f100 0008 	add.w	r0, r0, #8
 8108178:	eee5 7aa6 	vfma.f32	s15, s11, s13
 810817c:	f102 0208 	add.w	r2, r2, #8
 8108180:	eea6 7a66 	vfms.f32	s14, s12, s13
 8108184:	ee67 7aa3 	vmul.f32	s15, s15, s7
 8108188:	ee27 7a23 	vmul.f32	s14, s14, s7
 810818c:	ed42 7a04 	vstr	s15, [r2, #-16]
 8108190:	ed02 7a03 	vstr	s14, [r2, #-12]
 8108194:	dcd0      	bgt.n	8108138 <stage_rfft_f32+0x44>
 8108196:	f85d 4b04 	ldr.w	r4, [sp], #4
 810819a:	4770      	bx	lr

0810819c <merge_rfft_f32>:
 810819c:	edd1 7a00 	vldr	s15, [r1]
 81081a0:	edd1 6a01 	vldr	s13, [r1, #4]
 81081a4:	b430      	push	{r4, r5}
 81081a6:	ee37 7aa6 	vadd.f32	s14, s15, s13
 81081aa:	8804      	ldrh	r4, [r0, #0]
 81081ac:	6940      	ldr	r0, [r0, #20]
 81081ae:	ee77 7ae6 	vsub.f32	s15, s15, s13
 81081b2:	eef6 3a00 	vmov.f32	s7, #96	@ 0x3f000000  0.5
 81081b6:	1e65      	subs	r5, r4, #1
 81081b8:	ee27 7a23 	vmul.f32	s14, s14, s7
 81081bc:	ee67 7aa3 	vmul.f32	s15, s15, s7
 81081c0:	2d00      	cmp	r5, #0
 81081c2:	ed82 7a00 	vstr	s14, [r2]
 81081c6:	edc2 7a01 	vstr	s15, [r2, #4]
 81081ca:	eb01 03c5 	add.w	r3, r1, r5, lsl #3
 81081ce:	dd32      	ble.n	8108236 <merge_rfft_f32+0x9a>
 81081d0:	eba3 04c4 	sub.w	r4, r3, r4, lsl #3
 81081d4:	3010      	adds	r0, #16
 81081d6:	3210      	adds	r2, #16
 81081d8:	3110      	adds	r1, #16
 81081da:	3b08      	subs	r3, #8
 81081dc:	edd3 6a03 	vldr	s13, [r3, #12]
 81081e0:	edd3 7a02 	vldr	s15, [r3, #8]
 81081e4:	ed11 5a01 	vldr	s10, [r1, #-4]
 81081e8:	ed11 4a02 	vldr	s8, [r1, #-8]
 81081ec:	ed50 5a01 	vldr	s11, [r0, #-4]
 81081f0:	ed10 6a02 	vldr	s12, [r0, #-8]
 81081f4:	ee74 4a67 	vsub.f32	s9, s8, s15
 81081f8:	ee35 7a66 	vsub.f32	s14, s10, s13
 81081fc:	ee77 7a84 	vadd.f32	s15, s15, s8
 8108200:	eea5 7aa4 	vfma.f32	s14, s11, s9
 8108204:	3b08      	subs	r3, #8
 8108206:	429c      	cmp	r4, r3
 8108208:	eee6 7a64 	vfms.f32	s15, s12, s9
 810820c:	f101 0108 	add.w	r1, r1, #8
 8108210:	f100 0008 	add.w	r0, r0, #8
 8108214:	ee76 6a85 	vadd.f32	s13, s13, s10
 8108218:	f102 0208 	add.w	r2, r2, #8
 810821c:	eee5 7ae6 	vfms.f32	s15, s11, s13
 8108220:	eea6 7a66 	vfms.f32	s14, s12, s13
 8108224:	ee67 7aa3 	vmul.f32	s15, s15, s7
 8108228:	ee27 7a23 	vmul.f32	s14, s14, s7
 810822c:	ed42 7a04 	vstr	s15, [r2, #-16]
 8108230:	ed02 7a03 	vstr	s14, [r2, #-12]
 8108234:	d1d2      	bne.n	81081dc <merge_rfft_f32+0x40>
 8108236:	bc30      	pop	{r4, r5}
 8108238:	4770      	bx	lr
 810823a:	bf00      	nop

0810823c <arm_rfft_fast_f32>:
 810823c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8108240:	4605      	mov	r5, r0
 8108242:	4616      	mov	r6, r2
 8108244:	b153      	cbz	r3, 810825c <arm_rfft_fast_f32+0x20>
 8108246:	461f      	mov	r7, r3
 8108248:	f7ff ffa8 	bl	810819c <merge_rfft_f32>
 810824c:	463a      	mov	r2, r7
 810824e:	4631      	mov	r1, r6
 8108250:	4628      	mov	r0, r5
 8108252:	2301      	movs	r3, #1
 8108254:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8108258:	f7ff beb4 	b.w	8107fc4 <arm_cfft_f32>
 810825c:	460c      	mov	r4, r1
 810825e:	8801      	ldrh	r1, [r0, #0]
 8108260:	f5b1 7f80 	cmp.w	r1, #256	@ 0x100
 8108264:	d03f      	beq.n	81082e6 <arm_rfft_fast_f32+0xaa>
 8108266:	d82d      	bhi.n	81082c4 <arm_rfft_fast_f32+0x88>
 8108268:	2940      	cmp	r1, #64	@ 0x40
 810826a:	d032      	beq.n	81082d2 <arm_rfft_fast_f32+0x96>
 810826c:	d937      	bls.n	81082de <arm_rfft_fast_f32+0xa2>
 810826e:	2980      	cmp	r1, #128	@ 0x80
 8108270:	d049      	beq.n	8108306 <arm_rfft_fast_f32+0xca>
 8108272:	89a8      	ldrh	r0, [r5, #12]
 8108274:	f8d5 c008 	ldr.w	ip, [r5, #8]
 8108278:	b1e8      	cbz	r0, 81082b6 <arm_rfft_fast_f32+0x7a>
 810827a:	2200      	movs	r2, #0
 810827c:	f10c 0e02 	add.w	lr, ip, #2
 8108280:	f83e 1012 	ldrh.w	r1, [lr, r2, lsl #1]
 8108284:	f83c 3012 	ldrh.w	r3, [ip, r2, lsl #1]
 8108288:	0889      	lsrs	r1, r1, #2
 810828a:	089b      	lsrs	r3, r3, #2
 810828c:	f854 7021 	ldr.w	r7, [r4, r1, lsl #2]
 8108290:	f854 8023 	ldr.w	r8, [r4, r3, lsl #2]
 8108294:	f844 7023 	str.w	r7, [r4, r3, lsl #2]
 8108298:	008f      	lsls	r7, r1, #2
 810829a:	009b      	lsls	r3, r3, #2
 810829c:	f844 8021 	str.w	r8, [r4, r1, lsl #2]
 81082a0:	3304      	adds	r3, #4
 81082a2:	3704      	adds	r7, #4
 81082a4:	3202      	adds	r2, #2
 81082a6:	f854 8003 	ldr.w	r8, [r4, r3]
 81082aa:	59e1      	ldr	r1, [r4, r7]
 81082ac:	50e1      	str	r1, [r4, r3]
 81082ae:	4290      	cmp	r0, r2
 81082b0:	f844 8007 	str.w	r8, [r4, r7]
 81082b4:	d8e4      	bhi.n	8108280 <arm_rfft_fast_f32+0x44>
 81082b6:	4632      	mov	r2, r6
 81082b8:	4621      	mov	r1, r4
 81082ba:	4628      	mov	r0, r5
 81082bc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 81082c0:	f7ff bf18 	b.w	81080f4 <stage_rfft_f32>
 81082c4:	f5b1 6f00 	cmp.w	r1, #2048	@ 0x800
 81082c8:	d00d      	beq.n	81082e6 <arm_rfft_fast_f32+0xaa>
 81082ca:	d916      	bls.n	81082fa <arm_rfft_fast_f32+0xbe>
 81082cc:	f5b1 5f80 	cmp.w	r1, #4096	@ 0x1000
 81082d0:	d10d      	bne.n	81082ee <arm_rfft_fast_f32+0xb2>
 81082d2:	686a      	ldr	r2, [r5, #4]
 81082d4:	2301      	movs	r3, #1
 81082d6:	4620      	mov	r0, r4
 81082d8:	f7ff f88a 	bl	81073f0 <arm_radix8_butterfly_f32>
 81082dc:	e007      	b.n	81082ee <arm_rfft_fast_f32+0xb2>
 81082de:	2910      	cmp	r1, #16
 81082e0:	d011      	beq.n	8108306 <arm_rfft_fast_f32+0xca>
 81082e2:	2920      	cmp	r1, #32
 81082e4:	d103      	bne.n	81082ee <arm_rfft_fast_f32+0xb2>
 81082e6:	4621      	mov	r1, r4
 81082e8:	4628      	mov	r0, r5
 81082ea:	f7ff fc29 	bl	8107b40 <arm_cfft_radix8by4_f32>
 81082ee:	89a8      	ldrh	r0, [r5, #12]
 81082f0:	f8d5 c008 	ldr.w	ip, [r5, #8]
 81082f4:	2800      	cmp	r0, #0
 81082f6:	d1c0      	bne.n	810827a <arm_rfft_fast_f32+0x3e>
 81082f8:	e7dd      	b.n	81082b6 <arm_rfft_fast_f32+0x7a>
 81082fa:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 81082fe:	d0e8      	beq.n	81082d2 <arm_rfft_fast_f32+0x96>
 8108300:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8108304:	d1f3      	bne.n	81082ee <arm_rfft_fast_f32+0xb2>
 8108306:	4621      	mov	r1, r4
 8108308:	4628      	mov	r0, r5
 810830a:	f7ff fb57 	bl	81079bc <arm_cfft_radix8by2_f32>
 810830e:	e7ee      	b.n	81082ee <arm_rfft_fast_f32+0xb2>

08108310 <arm_rfft_fast_init_f32>:
 8108310:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 8108314:	d024      	beq.n	8108360 <arm_rfft_fast_init_f32+0x50>
 8108316:	d807      	bhi.n	8108328 <arm_rfft_fast_init_f32+0x18>
 8108318:	2980      	cmp	r1, #128	@ 0x80
 810831a:	d01c      	beq.n	8108356 <arm_rfft_fast_init_f32+0x46>
 810831c:	d90c      	bls.n	8108338 <arm_rfft_fast_init_f32+0x28>
 810831e:	f5b1 7f80 	cmp.w	r1, #256	@ 0x100
 8108322:	d11a      	bne.n	810835a <arm_rfft_fast_init_f32+0x4a>
 8108324:	4b0f      	ldr	r3, [pc, #60]	@ (8108364 <arm_rfft_fast_init_f32+0x54>)
 8108326:	4718      	bx	r3
 8108328:	f5b1 6f00 	cmp.w	r1, #2048	@ 0x800
 810832c:	d011      	beq.n	8108352 <arm_rfft_fast_init_f32+0x42>
 810832e:	f5b1 5f80 	cmp.w	r1, #4096	@ 0x1000
 8108332:	d107      	bne.n	8108344 <arm_rfft_fast_init_f32+0x34>
 8108334:	4b0c      	ldr	r3, [pc, #48]	@ (8108368 <arm_rfft_fast_init_f32+0x58>)
 8108336:	4718      	bx	r3
 8108338:	2920      	cmp	r1, #32
 810833a:	d008      	beq.n	810834e <arm_rfft_fast_init_f32+0x3e>
 810833c:	2940      	cmp	r1, #64	@ 0x40
 810833e:	d10c      	bne.n	810835a <arm_rfft_fast_init_f32+0x4a>
 8108340:	4b0a      	ldr	r3, [pc, #40]	@ (810836c <arm_rfft_fast_init_f32+0x5c>)
 8108342:	e7f0      	b.n	8108326 <arm_rfft_fast_init_f32+0x16>
 8108344:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8108348:	d107      	bne.n	810835a <arm_rfft_fast_init_f32+0x4a>
 810834a:	4b09      	ldr	r3, [pc, #36]	@ (8108370 <arm_rfft_fast_init_f32+0x60>)
 810834c:	e7eb      	b.n	8108326 <arm_rfft_fast_init_f32+0x16>
 810834e:	4b09      	ldr	r3, [pc, #36]	@ (8108374 <arm_rfft_fast_init_f32+0x64>)
 8108350:	e7e9      	b.n	8108326 <arm_rfft_fast_init_f32+0x16>
 8108352:	4b09      	ldr	r3, [pc, #36]	@ (8108378 <arm_rfft_fast_init_f32+0x68>)
 8108354:	e7e7      	b.n	8108326 <arm_rfft_fast_init_f32+0x16>
 8108356:	4b09      	ldr	r3, [pc, #36]	@ (810837c <arm_rfft_fast_init_f32+0x6c>)
 8108358:	e7e5      	b.n	8108326 <arm_rfft_fast_init_f32+0x16>
 810835a:	f04f 30ff 	mov.w	r0, #4294967295
 810835e:	4770      	bx	lr
 8108360:	4b07      	ldr	r3, [pc, #28]	@ (8108380 <arm_rfft_fast_init_f32+0x70>)
 8108362:	e7e0      	b.n	8108326 <arm_rfft_fast_init_f32+0x16>
 8108364:	081072dd 	.word	0x081072dd
 8108368:	081073b9 	.word	0x081073b9
 810836c:	08107275 	.word	0x08107275
 8108370:	08107349 	.word	0x08107349
 8108374:	08107241 	.word	0x08107241
 8108378:	08107381 	.word	0x08107381
 810837c:	081072a9 	.word	0x081072a9
 8108380:	08107311 	.word	0x08107311

08108384 <ai_buffer_get_size>:
 8108384:	b378      	cbz	r0, 81083e6 <ai_buffer_get_size+0x62>
 8108386:	b410      	push	{r4}
 8108388:	6803      	ldr	r3, [r0, #0]
 810838a:	4a17      	ldr	r2, [pc, #92]	@ (81083e8 <ai_buffer_get_size+0x64>)
 810838c:	f023 437e 	bic.w	r3, r3, #4261412864	@ 0xfe000000
 8108390:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8108394:	4293      	cmp	r3, r2
 8108396:	d01e      	beq.n	81083d6 <ai_buffer_get_size+0x52>
 8108398:	6984      	ldr	r4, [r0, #24]
 810839a:	6862      	ldr	r2, [r4, #4]
 810839c:	7d03      	ldrb	r3, [r0, #20]
 810839e:	6941      	ldr	r1, [r0, #20]
 81083a0:	f1a3 0301 	sub.w	r3, r3, #1
 81083a4:	fab3 f383 	clz	r3, r3
 81083a8:	095b      	lsrs	r3, r3, #5
 81083aa:	ebb3 2f11 	cmp.w	r3, r1, lsr #8
 81083ae:	f3c1 2017 	ubfx	r0, r1, #8, #24
 81083b2:	da0b      	bge.n	81083cc <ai_buffer_get_size+0x48>
 81083b4:	2b01      	cmp	r3, #1
 81083b6:	d102      	bne.n	81083be <ai_buffer_get_size+0x3a>
 81083b8:	2802      	cmp	r0, #2
 81083ba:	d007      	beq.n	81083cc <ai_buffer_get_size+0x48>
 81083bc:	2302      	movs	r3, #2
 81083be:	f854 1023 	ldr.w	r1, [r4, r3, lsl #2]
 81083c2:	3301      	adds	r3, #1
 81083c4:	4298      	cmp	r0, r3
 81083c6:	fb01 f202 	mul.w	r2, r1, r2
 81083ca:	d1f3      	bne.n	81083b4 <ai_buffer_get_size+0x30>
 81083cc:	ea22 70e2 	bic.w	r0, r2, r2, asr #31
 81083d0:	f85d 4b04 	ldr.w	r4, [sp], #4
 81083d4:	4770      	bx	lr
 81083d6:	2900      	cmp	r1, #0
 81083d8:	d0de      	beq.n	8108398 <ai_buffer_get_size+0x14>
 81083da:	6984      	ldr	r4, [r0, #24]
 81083dc:	6863      	ldr	r3, [r4, #4]
 81083de:	331f      	adds	r3, #31
 81083e0:	f023 021f 	bic.w	r2, r3, #31
 81083e4:	e7da      	b.n	810839c <ai_buffer_get_size+0x18>
 81083e6:	4770      	bx	lr
 81083e8:	000400c0 	.word	0x000400c0

081083ec <ai_buffer_array_sane>:
 81083ec:	b138      	cbz	r0, 81083fe <ai_buffer_array_sane+0x12>
 81083ee:	6843      	ldr	r3, [r0, #4]
 81083f0:	b123      	cbz	r3, 81083fc <ai_buffer_array_sane+0x10>
 81083f2:	8840      	ldrh	r0, [r0, #2]
 81083f4:	3800      	subs	r0, #0
 81083f6:	bf18      	it	ne
 81083f8:	2001      	movne	r0, #1
 81083fa:	4770      	bx	lr
 81083fc:	4618      	mov	r0, r3
 81083fe:	4770      	bx	lr

08108400 <ai_buffer_array_item_set_address>:
 8108400:	b150      	cbz	r0, 8108418 <ai_buffer_array_item_set_address+0x18>
 8108402:	6843      	ldr	r3, [r0, #4]
 8108404:	b14b      	cbz	r3, 810841a <ai_buffer_array_item_set_address+0x1a>
 8108406:	8840      	ldrh	r0, [r0, #2]
 8108408:	b900      	cbnz	r0, 810840c <ai_buffer_array_item_set_address+0xc>
 810840a:	4770      	bx	lr
 810840c:	ebc1 01c1 	rsb	r1, r1, r1, lsl #3
 8108410:	eb03 0181 	add.w	r1, r3, r1, lsl #2
 8108414:	2001      	movs	r0, #1
 8108416:	604a      	str	r2, [r1, #4]
 8108418:	4770      	bx	lr
 810841a:	4618      	mov	r0, r3
 810841c:	4770      	bx	lr
 810841e:	bf00      	nop

08108420 <_ai_platform_acquire_crc>:
 8108420:	2001      	movs	r0, #1
 8108422:	4770      	bx	lr

08108424 <_ai_platform_release_crc>:
 8108424:	4770      	bx	lr
 8108426:	bf00      	nop

08108428 <ai_platform_get_weights_map>:
 8108428:	2a00      	cmp	r2, #0
 810842a:	d037      	beq.n	810849c <ai_platform_get_weights_map+0x74>
 810842c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 810842e:	4604      	mov	r4, r0
 8108430:	b1a0      	cbz	r0, 810845c <ai_platform_get_weights_map+0x34>
 8108432:	460f      	mov	r7, r1
 8108434:	b191      	cbz	r1, 810845c <ai_platform_get_weights_map+0x34>
 8108436:	4b25      	ldr	r3, [pc, #148]	@ (81084cc <ai_platform_get_weights_map+0xa4>)
 8108438:	6810      	ldr	r0, [r2, #0]
 810843a:	4298      	cmp	r0, r3
 810843c:	4615      	mov	r5, r2
 810843e:	d00f      	beq.n	8108460 <ai_platform_get_weights_map+0x38>
 8108440:	6855      	ldr	r5, [r2, #4]
 8108442:	b15d      	cbz	r5, 810845c <ai_platform_get_weights_map+0x34>
 8108444:	682e      	ldr	r6, [r5, #0]
 8108446:	429e      	cmp	r6, r3
 8108448:	d02a      	beq.n	81084a0 <ai_platform_get_weights_map+0x78>
 810844a:	f1a1 0001 	sub.w	r0, r1, #1
 810844e:	6025      	str	r5, [r4, #0]
 8108450:	fab0 f080 	clz	r0, r0
 8108454:	0940      	lsrs	r0, r0, #5
 8108456:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8108458:	42a7      	cmp	r7, r4
 810845a:	d034      	beq.n	81084c6 <ai_platform_get_weights_map+0x9e>
 810845c:	2000      	movs	r0, #0
 810845e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8108460:	1d10      	adds	r0, r2, #4
 8108462:	f7ff ffc3 	bl	81083ec <ai_buffer_array_sane>
 8108466:	2800      	cmp	r0, #0
 8108468:	d0f8      	beq.n	810845c <ai_platform_get_weights_map+0x34>
 810846a:	88eb      	ldrh	r3, [r5, #6]
 810846c:	429f      	cmp	r7, r3
 810846e:	d1f5      	bne.n	810845c <ai_platform_get_weights_map+0x34>
 8108470:	f04f 0e00 	mov.w	lr, #0
 8108474:	1f23      	subs	r3, r4, #4
 8108476:	4670      	mov	r0, lr
 8108478:	68aa      	ldr	r2, [r5, #8]
 810847a:	eb02 0c0e 	add.w	ip, r2, lr
 810847e:	f10e 0e1c 	add.w	lr, lr, #28
 8108482:	f8dc 4004 	ldr.w	r4, [ip, #4]
 8108486:	b124      	cbz	r4, 8108492 <ai_platform_get_weights_map+0x6a>
 8108488:	3001      	adds	r0, #1
 810848a:	4287      	cmp	r7, r0
 810848c:	f843 4f04 	str.w	r4, [r3, #4]!
 8108490:	d1f2      	bne.n	8108478 <ai_platform_get_weights_map+0x50>
 8108492:	1a38      	subs	r0, r7, r0
 8108494:	fab0 f080 	clz	r0, r0
 8108498:	0940      	lsrs	r0, r0, #5
 810849a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 810849c:	2000      	movs	r0, #0
 810849e:	4770      	bx	lr
 81084a0:	1f23      	subs	r3, r4, #4
 81084a2:	4628      	mov	r0, r5
 81084a4:	2400      	movs	r4, #0
 81084a6:	e000      	b.n	81084aa <ai_platform_get_weights_map+0x82>
 81084a8:	4614      	mov	r4, r2
 81084aa:	f850 2f04 	ldr.w	r2, [r0, #4]!
 81084ae:	42b2      	cmp	r2, r6
 81084b0:	d0d2      	beq.n	8108458 <ai_platform_get_weights_map+0x30>
 81084b2:	f843 2f04 	str.w	r2, [r3, #4]!
 81084b6:	1c62      	adds	r2, r4, #1
 81084b8:	4297      	cmp	r7, r2
 81084ba:	d1f5      	bne.n	81084a8 <ai_platform_get_weights_map+0x80>
 81084bc:	3402      	adds	r4, #2
 81084be:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
 81084c2:	42b3      	cmp	r3, r6
 81084c4:	d1ca      	bne.n	810845c <ai_platform_get_weights_map+0x34>
 81084c6:	2001      	movs	r0, #1
 81084c8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 81084ca:	bf00      	nop
 81084cc:	a1facade 	.word	0xa1facade

081084d0 <ai_platform_get_activations_map>:
 81084d0:	2a00      	cmp	r2, #0
 81084d2:	d038      	beq.n	8108546 <ai_platform_get_activations_map+0x76>
 81084d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 81084d6:	4604      	mov	r4, r0
 81084d8:	b1a0      	cbz	r0, 8108504 <ai_platform_get_activations_map+0x34>
 81084da:	460f      	mov	r7, r1
 81084dc:	b191      	cbz	r1, 8108504 <ai_platform_get_activations_map+0x34>
 81084de:	4b25      	ldr	r3, [pc, #148]	@ (8108574 <ai_platform_get_activations_map+0xa4>)
 81084e0:	6810      	ldr	r0, [r2, #0]
 81084e2:	4298      	cmp	r0, r3
 81084e4:	4615      	mov	r5, r2
 81084e6:	d00f      	beq.n	8108508 <ai_platform_get_activations_map+0x38>
 81084e8:	6a15      	ldr	r5, [r2, #32]
 81084ea:	b15d      	cbz	r5, 8108504 <ai_platform_get_activations_map+0x34>
 81084ec:	682e      	ldr	r6, [r5, #0]
 81084ee:	429e      	cmp	r6, r3
 81084f0:	d02b      	beq.n	810854a <ai_platform_get_activations_map+0x7a>
 81084f2:	f1a1 0001 	sub.w	r0, r1, #1
 81084f6:	6025      	str	r5, [r4, #0]
 81084f8:	fab0 f080 	clz	r0, r0
 81084fc:	0940      	lsrs	r0, r0, #5
 81084fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8108500:	42a7      	cmp	r7, r4
 8108502:	d035      	beq.n	8108570 <ai_platform_get_activations_map+0xa0>
 8108504:	2000      	movs	r0, #0
 8108506:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8108508:	f102 000c 	add.w	r0, r2, #12
 810850c:	f7ff ff6e 	bl	81083ec <ai_buffer_array_sane>
 8108510:	2800      	cmp	r0, #0
 8108512:	d0f7      	beq.n	8108504 <ai_platform_get_activations_map+0x34>
 8108514:	89eb      	ldrh	r3, [r5, #14]
 8108516:	429f      	cmp	r7, r3
 8108518:	d1f4      	bne.n	8108504 <ai_platform_get_activations_map+0x34>
 810851a:	f04f 0e00 	mov.w	lr, #0
 810851e:	1f23      	subs	r3, r4, #4
 8108520:	4670      	mov	r0, lr
 8108522:	692a      	ldr	r2, [r5, #16]
 8108524:	eb02 0c0e 	add.w	ip, r2, lr
 8108528:	f10e 0e1c 	add.w	lr, lr, #28
 810852c:	f8dc 4004 	ldr.w	r4, [ip, #4]
 8108530:	b124      	cbz	r4, 810853c <ai_platform_get_activations_map+0x6c>
 8108532:	3001      	adds	r0, #1
 8108534:	4287      	cmp	r7, r0
 8108536:	f843 4f04 	str.w	r4, [r3, #4]!
 810853a:	d1f2      	bne.n	8108522 <ai_platform_get_activations_map+0x52>
 810853c:	1a38      	subs	r0, r7, r0
 810853e:	fab0 f080 	clz	r0, r0
 8108542:	0940      	lsrs	r0, r0, #5
 8108544:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8108546:	2000      	movs	r0, #0
 8108548:	4770      	bx	lr
 810854a:	1f23      	subs	r3, r4, #4
 810854c:	4628      	mov	r0, r5
 810854e:	2400      	movs	r4, #0
 8108550:	e000      	b.n	8108554 <ai_platform_get_activations_map+0x84>
 8108552:	4614      	mov	r4, r2
 8108554:	f850 2f04 	ldr.w	r2, [r0, #4]!
 8108558:	42b2      	cmp	r2, r6
 810855a:	d0d1      	beq.n	8108500 <ai_platform_get_activations_map+0x30>
 810855c:	f843 2f04 	str.w	r2, [r3, #4]!
 8108560:	1c62      	adds	r2, r4, #1
 8108562:	4297      	cmp	r7, r2
 8108564:	d1f5      	bne.n	8108552 <ai_platform_get_activations_map+0x82>
 8108566:	3402      	adds	r4, #2
 8108568:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
 810856c:	42b3      	cmp	r3, r6
 810856e:	d1c9      	bne.n	8108504 <ai_platform_get_activations_map+0x34>
 8108570:	2001      	movs	r0, #1
 8108572:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8108574:	a1facade 	.word	0xa1facade

08108578 <ai_platform_bind_network_params>:
 8108578:	b1a0      	cbz	r0, 81085a4 <ai_platform_bind_network_params+0x2c>
 810857a:	b1b1      	cbz	r1, 81085aa <ai_platform_bind_network_params+0x32>
 810857c:	b1c2      	cbz	r2, 81085b0 <ai_platform_bind_network_params+0x38>
 810857e:	b410      	push	{r4}
 8108580:	4603      	mov	r3, r0
 8108582:	4c0d      	ldr	r4, [pc, #52]	@ (81085b8 <ai_platform_bind_network_params+0x40>)
 8108584:	f843 4b04 	str.w	r4, [r3], #4
 8108588:	f100 0c0c 	add.w	ip, r0, #12
 810858c:	c903      	ldmia	r1, {r0, r1}
 810858e:	e883 0003 	stmia.w	r3, {r0, r1}
 8108592:	e892 0003 	ldmia.w	r2, {r0, r1}
 8108596:	e88c 0003 	stmia.w	ip, {r0, r1}
 810859a:	2301      	movs	r3, #1
 810859c:	4618      	mov	r0, r3
 810859e:	f85d 4b04 	ldr.w	r4, [sp], #4
 81085a2:	4770      	bx	lr
 81085a4:	4603      	mov	r3, r0
 81085a6:	4618      	mov	r0, r3
 81085a8:	4770      	bx	lr
 81085aa:	460b      	mov	r3, r1
 81085ac:	4618      	mov	r0, r3
 81085ae:	4770      	bx	lr
 81085b0:	4613      	mov	r3, r2
 81085b2:	4618      	mov	r0, r3
 81085b4:	4770      	bx	lr
 81085b6:	bf00      	nop
 81085b8:	a1facade 	.word	0xa1facade

081085bc <ai_platform_network_get_error>:
 81085bc:	b510      	push	{r4, lr}
 81085be:	b1f0      	cbz	r0, 81085fe <ai_platform_network_get_error+0x42>
 81085c0:	4b2f      	ldr	r3, [pc, #188]	@ (8108680 <ai_platform_network_get_error+0xc4>)
 81085c2:	6802      	ldr	r2, [r0, #0]
 81085c4:	429a      	cmp	r2, r3
 81085c6:	4604      	mov	r4, r0
 81085c8:	d119      	bne.n	81085fe <ai_platform_network_get_error+0x42>
 81085ca:	f7ff ff29 	bl	8108420 <_ai_platform_acquire_crc>
 81085ce:	4b2d      	ldr	r3, [pc, #180]	@ (8108684 <ai_platform_network_get_error+0xc8>)
 81085d0:	681b      	ldr	r3, [r3, #0]
 81085d2:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 81085d6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 81085da:	d03c      	beq.n	8108656 <ai_platform_network_get_error+0x9a>
 81085dc:	4a2a      	ldr	r2, [pc, #168]	@ (8108688 <ai_platform_network_get_error+0xcc>)
 81085de:	2301      	movs	r3, #1
 81085e0:	f8c2 3c08 	str.w	r3, [r2, #3080]	@ 0xc08
 81085e4:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	@ 0xc08
 81085e8:	2b00      	cmp	r3, #0
 81085ea:	d1fb      	bne.n	81085e4 <ai_platform_network_get_error+0x28>
 81085ec:	4b27      	ldr	r3, [pc, #156]	@ (810868c <ai_platform_network_get_error+0xd0>)
 81085ee:	f8c2 3c00 	str.w	r3, [r2, #3072]	@ 0xc00
 81085f2:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	@ 0xc00
 81085f6:	4b26      	ldr	r3, [pc, #152]	@ (8108690 <ai_platform_network_get_error+0xd4>)
 81085f8:	429a      	cmp	r2, r3
 81085fa:	d038      	beq.n	810866e <ai_platform_network_get_error+0xb2>
 81085fc:	e7fe      	b.n	81085fc <ai_platform_network_get_error+0x40>
 81085fe:	f7ff ff0f 	bl	8108420 <_ai_platform_acquire_crc>
 8108602:	4b20      	ldr	r3, [pc, #128]	@ (8108684 <ai_platform_network_get_error+0xc8>)
 8108604:	681b      	ldr	r3, [r3, #0]
 8108606:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 810860a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 810860e:	d010      	beq.n	8108632 <ai_platform_network_get_error+0x76>
 8108610:	4a1d      	ldr	r2, [pc, #116]	@ (8108688 <ai_platform_network_get_error+0xcc>)
 8108612:	2301      	movs	r3, #1
 8108614:	f8c2 3c08 	str.w	r3, [r2, #3080]	@ 0xc08
 8108618:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	@ 0xc08
 810861c:	2b00      	cmp	r3, #0
 810861e:	d1fb      	bne.n	8108618 <ai_platform_network_get_error+0x5c>
 8108620:	4b1a      	ldr	r3, [pc, #104]	@ (810868c <ai_platform_network_get_error+0xd0>)
 8108622:	f8c2 3c00 	str.w	r3, [r2, #3072]	@ 0xc00
 8108626:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	@ 0xc00
 810862a:	4b19      	ldr	r3, [pc, #100]	@ (8108690 <ai_platform_network_get_error+0xd4>)
 810862c:	429a      	cmp	r2, r3
 810862e:	d00d      	beq.n	810864c <ai_platform_network_get_error+0x90>
 8108630:	e7fe      	b.n	8108630 <ai_platform_network_get_error+0x74>
 8108632:	4a18      	ldr	r2, [pc, #96]	@ (8108694 <ai_platform_network_get_error+0xd8>)
 8108634:	2301      	movs	r3, #1
 8108636:	6093      	str	r3, [r2, #8]
 8108638:	6893      	ldr	r3, [r2, #8]
 810863a:	2b00      	cmp	r3, #0
 810863c:	d1fc      	bne.n	8108638 <ai_platform_network_get_error+0x7c>
 810863e:	4b13      	ldr	r3, [pc, #76]	@ (810868c <ai_platform_network_get_error+0xd0>)
 8108640:	6013      	str	r3, [r2, #0]
 8108642:	6812      	ldr	r2, [r2, #0]
 8108644:	4b12      	ldr	r3, [pc, #72]	@ (8108690 <ai_platform_network_get_error+0xd4>)
 8108646:	429a      	cmp	r2, r3
 8108648:	d000      	beq.n	810864c <ai_platform_network_get_error+0x90>
 810864a:	e7fe      	b.n	810864a <ai_platform_network_get_error+0x8e>
 810864c:	f7ff feea 	bl	8108424 <_ai_platform_release_crc>
 8108650:	f241 0010 	movw	r0, #4112	@ 0x1010
 8108654:	bd10      	pop	{r4, pc}
 8108656:	4a0f      	ldr	r2, [pc, #60]	@ (8108694 <ai_platform_network_get_error+0xd8>)
 8108658:	2301      	movs	r3, #1
 810865a:	6093      	str	r3, [r2, #8]
 810865c:	6893      	ldr	r3, [r2, #8]
 810865e:	2b00      	cmp	r3, #0
 8108660:	d1fc      	bne.n	810865c <ai_platform_network_get_error+0xa0>
 8108662:	4b0a      	ldr	r3, [pc, #40]	@ (810868c <ai_platform_network_get_error+0xd0>)
 8108664:	6013      	str	r3, [r2, #0]
 8108666:	6812      	ldr	r2, [r2, #0]
 8108668:	4b09      	ldr	r3, [pc, #36]	@ (8108690 <ai_platform_network_get_error+0xd4>)
 810866a:	429a      	cmp	r2, r3
 810866c:	d107      	bne.n	810867e <ai_platform_network_get_error+0xc2>
 810866e:	f7ff fed9 	bl	8108424 <_ai_platform_release_crc>
 8108672:	f104 0010 	add.w	r0, r4, #16
 8108676:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 810867a:	f000 be8b 	b.w	8109394 <core_get_error>
 810867e:	e7fe      	b.n	810867e <ai_platform_network_get_error+0xc2>
 8108680:	a1c00100 	.word	0xa1c00100
 8108684:	e0042000 	.word	0xe0042000
 8108688:	58024000 	.word	0x58024000
 810868c:	f407a5c2 	.word	0xf407a5c2
 8108690:	b5e8b5cd 	.word	0xb5e8b5cd
 8108694:	40023000 	.word	0x40023000

08108698 <ai_platform_network_set_error>:
 8108698:	b110      	cbz	r0, 81086a0 <ai_platform_network_set_error+0x8>
 810869a:	3010      	adds	r0, #16
 810869c:	f000 be80 	b.w	81093a0 <core_set_error>
 81086a0:	4770      	bx	lr
 81086a2:	bf00      	nop

081086a4 <ai_platform_inputs_get>:
 81086a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 81086a8:	b085      	sub	sp, #20
 81086aa:	9102      	str	r1, [sp, #8]
 81086ac:	b1f0      	cbz	r0, 81086ec <ai_platform_inputs_get+0x48>
 81086ae:	4b62      	ldr	r3, [pc, #392]	@ (8108838 <ai_platform_inputs_get+0x194>)
 81086b0:	6802      	ldr	r2, [r0, #0]
 81086b2:	429a      	cmp	r2, r3
 81086b4:	4607      	mov	r7, r0
 81086b6:	d119      	bne.n	81086ec <ai_platform_inputs_get+0x48>
 81086b8:	f7ff feb2 	bl	8108420 <_ai_platform_acquire_crc>
 81086bc:	4b5f      	ldr	r3, [pc, #380]	@ (810883c <ai_platform_inputs_get+0x198>)
 81086be:	681b      	ldr	r3, [r3, #0]
 81086c0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 81086c4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 81086c8:	d03d      	beq.n	8108746 <ai_platform_inputs_get+0xa2>
 81086ca:	4a5d      	ldr	r2, [pc, #372]	@ (8108840 <ai_platform_inputs_get+0x19c>)
 81086cc:	2301      	movs	r3, #1
 81086ce:	f8c2 3c08 	str.w	r3, [r2, #3080]	@ 0xc08
 81086d2:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	@ 0xc08
 81086d6:	2b00      	cmp	r3, #0
 81086d8:	d1fb      	bne.n	81086d2 <ai_platform_inputs_get+0x2e>
 81086da:	4b5a      	ldr	r3, [pc, #360]	@ (8108844 <ai_platform_inputs_get+0x1a0>)
 81086dc:	f8c2 3c00 	str.w	r3, [r2, #3072]	@ 0xc00
 81086e0:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	@ 0xc00
 81086e4:	4b58      	ldr	r3, [pc, #352]	@ (8108848 <ai_platform_inputs_get+0x1a4>)
 81086e6:	429a      	cmp	r2, r3
 81086e8:	d039      	beq.n	810875e <ai_platform_inputs_get+0xba>
 81086ea:	e7fe      	b.n	81086ea <ai_platform_inputs_get+0x46>
 81086ec:	f7ff fe98 	bl	8108420 <_ai_platform_acquire_crc>
 81086f0:	4b52      	ldr	r3, [pc, #328]	@ (810883c <ai_platform_inputs_get+0x198>)
 81086f2:	681b      	ldr	r3, [r3, #0]
 81086f4:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 81086f8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 81086fc:	d010      	beq.n	8108720 <ai_platform_inputs_get+0x7c>
 81086fe:	4a50      	ldr	r2, [pc, #320]	@ (8108840 <ai_platform_inputs_get+0x19c>)
 8108700:	2301      	movs	r3, #1
 8108702:	f8c2 3c08 	str.w	r3, [r2, #3080]	@ 0xc08
 8108706:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	@ 0xc08
 810870a:	2b00      	cmp	r3, #0
 810870c:	d1fb      	bne.n	8108706 <ai_platform_inputs_get+0x62>
 810870e:	4b4d      	ldr	r3, [pc, #308]	@ (8108844 <ai_platform_inputs_get+0x1a0>)
 8108710:	f8c2 3c00 	str.w	r3, [r2, #3072]	@ 0xc00
 8108714:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	@ 0xc00
 8108718:	4b4b      	ldr	r3, [pc, #300]	@ (8108848 <ai_platform_inputs_get+0x1a4>)
 810871a:	429a      	cmp	r2, r3
 810871c:	d00d      	beq.n	810873a <ai_platform_inputs_get+0x96>
 810871e:	e7fe      	b.n	810871e <ai_platform_inputs_get+0x7a>
 8108720:	4a4a      	ldr	r2, [pc, #296]	@ (810884c <ai_platform_inputs_get+0x1a8>)
 8108722:	2301      	movs	r3, #1
 8108724:	6093      	str	r3, [r2, #8]
 8108726:	6893      	ldr	r3, [r2, #8]
 8108728:	2b00      	cmp	r3, #0
 810872a:	d1fc      	bne.n	8108726 <ai_platform_inputs_get+0x82>
 810872c:	4b45      	ldr	r3, [pc, #276]	@ (8108844 <ai_platform_inputs_get+0x1a0>)
 810872e:	6013      	str	r3, [r2, #0]
 8108730:	6812      	ldr	r2, [r2, #0]
 8108732:	4b45      	ldr	r3, [pc, #276]	@ (8108848 <ai_platform_inputs_get+0x1a4>)
 8108734:	429a      	cmp	r2, r3
 8108736:	d000      	beq.n	810873a <ai_platform_inputs_get+0x96>
 8108738:	e7fe      	b.n	8108738 <ai_platform_inputs_get+0x94>
 810873a:	f7ff fe73 	bl	8108424 <_ai_platform_release_crc>
 810873e:	2000      	movs	r0, #0
 8108740:	b005      	add	sp, #20
 8108742:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8108746:	4a41      	ldr	r2, [pc, #260]	@ (810884c <ai_platform_inputs_get+0x1a8>)
 8108748:	2301      	movs	r3, #1
 810874a:	6093      	str	r3, [r2, #8]
 810874c:	6893      	ldr	r3, [r2, #8]
 810874e:	2b00      	cmp	r3, #0
 8108750:	d1fc      	bne.n	810874c <ai_platform_inputs_get+0xa8>
 8108752:	4b3c      	ldr	r3, [pc, #240]	@ (8108844 <ai_platform_inputs_get+0x1a0>)
 8108754:	6013      	str	r3, [r2, #0]
 8108756:	6812      	ldr	r2, [r2, #0]
 8108758:	4b3b      	ldr	r3, [pc, #236]	@ (8108848 <ai_platform_inputs_get+0x1a4>)
 810875a:	429a      	cmp	r2, r3
 810875c:	d155      	bne.n	810880a <ai_platform_inputs_get+0x166>
 810875e:	f7ff fe61 	bl	8108424 <_ai_platform_release_crc>
 8108762:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8108764:	2b00      	cmp	r3, #0
 8108766:	d051      	beq.n	810880c <ai_platform_inputs_get+0x168>
 8108768:	f8d7 a030 	ldr.w	sl, [r7, #48]	@ 0x30
 810876c:	f1ba 0f00 	cmp.w	sl, #0
 8108770:	d04c      	beq.n	810880c <ai_platform_inputs_get+0x168>
 8108772:	f04f 0b00 	mov.w	fp, #0
 8108776:	465d      	mov	r5, fp
 8108778:	9703      	str	r7, [sp, #12]
 810877a:	e016      	b.n	81087aa <ai_platform_inputs_get+0x106>
 810877c:	9901      	ldr	r1, [sp, #4]
 810877e:	2301      	movs	r3, #1
 8108780:	507b      	str	r3, [r7, r1]
 8108782:	69b1      	ldr	r1, [r6, #24]
 8108784:	6849      	ldr	r1, [r1, #4]
 8108786:	6121      	str	r1, [r4, #16]
 8108788:	f04f 0301 	mov.w	r3, #1
 810878c:	7523      	strb	r3, [r4, #20]
 810878e:	e9c4 c200 	strd	ip, r2, [r4]
 8108792:	6962      	ldr	r2, [r4, #20]
 8108794:	60a0      	str	r0, [r4, #8]
 8108796:	2300      	movs	r3, #0
 8108798:	f369 221f 	bfi	r2, r9, #8, #24
 810879c:	f8c4 8018 	str.w	r8, [r4, #24]
 81087a0:	60e3      	str	r3, [r4, #12]
 81087a2:	3501      	adds	r5, #1
 81087a4:	f10b 0b1c 	add.w	fp, fp, #28
 81087a8:	6162      	str	r2, [r4, #20]
 81087aa:	f8ba 3000 	ldrh.w	r3, [sl]
 81087ae:	42ab      	cmp	r3, r5
 81087b0:	b2aa      	uxth	r2, r5
 81087b2:	d93a      	bls.n	810882a <ai_platform_inputs_get+0x186>
 81087b4:	f8da 3004 	ldr.w	r3, [sl, #4]
 81087b8:	00e9      	lsls	r1, r5, #3
 81087ba:	9101      	str	r1, [sp, #4]
 81087bc:	2b00      	cmp	r3, #0
 81087be:	d034      	beq.n	810882a <ai_platform_inputs_get+0x186>
 81087c0:	f853 6025 	ldr.w	r6, [r3, r5, lsl #2]
 81087c4:	2e00      	cmp	r6, #0
 81087c6:	d030      	beq.n	810882a <ai_platform_inputs_get+0x186>
 81087c8:	f8da 3008 	ldr.w	r3, [sl, #8]
 81087cc:	69b2      	ldr	r2, [r6, #24]
 81087ce:	f8d6 800c 	ldr.w	r8, [r6, #12]
 81087d2:	6810      	ldr	r0, [r2, #0]
 81087d4:	e9d3 4701 	ldrd	r4, r7, [r3, #4]
 81087d8:	68b3      	ldr	r3, [r6, #8]
 81087da:	f3c3 2917 	ubfx	r9, r3, #8, #24
 81087de:	f001 fc93 	bl	810a108 <ai_array_to_buffer_fmt>
 81087e2:	69b1      	ldr	r1, [r6, #24]
 81087e4:	4684      	mov	ip, r0
 81087e6:	eb07 00c5 	add.w	r0, r7, r5, lsl #3
 81087ea:	688a      	ldr	r2, [r1, #8]
 81087ec:	445c      	add	r4, fp
 81087ee:	2800      	cmp	r0, #0
 81087f0:	d0c8      	beq.n	8108784 <ai_platform_inputs_get+0xe0>
 81087f2:	2100      	movs	r1, #0
 81087f4:	f847 1035 	str.w	r1, [r7, r5, lsl #3]
 81087f8:	6831      	ldr	r1, [r6, #0]
 81087fa:	6041      	str	r1, [r0, #4]
 81087fc:	b111      	cbz	r1, 8108804 <ai_platform_inputs_get+0x160>
 81087fe:	8849      	ldrh	r1, [r1, #2]
 8108800:	2900      	cmp	r1, #0
 8108802:	d1bb      	bne.n	810877c <ai_platform_inputs_get+0xd8>
 8108804:	69b1      	ldr	r1, [r6, #24]
 8108806:	2000      	movs	r0, #0
 8108808:	e7bc      	b.n	8108784 <ai_platform_inputs_get+0xe0>
 810880a:	e7fe      	b.n	810880a <ai_platform_inputs_get+0x166>
 810880c:	2218      	movs	r2, #24
 810880e:	2111      	movs	r1, #17
 8108810:	f107 0010 	add.w	r0, r7, #16
 8108814:	f000 fdc4 	bl	81093a0 <core_set_error>
 8108818:	2200      	movs	r2, #0
 810881a:	4610      	mov	r0, r2
 810881c:	9b02      	ldr	r3, [sp, #8]
 810881e:	2b00      	cmp	r3, #0
 8108820:	d08e      	beq.n	8108740 <ai_platform_inputs_get+0x9c>
 8108822:	801a      	strh	r2, [r3, #0]
 8108824:	b005      	add	sp, #20
 8108826:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 810882a:	9f03      	ldr	r7, [sp, #12]
 810882c:	2a00      	cmp	r2, #0
 810882e:	d0ed      	beq.n	810880c <ai_platform_inputs_get+0x168>
 8108830:	f8da 3008 	ldr.w	r3, [sl, #8]
 8108834:	6858      	ldr	r0, [r3, #4]
 8108836:	e7f1      	b.n	810881c <ai_platform_inputs_get+0x178>
 8108838:	a1c00100 	.word	0xa1c00100
 810883c:	e0042000 	.word	0xe0042000
 8108840:	58024000 	.word	0x58024000
 8108844:	f407a5c2 	.word	0xf407a5c2
 8108848:	b5e8b5cd 	.word	0xb5e8b5cd
 810884c:	40023000 	.word	0x40023000

08108850 <ai_platform_outputs_get>:
 8108850:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8108854:	b085      	sub	sp, #20
 8108856:	9102      	str	r1, [sp, #8]
 8108858:	b1f0      	cbz	r0, 8108898 <ai_platform_outputs_get+0x48>
 810885a:	4b5f      	ldr	r3, [pc, #380]	@ (81089d8 <ai_platform_outputs_get+0x188>)
 810885c:	6802      	ldr	r2, [r0, #0]
 810885e:	429a      	cmp	r2, r3
 8108860:	4607      	mov	r7, r0
 8108862:	d119      	bne.n	8108898 <ai_platform_outputs_get+0x48>
 8108864:	f7ff fddc 	bl	8108420 <_ai_platform_acquire_crc>
 8108868:	4b5c      	ldr	r3, [pc, #368]	@ (81089dc <ai_platform_outputs_get+0x18c>)
 810886a:	681b      	ldr	r3, [r3, #0]
 810886c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8108870:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8108874:	d03d      	beq.n	81088f2 <ai_platform_outputs_get+0xa2>
 8108876:	4a5a      	ldr	r2, [pc, #360]	@ (81089e0 <ai_platform_outputs_get+0x190>)
 8108878:	2301      	movs	r3, #1
 810887a:	f8c2 3c08 	str.w	r3, [r2, #3080]	@ 0xc08
 810887e:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	@ 0xc08
 8108882:	2b00      	cmp	r3, #0
 8108884:	d1fb      	bne.n	810887e <ai_platform_outputs_get+0x2e>
 8108886:	4b57      	ldr	r3, [pc, #348]	@ (81089e4 <ai_platform_outputs_get+0x194>)
 8108888:	f8c2 3c00 	str.w	r3, [r2, #3072]	@ 0xc00
 810888c:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	@ 0xc00
 8108890:	4b55      	ldr	r3, [pc, #340]	@ (81089e8 <ai_platform_outputs_get+0x198>)
 8108892:	429a      	cmp	r2, r3
 8108894:	d039      	beq.n	810890a <ai_platform_outputs_get+0xba>
 8108896:	e7fe      	b.n	8108896 <ai_platform_outputs_get+0x46>
 8108898:	f7ff fdc2 	bl	8108420 <_ai_platform_acquire_crc>
 810889c:	4b4f      	ldr	r3, [pc, #316]	@ (81089dc <ai_platform_outputs_get+0x18c>)
 810889e:	681b      	ldr	r3, [r3, #0]
 81088a0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 81088a4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 81088a8:	d010      	beq.n	81088cc <ai_platform_outputs_get+0x7c>
 81088aa:	4a4d      	ldr	r2, [pc, #308]	@ (81089e0 <ai_platform_outputs_get+0x190>)
 81088ac:	2301      	movs	r3, #1
 81088ae:	f8c2 3c08 	str.w	r3, [r2, #3080]	@ 0xc08
 81088b2:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	@ 0xc08
 81088b6:	2b00      	cmp	r3, #0
 81088b8:	d1fb      	bne.n	81088b2 <ai_platform_outputs_get+0x62>
 81088ba:	4b4a      	ldr	r3, [pc, #296]	@ (81089e4 <ai_platform_outputs_get+0x194>)
 81088bc:	f8c2 3c00 	str.w	r3, [r2, #3072]	@ 0xc00
 81088c0:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	@ 0xc00
 81088c4:	4b48      	ldr	r3, [pc, #288]	@ (81089e8 <ai_platform_outputs_get+0x198>)
 81088c6:	429a      	cmp	r2, r3
 81088c8:	d00d      	beq.n	81088e6 <ai_platform_outputs_get+0x96>
 81088ca:	e7fe      	b.n	81088ca <ai_platform_outputs_get+0x7a>
 81088cc:	4a47      	ldr	r2, [pc, #284]	@ (81089ec <ai_platform_outputs_get+0x19c>)
 81088ce:	2301      	movs	r3, #1
 81088d0:	6093      	str	r3, [r2, #8]
 81088d2:	6893      	ldr	r3, [r2, #8]
 81088d4:	2b00      	cmp	r3, #0
 81088d6:	d1fc      	bne.n	81088d2 <ai_platform_outputs_get+0x82>
 81088d8:	4b42      	ldr	r3, [pc, #264]	@ (81089e4 <ai_platform_outputs_get+0x194>)
 81088da:	6013      	str	r3, [r2, #0]
 81088dc:	6812      	ldr	r2, [r2, #0]
 81088de:	4b42      	ldr	r3, [pc, #264]	@ (81089e8 <ai_platform_outputs_get+0x198>)
 81088e0:	429a      	cmp	r2, r3
 81088e2:	d000      	beq.n	81088e6 <ai_platform_outputs_get+0x96>
 81088e4:	e7fe      	b.n	81088e4 <ai_platform_outputs_get+0x94>
 81088e6:	f7ff fd9d 	bl	8108424 <_ai_platform_release_crc>
 81088ea:	2000      	movs	r0, #0
 81088ec:	b005      	add	sp, #20
 81088ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 81088f2:	4a3e      	ldr	r2, [pc, #248]	@ (81089ec <ai_platform_outputs_get+0x19c>)
 81088f4:	2301      	movs	r3, #1
 81088f6:	6093      	str	r3, [r2, #8]
 81088f8:	6893      	ldr	r3, [r2, #8]
 81088fa:	2b00      	cmp	r3, #0
 81088fc:	d1fc      	bne.n	81088f8 <ai_platform_outputs_get+0xa8>
 81088fe:	4b39      	ldr	r3, [pc, #228]	@ (81089e4 <ai_platform_outputs_get+0x194>)
 8108900:	6013      	str	r3, [r2, #0]
 8108902:	6812      	ldr	r2, [r2, #0]
 8108904:	4b38      	ldr	r3, [pc, #224]	@ (81089e8 <ai_platform_outputs_get+0x198>)
 8108906:	429a      	cmp	r2, r3
 8108908:	d150      	bne.n	81089ac <ai_platform_outputs_get+0x15c>
 810890a:	f7ff fd8b 	bl	8108424 <_ai_platform_release_crc>
 810890e:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8108910:	2b01      	cmp	r3, #1
 8108912:	d958      	bls.n	81089c6 <ai_platform_outputs_get+0x176>
 8108914:	f04f 0b00 	mov.w	fp, #0
 8108918:	f8d7 a030 	ldr.w	sl, [r7, #48]	@ 0x30
 810891c:	9703      	str	r7, [sp, #12]
 810891e:	465d      	mov	r5, fp
 8108920:	e016      	b.n	8108950 <ai_platform_outputs_get+0x100>
 8108922:	9901      	ldr	r1, [sp, #4]
 8108924:	2301      	movs	r3, #1
 8108926:	507b      	str	r3, [r7, r1]
 8108928:	69b1      	ldr	r1, [r6, #24]
 810892a:	6849      	ldr	r1, [r1, #4]
 810892c:	6121      	str	r1, [r4, #16]
 810892e:	f04f 0301 	mov.w	r3, #1
 8108932:	7523      	strb	r3, [r4, #20]
 8108934:	e9c4 c200 	strd	ip, r2, [r4]
 8108938:	6962      	ldr	r2, [r4, #20]
 810893a:	60a0      	str	r0, [r4, #8]
 810893c:	2300      	movs	r3, #0
 810893e:	f369 221f 	bfi	r2, r9, #8, #24
 8108942:	f8c4 8018 	str.w	r8, [r4, #24]
 8108946:	60e3      	str	r3, [r4, #12]
 8108948:	3501      	adds	r5, #1
 810894a:	f10b 0b1c 	add.w	fp, fp, #28
 810894e:	6162      	str	r2, [r4, #20]
 8108950:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8108954:	42ab      	cmp	r3, r5
 8108956:	b2aa      	uxth	r2, r5
 8108958:	d929      	bls.n	81089ae <ai_platform_outputs_get+0x15e>
 810895a:	f8da 3010 	ldr.w	r3, [sl, #16]
 810895e:	00e9      	lsls	r1, r5, #3
 8108960:	9101      	str	r1, [sp, #4]
 8108962:	b323      	cbz	r3, 81089ae <ai_platform_outputs_get+0x15e>
 8108964:	f853 6025 	ldr.w	r6, [r3, r5, lsl #2]
 8108968:	b30e      	cbz	r6, 81089ae <ai_platform_outputs_get+0x15e>
 810896a:	f8da 3014 	ldr.w	r3, [sl, #20]
 810896e:	69b2      	ldr	r2, [r6, #24]
 8108970:	f8d6 800c 	ldr.w	r8, [r6, #12]
 8108974:	6810      	ldr	r0, [r2, #0]
 8108976:	e9d3 4701 	ldrd	r4, r7, [r3, #4]
 810897a:	68b3      	ldr	r3, [r6, #8]
 810897c:	f3c3 2917 	ubfx	r9, r3, #8, #24
 8108980:	f001 fbc2 	bl	810a108 <ai_array_to_buffer_fmt>
 8108984:	69b1      	ldr	r1, [r6, #24]
 8108986:	4684      	mov	ip, r0
 8108988:	eb07 00c5 	add.w	r0, r7, r5, lsl #3
 810898c:	688a      	ldr	r2, [r1, #8]
 810898e:	445c      	add	r4, fp
 8108990:	2800      	cmp	r0, #0
 8108992:	d0ca      	beq.n	810892a <ai_platform_outputs_get+0xda>
 8108994:	2100      	movs	r1, #0
 8108996:	f847 1035 	str.w	r1, [r7, r5, lsl #3]
 810899a:	6831      	ldr	r1, [r6, #0]
 810899c:	6041      	str	r1, [r0, #4]
 810899e:	b111      	cbz	r1, 81089a6 <ai_platform_outputs_get+0x156>
 81089a0:	8849      	ldrh	r1, [r1, #2]
 81089a2:	2900      	cmp	r1, #0
 81089a4:	d1bd      	bne.n	8108922 <ai_platform_outputs_get+0xd2>
 81089a6:	69b1      	ldr	r1, [r6, #24]
 81089a8:	2000      	movs	r0, #0
 81089aa:	e7be      	b.n	810892a <ai_platform_outputs_get+0xda>
 81089ac:	e7fe      	b.n	81089ac <ai_platform_outputs_get+0x15c>
 81089ae:	9f03      	ldr	r7, [sp, #12]
 81089b0:	b14a      	cbz	r2, 81089c6 <ai_platform_outputs_get+0x176>
 81089b2:	f8da 3014 	ldr.w	r3, [sl, #20]
 81089b6:	6858      	ldr	r0, [r3, #4]
 81089b8:	9b02      	ldr	r3, [sp, #8]
 81089ba:	2b00      	cmp	r3, #0
 81089bc:	d096      	beq.n	81088ec <ai_platform_outputs_get+0x9c>
 81089be:	801a      	strh	r2, [r3, #0]
 81089c0:	b005      	add	sp, #20
 81089c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 81089c6:	2218      	movs	r2, #24
 81089c8:	2111      	movs	r1, #17
 81089ca:	f107 0010 	add.w	r0, r7, #16
 81089ce:	f000 fce7 	bl	81093a0 <core_set_error>
 81089d2:	2200      	movs	r2, #0
 81089d4:	4610      	mov	r0, r2
 81089d6:	e7ef      	b.n	81089b8 <ai_platform_outputs_get+0x168>
 81089d8:	a1c00100 	.word	0xa1c00100
 81089dc:	e0042000 	.word	0xe0042000
 81089e0:	58024000 	.word	0x58024000
 81089e4:	f407a5c2 	.word	0xf407a5c2
 81089e8:	b5e8b5cd 	.word	0xb5e8b5cd
 81089ec:	40023000 	.word	0x40023000

081089f0 <ai_platform_network_create>:
 81089f0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 81089f4:	b083      	sub	sp, #12
 81089f6:	4606      	mov	r6, r0
 81089f8:	f89d 8028 	ldrb.w	r8, [sp, #40]	@ 0x28
 81089fc:	f89d 902c 	ldrb.w	r9, [sp, #44]	@ 0x2c
 8108a00:	4615      	mov	r5, r2
 8108a02:	461f      	mov	r7, r3
 8108a04:	f7ff fd0c 	bl	8108420 <_ai_platform_acquire_crc>
 8108a08:	b188      	cbz	r0, 8108a2e <ai_platform_network_create+0x3e>
 8108a0a:	4a5d      	ldr	r2, [pc, #372]	@ (8108b80 <ai_platform_network_create+0x190>)
 8108a0c:	6812      	ldr	r2, [r2, #0]
 8108a0e:	f402 62e0 	and.w	r2, r2, #1792	@ 0x700
 8108a12:	f5b2 6f80 	cmp.w	r2, #1024	@ 0x400
 8108a16:	4603      	mov	r3, r0
 8108a18:	d00e      	beq.n	8108a38 <ai_platform_network_create+0x48>
 8108a1a:	4a5a      	ldr	r2, [pc, #360]	@ (8108b84 <ai_platform_network_create+0x194>)
 8108a1c:	2118      	movs	r1, #24
 8108a1e:	f8c2 1c08 	str.w	r1, [r2, #3080]	@ 0xc08
 8108a22:	f8d2 1c08 	ldr.w	r1, [r2, #3080]	@ 0xc08
 8108a26:	2918      	cmp	r1, #24
 8108a28:	d018      	beq.n	8108a5c <ai_platform_network_create+0x6c>
 8108a2a:	f7ff fcfb 	bl	8108424 <_ai_platform_release_crc>
 8108a2e:	f244 1033 	movw	r0, #16691	@ 0x4133
 8108a32:	b003      	add	sp, #12
 8108a34:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8108a38:	4a53      	ldr	r2, [pc, #332]	@ (8108b88 <ai_platform_network_create+0x198>)
 8108a3a:	2101      	movs	r1, #1
 8108a3c:	6091      	str	r1, [r2, #8]
 8108a3e:	2114      	movs	r1, #20
 8108a40:	e001      	b.n	8108a46 <ai_platform_network_create+0x56>
 8108a42:	3901      	subs	r1, #1
 8108a44:	d002      	beq.n	8108a4c <ai_platform_network_create+0x5c>
 8108a46:	6894      	ldr	r4, [r2, #8]
 8108a48:	2c00      	cmp	r4, #0
 8108a4a:	d1fa      	bne.n	8108a42 <ai_platform_network_create+0x52>
 8108a4c:	4a4e      	ldr	r2, [pc, #312]	@ (8108b88 <ai_platform_network_create+0x198>)
 8108a4e:	6891      	ldr	r1, [r2, #8]
 8108a50:	b911      	cbnz	r1, 8108a58 <ai_platform_network_create+0x68>
 8108a52:	6812      	ldr	r2, [r2, #0]
 8108a54:	3201      	adds	r2, #1
 8108a56:	d008      	beq.n	8108a6a <ai_platform_network_create+0x7a>
 8108a58:	4618      	mov	r0, r3
 8108a5a:	e7e6      	b.n	8108a2a <ai_platform_network_create+0x3a>
 8108a5c:	2101      	movs	r1, #1
 8108a5e:	f8c2 1c08 	str.w	r1, [r2, #3080]	@ 0xc08
 8108a62:	f8d2 1c08 	ldr.w	r1, [r2, #3080]	@ 0xc08
 8108a66:	2900      	cmp	r1, #0
 8108a68:	d1fb      	bne.n	8108a62 <ai_platform_network_create+0x72>
 8108a6a:	4618      	mov	r0, r3
 8108a6c:	f7ff fcda 	bl	8108424 <_ai_platform_release_crc>
 8108a70:	f7ff fcd6 	bl	8108420 <_ai_platform_acquire_crc>
 8108a74:	4b42      	ldr	r3, [pc, #264]	@ (8108b80 <ai_platform_network_create+0x190>)
 8108a76:	681b      	ldr	r3, [r3, #0]
 8108a78:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8108a7c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8108a80:	d010      	beq.n	8108aa4 <ai_platform_network_create+0xb4>
 8108a82:	4b40      	ldr	r3, [pc, #256]	@ (8108b84 <ai_platform_network_create+0x194>)
 8108a84:	2201      	movs	r2, #1
 8108a86:	f8c3 2c08 	str.w	r2, [r3, #3080]	@ 0xc08
 8108a8a:	f8d3 1c08 	ldr.w	r1, [r3, #3080]	@ 0xc08
 8108a8e:	2900      	cmp	r1, #0
 8108a90:	d1fb      	bne.n	8108a8a <ai_platform_network_create+0x9a>
 8108a92:	4a3e      	ldr	r2, [pc, #248]	@ (8108b8c <ai_platform_network_create+0x19c>)
 8108a94:	f8c3 2c00 	str.w	r2, [r3, #3072]	@ 0xc00
 8108a98:	f8d3 2c00 	ldr.w	r2, [r3, #3072]	@ 0xc00
 8108a9c:	4b3c      	ldr	r3, [pc, #240]	@ (8108b90 <ai_platform_network_create+0x1a0>)
 8108a9e:	429a      	cmp	r2, r3
 8108aa0:	d00c      	beq.n	8108abc <ai_platform_network_create+0xcc>
 8108aa2:	e7fe      	b.n	8108aa2 <ai_platform_network_create+0xb2>
 8108aa4:	4a38      	ldr	r2, [pc, #224]	@ (8108b88 <ai_platform_network_create+0x198>)
 8108aa6:	2301      	movs	r3, #1
 8108aa8:	6093      	str	r3, [r2, #8]
 8108aaa:	6893      	ldr	r3, [r2, #8]
 8108aac:	2b00      	cmp	r3, #0
 8108aae:	d1fc      	bne.n	8108aaa <ai_platform_network_create+0xba>
 8108ab0:	4b36      	ldr	r3, [pc, #216]	@ (8108b8c <ai_platform_network_create+0x19c>)
 8108ab2:	6013      	str	r3, [r2, #0]
 8108ab4:	6812      	ldr	r2, [r2, #0]
 8108ab6:	4b36      	ldr	r3, [pc, #216]	@ (8108b90 <ai_platform_network_create+0x1a0>)
 8108ab8:	429a      	cmp	r2, r3
 8108aba:	d122      	bne.n	8108b02 <ai_platform_network_create+0x112>
 8108abc:	f7ff fcb2 	bl	8108424 <_ai_platform_release_crc>
 8108ac0:	b38e      	cbz	r6, 8108b26 <ai_platform_network_create+0x136>
 8108ac2:	4b34      	ldr	r3, [pc, #208]	@ (8108b94 <ai_platform_network_create+0x1a4>)
 8108ac4:	602b      	str	r3, [r5, #0]
 8108ac6:	6035      	str	r5, [r6, #0]
 8108ac8:	f000 fc62 	bl	8109390 <core_init>
 8108acc:	b1d0      	cbz	r0, 8108b04 <ai_platform_network_create+0x114>
 8108ace:	f7ff fca7 	bl	8108420 <_ai_platform_acquire_crc>
 8108ad2:	4b2b      	ldr	r3, [pc, #172]	@ (8108b80 <ai_platform_network_create+0x190>)
 8108ad4:	681b      	ldr	r3, [r3, #0]
 8108ad6:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8108ada:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8108ade:	d025      	beq.n	8108b2c <ai_platform_network_create+0x13c>
 8108ae0:	4a28      	ldr	r2, [pc, #160]	@ (8108b84 <ai_platform_network_create+0x194>)
 8108ae2:	2301      	movs	r3, #1
 8108ae4:	f8c2 3c08 	str.w	r3, [r2, #3080]	@ 0xc08
 8108ae8:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	@ 0xc08
 8108aec:	2b00      	cmp	r3, #0
 8108aee:	d1fb      	bne.n	8108ae8 <ai_platform_network_create+0xf8>
 8108af0:	4b26      	ldr	r3, [pc, #152]	@ (8108b8c <ai_platform_network_create+0x19c>)
 8108af2:	f8c2 3c00 	str.w	r3, [r2, #3072]	@ 0xc00
 8108af6:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	@ 0xc00
 8108afa:	4b25      	ldr	r3, [pc, #148]	@ (8108b90 <ai_platform_network_create+0x1a0>)
 8108afc:	429a      	cmp	r2, r3
 8108afe:	d022      	beq.n	8108b46 <ai_platform_network_create+0x156>
 8108b00:	e7fe      	b.n	8108b00 <ai_platform_network_create+0x110>
 8108b02:	e7fe      	b.n	8108b02 <ai_platform_network_create+0x112>
 8108b04:	2430      	movs	r4, #48	@ 0x30
 8108b06:	2300      	movs	r3, #0
 8108b08:	6033      	str	r3, [r6, #0]
 8108b0a:	2610      	movs	r6, #16
 8108b0c:	464a      	mov	r2, r9
 8108b0e:	4641      	mov	r1, r8
 8108b10:	4638      	mov	r0, r7
 8108b12:	f001 fb9f 	bl	810a254 <ai_version_get>
 8108b16:	4603      	mov	r3, r0
 8108b18:	2000      	movs	r0, #0
 8108b1a:	f364 0007 	bfi	r0, r4, #0, #8
 8108b1e:	64ab      	str	r3, [r5, #72]	@ 0x48
 8108b20:	f366 201f 	bfi	r0, r6, #8, #24
 8108b24:	e785      	b.n	8108a32 <ai_platform_network_create+0x42>
 8108b26:	f241 0010 	movw	r0, #4112	@ 0x1010
 8108b2a:	e782      	b.n	8108a32 <ai_platform_network_create+0x42>
 8108b2c:	4a16      	ldr	r2, [pc, #88]	@ (8108b88 <ai_platform_network_create+0x198>)
 8108b2e:	2301      	movs	r3, #1
 8108b30:	6093      	str	r3, [r2, #8]
 8108b32:	6893      	ldr	r3, [r2, #8]
 8108b34:	2b00      	cmp	r3, #0
 8108b36:	d1fc      	bne.n	8108b32 <ai_platform_network_create+0x142>
 8108b38:	4b14      	ldr	r3, [pc, #80]	@ (8108b8c <ai_platform_network_create+0x19c>)
 8108b3a:	6013      	str	r3, [r2, #0]
 8108b3c:	6812      	ldr	r2, [r2, #0]
 8108b3e:	4b14      	ldr	r3, [pc, #80]	@ (8108b90 <ai_platform_network_create+0x1a0>)
 8108b40:	429a      	cmp	r2, r3
 8108b42:	d000      	beq.n	8108b46 <ai_platform_network_create+0x156>
 8108b44:	e7fe      	b.n	8108b44 <ai_platform_network_create+0x154>
 8108b46:	f7ff fc6d 	bl	8108424 <_ai_platform_release_crc>
 8108b4a:	2200      	movs	r2, #0
 8108b4c:	4641      	mov	r1, r8
 8108b4e:	4638      	mov	r0, r7
 8108b50:	f001 fb80 	bl	810a254 <ai_version_get>
 8108b54:	2200      	movs	r2, #0
 8108b56:	4604      	mov	r4, r0
 8108b58:	2105      	movs	r1, #5
 8108b5a:	2001      	movs	r0, #1
 8108b5c:	f001 fb7a 	bl	810a254 <ai_version_get>
 8108b60:	4284      	cmp	r4, r0
 8108b62:	d001      	beq.n	8108b68 <ai_platform_network_create+0x178>
 8108b64:	2401      	movs	r4, #1
 8108b66:	e7ce      	b.n	8108b06 <ai_platform_network_create+0x116>
 8108b68:	4b0b      	ldr	r3, [pc, #44]	@ (8108b98 <ai_platform_network_create+0x1a8>)
 8108b6a:	9301      	str	r3, [sp, #4]
 8108b6c:	a801      	add	r0, sp, #4
 8108b6e:	f000 fc23 	bl	81093b8 <ai_check_custom_types>
 8108b72:	b110      	cbz	r0, 8108b7a <ai_platform_network_create+0x18a>
 8108b74:	2600      	movs	r6, #0
 8108b76:	4634      	mov	r4, r6
 8108b78:	e7c8      	b.n	8108b0c <ai_platform_network_create+0x11c>
 8108b7a:	2402      	movs	r4, #2
 8108b7c:	e7c3      	b.n	8108b06 <ai_platform_network_create+0x116>
 8108b7e:	bf00      	nop
 8108b80:	e0042000 	.word	0xe0042000
 8108b84:	58024000 	.word	0x58024000
 8108b88:	40023000 	.word	0x40023000
 8108b8c:	f407a5c2 	.word	0xf407a5c2
 8108b90:	b5e8b5cd 	.word	0xb5e8b5cd
 8108b94:	a1c00100 	.word	0xa1c00100
 8108b98:	84048403 	.word	0x84048403

08108b9c <ai_platform_network_init>:
 8108b9c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8108ba0:	b1f8      	cbz	r0, 8108be2 <ai_platform_network_init+0x46>
 8108ba2:	4b6e      	ldr	r3, [pc, #440]	@ (8108d5c <ai_platform_network_init+0x1c0>)
 8108ba4:	6802      	ldr	r2, [r0, #0]
 8108ba6:	429a      	cmp	r2, r3
 8108ba8:	4604      	mov	r4, r0
 8108baa:	d11a      	bne.n	8108be2 <ai_platform_network_init+0x46>
 8108bac:	460e      	mov	r6, r1
 8108bae:	f7ff fc37 	bl	8108420 <_ai_platform_acquire_crc>
 8108bb2:	4b6b      	ldr	r3, [pc, #428]	@ (8108d60 <ai_platform_network_init+0x1c4>)
 8108bb4:	681b      	ldr	r3, [r3, #0]
 8108bb6:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8108bba:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8108bbe:	d03d      	beq.n	8108c3c <ai_platform_network_init+0xa0>
 8108bc0:	4a68      	ldr	r2, [pc, #416]	@ (8108d64 <ai_platform_network_init+0x1c8>)
 8108bc2:	2301      	movs	r3, #1
 8108bc4:	f8c2 3c08 	str.w	r3, [r2, #3080]	@ 0xc08
 8108bc8:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	@ 0xc08
 8108bcc:	2b00      	cmp	r3, #0
 8108bce:	d1fb      	bne.n	8108bc8 <ai_platform_network_init+0x2c>
 8108bd0:	4b65      	ldr	r3, [pc, #404]	@ (8108d68 <ai_platform_network_init+0x1cc>)
 8108bd2:	f8c2 3c00 	str.w	r3, [r2, #3072]	@ 0xc00
 8108bd6:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	@ 0xc00
 8108bda:	4b64      	ldr	r3, [pc, #400]	@ (8108d6c <ai_platform_network_init+0x1d0>)
 8108bdc:	429a      	cmp	r2, r3
 8108bde:	d039      	beq.n	8108c54 <ai_platform_network_init+0xb8>
 8108be0:	e7fe      	b.n	8108be0 <ai_platform_network_init+0x44>
 8108be2:	f7ff fc1d 	bl	8108420 <_ai_platform_acquire_crc>
 8108be6:	4b5e      	ldr	r3, [pc, #376]	@ (8108d60 <ai_platform_network_init+0x1c4>)
 8108be8:	681b      	ldr	r3, [r3, #0]
 8108bea:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8108bee:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8108bf2:	d010      	beq.n	8108c16 <ai_platform_network_init+0x7a>
 8108bf4:	4a5b      	ldr	r2, [pc, #364]	@ (8108d64 <ai_platform_network_init+0x1c8>)
 8108bf6:	2301      	movs	r3, #1
 8108bf8:	f8c2 3c08 	str.w	r3, [r2, #3080]	@ 0xc08
 8108bfc:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	@ 0xc08
 8108c00:	2b00      	cmp	r3, #0
 8108c02:	d1fb      	bne.n	8108bfc <ai_platform_network_init+0x60>
 8108c04:	4b58      	ldr	r3, [pc, #352]	@ (8108d68 <ai_platform_network_init+0x1cc>)
 8108c06:	f8c2 3c00 	str.w	r3, [r2, #3072]	@ 0xc00
 8108c0a:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	@ 0xc00
 8108c0e:	4b57      	ldr	r3, [pc, #348]	@ (8108d6c <ai_platform_network_init+0x1d0>)
 8108c10:	429a      	cmp	r2, r3
 8108c12:	d00d      	beq.n	8108c30 <ai_platform_network_init+0x94>
 8108c14:	e7fe      	b.n	8108c14 <ai_platform_network_init+0x78>
 8108c16:	4a56      	ldr	r2, [pc, #344]	@ (8108d70 <ai_platform_network_init+0x1d4>)
 8108c18:	2301      	movs	r3, #1
 8108c1a:	6093      	str	r3, [r2, #8]
 8108c1c:	6893      	ldr	r3, [r2, #8]
 8108c1e:	2b00      	cmp	r3, #0
 8108c20:	d1fc      	bne.n	8108c1c <ai_platform_network_init+0x80>
 8108c22:	4b51      	ldr	r3, [pc, #324]	@ (8108d68 <ai_platform_network_init+0x1cc>)
 8108c24:	6013      	str	r3, [r2, #0]
 8108c26:	6812      	ldr	r2, [r2, #0]
 8108c28:	4b50      	ldr	r3, [pc, #320]	@ (8108d6c <ai_platform_network_init+0x1d0>)
 8108c2a:	429a      	cmp	r2, r3
 8108c2c:	d000      	beq.n	8108c30 <ai_platform_network_init+0x94>
 8108c2e:	e7fe      	b.n	8108c2e <ai_platform_network_init+0x92>
 8108c30:	f7ff fbf8 	bl	8108424 <_ai_platform_release_crc>
 8108c34:	2600      	movs	r6, #0
 8108c36:	4630      	mov	r0, r6
 8108c38:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8108c3c:	4a4c      	ldr	r2, [pc, #304]	@ (8108d70 <ai_platform_network_init+0x1d4>)
 8108c3e:	2301      	movs	r3, #1
 8108c40:	6093      	str	r3, [r2, #8]
 8108c42:	6893      	ldr	r3, [r2, #8]
 8108c44:	2b00      	cmp	r3, #0
 8108c46:	d1fc      	bne.n	8108c42 <ai_platform_network_init+0xa6>
 8108c48:	4b47      	ldr	r3, [pc, #284]	@ (8108d68 <ai_platform_network_init+0x1cc>)
 8108c4a:	6013      	str	r3, [r2, #0]
 8108c4c:	6812      	ldr	r2, [r2, #0]
 8108c4e:	4b47      	ldr	r3, [pc, #284]	@ (8108d6c <ai_platform_network_init+0x1d0>)
 8108c50:	429a      	cmp	r2, r3
 8108c52:	d11c      	bne.n	8108c8e <ai_platform_network_init+0xf2>
 8108c54:	f7ff fbe6 	bl	8108424 <_ai_platform_release_crc>
 8108c58:	2e00      	cmp	r6, #0
 8108c5a:	d06f      	beq.n	8108d3c <ai_platform_network_init+0x1a0>
 8108c5c:	4b45      	ldr	r3, [pc, #276]	@ (8108d74 <ai_platform_network_init+0x1d8>)
 8108c5e:	6832      	ldr	r2, [r6, #0]
 8108c60:	429a      	cmp	r2, r3
 8108c62:	d115      	bne.n	8108c90 <ai_platform_network_init+0xf4>
 8108c64:	e9d6 2101 	ldrd	r2, r1, [r6, #4]
 8108c68:	6933      	ldr	r3, [r6, #16]
 8108c6a:	f8b6 e00c 	ldrh.w	lr, [r6, #12]
 8108c6e:	89f7      	ldrh	r7, [r6, #14]
 8108c70:	62a3      	str	r3, [r4, #40]	@ 0x28
 8108c72:	e9c4 2107 	strd	r2, r1, [r4, #28]
 8108c76:	2303      	movs	r3, #3
 8108c78:	84e7      	strh	r7, [r4, #38]	@ 0x26
 8108c7a:	f8a4 e024 	strh.w	lr, [r4, #36]	@ 0x24
 8108c7e:	60e3      	str	r3, [r4, #12]
 8108c80:	4620      	mov	r0, r4
 8108c82:	4626      	mov	r6, r4
 8108c84:	f000 fbc2 	bl	810940c <ai_layers_init_all>
 8108c88:	4630      	mov	r0, r6
 8108c8a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8108c8e:	e7fe      	b.n	8108c8e <ai_platform_network_init+0xf2>
 8108c90:	2101      	movs	r1, #1
 8108c92:	4630      	mov	r0, r6
 8108c94:	4635      	mov	r5, r6
 8108c96:	6876      	ldr	r6, [r6, #4]
 8108c98:	f7ff fb74 	bl	8108384 <ai_buffer_get_size>
 8108c9c:	f105 081c 	add.w	r8, r5, #28
 8108ca0:	4681      	mov	r9, r0
 8108ca2:	2101      	movs	r1, #1
 8108ca4:	4640      	mov	r0, r8
 8108ca6:	6a2f      	ldr	r7, [r5, #32]
 8108ca8:	f7ff fb6c 	bl	8108384 <ai_buffer_get_size>
 8108cac:	f1b9 0f00 	cmp.w	r9, #0
 8108cb0:	d025      	beq.n	8108cfe <ai_platform_network_init+0x162>
 8108cb2:	2201      	movs	r2, #1
 8108cb4:	4696      	mov	lr, r2
 8108cb6:	bb30      	cbnz	r0, 8108d06 <ai_platform_network_init+0x16a>
 8108cb8:	4680      	mov	r8, r0
 8108cba:	4607      	mov	r7, r0
 8108cbc:	b376      	cbz	r6, 8108d1c <ai_platform_network_init+0x180>
 8108cbe:	8be3      	ldrh	r3, [r4, #30]
 8108cc0:	4573      	cmp	r3, lr
 8108cc2:	d323      	bcc.n	8108d0c <ai_platform_network_init+0x170>
 8108cc4:	b142      	cbz	r2, 8108cd8 <ai_platform_network_init+0x13c>
 8108cc6:	46ac      	mov	ip, r5
 8108cc8:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8108ccc:	6a25      	ldr	r5, [r4, #32]
 8108cce:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8108cd0:	e89c 0007 	ldmia.w	ip, {r0, r1, r2}
 8108cd4:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 8108cd8:	8ce3      	ldrh	r3, [r4, #38]	@ 0x26
 8108cda:	f8a4 e01e 	strh.w	lr, [r4, #30]
 8108cde:	2600      	movs	r6, #0
 8108ce0:	42bb      	cmp	r3, r7
 8108ce2:	83a6      	strh	r6, [r4, #28]
 8108ce4:	d323      	bcc.n	8108d2e <ai_platform_network_init+0x192>
 8108ce6:	b37f      	cbz	r7, 8108d48 <ai_platform_network_init+0x1ac>
 8108ce8:	46c4      	mov	ip, r8
 8108cea:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8108cee:	6aa5      	ldr	r5, [r4, #40]	@ 0x28
 8108cf0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8108cf2:	e89c 0007 	ldmia.w	ip, {r0, r1, r2}
 8108cf6:	46b6      	mov	lr, r6
 8108cf8:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 8108cfc:	e7bb      	b.n	8108c76 <ai_platform_network_init+0xda>
 8108cfe:	464a      	mov	r2, r9
 8108d00:	46ce      	mov	lr, r9
 8108d02:	464d      	mov	r5, r9
 8108d04:	e7d7      	b.n	8108cb6 <ai_platform_network_init+0x11a>
 8108d06:	b30f      	cbz	r7, 8108d4c <ai_platform_network_init+0x1b0>
 8108d08:	2701      	movs	r7, #1
 8108d0a:	e7d7      	b.n	8108cbc <ai_platform_network_init+0x120>
 8108d0c:	2212      	movs	r2, #18
 8108d0e:	2116      	movs	r1, #22
 8108d10:	f104 0010 	add.w	r0, r4, #16
 8108d14:	f000 fb44 	bl	81093a0 <core_set_error>
 8108d18:	2600      	movs	r6, #0
 8108d1a:	e78c      	b.n	8108c36 <ai_platform_network_init+0x9a>
 8108d1c:	f1b9 0f00 	cmp.w	r9, #0
 8108d20:	d0cd      	beq.n	8108cbe <ai_platform_network_init+0x122>
 8108d22:	2110      	movs	r1, #16
 8108d24:	2212      	movs	r2, #18
 8108d26:	1860      	adds	r0, r4, r1
 8108d28:	f000 fb3a 	bl	81093a0 <core_set_error>
 8108d2c:	e783      	b.n	8108c36 <ai_platform_network_init+0x9a>
 8108d2e:	2213      	movs	r2, #19
 8108d30:	2116      	movs	r1, #22
 8108d32:	f104 0010 	add.w	r0, r4, #16
 8108d36:	f000 fb33 	bl	81093a0 <core_set_error>
 8108d3a:	e77c      	b.n	8108c36 <ai_platform_network_init+0x9a>
 8108d3c:	2110      	movs	r1, #16
 8108d3e:	2211      	movs	r2, #17
 8108d40:	1860      	adds	r0, r4, r1
 8108d42:	f000 fb2d 	bl	81093a0 <core_set_error>
 8108d46:	e776      	b.n	8108c36 <ai_platform_network_init+0x9a>
 8108d48:	46be      	mov	lr, r7
 8108d4a:	e794      	b.n	8108c76 <ai_platform_network_init+0xda>
 8108d4c:	2110      	movs	r1, #16
 8108d4e:	2213      	movs	r2, #19
 8108d50:	1860      	adds	r0, r4, r1
 8108d52:	f000 fb25 	bl	81093a0 <core_set_error>
 8108d56:	463e      	mov	r6, r7
 8108d58:	e76d      	b.n	8108c36 <ai_platform_network_init+0x9a>
 8108d5a:	bf00      	nop
 8108d5c:	a1c00100 	.word	0xa1c00100
 8108d60:	e0042000 	.word	0xe0042000
 8108d64:	58024000 	.word	0x58024000
 8108d68:	f407a5c2 	.word	0xf407a5c2
 8108d6c:	b5e8b5cd 	.word	0xb5e8b5cd
 8108d70:	40023000 	.word	0x40023000
 8108d74:	a1facade 	.word	0xa1facade

08108d78 <ai_platform_network_post_init>:
 8108d78:	b538      	push	{r3, r4, r5, lr}
 8108d7a:	b1f0      	cbz	r0, 8108dba <ai_platform_network_post_init+0x42>
 8108d7c:	4b3c      	ldr	r3, [pc, #240]	@ (8108e70 <ai_platform_network_post_init+0xf8>)
 8108d7e:	6802      	ldr	r2, [r0, #0]
 8108d80:	429a      	cmp	r2, r3
 8108d82:	4604      	mov	r4, r0
 8108d84:	d119      	bne.n	8108dba <ai_platform_network_post_init+0x42>
 8108d86:	f7ff fb4b 	bl	8108420 <_ai_platform_acquire_crc>
 8108d8a:	4b3a      	ldr	r3, [pc, #232]	@ (8108e74 <ai_platform_network_post_init+0xfc>)
 8108d8c:	681b      	ldr	r3, [r3, #0]
 8108d8e:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8108d92:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8108d96:	d03b      	beq.n	8108e10 <ai_platform_network_post_init+0x98>
 8108d98:	4a37      	ldr	r2, [pc, #220]	@ (8108e78 <ai_platform_network_post_init+0x100>)
 8108d9a:	2301      	movs	r3, #1
 8108d9c:	f8c2 3c08 	str.w	r3, [r2, #3080]	@ 0xc08
 8108da0:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	@ 0xc08
 8108da4:	2b00      	cmp	r3, #0
 8108da6:	d1fb      	bne.n	8108da0 <ai_platform_network_post_init+0x28>
 8108da8:	4b34      	ldr	r3, [pc, #208]	@ (8108e7c <ai_platform_network_post_init+0x104>)
 8108daa:	f8c2 3c00 	str.w	r3, [r2, #3072]	@ 0xc00
 8108dae:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	@ 0xc00
 8108db2:	4b33      	ldr	r3, [pc, #204]	@ (8108e80 <ai_platform_network_post_init+0x108>)
 8108db4:	429a      	cmp	r2, r3
 8108db6:	d037      	beq.n	8108e28 <ai_platform_network_post_init+0xb0>
 8108db8:	e7fe      	b.n	8108db8 <ai_platform_network_post_init+0x40>
 8108dba:	f7ff fb31 	bl	8108420 <_ai_platform_acquire_crc>
 8108dbe:	4b2d      	ldr	r3, [pc, #180]	@ (8108e74 <ai_platform_network_post_init+0xfc>)
 8108dc0:	681b      	ldr	r3, [r3, #0]
 8108dc2:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8108dc6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8108dca:	d010      	beq.n	8108dee <ai_platform_network_post_init+0x76>
 8108dcc:	4a2a      	ldr	r2, [pc, #168]	@ (8108e78 <ai_platform_network_post_init+0x100>)
 8108dce:	2301      	movs	r3, #1
 8108dd0:	f8c2 3c08 	str.w	r3, [r2, #3080]	@ 0xc08
 8108dd4:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	@ 0xc08
 8108dd8:	2b00      	cmp	r3, #0
 8108dda:	d1fb      	bne.n	8108dd4 <ai_platform_network_post_init+0x5c>
 8108ddc:	4b27      	ldr	r3, [pc, #156]	@ (8108e7c <ai_platform_network_post_init+0x104>)
 8108dde:	f8c2 3c00 	str.w	r3, [r2, #3072]	@ 0xc00
 8108de2:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	@ 0xc00
 8108de6:	4b26      	ldr	r3, [pc, #152]	@ (8108e80 <ai_platform_network_post_init+0x108>)
 8108de8:	429a      	cmp	r2, r3
 8108dea:	d00d      	beq.n	8108e08 <ai_platform_network_post_init+0x90>
 8108dec:	e7fe      	b.n	8108dec <ai_platform_network_post_init+0x74>
 8108dee:	4a25      	ldr	r2, [pc, #148]	@ (8108e84 <ai_platform_network_post_init+0x10c>)
 8108df0:	2301      	movs	r3, #1
 8108df2:	6093      	str	r3, [r2, #8]
 8108df4:	6893      	ldr	r3, [r2, #8]
 8108df6:	2b00      	cmp	r3, #0
 8108df8:	d1fc      	bne.n	8108df4 <ai_platform_network_post_init+0x7c>
 8108dfa:	4b20      	ldr	r3, [pc, #128]	@ (8108e7c <ai_platform_network_post_init+0x104>)
 8108dfc:	6013      	str	r3, [r2, #0]
 8108dfe:	6812      	ldr	r2, [r2, #0]
 8108e00:	4b1f      	ldr	r3, [pc, #124]	@ (8108e80 <ai_platform_network_post_init+0x108>)
 8108e02:	429a      	cmp	r2, r3
 8108e04:	d000      	beq.n	8108e08 <ai_platform_network_post_init+0x90>
 8108e06:	e7fe      	b.n	8108e06 <ai_platform_network_post_init+0x8e>
 8108e08:	f7ff fb0c 	bl	8108424 <_ai_platform_release_crc>
 8108e0c:	2000      	movs	r0, #0
 8108e0e:	bd38      	pop	{r3, r4, r5, pc}
 8108e10:	4a1c      	ldr	r2, [pc, #112]	@ (8108e84 <ai_platform_network_post_init+0x10c>)
 8108e12:	2301      	movs	r3, #1
 8108e14:	6093      	str	r3, [r2, #8]
 8108e16:	6893      	ldr	r3, [r2, #8]
 8108e18:	2b00      	cmp	r3, #0
 8108e1a:	d1fc      	bne.n	8108e16 <ai_platform_network_post_init+0x9e>
 8108e1c:	4b17      	ldr	r3, [pc, #92]	@ (8108e7c <ai_platform_network_post_init+0x104>)
 8108e1e:	6013      	str	r3, [r2, #0]
 8108e20:	6812      	ldr	r2, [r2, #0]
 8108e22:	4b17      	ldr	r3, [pc, #92]	@ (8108e80 <ai_platform_network_post_init+0x108>)
 8108e24:	429a      	cmp	r2, r3
 8108e26:	d11a      	bne.n	8108e5e <ai_platform_network_post_init+0xe6>
 8108e28:	f7ff fafc 	bl	8108424 <_ai_platform_release_crc>
 8108e2c:	68e3      	ldr	r3, [r4, #12]
 8108e2e:	f013 0502 	ands.w	r5, r3, #2
 8108e32:	d015      	beq.n	8108e60 <ai_platform_network_post_init+0xe8>
 8108e34:	4620      	mov	r0, r4
 8108e36:	f000 faf7 	bl	8109428 <ai_layers_post_init_all>
 8108e3a:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8108e3c:	b16b      	cbz	r3, 8108e5a <ai_platform_network_post_init+0xe2>
 8108e3e:	6b65      	ldr	r5, [r4, #52]	@ 0x34
 8108e40:	e007      	b.n	8108e52 <ai_platform_network_post_init+0xda>
 8108e42:	e9d4 320f 	ldrd	r3, r2, [r4, #60]	@ 0x3c
 8108e46:	4798      	blx	r3
 8108e48:	692b      	ldr	r3, [r5, #16]
 8108e4a:	42ab      	cmp	r3, r5
 8108e4c:	d005      	beq.n	8108e5a <ai_platform_network_post_init+0xe2>
 8108e4e:	b123      	cbz	r3, 8108e5a <ai_platform_network_post_init+0xe2>
 8108e50:	461d      	mov	r5, r3
 8108e52:	4629      	mov	r1, r5
 8108e54:	2000      	movs	r0, #0
 8108e56:	2d00      	cmp	r5, #0
 8108e58:	d1f3      	bne.n	8108e42 <ai_platform_network_post_init+0xca>
 8108e5a:	2001      	movs	r0, #1
 8108e5c:	bd38      	pop	{r3, r4, r5, pc}
 8108e5e:	e7fe      	b.n	8108e5e <ai_platform_network_post_init+0xe6>
 8108e60:	2210      	movs	r2, #16
 8108e62:	2111      	movs	r1, #17
 8108e64:	18a0      	adds	r0, r4, r2
 8108e66:	f000 fa9b 	bl	81093a0 <core_set_error>
 8108e6a:	4628      	mov	r0, r5
 8108e6c:	bd38      	pop	{r3, r4, r5, pc}
 8108e6e:	bf00      	nop
 8108e70:	a1c00100 	.word	0xa1c00100
 8108e74:	e0042000 	.word	0xe0042000
 8108e78:	58024000 	.word	0x58024000
 8108e7c:	f407a5c2 	.word	0xf407a5c2
 8108e80:	b5e8b5cd 	.word	0xb5e8b5cd
 8108e84:	40023000 	.word	0x40023000

08108e88 <ai_platform_network_process>:
 8108e88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8108e8c:	460e      	mov	r6, r1
 8108e8e:	b085      	sub	sp, #20
 8108e90:	4693      	mov	fp, r2
 8108e92:	4605      	mov	r5, r0
 8108e94:	b120      	cbz	r0, 8108ea0 <ai_platform_network_process+0x18>
 8108e96:	4bb8      	ldr	r3, [pc, #736]	@ (8109178 <ai_platform_network_process+0x2f0>)
 8108e98:	6802      	ldr	r2, [r0, #0]
 8108e9a:	429a      	cmp	r2, r3
 8108e9c:	bf18      	it	ne
 8108e9e:	2500      	movne	r5, #0
 8108ea0:	f7ff fabe 	bl	8108420 <_ai_platform_acquire_crc>
 8108ea4:	4bb5      	ldr	r3, [pc, #724]	@ (810917c <ai_platform_network_process+0x2f4>)
 8108ea6:	681b      	ldr	r3, [r3, #0]
 8108ea8:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8108eac:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8108eb0:	d010      	beq.n	8108ed4 <ai_platform_network_process+0x4c>
 8108eb2:	4ab3      	ldr	r2, [pc, #716]	@ (8109180 <ai_platform_network_process+0x2f8>)
 8108eb4:	2301      	movs	r3, #1
 8108eb6:	f8c2 3c08 	str.w	r3, [r2, #3080]	@ 0xc08
 8108eba:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	@ 0xc08
 8108ebe:	2b00      	cmp	r3, #0
 8108ec0:	d1fb      	bne.n	8108eba <ai_platform_network_process+0x32>
 8108ec2:	4bb0      	ldr	r3, [pc, #704]	@ (8109184 <ai_platform_network_process+0x2fc>)
 8108ec4:	f8c2 3c00 	str.w	r3, [r2, #3072]	@ 0xc00
 8108ec8:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	@ 0xc00
 8108ecc:	4bae      	ldr	r3, [pc, #696]	@ (8109188 <ai_platform_network_process+0x300>)
 8108ece:	429a      	cmp	r2, r3
 8108ed0:	d00d      	beq.n	8108eee <ai_platform_network_process+0x66>
 8108ed2:	e7fe      	b.n	8108ed2 <ai_platform_network_process+0x4a>
 8108ed4:	4aad      	ldr	r2, [pc, #692]	@ (810918c <ai_platform_network_process+0x304>)
 8108ed6:	2301      	movs	r3, #1
 8108ed8:	6093      	str	r3, [r2, #8]
 8108eda:	6893      	ldr	r3, [r2, #8]
 8108edc:	2b00      	cmp	r3, #0
 8108ede:	d1fc      	bne.n	8108eda <ai_platform_network_process+0x52>
 8108ee0:	4ba8      	ldr	r3, [pc, #672]	@ (8109184 <ai_platform_network_process+0x2fc>)
 8108ee2:	6013      	str	r3, [r2, #0]
 8108ee4:	6812      	ldr	r2, [r2, #0]
 8108ee6:	4ba8      	ldr	r3, [pc, #672]	@ (8109188 <ai_platform_network_process+0x300>)
 8108ee8:	429a      	cmp	r2, r3
 8108eea:	f040 812c 	bne.w	8109146 <ai_platform_network_process+0x2be>
 8108eee:	f7ff fa99 	bl	8108424 <_ai_platform_release_crc>
 8108ef2:	2d00      	cmp	r5, #0
 8108ef4:	f000 8154 	beq.w	81091a0 <ai_platform_network_process+0x318>
 8108ef8:	8dab      	ldrh	r3, [r5, #44]	@ 0x2c
 8108efa:	2b00      	cmp	r3, #0
 8108efc:	f000 8124 	beq.w	8109148 <ai_platform_network_process+0x2c0>
 8108f00:	68eb      	ldr	r3, [r5, #12]
 8108f02:	f8d5 a030 	ldr.w	sl, [r5, #48]	@ 0x30
 8108f06:	f003 0303 	and.w	r3, r3, #3
 8108f0a:	2700      	movs	r7, #0
 8108f0c:	2b03      	cmp	r3, #3
 8108f0e:	616f      	str	r7, [r5, #20]
 8108f10:	f040 813e 	bne.w	8109190 <ai_platform_network_process+0x308>
 8108f14:	2e00      	cmp	r6, #0
 8108f16:	f000 811d 	beq.w	8109154 <ai_platform_network_process+0x2cc>
 8108f1a:	f1ba 0f00 	cmp.w	sl, #0
 8108f1e:	f000 8119 	beq.w	8109154 <ai_platform_network_process+0x2cc>
 8108f22:	f8ba 3000 	ldrh.w	r3, [sl]
 8108f26:	2b00      	cmp	r3, #0
 8108f28:	f000 8114 	beq.w	8109154 <ai_platform_network_process+0x2cc>
 8108f2c:	69b3      	ldr	r3, [r6, #24]
 8108f2e:	f8cd b00c 	str.w	fp, [sp, #12]
 8108f32:	681b      	ldr	r3, [r3, #0]
 8108f34:	e9cd 3501 	strd	r3, r5, [sp, #4]
 8108f38:	f8da 3004 	ldr.w	r3, [sl, #4]
 8108f3c:	2b00      	cmp	r3, #0
 8108f3e:	d072      	beq.n	8109026 <ai_platform_network_process+0x19e>
 8108f40:	f853 4027 	ldr.w	r4, [r3, r7, lsl #2]
 8108f44:	2c00      	cmp	r4, #0
 8108f46:	d06e      	beq.n	8109026 <ai_platform_network_process+0x19e>
 8108f48:	f8da 3008 	ldr.w	r3, [sl, #8]
 8108f4c:	f8d3 9000 	ldr.w	r9, [r3]
 8108f50:	eb19 1807 	adds.w	r8, r9, r7, lsl #4
 8108f54:	ea4f 1b07 	mov.w	fp, r7, lsl #4
 8108f58:	f000 81de 	beq.w	8109318 <ai_platform_network_process+0x490>
 8108f5c:	69a3      	ldr	r3, [r4, #24]
 8108f5e:	2101      	movs	r1, #1
 8108f60:	4630      	mov	r0, r6
 8108f62:	685d      	ldr	r5, [r3, #4]
 8108f64:	f7ff fa0e 	bl	8108384 <ai_buffer_get_size>
 8108f68:	4285      	cmp	r5, r0
 8108f6a:	f0c0 811b 	bcc.w	81091a4 <ai_platform_network_process+0x31c>
 8108f6e:	68e0      	ldr	r0, [r4, #12]
 8108f70:	69b1      	ldr	r1, [r6, #24]
 8108f72:	68c2      	ldr	r2, [r0, #12]
 8108f74:	68cb      	ldr	r3, [r1, #12]
 8108f76:	429a      	cmp	r2, r3
 8108f78:	f040 8114 	bne.w	81091a4 <ai_platform_network_process+0x31c>
 8108f7c:	6882      	ldr	r2, [r0, #8]
 8108f7e:	688b      	ldr	r3, [r1, #8]
 8108f80:	429a      	cmp	r2, r3
 8108f82:	f040 810f 	bne.w	81091a4 <ai_platform_network_process+0x31c>
 8108f86:	6842      	ldr	r2, [r0, #4]
 8108f88:	684b      	ldr	r3, [r1, #4]
 8108f8a:	429a      	cmp	r2, r3
 8108f8c:	f040 810a 	bne.w	81091a4 <ai_platform_network_process+0x31c>
 8108f90:	69a3      	ldr	r3, [r4, #24]
 8108f92:	e9d3 0100 	ldrd	r0, r1, [r3]
 8108f96:	f001 f94b 	bl	810a230 <ai_array_get_data_byte_size>
 8108f9a:	4605      	mov	r5, r0
 8108f9c:	4620      	mov	r0, r4
 8108f9e:	f001 f95f 	bl	810a260 <get_tensor_byte_size>
 8108fa2:	4285      	cmp	r5, r0
 8108fa4:	f0c0 80fe 	bcc.w	81091a4 <ai_platform_network_process+0x31c>
 8108fa8:	69a3      	ldr	r3, [r4, #24]
 8108faa:	6818      	ldr	r0, [r3, #0]
 8108fac:	f001 f8ac 	bl	810a108 <ai_array_to_buffer_fmt>
 8108fb0:	6833      	ldr	r3, [r6, #0]
 8108fb2:	4058      	eors	r0, r3
 8108fb4:	f030 407e 	bics.w	r0, r0, #4261412864	@ 0xfe000000
 8108fb8:	f040 81b9 	bne.w	810932e <ai_platform_network_process+0x4a6>
 8108fbc:	6873      	ldr	r3, [r6, #4]
 8108fbe:	2b00      	cmp	r3, #0
 8108fc0:	f000 81ac 	beq.w	810931c <ai_platform_network_process+0x494>
 8108fc4:	69b3      	ldr	r3, [r6, #24]
 8108fc6:	681b      	ldr	r3, [r3, #0]
 8108fc8:	2b00      	cmp	r3, #0
 8108fca:	f000 819c 	beq.w	8109306 <ai_platform_network_process+0x47e>
 8108fce:	9a01      	ldr	r2, [sp, #4]
 8108fd0:	429a      	cmp	r2, r3
 8108fd2:	bf38      	it	cc
 8108fd4:	461a      	movcc	r2, r3
 8108fd6:	4620      	mov	r0, r4
 8108fd8:	9201      	str	r2, [sp, #4]
 8108fda:	f001 f941 	bl	810a260 <get_tensor_byte_size>
 8108fde:	f8c8 0008 	str.w	r0, [r8, #8]
 8108fe2:	69b3      	ldr	r3, [r6, #24]
 8108fe4:	681b      	ldr	r3, [r3, #0]
 8108fe6:	fb00 f303 	mul.w	r3, r0, r3
 8108fea:	f8c8 300c 	str.w	r3, [r8, #12]
 8108fee:	6871      	ldr	r1, [r6, #4]
 8108ff0:	f8c8 1004 	str.w	r1, [r8, #4]
 8108ff4:	440b      	add	r3, r1
 8108ff6:	f849 300b 	str.w	r3, [r9, fp]
 8108ffa:	69a0      	ldr	r0, [r4, #24]
 8108ffc:	6803      	ldr	r3, [r0, #0]
 8108ffe:	009a      	lsls	r2, r3, #2
 8109000:	f107 0701 	add.w	r7, r7, #1
 8109004:	f106 061c 	add.w	r6, r6, #28
 8109008:	f100 80af 	bmi.w	810916a <ai_platform_network_process+0x2e2>
 810900c:	e9d0 3202 	ldrd	r3, r2, [r0, #8]
 8109010:	1a9b      	subs	r3, r3, r2
 8109012:	4419      	add	r1, r3
 8109014:	6081      	str	r1, [r0, #8]
 8109016:	69a3      	ldr	r3, [r4, #24]
 8109018:	f8d8 2004 	ldr.w	r2, [r8, #4]
 810901c:	60da      	str	r2, [r3, #12]
 810901e:	f8ba 3000 	ldrh.w	r3, [sl]
 8109022:	42bb      	cmp	r3, r7
 8109024:	d888      	bhi.n	8108f38 <ai_platform_network_process+0xb0>
 8109026:	e9dd 5b02 	ldrd	r5, fp, [sp, #8]
 810902a:	8daa      	ldrh	r2, [r5, #44]	@ 0x2c
 810902c:	f1bb 0f00 	cmp.w	fp, #0
 8109030:	f000 8186 	beq.w	8109340 <ai_platform_network_process+0x4b8>
 8109034:	2a01      	cmp	r2, #1
 8109036:	f240 815e 	bls.w	81092f6 <ai_platform_network_process+0x46e>
 810903a:	f8d5 9030 	ldr.w	r9, [r5, #48]	@ 0x30
 810903e:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 8109042:	2b00      	cmp	r3, #0
 8109044:	f000 8157 	beq.w	81092f6 <ai_platform_network_process+0x46e>
 8109048:	465e      	mov	r6, fp
 810904a:	2700      	movs	r7, #0
 810904c:	462c      	mov	r4, r5
 810904e:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8109052:	2b00      	cmp	r3, #0
 8109054:	f000 80b4 	beq.w	81091c0 <ai_platform_network_process+0x338>
 8109058:	f853 5027 	ldr.w	r5, [r3, r7, lsl #2]
 810905c:	2d00      	cmp	r5, #0
 810905e:	f000 80af 	beq.w	81091c0 <ai_platform_network_process+0x338>
 8109062:	f8d9 3014 	ldr.w	r3, [r9, #20]
 8109066:	f8d3 8000 	ldr.w	r8, [r3]
 810906a:	eb18 1a07 	adds.w	sl, r8, r7, lsl #4
 810906e:	ea4f 1b07 	mov.w	fp, r7, lsl #4
 8109072:	f000 8171 	beq.w	8109358 <ai_platform_network_process+0x4d0>
 8109076:	69ab      	ldr	r3, [r5, #24]
 8109078:	2101      	movs	r1, #1
 810907a:	685b      	ldr	r3, [r3, #4]
 810907c:	9302      	str	r3, [sp, #8]
 810907e:	4630      	mov	r0, r6
 8109080:	f7ff f980 	bl	8108384 <ai_buffer_get_size>
 8109084:	9b02      	ldr	r3, [sp, #8]
 8109086:	4283      	cmp	r3, r0
 8109088:	f0c0 8134 	bcc.w	81092f4 <ai_platform_network_process+0x46c>
 810908c:	68e8      	ldr	r0, [r5, #12]
 810908e:	69b1      	ldr	r1, [r6, #24]
 8109090:	68c2      	ldr	r2, [r0, #12]
 8109092:	68cb      	ldr	r3, [r1, #12]
 8109094:	429a      	cmp	r2, r3
 8109096:	f040 812d 	bne.w	81092f4 <ai_platform_network_process+0x46c>
 810909a:	6882      	ldr	r2, [r0, #8]
 810909c:	688b      	ldr	r3, [r1, #8]
 810909e:	429a      	cmp	r2, r3
 81090a0:	f040 8128 	bne.w	81092f4 <ai_platform_network_process+0x46c>
 81090a4:	6842      	ldr	r2, [r0, #4]
 81090a6:	684b      	ldr	r3, [r1, #4]
 81090a8:	429a      	cmp	r2, r3
 81090aa:	f040 8123 	bne.w	81092f4 <ai_platform_network_process+0x46c>
 81090ae:	69ab      	ldr	r3, [r5, #24]
 81090b0:	e9d3 0100 	ldrd	r0, r1, [r3]
 81090b4:	f001 f8bc 	bl	810a230 <ai_array_get_data_byte_size>
 81090b8:	9002      	str	r0, [sp, #8]
 81090ba:	4628      	mov	r0, r5
 81090bc:	f001 f8d0 	bl	810a260 <get_tensor_byte_size>
 81090c0:	9b02      	ldr	r3, [sp, #8]
 81090c2:	4283      	cmp	r3, r0
 81090c4:	f0c0 8116 	bcc.w	81092f4 <ai_platform_network_process+0x46c>
 81090c8:	69ab      	ldr	r3, [r5, #24]
 81090ca:	6818      	ldr	r0, [r3, #0]
 81090cc:	f001 f81c 	bl	810a108 <ai_array_to_buffer_fmt>
 81090d0:	6833      	ldr	r3, [r6, #0]
 81090d2:	4058      	eors	r0, r3
 81090d4:	f030 407e 	bics.w	r0, r0, #4261412864	@ 0xfe000000
 81090d8:	f040 8136 	bne.w	8109348 <ai_platform_network_process+0x4c0>
 81090dc:	6873      	ldr	r3, [r6, #4]
 81090de:	2b00      	cmp	r3, #0
 81090e0:	f000 814d 	beq.w	810937e <ai_platform_network_process+0x4f6>
 81090e4:	69b3      	ldr	r3, [r6, #24]
 81090e6:	681b      	ldr	r3, [r3, #0]
 81090e8:	2b00      	cmp	r3, #0
 81090ea:	f000 813f 	beq.w	810936c <ai_platform_network_process+0x4e4>
 81090ee:	9a01      	ldr	r2, [sp, #4]
 81090f0:	429a      	cmp	r2, r3
 81090f2:	bf38      	it	cc
 81090f4:	461a      	movcc	r2, r3
 81090f6:	4628      	mov	r0, r5
 81090f8:	9201      	str	r2, [sp, #4]
 81090fa:	f001 f8b1 	bl	810a260 <get_tensor_byte_size>
 81090fe:	f8ca 0008 	str.w	r0, [sl, #8]
 8109102:	69b3      	ldr	r3, [r6, #24]
 8109104:	681b      	ldr	r3, [r3, #0]
 8109106:	fb00 f303 	mul.w	r3, r0, r3
 810910a:	f8ca 300c 	str.w	r3, [sl, #12]
 810910e:	6871      	ldr	r1, [r6, #4]
 8109110:	f8ca 1004 	str.w	r1, [sl, #4]
 8109114:	440b      	add	r3, r1
 8109116:	f848 300b 	str.w	r3, [r8, fp]
 810911a:	69a8      	ldr	r0, [r5, #24]
 810911c:	6803      	ldr	r3, [r0, #0]
 810911e:	009b      	lsls	r3, r3, #2
 8109120:	f107 0701 	add.w	r7, r7, #1
 8109124:	f106 061c 	add.w	r6, r6, #28
 8109128:	d445      	bmi.n	81091b6 <ai_platform_network_process+0x32e>
 810912a:	e9d0 3202 	ldrd	r3, r2, [r0, #8]
 810912e:	1a9b      	subs	r3, r3, r2
 8109130:	4419      	add	r1, r3
 8109132:	6081      	str	r1, [r0, #8]
 8109134:	69ab      	ldr	r3, [r5, #24]
 8109136:	f8da 2004 	ldr.w	r2, [sl, #4]
 810913a:	60da      	str	r2, [r3, #12]
 810913c:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 8109140:	429f      	cmp	r7, r3
 8109142:	d384      	bcc.n	810904e <ai_platform_network_process+0x1c6>
 8109144:	e03c      	b.n	81091c0 <ai_platform_network_process+0x338>
 8109146:	e7fe      	b.n	8109146 <ai_platform_network_process+0x2be>
 8109148:	68ea      	ldr	r2, [r5, #12]
 810914a:	616b      	str	r3, [r5, #20]
 810914c:	f002 0203 	and.w	r2, r2, #3
 8109150:	2a03      	cmp	r2, #3
 8109152:	d11d      	bne.n	8109190 <ai_platform_network_process+0x308>
 8109154:	2217      	movs	r2, #23
 8109156:	2112      	movs	r1, #18
 8109158:	f105 0010 	add.w	r0, r5, #16
 810915c:	f000 f920 	bl	81093a0 <core_set_error>
 8109160:	2400      	movs	r4, #0
 8109162:	4620      	mov	r0, r4
 8109164:	b005      	add	sp, #20
 8109166:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 810916a:	f8ba 3000 	ldrh.w	r3, [sl]
 810916e:	429f      	cmp	r7, r3
 8109170:	f4ff aee2 	bcc.w	8108f38 <ai_platform_network_process+0xb0>
 8109174:	e757      	b.n	8109026 <ai_platform_network_process+0x19e>
 8109176:	bf00      	nop
 8109178:	a1c00100 	.word	0xa1c00100
 810917c:	e0042000 	.word	0xe0042000
 8109180:	58024000 	.word	0x58024000
 8109184:	f407a5c2 	.word	0xf407a5c2
 8109188:	b5e8b5cd 	.word	0xb5e8b5cd
 810918c:	40023000 	.word	0x40023000
 8109190:	2230      	movs	r2, #48	@ 0x30
 8109192:	2111      	movs	r1, #17
 8109194:	f105 0010 	add.w	r0, r5, #16
 8109198:	f000 f902 	bl	81093a0 <core_set_error>
 810919c:	2400      	movs	r4, #0
 810919e:	e7e0      	b.n	8109162 <ai_platform_network_process+0x2da>
 81091a0:	462c      	mov	r4, r5
 81091a2:	e7de      	b.n	8109162 <ai_platform_network_process+0x2da>
 81091a4:	9d02      	ldr	r5, [sp, #8]
 81091a6:	2218      	movs	r2, #24
 81091a8:	2112      	movs	r1, #18
 81091aa:	f105 0010 	add.w	r0, r5, #16
 81091ae:	f000 f8f7 	bl	81093a0 <core_set_error>
 81091b2:	2400      	movs	r4, #0
 81091b4:	e7d5      	b.n	8109162 <ai_platform_network_process+0x2da>
 81091b6:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 81091ba:	429f      	cmp	r7, r3
 81091bc:	f4ff af47 	bcc.w	810904e <ai_platform_network_process+0x1c6>
 81091c0:	f8bd 3004 	ldrh.w	r3, [sp, #4]
 81091c4:	8da2      	ldrh	r2, [r4, #44]	@ 0x2c
 81091c6:	82a3      	strh	r3, [r4, #20]
 81091c8:	4625      	mov	r5, r4
 81091ca:	2a00      	cmp	r2, #0
 81091cc:	f040 808c 	bne.w	81092e8 <ai_platform_network_process+0x460>
 81091d0:	4616      	mov	r6, r2
 81091d2:	4617      	mov	r7, r2
 81091d4:	8aec      	ldrh	r4, [r5, #22]
 81091d6:	429c      	cmp	r4, r3
 81091d8:	bf38      	it	cc
 81091da:	46ab      	movcc	fp, r5
 81091dc:	d2c1      	bcs.n	8109162 <ai_platform_network_process+0x2da>
 81091de:	2e00      	cmp	r6, #0
 81091e0:	d030      	beq.n	8109244 <ai_platform_network_process+0x3bc>
 81091e2:	f04f 0800 	mov.w	r8, #0
 81091e6:	e014      	b.n	8109212 <ai_platform_network_process+0x38a>
 81091e8:	6882      	ldr	r2, [r0, #8]
 81091ea:	68c5      	ldr	r5, [r0, #12]
 81091ec:	6863      	ldr	r3, [r4, #4]
 81091ee:	1b52      	subs	r2, r2, r5
 81091f0:	4413      	add	r3, r2
 81091f2:	6083      	str	r3, [r0, #8]
 81091f4:	698b      	ldr	r3, [r1, #24]
 81091f6:	6862      	ldr	r2, [r4, #4]
 81091f8:	60da      	str	r2, [r3, #12]
 81091fa:	e9d4 3101 	ldrd	r3, r1, [r4, #4]
 81091fe:	f859 200a 	ldr.w	r2, [r9, sl]
 8109202:	440b      	add	r3, r1
 8109204:	4293      	cmp	r3, r2
 8109206:	bf24      	itt	cs
 8109208:	68e3      	ldrcs	r3, [r4, #12]
 810920a:	1ad3      	subcs	r3, r2, r3
 810920c:	6063      	str	r3, [r4, #4]
 810920e:	f108 0801 	add.w	r8, r8, #1
 8109212:	8833      	ldrh	r3, [r6, #0]
 8109214:	4543      	cmp	r3, r8
 8109216:	ea4f 1a08 	mov.w	sl, r8, lsl #4
 810921a:	d913      	bls.n	8109244 <ai_platform_network_process+0x3bc>
 810921c:	6873      	ldr	r3, [r6, #4]
 810921e:	b18b      	cbz	r3, 8109244 <ai_platform_network_process+0x3bc>
 8109220:	f853 1028 	ldr.w	r1, [r3, r8, lsl #2]
 8109224:	b171      	cbz	r1, 8109244 <ai_platform_network_process+0x3bc>
 8109226:	6988      	ldr	r0, [r1, #24]
 8109228:	68b2      	ldr	r2, [r6, #8]
 810922a:	6803      	ldr	r3, [r0, #0]
 810922c:	f8d2 9000 	ldr.w	r9, [r2]
 8109230:	009d      	lsls	r5, r3, #2
 8109232:	eb09 1408 	add.w	r4, r9, r8, lsl #4
 8109236:	d5d7      	bpl.n	81091e8 <ai_platform_network_process+0x360>
 8109238:	6881      	ldr	r1, [r0, #8]
 810923a:	68a2      	ldr	r2, [r4, #8]
 810923c:	6860      	ldr	r0, [r4, #4]
 810923e:	f000 fedd 	bl	8109ffc <st_int8_copy>
 8109242:	e7da      	b.n	81091fa <ai_platform_network_process+0x372>
 8109244:	4658      	mov	r0, fp
 8109246:	f000 f903 	bl	8109450 <ai_layers_forward_all>
 810924a:	2f00      	cmp	r7, #0
 810924c:	d03d      	beq.n	81092ca <ai_platform_network_process+0x442>
 810924e:	2400      	movs	r4, #0
 8109250:	e016      	b.n	8109280 <ai_platform_network_process+0x3f8>
 8109252:	e9d8 3201 	ldrd	r3, r2, [r8, #4]
 8109256:	f859 100a 	ldr.w	r1, [r9, sl]
 810925a:	4413      	add	r3, r2
 810925c:	428b      	cmp	r3, r1
 810925e:	bf24      	itt	cs
 8109260:	f8d8 300c 	ldrcs.w	r3, [r8, #12]
 8109264:	1acb      	subcs	r3, r1, r3
 8109266:	f8c8 3004 	str.w	r3, [r8, #4]
 810926a:	6981      	ldr	r1, [r0, #24]
 810926c:	e9d1 2502 	ldrd	r2, r5, [r1, #8]
 8109270:	1b52      	subs	r2, r2, r5
 8109272:	4413      	add	r3, r2
 8109274:	608b      	str	r3, [r1, #8]
 8109276:	6983      	ldr	r3, [r0, #24]
 8109278:	f8d8 2004 	ldr.w	r2, [r8, #4]
 810927c:	60da      	str	r2, [r3, #12]
 810927e:	3401      	adds	r4, #1
 8109280:	883b      	ldrh	r3, [r7, #0]
 8109282:	42a3      	cmp	r3, r4
 8109284:	d921      	bls.n	81092ca <ai_platform_network_process+0x442>
 8109286:	687b      	ldr	r3, [r7, #4]
 8109288:	b1fb      	cbz	r3, 81092ca <ai_platform_network_process+0x442>
 810928a:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 810928e:	b1e0      	cbz	r0, 81092ca <ai_platform_network_process+0x442>
 8109290:	68ba      	ldr	r2, [r7, #8]
 8109292:	6983      	ldr	r3, [r0, #24]
 8109294:	f8d2 9000 	ldr.w	r9, [r2]
 8109298:	681a      	ldr	r2, [r3, #0]
 810929a:	0092      	lsls	r2, r2, #2
 810929c:	ea4f 1a04 	mov.w	sl, r4, lsl #4
 81092a0:	eb09 1804 	add.w	r8, r9, r4, lsl #4
 81092a4:	d5d5      	bpl.n	8109252 <ai_platform_network_process+0x3ca>
 81092a6:	e9d8 1201 	ldrd	r1, r2, [r8, #4]
 81092aa:	6898      	ldr	r0, [r3, #8]
 81092ac:	f000 fea6 	bl	8109ffc <st_int8_copy>
 81092b0:	e9d8 3101 	ldrd	r3, r1, [r8, #4]
 81092b4:	f859 200a 	ldr.w	r2, [r9, sl]
 81092b8:	440b      	add	r3, r1
 81092ba:	4293      	cmp	r3, r2
 81092bc:	bf24      	itt	cs
 81092be:	f8d8 300c 	ldrcs.w	r3, [r8, #12]
 81092c2:	1ad3      	subcs	r3, r2, r3
 81092c4:	f8c8 3004 	str.w	r3, [r8, #4]
 81092c8:	e7d9      	b.n	810927e <ai_platform_network_process+0x3f6>
 81092ca:	f8bb 4016 	ldrh.w	r4, [fp, #22]
 81092ce:	f8bb 3014 	ldrh.w	r3, [fp, #20]
 81092d2:	3401      	adds	r4, #1
 81092d4:	b2a4      	uxth	r4, r4
 81092d6:	42a3      	cmp	r3, r4
 81092d8:	f8ab 4016 	strh.w	r4, [fp, #22]
 81092dc:	f63f af7f 	bhi.w	81091de <ai_platform_network_process+0x356>
 81092e0:	4620      	mov	r0, r4
 81092e2:	b005      	add	sp, #20
 81092e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 81092e8:	2a01      	cmp	r2, #1
 81092ea:	6b2e      	ldr	r6, [r5, #48]	@ 0x30
 81092ec:	d03c      	beq.n	8109368 <ai_platform_network_process+0x4e0>
 81092ee:	f106 070c 	add.w	r7, r6, #12
 81092f2:	e76f      	b.n	81091d4 <ai_platform_network_process+0x34c>
 81092f4:	4625      	mov	r5, r4
 81092f6:	2218      	movs	r2, #24
 81092f8:	2113      	movs	r1, #19
 81092fa:	f105 0010 	add.w	r0, r5, #16
 81092fe:	f000 f84f 	bl	81093a0 <core_set_error>
 8109302:	2400      	movs	r4, #0
 8109304:	e72d      	b.n	8109162 <ai_platform_network_process+0x2da>
 8109306:	9d02      	ldr	r5, [sp, #8]
 8109308:	4604      	mov	r4, r0
 810930a:	2221      	movs	r2, #33	@ 0x21
 810930c:	2112      	movs	r1, #18
 810930e:	f105 0010 	add.w	r0, r5, #16
 8109312:	f000 f845 	bl	81093a0 <core_set_error>
 8109316:	e724      	b.n	8109162 <ai_platform_network_process+0x2da>
 8109318:	9d02      	ldr	r5, [sp, #8]
 810931a:	e71b      	b.n	8109154 <ai_platform_network_process+0x2cc>
 810931c:	9d02      	ldr	r5, [sp, #8]
 810931e:	4604      	mov	r4, r0
 8109320:	2217      	movs	r2, #23
 8109322:	2112      	movs	r1, #18
 8109324:	f105 0010 	add.w	r0, r5, #16
 8109328:	f000 f83a 	bl	81093a0 <core_set_error>
 810932c:	e719      	b.n	8109162 <ai_platform_network_process+0x2da>
 810932e:	9d02      	ldr	r5, [sp, #8]
 8109330:	2219      	movs	r2, #25
 8109332:	2112      	movs	r1, #18
 8109334:	f105 0010 	add.w	r0, r5, #16
 8109338:	f000 f832 	bl	81093a0 <core_set_error>
 810933c:	2400      	movs	r4, #0
 810933e:	e710      	b.n	8109162 <ai_platform_network_process+0x2da>
 8109340:	f8bd 3004 	ldrh.w	r3, [sp, #4]
 8109344:	82ab      	strh	r3, [r5, #20]
 8109346:	e740      	b.n	81091ca <ai_platform_network_process+0x342>
 8109348:	f104 0010 	add.w	r0, r4, #16
 810934c:	2219      	movs	r2, #25
 810934e:	2113      	movs	r1, #19
 8109350:	f000 f826 	bl	81093a0 <core_set_error>
 8109354:	2400      	movs	r4, #0
 8109356:	e704      	b.n	8109162 <ai_platform_network_process+0x2da>
 8109358:	f104 0010 	add.w	r0, r4, #16
 810935c:	2217      	movs	r2, #23
 810935e:	2113      	movs	r1, #19
 8109360:	f000 f81e 	bl	81093a0 <core_set_error>
 8109364:	4654      	mov	r4, sl
 8109366:	e6fc      	b.n	8109162 <ai_platform_network_process+0x2da>
 8109368:	2700      	movs	r7, #0
 810936a:	e733      	b.n	81091d4 <ai_platform_network_process+0x34c>
 810936c:	4625      	mov	r5, r4
 810936e:	2221      	movs	r2, #33	@ 0x21
 8109370:	4604      	mov	r4, r0
 8109372:	2113      	movs	r1, #19
 8109374:	f105 0010 	add.w	r0, r5, #16
 8109378:	f000 f812 	bl	81093a0 <core_set_error>
 810937c:	e6f1      	b.n	8109162 <ai_platform_network_process+0x2da>
 810937e:	4625      	mov	r5, r4
 8109380:	2217      	movs	r2, #23
 8109382:	4604      	mov	r4, r0
 8109384:	2113      	movs	r1, #19
 8109386:	f105 0010 	add.w	r0, r5, #16
 810938a:	f000 f809 	bl	81093a0 <core_set_error>
 810938e:	e6e8      	b.n	8109162 <ai_platform_network_process+0x2da>

08109390 <core_init>:
 8109390:	2001      	movs	r0, #1
 8109392:	4770      	bx	lr

08109394 <core_get_error>:
 8109394:	4603      	mov	r3, r0
 8109396:	2200      	movs	r2, #0
 8109398:	6800      	ldr	r0, [r0, #0]
 810939a:	601a      	str	r2, [r3, #0]
 810939c:	4770      	bx	lr
 810939e:	bf00      	nop

081093a0 <core_set_error>:
 81093a0:	4603      	mov	r3, r0
 81093a2:	7800      	ldrb	r0, [r0, #0]
 81093a4:	b108      	cbz	r0, 81093aa <core_set_error+0xa>
 81093a6:	2000      	movs	r0, #0
 81093a8:	4770      	bx	lr
 81093aa:	7019      	strb	r1, [r3, #0]
 81093ac:	6819      	ldr	r1, [r3, #0]
 81093ae:	f362 211f 	bfi	r1, r2, #8, #24
 81093b2:	2001      	movs	r0, #1
 81093b4:	6019      	str	r1, [r3, #0]
 81093b6:	4770      	bx	lr

081093b8 <ai_check_custom_types>:
 81093b8:	b082      	sub	sp, #8
 81093ba:	4b13      	ldr	r3, [pc, #76]	@ (8109408 <ai_check_custom_types+0x50>)
 81093bc:	9301      	str	r3, [sp, #4]
 81093be:	b118      	cbz	r0, 81093c8 <ai_check_custom_types+0x10>
 81093c0:	7803      	ldrb	r3, [r0, #0]
 81093c2:	2b03      	cmp	r3, #3
 81093c4:	d002      	beq.n	81093cc <ai_check_custom_types+0x14>
 81093c6:	2000      	movs	r0, #0
 81093c8:	b002      	add	sp, #8
 81093ca:	4770      	bx	lr
 81093cc:	f89d 2004 	ldrb.w	r2, [sp, #4]
 81093d0:	4293      	cmp	r3, r2
 81093d2:	d004      	beq.n	81093de <ai_check_custom_types+0x26>
 81093d4:	2001      	movs	r0, #1
 81093d6:	f080 0001 	eor.w	r0, r0, #1
 81093da:	b002      	add	sp, #8
 81093dc:	4770      	bx	lr
 81093de:	7842      	ldrb	r2, [r0, #1]
 81093e0:	f89d 3005 	ldrb.w	r3, [sp, #5]
 81093e4:	429a      	cmp	r2, r3
 81093e6:	f100 0001 	add.w	r0, r0, #1
 81093ea:	d1f3      	bne.n	81093d4 <ai_check_custom_types+0x1c>
 81093ec:	f810 2f01 	ldrb.w	r2, [r0, #1]!
 81093f0:	f89d 3006 	ldrb.w	r3, [sp, #6]
 81093f4:	429a      	cmp	r2, r3
 81093f6:	d1ed      	bne.n	81093d4 <ai_check_custom_types+0x1c>
 81093f8:	7842      	ldrb	r2, [r0, #1]
 81093fa:	f89d 3007 	ldrb.w	r3, [sp, #7]
 81093fe:	429a      	cmp	r2, r3
 8109400:	d1e8      	bne.n	81093d4 <ai_check_custom_types+0x1c>
 8109402:	2000      	movs	r0, #0
 8109404:	e7e7      	b.n	81093d6 <ai_check_custom_types+0x1e>
 8109406:	bf00      	nop
 8109408:	84048403 	.word	0x84048403

0810940c <ai_layers_init_all>:
 810940c:	4601      	mov	r1, r0
 810940e:	2000      	movs	r0, #0
 8109410:	6b4b      	ldr	r3, [r1, #52]	@ 0x34
 8109412:	b143      	cbz	r3, 8109426 <ai_layers_init_all+0x1a>
 8109414:	691a      	ldr	r2, [r3, #16]
 8109416:	60d9      	str	r1, [r3, #12]
 8109418:	429a      	cmp	r2, r3
 810941a:	f100 0001 	add.w	r0, r0, #1
 810941e:	d002      	beq.n	8109426 <ai_layers_init_all+0x1a>
 8109420:	b10a      	cbz	r2, 8109426 <ai_layers_init_all+0x1a>
 8109422:	4613      	mov	r3, r2
 8109424:	e7f5      	b.n	8109412 <ai_layers_init_all+0x6>
 8109426:	4770      	bx	lr

08109428 <ai_layers_post_init_all>:
 8109428:	b538      	push	{r3, r4, r5, lr}
 810942a:	6b44      	ldr	r4, [r0, #52]	@ 0x34
 810942c:	2500      	movs	r5, #0
 810942e:	b16c      	cbz	r4, 810944c <ai_layers_post_init_all+0x24>
 8109430:	6863      	ldr	r3, [r4, #4]
 8109432:	07db      	lsls	r3, r3, #31
 8109434:	d504      	bpl.n	8109440 <ai_layers_post_init_all+0x18>
 8109436:	6a23      	ldr	r3, [r4, #32]
 8109438:	4620      	mov	r0, r4
 810943a:	b10b      	cbz	r3, 8109440 <ai_layers_post_init_all+0x18>
 810943c:	4798      	blx	r3
 810943e:	3501      	adds	r5, #1
 8109440:	6923      	ldr	r3, [r4, #16]
 8109442:	42a3      	cmp	r3, r4
 8109444:	d002      	beq.n	810944c <ai_layers_post_init_all+0x24>
 8109446:	b10b      	cbz	r3, 810944c <ai_layers_post_init_all+0x24>
 8109448:	461c      	mov	r4, r3
 810944a:	e7f0      	b.n	810942e <ai_layers_post_init_all+0x6>
 810944c:	4628      	mov	r0, r5
 810944e:	bd38      	pop	{r3, r4, r5, pc}

08109450 <ai_layers_forward_all>:
 8109450:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8109454:	f8d0 803c 	ldr.w	r8, [r0, #60]	@ 0x3c
 8109458:	4604      	mov	r4, r0
 810945a:	f1b8 0f00 	cmp.w	r8, #0
 810945e:	d02b      	beq.n	81094b8 <ai_layers_forward_all+0x68>
 8109460:	6b41      	ldr	r1, [r0, #52]	@ 0x34
 8109462:	6381      	str	r1, [r0, #56]	@ 0x38
 8109464:	b321      	cbz	r1, 81094b0 <ai_layers_forward_all+0x60>
 8109466:	6c02      	ldr	r2, [r0, #64]	@ 0x40
 8109468:	2001      	movs	r0, #1
 810946a:	47c0      	blx	r8
 810946c:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 810946e:	b1fe      	cbz	r6, 81094b0 <ai_layers_forward_all+0x60>
 8109470:	2700      	movs	r7, #0
 8109472:	4631      	mov	r1, r6
 8109474:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8109476:	2002      	movs	r0, #2
 8109478:	47c0      	blx	r8
 810947a:	6ba5      	ldr	r5, [r4, #56]	@ 0x38
 810947c:	4628      	mov	r0, r5
 810947e:	696b      	ldr	r3, [r5, #20]
 8109480:	4798      	blx	r3
 8109482:	692e      	ldr	r6, [r5, #16]
 8109484:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8109486:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8109488:	42b5      	cmp	r5, r6
 810948a:	f04f 0003 	mov.w	r0, #3
 810948e:	d007      	beq.n	81094a0 <ai_layers_forward_all+0x50>
 8109490:	47c0      	blx	r8
 8109492:	3701      	adds	r7, #1
 8109494:	63a6      	str	r6, [r4, #56]	@ 0x38
 8109496:	2e00      	cmp	r6, #0
 8109498:	d1eb      	bne.n	8109472 <ai_layers_forward_all+0x22>
 810949a:	4638      	mov	r0, r7
 810949c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 81094a0:	2003      	movs	r0, #3
 81094a2:	47c0      	blx	r8
 81094a4:	2300      	movs	r3, #0
 81094a6:	3701      	adds	r7, #1
 81094a8:	63a3      	str	r3, [r4, #56]	@ 0x38
 81094aa:	4638      	mov	r0, r7
 81094ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 81094b0:	2700      	movs	r7, #0
 81094b2:	4638      	mov	r0, r7
 81094b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 81094b8:	6b45      	ldr	r5, [r0, #52]	@ 0x34
 81094ba:	6385      	str	r5, [r0, #56]	@ 0x38
 81094bc:	2d00      	cmp	r5, #0
 81094be:	d0f7      	beq.n	81094b0 <ai_layers_forward_all+0x60>
 81094c0:	4647      	mov	r7, r8
 81094c2:	696b      	ldr	r3, [r5, #20]
 81094c4:	4628      	mov	r0, r5
 81094c6:	4798      	blx	r3
 81094c8:	462b      	mov	r3, r5
 81094ca:	692d      	ldr	r5, [r5, #16]
 81094cc:	429d      	cmp	r5, r3
 81094ce:	d004      	beq.n	81094da <ai_layers_forward_all+0x8a>
 81094d0:	63a5      	str	r5, [r4, #56]	@ 0x38
 81094d2:	3701      	adds	r7, #1
 81094d4:	2d00      	cmp	r5, #0
 81094d6:	d1f4      	bne.n	81094c2 <ai_layers_forward_all+0x72>
 81094d8:	e7df      	b.n	810949a <ai_layers_forward_all+0x4a>
 81094da:	2300      	movs	r3, #0
 81094dc:	63a3      	str	r3, [r4, #56]	@ 0x38
 81094de:	3701      	adds	r7, #1
 81094e0:	e7db      	b.n	810949a <ai_layers_forward_all+0x4a>
 81094e2:	bf00      	nop

081094e4 <forward_dense>:
 81094e4:	6983      	ldr	r3, [r0, #24]
 81094e6:	881a      	ldrh	r2, [r3, #0]
 81094e8:	2a00      	cmp	r2, #0
 81094ea:	f000 8181 	beq.w	81097f0 <forward_dense+0x30c>
 81094ee:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 81094f2:	ed2d 8b02 	vpush	{d8}
 81094f6:	f8d3 c004 	ldr.w	ip, [r3, #4]
 81094fa:	f8dc 5004 	ldr.w	r5, [ip, #4]
 81094fe:	b095      	sub	sp, #84	@ 0x54
 8109500:	b105      	cbz	r5, 8109504 <forward_dense+0x20>
 8109502:	682d      	ldr	r5, [r5, #0]
 8109504:	2a01      	cmp	r2, #1
 8109506:	f000 828f 	beq.w	8109a28 <forward_dense+0x544>
 810950a:	f8dc 6010 	ldr.w	r6, [ip, #16]
 810950e:	b106      	cbz	r6, 8109512 <forward_dense+0x2e>
 8109510:	6836      	ldr	r6, [r6, #0]
 8109512:	2a02      	cmp	r2, #2
 8109514:	f000 816e 	beq.w	81097f4 <forward_dense+0x310>
 8109518:	f8dc 301c 	ldr.w	r3, [ip, #28]
 810951c:	930b      	str	r3, [sp, #44]	@ 0x2c
 810951e:	2b00      	cmp	r3, #0
 8109520:	f000 8274 	beq.w	8109a0c <forward_dense+0x528>
 8109524:	4619      	mov	r1, r3
 8109526:	f8bc 3018 	ldrh.w	r3, [ip, #24]
 810952a:	6809      	ldr	r1, [r1, #0]
 810952c:	910d      	str	r1, [sp, #52]	@ 0x34
 810952e:	2b01      	cmp	r3, #1
 8109530:	f240 826e 	bls.w	8109a10 <forward_dense+0x52c>
 8109534:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8109536:	685b      	ldr	r3, [r3, #4]
 8109538:	930b      	str	r3, [sp, #44]	@ 0x2c
 810953a:	460b      	mov	r3, r1
 810953c:	68e8      	ldr	r0, [r5, #12]
 810953e:	68f7      	ldr	r7, [r6, #12]
 8109540:	6840      	ldr	r0, [r0, #4]
 8109542:	6999      	ldr	r1, [r3, #24]
 8109544:	9013      	str	r0, [sp, #76]	@ 0x4c
 8109546:	6878      	ldr	r0, [r7, #4]
 8109548:	680b      	ldr	r3, [r1, #0]
 810954a:	9012      	str	r0, [sp, #72]	@ 0x48
 810954c:	e9d7 4702 	ldrd	r4, r7, [r7, #8]
 8109550:	f3c3 1ec6 	ubfx	lr, r3, #7, #7
 8109554:	fb00 f404 	mul.w	r4, r0, r4
 8109558:	f3c3 5041 	ubfx	r0, r3, #21, #2
 810955c:	fa4e f000 	asr.w	r0, lr, r0
 8109560:	2a03      	cmp	r2, #3
 8109562:	9010      	str	r0, [sp, #64]	@ 0x40
 8109564:	f000 825d 	beq.w	8109a22 <forward_dense+0x53e>
 8109568:	f8dc 2028 	ldr.w	r2, [ip, #40]	@ 0x28
 810956c:	f3c3 4343 	ubfx	r3, r3, #17, #4
 8109570:	2a00      	cmp	r2, #0
 8109572:	f000 8246 	beq.w	8109a02 <forward_dense+0x51e>
 8109576:	6812      	ldr	r2, [r2, #0]
 8109578:	2a00      	cmp	r2, #0
 810957a:	f000 8242 	beq.w	8109a02 <forward_dense+0x51e>
 810957e:	2b04      	cmp	r3, #4
 8109580:	f8d2 9018 	ldr.w	r9, [r2, #24]
 8109584:	f000 822c 	beq.w	81099e0 <forward_dense+0x4fc>
 8109588:	2b08      	cmp	r3, #8
 810958a:	f000 8229 	beq.w	81099e0 <forward_dense+0x4fc>
 810958e:	f04f 0b00 	mov.w	fp, #0
 8109592:	69b2      	ldr	r2, [r6, #24]
 8109594:	69ab      	ldr	r3, [r5, #24]
 8109596:	6891      	ldr	r1, [r2, #8]
 8109598:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 810959a:	689b      	ldr	r3, [r3, #8]
 810959c:	6952      	ldr	r2, [r2, #20]
 810959e:	9106      	str	r1, [sp, #24]
 81095a0:	fb07 f404 	mul.w	r4, r7, r4
 81095a4:	f8d2 9004 	ldr.w	r9, [r2, #4]
 81095a8:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 81095aa:	eb01 0084 	add.w	r0, r1, r4, lsl #2
 81095ae:	4281      	cmp	r1, r0
 81095b0:	ea4f 0482 	mov.w	r4, r2, lsl #2
 81095b4:	900e      	str	r0, [sp, #56]	@ 0x38
 81095b6:	940c      	str	r4, [sp, #48]	@ 0x30
 81095b8:	eb01 0882 	add.w	r8, r1, r2, lsl #2
 81095bc:	f080 8113 	bcs.w	81097e6 <forward_dense+0x302>
 81095c0:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 81095c2:	ed9f 8a93 	vldr	s16, [pc, #588]	@ 8109810 <forward_dense+0x32c>
 81095c6:	f021 0201 	bic.w	r2, r1, #1
 81095ca:	eb03 0282 	add.w	r2, r3, r2, lsl #2
 81095ce:	9204      	str	r2, [sp, #16]
 81095d0:	f001 0201 	and.w	r2, r1, #1
 81095d4:	08c8      	lsrs	r0, r1, #3
 81095d6:	9208      	str	r2, [sp, #32]
 81095d8:	008a      	lsls	r2, r1, #2
 81095da:	f001 0a07 	and.w	sl, r1, #7
 81095de:	920f      	str	r2, [sp, #60]	@ 0x3c
 81095e0:	eb03 1240 	add.w	r2, r3, r0, lsl #5
 81095e4:	3320      	adds	r3, #32
 81095e6:	465c      	mov	r4, fp
 81095e8:	9007      	str	r0, [sp, #28]
 81095ea:	46cb      	mov	fp, r9
 81095ec:	9205      	str	r2, [sp, #20]
 81095ee:	9302      	str	r3, [sp, #8]
 81095f0:	46c1      	mov	r9, r8
 81095f2:	f8cd a044 	str.w	sl, [sp, #68]	@ 0x44
 81095f6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 81095f8:	699b      	ldr	r3, [r3, #24]
 81095fa:	689a      	ldr	r2, [r3, #8]
 81095fc:	9b02      	ldr	r3, [sp, #8]
 81095fe:	3b20      	subs	r3, #32
 8109600:	930a      	str	r3, [sp, #40]	@ 0x28
 8109602:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8109604:	b10b      	cbz	r3, 810960a <forward_dense+0x126>
 8109606:	699b      	ldr	r3, [r3, #24]
 8109608:	689b      	ldr	r3, [r3, #8]
 810960a:	2c00      	cmp	r4, #0
 810960c:	f000 81da 	beq.w	81099c4 <forward_dense+0x4e0>
 8109610:	9910      	ldr	r1, [sp, #64]	@ 0x40
 8109612:	2904      	cmp	r1, #4
 8109614:	9906      	ldr	r1, [sp, #24]
 8109616:	f000 80fd 	beq.w	8109814 <forward_dense+0x330>
 810961a:	4549      	cmp	r1, r9
 810961c:	f080 80d2 	bcs.w	81097c4 <forward_dense+0x2e0>
 8109620:	460f      	mov	r7, r1
 8109622:	9907      	ldr	r1, [sp, #28]
 8109624:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8109628:	f8dd a014 	ldr.w	sl, [sp, #20]
 810962c:	1c4e      	adds	r6, r1, #1
 810962e:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 8109632:	4694      	mov	ip, r2
 8109634:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8109636:	468e      	mov	lr, r1
 8109638:	2b00      	cmp	r3, #0
 810963a:	f000 80de 	beq.w	81097fa <forward_dense+0x316>
 810963e:	ecf3 2a01 	vldmia	r3!, {s5}
 8109642:	ed9f 7a73 	vldr	s14, [pc, #460]	@ 8109810 <forward_dense+0x32c>
 8109646:	f1be 0f00 	cmp.w	lr, #0
 810964a:	f000 80de 	beq.w	810980a <forward_dense+0x326>
 810964e:	f10c 0108 	add.w	r1, ip, #8
 8109652:	4640      	mov	r0, r8
 8109654:	f811 5c07 	ldrb.w	r5, [r1, #-7]
 8109658:	ed10 3a07 	vldr	s6, [r0, #-28]	@ 0xffffffe4
 810965c:	ed50 3a08 	vldr	s7, [r0, #-32]	@ 0xffffffe0
 8109660:	ed10 4a06 	vldr	s8, [r0, #-24]	@ 0xffffffe8
 8109664:	ed50 4a05 	vldr	s9, [r0, #-20]	@ 0xffffffec
 8109668:	ed10 5a04 	vldr	s10, [r0, #-16]
 810966c:	ed50 5a03 	vldr	s11, [r0, #-12]
 8109670:	ed10 6a02 	vldr	s12, [r0, #-8]
 8109674:	ed50 6a01 	vldr	s13, [r0, #-4]
 8109678:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 810967c:	edd5 7a00 	vldr	s15, [r5]
 8109680:	f811 5c08 	ldrb.w	r5, [r1, #-8]
 8109684:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 8109688:	ee67 7a83 	vmul.f32	s15, s15, s6
 810968c:	ed95 3a00 	vldr	s6, [r5]
 8109690:	f811 5c06 	ldrb.w	r5, [r1, #-6]
 8109694:	eee3 7a23 	vfma.f32	s15, s6, s7
 8109698:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 810969c:	3108      	adds	r1, #8
 810969e:	edd5 3a00 	vldr	s7, [r5]
 81096a2:	f811 5c0d 	ldrb.w	r5, [r1, #-13]
 81096a6:	eee3 7a84 	vfma.f32	s15, s7, s8
 81096aa:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 81096ae:	3020      	adds	r0, #32
 81096b0:	ed95 4a00 	vldr	s8, [r5]
 81096b4:	f811 5c0c 	ldrb.w	r5, [r1, #-12]
 81096b8:	eee4 7a24 	vfma.f32	s15, s8, s9
 81096bc:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 81096c0:	edd5 4a00 	vldr	s9, [r5]
 81096c4:	f811 5c0b 	ldrb.w	r5, [r1, #-11]
 81096c8:	eee4 7a85 	vfma.f32	s15, s9, s10
 81096cc:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 81096d0:	ed95 5a00 	vldr	s10, [r5]
 81096d4:	f811 5c0a 	ldrb.w	r5, [r1, #-10]
 81096d8:	eee5 7a25 	vfma.f32	s15, s10, s11
 81096dc:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 81096e0:	edd5 5a00 	vldr	s11, [r5]
 81096e4:	f811 5c09 	ldrb.w	r5, [r1, #-9]
 81096e8:	eee5 7a86 	vfma.f32	s15, s11, s12
 81096ec:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 81096f0:	428e      	cmp	r6, r1
 81096f2:	ed95 6a00 	vldr	s12, [r5]
 81096f6:	eee6 7a26 	vfma.f32	s15, s12, s13
 81096fa:	ee37 7a27 	vadd.f32	s14, s14, s15
 81096fe:	d1a9      	bne.n	8109654 <forward_dense+0x170>
 8109700:	f1a6 0108 	sub.w	r1, r6, #8
 8109704:	4650      	mov	r0, sl
 8109706:	2a00      	cmp	r2, #0
 8109708:	d04a      	beq.n	81097a0 <forward_dense+0x2bc>
 810970a:	780d      	ldrb	r5, [r1, #0]
 810970c:	edd0 6a00 	vldr	s13, [r0]
 8109710:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 8109714:	edd5 7a00 	vldr	s15, [r5]
 8109718:	2a01      	cmp	r2, #1
 810971a:	eea6 7aa7 	vfma.f32	s14, s13, s15
 810971e:	d03f      	beq.n	81097a0 <forward_dense+0x2bc>
 8109720:	784d      	ldrb	r5, [r1, #1]
 8109722:	edd0 6a01 	vldr	s13, [r0, #4]
 8109726:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 810972a:	edd5 7a00 	vldr	s15, [r5]
 810972e:	2a02      	cmp	r2, #2
 8109730:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8109734:	d034      	beq.n	81097a0 <forward_dense+0x2bc>
 8109736:	788d      	ldrb	r5, [r1, #2]
 8109738:	edd0 6a02 	vldr	s13, [r0, #8]
 810973c:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 8109740:	edd5 7a00 	vldr	s15, [r5]
 8109744:	2a03      	cmp	r2, #3
 8109746:	eea6 7aa7 	vfma.f32	s14, s13, s15
 810974a:	d029      	beq.n	81097a0 <forward_dense+0x2bc>
 810974c:	78cd      	ldrb	r5, [r1, #3]
 810974e:	edd0 6a03 	vldr	s13, [r0, #12]
 8109752:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 8109756:	edd5 7a00 	vldr	s15, [r5]
 810975a:	2a04      	cmp	r2, #4
 810975c:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8109760:	d01e      	beq.n	81097a0 <forward_dense+0x2bc>
 8109762:	790d      	ldrb	r5, [r1, #4]
 8109764:	edd0 6a04 	vldr	s13, [r0, #16]
 8109768:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 810976c:	edd5 7a00 	vldr	s15, [r5]
 8109770:	2a05      	cmp	r2, #5
 8109772:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8109776:	d013      	beq.n	81097a0 <forward_dense+0x2bc>
 8109778:	794d      	ldrb	r5, [r1, #5]
 810977a:	edd0 6a05 	vldr	s13, [r0, #20]
 810977e:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 8109782:	edd5 7a00 	vldr	s15, [r5]
 8109786:	2a06      	cmp	r2, #6
 8109788:	eea6 7aa7 	vfma.f32	s14, s13, s15
 810978c:	d008      	beq.n	81097a0 <forward_dense+0x2bc>
 810978e:	7989      	ldrb	r1, [r1, #6]
 8109790:	edd0 7a06 	vldr	s15, [r0, #24]
 8109794:	eb04 0181 	add.w	r1, r4, r1, lsl #2
 8109798:	edd1 6a00 	vldr	s13, [r1]
 810979c:	eea6 7aa7 	vfma.f32	s14, s13, s15
 81097a0:	44dc      	add	ip, fp
 81097a2:	445e      	add	r6, fp
 81097a4:	ee32 7a87 	vadd.f32	s14, s5, s14
 81097a8:	eca7 7a01 	vstmia	r7!, {s14}
 81097ac:	454f      	cmp	r7, r9
 81097ae:	f4ff af43 	bcc.w	8109638 <forward_dense+0x154>
 81097b2:	9a06      	ldr	r2, [sp, #24]
 81097b4:	eba9 0302 	sub.w	r3, r9, r2
 81097b8:	3b01      	subs	r3, #1
 81097ba:	f023 0303 	bic.w	r3, r3, #3
 81097be:	3304      	adds	r3, #4
 81097c0:	18d3      	adds	r3, r2, r3
 81097c2:	9306      	str	r3, [sp, #24]
 81097c4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 81097c6:	9a05      	ldr	r2, [sp, #20]
 81097c8:	4499      	add	r9, r3
 81097ca:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 81097cc:	441a      	add	r2, r3
 81097ce:	9205      	str	r2, [sp, #20]
 81097d0:	9a02      	ldr	r2, [sp, #8]
 81097d2:	441a      	add	r2, r3
 81097d4:	9202      	str	r2, [sp, #8]
 81097d6:	9a04      	ldr	r2, [sp, #16]
 81097d8:	441a      	add	r2, r3
 81097da:	9204      	str	r2, [sp, #16]
 81097dc:	9b06      	ldr	r3, [sp, #24]
 81097de:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 81097e0:	4293      	cmp	r3, r2
 81097e2:	f4ff af08 	bcc.w	81095f6 <forward_dense+0x112>
 81097e6:	b015      	add	sp, #84	@ 0x54
 81097e8:	ecbd 8b02 	vpop	{d8}
 81097ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 81097f0:	6853      	ldr	r3, [r2, #4]
 81097f2:	deff      	udf	#255	@ 0xff
 81097f4:	2300      	movs	r3, #0
 81097f6:	685b      	ldr	r3, [r3, #4]
 81097f8:	deff      	udf	#255	@ 0xff
 81097fa:	ed9f 7a05 	vldr	s14, [pc, #20]	@ 8109810 <forward_dense+0x32c>
 81097fe:	eef0 2a48 	vmov.f32	s5, s16
 8109802:	f1be 0f00 	cmp.w	lr, #0
 8109806:	f47f af22 	bne.w	810964e <forward_dense+0x16a>
 810980a:	980a      	ldr	r0, [sp, #40]	@ 0x28
 810980c:	4661      	mov	r1, ip
 810980e:	e77a      	b.n	8109706 <forward_dense+0x222>
 8109810:	00000000 	.word	0x00000000
 8109814:	4549      	cmp	r1, r9
 8109816:	d2d5      	bcs.n	81097c4 <forward_dense+0x2e0>
 8109818:	9807      	ldr	r0, [sp, #28]
 810981a:	9103      	str	r1, [sp, #12]
 810981c:	9904      	ldr	r1, [sp, #16]
 810981e:	f100 0c01 	add.w	ip, r0, #1
 8109822:	3901      	subs	r1, #1
 8109824:	eb02 0c8c 	add.w	ip, r2, ip, lsl #2
 8109828:	9109      	str	r1, [sp, #36]	@ 0x24
 810982a:	2b00      	cmp	r3, #0
 810982c:	f000 80b2 	beq.w	8109994 <forward_dense+0x4b0>
 8109830:	9907      	ldr	r1, [sp, #28]
 8109832:	ecf3 2a01 	vldmia	r3!, {s5}
 8109836:	ed1f 7a0a 	vldr	s14, [pc, #-40]	@ 8109810 <forward_dense+0x32c>
 810983a:	2900      	cmp	r1, #0
 810983c:	f000 80b2 	beq.w	81099a4 <forward_dense+0x4c0>
 8109840:	9902      	ldr	r1, [sp, #8]
 8109842:	1d10      	adds	r0, r2, #4
 8109844:	f810 6c04 	ldrb.w	r6, [r0, #-4]
 8109848:	ed11 2a07 	vldr	s4, [r1, #-28]	@ 0xffffffe4
 810984c:	f810 5c03 	ldrb.w	r5, [r0, #-3]
 8109850:	ed51 3a08 	vldr	s7, [r1, #-32]	@ 0xffffffe0
 8109854:	ed11 4a06 	vldr	s8, [r1, #-24]	@ 0xffffffe8
 8109858:	ed51 4a05 	vldr	s9, [r1, #-20]	@ 0xffffffec
 810985c:	ed11 5a04 	vldr	s10, [r1, #-16]
 8109860:	ed51 5a03 	vldr	s11, [r1, #-12]
 8109864:	ed11 6a02 	vldr	s12, [r1, #-8]
 8109868:	ed51 6a01 	vldr	s13, [r1, #-4]
 810986c:	f006 070f 	and.w	r7, r6, #15
 8109870:	eb04 0787 	add.w	r7, r4, r7, lsl #2
 8109874:	edd7 7a00 	vldr	s15, [r7]
 8109878:	0936      	lsrs	r6, r6, #4
 810987a:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 810987e:	ed96 3a00 	vldr	s6, [r6]
 8109882:	ee67 7a82 	vmul.f32	s15, s15, s4
 8109886:	092e      	lsrs	r6, r5, #4
 8109888:	eee3 7a23 	vfma.f32	s15, s6, s7
 810988c:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 8109890:	f005 050f 	and.w	r5, r5, #15
 8109894:	edd6 3a00 	vldr	s7, [r6]
 8109898:	f810 6c02 	ldrb.w	r6, [r0, #-2]
 810989c:	eee3 7a84 	vfma.f32	s15, s7, s8
 81098a0:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 81098a4:	0937      	lsrs	r7, r6, #4
 81098a6:	ed95 4a00 	vldr	s8, [r5]
 81098aa:	f810 5c01 	ldrb.w	r5, [r0, #-1]
 81098ae:	eee4 7a24 	vfma.f32	s15, s8, s9
 81098b2:	eb04 0787 	add.w	r7, r4, r7, lsl #2
 81098b6:	f006 060f 	and.w	r6, r6, #15
 81098ba:	edd7 4a00 	vldr	s9, [r7]
 81098be:	eee4 7a85 	vfma.f32	s15, s9, s10
 81098c2:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 81098c6:	3004      	adds	r0, #4
 81098c8:	ed96 5a00 	vldr	s10, [r6]
 81098cc:	092e      	lsrs	r6, r5, #4
 81098ce:	eee5 7a25 	vfma.f32	s15, s10, s11
 81098d2:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 81098d6:	f005 050f 	and.w	r5, r5, #15
 81098da:	edd6 5a00 	vldr	s11, [r6]
 81098de:	eee5 7a86 	vfma.f32	s15, s11, s12
 81098e2:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 81098e6:	4584      	cmp	ip, r0
 81098e8:	ed95 6a00 	vldr	s12, [r5]
 81098ec:	eee6 7a26 	vfma.f32	s15, s12, s13
 81098f0:	f101 0120 	add.w	r1, r1, #32
 81098f4:	ee37 7a27 	vadd.f32	s14, s14, s15
 81098f8:	d1a4      	bne.n	8109844 <forward_dense+0x360>
 81098fa:	f8dd e014 	ldr.w	lr, [sp, #20]
 81098fe:	f1ac 0804 	sub.w	r8, ip, #4
 8109902:	9904      	ldr	r1, [sp, #16]
 8109904:	458e      	cmp	lr, r1
 8109906:	d22a      	bcs.n	810995e <forward_dense+0x47a>
 8109908:	9909      	ldr	r1, [sp, #36]	@ 0x24
 810990a:	eba1 070e 	sub.w	r7, r1, lr
 810990e:	ea4f 0ad7 	mov.w	sl, r7, lsr #3
 8109912:	f10e 0008 	add.w	r0, lr, #8
 8109916:	f108 36ff 	add.w	r6, r8, #4294967295
 810991a:	eb08 07d7 	add.w	r7, r8, r7, lsr #3
 810991e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8109922:	ed50 5a01 	vldr	s11, [r0, #-4]
 8109926:	ed50 6a02 	vldr	s13, [r0, #-8]
 810992a:	f001 050f 	and.w	r5, r1, #15
 810992e:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 8109932:	edd5 7a00 	vldr	s15, [r5]
 8109936:	0909      	lsrs	r1, r1, #4
 8109938:	eb04 0181 	add.w	r1, r4, r1, lsl #2
 810993c:	ed91 6a00 	vldr	s12, [r1]
 8109940:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8109944:	42b7      	cmp	r7, r6
 8109946:	eee6 7a26 	vfma.f32	s15, s12, s13
 810994a:	f100 0008 	add.w	r0, r0, #8
 810994e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8109952:	d1e4      	bne.n	810991e <forward_dense+0x43a>
 8109954:	f10a 0a01 	add.w	sl, sl, #1
 8109958:	44d0      	add	r8, sl
 810995a:	eb0e 0eca 	add.w	lr, lr, sl, lsl #3
 810995e:	9908      	ldr	r1, [sp, #32]
 8109960:	b321      	cbz	r1, 81099ac <forward_dense+0x4c8>
 8109962:	f898 1000 	ldrb.w	r1, [r8]
 8109966:	edde 7a00 	vldr	s15, [lr]
 810996a:	0909      	lsrs	r1, r1, #4
 810996c:	eb04 0181 	add.w	r1, r4, r1, lsl #2
 8109970:	edd1 6a00 	vldr	s13, [r1]
 8109974:	9903      	ldr	r1, [sp, #12]
 8109976:	eea6 7aa7 	vfma.f32	s14, s13, s15
 810997a:	445a      	add	r2, fp
 810997c:	44dc      	add	ip, fp
 810997e:	ee72 2a87 	vadd.f32	s5, s5, s14
 8109982:	ece1 2a01 	vstmia	r1!, {s5}
 8109986:	4589      	cmp	r9, r1
 8109988:	9103      	str	r1, [sp, #12]
 810998a:	f67f af12 	bls.w	81097b2 <forward_dense+0x2ce>
 810998e:	2b00      	cmp	r3, #0
 8109990:	f47f af4e 	bne.w	8109830 <forward_dense+0x34c>
 8109994:	9907      	ldr	r1, [sp, #28]
 8109996:	ed1f 7a62 	vldr	s14, [pc, #-392]	@ 8109810 <forward_dense+0x32c>
 810999a:	eef0 2a48 	vmov.f32	s5, s16
 810999e:	2900      	cmp	r1, #0
 81099a0:	f47f af4e 	bne.w	8109840 <forward_dense+0x35c>
 81099a4:	f8dd e028 	ldr.w	lr, [sp, #40]	@ 0x28
 81099a8:	4690      	mov	r8, r2
 81099aa:	e7aa      	b.n	8109902 <forward_dense+0x41e>
 81099ac:	9903      	ldr	r1, [sp, #12]
 81099ae:	ee32 7a87 	vadd.f32	s14, s5, s14
 81099b2:	445a      	add	r2, fp
 81099b4:	eca1 7a01 	vstmia	r1!, {s14}
 81099b8:	4549      	cmp	r1, r9
 81099ba:	9103      	str	r1, [sp, #12]
 81099bc:	44dc      	add	ip, fp
 81099be:	f4ff af34 	bcc.w	810982a <forward_dense+0x346>
 81099c2:	e6f6      	b.n	81097b2 <forward_dense+0x2ce>
 81099c4:	9912      	ldr	r1, [sp, #72]	@ 0x48
 81099c6:	9d06      	ldr	r5, [sp, #24]
 81099c8:	9101      	str	r1, [sp, #4]
 81099ca:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 81099cc:	9100      	str	r1, [sp, #0]
 81099ce:	4628      	mov	r0, r5
 81099d0:	990a      	ldr	r1, [sp, #40]	@ 0x28
 81099d2:	f000 f9ef 	bl	8109db4 <forward_lite_dense_if32of32wf32>
 81099d6:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 81099d8:	462b      	mov	r3, r5
 81099da:	4413      	add	r3, r2
 81099dc:	9306      	str	r3, [sp, #24]
 81099de:	e6f1      	b.n	81097c4 <forward_dense+0x2e0>
 81099e0:	f8d1 800c 	ldr.w	r8, [r1, #12]
 81099e4:	f1b9 0f00 	cmp.w	r9, #0
 81099e8:	d016      	beq.n	8109a18 <forward_dense+0x534>
 81099ea:	e9d9 0100 	ldrd	r0, r1, [r9]
 81099ee:	f000 fbf7 	bl	810a1e0 <ai_array_get_byte_size>
 81099f2:	f8d9 b00c 	ldr.w	fp, [r9, #12]
 81099f6:	4602      	mov	r2, r0
 81099f8:	4659      	mov	r1, fp
 81099fa:	4640      	mov	r0, r8
 81099fc:	f000 fafe 	bl	8109ffc <st_int8_copy>
 8109a00:	e5c7      	b.n	8109592 <forward_dense+0xae>
 8109a02:	2b04      	cmp	r3, #4
 8109a04:	d00a      	beq.n	8109a1c <forward_dense+0x538>
 8109a06:	f04f 0900 	mov.w	r9, #0
 8109a0a:	e5bd      	b.n	8109588 <forward_dense+0xa4>
 8109a0c:	930d      	str	r3, [sp, #52]	@ 0x34
 8109a0e:	e595      	b.n	810953c <forward_dense+0x58>
 8109a10:	2300      	movs	r3, #0
 8109a12:	930b      	str	r3, [sp, #44]	@ 0x2c
 8109a14:	460b      	mov	r3, r1
 8109a16:	e591      	b.n	810953c <forward_dense+0x58>
 8109a18:	46c3      	mov	fp, r8
 8109a1a:	e5ba      	b.n	8109592 <forward_dense+0xae>
 8109a1c:	f8d1 b00c 	ldr.w	fp, [r1, #12]
 8109a20:	e5b7      	b.n	8109592 <forward_dense+0xae>
 8109a22:	2300      	movs	r3, #0
 8109a24:	685b      	ldr	r3, [r3, #4]
 8109a26:	deff      	udf	#255	@ 0xff
 8109a28:	2300      	movs	r3, #0
 8109a2a:	685b      	ldr	r3, [r3, #4]
 8109a2c:	deff      	udf	#255	@ 0xff
 8109a2e:	bf00      	nop

08109a30 <forward_relu>:
 8109a30:	6982      	ldr	r2, [r0, #24]
 8109a32:	8813      	ldrh	r3, [r2, #0]
 8109a34:	2b00      	cmp	r3, #0
 8109a36:	d05b      	beq.n	8109af0 <forward_relu+0xc0>
 8109a38:	6851      	ldr	r1, [r2, #4]
 8109a3a:	684a      	ldr	r2, [r1, #4]
 8109a3c:	b102      	cbz	r2, 8109a40 <forward_relu+0x10>
 8109a3e:	6812      	ldr	r2, [r2, #0]
 8109a40:	2b01      	cmp	r3, #1
 8109a42:	f000 8123 	beq.w	8109c8c <forward_relu+0x25c>
 8109a46:	b470      	push	{r4, r5, r6}
 8109a48:	6909      	ldr	r1, [r1, #16]
 8109a4a:	b101      	cbz	r1, 8109a4e <forward_relu+0x1e>
 8109a4c:	6809      	ldr	r1, [r1, #0]
 8109a4e:	69c6      	ldr	r6, [r0, #28]
 8109a50:	2e00      	cmp	r6, #0
 8109a52:	f000 8097 	beq.w	8109b84 <forward_relu+0x154>
 8109a56:	6873      	ldr	r3, [r6, #4]
 8109a58:	6988      	ldr	r0, [r1, #24]
 8109a5a:	6991      	ldr	r1, [r2, #24]
 8109a5c:	2b01      	cmp	r3, #1
 8109a5e:	f000 80c1 	beq.w	8109be4 <forward_relu+0x1b4>
 8109a62:	6893      	ldr	r3, [r2, #8]
 8109a64:	6880      	ldr	r0, [r0, #8]
 8109a66:	688c      	ldr	r4, [r1, #8]
 8109a68:	0a1b      	lsrs	r3, r3, #8
 8109a6a:	f000 80f2 	beq.w	8109c52 <forward_relu+0x222>
 8109a6e:	68d5      	ldr	r5, [r2, #12]
 8109a70:	2201      	movs	r2, #1
 8109a72:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8109a76:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8109a7a:	42ab      	cmp	r3, r5
 8109a7c:	fb01 f202 	mul.w	r2, r1, r2
 8109a80:	d1f9      	bne.n	8109a76 <forward_relu+0x46>
 8109a82:	68b3      	ldr	r3, [r6, #8]
 8109a84:	ed93 7a02 	vldr	s14, [r3, #8]
 8109a88:	edd3 6a00 	vldr	s13, [r3]
 8109a8c:	ed93 6a01 	vldr	s12, [r3, #4]
 8109a90:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 8109a94:	f102 4280 	add.w	r2, r2, #1073741824	@ 0x40000000
 8109a98:	3a01      	subs	r2, #1
 8109a9a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8109a9e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8109aa2:	eb00 0082 	add.w	r0, r0, r2, lsl #2
 8109aa6:	d425      	bmi.n	8109af4 <forward_relu+0xc4>
 8109aa8:	429c      	cmp	r4, r3
 8109aaa:	d81f      	bhi.n	8109aec <forward_relu+0xbc>
 8109aac:	1d1a      	adds	r2, r3, #4
 8109aae:	1d01      	adds	r1, r0, #4
 8109ab0:	e00d      	b.n	8109ace <forward_relu+0x9e>
 8109ab2:	eef4 6ae7 	vcmpe.f32	s13, s15
 8109ab6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8109aba:	db03      	blt.n	8109ac4 <forward_relu+0x94>
 8109abc:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8109ac0:	ee67 7a86 	vmul.f32	s15, s15, s12
 8109ac4:	3b08      	subs	r3, #8
 8109ac6:	429c      	cmp	r4, r3
 8109ac8:	ed61 7a01 	vstmdb	r1!, {s15}
 8109acc:	d80e      	bhi.n	8109aec <forward_relu+0xbc>
 8109ace:	4613      	mov	r3, r2
 8109ad0:	ed72 7a01 	vldmdb	r2!, {s15}
 8109ad4:	eef4 7ac7 	vcmpe.f32	s15, s14
 8109ad8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8109adc:	d9e9      	bls.n	8109ab2 <forward_relu+0x82>
 8109ade:	3b08      	subs	r3, #8
 8109ae0:	eef0 7a47 	vmov.f32	s15, s14
 8109ae4:	429c      	cmp	r4, r3
 8109ae6:	ed61 7a01 	vstmdb	r1!, {s15}
 8109aea:	d9f0      	bls.n	8109ace <forward_relu+0x9e>
 8109aec:	bc70      	pop	{r4, r5, r6}
 8109aee:	4770      	bx	lr
 8109af0:	685b      	ldr	r3, [r3, #4]
 8109af2:	deff      	udf	#255	@ 0xff
 8109af4:	eeb5 6a40 	vcmp.f32	s12, #0.0
 8109af8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8109afc:	d11f      	bne.n	8109b3e <forward_relu+0x10e>
 8109afe:	429c      	cmp	r4, r3
 8109b00:	d8f4      	bhi.n	8109aec <forward_relu+0xbc>
 8109b02:	1b1c      	subs	r4, r3, r4
 8109b04:	f024 0403 	bic.w	r4, r4, #3
 8109b08:	1d1a      	adds	r2, r3, #4
 8109b0a:	2500      	movs	r5, #0
 8109b0c:	1b1b      	subs	r3, r3, r4
 8109b0e:	1d01      	adds	r1, r0, #4
 8109b10:	ed72 7a01 	vldmdb	r2!, {s15}
 8109b14:	eef4 7ae6 	vcmpe.f32	s15, s13
 8109b18:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8109b1c:	dc0a      	bgt.n	8109b34 <forward_relu+0x104>
 8109b1e:	429a      	cmp	r2, r3
 8109b20:	f841 5d04 	str.w	r5, [r1, #-4]!
 8109b24:	d0e2      	beq.n	8109aec <forward_relu+0xbc>
 8109b26:	ed72 7a01 	vldmdb	r2!, {s15}
 8109b2a:	eef4 7ae6 	vcmpe.f32	s15, s13
 8109b2e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8109b32:	ddf4      	ble.n	8109b1e <forward_relu+0xee>
 8109b34:	429a      	cmp	r2, r3
 8109b36:	ed61 7a01 	vstmdb	r1!, {s15}
 8109b3a:	d1e9      	bne.n	8109b10 <forward_relu+0xe0>
 8109b3c:	e7d6      	b.n	8109aec <forward_relu+0xbc>
 8109b3e:	429c      	cmp	r4, r3
 8109b40:	d8d4      	bhi.n	8109aec <forward_relu+0xbc>
 8109b42:	1b1c      	subs	r4, r3, r4
 8109b44:	f024 0403 	bic.w	r4, r4, #3
 8109b48:	1d1a      	adds	r2, r3, #4
 8109b4a:	1d01      	adds	r1, r0, #4
 8109b4c:	1b1b      	subs	r3, r3, r4
 8109b4e:	ed72 7a01 	vldmdb	r2!, {s15}
 8109b52:	eef4 6ae7 	vcmpe.f32	s13, s15
 8109b56:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8109b5a:	db0e      	blt.n	8109b7a <forward_relu+0x14a>
 8109b5c:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8109b60:	4293      	cmp	r3, r2
 8109b62:	ee67 7a86 	vmul.f32	s15, s15, s12
 8109b66:	ed61 7a01 	vstmdb	r1!, {s15}
 8109b6a:	d0bf      	beq.n	8109aec <forward_relu+0xbc>
 8109b6c:	ed72 7a01 	vldmdb	r2!, {s15}
 8109b70:	eef4 6ae7 	vcmpe.f32	s13, s15
 8109b74:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8109b78:	daf0      	bge.n	8109b5c <forward_relu+0x12c>
 8109b7a:	4293      	cmp	r3, r2
 8109b7c:	ed61 7a01 	vstmdb	r1!, {s15}
 8109b80:	d1e5      	bne.n	8109b4e <forward_relu+0x11e>
 8109b82:	e7b3      	b.n	8109aec <forward_relu+0xbc>
 8109b84:	6893      	ldr	r3, [r2, #8]
 8109b86:	6989      	ldr	r1, [r1, #24]
 8109b88:	6990      	ldr	r0, [r2, #24]
 8109b8a:	6889      	ldr	r1, [r1, #8]
 8109b8c:	6884      	ldr	r4, [r0, #8]
 8109b8e:	0a1b      	lsrs	r3, r3, #8
 8109b90:	d075      	beq.n	8109c7e <forward_relu+0x24e>
 8109b92:	68d5      	ldr	r5, [r2, #12]
 8109b94:	2201      	movs	r2, #1
 8109b96:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8109b9a:	f853 0d04 	ldr.w	r0, [r3, #-4]!
 8109b9e:	429d      	cmp	r5, r3
 8109ba0:	fb00 f202 	mul.w	r2, r0, r2
 8109ba4:	d1f9      	bne.n	8109b9a <forward_relu+0x16a>
 8109ba6:	f102 4380 	add.w	r3, r2, #1073741824	@ 0x40000000
 8109baa:	3b01      	subs	r3, #1
 8109bac:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 8109bb0:	4294      	cmp	r4, r2
 8109bb2:	eb01 0183 	add.w	r1, r1, r3, lsl #2
 8109bb6:	d899      	bhi.n	8109aec <forward_relu+0xbc>
 8109bb8:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 8109c94 <forward_relu+0x264>
 8109bbc:	3204      	adds	r2, #4
 8109bbe:	3104      	adds	r1, #4
 8109bc0:	4613      	mov	r3, r2
 8109bc2:	ed72 7a01 	vldmdb	r2!, {s15}
 8109bc6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8109bca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8109bce:	f1a3 0308 	sub.w	r3, r3, #8
 8109bd2:	bfb8      	it	lt
 8109bd4:	eef0 7a47 	vmovlt.f32	s15, s14
 8109bd8:	429c      	cmp	r4, r3
 8109bda:	ed61 7a01 	vstmdb	r1!, {s15}
 8109bde:	d9ef      	bls.n	8109bc0 <forward_relu+0x190>
 8109be0:	bc70      	pop	{r4, r5, r6}
 8109be2:	4770      	bx	lr
 8109be4:	688c      	ldr	r4, [r1, #8]
 8109be6:	6891      	ldr	r1, [r2, #8]
 8109be8:	6880      	ldr	r0, [r0, #8]
 8109bea:	0a09      	lsrs	r1, r1, #8
 8109bec:	d049      	beq.n	8109c82 <forward_relu+0x252>
 8109bee:	68d5      	ldr	r5, [r2, #12]
 8109bf0:	eb05 0281 	add.w	r2, r5, r1, lsl #2
 8109bf4:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 8109bf8:	42aa      	cmp	r2, r5
 8109bfa:	fb01 f303 	mul.w	r3, r1, r3
 8109bfe:	d1f9      	bne.n	8109bf4 <forward_relu+0x1c4>
 8109c00:	f103 4280 	add.w	r2, r3, #1073741824	@ 0x40000000
 8109c04:	3a01      	subs	r2, #1
 8109c06:	68b1      	ldr	r1, [r6, #8]
 8109c08:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8109c0c:	429c      	cmp	r4, r3
 8109c0e:	ed91 7a00 	vldr	s14, [r1]
 8109c12:	eb00 0082 	add.w	r0, r0, r2, lsl #2
 8109c16:	f63f af69 	bhi.w	8109aec <forward_relu+0xbc>
 8109c1a:	2500      	movs	r5, #0
 8109c1c:	3304      	adds	r3, #4
 8109c1e:	1d02      	adds	r2, r0, #4
 8109c20:	ed53 7a01 	vldr	s15, [r3, #-4]
 8109c24:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8109c28:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8109c2c:	f1a3 0104 	sub.w	r1, r3, #4
 8109c30:	f1a3 0308 	sub.w	r3, r3, #8
 8109c34:	d406      	bmi.n	8109c44 <forward_relu+0x214>
 8109c36:	429c      	cmp	r4, r3
 8109c38:	f842 5d04 	str.w	r5, [r2, #-4]!
 8109c3c:	f63f af56 	bhi.w	8109aec <forward_relu+0xbc>
 8109c40:	460b      	mov	r3, r1
 8109c42:	e7ed      	b.n	8109c20 <forward_relu+0x1f0>
 8109c44:	429c      	cmp	r4, r3
 8109c46:	ed62 7a01 	vstmdb	r2!, {s15}
 8109c4a:	f63f af4f 	bhi.w	8109aec <forward_relu+0xbc>
 8109c4e:	460b      	mov	r3, r1
 8109c50:	e7e6      	b.n	8109c20 <forward_relu+0x1f0>
 8109c52:	68b3      	ldr	r3, [r6, #8]
 8109c54:	ed93 7a02 	vldr	s14, [r3, #8]
 8109c58:	edd3 6a00 	vldr	s13, [r3]
 8109c5c:	ed93 6a01 	vldr	s12, [r3, #4]
 8109c60:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 8109c64:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8109c68:	d401      	bmi.n	8109c6e <forward_relu+0x23e>
 8109c6a:	4623      	mov	r3, r4
 8109c6c:	e71e      	b.n	8109aac <forward_relu+0x7c>
 8109c6e:	eeb5 6a40 	vcmp.f32	s12, #0.0
 8109c72:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8109c76:	4623      	mov	r3, r4
 8109c78:	f47f af63 	bne.w	8109b42 <forward_relu+0x112>
 8109c7c:	e741      	b.n	8109b02 <forward_relu+0xd2>
 8109c7e:	4622      	mov	r2, r4
 8109c80:	e79a      	b.n	8109bb8 <forward_relu+0x188>
 8109c82:	68b2      	ldr	r2, [r6, #8]
 8109c84:	4623      	mov	r3, r4
 8109c86:	ed92 7a00 	vldr	s14, [r2]
 8109c8a:	e7c6      	b.n	8109c1a <forward_relu+0x1ea>
 8109c8c:	2300      	movs	r3, #0
 8109c8e:	685b      	ldr	r3, [r3, #4]
 8109c90:	deff      	udf	#255	@ 0xff
 8109c92:	bf00      	nop
 8109c94:	00000000 	.word	0x00000000

08109c98 <forward_sm>:
 8109c98:	6982      	ldr	r2, [r0, #24]
 8109c9a:	8813      	ldrh	r3, [r2, #0]
 8109c9c:	2b00      	cmp	r3, #0
 8109c9e:	d07c      	beq.n	8109d9a <forward_sm+0x102>
 8109ca0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8109ca4:	ed2d 8b04 	vpush	{d8-d9}
 8109ca8:	6852      	ldr	r2, [r2, #4]
 8109caa:	6854      	ldr	r4, [r2, #4]
 8109cac:	b085      	sub	sp, #20
 8109cae:	b104      	cbz	r4, 8109cb2 <forward_sm+0x1a>
 8109cb0:	6824      	ldr	r4, [r4, #0]
 8109cb2:	2b01      	cmp	r3, #1
 8109cb4:	d076      	beq.n	8109da4 <forward_sm+0x10c>
 8109cb6:	6913      	ldr	r3, [r2, #16]
 8109cb8:	2b00      	cmp	r3, #0
 8109cba:	d076      	beq.n	8109daa <forward_sm+0x112>
 8109cbc:	681e      	ldr	r6, [r3, #0]
 8109cbe:	68a3      	ldr	r3, [r4, #8]
 8109cc0:	68e0      	ldr	r0, [r4, #12]
 8109cc2:	68f2      	ldr	r2, [r6, #12]
 8109cc4:	6845      	ldr	r5, [r0, #4]
 8109cc6:	6857      	ldr	r7, [r2, #4]
 8109cc8:	0a1b      	lsrs	r3, r3, #8
 8109cca:	d068      	beq.n	8109d9e <forward_sm+0x106>
 8109ccc:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8109cd0:	2201      	movs	r2, #1
 8109cd2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8109cd6:	4298      	cmp	r0, r3
 8109cd8:	fb01 f202 	mul.w	r2, r1, r2
 8109cdc:	d1f9      	bne.n	8109cd2 <forward_sm+0x3a>
 8109cde:	ea4f 0982 	mov.w	r9, r2, lsl #2
 8109ce2:	69a2      	ldr	r2, [r4, #24]
 8109ce4:	69b3      	ldr	r3, [r6, #24]
 8109ce6:	6892      	ldr	r2, [r2, #8]
 8109ce8:	f8d3 8008 	ldr.w	r8, [r3, #8]
 8109cec:	eb02 0309 	add.w	r3, r2, r9
 8109cf0:	429a      	cmp	r2, r3
 8109cf2:	9301      	str	r3, [sp, #4]
 8109cf4:	d24c      	bcs.n	8109d90 <forward_sm+0xf8>
 8109cf6:	00bb      	lsls	r3, r7, #2
 8109cf8:	9303      	str	r3, [sp, #12]
 8109cfa:	eb02 0785 	add.w	r7, r2, r5, lsl #2
 8109cfe:	00ab      	lsls	r3, r5, #2
 8109d00:	2d01      	cmp	r5, #1
 8109d02:	ed92 8a00 	vldr	s16, [r2]
 8109d06:	9302      	str	r3, [sp, #8]
 8109d08:	eeb7 9a00 	vmov.f32	s18, #112	@ 0x3f800000  1.0
 8109d0c:	463e      	mov	r6, r7
 8109d0e:	d93c      	bls.n	8109d8a <forward_sm+0xf2>
 8109d10:	1d13      	adds	r3, r2, #4
 8109d12:	ecf3 7a01 	vldmia	r3!, {s15}
 8109d16:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8109d1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8109d1e:	bfb8      	it	lt
 8109d20:	eeb0 8a67 	vmovlt.f32	s16, s15
 8109d24:	429e      	cmp	r6, r3
 8109d26:	d1f4      	bne.n	8109d12 <forward_sm+0x7a>
 8109d28:	eddf 8a21 	vldr	s17, [pc, #132]	@ 8109db0 <forward_sm+0x118>
 8109d2c:	4692      	mov	sl, r2
 8109d2e:	46c3      	mov	fp, r8
 8109d30:	46c1      	mov	r9, r8
 8109d32:	2400      	movs	r4, #0
 8109d34:	ecba 0a01 	vldmia	sl!, {s0}
 8109d38:	ee30 0a48 	vsub.f32	s0, s0, s16
 8109d3c:	f004 fe84 	bl	810ea48 <expf>
 8109d40:	3401      	adds	r4, #1
 8109d42:	42a5      	cmp	r5, r4
 8109d44:	ee78 8a80 	vadd.f32	s17, s17, s0
 8109d48:	eca9 0a01 	vstmia	r9!, {s0}
 8109d4c:	d8f2      	bhi.n	8109d34 <forward_sm+0x9c>
 8109d4e:	eef5 8a40 	vcmp.f32	s17, #0.0
 8109d52:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8109d56:	d00b      	beq.n	8109d70 <forward_sm+0xd8>
 8109d58:	ee89 7a28 	vdiv.f32	s14, s18, s17
 8109d5c:	2300      	movs	r3, #0
 8109d5e:	3301      	adds	r3, #1
 8109d60:	429d      	cmp	r5, r3
 8109d62:	eddb 7a00 	vldr	s15, [fp]
 8109d66:	ee67 7a27 	vmul.f32	s15, s14, s15
 8109d6a:	eceb 7a01 	vstmia	fp!, {s15}
 8109d6e:	d8f6      	bhi.n	8109d5e <forward_sm+0xc6>
 8109d70:	9b03      	ldr	r3, [sp, #12]
 8109d72:	9901      	ldr	r1, [sp, #4]
 8109d74:	4498      	add	r8, r3
 8109d76:	9b02      	ldr	r3, [sp, #8]
 8109d78:	42b9      	cmp	r1, r7
 8109d7a:	463a      	mov	r2, r7
 8109d7c:	441e      	add	r6, r3
 8109d7e:	d907      	bls.n	8109d90 <forward_sm+0xf8>
 8109d80:	2d01      	cmp	r5, #1
 8109d82:	ed92 8a00 	vldr	s16, [r2]
 8109d86:	441f      	add	r7, r3
 8109d88:	d8c2      	bhi.n	8109d10 <forward_sm+0x78>
 8109d8a:	2d00      	cmp	r5, #0
 8109d8c:	d0f0      	beq.n	8109d70 <forward_sm+0xd8>
 8109d8e:	e7cb      	b.n	8109d28 <forward_sm+0x90>
 8109d90:	b005      	add	sp, #20
 8109d92:	ecbd 8b04 	vpop	{d8-d9}
 8109d96:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8109d9a:	685b      	ldr	r3, [r3, #4]
 8109d9c:	deff      	udf	#255	@ 0xff
 8109d9e:	f04f 0904 	mov.w	r9, #4
 8109da2:	e79e      	b.n	8109ce2 <forward_sm+0x4a>
 8109da4:	2300      	movs	r3, #0
 8109da6:	685b      	ldr	r3, [r3, #4]
 8109da8:	deff      	udf	#255	@ 0xff
 8109daa:	68db      	ldr	r3, [r3, #12]
 8109dac:	deff      	udf	#255	@ 0xff
 8109dae:	bf00      	nop
 8109db0:	00000000 	.word	0x00000000

08109db4 <forward_lite_dense_if32of32wf32>:
 8109db4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8109db8:	e9dd 6409 	ldrd	r6, r4, [sp, #36]	@ 0x24
 8109dbc:	eb00 0784 	add.w	r7, r0, r4, lsl #2
 8109dc0:	4287      	cmp	r7, r0
 8109dc2:	f240 8106 	bls.w	8109fd2 <forward_lite_dense_if32of32wf32+0x21e>
 8109dc6:	f1a6 0810 	sub.w	r8, r6, #16
 8109dca:	ea4f 1818 	mov.w	r8, r8, lsr #4
 8109dce:	f108 0801 	add.w	r8, r8, #1
 8109dd2:	ea4f 1b88 	mov.w	fp, r8, lsl #6
 8109dd6:	ea4f 0986 	mov.w	r9, r6, lsl #2
 8109dda:	eb01 1888 	add.w	r8, r1, r8, lsl #6
 8109dde:	4605      	mov	r5, r0
 8109de0:	f006 0a0f 	and.w	sl, r6, #15
 8109de4:	2e0f      	cmp	r6, #15
 8109de6:	ed9f 7a84 	vldr	s14, [pc, #528]	@ 8109ff8 <forward_lite_dense_if32of32wf32+0x244>
 8109dea:	f240 8101 	bls.w	8109ff0 <forward_lite_dense_if32of32wf32+0x23c>
 8109dee:	f101 0c40 	add.w	ip, r1, #64	@ 0x40
 8109df2:	f102 0440 	add.w	r4, r2, #64	@ 0x40
 8109df6:	46b6      	mov	lr, r6
 8109df8:	ed54 5a0f 	vldr	s11, [r4, #-60]	@ 0xffffffc4
 8109dfc:	ed5c 7a0f 	vldr	s15, [ip, #-60]	@ 0xffffffc4
 8109e00:	ed1c 6a10 	vldr	s12, [ip, #-64]	@ 0xffffffc0
 8109e04:	ed54 6a10 	vldr	s13, [r4, #-64]	@ 0xffffffc0
 8109e08:	ed5c 4a0d 	vldr	s9, [ip, #-52]	@ 0xffffffcc
 8109e0c:	ed1c 5a0c 	vldr	s10, [ip, #-48]	@ 0xffffffd0
 8109e10:	ed1c 3a0a 	vldr	s6, [ip, #-40]	@ 0xffffffd8
 8109e14:	ed54 3a0a 	vldr	s7, [r4, #-40]	@ 0xffffffd8
 8109e18:	ed1c 4a09 	vldr	s8, [ip, #-36]	@ 0xffffffdc
 8109e1c:	ed1c 1a06 	vldr	s2, [ip, #-24]	@ 0xffffffe8
 8109e20:	ed54 1a06 	vldr	s3, [r4, #-24]	@ 0xffffffe8
 8109e24:	ed1c 2a05 	vldr	s4, [ip, #-20]	@ 0xffffffec
 8109e28:	ed54 2a05 	vldr	s5, [r4, #-20]	@ 0xffffffec
 8109e2c:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8109e30:	ed5c 5a0e 	vldr	s11, [ip, #-56]	@ 0xffffffc8
 8109e34:	eee6 7a26 	vfma.f32	s15, s12, s13
 8109e38:	f1ae 0e10 	sub.w	lr, lr, #16
 8109e3c:	f1be 0f0f 	cmp.w	lr, #15
 8109e40:	ed14 6a0e 	vldr	s12, [r4, #-56]	@ 0xffffffc8
 8109e44:	ed54 6a0d 	vldr	s13, [r4, #-52]	@ 0xffffffcc
 8109e48:	eee5 7a86 	vfma.f32	s15, s11, s12
 8109e4c:	f10c 0c40 	add.w	ip, ip, #64	@ 0x40
 8109e50:	f104 0440 	add.w	r4, r4, #64	@ 0x40
 8109e54:	ed54 5a1c 	vldr	s11, [r4, #-112]	@ 0xffffff90
 8109e58:	ed1c 6a1b 	vldr	s12, [ip, #-108]	@ 0xffffff94
 8109e5c:	eee4 7aa6 	vfma.f32	s15, s9, s13
 8109e60:	ed54 6a1b 	vldr	s13, [r4, #-108]	@ 0xffffff94
 8109e64:	ed54 4a19 	vldr	s9, [r4, #-100]	@ 0xffffff9c
 8109e68:	eee5 7a25 	vfma.f32	s15, s10, s11
 8109e6c:	ed1c 5a18 	vldr	s10, [ip, #-96]	@ 0xffffffa0
 8109e70:	ed54 5a18 	vldr	s11, [r4, #-96]	@ 0xffffffa0
 8109e74:	eee6 7a26 	vfma.f32	s15, s12, s13
 8109e78:	ed1c 6a17 	vldr	s12, [ip, #-92]	@ 0xffffffa4
 8109e7c:	ed54 6a17 	vldr	s13, [r4, #-92]	@ 0xffffffa4
 8109e80:	eee3 7a23 	vfma.f32	s15, s6, s7
 8109e84:	ed1c 3a14 	vldr	s6, [ip, #-80]	@ 0xffffffb0
 8109e88:	ed54 3a14 	vldr	s7, [r4, #-80]	@ 0xffffffb0
 8109e8c:	eee4 7a24 	vfma.f32	s15, s8, s9
 8109e90:	ed1c 4a13 	vldr	s8, [ip, #-76]	@ 0xffffffb4
 8109e94:	ed54 4a13 	vldr	s9, [r4, #-76]	@ 0xffffffb4
 8109e98:	eee5 7a25 	vfma.f32	s15, s10, s11
 8109e9c:	ed1c 5a12 	vldr	s10, [ip, #-72]	@ 0xffffffb8
 8109ea0:	ed54 5a12 	vldr	s11, [r4, #-72]	@ 0xffffffb8
 8109ea4:	eee6 7a26 	vfma.f32	s15, s12, s13
 8109ea8:	ed1c 6a11 	vldr	s12, [ip, #-68]	@ 0xffffffbc
 8109eac:	ed54 6a11 	vldr	s13, [r4, #-68]	@ 0xffffffbc
 8109eb0:	eee1 7a21 	vfma.f32	s15, s2, s3
 8109eb4:	eee2 7a22 	vfma.f32	s15, s4, s5
 8109eb8:	eee3 7a23 	vfma.f32	s15, s6, s7
 8109ebc:	eee4 7a24 	vfma.f32	s15, s8, s9
 8109ec0:	eee5 7a25 	vfma.f32	s15, s10, s11
 8109ec4:	eee6 7a26 	vfma.f32	s15, s12, s13
 8109ec8:	ee37 7a27 	vadd.f32	s14, s14, s15
 8109ecc:	d894      	bhi.n	8109df8 <forward_lite_dense_if32of32wf32+0x44>
 8109ece:	eb02 0e0b 	add.w	lr, r2, fp
 8109ed2:	4654      	mov	r4, sl
 8109ed4:	46c4      	mov	ip, r8
 8109ed6:	2c00      	cmp	r4, #0
 8109ed8:	d075      	beq.n	8109fc6 <forward_lite_dense_if32of32wf32+0x212>
 8109eda:	eddc 6a00 	vldr	s13, [ip]
 8109ede:	edde 7a00 	vldr	s15, [lr]
 8109ee2:	2c01      	cmp	r4, #1
 8109ee4:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8109ee8:	d06d      	beq.n	8109fc6 <forward_lite_dense_if32of32wf32+0x212>
 8109eea:	eddc 6a01 	vldr	s13, [ip, #4]
 8109eee:	edde 7a01 	vldr	s15, [lr, #4]
 8109ef2:	2c02      	cmp	r4, #2
 8109ef4:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8109ef8:	d065      	beq.n	8109fc6 <forward_lite_dense_if32of32wf32+0x212>
 8109efa:	eddc 6a02 	vldr	s13, [ip, #8]
 8109efe:	edde 7a02 	vldr	s15, [lr, #8]
 8109f02:	2c03      	cmp	r4, #3
 8109f04:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8109f08:	d05d      	beq.n	8109fc6 <forward_lite_dense_if32of32wf32+0x212>
 8109f0a:	eddc 6a03 	vldr	s13, [ip, #12]
 8109f0e:	edde 7a03 	vldr	s15, [lr, #12]
 8109f12:	2c04      	cmp	r4, #4
 8109f14:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8109f18:	d055      	beq.n	8109fc6 <forward_lite_dense_if32of32wf32+0x212>
 8109f1a:	eddc 6a04 	vldr	s13, [ip, #16]
 8109f1e:	edde 7a04 	vldr	s15, [lr, #16]
 8109f22:	2c05      	cmp	r4, #5
 8109f24:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8109f28:	d04d      	beq.n	8109fc6 <forward_lite_dense_if32of32wf32+0x212>
 8109f2a:	eddc 6a05 	vldr	s13, [ip, #20]
 8109f2e:	edde 7a05 	vldr	s15, [lr, #20]
 8109f32:	2c06      	cmp	r4, #6
 8109f34:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8109f38:	d045      	beq.n	8109fc6 <forward_lite_dense_if32of32wf32+0x212>
 8109f3a:	eddc 6a06 	vldr	s13, [ip, #24]
 8109f3e:	edde 7a06 	vldr	s15, [lr, #24]
 8109f42:	2c07      	cmp	r4, #7
 8109f44:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8109f48:	d03d      	beq.n	8109fc6 <forward_lite_dense_if32of32wf32+0x212>
 8109f4a:	eddc 6a07 	vldr	s13, [ip, #28]
 8109f4e:	edde 7a07 	vldr	s15, [lr, #28]
 8109f52:	2c08      	cmp	r4, #8
 8109f54:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8109f58:	d035      	beq.n	8109fc6 <forward_lite_dense_if32of32wf32+0x212>
 8109f5a:	eddc 6a08 	vldr	s13, [ip, #32]
 8109f5e:	edde 7a08 	vldr	s15, [lr, #32]
 8109f62:	2c09      	cmp	r4, #9
 8109f64:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8109f68:	d02d      	beq.n	8109fc6 <forward_lite_dense_if32of32wf32+0x212>
 8109f6a:	eddc 6a09 	vldr	s13, [ip, #36]	@ 0x24
 8109f6e:	edde 7a09 	vldr	s15, [lr, #36]	@ 0x24
 8109f72:	2c0a      	cmp	r4, #10
 8109f74:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8109f78:	d025      	beq.n	8109fc6 <forward_lite_dense_if32of32wf32+0x212>
 8109f7a:	eddc 6a0a 	vldr	s13, [ip, #40]	@ 0x28
 8109f7e:	edde 7a0a 	vldr	s15, [lr, #40]	@ 0x28
 8109f82:	2c0b      	cmp	r4, #11
 8109f84:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8109f88:	d01d      	beq.n	8109fc6 <forward_lite_dense_if32of32wf32+0x212>
 8109f8a:	eddc 6a0b 	vldr	s13, [ip, #44]	@ 0x2c
 8109f8e:	edde 7a0b 	vldr	s15, [lr, #44]	@ 0x2c
 8109f92:	2c0c      	cmp	r4, #12
 8109f94:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8109f98:	d015      	beq.n	8109fc6 <forward_lite_dense_if32of32wf32+0x212>
 8109f9a:	eddc 6a0c 	vldr	s13, [ip, #48]	@ 0x30
 8109f9e:	edde 7a0c 	vldr	s15, [lr, #48]	@ 0x30
 8109fa2:	3c0d      	subs	r4, #13
 8109fa4:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8109fa8:	d00d      	beq.n	8109fc6 <forward_lite_dense_if32of32wf32+0x212>
 8109faa:	eddc 6a0d 	vldr	s13, [ip, #52]	@ 0x34
 8109fae:	edde 7a0d 	vldr	s15, [lr, #52]	@ 0x34
 8109fb2:	2c01      	cmp	r4, #1
 8109fb4:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8109fb8:	d005      	beq.n	8109fc6 <forward_lite_dense_if32of32wf32+0x212>
 8109fba:	edde 6a0e 	vldr	s13, [lr, #56]	@ 0x38
 8109fbe:	eddc 7a0e 	vldr	s15, [ip, #56]	@ 0x38
 8109fc2:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8109fc6:	444a      	add	r2, r9
 8109fc8:	eca5 7a01 	vstmia	r5!, {s14}
 8109fcc:	42af      	cmp	r7, r5
 8109fce:	f63f af09 	bhi.w	8109de4 <forward_lite_dense_if32of32wf32+0x30>
 8109fd2:	b15b      	cbz	r3, 8109fec <forward_lite_dense_if32of32wf32+0x238>
 8109fd4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8109fd6:	b14a      	cbz	r2, 8109fec <forward_lite_dense_if32of32wf32+0x238>
 8109fd8:	edd0 7a00 	vldr	s15, [r0]
 8109fdc:	ecb3 7a01 	vldmia	r3!, {s14}
 8109fe0:	ee77 7a87 	vadd.f32	s15, s15, s14
 8109fe4:	ece0 7a01 	vstmia	r0!, {s15}
 8109fe8:	4287      	cmp	r7, r0
 8109fea:	d1f5      	bne.n	8109fd8 <forward_lite_dense_if32of32wf32+0x224>
 8109fec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8109ff0:	4634      	mov	r4, r6
 8109ff2:	4696      	mov	lr, r2
 8109ff4:	468c      	mov	ip, r1
 8109ff6:	e76e      	b.n	8109ed6 <forward_lite_dense_if32of32wf32+0x122>
 8109ff8:	00000000 	.word	0x00000000

08109ffc <st_int8_copy>:
 8109ffc:	4288      	cmp	r0, r1
 8109ffe:	d057      	beq.n	810a0b0 <st_int8_copy+0xb4>
 810a000:	2a00      	cmp	r2, #0
 810a002:	d055      	beq.n	810a0b0 <st_int8_copy+0xb4>
 810a004:	4288      	cmp	r0, r1
 810a006:	d354      	bcc.n	810a0b2 <st_int8_copy+0xb6>
 810a008:	078b      	lsls	r3, r1, #30
 810a00a:	d102      	bne.n	810a012 <st_int8_copy+0x16>
 810a00c:	e009      	b.n	810a022 <st_int8_copy+0x26>
 810a00e:	2a00      	cmp	r2, #0
 810a010:	d05c      	beq.n	810a0cc <st_int8_copy+0xd0>
 810a012:	f910 3b01 	ldrsb.w	r3, [r0], #1
 810a016:	f801 3b01 	strb.w	r3, [r1], #1
 810a01a:	078b      	lsls	r3, r1, #30
 810a01c:	f102 32ff 	add.w	r2, r2, #4294967295
 810a020:	d1f5      	bne.n	810a00e <st_int8_copy+0x12>
 810a022:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 810a026:	ea5f 1e12 	movs.w	lr, r2, lsr #4
 810a02a:	d069      	beq.n	810a100 <st_int8_copy+0x104>
 810a02c:	ea41 0300 	orr.w	r3, r1, r0
 810a030:	075b      	lsls	r3, r3, #29
 810a032:	d14c      	bne.n	810a0ce <st_int8_copy+0xd2>
 810a034:	f10e 33ff 	add.w	r3, lr, #4294967295
 810a038:	2b01      	cmp	r3, #1
 810a03a:	d948      	bls.n	810a0ce <st_int8_copy+0xd2>
 810a03c:	f100 0310 	add.w	r3, r0, #16
 810a040:	ea4f 140e 	mov.w	r4, lr, lsl #4
 810a044:	f101 0c10 	add.w	ip, r1, #16
 810a048:	eb03 1e0e 	add.w	lr, r3, lr, lsl #4
 810a04c:	ed13 6b04 	vldr	d6, [r3, #-16]
 810a050:	ed13 7b02 	vldr	d7, [r3, #-8]
 810a054:	3310      	adds	r3, #16
 810a056:	4573      	cmp	r3, lr
 810a058:	ed0c 6b04 	vstr	d6, [ip, #-16]
 810a05c:	ed0c 7b02 	vstr	d7, [ip, #-8]
 810a060:	f10c 0c10 	add.w	ip, ip, #16
 810a064:	d1f2      	bne.n	810a04c <st_int8_copy+0x50>
 810a066:	f3c2 0381 	ubfx	r3, r2, #2, #2
 810a06a:	4421      	add	r1, r4
 810a06c:	4420      	add	r0, r4
 810a06e:	f002 0203 	and.w	r2, r2, #3
 810a072:	b16b      	cbz	r3, 810a090 <st_int8_copy+0x94>
 810a074:	6804      	ldr	r4, [r0, #0]
 810a076:	600c      	str	r4, [r1, #0]
 810a078:	1e5c      	subs	r4, r3, #1
 810a07a:	d005      	beq.n	810a088 <st_int8_copy+0x8c>
 810a07c:	6845      	ldr	r5, [r0, #4]
 810a07e:	604d      	str	r5, [r1, #4]
 810a080:	2c01      	cmp	r4, #1
 810a082:	bf1c      	itt	ne
 810a084:	6884      	ldrne	r4, [r0, #8]
 810a086:	608c      	strne	r4, [r1, #8]
 810a088:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 810a08c:	eb01 0183 	add.w	r1, r1, r3, lsl #2
 810a090:	b162      	cbz	r2, 810a0ac <st_int8_copy+0xb0>
 810a092:	f990 3000 	ldrsb.w	r3, [r0]
 810a096:	700b      	strb	r3, [r1, #0]
 810a098:	3a01      	subs	r2, #1
 810a09a:	d007      	beq.n	810a0ac <st_int8_copy+0xb0>
 810a09c:	f990 3001 	ldrsb.w	r3, [r0, #1]
 810a0a0:	704b      	strb	r3, [r1, #1]
 810a0a2:	2a01      	cmp	r2, #1
 810a0a4:	bf1c      	itt	ne
 810a0a6:	f990 3002 	ldrsbne.w	r3, [r0, #2]
 810a0aa:	708b      	strbne	r3, [r1, #2]
 810a0ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 810a0b0:	4770      	bx	lr
 810a0b2:	1883      	adds	r3, r0, r2
 810a0b4:	428b      	cmp	r3, r1
 810a0b6:	d9a7      	bls.n	810a008 <st_int8_copy+0xc>
 810a0b8:	4283      	cmp	r3, r0
 810a0ba:	440a      	add	r2, r1
 810a0bc:	d9f8      	bls.n	810a0b0 <st_int8_copy+0xb4>
 810a0be:	f913 1d01 	ldrsb.w	r1, [r3, #-1]!
 810a0c2:	f802 1d01 	strb.w	r1, [r2, #-1]!
 810a0c6:	4283      	cmp	r3, r0
 810a0c8:	d1f9      	bne.n	810a0be <st_int8_copy+0xc2>
 810a0ca:	4770      	bx	lr
 810a0cc:	4770      	bx	lr
 810a0ce:	ea4f 140e 	mov.w	r4, lr, lsl #4
 810a0d2:	460b      	mov	r3, r1
 810a0d4:	eb01 1e0e 	add.w	lr, r1, lr, lsl #4
 810a0d8:	4684      	mov	ip, r0
 810a0da:	f8dc 7000 	ldr.w	r7, [ip]
 810a0de:	f8dc 6004 	ldr.w	r6, [ip, #4]
 810a0e2:	f8dc 5008 	ldr.w	r5, [ip, #8]
 810a0e6:	f8dc 800c 	ldr.w	r8, [ip, #12]
 810a0ea:	f8c3 800c 	str.w	r8, [r3, #12]
 810a0ee:	601f      	str	r7, [r3, #0]
 810a0f0:	605e      	str	r6, [r3, #4]
 810a0f2:	609d      	str	r5, [r3, #8]
 810a0f4:	3310      	adds	r3, #16
 810a0f6:	459e      	cmp	lr, r3
 810a0f8:	f10c 0c10 	add.w	ip, ip, #16
 810a0fc:	d1ed      	bne.n	810a0da <st_int8_copy+0xde>
 810a0fe:	e7b2      	b.n	810a066 <st_int8_copy+0x6a>
 810a100:	0893      	lsrs	r3, r2, #2
 810a102:	f002 0203 	and.w	r2, r2, #3
 810a106:	e7b4      	b.n	810a072 <st_int8_copy+0x76>

0810a108 <ai_array_to_buffer_fmt>:
 810a108:	f3c0 4343 	ubfx	r3, r0, #17, #4
 810a10c:	2b02      	cmp	r3, #2
 810a10e:	d050      	beq.n	810a1b2 <ai_array_to_buffer_fmt+0xaa>
 810a110:	4b2a      	ldr	r3, [pc, #168]	@ (810a1bc <ai_array_to_buffer_fmt+0xb4>)
 810a112:	f020 427e 	bic.w	r2, r0, #4261412864	@ 0xfe000000
 810a116:	429a      	cmp	r2, r3
 810a118:	d00b      	beq.n	810a132 <ai_array_to_buffer_fmt+0x2a>
 810a11a:	dc1c      	bgt.n	810a156 <ai_array_to_buffer_fmt+0x4e>
 810a11c:	4b28      	ldr	r3, [pc, #160]	@ (810a1c0 <ai_array_to_buffer_fmt+0xb8>)
 810a11e:	429a      	cmp	r2, r3
 810a120:	d007      	beq.n	810a132 <ai_array_to_buffer_fmt+0x2a>
 810a122:	dd0b      	ble.n	810a13c <ai_array_to_buffer_fmt+0x34>
 810a124:	4b27      	ldr	r3, [pc, #156]	@ (810a1c4 <ai_array_to_buffer_fmt+0xbc>)
 810a126:	429a      	cmp	r2, r3
 810a128:	d003      	beq.n	810a132 <ai_array_to_buffer_fmt+0x2a>
 810a12a:	f503 33fa 	add.w	r3, r3, #128000	@ 0x1f400
 810a12e:	429a      	cmp	r2, r3
 810a130:	d131      	bne.n	810a196 <ai_array_to_buffer_fmt+0x8e>
 810a132:	4613      	mov	r3, r2
 810a134:	f000 40d0 	and.w	r0, r0, #1744830464	@ 0x68000000
 810a138:	4318      	orrs	r0, r3
 810a13a:	4770      	bx	lr
 810a13c:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 810a140:	429a      	cmp	r2, r3
 810a142:	d0f6      	beq.n	810a132 <ai_array_to_buffer_fmt+0x2a>
 810a144:	dd2c      	ble.n	810a1a0 <ai_array_to_buffer_fmt+0x98>
 810a146:	4b20      	ldr	r3, [pc, #128]	@ (810a1c8 <ai_array_to_buffer_fmt+0xc0>)
 810a148:	f000 40d0 	and.w	r0, r0, #1744830464	@ 0x68000000
 810a14c:	429a      	cmp	r2, r3
 810a14e:	bf18      	it	ne
 810a150:	2340      	movne	r3, #64	@ 0x40
 810a152:	4318      	orrs	r0, r3
 810a154:	4770      	bx	lr
 810a156:	4b1d      	ldr	r3, [pc, #116]	@ (810a1cc <ai_array_to_buffer_fmt+0xc4>)
 810a158:	429a      	cmp	r2, r3
 810a15a:	d0ea      	beq.n	810a132 <ai_array_to_buffer_fmt+0x2a>
 810a15c:	dd0e      	ble.n	810a17c <ai_array_to_buffer_fmt+0x74>
 810a15e:	4b1c      	ldr	r3, [pc, #112]	@ (810a1d0 <ai_array_to_buffer_fmt+0xc8>)
 810a160:	429a      	cmp	r2, r3
 810a162:	d0e6      	beq.n	810a132 <ai_array_to_buffer_fmt+0x2a>
 810a164:	f503 037e 	add.w	r3, r3, #16646144	@ 0xfe0000
 810a168:	429a      	cmp	r2, r3
 810a16a:	d0e2      	beq.n	810a132 <ai_array_to_buffer_fmt+0x2a>
 810a16c:	4b19      	ldr	r3, [pc, #100]	@ (810a1d4 <ai_array_to_buffer_fmt+0xcc>)
 810a16e:	f000 40d0 	and.w	r0, r0, #1744830464	@ 0x68000000
 810a172:	429a      	cmp	r2, r3
 810a174:	bf18      	it	ne
 810a176:	2340      	movne	r3, #64	@ 0x40
 810a178:	4318      	orrs	r0, r3
 810a17a:	4770      	bx	lr
 810a17c:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 810a180:	429a      	cmp	r2, r3
 810a182:	d0d6      	beq.n	810a132 <ai_array_to_buffer_fmt+0x2a>
 810a184:	3307      	adds	r3, #7
 810a186:	429a      	cmp	r2, r3
 810a188:	d0d3      	beq.n	810a132 <ai_array_to_buffer_fmt+0x2a>
 810a18a:	f2a3 3387 	subw	r3, r3, #903	@ 0x387
 810a18e:	429a      	cmp	r2, r3
 810a190:	bf18      	it	ne
 810a192:	2340      	movne	r3, #64	@ 0x40
 810a194:	e7ce      	b.n	810a134 <ai_array_to_buffer_fmt+0x2c>
 810a196:	4b10      	ldr	r3, [pc, #64]	@ (810a1d8 <ai_array_to_buffer_fmt+0xd0>)
 810a198:	429a      	cmp	r2, r3
 810a19a:	bf18      	it	ne
 810a19c:	2340      	movne	r3, #64	@ 0x40
 810a19e:	e7c9      	b.n	810a134 <ai_array_to_buffer_fmt+0x2c>
 810a1a0:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 810a1a4:	429a      	cmp	r2, r3
 810a1a6:	d0c4      	beq.n	810a132 <ai_array_to_buffer_fmt+0x2a>
 810a1a8:	3380      	adds	r3, #128	@ 0x80
 810a1aa:	429a      	cmp	r2, r3
 810a1ac:	bf18      	it	ne
 810a1ae:	2340      	movne	r3, #64	@ 0x40
 810a1b0:	e7c0      	b.n	810a134 <ai_array_to_buffer_fmt+0x2c>
 810a1b2:	4b0a      	ldr	r3, [pc, #40]	@ (810a1dc <ai_array_to_buffer_fmt+0xd4>)
 810a1b4:	4003      	ands	r3, r0
 810a1b6:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 810a1ba:	e7bb      	b.n	810a134 <ai_array_to_buffer_fmt+0x2c>
 810a1bc:	00840040 	.word	0x00840040
 810a1c0:	00040840 	.word	0x00040840
 810a1c4:	00041040 	.word	0x00041040
 810a1c8:	00040447 	.word	0x00040447
 810a1cc:	00840840 	.word	0x00840840
 810a1d0:	00841040 	.word	0x00841040
 810a1d4:	0084084f 	.word	0x0084084f
 810a1d8:	0004084f 	.word	0x0004084f
 810a1dc:	00803fff 	.word	0x00803fff

0810a1e0 <ai_array_get_byte_size>:
 810a1e0:	b319      	cbz	r1, 810a22a <ai_array_get_byte_size+0x4a>
 810a1e2:	f3c0 13c6 	ubfx	r3, r0, #7, #7
 810a1e6:	fb03 f101 	mul.w	r1, r3, r1
 810a1ea:	3107      	adds	r1, #7
 810a1ec:	f3c0 4243 	ubfx	r2, r0, #17, #4
 810a1f0:	f021 0307 	bic.w	r3, r1, #7
 810a1f4:	2a04      	cmp	r2, #4
 810a1f6:	f3c0 5141 	ubfx	r1, r0, #21, #2
 810a1fa:	fa23 f101 	lsr.w	r1, r3, r1
 810a1fe:	ea4f 10e0 	mov.w	r0, r0, asr #7
 810a202:	d00b      	beq.n	810a21c <ai_array_get_byte_size+0x3c>
 810a204:	2a08      	cmp	r2, #8
 810a206:	d002      	beq.n	810a20e <ai_array_get_byte_size+0x2e>
 810a208:	3107      	adds	r1, #7
 810a20a:	08c8      	lsrs	r0, r1, #3
 810a20c:	4770      	bx	lr
 810a20e:	f000 007f 	and.w	r0, r0, #127	@ 0x7f
 810a212:	eb01 2100 	add.w	r1, r1, r0, lsl #8
 810a216:	3107      	adds	r1, #7
 810a218:	08c8      	lsrs	r0, r1, #3
 810a21a:	4770      	bx	lr
 810a21c:	f000 007f 	and.w	r0, r0, #127	@ 0x7f
 810a220:	eb01 1100 	add.w	r1, r1, r0, lsl #4
 810a224:	3107      	adds	r1, #7
 810a226:	08c8      	lsrs	r0, r1, #3
 810a228:	4770      	bx	lr
 810a22a:	4608      	mov	r0, r1
 810a22c:	4770      	bx	lr
 810a22e:	bf00      	nop

0810a230 <ai_array_get_data_byte_size>:
 810a230:	b169      	cbz	r1, 810a24e <ai_array_get_data_byte_size+0x1e>
 810a232:	f3c0 12c6 	ubfx	r2, r0, #7, #7
 810a236:	fb02 f101 	mul.w	r1, r2, r1
 810a23a:	1dcb      	adds	r3, r1, #7
 810a23c:	f023 0307 	bic.w	r3, r3, #7
 810a240:	f3c0 5041 	ubfx	r0, r0, #21, #2
 810a244:	fa23 f000 	lsr.w	r0, r3, r0
 810a248:	3007      	adds	r0, #7
 810a24a:	08c0      	lsrs	r0, r0, #3
 810a24c:	4770      	bx	lr
 810a24e:	4608      	mov	r0, r1
 810a250:	4770      	bx	lr
 810a252:	bf00      	nop

0810a254 <ai_version_get>:
 810a254:	0212      	lsls	r2, r2, #8
 810a256:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 810a25a:	ea42 6000 	orr.w	r0, r2, r0, lsl #24
 810a25e:	4770      	bx	lr

0810a260 <get_tensor_byte_size>:
 810a260:	b410      	push	{r4}
 810a262:	6983      	ldr	r3, [r0, #24]
 810a264:	68c4      	ldr	r4, [r0, #12]
 810a266:	6941      	ldr	r1, [r0, #20]
 810a268:	681b      	ldr	r3, [r3, #0]
 810a26a:	68e0      	ldr	r0, [r4, #12]
 810a26c:	4a07      	ldr	r2, [pc, #28]	@ (810a28c <get_tensor_byte_size+0x2c>)
 810a26e:	68c9      	ldr	r1, [r1, #12]
 810a270:	f85d 4b04 	ldr.w	r4, [sp], #4
 810a274:	f023 437e 	bic.w	r3, r3, #4261412864	@ 0xfe000000
 810a278:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 810a27c:	fb01 f000 	mul.w	r0, r1, r0
 810a280:	4293      	cmp	r3, r2
 810a282:	bf04      	itt	eq
 810a284:	3007      	addeq	r0, #7
 810a286:	08c0      	lsreq	r0, r0, #3
 810a288:	4770      	bx	lr
 810a28a:	bf00      	nop
 810a28c:	000400c0 	.word	0x000400c0

0810a290 <malloc>:
 810a290:	4b02      	ldr	r3, [pc, #8]	@ (810a29c <malloc+0xc>)
 810a292:	4601      	mov	r1, r0
 810a294:	6818      	ldr	r0, [r3, #0]
 810a296:	f000 b825 	b.w	810a2e4 <_malloc_r>
 810a29a:	bf00      	nop
 810a29c:	10000b8c 	.word	0x10000b8c

0810a2a0 <sbrk_aligned>:
 810a2a0:	b570      	push	{r4, r5, r6, lr}
 810a2a2:	4e0f      	ldr	r6, [pc, #60]	@ (810a2e0 <sbrk_aligned+0x40>)
 810a2a4:	460c      	mov	r4, r1
 810a2a6:	6831      	ldr	r1, [r6, #0]
 810a2a8:	4605      	mov	r5, r0
 810a2aa:	b911      	cbnz	r1, 810a2b2 <sbrk_aligned+0x12>
 810a2ac:	f001 f9aa 	bl	810b604 <_sbrk_r>
 810a2b0:	6030      	str	r0, [r6, #0]
 810a2b2:	4621      	mov	r1, r4
 810a2b4:	4628      	mov	r0, r5
 810a2b6:	f001 f9a5 	bl	810b604 <_sbrk_r>
 810a2ba:	1c43      	adds	r3, r0, #1
 810a2bc:	d103      	bne.n	810a2c6 <sbrk_aligned+0x26>
 810a2be:	f04f 34ff 	mov.w	r4, #4294967295
 810a2c2:	4620      	mov	r0, r4
 810a2c4:	bd70      	pop	{r4, r5, r6, pc}
 810a2c6:	1cc4      	adds	r4, r0, #3
 810a2c8:	f024 0403 	bic.w	r4, r4, #3
 810a2cc:	42a0      	cmp	r0, r4
 810a2ce:	d0f8      	beq.n	810a2c2 <sbrk_aligned+0x22>
 810a2d0:	1a21      	subs	r1, r4, r0
 810a2d2:	4628      	mov	r0, r5
 810a2d4:	f001 f996 	bl	810b604 <_sbrk_r>
 810a2d8:	3001      	adds	r0, #1
 810a2da:	d1f2      	bne.n	810a2c2 <sbrk_aligned+0x22>
 810a2dc:	e7ef      	b.n	810a2be <sbrk_aligned+0x1e>
 810a2de:	bf00      	nop
 810a2e0:	1001abf0 	.word	0x1001abf0

0810a2e4 <_malloc_r>:
 810a2e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 810a2e8:	1ccd      	adds	r5, r1, #3
 810a2ea:	f025 0503 	bic.w	r5, r5, #3
 810a2ee:	3508      	adds	r5, #8
 810a2f0:	2d0c      	cmp	r5, #12
 810a2f2:	bf38      	it	cc
 810a2f4:	250c      	movcc	r5, #12
 810a2f6:	2d00      	cmp	r5, #0
 810a2f8:	4606      	mov	r6, r0
 810a2fa:	db01      	blt.n	810a300 <_malloc_r+0x1c>
 810a2fc:	42a9      	cmp	r1, r5
 810a2fe:	d904      	bls.n	810a30a <_malloc_r+0x26>
 810a300:	230c      	movs	r3, #12
 810a302:	6033      	str	r3, [r6, #0]
 810a304:	2000      	movs	r0, #0
 810a306:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 810a30a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 810a3e0 <_malloc_r+0xfc>
 810a30e:	f000 f869 	bl	810a3e4 <__malloc_lock>
 810a312:	f8d8 3000 	ldr.w	r3, [r8]
 810a316:	461c      	mov	r4, r3
 810a318:	bb44      	cbnz	r4, 810a36c <_malloc_r+0x88>
 810a31a:	4629      	mov	r1, r5
 810a31c:	4630      	mov	r0, r6
 810a31e:	f7ff ffbf 	bl	810a2a0 <sbrk_aligned>
 810a322:	1c43      	adds	r3, r0, #1
 810a324:	4604      	mov	r4, r0
 810a326:	d158      	bne.n	810a3da <_malloc_r+0xf6>
 810a328:	f8d8 4000 	ldr.w	r4, [r8]
 810a32c:	4627      	mov	r7, r4
 810a32e:	2f00      	cmp	r7, #0
 810a330:	d143      	bne.n	810a3ba <_malloc_r+0xd6>
 810a332:	2c00      	cmp	r4, #0
 810a334:	d04b      	beq.n	810a3ce <_malloc_r+0xea>
 810a336:	6823      	ldr	r3, [r4, #0]
 810a338:	4639      	mov	r1, r7
 810a33a:	4630      	mov	r0, r6
 810a33c:	eb04 0903 	add.w	r9, r4, r3
 810a340:	f001 f960 	bl	810b604 <_sbrk_r>
 810a344:	4581      	cmp	r9, r0
 810a346:	d142      	bne.n	810a3ce <_malloc_r+0xea>
 810a348:	6821      	ldr	r1, [r4, #0]
 810a34a:	1a6d      	subs	r5, r5, r1
 810a34c:	4629      	mov	r1, r5
 810a34e:	4630      	mov	r0, r6
 810a350:	f7ff ffa6 	bl	810a2a0 <sbrk_aligned>
 810a354:	3001      	adds	r0, #1
 810a356:	d03a      	beq.n	810a3ce <_malloc_r+0xea>
 810a358:	6823      	ldr	r3, [r4, #0]
 810a35a:	442b      	add	r3, r5
 810a35c:	6023      	str	r3, [r4, #0]
 810a35e:	f8d8 3000 	ldr.w	r3, [r8]
 810a362:	685a      	ldr	r2, [r3, #4]
 810a364:	bb62      	cbnz	r2, 810a3c0 <_malloc_r+0xdc>
 810a366:	f8c8 7000 	str.w	r7, [r8]
 810a36a:	e00f      	b.n	810a38c <_malloc_r+0xa8>
 810a36c:	6822      	ldr	r2, [r4, #0]
 810a36e:	1b52      	subs	r2, r2, r5
 810a370:	d420      	bmi.n	810a3b4 <_malloc_r+0xd0>
 810a372:	2a0b      	cmp	r2, #11
 810a374:	d917      	bls.n	810a3a6 <_malloc_r+0xc2>
 810a376:	1961      	adds	r1, r4, r5
 810a378:	42a3      	cmp	r3, r4
 810a37a:	6025      	str	r5, [r4, #0]
 810a37c:	bf18      	it	ne
 810a37e:	6059      	strne	r1, [r3, #4]
 810a380:	6863      	ldr	r3, [r4, #4]
 810a382:	bf08      	it	eq
 810a384:	f8c8 1000 	streq.w	r1, [r8]
 810a388:	5162      	str	r2, [r4, r5]
 810a38a:	604b      	str	r3, [r1, #4]
 810a38c:	4630      	mov	r0, r6
 810a38e:	f000 f82f 	bl	810a3f0 <__malloc_unlock>
 810a392:	f104 000b 	add.w	r0, r4, #11
 810a396:	1d23      	adds	r3, r4, #4
 810a398:	f020 0007 	bic.w	r0, r0, #7
 810a39c:	1ac2      	subs	r2, r0, r3
 810a39e:	bf1c      	itt	ne
 810a3a0:	1a1b      	subne	r3, r3, r0
 810a3a2:	50a3      	strne	r3, [r4, r2]
 810a3a4:	e7af      	b.n	810a306 <_malloc_r+0x22>
 810a3a6:	6862      	ldr	r2, [r4, #4]
 810a3a8:	42a3      	cmp	r3, r4
 810a3aa:	bf0c      	ite	eq
 810a3ac:	f8c8 2000 	streq.w	r2, [r8]
 810a3b0:	605a      	strne	r2, [r3, #4]
 810a3b2:	e7eb      	b.n	810a38c <_malloc_r+0xa8>
 810a3b4:	4623      	mov	r3, r4
 810a3b6:	6864      	ldr	r4, [r4, #4]
 810a3b8:	e7ae      	b.n	810a318 <_malloc_r+0x34>
 810a3ba:	463c      	mov	r4, r7
 810a3bc:	687f      	ldr	r7, [r7, #4]
 810a3be:	e7b6      	b.n	810a32e <_malloc_r+0x4a>
 810a3c0:	461a      	mov	r2, r3
 810a3c2:	685b      	ldr	r3, [r3, #4]
 810a3c4:	42a3      	cmp	r3, r4
 810a3c6:	d1fb      	bne.n	810a3c0 <_malloc_r+0xdc>
 810a3c8:	2300      	movs	r3, #0
 810a3ca:	6053      	str	r3, [r2, #4]
 810a3cc:	e7de      	b.n	810a38c <_malloc_r+0xa8>
 810a3ce:	230c      	movs	r3, #12
 810a3d0:	6033      	str	r3, [r6, #0]
 810a3d2:	4630      	mov	r0, r6
 810a3d4:	f000 f80c 	bl	810a3f0 <__malloc_unlock>
 810a3d8:	e794      	b.n	810a304 <_malloc_r+0x20>
 810a3da:	6005      	str	r5, [r0, #0]
 810a3dc:	e7d6      	b.n	810a38c <_malloc_r+0xa8>
 810a3de:	bf00      	nop
 810a3e0:	1001abf4 	.word	0x1001abf4

0810a3e4 <__malloc_lock>:
 810a3e4:	4801      	ldr	r0, [pc, #4]	@ (810a3ec <__malloc_lock+0x8>)
 810a3e6:	f001 b95a 	b.w	810b69e <__retarget_lock_acquire_recursive>
 810a3ea:	bf00      	nop
 810a3ec:	1001ad38 	.word	0x1001ad38

0810a3f0 <__malloc_unlock>:
 810a3f0:	4801      	ldr	r0, [pc, #4]	@ (810a3f8 <__malloc_unlock+0x8>)
 810a3f2:	f001 b955 	b.w	810b6a0 <__retarget_lock_release_recursive>
 810a3f6:	bf00      	nop
 810a3f8:	1001ad38 	.word	0x1001ad38

0810a3fc <_realloc_r>:
 810a3fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 810a400:	4680      	mov	r8, r0
 810a402:	4615      	mov	r5, r2
 810a404:	460c      	mov	r4, r1
 810a406:	b921      	cbnz	r1, 810a412 <_realloc_r+0x16>
 810a408:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 810a40c:	4611      	mov	r1, r2
 810a40e:	f7ff bf69 	b.w	810a2e4 <_malloc_r>
 810a412:	b92a      	cbnz	r2, 810a420 <_realloc_r+0x24>
 810a414:	f001 ffa8 	bl	810c368 <_free_r>
 810a418:	2400      	movs	r4, #0
 810a41a:	4620      	mov	r0, r4
 810a41c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 810a420:	f002 fc9e 	bl	810cd60 <_malloc_usable_size_r>
 810a424:	4285      	cmp	r5, r0
 810a426:	4606      	mov	r6, r0
 810a428:	d802      	bhi.n	810a430 <_realloc_r+0x34>
 810a42a:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 810a42e:	d8f4      	bhi.n	810a41a <_realloc_r+0x1e>
 810a430:	4629      	mov	r1, r5
 810a432:	4640      	mov	r0, r8
 810a434:	f7ff ff56 	bl	810a2e4 <_malloc_r>
 810a438:	4607      	mov	r7, r0
 810a43a:	2800      	cmp	r0, #0
 810a43c:	d0ec      	beq.n	810a418 <_realloc_r+0x1c>
 810a43e:	42b5      	cmp	r5, r6
 810a440:	462a      	mov	r2, r5
 810a442:	4621      	mov	r1, r4
 810a444:	bf28      	it	cs
 810a446:	4632      	movcs	r2, r6
 810a448:	f001 f92b 	bl	810b6a2 <memcpy>
 810a44c:	4621      	mov	r1, r4
 810a44e:	4640      	mov	r0, r8
 810a450:	f001 ff8a 	bl	810c368 <_free_r>
 810a454:	463c      	mov	r4, r7
 810a456:	e7e0      	b.n	810a41a <_realloc_r+0x1e>

0810a458 <__cvt>:
 810a458:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 810a45c:	ec57 6b10 	vmov	r6, r7, d0
 810a460:	2f00      	cmp	r7, #0
 810a462:	460c      	mov	r4, r1
 810a464:	4619      	mov	r1, r3
 810a466:	463b      	mov	r3, r7
 810a468:	bfbb      	ittet	lt
 810a46a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 810a46e:	461f      	movlt	r7, r3
 810a470:	2300      	movge	r3, #0
 810a472:	232d      	movlt	r3, #45	@ 0x2d
 810a474:	700b      	strb	r3, [r1, #0]
 810a476:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 810a478:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 810a47c:	4691      	mov	r9, r2
 810a47e:	f023 0820 	bic.w	r8, r3, #32
 810a482:	bfbc      	itt	lt
 810a484:	4632      	movlt	r2, r6
 810a486:	4616      	movlt	r6, r2
 810a488:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 810a48c:	d005      	beq.n	810a49a <__cvt+0x42>
 810a48e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 810a492:	d100      	bne.n	810a496 <__cvt+0x3e>
 810a494:	3401      	adds	r4, #1
 810a496:	2102      	movs	r1, #2
 810a498:	e000      	b.n	810a49c <__cvt+0x44>
 810a49a:	2103      	movs	r1, #3
 810a49c:	ab03      	add	r3, sp, #12
 810a49e:	9301      	str	r3, [sp, #4]
 810a4a0:	ab02      	add	r3, sp, #8
 810a4a2:	9300      	str	r3, [sp, #0]
 810a4a4:	ec47 6b10 	vmov	d0, r6, r7
 810a4a8:	4653      	mov	r3, sl
 810a4aa:	4622      	mov	r2, r4
 810a4ac:	f001 f998 	bl	810b7e0 <_dtoa_r>
 810a4b0:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 810a4b4:	4605      	mov	r5, r0
 810a4b6:	d119      	bne.n	810a4ec <__cvt+0x94>
 810a4b8:	f019 0f01 	tst.w	r9, #1
 810a4bc:	d00e      	beq.n	810a4dc <__cvt+0x84>
 810a4be:	eb00 0904 	add.w	r9, r0, r4
 810a4c2:	2200      	movs	r2, #0
 810a4c4:	2300      	movs	r3, #0
 810a4c6:	4630      	mov	r0, r6
 810a4c8:	4639      	mov	r1, r7
 810a4ca:	f7f6 fb85 	bl	8100bd8 <__aeabi_dcmpeq>
 810a4ce:	b108      	cbz	r0, 810a4d4 <__cvt+0x7c>
 810a4d0:	f8cd 900c 	str.w	r9, [sp, #12]
 810a4d4:	2230      	movs	r2, #48	@ 0x30
 810a4d6:	9b03      	ldr	r3, [sp, #12]
 810a4d8:	454b      	cmp	r3, r9
 810a4da:	d31e      	bcc.n	810a51a <__cvt+0xc2>
 810a4dc:	9b03      	ldr	r3, [sp, #12]
 810a4de:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 810a4e0:	1b5b      	subs	r3, r3, r5
 810a4e2:	4628      	mov	r0, r5
 810a4e4:	6013      	str	r3, [r2, #0]
 810a4e6:	b004      	add	sp, #16
 810a4e8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 810a4ec:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 810a4f0:	eb00 0904 	add.w	r9, r0, r4
 810a4f4:	d1e5      	bne.n	810a4c2 <__cvt+0x6a>
 810a4f6:	7803      	ldrb	r3, [r0, #0]
 810a4f8:	2b30      	cmp	r3, #48	@ 0x30
 810a4fa:	d10a      	bne.n	810a512 <__cvt+0xba>
 810a4fc:	2200      	movs	r2, #0
 810a4fe:	2300      	movs	r3, #0
 810a500:	4630      	mov	r0, r6
 810a502:	4639      	mov	r1, r7
 810a504:	f7f6 fb68 	bl	8100bd8 <__aeabi_dcmpeq>
 810a508:	b918      	cbnz	r0, 810a512 <__cvt+0xba>
 810a50a:	f1c4 0401 	rsb	r4, r4, #1
 810a50e:	f8ca 4000 	str.w	r4, [sl]
 810a512:	f8da 3000 	ldr.w	r3, [sl]
 810a516:	4499      	add	r9, r3
 810a518:	e7d3      	b.n	810a4c2 <__cvt+0x6a>
 810a51a:	1c59      	adds	r1, r3, #1
 810a51c:	9103      	str	r1, [sp, #12]
 810a51e:	701a      	strb	r2, [r3, #0]
 810a520:	e7d9      	b.n	810a4d6 <__cvt+0x7e>

0810a522 <__exponent>:
 810a522:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 810a524:	2900      	cmp	r1, #0
 810a526:	bfba      	itte	lt
 810a528:	4249      	neglt	r1, r1
 810a52a:	232d      	movlt	r3, #45	@ 0x2d
 810a52c:	232b      	movge	r3, #43	@ 0x2b
 810a52e:	2909      	cmp	r1, #9
 810a530:	7002      	strb	r2, [r0, #0]
 810a532:	7043      	strb	r3, [r0, #1]
 810a534:	dd29      	ble.n	810a58a <__exponent+0x68>
 810a536:	f10d 0307 	add.w	r3, sp, #7
 810a53a:	461d      	mov	r5, r3
 810a53c:	270a      	movs	r7, #10
 810a53e:	461a      	mov	r2, r3
 810a540:	fbb1 f6f7 	udiv	r6, r1, r7
 810a544:	fb07 1416 	mls	r4, r7, r6, r1
 810a548:	3430      	adds	r4, #48	@ 0x30
 810a54a:	f802 4c01 	strb.w	r4, [r2, #-1]
 810a54e:	460c      	mov	r4, r1
 810a550:	2c63      	cmp	r4, #99	@ 0x63
 810a552:	f103 33ff 	add.w	r3, r3, #4294967295
 810a556:	4631      	mov	r1, r6
 810a558:	dcf1      	bgt.n	810a53e <__exponent+0x1c>
 810a55a:	3130      	adds	r1, #48	@ 0x30
 810a55c:	1e94      	subs	r4, r2, #2
 810a55e:	f803 1c01 	strb.w	r1, [r3, #-1]
 810a562:	1c41      	adds	r1, r0, #1
 810a564:	4623      	mov	r3, r4
 810a566:	42ab      	cmp	r3, r5
 810a568:	d30a      	bcc.n	810a580 <__exponent+0x5e>
 810a56a:	f10d 0309 	add.w	r3, sp, #9
 810a56e:	1a9b      	subs	r3, r3, r2
 810a570:	42ac      	cmp	r4, r5
 810a572:	bf88      	it	hi
 810a574:	2300      	movhi	r3, #0
 810a576:	3302      	adds	r3, #2
 810a578:	4403      	add	r3, r0
 810a57a:	1a18      	subs	r0, r3, r0
 810a57c:	b003      	add	sp, #12
 810a57e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 810a580:	f813 6b01 	ldrb.w	r6, [r3], #1
 810a584:	f801 6f01 	strb.w	r6, [r1, #1]!
 810a588:	e7ed      	b.n	810a566 <__exponent+0x44>
 810a58a:	2330      	movs	r3, #48	@ 0x30
 810a58c:	3130      	adds	r1, #48	@ 0x30
 810a58e:	7083      	strb	r3, [r0, #2]
 810a590:	70c1      	strb	r1, [r0, #3]
 810a592:	1d03      	adds	r3, r0, #4
 810a594:	e7f1      	b.n	810a57a <__exponent+0x58>
	...

0810a598 <_printf_float>:
 810a598:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810a59c:	b08d      	sub	sp, #52	@ 0x34
 810a59e:	460c      	mov	r4, r1
 810a5a0:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 810a5a4:	4616      	mov	r6, r2
 810a5a6:	461f      	mov	r7, r3
 810a5a8:	4605      	mov	r5, r0
 810a5aa:	f000 fff3 	bl	810b594 <_localeconv_r>
 810a5ae:	6803      	ldr	r3, [r0, #0]
 810a5b0:	9304      	str	r3, [sp, #16]
 810a5b2:	4618      	mov	r0, r3
 810a5b4:	f7f5 fee4 	bl	8100380 <strlen>
 810a5b8:	2300      	movs	r3, #0
 810a5ba:	930a      	str	r3, [sp, #40]	@ 0x28
 810a5bc:	f8d8 3000 	ldr.w	r3, [r8]
 810a5c0:	9005      	str	r0, [sp, #20]
 810a5c2:	3307      	adds	r3, #7
 810a5c4:	f023 0307 	bic.w	r3, r3, #7
 810a5c8:	f103 0208 	add.w	r2, r3, #8
 810a5cc:	f894 a018 	ldrb.w	sl, [r4, #24]
 810a5d0:	f8d4 b000 	ldr.w	fp, [r4]
 810a5d4:	f8c8 2000 	str.w	r2, [r8]
 810a5d8:	e9d3 8900 	ldrd	r8, r9, [r3]
 810a5dc:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 810a5e0:	9307      	str	r3, [sp, #28]
 810a5e2:	f8cd 8018 	str.w	r8, [sp, #24]
 810a5e6:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 810a5ea:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 810a5ee:	4b9c      	ldr	r3, [pc, #624]	@ (810a860 <_printf_float+0x2c8>)
 810a5f0:	f04f 32ff 	mov.w	r2, #4294967295
 810a5f4:	f7f6 fb22 	bl	8100c3c <__aeabi_dcmpun>
 810a5f8:	bb70      	cbnz	r0, 810a658 <_printf_float+0xc0>
 810a5fa:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 810a5fe:	4b98      	ldr	r3, [pc, #608]	@ (810a860 <_printf_float+0x2c8>)
 810a600:	f04f 32ff 	mov.w	r2, #4294967295
 810a604:	f7f6 fafc 	bl	8100c00 <__aeabi_dcmple>
 810a608:	bb30      	cbnz	r0, 810a658 <_printf_float+0xc0>
 810a60a:	2200      	movs	r2, #0
 810a60c:	2300      	movs	r3, #0
 810a60e:	4640      	mov	r0, r8
 810a610:	4649      	mov	r1, r9
 810a612:	f7f6 faeb 	bl	8100bec <__aeabi_dcmplt>
 810a616:	b110      	cbz	r0, 810a61e <_printf_float+0x86>
 810a618:	232d      	movs	r3, #45	@ 0x2d
 810a61a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 810a61e:	4a91      	ldr	r2, [pc, #580]	@ (810a864 <_printf_float+0x2cc>)
 810a620:	4b91      	ldr	r3, [pc, #580]	@ (810a868 <_printf_float+0x2d0>)
 810a622:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 810a626:	bf94      	ite	ls
 810a628:	4690      	movls	r8, r2
 810a62a:	4698      	movhi	r8, r3
 810a62c:	2303      	movs	r3, #3
 810a62e:	6123      	str	r3, [r4, #16]
 810a630:	f02b 0304 	bic.w	r3, fp, #4
 810a634:	6023      	str	r3, [r4, #0]
 810a636:	f04f 0900 	mov.w	r9, #0
 810a63a:	9700      	str	r7, [sp, #0]
 810a63c:	4633      	mov	r3, r6
 810a63e:	aa0b      	add	r2, sp, #44	@ 0x2c
 810a640:	4621      	mov	r1, r4
 810a642:	4628      	mov	r0, r5
 810a644:	f000 f9d2 	bl	810a9ec <_printf_common>
 810a648:	3001      	adds	r0, #1
 810a64a:	f040 808d 	bne.w	810a768 <_printf_float+0x1d0>
 810a64e:	f04f 30ff 	mov.w	r0, #4294967295
 810a652:	b00d      	add	sp, #52	@ 0x34
 810a654:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 810a658:	4642      	mov	r2, r8
 810a65a:	464b      	mov	r3, r9
 810a65c:	4640      	mov	r0, r8
 810a65e:	4649      	mov	r1, r9
 810a660:	f7f6 faec 	bl	8100c3c <__aeabi_dcmpun>
 810a664:	b140      	cbz	r0, 810a678 <_printf_float+0xe0>
 810a666:	464b      	mov	r3, r9
 810a668:	2b00      	cmp	r3, #0
 810a66a:	bfbc      	itt	lt
 810a66c:	232d      	movlt	r3, #45	@ 0x2d
 810a66e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 810a672:	4a7e      	ldr	r2, [pc, #504]	@ (810a86c <_printf_float+0x2d4>)
 810a674:	4b7e      	ldr	r3, [pc, #504]	@ (810a870 <_printf_float+0x2d8>)
 810a676:	e7d4      	b.n	810a622 <_printf_float+0x8a>
 810a678:	6863      	ldr	r3, [r4, #4]
 810a67a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 810a67e:	9206      	str	r2, [sp, #24]
 810a680:	1c5a      	adds	r2, r3, #1
 810a682:	d13b      	bne.n	810a6fc <_printf_float+0x164>
 810a684:	2306      	movs	r3, #6
 810a686:	6063      	str	r3, [r4, #4]
 810a688:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 810a68c:	2300      	movs	r3, #0
 810a68e:	6022      	str	r2, [r4, #0]
 810a690:	9303      	str	r3, [sp, #12]
 810a692:	ab0a      	add	r3, sp, #40	@ 0x28
 810a694:	e9cd a301 	strd	sl, r3, [sp, #4]
 810a698:	ab09      	add	r3, sp, #36	@ 0x24
 810a69a:	9300      	str	r3, [sp, #0]
 810a69c:	6861      	ldr	r1, [r4, #4]
 810a69e:	ec49 8b10 	vmov	d0, r8, r9
 810a6a2:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 810a6a6:	4628      	mov	r0, r5
 810a6a8:	f7ff fed6 	bl	810a458 <__cvt>
 810a6ac:	9b06      	ldr	r3, [sp, #24]
 810a6ae:	9909      	ldr	r1, [sp, #36]	@ 0x24
 810a6b0:	2b47      	cmp	r3, #71	@ 0x47
 810a6b2:	4680      	mov	r8, r0
 810a6b4:	d129      	bne.n	810a70a <_printf_float+0x172>
 810a6b6:	1cc8      	adds	r0, r1, #3
 810a6b8:	db02      	blt.n	810a6c0 <_printf_float+0x128>
 810a6ba:	6863      	ldr	r3, [r4, #4]
 810a6bc:	4299      	cmp	r1, r3
 810a6be:	dd41      	ble.n	810a744 <_printf_float+0x1ac>
 810a6c0:	f1aa 0a02 	sub.w	sl, sl, #2
 810a6c4:	fa5f fa8a 	uxtb.w	sl, sl
 810a6c8:	3901      	subs	r1, #1
 810a6ca:	4652      	mov	r2, sl
 810a6cc:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 810a6d0:	9109      	str	r1, [sp, #36]	@ 0x24
 810a6d2:	f7ff ff26 	bl	810a522 <__exponent>
 810a6d6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 810a6d8:	1813      	adds	r3, r2, r0
 810a6da:	2a01      	cmp	r2, #1
 810a6dc:	4681      	mov	r9, r0
 810a6de:	6123      	str	r3, [r4, #16]
 810a6e0:	dc02      	bgt.n	810a6e8 <_printf_float+0x150>
 810a6e2:	6822      	ldr	r2, [r4, #0]
 810a6e4:	07d2      	lsls	r2, r2, #31
 810a6e6:	d501      	bpl.n	810a6ec <_printf_float+0x154>
 810a6e8:	3301      	adds	r3, #1
 810a6ea:	6123      	str	r3, [r4, #16]
 810a6ec:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 810a6f0:	2b00      	cmp	r3, #0
 810a6f2:	d0a2      	beq.n	810a63a <_printf_float+0xa2>
 810a6f4:	232d      	movs	r3, #45	@ 0x2d
 810a6f6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 810a6fa:	e79e      	b.n	810a63a <_printf_float+0xa2>
 810a6fc:	9a06      	ldr	r2, [sp, #24]
 810a6fe:	2a47      	cmp	r2, #71	@ 0x47
 810a700:	d1c2      	bne.n	810a688 <_printf_float+0xf0>
 810a702:	2b00      	cmp	r3, #0
 810a704:	d1c0      	bne.n	810a688 <_printf_float+0xf0>
 810a706:	2301      	movs	r3, #1
 810a708:	e7bd      	b.n	810a686 <_printf_float+0xee>
 810a70a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 810a70e:	d9db      	bls.n	810a6c8 <_printf_float+0x130>
 810a710:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 810a714:	d118      	bne.n	810a748 <_printf_float+0x1b0>
 810a716:	2900      	cmp	r1, #0
 810a718:	6863      	ldr	r3, [r4, #4]
 810a71a:	dd0b      	ble.n	810a734 <_printf_float+0x19c>
 810a71c:	6121      	str	r1, [r4, #16]
 810a71e:	b913      	cbnz	r3, 810a726 <_printf_float+0x18e>
 810a720:	6822      	ldr	r2, [r4, #0]
 810a722:	07d0      	lsls	r0, r2, #31
 810a724:	d502      	bpl.n	810a72c <_printf_float+0x194>
 810a726:	3301      	adds	r3, #1
 810a728:	440b      	add	r3, r1
 810a72a:	6123      	str	r3, [r4, #16]
 810a72c:	65a1      	str	r1, [r4, #88]	@ 0x58
 810a72e:	f04f 0900 	mov.w	r9, #0
 810a732:	e7db      	b.n	810a6ec <_printf_float+0x154>
 810a734:	b913      	cbnz	r3, 810a73c <_printf_float+0x1a4>
 810a736:	6822      	ldr	r2, [r4, #0]
 810a738:	07d2      	lsls	r2, r2, #31
 810a73a:	d501      	bpl.n	810a740 <_printf_float+0x1a8>
 810a73c:	3302      	adds	r3, #2
 810a73e:	e7f4      	b.n	810a72a <_printf_float+0x192>
 810a740:	2301      	movs	r3, #1
 810a742:	e7f2      	b.n	810a72a <_printf_float+0x192>
 810a744:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 810a748:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 810a74a:	4299      	cmp	r1, r3
 810a74c:	db05      	blt.n	810a75a <_printf_float+0x1c2>
 810a74e:	6823      	ldr	r3, [r4, #0]
 810a750:	6121      	str	r1, [r4, #16]
 810a752:	07d8      	lsls	r0, r3, #31
 810a754:	d5ea      	bpl.n	810a72c <_printf_float+0x194>
 810a756:	1c4b      	adds	r3, r1, #1
 810a758:	e7e7      	b.n	810a72a <_printf_float+0x192>
 810a75a:	2900      	cmp	r1, #0
 810a75c:	bfd4      	ite	le
 810a75e:	f1c1 0202 	rsble	r2, r1, #2
 810a762:	2201      	movgt	r2, #1
 810a764:	4413      	add	r3, r2
 810a766:	e7e0      	b.n	810a72a <_printf_float+0x192>
 810a768:	6823      	ldr	r3, [r4, #0]
 810a76a:	055a      	lsls	r2, r3, #21
 810a76c:	d407      	bmi.n	810a77e <_printf_float+0x1e6>
 810a76e:	6923      	ldr	r3, [r4, #16]
 810a770:	4642      	mov	r2, r8
 810a772:	4631      	mov	r1, r6
 810a774:	4628      	mov	r0, r5
 810a776:	47b8      	blx	r7
 810a778:	3001      	adds	r0, #1
 810a77a:	d12b      	bne.n	810a7d4 <_printf_float+0x23c>
 810a77c:	e767      	b.n	810a64e <_printf_float+0xb6>
 810a77e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 810a782:	f240 80dd 	bls.w	810a940 <_printf_float+0x3a8>
 810a786:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 810a78a:	2200      	movs	r2, #0
 810a78c:	2300      	movs	r3, #0
 810a78e:	f7f6 fa23 	bl	8100bd8 <__aeabi_dcmpeq>
 810a792:	2800      	cmp	r0, #0
 810a794:	d033      	beq.n	810a7fe <_printf_float+0x266>
 810a796:	4a37      	ldr	r2, [pc, #220]	@ (810a874 <_printf_float+0x2dc>)
 810a798:	2301      	movs	r3, #1
 810a79a:	4631      	mov	r1, r6
 810a79c:	4628      	mov	r0, r5
 810a79e:	47b8      	blx	r7
 810a7a0:	3001      	adds	r0, #1
 810a7a2:	f43f af54 	beq.w	810a64e <_printf_float+0xb6>
 810a7a6:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 810a7aa:	4543      	cmp	r3, r8
 810a7ac:	db02      	blt.n	810a7b4 <_printf_float+0x21c>
 810a7ae:	6823      	ldr	r3, [r4, #0]
 810a7b0:	07d8      	lsls	r0, r3, #31
 810a7b2:	d50f      	bpl.n	810a7d4 <_printf_float+0x23c>
 810a7b4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 810a7b8:	4631      	mov	r1, r6
 810a7ba:	4628      	mov	r0, r5
 810a7bc:	47b8      	blx	r7
 810a7be:	3001      	adds	r0, #1
 810a7c0:	f43f af45 	beq.w	810a64e <_printf_float+0xb6>
 810a7c4:	f04f 0900 	mov.w	r9, #0
 810a7c8:	f108 38ff 	add.w	r8, r8, #4294967295
 810a7cc:	f104 0a1a 	add.w	sl, r4, #26
 810a7d0:	45c8      	cmp	r8, r9
 810a7d2:	dc09      	bgt.n	810a7e8 <_printf_float+0x250>
 810a7d4:	6823      	ldr	r3, [r4, #0]
 810a7d6:	079b      	lsls	r3, r3, #30
 810a7d8:	f100 8103 	bmi.w	810a9e2 <_printf_float+0x44a>
 810a7dc:	68e0      	ldr	r0, [r4, #12]
 810a7de:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 810a7e0:	4298      	cmp	r0, r3
 810a7e2:	bfb8      	it	lt
 810a7e4:	4618      	movlt	r0, r3
 810a7e6:	e734      	b.n	810a652 <_printf_float+0xba>
 810a7e8:	2301      	movs	r3, #1
 810a7ea:	4652      	mov	r2, sl
 810a7ec:	4631      	mov	r1, r6
 810a7ee:	4628      	mov	r0, r5
 810a7f0:	47b8      	blx	r7
 810a7f2:	3001      	adds	r0, #1
 810a7f4:	f43f af2b 	beq.w	810a64e <_printf_float+0xb6>
 810a7f8:	f109 0901 	add.w	r9, r9, #1
 810a7fc:	e7e8      	b.n	810a7d0 <_printf_float+0x238>
 810a7fe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 810a800:	2b00      	cmp	r3, #0
 810a802:	dc39      	bgt.n	810a878 <_printf_float+0x2e0>
 810a804:	4a1b      	ldr	r2, [pc, #108]	@ (810a874 <_printf_float+0x2dc>)
 810a806:	2301      	movs	r3, #1
 810a808:	4631      	mov	r1, r6
 810a80a:	4628      	mov	r0, r5
 810a80c:	47b8      	blx	r7
 810a80e:	3001      	adds	r0, #1
 810a810:	f43f af1d 	beq.w	810a64e <_printf_float+0xb6>
 810a814:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 810a818:	ea59 0303 	orrs.w	r3, r9, r3
 810a81c:	d102      	bne.n	810a824 <_printf_float+0x28c>
 810a81e:	6823      	ldr	r3, [r4, #0]
 810a820:	07d9      	lsls	r1, r3, #31
 810a822:	d5d7      	bpl.n	810a7d4 <_printf_float+0x23c>
 810a824:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 810a828:	4631      	mov	r1, r6
 810a82a:	4628      	mov	r0, r5
 810a82c:	47b8      	blx	r7
 810a82e:	3001      	adds	r0, #1
 810a830:	f43f af0d 	beq.w	810a64e <_printf_float+0xb6>
 810a834:	f04f 0a00 	mov.w	sl, #0
 810a838:	f104 0b1a 	add.w	fp, r4, #26
 810a83c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 810a83e:	425b      	negs	r3, r3
 810a840:	4553      	cmp	r3, sl
 810a842:	dc01      	bgt.n	810a848 <_printf_float+0x2b0>
 810a844:	464b      	mov	r3, r9
 810a846:	e793      	b.n	810a770 <_printf_float+0x1d8>
 810a848:	2301      	movs	r3, #1
 810a84a:	465a      	mov	r2, fp
 810a84c:	4631      	mov	r1, r6
 810a84e:	4628      	mov	r0, r5
 810a850:	47b8      	blx	r7
 810a852:	3001      	adds	r0, #1
 810a854:	f43f aefb 	beq.w	810a64e <_printf_float+0xb6>
 810a858:	f10a 0a01 	add.w	sl, sl, #1
 810a85c:	e7ee      	b.n	810a83c <_printf_float+0x2a4>
 810a85e:	bf00      	nop
 810a860:	7fefffff 	.word	0x7fefffff
 810a864:	081af194 	.word	0x081af194
 810a868:	081af198 	.word	0x081af198
 810a86c:	081af19c 	.word	0x081af19c
 810a870:	081af1a0 	.word	0x081af1a0
 810a874:	081af1a4 	.word	0x081af1a4
 810a878:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 810a87a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 810a87e:	4553      	cmp	r3, sl
 810a880:	bfa8      	it	ge
 810a882:	4653      	movge	r3, sl
 810a884:	2b00      	cmp	r3, #0
 810a886:	4699      	mov	r9, r3
 810a888:	dc36      	bgt.n	810a8f8 <_printf_float+0x360>
 810a88a:	f04f 0b00 	mov.w	fp, #0
 810a88e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 810a892:	f104 021a 	add.w	r2, r4, #26
 810a896:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 810a898:	9306      	str	r3, [sp, #24]
 810a89a:	eba3 0309 	sub.w	r3, r3, r9
 810a89e:	455b      	cmp	r3, fp
 810a8a0:	dc31      	bgt.n	810a906 <_printf_float+0x36e>
 810a8a2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 810a8a4:	459a      	cmp	sl, r3
 810a8a6:	dc3a      	bgt.n	810a91e <_printf_float+0x386>
 810a8a8:	6823      	ldr	r3, [r4, #0]
 810a8aa:	07da      	lsls	r2, r3, #31
 810a8ac:	d437      	bmi.n	810a91e <_printf_float+0x386>
 810a8ae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 810a8b0:	ebaa 0903 	sub.w	r9, sl, r3
 810a8b4:	9b06      	ldr	r3, [sp, #24]
 810a8b6:	ebaa 0303 	sub.w	r3, sl, r3
 810a8ba:	4599      	cmp	r9, r3
 810a8bc:	bfa8      	it	ge
 810a8be:	4699      	movge	r9, r3
 810a8c0:	f1b9 0f00 	cmp.w	r9, #0
 810a8c4:	dc33      	bgt.n	810a92e <_printf_float+0x396>
 810a8c6:	f04f 0800 	mov.w	r8, #0
 810a8ca:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 810a8ce:	f104 0b1a 	add.w	fp, r4, #26
 810a8d2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 810a8d4:	ebaa 0303 	sub.w	r3, sl, r3
 810a8d8:	eba3 0309 	sub.w	r3, r3, r9
 810a8dc:	4543      	cmp	r3, r8
 810a8de:	f77f af79 	ble.w	810a7d4 <_printf_float+0x23c>
 810a8e2:	2301      	movs	r3, #1
 810a8e4:	465a      	mov	r2, fp
 810a8e6:	4631      	mov	r1, r6
 810a8e8:	4628      	mov	r0, r5
 810a8ea:	47b8      	blx	r7
 810a8ec:	3001      	adds	r0, #1
 810a8ee:	f43f aeae 	beq.w	810a64e <_printf_float+0xb6>
 810a8f2:	f108 0801 	add.w	r8, r8, #1
 810a8f6:	e7ec      	b.n	810a8d2 <_printf_float+0x33a>
 810a8f8:	4642      	mov	r2, r8
 810a8fa:	4631      	mov	r1, r6
 810a8fc:	4628      	mov	r0, r5
 810a8fe:	47b8      	blx	r7
 810a900:	3001      	adds	r0, #1
 810a902:	d1c2      	bne.n	810a88a <_printf_float+0x2f2>
 810a904:	e6a3      	b.n	810a64e <_printf_float+0xb6>
 810a906:	2301      	movs	r3, #1
 810a908:	4631      	mov	r1, r6
 810a90a:	4628      	mov	r0, r5
 810a90c:	9206      	str	r2, [sp, #24]
 810a90e:	47b8      	blx	r7
 810a910:	3001      	adds	r0, #1
 810a912:	f43f ae9c 	beq.w	810a64e <_printf_float+0xb6>
 810a916:	9a06      	ldr	r2, [sp, #24]
 810a918:	f10b 0b01 	add.w	fp, fp, #1
 810a91c:	e7bb      	b.n	810a896 <_printf_float+0x2fe>
 810a91e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 810a922:	4631      	mov	r1, r6
 810a924:	4628      	mov	r0, r5
 810a926:	47b8      	blx	r7
 810a928:	3001      	adds	r0, #1
 810a92a:	d1c0      	bne.n	810a8ae <_printf_float+0x316>
 810a92c:	e68f      	b.n	810a64e <_printf_float+0xb6>
 810a92e:	9a06      	ldr	r2, [sp, #24]
 810a930:	464b      	mov	r3, r9
 810a932:	4442      	add	r2, r8
 810a934:	4631      	mov	r1, r6
 810a936:	4628      	mov	r0, r5
 810a938:	47b8      	blx	r7
 810a93a:	3001      	adds	r0, #1
 810a93c:	d1c3      	bne.n	810a8c6 <_printf_float+0x32e>
 810a93e:	e686      	b.n	810a64e <_printf_float+0xb6>
 810a940:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 810a944:	f1ba 0f01 	cmp.w	sl, #1
 810a948:	dc01      	bgt.n	810a94e <_printf_float+0x3b6>
 810a94a:	07db      	lsls	r3, r3, #31
 810a94c:	d536      	bpl.n	810a9bc <_printf_float+0x424>
 810a94e:	2301      	movs	r3, #1
 810a950:	4642      	mov	r2, r8
 810a952:	4631      	mov	r1, r6
 810a954:	4628      	mov	r0, r5
 810a956:	47b8      	blx	r7
 810a958:	3001      	adds	r0, #1
 810a95a:	f43f ae78 	beq.w	810a64e <_printf_float+0xb6>
 810a95e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 810a962:	4631      	mov	r1, r6
 810a964:	4628      	mov	r0, r5
 810a966:	47b8      	blx	r7
 810a968:	3001      	adds	r0, #1
 810a96a:	f43f ae70 	beq.w	810a64e <_printf_float+0xb6>
 810a96e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 810a972:	2200      	movs	r2, #0
 810a974:	2300      	movs	r3, #0
 810a976:	f10a 3aff 	add.w	sl, sl, #4294967295
 810a97a:	f7f6 f92d 	bl	8100bd8 <__aeabi_dcmpeq>
 810a97e:	b9c0      	cbnz	r0, 810a9b2 <_printf_float+0x41a>
 810a980:	4653      	mov	r3, sl
 810a982:	f108 0201 	add.w	r2, r8, #1
 810a986:	4631      	mov	r1, r6
 810a988:	4628      	mov	r0, r5
 810a98a:	47b8      	blx	r7
 810a98c:	3001      	adds	r0, #1
 810a98e:	d10c      	bne.n	810a9aa <_printf_float+0x412>
 810a990:	e65d      	b.n	810a64e <_printf_float+0xb6>
 810a992:	2301      	movs	r3, #1
 810a994:	465a      	mov	r2, fp
 810a996:	4631      	mov	r1, r6
 810a998:	4628      	mov	r0, r5
 810a99a:	47b8      	blx	r7
 810a99c:	3001      	adds	r0, #1
 810a99e:	f43f ae56 	beq.w	810a64e <_printf_float+0xb6>
 810a9a2:	f108 0801 	add.w	r8, r8, #1
 810a9a6:	45d0      	cmp	r8, sl
 810a9a8:	dbf3      	blt.n	810a992 <_printf_float+0x3fa>
 810a9aa:	464b      	mov	r3, r9
 810a9ac:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 810a9b0:	e6df      	b.n	810a772 <_printf_float+0x1da>
 810a9b2:	f04f 0800 	mov.w	r8, #0
 810a9b6:	f104 0b1a 	add.w	fp, r4, #26
 810a9ba:	e7f4      	b.n	810a9a6 <_printf_float+0x40e>
 810a9bc:	2301      	movs	r3, #1
 810a9be:	4642      	mov	r2, r8
 810a9c0:	e7e1      	b.n	810a986 <_printf_float+0x3ee>
 810a9c2:	2301      	movs	r3, #1
 810a9c4:	464a      	mov	r2, r9
 810a9c6:	4631      	mov	r1, r6
 810a9c8:	4628      	mov	r0, r5
 810a9ca:	47b8      	blx	r7
 810a9cc:	3001      	adds	r0, #1
 810a9ce:	f43f ae3e 	beq.w	810a64e <_printf_float+0xb6>
 810a9d2:	f108 0801 	add.w	r8, r8, #1
 810a9d6:	68e3      	ldr	r3, [r4, #12]
 810a9d8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 810a9da:	1a5b      	subs	r3, r3, r1
 810a9dc:	4543      	cmp	r3, r8
 810a9de:	dcf0      	bgt.n	810a9c2 <_printf_float+0x42a>
 810a9e0:	e6fc      	b.n	810a7dc <_printf_float+0x244>
 810a9e2:	f04f 0800 	mov.w	r8, #0
 810a9e6:	f104 0919 	add.w	r9, r4, #25
 810a9ea:	e7f4      	b.n	810a9d6 <_printf_float+0x43e>

0810a9ec <_printf_common>:
 810a9ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 810a9f0:	4616      	mov	r6, r2
 810a9f2:	4698      	mov	r8, r3
 810a9f4:	688a      	ldr	r2, [r1, #8]
 810a9f6:	690b      	ldr	r3, [r1, #16]
 810a9f8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 810a9fc:	4293      	cmp	r3, r2
 810a9fe:	bfb8      	it	lt
 810aa00:	4613      	movlt	r3, r2
 810aa02:	6033      	str	r3, [r6, #0]
 810aa04:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 810aa08:	4607      	mov	r7, r0
 810aa0a:	460c      	mov	r4, r1
 810aa0c:	b10a      	cbz	r2, 810aa12 <_printf_common+0x26>
 810aa0e:	3301      	adds	r3, #1
 810aa10:	6033      	str	r3, [r6, #0]
 810aa12:	6823      	ldr	r3, [r4, #0]
 810aa14:	0699      	lsls	r1, r3, #26
 810aa16:	bf42      	ittt	mi
 810aa18:	6833      	ldrmi	r3, [r6, #0]
 810aa1a:	3302      	addmi	r3, #2
 810aa1c:	6033      	strmi	r3, [r6, #0]
 810aa1e:	6825      	ldr	r5, [r4, #0]
 810aa20:	f015 0506 	ands.w	r5, r5, #6
 810aa24:	d106      	bne.n	810aa34 <_printf_common+0x48>
 810aa26:	f104 0a19 	add.w	sl, r4, #25
 810aa2a:	68e3      	ldr	r3, [r4, #12]
 810aa2c:	6832      	ldr	r2, [r6, #0]
 810aa2e:	1a9b      	subs	r3, r3, r2
 810aa30:	42ab      	cmp	r3, r5
 810aa32:	dc26      	bgt.n	810aa82 <_printf_common+0x96>
 810aa34:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 810aa38:	6822      	ldr	r2, [r4, #0]
 810aa3a:	3b00      	subs	r3, #0
 810aa3c:	bf18      	it	ne
 810aa3e:	2301      	movne	r3, #1
 810aa40:	0692      	lsls	r2, r2, #26
 810aa42:	d42b      	bmi.n	810aa9c <_printf_common+0xb0>
 810aa44:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 810aa48:	4641      	mov	r1, r8
 810aa4a:	4638      	mov	r0, r7
 810aa4c:	47c8      	blx	r9
 810aa4e:	3001      	adds	r0, #1
 810aa50:	d01e      	beq.n	810aa90 <_printf_common+0xa4>
 810aa52:	6823      	ldr	r3, [r4, #0]
 810aa54:	6922      	ldr	r2, [r4, #16]
 810aa56:	f003 0306 	and.w	r3, r3, #6
 810aa5a:	2b04      	cmp	r3, #4
 810aa5c:	bf02      	ittt	eq
 810aa5e:	68e5      	ldreq	r5, [r4, #12]
 810aa60:	6833      	ldreq	r3, [r6, #0]
 810aa62:	1aed      	subeq	r5, r5, r3
 810aa64:	68a3      	ldr	r3, [r4, #8]
 810aa66:	bf0c      	ite	eq
 810aa68:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 810aa6c:	2500      	movne	r5, #0
 810aa6e:	4293      	cmp	r3, r2
 810aa70:	bfc4      	itt	gt
 810aa72:	1a9b      	subgt	r3, r3, r2
 810aa74:	18ed      	addgt	r5, r5, r3
 810aa76:	2600      	movs	r6, #0
 810aa78:	341a      	adds	r4, #26
 810aa7a:	42b5      	cmp	r5, r6
 810aa7c:	d11a      	bne.n	810aab4 <_printf_common+0xc8>
 810aa7e:	2000      	movs	r0, #0
 810aa80:	e008      	b.n	810aa94 <_printf_common+0xa8>
 810aa82:	2301      	movs	r3, #1
 810aa84:	4652      	mov	r2, sl
 810aa86:	4641      	mov	r1, r8
 810aa88:	4638      	mov	r0, r7
 810aa8a:	47c8      	blx	r9
 810aa8c:	3001      	adds	r0, #1
 810aa8e:	d103      	bne.n	810aa98 <_printf_common+0xac>
 810aa90:	f04f 30ff 	mov.w	r0, #4294967295
 810aa94:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 810aa98:	3501      	adds	r5, #1
 810aa9a:	e7c6      	b.n	810aa2a <_printf_common+0x3e>
 810aa9c:	18e1      	adds	r1, r4, r3
 810aa9e:	1c5a      	adds	r2, r3, #1
 810aaa0:	2030      	movs	r0, #48	@ 0x30
 810aaa2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 810aaa6:	4422      	add	r2, r4
 810aaa8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 810aaac:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 810aab0:	3302      	adds	r3, #2
 810aab2:	e7c7      	b.n	810aa44 <_printf_common+0x58>
 810aab4:	2301      	movs	r3, #1
 810aab6:	4622      	mov	r2, r4
 810aab8:	4641      	mov	r1, r8
 810aaba:	4638      	mov	r0, r7
 810aabc:	47c8      	blx	r9
 810aabe:	3001      	adds	r0, #1
 810aac0:	d0e6      	beq.n	810aa90 <_printf_common+0xa4>
 810aac2:	3601      	adds	r6, #1
 810aac4:	e7d9      	b.n	810aa7a <_printf_common+0x8e>
	...

0810aac8 <_printf_i>:
 810aac8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 810aacc:	7e0f      	ldrb	r7, [r1, #24]
 810aace:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 810aad0:	2f78      	cmp	r7, #120	@ 0x78
 810aad2:	4691      	mov	r9, r2
 810aad4:	4680      	mov	r8, r0
 810aad6:	460c      	mov	r4, r1
 810aad8:	469a      	mov	sl, r3
 810aada:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 810aade:	d807      	bhi.n	810aaf0 <_printf_i+0x28>
 810aae0:	2f62      	cmp	r7, #98	@ 0x62
 810aae2:	d80a      	bhi.n	810aafa <_printf_i+0x32>
 810aae4:	2f00      	cmp	r7, #0
 810aae6:	f000 80d2 	beq.w	810ac8e <_printf_i+0x1c6>
 810aaea:	2f58      	cmp	r7, #88	@ 0x58
 810aaec:	f000 80b9 	beq.w	810ac62 <_printf_i+0x19a>
 810aaf0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 810aaf4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 810aaf8:	e03a      	b.n	810ab70 <_printf_i+0xa8>
 810aafa:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 810aafe:	2b15      	cmp	r3, #21
 810ab00:	d8f6      	bhi.n	810aaf0 <_printf_i+0x28>
 810ab02:	a101      	add	r1, pc, #4	@ (adr r1, 810ab08 <_printf_i+0x40>)
 810ab04:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 810ab08:	0810ab61 	.word	0x0810ab61
 810ab0c:	0810ab75 	.word	0x0810ab75
 810ab10:	0810aaf1 	.word	0x0810aaf1
 810ab14:	0810aaf1 	.word	0x0810aaf1
 810ab18:	0810aaf1 	.word	0x0810aaf1
 810ab1c:	0810aaf1 	.word	0x0810aaf1
 810ab20:	0810ab75 	.word	0x0810ab75
 810ab24:	0810aaf1 	.word	0x0810aaf1
 810ab28:	0810aaf1 	.word	0x0810aaf1
 810ab2c:	0810aaf1 	.word	0x0810aaf1
 810ab30:	0810aaf1 	.word	0x0810aaf1
 810ab34:	0810ac75 	.word	0x0810ac75
 810ab38:	0810ab9f 	.word	0x0810ab9f
 810ab3c:	0810ac2f 	.word	0x0810ac2f
 810ab40:	0810aaf1 	.word	0x0810aaf1
 810ab44:	0810aaf1 	.word	0x0810aaf1
 810ab48:	0810ac97 	.word	0x0810ac97
 810ab4c:	0810aaf1 	.word	0x0810aaf1
 810ab50:	0810ab9f 	.word	0x0810ab9f
 810ab54:	0810aaf1 	.word	0x0810aaf1
 810ab58:	0810aaf1 	.word	0x0810aaf1
 810ab5c:	0810ac37 	.word	0x0810ac37
 810ab60:	6833      	ldr	r3, [r6, #0]
 810ab62:	1d1a      	adds	r2, r3, #4
 810ab64:	681b      	ldr	r3, [r3, #0]
 810ab66:	6032      	str	r2, [r6, #0]
 810ab68:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 810ab6c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 810ab70:	2301      	movs	r3, #1
 810ab72:	e09d      	b.n	810acb0 <_printf_i+0x1e8>
 810ab74:	6833      	ldr	r3, [r6, #0]
 810ab76:	6820      	ldr	r0, [r4, #0]
 810ab78:	1d19      	adds	r1, r3, #4
 810ab7a:	6031      	str	r1, [r6, #0]
 810ab7c:	0606      	lsls	r6, r0, #24
 810ab7e:	d501      	bpl.n	810ab84 <_printf_i+0xbc>
 810ab80:	681d      	ldr	r5, [r3, #0]
 810ab82:	e003      	b.n	810ab8c <_printf_i+0xc4>
 810ab84:	0645      	lsls	r5, r0, #25
 810ab86:	d5fb      	bpl.n	810ab80 <_printf_i+0xb8>
 810ab88:	f9b3 5000 	ldrsh.w	r5, [r3]
 810ab8c:	2d00      	cmp	r5, #0
 810ab8e:	da03      	bge.n	810ab98 <_printf_i+0xd0>
 810ab90:	232d      	movs	r3, #45	@ 0x2d
 810ab92:	426d      	negs	r5, r5
 810ab94:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 810ab98:	4859      	ldr	r0, [pc, #356]	@ (810ad00 <_printf_i+0x238>)
 810ab9a:	230a      	movs	r3, #10
 810ab9c:	e011      	b.n	810abc2 <_printf_i+0xfa>
 810ab9e:	6821      	ldr	r1, [r4, #0]
 810aba0:	6833      	ldr	r3, [r6, #0]
 810aba2:	0608      	lsls	r0, r1, #24
 810aba4:	f853 5b04 	ldr.w	r5, [r3], #4
 810aba8:	d402      	bmi.n	810abb0 <_printf_i+0xe8>
 810abaa:	0649      	lsls	r1, r1, #25
 810abac:	bf48      	it	mi
 810abae:	b2ad      	uxthmi	r5, r5
 810abb0:	2f6f      	cmp	r7, #111	@ 0x6f
 810abb2:	4853      	ldr	r0, [pc, #332]	@ (810ad00 <_printf_i+0x238>)
 810abb4:	6033      	str	r3, [r6, #0]
 810abb6:	bf14      	ite	ne
 810abb8:	230a      	movne	r3, #10
 810abba:	2308      	moveq	r3, #8
 810abbc:	2100      	movs	r1, #0
 810abbe:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 810abc2:	6866      	ldr	r6, [r4, #4]
 810abc4:	60a6      	str	r6, [r4, #8]
 810abc6:	2e00      	cmp	r6, #0
 810abc8:	bfa2      	ittt	ge
 810abca:	6821      	ldrge	r1, [r4, #0]
 810abcc:	f021 0104 	bicge.w	r1, r1, #4
 810abd0:	6021      	strge	r1, [r4, #0]
 810abd2:	b90d      	cbnz	r5, 810abd8 <_printf_i+0x110>
 810abd4:	2e00      	cmp	r6, #0
 810abd6:	d04b      	beq.n	810ac70 <_printf_i+0x1a8>
 810abd8:	4616      	mov	r6, r2
 810abda:	fbb5 f1f3 	udiv	r1, r5, r3
 810abde:	fb03 5711 	mls	r7, r3, r1, r5
 810abe2:	5dc7      	ldrb	r7, [r0, r7]
 810abe4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 810abe8:	462f      	mov	r7, r5
 810abea:	42bb      	cmp	r3, r7
 810abec:	460d      	mov	r5, r1
 810abee:	d9f4      	bls.n	810abda <_printf_i+0x112>
 810abf0:	2b08      	cmp	r3, #8
 810abf2:	d10b      	bne.n	810ac0c <_printf_i+0x144>
 810abf4:	6823      	ldr	r3, [r4, #0]
 810abf6:	07df      	lsls	r7, r3, #31
 810abf8:	d508      	bpl.n	810ac0c <_printf_i+0x144>
 810abfa:	6923      	ldr	r3, [r4, #16]
 810abfc:	6861      	ldr	r1, [r4, #4]
 810abfe:	4299      	cmp	r1, r3
 810ac00:	bfde      	ittt	le
 810ac02:	2330      	movle	r3, #48	@ 0x30
 810ac04:	f806 3c01 	strble.w	r3, [r6, #-1]
 810ac08:	f106 36ff 	addle.w	r6, r6, #4294967295
 810ac0c:	1b92      	subs	r2, r2, r6
 810ac0e:	6122      	str	r2, [r4, #16]
 810ac10:	f8cd a000 	str.w	sl, [sp]
 810ac14:	464b      	mov	r3, r9
 810ac16:	aa03      	add	r2, sp, #12
 810ac18:	4621      	mov	r1, r4
 810ac1a:	4640      	mov	r0, r8
 810ac1c:	f7ff fee6 	bl	810a9ec <_printf_common>
 810ac20:	3001      	adds	r0, #1
 810ac22:	d14a      	bne.n	810acba <_printf_i+0x1f2>
 810ac24:	f04f 30ff 	mov.w	r0, #4294967295
 810ac28:	b004      	add	sp, #16
 810ac2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 810ac2e:	6823      	ldr	r3, [r4, #0]
 810ac30:	f043 0320 	orr.w	r3, r3, #32
 810ac34:	6023      	str	r3, [r4, #0]
 810ac36:	4833      	ldr	r0, [pc, #204]	@ (810ad04 <_printf_i+0x23c>)
 810ac38:	2778      	movs	r7, #120	@ 0x78
 810ac3a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 810ac3e:	6823      	ldr	r3, [r4, #0]
 810ac40:	6831      	ldr	r1, [r6, #0]
 810ac42:	061f      	lsls	r7, r3, #24
 810ac44:	f851 5b04 	ldr.w	r5, [r1], #4
 810ac48:	d402      	bmi.n	810ac50 <_printf_i+0x188>
 810ac4a:	065f      	lsls	r7, r3, #25
 810ac4c:	bf48      	it	mi
 810ac4e:	b2ad      	uxthmi	r5, r5
 810ac50:	6031      	str	r1, [r6, #0]
 810ac52:	07d9      	lsls	r1, r3, #31
 810ac54:	bf44      	itt	mi
 810ac56:	f043 0320 	orrmi.w	r3, r3, #32
 810ac5a:	6023      	strmi	r3, [r4, #0]
 810ac5c:	b11d      	cbz	r5, 810ac66 <_printf_i+0x19e>
 810ac5e:	2310      	movs	r3, #16
 810ac60:	e7ac      	b.n	810abbc <_printf_i+0xf4>
 810ac62:	4827      	ldr	r0, [pc, #156]	@ (810ad00 <_printf_i+0x238>)
 810ac64:	e7e9      	b.n	810ac3a <_printf_i+0x172>
 810ac66:	6823      	ldr	r3, [r4, #0]
 810ac68:	f023 0320 	bic.w	r3, r3, #32
 810ac6c:	6023      	str	r3, [r4, #0]
 810ac6e:	e7f6      	b.n	810ac5e <_printf_i+0x196>
 810ac70:	4616      	mov	r6, r2
 810ac72:	e7bd      	b.n	810abf0 <_printf_i+0x128>
 810ac74:	6833      	ldr	r3, [r6, #0]
 810ac76:	6825      	ldr	r5, [r4, #0]
 810ac78:	6961      	ldr	r1, [r4, #20]
 810ac7a:	1d18      	adds	r0, r3, #4
 810ac7c:	6030      	str	r0, [r6, #0]
 810ac7e:	062e      	lsls	r6, r5, #24
 810ac80:	681b      	ldr	r3, [r3, #0]
 810ac82:	d501      	bpl.n	810ac88 <_printf_i+0x1c0>
 810ac84:	6019      	str	r1, [r3, #0]
 810ac86:	e002      	b.n	810ac8e <_printf_i+0x1c6>
 810ac88:	0668      	lsls	r0, r5, #25
 810ac8a:	d5fb      	bpl.n	810ac84 <_printf_i+0x1bc>
 810ac8c:	8019      	strh	r1, [r3, #0]
 810ac8e:	2300      	movs	r3, #0
 810ac90:	6123      	str	r3, [r4, #16]
 810ac92:	4616      	mov	r6, r2
 810ac94:	e7bc      	b.n	810ac10 <_printf_i+0x148>
 810ac96:	6833      	ldr	r3, [r6, #0]
 810ac98:	1d1a      	adds	r2, r3, #4
 810ac9a:	6032      	str	r2, [r6, #0]
 810ac9c:	681e      	ldr	r6, [r3, #0]
 810ac9e:	6862      	ldr	r2, [r4, #4]
 810aca0:	2100      	movs	r1, #0
 810aca2:	4630      	mov	r0, r6
 810aca4:	f7f5 fb1c 	bl	81002e0 <memchr>
 810aca8:	b108      	cbz	r0, 810acae <_printf_i+0x1e6>
 810acaa:	1b80      	subs	r0, r0, r6
 810acac:	6060      	str	r0, [r4, #4]
 810acae:	6863      	ldr	r3, [r4, #4]
 810acb0:	6123      	str	r3, [r4, #16]
 810acb2:	2300      	movs	r3, #0
 810acb4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 810acb8:	e7aa      	b.n	810ac10 <_printf_i+0x148>
 810acba:	6923      	ldr	r3, [r4, #16]
 810acbc:	4632      	mov	r2, r6
 810acbe:	4649      	mov	r1, r9
 810acc0:	4640      	mov	r0, r8
 810acc2:	47d0      	blx	sl
 810acc4:	3001      	adds	r0, #1
 810acc6:	d0ad      	beq.n	810ac24 <_printf_i+0x15c>
 810acc8:	6823      	ldr	r3, [r4, #0]
 810acca:	079b      	lsls	r3, r3, #30
 810accc:	d413      	bmi.n	810acf6 <_printf_i+0x22e>
 810acce:	68e0      	ldr	r0, [r4, #12]
 810acd0:	9b03      	ldr	r3, [sp, #12]
 810acd2:	4298      	cmp	r0, r3
 810acd4:	bfb8      	it	lt
 810acd6:	4618      	movlt	r0, r3
 810acd8:	e7a6      	b.n	810ac28 <_printf_i+0x160>
 810acda:	2301      	movs	r3, #1
 810acdc:	4632      	mov	r2, r6
 810acde:	4649      	mov	r1, r9
 810ace0:	4640      	mov	r0, r8
 810ace2:	47d0      	blx	sl
 810ace4:	3001      	adds	r0, #1
 810ace6:	d09d      	beq.n	810ac24 <_printf_i+0x15c>
 810ace8:	3501      	adds	r5, #1
 810acea:	68e3      	ldr	r3, [r4, #12]
 810acec:	9903      	ldr	r1, [sp, #12]
 810acee:	1a5b      	subs	r3, r3, r1
 810acf0:	42ab      	cmp	r3, r5
 810acf2:	dcf2      	bgt.n	810acda <_printf_i+0x212>
 810acf4:	e7eb      	b.n	810acce <_printf_i+0x206>
 810acf6:	2500      	movs	r5, #0
 810acf8:	f104 0619 	add.w	r6, r4, #25
 810acfc:	e7f5      	b.n	810acea <_printf_i+0x222>
 810acfe:	bf00      	nop
 810ad00:	081af1a6 	.word	0x081af1a6
 810ad04:	081af1b7 	.word	0x081af1b7

0810ad08 <_scanf_float>:
 810ad08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810ad0c:	b087      	sub	sp, #28
 810ad0e:	4617      	mov	r7, r2
 810ad10:	9303      	str	r3, [sp, #12]
 810ad12:	688b      	ldr	r3, [r1, #8]
 810ad14:	1e5a      	subs	r2, r3, #1
 810ad16:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 810ad1a:	bf81      	itttt	hi
 810ad1c:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 810ad20:	eb03 0b05 	addhi.w	fp, r3, r5
 810ad24:	f240 135d 	movwhi	r3, #349	@ 0x15d
 810ad28:	608b      	strhi	r3, [r1, #8]
 810ad2a:	680b      	ldr	r3, [r1, #0]
 810ad2c:	460a      	mov	r2, r1
 810ad2e:	f04f 0500 	mov.w	r5, #0
 810ad32:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 810ad36:	f842 3b1c 	str.w	r3, [r2], #28
 810ad3a:	e9cd 5504 	strd	r5, r5, [sp, #16]
 810ad3e:	4680      	mov	r8, r0
 810ad40:	460c      	mov	r4, r1
 810ad42:	bf98      	it	ls
 810ad44:	f04f 0b00 	movls.w	fp, #0
 810ad48:	9201      	str	r2, [sp, #4]
 810ad4a:	4616      	mov	r6, r2
 810ad4c:	46aa      	mov	sl, r5
 810ad4e:	46a9      	mov	r9, r5
 810ad50:	9502      	str	r5, [sp, #8]
 810ad52:	68a2      	ldr	r2, [r4, #8]
 810ad54:	b152      	cbz	r2, 810ad6c <_scanf_float+0x64>
 810ad56:	683b      	ldr	r3, [r7, #0]
 810ad58:	781b      	ldrb	r3, [r3, #0]
 810ad5a:	2b4e      	cmp	r3, #78	@ 0x4e
 810ad5c:	d864      	bhi.n	810ae28 <_scanf_float+0x120>
 810ad5e:	2b40      	cmp	r3, #64	@ 0x40
 810ad60:	d83c      	bhi.n	810addc <_scanf_float+0xd4>
 810ad62:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 810ad66:	b2c8      	uxtb	r0, r1
 810ad68:	280e      	cmp	r0, #14
 810ad6a:	d93a      	bls.n	810ade2 <_scanf_float+0xda>
 810ad6c:	f1b9 0f00 	cmp.w	r9, #0
 810ad70:	d003      	beq.n	810ad7a <_scanf_float+0x72>
 810ad72:	6823      	ldr	r3, [r4, #0]
 810ad74:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 810ad78:	6023      	str	r3, [r4, #0]
 810ad7a:	f10a 3aff 	add.w	sl, sl, #4294967295
 810ad7e:	f1ba 0f01 	cmp.w	sl, #1
 810ad82:	f200 8117 	bhi.w	810afb4 <_scanf_float+0x2ac>
 810ad86:	9b01      	ldr	r3, [sp, #4]
 810ad88:	429e      	cmp	r6, r3
 810ad8a:	f200 8108 	bhi.w	810af9e <_scanf_float+0x296>
 810ad8e:	2001      	movs	r0, #1
 810ad90:	b007      	add	sp, #28
 810ad92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 810ad96:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 810ad9a:	2a0d      	cmp	r2, #13
 810ad9c:	d8e6      	bhi.n	810ad6c <_scanf_float+0x64>
 810ad9e:	a101      	add	r1, pc, #4	@ (adr r1, 810ada4 <_scanf_float+0x9c>)
 810ada0:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 810ada4:	0810aeeb 	.word	0x0810aeeb
 810ada8:	0810ad6d 	.word	0x0810ad6d
 810adac:	0810ad6d 	.word	0x0810ad6d
 810adb0:	0810ad6d 	.word	0x0810ad6d
 810adb4:	0810af4b 	.word	0x0810af4b
 810adb8:	0810af23 	.word	0x0810af23
 810adbc:	0810ad6d 	.word	0x0810ad6d
 810adc0:	0810ad6d 	.word	0x0810ad6d
 810adc4:	0810aef9 	.word	0x0810aef9
 810adc8:	0810ad6d 	.word	0x0810ad6d
 810adcc:	0810ad6d 	.word	0x0810ad6d
 810add0:	0810ad6d 	.word	0x0810ad6d
 810add4:	0810ad6d 	.word	0x0810ad6d
 810add8:	0810aeb1 	.word	0x0810aeb1
 810addc:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 810ade0:	e7db      	b.n	810ad9a <_scanf_float+0x92>
 810ade2:	290e      	cmp	r1, #14
 810ade4:	d8c2      	bhi.n	810ad6c <_scanf_float+0x64>
 810ade6:	a001      	add	r0, pc, #4	@ (adr r0, 810adec <_scanf_float+0xe4>)
 810ade8:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 810adec:	0810aea1 	.word	0x0810aea1
 810adf0:	0810ad6d 	.word	0x0810ad6d
 810adf4:	0810aea1 	.word	0x0810aea1
 810adf8:	0810af37 	.word	0x0810af37
 810adfc:	0810ad6d 	.word	0x0810ad6d
 810ae00:	0810ae49 	.word	0x0810ae49
 810ae04:	0810ae87 	.word	0x0810ae87
 810ae08:	0810ae87 	.word	0x0810ae87
 810ae0c:	0810ae87 	.word	0x0810ae87
 810ae10:	0810ae87 	.word	0x0810ae87
 810ae14:	0810ae87 	.word	0x0810ae87
 810ae18:	0810ae87 	.word	0x0810ae87
 810ae1c:	0810ae87 	.word	0x0810ae87
 810ae20:	0810ae87 	.word	0x0810ae87
 810ae24:	0810ae87 	.word	0x0810ae87
 810ae28:	2b6e      	cmp	r3, #110	@ 0x6e
 810ae2a:	d809      	bhi.n	810ae40 <_scanf_float+0x138>
 810ae2c:	2b60      	cmp	r3, #96	@ 0x60
 810ae2e:	d8b2      	bhi.n	810ad96 <_scanf_float+0x8e>
 810ae30:	2b54      	cmp	r3, #84	@ 0x54
 810ae32:	d07b      	beq.n	810af2c <_scanf_float+0x224>
 810ae34:	2b59      	cmp	r3, #89	@ 0x59
 810ae36:	d199      	bne.n	810ad6c <_scanf_float+0x64>
 810ae38:	2d07      	cmp	r5, #7
 810ae3a:	d197      	bne.n	810ad6c <_scanf_float+0x64>
 810ae3c:	2508      	movs	r5, #8
 810ae3e:	e02c      	b.n	810ae9a <_scanf_float+0x192>
 810ae40:	2b74      	cmp	r3, #116	@ 0x74
 810ae42:	d073      	beq.n	810af2c <_scanf_float+0x224>
 810ae44:	2b79      	cmp	r3, #121	@ 0x79
 810ae46:	e7f6      	b.n	810ae36 <_scanf_float+0x12e>
 810ae48:	6821      	ldr	r1, [r4, #0]
 810ae4a:	05c8      	lsls	r0, r1, #23
 810ae4c:	d51b      	bpl.n	810ae86 <_scanf_float+0x17e>
 810ae4e:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 810ae52:	6021      	str	r1, [r4, #0]
 810ae54:	f109 0901 	add.w	r9, r9, #1
 810ae58:	f1bb 0f00 	cmp.w	fp, #0
 810ae5c:	d003      	beq.n	810ae66 <_scanf_float+0x15e>
 810ae5e:	3201      	adds	r2, #1
 810ae60:	f10b 3bff 	add.w	fp, fp, #4294967295
 810ae64:	60a2      	str	r2, [r4, #8]
 810ae66:	68a3      	ldr	r3, [r4, #8]
 810ae68:	3b01      	subs	r3, #1
 810ae6a:	60a3      	str	r3, [r4, #8]
 810ae6c:	6923      	ldr	r3, [r4, #16]
 810ae6e:	3301      	adds	r3, #1
 810ae70:	6123      	str	r3, [r4, #16]
 810ae72:	687b      	ldr	r3, [r7, #4]
 810ae74:	3b01      	subs	r3, #1
 810ae76:	2b00      	cmp	r3, #0
 810ae78:	607b      	str	r3, [r7, #4]
 810ae7a:	f340 8087 	ble.w	810af8c <_scanf_float+0x284>
 810ae7e:	683b      	ldr	r3, [r7, #0]
 810ae80:	3301      	adds	r3, #1
 810ae82:	603b      	str	r3, [r7, #0]
 810ae84:	e765      	b.n	810ad52 <_scanf_float+0x4a>
 810ae86:	eb1a 0105 	adds.w	r1, sl, r5
 810ae8a:	f47f af6f 	bne.w	810ad6c <_scanf_float+0x64>
 810ae8e:	6822      	ldr	r2, [r4, #0]
 810ae90:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 810ae94:	6022      	str	r2, [r4, #0]
 810ae96:	460d      	mov	r5, r1
 810ae98:	468a      	mov	sl, r1
 810ae9a:	f806 3b01 	strb.w	r3, [r6], #1
 810ae9e:	e7e2      	b.n	810ae66 <_scanf_float+0x15e>
 810aea0:	6822      	ldr	r2, [r4, #0]
 810aea2:	0610      	lsls	r0, r2, #24
 810aea4:	f57f af62 	bpl.w	810ad6c <_scanf_float+0x64>
 810aea8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 810aeac:	6022      	str	r2, [r4, #0]
 810aeae:	e7f4      	b.n	810ae9a <_scanf_float+0x192>
 810aeb0:	f1ba 0f00 	cmp.w	sl, #0
 810aeb4:	d10e      	bne.n	810aed4 <_scanf_float+0x1cc>
 810aeb6:	f1b9 0f00 	cmp.w	r9, #0
 810aeba:	d10e      	bne.n	810aeda <_scanf_float+0x1d2>
 810aebc:	6822      	ldr	r2, [r4, #0]
 810aebe:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 810aec2:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 810aec6:	d108      	bne.n	810aeda <_scanf_float+0x1d2>
 810aec8:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 810aecc:	6022      	str	r2, [r4, #0]
 810aece:	f04f 0a01 	mov.w	sl, #1
 810aed2:	e7e2      	b.n	810ae9a <_scanf_float+0x192>
 810aed4:	f1ba 0f02 	cmp.w	sl, #2
 810aed8:	d055      	beq.n	810af86 <_scanf_float+0x27e>
 810aeda:	2d01      	cmp	r5, #1
 810aedc:	d002      	beq.n	810aee4 <_scanf_float+0x1dc>
 810aede:	2d04      	cmp	r5, #4
 810aee0:	f47f af44 	bne.w	810ad6c <_scanf_float+0x64>
 810aee4:	3501      	adds	r5, #1
 810aee6:	b2ed      	uxtb	r5, r5
 810aee8:	e7d7      	b.n	810ae9a <_scanf_float+0x192>
 810aeea:	f1ba 0f01 	cmp.w	sl, #1
 810aeee:	f47f af3d 	bne.w	810ad6c <_scanf_float+0x64>
 810aef2:	f04f 0a02 	mov.w	sl, #2
 810aef6:	e7d0      	b.n	810ae9a <_scanf_float+0x192>
 810aef8:	b97d      	cbnz	r5, 810af1a <_scanf_float+0x212>
 810aefa:	f1b9 0f00 	cmp.w	r9, #0
 810aefe:	f47f af38 	bne.w	810ad72 <_scanf_float+0x6a>
 810af02:	6822      	ldr	r2, [r4, #0]
 810af04:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 810af08:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 810af0c:	f040 8108 	bne.w	810b120 <_scanf_float+0x418>
 810af10:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 810af14:	6022      	str	r2, [r4, #0]
 810af16:	2501      	movs	r5, #1
 810af18:	e7bf      	b.n	810ae9a <_scanf_float+0x192>
 810af1a:	2d03      	cmp	r5, #3
 810af1c:	d0e2      	beq.n	810aee4 <_scanf_float+0x1dc>
 810af1e:	2d05      	cmp	r5, #5
 810af20:	e7de      	b.n	810aee0 <_scanf_float+0x1d8>
 810af22:	2d02      	cmp	r5, #2
 810af24:	f47f af22 	bne.w	810ad6c <_scanf_float+0x64>
 810af28:	2503      	movs	r5, #3
 810af2a:	e7b6      	b.n	810ae9a <_scanf_float+0x192>
 810af2c:	2d06      	cmp	r5, #6
 810af2e:	f47f af1d 	bne.w	810ad6c <_scanf_float+0x64>
 810af32:	2507      	movs	r5, #7
 810af34:	e7b1      	b.n	810ae9a <_scanf_float+0x192>
 810af36:	6822      	ldr	r2, [r4, #0]
 810af38:	0591      	lsls	r1, r2, #22
 810af3a:	f57f af17 	bpl.w	810ad6c <_scanf_float+0x64>
 810af3e:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 810af42:	6022      	str	r2, [r4, #0]
 810af44:	f8cd 9008 	str.w	r9, [sp, #8]
 810af48:	e7a7      	b.n	810ae9a <_scanf_float+0x192>
 810af4a:	6822      	ldr	r2, [r4, #0]
 810af4c:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 810af50:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 810af54:	d006      	beq.n	810af64 <_scanf_float+0x25c>
 810af56:	0550      	lsls	r0, r2, #21
 810af58:	f57f af08 	bpl.w	810ad6c <_scanf_float+0x64>
 810af5c:	f1b9 0f00 	cmp.w	r9, #0
 810af60:	f000 80de 	beq.w	810b120 <_scanf_float+0x418>
 810af64:	0591      	lsls	r1, r2, #22
 810af66:	bf58      	it	pl
 810af68:	9902      	ldrpl	r1, [sp, #8]
 810af6a:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 810af6e:	bf58      	it	pl
 810af70:	eba9 0101 	subpl.w	r1, r9, r1
 810af74:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 810af78:	bf58      	it	pl
 810af7a:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 810af7e:	6022      	str	r2, [r4, #0]
 810af80:	f04f 0900 	mov.w	r9, #0
 810af84:	e789      	b.n	810ae9a <_scanf_float+0x192>
 810af86:	f04f 0a03 	mov.w	sl, #3
 810af8a:	e786      	b.n	810ae9a <_scanf_float+0x192>
 810af8c:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 810af90:	4639      	mov	r1, r7
 810af92:	4640      	mov	r0, r8
 810af94:	4798      	blx	r3
 810af96:	2800      	cmp	r0, #0
 810af98:	f43f aedb 	beq.w	810ad52 <_scanf_float+0x4a>
 810af9c:	e6e6      	b.n	810ad6c <_scanf_float+0x64>
 810af9e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 810afa2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 810afa6:	463a      	mov	r2, r7
 810afa8:	4640      	mov	r0, r8
 810afaa:	4798      	blx	r3
 810afac:	6923      	ldr	r3, [r4, #16]
 810afae:	3b01      	subs	r3, #1
 810afb0:	6123      	str	r3, [r4, #16]
 810afb2:	e6e8      	b.n	810ad86 <_scanf_float+0x7e>
 810afb4:	1e6b      	subs	r3, r5, #1
 810afb6:	2b06      	cmp	r3, #6
 810afb8:	d824      	bhi.n	810b004 <_scanf_float+0x2fc>
 810afba:	2d02      	cmp	r5, #2
 810afbc:	d836      	bhi.n	810b02c <_scanf_float+0x324>
 810afbe:	9b01      	ldr	r3, [sp, #4]
 810afc0:	429e      	cmp	r6, r3
 810afc2:	f67f aee4 	bls.w	810ad8e <_scanf_float+0x86>
 810afc6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 810afca:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 810afce:	463a      	mov	r2, r7
 810afd0:	4640      	mov	r0, r8
 810afd2:	4798      	blx	r3
 810afd4:	6923      	ldr	r3, [r4, #16]
 810afd6:	3b01      	subs	r3, #1
 810afd8:	6123      	str	r3, [r4, #16]
 810afda:	e7f0      	b.n	810afbe <_scanf_float+0x2b6>
 810afdc:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 810afe0:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 810afe4:	463a      	mov	r2, r7
 810afe6:	4640      	mov	r0, r8
 810afe8:	4798      	blx	r3
 810afea:	6923      	ldr	r3, [r4, #16]
 810afec:	3b01      	subs	r3, #1
 810afee:	6123      	str	r3, [r4, #16]
 810aff0:	f10a 3aff 	add.w	sl, sl, #4294967295
 810aff4:	fa5f fa8a 	uxtb.w	sl, sl
 810aff8:	f1ba 0f02 	cmp.w	sl, #2
 810affc:	d1ee      	bne.n	810afdc <_scanf_float+0x2d4>
 810affe:	3d03      	subs	r5, #3
 810b000:	b2ed      	uxtb	r5, r5
 810b002:	1b76      	subs	r6, r6, r5
 810b004:	6823      	ldr	r3, [r4, #0]
 810b006:	05da      	lsls	r2, r3, #23
 810b008:	d530      	bpl.n	810b06c <_scanf_float+0x364>
 810b00a:	055b      	lsls	r3, r3, #21
 810b00c:	d511      	bpl.n	810b032 <_scanf_float+0x32a>
 810b00e:	9b01      	ldr	r3, [sp, #4]
 810b010:	429e      	cmp	r6, r3
 810b012:	f67f aebc 	bls.w	810ad8e <_scanf_float+0x86>
 810b016:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 810b01a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 810b01e:	463a      	mov	r2, r7
 810b020:	4640      	mov	r0, r8
 810b022:	4798      	blx	r3
 810b024:	6923      	ldr	r3, [r4, #16]
 810b026:	3b01      	subs	r3, #1
 810b028:	6123      	str	r3, [r4, #16]
 810b02a:	e7f0      	b.n	810b00e <_scanf_float+0x306>
 810b02c:	46aa      	mov	sl, r5
 810b02e:	46b3      	mov	fp, r6
 810b030:	e7de      	b.n	810aff0 <_scanf_float+0x2e8>
 810b032:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 810b036:	6923      	ldr	r3, [r4, #16]
 810b038:	2965      	cmp	r1, #101	@ 0x65
 810b03a:	f103 33ff 	add.w	r3, r3, #4294967295
 810b03e:	f106 35ff 	add.w	r5, r6, #4294967295
 810b042:	6123      	str	r3, [r4, #16]
 810b044:	d00c      	beq.n	810b060 <_scanf_float+0x358>
 810b046:	2945      	cmp	r1, #69	@ 0x45
 810b048:	d00a      	beq.n	810b060 <_scanf_float+0x358>
 810b04a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 810b04e:	463a      	mov	r2, r7
 810b050:	4640      	mov	r0, r8
 810b052:	4798      	blx	r3
 810b054:	6923      	ldr	r3, [r4, #16]
 810b056:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 810b05a:	3b01      	subs	r3, #1
 810b05c:	1eb5      	subs	r5, r6, #2
 810b05e:	6123      	str	r3, [r4, #16]
 810b060:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 810b064:	463a      	mov	r2, r7
 810b066:	4640      	mov	r0, r8
 810b068:	4798      	blx	r3
 810b06a:	462e      	mov	r6, r5
 810b06c:	6822      	ldr	r2, [r4, #0]
 810b06e:	f012 0210 	ands.w	r2, r2, #16
 810b072:	d001      	beq.n	810b078 <_scanf_float+0x370>
 810b074:	2000      	movs	r0, #0
 810b076:	e68b      	b.n	810ad90 <_scanf_float+0x88>
 810b078:	7032      	strb	r2, [r6, #0]
 810b07a:	6823      	ldr	r3, [r4, #0]
 810b07c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 810b080:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 810b084:	d11c      	bne.n	810b0c0 <_scanf_float+0x3b8>
 810b086:	9b02      	ldr	r3, [sp, #8]
 810b088:	454b      	cmp	r3, r9
 810b08a:	eba3 0209 	sub.w	r2, r3, r9
 810b08e:	d123      	bne.n	810b0d8 <_scanf_float+0x3d0>
 810b090:	9901      	ldr	r1, [sp, #4]
 810b092:	2200      	movs	r2, #0
 810b094:	4640      	mov	r0, r8
 810b096:	f002 fc6f 	bl	810d978 <_strtod_r>
 810b09a:	9b03      	ldr	r3, [sp, #12]
 810b09c:	6821      	ldr	r1, [r4, #0]
 810b09e:	681b      	ldr	r3, [r3, #0]
 810b0a0:	f011 0f02 	tst.w	r1, #2
 810b0a4:	ec57 6b10 	vmov	r6, r7, d0
 810b0a8:	f103 0204 	add.w	r2, r3, #4
 810b0ac:	d01f      	beq.n	810b0ee <_scanf_float+0x3e6>
 810b0ae:	9903      	ldr	r1, [sp, #12]
 810b0b0:	600a      	str	r2, [r1, #0]
 810b0b2:	681b      	ldr	r3, [r3, #0]
 810b0b4:	e9c3 6700 	strd	r6, r7, [r3]
 810b0b8:	68e3      	ldr	r3, [r4, #12]
 810b0ba:	3301      	adds	r3, #1
 810b0bc:	60e3      	str	r3, [r4, #12]
 810b0be:	e7d9      	b.n	810b074 <_scanf_float+0x36c>
 810b0c0:	9b04      	ldr	r3, [sp, #16]
 810b0c2:	2b00      	cmp	r3, #0
 810b0c4:	d0e4      	beq.n	810b090 <_scanf_float+0x388>
 810b0c6:	9905      	ldr	r1, [sp, #20]
 810b0c8:	230a      	movs	r3, #10
 810b0ca:	3101      	adds	r1, #1
 810b0cc:	4640      	mov	r0, r8
 810b0ce:	f002 fcd3 	bl	810da78 <_strtol_r>
 810b0d2:	9b04      	ldr	r3, [sp, #16]
 810b0d4:	9e05      	ldr	r6, [sp, #20]
 810b0d6:	1ac2      	subs	r2, r0, r3
 810b0d8:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 810b0dc:	429e      	cmp	r6, r3
 810b0de:	bf28      	it	cs
 810b0e0:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 810b0e4:	4910      	ldr	r1, [pc, #64]	@ (810b128 <_scanf_float+0x420>)
 810b0e6:	4630      	mov	r0, r6
 810b0e8:	f000 f954 	bl	810b394 <siprintf>
 810b0ec:	e7d0      	b.n	810b090 <_scanf_float+0x388>
 810b0ee:	f011 0f04 	tst.w	r1, #4
 810b0f2:	9903      	ldr	r1, [sp, #12]
 810b0f4:	600a      	str	r2, [r1, #0]
 810b0f6:	d1dc      	bne.n	810b0b2 <_scanf_float+0x3aa>
 810b0f8:	681d      	ldr	r5, [r3, #0]
 810b0fa:	4632      	mov	r2, r6
 810b0fc:	463b      	mov	r3, r7
 810b0fe:	4630      	mov	r0, r6
 810b100:	4639      	mov	r1, r7
 810b102:	f7f5 fd9b 	bl	8100c3c <__aeabi_dcmpun>
 810b106:	b128      	cbz	r0, 810b114 <_scanf_float+0x40c>
 810b108:	4808      	ldr	r0, [pc, #32]	@ (810b12c <_scanf_float+0x424>)
 810b10a:	f000 fad9 	bl	810b6c0 <nanf>
 810b10e:	ed85 0a00 	vstr	s0, [r5]
 810b112:	e7d1      	b.n	810b0b8 <_scanf_float+0x3b0>
 810b114:	4630      	mov	r0, r6
 810b116:	4639      	mov	r1, r7
 810b118:	f7f5 fdee 	bl	8100cf8 <__aeabi_d2f>
 810b11c:	6028      	str	r0, [r5, #0]
 810b11e:	e7cb      	b.n	810b0b8 <_scanf_float+0x3b0>
 810b120:	f04f 0900 	mov.w	r9, #0
 810b124:	e629      	b.n	810ad7a <_scanf_float+0x72>
 810b126:	bf00      	nop
 810b128:	081af1c8 	.word	0x081af1c8
 810b12c:	0819bc80 	.word	0x0819bc80

0810b130 <std>:
 810b130:	2300      	movs	r3, #0
 810b132:	b510      	push	{r4, lr}
 810b134:	4604      	mov	r4, r0
 810b136:	e9c0 3300 	strd	r3, r3, [r0]
 810b13a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 810b13e:	6083      	str	r3, [r0, #8]
 810b140:	8181      	strh	r1, [r0, #12]
 810b142:	6643      	str	r3, [r0, #100]	@ 0x64
 810b144:	81c2      	strh	r2, [r0, #14]
 810b146:	6183      	str	r3, [r0, #24]
 810b148:	4619      	mov	r1, r3
 810b14a:	2208      	movs	r2, #8
 810b14c:	305c      	adds	r0, #92	@ 0x5c
 810b14e:	f000 fa19 	bl	810b584 <memset>
 810b152:	4b0d      	ldr	r3, [pc, #52]	@ (810b188 <std+0x58>)
 810b154:	6263      	str	r3, [r4, #36]	@ 0x24
 810b156:	4b0d      	ldr	r3, [pc, #52]	@ (810b18c <std+0x5c>)
 810b158:	62a3      	str	r3, [r4, #40]	@ 0x28
 810b15a:	4b0d      	ldr	r3, [pc, #52]	@ (810b190 <std+0x60>)
 810b15c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 810b15e:	4b0d      	ldr	r3, [pc, #52]	@ (810b194 <std+0x64>)
 810b160:	6323      	str	r3, [r4, #48]	@ 0x30
 810b162:	4b0d      	ldr	r3, [pc, #52]	@ (810b198 <std+0x68>)
 810b164:	6224      	str	r4, [r4, #32]
 810b166:	429c      	cmp	r4, r3
 810b168:	d006      	beq.n	810b178 <std+0x48>
 810b16a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 810b16e:	4294      	cmp	r4, r2
 810b170:	d002      	beq.n	810b178 <std+0x48>
 810b172:	33d0      	adds	r3, #208	@ 0xd0
 810b174:	429c      	cmp	r4, r3
 810b176:	d105      	bne.n	810b184 <std+0x54>
 810b178:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 810b17c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 810b180:	f000 ba8c 	b.w	810b69c <__retarget_lock_init_recursive>
 810b184:	bd10      	pop	{r4, pc}
 810b186:	bf00      	nop
 810b188:	0810b3d5 	.word	0x0810b3d5
 810b18c:	0810b3f7 	.word	0x0810b3f7
 810b190:	0810b42f 	.word	0x0810b42f
 810b194:	0810b453 	.word	0x0810b453
 810b198:	1001abf8 	.word	0x1001abf8

0810b19c <stdio_exit_handler>:
 810b19c:	4a02      	ldr	r2, [pc, #8]	@ (810b1a8 <stdio_exit_handler+0xc>)
 810b19e:	4903      	ldr	r1, [pc, #12]	@ (810b1ac <stdio_exit_handler+0x10>)
 810b1a0:	4803      	ldr	r0, [pc, #12]	@ (810b1b0 <stdio_exit_handler+0x14>)
 810b1a2:	f000 b869 	b.w	810b278 <_fwalk_sglue>
 810b1a6:	bf00      	nop
 810b1a8:	10000b80 	.word	0x10000b80
 810b1ac:	0810e0b9 	.word	0x0810e0b9
 810b1b0:	10000b90 	.word	0x10000b90

0810b1b4 <cleanup_stdio>:
 810b1b4:	6841      	ldr	r1, [r0, #4]
 810b1b6:	4b0c      	ldr	r3, [pc, #48]	@ (810b1e8 <cleanup_stdio+0x34>)
 810b1b8:	4299      	cmp	r1, r3
 810b1ba:	b510      	push	{r4, lr}
 810b1bc:	4604      	mov	r4, r0
 810b1be:	d001      	beq.n	810b1c4 <cleanup_stdio+0x10>
 810b1c0:	f002 ff7a 	bl	810e0b8 <_fflush_r>
 810b1c4:	68a1      	ldr	r1, [r4, #8]
 810b1c6:	4b09      	ldr	r3, [pc, #36]	@ (810b1ec <cleanup_stdio+0x38>)
 810b1c8:	4299      	cmp	r1, r3
 810b1ca:	d002      	beq.n	810b1d2 <cleanup_stdio+0x1e>
 810b1cc:	4620      	mov	r0, r4
 810b1ce:	f002 ff73 	bl	810e0b8 <_fflush_r>
 810b1d2:	68e1      	ldr	r1, [r4, #12]
 810b1d4:	4b06      	ldr	r3, [pc, #24]	@ (810b1f0 <cleanup_stdio+0x3c>)
 810b1d6:	4299      	cmp	r1, r3
 810b1d8:	d004      	beq.n	810b1e4 <cleanup_stdio+0x30>
 810b1da:	4620      	mov	r0, r4
 810b1dc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 810b1e0:	f002 bf6a 	b.w	810e0b8 <_fflush_r>
 810b1e4:	bd10      	pop	{r4, pc}
 810b1e6:	bf00      	nop
 810b1e8:	1001abf8 	.word	0x1001abf8
 810b1ec:	1001ac60 	.word	0x1001ac60
 810b1f0:	1001acc8 	.word	0x1001acc8

0810b1f4 <global_stdio_init.part.0>:
 810b1f4:	b510      	push	{r4, lr}
 810b1f6:	4b0b      	ldr	r3, [pc, #44]	@ (810b224 <global_stdio_init.part.0+0x30>)
 810b1f8:	4c0b      	ldr	r4, [pc, #44]	@ (810b228 <global_stdio_init.part.0+0x34>)
 810b1fa:	4a0c      	ldr	r2, [pc, #48]	@ (810b22c <global_stdio_init.part.0+0x38>)
 810b1fc:	601a      	str	r2, [r3, #0]
 810b1fe:	4620      	mov	r0, r4
 810b200:	2200      	movs	r2, #0
 810b202:	2104      	movs	r1, #4
 810b204:	f7ff ff94 	bl	810b130 <std>
 810b208:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 810b20c:	2201      	movs	r2, #1
 810b20e:	2109      	movs	r1, #9
 810b210:	f7ff ff8e 	bl	810b130 <std>
 810b214:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 810b218:	2202      	movs	r2, #2
 810b21a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 810b21e:	2112      	movs	r1, #18
 810b220:	f7ff bf86 	b.w	810b130 <std>
 810b224:	1001ad30 	.word	0x1001ad30
 810b228:	1001abf8 	.word	0x1001abf8
 810b22c:	0810b19d 	.word	0x0810b19d

0810b230 <__sfp_lock_acquire>:
 810b230:	4801      	ldr	r0, [pc, #4]	@ (810b238 <__sfp_lock_acquire+0x8>)
 810b232:	f000 ba34 	b.w	810b69e <__retarget_lock_acquire_recursive>
 810b236:	bf00      	nop
 810b238:	1001ad39 	.word	0x1001ad39

0810b23c <__sfp_lock_release>:
 810b23c:	4801      	ldr	r0, [pc, #4]	@ (810b244 <__sfp_lock_release+0x8>)
 810b23e:	f000 ba2f 	b.w	810b6a0 <__retarget_lock_release_recursive>
 810b242:	bf00      	nop
 810b244:	1001ad39 	.word	0x1001ad39

0810b248 <__sinit>:
 810b248:	b510      	push	{r4, lr}
 810b24a:	4604      	mov	r4, r0
 810b24c:	f7ff fff0 	bl	810b230 <__sfp_lock_acquire>
 810b250:	6a23      	ldr	r3, [r4, #32]
 810b252:	b11b      	cbz	r3, 810b25c <__sinit+0x14>
 810b254:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 810b258:	f7ff bff0 	b.w	810b23c <__sfp_lock_release>
 810b25c:	4b04      	ldr	r3, [pc, #16]	@ (810b270 <__sinit+0x28>)
 810b25e:	6223      	str	r3, [r4, #32]
 810b260:	4b04      	ldr	r3, [pc, #16]	@ (810b274 <__sinit+0x2c>)
 810b262:	681b      	ldr	r3, [r3, #0]
 810b264:	2b00      	cmp	r3, #0
 810b266:	d1f5      	bne.n	810b254 <__sinit+0xc>
 810b268:	f7ff ffc4 	bl	810b1f4 <global_stdio_init.part.0>
 810b26c:	e7f2      	b.n	810b254 <__sinit+0xc>
 810b26e:	bf00      	nop
 810b270:	0810b1b5 	.word	0x0810b1b5
 810b274:	1001ad30 	.word	0x1001ad30

0810b278 <_fwalk_sglue>:
 810b278:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 810b27c:	4607      	mov	r7, r0
 810b27e:	4688      	mov	r8, r1
 810b280:	4614      	mov	r4, r2
 810b282:	2600      	movs	r6, #0
 810b284:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 810b288:	f1b9 0901 	subs.w	r9, r9, #1
 810b28c:	d505      	bpl.n	810b29a <_fwalk_sglue+0x22>
 810b28e:	6824      	ldr	r4, [r4, #0]
 810b290:	2c00      	cmp	r4, #0
 810b292:	d1f7      	bne.n	810b284 <_fwalk_sglue+0xc>
 810b294:	4630      	mov	r0, r6
 810b296:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 810b29a:	89ab      	ldrh	r3, [r5, #12]
 810b29c:	2b01      	cmp	r3, #1
 810b29e:	d907      	bls.n	810b2b0 <_fwalk_sglue+0x38>
 810b2a0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 810b2a4:	3301      	adds	r3, #1
 810b2a6:	d003      	beq.n	810b2b0 <_fwalk_sglue+0x38>
 810b2a8:	4629      	mov	r1, r5
 810b2aa:	4638      	mov	r0, r7
 810b2ac:	47c0      	blx	r8
 810b2ae:	4306      	orrs	r6, r0
 810b2b0:	3568      	adds	r5, #104	@ 0x68
 810b2b2:	e7e9      	b.n	810b288 <_fwalk_sglue+0x10>

0810b2b4 <iprintf>:
 810b2b4:	b40f      	push	{r0, r1, r2, r3}
 810b2b6:	b507      	push	{r0, r1, r2, lr}
 810b2b8:	4906      	ldr	r1, [pc, #24]	@ (810b2d4 <iprintf+0x20>)
 810b2ba:	ab04      	add	r3, sp, #16
 810b2bc:	6808      	ldr	r0, [r1, #0]
 810b2be:	f853 2b04 	ldr.w	r2, [r3], #4
 810b2c2:	6881      	ldr	r1, [r0, #8]
 810b2c4:	9301      	str	r3, [sp, #4]
 810b2c6:	f002 fd5b 	bl	810dd80 <_vfiprintf_r>
 810b2ca:	b003      	add	sp, #12
 810b2cc:	f85d eb04 	ldr.w	lr, [sp], #4
 810b2d0:	b004      	add	sp, #16
 810b2d2:	4770      	bx	lr
 810b2d4:	10000b8c 	.word	0x10000b8c

0810b2d8 <_puts_r>:
 810b2d8:	6a03      	ldr	r3, [r0, #32]
 810b2da:	b570      	push	{r4, r5, r6, lr}
 810b2dc:	6884      	ldr	r4, [r0, #8]
 810b2de:	4605      	mov	r5, r0
 810b2e0:	460e      	mov	r6, r1
 810b2e2:	b90b      	cbnz	r3, 810b2e8 <_puts_r+0x10>
 810b2e4:	f7ff ffb0 	bl	810b248 <__sinit>
 810b2e8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 810b2ea:	07db      	lsls	r3, r3, #31
 810b2ec:	d405      	bmi.n	810b2fa <_puts_r+0x22>
 810b2ee:	89a3      	ldrh	r3, [r4, #12]
 810b2f0:	0598      	lsls	r0, r3, #22
 810b2f2:	d402      	bmi.n	810b2fa <_puts_r+0x22>
 810b2f4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 810b2f6:	f000 f9d2 	bl	810b69e <__retarget_lock_acquire_recursive>
 810b2fa:	89a3      	ldrh	r3, [r4, #12]
 810b2fc:	0719      	lsls	r1, r3, #28
 810b2fe:	d502      	bpl.n	810b306 <_puts_r+0x2e>
 810b300:	6923      	ldr	r3, [r4, #16]
 810b302:	2b00      	cmp	r3, #0
 810b304:	d135      	bne.n	810b372 <_puts_r+0x9a>
 810b306:	4621      	mov	r1, r4
 810b308:	4628      	mov	r0, r5
 810b30a:	f000 f8e5 	bl	810b4d8 <__swsetup_r>
 810b30e:	b380      	cbz	r0, 810b372 <_puts_r+0x9a>
 810b310:	f04f 35ff 	mov.w	r5, #4294967295
 810b314:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 810b316:	07da      	lsls	r2, r3, #31
 810b318:	d405      	bmi.n	810b326 <_puts_r+0x4e>
 810b31a:	89a3      	ldrh	r3, [r4, #12]
 810b31c:	059b      	lsls	r3, r3, #22
 810b31e:	d402      	bmi.n	810b326 <_puts_r+0x4e>
 810b320:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 810b322:	f000 f9bd 	bl	810b6a0 <__retarget_lock_release_recursive>
 810b326:	4628      	mov	r0, r5
 810b328:	bd70      	pop	{r4, r5, r6, pc}
 810b32a:	2b00      	cmp	r3, #0
 810b32c:	da04      	bge.n	810b338 <_puts_r+0x60>
 810b32e:	69a2      	ldr	r2, [r4, #24]
 810b330:	429a      	cmp	r2, r3
 810b332:	dc17      	bgt.n	810b364 <_puts_r+0x8c>
 810b334:	290a      	cmp	r1, #10
 810b336:	d015      	beq.n	810b364 <_puts_r+0x8c>
 810b338:	6823      	ldr	r3, [r4, #0]
 810b33a:	1c5a      	adds	r2, r3, #1
 810b33c:	6022      	str	r2, [r4, #0]
 810b33e:	7019      	strb	r1, [r3, #0]
 810b340:	68a3      	ldr	r3, [r4, #8]
 810b342:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 810b346:	3b01      	subs	r3, #1
 810b348:	60a3      	str	r3, [r4, #8]
 810b34a:	2900      	cmp	r1, #0
 810b34c:	d1ed      	bne.n	810b32a <_puts_r+0x52>
 810b34e:	2b00      	cmp	r3, #0
 810b350:	da11      	bge.n	810b376 <_puts_r+0x9e>
 810b352:	4622      	mov	r2, r4
 810b354:	210a      	movs	r1, #10
 810b356:	4628      	mov	r0, r5
 810b358:	f000 f87f 	bl	810b45a <__swbuf_r>
 810b35c:	3001      	adds	r0, #1
 810b35e:	d0d7      	beq.n	810b310 <_puts_r+0x38>
 810b360:	250a      	movs	r5, #10
 810b362:	e7d7      	b.n	810b314 <_puts_r+0x3c>
 810b364:	4622      	mov	r2, r4
 810b366:	4628      	mov	r0, r5
 810b368:	f000 f877 	bl	810b45a <__swbuf_r>
 810b36c:	3001      	adds	r0, #1
 810b36e:	d1e7      	bne.n	810b340 <_puts_r+0x68>
 810b370:	e7ce      	b.n	810b310 <_puts_r+0x38>
 810b372:	3e01      	subs	r6, #1
 810b374:	e7e4      	b.n	810b340 <_puts_r+0x68>
 810b376:	6823      	ldr	r3, [r4, #0]
 810b378:	1c5a      	adds	r2, r3, #1
 810b37a:	6022      	str	r2, [r4, #0]
 810b37c:	220a      	movs	r2, #10
 810b37e:	701a      	strb	r2, [r3, #0]
 810b380:	e7ee      	b.n	810b360 <_puts_r+0x88>
	...

0810b384 <puts>:
 810b384:	4b02      	ldr	r3, [pc, #8]	@ (810b390 <puts+0xc>)
 810b386:	4601      	mov	r1, r0
 810b388:	6818      	ldr	r0, [r3, #0]
 810b38a:	f7ff bfa5 	b.w	810b2d8 <_puts_r>
 810b38e:	bf00      	nop
 810b390:	10000b8c 	.word	0x10000b8c

0810b394 <siprintf>:
 810b394:	b40e      	push	{r1, r2, r3}
 810b396:	b500      	push	{lr}
 810b398:	b09c      	sub	sp, #112	@ 0x70
 810b39a:	ab1d      	add	r3, sp, #116	@ 0x74
 810b39c:	9002      	str	r0, [sp, #8]
 810b39e:	9006      	str	r0, [sp, #24]
 810b3a0:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 810b3a4:	4809      	ldr	r0, [pc, #36]	@ (810b3cc <siprintf+0x38>)
 810b3a6:	9107      	str	r1, [sp, #28]
 810b3a8:	9104      	str	r1, [sp, #16]
 810b3aa:	4909      	ldr	r1, [pc, #36]	@ (810b3d0 <siprintf+0x3c>)
 810b3ac:	f853 2b04 	ldr.w	r2, [r3], #4
 810b3b0:	9105      	str	r1, [sp, #20]
 810b3b2:	6800      	ldr	r0, [r0, #0]
 810b3b4:	9301      	str	r3, [sp, #4]
 810b3b6:	a902      	add	r1, sp, #8
 810b3b8:	f002 fbbc 	bl	810db34 <_svfiprintf_r>
 810b3bc:	9b02      	ldr	r3, [sp, #8]
 810b3be:	2200      	movs	r2, #0
 810b3c0:	701a      	strb	r2, [r3, #0]
 810b3c2:	b01c      	add	sp, #112	@ 0x70
 810b3c4:	f85d eb04 	ldr.w	lr, [sp], #4
 810b3c8:	b003      	add	sp, #12
 810b3ca:	4770      	bx	lr
 810b3cc:	10000b8c 	.word	0x10000b8c
 810b3d0:	ffff0208 	.word	0xffff0208

0810b3d4 <__sread>:
 810b3d4:	b510      	push	{r4, lr}
 810b3d6:	460c      	mov	r4, r1
 810b3d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 810b3dc:	f000 f900 	bl	810b5e0 <_read_r>
 810b3e0:	2800      	cmp	r0, #0
 810b3e2:	bfab      	itete	ge
 810b3e4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 810b3e6:	89a3      	ldrhlt	r3, [r4, #12]
 810b3e8:	181b      	addge	r3, r3, r0
 810b3ea:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 810b3ee:	bfac      	ite	ge
 810b3f0:	6563      	strge	r3, [r4, #84]	@ 0x54
 810b3f2:	81a3      	strhlt	r3, [r4, #12]
 810b3f4:	bd10      	pop	{r4, pc}

0810b3f6 <__swrite>:
 810b3f6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 810b3fa:	461f      	mov	r7, r3
 810b3fc:	898b      	ldrh	r3, [r1, #12]
 810b3fe:	05db      	lsls	r3, r3, #23
 810b400:	4605      	mov	r5, r0
 810b402:	460c      	mov	r4, r1
 810b404:	4616      	mov	r6, r2
 810b406:	d505      	bpl.n	810b414 <__swrite+0x1e>
 810b408:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 810b40c:	2302      	movs	r3, #2
 810b40e:	2200      	movs	r2, #0
 810b410:	f000 f8d4 	bl	810b5bc <_lseek_r>
 810b414:	89a3      	ldrh	r3, [r4, #12]
 810b416:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 810b41a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 810b41e:	81a3      	strh	r3, [r4, #12]
 810b420:	4632      	mov	r2, r6
 810b422:	463b      	mov	r3, r7
 810b424:	4628      	mov	r0, r5
 810b426:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 810b42a:	f000 b8fb 	b.w	810b624 <_write_r>

0810b42e <__sseek>:
 810b42e:	b510      	push	{r4, lr}
 810b430:	460c      	mov	r4, r1
 810b432:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 810b436:	f000 f8c1 	bl	810b5bc <_lseek_r>
 810b43a:	1c43      	adds	r3, r0, #1
 810b43c:	89a3      	ldrh	r3, [r4, #12]
 810b43e:	bf15      	itete	ne
 810b440:	6560      	strne	r0, [r4, #84]	@ 0x54
 810b442:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 810b446:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 810b44a:	81a3      	strheq	r3, [r4, #12]
 810b44c:	bf18      	it	ne
 810b44e:	81a3      	strhne	r3, [r4, #12]
 810b450:	bd10      	pop	{r4, pc}

0810b452 <__sclose>:
 810b452:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 810b456:	f000 b8a1 	b.w	810b59c <_close_r>

0810b45a <__swbuf_r>:
 810b45a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 810b45c:	460e      	mov	r6, r1
 810b45e:	4614      	mov	r4, r2
 810b460:	4605      	mov	r5, r0
 810b462:	b118      	cbz	r0, 810b46c <__swbuf_r+0x12>
 810b464:	6a03      	ldr	r3, [r0, #32]
 810b466:	b90b      	cbnz	r3, 810b46c <__swbuf_r+0x12>
 810b468:	f7ff feee 	bl	810b248 <__sinit>
 810b46c:	69a3      	ldr	r3, [r4, #24]
 810b46e:	60a3      	str	r3, [r4, #8]
 810b470:	89a3      	ldrh	r3, [r4, #12]
 810b472:	071a      	lsls	r2, r3, #28
 810b474:	d501      	bpl.n	810b47a <__swbuf_r+0x20>
 810b476:	6923      	ldr	r3, [r4, #16]
 810b478:	b943      	cbnz	r3, 810b48c <__swbuf_r+0x32>
 810b47a:	4621      	mov	r1, r4
 810b47c:	4628      	mov	r0, r5
 810b47e:	f000 f82b 	bl	810b4d8 <__swsetup_r>
 810b482:	b118      	cbz	r0, 810b48c <__swbuf_r+0x32>
 810b484:	f04f 37ff 	mov.w	r7, #4294967295
 810b488:	4638      	mov	r0, r7
 810b48a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 810b48c:	6823      	ldr	r3, [r4, #0]
 810b48e:	6922      	ldr	r2, [r4, #16]
 810b490:	1a98      	subs	r0, r3, r2
 810b492:	6963      	ldr	r3, [r4, #20]
 810b494:	b2f6      	uxtb	r6, r6
 810b496:	4283      	cmp	r3, r0
 810b498:	4637      	mov	r7, r6
 810b49a:	dc05      	bgt.n	810b4a8 <__swbuf_r+0x4e>
 810b49c:	4621      	mov	r1, r4
 810b49e:	4628      	mov	r0, r5
 810b4a0:	f002 fe0a 	bl	810e0b8 <_fflush_r>
 810b4a4:	2800      	cmp	r0, #0
 810b4a6:	d1ed      	bne.n	810b484 <__swbuf_r+0x2a>
 810b4a8:	68a3      	ldr	r3, [r4, #8]
 810b4aa:	3b01      	subs	r3, #1
 810b4ac:	60a3      	str	r3, [r4, #8]
 810b4ae:	6823      	ldr	r3, [r4, #0]
 810b4b0:	1c5a      	adds	r2, r3, #1
 810b4b2:	6022      	str	r2, [r4, #0]
 810b4b4:	701e      	strb	r6, [r3, #0]
 810b4b6:	6962      	ldr	r2, [r4, #20]
 810b4b8:	1c43      	adds	r3, r0, #1
 810b4ba:	429a      	cmp	r2, r3
 810b4bc:	d004      	beq.n	810b4c8 <__swbuf_r+0x6e>
 810b4be:	89a3      	ldrh	r3, [r4, #12]
 810b4c0:	07db      	lsls	r3, r3, #31
 810b4c2:	d5e1      	bpl.n	810b488 <__swbuf_r+0x2e>
 810b4c4:	2e0a      	cmp	r6, #10
 810b4c6:	d1df      	bne.n	810b488 <__swbuf_r+0x2e>
 810b4c8:	4621      	mov	r1, r4
 810b4ca:	4628      	mov	r0, r5
 810b4cc:	f002 fdf4 	bl	810e0b8 <_fflush_r>
 810b4d0:	2800      	cmp	r0, #0
 810b4d2:	d0d9      	beq.n	810b488 <__swbuf_r+0x2e>
 810b4d4:	e7d6      	b.n	810b484 <__swbuf_r+0x2a>
	...

0810b4d8 <__swsetup_r>:
 810b4d8:	b538      	push	{r3, r4, r5, lr}
 810b4da:	4b29      	ldr	r3, [pc, #164]	@ (810b580 <__swsetup_r+0xa8>)
 810b4dc:	4605      	mov	r5, r0
 810b4de:	6818      	ldr	r0, [r3, #0]
 810b4e0:	460c      	mov	r4, r1
 810b4e2:	b118      	cbz	r0, 810b4ec <__swsetup_r+0x14>
 810b4e4:	6a03      	ldr	r3, [r0, #32]
 810b4e6:	b90b      	cbnz	r3, 810b4ec <__swsetup_r+0x14>
 810b4e8:	f7ff feae 	bl	810b248 <__sinit>
 810b4ec:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 810b4f0:	0719      	lsls	r1, r3, #28
 810b4f2:	d422      	bmi.n	810b53a <__swsetup_r+0x62>
 810b4f4:	06da      	lsls	r2, r3, #27
 810b4f6:	d407      	bmi.n	810b508 <__swsetup_r+0x30>
 810b4f8:	2209      	movs	r2, #9
 810b4fa:	602a      	str	r2, [r5, #0]
 810b4fc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 810b500:	81a3      	strh	r3, [r4, #12]
 810b502:	f04f 30ff 	mov.w	r0, #4294967295
 810b506:	e033      	b.n	810b570 <__swsetup_r+0x98>
 810b508:	0758      	lsls	r0, r3, #29
 810b50a:	d512      	bpl.n	810b532 <__swsetup_r+0x5a>
 810b50c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 810b50e:	b141      	cbz	r1, 810b522 <__swsetup_r+0x4a>
 810b510:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 810b514:	4299      	cmp	r1, r3
 810b516:	d002      	beq.n	810b51e <__swsetup_r+0x46>
 810b518:	4628      	mov	r0, r5
 810b51a:	f000 ff25 	bl	810c368 <_free_r>
 810b51e:	2300      	movs	r3, #0
 810b520:	6363      	str	r3, [r4, #52]	@ 0x34
 810b522:	89a3      	ldrh	r3, [r4, #12]
 810b524:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 810b528:	81a3      	strh	r3, [r4, #12]
 810b52a:	2300      	movs	r3, #0
 810b52c:	6063      	str	r3, [r4, #4]
 810b52e:	6923      	ldr	r3, [r4, #16]
 810b530:	6023      	str	r3, [r4, #0]
 810b532:	89a3      	ldrh	r3, [r4, #12]
 810b534:	f043 0308 	orr.w	r3, r3, #8
 810b538:	81a3      	strh	r3, [r4, #12]
 810b53a:	6923      	ldr	r3, [r4, #16]
 810b53c:	b94b      	cbnz	r3, 810b552 <__swsetup_r+0x7a>
 810b53e:	89a3      	ldrh	r3, [r4, #12]
 810b540:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 810b544:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 810b548:	d003      	beq.n	810b552 <__swsetup_r+0x7a>
 810b54a:	4621      	mov	r1, r4
 810b54c:	4628      	mov	r0, r5
 810b54e:	f002 fe01 	bl	810e154 <__smakebuf_r>
 810b552:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 810b556:	f013 0201 	ands.w	r2, r3, #1
 810b55a:	d00a      	beq.n	810b572 <__swsetup_r+0x9a>
 810b55c:	2200      	movs	r2, #0
 810b55e:	60a2      	str	r2, [r4, #8]
 810b560:	6962      	ldr	r2, [r4, #20]
 810b562:	4252      	negs	r2, r2
 810b564:	61a2      	str	r2, [r4, #24]
 810b566:	6922      	ldr	r2, [r4, #16]
 810b568:	b942      	cbnz	r2, 810b57c <__swsetup_r+0xa4>
 810b56a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 810b56e:	d1c5      	bne.n	810b4fc <__swsetup_r+0x24>
 810b570:	bd38      	pop	{r3, r4, r5, pc}
 810b572:	0799      	lsls	r1, r3, #30
 810b574:	bf58      	it	pl
 810b576:	6962      	ldrpl	r2, [r4, #20]
 810b578:	60a2      	str	r2, [r4, #8]
 810b57a:	e7f4      	b.n	810b566 <__swsetup_r+0x8e>
 810b57c:	2000      	movs	r0, #0
 810b57e:	e7f7      	b.n	810b570 <__swsetup_r+0x98>
 810b580:	10000b8c 	.word	0x10000b8c

0810b584 <memset>:
 810b584:	4402      	add	r2, r0
 810b586:	4603      	mov	r3, r0
 810b588:	4293      	cmp	r3, r2
 810b58a:	d100      	bne.n	810b58e <memset+0xa>
 810b58c:	4770      	bx	lr
 810b58e:	f803 1b01 	strb.w	r1, [r3], #1
 810b592:	e7f9      	b.n	810b588 <memset+0x4>

0810b594 <_localeconv_r>:
 810b594:	4800      	ldr	r0, [pc, #0]	@ (810b598 <_localeconv_r+0x4>)
 810b596:	4770      	bx	lr
 810b598:	10000ccc 	.word	0x10000ccc

0810b59c <_close_r>:
 810b59c:	b538      	push	{r3, r4, r5, lr}
 810b59e:	4d06      	ldr	r5, [pc, #24]	@ (810b5b8 <_close_r+0x1c>)
 810b5a0:	2300      	movs	r3, #0
 810b5a2:	4604      	mov	r4, r0
 810b5a4:	4608      	mov	r0, r1
 810b5a6:	602b      	str	r3, [r5, #0]
 810b5a8:	f7f6 fdf0 	bl	810218c <_close>
 810b5ac:	1c43      	adds	r3, r0, #1
 810b5ae:	d102      	bne.n	810b5b6 <_close_r+0x1a>
 810b5b0:	682b      	ldr	r3, [r5, #0]
 810b5b2:	b103      	cbz	r3, 810b5b6 <_close_r+0x1a>
 810b5b4:	6023      	str	r3, [r4, #0]
 810b5b6:	bd38      	pop	{r3, r4, r5, pc}
 810b5b8:	1001ad34 	.word	0x1001ad34

0810b5bc <_lseek_r>:
 810b5bc:	b538      	push	{r3, r4, r5, lr}
 810b5be:	4d07      	ldr	r5, [pc, #28]	@ (810b5dc <_lseek_r+0x20>)
 810b5c0:	4604      	mov	r4, r0
 810b5c2:	4608      	mov	r0, r1
 810b5c4:	4611      	mov	r1, r2
 810b5c6:	2200      	movs	r2, #0
 810b5c8:	602a      	str	r2, [r5, #0]
 810b5ca:	461a      	mov	r2, r3
 810b5cc:	f7f6 fde8 	bl	81021a0 <_lseek>
 810b5d0:	1c43      	adds	r3, r0, #1
 810b5d2:	d102      	bne.n	810b5da <_lseek_r+0x1e>
 810b5d4:	682b      	ldr	r3, [r5, #0]
 810b5d6:	b103      	cbz	r3, 810b5da <_lseek_r+0x1e>
 810b5d8:	6023      	str	r3, [r4, #0]
 810b5da:	bd38      	pop	{r3, r4, r5, pc}
 810b5dc:	1001ad34 	.word	0x1001ad34

0810b5e0 <_read_r>:
 810b5e0:	b538      	push	{r3, r4, r5, lr}
 810b5e2:	4d07      	ldr	r5, [pc, #28]	@ (810b600 <_read_r+0x20>)
 810b5e4:	4604      	mov	r4, r0
 810b5e6:	4608      	mov	r0, r1
 810b5e8:	4611      	mov	r1, r2
 810b5ea:	2200      	movs	r2, #0
 810b5ec:	602a      	str	r2, [r5, #0]
 810b5ee:	461a      	mov	r2, r3
 810b5f0:	f7f6 fdbe 	bl	8102170 <_read>
 810b5f4:	1c43      	adds	r3, r0, #1
 810b5f6:	d102      	bne.n	810b5fe <_read_r+0x1e>
 810b5f8:	682b      	ldr	r3, [r5, #0]
 810b5fa:	b103      	cbz	r3, 810b5fe <_read_r+0x1e>
 810b5fc:	6023      	str	r3, [r4, #0]
 810b5fe:	bd38      	pop	{r3, r4, r5, pc}
 810b600:	1001ad34 	.word	0x1001ad34

0810b604 <_sbrk_r>:
 810b604:	b538      	push	{r3, r4, r5, lr}
 810b606:	4d06      	ldr	r5, [pc, #24]	@ (810b620 <_sbrk_r+0x1c>)
 810b608:	2300      	movs	r3, #0
 810b60a:	4604      	mov	r4, r0
 810b60c:	4608      	mov	r0, r1
 810b60e:	602b      	str	r3, [r5, #0]
 810b610:	f7f6 fdc8 	bl	81021a4 <_sbrk>
 810b614:	1c43      	adds	r3, r0, #1
 810b616:	d102      	bne.n	810b61e <_sbrk_r+0x1a>
 810b618:	682b      	ldr	r3, [r5, #0]
 810b61a:	b103      	cbz	r3, 810b61e <_sbrk_r+0x1a>
 810b61c:	6023      	str	r3, [r4, #0]
 810b61e:	bd38      	pop	{r3, r4, r5, pc}
 810b620:	1001ad34 	.word	0x1001ad34

0810b624 <_write_r>:
 810b624:	b538      	push	{r3, r4, r5, lr}
 810b626:	4d07      	ldr	r5, [pc, #28]	@ (810b644 <_write_r+0x20>)
 810b628:	4604      	mov	r4, r0
 810b62a:	4608      	mov	r0, r1
 810b62c:	4611      	mov	r1, r2
 810b62e:	2200      	movs	r2, #0
 810b630:	602a      	str	r2, [r5, #0]
 810b632:	461a      	mov	r2, r3
 810b634:	f7f6 fcbe 	bl	8101fb4 <_write>
 810b638:	1c43      	adds	r3, r0, #1
 810b63a:	d102      	bne.n	810b642 <_write_r+0x1e>
 810b63c:	682b      	ldr	r3, [r5, #0]
 810b63e:	b103      	cbz	r3, 810b642 <_write_r+0x1e>
 810b640:	6023      	str	r3, [r4, #0]
 810b642:	bd38      	pop	{r3, r4, r5, pc}
 810b644:	1001ad34 	.word	0x1001ad34

0810b648 <__errno>:
 810b648:	4b01      	ldr	r3, [pc, #4]	@ (810b650 <__errno+0x8>)
 810b64a:	6818      	ldr	r0, [r3, #0]
 810b64c:	4770      	bx	lr
 810b64e:	bf00      	nop
 810b650:	10000b8c 	.word	0x10000b8c

0810b654 <__libc_init_array>:
 810b654:	b570      	push	{r4, r5, r6, lr}
 810b656:	4d0d      	ldr	r5, [pc, #52]	@ (810b68c <__libc_init_array+0x38>)
 810b658:	4c0d      	ldr	r4, [pc, #52]	@ (810b690 <__libc_init_array+0x3c>)
 810b65a:	1b64      	subs	r4, r4, r5
 810b65c:	10a4      	asrs	r4, r4, #2
 810b65e:	2600      	movs	r6, #0
 810b660:	42a6      	cmp	r6, r4
 810b662:	d109      	bne.n	810b678 <__libc_init_array+0x24>
 810b664:	4d0b      	ldr	r5, [pc, #44]	@ (810b694 <__libc_init_array+0x40>)
 810b666:	4c0c      	ldr	r4, [pc, #48]	@ (810b698 <__libc_init_array+0x44>)
 810b668:	f003 fcbc 	bl	810efe4 <_init>
 810b66c:	1b64      	subs	r4, r4, r5
 810b66e:	10a4      	asrs	r4, r4, #2
 810b670:	2600      	movs	r6, #0
 810b672:	42a6      	cmp	r6, r4
 810b674:	d105      	bne.n	810b682 <__libc_init_array+0x2e>
 810b676:	bd70      	pop	{r4, r5, r6, pc}
 810b678:	f855 3b04 	ldr.w	r3, [r5], #4
 810b67c:	4798      	blx	r3
 810b67e:	3601      	adds	r6, #1
 810b680:	e7ee      	b.n	810b660 <__libc_init_array+0xc>
 810b682:	f855 3b04 	ldr.w	r3, [r5], #4
 810b686:	4798      	blx	r3
 810b688:	3601      	adds	r6, #1
 810b68a:	e7f2      	b.n	810b672 <__libc_init_array+0x1e>
 810b68c:	081af5e0 	.word	0x081af5e0
 810b690:	081af5e0 	.word	0x081af5e0
 810b694:	081af5e0 	.word	0x081af5e0
 810b698:	081af5e4 	.word	0x081af5e4

0810b69c <__retarget_lock_init_recursive>:
 810b69c:	4770      	bx	lr

0810b69e <__retarget_lock_acquire_recursive>:
 810b69e:	4770      	bx	lr

0810b6a0 <__retarget_lock_release_recursive>:
 810b6a0:	4770      	bx	lr

0810b6a2 <memcpy>:
 810b6a2:	440a      	add	r2, r1
 810b6a4:	4291      	cmp	r1, r2
 810b6a6:	f100 33ff 	add.w	r3, r0, #4294967295
 810b6aa:	d100      	bne.n	810b6ae <memcpy+0xc>
 810b6ac:	4770      	bx	lr
 810b6ae:	b510      	push	{r4, lr}
 810b6b0:	f811 4b01 	ldrb.w	r4, [r1], #1
 810b6b4:	f803 4f01 	strb.w	r4, [r3, #1]!
 810b6b8:	4291      	cmp	r1, r2
 810b6ba:	d1f9      	bne.n	810b6b0 <memcpy+0xe>
 810b6bc:	bd10      	pop	{r4, pc}
	...

0810b6c0 <nanf>:
 810b6c0:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 810b6c8 <nanf+0x8>
 810b6c4:	4770      	bx	lr
 810b6c6:	bf00      	nop
 810b6c8:	7fc00000 	.word	0x7fc00000

0810b6cc <quorem>:
 810b6cc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810b6d0:	6903      	ldr	r3, [r0, #16]
 810b6d2:	690c      	ldr	r4, [r1, #16]
 810b6d4:	42a3      	cmp	r3, r4
 810b6d6:	4607      	mov	r7, r0
 810b6d8:	db7e      	blt.n	810b7d8 <quorem+0x10c>
 810b6da:	3c01      	subs	r4, #1
 810b6dc:	f101 0814 	add.w	r8, r1, #20
 810b6e0:	00a3      	lsls	r3, r4, #2
 810b6e2:	f100 0514 	add.w	r5, r0, #20
 810b6e6:	9300      	str	r3, [sp, #0]
 810b6e8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 810b6ec:	9301      	str	r3, [sp, #4]
 810b6ee:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 810b6f2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 810b6f6:	3301      	adds	r3, #1
 810b6f8:	429a      	cmp	r2, r3
 810b6fa:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 810b6fe:	fbb2 f6f3 	udiv	r6, r2, r3
 810b702:	d32e      	bcc.n	810b762 <quorem+0x96>
 810b704:	f04f 0a00 	mov.w	sl, #0
 810b708:	46c4      	mov	ip, r8
 810b70a:	46ae      	mov	lr, r5
 810b70c:	46d3      	mov	fp, sl
 810b70e:	f85c 3b04 	ldr.w	r3, [ip], #4
 810b712:	b298      	uxth	r0, r3
 810b714:	fb06 a000 	mla	r0, r6, r0, sl
 810b718:	0c02      	lsrs	r2, r0, #16
 810b71a:	0c1b      	lsrs	r3, r3, #16
 810b71c:	fb06 2303 	mla	r3, r6, r3, r2
 810b720:	f8de 2000 	ldr.w	r2, [lr]
 810b724:	b280      	uxth	r0, r0
 810b726:	b292      	uxth	r2, r2
 810b728:	1a12      	subs	r2, r2, r0
 810b72a:	445a      	add	r2, fp
 810b72c:	f8de 0000 	ldr.w	r0, [lr]
 810b730:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 810b734:	b29b      	uxth	r3, r3
 810b736:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 810b73a:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 810b73e:	b292      	uxth	r2, r2
 810b740:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 810b744:	45e1      	cmp	r9, ip
 810b746:	f84e 2b04 	str.w	r2, [lr], #4
 810b74a:	ea4f 4b23 	mov.w	fp, r3, asr #16
 810b74e:	d2de      	bcs.n	810b70e <quorem+0x42>
 810b750:	9b00      	ldr	r3, [sp, #0]
 810b752:	58eb      	ldr	r3, [r5, r3]
 810b754:	b92b      	cbnz	r3, 810b762 <quorem+0x96>
 810b756:	9b01      	ldr	r3, [sp, #4]
 810b758:	3b04      	subs	r3, #4
 810b75a:	429d      	cmp	r5, r3
 810b75c:	461a      	mov	r2, r3
 810b75e:	d32f      	bcc.n	810b7c0 <quorem+0xf4>
 810b760:	613c      	str	r4, [r7, #16]
 810b762:	4638      	mov	r0, r7
 810b764:	f001 f90e 	bl	810c984 <__mcmp>
 810b768:	2800      	cmp	r0, #0
 810b76a:	db25      	blt.n	810b7b8 <quorem+0xec>
 810b76c:	4629      	mov	r1, r5
 810b76e:	2000      	movs	r0, #0
 810b770:	f858 2b04 	ldr.w	r2, [r8], #4
 810b774:	f8d1 c000 	ldr.w	ip, [r1]
 810b778:	fa1f fe82 	uxth.w	lr, r2
 810b77c:	fa1f f38c 	uxth.w	r3, ip
 810b780:	eba3 030e 	sub.w	r3, r3, lr
 810b784:	4403      	add	r3, r0
 810b786:	0c12      	lsrs	r2, r2, #16
 810b788:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 810b78c:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 810b790:	b29b      	uxth	r3, r3
 810b792:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 810b796:	45c1      	cmp	r9, r8
 810b798:	f841 3b04 	str.w	r3, [r1], #4
 810b79c:	ea4f 4022 	mov.w	r0, r2, asr #16
 810b7a0:	d2e6      	bcs.n	810b770 <quorem+0xa4>
 810b7a2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 810b7a6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 810b7aa:	b922      	cbnz	r2, 810b7b6 <quorem+0xea>
 810b7ac:	3b04      	subs	r3, #4
 810b7ae:	429d      	cmp	r5, r3
 810b7b0:	461a      	mov	r2, r3
 810b7b2:	d30b      	bcc.n	810b7cc <quorem+0x100>
 810b7b4:	613c      	str	r4, [r7, #16]
 810b7b6:	3601      	adds	r6, #1
 810b7b8:	4630      	mov	r0, r6
 810b7ba:	b003      	add	sp, #12
 810b7bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 810b7c0:	6812      	ldr	r2, [r2, #0]
 810b7c2:	3b04      	subs	r3, #4
 810b7c4:	2a00      	cmp	r2, #0
 810b7c6:	d1cb      	bne.n	810b760 <quorem+0x94>
 810b7c8:	3c01      	subs	r4, #1
 810b7ca:	e7c6      	b.n	810b75a <quorem+0x8e>
 810b7cc:	6812      	ldr	r2, [r2, #0]
 810b7ce:	3b04      	subs	r3, #4
 810b7d0:	2a00      	cmp	r2, #0
 810b7d2:	d1ef      	bne.n	810b7b4 <quorem+0xe8>
 810b7d4:	3c01      	subs	r4, #1
 810b7d6:	e7ea      	b.n	810b7ae <quorem+0xe2>
 810b7d8:	2000      	movs	r0, #0
 810b7da:	e7ee      	b.n	810b7ba <quorem+0xee>
 810b7dc:	0000      	movs	r0, r0
	...

0810b7e0 <_dtoa_r>:
 810b7e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810b7e4:	69c7      	ldr	r7, [r0, #28]
 810b7e6:	b099      	sub	sp, #100	@ 0x64
 810b7e8:	ed8d 0b02 	vstr	d0, [sp, #8]
 810b7ec:	ec55 4b10 	vmov	r4, r5, d0
 810b7f0:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 810b7f2:	9109      	str	r1, [sp, #36]	@ 0x24
 810b7f4:	4683      	mov	fp, r0
 810b7f6:	920e      	str	r2, [sp, #56]	@ 0x38
 810b7f8:	9313      	str	r3, [sp, #76]	@ 0x4c
 810b7fa:	b97f      	cbnz	r7, 810b81c <_dtoa_r+0x3c>
 810b7fc:	2010      	movs	r0, #16
 810b7fe:	f7fe fd47 	bl	810a290 <malloc>
 810b802:	4602      	mov	r2, r0
 810b804:	f8cb 001c 	str.w	r0, [fp, #28]
 810b808:	b920      	cbnz	r0, 810b814 <_dtoa_r+0x34>
 810b80a:	4ba7      	ldr	r3, [pc, #668]	@ (810baa8 <_dtoa_r+0x2c8>)
 810b80c:	21ef      	movs	r1, #239	@ 0xef
 810b80e:	48a7      	ldr	r0, [pc, #668]	@ (810baac <_dtoa_r+0x2cc>)
 810b810:	f002 fd32 	bl	810e278 <__assert_func>
 810b814:	e9c0 7701 	strd	r7, r7, [r0, #4]
 810b818:	6007      	str	r7, [r0, #0]
 810b81a:	60c7      	str	r7, [r0, #12]
 810b81c:	f8db 301c 	ldr.w	r3, [fp, #28]
 810b820:	6819      	ldr	r1, [r3, #0]
 810b822:	b159      	cbz	r1, 810b83c <_dtoa_r+0x5c>
 810b824:	685a      	ldr	r2, [r3, #4]
 810b826:	604a      	str	r2, [r1, #4]
 810b828:	2301      	movs	r3, #1
 810b82a:	4093      	lsls	r3, r2
 810b82c:	608b      	str	r3, [r1, #8]
 810b82e:	4658      	mov	r0, fp
 810b830:	f000 fe24 	bl	810c47c <_Bfree>
 810b834:	f8db 301c 	ldr.w	r3, [fp, #28]
 810b838:	2200      	movs	r2, #0
 810b83a:	601a      	str	r2, [r3, #0]
 810b83c:	1e2b      	subs	r3, r5, #0
 810b83e:	bfb9      	ittee	lt
 810b840:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 810b844:	9303      	strlt	r3, [sp, #12]
 810b846:	2300      	movge	r3, #0
 810b848:	6033      	strge	r3, [r6, #0]
 810b84a:	9f03      	ldr	r7, [sp, #12]
 810b84c:	4b98      	ldr	r3, [pc, #608]	@ (810bab0 <_dtoa_r+0x2d0>)
 810b84e:	bfbc      	itt	lt
 810b850:	2201      	movlt	r2, #1
 810b852:	6032      	strlt	r2, [r6, #0]
 810b854:	43bb      	bics	r3, r7
 810b856:	d112      	bne.n	810b87e <_dtoa_r+0x9e>
 810b858:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 810b85a:	f242 730f 	movw	r3, #9999	@ 0x270f
 810b85e:	6013      	str	r3, [r2, #0]
 810b860:	f3c7 0313 	ubfx	r3, r7, #0, #20
 810b864:	4323      	orrs	r3, r4
 810b866:	f000 854d 	beq.w	810c304 <_dtoa_r+0xb24>
 810b86a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 810b86c:	f8df a254 	ldr.w	sl, [pc, #596]	@ 810bac4 <_dtoa_r+0x2e4>
 810b870:	2b00      	cmp	r3, #0
 810b872:	f000 854f 	beq.w	810c314 <_dtoa_r+0xb34>
 810b876:	f10a 0303 	add.w	r3, sl, #3
 810b87a:	f000 bd49 	b.w	810c310 <_dtoa_r+0xb30>
 810b87e:	ed9d 7b02 	vldr	d7, [sp, #8]
 810b882:	2200      	movs	r2, #0
 810b884:	ec51 0b17 	vmov	r0, r1, d7
 810b888:	2300      	movs	r3, #0
 810b88a:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 810b88e:	f7f5 f9a3 	bl	8100bd8 <__aeabi_dcmpeq>
 810b892:	4680      	mov	r8, r0
 810b894:	b158      	cbz	r0, 810b8ae <_dtoa_r+0xce>
 810b896:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 810b898:	2301      	movs	r3, #1
 810b89a:	6013      	str	r3, [r2, #0]
 810b89c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 810b89e:	b113      	cbz	r3, 810b8a6 <_dtoa_r+0xc6>
 810b8a0:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 810b8a2:	4b84      	ldr	r3, [pc, #528]	@ (810bab4 <_dtoa_r+0x2d4>)
 810b8a4:	6013      	str	r3, [r2, #0]
 810b8a6:	f8df a220 	ldr.w	sl, [pc, #544]	@ 810bac8 <_dtoa_r+0x2e8>
 810b8aa:	f000 bd33 	b.w	810c314 <_dtoa_r+0xb34>
 810b8ae:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 810b8b2:	aa16      	add	r2, sp, #88	@ 0x58
 810b8b4:	a917      	add	r1, sp, #92	@ 0x5c
 810b8b6:	4658      	mov	r0, fp
 810b8b8:	f001 f984 	bl	810cbc4 <__d2b>
 810b8bc:	f3c7 560a 	ubfx	r6, r7, #20, #11
 810b8c0:	4681      	mov	r9, r0
 810b8c2:	2e00      	cmp	r6, #0
 810b8c4:	d077      	beq.n	810b9b6 <_dtoa_r+0x1d6>
 810b8c6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 810b8c8:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 810b8cc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 810b8d0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 810b8d4:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 810b8d8:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 810b8dc:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 810b8e0:	4619      	mov	r1, r3
 810b8e2:	2200      	movs	r2, #0
 810b8e4:	4b74      	ldr	r3, [pc, #464]	@ (810bab8 <_dtoa_r+0x2d8>)
 810b8e6:	f7f4 fd57 	bl	8100398 <__aeabi_dsub>
 810b8ea:	a369      	add	r3, pc, #420	@ (adr r3, 810ba90 <_dtoa_r+0x2b0>)
 810b8ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 810b8f0:	f7f4 ff0a 	bl	8100708 <__aeabi_dmul>
 810b8f4:	a368      	add	r3, pc, #416	@ (adr r3, 810ba98 <_dtoa_r+0x2b8>)
 810b8f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 810b8fa:	f7f4 fd4f 	bl	810039c <__adddf3>
 810b8fe:	4604      	mov	r4, r0
 810b900:	4630      	mov	r0, r6
 810b902:	460d      	mov	r5, r1
 810b904:	f7f4 fe96 	bl	8100634 <__aeabi_i2d>
 810b908:	a365      	add	r3, pc, #404	@ (adr r3, 810baa0 <_dtoa_r+0x2c0>)
 810b90a:	e9d3 2300 	ldrd	r2, r3, [r3]
 810b90e:	f7f4 fefb 	bl	8100708 <__aeabi_dmul>
 810b912:	4602      	mov	r2, r0
 810b914:	460b      	mov	r3, r1
 810b916:	4620      	mov	r0, r4
 810b918:	4629      	mov	r1, r5
 810b91a:	f7f4 fd3f 	bl	810039c <__adddf3>
 810b91e:	4604      	mov	r4, r0
 810b920:	460d      	mov	r5, r1
 810b922:	f7f5 f9a1 	bl	8100c68 <__aeabi_d2iz>
 810b926:	2200      	movs	r2, #0
 810b928:	4607      	mov	r7, r0
 810b92a:	2300      	movs	r3, #0
 810b92c:	4620      	mov	r0, r4
 810b92e:	4629      	mov	r1, r5
 810b930:	f7f5 f95c 	bl	8100bec <__aeabi_dcmplt>
 810b934:	b140      	cbz	r0, 810b948 <_dtoa_r+0x168>
 810b936:	4638      	mov	r0, r7
 810b938:	f7f4 fe7c 	bl	8100634 <__aeabi_i2d>
 810b93c:	4622      	mov	r2, r4
 810b93e:	462b      	mov	r3, r5
 810b940:	f7f5 f94a 	bl	8100bd8 <__aeabi_dcmpeq>
 810b944:	b900      	cbnz	r0, 810b948 <_dtoa_r+0x168>
 810b946:	3f01      	subs	r7, #1
 810b948:	2f16      	cmp	r7, #22
 810b94a:	d851      	bhi.n	810b9f0 <_dtoa_r+0x210>
 810b94c:	4b5b      	ldr	r3, [pc, #364]	@ (810babc <_dtoa_r+0x2dc>)
 810b94e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 810b952:	e9d3 2300 	ldrd	r2, r3, [r3]
 810b956:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 810b95a:	f7f5 f947 	bl	8100bec <__aeabi_dcmplt>
 810b95e:	2800      	cmp	r0, #0
 810b960:	d048      	beq.n	810b9f4 <_dtoa_r+0x214>
 810b962:	3f01      	subs	r7, #1
 810b964:	2300      	movs	r3, #0
 810b966:	9312      	str	r3, [sp, #72]	@ 0x48
 810b968:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 810b96a:	1b9b      	subs	r3, r3, r6
 810b96c:	1e5a      	subs	r2, r3, #1
 810b96e:	bf44      	itt	mi
 810b970:	f1c3 0801 	rsbmi	r8, r3, #1
 810b974:	2300      	movmi	r3, #0
 810b976:	9208      	str	r2, [sp, #32]
 810b978:	bf54      	ite	pl
 810b97a:	f04f 0800 	movpl.w	r8, #0
 810b97e:	9308      	strmi	r3, [sp, #32]
 810b980:	2f00      	cmp	r7, #0
 810b982:	db39      	blt.n	810b9f8 <_dtoa_r+0x218>
 810b984:	9b08      	ldr	r3, [sp, #32]
 810b986:	970f      	str	r7, [sp, #60]	@ 0x3c
 810b988:	443b      	add	r3, r7
 810b98a:	9308      	str	r3, [sp, #32]
 810b98c:	2300      	movs	r3, #0
 810b98e:	930a      	str	r3, [sp, #40]	@ 0x28
 810b990:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 810b992:	2b09      	cmp	r3, #9
 810b994:	d864      	bhi.n	810ba60 <_dtoa_r+0x280>
 810b996:	2b05      	cmp	r3, #5
 810b998:	bfc4      	itt	gt
 810b99a:	3b04      	subgt	r3, #4
 810b99c:	9309      	strgt	r3, [sp, #36]	@ 0x24
 810b99e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 810b9a0:	f1a3 0302 	sub.w	r3, r3, #2
 810b9a4:	bfcc      	ite	gt
 810b9a6:	2400      	movgt	r4, #0
 810b9a8:	2401      	movle	r4, #1
 810b9aa:	2b03      	cmp	r3, #3
 810b9ac:	d863      	bhi.n	810ba76 <_dtoa_r+0x296>
 810b9ae:	e8df f003 	tbb	[pc, r3]
 810b9b2:	372a      	.short	0x372a
 810b9b4:	5535      	.short	0x5535
 810b9b6:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 810b9ba:	441e      	add	r6, r3
 810b9bc:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 810b9c0:	2b20      	cmp	r3, #32
 810b9c2:	bfc1      	itttt	gt
 810b9c4:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 810b9c8:	409f      	lslgt	r7, r3
 810b9ca:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 810b9ce:	fa24 f303 	lsrgt.w	r3, r4, r3
 810b9d2:	bfd6      	itet	le
 810b9d4:	f1c3 0320 	rsble	r3, r3, #32
 810b9d8:	ea47 0003 	orrgt.w	r0, r7, r3
 810b9dc:	fa04 f003 	lslle.w	r0, r4, r3
 810b9e0:	f7f4 fe18 	bl	8100614 <__aeabi_ui2d>
 810b9e4:	2201      	movs	r2, #1
 810b9e6:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 810b9ea:	3e01      	subs	r6, #1
 810b9ec:	9214      	str	r2, [sp, #80]	@ 0x50
 810b9ee:	e777      	b.n	810b8e0 <_dtoa_r+0x100>
 810b9f0:	2301      	movs	r3, #1
 810b9f2:	e7b8      	b.n	810b966 <_dtoa_r+0x186>
 810b9f4:	9012      	str	r0, [sp, #72]	@ 0x48
 810b9f6:	e7b7      	b.n	810b968 <_dtoa_r+0x188>
 810b9f8:	427b      	negs	r3, r7
 810b9fa:	930a      	str	r3, [sp, #40]	@ 0x28
 810b9fc:	2300      	movs	r3, #0
 810b9fe:	eba8 0807 	sub.w	r8, r8, r7
 810ba02:	930f      	str	r3, [sp, #60]	@ 0x3c
 810ba04:	e7c4      	b.n	810b990 <_dtoa_r+0x1b0>
 810ba06:	2300      	movs	r3, #0
 810ba08:	930b      	str	r3, [sp, #44]	@ 0x2c
 810ba0a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 810ba0c:	2b00      	cmp	r3, #0
 810ba0e:	dc35      	bgt.n	810ba7c <_dtoa_r+0x29c>
 810ba10:	2301      	movs	r3, #1
 810ba12:	9300      	str	r3, [sp, #0]
 810ba14:	9307      	str	r3, [sp, #28]
 810ba16:	461a      	mov	r2, r3
 810ba18:	920e      	str	r2, [sp, #56]	@ 0x38
 810ba1a:	e00b      	b.n	810ba34 <_dtoa_r+0x254>
 810ba1c:	2301      	movs	r3, #1
 810ba1e:	e7f3      	b.n	810ba08 <_dtoa_r+0x228>
 810ba20:	2300      	movs	r3, #0
 810ba22:	930b      	str	r3, [sp, #44]	@ 0x2c
 810ba24:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 810ba26:	18fb      	adds	r3, r7, r3
 810ba28:	9300      	str	r3, [sp, #0]
 810ba2a:	3301      	adds	r3, #1
 810ba2c:	2b01      	cmp	r3, #1
 810ba2e:	9307      	str	r3, [sp, #28]
 810ba30:	bfb8      	it	lt
 810ba32:	2301      	movlt	r3, #1
 810ba34:	f8db 001c 	ldr.w	r0, [fp, #28]
 810ba38:	2100      	movs	r1, #0
 810ba3a:	2204      	movs	r2, #4
 810ba3c:	f102 0514 	add.w	r5, r2, #20
 810ba40:	429d      	cmp	r5, r3
 810ba42:	d91f      	bls.n	810ba84 <_dtoa_r+0x2a4>
 810ba44:	6041      	str	r1, [r0, #4]
 810ba46:	4658      	mov	r0, fp
 810ba48:	f000 fcd8 	bl	810c3fc <_Balloc>
 810ba4c:	4682      	mov	sl, r0
 810ba4e:	2800      	cmp	r0, #0
 810ba50:	d13c      	bne.n	810bacc <_dtoa_r+0x2ec>
 810ba52:	4b1b      	ldr	r3, [pc, #108]	@ (810bac0 <_dtoa_r+0x2e0>)
 810ba54:	4602      	mov	r2, r0
 810ba56:	f240 11af 	movw	r1, #431	@ 0x1af
 810ba5a:	e6d8      	b.n	810b80e <_dtoa_r+0x2e>
 810ba5c:	2301      	movs	r3, #1
 810ba5e:	e7e0      	b.n	810ba22 <_dtoa_r+0x242>
 810ba60:	2401      	movs	r4, #1
 810ba62:	2300      	movs	r3, #0
 810ba64:	9309      	str	r3, [sp, #36]	@ 0x24
 810ba66:	940b      	str	r4, [sp, #44]	@ 0x2c
 810ba68:	f04f 33ff 	mov.w	r3, #4294967295
 810ba6c:	9300      	str	r3, [sp, #0]
 810ba6e:	9307      	str	r3, [sp, #28]
 810ba70:	2200      	movs	r2, #0
 810ba72:	2312      	movs	r3, #18
 810ba74:	e7d0      	b.n	810ba18 <_dtoa_r+0x238>
 810ba76:	2301      	movs	r3, #1
 810ba78:	930b      	str	r3, [sp, #44]	@ 0x2c
 810ba7a:	e7f5      	b.n	810ba68 <_dtoa_r+0x288>
 810ba7c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 810ba7e:	9300      	str	r3, [sp, #0]
 810ba80:	9307      	str	r3, [sp, #28]
 810ba82:	e7d7      	b.n	810ba34 <_dtoa_r+0x254>
 810ba84:	3101      	adds	r1, #1
 810ba86:	0052      	lsls	r2, r2, #1
 810ba88:	e7d8      	b.n	810ba3c <_dtoa_r+0x25c>
 810ba8a:	bf00      	nop
 810ba8c:	f3af 8000 	nop.w
 810ba90:	636f4361 	.word	0x636f4361
 810ba94:	3fd287a7 	.word	0x3fd287a7
 810ba98:	8b60c8b3 	.word	0x8b60c8b3
 810ba9c:	3fc68a28 	.word	0x3fc68a28
 810baa0:	509f79fb 	.word	0x509f79fb
 810baa4:	3fd34413 	.word	0x3fd34413
 810baa8:	081af1da 	.word	0x081af1da
 810baac:	081af1f1 	.word	0x081af1f1
 810bab0:	7ff00000 	.word	0x7ff00000
 810bab4:	081af1a5 	.word	0x081af1a5
 810bab8:	3ff80000 	.word	0x3ff80000
 810babc:	081af2e8 	.word	0x081af2e8
 810bac0:	081af249 	.word	0x081af249
 810bac4:	081af1d6 	.word	0x081af1d6
 810bac8:	081af1a4 	.word	0x081af1a4
 810bacc:	f8db 301c 	ldr.w	r3, [fp, #28]
 810bad0:	6018      	str	r0, [r3, #0]
 810bad2:	9b07      	ldr	r3, [sp, #28]
 810bad4:	2b0e      	cmp	r3, #14
 810bad6:	f200 80a4 	bhi.w	810bc22 <_dtoa_r+0x442>
 810bada:	2c00      	cmp	r4, #0
 810badc:	f000 80a1 	beq.w	810bc22 <_dtoa_r+0x442>
 810bae0:	2f00      	cmp	r7, #0
 810bae2:	dd33      	ble.n	810bb4c <_dtoa_r+0x36c>
 810bae4:	4bad      	ldr	r3, [pc, #692]	@ (810bd9c <_dtoa_r+0x5bc>)
 810bae6:	f007 020f 	and.w	r2, r7, #15
 810baea:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 810baee:	ed93 7b00 	vldr	d7, [r3]
 810baf2:	05f8      	lsls	r0, r7, #23
 810baf4:	ed8d 7b04 	vstr	d7, [sp, #16]
 810baf8:	ea4f 1427 	mov.w	r4, r7, asr #4
 810bafc:	d516      	bpl.n	810bb2c <_dtoa_r+0x34c>
 810bafe:	4ba8      	ldr	r3, [pc, #672]	@ (810bda0 <_dtoa_r+0x5c0>)
 810bb00:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 810bb04:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 810bb08:	f7f4 ff28 	bl	810095c <__aeabi_ddiv>
 810bb0c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 810bb10:	f004 040f 	and.w	r4, r4, #15
 810bb14:	2603      	movs	r6, #3
 810bb16:	4da2      	ldr	r5, [pc, #648]	@ (810bda0 <_dtoa_r+0x5c0>)
 810bb18:	b954      	cbnz	r4, 810bb30 <_dtoa_r+0x350>
 810bb1a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 810bb1e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 810bb22:	f7f4 ff1b 	bl	810095c <__aeabi_ddiv>
 810bb26:	e9cd 0102 	strd	r0, r1, [sp, #8]
 810bb2a:	e028      	b.n	810bb7e <_dtoa_r+0x39e>
 810bb2c:	2602      	movs	r6, #2
 810bb2e:	e7f2      	b.n	810bb16 <_dtoa_r+0x336>
 810bb30:	07e1      	lsls	r1, r4, #31
 810bb32:	d508      	bpl.n	810bb46 <_dtoa_r+0x366>
 810bb34:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 810bb38:	e9d5 2300 	ldrd	r2, r3, [r5]
 810bb3c:	f7f4 fde4 	bl	8100708 <__aeabi_dmul>
 810bb40:	e9cd 0104 	strd	r0, r1, [sp, #16]
 810bb44:	3601      	adds	r6, #1
 810bb46:	1064      	asrs	r4, r4, #1
 810bb48:	3508      	adds	r5, #8
 810bb4a:	e7e5      	b.n	810bb18 <_dtoa_r+0x338>
 810bb4c:	f000 80d2 	beq.w	810bcf4 <_dtoa_r+0x514>
 810bb50:	427c      	negs	r4, r7
 810bb52:	4b92      	ldr	r3, [pc, #584]	@ (810bd9c <_dtoa_r+0x5bc>)
 810bb54:	4d92      	ldr	r5, [pc, #584]	@ (810bda0 <_dtoa_r+0x5c0>)
 810bb56:	f004 020f 	and.w	r2, r4, #15
 810bb5a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 810bb5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 810bb62:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 810bb66:	f7f4 fdcf 	bl	8100708 <__aeabi_dmul>
 810bb6a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 810bb6e:	1124      	asrs	r4, r4, #4
 810bb70:	2300      	movs	r3, #0
 810bb72:	2602      	movs	r6, #2
 810bb74:	2c00      	cmp	r4, #0
 810bb76:	f040 80b2 	bne.w	810bcde <_dtoa_r+0x4fe>
 810bb7a:	2b00      	cmp	r3, #0
 810bb7c:	d1d3      	bne.n	810bb26 <_dtoa_r+0x346>
 810bb7e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 810bb80:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 810bb84:	2b00      	cmp	r3, #0
 810bb86:	f000 80b7 	beq.w	810bcf8 <_dtoa_r+0x518>
 810bb8a:	4b86      	ldr	r3, [pc, #536]	@ (810bda4 <_dtoa_r+0x5c4>)
 810bb8c:	2200      	movs	r2, #0
 810bb8e:	4620      	mov	r0, r4
 810bb90:	4629      	mov	r1, r5
 810bb92:	f7f5 f82b 	bl	8100bec <__aeabi_dcmplt>
 810bb96:	2800      	cmp	r0, #0
 810bb98:	f000 80ae 	beq.w	810bcf8 <_dtoa_r+0x518>
 810bb9c:	9b07      	ldr	r3, [sp, #28]
 810bb9e:	2b00      	cmp	r3, #0
 810bba0:	f000 80aa 	beq.w	810bcf8 <_dtoa_r+0x518>
 810bba4:	9b00      	ldr	r3, [sp, #0]
 810bba6:	2b00      	cmp	r3, #0
 810bba8:	dd37      	ble.n	810bc1a <_dtoa_r+0x43a>
 810bbaa:	1e7b      	subs	r3, r7, #1
 810bbac:	9304      	str	r3, [sp, #16]
 810bbae:	4620      	mov	r0, r4
 810bbb0:	4b7d      	ldr	r3, [pc, #500]	@ (810bda8 <_dtoa_r+0x5c8>)
 810bbb2:	2200      	movs	r2, #0
 810bbb4:	4629      	mov	r1, r5
 810bbb6:	f7f4 fda7 	bl	8100708 <__aeabi_dmul>
 810bbba:	e9cd 0102 	strd	r0, r1, [sp, #8]
 810bbbe:	9c00      	ldr	r4, [sp, #0]
 810bbc0:	3601      	adds	r6, #1
 810bbc2:	4630      	mov	r0, r6
 810bbc4:	f7f4 fd36 	bl	8100634 <__aeabi_i2d>
 810bbc8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 810bbcc:	f7f4 fd9c 	bl	8100708 <__aeabi_dmul>
 810bbd0:	4b76      	ldr	r3, [pc, #472]	@ (810bdac <_dtoa_r+0x5cc>)
 810bbd2:	2200      	movs	r2, #0
 810bbd4:	f7f4 fbe2 	bl	810039c <__adddf3>
 810bbd8:	4605      	mov	r5, r0
 810bbda:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 810bbde:	2c00      	cmp	r4, #0
 810bbe0:	f040 808d 	bne.w	810bcfe <_dtoa_r+0x51e>
 810bbe4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 810bbe8:	4b71      	ldr	r3, [pc, #452]	@ (810bdb0 <_dtoa_r+0x5d0>)
 810bbea:	2200      	movs	r2, #0
 810bbec:	f7f4 fbd4 	bl	8100398 <__aeabi_dsub>
 810bbf0:	4602      	mov	r2, r0
 810bbf2:	460b      	mov	r3, r1
 810bbf4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 810bbf8:	462a      	mov	r2, r5
 810bbfa:	4633      	mov	r3, r6
 810bbfc:	f7f5 f814 	bl	8100c28 <__aeabi_dcmpgt>
 810bc00:	2800      	cmp	r0, #0
 810bc02:	f040 828b 	bne.w	810c11c <_dtoa_r+0x93c>
 810bc06:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 810bc0a:	462a      	mov	r2, r5
 810bc0c:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 810bc10:	f7f4 ffec 	bl	8100bec <__aeabi_dcmplt>
 810bc14:	2800      	cmp	r0, #0
 810bc16:	f040 8128 	bne.w	810be6a <_dtoa_r+0x68a>
 810bc1a:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 810bc1e:	e9cd 3402 	strd	r3, r4, [sp, #8]
 810bc22:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 810bc24:	2b00      	cmp	r3, #0
 810bc26:	f2c0 815a 	blt.w	810bede <_dtoa_r+0x6fe>
 810bc2a:	2f0e      	cmp	r7, #14
 810bc2c:	f300 8157 	bgt.w	810bede <_dtoa_r+0x6fe>
 810bc30:	4b5a      	ldr	r3, [pc, #360]	@ (810bd9c <_dtoa_r+0x5bc>)
 810bc32:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 810bc36:	ed93 7b00 	vldr	d7, [r3]
 810bc3a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 810bc3c:	2b00      	cmp	r3, #0
 810bc3e:	ed8d 7b00 	vstr	d7, [sp]
 810bc42:	da03      	bge.n	810bc4c <_dtoa_r+0x46c>
 810bc44:	9b07      	ldr	r3, [sp, #28]
 810bc46:	2b00      	cmp	r3, #0
 810bc48:	f340 8101 	ble.w	810be4e <_dtoa_r+0x66e>
 810bc4c:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 810bc50:	4656      	mov	r6, sl
 810bc52:	e9dd 2300 	ldrd	r2, r3, [sp]
 810bc56:	4620      	mov	r0, r4
 810bc58:	4629      	mov	r1, r5
 810bc5a:	f7f4 fe7f 	bl	810095c <__aeabi_ddiv>
 810bc5e:	f7f5 f803 	bl	8100c68 <__aeabi_d2iz>
 810bc62:	4680      	mov	r8, r0
 810bc64:	f7f4 fce6 	bl	8100634 <__aeabi_i2d>
 810bc68:	e9dd 2300 	ldrd	r2, r3, [sp]
 810bc6c:	f7f4 fd4c 	bl	8100708 <__aeabi_dmul>
 810bc70:	4602      	mov	r2, r0
 810bc72:	460b      	mov	r3, r1
 810bc74:	4620      	mov	r0, r4
 810bc76:	4629      	mov	r1, r5
 810bc78:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 810bc7c:	f7f4 fb8c 	bl	8100398 <__aeabi_dsub>
 810bc80:	f806 4b01 	strb.w	r4, [r6], #1
 810bc84:	9d07      	ldr	r5, [sp, #28]
 810bc86:	eba6 040a 	sub.w	r4, r6, sl
 810bc8a:	42a5      	cmp	r5, r4
 810bc8c:	4602      	mov	r2, r0
 810bc8e:	460b      	mov	r3, r1
 810bc90:	f040 8117 	bne.w	810bec2 <_dtoa_r+0x6e2>
 810bc94:	f7f4 fb82 	bl	810039c <__adddf3>
 810bc98:	e9dd 2300 	ldrd	r2, r3, [sp]
 810bc9c:	4604      	mov	r4, r0
 810bc9e:	460d      	mov	r5, r1
 810bca0:	f7f4 ffc2 	bl	8100c28 <__aeabi_dcmpgt>
 810bca4:	2800      	cmp	r0, #0
 810bca6:	f040 80f9 	bne.w	810be9c <_dtoa_r+0x6bc>
 810bcaa:	e9dd 2300 	ldrd	r2, r3, [sp]
 810bcae:	4620      	mov	r0, r4
 810bcb0:	4629      	mov	r1, r5
 810bcb2:	f7f4 ff91 	bl	8100bd8 <__aeabi_dcmpeq>
 810bcb6:	b118      	cbz	r0, 810bcc0 <_dtoa_r+0x4e0>
 810bcb8:	f018 0f01 	tst.w	r8, #1
 810bcbc:	f040 80ee 	bne.w	810be9c <_dtoa_r+0x6bc>
 810bcc0:	4649      	mov	r1, r9
 810bcc2:	4658      	mov	r0, fp
 810bcc4:	f000 fbda 	bl	810c47c <_Bfree>
 810bcc8:	2300      	movs	r3, #0
 810bcca:	7033      	strb	r3, [r6, #0]
 810bccc:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 810bcce:	3701      	adds	r7, #1
 810bcd0:	601f      	str	r7, [r3, #0]
 810bcd2:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 810bcd4:	2b00      	cmp	r3, #0
 810bcd6:	f000 831d 	beq.w	810c314 <_dtoa_r+0xb34>
 810bcda:	601e      	str	r6, [r3, #0]
 810bcdc:	e31a      	b.n	810c314 <_dtoa_r+0xb34>
 810bcde:	07e2      	lsls	r2, r4, #31
 810bce0:	d505      	bpl.n	810bcee <_dtoa_r+0x50e>
 810bce2:	e9d5 2300 	ldrd	r2, r3, [r5]
 810bce6:	f7f4 fd0f 	bl	8100708 <__aeabi_dmul>
 810bcea:	3601      	adds	r6, #1
 810bcec:	2301      	movs	r3, #1
 810bcee:	1064      	asrs	r4, r4, #1
 810bcf0:	3508      	adds	r5, #8
 810bcf2:	e73f      	b.n	810bb74 <_dtoa_r+0x394>
 810bcf4:	2602      	movs	r6, #2
 810bcf6:	e742      	b.n	810bb7e <_dtoa_r+0x39e>
 810bcf8:	9c07      	ldr	r4, [sp, #28]
 810bcfa:	9704      	str	r7, [sp, #16]
 810bcfc:	e761      	b.n	810bbc2 <_dtoa_r+0x3e2>
 810bcfe:	4b27      	ldr	r3, [pc, #156]	@ (810bd9c <_dtoa_r+0x5bc>)
 810bd00:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 810bd02:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 810bd06:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 810bd0a:	4454      	add	r4, sl
 810bd0c:	2900      	cmp	r1, #0
 810bd0e:	d053      	beq.n	810bdb8 <_dtoa_r+0x5d8>
 810bd10:	4928      	ldr	r1, [pc, #160]	@ (810bdb4 <_dtoa_r+0x5d4>)
 810bd12:	2000      	movs	r0, #0
 810bd14:	f7f4 fe22 	bl	810095c <__aeabi_ddiv>
 810bd18:	4633      	mov	r3, r6
 810bd1a:	462a      	mov	r2, r5
 810bd1c:	f7f4 fb3c 	bl	8100398 <__aeabi_dsub>
 810bd20:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 810bd24:	4656      	mov	r6, sl
 810bd26:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 810bd2a:	f7f4 ff9d 	bl	8100c68 <__aeabi_d2iz>
 810bd2e:	4605      	mov	r5, r0
 810bd30:	f7f4 fc80 	bl	8100634 <__aeabi_i2d>
 810bd34:	4602      	mov	r2, r0
 810bd36:	460b      	mov	r3, r1
 810bd38:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 810bd3c:	f7f4 fb2c 	bl	8100398 <__aeabi_dsub>
 810bd40:	3530      	adds	r5, #48	@ 0x30
 810bd42:	4602      	mov	r2, r0
 810bd44:	460b      	mov	r3, r1
 810bd46:	e9cd 2302 	strd	r2, r3, [sp, #8]
 810bd4a:	f806 5b01 	strb.w	r5, [r6], #1
 810bd4e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 810bd52:	f7f4 ff4b 	bl	8100bec <__aeabi_dcmplt>
 810bd56:	2800      	cmp	r0, #0
 810bd58:	d171      	bne.n	810be3e <_dtoa_r+0x65e>
 810bd5a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 810bd5e:	4911      	ldr	r1, [pc, #68]	@ (810bda4 <_dtoa_r+0x5c4>)
 810bd60:	2000      	movs	r0, #0
 810bd62:	f7f4 fb19 	bl	8100398 <__aeabi_dsub>
 810bd66:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 810bd6a:	f7f4 ff3f 	bl	8100bec <__aeabi_dcmplt>
 810bd6e:	2800      	cmp	r0, #0
 810bd70:	f040 8095 	bne.w	810be9e <_dtoa_r+0x6be>
 810bd74:	42a6      	cmp	r6, r4
 810bd76:	f43f af50 	beq.w	810bc1a <_dtoa_r+0x43a>
 810bd7a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 810bd7e:	4b0a      	ldr	r3, [pc, #40]	@ (810bda8 <_dtoa_r+0x5c8>)
 810bd80:	2200      	movs	r2, #0
 810bd82:	f7f4 fcc1 	bl	8100708 <__aeabi_dmul>
 810bd86:	4b08      	ldr	r3, [pc, #32]	@ (810bda8 <_dtoa_r+0x5c8>)
 810bd88:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 810bd8c:	2200      	movs	r2, #0
 810bd8e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 810bd92:	f7f4 fcb9 	bl	8100708 <__aeabi_dmul>
 810bd96:	e9cd 0102 	strd	r0, r1, [sp, #8]
 810bd9a:	e7c4      	b.n	810bd26 <_dtoa_r+0x546>
 810bd9c:	081af2e8 	.word	0x081af2e8
 810bda0:	081af2c0 	.word	0x081af2c0
 810bda4:	3ff00000 	.word	0x3ff00000
 810bda8:	40240000 	.word	0x40240000
 810bdac:	401c0000 	.word	0x401c0000
 810bdb0:	40140000 	.word	0x40140000
 810bdb4:	3fe00000 	.word	0x3fe00000
 810bdb8:	4631      	mov	r1, r6
 810bdba:	4628      	mov	r0, r5
 810bdbc:	f7f4 fca4 	bl	8100708 <__aeabi_dmul>
 810bdc0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 810bdc4:	9415      	str	r4, [sp, #84]	@ 0x54
 810bdc6:	4656      	mov	r6, sl
 810bdc8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 810bdcc:	f7f4 ff4c 	bl	8100c68 <__aeabi_d2iz>
 810bdd0:	4605      	mov	r5, r0
 810bdd2:	f7f4 fc2f 	bl	8100634 <__aeabi_i2d>
 810bdd6:	4602      	mov	r2, r0
 810bdd8:	460b      	mov	r3, r1
 810bdda:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 810bdde:	f7f4 fadb 	bl	8100398 <__aeabi_dsub>
 810bde2:	3530      	adds	r5, #48	@ 0x30
 810bde4:	f806 5b01 	strb.w	r5, [r6], #1
 810bde8:	4602      	mov	r2, r0
 810bdea:	460b      	mov	r3, r1
 810bdec:	42a6      	cmp	r6, r4
 810bdee:	e9cd 2302 	strd	r2, r3, [sp, #8]
 810bdf2:	f04f 0200 	mov.w	r2, #0
 810bdf6:	d124      	bne.n	810be42 <_dtoa_r+0x662>
 810bdf8:	4bac      	ldr	r3, [pc, #688]	@ (810c0ac <_dtoa_r+0x8cc>)
 810bdfa:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 810bdfe:	f7f4 facd 	bl	810039c <__adddf3>
 810be02:	4602      	mov	r2, r0
 810be04:	460b      	mov	r3, r1
 810be06:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 810be0a:	f7f4 ff0d 	bl	8100c28 <__aeabi_dcmpgt>
 810be0e:	2800      	cmp	r0, #0
 810be10:	d145      	bne.n	810be9e <_dtoa_r+0x6be>
 810be12:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 810be16:	49a5      	ldr	r1, [pc, #660]	@ (810c0ac <_dtoa_r+0x8cc>)
 810be18:	2000      	movs	r0, #0
 810be1a:	f7f4 fabd 	bl	8100398 <__aeabi_dsub>
 810be1e:	4602      	mov	r2, r0
 810be20:	460b      	mov	r3, r1
 810be22:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 810be26:	f7f4 fee1 	bl	8100bec <__aeabi_dcmplt>
 810be2a:	2800      	cmp	r0, #0
 810be2c:	f43f aef5 	beq.w	810bc1a <_dtoa_r+0x43a>
 810be30:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 810be32:	1e73      	subs	r3, r6, #1
 810be34:	9315      	str	r3, [sp, #84]	@ 0x54
 810be36:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 810be3a:	2b30      	cmp	r3, #48	@ 0x30
 810be3c:	d0f8      	beq.n	810be30 <_dtoa_r+0x650>
 810be3e:	9f04      	ldr	r7, [sp, #16]
 810be40:	e73e      	b.n	810bcc0 <_dtoa_r+0x4e0>
 810be42:	4b9b      	ldr	r3, [pc, #620]	@ (810c0b0 <_dtoa_r+0x8d0>)
 810be44:	f7f4 fc60 	bl	8100708 <__aeabi_dmul>
 810be48:	e9cd 0102 	strd	r0, r1, [sp, #8]
 810be4c:	e7bc      	b.n	810bdc8 <_dtoa_r+0x5e8>
 810be4e:	d10c      	bne.n	810be6a <_dtoa_r+0x68a>
 810be50:	4b98      	ldr	r3, [pc, #608]	@ (810c0b4 <_dtoa_r+0x8d4>)
 810be52:	2200      	movs	r2, #0
 810be54:	e9dd 0100 	ldrd	r0, r1, [sp]
 810be58:	f7f4 fc56 	bl	8100708 <__aeabi_dmul>
 810be5c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 810be60:	f7f4 fed8 	bl	8100c14 <__aeabi_dcmpge>
 810be64:	2800      	cmp	r0, #0
 810be66:	f000 8157 	beq.w	810c118 <_dtoa_r+0x938>
 810be6a:	2400      	movs	r4, #0
 810be6c:	4625      	mov	r5, r4
 810be6e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 810be70:	43db      	mvns	r3, r3
 810be72:	9304      	str	r3, [sp, #16]
 810be74:	4656      	mov	r6, sl
 810be76:	2700      	movs	r7, #0
 810be78:	4621      	mov	r1, r4
 810be7a:	4658      	mov	r0, fp
 810be7c:	f000 fafe 	bl	810c47c <_Bfree>
 810be80:	2d00      	cmp	r5, #0
 810be82:	d0dc      	beq.n	810be3e <_dtoa_r+0x65e>
 810be84:	b12f      	cbz	r7, 810be92 <_dtoa_r+0x6b2>
 810be86:	42af      	cmp	r7, r5
 810be88:	d003      	beq.n	810be92 <_dtoa_r+0x6b2>
 810be8a:	4639      	mov	r1, r7
 810be8c:	4658      	mov	r0, fp
 810be8e:	f000 faf5 	bl	810c47c <_Bfree>
 810be92:	4629      	mov	r1, r5
 810be94:	4658      	mov	r0, fp
 810be96:	f000 faf1 	bl	810c47c <_Bfree>
 810be9a:	e7d0      	b.n	810be3e <_dtoa_r+0x65e>
 810be9c:	9704      	str	r7, [sp, #16]
 810be9e:	4633      	mov	r3, r6
 810bea0:	461e      	mov	r6, r3
 810bea2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 810bea6:	2a39      	cmp	r2, #57	@ 0x39
 810bea8:	d107      	bne.n	810beba <_dtoa_r+0x6da>
 810beaa:	459a      	cmp	sl, r3
 810beac:	d1f8      	bne.n	810bea0 <_dtoa_r+0x6c0>
 810beae:	9a04      	ldr	r2, [sp, #16]
 810beb0:	3201      	adds	r2, #1
 810beb2:	9204      	str	r2, [sp, #16]
 810beb4:	2230      	movs	r2, #48	@ 0x30
 810beb6:	f88a 2000 	strb.w	r2, [sl]
 810beba:	781a      	ldrb	r2, [r3, #0]
 810bebc:	3201      	adds	r2, #1
 810bebe:	701a      	strb	r2, [r3, #0]
 810bec0:	e7bd      	b.n	810be3e <_dtoa_r+0x65e>
 810bec2:	4b7b      	ldr	r3, [pc, #492]	@ (810c0b0 <_dtoa_r+0x8d0>)
 810bec4:	2200      	movs	r2, #0
 810bec6:	f7f4 fc1f 	bl	8100708 <__aeabi_dmul>
 810beca:	2200      	movs	r2, #0
 810becc:	2300      	movs	r3, #0
 810bece:	4604      	mov	r4, r0
 810bed0:	460d      	mov	r5, r1
 810bed2:	f7f4 fe81 	bl	8100bd8 <__aeabi_dcmpeq>
 810bed6:	2800      	cmp	r0, #0
 810bed8:	f43f aebb 	beq.w	810bc52 <_dtoa_r+0x472>
 810bedc:	e6f0      	b.n	810bcc0 <_dtoa_r+0x4e0>
 810bede:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 810bee0:	2a00      	cmp	r2, #0
 810bee2:	f000 80db 	beq.w	810c09c <_dtoa_r+0x8bc>
 810bee6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 810bee8:	2a01      	cmp	r2, #1
 810beea:	f300 80bf 	bgt.w	810c06c <_dtoa_r+0x88c>
 810beee:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 810bef0:	2a00      	cmp	r2, #0
 810bef2:	f000 80b7 	beq.w	810c064 <_dtoa_r+0x884>
 810bef6:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 810befa:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 810befc:	4646      	mov	r6, r8
 810befe:	9a08      	ldr	r2, [sp, #32]
 810bf00:	2101      	movs	r1, #1
 810bf02:	441a      	add	r2, r3
 810bf04:	4658      	mov	r0, fp
 810bf06:	4498      	add	r8, r3
 810bf08:	9208      	str	r2, [sp, #32]
 810bf0a:	f000 fbb5 	bl	810c678 <__i2b>
 810bf0e:	4605      	mov	r5, r0
 810bf10:	b15e      	cbz	r6, 810bf2a <_dtoa_r+0x74a>
 810bf12:	9b08      	ldr	r3, [sp, #32]
 810bf14:	2b00      	cmp	r3, #0
 810bf16:	dd08      	ble.n	810bf2a <_dtoa_r+0x74a>
 810bf18:	42b3      	cmp	r3, r6
 810bf1a:	9a08      	ldr	r2, [sp, #32]
 810bf1c:	bfa8      	it	ge
 810bf1e:	4633      	movge	r3, r6
 810bf20:	eba8 0803 	sub.w	r8, r8, r3
 810bf24:	1af6      	subs	r6, r6, r3
 810bf26:	1ad3      	subs	r3, r2, r3
 810bf28:	9308      	str	r3, [sp, #32]
 810bf2a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 810bf2c:	b1f3      	cbz	r3, 810bf6c <_dtoa_r+0x78c>
 810bf2e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 810bf30:	2b00      	cmp	r3, #0
 810bf32:	f000 80b7 	beq.w	810c0a4 <_dtoa_r+0x8c4>
 810bf36:	b18c      	cbz	r4, 810bf5c <_dtoa_r+0x77c>
 810bf38:	4629      	mov	r1, r5
 810bf3a:	4622      	mov	r2, r4
 810bf3c:	4658      	mov	r0, fp
 810bf3e:	f000 fc5b 	bl	810c7f8 <__pow5mult>
 810bf42:	464a      	mov	r2, r9
 810bf44:	4601      	mov	r1, r0
 810bf46:	4605      	mov	r5, r0
 810bf48:	4658      	mov	r0, fp
 810bf4a:	f000 fbab 	bl	810c6a4 <__multiply>
 810bf4e:	4649      	mov	r1, r9
 810bf50:	9004      	str	r0, [sp, #16]
 810bf52:	4658      	mov	r0, fp
 810bf54:	f000 fa92 	bl	810c47c <_Bfree>
 810bf58:	9b04      	ldr	r3, [sp, #16]
 810bf5a:	4699      	mov	r9, r3
 810bf5c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 810bf5e:	1b1a      	subs	r2, r3, r4
 810bf60:	d004      	beq.n	810bf6c <_dtoa_r+0x78c>
 810bf62:	4649      	mov	r1, r9
 810bf64:	4658      	mov	r0, fp
 810bf66:	f000 fc47 	bl	810c7f8 <__pow5mult>
 810bf6a:	4681      	mov	r9, r0
 810bf6c:	2101      	movs	r1, #1
 810bf6e:	4658      	mov	r0, fp
 810bf70:	f000 fb82 	bl	810c678 <__i2b>
 810bf74:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 810bf76:	4604      	mov	r4, r0
 810bf78:	2b00      	cmp	r3, #0
 810bf7a:	f000 81cf 	beq.w	810c31c <_dtoa_r+0xb3c>
 810bf7e:	461a      	mov	r2, r3
 810bf80:	4601      	mov	r1, r0
 810bf82:	4658      	mov	r0, fp
 810bf84:	f000 fc38 	bl	810c7f8 <__pow5mult>
 810bf88:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 810bf8a:	2b01      	cmp	r3, #1
 810bf8c:	4604      	mov	r4, r0
 810bf8e:	f300 8095 	bgt.w	810c0bc <_dtoa_r+0x8dc>
 810bf92:	9b02      	ldr	r3, [sp, #8]
 810bf94:	2b00      	cmp	r3, #0
 810bf96:	f040 8087 	bne.w	810c0a8 <_dtoa_r+0x8c8>
 810bf9a:	9b03      	ldr	r3, [sp, #12]
 810bf9c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 810bfa0:	2b00      	cmp	r3, #0
 810bfa2:	f040 8089 	bne.w	810c0b8 <_dtoa_r+0x8d8>
 810bfa6:	9b03      	ldr	r3, [sp, #12]
 810bfa8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 810bfac:	0d1b      	lsrs	r3, r3, #20
 810bfae:	051b      	lsls	r3, r3, #20
 810bfb0:	b12b      	cbz	r3, 810bfbe <_dtoa_r+0x7de>
 810bfb2:	9b08      	ldr	r3, [sp, #32]
 810bfb4:	3301      	adds	r3, #1
 810bfb6:	9308      	str	r3, [sp, #32]
 810bfb8:	f108 0801 	add.w	r8, r8, #1
 810bfbc:	2301      	movs	r3, #1
 810bfbe:	930a      	str	r3, [sp, #40]	@ 0x28
 810bfc0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 810bfc2:	2b00      	cmp	r3, #0
 810bfc4:	f000 81b0 	beq.w	810c328 <_dtoa_r+0xb48>
 810bfc8:	6923      	ldr	r3, [r4, #16]
 810bfca:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 810bfce:	6918      	ldr	r0, [r3, #16]
 810bfd0:	f000 fb06 	bl	810c5e0 <__hi0bits>
 810bfd4:	f1c0 0020 	rsb	r0, r0, #32
 810bfd8:	9b08      	ldr	r3, [sp, #32]
 810bfda:	4418      	add	r0, r3
 810bfdc:	f010 001f 	ands.w	r0, r0, #31
 810bfe0:	d077      	beq.n	810c0d2 <_dtoa_r+0x8f2>
 810bfe2:	f1c0 0320 	rsb	r3, r0, #32
 810bfe6:	2b04      	cmp	r3, #4
 810bfe8:	dd6b      	ble.n	810c0c2 <_dtoa_r+0x8e2>
 810bfea:	9b08      	ldr	r3, [sp, #32]
 810bfec:	f1c0 001c 	rsb	r0, r0, #28
 810bff0:	4403      	add	r3, r0
 810bff2:	4480      	add	r8, r0
 810bff4:	4406      	add	r6, r0
 810bff6:	9308      	str	r3, [sp, #32]
 810bff8:	f1b8 0f00 	cmp.w	r8, #0
 810bffc:	dd05      	ble.n	810c00a <_dtoa_r+0x82a>
 810bffe:	4649      	mov	r1, r9
 810c000:	4642      	mov	r2, r8
 810c002:	4658      	mov	r0, fp
 810c004:	f000 fc52 	bl	810c8ac <__lshift>
 810c008:	4681      	mov	r9, r0
 810c00a:	9b08      	ldr	r3, [sp, #32]
 810c00c:	2b00      	cmp	r3, #0
 810c00e:	dd05      	ble.n	810c01c <_dtoa_r+0x83c>
 810c010:	4621      	mov	r1, r4
 810c012:	461a      	mov	r2, r3
 810c014:	4658      	mov	r0, fp
 810c016:	f000 fc49 	bl	810c8ac <__lshift>
 810c01a:	4604      	mov	r4, r0
 810c01c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 810c01e:	2b00      	cmp	r3, #0
 810c020:	d059      	beq.n	810c0d6 <_dtoa_r+0x8f6>
 810c022:	4621      	mov	r1, r4
 810c024:	4648      	mov	r0, r9
 810c026:	f000 fcad 	bl	810c984 <__mcmp>
 810c02a:	2800      	cmp	r0, #0
 810c02c:	da53      	bge.n	810c0d6 <_dtoa_r+0x8f6>
 810c02e:	1e7b      	subs	r3, r7, #1
 810c030:	9304      	str	r3, [sp, #16]
 810c032:	4649      	mov	r1, r9
 810c034:	2300      	movs	r3, #0
 810c036:	220a      	movs	r2, #10
 810c038:	4658      	mov	r0, fp
 810c03a:	f000 fa41 	bl	810c4c0 <__multadd>
 810c03e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 810c040:	4681      	mov	r9, r0
 810c042:	2b00      	cmp	r3, #0
 810c044:	f000 8172 	beq.w	810c32c <_dtoa_r+0xb4c>
 810c048:	2300      	movs	r3, #0
 810c04a:	4629      	mov	r1, r5
 810c04c:	220a      	movs	r2, #10
 810c04e:	4658      	mov	r0, fp
 810c050:	f000 fa36 	bl	810c4c0 <__multadd>
 810c054:	9b00      	ldr	r3, [sp, #0]
 810c056:	2b00      	cmp	r3, #0
 810c058:	4605      	mov	r5, r0
 810c05a:	dc67      	bgt.n	810c12c <_dtoa_r+0x94c>
 810c05c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 810c05e:	2b02      	cmp	r3, #2
 810c060:	dc41      	bgt.n	810c0e6 <_dtoa_r+0x906>
 810c062:	e063      	b.n	810c12c <_dtoa_r+0x94c>
 810c064:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 810c066:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 810c06a:	e746      	b.n	810befa <_dtoa_r+0x71a>
 810c06c:	9b07      	ldr	r3, [sp, #28]
 810c06e:	1e5c      	subs	r4, r3, #1
 810c070:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 810c072:	42a3      	cmp	r3, r4
 810c074:	bfbf      	itttt	lt
 810c076:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 810c078:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 810c07a:	940a      	strlt	r4, [sp, #40]	@ 0x28
 810c07c:	1ae3      	sublt	r3, r4, r3
 810c07e:	bfb4      	ite	lt
 810c080:	18d2      	addlt	r2, r2, r3
 810c082:	1b1c      	subge	r4, r3, r4
 810c084:	9b07      	ldr	r3, [sp, #28]
 810c086:	bfbc      	itt	lt
 810c088:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 810c08a:	2400      	movlt	r4, #0
 810c08c:	2b00      	cmp	r3, #0
 810c08e:	bfb5      	itete	lt
 810c090:	eba8 0603 	sublt.w	r6, r8, r3
 810c094:	9b07      	ldrge	r3, [sp, #28]
 810c096:	2300      	movlt	r3, #0
 810c098:	4646      	movge	r6, r8
 810c09a:	e730      	b.n	810befe <_dtoa_r+0x71e>
 810c09c:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 810c09e:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 810c0a0:	4646      	mov	r6, r8
 810c0a2:	e735      	b.n	810bf10 <_dtoa_r+0x730>
 810c0a4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 810c0a6:	e75c      	b.n	810bf62 <_dtoa_r+0x782>
 810c0a8:	2300      	movs	r3, #0
 810c0aa:	e788      	b.n	810bfbe <_dtoa_r+0x7de>
 810c0ac:	3fe00000 	.word	0x3fe00000
 810c0b0:	40240000 	.word	0x40240000
 810c0b4:	40140000 	.word	0x40140000
 810c0b8:	9b02      	ldr	r3, [sp, #8]
 810c0ba:	e780      	b.n	810bfbe <_dtoa_r+0x7de>
 810c0bc:	2300      	movs	r3, #0
 810c0be:	930a      	str	r3, [sp, #40]	@ 0x28
 810c0c0:	e782      	b.n	810bfc8 <_dtoa_r+0x7e8>
 810c0c2:	d099      	beq.n	810bff8 <_dtoa_r+0x818>
 810c0c4:	9a08      	ldr	r2, [sp, #32]
 810c0c6:	331c      	adds	r3, #28
 810c0c8:	441a      	add	r2, r3
 810c0ca:	4498      	add	r8, r3
 810c0cc:	441e      	add	r6, r3
 810c0ce:	9208      	str	r2, [sp, #32]
 810c0d0:	e792      	b.n	810bff8 <_dtoa_r+0x818>
 810c0d2:	4603      	mov	r3, r0
 810c0d4:	e7f6      	b.n	810c0c4 <_dtoa_r+0x8e4>
 810c0d6:	9b07      	ldr	r3, [sp, #28]
 810c0d8:	9704      	str	r7, [sp, #16]
 810c0da:	2b00      	cmp	r3, #0
 810c0dc:	dc20      	bgt.n	810c120 <_dtoa_r+0x940>
 810c0de:	9300      	str	r3, [sp, #0]
 810c0e0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 810c0e2:	2b02      	cmp	r3, #2
 810c0e4:	dd1e      	ble.n	810c124 <_dtoa_r+0x944>
 810c0e6:	9b00      	ldr	r3, [sp, #0]
 810c0e8:	2b00      	cmp	r3, #0
 810c0ea:	f47f aec0 	bne.w	810be6e <_dtoa_r+0x68e>
 810c0ee:	4621      	mov	r1, r4
 810c0f0:	2205      	movs	r2, #5
 810c0f2:	4658      	mov	r0, fp
 810c0f4:	f000 f9e4 	bl	810c4c0 <__multadd>
 810c0f8:	4601      	mov	r1, r0
 810c0fa:	4604      	mov	r4, r0
 810c0fc:	4648      	mov	r0, r9
 810c0fe:	f000 fc41 	bl	810c984 <__mcmp>
 810c102:	2800      	cmp	r0, #0
 810c104:	f77f aeb3 	ble.w	810be6e <_dtoa_r+0x68e>
 810c108:	4656      	mov	r6, sl
 810c10a:	2331      	movs	r3, #49	@ 0x31
 810c10c:	f806 3b01 	strb.w	r3, [r6], #1
 810c110:	9b04      	ldr	r3, [sp, #16]
 810c112:	3301      	adds	r3, #1
 810c114:	9304      	str	r3, [sp, #16]
 810c116:	e6ae      	b.n	810be76 <_dtoa_r+0x696>
 810c118:	9c07      	ldr	r4, [sp, #28]
 810c11a:	9704      	str	r7, [sp, #16]
 810c11c:	4625      	mov	r5, r4
 810c11e:	e7f3      	b.n	810c108 <_dtoa_r+0x928>
 810c120:	9b07      	ldr	r3, [sp, #28]
 810c122:	9300      	str	r3, [sp, #0]
 810c124:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 810c126:	2b00      	cmp	r3, #0
 810c128:	f000 8104 	beq.w	810c334 <_dtoa_r+0xb54>
 810c12c:	2e00      	cmp	r6, #0
 810c12e:	dd05      	ble.n	810c13c <_dtoa_r+0x95c>
 810c130:	4629      	mov	r1, r5
 810c132:	4632      	mov	r2, r6
 810c134:	4658      	mov	r0, fp
 810c136:	f000 fbb9 	bl	810c8ac <__lshift>
 810c13a:	4605      	mov	r5, r0
 810c13c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 810c13e:	2b00      	cmp	r3, #0
 810c140:	d05a      	beq.n	810c1f8 <_dtoa_r+0xa18>
 810c142:	6869      	ldr	r1, [r5, #4]
 810c144:	4658      	mov	r0, fp
 810c146:	f000 f959 	bl	810c3fc <_Balloc>
 810c14a:	4606      	mov	r6, r0
 810c14c:	b928      	cbnz	r0, 810c15a <_dtoa_r+0x97a>
 810c14e:	4b84      	ldr	r3, [pc, #528]	@ (810c360 <_dtoa_r+0xb80>)
 810c150:	4602      	mov	r2, r0
 810c152:	f240 21ef 	movw	r1, #751	@ 0x2ef
 810c156:	f7ff bb5a 	b.w	810b80e <_dtoa_r+0x2e>
 810c15a:	692a      	ldr	r2, [r5, #16]
 810c15c:	3202      	adds	r2, #2
 810c15e:	0092      	lsls	r2, r2, #2
 810c160:	f105 010c 	add.w	r1, r5, #12
 810c164:	300c      	adds	r0, #12
 810c166:	f7ff fa9c 	bl	810b6a2 <memcpy>
 810c16a:	2201      	movs	r2, #1
 810c16c:	4631      	mov	r1, r6
 810c16e:	4658      	mov	r0, fp
 810c170:	f000 fb9c 	bl	810c8ac <__lshift>
 810c174:	f10a 0301 	add.w	r3, sl, #1
 810c178:	9307      	str	r3, [sp, #28]
 810c17a:	9b00      	ldr	r3, [sp, #0]
 810c17c:	4453      	add	r3, sl
 810c17e:	930b      	str	r3, [sp, #44]	@ 0x2c
 810c180:	9b02      	ldr	r3, [sp, #8]
 810c182:	f003 0301 	and.w	r3, r3, #1
 810c186:	462f      	mov	r7, r5
 810c188:	930a      	str	r3, [sp, #40]	@ 0x28
 810c18a:	4605      	mov	r5, r0
 810c18c:	9b07      	ldr	r3, [sp, #28]
 810c18e:	4621      	mov	r1, r4
 810c190:	3b01      	subs	r3, #1
 810c192:	4648      	mov	r0, r9
 810c194:	9300      	str	r3, [sp, #0]
 810c196:	f7ff fa99 	bl	810b6cc <quorem>
 810c19a:	4639      	mov	r1, r7
 810c19c:	9002      	str	r0, [sp, #8]
 810c19e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 810c1a2:	4648      	mov	r0, r9
 810c1a4:	f000 fbee 	bl	810c984 <__mcmp>
 810c1a8:	462a      	mov	r2, r5
 810c1aa:	9008      	str	r0, [sp, #32]
 810c1ac:	4621      	mov	r1, r4
 810c1ae:	4658      	mov	r0, fp
 810c1b0:	f000 fc04 	bl	810c9bc <__mdiff>
 810c1b4:	68c2      	ldr	r2, [r0, #12]
 810c1b6:	4606      	mov	r6, r0
 810c1b8:	bb02      	cbnz	r2, 810c1fc <_dtoa_r+0xa1c>
 810c1ba:	4601      	mov	r1, r0
 810c1bc:	4648      	mov	r0, r9
 810c1be:	f000 fbe1 	bl	810c984 <__mcmp>
 810c1c2:	4602      	mov	r2, r0
 810c1c4:	4631      	mov	r1, r6
 810c1c6:	4658      	mov	r0, fp
 810c1c8:	920e      	str	r2, [sp, #56]	@ 0x38
 810c1ca:	f000 f957 	bl	810c47c <_Bfree>
 810c1ce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 810c1d0:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 810c1d2:	9e07      	ldr	r6, [sp, #28]
 810c1d4:	ea43 0102 	orr.w	r1, r3, r2
 810c1d8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 810c1da:	4319      	orrs	r1, r3
 810c1dc:	d110      	bne.n	810c200 <_dtoa_r+0xa20>
 810c1de:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 810c1e2:	d029      	beq.n	810c238 <_dtoa_r+0xa58>
 810c1e4:	9b08      	ldr	r3, [sp, #32]
 810c1e6:	2b00      	cmp	r3, #0
 810c1e8:	dd02      	ble.n	810c1f0 <_dtoa_r+0xa10>
 810c1ea:	9b02      	ldr	r3, [sp, #8]
 810c1ec:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 810c1f0:	9b00      	ldr	r3, [sp, #0]
 810c1f2:	f883 8000 	strb.w	r8, [r3]
 810c1f6:	e63f      	b.n	810be78 <_dtoa_r+0x698>
 810c1f8:	4628      	mov	r0, r5
 810c1fa:	e7bb      	b.n	810c174 <_dtoa_r+0x994>
 810c1fc:	2201      	movs	r2, #1
 810c1fe:	e7e1      	b.n	810c1c4 <_dtoa_r+0x9e4>
 810c200:	9b08      	ldr	r3, [sp, #32]
 810c202:	2b00      	cmp	r3, #0
 810c204:	db04      	blt.n	810c210 <_dtoa_r+0xa30>
 810c206:	9909      	ldr	r1, [sp, #36]	@ 0x24
 810c208:	430b      	orrs	r3, r1
 810c20a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 810c20c:	430b      	orrs	r3, r1
 810c20e:	d120      	bne.n	810c252 <_dtoa_r+0xa72>
 810c210:	2a00      	cmp	r2, #0
 810c212:	dded      	ble.n	810c1f0 <_dtoa_r+0xa10>
 810c214:	4649      	mov	r1, r9
 810c216:	2201      	movs	r2, #1
 810c218:	4658      	mov	r0, fp
 810c21a:	f000 fb47 	bl	810c8ac <__lshift>
 810c21e:	4621      	mov	r1, r4
 810c220:	4681      	mov	r9, r0
 810c222:	f000 fbaf 	bl	810c984 <__mcmp>
 810c226:	2800      	cmp	r0, #0
 810c228:	dc03      	bgt.n	810c232 <_dtoa_r+0xa52>
 810c22a:	d1e1      	bne.n	810c1f0 <_dtoa_r+0xa10>
 810c22c:	f018 0f01 	tst.w	r8, #1
 810c230:	d0de      	beq.n	810c1f0 <_dtoa_r+0xa10>
 810c232:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 810c236:	d1d8      	bne.n	810c1ea <_dtoa_r+0xa0a>
 810c238:	9a00      	ldr	r2, [sp, #0]
 810c23a:	2339      	movs	r3, #57	@ 0x39
 810c23c:	7013      	strb	r3, [r2, #0]
 810c23e:	4633      	mov	r3, r6
 810c240:	461e      	mov	r6, r3
 810c242:	3b01      	subs	r3, #1
 810c244:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 810c248:	2a39      	cmp	r2, #57	@ 0x39
 810c24a:	d052      	beq.n	810c2f2 <_dtoa_r+0xb12>
 810c24c:	3201      	adds	r2, #1
 810c24e:	701a      	strb	r2, [r3, #0]
 810c250:	e612      	b.n	810be78 <_dtoa_r+0x698>
 810c252:	2a00      	cmp	r2, #0
 810c254:	dd07      	ble.n	810c266 <_dtoa_r+0xa86>
 810c256:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 810c25a:	d0ed      	beq.n	810c238 <_dtoa_r+0xa58>
 810c25c:	9a00      	ldr	r2, [sp, #0]
 810c25e:	f108 0301 	add.w	r3, r8, #1
 810c262:	7013      	strb	r3, [r2, #0]
 810c264:	e608      	b.n	810be78 <_dtoa_r+0x698>
 810c266:	9b07      	ldr	r3, [sp, #28]
 810c268:	9a07      	ldr	r2, [sp, #28]
 810c26a:	f803 8c01 	strb.w	r8, [r3, #-1]
 810c26e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 810c270:	4293      	cmp	r3, r2
 810c272:	d028      	beq.n	810c2c6 <_dtoa_r+0xae6>
 810c274:	4649      	mov	r1, r9
 810c276:	2300      	movs	r3, #0
 810c278:	220a      	movs	r2, #10
 810c27a:	4658      	mov	r0, fp
 810c27c:	f000 f920 	bl	810c4c0 <__multadd>
 810c280:	42af      	cmp	r7, r5
 810c282:	4681      	mov	r9, r0
 810c284:	f04f 0300 	mov.w	r3, #0
 810c288:	f04f 020a 	mov.w	r2, #10
 810c28c:	4639      	mov	r1, r7
 810c28e:	4658      	mov	r0, fp
 810c290:	d107      	bne.n	810c2a2 <_dtoa_r+0xac2>
 810c292:	f000 f915 	bl	810c4c0 <__multadd>
 810c296:	4607      	mov	r7, r0
 810c298:	4605      	mov	r5, r0
 810c29a:	9b07      	ldr	r3, [sp, #28]
 810c29c:	3301      	adds	r3, #1
 810c29e:	9307      	str	r3, [sp, #28]
 810c2a0:	e774      	b.n	810c18c <_dtoa_r+0x9ac>
 810c2a2:	f000 f90d 	bl	810c4c0 <__multadd>
 810c2a6:	4629      	mov	r1, r5
 810c2a8:	4607      	mov	r7, r0
 810c2aa:	2300      	movs	r3, #0
 810c2ac:	220a      	movs	r2, #10
 810c2ae:	4658      	mov	r0, fp
 810c2b0:	f000 f906 	bl	810c4c0 <__multadd>
 810c2b4:	4605      	mov	r5, r0
 810c2b6:	e7f0      	b.n	810c29a <_dtoa_r+0xaba>
 810c2b8:	9b00      	ldr	r3, [sp, #0]
 810c2ba:	2b00      	cmp	r3, #0
 810c2bc:	bfcc      	ite	gt
 810c2be:	461e      	movgt	r6, r3
 810c2c0:	2601      	movle	r6, #1
 810c2c2:	4456      	add	r6, sl
 810c2c4:	2700      	movs	r7, #0
 810c2c6:	4649      	mov	r1, r9
 810c2c8:	2201      	movs	r2, #1
 810c2ca:	4658      	mov	r0, fp
 810c2cc:	f000 faee 	bl	810c8ac <__lshift>
 810c2d0:	4621      	mov	r1, r4
 810c2d2:	4681      	mov	r9, r0
 810c2d4:	f000 fb56 	bl	810c984 <__mcmp>
 810c2d8:	2800      	cmp	r0, #0
 810c2da:	dcb0      	bgt.n	810c23e <_dtoa_r+0xa5e>
 810c2dc:	d102      	bne.n	810c2e4 <_dtoa_r+0xb04>
 810c2de:	f018 0f01 	tst.w	r8, #1
 810c2e2:	d1ac      	bne.n	810c23e <_dtoa_r+0xa5e>
 810c2e4:	4633      	mov	r3, r6
 810c2e6:	461e      	mov	r6, r3
 810c2e8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 810c2ec:	2a30      	cmp	r2, #48	@ 0x30
 810c2ee:	d0fa      	beq.n	810c2e6 <_dtoa_r+0xb06>
 810c2f0:	e5c2      	b.n	810be78 <_dtoa_r+0x698>
 810c2f2:	459a      	cmp	sl, r3
 810c2f4:	d1a4      	bne.n	810c240 <_dtoa_r+0xa60>
 810c2f6:	9b04      	ldr	r3, [sp, #16]
 810c2f8:	3301      	adds	r3, #1
 810c2fa:	9304      	str	r3, [sp, #16]
 810c2fc:	2331      	movs	r3, #49	@ 0x31
 810c2fe:	f88a 3000 	strb.w	r3, [sl]
 810c302:	e5b9      	b.n	810be78 <_dtoa_r+0x698>
 810c304:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 810c306:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 810c364 <_dtoa_r+0xb84>
 810c30a:	b11b      	cbz	r3, 810c314 <_dtoa_r+0xb34>
 810c30c:	f10a 0308 	add.w	r3, sl, #8
 810c310:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 810c312:	6013      	str	r3, [r2, #0]
 810c314:	4650      	mov	r0, sl
 810c316:	b019      	add	sp, #100	@ 0x64
 810c318:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 810c31c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 810c31e:	2b01      	cmp	r3, #1
 810c320:	f77f ae37 	ble.w	810bf92 <_dtoa_r+0x7b2>
 810c324:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 810c326:	930a      	str	r3, [sp, #40]	@ 0x28
 810c328:	2001      	movs	r0, #1
 810c32a:	e655      	b.n	810bfd8 <_dtoa_r+0x7f8>
 810c32c:	9b00      	ldr	r3, [sp, #0]
 810c32e:	2b00      	cmp	r3, #0
 810c330:	f77f aed6 	ble.w	810c0e0 <_dtoa_r+0x900>
 810c334:	4656      	mov	r6, sl
 810c336:	4621      	mov	r1, r4
 810c338:	4648      	mov	r0, r9
 810c33a:	f7ff f9c7 	bl	810b6cc <quorem>
 810c33e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 810c342:	f806 8b01 	strb.w	r8, [r6], #1
 810c346:	9b00      	ldr	r3, [sp, #0]
 810c348:	eba6 020a 	sub.w	r2, r6, sl
 810c34c:	4293      	cmp	r3, r2
 810c34e:	ddb3      	ble.n	810c2b8 <_dtoa_r+0xad8>
 810c350:	4649      	mov	r1, r9
 810c352:	2300      	movs	r3, #0
 810c354:	220a      	movs	r2, #10
 810c356:	4658      	mov	r0, fp
 810c358:	f000 f8b2 	bl	810c4c0 <__multadd>
 810c35c:	4681      	mov	r9, r0
 810c35e:	e7ea      	b.n	810c336 <_dtoa_r+0xb56>
 810c360:	081af249 	.word	0x081af249
 810c364:	081af1cd 	.word	0x081af1cd

0810c368 <_free_r>:
 810c368:	b538      	push	{r3, r4, r5, lr}
 810c36a:	4605      	mov	r5, r0
 810c36c:	2900      	cmp	r1, #0
 810c36e:	d041      	beq.n	810c3f4 <_free_r+0x8c>
 810c370:	f851 3c04 	ldr.w	r3, [r1, #-4]
 810c374:	1f0c      	subs	r4, r1, #4
 810c376:	2b00      	cmp	r3, #0
 810c378:	bfb8      	it	lt
 810c37a:	18e4      	addlt	r4, r4, r3
 810c37c:	f7fe f832 	bl	810a3e4 <__malloc_lock>
 810c380:	4a1d      	ldr	r2, [pc, #116]	@ (810c3f8 <_free_r+0x90>)
 810c382:	6813      	ldr	r3, [r2, #0]
 810c384:	b933      	cbnz	r3, 810c394 <_free_r+0x2c>
 810c386:	6063      	str	r3, [r4, #4]
 810c388:	6014      	str	r4, [r2, #0]
 810c38a:	4628      	mov	r0, r5
 810c38c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 810c390:	f7fe b82e 	b.w	810a3f0 <__malloc_unlock>
 810c394:	42a3      	cmp	r3, r4
 810c396:	d908      	bls.n	810c3aa <_free_r+0x42>
 810c398:	6820      	ldr	r0, [r4, #0]
 810c39a:	1821      	adds	r1, r4, r0
 810c39c:	428b      	cmp	r3, r1
 810c39e:	bf01      	itttt	eq
 810c3a0:	6819      	ldreq	r1, [r3, #0]
 810c3a2:	685b      	ldreq	r3, [r3, #4]
 810c3a4:	1809      	addeq	r1, r1, r0
 810c3a6:	6021      	streq	r1, [r4, #0]
 810c3a8:	e7ed      	b.n	810c386 <_free_r+0x1e>
 810c3aa:	461a      	mov	r2, r3
 810c3ac:	685b      	ldr	r3, [r3, #4]
 810c3ae:	b10b      	cbz	r3, 810c3b4 <_free_r+0x4c>
 810c3b0:	42a3      	cmp	r3, r4
 810c3b2:	d9fa      	bls.n	810c3aa <_free_r+0x42>
 810c3b4:	6811      	ldr	r1, [r2, #0]
 810c3b6:	1850      	adds	r0, r2, r1
 810c3b8:	42a0      	cmp	r0, r4
 810c3ba:	d10b      	bne.n	810c3d4 <_free_r+0x6c>
 810c3bc:	6820      	ldr	r0, [r4, #0]
 810c3be:	4401      	add	r1, r0
 810c3c0:	1850      	adds	r0, r2, r1
 810c3c2:	4283      	cmp	r3, r0
 810c3c4:	6011      	str	r1, [r2, #0]
 810c3c6:	d1e0      	bne.n	810c38a <_free_r+0x22>
 810c3c8:	6818      	ldr	r0, [r3, #0]
 810c3ca:	685b      	ldr	r3, [r3, #4]
 810c3cc:	6053      	str	r3, [r2, #4]
 810c3ce:	4408      	add	r0, r1
 810c3d0:	6010      	str	r0, [r2, #0]
 810c3d2:	e7da      	b.n	810c38a <_free_r+0x22>
 810c3d4:	d902      	bls.n	810c3dc <_free_r+0x74>
 810c3d6:	230c      	movs	r3, #12
 810c3d8:	602b      	str	r3, [r5, #0]
 810c3da:	e7d6      	b.n	810c38a <_free_r+0x22>
 810c3dc:	6820      	ldr	r0, [r4, #0]
 810c3de:	1821      	adds	r1, r4, r0
 810c3e0:	428b      	cmp	r3, r1
 810c3e2:	bf04      	itt	eq
 810c3e4:	6819      	ldreq	r1, [r3, #0]
 810c3e6:	685b      	ldreq	r3, [r3, #4]
 810c3e8:	6063      	str	r3, [r4, #4]
 810c3ea:	bf04      	itt	eq
 810c3ec:	1809      	addeq	r1, r1, r0
 810c3ee:	6021      	streq	r1, [r4, #0]
 810c3f0:	6054      	str	r4, [r2, #4]
 810c3f2:	e7ca      	b.n	810c38a <_free_r+0x22>
 810c3f4:	bd38      	pop	{r3, r4, r5, pc}
 810c3f6:	bf00      	nop
 810c3f8:	1001abf4 	.word	0x1001abf4

0810c3fc <_Balloc>:
 810c3fc:	b570      	push	{r4, r5, r6, lr}
 810c3fe:	69c6      	ldr	r6, [r0, #28]
 810c400:	4604      	mov	r4, r0
 810c402:	460d      	mov	r5, r1
 810c404:	b976      	cbnz	r6, 810c424 <_Balloc+0x28>
 810c406:	2010      	movs	r0, #16
 810c408:	f7fd ff42 	bl	810a290 <malloc>
 810c40c:	4602      	mov	r2, r0
 810c40e:	61e0      	str	r0, [r4, #28]
 810c410:	b920      	cbnz	r0, 810c41c <_Balloc+0x20>
 810c412:	4b18      	ldr	r3, [pc, #96]	@ (810c474 <_Balloc+0x78>)
 810c414:	4818      	ldr	r0, [pc, #96]	@ (810c478 <_Balloc+0x7c>)
 810c416:	216b      	movs	r1, #107	@ 0x6b
 810c418:	f001 ff2e 	bl	810e278 <__assert_func>
 810c41c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 810c420:	6006      	str	r6, [r0, #0]
 810c422:	60c6      	str	r6, [r0, #12]
 810c424:	69e6      	ldr	r6, [r4, #28]
 810c426:	68f3      	ldr	r3, [r6, #12]
 810c428:	b183      	cbz	r3, 810c44c <_Balloc+0x50>
 810c42a:	69e3      	ldr	r3, [r4, #28]
 810c42c:	68db      	ldr	r3, [r3, #12]
 810c42e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 810c432:	b9b8      	cbnz	r0, 810c464 <_Balloc+0x68>
 810c434:	2101      	movs	r1, #1
 810c436:	fa01 f605 	lsl.w	r6, r1, r5
 810c43a:	1d72      	adds	r2, r6, #5
 810c43c:	0092      	lsls	r2, r2, #2
 810c43e:	4620      	mov	r0, r4
 810c440:	f001 ff38 	bl	810e2b4 <_calloc_r>
 810c444:	b160      	cbz	r0, 810c460 <_Balloc+0x64>
 810c446:	e9c0 5601 	strd	r5, r6, [r0, #4]
 810c44a:	e00e      	b.n	810c46a <_Balloc+0x6e>
 810c44c:	2221      	movs	r2, #33	@ 0x21
 810c44e:	2104      	movs	r1, #4
 810c450:	4620      	mov	r0, r4
 810c452:	f001 ff2f 	bl	810e2b4 <_calloc_r>
 810c456:	69e3      	ldr	r3, [r4, #28]
 810c458:	60f0      	str	r0, [r6, #12]
 810c45a:	68db      	ldr	r3, [r3, #12]
 810c45c:	2b00      	cmp	r3, #0
 810c45e:	d1e4      	bne.n	810c42a <_Balloc+0x2e>
 810c460:	2000      	movs	r0, #0
 810c462:	bd70      	pop	{r4, r5, r6, pc}
 810c464:	6802      	ldr	r2, [r0, #0]
 810c466:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 810c46a:	2300      	movs	r3, #0
 810c46c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 810c470:	e7f7      	b.n	810c462 <_Balloc+0x66>
 810c472:	bf00      	nop
 810c474:	081af1da 	.word	0x081af1da
 810c478:	081af25a 	.word	0x081af25a

0810c47c <_Bfree>:
 810c47c:	b570      	push	{r4, r5, r6, lr}
 810c47e:	69c6      	ldr	r6, [r0, #28]
 810c480:	4605      	mov	r5, r0
 810c482:	460c      	mov	r4, r1
 810c484:	b976      	cbnz	r6, 810c4a4 <_Bfree+0x28>
 810c486:	2010      	movs	r0, #16
 810c488:	f7fd ff02 	bl	810a290 <malloc>
 810c48c:	4602      	mov	r2, r0
 810c48e:	61e8      	str	r0, [r5, #28]
 810c490:	b920      	cbnz	r0, 810c49c <_Bfree+0x20>
 810c492:	4b09      	ldr	r3, [pc, #36]	@ (810c4b8 <_Bfree+0x3c>)
 810c494:	4809      	ldr	r0, [pc, #36]	@ (810c4bc <_Bfree+0x40>)
 810c496:	218f      	movs	r1, #143	@ 0x8f
 810c498:	f001 feee 	bl	810e278 <__assert_func>
 810c49c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 810c4a0:	6006      	str	r6, [r0, #0]
 810c4a2:	60c6      	str	r6, [r0, #12]
 810c4a4:	b13c      	cbz	r4, 810c4b6 <_Bfree+0x3a>
 810c4a6:	69eb      	ldr	r3, [r5, #28]
 810c4a8:	6862      	ldr	r2, [r4, #4]
 810c4aa:	68db      	ldr	r3, [r3, #12]
 810c4ac:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 810c4b0:	6021      	str	r1, [r4, #0]
 810c4b2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 810c4b6:	bd70      	pop	{r4, r5, r6, pc}
 810c4b8:	081af1da 	.word	0x081af1da
 810c4bc:	081af25a 	.word	0x081af25a

0810c4c0 <__multadd>:
 810c4c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 810c4c4:	690d      	ldr	r5, [r1, #16]
 810c4c6:	4607      	mov	r7, r0
 810c4c8:	460c      	mov	r4, r1
 810c4ca:	461e      	mov	r6, r3
 810c4cc:	f101 0c14 	add.w	ip, r1, #20
 810c4d0:	2000      	movs	r0, #0
 810c4d2:	f8dc 3000 	ldr.w	r3, [ip]
 810c4d6:	b299      	uxth	r1, r3
 810c4d8:	fb02 6101 	mla	r1, r2, r1, r6
 810c4dc:	0c1e      	lsrs	r6, r3, #16
 810c4de:	0c0b      	lsrs	r3, r1, #16
 810c4e0:	fb02 3306 	mla	r3, r2, r6, r3
 810c4e4:	b289      	uxth	r1, r1
 810c4e6:	3001      	adds	r0, #1
 810c4e8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 810c4ec:	4285      	cmp	r5, r0
 810c4ee:	f84c 1b04 	str.w	r1, [ip], #4
 810c4f2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 810c4f6:	dcec      	bgt.n	810c4d2 <__multadd+0x12>
 810c4f8:	b30e      	cbz	r6, 810c53e <__multadd+0x7e>
 810c4fa:	68a3      	ldr	r3, [r4, #8]
 810c4fc:	42ab      	cmp	r3, r5
 810c4fe:	dc19      	bgt.n	810c534 <__multadd+0x74>
 810c500:	6861      	ldr	r1, [r4, #4]
 810c502:	4638      	mov	r0, r7
 810c504:	3101      	adds	r1, #1
 810c506:	f7ff ff79 	bl	810c3fc <_Balloc>
 810c50a:	4680      	mov	r8, r0
 810c50c:	b928      	cbnz	r0, 810c51a <__multadd+0x5a>
 810c50e:	4602      	mov	r2, r0
 810c510:	4b0c      	ldr	r3, [pc, #48]	@ (810c544 <__multadd+0x84>)
 810c512:	480d      	ldr	r0, [pc, #52]	@ (810c548 <__multadd+0x88>)
 810c514:	21ba      	movs	r1, #186	@ 0xba
 810c516:	f001 feaf 	bl	810e278 <__assert_func>
 810c51a:	6922      	ldr	r2, [r4, #16]
 810c51c:	3202      	adds	r2, #2
 810c51e:	f104 010c 	add.w	r1, r4, #12
 810c522:	0092      	lsls	r2, r2, #2
 810c524:	300c      	adds	r0, #12
 810c526:	f7ff f8bc 	bl	810b6a2 <memcpy>
 810c52a:	4621      	mov	r1, r4
 810c52c:	4638      	mov	r0, r7
 810c52e:	f7ff ffa5 	bl	810c47c <_Bfree>
 810c532:	4644      	mov	r4, r8
 810c534:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 810c538:	3501      	adds	r5, #1
 810c53a:	615e      	str	r6, [r3, #20]
 810c53c:	6125      	str	r5, [r4, #16]
 810c53e:	4620      	mov	r0, r4
 810c540:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 810c544:	081af249 	.word	0x081af249
 810c548:	081af25a 	.word	0x081af25a

0810c54c <__s2b>:
 810c54c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 810c550:	460c      	mov	r4, r1
 810c552:	4615      	mov	r5, r2
 810c554:	461f      	mov	r7, r3
 810c556:	2209      	movs	r2, #9
 810c558:	3308      	adds	r3, #8
 810c55a:	4606      	mov	r6, r0
 810c55c:	fb93 f3f2 	sdiv	r3, r3, r2
 810c560:	2100      	movs	r1, #0
 810c562:	2201      	movs	r2, #1
 810c564:	429a      	cmp	r2, r3
 810c566:	db09      	blt.n	810c57c <__s2b+0x30>
 810c568:	4630      	mov	r0, r6
 810c56a:	f7ff ff47 	bl	810c3fc <_Balloc>
 810c56e:	b940      	cbnz	r0, 810c582 <__s2b+0x36>
 810c570:	4602      	mov	r2, r0
 810c572:	4b19      	ldr	r3, [pc, #100]	@ (810c5d8 <__s2b+0x8c>)
 810c574:	4819      	ldr	r0, [pc, #100]	@ (810c5dc <__s2b+0x90>)
 810c576:	21d3      	movs	r1, #211	@ 0xd3
 810c578:	f001 fe7e 	bl	810e278 <__assert_func>
 810c57c:	0052      	lsls	r2, r2, #1
 810c57e:	3101      	adds	r1, #1
 810c580:	e7f0      	b.n	810c564 <__s2b+0x18>
 810c582:	9b08      	ldr	r3, [sp, #32]
 810c584:	6143      	str	r3, [r0, #20]
 810c586:	2d09      	cmp	r5, #9
 810c588:	f04f 0301 	mov.w	r3, #1
 810c58c:	6103      	str	r3, [r0, #16]
 810c58e:	dd16      	ble.n	810c5be <__s2b+0x72>
 810c590:	f104 0909 	add.w	r9, r4, #9
 810c594:	46c8      	mov	r8, r9
 810c596:	442c      	add	r4, r5
 810c598:	f818 3b01 	ldrb.w	r3, [r8], #1
 810c59c:	4601      	mov	r1, r0
 810c59e:	3b30      	subs	r3, #48	@ 0x30
 810c5a0:	220a      	movs	r2, #10
 810c5a2:	4630      	mov	r0, r6
 810c5a4:	f7ff ff8c 	bl	810c4c0 <__multadd>
 810c5a8:	45a0      	cmp	r8, r4
 810c5aa:	d1f5      	bne.n	810c598 <__s2b+0x4c>
 810c5ac:	f1a5 0408 	sub.w	r4, r5, #8
 810c5b0:	444c      	add	r4, r9
 810c5b2:	1b2d      	subs	r5, r5, r4
 810c5b4:	1963      	adds	r3, r4, r5
 810c5b6:	42bb      	cmp	r3, r7
 810c5b8:	db04      	blt.n	810c5c4 <__s2b+0x78>
 810c5ba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 810c5be:	340a      	adds	r4, #10
 810c5c0:	2509      	movs	r5, #9
 810c5c2:	e7f6      	b.n	810c5b2 <__s2b+0x66>
 810c5c4:	f814 3b01 	ldrb.w	r3, [r4], #1
 810c5c8:	4601      	mov	r1, r0
 810c5ca:	3b30      	subs	r3, #48	@ 0x30
 810c5cc:	220a      	movs	r2, #10
 810c5ce:	4630      	mov	r0, r6
 810c5d0:	f7ff ff76 	bl	810c4c0 <__multadd>
 810c5d4:	e7ee      	b.n	810c5b4 <__s2b+0x68>
 810c5d6:	bf00      	nop
 810c5d8:	081af249 	.word	0x081af249
 810c5dc:	081af25a 	.word	0x081af25a

0810c5e0 <__hi0bits>:
 810c5e0:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 810c5e4:	4603      	mov	r3, r0
 810c5e6:	bf36      	itet	cc
 810c5e8:	0403      	lslcc	r3, r0, #16
 810c5ea:	2000      	movcs	r0, #0
 810c5ec:	2010      	movcc	r0, #16
 810c5ee:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 810c5f2:	bf3c      	itt	cc
 810c5f4:	021b      	lslcc	r3, r3, #8
 810c5f6:	3008      	addcc	r0, #8
 810c5f8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 810c5fc:	bf3c      	itt	cc
 810c5fe:	011b      	lslcc	r3, r3, #4
 810c600:	3004      	addcc	r0, #4
 810c602:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 810c606:	bf3c      	itt	cc
 810c608:	009b      	lslcc	r3, r3, #2
 810c60a:	3002      	addcc	r0, #2
 810c60c:	2b00      	cmp	r3, #0
 810c60e:	db05      	blt.n	810c61c <__hi0bits+0x3c>
 810c610:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 810c614:	f100 0001 	add.w	r0, r0, #1
 810c618:	bf08      	it	eq
 810c61a:	2020      	moveq	r0, #32
 810c61c:	4770      	bx	lr

0810c61e <__lo0bits>:
 810c61e:	6803      	ldr	r3, [r0, #0]
 810c620:	4602      	mov	r2, r0
 810c622:	f013 0007 	ands.w	r0, r3, #7
 810c626:	d00b      	beq.n	810c640 <__lo0bits+0x22>
 810c628:	07d9      	lsls	r1, r3, #31
 810c62a:	d421      	bmi.n	810c670 <__lo0bits+0x52>
 810c62c:	0798      	lsls	r0, r3, #30
 810c62e:	bf49      	itett	mi
 810c630:	085b      	lsrmi	r3, r3, #1
 810c632:	089b      	lsrpl	r3, r3, #2
 810c634:	2001      	movmi	r0, #1
 810c636:	6013      	strmi	r3, [r2, #0]
 810c638:	bf5c      	itt	pl
 810c63a:	6013      	strpl	r3, [r2, #0]
 810c63c:	2002      	movpl	r0, #2
 810c63e:	4770      	bx	lr
 810c640:	b299      	uxth	r1, r3
 810c642:	b909      	cbnz	r1, 810c648 <__lo0bits+0x2a>
 810c644:	0c1b      	lsrs	r3, r3, #16
 810c646:	2010      	movs	r0, #16
 810c648:	b2d9      	uxtb	r1, r3
 810c64a:	b909      	cbnz	r1, 810c650 <__lo0bits+0x32>
 810c64c:	3008      	adds	r0, #8
 810c64e:	0a1b      	lsrs	r3, r3, #8
 810c650:	0719      	lsls	r1, r3, #28
 810c652:	bf04      	itt	eq
 810c654:	091b      	lsreq	r3, r3, #4
 810c656:	3004      	addeq	r0, #4
 810c658:	0799      	lsls	r1, r3, #30
 810c65a:	bf04      	itt	eq
 810c65c:	089b      	lsreq	r3, r3, #2
 810c65e:	3002      	addeq	r0, #2
 810c660:	07d9      	lsls	r1, r3, #31
 810c662:	d403      	bmi.n	810c66c <__lo0bits+0x4e>
 810c664:	085b      	lsrs	r3, r3, #1
 810c666:	f100 0001 	add.w	r0, r0, #1
 810c66a:	d003      	beq.n	810c674 <__lo0bits+0x56>
 810c66c:	6013      	str	r3, [r2, #0]
 810c66e:	4770      	bx	lr
 810c670:	2000      	movs	r0, #0
 810c672:	4770      	bx	lr
 810c674:	2020      	movs	r0, #32
 810c676:	4770      	bx	lr

0810c678 <__i2b>:
 810c678:	b510      	push	{r4, lr}
 810c67a:	460c      	mov	r4, r1
 810c67c:	2101      	movs	r1, #1
 810c67e:	f7ff febd 	bl	810c3fc <_Balloc>
 810c682:	4602      	mov	r2, r0
 810c684:	b928      	cbnz	r0, 810c692 <__i2b+0x1a>
 810c686:	4b05      	ldr	r3, [pc, #20]	@ (810c69c <__i2b+0x24>)
 810c688:	4805      	ldr	r0, [pc, #20]	@ (810c6a0 <__i2b+0x28>)
 810c68a:	f240 1145 	movw	r1, #325	@ 0x145
 810c68e:	f001 fdf3 	bl	810e278 <__assert_func>
 810c692:	2301      	movs	r3, #1
 810c694:	6144      	str	r4, [r0, #20]
 810c696:	6103      	str	r3, [r0, #16]
 810c698:	bd10      	pop	{r4, pc}
 810c69a:	bf00      	nop
 810c69c:	081af249 	.word	0x081af249
 810c6a0:	081af25a 	.word	0x081af25a

0810c6a4 <__multiply>:
 810c6a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810c6a8:	4614      	mov	r4, r2
 810c6aa:	690a      	ldr	r2, [r1, #16]
 810c6ac:	6923      	ldr	r3, [r4, #16]
 810c6ae:	429a      	cmp	r2, r3
 810c6b0:	bfa8      	it	ge
 810c6b2:	4623      	movge	r3, r4
 810c6b4:	460f      	mov	r7, r1
 810c6b6:	bfa4      	itt	ge
 810c6b8:	460c      	movge	r4, r1
 810c6ba:	461f      	movge	r7, r3
 810c6bc:	f8d4 a010 	ldr.w	sl, [r4, #16]
 810c6c0:	f8d7 9010 	ldr.w	r9, [r7, #16]
 810c6c4:	68a3      	ldr	r3, [r4, #8]
 810c6c6:	6861      	ldr	r1, [r4, #4]
 810c6c8:	eb0a 0609 	add.w	r6, sl, r9
 810c6cc:	42b3      	cmp	r3, r6
 810c6ce:	b085      	sub	sp, #20
 810c6d0:	bfb8      	it	lt
 810c6d2:	3101      	addlt	r1, #1
 810c6d4:	f7ff fe92 	bl	810c3fc <_Balloc>
 810c6d8:	b930      	cbnz	r0, 810c6e8 <__multiply+0x44>
 810c6da:	4602      	mov	r2, r0
 810c6dc:	4b44      	ldr	r3, [pc, #272]	@ (810c7f0 <__multiply+0x14c>)
 810c6de:	4845      	ldr	r0, [pc, #276]	@ (810c7f4 <__multiply+0x150>)
 810c6e0:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 810c6e4:	f001 fdc8 	bl	810e278 <__assert_func>
 810c6e8:	f100 0514 	add.w	r5, r0, #20
 810c6ec:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 810c6f0:	462b      	mov	r3, r5
 810c6f2:	2200      	movs	r2, #0
 810c6f4:	4543      	cmp	r3, r8
 810c6f6:	d321      	bcc.n	810c73c <__multiply+0x98>
 810c6f8:	f107 0114 	add.w	r1, r7, #20
 810c6fc:	f104 0214 	add.w	r2, r4, #20
 810c700:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 810c704:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 810c708:	9302      	str	r3, [sp, #8]
 810c70a:	1b13      	subs	r3, r2, r4
 810c70c:	3b15      	subs	r3, #21
 810c70e:	f023 0303 	bic.w	r3, r3, #3
 810c712:	3304      	adds	r3, #4
 810c714:	f104 0715 	add.w	r7, r4, #21
 810c718:	42ba      	cmp	r2, r7
 810c71a:	bf38      	it	cc
 810c71c:	2304      	movcc	r3, #4
 810c71e:	9301      	str	r3, [sp, #4]
 810c720:	9b02      	ldr	r3, [sp, #8]
 810c722:	9103      	str	r1, [sp, #12]
 810c724:	428b      	cmp	r3, r1
 810c726:	d80c      	bhi.n	810c742 <__multiply+0x9e>
 810c728:	2e00      	cmp	r6, #0
 810c72a:	dd03      	ble.n	810c734 <__multiply+0x90>
 810c72c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 810c730:	2b00      	cmp	r3, #0
 810c732:	d05b      	beq.n	810c7ec <__multiply+0x148>
 810c734:	6106      	str	r6, [r0, #16]
 810c736:	b005      	add	sp, #20
 810c738:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 810c73c:	f843 2b04 	str.w	r2, [r3], #4
 810c740:	e7d8      	b.n	810c6f4 <__multiply+0x50>
 810c742:	f8b1 a000 	ldrh.w	sl, [r1]
 810c746:	f1ba 0f00 	cmp.w	sl, #0
 810c74a:	d024      	beq.n	810c796 <__multiply+0xf2>
 810c74c:	f104 0e14 	add.w	lr, r4, #20
 810c750:	46a9      	mov	r9, r5
 810c752:	f04f 0c00 	mov.w	ip, #0
 810c756:	f85e 7b04 	ldr.w	r7, [lr], #4
 810c75a:	f8d9 3000 	ldr.w	r3, [r9]
 810c75e:	fa1f fb87 	uxth.w	fp, r7
 810c762:	b29b      	uxth	r3, r3
 810c764:	fb0a 330b 	mla	r3, sl, fp, r3
 810c768:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 810c76c:	f8d9 7000 	ldr.w	r7, [r9]
 810c770:	4463      	add	r3, ip
 810c772:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 810c776:	fb0a c70b 	mla	r7, sl, fp, ip
 810c77a:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 810c77e:	b29b      	uxth	r3, r3
 810c780:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 810c784:	4572      	cmp	r2, lr
 810c786:	f849 3b04 	str.w	r3, [r9], #4
 810c78a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 810c78e:	d8e2      	bhi.n	810c756 <__multiply+0xb2>
 810c790:	9b01      	ldr	r3, [sp, #4]
 810c792:	f845 c003 	str.w	ip, [r5, r3]
 810c796:	9b03      	ldr	r3, [sp, #12]
 810c798:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 810c79c:	3104      	adds	r1, #4
 810c79e:	f1b9 0f00 	cmp.w	r9, #0
 810c7a2:	d021      	beq.n	810c7e8 <__multiply+0x144>
 810c7a4:	682b      	ldr	r3, [r5, #0]
 810c7a6:	f104 0c14 	add.w	ip, r4, #20
 810c7aa:	46ae      	mov	lr, r5
 810c7ac:	f04f 0a00 	mov.w	sl, #0
 810c7b0:	f8bc b000 	ldrh.w	fp, [ip]
 810c7b4:	f8be 7002 	ldrh.w	r7, [lr, #2]
 810c7b8:	fb09 770b 	mla	r7, r9, fp, r7
 810c7bc:	4457      	add	r7, sl
 810c7be:	b29b      	uxth	r3, r3
 810c7c0:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 810c7c4:	f84e 3b04 	str.w	r3, [lr], #4
 810c7c8:	f85c 3b04 	ldr.w	r3, [ip], #4
 810c7cc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 810c7d0:	f8be 3000 	ldrh.w	r3, [lr]
 810c7d4:	fb09 330a 	mla	r3, r9, sl, r3
 810c7d8:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 810c7dc:	4562      	cmp	r2, ip
 810c7de:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 810c7e2:	d8e5      	bhi.n	810c7b0 <__multiply+0x10c>
 810c7e4:	9f01      	ldr	r7, [sp, #4]
 810c7e6:	51eb      	str	r3, [r5, r7]
 810c7e8:	3504      	adds	r5, #4
 810c7ea:	e799      	b.n	810c720 <__multiply+0x7c>
 810c7ec:	3e01      	subs	r6, #1
 810c7ee:	e79b      	b.n	810c728 <__multiply+0x84>
 810c7f0:	081af249 	.word	0x081af249
 810c7f4:	081af25a 	.word	0x081af25a

0810c7f8 <__pow5mult>:
 810c7f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 810c7fc:	4615      	mov	r5, r2
 810c7fe:	f012 0203 	ands.w	r2, r2, #3
 810c802:	4607      	mov	r7, r0
 810c804:	460e      	mov	r6, r1
 810c806:	d007      	beq.n	810c818 <__pow5mult+0x20>
 810c808:	4c25      	ldr	r4, [pc, #148]	@ (810c8a0 <__pow5mult+0xa8>)
 810c80a:	3a01      	subs	r2, #1
 810c80c:	2300      	movs	r3, #0
 810c80e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 810c812:	f7ff fe55 	bl	810c4c0 <__multadd>
 810c816:	4606      	mov	r6, r0
 810c818:	10ad      	asrs	r5, r5, #2
 810c81a:	d03d      	beq.n	810c898 <__pow5mult+0xa0>
 810c81c:	69fc      	ldr	r4, [r7, #28]
 810c81e:	b97c      	cbnz	r4, 810c840 <__pow5mult+0x48>
 810c820:	2010      	movs	r0, #16
 810c822:	f7fd fd35 	bl	810a290 <malloc>
 810c826:	4602      	mov	r2, r0
 810c828:	61f8      	str	r0, [r7, #28]
 810c82a:	b928      	cbnz	r0, 810c838 <__pow5mult+0x40>
 810c82c:	4b1d      	ldr	r3, [pc, #116]	@ (810c8a4 <__pow5mult+0xac>)
 810c82e:	481e      	ldr	r0, [pc, #120]	@ (810c8a8 <__pow5mult+0xb0>)
 810c830:	f240 11b3 	movw	r1, #435	@ 0x1b3
 810c834:	f001 fd20 	bl	810e278 <__assert_func>
 810c838:	e9c0 4401 	strd	r4, r4, [r0, #4]
 810c83c:	6004      	str	r4, [r0, #0]
 810c83e:	60c4      	str	r4, [r0, #12]
 810c840:	f8d7 801c 	ldr.w	r8, [r7, #28]
 810c844:	f8d8 4008 	ldr.w	r4, [r8, #8]
 810c848:	b94c      	cbnz	r4, 810c85e <__pow5mult+0x66>
 810c84a:	f240 2171 	movw	r1, #625	@ 0x271
 810c84e:	4638      	mov	r0, r7
 810c850:	f7ff ff12 	bl	810c678 <__i2b>
 810c854:	2300      	movs	r3, #0
 810c856:	f8c8 0008 	str.w	r0, [r8, #8]
 810c85a:	4604      	mov	r4, r0
 810c85c:	6003      	str	r3, [r0, #0]
 810c85e:	f04f 0900 	mov.w	r9, #0
 810c862:	07eb      	lsls	r3, r5, #31
 810c864:	d50a      	bpl.n	810c87c <__pow5mult+0x84>
 810c866:	4631      	mov	r1, r6
 810c868:	4622      	mov	r2, r4
 810c86a:	4638      	mov	r0, r7
 810c86c:	f7ff ff1a 	bl	810c6a4 <__multiply>
 810c870:	4631      	mov	r1, r6
 810c872:	4680      	mov	r8, r0
 810c874:	4638      	mov	r0, r7
 810c876:	f7ff fe01 	bl	810c47c <_Bfree>
 810c87a:	4646      	mov	r6, r8
 810c87c:	106d      	asrs	r5, r5, #1
 810c87e:	d00b      	beq.n	810c898 <__pow5mult+0xa0>
 810c880:	6820      	ldr	r0, [r4, #0]
 810c882:	b938      	cbnz	r0, 810c894 <__pow5mult+0x9c>
 810c884:	4622      	mov	r2, r4
 810c886:	4621      	mov	r1, r4
 810c888:	4638      	mov	r0, r7
 810c88a:	f7ff ff0b 	bl	810c6a4 <__multiply>
 810c88e:	6020      	str	r0, [r4, #0]
 810c890:	f8c0 9000 	str.w	r9, [r0]
 810c894:	4604      	mov	r4, r0
 810c896:	e7e4      	b.n	810c862 <__pow5mult+0x6a>
 810c898:	4630      	mov	r0, r6
 810c89a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 810c89e:	bf00      	nop
 810c8a0:	081af2b4 	.word	0x081af2b4
 810c8a4:	081af1da 	.word	0x081af1da
 810c8a8:	081af25a 	.word	0x081af25a

0810c8ac <__lshift>:
 810c8ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 810c8b0:	460c      	mov	r4, r1
 810c8b2:	6849      	ldr	r1, [r1, #4]
 810c8b4:	6923      	ldr	r3, [r4, #16]
 810c8b6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 810c8ba:	68a3      	ldr	r3, [r4, #8]
 810c8bc:	4607      	mov	r7, r0
 810c8be:	4691      	mov	r9, r2
 810c8c0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 810c8c4:	f108 0601 	add.w	r6, r8, #1
 810c8c8:	42b3      	cmp	r3, r6
 810c8ca:	db0b      	blt.n	810c8e4 <__lshift+0x38>
 810c8cc:	4638      	mov	r0, r7
 810c8ce:	f7ff fd95 	bl	810c3fc <_Balloc>
 810c8d2:	4605      	mov	r5, r0
 810c8d4:	b948      	cbnz	r0, 810c8ea <__lshift+0x3e>
 810c8d6:	4602      	mov	r2, r0
 810c8d8:	4b28      	ldr	r3, [pc, #160]	@ (810c97c <__lshift+0xd0>)
 810c8da:	4829      	ldr	r0, [pc, #164]	@ (810c980 <__lshift+0xd4>)
 810c8dc:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 810c8e0:	f001 fcca 	bl	810e278 <__assert_func>
 810c8e4:	3101      	adds	r1, #1
 810c8e6:	005b      	lsls	r3, r3, #1
 810c8e8:	e7ee      	b.n	810c8c8 <__lshift+0x1c>
 810c8ea:	2300      	movs	r3, #0
 810c8ec:	f100 0114 	add.w	r1, r0, #20
 810c8f0:	f100 0210 	add.w	r2, r0, #16
 810c8f4:	4618      	mov	r0, r3
 810c8f6:	4553      	cmp	r3, sl
 810c8f8:	db33      	blt.n	810c962 <__lshift+0xb6>
 810c8fa:	6920      	ldr	r0, [r4, #16]
 810c8fc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 810c900:	f104 0314 	add.w	r3, r4, #20
 810c904:	f019 091f 	ands.w	r9, r9, #31
 810c908:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 810c90c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 810c910:	d02b      	beq.n	810c96a <__lshift+0xbe>
 810c912:	f1c9 0e20 	rsb	lr, r9, #32
 810c916:	468a      	mov	sl, r1
 810c918:	2200      	movs	r2, #0
 810c91a:	6818      	ldr	r0, [r3, #0]
 810c91c:	fa00 f009 	lsl.w	r0, r0, r9
 810c920:	4310      	orrs	r0, r2
 810c922:	f84a 0b04 	str.w	r0, [sl], #4
 810c926:	f853 2b04 	ldr.w	r2, [r3], #4
 810c92a:	459c      	cmp	ip, r3
 810c92c:	fa22 f20e 	lsr.w	r2, r2, lr
 810c930:	d8f3      	bhi.n	810c91a <__lshift+0x6e>
 810c932:	ebac 0304 	sub.w	r3, ip, r4
 810c936:	3b15      	subs	r3, #21
 810c938:	f023 0303 	bic.w	r3, r3, #3
 810c93c:	3304      	adds	r3, #4
 810c93e:	f104 0015 	add.w	r0, r4, #21
 810c942:	4584      	cmp	ip, r0
 810c944:	bf38      	it	cc
 810c946:	2304      	movcc	r3, #4
 810c948:	50ca      	str	r2, [r1, r3]
 810c94a:	b10a      	cbz	r2, 810c950 <__lshift+0xa4>
 810c94c:	f108 0602 	add.w	r6, r8, #2
 810c950:	3e01      	subs	r6, #1
 810c952:	4638      	mov	r0, r7
 810c954:	612e      	str	r6, [r5, #16]
 810c956:	4621      	mov	r1, r4
 810c958:	f7ff fd90 	bl	810c47c <_Bfree>
 810c95c:	4628      	mov	r0, r5
 810c95e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 810c962:	f842 0f04 	str.w	r0, [r2, #4]!
 810c966:	3301      	adds	r3, #1
 810c968:	e7c5      	b.n	810c8f6 <__lshift+0x4a>
 810c96a:	3904      	subs	r1, #4
 810c96c:	f853 2b04 	ldr.w	r2, [r3], #4
 810c970:	f841 2f04 	str.w	r2, [r1, #4]!
 810c974:	459c      	cmp	ip, r3
 810c976:	d8f9      	bhi.n	810c96c <__lshift+0xc0>
 810c978:	e7ea      	b.n	810c950 <__lshift+0xa4>
 810c97a:	bf00      	nop
 810c97c:	081af249 	.word	0x081af249
 810c980:	081af25a 	.word	0x081af25a

0810c984 <__mcmp>:
 810c984:	690a      	ldr	r2, [r1, #16]
 810c986:	4603      	mov	r3, r0
 810c988:	6900      	ldr	r0, [r0, #16]
 810c98a:	1a80      	subs	r0, r0, r2
 810c98c:	b530      	push	{r4, r5, lr}
 810c98e:	d10e      	bne.n	810c9ae <__mcmp+0x2a>
 810c990:	3314      	adds	r3, #20
 810c992:	3114      	adds	r1, #20
 810c994:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 810c998:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 810c99c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 810c9a0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 810c9a4:	4295      	cmp	r5, r2
 810c9a6:	d003      	beq.n	810c9b0 <__mcmp+0x2c>
 810c9a8:	d205      	bcs.n	810c9b6 <__mcmp+0x32>
 810c9aa:	f04f 30ff 	mov.w	r0, #4294967295
 810c9ae:	bd30      	pop	{r4, r5, pc}
 810c9b0:	42a3      	cmp	r3, r4
 810c9b2:	d3f3      	bcc.n	810c99c <__mcmp+0x18>
 810c9b4:	e7fb      	b.n	810c9ae <__mcmp+0x2a>
 810c9b6:	2001      	movs	r0, #1
 810c9b8:	e7f9      	b.n	810c9ae <__mcmp+0x2a>
	...

0810c9bc <__mdiff>:
 810c9bc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810c9c0:	4689      	mov	r9, r1
 810c9c2:	4606      	mov	r6, r0
 810c9c4:	4611      	mov	r1, r2
 810c9c6:	4648      	mov	r0, r9
 810c9c8:	4614      	mov	r4, r2
 810c9ca:	f7ff ffdb 	bl	810c984 <__mcmp>
 810c9ce:	1e05      	subs	r5, r0, #0
 810c9d0:	d112      	bne.n	810c9f8 <__mdiff+0x3c>
 810c9d2:	4629      	mov	r1, r5
 810c9d4:	4630      	mov	r0, r6
 810c9d6:	f7ff fd11 	bl	810c3fc <_Balloc>
 810c9da:	4602      	mov	r2, r0
 810c9dc:	b928      	cbnz	r0, 810c9ea <__mdiff+0x2e>
 810c9de:	4b3f      	ldr	r3, [pc, #252]	@ (810cadc <__mdiff+0x120>)
 810c9e0:	f240 2137 	movw	r1, #567	@ 0x237
 810c9e4:	483e      	ldr	r0, [pc, #248]	@ (810cae0 <__mdiff+0x124>)
 810c9e6:	f001 fc47 	bl	810e278 <__assert_func>
 810c9ea:	2301      	movs	r3, #1
 810c9ec:	e9c0 3504 	strd	r3, r5, [r0, #16]
 810c9f0:	4610      	mov	r0, r2
 810c9f2:	b003      	add	sp, #12
 810c9f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 810c9f8:	bfbc      	itt	lt
 810c9fa:	464b      	movlt	r3, r9
 810c9fc:	46a1      	movlt	r9, r4
 810c9fe:	4630      	mov	r0, r6
 810ca00:	f8d9 1004 	ldr.w	r1, [r9, #4]
 810ca04:	bfba      	itte	lt
 810ca06:	461c      	movlt	r4, r3
 810ca08:	2501      	movlt	r5, #1
 810ca0a:	2500      	movge	r5, #0
 810ca0c:	f7ff fcf6 	bl	810c3fc <_Balloc>
 810ca10:	4602      	mov	r2, r0
 810ca12:	b918      	cbnz	r0, 810ca1c <__mdiff+0x60>
 810ca14:	4b31      	ldr	r3, [pc, #196]	@ (810cadc <__mdiff+0x120>)
 810ca16:	f240 2145 	movw	r1, #581	@ 0x245
 810ca1a:	e7e3      	b.n	810c9e4 <__mdiff+0x28>
 810ca1c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 810ca20:	6926      	ldr	r6, [r4, #16]
 810ca22:	60c5      	str	r5, [r0, #12]
 810ca24:	f109 0310 	add.w	r3, r9, #16
 810ca28:	f109 0514 	add.w	r5, r9, #20
 810ca2c:	f104 0e14 	add.w	lr, r4, #20
 810ca30:	f100 0b14 	add.w	fp, r0, #20
 810ca34:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 810ca38:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 810ca3c:	9301      	str	r3, [sp, #4]
 810ca3e:	46d9      	mov	r9, fp
 810ca40:	f04f 0c00 	mov.w	ip, #0
 810ca44:	9b01      	ldr	r3, [sp, #4]
 810ca46:	f85e 0b04 	ldr.w	r0, [lr], #4
 810ca4a:	f853 af04 	ldr.w	sl, [r3, #4]!
 810ca4e:	9301      	str	r3, [sp, #4]
 810ca50:	fa1f f38a 	uxth.w	r3, sl
 810ca54:	4619      	mov	r1, r3
 810ca56:	b283      	uxth	r3, r0
 810ca58:	1acb      	subs	r3, r1, r3
 810ca5a:	0c00      	lsrs	r0, r0, #16
 810ca5c:	4463      	add	r3, ip
 810ca5e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 810ca62:	eb00 4023 	add.w	r0, r0, r3, asr #16
 810ca66:	b29b      	uxth	r3, r3
 810ca68:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 810ca6c:	4576      	cmp	r6, lr
 810ca6e:	f849 3b04 	str.w	r3, [r9], #4
 810ca72:	ea4f 4c20 	mov.w	ip, r0, asr #16
 810ca76:	d8e5      	bhi.n	810ca44 <__mdiff+0x88>
 810ca78:	1b33      	subs	r3, r6, r4
 810ca7a:	3b15      	subs	r3, #21
 810ca7c:	f023 0303 	bic.w	r3, r3, #3
 810ca80:	3415      	adds	r4, #21
 810ca82:	3304      	adds	r3, #4
 810ca84:	42a6      	cmp	r6, r4
 810ca86:	bf38      	it	cc
 810ca88:	2304      	movcc	r3, #4
 810ca8a:	441d      	add	r5, r3
 810ca8c:	445b      	add	r3, fp
 810ca8e:	461e      	mov	r6, r3
 810ca90:	462c      	mov	r4, r5
 810ca92:	4544      	cmp	r4, r8
 810ca94:	d30e      	bcc.n	810cab4 <__mdiff+0xf8>
 810ca96:	f108 0103 	add.w	r1, r8, #3
 810ca9a:	1b49      	subs	r1, r1, r5
 810ca9c:	f021 0103 	bic.w	r1, r1, #3
 810caa0:	3d03      	subs	r5, #3
 810caa2:	45a8      	cmp	r8, r5
 810caa4:	bf38      	it	cc
 810caa6:	2100      	movcc	r1, #0
 810caa8:	440b      	add	r3, r1
 810caaa:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 810caae:	b191      	cbz	r1, 810cad6 <__mdiff+0x11a>
 810cab0:	6117      	str	r7, [r2, #16]
 810cab2:	e79d      	b.n	810c9f0 <__mdiff+0x34>
 810cab4:	f854 1b04 	ldr.w	r1, [r4], #4
 810cab8:	46e6      	mov	lr, ip
 810caba:	0c08      	lsrs	r0, r1, #16
 810cabc:	fa1c fc81 	uxtah	ip, ip, r1
 810cac0:	4471      	add	r1, lr
 810cac2:	eb00 402c 	add.w	r0, r0, ip, asr #16
 810cac6:	b289      	uxth	r1, r1
 810cac8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 810cacc:	f846 1b04 	str.w	r1, [r6], #4
 810cad0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 810cad4:	e7dd      	b.n	810ca92 <__mdiff+0xd6>
 810cad6:	3f01      	subs	r7, #1
 810cad8:	e7e7      	b.n	810caaa <__mdiff+0xee>
 810cada:	bf00      	nop
 810cadc:	081af249 	.word	0x081af249
 810cae0:	081af25a 	.word	0x081af25a

0810cae4 <__ulp>:
 810cae4:	b082      	sub	sp, #8
 810cae6:	ed8d 0b00 	vstr	d0, [sp]
 810caea:	9a01      	ldr	r2, [sp, #4]
 810caec:	4b0f      	ldr	r3, [pc, #60]	@ (810cb2c <__ulp+0x48>)
 810caee:	4013      	ands	r3, r2
 810caf0:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 810caf4:	2b00      	cmp	r3, #0
 810caf6:	dc08      	bgt.n	810cb0a <__ulp+0x26>
 810caf8:	425b      	negs	r3, r3
 810cafa:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 810cafe:	ea4f 5223 	mov.w	r2, r3, asr #20
 810cb02:	da04      	bge.n	810cb0e <__ulp+0x2a>
 810cb04:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 810cb08:	4113      	asrs	r3, r2
 810cb0a:	2200      	movs	r2, #0
 810cb0c:	e008      	b.n	810cb20 <__ulp+0x3c>
 810cb0e:	f1a2 0314 	sub.w	r3, r2, #20
 810cb12:	2b1e      	cmp	r3, #30
 810cb14:	bfda      	itte	le
 810cb16:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 810cb1a:	40da      	lsrle	r2, r3
 810cb1c:	2201      	movgt	r2, #1
 810cb1e:	2300      	movs	r3, #0
 810cb20:	4619      	mov	r1, r3
 810cb22:	4610      	mov	r0, r2
 810cb24:	ec41 0b10 	vmov	d0, r0, r1
 810cb28:	b002      	add	sp, #8
 810cb2a:	4770      	bx	lr
 810cb2c:	7ff00000 	.word	0x7ff00000

0810cb30 <__b2d>:
 810cb30:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 810cb34:	6906      	ldr	r6, [r0, #16]
 810cb36:	f100 0814 	add.w	r8, r0, #20
 810cb3a:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 810cb3e:	1f37      	subs	r7, r6, #4
 810cb40:	f856 2c04 	ldr.w	r2, [r6, #-4]
 810cb44:	4610      	mov	r0, r2
 810cb46:	f7ff fd4b 	bl	810c5e0 <__hi0bits>
 810cb4a:	f1c0 0320 	rsb	r3, r0, #32
 810cb4e:	280a      	cmp	r0, #10
 810cb50:	600b      	str	r3, [r1, #0]
 810cb52:	491b      	ldr	r1, [pc, #108]	@ (810cbc0 <__b2d+0x90>)
 810cb54:	dc15      	bgt.n	810cb82 <__b2d+0x52>
 810cb56:	f1c0 0c0b 	rsb	ip, r0, #11
 810cb5a:	fa22 f30c 	lsr.w	r3, r2, ip
 810cb5e:	45b8      	cmp	r8, r7
 810cb60:	ea43 0501 	orr.w	r5, r3, r1
 810cb64:	bf34      	ite	cc
 810cb66:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 810cb6a:	2300      	movcs	r3, #0
 810cb6c:	3015      	adds	r0, #21
 810cb6e:	fa02 f000 	lsl.w	r0, r2, r0
 810cb72:	fa23 f30c 	lsr.w	r3, r3, ip
 810cb76:	4303      	orrs	r3, r0
 810cb78:	461c      	mov	r4, r3
 810cb7a:	ec45 4b10 	vmov	d0, r4, r5
 810cb7e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 810cb82:	45b8      	cmp	r8, r7
 810cb84:	bf3a      	itte	cc
 810cb86:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 810cb8a:	f1a6 0708 	subcc.w	r7, r6, #8
 810cb8e:	2300      	movcs	r3, #0
 810cb90:	380b      	subs	r0, #11
 810cb92:	d012      	beq.n	810cbba <__b2d+0x8a>
 810cb94:	f1c0 0120 	rsb	r1, r0, #32
 810cb98:	fa23 f401 	lsr.w	r4, r3, r1
 810cb9c:	4082      	lsls	r2, r0
 810cb9e:	4322      	orrs	r2, r4
 810cba0:	4547      	cmp	r7, r8
 810cba2:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 810cba6:	bf8c      	ite	hi
 810cba8:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 810cbac:	2200      	movls	r2, #0
 810cbae:	4083      	lsls	r3, r0
 810cbb0:	40ca      	lsrs	r2, r1
 810cbb2:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 810cbb6:	4313      	orrs	r3, r2
 810cbb8:	e7de      	b.n	810cb78 <__b2d+0x48>
 810cbba:	ea42 0501 	orr.w	r5, r2, r1
 810cbbe:	e7db      	b.n	810cb78 <__b2d+0x48>
 810cbc0:	3ff00000 	.word	0x3ff00000

0810cbc4 <__d2b>:
 810cbc4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 810cbc8:	460f      	mov	r7, r1
 810cbca:	2101      	movs	r1, #1
 810cbcc:	ec59 8b10 	vmov	r8, r9, d0
 810cbd0:	4616      	mov	r6, r2
 810cbd2:	f7ff fc13 	bl	810c3fc <_Balloc>
 810cbd6:	4604      	mov	r4, r0
 810cbd8:	b930      	cbnz	r0, 810cbe8 <__d2b+0x24>
 810cbda:	4602      	mov	r2, r0
 810cbdc:	4b23      	ldr	r3, [pc, #140]	@ (810cc6c <__d2b+0xa8>)
 810cbde:	4824      	ldr	r0, [pc, #144]	@ (810cc70 <__d2b+0xac>)
 810cbe0:	f240 310f 	movw	r1, #783	@ 0x30f
 810cbe4:	f001 fb48 	bl	810e278 <__assert_func>
 810cbe8:	f3c9 550a 	ubfx	r5, r9, #20, #11
 810cbec:	f3c9 0313 	ubfx	r3, r9, #0, #20
 810cbf0:	b10d      	cbz	r5, 810cbf6 <__d2b+0x32>
 810cbf2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 810cbf6:	9301      	str	r3, [sp, #4]
 810cbf8:	f1b8 0300 	subs.w	r3, r8, #0
 810cbfc:	d023      	beq.n	810cc46 <__d2b+0x82>
 810cbfe:	4668      	mov	r0, sp
 810cc00:	9300      	str	r3, [sp, #0]
 810cc02:	f7ff fd0c 	bl	810c61e <__lo0bits>
 810cc06:	e9dd 1200 	ldrd	r1, r2, [sp]
 810cc0a:	b1d0      	cbz	r0, 810cc42 <__d2b+0x7e>
 810cc0c:	f1c0 0320 	rsb	r3, r0, #32
 810cc10:	fa02 f303 	lsl.w	r3, r2, r3
 810cc14:	430b      	orrs	r3, r1
 810cc16:	40c2      	lsrs	r2, r0
 810cc18:	6163      	str	r3, [r4, #20]
 810cc1a:	9201      	str	r2, [sp, #4]
 810cc1c:	9b01      	ldr	r3, [sp, #4]
 810cc1e:	61a3      	str	r3, [r4, #24]
 810cc20:	2b00      	cmp	r3, #0
 810cc22:	bf0c      	ite	eq
 810cc24:	2201      	moveq	r2, #1
 810cc26:	2202      	movne	r2, #2
 810cc28:	6122      	str	r2, [r4, #16]
 810cc2a:	b1a5      	cbz	r5, 810cc56 <__d2b+0x92>
 810cc2c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 810cc30:	4405      	add	r5, r0
 810cc32:	603d      	str	r5, [r7, #0]
 810cc34:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 810cc38:	6030      	str	r0, [r6, #0]
 810cc3a:	4620      	mov	r0, r4
 810cc3c:	b003      	add	sp, #12
 810cc3e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 810cc42:	6161      	str	r1, [r4, #20]
 810cc44:	e7ea      	b.n	810cc1c <__d2b+0x58>
 810cc46:	a801      	add	r0, sp, #4
 810cc48:	f7ff fce9 	bl	810c61e <__lo0bits>
 810cc4c:	9b01      	ldr	r3, [sp, #4]
 810cc4e:	6163      	str	r3, [r4, #20]
 810cc50:	3020      	adds	r0, #32
 810cc52:	2201      	movs	r2, #1
 810cc54:	e7e8      	b.n	810cc28 <__d2b+0x64>
 810cc56:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 810cc5a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 810cc5e:	6038      	str	r0, [r7, #0]
 810cc60:	6918      	ldr	r0, [r3, #16]
 810cc62:	f7ff fcbd 	bl	810c5e0 <__hi0bits>
 810cc66:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 810cc6a:	e7e5      	b.n	810cc38 <__d2b+0x74>
 810cc6c:	081af249 	.word	0x081af249
 810cc70:	081af25a 	.word	0x081af25a

0810cc74 <__ratio>:
 810cc74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810cc78:	b085      	sub	sp, #20
 810cc7a:	e9cd 1000 	strd	r1, r0, [sp]
 810cc7e:	a902      	add	r1, sp, #8
 810cc80:	f7ff ff56 	bl	810cb30 <__b2d>
 810cc84:	9800      	ldr	r0, [sp, #0]
 810cc86:	a903      	add	r1, sp, #12
 810cc88:	ec55 4b10 	vmov	r4, r5, d0
 810cc8c:	f7ff ff50 	bl	810cb30 <__b2d>
 810cc90:	9b01      	ldr	r3, [sp, #4]
 810cc92:	6919      	ldr	r1, [r3, #16]
 810cc94:	9b00      	ldr	r3, [sp, #0]
 810cc96:	691b      	ldr	r3, [r3, #16]
 810cc98:	1ac9      	subs	r1, r1, r3
 810cc9a:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 810cc9e:	1a9b      	subs	r3, r3, r2
 810cca0:	ec5b ab10 	vmov	sl, fp, d0
 810cca4:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 810cca8:	2b00      	cmp	r3, #0
 810ccaa:	bfce      	itee	gt
 810ccac:	462a      	movgt	r2, r5
 810ccae:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 810ccb2:	465a      	movle	r2, fp
 810ccb4:	462f      	mov	r7, r5
 810ccb6:	46d9      	mov	r9, fp
 810ccb8:	bfcc      	ite	gt
 810ccba:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 810ccbe:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 810ccc2:	464b      	mov	r3, r9
 810ccc4:	4652      	mov	r2, sl
 810ccc6:	4620      	mov	r0, r4
 810ccc8:	4639      	mov	r1, r7
 810ccca:	f7f3 fe47 	bl	810095c <__aeabi_ddiv>
 810ccce:	ec41 0b10 	vmov	d0, r0, r1
 810ccd2:	b005      	add	sp, #20
 810ccd4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0810ccd8 <__copybits>:
 810ccd8:	3901      	subs	r1, #1
 810ccda:	b570      	push	{r4, r5, r6, lr}
 810ccdc:	1149      	asrs	r1, r1, #5
 810ccde:	6914      	ldr	r4, [r2, #16]
 810cce0:	3101      	adds	r1, #1
 810cce2:	f102 0314 	add.w	r3, r2, #20
 810cce6:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 810ccea:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 810ccee:	1f05      	subs	r5, r0, #4
 810ccf0:	42a3      	cmp	r3, r4
 810ccf2:	d30c      	bcc.n	810cd0e <__copybits+0x36>
 810ccf4:	1aa3      	subs	r3, r4, r2
 810ccf6:	3b11      	subs	r3, #17
 810ccf8:	f023 0303 	bic.w	r3, r3, #3
 810ccfc:	3211      	adds	r2, #17
 810ccfe:	42a2      	cmp	r2, r4
 810cd00:	bf88      	it	hi
 810cd02:	2300      	movhi	r3, #0
 810cd04:	4418      	add	r0, r3
 810cd06:	2300      	movs	r3, #0
 810cd08:	4288      	cmp	r0, r1
 810cd0a:	d305      	bcc.n	810cd18 <__copybits+0x40>
 810cd0c:	bd70      	pop	{r4, r5, r6, pc}
 810cd0e:	f853 6b04 	ldr.w	r6, [r3], #4
 810cd12:	f845 6f04 	str.w	r6, [r5, #4]!
 810cd16:	e7eb      	b.n	810ccf0 <__copybits+0x18>
 810cd18:	f840 3b04 	str.w	r3, [r0], #4
 810cd1c:	e7f4      	b.n	810cd08 <__copybits+0x30>

0810cd1e <__any_on>:
 810cd1e:	f100 0214 	add.w	r2, r0, #20
 810cd22:	6900      	ldr	r0, [r0, #16]
 810cd24:	114b      	asrs	r3, r1, #5
 810cd26:	4298      	cmp	r0, r3
 810cd28:	b510      	push	{r4, lr}
 810cd2a:	db11      	blt.n	810cd50 <__any_on+0x32>
 810cd2c:	dd0a      	ble.n	810cd44 <__any_on+0x26>
 810cd2e:	f011 011f 	ands.w	r1, r1, #31
 810cd32:	d007      	beq.n	810cd44 <__any_on+0x26>
 810cd34:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 810cd38:	fa24 f001 	lsr.w	r0, r4, r1
 810cd3c:	fa00 f101 	lsl.w	r1, r0, r1
 810cd40:	428c      	cmp	r4, r1
 810cd42:	d10b      	bne.n	810cd5c <__any_on+0x3e>
 810cd44:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 810cd48:	4293      	cmp	r3, r2
 810cd4a:	d803      	bhi.n	810cd54 <__any_on+0x36>
 810cd4c:	2000      	movs	r0, #0
 810cd4e:	bd10      	pop	{r4, pc}
 810cd50:	4603      	mov	r3, r0
 810cd52:	e7f7      	b.n	810cd44 <__any_on+0x26>
 810cd54:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 810cd58:	2900      	cmp	r1, #0
 810cd5a:	d0f5      	beq.n	810cd48 <__any_on+0x2a>
 810cd5c:	2001      	movs	r0, #1
 810cd5e:	e7f6      	b.n	810cd4e <__any_on+0x30>

0810cd60 <_malloc_usable_size_r>:
 810cd60:	f851 3c04 	ldr.w	r3, [r1, #-4]
 810cd64:	1f18      	subs	r0, r3, #4
 810cd66:	2b00      	cmp	r3, #0
 810cd68:	bfbc      	itt	lt
 810cd6a:	580b      	ldrlt	r3, [r1, r0]
 810cd6c:	18c0      	addlt	r0, r0, r3
 810cd6e:	4770      	bx	lr

0810cd70 <sulp>:
 810cd70:	b570      	push	{r4, r5, r6, lr}
 810cd72:	4604      	mov	r4, r0
 810cd74:	460d      	mov	r5, r1
 810cd76:	ec45 4b10 	vmov	d0, r4, r5
 810cd7a:	4616      	mov	r6, r2
 810cd7c:	f7ff feb2 	bl	810cae4 <__ulp>
 810cd80:	ec51 0b10 	vmov	r0, r1, d0
 810cd84:	b17e      	cbz	r6, 810cda6 <sulp+0x36>
 810cd86:	f3c5 530a 	ubfx	r3, r5, #20, #11
 810cd8a:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 810cd8e:	2b00      	cmp	r3, #0
 810cd90:	dd09      	ble.n	810cda6 <sulp+0x36>
 810cd92:	051b      	lsls	r3, r3, #20
 810cd94:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 810cd98:	2400      	movs	r4, #0
 810cd9a:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 810cd9e:	4622      	mov	r2, r4
 810cda0:	462b      	mov	r3, r5
 810cda2:	f7f3 fcb1 	bl	8100708 <__aeabi_dmul>
 810cda6:	ec41 0b10 	vmov	d0, r0, r1
 810cdaa:	bd70      	pop	{r4, r5, r6, pc}
 810cdac:	0000      	movs	r0, r0
	...

0810cdb0 <_strtod_l>:
 810cdb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810cdb4:	b09f      	sub	sp, #124	@ 0x7c
 810cdb6:	460c      	mov	r4, r1
 810cdb8:	9217      	str	r2, [sp, #92]	@ 0x5c
 810cdba:	2200      	movs	r2, #0
 810cdbc:	921a      	str	r2, [sp, #104]	@ 0x68
 810cdbe:	9005      	str	r0, [sp, #20]
 810cdc0:	f04f 0a00 	mov.w	sl, #0
 810cdc4:	f04f 0b00 	mov.w	fp, #0
 810cdc8:	460a      	mov	r2, r1
 810cdca:	9219      	str	r2, [sp, #100]	@ 0x64
 810cdcc:	7811      	ldrb	r1, [r2, #0]
 810cdce:	292b      	cmp	r1, #43	@ 0x2b
 810cdd0:	d04a      	beq.n	810ce68 <_strtod_l+0xb8>
 810cdd2:	d838      	bhi.n	810ce46 <_strtod_l+0x96>
 810cdd4:	290d      	cmp	r1, #13
 810cdd6:	d832      	bhi.n	810ce3e <_strtod_l+0x8e>
 810cdd8:	2908      	cmp	r1, #8
 810cdda:	d832      	bhi.n	810ce42 <_strtod_l+0x92>
 810cddc:	2900      	cmp	r1, #0
 810cdde:	d03b      	beq.n	810ce58 <_strtod_l+0xa8>
 810cde0:	2200      	movs	r2, #0
 810cde2:	920b      	str	r2, [sp, #44]	@ 0x2c
 810cde4:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 810cde6:	782a      	ldrb	r2, [r5, #0]
 810cde8:	2a30      	cmp	r2, #48	@ 0x30
 810cdea:	f040 80b3 	bne.w	810cf54 <_strtod_l+0x1a4>
 810cdee:	786a      	ldrb	r2, [r5, #1]
 810cdf0:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 810cdf4:	2a58      	cmp	r2, #88	@ 0x58
 810cdf6:	d16e      	bne.n	810ced6 <_strtod_l+0x126>
 810cdf8:	9302      	str	r3, [sp, #8]
 810cdfa:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 810cdfc:	9301      	str	r3, [sp, #4]
 810cdfe:	ab1a      	add	r3, sp, #104	@ 0x68
 810ce00:	9300      	str	r3, [sp, #0]
 810ce02:	4a8e      	ldr	r2, [pc, #568]	@ (810d03c <_strtod_l+0x28c>)
 810ce04:	9805      	ldr	r0, [sp, #20]
 810ce06:	ab1b      	add	r3, sp, #108	@ 0x6c
 810ce08:	a919      	add	r1, sp, #100	@ 0x64
 810ce0a:	f001 facf 	bl	810e3ac <__gethex>
 810ce0e:	f010 060f 	ands.w	r6, r0, #15
 810ce12:	4604      	mov	r4, r0
 810ce14:	d005      	beq.n	810ce22 <_strtod_l+0x72>
 810ce16:	2e06      	cmp	r6, #6
 810ce18:	d128      	bne.n	810ce6c <_strtod_l+0xbc>
 810ce1a:	3501      	adds	r5, #1
 810ce1c:	2300      	movs	r3, #0
 810ce1e:	9519      	str	r5, [sp, #100]	@ 0x64
 810ce20:	930b      	str	r3, [sp, #44]	@ 0x2c
 810ce22:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 810ce24:	2b00      	cmp	r3, #0
 810ce26:	f040 858e 	bne.w	810d946 <_strtod_l+0xb96>
 810ce2a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 810ce2c:	b1cb      	cbz	r3, 810ce62 <_strtod_l+0xb2>
 810ce2e:	4652      	mov	r2, sl
 810ce30:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 810ce34:	ec43 2b10 	vmov	d0, r2, r3
 810ce38:	b01f      	add	sp, #124	@ 0x7c
 810ce3a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 810ce3e:	2920      	cmp	r1, #32
 810ce40:	d1ce      	bne.n	810cde0 <_strtod_l+0x30>
 810ce42:	3201      	adds	r2, #1
 810ce44:	e7c1      	b.n	810cdca <_strtod_l+0x1a>
 810ce46:	292d      	cmp	r1, #45	@ 0x2d
 810ce48:	d1ca      	bne.n	810cde0 <_strtod_l+0x30>
 810ce4a:	2101      	movs	r1, #1
 810ce4c:	910b      	str	r1, [sp, #44]	@ 0x2c
 810ce4e:	1c51      	adds	r1, r2, #1
 810ce50:	9119      	str	r1, [sp, #100]	@ 0x64
 810ce52:	7852      	ldrb	r2, [r2, #1]
 810ce54:	2a00      	cmp	r2, #0
 810ce56:	d1c5      	bne.n	810cde4 <_strtod_l+0x34>
 810ce58:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 810ce5a:	9419      	str	r4, [sp, #100]	@ 0x64
 810ce5c:	2b00      	cmp	r3, #0
 810ce5e:	f040 8570 	bne.w	810d942 <_strtod_l+0xb92>
 810ce62:	4652      	mov	r2, sl
 810ce64:	465b      	mov	r3, fp
 810ce66:	e7e5      	b.n	810ce34 <_strtod_l+0x84>
 810ce68:	2100      	movs	r1, #0
 810ce6a:	e7ef      	b.n	810ce4c <_strtod_l+0x9c>
 810ce6c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 810ce6e:	b13a      	cbz	r2, 810ce80 <_strtod_l+0xd0>
 810ce70:	2135      	movs	r1, #53	@ 0x35
 810ce72:	a81c      	add	r0, sp, #112	@ 0x70
 810ce74:	f7ff ff30 	bl	810ccd8 <__copybits>
 810ce78:	991a      	ldr	r1, [sp, #104]	@ 0x68
 810ce7a:	9805      	ldr	r0, [sp, #20]
 810ce7c:	f7ff fafe 	bl	810c47c <_Bfree>
 810ce80:	3e01      	subs	r6, #1
 810ce82:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 810ce84:	2e04      	cmp	r6, #4
 810ce86:	d806      	bhi.n	810ce96 <_strtod_l+0xe6>
 810ce88:	e8df f006 	tbb	[pc, r6]
 810ce8c:	201d0314 	.word	0x201d0314
 810ce90:	14          	.byte	0x14
 810ce91:	00          	.byte	0x00
 810ce92:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 810ce96:	05e1      	lsls	r1, r4, #23
 810ce98:	bf48      	it	mi
 810ce9a:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 810ce9e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 810cea2:	0d1b      	lsrs	r3, r3, #20
 810cea4:	051b      	lsls	r3, r3, #20
 810cea6:	2b00      	cmp	r3, #0
 810cea8:	d1bb      	bne.n	810ce22 <_strtod_l+0x72>
 810ceaa:	f7fe fbcd 	bl	810b648 <__errno>
 810ceae:	2322      	movs	r3, #34	@ 0x22
 810ceb0:	6003      	str	r3, [r0, #0]
 810ceb2:	e7b6      	b.n	810ce22 <_strtod_l+0x72>
 810ceb4:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 810ceb8:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 810cebc:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 810cec0:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 810cec4:	e7e7      	b.n	810ce96 <_strtod_l+0xe6>
 810cec6:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 810d044 <_strtod_l+0x294>
 810ceca:	e7e4      	b.n	810ce96 <_strtod_l+0xe6>
 810cecc:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 810ced0:	f04f 3aff 	mov.w	sl, #4294967295
 810ced4:	e7df      	b.n	810ce96 <_strtod_l+0xe6>
 810ced6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 810ced8:	1c5a      	adds	r2, r3, #1
 810ceda:	9219      	str	r2, [sp, #100]	@ 0x64
 810cedc:	785b      	ldrb	r3, [r3, #1]
 810cede:	2b30      	cmp	r3, #48	@ 0x30
 810cee0:	d0f9      	beq.n	810ced6 <_strtod_l+0x126>
 810cee2:	2b00      	cmp	r3, #0
 810cee4:	d09d      	beq.n	810ce22 <_strtod_l+0x72>
 810cee6:	2301      	movs	r3, #1
 810cee8:	9309      	str	r3, [sp, #36]	@ 0x24
 810ceea:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 810ceec:	930c      	str	r3, [sp, #48]	@ 0x30
 810ceee:	2300      	movs	r3, #0
 810cef0:	9308      	str	r3, [sp, #32]
 810cef2:	930a      	str	r3, [sp, #40]	@ 0x28
 810cef4:	461f      	mov	r7, r3
 810cef6:	220a      	movs	r2, #10
 810cef8:	9819      	ldr	r0, [sp, #100]	@ 0x64
 810cefa:	7805      	ldrb	r5, [r0, #0]
 810cefc:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 810cf00:	b2d9      	uxtb	r1, r3
 810cf02:	2909      	cmp	r1, #9
 810cf04:	d928      	bls.n	810cf58 <_strtod_l+0x1a8>
 810cf06:	494e      	ldr	r1, [pc, #312]	@ (810d040 <_strtod_l+0x290>)
 810cf08:	2201      	movs	r2, #1
 810cf0a:	f001 f979 	bl	810e200 <strncmp>
 810cf0e:	2800      	cmp	r0, #0
 810cf10:	d032      	beq.n	810cf78 <_strtod_l+0x1c8>
 810cf12:	2000      	movs	r0, #0
 810cf14:	462a      	mov	r2, r5
 810cf16:	4681      	mov	r9, r0
 810cf18:	463d      	mov	r5, r7
 810cf1a:	4603      	mov	r3, r0
 810cf1c:	2a65      	cmp	r2, #101	@ 0x65
 810cf1e:	d001      	beq.n	810cf24 <_strtod_l+0x174>
 810cf20:	2a45      	cmp	r2, #69	@ 0x45
 810cf22:	d114      	bne.n	810cf4e <_strtod_l+0x19e>
 810cf24:	b91d      	cbnz	r5, 810cf2e <_strtod_l+0x17e>
 810cf26:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 810cf28:	4302      	orrs	r2, r0
 810cf2a:	d095      	beq.n	810ce58 <_strtod_l+0xa8>
 810cf2c:	2500      	movs	r5, #0
 810cf2e:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 810cf30:	1c62      	adds	r2, r4, #1
 810cf32:	9219      	str	r2, [sp, #100]	@ 0x64
 810cf34:	7862      	ldrb	r2, [r4, #1]
 810cf36:	2a2b      	cmp	r2, #43	@ 0x2b
 810cf38:	d077      	beq.n	810d02a <_strtod_l+0x27a>
 810cf3a:	2a2d      	cmp	r2, #45	@ 0x2d
 810cf3c:	d07b      	beq.n	810d036 <_strtod_l+0x286>
 810cf3e:	f04f 0c00 	mov.w	ip, #0
 810cf42:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 810cf46:	2909      	cmp	r1, #9
 810cf48:	f240 8082 	bls.w	810d050 <_strtod_l+0x2a0>
 810cf4c:	9419      	str	r4, [sp, #100]	@ 0x64
 810cf4e:	f04f 0800 	mov.w	r8, #0
 810cf52:	e0a2      	b.n	810d09a <_strtod_l+0x2ea>
 810cf54:	2300      	movs	r3, #0
 810cf56:	e7c7      	b.n	810cee8 <_strtod_l+0x138>
 810cf58:	2f08      	cmp	r7, #8
 810cf5a:	bfd5      	itete	le
 810cf5c:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 810cf5e:	9908      	ldrgt	r1, [sp, #32]
 810cf60:	fb02 3301 	mlale	r3, r2, r1, r3
 810cf64:	fb02 3301 	mlagt	r3, r2, r1, r3
 810cf68:	f100 0001 	add.w	r0, r0, #1
 810cf6c:	bfd4      	ite	le
 810cf6e:	930a      	strle	r3, [sp, #40]	@ 0x28
 810cf70:	9308      	strgt	r3, [sp, #32]
 810cf72:	3701      	adds	r7, #1
 810cf74:	9019      	str	r0, [sp, #100]	@ 0x64
 810cf76:	e7bf      	b.n	810cef8 <_strtod_l+0x148>
 810cf78:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 810cf7a:	1c5a      	adds	r2, r3, #1
 810cf7c:	9219      	str	r2, [sp, #100]	@ 0x64
 810cf7e:	785a      	ldrb	r2, [r3, #1]
 810cf80:	b37f      	cbz	r7, 810cfe2 <_strtod_l+0x232>
 810cf82:	4681      	mov	r9, r0
 810cf84:	463d      	mov	r5, r7
 810cf86:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 810cf8a:	2b09      	cmp	r3, #9
 810cf8c:	d912      	bls.n	810cfb4 <_strtod_l+0x204>
 810cf8e:	2301      	movs	r3, #1
 810cf90:	e7c4      	b.n	810cf1c <_strtod_l+0x16c>
 810cf92:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 810cf94:	1c5a      	adds	r2, r3, #1
 810cf96:	9219      	str	r2, [sp, #100]	@ 0x64
 810cf98:	785a      	ldrb	r2, [r3, #1]
 810cf9a:	3001      	adds	r0, #1
 810cf9c:	2a30      	cmp	r2, #48	@ 0x30
 810cf9e:	d0f8      	beq.n	810cf92 <_strtod_l+0x1e2>
 810cfa0:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 810cfa4:	2b08      	cmp	r3, #8
 810cfa6:	f200 84d3 	bhi.w	810d950 <_strtod_l+0xba0>
 810cfaa:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 810cfac:	930c      	str	r3, [sp, #48]	@ 0x30
 810cfae:	4681      	mov	r9, r0
 810cfb0:	2000      	movs	r0, #0
 810cfb2:	4605      	mov	r5, r0
 810cfb4:	3a30      	subs	r2, #48	@ 0x30
 810cfb6:	f100 0301 	add.w	r3, r0, #1
 810cfba:	d02a      	beq.n	810d012 <_strtod_l+0x262>
 810cfbc:	4499      	add	r9, r3
 810cfbe:	eb00 0c05 	add.w	ip, r0, r5
 810cfc2:	462b      	mov	r3, r5
 810cfc4:	210a      	movs	r1, #10
 810cfc6:	4563      	cmp	r3, ip
 810cfc8:	d10d      	bne.n	810cfe6 <_strtod_l+0x236>
 810cfca:	1c69      	adds	r1, r5, #1
 810cfcc:	4401      	add	r1, r0
 810cfce:	4428      	add	r0, r5
 810cfd0:	2808      	cmp	r0, #8
 810cfd2:	dc16      	bgt.n	810d002 <_strtod_l+0x252>
 810cfd4:	980a      	ldr	r0, [sp, #40]	@ 0x28
 810cfd6:	230a      	movs	r3, #10
 810cfd8:	fb03 2300 	mla	r3, r3, r0, r2
 810cfdc:	930a      	str	r3, [sp, #40]	@ 0x28
 810cfde:	2300      	movs	r3, #0
 810cfe0:	e018      	b.n	810d014 <_strtod_l+0x264>
 810cfe2:	4638      	mov	r0, r7
 810cfe4:	e7da      	b.n	810cf9c <_strtod_l+0x1ec>
 810cfe6:	2b08      	cmp	r3, #8
 810cfe8:	f103 0301 	add.w	r3, r3, #1
 810cfec:	dc03      	bgt.n	810cff6 <_strtod_l+0x246>
 810cfee:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 810cff0:	434e      	muls	r6, r1
 810cff2:	960a      	str	r6, [sp, #40]	@ 0x28
 810cff4:	e7e7      	b.n	810cfc6 <_strtod_l+0x216>
 810cff6:	2b10      	cmp	r3, #16
 810cff8:	bfde      	ittt	le
 810cffa:	9e08      	ldrle	r6, [sp, #32]
 810cffc:	434e      	mulle	r6, r1
 810cffe:	9608      	strle	r6, [sp, #32]
 810d000:	e7e1      	b.n	810cfc6 <_strtod_l+0x216>
 810d002:	280f      	cmp	r0, #15
 810d004:	dceb      	bgt.n	810cfde <_strtod_l+0x22e>
 810d006:	9808      	ldr	r0, [sp, #32]
 810d008:	230a      	movs	r3, #10
 810d00a:	fb03 2300 	mla	r3, r3, r0, r2
 810d00e:	9308      	str	r3, [sp, #32]
 810d010:	e7e5      	b.n	810cfde <_strtod_l+0x22e>
 810d012:	4629      	mov	r1, r5
 810d014:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 810d016:	1c50      	adds	r0, r2, #1
 810d018:	9019      	str	r0, [sp, #100]	@ 0x64
 810d01a:	7852      	ldrb	r2, [r2, #1]
 810d01c:	4618      	mov	r0, r3
 810d01e:	460d      	mov	r5, r1
 810d020:	e7b1      	b.n	810cf86 <_strtod_l+0x1d6>
 810d022:	f04f 0900 	mov.w	r9, #0
 810d026:	2301      	movs	r3, #1
 810d028:	e77d      	b.n	810cf26 <_strtod_l+0x176>
 810d02a:	f04f 0c00 	mov.w	ip, #0
 810d02e:	1ca2      	adds	r2, r4, #2
 810d030:	9219      	str	r2, [sp, #100]	@ 0x64
 810d032:	78a2      	ldrb	r2, [r4, #2]
 810d034:	e785      	b.n	810cf42 <_strtod_l+0x192>
 810d036:	f04f 0c01 	mov.w	ip, #1
 810d03a:	e7f8      	b.n	810d02e <_strtod_l+0x27e>
 810d03c:	081af3c8 	.word	0x081af3c8
 810d040:	081af3b0 	.word	0x081af3b0
 810d044:	7ff00000 	.word	0x7ff00000
 810d048:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 810d04a:	1c51      	adds	r1, r2, #1
 810d04c:	9119      	str	r1, [sp, #100]	@ 0x64
 810d04e:	7852      	ldrb	r2, [r2, #1]
 810d050:	2a30      	cmp	r2, #48	@ 0x30
 810d052:	d0f9      	beq.n	810d048 <_strtod_l+0x298>
 810d054:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 810d058:	2908      	cmp	r1, #8
 810d05a:	f63f af78 	bhi.w	810cf4e <_strtod_l+0x19e>
 810d05e:	3a30      	subs	r2, #48	@ 0x30
 810d060:	920e      	str	r2, [sp, #56]	@ 0x38
 810d062:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 810d064:	920f      	str	r2, [sp, #60]	@ 0x3c
 810d066:	f04f 080a 	mov.w	r8, #10
 810d06a:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 810d06c:	1c56      	adds	r6, r2, #1
 810d06e:	9619      	str	r6, [sp, #100]	@ 0x64
 810d070:	7852      	ldrb	r2, [r2, #1]
 810d072:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 810d076:	f1be 0f09 	cmp.w	lr, #9
 810d07a:	d939      	bls.n	810d0f0 <_strtod_l+0x340>
 810d07c:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 810d07e:	1a76      	subs	r6, r6, r1
 810d080:	2e08      	cmp	r6, #8
 810d082:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 810d086:	dc03      	bgt.n	810d090 <_strtod_l+0x2e0>
 810d088:	990e      	ldr	r1, [sp, #56]	@ 0x38
 810d08a:	4588      	cmp	r8, r1
 810d08c:	bfa8      	it	ge
 810d08e:	4688      	movge	r8, r1
 810d090:	f1bc 0f00 	cmp.w	ip, #0
 810d094:	d001      	beq.n	810d09a <_strtod_l+0x2ea>
 810d096:	f1c8 0800 	rsb	r8, r8, #0
 810d09a:	2d00      	cmp	r5, #0
 810d09c:	d14e      	bne.n	810d13c <_strtod_l+0x38c>
 810d09e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 810d0a0:	4308      	orrs	r0, r1
 810d0a2:	f47f aebe 	bne.w	810ce22 <_strtod_l+0x72>
 810d0a6:	2b00      	cmp	r3, #0
 810d0a8:	f47f aed6 	bne.w	810ce58 <_strtod_l+0xa8>
 810d0ac:	2a69      	cmp	r2, #105	@ 0x69
 810d0ae:	d028      	beq.n	810d102 <_strtod_l+0x352>
 810d0b0:	dc25      	bgt.n	810d0fe <_strtod_l+0x34e>
 810d0b2:	2a49      	cmp	r2, #73	@ 0x49
 810d0b4:	d025      	beq.n	810d102 <_strtod_l+0x352>
 810d0b6:	2a4e      	cmp	r2, #78	@ 0x4e
 810d0b8:	f47f aece 	bne.w	810ce58 <_strtod_l+0xa8>
 810d0bc:	499b      	ldr	r1, [pc, #620]	@ (810d32c <_strtod_l+0x57c>)
 810d0be:	a819      	add	r0, sp, #100	@ 0x64
 810d0c0:	f001 fb96 	bl	810e7f0 <__match>
 810d0c4:	2800      	cmp	r0, #0
 810d0c6:	f43f aec7 	beq.w	810ce58 <_strtod_l+0xa8>
 810d0ca:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 810d0cc:	781b      	ldrb	r3, [r3, #0]
 810d0ce:	2b28      	cmp	r3, #40	@ 0x28
 810d0d0:	d12e      	bne.n	810d130 <_strtod_l+0x380>
 810d0d2:	4997      	ldr	r1, [pc, #604]	@ (810d330 <_strtod_l+0x580>)
 810d0d4:	aa1c      	add	r2, sp, #112	@ 0x70
 810d0d6:	a819      	add	r0, sp, #100	@ 0x64
 810d0d8:	f001 fb9e 	bl	810e818 <__hexnan>
 810d0dc:	2805      	cmp	r0, #5
 810d0de:	d127      	bne.n	810d130 <_strtod_l+0x380>
 810d0e0:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 810d0e2:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 810d0e6:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 810d0ea:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 810d0ee:	e698      	b.n	810ce22 <_strtod_l+0x72>
 810d0f0:	990e      	ldr	r1, [sp, #56]	@ 0x38
 810d0f2:	fb08 2101 	mla	r1, r8, r1, r2
 810d0f6:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 810d0fa:	920e      	str	r2, [sp, #56]	@ 0x38
 810d0fc:	e7b5      	b.n	810d06a <_strtod_l+0x2ba>
 810d0fe:	2a6e      	cmp	r2, #110	@ 0x6e
 810d100:	e7da      	b.n	810d0b8 <_strtod_l+0x308>
 810d102:	498c      	ldr	r1, [pc, #560]	@ (810d334 <_strtod_l+0x584>)
 810d104:	a819      	add	r0, sp, #100	@ 0x64
 810d106:	f001 fb73 	bl	810e7f0 <__match>
 810d10a:	2800      	cmp	r0, #0
 810d10c:	f43f aea4 	beq.w	810ce58 <_strtod_l+0xa8>
 810d110:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 810d112:	4989      	ldr	r1, [pc, #548]	@ (810d338 <_strtod_l+0x588>)
 810d114:	3b01      	subs	r3, #1
 810d116:	a819      	add	r0, sp, #100	@ 0x64
 810d118:	9319      	str	r3, [sp, #100]	@ 0x64
 810d11a:	f001 fb69 	bl	810e7f0 <__match>
 810d11e:	b910      	cbnz	r0, 810d126 <_strtod_l+0x376>
 810d120:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 810d122:	3301      	adds	r3, #1
 810d124:	9319      	str	r3, [sp, #100]	@ 0x64
 810d126:	f8df b220 	ldr.w	fp, [pc, #544]	@ 810d348 <_strtod_l+0x598>
 810d12a:	f04f 0a00 	mov.w	sl, #0
 810d12e:	e678      	b.n	810ce22 <_strtod_l+0x72>
 810d130:	4882      	ldr	r0, [pc, #520]	@ (810d33c <_strtod_l+0x58c>)
 810d132:	f001 f899 	bl	810e268 <nan>
 810d136:	ec5b ab10 	vmov	sl, fp, d0
 810d13a:	e672      	b.n	810ce22 <_strtod_l+0x72>
 810d13c:	eba8 0309 	sub.w	r3, r8, r9
 810d140:	980a      	ldr	r0, [sp, #40]	@ 0x28
 810d142:	9309      	str	r3, [sp, #36]	@ 0x24
 810d144:	2f00      	cmp	r7, #0
 810d146:	bf08      	it	eq
 810d148:	462f      	moveq	r7, r5
 810d14a:	2d10      	cmp	r5, #16
 810d14c:	462c      	mov	r4, r5
 810d14e:	bfa8      	it	ge
 810d150:	2410      	movge	r4, #16
 810d152:	f7f3 fa5f 	bl	8100614 <__aeabi_ui2d>
 810d156:	2d09      	cmp	r5, #9
 810d158:	4682      	mov	sl, r0
 810d15a:	468b      	mov	fp, r1
 810d15c:	dc13      	bgt.n	810d186 <_strtod_l+0x3d6>
 810d15e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 810d160:	2b00      	cmp	r3, #0
 810d162:	f43f ae5e 	beq.w	810ce22 <_strtod_l+0x72>
 810d166:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 810d168:	dd78      	ble.n	810d25c <_strtod_l+0x4ac>
 810d16a:	2b16      	cmp	r3, #22
 810d16c:	dc5f      	bgt.n	810d22e <_strtod_l+0x47e>
 810d16e:	4974      	ldr	r1, [pc, #464]	@ (810d340 <_strtod_l+0x590>)
 810d170:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 810d174:	e9d1 0100 	ldrd	r0, r1, [r1]
 810d178:	4652      	mov	r2, sl
 810d17a:	465b      	mov	r3, fp
 810d17c:	f7f3 fac4 	bl	8100708 <__aeabi_dmul>
 810d180:	4682      	mov	sl, r0
 810d182:	468b      	mov	fp, r1
 810d184:	e64d      	b.n	810ce22 <_strtod_l+0x72>
 810d186:	4b6e      	ldr	r3, [pc, #440]	@ (810d340 <_strtod_l+0x590>)
 810d188:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 810d18c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 810d190:	f7f3 faba 	bl	8100708 <__aeabi_dmul>
 810d194:	4682      	mov	sl, r0
 810d196:	9808      	ldr	r0, [sp, #32]
 810d198:	468b      	mov	fp, r1
 810d19a:	f7f3 fa3b 	bl	8100614 <__aeabi_ui2d>
 810d19e:	4602      	mov	r2, r0
 810d1a0:	460b      	mov	r3, r1
 810d1a2:	4650      	mov	r0, sl
 810d1a4:	4659      	mov	r1, fp
 810d1a6:	f7f3 f8f9 	bl	810039c <__adddf3>
 810d1aa:	2d0f      	cmp	r5, #15
 810d1ac:	4682      	mov	sl, r0
 810d1ae:	468b      	mov	fp, r1
 810d1b0:	ddd5      	ble.n	810d15e <_strtod_l+0x3ae>
 810d1b2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 810d1b4:	1b2c      	subs	r4, r5, r4
 810d1b6:	441c      	add	r4, r3
 810d1b8:	2c00      	cmp	r4, #0
 810d1ba:	f340 8096 	ble.w	810d2ea <_strtod_l+0x53a>
 810d1be:	f014 030f 	ands.w	r3, r4, #15
 810d1c2:	d00a      	beq.n	810d1da <_strtod_l+0x42a>
 810d1c4:	495e      	ldr	r1, [pc, #376]	@ (810d340 <_strtod_l+0x590>)
 810d1c6:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 810d1ca:	4652      	mov	r2, sl
 810d1cc:	465b      	mov	r3, fp
 810d1ce:	e9d1 0100 	ldrd	r0, r1, [r1]
 810d1d2:	f7f3 fa99 	bl	8100708 <__aeabi_dmul>
 810d1d6:	4682      	mov	sl, r0
 810d1d8:	468b      	mov	fp, r1
 810d1da:	f034 040f 	bics.w	r4, r4, #15
 810d1de:	d073      	beq.n	810d2c8 <_strtod_l+0x518>
 810d1e0:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 810d1e4:	dd48      	ble.n	810d278 <_strtod_l+0x4c8>
 810d1e6:	2400      	movs	r4, #0
 810d1e8:	46a0      	mov	r8, r4
 810d1ea:	940a      	str	r4, [sp, #40]	@ 0x28
 810d1ec:	46a1      	mov	r9, r4
 810d1ee:	9a05      	ldr	r2, [sp, #20]
 810d1f0:	f8df b154 	ldr.w	fp, [pc, #340]	@ 810d348 <_strtod_l+0x598>
 810d1f4:	2322      	movs	r3, #34	@ 0x22
 810d1f6:	6013      	str	r3, [r2, #0]
 810d1f8:	f04f 0a00 	mov.w	sl, #0
 810d1fc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 810d1fe:	2b00      	cmp	r3, #0
 810d200:	f43f ae0f 	beq.w	810ce22 <_strtod_l+0x72>
 810d204:	991a      	ldr	r1, [sp, #104]	@ 0x68
 810d206:	9805      	ldr	r0, [sp, #20]
 810d208:	f7ff f938 	bl	810c47c <_Bfree>
 810d20c:	9805      	ldr	r0, [sp, #20]
 810d20e:	4649      	mov	r1, r9
 810d210:	f7ff f934 	bl	810c47c <_Bfree>
 810d214:	9805      	ldr	r0, [sp, #20]
 810d216:	4641      	mov	r1, r8
 810d218:	f7ff f930 	bl	810c47c <_Bfree>
 810d21c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 810d21e:	9805      	ldr	r0, [sp, #20]
 810d220:	f7ff f92c 	bl	810c47c <_Bfree>
 810d224:	9805      	ldr	r0, [sp, #20]
 810d226:	4621      	mov	r1, r4
 810d228:	f7ff f928 	bl	810c47c <_Bfree>
 810d22c:	e5f9      	b.n	810ce22 <_strtod_l+0x72>
 810d22e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 810d230:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 810d234:	4293      	cmp	r3, r2
 810d236:	dbbc      	blt.n	810d1b2 <_strtod_l+0x402>
 810d238:	4c41      	ldr	r4, [pc, #260]	@ (810d340 <_strtod_l+0x590>)
 810d23a:	f1c5 050f 	rsb	r5, r5, #15
 810d23e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 810d242:	4652      	mov	r2, sl
 810d244:	465b      	mov	r3, fp
 810d246:	e9d1 0100 	ldrd	r0, r1, [r1]
 810d24a:	f7f3 fa5d 	bl	8100708 <__aeabi_dmul>
 810d24e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 810d250:	1b5d      	subs	r5, r3, r5
 810d252:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 810d256:	e9d4 2300 	ldrd	r2, r3, [r4]
 810d25a:	e78f      	b.n	810d17c <_strtod_l+0x3cc>
 810d25c:	3316      	adds	r3, #22
 810d25e:	dba8      	blt.n	810d1b2 <_strtod_l+0x402>
 810d260:	4b37      	ldr	r3, [pc, #220]	@ (810d340 <_strtod_l+0x590>)
 810d262:	eba9 0808 	sub.w	r8, r9, r8
 810d266:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 810d26a:	e9d8 2300 	ldrd	r2, r3, [r8]
 810d26e:	4650      	mov	r0, sl
 810d270:	4659      	mov	r1, fp
 810d272:	f7f3 fb73 	bl	810095c <__aeabi_ddiv>
 810d276:	e783      	b.n	810d180 <_strtod_l+0x3d0>
 810d278:	4b32      	ldr	r3, [pc, #200]	@ (810d344 <_strtod_l+0x594>)
 810d27a:	9308      	str	r3, [sp, #32]
 810d27c:	2300      	movs	r3, #0
 810d27e:	1124      	asrs	r4, r4, #4
 810d280:	4650      	mov	r0, sl
 810d282:	4659      	mov	r1, fp
 810d284:	461e      	mov	r6, r3
 810d286:	2c01      	cmp	r4, #1
 810d288:	dc21      	bgt.n	810d2ce <_strtod_l+0x51e>
 810d28a:	b10b      	cbz	r3, 810d290 <_strtod_l+0x4e0>
 810d28c:	4682      	mov	sl, r0
 810d28e:	468b      	mov	fp, r1
 810d290:	492c      	ldr	r1, [pc, #176]	@ (810d344 <_strtod_l+0x594>)
 810d292:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 810d296:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 810d29a:	4652      	mov	r2, sl
 810d29c:	465b      	mov	r3, fp
 810d29e:	e9d1 0100 	ldrd	r0, r1, [r1]
 810d2a2:	f7f3 fa31 	bl	8100708 <__aeabi_dmul>
 810d2a6:	4b28      	ldr	r3, [pc, #160]	@ (810d348 <_strtod_l+0x598>)
 810d2a8:	460a      	mov	r2, r1
 810d2aa:	400b      	ands	r3, r1
 810d2ac:	4927      	ldr	r1, [pc, #156]	@ (810d34c <_strtod_l+0x59c>)
 810d2ae:	428b      	cmp	r3, r1
 810d2b0:	4682      	mov	sl, r0
 810d2b2:	d898      	bhi.n	810d1e6 <_strtod_l+0x436>
 810d2b4:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 810d2b8:	428b      	cmp	r3, r1
 810d2ba:	bf86      	itte	hi
 810d2bc:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 810d350 <_strtod_l+0x5a0>
 810d2c0:	f04f 3aff 	movhi.w	sl, #4294967295
 810d2c4:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 810d2c8:	2300      	movs	r3, #0
 810d2ca:	9308      	str	r3, [sp, #32]
 810d2cc:	e07a      	b.n	810d3c4 <_strtod_l+0x614>
 810d2ce:	07e2      	lsls	r2, r4, #31
 810d2d0:	d505      	bpl.n	810d2de <_strtod_l+0x52e>
 810d2d2:	9b08      	ldr	r3, [sp, #32]
 810d2d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 810d2d8:	f7f3 fa16 	bl	8100708 <__aeabi_dmul>
 810d2dc:	2301      	movs	r3, #1
 810d2de:	9a08      	ldr	r2, [sp, #32]
 810d2e0:	3208      	adds	r2, #8
 810d2e2:	3601      	adds	r6, #1
 810d2e4:	1064      	asrs	r4, r4, #1
 810d2e6:	9208      	str	r2, [sp, #32]
 810d2e8:	e7cd      	b.n	810d286 <_strtod_l+0x4d6>
 810d2ea:	d0ed      	beq.n	810d2c8 <_strtod_l+0x518>
 810d2ec:	4264      	negs	r4, r4
 810d2ee:	f014 020f 	ands.w	r2, r4, #15
 810d2f2:	d00a      	beq.n	810d30a <_strtod_l+0x55a>
 810d2f4:	4b12      	ldr	r3, [pc, #72]	@ (810d340 <_strtod_l+0x590>)
 810d2f6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 810d2fa:	4650      	mov	r0, sl
 810d2fc:	4659      	mov	r1, fp
 810d2fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 810d302:	f7f3 fb2b 	bl	810095c <__aeabi_ddiv>
 810d306:	4682      	mov	sl, r0
 810d308:	468b      	mov	fp, r1
 810d30a:	1124      	asrs	r4, r4, #4
 810d30c:	d0dc      	beq.n	810d2c8 <_strtod_l+0x518>
 810d30e:	2c1f      	cmp	r4, #31
 810d310:	dd20      	ble.n	810d354 <_strtod_l+0x5a4>
 810d312:	2400      	movs	r4, #0
 810d314:	46a0      	mov	r8, r4
 810d316:	940a      	str	r4, [sp, #40]	@ 0x28
 810d318:	46a1      	mov	r9, r4
 810d31a:	9a05      	ldr	r2, [sp, #20]
 810d31c:	2322      	movs	r3, #34	@ 0x22
 810d31e:	f04f 0a00 	mov.w	sl, #0
 810d322:	f04f 0b00 	mov.w	fp, #0
 810d326:	6013      	str	r3, [r2, #0]
 810d328:	e768      	b.n	810d1fc <_strtod_l+0x44c>
 810d32a:	bf00      	nop
 810d32c:	081af1a1 	.word	0x081af1a1
 810d330:	081af3b4 	.word	0x081af3b4
 810d334:	081af199 	.word	0x081af199
 810d338:	081af1d0 	.word	0x081af1d0
 810d33c:	0819bc80 	.word	0x0819bc80
 810d340:	081af2e8 	.word	0x081af2e8
 810d344:	081af2c0 	.word	0x081af2c0
 810d348:	7ff00000 	.word	0x7ff00000
 810d34c:	7ca00000 	.word	0x7ca00000
 810d350:	7fefffff 	.word	0x7fefffff
 810d354:	f014 0310 	ands.w	r3, r4, #16
 810d358:	bf18      	it	ne
 810d35a:	236a      	movne	r3, #106	@ 0x6a
 810d35c:	4ea9      	ldr	r6, [pc, #676]	@ (810d604 <_strtod_l+0x854>)
 810d35e:	9308      	str	r3, [sp, #32]
 810d360:	4650      	mov	r0, sl
 810d362:	4659      	mov	r1, fp
 810d364:	2300      	movs	r3, #0
 810d366:	07e2      	lsls	r2, r4, #31
 810d368:	d504      	bpl.n	810d374 <_strtod_l+0x5c4>
 810d36a:	e9d6 2300 	ldrd	r2, r3, [r6]
 810d36e:	f7f3 f9cb 	bl	8100708 <__aeabi_dmul>
 810d372:	2301      	movs	r3, #1
 810d374:	1064      	asrs	r4, r4, #1
 810d376:	f106 0608 	add.w	r6, r6, #8
 810d37a:	d1f4      	bne.n	810d366 <_strtod_l+0x5b6>
 810d37c:	b10b      	cbz	r3, 810d382 <_strtod_l+0x5d2>
 810d37e:	4682      	mov	sl, r0
 810d380:	468b      	mov	fp, r1
 810d382:	9b08      	ldr	r3, [sp, #32]
 810d384:	b1b3      	cbz	r3, 810d3b4 <_strtod_l+0x604>
 810d386:	f3cb 520a 	ubfx	r2, fp, #20, #11
 810d38a:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 810d38e:	2b00      	cmp	r3, #0
 810d390:	4659      	mov	r1, fp
 810d392:	dd0f      	ble.n	810d3b4 <_strtod_l+0x604>
 810d394:	2b1f      	cmp	r3, #31
 810d396:	dd55      	ble.n	810d444 <_strtod_l+0x694>
 810d398:	2b34      	cmp	r3, #52	@ 0x34
 810d39a:	bfde      	ittt	le
 810d39c:	f04f 33ff 	movle.w	r3, #4294967295
 810d3a0:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 810d3a4:	4093      	lslle	r3, r2
 810d3a6:	f04f 0a00 	mov.w	sl, #0
 810d3aa:	bfcc      	ite	gt
 810d3ac:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 810d3b0:	ea03 0b01 	andle.w	fp, r3, r1
 810d3b4:	2200      	movs	r2, #0
 810d3b6:	2300      	movs	r3, #0
 810d3b8:	4650      	mov	r0, sl
 810d3ba:	4659      	mov	r1, fp
 810d3bc:	f7f3 fc0c 	bl	8100bd8 <__aeabi_dcmpeq>
 810d3c0:	2800      	cmp	r0, #0
 810d3c2:	d1a6      	bne.n	810d312 <_strtod_l+0x562>
 810d3c4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 810d3c6:	9300      	str	r3, [sp, #0]
 810d3c8:	990c      	ldr	r1, [sp, #48]	@ 0x30
 810d3ca:	9805      	ldr	r0, [sp, #20]
 810d3cc:	462b      	mov	r3, r5
 810d3ce:	463a      	mov	r2, r7
 810d3d0:	f7ff f8bc 	bl	810c54c <__s2b>
 810d3d4:	900a      	str	r0, [sp, #40]	@ 0x28
 810d3d6:	2800      	cmp	r0, #0
 810d3d8:	f43f af05 	beq.w	810d1e6 <_strtod_l+0x436>
 810d3dc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 810d3de:	2a00      	cmp	r2, #0
 810d3e0:	eba9 0308 	sub.w	r3, r9, r8
 810d3e4:	bfa8      	it	ge
 810d3e6:	2300      	movge	r3, #0
 810d3e8:	9312      	str	r3, [sp, #72]	@ 0x48
 810d3ea:	2400      	movs	r4, #0
 810d3ec:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 810d3f0:	9316      	str	r3, [sp, #88]	@ 0x58
 810d3f2:	46a0      	mov	r8, r4
 810d3f4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 810d3f6:	9805      	ldr	r0, [sp, #20]
 810d3f8:	6859      	ldr	r1, [r3, #4]
 810d3fa:	f7fe ffff 	bl	810c3fc <_Balloc>
 810d3fe:	4681      	mov	r9, r0
 810d400:	2800      	cmp	r0, #0
 810d402:	f43f aef4 	beq.w	810d1ee <_strtod_l+0x43e>
 810d406:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 810d408:	691a      	ldr	r2, [r3, #16]
 810d40a:	3202      	adds	r2, #2
 810d40c:	f103 010c 	add.w	r1, r3, #12
 810d410:	0092      	lsls	r2, r2, #2
 810d412:	300c      	adds	r0, #12
 810d414:	f7fe f945 	bl	810b6a2 <memcpy>
 810d418:	ec4b ab10 	vmov	d0, sl, fp
 810d41c:	9805      	ldr	r0, [sp, #20]
 810d41e:	aa1c      	add	r2, sp, #112	@ 0x70
 810d420:	a91b      	add	r1, sp, #108	@ 0x6c
 810d422:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 810d426:	f7ff fbcd 	bl	810cbc4 <__d2b>
 810d42a:	901a      	str	r0, [sp, #104]	@ 0x68
 810d42c:	2800      	cmp	r0, #0
 810d42e:	f43f aede 	beq.w	810d1ee <_strtod_l+0x43e>
 810d432:	9805      	ldr	r0, [sp, #20]
 810d434:	2101      	movs	r1, #1
 810d436:	f7ff f91f 	bl	810c678 <__i2b>
 810d43a:	4680      	mov	r8, r0
 810d43c:	b948      	cbnz	r0, 810d452 <_strtod_l+0x6a2>
 810d43e:	f04f 0800 	mov.w	r8, #0
 810d442:	e6d4      	b.n	810d1ee <_strtod_l+0x43e>
 810d444:	f04f 32ff 	mov.w	r2, #4294967295
 810d448:	fa02 f303 	lsl.w	r3, r2, r3
 810d44c:	ea03 0a0a 	and.w	sl, r3, sl
 810d450:	e7b0      	b.n	810d3b4 <_strtod_l+0x604>
 810d452:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 810d454:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 810d456:	2d00      	cmp	r5, #0
 810d458:	bfab      	itete	ge
 810d45a:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 810d45c:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 810d45e:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 810d460:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 810d462:	bfac      	ite	ge
 810d464:	18ef      	addge	r7, r5, r3
 810d466:	1b5e      	sublt	r6, r3, r5
 810d468:	9b08      	ldr	r3, [sp, #32]
 810d46a:	1aed      	subs	r5, r5, r3
 810d46c:	4415      	add	r5, r2
 810d46e:	4b66      	ldr	r3, [pc, #408]	@ (810d608 <_strtod_l+0x858>)
 810d470:	3d01      	subs	r5, #1
 810d472:	429d      	cmp	r5, r3
 810d474:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 810d478:	da50      	bge.n	810d51c <_strtod_l+0x76c>
 810d47a:	1b5b      	subs	r3, r3, r5
 810d47c:	2b1f      	cmp	r3, #31
 810d47e:	eba2 0203 	sub.w	r2, r2, r3
 810d482:	f04f 0101 	mov.w	r1, #1
 810d486:	dc3d      	bgt.n	810d504 <_strtod_l+0x754>
 810d488:	fa01 f303 	lsl.w	r3, r1, r3
 810d48c:	9313      	str	r3, [sp, #76]	@ 0x4c
 810d48e:	2300      	movs	r3, #0
 810d490:	9310      	str	r3, [sp, #64]	@ 0x40
 810d492:	18bd      	adds	r5, r7, r2
 810d494:	9b08      	ldr	r3, [sp, #32]
 810d496:	42af      	cmp	r7, r5
 810d498:	4416      	add	r6, r2
 810d49a:	441e      	add	r6, r3
 810d49c:	463b      	mov	r3, r7
 810d49e:	bfa8      	it	ge
 810d4a0:	462b      	movge	r3, r5
 810d4a2:	42b3      	cmp	r3, r6
 810d4a4:	bfa8      	it	ge
 810d4a6:	4633      	movge	r3, r6
 810d4a8:	2b00      	cmp	r3, #0
 810d4aa:	bfc2      	ittt	gt
 810d4ac:	1aed      	subgt	r5, r5, r3
 810d4ae:	1af6      	subgt	r6, r6, r3
 810d4b0:	1aff      	subgt	r7, r7, r3
 810d4b2:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 810d4b4:	2b00      	cmp	r3, #0
 810d4b6:	dd16      	ble.n	810d4e6 <_strtod_l+0x736>
 810d4b8:	4641      	mov	r1, r8
 810d4ba:	9805      	ldr	r0, [sp, #20]
 810d4bc:	461a      	mov	r2, r3
 810d4be:	f7ff f99b 	bl	810c7f8 <__pow5mult>
 810d4c2:	4680      	mov	r8, r0
 810d4c4:	2800      	cmp	r0, #0
 810d4c6:	d0ba      	beq.n	810d43e <_strtod_l+0x68e>
 810d4c8:	4601      	mov	r1, r0
 810d4ca:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 810d4cc:	9805      	ldr	r0, [sp, #20]
 810d4ce:	f7ff f8e9 	bl	810c6a4 <__multiply>
 810d4d2:	900e      	str	r0, [sp, #56]	@ 0x38
 810d4d4:	2800      	cmp	r0, #0
 810d4d6:	f43f ae8a 	beq.w	810d1ee <_strtod_l+0x43e>
 810d4da:	991a      	ldr	r1, [sp, #104]	@ 0x68
 810d4dc:	9805      	ldr	r0, [sp, #20]
 810d4de:	f7fe ffcd 	bl	810c47c <_Bfree>
 810d4e2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 810d4e4:	931a      	str	r3, [sp, #104]	@ 0x68
 810d4e6:	2d00      	cmp	r5, #0
 810d4e8:	dc1d      	bgt.n	810d526 <_strtod_l+0x776>
 810d4ea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 810d4ec:	2b00      	cmp	r3, #0
 810d4ee:	dd23      	ble.n	810d538 <_strtod_l+0x788>
 810d4f0:	4649      	mov	r1, r9
 810d4f2:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 810d4f4:	9805      	ldr	r0, [sp, #20]
 810d4f6:	f7ff f97f 	bl	810c7f8 <__pow5mult>
 810d4fa:	4681      	mov	r9, r0
 810d4fc:	b9e0      	cbnz	r0, 810d538 <_strtod_l+0x788>
 810d4fe:	f04f 0900 	mov.w	r9, #0
 810d502:	e674      	b.n	810d1ee <_strtod_l+0x43e>
 810d504:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 810d508:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 810d50c:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 810d510:	35e2      	adds	r5, #226	@ 0xe2
 810d512:	fa01 f305 	lsl.w	r3, r1, r5
 810d516:	9310      	str	r3, [sp, #64]	@ 0x40
 810d518:	9113      	str	r1, [sp, #76]	@ 0x4c
 810d51a:	e7ba      	b.n	810d492 <_strtod_l+0x6e2>
 810d51c:	2300      	movs	r3, #0
 810d51e:	9310      	str	r3, [sp, #64]	@ 0x40
 810d520:	2301      	movs	r3, #1
 810d522:	9313      	str	r3, [sp, #76]	@ 0x4c
 810d524:	e7b5      	b.n	810d492 <_strtod_l+0x6e2>
 810d526:	991a      	ldr	r1, [sp, #104]	@ 0x68
 810d528:	9805      	ldr	r0, [sp, #20]
 810d52a:	462a      	mov	r2, r5
 810d52c:	f7ff f9be 	bl	810c8ac <__lshift>
 810d530:	901a      	str	r0, [sp, #104]	@ 0x68
 810d532:	2800      	cmp	r0, #0
 810d534:	d1d9      	bne.n	810d4ea <_strtod_l+0x73a>
 810d536:	e65a      	b.n	810d1ee <_strtod_l+0x43e>
 810d538:	2e00      	cmp	r6, #0
 810d53a:	dd07      	ble.n	810d54c <_strtod_l+0x79c>
 810d53c:	4649      	mov	r1, r9
 810d53e:	9805      	ldr	r0, [sp, #20]
 810d540:	4632      	mov	r2, r6
 810d542:	f7ff f9b3 	bl	810c8ac <__lshift>
 810d546:	4681      	mov	r9, r0
 810d548:	2800      	cmp	r0, #0
 810d54a:	d0d8      	beq.n	810d4fe <_strtod_l+0x74e>
 810d54c:	2f00      	cmp	r7, #0
 810d54e:	dd08      	ble.n	810d562 <_strtod_l+0x7b2>
 810d550:	4641      	mov	r1, r8
 810d552:	9805      	ldr	r0, [sp, #20]
 810d554:	463a      	mov	r2, r7
 810d556:	f7ff f9a9 	bl	810c8ac <__lshift>
 810d55a:	4680      	mov	r8, r0
 810d55c:	2800      	cmp	r0, #0
 810d55e:	f43f ae46 	beq.w	810d1ee <_strtod_l+0x43e>
 810d562:	991a      	ldr	r1, [sp, #104]	@ 0x68
 810d564:	9805      	ldr	r0, [sp, #20]
 810d566:	464a      	mov	r2, r9
 810d568:	f7ff fa28 	bl	810c9bc <__mdiff>
 810d56c:	4604      	mov	r4, r0
 810d56e:	2800      	cmp	r0, #0
 810d570:	f43f ae3d 	beq.w	810d1ee <_strtod_l+0x43e>
 810d574:	68c3      	ldr	r3, [r0, #12]
 810d576:	930f      	str	r3, [sp, #60]	@ 0x3c
 810d578:	2300      	movs	r3, #0
 810d57a:	60c3      	str	r3, [r0, #12]
 810d57c:	4641      	mov	r1, r8
 810d57e:	f7ff fa01 	bl	810c984 <__mcmp>
 810d582:	2800      	cmp	r0, #0
 810d584:	da46      	bge.n	810d614 <_strtod_l+0x864>
 810d586:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 810d588:	ea53 030a 	orrs.w	r3, r3, sl
 810d58c:	d16c      	bne.n	810d668 <_strtod_l+0x8b8>
 810d58e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 810d592:	2b00      	cmp	r3, #0
 810d594:	d168      	bne.n	810d668 <_strtod_l+0x8b8>
 810d596:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 810d59a:	0d1b      	lsrs	r3, r3, #20
 810d59c:	051b      	lsls	r3, r3, #20
 810d59e:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 810d5a2:	d961      	bls.n	810d668 <_strtod_l+0x8b8>
 810d5a4:	6963      	ldr	r3, [r4, #20]
 810d5a6:	b913      	cbnz	r3, 810d5ae <_strtod_l+0x7fe>
 810d5a8:	6923      	ldr	r3, [r4, #16]
 810d5aa:	2b01      	cmp	r3, #1
 810d5ac:	dd5c      	ble.n	810d668 <_strtod_l+0x8b8>
 810d5ae:	4621      	mov	r1, r4
 810d5b0:	2201      	movs	r2, #1
 810d5b2:	9805      	ldr	r0, [sp, #20]
 810d5b4:	f7ff f97a 	bl	810c8ac <__lshift>
 810d5b8:	4641      	mov	r1, r8
 810d5ba:	4604      	mov	r4, r0
 810d5bc:	f7ff f9e2 	bl	810c984 <__mcmp>
 810d5c0:	2800      	cmp	r0, #0
 810d5c2:	dd51      	ble.n	810d668 <_strtod_l+0x8b8>
 810d5c4:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 810d5c8:	9a08      	ldr	r2, [sp, #32]
 810d5ca:	0d1b      	lsrs	r3, r3, #20
 810d5cc:	051b      	lsls	r3, r3, #20
 810d5ce:	2a00      	cmp	r2, #0
 810d5d0:	d06b      	beq.n	810d6aa <_strtod_l+0x8fa>
 810d5d2:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 810d5d6:	d868      	bhi.n	810d6aa <_strtod_l+0x8fa>
 810d5d8:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 810d5dc:	f67f ae9d 	bls.w	810d31a <_strtod_l+0x56a>
 810d5e0:	4b0a      	ldr	r3, [pc, #40]	@ (810d60c <_strtod_l+0x85c>)
 810d5e2:	4650      	mov	r0, sl
 810d5e4:	4659      	mov	r1, fp
 810d5e6:	2200      	movs	r2, #0
 810d5e8:	f7f3 f88e 	bl	8100708 <__aeabi_dmul>
 810d5ec:	4b08      	ldr	r3, [pc, #32]	@ (810d610 <_strtod_l+0x860>)
 810d5ee:	400b      	ands	r3, r1
 810d5f0:	4682      	mov	sl, r0
 810d5f2:	468b      	mov	fp, r1
 810d5f4:	2b00      	cmp	r3, #0
 810d5f6:	f47f ae05 	bne.w	810d204 <_strtod_l+0x454>
 810d5fa:	9a05      	ldr	r2, [sp, #20]
 810d5fc:	2322      	movs	r3, #34	@ 0x22
 810d5fe:	6013      	str	r3, [r2, #0]
 810d600:	e600      	b.n	810d204 <_strtod_l+0x454>
 810d602:	bf00      	nop
 810d604:	081af3e0 	.word	0x081af3e0
 810d608:	fffffc02 	.word	0xfffffc02
 810d60c:	39500000 	.word	0x39500000
 810d610:	7ff00000 	.word	0x7ff00000
 810d614:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 810d618:	d165      	bne.n	810d6e6 <_strtod_l+0x936>
 810d61a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 810d61c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 810d620:	b35a      	cbz	r2, 810d67a <_strtod_l+0x8ca>
 810d622:	4a9f      	ldr	r2, [pc, #636]	@ (810d8a0 <_strtod_l+0xaf0>)
 810d624:	4293      	cmp	r3, r2
 810d626:	d12b      	bne.n	810d680 <_strtod_l+0x8d0>
 810d628:	9b08      	ldr	r3, [sp, #32]
 810d62a:	4651      	mov	r1, sl
 810d62c:	b303      	cbz	r3, 810d670 <_strtod_l+0x8c0>
 810d62e:	4b9d      	ldr	r3, [pc, #628]	@ (810d8a4 <_strtod_l+0xaf4>)
 810d630:	465a      	mov	r2, fp
 810d632:	4013      	ands	r3, r2
 810d634:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 810d638:	f04f 32ff 	mov.w	r2, #4294967295
 810d63c:	d81b      	bhi.n	810d676 <_strtod_l+0x8c6>
 810d63e:	0d1b      	lsrs	r3, r3, #20
 810d640:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 810d644:	fa02 f303 	lsl.w	r3, r2, r3
 810d648:	4299      	cmp	r1, r3
 810d64a:	d119      	bne.n	810d680 <_strtod_l+0x8d0>
 810d64c:	4b96      	ldr	r3, [pc, #600]	@ (810d8a8 <_strtod_l+0xaf8>)
 810d64e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 810d650:	429a      	cmp	r2, r3
 810d652:	d102      	bne.n	810d65a <_strtod_l+0x8aa>
 810d654:	3101      	adds	r1, #1
 810d656:	f43f adca 	beq.w	810d1ee <_strtod_l+0x43e>
 810d65a:	4b92      	ldr	r3, [pc, #584]	@ (810d8a4 <_strtod_l+0xaf4>)
 810d65c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 810d65e:	401a      	ands	r2, r3
 810d660:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 810d664:	f04f 0a00 	mov.w	sl, #0
 810d668:	9b08      	ldr	r3, [sp, #32]
 810d66a:	2b00      	cmp	r3, #0
 810d66c:	d1b8      	bne.n	810d5e0 <_strtod_l+0x830>
 810d66e:	e5c9      	b.n	810d204 <_strtod_l+0x454>
 810d670:	f04f 33ff 	mov.w	r3, #4294967295
 810d674:	e7e8      	b.n	810d648 <_strtod_l+0x898>
 810d676:	4613      	mov	r3, r2
 810d678:	e7e6      	b.n	810d648 <_strtod_l+0x898>
 810d67a:	ea53 030a 	orrs.w	r3, r3, sl
 810d67e:	d0a1      	beq.n	810d5c4 <_strtod_l+0x814>
 810d680:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 810d682:	b1db      	cbz	r3, 810d6bc <_strtod_l+0x90c>
 810d684:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 810d686:	4213      	tst	r3, r2
 810d688:	d0ee      	beq.n	810d668 <_strtod_l+0x8b8>
 810d68a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 810d68c:	9a08      	ldr	r2, [sp, #32]
 810d68e:	4650      	mov	r0, sl
 810d690:	4659      	mov	r1, fp
 810d692:	b1bb      	cbz	r3, 810d6c4 <_strtod_l+0x914>
 810d694:	f7ff fb6c 	bl	810cd70 <sulp>
 810d698:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 810d69c:	ec53 2b10 	vmov	r2, r3, d0
 810d6a0:	f7f2 fe7c 	bl	810039c <__adddf3>
 810d6a4:	4682      	mov	sl, r0
 810d6a6:	468b      	mov	fp, r1
 810d6a8:	e7de      	b.n	810d668 <_strtod_l+0x8b8>
 810d6aa:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 810d6ae:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 810d6b2:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 810d6b6:	f04f 3aff 	mov.w	sl, #4294967295
 810d6ba:	e7d5      	b.n	810d668 <_strtod_l+0x8b8>
 810d6bc:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 810d6be:	ea13 0f0a 	tst.w	r3, sl
 810d6c2:	e7e1      	b.n	810d688 <_strtod_l+0x8d8>
 810d6c4:	f7ff fb54 	bl	810cd70 <sulp>
 810d6c8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 810d6cc:	ec53 2b10 	vmov	r2, r3, d0
 810d6d0:	f7f2 fe62 	bl	8100398 <__aeabi_dsub>
 810d6d4:	2200      	movs	r2, #0
 810d6d6:	2300      	movs	r3, #0
 810d6d8:	4682      	mov	sl, r0
 810d6da:	468b      	mov	fp, r1
 810d6dc:	f7f3 fa7c 	bl	8100bd8 <__aeabi_dcmpeq>
 810d6e0:	2800      	cmp	r0, #0
 810d6e2:	d0c1      	beq.n	810d668 <_strtod_l+0x8b8>
 810d6e4:	e619      	b.n	810d31a <_strtod_l+0x56a>
 810d6e6:	4641      	mov	r1, r8
 810d6e8:	4620      	mov	r0, r4
 810d6ea:	f7ff fac3 	bl	810cc74 <__ratio>
 810d6ee:	ec57 6b10 	vmov	r6, r7, d0
 810d6f2:	2200      	movs	r2, #0
 810d6f4:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 810d6f8:	4630      	mov	r0, r6
 810d6fa:	4639      	mov	r1, r7
 810d6fc:	f7f3 fa80 	bl	8100c00 <__aeabi_dcmple>
 810d700:	2800      	cmp	r0, #0
 810d702:	d06f      	beq.n	810d7e4 <_strtod_l+0xa34>
 810d704:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 810d706:	2b00      	cmp	r3, #0
 810d708:	d17a      	bne.n	810d800 <_strtod_l+0xa50>
 810d70a:	f1ba 0f00 	cmp.w	sl, #0
 810d70e:	d158      	bne.n	810d7c2 <_strtod_l+0xa12>
 810d710:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 810d712:	f3c3 0313 	ubfx	r3, r3, #0, #20
 810d716:	2b00      	cmp	r3, #0
 810d718:	d15a      	bne.n	810d7d0 <_strtod_l+0xa20>
 810d71a:	4b64      	ldr	r3, [pc, #400]	@ (810d8ac <_strtod_l+0xafc>)
 810d71c:	2200      	movs	r2, #0
 810d71e:	4630      	mov	r0, r6
 810d720:	4639      	mov	r1, r7
 810d722:	f7f3 fa63 	bl	8100bec <__aeabi_dcmplt>
 810d726:	2800      	cmp	r0, #0
 810d728:	d159      	bne.n	810d7de <_strtod_l+0xa2e>
 810d72a:	4630      	mov	r0, r6
 810d72c:	4639      	mov	r1, r7
 810d72e:	4b60      	ldr	r3, [pc, #384]	@ (810d8b0 <_strtod_l+0xb00>)
 810d730:	2200      	movs	r2, #0
 810d732:	f7f2 ffe9 	bl	8100708 <__aeabi_dmul>
 810d736:	4606      	mov	r6, r0
 810d738:	460f      	mov	r7, r1
 810d73a:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 810d73e:	9606      	str	r6, [sp, #24]
 810d740:	9307      	str	r3, [sp, #28]
 810d742:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 810d746:	4d57      	ldr	r5, [pc, #348]	@ (810d8a4 <_strtod_l+0xaf4>)
 810d748:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 810d74c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 810d74e:	401d      	ands	r5, r3
 810d750:	4b58      	ldr	r3, [pc, #352]	@ (810d8b4 <_strtod_l+0xb04>)
 810d752:	429d      	cmp	r5, r3
 810d754:	f040 80b2 	bne.w	810d8bc <_strtod_l+0xb0c>
 810d758:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 810d75a:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 810d75e:	ec4b ab10 	vmov	d0, sl, fp
 810d762:	f7ff f9bf 	bl	810cae4 <__ulp>
 810d766:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 810d76a:	ec51 0b10 	vmov	r0, r1, d0
 810d76e:	f7f2 ffcb 	bl	8100708 <__aeabi_dmul>
 810d772:	4652      	mov	r2, sl
 810d774:	465b      	mov	r3, fp
 810d776:	f7f2 fe11 	bl	810039c <__adddf3>
 810d77a:	460b      	mov	r3, r1
 810d77c:	4949      	ldr	r1, [pc, #292]	@ (810d8a4 <_strtod_l+0xaf4>)
 810d77e:	4a4e      	ldr	r2, [pc, #312]	@ (810d8b8 <_strtod_l+0xb08>)
 810d780:	4019      	ands	r1, r3
 810d782:	4291      	cmp	r1, r2
 810d784:	4682      	mov	sl, r0
 810d786:	d942      	bls.n	810d80e <_strtod_l+0xa5e>
 810d788:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 810d78a:	4b47      	ldr	r3, [pc, #284]	@ (810d8a8 <_strtod_l+0xaf8>)
 810d78c:	429a      	cmp	r2, r3
 810d78e:	d103      	bne.n	810d798 <_strtod_l+0x9e8>
 810d790:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 810d792:	3301      	adds	r3, #1
 810d794:	f43f ad2b 	beq.w	810d1ee <_strtod_l+0x43e>
 810d798:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 810d8a8 <_strtod_l+0xaf8>
 810d79c:	f04f 3aff 	mov.w	sl, #4294967295
 810d7a0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 810d7a2:	9805      	ldr	r0, [sp, #20]
 810d7a4:	f7fe fe6a 	bl	810c47c <_Bfree>
 810d7a8:	9805      	ldr	r0, [sp, #20]
 810d7aa:	4649      	mov	r1, r9
 810d7ac:	f7fe fe66 	bl	810c47c <_Bfree>
 810d7b0:	9805      	ldr	r0, [sp, #20]
 810d7b2:	4641      	mov	r1, r8
 810d7b4:	f7fe fe62 	bl	810c47c <_Bfree>
 810d7b8:	9805      	ldr	r0, [sp, #20]
 810d7ba:	4621      	mov	r1, r4
 810d7bc:	f7fe fe5e 	bl	810c47c <_Bfree>
 810d7c0:	e618      	b.n	810d3f4 <_strtod_l+0x644>
 810d7c2:	f1ba 0f01 	cmp.w	sl, #1
 810d7c6:	d103      	bne.n	810d7d0 <_strtod_l+0xa20>
 810d7c8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 810d7ca:	2b00      	cmp	r3, #0
 810d7cc:	f43f ada5 	beq.w	810d31a <_strtod_l+0x56a>
 810d7d0:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 810d880 <_strtod_l+0xad0>
 810d7d4:	4f35      	ldr	r7, [pc, #212]	@ (810d8ac <_strtod_l+0xafc>)
 810d7d6:	ed8d 7b06 	vstr	d7, [sp, #24]
 810d7da:	2600      	movs	r6, #0
 810d7dc:	e7b1      	b.n	810d742 <_strtod_l+0x992>
 810d7de:	4f34      	ldr	r7, [pc, #208]	@ (810d8b0 <_strtod_l+0xb00>)
 810d7e0:	2600      	movs	r6, #0
 810d7e2:	e7aa      	b.n	810d73a <_strtod_l+0x98a>
 810d7e4:	4b32      	ldr	r3, [pc, #200]	@ (810d8b0 <_strtod_l+0xb00>)
 810d7e6:	4630      	mov	r0, r6
 810d7e8:	4639      	mov	r1, r7
 810d7ea:	2200      	movs	r2, #0
 810d7ec:	f7f2 ff8c 	bl	8100708 <__aeabi_dmul>
 810d7f0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 810d7f2:	4606      	mov	r6, r0
 810d7f4:	460f      	mov	r7, r1
 810d7f6:	2b00      	cmp	r3, #0
 810d7f8:	d09f      	beq.n	810d73a <_strtod_l+0x98a>
 810d7fa:	e9cd 6706 	strd	r6, r7, [sp, #24]
 810d7fe:	e7a0      	b.n	810d742 <_strtod_l+0x992>
 810d800:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 810d888 <_strtod_l+0xad8>
 810d804:	ed8d 7b06 	vstr	d7, [sp, #24]
 810d808:	ec57 6b17 	vmov	r6, r7, d7
 810d80c:	e799      	b.n	810d742 <_strtod_l+0x992>
 810d80e:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 810d812:	9b08      	ldr	r3, [sp, #32]
 810d814:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 810d818:	2b00      	cmp	r3, #0
 810d81a:	d1c1      	bne.n	810d7a0 <_strtod_l+0x9f0>
 810d81c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 810d820:	0d1b      	lsrs	r3, r3, #20
 810d822:	051b      	lsls	r3, r3, #20
 810d824:	429d      	cmp	r5, r3
 810d826:	d1bb      	bne.n	810d7a0 <_strtod_l+0x9f0>
 810d828:	4630      	mov	r0, r6
 810d82a:	4639      	mov	r1, r7
 810d82c:	f7f3 facc 	bl	8100dc8 <__aeabi_d2lz>
 810d830:	f7f2 ff3c 	bl	81006ac <__aeabi_l2d>
 810d834:	4602      	mov	r2, r0
 810d836:	460b      	mov	r3, r1
 810d838:	4630      	mov	r0, r6
 810d83a:	4639      	mov	r1, r7
 810d83c:	f7f2 fdac 	bl	8100398 <__aeabi_dsub>
 810d840:	460b      	mov	r3, r1
 810d842:	4602      	mov	r2, r0
 810d844:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 810d848:	f3cb 0613 	ubfx	r6, fp, #0, #20
 810d84c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 810d84e:	ea46 060a 	orr.w	r6, r6, sl
 810d852:	431e      	orrs	r6, r3
 810d854:	d06f      	beq.n	810d936 <_strtod_l+0xb86>
 810d856:	a30e      	add	r3, pc, #56	@ (adr r3, 810d890 <_strtod_l+0xae0>)
 810d858:	e9d3 2300 	ldrd	r2, r3, [r3]
 810d85c:	f7f3 f9c6 	bl	8100bec <__aeabi_dcmplt>
 810d860:	2800      	cmp	r0, #0
 810d862:	f47f accf 	bne.w	810d204 <_strtod_l+0x454>
 810d866:	a30c      	add	r3, pc, #48	@ (adr r3, 810d898 <_strtod_l+0xae8>)
 810d868:	e9d3 2300 	ldrd	r2, r3, [r3]
 810d86c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 810d870:	f7f3 f9da 	bl	8100c28 <__aeabi_dcmpgt>
 810d874:	2800      	cmp	r0, #0
 810d876:	d093      	beq.n	810d7a0 <_strtod_l+0x9f0>
 810d878:	e4c4      	b.n	810d204 <_strtod_l+0x454>
 810d87a:	bf00      	nop
 810d87c:	f3af 8000 	nop.w
 810d880:	00000000 	.word	0x00000000
 810d884:	bff00000 	.word	0xbff00000
 810d888:	00000000 	.word	0x00000000
 810d88c:	3ff00000 	.word	0x3ff00000
 810d890:	94a03595 	.word	0x94a03595
 810d894:	3fdfffff 	.word	0x3fdfffff
 810d898:	35afe535 	.word	0x35afe535
 810d89c:	3fe00000 	.word	0x3fe00000
 810d8a0:	000fffff 	.word	0x000fffff
 810d8a4:	7ff00000 	.word	0x7ff00000
 810d8a8:	7fefffff 	.word	0x7fefffff
 810d8ac:	3ff00000 	.word	0x3ff00000
 810d8b0:	3fe00000 	.word	0x3fe00000
 810d8b4:	7fe00000 	.word	0x7fe00000
 810d8b8:	7c9fffff 	.word	0x7c9fffff
 810d8bc:	9b08      	ldr	r3, [sp, #32]
 810d8be:	b323      	cbz	r3, 810d90a <_strtod_l+0xb5a>
 810d8c0:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 810d8c4:	d821      	bhi.n	810d90a <_strtod_l+0xb5a>
 810d8c6:	a328      	add	r3, pc, #160	@ (adr r3, 810d968 <_strtod_l+0xbb8>)
 810d8c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 810d8cc:	4630      	mov	r0, r6
 810d8ce:	4639      	mov	r1, r7
 810d8d0:	f7f3 f996 	bl	8100c00 <__aeabi_dcmple>
 810d8d4:	b1a0      	cbz	r0, 810d900 <_strtod_l+0xb50>
 810d8d6:	4639      	mov	r1, r7
 810d8d8:	4630      	mov	r0, r6
 810d8da:	f7f3 f9ed 	bl	8100cb8 <__aeabi_d2uiz>
 810d8de:	2801      	cmp	r0, #1
 810d8e0:	bf38      	it	cc
 810d8e2:	2001      	movcc	r0, #1
 810d8e4:	f7f2 fe96 	bl	8100614 <__aeabi_ui2d>
 810d8e8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 810d8ea:	4606      	mov	r6, r0
 810d8ec:	460f      	mov	r7, r1
 810d8ee:	b9fb      	cbnz	r3, 810d930 <_strtod_l+0xb80>
 810d8f0:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 810d8f4:	9014      	str	r0, [sp, #80]	@ 0x50
 810d8f6:	9315      	str	r3, [sp, #84]	@ 0x54
 810d8f8:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 810d8fc:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 810d900:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 810d902:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 810d906:	1b5b      	subs	r3, r3, r5
 810d908:	9311      	str	r3, [sp, #68]	@ 0x44
 810d90a:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 810d90e:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 810d912:	f7ff f8e7 	bl	810cae4 <__ulp>
 810d916:	4650      	mov	r0, sl
 810d918:	ec53 2b10 	vmov	r2, r3, d0
 810d91c:	4659      	mov	r1, fp
 810d91e:	f7f2 fef3 	bl	8100708 <__aeabi_dmul>
 810d922:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 810d926:	f7f2 fd39 	bl	810039c <__adddf3>
 810d92a:	4682      	mov	sl, r0
 810d92c:	468b      	mov	fp, r1
 810d92e:	e770      	b.n	810d812 <_strtod_l+0xa62>
 810d930:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 810d934:	e7e0      	b.n	810d8f8 <_strtod_l+0xb48>
 810d936:	a30e      	add	r3, pc, #56	@ (adr r3, 810d970 <_strtod_l+0xbc0>)
 810d938:	e9d3 2300 	ldrd	r2, r3, [r3]
 810d93c:	f7f3 f956 	bl	8100bec <__aeabi_dcmplt>
 810d940:	e798      	b.n	810d874 <_strtod_l+0xac4>
 810d942:	2300      	movs	r3, #0
 810d944:	930b      	str	r3, [sp, #44]	@ 0x2c
 810d946:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 810d948:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 810d94a:	6013      	str	r3, [r2, #0]
 810d94c:	f7ff ba6d 	b.w	810ce2a <_strtod_l+0x7a>
 810d950:	2a65      	cmp	r2, #101	@ 0x65
 810d952:	f43f ab66 	beq.w	810d022 <_strtod_l+0x272>
 810d956:	2a45      	cmp	r2, #69	@ 0x45
 810d958:	f43f ab63 	beq.w	810d022 <_strtod_l+0x272>
 810d95c:	2301      	movs	r3, #1
 810d95e:	f7ff bb9e 	b.w	810d09e <_strtod_l+0x2ee>
 810d962:	bf00      	nop
 810d964:	f3af 8000 	nop.w
 810d968:	ffc00000 	.word	0xffc00000
 810d96c:	41dfffff 	.word	0x41dfffff
 810d970:	94a03595 	.word	0x94a03595
 810d974:	3fcfffff 	.word	0x3fcfffff

0810d978 <_strtod_r>:
 810d978:	4b01      	ldr	r3, [pc, #4]	@ (810d980 <_strtod_r+0x8>)
 810d97a:	f7ff ba19 	b.w	810cdb0 <_strtod_l>
 810d97e:	bf00      	nop
 810d980:	10000bdc 	.word	0x10000bdc

0810d984 <_strtol_l.constprop.0>:
 810d984:	2b24      	cmp	r3, #36	@ 0x24
 810d986:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 810d98a:	4686      	mov	lr, r0
 810d98c:	4690      	mov	r8, r2
 810d98e:	d801      	bhi.n	810d994 <_strtol_l.constprop.0+0x10>
 810d990:	2b01      	cmp	r3, #1
 810d992:	d106      	bne.n	810d9a2 <_strtol_l.constprop.0+0x1e>
 810d994:	f7fd fe58 	bl	810b648 <__errno>
 810d998:	2316      	movs	r3, #22
 810d99a:	6003      	str	r3, [r0, #0]
 810d99c:	2000      	movs	r0, #0
 810d99e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 810d9a2:	4834      	ldr	r0, [pc, #208]	@ (810da74 <_strtol_l.constprop.0+0xf0>)
 810d9a4:	460d      	mov	r5, r1
 810d9a6:	462a      	mov	r2, r5
 810d9a8:	f815 4b01 	ldrb.w	r4, [r5], #1
 810d9ac:	5d06      	ldrb	r6, [r0, r4]
 810d9ae:	f016 0608 	ands.w	r6, r6, #8
 810d9b2:	d1f8      	bne.n	810d9a6 <_strtol_l.constprop.0+0x22>
 810d9b4:	2c2d      	cmp	r4, #45	@ 0x2d
 810d9b6:	d12d      	bne.n	810da14 <_strtol_l.constprop.0+0x90>
 810d9b8:	782c      	ldrb	r4, [r5, #0]
 810d9ba:	2601      	movs	r6, #1
 810d9bc:	1c95      	adds	r5, r2, #2
 810d9be:	f033 0210 	bics.w	r2, r3, #16
 810d9c2:	d109      	bne.n	810d9d8 <_strtol_l.constprop.0+0x54>
 810d9c4:	2c30      	cmp	r4, #48	@ 0x30
 810d9c6:	d12a      	bne.n	810da1e <_strtol_l.constprop.0+0x9a>
 810d9c8:	782a      	ldrb	r2, [r5, #0]
 810d9ca:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 810d9ce:	2a58      	cmp	r2, #88	@ 0x58
 810d9d0:	d125      	bne.n	810da1e <_strtol_l.constprop.0+0x9a>
 810d9d2:	786c      	ldrb	r4, [r5, #1]
 810d9d4:	2310      	movs	r3, #16
 810d9d6:	3502      	adds	r5, #2
 810d9d8:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 810d9dc:	f10c 3cff 	add.w	ip, ip, #4294967295
 810d9e0:	2200      	movs	r2, #0
 810d9e2:	fbbc f9f3 	udiv	r9, ip, r3
 810d9e6:	4610      	mov	r0, r2
 810d9e8:	fb03 ca19 	mls	sl, r3, r9, ip
 810d9ec:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 810d9f0:	2f09      	cmp	r7, #9
 810d9f2:	d81b      	bhi.n	810da2c <_strtol_l.constprop.0+0xa8>
 810d9f4:	463c      	mov	r4, r7
 810d9f6:	42a3      	cmp	r3, r4
 810d9f8:	dd27      	ble.n	810da4a <_strtol_l.constprop.0+0xc6>
 810d9fa:	1c57      	adds	r7, r2, #1
 810d9fc:	d007      	beq.n	810da0e <_strtol_l.constprop.0+0x8a>
 810d9fe:	4581      	cmp	r9, r0
 810da00:	d320      	bcc.n	810da44 <_strtol_l.constprop.0+0xc0>
 810da02:	d101      	bne.n	810da08 <_strtol_l.constprop.0+0x84>
 810da04:	45a2      	cmp	sl, r4
 810da06:	db1d      	blt.n	810da44 <_strtol_l.constprop.0+0xc0>
 810da08:	fb00 4003 	mla	r0, r0, r3, r4
 810da0c:	2201      	movs	r2, #1
 810da0e:	f815 4b01 	ldrb.w	r4, [r5], #1
 810da12:	e7eb      	b.n	810d9ec <_strtol_l.constprop.0+0x68>
 810da14:	2c2b      	cmp	r4, #43	@ 0x2b
 810da16:	bf04      	itt	eq
 810da18:	782c      	ldrbeq	r4, [r5, #0]
 810da1a:	1c95      	addeq	r5, r2, #2
 810da1c:	e7cf      	b.n	810d9be <_strtol_l.constprop.0+0x3a>
 810da1e:	2b00      	cmp	r3, #0
 810da20:	d1da      	bne.n	810d9d8 <_strtol_l.constprop.0+0x54>
 810da22:	2c30      	cmp	r4, #48	@ 0x30
 810da24:	bf0c      	ite	eq
 810da26:	2308      	moveq	r3, #8
 810da28:	230a      	movne	r3, #10
 810da2a:	e7d5      	b.n	810d9d8 <_strtol_l.constprop.0+0x54>
 810da2c:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 810da30:	2f19      	cmp	r7, #25
 810da32:	d801      	bhi.n	810da38 <_strtol_l.constprop.0+0xb4>
 810da34:	3c37      	subs	r4, #55	@ 0x37
 810da36:	e7de      	b.n	810d9f6 <_strtol_l.constprop.0+0x72>
 810da38:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 810da3c:	2f19      	cmp	r7, #25
 810da3e:	d804      	bhi.n	810da4a <_strtol_l.constprop.0+0xc6>
 810da40:	3c57      	subs	r4, #87	@ 0x57
 810da42:	e7d8      	b.n	810d9f6 <_strtol_l.constprop.0+0x72>
 810da44:	f04f 32ff 	mov.w	r2, #4294967295
 810da48:	e7e1      	b.n	810da0e <_strtol_l.constprop.0+0x8a>
 810da4a:	1c53      	adds	r3, r2, #1
 810da4c:	d108      	bne.n	810da60 <_strtol_l.constprop.0+0xdc>
 810da4e:	2322      	movs	r3, #34	@ 0x22
 810da50:	f8ce 3000 	str.w	r3, [lr]
 810da54:	4660      	mov	r0, ip
 810da56:	f1b8 0f00 	cmp.w	r8, #0
 810da5a:	d0a0      	beq.n	810d99e <_strtol_l.constprop.0+0x1a>
 810da5c:	1e69      	subs	r1, r5, #1
 810da5e:	e006      	b.n	810da6e <_strtol_l.constprop.0+0xea>
 810da60:	b106      	cbz	r6, 810da64 <_strtol_l.constprop.0+0xe0>
 810da62:	4240      	negs	r0, r0
 810da64:	f1b8 0f00 	cmp.w	r8, #0
 810da68:	d099      	beq.n	810d99e <_strtol_l.constprop.0+0x1a>
 810da6a:	2a00      	cmp	r2, #0
 810da6c:	d1f6      	bne.n	810da5c <_strtol_l.constprop.0+0xd8>
 810da6e:	f8c8 1000 	str.w	r1, [r8]
 810da72:	e794      	b.n	810d99e <_strtol_l.constprop.0+0x1a>
 810da74:	081af409 	.word	0x081af409

0810da78 <_strtol_r>:
 810da78:	f7ff bf84 	b.w	810d984 <_strtol_l.constprop.0>

0810da7c <__ssputs_r>:
 810da7c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 810da80:	688e      	ldr	r6, [r1, #8]
 810da82:	461f      	mov	r7, r3
 810da84:	42be      	cmp	r6, r7
 810da86:	680b      	ldr	r3, [r1, #0]
 810da88:	4682      	mov	sl, r0
 810da8a:	460c      	mov	r4, r1
 810da8c:	4690      	mov	r8, r2
 810da8e:	d82d      	bhi.n	810daec <__ssputs_r+0x70>
 810da90:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 810da94:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 810da98:	d026      	beq.n	810dae8 <__ssputs_r+0x6c>
 810da9a:	6965      	ldr	r5, [r4, #20]
 810da9c:	6909      	ldr	r1, [r1, #16]
 810da9e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 810daa2:	eba3 0901 	sub.w	r9, r3, r1
 810daa6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 810daaa:	1c7b      	adds	r3, r7, #1
 810daac:	444b      	add	r3, r9
 810daae:	106d      	asrs	r5, r5, #1
 810dab0:	429d      	cmp	r5, r3
 810dab2:	bf38      	it	cc
 810dab4:	461d      	movcc	r5, r3
 810dab6:	0553      	lsls	r3, r2, #21
 810dab8:	d527      	bpl.n	810db0a <__ssputs_r+0x8e>
 810daba:	4629      	mov	r1, r5
 810dabc:	f7fc fc12 	bl	810a2e4 <_malloc_r>
 810dac0:	4606      	mov	r6, r0
 810dac2:	b360      	cbz	r0, 810db1e <__ssputs_r+0xa2>
 810dac4:	6921      	ldr	r1, [r4, #16]
 810dac6:	464a      	mov	r2, r9
 810dac8:	f7fd fdeb 	bl	810b6a2 <memcpy>
 810dacc:	89a3      	ldrh	r3, [r4, #12]
 810dace:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 810dad2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 810dad6:	81a3      	strh	r3, [r4, #12]
 810dad8:	6126      	str	r6, [r4, #16]
 810dada:	6165      	str	r5, [r4, #20]
 810dadc:	444e      	add	r6, r9
 810dade:	eba5 0509 	sub.w	r5, r5, r9
 810dae2:	6026      	str	r6, [r4, #0]
 810dae4:	60a5      	str	r5, [r4, #8]
 810dae6:	463e      	mov	r6, r7
 810dae8:	42be      	cmp	r6, r7
 810daea:	d900      	bls.n	810daee <__ssputs_r+0x72>
 810daec:	463e      	mov	r6, r7
 810daee:	6820      	ldr	r0, [r4, #0]
 810daf0:	4632      	mov	r2, r6
 810daf2:	4641      	mov	r1, r8
 810daf4:	f000 fb6a 	bl	810e1cc <memmove>
 810daf8:	68a3      	ldr	r3, [r4, #8]
 810dafa:	1b9b      	subs	r3, r3, r6
 810dafc:	60a3      	str	r3, [r4, #8]
 810dafe:	6823      	ldr	r3, [r4, #0]
 810db00:	4433      	add	r3, r6
 810db02:	6023      	str	r3, [r4, #0]
 810db04:	2000      	movs	r0, #0
 810db06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 810db0a:	462a      	mov	r2, r5
 810db0c:	f7fc fc76 	bl	810a3fc <_realloc_r>
 810db10:	4606      	mov	r6, r0
 810db12:	2800      	cmp	r0, #0
 810db14:	d1e0      	bne.n	810dad8 <__ssputs_r+0x5c>
 810db16:	6921      	ldr	r1, [r4, #16]
 810db18:	4650      	mov	r0, sl
 810db1a:	f7fe fc25 	bl	810c368 <_free_r>
 810db1e:	230c      	movs	r3, #12
 810db20:	f8ca 3000 	str.w	r3, [sl]
 810db24:	89a3      	ldrh	r3, [r4, #12]
 810db26:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 810db2a:	81a3      	strh	r3, [r4, #12]
 810db2c:	f04f 30ff 	mov.w	r0, #4294967295
 810db30:	e7e9      	b.n	810db06 <__ssputs_r+0x8a>
	...

0810db34 <_svfiprintf_r>:
 810db34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810db38:	4698      	mov	r8, r3
 810db3a:	898b      	ldrh	r3, [r1, #12]
 810db3c:	061b      	lsls	r3, r3, #24
 810db3e:	b09d      	sub	sp, #116	@ 0x74
 810db40:	4607      	mov	r7, r0
 810db42:	460d      	mov	r5, r1
 810db44:	4614      	mov	r4, r2
 810db46:	d510      	bpl.n	810db6a <_svfiprintf_r+0x36>
 810db48:	690b      	ldr	r3, [r1, #16]
 810db4a:	b973      	cbnz	r3, 810db6a <_svfiprintf_r+0x36>
 810db4c:	2140      	movs	r1, #64	@ 0x40
 810db4e:	f7fc fbc9 	bl	810a2e4 <_malloc_r>
 810db52:	6028      	str	r0, [r5, #0]
 810db54:	6128      	str	r0, [r5, #16]
 810db56:	b930      	cbnz	r0, 810db66 <_svfiprintf_r+0x32>
 810db58:	230c      	movs	r3, #12
 810db5a:	603b      	str	r3, [r7, #0]
 810db5c:	f04f 30ff 	mov.w	r0, #4294967295
 810db60:	b01d      	add	sp, #116	@ 0x74
 810db62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 810db66:	2340      	movs	r3, #64	@ 0x40
 810db68:	616b      	str	r3, [r5, #20]
 810db6a:	2300      	movs	r3, #0
 810db6c:	9309      	str	r3, [sp, #36]	@ 0x24
 810db6e:	2320      	movs	r3, #32
 810db70:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 810db74:	f8cd 800c 	str.w	r8, [sp, #12]
 810db78:	2330      	movs	r3, #48	@ 0x30
 810db7a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 810dd18 <_svfiprintf_r+0x1e4>
 810db7e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 810db82:	f04f 0901 	mov.w	r9, #1
 810db86:	4623      	mov	r3, r4
 810db88:	469a      	mov	sl, r3
 810db8a:	f813 2b01 	ldrb.w	r2, [r3], #1
 810db8e:	b10a      	cbz	r2, 810db94 <_svfiprintf_r+0x60>
 810db90:	2a25      	cmp	r2, #37	@ 0x25
 810db92:	d1f9      	bne.n	810db88 <_svfiprintf_r+0x54>
 810db94:	ebba 0b04 	subs.w	fp, sl, r4
 810db98:	d00b      	beq.n	810dbb2 <_svfiprintf_r+0x7e>
 810db9a:	465b      	mov	r3, fp
 810db9c:	4622      	mov	r2, r4
 810db9e:	4629      	mov	r1, r5
 810dba0:	4638      	mov	r0, r7
 810dba2:	f7ff ff6b 	bl	810da7c <__ssputs_r>
 810dba6:	3001      	adds	r0, #1
 810dba8:	f000 80a7 	beq.w	810dcfa <_svfiprintf_r+0x1c6>
 810dbac:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 810dbae:	445a      	add	r2, fp
 810dbb0:	9209      	str	r2, [sp, #36]	@ 0x24
 810dbb2:	f89a 3000 	ldrb.w	r3, [sl]
 810dbb6:	2b00      	cmp	r3, #0
 810dbb8:	f000 809f 	beq.w	810dcfa <_svfiprintf_r+0x1c6>
 810dbbc:	2300      	movs	r3, #0
 810dbbe:	f04f 32ff 	mov.w	r2, #4294967295
 810dbc2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 810dbc6:	f10a 0a01 	add.w	sl, sl, #1
 810dbca:	9304      	str	r3, [sp, #16]
 810dbcc:	9307      	str	r3, [sp, #28]
 810dbce:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 810dbd2:	931a      	str	r3, [sp, #104]	@ 0x68
 810dbd4:	4654      	mov	r4, sl
 810dbd6:	2205      	movs	r2, #5
 810dbd8:	f814 1b01 	ldrb.w	r1, [r4], #1
 810dbdc:	484e      	ldr	r0, [pc, #312]	@ (810dd18 <_svfiprintf_r+0x1e4>)
 810dbde:	f7f2 fb7f 	bl	81002e0 <memchr>
 810dbe2:	9a04      	ldr	r2, [sp, #16]
 810dbe4:	b9d8      	cbnz	r0, 810dc1e <_svfiprintf_r+0xea>
 810dbe6:	06d0      	lsls	r0, r2, #27
 810dbe8:	bf44      	itt	mi
 810dbea:	2320      	movmi	r3, #32
 810dbec:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 810dbf0:	0711      	lsls	r1, r2, #28
 810dbf2:	bf44      	itt	mi
 810dbf4:	232b      	movmi	r3, #43	@ 0x2b
 810dbf6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 810dbfa:	f89a 3000 	ldrb.w	r3, [sl]
 810dbfe:	2b2a      	cmp	r3, #42	@ 0x2a
 810dc00:	d015      	beq.n	810dc2e <_svfiprintf_r+0xfa>
 810dc02:	9a07      	ldr	r2, [sp, #28]
 810dc04:	4654      	mov	r4, sl
 810dc06:	2000      	movs	r0, #0
 810dc08:	f04f 0c0a 	mov.w	ip, #10
 810dc0c:	4621      	mov	r1, r4
 810dc0e:	f811 3b01 	ldrb.w	r3, [r1], #1
 810dc12:	3b30      	subs	r3, #48	@ 0x30
 810dc14:	2b09      	cmp	r3, #9
 810dc16:	d94b      	bls.n	810dcb0 <_svfiprintf_r+0x17c>
 810dc18:	b1b0      	cbz	r0, 810dc48 <_svfiprintf_r+0x114>
 810dc1a:	9207      	str	r2, [sp, #28]
 810dc1c:	e014      	b.n	810dc48 <_svfiprintf_r+0x114>
 810dc1e:	eba0 0308 	sub.w	r3, r0, r8
 810dc22:	fa09 f303 	lsl.w	r3, r9, r3
 810dc26:	4313      	orrs	r3, r2
 810dc28:	9304      	str	r3, [sp, #16]
 810dc2a:	46a2      	mov	sl, r4
 810dc2c:	e7d2      	b.n	810dbd4 <_svfiprintf_r+0xa0>
 810dc2e:	9b03      	ldr	r3, [sp, #12]
 810dc30:	1d19      	adds	r1, r3, #4
 810dc32:	681b      	ldr	r3, [r3, #0]
 810dc34:	9103      	str	r1, [sp, #12]
 810dc36:	2b00      	cmp	r3, #0
 810dc38:	bfbb      	ittet	lt
 810dc3a:	425b      	neglt	r3, r3
 810dc3c:	f042 0202 	orrlt.w	r2, r2, #2
 810dc40:	9307      	strge	r3, [sp, #28]
 810dc42:	9307      	strlt	r3, [sp, #28]
 810dc44:	bfb8      	it	lt
 810dc46:	9204      	strlt	r2, [sp, #16]
 810dc48:	7823      	ldrb	r3, [r4, #0]
 810dc4a:	2b2e      	cmp	r3, #46	@ 0x2e
 810dc4c:	d10a      	bne.n	810dc64 <_svfiprintf_r+0x130>
 810dc4e:	7863      	ldrb	r3, [r4, #1]
 810dc50:	2b2a      	cmp	r3, #42	@ 0x2a
 810dc52:	d132      	bne.n	810dcba <_svfiprintf_r+0x186>
 810dc54:	9b03      	ldr	r3, [sp, #12]
 810dc56:	1d1a      	adds	r2, r3, #4
 810dc58:	681b      	ldr	r3, [r3, #0]
 810dc5a:	9203      	str	r2, [sp, #12]
 810dc5c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 810dc60:	3402      	adds	r4, #2
 810dc62:	9305      	str	r3, [sp, #20]
 810dc64:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 810dd28 <_svfiprintf_r+0x1f4>
 810dc68:	7821      	ldrb	r1, [r4, #0]
 810dc6a:	2203      	movs	r2, #3
 810dc6c:	4650      	mov	r0, sl
 810dc6e:	f7f2 fb37 	bl	81002e0 <memchr>
 810dc72:	b138      	cbz	r0, 810dc84 <_svfiprintf_r+0x150>
 810dc74:	9b04      	ldr	r3, [sp, #16]
 810dc76:	eba0 000a 	sub.w	r0, r0, sl
 810dc7a:	2240      	movs	r2, #64	@ 0x40
 810dc7c:	4082      	lsls	r2, r0
 810dc7e:	4313      	orrs	r3, r2
 810dc80:	3401      	adds	r4, #1
 810dc82:	9304      	str	r3, [sp, #16]
 810dc84:	f814 1b01 	ldrb.w	r1, [r4], #1
 810dc88:	4824      	ldr	r0, [pc, #144]	@ (810dd1c <_svfiprintf_r+0x1e8>)
 810dc8a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 810dc8e:	2206      	movs	r2, #6
 810dc90:	f7f2 fb26 	bl	81002e0 <memchr>
 810dc94:	2800      	cmp	r0, #0
 810dc96:	d036      	beq.n	810dd06 <_svfiprintf_r+0x1d2>
 810dc98:	4b21      	ldr	r3, [pc, #132]	@ (810dd20 <_svfiprintf_r+0x1ec>)
 810dc9a:	bb1b      	cbnz	r3, 810dce4 <_svfiprintf_r+0x1b0>
 810dc9c:	9b03      	ldr	r3, [sp, #12]
 810dc9e:	3307      	adds	r3, #7
 810dca0:	f023 0307 	bic.w	r3, r3, #7
 810dca4:	3308      	adds	r3, #8
 810dca6:	9303      	str	r3, [sp, #12]
 810dca8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 810dcaa:	4433      	add	r3, r6
 810dcac:	9309      	str	r3, [sp, #36]	@ 0x24
 810dcae:	e76a      	b.n	810db86 <_svfiprintf_r+0x52>
 810dcb0:	fb0c 3202 	mla	r2, ip, r2, r3
 810dcb4:	460c      	mov	r4, r1
 810dcb6:	2001      	movs	r0, #1
 810dcb8:	e7a8      	b.n	810dc0c <_svfiprintf_r+0xd8>
 810dcba:	2300      	movs	r3, #0
 810dcbc:	3401      	adds	r4, #1
 810dcbe:	9305      	str	r3, [sp, #20]
 810dcc0:	4619      	mov	r1, r3
 810dcc2:	f04f 0c0a 	mov.w	ip, #10
 810dcc6:	4620      	mov	r0, r4
 810dcc8:	f810 2b01 	ldrb.w	r2, [r0], #1
 810dccc:	3a30      	subs	r2, #48	@ 0x30
 810dcce:	2a09      	cmp	r2, #9
 810dcd0:	d903      	bls.n	810dcda <_svfiprintf_r+0x1a6>
 810dcd2:	2b00      	cmp	r3, #0
 810dcd4:	d0c6      	beq.n	810dc64 <_svfiprintf_r+0x130>
 810dcd6:	9105      	str	r1, [sp, #20]
 810dcd8:	e7c4      	b.n	810dc64 <_svfiprintf_r+0x130>
 810dcda:	fb0c 2101 	mla	r1, ip, r1, r2
 810dcde:	4604      	mov	r4, r0
 810dce0:	2301      	movs	r3, #1
 810dce2:	e7f0      	b.n	810dcc6 <_svfiprintf_r+0x192>
 810dce4:	ab03      	add	r3, sp, #12
 810dce6:	9300      	str	r3, [sp, #0]
 810dce8:	462a      	mov	r2, r5
 810dcea:	4b0e      	ldr	r3, [pc, #56]	@ (810dd24 <_svfiprintf_r+0x1f0>)
 810dcec:	a904      	add	r1, sp, #16
 810dcee:	4638      	mov	r0, r7
 810dcf0:	f7fc fc52 	bl	810a598 <_printf_float>
 810dcf4:	1c42      	adds	r2, r0, #1
 810dcf6:	4606      	mov	r6, r0
 810dcf8:	d1d6      	bne.n	810dca8 <_svfiprintf_r+0x174>
 810dcfa:	89ab      	ldrh	r3, [r5, #12]
 810dcfc:	065b      	lsls	r3, r3, #25
 810dcfe:	f53f af2d 	bmi.w	810db5c <_svfiprintf_r+0x28>
 810dd02:	9809      	ldr	r0, [sp, #36]	@ 0x24
 810dd04:	e72c      	b.n	810db60 <_svfiprintf_r+0x2c>
 810dd06:	ab03      	add	r3, sp, #12
 810dd08:	9300      	str	r3, [sp, #0]
 810dd0a:	462a      	mov	r2, r5
 810dd0c:	4b05      	ldr	r3, [pc, #20]	@ (810dd24 <_svfiprintf_r+0x1f0>)
 810dd0e:	a904      	add	r1, sp, #16
 810dd10:	4638      	mov	r0, r7
 810dd12:	f7fc fed9 	bl	810aac8 <_printf_i>
 810dd16:	e7ed      	b.n	810dcf4 <_svfiprintf_r+0x1c0>
 810dd18:	081af509 	.word	0x081af509
 810dd1c:	081af513 	.word	0x081af513
 810dd20:	0810a599 	.word	0x0810a599
 810dd24:	0810da7d 	.word	0x0810da7d
 810dd28:	081af50f 	.word	0x081af50f

0810dd2c <__sfputc_r>:
 810dd2c:	6893      	ldr	r3, [r2, #8]
 810dd2e:	3b01      	subs	r3, #1
 810dd30:	2b00      	cmp	r3, #0
 810dd32:	b410      	push	{r4}
 810dd34:	6093      	str	r3, [r2, #8]
 810dd36:	da08      	bge.n	810dd4a <__sfputc_r+0x1e>
 810dd38:	6994      	ldr	r4, [r2, #24]
 810dd3a:	42a3      	cmp	r3, r4
 810dd3c:	db01      	blt.n	810dd42 <__sfputc_r+0x16>
 810dd3e:	290a      	cmp	r1, #10
 810dd40:	d103      	bne.n	810dd4a <__sfputc_r+0x1e>
 810dd42:	f85d 4b04 	ldr.w	r4, [sp], #4
 810dd46:	f7fd bb88 	b.w	810b45a <__swbuf_r>
 810dd4a:	6813      	ldr	r3, [r2, #0]
 810dd4c:	1c58      	adds	r0, r3, #1
 810dd4e:	6010      	str	r0, [r2, #0]
 810dd50:	7019      	strb	r1, [r3, #0]
 810dd52:	4608      	mov	r0, r1
 810dd54:	f85d 4b04 	ldr.w	r4, [sp], #4
 810dd58:	4770      	bx	lr

0810dd5a <__sfputs_r>:
 810dd5a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 810dd5c:	4606      	mov	r6, r0
 810dd5e:	460f      	mov	r7, r1
 810dd60:	4614      	mov	r4, r2
 810dd62:	18d5      	adds	r5, r2, r3
 810dd64:	42ac      	cmp	r4, r5
 810dd66:	d101      	bne.n	810dd6c <__sfputs_r+0x12>
 810dd68:	2000      	movs	r0, #0
 810dd6a:	e007      	b.n	810dd7c <__sfputs_r+0x22>
 810dd6c:	f814 1b01 	ldrb.w	r1, [r4], #1
 810dd70:	463a      	mov	r2, r7
 810dd72:	4630      	mov	r0, r6
 810dd74:	f7ff ffda 	bl	810dd2c <__sfputc_r>
 810dd78:	1c43      	adds	r3, r0, #1
 810dd7a:	d1f3      	bne.n	810dd64 <__sfputs_r+0xa>
 810dd7c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0810dd80 <_vfiprintf_r>:
 810dd80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810dd84:	460d      	mov	r5, r1
 810dd86:	b09d      	sub	sp, #116	@ 0x74
 810dd88:	4614      	mov	r4, r2
 810dd8a:	4698      	mov	r8, r3
 810dd8c:	4606      	mov	r6, r0
 810dd8e:	b118      	cbz	r0, 810dd98 <_vfiprintf_r+0x18>
 810dd90:	6a03      	ldr	r3, [r0, #32]
 810dd92:	b90b      	cbnz	r3, 810dd98 <_vfiprintf_r+0x18>
 810dd94:	f7fd fa58 	bl	810b248 <__sinit>
 810dd98:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 810dd9a:	07d9      	lsls	r1, r3, #31
 810dd9c:	d405      	bmi.n	810ddaa <_vfiprintf_r+0x2a>
 810dd9e:	89ab      	ldrh	r3, [r5, #12]
 810dda0:	059a      	lsls	r2, r3, #22
 810dda2:	d402      	bmi.n	810ddaa <_vfiprintf_r+0x2a>
 810dda4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 810dda6:	f7fd fc7a 	bl	810b69e <__retarget_lock_acquire_recursive>
 810ddaa:	89ab      	ldrh	r3, [r5, #12]
 810ddac:	071b      	lsls	r3, r3, #28
 810ddae:	d501      	bpl.n	810ddb4 <_vfiprintf_r+0x34>
 810ddb0:	692b      	ldr	r3, [r5, #16]
 810ddb2:	b99b      	cbnz	r3, 810dddc <_vfiprintf_r+0x5c>
 810ddb4:	4629      	mov	r1, r5
 810ddb6:	4630      	mov	r0, r6
 810ddb8:	f7fd fb8e 	bl	810b4d8 <__swsetup_r>
 810ddbc:	b170      	cbz	r0, 810dddc <_vfiprintf_r+0x5c>
 810ddbe:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 810ddc0:	07dc      	lsls	r4, r3, #31
 810ddc2:	d504      	bpl.n	810ddce <_vfiprintf_r+0x4e>
 810ddc4:	f04f 30ff 	mov.w	r0, #4294967295
 810ddc8:	b01d      	add	sp, #116	@ 0x74
 810ddca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 810ddce:	89ab      	ldrh	r3, [r5, #12]
 810ddd0:	0598      	lsls	r0, r3, #22
 810ddd2:	d4f7      	bmi.n	810ddc4 <_vfiprintf_r+0x44>
 810ddd4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 810ddd6:	f7fd fc63 	bl	810b6a0 <__retarget_lock_release_recursive>
 810ddda:	e7f3      	b.n	810ddc4 <_vfiprintf_r+0x44>
 810dddc:	2300      	movs	r3, #0
 810ddde:	9309      	str	r3, [sp, #36]	@ 0x24
 810dde0:	2320      	movs	r3, #32
 810dde2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 810dde6:	f8cd 800c 	str.w	r8, [sp, #12]
 810ddea:	2330      	movs	r3, #48	@ 0x30
 810ddec:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 810df9c <_vfiprintf_r+0x21c>
 810ddf0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 810ddf4:	f04f 0901 	mov.w	r9, #1
 810ddf8:	4623      	mov	r3, r4
 810ddfa:	469a      	mov	sl, r3
 810ddfc:	f813 2b01 	ldrb.w	r2, [r3], #1
 810de00:	b10a      	cbz	r2, 810de06 <_vfiprintf_r+0x86>
 810de02:	2a25      	cmp	r2, #37	@ 0x25
 810de04:	d1f9      	bne.n	810ddfa <_vfiprintf_r+0x7a>
 810de06:	ebba 0b04 	subs.w	fp, sl, r4
 810de0a:	d00b      	beq.n	810de24 <_vfiprintf_r+0xa4>
 810de0c:	465b      	mov	r3, fp
 810de0e:	4622      	mov	r2, r4
 810de10:	4629      	mov	r1, r5
 810de12:	4630      	mov	r0, r6
 810de14:	f7ff ffa1 	bl	810dd5a <__sfputs_r>
 810de18:	3001      	adds	r0, #1
 810de1a:	f000 80a7 	beq.w	810df6c <_vfiprintf_r+0x1ec>
 810de1e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 810de20:	445a      	add	r2, fp
 810de22:	9209      	str	r2, [sp, #36]	@ 0x24
 810de24:	f89a 3000 	ldrb.w	r3, [sl]
 810de28:	2b00      	cmp	r3, #0
 810de2a:	f000 809f 	beq.w	810df6c <_vfiprintf_r+0x1ec>
 810de2e:	2300      	movs	r3, #0
 810de30:	f04f 32ff 	mov.w	r2, #4294967295
 810de34:	e9cd 2305 	strd	r2, r3, [sp, #20]
 810de38:	f10a 0a01 	add.w	sl, sl, #1
 810de3c:	9304      	str	r3, [sp, #16]
 810de3e:	9307      	str	r3, [sp, #28]
 810de40:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 810de44:	931a      	str	r3, [sp, #104]	@ 0x68
 810de46:	4654      	mov	r4, sl
 810de48:	2205      	movs	r2, #5
 810de4a:	f814 1b01 	ldrb.w	r1, [r4], #1
 810de4e:	4853      	ldr	r0, [pc, #332]	@ (810df9c <_vfiprintf_r+0x21c>)
 810de50:	f7f2 fa46 	bl	81002e0 <memchr>
 810de54:	9a04      	ldr	r2, [sp, #16]
 810de56:	b9d8      	cbnz	r0, 810de90 <_vfiprintf_r+0x110>
 810de58:	06d1      	lsls	r1, r2, #27
 810de5a:	bf44      	itt	mi
 810de5c:	2320      	movmi	r3, #32
 810de5e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 810de62:	0713      	lsls	r3, r2, #28
 810de64:	bf44      	itt	mi
 810de66:	232b      	movmi	r3, #43	@ 0x2b
 810de68:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 810de6c:	f89a 3000 	ldrb.w	r3, [sl]
 810de70:	2b2a      	cmp	r3, #42	@ 0x2a
 810de72:	d015      	beq.n	810dea0 <_vfiprintf_r+0x120>
 810de74:	9a07      	ldr	r2, [sp, #28]
 810de76:	4654      	mov	r4, sl
 810de78:	2000      	movs	r0, #0
 810de7a:	f04f 0c0a 	mov.w	ip, #10
 810de7e:	4621      	mov	r1, r4
 810de80:	f811 3b01 	ldrb.w	r3, [r1], #1
 810de84:	3b30      	subs	r3, #48	@ 0x30
 810de86:	2b09      	cmp	r3, #9
 810de88:	d94b      	bls.n	810df22 <_vfiprintf_r+0x1a2>
 810de8a:	b1b0      	cbz	r0, 810deba <_vfiprintf_r+0x13a>
 810de8c:	9207      	str	r2, [sp, #28]
 810de8e:	e014      	b.n	810deba <_vfiprintf_r+0x13a>
 810de90:	eba0 0308 	sub.w	r3, r0, r8
 810de94:	fa09 f303 	lsl.w	r3, r9, r3
 810de98:	4313      	orrs	r3, r2
 810de9a:	9304      	str	r3, [sp, #16]
 810de9c:	46a2      	mov	sl, r4
 810de9e:	e7d2      	b.n	810de46 <_vfiprintf_r+0xc6>
 810dea0:	9b03      	ldr	r3, [sp, #12]
 810dea2:	1d19      	adds	r1, r3, #4
 810dea4:	681b      	ldr	r3, [r3, #0]
 810dea6:	9103      	str	r1, [sp, #12]
 810dea8:	2b00      	cmp	r3, #0
 810deaa:	bfbb      	ittet	lt
 810deac:	425b      	neglt	r3, r3
 810deae:	f042 0202 	orrlt.w	r2, r2, #2
 810deb2:	9307      	strge	r3, [sp, #28]
 810deb4:	9307      	strlt	r3, [sp, #28]
 810deb6:	bfb8      	it	lt
 810deb8:	9204      	strlt	r2, [sp, #16]
 810deba:	7823      	ldrb	r3, [r4, #0]
 810debc:	2b2e      	cmp	r3, #46	@ 0x2e
 810debe:	d10a      	bne.n	810ded6 <_vfiprintf_r+0x156>
 810dec0:	7863      	ldrb	r3, [r4, #1]
 810dec2:	2b2a      	cmp	r3, #42	@ 0x2a
 810dec4:	d132      	bne.n	810df2c <_vfiprintf_r+0x1ac>
 810dec6:	9b03      	ldr	r3, [sp, #12]
 810dec8:	1d1a      	adds	r2, r3, #4
 810deca:	681b      	ldr	r3, [r3, #0]
 810decc:	9203      	str	r2, [sp, #12]
 810dece:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 810ded2:	3402      	adds	r4, #2
 810ded4:	9305      	str	r3, [sp, #20]
 810ded6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 810dfac <_vfiprintf_r+0x22c>
 810deda:	7821      	ldrb	r1, [r4, #0]
 810dedc:	2203      	movs	r2, #3
 810dede:	4650      	mov	r0, sl
 810dee0:	f7f2 f9fe 	bl	81002e0 <memchr>
 810dee4:	b138      	cbz	r0, 810def6 <_vfiprintf_r+0x176>
 810dee6:	9b04      	ldr	r3, [sp, #16]
 810dee8:	eba0 000a 	sub.w	r0, r0, sl
 810deec:	2240      	movs	r2, #64	@ 0x40
 810deee:	4082      	lsls	r2, r0
 810def0:	4313      	orrs	r3, r2
 810def2:	3401      	adds	r4, #1
 810def4:	9304      	str	r3, [sp, #16]
 810def6:	f814 1b01 	ldrb.w	r1, [r4], #1
 810defa:	4829      	ldr	r0, [pc, #164]	@ (810dfa0 <_vfiprintf_r+0x220>)
 810defc:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 810df00:	2206      	movs	r2, #6
 810df02:	f7f2 f9ed 	bl	81002e0 <memchr>
 810df06:	2800      	cmp	r0, #0
 810df08:	d03f      	beq.n	810df8a <_vfiprintf_r+0x20a>
 810df0a:	4b26      	ldr	r3, [pc, #152]	@ (810dfa4 <_vfiprintf_r+0x224>)
 810df0c:	bb1b      	cbnz	r3, 810df56 <_vfiprintf_r+0x1d6>
 810df0e:	9b03      	ldr	r3, [sp, #12]
 810df10:	3307      	adds	r3, #7
 810df12:	f023 0307 	bic.w	r3, r3, #7
 810df16:	3308      	adds	r3, #8
 810df18:	9303      	str	r3, [sp, #12]
 810df1a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 810df1c:	443b      	add	r3, r7
 810df1e:	9309      	str	r3, [sp, #36]	@ 0x24
 810df20:	e76a      	b.n	810ddf8 <_vfiprintf_r+0x78>
 810df22:	fb0c 3202 	mla	r2, ip, r2, r3
 810df26:	460c      	mov	r4, r1
 810df28:	2001      	movs	r0, #1
 810df2a:	e7a8      	b.n	810de7e <_vfiprintf_r+0xfe>
 810df2c:	2300      	movs	r3, #0
 810df2e:	3401      	adds	r4, #1
 810df30:	9305      	str	r3, [sp, #20]
 810df32:	4619      	mov	r1, r3
 810df34:	f04f 0c0a 	mov.w	ip, #10
 810df38:	4620      	mov	r0, r4
 810df3a:	f810 2b01 	ldrb.w	r2, [r0], #1
 810df3e:	3a30      	subs	r2, #48	@ 0x30
 810df40:	2a09      	cmp	r2, #9
 810df42:	d903      	bls.n	810df4c <_vfiprintf_r+0x1cc>
 810df44:	2b00      	cmp	r3, #0
 810df46:	d0c6      	beq.n	810ded6 <_vfiprintf_r+0x156>
 810df48:	9105      	str	r1, [sp, #20]
 810df4a:	e7c4      	b.n	810ded6 <_vfiprintf_r+0x156>
 810df4c:	fb0c 2101 	mla	r1, ip, r1, r2
 810df50:	4604      	mov	r4, r0
 810df52:	2301      	movs	r3, #1
 810df54:	e7f0      	b.n	810df38 <_vfiprintf_r+0x1b8>
 810df56:	ab03      	add	r3, sp, #12
 810df58:	9300      	str	r3, [sp, #0]
 810df5a:	462a      	mov	r2, r5
 810df5c:	4b12      	ldr	r3, [pc, #72]	@ (810dfa8 <_vfiprintf_r+0x228>)
 810df5e:	a904      	add	r1, sp, #16
 810df60:	4630      	mov	r0, r6
 810df62:	f7fc fb19 	bl	810a598 <_printf_float>
 810df66:	4607      	mov	r7, r0
 810df68:	1c78      	adds	r0, r7, #1
 810df6a:	d1d6      	bne.n	810df1a <_vfiprintf_r+0x19a>
 810df6c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 810df6e:	07d9      	lsls	r1, r3, #31
 810df70:	d405      	bmi.n	810df7e <_vfiprintf_r+0x1fe>
 810df72:	89ab      	ldrh	r3, [r5, #12]
 810df74:	059a      	lsls	r2, r3, #22
 810df76:	d402      	bmi.n	810df7e <_vfiprintf_r+0x1fe>
 810df78:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 810df7a:	f7fd fb91 	bl	810b6a0 <__retarget_lock_release_recursive>
 810df7e:	89ab      	ldrh	r3, [r5, #12]
 810df80:	065b      	lsls	r3, r3, #25
 810df82:	f53f af1f 	bmi.w	810ddc4 <_vfiprintf_r+0x44>
 810df86:	9809      	ldr	r0, [sp, #36]	@ 0x24
 810df88:	e71e      	b.n	810ddc8 <_vfiprintf_r+0x48>
 810df8a:	ab03      	add	r3, sp, #12
 810df8c:	9300      	str	r3, [sp, #0]
 810df8e:	462a      	mov	r2, r5
 810df90:	4b05      	ldr	r3, [pc, #20]	@ (810dfa8 <_vfiprintf_r+0x228>)
 810df92:	a904      	add	r1, sp, #16
 810df94:	4630      	mov	r0, r6
 810df96:	f7fc fd97 	bl	810aac8 <_printf_i>
 810df9a:	e7e4      	b.n	810df66 <_vfiprintf_r+0x1e6>
 810df9c:	081af509 	.word	0x081af509
 810dfa0:	081af513 	.word	0x081af513
 810dfa4:	0810a599 	.word	0x0810a599
 810dfa8:	0810dd5b 	.word	0x0810dd5b
 810dfac:	081af50f 	.word	0x081af50f

0810dfb0 <__sflush_r>:
 810dfb0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 810dfb4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 810dfb8:	0716      	lsls	r6, r2, #28
 810dfba:	4605      	mov	r5, r0
 810dfbc:	460c      	mov	r4, r1
 810dfbe:	d454      	bmi.n	810e06a <__sflush_r+0xba>
 810dfc0:	684b      	ldr	r3, [r1, #4]
 810dfc2:	2b00      	cmp	r3, #0
 810dfc4:	dc02      	bgt.n	810dfcc <__sflush_r+0x1c>
 810dfc6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 810dfc8:	2b00      	cmp	r3, #0
 810dfca:	dd48      	ble.n	810e05e <__sflush_r+0xae>
 810dfcc:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 810dfce:	2e00      	cmp	r6, #0
 810dfd0:	d045      	beq.n	810e05e <__sflush_r+0xae>
 810dfd2:	2300      	movs	r3, #0
 810dfd4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 810dfd8:	682f      	ldr	r7, [r5, #0]
 810dfda:	6a21      	ldr	r1, [r4, #32]
 810dfdc:	602b      	str	r3, [r5, #0]
 810dfde:	d030      	beq.n	810e042 <__sflush_r+0x92>
 810dfe0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 810dfe2:	89a3      	ldrh	r3, [r4, #12]
 810dfe4:	0759      	lsls	r1, r3, #29
 810dfe6:	d505      	bpl.n	810dff4 <__sflush_r+0x44>
 810dfe8:	6863      	ldr	r3, [r4, #4]
 810dfea:	1ad2      	subs	r2, r2, r3
 810dfec:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 810dfee:	b10b      	cbz	r3, 810dff4 <__sflush_r+0x44>
 810dff0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 810dff2:	1ad2      	subs	r2, r2, r3
 810dff4:	2300      	movs	r3, #0
 810dff6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 810dff8:	6a21      	ldr	r1, [r4, #32]
 810dffa:	4628      	mov	r0, r5
 810dffc:	47b0      	blx	r6
 810dffe:	1c43      	adds	r3, r0, #1
 810e000:	89a3      	ldrh	r3, [r4, #12]
 810e002:	d106      	bne.n	810e012 <__sflush_r+0x62>
 810e004:	6829      	ldr	r1, [r5, #0]
 810e006:	291d      	cmp	r1, #29
 810e008:	d82b      	bhi.n	810e062 <__sflush_r+0xb2>
 810e00a:	4a2a      	ldr	r2, [pc, #168]	@ (810e0b4 <__sflush_r+0x104>)
 810e00c:	410a      	asrs	r2, r1
 810e00e:	07d6      	lsls	r6, r2, #31
 810e010:	d427      	bmi.n	810e062 <__sflush_r+0xb2>
 810e012:	2200      	movs	r2, #0
 810e014:	6062      	str	r2, [r4, #4]
 810e016:	04d9      	lsls	r1, r3, #19
 810e018:	6922      	ldr	r2, [r4, #16]
 810e01a:	6022      	str	r2, [r4, #0]
 810e01c:	d504      	bpl.n	810e028 <__sflush_r+0x78>
 810e01e:	1c42      	adds	r2, r0, #1
 810e020:	d101      	bne.n	810e026 <__sflush_r+0x76>
 810e022:	682b      	ldr	r3, [r5, #0]
 810e024:	b903      	cbnz	r3, 810e028 <__sflush_r+0x78>
 810e026:	6560      	str	r0, [r4, #84]	@ 0x54
 810e028:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 810e02a:	602f      	str	r7, [r5, #0]
 810e02c:	b1b9      	cbz	r1, 810e05e <__sflush_r+0xae>
 810e02e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 810e032:	4299      	cmp	r1, r3
 810e034:	d002      	beq.n	810e03c <__sflush_r+0x8c>
 810e036:	4628      	mov	r0, r5
 810e038:	f7fe f996 	bl	810c368 <_free_r>
 810e03c:	2300      	movs	r3, #0
 810e03e:	6363      	str	r3, [r4, #52]	@ 0x34
 810e040:	e00d      	b.n	810e05e <__sflush_r+0xae>
 810e042:	2301      	movs	r3, #1
 810e044:	4628      	mov	r0, r5
 810e046:	47b0      	blx	r6
 810e048:	4602      	mov	r2, r0
 810e04a:	1c50      	adds	r0, r2, #1
 810e04c:	d1c9      	bne.n	810dfe2 <__sflush_r+0x32>
 810e04e:	682b      	ldr	r3, [r5, #0]
 810e050:	2b00      	cmp	r3, #0
 810e052:	d0c6      	beq.n	810dfe2 <__sflush_r+0x32>
 810e054:	2b1d      	cmp	r3, #29
 810e056:	d001      	beq.n	810e05c <__sflush_r+0xac>
 810e058:	2b16      	cmp	r3, #22
 810e05a:	d11e      	bne.n	810e09a <__sflush_r+0xea>
 810e05c:	602f      	str	r7, [r5, #0]
 810e05e:	2000      	movs	r0, #0
 810e060:	e022      	b.n	810e0a8 <__sflush_r+0xf8>
 810e062:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 810e066:	b21b      	sxth	r3, r3
 810e068:	e01b      	b.n	810e0a2 <__sflush_r+0xf2>
 810e06a:	690f      	ldr	r7, [r1, #16]
 810e06c:	2f00      	cmp	r7, #0
 810e06e:	d0f6      	beq.n	810e05e <__sflush_r+0xae>
 810e070:	0793      	lsls	r3, r2, #30
 810e072:	680e      	ldr	r6, [r1, #0]
 810e074:	bf08      	it	eq
 810e076:	694b      	ldreq	r3, [r1, #20]
 810e078:	600f      	str	r7, [r1, #0]
 810e07a:	bf18      	it	ne
 810e07c:	2300      	movne	r3, #0
 810e07e:	eba6 0807 	sub.w	r8, r6, r7
 810e082:	608b      	str	r3, [r1, #8]
 810e084:	f1b8 0f00 	cmp.w	r8, #0
 810e088:	dde9      	ble.n	810e05e <__sflush_r+0xae>
 810e08a:	6a21      	ldr	r1, [r4, #32]
 810e08c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 810e08e:	4643      	mov	r3, r8
 810e090:	463a      	mov	r2, r7
 810e092:	4628      	mov	r0, r5
 810e094:	47b0      	blx	r6
 810e096:	2800      	cmp	r0, #0
 810e098:	dc08      	bgt.n	810e0ac <__sflush_r+0xfc>
 810e09a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 810e09e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 810e0a2:	81a3      	strh	r3, [r4, #12]
 810e0a4:	f04f 30ff 	mov.w	r0, #4294967295
 810e0a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 810e0ac:	4407      	add	r7, r0
 810e0ae:	eba8 0800 	sub.w	r8, r8, r0
 810e0b2:	e7e7      	b.n	810e084 <__sflush_r+0xd4>
 810e0b4:	dfbffffe 	.word	0xdfbffffe

0810e0b8 <_fflush_r>:
 810e0b8:	b538      	push	{r3, r4, r5, lr}
 810e0ba:	690b      	ldr	r3, [r1, #16]
 810e0bc:	4605      	mov	r5, r0
 810e0be:	460c      	mov	r4, r1
 810e0c0:	b913      	cbnz	r3, 810e0c8 <_fflush_r+0x10>
 810e0c2:	2500      	movs	r5, #0
 810e0c4:	4628      	mov	r0, r5
 810e0c6:	bd38      	pop	{r3, r4, r5, pc}
 810e0c8:	b118      	cbz	r0, 810e0d2 <_fflush_r+0x1a>
 810e0ca:	6a03      	ldr	r3, [r0, #32]
 810e0cc:	b90b      	cbnz	r3, 810e0d2 <_fflush_r+0x1a>
 810e0ce:	f7fd f8bb 	bl	810b248 <__sinit>
 810e0d2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 810e0d6:	2b00      	cmp	r3, #0
 810e0d8:	d0f3      	beq.n	810e0c2 <_fflush_r+0xa>
 810e0da:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 810e0dc:	07d0      	lsls	r0, r2, #31
 810e0de:	d404      	bmi.n	810e0ea <_fflush_r+0x32>
 810e0e0:	0599      	lsls	r1, r3, #22
 810e0e2:	d402      	bmi.n	810e0ea <_fflush_r+0x32>
 810e0e4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 810e0e6:	f7fd fada 	bl	810b69e <__retarget_lock_acquire_recursive>
 810e0ea:	4628      	mov	r0, r5
 810e0ec:	4621      	mov	r1, r4
 810e0ee:	f7ff ff5f 	bl	810dfb0 <__sflush_r>
 810e0f2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 810e0f4:	07da      	lsls	r2, r3, #31
 810e0f6:	4605      	mov	r5, r0
 810e0f8:	d4e4      	bmi.n	810e0c4 <_fflush_r+0xc>
 810e0fa:	89a3      	ldrh	r3, [r4, #12]
 810e0fc:	059b      	lsls	r3, r3, #22
 810e0fe:	d4e1      	bmi.n	810e0c4 <_fflush_r+0xc>
 810e100:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 810e102:	f7fd facd 	bl	810b6a0 <__retarget_lock_release_recursive>
 810e106:	e7dd      	b.n	810e0c4 <_fflush_r+0xc>

0810e108 <__swhatbuf_r>:
 810e108:	b570      	push	{r4, r5, r6, lr}
 810e10a:	460c      	mov	r4, r1
 810e10c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 810e110:	2900      	cmp	r1, #0
 810e112:	b096      	sub	sp, #88	@ 0x58
 810e114:	4615      	mov	r5, r2
 810e116:	461e      	mov	r6, r3
 810e118:	da0d      	bge.n	810e136 <__swhatbuf_r+0x2e>
 810e11a:	89a3      	ldrh	r3, [r4, #12]
 810e11c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 810e120:	f04f 0100 	mov.w	r1, #0
 810e124:	bf14      	ite	ne
 810e126:	2340      	movne	r3, #64	@ 0x40
 810e128:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 810e12c:	2000      	movs	r0, #0
 810e12e:	6031      	str	r1, [r6, #0]
 810e130:	602b      	str	r3, [r5, #0]
 810e132:	b016      	add	sp, #88	@ 0x58
 810e134:	bd70      	pop	{r4, r5, r6, pc}
 810e136:	466a      	mov	r2, sp
 810e138:	f000 f874 	bl	810e224 <_fstat_r>
 810e13c:	2800      	cmp	r0, #0
 810e13e:	dbec      	blt.n	810e11a <__swhatbuf_r+0x12>
 810e140:	9901      	ldr	r1, [sp, #4]
 810e142:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 810e146:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 810e14a:	4259      	negs	r1, r3
 810e14c:	4159      	adcs	r1, r3
 810e14e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 810e152:	e7eb      	b.n	810e12c <__swhatbuf_r+0x24>

0810e154 <__smakebuf_r>:
 810e154:	898b      	ldrh	r3, [r1, #12]
 810e156:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 810e158:	079d      	lsls	r5, r3, #30
 810e15a:	4606      	mov	r6, r0
 810e15c:	460c      	mov	r4, r1
 810e15e:	d507      	bpl.n	810e170 <__smakebuf_r+0x1c>
 810e160:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 810e164:	6023      	str	r3, [r4, #0]
 810e166:	6123      	str	r3, [r4, #16]
 810e168:	2301      	movs	r3, #1
 810e16a:	6163      	str	r3, [r4, #20]
 810e16c:	b003      	add	sp, #12
 810e16e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 810e170:	ab01      	add	r3, sp, #4
 810e172:	466a      	mov	r2, sp
 810e174:	f7ff ffc8 	bl	810e108 <__swhatbuf_r>
 810e178:	9f00      	ldr	r7, [sp, #0]
 810e17a:	4605      	mov	r5, r0
 810e17c:	4639      	mov	r1, r7
 810e17e:	4630      	mov	r0, r6
 810e180:	f7fc f8b0 	bl	810a2e4 <_malloc_r>
 810e184:	b948      	cbnz	r0, 810e19a <__smakebuf_r+0x46>
 810e186:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 810e18a:	059a      	lsls	r2, r3, #22
 810e18c:	d4ee      	bmi.n	810e16c <__smakebuf_r+0x18>
 810e18e:	f023 0303 	bic.w	r3, r3, #3
 810e192:	f043 0302 	orr.w	r3, r3, #2
 810e196:	81a3      	strh	r3, [r4, #12]
 810e198:	e7e2      	b.n	810e160 <__smakebuf_r+0xc>
 810e19a:	89a3      	ldrh	r3, [r4, #12]
 810e19c:	6020      	str	r0, [r4, #0]
 810e19e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 810e1a2:	81a3      	strh	r3, [r4, #12]
 810e1a4:	9b01      	ldr	r3, [sp, #4]
 810e1a6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 810e1aa:	b15b      	cbz	r3, 810e1c4 <__smakebuf_r+0x70>
 810e1ac:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 810e1b0:	4630      	mov	r0, r6
 810e1b2:	f000 f849 	bl	810e248 <_isatty_r>
 810e1b6:	b128      	cbz	r0, 810e1c4 <__smakebuf_r+0x70>
 810e1b8:	89a3      	ldrh	r3, [r4, #12]
 810e1ba:	f023 0303 	bic.w	r3, r3, #3
 810e1be:	f043 0301 	orr.w	r3, r3, #1
 810e1c2:	81a3      	strh	r3, [r4, #12]
 810e1c4:	89a3      	ldrh	r3, [r4, #12]
 810e1c6:	431d      	orrs	r5, r3
 810e1c8:	81a5      	strh	r5, [r4, #12]
 810e1ca:	e7cf      	b.n	810e16c <__smakebuf_r+0x18>

0810e1cc <memmove>:
 810e1cc:	4288      	cmp	r0, r1
 810e1ce:	b510      	push	{r4, lr}
 810e1d0:	eb01 0402 	add.w	r4, r1, r2
 810e1d4:	d902      	bls.n	810e1dc <memmove+0x10>
 810e1d6:	4284      	cmp	r4, r0
 810e1d8:	4623      	mov	r3, r4
 810e1da:	d807      	bhi.n	810e1ec <memmove+0x20>
 810e1dc:	1e43      	subs	r3, r0, #1
 810e1de:	42a1      	cmp	r1, r4
 810e1e0:	d008      	beq.n	810e1f4 <memmove+0x28>
 810e1e2:	f811 2b01 	ldrb.w	r2, [r1], #1
 810e1e6:	f803 2f01 	strb.w	r2, [r3, #1]!
 810e1ea:	e7f8      	b.n	810e1de <memmove+0x12>
 810e1ec:	4402      	add	r2, r0
 810e1ee:	4601      	mov	r1, r0
 810e1f0:	428a      	cmp	r2, r1
 810e1f2:	d100      	bne.n	810e1f6 <memmove+0x2a>
 810e1f4:	bd10      	pop	{r4, pc}
 810e1f6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 810e1fa:	f802 4d01 	strb.w	r4, [r2, #-1]!
 810e1fe:	e7f7      	b.n	810e1f0 <memmove+0x24>

0810e200 <strncmp>:
 810e200:	b510      	push	{r4, lr}
 810e202:	b16a      	cbz	r2, 810e220 <strncmp+0x20>
 810e204:	3901      	subs	r1, #1
 810e206:	1884      	adds	r4, r0, r2
 810e208:	f810 2b01 	ldrb.w	r2, [r0], #1
 810e20c:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 810e210:	429a      	cmp	r2, r3
 810e212:	d103      	bne.n	810e21c <strncmp+0x1c>
 810e214:	42a0      	cmp	r0, r4
 810e216:	d001      	beq.n	810e21c <strncmp+0x1c>
 810e218:	2a00      	cmp	r2, #0
 810e21a:	d1f5      	bne.n	810e208 <strncmp+0x8>
 810e21c:	1ad0      	subs	r0, r2, r3
 810e21e:	bd10      	pop	{r4, pc}
 810e220:	4610      	mov	r0, r2
 810e222:	e7fc      	b.n	810e21e <strncmp+0x1e>

0810e224 <_fstat_r>:
 810e224:	b538      	push	{r3, r4, r5, lr}
 810e226:	4d07      	ldr	r5, [pc, #28]	@ (810e244 <_fstat_r+0x20>)
 810e228:	2300      	movs	r3, #0
 810e22a:	4604      	mov	r4, r0
 810e22c:	4608      	mov	r0, r1
 810e22e:	4611      	mov	r1, r2
 810e230:	602b      	str	r3, [r5, #0]
 810e232:	f7f3 ffae 	bl	8102192 <_fstat>
 810e236:	1c43      	adds	r3, r0, #1
 810e238:	d102      	bne.n	810e240 <_fstat_r+0x1c>
 810e23a:	682b      	ldr	r3, [r5, #0]
 810e23c:	b103      	cbz	r3, 810e240 <_fstat_r+0x1c>
 810e23e:	6023      	str	r3, [r4, #0]
 810e240:	bd38      	pop	{r3, r4, r5, pc}
 810e242:	bf00      	nop
 810e244:	1001ad34 	.word	0x1001ad34

0810e248 <_isatty_r>:
 810e248:	b538      	push	{r3, r4, r5, lr}
 810e24a:	4d06      	ldr	r5, [pc, #24]	@ (810e264 <_isatty_r+0x1c>)
 810e24c:	2300      	movs	r3, #0
 810e24e:	4604      	mov	r4, r0
 810e250:	4608      	mov	r0, r1
 810e252:	602b      	str	r3, [r5, #0]
 810e254:	f7f3 ffa2 	bl	810219c <_isatty>
 810e258:	1c43      	adds	r3, r0, #1
 810e25a:	d102      	bne.n	810e262 <_isatty_r+0x1a>
 810e25c:	682b      	ldr	r3, [r5, #0]
 810e25e:	b103      	cbz	r3, 810e262 <_isatty_r+0x1a>
 810e260:	6023      	str	r3, [r4, #0]
 810e262:	bd38      	pop	{r3, r4, r5, pc}
 810e264:	1001ad34 	.word	0x1001ad34

0810e268 <nan>:
 810e268:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 810e270 <nan+0x8>
 810e26c:	4770      	bx	lr
 810e26e:	bf00      	nop
 810e270:	00000000 	.word	0x00000000
 810e274:	7ff80000 	.word	0x7ff80000

0810e278 <__assert_func>:
 810e278:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 810e27a:	4614      	mov	r4, r2
 810e27c:	461a      	mov	r2, r3
 810e27e:	4b09      	ldr	r3, [pc, #36]	@ (810e2a4 <__assert_func+0x2c>)
 810e280:	681b      	ldr	r3, [r3, #0]
 810e282:	4605      	mov	r5, r0
 810e284:	68d8      	ldr	r0, [r3, #12]
 810e286:	b954      	cbnz	r4, 810e29e <__assert_func+0x26>
 810e288:	4b07      	ldr	r3, [pc, #28]	@ (810e2a8 <__assert_func+0x30>)
 810e28a:	461c      	mov	r4, r3
 810e28c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 810e290:	9100      	str	r1, [sp, #0]
 810e292:	462b      	mov	r3, r5
 810e294:	4905      	ldr	r1, [pc, #20]	@ (810e2ac <__assert_func+0x34>)
 810e296:	f000 fb79 	bl	810e98c <fiprintf>
 810e29a:	f000 fb89 	bl	810e9b0 <abort>
 810e29e:	4b04      	ldr	r3, [pc, #16]	@ (810e2b0 <__assert_func+0x38>)
 810e2a0:	e7f4      	b.n	810e28c <__assert_func+0x14>
 810e2a2:	bf00      	nop
 810e2a4:	10000b8c 	.word	0x10000b8c
 810e2a8:	0819bc80 	.word	0x0819bc80
 810e2ac:	081af52f 	.word	0x081af52f
 810e2b0:	081af522 	.word	0x081af522

0810e2b4 <_calloc_r>:
 810e2b4:	b570      	push	{r4, r5, r6, lr}
 810e2b6:	fba1 5402 	umull	r5, r4, r1, r2
 810e2ba:	b93c      	cbnz	r4, 810e2cc <_calloc_r+0x18>
 810e2bc:	4629      	mov	r1, r5
 810e2be:	f7fc f811 	bl	810a2e4 <_malloc_r>
 810e2c2:	4606      	mov	r6, r0
 810e2c4:	b928      	cbnz	r0, 810e2d2 <_calloc_r+0x1e>
 810e2c6:	2600      	movs	r6, #0
 810e2c8:	4630      	mov	r0, r6
 810e2ca:	bd70      	pop	{r4, r5, r6, pc}
 810e2cc:	220c      	movs	r2, #12
 810e2ce:	6002      	str	r2, [r0, #0]
 810e2d0:	e7f9      	b.n	810e2c6 <_calloc_r+0x12>
 810e2d2:	462a      	mov	r2, r5
 810e2d4:	4621      	mov	r1, r4
 810e2d6:	f7fd f955 	bl	810b584 <memset>
 810e2da:	e7f5      	b.n	810e2c8 <_calloc_r+0x14>

0810e2dc <rshift>:
 810e2dc:	6903      	ldr	r3, [r0, #16]
 810e2de:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 810e2e2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 810e2e6:	ea4f 1261 	mov.w	r2, r1, asr #5
 810e2ea:	f100 0414 	add.w	r4, r0, #20
 810e2ee:	dd45      	ble.n	810e37c <rshift+0xa0>
 810e2f0:	f011 011f 	ands.w	r1, r1, #31
 810e2f4:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 810e2f8:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 810e2fc:	d10c      	bne.n	810e318 <rshift+0x3c>
 810e2fe:	f100 0710 	add.w	r7, r0, #16
 810e302:	4629      	mov	r1, r5
 810e304:	42b1      	cmp	r1, r6
 810e306:	d334      	bcc.n	810e372 <rshift+0x96>
 810e308:	1a9b      	subs	r3, r3, r2
 810e30a:	009b      	lsls	r3, r3, #2
 810e30c:	1eea      	subs	r2, r5, #3
 810e30e:	4296      	cmp	r6, r2
 810e310:	bf38      	it	cc
 810e312:	2300      	movcc	r3, #0
 810e314:	4423      	add	r3, r4
 810e316:	e015      	b.n	810e344 <rshift+0x68>
 810e318:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 810e31c:	f1c1 0820 	rsb	r8, r1, #32
 810e320:	40cf      	lsrs	r7, r1
 810e322:	f105 0e04 	add.w	lr, r5, #4
 810e326:	46a1      	mov	r9, r4
 810e328:	4576      	cmp	r6, lr
 810e32a:	46f4      	mov	ip, lr
 810e32c:	d815      	bhi.n	810e35a <rshift+0x7e>
 810e32e:	1a9a      	subs	r2, r3, r2
 810e330:	0092      	lsls	r2, r2, #2
 810e332:	3a04      	subs	r2, #4
 810e334:	3501      	adds	r5, #1
 810e336:	42ae      	cmp	r6, r5
 810e338:	bf38      	it	cc
 810e33a:	2200      	movcc	r2, #0
 810e33c:	18a3      	adds	r3, r4, r2
 810e33e:	50a7      	str	r7, [r4, r2]
 810e340:	b107      	cbz	r7, 810e344 <rshift+0x68>
 810e342:	3304      	adds	r3, #4
 810e344:	1b1a      	subs	r2, r3, r4
 810e346:	42a3      	cmp	r3, r4
 810e348:	ea4f 02a2 	mov.w	r2, r2, asr #2
 810e34c:	bf08      	it	eq
 810e34e:	2300      	moveq	r3, #0
 810e350:	6102      	str	r2, [r0, #16]
 810e352:	bf08      	it	eq
 810e354:	6143      	streq	r3, [r0, #20]
 810e356:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 810e35a:	f8dc c000 	ldr.w	ip, [ip]
 810e35e:	fa0c fc08 	lsl.w	ip, ip, r8
 810e362:	ea4c 0707 	orr.w	r7, ip, r7
 810e366:	f849 7b04 	str.w	r7, [r9], #4
 810e36a:	f85e 7b04 	ldr.w	r7, [lr], #4
 810e36e:	40cf      	lsrs	r7, r1
 810e370:	e7da      	b.n	810e328 <rshift+0x4c>
 810e372:	f851 cb04 	ldr.w	ip, [r1], #4
 810e376:	f847 cf04 	str.w	ip, [r7, #4]!
 810e37a:	e7c3      	b.n	810e304 <rshift+0x28>
 810e37c:	4623      	mov	r3, r4
 810e37e:	e7e1      	b.n	810e344 <rshift+0x68>

0810e380 <__hexdig_fun>:
 810e380:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 810e384:	2b09      	cmp	r3, #9
 810e386:	d802      	bhi.n	810e38e <__hexdig_fun+0xe>
 810e388:	3820      	subs	r0, #32
 810e38a:	b2c0      	uxtb	r0, r0
 810e38c:	4770      	bx	lr
 810e38e:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 810e392:	2b05      	cmp	r3, #5
 810e394:	d801      	bhi.n	810e39a <__hexdig_fun+0x1a>
 810e396:	3847      	subs	r0, #71	@ 0x47
 810e398:	e7f7      	b.n	810e38a <__hexdig_fun+0xa>
 810e39a:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 810e39e:	2b05      	cmp	r3, #5
 810e3a0:	d801      	bhi.n	810e3a6 <__hexdig_fun+0x26>
 810e3a2:	3827      	subs	r0, #39	@ 0x27
 810e3a4:	e7f1      	b.n	810e38a <__hexdig_fun+0xa>
 810e3a6:	2000      	movs	r0, #0
 810e3a8:	4770      	bx	lr
	...

0810e3ac <__gethex>:
 810e3ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810e3b0:	b085      	sub	sp, #20
 810e3b2:	468a      	mov	sl, r1
 810e3b4:	9302      	str	r3, [sp, #8]
 810e3b6:	680b      	ldr	r3, [r1, #0]
 810e3b8:	9001      	str	r0, [sp, #4]
 810e3ba:	4690      	mov	r8, r2
 810e3bc:	1c9c      	adds	r4, r3, #2
 810e3be:	46a1      	mov	r9, r4
 810e3c0:	f814 0b01 	ldrb.w	r0, [r4], #1
 810e3c4:	2830      	cmp	r0, #48	@ 0x30
 810e3c6:	d0fa      	beq.n	810e3be <__gethex+0x12>
 810e3c8:	eba9 0303 	sub.w	r3, r9, r3
 810e3cc:	f1a3 0b02 	sub.w	fp, r3, #2
 810e3d0:	f7ff ffd6 	bl	810e380 <__hexdig_fun>
 810e3d4:	4605      	mov	r5, r0
 810e3d6:	2800      	cmp	r0, #0
 810e3d8:	d168      	bne.n	810e4ac <__gethex+0x100>
 810e3da:	49a0      	ldr	r1, [pc, #640]	@ (810e65c <__gethex+0x2b0>)
 810e3dc:	2201      	movs	r2, #1
 810e3de:	4648      	mov	r0, r9
 810e3e0:	f7ff ff0e 	bl	810e200 <strncmp>
 810e3e4:	4607      	mov	r7, r0
 810e3e6:	2800      	cmp	r0, #0
 810e3e8:	d167      	bne.n	810e4ba <__gethex+0x10e>
 810e3ea:	f899 0001 	ldrb.w	r0, [r9, #1]
 810e3ee:	4626      	mov	r6, r4
 810e3f0:	f7ff ffc6 	bl	810e380 <__hexdig_fun>
 810e3f4:	2800      	cmp	r0, #0
 810e3f6:	d062      	beq.n	810e4be <__gethex+0x112>
 810e3f8:	4623      	mov	r3, r4
 810e3fa:	7818      	ldrb	r0, [r3, #0]
 810e3fc:	2830      	cmp	r0, #48	@ 0x30
 810e3fe:	4699      	mov	r9, r3
 810e400:	f103 0301 	add.w	r3, r3, #1
 810e404:	d0f9      	beq.n	810e3fa <__gethex+0x4e>
 810e406:	f7ff ffbb 	bl	810e380 <__hexdig_fun>
 810e40a:	fab0 f580 	clz	r5, r0
 810e40e:	096d      	lsrs	r5, r5, #5
 810e410:	f04f 0b01 	mov.w	fp, #1
 810e414:	464a      	mov	r2, r9
 810e416:	4616      	mov	r6, r2
 810e418:	3201      	adds	r2, #1
 810e41a:	7830      	ldrb	r0, [r6, #0]
 810e41c:	f7ff ffb0 	bl	810e380 <__hexdig_fun>
 810e420:	2800      	cmp	r0, #0
 810e422:	d1f8      	bne.n	810e416 <__gethex+0x6a>
 810e424:	498d      	ldr	r1, [pc, #564]	@ (810e65c <__gethex+0x2b0>)
 810e426:	2201      	movs	r2, #1
 810e428:	4630      	mov	r0, r6
 810e42a:	f7ff fee9 	bl	810e200 <strncmp>
 810e42e:	2800      	cmp	r0, #0
 810e430:	d13f      	bne.n	810e4b2 <__gethex+0x106>
 810e432:	b944      	cbnz	r4, 810e446 <__gethex+0x9a>
 810e434:	1c74      	adds	r4, r6, #1
 810e436:	4622      	mov	r2, r4
 810e438:	4616      	mov	r6, r2
 810e43a:	3201      	adds	r2, #1
 810e43c:	7830      	ldrb	r0, [r6, #0]
 810e43e:	f7ff ff9f 	bl	810e380 <__hexdig_fun>
 810e442:	2800      	cmp	r0, #0
 810e444:	d1f8      	bne.n	810e438 <__gethex+0x8c>
 810e446:	1ba4      	subs	r4, r4, r6
 810e448:	00a7      	lsls	r7, r4, #2
 810e44a:	7833      	ldrb	r3, [r6, #0]
 810e44c:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 810e450:	2b50      	cmp	r3, #80	@ 0x50
 810e452:	d13e      	bne.n	810e4d2 <__gethex+0x126>
 810e454:	7873      	ldrb	r3, [r6, #1]
 810e456:	2b2b      	cmp	r3, #43	@ 0x2b
 810e458:	d033      	beq.n	810e4c2 <__gethex+0x116>
 810e45a:	2b2d      	cmp	r3, #45	@ 0x2d
 810e45c:	d034      	beq.n	810e4c8 <__gethex+0x11c>
 810e45e:	1c71      	adds	r1, r6, #1
 810e460:	2400      	movs	r4, #0
 810e462:	7808      	ldrb	r0, [r1, #0]
 810e464:	f7ff ff8c 	bl	810e380 <__hexdig_fun>
 810e468:	1e43      	subs	r3, r0, #1
 810e46a:	b2db      	uxtb	r3, r3
 810e46c:	2b18      	cmp	r3, #24
 810e46e:	d830      	bhi.n	810e4d2 <__gethex+0x126>
 810e470:	f1a0 0210 	sub.w	r2, r0, #16
 810e474:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 810e478:	f7ff ff82 	bl	810e380 <__hexdig_fun>
 810e47c:	f100 3cff 	add.w	ip, r0, #4294967295
 810e480:	fa5f fc8c 	uxtb.w	ip, ip
 810e484:	f1bc 0f18 	cmp.w	ip, #24
 810e488:	f04f 030a 	mov.w	r3, #10
 810e48c:	d91e      	bls.n	810e4cc <__gethex+0x120>
 810e48e:	b104      	cbz	r4, 810e492 <__gethex+0xe6>
 810e490:	4252      	negs	r2, r2
 810e492:	4417      	add	r7, r2
 810e494:	f8ca 1000 	str.w	r1, [sl]
 810e498:	b1ed      	cbz	r5, 810e4d6 <__gethex+0x12a>
 810e49a:	f1bb 0f00 	cmp.w	fp, #0
 810e49e:	bf0c      	ite	eq
 810e4a0:	2506      	moveq	r5, #6
 810e4a2:	2500      	movne	r5, #0
 810e4a4:	4628      	mov	r0, r5
 810e4a6:	b005      	add	sp, #20
 810e4a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 810e4ac:	2500      	movs	r5, #0
 810e4ae:	462c      	mov	r4, r5
 810e4b0:	e7b0      	b.n	810e414 <__gethex+0x68>
 810e4b2:	2c00      	cmp	r4, #0
 810e4b4:	d1c7      	bne.n	810e446 <__gethex+0x9a>
 810e4b6:	4627      	mov	r7, r4
 810e4b8:	e7c7      	b.n	810e44a <__gethex+0x9e>
 810e4ba:	464e      	mov	r6, r9
 810e4bc:	462f      	mov	r7, r5
 810e4be:	2501      	movs	r5, #1
 810e4c0:	e7c3      	b.n	810e44a <__gethex+0x9e>
 810e4c2:	2400      	movs	r4, #0
 810e4c4:	1cb1      	adds	r1, r6, #2
 810e4c6:	e7cc      	b.n	810e462 <__gethex+0xb6>
 810e4c8:	2401      	movs	r4, #1
 810e4ca:	e7fb      	b.n	810e4c4 <__gethex+0x118>
 810e4cc:	fb03 0002 	mla	r0, r3, r2, r0
 810e4d0:	e7ce      	b.n	810e470 <__gethex+0xc4>
 810e4d2:	4631      	mov	r1, r6
 810e4d4:	e7de      	b.n	810e494 <__gethex+0xe8>
 810e4d6:	eba6 0309 	sub.w	r3, r6, r9
 810e4da:	3b01      	subs	r3, #1
 810e4dc:	4629      	mov	r1, r5
 810e4de:	2b07      	cmp	r3, #7
 810e4e0:	dc0a      	bgt.n	810e4f8 <__gethex+0x14c>
 810e4e2:	9801      	ldr	r0, [sp, #4]
 810e4e4:	f7fd ff8a 	bl	810c3fc <_Balloc>
 810e4e8:	4604      	mov	r4, r0
 810e4ea:	b940      	cbnz	r0, 810e4fe <__gethex+0x152>
 810e4ec:	4b5c      	ldr	r3, [pc, #368]	@ (810e660 <__gethex+0x2b4>)
 810e4ee:	4602      	mov	r2, r0
 810e4f0:	21e4      	movs	r1, #228	@ 0xe4
 810e4f2:	485c      	ldr	r0, [pc, #368]	@ (810e664 <__gethex+0x2b8>)
 810e4f4:	f7ff fec0 	bl	810e278 <__assert_func>
 810e4f8:	3101      	adds	r1, #1
 810e4fa:	105b      	asrs	r3, r3, #1
 810e4fc:	e7ef      	b.n	810e4de <__gethex+0x132>
 810e4fe:	f100 0a14 	add.w	sl, r0, #20
 810e502:	2300      	movs	r3, #0
 810e504:	4655      	mov	r5, sl
 810e506:	469b      	mov	fp, r3
 810e508:	45b1      	cmp	r9, r6
 810e50a:	d337      	bcc.n	810e57c <__gethex+0x1d0>
 810e50c:	f845 bb04 	str.w	fp, [r5], #4
 810e510:	eba5 050a 	sub.w	r5, r5, sl
 810e514:	10ad      	asrs	r5, r5, #2
 810e516:	6125      	str	r5, [r4, #16]
 810e518:	4658      	mov	r0, fp
 810e51a:	f7fe f861 	bl	810c5e0 <__hi0bits>
 810e51e:	016d      	lsls	r5, r5, #5
 810e520:	f8d8 6000 	ldr.w	r6, [r8]
 810e524:	1a2d      	subs	r5, r5, r0
 810e526:	42b5      	cmp	r5, r6
 810e528:	dd54      	ble.n	810e5d4 <__gethex+0x228>
 810e52a:	1bad      	subs	r5, r5, r6
 810e52c:	4629      	mov	r1, r5
 810e52e:	4620      	mov	r0, r4
 810e530:	f7fe fbf5 	bl	810cd1e <__any_on>
 810e534:	4681      	mov	r9, r0
 810e536:	b178      	cbz	r0, 810e558 <__gethex+0x1ac>
 810e538:	1e6b      	subs	r3, r5, #1
 810e53a:	1159      	asrs	r1, r3, #5
 810e53c:	f003 021f 	and.w	r2, r3, #31
 810e540:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 810e544:	f04f 0901 	mov.w	r9, #1
 810e548:	fa09 f202 	lsl.w	r2, r9, r2
 810e54c:	420a      	tst	r2, r1
 810e54e:	d003      	beq.n	810e558 <__gethex+0x1ac>
 810e550:	454b      	cmp	r3, r9
 810e552:	dc36      	bgt.n	810e5c2 <__gethex+0x216>
 810e554:	f04f 0902 	mov.w	r9, #2
 810e558:	4629      	mov	r1, r5
 810e55a:	4620      	mov	r0, r4
 810e55c:	f7ff febe 	bl	810e2dc <rshift>
 810e560:	442f      	add	r7, r5
 810e562:	f8d8 3008 	ldr.w	r3, [r8, #8]
 810e566:	42bb      	cmp	r3, r7
 810e568:	da42      	bge.n	810e5f0 <__gethex+0x244>
 810e56a:	9801      	ldr	r0, [sp, #4]
 810e56c:	4621      	mov	r1, r4
 810e56e:	f7fd ff85 	bl	810c47c <_Bfree>
 810e572:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 810e574:	2300      	movs	r3, #0
 810e576:	6013      	str	r3, [r2, #0]
 810e578:	25a3      	movs	r5, #163	@ 0xa3
 810e57a:	e793      	b.n	810e4a4 <__gethex+0xf8>
 810e57c:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 810e580:	2a2e      	cmp	r2, #46	@ 0x2e
 810e582:	d012      	beq.n	810e5aa <__gethex+0x1fe>
 810e584:	2b20      	cmp	r3, #32
 810e586:	d104      	bne.n	810e592 <__gethex+0x1e6>
 810e588:	f845 bb04 	str.w	fp, [r5], #4
 810e58c:	f04f 0b00 	mov.w	fp, #0
 810e590:	465b      	mov	r3, fp
 810e592:	7830      	ldrb	r0, [r6, #0]
 810e594:	9303      	str	r3, [sp, #12]
 810e596:	f7ff fef3 	bl	810e380 <__hexdig_fun>
 810e59a:	9b03      	ldr	r3, [sp, #12]
 810e59c:	f000 000f 	and.w	r0, r0, #15
 810e5a0:	4098      	lsls	r0, r3
 810e5a2:	ea4b 0b00 	orr.w	fp, fp, r0
 810e5a6:	3304      	adds	r3, #4
 810e5a8:	e7ae      	b.n	810e508 <__gethex+0x15c>
 810e5aa:	45b1      	cmp	r9, r6
 810e5ac:	d8ea      	bhi.n	810e584 <__gethex+0x1d8>
 810e5ae:	492b      	ldr	r1, [pc, #172]	@ (810e65c <__gethex+0x2b0>)
 810e5b0:	9303      	str	r3, [sp, #12]
 810e5b2:	2201      	movs	r2, #1
 810e5b4:	4630      	mov	r0, r6
 810e5b6:	f7ff fe23 	bl	810e200 <strncmp>
 810e5ba:	9b03      	ldr	r3, [sp, #12]
 810e5bc:	2800      	cmp	r0, #0
 810e5be:	d1e1      	bne.n	810e584 <__gethex+0x1d8>
 810e5c0:	e7a2      	b.n	810e508 <__gethex+0x15c>
 810e5c2:	1ea9      	subs	r1, r5, #2
 810e5c4:	4620      	mov	r0, r4
 810e5c6:	f7fe fbaa 	bl	810cd1e <__any_on>
 810e5ca:	2800      	cmp	r0, #0
 810e5cc:	d0c2      	beq.n	810e554 <__gethex+0x1a8>
 810e5ce:	f04f 0903 	mov.w	r9, #3
 810e5d2:	e7c1      	b.n	810e558 <__gethex+0x1ac>
 810e5d4:	da09      	bge.n	810e5ea <__gethex+0x23e>
 810e5d6:	1b75      	subs	r5, r6, r5
 810e5d8:	4621      	mov	r1, r4
 810e5da:	9801      	ldr	r0, [sp, #4]
 810e5dc:	462a      	mov	r2, r5
 810e5de:	f7fe f965 	bl	810c8ac <__lshift>
 810e5e2:	1b7f      	subs	r7, r7, r5
 810e5e4:	4604      	mov	r4, r0
 810e5e6:	f100 0a14 	add.w	sl, r0, #20
 810e5ea:	f04f 0900 	mov.w	r9, #0
 810e5ee:	e7b8      	b.n	810e562 <__gethex+0x1b6>
 810e5f0:	f8d8 5004 	ldr.w	r5, [r8, #4]
 810e5f4:	42bd      	cmp	r5, r7
 810e5f6:	dd6f      	ble.n	810e6d8 <__gethex+0x32c>
 810e5f8:	1bed      	subs	r5, r5, r7
 810e5fa:	42ae      	cmp	r6, r5
 810e5fc:	dc34      	bgt.n	810e668 <__gethex+0x2bc>
 810e5fe:	f8d8 300c 	ldr.w	r3, [r8, #12]
 810e602:	2b02      	cmp	r3, #2
 810e604:	d022      	beq.n	810e64c <__gethex+0x2a0>
 810e606:	2b03      	cmp	r3, #3
 810e608:	d024      	beq.n	810e654 <__gethex+0x2a8>
 810e60a:	2b01      	cmp	r3, #1
 810e60c:	d115      	bne.n	810e63a <__gethex+0x28e>
 810e60e:	42ae      	cmp	r6, r5
 810e610:	d113      	bne.n	810e63a <__gethex+0x28e>
 810e612:	2e01      	cmp	r6, #1
 810e614:	d10b      	bne.n	810e62e <__gethex+0x282>
 810e616:	9a02      	ldr	r2, [sp, #8]
 810e618:	f8d8 3004 	ldr.w	r3, [r8, #4]
 810e61c:	6013      	str	r3, [r2, #0]
 810e61e:	2301      	movs	r3, #1
 810e620:	6123      	str	r3, [r4, #16]
 810e622:	f8ca 3000 	str.w	r3, [sl]
 810e626:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 810e628:	2562      	movs	r5, #98	@ 0x62
 810e62a:	601c      	str	r4, [r3, #0]
 810e62c:	e73a      	b.n	810e4a4 <__gethex+0xf8>
 810e62e:	1e71      	subs	r1, r6, #1
 810e630:	4620      	mov	r0, r4
 810e632:	f7fe fb74 	bl	810cd1e <__any_on>
 810e636:	2800      	cmp	r0, #0
 810e638:	d1ed      	bne.n	810e616 <__gethex+0x26a>
 810e63a:	9801      	ldr	r0, [sp, #4]
 810e63c:	4621      	mov	r1, r4
 810e63e:	f7fd ff1d 	bl	810c47c <_Bfree>
 810e642:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 810e644:	2300      	movs	r3, #0
 810e646:	6013      	str	r3, [r2, #0]
 810e648:	2550      	movs	r5, #80	@ 0x50
 810e64a:	e72b      	b.n	810e4a4 <__gethex+0xf8>
 810e64c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 810e64e:	2b00      	cmp	r3, #0
 810e650:	d1f3      	bne.n	810e63a <__gethex+0x28e>
 810e652:	e7e0      	b.n	810e616 <__gethex+0x26a>
 810e654:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 810e656:	2b00      	cmp	r3, #0
 810e658:	d1dd      	bne.n	810e616 <__gethex+0x26a>
 810e65a:	e7ee      	b.n	810e63a <__gethex+0x28e>
 810e65c:	081af3b0 	.word	0x081af3b0
 810e660:	081af249 	.word	0x081af249
 810e664:	081af55e 	.word	0x081af55e
 810e668:	1e6f      	subs	r7, r5, #1
 810e66a:	f1b9 0f00 	cmp.w	r9, #0
 810e66e:	d130      	bne.n	810e6d2 <__gethex+0x326>
 810e670:	b127      	cbz	r7, 810e67c <__gethex+0x2d0>
 810e672:	4639      	mov	r1, r7
 810e674:	4620      	mov	r0, r4
 810e676:	f7fe fb52 	bl	810cd1e <__any_on>
 810e67a:	4681      	mov	r9, r0
 810e67c:	117a      	asrs	r2, r7, #5
 810e67e:	2301      	movs	r3, #1
 810e680:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 810e684:	f007 071f 	and.w	r7, r7, #31
 810e688:	40bb      	lsls	r3, r7
 810e68a:	4213      	tst	r3, r2
 810e68c:	4629      	mov	r1, r5
 810e68e:	4620      	mov	r0, r4
 810e690:	bf18      	it	ne
 810e692:	f049 0902 	orrne.w	r9, r9, #2
 810e696:	f7ff fe21 	bl	810e2dc <rshift>
 810e69a:	f8d8 7004 	ldr.w	r7, [r8, #4]
 810e69e:	1b76      	subs	r6, r6, r5
 810e6a0:	2502      	movs	r5, #2
 810e6a2:	f1b9 0f00 	cmp.w	r9, #0
 810e6a6:	d047      	beq.n	810e738 <__gethex+0x38c>
 810e6a8:	f8d8 300c 	ldr.w	r3, [r8, #12]
 810e6ac:	2b02      	cmp	r3, #2
 810e6ae:	d015      	beq.n	810e6dc <__gethex+0x330>
 810e6b0:	2b03      	cmp	r3, #3
 810e6b2:	d017      	beq.n	810e6e4 <__gethex+0x338>
 810e6b4:	2b01      	cmp	r3, #1
 810e6b6:	d109      	bne.n	810e6cc <__gethex+0x320>
 810e6b8:	f019 0f02 	tst.w	r9, #2
 810e6bc:	d006      	beq.n	810e6cc <__gethex+0x320>
 810e6be:	f8da 3000 	ldr.w	r3, [sl]
 810e6c2:	ea49 0903 	orr.w	r9, r9, r3
 810e6c6:	f019 0f01 	tst.w	r9, #1
 810e6ca:	d10e      	bne.n	810e6ea <__gethex+0x33e>
 810e6cc:	f045 0510 	orr.w	r5, r5, #16
 810e6d0:	e032      	b.n	810e738 <__gethex+0x38c>
 810e6d2:	f04f 0901 	mov.w	r9, #1
 810e6d6:	e7d1      	b.n	810e67c <__gethex+0x2d0>
 810e6d8:	2501      	movs	r5, #1
 810e6da:	e7e2      	b.n	810e6a2 <__gethex+0x2f6>
 810e6dc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 810e6de:	f1c3 0301 	rsb	r3, r3, #1
 810e6e2:	930f      	str	r3, [sp, #60]	@ 0x3c
 810e6e4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 810e6e6:	2b00      	cmp	r3, #0
 810e6e8:	d0f0      	beq.n	810e6cc <__gethex+0x320>
 810e6ea:	f8d4 b010 	ldr.w	fp, [r4, #16]
 810e6ee:	f104 0314 	add.w	r3, r4, #20
 810e6f2:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 810e6f6:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 810e6fa:	f04f 0c00 	mov.w	ip, #0
 810e6fe:	4618      	mov	r0, r3
 810e700:	f853 2b04 	ldr.w	r2, [r3], #4
 810e704:	f1b2 3fff 	cmp.w	r2, #4294967295
 810e708:	d01b      	beq.n	810e742 <__gethex+0x396>
 810e70a:	3201      	adds	r2, #1
 810e70c:	6002      	str	r2, [r0, #0]
 810e70e:	2d02      	cmp	r5, #2
 810e710:	f104 0314 	add.w	r3, r4, #20
 810e714:	d13c      	bne.n	810e790 <__gethex+0x3e4>
 810e716:	f8d8 2000 	ldr.w	r2, [r8]
 810e71a:	3a01      	subs	r2, #1
 810e71c:	42b2      	cmp	r2, r6
 810e71e:	d109      	bne.n	810e734 <__gethex+0x388>
 810e720:	1171      	asrs	r1, r6, #5
 810e722:	2201      	movs	r2, #1
 810e724:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 810e728:	f006 061f 	and.w	r6, r6, #31
 810e72c:	fa02 f606 	lsl.w	r6, r2, r6
 810e730:	421e      	tst	r6, r3
 810e732:	d13a      	bne.n	810e7aa <__gethex+0x3fe>
 810e734:	f045 0520 	orr.w	r5, r5, #32
 810e738:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 810e73a:	601c      	str	r4, [r3, #0]
 810e73c:	9b02      	ldr	r3, [sp, #8]
 810e73e:	601f      	str	r7, [r3, #0]
 810e740:	e6b0      	b.n	810e4a4 <__gethex+0xf8>
 810e742:	4299      	cmp	r1, r3
 810e744:	f843 cc04 	str.w	ip, [r3, #-4]
 810e748:	d8d9      	bhi.n	810e6fe <__gethex+0x352>
 810e74a:	68a3      	ldr	r3, [r4, #8]
 810e74c:	459b      	cmp	fp, r3
 810e74e:	db17      	blt.n	810e780 <__gethex+0x3d4>
 810e750:	6861      	ldr	r1, [r4, #4]
 810e752:	9801      	ldr	r0, [sp, #4]
 810e754:	3101      	adds	r1, #1
 810e756:	f7fd fe51 	bl	810c3fc <_Balloc>
 810e75a:	4681      	mov	r9, r0
 810e75c:	b918      	cbnz	r0, 810e766 <__gethex+0x3ba>
 810e75e:	4b1a      	ldr	r3, [pc, #104]	@ (810e7c8 <__gethex+0x41c>)
 810e760:	4602      	mov	r2, r0
 810e762:	2184      	movs	r1, #132	@ 0x84
 810e764:	e6c5      	b.n	810e4f2 <__gethex+0x146>
 810e766:	6922      	ldr	r2, [r4, #16]
 810e768:	3202      	adds	r2, #2
 810e76a:	f104 010c 	add.w	r1, r4, #12
 810e76e:	0092      	lsls	r2, r2, #2
 810e770:	300c      	adds	r0, #12
 810e772:	f7fc ff96 	bl	810b6a2 <memcpy>
 810e776:	4621      	mov	r1, r4
 810e778:	9801      	ldr	r0, [sp, #4]
 810e77a:	f7fd fe7f 	bl	810c47c <_Bfree>
 810e77e:	464c      	mov	r4, r9
 810e780:	6923      	ldr	r3, [r4, #16]
 810e782:	1c5a      	adds	r2, r3, #1
 810e784:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 810e788:	6122      	str	r2, [r4, #16]
 810e78a:	2201      	movs	r2, #1
 810e78c:	615a      	str	r2, [r3, #20]
 810e78e:	e7be      	b.n	810e70e <__gethex+0x362>
 810e790:	6922      	ldr	r2, [r4, #16]
 810e792:	455a      	cmp	r2, fp
 810e794:	dd0b      	ble.n	810e7ae <__gethex+0x402>
 810e796:	2101      	movs	r1, #1
 810e798:	4620      	mov	r0, r4
 810e79a:	f7ff fd9f 	bl	810e2dc <rshift>
 810e79e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 810e7a2:	3701      	adds	r7, #1
 810e7a4:	42bb      	cmp	r3, r7
 810e7a6:	f6ff aee0 	blt.w	810e56a <__gethex+0x1be>
 810e7aa:	2501      	movs	r5, #1
 810e7ac:	e7c2      	b.n	810e734 <__gethex+0x388>
 810e7ae:	f016 061f 	ands.w	r6, r6, #31
 810e7b2:	d0fa      	beq.n	810e7aa <__gethex+0x3fe>
 810e7b4:	4453      	add	r3, sl
 810e7b6:	f1c6 0620 	rsb	r6, r6, #32
 810e7ba:	f853 0c04 	ldr.w	r0, [r3, #-4]
 810e7be:	f7fd ff0f 	bl	810c5e0 <__hi0bits>
 810e7c2:	42b0      	cmp	r0, r6
 810e7c4:	dbe7      	blt.n	810e796 <__gethex+0x3ea>
 810e7c6:	e7f0      	b.n	810e7aa <__gethex+0x3fe>
 810e7c8:	081af249 	.word	0x081af249

0810e7cc <L_shift>:
 810e7cc:	f1c2 0208 	rsb	r2, r2, #8
 810e7d0:	0092      	lsls	r2, r2, #2
 810e7d2:	b570      	push	{r4, r5, r6, lr}
 810e7d4:	f1c2 0620 	rsb	r6, r2, #32
 810e7d8:	6843      	ldr	r3, [r0, #4]
 810e7da:	6804      	ldr	r4, [r0, #0]
 810e7dc:	fa03 f506 	lsl.w	r5, r3, r6
 810e7e0:	432c      	orrs	r4, r5
 810e7e2:	40d3      	lsrs	r3, r2
 810e7e4:	6004      	str	r4, [r0, #0]
 810e7e6:	f840 3f04 	str.w	r3, [r0, #4]!
 810e7ea:	4288      	cmp	r0, r1
 810e7ec:	d3f4      	bcc.n	810e7d8 <L_shift+0xc>
 810e7ee:	bd70      	pop	{r4, r5, r6, pc}

0810e7f0 <__match>:
 810e7f0:	b530      	push	{r4, r5, lr}
 810e7f2:	6803      	ldr	r3, [r0, #0]
 810e7f4:	3301      	adds	r3, #1
 810e7f6:	f811 4b01 	ldrb.w	r4, [r1], #1
 810e7fa:	b914      	cbnz	r4, 810e802 <__match+0x12>
 810e7fc:	6003      	str	r3, [r0, #0]
 810e7fe:	2001      	movs	r0, #1
 810e800:	bd30      	pop	{r4, r5, pc}
 810e802:	f813 2b01 	ldrb.w	r2, [r3], #1
 810e806:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 810e80a:	2d19      	cmp	r5, #25
 810e80c:	bf98      	it	ls
 810e80e:	3220      	addls	r2, #32
 810e810:	42a2      	cmp	r2, r4
 810e812:	d0f0      	beq.n	810e7f6 <__match+0x6>
 810e814:	2000      	movs	r0, #0
 810e816:	e7f3      	b.n	810e800 <__match+0x10>

0810e818 <__hexnan>:
 810e818:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810e81c:	680b      	ldr	r3, [r1, #0]
 810e81e:	6801      	ldr	r1, [r0, #0]
 810e820:	115e      	asrs	r6, r3, #5
 810e822:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 810e826:	f013 031f 	ands.w	r3, r3, #31
 810e82a:	b087      	sub	sp, #28
 810e82c:	bf18      	it	ne
 810e82e:	3604      	addne	r6, #4
 810e830:	2500      	movs	r5, #0
 810e832:	1f37      	subs	r7, r6, #4
 810e834:	4682      	mov	sl, r0
 810e836:	4690      	mov	r8, r2
 810e838:	9301      	str	r3, [sp, #4]
 810e83a:	f846 5c04 	str.w	r5, [r6, #-4]
 810e83e:	46b9      	mov	r9, r7
 810e840:	463c      	mov	r4, r7
 810e842:	9502      	str	r5, [sp, #8]
 810e844:	46ab      	mov	fp, r5
 810e846:	784a      	ldrb	r2, [r1, #1]
 810e848:	1c4b      	adds	r3, r1, #1
 810e84a:	9303      	str	r3, [sp, #12]
 810e84c:	b342      	cbz	r2, 810e8a0 <__hexnan+0x88>
 810e84e:	4610      	mov	r0, r2
 810e850:	9105      	str	r1, [sp, #20]
 810e852:	9204      	str	r2, [sp, #16]
 810e854:	f7ff fd94 	bl	810e380 <__hexdig_fun>
 810e858:	2800      	cmp	r0, #0
 810e85a:	d151      	bne.n	810e900 <__hexnan+0xe8>
 810e85c:	9a04      	ldr	r2, [sp, #16]
 810e85e:	9905      	ldr	r1, [sp, #20]
 810e860:	2a20      	cmp	r2, #32
 810e862:	d818      	bhi.n	810e896 <__hexnan+0x7e>
 810e864:	9b02      	ldr	r3, [sp, #8]
 810e866:	459b      	cmp	fp, r3
 810e868:	dd13      	ble.n	810e892 <__hexnan+0x7a>
 810e86a:	454c      	cmp	r4, r9
 810e86c:	d206      	bcs.n	810e87c <__hexnan+0x64>
 810e86e:	2d07      	cmp	r5, #7
 810e870:	dc04      	bgt.n	810e87c <__hexnan+0x64>
 810e872:	462a      	mov	r2, r5
 810e874:	4649      	mov	r1, r9
 810e876:	4620      	mov	r0, r4
 810e878:	f7ff ffa8 	bl	810e7cc <L_shift>
 810e87c:	4544      	cmp	r4, r8
 810e87e:	d952      	bls.n	810e926 <__hexnan+0x10e>
 810e880:	2300      	movs	r3, #0
 810e882:	f1a4 0904 	sub.w	r9, r4, #4
 810e886:	f844 3c04 	str.w	r3, [r4, #-4]
 810e88a:	f8cd b008 	str.w	fp, [sp, #8]
 810e88e:	464c      	mov	r4, r9
 810e890:	461d      	mov	r5, r3
 810e892:	9903      	ldr	r1, [sp, #12]
 810e894:	e7d7      	b.n	810e846 <__hexnan+0x2e>
 810e896:	2a29      	cmp	r2, #41	@ 0x29
 810e898:	d157      	bne.n	810e94a <__hexnan+0x132>
 810e89a:	3102      	adds	r1, #2
 810e89c:	f8ca 1000 	str.w	r1, [sl]
 810e8a0:	f1bb 0f00 	cmp.w	fp, #0
 810e8a4:	d051      	beq.n	810e94a <__hexnan+0x132>
 810e8a6:	454c      	cmp	r4, r9
 810e8a8:	d206      	bcs.n	810e8b8 <__hexnan+0xa0>
 810e8aa:	2d07      	cmp	r5, #7
 810e8ac:	dc04      	bgt.n	810e8b8 <__hexnan+0xa0>
 810e8ae:	462a      	mov	r2, r5
 810e8b0:	4649      	mov	r1, r9
 810e8b2:	4620      	mov	r0, r4
 810e8b4:	f7ff ff8a 	bl	810e7cc <L_shift>
 810e8b8:	4544      	cmp	r4, r8
 810e8ba:	d936      	bls.n	810e92a <__hexnan+0x112>
 810e8bc:	f1a8 0204 	sub.w	r2, r8, #4
 810e8c0:	4623      	mov	r3, r4
 810e8c2:	f853 1b04 	ldr.w	r1, [r3], #4
 810e8c6:	f842 1f04 	str.w	r1, [r2, #4]!
 810e8ca:	429f      	cmp	r7, r3
 810e8cc:	d2f9      	bcs.n	810e8c2 <__hexnan+0xaa>
 810e8ce:	1b3b      	subs	r3, r7, r4
 810e8d0:	f023 0303 	bic.w	r3, r3, #3
 810e8d4:	3304      	adds	r3, #4
 810e8d6:	3401      	adds	r4, #1
 810e8d8:	3e03      	subs	r6, #3
 810e8da:	42b4      	cmp	r4, r6
 810e8dc:	bf88      	it	hi
 810e8de:	2304      	movhi	r3, #4
 810e8e0:	4443      	add	r3, r8
 810e8e2:	2200      	movs	r2, #0
 810e8e4:	f843 2b04 	str.w	r2, [r3], #4
 810e8e8:	429f      	cmp	r7, r3
 810e8ea:	d2fb      	bcs.n	810e8e4 <__hexnan+0xcc>
 810e8ec:	683b      	ldr	r3, [r7, #0]
 810e8ee:	b91b      	cbnz	r3, 810e8f8 <__hexnan+0xe0>
 810e8f0:	4547      	cmp	r7, r8
 810e8f2:	d128      	bne.n	810e946 <__hexnan+0x12e>
 810e8f4:	2301      	movs	r3, #1
 810e8f6:	603b      	str	r3, [r7, #0]
 810e8f8:	2005      	movs	r0, #5
 810e8fa:	b007      	add	sp, #28
 810e8fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 810e900:	3501      	adds	r5, #1
 810e902:	2d08      	cmp	r5, #8
 810e904:	f10b 0b01 	add.w	fp, fp, #1
 810e908:	dd06      	ble.n	810e918 <__hexnan+0x100>
 810e90a:	4544      	cmp	r4, r8
 810e90c:	d9c1      	bls.n	810e892 <__hexnan+0x7a>
 810e90e:	2300      	movs	r3, #0
 810e910:	f844 3c04 	str.w	r3, [r4, #-4]
 810e914:	2501      	movs	r5, #1
 810e916:	3c04      	subs	r4, #4
 810e918:	6822      	ldr	r2, [r4, #0]
 810e91a:	f000 000f 	and.w	r0, r0, #15
 810e91e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 810e922:	6020      	str	r0, [r4, #0]
 810e924:	e7b5      	b.n	810e892 <__hexnan+0x7a>
 810e926:	2508      	movs	r5, #8
 810e928:	e7b3      	b.n	810e892 <__hexnan+0x7a>
 810e92a:	9b01      	ldr	r3, [sp, #4]
 810e92c:	2b00      	cmp	r3, #0
 810e92e:	d0dd      	beq.n	810e8ec <__hexnan+0xd4>
 810e930:	f1c3 0320 	rsb	r3, r3, #32
 810e934:	f04f 32ff 	mov.w	r2, #4294967295
 810e938:	40da      	lsrs	r2, r3
 810e93a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 810e93e:	4013      	ands	r3, r2
 810e940:	f846 3c04 	str.w	r3, [r6, #-4]
 810e944:	e7d2      	b.n	810e8ec <__hexnan+0xd4>
 810e946:	3f04      	subs	r7, #4
 810e948:	e7d0      	b.n	810e8ec <__hexnan+0xd4>
 810e94a:	2004      	movs	r0, #4
 810e94c:	e7d5      	b.n	810e8fa <__hexnan+0xe2>

0810e94e <__ascii_mbtowc>:
 810e94e:	b082      	sub	sp, #8
 810e950:	b901      	cbnz	r1, 810e954 <__ascii_mbtowc+0x6>
 810e952:	a901      	add	r1, sp, #4
 810e954:	b142      	cbz	r2, 810e968 <__ascii_mbtowc+0x1a>
 810e956:	b14b      	cbz	r3, 810e96c <__ascii_mbtowc+0x1e>
 810e958:	7813      	ldrb	r3, [r2, #0]
 810e95a:	600b      	str	r3, [r1, #0]
 810e95c:	7812      	ldrb	r2, [r2, #0]
 810e95e:	1e10      	subs	r0, r2, #0
 810e960:	bf18      	it	ne
 810e962:	2001      	movne	r0, #1
 810e964:	b002      	add	sp, #8
 810e966:	4770      	bx	lr
 810e968:	4610      	mov	r0, r2
 810e96a:	e7fb      	b.n	810e964 <__ascii_mbtowc+0x16>
 810e96c:	f06f 0001 	mvn.w	r0, #1
 810e970:	e7f8      	b.n	810e964 <__ascii_mbtowc+0x16>

0810e972 <__ascii_wctomb>:
 810e972:	4603      	mov	r3, r0
 810e974:	4608      	mov	r0, r1
 810e976:	b141      	cbz	r1, 810e98a <__ascii_wctomb+0x18>
 810e978:	2aff      	cmp	r2, #255	@ 0xff
 810e97a:	d904      	bls.n	810e986 <__ascii_wctomb+0x14>
 810e97c:	228a      	movs	r2, #138	@ 0x8a
 810e97e:	601a      	str	r2, [r3, #0]
 810e980:	f04f 30ff 	mov.w	r0, #4294967295
 810e984:	4770      	bx	lr
 810e986:	700a      	strb	r2, [r1, #0]
 810e988:	2001      	movs	r0, #1
 810e98a:	4770      	bx	lr

0810e98c <fiprintf>:
 810e98c:	b40e      	push	{r1, r2, r3}
 810e98e:	b503      	push	{r0, r1, lr}
 810e990:	4601      	mov	r1, r0
 810e992:	ab03      	add	r3, sp, #12
 810e994:	4805      	ldr	r0, [pc, #20]	@ (810e9ac <fiprintf+0x20>)
 810e996:	f853 2b04 	ldr.w	r2, [r3], #4
 810e99a:	6800      	ldr	r0, [r0, #0]
 810e99c:	9301      	str	r3, [sp, #4]
 810e99e:	f7ff f9ef 	bl	810dd80 <_vfiprintf_r>
 810e9a2:	b002      	add	sp, #8
 810e9a4:	f85d eb04 	ldr.w	lr, [sp], #4
 810e9a8:	b003      	add	sp, #12
 810e9aa:	4770      	bx	lr
 810e9ac:	10000b8c 	.word	0x10000b8c

0810e9b0 <abort>:
 810e9b0:	b508      	push	{r3, lr}
 810e9b2:	2006      	movs	r0, #6
 810e9b4:	f000 f82c 	bl	810ea10 <raise>
 810e9b8:	2001      	movs	r0, #1
 810e9ba:	f7f3 fbd3 	bl	8102164 <_exit>

0810e9be <_raise_r>:
 810e9be:	291f      	cmp	r1, #31
 810e9c0:	b538      	push	{r3, r4, r5, lr}
 810e9c2:	4605      	mov	r5, r0
 810e9c4:	460c      	mov	r4, r1
 810e9c6:	d904      	bls.n	810e9d2 <_raise_r+0x14>
 810e9c8:	2316      	movs	r3, #22
 810e9ca:	6003      	str	r3, [r0, #0]
 810e9cc:	f04f 30ff 	mov.w	r0, #4294967295
 810e9d0:	bd38      	pop	{r3, r4, r5, pc}
 810e9d2:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 810e9d4:	b112      	cbz	r2, 810e9dc <_raise_r+0x1e>
 810e9d6:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 810e9da:	b94b      	cbnz	r3, 810e9f0 <_raise_r+0x32>
 810e9dc:	4628      	mov	r0, r5
 810e9de:	f000 f831 	bl	810ea44 <_getpid_r>
 810e9e2:	4622      	mov	r2, r4
 810e9e4:	4601      	mov	r1, r0
 810e9e6:	4628      	mov	r0, r5
 810e9e8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 810e9ec:	f000 b818 	b.w	810ea20 <_kill_r>
 810e9f0:	2b01      	cmp	r3, #1
 810e9f2:	d00a      	beq.n	810ea0a <_raise_r+0x4c>
 810e9f4:	1c59      	adds	r1, r3, #1
 810e9f6:	d103      	bne.n	810ea00 <_raise_r+0x42>
 810e9f8:	2316      	movs	r3, #22
 810e9fa:	6003      	str	r3, [r0, #0]
 810e9fc:	2001      	movs	r0, #1
 810e9fe:	e7e7      	b.n	810e9d0 <_raise_r+0x12>
 810ea00:	2100      	movs	r1, #0
 810ea02:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 810ea06:	4620      	mov	r0, r4
 810ea08:	4798      	blx	r3
 810ea0a:	2000      	movs	r0, #0
 810ea0c:	e7e0      	b.n	810e9d0 <_raise_r+0x12>
	...

0810ea10 <raise>:
 810ea10:	4b02      	ldr	r3, [pc, #8]	@ (810ea1c <raise+0xc>)
 810ea12:	4601      	mov	r1, r0
 810ea14:	6818      	ldr	r0, [r3, #0]
 810ea16:	f7ff bfd2 	b.w	810e9be <_raise_r>
 810ea1a:	bf00      	nop
 810ea1c:	10000b8c 	.word	0x10000b8c

0810ea20 <_kill_r>:
 810ea20:	b538      	push	{r3, r4, r5, lr}
 810ea22:	4d07      	ldr	r5, [pc, #28]	@ (810ea40 <_kill_r+0x20>)
 810ea24:	2300      	movs	r3, #0
 810ea26:	4604      	mov	r4, r0
 810ea28:	4608      	mov	r0, r1
 810ea2a:	4611      	mov	r1, r2
 810ea2c:	602b      	str	r3, [r5, #0]
 810ea2e:	f7f3 fb91 	bl	8102154 <_kill>
 810ea32:	1c43      	adds	r3, r0, #1
 810ea34:	d102      	bne.n	810ea3c <_kill_r+0x1c>
 810ea36:	682b      	ldr	r3, [r5, #0]
 810ea38:	b103      	cbz	r3, 810ea3c <_kill_r+0x1c>
 810ea3a:	6023      	str	r3, [r4, #0]
 810ea3c:	bd38      	pop	{r3, r4, r5, pc}
 810ea3e:	bf00      	nop
 810ea40:	1001ad34 	.word	0x1001ad34

0810ea44 <_getpid_r>:
 810ea44:	f7f3 bb84 	b.w	8102150 <_getpid>

0810ea48 <expf>:
 810ea48:	b508      	push	{r3, lr}
 810ea4a:	ed2d 8b02 	vpush	{d8}
 810ea4e:	eef0 8a40 	vmov.f32	s17, s0
 810ea52:	f000 f8af 	bl	810ebb4 <__ieee754_expf>
 810ea56:	eeb0 8a40 	vmov.f32	s16, s0
 810ea5a:	eeb0 0a68 	vmov.f32	s0, s17
 810ea5e:	f000 f875 	bl	810eb4c <finitef>
 810ea62:	b160      	cbz	r0, 810ea7e <expf+0x36>
 810ea64:	eddf 7a0f 	vldr	s15, [pc, #60]	@ 810eaa4 <expf+0x5c>
 810ea68:	eef4 8ae7 	vcmpe.f32	s17, s15
 810ea6c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 810ea70:	dd0a      	ble.n	810ea88 <expf+0x40>
 810ea72:	f7fc fde9 	bl	810b648 <__errno>
 810ea76:	ed9f 8a0c 	vldr	s16, [pc, #48]	@ 810eaa8 <expf+0x60>
 810ea7a:	2322      	movs	r3, #34	@ 0x22
 810ea7c:	6003      	str	r3, [r0, #0]
 810ea7e:	eeb0 0a48 	vmov.f32	s0, s16
 810ea82:	ecbd 8b02 	vpop	{d8}
 810ea86:	bd08      	pop	{r3, pc}
 810ea88:	eddf 7a08 	vldr	s15, [pc, #32]	@ 810eaac <expf+0x64>
 810ea8c:	eef4 8ae7 	vcmpe.f32	s17, s15
 810ea90:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 810ea94:	d5f3      	bpl.n	810ea7e <expf+0x36>
 810ea96:	f7fc fdd7 	bl	810b648 <__errno>
 810ea9a:	2322      	movs	r3, #34	@ 0x22
 810ea9c:	ed9f 8a04 	vldr	s16, [pc, #16]	@ 810eab0 <expf+0x68>
 810eaa0:	6003      	str	r3, [r0, #0]
 810eaa2:	e7ec      	b.n	810ea7e <expf+0x36>
 810eaa4:	42b17217 	.word	0x42b17217
 810eaa8:	7f800000 	.word	0x7f800000
 810eaac:	c2cff1b5 	.word	0xc2cff1b5
 810eab0:	00000000 	.word	0x00000000

0810eab4 <log10f>:
 810eab4:	b508      	push	{r3, lr}
 810eab6:	ed2d 8b02 	vpush	{d8}
 810eaba:	eeb0 8a40 	vmov.f32	s16, s0
 810eabe:	f000 fa39 	bl	810ef34 <__ieee754_log10f>
 810eac2:	eeb4 8a48 	vcmp.f32	s16, s16
 810eac6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 810eaca:	d60f      	bvs.n	810eaec <log10f+0x38>
 810eacc:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 810ead0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 810ead4:	d80a      	bhi.n	810eaec <log10f+0x38>
 810ead6:	eeb5 8a40 	vcmp.f32	s16, #0.0
 810eada:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 810eade:	d108      	bne.n	810eaf2 <log10f+0x3e>
 810eae0:	f7fc fdb2 	bl	810b648 <__errno>
 810eae4:	2322      	movs	r3, #34	@ 0x22
 810eae6:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 810eb08 <log10f+0x54>
 810eaea:	6003      	str	r3, [r0, #0]
 810eaec:	ecbd 8b02 	vpop	{d8}
 810eaf0:	bd08      	pop	{r3, pc}
 810eaf2:	f7fc fda9 	bl	810b648 <__errno>
 810eaf6:	ecbd 8b02 	vpop	{d8}
 810eafa:	2321      	movs	r3, #33	@ 0x21
 810eafc:	6003      	str	r3, [r0, #0]
 810eafe:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 810eb02:	4802      	ldr	r0, [pc, #8]	@ (810eb0c <log10f+0x58>)
 810eb04:	f7fc bddc 	b.w	810b6c0 <nanf>
 810eb08:	ff800000 	.word	0xff800000
 810eb0c:	0819bc80 	.word	0x0819bc80

0810eb10 <sqrtf>:
 810eb10:	b508      	push	{r3, lr}
 810eb12:	ed2d 8b02 	vpush	{d8}
 810eb16:	eeb0 8a40 	vmov.f32	s16, s0
 810eb1a:	f000 f847 	bl	810ebac <__ieee754_sqrtf>
 810eb1e:	eeb4 8a48 	vcmp.f32	s16, s16
 810eb22:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 810eb26:	d60c      	bvs.n	810eb42 <sqrtf+0x32>
 810eb28:	eddf 8a07 	vldr	s17, [pc, #28]	@ 810eb48 <sqrtf+0x38>
 810eb2c:	eeb4 8ae8 	vcmpe.f32	s16, s17
 810eb30:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 810eb34:	d505      	bpl.n	810eb42 <sqrtf+0x32>
 810eb36:	f7fc fd87 	bl	810b648 <__errno>
 810eb3a:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 810eb3e:	2321      	movs	r3, #33	@ 0x21
 810eb40:	6003      	str	r3, [r0, #0]
 810eb42:	ecbd 8b02 	vpop	{d8}
 810eb46:	bd08      	pop	{r3, pc}
 810eb48:	00000000 	.word	0x00000000

0810eb4c <finitef>:
 810eb4c:	ee10 3a10 	vmov	r3, s0
 810eb50:	f023 4000 	bic.w	r0, r3, #2147483648	@ 0x80000000
 810eb54:	f1b0 4fff 	cmp.w	r0, #2139095040	@ 0x7f800000
 810eb58:	bfac      	ite	ge
 810eb5a:	2000      	movge	r0, #0
 810eb5c:	2001      	movlt	r0, #1
 810eb5e:	4770      	bx	lr

0810eb60 <with_errnof>:
 810eb60:	b510      	push	{r4, lr}
 810eb62:	ed2d 8b02 	vpush	{d8}
 810eb66:	eeb0 8a40 	vmov.f32	s16, s0
 810eb6a:	4604      	mov	r4, r0
 810eb6c:	f7fc fd6c 	bl	810b648 <__errno>
 810eb70:	eeb0 0a48 	vmov.f32	s0, s16
 810eb74:	ecbd 8b02 	vpop	{d8}
 810eb78:	6004      	str	r4, [r0, #0]
 810eb7a:	bd10      	pop	{r4, pc}

0810eb7c <xflowf>:
 810eb7c:	b130      	cbz	r0, 810eb8c <xflowf+0x10>
 810eb7e:	eef1 7a40 	vneg.f32	s15, s0
 810eb82:	ee27 0a80 	vmul.f32	s0, s15, s0
 810eb86:	2022      	movs	r0, #34	@ 0x22
 810eb88:	f7ff bfea 	b.w	810eb60 <with_errnof>
 810eb8c:	eef0 7a40 	vmov.f32	s15, s0
 810eb90:	e7f7      	b.n	810eb82 <xflowf+0x6>
	...

0810eb94 <__math_uflowf>:
 810eb94:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 810eb9c <__math_uflowf+0x8>
 810eb98:	f7ff bff0 	b.w	810eb7c <xflowf>
 810eb9c:	10000000 	.word	0x10000000

0810eba0 <__math_oflowf>:
 810eba0:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 810eba8 <__math_oflowf+0x8>
 810eba4:	f7ff bfea 	b.w	810eb7c <xflowf>
 810eba8:	70000000 	.word	0x70000000

0810ebac <__ieee754_sqrtf>:
 810ebac:	eeb1 0ac0 	vsqrt.f32	s0, s0
 810ebb0:	4770      	bx	lr
	...

0810ebb4 <__ieee754_expf>:
 810ebb4:	ee10 2a10 	vmov	r2, s0
 810ebb8:	f022 4300 	bic.w	r3, r2, #2147483648	@ 0x80000000
 810ebbc:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 810ebc0:	d902      	bls.n	810ebc8 <__ieee754_expf+0x14>
 810ebc2:	ee30 0a00 	vadd.f32	s0, s0, s0
 810ebc6:	4770      	bx	lr
 810ebc8:	ea4f 71d2 	mov.w	r1, r2, lsr #31
 810ebcc:	d106      	bne.n	810ebdc <__ieee754_expf+0x28>
 810ebce:	eddf 7a4e 	vldr	s15, [pc, #312]	@ 810ed08 <__ieee754_expf+0x154>
 810ebd2:	2900      	cmp	r1, #0
 810ebd4:	bf18      	it	ne
 810ebd6:	eeb0 0a67 	vmovne.f32	s0, s15
 810ebda:	4770      	bx	lr
 810ebdc:	484b      	ldr	r0, [pc, #300]	@ (810ed0c <__ieee754_expf+0x158>)
 810ebde:	4282      	cmp	r2, r0
 810ebe0:	dd02      	ble.n	810ebe8 <__ieee754_expf+0x34>
 810ebe2:	2000      	movs	r0, #0
 810ebe4:	f7ff bfdc 	b.w	810eba0 <__math_oflowf>
 810ebe8:	2a00      	cmp	r2, #0
 810ebea:	da05      	bge.n	810ebf8 <__ieee754_expf+0x44>
 810ebec:	4a48      	ldr	r2, [pc, #288]	@ (810ed10 <__ieee754_expf+0x15c>)
 810ebee:	4293      	cmp	r3, r2
 810ebf0:	d902      	bls.n	810ebf8 <__ieee754_expf+0x44>
 810ebf2:	2000      	movs	r0, #0
 810ebf4:	f7ff bfce 	b.w	810eb94 <__math_uflowf>
 810ebf8:	4a46      	ldr	r2, [pc, #280]	@ (810ed14 <__ieee754_expf+0x160>)
 810ebfa:	4293      	cmp	r3, r2
 810ebfc:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 810ec00:	d952      	bls.n	810eca8 <__ieee754_expf+0xf4>
 810ec02:	4a45      	ldr	r2, [pc, #276]	@ (810ed18 <__ieee754_expf+0x164>)
 810ec04:	4293      	cmp	r3, r2
 810ec06:	ea4f 0281 	mov.w	r2, r1, lsl #2
 810ec0a:	d834      	bhi.n	810ec76 <__ieee754_expf+0xc2>
 810ec0c:	4b43      	ldr	r3, [pc, #268]	@ (810ed1c <__ieee754_expf+0x168>)
 810ec0e:	4413      	add	r3, r2
 810ec10:	ed93 7a00 	vldr	s14, [r3]
 810ec14:	4b42      	ldr	r3, [pc, #264]	@ (810ed20 <__ieee754_expf+0x16c>)
 810ec16:	4413      	add	r3, r2
 810ec18:	ee30 7a47 	vsub.f32	s14, s0, s14
 810ec1c:	f1c1 0201 	rsb	r2, r1, #1
 810ec20:	edd3 7a00 	vldr	s15, [r3]
 810ec24:	1a52      	subs	r2, r2, r1
 810ec26:	ee37 0a67 	vsub.f32	s0, s14, s15
 810ec2a:	ee20 6a00 	vmul.f32	s12, s0, s0
 810ec2e:	ed9f 5a3d 	vldr	s10, [pc, #244]	@ 810ed24 <__ieee754_expf+0x170>
 810ec32:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 810ed28 <__ieee754_expf+0x174>
 810ec36:	eee6 6a05 	vfma.f32	s13, s12, s10
 810ec3a:	ed9f 5a3c 	vldr	s10, [pc, #240]	@ 810ed2c <__ieee754_expf+0x178>
 810ec3e:	eea6 5a86 	vfma.f32	s10, s13, s12
 810ec42:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 810ed30 <__ieee754_expf+0x17c>
 810ec46:	eee5 6a06 	vfma.f32	s13, s10, s12
 810ec4a:	ed9f 5a3a 	vldr	s10, [pc, #232]	@ 810ed34 <__ieee754_expf+0x180>
 810ec4e:	eea6 5a86 	vfma.f32	s10, s13, s12
 810ec52:	eef0 6a40 	vmov.f32	s13, s0
 810ec56:	eee5 6a46 	vfms.f32	s13, s10, s12
 810ec5a:	eeb0 6a00 	vmov.f32	s12, #0	@ 0x40000000  2.0
 810ec5e:	ee20 5a26 	vmul.f32	s10, s0, s13
 810ec62:	bb92      	cbnz	r2, 810ecca <__ieee754_expf+0x116>
 810ec64:	ee76 6ac6 	vsub.f32	s13, s13, s12
 810ec68:	eec5 7a26 	vdiv.f32	s15, s10, s13
 810ec6c:	ee37 0ac0 	vsub.f32	s0, s15, s0
 810ec70:	ee35 0ac0 	vsub.f32	s0, s11, s0
 810ec74:	4770      	bx	lr
 810ec76:	4b30      	ldr	r3, [pc, #192]	@ (810ed38 <__ieee754_expf+0x184>)
 810ec78:	ed9f 7a30 	vldr	s14, [pc, #192]	@ 810ed3c <__ieee754_expf+0x188>
 810ec7c:	eddf 6a30 	vldr	s13, [pc, #192]	@ 810ed40 <__ieee754_expf+0x18c>
 810ec80:	4413      	add	r3, r2
 810ec82:	edd3 7a00 	vldr	s15, [r3]
 810ec86:	eee0 7a07 	vfma.f32	s15, s0, s14
 810ec8a:	eeb0 7a40 	vmov.f32	s14, s0
 810ec8e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 810ec92:	ee17 2a90 	vmov	r2, s15
 810ec96:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 810ec9a:	eea7 7ae6 	vfms.f32	s14, s15, s13
 810ec9e:	eddf 6a29 	vldr	s13, [pc, #164]	@ 810ed44 <__ieee754_expf+0x190>
 810eca2:	ee67 7aa6 	vmul.f32	s15, s15, s13
 810eca6:	e7be      	b.n	810ec26 <__ieee754_expf+0x72>
 810eca8:	f1b3 5f50 	cmp.w	r3, #872415232	@ 0x34000000
 810ecac:	d20b      	bcs.n	810ecc6 <__ieee754_expf+0x112>
 810ecae:	eddf 6a26 	vldr	s13, [pc, #152]	@ 810ed48 <__ieee754_expf+0x194>
 810ecb2:	ee70 6a26 	vadd.f32	s13, s0, s13
 810ecb6:	eef4 6ae5 	vcmpe.f32	s13, s11
 810ecba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 810ecbe:	dd02      	ble.n	810ecc6 <__ieee754_expf+0x112>
 810ecc0:	ee30 0a25 	vadd.f32	s0, s0, s11
 810ecc4:	4770      	bx	lr
 810ecc6:	2200      	movs	r2, #0
 810ecc8:	e7af      	b.n	810ec2a <__ieee754_expf+0x76>
 810ecca:	ee36 6a66 	vsub.f32	s12, s12, s13
 810ecce:	f112 0f7d 	cmn.w	r2, #125	@ 0x7d
 810ecd2:	eec5 6a06 	vdiv.f32	s13, s10, s12
 810ecd6:	bfb8      	it	lt
 810ecd8:	3264      	addlt	r2, #100	@ 0x64
 810ecda:	ee77 7ae6 	vsub.f32	s15, s15, s13
 810ecde:	ee77 7ac7 	vsub.f32	s15, s15, s14
 810ece2:	ee75 7ae7 	vsub.f32	s15, s11, s15
 810ece6:	ee17 3a90 	vmov	r3, s15
 810ecea:	bfab      	itete	ge
 810ecec:	eb03 53c2 	addge.w	r3, r3, r2, lsl #23
 810ecf0:	eb03 53c2 	addlt.w	r3, r3, r2, lsl #23
 810ecf4:	ee00 3a10 	vmovge	s0, r3
 810ecf8:	eddf 7a14 	vldrlt	s15, [pc, #80]	@ 810ed4c <__ieee754_expf+0x198>
 810ecfc:	bfbc      	itt	lt
 810ecfe:	ee00 3a10 	vmovlt	s0, r3
 810ed02:	ee20 0a27 	vmullt.f32	s0, s0, s15
 810ed06:	4770      	bx	lr
 810ed08:	00000000 	.word	0x00000000
 810ed0c:	42b17217 	.word	0x42b17217
 810ed10:	42cff1b5 	.word	0x42cff1b5
 810ed14:	3eb17218 	.word	0x3eb17218
 810ed18:	3f851591 	.word	0x3f851591
 810ed1c:	081af5c8 	.word	0x081af5c8
 810ed20:	081af5c0 	.word	0x081af5c0
 810ed24:	3331bb4c 	.word	0x3331bb4c
 810ed28:	b5ddea0e 	.word	0xb5ddea0e
 810ed2c:	388ab355 	.word	0x388ab355
 810ed30:	bb360b61 	.word	0xbb360b61
 810ed34:	3e2aaaab 	.word	0x3e2aaaab
 810ed38:	081af5d0 	.word	0x081af5d0
 810ed3c:	3fb8aa3b 	.word	0x3fb8aa3b
 810ed40:	3f317180 	.word	0x3f317180
 810ed44:	3717f7d1 	.word	0x3717f7d1
 810ed48:	7149f2ca 	.word	0x7149f2ca
 810ed4c:	0d800000 	.word	0x0d800000

0810ed50 <__ieee754_logf>:
 810ed50:	ee10 3a10 	vmov	r3, s0
 810ed54:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 810ed58:	d106      	bne.n	810ed68 <__ieee754_logf+0x18>
 810ed5a:	ed9f 7a66 	vldr	s14, [pc, #408]	@ 810eef4 <__ieee754_logf+0x1a4>
 810ed5e:	eddf 7a66 	vldr	s15, [pc, #408]	@ 810eef8 <__ieee754_logf+0x1a8>
 810ed62:	ee87 0a27 	vdiv.f32	s0, s14, s15
 810ed66:	4770      	bx	lr
 810ed68:	2b00      	cmp	r3, #0
 810ed6a:	461a      	mov	r2, r3
 810ed6c:	da02      	bge.n	810ed74 <__ieee754_logf+0x24>
 810ed6e:	ee30 7a40 	vsub.f32	s14, s0, s0
 810ed72:	e7f4      	b.n	810ed5e <__ieee754_logf+0xe>
 810ed74:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 810ed78:	db02      	blt.n	810ed80 <__ieee754_logf+0x30>
 810ed7a:	ee30 0a00 	vadd.f32	s0, s0, s0
 810ed7e:	4770      	bx	lr
 810ed80:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 810ed84:	bfb8      	it	lt
 810ed86:	eddf 7a5d 	vldrlt	s15, [pc, #372]	@ 810eefc <__ieee754_logf+0x1ac>
 810ed8a:	485d      	ldr	r0, [pc, #372]	@ (810ef00 <__ieee754_logf+0x1b0>)
 810ed8c:	bfbe      	ittt	lt
 810ed8e:	ee60 7a27 	vmullt.f32	s15, s0, s15
 810ed92:	f06f 0118 	mvnlt.w	r1, #24
 810ed96:	ee17 2a90 	vmovlt	r2, s15
 810ed9a:	ea4f 53e2 	mov.w	r3, r2, asr #23
 810ed9e:	f3c2 0216 	ubfx	r2, r2, #0, #23
 810eda2:	4410      	add	r0, r2
 810eda4:	bfa8      	it	ge
 810eda6:	2100      	movge	r1, #0
 810eda8:	3b7f      	subs	r3, #127	@ 0x7f
 810edaa:	440b      	add	r3, r1
 810edac:	f400 0100 	and.w	r1, r0, #8388608	@ 0x800000
 810edb0:	f081 517e 	eor.w	r1, r1, #1065353216	@ 0x3f800000
 810edb4:	4311      	orrs	r1, r2
 810edb6:	ee00 1a10 	vmov	s0, r1
 810edba:	4952      	ldr	r1, [pc, #328]	@ (810ef04 <__ieee754_logf+0x1b4>)
 810edbc:	eb03 53d0 	add.w	r3, r3, r0, lsr #23
 810edc0:	f102 000f 	add.w	r0, r2, #15
 810edc4:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 810edc8:	4001      	ands	r1, r0
 810edca:	ee30 0a67 	vsub.f32	s0, s0, s15
 810edce:	bb89      	cbnz	r1, 810ee34 <__ieee754_logf+0xe4>
 810edd0:	eeb5 0a40 	vcmp.f32	s0, #0.0
 810edd4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 810edd8:	d10f      	bne.n	810edfa <__ieee754_logf+0xaa>
 810edda:	2b00      	cmp	r3, #0
 810eddc:	f000 8087 	beq.w	810eeee <__ieee754_logf+0x19e>
 810ede0:	ee07 3a90 	vmov	s15, r3
 810ede4:	ed9f 0a48 	vldr	s0, [pc, #288]	@ 810ef08 <__ieee754_logf+0x1b8>
 810ede8:	ed9f 7a48 	vldr	s14, [pc, #288]	@ 810ef0c <__ieee754_logf+0x1bc>
 810edec:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 810edf0:	ee27 0a80 	vmul.f32	s0, s15, s0
 810edf4:	eea7 0a87 	vfma.f32	s0, s15, s14
 810edf8:	4770      	bx	lr
 810edfa:	eddf 6a45 	vldr	s13, [pc, #276]	@ 810ef10 <__ieee754_logf+0x1c0>
 810edfe:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 810ee02:	eee0 7a66 	vfms.f32	s15, s0, s13
 810ee06:	ee20 7a00 	vmul.f32	s14, s0, s0
 810ee0a:	ee27 7a27 	vmul.f32	s14, s14, s15
 810ee0e:	b913      	cbnz	r3, 810ee16 <__ieee754_logf+0xc6>
 810ee10:	ee30 0a47 	vsub.f32	s0, s0, s14
 810ee14:	4770      	bx	lr
 810ee16:	ee07 3a90 	vmov	s15, r3
 810ee1a:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 810ef08 <__ieee754_logf+0x1b8>
 810ee1e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 810ee22:	eea7 7ae6 	vfms.f32	s14, s15, s13
 810ee26:	ee37 0a40 	vsub.f32	s0, s14, s0
 810ee2a:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 810ef0c <__ieee754_logf+0x1bc>
 810ee2e:	ee97 0a87 	vfnms.f32	s0, s15, s14
 810ee32:	4770      	bx	lr
 810ee34:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 810ee38:	ee70 7a27 	vadd.f32	s15, s0, s15
 810ee3c:	eddf 5a35 	vldr	s11, [pc, #212]	@ 810ef14 <__ieee754_logf+0x1c4>
 810ee40:	eddf 4a35 	vldr	s9, [pc, #212]	@ 810ef18 <__ieee754_logf+0x1c8>
 810ee44:	4935      	ldr	r1, [pc, #212]	@ (810ef1c <__ieee754_logf+0x1cc>)
 810ee46:	ee80 6a27 	vdiv.f32	s12, s0, s15
 810ee4a:	4411      	add	r1, r2
 810ee4c:	f5c2 1257 	rsb	r2, r2, #3522560	@ 0x35c000
 810ee50:	f502 7222 	add.w	r2, r2, #648	@ 0x288
 810ee54:	430a      	orrs	r2, r1
 810ee56:	2a00      	cmp	r2, #0
 810ee58:	ee07 3a90 	vmov	s15, r3
 810ee5c:	ee26 5a06 	vmul.f32	s10, s12, s12
 810ee60:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 810ee64:	ee25 7a05 	vmul.f32	s14, s10, s10
 810ee68:	eddf 7a2d 	vldr	s15, [pc, #180]	@ 810ef20 <__ieee754_logf+0x1d0>
 810ee6c:	eee7 7a25 	vfma.f32	s15, s14, s11
 810ee70:	eddf 5a2c 	vldr	s11, [pc, #176]	@ 810ef24 <__ieee754_logf+0x1d4>
 810ee74:	eee7 5a87 	vfma.f32	s11, s15, s14
 810ee78:	eddf 7a2b 	vldr	s15, [pc, #172]	@ 810ef28 <__ieee754_logf+0x1d8>
 810ee7c:	eee7 7a24 	vfma.f32	s15, s14, s9
 810ee80:	eddf 4a2a 	vldr	s9, [pc, #168]	@ 810ef2c <__ieee754_logf+0x1dc>
 810ee84:	eee7 4a87 	vfma.f32	s9, s15, s14
 810ee88:	eddf 7a29 	vldr	s15, [pc, #164]	@ 810ef30 <__ieee754_logf+0x1e0>
 810ee8c:	eee4 7a87 	vfma.f32	s15, s9, s14
 810ee90:	ee67 7a85 	vmul.f32	s15, s15, s10
 810ee94:	eee5 7a87 	vfma.f32	s15, s11, s14
 810ee98:	dd1a      	ble.n	810eed0 <__ieee754_logf+0x180>
 810ee9a:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 810ee9e:	ee20 7a07 	vmul.f32	s14, s0, s14
 810eea2:	ee27 7a00 	vmul.f32	s14, s14, s0
 810eea6:	ee77 7a87 	vadd.f32	s15, s15, s14
 810eeaa:	ee67 7a86 	vmul.f32	s15, s15, s12
 810eeae:	b913      	cbnz	r3, 810eeb6 <__ieee754_logf+0x166>
 810eeb0:	ee37 7a67 	vsub.f32	s14, s14, s15
 810eeb4:	e7ac      	b.n	810ee10 <__ieee754_logf+0xc0>
 810eeb6:	ed9f 6a14 	vldr	s12, [pc, #80]	@ 810ef08 <__ieee754_logf+0x1b8>
 810eeba:	eee6 7a86 	vfma.f32	s15, s13, s12
 810eebe:	ee37 7a67 	vsub.f32	s14, s14, s15
 810eec2:	ee37 0a40 	vsub.f32	s0, s14, s0
 810eec6:	eddf 7a11 	vldr	s15, [pc, #68]	@ 810ef0c <__ieee754_logf+0x1bc>
 810eeca:	ee96 0aa7 	vfnms.f32	s0, s13, s15
 810eece:	4770      	bx	lr
 810eed0:	ee70 7a67 	vsub.f32	s15, s0, s15
 810eed4:	ee67 7a86 	vmul.f32	s15, s15, s12
 810eed8:	b913      	cbnz	r3, 810eee0 <__ieee754_logf+0x190>
 810eeda:	ee30 0a67 	vsub.f32	s0, s0, s15
 810eede:	4770      	bx	lr
 810eee0:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 810ef08 <__ieee754_logf+0x1b8>
 810eee4:	eee6 7ac7 	vfms.f32	s15, s13, s14
 810eee8:	ee37 0ac0 	vsub.f32	s0, s15, s0
 810eeec:	e7eb      	b.n	810eec6 <__ieee754_logf+0x176>
 810eeee:	ed9f 0a02 	vldr	s0, [pc, #8]	@ 810eef8 <__ieee754_logf+0x1a8>
 810eef2:	4770      	bx	lr
 810eef4:	cc000000 	.word	0xcc000000
 810eef8:	00000000 	.word	0x00000000
 810eefc:	4c000000 	.word	0x4c000000
 810ef00:	004afb20 	.word	0x004afb20
 810ef04:	007ffff0 	.word	0x007ffff0
 810ef08:	3717f7d1 	.word	0x3717f7d1
 810ef0c:	3f317180 	.word	0x3f317180
 810ef10:	3eaaaaab 	.word	0x3eaaaaab
 810ef14:	3e1cd04f 	.word	0x3e1cd04f
 810ef18:	3e178897 	.word	0x3e178897
 810ef1c:	ffcf5c30 	.word	0xffcf5c30
 810ef20:	3e638e29 	.word	0x3e638e29
 810ef24:	3ecccccd 	.word	0x3ecccccd
 810ef28:	3e3a3325 	.word	0x3e3a3325
 810ef2c:	3e924925 	.word	0x3e924925
 810ef30:	3f2aaaab 	.word	0x3f2aaaab

0810ef34 <__ieee754_log10f>:
 810ef34:	b508      	push	{r3, lr}
 810ef36:	ee10 3a10 	vmov	r3, s0
 810ef3a:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 810ef3e:	ed2d 8b02 	vpush	{d8}
 810ef42:	d108      	bne.n	810ef56 <__ieee754_log10f+0x22>
 810ef44:	ed9f 7a21 	vldr	s14, [pc, #132]	@ 810efcc <__ieee754_log10f+0x98>
 810ef48:	eddf 7a21 	vldr	s15, [pc, #132]	@ 810efd0 <__ieee754_log10f+0x9c>
 810ef4c:	ee87 0a27 	vdiv.f32	s0, s14, s15
 810ef50:	ecbd 8b02 	vpop	{d8}
 810ef54:	bd08      	pop	{r3, pc}
 810ef56:	2b00      	cmp	r3, #0
 810ef58:	461a      	mov	r2, r3
 810ef5a:	da02      	bge.n	810ef62 <__ieee754_log10f+0x2e>
 810ef5c:	ee30 7a40 	vsub.f32	s14, s0, s0
 810ef60:	e7f2      	b.n	810ef48 <__ieee754_log10f+0x14>
 810ef62:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 810ef66:	db02      	blt.n	810ef6e <__ieee754_log10f+0x3a>
 810ef68:	ee30 0a00 	vadd.f32	s0, s0, s0
 810ef6c:	e7f0      	b.n	810ef50 <__ieee754_log10f+0x1c>
 810ef6e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 810ef72:	bfbf      	itttt	lt
 810ef74:	eddf 7a17 	vldrlt	s15, [pc, #92]	@ 810efd4 <__ieee754_log10f+0xa0>
 810ef78:	ee60 7a27 	vmullt.f32	s15, s0, s15
 810ef7c:	f06f 0118 	mvnlt.w	r1, #24
 810ef80:	ee17 2a90 	vmovlt	r2, s15
 810ef84:	ea4f 53e2 	mov.w	r3, r2, asr #23
 810ef88:	bfa8      	it	ge
 810ef8a:	2100      	movge	r1, #0
 810ef8c:	3b7f      	subs	r3, #127	@ 0x7f
 810ef8e:	440b      	add	r3, r1
 810ef90:	0fd9      	lsrs	r1, r3, #31
 810ef92:	eb03 73d3 	add.w	r3, r3, r3, lsr #31
 810ef96:	ee07 3a90 	vmov	s15, r3
 810ef9a:	f3c2 0216 	ubfx	r2, r2, #0, #23
 810ef9e:	f1c1 037f 	rsb	r3, r1, #127	@ 0x7f
 810efa2:	ea42 53c3 	orr.w	r3, r2, r3, lsl #23
 810efa6:	ee00 3a10 	vmov	s0, r3
 810efaa:	eeb8 8ae7 	vcvt.f32.s32	s16, s15
 810efae:	f7ff fecf 	bl	810ed50 <__ieee754_logf>
 810efb2:	eddf 7a09 	vldr	s15, [pc, #36]	@ 810efd8 <__ieee754_log10f+0xa4>
 810efb6:	ee20 0a27 	vmul.f32	s0, s0, s15
 810efba:	eddf 7a08 	vldr	s15, [pc, #32]	@ 810efdc <__ieee754_log10f+0xa8>
 810efbe:	eea8 0a27 	vfma.f32	s0, s16, s15
 810efc2:	eddf 7a07 	vldr	s15, [pc, #28]	@ 810efe0 <__ieee754_log10f+0xac>
 810efc6:	eea8 0a27 	vfma.f32	s0, s16, s15
 810efca:	e7c1      	b.n	810ef50 <__ieee754_log10f+0x1c>
 810efcc:	cc000000 	.word	0xcc000000
 810efd0:	00000000 	.word	0x00000000
 810efd4:	4c000000 	.word	0x4c000000
 810efd8:	3ede5bd9 	.word	0x3ede5bd9
 810efdc:	355427db 	.word	0x355427db
 810efe0:	3e9a2080 	.word	0x3e9a2080

0810efe4 <_init>:
 810efe4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 810efe6:	bf00      	nop
 810efe8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 810efea:	bc08      	pop	{r3}
 810efec:	469e      	mov	lr, r3
 810efee:	4770      	bx	lr

0810eff0 <_fini>:
 810eff0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 810eff2:	bf00      	nop
 810eff4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 810eff6:	bc08      	pop	{r3}
 810eff8:	469e      	mov	lr, r3
 810effa:	4770      	bx	lr
