Return-Path: <linux-kernel+bounces-626446-lists+linux-kernel=lfdr.de@vger.kernel.org>
X-Original-To: lists+linux-kernel@lfdr.de
Delivered-To: lists+linux-kernel@lfdr.de
Received: from sv.mirrors.kernel.org (sv.mirrors.kernel.org [139.178.88.99])
	by mail.lfdr.de (Postfix) with ESMTPS id 5A3EFAA433F
	for <lists+linux-kernel@lfdr.de>; Wed, 30 Apr 2025 08:42:47 +0200 (CEST)
Received: from smtp.subspace.kernel.org (relay.kernel.org [52.25.139.140])
	(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by sv.mirrors.kernel.org (Postfix) with ESMTPS id 13BE93BACA5
	for <lists+linux-kernel@lfdr.de>; Wed, 30 Apr 2025 06:42:29 +0000 (UTC)
Received: from localhost.localdomain (localhost.localdomain [127.0.0.1])
	by smtp.subspace.kernel.org (Postfix) with ESMTP id DA7221E991D;
	Wed, 30 Apr 2025 06:42:38 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org;
	dkim=pass (2048-bit key) header.d=foss.st.com header.i=@foss.st.com header.b="nK98Gykp"
Received: from mx08-00178001.pphosted.com (mx08-00178001.pphosted.com [91.207.212.93])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id 9115213FEE;
	Wed, 30 Apr 2025 06:42:36 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=91.207.212.93
ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
	t=1745995358; cv=none; b=AYJpxj3Vlsb39mz1EnLAHlSEomTQtZku/NpA5zBuCEonbVFImbFJKSgUGcUjHP+2bobbkpsx++VSjzfYzDvWxa+hCRrf+9FxQphVT89KhLXcHF+RzmcY9RkwYU6351JF+Mwi0UQfH/GT85LEukcnZSrg4HGSxsKJRdDAKJevxhM=
ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org;
	s=arc-20240116; t=1745995358; c=relaxed/simple;
	bh=nHIn3nIQVH8QtNleQJ4nz/RAXFRygzRRCKhocBQ4FJc=;
	h=Message-ID:Date:MIME-Version:Subject:To:CC:References:From:
	 In-Reply-To:Content-Type; b=iDfU0fAagvhnuQI0k3txV1zhUH0cXWXej4wMln+CWwu68NQTIJOQrIOE/n/oisqD0vc+DW549zUr0GrdG9zGYCZHthQDrgMZ8J/nFJe4OE2PjYI/6YAeoRkipQmMeS/4ao2ZcDPUi0gqtG1A2/1OS0u0eDYl37MfD5BGGfSvZIg=
ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=foss.st.com; spf=pass smtp.mailfrom=foss.st.com; dkim=pass (2048-bit key) header.d=foss.st.com header.i=@foss.st.com header.b=nK98Gykp; arc=none smtp.client-ip=91.207.212.93
Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=foss.st.com
Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=foss.st.com
Received: from pps.filterd (m0369457.ppops.net [127.0.0.1])
	by mx07-00178001.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 53TLZVDU026607;
	Wed, 30 Apr 2025 08:42:24 +0200
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=foss.st.com; h=
	cc:content-transfer-encoding:content-type:date:from:in-reply-to
	:message-id:mime-version:references:subject:to; s=selector1; bh=
	JzZVq/fjsWYxZI6f7ZSLLSgCG96lHBZGmkDw/IbXKNo=; b=nK98GykpHV+rAGjG
	26I4b5dRGewwj4dKBq7N+81FkrpR4VJ3KlfI5TtWr16oRSUSPiqv/XPO1Ly+5UDO
	YotXr94Aj5pTgbByru/zv2ciJljauu+DBQ9ZXLR5qmUqhumDr9zwDuUOX5LHSfE6
	6LU2JNLKLkZ9B4hHiDjOJZnU2uwomTEV6CKn/OrItvHsZ3qgdLc+Lt30vj+GLV8Q
	f966Irk5NprnPGyS+M7kClmk+kGjgjFd9XgppQVVstm670FDA2tQaWm/6t8f5wYs
	cgvucTmmIn3lX/6sJDaoWSPerGrMBYPePDuGt7Ub7SsHrEThWrDazNPi/0OWW+3/
	umNmvw==
Received: from beta.dmz-ap.st.com (beta.dmz-ap.st.com [138.198.100.35])
	by mx07-00178001.pphosted.com (PPS) with ESMTPS id 46b6tmse9c-1
	(version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT);
	Wed, 30 Apr 2025 08:42:24 +0200 (MEST)
Received: from euls16034.sgp.st.com (euls16034.sgp.st.com [10.75.44.20])
	by beta.dmz-ap.st.com (STMicroelectronics) with ESMTP id D54DA40050;
	Wed, 30 Apr 2025 08:41:25 +0200 (CEST)
Received: from Webmail-eu.st.com (shfdag1node1.st.com [10.75.129.69])
	by euls16034.sgp.st.com (STMicroelectronics) with ESMTP id 5E054A375E3;
	Wed, 30 Apr 2025 08:39:47 +0200 (CEST)
Received: from [10.48.86.79] (10.48.86.79) by SHFDAG1NODE1.st.com
 (10.75.129.69) with Microsoft SMTP Server (version=TLS1_2,
 cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.39; Wed, 30 Apr
 2025 08:39:46 +0200
Message-ID: <011681f1-a327-44de-b5d0-5230303f7540@foss.st.com>
Date: Wed, 30 Apr 2025 08:39:46 +0200
Precedence: bulk
X-Mailing-List: linux-kernel@vger.kernel.org
List-Id: <linux-kernel.vger.kernel.org>
List-Subscribe: <mailto:linux-kernel+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:linux-kernel+unsubscribe@vger.kernel.org>
MIME-Version: 1.0
User-Agent: Mozilla Thunderbird
Subject: Re: [PATCH] ARM: dts: stm32: add low power timer on STM32F746
To: Ben Wolsieffer <ben.wolsieffer@hefring.com>,
        <linux-arm-kernel@lists.infradead.org>,
        <linux-stm32@st-md-mailman.stormreply.com>,
        <linux-kernel@vger.kernel.org>, <devicetree@vger.kernel.org>
CC: Maxime Coquelin <mcoquelin.stm32@gmail.com>,
        Conor Dooley
	<conor+dt@kernel.org>,
        Krzysztof Kozlowski <krzk+dt@kernel.org>,
        Rob Herring
	<robh@kernel.org>
References: <20250404143514.860126-1-ben.wolsieffer@hefring.com>
Content-Language: en-US
From: Alexandre TORGUE <alexandre.torgue@foss.st.com>
In-Reply-To: <20250404143514.860126-1-ben.wolsieffer@hefring.com>
Content-Type: text/plain; charset="UTF-8"; format=flowed
Content-Transfer-Encoding: 7bit
X-ClientProxiedBy: SHFCAS1NODE1.st.com (10.75.129.72) To SHFDAG1NODE1.st.com
 (10.75.129.69)
X-Proofpoint-Virus-Version: vendor=baseguard
 engine=ICAP:2.0.293,Aquarius:18.0.1099,Hydra:6.0.736,FMLib:17.12.80.40
 definitions=2025-04-30_02,2025-04-24_02,2025-02-21_01

Hi Ben

On 4/4/25 16:35, Ben Wolsieffer wrote:
> Add device tree node for the low power timer on the STM32F746.
> 
> Signed-off-by: Ben Wolsieffer <ben.wolsieffer@hefring.com>
> ---
>   arch/arm/boot/dts/st/stm32f746.dtsi | 34 +++++++++++++++++++++++++++++
>   1 file changed, 34 insertions(+)
> 
> diff --git a/arch/arm/boot/dts/st/stm32f746.dtsi b/arch/arm/boot/dts/st/stm32f746.dtsi
> index 2537b3d47e6f..208f8c6dfc9d 100644
> --- a/arch/arm/boot/dts/st/stm32f746.dtsi
> +++ b/arch/arm/boot/dts/st/stm32f746.dtsi
> @@ -43,6 +43,7 @@
>   #include "../armv7-m.dtsi"
>   #include <dt-bindings/clock/stm32fx-clock.h>
>   #include <dt-bindings/mfd/stm32f7-rcc.h>
> +#include <dt-bindings/interrupt-controller/irq.h>
>   
>   / {
>   	#address-cells = <1>;
> @@ -245,6 +246,39 @@ pwm {
>   			};
>   		};
>   
> +		lptimer1: timer@40002400 {
> +			#address-cells = <1>;
> +			#size-cells = <0>;
> +			compatible = "st,stm32-lptimer";
> +			reg = <0x40002400 0x400>;
> +			interrupts-extended = <&exti 23 IRQ_TYPE_EDGE_RISING>;
> +			clocks = <&rcc 1 CLK_LPTIMER>;
> +			clock-names = "mux";
> +			status = "disabled";
> +
> +			pwm {
> +				compatible = "st,stm32-pwm-lp";
> +				#pwm-cells = <3>;
> +				status = "disabled";
> +			};
> +
> +			trigger@0 {
> +				compatible = "st,stm32-lptimer-trigger";
> +				reg = <0>;
> +				status = "disabled";
> +			};
> +
> +			counter {
> +				compatible = "st,stm32-lptimer-counter";
> +				status = "disabled";
> +			};
> +
> +			timer {
> +				compatible = "st,stm32-lptimer-timer";
> +				status = "disabled";
> +			};
> +		};
> +
>   		rtc: rtc@40002800 {
>   			compatible = "st,stm32-rtc";
>   			reg = <0x40002800 0x400>;

Applied on stm32-next.

Thanks
Alex

