{'byteRam': {'CDeps': [[[],
                        [],
                        ['reset'],
                        [],
                        ['byteRamEn'],
                        [],
                        ['byteRamRw']]],
             'CLines': [[None, None, '225:C', None, '234:C', None, '237:C']],
             'Clocked': True,
             'DDeps': [['byteRamIn']],
             'DLines': ['246:D'],
             'Expressions': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f3ed52fe290>]},
 'byteRamOut': {'CDeps': [[[], [], ['reset']],
                          [[],
                           [],
                           ['reset'],
                           [],
                           ['byteRamEn'],
                           [],
                           ['byteRamRw']],
                          [[], [], ['reset'], [], ['byteRamEn']]],
                'CLines': [[None, None, '225:C'],
                           [None,
                            None,
                            '225:C',
                            None,
                            '234:C',
                            None,
                            '237:C'],
                           [None, None, '225:C', None, '234:C']],
                'Clocked': True,
                'DDeps': [[], ['byteRam', 'byteRamAddr'], []],
                'DLines': ['227:D', '239:D', '255:D'],
                'Expressions': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f3ed5309d10>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f3ed52fe050>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f3ed52fe410>]}}
