
lcd.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a414  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000e54  0800a5f4  0800a5f4  0000b5f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b448  0800b448  0000d0f8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800b448  0800b448  0000c448  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b450  0800b450  0000d0f8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b450  0800b450  0000c450  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800b454  0800b454  0000c454  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000000f8  20000000  0800b458  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000020ec  200000f8  0800b550  0000d0f8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200021e4  0800b550  0000d1e4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000d0f8  2**0
                  CONTENTS, READONLY
 12 .debug_info   000292a9  00000000  00000000  0000d128  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000565d  00000000  00000000  000363d1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001ef0  00000000  00000000  0003ba30  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000017b9  00000000  00000000  0003d920  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00025f0f  00000000  00000000  0003f0d9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00029b05  00000000  00000000  00064fe8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000dd02b  00000000  00000000  0008eaed  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0016bb18  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008420  00000000  00000000  0016bb5c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005d  00000000  00000000  00173f7c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200000f8 	.word	0x200000f8
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800a5dc 	.word	0x0800a5dc

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200000fc 	.word	0x200000fc
 800021c:	0800a5dc 	.word	0x0800a5dc

08000220 <__aeabi_dmul>:
 8000220:	b570      	push	{r4, r5, r6, lr}
 8000222:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000226:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800022a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800022e:	bf1d      	ittte	ne
 8000230:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000234:	ea94 0f0c 	teqne	r4, ip
 8000238:	ea95 0f0c 	teqne	r5, ip
 800023c:	f000 f8de 	bleq	80003fc <__aeabi_dmul+0x1dc>
 8000240:	442c      	add	r4, r5
 8000242:	ea81 0603 	eor.w	r6, r1, r3
 8000246:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800024a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800024e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000252:	bf18      	it	ne
 8000254:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000258:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800025c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000260:	d038      	beq.n	80002d4 <__aeabi_dmul+0xb4>
 8000262:	fba0 ce02 	umull	ip, lr, r0, r2
 8000266:	f04f 0500 	mov.w	r5, #0
 800026a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800026e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000272:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000276:	f04f 0600 	mov.w	r6, #0
 800027a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800027e:	f09c 0f00 	teq	ip, #0
 8000282:	bf18      	it	ne
 8000284:	f04e 0e01 	orrne.w	lr, lr, #1
 8000288:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 800028c:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000290:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000294:	d204      	bcs.n	80002a0 <__aeabi_dmul+0x80>
 8000296:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800029a:	416d      	adcs	r5, r5
 800029c:	eb46 0606 	adc.w	r6, r6, r6
 80002a0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80002a4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80002a8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80002ac:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80002b0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80002b4:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80002b8:	bf88      	it	hi
 80002ba:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80002be:	d81e      	bhi.n	80002fe <__aeabi_dmul+0xde>
 80002c0:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80002c4:	bf08      	it	eq
 80002c6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80002ca:	f150 0000 	adcs.w	r0, r0, #0
 80002ce:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002d2:	bd70      	pop	{r4, r5, r6, pc}
 80002d4:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80002d8:	ea46 0101 	orr.w	r1, r6, r1
 80002dc:	ea40 0002 	orr.w	r0, r0, r2
 80002e0:	ea81 0103 	eor.w	r1, r1, r3
 80002e4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80002e8:	bfc2      	ittt	gt
 80002ea:	ebd4 050c 	rsbsgt	r5, r4, ip
 80002ee:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80002f2:	bd70      	popgt	{r4, r5, r6, pc}
 80002f4:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80002f8:	f04f 0e00 	mov.w	lr, #0
 80002fc:	3c01      	subs	r4, #1
 80002fe:	f300 80ab 	bgt.w	8000458 <__aeabi_dmul+0x238>
 8000302:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000306:	bfde      	ittt	le
 8000308:	2000      	movle	r0, #0
 800030a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800030e:	bd70      	pople	{r4, r5, r6, pc}
 8000310:	f1c4 0400 	rsb	r4, r4, #0
 8000314:	3c20      	subs	r4, #32
 8000316:	da35      	bge.n	8000384 <__aeabi_dmul+0x164>
 8000318:	340c      	adds	r4, #12
 800031a:	dc1b      	bgt.n	8000354 <__aeabi_dmul+0x134>
 800031c:	f104 0414 	add.w	r4, r4, #20
 8000320:	f1c4 0520 	rsb	r5, r4, #32
 8000324:	fa00 f305 	lsl.w	r3, r0, r5
 8000328:	fa20 f004 	lsr.w	r0, r0, r4
 800032c:	fa01 f205 	lsl.w	r2, r1, r5
 8000330:	ea40 0002 	orr.w	r0, r0, r2
 8000334:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000338:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800033c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000340:	fa21 f604 	lsr.w	r6, r1, r4
 8000344:	eb42 0106 	adc.w	r1, r2, r6
 8000348:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800034c:	bf08      	it	eq
 800034e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000352:	bd70      	pop	{r4, r5, r6, pc}
 8000354:	f1c4 040c 	rsb	r4, r4, #12
 8000358:	f1c4 0520 	rsb	r5, r4, #32
 800035c:	fa00 f304 	lsl.w	r3, r0, r4
 8000360:	fa20 f005 	lsr.w	r0, r0, r5
 8000364:	fa01 f204 	lsl.w	r2, r1, r4
 8000368:	ea40 0002 	orr.w	r0, r0, r2
 800036c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000370:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000374:	f141 0100 	adc.w	r1, r1, #0
 8000378:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800037c:	bf08      	it	eq
 800037e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000382:	bd70      	pop	{r4, r5, r6, pc}
 8000384:	f1c4 0520 	rsb	r5, r4, #32
 8000388:	fa00 f205 	lsl.w	r2, r0, r5
 800038c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000390:	fa20 f304 	lsr.w	r3, r0, r4
 8000394:	fa01 f205 	lsl.w	r2, r1, r5
 8000398:	ea43 0302 	orr.w	r3, r3, r2
 800039c:	fa21 f004 	lsr.w	r0, r1, r4
 80003a0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80003a4:	fa21 f204 	lsr.w	r2, r1, r4
 80003a8:	ea20 0002 	bic.w	r0, r0, r2
 80003ac:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80003b0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80003b4:	bf08      	it	eq
 80003b6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003ba:	bd70      	pop	{r4, r5, r6, pc}
 80003bc:	f094 0f00 	teq	r4, #0
 80003c0:	d10f      	bne.n	80003e2 <__aeabi_dmul+0x1c2>
 80003c2:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80003c6:	0040      	lsls	r0, r0, #1
 80003c8:	eb41 0101 	adc.w	r1, r1, r1
 80003cc:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80003d0:	bf08      	it	eq
 80003d2:	3c01      	subeq	r4, #1
 80003d4:	d0f7      	beq.n	80003c6 <__aeabi_dmul+0x1a6>
 80003d6:	ea41 0106 	orr.w	r1, r1, r6
 80003da:	f095 0f00 	teq	r5, #0
 80003de:	bf18      	it	ne
 80003e0:	4770      	bxne	lr
 80003e2:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80003e6:	0052      	lsls	r2, r2, #1
 80003e8:	eb43 0303 	adc.w	r3, r3, r3
 80003ec:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80003f0:	bf08      	it	eq
 80003f2:	3d01      	subeq	r5, #1
 80003f4:	d0f7      	beq.n	80003e6 <__aeabi_dmul+0x1c6>
 80003f6:	ea43 0306 	orr.w	r3, r3, r6
 80003fa:	4770      	bx	lr
 80003fc:	ea94 0f0c 	teq	r4, ip
 8000400:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000404:	bf18      	it	ne
 8000406:	ea95 0f0c 	teqne	r5, ip
 800040a:	d00c      	beq.n	8000426 <__aeabi_dmul+0x206>
 800040c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000410:	bf18      	it	ne
 8000412:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000416:	d1d1      	bne.n	80003bc <__aeabi_dmul+0x19c>
 8000418:	ea81 0103 	eor.w	r1, r1, r3
 800041c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000420:	f04f 0000 	mov.w	r0, #0
 8000424:	bd70      	pop	{r4, r5, r6, pc}
 8000426:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800042a:	bf06      	itte	eq
 800042c:	4610      	moveq	r0, r2
 800042e:	4619      	moveq	r1, r3
 8000430:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000434:	d019      	beq.n	800046a <__aeabi_dmul+0x24a>
 8000436:	ea94 0f0c 	teq	r4, ip
 800043a:	d102      	bne.n	8000442 <__aeabi_dmul+0x222>
 800043c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000440:	d113      	bne.n	800046a <__aeabi_dmul+0x24a>
 8000442:	ea95 0f0c 	teq	r5, ip
 8000446:	d105      	bne.n	8000454 <__aeabi_dmul+0x234>
 8000448:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800044c:	bf1c      	itt	ne
 800044e:	4610      	movne	r0, r2
 8000450:	4619      	movne	r1, r3
 8000452:	d10a      	bne.n	800046a <__aeabi_dmul+0x24a>
 8000454:	ea81 0103 	eor.w	r1, r1, r3
 8000458:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800045c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000460:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000464:	f04f 0000 	mov.w	r0, #0
 8000468:	bd70      	pop	{r4, r5, r6, pc}
 800046a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800046e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000472:	bd70      	pop	{r4, r5, r6, pc}

08000474 <__aeabi_drsub>:
 8000474:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000478:	e002      	b.n	8000480 <__adddf3>
 800047a:	bf00      	nop

0800047c <__aeabi_dsub>:
 800047c:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000480 <__adddf3>:
 8000480:	b530      	push	{r4, r5, lr}
 8000482:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000486:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800048a:	ea94 0f05 	teq	r4, r5
 800048e:	bf08      	it	eq
 8000490:	ea90 0f02 	teqeq	r0, r2
 8000494:	bf1f      	itttt	ne
 8000496:	ea54 0c00 	orrsne.w	ip, r4, r0
 800049a:	ea55 0c02 	orrsne.w	ip, r5, r2
 800049e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80004a2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a6:	f000 80e2 	beq.w	800066e <__adddf3+0x1ee>
 80004aa:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80004ae:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80004b2:	bfb8      	it	lt
 80004b4:	426d      	neglt	r5, r5
 80004b6:	dd0c      	ble.n	80004d2 <__adddf3+0x52>
 80004b8:	442c      	add	r4, r5
 80004ba:	ea80 0202 	eor.w	r2, r0, r2
 80004be:	ea81 0303 	eor.w	r3, r1, r3
 80004c2:	ea82 0000 	eor.w	r0, r2, r0
 80004c6:	ea83 0101 	eor.w	r1, r3, r1
 80004ca:	ea80 0202 	eor.w	r2, r0, r2
 80004ce:	ea81 0303 	eor.w	r3, r1, r3
 80004d2:	2d36      	cmp	r5, #54	@ 0x36
 80004d4:	bf88      	it	hi
 80004d6:	bd30      	pophi	{r4, r5, pc}
 80004d8:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80004dc:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80004e0:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80004e4:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80004e8:	d002      	beq.n	80004f0 <__adddf3+0x70>
 80004ea:	4240      	negs	r0, r0
 80004ec:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004f0:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80004f4:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80004f8:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80004fc:	d002      	beq.n	8000504 <__adddf3+0x84>
 80004fe:	4252      	negs	r2, r2
 8000500:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000504:	ea94 0f05 	teq	r4, r5
 8000508:	f000 80a7 	beq.w	800065a <__adddf3+0x1da>
 800050c:	f1a4 0401 	sub.w	r4, r4, #1
 8000510:	f1d5 0e20 	rsbs	lr, r5, #32
 8000514:	db0d      	blt.n	8000532 <__adddf3+0xb2>
 8000516:	fa02 fc0e 	lsl.w	ip, r2, lr
 800051a:	fa22 f205 	lsr.w	r2, r2, r5
 800051e:	1880      	adds	r0, r0, r2
 8000520:	f141 0100 	adc.w	r1, r1, #0
 8000524:	fa03 f20e 	lsl.w	r2, r3, lr
 8000528:	1880      	adds	r0, r0, r2
 800052a:	fa43 f305 	asr.w	r3, r3, r5
 800052e:	4159      	adcs	r1, r3
 8000530:	e00e      	b.n	8000550 <__adddf3+0xd0>
 8000532:	f1a5 0520 	sub.w	r5, r5, #32
 8000536:	f10e 0e20 	add.w	lr, lr, #32
 800053a:	2a01      	cmp	r2, #1
 800053c:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000540:	bf28      	it	cs
 8000542:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000546:	fa43 f305 	asr.w	r3, r3, r5
 800054a:	18c0      	adds	r0, r0, r3
 800054c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000550:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000554:	d507      	bpl.n	8000566 <__adddf3+0xe6>
 8000556:	f04f 0e00 	mov.w	lr, #0
 800055a:	f1dc 0c00 	rsbs	ip, ip, #0
 800055e:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000562:	eb6e 0101 	sbc.w	r1, lr, r1
 8000566:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800056a:	d31b      	bcc.n	80005a4 <__adddf3+0x124>
 800056c:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000570:	d30c      	bcc.n	800058c <__adddf3+0x10c>
 8000572:	0849      	lsrs	r1, r1, #1
 8000574:	ea5f 0030 	movs.w	r0, r0, rrx
 8000578:	ea4f 0c3c 	mov.w	ip, ip, rrx
 800057c:	f104 0401 	add.w	r4, r4, #1
 8000580:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000584:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000588:	f080 809a 	bcs.w	80006c0 <__adddf3+0x240>
 800058c:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000590:	bf08      	it	eq
 8000592:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000596:	f150 0000 	adcs.w	r0, r0, #0
 800059a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800059e:	ea41 0105 	orr.w	r1, r1, r5
 80005a2:	bd30      	pop	{r4, r5, pc}
 80005a4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80005a8:	4140      	adcs	r0, r0
 80005aa:	eb41 0101 	adc.w	r1, r1, r1
 80005ae:	3c01      	subs	r4, #1
 80005b0:	bf28      	it	cs
 80005b2:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80005b6:	d2e9      	bcs.n	800058c <__adddf3+0x10c>
 80005b8:	f091 0f00 	teq	r1, #0
 80005bc:	bf04      	itt	eq
 80005be:	4601      	moveq	r1, r0
 80005c0:	2000      	moveq	r0, #0
 80005c2:	fab1 f381 	clz	r3, r1
 80005c6:	bf08      	it	eq
 80005c8:	3320      	addeq	r3, #32
 80005ca:	f1a3 030b 	sub.w	r3, r3, #11
 80005ce:	f1b3 0220 	subs.w	r2, r3, #32
 80005d2:	da0c      	bge.n	80005ee <__adddf3+0x16e>
 80005d4:	320c      	adds	r2, #12
 80005d6:	dd08      	ble.n	80005ea <__adddf3+0x16a>
 80005d8:	f102 0c14 	add.w	ip, r2, #20
 80005dc:	f1c2 020c 	rsb	r2, r2, #12
 80005e0:	fa01 f00c 	lsl.w	r0, r1, ip
 80005e4:	fa21 f102 	lsr.w	r1, r1, r2
 80005e8:	e00c      	b.n	8000604 <__adddf3+0x184>
 80005ea:	f102 0214 	add.w	r2, r2, #20
 80005ee:	bfd8      	it	le
 80005f0:	f1c2 0c20 	rsble	ip, r2, #32
 80005f4:	fa01 f102 	lsl.w	r1, r1, r2
 80005f8:	fa20 fc0c 	lsr.w	ip, r0, ip
 80005fc:	bfdc      	itt	le
 80005fe:	ea41 010c 	orrle.w	r1, r1, ip
 8000602:	4090      	lslle	r0, r2
 8000604:	1ae4      	subs	r4, r4, r3
 8000606:	bfa2      	ittt	ge
 8000608:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800060c:	4329      	orrge	r1, r5
 800060e:	bd30      	popge	{r4, r5, pc}
 8000610:	ea6f 0404 	mvn.w	r4, r4
 8000614:	3c1f      	subs	r4, #31
 8000616:	da1c      	bge.n	8000652 <__adddf3+0x1d2>
 8000618:	340c      	adds	r4, #12
 800061a:	dc0e      	bgt.n	800063a <__adddf3+0x1ba>
 800061c:	f104 0414 	add.w	r4, r4, #20
 8000620:	f1c4 0220 	rsb	r2, r4, #32
 8000624:	fa20 f004 	lsr.w	r0, r0, r4
 8000628:	fa01 f302 	lsl.w	r3, r1, r2
 800062c:	ea40 0003 	orr.w	r0, r0, r3
 8000630:	fa21 f304 	lsr.w	r3, r1, r4
 8000634:	ea45 0103 	orr.w	r1, r5, r3
 8000638:	bd30      	pop	{r4, r5, pc}
 800063a:	f1c4 040c 	rsb	r4, r4, #12
 800063e:	f1c4 0220 	rsb	r2, r4, #32
 8000642:	fa20 f002 	lsr.w	r0, r0, r2
 8000646:	fa01 f304 	lsl.w	r3, r1, r4
 800064a:	ea40 0003 	orr.w	r0, r0, r3
 800064e:	4629      	mov	r1, r5
 8000650:	bd30      	pop	{r4, r5, pc}
 8000652:	fa21 f004 	lsr.w	r0, r1, r4
 8000656:	4629      	mov	r1, r5
 8000658:	bd30      	pop	{r4, r5, pc}
 800065a:	f094 0f00 	teq	r4, #0
 800065e:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000662:	bf06      	itte	eq
 8000664:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000668:	3401      	addeq	r4, #1
 800066a:	3d01      	subne	r5, #1
 800066c:	e74e      	b.n	800050c <__adddf3+0x8c>
 800066e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000672:	bf18      	it	ne
 8000674:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000678:	d029      	beq.n	80006ce <__adddf3+0x24e>
 800067a:	ea94 0f05 	teq	r4, r5
 800067e:	bf08      	it	eq
 8000680:	ea90 0f02 	teqeq	r0, r2
 8000684:	d005      	beq.n	8000692 <__adddf3+0x212>
 8000686:	ea54 0c00 	orrs.w	ip, r4, r0
 800068a:	bf04      	itt	eq
 800068c:	4619      	moveq	r1, r3
 800068e:	4610      	moveq	r0, r2
 8000690:	bd30      	pop	{r4, r5, pc}
 8000692:	ea91 0f03 	teq	r1, r3
 8000696:	bf1e      	ittt	ne
 8000698:	2100      	movne	r1, #0
 800069a:	2000      	movne	r0, #0
 800069c:	bd30      	popne	{r4, r5, pc}
 800069e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80006a2:	d105      	bne.n	80006b0 <__adddf3+0x230>
 80006a4:	0040      	lsls	r0, r0, #1
 80006a6:	4149      	adcs	r1, r1
 80006a8:	bf28      	it	cs
 80006aa:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80006ae:	bd30      	pop	{r4, r5, pc}
 80006b0:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80006b4:	bf3c      	itt	cc
 80006b6:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80006ba:	bd30      	popcc	{r4, r5, pc}
 80006bc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80006c0:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80006c4:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80006c8:	f04f 0000 	mov.w	r0, #0
 80006cc:	bd30      	pop	{r4, r5, pc}
 80006ce:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80006d2:	bf1a      	itte	ne
 80006d4:	4619      	movne	r1, r3
 80006d6:	4610      	movne	r0, r2
 80006d8:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80006dc:	bf1c      	itt	ne
 80006de:	460b      	movne	r3, r1
 80006e0:	4602      	movne	r2, r0
 80006e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80006e6:	bf06      	itte	eq
 80006e8:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80006ec:	ea91 0f03 	teqeq	r1, r3
 80006f0:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80006f4:	bd30      	pop	{r4, r5, pc}
 80006f6:	bf00      	nop

080006f8 <__aeabi_ui2d>:
 80006f8:	f090 0f00 	teq	r0, #0
 80006fc:	bf04      	itt	eq
 80006fe:	2100      	moveq	r1, #0
 8000700:	4770      	bxeq	lr
 8000702:	b530      	push	{r4, r5, lr}
 8000704:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000708:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800070c:	f04f 0500 	mov.w	r5, #0
 8000710:	f04f 0100 	mov.w	r1, #0
 8000714:	e750      	b.n	80005b8 <__adddf3+0x138>
 8000716:	bf00      	nop

08000718 <__aeabi_i2d>:
 8000718:	f090 0f00 	teq	r0, #0
 800071c:	bf04      	itt	eq
 800071e:	2100      	moveq	r1, #0
 8000720:	4770      	bxeq	lr
 8000722:	b530      	push	{r4, r5, lr}
 8000724:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000728:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800072c:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000730:	bf48      	it	mi
 8000732:	4240      	negmi	r0, r0
 8000734:	f04f 0100 	mov.w	r1, #0
 8000738:	e73e      	b.n	80005b8 <__adddf3+0x138>
 800073a:	bf00      	nop

0800073c <__aeabi_f2d>:
 800073c:	0042      	lsls	r2, r0, #1
 800073e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000742:	ea4f 0131 	mov.w	r1, r1, rrx
 8000746:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800074a:	bf1f      	itttt	ne
 800074c:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000750:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000754:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000758:	4770      	bxne	lr
 800075a:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800075e:	bf08      	it	eq
 8000760:	4770      	bxeq	lr
 8000762:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000766:	bf04      	itt	eq
 8000768:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 800076c:	4770      	bxeq	lr
 800076e:	b530      	push	{r4, r5, lr}
 8000770:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000774:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000778:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	e71c      	b.n	80005b8 <__adddf3+0x138>
 800077e:	bf00      	nop

08000780 <__aeabi_ul2d>:
 8000780:	ea50 0201 	orrs.w	r2, r0, r1
 8000784:	bf08      	it	eq
 8000786:	4770      	bxeq	lr
 8000788:	b530      	push	{r4, r5, lr}
 800078a:	f04f 0500 	mov.w	r5, #0
 800078e:	e00a      	b.n	80007a6 <__aeabi_l2d+0x16>

08000790 <__aeabi_l2d>:
 8000790:	ea50 0201 	orrs.w	r2, r0, r1
 8000794:	bf08      	it	eq
 8000796:	4770      	bxeq	lr
 8000798:	b530      	push	{r4, r5, lr}
 800079a:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800079e:	d502      	bpl.n	80007a6 <__aeabi_l2d+0x16>
 80007a0:	4240      	negs	r0, r0
 80007a2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80007a6:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80007aa:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80007ae:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80007b2:	f43f aed8 	beq.w	8000566 <__adddf3+0xe6>
 80007b6:	f04f 0203 	mov.w	r2, #3
 80007ba:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80007be:	bf18      	it	ne
 80007c0:	3203      	addne	r2, #3
 80007c2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80007c6:	bf18      	it	ne
 80007c8:	3203      	addne	r2, #3
 80007ca:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80007ce:	f1c2 0320 	rsb	r3, r2, #32
 80007d2:	fa00 fc03 	lsl.w	ip, r0, r3
 80007d6:	fa20 f002 	lsr.w	r0, r0, r2
 80007da:	fa01 fe03 	lsl.w	lr, r1, r3
 80007de:	ea40 000e 	orr.w	r0, r0, lr
 80007e2:	fa21 f102 	lsr.w	r1, r1, r2
 80007e6:	4414      	add	r4, r2
 80007e8:	e6bd      	b.n	8000566 <__adddf3+0xe6>
 80007ea:	bf00      	nop

080007ec <__aeabi_d2uiz>:
 80007ec:	004a      	lsls	r2, r1, #1
 80007ee:	d211      	bcs.n	8000814 <__aeabi_d2uiz+0x28>
 80007f0:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 80007f4:	d211      	bcs.n	800081a <__aeabi_d2uiz+0x2e>
 80007f6:	d50d      	bpl.n	8000814 <__aeabi_d2uiz+0x28>
 80007f8:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 80007fc:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000800:	d40e      	bmi.n	8000820 <__aeabi_d2uiz+0x34>
 8000802:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000806:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800080a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800080e:	fa23 f002 	lsr.w	r0, r3, r2
 8000812:	4770      	bx	lr
 8000814:	f04f 0000 	mov.w	r0, #0
 8000818:	4770      	bx	lr
 800081a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800081e:	d102      	bne.n	8000826 <__aeabi_d2uiz+0x3a>
 8000820:	f04f 30ff 	mov.w	r0, #4294967295
 8000824:	4770      	bx	lr
 8000826:	f04f 0000 	mov.w	r0, #0
 800082a:	4770      	bx	lr

0800082c <__aeabi_uldivmod>:
 800082c:	b953      	cbnz	r3, 8000844 <__aeabi_uldivmod+0x18>
 800082e:	b94a      	cbnz	r2, 8000844 <__aeabi_uldivmod+0x18>
 8000830:	2900      	cmp	r1, #0
 8000832:	bf08      	it	eq
 8000834:	2800      	cmpeq	r0, #0
 8000836:	bf1c      	itt	ne
 8000838:	f04f 31ff 	movne.w	r1, #4294967295
 800083c:	f04f 30ff 	movne.w	r0, #4294967295
 8000840:	f000 b988 	b.w	8000b54 <__aeabi_idiv0>
 8000844:	f1ad 0c08 	sub.w	ip, sp, #8
 8000848:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800084c:	f000 f806 	bl	800085c <__udivmoddi4>
 8000850:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000854:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000858:	b004      	add	sp, #16
 800085a:	4770      	bx	lr

0800085c <__udivmoddi4>:
 800085c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000860:	9d08      	ldr	r5, [sp, #32]
 8000862:	468e      	mov	lr, r1
 8000864:	4604      	mov	r4, r0
 8000866:	4688      	mov	r8, r1
 8000868:	2b00      	cmp	r3, #0
 800086a:	d14a      	bne.n	8000902 <__udivmoddi4+0xa6>
 800086c:	428a      	cmp	r2, r1
 800086e:	4617      	mov	r7, r2
 8000870:	d962      	bls.n	8000938 <__udivmoddi4+0xdc>
 8000872:	fab2 f682 	clz	r6, r2
 8000876:	b14e      	cbz	r6, 800088c <__udivmoddi4+0x30>
 8000878:	f1c6 0320 	rsb	r3, r6, #32
 800087c:	fa01 f806 	lsl.w	r8, r1, r6
 8000880:	fa20 f303 	lsr.w	r3, r0, r3
 8000884:	40b7      	lsls	r7, r6
 8000886:	ea43 0808 	orr.w	r8, r3, r8
 800088a:	40b4      	lsls	r4, r6
 800088c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000890:	fa1f fc87 	uxth.w	ip, r7
 8000894:	fbb8 f1fe 	udiv	r1, r8, lr
 8000898:	0c23      	lsrs	r3, r4, #16
 800089a:	fb0e 8811 	mls	r8, lr, r1, r8
 800089e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80008a2:	fb01 f20c 	mul.w	r2, r1, ip
 80008a6:	429a      	cmp	r2, r3
 80008a8:	d909      	bls.n	80008be <__udivmoddi4+0x62>
 80008aa:	18fb      	adds	r3, r7, r3
 80008ac:	f101 30ff 	add.w	r0, r1, #4294967295
 80008b0:	f080 80ea 	bcs.w	8000a88 <__udivmoddi4+0x22c>
 80008b4:	429a      	cmp	r2, r3
 80008b6:	f240 80e7 	bls.w	8000a88 <__udivmoddi4+0x22c>
 80008ba:	3902      	subs	r1, #2
 80008bc:	443b      	add	r3, r7
 80008be:	1a9a      	subs	r2, r3, r2
 80008c0:	b2a3      	uxth	r3, r4
 80008c2:	fbb2 f0fe 	udiv	r0, r2, lr
 80008c6:	fb0e 2210 	mls	r2, lr, r0, r2
 80008ca:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80008ce:	fb00 fc0c 	mul.w	ip, r0, ip
 80008d2:	459c      	cmp	ip, r3
 80008d4:	d909      	bls.n	80008ea <__udivmoddi4+0x8e>
 80008d6:	18fb      	adds	r3, r7, r3
 80008d8:	f100 32ff 	add.w	r2, r0, #4294967295
 80008dc:	f080 80d6 	bcs.w	8000a8c <__udivmoddi4+0x230>
 80008e0:	459c      	cmp	ip, r3
 80008e2:	f240 80d3 	bls.w	8000a8c <__udivmoddi4+0x230>
 80008e6:	443b      	add	r3, r7
 80008e8:	3802      	subs	r0, #2
 80008ea:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80008ee:	eba3 030c 	sub.w	r3, r3, ip
 80008f2:	2100      	movs	r1, #0
 80008f4:	b11d      	cbz	r5, 80008fe <__udivmoddi4+0xa2>
 80008f6:	40f3      	lsrs	r3, r6
 80008f8:	2200      	movs	r2, #0
 80008fa:	e9c5 3200 	strd	r3, r2, [r5]
 80008fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000902:	428b      	cmp	r3, r1
 8000904:	d905      	bls.n	8000912 <__udivmoddi4+0xb6>
 8000906:	b10d      	cbz	r5, 800090c <__udivmoddi4+0xb0>
 8000908:	e9c5 0100 	strd	r0, r1, [r5]
 800090c:	2100      	movs	r1, #0
 800090e:	4608      	mov	r0, r1
 8000910:	e7f5      	b.n	80008fe <__udivmoddi4+0xa2>
 8000912:	fab3 f183 	clz	r1, r3
 8000916:	2900      	cmp	r1, #0
 8000918:	d146      	bne.n	80009a8 <__udivmoddi4+0x14c>
 800091a:	4573      	cmp	r3, lr
 800091c:	d302      	bcc.n	8000924 <__udivmoddi4+0xc8>
 800091e:	4282      	cmp	r2, r0
 8000920:	f200 8105 	bhi.w	8000b2e <__udivmoddi4+0x2d2>
 8000924:	1a84      	subs	r4, r0, r2
 8000926:	eb6e 0203 	sbc.w	r2, lr, r3
 800092a:	2001      	movs	r0, #1
 800092c:	4690      	mov	r8, r2
 800092e:	2d00      	cmp	r5, #0
 8000930:	d0e5      	beq.n	80008fe <__udivmoddi4+0xa2>
 8000932:	e9c5 4800 	strd	r4, r8, [r5]
 8000936:	e7e2      	b.n	80008fe <__udivmoddi4+0xa2>
 8000938:	2a00      	cmp	r2, #0
 800093a:	f000 8090 	beq.w	8000a5e <__udivmoddi4+0x202>
 800093e:	fab2 f682 	clz	r6, r2
 8000942:	2e00      	cmp	r6, #0
 8000944:	f040 80a4 	bne.w	8000a90 <__udivmoddi4+0x234>
 8000948:	1a8a      	subs	r2, r1, r2
 800094a:	0c03      	lsrs	r3, r0, #16
 800094c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000950:	b280      	uxth	r0, r0
 8000952:	b2bc      	uxth	r4, r7
 8000954:	2101      	movs	r1, #1
 8000956:	fbb2 fcfe 	udiv	ip, r2, lr
 800095a:	fb0e 221c 	mls	r2, lr, ip, r2
 800095e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000962:	fb04 f20c 	mul.w	r2, r4, ip
 8000966:	429a      	cmp	r2, r3
 8000968:	d907      	bls.n	800097a <__udivmoddi4+0x11e>
 800096a:	18fb      	adds	r3, r7, r3
 800096c:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000970:	d202      	bcs.n	8000978 <__udivmoddi4+0x11c>
 8000972:	429a      	cmp	r2, r3
 8000974:	f200 80e0 	bhi.w	8000b38 <__udivmoddi4+0x2dc>
 8000978:	46c4      	mov	ip, r8
 800097a:	1a9b      	subs	r3, r3, r2
 800097c:	fbb3 f2fe 	udiv	r2, r3, lr
 8000980:	fb0e 3312 	mls	r3, lr, r2, r3
 8000984:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000988:	fb02 f404 	mul.w	r4, r2, r4
 800098c:	429c      	cmp	r4, r3
 800098e:	d907      	bls.n	80009a0 <__udivmoddi4+0x144>
 8000990:	18fb      	adds	r3, r7, r3
 8000992:	f102 30ff 	add.w	r0, r2, #4294967295
 8000996:	d202      	bcs.n	800099e <__udivmoddi4+0x142>
 8000998:	429c      	cmp	r4, r3
 800099a:	f200 80ca 	bhi.w	8000b32 <__udivmoddi4+0x2d6>
 800099e:	4602      	mov	r2, r0
 80009a0:	1b1b      	subs	r3, r3, r4
 80009a2:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80009a6:	e7a5      	b.n	80008f4 <__udivmoddi4+0x98>
 80009a8:	f1c1 0620 	rsb	r6, r1, #32
 80009ac:	408b      	lsls	r3, r1
 80009ae:	fa22 f706 	lsr.w	r7, r2, r6
 80009b2:	431f      	orrs	r7, r3
 80009b4:	fa0e f401 	lsl.w	r4, lr, r1
 80009b8:	fa20 f306 	lsr.w	r3, r0, r6
 80009bc:	fa2e fe06 	lsr.w	lr, lr, r6
 80009c0:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80009c4:	4323      	orrs	r3, r4
 80009c6:	fa00 f801 	lsl.w	r8, r0, r1
 80009ca:	fa1f fc87 	uxth.w	ip, r7
 80009ce:	fbbe f0f9 	udiv	r0, lr, r9
 80009d2:	0c1c      	lsrs	r4, r3, #16
 80009d4:	fb09 ee10 	mls	lr, r9, r0, lr
 80009d8:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80009dc:	fb00 fe0c 	mul.w	lr, r0, ip
 80009e0:	45a6      	cmp	lr, r4
 80009e2:	fa02 f201 	lsl.w	r2, r2, r1
 80009e6:	d909      	bls.n	80009fc <__udivmoddi4+0x1a0>
 80009e8:	193c      	adds	r4, r7, r4
 80009ea:	f100 3aff 	add.w	sl, r0, #4294967295
 80009ee:	f080 809c 	bcs.w	8000b2a <__udivmoddi4+0x2ce>
 80009f2:	45a6      	cmp	lr, r4
 80009f4:	f240 8099 	bls.w	8000b2a <__udivmoddi4+0x2ce>
 80009f8:	3802      	subs	r0, #2
 80009fa:	443c      	add	r4, r7
 80009fc:	eba4 040e 	sub.w	r4, r4, lr
 8000a00:	fa1f fe83 	uxth.w	lr, r3
 8000a04:	fbb4 f3f9 	udiv	r3, r4, r9
 8000a08:	fb09 4413 	mls	r4, r9, r3, r4
 8000a0c:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000a10:	fb03 fc0c 	mul.w	ip, r3, ip
 8000a14:	45a4      	cmp	ip, r4
 8000a16:	d908      	bls.n	8000a2a <__udivmoddi4+0x1ce>
 8000a18:	193c      	adds	r4, r7, r4
 8000a1a:	f103 3eff 	add.w	lr, r3, #4294967295
 8000a1e:	f080 8082 	bcs.w	8000b26 <__udivmoddi4+0x2ca>
 8000a22:	45a4      	cmp	ip, r4
 8000a24:	d97f      	bls.n	8000b26 <__udivmoddi4+0x2ca>
 8000a26:	3b02      	subs	r3, #2
 8000a28:	443c      	add	r4, r7
 8000a2a:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000a2e:	eba4 040c 	sub.w	r4, r4, ip
 8000a32:	fba0 ec02 	umull	lr, ip, r0, r2
 8000a36:	4564      	cmp	r4, ip
 8000a38:	4673      	mov	r3, lr
 8000a3a:	46e1      	mov	r9, ip
 8000a3c:	d362      	bcc.n	8000b04 <__udivmoddi4+0x2a8>
 8000a3e:	d05f      	beq.n	8000b00 <__udivmoddi4+0x2a4>
 8000a40:	b15d      	cbz	r5, 8000a5a <__udivmoddi4+0x1fe>
 8000a42:	ebb8 0203 	subs.w	r2, r8, r3
 8000a46:	eb64 0409 	sbc.w	r4, r4, r9
 8000a4a:	fa04 f606 	lsl.w	r6, r4, r6
 8000a4e:	fa22 f301 	lsr.w	r3, r2, r1
 8000a52:	431e      	orrs	r6, r3
 8000a54:	40cc      	lsrs	r4, r1
 8000a56:	e9c5 6400 	strd	r6, r4, [r5]
 8000a5a:	2100      	movs	r1, #0
 8000a5c:	e74f      	b.n	80008fe <__udivmoddi4+0xa2>
 8000a5e:	fbb1 fcf2 	udiv	ip, r1, r2
 8000a62:	0c01      	lsrs	r1, r0, #16
 8000a64:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000a68:	b280      	uxth	r0, r0
 8000a6a:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000a6e:	463b      	mov	r3, r7
 8000a70:	4638      	mov	r0, r7
 8000a72:	463c      	mov	r4, r7
 8000a74:	46b8      	mov	r8, r7
 8000a76:	46be      	mov	lr, r7
 8000a78:	2620      	movs	r6, #32
 8000a7a:	fbb1 f1f7 	udiv	r1, r1, r7
 8000a7e:	eba2 0208 	sub.w	r2, r2, r8
 8000a82:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000a86:	e766      	b.n	8000956 <__udivmoddi4+0xfa>
 8000a88:	4601      	mov	r1, r0
 8000a8a:	e718      	b.n	80008be <__udivmoddi4+0x62>
 8000a8c:	4610      	mov	r0, r2
 8000a8e:	e72c      	b.n	80008ea <__udivmoddi4+0x8e>
 8000a90:	f1c6 0220 	rsb	r2, r6, #32
 8000a94:	fa2e f302 	lsr.w	r3, lr, r2
 8000a98:	40b7      	lsls	r7, r6
 8000a9a:	40b1      	lsls	r1, r6
 8000a9c:	fa20 f202 	lsr.w	r2, r0, r2
 8000aa0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000aa4:	430a      	orrs	r2, r1
 8000aa6:	fbb3 f8fe 	udiv	r8, r3, lr
 8000aaa:	b2bc      	uxth	r4, r7
 8000aac:	fb0e 3318 	mls	r3, lr, r8, r3
 8000ab0:	0c11      	lsrs	r1, r2, #16
 8000ab2:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ab6:	fb08 f904 	mul.w	r9, r8, r4
 8000aba:	40b0      	lsls	r0, r6
 8000abc:	4589      	cmp	r9, r1
 8000abe:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000ac2:	b280      	uxth	r0, r0
 8000ac4:	d93e      	bls.n	8000b44 <__udivmoddi4+0x2e8>
 8000ac6:	1879      	adds	r1, r7, r1
 8000ac8:	f108 3cff 	add.w	ip, r8, #4294967295
 8000acc:	d201      	bcs.n	8000ad2 <__udivmoddi4+0x276>
 8000ace:	4589      	cmp	r9, r1
 8000ad0:	d81f      	bhi.n	8000b12 <__udivmoddi4+0x2b6>
 8000ad2:	eba1 0109 	sub.w	r1, r1, r9
 8000ad6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ada:	fb09 f804 	mul.w	r8, r9, r4
 8000ade:	fb0e 1119 	mls	r1, lr, r9, r1
 8000ae2:	b292      	uxth	r2, r2
 8000ae4:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ae8:	4542      	cmp	r2, r8
 8000aea:	d229      	bcs.n	8000b40 <__udivmoddi4+0x2e4>
 8000aec:	18ba      	adds	r2, r7, r2
 8000aee:	f109 31ff 	add.w	r1, r9, #4294967295
 8000af2:	d2c4      	bcs.n	8000a7e <__udivmoddi4+0x222>
 8000af4:	4542      	cmp	r2, r8
 8000af6:	d2c2      	bcs.n	8000a7e <__udivmoddi4+0x222>
 8000af8:	f1a9 0102 	sub.w	r1, r9, #2
 8000afc:	443a      	add	r2, r7
 8000afe:	e7be      	b.n	8000a7e <__udivmoddi4+0x222>
 8000b00:	45f0      	cmp	r8, lr
 8000b02:	d29d      	bcs.n	8000a40 <__udivmoddi4+0x1e4>
 8000b04:	ebbe 0302 	subs.w	r3, lr, r2
 8000b08:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000b0c:	3801      	subs	r0, #1
 8000b0e:	46e1      	mov	r9, ip
 8000b10:	e796      	b.n	8000a40 <__udivmoddi4+0x1e4>
 8000b12:	eba7 0909 	sub.w	r9, r7, r9
 8000b16:	4449      	add	r1, r9
 8000b18:	f1a8 0c02 	sub.w	ip, r8, #2
 8000b1c:	fbb1 f9fe 	udiv	r9, r1, lr
 8000b20:	fb09 f804 	mul.w	r8, r9, r4
 8000b24:	e7db      	b.n	8000ade <__udivmoddi4+0x282>
 8000b26:	4673      	mov	r3, lr
 8000b28:	e77f      	b.n	8000a2a <__udivmoddi4+0x1ce>
 8000b2a:	4650      	mov	r0, sl
 8000b2c:	e766      	b.n	80009fc <__udivmoddi4+0x1a0>
 8000b2e:	4608      	mov	r0, r1
 8000b30:	e6fd      	b.n	800092e <__udivmoddi4+0xd2>
 8000b32:	443b      	add	r3, r7
 8000b34:	3a02      	subs	r2, #2
 8000b36:	e733      	b.n	80009a0 <__udivmoddi4+0x144>
 8000b38:	f1ac 0c02 	sub.w	ip, ip, #2
 8000b3c:	443b      	add	r3, r7
 8000b3e:	e71c      	b.n	800097a <__udivmoddi4+0x11e>
 8000b40:	4649      	mov	r1, r9
 8000b42:	e79c      	b.n	8000a7e <__udivmoddi4+0x222>
 8000b44:	eba1 0109 	sub.w	r1, r1, r9
 8000b48:	46c4      	mov	ip, r8
 8000b4a:	fbb1 f9fe 	udiv	r9, r1, lr
 8000b4e:	fb09 f804 	mul.w	r8, r9, r4
 8000b52:	e7c4      	b.n	8000ade <__udivmoddi4+0x282>

08000b54 <__aeabi_idiv0>:
 8000b54:	4770      	bx	lr
 8000b56:	bf00      	nop

08000b58 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000b58:	b580      	push	{r7, lr}
 8000b5a:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000b5c:	4a0c      	ldr	r2, [pc, #48]	@ (8000b90 <MX_FREERTOS_Init+0x38>)
 8000b5e:	2100      	movs	r1, #0
 8000b60:	480c      	ldr	r0, [pc, #48]	@ (8000b94 <MX_FREERTOS_Init+0x3c>)
 8000b62:	f005 feb1 	bl	80068c8 <osThreadNew>
 8000b66:	4603      	mov	r3, r0
 8000b68:	4a0b      	ldr	r2, [pc, #44]	@ (8000b98 <MX_FREERTOS_Init+0x40>)
 8000b6a:	6013      	str	r3, [r2, #0]

  /* creation of LcdTask */
  LcdTaskHandle = osThreadNew(StartLcdTask, NULL, &LcdTask_attributes);
 8000b6c:	4a0b      	ldr	r2, [pc, #44]	@ (8000b9c <MX_FREERTOS_Init+0x44>)
 8000b6e:	2100      	movs	r1, #0
 8000b70:	480b      	ldr	r0, [pc, #44]	@ (8000ba0 <MX_FREERTOS_Init+0x48>)
 8000b72:	f005 fea9 	bl	80068c8 <osThreadNew>
 8000b76:	4603      	mov	r3, r0
 8000b78:	4a0a      	ldr	r2, [pc, #40]	@ (8000ba4 <MX_FREERTOS_Init+0x4c>)
 8000b7a:	6013      	str	r3, [r2, #0]

  /* creation of SpkTask */
  SpkTaskHandle = osThreadNew(StartSpkTask, NULL, &SpkTask_attributes);
 8000b7c:	4a0a      	ldr	r2, [pc, #40]	@ (8000ba8 <MX_FREERTOS_Init+0x50>)
 8000b7e:	2100      	movs	r1, #0
 8000b80:	480a      	ldr	r0, [pc, #40]	@ (8000bac <MX_FREERTOS_Init+0x54>)
 8000b82:	f005 fea1 	bl	80068c8 <osThreadNew>
 8000b86:	4603      	mov	r3, r0
 8000b88:	4a09      	ldr	r2, [pc, #36]	@ (8000bb0 <MX_FREERTOS_Init+0x58>)
 8000b8a:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8000b8c:	bf00      	nop
 8000b8e:	bd80      	pop	{r7, pc}
 8000b90:	0800a63c 	.word	0x0800a63c
 8000b94:	08000bb5 	.word	0x08000bb5
 8000b98:	20000114 	.word	0x20000114
 8000b9c:	0800a660 	.word	0x0800a660
 8000ba0:	0800a131 	.word	0x0800a131
 8000ba4:	20000118 	.word	0x20000118
 8000ba8:	0800a684 	.word	0x0800a684
 8000bac:	0800a335 	.word	0x0800a335
 8000bb0:	2000011c 	.word	0x2000011c

08000bb4 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
__weak void StartDefaultTask(void *argument)
{
 8000bb4:	b580      	push	{r7, lr}
 8000bb6:	b082      	sub	sp, #8
 8000bb8:	af00      	add	r7, sp, #0
 8000bba:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000bbc:	2001      	movs	r0, #1
 8000bbe:	f005 ff15 	bl	80069ec <osDelay>
 8000bc2:	e7fb      	b.n	8000bbc <StartDefaultTask+0x8>

08000bc4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000bc4:	b580      	push	{r7, lr}
 8000bc6:	b082      	sub	sp, #8
 8000bc8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8000bca:	4b1a      	ldr	r3, [pc, #104]	@ (8000c34 <MX_DMA_Init+0x70>)
 8000bcc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000bce:	4a19      	ldr	r2, [pc, #100]	@ (8000c34 <MX_DMA_Init+0x70>)
 8000bd0:	f043 0304 	orr.w	r3, r3, #4
 8000bd4:	6493      	str	r3, [r2, #72]	@ 0x48
 8000bd6:	4b17      	ldr	r3, [pc, #92]	@ (8000c34 <MX_DMA_Init+0x70>)
 8000bd8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000bda:	f003 0304 	and.w	r3, r3, #4
 8000bde:	607b      	str	r3, [r7, #4]
 8000be0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000be2:	4b14      	ldr	r3, [pc, #80]	@ (8000c34 <MX_DMA_Init+0x70>)
 8000be4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000be6:	4a13      	ldr	r2, [pc, #76]	@ (8000c34 <MX_DMA_Init+0x70>)
 8000be8:	f043 0301 	orr.w	r3, r3, #1
 8000bec:	6493      	str	r3, [r2, #72]	@ 0x48
 8000bee:	4b11      	ldr	r3, [pc, #68]	@ (8000c34 <MX_DMA_Init+0x70>)
 8000bf0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000bf2:	f003 0301 	and.w	r3, r3, #1
 8000bf6:	603b      	str	r3, [r7, #0]
 8000bf8:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 5, 0);
 8000bfa:	2200      	movs	r2, #0
 8000bfc:	2105      	movs	r1, #5
 8000bfe:	200b      	movs	r0, #11
 8000c00:	f001 f816 	bl	8001c30 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000c04:	200b      	movs	r0, #11
 8000c06:	f001 f82d 	bl	8001c64 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 5, 0);
 8000c0a:	2200      	movs	r2, #0
 8000c0c:	2105      	movs	r1, #5
 8000c0e:	200c      	movs	r0, #12
 8000c10:	f001 f80e 	bl	8001c30 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8000c14:	200c      	movs	r0, #12
 8000c16:	f001 f825 	bl	8001c64 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 5, 0);
 8000c1a:	2200      	movs	r2, #0
 8000c1c:	2105      	movs	r1, #5
 8000c1e:	200d      	movs	r0, #13
 8000c20:	f001 f806 	bl	8001c30 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8000c24:	200d      	movs	r0, #13
 8000c26:	f001 f81d 	bl	8001c64 <HAL_NVIC_EnableIRQ>

}
 8000c2a:	bf00      	nop
 8000c2c:	3708      	adds	r7, #8
 8000c2e:	46bd      	mov	sp, r7
 8000c30:	bd80      	pop	{r7, pc}
 8000c32:	bf00      	nop
 8000c34:	40021000 	.word	0x40021000

08000c38 <MX_FDCAN1_Init>:

FDCAN_HandleTypeDef hfdcan1;

/* FDCAN1 init function */
void MX_FDCAN1_Init(void)
{
 8000c38:	b580      	push	{r7, lr}
 8000c3a:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 8000c3c:	4b1f      	ldr	r3, [pc, #124]	@ (8000cbc <MX_FDCAN1_Init+0x84>)
 8000c3e:	4a20      	ldr	r2, [pc, #128]	@ (8000cc0 <MX_FDCAN1_Init+0x88>)
 8000c40:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 8000c42:	4b1e      	ldr	r3, [pc, #120]	@ (8000cbc <MX_FDCAN1_Init+0x84>)
 8000c44:	2200      	movs	r2, #0
 8000c46:	605a      	str	r2, [r3, #4]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8000c48:	4b1c      	ldr	r3, [pc, #112]	@ (8000cbc <MX_FDCAN1_Init+0x84>)
 8000c4a:	2200      	movs	r2, #0
 8000c4c:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 8000c4e:	4b1b      	ldr	r3, [pc, #108]	@ (8000cbc <MX_FDCAN1_Init+0x84>)
 8000c50:	2200      	movs	r2, #0
 8000c52:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 8000c54:	4b19      	ldr	r3, [pc, #100]	@ (8000cbc <MX_FDCAN1_Init+0x84>)
 8000c56:	2200      	movs	r2, #0
 8000c58:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 8000c5a:	4b18      	ldr	r3, [pc, #96]	@ (8000cbc <MX_FDCAN1_Init+0x84>)
 8000c5c:	2200      	movs	r2, #0
 8000c5e:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 8000c60:	4b16      	ldr	r3, [pc, #88]	@ (8000cbc <MX_FDCAN1_Init+0x84>)
 8000c62:	2200      	movs	r2, #0
 8000c64:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 20;
 8000c66:	4b15      	ldr	r3, [pc, #84]	@ (8000cbc <MX_FDCAN1_Init+0x84>)
 8000c68:	2214      	movs	r2, #20
 8000c6a:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 1;
 8000c6c:	4b13      	ldr	r3, [pc, #76]	@ (8000cbc <MX_FDCAN1_Init+0x84>)
 8000c6e:	2201      	movs	r2, #1
 8000c70:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 14;
 8000c72:	4b12      	ldr	r3, [pc, #72]	@ (8000cbc <MX_FDCAN1_Init+0x84>)
 8000c74:	220e      	movs	r2, #14
 8000c76:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 2;
 8000c78:	4b10      	ldr	r3, [pc, #64]	@ (8000cbc <MX_FDCAN1_Init+0x84>)
 8000c7a:	2202      	movs	r2, #2
 8000c7c:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 2;
 8000c7e:	4b0f      	ldr	r3, [pc, #60]	@ (8000cbc <MX_FDCAN1_Init+0x84>)
 8000c80:	2202      	movs	r2, #2
 8000c82:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 8000c84:	4b0d      	ldr	r3, [pc, #52]	@ (8000cbc <MX_FDCAN1_Init+0x84>)
 8000c86:	2201      	movs	r2, #1
 8000c88:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 14;
 8000c8a:	4b0c      	ldr	r3, [pc, #48]	@ (8000cbc <MX_FDCAN1_Init+0x84>)
 8000c8c:	220e      	movs	r2, #14
 8000c8e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 2;
 8000c90:	4b0a      	ldr	r3, [pc, #40]	@ (8000cbc <MX_FDCAN1_Init+0x84>)
 8000c92:	2202      	movs	r2, #2
 8000c94:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.StdFiltersNbr = FDCAN_STD_FILTER_NBR;
 8000c96:	4b09      	ldr	r3, [pc, #36]	@ (8000cbc <MX_FDCAN1_Init+0x84>)
 8000c98:	2202      	movs	r2, #2
 8000c9a:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.ExtFiltersNbr = 0;
 8000c9c:	4b07      	ldr	r3, [pc, #28]	@ (8000cbc <MX_FDCAN1_Init+0x84>)
 8000c9e:	2200      	movs	r2, #0
 8000ca0:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8000ca2:	4b06      	ldr	r3, [pc, #24]	@ (8000cbc <MX_FDCAN1_Init+0x84>)
 8000ca4:	2200      	movs	r2, #0
 8000ca6:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 8000ca8:	4804      	ldr	r0, [pc, #16]	@ (8000cbc <MX_FDCAN1_Init+0x84>)
 8000caa:	f001 fb25 	bl	80022f8 <HAL_FDCAN_Init>
 8000cae:	4603      	mov	r3, r0
 8000cb0:	2b00      	cmp	r3, #0
 8000cb2:	d001      	beq.n	8000cb8 <MX_FDCAN1_Init+0x80>
  {
    Error_Handler();
 8000cb4:	f000 f9be 	bl	8001034 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 8000cb8:	bf00      	nop
 8000cba:	bd80      	pop	{r7, pc}
 8000cbc:	20000120 	.word	0x20000120
 8000cc0:	40006400 	.word	0x40006400

08000cc4 <HAL_FDCAN_MspInit>:

void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* fdcanHandle)
{
 8000cc4:	b580      	push	{r7, lr}
 8000cc6:	b09a      	sub	sp, #104	@ 0x68
 8000cc8:	af00      	add	r7, sp, #0
 8000cca:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ccc:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000cd0:	2200      	movs	r2, #0
 8000cd2:	601a      	str	r2, [r3, #0]
 8000cd4:	605a      	str	r2, [r3, #4]
 8000cd6:	609a      	str	r2, [r3, #8]
 8000cd8:	60da      	str	r2, [r3, #12]
 8000cda:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000cdc:	f107 0310 	add.w	r3, r7, #16
 8000ce0:	2244      	movs	r2, #68	@ 0x44
 8000ce2:	2100      	movs	r1, #0
 8000ce4:	4618      	mov	r0, r3
 8000ce6:	f009 fb89 	bl	800a3fc <memset>
  if(fdcanHandle->Instance==FDCAN1)
 8000cea:	687b      	ldr	r3, [r7, #4]
 8000cec:	681b      	ldr	r3, [r3, #0]
 8000cee:	4a28      	ldr	r2, [pc, #160]	@ (8000d90 <HAL_FDCAN_MspInit+0xcc>)
 8000cf0:	4293      	cmp	r3, r2
 8000cf2:	d149      	bne.n	8000d88 <HAL_FDCAN_MspInit+0xc4>

  /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8000cf4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000cf8:	613b      	str	r3, [r7, #16]
    PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PCLK1;
 8000cfa:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8000cfe:	643b      	str	r3, [r7, #64]	@ 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000d00:	f107 0310 	add.w	r3, r7, #16
 8000d04:	4618      	mov	r0, r3
 8000d06:	f002 fe15 	bl	8003934 <HAL_RCCEx_PeriphCLKConfig>
 8000d0a:	4603      	mov	r3, r0
 8000d0c:	2b00      	cmp	r3, #0
 8000d0e:	d001      	beq.n	8000d14 <HAL_FDCAN_MspInit+0x50>
    {
      Error_Handler();
 8000d10:	f000 f990 	bl	8001034 <Error_Handler>
    }

    /* FDCAN1 clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8000d14:	4b1f      	ldr	r3, [pc, #124]	@ (8000d94 <HAL_FDCAN_MspInit+0xd0>)
 8000d16:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000d18:	4a1e      	ldr	r2, [pc, #120]	@ (8000d94 <HAL_FDCAN_MspInit+0xd0>)
 8000d1a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000d1e:	6593      	str	r3, [r2, #88]	@ 0x58
 8000d20:	4b1c      	ldr	r3, [pc, #112]	@ (8000d94 <HAL_FDCAN_MspInit+0xd0>)
 8000d22:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000d24:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000d28:	60fb      	str	r3, [r7, #12]
 8000d2a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d2c:	4b19      	ldr	r3, [pc, #100]	@ (8000d94 <HAL_FDCAN_MspInit+0xd0>)
 8000d2e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d30:	4a18      	ldr	r2, [pc, #96]	@ (8000d94 <HAL_FDCAN_MspInit+0xd0>)
 8000d32:	f043 0301 	orr.w	r3, r3, #1
 8000d36:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000d38:	4b16      	ldr	r3, [pc, #88]	@ (8000d94 <HAL_FDCAN_MspInit+0xd0>)
 8000d3a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d3c:	f003 0301 	and.w	r3, r3, #1
 8000d40:	60bb      	str	r3, [r7, #8]
 8000d42:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN1 GPIO Configuration
    PA11     ------> FDCAN1_RX
    PA12     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8000d44:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8000d48:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d4a:	2302      	movs	r3, #2
 8000d4c:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d4e:	2300      	movs	r3, #0
 8000d50:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d52:	2300      	movs	r3, #0
 8000d54:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8000d56:	2309      	movs	r3, #9
 8000d58:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d5a:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000d5e:	4619      	mov	r1, r3
 8000d60:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000d64:	f001 fe20 	bl	80029a8 <HAL_GPIO_Init>

    /* FDCAN1 interrupt Init */
    HAL_NVIC_SetPriority(FDCAN1_IT0_IRQn, 5, 0);
 8000d68:	2200      	movs	r2, #0
 8000d6a:	2105      	movs	r1, #5
 8000d6c:	2015      	movs	r0, #21
 8000d6e:	f000 ff5f 	bl	8001c30 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT0_IRQn);
 8000d72:	2015      	movs	r0, #21
 8000d74:	f000 ff76 	bl	8001c64 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(FDCAN1_IT1_IRQn, 5, 0);
 8000d78:	2200      	movs	r2, #0
 8000d7a:	2105      	movs	r1, #5
 8000d7c:	2016      	movs	r0, #22
 8000d7e:	f000 ff57 	bl	8001c30 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT1_IRQn);
 8000d82:	2016      	movs	r0, #22
 8000d84:	f000 ff6e 	bl	8001c64 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN FDCAN1_MspInit 1 */

  /* USER CODE END FDCAN1_MspInit 1 */
  }
}
 8000d88:	bf00      	nop
 8000d8a:	3768      	adds	r7, #104	@ 0x68
 8000d8c:	46bd      	mov	sp, r7
 8000d8e:	bd80      	pop	{r7, pc}
 8000d90:	40006400 	.word	0x40006400
 8000d94:	40021000 	.word	0x40021000

08000d98 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000d98:	b580      	push	{r7, lr}
 8000d9a:	b08a      	sub	sp, #40	@ 0x28
 8000d9c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d9e:	f107 0314 	add.w	r3, r7, #20
 8000da2:	2200      	movs	r2, #0
 8000da4:	601a      	str	r2, [r3, #0]
 8000da6:	605a      	str	r2, [r3, #4]
 8000da8:	609a      	str	r2, [r3, #8]
 8000daa:	60da      	str	r2, [r3, #12]
 8000dac:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000dae:	4b50      	ldr	r3, [pc, #320]	@ (8000ef0 <MX_GPIO_Init+0x158>)
 8000db0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000db2:	4a4f      	ldr	r2, [pc, #316]	@ (8000ef0 <MX_GPIO_Init+0x158>)
 8000db4:	f043 0304 	orr.w	r3, r3, #4
 8000db8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000dba:	4b4d      	ldr	r3, [pc, #308]	@ (8000ef0 <MX_GPIO_Init+0x158>)
 8000dbc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000dbe:	f003 0304 	and.w	r3, r3, #4
 8000dc2:	613b      	str	r3, [r7, #16]
 8000dc4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000dc6:	4b4a      	ldr	r3, [pc, #296]	@ (8000ef0 <MX_GPIO_Init+0x158>)
 8000dc8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000dca:	4a49      	ldr	r2, [pc, #292]	@ (8000ef0 <MX_GPIO_Init+0x158>)
 8000dcc:	f043 0320 	orr.w	r3, r3, #32
 8000dd0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000dd2:	4b47      	ldr	r3, [pc, #284]	@ (8000ef0 <MX_GPIO_Init+0x158>)
 8000dd4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000dd6:	f003 0320 	and.w	r3, r3, #32
 8000dda:	60fb      	str	r3, [r7, #12]
 8000ddc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000dde:	4b44      	ldr	r3, [pc, #272]	@ (8000ef0 <MX_GPIO_Init+0x158>)
 8000de0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000de2:	4a43      	ldr	r2, [pc, #268]	@ (8000ef0 <MX_GPIO_Init+0x158>)
 8000de4:	f043 0302 	orr.w	r3, r3, #2
 8000de8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000dea:	4b41      	ldr	r3, [pc, #260]	@ (8000ef0 <MX_GPIO_Init+0x158>)
 8000dec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000dee:	f003 0302 	and.w	r3, r3, #2
 8000df2:	60bb      	str	r3, [r7, #8]
 8000df4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000df6:	4b3e      	ldr	r3, [pc, #248]	@ (8000ef0 <MX_GPIO_Init+0x158>)
 8000df8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000dfa:	4a3d      	ldr	r2, [pc, #244]	@ (8000ef0 <MX_GPIO_Init+0x158>)
 8000dfc:	f043 0301 	orr.w	r3, r3, #1
 8000e00:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000e02:	4b3b      	ldr	r3, [pc, #236]	@ (8000ef0 <MX_GPIO_Init+0x158>)
 8000e04:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e06:	f003 0301 	and.w	r3, r3, #1
 8000e0a:	607b      	str	r3, [r7, #4]
 8000e0c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000e0e:	4b38      	ldr	r3, [pc, #224]	@ (8000ef0 <MX_GPIO_Init+0x158>)
 8000e10:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e12:	4a37      	ldr	r2, [pc, #220]	@ (8000ef0 <MX_GPIO_Init+0x158>)
 8000e14:	f043 0308 	orr.w	r3, r3, #8
 8000e18:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000e1a:	4b35      	ldr	r3, [pc, #212]	@ (8000ef0 <MX_GPIO_Init+0x158>)
 8000e1c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e1e:	f003 0308 	and.w	r3, r3, #8
 8000e22:	603b      	str	r3, [r7, #0]
 8000e24:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_8|GPIO_PIN_9
 8000e26:	2200      	movs	r2, #0
 8000e28:	f44f 6136 	mov.w	r1, #2912	@ 0xb60
 8000e2c:	4831      	ldr	r0, [pc, #196]	@ (8000ef4 <MX_GPIO_Init+0x15c>)
 8000e2e:	f001 ff55 	bl	8002cdc <HAL_GPIO_WritePin>
                          |GPIO_PIN_11, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SPI2_NSS_Pin|GPIO_PIN_8, GPIO_PIN_RESET);
 8000e32:	2200      	movs	r2, #0
 8000e34:	f44f 5188 	mov.w	r1, #4352	@ 0x1100
 8000e38:	482f      	ldr	r0, [pc, #188]	@ (8000ef8 <MX_GPIO_Init+0x160>)
 8000e3a:	f001 ff4f 	bl	8002cdc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI3_NSS_GPIO_Port, SPI3_NSS_Pin, GPIO_PIN_RESET);
 8000e3e:	2200      	movs	r2, #0
 8000e40:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000e44:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000e48:	f001 ff48 	bl	8002cdc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, GPIO_PIN_RESET);
 8000e4c:	2200      	movs	r2, #0
 8000e4e:	2104      	movs	r1, #4
 8000e50:	482a      	ldr	r0, [pc, #168]	@ (8000efc <MX_GPIO_Init+0x164>)
 8000e52:	f001 ff43 	bl	8002cdc <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC5 PC6 PC8 PC9
                           PC11 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_8|GPIO_PIN_9
 8000e56:	f44f 6336 	mov.w	r3, #2912	@ 0xb60
 8000e5a:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_11;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e5c:	2301      	movs	r3, #1
 8000e5e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000e60:	2301      	movs	r3, #1
 8000e62:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e64:	2300      	movs	r3, #0
 8000e66:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000e68:	f107 0314 	add.w	r3, r7, #20
 8000e6c:	4619      	mov	r1, r3
 8000e6e:	4821      	ldr	r0, [pc, #132]	@ (8000ef4 <MX_GPIO_Init+0x15c>)
 8000e70:	f001 fd9a 	bl	80029a8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PB8 */
  GPIO_InitStruct.Pin = SPI2_NSS_Pin|GPIO_PIN_8;
 8000e74:	f44f 5388 	mov.w	r3, #4352	@ 0x1100
 8000e78:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e7a:	2301      	movs	r3, #1
 8000e7c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000e7e:	2301      	movs	r3, #1
 8000e80:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e82:	2300      	movs	r3, #0
 8000e84:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e86:	f107 0314 	add.w	r3, r7, #20
 8000e8a:	4619      	mov	r1, r3
 8000e8c:	481a      	ldr	r0, [pc, #104]	@ (8000ef8 <MX_GPIO_Init+0x160>)
 8000e8e:	f001 fd8b 	bl	80029a8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SPI3_NSS_Pin;
 8000e92:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000e96:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e98:	2301      	movs	r3, #1
 8000e9a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000e9c:	2301      	movs	r3, #1
 8000e9e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ea0:	2300      	movs	r3, #0
 8000ea2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI3_NSS_GPIO_Port, &GPIO_InitStruct);
 8000ea4:	f107 0314 	add.w	r3, r7, #20
 8000ea8:	4619      	mov	r1, r3
 8000eaa:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000eae:	f001 fd7b 	bl	80029a8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000eb2:	2304      	movs	r3, #4
 8000eb4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000eb6:	2301      	movs	r3, #1
 8000eb8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000eba:	2301      	movs	r3, #1
 8000ebc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ebe:	2300      	movs	r3, #0
 8000ec0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000ec2:	f107 0314 	add.w	r3, r7, #20
 8000ec6:	4619      	mov	r1, r3
 8000ec8:	480c      	ldr	r0, [pc, #48]	@ (8000efc <MX_GPIO_Init+0x164>)
 8000eca:	f001 fd6d 	bl	80029a8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000ece:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000ed2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ed4:	2300      	movs	r3, #0
 8000ed6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000ed8:	2301      	movs	r3, #1
 8000eda:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000edc:	f107 0314 	add.w	r3, r7, #20
 8000ee0:	4619      	mov	r1, r3
 8000ee2:	4805      	ldr	r0, [pc, #20]	@ (8000ef8 <MX_GPIO_Init+0x160>)
 8000ee4:	f001 fd60 	bl	80029a8 <HAL_GPIO_Init>

}
 8000ee8:	bf00      	nop
 8000eea:	3728      	adds	r7, #40	@ 0x28
 8000eec:	46bd      	mov	sp, r7
 8000eee:	bd80      	pop	{r7, pc}
 8000ef0:	40021000 	.word	0x40021000
 8000ef4:	48000800 	.word	0x48000800
 8000ef8:	48000400 	.word	0x48000400
 8000efc:	48000c00 	.word	0x48000c00

08000f00 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f00:	b580      	push	{r7, lr}
 8000f02:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f04:	f000 fda6 	bl	8001a54 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f08:	f000 f836 	bl	8000f78 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f0c:	f7ff ff44 	bl	8000d98 <MX_GPIO_Init>
  MX_DMA_Init();
 8000f10:	f7ff fe58 	bl	8000bc4 <MX_DMA_Init>
  MX_FDCAN1_Init();
 8000f14:	f7ff fe90 	bl	8000c38 <MX_FDCAN1_Init>
  MX_SPI2_Init();
 8000f18:	f000 f892 	bl	8001040 <MX_SPI2_Init>
  MX_SPI3_Init();
 8000f1c:	f000 f8ce 	bl	80010bc <MX_SPI3_Init>
  MX_TIM16_Init();
 8000f20:	f000 fb24 	bl	800156c <MX_TIM16_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000f24:	f005 fc86 	bl	8006834 <osKernelInitialize>

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 8000f28:	f7ff fe16 	bl	8000b58 <MX_FREERTOS_Init>

  /* Initialize leds */
  BSP_LED_Init(LED_GREEN);
 8000f2c:	2000      	movs	r0, #0
 8000f2e:	f000 fc19 	bl	8001764 <BSP_LED_Init>

  /* Initialize USER push-button, will be used to trigger an interrupt each time it's pressed.*/
  BSP_PB_Init(BUTTON_USER, BUTTON_MODE_EXTI);
 8000f32:	2101      	movs	r1, #1
 8000f34:	2000      	movs	r0, #0
 8000f36:	f000 fc4b 	bl	80017d0 <BSP_PB_Init>

  /* Initialize COM1 port (115200, 8 bits (7-bit data + 1 stop bit), no parity */
  BspCOMInit.BaudRate   = 115200;
 8000f3a:	4b0e      	ldr	r3, [pc, #56]	@ (8000f74 <main+0x74>)
 8000f3c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000f40:	601a      	str	r2, [r3, #0]
  BspCOMInit.WordLength = COM_WORDLENGTH_8B;
 8000f42:	4b0c      	ldr	r3, [pc, #48]	@ (8000f74 <main+0x74>)
 8000f44:	2200      	movs	r2, #0
 8000f46:	605a      	str	r2, [r3, #4]
  BspCOMInit.StopBits   = COM_STOPBITS_1;
 8000f48:	4b0a      	ldr	r3, [pc, #40]	@ (8000f74 <main+0x74>)
 8000f4a:	2200      	movs	r2, #0
 8000f4c:	811a      	strh	r2, [r3, #8]
  BspCOMInit.Parity     = COM_PARITY_NONE;
 8000f4e:	4b09      	ldr	r3, [pc, #36]	@ (8000f74 <main+0x74>)
 8000f50:	2200      	movs	r2, #0
 8000f52:	815a      	strh	r2, [r3, #10]
  BspCOMInit.HwFlowCtl  = COM_HWCONTROL_NONE;
 8000f54:	4b07      	ldr	r3, [pc, #28]	@ (8000f74 <main+0x74>)
 8000f56:	2200      	movs	r2, #0
 8000f58:	819a      	strh	r2, [r3, #12]
  if (BSP_COM_Init(COM1, &BspCOMInit) != BSP_ERROR_NONE)
 8000f5a:	4906      	ldr	r1, [pc, #24]	@ (8000f74 <main+0x74>)
 8000f5c:	2000      	movs	r0, #0
 8000f5e:	f000 fcc3 	bl	80018e8 <BSP_COM_Init>
 8000f62:	4603      	mov	r3, r0
 8000f64:	2b00      	cmp	r3, #0
 8000f66:	d001      	beq.n	8000f6c <main+0x6c>
  {
    Error_Handler();
 8000f68:	f000 f864 	bl	8001034 <Error_Handler>
  }

  /* Start scheduler */
  osKernelStart();
 8000f6c:	f005 fc86 	bl	800687c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000f70:	bf00      	nop
 8000f72:	e7fd      	b.n	8000f70 <main+0x70>
 8000f74:	20000184 	.word	0x20000184

08000f78 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f78:	b580      	push	{r7, lr}
 8000f7a:	b094      	sub	sp, #80	@ 0x50
 8000f7c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f7e:	f107 0318 	add.w	r3, r7, #24
 8000f82:	2238      	movs	r2, #56	@ 0x38
 8000f84:	2100      	movs	r1, #0
 8000f86:	4618      	mov	r0, r3
 8000f88:	f009 fa38 	bl	800a3fc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f8c:	1d3b      	adds	r3, r7, #4
 8000f8e:	2200      	movs	r2, #0
 8000f90:	601a      	str	r2, [r3, #0]
 8000f92:	605a      	str	r2, [r3, #4]
 8000f94:	609a      	str	r2, [r3, #8]
 8000f96:	60da      	str	r2, [r3, #12]
 8000f98:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8000f9a:	2000      	movs	r0, #0
 8000f9c:	f001 feb6 	bl	8002d0c <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000fa0:	2302      	movs	r3, #2
 8000fa2:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000fa4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000fa8:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000faa:	2340      	movs	r3, #64	@ 0x40
 8000fac:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000fae:	2302      	movs	r3, #2
 8000fb0:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000fb2:	2302      	movs	r3, #2
 8000fb4:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 8000fb6:	2304      	movs	r3, #4
 8000fb8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8000fba:	2355      	movs	r3, #85	@ 0x55
 8000fbc:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000fbe:	2302      	movs	r3, #2
 8000fc0:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000fc2:	2302      	movs	r3, #2
 8000fc4:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000fc6:	2302      	movs	r3, #2
 8000fc8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000fca:	f107 0318 	add.w	r3, r7, #24
 8000fce:	4618      	mov	r0, r3
 8000fd0:	f001 ff50 	bl	8002e74 <HAL_RCC_OscConfig>
 8000fd4:	4603      	mov	r3, r0
 8000fd6:	2b00      	cmp	r3, #0
 8000fd8:	d001      	beq.n	8000fde <SystemClock_Config+0x66>
  {
    Error_Handler();
 8000fda:	f000 f82b 	bl	8001034 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000fde:	230f      	movs	r3, #15
 8000fe0:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000fe2:	2303      	movs	r3, #3
 8000fe4:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000fe6:	2300      	movs	r3, #0
 8000fe8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000fea:	2300      	movs	r3, #0
 8000fec:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000fee:	2300      	movs	r3, #0
 8000ff0:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000ff2:	1d3b      	adds	r3, r7, #4
 8000ff4:	2104      	movs	r1, #4
 8000ff6:	4618      	mov	r0, r3
 8000ff8:	f002 fa4e 	bl	8003498 <HAL_RCC_ClockConfig>
 8000ffc:	4603      	mov	r3, r0
 8000ffe:	2b00      	cmp	r3, #0
 8001000:	d001      	beq.n	8001006 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 8001002:	f000 f817 	bl	8001034 <Error_Handler>
  }
}
 8001006:	bf00      	nop
 8001008:	3750      	adds	r7, #80	@ 0x50
 800100a:	46bd      	mov	sp, r7
 800100c:	bd80      	pop	{r7, pc}
	...

08001010 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001010:	b580      	push	{r7, lr}
 8001012:	b082      	sub	sp, #8
 8001014:	af00      	add	r7, sp, #0
 8001016:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	681b      	ldr	r3, [r3, #0]
 800101c:	4a04      	ldr	r2, [pc, #16]	@ (8001030 <HAL_TIM_PeriodElapsedCallback+0x20>)
 800101e:	4293      	cmp	r3, r2
 8001020:	d101      	bne.n	8001026 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001022:	f000 fd2f 	bl	8001a84 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001026:	bf00      	nop
 8001028:	3708      	adds	r7, #8
 800102a:	46bd      	mov	sp, r7
 800102c:	bd80      	pop	{r7, pc}
 800102e:	bf00      	nop
 8001030:	40001000 	.word	0x40001000

08001034 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001034:	b480      	push	{r7}
 8001036:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001038:	b672      	cpsid	i
}
 800103a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800103c:	bf00      	nop
 800103e:	e7fd      	b.n	800103c <Error_Handler+0x8>

08001040 <MX_SPI2_Init>:
DMA_HandleTypeDef hdma_spi2_tx;
DMA_HandleTypeDef hdma_spi3_tx;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8001040:	b580      	push	{r7, lr}
 8001042:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8001044:	4b1b      	ldr	r3, [pc, #108]	@ (80010b4 <MX_SPI2_Init+0x74>)
 8001046:	4a1c      	ldr	r2, [pc, #112]	@ (80010b8 <MX_SPI2_Init+0x78>)
 8001048:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800104a:	4b1a      	ldr	r3, [pc, #104]	@ (80010b4 <MX_SPI2_Init+0x74>)
 800104c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001050:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001052:	4b18      	ldr	r3, [pc, #96]	@ (80010b4 <MX_SPI2_Init+0x74>)
 8001054:	2200      	movs	r2, #0
 8001056:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001058:	4b16      	ldr	r3, [pc, #88]	@ (80010b4 <MX_SPI2_Init+0x74>)
 800105a:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 800105e:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001060:	4b14      	ldr	r3, [pc, #80]	@ (80010b4 <MX_SPI2_Init+0x74>)
 8001062:	2200      	movs	r2, #0
 8001064:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001066:	4b13      	ldr	r3, [pc, #76]	@ (80010b4 <MX_SPI2_Init+0x74>)
 8001068:	2200      	movs	r2, #0
 800106a:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800106c:	4b11      	ldr	r3, [pc, #68]	@ (80010b4 <MX_SPI2_Init+0x74>)
 800106e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001072:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 8001074:	4b0f      	ldr	r3, [pc, #60]	@ (80010b4 <MX_SPI2_Init+0x74>)
 8001076:	2238      	movs	r2, #56	@ 0x38
 8001078:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800107a:	4b0e      	ldr	r3, [pc, #56]	@ (80010b4 <MX_SPI2_Init+0x74>)
 800107c:	2200      	movs	r2, #0
 800107e:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001080:	4b0c      	ldr	r3, [pc, #48]	@ (80010b4 <MX_SPI2_Init+0x74>)
 8001082:	2200      	movs	r2, #0
 8001084:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001086:	4b0b      	ldr	r3, [pc, #44]	@ (80010b4 <MX_SPI2_Init+0x74>)
 8001088:	2200      	movs	r2, #0
 800108a:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 800108c:	4b09      	ldr	r3, [pc, #36]	@ (80010b4 <MX_SPI2_Init+0x74>)
 800108e:	2207      	movs	r2, #7
 8001090:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001092:	4b08      	ldr	r3, [pc, #32]	@ (80010b4 <MX_SPI2_Init+0x74>)
 8001094:	2200      	movs	r2, #0
 8001096:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001098:	4b06      	ldr	r3, [pc, #24]	@ (80010b4 <MX_SPI2_Init+0x74>)
 800109a:	2208      	movs	r2, #8
 800109c:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800109e:	4805      	ldr	r0, [pc, #20]	@ (80010b4 <MX_SPI2_Init+0x74>)
 80010a0:	f002 fe38 	bl	8003d14 <HAL_SPI_Init>
 80010a4:	4603      	mov	r3, r0
 80010a6:	2b00      	cmp	r3, #0
 80010a8:	d001      	beq.n	80010ae <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 80010aa:	f7ff ffc3 	bl	8001034 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80010ae:	bf00      	nop
 80010b0:	bd80      	pop	{r7, pc}
 80010b2:	bf00      	nop
 80010b4:	20000194 	.word	0x20000194
 80010b8:	40003800 	.word	0x40003800

080010bc <MX_SPI3_Init>:
/* SPI3 init function */
void MX_SPI3_Init(void)
{
 80010bc:	b580      	push	{r7, lr}
 80010be:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 80010c0:	4b1b      	ldr	r3, [pc, #108]	@ (8001130 <MX_SPI3_Init+0x74>)
 80010c2:	4a1c      	ldr	r2, [pc, #112]	@ (8001134 <MX_SPI3_Init+0x78>)
 80010c4:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 80010c6:	4b1a      	ldr	r3, [pc, #104]	@ (8001130 <MX_SPI3_Init+0x74>)
 80010c8:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80010cc:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 80010ce:	4b18      	ldr	r3, [pc, #96]	@ (8001130 <MX_SPI3_Init+0x74>)
 80010d0:	2200      	movs	r2, #0
 80010d2:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 80010d4:	4b16      	ldr	r3, [pc, #88]	@ (8001130 <MX_SPI3_Init+0x74>)
 80010d6:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 80010da:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 80010dc:	4b14      	ldr	r3, [pc, #80]	@ (8001130 <MX_SPI3_Init+0x74>)
 80010de:	2200      	movs	r2, #0
 80010e0:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 80010e2:	4b13      	ldr	r3, [pc, #76]	@ (8001130 <MX_SPI3_Init+0x74>)
 80010e4:	2200      	movs	r2, #0
 80010e6:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 80010e8:	4b11      	ldr	r3, [pc, #68]	@ (8001130 <MX_SPI3_Init+0x74>)
 80010ea:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80010ee:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 80010f0:	4b0f      	ldr	r3, [pc, #60]	@ (8001130 <MX_SPI3_Init+0x74>)
 80010f2:	2218      	movs	r2, #24
 80010f4:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80010f6:	4b0e      	ldr	r3, [pc, #56]	@ (8001130 <MX_SPI3_Init+0x74>)
 80010f8:	2200      	movs	r2, #0
 80010fa:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 80010fc:	4b0c      	ldr	r3, [pc, #48]	@ (8001130 <MX_SPI3_Init+0x74>)
 80010fe:	2200      	movs	r2, #0
 8001100:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001102:	4b0b      	ldr	r3, [pc, #44]	@ (8001130 <MX_SPI3_Init+0x74>)
 8001104:	2200      	movs	r2, #0
 8001106:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 7;
 8001108:	4b09      	ldr	r3, [pc, #36]	@ (8001130 <MX_SPI3_Init+0x74>)
 800110a:	2207      	movs	r2, #7
 800110c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800110e:	4b08      	ldr	r3, [pc, #32]	@ (8001130 <MX_SPI3_Init+0x74>)
 8001110:	2200      	movs	r2, #0
 8001112:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8001114:	4b06      	ldr	r3, [pc, #24]	@ (8001130 <MX_SPI3_Init+0x74>)
 8001116:	2200      	movs	r2, #0
 8001118:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 800111a:	4805      	ldr	r0, [pc, #20]	@ (8001130 <MX_SPI3_Init+0x74>)
 800111c:	f002 fdfa 	bl	8003d14 <HAL_SPI_Init>
 8001120:	4603      	mov	r3, r0
 8001122:	2b00      	cmp	r3, #0
 8001124:	d001      	beq.n	800112a <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 8001126:	f7ff ff85 	bl	8001034 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 800112a:	bf00      	nop
 800112c:	bd80      	pop	{r7, pc}
 800112e:	bf00      	nop
 8001130:	200001f8 	.word	0x200001f8
 8001134:	40003c00 	.word	0x40003c00

08001138 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001138:	b580      	push	{r7, lr}
 800113a:	b08c      	sub	sp, #48	@ 0x30
 800113c:	af00      	add	r7, sp, #0
 800113e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001140:	f107 031c 	add.w	r3, r7, #28
 8001144:	2200      	movs	r2, #0
 8001146:	601a      	str	r2, [r3, #0]
 8001148:	605a      	str	r2, [r3, #4]
 800114a:	609a      	str	r2, [r3, #8]
 800114c:	60da      	str	r2, [r3, #12]
 800114e:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	681b      	ldr	r3, [r3, #0]
 8001154:	4a71      	ldr	r2, [pc, #452]	@ (800131c <HAL_SPI_MspInit+0x1e4>)
 8001156:	4293      	cmp	r3, r2
 8001158:	f040 8084 	bne.w	8001264 <HAL_SPI_MspInit+0x12c>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 800115c:	4b70      	ldr	r3, [pc, #448]	@ (8001320 <HAL_SPI_MspInit+0x1e8>)
 800115e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001160:	4a6f      	ldr	r2, [pc, #444]	@ (8001320 <HAL_SPI_MspInit+0x1e8>)
 8001162:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001166:	6593      	str	r3, [r2, #88]	@ 0x58
 8001168:	4b6d      	ldr	r3, [pc, #436]	@ (8001320 <HAL_SPI_MspInit+0x1e8>)
 800116a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800116c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001170:	61bb      	str	r3, [r7, #24]
 8001172:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001174:	4b6a      	ldr	r3, [pc, #424]	@ (8001320 <HAL_SPI_MspInit+0x1e8>)
 8001176:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001178:	4a69      	ldr	r2, [pc, #420]	@ (8001320 <HAL_SPI_MspInit+0x1e8>)
 800117a:	f043 0302 	orr.w	r3, r3, #2
 800117e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001180:	4b67      	ldr	r3, [pc, #412]	@ (8001320 <HAL_SPI_MspInit+0x1e8>)
 8001182:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001184:	f003 0302 	and.w	r3, r3, #2
 8001188:	617b      	str	r3, [r7, #20]
 800118a:	697b      	ldr	r3, [r7, #20]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 800118c:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 8001190:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001192:	2302      	movs	r3, #2
 8001194:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001196:	2301      	movs	r3, #1
 8001198:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800119a:	2300      	movs	r3, #0
 800119c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800119e:	2305      	movs	r3, #5
 80011a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011a2:	f107 031c 	add.w	r3, r7, #28
 80011a6:	4619      	mov	r1, r3
 80011a8:	485e      	ldr	r0, [pc, #376]	@ (8001324 <HAL_SPI_MspInit+0x1ec>)
 80011aa:	f001 fbfd 	bl	80029a8 <HAL_GPIO_Init>

    /* SPI2 DMA Init */
    /* SPI2_RX Init */
    hdma_spi2_rx.Instance = DMA1_Channel1;
 80011ae:	4b5e      	ldr	r3, [pc, #376]	@ (8001328 <HAL_SPI_MspInit+0x1f0>)
 80011b0:	4a5e      	ldr	r2, [pc, #376]	@ (800132c <HAL_SPI_MspInit+0x1f4>)
 80011b2:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Request = DMA_REQUEST_SPI2_RX;
 80011b4:	4b5c      	ldr	r3, [pc, #368]	@ (8001328 <HAL_SPI_MspInit+0x1f0>)
 80011b6:	220c      	movs	r2, #12
 80011b8:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80011ba:	4b5b      	ldr	r3, [pc, #364]	@ (8001328 <HAL_SPI_MspInit+0x1f0>)
 80011bc:	2200      	movs	r2, #0
 80011be:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80011c0:	4b59      	ldr	r3, [pc, #356]	@ (8001328 <HAL_SPI_MspInit+0x1f0>)
 80011c2:	2200      	movs	r2, #0
 80011c4:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80011c6:	4b58      	ldr	r3, [pc, #352]	@ (8001328 <HAL_SPI_MspInit+0x1f0>)
 80011c8:	2280      	movs	r2, #128	@ 0x80
 80011ca:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80011cc:	4b56      	ldr	r3, [pc, #344]	@ (8001328 <HAL_SPI_MspInit+0x1f0>)
 80011ce:	2200      	movs	r2, #0
 80011d0:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80011d2:	4b55      	ldr	r3, [pc, #340]	@ (8001328 <HAL_SPI_MspInit+0x1f0>)
 80011d4:	2200      	movs	r2, #0
 80011d6:	619a      	str	r2, [r3, #24]
    hdma_spi2_rx.Init.Mode = DMA_NORMAL;
 80011d8:	4b53      	ldr	r3, [pc, #332]	@ (8001328 <HAL_SPI_MspInit+0x1f0>)
 80011da:	2200      	movs	r2, #0
 80011dc:	61da      	str	r2, [r3, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_LOW;
 80011de:	4b52      	ldr	r3, [pc, #328]	@ (8001328 <HAL_SPI_MspInit+0x1f0>)
 80011e0:	2200      	movs	r2, #0
 80011e2:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 80011e4:	4850      	ldr	r0, [pc, #320]	@ (8001328 <HAL_SPI_MspInit+0x1f0>)
 80011e6:	f000 fd4b 	bl	8001c80 <HAL_DMA_Init>
 80011ea:	4603      	mov	r3, r0
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	d001      	beq.n	80011f4 <HAL_SPI_MspInit+0xbc>
    {
      Error_Handler();
 80011f0:	f7ff ff20 	bl	8001034 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi2_rx);
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	4a4c      	ldr	r2, [pc, #304]	@ (8001328 <HAL_SPI_MspInit+0x1f0>)
 80011f8:	659a      	str	r2, [r3, #88]	@ 0x58
 80011fa:	4a4b      	ldr	r2, [pc, #300]	@ (8001328 <HAL_SPI_MspInit+0x1f0>)
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	6293      	str	r3, [r2, #40]	@ 0x28

    /* SPI2_TX Init */
    hdma_spi2_tx.Instance = DMA1_Channel2;
 8001200:	4b4b      	ldr	r3, [pc, #300]	@ (8001330 <HAL_SPI_MspInit+0x1f8>)
 8001202:	4a4c      	ldr	r2, [pc, #304]	@ (8001334 <HAL_SPI_MspInit+0x1fc>)
 8001204:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Request = DMA_REQUEST_SPI2_TX;
 8001206:	4b4a      	ldr	r3, [pc, #296]	@ (8001330 <HAL_SPI_MspInit+0x1f8>)
 8001208:	220d      	movs	r2, #13
 800120a:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800120c:	4b48      	ldr	r3, [pc, #288]	@ (8001330 <HAL_SPI_MspInit+0x1f8>)
 800120e:	2210      	movs	r2, #16
 8001210:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001212:	4b47      	ldr	r3, [pc, #284]	@ (8001330 <HAL_SPI_MspInit+0x1f8>)
 8001214:	2200      	movs	r2, #0
 8001216:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001218:	4b45      	ldr	r3, [pc, #276]	@ (8001330 <HAL_SPI_MspInit+0x1f8>)
 800121a:	2280      	movs	r2, #128	@ 0x80
 800121c:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800121e:	4b44      	ldr	r3, [pc, #272]	@ (8001330 <HAL_SPI_MspInit+0x1f8>)
 8001220:	2200      	movs	r2, #0
 8001222:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001224:	4b42      	ldr	r3, [pc, #264]	@ (8001330 <HAL_SPI_MspInit+0x1f8>)
 8001226:	2200      	movs	r2, #0
 8001228:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 800122a:	4b41      	ldr	r3, [pc, #260]	@ (8001330 <HAL_SPI_MspInit+0x1f8>)
 800122c:	2200      	movs	r2, #0
 800122e:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001230:	4b3f      	ldr	r3, [pc, #252]	@ (8001330 <HAL_SPI_MspInit+0x1f8>)
 8001232:	2200      	movs	r2, #0
 8001234:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 8001236:	483e      	ldr	r0, [pc, #248]	@ (8001330 <HAL_SPI_MspInit+0x1f8>)
 8001238:	f000 fd22 	bl	8001c80 <HAL_DMA_Init>
 800123c:	4603      	mov	r3, r0
 800123e:	2b00      	cmp	r3, #0
 8001240:	d001      	beq.n	8001246 <HAL_SPI_MspInit+0x10e>
    {
      Error_Handler();
 8001242:	f7ff fef7 	bl	8001034 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi2_tx);
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	4a39      	ldr	r2, [pc, #228]	@ (8001330 <HAL_SPI_MspInit+0x1f8>)
 800124a:	655a      	str	r2, [r3, #84]	@ 0x54
 800124c:	4a38      	ldr	r2, [pc, #224]	@ (8001330 <HAL_SPI_MspInit+0x1f8>)
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	6293      	str	r3, [r2, #40]	@ 0x28

    /* SPI2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 5, 0);
 8001252:	2200      	movs	r2, #0
 8001254:	2105      	movs	r1, #5
 8001256:	2024      	movs	r0, #36	@ 0x24
 8001258:	f000 fcea 	bl	8001c30 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 800125c:	2024      	movs	r0, #36	@ 0x24
 800125e:	f000 fd01 	bl	8001c64 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8001262:	e057      	b.n	8001314 <HAL_SPI_MspInit+0x1dc>
  else if(spiHandle->Instance==SPI3)
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	681b      	ldr	r3, [r3, #0]
 8001268:	4a33      	ldr	r2, [pc, #204]	@ (8001338 <HAL_SPI_MspInit+0x200>)
 800126a:	4293      	cmp	r3, r2
 800126c:	d152      	bne.n	8001314 <HAL_SPI_MspInit+0x1dc>
    __HAL_RCC_SPI3_CLK_ENABLE();
 800126e:	4b2c      	ldr	r3, [pc, #176]	@ (8001320 <HAL_SPI_MspInit+0x1e8>)
 8001270:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001272:	4a2b      	ldr	r2, [pc, #172]	@ (8001320 <HAL_SPI_MspInit+0x1e8>)
 8001274:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001278:	6593      	str	r3, [r2, #88]	@ 0x58
 800127a:	4b29      	ldr	r3, [pc, #164]	@ (8001320 <HAL_SPI_MspInit+0x1e8>)
 800127c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800127e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001282:	613b      	str	r3, [r7, #16]
 8001284:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001286:	4b26      	ldr	r3, [pc, #152]	@ (8001320 <HAL_SPI_MspInit+0x1e8>)
 8001288:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800128a:	4a25      	ldr	r2, [pc, #148]	@ (8001320 <HAL_SPI_MspInit+0x1e8>)
 800128c:	f043 0304 	orr.w	r3, r3, #4
 8001290:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001292:	4b23      	ldr	r3, [pc, #140]	@ (8001320 <HAL_SPI_MspInit+0x1e8>)
 8001294:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001296:	f003 0304 	and.w	r3, r3, #4
 800129a:	60fb      	str	r3, [r7, #12]
 800129c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_12;
 800129e:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80012a2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012a4:	2302      	movs	r3, #2
 80012a6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80012a8:	2301      	movs	r3, #1
 80012aa:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012ac:	2300      	movs	r3, #0
 80012ae:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80012b0:	2306      	movs	r3, #6
 80012b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80012b4:	f107 031c 	add.w	r3, r7, #28
 80012b8:	4619      	mov	r1, r3
 80012ba:	4820      	ldr	r0, [pc, #128]	@ (800133c <HAL_SPI_MspInit+0x204>)
 80012bc:	f001 fb74 	bl	80029a8 <HAL_GPIO_Init>
    hdma_spi3_tx.Instance = DMA1_Channel3;
 80012c0:	4b1f      	ldr	r3, [pc, #124]	@ (8001340 <HAL_SPI_MspInit+0x208>)
 80012c2:	4a20      	ldr	r2, [pc, #128]	@ (8001344 <HAL_SPI_MspInit+0x20c>)
 80012c4:	601a      	str	r2, [r3, #0]
    hdma_spi3_tx.Init.Request = DMA_REQUEST_SPI3_TX;
 80012c6:	4b1e      	ldr	r3, [pc, #120]	@ (8001340 <HAL_SPI_MspInit+0x208>)
 80012c8:	220f      	movs	r2, #15
 80012ca:	605a      	str	r2, [r3, #4]
    hdma_spi3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80012cc:	4b1c      	ldr	r3, [pc, #112]	@ (8001340 <HAL_SPI_MspInit+0x208>)
 80012ce:	2210      	movs	r2, #16
 80012d0:	609a      	str	r2, [r3, #8]
    hdma_spi3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80012d2:	4b1b      	ldr	r3, [pc, #108]	@ (8001340 <HAL_SPI_MspInit+0x208>)
 80012d4:	2200      	movs	r2, #0
 80012d6:	60da      	str	r2, [r3, #12]
    hdma_spi3_tx.Init.MemInc = DMA_MINC_ENABLE;
 80012d8:	4b19      	ldr	r3, [pc, #100]	@ (8001340 <HAL_SPI_MspInit+0x208>)
 80012da:	2280      	movs	r2, #128	@ 0x80
 80012dc:	611a      	str	r2, [r3, #16]
    hdma_spi3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80012de:	4b18      	ldr	r3, [pc, #96]	@ (8001340 <HAL_SPI_MspInit+0x208>)
 80012e0:	2200      	movs	r2, #0
 80012e2:	615a      	str	r2, [r3, #20]
    hdma_spi3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80012e4:	4b16      	ldr	r3, [pc, #88]	@ (8001340 <HAL_SPI_MspInit+0x208>)
 80012e6:	2200      	movs	r2, #0
 80012e8:	619a      	str	r2, [r3, #24]
    hdma_spi3_tx.Init.Mode = DMA_NORMAL;
 80012ea:	4b15      	ldr	r3, [pc, #84]	@ (8001340 <HAL_SPI_MspInit+0x208>)
 80012ec:	2200      	movs	r2, #0
 80012ee:	61da      	str	r2, [r3, #28]
    hdma_spi3_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 80012f0:	4b13      	ldr	r3, [pc, #76]	@ (8001340 <HAL_SPI_MspInit+0x208>)
 80012f2:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80012f6:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi3_tx) != HAL_OK)
 80012f8:	4811      	ldr	r0, [pc, #68]	@ (8001340 <HAL_SPI_MspInit+0x208>)
 80012fa:	f000 fcc1 	bl	8001c80 <HAL_DMA_Init>
 80012fe:	4603      	mov	r3, r0
 8001300:	2b00      	cmp	r3, #0
 8001302:	d001      	beq.n	8001308 <HAL_SPI_MspInit+0x1d0>
      Error_Handler();
 8001304:	f7ff fe96 	bl	8001034 <Error_Handler>
    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi3_tx);
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	4a0d      	ldr	r2, [pc, #52]	@ (8001340 <HAL_SPI_MspInit+0x208>)
 800130c:	655a      	str	r2, [r3, #84]	@ 0x54
 800130e:	4a0c      	ldr	r2, [pc, #48]	@ (8001340 <HAL_SPI_MspInit+0x208>)
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	6293      	str	r3, [r2, #40]	@ 0x28
}
 8001314:	bf00      	nop
 8001316:	3730      	adds	r7, #48	@ 0x30
 8001318:	46bd      	mov	sp, r7
 800131a:	bd80      	pop	{r7, pc}
 800131c:	40003800 	.word	0x40003800
 8001320:	40021000 	.word	0x40021000
 8001324:	48000400 	.word	0x48000400
 8001328:	2000025c 	.word	0x2000025c
 800132c:	40020008 	.word	0x40020008
 8001330:	200002bc 	.word	0x200002bc
 8001334:	4002001c 	.word	0x4002001c
 8001338:	40003c00 	.word	0x40003c00
 800133c:	48000800 	.word	0x48000800
 8001340:	2000031c 	.word	0x2000031c
 8001344:	40020030 	.word	0x40020030

08001348 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001348:	b580      	push	{r7, lr}
 800134a:	b082      	sub	sp, #8
 800134c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800134e:	4b12      	ldr	r3, [pc, #72]	@ (8001398 <HAL_MspInit+0x50>)
 8001350:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001352:	4a11      	ldr	r2, [pc, #68]	@ (8001398 <HAL_MspInit+0x50>)
 8001354:	f043 0301 	orr.w	r3, r3, #1
 8001358:	6613      	str	r3, [r2, #96]	@ 0x60
 800135a:	4b0f      	ldr	r3, [pc, #60]	@ (8001398 <HAL_MspInit+0x50>)
 800135c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800135e:	f003 0301 	and.w	r3, r3, #1
 8001362:	607b      	str	r3, [r7, #4]
 8001364:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001366:	4b0c      	ldr	r3, [pc, #48]	@ (8001398 <HAL_MspInit+0x50>)
 8001368:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800136a:	4a0b      	ldr	r2, [pc, #44]	@ (8001398 <HAL_MspInit+0x50>)
 800136c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001370:	6593      	str	r3, [r2, #88]	@ 0x58
 8001372:	4b09      	ldr	r3, [pc, #36]	@ (8001398 <HAL_MspInit+0x50>)
 8001374:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001376:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800137a:	603b      	str	r3, [r7, #0]
 800137c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800137e:	2200      	movs	r2, #0
 8001380:	210f      	movs	r1, #15
 8001382:	f06f 0001 	mvn.w	r0, #1
 8001386:	f000 fc53 	bl	8001c30 <HAL_NVIC_SetPriority>

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 800138a:	f001 fd63 	bl	8002e54 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800138e:	bf00      	nop
 8001390:	3708      	adds	r7, #8
 8001392:	46bd      	mov	sp, r7
 8001394:	bd80      	pop	{r7, pc}
 8001396:	bf00      	nop
 8001398:	40021000 	.word	0x40021000

0800139c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800139c:	b580      	push	{r7, lr}
 800139e:	b08c      	sub	sp, #48	@ 0x30
 80013a0:	af00      	add	r7, sp, #0
 80013a2:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 80013a4:	2300      	movs	r3, #0
 80013a6:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              uwPrescalerValue = 0;
 80013a8:	2300      	movs	r3, #0
 80013aa:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 80013ac:	4b2c      	ldr	r3, [pc, #176]	@ (8001460 <HAL_InitTick+0xc4>)
 80013ae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80013b0:	4a2b      	ldr	r2, [pc, #172]	@ (8001460 <HAL_InitTick+0xc4>)
 80013b2:	f043 0310 	orr.w	r3, r3, #16
 80013b6:	6593      	str	r3, [r2, #88]	@ 0x58
 80013b8:	4b29      	ldr	r3, [pc, #164]	@ (8001460 <HAL_InitTick+0xc4>)
 80013ba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80013bc:	f003 0310 	and.w	r3, r3, #16
 80013c0:	60bb      	str	r3, [r7, #8]
 80013c2:	68bb      	ldr	r3, [r7, #8]
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80013c4:	f107 020c 	add.w	r2, r7, #12
 80013c8:	f107 0310 	add.w	r3, r7, #16
 80013cc:	4611      	mov	r1, r2
 80013ce:	4618      	mov	r0, r3
 80013d0:	f002 fa38 	bl	8003844 <HAL_RCC_GetClockConfig>
  /* Compute TIM6 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 80013d4:	f002 fa0a 	bl	80037ec <HAL_RCC_GetPCLK1Freq>
 80013d8:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80013da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80013dc:	4a21      	ldr	r2, [pc, #132]	@ (8001464 <HAL_InitTick+0xc8>)
 80013de:	fba2 2303 	umull	r2, r3, r2, r3
 80013e2:	0c9b      	lsrs	r3, r3, #18
 80013e4:	3b01      	subs	r3, #1
 80013e6:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 80013e8:	4b1f      	ldr	r3, [pc, #124]	@ (8001468 <HAL_InitTick+0xcc>)
 80013ea:	4a20      	ldr	r2, [pc, #128]	@ (800146c <HAL_InitTick+0xd0>)
 80013ec:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 80013ee:	4b1e      	ldr	r3, [pc, #120]	@ (8001468 <HAL_InitTick+0xcc>)
 80013f0:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80013f4:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 80013f6:	4a1c      	ldr	r2, [pc, #112]	@ (8001468 <HAL_InitTick+0xcc>)
 80013f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013fa:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 80013fc:	4b1a      	ldr	r3, [pc, #104]	@ (8001468 <HAL_InitTick+0xcc>)
 80013fe:	2200      	movs	r2, #0
 8001400:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001402:	4b19      	ldr	r3, [pc, #100]	@ (8001468 <HAL_InitTick+0xcc>)
 8001404:	2200      	movs	r2, #0
 8001406:	609a      	str	r2, [r3, #8]

  status = HAL_TIM_Base_Init(&htim6);
 8001408:	4817      	ldr	r0, [pc, #92]	@ (8001468 <HAL_InitTick+0xcc>)
 800140a:	f003 fab9 	bl	8004980 <HAL_TIM_Base_Init>
 800140e:	4603      	mov	r3, r0
 8001410:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8001414:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001418:	2b00      	cmp	r3, #0
 800141a:	d11b      	bne.n	8001454 <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 800141c:	4812      	ldr	r0, [pc, #72]	@ (8001468 <HAL_InitTick+0xcc>)
 800141e:	f003 fb07 	bl	8004a30 <HAL_TIM_Base_Start_IT>
 8001422:	4603      	mov	r3, r0
 8001424:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8001428:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800142c:	2b00      	cmp	r3, #0
 800142e:	d111      	bne.n	8001454 <HAL_InitTick+0xb8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001430:	2036      	movs	r0, #54	@ 0x36
 8001432:	f000 fc17 	bl	8001c64 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	2b0f      	cmp	r3, #15
 800143a:	d808      	bhi.n	800144e <HAL_InitTick+0xb2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 800143c:	2200      	movs	r2, #0
 800143e:	6879      	ldr	r1, [r7, #4]
 8001440:	2036      	movs	r0, #54	@ 0x36
 8001442:	f000 fbf5 	bl	8001c30 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001446:	4a0a      	ldr	r2, [pc, #40]	@ (8001470 <HAL_InitTick+0xd4>)
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	6013      	str	r3, [r2, #0]
 800144c:	e002      	b.n	8001454 <HAL_InitTick+0xb8>
      }
      else
      {
        status = HAL_ERROR;
 800144e:	2301      	movs	r3, #1
 8001450:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8001454:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8001458:	4618      	mov	r0, r3
 800145a:	3730      	adds	r7, #48	@ 0x30
 800145c:	46bd      	mov	sp, r7
 800145e:	bd80      	pop	{r7, pc}
 8001460:	40021000 	.word	0x40021000
 8001464:	431bde83 	.word	0x431bde83
 8001468:	2000037c 	.word	0x2000037c
 800146c:	40001000 	.word	0x40001000
 8001470:	20000058 	.word	0x20000058

08001474 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001474:	b480      	push	{r7}
 8001476:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001478:	bf00      	nop
 800147a:	e7fd      	b.n	8001478 <NMI_Handler+0x4>

0800147c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800147c:	b480      	push	{r7}
 800147e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001480:	bf00      	nop
 8001482:	e7fd      	b.n	8001480 <HardFault_Handler+0x4>

08001484 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001484:	b480      	push	{r7}
 8001486:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001488:	bf00      	nop
 800148a:	e7fd      	b.n	8001488 <MemManage_Handler+0x4>

0800148c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800148c:	b480      	push	{r7}
 800148e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001490:	bf00      	nop
 8001492:	e7fd      	b.n	8001490 <BusFault_Handler+0x4>

08001494 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001494:	b480      	push	{r7}
 8001496:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001498:	bf00      	nop
 800149a:	e7fd      	b.n	8001498 <UsageFault_Handler+0x4>

0800149c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800149c:	b480      	push	{r7}
 800149e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80014a0:	bf00      	nop
 80014a2:	46bd      	mov	sp, r7
 80014a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a8:	4770      	bx	lr
	...

080014ac <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80014ac:	b580      	push	{r7, lr}
 80014ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 80014b0:	4802      	ldr	r0, [pc, #8]	@ (80014bc <DMA1_Channel1_IRQHandler+0x10>)
 80014b2:	f000 fd6f 	bl	8001f94 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80014b6:	bf00      	nop
 80014b8:	bd80      	pop	{r7, pc}
 80014ba:	bf00      	nop
 80014bc:	2000025c 	.word	0x2000025c

080014c0 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 80014c0:	b580      	push	{r7, lr}
 80014c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 80014c4:	4802      	ldr	r0, [pc, #8]	@ (80014d0 <DMA1_Channel2_IRQHandler+0x10>)
 80014c6:	f000 fd65 	bl	8001f94 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 80014ca:	bf00      	nop
 80014cc:	bd80      	pop	{r7, pc}
 80014ce:	bf00      	nop
 80014d0:	200002bc 	.word	0x200002bc

080014d4 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 80014d4:	b580      	push	{r7, lr}
 80014d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi3_tx);
 80014d8:	4802      	ldr	r0, [pc, #8]	@ (80014e4 <DMA1_Channel3_IRQHandler+0x10>)
 80014da:	f000 fd5b 	bl	8001f94 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 80014de:	bf00      	nop
 80014e0:	bd80      	pop	{r7, pc}
 80014e2:	bf00      	nop
 80014e4:	2000031c 	.word	0x2000031c

080014e8 <FDCAN1_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 0.
  */
void FDCAN1_IT0_IRQHandler(void)
{
 80014e8:	b580      	push	{r7, lr}
 80014ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 0 */

  /* USER CODE END FDCAN1_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 80014ec:	4802      	ldr	r0, [pc, #8]	@ (80014f8 <FDCAN1_IT0_IRQHandler+0x10>)
 80014ee:	f001 f85d 	bl	80025ac <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 1 */

  /* USER CODE END FDCAN1_IT0_IRQn 1 */
}
 80014f2:	bf00      	nop
 80014f4:	bd80      	pop	{r7, pc}
 80014f6:	bf00      	nop
 80014f8:	20000120 	.word	0x20000120

080014fc <FDCAN1_IT1_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 1.
  */
void FDCAN1_IT1_IRQHandler(void)
{
 80014fc:	b580      	push	{r7, lr}
 80014fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN1_IT1_IRQn 0 */

  /* USER CODE END FDCAN1_IT1_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 8001500:	4802      	ldr	r0, [pc, #8]	@ (800150c <FDCAN1_IT1_IRQHandler+0x10>)
 8001502:	f001 f853 	bl	80025ac <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT1_IRQn 1 */

  /* USER CODE END FDCAN1_IT1_IRQn 1 */
}
 8001506:	bf00      	nop
 8001508:	bd80      	pop	{r7, pc}
 800150a:	bf00      	nop
 800150c:	20000120 	.word	0x20000120

08001510 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8001510:	b580      	push	{r7, lr}
 8001512:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 8001514:	4802      	ldr	r0, [pc, #8]	@ (8001520 <SPI2_IRQHandler+0x10>)
 8001516:	f002 ff0d 	bl	8004334 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 800151a:	bf00      	nop
 800151c:	bd80      	pop	{r7, pc}
 800151e:	bf00      	nop
 8001520:	20000194 	.word	0x20000194

08001524 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001524:	b580      	push	{r7, lr}
 8001526:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  BSP_PB_IRQHandler(BUTTON_USER);
 8001528:	2000      	movs	r0, #0
 800152a:	f000 f9bf 	bl	80018ac <BSP_PB_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800152e:	bf00      	nop
 8001530:	bd80      	pop	{r7, pc}
	...

08001534 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC3 channel underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001534:	b580      	push	{r7, lr}
 8001536:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001538:	4802      	ldr	r0, [pc, #8]	@ (8001544 <TIM6_DAC_IRQHandler+0x10>)
 800153a:	f003 fcdb 	bl	8004ef4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800153e:	bf00      	nop
 8001540:	bd80      	pop	{r7, pc}
 8001542:	bf00      	nop
 8001544:	2000037c 	.word	0x2000037c

08001548 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001548:	b480      	push	{r7}
 800154a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 800154c:	4b06      	ldr	r3, [pc, #24]	@ (8001568 <SystemInit+0x20>)
 800154e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001552:	4a05      	ldr	r2, [pc, #20]	@ (8001568 <SystemInit+0x20>)
 8001554:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001558:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800155c:	bf00      	nop
 800155e:	46bd      	mov	sp, r7
 8001560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001564:	4770      	bx	lr
 8001566:	bf00      	nop
 8001568:	e000ed00 	.word	0xe000ed00

0800156c <MX_TIM16_Init>:

TIM_HandleTypeDef htim16;

/* TIM16 init function */
void MX_TIM16_Init(void)
{
 800156c:	b580      	push	{r7, lr}
 800156e:	b094      	sub	sp, #80	@ 0x50
 8001570:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM16_Init 0 */

  /* USER CODE END TIM16_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8001572:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8001576:	2200      	movs	r2, #0
 8001578:	601a      	str	r2, [r3, #0]
 800157a:	605a      	str	r2, [r3, #4]
 800157c:	609a      	str	r2, [r3, #8]
 800157e:	60da      	str	r2, [r3, #12]
 8001580:	611a      	str	r2, [r3, #16]
 8001582:	615a      	str	r2, [r3, #20]
 8001584:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001586:	463b      	mov	r3, r7
 8001588:	2234      	movs	r2, #52	@ 0x34
 800158a:	2100      	movs	r1, #0
 800158c:	4618      	mov	r0, r3
 800158e:	f008 ff35 	bl	800a3fc <memset>

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 8001592:	4b31      	ldr	r3, [pc, #196]	@ (8001658 <MX_TIM16_Init+0xec>)
 8001594:	4a31      	ldr	r2, [pc, #196]	@ (800165c <MX_TIM16_Init+0xf0>)
 8001596:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = TIM16_PSC;
 8001598:	4b2f      	ldr	r3, [pc, #188]	@ (8001658 <MX_TIM16_Init+0xec>)
 800159a:	2200      	movs	r2, #0
 800159c:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 800159e:	4b2e      	ldr	r3, [pc, #184]	@ (8001658 <MX_TIM16_Init+0xec>)
 80015a0:	2200      	movs	r2, #0
 80015a2:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = TIM16_ARR;
 80015a4:	4b2c      	ldr	r3, [pc, #176]	@ (8001658 <MX_TIM16_Init+0xec>)
 80015a6:	f44f 7248 	mov.w	r2, #800	@ 0x320
 80015aa:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80015ac:	4b2a      	ldr	r3, [pc, #168]	@ (8001658 <MX_TIM16_Init+0xec>)
 80015ae:	2200      	movs	r2, #0
 80015b0:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 80015b2:	4b29      	ldr	r3, [pc, #164]	@ (8001658 <MX_TIM16_Init+0xec>)
 80015b4:	2200      	movs	r2, #0
 80015b6:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80015b8:	4b27      	ldr	r3, [pc, #156]	@ (8001658 <MX_TIM16_Init+0xec>)
 80015ba:	2200      	movs	r2, #0
 80015bc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 80015be:	4826      	ldr	r0, [pc, #152]	@ (8001658 <MX_TIM16_Init+0xec>)
 80015c0:	f003 f9de 	bl	8004980 <HAL_TIM_Base_Init>
 80015c4:	4603      	mov	r3, r0
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	d001      	beq.n	80015ce <MX_TIM16_Init+0x62>
  {
    Error_Handler();
 80015ca:	f7ff fd33 	bl	8001034 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim16) != HAL_OK)
 80015ce:	4822      	ldr	r0, [pc, #136]	@ (8001658 <MX_TIM16_Init+0xec>)
 80015d0:	f003 fa98 	bl	8004b04 <HAL_TIM_PWM_Init>
 80015d4:	4603      	mov	r3, r0
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	d001      	beq.n	80015de <MX_TIM16_Init+0x72>
  {
    Error_Handler();
 80015da:	f7ff fd2b 	bl	8001034 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80015de:	2360      	movs	r3, #96	@ 0x60
 80015e0:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.Pulse = 0;
 80015e2:	2300      	movs	r3, #0
 80015e4:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80015e6:	2300      	movs	r3, #0
 80015e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80015ea:	2300      	movs	r3, #0
 80015ec:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80015ee:	2300      	movs	r3, #0
 80015f0:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80015f2:	2300      	movs	r3, #0
 80015f4:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80015f6:	2300      	movs	r3, #0
 80015f8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_TIM_PWM_ConfigChannel(&htim16, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80015fa:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80015fe:	2200      	movs	r2, #0
 8001600:	4619      	mov	r1, r3
 8001602:	4815      	ldr	r0, [pc, #84]	@ (8001658 <MX_TIM16_Init+0xec>)
 8001604:	f003 fdc6 	bl	8005194 <HAL_TIM_PWM_ConfigChannel>
 8001608:	4603      	mov	r3, r0
 800160a:	2b00      	cmp	r3, #0
 800160c:	d001      	beq.n	8001612 <MX_TIM16_Init+0xa6>
  {
    Error_Handler();
 800160e:	f7ff fd11 	bl	8001034 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001612:	2300      	movs	r3, #0
 8001614:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001616:	2300      	movs	r3, #0
 8001618:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800161a:	2300      	movs	r3, #0
 800161c:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 800161e:	2300      	movs	r3, #0
 8001620:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001622:	2300      	movs	r3, #0
 8001624:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001626:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800162a:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 800162c:	2300      	movs	r3, #0
 800162e:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001630:	2300      	movs	r3, #0
 8001632:	633b      	str	r3, [r7, #48]	@ 0x30
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim16, &sBreakDeadTimeConfig) != HAL_OK)
 8001634:	463b      	mov	r3, r7
 8001636:	4619      	mov	r1, r3
 8001638:	4807      	ldr	r0, [pc, #28]	@ (8001658 <MX_TIM16_Init+0xec>)
 800163a:	f004 fa9f 	bl	8005b7c <HAL_TIMEx_ConfigBreakDeadTime>
 800163e:	4603      	mov	r3, r0
 8001640:	2b00      	cmp	r3, #0
 8001642:	d001      	beq.n	8001648 <MX_TIM16_Init+0xdc>
  {
    Error_Handler();
 8001644:	f7ff fcf6 	bl	8001034 <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */
  HAL_TIM_MspPostInit(&htim16);
 8001648:	4803      	ldr	r0, [pc, #12]	@ (8001658 <MX_TIM16_Init+0xec>)
 800164a:	f000 f829 	bl	80016a0 <HAL_TIM_MspPostInit>

}
 800164e:	bf00      	nop
 8001650:	3750      	adds	r7, #80	@ 0x50
 8001652:	46bd      	mov	sp, r7
 8001654:	bd80      	pop	{r7, pc}
 8001656:	bf00      	nop
 8001658:	200003c8 	.word	0x200003c8
 800165c:	40014400 	.word	0x40014400

08001660 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001660:	b480      	push	{r7}
 8001662:	b085      	sub	sp, #20
 8001664:	af00      	add	r7, sp, #0
 8001666:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM16)
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	4a0a      	ldr	r2, [pc, #40]	@ (8001698 <HAL_TIM_Base_MspInit+0x38>)
 800166e:	4293      	cmp	r3, r2
 8001670:	d10b      	bne.n	800168a <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM16_MspInit 0 */

  /* USER CODE END TIM16_MspInit 0 */
    /* TIM16 clock enable */
    __HAL_RCC_TIM16_CLK_ENABLE();
 8001672:	4b0a      	ldr	r3, [pc, #40]	@ (800169c <HAL_TIM_Base_MspInit+0x3c>)
 8001674:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001676:	4a09      	ldr	r2, [pc, #36]	@ (800169c <HAL_TIM_Base_MspInit+0x3c>)
 8001678:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800167c:	6613      	str	r3, [r2, #96]	@ 0x60
 800167e:	4b07      	ldr	r3, [pc, #28]	@ (800169c <HAL_TIM_Base_MspInit+0x3c>)
 8001680:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001682:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001686:	60fb      	str	r3, [r7, #12]
 8001688:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }
}
 800168a:	bf00      	nop
 800168c:	3714      	adds	r7, #20
 800168e:	46bd      	mov	sp, r7
 8001690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001694:	4770      	bx	lr
 8001696:	bf00      	nop
 8001698:	40014400 	.word	0x40014400
 800169c:	40021000 	.word	0x40021000

080016a0 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80016a0:	b580      	push	{r7, lr}
 80016a2:	b088      	sub	sp, #32
 80016a4:	af00      	add	r7, sp, #0
 80016a6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016a8:	f107 030c 	add.w	r3, r7, #12
 80016ac:	2200      	movs	r2, #0
 80016ae:	601a      	str	r2, [r3, #0]
 80016b0:	605a      	str	r2, [r3, #4]
 80016b2:	609a      	str	r2, [r3, #8]
 80016b4:	60da      	str	r2, [r3, #12]
 80016b6:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM16)
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	4a11      	ldr	r2, [pc, #68]	@ (8001704 <HAL_TIM_MspPostInit+0x64>)
 80016be:	4293      	cmp	r3, r2
 80016c0:	d11b      	bne.n	80016fa <HAL_TIM_MspPostInit+0x5a>
  {
  /* USER CODE BEGIN TIM16_MspPostInit 0 */

  /* USER CODE END TIM16_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80016c2:	4b11      	ldr	r3, [pc, #68]	@ (8001708 <HAL_TIM_MspPostInit+0x68>)
 80016c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016c6:	4a10      	ldr	r2, [pc, #64]	@ (8001708 <HAL_TIM_MspPostInit+0x68>)
 80016c8:	f043 0302 	orr.w	r3, r3, #2
 80016cc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80016ce:	4b0e      	ldr	r3, [pc, #56]	@ (8001708 <HAL_TIM_MspPostInit+0x68>)
 80016d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016d2:	f003 0302 	and.w	r3, r3, #2
 80016d6:	60bb      	str	r3, [r7, #8]
 80016d8:	68bb      	ldr	r3, [r7, #8]
    /**TIM16 GPIO Configuration
    PB4     ------> TIM16_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80016da:	2310      	movs	r3, #16
 80016dc:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016de:	2302      	movs	r3, #2
 80016e0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016e2:	2300      	movs	r3, #0
 80016e4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016e6:	2300      	movs	r3, #0
 80016e8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM16;
 80016ea:	2301      	movs	r3, #1
 80016ec:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016ee:	f107 030c 	add.w	r3, r7, #12
 80016f2:	4619      	mov	r1, r3
 80016f4:	4805      	ldr	r0, [pc, #20]	@ (800170c <HAL_TIM_MspPostInit+0x6c>)
 80016f6:	f001 f957 	bl	80029a8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM16_MspPostInit 1 */

  /* USER CODE END TIM16_MspPostInit 1 */
  }

}
 80016fa:	bf00      	nop
 80016fc:	3720      	adds	r7, #32
 80016fe:	46bd      	mov	sp, r7
 8001700:	bd80      	pop	{r7, pc}
 8001702:	bf00      	nop
 8001704:	40014400 	.word	0x40014400
 8001708:	40021000 	.word	0x40021000
 800170c:	48000400 	.word	0x48000400

08001710 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001710:	480d      	ldr	r0, [pc, #52]	@ (8001748 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001712:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8001714:	f7ff ff18 	bl	8001548 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001718:	480c      	ldr	r0, [pc, #48]	@ (800174c <LoopForever+0x6>)
  ldr r1, =_edata
 800171a:	490d      	ldr	r1, [pc, #52]	@ (8001750 <LoopForever+0xa>)
  ldr r2, =_sidata
 800171c:	4a0d      	ldr	r2, [pc, #52]	@ (8001754 <LoopForever+0xe>)
  movs r3, #0
 800171e:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8001720:	e002      	b.n	8001728 <LoopCopyDataInit>

08001722 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001722:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001724:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001726:	3304      	adds	r3, #4

08001728 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001728:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800172a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800172c:	d3f9      	bcc.n	8001722 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800172e:	4a0a      	ldr	r2, [pc, #40]	@ (8001758 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001730:	4c0a      	ldr	r4, [pc, #40]	@ (800175c <LoopForever+0x16>)
  movs r3, #0
 8001732:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001734:	e001      	b.n	800173a <LoopFillZerobss>

08001736 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001736:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001738:	3204      	adds	r2, #4

0800173a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800173a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800173c:	d3fb      	bcc.n	8001736 <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 800173e:	f008 fec3 	bl	800a4c8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001742:	f7ff fbdd 	bl	8000f00 <main>

08001746 <LoopForever>:

LoopForever:
    b LoopForever
 8001746:	e7fe      	b.n	8001746 <LoopForever>
  ldr   r0, =_estack
 8001748:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 800174c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001750:	200000f8 	.word	0x200000f8
  ldr r2, =_sidata
 8001754:	0800b458 	.word	0x0800b458
  ldr r2, =_sbss
 8001758:	200000f8 	.word	0x200000f8
  ldr r4, =_ebss
 800175c:	200021e4 	.word	0x200021e4

08001760 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001760:	e7fe      	b.n	8001760 <ADC1_2_IRQHandler>
	...

08001764 <BSP_LED_Init>:
  *         This parameter can be one of following parameters:
  *           @arg  LED2
  * @retval BSP status
  */
int32_t BSP_LED_Init(Led_TypeDef Led)
{
 8001764:	b580      	push	{r7, lr}
 8001766:	b088      	sub	sp, #32
 8001768:	af00      	add	r7, sp, #0
 800176a:	4603      	mov	r3, r0
 800176c:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef  gpio_init_structure;

  /* Enable the GPIO LED Clock */
  LED2_GPIO_CLK_ENABLE();
 800176e:	4b16      	ldr	r3, [pc, #88]	@ (80017c8 <BSP_LED_Init+0x64>)
 8001770:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001772:	4a15      	ldr	r2, [pc, #84]	@ (80017c8 <BSP_LED_Init+0x64>)
 8001774:	f043 0301 	orr.w	r3, r3, #1
 8001778:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800177a:	4b13      	ldr	r3, [pc, #76]	@ (80017c8 <BSP_LED_Init+0x64>)
 800177c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800177e:	f003 0301 	and.w	r3, r3, #1
 8001782:	60bb      	str	r3, [r7, #8]
 8001784:	68bb      	ldr	r3, [r7, #8]

  /* Configure the GPIO_LED pin */
  gpio_init_structure.Pin   = LED_PIN[Led];
 8001786:	2320      	movs	r3, #32
 8001788:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 800178a:	2301      	movs	r3, #1
 800178c:	613b      	str	r3, [r7, #16]
  gpio_init_structure.Pull  = GPIO_NOPULL;
 800178e:	2300      	movs	r3, #0
 8001790:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001792:	2303      	movs	r3, #3
 8001794:	61bb      	str	r3, [r7, #24]

  HAL_GPIO_Init(LED_PORT[Led], &gpio_init_structure);
 8001796:	79fb      	ldrb	r3, [r7, #7]
 8001798:	4a0c      	ldr	r2, [pc, #48]	@ (80017cc <BSP_LED_Init+0x68>)
 800179a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800179e:	f107 020c 	add.w	r2, r7, #12
 80017a2:	4611      	mov	r1, r2
 80017a4:	4618      	mov	r0, r3
 80017a6:	f001 f8ff 	bl	80029a8 <HAL_GPIO_Init>
  HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET);
 80017aa:	79fb      	ldrb	r3, [r7, #7]
 80017ac:	4a07      	ldr	r2, [pc, #28]	@ (80017cc <BSP_LED_Init+0x68>)
 80017ae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80017b2:	2120      	movs	r1, #32
 80017b4:	2200      	movs	r2, #0
 80017b6:	4618      	mov	r0, r3
 80017b8:	f001 fa90 	bl	8002cdc <HAL_GPIO_WritePin>

  return BSP_ERROR_NONE;
 80017bc:	2300      	movs	r3, #0
}
 80017be:	4618      	mov	r0, r3
 80017c0:	3720      	adds	r7, #32
 80017c2:	46bd      	mov	sp, r7
 80017c4:	bd80      	pop	{r7, pc}
 80017c6:	bf00      	nop
 80017c8:	40021000 	.word	0x40021000
 80017cc:	20000044 	.word	0x20000044

080017d0 <BSP_PB_Init>:
  *           @arg BUTTON_MODE_EXTI: Button will be connected to EXTI line
  *                                  with interrupt generation capability
  * @retval BSP status
  */
int32_t BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 80017d0:	b580      	push	{r7, lr}
 80017d2:	b088      	sub	sp, #32
 80017d4:	af00      	add	r7, sp, #0
 80017d6:	4603      	mov	r3, r0
 80017d8:	460a      	mov	r2, r1
 80017da:	71fb      	strb	r3, [r7, #7]
 80017dc:	4613      	mov	r3, r2
 80017de:	71bb      	strb	r3, [r7, #6]
  static BSP_EXTI_LineCallback ButtonCallback[BUTTONn] = {BUTTON_USER_EXTI_Callback};
  static uint32_t BSP_BUTTON_PRIO [BUTTONn] = {BSP_BUTTON_USER_IT_PRIORITY};
  static const uint32_t BUTTON_EXTI_LINE[BUTTONn] = {USER_BUTTON_EXTI_LINE};

  /* Enable the BUTTON Clock */
  USER_BUTTON_GPIO_CLK_ENABLE();
 80017e0:	4b2c      	ldr	r3, [pc, #176]	@ (8001894 <BSP_PB_Init+0xc4>)
 80017e2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017e4:	4a2b      	ldr	r2, [pc, #172]	@ (8001894 <BSP_PB_Init+0xc4>)
 80017e6:	f043 0304 	orr.w	r3, r3, #4
 80017ea:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80017ec:	4b29      	ldr	r3, [pc, #164]	@ (8001894 <BSP_PB_Init+0xc4>)
 80017ee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017f0:	f003 0304 	and.w	r3, r3, #4
 80017f4:	60bb      	str	r3, [r7, #8]
 80017f6:	68bb      	ldr	r3, [r7, #8]

  gpio_init_structure.Pin = BUTTON_PIN[Button];
 80017f8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80017fc:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Pull = GPIO_PULLDOWN;
 80017fe:	2302      	movs	r3, #2
 8001800:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 8001802:	2302      	movs	r3, #2
 8001804:	61bb      	str	r3, [r7, #24]

  if(ButtonMode == BUTTON_MODE_GPIO)
 8001806:	79bb      	ldrb	r3, [r7, #6]
 8001808:	2b00      	cmp	r3, #0
 800180a:	d10c      	bne.n	8001826 <BSP_PB_Init+0x56>
  {
    /* Configure Button pin as input */
    gpio_init_structure.Mode = GPIO_MODE_INPUT;
 800180c:	2300      	movs	r3, #0
 800180e:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 8001810:	79fb      	ldrb	r3, [r7, #7]
 8001812:	4a21      	ldr	r2, [pc, #132]	@ (8001898 <BSP_PB_Init+0xc8>)
 8001814:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001818:	f107 020c 	add.w	r2, r7, #12
 800181c:	4611      	mov	r1, r2
 800181e:	4618      	mov	r0, r3
 8001820:	f001 f8c2 	bl	80029a8 <HAL_GPIO_Init>
 8001824:	e031      	b.n	800188a <BSP_PB_Init+0xba>
  }
  else /* (ButtonMode == BUTTON_MODE_EXTI) */
  {
    /* Configure Button pin as input with External interrupt */
    gpio_init_structure.Mode = GPIO_MODE_IT_RISING;
 8001826:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800182a:	613b      	str	r3, [r7, #16]

    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 800182c:	79fb      	ldrb	r3, [r7, #7]
 800182e:	4a1a      	ldr	r2, [pc, #104]	@ (8001898 <BSP_PB_Init+0xc8>)
 8001830:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001834:	f107 020c 	add.w	r2, r7, #12
 8001838:	4611      	mov	r1, r2
 800183a:	4618      	mov	r0, r3
 800183c:	f001 f8b4 	bl	80029a8 <HAL_GPIO_Init>

    (void)HAL_EXTI_GetHandle(&hpb_exti[Button], BUTTON_EXTI_LINE[Button]);
 8001840:	79fb      	ldrb	r3, [r7, #7]
 8001842:	00db      	lsls	r3, r3, #3
 8001844:	4a15      	ldr	r2, [pc, #84]	@ (800189c <BSP_PB_Init+0xcc>)
 8001846:	441a      	add	r2, r3
 8001848:	79fb      	ldrb	r3, [r7, #7]
 800184a:	4915      	ldr	r1, [pc, #84]	@ (80018a0 <BSP_PB_Init+0xd0>)
 800184c:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8001850:	4619      	mov	r1, r3
 8001852:	4610      	mov	r0, r2
 8001854:	f000 fd0b 	bl	800226e <HAL_EXTI_GetHandle>
    (void)HAL_EXTI_RegisterCallback(&hpb_exti[Button],  HAL_EXTI_COMMON_CB_ID, ButtonCallback[Button]);
 8001858:	79fb      	ldrb	r3, [r7, #7]
 800185a:	00db      	lsls	r3, r3, #3
 800185c:	4a0f      	ldr	r2, [pc, #60]	@ (800189c <BSP_PB_Init+0xcc>)
 800185e:	1898      	adds	r0, r3, r2
 8001860:	79fb      	ldrb	r3, [r7, #7]
 8001862:	4a10      	ldr	r2, [pc, #64]	@ (80018a4 <BSP_PB_Init+0xd4>)
 8001864:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001868:	461a      	mov	r2, r3
 800186a:	2100      	movs	r1, #0
 800186c:	f000 fce2 	bl	8002234 <HAL_EXTI_RegisterCallback>

    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((BUTTON_IRQn[Button]), BSP_BUTTON_PRIO[Button], 0x00);
 8001870:	2028      	movs	r0, #40	@ 0x28
 8001872:	79fb      	ldrb	r3, [r7, #7]
 8001874:	4a0c      	ldr	r2, [pc, #48]	@ (80018a8 <BSP_PB_Init+0xd8>)
 8001876:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800187a:	2200      	movs	r2, #0
 800187c:	4619      	mov	r1, r3
 800187e:	f000 f9d7 	bl	8001c30 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((BUTTON_IRQn[Button]));
 8001882:	2328      	movs	r3, #40	@ 0x28
 8001884:	4618      	mov	r0, r3
 8001886:	f000 f9ed 	bl	8001c64 <HAL_NVIC_EnableIRQ>
  }

  return BSP_ERROR_NONE;
 800188a:	2300      	movs	r3, #0
}
 800188c:	4618      	mov	r0, r3
 800188e:	3720      	adds	r7, #32
 8001890:	46bd      	mov	sp, r7
 8001892:	bd80      	pop	{r7, pc}
 8001894:	40021000 	.word	0x40021000
 8001898:	20000048 	.word	0x20000048
 800189c:	20000414 	.word	0x20000414
 80018a0:	0800a6c0 	.word	0x0800a6c0
 80018a4:	20000050 	.word	0x20000050
 80018a8:	20000054 	.word	0x20000054

080018ac <BSP_PB_IRQHandler>:
  * @brief  This function handles Push-Button interrupt requests.
  * @param  Button Specifies the pin connected EXTI line
  * @retval None
  */
void BSP_PB_IRQHandler(Button_TypeDef Button)
{
 80018ac:	b580      	push	{r7, lr}
 80018ae:	b082      	sub	sp, #8
 80018b0:	af00      	add	r7, sp, #0
 80018b2:	4603      	mov	r3, r0
 80018b4:	71fb      	strb	r3, [r7, #7]
  HAL_EXTI_IRQHandler(&hpb_exti[Button]);
 80018b6:	79fb      	ldrb	r3, [r7, #7]
 80018b8:	00db      	lsls	r3, r3, #3
 80018ba:	4a04      	ldr	r2, [pc, #16]	@ (80018cc <BSP_PB_IRQHandler+0x20>)
 80018bc:	4413      	add	r3, r2
 80018be:	4618      	mov	r0, r3
 80018c0:	f000 fcea 	bl	8002298 <HAL_EXTI_IRQHandler>
}
 80018c4:	bf00      	nop
 80018c6:	3708      	adds	r7, #8
 80018c8:	46bd      	mov	sp, r7
 80018ca:	bd80      	pop	{r7, pc}
 80018cc:	20000414 	.word	0x20000414

080018d0 <BSP_PB_Callback>:
  * @brief  BSP Push Button callback
  * @param  Button Specifies the pin connected EXTI line
  * @retval None.
  */
__weak void BSP_PB_Callback(Button_TypeDef Button)
{
 80018d0:	b480      	push	{r7}
 80018d2:	b083      	sub	sp, #12
 80018d4:	af00      	add	r7, sp, #0
 80018d6:	4603      	mov	r3, r0
 80018d8:	71fb      	strb	r3, [r7, #7]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Button);

  /* This function should be implemented by the user application.
     It is called into this driver when an event on Button is triggered. */
}
 80018da:	bf00      	nop
 80018dc:	370c      	adds	r7, #12
 80018de:	46bd      	mov	sp, r7
 80018e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e4:	4770      	bx	lr
	...

080018e8 <BSP_COM_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval BSP error code
  */
int32_t BSP_COM_Init(COM_TypeDef COM, COM_InitTypeDef *COM_Init)
{
 80018e8:	b580      	push	{r7, lr}
 80018ea:	b084      	sub	sp, #16
 80018ec:	af00      	add	r7, sp, #0
 80018ee:	4603      	mov	r3, r0
 80018f0:	6039      	str	r1, [r7, #0]
 80018f2:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 80018f4:	2300      	movs	r3, #0
 80018f6:	60fb      	str	r3, [r7, #12]

  if(COM > COMn)
 80018f8:	79fb      	ldrb	r3, [r7, #7]
 80018fa:	2b01      	cmp	r3, #1
 80018fc:	d903      	bls.n	8001906 <BSP_COM_Init+0x1e>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 80018fe:	f06f 0301 	mvn.w	r3, #1
 8001902:	60fb      	str	r3, [r7, #12]
 8001904:	e018      	b.n	8001938 <BSP_COM_Init+0x50>
  }
  else
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 0)
    /* Init the UART Msp */
    COM1_MspInit(&hcom_uart[COM]);
 8001906:	79fb      	ldrb	r3, [r7, #7]
 8001908:	2294      	movs	r2, #148	@ 0x94
 800190a:	fb02 f303 	mul.w	r3, r2, r3
 800190e:	4a0d      	ldr	r2, [pc, #52]	@ (8001944 <BSP_COM_Init+0x5c>)
 8001910:	4413      	add	r3, r2
 8001912:	4618      	mov	r0, r3
 8001914:	f000 f852 	bl	80019bc <COM1_MspInit>
        return BSP_ERROR_MSP_FAILURE;
      }
    }
#endif

    if(MX_LPUART1_Init(&hcom_uart[COM], COM_Init) != HAL_OK)
 8001918:	79fb      	ldrb	r3, [r7, #7]
 800191a:	2294      	movs	r2, #148	@ 0x94
 800191c:	fb02 f303 	mul.w	r3, r2, r3
 8001920:	4a08      	ldr	r2, [pc, #32]	@ (8001944 <BSP_COM_Init+0x5c>)
 8001922:	4413      	add	r3, r2
 8001924:	6839      	ldr	r1, [r7, #0]
 8001926:	4618      	mov	r0, r3
 8001928:	f000 f80e 	bl	8001948 <MX_LPUART1_Init>
 800192c:	4603      	mov	r3, r0
 800192e:	2b00      	cmp	r3, #0
 8001930:	d002      	beq.n	8001938 <BSP_COM_Init+0x50>
    {
      return BSP_ERROR_PERIPH_FAILURE;
 8001932:	f06f 0303 	mvn.w	r3, #3
 8001936:	e000      	b.n	800193a <BSP_COM_Init+0x52>
    }
  }

  return ret;
 8001938:	68fb      	ldr	r3, [r7, #12]
}
 800193a:	4618      	mov	r0, r3
 800193c:	3710      	adds	r7, #16
 800193e:	46bd      	mov	sp, r7
 8001940:	bd80      	pop	{r7, pc}
 8001942:	bf00      	nop
 8001944:	2000041c 	.word	0x2000041c

08001948 <MX_LPUART1_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval HAL error code
  */
__weak HAL_StatusTypeDef MX_LPUART1_Init(UART_HandleTypeDef *huart, MX_UART_InitTypeDef *COM_Init)
{
 8001948:	b580      	push	{r7, lr}
 800194a:	b082      	sub	sp, #8
 800194c:	af00      	add	r7, sp, #0
 800194e:	6078      	str	r0, [r7, #4]
 8001950:	6039      	str	r1, [r7, #0]
  /* USART configuration */
 huart->Instance          = COM_USART[COM1];
 8001952:	4b15      	ldr	r3, [pc, #84]	@ (80019a8 <MX_LPUART1_Init+0x60>)
 8001954:	681a      	ldr	r2, [r3, #0]
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	601a      	str	r2, [r3, #0]
 huart->Init.BaudRate     = COM_Init->BaudRate;
 800195a:	683b      	ldr	r3, [r7, #0]
 800195c:	681a      	ldr	r2, [r3, #0]
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	605a      	str	r2, [r3, #4]
 huart->Init.Mode         = UART_MODE_TX_RX;
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	220c      	movs	r2, #12
 8001966:	615a      	str	r2, [r3, #20]
 huart->Init.Parity       = (uint32_t)COM_Init->Parity;
 8001968:	683b      	ldr	r3, [r7, #0]
 800196a:	895b      	ldrh	r3, [r3, #10]
 800196c:	461a      	mov	r2, r3
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	611a      	str	r2, [r3, #16]
 huart->Init.WordLength   = COM_Init->WordLength;
 8001972:	683b      	ldr	r3, [r7, #0]
 8001974:	685a      	ldr	r2, [r3, #4]
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	609a      	str	r2, [r3, #8]
 huart->Init.StopBits     = (uint32_t)COM_Init->StopBits;
 800197a:	683b      	ldr	r3, [r7, #0]
 800197c:	891b      	ldrh	r3, [r3, #8]
 800197e:	461a      	mov	r2, r3
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	60da      	str	r2, [r3, #12]
 huart->Init.HwFlowCtl    = (uint32_t)COM_Init->HwFlowCtl;
 8001984:	683b      	ldr	r3, [r7, #0]
 8001986:	899b      	ldrh	r3, [r3, #12]
 8001988:	461a      	mov	r2, r3
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	619a      	str	r2, [r3, #24]
 huart->Init.OverSampling = UART_OVERSAMPLING_8;
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001994:	61da      	str	r2, [r3, #28]

 return HAL_UART_Init(huart);
 8001996:	6878      	ldr	r0, [r7, #4]
 8001998:	f004 f9c2 	bl	8005d20 <HAL_UART_Init>
 800199c:	4603      	mov	r3, r0
}
 800199e:	4618      	mov	r0, r3
 80019a0:	3708      	adds	r7, #8
 80019a2:	46bd      	mov	sp, r7
 80019a4:	bd80      	pop	{r7, pc}
 80019a6:	bf00      	nop
 80019a8:	2000004c 	.word	0x2000004c

080019ac <BUTTON_USER_EXTI_Callback>:
/**
  * @brief  Key EXTI line detection callbacks.
  * @retval BSP status
  */
static void BUTTON_USER_EXTI_Callback(void)
{
 80019ac:	b580      	push	{r7, lr}
 80019ae:	af00      	add	r7, sp, #0
  BSP_PB_Callback(BUTTON_USER);
 80019b0:	2000      	movs	r0, #0
 80019b2:	f7ff ff8d 	bl	80018d0 <BSP_PB_Callback>
}
 80019b6:	bf00      	nop
 80019b8:	bd80      	pop	{r7, pc}
	...

080019bc <COM1_MspInit>:
  * @brief  Initializes COM1 MSP.
  * @param  huart UART handle
  * @retval BSP status
  */
static void COM1_MspInit(UART_HandleTypeDef *huart)
{
 80019bc:	b580      	push	{r7, lr}
 80019be:	b08a      	sub	sp, #40	@ 0x28
 80019c0:	af00      	add	r7, sp, #0
 80019c2:	6078      	str	r0, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);

  /* Enable GPIO clock */
  COM1_TX_GPIO_CLK_ENABLE();
 80019c4:	4b22      	ldr	r3, [pc, #136]	@ (8001a50 <COM1_MspInit+0x94>)
 80019c6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80019c8:	4a21      	ldr	r2, [pc, #132]	@ (8001a50 <COM1_MspInit+0x94>)
 80019ca:	f043 0301 	orr.w	r3, r3, #1
 80019ce:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80019d0:	4b1f      	ldr	r3, [pc, #124]	@ (8001a50 <COM1_MspInit+0x94>)
 80019d2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80019d4:	f003 0301 	and.w	r3, r3, #1
 80019d8:	613b      	str	r3, [r7, #16]
 80019da:	693b      	ldr	r3, [r7, #16]
  COM1_RX_GPIO_CLK_ENABLE();
 80019dc:	4b1c      	ldr	r3, [pc, #112]	@ (8001a50 <COM1_MspInit+0x94>)
 80019de:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80019e0:	4a1b      	ldr	r2, [pc, #108]	@ (8001a50 <COM1_MspInit+0x94>)
 80019e2:	f043 0301 	orr.w	r3, r3, #1
 80019e6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80019e8:	4b19      	ldr	r3, [pc, #100]	@ (8001a50 <COM1_MspInit+0x94>)
 80019ea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80019ec:	f003 0301 	and.w	r3, r3, #1
 80019f0:	60fb      	str	r3, [r7, #12]
 80019f2:	68fb      	ldr	r3, [r7, #12]

  /* Enable USART clock */
  COM1_CLK_ENABLE();
 80019f4:	4b16      	ldr	r3, [pc, #88]	@ (8001a50 <COM1_MspInit+0x94>)
 80019f6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80019f8:	4a15      	ldr	r2, [pc, #84]	@ (8001a50 <COM1_MspInit+0x94>)
 80019fa:	f043 0301 	orr.w	r3, r3, #1
 80019fe:	65d3      	str	r3, [r2, #92]	@ 0x5c
 8001a00:	4b13      	ldr	r3, [pc, #76]	@ (8001a50 <COM1_MspInit+0x94>)
 8001a02:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001a04:	f003 0301 	and.w	r3, r3, #1
 8001a08:	60bb      	str	r3, [r7, #8]
 8001a0a:	68bb      	ldr	r3, [r7, #8]

  /* Configure USART Tx as alternate function */
  gpio_init_structure.Pin       = COM1_TX_PIN;
 8001a0c:	2304      	movs	r3, #4
 8001a0e:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 8001a10:	2302      	movs	r3, #2
 8001a12:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Speed     = GPIO_SPEED_FREQ_HIGH;
 8001a14:	2302      	movs	r3, #2
 8001a16:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull      = GPIO_PULLUP;
 8001a18:	2301      	movs	r3, #1
 8001a1a:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Alternate = COM1_TX_AF;
 8001a1c:	230c      	movs	r3, #12
 8001a1e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_TX_GPIO_PORT, &gpio_init_structure);
 8001a20:	f107 0314 	add.w	r3, r7, #20
 8001a24:	4619      	mov	r1, r3
 8001a26:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001a2a:	f000 ffbd 	bl	80029a8 <HAL_GPIO_Init>

  /* Configure USART Rx as alternate function */
  gpio_init_structure.Pin = COM1_RX_PIN;
 8001a2e:	2308      	movs	r3, #8
 8001a30:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 8001a32:	2302      	movs	r3, #2
 8001a34:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Alternate = COM1_RX_AF;
 8001a36:	230c      	movs	r3, #12
 8001a38:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_RX_GPIO_PORT, &gpio_init_structure);
 8001a3a:	f107 0314 	add.w	r3, r7, #20
 8001a3e:	4619      	mov	r1, r3
 8001a40:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001a44:	f000 ffb0 	bl	80029a8 <HAL_GPIO_Init>
}
 8001a48:	bf00      	nop
 8001a4a:	3728      	adds	r7, #40	@ 0x28
 8001a4c:	46bd      	mov	sp, r7
 8001a4e:	bd80      	pop	{r7, pc}
 8001a50:	40021000 	.word	0x40021000

08001a54 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001a54:	b580      	push	{r7, lr}
 8001a56:	b082      	sub	sp, #8
 8001a58:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001a5a:	2300      	movs	r3, #0
 8001a5c:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001a5e:	2003      	movs	r0, #3
 8001a60:	f000 f8db 	bl	8001c1a <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001a64:	200f      	movs	r0, #15
 8001a66:	f7ff fc99 	bl	800139c <HAL_InitTick>
 8001a6a:	4603      	mov	r3, r0
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	d002      	beq.n	8001a76 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001a70:	2301      	movs	r3, #1
 8001a72:	71fb      	strb	r3, [r7, #7]
 8001a74:	e001      	b.n	8001a7a <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001a76:	f7ff fc67 	bl	8001348 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001a7a:	79fb      	ldrb	r3, [r7, #7]

}
 8001a7c:	4618      	mov	r0, r3
 8001a7e:	3708      	adds	r7, #8
 8001a80:	46bd      	mov	sp, r7
 8001a82:	bd80      	pop	{r7, pc}

08001a84 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001a84:	b480      	push	{r7}
 8001a86:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001a88:	4b05      	ldr	r3, [pc, #20]	@ (8001aa0 <HAL_IncTick+0x1c>)
 8001a8a:	681a      	ldr	r2, [r3, #0]
 8001a8c:	4b05      	ldr	r3, [pc, #20]	@ (8001aa4 <HAL_IncTick+0x20>)
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	4413      	add	r3, r2
 8001a92:	4a03      	ldr	r2, [pc, #12]	@ (8001aa0 <HAL_IncTick+0x1c>)
 8001a94:	6013      	str	r3, [r2, #0]
}
 8001a96:	bf00      	nop
 8001a98:	46bd      	mov	sp, r7
 8001a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a9e:	4770      	bx	lr
 8001aa0:	200004b0 	.word	0x200004b0
 8001aa4:	2000005c 	.word	0x2000005c

08001aa8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001aa8:	b480      	push	{r7}
 8001aaa:	af00      	add	r7, sp, #0
  return uwTick;
 8001aac:	4b03      	ldr	r3, [pc, #12]	@ (8001abc <HAL_GetTick+0x14>)
 8001aae:	681b      	ldr	r3, [r3, #0]
}
 8001ab0:	4618      	mov	r0, r3
 8001ab2:	46bd      	mov	sp, r7
 8001ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab8:	4770      	bx	lr
 8001aba:	bf00      	nop
 8001abc:	200004b0 	.word	0x200004b0

08001ac0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ac0:	b480      	push	{r7}
 8001ac2:	b085      	sub	sp, #20
 8001ac4:	af00      	add	r7, sp, #0
 8001ac6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	f003 0307 	and.w	r3, r3, #7
 8001ace:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001ad0:	4b0c      	ldr	r3, [pc, #48]	@ (8001b04 <__NVIC_SetPriorityGrouping+0x44>)
 8001ad2:	68db      	ldr	r3, [r3, #12]
 8001ad4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001ad6:	68ba      	ldr	r2, [r7, #8]
 8001ad8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001adc:	4013      	ands	r3, r2
 8001ade:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001ae0:	68fb      	ldr	r3, [r7, #12]
 8001ae2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001ae4:	68bb      	ldr	r3, [r7, #8]
 8001ae6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001ae8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001aec:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001af0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001af2:	4a04      	ldr	r2, [pc, #16]	@ (8001b04 <__NVIC_SetPriorityGrouping+0x44>)
 8001af4:	68bb      	ldr	r3, [r7, #8]
 8001af6:	60d3      	str	r3, [r2, #12]
}
 8001af8:	bf00      	nop
 8001afa:	3714      	adds	r7, #20
 8001afc:	46bd      	mov	sp, r7
 8001afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b02:	4770      	bx	lr
 8001b04:	e000ed00 	.word	0xe000ed00

08001b08 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001b08:	b480      	push	{r7}
 8001b0a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001b0c:	4b04      	ldr	r3, [pc, #16]	@ (8001b20 <__NVIC_GetPriorityGrouping+0x18>)
 8001b0e:	68db      	ldr	r3, [r3, #12]
 8001b10:	0a1b      	lsrs	r3, r3, #8
 8001b12:	f003 0307 	and.w	r3, r3, #7
}
 8001b16:	4618      	mov	r0, r3
 8001b18:	46bd      	mov	sp, r7
 8001b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b1e:	4770      	bx	lr
 8001b20:	e000ed00 	.word	0xe000ed00

08001b24 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b24:	b480      	push	{r7}
 8001b26:	b083      	sub	sp, #12
 8001b28:	af00      	add	r7, sp, #0
 8001b2a:	4603      	mov	r3, r0
 8001b2c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	db0b      	blt.n	8001b4e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001b36:	79fb      	ldrb	r3, [r7, #7]
 8001b38:	f003 021f 	and.w	r2, r3, #31
 8001b3c:	4907      	ldr	r1, [pc, #28]	@ (8001b5c <__NVIC_EnableIRQ+0x38>)
 8001b3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b42:	095b      	lsrs	r3, r3, #5
 8001b44:	2001      	movs	r0, #1
 8001b46:	fa00 f202 	lsl.w	r2, r0, r2
 8001b4a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001b4e:	bf00      	nop
 8001b50:	370c      	adds	r7, #12
 8001b52:	46bd      	mov	sp, r7
 8001b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b58:	4770      	bx	lr
 8001b5a:	bf00      	nop
 8001b5c:	e000e100 	.word	0xe000e100

08001b60 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001b60:	b480      	push	{r7}
 8001b62:	b083      	sub	sp, #12
 8001b64:	af00      	add	r7, sp, #0
 8001b66:	4603      	mov	r3, r0
 8001b68:	6039      	str	r1, [r7, #0]
 8001b6a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b6c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	db0a      	blt.n	8001b8a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b74:	683b      	ldr	r3, [r7, #0]
 8001b76:	b2da      	uxtb	r2, r3
 8001b78:	490c      	ldr	r1, [pc, #48]	@ (8001bac <__NVIC_SetPriority+0x4c>)
 8001b7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b7e:	0112      	lsls	r2, r2, #4
 8001b80:	b2d2      	uxtb	r2, r2
 8001b82:	440b      	add	r3, r1
 8001b84:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001b88:	e00a      	b.n	8001ba0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b8a:	683b      	ldr	r3, [r7, #0]
 8001b8c:	b2da      	uxtb	r2, r3
 8001b8e:	4908      	ldr	r1, [pc, #32]	@ (8001bb0 <__NVIC_SetPriority+0x50>)
 8001b90:	79fb      	ldrb	r3, [r7, #7]
 8001b92:	f003 030f 	and.w	r3, r3, #15
 8001b96:	3b04      	subs	r3, #4
 8001b98:	0112      	lsls	r2, r2, #4
 8001b9a:	b2d2      	uxtb	r2, r2
 8001b9c:	440b      	add	r3, r1
 8001b9e:	761a      	strb	r2, [r3, #24]
}
 8001ba0:	bf00      	nop
 8001ba2:	370c      	adds	r7, #12
 8001ba4:	46bd      	mov	sp, r7
 8001ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001baa:	4770      	bx	lr
 8001bac:	e000e100 	.word	0xe000e100
 8001bb0:	e000ed00 	.word	0xe000ed00

08001bb4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001bb4:	b480      	push	{r7}
 8001bb6:	b089      	sub	sp, #36	@ 0x24
 8001bb8:	af00      	add	r7, sp, #0
 8001bba:	60f8      	str	r0, [r7, #12]
 8001bbc:	60b9      	str	r1, [r7, #8]
 8001bbe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001bc0:	68fb      	ldr	r3, [r7, #12]
 8001bc2:	f003 0307 	and.w	r3, r3, #7
 8001bc6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001bc8:	69fb      	ldr	r3, [r7, #28]
 8001bca:	f1c3 0307 	rsb	r3, r3, #7
 8001bce:	2b04      	cmp	r3, #4
 8001bd0:	bf28      	it	cs
 8001bd2:	2304      	movcs	r3, #4
 8001bd4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001bd6:	69fb      	ldr	r3, [r7, #28]
 8001bd8:	3304      	adds	r3, #4
 8001bda:	2b06      	cmp	r3, #6
 8001bdc:	d902      	bls.n	8001be4 <NVIC_EncodePriority+0x30>
 8001bde:	69fb      	ldr	r3, [r7, #28]
 8001be0:	3b03      	subs	r3, #3
 8001be2:	e000      	b.n	8001be6 <NVIC_EncodePriority+0x32>
 8001be4:	2300      	movs	r3, #0
 8001be6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001be8:	f04f 32ff 	mov.w	r2, #4294967295
 8001bec:	69bb      	ldr	r3, [r7, #24]
 8001bee:	fa02 f303 	lsl.w	r3, r2, r3
 8001bf2:	43da      	mvns	r2, r3
 8001bf4:	68bb      	ldr	r3, [r7, #8]
 8001bf6:	401a      	ands	r2, r3
 8001bf8:	697b      	ldr	r3, [r7, #20]
 8001bfa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001bfc:	f04f 31ff 	mov.w	r1, #4294967295
 8001c00:	697b      	ldr	r3, [r7, #20]
 8001c02:	fa01 f303 	lsl.w	r3, r1, r3
 8001c06:	43d9      	mvns	r1, r3
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c0c:	4313      	orrs	r3, r2
         );
}
 8001c0e:	4618      	mov	r0, r3
 8001c10:	3724      	adds	r7, #36	@ 0x24
 8001c12:	46bd      	mov	sp, r7
 8001c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c18:	4770      	bx	lr

08001c1a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c1a:	b580      	push	{r7, lr}
 8001c1c:	b082      	sub	sp, #8
 8001c1e:	af00      	add	r7, sp, #0
 8001c20:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001c22:	6878      	ldr	r0, [r7, #4]
 8001c24:	f7ff ff4c 	bl	8001ac0 <__NVIC_SetPriorityGrouping>
}
 8001c28:	bf00      	nop
 8001c2a:	3708      	adds	r7, #8
 8001c2c:	46bd      	mov	sp, r7
 8001c2e:	bd80      	pop	{r7, pc}

08001c30 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001c30:	b580      	push	{r7, lr}
 8001c32:	b086      	sub	sp, #24
 8001c34:	af00      	add	r7, sp, #0
 8001c36:	4603      	mov	r3, r0
 8001c38:	60b9      	str	r1, [r7, #8]
 8001c3a:	607a      	str	r2, [r7, #4]
 8001c3c:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001c3e:	f7ff ff63 	bl	8001b08 <__NVIC_GetPriorityGrouping>
 8001c42:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001c44:	687a      	ldr	r2, [r7, #4]
 8001c46:	68b9      	ldr	r1, [r7, #8]
 8001c48:	6978      	ldr	r0, [r7, #20]
 8001c4a:	f7ff ffb3 	bl	8001bb4 <NVIC_EncodePriority>
 8001c4e:	4602      	mov	r2, r0
 8001c50:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001c54:	4611      	mov	r1, r2
 8001c56:	4618      	mov	r0, r3
 8001c58:	f7ff ff82 	bl	8001b60 <__NVIC_SetPriority>
}
 8001c5c:	bf00      	nop
 8001c5e:	3718      	adds	r7, #24
 8001c60:	46bd      	mov	sp, r7
 8001c62:	bd80      	pop	{r7, pc}

08001c64 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001c64:	b580      	push	{r7, lr}
 8001c66:	b082      	sub	sp, #8
 8001c68:	af00      	add	r7, sp, #0
 8001c6a:	4603      	mov	r3, r0
 8001c6c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001c6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c72:	4618      	mov	r0, r3
 8001c74:	f7ff ff56 	bl	8001b24 <__NVIC_EnableIRQ>
}
 8001c78:	bf00      	nop
 8001c7a:	3708      	adds	r7, #8
 8001c7c:	46bd      	mov	sp, r7
 8001c7e:	bd80      	pop	{r7, pc}

08001c80 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001c80:	b580      	push	{r7, lr}
 8001c82:	b084      	sub	sp, #16
 8001c84:	af00      	add	r7, sp, #0
 8001c86:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	d101      	bne.n	8001c92 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8001c8e:	2301      	movs	r3, #1
 8001c90:	e08d      	b.n	8001dae <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	461a      	mov	r2, r3
 8001c98:	4b47      	ldr	r3, [pc, #284]	@ (8001db8 <HAL_DMA_Init+0x138>)
 8001c9a:	429a      	cmp	r2, r3
 8001c9c:	d80f      	bhi.n	8001cbe <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	461a      	mov	r2, r3
 8001ca4:	4b45      	ldr	r3, [pc, #276]	@ (8001dbc <HAL_DMA_Init+0x13c>)
 8001ca6:	4413      	add	r3, r2
 8001ca8:	4a45      	ldr	r2, [pc, #276]	@ (8001dc0 <HAL_DMA_Init+0x140>)
 8001caa:	fba2 2303 	umull	r2, r3, r2, r3
 8001cae:	091b      	lsrs	r3, r3, #4
 8001cb0:	009a      	lsls	r2, r3, #2
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	4a42      	ldr	r2, [pc, #264]	@ (8001dc4 <HAL_DMA_Init+0x144>)
 8001cba:	641a      	str	r2, [r3, #64]	@ 0x40
 8001cbc:	e00e      	b.n	8001cdc <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	461a      	mov	r2, r3
 8001cc4:	4b40      	ldr	r3, [pc, #256]	@ (8001dc8 <HAL_DMA_Init+0x148>)
 8001cc6:	4413      	add	r3, r2
 8001cc8:	4a3d      	ldr	r2, [pc, #244]	@ (8001dc0 <HAL_DMA_Init+0x140>)
 8001cca:	fba2 2303 	umull	r2, r3, r2, r3
 8001cce:	091b      	lsrs	r3, r3, #4
 8001cd0:	009a      	lsls	r2, r3, #2
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	4a3c      	ldr	r2, [pc, #240]	@ (8001dcc <HAL_DMA_Init+0x14c>)
 8001cda:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	2202      	movs	r2, #2
 8001ce0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8001cec:	68fb      	ldr	r3, [r7, #12]
 8001cee:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8001cf2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001cf6:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8001d00:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	691b      	ldr	r3, [r3, #16]
 8001d06:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001d0c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	699b      	ldr	r3, [r3, #24]
 8001d12:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001d18:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	6a1b      	ldr	r3, [r3, #32]
 8001d1e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001d20:	68fa      	ldr	r2, [r7, #12]
 8001d22:	4313      	orrs	r3, r2
 8001d24:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	68fa      	ldr	r2, [r7, #12]
 8001d2c:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8001d2e:	6878      	ldr	r0, [r7, #4]
 8001d30:	f000 fa1e 	bl	8002170 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	689b      	ldr	r3, [r3, #8]
 8001d38:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8001d3c:	d102      	bne.n	8001d44 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	2200      	movs	r2, #0
 8001d42:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	685a      	ldr	r2, [r3, #4]
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001d4c:	b2d2      	uxtb	r2, r2
 8001d4e:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d54:	687a      	ldr	r2, [r7, #4]
 8001d56:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8001d58:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	685b      	ldr	r3, [r3, #4]
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	d010      	beq.n	8001d84 <HAL_DMA_Init+0x104>
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	685b      	ldr	r3, [r3, #4]
 8001d66:	2b04      	cmp	r3, #4
 8001d68:	d80c      	bhi.n	8001d84 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8001d6a:	6878      	ldr	r0, [r7, #4]
 8001d6c:	f000 fa3e 	bl	80021ec <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001d74:	2200      	movs	r2, #0
 8001d76:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d7c:	687a      	ldr	r2, [r7, #4]
 8001d7e:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8001d80:	605a      	str	r2, [r3, #4]
 8001d82:	e008      	b.n	8001d96 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	2200      	movs	r2, #0
 8001d88:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	2200      	movs	r2, #0
 8001d8e:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	2200      	movs	r2, #0
 8001d94:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	2200      	movs	r2, #0
 8001d9a:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	2201      	movs	r2, #1
 8001da0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	2200      	movs	r2, #0
 8001da8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8001dac:	2300      	movs	r3, #0
}
 8001dae:	4618      	mov	r0, r3
 8001db0:	3710      	adds	r7, #16
 8001db2:	46bd      	mov	sp, r7
 8001db4:	bd80      	pop	{r7, pc}
 8001db6:	bf00      	nop
 8001db8:	40020407 	.word	0x40020407
 8001dbc:	bffdfff8 	.word	0xbffdfff8
 8001dc0:	cccccccd 	.word	0xcccccccd
 8001dc4:	40020000 	.word	0x40020000
 8001dc8:	bffdfbf8 	.word	0xbffdfbf8
 8001dcc:	40020400 	.word	0x40020400

08001dd0 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8001dd0:	b580      	push	{r7, lr}
 8001dd2:	b086      	sub	sp, #24
 8001dd4:	af00      	add	r7, sp, #0
 8001dd6:	60f8      	str	r0, [r7, #12]
 8001dd8:	60b9      	str	r1, [r7, #8]
 8001dda:	607a      	str	r2, [r7, #4]
 8001ddc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001dde:	2300      	movs	r3, #0
 8001de0:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8001de2:	68fb      	ldr	r3, [r7, #12]
 8001de4:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001de8:	2b01      	cmp	r3, #1
 8001dea:	d101      	bne.n	8001df0 <HAL_DMA_Start_IT+0x20>
 8001dec:	2302      	movs	r3, #2
 8001dee:	e066      	b.n	8001ebe <HAL_DMA_Start_IT+0xee>
 8001df0:	68fb      	ldr	r3, [r7, #12]
 8001df2:	2201      	movs	r2, #1
 8001df4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8001df8:	68fb      	ldr	r3, [r7, #12]
 8001dfa:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001dfe:	b2db      	uxtb	r3, r3
 8001e00:	2b01      	cmp	r3, #1
 8001e02:	d155      	bne.n	8001eb0 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001e04:	68fb      	ldr	r3, [r7, #12]
 8001e06:	2202      	movs	r2, #2
 8001e08:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001e0c:	68fb      	ldr	r3, [r7, #12]
 8001e0e:	2200      	movs	r2, #0
 8001e10:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001e12:	68fb      	ldr	r3, [r7, #12]
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	681a      	ldr	r2, [r3, #0]
 8001e18:	68fb      	ldr	r3, [r7, #12]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	f022 0201 	bic.w	r2, r2, #1
 8001e20:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001e22:	683b      	ldr	r3, [r7, #0]
 8001e24:	687a      	ldr	r2, [r7, #4]
 8001e26:	68b9      	ldr	r1, [r7, #8]
 8001e28:	68f8      	ldr	r0, [r7, #12]
 8001e2a:	f000 f962 	bl	80020f2 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8001e2e:	68fb      	ldr	r3, [r7, #12]
 8001e30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d008      	beq.n	8001e48 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001e36:	68fb      	ldr	r3, [r7, #12]
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	681a      	ldr	r2, [r3, #0]
 8001e3c:	68fb      	ldr	r3, [r7, #12]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	f042 020e 	orr.w	r2, r2, #14
 8001e44:	601a      	str	r2, [r3, #0]
 8001e46:	e00f      	b.n	8001e68 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001e48:	68fb      	ldr	r3, [r7, #12]
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	681a      	ldr	r2, [r3, #0]
 8001e4e:	68fb      	ldr	r3, [r7, #12]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	f022 0204 	bic.w	r2, r2, #4
 8001e56:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001e58:	68fb      	ldr	r3, [r7, #12]
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	681a      	ldr	r2, [r3, #0]
 8001e5e:	68fb      	ldr	r3, [r7, #12]
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	f042 020a 	orr.w	r2, r2, #10
 8001e66:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8001e68:	68fb      	ldr	r3, [r7, #12]
 8001e6a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	d007      	beq.n	8001e86 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8001e76:	68fb      	ldr	r3, [r7, #12]
 8001e78:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001e7a:	681a      	ldr	r2, [r3, #0]
 8001e7c:	68fb      	ldr	r3, [r7, #12]
 8001e7e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001e80:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001e84:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8001e86:	68fb      	ldr	r3, [r7, #12]
 8001e88:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	d007      	beq.n	8001e9e <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8001e8e:	68fb      	ldr	r3, [r7, #12]
 8001e90:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001e92:	681a      	ldr	r2, [r3, #0]
 8001e94:	68fb      	ldr	r3, [r7, #12]
 8001e96:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001e98:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001e9c:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001e9e:	68fb      	ldr	r3, [r7, #12]
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	681a      	ldr	r2, [r3, #0]
 8001ea4:	68fb      	ldr	r3, [r7, #12]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	f042 0201 	orr.w	r2, r2, #1
 8001eac:	601a      	str	r2, [r3, #0]
 8001eae:	e005      	b.n	8001ebc <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001eb0:	68fb      	ldr	r3, [r7, #12]
 8001eb2:	2200      	movs	r2, #0
 8001eb4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8001eb8:	2302      	movs	r3, #2
 8001eba:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8001ebc:	7dfb      	ldrb	r3, [r7, #23]
}
 8001ebe:	4618      	mov	r0, r3
 8001ec0:	3718      	adds	r7, #24
 8001ec2:	46bd      	mov	sp, r7
 8001ec4:	bd80      	pop	{r7, pc}

08001ec6 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001ec6:	b580      	push	{r7, lr}
 8001ec8:	b084      	sub	sp, #16
 8001eca:	af00      	add	r7, sp, #0
 8001ecc:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001ece:	2300      	movs	r3, #0
 8001ed0:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001ed8:	b2db      	uxtb	r3, r3
 8001eda:	2b02      	cmp	r3, #2
 8001edc:	d00d      	beq.n	8001efa <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	2204      	movs	r2, #4
 8001ee2:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	2201      	movs	r2, #1
 8001ee8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	2200      	movs	r2, #0
 8001ef0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 8001ef4:	2301      	movs	r3, #1
 8001ef6:	73fb      	strb	r3, [r7, #15]
 8001ef8:	e047      	b.n	8001f8a <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	681a      	ldr	r2, [r3, #0]
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	f022 020e 	bic.w	r2, r2, #14
 8001f08:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	681a      	ldr	r2, [r3, #0]
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	f022 0201 	bic.w	r2, r2, #1
 8001f18:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001f1e:	681a      	ldr	r2, [r3, #0]
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001f24:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001f28:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f2e:	f003 021f 	and.w	r2, r3, #31
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f36:	2101      	movs	r1, #1
 8001f38:	fa01 f202 	lsl.w	r2, r1, r2
 8001f3c:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f42:	687a      	ldr	r2, [r7, #4]
 8001f44:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8001f46:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	d00c      	beq.n	8001f6a <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001f54:	681a      	ldr	r2, [r3, #0]
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001f5a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001f5e:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f64:	687a      	ldr	r2, [r7, #4]
 8001f66:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8001f68:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	2201      	movs	r2, #1
 8001f6e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	2200      	movs	r2, #0
 8001f76:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001f7e:	2b00      	cmp	r3, #0
 8001f80:	d003      	beq.n	8001f8a <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001f86:	6878      	ldr	r0, [r7, #4]
 8001f88:	4798      	blx	r3
    }
  }
  return status;
 8001f8a:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f8c:	4618      	mov	r0, r3
 8001f8e:	3710      	adds	r7, #16
 8001f90:	46bd      	mov	sp, r7
 8001f92:	bd80      	pop	{r7, pc}

08001f94 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001f94:	b580      	push	{r7, lr}
 8001f96:	b084      	sub	sp, #16
 8001f98:	af00      	add	r7, sp, #0
 8001f9a:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fb0:	f003 031f 	and.w	r3, r3, #31
 8001fb4:	2204      	movs	r2, #4
 8001fb6:	409a      	lsls	r2, r3
 8001fb8:	68fb      	ldr	r3, [r7, #12]
 8001fba:	4013      	ands	r3, r2
 8001fbc:	2b00      	cmp	r3, #0
 8001fbe:	d026      	beq.n	800200e <HAL_DMA_IRQHandler+0x7a>
 8001fc0:	68bb      	ldr	r3, [r7, #8]
 8001fc2:	f003 0304 	and.w	r3, r3, #4
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	d021      	beq.n	800200e <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	f003 0320 	and.w	r3, r3, #32
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d107      	bne.n	8001fe8 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	681a      	ldr	r2, [r3, #0]
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	f022 0204 	bic.w	r2, r2, #4
 8001fe6:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fec:	f003 021f 	and.w	r2, r3, #31
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ff4:	2104      	movs	r1, #4
 8001ff6:	fa01 f202 	lsl.w	r2, r1, r2
 8001ffa:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002000:	2b00      	cmp	r3, #0
 8002002:	d071      	beq.n	80020e8 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002008:	6878      	ldr	r0, [r7, #4]
 800200a:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 800200c:	e06c      	b.n	80020e8 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002012:	f003 031f 	and.w	r3, r3, #31
 8002016:	2202      	movs	r2, #2
 8002018:	409a      	lsls	r2, r3
 800201a:	68fb      	ldr	r3, [r7, #12]
 800201c:	4013      	ands	r3, r2
 800201e:	2b00      	cmp	r3, #0
 8002020:	d02e      	beq.n	8002080 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8002022:	68bb      	ldr	r3, [r7, #8]
 8002024:	f003 0302 	and.w	r3, r3, #2
 8002028:	2b00      	cmp	r3, #0
 800202a:	d029      	beq.n	8002080 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	f003 0320 	and.w	r3, r3, #32
 8002036:	2b00      	cmp	r3, #0
 8002038:	d10b      	bne.n	8002052 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	681a      	ldr	r2, [r3, #0]
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	f022 020a 	bic.w	r2, r2, #10
 8002048:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	2201      	movs	r2, #1
 800204e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002056:	f003 021f 	and.w	r2, r3, #31
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800205e:	2102      	movs	r1, #2
 8002060:	fa01 f202 	lsl.w	r2, r1, r2
 8002064:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	2200      	movs	r2, #0
 800206a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002072:	2b00      	cmp	r3, #0
 8002074:	d038      	beq.n	80020e8 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800207a:	6878      	ldr	r0, [r7, #4]
 800207c:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 800207e:	e033      	b.n	80020e8 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002084:	f003 031f 	and.w	r3, r3, #31
 8002088:	2208      	movs	r2, #8
 800208a:	409a      	lsls	r2, r3
 800208c:	68fb      	ldr	r3, [r7, #12]
 800208e:	4013      	ands	r3, r2
 8002090:	2b00      	cmp	r3, #0
 8002092:	d02a      	beq.n	80020ea <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8002094:	68bb      	ldr	r3, [r7, #8]
 8002096:	f003 0308 	and.w	r3, r3, #8
 800209a:	2b00      	cmp	r3, #0
 800209c:	d025      	beq.n	80020ea <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	681a      	ldr	r2, [r3, #0]
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	f022 020e 	bic.w	r2, r2, #14
 80020ac:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020b2:	f003 021f 	and.w	r2, r3, #31
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020ba:	2101      	movs	r1, #1
 80020bc:	fa01 f202 	lsl.w	r2, r1, r2
 80020c0:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	2201      	movs	r2, #1
 80020c6:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	2201      	movs	r2, #1
 80020cc:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	2200      	movs	r2, #0
 80020d4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80020dc:	2b00      	cmp	r3, #0
 80020de:	d004      	beq.n	80020ea <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80020e4:	6878      	ldr	r0, [r7, #4]
 80020e6:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80020e8:	bf00      	nop
 80020ea:	bf00      	nop
}
 80020ec:	3710      	adds	r7, #16
 80020ee:	46bd      	mov	sp, r7
 80020f0:	bd80      	pop	{r7, pc}

080020f2 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80020f2:	b480      	push	{r7}
 80020f4:	b085      	sub	sp, #20
 80020f6:	af00      	add	r7, sp, #0
 80020f8:	60f8      	str	r0, [r7, #12]
 80020fa:	60b9      	str	r1, [r7, #8]
 80020fc:	607a      	str	r2, [r7, #4]
 80020fe:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002100:	68fb      	ldr	r3, [r7, #12]
 8002102:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002104:	68fa      	ldr	r2, [r7, #12]
 8002106:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002108:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 800210a:	68fb      	ldr	r3, [r7, #12]
 800210c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800210e:	2b00      	cmp	r3, #0
 8002110:	d004      	beq.n	800211c <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002112:	68fb      	ldr	r3, [r7, #12]
 8002114:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002116:	68fa      	ldr	r2, [r7, #12]
 8002118:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800211a:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800211c:	68fb      	ldr	r3, [r7, #12]
 800211e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002120:	f003 021f 	and.w	r2, r3, #31
 8002124:	68fb      	ldr	r3, [r7, #12]
 8002126:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002128:	2101      	movs	r1, #1
 800212a:	fa01 f202 	lsl.w	r2, r1, r2
 800212e:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002130:	68fb      	ldr	r3, [r7, #12]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	683a      	ldr	r2, [r7, #0]
 8002136:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002138:	68fb      	ldr	r3, [r7, #12]
 800213a:	689b      	ldr	r3, [r3, #8]
 800213c:	2b10      	cmp	r3, #16
 800213e:	d108      	bne.n	8002152 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	687a      	ldr	r2, [r7, #4]
 8002146:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002148:	68fb      	ldr	r3, [r7, #12]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	68ba      	ldr	r2, [r7, #8]
 800214e:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002150:	e007      	b.n	8002162 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8002152:	68fb      	ldr	r3, [r7, #12]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	68ba      	ldr	r2, [r7, #8]
 8002158:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800215a:	68fb      	ldr	r3, [r7, #12]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	687a      	ldr	r2, [r7, #4]
 8002160:	60da      	str	r2, [r3, #12]
}
 8002162:	bf00      	nop
 8002164:	3714      	adds	r7, #20
 8002166:	46bd      	mov	sp, r7
 8002168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800216c:	4770      	bx	lr
	...

08002170 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8002170:	b480      	push	{r7}
 8002172:	b087      	sub	sp, #28
 8002174:	af00      	add	r7, sp, #0
 8002176:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	461a      	mov	r2, r3
 800217e:	4b16      	ldr	r3, [pc, #88]	@ (80021d8 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8002180:	429a      	cmp	r2, r3
 8002182:	d802      	bhi.n	800218a <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8002184:	4b15      	ldr	r3, [pc, #84]	@ (80021dc <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8002186:	617b      	str	r3, [r7, #20]
 8002188:	e001      	b.n	800218e <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
#elif defined (STM32G411xB) || defined (STM32G431xx) || defined (STM32G441xx) || defined (STM32GBK1CB)
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
 800218a:	4b15      	ldr	r3, [pc, #84]	@ (80021e0 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 800218c:	617b      	str	r3, [r7, #20]
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 800218e:	697b      	ldr	r3, [r7, #20]
 8002190:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	b2db      	uxtb	r3, r3
 8002198:	3b08      	subs	r3, #8
 800219a:	4a12      	ldr	r2, [pc, #72]	@ (80021e4 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 800219c:	fba2 2303 	umull	r2, r3, r2, r3
 80021a0:	091b      	lsrs	r3, r3, #4
 80021a2:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021a8:	089b      	lsrs	r3, r3, #2
 80021aa:	009a      	lsls	r2, r3, #2
 80021ac:	693b      	ldr	r3, [r7, #16]
 80021ae:	4413      	add	r3, r2
 80021b0:	461a      	mov	r2, r3
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	4a0b      	ldr	r2, [pc, #44]	@ (80021e8 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 80021ba:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80021bc:	68fb      	ldr	r3, [r7, #12]
 80021be:	f003 031f 	and.w	r3, r3, #31
 80021c2:	2201      	movs	r2, #1
 80021c4:	409a      	lsls	r2, r3
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	651a      	str	r2, [r3, #80]	@ 0x50
}
 80021ca:	bf00      	nop
 80021cc:	371c      	adds	r7, #28
 80021ce:	46bd      	mov	sp, r7
 80021d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d4:	4770      	bx	lr
 80021d6:	bf00      	nop
 80021d8:	40020407 	.word	0x40020407
 80021dc:	40020800 	.word	0x40020800
 80021e0:	40020820 	.word	0x40020820
 80021e4:	cccccccd 	.word	0xcccccccd
 80021e8:	40020880 	.word	0x40020880

080021ec <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80021ec:	b480      	push	{r7}
 80021ee:	b085      	sub	sp, #20
 80021f0:	af00      	add	r7, sp, #0
 80021f2:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	685b      	ldr	r3, [r3, #4]
 80021f8:	b2db      	uxtb	r3, r3
 80021fa:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80021fc:	68fa      	ldr	r2, [r7, #12]
 80021fe:	4b0b      	ldr	r3, [pc, #44]	@ (800222c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8002200:	4413      	add	r3, r2
 8002202:	009b      	lsls	r3, r3, #2
 8002204:	461a      	mov	r2, r3
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	4a08      	ldr	r2, [pc, #32]	@ (8002230 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800220e:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8002210:	68fb      	ldr	r3, [r7, #12]
 8002212:	3b01      	subs	r3, #1
 8002214:	f003 031f 	and.w	r3, r3, #31
 8002218:	2201      	movs	r2, #1
 800221a:	409a      	lsls	r2, r3
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8002220:	bf00      	nop
 8002222:	3714      	adds	r7, #20
 8002224:	46bd      	mov	sp, r7
 8002226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800222a:	4770      	bx	lr
 800222c:	1000823f 	.word	0x1000823f
 8002230:	40020940 	.word	0x40020940

08002234 <HAL_EXTI_RegisterCallback>:
  *         This parameter can be one of @arg @ref EXTI_CallbackIDTypeDef values.
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void))
{
 8002234:	b480      	push	{r7}
 8002236:	b087      	sub	sp, #28
 8002238:	af00      	add	r7, sp, #0
 800223a:	60f8      	str	r0, [r7, #12]
 800223c:	460b      	mov	r3, r1
 800223e:	607a      	str	r2, [r7, #4]
 8002240:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 8002242:	2300      	movs	r3, #0
 8002244:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_EXTI_CB(CallbackID));

  switch (CallbackID)
 8002246:	7afb      	ldrb	r3, [r7, #11]
 8002248:	2b00      	cmp	r3, #0
 800224a:	d103      	bne.n	8002254 <HAL_EXTI_RegisterCallback+0x20>
  {
    /* set common callback */
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->PendingCallback = pPendingCbfn;
 800224c:	68fb      	ldr	r3, [r7, #12]
 800224e:	687a      	ldr	r2, [r7, #4]
 8002250:	605a      	str	r2, [r3, #4]
      break;
 8002252:	e005      	b.n	8002260 <HAL_EXTI_RegisterCallback+0x2c>

    default:
      hexti->PendingCallback = NULL;
 8002254:	68fb      	ldr	r3, [r7, #12]
 8002256:	2200      	movs	r2, #0
 8002258:	605a      	str	r2, [r3, #4]
      status = HAL_ERROR;
 800225a:	2301      	movs	r3, #1
 800225c:	75fb      	strb	r3, [r7, #23]
      break;
 800225e:	bf00      	nop
  }

  return status;
 8002260:	7dfb      	ldrb	r3, [r7, #23]
}
 8002262:	4618      	mov	r0, r3
 8002264:	371c      	adds	r7, #28
 8002266:	46bd      	mov	sp, r7
 8002268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800226c:	4770      	bx	lr

0800226e <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 800226e:	b480      	push	{r7}
 8002270:	b083      	sub	sp, #12
 8002272:	af00      	add	r7, sp, #0
 8002274:	6078      	str	r0, [r7, #4]
 8002276:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	2b00      	cmp	r3, #0
 800227c:	d101      	bne.n	8002282 <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 800227e:	2301      	movs	r3, #1
 8002280:	e003      	b.n	800228a <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	683a      	ldr	r2, [r7, #0]
 8002286:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 8002288:	2300      	movs	r3, #0
  }
}
 800228a:	4618      	mov	r0, r3
 800228c:	370c      	adds	r7, #12
 800228e:	46bd      	mov	sp, r7
 8002290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002294:	4770      	bx	lr
	...

08002298 <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(EXTI_HandleTypeDef *hexti)
{
 8002298:	b580      	push	{r7, lr}
 800229a:	b086      	sub	sp, #24
 800229c:	af00      	add	r7, sp, #0
 800229e:	6078      	str	r0, [r7, #4]
  uint32_t regval;
  uint32_t maskline;
  uint32_t offset;

  /* Compute line register offset */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	0c1b      	lsrs	r3, r3, #16
 80022a6:	f003 0301 	and.w	r3, r3, #1
 80022aa:	617b      	str	r3, [r7, #20]
  /* compute line mask */
  maskline = (1uL << (hexti->Line & EXTI_PIN_MASK));
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	f003 031f 	and.w	r3, r3, #31
 80022b4:	2201      	movs	r2, #1
 80022b6:	fa02 f303 	lsl.w	r3, r2, r3
 80022ba:	613b      	str	r3, [r7, #16]

  /* Get pending bit  */
  regaddr = (&EXTI->PR1 + (EXTI_CONFIG_OFFSET * offset));
 80022bc:	697b      	ldr	r3, [r7, #20]
 80022be:	015a      	lsls	r2, r3, #5
 80022c0:	4b0c      	ldr	r3, [pc, #48]	@ (80022f4 <HAL_EXTI_IRQHandler+0x5c>)
 80022c2:	4413      	add	r3, r2
 80022c4:	60fb      	str	r3, [r7, #12]
  regval = (*regaddr & maskline);
 80022c6:	68fb      	ldr	r3, [r7, #12]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	693a      	ldr	r2, [r7, #16]
 80022cc:	4013      	ands	r3, r2
 80022ce:	60bb      	str	r3, [r7, #8]

  if (regval != 0x00u)
 80022d0:	68bb      	ldr	r3, [r7, #8]
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d009      	beq.n	80022ea <HAL_EXTI_IRQHandler+0x52>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 80022d6:	68fb      	ldr	r3, [r7, #12]
 80022d8:	693a      	ldr	r2, [r7, #16]
 80022da:	601a      	str	r2, [r3, #0]

    /* Call pending callback */
    if (hexti->PendingCallback != NULL)
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	685b      	ldr	r3, [r3, #4]
 80022e0:	2b00      	cmp	r3, #0
 80022e2:	d002      	beq.n	80022ea <HAL_EXTI_IRQHandler+0x52>
    {
      hexti->PendingCallback();
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	685b      	ldr	r3, [r3, #4]
 80022e8:	4798      	blx	r3
    }
  }
}
 80022ea:	bf00      	nop
 80022ec:	3718      	adds	r7, #24
 80022ee:	46bd      	mov	sp, r7
 80022f0:	bd80      	pop	{r7, pc}
 80022f2:	bf00      	nop
 80022f4:	40010414 	.word	0x40010414

080022f8 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 80022f8:	b580      	push	{r7, lr}
 80022fa:	b084      	sub	sp, #16
 80022fc:	af00      	add	r7, sp, #0
 80022fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	2b00      	cmp	r3, #0
 8002304:	d101      	bne.n	800230a <HAL_FDCAN_Init+0x12>
  {
    return HAL_ERROR;
 8002306:	2301      	movs	r3, #1
 8002308:	e147      	b.n	800259a <HAL_FDCAN_Init+0x2a2>

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8002310:	b2db      	uxtb	r3, r3
 8002312:	2b00      	cmp	r3, #0
 8002314:	d106      	bne.n	8002324 <HAL_FDCAN_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	2200      	movs	r2, #0
 800231a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 800231e:	6878      	ldr	r0, [r7, #4]
 8002320:	f7fe fcd0 	bl	8000cc4 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	699a      	ldr	r2, [r3, #24]
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	f022 0210 	bic.w	r2, r2, #16
 8002332:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002334:	f7ff fbb8 	bl	8001aa8 <HAL_GetTick>
 8002338:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 800233a:	e012      	b.n	8002362 <HAL_FDCAN_Init+0x6a>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 800233c:	f7ff fbb4 	bl	8001aa8 <HAL_GetTick>
 8002340:	4602      	mov	r2, r0
 8002342:	68fb      	ldr	r3, [r7, #12]
 8002344:	1ad3      	subs	r3, r2, r3
 8002346:	2b0a      	cmp	r3, #10
 8002348:	d90b      	bls.n	8002362 <HAL_FDCAN_Init+0x6a>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800234e:	f043 0201 	orr.w	r2, r3, #1
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	2203      	movs	r2, #3
 800235a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 800235e:	2301      	movs	r3, #1
 8002360:	e11b      	b.n	800259a <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	699b      	ldr	r3, [r3, #24]
 8002368:	f003 0308 	and.w	r3, r3, #8
 800236c:	2b08      	cmp	r3, #8
 800236e:	d0e5      	beq.n	800233c <HAL_FDCAN_Init+0x44>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	699a      	ldr	r2, [r3, #24]
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	f042 0201 	orr.w	r2, r2, #1
 800237e:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002380:	f7ff fb92 	bl	8001aa8 <HAL_GetTick>
 8002384:	60f8      	str	r0, [r7, #12]

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8002386:	e012      	b.n	80023ae <HAL_FDCAN_Init+0xb6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8002388:	f7ff fb8e 	bl	8001aa8 <HAL_GetTick>
 800238c:	4602      	mov	r2, r0
 800238e:	68fb      	ldr	r3, [r7, #12]
 8002390:	1ad3      	subs	r3, r2, r3
 8002392:	2b0a      	cmp	r3, #10
 8002394:	d90b      	bls.n	80023ae <HAL_FDCAN_Init+0xb6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800239a:	f043 0201 	orr.w	r2, r3, #1
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	2203      	movs	r2, #3
 80023a6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 80023aa:	2301      	movs	r3, #1
 80023ac:	e0f5      	b.n	800259a <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	699b      	ldr	r3, [r3, #24]
 80023b4:	f003 0301 	and.w	r3, r3, #1
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	d0e5      	beq.n	8002388 <HAL_FDCAN_Init+0x90>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	699a      	ldr	r2, [r3, #24]
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	f042 0202 	orr.w	r2, r2, #2
 80023ca:	619a      	str	r2, [r3, #24]

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	4a74      	ldr	r2, [pc, #464]	@ (80025a4 <HAL_FDCAN_Init+0x2ac>)
 80023d2:	4293      	cmp	r3, r2
 80023d4:	d103      	bne.n	80023de <HAL_FDCAN_Init+0xe6>
  {
    /* Configure Clock divider */
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 80023d6:	4a74      	ldr	r2, [pc, #464]	@ (80025a8 <HAL_FDCAN_Init+0x2b0>)
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	685b      	ldr	r3, [r3, #4]
 80023dc:	6013      	str	r3, [r2, #0]
  }

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	7c1b      	ldrb	r3, [r3, #16]
 80023e2:	2b01      	cmp	r3, #1
 80023e4:	d108      	bne.n	80023f8 <HAL_FDCAN_Init+0x100>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	699a      	ldr	r2, [r3, #24]
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80023f4:	619a      	str	r2, [r3, #24]
 80023f6:	e007      	b.n	8002408 <HAL_FDCAN_Init+0x110>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	699a      	ldr	r2, [r3, #24]
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002406:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	7c5b      	ldrb	r3, [r3, #17]
 800240c:	2b01      	cmp	r3, #1
 800240e:	d108      	bne.n	8002422 <HAL_FDCAN_Init+0x12a>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	699a      	ldr	r2, [r3, #24]
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800241e:	619a      	str	r2, [r3, #24]
 8002420:	e007      	b.n	8002432 <HAL_FDCAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	699a      	ldr	r2, [r3, #24]
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8002430:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	7c9b      	ldrb	r3, [r3, #18]
 8002436:	2b01      	cmp	r3, #1
 8002438:	d108      	bne.n	800244c <HAL_FDCAN_Init+0x154>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	699a      	ldr	r2, [r3, #24]
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8002448:	619a      	str	r2, [r3, #24]
 800244a:	e007      	b.n	800245c <HAL_FDCAN_Init+0x164>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	699a      	ldr	r2, [r3, #24]
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800245a:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	699b      	ldr	r3, [r3, #24]
 8002462:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	689a      	ldr	r2, [r3, #8]
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	430a      	orrs	r2, r1
 8002470:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	699a      	ldr	r2, [r3, #24]
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 8002480:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	691a      	ldr	r2, [r3, #16]
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	f022 0210 	bic.w	r2, r2, #16
 8002490:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	68db      	ldr	r3, [r3, #12]
 8002496:	2b01      	cmp	r3, #1
 8002498:	d108      	bne.n	80024ac <HAL_FDCAN_Init+0x1b4>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	699a      	ldr	r2, [r3, #24]
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	f042 0204 	orr.w	r2, r2, #4
 80024a8:	619a      	str	r2, [r3, #24]
 80024aa:	e02c      	b.n	8002506 <HAL_FDCAN_Init+0x20e>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	68db      	ldr	r3, [r3, #12]
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	d028      	beq.n	8002506 <HAL_FDCAN_Init+0x20e>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	68db      	ldr	r3, [r3, #12]
 80024b8:	2b02      	cmp	r3, #2
 80024ba:	d01c      	beq.n	80024f6 <HAL_FDCAN_Init+0x1fe>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	699a      	ldr	r2, [r3, #24]
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80024ca:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	691a      	ldr	r2, [r3, #16]
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	f042 0210 	orr.w	r2, r2, #16
 80024da:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	68db      	ldr	r3, [r3, #12]
 80024e0:	2b03      	cmp	r3, #3
 80024e2:	d110      	bne.n	8002506 <HAL_FDCAN_Init+0x20e>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	699a      	ldr	r2, [r3, #24]
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	f042 0220 	orr.w	r2, r2, #32
 80024f2:	619a      	str	r2, [r3, #24]
 80024f4:	e007      	b.n	8002506 <HAL_FDCAN_Init+0x20e>
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	699a      	ldr	r2, [r3, #24]
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	f042 0220 	orr.w	r2, r2, #32
 8002504:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	699b      	ldr	r3, [r3, #24]
 800250a:	3b01      	subs	r3, #1
 800250c:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	69db      	ldr	r3, [r3, #28]
 8002512:	3b01      	subs	r3, #1
 8002514:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8002516:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	6a1b      	ldr	r3, [r3, #32]
 800251c:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 800251e:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	695b      	ldr	r3, [r3, #20]
 8002526:	3b01      	subs	r3, #1
 8002528:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 800252e:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8002530:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	689b      	ldr	r3, [r3, #8]
 8002536:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800253a:	d115      	bne.n	8002568 <HAL_FDCAN_Init+0x270>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002540:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002546:	3b01      	subs	r3, #1
 8002548:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800254a:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002550:	3b01      	subs	r3, #1
 8002552:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8002554:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800255c:	3b01      	subs	r3, #1
 800255e:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8002564:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8002566:	60da      	str	r2, [r3, #12]
  }

  /* Select between Tx FIFO and Tx Queue operation modes */
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	430a      	orrs	r2, r1
 800257a:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Calculate each RAM block address */
  FDCAN_CalcultateRamBlockAddresses(hfdcan);
 800257e:	6878      	ldr	r0, [r7, #4]
 8002580:	f000 f9bc 	bl	80028fc <FDCAN_CalcultateRamBlockAddresses>

  /* Initialize the Latest Tx request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	2200      	movs	r2, #0
 8002588:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	2200      	movs	r2, #0
 800258e:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	2201      	movs	r2, #1
 8002594:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return HAL_OK;
 8002598:	2300      	movs	r3, #0
}
 800259a:	4618      	mov	r0, r3
 800259c:	3710      	adds	r7, #16
 800259e:	46bd      	mov	sp, r7
 80025a0:	bd80      	pop	{r7, pc}
 80025a2:	bf00      	nop
 80025a4:	40006400 	.word	0x40006400
 80025a8:	40006500 	.word	0x40006500

080025ac <HAL_FDCAN_IRQHandler>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
void HAL_FDCAN_IRQHandler(FDCAN_HandleTypeDef *hfdcan)
{
 80025ac:	b580      	push	{r7, lr}
 80025ae:	b08c      	sub	sp, #48	@ 0x30
 80025b0:	af00      	add	r7, sp, #0
 80025b2:	6078      	str	r0, [r7, #4]
  uint32_t TransmittedBuffers;
  uint32_t AbortedBuffers;
  uint32_t itsource;
  uint32_t itflag;

  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80025ba:	f403 53e0 	and.w	r3, r3, #7168	@ 0x1c00
 80025be:	62fb      	str	r3, [r7, #44]	@ 0x2c
  TxEventFifoITs &= hfdcan->Instance->IE;
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80025c6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80025c8:	4013      	ands	r3, r2
 80025ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80025d2:	f003 0307 	and.w	r3, r3, #7
 80025d6:	62bb      	str	r3, [r7, #40]	@ 0x28
  RxFifo0ITs &= hfdcan->Instance->IE;
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80025de:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80025e0:	4013      	ands	r3, r2
 80025e2:	62bb      	str	r3, [r7, #40]	@ 0x28
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80025ea:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80025ee:	627b      	str	r3, [r7, #36]	@ 0x24
  RxFifo1ITs &= hfdcan->Instance->IE;
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80025f6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80025f8:	4013      	ands	r3, r2
 80025fa:	627b      	str	r3, [r7, #36]	@ 0x24
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002602:	f403 0371 	and.w	r3, r3, #15794176	@ 0xf10000
 8002606:	623b      	str	r3, [r7, #32]
  Errors &= hfdcan->Instance->IE;
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800260e:	6a3a      	ldr	r2, [r7, #32]
 8002610:	4013      	ands	r3, r2
 8002612:	623b      	str	r3, [r7, #32]
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800261a:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 800261e:	61fb      	str	r3, [r7, #28]
  ErrorStatusITs &= hfdcan->Instance->IE;
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002626:	69fa      	ldr	r2, [r7, #28]
 8002628:	4013      	ands	r3, r2
 800262a:	61fb      	str	r3, [r7, #28]
  itsource = hfdcan->Instance->IE;
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002632:	61bb      	str	r3, [r7, #24]
  itflag = hfdcan->Instance->IR;
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800263a:	617b      	str	r3, [r7, #20]

  /* High Priority Message interrupt management *******************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != RESET)
 800263c:	697b      	ldr	r3, [r7, #20]
 800263e:	099b      	lsrs	r3, r3, #6
 8002640:	f003 0301 	and.w	r3, r3, #1
 8002644:	2b00      	cmp	r3, #0
 8002646:	d00c      	beq.n	8002662 <HAL_FDCAN_IRQHandler+0xb6>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != RESET)
 8002648:	69bb      	ldr	r3, [r7, #24]
 800264a:	099b      	lsrs	r3, r3, #6
 800264c:	f003 0301 	and.w	r3, r3, #1
 8002650:	2b00      	cmp	r3, #0
 8002652:	d006      	beq.n	8002662 <HAL_FDCAN_IRQHandler+0xb6>
    {
      /* Clear the High Priority Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	2240      	movs	r2, #64	@ 0x40
 800265a:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->HighPriorityMessageCallback(hfdcan);
#else
      /* High Priority Message Callback */
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 800265c:	6878      	ldr	r0, [r7, #4]
 800265e:	f000 f92d 	bl	80028bc <HAL_FDCAN_HighPriorityMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Abort interrupt management **********************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_ABORT_COMPLETE) != RESET)
 8002662:	697b      	ldr	r3, [r7, #20]
 8002664:	0a1b      	lsrs	r3, r3, #8
 8002666:	f003 0301 	and.w	r3, r3, #1
 800266a:	2b00      	cmp	r3, #0
 800266c:	d01a      	beq.n	80026a4 <HAL_FDCAN_IRQHandler+0xf8>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_ABORT_COMPLETE) != RESET)
 800266e:	69bb      	ldr	r3, [r7, #24]
 8002670:	0a1b      	lsrs	r3, r3, #8
 8002672:	f003 0301 	and.w	r3, r3, #1
 8002676:	2b00      	cmp	r3, #0
 8002678:	d014      	beq.n	80026a4 <HAL_FDCAN_IRQHandler+0xf8>
    {
      /* List of aborted monitored buffers */
      AbortedBuffers = hfdcan->Instance->TXBCF;
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8002682:	613b      	str	r3, [r7, #16]
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800268c:	693a      	ldr	r2, [r7, #16]
 800268e:	4013      	ands	r3, r2
 8002690:	613b      	str	r3, [r7, #16]

      /* Clear the Transmission Cancellation flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800269a:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferAbortCallback(hfdcan, AbortedBuffers);
#else
      /* Transmission Cancellation Callback */
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 800269c:	6939      	ldr	r1, [r7, #16]
 800269e:	6878      	ldr	r0, [r7, #4]
 80026a0:	f000 f8ed 	bl	800287e <HAL_FDCAN_TxBufferAbortCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Tx event FIFO interrupts management **************************************/
  if (TxEventFifoITs != 0U)
 80026a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	d007      	beq.n	80026ba <HAL_FDCAN_IRQHandler+0x10e>
  {
    /* Clear the Tx Event FIFO flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80026b0:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->TxEventFifoCallback(hfdcan, TxEventFifoITs);
#else
    /* Tx Event FIFO Callback */
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 80026b2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80026b4:	6878      	ldr	r0, [r7, #4]
 80026b6:	f000 f8ac 	bl	8002812 <HAL_FDCAN_TxEventFifoCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 0 interrupts management ******************************************/
  if (RxFifo0ITs != 0U)
 80026ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d007      	beq.n	80026d0 <HAL_FDCAN_IRQHandler+0x124>
  {
    /* Clear the Rx FIFO 0 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80026c6:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo0Callback(hfdcan, RxFifo0ITs);
#else
    /* Rx FIFO 0 Callback */
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 80026c8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80026ca:	6878      	ldr	r0, [r7, #4]
 80026cc:	f000 f8ac 	bl	8002828 <HAL_FDCAN_RxFifo0Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 1 interrupts management ******************************************/
  if (RxFifo1ITs != 0U)
 80026d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d007      	beq.n	80026e6 <HAL_FDCAN_IRQHandler+0x13a>
  {
    /* Clear the Rx FIFO 1 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80026dc:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo1Callback(hfdcan, RxFifo1ITs);
#else
    /* Rx FIFO 1 Callback */
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 80026de:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80026e0:	6878      	ldr	r0, [r7, #4]
 80026e2:	f000 f8ac 	bl	800283e <HAL_FDCAN_RxFifo1Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx FIFO empty interrupt management ***************************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_FIFO_EMPTY) != RESET)
 80026e6:	697b      	ldr	r3, [r7, #20]
 80026e8:	0a5b      	lsrs	r3, r3, #9
 80026ea:	f003 0301 	and.w	r3, r3, #1
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d00d      	beq.n	800270e <HAL_FDCAN_IRQHandler+0x162>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_FIFO_EMPTY) != RESET)
 80026f2:	69bb      	ldr	r3, [r7, #24]
 80026f4:	0a5b      	lsrs	r3, r3, #9
 80026f6:	f003 0301 	and.w	r3, r3, #1
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d007      	beq.n	800270e <HAL_FDCAN_IRQHandler+0x162>
    {
      /* Clear the Tx FIFO empty flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002706:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxFifoEmptyCallback(hfdcan);
#else
      /* Tx FIFO empty Callback */
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 8002708:	6878      	ldr	r0, [r7, #4]
 800270a:	f000 f8a3 	bl	8002854 <HAL_FDCAN_TxFifoEmptyCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Complete interrupt management *******************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_COMPLETE) != RESET)
 800270e:	697b      	ldr	r3, [r7, #20]
 8002710:	09db      	lsrs	r3, r3, #7
 8002712:	f003 0301 	and.w	r3, r3, #1
 8002716:	2b00      	cmp	r3, #0
 8002718:	d019      	beq.n	800274e <HAL_FDCAN_IRQHandler+0x1a2>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_COMPLETE) != RESET)
 800271a:	69bb      	ldr	r3, [r7, #24]
 800271c:	09db      	lsrs	r3, r3, #7
 800271e:	f003 0301 	and.w	r3, r3, #1
 8002722:	2b00      	cmp	r3, #0
 8002724:	d013      	beq.n	800274e <HAL_FDCAN_IRQHandler+0x1a2>
    {
      /* List of transmitted monitored buffers */
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800272e:	60fb      	str	r3, [r7, #12]
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8002738:	68fa      	ldr	r2, [r7, #12]
 800273a:	4013      	ands	r3, r2
 800273c:	60fb      	str	r3, [r7, #12]

      /* Clear the Transmission Complete flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	2280      	movs	r2, #128	@ 0x80
 8002744:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
#else
      /* Transmission Complete Callback */
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 8002746:	68f9      	ldr	r1, [r7, #12]
 8002748:	6878      	ldr	r0, [r7, #4]
 800274a:	f000 f88d 	bl	8002868 <HAL_FDCAN_TxBufferCompleteCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timestamp Wraparound interrupt management ********************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != RESET)
 800274e:	697b      	ldr	r3, [r7, #20]
 8002750:	0b5b      	lsrs	r3, r3, #13
 8002752:	f003 0301 	and.w	r3, r3, #1
 8002756:	2b00      	cmp	r3, #0
 8002758:	d00d      	beq.n	8002776 <HAL_FDCAN_IRQHandler+0x1ca>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TIMESTAMP_WRAPAROUND) != RESET)
 800275a:	69bb      	ldr	r3, [r7, #24]
 800275c:	0b5b      	lsrs	r3, r3, #13
 800275e:	f003 0301 	and.w	r3, r3, #1
 8002762:	2b00      	cmp	r3, #0
 8002764:	d007      	beq.n	8002776 <HAL_FDCAN_IRQHandler+0x1ca>
    {
      /* Clear the Timestamp Wraparound flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800276e:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimestampWraparoundCallback(hfdcan);
#else
      /* Timestamp Wraparound Callback */
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 8002770:	6878      	ldr	r0, [r7, #4]
 8002772:	f000 f88f 	bl	8002894 <HAL_FDCAN_TimestampWraparoundCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timeout Occurred interrupt management ************************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TIMEOUT_OCCURRED) != RESET)
 8002776:	697b      	ldr	r3, [r7, #20]
 8002778:	0bdb      	lsrs	r3, r3, #15
 800277a:	f003 0301 	and.w	r3, r3, #1
 800277e:	2b00      	cmp	r3, #0
 8002780:	d00d      	beq.n	800279e <HAL_FDCAN_IRQHandler+0x1f2>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TIMEOUT_OCCURRED) != RESET)
 8002782:	69bb      	ldr	r3, [r7, #24]
 8002784:	0bdb      	lsrs	r3, r3, #15
 8002786:	f003 0301 	and.w	r3, r3, #1
 800278a:	2b00      	cmp	r3, #0
 800278c:	d007      	beq.n	800279e <HAL_FDCAN_IRQHandler+0x1f2>
    {
      /* Clear the Timeout Occurred flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8002796:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimeoutOccurredCallback(hfdcan);
#else
      /* Timeout Occurred Callback */
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 8002798:	6878      	ldr	r0, [r7, #4]
 800279a:	f000 f885 	bl	80028a8 <HAL_FDCAN_TimeoutOccurredCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Message RAM access failure interrupt management **************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_RAM_ACCESS_FAILURE) != RESET)
 800279e:	697b      	ldr	r3, [r7, #20]
 80027a0:	0b9b      	lsrs	r3, r3, #14
 80027a2:	f003 0301 	and.w	r3, r3, #1
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d010      	beq.n	80027cc <HAL_FDCAN_IRQHandler+0x220>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_RAM_ACCESS_FAILURE) != RESET)
 80027aa:	69bb      	ldr	r3, [r7, #24]
 80027ac:	0b9b      	lsrs	r3, r3, #14
 80027ae:	f003 0301 	and.w	r3, r3, #1
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d00a      	beq.n	80027cc <HAL_FDCAN_IRQHandler+0x220>
    {
      /* Clear the Message RAM access failure flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80027be:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80027c4:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	661a      	str	r2, [r3, #96]	@ 0x60
    }
  }

  /* Error Status interrupts management ***************************************/
  if (ErrorStatusITs != 0U)
 80027cc:	69fb      	ldr	r3, [r7, #28]
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d007      	beq.n	80027e2 <HAL_FDCAN_IRQHandler+0x236>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	69fa      	ldr	r2, [r7, #28]
 80027d8:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorStatusCallback(hfdcan, ErrorStatusITs);
#else
    /* Error Status Callback */
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 80027da:	69f9      	ldr	r1, [r7, #28]
 80027dc:	6878      	ldr	r0, [r7, #4]
 80027de:	f000 f881 	bl	80028e4 <HAL_FDCAN_ErrorStatusCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Error interrupts management **********************************************/
  if (Errors != 0U)
 80027e2:	6a3b      	ldr	r3, [r7, #32]
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d009      	beq.n	80027fc <HAL_FDCAN_IRQHandler+0x250>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	6a3a      	ldr	r2, [r7, #32]
 80027ee:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Update error code */
    hfdcan->ErrorCode |= Errors;
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80027f4:	6a3b      	ldr	r3, [r7, #32]
 80027f6:	431a      	orrs	r2, r3
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002800:	2b00      	cmp	r3, #0
 8002802:	d002      	beq.n	800280a <HAL_FDCAN_IRQHandler+0x25e>
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorCallback(hfdcan);
#else
    /* Error Callback */
    HAL_FDCAN_ErrorCallback(hfdcan);
 8002804:	6878      	ldr	r0, [r7, #4]
 8002806:	f000 f863 	bl	80028d0 <HAL_FDCAN_ErrorCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }
}
 800280a:	bf00      	nop
 800280c:	3730      	adds	r7, #48	@ 0x30
 800280e:	46bd      	mov	sp, r7
 8002810:	bd80      	pop	{r7, pc}

08002812 <HAL_FDCAN_TxEventFifoCallback>:
  * @param  TxEventFifoITs indicates which Tx Event FIFO interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Tx_Event_Fifo_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TxEventFifoCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TxEventFifoITs)
{
 8002812:	b480      	push	{r7}
 8002814:	b083      	sub	sp, #12
 8002816:	af00      	add	r7, sp, #0
 8002818:	6078      	str	r0, [r7, #4]
 800281a:	6039      	str	r1, [r7, #0]
  UNUSED(TxEventFifoITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxEventFifoCallback could be implemented in the user file
   */
}
 800281c:	bf00      	nop
 800281e:	370c      	adds	r7, #12
 8002820:	46bd      	mov	sp, r7
 8002822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002826:	4770      	bx	lr

08002828 <HAL_FDCAN_RxFifo0Callback>:
  * @param  RxFifo0ITs indicates which Rx FIFO 0 interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo0_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo0ITs)
{
 8002828:	b480      	push	{r7}
 800282a:	b083      	sub	sp, #12
 800282c:	af00      	add	r7, sp, #0
 800282e:	6078      	str	r0, [r7, #4]
 8002830:	6039      	str	r1, [r7, #0]
  UNUSED(RxFifo0ITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxFifo0Callback could be implemented in the user file
   */
}
 8002832:	bf00      	nop
 8002834:	370c      	adds	r7, #12
 8002836:	46bd      	mov	sp, r7
 8002838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800283c:	4770      	bx	lr

0800283e <HAL_FDCAN_RxFifo1Callback>:
  * @param  RxFifo1ITs indicates which Rx FIFO 1 interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo1_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_RxFifo1Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo1ITs)
{
 800283e:	b480      	push	{r7}
 8002840:	b083      	sub	sp, #12
 8002842:	af00      	add	r7, sp, #0
 8002844:	6078      	str	r0, [r7, #4]
 8002846:	6039      	str	r1, [r7, #0]
  UNUSED(RxFifo1ITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxFifo1Callback could be implemented in the user file
   */
}
 8002848:	bf00      	nop
 800284a:	370c      	adds	r7, #12
 800284c:	46bd      	mov	sp, r7
 800284e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002852:	4770      	bx	lr

08002854 <HAL_FDCAN_TxFifoEmptyCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TxFifoEmptyCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8002854:	b480      	push	{r7}
 8002856:	b083      	sub	sp, #12
 8002858:	af00      	add	r7, sp, #0
 800285a:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxFifoEmptyCallback could be implemented in the user file
   */
}
 800285c:	bf00      	nop
 800285e:	370c      	adds	r7, #12
 8002860:	46bd      	mov	sp, r7
 8002862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002866:	4770      	bx	lr

08002868 <HAL_FDCAN_TxBufferCompleteCallback>:
  * @param  BufferIndexes Indexes of the transmitted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferCompleteCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8002868:	b480      	push	{r7}
 800286a:	b083      	sub	sp, #12
 800286c:	af00      	add	r7, sp, #0
 800286e:	6078      	str	r0, [r7, #4]
 8002870:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferCompleteCallback could be implemented in the user file
   */
}
 8002872:	bf00      	nop
 8002874:	370c      	adds	r7, #12
 8002876:	46bd      	mov	sp, r7
 8002878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800287c:	4770      	bx	lr

0800287e <HAL_FDCAN_TxBufferAbortCallback>:
  * @param  BufferIndexes Indexes of the aborted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferAbortCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 800287e:	b480      	push	{r7}
 8002880:	b083      	sub	sp, #12
 8002882:	af00      	add	r7, sp, #0
 8002884:	6078      	str	r0, [r7, #4]
 8002886:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferAbortCallback could be implemented in the user file
   */
}
 8002888:	bf00      	nop
 800288a:	370c      	adds	r7, #12
 800288c:	46bd      	mov	sp, r7
 800288e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002892:	4770      	bx	lr

08002894 <HAL_FDCAN_TimestampWraparoundCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimestampWraparoundCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8002894:	b480      	push	{r7}
 8002896:	b083      	sub	sp, #12
 8002898:	af00      	add	r7, sp, #0
 800289a:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimestampWraparoundCallback could be implemented in the user file
   */
}
 800289c:	bf00      	nop
 800289e:	370c      	adds	r7, #12
 80028a0:	46bd      	mov	sp, r7
 80028a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028a6:	4770      	bx	lr

080028a8 <HAL_FDCAN_TimeoutOccurredCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimeoutOccurredCallback(FDCAN_HandleTypeDef *hfdcan)
{
 80028a8:	b480      	push	{r7}
 80028aa:	b083      	sub	sp, #12
 80028ac:	af00      	add	r7, sp, #0
 80028ae:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimeoutOccurredCallback could be implemented in the user file
   */
}
 80028b0:	bf00      	nop
 80028b2:	370c      	adds	r7, #12
 80028b4:	46bd      	mov	sp, r7
 80028b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ba:	4770      	bx	lr

080028bc <HAL_FDCAN_HighPriorityMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_HighPriorityMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 80028bc:	b480      	push	{r7}
 80028be:	b083      	sub	sp, #12
 80028c0:	af00      	add	r7, sp, #0
 80028c2:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_HighPriorityMessageCallback could be implemented in the user file
   */
}
 80028c4:	bf00      	nop
 80028c6:	370c      	adds	r7, #12
 80028c8:	46bd      	mov	sp, r7
 80028ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ce:	4770      	bx	lr

080028d0 <HAL_FDCAN_ErrorCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorCallback(FDCAN_HandleTypeDef *hfdcan)
{
 80028d0:	b480      	push	{r7}
 80028d2:	b083      	sub	sp, #12
 80028d4:	af00      	add	r7, sp, #0
 80028d6:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorCallback could be implemented in the user file
   */
}
 80028d8:	bf00      	nop
 80028da:	370c      	adds	r7, #12
 80028dc:	46bd      	mov	sp, r7
 80028de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028e2:	4770      	bx	lr

080028e4 <HAL_FDCAN_ErrorStatusCallback>:
  * @param  ErrorStatusITs indicates which Error Status interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Error_Status_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorStatusCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ErrorStatusITs)
{
 80028e4:	b480      	push	{r7}
 80028e6:	b083      	sub	sp, #12
 80028e8:	af00      	add	r7, sp, #0
 80028ea:	6078      	str	r0, [r7, #4]
 80028ec:	6039      	str	r1, [r7, #0]
  UNUSED(ErrorStatusITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorStatusCallback could be implemented in the user file
   */
}
 80028ee:	bf00      	nop
 80028f0:	370c      	adds	r7, #12
 80028f2:	46bd      	mov	sp, r7
 80028f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028f8:	4770      	bx	lr
	...

080028fc <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval none
 */
static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 80028fc:	b480      	push	{r7}
 80028fe:	b085      	sub	sp, #20
 8002900:	af00      	add	r7, sp, #0
 8002902:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
 8002904:	4b27      	ldr	r3, [pc, #156]	@ (80029a4 <FDCAN_CalcultateRamBlockAddresses+0xa8>)
 8002906:	60bb      	str	r3, [r7, #8]
    SramCanInstanceBase += SRAMCAN_SIZE * 2U;
  }
#endif /* FDCAN3 */

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	68ba      	ldr	r2, [r7, #8]
 800290c:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002916:	f423 11f8 	bic.w	r1, r3, #2031616	@ 0x1f0000
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800291e:	041a      	lsls	r2, r3, #16
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	430a      	orrs	r2, r1
 8002926:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 800292a:	68bb      	ldr	r3, [r7, #8]
 800292c:	f103 0270 	add.w	r2, r3, #112	@ 0x70
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800293c:	f023 6170 	bic.w	r1, r3, #251658240	@ 0xf000000
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002944:	061a      	lsls	r2, r3, #24
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	430a      	orrs	r2, r1
 800294c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 8002950:	68bb      	ldr	r3, [r7, #8]
 8002952:	f103 02b0 	add.w	r2, r3, #176	@ 0xb0
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 800295a:	68bb      	ldr	r3, [r7, #8]
 800295c:	f503 72c4 	add.w	r2, r3, #392	@ 0x188
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 8002964:	68bb      	ldr	r3, [r7, #8]
 8002966:	f503 7218 	add.w	r2, r3, #608	@ 0x260
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 800296e:	68bb      	ldr	r3, [r7, #8]
 8002970:	f503 721e 	add.w	r2, r3, #632	@ 0x278
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8002978:	68bb      	ldr	r3, [r7, #8]
 800297a:	60fb      	str	r3, [r7, #12]
 800297c:	e005      	b.n	800298a <FDCAN_CalcultateRamBlockAddresses+0x8e>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	2200      	movs	r2, #0
 8002982:	601a      	str	r2, [r3, #0]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	3304      	adds	r3, #4
 8002988:	60fb      	str	r3, [r7, #12]
 800298a:	68bb      	ldr	r3, [r7, #8]
 800298c:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8002990:	68fa      	ldr	r2, [r7, #12]
 8002992:	429a      	cmp	r2, r3
 8002994:	d3f3      	bcc.n	800297e <FDCAN_CalcultateRamBlockAddresses+0x82>
  }
}
 8002996:	bf00      	nop
 8002998:	bf00      	nop
 800299a:	3714      	adds	r7, #20
 800299c:	46bd      	mov	sp, r7
 800299e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029a2:	4770      	bx	lr
 80029a4:	4000a400 	.word	0x4000a400

080029a8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80029a8:	b480      	push	{r7}
 80029aa:	b087      	sub	sp, #28
 80029ac:	af00      	add	r7, sp, #0
 80029ae:	6078      	str	r0, [r7, #4]
 80029b0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80029b2:	2300      	movs	r3, #0
 80029b4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 80029b6:	e15a      	b.n	8002c6e <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80029b8:	683b      	ldr	r3, [r7, #0]
 80029ba:	681a      	ldr	r2, [r3, #0]
 80029bc:	2101      	movs	r1, #1
 80029be:	697b      	ldr	r3, [r7, #20]
 80029c0:	fa01 f303 	lsl.w	r3, r1, r3
 80029c4:	4013      	ands	r3, r2
 80029c6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	f000 814c 	beq.w	8002c68 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80029d0:	683b      	ldr	r3, [r7, #0]
 80029d2:	685b      	ldr	r3, [r3, #4]
 80029d4:	f003 0303 	and.w	r3, r3, #3
 80029d8:	2b01      	cmp	r3, #1
 80029da:	d005      	beq.n	80029e8 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80029dc:	683b      	ldr	r3, [r7, #0]
 80029de:	685b      	ldr	r3, [r3, #4]
 80029e0:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80029e4:	2b02      	cmp	r3, #2
 80029e6:	d130      	bne.n	8002a4a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	689b      	ldr	r3, [r3, #8]
 80029ec:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80029ee:	697b      	ldr	r3, [r7, #20]
 80029f0:	005b      	lsls	r3, r3, #1
 80029f2:	2203      	movs	r2, #3
 80029f4:	fa02 f303 	lsl.w	r3, r2, r3
 80029f8:	43db      	mvns	r3, r3
 80029fa:	693a      	ldr	r2, [r7, #16]
 80029fc:	4013      	ands	r3, r2
 80029fe:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002a00:	683b      	ldr	r3, [r7, #0]
 8002a02:	68da      	ldr	r2, [r3, #12]
 8002a04:	697b      	ldr	r3, [r7, #20]
 8002a06:	005b      	lsls	r3, r3, #1
 8002a08:	fa02 f303 	lsl.w	r3, r2, r3
 8002a0c:	693a      	ldr	r2, [r7, #16]
 8002a0e:	4313      	orrs	r3, r2
 8002a10:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	693a      	ldr	r2, [r7, #16]
 8002a16:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	685b      	ldr	r3, [r3, #4]
 8002a1c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002a1e:	2201      	movs	r2, #1
 8002a20:	697b      	ldr	r3, [r7, #20]
 8002a22:	fa02 f303 	lsl.w	r3, r2, r3
 8002a26:	43db      	mvns	r3, r3
 8002a28:	693a      	ldr	r2, [r7, #16]
 8002a2a:	4013      	ands	r3, r2
 8002a2c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002a2e:	683b      	ldr	r3, [r7, #0]
 8002a30:	685b      	ldr	r3, [r3, #4]
 8002a32:	091b      	lsrs	r3, r3, #4
 8002a34:	f003 0201 	and.w	r2, r3, #1
 8002a38:	697b      	ldr	r3, [r7, #20]
 8002a3a:	fa02 f303 	lsl.w	r3, r2, r3
 8002a3e:	693a      	ldr	r2, [r7, #16]
 8002a40:	4313      	orrs	r3, r2
 8002a42:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	693a      	ldr	r2, [r7, #16]
 8002a48:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002a4a:	683b      	ldr	r3, [r7, #0]
 8002a4c:	685b      	ldr	r3, [r3, #4]
 8002a4e:	f003 0303 	and.w	r3, r3, #3
 8002a52:	2b03      	cmp	r3, #3
 8002a54:	d017      	beq.n	8002a86 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	68db      	ldr	r3, [r3, #12]
 8002a5a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002a5c:	697b      	ldr	r3, [r7, #20]
 8002a5e:	005b      	lsls	r3, r3, #1
 8002a60:	2203      	movs	r2, #3
 8002a62:	fa02 f303 	lsl.w	r3, r2, r3
 8002a66:	43db      	mvns	r3, r3
 8002a68:	693a      	ldr	r2, [r7, #16]
 8002a6a:	4013      	ands	r3, r2
 8002a6c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002a6e:	683b      	ldr	r3, [r7, #0]
 8002a70:	689a      	ldr	r2, [r3, #8]
 8002a72:	697b      	ldr	r3, [r7, #20]
 8002a74:	005b      	lsls	r3, r3, #1
 8002a76:	fa02 f303 	lsl.w	r3, r2, r3
 8002a7a:	693a      	ldr	r2, [r7, #16]
 8002a7c:	4313      	orrs	r3, r2
 8002a7e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	693a      	ldr	r2, [r7, #16]
 8002a84:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002a86:	683b      	ldr	r3, [r7, #0]
 8002a88:	685b      	ldr	r3, [r3, #4]
 8002a8a:	f003 0303 	and.w	r3, r3, #3
 8002a8e:	2b02      	cmp	r3, #2
 8002a90:	d123      	bne.n	8002ada <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002a92:	697b      	ldr	r3, [r7, #20]
 8002a94:	08da      	lsrs	r2, r3, #3
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	3208      	adds	r2, #8
 8002a9a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002a9e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8002aa0:	697b      	ldr	r3, [r7, #20]
 8002aa2:	f003 0307 	and.w	r3, r3, #7
 8002aa6:	009b      	lsls	r3, r3, #2
 8002aa8:	220f      	movs	r2, #15
 8002aaa:	fa02 f303 	lsl.w	r3, r2, r3
 8002aae:	43db      	mvns	r3, r3
 8002ab0:	693a      	ldr	r2, [r7, #16]
 8002ab2:	4013      	ands	r3, r2
 8002ab4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8002ab6:	683b      	ldr	r3, [r7, #0]
 8002ab8:	691a      	ldr	r2, [r3, #16]
 8002aba:	697b      	ldr	r3, [r7, #20]
 8002abc:	f003 0307 	and.w	r3, r3, #7
 8002ac0:	009b      	lsls	r3, r3, #2
 8002ac2:	fa02 f303 	lsl.w	r3, r2, r3
 8002ac6:	693a      	ldr	r2, [r7, #16]
 8002ac8:	4313      	orrs	r3, r2
 8002aca:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8002acc:	697b      	ldr	r3, [r7, #20]
 8002ace:	08da      	lsrs	r2, r3, #3
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	3208      	adds	r2, #8
 8002ad4:	6939      	ldr	r1, [r7, #16]
 8002ad6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002ae0:	697b      	ldr	r3, [r7, #20]
 8002ae2:	005b      	lsls	r3, r3, #1
 8002ae4:	2203      	movs	r2, #3
 8002ae6:	fa02 f303 	lsl.w	r3, r2, r3
 8002aea:	43db      	mvns	r3, r3
 8002aec:	693a      	ldr	r2, [r7, #16]
 8002aee:	4013      	ands	r3, r2
 8002af0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002af2:	683b      	ldr	r3, [r7, #0]
 8002af4:	685b      	ldr	r3, [r3, #4]
 8002af6:	f003 0203 	and.w	r2, r3, #3
 8002afa:	697b      	ldr	r3, [r7, #20]
 8002afc:	005b      	lsls	r3, r3, #1
 8002afe:	fa02 f303 	lsl.w	r3, r2, r3
 8002b02:	693a      	ldr	r2, [r7, #16]
 8002b04:	4313      	orrs	r3, r2
 8002b06:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	693a      	ldr	r2, [r7, #16]
 8002b0c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002b0e:	683b      	ldr	r3, [r7, #0]
 8002b10:	685b      	ldr	r3, [r3, #4]
 8002b12:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	f000 80a6 	beq.w	8002c68 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002b1c:	4b5b      	ldr	r3, [pc, #364]	@ (8002c8c <HAL_GPIO_Init+0x2e4>)
 8002b1e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002b20:	4a5a      	ldr	r2, [pc, #360]	@ (8002c8c <HAL_GPIO_Init+0x2e4>)
 8002b22:	f043 0301 	orr.w	r3, r3, #1
 8002b26:	6613      	str	r3, [r2, #96]	@ 0x60
 8002b28:	4b58      	ldr	r3, [pc, #352]	@ (8002c8c <HAL_GPIO_Init+0x2e4>)
 8002b2a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002b2c:	f003 0301 	and.w	r3, r3, #1
 8002b30:	60bb      	str	r3, [r7, #8]
 8002b32:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002b34:	4a56      	ldr	r2, [pc, #344]	@ (8002c90 <HAL_GPIO_Init+0x2e8>)
 8002b36:	697b      	ldr	r3, [r7, #20]
 8002b38:	089b      	lsrs	r3, r3, #2
 8002b3a:	3302      	adds	r3, #2
 8002b3c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002b40:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8002b42:	697b      	ldr	r3, [r7, #20]
 8002b44:	f003 0303 	and.w	r3, r3, #3
 8002b48:	009b      	lsls	r3, r3, #2
 8002b4a:	220f      	movs	r2, #15
 8002b4c:	fa02 f303 	lsl.w	r3, r2, r3
 8002b50:	43db      	mvns	r3, r3
 8002b52:	693a      	ldr	r2, [r7, #16]
 8002b54:	4013      	ands	r3, r2
 8002b56:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002b5e:	d01f      	beq.n	8002ba0 <HAL_GPIO_Init+0x1f8>
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	4a4c      	ldr	r2, [pc, #304]	@ (8002c94 <HAL_GPIO_Init+0x2ec>)
 8002b64:	4293      	cmp	r3, r2
 8002b66:	d019      	beq.n	8002b9c <HAL_GPIO_Init+0x1f4>
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	4a4b      	ldr	r2, [pc, #300]	@ (8002c98 <HAL_GPIO_Init+0x2f0>)
 8002b6c:	4293      	cmp	r3, r2
 8002b6e:	d013      	beq.n	8002b98 <HAL_GPIO_Init+0x1f0>
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	4a4a      	ldr	r2, [pc, #296]	@ (8002c9c <HAL_GPIO_Init+0x2f4>)
 8002b74:	4293      	cmp	r3, r2
 8002b76:	d00d      	beq.n	8002b94 <HAL_GPIO_Init+0x1ec>
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	4a49      	ldr	r2, [pc, #292]	@ (8002ca0 <HAL_GPIO_Init+0x2f8>)
 8002b7c:	4293      	cmp	r3, r2
 8002b7e:	d007      	beq.n	8002b90 <HAL_GPIO_Init+0x1e8>
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	4a48      	ldr	r2, [pc, #288]	@ (8002ca4 <HAL_GPIO_Init+0x2fc>)
 8002b84:	4293      	cmp	r3, r2
 8002b86:	d101      	bne.n	8002b8c <HAL_GPIO_Init+0x1e4>
 8002b88:	2305      	movs	r3, #5
 8002b8a:	e00a      	b.n	8002ba2 <HAL_GPIO_Init+0x1fa>
 8002b8c:	2306      	movs	r3, #6
 8002b8e:	e008      	b.n	8002ba2 <HAL_GPIO_Init+0x1fa>
 8002b90:	2304      	movs	r3, #4
 8002b92:	e006      	b.n	8002ba2 <HAL_GPIO_Init+0x1fa>
 8002b94:	2303      	movs	r3, #3
 8002b96:	e004      	b.n	8002ba2 <HAL_GPIO_Init+0x1fa>
 8002b98:	2302      	movs	r3, #2
 8002b9a:	e002      	b.n	8002ba2 <HAL_GPIO_Init+0x1fa>
 8002b9c:	2301      	movs	r3, #1
 8002b9e:	e000      	b.n	8002ba2 <HAL_GPIO_Init+0x1fa>
 8002ba0:	2300      	movs	r3, #0
 8002ba2:	697a      	ldr	r2, [r7, #20]
 8002ba4:	f002 0203 	and.w	r2, r2, #3
 8002ba8:	0092      	lsls	r2, r2, #2
 8002baa:	4093      	lsls	r3, r2
 8002bac:	693a      	ldr	r2, [r7, #16]
 8002bae:	4313      	orrs	r3, r2
 8002bb0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002bb2:	4937      	ldr	r1, [pc, #220]	@ (8002c90 <HAL_GPIO_Init+0x2e8>)
 8002bb4:	697b      	ldr	r3, [r7, #20]
 8002bb6:	089b      	lsrs	r3, r3, #2
 8002bb8:	3302      	adds	r3, #2
 8002bba:	693a      	ldr	r2, [r7, #16]
 8002bbc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002bc0:	4b39      	ldr	r3, [pc, #228]	@ (8002ca8 <HAL_GPIO_Init+0x300>)
 8002bc2:	689b      	ldr	r3, [r3, #8]
 8002bc4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	43db      	mvns	r3, r3
 8002bca:	693a      	ldr	r2, [r7, #16]
 8002bcc:	4013      	ands	r3, r2
 8002bce:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002bd0:	683b      	ldr	r3, [r7, #0]
 8002bd2:	685b      	ldr	r3, [r3, #4]
 8002bd4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d003      	beq.n	8002be4 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8002bdc:	693a      	ldr	r2, [r7, #16]
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	4313      	orrs	r3, r2
 8002be2:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002be4:	4a30      	ldr	r2, [pc, #192]	@ (8002ca8 <HAL_GPIO_Init+0x300>)
 8002be6:	693b      	ldr	r3, [r7, #16]
 8002be8:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002bea:	4b2f      	ldr	r3, [pc, #188]	@ (8002ca8 <HAL_GPIO_Init+0x300>)
 8002bec:	68db      	ldr	r3, [r3, #12]
 8002bee:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	43db      	mvns	r3, r3
 8002bf4:	693a      	ldr	r2, [r7, #16]
 8002bf6:	4013      	ands	r3, r2
 8002bf8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002bfa:	683b      	ldr	r3, [r7, #0]
 8002bfc:	685b      	ldr	r3, [r3, #4]
 8002bfe:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d003      	beq.n	8002c0e <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8002c06:	693a      	ldr	r2, [r7, #16]
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	4313      	orrs	r3, r2
 8002c0c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002c0e:	4a26      	ldr	r2, [pc, #152]	@ (8002ca8 <HAL_GPIO_Init+0x300>)
 8002c10:	693b      	ldr	r3, [r7, #16]
 8002c12:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8002c14:	4b24      	ldr	r3, [pc, #144]	@ (8002ca8 <HAL_GPIO_Init+0x300>)
 8002c16:	685b      	ldr	r3, [r3, #4]
 8002c18:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	43db      	mvns	r3, r3
 8002c1e:	693a      	ldr	r2, [r7, #16]
 8002c20:	4013      	ands	r3, r2
 8002c22:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002c24:	683b      	ldr	r3, [r7, #0]
 8002c26:	685b      	ldr	r3, [r3, #4]
 8002c28:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d003      	beq.n	8002c38 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8002c30:	693a      	ldr	r2, [r7, #16]
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	4313      	orrs	r3, r2
 8002c36:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002c38:	4a1b      	ldr	r2, [pc, #108]	@ (8002ca8 <HAL_GPIO_Init+0x300>)
 8002c3a:	693b      	ldr	r3, [r7, #16]
 8002c3c:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8002c3e:	4b1a      	ldr	r3, [pc, #104]	@ (8002ca8 <HAL_GPIO_Init+0x300>)
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	43db      	mvns	r3, r3
 8002c48:	693a      	ldr	r2, [r7, #16]
 8002c4a:	4013      	ands	r3, r2
 8002c4c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002c4e:	683b      	ldr	r3, [r7, #0]
 8002c50:	685b      	ldr	r3, [r3, #4]
 8002c52:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d003      	beq.n	8002c62 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8002c5a:	693a      	ldr	r2, [r7, #16]
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	4313      	orrs	r3, r2
 8002c60:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002c62:	4a11      	ldr	r2, [pc, #68]	@ (8002ca8 <HAL_GPIO_Init+0x300>)
 8002c64:	693b      	ldr	r3, [r7, #16]
 8002c66:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002c68:	697b      	ldr	r3, [r7, #20]
 8002c6a:	3301      	adds	r3, #1
 8002c6c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8002c6e:	683b      	ldr	r3, [r7, #0]
 8002c70:	681a      	ldr	r2, [r3, #0]
 8002c72:	697b      	ldr	r3, [r7, #20]
 8002c74:	fa22 f303 	lsr.w	r3, r2, r3
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	f47f ae9d 	bne.w	80029b8 <HAL_GPIO_Init+0x10>
  }
}
 8002c7e:	bf00      	nop
 8002c80:	bf00      	nop
 8002c82:	371c      	adds	r7, #28
 8002c84:	46bd      	mov	sp, r7
 8002c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c8a:	4770      	bx	lr
 8002c8c:	40021000 	.word	0x40021000
 8002c90:	40010000 	.word	0x40010000
 8002c94:	48000400 	.word	0x48000400
 8002c98:	48000800 	.word	0x48000800
 8002c9c:	48000c00 	.word	0x48000c00
 8002ca0:	48001000 	.word	0x48001000
 8002ca4:	48001400 	.word	0x48001400
 8002ca8:	40010400 	.word	0x40010400

08002cac <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002cac:	b480      	push	{r7}
 8002cae:	b085      	sub	sp, #20
 8002cb0:	af00      	add	r7, sp, #0
 8002cb2:	6078      	str	r0, [r7, #4]
 8002cb4:	460b      	mov	r3, r1
 8002cb6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	691a      	ldr	r2, [r3, #16]
 8002cbc:	887b      	ldrh	r3, [r7, #2]
 8002cbe:	4013      	ands	r3, r2
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d002      	beq.n	8002cca <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002cc4:	2301      	movs	r3, #1
 8002cc6:	73fb      	strb	r3, [r7, #15]
 8002cc8:	e001      	b.n	8002cce <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002cca:	2300      	movs	r3, #0
 8002ccc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002cce:	7bfb      	ldrb	r3, [r7, #15]
}
 8002cd0:	4618      	mov	r0, r3
 8002cd2:	3714      	adds	r7, #20
 8002cd4:	46bd      	mov	sp, r7
 8002cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cda:	4770      	bx	lr

08002cdc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002cdc:	b480      	push	{r7}
 8002cde:	b083      	sub	sp, #12
 8002ce0:	af00      	add	r7, sp, #0
 8002ce2:	6078      	str	r0, [r7, #4]
 8002ce4:	460b      	mov	r3, r1
 8002ce6:	807b      	strh	r3, [r7, #2]
 8002ce8:	4613      	mov	r3, r2
 8002cea:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002cec:	787b      	ldrb	r3, [r7, #1]
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d003      	beq.n	8002cfa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002cf2:	887a      	ldrh	r2, [r7, #2]
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002cf8:	e002      	b.n	8002d00 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002cfa:	887a      	ldrh	r2, [r7, #2]
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002d00:	bf00      	nop
 8002d02:	370c      	adds	r7, #12
 8002d04:	46bd      	mov	sp, r7
 8002d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d0a:	4770      	bx	lr

08002d0c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002d0c:	b480      	push	{r7}
 8002d0e:	b085      	sub	sp, #20
 8002d10:	af00      	add	r7, sp, #0
 8002d12:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d141      	bne.n	8002d9e <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002d1a:	4b4b      	ldr	r3, [pc, #300]	@ (8002e48 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002d22:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002d26:	d131      	bne.n	8002d8c <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002d28:	4b47      	ldr	r3, [pc, #284]	@ (8002e48 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002d2a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002d2e:	4a46      	ldr	r2, [pc, #280]	@ (8002e48 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002d30:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002d34:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002d38:	4b43      	ldr	r3, [pc, #268]	@ (8002e48 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002d40:	4a41      	ldr	r2, [pc, #260]	@ (8002e48 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002d42:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002d46:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002d48:	4b40      	ldr	r3, [pc, #256]	@ (8002e4c <HAL_PWREx_ControlVoltageScaling+0x140>)
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	2232      	movs	r2, #50	@ 0x32
 8002d4e:	fb02 f303 	mul.w	r3, r2, r3
 8002d52:	4a3f      	ldr	r2, [pc, #252]	@ (8002e50 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002d54:	fba2 2303 	umull	r2, r3, r2, r3
 8002d58:	0c9b      	lsrs	r3, r3, #18
 8002d5a:	3301      	adds	r3, #1
 8002d5c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002d5e:	e002      	b.n	8002d66 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	3b01      	subs	r3, #1
 8002d64:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002d66:	4b38      	ldr	r3, [pc, #224]	@ (8002e48 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002d68:	695b      	ldr	r3, [r3, #20]
 8002d6a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002d6e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002d72:	d102      	bne.n	8002d7a <HAL_PWREx_ControlVoltageScaling+0x6e>
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d1f2      	bne.n	8002d60 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002d7a:	4b33      	ldr	r3, [pc, #204]	@ (8002e48 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002d7c:	695b      	ldr	r3, [r3, #20]
 8002d7e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002d82:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002d86:	d158      	bne.n	8002e3a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002d88:	2303      	movs	r3, #3
 8002d8a:	e057      	b.n	8002e3c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002d8c:	4b2e      	ldr	r3, [pc, #184]	@ (8002e48 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002d8e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002d92:	4a2d      	ldr	r2, [pc, #180]	@ (8002e48 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002d94:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002d98:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8002d9c:	e04d      	b.n	8002e3a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002da4:	d141      	bne.n	8002e2a <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002da6:	4b28      	ldr	r3, [pc, #160]	@ (8002e48 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002dae:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002db2:	d131      	bne.n	8002e18 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002db4:	4b24      	ldr	r3, [pc, #144]	@ (8002e48 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002db6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002dba:	4a23      	ldr	r2, [pc, #140]	@ (8002e48 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002dbc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002dc0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002dc4:	4b20      	ldr	r3, [pc, #128]	@ (8002e48 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002dcc:	4a1e      	ldr	r2, [pc, #120]	@ (8002e48 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002dce:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002dd2:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002dd4:	4b1d      	ldr	r3, [pc, #116]	@ (8002e4c <HAL_PWREx_ControlVoltageScaling+0x140>)
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	2232      	movs	r2, #50	@ 0x32
 8002dda:	fb02 f303 	mul.w	r3, r2, r3
 8002dde:	4a1c      	ldr	r2, [pc, #112]	@ (8002e50 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002de0:	fba2 2303 	umull	r2, r3, r2, r3
 8002de4:	0c9b      	lsrs	r3, r3, #18
 8002de6:	3301      	adds	r3, #1
 8002de8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002dea:	e002      	b.n	8002df2 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	3b01      	subs	r3, #1
 8002df0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002df2:	4b15      	ldr	r3, [pc, #84]	@ (8002e48 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002df4:	695b      	ldr	r3, [r3, #20]
 8002df6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002dfa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002dfe:	d102      	bne.n	8002e06 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d1f2      	bne.n	8002dec <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002e06:	4b10      	ldr	r3, [pc, #64]	@ (8002e48 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002e08:	695b      	ldr	r3, [r3, #20]
 8002e0a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002e0e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002e12:	d112      	bne.n	8002e3a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002e14:	2303      	movs	r3, #3
 8002e16:	e011      	b.n	8002e3c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002e18:	4b0b      	ldr	r3, [pc, #44]	@ (8002e48 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002e1a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002e1e:	4a0a      	ldr	r2, [pc, #40]	@ (8002e48 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002e20:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002e24:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8002e28:	e007      	b.n	8002e3a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002e2a:	4b07      	ldr	r3, [pc, #28]	@ (8002e48 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002e32:	4a05      	ldr	r2, [pc, #20]	@ (8002e48 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002e34:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002e38:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8002e3a:	2300      	movs	r3, #0
}
 8002e3c:	4618      	mov	r0, r3
 8002e3e:	3714      	adds	r7, #20
 8002e40:	46bd      	mov	sp, r7
 8002e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e46:	4770      	bx	lr
 8002e48:	40007000 	.word	0x40007000
 8002e4c:	20000000 	.word	0x20000000
 8002e50:	431bde83 	.word	0x431bde83

08002e54 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8002e54:	b480      	push	{r7}
 8002e56:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8002e58:	4b05      	ldr	r3, [pc, #20]	@ (8002e70 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8002e5a:	689b      	ldr	r3, [r3, #8]
 8002e5c:	4a04      	ldr	r2, [pc, #16]	@ (8002e70 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8002e5e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002e62:	6093      	str	r3, [r2, #8]
}
 8002e64:	bf00      	nop
 8002e66:	46bd      	mov	sp, r7
 8002e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e6c:	4770      	bx	lr
 8002e6e:	bf00      	nop
 8002e70:	40007000 	.word	0x40007000

08002e74 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002e74:	b580      	push	{r7, lr}
 8002e76:	b088      	sub	sp, #32
 8002e78:	af00      	add	r7, sp, #0
 8002e7a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d101      	bne.n	8002e86 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002e82:	2301      	movs	r3, #1
 8002e84:	e2fe      	b.n	8003484 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	f003 0301 	and.w	r3, r3, #1
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d075      	beq.n	8002f7e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002e92:	4b97      	ldr	r3, [pc, #604]	@ (80030f0 <HAL_RCC_OscConfig+0x27c>)
 8002e94:	689b      	ldr	r3, [r3, #8]
 8002e96:	f003 030c 	and.w	r3, r3, #12
 8002e9a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002e9c:	4b94      	ldr	r3, [pc, #592]	@ (80030f0 <HAL_RCC_OscConfig+0x27c>)
 8002e9e:	68db      	ldr	r3, [r3, #12]
 8002ea0:	f003 0303 	and.w	r3, r3, #3
 8002ea4:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8002ea6:	69bb      	ldr	r3, [r7, #24]
 8002ea8:	2b0c      	cmp	r3, #12
 8002eaa:	d102      	bne.n	8002eb2 <HAL_RCC_OscConfig+0x3e>
 8002eac:	697b      	ldr	r3, [r7, #20]
 8002eae:	2b03      	cmp	r3, #3
 8002eb0:	d002      	beq.n	8002eb8 <HAL_RCC_OscConfig+0x44>
 8002eb2:	69bb      	ldr	r3, [r7, #24]
 8002eb4:	2b08      	cmp	r3, #8
 8002eb6:	d10b      	bne.n	8002ed0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002eb8:	4b8d      	ldr	r3, [pc, #564]	@ (80030f0 <HAL_RCC_OscConfig+0x27c>)
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d05b      	beq.n	8002f7c <HAL_RCC_OscConfig+0x108>
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	685b      	ldr	r3, [r3, #4]
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d157      	bne.n	8002f7c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002ecc:	2301      	movs	r3, #1
 8002ece:	e2d9      	b.n	8003484 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	685b      	ldr	r3, [r3, #4]
 8002ed4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002ed8:	d106      	bne.n	8002ee8 <HAL_RCC_OscConfig+0x74>
 8002eda:	4b85      	ldr	r3, [pc, #532]	@ (80030f0 <HAL_RCC_OscConfig+0x27c>)
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	4a84      	ldr	r2, [pc, #528]	@ (80030f0 <HAL_RCC_OscConfig+0x27c>)
 8002ee0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002ee4:	6013      	str	r3, [r2, #0]
 8002ee6:	e01d      	b.n	8002f24 <HAL_RCC_OscConfig+0xb0>
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	685b      	ldr	r3, [r3, #4]
 8002eec:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002ef0:	d10c      	bne.n	8002f0c <HAL_RCC_OscConfig+0x98>
 8002ef2:	4b7f      	ldr	r3, [pc, #508]	@ (80030f0 <HAL_RCC_OscConfig+0x27c>)
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	4a7e      	ldr	r2, [pc, #504]	@ (80030f0 <HAL_RCC_OscConfig+0x27c>)
 8002ef8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002efc:	6013      	str	r3, [r2, #0]
 8002efe:	4b7c      	ldr	r3, [pc, #496]	@ (80030f0 <HAL_RCC_OscConfig+0x27c>)
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	4a7b      	ldr	r2, [pc, #492]	@ (80030f0 <HAL_RCC_OscConfig+0x27c>)
 8002f04:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002f08:	6013      	str	r3, [r2, #0]
 8002f0a:	e00b      	b.n	8002f24 <HAL_RCC_OscConfig+0xb0>
 8002f0c:	4b78      	ldr	r3, [pc, #480]	@ (80030f0 <HAL_RCC_OscConfig+0x27c>)
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	4a77      	ldr	r2, [pc, #476]	@ (80030f0 <HAL_RCC_OscConfig+0x27c>)
 8002f12:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002f16:	6013      	str	r3, [r2, #0]
 8002f18:	4b75      	ldr	r3, [pc, #468]	@ (80030f0 <HAL_RCC_OscConfig+0x27c>)
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	4a74      	ldr	r2, [pc, #464]	@ (80030f0 <HAL_RCC_OscConfig+0x27c>)
 8002f1e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002f22:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	685b      	ldr	r3, [r3, #4]
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d013      	beq.n	8002f54 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f2c:	f7fe fdbc 	bl	8001aa8 <HAL_GetTick>
 8002f30:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002f32:	e008      	b.n	8002f46 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002f34:	f7fe fdb8 	bl	8001aa8 <HAL_GetTick>
 8002f38:	4602      	mov	r2, r0
 8002f3a:	693b      	ldr	r3, [r7, #16]
 8002f3c:	1ad3      	subs	r3, r2, r3
 8002f3e:	2b64      	cmp	r3, #100	@ 0x64
 8002f40:	d901      	bls.n	8002f46 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002f42:	2303      	movs	r3, #3
 8002f44:	e29e      	b.n	8003484 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002f46:	4b6a      	ldr	r3, [pc, #424]	@ (80030f0 <HAL_RCC_OscConfig+0x27c>)
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d0f0      	beq.n	8002f34 <HAL_RCC_OscConfig+0xc0>
 8002f52:	e014      	b.n	8002f7e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f54:	f7fe fda8 	bl	8001aa8 <HAL_GetTick>
 8002f58:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002f5a:	e008      	b.n	8002f6e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002f5c:	f7fe fda4 	bl	8001aa8 <HAL_GetTick>
 8002f60:	4602      	mov	r2, r0
 8002f62:	693b      	ldr	r3, [r7, #16]
 8002f64:	1ad3      	subs	r3, r2, r3
 8002f66:	2b64      	cmp	r3, #100	@ 0x64
 8002f68:	d901      	bls.n	8002f6e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002f6a:	2303      	movs	r3, #3
 8002f6c:	e28a      	b.n	8003484 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002f6e:	4b60      	ldr	r3, [pc, #384]	@ (80030f0 <HAL_RCC_OscConfig+0x27c>)
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d1f0      	bne.n	8002f5c <HAL_RCC_OscConfig+0xe8>
 8002f7a:	e000      	b.n	8002f7e <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002f7c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	f003 0302 	and.w	r3, r3, #2
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d075      	beq.n	8003076 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002f8a:	4b59      	ldr	r3, [pc, #356]	@ (80030f0 <HAL_RCC_OscConfig+0x27c>)
 8002f8c:	689b      	ldr	r3, [r3, #8]
 8002f8e:	f003 030c 	and.w	r3, r3, #12
 8002f92:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002f94:	4b56      	ldr	r3, [pc, #344]	@ (80030f0 <HAL_RCC_OscConfig+0x27c>)
 8002f96:	68db      	ldr	r3, [r3, #12]
 8002f98:	f003 0303 	and.w	r3, r3, #3
 8002f9c:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8002f9e:	69bb      	ldr	r3, [r7, #24]
 8002fa0:	2b0c      	cmp	r3, #12
 8002fa2:	d102      	bne.n	8002faa <HAL_RCC_OscConfig+0x136>
 8002fa4:	697b      	ldr	r3, [r7, #20]
 8002fa6:	2b02      	cmp	r3, #2
 8002fa8:	d002      	beq.n	8002fb0 <HAL_RCC_OscConfig+0x13c>
 8002faa:	69bb      	ldr	r3, [r7, #24]
 8002fac:	2b04      	cmp	r3, #4
 8002fae:	d11f      	bne.n	8002ff0 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002fb0:	4b4f      	ldr	r3, [pc, #316]	@ (80030f0 <HAL_RCC_OscConfig+0x27c>)
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d005      	beq.n	8002fc8 <HAL_RCC_OscConfig+0x154>
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	68db      	ldr	r3, [r3, #12]
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d101      	bne.n	8002fc8 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8002fc4:	2301      	movs	r3, #1
 8002fc6:	e25d      	b.n	8003484 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002fc8:	4b49      	ldr	r3, [pc, #292]	@ (80030f0 <HAL_RCC_OscConfig+0x27c>)
 8002fca:	685b      	ldr	r3, [r3, #4]
 8002fcc:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	691b      	ldr	r3, [r3, #16]
 8002fd4:	061b      	lsls	r3, r3, #24
 8002fd6:	4946      	ldr	r1, [pc, #280]	@ (80030f0 <HAL_RCC_OscConfig+0x27c>)
 8002fd8:	4313      	orrs	r3, r2
 8002fda:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8002fdc:	4b45      	ldr	r3, [pc, #276]	@ (80030f4 <HAL_RCC_OscConfig+0x280>)
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	4618      	mov	r0, r3
 8002fe2:	f7fe f9db 	bl	800139c <HAL_InitTick>
 8002fe6:	4603      	mov	r3, r0
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	d043      	beq.n	8003074 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8002fec:	2301      	movs	r3, #1
 8002fee:	e249      	b.n	8003484 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	68db      	ldr	r3, [r3, #12]
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	d023      	beq.n	8003040 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002ff8:	4b3d      	ldr	r3, [pc, #244]	@ (80030f0 <HAL_RCC_OscConfig+0x27c>)
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	4a3c      	ldr	r2, [pc, #240]	@ (80030f0 <HAL_RCC_OscConfig+0x27c>)
 8002ffe:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003002:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003004:	f7fe fd50 	bl	8001aa8 <HAL_GetTick>
 8003008:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800300a:	e008      	b.n	800301e <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800300c:	f7fe fd4c 	bl	8001aa8 <HAL_GetTick>
 8003010:	4602      	mov	r2, r0
 8003012:	693b      	ldr	r3, [r7, #16]
 8003014:	1ad3      	subs	r3, r2, r3
 8003016:	2b02      	cmp	r3, #2
 8003018:	d901      	bls.n	800301e <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800301a:	2303      	movs	r3, #3
 800301c:	e232      	b.n	8003484 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800301e:	4b34      	ldr	r3, [pc, #208]	@ (80030f0 <HAL_RCC_OscConfig+0x27c>)
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003026:	2b00      	cmp	r3, #0
 8003028:	d0f0      	beq.n	800300c <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800302a:	4b31      	ldr	r3, [pc, #196]	@ (80030f0 <HAL_RCC_OscConfig+0x27c>)
 800302c:	685b      	ldr	r3, [r3, #4]
 800302e:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	691b      	ldr	r3, [r3, #16]
 8003036:	061b      	lsls	r3, r3, #24
 8003038:	492d      	ldr	r1, [pc, #180]	@ (80030f0 <HAL_RCC_OscConfig+0x27c>)
 800303a:	4313      	orrs	r3, r2
 800303c:	604b      	str	r3, [r1, #4]
 800303e:	e01a      	b.n	8003076 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003040:	4b2b      	ldr	r3, [pc, #172]	@ (80030f0 <HAL_RCC_OscConfig+0x27c>)
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	4a2a      	ldr	r2, [pc, #168]	@ (80030f0 <HAL_RCC_OscConfig+0x27c>)
 8003046:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800304a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800304c:	f7fe fd2c 	bl	8001aa8 <HAL_GetTick>
 8003050:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003052:	e008      	b.n	8003066 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003054:	f7fe fd28 	bl	8001aa8 <HAL_GetTick>
 8003058:	4602      	mov	r2, r0
 800305a:	693b      	ldr	r3, [r7, #16]
 800305c:	1ad3      	subs	r3, r2, r3
 800305e:	2b02      	cmp	r3, #2
 8003060:	d901      	bls.n	8003066 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8003062:	2303      	movs	r3, #3
 8003064:	e20e      	b.n	8003484 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003066:	4b22      	ldr	r3, [pc, #136]	@ (80030f0 <HAL_RCC_OscConfig+0x27c>)
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800306e:	2b00      	cmp	r3, #0
 8003070:	d1f0      	bne.n	8003054 <HAL_RCC_OscConfig+0x1e0>
 8003072:	e000      	b.n	8003076 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003074:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	f003 0308 	and.w	r3, r3, #8
 800307e:	2b00      	cmp	r3, #0
 8003080:	d041      	beq.n	8003106 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	695b      	ldr	r3, [r3, #20]
 8003086:	2b00      	cmp	r3, #0
 8003088:	d01c      	beq.n	80030c4 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800308a:	4b19      	ldr	r3, [pc, #100]	@ (80030f0 <HAL_RCC_OscConfig+0x27c>)
 800308c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003090:	4a17      	ldr	r2, [pc, #92]	@ (80030f0 <HAL_RCC_OscConfig+0x27c>)
 8003092:	f043 0301 	orr.w	r3, r3, #1
 8003096:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800309a:	f7fe fd05 	bl	8001aa8 <HAL_GetTick>
 800309e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80030a0:	e008      	b.n	80030b4 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80030a2:	f7fe fd01 	bl	8001aa8 <HAL_GetTick>
 80030a6:	4602      	mov	r2, r0
 80030a8:	693b      	ldr	r3, [r7, #16]
 80030aa:	1ad3      	subs	r3, r2, r3
 80030ac:	2b02      	cmp	r3, #2
 80030ae:	d901      	bls.n	80030b4 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80030b0:	2303      	movs	r3, #3
 80030b2:	e1e7      	b.n	8003484 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80030b4:	4b0e      	ldr	r3, [pc, #56]	@ (80030f0 <HAL_RCC_OscConfig+0x27c>)
 80030b6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80030ba:	f003 0302 	and.w	r3, r3, #2
 80030be:	2b00      	cmp	r3, #0
 80030c0:	d0ef      	beq.n	80030a2 <HAL_RCC_OscConfig+0x22e>
 80030c2:	e020      	b.n	8003106 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80030c4:	4b0a      	ldr	r3, [pc, #40]	@ (80030f0 <HAL_RCC_OscConfig+0x27c>)
 80030c6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80030ca:	4a09      	ldr	r2, [pc, #36]	@ (80030f0 <HAL_RCC_OscConfig+0x27c>)
 80030cc:	f023 0301 	bic.w	r3, r3, #1
 80030d0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80030d4:	f7fe fce8 	bl	8001aa8 <HAL_GetTick>
 80030d8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80030da:	e00d      	b.n	80030f8 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80030dc:	f7fe fce4 	bl	8001aa8 <HAL_GetTick>
 80030e0:	4602      	mov	r2, r0
 80030e2:	693b      	ldr	r3, [r7, #16]
 80030e4:	1ad3      	subs	r3, r2, r3
 80030e6:	2b02      	cmp	r3, #2
 80030e8:	d906      	bls.n	80030f8 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80030ea:	2303      	movs	r3, #3
 80030ec:	e1ca      	b.n	8003484 <HAL_RCC_OscConfig+0x610>
 80030ee:	bf00      	nop
 80030f0:	40021000 	.word	0x40021000
 80030f4:	20000058 	.word	0x20000058
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80030f8:	4b8c      	ldr	r3, [pc, #560]	@ (800332c <HAL_RCC_OscConfig+0x4b8>)
 80030fa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80030fe:	f003 0302 	and.w	r3, r3, #2
 8003102:	2b00      	cmp	r3, #0
 8003104:	d1ea      	bne.n	80030dc <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	f003 0304 	and.w	r3, r3, #4
 800310e:	2b00      	cmp	r3, #0
 8003110:	f000 80a6 	beq.w	8003260 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003114:	2300      	movs	r3, #0
 8003116:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003118:	4b84      	ldr	r3, [pc, #528]	@ (800332c <HAL_RCC_OscConfig+0x4b8>)
 800311a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800311c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003120:	2b00      	cmp	r3, #0
 8003122:	d101      	bne.n	8003128 <HAL_RCC_OscConfig+0x2b4>
 8003124:	2301      	movs	r3, #1
 8003126:	e000      	b.n	800312a <HAL_RCC_OscConfig+0x2b6>
 8003128:	2300      	movs	r3, #0
 800312a:	2b00      	cmp	r3, #0
 800312c:	d00d      	beq.n	800314a <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800312e:	4b7f      	ldr	r3, [pc, #508]	@ (800332c <HAL_RCC_OscConfig+0x4b8>)
 8003130:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003132:	4a7e      	ldr	r2, [pc, #504]	@ (800332c <HAL_RCC_OscConfig+0x4b8>)
 8003134:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003138:	6593      	str	r3, [r2, #88]	@ 0x58
 800313a:	4b7c      	ldr	r3, [pc, #496]	@ (800332c <HAL_RCC_OscConfig+0x4b8>)
 800313c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800313e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003142:	60fb      	str	r3, [r7, #12]
 8003144:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8003146:	2301      	movs	r3, #1
 8003148:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800314a:	4b79      	ldr	r3, [pc, #484]	@ (8003330 <HAL_RCC_OscConfig+0x4bc>)
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003152:	2b00      	cmp	r3, #0
 8003154:	d118      	bne.n	8003188 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003156:	4b76      	ldr	r3, [pc, #472]	@ (8003330 <HAL_RCC_OscConfig+0x4bc>)
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	4a75      	ldr	r2, [pc, #468]	@ (8003330 <HAL_RCC_OscConfig+0x4bc>)
 800315c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003160:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003162:	f7fe fca1 	bl	8001aa8 <HAL_GetTick>
 8003166:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003168:	e008      	b.n	800317c <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800316a:	f7fe fc9d 	bl	8001aa8 <HAL_GetTick>
 800316e:	4602      	mov	r2, r0
 8003170:	693b      	ldr	r3, [r7, #16]
 8003172:	1ad3      	subs	r3, r2, r3
 8003174:	2b02      	cmp	r3, #2
 8003176:	d901      	bls.n	800317c <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8003178:	2303      	movs	r3, #3
 800317a:	e183      	b.n	8003484 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800317c:	4b6c      	ldr	r3, [pc, #432]	@ (8003330 <HAL_RCC_OscConfig+0x4bc>)
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003184:	2b00      	cmp	r3, #0
 8003186:	d0f0      	beq.n	800316a <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	689b      	ldr	r3, [r3, #8]
 800318c:	2b01      	cmp	r3, #1
 800318e:	d108      	bne.n	80031a2 <HAL_RCC_OscConfig+0x32e>
 8003190:	4b66      	ldr	r3, [pc, #408]	@ (800332c <HAL_RCC_OscConfig+0x4b8>)
 8003192:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003196:	4a65      	ldr	r2, [pc, #404]	@ (800332c <HAL_RCC_OscConfig+0x4b8>)
 8003198:	f043 0301 	orr.w	r3, r3, #1
 800319c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80031a0:	e024      	b.n	80031ec <HAL_RCC_OscConfig+0x378>
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	689b      	ldr	r3, [r3, #8]
 80031a6:	2b05      	cmp	r3, #5
 80031a8:	d110      	bne.n	80031cc <HAL_RCC_OscConfig+0x358>
 80031aa:	4b60      	ldr	r3, [pc, #384]	@ (800332c <HAL_RCC_OscConfig+0x4b8>)
 80031ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80031b0:	4a5e      	ldr	r2, [pc, #376]	@ (800332c <HAL_RCC_OscConfig+0x4b8>)
 80031b2:	f043 0304 	orr.w	r3, r3, #4
 80031b6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80031ba:	4b5c      	ldr	r3, [pc, #368]	@ (800332c <HAL_RCC_OscConfig+0x4b8>)
 80031bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80031c0:	4a5a      	ldr	r2, [pc, #360]	@ (800332c <HAL_RCC_OscConfig+0x4b8>)
 80031c2:	f043 0301 	orr.w	r3, r3, #1
 80031c6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80031ca:	e00f      	b.n	80031ec <HAL_RCC_OscConfig+0x378>
 80031cc:	4b57      	ldr	r3, [pc, #348]	@ (800332c <HAL_RCC_OscConfig+0x4b8>)
 80031ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80031d2:	4a56      	ldr	r2, [pc, #344]	@ (800332c <HAL_RCC_OscConfig+0x4b8>)
 80031d4:	f023 0301 	bic.w	r3, r3, #1
 80031d8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80031dc:	4b53      	ldr	r3, [pc, #332]	@ (800332c <HAL_RCC_OscConfig+0x4b8>)
 80031de:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80031e2:	4a52      	ldr	r2, [pc, #328]	@ (800332c <HAL_RCC_OscConfig+0x4b8>)
 80031e4:	f023 0304 	bic.w	r3, r3, #4
 80031e8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	689b      	ldr	r3, [r3, #8]
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d016      	beq.n	8003222 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80031f4:	f7fe fc58 	bl	8001aa8 <HAL_GetTick>
 80031f8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80031fa:	e00a      	b.n	8003212 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80031fc:	f7fe fc54 	bl	8001aa8 <HAL_GetTick>
 8003200:	4602      	mov	r2, r0
 8003202:	693b      	ldr	r3, [r7, #16]
 8003204:	1ad3      	subs	r3, r2, r3
 8003206:	f241 3288 	movw	r2, #5000	@ 0x1388
 800320a:	4293      	cmp	r3, r2
 800320c:	d901      	bls.n	8003212 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800320e:	2303      	movs	r3, #3
 8003210:	e138      	b.n	8003484 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003212:	4b46      	ldr	r3, [pc, #280]	@ (800332c <HAL_RCC_OscConfig+0x4b8>)
 8003214:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003218:	f003 0302 	and.w	r3, r3, #2
 800321c:	2b00      	cmp	r3, #0
 800321e:	d0ed      	beq.n	80031fc <HAL_RCC_OscConfig+0x388>
 8003220:	e015      	b.n	800324e <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003222:	f7fe fc41 	bl	8001aa8 <HAL_GetTick>
 8003226:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003228:	e00a      	b.n	8003240 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800322a:	f7fe fc3d 	bl	8001aa8 <HAL_GetTick>
 800322e:	4602      	mov	r2, r0
 8003230:	693b      	ldr	r3, [r7, #16]
 8003232:	1ad3      	subs	r3, r2, r3
 8003234:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003238:	4293      	cmp	r3, r2
 800323a:	d901      	bls.n	8003240 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 800323c:	2303      	movs	r3, #3
 800323e:	e121      	b.n	8003484 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003240:	4b3a      	ldr	r3, [pc, #232]	@ (800332c <HAL_RCC_OscConfig+0x4b8>)
 8003242:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003246:	f003 0302 	and.w	r3, r3, #2
 800324a:	2b00      	cmp	r3, #0
 800324c:	d1ed      	bne.n	800322a <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800324e:	7ffb      	ldrb	r3, [r7, #31]
 8003250:	2b01      	cmp	r3, #1
 8003252:	d105      	bne.n	8003260 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003254:	4b35      	ldr	r3, [pc, #212]	@ (800332c <HAL_RCC_OscConfig+0x4b8>)
 8003256:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003258:	4a34      	ldr	r2, [pc, #208]	@ (800332c <HAL_RCC_OscConfig+0x4b8>)
 800325a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800325e:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	f003 0320 	and.w	r3, r3, #32
 8003268:	2b00      	cmp	r3, #0
 800326a:	d03c      	beq.n	80032e6 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	699b      	ldr	r3, [r3, #24]
 8003270:	2b00      	cmp	r3, #0
 8003272:	d01c      	beq.n	80032ae <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003274:	4b2d      	ldr	r3, [pc, #180]	@ (800332c <HAL_RCC_OscConfig+0x4b8>)
 8003276:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800327a:	4a2c      	ldr	r2, [pc, #176]	@ (800332c <HAL_RCC_OscConfig+0x4b8>)
 800327c:	f043 0301 	orr.w	r3, r3, #1
 8003280:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003284:	f7fe fc10 	bl	8001aa8 <HAL_GetTick>
 8003288:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800328a:	e008      	b.n	800329e <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800328c:	f7fe fc0c 	bl	8001aa8 <HAL_GetTick>
 8003290:	4602      	mov	r2, r0
 8003292:	693b      	ldr	r3, [r7, #16]
 8003294:	1ad3      	subs	r3, r2, r3
 8003296:	2b02      	cmp	r3, #2
 8003298:	d901      	bls.n	800329e <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800329a:	2303      	movs	r3, #3
 800329c:	e0f2      	b.n	8003484 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800329e:	4b23      	ldr	r3, [pc, #140]	@ (800332c <HAL_RCC_OscConfig+0x4b8>)
 80032a0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80032a4:	f003 0302 	and.w	r3, r3, #2
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d0ef      	beq.n	800328c <HAL_RCC_OscConfig+0x418>
 80032ac:	e01b      	b.n	80032e6 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80032ae:	4b1f      	ldr	r3, [pc, #124]	@ (800332c <HAL_RCC_OscConfig+0x4b8>)
 80032b0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80032b4:	4a1d      	ldr	r2, [pc, #116]	@ (800332c <HAL_RCC_OscConfig+0x4b8>)
 80032b6:	f023 0301 	bic.w	r3, r3, #1
 80032ba:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80032be:	f7fe fbf3 	bl	8001aa8 <HAL_GetTick>
 80032c2:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80032c4:	e008      	b.n	80032d8 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80032c6:	f7fe fbef 	bl	8001aa8 <HAL_GetTick>
 80032ca:	4602      	mov	r2, r0
 80032cc:	693b      	ldr	r3, [r7, #16]
 80032ce:	1ad3      	subs	r3, r2, r3
 80032d0:	2b02      	cmp	r3, #2
 80032d2:	d901      	bls.n	80032d8 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 80032d4:	2303      	movs	r3, #3
 80032d6:	e0d5      	b.n	8003484 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80032d8:	4b14      	ldr	r3, [pc, #80]	@ (800332c <HAL_RCC_OscConfig+0x4b8>)
 80032da:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80032de:	f003 0302 	and.w	r3, r3, #2
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d1ef      	bne.n	80032c6 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	69db      	ldr	r3, [r3, #28]
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	f000 80c9 	beq.w	8003482 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80032f0:	4b0e      	ldr	r3, [pc, #56]	@ (800332c <HAL_RCC_OscConfig+0x4b8>)
 80032f2:	689b      	ldr	r3, [r3, #8]
 80032f4:	f003 030c 	and.w	r3, r3, #12
 80032f8:	2b0c      	cmp	r3, #12
 80032fa:	f000 8083 	beq.w	8003404 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	69db      	ldr	r3, [r3, #28]
 8003302:	2b02      	cmp	r3, #2
 8003304:	d15e      	bne.n	80033c4 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003306:	4b09      	ldr	r3, [pc, #36]	@ (800332c <HAL_RCC_OscConfig+0x4b8>)
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	4a08      	ldr	r2, [pc, #32]	@ (800332c <HAL_RCC_OscConfig+0x4b8>)
 800330c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003310:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003312:	f7fe fbc9 	bl	8001aa8 <HAL_GetTick>
 8003316:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003318:	e00c      	b.n	8003334 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800331a:	f7fe fbc5 	bl	8001aa8 <HAL_GetTick>
 800331e:	4602      	mov	r2, r0
 8003320:	693b      	ldr	r3, [r7, #16]
 8003322:	1ad3      	subs	r3, r2, r3
 8003324:	2b02      	cmp	r3, #2
 8003326:	d905      	bls.n	8003334 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8003328:	2303      	movs	r3, #3
 800332a:	e0ab      	b.n	8003484 <HAL_RCC_OscConfig+0x610>
 800332c:	40021000 	.word	0x40021000
 8003330:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003334:	4b55      	ldr	r3, [pc, #340]	@ (800348c <HAL_RCC_OscConfig+0x618>)
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800333c:	2b00      	cmp	r3, #0
 800333e:	d1ec      	bne.n	800331a <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003340:	4b52      	ldr	r3, [pc, #328]	@ (800348c <HAL_RCC_OscConfig+0x618>)
 8003342:	68da      	ldr	r2, [r3, #12]
 8003344:	4b52      	ldr	r3, [pc, #328]	@ (8003490 <HAL_RCC_OscConfig+0x61c>)
 8003346:	4013      	ands	r3, r2
 8003348:	687a      	ldr	r2, [r7, #4]
 800334a:	6a11      	ldr	r1, [r2, #32]
 800334c:	687a      	ldr	r2, [r7, #4]
 800334e:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003350:	3a01      	subs	r2, #1
 8003352:	0112      	lsls	r2, r2, #4
 8003354:	4311      	orrs	r1, r2
 8003356:	687a      	ldr	r2, [r7, #4]
 8003358:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 800335a:	0212      	lsls	r2, r2, #8
 800335c:	4311      	orrs	r1, r2
 800335e:	687a      	ldr	r2, [r7, #4]
 8003360:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8003362:	0852      	lsrs	r2, r2, #1
 8003364:	3a01      	subs	r2, #1
 8003366:	0552      	lsls	r2, r2, #21
 8003368:	4311      	orrs	r1, r2
 800336a:	687a      	ldr	r2, [r7, #4]
 800336c:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800336e:	0852      	lsrs	r2, r2, #1
 8003370:	3a01      	subs	r2, #1
 8003372:	0652      	lsls	r2, r2, #25
 8003374:	4311      	orrs	r1, r2
 8003376:	687a      	ldr	r2, [r7, #4]
 8003378:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800337a:	06d2      	lsls	r2, r2, #27
 800337c:	430a      	orrs	r2, r1
 800337e:	4943      	ldr	r1, [pc, #268]	@ (800348c <HAL_RCC_OscConfig+0x618>)
 8003380:	4313      	orrs	r3, r2
 8003382:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003384:	4b41      	ldr	r3, [pc, #260]	@ (800348c <HAL_RCC_OscConfig+0x618>)
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	4a40      	ldr	r2, [pc, #256]	@ (800348c <HAL_RCC_OscConfig+0x618>)
 800338a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800338e:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003390:	4b3e      	ldr	r3, [pc, #248]	@ (800348c <HAL_RCC_OscConfig+0x618>)
 8003392:	68db      	ldr	r3, [r3, #12]
 8003394:	4a3d      	ldr	r2, [pc, #244]	@ (800348c <HAL_RCC_OscConfig+0x618>)
 8003396:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800339a:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800339c:	f7fe fb84 	bl	8001aa8 <HAL_GetTick>
 80033a0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80033a2:	e008      	b.n	80033b6 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80033a4:	f7fe fb80 	bl	8001aa8 <HAL_GetTick>
 80033a8:	4602      	mov	r2, r0
 80033aa:	693b      	ldr	r3, [r7, #16]
 80033ac:	1ad3      	subs	r3, r2, r3
 80033ae:	2b02      	cmp	r3, #2
 80033b0:	d901      	bls.n	80033b6 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 80033b2:	2303      	movs	r3, #3
 80033b4:	e066      	b.n	8003484 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80033b6:	4b35      	ldr	r3, [pc, #212]	@ (800348c <HAL_RCC_OscConfig+0x618>)
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d0f0      	beq.n	80033a4 <HAL_RCC_OscConfig+0x530>
 80033c2:	e05e      	b.n	8003482 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80033c4:	4b31      	ldr	r3, [pc, #196]	@ (800348c <HAL_RCC_OscConfig+0x618>)
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	4a30      	ldr	r2, [pc, #192]	@ (800348c <HAL_RCC_OscConfig+0x618>)
 80033ca:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80033ce:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033d0:	f7fe fb6a 	bl	8001aa8 <HAL_GetTick>
 80033d4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80033d6:	e008      	b.n	80033ea <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80033d8:	f7fe fb66 	bl	8001aa8 <HAL_GetTick>
 80033dc:	4602      	mov	r2, r0
 80033de:	693b      	ldr	r3, [r7, #16]
 80033e0:	1ad3      	subs	r3, r2, r3
 80033e2:	2b02      	cmp	r3, #2
 80033e4:	d901      	bls.n	80033ea <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 80033e6:	2303      	movs	r3, #3
 80033e8:	e04c      	b.n	8003484 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80033ea:	4b28      	ldr	r3, [pc, #160]	@ (800348c <HAL_RCC_OscConfig+0x618>)
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d1f0      	bne.n	80033d8 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 80033f6:	4b25      	ldr	r3, [pc, #148]	@ (800348c <HAL_RCC_OscConfig+0x618>)
 80033f8:	68da      	ldr	r2, [r3, #12]
 80033fa:	4924      	ldr	r1, [pc, #144]	@ (800348c <HAL_RCC_OscConfig+0x618>)
 80033fc:	4b25      	ldr	r3, [pc, #148]	@ (8003494 <HAL_RCC_OscConfig+0x620>)
 80033fe:	4013      	ands	r3, r2
 8003400:	60cb      	str	r3, [r1, #12]
 8003402:	e03e      	b.n	8003482 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	69db      	ldr	r3, [r3, #28]
 8003408:	2b01      	cmp	r3, #1
 800340a:	d101      	bne.n	8003410 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 800340c:	2301      	movs	r3, #1
 800340e:	e039      	b.n	8003484 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8003410:	4b1e      	ldr	r3, [pc, #120]	@ (800348c <HAL_RCC_OscConfig+0x618>)
 8003412:	68db      	ldr	r3, [r3, #12]
 8003414:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003416:	697b      	ldr	r3, [r7, #20]
 8003418:	f003 0203 	and.w	r2, r3, #3
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	6a1b      	ldr	r3, [r3, #32]
 8003420:	429a      	cmp	r2, r3
 8003422:	d12c      	bne.n	800347e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003424:	697b      	ldr	r3, [r7, #20]
 8003426:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800342e:	3b01      	subs	r3, #1
 8003430:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003432:	429a      	cmp	r2, r3
 8003434:	d123      	bne.n	800347e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8003436:	697b      	ldr	r3, [r7, #20]
 8003438:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003440:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003442:	429a      	cmp	r2, r3
 8003444:	d11b      	bne.n	800347e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003446:	697b      	ldr	r3, [r7, #20]
 8003448:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003450:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8003452:	429a      	cmp	r2, r3
 8003454:	d113      	bne.n	800347e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003456:	697b      	ldr	r3, [r7, #20]
 8003458:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003460:	085b      	lsrs	r3, r3, #1
 8003462:	3b01      	subs	r3, #1
 8003464:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003466:	429a      	cmp	r2, r3
 8003468:	d109      	bne.n	800347e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800346a:	697b      	ldr	r3, [r7, #20]
 800346c:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003474:	085b      	lsrs	r3, r3, #1
 8003476:	3b01      	subs	r3, #1
 8003478:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800347a:	429a      	cmp	r2, r3
 800347c:	d001      	beq.n	8003482 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 800347e:	2301      	movs	r3, #1
 8003480:	e000      	b.n	8003484 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8003482:	2300      	movs	r3, #0
}
 8003484:	4618      	mov	r0, r3
 8003486:	3720      	adds	r7, #32
 8003488:	46bd      	mov	sp, r7
 800348a:	bd80      	pop	{r7, pc}
 800348c:	40021000 	.word	0x40021000
 8003490:	019f800c 	.word	0x019f800c
 8003494:	feeefffc 	.word	0xfeeefffc

08003498 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003498:	b580      	push	{r7, lr}
 800349a:	b086      	sub	sp, #24
 800349c:	af00      	add	r7, sp, #0
 800349e:	6078      	str	r0, [r7, #4]
 80034a0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80034a2:	2300      	movs	r3, #0
 80034a4:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	d101      	bne.n	80034b0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80034ac:	2301      	movs	r3, #1
 80034ae:	e11e      	b.n	80036ee <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80034b0:	4b91      	ldr	r3, [pc, #580]	@ (80036f8 <HAL_RCC_ClockConfig+0x260>)
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	f003 030f 	and.w	r3, r3, #15
 80034b8:	683a      	ldr	r2, [r7, #0]
 80034ba:	429a      	cmp	r2, r3
 80034bc:	d910      	bls.n	80034e0 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80034be:	4b8e      	ldr	r3, [pc, #568]	@ (80036f8 <HAL_RCC_ClockConfig+0x260>)
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	f023 020f 	bic.w	r2, r3, #15
 80034c6:	498c      	ldr	r1, [pc, #560]	@ (80036f8 <HAL_RCC_ClockConfig+0x260>)
 80034c8:	683b      	ldr	r3, [r7, #0]
 80034ca:	4313      	orrs	r3, r2
 80034cc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80034ce:	4b8a      	ldr	r3, [pc, #552]	@ (80036f8 <HAL_RCC_ClockConfig+0x260>)
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	f003 030f 	and.w	r3, r3, #15
 80034d6:	683a      	ldr	r2, [r7, #0]
 80034d8:	429a      	cmp	r2, r3
 80034da:	d001      	beq.n	80034e0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80034dc:	2301      	movs	r3, #1
 80034de:	e106      	b.n	80036ee <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	f003 0301 	and.w	r3, r3, #1
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d073      	beq.n	80035d4 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	685b      	ldr	r3, [r3, #4]
 80034f0:	2b03      	cmp	r3, #3
 80034f2:	d129      	bne.n	8003548 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80034f4:	4b81      	ldr	r3, [pc, #516]	@ (80036fc <HAL_RCC_ClockConfig+0x264>)
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d101      	bne.n	8003504 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8003500:	2301      	movs	r3, #1
 8003502:	e0f4      	b.n	80036ee <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8003504:	f000 f9d0 	bl	80038a8 <RCC_GetSysClockFreqFromPLLSource>
 8003508:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800350a:	693b      	ldr	r3, [r7, #16]
 800350c:	4a7c      	ldr	r2, [pc, #496]	@ (8003700 <HAL_RCC_ClockConfig+0x268>)
 800350e:	4293      	cmp	r3, r2
 8003510:	d93f      	bls.n	8003592 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8003512:	4b7a      	ldr	r3, [pc, #488]	@ (80036fc <HAL_RCC_ClockConfig+0x264>)
 8003514:	689b      	ldr	r3, [r3, #8]
 8003516:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800351a:	2b00      	cmp	r3, #0
 800351c:	d009      	beq.n	8003532 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8003526:	2b00      	cmp	r3, #0
 8003528:	d033      	beq.n	8003592 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800352e:	2b00      	cmp	r3, #0
 8003530:	d12f      	bne.n	8003592 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003532:	4b72      	ldr	r3, [pc, #456]	@ (80036fc <HAL_RCC_ClockConfig+0x264>)
 8003534:	689b      	ldr	r3, [r3, #8]
 8003536:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800353a:	4a70      	ldr	r2, [pc, #448]	@ (80036fc <HAL_RCC_ClockConfig+0x264>)
 800353c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003540:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8003542:	2380      	movs	r3, #128	@ 0x80
 8003544:	617b      	str	r3, [r7, #20]
 8003546:	e024      	b.n	8003592 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	685b      	ldr	r3, [r3, #4]
 800354c:	2b02      	cmp	r3, #2
 800354e:	d107      	bne.n	8003560 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003550:	4b6a      	ldr	r3, [pc, #424]	@ (80036fc <HAL_RCC_ClockConfig+0x264>)
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003558:	2b00      	cmp	r3, #0
 800355a:	d109      	bne.n	8003570 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800355c:	2301      	movs	r3, #1
 800355e:	e0c6      	b.n	80036ee <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003560:	4b66      	ldr	r3, [pc, #408]	@ (80036fc <HAL_RCC_ClockConfig+0x264>)
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003568:	2b00      	cmp	r3, #0
 800356a:	d101      	bne.n	8003570 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800356c:	2301      	movs	r3, #1
 800356e:	e0be      	b.n	80036ee <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8003570:	f000 f8ce 	bl	8003710 <HAL_RCC_GetSysClockFreq>
 8003574:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8003576:	693b      	ldr	r3, [r7, #16]
 8003578:	4a61      	ldr	r2, [pc, #388]	@ (8003700 <HAL_RCC_ClockConfig+0x268>)
 800357a:	4293      	cmp	r3, r2
 800357c:	d909      	bls.n	8003592 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800357e:	4b5f      	ldr	r3, [pc, #380]	@ (80036fc <HAL_RCC_ClockConfig+0x264>)
 8003580:	689b      	ldr	r3, [r3, #8]
 8003582:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003586:	4a5d      	ldr	r2, [pc, #372]	@ (80036fc <HAL_RCC_ClockConfig+0x264>)
 8003588:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800358c:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800358e:	2380      	movs	r3, #128	@ 0x80
 8003590:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003592:	4b5a      	ldr	r3, [pc, #360]	@ (80036fc <HAL_RCC_ClockConfig+0x264>)
 8003594:	689b      	ldr	r3, [r3, #8]
 8003596:	f023 0203 	bic.w	r2, r3, #3
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	685b      	ldr	r3, [r3, #4]
 800359e:	4957      	ldr	r1, [pc, #348]	@ (80036fc <HAL_RCC_ClockConfig+0x264>)
 80035a0:	4313      	orrs	r3, r2
 80035a2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80035a4:	f7fe fa80 	bl	8001aa8 <HAL_GetTick>
 80035a8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80035aa:	e00a      	b.n	80035c2 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80035ac:	f7fe fa7c 	bl	8001aa8 <HAL_GetTick>
 80035b0:	4602      	mov	r2, r0
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	1ad3      	subs	r3, r2, r3
 80035b6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80035ba:	4293      	cmp	r3, r2
 80035bc:	d901      	bls.n	80035c2 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 80035be:	2303      	movs	r3, #3
 80035c0:	e095      	b.n	80036ee <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80035c2:	4b4e      	ldr	r3, [pc, #312]	@ (80036fc <HAL_RCC_ClockConfig+0x264>)
 80035c4:	689b      	ldr	r3, [r3, #8]
 80035c6:	f003 020c 	and.w	r2, r3, #12
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	685b      	ldr	r3, [r3, #4]
 80035ce:	009b      	lsls	r3, r3, #2
 80035d0:	429a      	cmp	r2, r3
 80035d2:	d1eb      	bne.n	80035ac <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	f003 0302 	and.w	r3, r3, #2
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d023      	beq.n	8003628 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	f003 0304 	and.w	r3, r3, #4
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d005      	beq.n	80035f8 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80035ec:	4b43      	ldr	r3, [pc, #268]	@ (80036fc <HAL_RCC_ClockConfig+0x264>)
 80035ee:	689b      	ldr	r3, [r3, #8]
 80035f0:	4a42      	ldr	r2, [pc, #264]	@ (80036fc <HAL_RCC_ClockConfig+0x264>)
 80035f2:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80035f6:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	f003 0308 	and.w	r3, r3, #8
 8003600:	2b00      	cmp	r3, #0
 8003602:	d007      	beq.n	8003614 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8003604:	4b3d      	ldr	r3, [pc, #244]	@ (80036fc <HAL_RCC_ClockConfig+0x264>)
 8003606:	689b      	ldr	r3, [r3, #8]
 8003608:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800360c:	4a3b      	ldr	r2, [pc, #236]	@ (80036fc <HAL_RCC_ClockConfig+0x264>)
 800360e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003612:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003614:	4b39      	ldr	r3, [pc, #228]	@ (80036fc <HAL_RCC_ClockConfig+0x264>)
 8003616:	689b      	ldr	r3, [r3, #8]
 8003618:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	689b      	ldr	r3, [r3, #8]
 8003620:	4936      	ldr	r1, [pc, #216]	@ (80036fc <HAL_RCC_ClockConfig+0x264>)
 8003622:	4313      	orrs	r3, r2
 8003624:	608b      	str	r3, [r1, #8]
 8003626:	e008      	b.n	800363a <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8003628:	697b      	ldr	r3, [r7, #20]
 800362a:	2b80      	cmp	r3, #128	@ 0x80
 800362c:	d105      	bne.n	800363a <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800362e:	4b33      	ldr	r3, [pc, #204]	@ (80036fc <HAL_RCC_ClockConfig+0x264>)
 8003630:	689b      	ldr	r3, [r3, #8]
 8003632:	4a32      	ldr	r2, [pc, #200]	@ (80036fc <HAL_RCC_ClockConfig+0x264>)
 8003634:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003638:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800363a:	4b2f      	ldr	r3, [pc, #188]	@ (80036f8 <HAL_RCC_ClockConfig+0x260>)
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	f003 030f 	and.w	r3, r3, #15
 8003642:	683a      	ldr	r2, [r7, #0]
 8003644:	429a      	cmp	r2, r3
 8003646:	d21d      	bcs.n	8003684 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003648:	4b2b      	ldr	r3, [pc, #172]	@ (80036f8 <HAL_RCC_ClockConfig+0x260>)
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	f023 020f 	bic.w	r2, r3, #15
 8003650:	4929      	ldr	r1, [pc, #164]	@ (80036f8 <HAL_RCC_ClockConfig+0x260>)
 8003652:	683b      	ldr	r3, [r7, #0]
 8003654:	4313      	orrs	r3, r2
 8003656:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003658:	f7fe fa26 	bl	8001aa8 <HAL_GetTick>
 800365c:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800365e:	e00a      	b.n	8003676 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003660:	f7fe fa22 	bl	8001aa8 <HAL_GetTick>
 8003664:	4602      	mov	r2, r0
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	1ad3      	subs	r3, r2, r3
 800366a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800366e:	4293      	cmp	r3, r2
 8003670:	d901      	bls.n	8003676 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8003672:	2303      	movs	r3, #3
 8003674:	e03b      	b.n	80036ee <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003676:	4b20      	ldr	r3, [pc, #128]	@ (80036f8 <HAL_RCC_ClockConfig+0x260>)
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	f003 030f 	and.w	r3, r3, #15
 800367e:	683a      	ldr	r2, [r7, #0]
 8003680:	429a      	cmp	r2, r3
 8003682:	d1ed      	bne.n	8003660 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	f003 0304 	and.w	r3, r3, #4
 800368c:	2b00      	cmp	r3, #0
 800368e:	d008      	beq.n	80036a2 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003690:	4b1a      	ldr	r3, [pc, #104]	@ (80036fc <HAL_RCC_ClockConfig+0x264>)
 8003692:	689b      	ldr	r3, [r3, #8]
 8003694:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	68db      	ldr	r3, [r3, #12]
 800369c:	4917      	ldr	r1, [pc, #92]	@ (80036fc <HAL_RCC_ClockConfig+0x264>)
 800369e:	4313      	orrs	r3, r2
 80036a0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	f003 0308 	and.w	r3, r3, #8
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d009      	beq.n	80036c2 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80036ae:	4b13      	ldr	r3, [pc, #76]	@ (80036fc <HAL_RCC_ClockConfig+0x264>)
 80036b0:	689b      	ldr	r3, [r3, #8]
 80036b2:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	691b      	ldr	r3, [r3, #16]
 80036ba:	00db      	lsls	r3, r3, #3
 80036bc:	490f      	ldr	r1, [pc, #60]	@ (80036fc <HAL_RCC_ClockConfig+0x264>)
 80036be:	4313      	orrs	r3, r2
 80036c0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80036c2:	f000 f825 	bl	8003710 <HAL_RCC_GetSysClockFreq>
 80036c6:	4602      	mov	r2, r0
 80036c8:	4b0c      	ldr	r3, [pc, #48]	@ (80036fc <HAL_RCC_ClockConfig+0x264>)
 80036ca:	689b      	ldr	r3, [r3, #8]
 80036cc:	091b      	lsrs	r3, r3, #4
 80036ce:	f003 030f 	and.w	r3, r3, #15
 80036d2:	490c      	ldr	r1, [pc, #48]	@ (8003704 <HAL_RCC_ClockConfig+0x26c>)
 80036d4:	5ccb      	ldrb	r3, [r1, r3]
 80036d6:	f003 031f 	and.w	r3, r3, #31
 80036da:	fa22 f303 	lsr.w	r3, r2, r3
 80036de:	4a0a      	ldr	r2, [pc, #40]	@ (8003708 <HAL_RCC_ClockConfig+0x270>)
 80036e0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80036e2:	4b0a      	ldr	r3, [pc, #40]	@ (800370c <HAL_RCC_ClockConfig+0x274>)
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	4618      	mov	r0, r3
 80036e8:	f7fd fe58 	bl	800139c <HAL_InitTick>
 80036ec:	4603      	mov	r3, r0
}
 80036ee:	4618      	mov	r0, r3
 80036f0:	3718      	adds	r7, #24
 80036f2:	46bd      	mov	sp, r7
 80036f4:	bd80      	pop	{r7, pc}
 80036f6:	bf00      	nop
 80036f8:	40022000 	.word	0x40022000
 80036fc:	40021000 	.word	0x40021000
 8003700:	04c4b400 	.word	0x04c4b400
 8003704:	0800a6a8 	.word	0x0800a6a8
 8003708:	20000000 	.word	0x20000000
 800370c:	20000058 	.word	0x20000058

08003710 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003710:	b480      	push	{r7}
 8003712:	b087      	sub	sp, #28
 8003714:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8003716:	4b2c      	ldr	r3, [pc, #176]	@ (80037c8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003718:	689b      	ldr	r3, [r3, #8]
 800371a:	f003 030c 	and.w	r3, r3, #12
 800371e:	2b04      	cmp	r3, #4
 8003720:	d102      	bne.n	8003728 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003722:	4b2a      	ldr	r3, [pc, #168]	@ (80037cc <HAL_RCC_GetSysClockFreq+0xbc>)
 8003724:	613b      	str	r3, [r7, #16]
 8003726:	e047      	b.n	80037b8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8003728:	4b27      	ldr	r3, [pc, #156]	@ (80037c8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800372a:	689b      	ldr	r3, [r3, #8]
 800372c:	f003 030c 	and.w	r3, r3, #12
 8003730:	2b08      	cmp	r3, #8
 8003732:	d102      	bne.n	800373a <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003734:	4b26      	ldr	r3, [pc, #152]	@ (80037d0 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003736:	613b      	str	r3, [r7, #16]
 8003738:	e03e      	b.n	80037b8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800373a:	4b23      	ldr	r3, [pc, #140]	@ (80037c8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800373c:	689b      	ldr	r3, [r3, #8]
 800373e:	f003 030c 	and.w	r3, r3, #12
 8003742:	2b0c      	cmp	r3, #12
 8003744:	d136      	bne.n	80037b4 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003746:	4b20      	ldr	r3, [pc, #128]	@ (80037c8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003748:	68db      	ldr	r3, [r3, #12]
 800374a:	f003 0303 	and.w	r3, r3, #3
 800374e:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003750:	4b1d      	ldr	r3, [pc, #116]	@ (80037c8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003752:	68db      	ldr	r3, [r3, #12]
 8003754:	091b      	lsrs	r3, r3, #4
 8003756:	f003 030f 	and.w	r3, r3, #15
 800375a:	3301      	adds	r3, #1
 800375c:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	2b03      	cmp	r3, #3
 8003762:	d10c      	bne.n	800377e <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003764:	4a1a      	ldr	r2, [pc, #104]	@ (80037d0 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003766:	68bb      	ldr	r3, [r7, #8]
 8003768:	fbb2 f3f3 	udiv	r3, r2, r3
 800376c:	4a16      	ldr	r2, [pc, #88]	@ (80037c8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800376e:	68d2      	ldr	r2, [r2, #12]
 8003770:	0a12      	lsrs	r2, r2, #8
 8003772:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003776:	fb02 f303 	mul.w	r3, r2, r3
 800377a:	617b      	str	r3, [r7, #20]
      break;
 800377c:	e00c      	b.n	8003798 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800377e:	4a13      	ldr	r2, [pc, #76]	@ (80037cc <HAL_RCC_GetSysClockFreq+0xbc>)
 8003780:	68bb      	ldr	r3, [r7, #8]
 8003782:	fbb2 f3f3 	udiv	r3, r2, r3
 8003786:	4a10      	ldr	r2, [pc, #64]	@ (80037c8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003788:	68d2      	ldr	r2, [r2, #12]
 800378a:	0a12      	lsrs	r2, r2, #8
 800378c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003790:	fb02 f303 	mul.w	r3, r2, r3
 8003794:	617b      	str	r3, [r7, #20]
      break;
 8003796:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003798:	4b0b      	ldr	r3, [pc, #44]	@ (80037c8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800379a:	68db      	ldr	r3, [r3, #12]
 800379c:	0e5b      	lsrs	r3, r3, #25
 800379e:	f003 0303 	and.w	r3, r3, #3
 80037a2:	3301      	adds	r3, #1
 80037a4:	005b      	lsls	r3, r3, #1
 80037a6:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 80037a8:	697a      	ldr	r2, [r7, #20]
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80037b0:	613b      	str	r3, [r7, #16]
 80037b2:	e001      	b.n	80037b8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 80037b4:	2300      	movs	r3, #0
 80037b6:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80037b8:	693b      	ldr	r3, [r7, #16]
}
 80037ba:	4618      	mov	r0, r3
 80037bc:	371c      	adds	r7, #28
 80037be:	46bd      	mov	sp, r7
 80037c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037c4:	4770      	bx	lr
 80037c6:	bf00      	nop
 80037c8:	40021000 	.word	0x40021000
 80037cc:	00f42400 	.word	0x00f42400
 80037d0:	016e3600 	.word	0x016e3600

080037d4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80037d4:	b480      	push	{r7}
 80037d6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80037d8:	4b03      	ldr	r3, [pc, #12]	@ (80037e8 <HAL_RCC_GetHCLKFreq+0x14>)
 80037da:	681b      	ldr	r3, [r3, #0]
}
 80037dc:	4618      	mov	r0, r3
 80037de:	46bd      	mov	sp, r7
 80037e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037e4:	4770      	bx	lr
 80037e6:	bf00      	nop
 80037e8:	20000000 	.word	0x20000000

080037ec <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80037ec:	b580      	push	{r7, lr}
 80037ee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80037f0:	f7ff fff0 	bl	80037d4 <HAL_RCC_GetHCLKFreq>
 80037f4:	4602      	mov	r2, r0
 80037f6:	4b06      	ldr	r3, [pc, #24]	@ (8003810 <HAL_RCC_GetPCLK1Freq+0x24>)
 80037f8:	689b      	ldr	r3, [r3, #8]
 80037fa:	0a1b      	lsrs	r3, r3, #8
 80037fc:	f003 0307 	and.w	r3, r3, #7
 8003800:	4904      	ldr	r1, [pc, #16]	@ (8003814 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003802:	5ccb      	ldrb	r3, [r1, r3]
 8003804:	f003 031f 	and.w	r3, r3, #31
 8003808:	fa22 f303 	lsr.w	r3, r2, r3
}
 800380c:	4618      	mov	r0, r3
 800380e:	bd80      	pop	{r7, pc}
 8003810:	40021000 	.word	0x40021000
 8003814:	0800a6b8 	.word	0x0800a6b8

08003818 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003818:	b580      	push	{r7, lr}
 800381a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800381c:	f7ff ffda 	bl	80037d4 <HAL_RCC_GetHCLKFreq>
 8003820:	4602      	mov	r2, r0
 8003822:	4b06      	ldr	r3, [pc, #24]	@ (800383c <HAL_RCC_GetPCLK2Freq+0x24>)
 8003824:	689b      	ldr	r3, [r3, #8]
 8003826:	0adb      	lsrs	r3, r3, #11
 8003828:	f003 0307 	and.w	r3, r3, #7
 800382c:	4904      	ldr	r1, [pc, #16]	@ (8003840 <HAL_RCC_GetPCLK2Freq+0x28>)
 800382e:	5ccb      	ldrb	r3, [r1, r3]
 8003830:	f003 031f 	and.w	r3, r3, #31
 8003834:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003838:	4618      	mov	r0, r3
 800383a:	bd80      	pop	{r7, pc}
 800383c:	40021000 	.word	0x40021000
 8003840:	0800a6b8 	.word	0x0800a6b8

08003844 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003844:	b480      	push	{r7}
 8003846:	b083      	sub	sp, #12
 8003848:	af00      	add	r7, sp, #0
 800384a:	6078      	str	r0, [r7, #4]
 800384c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	220f      	movs	r2, #15
 8003852:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8003854:	4b12      	ldr	r3, [pc, #72]	@ (80038a0 <HAL_RCC_GetClockConfig+0x5c>)
 8003856:	689b      	ldr	r3, [r3, #8]
 8003858:	f003 0203 	and.w	r2, r3, #3
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8003860:	4b0f      	ldr	r3, [pc, #60]	@ (80038a0 <HAL_RCC_GetClockConfig+0x5c>)
 8003862:	689b      	ldr	r3, [r3, #8]
 8003864:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 800386c:	4b0c      	ldr	r3, [pc, #48]	@ (80038a0 <HAL_RCC_GetClockConfig+0x5c>)
 800386e:	689b      	ldr	r3, [r3, #8]
 8003870:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8003878:	4b09      	ldr	r3, [pc, #36]	@ (80038a0 <HAL_RCC_GetClockConfig+0x5c>)
 800387a:	689b      	ldr	r3, [r3, #8]
 800387c:	08db      	lsrs	r3, r3, #3
 800387e:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8003886:	4b07      	ldr	r3, [pc, #28]	@ (80038a4 <HAL_RCC_GetClockConfig+0x60>)
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	f003 020f 	and.w	r2, r3, #15
 800388e:	683b      	ldr	r3, [r7, #0]
 8003890:	601a      	str	r2, [r3, #0]
}
 8003892:	bf00      	nop
 8003894:	370c      	adds	r7, #12
 8003896:	46bd      	mov	sp, r7
 8003898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800389c:	4770      	bx	lr
 800389e:	bf00      	nop
 80038a0:	40021000 	.word	0x40021000
 80038a4:	40022000 	.word	0x40022000

080038a8 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80038a8:	b480      	push	{r7}
 80038aa:	b087      	sub	sp, #28
 80038ac:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80038ae:	4b1e      	ldr	r3, [pc, #120]	@ (8003928 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80038b0:	68db      	ldr	r3, [r3, #12]
 80038b2:	f003 0303 	and.w	r3, r3, #3
 80038b6:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80038b8:	4b1b      	ldr	r3, [pc, #108]	@ (8003928 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80038ba:	68db      	ldr	r3, [r3, #12]
 80038bc:	091b      	lsrs	r3, r3, #4
 80038be:	f003 030f 	and.w	r3, r3, #15
 80038c2:	3301      	adds	r3, #1
 80038c4:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80038c6:	693b      	ldr	r3, [r7, #16]
 80038c8:	2b03      	cmp	r3, #3
 80038ca:	d10c      	bne.n	80038e6 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80038cc:	4a17      	ldr	r2, [pc, #92]	@ (800392c <RCC_GetSysClockFreqFromPLLSource+0x84>)
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80038d4:	4a14      	ldr	r2, [pc, #80]	@ (8003928 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80038d6:	68d2      	ldr	r2, [r2, #12]
 80038d8:	0a12      	lsrs	r2, r2, #8
 80038da:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80038de:	fb02 f303 	mul.w	r3, r2, r3
 80038e2:	617b      	str	r3, [r7, #20]
    break;
 80038e4:	e00c      	b.n	8003900 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80038e6:	4a12      	ldr	r2, [pc, #72]	@ (8003930 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80038ee:	4a0e      	ldr	r2, [pc, #56]	@ (8003928 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80038f0:	68d2      	ldr	r2, [r2, #12]
 80038f2:	0a12      	lsrs	r2, r2, #8
 80038f4:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80038f8:	fb02 f303 	mul.w	r3, r2, r3
 80038fc:	617b      	str	r3, [r7, #20]
    break;
 80038fe:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003900:	4b09      	ldr	r3, [pc, #36]	@ (8003928 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003902:	68db      	ldr	r3, [r3, #12]
 8003904:	0e5b      	lsrs	r3, r3, #25
 8003906:	f003 0303 	and.w	r3, r3, #3
 800390a:	3301      	adds	r3, #1
 800390c:	005b      	lsls	r3, r3, #1
 800390e:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8003910:	697a      	ldr	r2, [r7, #20]
 8003912:	68bb      	ldr	r3, [r7, #8]
 8003914:	fbb2 f3f3 	udiv	r3, r2, r3
 8003918:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800391a:	687b      	ldr	r3, [r7, #4]
}
 800391c:	4618      	mov	r0, r3
 800391e:	371c      	adds	r7, #28
 8003920:	46bd      	mov	sp, r7
 8003922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003926:	4770      	bx	lr
 8003928:	40021000 	.word	0x40021000
 800392c:	016e3600 	.word	0x016e3600
 8003930:	00f42400 	.word	0x00f42400

08003934 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003934:	b580      	push	{r7, lr}
 8003936:	b086      	sub	sp, #24
 8003938:	af00      	add	r7, sp, #0
 800393a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800393c:	2300      	movs	r3, #0
 800393e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003940:	2300      	movs	r3, #0
 8003942:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800394c:	2b00      	cmp	r3, #0
 800394e:	f000 8098 	beq.w	8003a82 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003952:	2300      	movs	r3, #0
 8003954:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003956:	4b43      	ldr	r3, [pc, #268]	@ (8003a64 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003958:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800395a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800395e:	2b00      	cmp	r3, #0
 8003960:	d10d      	bne.n	800397e <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003962:	4b40      	ldr	r3, [pc, #256]	@ (8003a64 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003964:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003966:	4a3f      	ldr	r2, [pc, #252]	@ (8003a64 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003968:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800396c:	6593      	str	r3, [r2, #88]	@ 0x58
 800396e:	4b3d      	ldr	r3, [pc, #244]	@ (8003a64 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003970:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003972:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003976:	60bb      	str	r3, [r7, #8]
 8003978:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800397a:	2301      	movs	r3, #1
 800397c:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800397e:	4b3a      	ldr	r3, [pc, #232]	@ (8003a68 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	4a39      	ldr	r2, [pc, #228]	@ (8003a68 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003984:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003988:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800398a:	f7fe f88d 	bl	8001aa8 <HAL_GetTick>
 800398e:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003990:	e009      	b.n	80039a6 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003992:	f7fe f889 	bl	8001aa8 <HAL_GetTick>
 8003996:	4602      	mov	r2, r0
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	1ad3      	subs	r3, r2, r3
 800399c:	2b02      	cmp	r3, #2
 800399e:	d902      	bls.n	80039a6 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 80039a0:	2303      	movs	r3, #3
 80039a2:	74fb      	strb	r3, [r7, #19]
        break;
 80039a4:	e005      	b.n	80039b2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80039a6:	4b30      	ldr	r3, [pc, #192]	@ (8003a68 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d0ef      	beq.n	8003992 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 80039b2:	7cfb      	ldrb	r3, [r7, #19]
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	d159      	bne.n	8003a6c <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80039b8:	4b2a      	ldr	r3, [pc, #168]	@ (8003a64 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80039ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80039be:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80039c2:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80039c4:	697b      	ldr	r3, [r7, #20]
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	d01e      	beq.n	8003a08 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039ce:	697a      	ldr	r2, [r7, #20]
 80039d0:	429a      	cmp	r2, r3
 80039d2:	d019      	beq.n	8003a08 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80039d4:	4b23      	ldr	r3, [pc, #140]	@ (8003a64 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80039d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80039da:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80039de:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80039e0:	4b20      	ldr	r3, [pc, #128]	@ (8003a64 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80039e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80039e6:	4a1f      	ldr	r2, [pc, #124]	@ (8003a64 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80039e8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80039ec:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80039f0:	4b1c      	ldr	r3, [pc, #112]	@ (8003a64 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80039f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80039f6:	4a1b      	ldr	r2, [pc, #108]	@ (8003a64 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80039f8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80039fc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003a00:	4a18      	ldr	r2, [pc, #96]	@ (8003a64 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003a02:	697b      	ldr	r3, [r7, #20]
 8003a04:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003a08:	697b      	ldr	r3, [r7, #20]
 8003a0a:	f003 0301 	and.w	r3, r3, #1
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d016      	beq.n	8003a40 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a12:	f7fe f849 	bl	8001aa8 <HAL_GetTick>
 8003a16:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003a18:	e00b      	b.n	8003a32 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003a1a:	f7fe f845 	bl	8001aa8 <HAL_GetTick>
 8003a1e:	4602      	mov	r2, r0
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	1ad3      	subs	r3, r2, r3
 8003a24:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003a28:	4293      	cmp	r3, r2
 8003a2a:	d902      	bls.n	8003a32 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8003a2c:	2303      	movs	r3, #3
 8003a2e:	74fb      	strb	r3, [r7, #19]
            break;
 8003a30:	e006      	b.n	8003a40 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003a32:	4b0c      	ldr	r3, [pc, #48]	@ (8003a64 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003a34:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003a38:	f003 0302 	and.w	r3, r3, #2
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d0ec      	beq.n	8003a1a <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8003a40:	7cfb      	ldrb	r3, [r7, #19]
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d10b      	bne.n	8003a5e <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003a46:	4b07      	ldr	r3, [pc, #28]	@ (8003a64 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003a48:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003a4c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a54:	4903      	ldr	r1, [pc, #12]	@ (8003a64 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003a56:	4313      	orrs	r3, r2
 8003a58:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8003a5c:	e008      	b.n	8003a70 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003a5e:	7cfb      	ldrb	r3, [r7, #19]
 8003a60:	74bb      	strb	r3, [r7, #18]
 8003a62:	e005      	b.n	8003a70 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8003a64:	40021000 	.word	0x40021000
 8003a68:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003a6c:	7cfb      	ldrb	r3, [r7, #19]
 8003a6e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003a70:	7c7b      	ldrb	r3, [r7, #17]
 8003a72:	2b01      	cmp	r3, #1
 8003a74:	d105      	bne.n	8003a82 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003a76:	4ba6      	ldr	r3, [pc, #664]	@ (8003d10 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003a78:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a7a:	4aa5      	ldr	r2, [pc, #660]	@ (8003d10 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003a7c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003a80:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	f003 0301 	and.w	r3, r3, #1
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d00a      	beq.n	8003aa4 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003a8e:	4ba0      	ldr	r3, [pc, #640]	@ (8003d10 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003a90:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003a94:	f023 0203 	bic.w	r2, r3, #3
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	685b      	ldr	r3, [r3, #4]
 8003a9c:	499c      	ldr	r1, [pc, #624]	@ (8003d10 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003a9e:	4313      	orrs	r3, r2
 8003aa0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	f003 0302 	and.w	r3, r3, #2
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d00a      	beq.n	8003ac6 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003ab0:	4b97      	ldr	r3, [pc, #604]	@ (8003d10 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003ab2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ab6:	f023 020c 	bic.w	r2, r3, #12
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	689b      	ldr	r3, [r3, #8]
 8003abe:	4994      	ldr	r1, [pc, #592]	@ (8003d10 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003ac0:	4313      	orrs	r3, r2
 8003ac2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	f003 0304 	and.w	r3, r3, #4
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d00a      	beq.n	8003ae8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003ad2:	4b8f      	ldr	r3, [pc, #572]	@ (8003d10 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003ad4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ad8:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	68db      	ldr	r3, [r3, #12]
 8003ae0:	498b      	ldr	r1, [pc, #556]	@ (8003d10 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003ae2:	4313      	orrs	r3, r2
 8003ae4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	f003 0308 	and.w	r3, r3, #8
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	d00a      	beq.n	8003b0a <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003af4:	4b86      	ldr	r3, [pc, #536]	@ (8003d10 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003af6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003afa:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	691b      	ldr	r3, [r3, #16]
 8003b02:	4983      	ldr	r1, [pc, #524]	@ (8003d10 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003b04:	4313      	orrs	r3, r2
 8003b06:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	f003 0320 	and.w	r3, r3, #32
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d00a      	beq.n	8003b2c <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003b16:	4b7e      	ldr	r3, [pc, #504]	@ (8003d10 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003b18:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003b1c:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	695b      	ldr	r3, [r3, #20]
 8003b24:	497a      	ldr	r1, [pc, #488]	@ (8003d10 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003b26:	4313      	orrs	r3, r2
 8003b28:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	d00a      	beq.n	8003b4e <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003b38:	4b75      	ldr	r3, [pc, #468]	@ (8003d10 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003b3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003b3e:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	699b      	ldr	r3, [r3, #24]
 8003b46:	4972      	ldr	r1, [pc, #456]	@ (8003d10 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003b48:	4313      	orrs	r3, r2
 8003b4a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d00a      	beq.n	8003b70 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003b5a:	4b6d      	ldr	r3, [pc, #436]	@ (8003d10 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003b5c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003b60:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	69db      	ldr	r3, [r3, #28]
 8003b68:	4969      	ldr	r1, [pc, #420]	@ (8003d10 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003b6a:	4313      	orrs	r3, r2
 8003b6c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d00a      	beq.n	8003b92 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003b7c:	4b64      	ldr	r3, [pc, #400]	@ (8003d10 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003b7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003b82:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	6a1b      	ldr	r3, [r3, #32]
 8003b8a:	4961      	ldr	r1, [pc, #388]	@ (8003d10 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003b8c:	4313      	orrs	r3, r2
 8003b8e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	d00a      	beq.n	8003bb4 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003b9e:	4b5c      	ldr	r3, [pc, #368]	@ (8003d10 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003ba0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ba4:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bac:	4958      	ldr	r1, [pc, #352]	@ (8003d10 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003bae:	4313      	orrs	r3, r2
 8003bb0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	d015      	beq.n	8003bec <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003bc0:	4b53      	ldr	r3, [pc, #332]	@ (8003d10 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003bc2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003bc6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003bce:	4950      	ldr	r1, [pc, #320]	@ (8003d10 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003bd0:	4313      	orrs	r3, r2
 8003bd2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003bda:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003bde:	d105      	bne.n	8003bec <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003be0:	4b4b      	ldr	r3, [pc, #300]	@ (8003d10 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003be2:	68db      	ldr	r3, [r3, #12]
 8003be4:	4a4a      	ldr	r2, [pc, #296]	@ (8003d10 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003be6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003bea:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	d015      	beq.n	8003c24 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003bf8:	4b45      	ldr	r3, [pc, #276]	@ (8003d10 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003bfa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003bfe:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c06:	4942      	ldr	r1, [pc, #264]	@ (8003d10 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003c08:	4313      	orrs	r3, r2
 8003c0a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c12:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003c16:	d105      	bne.n	8003c24 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003c18:	4b3d      	ldr	r3, [pc, #244]	@ (8003d10 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003c1a:	68db      	ldr	r3, [r3, #12]
 8003c1c:	4a3c      	ldr	r2, [pc, #240]	@ (8003d10 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003c1e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003c22:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	d015      	beq.n	8003c5c <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8003c30:	4b37      	ldr	r3, [pc, #220]	@ (8003d10 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003c32:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003c36:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c3e:	4934      	ldr	r1, [pc, #208]	@ (8003d10 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003c40:	4313      	orrs	r3, r2
 8003c42:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c4a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003c4e:	d105      	bne.n	8003c5c <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003c50:	4b2f      	ldr	r3, [pc, #188]	@ (8003d10 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003c52:	68db      	ldr	r3, [r3, #12]
 8003c54:	4a2e      	ldr	r2, [pc, #184]	@ (8003d10 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003c56:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003c5a:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	d015      	beq.n	8003c94 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003c68:	4b29      	ldr	r3, [pc, #164]	@ (8003d10 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003c6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003c6e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003c76:	4926      	ldr	r1, [pc, #152]	@ (8003d10 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003c78:	4313      	orrs	r3, r2
 8003c7a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003c82:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003c86:	d105      	bne.n	8003c94 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003c88:	4b21      	ldr	r3, [pc, #132]	@ (8003d10 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003c8a:	68db      	ldr	r3, [r3, #12]
 8003c8c:	4a20      	ldr	r2, [pc, #128]	@ (8003d10 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003c8e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003c92:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	d015      	beq.n	8003ccc <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003ca0:	4b1b      	ldr	r3, [pc, #108]	@ (8003d10 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003ca2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ca6:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003cae:	4918      	ldr	r1, [pc, #96]	@ (8003d10 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003cb0:	4313      	orrs	r3, r2
 8003cb2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003cba:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003cbe:	d105      	bne.n	8003ccc <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003cc0:	4b13      	ldr	r3, [pc, #76]	@ (8003d10 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003cc2:	68db      	ldr	r3, [r3, #12]
 8003cc4:	4a12      	ldr	r2, [pc, #72]	@ (8003d10 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003cc6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003cca:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	d015      	beq.n	8003d04 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8003cd8:	4b0d      	ldr	r3, [pc, #52]	@ (8003d10 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003cda:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003cde:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ce6:	490a      	ldr	r1, [pc, #40]	@ (8003d10 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003ce8:	4313      	orrs	r3, r2
 8003cea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003cf2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003cf6:	d105      	bne.n	8003d04 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8003cf8:	4b05      	ldr	r3, [pc, #20]	@ (8003d10 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003cfa:	68db      	ldr	r3, [r3, #12]
 8003cfc:	4a04      	ldr	r2, [pc, #16]	@ (8003d10 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003cfe:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003d02:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8003d04:	7cbb      	ldrb	r3, [r7, #18]
}
 8003d06:	4618      	mov	r0, r3
 8003d08:	3718      	adds	r7, #24
 8003d0a:	46bd      	mov	sp, r7
 8003d0c:	bd80      	pop	{r7, pc}
 8003d0e:	bf00      	nop
 8003d10:	40021000 	.word	0x40021000

08003d14 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003d14:	b580      	push	{r7, lr}
 8003d16:	b084      	sub	sp, #16
 8003d18:	af00      	add	r7, sp, #0
 8003d1a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d101      	bne.n	8003d26 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003d22:	2301      	movs	r3, #1
 8003d24:	e09d      	b.n	8003e62 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d108      	bne.n	8003d40 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	685b      	ldr	r3, [r3, #4]
 8003d32:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003d36:	d009      	beq.n	8003d4c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	2200      	movs	r2, #0
 8003d3c:	61da      	str	r2, [r3, #28]
 8003d3e:	e005      	b.n	8003d4c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	2200      	movs	r2, #0
 8003d44:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	2200      	movs	r2, #0
 8003d4a:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	2200      	movs	r2, #0
 8003d50:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003d58:	b2db      	uxtb	r3, r3
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d106      	bne.n	8003d6c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	2200      	movs	r2, #0
 8003d62:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003d66:	6878      	ldr	r0, [r7, #4]
 8003d68:	f7fd f9e6 	bl	8001138 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	2202      	movs	r2, #2
 8003d70:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	681a      	ldr	r2, [r3, #0]
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003d82:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	68db      	ldr	r3, [r3, #12]
 8003d88:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003d8c:	d902      	bls.n	8003d94 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8003d8e:	2300      	movs	r3, #0
 8003d90:	60fb      	str	r3, [r7, #12]
 8003d92:	e002      	b.n	8003d9a <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8003d94:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003d98:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	68db      	ldr	r3, [r3, #12]
 8003d9e:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8003da2:	d007      	beq.n	8003db4 <HAL_SPI_Init+0xa0>
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	68db      	ldr	r3, [r3, #12]
 8003da8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003dac:	d002      	beq.n	8003db4 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	2200      	movs	r2, #0
 8003db2:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	685b      	ldr	r3, [r3, #4]
 8003db8:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	689b      	ldr	r3, [r3, #8]
 8003dc0:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8003dc4:	431a      	orrs	r2, r3
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	691b      	ldr	r3, [r3, #16]
 8003dca:	f003 0302 	and.w	r3, r3, #2
 8003dce:	431a      	orrs	r2, r3
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	695b      	ldr	r3, [r3, #20]
 8003dd4:	f003 0301 	and.w	r3, r3, #1
 8003dd8:	431a      	orrs	r2, r3
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	699b      	ldr	r3, [r3, #24]
 8003dde:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003de2:	431a      	orrs	r2, r3
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	69db      	ldr	r3, [r3, #28]
 8003de8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003dec:	431a      	orrs	r2, r3
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	6a1b      	ldr	r3, [r3, #32]
 8003df2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003df6:	ea42 0103 	orr.w	r1, r2, r3
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003dfe:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	430a      	orrs	r2, r1
 8003e08:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	699b      	ldr	r3, [r3, #24]
 8003e0e:	0c1b      	lsrs	r3, r3, #16
 8003e10:	f003 0204 	and.w	r2, r3, #4
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e18:	f003 0310 	and.w	r3, r3, #16
 8003e1c:	431a      	orrs	r2, r3
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003e22:	f003 0308 	and.w	r3, r3, #8
 8003e26:	431a      	orrs	r2, r3
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	68db      	ldr	r3, [r3, #12]
 8003e2c:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8003e30:	ea42 0103 	orr.w	r1, r2, r3
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	430a      	orrs	r2, r1
 8003e40:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	69da      	ldr	r2, [r3, #28]
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003e50:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	2200      	movs	r2, #0
 8003e56:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	2201      	movs	r2, #1
 8003e5c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8003e60:	2300      	movs	r3, #0
}
 8003e62:	4618      	mov	r0, r3
 8003e64:	3710      	adds	r7, #16
 8003e66:	46bd      	mov	sp, r7
 8003e68:	bd80      	pop	{r7, pc}

08003e6a <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003e6a:	b580      	push	{r7, lr}
 8003e6c:	b088      	sub	sp, #32
 8003e6e:	af00      	add	r7, sp, #0
 8003e70:	60f8      	str	r0, [r7, #12]
 8003e72:	60b9      	str	r1, [r7, #8]
 8003e74:	603b      	str	r3, [r7, #0]
 8003e76:	4613      	mov	r3, r2
 8003e78:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003e7a:	f7fd fe15 	bl	8001aa8 <HAL_GetTick>
 8003e7e:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8003e80:	88fb      	ldrh	r3, [r7, #6]
 8003e82:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003e8a:	b2db      	uxtb	r3, r3
 8003e8c:	2b01      	cmp	r3, #1
 8003e8e:	d001      	beq.n	8003e94 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8003e90:	2302      	movs	r3, #2
 8003e92:	e15c      	b.n	800414e <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 8003e94:	68bb      	ldr	r3, [r7, #8]
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	d002      	beq.n	8003ea0 <HAL_SPI_Transmit+0x36>
 8003e9a:	88fb      	ldrh	r3, [r7, #6]
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d101      	bne.n	8003ea4 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8003ea0:	2301      	movs	r3, #1
 8003ea2:	e154      	b.n	800414e <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8003eaa:	2b01      	cmp	r3, #1
 8003eac:	d101      	bne.n	8003eb2 <HAL_SPI_Transmit+0x48>
 8003eae:	2302      	movs	r3, #2
 8003eb0:	e14d      	b.n	800414e <HAL_SPI_Transmit+0x2e4>
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	2201      	movs	r2, #1
 8003eb6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	2203      	movs	r2, #3
 8003ebe:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	2200      	movs	r2, #0
 8003ec6:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	68ba      	ldr	r2, [r7, #8]
 8003ecc:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	88fa      	ldrh	r2, [r7, #6]
 8003ed2:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	88fa      	ldrh	r2, [r7, #6]
 8003ed8:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	2200      	movs	r2, #0
 8003ede:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	2200      	movs	r2, #0
 8003ee4:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	2200      	movs	r2, #0
 8003eec:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	2200      	movs	r2, #0
 8003ef4:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	2200      	movs	r2, #0
 8003efa:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	689b      	ldr	r3, [r3, #8]
 8003f00:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003f04:	d10f      	bne.n	8003f26 <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	681a      	ldr	r2, [r3, #0]
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003f14:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	681a      	ldr	r2, [r3, #0]
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003f24:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003f30:	2b40      	cmp	r3, #64	@ 0x40
 8003f32:	d007      	beq.n	8003f44 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	681a      	ldr	r2, [r3, #0]
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003f42:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	68db      	ldr	r3, [r3, #12]
 8003f48:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003f4c:	d952      	bls.n	8003ff4 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	685b      	ldr	r3, [r3, #4]
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d002      	beq.n	8003f5c <HAL_SPI_Transmit+0xf2>
 8003f56:	8b7b      	ldrh	r3, [r7, #26]
 8003f58:	2b01      	cmp	r3, #1
 8003f5a:	d145      	bne.n	8003fe8 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f60:	881a      	ldrh	r2, [r3, #0]
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f6c:	1c9a      	adds	r2, r3, #2
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003f76:	b29b      	uxth	r3, r3
 8003f78:	3b01      	subs	r3, #1
 8003f7a:	b29a      	uxth	r2, r3
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003f80:	e032      	b.n	8003fe8 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	689b      	ldr	r3, [r3, #8]
 8003f88:	f003 0302 	and.w	r3, r3, #2
 8003f8c:	2b02      	cmp	r3, #2
 8003f8e:	d112      	bne.n	8003fb6 <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f94:	881a      	ldrh	r2, [r3, #0]
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003fa0:	1c9a      	adds	r2, r3, #2
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003faa:	b29b      	uxth	r3, r3
 8003fac:	3b01      	subs	r3, #1
 8003fae:	b29a      	uxth	r2, r3
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003fb4:	e018      	b.n	8003fe8 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003fb6:	f7fd fd77 	bl	8001aa8 <HAL_GetTick>
 8003fba:	4602      	mov	r2, r0
 8003fbc:	69fb      	ldr	r3, [r7, #28]
 8003fbe:	1ad3      	subs	r3, r2, r3
 8003fc0:	683a      	ldr	r2, [r7, #0]
 8003fc2:	429a      	cmp	r2, r3
 8003fc4:	d803      	bhi.n	8003fce <HAL_SPI_Transmit+0x164>
 8003fc6:	683b      	ldr	r3, [r7, #0]
 8003fc8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003fcc:	d102      	bne.n	8003fd4 <HAL_SPI_Transmit+0x16a>
 8003fce:	683b      	ldr	r3, [r7, #0]
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	d109      	bne.n	8003fe8 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	2201      	movs	r2, #1
 8003fd8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	2200      	movs	r2, #0
 8003fe0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8003fe4:	2303      	movs	r3, #3
 8003fe6:	e0b2      	b.n	800414e <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003fec:	b29b      	uxth	r3, r3
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	d1c7      	bne.n	8003f82 <HAL_SPI_Transmit+0x118>
 8003ff2:	e083      	b.n	80040fc <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	685b      	ldr	r3, [r3, #4]
 8003ff8:	2b00      	cmp	r3, #0
 8003ffa:	d002      	beq.n	8004002 <HAL_SPI_Transmit+0x198>
 8003ffc:	8b7b      	ldrh	r3, [r7, #26]
 8003ffe:	2b01      	cmp	r3, #1
 8004000:	d177      	bne.n	80040f2 <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004006:	b29b      	uxth	r3, r3
 8004008:	2b01      	cmp	r3, #1
 800400a:	d912      	bls.n	8004032 <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004010:	881a      	ldrh	r2, [r3, #0]
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800401c:	1c9a      	adds	r2, r3, #2
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8004022:	68fb      	ldr	r3, [r7, #12]
 8004024:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004026:	b29b      	uxth	r3, r3
 8004028:	3b02      	subs	r3, #2
 800402a:	b29a      	uxth	r2, r3
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004030:	e05f      	b.n	80040f2 <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	330c      	adds	r3, #12
 800403c:	7812      	ldrb	r2, [r2, #0]
 800403e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004044:	1c5a      	adds	r2, r3, #1
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800404e:	b29b      	uxth	r3, r3
 8004050:	3b01      	subs	r3, #1
 8004052:	b29a      	uxth	r2, r3
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8004058:	e04b      	b.n	80040f2 <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	689b      	ldr	r3, [r3, #8]
 8004060:	f003 0302 	and.w	r3, r3, #2
 8004064:	2b02      	cmp	r3, #2
 8004066:	d12b      	bne.n	80040c0 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800406c:	b29b      	uxth	r3, r3
 800406e:	2b01      	cmp	r3, #1
 8004070:	d912      	bls.n	8004098 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004076:	881a      	ldrh	r2, [r3, #0]
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004082:	1c9a      	adds	r2, r3, #2
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800408c:	b29b      	uxth	r3, r3
 800408e:	3b02      	subs	r3, #2
 8004090:	b29a      	uxth	r2, r3
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004096:	e02c      	b.n	80040f2 <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	330c      	adds	r3, #12
 80040a2:	7812      	ldrb	r2, [r2, #0]
 80040a4:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80040aa:	1c5a      	adds	r2, r3, #1
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80040b4:	b29b      	uxth	r3, r3
 80040b6:	3b01      	subs	r3, #1
 80040b8:	b29a      	uxth	r2, r3
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80040be:	e018      	b.n	80040f2 <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80040c0:	f7fd fcf2 	bl	8001aa8 <HAL_GetTick>
 80040c4:	4602      	mov	r2, r0
 80040c6:	69fb      	ldr	r3, [r7, #28]
 80040c8:	1ad3      	subs	r3, r2, r3
 80040ca:	683a      	ldr	r2, [r7, #0]
 80040cc:	429a      	cmp	r2, r3
 80040ce:	d803      	bhi.n	80040d8 <HAL_SPI_Transmit+0x26e>
 80040d0:	683b      	ldr	r3, [r7, #0]
 80040d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80040d6:	d102      	bne.n	80040de <HAL_SPI_Transmit+0x274>
 80040d8:	683b      	ldr	r3, [r7, #0]
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d109      	bne.n	80040f2 <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	2201      	movs	r2, #1
 80040e2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	2200      	movs	r2, #0
 80040ea:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 80040ee:	2303      	movs	r3, #3
 80040f0:	e02d      	b.n	800414e <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80040f6:	b29b      	uxth	r3, r3
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d1ae      	bne.n	800405a <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80040fc:	69fa      	ldr	r2, [r7, #28]
 80040fe:	6839      	ldr	r1, [r7, #0]
 8004100:	68f8      	ldr	r0, [r7, #12]
 8004102:	f000 fbf7 	bl	80048f4 <SPI_EndRxTxTransaction>
 8004106:	4603      	mov	r3, r0
 8004108:	2b00      	cmp	r3, #0
 800410a:	d002      	beq.n	8004112 <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	2220      	movs	r2, #32
 8004110:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	689b      	ldr	r3, [r3, #8]
 8004116:	2b00      	cmp	r3, #0
 8004118:	d10a      	bne.n	8004130 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800411a:	2300      	movs	r3, #0
 800411c:	617b      	str	r3, [r7, #20]
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	68db      	ldr	r3, [r3, #12]
 8004124:	617b      	str	r3, [r7, #20]
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	689b      	ldr	r3, [r3, #8]
 800412c:	617b      	str	r3, [r7, #20]
 800412e:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	2201      	movs	r2, #1
 8004134:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	2200      	movs	r2, #0
 800413c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004144:	2b00      	cmp	r3, #0
 8004146:	d001      	beq.n	800414c <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 8004148:	2301      	movs	r3, #1
 800414a:	e000      	b.n	800414e <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 800414c:	2300      	movs	r3, #0
  }
}
 800414e:	4618      	mov	r0, r3
 8004150:	3720      	adds	r7, #32
 8004152:	46bd      	mov	sp, r7
 8004154:	bd80      	pop	{r7, pc}
	...

08004158 <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size)
{
 8004158:	b580      	push	{r7, lr}
 800415a:	b084      	sub	sp, #16
 800415c:	af00      	add	r7, sp, #0
 800415e:	60f8      	str	r0, [r7, #12]
 8004160:	60b9      	str	r1, [r7, #8]
 8004162:	4613      	mov	r3, r2
 8004164:	80fb      	strh	r3, [r7, #6]
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmatx));

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  if (hspi->State != HAL_SPI_STATE_READY)
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800416c:	b2db      	uxtb	r3, r3
 800416e:	2b01      	cmp	r3, #1
 8004170:	d001      	beq.n	8004176 <HAL_SPI_Transmit_DMA+0x1e>
  {
    return HAL_BUSY;
 8004172:	2302      	movs	r3, #2
 8004174:	e0d4      	b.n	8004320 <HAL_SPI_Transmit_DMA+0x1c8>
  }

  if ((pData == NULL) || (Size == 0U))
 8004176:	68bb      	ldr	r3, [r7, #8]
 8004178:	2b00      	cmp	r3, #0
 800417a:	d002      	beq.n	8004182 <HAL_SPI_Transmit_DMA+0x2a>
 800417c:	88fb      	ldrh	r3, [r7, #6]
 800417e:	2b00      	cmp	r3, #0
 8004180:	d101      	bne.n	8004186 <HAL_SPI_Transmit_DMA+0x2e>
  {
    return HAL_ERROR;
 8004182:	2301      	movs	r3, #1
 8004184:	e0cc      	b.n	8004320 <HAL_SPI_Transmit_DMA+0x1c8>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800418c:	2b01      	cmp	r3, #1
 800418e:	d101      	bne.n	8004194 <HAL_SPI_Transmit_DMA+0x3c>
 8004190:	2302      	movs	r3, #2
 8004192:	e0c5      	b.n	8004320 <HAL_SPI_Transmit_DMA+0x1c8>
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	2201      	movs	r2, #1
 8004198:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	2203      	movs	r2, #3
 80041a0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	2200      	movs	r2, #0
 80041a8:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	68ba      	ldr	r2, [r7, #8]
 80041ae:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	88fa      	ldrh	r2, [r7, #6]
 80041b4:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	88fa      	ldrh	r2, [r7, #6]
 80041ba:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	2200      	movs	r2, #0
 80041c0:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	2200      	movs	r2, #0
 80041c6:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	2200      	movs	r2, #0
 80041cc:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->RxXferSize  = 0U;
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	2200      	movs	r2, #0
 80041d2:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	2200      	movs	r2, #0
 80041da:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	689b      	ldr	r3, [r3, #8]
 80041e2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80041e6:	d10f      	bne.n	8004208 <HAL_SPI_Transmit_DMA+0xb0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	681a      	ldr	r2, [r3, #0]
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80041f6:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	681a      	ldr	r2, [r3, #0]
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004206:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800420c:	4a46      	ldr	r2, [pc, #280]	@ (8004328 <HAL_SPI_Transmit_DMA+0x1d0>)
 800420e:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004214:	4a45      	ldr	r2, [pc, #276]	@ (800432c <HAL_SPI_Transmit_DMA+0x1d4>)
 8004216:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800421c:	4a44      	ldr	r2, [pc, #272]	@ (8004330 <HAL_SPI_Transmit_DMA+0x1d8>)
 800421e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004224:	2200      	movs	r2, #0
 8004226:	639a      	str	r2, [r3, #56]	@ 0x38

  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	685a      	ldr	r2, [r3, #4]
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8004236:	605a      	str	r2, [r3, #4]
  /* Packing mode is enabled only if the DMA setting is HALWORD */
  if ((hspi->Init.DataSize <= SPI_DATASIZE_8BIT) && (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD))
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	68db      	ldr	r3, [r3, #12]
 800423c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004240:	d82d      	bhi.n	800429e <HAL_SPI_Transmit_DMA+0x146>
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004246:	699b      	ldr	r3, [r3, #24]
 8004248:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800424c:	d127      	bne.n	800429e <HAL_SPI_Transmit_DMA+0x146>
  {
    /* Check the even/odd of the data size + crc if enabled */
    if ((hspi->TxXferCount & 0x1U) == 0U)
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004252:	b29b      	uxth	r3, r3
 8004254:	f003 0301 	and.w	r3, r3, #1
 8004258:	2b00      	cmp	r3, #0
 800425a:	d10f      	bne.n	800427c <HAL_SPI_Transmit_DMA+0x124>
    {
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	685a      	ldr	r2, [r3, #4]
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800426a:	605a      	str	r2, [r3, #4]
      hspi->TxXferCount = (hspi->TxXferCount >> 1U);
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004270:	b29b      	uxth	r3, r3
 8004272:	085b      	lsrs	r3, r3, #1
 8004274:	b29a      	uxth	r2, r3
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800427a:	e010      	b.n	800429e <HAL_SPI_Transmit_DMA+0x146>
    }
    else
    {
      SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	685a      	ldr	r2, [r3, #4]
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800428a:	605a      	str	r2, [r3, #4]
      hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004290:	b29b      	uxth	r3, r3
 8004292:	085b      	lsrs	r3, r3, #1
 8004294:	b29b      	uxth	r3, r3
 8004296:	3301      	adds	r3, #1
 8004298:	b29a      	uxth	r2, r3
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
  }

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800429e:	68fb      	ldr	r3, [r7, #12]
 80042a0:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80042a6:	4619      	mov	r1, r3
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	330c      	adds	r3, #12
 80042ae:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80042b4:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 80042b6:	f7fd fd8b 	bl	8001dd0 <HAL_DMA_Start_IT>
 80042ba:	4603      	mov	r3, r0
 80042bc:	2b00      	cmp	r3, #0
 80042be:	d00b      	beq.n	80042d8 <HAL_SPI_Transmit_DMA+0x180>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80042c4:	f043 0210 	orr.w	r2, r3, #16
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	2200      	movs	r2, #0
 80042d0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 80042d4:	2301      	movs	r3, #1
 80042d6:	e023      	b.n	8004320 <HAL_SPI_Transmit_DMA+0x1c8>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80042e2:	2b40      	cmp	r3, #64	@ 0x40
 80042e4:	d007      	beq.n	80042f6 <HAL_SPI_Transmit_DMA+0x19e>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	681a      	ldr	r2, [r3, #0]
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80042f4:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	2200      	movs	r2, #0
 80042fa:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	685a      	ldr	r2, [r3, #4]
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	f042 0220 	orr.w	r2, r2, #32
 800430c:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	685a      	ldr	r2, [r3, #4]
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	f042 0202 	orr.w	r2, r2, #2
 800431c:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800431e:	2300      	movs	r3, #0
}
 8004320:	4618      	mov	r0, r3
 8004322:	3710      	adds	r7, #16
 8004324:	46bd      	mov	sp, r7
 8004326:	bd80      	pop	{r7, pc}
 8004328:	08004633 	.word	0x08004633
 800432c:	0800458d 	.word	0x0800458d
 8004330:	0800464f 	.word	0x0800464f

08004334 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8004334:	b580      	push	{r7, lr}
 8004336:	b088      	sub	sp, #32
 8004338:	af00      	add	r7, sp, #0
 800433a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	685b      	ldr	r3, [r3, #4]
 8004342:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	689b      	ldr	r3, [r3, #8]
 800434a:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800434c:	69bb      	ldr	r3, [r7, #24]
 800434e:	099b      	lsrs	r3, r3, #6
 8004350:	f003 0301 	and.w	r3, r3, #1
 8004354:	2b00      	cmp	r3, #0
 8004356:	d10f      	bne.n	8004378 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8004358:	69bb      	ldr	r3, [r7, #24]
 800435a:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800435e:	2b00      	cmp	r3, #0
 8004360:	d00a      	beq.n	8004378 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8004362:	69fb      	ldr	r3, [r7, #28]
 8004364:	099b      	lsrs	r3, r3, #6
 8004366:	f003 0301 	and.w	r3, r3, #1
 800436a:	2b00      	cmp	r3, #0
 800436c:	d004      	beq.n	8004378 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004372:	6878      	ldr	r0, [r7, #4]
 8004374:	4798      	blx	r3
    return;
 8004376:	e0d7      	b.n	8004528 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8004378:	69bb      	ldr	r3, [r7, #24]
 800437a:	085b      	lsrs	r3, r3, #1
 800437c:	f003 0301 	and.w	r3, r3, #1
 8004380:	2b00      	cmp	r3, #0
 8004382:	d00a      	beq.n	800439a <HAL_SPI_IRQHandler+0x66>
 8004384:	69fb      	ldr	r3, [r7, #28]
 8004386:	09db      	lsrs	r3, r3, #7
 8004388:	f003 0301 	and.w	r3, r3, #1
 800438c:	2b00      	cmp	r3, #0
 800438e:	d004      	beq.n	800439a <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004394:	6878      	ldr	r0, [r7, #4]
 8004396:	4798      	blx	r3
    return;
 8004398:	e0c6      	b.n	8004528 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800439a:	69bb      	ldr	r3, [r7, #24]
 800439c:	095b      	lsrs	r3, r3, #5
 800439e:	f003 0301 	and.w	r3, r3, #1
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d10c      	bne.n	80043c0 <HAL_SPI_IRQHandler+0x8c>
 80043a6:	69bb      	ldr	r3, [r7, #24]
 80043a8:	099b      	lsrs	r3, r3, #6
 80043aa:	f003 0301 	and.w	r3, r3, #1
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d106      	bne.n	80043c0 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 80043b2:	69bb      	ldr	r3, [r7, #24]
 80043b4:	0a1b      	lsrs	r3, r3, #8
 80043b6:	f003 0301 	and.w	r3, r3, #1
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	f000 80b4 	beq.w	8004528 <HAL_SPI_IRQHandler+0x1f4>
 80043c0:	69fb      	ldr	r3, [r7, #28]
 80043c2:	095b      	lsrs	r3, r3, #5
 80043c4:	f003 0301 	and.w	r3, r3, #1
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	f000 80ad 	beq.w	8004528 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80043ce:	69bb      	ldr	r3, [r7, #24]
 80043d0:	099b      	lsrs	r3, r3, #6
 80043d2:	f003 0301 	and.w	r3, r3, #1
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d023      	beq.n	8004422 <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80043e0:	b2db      	uxtb	r3, r3
 80043e2:	2b03      	cmp	r3, #3
 80043e4:	d011      	beq.n	800440a <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80043ea:	f043 0204 	orr.w	r2, r3, #4
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	661a      	str	r2, [r3, #96]	@ 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80043f2:	2300      	movs	r3, #0
 80043f4:	617b      	str	r3, [r7, #20]
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	68db      	ldr	r3, [r3, #12]
 80043fc:	617b      	str	r3, [r7, #20]
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	689b      	ldr	r3, [r3, #8]
 8004404:	617b      	str	r3, [r7, #20]
 8004406:	697b      	ldr	r3, [r7, #20]
 8004408:	e00b      	b.n	8004422 <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800440a:	2300      	movs	r3, #0
 800440c:	613b      	str	r3, [r7, #16]
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	68db      	ldr	r3, [r3, #12]
 8004414:	613b      	str	r3, [r7, #16]
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	689b      	ldr	r3, [r3, #8]
 800441c:	613b      	str	r3, [r7, #16]
 800441e:	693b      	ldr	r3, [r7, #16]
        return;
 8004420:	e082      	b.n	8004528 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8004422:	69bb      	ldr	r3, [r7, #24]
 8004424:	095b      	lsrs	r3, r3, #5
 8004426:	f003 0301 	and.w	r3, r3, #1
 800442a:	2b00      	cmp	r3, #0
 800442c:	d014      	beq.n	8004458 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004432:	f043 0201 	orr.w	r2, r3, #1
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800443a:	2300      	movs	r3, #0
 800443c:	60fb      	str	r3, [r7, #12]
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	689b      	ldr	r3, [r3, #8]
 8004444:	60fb      	str	r3, [r7, #12]
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	681a      	ldr	r2, [r3, #0]
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004454:	601a      	str	r2, [r3, #0]
 8004456:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8004458:	69bb      	ldr	r3, [r7, #24]
 800445a:	0a1b      	lsrs	r3, r3, #8
 800445c:	f003 0301 	and.w	r3, r3, #1
 8004460:	2b00      	cmp	r3, #0
 8004462:	d00c      	beq.n	800447e <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004468:	f043 0208 	orr.w	r2, r3, #8
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8004470:	2300      	movs	r3, #0
 8004472:	60bb      	str	r3, [r7, #8]
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	689b      	ldr	r3, [r3, #8]
 800447a:	60bb      	str	r3, [r7, #8]
 800447c:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004482:	2b00      	cmp	r3, #0
 8004484:	d04f      	beq.n	8004526 <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	685a      	ldr	r2, [r3, #4]
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004494:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	2201      	movs	r2, #1
 800449a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800449e:	69fb      	ldr	r3, [r7, #28]
 80044a0:	f003 0302 	and.w	r3, r3, #2
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	d104      	bne.n	80044b2 <HAL_SPI_IRQHandler+0x17e>
 80044a8:	69fb      	ldr	r3, [r7, #28]
 80044aa:	f003 0301 	and.w	r3, r3, #1
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d034      	beq.n	800451c <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	685a      	ldr	r2, [r3, #4]
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	f022 0203 	bic.w	r2, r2, #3
 80044c0:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	d011      	beq.n	80044ee <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80044ce:	4a18      	ldr	r2, [pc, #96]	@ (8004530 <HAL_SPI_IRQHandler+0x1fc>)
 80044d0:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80044d6:	4618      	mov	r0, r3
 80044d8:	f7fd fcf5 	bl	8001ec6 <HAL_DMA_Abort_IT>
 80044dc:	4603      	mov	r3, r0
 80044de:	2b00      	cmp	r3, #0
 80044e0:	d005      	beq.n	80044ee <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80044e6:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	661a      	str	r2, [r3, #96]	@ 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d016      	beq.n	8004524 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80044fa:	4a0d      	ldr	r2, [pc, #52]	@ (8004530 <HAL_SPI_IRQHandler+0x1fc>)
 80044fc:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004502:	4618      	mov	r0, r3
 8004504:	f7fd fcdf 	bl	8001ec6 <HAL_DMA_Abort_IT>
 8004508:	4603      	mov	r3, r0
 800450a:	2b00      	cmp	r3, #0
 800450c:	d00a      	beq.n	8004524 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004512:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	661a      	str	r2, [r3, #96]	@ 0x60
        if (hspi->hdmatx != NULL)
 800451a:	e003      	b.n	8004524 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 800451c:	6878      	ldr	r0, [r7, #4]
 800451e:	f000 f81d 	bl	800455c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8004522:	e000      	b.n	8004526 <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8004524:	bf00      	nop
    return;
 8004526:	bf00      	nop
  }
}
 8004528:	3720      	adds	r7, #32
 800452a:	46bd      	mov	sp, r7
 800452c:	bd80      	pop	{r7, pc}
 800452e:	bf00      	nop
 8004530:	0800468f 	.word	0x0800468f

08004534 <HAL_SPI_TxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8004534:	b480      	push	{r7}
 8004536:	b083      	sub	sp, #12
 8004538:	af00      	add	r7, sp, #0
 800453a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 800453c:	bf00      	nop
 800453e:	370c      	adds	r7, #12
 8004540:	46bd      	mov	sp, r7
 8004542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004546:	4770      	bx	lr

08004548 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8004548:	b480      	push	{r7}
 800454a:	b083      	sub	sp, #12
 800454c:	af00      	add	r7, sp, #0
 800454e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 8004550:	bf00      	nop
 8004552:	370c      	adds	r7, #12
 8004554:	46bd      	mov	sp, r7
 8004556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800455a:	4770      	bx	lr

0800455c <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 800455c:	b480      	push	{r7}
 800455e:	b083      	sub	sp, #12
 8004560:	af00      	add	r7, sp, #0
 8004562:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8004564:	bf00      	nop
 8004566:	370c      	adds	r7, #12
 8004568:	46bd      	mov	sp, r7
 800456a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800456e:	4770      	bx	lr

08004570 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(const SPI_HandleTypeDef *hspi)
{
 8004570:	b480      	push	{r7}
 8004572:	b083      	sub	sp, #12
 8004574:	af00      	add	r7, sp, #0
 8004576:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800457e:	b2db      	uxtb	r3, r3
}
 8004580:	4618      	mov	r0, r3
 8004582:	370c      	adds	r7, #12
 8004584:	46bd      	mov	sp, r7
 8004586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800458a:	4770      	bx	lr

0800458c <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800458c:	b580      	push	{r7, lr}
 800458e:	b086      	sub	sp, #24
 8004590:	af00      	add	r7, sp, #0
 8004592:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004598:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800459a:	f7fd fa85 	bl	8001aa8 <HAL_GetTick>
 800459e:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	f003 0320 	and.w	r3, r3, #32
 80045aa:	2b20      	cmp	r3, #32
 80045ac:	d03b      	beq.n	8004626 <SPI_DMATransmitCplt+0x9a>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 80045ae:	697b      	ldr	r3, [r7, #20]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	685a      	ldr	r2, [r3, #4]
 80045b4:	697b      	ldr	r3, [r7, #20]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	f022 0220 	bic.w	r2, r2, #32
 80045bc:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 80045be:	697b      	ldr	r3, [r7, #20]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	685a      	ldr	r2, [r3, #4]
 80045c4:	697b      	ldr	r3, [r7, #20]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	f022 0202 	bic.w	r2, r2, #2
 80045cc:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 80045ce:	693a      	ldr	r2, [r7, #16]
 80045d0:	2164      	movs	r1, #100	@ 0x64
 80045d2:	6978      	ldr	r0, [r7, #20]
 80045d4:	f000 f98e 	bl	80048f4 <SPI_EndRxTxTransaction>
 80045d8:	4603      	mov	r3, r0
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d005      	beq.n	80045ea <SPI_DMATransmitCplt+0x5e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80045de:	697b      	ldr	r3, [r7, #20]
 80045e0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80045e2:	f043 0220 	orr.w	r2, r3, #32
 80045e6:	697b      	ldr	r3, [r7, #20]
 80045e8:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80045ea:	697b      	ldr	r3, [r7, #20]
 80045ec:	689b      	ldr	r3, [r3, #8]
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	d10a      	bne.n	8004608 <SPI_DMATransmitCplt+0x7c>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80045f2:	2300      	movs	r3, #0
 80045f4:	60fb      	str	r3, [r7, #12]
 80045f6:	697b      	ldr	r3, [r7, #20]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	68db      	ldr	r3, [r3, #12]
 80045fc:	60fb      	str	r3, [r7, #12]
 80045fe:	697b      	ldr	r3, [r7, #20]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	689b      	ldr	r3, [r3, #8]
 8004604:	60fb      	str	r3, [r7, #12]
 8004606:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 8004608:	697b      	ldr	r3, [r7, #20]
 800460a:	2200      	movs	r2, #0
 800460c:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 800460e:	697b      	ldr	r3, [r7, #20]
 8004610:	2201      	movs	r2, #1
 8004612:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004616:	697b      	ldr	r3, [r7, #20]
 8004618:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800461a:	2b00      	cmp	r3, #0
 800461c:	d003      	beq.n	8004626 <SPI_DMATransmitCplt+0x9a>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 800461e:	6978      	ldr	r0, [r7, #20]
 8004620:	f7ff ff9c 	bl	800455c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8004624:	e002      	b.n	800462c <SPI_DMATransmitCplt+0xa0>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 8004626:	6978      	ldr	r0, [r7, #20]
 8004628:	f7ff ff84 	bl	8004534 <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800462c:	3718      	adds	r7, #24
 800462e:	46bd      	mov	sp, r7
 8004630:	bd80      	pop	{r7, pc}

08004632 <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 8004632:	b580      	push	{r7, lr}
 8004634:	b084      	sub	sp, #16
 8004636:	af00      	add	r7, sp, #0
 8004638:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800463e:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 8004640:	68f8      	ldr	r0, [r7, #12]
 8004642:	f7ff ff81 	bl	8004548 <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004646:	bf00      	nop
 8004648:	3710      	adds	r7, #16
 800464a:	46bd      	mov	sp, r7
 800464c:	bd80      	pop	{r7, pc}

0800464e <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 800464e:	b580      	push	{r7, lr}
 8004650:	b084      	sub	sp, #16
 8004652:	af00      	add	r7, sp, #0
 8004654:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800465a:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	685a      	ldr	r2, [r3, #4]
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	f022 0203 	bic.w	r2, r2, #3
 800466a:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004670:	f043 0210 	orr.w	r2, r3, #16
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State = HAL_SPI_STATE_READY;
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	2201      	movs	r2, #1
 800467c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8004680:	68f8      	ldr	r0, [r7, #12]
 8004682:	f7ff ff6b 	bl	800455c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004686:	bf00      	nop
 8004688:	3710      	adds	r7, #16
 800468a:	46bd      	mov	sp, r7
 800468c:	bd80      	pop	{r7, pc}

0800468e <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800468e:	b580      	push	{r7, lr}
 8004690:	b084      	sub	sp, #16
 8004692:	af00      	add	r7, sp, #0
 8004694:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800469a:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	2200      	movs	r2, #0
 80046a0:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxXferCount = 0U;
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	2200      	movs	r2, #0
 80046a8:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 80046aa:	68f8      	ldr	r0, [r7, #12]
 80046ac:	f7ff ff56 	bl	800455c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80046b0:	bf00      	nop
 80046b2:	3710      	adds	r7, #16
 80046b4:	46bd      	mov	sp, r7
 80046b6:	bd80      	pop	{r7, pc}

080046b8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80046b8:	b580      	push	{r7, lr}
 80046ba:	b088      	sub	sp, #32
 80046bc:	af00      	add	r7, sp, #0
 80046be:	60f8      	str	r0, [r7, #12]
 80046c0:	60b9      	str	r1, [r7, #8]
 80046c2:	603b      	str	r3, [r7, #0]
 80046c4:	4613      	mov	r3, r2
 80046c6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80046c8:	f7fd f9ee 	bl	8001aa8 <HAL_GetTick>
 80046cc:	4602      	mov	r2, r0
 80046ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80046d0:	1a9b      	subs	r3, r3, r2
 80046d2:	683a      	ldr	r2, [r7, #0]
 80046d4:	4413      	add	r3, r2
 80046d6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80046d8:	f7fd f9e6 	bl	8001aa8 <HAL_GetTick>
 80046dc:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80046de:	4b39      	ldr	r3, [pc, #228]	@ (80047c4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	015b      	lsls	r3, r3, #5
 80046e4:	0d1b      	lsrs	r3, r3, #20
 80046e6:	69fa      	ldr	r2, [r7, #28]
 80046e8:	fb02 f303 	mul.w	r3, r2, r3
 80046ec:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80046ee:	e054      	b.n	800479a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80046f0:	683b      	ldr	r3, [r7, #0]
 80046f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80046f6:	d050      	beq.n	800479a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80046f8:	f7fd f9d6 	bl	8001aa8 <HAL_GetTick>
 80046fc:	4602      	mov	r2, r0
 80046fe:	69bb      	ldr	r3, [r7, #24]
 8004700:	1ad3      	subs	r3, r2, r3
 8004702:	69fa      	ldr	r2, [r7, #28]
 8004704:	429a      	cmp	r2, r3
 8004706:	d902      	bls.n	800470e <SPI_WaitFlagStateUntilTimeout+0x56>
 8004708:	69fb      	ldr	r3, [r7, #28]
 800470a:	2b00      	cmp	r3, #0
 800470c:	d13d      	bne.n	800478a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	685a      	ldr	r2, [r3, #4]
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800471c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	685b      	ldr	r3, [r3, #4]
 8004722:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004726:	d111      	bne.n	800474c <SPI_WaitFlagStateUntilTimeout+0x94>
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	689b      	ldr	r3, [r3, #8]
 800472c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004730:	d004      	beq.n	800473c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	689b      	ldr	r3, [r3, #8]
 8004736:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800473a:	d107      	bne.n	800474c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	681a      	ldr	r2, [r3, #0]
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800474a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004750:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004754:	d10f      	bne.n	8004776 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	681a      	ldr	r2, [r3, #0]
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004764:	601a      	str	r2, [r3, #0]
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	681a      	ldr	r2, [r3, #0]
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004774:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	2201      	movs	r2, #1
 800477a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	2200      	movs	r2, #0
 8004782:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8004786:	2303      	movs	r3, #3
 8004788:	e017      	b.n	80047ba <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800478a:	697b      	ldr	r3, [r7, #20]
 800478c:	2b00      	cmp	r3, #0
 800478e:	d101      	bne.n	8004794 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004790:	2300      	movs	r3, #0
 8004792:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004794:	697b      	ldr	r3, [r7, #20]
 8004796:	3b01      	subs	r3, #1
 8004798:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	689a      	ldr	r2, [r3, #8]
 80047a0:	68bb      	ldr	r3, [r7, #8]
 80047a2:	4013      	ands	r3, r2
 80047a4:	68ba      	ldr	r2, [r7, #8]
 80047a6:	429a      	cmp	r2, r3
 80047a8:	bf0c      	ite	eq
 80047aa:	2301      	moveq	r3, #1
 80047ac:	2300      	movne	r3, #0
 80047ae:	b2db      	uxtb	r3, r3
 80047b0:	461a      	mov	r2, r3
 80047b2:	79fb      	ldrb	r3, [r7, #7]
 80047b4:	429a      	cmp	r2, r3
 80047b6:	d19b      	bne.n	80046f0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80047b8:	2300      	movs	r3, #0
}
 80047ba:	4618      	mov	r0, r3
 80047bc:	3720      	adds	r7, #32
 80047be:	46bd      	mov	sp, r7
 80047c0:	bd80      	pop	{r7, pc}
 80047c2:	bf00      	nop
 80047c4:	20000000 	.word	0x20000000

080047c8 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80047c8:	b580      	push	{r7, lr}
 80047ca:	b08a      	sub	sp, #40	@ 0x28
 80047cc:	af00      	add	r7, sp, #0
 80047ce:	60f8      	str	r0, [r7, #12]
 80047d0:	60b9      	str	r1, [r7, #8]
 80047d2:	607a      	str	r2, [r7, #4]
 80047d4:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 80047d6:	2300      	movs	r3, #0
 80047d8:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80047da:	f7fd f965 	bl	8001aa8 <HAL_GetTick>
 80047de:	4602      	mov	r2, r0
 80047e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047e2:	1a9b      	subs	r3, r3, r2
 80047e4:	683a      	ldr	r2, [r7, #0]
 80047e6:	4413      	add	r3, r2
 80047e8:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 80047ea:	f7fd f95d 	bl	8001aa8 <HAL_GetTick>
 80047ee:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	330c      	adds	r3, #12
 80047f6:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80047f8:	4b3d      	ldr	r3, [pc, #244]	@ (80048f0 <SPI_WaitFifoStateUntilTimeout+0x128>)
 80047fa:	681a      	ldr	r2, [r3, #0]
 80047fc:	4613      	mov	r3, r2
 80047fe:	009b      	lsls	r3, r3, #2
 8004800:	4413      	add	r3, r2
 8004802:	00da      	lsls	r2, r3, #3
 8004804:	1ad3      	subs	r3, r2, r3
 8004806:	0d1b      	lsrs	r3, r3, #20
 8004808:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800480a:	fb02 f303 	mul.w	r3, r2, r3
 800480e:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8004810:	e060      	b.n	80048d4 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8004812:	68bb      	ldr	r3, [r7, #8]
 8004814:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8004818:	d107      	bne.n	800482a <SPI_WaitFifoStateUntilTimeout+0x62>
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	2b00      	cmp	r3, #0
 800481e:	d104      	bne.n	800482a <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8004820:	69fb      	ldr	r3, [r7, #28]
 8004822:	781b      	ldrb	r3, [r3, #0]
 8004824:	b2db      	uxtb	r3, r3
 8004826:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8004828:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800482a:	683b      	ldr	r3, [r7, #0]
 800482c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004830:	d050      	beq.n	80048d4 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004832:	f7fd f939 	bl	8001aa8 <HAL_GetTick>
 8004836:	4602      	mov	r2, r0
 8004838:	6a3b      	ldr	r3, [r7, #32]
 800483a:	1ad3      	subs	r3, r2, r3
 800483c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800483e:	429a      	cmp	r2, r3
 8004840:	d902      	bls.n	8004848 <SPI_WaitFifoStateUntilTimeout+0x80>
 8004842:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004844:	2b00      	cmp	r3, #0
 8004846:	d13d      	bne.n	80048c4 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	685a      	ldr	r2, [r3, #4]
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004856:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	685b      	ldr	r3, [r3, #4]
 800485c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004860:	d111      	bne.n	8004886 <SPI_WaitFifoStateUntilTimeout+0xbe>
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	689b      	ldr	r3, [r3, #8]
 8004866:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800486a:	d004      	beq.n	8004876 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	689b      	ldr	r3, [r3, #8]
 8004870:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004874:	d107      	bne.n	8004886 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	681a      	ldr	r2, [r3, #0]
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004884:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800488a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800488e:	d10f      	bne.n	80048b0 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	681a      	ldr	r2, [r3, #0]
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800489e:	601a      	str	r2, [r3, #0]
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	681a      	ldr	r2, [r3, #0]
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80048ae:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	2201      	movs	r2, #1
 80048b4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	2200      	movs	r2, #0
 80048bc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80048c0:	2303      	movs	r3, #3
 80048c2:	e010      	b.n	80048e6 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80048c4:	69bb      	ldr	r3, [r7, #24]
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	d101      	bne.n	80048ce <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 80048ca:	2300      	movs	r3, #0
 80048cc:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 80048ce:	69bb      	ldr	r3, [r7, #24]
 80048d0:	3b01      	subs	r3, #1
 80048d2:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	689a      	ldr	r2, [r3, #8]
 80048da:	68bb      	ldr	r3, [r7, #8]
 80048dc:	4013      	ands	r3, r2
 80048de:	687a      	ldr	r2, [r7, #4]
 80048e0:	429a      	cmp	r2, r3
 80048e2:	d196      	bne.n	8004812 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 80048e4:	2300      	movs	r3, #0
}
 80048e6:	4618      	mov	r0, r3
 80048e8:	3728      	adds	r7, #40	@ 0x28
 80048ea:	46bd      	mov	sp, r7
 80048ec:	bd80      	pop	{r7, pc}
 80048ee:	bf00      	nop
 80048f0:	20000000 	.word	0x20000000

080048f4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80048f4:	b580      	push	{r7, lr}
 80048f6:	b086      	sub	sp, #24
 80048f8:	af02      	add	r7, sp, #8
 80048fa:	60f8      	str	r0, [r7, #12]
 80048fc:	60b9      	str	r1, [r7, #8]
 80048fe:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	9300      	str	r3, [sp, #0]
 8004904:	68bb      	ldr	r3, [r7, #8]
 8004906:	2200      	movs	r2, #0
 8004908:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 800490c:	68f8      	ldr	r0, [r7, #12]
 800490e:	f7ff ff5b 	bl	80047c8 <SPI_WaitFifoStateUntilTimeout>
 8004912:	4603      	mov	r3, r0
 8004914:	2b00      	cmp	r3, #0
 8004916:	d007      	beq.n	8004928 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800491c:	f043 0220 	orr.w	r2, r3, #32
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004924:	2303      	movs	r3, #3
 8004926:	e027      	b.n	8004978 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	9300      	str	r3, [sp, #0]
 800492c:	68bb      	ldr	r3, [r7, #8]
 800492e:	2200      	movs	r2, #0
 8004930:	2180      	movs	r1, #128	@ 0x80
 8004932:	68f8      	ldr	r0, [r7, #12]
 8004934:	f7ff fec0 	bl	80046b8 <SPI_WaitFlagStateUntilTimeout>
 8004938:	4603      	mov	r3, r0
 800493a:	2b00      	cmp	r3, #0
 800493c:	d007      	beq.n	800494e <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004942:	f043 0220 	orr.w	r2, r3, #32
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800494a:	2303      	movs	r3, #3
 800494c:	e014      	b.n	8004978 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	9300      	str	r3, [sp, #0]
 8004952:	68bb      	ldr	r3, [r7, #8]
 8004954:	2200      	movs	r2, #0
 8004956:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800495a:	68f8      	ldr	r0, [r7, #12]
 800495c:	f7ff ff34 	bl	80047c8 <SPI_WaitFifoStateUntilTimeout>
 8004960:	4603      	mov	r3, r0
 8004962:	2b00      	cmp	r3, #0
 8004964:	d007      	beq.n	8004976 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800496a:	f043 0220 	orr.w	r2, r3, #32
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004972:	2303      	movs	r3, #3
 8004974:	e000      	b.n	8004978 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8004976:	2300      	movs	r3, #0
}
 8004978:	4618      	mov	r0, r3
 800497a:	3710      	adds	r7, #16
 800497c:	46bd      	mov	sp, r7
 800497e:	bd80      	pop	{r7, pc}

08004980 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004980:	b580      	push	{r7, lr}
 8004982:	b082      	sub	sp, #8
 8004984:	af00      	add	r7, sp, #0
 8004986:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	2b00      	cmp	r3, #0
 800498c:	d101      	bne.n	8004992 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800498e:	2301      	movs	r3, #1
 8004990:	e049      	b.n	8004a26 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004998:	b2db      	uxtb	r3, r3
 800499a:	2b00      	cmp	r3, #0
 800499c:	d106      	bne.n	80049ac <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	2200      	movs	r2, #0
 80049a2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80049a6:	6878      	ldr	r0, [r7, #4]
 80049a8:	f7fc fe5a 	bl	8001660 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	2202      	movs	r2, #2
 80049b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681a      	ldr	r2, [r3, #0]
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	3304      	adds	r3, #4
 80049bc:	4619      	mov	r1, r3
 80049be:	4610      	mov	r0, r2
 80049c0:	f000 fd24 	bl	800540c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	2201      	movs	r2, #1
 80049c8:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	2201      	movs	r2, #1
 80049d0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	2201      	movs	r2, #1
 80049d8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	2201      	movs	r2, #1
 80049e0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	2201      	movs	r2, #1
 80049e8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	2201      	movs	r2, #1
 80049f0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	2201      	movs	r2, #1
 80049f8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	2201      	movs	r2, #1
 8004a00:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	2201      	movs	r2, #1
 8004a08:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	2201      	movs	r2, #1
 8004a10:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	2201      	movs	r2, #1
 8004a18:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	2201      	movs	r2, #1
 8004a20:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004a24:	2300      	movs	r3, #0
}
 8004a26:	4618      	mov	r0, r3
 8004a28:	3708      	adds	r7, #8
 8004a2a:	46bd      	mov	sp, r7
 8004a2c:	bd80      	pop	{r7, pc}
	...

08004a30 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004a30:	b480      	push	{r7}
 8004a32:	b085      	sub	sp, #20
 8004a34:	af00      	add	r7, sp, #0
 8004a36:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004a3e:	b2db      	uxtb	r3, r3
 8004a40:	2b01      	cmp	r3, #1
 8004a42:	d001      	beq.n	8004a48 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004a44:	2301      	movs	r3, #1
 8004a46:	e04a      	b.n	8004ade <HAL_TIM_Base_Start_IT+0xae>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	2202      	movs	r2, #2
 8004a4c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	68da      	ldr	r2, [r3, #12]
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	f042 0201 	orr.w	r2, r2, #1
 8004a5e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	4a21      	ldr	r2, [pc, #132]	@ (8004aec <HAL_TIM_Base_Start_IT+0xbc>)
 8004a66:	4293      	cmp	r3, r2
 8004a68:	d018      	beq.n	8004a9c <HAL_TIM_Base_Start_IT+0x6c>
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004a72:	d013      	beq.n	8004a9c <HAL_TIM_Base_Start_IT+0x6c>
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	4a1d      	ldr	r2, [pc, #116]	@ (8004af0 <HAL_TIM_Base_Start_IT+0xc0>)
 8004a7a:	4293      	cmp	r3, r2
 8004a7c:	d00e      	beq.n	8004a9c <HAL_TIM_Base_Start_IT+0x6c>
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	4a1c      	ldr	r2, [pc, #112]	@ (8004af4 <HAL_TIM_Base_Start_IT+0xc4>)
 8004a84:	4293      	cmp	r3, r2
 8004a86:	d009      	beq.n	8004a9c <HAL_TIM_Base_Start_IT+0x6c>
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	4a1a      	ldr	r2, [pc, #104]	@ (8004af8 <HAL_TIM_Base_Start_IT+0xc8>)
 8004a8e:	4293      	cmp	r3, r2
 8004a90:	d004      	beq.n	8004a9c <HAL_TIM_Base_Start_IT+0x6c>
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	4a19      	ldr	r2, [pc, #100]	@ (8004afc <HAL_TIM_Base_Start_IT+0xcc>)
 8004a98:	4293      	cmp	r3, r2
 8004a9a:	d115      	bne.n	8004ac8 <HAL_TIM_Base_Start_IT+0x98>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	689a      	ldr	r2, [r3, #8]
 8004aa2:	4b17      	ldr	r3, [pc, #92]	@ (8004b00 <HAL_TIM_Base_Start_IT+0xd0>)
 8004aa4:	4013      	ands	r3, r2
 8004aa6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	2b06      	cmp	r3, #6
 8004aac:	d015      	beq.n	8004ada <HAL_TIM_Base_Start_IT+0xaa>
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004ab4:	d011      	beq.n	8004ada <HAL_TIM_Base_Start_IT+0xaa>
    {
      __HAL_TIM_ENABLE(htim);
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	681a      	ldr	r2, [r3, #0]
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	f042 0201 	orr.w	r2, r2, #1
 8004ac4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004ac6:	e008      	b.n	8004ada <HAL_TIM_Base_Start_IT+0xaa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	681a      	ldr	r2, [r3, #0]
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	f042 0201 	orr.w	r2, r2, #1
 8004ad6:	601a      	str	r2, [r3, #0]
 8004ad8:	e000      	b.n	8004adc <HAL_TIM_Base_Start_IT+0xac>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004ada:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004adc:	2300      	movs	r3, #0
}
 8004ade:	4618      	mov	r0, r3
 8004ae0:	3714      	adds	r7, #20
 8004ae2:	46bd      	mov	sp, r7
 8004ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ae8:	4770      	bx	lr
 8004aea:	bf00      	nop
 8004aec:	40012c00 	.word	0x40012c00
 8004af0:	40000400 	.word	0x40000400
 8004af4:	40000800 	.word	0x40000800
 8004af8:	40013400 	.word	0x40013400
 8004afc:	40014000 	.word	0x40014000
 8004b00:	00010007 	.word	0x00010007

08004b04 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004b04:	b580      	push	{r7, lr}
 8004b06:	b082      	sub	sp, #8
 8004b08:	af00      	add	r7, sp, #0
 8004b0a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	d101      	bne.n	8004b16 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004b12:	2301      	movs	r3, #1
 8004b14:	e049      	b.n	8004baa <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004b1c:	b2db      	uxtb	r3, r3
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	d106      	bne.n	8004b30 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	2200      	movs	r2, #0
 8004b26:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004b2a:	6878      	ldr	r0, [r7, #4]
 8004b2c:	f000 f841 	bl	8004bb2 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	2202      	movs	r2, #2
 8004b34:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	681a      	ldr	r2, [r3, #0]
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	3304      	adds	r3, #4
 8004b40:	4619      	mov	r1, r3
 8004b42:	4610      	mov	r0, r2
 8004b44:	f000 fc62 	bl	800540c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	2201      	movs	r2, #1
 8004b4c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	2201      	movs	r2, #1
 8004b54:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	2201      	movs	r2, #1
 8004b5c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	2201      	movs	r2, #1
 8004b64:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	2201      	movs	r2, #1
 8004b6c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	2201      	movs	r2, #1
 8004b74:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	2201      	movs	r2, #1
 8004b7c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	2201      	movs	r2, #1
 8004b84:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	2201      	movs	r2, #1
 8004b8c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	2201      	movs	r2, #1
 8004b94:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	2201      	movs	r2, #1
 8004b9c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	2201      	movs	r2, #1
 8004ba4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004ba8:	2300      	movs	r3, #0
}
 8004baa:	4618      	mov	r0, r3
 8004bac:	3708      	adds	r7, #8
 8004bae:	46bd      	mov	sp, r7
 8004bb0:	bd80      	pop	{r7, pc}

08004bb2 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004bb2:	b480      	push	{r7}
 8004bb4:	b083      	sub	sp, #12
 8004bb6:	af00      	add	r7, sp, #0
 8004bb8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004bba:	bf00      	nop
 8004bbc:	370c      	adds	r7, #12
 8004bbe:	46bd      	mov	sp, r7
 8004bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bc4:	4770      	bx	lr
	...

08004bc8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004bc8:	b580      	push	{r7, lr}
 8004bca:	b084      	sub	sp, #16
 8004bcc:	af00      	add	r7, sp, #0
 8004bce:	6078      	str	r0, [r7, #4]
 8004bd0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004bd2:	683b      	ldr	r3, [r7, #0]
 8004bd4:	2b00      	cmp	r3, #0
 8004bd6:	d109      	bne.n	8004bec <HAL_TIM_PWM_Start+0x24>
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004bde:	b2db      	uxtb	r3, r3
 8004be0:	2b01      	cmp	r3, #1
 8004be2:	bf14      	ite	ne
 8004be4:	2301      	movne	r3, #1
 8004be6:	2300      	moveq	r3, #0
 8004be8:	b2db      	uxtb	r3, r3
 8004bea:	e03c      	b.n	8004c66 <HAL_TIM_PWM_Start+0x9e>
 8004bec:	683b      	ldr	r3, [r7, #0]
 8004bee:	2b04      	cmp	r3, #4
 8004bf0:	d109      	bne.n	8004c06 <HAL_TIM_PWM_Start+0x3e>
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004bf8:	b2db      	uxtb	r3, r3
 8004bfa:	2b01      	cmp	r3, #1
 8004bfc:	bf14      	ite	ne
 8004bfe:	2301      	movne	r3, #1
 8004c00:	2300      	moveq	r3, #0
 8004c02:	b2db      	uxtb	r3, r3
 8004c04:	e02f      	b.n	8004c66 <HAL_TIM_PWM_Start+0x9e>
 8004c06:	683b      	ldr	r3, [r7, #0]
 8004c08:	2b08      	cmp	r3, #8
 8004c0a:	d109      	bne.n	8004c20 <HAL_TIM_PWM_Start+0x58>
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004c12:	b2db      	uxtb	r3, r3
 8004c14:	2b01      	cmp	r3, #1
 8004c16:	bf14      	ite	ne
 8004c18:	2301      	movne	r3, #1
 8004c1a:	2300      	moveq	r3, #0
 8004c1c:	b2db      	uxtb	r3, r3
 8004c1e:	e022      	b.n	8004c66 <HAL_TIM_PWM_Start+0x9e>
 8004c20:	683b      	ldr	r3, [r7, #0]
 8004c22:	2b0c      	cmp	r3, #12
 8004c24:	d109      	bne.n	8004c3a <HAL_TIM_PWM_Start+0x72>
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004c2c:	b2db      	uxtb	r3, r3
 8004c2e:	2b01      	cmp	r3, #1
 8004c30:	bf14      	ite	ne
 8004c32:	2301      	movne	r3, #1
 8004c34:	2300      	moveq	r3, #0
 8004c36:	b2db      	uxtb	r3, r3
 8004c38:	e015      	b.n	8004c66 <HAL_TIM_PWM_Start+0x9e>
 8004c3a:	683b      	ldr	r3, [r7, #0]
 8004c3c:	2b10      	cmp	r3, #16
 8004c3e:	d109      	bne.n	8004c54 <HAL_TIM_PWM_Start+0x8c>
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004c46:	b2db      	uxtb	r3, r3
 8004c48:	2b01      	cmp	r3, #1
 8004c4a:	bf14      	ite	ne
 8004c4c:	2301      	movne	r3, #1
 8004c4e:	2300      	moveq	r3, #0
 8004c50:	b2db      	uxtb	r3, r3
 8004c52:	e008      	b.n	8004c66 <HAL_TIM_PWM_Start+0x9e>
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8004c5a:	b2db      	uxtb	r3, r3
 8004c5c:	2b01      	cmp	r3, #1
 8004c5e:	bf14      	ite	ne
 8004c60:	2301      	movne	r3, #1
 8004c62:	2300      	moveq	r3, #0
 8004c64:	b2db      	uxtb	r3, r3
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	d001      	beq.n	8004c6e <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8004c6a:	2301      	movs	r3, #1
 8004c6c:	e097      	b.n	8004d9e <HAL_TIM_PWM_Start+0x1d6>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004c6e:	683b      	ldr	r3, [r7, #0]
 8004c70:	2b00      	cmp	r3, #0
 8004c72:	d104      	bne.n	8004c7e <HAL_TIM_PWM_Start+0xb6>
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	2202      	movs	r2, #2
 8004c78:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004c7c:	e023      	b.n	8004cc6 <HAL_TIM_PWM_Start+0xfe>
 8004c7e:	683b      	ldr	r3, [r7, #0]
 8004c80:	2b04      	cmp	r3, #4
 8004c82:	d104      	bne.n	8004c8e <HAL_TIM_PWM_Start+0xc6>
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	2202      	movs	r2, #2
 8004c88:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004c8c:	e01b      	b.n	8004cc6 <HAL_TIM_PWM_Start+0xfe>
 8004c8e:	683b      	ldr	r3, [r7, #0]
 8004c90:	2b08      	cmp	r3, #8
 8004c92:	d104      	bne.n	8004c9e <HAL_TIM_PWM_Start+0xd6>
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	2202      	movs	r2, #2
 8004c98:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004c9c:	e013      	b.n	8004cc6 <HAL_TIM_PWM_Start+0xfe>
 8004c9e:	683b      	ldr	r3, [r7, #0]
 8004ca0:	2b0c      	cmp	r3, #12
 8004ca2:	d104      	bne.n	8004cae <HAL_TIM_PWM_Start+0xe6>
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	2202      	movs	r2, #2
 8004ca8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004cac:	e00b      	b.n	8004cc6 <HAL_TIM_PWM_Start+0xfe>
 8004cae:	683b      	ldr	r3, [r7, #0]
 8004cb0:	2b10      	cmp	r3, #16
 8004cb2:	d104      	bne.n	8004cbe <HAL_TIM_PWM_Start+0xf6>
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	2202      	movs	r2, #2
 8004cb8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004cbc:	e003      	b.n	8004cc6 <HAL_TIM_PWM_Start+0xfe>
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	2202      	movs	r2, #2
 8004cc2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	2201      	movs	r2, #1
 8004ccc:	6839      	ldr	r1, [r7, #0]
 8004cce:	4618      	mov	r0, r3
 8004cd0:	f000 ff2e 	bl	8005b30 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	4a33      	ldr	r2, [pc, #204]	@ (8004da8 <HAL_TIM_PWM_Start+0x1e0>)
 8004cda:	4293      	cmp	r3, r2
 8004cdc:	d013      	beq.n	8004d06 <HAL_TIM_PWM_Start+0x13e>
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	4a32      	ldr	r2, [pc, #200]	@ (8004dac <HAL_TIM_PWM_Start+0x1e4>)
 8004ce4:	4293      	cmp	r3, r2
 8004ce6:	d00e      	beq.n	8004d06 <HAL_TIM_PWM_Start+0x13e>
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	4a30      	ldr	r2, [pc, #192]	@ (8004db0 <HAL_TIM_PWM_Start+0x1e8>)
 8004cee:	4293      	cmp	r3, r2
 8004cf0:	d009      	beq.n	8004d06 <HAL_TIM_PWM_Start+0x13e>
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	4a2f      	ldr	r2, [pc, #188]	@ (8004db4 <HAL_TIM_PWM_Start+0x1ec>)
 8004cf8:	4293      	cmp	r3, r2
 8004cfa:	d004      	beq.n	8004d06 <HAL_TIM_PWM_Start+0x13e>
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	4a2d      	ldr	r2, [pc, #180]	@ (8004db8 <HAL_TIM_PWM_Start+0x1f0>)
 8004d02:	4293      	cmp	r3, r2
 8004d04:	d101      	bne.n	8004d0a <HAL_TIM_PWM_Start+0x142>
 8004d06:	2301      	movs	r3, #1
 8004d08:	e000      	b.n	8004d0c <HAL_TIM_PWM_Start+0x144>
 8004d0a:	2300      	movs	r3, #0
 8004d0c:	2b00      	cmp	r3, #0
 8004d0e:	d007      	beq.n	8004d20 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004d1e:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	4a20      	ldr	r2, [pc, #128]	@ (8004da8 <HAL_TIM_PWM_Start+0x1e0>)
 8004d26:	4293      	cmp	r3, r2
 8004d28:	d018      	beq.n	8004d5c <HAL_TIM_PWM_Start+0x194>
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004d32:	d013      	beq.n	8004d5c <HAL_TIM_PWM_Start+0x194>
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	4a20      	ldr	r2, [pc, #128]	@ (8004dbc <HAL_TIM_PWM_Start+0x1f4>)
 8004d3a:	4293      	cmp	r3, r2
 8004d3c:	d00e      	beq.n	8004d5c <HAL_TIM_PWM_Start+0x194>
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	4a1f      	ldr	r2, [pc, #124]	@ (8004dc0 <HAL_TIM_PWM_Start+0x1f8>)
 8004d44:	4293      	cmp	r3, r2
 8004d46:	d009      	beq.n	8004d5c <HAL_TIM_PWM_Start+0x194>
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	4a17      	ldr	r2, [pc, #92]	@ (8004dac <HAL_TIM_PWM_Start+0x1e4>)
 8004d4e:	4293      	cmp	r3, r2
 8004d50:	d004      	beq.n	8004d5c <HAL_TIM_PWM_Start+0x194>
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	4a16      	ldr	r2, [pc, #88]	@ (8004db0 <HAL_TIM_PWM_Start+0x1e8>)
 8004d58:	4293      	cmp	r3, r2
 8004d5a:	d115      	bne.n	8004d88 <HAL_TIM_PWM_Start+0x1c0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	689a      	ldr	r2, [r3, #8]
 8004d62:	4b18      	ldr	r3, [pc, #96]	@ (8004dc4 <HAL_TIM_PWM_Start+0x1fc>)
 8004d64:	4013      	ands	r3, r2
 8004d66:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	2b06      	cmp	r3, #6
 8004d6c:	d015      	beq.n	8004d9a <HAL_TIM_PWM_Start+0x1d2>
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004d74:	d011      	beq.n	8004d9a <HAL_TIM_PWM_Start+0x1d2>
    {
      __HAL_TIM_ENABLE(htim);
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	681a      	ldr	r2, [r3, #0]
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	f042 0201 	orr.w	r2, r2, #1
 8004d84:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004d86:	e008      	b.n	8004d9a <HAL_TIM_PWM_Start+0x1d2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	681a      	ldr	r2, [r3, #0]
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	f042 0201 	orr.w	r2, r2, #1
 8004d96:	601a      	str	r2, [r3, #0]
 8004d98:	e000      	b.n	8004d9c <HAL_TIM_PWM_Start+0x1d4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004d9a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004d9c:	2300      	movs	r3, #0
}
 8004d9e:	4618      	mov	r0, r3
 8004da0:	3710      	adds	r7, #16
 8004da2:	46bd      	mov	sp, r7
 8004da4:	bd80      	pop	{r7, pc}
 8004da6:	bf00      	nop
 8004da8:	40012c00 	.word	0x40012c00
 8004dac:	40013400 	.word	0x40013400
 8004db0:	40014000 	.word	0x40014000
 8004db4:	40014400 	.word	0x40014400
 8004db8:	40014800 	.word	0x40014800
 8004dbc:	40000400 	.word	0x40000400
 8004dc0:	40000800 	.word	0x40000800
 8004dc4:	00010007 	.word	0x00010007

08004dc8 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004dc8:	b580      	push	{r7, lr}
 8004dca:	b082      	sub	sp, #8
 8004dcc:	af00      	add	r7, sp, #0
 8004dce:	6078      	str	r0, [r7, #4]
 8004dd0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	2200      	movs	r2, #0
 8004dd8:	6839      	ldr	r1, [r7, #0]
 8004dda:	4618      	mov	r0, r3
 8004ddc:	f000 fea8 	bl	8005b30 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	4a3e      	ldr	r2, [pc, #248]	@ (8004ee0 <HAL_TIM_PWM_Stop+0x118>)
 8004de6:	4293      	cmp	r3, r2
 8004de8:	d013      	beq.n	8004e12 <HAL_TIM_PWM_Stop+0x4a>
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	4a3d      	ldr	r2, [pc, #244]	@ (8004ee4 <HAL_TIM_PWM_Stop+0x11c>)
 8004df0:	4293      	cmp	r3, r2
 8004df2:	d00e      	beq.n	8004e12 <HAL_TIM_PWM_Stop+0x4a>
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	4a3b      	ldr	r2, [pc, #236]	@ (8004ee8 <HAL_TIM_PWM_Stop+0x120>)
 8004dfa:	4293      	cmp	r3, r2
 8004dfc:	d009      	beq.n	8004e12 <HAL_TIM_PWM_Stop+0x4a>
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	4a3a      	ldr	r2, [pc, #232]	@ (8004eec <HAL_TIM_PWM_Stop+0x124>)
 8004e04:	4293      	cmp	r3, r2
 8004e06:	d004      	beq.n	8004e12 <HAL_TIM_PWM_Stop+0x4a>
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	4a38      	ldr	r2, [pc, #224]	@ (8004ef0 <HAL_TIM_PWM_Stop+0x128>)
 8004e0e:	4293      	cmp	r3, r2
 8004e10:	d101      	bne.n	8004e16 <HAL_TIM_PWM_Stop+0x4e>
 8004e12:	2301      	movs	r3, #1
 8004e14:	e000      	b.n	8004e18 <HAL_TIM_PWM_Stop+0x50>
 8004e16:	2300      	movs	r3, #0
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	d017      	beq.n	8004e4c <HAL_TIM_PWM_Stop+0x84>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	6a1a      	ldr	r2, [r3, #32]
 8004e22:	f241 1311 	movw	r3, #4369	@ 0x1111
 8004e26:	4013      	ands	r3, r2
 8004e28:	2b00      	cmp	r3, #0
 8004e2a:	d10f      	bne.n	8004e4c <HAL_TIM_PWM_Stop+0x84>
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	6a1a      	ldr	r2, [r3, #32]
 8004e32:	f244 4344 	movw	r3, #17476	@ 0x4444
 8004e36:	4013      	ands	r3, r2
 8004e38:	2b00      	cmp	r3, #0
 8004e3a:	d107      	bne.n	8004e4c <HAL_TIM_PWM_Stop+0x84>
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004e4a:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	6a1a      	ldr	r2, [r3, #32]
 8004e52:	f241 1311 	movw	r3, #4369	@ 0x1111
 8004e56:	4013      	ands	r3, r2
 8004e58:	2b00      	cmp	r3, #0
 8004e5a:	d10f      	bne.n	8004e7c <HAL_TIM_PWM_Stop+0xb4>
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	6a1a      	ldr	r2, [r3, #32]
 8004e62:	f244 4344 	movw	r3, #17476	@ 0x4444
 8004e66:	4013      	ands	r3, r2
 8004e68:	2b00      	cmp	r3, #0
 8004e6a:	d107      	bne.n	8004e7c <HAL_TIM_PWM_Stop+0xb4>
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	681a      	ldr	r2, [r3, #0]
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	f022 0201 	bic.w	r2, r2, #1
 8004e7a:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8004e7c:	683b      	ldr	r3, [r7, #0]
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d104      	bne.n	8004e8c <HAL_TIM_PWM_Stop+0xc4>
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	2201      	movs	r2, #1
 8004e86:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004e8a:	e023      	b.n	8004ed4 <HAL_TIM_PWM_Stop+0x10c>
 8004e8c:	683b      	ldr	r3, [r7, #0]
 8004e8e:	2b04      	cmp	r3, #4
 8004e90:	d104      	bne.n	8004e9c <HAL_TIM_PWM_Stop+0xd4>
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	2201      	movs	r2, #1
 8004e96:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004e9a:	e01b      	b.n	8004ed4 <HAL_TIM_PWM_Stop+0x10c>
 8004e9c:	683b      	ldr	r3, [r7, #0]
 8004e9e:	2b08      	cmp	r3, #8
 8004ea0:	d104      	bne.n	8004eac <HAL_TIM_PWM_Stop+0xe4>
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	2201      	movs	r2, #1
 8004ea6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004eaa:	e013      	b.n	8004ed4 <HAL_TIM_PWM_Stop+0x10c>
 8004eac:	683b      	ldr	r3, [r7, #0]
 8004eae:	2b0c      	cmp	r3, #12
 8004eb0:	d104      	bne.n	8004ebc <HAL_TIM_PWM_Stop+0xf4>
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	2201      	movs	r2, #1
 8004eb6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004eba:	e00b      	b.n	8004ed4 <HAL_TIM_PWM_Stop+0x10c>
 8004ebc:	683b      	ldr	r3, [r7, #0]
 8004ebe:	2b10      	cmp	r3, #16
 8004ec0:	d104      	bne.n	8004ecc <HAL_TIM_PWM_Stop+0x104>
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	2201      	movs	r2, #1
 8004ec6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004eca:	e003      	b.n	8004ed4 <HAL_TIM_PWM_Stop+0x10c>
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	2201      	movs	r2, #1
 8004ed0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Return function status */
  return HAL_OK;
 8004ed4:	2300      	movs	r3, #0
}
 8004ed6:	4618      	mov	r0, r3
 8004ed8:	3708      	adds	r7, #8
 8004eda:	46bd      	mov	sp, r7
 8004edc:	bd80      	pop	{r7, pc}
 8004ede:	bf00      	nop
 8004ee0:	40012c00 	.word	0x40012c00
 8004ee4:	40013400 	.word	0x40013400
 8004ee8:	40014000 	.word	0x40014000
 8004eec:	40014400 	.word	0x40014400
 8004ef0:	40014800 	.word	0x40014800

08004ef4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004ef4:	b580      	push	{r7, lr}
 8004ef6:	b084      	sub	sp, #16
 8004ef8:	af00      	add	r7, sp, #0
 8004efa:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	68db      	ldr	r3, [r3, #12]
 8004f02:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	691b      	ldr	r3, [r3, #16]
 8004f0a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004f0c:	68bb      	ldr	r3, [r7, #8]
 8004f0e:	f003 0302 	and.w	r3, r3, #2
 8004f12:	2b00      	cmp	r3, #0
 8004f14:	d020      	beq.n	8004f58 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	f003 0302 	and.w	r3, r3, #2
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	d01b      	beq.n	8004f58 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	f06f 0202 	mvn.w	r2, #2
 8004f28:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	2201      	movs	r2, #1
 8004f2e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	699b      	ldr	r3, [r3, #24]
 8004f36:	f003 0303 	and.w	r3, r3, #3
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	d003      	beq.n	8004f46 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004f3e:	6878      	ldr	r0, [r7, #4]
 8004f40:	f000 fa46 	bl	80053d0 <HAL_TIM_IC_CaptureCallback>
 8004f44:	e005      	b.n	8004f52 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004f46:	6878      	ldr	r0, [r7, #4]
 8004f48:	f000 fa38 	bl	80053bc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004f4c:	6878      	ldr	r0, [r7, #4]
 8004f4e:	f000 fa49 	bl	80053e4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	2200      	movs	r2, #0
 8004f56:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004f58:	68bb      	ldr	r3, [r7, #8]
 8004f5a:	f003 0304 	and.w	r3, r3, #4
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	d020      	beq.n	8004fa4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	f003 0304 	and.w	r3, r3, #4
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	d01b      	beq.n	8004fa4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	f06f 0204 	mvn.w	r2, #4
 8004f74:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	2202      	movs	r2, #2
 8004f7a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	699b      	ldr	r3, [r3, #24]
 8004f82:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	d003      	beq.n	8004f92 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004f8a:	6878      	ldr	r0, [r7, #4]
 8004f8c:	f000 fa20 	bl	80053d0 <HAL_TIM_IC_CaptureCallback>
 8004f90:	e005      	b.n	8004f9e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004f92:	6878      	ldr	r0, [r7, #4]
 8004f94:	f000 fa12 	bl	80053bc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004f98:	6878      	ldr	r0, [r7, #4]
 8004f9a:	f000 fa23 	bl	80053e4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	2200      	movs	r2, #0
 8004fa2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004fa4:	68bb      	ldr	r3, [r7, #8]
 8004fa6:	f003 0308 	and.w	r3, r3, #8
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	d020      	beq.n	8004ff0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	f003 0308 	and.w	r3, r3, #8
 8004fb4:	2b00      	cmp	r3, #0
 8004fb6:	d01b      	beq.n	8004ff0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	f06f 0208 	mvn.w	r2, #8
 8004fc0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	2204      	movs	r2, #4
 8004fc6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	69db      	ldr	r3, [r3, #28]
 8004fce:	f003 0303 	and.w	r3, r3, #3
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	d003      	beq.n	8004fde <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004fd6:	6878      	ldr	r0, [r7, #4]
 8004fd8:	f000 f9fa 	bl	80053d0 <HAL_TIM_IC_CaptureCallback>
 8004fdc:	e005      	b.n	8004fea <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004fde:	6878      	ldr	r0, [r7, #4]
 8004fe0:	f000 f9ec 	bl	80053bc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004fe4:	6878      	ldr	r0, [r7, #4]
 8004fe6:	f000 f9fd 	bl	80053e4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	2200      	movs	r2, #0
 8004fee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004ff0:	68bb      	ldr	r3, [r7, #8]
 8004ff2:	f003 0310 	and.w	r3, r3, #16
 8004ff6:	2b00      	cmp	r3, #0
 8004ff8:	d020      	beq.n	800503c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	f003 0310 	and.w	r3, r3, #16
 8005000:	2b00      	cmp	r3, #0
 8005002:	d01b      	beq.n	800503c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	f06f 0210 	mvn.w	r2, #16
 800500c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	2208      	movs	r2, #8
 8005012:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	69db      	ldr	r3, [r3, #28]
 800501a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800501e:	2b00      	cmp	r3, #0
 8005020:	d003      	beq.n	800502a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005022:	6878      	ldr	r0, [r7, #4]
 8005024:	f000 f9d4 	bl	80053d0 <HAL_TIM_IC_CaptureCallback>
 8005028:	e005      	b.n	8005036 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800502a:	6878      	ldr	r0, [r7, #4]
 800502c:	f000 f9c6 	bl	80053bc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005030:	6878      	ldr	r0, [r7, #4]
 8005032:	f000 f9d7 	bl	80053e4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	2200      	movs	r2, #0
 800503a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800503c:	68bb      	ldr	r3, [r7, #8]
 800503e:	f003 0301 	and.w	r3, r3, #1
 8005042:	2b00      	cmp	r3, #0
 8005044:	d00c      	beq.n	8005060 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	f003 0301 	and.w	r3, r3, #1
 800504c:	2b00      	cmp	r3, #0
 800504e:	d007      	beq.n	8005060 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	f06f 0201 	mvn.w	r2, #1
 8005058:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800505a:	6878      	ldr	r0, [r7, #4]
 800505c:	f7fb ffd8 	bl	8001010 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8005060:	68bb      	ldr	r3, [r7, #8]
 8005062:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005066:	2b00      	cmp	r3, #0
 8005068:	d104      	bne.n	8005074 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800506a:	68bb      	ldr	r3, [r7, #8]
 800506c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8005070:	2b00      	cmp	r3, #0
 8005072:	d00c      	beq.n	800508e <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005074:	68fb      	ldr	r3, [r7, #12]
 8005076:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800507a:	2b00      	cmp	r3, #0
 800507c:	d007      	beq.n	800508e <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8005086:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005088:	6878      	ldr	r0, [r7, #4]
 800508a:	f000 fe0d 	bl	8005ca8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800508e:	68bb      	ldr	r3, [r7, #8]
 8005090:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005094:	2b00      	cmp	r3, #0
 8005096:	d00c      	beq.n	80050b2 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800509e:	2b00      	cmp	r3, #0
 80050a0:	d007      	beq.n	80050b2 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80050aa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80050ac:	6878      	ldr	r0, [r7, #4]
 80050ae:	f000 fe05 	bl	8005cbc <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80050b2:	68bb      	ldr	r3, [r7, #8]
 80050b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80050b8:	2b00      	cmp	r3, #0
 80050ba:	d00c      	beq.n	80050d6 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	d007      	beq.n	80050d6 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80050ce:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80050d0:	6878      	ldr	r0, [r7, #4]
 80050d2:	f000 f991 	bl	80053f8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80050d6:	68bb      	ldr	r3, [r7, #8]
 80050d8:	f003 0320 	and.w	r3, r3, #32
 80050dc:	2b00      	cmp	r3, #0
 80050de:	d00c      	beq.n	80050fa <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	f003 0320 	and.w	r3, r3, #32
 80050e6:	2b00      	cmp	r3, #0
 80050e8:	d007      	beq.n	80050fa <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	f06f 0220 	mvn.w	r2, #32
 80050f2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80050f4:	6878      	ldr	r0, [r7, #4]
 80050f6:	f000 fdcd 	bl	8005c94 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 80050fa:	68bb      	ldr	r3, [r7, #8]
 80050fc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005100:	2b00      	cmp	r3, #0
 8005102:	d00c      	beq.n	800511e <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800510a:	2b00      	cmp	r3, #0
 800510c:	d007      	beq.n	800511e <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 8005116:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8005118:	6878      	ldr	r0, [r7, #4]
 800511a:	f000 fdd9 	bl	8005cd0 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 800511e:	68bb      	ldr	r3, [r7, #8]
 8005120:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005124:	2b00      	cmp	r3, #0
 8005126:	d00c      	beq.n	8005142 <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800512e:	2b00      	cmp	r3, #0
 8005130:	d007      	beq.n	8005142 <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 800513a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 800513c:	6878      	ldr	r0, [r7, #4]
 800513e:	f000 fdd1 	bl	8005ce4 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 8005142:	68bb      	ldr	r3, [r7, #8]
 8005144:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005148:	2b00      	cmp	r3, #0
 800514a:	d00c      	beq.n	8005166 <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005152:	2b00      	cmp	r3, #0
 8005154:	d007      	beq.n	8005166 <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 800515e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8005160:	6878      	ldr	r0, [r7, #4]
 8005162:	f000 fdc9 	bl	8005cf8 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 8005166:	68bb      	ldr	r3, [r7, #8]
 8005168:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800516c:	2b00      	cmp	r3, #0
 800516e:	d00c      	beq.n	800518a <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005176:	2b00      	cmp	r3, #0
 8005178:	d007      	beq.n	800518a <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 8005182:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8005184:	6878      	ldr	r0, [r7, #4]
 8005186:	f000 fdc1 	bl	8005d0c <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800518a:	bf00      	nop
 800518c:	3710      	adds	r7, #16
 800518e:	46bd      	mov	sp, r7
 8005190:	bd80      	pop	{r7, pc}
	...

08005194 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005194:	b580      	push	{r7, lr}
 8005196:	b086      	sub	sp, #24
 8005198:	af00      	add	r7, sp, #0
 800519a:	60f8      	str	r0, [r7, #12]
 800519c:	60b9      	str	r1, [r7, #8]
 800519e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80051a0:	2300      	movs	r3, #0
 80051a2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80051aa:	2b01      	cmp	r3, #1
 80051ac:	d101      	bne.n	80051b2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80051ae:	2302      	movs	r3, #2
 80051b0:	e0ff      	b.n	80053b2 <HAL_TIM_PWM_ConfigChannel+0x21e>
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	2201      	movs	r2, #1
 80051b6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	2b14      	cmp	r3, #20
 80051be:	f200 80f0 	bhi.w	80053a2 <HAL_TIM_PWM_ConfigChannel+0x20e>
 80051c2:	a201      	add	r2, pc, #4	@ (adr r2, 80051c8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80051c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80051c8:	0800521d 	.word	0x0800521d
 80051cc:	080053a3 	.word	0x080053a3
 80051d0:	080053a3 	.word	0x080053a3
 80051d4:	080053a3 	.word	0x080053a3
 80051d8:	0800525d 	.word	0x0800525d
 80051dc:	080053a3 	.word	0x080053a3
 80051e0:	080053a3 	.word	0x080053a3
 80051e4:	080053a3 	.word	0x080053a3
 80051e8:	0800529f 	.word	0x0800529f
 80051ec:	080053a3 	.word	0x080053a3
 80051f0:	080053a3 	.word	0x080053a3
 80051f4:	080053a3 	.word	0x080053a3
 80051f8:	080052df 	.word	0x080052df
 80051fc:	080053a3 	.word	0x080053a3
 8005200:	080053a3 	.word	0x080053a3
 8005204:	080053a3 	.word	0x080053a3
 8005208:	08005321 	.word	0x08005321
 800520c:	080053a3 	.word	0x080053a3
 8005210:	080053a3 	.word	0x080053a3
 8005214:	080053a3 	.word	0x080053a3
 8005218:	08005361 	.word	0x08005361
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	68b9      	ldr	r1, [r7, #8]
 8005222:	4618      	mov	r0, r3
 8005224:	f000 f98e 	bl	8005544 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	699a      	ldr	r2, [r3, #24]
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	f042 0208 	orr.w	r2, r2, #8
 8005236:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	699a      	ldr	r2, [r3, #24]
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	f022 0204 	bic.w	r2, r2, #4
 8005246:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	6999      	ldr	r1, [r3, #24]
 800524e:	68bb      	ldr	r3, [r7, #8]
 8005250:	691a      	ldr	r2, [r3, #16]
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	430a      	orrs	r2, r1
 8005258:	619a      	str	r2, [r3, #24]
      break;
 800525a:	e0a5      	b.n	80053a8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	68b9      	ldr	r1, [r7, #8]
 8005262:	4618      	mov	r0, r3
 8005264:	f000 f9fe 	bl	8005664 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	699a      	ldr	r2, [r3, #24]
 800526e:	68fb      	ldr	r3, [r7, #12]
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005276:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	699a      	ldr	r2, [r3, #24]
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005286:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	6999      	ldr	r1, [r3, #24]
 800528e:	68bb      	ldr	r3, [r7, #8]
 8005290:	691b      	ldr	r3, [r3, #16]
 8005292:	021a      	lsls	r2, r3, #8
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	430a      	orrs	r2, r1
 800529a:	619a      	str	r2, [r3, #24]
      break;
 800529c:	e084      	b.n	80053a8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	68b9      	ldr	r1, [r7, #8]
 80052a4:	4618      	mov	r0, r3
 80052a6:	f000 fa67 	bl	8005778 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80052aa:	68fb      	ldr	r3, [r7, #12]
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	69da      	ldr	r2, [r3, #28]
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	f042 0208 	orr.w	r2, r2, #8
 80052b8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80052ba:	68fb      	ldr	r3, [r7, #12]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	69da      	ldr	r2, [r3, #28]
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	f022 0204 	bic.w	r2, r2, #4
 80052c8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	69d9      	ldr	r1, [r3, #28]
 80052d0:	68bb      	ldr	r3, [r7, #8]
 80052d2:	691a      	ldr	r2, [r3, #16]
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	430a      	orrs	r2, r1
 80052da:	61da      	str	r2, [r3, #28]
      break;
 80052dc:	e064      	b.n	80053a8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	68b9      	ldr	r1, [r7, #8]
 80052e4:	4618      	mov	r0, r3
 80052e6:	f000 facf 	bl	8005888 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	69da      	ldr	r2, [r3, #28]
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80052f8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	69da      	ldr	r2, [r3, #28]
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005308:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	69d9      	ldr	r1, [r3, #28]
 8005310:	68bb      	ldr	r3, [r7, #8]
 8005312:	691b      	ldr	r3, [r3, #16]
 8005314:	021a      	lsls	r2, r3, #8
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	430a      	orrs	r2, r1
 800531c:	61da      	str	r2, [r3, #28]
      break;
 800531e:	e043      	b.n	80053a8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	68b9      	ldr	r1, [r7, #8]
 8005326:	4618      	mov	r0, r3
 8005328:	f000 fb38 	bl	800599c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005332:	68fb      	ldr	r3, [r7, #12]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	f042 0208 	orr.w	r2, r2, #8
 800533a:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	f022 0204 	bic.w	r2, r2, #4
 800534a:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8005352:	68bb      	ldr	r3, [r7, #8]
 8005354:	691a      	ldr	r2, [r3, #16]
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	430a      	orrs	r2, r1
 800535c:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800535e:	e023      	b.n	80053a8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	68b9      	ldr	r1, [r7, #8]
 8005366:	4618      	mov	r0, r3
 8005368:	f000 fb7c 	bl	8005a64 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800537a:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800538a:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8005392:	68bb      	ldr	r3, [r7, #8]
 8005394:	691b      	ldr	r3, [r3, #16]
 8005396:	021a      	lsls	r2, r3, #8
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	430a      	orrs	r2, r1
 800539e:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 80053a0:	e002      	b.n	80053a8 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 80053a2:	2301      	movs	r3, #1
 80053a4:	75fb      	strb	r3, [r7, #23]
      break;
 80053a6:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	2200      	movs	r2, #0
 80053ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80053b0:	7dfb      	ldrb	r3, [r7, #23]
}
 80053b2:	4618      	mov	r0, r3
 80053b4:	3718      	adds	r7, #24
 80053b6:	46bd      	mov	sp, r7
 80053b8:	bd80      	pop	{r7, pc}
 80053ba:	bf00      	nop

080053bc <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80053bc:	b480      	push	{r7}
 80053be:	b083      	sub	sp, #12
 80053c0:	af00      	add	r7, sp, #0
 80053c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80053c4:	bf00      	nop
 80053c6:	370c      	adds	r7, #12
 80053c8:	46bd      	mov	sp, r7
 80053ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ce:	4770      	bx	lr

080053d0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80053d0:	b480      	push	{r7}
 80053d2:	b083      	sub	sp, #12
 80053d4:	af00      	add	r7, sp, #0
 80053d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80053d8:	bf00      	nop
 80053da:	370c      	adds	r7, #12
 80053dc:	46bd      	mov	sp, r7
 80053de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053e2:	4770      	bx	lr

080053e4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80053e4:	b480      	push	{r7}
 80053e6:	b083      	sub	sp, #12
 80053e8:	af00      	add	r7, sp, #0
 80053ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80053ec:	bf00      	nop
 80053ee:	370c      	adds	r7, #12
 80053f0:	46bd      	mov	sp, r7
 80053f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053f6:	4770      	bx	lr

080053f8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80053f8:	b480      	push	{r7}
 80053fa:	b083      	sub	sp, #12
 80053fc:	af00      	add	r7, sp, #0
 80053fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005400:	bf00      	nop
 8005402:	370c      	adds	r7, #12
 8005404:	46bd      	mov	sp, r7
 8005406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800540a:	4770      	bx	lr

0800540c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800540c:	b480      	push	{r7}
 800540e:	b085      	sub	sp, #20
 8005410:	af00      	add	r7, sp, #0
 8005412:	6078      	str	r0, [r7, #4]
 8005414:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	4a42      	ldr	r2, [pc, #264]	@ (8005528 <TIM_Base_SetConfig+0x11c>)
 8005420:	4293      	cmp	r3, r2
 8005422:	d00f      	beq.n	8005444 <TIM_Base_SetConfig+0x38>
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800542a:	d00b      	beq.n	8005444 <TIM_Base_SetConfig+0x38>
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	4a3f      	ldr	r2, [pc, #252]	@ (800552c <TIM_Base_SetConfig+0x120>)
 8005430:	4293      	cmp	r3, r2
 8005432:	d007      	beq.n	8005444 <TIM_Base_SetConfig+0x38>
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	4a3e      	ldr	r2, [pc, #248]	@ (8005530 <TIM_Base_SetConfig+0x124>)
 8005438:	4293      	cmp	r3, r2
 800543a:	d003      	beq.n	8005444 <TIM_Base_SetConfig+0x38>
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	4a3d      	ldr	r2, [pc, #244]	@ (8005534 <TIM_Base_SetConfig+0x128>)
 8005440:	4293      	cmp	r3, r2
 8005442:	d108      	bne.n	8005456 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800544a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800544c:	683b      	ldr	r3, [r7, #0]
 800544e:	685b      	ldr	r3, [r3, #4]
 8005450:	68fa      	ldr	r2, [r7, #12]
 8005452:	4313      	orrs	r3, r2
 8005454:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	4a33      	ldr	r2, [pc, #204]	@ (8005528 <TIM_Base_SetConfig+0x11c>)
 800545a:	4293      	cmp	r3, r2
 800545c:	d01b      	beq.n	8005496 <TIM_Base_SetConfig+0x8a>
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005464:	d017      	beq.n	8005496 <TIM_Base_SetConfig+0x8a>
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	4a30      	ldr	r2, [pc, #192]	@ (800552c <TIM_Base_SetConfig+0x120>)
 800546a:	4293      	cmp	r3, r2
 800546c:	d013      	beq.n	8005496 <TIM_Base_SetConfig+0x8a>
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	4a2f      	ldr	r2, [pc, #188]	@ (8005530 <TIM_Base_SetConfig+0x124>)
 8005472:	4293      	cmp	r3, r2
 8005474:	d00f      	beq.n	8005496 <TIM_Base_SetConfig+0x8a>
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	4a2e      	ldr	r2, [pc, #184]	@ (8005534 <TIM_Base_SetConfig+0x128>)
 800547a:	4293      	cmp	r3, r2
 800547c:	d00b      	beq.n	8005496 <TIM_Base_SetConfig+0x8a>
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	4a2d      	ldr	r2, [pc, #180]	@ (8005538 <TIM_Base_SetConfig+0x12c>)
 8005482:	4293      	cmp	r3, r2
 8005484:	d007      	beq.n	8005496 <TIM_Base_SetConfig+0x8a>
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	4a2c      	ldr	r2, [pc, #176]	@ (800553c <TIM_Base_SetConfig+0x130>)
 800548a:	4293      	cmp	r3, r2
 800548c:	d003      	beq.n	8005496 <TIM_Base_SetConfig+0x8a>
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	4a2b      	ldr	r2, [pc, #172]	@ (8005540 <TIM_Base_SetConfig+0x134>)
 8005492:	4293      	cmp	r3, r2
 8005494:	d108      	bne.n	80054a8 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005496:	68fb      	ldr	r3, [r7, #12]
 8005498:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800549c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800549e:	683b      	ldr	r3, [r7, #0]
 80054a0:	68db      	ldr	r3, [r3, #12]
 80054a2:	68fa      	ldr	r2, [r7, #12]
 80054a4:	4313      	orrs	r3, r2
 80054a6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80054ae:	683b      	ldr	r3, [r7, #0]
 80054b0:	695b      	ldr	r3, [r3, #20]
 80054b2:	4313      	orrs	r3, r2
 80054b4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	68fa      	ldr	r2, [r7, #12]
 80054ba:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80054bc:	683b      	ldr	r3, [r7, #0]
 80054be:	689a      	ldr	r2, [r3, #8]
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80054c4:	683b      	ldr	r3, [r7, #0]
 80054c6:	681a      	ldr	r2, [r3, #0]
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	4a16      	ldr	r2, [pc, #88]	@ (8005528 <TIM_Base_SetConfig+0x11c>)
 80054d0:	4293      	cmp	r3, r2
 80054d2:	d00f      	beq.n	80054f4 <TIM_Base_SetConfig+0xe8>
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	4a17      	ldr	r2, [pc, #92]	@ (8005534 <TIM_Base_SetConfig+0x128>)
 80054d8:	4293      	cmp	r3, r2
 80054da:	d00b      	beq.n	80054f4 <TIM_Base_SetConfig+0xe8>
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	4a16      	ldr	r2, [pc, #88]	@ (8005538 <TIM_Base_SetConfig+0x12c>)
 80054e0:	4293      	cmp	r3, r2
 80054e2:	d007      	beq.n	80054f4 <TIM_Base_SetConfig+0xe8>
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	4a15      	ldr	r2, [pc, #84]	@ (800553c <TIM_Base_SetConfig+0x130>)
 80054e8:	4293      	cmp	r3, r2
 80054ea:	d003      	beq.n	80054f4 <TIM_Base_SetConfig+0xe8>
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	4a14      	ldr	r2, [pc, #80]	@ (8005540 <TIM_Base_SetConfig+0x134>)
 80054f0:	4293      	cmp	r3, r2
 80054f2:	d103      	bne.n	80054fc <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80054f4:	683b      	ldr	r3, [r7, #0]
 80054f6:	691a      	ldr	r2, [r3, #16]
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	2201      	movs	r2, #1
 8005500:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	691b      	ldr	r3, [r3, #16]
 8005506:	f003 0301 	and.w	r3, r3, #1
 800550a:	2b01      	cmp	r3, #1
 800550c:	d105      	bne.n	800551a <TIM_Base_SetConfig+0x10e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	691b      	ldr	r3, [r3, #16]
 8005512:	f023 0201 	bic.w	r2, r3, #1
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	611a      	str	r2, [r3, #16]
  }
}
 800551a:	bf00      	nop
 800551c:	3714      	adds	r7, #20
 800551e:	46bd      	mov	sp, r7
 8005520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005524:	4770      	bx	lr
 8005526:	bf00      	nop
 8005528:	40012c00 	.word	0x40012c00
 800552c:	40000400 	.word	0x40000400
 8005530:	40000800 	.word	0x40000800
 8005534:	40013400 	.word	0x40013400
 8005538:	40014000 	.word	0x40014000
 800553c:	40014400 	.word	0x40014400
 8005540:	40014800 	.word	0x40014800

08005544 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005544:	b480      	push	{r7}
 8005546:	b087      	sub	sp, #28
 8005548:	af00      	add	r7, sp, #0
 800554a:	6078      	str	r0, [r7, #4]
 800554c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	6a1b      	ldr	r3, [r3, #32]
 8005552:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	6a1b      	ldr	r3, [r3, #32]
 8005558:	f023 0201 	bic.w	r2, r3, #1
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	685b      	ldr	r3, [r3, #4]
 8005564:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	699b      	ldr	r3, [r3, #24]
 800556a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005572:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005576:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	f023 0303 	bic.w	r3, r3, #3
 800557e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005580:	683b      	ldr	r3, [r7, #0]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	68fa      	ldr	r2, [r7, #12]
 8005586:	4313      	orrs	r3, r2
 8005588:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800558a:	697b      	ldr	r3, [r7, #20]
 800558c:	f023 0302 	bic.w	r3, r3, #2
 8005590:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005592:	683b      	ldr	r3, [r7, #0]
 8005594:	689b      	ldr	r3, [r3, #8]
 8005596:	697a      	ldr	r2, [r7, #20]
 8005598:	4313      	orrs	r3, r2
 800559a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	4a2c      	ldr	r2, [pc, #176]	@ (8005650 <TIM_OC1_SetConfig+0x10c>)
 80055a0:	4293      	cmp	r3, r2
 80055a2:	d00f      	beq.n	80055c4 <TIM_OC1_SetConfig+0x80>
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	4a2b      	ldr	r2, [pc, #172]	@ (8005654 <TIM_OC1_SetConfig+0x110>)
 80055a8:	4293      	cmp	r3, r2
 80055aa:	d00b      	beq.n	80055c4 <TIM_OC1_SetConfig+0x80>
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	4a2a      	ldr	r2, [pc, #168]	@ (8005658 <TIM_OC1_SetConfig+0x114>)
 80055b0:	4293      	cmp	r3, r2
 80055b2:	d007      	beq.n	80055c4 <TIM_OC1_SetConfig+0x80>
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	4a29      	ldr	r2, [pc, #164]	@ (800565c <TIM_OC1_SetConfig+0x118>)
 80055b8:	4293      	cmp	r3, r2
 80055ba:	d003      	beq.n	80055c4 <TIM_OC1_SetConfig+0x80>
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	4a28      	ldr	r2, [pc, #160]	@ (8005660 <TIM_OC1_SetConfig+0x11c>)
 80055c0:	4293      	cmp	r3, r2
 80055c2:	d10c      	bne.n	80055de <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80055c4:	697b      	ldr	r3, [r7, #20]
 80055c6:	f023 0308 	bic.w	r3, r3, #8
 80055ca:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80055cc:	683b      	ldr	r3, [r7, #0]
 80055ce:	68db      	ldr	r3, [r3, #12]
 80055d0:	697a      	ldr	r2, [r7, #20]
 80055d2:	4313      	orrs	r3, r2
 80055d4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80055d6:	697b      	ldr	r3, [r7, #20]
 80055d8:	f023 0304 	bic.w	r3, r3, #4
 80055dc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	4a1b      	ldr	r2, [pc, #108]	@ (8005650 <TIM_OC1_SetConfig+0x10c>)
 80055e2:	4293      	cmp	r3, r2
 80055e4:	d00f      	beq.n	8005606 <TIM_OC1_SetConfig+0xc2>
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	4a1a      	ldr	r2, [pc, #104]	@ (8005654 <TIM_OC1_SetConfig+0x110>)
 80055ea:	4293      	cmp	r3, r2
 80055ec:	d00b      	beq.n	8005606 <TIM_OC1_SetConfig+0xc2>
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	4a19      	ldr	r2, [pc, #100]	@ (8005658 <TIM_OC1_SetConfig+0x114>)
 80055f2:	4293      	cmp	r3, r2
 80055f4:	d007      	beq.n	8005606 <TIM_OC1_SetConfig+0xc2>
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	4a18      	ldr	r2, [pc, #96]	@ (800565c <TIM_OC1_SetConfig+0x118>)
 80055fa:	4293      	cmp	r3, r2
 80055fc:	d003      	beq.n	8005606 <TIM_OC1_SetConfig+0xc2>
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	4a17      	ldr	r2, [pc, #92]	@ (8005660 <TIM_OC1_SetConfig+0x11c>)
 8005602:	4293      	cmp	r3, r2
 8005604:	d111      	bne.n	800562a <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005606:	693b      	ldr	r3, [r7, #16]
 8005608:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800560c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800560e:	693b      	ldr	r3, [r7, #16]
 8005610:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005614:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005616:	683b      	ldr	r3, [r7, #0]
 8005618:	695b      	ldr	r3, [r3, #20]
 800561a:	693a      	ldr	r2, [r7, #16]
 800561c:	4313      	orrs	r3, r2
 800561e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005620:	683b      	ldr	r3, [r7, #0]
 8005622:	699b      	ldr	r3, [r3, #24]
 8005624:	693a      	ldr	r2, [r7, #16]
 8005626:	4313      	orrs	r3, r2
 8005628:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	693a      	ldr	r2, [r7, #16]
 800562e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	68fa      	ldr	r2, [r7, #12]
 8005634:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005636:	683b      	ldr	r3, [r7, #0]
 8005638:	685a      	ldr	r2, [r3, #4]
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	697a      	ldr	r2, [r7, #20]
 8005642:	621a      	str	r2, [r3, #32]
}
 8005644:	bf00      	nop
 8005646:	371c      	adds	r7, #28
 8005648:	46bd      	mov	sp, r7
 800564a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800564e:	4770      	bx	lr
 8005650:	40012c00 	.word	0x40012c00
 8005654:	40013400 	.word	0x40013400
 8005658:	40014000 	.word	0x40014000
 800565c:	40014400 	.word	0x40014400
 8005660:	40014800 	.word	0x40014800

08005664 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005664:	b480      	push	{r7}
 8005666:	b087      	sub	sp, #28
 8005668:	af00      	add	r7, sp, #0
 800566a:	6078      	str	r0, [r7, #4]
 800566c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	6a1b      	ldr	r3, [r3, #32]
 8005672:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	6a1b      	ldr	r3, [r3, #32]
 8005678:	f023 0210 	bic.w	r2, r3, #16
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	685b      	ldr	r3, [r3, #4]
 8005684:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	699b      	ldr	r3, [r3, #24]
 800568a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005692:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005696:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800569e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80056a0:	683b      	ldr	r3, [r7, #0]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	021b      	lsls	r3, r3, #8
 80056a6:	68fa      	ldr	r2, [r7, #12]
 80056a8:	4313      	orrs	r3, r2
 80056aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80056ac:	697b      	ldr	r3, [r7, #20]
 80056ae:	f023 0320 	bic.w	r3, r3, #32
 80056b2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80056b4:	683b      	ldr	r3, [r7, #0]
 80056b6:	689b      	ldr	r3, [r3, #8]
 80056b8:	011b      	lsls	r3, r3, #4
 80056ba:	697a      	ldr	r2, [r7, #20]
 80056bc:	4313      	orrs	r3, r2
 80056be:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	4a28      	ldr	r2, [pc, #160]	@ (8005764 <TIM_OC2_SetConfig+0x100>)
 80056c4:	4293      	cmp	r3, r2
 80056c6:	d003      	beq.n	80056d0 <TIM_OC2_SetConfig+0x6c>
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	4a27      	ldr	r2, [pc, #156]	@ (8005768 <TIM_OC2_SetConfig+0x104>)
 80056cc:	4293      	cmp	r3, r2
 80056ce:	d10d      	bne.n	80056ec <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80056d0:	697b      	ldr	r3, [r7, #20]
 80056d2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80056d6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80056d8:	683b      	ldr	r3, [r7, #0]
 80056da:	68db      	ldr	r3, [r3, #12]
 80056dc:	011b      	lsls	r3, r3, #4
 80056de:	697a      	ldr	r2, [r7, #20]
 80056e0:	4313      	orrs	r3, r2
 80056e2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80056e4:	697b      	ldr	r3, [r7, #20]
 80056e6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80056ea:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	4a1d      	ldr	r2, [pc, #116]	@ (8005764 <TIM_OC2_SetConfig+0x100>)
 80056f0:	4293      	cmp	r3, r2
 80056f2:	d00f      	beq.n	8005714 <TIM_OC2_SetConfig+0xb0>
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	4a1c      	ldr	r2, [pc, #112]	@ (8005768 <TIM_OC2_SetConfig+0x104>)
 80056f8:	4293      	cmp	r3, r2
 80056fa:	d00b      	beq.n	8005714 <TIM_OC2_SetConfig+0xb0>
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	4a1b      	ldr	r2, [pc, #108]	@ (800576c <TIM_OC2_SetConfig+0x108>)
 8005700:	4293      	cmp	r3, r2
 8005702:	d007      	beq.n	8005714 <TIM_OC2_SetConfig+0xb0>
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	4a1a      	ldr	r2, [pc, #104]	@ (8005770 <TIM_OC2_SetConfig+0x10c>)
 8005708:	4293      	cmp	r3, r2
 800570a:	d003      	beq.n	8005714 <TIM_OC2_SetConfig+0xb0>
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	4a19      	ldr	r2, [pc, #100]	@ (8005774 <TIM_OC2_SetConfig+0x110>)
 8005710:	4293      	cmp	r3, r2
 8005712:	d113      	bne.n	800573c <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005714:	693b      	ldr	r3, [r7, #16]
 8005716:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800571a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800571c:	693b      	ldr	r3, [r7, #16]
 800571e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005722:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005724:	683b      	ldr	r3, [r7, #0]
 8005726:	695b      	ldr	r3, [r3, #20]
 8005728:	009b      	lsls	r3, r3, #2
 800572a:	693a      	ldr	r2, [r7, #16]
 800572c:	4313      	orrs	r3, r2
 800572e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005730:	683b      	ldr	r3, [r7, #0]
 8005732:	699b      	ldr	r3, [r3, #24]
 8005734:	009b      	lsls	r3, r3, #2
 8005736:	693a      	ldr	r2, [r7, #16]
 8005738:	4313      	orrs	r3, r2
 800573a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	693a      	ldr	r2, [r7, #16]
 8005740:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	68fa      	ldr	r2, [r7, #12]
 8005746:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005748:	683b      	ldr	r3, [r7, #0]
 800574a:	685a      	ldr	r2, [r3, #4]
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	697a      	ldr	r2, [r7, #20]
 8005754:	621a      	str	r2, [r3, #32]
}
 8005756:	bf00      	nop
 8005758:	371c      	adds	r7, #28
 800575a:	46bd      	mov	sp, r7
 800575c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005760:	4770      	bx	lr
 8005762:	bf00      	nop
 8005764:	40012c00 	.word	0x40012c00
 8005768:	40013400 	.word	0x40013400
 800576c:	40014000 	.word	0x40014000
 8005770:	40014400 	.word	0x40014400
 8005774:	40014800 	.word	0x40014800

08005778 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005778:	b480      	push	{r7}
 800577a:	b087      	sub	sp, #28
 800577c:	af00      	add	r7, sp, #0
 800577e:	6078      	str	r0, [r7, #4]
 8005780:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	6a1b      	ldr	r3, [r3, #32]
 8005786:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	6a1b      	ldr	r3, [r3, #32]
 800578c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	685b      	ldr	r3, [r3, #4]
 8005798:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	69db      	ldr	r3, [r3, #28]
 800579e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80057a6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80057aa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	f023 0303 	bic.w	r3, r3, #3
 80057b2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80057b4:	683b      	ldr	r3, [r7, #0]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	68fa      	ldr	r2, [r7, #12]
 80057ba:	4313      	orrs	r3, r2
 80057bc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80057be:	697b      	ldr	r3, [r7, #20]
 80057c0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80057c4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80057c6:	683b      	ldr	r3, [r7, #0]
 80057c8:	689b      	ldr	r3, [r3, #8]
 80057ca:	021b      	lsls	r3, r3, #8
 80057cc:	697a      	ldr	r2, [r7, #20]
 80057ce:	4313      	orrs	r3, r2
 80057d0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	4a27      	ldr	r2, [pc, #156]	@ (8005874 <TIM_OC3_SetConfig+0xfc>)
 80057d6:	4293      	cmp	r3, r2
 80057d8:	d003      	beq.n	80057e2 <TIM_OC3_SetConfig+0x6a>
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	4a26      	ldr	r2, [pc, #152]	@ (8005878 <TIM_OC3_SetConfig+0x100>)
 80057de:	4293      	cmp	r3, r2
 80057e0:	d10d      	bne.n	80057fe <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80057e2:	697b      	ldr	r3, [r7, #20]
 80057e4:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80057e8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80057ea:	683b      	ldr	r3, [r7, #0]
 80057ec:	68db      	ldr	r3, [r3, #12]
 80057ee:	021b      	lsls	r3, r3, #8
 80057f0:	697a      	ldr	r2, [r7, #20]
 80057f2:	4313      	orrs	r3, r2
 80057f4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80057f6:	697b      	ldr	r3, [r7, #20]
 80057f8:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80057fc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	4a1c      	ldr	r2, [pc, #112]	@ (8005874 <TIM_OC3_SetConfig+0xfc>)
 8005802:	4293      	cmp	r3, r2
 8005804:	d00f      	beq.n	8005826 <TIM_OC3_SetConfig+0xae>
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	4a1b      	ldr	r2, [pc, #108]	@ (8005878 <TIM_OC3_SetConfig+0x100>)
 800580a:	4293      	cmp	r3, r2
 800580c:	d00b      	beq.n	8005826 <TIM_OC3_SetConfig+0xae>
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	4a1a      	ldr	r2, [pc, #104]	@ (800587c <TIM_OC3_SetConfig+0x104>)
 8005812:	4293      	cmp	r3, r2
 8005814:	d007      	beq.n	8005826 <TIM_OC3_SetConfig+0xae>
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	4a19      	ldr	r2, [pc, #100]	@ (8005880 <TIM_OC3_SetConfig+0x108>)
 800581a:	4293      	cmp	r3, r2
 800581c:	d003      	beq.n	8005826 <TIM_OC3_SetConfig+0xae>
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	4a18      	ldr	r2, [pc, #96]	@ (8005884 <TIM_OC3_SetConfig+0x10c>)
 8005822:	4293      	cmp	r3, r2
 8005824:	d113      	bne.n	800584e <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005826:	693b      	ldr	r3, [r7, #16]
 8005828:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800582c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800582e:	693b      	ldr	r3, [r7, #16]
 8005830:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005834:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005836:	683b      	ldr	r3, [r7, #0]
 8005838:	695b      	ldr	r3, [r3, #20]
 800583a:	011b      	lsls	r3, r3, #4
 800583c:	693a      	ldr	r2, [r7, #16]
 800583e:	4313      	orrs	r3, r2
 8005840:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005842:	683b      	ldr	r3, [r7, #0]
 8005844:	699b      	ldr	r3, [r3, #24]
 8005846:	011b      	lsls	r3, r3, #4
 8005848:	693a      	ldr	r2, [r7, #16]
 800584a:	4313      	orrs	r3, r2
 800584c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	693a      	ldr	r2, [r7, #16]
 8005852:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	68fa      	ldr	r2, [r7, #12]
 8005858:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800585a:	683b      	ldr	r3, [r7, #0]
 800585c:	685a      	ldr	r2, [r3, #4]
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	697a      	ldr	r2, [r7, #20]
 8005866:	621a      	str	r2, [r3, #32]
}
 8005868:	bf00      	nop
 800586a:	371c      	adds	r7, #28
 800586c:	46bd      	mov	sp, r7
 800586e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005872:	4770      	bx	lr
 8005874:	40012c00 	.word	0x40012c00
 8005878:	40013400 	.word	0x40013400
 800587c:	40014000 	.word	0x40014000
 8005880:	40014400 	.word	0x40014400
 8005884:	40014800 	.word	0x40014800

08005888 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005888:	b480      	push	{r7}
 800588a:	b087      	sub	sp, #28
 800588c:	af00      	add	r7, sp, #0
 800588e:	6078      	str	r0, [r7, #4]
 8005890:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	6a1b      	ldr	r3, [r3, #32]
 8005896:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	6a1b      	ldr	r3, [r3, #32]
 800589c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	685b      	ldr	r3, [r3, #4]
 80058a8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	69db      	ldr	r3, [r3, #28]
 80058ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80058b6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80058ba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80058c2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80058c4:	683b      	ldr	r3, [r7, #0]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	021b      	lsls	r3, r3, #8
 80058ca:	68fa      	ldr	r2, [r7, #12]
 80058cc:	4313      	orrs	r3, r2
 80058ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80058d0:	697b      	ldr	r3, [r7, #20]
 80058d2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80058d6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80058d8:	683b      	ldr	r3, [r7, #0]
 80058da:	689b      	ldr	r3, [r3, #8]
 80058dc:	031b      	lsls	r3, r3, #12
 80058de:	697a      	ldr	r2, [r7, #20]
 80058e0:	4313      	orrs	r3, r2
 80058e2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	4a28      	ldr	r2, [pc, #160]	@ (8005988 <TIM_OC4_SetConfig+0x100>)
 80058e8:	4293      	cmp	r3, r2
 80058ea:	d003      	beq.n	80058f4 <TIM_OC4_SetConfig+0x6c>
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	4a27      	ldr	r2, [pc, #156]	@ (800598c <TIM_OC4_SetConfig+0x104>)
 80058f0:	4293      	cmp	r3, r2
 80058f2:	d10d      	bne.n	8005910 <TIM_OC4_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 80058f4:	697b      	ldr	r3, [r7, #20]
 80058f6:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80058fa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 80058fc:	683b      	ldr	r3, [r7, #0]
 80058fe:	68db      	ldr	r3, [r3, #12]
 8005900:	031b      	lsls	r3, r3, #12
 8005902:	697a      	ldr	r2, [r7, #20]
 8005904:	4313      	orrs	r3, r2
 8005906:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8005908:	697b      	ldr	r3, [r7, #20]
 800590a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800590e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	4a1d      	ldr	r2, [pc, #116]	@ (8005988 <TIM_OC4_SetConfig+0x100>)
 8005914:	4293      	cmp	r3, r2
 8005916:	d00f      	beq.n	8005938 <TIM_OC4_SetConfig+0xb0>
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	4a1c      	ldr	r2, [pc, #112]	@ (800598c <TIM_OC4_SetConfig+0x104>)
 800591c:	4293      	cmp	r3, r2
 800591e:	d00b      	beq.n	8005938 <TIM_OC4_SetConfig+0xb0>
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	4a1b      	ldr	r2, [pc, #108]	@ (8005990 <TIM_OC4_SetConfig+0x108>)
 8005924:	4293      	cmp	r3, r2
 8005926:	d007      	beq.n	8005938 <TIM_OC4_SetConfig+0xb0>
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	4a1a      	ldr	r2, [pc, #104]	@ (8005994 <TIM_OC4_SetConfig+0x10c>)
 800592c:	4293      	cmp	r3, r2
 800592e:	d003      	beq.n	8005938 <TIM_OC4_SetConfig+0xb0>
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	4a19      	ldr	r2, [pc, #100]	@ (8005998 <TIM_OC4_SetConfig+0x110>)
 8005934:	4293      	cmp	r3, r2
 8005936:	d113      	bne.n	8005960 <TIM_OC4_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005938:	693b      	ldr	r3, [r7, #16]
 800593a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800593e:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8005940:	693b      	ldr	r3, [r7, #16]
 8005942:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8005946:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005948:	683b      	ldr	r3, [r7, #0]
 800594a:	695b      	ldr	r3, [r3, #20]
 800594c:	019b      	lsls	r3, r3, #6
 800594e:	693a      	ldr	r2, [r7, #16]
 8005950:	4313      	orrs	r3, r2
 8005952:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8005954:	683b      	ldr	r3, [r7, #0]
 8005956:	699b      	ldr	r3, [r3, #24]
 8005958:	019b      	lsls	r3, r3, #6
 800595a:	693a      	ldr	r2, [r7, #16]
 800595c:	4313      	orrs	r3, r2
 800595e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	693a      	ldr	r2, [r7, #16]
 8005964:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	68fa      	ldr	r2, [r7, #12]
 800596a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800596c:	683b      	ldr	r3, [r7, #0]
 800596e:	685a      	ldr	r2, [r3, #4]
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	697a      	ldr	r2, [r7, #20]
 8005978:	621a      	str	r2, [r3, #32]
}
 800597a:	bf00      	nop
 800597c:	371c      	adds	r7, #28
 800597e:	46bd      	mov	sp, r7
 8005980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005984:	4770      	bx	lr
 8005986:	bf00      	nop
 8005988:	40012c00 	.word	0x40012c00
 800598c:	40013400 	.word	0x40013400
 8005990:	40014000 	.word	0x40014000
 8005994:	40014400 	.word	0x40014400
 8005998:	40014800 	.word	0x40014800

0800599c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800599c:	b480      	push	{r7}
 800599e:	b087      	sub	sp, #28
 80059a0:	af00      	add	r7, sp, #0
 80059a2:	6078      	str	r0, [r7, #4]
 80059a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	6a1b      	ldr	r3, [r3, #32]
 80059aa:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	6a1b      	ldr	r3, [r3, #32]
 80059b0:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	685b      	ldr	r3, [r3, #4]
 80059bc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80059c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80059c4:	68fb      	ldr	r3, [r7, #12]
 80059c6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80059ca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80059ce:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80059d0:	683b      	ldr	r3, [r7, #0]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	68fa      	ldr	r2, [r7, #12]
 80059d6:	4313      	orrs	r3, r2
 80059d8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80059da:	693b      	ldr	r3, [r7, #16]
 80059dc:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 80059e0:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80059e2:	683b      	ldr	r3, [r7, #0]
 80059e4:	689b      	ldr	r3, [r3, #8]
 80059e6:	041b      	lsls	r3, r3, #16
 80059e8:	693a      	ldr	r2, [r7, #16]
 80059ea:	4313      	orrs	r3, r2
 80059ec:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	4a17      	ldr	r2, [pc, #92]	@ (8005a50 <TIM_OC5_SetConfig+0xb4>)
 80059f2:	4293      	cmp	r3, r2
 80059f4:	d00f      	beq.n	8005a16 <TIM_OC5_SetConfig+0x7a>
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	4a16      	ldr	r2, [pc, #88]	@ (8005a54 <TIM_OC5_SetConfig+0xb8>)
 80059fa:	4293      	cmp	r3, r2
 80059fc:	d00b      	beq.n	8005a16 <TIM_OC5_SetConfig+0x7a>
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	4a15      	ldr	r2, [pc, #84]	@ (8005a58 <TIM_OC5_SetConfig+0xbc>)
 8005a02:	4293      	cmp	r3, r2
 8005a04:	d007      	beq.n	8005a16 <TIM_OC5_SetConfig+0x7a>
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	4a14      	ldr	r2, [pc, #80]	@ (8005a5c <TIM_OC5_SetConfig+0xc0>)
 8005a0a:	4293      	cmp	r3, r2
 8005a0c:	d003      	beq.n	8005a16 <TIM_OC5_SetConfig+0x7a>
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	4a13      	ldr	r2, [pc, #76]	@ (8005a60 <TIM_OC5_SetConfig+0xc4>)
 8005a12:	4293      	cmp	r3, r2
 8005a14:	d109      	bne.n	8005a2a <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8005a16:	697b      	ldr	r3, [r7, #20]
 8005a18:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005a1c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8005a1e:	683b      	ldr	r3, [r7, #0]
 8005a20:	695b      	ldr	r3, [r3, #20]
 8005a22:	021b      	lsls	r3, r3, #8
 8005a24:	697a      	ldr	r2, [r7, #20]
 8005a26:	4313      	orrs	r3, r2
 8005a28:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	697a      	ldr	r2, [r7, #20]
 8005a2e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	68fa      	ldr	r2, [r7, #12]
 8005a34:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8005a36:	683b      	ldr	r3, [r7, #0]
 8005a38:	685a      	ldr	r2, [r3, #4]
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	693a      	ldr	r2, [r7, #16]
 8005a42:	621a      	str	r2, [r3, #32]
}
 8005a44:	bf00      	nop
 8005a46:	371c      	adds	r7, #28
 8005a48:	46bd      	mov	sp, r7
 8005a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a4e:	4770      	bx	lr
 8005a50:	40012c00 	.word	0x40012c00
 8005a54:	40013400 	.word	0x40013400
 8005a58:	40014000 	.word	0x40014000
 8005a5c:	40014400 	.word	0x40014400
 8005a60:	40014800 	.word	0x40014800

08005a64 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005a64:	b480      	push	{r7}
 8005a66:	b087      	sub	sp, #28
 8005a68:	af00      	add	r7, sp, #0
 8005a6a:	6078      	str	r0, [r7, #4]
 8005a6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	6a1b      	ldr	r3, [r3, #32]
 8005a72:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	6a1b      	ldr	r3, [r3, #32]
 8005a78:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	685b      	ldr	r3, [r3, #4]
 8005a84:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005a8a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005a92:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005a96:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005a98:	683b      	ldr	r3, [r7, #0]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	021b      	lsls	r3, r3, #8
 8005a9e:	68fa      	ldr	r2, [r7, #12]
 8005aa0:	4313      	orrs	r3, r2
 8005aa2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8005aa4:	693b      	ldr	r3, [r7, #16]
 8005aa6:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8005aaa:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8005aac:	683b      	ldr	r3, [r7, #0]
 8005aae:	689b      	ldr	r3, [r3, #8]
 8005ab0:	051b      	lsls	r3, r3, #20
 8005ab2:	693a      	ldr	r2, [r7, #16]
 8005ab4:	4313      	orrs	r3, r2
 8005ab6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	4a18      	ldr	r2, [pc, #96]	@ (8005b1c <TIM_OC6_SetConfig+0xb8>)
 8005abc:	4293      	cmp	r3, r2
 8005abe:	d00f      	beq.n	8005ae0 <TIM_OC6_SetConfig+0x7c>
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	4a17      	ldr	r2, [pc, #92]	@ (8005b20 <TIM_OC6_SetConfig+0xbc>)
 8005ac4:	4293      	cmp	r3, r2
 8005ac6:	d00b      	beq.n	8005ae0 <TIM_OC6_SetConfig+0x7c>
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	4a16      	ldr	r2, [pc, #88]	@ (8005b24 <TIM_OC6_SetConfig+0xc0>)
 8005acc:	4293      	cmp	r3, r2
 8005ace:	d007      	beq.n	8005ae0 <TIM_OC6_SetConfig+0x7c>
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	4a15      	ldr	r2, [pc, #84]	@ (8005b28 <TIM_OC6_SetConfig+0xc4>)
 8005ad4:	4293      	cmp	r3, r2
 8005ad6:	d003      	beq.n	8005ae0 <TIM_OC6_SetConfig+0x7c>
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	4a14      	ldr	r2, [pc, #80]	@ (8005b2c <TIM_OC6_SetConfig+0xc8>)
 8005adc:	4293      	cmp	r3, r2
 8005ade:	d109      	bne.n	8005af4 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8005ae0:	697b      	ldr	r3, [r7, #20]
 8005ae2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005ae6:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8005ae8:	683b      	ldr	r3, [r7, #0]
 8005aea:	695b      	ldr	r3, [r3, #20]
 8005aec:	029b      	lsls	r3, r3, #10
 8005aee:	697a      	ldr	r2, [r7, #20]
 8005af0:	4313      	orrs	r3, r2
 8005af2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	697a      	ldr	r2, [r7, #20]
 8005af8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	68fa      	ldr	r2, [r7, #12]
 8005afe:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8005b00:	683b      	ldr	r3, [r7, #0]
 8005b02:	685a      	ldr	r2, [r3, #4]
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	693a      	ldr	r2, [r7, #16]
 8005b0c:	621a      	str	r2, [r3, #32]
}
 8005b0e:	bf00      	nop
 8005b10:	371c      	adds	r7, #28
 8005b12:	46bd      	mov	sp, r7
 8005b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b18:	4770      	bx	lr
 8005b1a:	bf00      	nop
 8005b1c:	40012c00 	.word	0x40012c00
 8005b20:	40013400 	.word	0x40013400
 8005b24:	40014000 	.word	0x40014000
 8005b28:	40014400 	.word	0x40014400
 8005b2c:	40014800 	.word	0x40014800

08005b30 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005b30:	b480      	push	{r7}
 8005b32:	b087      	sub	sp, #28
 8005b34:	af00      	add	r7, sp, #0
 8005b36:	60f8      	str	r0, [r7, #12]
 8005b38:	60b9      	str	r1, [r7, #8]
 8005b3a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005b3c:	68bb      	ldr	r3, [r7, #8]
 8005b3e:	f003 031f 	and.w	r3, r3, #31
 8005b42:	2201      	movs	r2, #1
 8005b44:	fa02 f303 	lsl.w	r3, r2, r3
 8005b48:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	6a1a      	ldr	r2, [r3, #32]
 8005b4e:	697b      	ldr	r3, [r7, #20]
 8005b50:	43db      	mvns	r3, r3
 8005b52:	401a      	ands	r2, r3
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	6a1a      	ldr	r2, [r3, #32]
 8005b5c:	68bb      	ldr	r3, [r7, #8]
 8005b5e:	f003 031f 	and.w	r3, r3, #31
 8005b62:	6879      	ldr	r1, [r7, #4]
 8005b64:	fa01 f303 	lsl.w	r3, r1, r3
 8005b68:	431a      	orrs	r2, r3
 8005b6a:	68fb      	ldr	r3, [r7, #12]
 8005b6c:	621a      	str	r2, [r3, #32]
}
 8005b6e:	bf00      	nop
 8005b70:	371c      	adds	r7, #28
 8005b72:	46bd      	mov	sp, r7
 8005b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b78:	4770      	bx	lr
	...

08005b7c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8005b7c:	b480      	push	{r7}
 8005b7e:	b085      	sub	sp, #20
 8005b80:	af00      	add	r7, sp, #0
 8005b82:	6078      	str	r0, [r7, #4]
 8005b84:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8005b86:	2300      	movs	r3, #0
 8005b88:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005b90:	2b01      	cmp	r3, #1
 8005b92:	d101      	bne.n	8005b98 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8005b94:	2302      	movs	r3, #2
 8005b96:	e073      	b.n	8005c80 <HAL_TIMEx_ConfigBreakDeadTime+0x104>
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	2201      	movs	r2, #1
 8005b9c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8005ba6:	683b      	ldr	r3, [r7, #0]
 8005ba8:	68db      	ldr	r3, [r3, #12]
 8005baa:	4313      	orrs	r3, r2
 8005bac:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005bb4:	683b      	ldr	r3, [r7, #0]
 8005bb6:	689b      	ldr	r3, [r3, #8]
 8005bb8:	4313      	orrs	r3, r2
 8005bba:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8005bc2:	683b      	ldr	r3, [r7, #0]
 8005bc4:	685b      	ldr	r3, [r3, #4]
 8005bc6:	4313      	orrs	r3, r2
 8005bc8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8005bca:	68fb      	ldr	r3, [r7, #12]
 8005bcc:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8005bd0:	683b      	ldr	r3, [r7, #0]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	4313      	orrs	r3, r2
 8005bd6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005bde:	683b      	ldr	r3, [r7, #0]
 8005be0:	691b      	ldr	r3, [r3, #16]
 8005be2:	4313      	orrs	r3, r2
 8005be4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8005be6:	68fb      	ldr	r3, [r7, #12]
 8005be8:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8005bec:	683b      	ldr	r3, [r7, #0]
 8005bee:	695b      	ldr	r3, [r3, #20]
 8005bf0:	4313      	orrs	r3, r2
 8005bf2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8005bf4:	68fb      	ldr	r3, [r7, #12]
 8005bf6:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8005bfa:	683b      	ldr	r3, [r7, #0]
 8005bfc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005bfe:	4313      	orrs	r3, r2
 8005c00:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8005c08:	683b      	ldr	r3, [r7, #0]
 8005c0a:	699b      	ldr	r3, [r3, #24]
 8005c0c:	041b      	lsls	r3, r3, #16
 8005c0e:	4313      	orrs	r3, r2
 8005c10:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8005c12:	68fb      	ldr	r3, [r7, #12]
 8005c14:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8005c18:	683b      	ldr	r3, [r7, #0]
 8005c1a:	69db      	ldr	r3, [r3, #28]
 8005c1c:	4313      	orrs	r3, r2
 8005c1e:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	4a19      	ldr	r2, [pc, #100]	@ (8005c8c <HAL_TIMEx_ConfigBreakDeadTime+0x110>)
 8005c26:	4293      	cmp	r3, r2
 8005c28:	d004      	beq.n	8005c34 <HAL_TIMEx_ConfigBreakDeadTime+0xb8>
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	4a18      	ldr	r2, [pc, #96]	@ (8005c90 <HAL_TIMEx_ConfigBreakDeadTime+0x114>)
 8005c30:	4293      	cmp	r3, r2
 8005c32:	d11c      	bne.n	8005c6e <HAL_TIMEx_ConfigBreakDeadTime+0xf2>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8005c34:	68fb      	ldr	r3, [r7, #12]
 8005c36:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8005c3a:	683b      	ldr	r3, [r7, #0]
 8005c3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c3e:	051b      	lsls	r3, r3, #20
 8005c40:	4313      	orrs	r3, r2
 8005c42:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8005c4a:	683b      	ldr	r3, [r7, #0]
 8005c4c:	6a1b      	ldr	r3, [r3, #32]
 8005c4e:	4313      	orrs	r3, r2
 8005c50:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8005c58:	683b      	ldr	r3, [r7, #0]
 8005c5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c5c:	4313      	orrs	r3, r2
 8005c5e:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8005c60:	68fb      	ldr	r3, [r7, #12]
 8005c62:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8005c66:	683b      	ldr	r3, [r7, #0]
 8005c68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c6a:	4313      	orrs	r3, r2
 8005c6c:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	68fa      	ldr	r2, [r7, #12]
 8005c74:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	2200      	movs	r2, #0
 8005c7a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005c7e:	2300      	movs	r3, #0
}
 8005c80:	4618      	mov	r0, r3
 8005c82:	3714      	adds	r7, #20
 8005c84:	46bd      	mov	sp, r7
 8005c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c8a:	4770      	bx	lr
 8005c8c:	40012c00 	.word	0x40012c00
 8005c90:	40013400 	.word	0x40013400

08005c94 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005c94:	b480      	push	{r7}
 8005c96:	b083      	sub	sp, #12
 8005c98:	af00      	add	r7, sp, #0
 8005c9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005c9c:	bf00      	nop
 8005c9e:	370c      	adds	r7, #12
 8005ca0:	46bd      	mov	sp, r7
 8005ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ca6:	4770      	bx	lr

08005ca8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005ca8:	b480      	push	{r7}
 8005caa:	b083      	sub	sp, #12
 8005cac:	af00      	add	r7, sp, #0
 8005cae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005cb0:	bf00      	nop
 8005cb2:	370c      	adds	r7, #12
 8005cb4:	46bd      	mov	sp, r7
 8005cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cba:	4770      	bx	lr

08005cbc <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005cbc:	b480      	push	{r7}
 8005cbe:	b083      	sub	sp, #12
 8005cc0:	af00      	add	r7, sp, #0
 8005cc2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005cc4:	bf00      	nop
 8005cc6:	370c      	adds	r7, #12
 8005cc8:	46bd      	mov	sp, r7
 8005cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cce:	4770      	bx	lr

08005cd0 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 8005cd0:	b480      	push	{r7}
 8005cd2:	b083      	sub	sp, #12
 8005cd4:	af00      	add	r7, sp, #0
 8005cd6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8005cd8:	bf00      	nop
 8005cda:	370c      	adds	r7, #12
 8005cdc:	46bd      	mov	sp, r7
 8005cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ce2:	4770      	bx	lr

08005ce4 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8005ce4:	b480      	push	{r7}
 8005ce6:	b083      	sub	sp, #12
 8005ce8:	af00      	add	r7, sp, #0
 8005cea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8005cec:	bf00      	nop
 8005cee:	370c      	adds	r7, #12
 8005cf0:	46bd      	mov	sp, r7
 8005cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cf6:	4770      	bx	lr

08005cf8 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8005cf8:	b480      	push	{r7}
 8005cfa:	b083      	sub	sp, #12
 8005cfc:	af00      	add	r7, sp, #0
 8005cfe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 8005d00:	bf00      	nop
 8005d02:	370c      	adds	r7, #12
 8005d04:	46bd      	mov	sp, r7
 8005d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d0a:	4770      	bx	lr

08005d0c <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8005d0c:	b480      	push	{r7}
 8005d0e:	b083      	sub	sp, #12
 8005d10:	af00      	add	r7, sp, #0
 8005d12:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8005d14:	bf00      	nop
 8005d16:	370c      	adds	r7, #12
 8005d18:	46bd      	mov	sp, r7
 8005d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d1e:	4770      	bx	lr

08005d20 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005d20:	b580      	push	{r7, lr}
 8005d22:	b082      	sub	sp, #8
 8005d24:	af00      	add	r7, sp, #0
 8005d26:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	2b00      	cmp	r3, #0
 8005d2c:	d101      	bne.n	8005d32 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005d2e:	2301      	movs	r3, #1
 8005d30:	e042      	b.n	8005db8 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005d38:	2b00      	cmp	r3, #0
 8005d3a:	d106      	bne.n	8005d4a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	2200      	movs	r2, #0
 8005d40:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005d44:	6878      	ldr	r0, [r7, #4]
 8005d46:	f000 f83b 	bl	8005dc0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	2224      	movs	r2, #36	@ 0x24
 8005d4e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	681a      	ldr	r2, [r3, #0]
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	f022 0201 	bic.w	r2, r2, #1
 8005d60:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d66:	2b00      	cmp	r3, #0
 8005d68:	d002      	beq.n	8005d70 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8005d6a:	6878      	ldr	r0, [r7, #4]
 8005d6c:	f000 fafe 	bl	800636c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005d70:	6878      	ldr	r0, [r7, #4]
 8005d72:	f000 f82f 	bl	8005dd4 <UART_SetConfig>
 8005d76:	4603      	mov	r3, r0
 8005d78:	2b01      	cmp	r3, #1
 8005d7a:	d101      	bne.n	8005d80 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8005d7c:	2301      	movs	r3, #1
 8005d7e:	e01b      	b.n	8005db8 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	685a      	ldr	r2, [r3, #4]
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005d8e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	689a      	ldr	r2, [r3, #8]
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005d9e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	681a      	ldr	r2, [r3, #0]
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	f042 0201 	orr.w	r2, r2, #1
 8005dae:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005db0:	6878      	ldr	r0, [r7, #4]
 8005db2:	f000 fb7d 	bl	80064b0 <UART_CheckIdleState>
 8005db6:	4603      	mov	r3, r0
}
 8005db8:	4618      	mov	r0, r3
 8005dba:	3708      	adds	r7, #8
 8005dbc:	46bd      	mov	sp, r7
 8005dbe:	bd80      	pop	{r7, pc}

08005dc0 <HAL_UART_MspInit>:
  * @brief Initialize the UART MSP.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 8005dc0:	b480      	push	{r7}
 8005dc2:	b083      	sub	sp, #12
 8005dc4:	af00      	add	r7, sp, #0
 8005dc6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_MspInit can be implemented in the user file
   */
}
 8005dc8:	bf00      	nop
 8005dca:	370c      	adds	r7, #12
 8005dcc:	46bd      	mov	sp, r7
 8005dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dd2:	4770      	bx	lr

08005dd4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005dd4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005dd8:	b08c      	sub	sp, #48	@ 0x30
 8005dda:	af00      	add	r7, sp, #0
 8005ddc:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005dde:	2300      	movs	r3, #0
 8005de0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005de4:	697b      	ldr	r3, [r7, #20]
 8005de6:	689a      	ldr	r2, [r3, #8]
 8005de8:	697b      	ldr	r3, [r7, #20]
 8005dea:	691b      	ldr	r3, [r3, #16]
 8005dec:	431a      	orrs	r2, r3
 8005dee:	697b      	ldr	r3, [r7, #20]
 8005df0:	695b      	ldr	r3, [r3, #20]
 8005df2:	431a      	orrs	r2, r3
 8005df4:	697b      	ldr	r3, [r7, #20]
 8005df6:	69db      	ldr	r3, [r3, #28]
 8005df8:	4313      	orrs	r3, r2
 8005dfa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005dfc:	697b      	ldr	r3, [r7, #20]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	681a      	ldr	r2, [r3, #0]
 8005e02:	4bab      	ldr	r3, [pc, #684]	@ (80060b0 <UART_SetConfig+0x2dc>)
 8005e04:	4013      	ands	r3, r2
 8005e06:	697a      	ldr	r2, [r7, #20]
 8005e08:	6812      	ldr	r2, [r2, #0]
 8005e0a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005e0c:	430b      	orrs	r3, r1
 8005e0e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005e10:	697b      	ldr	r3, [r7, #20]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	685b      	ldr	r3, [r3, #4]
 8005e16:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005e1a:	697b      	ldr	r3, [r7, #20]
 8005e1c:	68da      	ldr	r2, [r3, #12]
 8005e1e:	697b      	ldr	r3, [r7, #20]
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	430a      	orrs	r2, r1
 8005e24:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005e26:	697b      	ldr	r3, [r7, #20]
 8005e28:	699b      	ldr	r3, [r3, #24]
 8005e2a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005e2c:	697b      	ldr	r3, [r7, #20]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	4aa0      	ldr	r2, [pc, #640]	@ (80060b4 <UART_SetConfig+0x2e0>)
 8005e32:	4293      	cmp	r3, r2
 8005e34:	d004      	beq.n	8005e40 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005e36:	697b      	ldr	r3, [r7, #20]
 8005e38:	6a1b      	ldr	r3, [r3, #32]
 8005e3a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005e3c:	4313      	orrs	r3, r2
 8005e3e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005e40:	697b      	ldr	r3, [r7, #20]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	689b      	ldr	r3, [r3, #8]
 8005e46:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8005e4a:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8005e4e:	697a      	ldr	r2, [r7, #20]
 8005e50:	6812      	ldr	r2, [r2, #0]
 8005e52:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005e54:	430b      	orrs	r3, r1
 8005e56:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8005e58:	697b      	ldr	r3, [r7, #20]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e5e:	f023 010f 	bic.w	r1, r3, #15
 8005e62:	697b      	ldr	r3, [r7, #20]
 8005e64:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005e66:	697b      	ldr	r3, [r7, #20]
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	430a      	orrs	r2, r1
 8005e6c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005e6e:	697b      	ldr	r3, [r7, #20]
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	4a91      	ldr	r2, [pc, #580]	@ (80060b8 <UART_SetConfig+0x2e4>)
 8005e74:	4293      	cmp	r3, r2
 8005e76:	d125      	bne.n	8005ec4 <UART_SetConfig+0xf0>
 8005e78:	4b90      	ldr	r3, [pc, #576]	@ (80060bc <UART_SetConfig+0x2e8>)
 8005e7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005e7e:	f003 0303 	and.w	r3, r3, #3
 8005e82:	2b03      	cmp	r3, #3
 8005e84:	d81a      	bhi.n	8005ebc <UART_SetConfig+0xe8>
 8005e86:	a201      	add	r2, pc, #4	@ (adr r2, 8005e8c <UART_SetConfig+0xb8>)
 8005e88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e8c:	08005e9d 	.word	0x08005e9d
 8005e90:	08005ead 	.word	0x08005ead
 8005e94:	08005ea5 	.word	0x08005ea5
 8005e98:	08005eb5 	.word	0x08005eb5
 8005e9c:	2301      	movs	r3, #1
 8005e9e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005ea2:	e0d6      	b.n	8006052 <UART_SetConfig+0x27e>
 8005ea4:	2302      	movs	r3, #2
 8005ea6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005eaa:	e0d2      	b.n	8006052 <UART_SetConfig+0x27e>
 8005eac:	2304      	movs	r3, #4
 8005eae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005eb2:	e0ce      	b.n	8006052 <UART_SetConfig+0x27e>
 8005eb4:	2308      	movs	r3, #8
 8005eb6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005eba:	e0ca      	b.n	8006052 <UART_SetConfig+0x27e>
 8005ebc:	2310      	movs	r3, #16
 8005ebe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005ec2:	e0c6      	b.n	8006052 <UART_SetConfig+0x27e>
 8005ec4:	697b      	ldr	r3, [r7, #20]
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	4a7d      	ldr	r2, [pc, #500]	@ (80060c0 <UART_SetConfig+0x2ec>)
 8005eca:	4293      	cmp	r3, r2
 8005ecc:	d138      	bne.n	8005f40 <UART_SetConfig+0x16c>
 8005ece:	4b7b      	ldr	r3, [pc, #492]	@ (80060bc <UART_SetConfig+0x2e8>)
 8005ed0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005ed4:	f003 030c 	and.w	r3, r3, #12
 8005ed8:	2b0c      	cmp	r3, #12
 8005eda:	d82d      	bhi.n	8005f38 <UART_SetConfig+0x164>
 8005edc:	a201      	add	r2, pc, #4	@ (adr r2, 8005ee4 <UART_SetConfig+0x110>)
 8005ede:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ee2:	bf00      	nop
 8005ee4:	08005f19 	.word	0x08005f19
 8005ee8:	08005f39 	.word	0x08005f39
 8005eec:	08005f39 	.word	0x08005f39
 8005ef0:	08005f39 	.word	0x08005f39
 8005ef4:	08005f29 	.word	0x08005f29
 8005ef8:	08005f39 	.word	0x08005f39
 8005efc:	08005f39 	.word	0x08005f39
 8005f00:	08005f39 	.word	0x08005f39
 8005f04:	08005f21 	.word	0x08005f21
 8005f08:	08005f39 	.word	0x08005f39
 8005f0c:	08005f39 	.word	0x08005f39
 8005f10:	08005f39 	.word	0x08005f39
 8005f14:	08005f31 	.word	0x08005f31
 8005f18:	2300      	movs	r3, #0
 8005f1a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005f1e:	e098      	b.n	8006052 <UART_SetConfig+0x27e>
 8005f20:	2302      	movs	r3, #2
 8005f22:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005f26:	e094      	b.n	8006052 <UART_SetConfig+0x27e>
 8005f28:	2304      	movs	r3, #4
 8005f2a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005f2e:	e090      	b.n	8006052 <UART_SetConfig+0x27e>
 8005f30:	2308      	movs	r3, #8
 8005f32:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005f36:	e08c      	b.n	8006052 <UART_SetConfig+0x27e>
 8005f38:	2310      	movs	r3, #16
 8005f3a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005f3e:	e088      	b.n	8006052 <UART_SetConfig+0x27e>
 8005f40:	697b      	ldr	r3, [r7, #20]
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	4a5f      	ldr	r2, [pc, #380]	@ (80060c4 <UART_SetConfig+0x2f0>)
 8005f46:	4293      	cmp	r3, r2
 8005f48:	d125      	bne.n	8005f96 <UART_SetConfig+0x1c2>
 8005f4a:	4b5c      	ldr	r3, [pc, #368]	@ (80060bc <UART_SetConfig+0x2e8>)
 8005f4c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005f50:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8005f54:	2b30      	cmp	r3, #48	@ 0x30
 8005f56:	d016      	beq.n	8005f86 <UART_SetConfig+0x1b2>
 8005f58:	2b30      	cmp	r3, #48	@ 0x30
 8005f5a:	d818      	bhi.n	8005f8e <UART_SetConfig+0x1ba>
 8005f5c:	2b20      	cmp	r3, #32
 8005f5e:	d00a      	beq.n	8005f76 <UART_SetConfig+0x1a2>
 8005f60:	2b20      	cmp	r3, #32
 8005f62:	d814      	bhi.n	8005f8e <UART_SetConfig+0x1ba>
 8005f64:	2b00      	cmp	r3, #0
 8005f66:	d002      	beq.n	8005f6e <UART_SetConfig+0x19a>
 8005f68:	2b10      	cmp	r3, #16
 8005f6a:	d008      	beq.n	8005f7e <UART_SetConfig+0x1aa>
 8005f6c:	e00f      	b.n	8005f8e <UART_SetConfig+0x1ba>
 8005f6e:	2300      	movs	r3, #0
 8005f70:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005f74:	e06d      	b.n	8006052 <UART_SetConfig+0x27e>
 8005f76:	2302      	movs	r3, #2
 8005f78:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005f7c:	e069      	b.n	8006052 <UART_SetConfig+0x27e>
 8005f7e:	2304      	movs	r3, #4
 8005f80:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005f84:	e065      	b.n	8006052 <UART_SetConfig+0x27e>
 8005f86:	2308      	movs	r3, #8
 8005f88:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005f8c:	e061      	b.n	8006052 <UART_SetConfig+0x27e>
 8005f8e:	2310      	movs	r3, #16
 8005f90:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005f94:	e05d      	b.n	8006052 <UART_SetConfig+0x27e>
 8005f96:	697b      	ldr	r3, [r7, #20]
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	4a4b      	ldr	r2, [pc, #300]	@ (80060c8 <UART_SetConfig+0x2f4>)
 8005f9c:	4293      	cmp	r3, r2
 8005f9e:	d125      	bne.n	8005fec <UART_SetConfig+0x218>
 8005fa0:	4b46      	ldr	r3, [pc, #280]	@ (80060bc <UART_SetConfig+0x2e8>)
 8005fa2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005fa6:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8005faa:	2bc0      	cmp	r3, #192	@ 0xc0
 8005fac:	d016      	beq.n	8005fdc <UART_SetConfig+0x208>
 8005fae:	2bc0      	cmp	r3, #192	@ 0xc0
 8005fb0:	d818      	bhi.n	8005fe4 <UART_SetConfig+0x210>
 8005fb2:	2b80      	cmp	r3, #128	@ 0x80
 8005fb4:	d00a      	beq.n	8005fcc <UART_SetConfig+0x1f8>
 8005fb6:	2b80      	cmp	r3, #128	@ 0x80
 8005fb8:	d814      	bhi.n	8005fe4 <UART_SetConfig+0x210>
 8005fba:	2b00      	cmp	r3, #0
 8005fbc:	d002      	beq.n	8005fc4 <UART_SetConfig+0x1f0>
 8005fbe:	2b40      	cmp	r3, #64	@ 0x40
 8005fc0:	d008      	beq.n	8005fd4 <UART_SetConfig+0x200>
 8005fc2:	e00f      	b.n	8005fe4 <UART_SetConfig+0x210>
 8005fc4:	2300      	movs	r3, #0
 8005fc6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005fca:	e042      	b.n	8006052 <UART_SetConfig+0x27e>
 8005fcc:	2302      	movs	r3, #2
 8005fce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005fd2:	e03e      	b.n	8006052 <UART_SetConfig+0x27e>
 8005fd4:	2304      	movs	r3, #4
 8005fd6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005fda:	e03a      	b.n	8006052 <UART_SetConfig+0x27e>
 8005fdc:	2308      	movs	r3, #8
 8005fde:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005fe2:	e036      	b.n	8006052 <UART_SetConfig+0x27e>
 8005fe4:	2310      	movs	r3, #16
 8005fe6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005fea:	e032      	b.n	8006052 <UART_SetConfig+0x27e>
 8005fec:	697b      	ldr	r3, [r7, #20]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	4a30      	ldr	r2, [pc, #192]	@ (80060b4 <UART_SetConfig+0x2e0>)
 8005ff2:	4293      	cmp	r3, r2
 8005ff4:	d12a      	bne.n	800604c <UART_SetConfig+0x278>
 8005ff6:	4b31      	ldr	r3, [pc, #196]	@ (80060bc <UART_SetConfig+0x2e8>)
 8005ff8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005ffc:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8006000:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006004:	d01a      	beq.n	800603c <UART_SetConfig+0x268>
 8006006:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800600a:	d81b      	bhi.n	8006044 <UART_SetConfig+0x270>
 800600c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006010:	d00c      	beq.n	800602c <UART_SetConfig+0x258>
 8006012:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006016:	d815      	bhi.n	8006044 <UART_SetConfig+0x270>
 8006018:	2b00      	cmp	r3, #0
 800601a:	d003      	beq.n	8006024 <UART_SetConfig+0x250>
 800601c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006020:	d008      	beq.n	8006034 <UART_SetConfig+0x260>
 8006022:	e00f      	b.n	8006044 <UART_SetConfig+0x270>
 8006024:	2300      	movs	r3, #0
 8006026:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800602a:	e012      	b.n	8006052 <UART_SetConfig+0x27e>
 800602c:	2302      	movs	r3, #2
 800602e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006032:	e00e      	b.n	8006052 <UART_SetConfig+0x27e>
 8006034:	2304      	movs	r3, #4
 8006036:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800603a:	e00a      	b.n	8006052 <UART_SetConfig+0x27e>
 800603c:	2308      	movs	r3, #8
 800603e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006042:	e006      	b.n	8006052 <UART_SetConfig+0x27e>
 8006044:	2310      	movs	r3, #16
 8006046:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800604a:	e002      	b.n	8006052 <UART_SetConfig+0x27e>
 800604c:	2310      	movs	r3, #16
 800604e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006052:	697b      	ldr	r3, [r7, #20]
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	4a17      	ldr	r2, [pc, #92]	@ (80060b4 <UART_SetConfig+0x2e0>)
 8006058:	4293      	cmp	r3, r2
 800605a:	f040 80a8 	bne.w	80061ae <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800605e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8006062:	2b08      	cmp	r3, #8
 8006064:	d834      	bhi.n	80060d0 <UART_SetConfig+0x2fc>
 8006066:	a201      	add	r2, pc, #4	@ (adr r2, 800606c <UART_SetConfig+0x298>)
 8006068:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800606c:	08006091 	.word	0x08006091
 8006070:	080060d1 	.word	0x080060d1
 8006074:	08006099 	.word	0x08006099
 8006078:	080060d1 	.word	0x080060d1
 800607c:	0800609f 	.word	0x0800609f
 8006080:	080060d1 	.word	0x080060d1
 8006084:	080060d1 	.word	0x080060d1
 8006088:	080060d1 	.word	0x080060d1
 800608c:	080060a7 	.word	0x080060a7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006090:	f7fd fbac 	bl	80037ec <HAL_RCC_GetPCLK1Freq>
 8006094:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006096:	e021      	b.n	80060dc <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006098:	4b0c      	ldr	r3, [pc, #48]	@ (80060cc <UART_SetConfig+0x2f8>)
 800609a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800609c:	e01e      	b.n	80060dc <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800609e:	f7fd fb37 	bl	8003710 <HAL_RCC_GetSysClockFreq>
 80060a2:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80060a4:	e01a      	b.n	80060dc <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80060a6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80060aa:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80060ac:	e016      	b.n	80060dc <UART_SetConfig+0x308>
 80060ae:	bf00      	nop
 80060b0:	cfff69f3 	.word	0xcfff69f3
 80060b4:	40008000 	.word	0x40008000
 80060b8:	40013800 	.word	0x40013800
 80060bc:	40021000 	.word	0x40021000
 80060c0:	40004400 	.word	0x40004400
 80060c4:	40004800 	.word	0x40004800
 80060c8:	40004c00 	.word	0x40004c00
 80060cc:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 80060d0:	2300      	movs	r3, #0
 80060d2:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80060d4:	2301      	movs	r3, #1
 80060d6:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80060da:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80060dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060de:	2b00      	cmp	r3, #0
 80060e0:	f000 812a 	beq.w	8006338 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80060e4:	697b      	ldr	r3, [r7, #20]
 80060e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80060e8:	4a9e      	ldr	r2, [pc, #632]	@ (8006364 <UART_SetConfig+0x590>)
 80060ea:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80060ee:	461a      	mov	r2, r3
 80060f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060f2:	fbb3 f3f2 	udiv	r3, r3, r2
 80060f6:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80060f8:	697b      	ldr	r3, [r7, #20]
 80060fa:	685a      	ldr	r2, [r3, #4]
 80060fc:	4613      	mov	r3, r2
 80060fe:	005b      	lsls	r3, r3, #1
 8006100:	4413      	add	r3, r2
 8006102:	69ba      	ldr	r2, [r7, #24]
 8006104:	429a      	cmp	r2, r3
 8006106:	d305      	bcc.n	8006114 <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8006108:	697b      	ldr	r3, [r7, #20]
 800610a:	685b      	ldr	r3, [r3, #4]
 800610c:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800610e:	69ba      	ldr	r2, [r7, #24]
 8006110:	429a      	cmp	r2, r3
 8006112:	d903      	bls.n	800611c <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 8006114:	2301      	movs	r3, #1
 8006116:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800611a:	e10d      	b.n	8006338 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800611c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800611e:	2200      	movs	r2, #0
 8006120:	60bb      	str	r3, [r7, #8]
 8006122:	60fa      	str	r2, [r7, #12]
 8006124:	697b      	ldr	r3, [r7, #20]
 8006126:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006128:	4a8e      	ldr	r2, [pc, #568]	@ (8006364 <UART_SetConfig+0x590>)
 800612a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800612e:	b29b      	uxth	r3, r3
 8006130:	2200      	movs	r2, #0
 8006132:	603b      	str	r3, [r7, #0]
 8006134:	607a      	str	r2, [r7, #4]
 8006136:	e9d7 2300 	ldrd	r2, r3, [r7]
 800613a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800613e:	f7fa fb75 	bl	800082c <__aeabi_uldivmod>
 8006142:	4602      	mov	r2, r0
 8006144:	460b      	mov	r3, r1
 8006146:	4610      	mov	r0, r2
 8006148:	4619      	mov	r1, r3
 800614a:	f04f 0200 	mov.w	r2, #0
 800614e:	f04f 0300 	mov.w	r3, #0
 8006152:	020b      	lsls	r3, r1, #8
 8006154:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8006158:	0202      	lsls	r2, r0, #8
 800615a:	6979      	ldr	r1, [r7, #20]
 800615c:	6849      	ldr	r1, [r1, #4]
 800615e:	0849      	lsrs	r1, r1, #1
 8006160:	2000      	movs	r0, #0
 8006162:	460c      	mov	r4, r1
 8006164:	4605      	mov	r5, r0
 8006166:	eb12 0804 	adds.w	r8, r2, r4
 800616a:	eb43 0905 	adc.w	r9, r3, r5
 800616e:	697b      	ldr	r3, [r7, #20]
 8006170:	685b      	ldr	r3, [r3, #4]
 8006172:	2200      	movs	r2, #0
 8006174:	469a      	mov	sl, r3
 8006176:	4693      	mov	fp, r2
 8006178:	4652      	mov	r2, sl
 800617a:	465b      	mov	r3, fp
 800617c:	4640      	mov	r0, r8
 800617e:	4649      	mov	r1, r9
 8006180:	f7fa fb54 	bl	800082c <__aeabi_uldivmod>
 8006184:	4602      	mov	r2, r0
 8006186:	460b      	mov	r3, r1
 8006188:	4613      	mov	r3, r2
 800618a:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800618c:	6a3b      	ldr	r3, [r7, #32]
 800618e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006192:	d308      	bcc.n	80061a6 <UART_SetConfig+0x3d2>
 8006194:	6a3b      	ldr	r3, [r7, #32]
 8006196:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800619a:	d204      	bcs.n	80061a6 <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 800619c:	697b      	ldr	r3, [r7, #20]
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	6a3a      	ldr	r2, [r7, #32]
 80061a2:	60da      	str	r2, [r3, #12]
 80061a4:	e0c8      	b.n	8006338 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 80061a6:	2301      	movs	r3, #1
 80061a8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80061ac:	e0c4      	b.n	8006338 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80061ae:	697b      	ldr	r3, [r7, #20]
 80061b0:	69db      	ldr	r3, [r3, #28]
 80061b2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80061b6:	d167      	bne.n	8006288 <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 80061b8:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80061bc:	2b08      	cmp	r3, #8
 80061be:	d828      	bhi.n	8006212 <UART_SetConfig+0x43e>
 80061c0:	a201      	add	r2, pc, #4	@ (adr r2, 80061c8 <UART_SetConfig+0x3f4>)
 80061c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80061c6:	bf00      	nop
 80061c8:	080061ed 	.word	0x080061ed
 80061cc:	080061f5 	.word	0x080061f5
 80061d0:	080061fd 	.word	0x080061fd
 80061d4:	08006213 	.word	0x08006213
 80061d8:	08006203 	.word	0x08006203
 80061dc:	08006213 	.word	0x08006213
 80061e0:	08006213 	.word	0x08006213
 80061e4:	08006213 	.word	0x08006213
 80061e8:	0800620b 	.word	0x0800620b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80061ec:	f7fd fafe 	bl	80037ec <HAL_RCC_GetPCLK1Freq>
 80061f0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80061f2:	e014      	b.n	800621e <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80061f4:	f7fd fb10 	bl	8003818 <HAL_RCC_GetPCLK2Freq>
 80061f8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80061fa:	e010      	b.n	800621e <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80061fc:	4b5a      	ldr	r3, [pc, #360]	@ (8006368 <UART_SetConfig+0x594>)
 80061fe:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006200:	e00d      	b.n	800621e <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006202:	f7fd fa85 	bl	8003710 <HAL_RCC_GetSysClockFreq>
 8006206:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006208:	e009      	b.n	800621e <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800620a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800620e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006210:	e005      	b.n	800621e <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 8006212:	2300      	movs	r3, #0
 8006214:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8006216:	2301      	movs	r3, #1
 8006218:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800621c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800621e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006220:	2b00      	cmp	r3, #0
 8006222:	f000 8089 	beq.w	8006338 <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006226:	697b      	ldr	r3, [r7, #20]
 8006228:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800622a:	4a4e      	ldr	r2, [pc, #312]	@ (8006364 <UART_SetConfig+0x590>)
 800622c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006230:	461a      	mov	r2, r3
 8006232:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006234:	fbb3 f3f2 	udiv	r3, r3, r2
 8006238:	005a      	lsls	r2, r3, #1
 800623a:	697b      	ldr	r3, [r7, #20]
 800623c:	685b      	ldr	r3, [r3, #4]
 800623e:	085b      	lsrs	r3, r3, #1
 8006240:	441a      	add	r2, r3
 8006242:	697b      	ldr	r3, [r7, #20]
 8006244:	685b      	ldr	r3, [r3, #4]
 8006246:	fbb2 f3f3 	udiv	r3, r2, r3
 800624a:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800624c:	6a3b      	ldr	r3, [r7, #32]
 800624e:	2b0f      	cmp	r3, #15
 8006250:	d916      	bls.n	8006280 <UART_SetConfig+0x4ac>
 8006252:	6a3b      	ldr	r3, [r7, #32]
 8006254:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006258:	d212      	bcs.n	8006280 <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800625a:	6a3b      	ldr	r3, [r7, #32]
 800625c:	b29b      	uxth	r3, r3
 800625e:	f023 030f 	bic.w	r3, r3, #15
 8006262:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006264:	6a3b      	ldr	r3, [r7, #32]
 8006266:	085b      	lsrs	r3, r3, #1
 8006268:	b29b      	uxth	r3, r3
 800626a:	f003 0307 	and.w	r3, r3, #7
 800626e:	b29a      	uxth	r2, r3
 8006270:	8bfb      	ldrh	r3, [r7, #30]
 8006272:	4313      	orrs	r3, r2
 8006274:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8006276:	697b      	ldr	r3, [r7, #20]
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	8bfa      	ldrh	r2, [r7, #30]
 800627c:	60da      	str	r2, [r3, #12]
 800627e:	e05b      	b.n	8006338 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8006280:	2301      	movs	r3, #1
 8006282:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8006286:	e057      	b.n	8006338 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006288:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800628c:	2b08      	cmp	r3, #8
 800628e:	d828      	bhi.n	80062e2 <UART_SetConfig+0x50e>
 8006290:	a201      	add	r2, pc, #4	@ (adr r2, 8006298 <UART_SetConfig+0x4c4>)
 8006292:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006296:	bf00      	nop
 8006298:	080062bd 	.word	0x080062bd
 800629c:	080062c5 	.word	0x080062c5
 80062a0:	080062cd 	.word	0x080062cd
 80062a4:	080062e3 	.word	0x080062e3
 80062a8:	080062d3 	.word	0x080062d3
 80062ac:	080062e3 	.word	0x080062e3
 80062b0:	080062e3 	.word	0x080062e3
 80062b4:	080062e3 	.word	0x080062e3
 80062b8:	080062db 	.word	0x080062db
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80062bc:	f7fd fa96 	bl	80037ec <HAL_RCC_GetPCLK1Freq>
 80062c0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80062c2:	e014      	b.n	80062ee <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80062c4:	f7fd faa8 	bl	8003818 <HAL_RCC_GetPCLK2Freq>
 80062c8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80062ca:	e010      	b.n	80062ee <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80062cc:	4b26      	ldr	r3, [pc, #152]	@ (8006368 <UART_SetConfig+0x594>)
 80062ce:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80062d0:	e00d      	b.n	80062ee <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80062d2:	f7fd fa1d 	bl	8003710 <HAL_RCC_GetSysClockFreq>
 80062d6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80062d8:	e009      	b.n	80062ee <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80062da:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80062de:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80062e0:	e005      	b.n	80062ee <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 80062e2:	2300      	movs	r3, #0
 80062e4:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80062e6:	2301      	movs	r3, #1
 80062e8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80062ec:	bf00      	nop
    }

    if (pclk != 0U)
 80062ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062f0:	2b00      	cmp	r3, #0
 80062f2:	d021      	beq.n	8006338 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80062f4:	697b      	ldr	r3, [r7, #20]
 80062f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80062f8:	4a1a      	ldr	r2, [pc, #104]	@ (8006364 <UART_SetConfig+0x590>)
 80062fa:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80062fe:	461a      	mov	r2, r3
 8006300:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006302:	fbb3 f2f2 	udiv	r2, r3, r2
 8006306:	697b      	ldr	r3, [r7, #20]
 8006308:	685b      	ldr	r3, [r3, #4]
 800630a:	085b      	lsrs	r3, r3, #1
 800630c:	441a      	add	r2, r3
 800630e:	697b      	ldr	r3, [r7, #20]
 8006310:	685b      	ldr	r3, [r3, #4]
 8006312:	fbb2 f3f3 	udiv	r3, r2, r3
 8006316:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006318:	6a3b      	ldr	r3, [r7, #32]
 800631a:	2b0f      	cmp	r3, #15
 800631c:	d909      	bls.n	8006332 <UART_SetConfig+0x55e>
 800631e:	6a3b      	ldr	r3, [r7, #32]
 8006320:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006324:	d205      	bcs.n	8006332 <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006326:	6a3b      	ldr	r3, [r7, #32]
 8006328:	b29a      	uxth	r2, r3
 800632a:	697b      	ldr	r3, [r7, #20]
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	60da      	str	r2, [r3, #12]
 8006330:	e002      	b.n	8006338 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8006332:	2301      	movs	r3, #1
 8006334:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8006338:	697b      	ldr	r3, [r7, #20]
 800633a:	2201      	movs	r2, #1
 800633c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8006340:	697b      	ldr	r3, [r7, #20]
 8006342:	2201      	movs	r2, #1
 8006344:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006348:	697b      	ldr	r3, [r7, #20]
 800634a:	2200      	movs	r2, #0
 800634c:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800634e:	697b      	ldr	r3, [r7, #20]
 8006350:	2200      	movs	r2, #0
 8006352:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8006354:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8006358:	4618      	mov	r0, r3
 800635a:	3730      	adds	r7, #48	@ 0x30
 800635c:	46bd      	mov	sp, r7
 800635e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006362:	bf00      	nop
 8006364:	0800a6c4 	.word	0x0800a6c4
 8006368:	00f42400 	.word	0x00f42400

0800636c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800636c:	b480      	push	{r7}
 800636e:	b083      	sub	sp, #12
 8006370:	af00      	add	r7, sp, #0
 8006372:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006378:	f003 0308 	and.w	r3, r3, #8
 800637c:	2b00      	cmp	r3, #0
 800637e:	d00a      	beq.n	8006396 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	685b      	ldr	r3, [r3, #4]
 8006386:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	430a      	orrs	r2, r1
 8006394:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800639a:	f003 0301 	and.w	r3, r3, #1
 800639e:	2b00      	cmp	r3, #0
 80063a0:	d00a      	beq.n	80063b8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	685b      	ldr	r3, [r3, #4]
 80063a8:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	430a      	orrs	r2, r1
 80063b6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80063bc:	f003 0302 	and.w	r3, r3, #2
 80063c0:	2b00      	cmp	r3, #0
 80063c2:	d00a      	beq.n	80063da <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	685b      	ldr	r3, [r3, #4]
 80063ca:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	430a      	orrs	r2, r1
 80063d8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80063de:	f003 0304 	and.w	r3, r3, #4
 80063e2:	2b00      	cmp	r3, #0
 80063e4:	d00a      	beq.n	80063fc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	685b      	ldr	r3, [r3, #4]
 80063ec:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	430a      	orrs	r2, r1
 80063fa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006400:	f003 0310 	and.w	r3, r3, #16
 8006404:	2b00      	cmp	r3, #0
 8006406:	d00a      	beq.n	800641e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	689b      	ldr	r3, [r3, #8]
 800640e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	430a      	orrs	r2, r1
 800641c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006422:	f003 0320 	and.w	r3, r3, #32
 8006426:	2b00      	cmp	r3, #0
 8006428:	d00a      	beq.n	8006440 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	681b      	ldr	r3, [r3, #0]
 800642e:	689b      	ldr	r3, [r3, #8]
 8006430:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	430a      	orrs	r2, r1
 800643e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006444:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006448:	2b00      	cmp	r3, #0
 800644a:	d01a      	beq.n	8006482 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	685b      	ldr	r3, [r3, #4]
 8006452:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	430a      	orrs	r2, r1
 8006460:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006466:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800646a:	d10a      	bne.n	8006482 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	685b      	ldr	r3, [r3, #4]
 8006472:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	430a      	orrs	r2, r1
 8006480:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006486:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800648a:	2b00      	cmp	r3, #0
 800648c:	d00a      	beq.n	80064a4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	685b      	ldr	r3, [r3, #4]
 8006494:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	430a      	orrs	r2, r1
 80064a2:	605a      	str	r2, [r3, #4]
  }
}
 80064a4:	bf00      	nop
 80064a6:	370c      	adds	r7, #12
 80064a8:	46bd      	mov	sp, r7
 80064aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064ae:	4770      	bx	lr

080064b0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80064b0:	b580      	push	{r7, lr}
 80064b2:	b098      	sub	sp, #96	@ 0x60
 80064b4:	af02      	add	r7, sp, #8
 80064b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	2200      	movs	r2, #0
 80064bc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80064c0:	f7fb faf2 	bl	8001aa8 <HAL_GetTick>
 80064c4:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	f003 0308 	and.w	r3, r3, #8
 80064d0:	2b08      	cmp	r3, #8
 80064d2:	d12f      	bne.n	8006534 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80064d4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80064d8:	9300      	str	r3, [sp, #0]
 80064da:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80064dc:	2200      	movs	r2, #0
 80064de:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80064e2:	6878      	ldr	r0, [r7, #4]
 80064e4:	f000 f88e 	bl	8006604 <UART_WaitOnFlagUntilTimeout>
 80064e8:	4603      	mov	r3, r0
 80064ea:	2b00      	cmp	r3, #0
 80064ec:	d022      	beq.n	8006534 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80064f6:	e853 3f00 	ldrex	r3, [r3]
 80064fa:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80064fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80064fe:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006502:	653b      	str	r3, [r7, #80]	@ 0x50
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	461a      	mov	r2, r3
 800650a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800650c:	647b      	str	r3, [r7, #68]	@ 0x44
 800650e:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006510:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006512:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006514:	e841 2300 	strex	r3, r2, [r1]
 8006518:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800651a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800651c:	2b00      	cmp	r3, #0
 800651e:	d1e6      	bne.n	80064ee <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	2220      	movs	r2, #32
 8006524:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	2200      	movs	r2, #0
 800652c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006530:	2303      	movs	r3, #3
 8006532:	e063      	b.n	80065fc <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	f003 0304 	and.w	r3, r3, #4
 800653e:	2b04      	cmp	r3, #4
 8006540:	d149      	bne.n	80065d6 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006542:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006546:	9300      	str	r3, [sp, #0]
 8006548:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800654a:	2200      	movs	r2, #0
 800654c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8006550:	6878      	ldr	r0, [r7, #4]
 8006552:	f000 f857 	bl	8006604 <UART_WaitOnFlagUntilTimeout>
 8006556:	4603      	mov	r3, r0
 8006558:	2b00      	cmp	r3, #0
 800655a:	d03c      	beq.n	80065d6 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006562:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006564:	e853 3f00 	ldrex	r3, [r3]
 8006568:	623b      	str	r3, [r7, #32]
   return(result);
 800656a:	6a3b      	ldr	r3, [r7, #32]
 800656c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006570:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	461a      	mov	r2, r3
 8006578:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800657a:	633b      	str	r3, [r7, #48]	@ 0x30
 800657c:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800657e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006580:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006582:	e841 2300 	strex	r3, r2, [r1]
 8006586:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006588:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800658a:	2b00      	cmp	r3, #0
 800658c:	d1e6      	bne.n	800655c <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	3308      	adds	r3, #8
 8006594:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006596:	693b      	ldr	r3, [r7, #16]
 8006598:	e853 3f00 	ldrex	r3, [r3]
 800659c:	60fb      	str	r3, [r7, #12]
   return(result);
 800659e:	68fb      	ldr	r3, [r7, #12]
 80065a0:	f023 0301 	bic.w	r3, r3, #1
 80065a4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	3308      	adds	r3, #8
 80065ac:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80065ae:	61fa      	str	r2, [r7, #28]
 80065b0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065b2:	69b9      	ldr	r1, [r7, #24]
 80065b4:	69fa      	ldr	r2, [r7, #28]
 80065b6:	e841 2300 	strex	r3, r2, [r1]
 80065ba:	617b      	str	r3, [r7, #20]
   return(result);
 80065bc:	697b      	ldr	r3, [r7, #20]
 80065be:	2b00      	cmp	r3, #0
 80065c0:	d1e5      	bne.n	800658e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	2220      	movs	r2, #32
 80065c6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	2200      	movs	r2, #0
 80065ce:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80065d2:	2303      	movs	r3, #3
 80065d4:	e012      	b.n	80065fc <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	2220      	movs	r2, #32
 80065da:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	2220      	movs	r2, #32
 80065e2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	2200      	movs	r2, #0
 80065ea:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	2200      	movs	r2, #0
 80065f0:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	2200      	movs	r2, #0
 80065f6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80065fa:	2300      	movs	r3, #0
}
 80065fc:	4618      	mov	r0, r3
 80065fe:	3758      	adds	r7, #88	@ 0x58
 8006600:	46bd      	mov	sp, r7
 8006602:	bd80      	pop	{r7, pc}

08006604 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006604:	b580      	push	{r7, lr}
 8006606:	b084      	sub	sp, #16
 8006608:	af00      	add	r7, sp, #0
 800660a:	60f8      	str	r0, [r7, #12]
 800660c:	60b9      	str	r1, [r7, #8]
 800660e:	603b      	str	r3, [r7, #0]
 8006610:	4613      	mov	r3, r2
 8006612:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006614:	e04f      	b.n	80066b6 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006616:	69bb      	ldr	r3, [r7, #24]
 8006618:	f1b3 3fff 	cmp.w	r3, #4294967295
 800661c:	d04b      	beq.n	80066b6 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800661e:	f7fb fa43 	bl	8001aa8 <HAL_GetTick>
 8006622:	4602      	mov	r2, r0
 8006624:	683b      	ldr	r3, [r7, #0]
 8006626:	1ad3      	subs	r3, r2, r3
 8006628:	69ba      	ldr	r2, [r7, #24]
 800662a:	429a      	cmp	r2, r3
 800662c:	d302      	bcc.n	8006634 <UART_WaitOnFlagUntilTimeout+0x30>
 800662e:	69bb      	ldr	r3, [r7, #24]
 8006630:	2b00      	cmp	r3, #0
 8006632:	d101      	bne.n	8006638 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006634:	2303      	movs	r3, #3
 8006636:	e04e      	b.n	80066d6 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	f003 0304 	and.w	r3, r3, #4
 8006642:	2b00      	cmp	r3, #0
 8006644:	d037      	beq.n	80066b6 <UART_WaitOnFlagUntilTimeout+0xb2>
 8006646:	68bb      	ldr	r3, [r7, #8]
 8006648:	2b80      	cmp	r3, #128	@ 0x80
 800664a:	d034      	beq.n	80066b6 <UART_WaitOnFlagUntilTimeout+0xb2>
 800664c:	68bb      	ldr	r3, [r7, #8]
 800664e:	2b40      	cmp	r3, #64	@ 0x40
 8006650:	d031      	beq.n	80066b6 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006652:	68fb      	ldr	r3, [r7, #12]
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	69db      	ldr	r3, [r3, #28]
 8006658:	f003 0308 	and.w	r3, r3, #8
 800665c:	2b08      	cmp	r3, #8
 800665e:	d110      	bne.n	8006682 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006660:	68fb      	ldr	r3, [r7, #12]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	2208      	movs	r2, #8
 8006666:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006668:	68f8      	ldr	r0, [r7, #12]
 800666a:	f000 f838 	bl	80066de <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800666e:	68fb      	ldr	r3, [r7, #12]
 8006670:	2208      	movs	r2, #8
 8006672:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006676:	68fb      	ldr	r3, [r7, #12]
 8006678:	2200      	movs	r2, #0
 800667a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800667e:	2301      	movs	r3, #1
 8006680:	e029      	b.n	80066d6 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006682:	68fb      	ldr	r3, [r7, #12]
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	69db      	ldr	r3, [r3, #28]
 8006688:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800668c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006690:	d111      	bne.n	80066b6 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006692:	68fb      	ldr	r3, [r7, #12]
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800669a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800669c:	68f8      	ldr	r0, [r7, #12]
 800669e:	f000 f81e 	bl	80066de <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80066a2:	68fb      	ldr	r3, [r7, #12]
 80066a4:	2220      	movs	r2, #32
 80066a6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80066aa:	68fb      	ldr	r3, [r7, #12]
 80066ac:	2200      	movs	r2, #0
 80066ae:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80066b2:	2303      	movs	r3, #3
 80066b4:	e00f      	b.n	80066d6 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80066b6:	68fb      	ldr	r3, [r7, #12]
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	69da      	ldr	r2, [r3, #28]
 80066bc:	68bb      	ldr	r3, [r7, #8]
 80066be:	4013      	ands	r3, r2
 80066c0:	68ba      	ldr	r2, [r7, #8]
 80066c2:	429a      	cmp	r2, r3
 80066c4:	bf0c      	ite	eq
 80066c6:	2301      	moveq	r3, #1
 80066c8:	2300      	movne	r3, #0
 80066ca:	b2db      	uxtb	r3, r3
 80066cc:	461a      	mov	r2, r3
 80066ce:	79fb      	ldrb	r3, [r7, #7]
 80066d0:	429a      	cmp	r2, r3
 80066d2:	d0a0      	beq.n	8006616 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80066d4:	2300      	movs	r3, #0
}
 80066d6:	4618      	mov	r0, r3
 80066d8:	3710      	adds	r7, #16
 80066da:	46bd      	mov	sp, r7
 80066dc:	bd80      	pop	{r7, pc}

080066de <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80066de:	b480      	push	{r7}
 80066e0:	b095      	sub	sp, #84	@ 0x54
 80066e2:	af00      	add	r7, sp, #0
 80066e4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066ec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80066ee:	e853 3f00 	ldrex	r3, [r3]
 80066f2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80066f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80066f6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80066fa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	461a      	mov	r2, r3
 8006702:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006704:	643b      	str	r3, [r7, #64]	@ 0x40
 8006706:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006708:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800670a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800670c:	e841 2300 	strex	r3, r2, [r1]
 8006710:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006712:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006714:	2b00      	cmp	r3, #0
 8006716:	d1e6      	bne.n	80066e6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	3308      	adds	r3, #8
 800671e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006720:	6a3b      	ldr	r3, [r7, #32]
 8006722:	e853 3f00 	ldrex	r3, [r3]
 8006726:	61fb      	str	r3, [r7, #28]
   return(result);
 8006728:	69fb      	ldr	r3, [r7, #28]
 800672a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800672e:	f023 0301 	bic.w	r3, r3, #1
 8006732:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	3308      	adds	r3, #8
 800673a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800673c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800673e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006740:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006742:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006744:	e841 2300 	strex	r3, r2, [r1]
 8006748:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800674a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800674c:	2b00      	cmp	r3, #0
 800674e:	d1e3      	bne.n	8006718 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006754:	2b01      	cmp	r3, #1
 8006756:	d118      	bne.n	800678a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800675e:	68fb      	ldr	r3, [r7, #12]
 8006760:	e853 3f00 	ldrex	r3, [r3]
 8006764:	60bb      	str	r3, [r7, #8]
   return(result);
 8006766:	68bb      	ldr	r3, [r7, #8]
 8006768:	f023 0310 	bic.w	r3, r3, #16
 800676c:	647b      	str	r3, [r7, #68]	@ 0x44
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	461a      	mov	r2, r3
 8006774:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006776:	61bb      	str	r3, [r7, #24]
 8006778:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800677a:	6979      	ldr	r1, [r7, #20]
 800677c:	69ba      	ldr	r2, [r7, #24]
 800677e:	e841 2300 	strex	r3, r2, [r1]
 8006782:	613b      	str	r3, [r7, #16]
   return(result);
 8006784:	693b      	ldr	r3, [r7, #16]
 8006786:	2b00      	cmp	r3, #0
 8006788:	d1e6      	bne.n	8006758 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	2220      	movs	r2, #32
 800678e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	2200      	movs	r2, #0
 8006796:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	2200      	movs	r2, #0
 800679c:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800679e:	bf00      	nop
 80067a0:	3754      	adds	r7, #84	@ 0x54
 80067a2:	46bd      	mov	sp, r7
 80067a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067a8:	4770      	bx	lr
	...

080067ac <__NVIC_SetPriority>:
{
 80067ac:	b480      	push	{r7}
 80067ae:	b083      	sub	sp, #12
 80067b0:	af00      	add	r7, sp, #0
 80067b2:	4603      	mov	r3, r0
 80067b4:	6039      	str	r1, [r7, #0]
 80067b6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80067b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80067bc:	2b00      	cmp	r3, #0
 80067be:	db0a      	blt.n	80067d6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80067c0:	683b      	ldr	r3, [r7, #0]
 80067c2:	b2da      	uxtb	r2, r3
 80067c4:	490c      	ldr	r1, [pc, #48]	@ (80067f8 <__NVIC_SetPriority+0x4c>)
 80067c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80067ca:	0112      	lsls	r2, r2, #4
 80067cc:	b2d2      	uxtb	r2, r2
 80067ce:	440b      	add	r3, r1
 80067d0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80067d4:	e00a      	b.n	80067ec <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80067d6:	683b      	ldr	r3, [r7, #0]
 80067d8:	b2da      	uxtb	r2, r3
 80067da:	4908      	ldr	r1, [pc, #32]	@ (80067fc <__NVIC_SetPriority+0x50>)
 80067dc:	79fb      	ldrb	r3, [r7, #7]
 80067de:	f003 030f 	and.w	r3, r3, #15
 80067e2:	3b04      	subs	r3, #4
 80067e4:	0112      	lsls	r2, r2, #4
 80067e6:	b2d2      	uxtb	r2, r2
 80067e8:	440b      	add	r3, r1
 80067ea:	761a      	strb	r2, [r3, #24]
}
 80067ec:	bf00      	nop
 80067ee:	370c      	adds	r7, #12
 80067f0:	46bd      	mov	sp, r7
 80067f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067f6:	4770      	bx	lr
 80067f8:	e000e100 	.word	0xe000e100
 80067fc:	e000ed00 	.word	0xe000ed00

08006800 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8006800:	b580      	push	{r7, lr}
 8006802:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8006804:	4b05      	ldr	r3, [pc, #20]	@ (800681c <SysTick_Handler+0x1c>)
 8006806:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8006808:	f001 fd46 	bl	8008298 <xTaskGetSchedulerState>
 800680c:	4603      	mov	r3, r0
 800680e:	2b01      	cmp	r3, #1
 8006810:	d001      	beq.n	8006816 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8006812:	f002 fb41 	bl	8008e98 <xPortSysTickHandler>
  }
}
 8006816:	bf00      	nop
 8006818:	bd80      	pop	{r7, pc}
 800681a:	bf00      	nop
 800681c:	e000e010 	.word	0xe000e010

08006820 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8006820:	b580      	push	{r7, lr}
 8006822:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8006824:	2100      	movs	r1, #0
 8006826:	f06f 0004 	mvn.w	r0, #4
 800682a:	f7ff ffbf 	bl	80067ac <__NVIC_SetPriority>
#endif
}
 800682e:	bf00      	nop
 8006830:	bd80      	pop	{r7, pc}
	...

08006834 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8006834:	b480      	push	{r7}
 8006836:	b083      	sub	sp, #12
 8006838:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800683a:	f3ef 8305 	mrs	r3, IPSR
 800683e:	603b      	str	r3, [r7, #0]
  return(result);
 8006840:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006842:	2b00      	cmp	r3, #0
 8006844:	d003      	beq.n	800684e <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8006846:	f06f 0305 	mvn.w	r3, #5
 800684a:	607b      	str	r3, [r7, #4]
 800684c:	e00c      	b.n	8006868 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800684e:	4b0a      	ldr	r3, [pc, #40]	@ (8006878 <osKernelInitialize+0x44>)
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	2b00      	cmp	r3, #0
 8006854:	d105      	bne.n	8006862 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8006856:	4b08      	ldr	r3, [pc, #32]	@ (8006878 <osKernelInitialize+0x44>)
 8006858:	2201      	movs	r2, #1
 800685a:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800685c:	2300      	movs	r3, #0
 800685e:	607b      	str	r3, [r7, #4]
 8006860:	e002      	b.n	8006868 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8006862:	f04f 33ff 	mov.w	r3, #4294967295
 8006866:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8006868:	687b      	ldr	r3, [r7, #4]
}
 800686a:	4618      	mov	r0, r3
 800686c:	370c      	adds	r7, #12
 800686e:	46bd      	mov	sp, r7
 8006870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006874:	4770      	bx	lr
 8006876:	bf00      	nop
 8006878:	200004b4 	.word	0x200004b4

0800687c <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800687c:	b580      	push	{r7, lr}
 800687e:	b082      	sub	sp, #8
 8006880:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006882:	f3ef 8305 	mrs	r3, IPSR
 8006886:	603b      	str	r3, [r7, #0]
  return(result);
 8006888:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800688a:	2b00      	cmp	r3, #0
 800688c:	d003      	beq.n	8006896 <osKernelStart+0x1a>
    stat = osErrorISR;
 800688e:	f06f 0305 	mvn.w	r3, #5
 8006892:	607b      	str	r3, [r7, #4]
 8006894:	e010      	b.n	80068b8 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8006896:	4b0b      	ldr	r3, [pc, #44]	@ (80068c4 <osKernelStart+0x48>)
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	2b01      	cmp	r3, #1
 800689c:	d109      	bne.n	80068b2 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800689e:	f7ff ffbf 	bl	8006820 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80068a2:	4b08      	ldr	r3, [pc, #32]	@ (80068c4 <osKernelStart+0x48>)
 80068a4:	2202      	movs	r2, #2
 80068a6:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80068a8:	f001 f892 	bl	80079d0 <vTaskStartScheduler>
      stat = osOK;
 80068ac:	2300      	movs	r3, #0
 80068ae:	607b      	str	r3, [r7, #4]
 80068b0:	e002      	b.n	80068b8 <osKernelStart+0x3c>
    } else {
      stat = osError;
 80068b2:	f04f 33ff 	mov.w	r3, #4294967295
 80068b6:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80068b8:	687b      	ldr	r3, [r7, #4]
}
 80068ba:	4618      	mov	r0, r3
 80068bc:	3708      	adds	r7, #8
 80068be:	46bd      	mov	sp, r7
 80068c0:	bd80      	pop	{r7, pc}
 80068c2:	bf00      	nop
 80068c4:	200004b4 	.word	0x200004b4

080068c8 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80068c8:	b580      	push	{r7, lr}
 80068ca:	b08e      	sub	sp, #56	@ 0x38
 80068cc:	af04      	add	r7, sp, #16
 80068ce:	60f8      	str	r0, [r7, #12]
 80068d0:	60b9      	str	r1, [r7, #8]
 80068d2:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80068d4:	2300      	movs	r3, #0
 80068d6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80068d8:	f3ef 8305 	mrs	r3, IPSR
 80068dc:	617b      	str	r3, [r7, #20]
  return(result);
 80068de:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 80068e0:	2b00      	cmp	r3, #0
 80068e2:	d17e      	bne.n	80069e2 <osThreadNew+0x11a>
 80068e4:	68fb      	ldr	r3, [r7, #12]
 80068e6:	2b00      	cmp	r3, #0
 80068e8:	d07b      	beq.n	80069e2 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 80068ea:	2380      	movs	r3, #128	@ 0x80
 80068ec:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 80068ee:	2318      	movs	r3, #24
 80068f0:	61fb      	str	r3, [r7, #28]

    name = NULL;
 80068f2:	2300      	movs	r3, #0
 80068f4:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 80068f6:	f04f 33ff 	mov.w	r3, #4294967295
 80068fa:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	2b00      	cmp	r3, #0
 8006900:	d045      	beq.n	800698e <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	2b00      	cmp	r3, #0
 8006908:	d002      	beq.n	8006910 <osThreadNew+0x48>
        name = attr->name;
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	699b      	ldr	r3, [r3, #24]
 8006914:	2b00      	cmp	r3, #0
 8006916:	d002      	beq.n	800691e <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	699b      	ldr	r3, [r3, #24]
 800691c:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800691e:	69fb      	ldr	r3, [r7, #28]
 8006920:	2b00      	cmp	r3, #0
 8006922:	d008      	beq.n	8006936 <osThreadNew+0x6e>
 8006924:	69fb      	ldr	r3, [r7, #28]
 8006926:	2b38      	cmp	r3, #56	@ 0x38
 8006928:	d805      	bhi.n	8006936 <osThreadNew+0x6e>
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	685b      	ldr	r3, [r3, #4]
 800692e:	f003 0301 	and.w	r3, r3, #1
 8006932:	2b00      	cmp	r3, #0
 8006934:	d001      	beq.n	800693a <osThreadNew+0x72>
        return (NULL);
 8006936:	2300      	movs	r3, #0
 8006938:	e054      	b.n	80069e4 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	695b      	ldr	r3, [r3, #20]
 800693e:	2b00      	cmp	r3, #0
 8006940:	d003      	beq.n	800694a <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	695b      	ldr	r3, [r3, #20]
 8006946:	089b      	lsrs	r3, r3, #2
 8006948:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	689b      	ldr	r3, [r3, #8]
 800694e:	2b00      	cmp	r3, #0
 8006950:	d00e      	beq.n	8006970 <osThreadNew+0xa8>
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	68db      	ldr	r3, [r3, #12]
 8006956:	2ba7      	cmp	r3, #167	@ 0xa7
 8006958:	d90a      	bls.n	8006970 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800695e:	2b00      	cmp	r3, #0
 8006960:	d006      	beq.n	8006970 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	695b      	ldr	r3, [r3, #20]
 8006966:	2b00      	cmp	r3, #0
 8006968:	d002      	beq.n	8006970 <osThreadNew+0xa8>
        mem = 1;
 800696a:	2301      	movs	r3, #1
 800696c:	61bb      	str	r3, [r7, #24]
 800696e:	e010      	b.n	8006992 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	689b      	ldr	r3, [r3, #8]
 8006974:	2b00      	cmp	r3, #0
 8006976:	d10c      	bne.n	8006992 <osThreadNew+0xca>
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	68db      	ldr	r3, [r3, #12]
 800697c:	2b00      	cmp	r3, #0
 800697e:	d108      	bne.n	8006992 <osThreadNew+0xca>
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	691b      	ldr	r3, [r3, #16]
 8006984:	2b00      	cmp	r3, #0
 8006986:	d104      	bne.n	8006992 <osThreadNew+0xca>
          mem = 0;
 8006988:	2300      	movs	r3, #0
 800698a:	61bb      	str	r3, [r7, #24]
 800698c:	e001      	b.n	8006992 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800698e:	2300      	movs	r3, #0
 8006990:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8006992:	69bb      	ldr	r3, [r7, #24]
 8006994:	2b01      	cmp	r3, #1
 8006996:	d110      	bne.n	80069ba <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800699c:	687a      	ldr	r2, [r7, #4]
 800699e:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80069a0:	9202      	str	r2, [sp, #8]
 80069a2:	9301      	str	r3, [sp, #4]
 80069a4:	69fb      	ldr	r3, [r7, #28]
 80069a6:	9300      	str	r3, [sp, #0]
 80069a8:	68bb      	ldr	r3, [r7, #8]
 80069aa:	6a3a      	ldr	r2, [r7, #32]
 80069ac:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80069ae:	68f8      	ldr	r0, [r7, #12]
 80069b0:	f000 fe1a 	bl	80075e8 <xTaskCreateStatic>
 80069b4:	4603      	mov	r3, r0
 80069b6:	613b      	str	r3, [r7, #16]
 80069b8:	e013      	b.n	80069e2 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 80069ba:	69bb      	ldr	r3, [r7, #24]
 80069bc:	2b00      	cmp	r3, #0
 80069be:	d110      	bne.n	80069e2 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80069c0:	6a3b      	ldr	r3, [r7, #32]
 80069c2:	b29a      	uxth	r2, r3
 80069c4:	f107 0310 	add.w	r3, r7, #16
 80069c8:	9301      	str	r3, [sp, #4]
 80069ca:	69fb      	ldr	r3, [r7, #28]
 80069cc:	9300      	str	r3, [sp, #0]
 80069ce:	68bb      	ldr	r3, [r7, #8]
 80069d0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80069d2:	68f8      	ldr	r0, [r7, #12]
 80069d4:	f000 fe68 	bl	80076a8 <xTaskCreate>
 80069d8:	4603      	mov	r3, r0
 80069da:	2b01      	cmp	r3, #1
 80069dc:	d001      	beq.n	80069e2 <osThreadNew+0x11a>
            hTask = NULL;
 80069de:	2300      	movs	r3, #0
 80069e0:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 80069e2:	693b      	ldr	r3, [r7, #16]
}
 80069e4:	4618      	mov	r0, r3
 80069e6:	3728      	adds	r7, #40	@ 0x28
 80069e8:	46bd      	mov	sp, r7
 80069ea:	bd80      	pop	{r7, pc}

080069ec <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 80069ec:	b580      	push	{r7, lr}
 80069ee:	b084      	sub	sp, #16
 80069f0:	af00      	add	r7, sp, #0
 80069f2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80069f4:	f3ef 8305 	mrs	r3, IPSR
 80069f8:	60bb      	str	r3, [r7, #8]
  return(result);
 80069fa:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80069fc:	2b00      	cmp	r3, #0
 80069fe:	d003      	beq.n	8006a08 <osDelay+0x1c>
    stat = osErrorISR;
 8006a00:	f06f 0305 	mvn.w	r3, #5
 8006a04:	60fb      	str	r3, [r7, #12]
 8006a06:	e007      	b.n	8006a18 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8006a08:	2300      	movs	r3, #0
 8006a0a:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	2b00      	cmp	r3, #0
 8006a10:	d002      	beq.n	8006a18 <osDelay+0x2c>
      vTaskDelay(ticks);
 8006a12:	6878      	ldr	r0, [r7, #4]
 8006a14:	f000 ffa6 	bl	8007964 <vTaskDelay>
    }
  }

  return (stat);
 8006a18:	68fb      	ldr	r3, [r7, #12]
}
 8006a1a:	4618      	mov	r0, r3
 8006a1c:	3710      	adds	r7, #16
 8006a1e:	46bd      	mov	sp, r7
 8006a20:	bd80      	pop	{r7, pc}
	...

08006a24 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8006a24:	b480      	push	{r7}
 8006a26:	b085      	sub	sp, #20
 8006a28:	af00      	add	r7, sp, #0
 8006a2a:	60f8      	str	r0, [r7, #12]
 8006a2c:	60b9      	str	r1, [r7, #8]
 8006a2e:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8006a30:	68fb      	ldr	r3, [r7, #12]
 8006a32:	4a07      	ldr	r2, [pc, #28]	@ (8006a50 <vApplicationGetIdleTaskMemory+0x2c>)
 8006a34:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8006a36:	68bb      	ldr	r3, [r7, #8]
 8006a38:	4a06      	ldr	r2, [pc, #24]	@ (8006a54 <vApplicationGetIdleTaskMemory+0x30>)
 8006a3a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	2280      	movs	r2, #128	@ 0x80
 8006a40:	601a      	str	r2, [r3, #0]
}
 8006a42:	bf00      	nop
 8006a44:	3714      	adds	r7, #20
 8006a46:	46bd      	mov	sp, r7
 8006a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a4c:	4770      	bx	lr
 8006a4e:	bf00      	nop
 8006a50:	200004b8 	.word	0x200004b8
 8006a54:	20000560 	.word	0x20000560

08006a58 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8006a58:	b480      	push	{r7}
 8006a5a:	b085      	sub	sp, #20
 8006a5c:	af00      	add	r7, sp, #0
 8006a5e:	60f8      	str	r0, [r7, #12]
 8006a60:	60b9      	str	r1, [r7, #8]
 8006a62:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8006a64:	68fb      	ldr	r3, [r7, #12]
 8006a66:	4a07      	ldr	r2, [pc, #28]	@ (8006a84 <vApplicationGetTimerTaskMemory+0x2c>)
 8006a68:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8006a6a:	68bb      	ldr	r3, [r7, #8]
 8006a6c:	4a06      	ldr	r2, [pc, #24]	@ (8006a88 <vApplicationGetTimerTaskMemory+0x30>)
 8006a6e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006a76:	601a      	str	r2, [r3, #0]
}
 8006a78:	bf00      	nop
 8006a7a:	3714      	adds	r7, #20
 8006a7c:	46bd      	mov	sp, r7
 8006a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a82:	4770      	bx	lr
 8006a84:	20000760 	.word	0x20000760
 8006a88:	20000808 	.word	0x20000808

08006a8c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8006a8c:	b480      	push	{r7}
 8006a8e:	b083      	sub	sp, #12
 8006a90:	af00      	add	r7, sp, #0
 8006a92:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	f103 0208 	add.w	r2, r3, #8
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	f04f 32ff 	mov.w	r2, #4294967295
 8006aa4:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	f103 0208 	add.w	r2, r3, #8
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	f103 0208 	add.w	r2, r3, #8
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	2200      	movs	r2, #0
 8006abe:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8006ac0:	bf00      	nop
 8006ac2:	370c      	adds	r7, #12
 8006ac4:	46bd      	mov	sp, r7
 8006ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aca:	4770      	bx	lr

08006acc <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8006acc:	b480      	push	{r7}
 8006ace:	b083      	sub	sp, #12
 8006ad0:	af00      	add	r7, sp, #0
 8006ad2:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	2200      	movs	r2, #0
 8006ad8:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8006ada:	bf00      	nop
 8006adc:	370c      	adds	r7, #12
 8006ade:	46bd      	mov	sp, r7
 8006ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ae4:	4770      	bx	lr

08006ae6 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006ae6:	b480      	push	{r7}
 8006ae8:	b085      	sub	sp, #20
 8006aea:	af00      	add	r7, sp, #0
 8006aec:	6078      	str	r0, [r7, #4]
 8006aee:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	685b      	ldr	r3, [r3, #4]
 8006af4:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8006af6:	683b      	ldr	r3, [r7, #0]
 8006af8:	68fa      	ldr	r2, [r7, #12]
 8006afa:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8006afc:	68fb      	ldr	r3, [r7, #12]
 8006afe:	689a      	ldr	r2, [r3, #8]
 8006b00:	683b      	ldr	r3, [r7, #0]
 8006b02:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8006b04:	68fb      	ldr	r3, [r7, #12]
 8006b06:	689b      	ldr	r3, [r3, #8]
 8006b08:	683a      	ldr	r2, [r7, #0]
 8006b0a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8006b0c:	68fb      	ldr	r3, [r7, #12]
 8006b0e:	683a      	ldr	r2, [r7, #0]
 8006b10:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8006b12:	683b      	ldr	r3, [r7, #0]
 8006b14:	687a      	ldr	r2, [r7, #4]
 8006b16:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	1c5a      	adds	r2, r3, #1
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	601a      	str	r2, [r3, #0]
}
 8006b22:	bf00      	nop
 8006b24:	3714      	adds	r7, #20
 8006b26:	46bd      	mov	sp, r7
 8006b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b2c:	4770      	bx	lr

08006b2e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006b2e:	b480      	push	{r7}
 8006b30:	b085      	sub	sp, #20
 8006b32:	af00      	add	r7, sp, #0
 8006b34:	6078      	str	r0, [r7, #4]
 8006b36:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8006b38:	683b      	ldr	r3, [r7, #0]
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8006b3e:	68bb      	ldr	r3, [r7, #8]
 8006b40:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006b44:	d103      	bne.n	8006b4e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	691b      	ldr	r3, [r3, #16]
 8006b4a:	60fb      	str	r3, [r7, #12]
 8006b4c:	e00c      	b.n	8006b68 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	3308      	adds	r3, #8
 8006b52:	60fb      	str	r3, [r7, #12]
 8006b54:	e002      	b.n	8006b5c <vListInsert+0x2e>
 8006b56:	68fb      	ldr	r3, [r7, #12]
 8006b58:	685b      	ldr	r3, [r3, #4]
 8006b5a:	60fb      	str	r3, [r7, #12]
 8006b5c:	68fb      	ldr	r3, [r7, #12]
 8006b5e:	685b      	ldr	r3, [r3, #4]
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	68ba      	ldr	r2, [r7, #8]
 8006b64:	429a      	cmp	r2, r3
 8006b66:	d2f6      	bcs.n	8006b56 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8006b68:	68fb      	ldr	r3, [r7, #12]
 8006b6a:	685a      	ldr	r2, [r3, #4]
 8006b6c:	683b      	ldr	r3, [r7, #0]
 8006b6e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8006b70:	683b      	ldr	r3, [r7, #0]
 8006b72:	685b      	ldr	r3, [r3, #4]
 8006b74:	683a      	ldr	r2, [r7, #0]
 8006b76:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8006b78:	683b      	ldr	r3, [r7, #0]
 8006b7a:	68fa      	ldr	r2, [r7, #12]
 8006b7c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8006b7e:	68fb      	ldr	r3, [r7, #12]
 8006b80:	683a      	ldr	r2, [r7, #0]
 8006b82:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8006b84:	683b      	ldr	r3, [r7, #0]
 8006b86:	687a      	ldr	r2, [r7, #4]
 8006b88:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	681b      	ldr	r3, [r3, #0]
 8006b8e:	1c5a      	adds	r2, r3, #1
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	601a      	str	r2, [r3, #0]
}
 8006b94:	bf00      	nop
 8006b96:	3714      	adds	r7, #20
 8006b98:	46bd      	mov	sp, r7
 8006b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b9e:	4770      	bx	lr

08006ba0 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8006ba0:	b480      	push	{r7}
 8006ba2:	b085      	sub	sp, #20
 8006ba4:	af00      	add	r7, sp, #0
 8006ba6:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	691b      	ldr	r3, [r3, #16]
 8006bac:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	685b      	ldr	r3, [r3, #4]
 8006bb2:	687a      	ldr	r2, [r7, #4]
 8006bb4:	6892      	ldr	r2, [r2, #8]
 8006bb6:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	689b      	ldr	r3, [r3, #8]
 8006bbc:	687a      	ldr	r2, [r7, #4]
 8006bbe:	6852      	ldr	r2, [r2, #4]
 8006bc0:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8006bc2:	68fb      	ldr	r3, [r7, #12]
 8006bc4:	685b      	ldr	r3, [r3, #4]
 8006bc6:	687a      	ldr	r2, [r7, #4]
 8006bc8:	429a      	cmp	r2, r3
 8006bca:	d103      	bne.n	8006bd4 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	689a      	ldr	r2, [r3, #8]
 8006bd0:	68fb      	ldr	r3, [r7, #12]
 8006bd2:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	2200      	movs	r2, #0
 8006bd8:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8006bda:	68fb      	ldr	r3, [r7, #12]
 8006bdc:	681b      	ldr	r3, [r3, #0]
 8006bde:	1e5a      	subs	r2, r3, #1
 8006be0:	68fb      	ldr	r3, [r7, #12]
 8006be2:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8006be4:	68fb      	ldr	r3, [r7, #12]
 8006be6:	681b      	ldr	r3, [r3, #0]
}
 8006be8:	4618      	mov	r0, r3
 8006bea:	3714      	adds	r7, #20
 8006bec:	46bd      	mov	sp, r7
 8006bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bf2:	4770      	bx	lr

08006bf4 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8006bf4:	b580      	push	{r7, lr}
 8006bf6:	b084      	sub	sp, #16
 8006bf8:	af00      	add	r7, sp, #0
 8006bfa:	6078      	str	r0, [r7, #4]
 8006bfc:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8006c02:	68fb      	ldr	r3, [r7, #12]
 8006c04:	2b00      	cmp	r3, #0
 8006c06:	d10b      	bne.n	8006c20 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8006c08:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c0c:	f383 8811 	msr	BASEPRI, r3
 8006c10:	f3bf 8f6f 	isb	sy
 8006c14:	f3bf 8f4f 	dsb	sy
 8006c18:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8006c1a:	bf00      	nop
 8006c1c:	bf00      	nop
 8006c1e:	e7fd      	b.n	8006c1c <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8006c20:	f002 f8aa 	bl	8008d78 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006c24:	68fb      	ldr	r3, [r7, #12]
 8006c26:	681a      	ldr	r2, [r3, #0]
 8006c28:	68fb      	ldr	r3, [r7, #12]
 8006c2a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006c2c:	68f9      	ldr	r1, [r7, #12]
 8006c2e:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8006c30:	fb01 f303 	mul.w	r3, r1, r3
 8006c34:	441a      	add	r2, r3
 8006c36:	68fb      	ldr	r3, [r7, #12]
 8006c38:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8006c3a:	68fb      	ldr	r3, [r7, #12]
 8006c3c:	2200      	movs	r2, #0
 8006c3e:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8006c40:	68fb      	ldr	r3, [r7, #12]
 8006c42:	681a      	ldr	r2, [r3, #0]
 8006c44:	68fb      	ldr	r3, [r7, #12]
 8006c46:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006c48:	68fb      	ldr	r3, [r7, #12]
 8006c4a:	681a      	ldr	r2, [r3, #0]
 8006c4c:	68fb      	ldr	r3, [r7, #12]
 8006c4e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006c50:	3b01      	subs	r3, #1
 8006c52:	68f9      	ldr	r1, [r7, #12]
 8006c54:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8006c56:	fb01 f303 	mul.w	r3, r1, r3
 8006c5a:	441a      	add	r2, r3
 8006c5c:	68fb      	ldr	r3, [r7, #12]
 8006c5e:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8006c60:	68fb      	ldr	r3, [r7, #12]
 8006c62:	22ff      	movs	r2, #255	@ 0xff
 8006c64:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8006c68:	68fb      	ldr	r3, [r7, #12]
 8006c6a:	22ff      	movs	r2, #255	@ 0xff
 8006c6c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8006c70:	683b      	ldr	r3, [r7, #0]
 8006c72:	2b00      	cmp	r3, #0
 8006c74:	d114      	bne.n	8006ca0 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006c76:	68fb      	ldr	r3, [r7, #12]
 8006c78:	691b      	ldr	r3, [r3, #16]
 8006c7a:	2b00      	cmp	r3, #0
 8006c7c:	d01a      	beq.n	8006cb4 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006c7e:	68fb      	ldr	r3, [r7, #12]
 8006c80:	3310      	adds	r3, #16
 8006c82:	4618      	mov	r0, r3
 8006c84:	f001 f942 	bl	8007f0c <xTaskRemoveFromEventList>
 8006c88:	4603      	mov	r3, r0
 8006c8a:	2b00      	cmp	r3, #0
 8006c8c:	d012      	beq.n	8006cb4 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8006c8e:	4b0d      	ldr	r3, [pc, #52]	@ (8006cc4 <xQueueGenericReset+0xd0>)
 8006c90:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006c94:	601a      	str	r2, [r3, #0]
 8006c96:	f3bf 8f4f 	dsb	sy
 8006c9a:	f3bf 8f6f 	isb	sy
 8006c9e:	e009      	b.n	8006cb4 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8006ca0:	68fb      	ldr	r3, [r7, #12]
 8006ca2:	3310      	adds	r3, #16
 8006ca4:	4618      	mov	r0, r3
 8006ca6:	f7ff fef1 	bl	8006a8c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8006caa:	68fb      	ldr	r3, [r7, #12]
 8006cac:	3324      	adds	r3, #36	@ 0x24
 8006cae:	4618      	mov	r0, r3
 8006cb0:	f7ff feec 	bl	8006a8c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8006cb4:	f002 f892 	bl	8008ddc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8006cb8:	2301      	movs	r3, #1
}
 8006cba:	4618      	mov	r0, r3
 8006cbc:	3710      	adds	r7, #16
 8006cbe:	46bd      	mov	sp, r7
 8006cc0:	bd80      	pop	{r7, pc}
 8006cc2:	bf00      	nop
 8006cc4:	e000ed04 	.word	0xe000ed04

08006cc8 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8006cc8:	b580      	push	{r7, lr}
 8006cca:	b08e      	sub	sp, #56	@ 0x38
 8006ccc:	af02      	add	r7, sp, #8
 8006cce:	60f8      	str	r0, [r7, #12]
 8006cd0:	60b9      	str	r1, [r7, #8]
 8006cd2:	607a      	str	r2, [r7, #4]
 8006cd4:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8006cd6:	68fb      	ldr	r3, [r7, #12]
 8006cd8:	2b00      	cmp	r3, #0
 8006cda:	d10b      	bne.n	8006cf4 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8006cdc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ce0:	f383 8811 	msr	BASEPRI, r3
 8006ce4:	f3bf 8f6f 	isb	sy
 8006ce8:	f3bf 8f4f 	dsb	sy
 8006cec:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8006cee:	bf00      	nop
 8006cf0:	bf00      	nop
 8006cf2:	e7fd      	b.n	8006cf0 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8006cf4:	683b      	ldr	r3, [r7, #0]
 8006cf6:	2b00      	cmp	r3, #0
 8006cf8:	d10b      	bne.n	8006d12 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8006cfa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006cfe:	f383 8811 	msr	BASEPRI, r3
 8006d02:	f3bf 8f6f 	isb	sy
 8006d06:	f3bf 8f4f 	dsb	sy
 8006d0a:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8006d0c:	bf00      	nop
 8006d0e:	bf00      	nop
 8006d10:	e7fd      	b.n	8006d0e <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	2b00      	cmp	r3, #0
 8006d16:	d002      	beq.n	8006d1e <xQueueGenericCreateStatic+0x56>
 8006d18:	68bb      	ldr	r3, [r7, #8]
 8006d1a:	2b00      	cmp	r3, #0
 8006d1c:	d001      	beq.n	8006d22 <xQueueGenericCreateStatic+0x5a>
 8006d1e:	2301      	movs	r3, #1
 8006d20:	e000      	b.n	8006d24 <xQueueGenericCreateStatic+0x5c>
 8006d22:	2300      	movs	r3, #0
 8006d24:	2b00      	cmp	r3, #0
 8006d26:	d10b      	bne.n	8006d40 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8006d28:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d2c:	f383 8811 	msr	BASEPRI, r3
 8006d30:	f3bf 8f6f 	isb	sy
 8006d34:	f3bf 8f4f 	dsb	sy
 8006d38:	623b      	str	r3, [r7, #32]
}
 8006d3a:	bf00      	nop
 8006d3c:	bf00      	nop
 8006d3e:	e7fd      	b.n	8006d3c <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	2b00      	cmp	r3, #0
 8006d44:	d102      	bne.n	8006d4c <xQueueGenericCreateStatic+0x84>
 8006d46:	68bb      	ldr	r3, [r7, #8]
 8006d48:	2b00      	cmp	r3, #0
 8006d4a:	d101      	bne.n	8006d50 <xQueueGenericCreateStatic+0x88>
 8006d4c:	2301      	movs	r3, #1
 8006d4e:	e000      	b.n	8006d52 <xQueueGenericCreateStatic+0x8a>
 8006d50:	2300      	movs	r3, #0
 8006d52:	2b00      	cmp	r3, #0
 8006d54:	d10b      	bne.n	8006d6e <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8006d56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d5a:	f383 8811 	msr	BASEPRI, r3
 8006d5e:	f3bf 8f6f 	isb	sy
 8006d62:	f3bf 8f4f 	dsb	sy
 8006d66:	61fb      	str	r3, [r7, #28]
}
 8006d68:	bf00      	nop
 8006d6a:	bf00      	nop
 8006d6c:	e7fd      	b.n	8006d6a <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8006d6e:	2350      	movs	r3, #80	@ 0x50
 8006d70:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8006d72:	697b      	ldr	r3, [r7, #20]
 8006d74:	2b50      	cmp	r3, #80	@ 0x50
 8006d76:	d00b      	beq.n	8006d90 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8006d78:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d7c:	f383 8811 	msr	BASEPRI, r3
 8006d80:	f3bf 8f6f 	isb	sy
 8006d84:	f3bf 8f4f 	dsb	sy
 8006d88:	61bb      	str	r3, [r7, #24]
}
 8006d8a:	bf00      	nop
 8006d8c:	bf00      	nop
 8006d8e:	e7fd      	b.n	8006d8c <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8006d90:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006d92:	683b      	ldr	r3, [r7, #0]
 8006d94:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8006d96:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006d98:	2b00      	cmp	r3, #0
 8006d9a:	d00d      	beq.n	8006db8 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8006d9c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006d9e:	2201      	movs	r2, #1
 8006da0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8006da4:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8006da8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006daa:	9300      	str	r3, [sp, #0]
 8006dac:	4613      	mov	r3, r2
 8006dae:	687a      	ldr	r2, [r7, #4]
 8006db0:	68b9      	ldr	r1, [r7, #8]
 8006db2:	68f8      	ldr	r0, [r7, #12]
 8006db4:	f000 f805 	bl	8006dc2 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8006db8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8006dba:	4618      	mov	r0, r3
 8006dbc:	3730      	adds	r7, #48	@ 0x30
 8006dbe:	46bd      	mov	sp, r7
 8006dc0:	bd80      	pop	{r7, pc}

08006dc2 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8006dc2:	b580      	push	{r7, lr}
 8006dc4:	b084      	sub	sp, #16
 8006dc6:	af00      	add	r7, sp, #0
 8006dc8:	60f8      	str	r0, [r7, #12]
 8006dca:	60b9      	str	r1, [r7, #8]
 8006dcc:	607a      	str	r2, [r7, #4]
 8006dce:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8006dd0:	68bb      	ldr	r3, [r7, #8]
 8006dd2:	2b00      	cmp	r3, #0
 8006dd4:	d103      	bne.n	8006dde <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8006dd6:	69bb      	ldr	r3, [r7, #24]
 8006dd8:	69ba      	ldr	r2, [r7, #24]
 8006dda:	601a      	str	r2, [r3, #0]
 8006ddc:	e002      	b.n	8006de4 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8006dde:	69bb      	ldr	r3, [r7, #24]
 8006de0:	687a      	ldr	r2, [r7, #4]
 8006de2:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8006de4:	69bb      	ldr	r3, [r7, #24]
 8006de6:	68fa      	ldr	r2, [r7, #12]
 8006de8:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8006dea:	69bb      	ldr	r3, [r7, #24]
 8006dec:	68ba      	ldr	r2, [r7, #8]
 8006dee:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8006df0:	2101      	movs	r1, #1
 8006df2:	69b8      	ldr	r0, [r7, #24]
 8006df4:	f7ff fefe 	bl	8006bf4 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8006df8:	69bb      	ldr	r3, [r7, #24]
 8006dfa:	78fa      	ldrb	r2, [r7, #3]
 8006dfc:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8006e00:	bf00      	nop
 8006e02:	3710      	adds	r7, #16
 8006e04:	46bd      	mov	sp, r7
 8006e06:	bd80      	pop	{r7, pc}

08006e08 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8006e08:	b580      	push	{r7, lr}
 8006e0a:	b08e      	sub	sp, #56	@ 0x38
 8006e0c:	af00      	add	r7, sp, #0
 8006e0e:	60f8      	str	r0, [r7, #12]
 8006e10:	60b9      	str	r1, [r7, #8]
 8006e12:	607a      	str	r2, [r7, #4]
 8006e14:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8006e16:	2300      	movs	r3, #0
 8006e18:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006e1a:	68fb      	ldr	r3, [r7, #12]
 8006e1c:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8006e1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e20:	2b00      	cmp	r3, #0
 8006e22:	d10b      	bne.n	8006e3c <xQueueGenericSend+0x34>
	__asm volatile
 8006e24:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e28:	f383 8811 	msr	BASEPRI, r3
 8006e2c:	f3bf 8f6f 	isb	sy
 8006e30:	f3bf 8f4f 	dsb	sy
 8006e34:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8006e36:	bf00      	nop
 8006e38:	bf00      	nop
 8006e3a:	e7fd      	b.n	8006e38 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006e3c:	68bb      	ldr	r3, [r7, #8]
 8006e3e:	2b00      	cmp	r3, #0
 8006e40:	d103      	bne.n	8006e4a <xQueueGenericSend+0x42>
 8006e42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e46:	2b00      	cmp	r3, #0
 8006e48:	d101      	bne.n	8006e4e <xQueueGenericSend+0x46>
 8006e4a:	2301      	movs	r3, #1
 8006e4c:	e000      	b.n	8006e50 <xQueueGenericSend+0x48>
 8006e4e:	2300      	movs	r3, #0
 8006e50:	2b00      	cmp	r3, #0
 8006e52:	d10b      	bne.n	8006e6c <xQueueGenericSend+0x64>
	__asm volatile
 8006e54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e58:	f383 8811 	msr	BASEPRI, r3
 8006e5c:	f3bf 8f6f 	isb	sy
 8006e60:	f3bf 8f4f 	dsb	sy
 8006e64:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8006e66:	bf00      	nop
 8006e68:	bf00      	nop
 8006e6a:	e7fd      	b.n	8006e68 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006e6c:	683b      	ldr	r3, [r7, #0]
 8006e6e:	2b02      	cmp	r3, #2
 8006e70:	d103      	bne.n	8006e7a <xQueueGenericSend+0x72>
 8006e72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e74:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006e76:	2b01      	cmp	r3, #1
 8006e78:	d101      	bne.n	8006e7e <xQueueGenericSend+0x76>
 8006e7a:	2301      	movs	r3, #1
 8006e7c:	e000      	b.n	8006e80 <xQueueGenericSend+0x78>
 8006e7e:	2300      	movs	r3, #0
 8006e80:	2b00      	cmp	r3, #0
 8006e82:	d10b      	bne.n	8006e9c <xQueueGenericSend+0x94>
	__asm volatile
 8006e84:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e88:	f383 8811 	msr	BASEPRI, r3
 8006e8c:	f3bf 8f6f 	isb	sy
 8006e90:	f3bf 8f4f 	dsb	sy
 8006e94:	623b      	str	r3, [r7, #32]
}
 8006e96:	bf00      	nop
 8006e98:	bf00      	nop
 8006e9a:	e7fd      	b.n	8006e98 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006e9c:	f001 f9fc 	bl	8008298 <xTaskGetSchedulerState>
 8006ea0:	4603      	mov	r3, r0
 8006ea2:	2b00      	cmp	r3, #0
 8006ea4:	d102      	bne.n	8006eac <xQueueGenericSend+0xa4>
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	2b00      	cmp	r3, #0
 8006eaa:	d101      	bne.n	8006eb0 <xQueueGenericSend+0xa8>
 8006eac:	2301      	movs	r3, #1
 8006eae:	e000      	b.n	8006eb2 <xQueueGenericSend+0xaa>
 8006eb0:	2300      	movs	r3, #0
 8006eb2:	2b00      	cmp	r3, #0
 8006eb4:	d10b      	bne.n	8006ece <xQueueGenericSend+0xc6>
	__asm volatile
 8006eb6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006eba:	f383 8811 	msr	BASEPRI, r3
 8006ebe:	f3bf 8f6f 	isb	sy
 8006ec2:	f3bf 8f4f 	dsb	sy
 8006ec6:	61fb      	str	r3, [r7, #28]
}
 8006ec8:	bf00      	nop
 8006eca:	bf00      	nop
 8006ecc:	e7fd      	b.n	8006eca <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006ece:	f001 ff53 	bl	8008d78 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006ed2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ed4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006ed6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ed8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006eda:	429a      	cmp	r2, r3
 8006edc:	d302      	bcc.n	8006ee4 <xQueueGenericSend+0xdc>
 8006ede:	683b      	ldr	r3, [r7, #0]
 8006ee0:	2b02      	cmp	r3, #2
 8006ee2:	d129      	bne.n	8006f38 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006ee4:	683a      	ldr	r2, [r7, #0]
 8006ee6:	68b9      	ldr	r1, [r7, #8]
 8006ee8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006eea:	f000 fa0f 	bl	800730c <prvCopyDataToQueue>
 8006eee:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006ef0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ef2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ef4:	2b00      	cmp	r3, #0
 8006ef6:	d010      	beq.n	8006f1a <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006ef8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006efa:	3324      	adds	r3, #36	@ 0x24
 8006efc:	4618      	mov	r0, r3
 8006efe:	f001 f805 	bl	8007f0c <xTaskRemoveFromEventList>
 8006f02:	4603      	mov	r3, r0
 8006f04:	2b00      	cmp	r3, #0
 8006f06:	d013      	beq.n	8006f30 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8006f08:	4b3f      	ldr	r3, [pc, #252]	@ (8007008 <xQueueGenericSend+0x200>)
 8006f0a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006f0e:	601a      	str	r2, [r3, #0]
 8006f10:	f3bf 8f4f 	dsb	sy
 8006f14:	f3bf 8f6f 	isb	sy
 8006f18:	e00a      	b.n	8006f30 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8006f1a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006f1c:	2b00      	cmp	r3, #0
 8006f1e:	d007      	beq.n	8006f30 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8006f20:	4b39      	ldr	r3, [pc, #228]	@ (8007008 <xQueueGenericSend+0x200>)
 8006f22:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006f26:	601a      	str	r2, [r3, #0]
 8006f28:	f3bf 8f4f 	dsb	sy
 8006f2c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8006f30:	f001 ff54 	bl	8008ddc <vPortExitCritical>
				return pdPASS;
 8006f34:	2301      	movs	r3, #1
 8006f36:	e063      	b.n	8007000 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	2b00      	cmp	r3, #0
 8006f3c:	d103      	bne.n	8006f46 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8006f3e:	f001 ff4d 	bl	8008ddc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8006f42:	2300      	movs	r3, #0
 8006f44:	e05c      	b.n	8007000 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006f46:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006f48:	2b00      	cmp	r3, #0
 8006f4a:	d106      	bne.n	8006f5a <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006f4c:	f107 0314 	add.w	r3, r7, #20
 8006f50:	4618      	mov	r0, r3
 8006f52:	f001 f83f 	bl	8007fd4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006f56:	2301      	movs	r3, #1
 8006f58:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006f5a:	f001 ff3f 	bl	8008ddc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006f5e:	f000 fda7 	bl	8007ab0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006f62:	f001 ff09 	bl	8008d78 <vPortEnterCritical>
 8006f66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f68:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006f6c:	b25b      	sxtb	r3, r3
 8006f6e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f72:	d103      	bne.n	8006f7c <xQueueGenericSend+0x174>
 8006f74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f76:	2200      	movs	r2, #0
 8006f78:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006f7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f7e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006f82:	b25b      	sxtb	r3, r3
 8006f84:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f88:	d103      	bne.n	8006f92 <xQueueGenericSend+0x18a>
 8006f8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f8c:	2200      	movs	r2, #0
 8006f8e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006f92:	f001 ff23 	bl	8008ddc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006f96:	1d3a      	adds	r2, r7, #4
 8006f98:	f107 0314 	add.w	r3, r7, #20
 8006f9c:	4611      	mov	r1, r2
 8006f9e:	4618      	mov	r0, r3
 8006fa0:	f001 f82e 	bl	8008000 <xTaskCheckForTimeOut>
 8006fa4:	4603      	mov	r3, r0
 8006fa6:	2b00      	cmp	r3, #0
 8006fa8:	d124      	bne.n	8006ff4 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8006faa:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006fac:	f000 faa6 	bl	80074fc <prvIsQueueFull>
 8006fb0:	4603      	mov	r3, r0
 8006fb2:	2b00      	cmp	r3, #0
 8006fb4:	d018      	beq.n	8006fe8 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8006fb6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006fb8:	3310      	adds	r3, #16
 8006fba:	687a      	ldr	r2, [r7, #4]
 8006fbc:	4611      	mov	r1, r2
 8006fbe:	4618      	mov	r0, r3
 8006fc0:	f000 ff52 	bl	8007e68 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8006fc4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006fc6:	f000 fa31 	bl	800742c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8006fca:	f000 fd7f 	bl	8007acc <xTaskResumeAll>
 8006fce:	4603      	mov	r3, r0
 8006fd0:	2b00      	cmp	r3, #0
 8006fd2:	f47f af7c 	bne.w	8006ece <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8006fd6:	4b0c      	ldr	r3, [pc, #48]	@ (8007008 <xQueueGenericSend+0x200>)
 8006fd8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006fdc:	601a      	str	r2, [r3, #0]
 8006fde:	f3bf 8f4f 	dsb	sy
 8006fe2:	f3bf 8f6f 	isb	sy
 8006fe6:	e772      	b.n	8006ece <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8006fe8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006fea:	f000 fa1f 	bl	800742c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006fee:	f000 fd6d 	bl	8007acc <xTaskResumeAll>
 8006ff2:	e76c      	b.n	8006ece <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8006ff4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006ff6:	f000 fa19 	bl	800742c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006ffa:	f000 fd67 	bl	8007acc <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8006ffe:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8007000:	4618      	mov	r0, r3
 8007002:	3738      	adds	r7, #56	@ 0x38
 8007004:	46bd      	mov	sp, r7
 8007006:	bd80      	pop	{r7, pc}
 8007008:	e000ed04 	.word	0xe000ed04

0800700c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800700c:	b580      	push	{r7, lr}
 800700e:	b090      	sub	sp, #64	@ 0x40
 8007010:	af00      	add	r7, sp, #0
 8007012:	60f8      	str	r0, [r7, #12]
 8007014:	60b9      	str	r1, [r7, #8]
 8007016:	607a      	str	r2, [r7, #4]
 8007018:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800701a:	68fb      	ldr	r3, [r7, #12]
 800701c:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800701e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007020:	2b00      	cmp	r3, #0
 8007022:	d10b      	bne.n	800703c <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8007024:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007028:	f383 8811 	msr	BASEPRI, r3
 800702c:	f3bf 8f6f 	isb	sy
 8007030:	f3bf 8f4f 	dsb	sy
 8007034:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8007036:	bf00      	nop
 8007038:	bf00      	nop
 800703a:	e7fd      	b.n	8007038 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800703c:	68bb      	ldr	r3, [r7, #8]
 800703e:	2b00      	cmp	r3, #0
 8007040:	d103      	bne.n	800704a <xQueueGenericSendFromISR+0x3e>
 8007042:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007044:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007046:	2b00      	cmp	r3, #0
 8007048:	d101      	bne.n	800704e <xQueueGenericSendFromISR+0x42>
 800704a:	2301      	movs	r3, #1
 800704c:	e000      	b.n	8007050 <xQueueGenericSendFromISR+0x44>
 800704e:	2300      	movs	r3, #0
 8007050:	2b00      	cmp	r3, #0
 8007052:	d10b      	bne.n	800706c <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8007054:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007058:	f383 8811 	msr	BASEPRI, r3
 800705c:	f3bf 8f6f 	isb	sy
 8007060:	f3bf 8f4f 	dsb	sy
 8007064:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8007066:	bf00      	nop
 8007068:	bf00      	nop
 800706a:	e7fd      	b.n	8007068 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800706c:	683b      	ldr	r3, [r7, #0]
 800706e:	2b02      	cmp	r3, #2
 8007070:	d103      	bne.n	800707a <xQueueGenericSendFromISR+0x6e>
 8007072:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007074:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007076:	2b01      	cmp	r3, #1
 8007078:	d101      	bne.n	800707e <xQueueGenericSendFromISR+0x72>
 800707a:	2301      	movs	r3, #1
 800707c:	e000      	b.n	8007080 <xQueueGenericSendFromISR+0x74>
 800707e:	2300      	movs	r3, #0
 8007080:	2b00      	cmp	r3, #0
 8007082:	d10b      	bne.n	800709c <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8007084:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007088:	f383 8811 	msr	BASEPRI, r3
 800708c:	f3bf 8f6f 	isb	sy
 8007090:	f3bf 8f4f 	dsb	sy
 8007094:	623b      	str	r3, [r7, #32]
}
 8007096:	bf00      	nop
 8007098:	bf00      	nop
 800709a:	e7fd      	b.n	8007098 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800709c:	f001 ff4c 	bl	8008f38 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80070a0:	f3ef 8211 	mrs	r2, BASEPRI
 80070a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80070a8:	f383 8811 	msr	BASEPRI, r3
 80070ac:	f3bf 8f6f 	isb	sy
 80070b0:	f3bf 8f4f 	dsb	sy
 80070b4:	61fa      	str	r2, [r7, #28]
 80070b6:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80070b8:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80070ba:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80070bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80070be:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80070c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80070c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80070c4:	429a      	cmp	r2, r3
 80070c6:	d302      	bcc.n	80070ce <xQueueGenericSendFromISR+0xc2>
 80070c8:	683b      	ldr	r3, [r7, #0]
 80070ca:	2b02      	cmp	r3, #2
 80070cc:	d12f      	bne.n	800712e <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80070ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80070d0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80070d4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80070d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80070da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80070dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80070de:	683a      	ldr	r2, [r7, #0]
 80070e0:	68b9      	ldr	r1, [r7, #8]
 80070e2:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80070e4:	f000 f912 	bl	800730c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80070e8:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 80070ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80070f0:	d112      	bne.n	8007118 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80070f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80070f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80070f6:	2b00      	cmp	r3, #0
 80070f8:	d016      	beq.n	8007128 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80070fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80070fc:	3324      	adds	r3, #36	@ 0x24
 80070fe:	4618      	mov	r0, r3
 8007100:	f000 ff04 	bl	8007f0c <xTaskRemoveFromEventList>
 8007104:	4603      	mov	r3, r0
 8007106:	2b00      	cmp	r3, #0
 8007108:	d00e      	beq.n	8007128 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	2b00      	cmp	r3, #0
 800710e:	d00b      	beq.n	8007128 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	2201      	movs	r2, #1
 8007114:	601a      	str	r2, [r3, #0]
 8007116:	e007      	b.n	8007128 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8007118:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800711c:	3301      	adds	r3, #1
 800711e:	b2db      	uxtb	r3, r3
 8007120:	b25a      	sxtb	r2, r3
 8007122:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007124:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8007128:	2301      	movs	r3, #1
 800712a:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 800712c:	e001      	b.n	8007132 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800712e:	2300      	movs	r3, #0
 8007130:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007132:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007134:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8007136:	697b      	ldr	r3, [r7, #20]
 8007138:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800713c:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800713e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8007140:	4618      	mov	r0, r3
 8007142:	3740      	adds	r7, #64	@ 0x40
 8007144:	46bd      	mov	sp, r7
 8007146:	bd80      	pop	{r7, pc}

08007148 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8007148:	b580      	push	{r7, lr}
 800714a:	b08c      	sub	sp, #48	@ 0x30
 800714c:	af00      	add	r7, sp, #0
 800714e:	60f8      	str	r0, [r7, #12]
 8007150:	60b9      	str	r1, [r7, #8]
 8007152:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8007154:	2300      	movs	r3, #0
 8007156:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007158:	68fb      	ldr	r3, [r7, #12]
 800715a:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800715c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800715e:	2b00      	cmp	r3, #0
 8007160:	d10b      	bne.n	800717a <xQueueReceive+0x32>
	__asm volatile
 8007162:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007166:	f383 8811 	msr	BASEPRI, r3
 800716a:	f3bf 8f6f 	isb	sy
 800716e:	f3bf 8f4f 	dsb	sy
 8007172:	623b      	str	r3, [r7, #32]
}
 8007174:	bf00      	nop
 8007176:	bf00      	nop
 8007178:	e7fd      	b.n	8007176 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800717a:	68bb      	ldr	r3, [r7, #8]
 800717c:	2b00      	cmp	r3, #0
 800717e:	d103      	bne.n	8007188 <xQueueReceive+0x40>
 8007180:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007182:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007184:	2b00      	cmp	r3, #0
 8007186:	d101      	bne.n	800718c <xQueueReceive+0x44>
 8007188:	2301      	movs	r3, #1
 800718a:	e000      	b.n	800718e <xQueueReceive+0x46>
 800718c:	2300      	movs	r3, #0
 800718e:	2b00      	cmp	r3, #0
 8007190:	d10b      	bne.n	80071aa <xQueueReceive+0x62>
	__asm volatile
 8007192:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007196:	f383 8811 	msr	BASEPRI, r3
 800719a:	f3bf 8f6f 	isb	sy
 800719e:	f3bf 8f4f 	dsb	sy
 80071a2:	61fb      	str	r3, [r7, #28]
}
 80071a4:	bf00      	nop
 80071a6:	bf00      	nop
 80071a8:	e7fd      	b.n	80071a6 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80071aa:	f001 f875 	bl	8008298 <xTaskGetSchedulerState>
 80071ae:	4603      	mov	r3, r0
 80071b0:	2b00      	cmp	r3, #0
 80071b2:	d102      	bne.n	80071ba <xQueueReceive+0x72>
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	2b00      	cmp	r3, #0
 80071b8:	d101      	bne.n	80071be <xQueueReceive+0x76>
 80071ba:	2301      	movs	r3, #1
 80071bc:	e000      	b.n	80071c0 <xQueueReceive+0x78>
 80071be:	2300      	movs	r3, #0
 80071c0:	2b00      	cmp	r3, #0
 80071c2:	d10b      	bne.n	80071dc <xQueueReceive+0x94>
	__asm volatile
 80071c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80071c8:	f383 8811 	msr	BASEPRI, r3
 80071cc:	f3bf 8f6f 	isb	sy
 80071d0:	f3bf 8f4f 	dsb	sy
 80071d4:	61bb      	str	r3, [r7, #24]
}
 80071d6:	bf00      	nop
 80071d8:	bf00      	nop
 80071da:	e7fd      	b.n	80071d8 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80071dc:	f001 fdcc 	bl	8008d78 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80071e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80071e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80071e4:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80071e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071e8:	2b00      	cmp	r3, #0
 80071ea:	d01f      	beq.n	800722c <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80071ec:	68b9      	ldr	r1, [r7, #8]
 80071ee:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80071f0:	f000 f8f6 	bl	80073e0 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80071f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071f6:	1e5a      	subs	r2, r3, #1
 80071f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80071fa:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80071fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80071fe:	691b      	ldr	r3, [r3, #16]
 8007200:	2b00      	cmp	r3, #0
 8007202:	d00f      	beq.n	8007224 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007204:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007206:	3310      	adds	r3, #16
 8007208:	4618      	mov	r0, r3
 800720a:	f000 fe7f 	bl	8007f0c <xTaskRemoveFromEventList>
 800720e:	4603      	mov	r3, r0
 8007210:	2b00      	cmp	r3, #0
 8007212:	d007      	beq.n	8007224 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8007214:	4b3c      	ldr	r3, [pc, #240]	@ (8007308 <xQueueReceive+0x1c0>)
 8007216:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800721a:	601a      	str	r2, [r3, #0]
 800721c:	f3bf 8f4f 	dsb	sy
 8007220:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8007224:	f001 fdda 	bl	8008ddc <vPortExitCritical>
				return pdPASS;
 8007228:	2301      	movs	r3, #1
 800722a:	e069      	b.n	8007300 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	2b00      	cmp	r3, #0
 8007230:	d103      	bne.n	800723a <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8007232:	f001 fdd3 	bl	8008ddc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8007236:	2300      	movs	r3, #0
 8007238:	e062      	b.n	8007300 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800723a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800723c:	2b00      	cmp	r3, #0
 800723e:	d106      	bne.n	800724e <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007240:	f107 0310 	add.w	r3, r7, #16
 8007244:	4618      	mov	r0, r3
 8007246:	f000 fec5 	bl	8007fd4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800724a:	2301      	movs	r3, #1
 800724c:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800724e:	f001 fdc5 	bl	8008ddc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007252:	f000 fc2d 	bl	8007ab0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007256:	f001 fd8f 	bl	8008d78 <vPortEnterCritical>
 800725a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800725c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007260:	b25b      	sxtb	r3, r3
 8007262:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007266:	d103      	bne.n	8007270 <xQueueReceive+0x128>
 8007268:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800726a:	2200      	movs	r2, #0
 800726c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007270:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007272:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007276:	b25b      	sxtb	r3, r3
 8007278:	f1b3 3fff 	cmp.w	r3, #4294967295
 800727c:	d103      	bne.n	8007286 <xQueueReceive+0x13e>
 800727e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007280:	2200      	movs	r2, #0
 8007282:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007286:	f001 fda9 	bl	8008ddc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800728a:	1d3a      	adds	r2, r7, #4
 800728c:	f107 0310 	add.w	r3, r7, #16
 8007290:	4611      	mov	r1, r2
 8007292:	4618      	mov	r0, r3
 8007294:	f000 feb4 	bl	8008000 <xTaskCheckForTimeOut>
 8007298:	4603      	mov	r3, r0
 800729a:	2b00      	cmp	r3, #0
 800729c:	d123      	bne.n	80072e6 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800729e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80072a0:	f000 f916 	bl	80074d0 <prvIsQueueEmpty>
 80072a4:	4603      	mov	r3, r0
 80072a6:	2b00      	cmp	r3, #0
 80072a8:	d017      	beq.n	80072da <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80072aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80072ac:	3324      	adds	r3, #36	@ 0x24
 80072ae:	687a      	ldr	r2, [r7, #4]
 80072b0:	4611      	mov	r1, r2
 80072b2:	4618      	mov	r0, r3
 80072b4:	f000 fdd8 	bl	8007e68 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80072b8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80072ba:	f000 f8b7 	bl	800742c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80072be:	f000 fc05 	bl	8007acc <xTaskResumeAll>
 80072c2:	4603      	mov	r3, r0
 80072c4:	2b00      	cmp	r3, #0
 80072c6:	d189      	bne.n	80071dc <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 80072c8:	4b0f      	ldr	r3, [pc, #60]	@ (8007308 <xQueueReceive+0x1c0>)
 80072ca:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80072ce:	601a      	str	r2, [r3, #0]
 80072d0:	f3bf 8f4f 	dsb	sy
 80072d4:	f3bf 8f6f 	isb	sy
 80072d8:	e780      	b.n	80071dc <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80072da:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80072dc:	f000 f8a6 	bl	800742c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80072e0:	f000 fbf4 	bl	8007acc <xTaskResumeAll>
 80072e4:	e77a      	b.n	80071dc <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80072e6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80072e8:	f000 f8a0 	bl	800742c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80072ec:	f000 fbee 	bl	8007acc <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80072f0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80072f2:	f000 f8ed 	bl	80074d0 <prvIsQueueEmpty>
 80072f6:	4603      	mov	r3, r0
 80072f8:	2b00      	cmp	r3, #0
 80072fa:	f43f af6f 	beq.w	80071dc <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80072fe:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8007300:	4618      	mov	r0, r3
 8007302:	3730      	adds	r7, #48	@ 0x30
 8007304:	46bd      	mov	sp, r7
 8007306:	bd80      	pop	{r7, pc}
 8007308:	e000ed04 	.word	0xe000ed04

0800730c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800730c:	b580      	push	{r7, lr}
 800730e:	b086      	sub	sp, #24
 8007310:	af00      	add	r7, sp, #0
 8007312:	60f8      	str	r0, [r7, #12]
 8007314:	60b9      	str	r1, [r7, #8]
 8007316:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8007318:	2300      	movs	r3, #0
 800731a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800731c:	68fb      	ldr	r3, [r7, #12]
 800731e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007320:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8007322:	68fb      	ldr	r3, [r7, #12]
 8007324:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007326:	2b00      	cmp	r3, #0
 8007328:	d10d      	bne.n	8007346 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800732a:	68fb      	ldr	r3, [r7, #12]
 800732c:	681b      	ldr	r3, [r3, #0]
 800732e:	2b00      	cmp	r3, #0
 8007330:	d14d      	bne.n	80073ce <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8007332:	68fb      	ldr	r3, [r7, #12]
 8007334:	689b      	ldr	r3, [r3, #8]
 8007336:	4618      	mov	r0, r3
 8007338:	f000 ffcc 	bl	80082d4 <xTaskPriorityDisinherit>
 800733c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800733e:	68fb      	ldr	r3, [r7, #12]
 8007340:	2200      	movs	r2, #0
 8007342:	609a      	str	r2, [r3, #8]
 8007344:	e043      	b.n	80073ce <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	2b00      	cmp	r3, #0
 800734a:	d119      	bne.n	8007380 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800734c:	68fb      	ldr	r3, [r7, #12]
 800734e:	6858      	ldr	r0, [r3, #4]
 8007350:	68fb      	ldr	r3, [r7, #12]
 8007352:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007354:	461a      	mov	r2, r3
 8007356:	68b9      	ldr	r1, [r7, #8]
 8007358:	f003 f8dc 	bl	800a514 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800735c:	68fb      	ldr	r3, [r7, #12]
 800735e:	685a      	ldr	r2, [r3, #4]
 8007360:	68fb      	ldr	r3, [r7, #12]
 8007362:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007364:	441a      	add	r2, r3
 8007366:	68fb      	ldr	r3, [r7, #12]
 8007368:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800736a:	68fb      	ldr	r3, [r7, #12]
 800736c:	685a      	ldr	r2, [r3, #4]
 800736e:	68fb      	ldr	r3, [r7, #12]
 8007370:	689b      	ldr	r3, [r3, #8]
 8007372:	429a      	cmp	r2, r3
 8007374:	d32b      	bcc.n	80073ce <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8007376:	68fb      	ldr	r3, [r7, #12]
 8007378:	681a      	ldr	r2, [r3, #0]
 800737a:	68fb      	ldr	r3, [r7, #12]
 800737c:	605a      	str	r2, [r3, #4]
 800737e:	e026      	b.n	80073ce <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8007380:	68fb      	ldr	r3, [r7, #12]
 8007382:	68d8      	ldr	r0, [r3, #12]
 8007384:	68fb      	ldr	r3, [r7, #12]
 8007386:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007388:	461a      	mov	r2, r3
 800738a:	68b9      	ldr	r1, [r7, #8]
 800738c:	f003 f8c2 	bl	800a514 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8007390:	68fb      	ldr	r3, [r7, #12]
 8007392:	68da      	ldr	r2, [r3, #12]
 8007394:	68fb      	ldr	r3, [r7, #12]
 8007396:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007398:	425b      	negs	r3, r3
 800739a:	441a      	add	r2, r3
 800739c:	68fb      	ldr	r3, [r7, #12]
 800739e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80073a0:	68fb      	ldr	r3, [r7, #12]
 80073a2:	68da      	ldr	r2, [r3, #12]
 80073a4:	68fb      	ldr	r3, [r7, #12]
 80073a6:	681b      	ldr	r3, [r3, #0]
 80073a8:	429a      	cmp	r2, r3
 80073aa:	d207      	bcs.n	80073bc <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80073ac:	68fb      	ldr	r3, [r7, #12]
 80073ae:	689a      	ldr	r2, [r3, #8]
 80073b0:	68fb      	ldr	r3, [r7, #12]
 80073b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80073b4:	425b      	negs	r3, r3
 80073b6:	441a      	add	r2, r3
 80073b8:	68fb      	ldr	r3, [r7, #12]
 80073ba:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	2b02      	cmp	r3, #2
 80073c0:	d105      	bne.n	80073ce <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80073c2:	693b      	ldr	r3, [r7, #16]
 80073c4:	2b00      	cmp	r3, #0
 80073c6:	d002      	beq.n	80073ce <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80073c8:	693b      	ldr	r3, [r7, #16]
 80073ca:	3b01      	subs	r3, #1
 80073cc:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80073ce:	693b      	ldr	r3, [r7, #16]
 80073d0:	1c5a      	adds	r2, r3, #1
 80073d2:	68fb      	ldr	r3, [r7, #12]
 80073d4:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 80073d6:	697b      	ldr	r3, [r7, #20]
}
 80073d8:	4618      	mov	r0, r3
 80073da:	3718      	adds	r7, #24
 80073dc:	46bd      	mov	sp, r7
 80073de:	bd80      	pop	{r7, pc}

080073e0 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80073e0:	b580      	push	{r7, lr}
 80073e2:	b082      	sub	sp, #8
 80073e4:	af00      	add	r7, sp, #0
 80073e6:	6078      	str	r0, [r7, #4]
 80073e8:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80073ee:	2b00      	cmp	r3, #0
 80073f0:	d018      	beq.n	8007424 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	68da      	ldr	r2, [r3, #12]
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80073fa:	441a      	add	r2, r3
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	68da      	ldr	r2, [r3, #12]
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	689b      	ldr	r3, [r3, #8]
 8007408:	429a      	cmp	r2, r3
 800740a:	d303      	bcc.n	8007414 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	681a      	ldr	r2, [r3, #0]
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	68d9      	ldr	r1, [r3, #12]
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800741c:	461a      	mov	r2, r3
 800741e:	6838      	ldr	r0, [r7, #0]
 8007420:	f003 f878 	bl	800a514 <memcpy>
	}
}
 8007424:	bf00      	nop
 8007426:	3708      	adds	r7, #8
 8007428:	46bd      	mov	sp, r7
 800742a:	bd80      	pop	{r7, pc}

0800742c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800742c:	b580      	push	{r7, lr}
 800742e:	b084      	sub	sp, #16
 8007430:	af00      	add	r7, sp, #0
 8007432:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8007434:	f001 fca0 	bl	8008d78 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800743e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007440:	e011      	b.n	8007466 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007446:	2b00      	cmp	r3, #0
 8007448:	d012      	beq.n	8007470 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	3324      	adds	r3, #36	@ 0x24
 800744e:	4618      	mov	r0, r3
 8007450:	f000 fd5c 	bl	8007f0c <xTaskRemoveFromEventList>
 8007454:	4603      	mov	r3, r0
 8007456:	2b00      	cmp	r3, #0
 8007458:	d001      	beq.n	800745e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800745a:	f000 fe35 	bl	80080c8 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800745e:	7bfb      	ldrb	r3, [r7, #15]
 8007460:	3b01      	subs	r3, #1
 8007462:	b2db      	uxtb	r3, r3
 8007464:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007466:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800746a:	2b00      	cmp	r3, #0
 800746c:	dce9      	bgt.n	8007442 <prvUnlockQueue+0x16>
 800746e:	e000      	b.n	8007472 <prvUnlockQueue+0x46>
					break;
 8007470:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	22ff      	movs	r2, #255	@ 0xff
 8007476:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800747a:	f001 fcaf 	bl	8008ddc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800747e:	f001 fc7b 	bl	8008d78 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007488:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800748a:	e011      	b.n	80074b0 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	691b      	ldr	r3, [r3, #16]
 8007490:	2b00      	cmp	r3, #0
 8007492:	d012      	beq.n	80074ba <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	3310      	adds	r3, #16
 8007498:	4618      	mov	r0, r3
 800749a:	f000 fd37 	bl	8007f0c <xTaskRemoveFromEventList>
 800749e:	4603      	mov	r3, r0
 80074a0:	2b00      	cmp	r3, #0
 80074a2:	d001      	beq.n	80074a8 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80074a4:	f000 fe10 	bl	80080c8 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80074a8:	7bbb      	ldrb	r3, [r7, #14]
 80074aa:	3b01      	subs	r3, #1
 80074ac:	b2db      	uxtb	r3, r3
 80074ae:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80074b0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80074b4:	2b00      	cmp	r3, #0
 80074b6:	dce9      	bgt.n	800748c <prvUnlockQueue+0x60>
 80074b8:	e000      	b.n	80074bc <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80074ba:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	22ff      	movs	r2, #255	@ 0xff
 80074c0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 80074c4:	f001 fc8a 	bl	8008ddc <vPortExitCritical>
}
 80074c8:	bf00      	nop
 80074ca:	3710      	adds	r7, #16
 80074cc:	46bd      	mov	sp, r7
 80074ce:	bd80      	pop	{r7, pc}

080074d0 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80074d0:	b580      	push	{r7, lr}
 80074d2:	b084      	sub	sp, #16
 80074d4:	af00      	add	r7, sp, #0
 80074d6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80074d8:	f001 fc4e 	bl	8008d78 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80074e0:	2b00      	cmp	r3, #0
 80074e2:	d102      	bne.n	80074ea <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80074e4:	2301      	movs	r3, #1
 80074e6:	60fb      	str	r3, [r7, #12]
 80074e8:	e001      	b.n	80074ee <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80074ea:	2300      	movs	r3, #0
 80074ec:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80074ee:	f001 fc75 	bl	8008ddc <vPortExitCritical>

	return xReturn;
 80074f2:	68fb      	ldr	r3, [r7, #12]
}
 80074f4:	4618      	mov	r0, r3
 80074f6:	3710      	adds	r7, #16
 80074f8:	46bd      	mov	sp, r7
 80074fa:	bd80      	pop	{r7, pc}

080074fc <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80074fc:	b580      	push	{r7, lr}
 80074fe:	b084      	sub	sp, #16
 8007500:	af00      	add	r7, sp, #0
 8007502:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007504:	f001 fc38 	bl	8008d78 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007510:	429a      	cmp	r2, r3
 8007512:	d102      	bne.n	800751a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8007514:	2301      	movs	r3, #1
 8007516:	60fb      	str	r3, [r7, #12]
 8007518:	e001      	b.n	800751e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800751a:	2300      	movs	r3, #0
 800751c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800751e:	f001 fc5d 	bl	8008ddc <vPortExitCritical>

	return xReturn;
 8007522:	68fb      	ldr	r3, [r7, #12]
}
 8007524:	4618      	mov	r0, r3
 8007526:	3710      	adds	r7, #16
 8007528:	46bd      	mov	sp, r7
 800752a:	bd80      	pop	{r7, pc}

0800752c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800752c:	b480      	push	{r7}
 800752e:	b085      	sub	sp, #20
 8007530:	af00      	add	r7, sp, #0
 8007532:	6078      	str	r0, [r7, #4]
 8007534:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007536:	2300      	movs	r3, #0
 8007538:	60fb      	str	r3, [r7, #12]
 800753a:	e014      	b.n	8007566 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800753c:	4a0f      	ldr	r2, [pc, #60]	@ (800757c <vQueueAddToRegistry+0x50>)
 800753e:	68fb      	ldr	r3, [r7, #12]
 8007540:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8007544:	2b00      	cmp	r3, #0
 8007546:	d10b      	bne.n	8007560 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8007548:	490c      	ldr	r1, [pc, #48]	@ (800757c <vQueueAddToRegistry+0x50>)
 800754a:	68fb      	ldr	r3, [r7, #12]
 800754c:	683a      	ldr	r2, [r7, #0]
 800754e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8007552:	4a0a      	ldr	r2, [pc, #40]	@ (800757c <vQueueAddToRegistry+0x50>)
 8007554:	68fb      	ldr	r3, [r7, #12]
 8007556:	00db      	lsls	r3, r3, #3
 8007558:	4413      	add	r3, r2
 800755a:	687a      	ldr	r2, [r7, #4]
 800755c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800755e:	e006      	b.n	800756e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007560:	68fb      	ldr	r3, [r7, #12]
 8007562:	3301      	adds	r3, #1
 8007564:	60fb      	str	r3, [r7, #12]
 8007566:	68fb      	ldr	r3, [r7, #12]
 8007568:	2b07      	cmp	r3, #7
 800756a:	d9e7      	bls.n	800753c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800756c:	bf00      	nop
 800756e:	bf00      	nop
 8007570:	3714      	adds	r7, #20
 8007572:	46bd      	mov	sp, r7
 8007574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007578:	4770      	bx	lr
 800757a:	bf00      	nop
 800757c:	20000c08 	.word	0x20000c08

08007580 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8007580:	b580      	push	{r7, lr}
 8007582:	b086      	sub	sp, #24
 8007584:	af00      	add	r7, sp, #0
 8007586:	60f8      	str	r0, [r7, #12]
 8007588:	60b9      	str	r1, [r7, #8]
 800758a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800758c:	68fb      	ldr	r3, [r7, #12]
 800758e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8007590:	f001 fbf2 	bl	8008d78 <vPortEnterCritical>
 8007594:	697b      	ldr	r3, [r7, #20]
 8007596:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800759a:	b25b      	sxtb	r3, r3
 800759c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80075a0:	d103      	bne.n	80075aa <vQueueWaitForMessageRestricted+0x2a>
 80075a2:	697b      	ldr	r3, [r7, #20]
 80075a4:	2200      	movs	r2, #0
 80075a6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80075aa:	697b      	ldr	r3, [r7, #20]
 80075ac:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80075b0:	b25b      	sxtb	r3, r3
 80075b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80075b6:	d103      	bne.n	80075c0 <vQueueWaitForMessageRestricted+0x40>
 80075b8:	697b      	ldr	r3, [r7, #20]
 80075ba:	2200      	movs	r2, #0
 80075bc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80075c0:	f001 fc0c 	bl	8008ddc <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80075c4:	697b      	ldr	r3, [r7, #20]
 80075c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80075c8:	2b00      	cmp	r3, #0
 80075ca:	d106      	bne.n	80075da <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80075cc:	697b      	ldr	r3, [r7, #20]
 80075ce:	3324      	adds	r3, #36	@ 0x24
 80075d0:	687a      	ldr	r2, [r7, #4]
 80075d2:	68b9      	ldr	r1, [r7, #8]
 80075d4:	4618      	mov	r0, r3
 80075d6:	f000 fc6d 	bl	8007eb4 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80075da:	6978      	ldr	r0, [r7, #20]
 80075dc:	f7ff ff26 	bl	800742c <prvUnlockQueue>
	}
 80075e0:	bf00      	nop
 80075e2:	3718      	adds	r7, #24
 80075e4:	46bd      	mov	sp, r7
 80075e6:	bd80      	pop	{r7, pc}

080075e8 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80075e8:	b580      	push	{r7, lr}
 80075ea:	b08e      	sub	sp, #56	@ 0x38
 80075ec:	af04      	add	r7, sp, #16
 80075ee:	60f8      	str	r0, [r7, #12]
 80075f0:	60b9      	str	r1, [r7, #8]
 80075f2:	607a      	str	r2, [r7, #4]
 80075f4:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80075f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80075f8:	2b00      	cmp	r3, #0
 80075fa:	d10b      	bne.n	8007614 <xTaskCreateStatic+0x2c>
	__asm volatile
 80075fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007600:	f383 8811 	msr	BASEPRI, r3
 8007604:	f3bf 8f6f 	isb	sy
 8007608:	f3bf 8f4f 	dsb	sy
 800760c:	623b      	str	r3, [r7, #32]
}
 800760e:	bf00      	nop
 8007610:	bf00      	nop
 8007612:	e7fd      	b.n	8007610 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8007614:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007616:	2b00      	cmp	r3, #0
 8007618:	d10b      	bne.n	8007632 <xTaskCreateStatic+0x4a>
	__asm volatile
 800761a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800761e:	f383 8811 	msr	BASEPRI, r3
 8007622:	f3bf 8f6f 	isb	sy
 8007626:	f3bf 8f4f 	dsb	sy
 800762a:	61fb      	str	r3, [r7, #28]
}
 800762c:	bf00      	nop
 800762e:	bf00      	nop
 8007630:	e7fd      	b.n	800762e <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8007632:	23a8      	movs	r3, #168	@ 0xa8
 8007634:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8007636:	693b      	ldr	r3, [r7, #16]
 8007638:	2ba8      	cmp	r3, #168	@ 0xa8
 800763a:	d00b      	beq.n	8007654 <xTaskCreateStatic+0x6c>
	__asm volatile
 800763c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007640:	f383 8811 	msr	BASEPRI, r3
 8007644:	f3bf 8f6f 	isb	sy
 8007648:	f3bf 8f4f 	dsb	sy
 800764c:	61bb      	str	r3, [r7, #24]
}
 800764e:	bf00      	nop
 8007650:	bf00      	nop
 8007652:	e7fd      	b.n	8007650 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8007654:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8007656:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007658:	2b00      	cmp	r3, #0
 800765a:	d01e      	beq.n	800769a <xTaskCreateStatic+0xb2>
 800765c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800765e:	2b00      	cmp	r3, #0
 8007660:	d01b      	beq.n	800769a <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007662:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007664:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8007666:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007668:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800766a:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800766c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800766e:	2202      	movs	r2, #2
 8007670:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8007674:	2300      	movs	r3, #0
 8007676:	9303      	str	r3, [sp, #12]
 8007678:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800767a:	9302      	str	r3, [sp, #8]
 800767c:	f107 0314 	add.w	r3, r7, #20
 8007680:	9301      	str	r3, [sp, #4]
 8007682:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007684:	9300      	str	r3, [sp, #0]
 8007686:	683b      	ldr	r3, [r7, #0]
 8007688:	687a      	ldr	r2, [r7, #4]
 800768a:	68b9      	ldr	r1, [r7, #8]
 800768c:	68f8      	ldr	r0, [r7, #12]
 800768e:	f000 f851 	bl	8007734 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007692:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8007694:	f000 f8f6 	bl	8007884 <prvAddNewTaskToReadyList>
 8007698:	e001      	b.n	800769e <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800769a:	2300      	movs	r3, #0
 800769c:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800769e:	697b      	ldr	r3, [r7, #20]
	}
 80076a0:	4618      	mov	r0, r3
 80076a2:	3728      	adds	r7, #40	@ 0x28
 80076a4:	46bd      	mov	sp, r7
 80076a6:	bd80      	pop	{r7, pc}

080076a8 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80076a8:	b580      	push	{r7, lr}
 80076aa:	b08c      	sub	sp, #48	@ 0x30
 80076ac:	af04      	add	r7, sp, #16
 80076ae:	60f8      	str	r0, [r7, #12]
 80076b0:	60b9      	str	r1, [r7, #8]
 80076b2:	603b      	str	r3, [r7, #0]
 80076b4:	4613      	mov	r3, r2
 80076b6:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80076b8:	88fb      	ldrh	r3, [r7, #6]
 80076ba:	009b      	lsls	r3, r3, #2
 80076bc:	4618      	mov	r0, r3
 80076be:	f001 fc7d 	bl	8008fbc <pvPortMalloc>
 80076c2:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80076c4:	697b      	ldr	r3, [r7, #20]
 80076c6:	2b00      	cmp	r3, #0
 80076c8:	d00e      	beq.n	80076e8 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80076ca:	20a8      	movs	r0, #168	@ 0xa8
 80076cc:	f001 fc76 	bl	8008fbc <pvPortMalloc>
 80076d0:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80076d2:	69fb      	ldr	r3, [r7, #28]
 80076d4:	2b00      	cmp	r3, #0
 80076d6:	d003      	beq.n	80076e0 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80076d8:	69fb      	ldr	r3, [r7, #28]
 80076da:	697a      	ldr	r2, [r7, #20]
 80076dc:	631a      	str	r2, [r3, #48]	@ 0x30
 80076de:	e005      	b.n	80076ec <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80076e0:	6978      	ldr	r0, [r7, #20]
 80076e2:	f001 fd39 	bl	8009158 <vPortFree>
 80076e6:	e001      	b.n	80076ec <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80076e8:	2300      	movs	r3, #0
 80076ea:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80076ec:	69fb      	ldr	r3, [r7, #28]
 80076ee:	2b00      	cmp	r3, #0
 80076f0:	d017      	beq.n	8007722 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80076f2:	69fb      	ldr	r3, [r7, #28]
 80076f4:	2200      	movs	r2, #0
 80076f6:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80076fa:	88fa      	ldrh	r2, [r7, #6]
 80076fc:	2300      	movs	r3, #0
 80076fe:	9303      	str	r3, [sp, #12]
 8007700:	69fb      	ldr	r3, [r7, #28]
 8007702:	9302      	str	r3, [sp, #8]
 8007704:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007706:	9301      	str	r3, [sp, #4]
 8007708:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800770a:	9300      	str	r3, [sp, #0]
 800770c:	683b      	ldr	r3, [r7, #0]
 800770e:	68b9      	ldr	r1, [r7, #8]
 8007710:	68f8      	ldr	r0, [r7, #12]
 8007712:	f000 f80f 	bl	8007734 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007716:	69f8      	ldr	r0, [r7, #28]
 8007718:	f000 f8b4 	bl	8007884 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800771c:	2301      	movs	r3, #1
 800771e:	61bb      	str	r3, [r7, #24]
 8007720:	e002      	b.n	8007728 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8007722:	f04f 33ff 	mov.w	r3, #4294967295
 8007726:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8007728:	69bb      	ldr	r3, [r7, #24]
	}
 800772a:	4618      	mov	r0, r3
 800772c:	3720      	adds	r7, #32
 800772e:	46bd      	mov	sp, r7
 8007730:	bd80      	pop	{r7, pc}
	...

08007734 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8007734:	b580      	push	{r7, lr}
 8007736:	b088      	sub	sp, #32
 8007738:	af00      	add	r7, sp, #0
 800773a:	60f8      	str	r0, [r7, #12]
 800773c:	60b9      	str	r1, [r7, #8]
 800773e:	607a      	str	r2, [r7, #4]
 8007740:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8007742:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007744:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	009b      	lsls	r3, r3, #2
 800774a:	461a      	mov	r2, r3
 800774c:	21a5      	movs	r1, #165	@ 0xa5
 800774e:	f002 fe55 	bl	800a3fc <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8007752:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007754:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800775c:	3b01      	subs	r3, #1
 800775e:	009b      	lsls	r3, r3, #2
 8007760:	4413      	add	r3, r2
 8007762:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8007764:	69bb      	ldr	r3, [r7, #24]
 8007766:	f023 0307 	bic.w	r3, r3, #7
 800776a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800776c:	69bb      	ldr	r3, [r7, #24]
 800776e:	f003 0307 	and.w	r3, r3, #7
 8007772:	2b00      	cmp	r3, #0
 8007774:	d00b      	beq.n	800778e <prvInitialiseNewTask+0x5a>
	__asm volatile
 8007776:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800777a:	f383 8811 	msr	BASEPRI, r3
 800777e:	f3bf 8f6f 	isb	sy
 8007782:	f3bf 8f4f 	dsb	sy
 8007786:	617b      	str	r3, [r7, #20]
}
 8007788:	bf00      	nop
 800778a:	bf00      	nop
 800778c:	e7fd      	b.n	800778a <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800778e:	68bb      	ldr	r3, [r7, #8]
 8007790:	2b00      	cmp	r3, #0
 8007792:	d01f      	beq.n	80077d4 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007794:	2300      	movs	r3, #0
 8007796:	61fb      	str	r3, [r7, #28]
 8007798:	e012      	b.n	80077c0 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800779a:	68ba      	ldr	r2, [r7, #8]
 800779c:	69fb      	ldr	r3, [r7, #28]
 800779e:	4413      	add	r3, r2
 80077a0:	7819      	ldrb	r1, [r3, #0]
 80077a2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80077a4:	69fb      	ldr	r3, [r7, #28]
 80077a6:	4413      	add	r3, r2
 80077a8:	3334      	adds	r3, #52	@ 0x34
 80077aa:	460a      	mov	r2, r1
 80077ac:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80077ae:	68ba      	ldr	r2, [r7, #8]
 80077b0:	69fb      	ldr	r3, [r7, #28]
 80077b2:	4413      	add	r3, r2
 80077b4:	781b      	ldrb	r3, [r3, #0]
 80077b6:	2b00      	cmp	r3, #0
 80077b8:	d006      	beq.n	80077c8 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80077ba:	69fb      	ldr	r3, [r7, #28]
 80077bc:	3301      	adds	r3, #1
 80077be:	61fb      	str	r3, [r7, #28]
 80077c0:	69fb      	ldr	r3, [r7, #28]
 80077c2:	2b0f      	cmp	r3, #15
 80077c4:	d9e9      	bls.n	800779a <prvInitialiseNewTask+0x66>
 80077c6:	e000      	b.n	80077ca <prvInitialiseNewTask+0x96>
			{
				break;
 80077c8:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80077ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077cc:	2200      	movs	r2, #0
 80077ce:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80077d2:	e003      	b.n	80077dc <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80077d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077d6:	2200      	movs	r2, #0
 80077d8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80077dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80077de:	2b37      	cmp	r3, #55	@ 0x37
 80077e0:	d901      	bls.n	80077e6 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80077e2:	2337      	movs	r3, #55	@ 0x37
 80077e4:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80077e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077e8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80077ea:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80077ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077ee:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80077f0:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80077f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077f4:	2200      	movs	r2, #0
 80077f6:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80077f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077fa:	3304      	adds	r3, #4
 80077fc:	4618      	mov	r0, r3
 80077fe:	f7ff f965 	bl	8006acc <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8007802:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007804:	3318      	adds	r3, #24
 8007806:	4618      	mov	r0, r3
 8007808:	f7ff f960 	bl	8006acc <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800780c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800780e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007810:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007812:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007814:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8007818:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800781a:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800781c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800781e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007820:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8007822:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007824:	2200      	movs	r2, #0
 8007826:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800782a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800782c:	2200      	movs	r2, #0
 800782e:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8007832:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007834:	3354      	adds	r3, #84	@ 0x54
 8007836:	224c      	movs	r2, #76	@ 0x4c
 8007838:	2100      	movs	r1, #0
 800783a:	4618      	mov	r0, r3
 800783c:	f002 fdde 	bl	800a3fc <memset>
 8007840:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007842:	4a0d      	ldr	r2, [pc, #52]	@ (8007878 <prvInitialiseNewTask+0x144>)
 8007844:	659a      	str	r2, [r3, #88]	@ 0x58
 8007846:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007848:	4a0c      	ldr	r2, [pc, #48]	@ (800787c <prvInitialiseNewTask+0x148>)
 800784a:	65da      	str	r2, [r3, #92]	@ 0x5c
 800784c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800784e:	4a0c      	ldr	r2, [pc, #48]	@ (8007880 <prvInitialiseNewTask+0x14c>)
 8007850:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8007852:	683a      	ldr	r2, [r7, #0]
 8007854:	68f9      	ldr	r1, [r7, #12]
 8007856:	69b8      	ldr	r0, [r7, #24]
 8007858:	f001 f95a 	bl	8008b10 <pxPortInitialiseStack>
 800785c:	4602      	mov	r2, r0
 800785e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007860:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8007862:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007864:	2b00      	cmp	r3, #0
 8007866:	d002      	beq.n	800786e <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8007868:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800786a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800786c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800786e:	bf00      	nop
 8007870:	3720      	adds	r7, #32
 8007872:	46bd      	mov	sp, r7
 8007874:	bd80      	pop	{r7, pc}
 8007876:	bf00      	nop
 8007878:	200020a4 	.word	0x200020a4
 800787c:	2000210c 	.word	0x2000210c
 8007880:	20002174 	.word	0x20002174

08007884 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8007884:	b580      	push	{r7, lr}
 8007886:	b082      	sub	sp, #8
 8007888:	af00      	add	r7, sp, #0
 800788a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800788c:	f001 fa74 	bl	8008d78 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8007890:	4b2d      	ldr	r3, [pc, #180]	@ (8007948 <prvAddNewTaskToReadyList+0xc4>)
 8007892:	681b      	ldr	r3, [r3, #0]
 8007894:	3301      	adds	r3, #1
 8007896:	4a2c      	ldr	r2, [pc, #176]	@ (8007948 <prvAddNewTaskToReadyList+0xc4>)
 8007898:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800789a:	4b2c      	ldr	r3, [pc, #176]	@ (800794c <prvAddNewTaskToReadyList+0xc8>)
 800789c:	681b      	ldr	r3, [r3, #0]
 800789e:	2b00      	cmp	r3, #0
 80078a0:	d109      	bne.n	80078b6 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80078a2:	4a2a      	ldr	r2, [pc, #168]	@ (800794c <prvAddNewTaskToReadyList+0xc8>)
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80078a8:	4b27      	ldr	r3, [pc, #156]	@ (8007948 <prvAddNewTaskToReadyList+0xc4>)
 80078aa:	681b      	ldr	r3, [r3, #0]
 80078ac:	2b01      	cmp	r3, #1
 80078ae:	d110      	bne.n	80078d2 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80078b0:	f000 fc2e 	bl	8008110 <prvInitialiseTaskLists>
 80078b4:	e00d      	b.n	80078d2 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80078b6:	4b26      	ldr	r3, [pc, #152]	@ (8007950 <prvAddNewTaskToReadyList+0xcc>)
 80078b8:	681b      	ldr	r3, [r3, #0]
 80078ba:	2b00      	cmp	r3, #0
 80078bc:	d109      	bne.n	80078d2 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80078be:	4b23      	ldr	r3, [pc, #140]	@ (800794c <prvAddNewTaskToReadyList+0xc8>)
 80078c0:	681b      	ldr	r3, [r3, #0]
 80078c2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80078c8:	429a      	cmp	r2, r3
 80078ca:	d802      	bhi.n	80078d2 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80078cc:	4a1f      	ldr	r2, [pc, #124]	@ (800794c <prvAddNewTaskToReadyList+0xc8>)
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80078d2:	4b20      	ldr	r3, [pc, #128]	@ (8007954 <prvAddNewTaskToReadyList+0xd0>)
 80078d4:	681b      	ldr	r3, [r3, #0]
 80078d6:	3301      	adds	r3, #1
 80078d8:	4a1e      	ldr	r2, [pc, #120]	@ (8007954 <prvAddNewTaskToReadyList+0xd0>)
 80078da:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80078dc:	4b1d      	ldr	r3, [pc, #116]	@ (8007954 <prvAddNewTaskToReadyList+0xd0>)
 80078de:	681a      	ldr	r2, [r3, #0]
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80078e8:	4b1b      	ldr	r3, [pc, #108]	@ (8007958 <prvAddNewTaskToReadyList+0xd4>)
 80078ea:	681b      	ldr	r3, [r3, #0]
 80078ec:	429a      	cmp	r2, r3
 80078ee:	d903      	bls.n	80078f8 <prvAddNewTaskToReadyList+0x74>
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80078f4:	4a18      	ldr	r2, [pc, #96]	@ (8007958 <prvAddNewTaskToReadyList+0xd4>)
 80078f6:	6013      	str	r3, [r2, #0]
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80078fc:	4613      	mov	r3, r2
 80078fe:	009b      	lsls	r3, r3, #2
 8007900:	4413      	add	r3, r2
 8007902:	009b      	lsls	r3, r3, #2
 8007904:	4a15      	ldr	r2, [pc, #84]	@ (800795c <prvAddNewTaskToReadyList+0xd8>)
 8007906:	441a      	add	r2, r3
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	3304      	adds	r3, #4
 800790c:	4619      	mov	r1, r3
 800790e:	4610      	mov	r0, r2
 8007910:	f7ff f8e9 	bl	8006ae6 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8007914:	f001 fa62 	bl	8008ddc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8007918:	4b0d      	ldr	r3, [pc, #52]	@ (8007950 <prvAddNewTaskToReadyList+0xcc>)
 800791a:	681b      	ldr	r3, [r3, #0]
 800791c:	2b00      	cmp	r3, #0
 800791e:	d00e      	beq.n	800793e <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8007920:	4b0a      	ldr	r3, [pc, #40]	@ (800794c <prvAddNewTaskToReadyList+0xc8>)
 8007922:	681b      	ldr	r3, [r3, #0]
 8007924:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800792a:	429a      	cmp	r2, r3
 800792c:	d207      	bcs.n	800793e <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800792e:	4b0c      	ldr	r3, [pc, #48]	@ (8007960 <prvAddNewTaskToReadyList+0xdc>)
 8007930:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007934:	601a      	str	r2, [r3, #0]
 8007936:	f3bf 8f4f 	dsb	sy
 800793a:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800793e:	bf00      	nop
 8007940:	3708      	adds	r7, #8
 8007942:	46bd      	mov	sp, r7
 8007944:	bd80      	pop	{r7, pc}
 8007946:	bf00      	nop
 8007948:	2000111c 	.word	0x2000111c
 800794c:	20000c48 	.word	0x20000c48
 8007950:	20001128 	.word	0x20001128
 8007954:	20001138 	.word	0x20001138
 8007958:	20001124 	.word	0x20001124
 800795c:	20000c4c 	.word	0x20000c4c
 8007960:	e000ed04 	.word	0xe000ed04

08007964 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8007964:	b580      	push	{r7, lr}
 8007966:	b084      	sub	sp, #16
 8007968:	af00      	add	r7, sp, #0
 800796a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800796c:	2300      	movs	r3, #0
 800796e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	2b00      	cmp	r3, #0
 8007974:	d018      	beq.n	80079a8 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8007976:	4b14      	ldr	r3, [pc, #80]	@ (80079c8 <vTaskDelay+0x64>)
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	2b00      	cmp	r3, #0
 800797c:	d00b      	beq.n	8007996 <vTaskDelay+0x32>
	__asm volatile
 800797e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007982:	f383 8811 	msr	BASEPRI, r3
 8007986:	f3bf 8f6f 	isb	sy
 800798a:	f3bf 8f4f 	dsb	sy
 800798e:	60bb      	str	r3, [r7, #8]
}
 8007990:	bf00      	nop
 8007992:	bf00      	nop
 8007994:	e7fd      	b.n	8007992 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8007996:	f000 f88b 	bl	8007ab0 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800799a:	2100      	movs	r1, #0
 800799c:	6878      	ldr	r0, [r7, #4]
 800799e:	f000 fd09 	bl	80083b4 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80079a2:	f000 f893 	bl	8007acc <xTaskResumeAll>
 80079a6:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80079a8:	68fb      	ldr	r3, [r7, #12]
 80079aa:	2b00      	cmp	r3, #0
 80079ac:	d107      	bne.n	80079be <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 80079ae:	4b07      	ldr	r3, [pc, #28]	@ (80079cc <vTaskDelay+0x68>)
 80079b0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80079b4:	601a      	str	r2, [r3, #0]
 80079b6:	f3bf 8f4f 	dsb	sy
 80079ba:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80079be:	bf00      	nop
 80079c0:	3710      	adds	r7, #16
 80079c2:	46bd      	mov	sp, r7
 80079c4:	bd80      	pop	{r7, pc}
 80079c6:	bf00      	nop
 80079c8:	20001144 	.word	0x20001144
 80079cc:	e000ed04 	.word	0xe000ed04

080079d0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80079d0:	b580      	push	{r7, lr}
 80079d2:	b08a      	sub	sp, #40	@ 0x28
 80079d4:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80079d6:	2300      	movs	r3, #0
 80079d8:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80079da:	2300      	movs	r3, #0
 80079dc:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80079de:	463a      	mov	r2, r7
 80079e0:	1d39      	adds	r1, r7, #4
 80079e2:	f107 0308 	add.w	r3, r7, #8
 80079e6:	4618      	mov	r0, r3
 80079e8:	f7ff f81c 	bl	8006a24 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80079ec:	6839      	ldr	r1, [r7, #0]
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	68ba      	ldr	r2, [r7, #8]
 80079f2:	9202      	str	r2, [sp, #8]
 80079f4:	9301      	str	r3, [sp, #4]
 80079f6:	2300      	movs	r3, #0
 80079f8:	9300      	str	r3, [sp, #0]
 80079fa:	2300      	movs	r3, #0
 80079fc:	460a      	mov	r2, r1
 80079fe:	4924      	ldr	r1, [pc, #144]	@ (8007a90 <vTaskStartScheduler+0xc0>)
 8007a00:	4824      	ldr	r0, [pc, #144]	@ (8007a94 <vTaskStartScheduler+0xc4>)
 8007a02:	f7ff fdf1 	bl	80075e8 <xTaskCreateStatic>
 8007a06:	4603      	mov	r3, r0
 8007a08:	4a23      	ldr	r2, [pc, #140]	@ (8007a98 <vTaskStartScheduler+0xc8>)
 8007a0a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8007a0c:	4b22      	ldr	r3, [pc, #136]	@ (8007a98 <vTaskStartScheduler+0xc8>)
 8007a0e:	681b      	ldr	r3, [r3, #0]
 8007a10:	2b00      	cmp	r3, #0
 8007a12:	d002      	beq.n	8007a1a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8007a14:	2301      	movs	r3, #1
 8007a16:	617b      	str	r3, [r7, #20]
 8007a18:	e001      	b.n	8007a1e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8007a1a:	2300      	movs	r3, #0
 8007a1c:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8007a1e:	697b      	ldr	r3, [r7, #20]
 8007a20:	2b01      	cmp	r3, #1
 8007a22:	d102      	bne.n	8007a2a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8007a24:	f000 fd1a 	bl	800845c <xTimerCreateTimerTask>
 8007a28:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8007a2a:	697b      	ldr	r3, [r7, #20]
 8007a2c:	2b01      	cmp	r3, #1
 8007a2e:	d11b      	bne.n	8007a68 <vTaskStartScheduler+0x98>
	__asm volatile
 8007a30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a34:	f383 8811 	msr	BASEPRI, r3
 8007a38:	f3bf 8f6f 	isb	sy
 8007a3c:	f3bf 8f4f 	dsb	sy
 8007a40:	613b      	str	r3, [r7, #16]
}
 8007a42:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8007a44:	4b15      	ldr	r3, [pc, #84]	@ (8007a9c <vTaskStartScheduler+0xcc>)
 8007a46:	681b      	ldr	r3, [r3, #0]
 8007a48:	3354      	adds	r3, #84	@ 0x54
 8007a4a:	4a15      	ldr	r2, [pc, #84]	@ (8007aa0 <vTaskStartScheduler+0xd0>)
 8007a4c:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8007a4e:	4b15      	ldr	r3, [pc, #84]	@ (8007aa4 <vTaskStartScheduler+0xd4>)
 8007a50:	f04f 32ff 	mov.w	r2, #4294967295
 8007a54:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8007a56:	4b14      	ldr	r3, [pc, #80]	@ (8007aa8 <vTaskStartScheduler+0xd8>)
 8007a58:	2201      	movs	r2, #1
 8007a5a:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8007a5c:	4b13      	ldr	r3, [pc, #76]	@ (8007aac <vTaskStartScheduler+0xdc>)
 8007a5e:	2200      	movs	r2, #0
 8007a60:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8007a62:	f001 f8e5 	bl	8008c30 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8007a66:	e00f      	b.n	8007a88 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8007a68:	697b      	ldr	r3, [r7, #20]
 8007a6a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007a6e:	d10b      	bne.n	8007a88 <vTaskStartScheduler+0xb8>
	__asm volatile
 8007a70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a74:	f383 8811 	msr	BASEPRI, r3
 8007a78:	f3bf 8f6f 	isb	sy
 8007a7c:	f3bf 8f4f 	dsb	sy
 8007a80:	60fb      	str	r3, [r7, #12]
}
 8007a82:	bf00      	nop
 8007a84:	bf00      	nop
 8007a86:	e7fd      	b.n	8007a84 <vTaskStartScheduler+0xb4>
}
 8007a88:	bf00      	nop
 8007a8a:	3718      	adds	r7, #24
 8007a8c:	46bd      	mov	sp, r7
 8007a8e:	bd80      	pop	{r7, pc}
 8007a90:	0800a610 	.word	0x0800a610
 8007a94:	080080e1 	.word	0x080080e1
 8007a98:	20001140 	.word	0x20001140
 8007a9c:	20000c48 	.word	0x20000c48
 8007aa0:	200000a8 	.word	0x200000a8
 8007aa4:	2000113c 	.word	0x2000113c
 8007aa8:	20001128 	.word	0x20001128
 8007aac:	20001120 	.word	0x20001120

08007ab0 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8007ab0:	b480      	push	{r7}
 8007ab2:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8007ab4:	4b04      	ldr	r3, [pc, #16]	@ (8007ac8 <vTaskSuspendAll+0x18>)
 8007ab6:	681b      	ldr	r3, [r3, #0]
 8007ab8:	3301      	adds	r3, #1
 8007aba:	4a03      	ldr	r2, [pc, #12]	@ (8007ac8 <vTaskSuspendAll+0x18>)
 8007abc:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8007abe:	bf00      	nop
 8007ac0:	46bd      	mov	sp, r7
 8007ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ac6:	4770      	bx	lr
 8007ac8:	20001144 	.word	0x20001144

08007acc <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8007acc:	b580      	push	{r7, lr}
 8007ace:	b084      	sub	sp, #16
 8007ad0:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8007ad2:	2300      	movs	r3, #0
 8007ad4:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8007ad6:	2300      	movs	r3, #0
 8007ad8:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8007ada:	4b42      	ldr	r3, [pc, #264]	@ (8007be4 <xTaskResumeAll+0x118>)
 8007adc:	681b      	ldr	r3, [r3, #0]
 8007ade:	2b00      	cmp	r3, #0
 8007ae0:	d10b      	bne.n	8007afa <xTaskResumeAll+0x2e>
	__asm volatile
 8007ae2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ae6:	f383 8811 	msr	BASEPRI, r3
 8007aea:	f3bf 8f6f 	isb	sy
 8007aee:	f3bf 8f4f 	dsb	sy
 8007af2:	603b      	str	r3, [r7, #0]
}
 8007af4:	bf00      	nop
 8007af6:	bf00      	nop
 8007af8:	e7fd      	b.n	8007af6 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8007afa:	f001 f93d 	bl	8008d78 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8007afe:	4b39      	ldr	r3, [pc, #228]	@ (8007be4 <xTaskResumeAll+0x118>)
 8007b00:	681b      	ldr	r3, [r3, #0]
 8007b02:	3b01      	subs	r3, #1
 8007b04:	4a37      	ldr	r2, [pc, #220]	@ (8007be4 <xTaskResumeAll+0x118>)
 8007b06:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007b08:	4b36      	ldr	r3, [pc, #216]	@ (8007be4 <xTaskResumeAll+0x118>)
 8007b0a:	681b      	ldr	r3, [r3, #0]
 8007b0c:	2b00      	cmp	r3, #0
 8007b0e:	d162      	bne.n	8007bd6 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8007b10:	4b35      	ldr	r3, [pc, #212]	@ (8007be8 <xTaskResumeAll+0x11c>)
 8007b12:	681b      	ldr	r3, [r3, #0]
 8007b14:	2b00      	cmp	r3, #0
 8007b16:	d05e      	beq.n	8007bd6 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007b18:	e02f      	b.n	8007b7a <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007b1a:	4b34      	ldr	r3, [pc, #208]	@ (8007bec <xTaskResumeAll+0x120>)
 8007b1c:	68db      	ldr	r3, [r3, #12]
 8007b1e:	68db      	ldr	r3, [r3, #12]
 8007b20:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007b22:	68fb      	ldr	r3, [r7, #12]
 8007b24:	3318      	adds	r3, #24
 8007b26:	4618      	mov	r0, r3
 8007b28:	f7ff f83a 	bl	8006ba0 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007b2c:	68fb      	ldr	r3, [r7, #12]
 8007b2e:	3304      	adds	r3, #4
 8007b30:	4618      	mov	r0, r3
 8007b32:	f7ff f835 	bl	8006ba0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8007b36:	68fb      	ldr	r3, [r7, #12]
 8007b38:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007b3a:	4b2d      	ldr	r3, [pc, #180]	@ (8007bf0 <xTaskResumeAll+0x124>)
 8007b3c:	681b      	ldr	r3, [r3, #0]
 8007b3e:	429a      	cmp	r2, r3
 8007b40:	d903      	bls.n	8007b4a <xTaskResumeAll+0x7e>
 8007b42:	68fb      	ldr	r3, [r7, #12]
 8007b44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007b46:	4a2a      	ldr	r2, [pc, #168]	@ (8007bf0 <xTaskResumeAll+0x124>)
 8007b48:	6013      	str	r3, [r2, #0]
 8007b4a:	68fb      	ldr	r3, [r7, #12]
 8007b4c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007b4e:	4613      	mov	r3, r2
 8007b50:	009b      	lsls	r3, r3, #2
 8007b52:	4413      	add	r3, r2
 8007b54:	009b      	lsls	r3, r3, #2
 8007b56:	4a27      	ldr	r2, [pc, #156]	@ (8007bf4 <xTaskResumeAll+0x128>)
 8007b58:	441a      	add	r2, r3
 8007b5a:	68fb      	ldr	r3, [r7, #12]
 8007b5c:	3304      	adds	r3, #4
 8007b5e:	4619      	mov	r1, r3
 8007b60:	4610      	mov	r0, r2
 8007b62:	f7fe ffc0 	bl	8006ae6 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007b66:	68fb      	ldr	r3, [r7, #12]
 8007b68:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007b6a:	4b23      	ldr	r3, [pc, #140]	@ (8007bf8 <xTaskResumeAll+0x12c>)
 8007b6c:	681b      	ldr	r3, [r3, #0]
 8007b6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007b70:	429a      	cmp	r2, r3
 8007b72:	d302      	bcc.n	8007b7a <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8007b74:	4b21      	ldr	r3, [pc, #132]	@ (8007bfc <xTaskResumeAll+0x130>)
 8007b76:	2201      	movs	r2, #1
 8007b78:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007b7a:	4b1c      	ldr	r3, [pc, #112]	@ (8007bec <xTaskResumeAll+0x120>)
 8007b7c:	681b      	ldr	r3, [r3, #0]
 8007b7e:	2b00      	cmp	r3, #0
 8007b80:	d1cb      	bne.n	8007b1a <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8007b82:	68fb      	ldr	r3, [r7, #12]
 8007b84:	2b00      	cmp	r3, #0
 8007b86:	d001      	beq.n	8007b8c <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8007b88:	f000 fb66 	bl	8008258 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8007b8c:	4b1c      	ldr	r3, [pc, #112]	@ (8007c00 <xTaskResumeAll+0x134>)
 8007b8e:	681b      	ldr	r3, [r3, #0]
 8007b90:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	2b00      	cmp	r3, #0
 8007b96:	d010      	beq.n	8007bba <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8007b98:	f000 f846 	bl	8007c28 <xTaskIncrementTick>
 8007b9c:	4603      	mov	r3, r0
 8007b9e:	2b00      	cmp	r3, #0
 8007ba0:	d002      	beq.n	8007ba8 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8007ba2:	4b16      	ldr	r3, [pc, #88]	@ (8007bfc <xTaskResumeAll+0x130>)
 8007ba4:	2201      	movs	r2, #1
 8007ba6:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	3b01      	subs	r3, #1
 8007bac:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	2b00      	cmp	r3, #0
 8007bb2:	d1f1      	bne.n	8007b98 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8007bb4:	4b12      	ldr	r3, [pc, #72]	@ (8007c00 <xTaskResumeAll+0x134>)
 8007bb6:	2200      	movs	r2, #0
 8007bb8:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8007bba:	4b10      	ldr	r3, [pc, #64]	@ (8007bfc <xTaskResumeAll+0x130>)
 8007bbc:	681b      	ldr	r3, [r3, #0]
 8007bbe:	2b00      	cmp	r3, #0
 8007bc0:	d009      	beq.n	8007bd6 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8007bc2:	2301      	movs	r3, #1
 8007bc4:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8007bc6:	4b0f      	ldr	r3, [pc, #60]	@ (8007c04 <xTaskResumeAll+0x138>)
 8007bc8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007bcc:	601a      	str	r2, [r3, #0]
 8007bce:	f3bf 8f4f 	dsb	sy
 8007bd2:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007bd6:	f001 f901 	bl	8008ddc <vPortExitCritical>

	return xAlreadyYielded;
 8007bda:	68bb      	ldr	r3, [r7, #8]
}
 8007bdc:	4618      	mov	r0, r3
 8007bde:	3710      	adds	r7, #16
 8007be0:	46bd      	mov	sp, r7
 8007be2:	bd80      	pop	{r7, pc}
 8007be4:	20001144 	.word	0x20001144
 8007be8:	2000111c 	.word	0x2000111c
 8007bec:	200010dc 	.word	0x200010dc
 8007bf0:	20001124 	.word	0x20001124
 8007bf4:	20000c4c 	.word	0x20000c4c
 8007bf8:	20000c48 	.word	0x20000c48
 8007bfc:	20001130 	.word	0x20001130
 8007c00:	2000112c 	.word	0x2000112c
 8007c04:	e000ed04 	.word	0xe000ed04

08007c08 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8007c08:	b480      	push	{r7}
 8007c0a:	b083      	sub	sp, #12
 8007c0c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8007c0e:	4b05      	ldr	r3, [pc, #20]	@ (8007c24 <xTaskGetTickCount+0x1c>)
 8007c10:	681b      	ldr	r3, [r3, #0]
 8007c12:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8007c14:	687b      	ldr	r3, [r7, #4]
}
 8007c16:	4618      	mov	r0, r3
 8007c18:	370c      	adds	r7, #12
 8007c1a:	46bd      	mov	sp, r7
 8007c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c20:	4770      	bx	lr
 8007c22:	bf00      	nop
 8007c24:	20001120 	.word	0x20001120

08007c28 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8007c28:	b580      	push	{r7, lr}
 8007c2a:	b086      	sub	sp, #24
 8007c2c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8007c2e:	2300      	movs	r3, #0
 8007c30:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007c32:	4b4f      	ldr	r3, [pc, #316]	@ (8007d70 <xTaskIncrementTick+0x148>)
 8007c34:	681b      	ldr	r3, [r3, #0]
 8007c36:	2b00      	cmp	r3, #0
 8007c38:	f040 8090 	bne.w	8007d5c <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8007c3c:	4b4d      	ldr	r3, [pc, #308]	@ (8007d74 <xTaskIncrementTick+0x14c>)
 8007c3e:	681b      	ldr	r3, [r3, #0]
 8007c40:	3301      	adds	r3, #1
 8007c42:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8007c44:	4a4b      	ldr	r2, [pc, #300]	@ (8007d74 <xTaskIncrementTick+0x14c>)
 8007c46:	693b      	ldr	r3, [r7, #16]
 8007c48:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8007c4a:	693b      	ldr	r3, [r7, #16]
 8007c4c:	2b00      	cmp	r3, #0
 8007c4e:	d121      	bne.n	8007c94 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8007c50:	4b49      	ldr	r3, [pc, #292]	@ (8007d78 <xTaskIncrementTick+0x150>)
 8007c52:	681b      	ldr	r3, [r3, #0]
 8007c54:	681b      	ldr	r3, [r3, #0]
 8007c56:	2b00      	cmp	r3, #0
 8007c58:	d00b      	beq.n	8007c72 <xTaskIncrementTick+0x4a>
	__asm volatile
 8007c5a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c5e:	f383 8811 	msr	BASEPRI, r3
 8007c62:	f3bf 8f6f 	isb	sy
 8007c66:	f3bf 8f4f 	dsb	sy
 8007c6a:	603b      	str	r3, [r7, #0]
}
 8007c6c:	bf00      	nop
 8007c6e:	bf00      	nop
 8007c70:	e7fd      	b.n	8007c6e <xTaskIncrementTick+0x46>
 8007c72:	4b41      	ldr	r3, [pc, #260]	@ (8007d78 <xTaskIncrementTick+0x150>)
 8007c74:	681b      	ldr	r3, [r3, #0]
 8007c76:	60fb      	str	r3, [r7, #12]
 8007c78:	4b40      	ldr	r3, [pc, #256]	@ (8007d7c <xTaskIncrementTick+0x154>)
 8007c7a:	681b      	ldr	r3, [r3, #0]
 8007c7c:	4a3e      	ldr	r2, [pc, #248]	@ (8007d78 <xTaskIncrementTick+0x150>)
 8007c7e:	6013      	str	r3, [r2, #0]
 8007c80:	4a3e      	ldr	r2, [pc, #248]	@ (8007d7c <xTaskIncrementTick+0x154>)
 8007c82:	68fb      	ldr	r3, [r7, #12]
 8007c84:	6013      	str	r3, [r2, #0]
 8007c86:	4b3e      	ldr	r3, [pc, #248]	@ (8007d80 <xTaskIncrementTick+0x158>)
 8007c88:	681b      	ldr	r3, [r3, #0]
 8007c8a:	3301      	adds	r3, #1
 8007c8c:	4a3c      	ldr	r2, [pc, #240]	@ (8007d80 <xTaskIncrementTick+0x158>)
 8007c8e:	6013      	str	r3, [r2, #0]
 8007c90:	f000 fae2 	bl	8008258 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8007c94:	4b3b      	ldr	r3, [pc, #236]	@ (8007d84 <xTaskIncrementTick+0x15c>)
 8007c96:	681b      	ldr	r3, [r3, #0]
 8007c98:	693a      	ldr	r2, [r7, #16]
 8007c9a:	429a      	cmp	r2, r3
 8007c9c:	d349      	bcc.n	8007d32 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007c9e:	4b36      	ldr	r3, [pc, #216]	@ (8007d78 <xTaskIncrementTick+0x150>)
 8007ca0:	681b      	ldr	r3, [r3, #0]
 8007ca2:	681b      	ldr	r3, [r3, #0]
 8007ca4:	2b00      	cmp	r3, #0
 8007ca6:	d104      	bne.n	8007cb2 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007ca8:	4b36      	ldr	r3, [pc, #216]	@ (8007d84 <xTaskIncrementTick+0x15c>)
 8007caa:	f04f 32ff 	mov.w	r2, #4294967295
 8007cae:	601a      	str	r2, [r3, #0]
					break;
 8007cb0:	e03f      	b.n	8007d32 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007cb2:	4b31      	ldr	r3, [pc, #196]	@ (8007d78 <xTaskIncrementTick+0x150>)
 8007cb4:	681b      	ldr	r3, [r3, #0]
 8007cb6:	68db      	ldr	r3, [r3, #12]
 8007cb8:	68db      	ldr	r3, [r3, #12]
 8007cba:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8007cbc:	68bb      	ldr	r3, [r7, #8]
 8007cbe:	685b      	ldr	r3, [r3, #4]
 8007cc0:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8007cc2:	693a      	ldr	r2, [r7, #16]
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	429a      	cmp	r2, r3
 8007cc8:	d203      	bcs.n	8007cd2 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8007cca:	4a2e      	ldr	r2, [pc, #184]	@ (8007d84 <xTaskIncrementTick+0x15c>)
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8007cd0:	e02f      	b.n	8007d32 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007cd2:	68bb      	ldr	r3, [r7, #8]
 8007cd4:	3304      	adds	r3, #4
 8007cd6:	4618      	mov	r0, r3
 8007cd8:	f7fe ff62 	bl	8006ba0 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8007cdc:	68bb      	ldr	r3, [r7, #8]
 8007cde:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007ce0:	2b00      	cmp	r3, #0
 8007ce2:	d004      	beq.n	8007cee <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007ce4:	68bb      	ldr	r3, [r7, #8]
 8007ce6:	3318      	adds	r3, #24
 8007ce8:	4618      	mov	r0, r3
 8007cea:	f7fe ff59 	bl	8006ba0 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8007cee:	68bb      	ldr	r3, [r7, #8]
 8007cf0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007cf2:	4b25      	ldr	r3, [pc, #148]	@ (8007d88 <xTaskIncrementTick+0x160>)
 8007cf4:	681b      	ldr	r3, [r3, #0]
 8007cf6:	429a      	cmp	r2, r3
 8007cf8:	d903      	bls.n	8007d02 <xTaskIncrementTick+0xda>
 8007cfa:	68bb      	ldr	r3, [r7, #8]
 8007cfc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007cfe:	4a22      	ldr	r2, [pc, #136]	@ (8007d88 <xTaskIncrementTick+0x160>)
 8007d00:	6013      	str	r3, [r2, #0]
 8007d02:	68bb      	ldr	r3, [r7, #8]
 8007d04:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007d06:	4613      	mov	r3, r2
 8007d08:	009b      	lsls	r3, r3, #2
 8007d0a:	4413      	add	r3, r2
 8007d0c:	009b      	lsls	r3, r3, #2
 8007d0e:	4a1f      	ldr	r2, [pc, #124]	@ (8007d8c <xTaskIncrementTick+0x164>)
 8007d10:	441a      	add	r2, r3
 8007d12:	68bb      	ldr	r3, [r7, #8]
 8007d14:	3304      	adds	r3, #4
 8007d16:	4619      	mov	r1, r3
 8007d18:	4610      	mov	r0, r2
 8007d1a:	f7fe fee4 	bl	8006ae6 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007d1e:	68bb      	ldr	r3, [r7, #8]
 8007d20:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007d22:	4b1b      	ldr	r3, [pc, #108]	@ (8007d90 <xTaskIncrementTick+0x168>)
 8007d24:	681b      	ldr	r3, [r3, #0]
 8007d26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007d28:	429a      	cmp	r2, r3
 8007d2a:	d3b8      	bcc.n	8007c9e <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8007d2c:	2301      	movs	r3, #1
 8007d2e:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007d30:	e7b5      	b.n	8007c9e <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8007d32:	4b17      	ldr	r3, [pc, #92]	@ (8007d90 <xTaskIncrementTick+0x168>)
 8007d34:	681b      	ldr	r3, [r3, #0]
 8007d36:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007d38:	4914      	ldr	r1, [pc, #80]	@ (8007d8c <xTaskIncrementTick+0x164>)
 8007d3a:	4613      	mov	r3, r2
 8007d3c:	009b      	lsls	r3, r3, #2
 8007d3e:	4413      	add	r3, r2
 8007d40:	009b      	lsls	r3, r3, #2
 8007d42:	440b      	add	r3, r1
 8007d44:	681b      	ldr	r3, [r3, #0]
 8007d46:	2b01      	cmp	r3, #1
 8007d48:	d901      	bls.n	8007d4e <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8007d4a:	2301      	movs	r3, #1
 8007d4c:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8007d4e:	4b11      	ldr	r3, [pc, #68]	@ (8007d94 <xTaskIncrementTick+0x16c>)
 8007d50:	681b      	ldr	r3, [r3, #0]
 8007d52:	2b00      	cmp	r3, #0
 8007d54:	d007      	beq.n	8007d66 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8007d56:	2301      	movs	r3, #1
 8007d58:	617b      	str	r3, [r7, #20]
 8007d5a:	e004      	b.n	8007d66 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8007d5c:	4b0e      	ldr	r3, [pc, #56]	@ (8007d98 <xTaskIncrementTick+0x170>)
 8007d5e:	681b      	ldr	r3, [r3, #0]
 8007d60:	3301      	adds	r3, #1
 8007d62:	4a0d      	ldr	r2, [pc, #52]	@ (8007d98 <xTaskIncrementTick+0x170>)
 8007d64:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8007d66:	697b      	ldr	r3, [r7, #20]
}
 8007d68:	4618      	mov	r0, r3
 8007d6a:	3718      	adds	r7, #24
 8007d6c:	46bd      	mov	sp, r7
 8007d6e:	bd80      	pop	{r7, pc}
 8007d70:	20001144 	.word	0x20001144
 8007d74:	20001120 	.word	0x20001120
 8007d78:	200010d4 	.word	0x200010d4
 8007d7c:	200010d8 	.word	0x200010d8
 8007d80:	20001134 	.word	0x20001134
 8007d84:	2000113c 	.word	0x2000113c
 8007d88:	20001124 	.word	0x20001124
 8007d8c:	20000c4c 	.word	0x20000c4c
 8007d90:	20000c48 	.word	0x20000c48
 8007d94:	20001130 	.word	0x20001130
 8007d98:	2000112c 	.word	0x2000112c

08007d9c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8007d9c:	b480      	push	{r7}
 8007d9e:	b085      	sub	sp, #20
 8007da0:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8007da2:	4b2b      	ldr	r3, [pc, #172]	@ (8007e50 <vTaskSwitchContext+0xb4>)
 8007da4:	681b      	ldr	r3, [r3, #0]
 8007da6:	2b00      	cmp	r3, #0
 8007da8:	d003      	beq.n	8007db2 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8007daa:	4b2a      	ldr	r3, [pc, #168]	@ (8007e54 <vTaskSwitchContext+0xb8>)
 8007dac:	2201      	movs	r2, #1
 8007dae:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8007db0:	e047      	b.n	8007e42 <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 8007db2:	4b28      	ldr	r3, [pc, #160]	@ (8007e54 <vTaskSwitchContext+0xb8>)
 8007db4:	2200      	movs	r2, #0
 8007db6:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007db8:	4b27      	ldr	r3, [pc, #156]	@ (8007e58 <vTaskSwitchContext+0xbc>)
 8007dba:	681b      	ldr	r3, [r3, #0]
 8007dbc:	60fb      	str	r3, [r7, #12]
 8007dbe:	e011      	b.n	8007de4 <vTaskSwitchContext+0x48>
 8007dc0:	68fb      	ldr	r3, [r7, #12]
 8007dc2:	2b00      	cmp	r3, #0
 8007dc4:	d10b      	bne.n	8007dde <vTaskSwitchContext+0x42>
	__asm volatile
 8007dc6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007dca:	f383 8811 	msr	BASEPRI, r3
 8007dce:	f3bf 8f6f 	isb	sy
 8007dd2:	f3bf 8f4f 	dsb	sy
 8007dd6:	607b      	str	r3, [r7, #4]
}
 8007dd8:	bf00      	nop
 8007dda:	bf00      	nop
 8007ddc:	e7fd      	b.n	8007dda <vTaskSwitchContext+0x3e>
 8007dde:	68fb      	ldr	r3, [r7, #12]
 8007de0:	3b01      	subs	r3, #1
 8007de2:	60fb      	str	r3, [r7, #12]
 8007de4:	491d      	ldr	r1, [pc, #116]	@ (8007e5c <vTaskSwitchContext+0xc0>)
 8007de6:	68fa      	ldr	r2, [r7, #12]
 8007de8:	4613      	mov	r3, r2
 8007dea:	009b      	lsls	r3, r3, #2
 8007dec:	4413      	add	r3, r2
 8007dee:	009b      	lsls	r3, r3, #2
 8007df0:	440b      	add	r3, r1
 8007df2:	681b      	ldr	r3, [r3, #0]
 8007df4:	2b00      	cmp	r3, #0
 8007df6:	d0e3      	beq.n	8007dc0 <vTaskSwitchContext+0x24>
 8007df8:	68fa      	ldr	r2, [r7, #12]
 8007dfa:	4613      	mov	r3, r2
 8007dfc:	009b      	lsls	r3, r3, #2
 8007dfe:	4413      	add	r3, r2
 8007e00:	009b      	lsls	r3, r3, #2
 8007e02:	4a16      	ldr	r2, [pc, #88]	@ (8007e5c <vTaskSwitchContext+0xc0>)
 8007e04:	4413      	add	r3, r2
 8007e06:	60bb      	str	r3, [r7, #8]
 8007e08:	68bb      	ldr	r3, [r7, #8]
 8007e0a:	685b      	ldr	r3, [r3, #4]
 8007e0c:	685a      	ldr	r2, [r3, #4]
 8007e0e:	68bb      	ldr	r3, [r7, #8]
 8007e10:	605a      	str	r2, [r3, #4]
 8007e12:	68bb      	ldr	r3, [r7, #8]
 8007e14:	685a      	ldr	r2, [r3, #4]
 8007e16:	68bb      	ldr	r3, [r7, #8]
 8007e18:	3308      	adds	r3, #8
 8007e1a:	429a      	cmp	r2, r3
 8007e1c:	d104      	bne.n	8007e28 <vTaskSwitchContext+0x8c>
 8007e1e:	68bb      	ldr	r3, [r7, #8]
 8007e20:	685b      	ldr	r3, [r3, #4]
 8007e22:	685a      	ldr	r2, [r3, #4]
 8007e24:	68bb      	ldr	r3, [r7, #8]
 8007e26:	605a      	str	r2, [r3, #4]
 8007e28:	68bb      	ldr	r3, [r7, #8]
 8007e2a:	685b      	ldr	r3, [r3, #4]
 8007e2c:	68db      	ldr	r3, [r3, #12]
 8007e2e:	4a0c      	ldr	r2, [pc, #48]	@ (8007e60 <vTaskSwitchContext+0xc4>)
 8007e30:	6013      	str	r3, [r2, #0]
 8007e32:	4a09      	ldr	r2, [pc, #36]	@ (8007e58 <vTaskSwitchContext+0xbc>)
 8007e34:	68fb      	ldr	r3, [r7, #12]
 8007e36:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8007e38:	4b09      	ldr	r3, [pc, #36]	@ (8007e60 <vTaskSwitchContext+0xc4>)
 8007e3a:	681b      	ldr	r3, [r3, #0]
 8007e3c:	3354      	adds	r3, #84	@ 0x54
 8007e3e:	4a09      	ldr	r2, [pc, #36]	@ (8007e64 <vTaskSwitchContext+0xc8>)
 8007e40:	6013      	str	r3, [r2, #0]
}
 8007e42:	bf00      	nop
 8007e44:	3714      	adds	r7, #20
 8007e46:	46bd      	mov	sp, r7
 8007e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e4c:	4770      	bx	lr
 8007e4e:	bf00      	nop
 8007e50:	20001144 	.word	0x20001144
 8007e54:	20001130 	.word	0x20001130
 8007e58:	20001124 	.word	0x20001124
 8007e5c:	20000c4c 	.word	0x20000c4c
 8007e60:	20000c48 	.word	0x20000c48
 8007e64:	200000a8 	.word	0x200000a8

08007e68 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8007e68:	b580      	push	{r7, lr}
 8007e6a:	b084      	sub	sp, #16
 8007e6c:	af00      	add	r7, sp, #0
 8007e6e:	6078      	str	r0, [r7, #4]
 8007e70:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	2b00      	cmp	r3, #0
 8007e76:	d10b      	bne.n	8007e90 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8007e78:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e7c:	f383 8811 	msr	BASEPRI, r3
 8007e80:	f3bf 8f6f 	isb	sy
 8007e84:	f3bf 8f4f 	dsb	sy
 8007e88:	60fb      	str	r3, [r7, #12]
}
 8007e8a:	bf00      	nop
 8007e8c:	bf00      	nop
 8007e8e:	e7fd      	b.n	8007e8c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007e90:	4b07      	ldr	r3, [pc, #28]	@ (8007eb0 <vTaskPlaceOnEventList+0x48>)
 8007e92:	681b      	ldr	r3, [r3, #0]
 8007e94:	3318      	adds	r3, #24
 8007e96:	4619      	mov	r1, r3
 8007e98:	6878      	ldr	r0, [r7, #4]
 8007e9a:	f7fe fe48 	bl	8006b2e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8007e9e:	2101      	movs	r1, #1
 8007ea0:	6838      	ldr	r0, [r7, #0]
 8007ea2:	f000 fa87 	bl	80083b4 <prvAddCurrentTaskToDelayedList>
}
 8007ea6:	bf00      	nop
 8007ea8:	3710      	adds	r7, #16
 8007eaa:	46bd      	mov	sp, r7
 8007eac:	bd80      	pop	{r7, pc}
 8007eae:	bf00      	nop
 8007eb0:	20000c48 	.word	0x20000c48

08007eb4 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8007eb4:	b580      	push	{r7, lr}
 8007eb6:	b086      	sub	sp, #24
 8007eb8:	af00      	add	r7, sp, #0
 8007eba:	60f8      	str	r0, [r7, #12]
 8007ebc:	60b9      	str	r1, [r7, #8]
 8007ebe:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8007ec0:	68fb      	ldr	r3, [r7, #12]
 8007ec2:	2b00      	cmp	r3, #0
 8007ec4:	d10b      	bne.n	8007ede <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8007ec6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007eca:	f383 8811 	msr	BASEPRI, r3
 8007ece:	f3bf 8f6f 	isb	sy
 8007ed2:	f3bf 8f4f 	dsb	sy
 8007ed6:	617b      	str	r3, [r7, #20]
}
 8007ed8:	bf00      	nop
 8007eda:	bf00      	nop
 8007edc:	e7fd      	b.n	8007eda <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007ede:	4b0a      	ldr	r3, [pc, #40]	@ (8007f08 <vTaskPlaceOnEventListRestricted+0x54>)
 8007ee0:	681b      	ldr	r3, [r3, #0]
 8007ee2:	3318      	adds	r3, #24
 8007ee4:	4619      	mov	r1, r3
 8007ee6:	68f8      	ldr	r0, [r7, #12]
 8007ee8:	f7fe fdfd 	bl	8006ae6 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	2b00      	cmp	r3, #0
 8007ef0:	d002      	beq.n	8007ef8 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8007ef2:	f04f 33ff 	mov.w	r3, #4294967295
 8007ef6:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8007ef8:	6879      	ldr	r1, [r7, #4]
 8007efa:	68b8      	ldr	r0, [r7, #8]
 8007efc:	f000 fa5a 	bl	80083b4 <prvAddCurrentTaskToDelayedList>
	}
 8007f00:	bf00      	nop
 8007f02:	3718      	adds	r7, #24
 8007f04:	46bd      	mov	sp, r7
 8007f06:	bd80      	pop	{r7, pc}
 8007f08:	20000c48 	.word	0x20000c48

08007f0c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8007f0c:	b580      	push	{r7, lr}
 8007f0e:	b086      	sub	sp, #24
 8007f10:	af00      	add	r7, sp, #0
 8007f12:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	68db      	ldr	r3, [r3, #12]
 8007f18:	68db      	ldr	r3, [r3, #12]
 8007f1a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8007f1c:	693b      	ldr	r3, [r7, #16]
 8007f1e:	2b00      	cmp	r3, #0
 8007f20:	d10b      	bne.n	8007f3a <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8007f22:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f26:	f383 8811 	msr	BASEPRI, r3
 8007f2a:	f3bf 8f6f 	isb	sy
 8007f2e:	f3bf 8f4f 	dsb	sy
 8007f32:	60fb      	str	r3, [r7, #12]
}
 8007f34:	bf00      	nop
 8007f36:	bf00      	nop
 8007f38:	e7fd      	b.n	8007f36 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8007f3a:	693b      	ldr	r3, [r7, #16]
 8007f3c:	3318      	adds	r3, #24
 8007f3e:	4618      	mov	r0, r3
 8007f40:	f7fe fe2e 	bl	8006ba0 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007f44:	4b1d      	ldr	r3, [pc, #116]	@ (8007fbc <xTaskRemoveFromEventList+0xb0>)
 8007f46:	681b      	ldr	r3, [r3, #0]
 8007f48:	2b00      	cmp	r3, #0
 8007f4a:	d11d      	bne.n	8007f88 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8007f4c:	693b      	ldr	r3, [r7, #16]
 8007f4e:	3304      	adds	r3, #4
 8007f50:	4618      	mov	r0, r3
 8007f52:	f7fe fe25 	bl	8006ba0 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8007f56:	693b      	ldr	r3, [r7, #16]
 8007f58:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007f5a:	4b19      	ldr	r3, [pc, #100]	@ (8007fc0 <xTaskRemoveFromEventList+0xb4>)
 8007f5c:	681b      	ldr	r3, [r3, #0]
 8007f5e:	429a      	cmp	r2, r3
 8007f60:	d903      	bls.n	8007f6a <xTaskRemoveFromEventList+0x5e>
 8007f62:	693b      	ldr	r3, [r7, #16]
 8007f64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f66:	4a16      	ldr	r2, [pc, #88]	@ (8007fc0 <xTaskRemoveFromEventList+0xb4>)
 8007f68:	6013      	str	r3, [r2, #0]
 8007f6a:	693b      	ldr	r3, [r7, #16]
 8007f6c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007f6e:	4613      	mov	r3, r2
 8007f70:	009b      	lsls	r3, r3, #2
 8007f72:	4413      	add	r3, r2
 8007f74:	009b      	lsls	r3, r3, #2
 8007f76:	4a13      	ldr	r2, [pc, #76]	@ (8007fc4 <xTaskRemoveFromEventList+0xb8>)
 8007f78:	441a      	add	r2, r3
 8007f7a:	693b      	ldr	r3, [r7, #16]
 8007f7c:	3304      	adds	r3, #4
 8007f7e:	4619      	mov	r1, r3
 8007f80:	4610      	mov	r0, r2
 8007f82:	f7fe fdb0 	bl	8006ae6 <vListInsertEnd>
 8007f86:	e005      	b.n	8007f94 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8007f88:	693b      	ldr	r3, [r7, #16]
 8007f8a:	3318      	adds	r3, #24
 8007f8c:	4619      	mov	r1, r3
 8007f8e:	480e      	ldr	r0, [pc, #56]	@ (8007fc8 <xTaskRemoveFromEventList+0xbc>)
 8007f90:	f7fe fda9 	bl	8006ae6 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8007f94:	693b      	ldr	r3, [r7, #16]
 8007f96:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007f98:	4b0c      	ldr	r3, [pc, #48]	@ (8007fcc <xTaskRemoveFromEventList+0xc0>)
 8007f9a:	681b      	ldr	r3, [r3, #0]
 8007f9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f9e:	429a      	cmp	r2, r3
 8007fa0:	d905      	bls.n	8007fae <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8007fa2:	2301      	movs	r3, #1
 8007fa4:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8007fa6:	4b0a      	ldr	r3, [pc, #40]	@ (8007fd0 <xTaskRemoveFromEventList+0xc4>)
 8007fa8:	2201      	movs	r2, #1
 8007faa:	601a      	str	r2, [r3, #0]
 8007fac:	e001      	b.n	8007fb2 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8007fae:	2300      	movs	r3, #0
 8007fb0:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8007fb2:	697b      	ldr	r3, [r7, #20]
}
 8007fb4:	4618      	mov	r0, r3
 8007fb6:	3718      	adds	r7, #24
 8007fb8:	46bd      	mov	sp, r7
 8007fba:	bd80      	pop	{r7, pc}
 8007fbc:	20001144 	.word	0x20001144
 8007fc0:	20001124 	.word	0x20001124
 8007fc4:	20000c4c 	.word	0x20000c4c
 8007fc8:	200010dc 	.word	0x200010dc
 8007fcc:	20000c48 	.word	0x20000c48
 8007fd0:	20001130 	.word	0x20001130

08007fd4 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8007fd4:	b480      	push	{r7}
 8007fd6:	b083      	sub	sp, #12
 8007fd8:	af00      	add	r7, sp, #0
 8007fda:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8007fdc:	4b06      	ldr	r3, [pc, #24]	@ (8007ff8 <vTaskInternalSetTimeOutState+0x24>)
 8007fde:	681a      	ldr	r2, [r3, #0]
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8007fe4:	4b05      	ldr	r3, [pc, #20]	@ (8007ffc <vTaskInternalSetTimeOutState+0x28>)
 8007fe6:	681a      	ldr	r2, [r3, #0]
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	605a      	str	r2, [r3, #4]
}
 8007fec:	bf00      	nop
 8007fee:	370c      	adds	r7, #12
 8007ff0:	46bd      	mov	sp, r7
 8007ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ff6:	4770      	bx	lr
 8007ff8:	20001134 	.word	0x20001134
 8007ffc:	20001120 	.word	0x20001120

08008000 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8008000:	b580      	push	{r7, lr}
 8008002:	b088      	sub	sp, #32
 8008004:	af00      	add	r7, sp, #0
 8008006:	6078      	str	r0, [r7, #4]
 8008008:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	2b00      	cmp	r3, #0
 800800e:	d10b      	bne.n	8008028 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8008010:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008014:	f383 8811 	msr	BASEPRI, r3
 8008018:	f3bf 8f6f 	isb	sy
 800801c:	f3bf 8f4f 	dsb	sy
 8008020:	613b      	str	r3, [r7, #16]
}
 8008022:	bf00      	nop
 8008024:	bf00      	nop
 8008026:	e7fd      	b.n	8008024 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8008028:	683b      	ldr	r3, [r7, #0]
 800802a:	2b00      	cmp	r3, #0
 800802c:	d10b      	bne.n	8008046 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800802e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008032:	f383 8811 	msr	BASEPRI, r3
 8008036:	f3bf 8f6f 	isb	sy
 800803a:	f3bf 8f4f 	dsb	sy
 800803e:	60fb      	str	r3, [r7, #12]
}
 8008040:	bf00      	nop
 8008042:	bf00      	nop
 8008044:	e7fd      	b.n	8008042 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8008046:	f000 fe97 	bl	8008d78 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800804a:	4b1d      	ldr	r3, [pc, #116]	@ (80080c0 <xTaskCheckForTimeOut+0xc0>)
 800804c:	681b      	ldr	r3, [r3, #0]
 800804e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	685b      	ldr	r3, [r3, #4]
 8008054:	69ba      	ldr	r2, [r7, #24]
 8008056:	1ad3      	subs	r3, r2, r3
 8008058:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800805a:	683b      	ldr	r3, [r7, #0]
 800805c:	681b      	ldr	r3, [r3, #0]
 800805e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008062:	d102      	bne.n	800806a <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8008064:	2300      	movs	r3, #0
 8008066:	61fb      	str	r3, [r7, #28]
 8008068:	e023      	b.n	80080b2 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	681a      	ldr	r2, [r3, #0]
 800806e:	4b15      	ldr	r3, [pc, #84]	@ (80080c4 <xTaskCheckForTimeOut+0xc4>)
 8008070:	681b      	ldr	r3, [r3, #0]
 8008072:	429a      	cmp	r2, r3
 8008074:	d007      	beq.n	8008086 <xTaskCheckForTimeOut+0x86>
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	685b      	ldr	r3, [r3, #4]
 800807a:	69ba      	ldr	r2, [r7, #24]
 800807c:	429a      	cmp	r2, r3
 800807e:	d302      	bcc.n	8008086 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8008080:	2301      	movs	r3, #1
 8008082:	61fb      	str	r3, [r7, #28]
 8008084:	e015      	b.n	80080b2 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8008086:	683b      	ldr	r3, [r7, #0]
 8008088:	681b      	ldr	r3, [r3, #0]
 800808a:	697a      	ldr	r2, [r7, #20]
 800808c:	429a      	cmp	r2, r3
 800808e:	d20b      	bcs.n	80080a8 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8008090:	683b      	ldr	r3, [r7, #0]
 8008092:	681a      	ldr	r2, [r3, #0]
 8008094:	697b      	ldr	r3, [r7, #20]
 8008096:	1ad2      	subs	r2, r2, r3
 8008098:	683b      	ldr	r3, [r7, #0]
 800809a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800809c:	6878      	ldr	r0, [r7, #4]
 800809e:	f7ff ff99 	bl	8007fd4 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80080a2:	2300      	movs	r3, #0
 80080a4:	61fb      	str	r3, [r7, #28]
 80080a6:	e004      	b.n	80080b2 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 80080a8:	683b      	ldr	r3, [r7, #0]
 80080aa:	2200      	movs	r2, #0
 80080ac:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80080ae:	2301      	movs	r3, #1
 80080b0:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80080b2:	f000 fe93 	bl	8008ddc <vPortExitCritical>

	return xReturn;
 80080b6:	69fb      	ldr	r3, [r7, #28]
}
 80080b8:	4618      	mov	r0, r3
 80080ba:	3720      	adds	r7, #32
 80080bc:	46bd      	mov	sp, r7
 80080be:	bd80      	pop	{r7, pc}
 80080c0:	20001120 	.word	0x20001120
 80080c4:	20001134 	.word	0x20001134

080080c8 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80080c8:	b480      	push	{r7}
 80080ca:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80080cc:	4b03      	ldr	r3, [pc, #12]	@ (80080dc <vTaskMissedYield+0x14>)
 80080ce:	2201      	movs	r2, #1
 80080d0:	601a      	str	r2, [r3, #0]
}
 80080d2:	bf00      	nop
 80080d4:	46bd      	mov	sp, r7
 80080d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080da:	4770      	bx	lr
 80080dc:	20001130 	.word	0x20001130

080080e0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80080e0:	b580      	push	{r7, lr}
 80080e2:	b082      	sub	sp, #8
 80080e4:	af00      	add	r7, sp, #0
 80080e6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80080e8:	f000 f852 	bl	8008190 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80080ec:	4b06      	ldr	r3, [pc, #24]	@ (8008108 <prvIdleTask+0x28>)
 80080ee:	681b      	ldr	r3, [r3, #0]
 80080f0:	2b01      	cmp	r3, #1
 80080f2:	d9f9      	bls.n	80080e8 <prvIdleTask+0x8>
			{
				taskYIELD();
 80080f4:	4b05      	ldr	r3, [pc, #20]	@ (800810c <prvIdleTask+0x2c>)
 80080f6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80080fa:	601a      	str	r2, [r3, #0]
 80080fc:	f3bf 8f4f 	dsb	sy
 8008100:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8008104:	e7f0      	b.n	80080e8 <prvIdleTask+0x8>
 8008106:	bf00      	nop
 8008108:	20000c4c 	.word	0x20000c4c
 800810c:	e000ed04 	.word	0xe000ed04

08008110 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8008110:	b580      	push	{r7, lr}
 8008112:	b082      	sub	sp, #8
 8008114:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008116:	2300      	movs	r3, #0
 8008118:	607b      	str	r3, [r7, #4]
 800811a:	e00c      	b.n	8008136 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800811c:	687a      	ldr	r2, [r7, #4]
 800811e:	4613      	mov	r3, r2
 8008120:	009b      	lsls	r3, r3, #2
 8008122:	4413      	add	r3, r2
 8008124:	009b      	lsls	r3, r3, #2
 8008126:	4a12      	ldr	r2, [pc, #72]	@ (8008170 <prvInitialiseTaskLists+0x60>)
 8008128:	4413      	add	r3, r2
 800812a:	4618      	mov	r0, r3
 800812c:	f7fe fcae 	bl	8006a8c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	3301      	adds	r3, #1
 8008134:	607b      	str	r3, [r7, #4]
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	2b37      	cmp	r3, #55	@ 0x37
 800813a:	d9ef      	bls.n	800811c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800813c:	480d      	ldr	r0, [pc, #52]	@ (8008174 <prvInitialiseTaskLists+0x64>)
 800813e:	f7fe fca5 	bl	8006a8c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8008142:	480d      	ldr	r0, [pc, #52]	@ (8008178 <prvInitialiseTaskLists+0x68>)
 8008144:	f7fe fca2 	bl	8006a8c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8008148:	480c      	ldr	r0, [pc, #48]	@ (800817c <prvInitialiseTaskLists+0x6c>)
 800814a:	f7fe fc9f 	bl	8006a8c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800814e:	480c      	ldr	r0, [pc, #48]	@ (8008180 <prvInitialiseTaskLists+0x70>)
 8008150:	f7fe fc9c 	bl	8006a8c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8008154:	480b      	ldr	r0, [pc, #44]	@ (8008184 <prvInitialiseTaskLists+0x74>)
 8008156:	f7fe fc99 	bl	8006a8c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800815a:	4b0b      	ldr	r3, [pc, #44]	@ (8008188 <prvInitialiseTaskLists+0x78>)
 800815c:	4a05      	ldr	r2, [pc, #20]	@ (8008174 <prvInitialiseTaskLists+0x64>)
 800815e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8008160:	4b0a      	ldr	r3, [pc, #40]	@ (800818c <prvInitialiseTaskLists+0x7c>)
 8008162:	4a05      	ldr	r2, [pc, #20]	@ (8008178 <prvInitialiseTaskLists+0x68>)
 8008164:	601a      	str	r2, [r3, #0]
}
 8008166:	bf00      	nop
 8008168:	3708      	adds	r7, #8
 800816a:	46bd      	mov	sp, r7
 800816c:	bd80      	pop	{r7, pc}
 800816e:	bf00      	nop
 8008170:	20000c4c 	.word	0x20000c4c
 8008174:	200010ac 	.word	0x200010ac
 8008178:	200010c0 	.word	0x200010c0
 800817c:	200010dc 	.word	0x200010dc
 8008180:	200010f0 	.word	0x200010f0
 8008184:	20001108 	.word	0x20001108
 8008188:	200010d4 	.word	0x200010d4
 800818c:	200010d8 	.word	0x200010d8

08008190 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8008190:	b580      	push	{r7, lr}
 8008192:	b082      	sub	sp, #8
 8008194:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008196:	e019      	b.n	80081cc <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8008198:	f000 fdee 	bl	8008d78 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800819c:	4b10      	ldr	r3, [pc, #64]	@ (80081e0 <prvCheckTasksWaitingTermination+0x50>)
 800819e:	68db      	ldr	r3, [r3, #12]
 80081a0:	68db      	ldr	r3, [r3, #12]
 80081a2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	3304      	adds	r3, #4
 80081a8:	4618      	mov	r0, r3
 80081aa:	f7fe fcf9 	bl	8006ba0 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80081ae:	4b0d      	ldr	r3, [pc, #52]	@ (80081e4 <prvCheckTasksWaitingTermination+0x54>)
 80081b0:	681b      	ldr	r3, [r3, #0]
 80081b2:	3b01      	subs	r3, #1
 80081b4:	4a0b      	ldr	r2, [pc, #44]	@ (80081e4 <prvCheckTasksWaitingTermination+0x54>)
 80081b6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80081b8:	4b0b      	ldr	r3, [pc, #44]	@ (80081e8 <prvCheckTasksWaitingTermination+0x58>)
 80081ba:	681b      	ldr	r3, [r3, #0]
 80081bc:	3b01      	subs	r3, #1
 80081be:	4a0a      	ldr	r2, [pc, #40]	@ (80081e8 <prvCheckTasksWaitingTermination+0x58>)
 80081c0:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80081c2:	f000 fe0b 	bl	8008ddc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80081c6:	6878      	ldr	r0, [r7, #4]
 80081c8:	f000 f810 	bl	80081ec <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80081cc:	4b06      	ldr	r3, [pc, #24]	@ (80081e8 <prvCheckTasksWaitingTermination+0x58>)
 80081ce:	681b      	ldr	r3, [r3, #0]
 80081d0:	2b00      	cmp	r3, #0
 80081d2:	d1e1      	bne.n	8008198 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80081d4:	bf00      	nop
 80081d6:	bf00      	nop
 80081d8:	3708      	adds	r7, #8
 80081da:	46bd      	mov	sp, r7
 80081dc:	bd80      	pop	{r7, pc}
 80081de:	bf00      	nop
 80081e0:	200010f0 	.word	0x200010f0
 80081e4:	2000111c 	.word	0x2000111c
 80081e8:	20001104 	.word	0x20001104

080081ec <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80081ec:	b580      	push	{r7, lr}
 80081ee:	b084      	sub	sp, #16
 80081f0:	af00      	add	r7, sp, #0
 80081f2:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	3354      	adds	r3, #84	@ 0x54
 80081f8:	4618      	mov	r0, r3
 80081fa:	f002 f907 	bl	800a40c <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8008204:	2b00      	cmp	r3, #0
 8008206:	d108      	bne.n	800821a <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800820c:	4618      	mov	r0, r3
 800820e:	f000 ffa3 	bl	8009158 <vPortFree>
				vPortFree( pxTCB );
 8008212:	6878      	ldr	r0, [r7, #4]
 8008214:	f000 ffa0 	bl	8009158 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8008218:	e019      	b.n	800824e <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8008220:	2b01      	cmp	r3, #1
 8008222:	d103      	bne.n	800822c <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8008224:	6878      	ldr	r0, [r7, #4]
 8008226:	f000 ff97 	bl	8009158 <vPortFree>
	}
 800822a:	e010      	b.n	800824e <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8008232:	2b02      	cmp	r3, #2
 8008234:	d00b      	beq.n	800824e <prvDeleteTCB+0x62>
	__asm volatile
 8008236:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800823a:	f383 8811 	msr	BASEPRI, r3
 800823e:	f3bf 8f6f 	isb	sy
 8008242:	f3bf 8f4f 	dsb	sy
 8008246:	60fb      	str	r3, [r7, #12]
}
 8008248:	bf00      	nop
 800824a:	bf00      	nop
 800824c:	e7fd      	b.n	800824a <prvDeleteTCB+0x5e>
	}
 800824e:	bf00      	nop
 8008250:	3710      	adds	r7, #16
 8008252:	46bd      	mov	sp, r7
 8008254:	bd80      	pop	{r7, pc}
	...

08008258 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8008258:	b480      	push	{r7}
 800825a:	b083      	sub	sp, #12
 800825c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800825e:	4b0c      	ldr	r3, [pc, #48]	@ (8008290 <prvResetNextTaskUnblockTime+0x38>)
 8008260:	681b      	ldr	r3, [r3, #0]
 8008262:	681b      	ldr	r3, [r3, #0]
 8008264:	2b00      	cmp	r3, #0
 8008266:	d104      	bne.n	8008272 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8008268:	4b0a      	ldr	r3, [pc, #40]	@ (8008294 <prvResetNextTaskUnblockTime+0x3c>)
 800826a:	f04f 32ff 	mov.w	r2, #4294967295
 800826e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8008270:	e008      	b.n	8008284 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008272:	4b07      	ldr	r3, [pc, #28]	@ (8008290 <prvResetNextTaskUnblockTime+0x38>)
 8008274:	681b      	ldr	r3, [r3, #0]
 8008276:	68db      	ldr	r3, [r3, #12]
 8008278:	68db      	ldr	r3, [r3, #12]
 800827a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	685b      	ldr	r3, [r3, #4]
 8008280:	4a04      	ldr	r2, [pc, #16]	@ (8008294 <prvResetNextTaskUnblockTime+0x3c>)
 8008282:	6013      	str	r3, [r2, #0]
}
 8008284:	bf00      	nop
 8008286:	370c      	adds	r7, #12
 8008288:	46bd      	mov	sp, r7
 800828a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800828e:	4770      	bx	lr
 8008290:	200010d4 	.word	0x200010d4
 8008294:	2000113c 	.word	0x2000113c

08008298 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8008298:	b480      	push	{r7}
 800829a:	b083      	sub	sp, #12
 800829c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800829e:	4b0b      	ldr	r3, [pc, #44]	@ (80082cc <xTaskGetSchedulerState+0x34>)
 80082a0:	681b      	ldr	r3, [r3, #0]
 80082a2:	2b00      	cmp	r3, #0
 80082a4:	d102      	bne.n	80082ac <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80082a6:	2301      	movs	r3, #1
 80082a8:	607b      	str	r3, [r7, #4]
 80082aa:	e008      	b.n	80082be <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80082ac:	4b08      	ldr	r3, [pc, #32]	@ (80082d0 <xTaskGetSchedulerState+0x38>)
 80082ae:	681b      	ldr	r3, [r3, #0]
 80082b0:	2b00      	cmp	r3, #0
 80082b2:	d102      	bne.n	80082ba <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80082b4:	2302      	movs	r3, #2
 80082b6:	607b      	str	r3, [r7, #4]
 80082b8:	e001      	b.n	80082be <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80082ba:	2300      	movs	r3, #0
 80082bc:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80082be:	687b      	ldr	r3, [r7, #4]
	}
 80082c0:	4618      	mov	r0, r3
 80082c2:	370c      	adds	r7, #12
 80082c4:	46bd      	mov	sp, r7
 80082c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082ca:	4770      	bx	lr
 80082cc:	20001128 	.word	0x20001128
 80082d0:	20001144 	.word	0x20001144

080082d4 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80082d4:	b580      	push	{r7, lr}
 80082d6:	b086      	sub	sp, #24
 80082d8:	af00      	add	r7, sp, #0
 80082da:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80082e0:	2300      	movs	r3, #0
 80082e2:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	2b00      	cmp	r3, #0
 80082e8:	d058      	beq.n	800839c <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80082ea:	4b2f      	ldr	r3, [pc, #188]	@ (80083a8 <xTaskPriorityDisinherit+0xd4>)
 80082ec:	681b      	ldr	r3, [r3, #0]
 80082ee:	693a      	ldr	r2, [r7, #16]
 80082f0:	429a      	cmp	r2, r3
 80082f2:	d00b      	beq.n	800830c <xTaskPriorityDisinherit+0x38>
	__asm volatile
 80082f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80082f8:	f383 8811 	msr	BASEPRI, r3
 80082fc:	f3bf 8f6f 	isb	sy
 8008300:	f3bf 8f4f 	dsb	sy
 8008304:	60fb      	str	r3, [r7, #12]
}
 8008306:	bf00      	nop
 8008308:	bf00      	nop
 800830a:	e7fd      	b.n	8008308 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800830c:	693b      	ldr	r3, [r7, #16]
 800830e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008310:	2b00      	cmp	r3, #0
 8008312:	d10b      	bne.n	800832c <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8008314:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008318:	f383 8811 	msr	BASEPRI, r3
 800831c:	f3bf 8f6f 	isb	sy
 8008320:	f3bf 8f4f 	dsb	sy
 8008324:	60bb      	str	r3, [r7, #8]
}
 8008326:	bf00      	nop
 8008328:	bf00      	nop
 800832a:	e7fd      	b.n	8008328 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800832c:	693b      	ldr	r3, [r7, #16]
 800832e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008330:	1e5a      	subs	r2, r3, #1
 8008332:	693b      	ldr	r3, [r7, #16]
 8008334:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8008336:	693b      	ldr	r3, [r7, #16]
 8008338:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800833a:	693b      	ldr	r3, [r7, #16]
 800833c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800833e:	429a      	cmp	r2, r3
 8008340:	d02c      	beq.n	800839c <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8008342:	693b      	ldr	r3, [r7, #16]
 8008344:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008346:	2b00      	cmp	r3, #0
 8008348:	d128      	bne.n	800839c <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800834a:	693b      	ldr	r3, [r7, #16]
 800834c:	3304      	adds	r3, #4
 800834e:	4618      	mov	r0, r3
 8008350:	f7fe fc26 	bl	8006ba0 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8008354:	693b      	ldr	r3, [r7, #16]
 8008356:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8008358:	693b      	ldr	r3, [r7, #16]
 800835a:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800835c:	693b      	ldr	r3, [r7, #16]
 800835e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008360:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8008364:	693b      	ldr	r3, [r7, #16]
 8008366:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8008368:	693b      	ldr	r3, [r7, #16]
 800836a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800836c:	4b0f      	ldr	r3, [pc, #60]	@ (80083ac <xTaskPriorityDisinherit+0xd8>)
 800836e:	681b      	ldr	r3, [r3, #0]
 8008370:	429a      	cmp	r2, r3
 8008372:	d903      	bls.n	800837c <xTaskPriorityDisinherit+0xa8>
 8008374:	693b      	ldr	r3, [r7, #16]
 8008376:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008378:	4a0c      	ldr	r2, [pc, #48]	@ (80083ac <xTaskPriorityDisinherit+0xd8>)
 800837a:	6013      	str	r3, [r2, #0]
 800837c:	693b      	ldr	r3, [r7, #16]
 800837e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008380:	4613      	mov	r3, r2
 8008382:	009b      	lsls	r3, r3, #2
 8008384:	4413      	add	r3, r2
 8008386:	009b      	lsls	r3, r3, #2
 8008388:	4a09      	ldr	r2, [pc, #36]	@ (80083b0 <xTaskPriorityDisinherit+0xdc>)
 800838a:	441a      	add	r2, r3
 800838c:	693b      	ldr	r3, [r7, #16]
 800838e:	3304      	adds	r3, #4
 8008390:	4619      	mov	r1, r3
 8008392:	4610      	mov	r0, r2
 8008394:	f7fe fba7 	bl	8006ae6 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8008398:	2301      	movs	r3, #1
 800839a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800839c:	697b      	ldr	r3, [r7, #20]
	}
 800839e:	4618      	mov	r0, r3
 80083a0:	3718      	adds	r7, #24
 80083a2:	46bd      	mov	sp, r7
 80083a4:	bd80      	pop	{r7, pc}
 80083a6:	bf00      	nop
 80083a8:	20000c48 	.word	0x20000c48
 80083ac:	20001124 	.word	0x20001124
 80083b0:	20000c4c 	.word	0x20000c4c

080083b4 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80083b4:	b580      	push	{r7, lr}
 80083b6:	b084      	sub	sp, #16
 80083b8:	af00      	add	r7, sp, #0
 80083ba:	6078      	str	r0, [r7, #4]
 80083bc:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80083be:	4b21      	ldr	r3, [pc, #132]	@ (8008444 <prvAddCurrentTaskToDelayedList+0x90>)
 80083c0:	681b      	ldr	r3, [r3, #0]
 80083c2:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80083c4:	4b20      	ldr	r3, [pc, #128]	@ (8008448 <prvAddCurrentTaskToDelayedList+0x94>)
 80083c6:	681b      	ldr	r3, [r3, #0]
 80083c8:	3304      	adds	r3, #4
 80083ca:	4618      	mov	r0, r3
 80083cc:	f7fe fbe8 	bl	8006ba0 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80083d6:	d10a      	bne.n	80083ee <prvAddCurrentTaskToDelayedList+0x3a>
 80083d8:	683b      	ldr	r3, [r7, #0]
 80083da:	2b00      	cmp	r3, #0
 80083dc:	d007      	beq.n	80083ee <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80083de:	4b1a      	ldr	r3, [pc, #104]	@ (8008448 <prvAddCurrentTaskToDelayedList+0x94>)
 80083e0:	681b      	ldr	r3, [r3, #0]
 80083e2:	3304      	adds	r3, #4
 80083e4:	4619      	mov	r1, r3
 80083e6:	4819      	ldr	r0, [pc, #100]	@ (800844c <prvAddCurrentTaskToDelayedList+0x98>)
 80083e8:	f7fe fb7d 	bl	8006ae6 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80083ec:	e026      	b.n	800843c <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80083ee:	68fa      	ldr	r2, [r7, #12]
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	4413      	add	r3, r2
 80083f4:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80083f6:	4b14      	ldr	r3, [pc, #80]	@ (8008448 <prvAddCurrentTaskToDelayedList+0x94>)
 80083f8:	681b      	ldr	r3, [r3, #0]
 80083fa:	68ba      	ldr	r2, [r7, #8]
 80083fc:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80083fe:	68ba      	ldr	r2, [r7, #8]
 8008400:	68fb      	ldr	r3, [r7, #12]
 8008402:	429a      	cmp	r2, r3
 8008404:	d209      	bcs.n	800841a <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008406:	4b12      	ldr	r3, [pc, #72]	@ (8008450 <prvAddCurrentTaskToDelayedList+0x9c>)
 8008408:	681a      	ldr	r2, [r3, #0]
 800840a:	4b0f      	ldr	r3, [pc, #60]	@ (8008448 <prvAddCurrentTaskToDelayedList+0x94>)
 800840c:	681b      	ldr	r3, [r3, #0]
 800840e:	3304      	adds	r3, #4
 8008410:	4619      	mov	r1, r3
 8008412:	4610      	mov	r0, r2
 8008414:	f7fe fb8b 	bl	8006b2e <vListInsert>
}
 8008418:	e010      	b.n	800843c <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800841a:	4b0e      	ldr	r3, [pc, #56]	@ (8008454 <prvAddCurrentTaskToDelayedList+0xa0>)
 800841c:	681a      	ldr	r2, [r3, #0]
 800841e:	4b0a      	ldr	r3, [pc, #40]	@ (8008448 <prvAddCurrentTaskToDelayedList+0x94>)
 8008420:	681b      	ldr	r3, [r3, #0]
 8008422:	3304      	adds	r3, #4
 8008424:	4619      	mov	r1, r3
 8008426:	4610      	mov	r0, r2
 8008428:	f7fe fb81 	bl	8006b2e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800842c:	4b0a      	ldr	r3, [pc, #40]	@ (8008458 <prvAddCurrentTaskToDelayedList+0xa4>)
 800842e:	681b      	ldr	r3, [r3, #0]
 8008430:	68ba      	ldr	r2, [r7, #8]
 8008432:	429a      	cmp	r2, r3
 8008434:	d202      	bcs.n	800843c <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8008436:	4a08      	ldr	r2, [pc, #32]	@ (8008458 <prvAddCurrentTaskToDelayedList+0xa4>)
 8008438:	68bb      	ldr	r3, [r7, #8]
 800843a:	6013      	str	r3, [r2, #0]
}
 800843c:	bf00      	nop
 800843e:	3710      	adds	r7, #16
 8008440:	46bd      	mov	sp, r7
 8008442:	bd80      	pop	{r7, pc}
 8008444:	20001120 	.word	0x20001120
 8008448:	20000c48 	.word	0x20000c48
 800844c:	20001108 	.word	0x20001108
 8008450:	200010d8 	.word	0x200010d8
 8008454:	200010d4 	.word	0x200010d4
 8008458:	2000113c 	.word	0x2000113c

0800845c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800845c:	b580      	push	{r7, lr}
 800845e:	b08a      	sub	sp, #40	@ 0x28
 8008460:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8008462:	2300      	movs	r3, #0
 8008464:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8008466:	f000 fb13 	bl	8008a90 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800846a:	4b1d      	ldr	r3, [pc, #116]	@ (80084e0 <xTimerCreateTimerTask+0x84>)
 800846c:	681b      	ldr	r3, [r3, #0]
 800846e:	2b00      	cmp	r3, #0
 8008470:	d021      	beq.n	80084b6 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8008472:	2300      	movs	r3, #0
 8008474:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8008476:	2300      	movs	r3, #0
 8008478:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800847a:	1d3a      	adds	r2, r7, #4
 800847c:	f107 0108 	add.w	r1, r7, #8
 8008480:	f107 030c 	add.w	r3, r7, #12
 8008484:	4618      	mov	r0, r3
 8008486:	f7fe fae7 	bl	8006a58 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800848a:	6879      	ldr	r1, [r7, #4]
 800848c:	68bb      	ldr	r3, [r7, #8]
 800848e:	68fa      	ldr	r2, [r7, #12]
 8008490:	9202      	str	r2, [sp, #8]
 8008492:	9301      	str	r3, [sp, #4]
 8008494:	2302      	movs	r3, #2
 8008496:	9300      	str	r3, [sp, #0]
 8008498:	2300      	movs	r3, #0
 800849a:	460a      	mov	r2, r1
 800849c:	4911      	ldr	r1, [pc, #68]	@ (80084e4 <xTimerCreateTimerTask+0x88>)
 800849e:	4812      	ldr	r0, [pc, #72]	@ (80084e8 <xTimerCreateTimerTask+0x8c>)
 80084a0:	f7ff f8a2 	bl	80075e8 <xTaskCreateStatic>
 80084a4:	4603      	mov	r3, r0
 80084a6:	4a11      	ldr	r2, [pc, #68]	@ (80084ec <xTimerCreateTimerTask+0x90>)
 80084a8:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80084aa:	4b10      	ldr	r3, [pc, #64]	@ (80084ec <xTimerCreateTimerTask+0x90>)
 80084ac:	681b      	ldr	r3, [r3, #0]
 80084ae:	2b00      	cmp	r3, #0
 80084b0:	d001      	beq.n	80084b6 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80084b2:	2301      	movs	r3, #1
 80084b4:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80084b6:	697b      	ldr	r3, [r7, #20]
 80084b8:	2b00      	cmp	r3, #0
 80084ba:	d10b      	bne.n	80084d4 <xTimerCreateTimerTask+0x78>
	__asm volatile
 80084bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80084c0:	f383 8811 	msr	BASEPRI, r3
 80084c4:	f3bf 8f6f 	isb	sy
 80084c8:	f3bf 8f4f 	dsb	sy
 80084cc:	613b      	str	r3, [r7, #16]
}
 80084ce:	bf00      	nop
 80084d0:	bf00      	nop
 80084d2:	e7fd      	b.n	80084d0 <xTimerCreateTimerTask+0x74>
	return xReturn;
 80084d4:	697b      	ldr	r3, [r7, #20]
}
 80084d6:	4618      	mov	r0, r3
 80084d8:	3718      	adds	r7, #24
 80084da:	46bd      	mov	sp, r7
 80084dc:	bd80      	pop	{r7, pc}
 80084de:	bf00      	nop
 80084e0:	20001178 	.word	0x20001178
 80084e4:	0800a618 	.word	0x0800a618
 80084e8:	08008629 	.word	0x08008629
 80084ec:	2000117c 	.word	0x2000117c

080084f0 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80084f0:	b580      	push	{r7, lr}
 80084f2:	b08a      	sub	sp, #40	@ 0x28
 80084f4:	af00      	add	r7, sp, #0
 80084f6:	60f8      	str	r0, [r7, #12]
 80084f8:	60b9      	str	r1, [r7, #8]
 80084fa:	607a      	str	r2, [r7, #4]
 80084fc:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80084fe:	2300      	movs	r3, #0
 8008500:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8008502:	68fb      	ldr	r3, [r7, #12]
 8008504:	2b00      	cmp	r3, #0
 8008506:	d10b      	bne.n	8008520 <xTimerGenericCommand+0x30>
	__asm volatile
 8008508:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800850c:	f383 8811 	msr	BASEPRI, r3
 8008510:	f3bf 8f6f 	isb	sy
 8008514:	f3bf 8f4f 	dsb	sy
 8008518:	623b      	str	r3, [r7, #32]
}
 800851a:	bf00      	nop
 800851c:	bf00      	nop
 800851e:	e7fd      	b.n	800851c <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8008520:	4b19      	ldr	r3, [pc, #100]	@ (8008588 <xTimerGenericCommand+0x98>)
 8008522:	681b      	ldr	r3, [r3, #0]
 8008524:	2b00      	cmp	r3, #0
 8008526:	d02a      	beq.n	800857e <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8008528:	68bb      	ldr	r3, [r7, #8]
 800852a:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8008530:	68fb      	ldr	r3, [r7, #12]
 8008532:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8008534:	68bb      	ldr	r3, [r7, #8]
 8008536:	2b05      	cmp	r3, #5
 8008538:	dc18      	bgt.n	800856c <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800853a:	f7ff fead 	bl	8008298 <xTaskGetSchedulerState>
 800853e:	4603      	mov	r3, r0
 8008540:	2b02      	cmp	r3, #2
 8008542:	d109      	bne.n	8008558 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8008544:	4b10      	ldr	r3, [pc, #64]	@ (8008588 <xTimerGenericCommand+0x98>)
 8008546:	6818      	ldr	r0, [r3, #0]
 8008548:	f107 0110 	add.w	r1, r7, #16
 800854c:	2300      	movs	r3, #0
 800854e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008550:	f7fe fc5a 	bl	8006e08 <xQueueGenericSend>
 8008554:	6278      	str	r0, [r7, #36]	@ 0x24
 8008556:	e012      	b.n	800857e <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8008558:	4b0b      	ldr	r3, [pc, #44]	@ (8008588 <xTimerGenericCommand+0x98>)
 800855a:	6818      	ldr	r0, [r3, #0]
 800855c:	f107 0110 	add.w	r1, r7, #16
 8008560:	2300      	movs	r3, #0
 8008562:	2200      	movs	r2, #0
 8008564:	f7fe fc50 	bl	8006e08 <xQueueGenericSend>
 8008568:	6278      	str	r0, [r7, #36]	@ 0x24
 800856a:	e008      	b.n	800857e <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800856c:	4b06      	ldr	r3, [pc, #24]	@ (8008588 <xTimerGenericCommand+0x98>)
 800856e:	6818      	ldr	r0, [r3, #0]
 8008570:	f107 0110 	add.w	r1, r7, #16
 8008574:	2300      	movs	r3, #0
 8008576:	683a      	ldr	r2, [r7, #0]
 8008578:	f7fe fd48 	bl	800700c <xQueueGenericSendFromISR>
 800857c:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800857e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8008580:	4618      	mov	r0, r3
 8008582:	3728      	adds	r7, #40	@ 0x28
 8008584:	46bd      	mov	sp, r7
 8008586:	bd80      	pop	{r7, pc}
 8008588:	20001178 	.word	0x20001178

0800858c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800858c:	b580      	push	{r7, lr}
 800858e:	b088      	sub	sp, #32
 8008590:	af02      	add	r7, sp, #8
 8008592:	6078      	str	r0, [r7, #4]
 8008594:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008596:	4b23      	ldr	r3, [pc, #140]	@ (8008624 <prvProcessExpiredTimer+0x98>)
 8008598:	681b      	ldr	r3, [r3, #0]
 800859a:	68db      	ldr	r3, [r3, #12]
 800859c:	68db      	ldr	r3, [r3, #12]
 800859e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80085a0:	697b      	ldr	r3, [r7, #20]
 80085a2:	3304      	adds	r3, #4
 80085a4:	4618      	mov	r0, r3
 80085a6:	f7fe fafb 	bl	8006ba0 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80085aa:	697b      	ldr	r3, [r7, #20]
 80085ac:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80085b0:	f003 0304 	and.w	r3, r3, #4
 80085b4:	2b00      	cmp	r3, #0
 80085b6:	d023      	beq.n	8008600 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80085b8:	697b      	ldr	r3, [r7, #20]
 80085ba:	699a      	ldr	r2, [r3, #24]
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	18d1      	adds	r1, r2, r3
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	683a      	ldr	r2, [r7, #0]
 80085c4:	6978      	ldr	r0, [r7, #20]
 80085c6:	f000 f8d5 	bl	8008774 <prvInsertTimerInActiveList>
 80085ca:	4603      	mov	r3, r0
 80085cc:	2b00      	cmp	r3, #0
 80085ce:	d020      	beq.n	8008612 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80085d0:	2300      	movs	r3, #0
 80085d2:	9300      	str	r3, [sp, #0]
 80085d4:	2300      	movs	r3, #0
 80085d6:	687a      	ldr	r2, [r7, #4]
 80085d8:	2100      	movs	r1, #0
 80085da:	6978      	ldr	r0, [r7, #20]
 80085dc:	f7ff ff88 	bl	80084f0 <xTimerGenericCommand>
 80085e0:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80085e2:	693b      	ldr	r3, [r7, #16]
 80085e4:	2b00      	cmp	r3, #0
 80085e6:	d114      	bne.n	8008612 <prvProcessExpiredTimer+0x86>
	__asm volatile
 80085e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80085ec:	f383 8811 	msr	BASEPRI, r3
 80085f0:	f3bf 8f6f 	isb	sy
 80085f4:	f3bf 8f4f 	dsb	sy
 80085f8:	60fb      	str	r3, [r7, #12]
}
 80085fa:	bf00      	nop
 80085fc:	bf00      	nop
 80085fe:	e7fd      	b.n	80085fc <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008600:	697b      	ldr	r3, [r7, #20]
 8008602:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008606:	f023 0301 	bic.w	r3, r3, #1
 800860a:	b2da      	uxtb	r2, r3
 800860c:	697b      	ldr	r3, [r7, #20]
 800860e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008612:	697b      	ldr	r3, [r7, #20]
 8008614:	6a1b      	ldr	r3, [r3, #32]
 8008616:	6978      	ldr	r0, [r7, #20]
 8008618:	4798      	blx	r3
}
 800861a:	bf00      	nop
 800861c:	3718      	adds	r7, #24
 800861e:	46bd      	mov	sp, r7
 8008620:	bd80      	pop	{r7, pc}
 8008622:	bf00      	nop
 8008624:	20001170 	.word	0x20001170

08008628 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8008628:	b580      	push	{r7, lr}
 800862a:	b084      	sub	sp, #16
 800862c:	af00      	add	r7, sp, #0
 800862e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8008630:	f107 0308 	add.w	r3, r7, #8
 8008634:	4618      	mov	r0, r3
 8008636:	f000 f859 	bl	80086ec <prvGetNextExpireTime>
 800863a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800863c:	68bb      	ldr	r3, [r7, #8]
 800863e:	4619      	mov	r1, r3
 8008640:	68f8      	ldr	r0, [r7, #12]
 8008642:	f000 f805 	bl	8008650 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8008646:	f000 f8d7 	bl	80087f8 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800864a:	bf00      	nop
 800864c:	e7f0      	b.n	8008630 <prvTimerTask+0x8>
	...

08008650 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8008650:	b580      	push	{r7, lr}
 8008652:	b084      	sub	sp, #16
 8008654:	af00      	add	r7, sp, #0
 8008656:	6078      	str	r0, [r7, #4]
 8008658:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800865a:	f7ff fa29 	bl	8007ab0 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800865e:	f107 0308 	add.w	r3, r7, #8
 8008662:	4618      	mov	r0, r3
 8008664:	f000 f866 	bl	8008734 <prvSampleTimeNow>
 8008668:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800866a:	68bb      	ldr	r3, [r7, #8]
 800866c:	2b00      	cmp	r3, #0
 800866e:	d130      	bne.n	80086d2 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8008670:	683b      	ldr	r3, [r7, #0]
 8008672:	2b00      	cmp	r3, #0
 8008674:	d10a      	bne.n	800868c <prvProcessTimerOrBlockTask+0x3c>
 8008676:	687a      	ldr	r2, [r7, #4]
 8008678:	68fb      	ldr	r3, [r7, #12]
 800867a:	429a      	cmp	r2, r3
 800867c:	d806      	bhi.n	800868c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800867e:	f7ff fa25 	bl	8007acc <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8008682:	68f9      	ldr	r1, [r7, #12]
 8008684:	6878      	ldr	r0, [r7, #4]
 8008686:	f7ff ff81 	bl	800858c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800868a:	e024      	b.n	80086d6 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800868c:	683b      	ldr	r3, [r7, #0]
 800868e:	2b00      	cmp	r3, #0
 8008690:	d008      	beq.n	80086a4 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8008692:	4b13      	ldr	r3, [pc, #76]	@ (80086e0 <prvProcessTimerOrBlockTask+0x90>)
 8008694:	681b      	ldr	r3, [r3, #0]
 8008696:	681b      	ldr	r3, [r3, #0]
 8008698:	2b00      	cmp	r3, #0
 800869a:	d101      	bne.n	80086a0 <prvProcessTimerOrBlockTask+0x50>
 800869c:	2301      	movs	r3, #1
 800869e:	e000      	b.n	80086a2 <prvProcessTimerOrBlockTask+0x52>
 80086a0:	2300      	movs	r3, #0
 80086a2:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80086a4:	4b0f      	ldr	r3, [pc, #60]	@ (80086e4 <prvProcessTimerOrBlockTask+0x94>)
 80086a6:	6818      	ldr	r0, [r3, #0]
 80086a8:	687a      	ldr	r2, [r7, #4]
 80086aa:	68fb      	ldr	r3, [r7, #12]
 80086ac:	1ad3      	subs	r3, r2, r3
 80086ae:	683a      	ldr	r2, [r7, #0]
 80086b0:	4619      	mov	r1, r3
 80086b2:	f7fe ff65 	bl	8007580 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80086b6:	f7ff fa09 	bl	8007acc <xTaskResumeAll>
 80086ba:	4603      	mov	r3, r0
 80086bc:	2b00      	cmp	r3, #0
 80086be:	d10a      	bne.n	80086d6 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80086c0:	4b09      	ldr	r3, [pc, #36]	@ (80086e8 <prvProcessTimerOrBlockTask+0x98>)
 80086c2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80086c6:	601a      	str	r2, [r3, #0]
 80086c8:	f3bf 8f4f 	dsb	sy
 80086cc:	f3bf 8f6f 	isb	sy
}
 80086d0:	e001      	b.n	80086d6 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80086d2:	f7ff f9fb 	bl	8007acc <xTaskResumeAll>
}
 80086d6:	bf00      	nop
 80086d8:	3710      	adds	r7, #16
 80086da:	46bd      	mov	sp, r7
 80086dc:	bd80      	pop	{r7, pc}
 80086de:	bf00      	nop
 80086e0:	20001174 	.word	0x20001174
 80086e4:	20001178 	.word	0x20001178
 80086e8:	e000ed04 	.word	0xe000ed04

080086ec <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80086ec:	b480      	push	{r7}
 80086ee:	b085      	sub	sp, #20
 80086f0:	af00      	add	r7, sp, #0
 80086f2:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80086f4:	4b0e      	ldr	r3, [pc, #56]	@ (8008730 <prvGetNextExpireTime+0x44>)
 80086f6:	681b      	ldr	r3, [r3, #0]
 80086f8:	681b      	ldr	r3, [r3, #0]
 80086fa:	2b00      	cmp	r3, #0
 80086fc:	d101      	bne.n	8008702 <prvGetNextExpireTime+0x16>
 80086fe:	2201      	movs	r2, #1
 8008700:	e000      	b.n	8008704 <prvGetNextExpireTime+0x18>
 8008702:	2200      	movs	r2, #0
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	681b      	ldr	r3, [r3, #0]
 800870c:	2b00      	cmp	r3, #0
 800870e:	d105      	bne.n	800871c <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008710:	4b07      	ldr	r3, [pc, #28]	@ (8008730 <prvGetNextExpireTime+0x44>)
 8008712:	681b      	ldr	r3, [r3, #0]
 8008714:	68db      	ldr	r3, [r3, #12]
 8008716:	681b      	ldr	r3, [r3, #0]
 8008718:	60fb      	str	r3, [r7, #12]
 800871a:	e001      	b.n	8008720 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800871c:	2300      	movs	r3, #0
 800871e:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8008720:	68fb      	ldr	r3, [r7, #12]
}
 8008722:	4618      	mov	r0, r3
 8008724:	3714      	adds	r7, #20
 8008726:	46bd      	mov	sp, r7
 8008728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800872c:	4770      	bx	lr
 800872e:	bf00      	nop
 8008730:	20001170 	.word	0x20001170

08008734 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8008734:	b580      	push	{r7, lr}
 8008736:	b084      	sub	sp, #16
 8008738:	af00      	add	r7, sp, #0
 800873a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800873c:	f7ff fa64 	bl	8007c08 <xTaskGetTickCount>
 8008740:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8008742:	4b0b      	ldr	r3, [pc, #44]	@ (8008770 <prvSampleTimeNow+0x3c>)
 8008744:	681b      	ldr	r3, [r3, #0]
 8008746:	68fa      	ldr	r2, [r7, #12]
 8008748:	429a      	cmp	r2, r3
 800874a:	d205      	bcs.n	8008758 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800874c:	f000 f93a 	bl	80089c4 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	2201      	movs	r2, #1
 8008754:	601a      	str	r2, [r3, #0]
 8008756:	e002      	b.n	800875e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	2200      	movs	r2, #0
 800875c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800875e:	4a04      	ldr	r2, [pc, #16]	@ (8008770 <prvSampleTimeNow+0x3c>)
 8008760:	68fb      	ldr	r3, [r7, #12]
 8008762:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8008764:	68fb      	ldr	r3, [r7, #12]
}
 8008766:	4618      	mov	r0, r3
 8008768:	3710      	adds	r7, #16
 800876a:	46bd      	mov	sp, r7
 800876c:	bd80      	pop	{r7, pc}
 800876e:	bf00      	nop
 8008770:	20001180 	.word	0x20001180

08008774 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8008774:	b580      	push	{r7, lr}
 8008776:	b086      	sub	sp, #24
 8008778:	af00      	add	r7, sp, #0
 800877a:	60f8      	str	r0, [r7, #12]
 800877c:	60b9      	str	r1, [r7, #8]
 800877e:	607a      	str	r2, [r7, #4]
 8008780:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8008782:	2300      	movs	r3, #0
 8008784:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8008786:	68fb      	ldr	r3, [r7, #12]
 8008788:	68ba      	ldr	r2, [r7, #8]
 800878a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800878c:	68fb      	ldr	r3, [r7, #12]
 800878e:	68fa      	ldr	r2, [r7, #12]
 8008790:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8008792:	68ba      	ldr	r2, [r7, #8]
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	429a      	cmp	r2, r3
 8008798:	d812      	bhi.n	80087c0 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800879a:	687a      	ldr	r2, [r7, #4]
 800879c:	683b      	ldr	r3, [r7, #0]
 800879e:	1ad2      	subs	r2, r2, r3
 80087a0:	68fb      	ldr	r3, [r7, #12]
 80087a2:	699b      	ldr	r3, [r3, #24]
 80087a4:	429a      	cmp	r2, r3
 80087a6:	d302      	bcc.n	80087ae <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80087a8:	2301      	movs	r3, #1
 80087aa:	617b      	str	r3, [r7, #20]
 80087ac:	e01b      	b.n	80087e6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80087ae:	4b10      	ldr	r3, [pc, #64]	@ (80087f0 <prvInsertTimerInActiveList+0x7c>)
 80087b0:	681a      	ldr	r2, [r3, #0]
 80087b2:	68fb      	ldr	r3, [r7, #12]
 80087b4:	3304      	adds	r3, #4
 80087b6:	4619      	mov	r1, r3
 80087b8:	4610      	mov	r0, r2
 80087ba:	f7fe f9b8 	bl	8006b2e <vListInsert>
 80087be:	e012      	b.n	80087e6 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80087c0:	687a      	ldr	r2, [r7, #4]
 80087c2:	683b      	ldr	r3, [r7, #0]
 80087c4:	429a      	cmp	r2, r3
 80087c6:	d206      	bcs.n	80087d6 <prvInsertTimerInActiveList+0x62>
 80087c8:	68ba      	ldr	r2, [r7, #8]
 80087ca:	683b      	ldr	r3, [r7, #0]
 80087cc:	429a      	cmp	r2, r3
 80087ce:	d302      	bcc.n	80087d6 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80087d0:	2301      	movs	r3, #1
 80087d2:	617b      	str	r3, [r7, #20]
 80087d4:	e007      	b.n	80087e6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80087d6:	4b07      	ldr	r3, [pc, #28]	@ (80087f4 <prvInsertTimerInActiveList+0x80>)
 80087d8:	681a      	ldr	r2, [r3, #0]
 80087da:	68fb      	ldr	r3, [r7, #12]
 80087dc:	3304      	adds	r3, #4
 80087de:	4619      	mov	r1, r3
 80087e0:	4610      	mov	r0, r2
 80087e2:	f7fe f9a4 	bl	8006b2e <vListInsert>
		}
	}

	return xProcessTimerNow;
 80087e6:	697b      	ldr	r3, [r7, #20]
}
 80087e8:	4618      	mov	r0, r3
 80087ea:	3718      	adds	r7, #24
 80087ec:	46bd      	mov	sp, r7
 80087ee:	bd80      	pop	{r7, pc}
 80087f0:	20001174 	.word	0x20001174
 80087f4:	20001170 	.word	0x20001170

080087f8 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80087f8:	b580      	push	{r7, lr}
 80087fa:	b08e      	sub	sp, #56	@ 0x38
 80087fc:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80087fe:	e0ce      	b.n	800899e <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	2b00      	cmp	r3, #0
 8008804:	da19      	bge.n	800883a <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8008806:	1d3b      	adds	r3, r7, #4
 8008808:	3304      	adds	r3, #4
 800880a:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800880c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800880e:	2b00      	cmp	r3, #0
 8008810:	d10b      	bne.n	800882a <prvProcessReceivedCommands+0x32>
	__asm volatile
 8008812:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008816:	f383 8811 	msr	BASEPRI, r3
 800881a:	f3bf 8f6f 	isb	sy
 800881e:	f3bf 8f4f 	dsb	sy
 8008822:	61fb      	str	r3, [r7, #28]
}
 8008824:	bf00      	nop
 8008826:	bf00      	nop
 8008828:	e7fd      	b.n	8008826 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800882a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800882c:	681b      	ldr	r3, [r3, #0]
 800882e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008830:	6850      	ldr	r0, [r2, #4]
 8008832:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008834:	6892      	ldr	r2, [r2, #8]
 8008836:	4611      	mov	r1, r2
 8008838:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	2b00      	cmp	r3, #0
 800883e:	f2c0 80ae 	blt.w	800899e <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8008842:	68fb      	ldr	r3, [r7, #12]
 8008844:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8008846:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008848:	695b      	ldr	r3, [r3, #20]
 800884a:	2b00      	cmp	r3, #0
 800884c:	d004      	beq.n	8008858 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800884e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008850:	3304      	adds	r3, #4
 8008852:	4618      	mov	r0, r3
 8008854:	f7fe f9a4 	bl	8006ba0 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8008858:	463b      	mov	r3, r7
 800885a:	4618      	mov	r0, r3
 800885c:	f7ff ff6a 	bl	8008734 <prvSampleTimeNow>
 8008860:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8008862:	687b      	ldr	r3, [r7, #4]
 8008864:	2b09      	cmp	r3, #9
 8008866:	f200 8097 	bhi.w	8008998 <prvProcessReceivedCommands+0x1a0>
 800886a:	a201      	add	r2, pc, #4	@ (adr r2, 8008870 <prvProcessReceivedCommands+0x78>)
 800886c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008870:	08008899 	.word	0x08008899
 8008874:	08008899 	.word	0x08008899
 8008878:	08008899 	.word	0x08008899
 800887c:	0800890f 	.word	0x0800890f
 8008880:	08008923 	.word	0x08008923
 8008884:	0800896f 	.word	0x0800896f
 8008888:	08008899 	.word	0x08008899
 800888c:	08008899 	.word	0x08008899
 8008890:	0800890f 	.word	0x0800890f
 8008894:	08008923 	.word	0x08008923
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8008898:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800889a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800889e:	f043 0301 	orr.w	r3, r3, #1
 80088a2:	b2da      	uxtb	r2, r3
 80088a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80088a6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80088aa:	68ba      	ldr	r2, [r7, #8]
 80088ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80088ae:	699b      	ldr	r3, [r3, #24]
 80088b0:	18d1      	adds	r1, r2, r3
 80088b2:	68bb      	ldr	r3, [r7, #8]
 80088b4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80088b6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80088b8:	f7ff ff5c 	bl	8008774 <prvInsertTimerInActiveList>
 80088bc:	4603      	mov	r3, r0
 80088be:	2b00      	cmp	r3, #0
 80088c0:	d06c      	beq.n	800899c <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80088c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80088c4:	6a1b      	ldr	r3, [r3, #32]
 80088c6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80088c8:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80088ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80088cc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80088d0:	f003 0304 	and.w	r3, r3, #4
 80088d4:	2b00      	cmp	r3, #0
 80088d6:	d061      	beq.n	800899c <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80088d8:	68ba      	ldr	r2, [r7, #8]
 80088da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80088dc:	699b      	ldr	r3, [r3, #24]
 80088de:	441a      	add	r2, r3
 80088e0:	2300      	movs	r3, #0
 80088e2:	9300      	str	r3, [sp, #0]
 80088e4:	2300      	movs	r3, #0
 80088e6:	2100      	movs	r1, #0
 80088e8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80088ea:	f7ff fe01 	bl	80084f0 <xTimerGenericCommand>
 80088ee:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80088f0:	6a3b      	ldr	r3, [r7, #32]
 80088f2:	2b00      	cmp	r3, #0
 80088f4:	d152      	bne.n	800899c <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 80088f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80088fa:	f383 8811 	msr	BASEPRI, r3
 80088fe:	f3bf 8f6f 	isb	sy
 8008902:	f3bf 8f4f 	dsb	sy
 8008906:	61bb      	str	r3, [r7, #24]
}
 8008908:	bf00      	nop
 800890a:	bf00      	nop
 800890c:	e7fd      	b.n	800890a <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800890e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008910:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008914:	f023 0301 	bic.w	r3, r3, #1
 8008918:	b2da      	uxtb	r2, r3
 800891a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800891c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8008920:	e03d      	b.n	800899e <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8008922:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008924:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008928:	f043 0301 	orr.w	r3, r3, #1
 800892c:	b2da      	uxtb	r2, r3
 800892e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008930:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8008934:	68ba      	ldr	r2, [r7, #8]
 8008936:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008938:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800893a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800893c:	699b      	ldr	r3, [r3, #24]
 800893e:	2b00      	cmp	r3, #0
 8008940:	d10b      	bne.n	800895a <prvProcessReceivedCommands+0x162>
	__asm volatile
 8008942:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008946:	f383 8811 	msr	BASEPRI, r3
 800894a:	f3bf 8f6f 	isb	sy
 800894e:	f3bf 8f4f 	dsb	sy
 8008952:	617b      	str	r3, [r7, #20]
}
 8008954:	bf00      	nop
 8008956:	bf00      	nop
 8008958:	e7fd      	b.n	8008956 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800895a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800895c:	699a      	ldr	r2, [r3, #24]
 800895e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008960:	18d1      	adds	r1, r2, r3
 8008962:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008964:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008966:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008968:	f7ff ff04 	bl	8008774 <prvInsertTimerInActiveList>
					break;
 800896c:	e017      	b.n	800899e <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800896e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008970:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008974:	f003 0302 	and.w	r3, r3, #2
 8008978:	2b00      	cmp	r3, #0
 800897a:	d103      	bne.n	8008984 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800897c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800897e:	f000 fbeb 	bl	8009158 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8008982:	e00c      	b.n	800899e <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008984:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008986:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800898a:	f023 0301 	bic.w	r3, r3, #1
 800898e:	b2da      	uxtb	r2, r3
 8008990:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008992:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8008996:	e002      	b.n	800899e <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8008998:	bf00      	nop
 800899a:	e000      	b.n	800899e <prvProcessReceivedCommands+0x1a6>
					break;
 800899c:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800899e:	4b08      	ldr	r3, [pc, #32]	@ (80089c0 <prvProcessReceivedCommands+0x1c8>)
 80089a0:	681b      	ldr	r3, [r3, #0]
 80089a2:	1d39      	adds	r1, r7, #4
 80089a4:	2200      	movs	r2, #0
 80089a6:	4618      	mov	r0, r3
 80089a8:	f7fe fbce 	bl	8007148 <xQueueReceive>
 80089ac:	4603      	mov	r3, r0
 80089ae:	2b00      	cmp	r3, #0
 80089b0:	f47f af26 	bne.w	8008800 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 80089b4:	bf00      	nop
 80089b6:	bf00      	nop
 80089b8:	3730      	adds	r7, #48	@ 0x30
 80089ba:	46bd      	mov	sp, r7
 80089bc:	bd80      	pop	{r7, pc}
 80089be:	bf00      	nop
 80089c0:	20001178 	.word	0x20001178

080089c4 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80089c4:	b580      	push	{r7, lr}
 80089c6:	b088      	sub	sp, #32
 80089c8:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80089ca:	e049      	b.n	8008a60 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80089cc:	4b2e      	ldr	r3, [pc, #184]	@ (8008a88 <prvSwitchTimerLists+0xc4>)
 80089ce:	681b      	ldr	r3, [r3, #0]
 80089d0:	68db      	ldr	r3, [r3, #12]
 80089d2:	681b      	ldr	r3, [r3, #0]
 80089d4:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80089d6:	4b2c      	ldr	r3, [pc, #176]	@ (8008a88 <prvSwitchTimerLists+0xc4>)
 80089d8:	681b      	ldr	r3, [r3, #0]
 80089da:	68db      	ldr	r3, [r3, #12]
 80089dc:	68db      	ldr	r3, [r3, #12]
 80089de:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80089e0:	68fb      	ldr	r3, [r7, #12]
 80089e2:	3304      	adds	r3, #4
 80089e4:	4618      	mov	r0, r3
 80089e6:	f7fe f8db 	bl	8006ba0 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80089ea:	68fb      	ldr	r3, [r7, #12]
 80089ec:	6a1b      	ldr	r3, [r3, #32]
 80089ee:	68f8      	ldr	r0, [r7, #12]
 80089f0:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80089f2:	68fb      	ldr	r3, [r7, #12]
 80089f4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80089f8:	f003 0304 	and.w	r3, r3, #4
 80089fc:	2b00      	cmp	r3, #0
 80089fe:	d02f      	beq.n	8008a60 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8008a00:	68fb      	ldr	r3, [r7, #12]
 8008a02:	699b      	ldr	r3, [r3, #24]
 8008a04:	693a      	ldr	r2, [r7, #16]
 8008a06:	4413      	add	r3, r2
 8008a08:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8008a0a:	68ba      	ldr	r2, [r7, #8]
 8008a0c:	693b      	ldr	r3, [r7, #16]
 8008a0e:	429a      	cmp	r2, r3
 8008a10:	d90e      	bls.n	8008a30 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8008a12:	68fb      	ldr	r3, [r7, #12]
 8008a14:	68ba      	ldr	r2, [r7, #8]
 8008a16:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8008a18:	68fb      	ldr	r3, [r7, #12]
 8008a1a:	68fa      	ldr	r2, [r7, #12]
 8008a1c:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8008a1e:	4b1a      	ldr	r3, [pc, #104]	@ (8008a88 <prvSwitchTimerLists+0xc4>)
 8008a20:	681a      	ldr	r2, [r3, #0]
 8008a22:	68fb      	ldr	r3, [r7, #12]
 8008a24:	3304      	adds	r3, #4
 8008a26:	4619      	mov	r1, r3
 8008a28:	4610      	mov	r0, r2
 8008a2a:	f7fe f880 	bl	8006b2e <vListInsert>
 8008a2e:	e017      	b.n	8008a60 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8008a30:	2300      	movs	r3, #0
 8008a32:	9300      	str	r3, [sp, #0]
 8008a34:	2300      	movs	r3, #0
 8008a36:	693a      	ldr	r2, [r7, #16]
 8008a38:	2100      	movs	r1, #0
 8008a3a:	68f8      	ldr	r0, [r7, #12]
 8008a3c:	f7ff fd58 	bl	80084f0 <xTimerGenericCommand>
 8008a40:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8008a42:	687b      	ldr	r3, [r7, #4]
 8008a44:	2b00      	cmp	r3, #0
 8008a46:	d10b      	bne.n	8008a60 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8008a48:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a4c:	f383 8811 	msr	BASEPRI, r3
 8008a50:	f3bf 8f6f 	isb	sy
 8008a54:	f3bf 8f4f 	dsb	sy
 8008a58:	603b      	str	r3, [r7, #0]
}
 8008a5a:	bf00      	nop
 8008a5c:	bf00      	nop
 8008a5e:	e7fd      	b.n	8008a5c <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8008a60:	4b09      	ldr	r3, [pc, #36]	@ (8008a88 <prvSwitchTimerLists+0xc4>)
 8008a62:	681b      	ldr	r3, [r3, #0]
 8008a64:	681b      	ldr	r3, [r3, #0]
 8008a66:	2b00      	cmp	r3, #0
 8008a68:	d1b0      	bne.n	80089cc <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8008a6a:	4b07      	ldr	r3, [pc, #28]	@ (8008a88 <prvSwitchTimerLists+0xc4>)
 8008a6c:	681b      	ldr	r3, [r3, #0]
 8008a6e:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8008a70:	4b06      	ldr	r3, [pc, #24]	@ (8008a8c <prvSwitchTimerLists+0xc8>)
 8008a72:	681b      	ldr	r3, [r3, #0]
 8008a74:	4a04      	ldr	r2, [pc, #16]	@ (8008a88 <prvSwitchTimerLists+0xc4>)
 8008a76:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8008a78:	4a04      	ldr	r2, [pc, #16]	@ (8008a8c <prvSwitchTimerLists+0xc8>)
 8008a7a:	697b      	ldr	r3, [r7, #20]
 8008a7c:	6013      	str	r3, [r2, #0]
}
 8008a7e:	bf00      	nop
 8008a80:	3718      	adds	r7, #24
 8008a82:	46bd      	mov	sp, r7
 8008a84:	bd80      	pop	{r7, pc}
 8008a86:	bf00      	nop
 8008a88:	20001170 	.word	0x20001170
 8008a8c:	20001174 	.word	0x20001174

08008a90 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8008a90:	b580      	push	{r7, lr}
 8008a92:	b082      	sub	sp, #8
 8008a94:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8008a96:	f000 f96f 	bl	8008d78 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8008a9a:	4b15      	ldr	r3, [pc, #84]	@ (8008af0 <prvCheckForValidListAndQueue+0x60>)
 8008a9c:	681b      	ldr	r3, [r3, #0]
 8008a9e:	2b00      	cmp	r3, #0
 8008aa0:	d120      	bne.n	8008ae4 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8008aa2:	4814      	ldr	r0, [pc, #80]	@ (8008af4 <prvCheckForValidListAndQueue+0x64>)
 8008aa4:	f7fd fff2 	bl	8006a8c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8008aa8:	4813      	ldr	r0, [pc, #76]	@ (8008af8 <prvCheckForValidListAndQueue+0x68>)
 8008aaa:	f7fd ffef 	bl	8006a8c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8008aae:	4b13      	ldr	r3, [pc, #76]	@ (8008afc <prvCheckForValidListAndQueue+0x6c>)
 8008ab0:	4a10      	ldr	r2, [pc, #64]	@ (8008af4 <prvCheckForValidListAndQueue+0x64>)
 8008ab2:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8008ab4:	4b12      	ldr	r3, [pc, #72]	@ (8008b00 <prvCheckForValidListAndQueue+0x70>)
 8008ab6:	4a10      	ldr	r2, [pc, #64]	@ (8008af8 <prvCheckForValidListAndQueue+0x68>)
 8008ab8:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8008aba:	2300      	movs	r3, #0
 8008abc:	9300      	str	r3, [sp, #0]
 8008abe:	4b11      	ldr	r3, [pc, #68]	@ (8008b04 <prvCheckForValidListAndQueue+0x74>)
 8008ac0:	4a11      	ldr	r2, [pc, #68]	@ (8008b08 <prvCheckForValidListAndQueue+0x78>)
 8008ac2:	2110      	movs	r1, #16
 8008ac4:	200a      	movs	r0, #10
 8008ac6:	f7fe f8ff 	bl	8006cc8 <xQueueGenericCreateStatic>
 8008aca:	4603      	mov	r3, r0
 8008acc:	4a08      	ldr	r2, [pc, #32]	@ (8008af0 <prvCheckForValidListAndQueue+0x60>)
 8008ace:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8008ad0:	4b07      	ldr	r3, [pc, #28]	@ (8008af0 <prvCheckForValidListAndQueue+0x60>)
 8008ad2:	681b      	ldr	r3, [r3, #0]
 8008ad4:	2b00      	cmp	r3, #0
 8008ad6:	d005      	beq.n	8008ae4 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8008ad8:	4b05      	ldr	r3, [pc, #20]	@ (8008af0 <prvCheckForValidListAndQueue+0x60>)
 8008ada:	681b      	ldr	r3, [r3, #0]
 8008adc:	490b      	ldr	r1, [pc, #44]	@ (8008b0c <prvCheckForValidListAndQueue+0x7c>)
 8008ade:	4618      	mov	r0, r3
 8008ae0:	f7fe fd24 	bl	800752c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008ae4:	f000 f97a 	bl	8008ddc <vPortExitCritical>
}
 8008ae8:	bf00      	nop
 8008aea:	46bd      	mov	sp, r7
 8008aec:	bd80      	pop	{r7, pc}
 8008aee:	bf00      	nop
 8008af0:	20001178 	.word	0x20001178
 8008af4:	20001148 	.word	0x20001148
 8008af8:	2000115c 	.word	0x2000115c
 8008afc:	20001170 	.word	0x20001170
 8008b00:	20001174 	.word	0x20001174
 8008b04:	20001224 	.word	0x20001224
 8008b08:	20001184 	.word	0x20001184
 8008b0c:	0800a620 	.word	0x0800a620

08008b10 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8008b10:	b480      	push	{r7}
 8008b12:	b085      	sub	sp, #20
 8008b14:	af00      	add	r7, sp, #0
 8008b16:	60f8      	str	r0, [r7, #12]
 8008b18:	60b9      	str	r1, [r7, #8]
 8008b1a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8008b1c:	68fb      	ldr	r3, [r7, #12]
 8008b1e:	3b04      	subs	r3, #4
 8008b20:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8008b22:	68fb      	ldr	r3, [r7, #12]
 8008b24:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8008b28:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008b2a:	68fb      	ldr	r3, [r7, #12]
 8008b2c:	3b04      	subs	r3, #4
 8008b2e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8008b30:	68bb      	ldr	r3, [r7, #8]
 8008b32:	f023 0201 	bic.w	r2, r3, #1
 8008b36:	68fb      	ldr	r3, [r7, #12]
 8008b38:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008b3a:	68fb      	ldr	r3, [r7, #12]
 8008b3c:	3b04      	subs	r3, #4
 8008b3e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8008b40:	4a0c      	ldr	r2, [pc, #48]	@ (8008b74 <pxPortInitialiseStack+0x64>)
 8008b42:	68fb      	ldr	r3, [r7, #12]
 8008b44:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8008b46:	68fb      	ldr	r3, [r7, #12]
 8008b48:	3b14      	subs	r3, #20
 8008b4a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8008b4c:	687a      	ldr	r2, [r7, #4]
 8008b4e:	68fb      	ldr	r3, [r7, #12]
 8008b50:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8008b52:	68fb      	ldr	r3, [r7, #12]
 8008b54:	3b04      	subs	r3, #4
 8008b56:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8008b58:	68fb      	ldr	r3, [r7, #12]
 8008b5a:	f06f 0202 	mvn.w	r2, #2
 8008b5e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8008b60:	68fb      	ldr	r3, [r7, #12]
 8008b62:	3b20      	subs	r3, #32
 8008b64:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8008b66:	68fb      	ldr	r3, [r7, #12]
}
 8008b68:	4618      	mov	r0, r3
 8008b6a:	3714      	adds	r7, #20
 8008b6c:	46bd      	mov	sp, r7
 8008b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b72:	4770      	bx	lr
 8008b74:	08008b79 	.word	0x08008b79

08008b78 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8008b78:	b480      	push	{r7}
 8008b7a:	b085      	sub	sp, #20
 8008b7c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8008b7e:	2300      	movs	r3, #0
 8008b80:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8008b82:	4b13      	ldr	r3, [pc, #76]	@ (8008bd0 <prvTaskExitError+0x58>)
 8008b84:	681b      	ldr	r3, [r3, #0]
 8008b86:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008b8a:	d00b      	beq.n	8008ba4 <prvTaskExitError+0x2c>
	__asm volatile
 8008b8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b90:	f383 8811 	msr	BASEPRI, r3
 8008b94:	f3bf 8f6f 	isb	sy
 8008b98:	f3bf 8f4f 	dsb	sy
 8008b9c:	60fb      	str	r3, [r7, #12]
}
 8008b9e:	bf00      	nop
 8008ba0:	bf00      	nop
 8008ba2:	e7fd      	b.n	8008ba0 <prvTaskExitError+0x28>
	__asm volatile
 8008ba4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ba8:	f383 8811 	msr	BASEPRI, r3
 8008bac:	f3bf 8f6f 	isb	sy
 8008bb0:	f3bf 8f4f 	dsb	sy
 8008bb4:	60bb      	str	r3, [r7, #8]
}
 8008bb6:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8008bb8:	bf00      	nop
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	2b00      	cmp	r3, #0
 8008bbe:	d0fc      	beq.n	8008bba <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8008bc0:	bf00      	nop
 8008bc2:	bf00      	nop
 8008bc4:	3714      	adds	r7, #20
 8008bc6:	46bd      	mov	sp, r7
 8008bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bcc:	4770      	bx	lr
 8008bce:	bf00      	nop
 8008bd0:	20000060 	.word	0x20000060
	...

08008be0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8008be0:	4b07      	ldr	r3, [pc, #28]	@ (8008c00 <pxCurrentTCBConst2>)
 8008be2:	6819      	ldr	r1, [r3, #0]
 8008be4:	6808      	ldr	r0, [r1, #0]
 8008be6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008bea:	f380 8809 	msr	PSP, r0
 8008bee:	f3bf 8f6f 	isb	sy
 8008bf2:	f04f 0000 	mov.w	r0, #0
 8008bf6:	f380 8811 	msr	BASEPRI, r0
 8008bfa:	4770      	bx	lr
 8008bfc:	f3af 8000 	nop.w

08008c00 <pxCurrentTCBConst2>:
 8008c00:	20000c48 	.word	0x20000c48
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8008c04:	bf00      	nop
 8008c06:	bf00      	nop

08008c08 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8008c08:	4808      	ldr	r0, [pc, #32]	@ (8008c2c <prvPortStartFirstTask+0x24>)
 8008c0a:	6800      	ldr	r0, [r0, #0]
 8008c0c:	6800      	ldr	r0, [r0, #0]
 8008c0e:	f380 8808 	msr	MSP, r0
 8008c12:	f04f 0000 	mov.w	r0, #0
 8008c16:	f380 8814 	msr	CONTROL, r0
 8008c1a:	b662      	cpsie	i
 8008c1c:	b661      	cpsie	f
 8008c1e:	f3bf 8f4f 	dsb	sy
 8008c22:	f3bf 8f6f 	isb	sy
 8008c26:	df00      	svc	0
 8008c28:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8008c2a:	bf00      	nop
 8008c2c:	e000ed08 	.word	0xe000ed08

08008c30 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8008c30:	b580      	push	{r7, lr}
 8008c32:	b086      	sub	sp, #24
 8008c34:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8008c36:	4b47      	ldr	r3, [pc, #284]	@ (8008d54 <xPortStartScheduler+0x124>)
 8008c38:	681b      	ldr	r3, [r3, #0]
 8008c3a:	4a47      	ldr	r2, [pc, #284]	@ (8008d58 <xPortStartScheduler+0x128>)
 8008c3c:	4293      	cmp	r3, r2
 8008c3e:	d10b      	bne.n	8008c58 <xPortStartScheduler+0x28>
	__asm volatile
 8008c40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c44:	f383 8811 	msr	BASEPRI, r3
 8008c48:	f3bf 8f6f 	isb	sy
 8008c4c:	f3bf 8f4f 	dsb	sy
 8008c50:	60fb      	str	r3, [r7, #12]
}
 8008c52:	bf00      	nop
 8008c54:	bf00      	nop
 8008c56:	e7fd      	b.n	8008c54 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8008c58:	4b3e      	ldr	r3, [pc, #248]	@ (8008d54 <xPortStartScheduler+0x124>)
 8008c5a:	681b      	ldr	r3, [r3, #0]
 8008c5c:	4a3f      	ldr	r2, [pc, #252]	@ (8008d5c <xPortStartScheduler+0x12c>)
 8008c5e:	4293      	cmp	r3, r2
 8008c60:	d10b      	bne.n	8008c7a <xPortStartScheduler+0x4a>
	__asm volatile
 8008c62:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c66:	f383 8811 	msr	BASEPRI, r3
 8008c6a:	f3bf 8f6f 	isb	sy
 8008c6e:	f3bf 8f4f 	dsb	sy
 8008c72:	613b      	str	r3, [r7, #16]
}
 8008c74:	bf00      	nop
 8008c76:	bf00      	nop
 8008c78:	e7fd      	b.n	8008c76 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8008c7a:	4b39      	ldr	r3, [pc, #228]	@ (8008d60 <xPortStartScheduler+0x130>)
 8008c7c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8008c7e:	697b      	ldr	r3, [r7, #20]
 8008c80:	781b      	ldrb	r3, [r3, #0]
 8008c82:	b2db      	uxtb	r3, r3
 8008c84:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8008c86:	697b      	ldr	r3, [r7, #20]
 8008c88:	22ff      	movs	r2, #255	@ 0xff
 8008c8a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8008c8c:	697b      	ldr	r3, [r7, #20]
 8008c8e:	781b      	ldrb	r3, [r3, #0]
 8008c90:	b2db      	uxtb	r3, r3
 8008c92:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8008c94:	78fb      	ldrb	r3, [r7, #3]
 8008c96:	b2db      	uxtb	r3, r3
 8008c98:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8008c9c:	b2da      	uxtb	r2, r3
 8008c9e:	4b31      	ldr	r3, [pc, #196]	@ (8008d64 <xPortStartScheduler+0x134>)
 8008ca0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8008ca2:	4b31      	ldr	r3, [pc, #196]	@ (8008d68 <xPortStartScheduler+0x138>)
 8008ca4:	2207      	movs	r2, #7
 8008ca6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008ca8:	e009      	b.n	8008cbe <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8008caa:	4b2f      	ldr	r3, [pc, #188]	@ (8008d68 <xPortStartScheduler+0x138>)
 8008cac:	681b      	ldr	r3, [r3, #0]
 8008cae:	3b01      	subs	r3, #1
 8008cb0:	4a2d      	ldr	r2, [pc, #180]	@ (8008d68 <xPortStartScheduler+0x138>)
 8008cb2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8008cb4:	78fb      	ldrb	r3, [r7, #3]
 8008cb6:	b2db      	uxtb	r3, r3
 8008cb8:	005b      	lsls	r3, r3, #1
 8008cba:	b2db      	uxtb	r3, r3
 8008cbc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008cbe:	78fb      	ldrb	r3, [r7, #3]
 8008cc0:	b2db      	uxtb	r3, r3
 8008cc2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008cc6:	2b80      	cmp	r3, #128	@ 0x80
 8008cc8:	d0ef      	beq.n	8008caa <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8008cca:	4b27      	ldr	r3, [pc, #156]	@ (8008d68 <xPortStartScheduler+0x138>)
 8008ccc:	681b      	ldr	r3, [r3, #0]
 8008cce:	f1c3 0307 	rsb	r3, r3, #7
 8008cd2:	2b04      	cmp	r3, #4
 8008cd4:	d00b      	beq.n	8008cee <xPortStartScheduler+0xbe>
	__asm volatile
 8008cd6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008cda:	f383 8811 	msr	BASEPRI, r3
 8008cde:	f3bf 8f6f 	isb	sy
 8008ce2:	f3bf 8f4f 	dsb	sy
 8008ce6:	60bb      	str	r3, [r7, #8]
}
 8008ce8:	bf00      	nop
 8008cea:	bf00      	nop
 8008cec:	e7fd      	b.n	8008cea <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8008cee:	4b1e      	ldr	r3, [pc, #120]	@ (8008d68 <xPortStartScheduler+0x138>)
 8008cf0:	681b      	ldr	r3, [r3, #0]
 8008cf2:	021b      	lsls	r3, r3, #8
 8008cf4:	4a1c      	ldr	r2, [pc, #112]	@ (8008d68 <xPortStartScheduler+0x138>)
 8008cf6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8008cf8:	4b1b      	ldr	r3, [pc, #108]	@ (8008d68 <xPortStartScheduler+0x138>)
 8008cfa:	681b      	ldr	r3, [r3, #0]
 8008cfc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8008d00:	4a19      	ldr	r2, [pc, #100]	@ (8008d68 <xPortStartScheduler+0x138>)
 8008d02:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	b2da      	uxtb	r2, r3
 8008d08:	697b      	ldr	r3, [r7, #20]
 8008d0a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8008d0c:	4b17      	ldr	r3, [pc, #92]	@ (8008d6c <xPortStartScheduler+0x13c>)
 8008d0e:	681b      	ldr	r3, [r3, #0]
 8008d10:	4a16      	ldr	r2, [pc, #88]	@ (8008d6c <xPortStartScheduler+0x13c>)
 8008d12:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8008d16:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8008d18:	4b14      	ldr	r3, [pc, #80]	@ (8008d6c <xPortStartScheduler+0x13c>)
 8008d1a:	681b      	ldr	r3, [r3, #0]
 8008d1c:	4a13      	ldr	r2, [pc, #76]	@ (8008d6c <xPortStartScheduler+0x13c>)
 8008d1e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8008d22:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8008d24:	f000 f8da 	bl	8008edc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8008d28:	4b11      	ldr	r3, [pc, #68]	@ (8008d70 <xPortStartScheduler+0x140>)
 8008d2a:	2200      	movs	r2, #0
 8008d2c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8008d2e:	f000 f8f9 	bl	8008f24 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8008d32:	4b10      	ldr	r3, [pc, #64]	@ (8008d74 <xPortStartScheduler+0x144>)
 8008d34:	681b      	ldr	r3, [r3, #0]
 8008d36:	4a0f      	ldr	r2, [pc, #60]	@ (8008d74 <xPortStartScheduler+0x144>)
 8008d38:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8008d3c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8008d3e:	f7ff ff63 	bl	8008c08 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8008d42:	f7ff f82b 	bl	8007d9c <vTaskSwitchContext>
	prvTaskExitError();
 8008d46:	f7ff ff17 	bl	8008b78 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8008d4a:	2300      	movs	r3, #0
}
 8008d4c:	4618      	mov	r0, r3
 8008d4e:	3718      	adds	r7, #24
 8008d50:	46bd      	mov	sp, r7
 8008d52:	bd80      	pop	{r7, pc}
 8008d54:	e000ed00 	.word	0xe000ed00
 8008d58:	410fc271 	.word	0x410fc271
 8008d5c:	410fc270 	.word	0x410fc270
 8008d60:	e000e400 	.word	0xe000e400
 8008d64:	20001274 	.word	0x20001274
 8008d68:	20001278 	.word	0x20001278
 8008d6c:	e000ed20 	.word	0xe000ed20
 8008d70:	20000060 	.word	0x20000060
 8008d74:	e000ef34 	.word	0xe000ef34

08008d78 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8008d78:	b480      	push	{r7}
 8008d7a:	b083      	sub	sp, #12
 8008d7c:	af00      	add	r7, sp, #0
	__asm volatile
 8008d7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d82:	f383 8811 	msr	BASEPRI, r3
 8008d86:	f3bf 8f6f 	isb	sy
 8008d8a:	f3bf 8f4f 	dsb	sy
 8008d8e:	607b      	str	r3, [r7, #4]
}
 8008d90:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8008d92:	4b10      	ldr	r3, [pc, #64]	@ (8008dd4 <vPortEnterCritical+0x5c>)
 8008d94:	681b      	ldr	r3, [r3, #0]
 8008d96:	3301      	adds	r3, #1
 8008d98:	4a0e      	ldr	r2, [pc, #56]	@ (8008dd4 <vPortEnterCritical+0x5c>)
 8008d9a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8008d9c:	4b0d      	ldr	r3, [pc, #52]	@ (8008dd4 <vPortEnterCritical+0x5c>)
 8008d9e:	681b      	ldr	r3, [r3, #0]
 8008da0:	2b01      	cmp	r3, #1
 8008da2:	d110      	bne.n	8008dc6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8008da4:	4b0c      	ldr	r3, [pc, #48]	@ (8008dd8 <vPortEnterCritical+0x60>)
 8008da6:	681b      	ldr	r3, [r3, #0]
 8008da8:	b2db      	uxtb	r3, r3
 8008daa:	2b00      	cmp	r3, #0
 8008dac:	d00b      	beq.n	8008dc6 <vPortEnterCritical+0x4e>
	__asm volatile
 8008dae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008db2:	f383 8811 	msr	BASEPRI, r3
 8008db6:	f3bf 8f6f 	isb	sy
 8008dba:	f3bf 8f4f 	dsb	sy
 8008dbe:	603b      	str	r3, [r7, #0]
}
 8008dc0:	bf00      	nop
 8008dc2:	bf00      	nop
 8008dc4:	e7fd      	b.n	8008dc2 <vPortEnterCritical+0x4a>
	}
}
 8008dc6:	bf00      	nop
 8008dc8:	370c      	adds	r7, #12
 8008dca:	46bd      	mov	sp, r7
 8008dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dd0:	4770      	bx	lr
 8008dd2:	bf00      	nop
 8008dd4:	20000060 	.word	0x20000060
 8008dd8:	e000ed04 	.word	0xe000ed04

08008ddc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8008ddc:	b480      	push	{r7}
 8008dde:	b083      	sub	sp, #12
 8008de0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8008de2:	4b12      	ldr	r3, [pc, #72]	@ (8008e2c <vPortExitCritical+0x50>)
 8008de4:	681b      	ldr	r3, [r3, #0]
 8008de6:	2b00      	cmp	r3, #0
 8008de8:	d10b      	bne.n	8008e02 <vPortExitCritical+0x26>
	__asm volatile
 8008dea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008dee:	f383 8811 	msr	BASEPRI, r3
 8008df2:	f3bf 8f6f 	isb	sy
 8008df6:	f3bf 8f4f 	dsb	sy
 8008dfa:	607b      	str	r3, [r7, #4]
}
 8008dfc:	bf00      	nop
 8008dfe:	bf00      	nop
 8008e00:	e7fd      	b.n	8008dfe <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8008e02:	4b0a      	ldr	r3, [pc, #40]	@ (8008e2c <vPortExitCritical+0x50>)
 8008e04:	681b      	ldr	r3, [r3, #0]
 8008e06:	3b01      	subs	r3, #1
 8008e08:	4a08      	ldr	r2, [pc, #32]	@ (8008e2c <vPortExitCritical+0x50>)
 8008e0a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8008e0c:	4b07      	ldr	r3, [pc, #28]	@ (8008e2c <vPortExitCritical+0x50>)
 8008e0e:	681b      	ldr	r3, [r3, #0]
 8008e10:	2b00      	cmp	r3, #0
 8008e12:	d105      	bne.n	8008e20 <vPortExitCritical+0x44>
 8008e14:	2300      	movs	r3, #0
 8008e16:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008e18:	683b      	ldr	r3, [r7, #0]
 8008e1a:	f383 8811 	msr	BASEPRI, r3
}
 8008e1e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8008e20:	bf00      	nop
 8008e22:	370c      	adds	r7, #12
 8008e24:	46bd      	mov	sp, r7
 8008e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e2a:	4770      	bx	lr
 8008e2c:	20000060 	.word	0x20000060

08008e30 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8008e30:	f3ef 8009 	mrs	r0, PSP
 8008e34:	f3bf 8f6f 	isb	sy
 8008e38:	4b15      	ldr	r3, [pc, #84]	@ (8008e90 <pxCurrentTCBConst>)
 8008e3a:	681a      	ldr	r2, [r3, #0]
 8008e3c:	f01e 0f10 	tst.w	lr, #16
 8008e40:	bf08      	it	eq
 8008e42:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8008e46:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008e4a:	6010      	str	r0, [r2, #0]
 8008e4c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8008e50:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8008e54:	f380 8811 	msr	BASEPRI, r0
 8008e58:	f3bf 8f4f 	dsb	sy
 8008e5c:	f3bf 8f6f 	isb	sy
 8008e60:	f7fe ff9c 	bl	8007d9c <vTaskSwitchContext>
 8008e64:	f04f 0000 	mov.w	r0, #0
 8008e68:	f380 8811 	msr	BASEPRI, r0
 8008e6c:	bc09      	pop	{r0, r3}
 8008e6e:	6819      	ldr	r1, [r3, #0]
 8008e70:	6808      	ldr	r0, [r1, #0]
 8008e72:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008e76:	f01e 0f10 	tst.w	lr, #16
 8008e7a:	bf08      	it	eq
 8008e7c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8008e80:	f380 8809 	msr	PSP, r0
 8008e84:	f3bf 8f6f 	isb	sy
 8008e88:	4770      	bx	lr
 8008e8a:	bf00      	nop
 8008e8c:	f3af 8000 	nop.w

08008e90 <pxCurrentTCBConst>:
 8008e90:	20000c48 	.word	0x20000c48
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8008e94:	bf00      	nop
 8008e96:	bf00      	nop

08008e98 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8008e98:	b580      	push	{r7, lr}
 8008e9a:	b082      	sub	sp, #8
 8008e9c:	af00      	add	r7, sp, #0
	__asm volatile
 8008e9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ea2:	f383 8811 	msr	BASEPRI, r3
 8008ea6:	f3bf 8f6f 	isb	sy
 8008eaa:	f3bf 8f4f 	dsb	sy
 8008eae:	607b      	str	r3, [r7, #4]
}
 8008eb0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8008eb2:	f7fe feb9 	bl	8007c28 <xTaskIncrementTick>
 8008eb6:	4603      	mov	r3, r0
 8008eb8:	2b00      	cmp	r3, #0
 8008eba:	d003      	beq.n	8008ec4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8008ebc:	4b06      	ldr	r3, [pc, #24]	@ (8008ed8 <xPortSysTickHandler+0x40>)
 8008ebe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008ec2:	601a      	str	r2, [r3, #0]
 8008ec4:	2300      	movs	r3, #0
 8008ec6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008ec8:	683b      	ldr	r3, [r7, #0]
 8008eca:	f383 8811 	msr	BASEPRI, r3
}
 8008ece:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8008ed0:	bf00      	nop
 8008ed2:	3708      	adds	r7, #8
 8008ed4:	46bd      	mov	sp, r7
 8008ed6:	bd80      	pop	{r7, pc}
 8008ed8:	e000ed04 	.word	0xe000ed04

08008edc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8008edc:	b480      	push	{r7}
 8008ede:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8008ee0:	4b0b      	ldr	r3, [pc, #44]	@ (8008f10 <vPortSetupTimerInterrupt+0x34>)
 8008ee2:	2200      	movs	r2, #0
 8008ee4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8008ee6:	4b0b      	ldr	r3, [pc, #44]	@ (8008f14 <vPortSetupTimerInterrupt+0x38>)
 8008ee8:	2200      	movs	r2, #0
 8008eea:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8008eec:	4b0a      	ldr	r3, [pc, #40]	@ (8008f18 <vPortSetupTimerInterrupt+0x3c>)
 8008eee:	681b      	ldr	r3, [r3, #0]
 8008ef0:	4a0a      	ldr	r2, [pc, #40]	@ (8008f1c <vPortSetupTimerInterrupt+0x40>)
 8008ef2:	fba2 2303 	umull	r2, r3, r2, r3
 8008ef6:	099b      	lsrs	r3, r3, #6
 8008ef8:	4a09      	ldr	r2, [pc, #36]	@ (8008f20 <vPortSetupTimerInterrupt+0x44>)
 8008efa:	3b01      	subs	r3, #1
 8008efc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8008efe:	4b04      	ldr	r3, [pc, #16]	@ (8008f10 <vPortSetupTimerInterrupt+0x34>)
 8008f00:	2207      	movs	r2, #7
 8008f02:	601a      	str	r2, [r3, #0]
}
 8008f04:	bf00      	nop
 8008f06:	46bd      	mov	sp, r7
 8008f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f0c:	4770      	bx	lr
 8008f0e:	bf00      	nop
 8008f10:	e000e010 	.word	0xe000e010
 8008f14:	e000e018 	.word	0xe000e018
 8008f18:	20000000 	.word	0x20000000
 8008f1c:	10624dd3 	.word	0x10624dd3
 8008f20:	e000e014 	.word	0xe000e014

08008f24 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8008f24:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8008f34 <vPortEnableVFP+0x10>
 8008f28:	6801      	ldr	r1, [r0, #0]
 8008f2a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8008f2e:	6001      	str	r1, [r0, #0]
 8008f30:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8008f32:	bf00      	nop
 8008f34:	e000ed88 	.word	0xe000ed88

08008f38 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8008f38:	b480      	push	{r7}
 8008f3a:	b085      	sub	sp, #20
 8008f3c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8008f3e:	f3ef 8305 	mrs	r3, IPSR
 8008f42:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8008f44:	68fb      	ldr	r3, [r7, #12]
 8008f46:	2b0f      	cmp	r3, #15
 8008f48:	d915      	bls.n	8008f76 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8008f4a:	4a18      	ldr	r2, [pc, #96]	@ (8008fac <vPortValidateInterruptPriority+0x74>)
 8008f4c:	68fb      	ldr	r3, [r7, #12]
 8008f4e:	4413      	add	r3, r2
 8008f50:	781b      	ldrb	r3, [r3, #0]
 8008f52:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8008f54:	4b16      	ldr	r3, [pc, #88]	@ (8008fb0 <vPortValidateInterruptPriority+0x78>)
 8008f56:	781b      	ldrb	r3, [r3, #0]
 8008f58:	7afa      	ldrb	r2, [r7, #11]
 8008f5a:	429a      	cmp	r2, r3
 8008f5c:	d20b      	bcs.n	8008f76 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8008f5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f62:	f383 8811 	msr	BASEPRI, r3
 8008f66:	f3bf 8f6f 	isb	sy
 8008f6a:	f3bf 8f4f 	dsb	sy
 8008f6e:	607b      	str	r3, [r7, #4]
}
 8008f70:	bf00      	nop
 8008f72:	bf00      	nop
 8008f74:	e7fd      	b.n	8008f72 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8008f76:	4b0f      	ldr	r3, [pc, #60]	@ (8008fb4 <vPortValidateInterruptPriority+0x7c>)
 8008f78:	681b      	ldr	r3, [r3, #0]
 8008f7a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8008f7e:	4b0e      	ldr	r3, [pc, #56]	@ (8008fb8 <vPortValidateInterruptPriority+0x80>)
 8008f80:	681b      	ldr	r3, [r3, #0]
 8008f82:	429a      	cmp	r2, r3
 8008f84:	d90b      	bls.n	8008f9e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8008f86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f8a:	f383 8811 	msr	BASEPRI, r3
 8008f8e:	f3bf 8f6f 	isb	sy
 8008f92:	f3bf 8f4f 	dsb	sy
 8008f96:	603b      	str	r3, [r7, #0]
}
 8008f98:	bf00      	nop
 8008f9a:	bf00      	nop
 8008f9c:	e7fd      	b.n	8008f9a <vPortValidateInterruptPriority+0x62>
	}
 8008f9e:	bf00      	nop
 8008fa0:	3714      	adds	r7, #20
 8008fa2:	46bd      	mov	sp, r7
 8008fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fa8:	4770      	bx	lr
 8008faa:	bf00      	nop
 8008fac:	e000e3f0 	.word	0xe000e3f0
 8008fb0:	20001274 	.word	0x20001274
 8008fb4:	e000ed0c 	.word	0xe000ed0c
 8008fb8:	20001278 	.word	0x20001278

08008fbc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8008fbc:	b580      	push	{r7, lr}
 8008fbe:	b08a      	sub	sp, #40	@ 0x28
 8008fc0:	af00      	add	r7, sp, #0
 8008fc2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8008fc4:	2300      	movs	r3, #0
 8008fc6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8008fc8:	f7fe fd72 	bl	8007ab0 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8008fcc:	4b5c      	ldr	r3, [pc, #368]	@ (8009140 <pvPortMalloc+0x184>)
 8008fce:	681b      	ldr	r3, [r3, #0]
 8008fd0:	2b00      	cmp	r3, #0
 8008fd2:	d101      	bne.n	8008fd8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8008fd4:	f000 f924 	bl	8009220 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8008fd8:	4b5a      	ldr	r3, [pc, #360]	@ (8009144 <pvPortMalloc+0x188>)
 8008fda:	681a      	ldr	r2, [r3, #0]
 8008fdc:	687b      	ldr	r3, [r7, #4]
 8008fde:	4013      	ands	r3, r2
 8008fe0:	2b00      	cmp	r3, #0
 8008fe2:	f040 8095 	bne.w	8009110 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8008fe6:	687b      	ldr	r3, [r7, #4]
 8008fe8:	2b00      	cmp	r3, #0
 8008fea:	d01e      	beq.n	800902a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8008fec:	2208      	movs	r2, #8
 8008fee:	687b      	ldr	r3, [r7, #4]
 8008ff0:	4413      	add	r3, r2
 8008ff2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8008ff4:	687b      	ldr	r3, [r7, #4]
 8008ff6:	f003 0307 	and.w	r3, r3, #7
 8008ffa:	2b00      	cmp	r3, #0
 8008ffc:	d015      	beq.n	800902a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8008ffe:	687b      	ldr	r3, [r7, #4]
 8009000:	f023 0307 	bic.w	r3, r3, #7
 8009004:	3308      	adds	r3, #8
 8009006:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009008:	687b      	ldr	r3, [r7, #4]
 800900a:	f003 0307 	and.w	r3, r3, #7
 800900e:	2b00      	cmp	r3, #0
 8009010:	d00b      	beq.n	800902a <pvPortMalloc+0x6e>
	__asm volatile
 8009012:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009016:	f383 8811 	msr	BASEPRI, r3
 800901a:	f3bf 8f6f 	isb	sy
 800901e:	f3bf 8f4f 	dsb	sy
 8009022:	617b      	str	r3, [r7, #20]
}
 8009024:	bf00      	nop
 8009026:	bf00      	nop
 8009028:	e7fd      	b.n	8009026 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800902a:	687b      	ldr	r3, [r7, #4]
 800902c:	2b00      	cmp	r3, #0
 800902e:	d06f      	beq.n	8009110 <pvPortMalloc+0x154>
 8009030:	4b45      	ldr	r3, [pc, #276]	@ (8009148 <pvPortMalloc+0x18c>)
 8009032:	681b      	ldr	r3, [r3, #0]
 8009034:	687a      	ldr	r2, [r7, #4]
 8009036:	429a      	cmp	r2, r3
 8009038:	d86a      	bhi.n	8009110 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800903a:	4b44      	ldr	r3, [pc, #272]	@ (800914c <pvPortMalloc+0x190>)
 800903c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800903e:	4b43      	ldr	r3, [pc, #268]	@ (800914c <pvPortMalloc+0x190>)
 8009040:	681b      	ldr	r3, [r3, #0]
 8009042:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009044:	e004      	b.n	8009050 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8009046:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009048:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800904a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800904c:	681b      	ldr	r3, [r3, #0]
 800904e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009050:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009052:	685b      	ldr	r3, [r3, #4]
 8009054:	687a      	ldr	r2, [r7, #4]
 8009056:	429a      	cmp	r2, r3
 8009058:	d903      	bls.n	8009062 <pvPortMalloc+0xa6>
 800905a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800905c:	681b      	ldr	r3, [r3, #0]
 800905e:	2b00      	cmp	r3, #0
 8009060:	d1f1      	bne.n	8009046 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8009062:	4b37      	ldr	r3, [pc, #220]	@ (8009140 <pvPortMalloc+0x184>)
 8009064:	681b      	ldr	r3, [r3, #0]
 8009066:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009068:	429a      	cmp	r2, r3
 800906a:	d051      	beq.n	8009110 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800906c:	6a3b      	ldr	r3, [r7, #32]
 800906e:	681b      	ldr	r3, [r3, #0]
 8009070:	2208      	movs	r2, #8
 8009072:	4413      	add	r3, r2
 8009074:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8009076:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009078:	681a      	ldr	r2, [r3, #0]
 800907a:	6a3b      	ldr	r3, [r7, #32]
 800907c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800907e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009080:	685a      	ldr	r2, [r3, #4]
 8009082:	687b      	ldr	r3, [r7, #4]
 8009084:	1ad2      	subs	r2, r2, r3
 8009086:	2308      	movs	r3, #8
 8009088:	005b      	lsls	r3, r3, #1
 800908a:	429a      	cmp	r2, r3
 800908c:	d920      	bls.n	80090d0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800908e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009090:	687b      	ldr	r3, [r7, #4]
 8009092:	4413      	add	r3, r2
 8009094:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009096:	69bb      	ldr	r3, [r7, #24]
 8009098:	f003 0307 	and.w	r3, r3, #7
 800909c:	2b00      	cmp	r3, #0
 800909e:	d00b      	beq.n	80090b8 <pvPortMalloc+0xfc>
	__asm volatile
 80090a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80090a4:	f383 8811 	msr	BASEPRI, r3
 80090a8:	f3bf 8f6f 	isb	sy
 80090ac:	f3bf 8f4f 	dsb	sy
 80090b0:	613b      	str	r3, [r7, #16]
}
 80090b2:	bf00      	nop
 80090b4:	bf00      	nop
 80090b6:	e7fd      	b.n	80090b4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80090b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80090ba:	685a      	ldr	r2, [r3, #4]
 80090bc:	687b      	ldr	r3, [r7, #4]
 80090be:	1ad2      	subs	r2, r2, r3
 80090c0:	69bb      	ldr	r3, [r7, #24]
 80090c2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80090c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80090c6:	687a      	ldr	r2, [r7, #4]
 80090c8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80090ca:	69b8      	ldr	r0, [r7, #24]
 80090cc:	f000 f90a 	bl	80092e4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80090d0:	4b1d      	ldr	r3, [pc, #116]	@ (8009148 <pvPortMalloc+0x18c>)
 80090d2:	681a      	ldr	r2, [r3, #0]
 80090d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80090d6:	685b      	ldr	r3, [r3, #4]
 80090d8:	1ad3      	subs	r3, r2, r3
 80090da:	4a1b      	ldr	r2, [pc, #108]	@ (8009148 <pvPortMalloc+0x18c>)
 80090dc:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80090de:	4b1a      	ldr	r3, [pc, #104]	@ (8009148 <pvPortMalloc+0x18c>)
 80090e0:	681a      	ldr	r2, [r3, #0]
 80090e2:	4b1b      	ldr	r3, [pc, #108]	@ (8009150 <pvPortMalloc+0x194>)
 80090e4:	681b      	ldr	r3, [r3, #0]
 80090e6:	429a      	cmp	r2, r3
 80090e8:	d203      	bcs.n	80090f2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80090ea:	4b17      	ldr	r3, [pc, #92]	@ (8009148 <pvPortMalloc+0x18c>)
 80090ec:	681b      	ldr	r3, [r3, #0]
 80090ee:	4a18      	ldr	r2, [pc, #96]	@ (8009150 <pvPortMalloc+0x194>)
 80090f0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80090f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80090f4:	685a      	ldr	r2, [r3, #4]
 80090f6:	4b13      	ldr	r3, [pc, #76]	@ (8009144 <pvPortMalloc+0x188>)
 80090f8:	681b      	ldr	r3, [r3, #0]
 80090fa:	431a      	orrs	r2, r3
 80090fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80090fe:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8009100:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009102:	2200      	movs	r2, #0
 8009104:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8009106:	4b13      	ldr	r3, [pc, #76]	@ (8009154 <pvPortMalloc+0x198>)
 8009108:	681b      	ldr	r3, [r3, #0]
 800910a:	3301      	adds	r3, #1
 800910c:	4a11      	ldr	r2, [pc, #68]	@ (8009154 <pvPortMalloc+0x198>)
 800910e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8009110:	f7fe fcdc 	bl	8007acc <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8009114:	69fb      	ldr	r3, [r7, #28]
 8009116:	f003 0307 	and.w	r3, r3, #7
 800911a:	2b00      	cmp	r3, #0
 800911c:	d00b      	beq.n	8009136 <pvPortMalloc+0x17a>
	__asm volatile
 800911e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009122:	f383 8811 	msr	BASEPRI, r3
 8009126:	f3bf 8f6f 	isb	sy
 800912a:	f3bf 8f4f 	dsb	sy
 800912e:	60fb      	str	r3, [r7, #12]
}
 8009130:	bf00      	nop
 8009132:	bf00      	nop
 8009134:	e7fd      	b.n	8009132 <pvPortMalloc+0x176>
	return pvReturn;
 8009136:	69fb      	ldr	r3, [r7, #28]
}
 8009138:	4618      	mov	r0, r3
 800913a:	3728      	adds	r7, #40	@ 0x28
 800913c:	46bd      	mov	sp, r7
 800913e:	bd80      	pop	{r7, pc}
 8009140:	20001e84 	.word	0x20001e84
 8009144:	20001e98 	.word	0x20001e98
 8009148:	20001e88 	.word	0x20001e88
 800914c:	20001e7c 	.word	0x20001e7c
 8009150:	20001e8c 	.word	0x20001e8c
 8009154:	20001e90 	.word	0x20001e90

08009158 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8009158:	b580      	push	{r7, lr}
 800915a:	b086      	sub	sp, #24
 800915c:	af00      	add	r7, sp, #0
 800915e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8009164:	687b      	ldr	r3, [r7, #4]
 8009166:	2b00      	cmp	r3, #0
 8009168:	d04f      	beq.n	800920a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800916a:	2308      	movs	r3, #8
 800916c:	425b      	negs	r3, r3
 800916e:	697a      	ldr	r2, [r7, #20]
 8009170:	4413      	add	r3, r2
 8009172:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8009174:	697b      	ldr	r3, [r7, #20]
 8009176:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8009178:	693b      	ldr	r3, [r7, #16]
 800917a:	685a      	ldr	r2, [r3, #4]
 800917c:	4b25      	ldr	r3, [pc, #148]	@ (8009214 <vPortFree+0xbc>)
 800917e:	681b      	ldr	r3, [r3, #0]
 8009180:	4013      	ands	r3, r2
 8009182:	2b00      	cmp	r3, #0
 8009184:	d10b      	bne.n	800919e <vPortFree+0x46>
	__asm volatile
 8009186:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800918a:	f383 8811 	msr	BASEPRI, r3
 800918e:	f3bf 8f6f 	isb	sy
 8009192:	f3bf 8f4f 	dsb	sy
 8009196:	60fb      	str	r3, [r7, #12]
}
 8009198:	bf00      	nop
 800919a:	bf00      	nop
 800919c:	e7fd      	b.n	800919a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800919e:	693b      	ldr	r3, [r7, #16]
 80091a0:	681b      	ldr	r3, [r3, #0]
 80091a2:	2b00      	cmp	r3, #0
 80091a4:	d00b      	beq.n	80091be <vPortFree+0x66>
	__asm volatile
 80091a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80091aa:	f383 8811 	msr	BASEPRI, r3
 80091ae:	f3bf 8f6f 	isb	sy
 80091b2:	f3bf 8f4f 	dsb	sy
 80091b6:	60bb      	str	r3, [r7, #8]
}
 80091b8:	bf00      	nop
 80091ba:	bf00      	nop
 80091bc:	e7fd      	b.n	80091ba <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80091be:	693b      	ldr	r3, [r7, #16]
 80091c0:	685a      	ldr	r2, [r3, #4]
 80091c2:	4b14      	ldr	r3, [pc, #80]	@ (8009214 <vPortFree+0xbc>)
 80091c4:	681b      	ldr	r3, [r3, #0]
 80091c6:	4013      	ands	r3, r2
 80091c8:	2b00      	cmp	r3, #0
 80091ca:	d01e      	beq.n	800920a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80091cc:	693b      	ldr	r3, [r7, #16]
 80091ce:	681b      	ldr	r3, [r3, #0]
 80091d0:	2b00      	cmp	r3, #0
 80091d2:	d11a      	bne.n	800920a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80091d4:	693b      	ldr	r3, [r7, #16]
 80091d6:	685a      	ldr	r2, [r3, #4]
 80091d8:	4b0e      	ldr	r3, [pc, #56]	@ (8009214 <vPortFree+0xbc>)
 80091da:	681b      	ldr	r3, [r3, #0]
 80091dc:	43db      	mvns	r3, r3
 80091de:	401a      	ands	r2, r3
 80091e0:	693b      	ldr	r3, [r7, #16]
 80091e2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80091e4:	f7fe fc64 	bl	8007ab0 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80091e8:	693b      	ldr	r3, [r7, #16]
 80091ea:	685a      	ldr	r2, [r3, #4]
 80091ec:	4b0a      	ldr	r3, [pc, #40]	@ (8009218 <vPortFree+0xc0>)
 80091ee:	681b      	ldr	r3, [r3, #0]
 80091f0:	4413      	add	r3, r2
 80091f2:	4a09      	ldr	r2, [pc, #36]	@ (8009218 <vPortFree+0xc0>)
 80091f4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80091f6:	6938      	ldr	r0, [r7, #16]
 80091f8:	f000 f874 	bl	80092e4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80091fc:	4b07      	ldr	r3, [pc, #28]	@ (800921c <vPortFree+0xc4>)
 80091fe:	681b      	ldr	r3, [r3, #0]
 8009200:	3301      	adds	r3, #1
 8009202:	4a06      	ldr	r2, [pc, #24]	@ (800921c <vPortFree+0xc4>)
 8009204:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8009206:	f7fe fc61 	bl	8007acc <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800920a:	bf00      	nop
 800920c:	3718      	adds	r7, #24
 800920e:	46bd      	mov	sp, r7
 8009210:	bd80      	pop	{r7, pc}
 8009212:	bf00      	nop
 8009214:	20001e98 	.word	0x20001e98
 8009218:	20001e88 	.word	0x20001e88
 800921c:	20001e94 	.word	0x20001e94

08009220 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8009220:	b480      	push	{r7}
 8009222:	b085      	sub	sp, #20
 8009224:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8009226:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800922a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800922c:	4b27      	ldr	r3, [pc, #156]	@ (80092cc <prvHeapInit+0xac>)
 800922e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8009230:	68fb      	ldr	r3, [r7, #12]
 8009232:	f003 0307 	and.w	r3, r3, #7
 8009236:	2b00      	cmp	r3, #0
 8009238:	d00c      	beq.n	8009254 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800923a:	68fb      	ldr	r3, [r7, #12]
 800923c:	3307      	adds	r3, #7
 800923e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009240:	68fb      	ldr	r3, [r7, #12]
 8009242:	f023 0307 	bic.w	r3, r3, #7
 8009246:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8009248:	68ba      	ldr	r2, [r7, #8]
 800924a:	68fb      	ldr	r3, [r7, #12]
 800924c:	1ad3      	subs	r3, r2, r3
 800924e:	4a1f      	ldr	r2, [pc, #124]	@ (80092cc <prvHeapInit+0xac>)
 8009250:	4413      	add	r3, r2
 8009252:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8009254:	68fb      	ldr	r3, [r7, #12]
 8009256:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8009258:	4a1d      	ldr	r2, [pc, #116]	@ (80092d0 <prvHeapInit+0xb0>)
 800925a:	687b      	ldr	r3, [r7, #4]
 800925c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800925e:	4b1c      	ldr	r3, [pc, #112]	@ (80092d0 <prvHeapInit+0xb0>)
 8009260:	2200      	movs	r2, #0
 8009262:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8009264:	687b      	ldr	r3, [r7, #4]
 8009266:	68ba      	ldr	r2, [r7, #8]
 8009268:	4413      	add	r3, r2
 800926a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800926c:	2208      	movs	r2, #8
 800926e:	68fb      	ldr	r3, [r7, #12]
 8009270:	1a9b      	subs	r3, r3, r2
 8009272:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009274:	68fb      	ldr	r3, [r7, #12]
 8009276:	f023 0307 	bic.w	r3, r3, #7
 800927a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800927c:	68fb      	ldr	r3, [r7, #12]
 800927e:	4a15      	ldr	r2, [pc, #84]	@ (80092d4 <prvHeapInit+0xb4>)
 8009280:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8009282:	4b14      	ldr	r3, [pc, #80]	@ (80092d4 <prvHeapInit+0xb4>)
 8009284:	681b      	ldr	r3, [r3, #0]
 8009286:	2200      	movs	r2, #0
 8009288:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800928a:	4b12      	ldr	r3, [pc, #72]	@ (80092d4 <prvHeapInit+0xb4>)
 800928c:	681b      	ldr	r3, [r3, #0]
 800928e:	2200      	movs	r2, #0
 8009290:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8009292:	687b      	ldr	r3, [r7, #4]
 8009294:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8009296:	683b      	ldr	r3, [r7, #0]
 8009298:	68fa      	ldr	r2, [r7, #12]
 800929a:	1ad2      	subs	r2, r2, r3
 800929c:	683b      	ldr	r3, [r7, #0]
 800929e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80092a0:	4b0c      	ldr	r3, [pc, #48]	@ (80092d4 <prvHeapInit+0xb4>)
 80092a2:	681a      	ldr	r2, [r3, #0]
 80092a4:	683b      	ldr	r3, [r7, #0]
 80092a6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80092a8:	683b      	ldr	r3, [r7, #0]
 80092aa:	685b      	ldr	r3, [r3, #4]
 80092ac:	4a0a      	ldr	r2, [pc, #40]	@ (80092d8 <prvHeapInit+0xb8>)
 80092ae:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80092b0:	683b      	ldr	r3, [r7, #0]
 80092b2:	685b      	ldr	r3, [r3, #4]
 80092b4:	4a09      	ldr	r2, [pc, #36]	@ (80092dc <prvHeapInit+0xbc>)
 80092b6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80092b8:	4b09      	ldr	r3, [pc, #36]	@ (80092e0 <prvHeapInit+0xc0>)
 80092ba:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80092be:	601a      	str	r2, [r3, #0]
}
 80092c0:	bf00      	nop
 80092c2:	3714      	adds	r7, #20
 80092c4:	46bd      	mov	sp, r7
 80092c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092ca:	4770      	bx	lr
 80092cc:	2000127c 	.word	0x2000127c
 80092d0:	20001e7c 	.word	0x20001e7c
 80092d4:	20001e84 	.word	0x20001e84
 80092d8:	20001e8c 	.word	0x20001e8c
 80092dc:	20001e88 	.word	0x20001e88
 80092e0:	20001e98 	.word	0x20001e98

080092e4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80092e4:	b480      	push	{r7}
 80092e6:	b085      	sub	sp, #20
 80092e8:	af00      	add	r7, sp, #0
 80092ea:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80092ec:	4b28      	ldr	r3, [pc, #160]	@ (8009390 <prvInsertBlockIntoFreeList+0xac>)
 80092ee:	60fb      	str	r3, [r7, #12]
 80092f0:	e002      	b.n	80092f8 <prvInsertBlockIntoFreeList+0x14>
 80092f2:	68fb      	ldr	r3, [r7, #12]
 80092f4:	681b      	ldr	r3, [r3, #0]
 80092f6:	60fb      	str	r3, [r7, #12]
 80092f8:	68fb      	ldr	r3, [r7, #12]
 80092fa:	681b      	ldr	r3, [r3, #0]
 80092fc:	687a      	ldr	r2, [r7, #4]
 80092fe:	429a      	cmp	r2, r3
 8009300:	d8f7      	bhi.n	80092f2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8009302:	68fb      	ldr	r3, [r7, #12]
 8009304:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8009306:	68fb      	ldr	r3, [r7, #12]
 8009308:	685b      	ldr	r3, [r3, #4]
 800930a:	68ba      	ldr	r2, [r7, #8]
 800930c:	4413      	add	r3, r2
 800930e:	687a      	ldr	r2, [r7, #4]
 8009310:	429a      	cmp	r2, r3
 8009312:	d108      	bne.n	8009326 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8009314:	68fb      	ldr	r3, [r7, #12]
 8009316:	685a      	ldr	r2, [r3, #4]
 8009318:	687b      	ldr	r3, [r7, #4]
 800931a:	685b      	ldr	r3, [r3, #4]
 800931c:	441a      	add	r2, r3
 800931e:	68fb      	ldr	r3, [r7, #12]
 8009320:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8009322:	68fb      	ldr	r3, [r7, #12]
 8009324:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8009326:	687b      	ldr	r3, [r7, #4]
 8009328:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800932a:	687b      	ldr	r3, [r7, #4]
 800932c:	685b      	ldr	r3, [r3, #4]
 800932e:	68ba      	ldr	r2, [r7, #8]
 8009330:	441a      	add	r2, r3
 8009332:	68fb      	ldr	r3, [r7, #12]
 8009334:	681b      	ldr	r3, [r3, #0]
 8009336:	429a      	cmp	r2, r3
 8009338:	d118      	bne.n	800936c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800933a:	68fb      	ldr	r3, [r7, #12]
 800933c:	681a      	ldr	r2, [r3, #0]
 800933e:	4b15      	ldr	r3, [pc, #84]	@ (8009394 <prvInsertBlockIntoFreeList+0xb0>)
 8009340:	681b      	ldr	r3, [r3, #0]
 8009342:	429a      	cmp	r2, r3
 8009344:	d00d      	beq.n	8009362 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8009346:	687b      	ldr	r3, [r7, #4]
 8009348:	685a      	ldr	r2, [r3, #4]
 800934a:	68fb      	ldr	r3, [r7, #12]
 800934c:	681b      	ldr	r3, [r3, #0]
 800934e:	685b      	ldr	r3, [r3, #4]
 8009350:	441a      	add	r2, r3
 8009352:	687b      	ldr	r3, [r7, #4]
 8009354:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8009356:	68fb      	ldr	r3, [r7, #12]
 8009358:	681b      	ldr	r3, [r3, #0]
 800935a:	681a      	ldr	r2, [r3, #0]
 800935c:	687b      	ldr	r3, [r7, #4]
 800935e:	601a      	str	r2, [r3, #0]
 8009360:	e008      	b.n	8009374 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8009362:	4b0c      	ldr	r3, [pc, #48]	@ (8009394 <prvInsertBlockIntoFreeList+0xb0>)
 8009364:	681a      	ldr	r2, [r3, #0]
 8009366:	687b      	ldr	r3, [r7, #4]
 8009368:	601a      	str	r2, [r3, #0]
 800936a:	e003      	b.n	8009374 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800936c:	68fb      	ldr	r3, [r7, #12]
 800936e:	681a      	ldr	r2, [r3, #0]
 8009370:	687b      	ldr	r3, [r7, #4]
 8009372:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8009374:	68fa      	ldr	r2, [r7, #12]
 8009376:	687b      	ldr	r3, [r7, #4]
 8009378:	429a      	cmp	r2, r3
 800937a:	d002      	beq.n	8009382 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800937c:	68fb      	ldr	r3, [r7, #12]
 800937e:	687a      	ldr	r2, [r7, #4]
 8009380:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009382:	bf00      	nop
 8009384:	3714      	adds	r7, #20
 8009386:	46bd      	mov	sp, r7
 8009388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800938c:	4770      	bx	lr
 800938e:	bf00      	nop
 8009390:	20001e7c 	.word	0x20001e7c
 8009394:	20001e84 	.word	0x20001e84

08009398 <lcd_write_cmd>:

#define LCD_SPI lcd->const_h.spi_h.hspix

// 
void lcd_write_cmd(Lcd1I47Parametar *lcd, uint8_t cmd)
{
 8009398:	b580      	push	{r7, lr}
 800939a:	b082      	sub	sp, #8
 800939c:	af00      	add	r7, sp, #0
 800939e:	6078      	str	r0, [r7, #4]
 80093a0:	460b      	mov	r3, r1
 80093a2:	70fb      	strb	r3, [r7, #3]
    GPIO_WRITE(lcd->const_h.DC, GPIO_PIN_RESET);
 80093a4:	687b      	ldr	r3, [r7, #4]
 80093a6:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 80093a8:	687b      	ldr	r3, [r7, #4]
 80093aa:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80093ac:	2200      	movs	r2, #0
 80093ae:	4619      	mov	r1, r3
 80093b0:	f7f9 fc94 	bl	8002cdc <HAL_GPIO_WritePin>
    GPIO_WRITE(lcd->const_h.spi_h.NSS, GPIO_PIN_RESET);
 80093b4:	687b      	ldr	r3, [r7, #4]
 80093b6:	6a18      	ldr	r0, [r3, #32]
 80093b8:	687b      	ldr	r3, [r7, #4]
 80093ba:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 80093bc:	2200      	movs	r2, #0
 80093be:	4619      	mov	r1, r3
 80093c0:	f7f9 fc8c 	bl	8002cdc <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(LCD_SPI, &cmd, 1, 100);
 80093c4:	687b      	ldr	r3, [r7, #4]
 80093c6:	6858      	ldr	r0, [r3, #4]
 80093c8:	1cf9      	adds	r1, r7, #3
 80093ca:	2364      	movs	r3, #100	@ 0x64
 80093cc:	2201      	movs	r2, #1
 80093ce:	f7fa fd4c 	bl	8003e6a <HAL_SPI_Transmit>
    GPIO_WRITE(lcd->const_h.spi_h.NSS, GPIO_PIN_SET);
 80093d2:	687b      	ldr	r3, [r7, #4]
 80093d4:	6a18      	ldr	r0, [r3, #32]
 80093d6:	687b      	ldr	r3, [r7, #4]
 80093d8:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 80093da:	2201      	movs	r2, #1
 80093dc:	4619      	mov	r1, r3
 80093de:	f7f9 fc7d 	bl	8002cdc <HAL_GPIO_WritePin>
}
 80093e2:	bf00      	nop
 80093e4:	3708      	adds	r7, #8
 80093e6:	46bd      	mov	sp, r7
 80093e8:	bd80      	pop	{r7, pc}

080093ea <lcd_write_data_buf>:
    GPIO_WRITE(lcd->const_h.spi_h.NSS, GPIO_PIN_SET);
}

//  () -  DMA 
void lcd_write_data_buf(Lcd1I47Parametar *lcd, uint8_t *buff, size_t size)
{
 80093ea:	b580      	push	{r7, lr}
 80093ec:	b084      	sub	sp, #16
 80093ee:	af00      	add	r7, sp, #0
 80093f0:	60f8      	str	r0, [r7, #12]
 80093f2:	60b9      	str	r1, [r7, #8]
 80093f4:	607a      	str	r2, [r7, #4]
    GPIO_WRITE(lcd->const_h.DC, GPIO_PIN_SET);
 80093f6:	68fb      	ldr	r3, [r7, #12]
 80093f8:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 80093fa:	68fb      	ldr	r3, [r7, #12]
 80093fc:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80093fe:	2201      	movs	r2, #1
 8009400:	4619      	mov	r1, r3
 8009402:	f7f9 fc6b 	bl	8002cdc <HAL_GPIO_WritePin>
    GPIO_WRITE(lcd->const_h.spi_h.NSS, GPIO_PIN_RESET);
 8009406:	68fb      	ldr	r3, [r7, #12]
 8009408:	6a18      	ldr	r0, [r3, #32]
 800940a:	68fb      	ldr	r3, [r7, #12]
 800940c:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 800940e:	2200      	movs	r2, #0
 8009410:	4619      	mov	r1, r3
 8009412:	f7f9 fc63 	bl	8002cdc <HAL_GPIO_WritePin>
    if (size >= 512)
 8009416:	687b      	ldr	r3, [r7, #4]
 8009418:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800941c:	d31a      	bcc.n	8009454 <lcd_write_data_buf+0x6a>
    {
        HAL_SPI_Transmit_DMA(LCD_SPI, buff, size); //  HAL_SPI_Transmit_DMA
 800941e:	68fb      	ldr	r3, [r7, #12]
 8009420:	685b      	ldr	r3, [r3, #4]
 8009422:	687a      	ldr	r2, [r7, #4]
 8009424:	b292      	uxth	r2, r2
 8009426:	68b9      	ldr	r1, [r7, #8]
 8009428:	4618      	mov	r0, r3
 800942a:	f7fa fe95 	bl	8004158 <HAL_SPI_Transmit_DMA>
        while (HAL_SPI_GetState(lcd->const_h.spi_h.hspix) != HAL_SPI_STATE_READY);
 800942e:	bf00      	nop
 8009430:	68fb      	ldr	r3, [r7, #12]
 8009432:	685b      	ldr	r3, [r3, #4]
 8009434:	4618      	mov	r0, r3
 8009436:	f7fb f89b 	bl	8004570 <HAL_SPI_GetState>
 800943a:	4603      	mov	r3, r0
 800943c:	2b01      	cmp	r3, #1
 800943e:	d1f7      	bne.n	8009430 <lcd_write_data_buf+0x46>
        while (__HAL_SPI_GET_FLAG(lcd->const_h.spi_h.hspix, SPI_FLAG_BSY));
 8009440:	bf00      	nop
 8009442:	68fb      	ldr	r3, [r7, #12]
 8009444:	685b      	ldr	r3, [r3, #4]
 8009446:	681b      	ldr	r3, [r3, #0]
 8009448:	689b      	ldr	r3, [r3, #8]
 800944a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800944e:	2b80      	cmp	r3, #128	@ 0x80
 8009450:	d0f7      	beq.n	8009442 <lcd_write_data_buf+0x58>
 8009452:	e008      	b.n	8009466 <lcd_write_data_buf+0x7c>
    }
    else HAL_SPI_Transmit(LCD_SPI, buff, size, 1000);
 8009454:	68fb      	ldr	r3, [r7, #12]
 8009456:	6858      	ldr	r0, [r3, #4]
 8009458:	687b      	ldr	r3, [r7, #4]
 800945a:	b29a      	uxth	r2, r3
 800945c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8009460:	68b9      	ldr	r1, [r7, #8]
 8009462:	f7fa fd02 	bl	8003e6a <HAL_SPI_Transmit>
    GPIO_WRITE(lcd->const_h.spi_h.NSS, GPIO_PIN_SET);
 8009466:	68fb      	ldr	r3, [r7, #12]
 8009468:	6a18      	ldr	r0, [r3, #32]
 800946a:	68fb      	ldr	r3, [r7, #12]
 800946c:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 800946e:	2201      	movs	r2, #1
 8009470:	4619      	mov	r1, r3
 8009472:	f7f9 fc33 	bl	8002cdc <HAL_GPIO_WritePin>
}
 8009476:	bf00      	nop
 8009478:	3710      	adds	r7, #16
 800947a:	46bd      	mov	sp, r7
 800947c:	bd80      	pop	{r7, pc}
	...

08009480 <LCD_init>:
#include "HY_MOD/lcd_1inch47/font_8x16.h"

#define LCD_SPI lcd->const_h.spi_h.hspix

void LCD_init(Lcd1I47Parametar *lcd)
{
 8009480:	b590      	push	{r4, r7, lr}
 8009482:	b085      	sub	sp, #20
 8009484:	af00      	add	r7, sp, #0
 8009486:	6078      	str	r0, [r7, #4]
    ({ \
        cmd = x; \
        HAL_SPI_Transmit(LCD_SPI, &cmd, 1, 100); \
    })

    HAL_TIM_PWM_Stop(lcd->const_h.htimx, lcd->const_h.TIM_CHANNEL_x);
 8009488:	687b      	ldr	r3, [r7, #4]
 800948a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800948c:	687b      	ldr	r3, [r7, #4]
 800948e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009490:	4619      	mov	r1, r3
 8009492:	4610      	mov	r0, r2
 8009494:	f7fb fc98 	bl	8004dc8 <HAL_TIM_PWM_Stop>
    GPIO_WRITE(lcd->const_h.RST, GPIO_PIN_RESET);
 8009498:	687b      	ldr	r3, [r7, #4]
 800949a:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800949c:	687b      	ldr	r3, [r7, #4]
 800949e:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 80094a0:	2200      	movs	r2, #0
 80094a2:	4619      	mov	r1, r3
 80094a4:	f7f9 fc1a 	bl	8002cdc <HAL_GPIO_WritePin>
    osDelay(100); //  10ms
 80094a8:	2064      	movs	r0, #100	@ 0x64
 80094aa:	f7fd fa9f 	bl	80069ec <osDelay>
    GPIO_WRITE(lcd->const_h.RST, GPIO_PIN_SET);
 80094ae:	687b      	ldr	r3, [r7, #4]
 80094b0:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80094b2:	687b      	ldr	r3, [r7, #4]
 80094b4:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 80094b6:	2201      	movs	r2, #1
 80094b8:	4619      	mov	r1, r3
 80094ba:	f7f9 fc0f 	bl	8002cdc <HAL_GPIO_WritePin>
    osDelay(100); // 
 80094be:	2064      	movs	r0, #100	@ 0x64
 80094c0:	f7fd fa94 	bl	80069ec <osDelay>

    // 2.  (Sleep Out)
    lcd_write_cmd(lcd, 0x11);
 80094c4:	2111      	movs	r1, #17
 80094c6:	6878      	ldr	r0, [r7, #4]
 80094c8:	f7ff ff66 	bl	8009398 <lcd_write_cmd>
    osDelay(120);
 80094cc:	2078      	movs	r0, #120	@ 0x78
 80094ce:	f7fd fa8d 	bl	80069ec <osDelay>

    GPIO_WRITE(lcd->const_h.spi_h.NSS, GPIO_PIN_RESET);
 80094d2:	687b      	ldr	r3, [r7, #4]
 80094d4:	6a18      	ldr	r0, [r3, #32]
 80094d6:	687b      	ldr	r3, [r7, #4]
 80094d8:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 80094da:	2200      	movs	r2, #0
 80094dc:	4619      	mov	r1, r3
 80094de:	f7f9 fbfd 	bl	8002cdc <HAL_GPIO_WritePin>
    // GPIO_WRITE(lcd_1i47->const_h.DC, GPIO_PIN_RESET);
    // LCD_SPI_TRSM(0x13);

    // 3.  (MADCTL) - 
    // 0x00: , 0x70:  ()
    GPIO_WRITE(lcd->const_h.DC, GPIO_PIN_RESET); LCD_SPI_TRSM(0x36);
 80094e2:	687b      	ldr	r3, [r7, #4]
 80094e4:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 80094e6:	687b      	ldr	r3, [r7, #4]
 80094e8:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80094ea:	2200      	movs	r2, #0
 80094ec:	4619      	mov	r1, r3
 80094ee:	f7f9 fbf5 	bl	8002cdc <HAL_GPIO_WritePin>
 80094f2:	2336      	movs	r3, #54	@ 0x36
 80094f4:	73fb      	strb	r3, [r7, #15]
 80094f6:	687b      	ldr	r3, [r7, #4]
 80094f8:	6858      	ldr	r0, [r3, #4]
 80094fa:	f107 010f 	add.w	r1, r7, #15
 80094fe:	2364      	movs	r3, #100	@ 0x64
 8009500:	2201      	movs	r2, #1
 8009502:	f7fa fcb2 	bl	8003e6a <HAL_SPI_Transmit>
    GPIO_WRITE(lcd->const_h.DC, GPIO_PIN_SET); LCD_SPI_TRSM(0x00);
 8009506:	687b      	ldr	r3, [r7, #4]
 8009508:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 800950a:	687b      	ldr	r3, [r7, #4]
 800950c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800950e:	2201      	movs	r2, #1
 8009510:	4619      	mov	r1, r3
 8009512:	f7f9 fbe3 	bl	8002cdc <HAL_GPIO_WritePin>
 8009516:	2300      	movs	r3, #0
 8009518:	73fb      	strb	r3, [r7, #15]
 800951a:	687b      	ldr	r3, [r7, #4]
 800951c:	6858      	ldr	r0, [r3, #4]
 800951e:	f107 010f 	add.w	r1, r7, #15
 8009522:	2364      	movs	r3, #100	@ 0x64
 8009524:	2201      	movs	r2, #1
 8009526:	f7fa fca0 	bl	8003e6a <HAL_SPI_Transmit>

    // 4.  (Color Mode)
    GPIO_WRITE(lcd->const_h.DC, GPIO_PIN_RESET); LCD_SPI_TRSM(0x3A);
 800952a:	687b      	ldr	r3, [r7, #4]
 800952c:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 800952e:	687b      	ldr	r3, [r7, #4]
 8009530:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8009532:	2200      	movs	r2, #0
 8009534:	4619      	mov	r1, r3
 8009536:	f7f9 fbd1 	bl	8002cdc <HAL_GPIO_WritePin>
 800953a:	233a      	movs	r3, #58	@ 0x3a
 800953c:	73fb      	strb	r3, [r7, #15]
 800953e:	687b      	ldr	r3, [r7, #4]
 8009540:	6858      	ldr	r0, [r3, #4]
 8009542:	f107 010f 	add.w	r1, r7, #15
 8009546:	2364      	movs	r3, #100	@ 0x64
 8009548:	2201      	movs	r2, #1
 800954a:	f7fa fc8e 	bl	8003e6a <HAL_SPI_Transmit>
    // 0x55 = 16-bit RGB565 ()
    GPIO_WRITE(lcd->const_h.DC, GPIO_PIN_SET); LCD_SPI_TRSM(0x55);
 800954e:	687b      	ldr	r3, [r7, #4]
 8009550:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 8009552:	687b      	ldr	r3, [r7, #4]
 8009554:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8009556:	2201      	movs	r2, #1
 8009558:	4619      	mov	r1, r3
 800955a:	f7f9 fbbf 	bl	8002cdc <HAL_GPIO_WritePin>
 800955e:	2355      	movs	r3, #85	@ 0x55
 8009560:	73fb      	strb	r3, [r7, #15]
 8009562:	687b      	ldr	r3, [r7, #4]
 8009564:	6858      	ldr	r0, [r3, #4]
 8009566:	f107 010f 	add.w	r1, r7, #15
 800956a:	2364      	movs	r3, #100	@ 0x64
 800956c:	2201      	movs	r2, #1
 800956e:	f7fa fc7c 	bl	8003e6a <HAL_SPI_Transmit>
    // ========================================================
    // Waveshare 1.47inch 
    // ========================================================
    
    // Porch Setting
    GPIO_WRITE(lcd->const_h.DC, GPIO_PIN_RESET); LCD_SPI_TRSM(0xB2);
 8009572:	687b      	ldr	r3, [r7, #4]
 8009574:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 8009576:	687b      	ldr	r3, [r7, #4]
 8009578:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800957a:	2200      	movs	r2, #0
 800957c:	4619      	mov	r1, r3
 800957e:	f7f9 fbad 	bl	8002cdc <HAL_GPIO_WritePin>
 8009582:	23b2      	movs	r3, #178	@ 0xb2
 8009584:	73fb      	strb	r3, [r7, #15]
 8009586:	687b      	ldr	r3, [r7, #4]
 8009588:	6858      	ldr	r0, [r3, #4]
 800958a:	f107 010f 	add.w	r1, r7, #15
 800958e:	2364      	movs	r3, #100	@ 0x64
 8009590:	2201      	movs	r2, #1
 8009592:	f7fa fc6a 	bl	8003e6a <HAL_SPI_Transmit>
    GPIO_WRITE(lcd->const_h.DC, GPIO_PIN_SET);
 8009596:	687b      	ldr	r3, [r7, #4]
 8009598:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 800959a:	687b      	ldr	r3, [r7, #4]
 800959c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800959e:	2201      	movs	r2, #1
 80095a0:	4619      	mov	r1, r3
 80095a2:	f7f9 fb9b 	bl	8002cdc <HAL_GPIO_WritePin>
    LCD_SPI_TRSM(0x0C); LCD_SPI_TRSM(0x0C); LCD_SPI_TRSM(0x00); LCD_SPI_TRSM(0x33); LCD_SPI_TRSM(0x33);
 80095a6:	230c      	movs	r3, #12
 80095a8:	73fb      	strb	r3, [r7, #15]
 80095aa:	687b      	ldr	r3, [r7, #4]
 80095ac:	6858      	ldr	r0, [r3, #4]
 80095ae:	f107 010f 	add.w	r1, r7, #15
 80095b2:	2364      	movs	r3, #100	@ 0x64
 80095b4:	2201      	movs	r2, #1
 80095b6:	f7fa fc58 	bl	8003e6a <HAL_SPI_Transmit>
 80095ba:	230c      	movs	r3, #12
 80095bc:	73fb      	strb	r3, [r7, #15]
 80095be:	687b      	ldr	r3, [r7, #4]
 80095c0:	6858      	ldr	r0, [r3, #4]
 80095c2:	f107 010f 	add.w	r1, r7, #15
 80095c6:	2364      	movs	r3, #100	@ 0x64
 80095c8:	2201      	movs	r2, #1
 80095ca:	f7fa fc4e 	bl	8003e6a <HAL_SPI_Transmit>
 80095ce:	2300      	movs	r3, #0
 80095d0:	73fb      	strb	r3, [r7, #15]
 80095d2:	687b      	ldr	r3, [r7, #4]
 80095d4:	6858      	ldr	r0, [r3, #4]
 80095d6:	f107 010f 	add.w	r1, r7, #15
 80095da:	2364      	movs	r3, #100	@ 0x64
 80095dc:	2201      	movs	r2, #1
 80095de:	f7fa fc44 	bl	8003e6a <HAL_SPI_Transmit>
 80095e2:	2333      	movs	r3, #51	@ 0x33
 80095e4:	73fb      	strb	r3, [r7, #15]
 80095e6:	687b      	ldr	r3, [r7, #4]
 80095e8:	6858      	ldr	r0, [r3, #4]
 80095ea:	f107 010f 	add.w	r1, r7, #15
 80095ee:	2364      	movs	r3, #100	@ 0x64
 80095f0:	2201      	movs	r2, #1
 80095f2:	f7fa fc3a 	bl	8003e6a <HAL_SPI_Transmit>
 80095f6:	2333      	movs	r3, #51	@ 0x33
 80095f8:	73fb      	strb	r3, [r7, #15]
 80095fa:	687b      	ldr	r3, [r7, #4]
 80095fc:	6858      	ldr	r0, [r3, #4]
 80095fe:	f107 010f 	add.w	r1, r7, #15
 8009602:	2364      	movs	r3, #100	@ 0x64
 8009604:	2201      	movs	r2, #1
 8009606:	f7fa fc30 	bl	8003e6a <HAL_SPI_Transmit>

    // Gate Control
    GPIO_WRITE(lcd->const_h.DC, GPIO_PIN_RESET); LCD_SPI_TRSM(0xB7);
 800960a:	687b      	ldr	r3, [r7, #4]
 800960c:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 800960e:	687b      	ldr	r3, [r7, #4]
 8009610:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8009612:	2200      	movs	r2, #0
 8009614:	4619      	mov	r1, r3
 8009616:	f7f9 fb61 	bl	8002cdc <HAL_GPIO_WritePin>
 800961a:	23b7      	movs	r3, #183	@ 0xb7
 800961c:	73fb      	strb	r3, [r7, #15]
 800961e:	687b      	ldr	r3, [r7, #4]
 8009620:	6858      	ldr	r0, [r3, #4]
 8009622:	f107 010f 	add.w	r1, r7, #15
 8009626:	2364      	movs	r3, #100	@ 0x64
 8009628:	2201      	movs	r2, #1
 800962a:	f7fa fc1e 	bl	8003e6a <HAL_SPI_Transmit>
    GPIO_WRITE(lcd->const_h.DC, GPIO_PIN_SET);   LCD_SPI_TRSM(0x35);
 800962e:	687b      	ldr	r3, [r7, #4]
 8009630:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 8009632:	687b      	ldr	r3, [r7, #4]
 8009634:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8009636:	2201      	movs	r2, #1
 8009638:	4619      	mov	r1, r3
 800963a:	f7f9 fb4f 	bl	8002cdc <HAL_GPIO_WritePin>
 800963e:	2335      	movs	r3, #53	@ 0x35
 8009640:	73fb      	strb	r3, [r7, #15]
 8009642:	687b      	ldr	r3, [r7, #4]
 8009644:	6858      	ldr	r0, [r3, #4]
 8009646:	f107 010f 	add.w	r1, r7, #15
 800964a:	2364      	movs	r3, #100	@ 0x64
 800964c:	2201      	movs	r2, #1
 800964e:	f7fa fc0c 	bl	8003e6a <HAL_SPI_Transmit>

    // VCOM Setting (0x19 0x37)
    GPIO_WRITE(lcd->const_h.DC, GPIO_PIN_RESET); LCD_SPI_TRSM(0xBB);
 8009652:	687b      	ldr	r3, [r7, #4]
 8009654:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 8009656:	687b      	ldr	r3, [r7, #4]
 8009658:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800965a:	2200      	movs	r2, #0
 800965c:	4619      	mov	r1, r3
 800965e:	f7f9 fb3d 	bl	8002cdc <HAL_GPIO_WritePin>
 8009662:	23bb      	movs	r3, #187	@ 0xbb
 8009664:	73fb      	strb	r3, [r7, #15]
 8009666:	687b      	ldr	r3, [r7, #4]
 8009668:	6858      	ldr	r0, [r3, #4]
 800966a:	f107 010f 	add.w	r1, r7, #15
 800966e:	2364      	movs	r3, #100	@ 0x64
 8009670:	2201      	movs	r2, #1
 8009672:	f7fa fbfa 	bl	8003e6a <HAL_SPI_Transmit>
    GPIO_WRITE(lcd->const_h.DC, GPIO_PIN_SET);   LCD_SPI_TRSM(0x37); 
 8009676:	687b      	ldr	r3, [r7, #4]
 8009678:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 800967a:	687b      	ldr	r3, [r7, #4]
 800967c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800967e:	2201      	movs	r2, #1
 8009680:	4619      	mov	r1, r3
 8009682:	f7f9 fb2b 	bl	8002cdc <HAL_GPIO_WritePin>
 8009686:	2337      	movs	r3, #55	@ 0x37
 8009688:	73fb      	strb	r3, [r7, #15]
 800968a:	687b      	ldr	r3, [r7, #4]
 800968c:	6858      	ldr	r0, [r3, #4]
 800968e:	f107 010f 	add.w	r1, r7, #15
 8009692:	2364      	movs	r3, #100	@ 0x64
 8009694:	2201      	movs	r2, #1
 8009696:	f7fa fbe8 	bl	8003e6a <HAL_SPI_Transmit>

    // LCM Control
    GPIO_WRITE(lcd->const_h.DC, GPIO_PIN_RESET); LCD_SPI_TRSM(0xC0);
 800969a:	687b      	ldr	r3, [r7, #4]
 800969c:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 800969e:	687b      	ldr	r3, [r7, #4]
 80096a0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80096a2:	2200      	movs	r2, #0
 80096a4:	4619      	mov	r1, r3
 80096a6:	f7f9 fb19 	bl	8002cdc <HAL_GPIO_WritePin>
 80096aa:	23c0      	movs	r3, #192	@ 0xc0
 80096ac:	73fb      	strb	r3, [r7, #15]
 80096ae:	687b      	ldr	r3, [r7, #4]
 80096b0:	6858      	ldr	r0, [r3, #4]
 80096b2:	f107 010f 	add.w	r1, r7, #15
 80096b6:	2364      	movs	r3, #100	@ 0x64
 80096b8:	2201      	movs	r2, #1
 80096ba:	f7fa fbd6 	bl	8003e6a <HAL_SPI_Transmit>
    GPIO_WRITE(lcd->const_h.DC, GPIO_PIN_SET);   LCD_SPI_TRSM(0x2C);
 80096be:	687b      	ldr	r3, [r7, #4]
 80096c0:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 80096c2:	687b      	ldr	r3, [r7, #4]
 80096c4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80096c6:	2201      	movs	r2, #1
 80096c8:	4619      	mov	r1, r3
 80096ca:	f7f9 fb07 	bl	8002cdc <HAL_GPIO_WritePin>
 80096ce:	232c      	movs	r3, #44	@ 0x2c
 80096d0:	73fb      	strb	r3, [r7, #15]
 80096d2:	687b      	ldr	r3, [r7, #4]
 80096d4:	6858      	ldr	r0, [r3, #4]
 80096d6:	f107 010f 	add.w	r1, r7, #15
 80096da:	2364      	movs	r3, #100	@ 0x64
 80096dc:	2201      	movs	r2, #1
 80096de:	f7fa fbc4 	bl	8003e6a <HAL_SPI_Transmit>

    // VDV & VRH
    GPIO_WRITE(lcd->const_h.DC, GPIO_PIN_RESET); LCD_SPI_TRSM(0xC2);
 80096e2:	687b      	ldr	r3, [r7, #4]
 80096e4:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 80096e6:	687b      	ldr	r3, [r7, #4]
 80096e8:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80096ea:	2200      	movs	r2, #0
 80096ec:	4619      	mov	r1, r3
 80096ee:	f7f9 faf5 	bl	8002cdc <HAL_GPIO_WritePin>
 80096f2:	23c2      	movs	r3, #194	@ 0xc2
 80096f4:	73fb      	strb	r3, [r7, #15]
 80096f6:	687b      	ldr	r3, [r7, #4]
 80096f8:	6858      	ldr	r0, [r3, #4]
 80096fa:	f107 010f 	add.w	r1, r7, #15
 80096fe:	2364      	movs	r3, #100	@ 0x64
 8009700:	2201      	movs	r2, #1
 8009702:	f7fa fbb2 	bl	8003e6a <HAL_SPI_Transmit>
    GPIO_WRITE(lcd->const_h.DC, GPIO_PIN_SET);   LCD_SPI_TRSM(0x01);
 8009706:	687b      	ldr	r3, [r7, #4]
 8009708:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 800970a:	687b      	ldr	r3, [r7, #4]
 800970c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800970e:	2201      	movs	r2, #1
 8009710:	4619      	mov	r1, r3
 8009712:	f7f9 fae3 	bl	8002cdc <HAL_GPIO_WritePin>
 8009716:	2301      	movs	r3, #1
 8009718:	73fb      	strb	r3, [r7, #15]
 800971a:	687b      	ldr	r3, [r7, #4]
 800971c:	6858      	ldr	r0, [r3, #4]
 800971e:	f107 010f 	add.w	r1, r7, #15
 8009722:	2364      	movs	r3, #100	@ 0x64
 8009724:	2201      	movs	r2, #1
 8009726:	f7fa fba0 	bl	8003e6a <HAL_SPI_Transmit>

    GPIO_WRITE(lcd->const_h.DC, GPIO_PIN_RESET); LCD_SPI_TRSM(0xC3);
 800972a:	687b      	ldr	r3, [r7, #4]
 800972c:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 800972e:	687b      	ldr	r3, [r7, #4]
 8009730:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8009732:	2200      	movs	r2, #0
 8009734:	4619      	mov	r1, r3
 8009736:	f7f9 fad1 	bl	8002cdc <HAL_GPIO_WritePin>
 800973a:	23c3      	movs	r3, #195	@ 0xc3
 800973c:	73fb      	strb	r3, [r7, #15]
 800973e:	687b      	ldr	r3, [r7, #4]
 8009740:	6858      	ldr	r0, [r3, #4]
 8009742:	f107 010f 	add.w	r1, r7, #15
 8009746:	2364      	movs	r3, #100	@ 0x64
 8009748:	2201      	movs	r2, #1
 800974a:	f7fa fb8e 	bl	8003e6a <HAL_SPI_Transmit>
    GPIO_WRITE(lcd->const_h.DC, GPIO_PIN_SET);   LCD_SPI_TRSM(0x12);
 800974e:	687b      	ldr	r3, [r7, #4]
 8009750:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 8009752:	687b      	ldr	r3, [r7, #4]
 8009754:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8009756:	2201      	movs	r2, #1
 8009758:	4619      	mov	r1, r3
 800975a:	f7f9 fabf 	bl	8002cdc <HAL_GPIO_WritePin>
 800975e:	2312      	movs	r3, #18
 8009760:	73fb      	strb	r3, [r7, #15]
 8009762:	687b      	ldr	r3, [r7, #4]
 8009764:	6858      	ldr	r0, [r3, #4]
 8009766:	f107 010f 	add.w	r1, r7, #15
 800976a:	2364      	movs	r3, #100	@ 0x64
 800976c:	2201      	movs	r2, #1
 800976e:	f7fa fb7c 	bl	8003e6a <HAL_SPI_Transmit>

    GPIO_WRITE(lcd->const_h.DC, GPIO_PIN_RESET); LCD_SPI_TRSM(0xC4);
 8009772:	687b      	ldr	r3, [r7, #4]
 8009774:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 8009776:	687b      	ldr	r3, [r7, #4]
 8009778:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800977a:	2200      	movs	r2, #0
 800977c:	4619      	mov	r1, r3
 800977e:	f7f9 faad 	bl	8002cdc <HAL_GPIO_WritePin>
 8009782:	23c4      	movs	r3, #196	@ 0xc4
 8009784:	73fb      	strb	r3, [r7, #15]
 8009786:	687b      	ldr	r3, [r7, #4]
 8009788:	6858      	ldr	r0, [r3, #4]
 800978a:	f107 010f 	add.w	r1, r7, #15
 800978e:	2364      	movs	r3, #100	@ 0x64
 8009790:	2201      	movs	r2, #1
 8009792:	f7fa fb6a 	bl	8003e6a <HAL_SPI_Transmit>
    GPIO_WRITE(lcd->const_h.DC, GPIO_PIN_SET);   LCD_SPI_TRSM(0x20);
 8009796:	687b      	ldr	r3, [r7, #4]
 8009798:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 800979a:	687b      	ldr	r3, [r7, #4]
 800979c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800979e:	2201      	movs	r2, #1
 80097a0:	4619      	mov	r1, r3
 80097a2:	f7f9 fa9b 	bl	8002cdc <HAL_GPIO_WritePin>
 80097a6:	2320      	movs	r3, #32
 80097a8:	73fb      	strb	r3, [r7, #15]
 80097aa:	687b      	ldr	r3, [r7, #4]
 80097ac:	6858      	ldr	r0, [r3, #4]
 80097ae:	f107 010f 	add.w	r1, r7, #15
 80097b2:	2364      	movs	r3, #100	@ 0x64
 80097b4:	2201      	movs	r2, #1
 80097b6:	f7fa fb58 	bl	8003e6a <HAL_SPI_Transmit>

    GPIO_WRITE(lcd->const_h.DC, GPIO_PIN_RESET); LCD_SPI_TRSM(0xC6);
 80097ba:	687b      	ldr	r3, [r7, #4]
 80097bc:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 80097be:	687b      	ldr	r3, [r7, #4]
 80097c0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80097c2:	2200      	movs	r2, #0
 80097c4:	4619      	mov	r1, r3
 80097c6:	f7f9 fa89 	bl	8002cdc <HAL_GPIO_WritePin>
 80097ca:	23c6      	movs	r3, #198	@ 0xc6
 80097cc:	73fb      	strb	r3, [r7, #15]
 80097ce:	687b      	ldr	r3, [r7, #4]
 80097d0:	6858      	ldr	r0, [r3, #4]
 80097d2:	f107 010f 	add.w	r1, r7, #15
 80097d6:	2364      	movs	r3, #100	@ 0x64
 80097d8:	2201      	movs	r2, #1
 80097da:	f7fa fb46 	bl	8003e6a <HAL_SPI_Transmit>
    GPIO_WRITE(lcd->const_h.DC, GPIO_PIN_SET);   LCD_SPI_TRSM(0x0F);
 80097de:	687b      	ldr	r3, [r7, #4]
 80097e0:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 80097e2:	687b      	ldr	r3, [r7, #4]
 80097e4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80097e6:	2201      	movs	r2, #1
 80097e8:	4619      	mov	r1, r3
 80097ea:	f7f9 fa77 	bl	8002cdc <HAL_GPIO_WritePin>
 80097ee:	230f      	movs	r3, #15
 80097f0:	73fb      	strb	r3, [r7, #15]
 80097f2:	687b      	ldr	r3, [r7, #4]
 80097f4:	6858      	ldr	r0, [r3, #4]
 80097f6:	f107 010f 	add.w	r1, r7, #15
 80097fa:	2364      	movs	r3, #100	@ 0x64
 80097fc:	2201      	movs	r2, #1
 80097fe:	f7fa fb34 	bl	8003e6a <HAL_SPI_Transmit>

    GPIO_WRITE(lcd->const_h.DC, GPIO_PIN_RESET); LCD_SPI_TRSM(0xD0);
 8009802:	687b      	ldr	r3, [r7, #4]
 8009804:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 8009806:	687b      	ldr	r3, [r7, #4]
 8009808:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800980a:	2200      	movs	r2, #0
 800980c:	4619      	mov	r1, r3
 800980e:	f7f9 fa65 	bl	8002cdc <HAL_GPIO_WritePin>
 8009812:	23d0      	movs	r3, #208	@ 0xd0
 8009814:	73fb      	strb	r3, [r7, #15]
 8009816:	687b      	ldr	r3, [r7, #4]
 8009818:	6858      	ldr	r0, [r3, #4]
 800981a:	f107 010f 	add.w	r1, r7, #15
 800981e:	2364      	movs	r3, #100	@ 0x64
 8009820:	2201      	movs	r2, #1
 8009822:	f7fa fb22 	bl	8003e6a <HAL_SPI_Transmit>
    GPIO_WRITE(lcd->const_h.DC, GPIO_PIN_SET);   LCD_SPI_TRSM(0xA4); LCD_SPI_TRSM(0xA1);
 8009826:	687b      	ldr	r3, [r7, #4]
 8009828:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 800982a:	687b      	ldr	r3, [r7, #4]
 800982c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800982e:	2201      	movs	r2, #1
 8009830:	4619      	mov	r1, r3
 8009832:	f7f9 fa53 	bl	8002cdc <HAL_GPIO_WritePin>
 8009836:	23a4      	movs	r3, #164	@ 0xa4
 8009838:	73fb      	strb	r3, [r7, #15]
 800983a:	687b      	ldr	r3, [r7, #4]
 800983c:	6858      	ldr	r0, [r3, #4]
 800983e:	f107 010f 	add.w	r1, r7, #15
 8009842:	2364      	movs	r3, #100	@ 0x64
 8009844:	2201      	movs	r2, #1
 8009846:	f7fa fb10 	bl	8003e6a <HAL_SPI_Transmit>
 800984a:	23a1      	movs	r3, #161	@ 0xa1
 800984c:	73fb      	strb	r3, [r7, #15]
 800984e:	687b      	ldr	r3, [r7, #4]
 8009850:	6858      	ldr	r0, [r3, #4]
 8009852:	f107 010f 	add.w	r1, r7, #15
 8009856:	2364      	movs	r3, #100	@ 0x64
 8009858:	2201      	movs	r2, #1
 800985a:	f7fa fb06 	bl	8003e6a <HAL_SPI_Transmit>

    // Gamma Positive ()
    GPIO_WRITE(lcd->const_h.DC, GPIO_PIN_RESET); LCD_SPI_TRSM(0xE0);
 800985e:	687b      	ldr	r3, [r7, #4]
 8009860:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 8009862:	687b      	ldr	r3, [r7, #4]
 8009864:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8009866:	2200      	movs	r2, #0
 8009868:	4619      	mov	r1, r3
 800986a:	f7f9 fa37 	bl	8002cdc <HAL_GPIO_WritePin>
 800986e:	23e0      	movs	r3, #224	@ 0xe0
 8009870:	73fb      	strb	r3, [r7, #15]
 8009872:	687b      	ldr	r3, [r7, #4]
 8009874:	6858      	ldr	r0, [r3, #4]
 8009876:	f107 010f 	add.w	r1, r7, #15
 800987a:	2364      	movs	r3, #100	@ 0x64
 800987c:	2201      	movs	r2, #1
 800987e:	f7fa faf4 	bl	8003e6a <HAL_SPI_Transmit>
    GPIO_WRITE(lcd->const_h.DC, GPIO_PIN_SET);
 8009882:	687b      	ldr	r3, [r7, #4]
 8009884:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 8009886:	687b      	ldr	r3, [r7, #4]
 8009888:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800988a:	2201      	movs	r2, #1
 800988c:	4619      	mov	r1, r3
 800988e:	f7f9 fa25 	bl	8002cdc <HAL_GPIO_WritePin>
    LCD_SPI_TRSM(0xD0); LCD_SPI_TRSM(0x04); LCD_SPI_TRSM(0x0D); LCD_SPI_TRSM(0x11);
 8009892:	23d0      	movs	r3, #208	@ 0xd0
 8009894:	73fb      	strb	r3, [r7, #15]
 8009896:	687b      	ldr	r3, [r7, #4]
 8009898:	6858      	ldr	r0, [r3, #4]
 800989a:	f107 010f 	add.w	r1, r7, #15
 800989e:	2364      	movs	r3, #100	@ 0x64
 80098a0:	2201      	movs	r2, #1
 80098a2:	f7fa fae2 	bl	8003e6a <HAL_SPI_Transmit>
 80098a6:	2304      	movs	r3, #4
 80098a8:	73fb      	strb	r3, [r7, #15]
 80098aa:	687b      	ldr	r3, [r7, #4]
 80098ac:	6858      	ldr	r0, [r3, #4]
 80098ae:	f107 010f 	add.w	r1, r7, #15
 80098b2:	2364      	movs	r3, #100	@ 0x64
 80098b4:	2201      	movs	r2, #1
 80098b6:	f7fa fad8 	bl	8003e6a <HAL_SPI_Transmit>
 80098ba:	230d      	movs	r3, #13
 80098bc:	73fb      	strb	r3, [r7, #15]
 80098be:	687b      	ldr	r3, [r7, #4]
 80098c0:	6858      	ldr	r0, [r3, #4]
 80098c2:	f107 010f 	add.w	r1, r7, #15
 80098c6:	2364      	movs	r3, #100	@ 0x64
 80098c8:	2201      	movs	r2, #1
 80098ca:	f7fa face 	bl	8003e6a <HAL_SPI_Transmit>
 80098ce:	2311      	movs	r3, #17
 80098d0:	73fb      	strb	r3, [r7, #15]
 80098d2:	687b      	ldr	r3, [r7, #4]
 80098d4:	6858      	ldr	r0, [r3, #4]
 80098d6:	f107 010f 	add.w	r1, r7, #15
 80098da:	2364      	movs	r3, #100	@ 0x64
 80098dc:	2201      	movs	r2, #1
 80098de:	f7fa fac4 	bl	8003e6a <HAL_SPI_Transmit>
    LCD_SPI_TRSM(0x13); LCD_SPI_TRSM(0x2B); LCD_SPI_TRSM(0x3F); LCD_SPI_TRSM(0x54);
 80098e2:	2313      	movs	r3, #19
 80098e4:	73fb      	strb	r3, [r7, #15]
 80098e6:	687b      	ldr	r3, [r7, #4]
 80098e8:	6858      	ldr	r0, [r3, #4]
 80098ea:	f107 010f 	add.w	r1, r7, #15
 80098ee:	2364      	movs	r3, #100	@ 0x64
 80098f0:	2201      	movs	r2, #1
 80098f2:	f7fa faba 	bl	8003e6a <HAL_SPI_Transmit>
 80098f6:	232b      	movs	r3, #43	@ 0x2b
 80098f8:	73fb      	strb	r3, [r7, #15]
 80098fa:	687b      	ldr	r3, [r7, #4]
 80098fc:	6858      	ldr	r0, [r3, #4]
 80098fe:	f107 010f 	add.w	r1, r7, #15
 8009902:	2364      	movs	r3, #100	@ 0x64
 8009904:	2201      	movs	r2, #1
 8009906:	f7fa fab0 	bl	8003e6a <HAL_SPI_Transmit>
 800990a:	233f      	movs	r3, #63	@ 0x3f
 800990c:	73fb      	strb	r3, [r7, #15]
 800990e:	687b      	ldr	r3, [r7, #4]
 8009910:	6858      	ldr	r0, [r3, #4]
 8009912:	f107 010f 	add.w	r1, r7, #15
 8009916:	2364      	movs	r3, #100	@ 0x64
 8009918:	2201      	movs	r2, #1
 800991a:	f7fa faa6 	bl	8003e6a <HAL_SPI_Transmit>
 800991e:	2354      	movs	r3, #84	@ 0x54
 8009920:	73fb      	strb	r3, [r7, #15]
 8009922:	687b      	ldr	r3, [r7, #4]
 8009924:	6858      	ldr	r0, [r3, #4]
 8009926:	f107 010f 	add.w	r1, r7, #15
 800992a:	2364      	movs	r3, #100	@ 0x64
 800992c:	2201      	movs	r2, #1
 800992e:	f7fa fa9c 	bl	8003e6a <HAL_SPI_Transmit>
    LCD_SPI_TRSM(0x4C); LCD_SPI_TRSM(0x18); LCD_SPI_TRSM(0x0D); LCD_SPI_TRSM(0x0B);
 8009932:	234c      	movs	r3, #76	@ 0x4c
 8009934:	73fb      	strb	r3, [r7, #15]
 8009936:	687b      	ldr	r3, [r7, #4]
 8009938:	6858      	ldr	r0, [r3, #4]
 800993a:	f107 010f 	add.w	r1, r7, #15
 800993e:	2364      	movs	r3, #100	@ 0x64
 8009940:	2201      	movs	r2, #1
 8009942:	f7fa fa92 	bl	8003e6a <HAL_SPI_Transmit>
 8009946:	2318      	movs	r3, #24
 8009948:	73fb      	strb	r3, [r7, #15]
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	6858      	ldr	r0, [r3, #4]
 800994e:	f107 010f 	add.w	r1, r7, #15
 8009952:	2364      	movs	r3, #100	@ 0x64
 8009954:	2201      	movs	r2, #1
 8009956:	f7fa fa88 	bl	8003e6a <HAL_SPI_Transmit>
 800995a:	230d      	movs	r3, #13
 800995c:	73fb      	strb	r3, [r7, #15]
 800995e:	687b      	ldr	r3, [r7, #4]
 8009960:	6858      	ldr	r0, [r3, #4]
 8009962:	f107 010f 	add.w	r1, r7, #15
 8009966:	2364      	movs	r3, #100	@ 0x64
 8009968:	2201      	movs	r2, #1
 800996a:	f7fa fa7e 	bl	8003e6a <HAL_SPI_Transmit>
 800996e:	230b      	movs	r3, #11
 8009970:	73fb      	strb	r3, [r7, #15]
 8009972:	687b      	ldr	r3, [r7, #4]
 8009974:	6858      	ldr	r0, [r3, #4]
 8009976:	f107 010f 	add.w	r1, r7, #15
 800997a:	2364      	movs	r3, #100	@ 0x64
 800997c:	2201      	movs	r2, #1
 800997e:	f7fa fa74 	bl	8003e6a <HAL_SPI_Transmit>
    LCD_SPI_TRSM(0x1F); LCD_SPI_TRSM(0x23);
 8009982:	231f      	movs	r3, #31
 8009984:	73fb      	strb	r3, [r7, #15]
 8009986:	687b      	ldr	r3, [r7, #4]
 8009988:	6858      	ldr	r0, [r3, #4]
 800998a:	f107 010f 	add.w	r1, r7, #15
 800998e:	2364      	movs	r3, #100	@ 0x64
 8009990:	2201      	movs	r2, #1
 8009992:	f7fa fa6a 	bl	8003e6a <HAL_SPI_Transmit>
 8009996:	2323      	movs	r3, #35	@ 0x23
 8009998:	73fb      	strb	r3, [r7, #15]
 800999a:	687b      	ldr	r3, [r7, #4]
 800999c:	6858      	ldr	r0, [r3, #4]
 800999e:	f107 010f 	add.w	r1, r7, #15
 80099a2:	2364      	movs	r3, #100	@ 0x64
 80099a4:	2201      	movs	r2, #1
 80099a6:	f7fa fa60 	bl	8003e6a <HAL_SPI_Transmit>

    // Gamma Negative
    GPIO_WRITE(lcd->const_h.DC, GPIO_PIN_RESET); LCD_SPI_TRSM(0xE1);
 80099aa:	687b      	ldr	r3, [r7, #4]
 80099ac:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 80099ae:	687b      	ldr	r3, [r7, #4]
 80099b0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80099b2:	2200      	movs	r2, #0
 80099b4:	4619      	mov	r1, r3
 80099b6:	f7f9 f991 	bl	8002cdc <HAL_GPIO_WritePin>
 80099ba:	23e1      	movs	r3, #225	@ 0xe1
 80099bc:	73fb      	strb	r3, [r7, #15]
 80099be:	687b      	ldr	r3, [r7, #4]
 80099c0:	6858      	ldr	r0, [r3, #4]
 80099c2:	f107 010f 	add.w	r1, r7, #15
 80099c6:	2364      	movs	r3, #100	@ 0x64
 80099c8:	2201      	movs	r2, #1
 80099ca:	f7fa fa4e 	bl	8003e6a <HAL_SPI_Transmit>
    GPIO_WRITE(lcd->const_h.DC, GPIO_PIN_SET);
 80099ce:	687b      	ldr	r3, [r7, #4]
 80099d0:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 80099d2:	687b      	ldr	r3, [r7, #4]
 80099d4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80099d6:	2201      	movs	r2, #1
 80099d8:	4619      	mov	r1, r3
 80099da:	f7f9 f97f 	bl	8002cdc <HAL_GPIO_WritePin>
    LCD_SPI_TRSM(0xD0); LCD_SPI_TRSM(0x04); LCD_SPI_TRSM(0x0C); LCD_SPI_TRSM(0x11);
 80099de:	23d0      	movs	r3, #208	@ 0xd0
 80099e0:	73fb      	strb	r3, [r7, #15]
 80099e2:	687b      	ldr	r3, [r7, #4]
 80099e4:	6858      	ldr	r0, [r3, #4]
 80099e6:	f107 010f 	add.w	r1, r7, #15
 80099ea:	2364      	movs	r3, #100	@ 0x64
 80099ec:	2201      	movs	r2, #1
 80099ee:	f7fa fa3c 	bl	8003e6a <HAL_SPI_Transmit>
 80099f2:	2304      	movs	r3, #4
 80099f4:	73fb      	strb	r3, [r7, #15]
 80099f6:	687b      	ldr	r3, [r7, #4]
 80099f8:	6858      	ldr	r0, [r3, #4]
 80099fa:	f107 010f 	add.w	r1, r7, #15
 80099fe:	2364      	movs	r3, #100	@ 0x64
 8009a00:	2201      	movs	r2, #1
 8009a02:	f7fa fa32 	bl	8003e6a <HAL_SPI_Transmit>
 8009a06:	230c      	movs	r3, #12
 8009a08:	73fb      	strb	r3, [r7, #15]
 8009a0a:	687b      	ldr	r3, [r7, #4]
 8009a0c:	6858      	ldr	r0, [r3, #4]
 8009a0e:	f107 010f 	add.w	r1, r7, #15
 8009a12:	2364      	movs	r3, #100	@ 0x64
 8009a14:	2201      	movs	r2, #1
 8009a16:	f7fa fa28 	bl	8003e6a <HAL_SPI_Transmit>
 8009a1a:	2311      	movs	r3, #17
 8009a1c:	73fb      	strb	r3, [r7, #15]
 8009a1e:	687b      	ldr	r3, [r7, #4]
 8009a20:	6858      	ldr	r0, [r3, #4]
 8009a22:	f107 010f 	add.w	r1, r7, #15
 8009a26:	2364      	movs	r3, #100	@ 0x64
 8009a28:	2201      	movs	r2, #1
 8009a2a:	f7fa fa1e 	bl	8003e6a <HAL_SPI_Transmit>
    LCD_SPI_TRSM(0x13); LCD_SPI_TRSM(0x2C); LCD_SPI_TRSM(0x3F); LCD_SPI_TRSM(0x44);
 8009a2e:	2313      	movs	r3, #19
 8009a30:	73fb      	strb	r3, [r7, #15]
 8009a32:	687b      	ldr	r3, [r7, #4]
 8009a34:	6858      	ldr	r0, [r3, #4]
 8009a36:	f107 010f 	add.w	r1, r7, #15
 8009a3a:	2364      	movs	r3, #100	@ 0x64
 8009a3c:	2201      	movs	r2, #1
 8009a3e:	f7fa fa14 	bl	8003e6a <HAL_SPI_Transmit>
 8009a42:	232c      	movs	r3, #44	@ 0x2c
 8009a44:	73fb      	strb	r3, [r7, #15]
 8009a46:	687b      	ldr	r3, [r7, #4]
 8009a48:	6858      	ldr	r0, [r3, #4]
 8009a4a:	f107 010f 	add.w	r1, r7, #15
 8009a4e:	2364      	movs	r3, #100	@ 0x64
 8009a50:	2201      	movs	r2, #1
 8009a52:	f7fa fa0a 	bl	8003e6a <HAL_SPI_Transmit>
 8009a56:	233f      	movs	r3, #63	@ 0x3f
 8009a58:	73fb      	strb	r3, [r7, #15]
 8009a5a:	687b      	ldr	r3, [r7, #4]
 8009a5c:	6858      	ldr	r0, [r3, #4]
 8009a5e:	f107 010f 	add.w	r1, r7, #15
 8009a62:	2364      	movs	r3, #100	@ 0x64
 8009a64:	2201      	movs	r2, #1
 8009a66:	f7fa fa00 	bl	8003e6a <HAL_SPI_Transmit>
 8009a6a:	2344      	movs	r3, #68	@ 0x44
 8009a6c:	73fb      	strb	r3, [r7, #15]
 8009a6e:	687b      	ldr	r3, [r7, #4]
 8009a70:	6858      	ldr	r0, [r3, #4]
 8009a72:	f107 010f 	add.w	r1, r7, #15
 8009a76:	2364      	movs	r3, #100	@ 0x64
 8009a78:	2201      	movs	r2, #1
 8009a7a:	f7fa f9f6 	bl	8003e6a <HAL_SPI_Transmit>
    LCD_SPI_TRSM(0x51); LCD_SPI_TRSM(0x2F); LCD_SPI_TRSM(0x1F); LCD_SPI_TRSM(0x1F);
 8009a7e:	2351      	movs	r3, #81	@ 0x51
 8009a80:	73fb      	strb	r3, [r7, #15]
 8009a82:	687b      	ldr	r3, [r7, #4]
 8009a84:	6858      	ldr	r0, [r3, #4]
 8009a86:	f107 010f 	add.w	r1, r7, #15
 8009a8a:	2364      	movs	r3, #100	@ 0x64
 8009a8c:	2201      	movs	r2, #1
 8009a8e:	f7fa f9ec 	bl	8003e6a <HAL_SPI_Transmit>
 8009a92:	232f      	movs	r3, #47	@ 0x2f
 8009a94:	73fb      	strb	r3, [r7, #15]
 8009a96:	687b      	ldr	r3, [r7, #4]
 8009a98:	6858      	ldr	r0, [r3, #4]
 8009a9a:	f107 010f 	add.w	r1, r7, #15
 8009a9e:	2364      	movs	r3, #100	@ 0x64
 8009aa0:	2201      	movs	r2, #1
 8009aa2:	f7fa f9e2 	bl	8003e6a <HAL_SPI_Transmit>
 8009aa6:	231f      	movs	r3, #31
 8009aa8:	73fb      	strb	r3, [r7, #15]
 8009aaa:	687b      	ldr	r3, [r7, #4]
 8009aac:	6858      	ldr	r0, [r3, #4]
 8009aae:	f107 010f 	add.w	r1, r7, #15
 8009ab2:	2364      	movs	r3, #100	@ 0x64
 8009ab4:	2201      	movs	r2, #1
 8009ab6:	f7fa f9d8 	bl	8003e6a <HAL_SPI_Transmit>
 8009aba:	231f      	movs	r3, #31
 8009abc:	73fb      	strb	r3, [r7, #15]
 8009abe:	687b      	ldr	r3, [r7, #4]
 8009ac0:	6858      	ldr	r0, [r3, #4]
 8009ac2:	f107 010f 	add.w	r1, r7, #15
 8009ac6:	2364      	movs	r3, #100	@ 0x64
 8009ac8:	2201      	movs	r2, #1
 8009aca:	f7fa f9ce 	bl	8003e6a <HAL_SPI_Transmit>
    LCD_SPI_TRSM(0x20); LCD_SPI_TRSM(0x23);
 8009ace:	2320      	movs	r3, #32
 8009ad0:	73fb      	strb	r3, [r7, #15]
 8009ad2:	687b      	ldr	r3, [r7, #4]
 8009ad4:	6858      	ldr	r0, [r3, #4]
 8009ad6:	f107 010f 	add.w	r1, r7, #15
 8009ada:	2364      	movs	r3, #100	@ 0x64
 8009adc:	2201      	movs	r2, #1
 8009ade:	f7fa f9c4 	bl	8003e6a <HAL_SPI_Transmit>
 8009ae2:	2323      	movs	r3, #35	@ 0x23
 8009ae4:	73fb      	strb	r3, [r7, #15]
 8009ae6:	687b      	ldr	r3, [r7, #4]
 8009ae8:	6858      	ldr	r0, [r3, #4]
 8009aea:	f107 010f 	add.w	r1, r7, #15
 8009aee:	2364      	movs	r3, #100	@ 0x64
 8009af0:	2201      	movs	r2, #1
 8009af2:	f7fa f9ba 	bl	8003e6a <HAL_SPI_Transmit>

    // 8.  (Inversion On)
    // IPS 
    GPIO_WRITE(lcd->const_h.DC, GPIO_PIN_RESET); LCD_SPI_TRSM(0x21); 
 8009af6:	687b      	ldr	r3, [r7, #4]
 8009af8:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 8009afa:	687b      	ldr	r3, [r7, #4]
 8009afc:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8009afe:	2200      	movs	r2, #0
 8009b00:	4619      	mov	r1, r3
 8009b02:	f7f9 f8eb 	bl	8002cdc <HAL_GPIO_WritePin>
 8009b06:	2321      	movs	r3, #33	@ 0x21
 8009b08:	73fb      	strb	r3, [r7, #15]
 8009b0a:	687b      	ldr	r3, [r7, #4]
 8009b0c:	6858      	ldr	r0, [r3, #4]
 8009b0e:	f107 010f 	add.w	r1, r7, #15
 8009b12:	2364      	movs	r3, #100	@ 0x64
 8009b14:	2201      	movs	r2, #1
 8009b16:	f7fa f9a8 	bl	8003e6a <HAL_SPI_Transmit>

    // 9.  (Display On)
    GPIO_WRITE(lcd->const_h.DC, GPIO_PIN_RESET); LCD_SPI_TRSM(0x29);
 8009b1a:	687b      	ldr	r3, [r7, #4]
 8009b1c:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 8009b1e:	687b      	ldr	r3, [r7, #4]
 8009b20:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8009b22:	2200      	movs	r2, #0
 8009b24:	4619      	mov	r1, r3
 8009b26:	f7f9 f8d9 	bl	8002cdc <HAL_GPIO_WritePin>
 8009b2a:	2329      	movs	r3, #41	@ 0x29
 8009b2c:	73fb      	strb	r3, [r7, #15]
 8009b2e:	687b      	ldr	r3, [r7, #4]
 8009b30:	6858      	ldr	r0, [r3, #4]
 8009b32:	f107 010f 	add.w	r1, r7, #15
 8009b36:	2364      	movs	r3, #100	@ 0x64
 8009b38:	2201      	movs	r2, #1
 8009b3a:	f7fa f996 	bl	8003e6a <HAL_SPI_Transmit>
    
    GPIO_WRITE(lcd->const_h.spi_h.NSS, GPIO_PIN_SET);
 8009b3e:	687b      	ldr	r3, [r7, #4]
 8009b40:	6a18      	ldr	r0, [r3, #32]
 8009b42:	687b      	ldr	r3, [r7, #4]
 8009b44:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8009b46:	2201      	movs	r2, #1
 8009b48:	4619      	mov	r1, r3
 8009b4a:	f7f9 f8c7 	bl	8002cdc <HAL_GPIO_WritePin>

    // 10. 
    HAL_TIM_PWM_Start(lcd->const_h.htimx, lcd->const_h.TIM_CHANNEL_x);
 8009b4e:	687b      	ldr	r3, [r7, #4]
 8009b50:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009b52:	687b      	ldr	r3, [r7, #4]
 8009b54:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009b56:	4619      	mov	r1, r3
 8009b58:	4610      	mov	r0, r2
 8009b5a:	f7fb f835 	bl	8004bc8 <HAL_TIM_PWM_Start>
    __HAL_TIM_SET_COMPARE(lcd->const_h.htimx, lcd->const_h.TIM_CHANNEL_x,
 8009b5e:	687b      	ldr	r3, [r7, #4]
 8009b60:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009b62:	2b00      	cmp	r3, #0
 8009b64:	d116      	bne.n	8009b94 <LCD_init+0x714>
 8009b66:	687b      	ldr	r3, [r7, #4]
 8009b68:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009b6a:	68db      	ldr	r3, [r3, #12]
 8009b6c:	4618      	mov	r0, r3
 8009b6e:	f7f6 fdc3 	bl	80006f8 <__aeabi_ui2d>
 8009b72:	a34b      	add	r3, pc, #300	@ (adr r3, 8009ca0 <LCD_init+0x820>)
 8009b74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b78:	f7f6 fb52 	bl	8000220 <__aeabi_dmul>
 8009b7c:	4602      	mov	r2, r0
 8009b7e:	460b      	mov	r3, r1
 8009b80:	4610      	mov	r0, r2
 8009b82:	4619      	mov	r1, r3
 8009b84:	687b      	ldr	r3, [r7, #4]
 8009b86:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009b88:	681c      	ldr	r4, [r3, #0]
 8009b8a:	f7f6 fe2f 	bl	80007ec <__aeabi_d2uiz>
 8009b8e:	4603      	mov	r3, r0
 8009b90:	6363      	str	r3, [r4, #52]	@ 0x34
        (uint32_t)(lcd->const_h.htimx->Init.Period * 0.8));
}
 8009b92:	e081      	b.n	8009c98 <LCD_init+0x818>
    __HAL_TIM_SET_COMPARE(lcd->const_h.htimx, lcd->const_h.TIM_CHANNEL_x,
 8009b94:	687b      	ldr	r3, [r7, #4]
 8009b96:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009b98:	2b04      	cmp	r3, #4
 8009b9a:	d116      	bne.n	8009bca <LCD_init+0x74a>
 8009b9c:	687b      	ldr	r3, [r7, #4]
 8009b9e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009ba0:	68db      	ldr	r3, [r3, #12]
 8009ba2:	4618      	mov	r0, r3
 8009ba4:	f7f6 fda8 	bl	80006f8 <__aeabi_ui2d>
 8009ba8:	a33d      	add	r3, pc, #244	@ (adr r3, 8009ca0 <LCD_init+0x820>)
 8009baa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009bae:	f7f6 fb37 	bl	8000220 <__aeabi_dmul>
 8009bb2:	4602      	mov	r2, r0
 8009bb4:	460b      	mov	r3, r1
 8009bb6:	4610      	mov	r0, r2
 8009bb8:	4619      	mov	r1, r3
 8009bba:	687b      	ldr	r3, [r7, #4]
 8009bbc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009bbe:	681c      	ldr	r4, [r3, #0]
 8009bc0:	f7f6 fe14 	bl	80007ec <__aeabi_d2uiz>
 8009bc4:	4603      	mov	r3, r0
 8009bc6:	63a3      	str	r3, [r4, #56]	@ 0x38
}
 8009bc8:	e066      	b.n	8009c98 <LCD_init+0x818>
    __HAL_TIM_SET_COMPARE(lcd->const_h.htimx, lcd->const_h.TIM_CHANNEL_x,
 8009bca:	687b      	ldr	r3, [r7, #4]
 8009bcc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009bce:	2b08      	cmp	r3, #8
 8009bd0:	d116      	bne.n	8009c00 <LCD_init+0x780>
 8009bd2:	687b      	ldr	r3, [r7, #4]
 8009bd4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009bd6:	68db      	ldr	r3, [r3, #12]
 8009bd8:	4618      	mov	r0, r3
 8009bda:	f7f6 fd8d 	bl	80006f8 <__aeabi_ui2d>
 8009bde:	a330      	add	r3, pc, #192	@ (adr r3, 8009ca0 <LCD_init+0x820>)
 8009be0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009be4:	f7f6 fb1c 	bl	8000220 <__aeabi_dmul>
 8009be8:	4602      	mov	r2, r0
 8009bea:	460b      	mov	r3, r1
 8009bec:	4610      	mov	r0, r2
 8009bee:	4619      	mov	r1, r3
 8009bf0:	687b      	ldr	r3, [r7, #4]
 8009bf2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009bf4:	681c      	ldr	r4, [r3, #0]
 8009bf6:	f7f6 fdf9 	bl	80007ec <__aeabi_d2uiz>
 8009bfa:	4603      	mov	r3, r0
 8009bfc:	63e3      	str	r3, [r4, #60]	@ 0x3c
}
 8009bfe:	e04b      	b.n	8009c98 <LCD_init+0x818>
    __HAL_TIM_SET_COMPARE(lcd->const_h.htimx, lcd->const_h.TIM_CHANNEL_x,
 8009c00:	687b      	ldr	r3, [r7, #4]
 8009c02:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009c04:	2b0c      	cmp	r3, #12
 8009c06:	d116      	bne.n	8009c36 <LCD_init+0x7b6>
 8009c08:	687b      	ldr	r3, [r7, #4]
 8009c0a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009c0c:	68db      	ldr	r3, [r3, #12]
 8009c0e:	4618      	mov	r0, r3
 8009c10:	f7f6 fd72 	bl	80006f8 <__aeabi_ui2d>
 8009c14:	a322      	add	r3, pc, #136	@ (adr r3, 8009ca0 <LCD_init+0x820>)
 8009c16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c1a:	f7f6 fb01 	bl	8000220 <__aeabi_dmul>
 8009c1e:	4602      	mov	r2, r0
 8009c20:	460b      	mov	r3, r1
 8009c22:	4610      	mov	r0, r2
 8009c24:	4619      	mov	r1, r3
 8009c26:	687b      	ldr	r3, [r7, #4]
 8009c28:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009c2a:	681c      	ldr	r4, [r3, #0]
 8009c2c:	f7f6 fdde 	bl	80007ec <__aeabi_d2uiz>
 8009c30:	4603      	mov	r3, r0
 8009c32:	6423      	str	r3, [r4, #64]	@ 0x40
}
 8009c34:	e030      	b.n	8009c98 <LCD_init+0x818>
    __HAL_TIM_SET_COMPARE(lcd->const_h.htimx, lcd->const_h.TIM_CHANNEL_x,
 8009c36:	687b      	ldr	r3, [r7, #4]
 8009c38:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009c3a:	2b10      	cmp	r3, #16
 8009c3c:	d116      	bne.n	8009c6c <LCD_init+0x7ec>
 8009c3e:	687b      	ldr	r3, [r7, #4]
 8009c40:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009c42:	68db      	ldr	r3, [r3, #12]
 8009c44:	4618      	mov	r0, r3
 8009c46:	f7f6 fd57 	bl	80006f8 <__aeabi_ui2d>
 8009c4a:	a315      	add	r3, pc, #84	@ (adr r3, 8009ca0 <LCD_init+0x820>)
 8009c4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c50:	f7f6 fae6 	bl	8000220 <__aeabi_dmul>
 8009c54:	4602      	mov	r2, r0
 8009c56:	460b      	mov	r3, r1
 8009c58:	4610      	mov	r0, r2
 8009c5a:	4619      	mov	r1, r3
 8009c5c:	687b      	ldr	r3, [r7, #4]
 8009c5e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009c60:	681c      	ldr	r4, [r3, #0]
 8009c62:	f7f6 fdc3 	bl	80007ec <__aeabi_d2uiz>
 8009c66:	4603      	mov	r3, r0
 8009c68:	64a3      	str	r3, [r4, #72]	@ 0x48
}
 8009c6a:	e015      	b.n	8009c98 <LCD_init+0x818>
    __HAL_TIM_SET_COMPARE(lcd->const_h.htimx, lcd->const_h.TIM_CHANNEL_x,
 8009c6c:	687b      	ldr	r3, [r7, #4]
 8009c6e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009c70:	68db      	ldr	r3, [r3, #12]
 8009c72:	4618      	mov	r0, r3
 8009c74:	f7f6 fd40 	bl	80006f8 <__aeabi_ui2d>
 8009c78:	a309      	add	r3, pc, #36	@ (adr r3, 8009ca0 <LCD_init+0x820>)
 8009c7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c7e:	f7f6 facf 	bl	8000220 <__aeabi_dmul>
 8009c82:	4602      	mov	r2, r0
 8009c84:	460b      	mov	r3, r1
 8009c86:	4610      	mov	r0, r2
 8009c88:	4619      	mov	r1, r3
 8009c8a:	687b      	ldr	r3, [r7, #4]
 8009c8c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009c8e:	681c      	ldr	r4, [r3, #0]
 8009c90:	f7f6 fdac 	bl	80007ec <__aeabi_d2uiz>
 8009c94:	4603      	mov	r3, r0
 8009c96:	64e3      	str	r3, [r4, #76]	@ 0x4c
}
 8009c98:	bf00      	nop
 8009c9a:	3714      	adds	r7, #20
 8009c9c:	46bd      	mov	sp, r7
 8009c9e:	bd90      	pop	{r4, r7, pc}
 8009ca0:	9999999a 	.word	0x9999999a
 8009ca4:	3fe99999 	.word	0x3fe99999

08009ca8 <lcd_set_addr_window>:

void lcd_set_addr_window(Lcd1I47Parametar *lcd, uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2)
{
 8009ca8:	b580      	push	{r7, lr}
 8009caa:	b086      	sub	sp, #24
 8009cac:	af00      	add	r7, sp, #0
 8009cae:	60f8      	str	r0, [r7, #12]
 8009cb0:	4608      	mov	r0, r1
 8009cb2:	4611      	mov	r1, r2
 8009cb4:	461a      	mov	r2, r3
 8009cb6:	4603      	mov	r3, r0
 8009cb8:	817b      	strh	r3, [r7, #10]
 8009cba:	460b      	mov	r3, r1
 8009cbc:	813b      	strh	r3, [r7, #8]
 8009cbe:	4613      	mov	r3, r2
 8009cc0:	80fb      	strh	r3, [r7, #6]
    uint8_t data[4];

    // 
    x1 += lcd->const_h.lcd->x_shift;
 8009cc2:	68fb      	ldr	r3, [r7, #12]
 8009cc4:	681b      	ldr	r3, [r3, #0]
 8009cc6:	881a      	ldrh	r2, [r3, #0]
 8009cc8:	897b      	ldrh	r3, [r7, #10]
 8009cca:	4413      	add	r3, r2
 8009ccc:	817b      	strh	r3, [r7, #10]
    x2 += lcd->const_h.lcd->x_shift;
 8009cce:	68fb      	ldr	r3, [r7, #12]
 8009cd0:	681b      	ldr	r3, [r3, #0]
 8009cd2:	881a      	ldrh	r2, [r3, #0]
 8009cd4:	88fb      	ldrh	r3, [r7, #6]
 8009cd6:	4413      	add	r3, r2
 8009cd8:	80fb      	strh	r3, [r7, #6]
    y1 += lcd->const_h.lcd->y_shift;
 8009cda:	68fb      	ldr	r3, [r7, #12]
 8009cdc:	681b      	ldr	r3, [r3, #0]
 8009cde:	885a      	ldrh	r2, [r3, #2]
 8009ce0:	893b      	ldrh	r3, [r7, #8]
 8009ce2:	4413      	add	r3, r2
 8009ce4:	813b      	strh	r3, [r7, #8]
    y2 += lcd->const_h.lcd->y_shift;
 8009ce6:	68fb      	ldr	r3, [r7, #12]
 8009ce8:	681b      	ldr	r3, [r3, #0]
 8009cea:	885a      	ldrh	r2, [r3, #2]
 8009cec:	8c3b      	ldrh	r3, [r7, #32]
 8009cee:	4413      	add	r3, r2
 8009cf0:	843b      	strh	r3, [r7, #32]

    //  Column Address (X)
    lcd_write_cmd(lcd, 0x2A); 
 8009cf2:	212a      	movs	r1, #42	@ 0x2a
 8009cf4:	68f8      	ldr	r0, [r7, #12]
 8009cf6:	f7ff fb4f 	bl	8009398 <lcd_write_cmd>
    data[0] = (x1 >> 8) & 0xFF;
 8009cfa:	897b      	ldrh	r3, [r7, #10]
 8009cfc:	0a1b      	lsrs	r3, r3, #8
 8009cfe:	b29b      	uxth	r3, r3
 8009d00:	b2db      	uxtb	r3, r3
 8009d02:	753b      	strb	r3, [r7, #20]
    data[1] = x1 & 0xFF;
 8009d04:	897b      	ldrh	r3, [r7, #10]
 8009d06:	b2db      	uxtb	r3, r3
 8009d08:	757b      	strb	r3, [r7, #21]
    data[2] = (x2 >> 8) & 0xFF;
 8009d0a:	88fb      	ldrh	r3, [r7, #6]
 8009d0c:	0a1b      	lsrs	r3, r3, #8
 8009d0e:	b29b      	uxth	r3, r3
 8009d10:	b2db      	uxtb	r3, r3
 8009d12:	75bb      	strb	r3, [r7, #22]
    data[3] = x2 & 0xFF;
 8009d14:	88fb      	ldrh	r3, [r7, #6]
 8009d16:	b2db      	uxtb	r3, r3
 8009d18:	75fb      	strb	r3, [r7, #23]
    //  Data  4 Write_Data
    lcd_write_data_buf(lcd, data, 4);
 8009d1a:	f107 0314 	add.w	r3, r7, #20
 8009d1e:	2204      	movs	r2, #4
 8009d20:	4619      	mov	r1, r3
 8009d22:	68f8      	ldr	r0, [r7, #12]
 8009d24:	f7ff fb61 	bl	80093ea <lcd_write_data_buf>

    //  Row Address (Y)
    lcd_write_cmd(lcd, 0x2B);
 8009d28:	212b      	movs	r1, #43	@ 0x2b
 8009d2a:	68f8      	ldr	r0, [r7, #12]
 8009d2c:	f7ff fb34 	bl	8009398 <lcd_write_cmd>
    data[0] = (y1 >> 8) & 0xFF;
 8009d30:	893b      	ldrh	r3, [r7, #8]
 8009d32:	0a1b      	lsrs	r3, r3, #8
 8009d34:	b29b      	uxth	r3, r3
 8009d36:	b2db      	uxtb	r3, r3
 8009d38:	753b      	strb	r3, [r7, #20]
    data[1] = y1 & 0xFF;
 8009d3a:	893b      	ldrh	r3, [r7, #8]
 8009d3c:	b2db      	uxtb	r3, r3
 8009d3e:	757b      	strb	r3, [r7, #21]
    data[2] = (y2 >> 8) & 0xFF;
 8009d40:	8c3b      	ldrh	r3, [r7, #32]
 8009d42:	0a1b      	lsrs	r3, r3, #8
 8009d44:	b29b      	uxth	r3, r3
 8009d46:	b2db      	uxtb	r3, r3
 8009d48:	75bb      	strb	r3, [r7, #22]
    data[3] = y2 & 0xFF;
 8009d4a:	8c3b      	ldrh	r3, [r7, #32]
 8009d4c:	b2db      	uxtb	r3, r3
 8009d4e:	75fb      	strb	r3, [r7, #23]
    lcd_write_data_buf(lcd, data, 4);
 8009d50:	f107 0314 	add.w	r3, r7, #20
 8009d54:	2204      	movs	r2, #4
 8009d56:	4619      	mov	r1, r3
 8009d58:	68f8      	ldr	r0, [r7, #12]
 8009d5a:	f7ff fb46 	bl	80093ea <lcd_write_data_buf>

    // 
    lcd_write_cmd(lcd, 0x2C);
 8009d5e:	212c      	movs	r1, #44	@ 0x2c
 8009d60:	68f8      	ldr	r0, [r7, #12]
 8009d62:	f7ff fb19 	bl	8009398 <lcd_write_cmd>
}
 8009d66:	bf00      	nop
 8009d68:	3718      	adds	r7, #24
 8009d6a:	46bd      	mov	sp, r7
 8009d6c:	bd80      	pop	{r7, pc}
	...

08009d70 <LCD_Fill_DMA>:

static uint8_t lcd_dma_buffer[512];
void LCD_Fill_DMA(Lcd1I47Parametar *lcd, uint16_t color)
{
 8009d70:	b580      	push	{r7, lr}
 8009d72:	b086      	sub	sp, #24
 8009d74:	af02      	add	r7, sp, #8
 8009d76:	6078      	str	r0, [r7, #4]
 8009d78:	460b      	mov	r3, r1
 8009d7a:	807b      	strh	r3, [r7, #2]
    uint32_t i;
    // 1. 
    uint8_t high_byte = (color >> 8) & 0xFF;
 8009d7c:	887b      	ldrh	r3, [r7, #2]
 8009d7e:	0a1b      	lsrs	r3, r3, #8
 8009d80:	b29b      	uxth	r3, r3
 8009d82:	72fb      	strb	r3, [r7, #11]
    uint8_t low_byte  = color & 0xFF;
 8009d84:	887b      	ldrh	r3, [r7, #2]
 8009d86:	72bb      	strb	r3, [r7, #10]

    for (i = 0; i < lcd->const_h.lcd->width; i++)
 8009d88:	2300      	movs	r3, #0
 8009d8a:	60fb      	str	r3, [r7, #12]
 8009d8c:	e00d      	b.n	8009daa <LCD_Fill_DMA+0x3a>
    {
        lcd_dma_buffer[i * 2]     = high_byte;
 8009d8e:	68fb      	ldr	r3, [r7, #12]
 8009d90:	005b      	lsls	r3, r3, #1
 8009d92:	4933      	ldr	r1, [pc, #204]	@ (8009e60 <LCD_Fill_DMA+0xf0>)
 8009d94:	7afa      	ldrb	r2, [r7, #11]
 8009d96:	54ca      	strb	r2, [r1, r3]
        lcd_dma_buffer[i * 2 + 1] = low_byte;
 8009d98:	68fb      	ldr	r3, [r7, #12]
 8009d9a:	005b      	lsls	r3, r3, #1
 8009d9c:	3301      	adds	r3, #1
 8009d9e:	4930      	ldr	r1, [pc, #192]	@ (8009e60 <LCD_Fill_DMA+0xf0>)
 8009da0:	7aba      	ldrb	r2, [r7, #10]
 8009da2:	54ca      	strb	r2, [r1, r3]
    for (i = 0; i < lcd->const_h.lcd->width; i++)
 8009da4:	68fb      	ldr	r3, [r7, #12]
 8009da6:	3301      	adds	r3, #1
 8009da8:	60fb      	str	r3, [r7, #12]
 8009daa:	687b      	ldr	r3, [r7, #4]
 8009dac:	681b      	ldr	r3, [r3, #0]
 8009dae:	889b      	ldrh	r3, [r3, #4]
 8009db0:	461a      	mov	r2, r3
 8009db2:	68fb      	ldr	r3, [r7, #12]
 8009db4:	4293      	cmp	r3, r2
 8009db6:	d3ea      	bcc.n	8009d8e <LCD_Fill_DMA+0x1e>
    }

    // 2.  ()
    lcd_set_addr_window(lcd, 0, 0, lcd->const_h.lcd->width - 1, lcd->const_h.lcd->height - 1);
 8009db8:	687b      	ldr	r3, [r7, #4]
 8009dba:	681b      	ldr	r3, [r3, #0]
 8009dbc:	889b      	ldrh	r3, [r3, #4]
 8009dbe:	3b01      	subs	r3, #1
 8009dc0:	b29a      	uxth	r2, r3
 8009dc2:	687b      	ldr	r3, [r7, #4]
 8009dc4:	681b      	ldr	r3, [r3, #0]
 8009dc6:	88db      	ldrh	r3, [r3, #6]
 8009dc8:	3b01      	subs	r3, #1
 8009dca:	b29b      	uxth	r3, r3
 8009dcc:	9300      	str	r3, [sp, #0]
 8009dce:	4613      	mov	r3, r2
 8009dd0:	2200      	movs	r2, #0
 8009dd2:	2100      	movs	r1, #0
 8009dd4:	6878      	ldr	r0, [r7, #4]
 8009dd6:	f7ff ff67 	bl	8009ca8 <lcd_set_addr_window>

    GPIO_WRITE(lcd->const_h.DC, GPIO_PIN_SET);
 8009dda:	687b      	ldr	r3, [r7, #4]
 8009ddc:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 8009dde:	687b      	ldr	r3, [r7, #4]
 8009de0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8009de2:	2201      	movs	r2, #1
 8009de4:	4619      	mov	r1, r3
 8009de6:	f7f8 ff79 	bl	8002cdc <HAL_GPIO_WritePin>
    GPIO_WRITE(lcd->const_h.spi_h.NSS, GPIO_PIN_RESET);
 8009dea:	687b      	ldr	r3, [r7, #4]
 8009dec:	6a18      	ldr	r0, [r3, #32]
 8009dee:	687b      	ldr	r3, [r7, #4]
 8009df0:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8009df2:	2200      	movs	r2, #0
 8009df4:	4619      	mov	r1, r3
 8009df6:	f7f8 ff71 	bl	8002cdc <HAL_GPIO_WritePin>

    // 4.  ( lcd->const_h.lcd->height )
    for (i = 0; i < lcd->const_h.lcd->height; i++)
 8009dfa:	2300      	movs	r3, #0
 8009dfc:	60fb      	str	r3, [r7, #12]
 8009dfe:	e01c      	b.n	8009e3a <LCD_Fill_DMA+0xca>
    {
        HAL_SPI_Transmit_DMA(LCD_SPI, lcd_dma_buffer, 512); //  HAL_SPI_Transmit_DMA
 8009e00:	687b      	ldr	r3, [r7, #4]
 8009e02:	685b      	ldr	r3, [r3, #4]
 8009e04:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009e08:	4915      	ldr	r1, [pc, #84]	@ (8009e60 <LCD_Fill_DMA+0xf0>)
 8009e0a:	4618      	mov	r0, r3
 8009e0c:	f7fa f9a4 	bl	8004158 <HAL_SPI_Transmit_DMA>
        while (HAL_SPI_GetState(lcd->const_h.spi_h.hspix) != HAL_SPI_STATE_READY);
 8009e10:	bf00      	nop
 8009e12:	687b      	ldr	r3, [r7, #4]
 8009e14:	685b      	ldr	r3, [r3, #4]
 8009e16:	4618      	mov	r0, r3
 8009e18:	f7fa fbaa 	bl	8004570 <HAL_SPI_GetState>
 8009e1c:	4603      	mov	r3, r0
 8009e1e:	2b01      	cmp	r3, #1
 8009e20:	d1f7      	bne.n	8009e12 <LCD_Fill_DMA+0xa2>
        while (__HAL_SPI_GET_FLAG(lcd->const_h.spi_h.hspix, SPI_FLAG_BSY));
 8009e22:	bf00      	nop
 8009e24:	687b      	ldr	r3, [r7, #4]
 8009e26:	685b      	ldr	r3, [r3, #4]
 8009e28:	681b      	ldr	r3, [r3, #0]
 8009e2a:	689b      	ldr	r3, [r3, #8]
 8009e2c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009e30:	2b80      	cmp	r3, #128	@ 0x80
 8009e32:	d0f7      	beq.n	8009e24 <LCD_Fill_DMA+0xb4>
    for (i = 0; i < lcd->const_h.lcd->height; i++)
 8009e34:	68fb      	ldr	r3, [r7, #12]
 8009e36:	3301      	adds	r3, #1
 8009e38:	60fb      	str	r3, [r7, #12]
 8009e3a:	687b      	ldr	r3, [r7, #4]
 8009e3c:	681b      	ldr	r3, [r3, #0]
 8009e3e:	88db      	ldrh	r3, [r3, #6]
 8009e40:	461a      	mov	r2, r3
 8009e42:	68fb      	ldr	r3, [r7, #12]
 8009e44:	4293      	cmp	r3, r2
 8009e46:	d3db      	bcc.n	8009e00 <LCD_Fill_DMA+0x90>
    }

    GPIO_WRITE(lcd->const_h.spi_h.NSS, GPIO_PIN_SET);
 8009e48:	687b      	ldr	r3, [r7, #4]
 8009e4a:	6a18      	ldr	r0, [r3, #32]
 8009e4c:	687b      	ldr	r3, [r7, #4]
 8009e4e:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8009e50:	2201      	movs	r2, #1
 8009e52:	4619      	mov	r1, r3
 8009e54:	f7f8 ff42 	bl	8002cdc <HAL_GPIO_WritePin>
}
 8009e58:	bf00      	nop
 8009e5a:	3710      	adds	r7, #16
 8009e5c:	46bd      	mov	sp, r7
 8009e5e:	bd80      	pop	{r7, pc}
 8009e60:	20001e9c 	.word	0x20001e9c

08009e64 <LCD_DrawChar>:


//  ( Font0 )
void LCD_DrawChar(Lcd1I47Parametar *lcd, uint16_t x, uint16_t y, char c, uint16_t color, uint16_t bgcolor)
{
 8009e64:	b5b0      	push	{r4, r5, r7, lr}
 8009e66:	b0ce      	sub	sp, #312	@ 0x138
 8009e68:	af02      	add	r7, sp, #8
 8009e6a:	f507 7498 	add.w	r4, r7, #304	@ 0x130
 8009e6e:	f5a4 7492 	sub.w	r4, r4, #292	@ 0x124
 8009e72:	6020      	str	r0, [r4, #0]
 8009e74:	460c      	mov	r4, r1
 8009e76:	4610      	mov	r0, r2
 8009e78:	4619      	mov	r1, r3
 8009e7a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009e7e:	f5a3 7393 	sub.w	r3, r3, #294	@ 0x126
 8009e82:	4622      	mov	r2, r4
 8009e84:	801a      	strh	r2, [r3, #0]
 8009e86:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009e8a:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8009e8e:	4602      	mov	r2, r0
 8009e90:	801a      	strh	r2, [r3, #0]
 8009e92:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009e96:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 8009e9a:	460a      	mov	r2, r1
 8009e9c:	701a      	strb	r2, [r3, #0]
    // 1.  ( ASCII 32~126)
    if (c < ' ' || c > '~') return;
 8009e9e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009ea2:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 8009ea6:	781b      	ldrb	r3, [r3, #0]
 8009ea8:	2b1f      	cmp	r3, #31
 8009eaa:	f240 80fa 	bls.w	800a0a2 <LCD_DrawChar+0x23e>
 8009eae:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009eb2:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 8009eb6:	781b      	ldrb	r3, [r3, #0]
 8009eb8:	2b7e      	cmp	r3, #126	@ 0x7e
 8009eba:	f200 80f2 	bhi.w	800a0a2 <LCD_DrawChar+0x23e>

    // 2. 
    // Font0.chars 0 ASCII 32 (' ')
    const tChar *char_entry = &font_8x16.chars[c - ' ']; 
 8009ebe:	4b7c      	ldr	r3, [pc, #496]	@ (800a0b0 <LCD_DrawChar+0x24c>)
 8009ec0:	685a      	ldr	r2, [r3, #4]
 8009ec2:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009ec6:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 8009eca:	781b      	ldrb	r3, [r3, #0]
 8009ecc:	f103 5300 	add.w	r3, r3, #536870912	@ 0x20000000
 8009ed0:	3b20      	subs	r3, #32
 8009ed2:	00db      	lsls	r3, r3, #3
 8009ed4:	4413      	add	r3, r2
 8009ed6:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
    const tImage *img = char_entry->image;
 8009eda:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8009ede:	685b      	ldr	r3, [r3, #4]
 8009ee0:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c

    //  8 img->width 
    uint16_t w = img->width;  // 8
 8009ee4:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8009ee8:	889b      	ldrh	r3, [r3, #4]
 8009eea:	f8a7 311a 	strh.w	r3, [r7, #282]	@ 0x11a
    uint16_t h = img->height; // 16
 8009eee:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8009ef2:	88db      	ldrh	r3, [r3, #6]
 8009ef4:	f8a7 3118 	strh.w	r3, [r7, #280]	@ 0x118
    const uint8_t *pdata = img->data;
 8009ef8:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8009efc:	681b      	ldr	r3, [r3, #0]
 8009efe:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114

    // 3. 
    if (x + w > lcd->const_h.lcd->width || y + h > lcd->const_h.lcd->height) return;
 8009f02:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009f06:	f5a3 7393 	sub.w	r3, r3, #294	@ 0x126
 8009f0a:	881a      	ldrh	r2, [r3, #0]
 8009f0c:	f8b7 311a 	ldrh.w	r3, [r7, #282]	@ 0x11a
 8009f10:	4413      	add	r3, r2
 8009f12:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8009f16:	f5a2 7292 	sub.w	r2, r2, #292	@ 0x124
 8009f1a:	6812      	ldr	r2, [r2, #0]
 8009f1c:	6812      	ldr	r2, [r2, #0]
 8009f1e:	8892      	ldrh	r2, [r2, #4]
 8009f20:	4293      	cmp	r3, r2
 8009f22:	f300 80c0 	bgt.w	800a0a6 <LCD_DrawChar+0x242>
 8009f26:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009f2a:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8009f2e:	881a      	ldrh	r2, [r3, #0]
 8009f30:	f8b7 3118 	ldrh.w	r3, [r7, #280]	@ 0x118
 8009f34:	4413      	add	r3, r2
 8009f36:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8009f3a:	f5a2 7292 	sub.w	r2, r2, #292	@ 0x124
 8009f3e:	6812      	ldr	r2, [r2, #0]
 8009f40:	6812      	ldr	r2, [r2, #0]
 8009f42:	88d2      	ldrh	r2, [r2, #6]
 8009f44:	4293      	cmp	r3, r2
 8009f46:	f300 80ae 	bgt.w	800a0a6 <LCD_DrawChar+0x242>

    // 4.  (8x16 = 128 pixels,  pixel 2 bytes = 256 bytes)
    //  8x16
    uint8_t buffer[256]; 
    uint16_t buf_idx = 0;
 8009f4a:	2300      	movs	r3, #0
 8009f4c:	f8a7 312e 	strh.w	r3, [r7, #302]	@ 0x12e

    // 5.  (Top-to-Bottom, MSB First)
    //  Byte  (Row)Bit 7 
    for (int row = 0; row < h; row++)
 8009f50:	2300      	movs	r3, #0
 8009f52:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
 8009f56:	e062      	b.n	800a01e <LCD_DrawChar+0x1ba>
    {
        uint8_t line_data = pdata[row]; //  row 
 8009f58:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8009f5c:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 8009f60:	4413      	add	r3, r2
 8009f62:	781b      	ldrb	r3, [r3, #0]
 8009f64:	f887 3113 	strb.w	r3, [r7, #275]	@ 0x113
        
        for (int col = 0; col < w; col++)
 8009f68:	2300      	movs	r3, #0
 8009f6a:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 8009f6e:	e04b      	b.n	800a008 <LCD_DrawChar+0x1a4>
        {
            //  Bit (MSB First: Bit 7 -> Col 0)
            if ((line_data << col) & 0x80) 
 8009f70:	f897 2113 	ldrb.w	r2, [r7, #275]	@ 0x113
 8009f74:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8009f78:	fa02 f303 	lsl.w	r3, r2, r3
 8009f7c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009f80:	2b00      	cmp	r3, #0
 8009f82:	d01e      	beq.n	8009fc2 <LCD_DrawChar+0x15e>
            {
                // Bit = 1: 
                buffer[buf_idx++] = (color >> 8) & 0xFF;
 8009f84:	f8b7 3140 	ldrh.w	r3, [r7, #320]	@ 0x140
 8009f88:	0a1b      	lsrs	r3, r3, #8
 8009f8a:	b299      	uxth	r1, r3
 8009f8c:	f8b7 312e 	ldrh.w	r3, [r7, #302]	@ 0x12e
 8009f90:	1c5a      	adds	r2, r3, #1
 8009f92:	f8a7 212e 	strh.w	r2, [r7, #302]	@ 0x12e
 8009f96:	461a      	mov	r2, r3
 8009f98:	b2c9      	uxtb	r1, r1
 8009f9a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009f9e:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8009fa2:	5499      	strb	r1, [r3, r2]
                buffer[buf_idx++] = color & 0xFF;
 8009fa4:	f8b7 312e 	ldrh.w	r3, [r7, #302]	@ 0x12e
 8009fa8:	1c5a      	adds	r2, r3, #1
 8009faa:	f8a7 212e 	strh.w	r2, [r7, #302]	@ 0x12e
 8009fae:	461a      	mov	r2, r3
 8009fb0:	f8b7 3140 	ldrh.w	r3, [r7, #320]	@ 0x140
 8009fb4:	b2d9      	uxtb	r1, r3
 8009fb6:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009fba:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8009fbe:	5499      	strb	r1, [r3, r2]
 8009fc0:	e01d      	b.n	8009ffe <LCD_DrawChar+0x19a>
            }
            else
            {
                // Bit = 0: 
                buffer[buf_idx++] = (bgcolor >> 8) & 0xFF;
 8009fc2:	f8b7 3144 	ldrh.w	r3, [r7, #324]	@ 0x144
 8009fc6:	0a1b      	lsrs	r3, r3, #8
 8009fc8:	b299      	uxth	r1, r3
 8009fca:	f8b7 312e 	ldrh.w	r3, [r7, #302]	@ 0x12e
 8009fce:	1c5a      	adds	r2, r3, #1
 8009fd0:	f8a7 212e 	strh.w	r2, [r7, #302]	@ 0x12e
 8009fd4:	461a      	mov	r2, r3
 8009fd6:	b2c9      	uxtb	r1, r1
 8009fd8:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009fdc:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8009fe0:	5499      	strb	r1, [r3, r2]
                buffer[buf_idx++] = bgcolor & 0xFF;
 8009fe2:	f8b7 312e 	ldrh.w	r3, [r7, #302]	@ 0x12e
 8009fe6:	1c5a      	adds	r2, r3, #1
 8009fe8:	f8a7 212e 	strh.w	r2, [r7, #302]	@ 0x12e
 8009fec:	461a      	mov	r2, r3
 8009fee:	f8b7 3144 	ldrh.w	r3, [r7, #324]	@ 0x144
 8009ff2:	b2d9      	uxtb	r1, r3
 8009ff4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009ff8:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8009ffc:	5499      	strb	r1, [r3, r2]
        for (int col = 0; col < w; col++)
 8009ffe:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 800a002:	3301      	adds	r3, #1
 800a004:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 800a008:	f8b7 311a 	ldrh.w	r3, [r7, #282]	@ 0x11a
 800a00c:	f8d7 2124 	ldr.w	r2, [r7, #292]	@ 0x124
 800a010:	429a      	cmp	r2, r3
 800a012:	dbad      	blt.n	8009f70 <LCD_DrawChar+0x10c>
    for (int row = 0; row < h; row++)
 800a014:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800a018:	3301      	adds	r3, #1
 800a01a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
 800a01e:	f8b7 3118 	ldrh.w	r3, [r7, #280]	@ 0x118
 800a022:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 800a026:	429a      	cmp	r2, r3
 800a028:	db96      	blt.n	8009f58 <LCD_DrawChar+0xf4>
            }
        }
    }

    // 6. 
    lcd_set_addr_window(lcd, x, y, x + w - 1, y + h - 1);
 800a02a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a02e:	f5a3 7393 	sub.w	r3, r3, #294	@ 0x126
 800a032:	881a      	ldrh	r2, [r3, #0]
 800a034:	f8b7 311a 	ldrh.w	r3, [r7, #282]	@ 0x11a
 800a038:	4413      	add	r3, r2
 800a03a:	b29b      	uxth	r3, r3
 800a03c:	3b01      	subs	r3, #1
 800a03e:	b29d      	uxth	r5, r3
 800a040:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a044:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800a048:	881a      	ldrh	r2, [r3, #0]
 800a04a:	f8b7 3118 	ldrh.w	r3, [r7, #280]	@ 0x118
 800a04e:	4413      	add	r3, r2
 800a050:	b29b      	uxth	r3, r3
 800a052:	3b01      	subs	r3, #1
 800a054:	b29b      	uxth	r3, r3
 800a056:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800a05a:	f5a2 7294 	sub.w	r2, r2, #296	@ 0x128
 800a05e:	8814      	ldrh	r4, [r2, #0]
 800a060:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800a064:	f5a2 7293 	sub.w	r2, r2, #294	@ 0x126
 800a068:	8811      	ldrh	r1, [r2, #0]
 800a06a:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800a06e:	f5a2 7092 	sub.w	r0, r2, #292	@ 0x124
 800a072:	9300      	str	r3, [sp, #0]
 800a074:	462b      	mov	r3, r5
 800a076:	4622      	mov	r2, r4
 800a078:	6800      	ldr	r0, [r0, #0]
 800a07a:	f7ff fe15 	bl	8009ca8 <lcd_set_addr_window>
    lcd_write_data_buf(lcd, buffer, w * h * 2);
 800a07e:	f8b7 311a 	ldrh.w	r3, [r7, #282]	@ 0x11a
 800a082:	f8b7 2118 	ldrh.w	r2, [r7, #280]	@ 0x118
 800a086:	fb02 f303 	mul.w	r3, r2, r3
 800a08a:	005b      	lsls	r3, r3, #1
 800a08c:	461a      	mov	r2, r3
 800a08e:	f107 0110 	add.w	r1, r7, #16
 800a092:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a096:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 800a09a:	6818      	ldr	r0, [r3, #0]
 800a09c:	f7ff f9a5 	bl	80093ea <lcd_write_data_buf>
 800a0a0:	e002      	b.n	800a0a8 <LCD_DrawChar+0x244>
    if (c < ' ' || c > '~') return;
 800a0a2:	bf00      	nop
 800a0a4:	e000      	b.n	800a0a8 <LCD_DrawChar+0x244>
    if (x + w > lcd->const_h.lcd->width || y + h > lcd->const_h.lcd->height) return;
 800a0a6:	bf00      	nop
}
 800a0a8:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800a0ac:	46bd      	mov	sp, r7
 800a0ae:	bdb0      	pop	{r4, r5, r7, pc}
 800a0b0:	0800b440 	.word	0x0800b440

0800a0b4 <LCD_DrawString>:

//  ()
void LCD_DrawString(Lcd1I47Parametar *lcd, uint16_t x, uint16_t y, const char *str, uint16_t color, uint16_t bgcolor)
{
 800a0b4:	b580      	push	{r7, lr}
 800a0b6:	b088      	sub	sp, #32
 800a0b8:	af02      	add	r7, sp, #8
 800a0ba:	60f8      	str	r0, [r7, #12]
 800a0bc:	607b      	str	r3, [r7, #4]
 800a0be:	460b      	mov	r3, r1
 800a0c0:	817b      	strh	r3, [r7, #10]
 800a0c2:	4613      	mov	r3, r2
 800a0c4:	813b      	strh	r3, [r7, #8]
    while (*str)
 800a0c6:	e029      	b.n	800a11c <LCD_DrawString+0x68>
    {
        //  (Font0  8)
        uint8_t w = 8; 
 800a0c8:	2308      	movs	r3, #8
 800a0ca:	75fb      	strb	r3, [r7, #23]

        // 
        if (x + w > lcd->const_h.lcd->width) {
 800a0cc:	897a      	ldrh	r2, [r7, #10]
 800a0ce:	7dfb      	ldrb	r3, [r7, #23]
 800a0d0:	4413      	add	r3, r2
 800a0d2:	68fa      	ldr	r2, [r7, #12]
 800a0d4:	6812      	ldr	r2, [r2, #0]
 800a0d6:	8892      	ldrh	r2, [r2, #4]
 800a0d8:	4293      	cmp	r3, r2
 800a0da:	dd04      	ble.n	800a0e6 <LCD_DrawString+0x32>
            x = 0;
 800a0dc:	2300      	movs	r3, #0
 800a0de:	817b      	strh	r3, [r7, #10]
            y += 16; //  16
 800a0e0:	893b      	ldrh	r3, [r7, #8]
 800a0e2:	3310      	adds	r3, #16
 800a0e4:	813b      	strh	r3, [r7, #8]
        }
        
        //  ()
        if (y + 16 > lcd->const_h.lcd->height) break;
 800a0e6:	893b      	ldrh	r3, [r7, #8]
 800a0e8:	330f      	adds	r3, #15
 800a0ea:	68fa      	ldr	r2, [r7, #12]
 800a0ec:	6812      	ldr	r2, [r2, #0]
 800a0ee:	88d2      	ldrh	r2, [r2, #6]
 800a0f0:	4293      	cmp	r3, r2
 800a0f2:	da18      	bge.n	800a126 <LCD_DrawString+0x72>

        LCD_DrawChar(lcd, x, y, *str, color, bgcolor);
 800a0f4:	687b      	ldr	r3, [r7, #4]
 800a0f6:	7818      	ldrb	r0, [r3, #0]
 800a0f8:	893a      	ldrh	r2, [r7, #8]
 800a0fa:	8979      	ldrh	r1, [r7, #10]
 800a0fc:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a0fe:	9301      	str	r3, [sp, #4]
 800a100:	8c3b      	ldrh	r3, [r7, #32]
 800a102:	9300      	str	r3, [sp, #0]
 800a104:	4603      	mov	r3, r0
 800a106:	68f8      	ldr	r0, [r7, #12]
 800a108:	f7ff feac 	bl	8009e64 <LCD_DrawChar>
        
        x += w; // 
 800a10c:	7dfb      	ldrb	r3, [r7, #23]
 800a10e:	b29a      	uxth	r2, r3
 800a110:	897b      	ldrh	r3, [r7, #10]
 800a112:	4413      	add	r3, r2
 800a114:	817b      	strh	r3, [r7, #10]
        str++;
 800a116:	687b      	ldr	r3, [r7, #4]
 800a118:	3301      	adds	r3, #1
 800a11a:	607b      	str	r3, [r7, #4]
    while (*str)
 800a11c:	687b      	ldr	r3, [r7, #4]
 800a11e:	781b      	ldrb	r3, [r3, #0]
 800a120:	2b00      	cmp	r3, #0
 800a122:	d1d1      	bne.n	800a0c8 <LCD_DrawString+0x14>
    }
}
 800a124:	e000      	b.n	800a128 <LCD_DrawString+0x74>
        if (y + 16 > lcd->const_h.lcd->height) break;
 800a126:	bf00      	nop
}
 800a128:	bf00      	nop
 800a12a:	3718      	adds	r7, #24
 800a12c:	46bd      	mov	sp, r7
 800a12e:	bd80      	pop	{r7, pc}

0800a130 <StartLcdTask>:
#include "main/lcd_1inch47.h"

#define LCD_TASK_DELAY_MS 1000
uint32_t hytest = 0;
void StartLcdTask(void *argument)
{
 800a130:	b580      	push	{r7, lr}
 800a132:	b086      	sub	sp, #24
 800a134:	af02      	add	r7, sp, #8
 800a136:	6078      	str	r0, [r7, #4]
    Lcd1I47Parametar *lcd_1i47 = &lcd_1i47_h;
 800a138:	4b17      	ldr	r3, [pc, #92]	@ (800a198 <StartLcdTask+0x68>)
 800a13a:	60fb      	str	r3, [r7, #12]
    // const uint32_t osPeriod = pdMS_TO_TICKS(LCD_TASK_DELAY_MS);
    // uint32_t next_wake = osKernelGetTickCount() + osPeriod;
    hytest++;
 800a13c:	4b17      	ldr	r3, [pc, #92]	@ (800a19c <StartLcdTask+0x6c>)
 800a13e:	681b      	ldr	r3, [r3, #0]
 800a140:	3301      	adds	r3, #1
 800a142:	4a16      	ldr	r2, [pc, #88]	@ (800a19c <StartLcdTask+0x6c>)
 800a144:	6013      	str	r3, [r2, #0]
    LCD_init(lcd_1i47);
 800a146:	68f8      	ldr	r0, [r7, #12]
 800a148:	f7ff f99a 	bl	8009480 <LCD_init>
    for (;;)
    {
        hytest++;
 800a14c:	4b13      	ldr	r3, [pc, #76]	@ (800a19c <StartLcdTask+0x6c>)
 800a14e:	681b      	ldr	r3, [r3, #0]
 800a150:	3301      	adds	r3, #1
 800a152:	4a12      	ldr	r2, [pc, #72]	@ (800a19c <StartLcdTask+0x6c>)
 800a154:	6013      	str	r3, [r2, #0]
        // osDelay(1000);
        // LCD_Fill_DMA(lcd_1i47, 0x07E0); // 
        // osDelay(1000);
        // LCD_Fill_DMA(lcd_1i47, 0x001F); // 
        // osDelay(1000);
        LCD_Fill_DMA(lcd_1i47, 0x0000); // 
 800a156:	2100      	movs	r1, #0
 800a158:	68f8      	ldr	r0, [r7, #12]
 800a15a:	f7ff fe09 	bl	8009d70 <LCD_Fill_DMA>

        //  "Hello" ()
        LCD_DrawString(lcd_1i47, 10, 10, "Hello", 0xFFFF, 0x0000);
 800a15e:	2300      	movs	r3, #0
 800a160:	9301      	str	r3, [sp, #4]
 800a162:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800a166:	9300      	str	r3, [sp, #0]
 800a168:	4b0d      	ldr	r3, [pc, #52]	@ (800a1a0 <StartLcdTask+0x70>)
 800a16a:	220a      	movs	r2, #10
 800a16c:	210a      	movs	r1, #10
 800a16e:	68f8      	ldr	r0, [r7, #12]
 800a170:	f7ff ffa0 	bl	800a0b4 <LCD_DrawString>

        //  ()
        LCD_DrawString(lcd_1i47, 10, 30, "!@#$%^&*", 0x07E0, 0x0000);
 800a174:	2300      	movs	r3, #0
 800a176:	9301      	str	r3, [sp, #4]
 800a178:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 800a17c:	9300      	str	r3, [sp, #0]
 800a17e:	4b09      	ldr	r3, [pc, #36]	@ (800a1a4 <StartLcdTask+0x74>)
 800a180:	221e      	movs	r2, #30
 800a182:	210a      	movs	r1, #10
 800a184:	68f8      	ldr	r0, [r7, #12]
 800a186:	f7ff ff95 	bl	800a0b4 <LCD_DrawString>

        osDelay(1000);
 800a18a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800a18e:	f7fc fc2d 	bl	80069ec <osDelay>
        hytest++;
 800a192:	bf00      	nop
 800a194:	e7da      	b.n	800a14c <StartLcdTask+0x1c>
 800a196:	bf00      	nop
 800a198:	20000004 	.word	0x20000004
 800a19c:	2000209c 	.word	0x2000209c
 800a1a0:	0800a628 	.word	0x0800a628
 800a1a4:	0800a630 	.word	0x0800a630

0800a1a8 <ysm3_reset>:
        .BY = { GPIOB, GPIO_PIN_9 },
    },
};

static void ysm3_reset(YSM3Parametar *ysm3)
{
 800a1a8:	b580      	push	{r7, lr}
 800a1aa:	b082      	sub	sp, #8
 800a1ac:	af00      	add	r7, sp, #0
 800a1ae:	6078      	str	r0, [r7, #4]
    GPIO_WRITE(ysm3->const_h.A1, 1);
 800a1b0:	687b      	ldr	r3, [r7, #4]
 800a1b2:	6818      	ldr	r0, [r3, #0]
 800a1b4:	687b      	ldr	r3, [r7, #4]
 800a1b6:	889b      	ldrh	r3, [r3, #4]
 800a1b8:	2201      	movs	r2, #1
 800a1ba:	4619      	mov	r1, r3
 800a1bc:	f7f8 fd8e 	bl	8002cdc <HAL_GPIO_WritePin>
    GPIO_WRITE(ysm3->const_h.A2, 1);
 800a1c0:	687b      	ldr	r3, [r7, #4]
 800a1c2:	6898      	ldr	r0, [r3, #8]
 800a1c4:	687b      	ldr	r3, [r7, #4]
 800a1c6:	899b      	ldrh	r3, [r3, #12]
 800a1c8:	2201      	movs	r2, #1
 800a1ca:	4619      	mov	r1, r3
 800a1cc:	f7f8 fd86 	bl	8002cdc <HAL_GPIO_WritePin>
    GPIO_WRITE(ysm3->const_h.A3, 1);
 800a1d0:	687b      	ldr	r3, [r7, #4]
 800a1d2:	6918      	ldr	r0, [r3, #16]
 800a1d4:	687b      	ldr	r3, [r7, #4]
 800a1d6:	8a9b      	ldrh	r3, [r3, #20]
 800a1d8:	2201      	movs	r2, #1
 800a1da:	4619      	mov	r1, r3
 800a1dc:	f7f8 fd7e 	bl	8002cdc <HAL_GPIO_WritePin>
    GPIO_WRITE(ysm3->const_h.A4, 1);
 800a1e0:	687b      	ldr	r3, [r7, #4]
 800a1e2:	6998      	ldr	r0, [r3, #24]
 800a1e4:	687b      	ldr	r3, [r7, #4]
 800a1e6:	8b9b      	ldrh	r3, [r3, #28]
 800a1e8:	2201      	movs	r2, #1
 800a1ea:	4619      	mov	r1, r3
 800a1ec:	f7f8 fd76 	bl	8002cdc <HAL_GPIO_WritePin>
    GPIO_WRITE(ysm3->const_h.A5, 1);
 800a1f0:	687b      	ldr	r3, [r7, #4]
 800a1f2:	6a18      	ldr	r0, [r3, #32]
 800a1f4:	687b      	ldr	r3, [r7, #4]
 800a1f6:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 800a1f8:	2201      	movs	r2, #1
 800a1fa:	4619      	mov	r1, r3
 800a1fc:	f7f8 fd6e 	bl	8002cdc <HAL_GPIO_WritePin>
}
 800a200:	bf00      	nop
 800a202:	3708      	adds	r7, #8
 800a204:	46bd      	mov	sp, r7
 800a206:	bd80      	pop	{r7, pc}

0800a208 <ysm3_init>:

void ysm3_init(YSM3Parametar *ysm3)
{
 800a208:	b580      	push	{r7, lr}
 800a20a:	b082      	sub	sp, #8
 800a20c:	af00      	add	r7, sp, #0
 800a20e:	6078      	str	r0, [r7, #4]
    ysm3_reset(ysm3);
 800a210:	6878      	ldr	r0, [r7, #4]
 800a212:	f7ff ffc9 	bl	800a1a8 <ysm3_reset>
    osDelay(1000);
 800a216:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800a21a:	f7fc fbe7 	bl	80069ec <osDelay>
}
 800a21e:	bf00      	nop
 800a220:	3708      	adds	r7, #8
 800a222:	46bd      	mov	sp, r7
 800a224:	bd80      	pop	{r7, pc}

0800a226 <ysm3_load>:

void ysm3_load(YSM3Parametar *ysm3)
{
 800a226:	b580      	push	{r7, lr}
 800a228:	b082      	sub	sp, #8
 800a22a:	af00      	add	r7, sp, #0
 800a22c:	6078      	str	r0, [r7, #4]
    #define YSM3_BIT(x) (BIT_SNG_GET(ysm3->select, (x)) ? 0 : 1)
    if (ysm3->select == 0) return;
 800a22e:	687b      	ldr	r3, [r7, #4]
 800a230:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800a234:	2b00      	cmp	r3, #0
 800a236:	d079      	beq.n	800a32c <ysm3_load+0x106>
    GPIO_WRITE(ysm3->const_h.A1, YSM3_BIT(0));
 800a238:	687b      	ldr	r3, [r7, #4]
 800a23a:	6818      	ldr	r0, [r3, #0]
 800a23c:	687b      	ldr	r3, [r7, #4]
 800a23e:	8899      	ldrh	r1, [r3, #4]
 800a240:	687b      	ldr	r3, [r7, #4]
 800a242:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800a246:	f003 0301 	and.w	r3, r3, #1
 800a24a:	2b00      	cmp	r3, #0
 800a24c:	bf0c      	ite	eq
 800a24e:	2301      	moveq	r3, #1
 800a250:	2300      	movne	r3, #0
 800a252:	b2db      	uxtb	r3, r3
 800a254:	461a      	mov	r2, r3
 800a256:	f7f8 fd41 	bl	8002cdc <HAL_GPIO_WritePin>
    GPIO_WRITE(ysm3->const_h.A2, YSM3_BIT(1));
 800a25a:	687b      	ldr	r3, [r7, #4]
 800a25c:	6898      	ldr	r0, [r3, #8]
 800a25e:	687b      	ldr	r3, [r7, #4]
 800a260:	8999      	ldrh	r1, [r3, #12]
 800a262:	687b      	ldr	r3, [r7, #4]
 800a264:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800a268:	085b      	lsrs	r3, r3, #1
 800a26a:	b2db      	uxtb	r3, r3
 800a26c:	f003 0301 	and.w	r3, r3, #1
 800a270:	2b00      	cmp	r3, #0
 800a272:	bf0c      	ite	eq
 800a274:	2301      	moveq	r3, #1
 800a276:	2300      	movne	r3, #0
 800a278:	b2db      	uxtb	r3, r3
 800a27a:	461a      	mov	r2, r3
 800a27c:	f7f8 fd2e 	bl	8002cdc <HAL_GPIO_WritePin>
    GPIO_WRITE(ysm3->const_h.A3, YSM3_BIT(2));
 800a280:	687b      	ldr	r3, [r7, #4]
 800a282:	6918      	ldr	r0, [r3, #16]
 800a284:	687b      	ldr	r3, [r7, #4]
 800a286:	8a99      	ldrh	r1, [r3, #20]
 800a288:	687b      	ldr	r3, [r7, #4]
 800a28a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800a28e:	089b      	lsrs	r3, r3, #2
 800a290:	b2db      	uxtb	r3, r3
 800a292:	f003 0301 	and.w	r3, r3, #1
 800a296:	2b00      	cmp	r3, #0
 800a298:	bf0c      	ite	eq
 800a29a:	2301      	moveq	r3, #1
 800a29c:	2300      	movne	r3, #0
 800a29e:	b2db      	uxtb	r3, r3
 800a2a0:	461a      	mov	r2, r3
 800a2a2:	f7f8 fd1b 	bl	8002cdc <HAL_GPIO_WritePin>
    GPIO_WRITE(ysm3->const_h.A4, YSM3_BIT(3));
 800a2a6:	687b      	ldr	r3, [r7, #4]
 800a2a8:	6998      	ldr	r0, [r3, #24]
 800a2aa:	687b      	ldr	r3, [r7, #4]
 800a2ac:	8b99      	ldrh	r1, [r3, #28]
 800a2ae:	687b      	ldr	r3, [r7, #4]
 800a2b0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800a2b4:	08db      	lsrs	r3, r3, #3
 800a2b6:	b2db      	uxtb	r3, r3
 800a2b8:	f003 0301 	and.w	r3, r3, #1
 800a2bc:	2b00      	cmp	r3, #0
 800a2be:	bf0c      	ite	eq
 800a2c0:	2301      	moveq	r3, #1
 800a2c2:	2300      	movne	r3, #0
 800a2c4:	b2db      	uxtb	r3, r3
 800a2c6:	461a      	mov	r2, r3
 800a2c8:	f7f8 fd08 	bl	8002cdc <HAL_GPIO_WritePin>
    GPIO_WRITE(ysm3->const_h.A5, YSM3_BIT(4));
 800a2cc:	687b      	ldr	r3, [r7, #4]
 800a2ce:	6a18      	ldr	r0, [r3, #32]
 800a2d0:	687b      	ldr	r3, [r7, #4]
 800a2d2:	8c99      	ldrh	r1, [r3, #36]	@ 0x24
 800a2d4:	687b      	ldr	r3, [r7, #4]
 800a2d6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800a2da:	091b      	lsrs	r3, r3, #4
 800a2dc:	b2db      	uxtb	r3, r3
 800a2de:	f003 0301 	and.w	r3, r3, #1
 800a2e2:	2b00      	cmp	r3, #0
 800a2e4:	bf0c      	ite	eq
 800a2e6:	2301      	moveq	r3, #1
 800a2e8:	2300      	movne	r3, #0
 800a2ea:	b2db      	uxtb	r3, r3
 800a2ec:	461a      	mov	r2, r3
 800a2ee:	f7f8 fcf5 	bl	8002cdc <HAL_GPIO_WritePin>
    osDelay(200);
 800a2f2:	20c8      	movs	r0, #200	@ 0xc8
 800a2f4:	f7fc fb7a 	bl	80069ec <osDelay>
    ysm3_reset(ysm3);
 800a2f8:	6878      	ldr	r0, [r7, #4]
 800a2fa:	f7ff ff55 	bl	800a1a8 <ysm3_reset>
    osDelay(300);
 800a2fe:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 800a302:	f7fc fb73 	bl	80069ec <osDelay>
    do osDelay(250); while(GPIO_IF_SET(ysm3->const_h.BY));
 800a306:	20fa      	movs	r0, #250	@ 0xfa
 800a308:	f7fc fb70 	bl	80069ec <osDelay>
 800a30c:	687b      	ldr	r3, [r7, #4]
 800a30e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a310:	687b      	ldr	r3, [r7, #4]
 800a312:	8f9b      	ldrh	r3, [r3, #60]	@ 0x3c
 800a314:	4619      	mov	r1, r3
 800a316:	4610      	mov	r0, r2
 800a318:	f7f8 fcc8 	bl	8002cac <HAL_GPIO_ReadPin>
 800a31c:	4603      	mov	r3, r0
 800a31e:	2b00      	cmp	r3, #0
 800a320:	d1f1      	bne.n	800a306 <ysm3_load+0xe0>
    ysm3->select = 0;
 800a322:	687b      	ldr	r3, [r7, #4]
 800a324:	2200      	movs	r2, #0
 800a326:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800a32a:	e000      	b.n	800a32e <ysm3_load+0x108>
    if (ysm3->select == 0) return;
 800a32c:	bf00      	nop
}
 800a32e:	3708      	adds	r7, #8
 800a330:	46bd      	mov	sp, r7
 800a332:	bd80      	pop	{r7, pc}

0800a334 <StartSpkTask>:
#include "HY_MOD/voice_ysm3/main.h"
#ifdef HY_MOD_STM32_YSM3

uint8_t spkt = 0;
void StartSpkTask(void *argument)
{
 800a334:	b580      	push	{r7, lr}
 800a336:	b084      	sub	sp, #16
 800a338:	af00      	add	r7, sp, #0
 800a33a:	6078      	str	r0, [r7, #4]
    YSM3Parametar *ysm3 = &ysm3_h;
 800a33c:	4b2d      	ldr	r3, [pc, #180]	@ (800a3f4 <StartSpkTask+0xc0>)
 800a33e:	60fb      	str	r3, [r7, #12]
    ysm3_init(ysm3);
 800a340:	68f8      	ldr	r0, [r7, #12]
 800a342:	f7ff ff61 	bl	800a208 <ysm3_init>
    for(;;)
    {
        spkt++;
 800a346:	4b2c      	ldr	r3, [pc, #176]	@ (800a3f8 <StartSpkTask+0xc4>)
 800a348:	781b      	ldrb	r3, [r3, #0]
 800a34a:	3301      	adds	r3, #1
 800a34c:	b2da      	uxtb	r2, r3
 800a34e:	4b2a      	ldr	r3, [pc, #168]	@ (800a3f8 <StartSpkTask+0xc4>)
 800a350:	701a      	strb	r2, [r3, #0]
        ysm3->select = 20;
 800a352:	68fb      	ldr	r3, [r7, #12]
 800a354:	2214      	movs	r2, #20
 800a356:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        ysm3_load(ysm3);
 800a35a:	68f8      	ldr	r0, [r7, #12]
 800a35c:	f7ff ff63 	bl	800a226 <ysm3_load>
        ysm3->select = 11;
 800a360:	68fb      	ldr	r3, [r7, #12]
 800a362:	220b      	movs	r2, #11
 800a364:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        ysm3_load(ysm3);
 800a368:	68f8      	ldr	r0, [r7, #12]
 800a36a:	f7ff ff5c 	bl	800a226 <ysm3_load>
        ysm3->select = 1;
 800a36e:	68fb      	ldr	r3, [r7, #12]
 800a370:	2201      	movs	r2, #1
 800a372:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        ysm3_load(ysm3);
 800a376:	68f8      	ldr	r0, [r7, #12]
 800a378:	f7ff ff55 	bl	800a226 <ysm3_load>
        ysm3->select = 13;
 800a37c:	68fb      	ldr	r3, [r7, #12]
 800a37e:	220d      	movs	r2, #13
 800a380:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        ysm3_load(ysm3);
 800a384:	68f8      	ldr	r0, [r7, #12]
 800a386:	f7ff ff4e 	bl	800a226 <ysm3_load>
        ysm3->select = 21;
 800a38a:	68fb      	ldr	r3, [r7, #12]
 800a38c:	2215      	movs	r2, #21
 800a38e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        ysm3_load(ysm3);
 800a392:	68f8      	ldr	r0, [r7, #12]
 800a394:	f7ff ff47 	bl	800a226 <ysm3_load>
        osDelay(1000);
 800a398:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800a39c:	f7fc fb26 	bl	80069ec <osDelay>
        ysm3->select = 20;
 800a3a0:	68fb      	ldr	r3, [r7, #12]
 800a3a2:	2214      	movs	r2, #20
 800a3a4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        ysm3_load(ysm3);
 800a3a8:	68f8      	ldr	r0, [r7, #12]
 800a3aa:	f7ff ff3c 	bl	800a226 <ysm3_load>
        ysm3->select = 12;
 800a3ae:	68fb      	ldr	r3, [r7, #12]
 800a3b0:	220c      	movs	r2, #12
 800a3b2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        ysm3_load(ysm3);
 800a3b6:	68f8      	ldr	r0, [r7, #12]
 800a3b8:	f7ff ff35 	bl	800a226 <ysm3_load>
        ysm3->select = 1;
 800a3bc:	68fb      	ldr	r3, [r7, #12]
 800a3be:	2201      	movs	r2, #1
 800a3c0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        ysm3_load(ysm3);
 800a3c4:	68f8      	ldr	r0, [r7, #12]
 800a3c6:	f7ff ff2e 	bl	800a226 <ysm3_load>
        ysm3->select = 14;
 800a3ca:	68fb      	ldr	r3, [r7, #12]
 800a3cc:	220e      	movs	r2, #14
 800a3ce:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        ysm3_load(ysm3);
 800a3d2:	68f8      	ldr	r0, [r7, #12]
 800a3d4:	f7ff ff27 	bl	800a226 <ysm3_load>
        ysm3->select = 21;
 800a3d8:	68fb      	ldr	r3, [r7, #12]
 800a3da:	2215      	movs	r2, #21
 800a3dc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        ysm3_load(ysm3);
 800a3e0:	68f8      	ldr	r0, [r7, #12]
 800a3e2:	f7ff ff20 	bl	800a226 <ysm3_load>
        osDelay(1000);
 800a3e6:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800a3ea:	f7fc faff 	bl	80069ec <osDelay>
        spkt++;
 800a3ee:	bf00      	nop
 800a3f0:	e7a9      	b.n	800a346 <StartSpkTask+0x12>
 800a3f2:	bf00      	nop
 800a3f4:	20000064 	.word	0x20000064
 800a3f8:	200020a0 	.word	0x200020a0

0800a3fc <memset>:
 800a3fc:	4402      	add	r2, r0
 800a3fe:	4603      	mov	r3, r0
 800a400:	4293      	cmp	r3, r2
 800a402:	d100      	bne.n	800a406 <memset+0xa>
 800a404:	4770      	bx	lr
 800a406:	f803 1b01 	strb.w	r1, [r3], #1
 800a40a:	e7f9      	b.n	800a400 <memset+0x4>

0800a40c <_reclaim_reent>:
 800a40c:	4b2d      	ldr	r3, [pc, #180]	@ (800a4c4 <_reclaim_reent+0xb8>)
 800a40e:	681b      	ldr	r3, [r3, #0]
 800a410:	4283      	cmp	r3, r0
 800a412:	b570      	push	{r4, r5, r6, lr}
 800a414:	4604      	mov	r4, r0
 800a416:	d053      	beq.n	800a4c0 <_reclaim_reent+0xb4>
 800a418:	69c3      	ldr	r3, [r0, #28]
 800a41a:	b31b      	cbz	r3, 800a464 <_reclaim_reent+0x58>
 800a41c:	68db      	ldr	r3, [r3, #12]
 800a41e:	b163      	cbz	r3, 800a43a <_reclaim_reent+0x2e>
 800a420:	2500      	movs	r5, #0
 800a422:	69e3      	ldr	r3, [r4, #28]
 800a424:	68db      	ldr	r3, [r3, #12]
 800a426:	5959      	ldr	r1, [r3, r5]
 800a428:	b9b1      	cbnz	r1, 800a458 <_reclaim_reent+0x4c>
 800a42a:	3504      	adds	r5, #4
 800a42c:	2d80      	cmp	r5, #128	@ 0x80
 800a42e:	d1f8      	bne.n	800a422 <_reclaim_reent+0x16>
 800a430:	69e3      	ldr	r3, [r4, #28]
 800a432:	4620      	mov	r0, r4
 800a434:	68d9      	ldr	r1, [r3, #12]
 800a436:	f000 f87b 	bl	800a530 <_free_r>
 800a43a:	69e3      	ldr	r3, [r4, #28]
 800a43c:	6819      	ldr	r1, [r3, #0]
 800a43e:	b111      	cbz	r1, 800a446 <_reclaim_reent+0x3a>
 800a440:	4620      	mov	r0, r4
 800a442:	f000 f875 	bl	800a530 <_free_r>
 800a446:	69e3      	ldr	r3, [r4, #28]
 800a448:	689d      	ldr	r5, [r3, #8]
 800a44a:	b15d      	cbz	r5, 800a464 <_reclaim_reent+0x58>
 800a44c:	4629      	mov	r1, r5
 800a44e:	4620      	mov	r0, r4
 800a450:	682d      	ldr	r5, [r5, #0]
 800a452:	f000 f86d 	bl	800a530 <_free_r>
 800a456:	e7f8      	b.n	800a44a <_reclaim_reent+0x3e>
 800a458:	680e      	ldr	r6, [r1, #0]
 800a45a:	4620      	mov	r0, r4
 800a45c:	f000 f868 	bl	800a530 <_free_r>
 800a460:	4631      	mov	r1, r6
 800a462:	e7e1      	b.n	800a428 <_reclaim_reent+0x1c>
 800a464:	6961      	ldr	r1, [r4, #20]
 800a466:	b111      	cbz	r1, 800a46e <_reclaim_reent+0x62>
 800a468:	4620      	mov	r0, r4
 800a46a:	f000 f861 	bl	800a530 <_free_r>
 800a46e:	69e1      	ldr	r1, [r4, #28]
 800a470:	b111      	cbz	r1, 800a478 <_reclaim_reent+0x6c>
 800a472:	4620      	mov	r0, r4
 800a474:	f000 f85c 	bl	800a530 <_free_r>
 800a478:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800a47a:	b111      	cbz	r1, 800a482 <_reclaim_reent+0x76>
 800a47c:	4620      	mov	r0, r4
 800a47e:	f000 f857 	bl	800a530 <_free_r>
 800a482:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a484:	b111      	cbz	r1, 800a48c <_reclaim_reent+0x80>
 800a486:	4620      	mov	r0, r4
 800a488:	f000 f852 	bl	800a530 <_free_r>
 800a48c:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800a48e:	b111      	cbz	r1, 800a496 <_reclaim_reent+0x8a>
 800a490:	4620      	mov	r0, r4
 800a492:	f000 f84d 	bl	800a530 <_free_r>
 800a496:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800a498:	b111      	cbz	r1, 800a4a0 <_reclaim_reent+0x94>
 800a49a:	4620      	mov	r0, r4
 800a49c:	f000 f848 	bl	800a530 <_free_r>
 800a4a0:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800a4a2:	b111      	cbz	r1, 800a4aa <_reclaim_reent+0x9e>
 800a4a4:	4620      	mov	r0, r4
 800a4a6:	f000 f843 	bl	800a530 <_free_r>
 800a4aa:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800a4ac:	b111      	cbz	r1, 800a4b4 <_reclaim_reent+0xa8>
 800a4ae:	4620      	mov	r0, r4
 800a4b0:	f000 f83e 	bl	800a530 <_free_r>
 800a4b4:	6a23      	ldr	r3, [r4, #32]
 800a4b6:	b11b      	cbz	r3, 800a4c0 <_reclaim_reent+0xb4>
 800a4b8:	4620      	mov	r0, r4
 800a4ba:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800a4be:	4718      	bx	r3
 800a4c0:	bd70      	pop	{r4, r5, r6, pc}
 800a4c2:	bf00      	nop
 800a4c4:	200000a8 	.word	0x200000a8

0800a4c8 <__libc_init_array>:
 800a4c8:	b570      	push	{r4, r5, r6, lr}
 800a4ca:	4d0d      	ldr	r5, [pc, #52]	@ (800a500 <__libc_init_array+0x38>)
 800a4cc:	4c0d      	ldr	r4, [pc, #52]	@ (800a504 <__libc_init_array+0x3c>)
 800a4ce:	1b64      	subs	r4, r4, r5
 800a4d0:	10a4      	asrs	r4, r4, #2
 800a4d2:	2600      	movs	r6, #0
 800a4d4:	42a6      	cmp	r6, r4
 800a4d6:	d109      	bne.n	800a4ec <__libc_init_array+0x24>
 800a4d8:	4d0b      	ldr	r5, [pc, #44]	@ (800a508 <__libc_init_array+0x40>)
 800a4da:	4c0c      	ldr	r4, [pc, #48]	@ (800a50c <__libc_init_array+0x44>)
 800a4dc:	f000 f87e 	bl	800a5dc <_init>
 800a4e0:	1b64      	subs	r4, r4, r5
 800a4e2:	10a4      	asrs	r4, r4, #2
 800a4e4:	2600      	movs	r6, #0
 800a4e6:	42a6      	cmp	r6, r4
 800a4e8:	d105      	bne.n	800a4f6 <__libc_init_array+0x2e>
 800a4ea:	bd70      	pop	{r4, r5, r6, pc}
 800a4ec:	f855 3b04 	ldr.w	r3, [r5], #4
 800a4f0:	4798      	blx	r3
 800a4f2:	3601      	adds	r6, #1
 800a4f4:	e7ee      	b.n	800a4d4 <__libc_init_array+0xc>
 800a4f6:	f855 3b04 	ldr.w	r3, [r5], #4
 800a4fa:	4798      	blx	r3
 800a4fc:	3601      	adds	r6, #1
 800a4fe:	e7f2      	b.n	800a4e6 <__libc_init_array+0x1e>
 800a500:	0800b450 	.word	0x0800b450
 800a504:	0800b450 	.word	0x0800b450
 800a508:	0800b450 	.word	0x0800b450
 800a50c:	0800b454 	.word	0x0800b454

0800a510 <__retarget_lock_acquire_recursive>:
 800a510:	4770      	bx	lr

0800a512 <__retarget_lock_release_recursive>:
 800a512:	4770      	bx	lr

0800a514 <memcpy>:
 800a514:	440a      	add	r2, r1
 800a516:	4291      	cmp	r1, r2
 800a518:	f100 33ff 	add.w	r3, r0, #4294967295
 800a51c:	d100      	bne.n	800a520 <memcpy+0xc>
 800a51e:	4770      	bx	lr
 800a520:	b510      	push	{r4, lr}
 800a522:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a526:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a52a:	4291      	cmp	r1, r2
 800a52c:	d1f9      	bne.n	800a522 <memcpy+0xe>
 800a52e:	bd10      	pop	{r4, pc}

0800a530 <_free_r>:
 800a530:	b538      	push	{r3, r4, r5, lr}
 800a532:	4605      	mov	r5, r0
 800a534:	2900      	cmp	r1, #0
 800a536:	d041      	beq.n	800a5bc <_free_r+0x8c>
 800a538:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a53c:	1f0c      	subs	r4, r1, #4
 800a53e:	2b00      	cmp	r3, #0
 800a540:	bfb8      	it	lt
 800a542:	18e4      	addlt	r4, r4, r3
 800a544:	f000 f83e 	bl	800a5c4 <__malloc_lock>
 800a548:	4a1d      	ldr	r2, [pc, #116]	@ (800a5c0 <_free_r+0x90>)
 800a54a:	6813      	ldr	r3, [r2, #0]
 800a54c:	b933      	cbnz	r3, 800a55c <_free_r+0x2c>
 800a54e:	6063      	str	r3, [r4, #4]
 800a550:	6014      	str	r4, [r2, #0]
 800a552:	4628      	mov	r0, r5
 800a554:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a558:	f000 b83a 	b.w	800a5d0 <__malloc_unlock>
 800a55c:	42a3      	cmp	r3, r4
 800a55e:	d908      	bls.n	800a572 <_free_r+0x42>
 800a560:	6820      	ldr	r0, [r4, #0]
 800a562:	1821      	adds	r1, r4, r0
 800a564:	428b      	cmp	r3, r1
 800a566:	bf01      	itttt	eq
 800a568:	6819      	ldreq	r1, [r3, #0]
 800a56a:	685b      	ldreq	r3, [r3, #4]
 800a56c:	1809      	addeq	r1, r1, r0
 800a56e:	6021      	streq	r1, [r4, #0]
 800a570:	e7ed      	b.n	800a54e <_free_r+0x1e>
 800a572:	461a      	mov	r2, r3
 800a574:	685b      	ldr	r3, [r3, #4]
 800a576:	b10b      	cbz	r3, 800a57c <_free_r+0x4c>
 800a578:	42a3      	cmp	r3, r4
 800a57a:	d9fa      	bls.n	800a572 <_free_r+0x42>
 800a57c:	6811      	ldr	r1, [r2, #0]
 800a57e:	1850      	adds	r0, r2, r1
 800a580:	42a0      	cmp	r0, r4
 800a582:	d10b      	bne.n	800a59c <_free_r+0x6c>
 800a584:	6820      	ldr	r0, [r4, #0]
 800a586:	4401      	add	r1, r0
 800a588:	1850      	adds	r0, r2, r1
 800a58a:	4283      	cmp	r3, r0
 800a58c:	6011      	str	r1, [r2, #0]
 800a58e:	d1e0      	bne.n	800a552 <_free_r+0x22>
 800a590:	6818      	ldr	r0, [r3, #0]
 800a592:	685b      	ldr	r3, [r3, #4]
 800a594:	6053      	str	r3, [r2, #4]
 800a596:	4408      	add	r0, r1
 800a598:	6010      	str	r0, [r2, #0]
 800a59a:	e7da      	b.n	800a552 <_free_r+0x22>
 800a59c:	d902      	bls.n	800a5a4 <_free_r+0x74>
 800a59e:	230c      	movs	r3, #12
 800a5a0:	602b      	str	r3, [r5, #0]
 800a5a2:	e7d6      	b.n	800a552 <_free_r+0x22>
 800a5a4:	6820      	ldr	r0, [r4, #0]
 800a5a6:	1821      	adds	r1, r4, r0
 800a5a8:	428b      	cmp	r3, r1
 800a5aa:	bf04      	itt	eq
 800a5ac:	6819      	ldreq	r1, [r3, #0]
 800a5ae:	685b      	ldreq	r3, [r3, #4]
 800a5b0:	6063      	str	r3, [r4, #4]
 800a5b2:	bf04      	itt	eq
 800a5b4:	1809      	addeq	r1, r1, r0
 800a5b6:	6021      	streq	r1, [r4, #0]
 800a5b8:	6054      	str	r4, [r2, #4]
 800a5ba:	e7ca      	b.n	800a552 <_free_r+0x22>
 800a5bc:	bd38      	pop	{r3, r4, r5, pc}
 800a5be:	bf00      	nop
 800a5c0:	200021e0 	.word	0x200021e0

0800a5c4 <__malloc_lock>:
 800a5c4:	4801      	ldr	r0, [pc, #4]	@ (800a5cc <__malloc_lock+0x8>)
 800a5c6:	f7ff bfa3 	b.w	800a510 <__retarget_lock_acquire_recursive>
 800a5ca:	bf00      	nop
 800a5cc:	200021dc 	.word	0x200021dc

0800a5d0 <__malloc_unlock>:
 800a5d0:	4801      	ldr	r0, [pc, #4]	@ (800a5d8 <__malloc_unlock+0x8>)
 800a5d2:	f7ff bf9e 	b.w	800a512 <__retarget_lock_release_recursive>
 800a5d6:	bf00      	nop
 800a5d8:	200021dc 	.word	0x200021dc

0800a5dc <_init>:
 800a5dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a5de:	bf00      	nop
 800a5e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a5e2:	bc08      	pop	{r3}
 800a5e4:	469e      	mov	lr, r3
 800a5e6:	4770      	bx	lr

0800a5e8 <_fini>:
 800a5e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a5ea:	bf00      	nop
 800a5ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a5ee:	bc08      	pop	{r3}
 800a5f0:	469e      	mov	lr, r3
 800a5f2:	4770      	bx	lr
