<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Portfolio - SoC and CPU Floor Planning Project</title>
    <style>
        body { font-family: Arial, sans-serif; margin: 30px; background-color: #f9f9f9; }
        h1, h2, h3 { color: #2c3e50; }
        table { width: 100%; border-collapse: collapse; margin-top: 20px; }
        th, td { border: 1px solid #ccc; padding: 10px; text-align: left; }
        th { background-color: #eee; }
        a { color: #3498db; text-decoration: none; }
        a:hover { text-decoration: underline; }
        .section { margin-bottom: 40px; }
    </style>
</head>
<body>

<h1>SoC and CPU Floor Planning Project (OctoNyte)</h1>

<div class="section">
    <h2>Project Overview</h2>
    <p>The <strong>OctoNyte</strong> project involved developing a System-on-Chip (SoC) floor plan using OpenLane and the SkyWater 130nm PDK. My primary contributions included functional partitioning, library integration, macro placement optimization, OpenLane 1.1.1 configuration using TCL scripts, and YAML configuration development for OpenLane2 under a Nix-shell environment. I completed the practical execution across all four sprints, validating the entire RTL-to-GDSII flow.</p>
    <p>Project Repository: <a href="https://github.com/Kavyaa75/Kavyaa75-OctoNyte" target="_blank">Kavyaa75-OctoNyte GitHub Repository</a></p>
</div>

<div class="section">
    <h2>Sprint Objectives</h2>
    <table>
        <tr><th>Sprint</th><th>Objective</th><th>Description</th></tr>
        <tr><td>Sprint 1</td><td>Minimal Viable Product</td><td>Functional block partitioning and initial floorplan validation</td></tr>
        <tr><td>Sprint 2</td><td>Infrastructure Spike</td><td>Standard cell library integration and macro placement</td></tr>
        <tr><td>Sprint 3</td><td>Experimental Agent Selection</td><td>OpenLane 1.1.1 configuration scripts creation</td></tr>
        <tr><td>Sprint 4</td><td>Working MVP</td><td>YAML-based OpenLane2 flow setup with custom register file</td></tr>
    </table>
</div>

<div class="section">
    <h2>Summary of Tasks</h2>
    <table>
        <tr><th>User Story</th><th>Task</th><th>Contribution</th><th>Status</th></tr>
        <tr><td>SoC and CPU Floor Planning</td><td>Design Partitioning (Issue #2)</td><td>Defined and validated CPU, memory, and I/O partitions</td><td>Completed</td></tr>
        <tr><td>SoC and CPU Floor Planning</td><td>Library Integration (Issue #33)</td><td>Integrated standard cells and validated PDK compliance</td><td>Completed</td></tr>
        <tr><td>SoC and CPU Floor Planning</td><td>Macro Placement (Issue #34)</td><td>Optimized macro locations for performance and manufacturability</td><td>Completed</td></tr>
        <tr><td>SoC and CPU Floor Planning</td><td>Signal Routing & Feasibility (Issue #58)</td><td>Developed TCL scripts and YAML configurations for automated flows</td><td>Completed</td></tr>
    </table>
</div>

<div class="section">
    <h2>Key Contributions with Details</h2>

    <h3>1. Functional Block Partitioning and Floorplanning (Sprint 1)</h3>
    <p>Defined and allocated SoC functional blocks, including CPU, memory, and I/O regions. Floorplan validated using OpenLane against SkyWater130 design rules, ensuring manufacturability.</p>

    <h3>2. Standard Cell Library Integration and Macro Placement (Sprint 2)</h3>
    <p>Integrated SkyWater standard cell libraries, optimized macro placements to minimize routing congestion, and validated against DRC/LVS rules.</p>

    <h3>3. OpenLane 1.1.1 Configuration and Automation (Sprint 3)</h3>
    <p>Created and validated TCL-based OpenLane 1.1.1 configuration scripts, ensuring flow reproducibility and compatibility for physical design stages.</p>

    <h3>4. OpenLane2 YAML Configuration and Custom Register File Integration (Sprint 4)</h3>
    <p>Developed YAML configurations for OpenLane2 under Nix-shell. Integrated and validated the custom register file <code>regfile_2r1w</code> with complete RTL-to-GDSII flow execution.</p>

    <h3>Register File Layout Result</h3>
    <img src="Screenshot%202025-04-13%20191343.png" alt="Register File Layout" width="800">
</div>

<div class="section">
    <h2>Hardware Block Overview and Floor Planning Context</h2>
    <h3>ALU32 (Arithmetic Logic Unit 32-bit)</h3>
    <p>Performs essential arithmetic (addition, subtraction) and logical operations (AND, OR, XOR) on 32-bit data.</p>
    <h3>LoadUnit</h3>
    <p>Handles memory load operations from data memory into processor registers, supporting LW instructions.</p>
    <h3>RISCVAdderSubtractor</h3>
    <p>Performs signed and unsigned addition and subtraction for instruction execution and branch decisions.</p>
    <h3>TetraNyteCore</h3>
    <p>Top-level RISC-V core integrating ALU, LoadUnit, Register Files, and Control Units for full pipeline operation.</p>
    <h3>SevenSegmentDisplay</h3>
    <p>Drives seven-segment displays to visualize binary outputs for debugging and output display purposes.</p>
    <h3>TetraNyteCoreTimedRTL</h3>
    <p>Timed version of TetraNyteCore for physical synthesis and timing closure in chip tape-out processes.</p>
    <h3>mem_1w1r</h3>
    <p>Implements a dual-port memory allowing one write and one simultaneous read per clock cycle for efficient execution.</p>
    <h3>regfile_2r1w</h3>
    <p>A register file with two read ports and one write port, enabling fast data access for processor operations.</p>
</div>

<div class="section">
    <h2>Repository and Code References</h2>
    <ul>
        <li><a href="https://github.com/Kavyaa75/Kavyaa75-OctoNyte" target="_blank">Main Repository</a></li>
        <li><a href="https://github.com/Kavyaa75/Kavyaa75-OctoNyte/tree/main/openlane/designs" target="_blank">OpenLane Design Files</a></li>
        <li><a href="https://github.com/Rivier-Computer-Science/OctoNyte/issues/1" target="_blank">User Story - GitHub Issue #1</a></li>
        <li><a href="https://github.com/Kavyaa75/Kavyaa75-OctoNyte/commits/main" target="_blank">Commit History</a></li>
    </ul>
</div>

<div class="section">
    <h2>Additional Artifacts</h2>
    <ul>
        <li><a href="Sprint_1.docx" target="_blank">Sprint 1 Documentation</a></li>
        <li><a href="Sprint_2.docx" target="_blank">Sprint 2 Documentation</a></li>
        <li><a href="Sprint_3.docx" target="_blank">Sprint 3 Documentation</a></li>
        <li><a href="Sprint_4.docx" target="_blank">Sprint 4 Documentation</a></li>
    </ul>
</div>

</body>
</html>
