	component System is
		port (
			clk_clk                      : in  std_logic                     := 'X'; -- clk
			fpga_uart_custom_0_rx_rx_in  : in  std_logic                     := 'X'; -- rx_in
			fpga_uart_custom_0_tx_tx_out : out std_logic;                            -- tx_out
			reset_reset_n                : in  std_logic                     := 'X'; -- reset_n
			fpga_uart_debug_readdata     : out std_logic_vector(12 downto 0)         -- readdata
		);
	end component System;

