$date
	Sat Aug 19 21:19:45 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench_shift_register $end
$var wire 8 ! stored_data [7:0] $end
$var reg 1 " clk $end
$var reg 1 # data $end
$var reg 1 $ reset $end
$var reg 1 % shift_enable $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 1 # data $end
$var wire 1 $ reset $end
$var wire 1 % shift_enable $end
$var wire 8 & stored_data [7:0] $end
$var reg 8 ' data_register [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx '
bx &
0%
0$
0#
0"
bx !
$end
#5
b0 !
b0 &
b0 '
1"
#10
0"
1%
1$
#15
1"
#20
0"
0$
1#
#25
1"
#30
0"
#35
1"
#40
0"
0#
#45
1"
#50
0"
0%
#55
1"
#60
0"
1#
#65
1"
#70
0"
1%
#75
1"
#80
0"
0#
#85
1"
#90
0"
#95
1"
#100
0"
0%
#105
1"
#110
0"
#115
1"
#120
0"
#125
1"
#130
0"
#135
1"
#140
0"
#145
1"
#150
0"
#155
1"
#160
0"
#165
1"
#170
0"
#175
1"
#180
0"
#185
1"
#190
0"
#195
1"
#200
0"
