<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <title>Udiff src\hotspot\cpu\aarch64\c1_Defs_aarch64.hpp</title>
    <link rel="stylesheet" href="..\..\..\..\style.css" />
  </head>
<body>
<center><a href="assembler_aarch64.hpp.udiff.html" target="_top">&lt; prev</a> <a href="..\..\..\..\index.html" target="_top">index</a> <a href="c1_FpuStackSim_aarch64.cpp.udiff.html" target="_top">next &gt;</a></center>    <h2>src\hotspot\cpu\aarch64\c1_Defs_aarch64.hpp</h2>
     <a class="print" href="javascript:print()">Print this page</a>
<hr />
<pre>
<span class="line-new-header">@@ -42,29 +42,29 @@</span>
  // registers
  enum {
    pd_nof_cpu_regs_frame_map = RegisterImpl::number_of_registers,       // number of registers used during code emission
    pd_nof_fpu_regs_frame_map = FloatRegisterImpl::number_of_registers,  // number of registers used during code emission
  
<span class="udiff-line-modified-removed">-   pd_nof_caller_save_cpu_regs_frame_map = 19 - 2,  // number of registers killed by calls</span>
<span class="udiff-line-modified-added">+   pd_nof_caller_save_cpu_regs_frame_map = 19 - 2 /* rscratch1 and rsractch2 */ WIN64_ONLY(- 1 /* r18 */),  // number of registers killed by calls</span>
    pd_nof_caller_save_fpu_regs_frame_map = 32,  // number of registers killed by calls
  
<span class="udiff-line-modified-removed">-   pd_first_callee_saved_reg = 19 - 2,</span>
<span class="udiff-line-modified-removed">-   pd_last_callee_saved_reg = 26 - 2,</span>
<span class="udiff-line-modified-added">+   pd_first_callee_saved_reg = 19 - 2 /* rscratch1 and rsractch2 */ WIN64_ONLY(- 1 /* r18 */),</span>
<span class="udiff-line-modified-added">+   pd_last_callee_saved_reg = 26 - 2 /* rscratch1 and rsractch2 */ WIN64_ONLY(- 1 /* r18 */),</span>
  
<span class="udiff-line-modified-removed">-   pd_last_allocatable_cpu_reg = 16,</span>
<span class="udiff-line-modified-added">+   pd_last_allocatable_cpu_reg = 16 WIN64_ONLY(- 1 /* r18 */),</span>
  
    pd_nof_cpu_regs_reg_alloc
      = pd_last_allocatable_cpu_reg + 1,  // number of registers that are visible to register allocator
    pd_nof_fpu_regs_reg_alloc = 8,  // number of registers that are visible to register allocator
  
    pd_nof_cpu_regs_linearscan = 32, // number of registers visible to linear scan
    pd_nof_fpu_regs_linearscan = pd_nof_fpu_regs_frame_map, // number of registers visible to linear scan
    pd_nof_xmm_regs_linearscan = 0, // like sparc we don&#39;t have any of these
    pd_first_cpu_reg = 0,
<span class="udiff-line-modified-removed">-   pd_last_cpu_reg = 16,</span>
<span class="udiff-line-modified-added">+   pd_last_cpu_reg = 16 WIN64_ONLY(- 1 /* r18 */),</span>
    pd_first_byte_reg = 0,
<span class="udiff-line-modified-removed">-   pd_last_byte_reg = 16,</span>
<span class="udiff-line-modified-added">+   pd_last_byte_reg = 16 WIN64_ONLY(- 1 /* r18 */),</span>
    pd_first_fpu_reg = pd_nof_cpu_regs_frame_map,
    pd_last_fpu_reg =  pd_first_fpu_reg + 31,
  
    pd_first_callee_saved_fpu_reg = 8 + pd_first_fpu_reg,
    pd_last_callee_saved_fpu_reg = 15 + pd_first_fpu_reg,
</pre>
<center><a href="assembler_aarch64.hpp.udiff.html" target="_top">&lt; prev</a> <a href="..\..\..\..\index.html" target="_top">index</a> <a href="c1_FpuStackSim_aarch64.cpp.udiff.html" target="_top">next &gt;</a></center>  </body>
</html>