

================================================================
== Vitis HLS Report for 'compute_Pipeline_VITIS_LOOP_176_3'
================================================================
* Date:           Mon Nov 21 06:55:50 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        center-cgp-example
* Solution:       zcu104 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.141 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      133|      133|  1.330 us|  1.330 us|  133|  133|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_176_3  |      131|      131|         6|          2|          1|    64|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 2, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.29>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 9 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %i"   --->   Operation 10 'read' 'i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%id_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %id"   --->   Operation 11 'read' 'id_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_23_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_23_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_22_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_22_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_21_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_21_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_20_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_20_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_19_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_19_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 21 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_18_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_18_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 23 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_17_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_17_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 25 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_16_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 26 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_16_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 27 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_15_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 28 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_15_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 29 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_14_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 30 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_14_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 31 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_13_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 32 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_13_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 33 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_12_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 34 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_12_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 35 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_11_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 36 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_11_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 37 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_10_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 38 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_10_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 39 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_9_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 40 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_9_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 41 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_8_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 42 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_8_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 43 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_7_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 44 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_7_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 45 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_6_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 46 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_6_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 47 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_5_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 48 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_5_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 49 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_4_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 50 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_4_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 51 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_3_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 52 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_3_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 53 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.42ns)   --->   "%store_ln0 = store i7 0, i7 %j"   --->   Operation 54 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body31"   --->   Operation 55 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%j_7 = load i7 %j" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 56 'load' 'j_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.81ns)   --->   "%icmp_ln176 = icmp_eq  i7 %j_7, i7 64" [center-cgp-example/src/correlation.cpp:176]   --->   Operation 57 'icmp' 'icmp_ln176' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln176 = br i1 %icmp_ln176, void %for.body31.split, void %for.inc58.exitStub" [center-cgp-example/src/correlation.cpp:176]   --->   Operation 58 'br' 'br_ln176' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%specloopname_ln132 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [center-cgp-example/src/correlation.cpp:132]   --->   Operation 59 'specloopname' 'specloopname_ln132' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.72ns)   --->   "%empty_33 = icmp_eq  i4 %id_read, i4 14"   --->   Operation 60 'icmp' 'empty_33' <Predicate = (!icmp_ln176)> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.72ns)   --->   "%empty_34 = icmp_eq  i4 %id_read, i4 13"   --->   Operation 61 'icmp' 'empty_34' <Predicate = (!icmp_ln176)> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.72ns)   --->   "%empty_35 = icmp_eq  i4 %id_read, i4 12"   --->   Operation 62 'icmp' 'empty_35' <Predicate = (!icmp_ln176)> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node empty_41)   --->   "%empty_36 = or i1 %empty_35, i1 %empty_34"   --->   Operation 63 'or' 'empty_36' <Predicate = (!icmp_ln176)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.72ns)   --->   "%empty_37 = icmp_eq  i4 %id_read, i4 11"   --->   Operation 64 'icmp' 'empty_37' <Predicate = (!icmp_ln176)> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node empty_41)   --->   "%empty_38 = or i1 %empty_37, i1 %empty_33"   --->   Operation 65 'or' 'empty_38' <Predicate = (!icmp_ln176)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.72ns)   --->   "%empty_39 = icmp_eq  i4 %id_read, i4 0"   --->   Operation 66 'icmp' 'empty_39' <Predicate = (!icmp_ln176)> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node empty_41)   --->   "%empty_40 = or i1 %empty_39, i1 %empty_36"   --->   Operation 67 'or' 'empty_40' <Predicate = (!icmp_ln176)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.28ns) (out node of the LUT)   --->   "%empty_41 = or i1 %empty_40, i1 %empty_38"   --->   Operation 68 'or' 'empty_41' <Predicate = (!icmp_ln176)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %empty_41, void %if.then35, void %if.end44"   --->   Operation 69 'br' 'br_ln0' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%lshr_ln8 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %j_7, i32 1, i32 5" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 70 'partselect' 'lshr_ln8' <Predicate = (!icmp_ln176 & !empty_41)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln186 = zext i5 %lshr_ln8" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 71 'zext' 'zext_ln186' <Predicate = (!icmp_ln176 & !empty_41)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%add_ln = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %i_read, i5 %lshr_ln8" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 72 'bitconcatenate' 'add_ln' <Predicate = (!icmp_ln176 & !empty_41)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln186_1 = zext i11 %add_ln" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 73 'zext' 'zext_ln186_1' <Predicate = (!icmp_ln176 & !empty_41)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%reg_file_13_0_addr = getelementptr i16 %reg_file_13_0, i64 0, i64 %zext_ln186_1" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 74 'getelementptr' 'reg_file_13_0_addr' <Predicate = (!icmp_ln176 & !empty_41)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%reg_file_13_1_addr = getelementptr i16 %reg_file_13_1, i64 0, i64 %zext_ln186_1" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 75 'getelementptr' 'reg_file_13_1_addr' <Predicate = (!icmp_ln176 & !empty_41)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%reg_file_14_0_addr = getelementptr i16 %reg_file_14_0, i64 0, i64 %zext_ln186_1" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 76 'getelementptr' 'reg_file_14_0_addr' <Predicate = (!icmp_ln176 & !empty_41)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%reg_file_14_1_addr = getelementptr i16 %reg_file_14_1, i64 0, i64 %zext_ln186_1" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 77 'getelementptr' 'reg_file_14_1_addr' <Predicate = (!icmp_ln176 & !empty_41)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%reg_file_15_0_addr = getelementptr i16 %reg_file_15_0, i64 0, i64 %zext_ln186_1" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 78 'getelementptr' 'reg_file_15_0_addr' <Predicate = (!icmp_ln176 & !empty_41)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%reg_file_15_1_addr = getelementptr i16 %reg_file_15_1, i64 0, i64 %zext_ln186_1" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 79 'getelementptr' 'reg_file_15_1_addr' <Predicate = (!icmp_ln176 & !empty_41)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%reg_file_16_0_addr = getelementptr i16 %reg_file_16_0, i64 0, i64 %zext_ln186_1" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 80 'getelementptr' 'reg_file_16_0_addr' <Predicate = (!icmp_ln176 & !empty_41)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%reg_file_16_1_addr = getelementptr i16 %reg_file_16_1, i64 0, i64 %zext_ln186_1" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 81 'getelementptr' 'reg_file_16_1_addr' <Predicate = (!icmp_ln176 & !empty_41)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%reg_file_17_0_addr = getelementptr i16 %reg_file_17_0, i64 0, i64 %zext_ln186_1" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 82 'getelementptr' 'reg_file_17_0_addr' <Predicate = (!icmp_ln176 & !empty_41)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%reg_file_17_1_addr = getelementptr i16 %reg_file_17_1, i64 0, i64 %zext_ln186_1" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 83 'getelementptr' 'reg_file_17_1_addr' <Predicate = (!icmp_ln176 & !empty_41)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%reg_file_18_0_addr = getelementptr i16 %reg_file_18_0, i64 0, i64 %zext_ln186_1" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 84 'getelementptr' 'reg_file_18_0_addr' <Predicate = (!icmp_ln176 & !empty_41)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%reg_file_18_1_addr = getelementptr i16 %reg_file_18_1, i64 0, i64 %zext_ln186_1" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 85 'getelementptr' 'reg_file_18_1_addr' <Predicate = (!icmp_ln176 & !empty_41)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%reg_file_19_0_addr = getelementptr i16 %reg_file_19_0, i64 0, i64 %zext_ln186_1" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 86 'getelementptr' 'reg_file_19_0_addr' <Predicate = (!icmp_ln176 & !empty_41)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%reg_file_19_1_addr = getelementptr i16 %reg_file_19_1, i64 0, i64 %zext_ln186_1" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 87 'getelementptr' 'reg_file_19_1_addr' <Predicate = (!icmp_ln176 & !empty_41)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%reg_file_20_0_addr = getelementptr i16 %reg_file_20_0, i64 0, i64 %zext_ln186_1" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 88 'getelementptr' 'reg_file_20_0_addr' <Predicate = (!icmp_ln176 & !empty_41)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%reg_file_20_1_addr = getelementptr i16 %reg_file_20_1, i64 0, i64 %zext_ln186_1" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 89 'getelementptr' 'reg_file_20_1_addr' <Predicate = (!icmp_ln176 & !empty_41)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%reg_file_21_0_addr = getelementptr i16 %reg_file_21_0, i64 0, i64 %zext_ln186_1" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 90 'getelementptr' 'reg_file_21_0_addr' <Predicate = (!icmp_ln176 & !empty_41)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%reg_file_21_1_addr = getelementptr i16 %reg_file_21_1, i64 0, i64 %zext_ln186_1" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 91 'getelementptr' 'reg_file_21_1_addr' <Predicate = (!icmp_ln176 & !empty_41)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%reg_file_22_0_addr = getelementptr i16 %reg_file_22_0, i64 0, i64 %zext_ln186_1" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 92 'getelementptr' 'reg_file_22_0_addr' <Predicate = (!icmp_ln176 & !empty_41)> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%reg_file_22_1_addr = getelementptr i16 %reg_file_22_1, i64 0, i64 %zext_ln186_1" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 93 'getelementptr' 'reg_file_22_1_addr' <Predicate = (!icmp_ln176 & !empty_41)> <Delay = 0.00>
ST_1 : Operation 94 [2/2] (1.23ns)   --->   "%reg_file_13_0_load = load i11 %reg_file_13_0_addr" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 94 'load' 'reg_file_13_0_load' <Predicate = (!icmp_ln176 & !empty_41)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 95 [2/2] (1.23ns)   --->   "%reg_file_13_1_load = load i11 %reg_file_13_1_addr" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 95 'load' 'reg_file_13_1_load' <Predicate = (!icmp_ln176 & !empty_41)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 96 [2/2] (1.23ns)   --->   "%reg_file_14_0_load = load i11 %reg_file_14_0_addr" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 96 'load' 'reg_file_14_0_load' <Predicate = (!icmp_ln176 & !empty_41)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 97 [2/2] (1.23ns)   --->   "%reg_file_14_1_load = load i11 %reg_file_14_1_addr" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 97 'load' 'reg_file_14_1_load' <Predicate = (!icmp_ln176 & !empty_41)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 98 [2/2] (1.23ns)   --->   "%reg_file_15_0_load = load i11 %reg_file_15_0_addr" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 98 'load' 'reg_file_15_0_load' <Predicate = (!icmp_ln176 & !empty_41)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 99 [2/2] (1.23ns)   --->   "%reg_file_15_1_load = load i11 %reg_file_15_1_addr" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 99 'load' 'reg_file_15_1_load' <Predicate = (!icmp_ln176 & !empty_41)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 100 [2/2] (1.23ns)   --->   "%reg_file_16_0_load = load i11 %reg_file_16_0_addr" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 100 'load' 'reg_file_16_0_load' <Predicate = (!icmp_ln176 & !empty_41)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 101 [2/2] (1.23ns)   --->   "%reg_file_16_1_load = load i11 %reg_file_16_1_addr" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 101 'load' 'reg_file_16_1_load' <Predicate = (!icmp_ln176 & !empty_41)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 102 [2/2] (1.23ns)   --->   "%reg_file_17_0_load = load i11 %reg_file_17_0_addr" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 102 'load' 'reg_file_17_0_load' <Predicate = (!icmp_ln176 & !empty_41)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 103 [2/2] (1.23ns)   --->   "%reg_file_17_1_load = load i11 %reg_file_17_1_addr" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 103 'load' 'reg_file_17_1_load' <Predicate = (!icmp_ln176 & !empty_41)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 104 [2/2] (1.23ns)   --->   "%reg_file_18_0_load = load i11 %reg_file_18_0_addr" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 104 'load' 'reg_file_18_0_load' <Predicate = (!icmp_ln176 & !empty_41)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 105 [2/2] (1.23ns)   --->   "%reg_file_18_1_load = load i11 %reg_file_18_1_addr" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 105 'load' 'reg_file_18_1_load' <Predicate = (!icmp_ln176 & !empty_41)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 106 [2/2] (1.23ns)   --->   "%reg_file_19_0_load = load i11 %reg_file_19_0_addr" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 106 'load' 'reg_file_19_0_load' <Predicate = (!icmp_ln176 & !empty_41)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 107 [2/2] (1.23ns)   --->   "%reg_file_19_1_load = load i11 %reg_file_19_1_addr" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 107 'load' 'reg_file_19_1_load' <Predicate = (!icmp_ln176 & !empty_41)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 108 [2/2] (1.23ns)   --->   "%reg_file_20_0_load = load i11 %reg_file_20_0_addr" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 108 'load' 'reg_file_20_0_load' <Predicate = (!icmp_ln176 & !empty_41)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 109 [2/2] (1.23ns)   --->   "%reg_file_20_1_load = load i11 %reg_file_20_1_addr" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 109 'load' 'reg_file_20_1_load' <Predicate = (!icmp_ln176 & !empty_41)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 110 [2/2] (1.23ns)   --->   "%reg_file_21_0_load = load i11 %reg_file_21_0_addr" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 110 'load' 'reg_file_21_0_load' <Predicate = (!icmp_ln176 & !empty_41)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 111 [2/2] (1.23ns)   --->   "%reg_file_21_1_load = load i11 %reg_file_21_1_addr" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 111 'load' 'reg_file_21_1_load' <Predicate = (!icmp_ln176 & !empty_41)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 112 [2/2] (1.23ns)   --->   "%reg_file_22_0_load = load i11 %reg_file_22_0_addr" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 112 'load' 'reg_file_22_0_load' <Predicate = (!icmp_ln176 & !empty_41)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 113 [2/2] (1.23ns)   --->   "%reg_file_22_1_load = load i11 %reg_file_22_1_addr" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 113 'load' 'reg_file_22_1_load' <Predicate = (!icmp_ln176 & !empty_41)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%reg_file_3_0_addr = getelementptr i16 %reg_file_3_0, i64 0, i64 %zext_ln186" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 114 'getelementptr' 'reg_file_3_0_addr' <Predicate = (!icmp_ln176 & !empty_41)> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%reg_file_3_1_addr = getelementptr i16 %reg_file_3_1, i64 0, i64 %zext_ln186" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 115 'getelementptr' 'reg_file_3_1_addr' <Predicate = (!icmp_ln176 & !empty_41)> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%reg_file_4_0_addr = getelementptr i16 %reg_file_4_0, i64 0, i64 %zext_ln186" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 116 'getelementptr' 'reg_file_4_0_addr' <Predicate = (!icmp_ln176 & !empty_41)> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%reg_file_4_1_addr = getelementptr i16 %reg_file_4_1, i64 0, i64 %zext_ln186" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 117 'getelementptr' 'reg_file_4_1_addr' <Predicate = (!icmp_ln176 & !empty_41)> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%reg_file_5_0_addr = getelementptr i16 %reg_file_5_0, i64 0, i64 %zext_ln186" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 118 'getelementptr' 'reg_file_5_0_addr' <Predicate = (!icmp_ln176 & !empty_41)> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%reg_file_5_1_addr = getelementptr i16 %reg_file_5_1, i64 0, i64 %zext_ln186" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 119 'getelementptr' 'reg_file_5_1_addr' <Predicate = (!icmp_ln176 & !empty_41)> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%reg_file_6_0_addr = getelementptr i16 %reg_file_6_0, i64 0, i64 %zext_ln186" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 120 'getelementptr' 'reg_file_6_0_addr' <Predicate = (!icmp_ln176 & !empty_41)> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%reg_file_6_1_addr = getelementptr i16 %reg_file_6_1, i64 0, i64 %zext_ln186" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 121 'getelementptr' 'reg_file_6_1_addr' <Predicate = (!icmp_ln176 & !empty_41)> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%reg_file_7_0_addr = getelementptr i16 %reg_file_7_0, i64 0, i64 %zext_ln186" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 122 'getelementptr' 'reg_file_7_0_addr' <Predicate = (!icmp_ln176 & !empty_41)> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%reg_file_7_1_addr = getelementptr i16 %reg_file_7_1, i64 0, i64 %zext_ln186" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 123 'getelementptr' 'reg_file_7_1_addr' <Predicate = (!icmp_ln176 & !empty_41)> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%reg_file_8_0_addr = getelementptr i16 %reg_file_8_0, i64 0, i64 %zext_ln186" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 124 'getelementptr' 'reg_file_8_0_addr' <Predicate = (!icmp_ln176 & !empty_41)> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%reg_file_8_1_addr = getelementptr i16 %reg_file_8_1, i64 0, i64 %zext_ln186" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 125 'getelementptr' 'reg_file_8_1_addr' <Predicate = (!icmp_ln176 & !empty_41)> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%reg_file_9_0_addr = getelementptr i16 %reg_file_9_0, i64 0, i64 %zext_ln186" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 126 'getelementptr' 'reg_file_9_0_addr' <Predicate = (!icmp_ln176 & !empty_41)> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%reg_file_9_1_addr = getelementptr i16 %reg_file_9_1, i64 0, i64 %zext_ln186" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 127 'getelementptr' 'reg_file_9_1_addr' <Predicate = (!icmp_ln176 & !empty_41)> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%reg_file_10_0_addr = getelementptr i16 %reg_file_10_0, i64 0, i64 %zext_ln186" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 128 'getelementptr' 'reg_file_10_0_addr' <Predicate = (!icmp_ln176 & !empty_41)> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%reg_file_10_1_addr = getelementptr i16 %reg_file_10_1, i64 0, i64 %zext_ln186" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 129 'getelementptr' 'reg_file_10_1_addr' <Predicate = (!icmp_ln176 & !empty_41)> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%reg_file_11_0_addr = getelementptr i16 %reg_file_11_0, i64 0, i64 %zext_ln186" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 130 'getelementptr' 'reg_file_11_0_addr' <Predicate = (!icmp_ln176 & !empty_41)> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%reg_file_11_1_addr = getelementptr i16 %reg_file_11_1, i64 0, i64 %zext_ln186" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 131 'getelementptr' 'reg_file_11_1_addr' <Predicate = (!icmp_ln176 & !empty_41)> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%reg_file_12_0_addr = getelementptr i16 %reg_file_12_0, i64 0, i64 %zext_ln186" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 132 'getelementptr' 'reg_file_12_0_addr' <Predicate = (!icmp_ln176 & !empty_41)> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%reg_file_12_1_addr = getelementptr i16 %reg_file_12_1, i64 0, i64 %zext_ln186" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 133 'getelementptr' 'reg_file_12_1_addr' <Predicate = (!icmp_ln176 & !empty_41)> <Delay = 0.00>
ST_1 : Operation 134 [2/2] (1.23ns)   --->   "%reg_file_3_0_load = load i11 %reg_file_3_0_addr" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 134 'load' 'reg_file_3_0_load' <Predicate = (!icmp_ln176 & !empty_41)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 135 [2/2] (1.23ns)   --->   "%reg_file_3_1_load = load i11 %reg_file_3_1_addr" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 135 'load' 'reg_file_3_1_load' <Predicate = (!icmp_ln176 & !empty_41)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 136 [2/2] (1.23ns)   --->   "%reg_file_4_0_load = load i11 %reg_file_4_0_addr" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 136 'load' 'reg_file_4_0_load' <Predicate = (!icmp_ln176 & !empty_41)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 137 [2/2] (1.23ns)   --->   "%reg_file_4_1_load = load i11 %reg_file_4_1_addr" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 137 'load' 'reg_file_4_1_load' <Predicate = (!icmp_ln176 & !empty_41)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 138 [2/2] (1.23ns)   --->   "%reg_file_5_0_load = load i11 %reg_file_5_0_addr" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 138 'load' 'reg_file_5_0_load' <Predicate = (!icmp_ln176 & !empty_41)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 139 [2/2] (1.23ns)   --->   "%reg_file_5_1_load = load i11 %reg_file_5_1_addr" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 139 'load' 'reg_file_5_1_load' <Predicate = (!icmp_ln176 & !empty_41)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 140 [2/2] (1.23ns)   --->   "%reg_file_6_0_load = load i11 %reg_file_6_0_addr" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 140 'load' 'reg_file_6_0_load' <Predicate = (!icmp_ln176 & !empty_41)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 141 [2/2] (1.23ns)   --->   "%reg_file_6_1_load = load i11 %reg_file_6_1_addr" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 141 'load' 'reg_file_6_1_load' <Predicate = (!icmp_ln176 & !empty_41)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 142 [2/2] (1.23ns)   --->   "%reg_file_7_0_load = load i11 %reg_file_7_0_addr" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 142 'load' 'reg_file_7_0_load' <Predicate = (!icmp_ln176 & !empty_41)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 143 [2/2] (1.23ns)   --->   "%reg_file_7_1_load = load i11 %reg_file_7_1_addr" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 143 'load' 'reg_file_7_1_load' <Predicate = (!icmp_ln176 & !empty_41)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 144 [2/2] (1.23ns)   --->   "%reg_file_8_0_load = load i11 %reg_file_8_0_addr" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 144 'load' 'reg_file_8_0_load' <Predicate = (!icmp_ln176 & !empty_41)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 145 [2/2] (1.23ns)   --->   "%reg_file_8_1_load = load i11 %reg_file_8_1_addr" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 145 'load' 'reg_file_8_1_load' <Predicate = (!icmp_ln176 & !empty_41)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 146 [2/2] (1.23ns)   --->   "%reg_file_9_0_load = load i11 %reg_file_9_0_addr" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 146 'load' 'reg_file_9_0_load' <Predicate = (!icmp_ln176 & !empty_41)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 147 [2/2] (1.23ns)   --->   "%reg_file_9_1_load = load i11 %reg_file_9_1_addr" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 147 'load' 'reg_file_9_1_load' <Predicate = (!icmp_ln176 & !empty_41)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 148 [2/2] (1.23ns)   --->   "%reg_file_10_0_load = load i11 %reg_file_10_0_addr" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 148 'load' 'reg_file_10_0_load' <Predicate = (!icmp_ln176 & !empty_41)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 149 [2/2] (1.23ns)   --->   "%reg_file_10_1_load = load i11 %reg_file_10_1_addr" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 149 'load' 'reg_file_10_1_load' <Predicate = (!icmp_ln176 & !empty_41)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 150 [2/2] (1.23ns)   --->   "%reg_file_11_0_load = load i11 %reg_file_11_0_addr" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 150 'load' 'reg_file_11_0_load' <Predicate = (!icmp_ln176 & !empty_41)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 151 [2/2] (1.23ns)   --->   "%reg_file_11_1_load = load i11 %reg_file_11_1_addr" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 151 'load' 'reg_file_11_1_load' <Predicate = (!icmp_ln176 & !empty_41)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 152 [2/2] (1.23ns)   --->   "%reg_file_12_0_load = load i11 %reg_file_12_0_addr" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 152 'load' 'reg_file_12_0_load' <Predicate = (!icmp_ln176 & !empty_41)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 153 [2/2] (1.23ns)   --->   "%reg_file_12_1_load = load i11 %reg_file_12_1_addr" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 153 'load' 'reg_file_12_1_load' <Predicate = (!icmp_ln176 & !empty_41)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 154 [1/1] (0.44ns)   --->   "%switch_ln186 = switch i4 %id_read, void %arrayidx4275.case.3, i4 10, void %arrayidx4275.case.12, i4 9, void %arrayidx4275.case.11, i4 2, void %arrayidx4275.case.4, i4 3, void %arrayidx4275.case.5, i4 4, void %arrayidx4275.case.6, i4 5, void %arrayidx4275.case.7, i4 6, void %arrayidx4275.case.8, i4 7, void %arrayidx4275.case.9, i4 8, void %arrayidx4275.case.10" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 154 'switch' 'switch_ln186' <Predicate = (!icmp_ln176 & !empty_41)> <Delay = 0.44>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%br_ln186 = br void %arrayidx4275.exit" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 155 'br' 'br_ln186' <Predicate = (!icmp_ln176 & !empty_41 & id_read == 8)> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%br_ln186 = br void %arrayidx4275.exit" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 156 'br' 'br_ln186' <Predicate = (!icmp_ln176 & !empty_41 & id_read == 7)> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%br_ln186 = br void %arrayidx4275.exit" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 157 'br' 'br_ln186' <Predicate = (!icmp_ln176 & !empty_41 & id_read == 6)> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%br_ln186 = br void %arrayidx4275.exit" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 158 'br' 'br_ln186' <Predicate = (!icmp_ln176 & !empty_41 & id_read == 5)> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%br_ln186 = br void %arrayidx4275.exit" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 159 'br' 'br_ln186' <Predicate = (!icmp_ln176 & !empty_41 & id_read == 4)> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%br_ln186 = br void %arrayidx4275.exit" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 160 'br' 'br_ln186' <Predicate = (!icmp_ln176 & !empty_41 & id_read == 3)> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%br_ln186 = br void %arrayidx4275.exit" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 161 'br' 'br_ln186' <Predicate = (!icmp_ln176 & !empty_41 & id_read == 2)> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%br_ln186 = br void %arrayidx4275.exit" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 162 'br' 'br_ln186' <Predicate = (!icmp_ln176 & !empty_41 & id_read == 9)> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%br_ln186 = br void %arrayidx4275.exit" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 163 'br' 'br_ln186' <Predicate = (!icmp_ln176 & !empty_41 & id_read == 10)> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%br_ln186 = br void %arrayidx4275.exit" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 164 'br' 'br_ln186' <Predicate = (!icmp_ln176 & !empty_41 & id_read != 10 & id_read != 9 & id_read != 2 & id_read != 3 & id_read != 4 & id_read != 5 & id_read != 6 & id_read != 7 & id_read != 8)> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.72ns)   --->   "%empty_24 = icmp_eq  i4 %id_read, i4 14"   --->   Operation 165 'icmp' 'empty_24' <Predicate = (!icmp_ln176)> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 166 [1/1] (0.72ns)   --->   "%empty_25 = icmp_eq  i4 %id_read, i4 13"   --->   Operation 166 'icmp' 'empty_25' <Predicate = (!icmp_ln176)> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 167 [1/1] (0.72ns)   --->   "%empty_26 = icmp_eq  i4 %id_read, i4 12"   --->   Operation 167 'icmp' 'empty_26' <Predicate = (!icmp_ln176)> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node empty_32)   --->   "%empty_27 = or i1 %empty_26, i1 %empty_25"   --->   Operation 168 'or' 'empty_27' <Predicate = (!icmp_ln176)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 169 [1/1] (0.72ns)   --->   "%empty_28 = icmp_eq  i4 %id_read, i4 1"   --->   Operation 169 'icmp' 'empty_28' <Predicate = (!icmp_ln176)> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node empty_32)   --->   "%empty_29 = or i1 %empty_28, i1 %empty_24"   --->   Operation 170 'or' 'empty_29' <Predicate = (!icmp_ln176)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 171 [1/1] (0.72ns)   --->   "%empty_30 = icmp_eq  i4 %id_read, i4 0"   --->   Operation 171 'icmp' 'empty_30' <Predicate = (!icmp_ln176)> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node empty_32)   --->   "%empty_31 = or i1 %empty_30, i1 %empty_27"   --->   Operation 172 'or' 'empty_31' <Predicate = (!icmp_ln176)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 173 [1/1] (0.28ns) (out node of the LUT)   --->   "%empty_32 = or i1 %empty_31, i1 %empty_29"   --->   Operation 173 'or' 'empty_32' <Predicate = (!icmp_ln176)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %empty_32, void %if.then48, void %for.inc"   --->   Operation 174 'br' 'br_ln0' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%lshr_ln9 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %j_7, i32 1, i32 5" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 175 'partselect' 'lshr_ln9' <Predicate = (!icmp_ln176 & !empty_32)> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln188 = zext i5 %lshr_ln9" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 176 'zext' 'zext_ln188' <Predicate = (!icmp_ln176 & !empty_32)> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%reg_file_6_0_addr_7 = getelementptr i16 %reg_file_6_0, i64 0, i64 %zext_ln188" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 177 'getelementptr' 'reg_file_6_0_addr_7' <Predicate = (!icmp_ln176 & !empty_32)> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%reg_file_6_1_addr_7 = getelementptr i16 %reg_file_6_1, i64 0, i64 %zext_ln188" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 178 'getelementptr' 'reg_file_6_1_addr_7' <Predicate = (!icmp_ln176 & !empty_32)> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%reg_file_7_0_addr_7 = getelementptr i16 %reg_file_7_0, i64 0, i64 %zext_ln188" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 179 'getelementptr' 'reg_file_7_0_addr_7' <Predicate = (!icmp_ln176 & !empty_32)> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%reg_file_7_1_addr_7 = getelementptr i16 %reg_file_7_1, i64 0, i64 %zext_ln188" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 180 'getelementptr' 'reg_file_7_1_addr_7' <Predicate = (!icmp_ln176 & !empty_32)> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%reg_file_8_0_addr_7 = getelementptr i16 %reg_file_8_0, i64 0, i64 %zext_ln188" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 181 'getelementptr' 'reg_file_8_0_addr_7' <Predicate = (!icmp_ln176 & !empty_32)> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%reg_file_8_1_addr_7 = getelementptr i16 %reg_file_8_1, i64 0, i64 %zext_ln188" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 182 'getelementptr' 'reg_file_8_1_addr_7' <Predicate = (!icmp_ln176 & !empty_32)> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%reg_file_9_0_addr_7 = getelementptr i16 %reg_file_9_0, i64 0, i64 %zext_ln188" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 183 'getelementptr' 'reg_file_9_0_addr_7' <Predicate = (!icmp_ln176 & !empty_32)> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%reg_file_9_1_addr_7 = getelementptr i16 %reg_file_9_1, i64 0, i64 %zext_ln188" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 184 'getelementptr' 'reg_file_9_1_addr_7' <Predicate = (!icmp_ln176 & !empty_32)> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%reg_file_10_0_addr_7 = getelementptr i16 %reg_file_10_0, i64 0, i64 %zext_ln188" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 185 'getelementptr' 'reg_file_10_0_addr_7' <Predicate = (!icmp_ln176 & !empty_32)> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%reg_file_10_1_addr_7 = getelementptr i16 %reg_file_10_1, i64 0, i64 %zext_ln188" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 186 'getelementptr' 'reg_file_10_1_addr_7' <Predicate = (!icmp_ln176 & !empty_32)> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%reg_file_11_0_addr_7 = getelementptr i16 %reg_file_11_0, i64 0, i64 %zext_ln188" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 187 'getelementptr' 'reg_file_11_0_addr_7' <Predicate = (!icmp_ln176 & !empty_32)> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%reg_file_11_1_addr_7 = getelementptr i16 %reg_file_11_1, i64 0, i64 %zext_ln188" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 188 'getelementptr' 'reg_file_11_1_addr_7' <Predicate = (!icmp_ln176 & !empty_32)> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%reg_file_12_0_addr_7 = getelementptr i16 %reg_file_12_0, i64 0, i64 %zext_ln188" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 189 'getelementptr' 'reg_file_12_0_addr_7' <Predicate = (!icmp_ln176 & !empty_32)> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%reg_file_12_1_addr_7 = getelementptr i16 %reg_file_12_1, i64 0, i64 %zext_ln188" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 190 'getelementptr' 'reg_file_12_1_addr_7' <Predicate = (!icmp_ln176 & !empty_32)> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%reg_file_13_0_addr_7 = getelementptr i16 %reg_file_13_0, i64 0, i64 %zext_ln188" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 191 'getelementptr' 'reg_file_13_0_addr_7' <Predicate = (!icmp_ln176 & !empty_32)> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%reg_file_13_1_addr_7 = getelementptr i16 %reg_file_13_1, i64 0, i64 %zext_ln188" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 192 'getelementptr' 'reg_file_13_1_addr_7' <Predicate = (!icmp_ln176 & !empty_32)> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%reg_file_14_0_addr_7 = getelementptr i16 %reg_file_14_0, i64 0, i64 %zext_ln188" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 193 'getelementptr' 'reg_file_14_0_addr_7' <Predicate = (!icmp_ln176 & !empty_32)> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%reg_file_14_1_addr_7 = getelementptr i16 %reg_file_14_1, i64 0, i64 %zext_ln188" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 194 'getelementptr' 'reg_file_14_1_addr_7' <Predicate = (!icmp_ln176 & !empty_32)> <Delay = 0.00>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%reg_file_15_0_addr_7 = getelementptr i16 %reg_file_15_0, i64 0, i64 %zext_ln188" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 195 'getelementptr' 'reg_file_15_0_addr_7' <Predicate = (!icmp_ln176 & !empty_32)> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%reg_file_15_1_addr_7 = getelementptr i16 %reg_file_15_1, i64 0, i64 %zext_ln188" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 196 'getelementptr' 'reg_file_15_1_addr_7' <Predicate = (!icmp_ln176 & !empty_32)> <Delay = 0.00>
ST_1 : Operation 197 [2/2] (1.23ns)   --->   "%reg_file_6_0_load_4 = load i11 %reg_file_6_0_addr_7" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 197 'load' 'reg_file_6_0_load_4' <Predicate = (!icmp_ln176 & !empty_32)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 198 [2/2] (1.23ns)   --->   "%reg_file_6_1_load_4 = load i11 %reg_file_6_1_addr_7" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 198 'load' 'reg_file_6_1_load_4' <Predicate = (!icmp_ln176 & !empty_32)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 199 [2/2] (1.23ns)   --->   "%reg_file_7_0_load_4 = load i11 %reg_file_7_0_addr_7" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 199 'load' 'reg_file_7_0_load_4' <Predicate = (!icmp_ln176 & !empty_32)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 200 [2/2] (1.23ns)   --->   "%reg_file_7_1_load_4 = load i11 %reg_file_7_1_addr_7" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 200 'load' 'reg_file_7_1_load_4' <Predicate = (!icmp_ln176 & !empty_32)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 201 [2/2] (1.23ns)   --->   "%reg_file_8_0_load_4 = load i11 %reg_file_8_0_addr_7" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 201 'load' 'reg_file_8_0_load_4' <Predicate = (!icmp_ln176 & !empty_32)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 202 [2/2] (1.23ns)   --->   "%reg_file_8_1_load_4 = load i11 %reg_file_8_1_addr_7" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 202 'load' 'reg_file_8_1_load_4' <Predicate = (!icmp_ln176 & !empty_32)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 203 [2/2] (1.23ns)   --->   "%reg_file_9_0_load_4 = load i11 %reg_file_9_0_addr_7" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 203 'load' 'reg_file_9_0_load_4' <Predicate = (!icmp_ln176 & !empty_32)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 204 [2/2] (1.23ns)   --->   "%reg_file_9_1_load_4 = load i11 %reg_file_9_1_addr_7" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 204 'load' 'reg_file_9_1_load_4' <Predicate = (!icmp_ln176 & !empty_32)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 205 [2/2] (1.23ns)   --->   "%reg_file_10_0_load_4 = load i11 %reg_file_10_0_addr_7" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 205 'load' 'reg_file_10_0_load_4' <Predicate = (!icmp_ln176 & !empty_32)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 206 [2/2] (1.23ns)   --->   "%reg_file_10_1_load_4 = load i11 %reg_file_10_1_addr_7" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 206 'load' 'reg_file_10_1_load_4' <Predicate = (!icmp_ln176 & !empty_32)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 207 [2/2] (1.23ns)   --->   "%reg_file_11_0_load_4 = load i11 %reg_file_11_0_addr_7" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 207 'load' 'reg_file_11_0_load_4' <Predicate = (!icmp_ln176 & !empty_32)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 208 [2/2] (1.23ns)   --->   "%reg_file_11_1_load_4 = load i11 %reg_file_11_1_addr_7" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 208 'load' 'reg_file_11_1_load_4' <Predicate = (!icmp_ln176 & !empty_32)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 209 [2/2] (1.23ns)   --->   "%reg_file_12_0_load_4 = load i11 %reg_file_12_0_addr_7" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 209 'load' 'reg_file_12_0_load_4' <Predicate = (!icmp_ln176 & !empty_32)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 210 [2/2] (1.23ns)   --->   "%reg_file_12_1_load_4 = load i11 %reg_file_12_1_addr_7" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 210 'load' 'reg_file_12_1_load_4' <Predicate = (!icmp_ln176 & !empty_32)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 211 [2/2] (1.23ns)   --->   "%reg_file_13_0_load_4 = load i11 %reg_file_13_0_addr_7" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 211 'load' 'reg_file_13_0_load_4' <Predicate = (!icmp_ln176 & !empty_32)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 212 [2/2] (1.23ns)   --->   "%reg_file_13_1_load_4 = load i11 %reg_file_13_1_addr_7" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 212 'load' 'reg_file_13_1_load_4' <Predicate = (!icmp_ln176 & !empty_32)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 213 [2/2] (1.23ns)   --->   "%reg_file_14_0_load_4 = load i11 %reg_file_14_0_addr_7" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 213 'load' 'reg_file_14_0_load_4' <Predicate = (!icmp_ln176 & !empty_32)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 214 [2/2] (1.23ns)   --->   "%reg_file_14_1_load_4 = load i11 %reg_file_14_1_addr_7" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 214 'load' 'reg_file_14_1_load_4' <Predicate = (!icmp_ln176 & !empty_32)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 215 [2/2] (1.23ns)   --->   "%reg_file_15_0_load_4 = load i11 %reg_file_15_0_addr_7" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 215 'load' 'reg_file_15_0_load_4' <Predicate = (!icmp_ln176 & !empty_32)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 216 [2/2] (1.23ns)   --->   "%reg_file_15_1_load_4 = load i11 %reg_file_15_1_addr_7" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 216 'load' 'reg_file_15_1_load_4' <Predicate = (!icmp_ln176 & !empty_32)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 217 [1/1] (0.00ns)   --->   "%add_ln1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %i_read, i5 %lshr_ln9" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 217 'bitconcatenate' 'add_ln1' <Predicate = (!icmp_ln176 & !empty_32)> <Delay = 0.00>
ST_1 : Operation 218 [1/1] (0.00ns)   --->   "%zext_ln188_1 = zext i11 %add_ln1" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 218 'zext' 'zext_ln188_1' <Predicate = (!icmp_ln176 & !empty_32)> <Delay = 0.00>
ST_1 : Operation 219 [1/1] (0.00ns)   --->   "%reg_file_14_0_addr_8 = getelementptr i16 %reg_file_14_0, i64 0, i64 %zext_ln188_1" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 219 'getelementptr' 'reg_file_14_0_addr_8' <Predicate = (!icmp_ln176 & !empty_32)> <Delay = 0.00>
ST_1 : Operation 220 [1/1] (0.00ns)   --->   "%reg_file_14_1_addr_8 = getelementptr i16 %reg_file_14_1, i64 0, i64 %zext_ln188_1" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 220 'getelementptr' 'reg_file_14_1_addr_8' <Predicate = (!icmp_ln176 & !empty_32)> <Delay = 0.00>
ST_1 : Operation 221 [1/1] (0.00ns)   --->   "%reg_file_15_0_addr_8 = getelementptr i16 %reg_file_15_0, i64 0, i64 %zext_ln188_1" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 221 'getelementptr' 'reg_file_15_0_addr_8' <Predicate = (!icmp_ln176 & !empty_32)> <Delay = 0.00>
ST_1 : Operation 222 [1/1] (0.00ns)   --->   "%reg_file_15_1_addr_8 = getelementptr i16 %reg_file_15_1, i64 0, i64 %zext_ln188_1" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 222 'getelementptr' 'reg_file_15_1_addr_8' <Predicate = (!icmp_ln176 & !empty_32)> <Delay = 0.00>
ST_1 : Operation 223 [1/1] (0.00ns)   --->   "%reg_file_16_0_addr_7 = getelementptr i16 %reg_file_16_0, i64 0, i64 %zext_ln188_1" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 223 'getelementptr' 'reg_file_16_0_addr_7' <Predicate = (!icmp_ln176 & !empty_32)> <Delay = 0.00>
ST_1 : Operation 224 [1/1] (0.00ns)   --->   "%reg_file_16_1_addr_7 = getelementptr i16 %reg_file_16_1, i64 0, i64 %zext_ln188_1" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 224 'getelementptr' 'reg_file_16_1_addr_7' <Predicate = (!icmp_ln176 & !empty_32)> <Delay = 0.00>
ST_1 : Operation 225 [1/1] (0.00ns)   --->   "%reg_file_17_0_addr_7 = getelementptr i16 %reg_file_17_0, i64 0, i64 %zext_ln188_1" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 225 'getelementptr' 'reg_file_17_0_addr_7' <Predicate = (!icmp_ln176 & !empty_32)> <Delay = 0.00>
ST_1 : Operation 226 [1/1] (0.00ns)   --->   "%reg_file_17_1_addr_7 = getelementptr i16 %reg_file_17_1, i64 0, i64 %zext_ln188_1" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 226 'getelementptr' 'reg_file_17_1_addr_7' <Predicate = (!icmp_ln176 & !empty_32)> <Delay = 0.00>
ST_1 : Operation 227 [1/1] (0.00ns)   --->   "%reg_file_18_0_addr_7 = getelementptr i16 %reg_file_18_0, i64 0, i64 %zext_ln188_1" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 227 'getelementptr' 'reg_file_18_0_addr_7' <Predicate = (!icmp_ln176 & !empty_32)> <Delay = 0.00>
ST_1 : Operation 228 [1/1] (0.00ns)   --->   "%reg_file_18_1_addr_7 = getelementptr i16 %reg_file_18_1, i64 0, i64 %zext_ln188_1" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 228 'getelementptr' 'reg_file_18_1_addr_7' <Predicate = (!icmp_ln176 & !empty_32)> <Delay = 0.00>
ST_1 : Operation 229 [1/1] (0.00ns)   --->   "%reg_file_19_0_addr_7 = getelementptr i16 %reg_file_19_0, i64 0, i64 %zext_ln188_1" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 229 'getelementptr' 'reg_file_19_0_addr_7' <Predicate = (!icmp_ln176 & !empty_32)> <Delay = 0.00>
ST_1 : Operation 230 [1/1] (0.00ns)   --->   "%reg_file_19_1_addr_7 = getelementptr i16 %reg_file_19_1, i64 0, i64 %zext_ln188_1" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 230 'getelementptr' 'reg_file_19_1_addr_7' <Predicate = (!icmp_ln176 & !empty_32)> <Delay = 0.00>
ST_1 : Operation 231 [1/1] (0.00ns)   --->   "%reg_file_20_0_addr_7 = getelementptr i16 %reg_file_20_0, i64 0, i64 %zext_ln188_1" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 231 'getelementptr' 'reg_file_20_0_addr_7' <Predicate = (!icmp_ln176 & !empty_32)> <Delay = 0.00>
ST_1 : Operation 232 [1/1] (0.00ns)   --->   "%reg_file_20_1_addr_7 = getelementptr i16 %reg_file_20_1, i64 0, i64 %zext_ln188_1" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 232 'getelementptr' 'reg_file_20_1_addr_7' <Predicate = (!icmp_ln176 & !empty_32)> <Delay = 0.00>
ST_1 : Operation 233 [1/1] (0.00ns)   --->   "%reg_file_21_0_addr_7 = getelementptr i16 %reg_file_21_0, i64 0, i64 %zext_ln188_1" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 233 'getelementptr' 'reg_file_21_0_addr_7' <Predicate = (!icmp_ln176 & !empty_32)> <Delay = 0.00>
ST_1 : Operation 234 [1/1] (0.00ns)   --->   "%reg_file_21_1_addr_7 = getelementptr i16 %reg_file_21_1, i64 0, i64 %zext_ln188_1" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 234 'getelementptr' 'reg_file_21_1_addr_7' <Predicate = (!icmp_ln176 & !empty_32)> <Delay = 0.00>
ST_1 : Operation 235 [1/1] (0.00ns)   --->   "%reg_file_22_0_addr_7 = getelementptr i16 %reg_file_22_0, i64 0, i64 %zext_ln188_1" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 235 'getelementptr' 'reg_file_22_0_addr_7' <Predicate = (!icmp_ln176 & !empty_32)> <Delay = 0.00>
ST_1 : Operation 236 [1/1] (0.00ns)   --->   "%reg_file_22_1_addr_7 = getelementptr i16 %reg_file_22_1, i64 0, i64 %zext_ln188_1" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 236 'getelementptr' 'reg_file_22_1_addr_7' <Predicate = (!icmp_ln176 & !empty_32)> <Delay = 0.00>
ST_1 : Operation 237 [1/1] (0.00ns)   --->   "%reg_file_23_0_addr = getelementptr i16 %reg_file_23_0, i64 0, i64 %zext_ln188_1" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 237 'getelementptr' 'reg_file_23_0_addr' <Predicate = (!icmp_ln176 & !empty_32)> <Delay = 0.00>
ST_1 : Operation 238 [1/1] (0.00ns)   --->   "%reg_file_23_1_addr = getelementptr i16 %reg_file_23_1, i64 0, i64 %zext_ln188_1" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 238 'getelementptr' 'reg_file_23_1_addr' <Predicate = (!icmp_ln176 & !empty_32)> <Delay = 0.00>
ST_1 : Operation 239 [2/2] (1.23ns)   --->   "%reg_file_16_0_load_4 = load i11 %reg_file_16_0_addr_7" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 239 'load' 'reg_file_16_0_load_4' <Predicate = (!icmp_ln176 & !empty_32)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 240 [2/2] (1.23ns)   --->   "%reg_file_16_1_load_4 = load i11 %reg_file_16_1_addr_7" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 240 'load' 'reg_file_16_1_load_4' <Predicate = (!icmp_ln176 & !empty_32)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 241 [2/2] (1.23ns)   --->   "%reg_file_17_0_load_4 = load i11 %reg_file_17_0_addr_7" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 241 'load' 'reg_file_17_0_load_4' <Predicate = (!icmp_ln176 & !empty_32)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 242 [2/2] (1.23ns)   --->   "%reg_file_17_1_load_4 = load i11 %reg_file_17_1_addr_7" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 242 'load' 'reg_file_17_1_load_4' <Predicate = (!icmp_ln176 & !empty_32)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 243 [2/2] (1.23ns)   --->   "%reg_file_18_0_load_4 = load i11 %reg_file_18_0_addr_7" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 243 'load' 'reg_file_18_0_load_4' <Predicate = (!icmp_ln176 & !empty_32)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 244 [2/2] (1.23ns)   --->   "%reg_file_18_1_load_4 = load i11 %reg_file_18_1_addr_7" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 244 'load' 'reg_file_18_1_load_4' <Predicate = (!icmp_ln176 & !empty_32)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 245 [2/2] (1.23ns)   --->   "%reg_file_19_0_load_4 = load i11 %reg_file_19_0_addr_7" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 245 'load' 'reg_file_19_0_load_4' <Predicate = (!icmp_ln176 & !empty_32)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 246 [2/2] (1.23ns)   --->   "%reg_file_19_1_load_4 = load i11 %reg_file_19_1_addr_7" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 246 'load' 'reg_file_19_1_load_4' <Predicate = (!icmp_ln176 & !empty_32)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 247 [2/2] (1.23ns)   --->   "%reg_file_20_0_load_4 = load i11 %reg_file_20_0_addr_7" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 247 'load' 'reg_file_20_0_load_4' <Predicate = (!icmp_ln176 & !empty_32)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 248 [2/2] (1.23ns)   --->   "%reg_file_20_1_load_4 = load i11 %reg_file_20_1_addr_7" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 248 'load' 'reg_file_20_1_load_4' <Predicate = (!icmp_ln176 & !empty_32)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 249 [2/2] (1.23ns)   --->   "%reg_file_21_0_load_4 = load i11 %reg_file_21_0_addr_7" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 249 'load' 'reg_file_21_0_load_4' <Predicate = (!icmp_ln176 & !empty_32)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 250 [2/2] (1.23ns)   --->   "%reg_file_21_1_load_4 = load i11 %reg_file_21_1_addr_7" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 250 'load' 'reg_file_21_1_load_4' <Predicate = (!icmp_ln176 & !empty_32)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 251 [2/2] (1.23ns)   --->   "%reg_file_22_0_load_4 = load i11 %reg_file_22_0_addr_7" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 251 'load' 'reg_file_22_0_load_4' <Predicate = (!icmp_ln176 & !empty_32)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 252 [2/2] (1.23ns)   --->   "%reg_file_22_1_load_4 = load i11 %reg_file_22_1_addr_7" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 252 'load' 'reg_file_22_1_load_4' <Predicate = (!icmp_ln176 & !empty_32)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 253 [2/2] (1.23ns)   --->   "%reg_file_23_0_load = load i11 %reg_file_23_0_addr" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 253 'load' 'reg_file_23_0_load' <Predicate = (!icmp_ln176 & !empty_32)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 254 [2/2] (1.23ns)   --->   "%reg_file_23_1_load = load i11 %reg_file_23_1_addr" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 254 'load' 'reg_file_23_1_load' <Predicate = (!icmp_ln176 & !empty_32)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 255 [1/1] (0.44ns)   --->   "%switch_ln188 = switch i4 %id_read, void %arrayidx5657.case.14, i4 10, void %arrayidx5657.case.22, i4 11, void %arrayidx5657.case.23, i4 9, void %arrayidx5657.case.21, i4 3, void %arrayidx5657.case.15, i4 4, void %arrayidx5657.case.16, i4 5, void %arrayidx5657.case.17, i4 6, void %arrayidx5657.case.18, i4 7, void %arrayidx5657.case.19, i4 8, void %arrayidx5657.case.20" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 255 'switch' 'switch_ln188' <Predicate = (!icmp_ln176 & !empty_32)> <Delay = 0.44>
ST_1 : Operation 256 [1/1] (0.00ns)   --->   "%br_ln188 = br void %arrayidx5657.exit" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 256 'br' 'br_ln188' <Predicate = (!icmp_ln176 & id_read == 8 & !empty_32)> <Delay = 0.00>
ST_1 : Operation 257 [1/1] (0.00ns)   --->   "%br_ln188 = br void %arrayidx5657.exit" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 257 'br' 'br_ln188' <Predicate = (!icmp_ln176 & id_read == 7 & !empty_32)> <Delay = 0.00>
ST_1 : Operation 258 [1/1] (0.00ns)   --->   "%br_ln188 = br void %arrayidx5657.exit" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 258 'br' 'br_ln188' <Predicate = (!icmp_ln176 & id_read == 6 & !empty_32)> <Delay = 0.00>
ST_1 : Operation 259 [1/1] (0.00ns)   --->   "%br_ln188 = br void %arrayidx5657.exit" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 259 'br' 'br_ln188' <Predicate = (!icmp_ln176 & id_read == 5 & !empty_32)> <Delay = 0.00>
ST_1 : Operation 260 [1/1] (0.00ns)   --->   "%br_ln188 = br void %arrayidx5657.exit" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 260 'br' 'br_ln188' <Predicate = (!icmp_ln176 & id_read == 4 & !empty_32)> <Delay = 0.00>
ST_1 : Operation 261 [1/1] (0.00ns)   --->   "%br_ln188 = br void %arrayidx5657.exit" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 261 'br' 'br_ln188' <Predicate = (!icmp_ln176 & id_read == 3 & !empty_32)> <Delay = 0.00>
ST_1 : Operation 262 [1/1] (0.00ns)   --->   "%br_ln188 = br void %arrayidx5657.exit" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 262 'br' 'br_ln188' <Predicate = (!icmp_ln176 & id_read == 9 & !empty_32)> <Delay = 0.00>
ST_1 : Operation 263 [1/1] (0.00ns)   --->   "%br_ln188 = br void %arrayidx5657.exit" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 263 'br' 'br_ln188' <Predicate = (!icmp_ln176 & id_read == 11 & !empty_32)> <Delay = 0.00>
ST_1 : Operation 264 [1/1] (0.00ns)   --->   "%br_ln188 = br void %arrayidx5657.exit" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 264 'br' 'br_ln188' <Predicate = (!icmp_ln176 & id_read == 10 & !empty_32)> <Delay = 0.00>
ST_1 : Operation 265 [1/1] (0.00ns)   --->   "%br_ln188 = br void %arrayidx5657.exit" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 265 'br' 'br_ln188' <Predicate = (!icmp_ln176 & id_read != 10 & id_read != 9 & id_read != 3 & id_read != 4 & id_read != 5 & id_read != 6 & id_read != 7 & id_read != 8 & id_read != 11 & !empty_32)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.40>
ST_2 : Operation 266 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 266 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 267 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 267 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 268 [1/1] (0.77ns)   --->   "%add_ln176 = add i7 %j_7, i7 1" [center-cgp-example/src/correlation.cpp:176]   --->   Operation 268 'add' 'add_ln176' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 269 [1/1] (0.00ns)   --->   "%trunc_ln186 = trunc i7 %j_7" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 269 'trunc' 'trunc_ln186' <Predicate = (!icmp_ln176 & !empty_41)> <Delay = 0.00>
ST_2 : Operation 270 [1/2] (1.23ns)   --->   "%reg_file_13_0_load = load i11 %reg_file_13_0_addr" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 270 'load' 'reg_file_13_0_load' <Predicate = (!icmp_ln176 & !empty_41)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 271 [1/2] (1.23ns)   --->   "%reg_file_13_1_load = load i11 %reg_file_13_1_addr" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 271 'load' 'reg_file_13_1_load' <Predicate = (!icmp_ln176 & !empty_41)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 272 [1/1] (0.42ns)   --->   "%tmp_s = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_13_0_load, i16 %reg_file_13_1_load, i1 %trunc_ln186" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 272 'mux' 'tmp_s' <Predicate = (!icmp_ln176 & !empty_41)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 273 [1/2] (1.23ns)   --->   "%reg_file_14_0_load = load i11 %reg_file_14_0_addr" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 273 'load' 'reg_file_14_0_load' <Predicate = (!icmp_ln176 & !empty_41)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 274 [1/2] (1.23ns)   --->   "%reg_file_14_1_load = load i11 %reg_file_14_1_addr" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 274 'load' 'reg_file_14_1_load' <Predicate = (!icmp_ln176 & !empty_41)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 275 [1/1] (0.42ns)   --->   "%tmp_107 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_14_0_load, i16 %reg_file_14_1_load, i1 %trunc_ln186" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 275 'mux' 'tmp_107' <Predicate = (!icmp_ln176 & !empty_41)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 276 [1/2] (1.23ns)   --->   "%reg_file_15_0_load = load i11 %reg_file_15_0_addr" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 276 'load' 'reg_file_15_0_load' <Predicate = (!icmp_ln176 & !empty_41)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 277 [1/2] (1.23ns)   --->   "%reg_file_15_1_load = load i11 %reg_file_15_1_addr" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 277 'load' 'reg_file_15_1_load' <Predicate = (!icmp_ln176 & !empty_41)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 278 [1/1] (0.42ns)   --->   "%tmp_108 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_15_0_load, i16 %reg_file_15_1_load, i1 %trunc_ln186" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 278 'mux' 'tmp_108' <Predicate = (!icmp_ln176 & !empty_41)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 279 [1/2] (1.23ns)   --->   "%reg_file_16_0_load = load i11 %reg_file_16_0_addr" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 279 'load' 'reg_file_16_0_load' <Predicate = (!icmp_ln176 & !empty_41)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 280 [1/2] (1.23ns)   --->   "%reg_file_16_1_load = load i11 %reg_file_16_1_addr" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 280 'load' 'reg_file_16_1_load' <Predicate = (!icmp_ln176 & !empty_41)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 281 [1/1] (0.42ns)   --->   "%tmp_109 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_16_0_load, i16 %reg_file_16_1_load, i1 %trunc_ln186" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 281 'mux' 'tmp_109' <Predicate = (!icmp_ln176 & !empty_41)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 282 [1/2] (1.23ns)   --->   "%reg_file_17_0_load = load i11 %reg_file_17_0_addr" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 282 'load' 'reg_file_17_0_load' <Predicate = (!icmp_ln176 & !empty_41)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 283 [1/2] (1.23ns)   --->   "%reg_file_17_1_load = load i11 %reg_file_17_1_addr" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 283 'load' 'reg_file_17_1_load' <Predicate = (!icmp_ln176 & !empty_41)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 284 [1/1] (0.42ns)   --->   "%tmp_110 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_17_0_load, i16 %reg_file_17_1_load, i1 %trunc_ln186" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 284 'mux' 'tmp_110' <Predicate = (!icmp_ln176 & !empty_41)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 285 [1/2] (1.23ns)   --->   "%reg_file_18_0_load = load i11 %reg_file_18_0_addr" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 285 'load' 'reg_file_18_0_load' <Predicate = (!icmp_ln176 & !empty_41)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 286 [1/2] (1.23ns)   --->   "%reg_file_18_1_load = load i11 %reg_file_18_1_addr" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 286 'load' 'reg_file_18_1_load' <Predicate = (!icmp_ln176 & !empty_41)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 287 [1/1] (0.42ns)   --->   "%tmp_111 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_18_0_load, i16 %reg_file_18_1_load, i1 %trunc_ln186" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 287 'mux' 'tmp_111' <Predicate = (!icmp_ln176 & !empty_41)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 288 [1/2] (1.23ns)   --->   "%reg_file_19_0_load = load i11 %reg_file_19_0_addr" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 288 'load' 'reg_file_19_0_load' <Predicate = (!icmp_ln176 & !empty_41)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 289 [1/2] (1.23ns)   --->   "%reg_file_19_1_load = load i11 %reg_file_19_1_addr" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 289 'load' 'reg_file_19_1_load' <Predicate = (!icmp_ln176 & !empty_41)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 290 [1/1] (0.42ns)   --->   "%tmp_112 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_19_0_load, i16 %reg_file_19_1_load, i1 %trunc_ln186" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 290 'mux' 'tmp_112' <Predicate = (!icmp_ln176 & !empty_41)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 291 [1/2] (1.23ns)   --->   "%reg_file_20_0_load = load i11 %reg_file_20_0_addr" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 291 'load' 'reg_file_20_0_load' <Predicate = (!icmp_ln176 & !empty_41)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 292 [1/2] (1.23ns)   --->   "%reg_file_20_1_load = load i11 %reg_file_20_1_addr" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 292 'load' 'reg_file_20_1_load' <Predicate = (!icmp_ln176 & !empty_41)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 293 [1/1] (0.42ns)   --->   "%tmp_113 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_20_0_load, i16 %reg_file_20_1_load, i1 %trunc_ln186" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 293 'mux' 'tmp_113' <Predicate = (!icmp_ln176 & !empty_41)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 294 [1/2] (1.23ns)   --->   "%reg_file_21_0_load = load i11 %reg_file_21_0_addr" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 294 'load' 'reg_file_21_0_load' <Predicate = (!icmp_ln176 & !empty_41)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 295 [1/2] (1.23ns)   --->   "%reg_file_21_1_load = load i11 %reg_file_21_1_addr" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 295 'load' 'reg_file_21_1_load' <Predicate = (!icmp_ln176 & !empty_41)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 296 [1/1] (0.42ns)   --->   "%tmp_114 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_21_0_load, i16 %reg_file_21_1_load, i1 %trunc_ln186" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 296 'mux' 'tmp_114' <Predicate = (!icmp_ln176 & !empty_41)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 297 [1/2] (1.23ns)   --->   "%reg_file_22_0_load = load i11 %reg_file_22_0_addr" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 297 'load' 'reg_file_22_0_load' <Predicate = (!icmp_ln176 & !empty_41)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 298 [1/2] (1.23ns)   --->   "%reg_file_22_1_load = load i11 %reg_file_22_1_addr" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 298 'load' 'reg_file_22_1_load' <Predicate = (!icmp_ln176 & !empty_41)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 299 [1/1] (0.42ns)   --->   "%tmp_115 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_22_0_load, i16 %reg_file_22_1_load, i1 %trunc_ln186" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 299 'mux' 'tmp_115' <Predicate = (!icmp_ln176 & !empty_41)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 300 [1/1] (0.73ns)   --->   "%tmp_116 = mux i16 @_ssdm_op_Mux.ap_auto.11half.i4, i16 <undef>, i16 %tmp_s, i16 %tmp_107, i16 %tmp_108, i16 %tmp_109, i16 %tmp_110, i16 %tmp_111, i16 %tmp_112, i16 %tmp_113, i16 %tmp_114, i16 %tmp_115, i4 %id_read" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 300 'mux' 'tmp_116' <Predicate = (!icmp_ln176 & !empty_41)> <Delay = 0.73> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 301 [1/2] (1.23ns)   --->   "%reg_file_3_0_load = load i11 %reg_file_3_0_addr" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 301 'load' 'reg_file_3_0_load' <Predicate = (!icmp_ln176 & !empty_41)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 302 [1/2] (1.23ns)   --->   "%reg_file_3_1_load = load i11 %reg_file_3_1_addr" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 302 'load' 'reg_file_3_1_load' <Predicate = (!icmp_ln176 & !empty_41)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 303 [1/1] (0.42ns)   --->   "%tmp_117 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_3_0_load, i16 %reg_file_3_1_load, i1 %trunc_ln186" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 303 'mux' 'tmp_117' <Predicate = (!icmp_ln176 & !empty_41)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 304 [1/2] (1.23ns)   --->   "%reg_file_4_0_load = load i11 %reg_file_4_0_addr" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 304 'load' 'reg_file_4_0_load' <Predicate = (!icmp_ln176 & !empty_41)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 305 [1/2] (1.23ns)   --->   "%reg_file_4_1_load = load i11 %reg_file_4_1_addr" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 305 'load' 'reg_file_4_1_load' <Predicate = (!icmp_ln176 & !empty_41)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 306 [1/1] (0.42ns)   --->   "%tmp_118 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_4_0_load, i16 %reg_file_4_1_load, i1 %trunc_ln186" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 306 'mux' 'tmp_118' <Predicate = (!icmp_ln176 & !empty_41)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 307 [1/2] (1.23ns)   --->   "%reg_file_5_0_load = load i11 %reg_file_5_0_addr" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 307 'load' 'reg_file_5_0_load' <Predicate = (!icmp_ln176 & !empty_41)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 308 [1/2] (1.23ns)   --->   "%reg_file_5_1_load = load i11 %reg_file_5_1_addr" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 308 'load' 'reg_file_5_1_load' <Predicate = (!icmp_ln176 & !empty_41)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 309 [1/1] (0.42ns)   --->   "%tmp_119 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_5_0_load, i16 %reg_file_5_1_load, i1 %trunc_ln186" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 309 'mux' 'tmp_119' <Predicate = (!icmp_ln176 & !empty_41)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 310 [1/2] (1.23ns)   --->   "%reg_file_6_0_load = load i11 %reg_file_6_0_addr" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 310 'load' 'reg_file_6_0_load' <Predicate = (!icmp_ln176 & !empty_41)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 311 [1/2] (1.23ns)   --->   "%reg_file_6_1_load = load i11 %reg_file_6_1_addr" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 311 'load' 'reg_file_6_1_load' <Predicate = (!icmp_ln176 & !empty_41)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 312 [1/1] (0.42ns)   --->   "%tmp_120 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_6_0_load, i16 %reg_file_6_1_load, i1 %trunc_ln186" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 312 'mux' 'tmp_120' <Predicate = (!icmp_ln176 & !empty_41)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 313 [1/2] (1.23ns)   --->   "%reg_file_7_0_load = load i11 %reg_file_7_0_addr" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 313 'load' 'reg_file_7_0_load' <Predicate = (!icmp_ln176 & !empty_41)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 314 [1/2] (1.23ns)   --->   "%reg_file_7_1_load = load i11 %reg_file_7_1_addr" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 314 'load' 'reg_file_7_1_load' <Predicate = (!icmp_ln176 & !empty_41)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 315 [1/1] (0.42ns)   --->   "%tmp_121 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_7_0_load, i16 %reg_file_7_1_load, i1 %trunc_ln186" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 315 'mux' 'tmp_121' <Predicate = (!icmp_ln176 & !empty_41)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 316 [1/2] (1.23ns)   --->   "%reg_file_8_0_load = load i11 %reg_file_8_0_addr" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 316 'load' 'reg_file_8_0_load' <Predicate = (!icmp_ln176 & !empty_41)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 317 [1/2] (1.23ns)   --->   "%reg_file_8_1_load = load i11 %reg_file_8_1_addr" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 317 'load' 'reg_file_8_1_load' <Predicate = (!icmp_ln176 & !empty_41)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 318 [1/1] (0.42ns)   --->   "%tmp_122 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_8_0_load, i16 %reg_file_8_1_load, i1 %trunc_ln186" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 318 'mux' 'tmp_122' <Predicate = (!icmp_ln176 & !empty_41)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 319 [1/2] (1.23ns)   --->   "%reg_file_9_0_load = load i11 %reg_file_9_0_addr" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 319 'load' 'reg_file_9_0_load' <Predicate = (!icmp_ln176 & !empty_41)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 320 [1/2] (1.23ns)   --->   "%reg_file_9_1_load = load i11 %reg_file_9_1_addr" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 320 'load' 'reg_file_9_1_load' <Predicate = (!icmp_ln176 & !empty_41)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 321 [1/1] (0.42ns)   --->   "%tmp_123 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_9_0_load, i16 %reg_file_9_1_load, i1 %trunc_ln186" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 321 'mux' 'tmp_123' <Predicate = (!icmp_ln176 & !empty_41)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 322 [1/2] (1.23ns)   --->   "%reg_file_10_0_load = load i11 %reg_file_10_0_addr" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 322 'load' 'reg_file_10_0_load' <Predicate = (!icmp_ln176 & !empty_41)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 323 [1/2] (1.23ns)   --->   "%reg_file_10_1_load = load i11 %reg_file_10_1_addr" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 323 'load' 'reg_file_10_1_load' <Predicate = (!icmp_ln176 & !empty_41)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 324 [1/1] (0.42ns)   --->   "%tmp_124 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_10_0_load, i16 %reg_file_10_1_load, i1 %trunc_ln186" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 324 'mux' 'tmp_124' <Predicate = (!icmp_ln176 & !empty_41)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 325 [1/2] (1.23ns)   --->   "%reg_file_11_0_load = load i11 %reg_file_11_0_addr" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 325 'load' 'reg_file_11_0_load' <Predicate = (!icmp_ln176 & !empty_41)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 326 [1/2] (1.23ns)   --->   "%reg_file_11_1_load = load i11 %reg_file_11_1_addr" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 326 'load' 'reg_file_11_1_load' <Predicate = (!icmp_ln176 & !empty_41)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 327 [1/1] (0.42ns)   --->   "%tmp_125 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_11_0_load, i16 %reg_file_11_1_load, i1 %trunc_ln186" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 327 'mux' 'tmp_125' <Predicate = (!icmp_ln176 & !empty_41)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 328 [1/2] (1.23ns)   --->   "%reg_file_12_0_load = load i11 %reg_file_12_0_addr" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 328 'load' 'reg_file_12_0_load' <Predicate = (!icmp_ln176 & !empty_41)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 329 [1/2] (1.23ns)   --->   "%reg_file_12_1_load = load i11 %reg_file_12_1_addr" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 329 'load' 'reg_file_12_1_load' <Predicate = (!icmp_ln176 & !empty_41)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 330 [1/1] (0.42ns)   --->   "%tmp_126 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_12_0_load, i16 %reg_file_12_1_load, i1 %trunc_ln186" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 330 'mux' 'tmp_126' <Predicate = (!icmp_ln176 & !empty_41)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 331 [1/1] (0.73ns)   --->   "%tmp_127 = mux i16 @_ssdm_op_Mux.ap_auto.11half.i4, i16 <undef>, i16 %tmp_117, i16 %tmp_118, i16 %tmp_119, i16 %tmp_120, i16 %tmp_121, i16 %tmp_122, i16 %tmp_123, i16 %tmp_124, i16 %tmp_125, i16 %tmp_126, i4 %id_read" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 331 'mux' 'tmp_127' <Predicate = (!icmp_ln176 & !empty_41)> <Delay = 0.73> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 332 [1/1] (0.00ns)   --->   "%br_ln186 = br i1 %trunc_ln186, void %arrayidx4275.case.0233, void %arrayidx4275.case.1234" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 332 'br' 'br_ln186' <Predicate = (!icmp_ln176 & !empty_41 & id_read == 8)> <Delay = 0.00>
ST_2 : Operation 333 [1/1] (0.00ns)   --->   "%br_ln186 = br i1 %trunc_ln186, void %arrayidx4275.case.0229, void %arrayidx4275.case.1230" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 333 'br' 'br_ln186' <Predicate = (!icmp_ln176 & !empty_41 & id_read == 7)> <Delay = 0.00>
ST_2 : Operation 334 [1/1] (0.00ns)   --->   "%br_ln186 = br i1 %trunc_ln186, void %arrayidx4275.case.0225, void %arrayidx4275.case.1226" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 334 'br' 'br_ln186' <Predicate = (!icmp_ln176 & !empty_41 & id_read == 6)> <Delay = 0.00>
ST_2 : Operation 335 [1/1] (0.00ns)   --->   "%br_ln186 = br i1 %trunc_ln186, void %arrayidx4275.case.0221, void %arrayidx4275.case.1222" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 335 'br' 'br_ln186' <Predicate = (!icmp_ln176 & !empty_41 & id_read == 5)> <Delay = 0.00>
ST_2 : Operation 336 [1/1] (0.00ns)   --->   "%br_ln186 = br i1 %trunc_ln186, void %arrayidx4275.case.0217, void %arrayidx4275.case.1218" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 336 'br' 'br_ln186' <Predicate = (!icmp_ln176 & !empty_41 & id_read == 4)> <Delay = 0.00>
ST_2 : Operation 337 [1/1] (0.00ns)   --->   "%br_ln186 = br i1 %trunc_ln186, void %arrayidx4275.case.0213, void %arrayidx4275.case.1214" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 337 'br' 'br_ln186' <Predicate = (!icmp_ln176 & !empty_41 & id_read == 3)> <Delay = 0.00>
ST_2 : Operation 338 [1/1] (0.00ns)   --->   "%br_ln186 = br i1 %trunc_ln186, void %arrayidx4275.case.0209, void %arrayidx4275.case.1210" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 338 'br' 'br_ln186' <Predicate = (!icmp_ln176 & !empty_41 & id_read == 2)> <Delay = 0.00>
ST_2 : Operation 339 [1/1] (0.00ns)   --->   "%br_ln186 = br i1 %trunc_ln186, void %arrayidx4275.case.0237, void %arrayidx4275.case.1238" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 339 'br' 'br_ln186' <Predicate = (!icmp_ln176 & !empty_41 & id_read == 9)> <Delay = 0.00>
ST_2 : Operation 340 [1/1] (0.00ns)   --->   "%br_ln186 = br i1 %trunc_ln186, void %arrayidx4275.case.0241, void %arrayidx4275.case.1242" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 340 'br' 'br_ln186' <Predicate = (!icmp_ln176 & !empty_41 & id_read == 10)> <Delay = 0.00>
ST_2 : Operation 341 [1/1] (0.00ns)   --->   "%br_ln186 = br i1 %trunc_ln186, void %arrayidx4275.case.0205, void %arrayidx4275.case.1206" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 341 'br' 'br_ln186' <Predicate = (!icmp_ln176 & !empty_41 & id_read != 10 & id_read != 9 & id_read != 2 & id_read != 3 & id_read != 4 & id_read != 5 & id_read != 6 & id_read != 7 & id_read != 8)> <Delay = 0.00>
ST_2 : Operation 342 [1/1] (0.00ns)   --->   "%br_ln186 = br void %if.end44" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 342 'br' 'br_ln186' <Predicate = (!icmp_ln176 & !empty_41)> <Delay = 0.00>
ST_2 : Operation 343 [1/1] (0.00ns)   --->   "%trunc_ln188 = trunc i7 %j_7" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 343 'trunc' 'trunc_ln188' <Predicate = (!icmp_ln176 & !empty_32)> <Delay = 0.00>
ST_2 : Operation 344 [1/2] (1.23ns)   --->   "%reg_file_6_0_load_4 = load i11 %reg_file_6_0_addr_7" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 344 'load' 'reg_file_6_0_load_4' <Predicate = (!icmp_ln176 & !empty_32)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 345 [1/2] (1.23ns)   --->   "%reg_file_6_1_load_4 = load i11 %reg_file_6_1_addr_7" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 345 'load' 'reg_file_6_1_load_4' <Predicate = (!icmp_ln176 & !empty_32)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 346 [1/1] (0.42ns)   --->   "%tmp_128 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_6_0_load_4, i16 %reg_file_6_1_load_4, i1 %trunc_ln188" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 346 'mux' 'tmp_128' <Predicate = (!icmp_ln176 & !empty_32)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 347 [1/2] (1.23ns)   --->   "%reg_file_7_0_load_4 = load i11 %reg_file_7_0_addr_7" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 347 'load' 'reg_file_7_0_load_4' <Predicate = (!icmp_ln176 & !empty_32)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 348 [1/2] (1.23ns)   --->   "%reg_file_7_1_load_4 = load i11 %reg_file_7_1_addr_7" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 348 'load' 'reg_file_7_1_load_4' <Predicate = (!icmp_ln176 & !empty_32)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 349 [1/1] (0.42ns)   --->   "%tmp_129 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_7_0_load_4, i16 %reg_file_7_1_load_4, i1 %trunc_ln188" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 349 'mux' 'tmp_129' <Predicate = (!icmp_ln176 & !empty_32)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 350 [1/2] (1.23ns)   --->   "%reg_file_8_0_load_4 = load i11 %reg_file_8_0_addr_7" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 350 'load' 'reg_file_8_0_load_4' <Predicate = (!icmp_ln176 & !empty_32)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 351 [1/2] (1.23ns)   --->   "%reg_file_8_1_load_4 = load i11 %reg_file_8_1_addr_7" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 351 'load' 'reg_file_8_1_load_4' <Predicate = (!icmp_ln176 & !empty_32)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 352 [1/1] (0.42ns)   --->   "%tmp_130 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_8_0_load_4, i16 %reg_file_8_1_load_4, i1 %trunc_ln188" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 352 'mux' 'tmp_130' <Predicate = (!icmp_ln176 & !empty_32)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 353 [1/2] (1.23ns)   --->   "%reg_file_9_0_load_4 = load i11 %reg_file_9_0_addr_7" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 353 'load' 'reg_file_9_0_load_4' <Predicate = (!icmp_ln176 & !empty_32)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 354 [1/2] (1.23ns)   --->   "%reg_file_9_1_load_4 = load i11 %reg_file_9_1_addr_7" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 354 'load' 'reg_file_9_1_load_4' <Predicate = (!icmp_ln176 & !empty_32)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 355 [1/1] (0.42ns)   --->   "%tmp_131 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_9_0_load_4, i16 %reg_file_9_1_load_4, i1 %trunc_ln188" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 355 'mux' 'tmp_131' <Predicate = (!icmp_ln176 & !empty_32)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 356 [1/2] (1.23ns)   --->   "%reg_file_10_0_load_4 = load i11 %reg_file_10_0_addr_7" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 356 'load' 'reg_file_10_0_load_4' <Predicate = (!icmp_ln176 & !empty_32)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 357 [1/2] (1.23ns)   --->   "%reg_file_10_1_load_4 = load i11 %reg_file_10_1_addr_7" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 357 'load' 'reg_file_10_1_load_4' <Predicate = (!icmp_ln176 & !empty_32)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 358 [1/1] (0.42ns)   --->   "%tmp_132 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_10_0_load_4, i16 %reg_file_10_1_load_4, i1 %trunc_ln188" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 358 'mux' 'tmp_132' <Predicate = (!icmp_ln176 & !empty_32)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 359 [1/2] (1.23ns)   --->   "%reg_file_11_0_load_4 = load i11 %reg_file_11_0_addr_7" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 359 'load' 'reg_file_11_0_load_4' <Predicate = (!icmp_ln176 & !empty_32)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 360 [1/2] (1.23ns)   --->   "%reg_file_11_1_load_4 = load i11 %reg_file_11_1_addr_7" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 360 'load' 'reg_file_11_1_load_4' <Predicate = (!icmp_ln176 & !empty_32)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 361 [1/1] (0.42ns)   --->   "%tmp_133 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_11_0_load_4, i16 %reg_file_11_1_load_4, i1 %trunc_ln188" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 361 'mux' 'tmp_133' <Predicate = (!icmp_ln176 & !empty_32)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 362 [1/2] (1.23ns)   --->   "%reg_file_12_0_load_4 = load i11 %reg_file_12_0_addr_7" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 362 'load' 'reg_file_12_0_load_4' <Predicate = (!icmp_ln176 & !empty_32)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 363 [1/2] (1.23ns)   --->   "%reg_file_12_1_load_4 = load i11 %reg_file_12_1_addr_7" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 363 'load' 'reg_file_12_1_load_4' <Predicate = (!icmp_ln176 & !empty_32)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 364 [1/1] (0.42ns)   --->   "%tmp_134 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_12_0_load_4, i16 %reg_file_12_1_load_4, i1 %trunc_ln188" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 364 'mux' 'tmp_134' <Predicate = (!icmp_ln176 & !empty_32)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 365 [1/2] (1.23ns)   --->   "%reg_file_13_0_load_4 = load i11 %reg_file_13_0_addr_7" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 365 'load' 'reg_file_13_0_load_4' <Predicate = (!icmp_ln176 & !empty_32)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 366 [1/2] (1.23ns)   --->   "%reg_file_13_1_load_4 = load i11 %reg_file_13_1_addr_7" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 366 'load' 'reg_file_13_1_load_4' <Predicate = (!icmp_ln176 & !empty_32)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 367 [1/1] (0.42ns)   --->   "%tmp_135 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_13_0_load_4, i16 %reg_file_13_1_load_4, i1 %trunc_ln188" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 367 'mux' 'tmp_135' <Predicate = (!icmp_ln176 & !empty_32)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 368 [1/2] (1.23ns)   --->   "%reg_file_14_0_load_4 = load i11 %reg_file_14_0_addr_7" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 368 'load' 'reg_file_14_0_load_4' <Predicate = (!icmp_ln176 & !empty_32)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 369 [1/2] (1.23ns)   --->   "%reg_file_14_1_load_4 = load i11 %reg_file_14_1_addr_7" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 369 'load' 'reg_file_14_1_load_4' <Predicate = (!icmp_ln176 & !empty_32)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 370 [1/1] (0.42ns)   --->   "%tmp_136 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_14_0_load_4, i16 %reg_file_14_1_load_4, i1 %trunc_ln188" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 370 'mux' 'tmp_136' <Predicate = (!icmp_ln176 & !empty_32)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 371 [1/2] (1.23ns)   --->   "%reg_file_15_0_load_4 = load i11 %reg_file_15_0_addr_7" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 371 'load' 'reg_file_15_0_load_4' <Predicate = (!icmp_ln176 & !empty_32)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 372 [1/2] (1.23ns)   --->   "%reg_file_15_1_load_4 = load i11 %reg_file_15_1_addr_7" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 372 'load' 'reg_file_15_1_load_4' <Predicate = (!icmp_ln176 & !empty_32)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 373 [1/1] (0.42ns)   --->   "%tmp_137 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_15_0_load_4, i16 %reg_file_15_1_load_4, i1 %trunc_ln188" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 373 'mux' 'tmp_137' <Predicate = (!icmp_ln176 & !empty_32)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 374 [1/1] (0.72ns)   --->   "%tmp_138 = mux i16 @_ssdm_op_Mux.ap_auto.12half.i4, i16 <undef>, i16 <undef>, i16 %tmp_128, i16 %tmp_129, i16 %tmp_130, i16 %tmp_131, i16 %tmp_132, i16 %tmp_133, i16 %tmp_134, i16 %tmp_135, i16 %tmp_136, i16 %tmp_137, i4 %id_read" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 374 'mux' 'tmp_138' <Predicate = (!icmp_ln176 & !empty_32)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 375 [2/2] (1.23ns)   --->   "%reg_file_14_0_load_5 = load i11 %reg_file_14_0_addr_8" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 375 'load' 'reg_file_14_0_load_5' <Predicate = (!icmp_ln176 & !empty_32)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 376 [2/2] (1.23ns)   --->   "%reg_file_14_1_load_5 = load i11 %reg_file_14_1_addr_8" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 376 'load' 'reg_file_14_1_load_5' <Predicate = (!icmp_ln176 & !empty_32)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 377 [2/2] (1.23ns)   --->   "%reg_file_15_0_load_5 = load i11 %reg_file_15_0_addr_8" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 377 'load' 'reg_file_15_0_load_5' <Predicate = (!icmp_ln176 & !empty_32)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 378 [2/2] (1.23ns)   --->   "%reg_file_15_1_load_5 = load i11 %reg_file_15_1_addr_8" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 378 'load' 'reg_file_15_1_load_5' <Predicate = (!icmp_ln176 & !empty_32)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 379 [1/2] (1.23ns)   --->   "%reg_file_16_0_load_4 = load i11 %reg_file_16_0_addr_7" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 379 'load' 'reg_file_16_0_load_4' <Predicate = (!icmp_ln176 & !empty_32)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 380 [1/2] (1.23ns)   --->   "%reg_file_16_1_load_4 = load i11 %reg_file_16_1_addr_7" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 380 'load' 'reg_file_16_1_load_4' <Predicate = (!icmp_ln176 & !empty_32)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 381 [1/1] (0.42ns)   --->   "%tmp_141 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_16_0_load_4, i16 %reg_file_16_1_load_4, i1 %trunc_ln188" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 381 'mux' 'tmp_141' <Predicate = (!icmp_ln176 & !empty_32)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 382 [1/2] (1.23ns)   --->   "%reg_file_17_0_load_4 = load i11 %reg_file_17_0_addr_7" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 382 'load' 'reg_file_17_0_load_4' <Predicate = (!icmp_ln176 & !empty_32)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 383 [1/2] (1.23ns)   --->   "%reg_file_17_1_load_4 = load i11 %reg_file_17_1_addr_7" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 383 'load' 'reg_file_17_1_load_4' <Predicate = (!icmp_ln176 & !empty_32)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 384 [1/1] (0.42ns)   --->   "%tmp_142 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_17_0_load_4, i16 %reg_file_17_1_load_4, i1 %trunc_ln188" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 384 'mux' 'tmp_142' <Predicate = (!icmp_ln176 & !empty_32)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 385 [1/2] (1.23ns)   --->   "%reg_file_18_0_load_4 = load i11 %reg_file_18_0_addr_7" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 385 'load' 'reg_file_18_0_load_4' <Predicate = (!icmp_ln176 & !empty_32)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 386 [1/2] (1.23ns)   --->   "%reg_file_18_1_load_4 = load i11 %reg_file_18_1_addr_7" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 386 'load' 'reg_file_18_1_load_4' <Predicate = (!icmp_ln176 & !empty_32)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 387 [1/1] (0.42ns)   --->   "%tmp_143 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_18_0_load_4, i16 %reg_file_18_1_load_4, i1 %trunc_ln188" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 387 'mux' 'tmp_143' <Predicate = (!icmp_ln176 & !empty_32)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 388 [1/2] (1.23ns)   --->   "%reg_file_19_0_load_4 = load i11 %reg_file_19_0_addr_7" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 388 'load' 'reg_file_19_0_load_4' <Predicate = (!icmp_ln176 & !empty_32)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 389 [1/2] (1.23ns)   --->   "%reg_file_19_1_load_4 = load i11 %reg_file_19_1_addr_7" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 389 'load' 'reg_file_19_1_load_4' <Predicate = (!icmp_ln176 & !empty_32)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 390 [1/1] (0.42ns)   --->   "%tmp_144 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_19_0_load_4, i16 %reg_file_19_1_load_4, i1 %trunc_ln188" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 390 'mux' 'tmp_144' <Predicate = (!icmp_ln176 & !empty_32)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 391 [1/2] (1.23ns)   --->   "%reg_file_20_0_load_4 = load i11 %reg_file_20_0_addr_7" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 391 'load' 'reg_file_20_0_load_4' <Predicate = (!icmp_ln176 & !empty_32)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 392 [1/2] (1.23ns)   --->   "%reg_file_20_1_load_4 = load i11 %reg_file_20_1_addr_7" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 392 'load' 'reg_file_20_1_load_4' <Predicate = (!icmp_ln176 & !empty_32)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 393 [1/1] (0.42ns)   --->   "%tmp_145 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_20_0_load_4, i16 %reg_file_20_1_load_4, i1 %trunc_ln188" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 393 'mux' 'tmp_145' <Predicate = (!icmp_ln176 & !empty_32)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 394 [1/2] (1.23ns)   --->   "%reg_file_21_0_load_4 = load i11 %reg_file_21_0_addr_7" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 394 'load' 'reg_file_21_0_load_4' <Predicate = (!icmp_ln176 & !empty_32)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 395 [1/2] (1.23ns)   --->   "%reg_file_21_1_load_4 = load i11 %reg_file_21_1_addr_7" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 395 'load' 'reg_file_21_1_load_4' <Predicate = (!icmp_ln176 & !empty_32)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 396 [1/1] (0.42ns)   --->   "%tmp_146 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_21_0_load_4, i16 %reg_file_21_1_load_4, i1 %trunc_ln188" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 396 'mux' 'tmp_146' <Predicate = (!icmp_ln176 & !empty_32)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 397 [1/2] (1.23ns)   --->   "%reg_file_22_0_load_4 = load i11 %reg_file_22_0_addr_7" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 397 'load' 'reg_file_22_0_load_4' <Predicate = (!icmp_ln176 & !empty_32)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 398 [1/2] (1.23ns)   --->   "%reg_file_22_1_load_4 = load i11 %reg_file_22_1_addr_7" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 398 'load' 'reg_file_22_1_load_4' <Predicate = (!icmp_ln176 & !empty_32)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 399 [1/1] (0.42ns)   --->   "%tmp_147 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_22_0_load_4, i16 %reg_file_22_1_load_4, i1 %trunc_ln188" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 399 'mux' 'tmp_147' <Predicate = (!icmp_ln176 & !empty_32)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 400 [1/2] (1.23ns)   --->   "%reg_file_23_0_load = load i11 %reg_file_23_0_addr" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 400 'load' 'reg_file_23_0_load' <Predicate = (!icmp_ln176 & !empty_32)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 401 [1/2] (1.23ns)   --->   "%reg_file_23_1_load = load i11 %reg_file_23_1_addr" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 401 'load' 'reg_file_23_1_load' <Predicate = (!icmp_ln176 & !empty_32)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 402 [1/1] (0.42ns)   --->   "%tmp_148 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_23_0_load, i16 %reg_file_23_1_load, i1 %trunc_ln188" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 402 'mux' 'tmp_148' <Predicate = (!icmp_ln176 & !empty_32)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 403 [1/1] (0.00ns)   --->   "%br_ln188 = br i1 %trunc_ln188, void %arrayidx5657.case.0139, void %arrayidx5657.case.1140" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 403 'br' 'br_ln188' <Predicate = (!icmp_ln176 & id_read == 8 & !empty_32)> <Delay = 0.00>
ST_2 : Operation 404 [1/1] (0.00ns)   --->   "%br_ln188 = br i1 %trunc_ln188, void %arrayidx5657.case.0135, void %arrayidx5657.case.1136" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 404 'br' 'br_ln188' <Predicate = (!icmp_ln176 & id_read == 7 & !empty_32)> <Delay = 0.00>
ST_2 : Operation 405 [1/1] (0.00ns)   --->   "%br_ln188 = br i1 %trunc_ln188, void %arrayidx5657.case.0131, void %arrayidx5657.case.1132" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 405 'br' 'br_ln188' <Predicate = (!icmp_ln176 & id_read == 6 & !empty_32)> <Delay = 0.00>
ST_2 : Operation 406 [1/1] (0.00ns)   --->   "%br_ln188 = br i1 %trunc_ln188, void %arrayidx5657.case.0127, void %arrayidx5657.case.1128" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 406 'br' 'br_ln188' <Predicate = (!icmp_ln176 & id_read == 5 & !empty_32)> <Delay = 0.00>
ST_2 : Operation 407 [1/1] (0.00ns)   --->   "%br_ln188 = br i1 %trunc_ln188, void %arrayidx5657.case.0123, void %arrayidx5657.case.1124" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 407 'br' 'br_ln188' <Predicate = (!icmp_ln176 & id_read == 4 & !empty_32)> <Delay = 0.00>
ST_2 : Operation 408 [1/1] (0.00ns)   --->   "%br_ln188 = br i1 %trunc_ln188, void %arrayidx5657.case.0119, void %arrayidx5657.case.1120" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 408 'br' 'br_ln188' <Predicate = (!icmp_ln176 & id_read == 3 & !empty_32)> <Delay = 0.00>
ST_2 : Operation 409 [1/1] (0.00ns)   --->   "%br_ln188 = br i1 %trunc_ln188, void %arrayidx5657.case.0143, void %arrayidx5657.case.1144" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 409 'br' 'br_ln188' <Predicate = (!icmp_ln176 & id_read == 9 & !empty_32)> <Delay = 0.00>
ST_2 : Operation 410 [1/1] (0.00ns)   --->   "%br_ln188 = br i1 %trunc_ln188, void %arrayidx5657.case.0151, void %arrayidx5657.case.1152" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 410 'br' 'br_ln188' <Predicate = (!icmp_ln176 & id_read == 11 & !empty_32)> <Delay = 0.00>
ST_2 : Operation 411 [1/1] (0.00ns)   --->   "%br_ln188 = br i1 %trunc_ln188, void %arrayidx5657.case.0147, void %arrayidx5657.case.1148" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 411 'br' 'br_ln188' <Predicate = (!icmp_ln176 & id_read == 10 & !empty_32)> <Delay = 0.00>
ST_2 : Operation 412 [1/1] (0.00ns)   --->   "%br_ln188 = br i1 %trunc_ln188, void %arrayidx5657.case.0115, void %arrayidx5657.case.1116" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 412 'br' 'br_ln188' <Predicate = (!icmp_ln176 & id_read != 10 & id_read != 9 & id_read != 3 & id_read != 4 & id_read != 5 & id_read != 6 & id_read != 7 & id_read != 8 & id_read != 11 & !empty_32)> <Delay = 0.00>
ST_2 : Operation 413 [1/1] (0.00ns)   --->   "%br_ln188 = br void %for.inc" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 413 'br' 'br_ln188' <Predicate = (!icmp_ln176 & !empty_32)> <Delay = 0.00>
ST_2 : Operation 414 [1/1] (0.42ns)   --->   "%store_ln176 = store i7 %add_ln176, i7 %j" [center-cgp-example/src/correlation.cpp:176]   --->   Operation 414 'store' 'store_ln176' <Predicate = (!icmp_ln176)> <Delay = 0.42>
ST_2 : Operation 415 [1/1] (0.00ns)   --->   "%br_ln176 = br void %for.body31" [center-cgp-example/src/correlation.cpp:176]   --->   Operation 415 'br' 'br_ln176' <Predicate = (!icmp_ln176)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.90>
ST_3 : Operation 416 [2/2] (5.90ns)   --->   "%add = hadd i16 %tmp_127, i16 %tmp_116" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 416 'hadd' 'add' <Predicate = (!empty_41)> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 417 [1/2] (1.23ns)   --->   "%reg_file_14_0_load_5 = load i11 %reg_file_14_0_addr_8" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 417 'load' 'reg_file_14_0_load_5' <Predicate = (!empty_32)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 418 [1/2] (1.23ns)   --->   "%reg_file_14_1_load_5 = load i11 %reg_file_14_1_addr_8" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 418 'load' 'reg_file_14_1_load_5' <Predicate = (!empty_32)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 419 [1/1] (0.42ns)   --->   "%tmp_139 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_14_0_load_5, i16 %reg_file_14_1_load_5, i1 %trunc_ln188" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 419 'mux' 'tmp_139' <Predicate = (!empty_32)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 420 [1/2] (1.23ns)   --->   "%reg_file_15_0_load_5 = load i11 %reg_file_15_0_addr_8" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 420 'load' 'reg_file_15_0_load_5' <Predicate = (!empty_32)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 421 [1/2] (1.23ns)   --->   "%reg_file_15_1_load_5 = load i11 %reg_file_15_1_addr_8" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 421 'load' 'reg_file_15_1_load_5' <Predicate = (!empty_32)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 422 [1/1] (0.42ns)   --->   "%tmp_140 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_15_0_load_5, i16 %reg_file_15_1_load_5, i1 %trunc_ln188" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 422 'mux' 'tmp_140' <Predicate = (!empty_32)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 423 [1/1] (0.72ns)   --->   "%tmp_149 = mux i16 @_ssdm_op_Mux.ap_auto.12half.i4, i16 <undef>, i16 <undef>, i16 %tmp_139, i16 %tmp_140, i16 %tmp_141, i16 %tmp_142, i16 %tmp_143, i16 %tmp_144, i16 %tmp_145, i16 %tmp_146, i16 %tmp_147, i16 %tmp_148, i4 %id_read" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 423 'mux' 'tmp_149' <Predicate = (!empty_32)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.14>
ST_4 : Operation 424 [1/2] (5.90ns)   --->   "%add = hadd i16 %tmp_127, i16 %tmp_116" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 424 'hadd' 'add' <Predicate = (!empty_41)> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 425 [1/1] (1.23ns)   --->   "%store_ln186 = store i16 %add, i11 %reg_file_10_0_addr" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 425 'store' 'store_ln186' <Predicate = (!empty_41 & id_read == 8 & !trunc_ln186)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_4 : Operation 426 [1/1] (0.00ns)   --->   "%br_ln186 = br void %arrayidx4275.exit232" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 426 'br' 'br_ln186' <Predicate = (!empty_41 & id_read == 8 & !trunc_ln186)> <Delay = 0.00>
ST_4 : Operation 427 [1/1] (1.23ns)   --->   "%store_ln186 = store i16 %add, i11 %reg_file_10_1_addr" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 427 'store' 'store_ln186' <Predicate = (!empty_41 & id_read == 8 & trunc_ln186)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_4 : Operation 428 [1/1] (0.00ns)   --->   "%br_ln186 = br void %arrayidx4275.exit232" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 428 'br' 'br_ln186' <Predicate = (!empty_41 & id_read == 8 & trunc_ln186)> <Delay = 0.00>
ST_4 : Operation 429 [1/1] (1.23ns)   --->   "%store_ln186 = store i16 %add, i11 %reg_file_9_0_addr" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 429 'store' 'store_ln186' <Predicate = (!empty_41 & id_read == 7 & !trunc_ln186)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_4 : Operation 430 [1/1] (0.00ns)   --->   "%br_ln186 = br void %arrayidx4275.exit228" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 430 'br' 'br_ln186' <Predicate = (!empty_41 & id_read == 7 & !trunc_ln186)> <Delay = 0.00>
ST_4 : Operation 431 [1/1] (1.23ns)   --->   "%store_ln186 = store i16 %add, i11 %reg_file_9_1_addr" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 431 'store' 'store_ln186' <Predicate = (!empty_41 & id_read == 7 & trunc_ln186)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_4 : Operation 432 [1/1] (0.00ns)   --->   "%br_ln186 = br void %arrayidx4275.exit228" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 432 'br' 'br_ln186' <Predicate = (!empty_41 & id_read == 7 & trunc_ln186)> <Delay = 0.00>
ST_4 : Operation 433 [1/1] (1.23ns)   --->   "%store_ln186 = store i16 %add, i11 %reg_file_8_0_addr" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 433 'store' 'store_ln186' <Predicate = (!empty_41 & id_read == 6 & !trunc_ln186)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_4 : Operation 434 [1/1] (0.00ns)   --->   "%br_ln186 = br void %arrayidx4275.exit224" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 434 'br' 'br_ln186' <Predicate = (!empty_41 & id_read == 6 & !trunc_ln186)> <Delay = 0.00>
ST_4 : Operation 435 [1/1] (1.23ns)   --->   "%store_ln186 = store i16 %add, i11 %reg_file_8_1_addr" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 435 'store' 'store_ln186' <Predicate = (!empty_41 & id_read == 6 & trunc_ln186)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_4 : Operation 436 [1/1] (0.00ns)   --->   "%br_ln186 = br void %arrayidx4275.exit224" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 436 'br' 'br_ln186' <Predicate = (!empty_41 & id_read == 6 & trunc_ln186)> <Delay = 0.00>
ST_4 : Operation 437 [1/1] (1.23ns)   --->   "%store_ln186 = store i16 %add, i11 %reg_file_7_0_addr" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 437 'store' 'store_ln186' <Predicate = (!empty_41 & id_read == 5 & !trunc_ln186)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_4 : Operation 438 [1/1] (0.00ns)   --->   "%br_ln186 = br void %arrayidx4275.exit220" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 438 'br' 'br_ln186' <Predicate = (!empty_41 & id_read == 5 & !trunc_ln186)> <Delay = 0.00>
ST_4 : Operation 439 [1/1] (1.23ns)   --->   "%store_ln186 = store i16 %add, i11 %reg_file_7_1_addr" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 439 'store' 'store_ln186' <Predicate = (!empty_41 & id_read == 5 & trunc_ln186)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_4 : Operation 440 [1/1] (0.00ns)   --->   "%br_ln186 = br void %arrayidx4275.exit220" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 440 'br' 'br_ln186' <Predicate = (!empty_41 & id_read == 5 & trunc_ln186)> <Delay = 0.00>
ST_4 : Operation 441 [1/1] (1.23ns)   --->   "%store_ln186 = store i16 %add, i11 %reg_file_6_0_addr" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 441 'store' 'store_ln186' <Predicate = (!empty_41 & id_read == 4 & !trunc_ln186)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_4 : Operation 442 [1/1] (0.00ns)   --->   "%br_ln186 = br void %arrayidx4275.exit216" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 442 'br' 'br_ln186' <Predicate = (!empty_41 & id_read == 4 & !trunc_ln186)> <Delay = 0.00>
ST_4 : Operation 443 [1/1] (1.23ns)   --->   "%store_ln186 = store i16 %add, i11 %reg_file_6_1_addr" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 443 'store' 'store_ln186' <Predicate = (!empty_41 & id_read == 4 & trunc_ln186)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_4 : Operation 444 [1/1] (0.00ns)   --->   "%br_ln186 = br void %arrayidx4275.exit216" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 444 'br' 'br_ln186' <Predicate = (!empty_41 & id_read == 4 & trunc_ln186)> <Delay = 0.00>
ST_4 : Operation 445 [1/1] (1.23ns)   --->   "%store_ln186 = store i16 %add, i11 %reg_file_5_0_addr" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 445 'store' 'store_ln186' <Predicate = (!empty_41 & id_read == 3 & !trunc_ln186)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_4 : Operation 446 [1/1] (0.00ns)   --->   "%br_ln186 = br void %arrayidx4275.exit212" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 446 'br' 'br_ln186' <Predicate = (!empty_41 & id_read == 3 & !trunc_ln186)> <Delay = 0.00>
ST_4 : Operation 447 [1/1] (1.23ns)   --->   "%store_ln186 = store i16 %add, i11 %reg_file_5_1_addr" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 447 'store' 'store_ln186' <Predicate = (!empty_41 & id_read == 3 & trunc_ln186)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_4 : Operation 448 [1/1] (0.00ns)   --->   "%br_ln186 = br void %arrayidx4275.exit212" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 448 'br' 'br_ln186' <Predicate = (!empty_41 & id_read == 3 & trunc_ln186)> <Delay = 0.00>
ST_4 : Operation 449 [1/1] (1.23ns)   --->   "%store_ln186 = store i16 %add, i11 %reg_file_4_0_addr" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 449 'store' 'store_ln186' <Predicate = (!empty_41 & id_read == 2 & !trunc_ln186)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_4 : Operation 450 [1/1] (0.00ns)   --->   "%br_ln186 = br void %arrayidx4275.exit208" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 450 'br' 'br_ln186' <Predicate = (!empty_41 & id_read == 2 & !trunc_ln186)> <Delay = 0.00>
ST_4 : Operation 451 [1/1] (1.23ns)   --->   "%store_ln186 = store i16 %add, i11 %reg_file_4_1_addr" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 451 'store' 'store_ln186' <Predicate = (!empty_41 & id_read == 2 & trunc_ln186)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_4 : Operation 452 [1/1] (0.00ns)   --->   "%br_ln186 = br void %arrayidx4275.exit208" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 452 'br' 'br_ln186' <Predicate = (!empty_41 & id_read == 2 & trunc_ln186)> <Delay = 0.00>
ST_4 : Operation 453 [1/1] (1.23ns)   --->   "%store_ln186 = store i16 %add, i11 %reg_file_11_0_addr" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 453 'store' 'store_ln186' <Predicate = (!empty_41 & id_read == 9 & !trunc_ln186)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_4 : Operation 454 [1/1] (0.00ns)   --->   "%br_ln186 = br void %arrayidx4275.exit236" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 454 'br' 'br_ln186' <Predicate = (!empty_41 & id_read == 9 & !trunc_ln186)> <Delay = 0.00>
ST_4 : Operation 455 [1/1] (1.23ns)   --->   "%store_ln186 = store i16 %add, i11 %reg_file_11_1_addr" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 455 'store' 'store_ln186' <Predicate = (!empty_41 & id_read == 9 & trunc_ln186)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_4 : Operation 456 [1/1] (0.00ns)   --->   "%br_ln186 = br void %arrayidx4275.exit236" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 456 'br' 'br_ln186' <Predicate = (!empty_41 & id_read == 9 & trunc_ln186)> <Delay = 0.00>
ST_4 : Operation 457 [1/1] (1.23ns)   --->   "%store_ln186 = store i16 %add, i11 %reg_file_12_0_addr" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 457 'store' 'store_ln186' <Predicate = (!empty_41 & id_read == 10 & !trunc_ln186)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_4 : Operation 458 [1/1] (0.00ns)   --->   "%br_ln186 = br void %arrayidx4275.exit240" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 458 'br' 'br_ln186' <Predicate = (!empty_41 & id_read == 10 & !trunc_ln186)> <Delay = 0.00>
ST_4 : Operation 459 [1/1] (1.23ns)   --->   "%store_ln186 = store i16 %add, i11 %reg_file_12_1_addr" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 459 'store' 'store_ln186' <Predicate = (!empty_41 & id_read == 10 & trunc_ln186)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_4 : Operation 460 [1/1] (0.00ns)   --->   "%br_ln186 = br void %arrayidx4275.exit240" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 460 'br' 'br_ln186' <Predicate = (!empty_41 & id_read == 10 & trunc_ln186)> <Delay = 0.00>
ST_4 : Operation 461 [1/1] (1.23ns)   --->   "%store_ln186 = store i16 %add, i11 %reg_file_3_0_addr" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 461 'store' 'store_ln186' <Predicate = (!empty_41 & id_read != 10 & id_read != 9 & id_read != 2 & id_read != 3 & id_read != 4 & id_read != 5 & id_read != 6 & id_read != 7 & id_read != 8 & !trunc_ln186)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_4 : Operation 462 [1/1] (0.00ns)   --->   "%br_ln186 = br void %arrayidx4275.exit204" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 462 'br' 'br_ln186' <Predicate = (!empty_41 & id_read != 10 & id_read != 9 & id_read != 2 & id_read != 3 & id_read != 4 & id_read != 5 & id_read != 6 & id_read != 7 & id_read != 8 & !trunc_ln186)> <Delay = 0.00>
ST_4 : Operation 463 [1/1] (1.23ns)   --->   "%store_ln186 = store i16 %add, i11 %reg_file_3_1_addr" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 463 'store' 'store_ln186' <Predicate = (!empty_41 & id_read != 10 & id_read != 9 & id_read != 2 & id_read != 3 & id_read != 4 & id_read != 5 & id_read != 6 & id_read != 7 & id_read != 8 & trunc_ln186)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_4 : Operation 464 [1/1] (0.00ns)   --->   "%br_ln186 = br void %arrayidx4275.exit204" [center-cgp-example/src/correlation.cpp:186]   --->   Operation 464 'br' 'br_ln186' <Predicate = (!empty_41 & id_read != 10 & id_read != 9 & id_read != 2 & id_read != 3 & id_read != 4 & id_read != 5 & id_read != 6 & id_read != 7 & id_read != 8 & trunc_ln186)> <Delay = 0.00>
ST_4 : Operation 465 [2/2] (5.90ns)   --->   "%sub = hsub i16 %tmp_149, i16 %tmp_138" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 465 'hsub' 'sub' <Predicate = (!empty_32)> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 507 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 507 'ret' 'ret_ln0' <Predicate = (icmp_ln176)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 7.14>
ST_5 : Operation 466 [1/2] (5.90ns)   --->   "%sub = hsub i16 %tmp_149, i16 %tmp_138" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 466 'hsub' 'sub' <Predicate = (!empty_32)> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 467 [1/1] (1.23ns)   --->   "%store_ln188 = store i16 %sub, i11 %reg_file_23_0_addr" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 467 'store' 'store_ln188' <Predicate = (id_read == 11 & !empty_32 & !trunc_ln188)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_5 : Operation 468 [1/1] (0.00ns)   --->   "%br_ln188 = br void %arrayidx5657.exit150" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 468 'br' 'br_ln188' <Predicate = (id_read == 11 & !empty_32 & !trunc_ln188)> <Delay = 0.00>
ST_5 : Operation 469 [1/1] (1.23ns)   --->   "%store_ln188 = store i16 %sub, i11 %reg_file_23_1_addr" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 469 'store' 'store_ln188' <Predicate = (id_read == 11 & !empty_32 & trunc_ln188)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_5 : Operation 470 [1/1] (0.00ns)   --->   "%br_ln188 = br void %arrayidx5657.exit150" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 470 'br' 'br_ln188' <Predicate = (id_read == 11 & !empty_32 & trunc_ln188)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 1.23>
ST_6 : Operation 471 [1/1] (1.23ns)   --->   "%store_ln188 = store i16 %sub, i11 %reg_file_20_0_addr_7" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 471 'store' 'store_ln188' <Predicate = (id_read == 8 & !empty_32 & !trunc_ln188)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_6 : Operation 472 [1/1] (0.00ns)   --->   "%br_ln188 = br void %arrayidx5657.exit138" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 472 'br' 'br_ln188' <Predicate = (id_read == 8 & !empty_32 & !trunc_ln188)> <Delay = 0.00>
ST_6 : Operation 473 [1/1] (1.23ns)   --->   "%store_ln188 = store i16 %sub, i11 %reg_file_20_1_addr_7" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 473 'store' 'store_ln188' <Predicate = (id_read == 8 & !empty_32 & trunc_ln188)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_6 : Operation 474 [1/1] (0.00ns)   --->   "%br_ln188 = br void %arrayidx5657.exit138" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 474 'br' 'br_ln188' <Predicate = (id_read == 8 & !empty_32 & trunc_ln188)> <Delay = 0.00>
ST_6 : Operation 475 [1/1] (1.23ns)   --->   "%store_ln188 = store i16 %sub, i11 %reg_file_19_0_addr_7" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 475 'store' 'store_ln188' <Predicate = (id_read == 7 & !empty_32 & !trunc_ln188)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_6 : Operation 476 [1/1] (0.00ns)   --->   "%br_ln188 = br void %arrayidx5657.exit134" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 476 'br' 'br_ln188' <Predicate = (id_read == 7 & !empty_32 & !trunc_ln188)> <Delay = 0.00>
ST_6 : Operation 477 [1/1] (1.23ns)   --->   "%store_ln188 = store i16 %sub, i11 %reg_file_19_1_addr_7" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 477 'store' 'store_ln188' <Predicate = (id_read == 7 & !empty_32 & trunc_ln188)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_6 : Operation 478 [1/1] (0.00ns)   --->   "%br_ln188 = br void %arrayidx5657.exit134" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 478 'br' 'br_ln188' <Predicate = (id_read == 7 & !empty_32 & trunc_ln188)> <Delay = 0.00>
ST_6 : Operation 479 [1/1] (1.23ns)   --->   "%store_ln188 = store i16 %sub, i11 %reg_file_18_0_addr_7" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 479 'store' 'store_ln188' <Predicate = (id_read == 6 & !empty_32 & !trunc_ln188)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_6 : Operation 480 [1/1] (0.00ns)   --->   "%br_ln188 = br void %arrayidx5657.exit130" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 480 'br' 'br_ln188' <Predicate = (id_read == 6 & !empty_32 & !trunc_ln188)> <Delay = 0.00>
ST_6 : Operation 481 [1/1] (1.23ns)   --->   "%store_ln188 = store i16 %sub, i11 %reg_file_18_1_addr_7" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 481 'store' 'store_ln188' <Predicate = (id_read == 6 & !empty_32 & trunc_ln188)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_6 : Operation 482 [1/1] (0.00ns)   --->   "%br_ln188 = br void %arrayidx5657.exit130" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 482 'br' 'br_ln188' <Predicate = (id_read == 6 & !empty_32 & trunc_ln188)> <Delay = 0.00>
ST_6 : Operation 483 [1/1] (1.23ns)   --->   "%store_ln188 = store i16 %sub, i11 %reg_file_17_0_addr_7" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 483 'store' 'store_ln188' <Predicate = (id_read == 5 & !empty_32 & !trunc_ln188)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_6 : Operation 484 [1/1] (0.00ns)   --->   "%br_ln188 = br void %arrayidx5657.exit126" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 484 'br' 'br_ln188' <Predicate = (id_read == 5 & !empty_32 & !trunc_ln188)> <Delay = 0.00>
ST_6 : Operation 485 [1/1] (1.23ns)   --->   "%store_ln188 = store i16 %sub, i11 %reg_file_17_1_addr_7" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 485 'store' 'store_ln188' <Predicate = (id_read == 5 & !empty_32 & trunc_ln188)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_6 : Operation 486 [1/1] (0.00ns)   --->   "%br_ln188 = br void %arrayidx5657.exit126" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 486 'br' 'br_ln188' <Predicate = (id_read == 5 & !empty_32 & trunc_ln188)> <Delay = 0.00>
ST_6 : Operation 487 [1/1] (1.23ns)   --->   "%store_ln188 = store i16 %sub, i11 %reg_file_16_0_addr_7" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 487 'store' 'store_ln188' <Predicate = (id_read == 4 & !empty_32 & !trunc_ln188)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_6 : Operation 488 [1/1] (0.00ns)   --->   "%br_ln188 = br void %arrayidx5657.exit122" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 488 'br' 'br_ln188' <Predicate = (id_read == 4 & !empty_32 & !trunc_ln188)> <Delay = 0.00>
ST_6 : Operation 489 [1/1] (1.23ns)   --->   "%store_ln188 = store i16 %sub, i11 %reg_file_16_1_addr_7" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 489 'store' 'store_ln188' <Predicate = (id_read == 4 & !empty_32 & trunc_ln188)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_6 : Operation 490 [1/1] (0.00ns)   --->   "%br_ln188 = br void %arrayidx5657.exit122" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 490 'br' 'br_ln188' <Predicate = (id_read == 4 & !empty_32 & trunc_ln188)> <Delay = 0.00>
ST_6 : Operation 491 [1/1] (1.23ns)   --->   "%store_ln188 = store i16 %sub, i11 %reg_file_15_0_addr_8" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 491 'store' 'store_ln188' <Predicate = (id_read == 3 & !empty_32 & !trunc_ln188)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_6 : Operation 492 [1/1] (0.00ns)   --->   "%br_ln188 = br void %arrayidx5657.exit118" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 492 'br' 'br_ln188' <Predicate = (id_read == 3 & !empty_32 & !trunc_ln188)> <Delay = 0.00>
ST_6 : Operation 493 [1/1] (1.23ns)   --->   "%store_ln188 = store i16 %sub, i11 %reg_file_15_1_addr_8" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 493 'store' 'store_ln188' <Predicate = (id_read == 3 & !empty_32 & trunc_ln188)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_6 : Operation 494 [1/1] (0.00ns)   --->   "%br_ln188 = br void %arrayidx5657.exit118" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 494 'br' 'br_ln188' <Predicate = (id_read == 3 & !empty_32 & trunc_ln188)> <Delay = 0.00>
ST_6 : Operation 495 [1/1] (1.23ns)   --->   "%store_ln188 = store i16 %sub, i11 %reg_file_21_0_addr_7" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 495 'store' 'store_ln188' <Predicate = (id_read == 9 & !empty_32 & !trunc_ln188)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_6 : Operation 496 [1/1] (0.00ns)   --->   "%br_ln188 = br void %arrayidx5657.exit142" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 496 'br' 'br_ln188' <Predicate = (id_read == 9 & !empty_32 & !trunc_ln188)> <Delay = 0.00>
ST_6 : Operation 497 [1/1] (1.23ns)   --->   "%store_ln188 = store i16 %sub, i11 %reg_file_21_1_addr_7" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 497 'store' 'store_ln188' <Predicate = (id_read == 9 & !empty_32 & trunc_ln188)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_6 : Operation 498 [1/1] (0.00ns)   --->   "%br_ln188 = br void %arrayidx5657.exit142" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 498 'br' 'br_ln188' <Predicate = (id_read == 9 & !empty_32 & trunc_ln188)> <Delay = 0.00>
ST_6 : Operation 499 [1/1] (1.23ns)   --->   "%store_ln188 = store i16 %sub, i11 %reg_file_22_0_addr_7" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 499 'store' 'store_ln188' <Predicate = (id_read == 10 & !empty_32 & !trunc_ln188)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_6 : Operation 500 [1/1] (0.00ns)   --->   "%br_ln188 = br void %arrayidx5657.exit146" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 500 'br' 'br_ln188' <Predicate = (id_read == 10 & !empty_32 & !trunc_ln188)> <Delay = 0.00>
ST_6 : Operation 501 [1/1] (1.23ns)   --->   "%store_ln188 = store i16 %sub, i11 %reg_file_22_1_addr_7" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 501 'store' 'store_ln188' <Predicate = (id_read == 10 & !empty_32 & trunc_ln188)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_6 : Operation 502 [1/1] (0.00ns)   --->   "%br_ln188 = br void %arrayidx5657.exit146" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 502 'br' 'br_ln188' <Predicate = (id_read == 10 & !empty_32 & trunc_ln188)> <Delay = 0.00>
ST_6 : Operation 503 [1/1] (1.23ns)   --->   "%store_ln188 = store i16 %sub, i11 %reg_file_14_0_addr_8" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 503 'store' 'store_ln188' <Predicate = (id_read != 10 & id_read != 9 & id_read != 3 & id_read != 4 & id_read != 5 & id_read != 6 & id_read != 7 & id_read != 8 & id_read != 11 & !empty_32 & !trunc_ln188)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_6 : Operation 504 [1/1] (0.00ns)   --->   "%br_ln188 = br void %arrayidx5657.exit114" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 504 'br' 'br_ln188' <Predicate = (id_read != 10 & id_read != 9 & id_read != 3 & id_read != 4 & id_read != 5 & id_read != 6 & id_read != 7 & id_read != 8 & id_read != 11 & !empty_32 & !trunc_ln188)> <Delay = 0.00>
ST_6 : Operation 505 [1/1] (1.23ns)   --->   "%store_ln188 = store i16 %sub, i11 %reg_file_14_1_addr_8" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 505 'store' 'store_ln188' <Predicate = (id_read != 10 & id_read != 9 & id_read != 3 & id_read != 4 & id_read != 5 & id_read != 6 & id_read != 7 & id_read != 8 & id_read != 11 & !empty_32 & trunc_ln188)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_6 : Operation 506 [1/1] (0.00ns)   --->   "%br_ln188 = br void %arrayidx5657.exit114" [center-cgp-example/src/correlation.cpp:188]   --->   Operation 506 'br' 'br_ln188' <Predicate = (id_read != 10 & id_read != 9 & id_read != 3 & id_read != 4 & id_read != 5 & id_read != 6 & id_read != 7 & id_read != 8 & id_read != 11 & !empty_32 & trunc_ln188)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.29ns
The critical path consists of the following:
	'alloca' operation ('j') [45]  (0 ns)
	'load' operation ('j', center-cgp-example/src/correlation.cpp:188) on local variable 'j' [93]  (0 ns)
	'getelementptr' operation ('reg_file_6_0_addr_7', center-cgp-example/src/correlation.cpp:188) [337]  (0 ns)
	'load' operation ('reg_file_6_0_load_4', center-cgp-example/src/correlation.cpp:188) on array 'reg_file_6_0' [358]  (1.24 ns)
	blocking operation 0.058 ns on control path)

 <State 2>: 2.4ns
The critical path consists of the following:
	'load' operation ('reg_file_13_0_load', center-cgp-example/src/correlation.cpp:186) on array 'reg_file_13_0' [137]  (1.24 ns)
	'mux' operation ('tmp_s', center-cgp-example/src/correlation.cpp:186) [139]  (0.427 ns)
	'mux' operation ('tmp_116', center-cgp-example/src/correlation.cpp:186) [167]  (0.739 ns)

 <State 3>: 5.9ns
The critical path consists of the following:
	'hadd' operation ('add', center-cgp-example/src/correlation.cpp:186) [219]  (5.9 ns)

 <State 4>: 7.14ns
The critical path consists of the following:
	'hadd' operation ('add', center-cgp-example/src/correlation.cpp:186) [219]  (5.9 ns)
	'store' operation ('store_ln186', center-cgp-example/src/correlation.cpp:186) of variable 'add', center-cgp-example/src/correlation.cpp:186 on array 'reg_file_12_0' [304]  (1.24 ns)

 <State 5>: 7.14ns
The critical path consists of the following:
	'hsub' operation ('sub', center-cgp-example/src/correlation.cpp:188) [442]  (5.9 ns)
	'store' operation ('store_ln188', center-cgp-example/src/correlation.cpp:188) of variable 'sub', center-cgp-example/src/correlation.cpp:188 on array 'reg_file_23_0' [517]  (1.24 ns)

 <State 6>: 1.24ns
The critical path consists of the following:
	'store' operation ('store_ln188', center-cgp-example/src/correlation.cpp:188) of variable 'sub', center-cgp-example/src/correlation.cpp:188 on array 'reg_file_16_1' [490]  (1.24 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
