# Asynchronous-FIFO
Parameterized Synchronous FIFO design verified using a layered SystemVerilog testbench. Features include constrained randomization, a self-checking scoreboard, functional coverage, and SVA assertions.
