	component squares is
		port (
			clk_clk              : in  std_logic                     := 'X'; -- clk
			hex_new_signal       : out std_logic_vector(41 downto 0);        -- new_signal
			ledr_new_signal      : out std_logic_vector(9 downto 0);         -- new_signal
			ps2_conduit_end_clk  : in  std_logic                     := 'X'; -- conduit_end_clk
			ps2_conduit_end_data : in  std_logic                     := 'X'; -- conduit_end_data
			reset_reset_n        : in  std_logic                     := 'X'; -- reset_n
			vga_CLK              : out std_logic;                            -- CLK
			vga_HS               : out std_logic;                            -- HS
			vga_VS               : out std_logic;                            -- VS
			vga_BLANK            : out std_logic;                            -- BLANK
			vga_SYNC             : out std_logic;                            -- SYNC
			vga_R                : out std_logic_vector(7 downto 0);         -- R
			vga_G                : out std_logic_vector(7 downto 0);         -- G
			vga_B                : out std_logic_vector(7 downto 0)          -- B
		);
	end component squares;

