ila_eth_tx.v,verilog,xil_defaultlib,../../../ip/ila_eth_tx/sim/ila_eth_tx.v,incdir="../../../ip/ila_eth_tx/hdl/verilog"
glbl.v,Verilog,xil_defaultlib,glbl.v
