
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.117133                       # Number of seconds simulated
sim_ticks                                117132682345                       # Number of ticks simulated
final_tick                               1168478662337                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 166102                       # Simulator instruction rate (inst/s)
host_op_rate                                   209769                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                5914672                       # Simulator tick rate (ticks/s)
host_mem_usage                               16902916                       # Number of bytes of host memory used
host_seconds                                 19803.75                       # Real time elapsed on the host
sim_insts                                  3289438553                       # Number of instructions simulated
sim_ops                                    4154205046                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       585728                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1541248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       641408                       # Number of bytes read from this memory
system.physmem.bytes_read::total              2773376                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1395968                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1395968                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         4576                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        12041                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         5011                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 21667                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           10906                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                10906                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        16392                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      5000551                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        10928                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     13158138                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        15299                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      5475910                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                23677218                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        16392                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        10928                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        15299                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              42618                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          11917835                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               11917835                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          11917835                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        16392                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      5000551                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        10928                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     13158138                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        15299                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      5475910                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               35595053                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               140615466                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23686708                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19405481                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2010325                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9633399                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         9359598                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2424702                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        92278                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    105117936                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             127132865                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23686708                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11784300                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             27544754                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6023130                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       3446368                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12299371                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1572198                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    140104576                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.110427                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.535122                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       112559822     80.34%     80.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2222978      1.59%     81.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3773255      2.69%     84.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2196157      1.57%     86.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1717494      1.23%     87.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1516495      1.08%     88.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          928945      0.66%     89.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2323554      1.66%     90.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12865876      9.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    140104576                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.168450                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.904117                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       104453709                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      4620535                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26963740                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        71275                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3995309                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3883334                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          211                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     153264710                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1197                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3995309                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       104981460                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         598891                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      3120712                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26490183                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       918014                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     152223852                       # Number of instructions processed by rename
system.switch_cpus0.rename.IQFullEvents         93631                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       529323                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    214910507                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    708188903                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    708188903                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171990357                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        42920132                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        34223                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17136                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2669783                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     14151856                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7226039                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        70003                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1641558                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         147225914                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        34224                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        138180159                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        89062                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     21979910                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     48766410                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           48                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    140104576                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.986264                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.547282                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     83724917     59.76%     59.76% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     21640083     15.45%     75.20% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11647034      8.31%     83.52% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8659503      6.18%     89.70% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8441056      6.02%     95.72% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3122984      2.23%     97.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2373587      1.69%     99.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       316463      0.23%     99.87% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       178949      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    140104576                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         122811     27.99%     27.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     27.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     27.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     27.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     27.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     27.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     27.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     27.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     27.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     27.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     27.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     27.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     27.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     27.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     27.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     27.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     27.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     27.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     27.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     27.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     27.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     27.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     27.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     27.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     27.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     27.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     27.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     27.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     27.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        164202     37.42%     65.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       151761     34.59%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    116630546     84.40%     84.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1870416      1.35%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        17087      0.01%     85.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12461101      9.02%     94.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7201009      5.21%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     138180159                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.982681                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             438774                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.003175                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    416992724                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    169240282                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135226549                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138618933                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       280472                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2976049                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          234                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       119016                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3995309                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         401424                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        53413                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    147260138                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       764418                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     14151856                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7226039                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17136                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         43147                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          234                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1155726                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1070082                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2225808                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136024993                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12147541                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2155160                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19348339                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19248807                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7200798                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.967354                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135226608                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135226549                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         79951280                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        221509148                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.961676                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.360939                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123264152                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     23996212                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        34176                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2027252                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    136109267                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.905626                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.714242                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     86254328     63.37%     63.37% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     24030576     17.66%     81.03% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      9395911      6.90%     87.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4941367      3.63%     91.56% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4206257      3.09%     94.65% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      2025645      1.49%     96.14% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       950969      0.70%     96.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1475126      1.08%     97.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2829088      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    136109267                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123264152                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18282827                       # Number of memory references committed
system.switch_cpus0.commit.loads             11175804                       # Number of loads committed
system.switch_cpus0.commit.membars              17088                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17884103                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110969711                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2549483                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2829088                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           280540543                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          298517702                       # The number of ROB writes
system.switch_cpus0.timesIdled                  23574                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 510890                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123264152                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.406155                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.406155                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.711159                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.711159                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       611685012                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      188807253                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      143064788                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         34176                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               140615466                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        22837576                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18818475                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1895931                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      8827315                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8506821                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2392325                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        85468                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    102571029                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             126047662                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           22837576                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10899146                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             26754846                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6124029                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5010092                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         11886156                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1544035                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    138535609                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.108678                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.551168                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       111780763     80.69%     80.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2739345      1.98%     82.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2332353      1.68%     84.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2329578      1.68%     86.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2224831      1.61%     87.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1085514      0.78%     88.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          755503      0.55%     88.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1963028      1.42%     90.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        13324694      9.62%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    138535609                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.162412                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.896400                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       101446236                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      6374986                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         26411287                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       109812                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4193287                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3670217                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         6359                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     152100046                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        50316                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4193287                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       101955125                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        4012117                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1219715                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         25997665                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1157689                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     150689619                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          327                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        409959                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       609105                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         2812                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    210797163                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    702248893                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    702248893                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    165777592                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        45019566                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        32004                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        16224                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          3782301                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     14982186                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7792108                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       307263                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1714045                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         146840030                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        32003                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        136941592                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       104009                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     24743377                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     56701955                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          443                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    138535609                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.988494                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.585460                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     82126165     59.28%     59.28% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     23316751     16.83%     76.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11724435      8.46%     84.58% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7687646      5.55%     90.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6795406      4.91%     95.03% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2675189      1.93%     96.96% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3010078      2.17%     99.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7      1104516      0.80%     99.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        95423      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    138535609                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         963493     74.50%     74.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     74.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     74.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     74.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     74.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     74.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     74.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     74.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     74.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     74.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     74.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     74.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     74.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     74.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     74.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     74.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     74.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     74.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     74.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     74.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     74.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     74.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     74.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     74.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     74.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     74.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     74.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     74.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        158187     12.23%     86.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       171654     13.27%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    113086217     82.58%     82.58% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1972533      1.44%     84.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        15780      0.01%     84.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14123633     10.31%     94.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7743429      5.65%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     136941592                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.973873                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1293334                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009444                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    413816136                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    171616087                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    132908196                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     138234926                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       191221                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2922896                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          773                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          684                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       144893                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads          610                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4193287                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        3332236                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       268255                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    146872033                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts      1171557                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     14982186                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7792108                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        16223                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        219410                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents        13099                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          684                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1121401                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1072028                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2193429                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    134617221                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13886678                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2324371                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21628870                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18985256                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7742192                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.957343                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             132914011                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            132908196                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         80145947                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        217626293                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.945189                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.368273                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     98558949                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    120649812                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     26229684                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        31560                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1917496                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    134342321                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.898077                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.714222                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     85982230     64.00%     64.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     22162822     16.50%     80.50% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     10635490      7.92%     88.42% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4744054      3.53%     91.95% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3719189      2.77%     94.72% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1507865      1.12%     95.84% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1540884      1.15%     96.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1075833      0.80%     97.79% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2973954      2.21%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    134342321                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     98558949                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     120649812                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19706505                       # Number of memory references committed
system.switch_cpus1.commit.loads             12059290                       # Number of loads committed
system.switch_cpus1.commit.membars              15780                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17316376                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        108551007                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2376711                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2973954                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           278247863                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          297952681                       # The number of ROB writes
system.switch_cpus1.timesIdled                  50603                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2079857                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           98558949                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            120649812                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     98558949                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.426714                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.426714                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.700911                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.700911                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       608248950                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      183351091                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      143563486                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         31560                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               140615466                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        23626661                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     19173671                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2017521                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      9379165                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         9057067                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2536933                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        92660                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    103018411                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             129302354                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           23626661                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     11594000                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             28439389                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6603532                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       2613717                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12040603                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1586232                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    138631818                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.141474                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.545717                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       110192429     79.49%     79.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1992028      1.44%     80.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3668355      2.65%     83.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3321825      2.40%     85.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2128395      1.54%     87.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1715799      1.24%     88.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1004025      0.72%     89.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1037991      0.75%     90.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        13570971      9.79%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    138631818                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.168023                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.919546                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       101975462                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      3981305                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         28072876                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        47497                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4554676                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4071097                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         5626                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     156425500                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        28286                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4554676                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       102803806                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1054515                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1758521                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         27272881                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1187417                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     154669508                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           16                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        222220                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       514216                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    218780605                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    720269068                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    720269068                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    172855789                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        45924696                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        34040                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17020                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          4277562                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     14676072                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7266102                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        82915                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1626232                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         151713636                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        34040                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        140800428                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       158122                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     26858990                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     59285368                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples    138631818                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.015643                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.560877                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     79668830     57.47%     57.47% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     24257594     17.50%     74.97% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12750549      9.20%     84.16% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7394932      5.33%     89.50% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8154130      5.88%     95.38% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3034857      2.19%     97.57% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2692544      1.94%     99.51% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       516185      0.37%     99.88% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       162197      0.12%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    138631818                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         563570     68.66%     68.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     68.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     68.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     68.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     68.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     68.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     68.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     68.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     68.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     68.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     68.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     68.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     68.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     68.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     68.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     68.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     68.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     68.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     68.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     68.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     68.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     68.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     68.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     68.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     68.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     68.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     68.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     68.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        118464     14.43%     83.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       138807     16.91%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    118564553     84.21%     84.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1991569      1.41%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17020      0.01%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     12996028      9.23%     94.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7231258      5.14%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     140800428                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.001315                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             820841                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.005830                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    421211635                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    178606878                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    137715190                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     141621269                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       273169                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3407488                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           15                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          212                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       127467                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4554676                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         685154                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       103986                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    151747676                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       124905                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     14676072                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7266102                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17020                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         89883                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          212                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1117901                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1134635                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2252536                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    138492945                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12483578                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2307481                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            19714514                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19699575                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7230936                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.984905                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             137842150                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            137715190                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         80366154                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        225775325                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.979374                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.355956                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    100670705                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    123955448                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     27792598                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        34040                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2037429                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    134077142                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.924508                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.694548                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     83087811     61.97%     61.97% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     23623725     17.62%     79.59% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     11732455      8.75%     88.34% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      3987210      2.97%     91.31% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4917531      3.67%     94.98% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1718891      1.28%     96.26% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1216023      0.91%     97.17% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1003502      0.75%     97.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2789994      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    134077142                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    100670705                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     123955448                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18407219                       # Number of memory references committed
system.switch_cpus2.commit.loads             11268584                       # Number of loads committed
system.switch_cpus2.commit.membars              17020                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17891693                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        111674405                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2556657                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2789994                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           283035194                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          308051016                       # The number of ROB writes
system.switch_cpus2.timesIdled                  42041                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1983648                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          100670705                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            123955448                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    100670705                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.396786                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.396786                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.715929                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.715929                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       623600393                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      192778375                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      145766496                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         34040                       # number of misc regfile writes
system.l2.replacements                          21667                       # number of replacements
system.l2.tagsinuse                             32768                       # Cycle average of tags in use
system.l2.total_refs                          1458303                       # Total number of references to valid blocks.
system.l2.sampled_refs                          54435                       # Sample count of references to valid blocks.
system.l2.avg_refs                          26.789804                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           669.702830                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     14.262630                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   2189.266832                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      9.379620                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   6036.328121                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     12.205047                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   2377.998322                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           4512.825157                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.inst              0.012208                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data          10721.794942                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           6224.224292                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.020438                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000435                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.066811                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000286                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.184214                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000372                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.072571                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.137720                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.inst             0.000000                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.327203                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.189948                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        28406                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        84060                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        34007                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  146473                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            41065                       # number of Writeback hits
system.l2.Writeback_hits::total                 41065                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        28406                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        84060                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        34007                       # number of demand (read+write) hits
system.l2.demand_hits::total                   146473                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        28406                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        84060                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        34007                       # number of overall hits
system.l2.overall_hits::total                  146473                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         4576                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           10                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        12041                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         5011                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 21667                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         4576                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        12041                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         5011                       # number of demand (read+write) misses
system.l2.demand_misses::total                  21667                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         4576                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           10                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        12041                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         5011                       # number of overall misses
system.l2.overall_misses::total                 21667                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2584205                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    953283184                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      1894980                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   2453877617                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      2320925                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data   1033976816                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      4447937727                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2584205                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    953283184                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      1894980                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   2453877617                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      2320925                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   1033976816                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4447937727                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2584205                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    953283184                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      1894980                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   2453877617                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      2320925                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   1033976816                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4447937727                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        32982                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        96101                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        39018                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              168140                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        41065                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             41065                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        32982                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        96101                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        39018                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               168140                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        32982                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        96101                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        39018                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              168140                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.138742                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.125295                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.128428                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.128863                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.138742                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.125295                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.128428                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.128863                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.138742                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.125295                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.128428                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.128863                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 172280.333333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 208322.374126                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst       189498                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 203793.506935                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 165780.357143                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 206341.412093                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 205286.275303                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 172280.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 208322.374126                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst       189498                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 203793.506935                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 165780.357143                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 206341.412093                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 205286.275303                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 172280.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 208322.374126                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst       189498                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 203793.506935                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 165780.357143                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 206341.412093                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 205286.275303                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                10906                       # number of writebacks
system.l2.writebacks::total                     10906                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         4576                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        12041                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         5011                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            21667                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         4576                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        12041                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         5011                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             21667                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         4576                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        12041                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         5011                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            21667                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1711024                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    686778359                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1312742                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   1752861768                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1505931                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    742141412                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   3186311236                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1711024                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    686778359                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1312742                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   1752861768                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1505931                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    742141412                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3186311236                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1711024                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    686778359                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1312742                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   1752861768                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1505931                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    742141412                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3186311236                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.138742                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.125295                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.128428                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.128863                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.138742                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.125295                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.128428                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.128863                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.138742                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.125295                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.128428                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.128863                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 114068.266667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 150082.683348                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 131274.200000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 145574.434682                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 107566.500000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 148102.456995                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 147058.256150                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 114068.266667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 150082.683348                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 131274.200000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 145574.434682                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 107566.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 148102.456995                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 147058.256150                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 114068.266667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 150082.683348                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 131274.200000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 145574.434682                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 107566.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 148102.456995                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 147058.256150                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               460.997294                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012307008                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   461                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2195893.726681                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    14.997294                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          446                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.024034                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.714744                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.738778                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12299356                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12299356                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12299356                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12299356                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12299356                       # number of overall hits
system.cpu0.icache.overall_hits::total       12299356                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.cpu0.icache.overall_misses::total           15                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2866205                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2866205                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2866205                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2866205                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2866205                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2866205                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12299371                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12299371                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12299371                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12299371                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12299371                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12299371                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 191080.333333                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 191080.333333                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 191080.333333                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 191080.333333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 191080.333333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 191080.333333                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2708905                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2708905                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2708905                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2708905                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2708905                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2708905                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 180593.666667                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 180593.666667                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 180593.666667                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 180593.666667                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 180593.666667                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 180593.666667                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 32982                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               162342786                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 33238                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4884.252542                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.417687                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.582313                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.903975                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.096025                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9062182                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9062182                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7072849                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7072849                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17115                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17115                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        17088                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        17088                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16135031                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16135031                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16135031                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16135031                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        84292                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        84292                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        84292                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         84292                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        84292                       # number of overall misses
system.cpu0.dcache.overall_misses::total        84292                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   7982361257                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   7982361257                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   7982361257                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   7982361257                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   7982361257                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   7982361257                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9146474                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9146474                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7072849                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7072849                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17115                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17115                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        17088                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        17088                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16219323                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16219323                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16219323                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16219323                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009216                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009216                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005197                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005197                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005197                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005197                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 94698.918723                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 94698.918723                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 94698.918723                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 94698.918723                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 94698.918723                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 94698.918723                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         9741                       # number of writebacks
system.cpu0.dcache.writebacks::total             9741                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        51310                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        51310                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        51310                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        51310                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        51310                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        51310                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        32982                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        32982                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        32982                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        32982                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        32982                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        32982                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   2853074789                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2853074789                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   2853074789                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   2853074789                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   2853074789                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   2853074789                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003606                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003606                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002034                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002034                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002034                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002034                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 86503.995786                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 86503.995786                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 86503.995786                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 86503.995786                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 86503.995786                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 86503.995786                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               549.982718                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1005500115                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1828182.027273                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst     9.982718                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          540                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.015998                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.865385                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.881383                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     11886143                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11886143                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     11886143                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11886143                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     11886143                       # number of overall hits
system.cpu1.icache.overall_hits::total       11886143                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           13                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            13                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.cpu1.icache.overall_misses::total           13                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2485939                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2485939                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2485939                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2485939                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2485939                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2485939                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     11886156                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11886156                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     11886156                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11886156                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     11886156                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11886156                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 191226.076923                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 191226.076923                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 191226.076923                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 191226.076923                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 191226.076923                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 191226.076923                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           10                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           10                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           10                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1978180                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1978180                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1978180                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1978180                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1978180                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1978180                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst       197818                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total       197818                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst       197818                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total       197818                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst       197818                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total       197818                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 96101                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               189924332                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 96357                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               1971.048621                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   234.653816                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    21.346184                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.916616                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.083384                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10789211                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10789211                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7615455                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7615455                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        16095                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        16095                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        15780                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        15780                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     18404666                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        18404666                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     18404666                       # number of overall hits
system.cpu1.dcache.overall_hits::total       18404666                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       401319                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       401319                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           95                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           95                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       401414                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        401414                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       401414                       # number of overall misses
system.cpu1.dcache.overall_misses::total       401414                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  37705681779                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  37705681779                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     10037996                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     10037996                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  37715719775                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  37715719775                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  37715719775                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  37715719775                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     11190530                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     11190530                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7615550                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7615550                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        16095                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        16095                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        15780                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        15780                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     18806080                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     18806080                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     18806080                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     18806080                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.035862                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.035862                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000012                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000012                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.021345                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.021345                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.021345                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.021345                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 93954.389847                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 93954.389847                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 105663.115789                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 105663.115789                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 93957.160874                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 93957.160874                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 93957.160874                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 93957.160874                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        22034                       # number of writebacks
system.cpu1.dcache.writebacks::total            22034                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       305218                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       305218                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           95                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           95                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       305313                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       305313                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       305313                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       305313                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        96101                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        96101                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        96101                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        96101                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        96101                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        96101                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   8222731519                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   8222731519                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   8222731519                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   8222731519                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   8222731519                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   8222731519                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.008588                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.008588                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.005110                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.005110                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.005110                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.005110                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 85563.433461                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 85563.433461                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 85563.433461                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 85563.433461                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 85563.433461                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 85563.433461                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.997099                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1008650822                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2178511.494600                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.997099                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022431                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.741983                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12040587                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12040587                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12040587                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12040587                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12040587                       # number of overall hits
system.cpu2.icache.overall_hits::total       12040587                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.cpu2.icache.overall_misses::total           16                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2878881                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2878881                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2878881                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2878881                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2878881                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2878881                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12040603                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12040603                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12040603                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12040603                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12040603                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12040603                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 179930.062500                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 179930.062500                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 179930.062500                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 179930.062500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 179930.062500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 179930.062500                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2437525                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2437525                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2437525                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2437525                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2437525                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2437525                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 174108.928571                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 174108.928571                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 174108.928571                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 174108.928571                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 174108.928571                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 174108.928571                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 39018                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               167661760                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 39274                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4269.026837                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.747618                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.252382                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.905264                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.094736                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9391188                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9391188                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7105147                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7105147                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17020                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17020                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17020                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17020                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16496335                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16496335                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16496335                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16496335                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       118065                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       118065                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       118065                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        118065                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       118065                       # number of overall misses
system.cpu2.dcache.overall_misses::total       118065                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  12688811360                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  12688811360                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  12688811360                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  12688811360                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  12688811360                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  12688811360                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9509253                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9509253                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7105147                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7105147                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17020                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17020                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17020                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17020                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     16614400                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16614400                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     16614400                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16614400                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.012416                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.012416                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.007106                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.007106                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.007106                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.007106                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 107473.098378                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 107473.098378                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 107473.098378                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 107473.098378                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 107473.098378                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 107473.098378                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         9290                       # number of writebacks
system.cpu2.dcache.writebacks::total             9290                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        79047                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        79047                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        79047                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        79047                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        79047                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        79047                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        39018                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        39018                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        39018                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        39018                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        39018                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        39018                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   3296094223                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   3296094223                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   3296094223                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   3296094223                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   3296094223                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   3296094223                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004103                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004103                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002348                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002348                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002348                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002348                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 84476.247450                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 84476.247450                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 84476.247450                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 84476.247450                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 84476.247450                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 84476.247450                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
