$date
	Sat Dec 06 23:18:32 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module cache_hierarchy_tb $end
$var wire 1 ! memory_access $end
$var wire 1 " l2_miss $end
$var wire 1 # l2_hit $end
$var wire 1 $ l1_miss $end
$var wire 1 % l1_hit $end
$var wire 8 & data_out [7:0] $end
$var reg 32 ' address [31:0] $end
$var reg 1 ( clk $end
$var reg 8 ) data_in [7:0] $end
$var reg 8 * l1_data [7:0] $end
$var reg 32 + l1_tag [31:0] $end
$var reg 1 , l1_valid $end
$var reg 8 - l2_data [7:0] $end
$var reg 32 . l2_tag [31:0] $end
$var reg 1 / l2_valid $end
$var reg 1 0 read_write $end
$var reg 1 1 rst_n $end
$scope module dut $end
$var wire 32 2 address [31:0] $end
$var wire 1 ( clk $end
$var wire 8 3 data_in [7:0] $end
$var wire 8 4 l1_data [7:0] $end
$var wire 32 5 l1_stored_tag [31:0] $end
$var wire 1 , l1_valid $end
$var wire 8 6 l2_data [7:0] $end
$var wire 32 7 l2_stored_tag [31:0] $end
$var wire 1 / l2_valid $end
$var wire 1 ! memory_access $end
$var wire 1 0 read_write $end
$var wire 1 1 rst_n $end
$var wire 1 " l2_miss $end
$var wire 1 # l2_hit $end
$var wire 8 8 l2_dout_internal [7:0] $end
$var wire 1 $ l1_miss $end
$var wire 1 % l1_hit $end
$var wire 8 9 l1_dout_internal [7:0] $end
$var wire 8 : data_out [7:0] $end
$scope module l1_ctrl $end
$var wire 32 ; address [31:0] $end
$var wire 1 ( clk $end
$var wire 8 < data_in [7:0] $end
$var wire 1 0 read_write $end
$var wire 1 1 rst_n $end
$var wire 32 = stored_data [31:0] $end
$var wire 32 > stored_tag [31:0] $end
$var wire 1 , valid $end
$var wire 1 ? l1_hit_internal $end
$var wire 32 @ decoded_tag [31:0] $end
$var wire 32 A decoded_offset [31:0] $end
$var wire 16 B decoded_index [15:0] $end
$var reg 8 C data_out [7:0] $end
$var reg 1 % l1_hit $end
$var reg 1 $ l1_miss $end
$scope module hit_det $end
$var wire 32 D address [31:0] $end
$var wire 1 ( clk $end
$var wire 1 ? hit_signal $end
$var wire 8 E index_bits [7:0] $end
$var wire 16 F num_sets [15:0] $end
$var wire 8 G offset_bits [7:0] $end
$var wire 1 1 rst_n $end
$var wire 32 H stored_tag [31:0] $end
$var wire 1 , valid_bit $end
$var wire 1 I tag_match $end
$var reg 32 J block_offset [31:0] $end
$var reg 16 K set_index [15:0] $end
$var reg 32 L tag [31:0] $end
$upscope $end
$upscope $end
$scope module l2_ctrl $end
$var wire 32 M address [31:0] $end
$var wire 1 ( clk $end
$var wire 8 N data_in [7:0] $end
$var wire 1 0 read_write $end
$var wire 1 1 rst_n $end
$var wire 32 O stored_data [31:0] $end
$var wire 32 P stored_tag [31:0] $end
$var wire 1 / valid $end
$var wire 1 Q l2_hit_internal $end
$var reg 8 R data_out [7:0] $end
$var reg 1 # l2_hit $end
$var reg 1 " l2_miss $end
$scope module hit_det $end
$var wire 32 S address [31:0] $end
$var wire 1 ( clk $end
$var wire 1 Q hit_signal $end
$var wire 8 T index_bits [7:0] $end
$var wire 16 U num_sets [15:0] $end
$var wire 8 V offset_bits [7:0] $end
$var wire 1 1 rst_n $end
$var wire 32 W stored_tag [31:0] $end
$var wire 1 / valid_bit $end
$var wire 1 X tag_match $end
$var reg 32 Y block_offset [31:0] $end
$var reg 16 Z set_index [15:0] $end
$var reg 32 [ tag [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 [
b0 Z
b0 Y
1X
b0 W
b110 V
b1000000000000 U
b1100 T
b0 S
b0 R
0Q
b0 P
b0 O
b0 N
b0 M
b0 L
b0 K
b0 J
1I
b0 H
b110 G
b100000000 F
b1000 E
b0 D
b0 C
b0 B
b0 A
b0 @
0?
b0 >
b0 =
b0 <
b0 ;
b0 :
b0 9
b0 8
b0 7
b0 6
b0 5
b0 4
b0 3
b0 2
01
00
0/
b0 .
b0 -
0,
b0 +
b0 *
b0 )
0(
b0 '
b0 &
0%
0$
0#
0"
0!
$end
#5000
1(
#10000
0(
#15000
1(
#20000
0(
11
#25000
1!
1"
1$
1(
#30000
1?
b10000 A
b10000 J
b10000 Y
0(
b10101010 =
b10101010 *
b10101010 4
1,
b10000 '
b10000 2
b10000 ;
b10000 D
b10000 M
b10000 S
#35000
0!
b10101010 &
b10101010 :
b10101010 9
b10101010 C
0$
1%
1(
#40000
1Q
0?
b100000 A
b100000 J
b100000 Y
0(
b10111011 O
b10111011 -
b10111011 6
1/
b0 =
b0 *
b0 4
0I
b1 +
b1 5
b1 >
b1 H
0,
b100000 '
b100000 2
b100000 ;
b100000 D
b100000 M
b100000 S
#45000
b10111011 &
b10111011 :
b10111011 8
b10111011 R
0"
1#
b0 9
b0 C
1$
0%
1(
#50000
0Q
b1 B
b1 K
b0 A
b0 J
b1 Z
b0 Y
0(
b0 O
b0 -
b0 6
0X
b1 .
b1 7
b1 P
b1 W
0/
b1000000 '
b1000000 2
b1000000 ;
b1000000 D
b1000000 M
b1000000 S
#55000
b0 &
b0 :
1!
b0 8
b0 R
1"
0#
1(
#60000
1?
b10000 A
b10000 J
b10000 Y
0(
b11011101 =
b11011101 *
b11011101 4
1I
b0 +
b0 5
b0 >
b0 H
1,
b11001100 )
b11001100 3
b11001100 <
b11001100 N
10
b1010000 '
b1010000 2
b1010000 ;
b1010000 D
b1010000 M
b1010000 S
#65000
0!
0$
1%
1(
#70000
1Q
0?
b100000 A
b100000 J
b100000 Y
0(
b11111111 O
b11111111 -
b11111111 6
1X
b0 .
b0 7
b0 P
b0 W
1/
0I
b11111111111111111111111111111111 +
b11111111111111111111111111111111 5
b11111111111111111111111111111111 >
b11111111111111111111111111111111 H
00
b1100000 '
b1100000 2
b1100000 ;
b1100000 D
b1100000 M
b1100000 S
#75000
b11111111 &
b11111111 :
1$
0%
b11111111 8
b11111111 R
0"
1#
1(
#80000
0(
#85000
1(
#90000
0(
