{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701838269206 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701838269224 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 05 20:51:09 2023 " "Processing started: Tue Dec 05 20:51:09 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701838269224 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701838269224 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab_general -c lab_general " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab_general -c lab_general" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701838269224 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701838270002 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701838270002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "rom.v" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/rom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701838281928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701838281928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "validate_move.sv 2 2 " "Found 2 design units, including 2 entities, in source file validate_move.sv" { { "Info" "ISGN_ENTITY_NAME" "1 validate_move " "Found entity 1: validate_move" {  } { { "validate_move.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/validate_move.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701838281944 ""} { "Info" "ISGN_ENTITY_NAME" "2 validate_move_tb " "Found entity 2: validate_move_tb" {  } { { "validate_move.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/validate_move.sv" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701838281944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701838281944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tic_tac_toe.sv 1 1 " "Found 1 design units, including 1 entities, in source file tic_tac_toe.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tic_tac_toe " "Found entity 1: tic_tac_toe" {  } { { "tic_tac_toe.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/tic_tac_toe.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701838281951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701838281951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "set_move.sv 2 2 " "Found 2 design units, including 2 entities, in source file set_move.sv" { { "Info" "ISGN_ENTITY_NAME" "1 set_move " "Found entity 1: set_move" {  } { { "set_move.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/set_move.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701838281951 ""} { "Info" "ISGN_ENTITY_NAME" "2 set_move_tb " "Found entity 2: set_move_tb" {  } { { "set_move.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/set_move.sv" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701838281951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701838281951 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting \")\" screen_handler.sv(20) " "Verilog HDL syntax error at screen_handler.sv(20) near text: \";\";  expecting \")\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "screen_handler.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/screen_handler.sv" 20 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1701838281960 ""}
{ "Error" "EVRFX_VERI_2080_UNCONVERTED" "reset screen_handler.sv(43) " "Verilog HDL error at screen_handler.sv(43): object reset declared in a list of port declarations cannot be redeclared within the module body" {  } { { "screen_handler.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/screen_handler.sv" 43 0 0 } }  } 0 10759 "Verilog HDL error at %2!s!: object %1!s! declared in a list of port declarations cannot be redeclared within the module body" 0 0 "Analysis & Synthesis" 0 -1 1701838281960 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "screen_handler.sv(138) " "Verilog HDL information at screen_handler.sv(138): always construct contains both blocking and non-blocking assignments" {  } { { "screen_handler.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/screen_handler.sv" 138 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1701838281960 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "screenhandler screen_handler.sv(19) " "Ignored design unit \"screenhandler\" at screen_handler.sv(19) due to previous errors" {  } { { "screen_handler.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/screen_handler.sv" 19 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1701838281960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "screen_handler.sv 0 0 " "Found 0 design units, including 0 entities, in source file screen_handler.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701838281966 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"if\";  expecting \"endmodule\" player_handler.sv(6) " "Verilog HDL syntax error at player_handler.sv(6) near text: \"if\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "player_handler.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/player_handler.sv" 6 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1701838281966 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\";  expecting \"endmodule\" player_handler.sv(10) " "Verilog HDL syntax error at player_handler.sv(10) near text: \"end\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "player_handler.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/player_handler.sv" 10 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1701838281966 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "player_handler player_handler.sv(1) " "Ignored design unit \"player_handler\" at player_handler.sv(1) due to previous errors" {  } { { "player_handler.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/player_handler.sv" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1701838281966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "player_handler.sv 0 0 " "Found 0 design units, including 0 entities, in source file player_handler.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701838281966 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"logic\";  expecting \".\", or \"(\" input_handler.sv(8) " "Verilog HDL syntax error at input_handler.sv(8) near text: \"logic\";  expecting \".\", or \"(\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "input_handler.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/input_handler.sv" 8 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1701838281966 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "input_handler input_handler.sv(1) " "Ignored design unit \"input_handler\" at input_handler.sv(1) due to previous errors" {  } { { "input_handler.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/input_handler.sv" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1701838281966 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "input_handler_tb input_handler.sv(38) " "Ignored design unit \"input_handler_tb\" at input_handler.sv(38) due to previous errors" {  } { { "input_handler.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/input_handler.sv" 38 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1701838281966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "input_handler.sv 0 0 " "Found 0 design units, including 0 entities, in source file input_handler.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701838281976 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "rom rom_bb.v(35) " "Verilog HDL error at rom_bb.v(35): module \"rom\" cannot be declared more than once" {  } { { "rom_bb.v" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/rom_bb.v" 35 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1701838281976 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "rom rom.v(40) " "HDL info at rom.v(40): see declaration for object \"rom\"" {  } { { "rom.v" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/rom.v" 40 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701838281976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_bb.v 0 0 " "Found 0 design units, including 0 entities, in source file rom_bb.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701838281976 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/noah-/Documents/CSE371/lab6/lab_general.map.smsg " "Generated suppressed messages file C:/Users/noah-/Documents/CSE371/lab6/lab_general.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701838282017 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 10 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 10 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4768 " "Peak virtual memory: 4768 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701838282071 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Dec 05 20:51:22 2023 " "Processing ended: Tue Dec 05 20:51:22 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701838282071 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701838282071 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701838282071 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701838282071 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 12 s 1  " "Quartus Prime Full Compilation was unsuccessful. 12 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701838282719 ""}
