;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-130
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD -30, 9
	DJN 210, 29
	DJN -1, @-20
	ADD -30, 9
	SUB -207, <-130
	SUB <-127, 100
	CMP <-127, 100
	SUB -30, 9
	SUB @121, 103
	SUB @121, 106
	DAT #0, <702
	DJN -1, @-20
	DJN -1, @-20
	SPL 0, <503
	SUB @121, 103
	SUB -207, <-130
	SUB -7, @-520
	SPL <127, 106
	SUB -207, <-130
	SUB -207, <-130
	SUB 0, 702
	CMP -207, <-530
	SUB -207, <-130
	SLT 0, 502
	ADD -30, 1
	ADD #21, 108
	JMN -81, 33
	ADD 210, 61
	SUB 12, @13
	SUB -207, <-530
	ADD #21, 108
	ADD #170, 0
	SUB -7, @-520
	ADD #170, 0
	ADD #170, 0
	SPL 0, <402
	SPL 0, <402
	SPL 0, <402
	SLT -30, 1
	ADD #21, 108
	CMP -207, <-130
	DJN -30, 9
	CMP -207, <-130
	SUB @-117, 100
	DJN -1, @-20
	DJN -1, @-20
