{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 19 16:56:40 2017 " "Info: Processing started: Sun Nov 19 16:56:40 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off DE2Bot -c DE2Bot --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off DE2Bot -c DE2Bot --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "VEL_CONTROL:inst52\|WATCHDOG_INT\[4\]~latch " "Warning: Node \"VEL_CONTROL:inst52\|WATCHDOG_INT\[4\]~latch\" is a latch" {  } { { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 262 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "VEL_CONTROL:inst51\|WATCHDOG_INT\[4\]~latch " "Warning: Node \"VEL_CONTROL:inst51\|WATCHDOG_INT\[4\]~latch\" is a latch" {  } { { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 262 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DAC_BEEP:inst35\|step\[2\]~latch " "Warning: Node \"DAC_BEEP:inst35\|step\[2\]~latch\" is a latch" {  } { { "DAC_BEEP.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/DAC_BEEP.vhd" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DAC_BEEP:inst35\|step\[1\]~latch " "Warning: Node \"DAC_BEEP:inst35\|step\[1\]~latch\" is a latch" {  } { { "DAC_BEEP.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/DAC_BEEP.vhd" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DAC_BEEP:inst35\|step\[5\]~latch " "Warning: Node \"DAC_BEEP:inst35\|step\[5\]~latch\" is a latch" {  } { { "DAC_BEEP.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/DAC_BEEP.vhd" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DAC_BEEP:inst35\|step\[3\]~latch " "Warning: Node \"DAC_BEEP:inst35\|step\[3\]~latch\" is a latch" {  } { { "DAC_BEEP.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/DAC_BEEP.vhd" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DAC_BEEP:inst35\|step\[4\]~latch " "Warning: Node \"DAC_BEEP:inst35\|step\[4\]~latch\" is a latch" {  } { { "DAC_BEEP.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/DAC_BEEP.vhd" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DAC_BEEP:inst35\|step\[6\]~latch " "Warning: Node \"DAC_BEEP:inst35\|step\[6\]~latch\" is a latch" {  } { { "DAC_BEEP.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/DAC_BEEP.vhd" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DAC_BEEP:inst35\|step\[0\]~latch " "Warning: Node \"DAC_BEEP:inst35\|step\[0\]~latch\" is a latch" {  } { { "DAC_BEEP.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/DAC_BEEP.vhd" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DAC_BEEP:inst35\|step\[7\]~latch " "Warning: Node \"DAC_BEEP:inst35\|step\[7\]~latch\" is a latch" {  } { { "DAC_BEEP.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/DAC_BEEP.vhd" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DAC_BEEP:inst35\|timer\[1\]~latch " "Warning: Node \"DAC_BEEP:inst35\|timer\[1\]~latch\" is a latch" {  } { { "DAC_BEEP.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/DAC_BEEP.vhd" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DAC_BEEP:inst35\|timer\[5\]~latch " "Warning: Node \"DAC_BEEP:inst35\|timer\[5\]~latch\" is a latch" {  } { { "DAC_BEEP.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/DAC_BEEP.vhd" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DAC_BEEP:inst35\|timer\[6\]~latch " "Warning: Node \"DAC_BEEP:inst35\|timer\[6\]~latch\" is a latch" {  } { { "DAC_BEEP.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/DAC_BEEP.vhd" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DAC_BEEP:inst35\|timer\[4\]~latch " "Warning: Node \"DAC_BEEP:inst35\|timer\[4\]~latch\" is a latch" {  } { { "DAC_BEEP.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/DAC_BEEP.vhd" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DAC_BEEP:inst35\|timer\[7\]~latch " "Warning: Node \"DAC_BEEP:inst35\|timer\[7\]~latch\" is a latch" {  } { { "DAC_BEEP.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/DAC_BEEP.vhd" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DAC_BEEP:inst35\|timer\[2\]~latch " "Warning: Node \"DAC_BEEP:inst35\|timer\[2\]~latch\" is a latch" {  } { { "DAC_BEEP.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/DAC_BEEP.vhd" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DAC_BEEP:inst35\|timer\[3\]~latch " "Warning: Node \"DAC_BEEP:inst35\|timer\[3\]~latch\" is a latch" {  } { { "DAC_BEEP.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/DAC_BEEP.vhd" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DAC_BEEP:inst35\|timer\[9\]~latch " "Warning: Node \"DAC_BEEP:inst35\|timer\[9\]~latch\" is a latch" {  } { { "DAC_BEEP.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/DAC_BEEP.vhd" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DAC_BEEP:inst35\|timer\[15\]~latch " "Warning: Node \"DAC_BEEP:inst35\|timer\[15\]~latch\" is a latch" {  } { { "DAC_BEEP.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/DAC_BEEP.vhd" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DAC_BEEP:inst35\|timer\[8\]~latch " "Warning: Node \"DAC_BEEP:inst35\|timer\[8\]~latch\" is a latch" {  } { { "DAC_BEEP.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/DAC_BEEP.vhd" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "SW\[17\] " "Info: Assuming node \"SW\[17\]\" is an undefined clock" {  } { { "DE2bot.bdf" "" { Schematic "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/DE2bot.bdf" { { 864 -32 136 880 "SW\[15..0\]" "" } { 296 128 296 312 "SW\[17..16\]" "" } { 2584 816 872 2600 "SW\[17\]" "" } { 1016 -56 125 1032 "DI\[10..0\],SAFETY,SW\[16\],KEY\[3..1\]" "" } { 832 192 288 848 "SW\[15..0\]" "" } { 288 296 351 304 "SW\[17..16\]" "" } } } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[17\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "AUD_DACLR " "Info: Assuming node \"AUD_DACLR\" is an undefined clock" {  } { { "DE2bot.bdf" "" { Schematic "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/DE2bot.bdf" { { 2208 -8 160 2224 "AUD_DACLR" "" } } } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_DACLR" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "AUD_BCLK " "Info: Assuming node \"AUD_BCLK\" is an undefined clock" {  } { { "DE2bot.bdf" "" { Schematic "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/DE2bot.bdf" { { 2224 -8 160 2240 "AUD_BCLK" "" } } } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "91 " "Warning: Found 91 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "inst70~0 " "Info: Detected gated clock \"inst70~0\" as buffer" {  } { { "DE2bot.bdf" "" { Schematic "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/DE2bot.bdf" { { 832 768 832 880 "inst70" "" } } } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst70~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst70 " "Info: Detected gated clock \"inst70\" as buffer" {  } { { "DE2bot.bdf" "" { Schematic "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/DE2bot.bdf" { { 832 768 832 880 "inst70" "" } } } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst70" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst71 " "Info: Detected gated clock \"inst71\" as buffer" {  } { { "DE2bot.bdf" "" { Schematic "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/DE2bot.bdf" { { 928 768 832 976 "inst71" "" } } } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst71" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst68 " "Info: Detected gated clock \"inst68\" as buffer" {  } { { "DE2bot.bdf" "" { Schematic "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/DE2bot.bdf" { { 1352 760 824 1400 "inst68" "" } } } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst68" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst73 " "Info: Detected gated clock \"inst73\" as buffer" {  } { { "DE2bot.bdf" "" { Schematic "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/DE2bot.bdf" { { 1048 776 840 1096 "inst73" "" } } } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst73" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst74 " "Info: Detected gated clock \"inst74\" as buffer" {  } { { "DE2bot.bdf" "" { Schematic "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/DE2bot.bdf" { { 1176 776 840 1224 "inst74" "" } } } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst74" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "oneshot_i2c:inst18\|i2c_master:inst\|data_clk " "Info: Detected ripple clock \"oneshot_i2c:inst18\|i2c_master:inst\|data_clk\" as buffer" {  } { { "i2c_master.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/i2c_master.vhd" 53 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "oneshot_i2c:inst18\|i2c_master:inst\|data_clk" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "DAC_BEEP:inst35\|step\[0\]~17 " "Info: Detected gated clock \"DAC_BEEP:inst35\|step\[0\]~17\" as buffer" {  } { { "DAC_BEEP.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/DAC_BEEP.vhd" 84 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DAC_BEEP:inst35\|step\[0\]~17" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "I2C_INTERFACE:inst16\|inst13 " "Info: Detected gated clock \"I2C_INTERFACE:inst16\|inst13\" as buffer" {  } { { "I2C_INTERFACE.bdf" "" { Schematic "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/I2C_INTERFACE.bdf" { { 24 304 368 72 "inst13" "" } } } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_INTERFACE:inst16\|inst13" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "UART_INTERFACE:inst1\|inst5 " "Info: Detected gated clock \"UART_INTERFACE:inst1\|inst5\" as buffer" {  } { { "UART_INTERFACE.bdf" "" { Schematic "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/UART_INTERFACE.bdf" { { -24 424 488 24 "inst5" "" } } } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_INTERFACE:inst1\|inst5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ACC_CLK_GEN:inst60\|clock_10KHz " "Info: Detected ripple clock \"ACC_CLK_GEN:inst60\|clock_10KHz\" as buffer" {  } { { "acc_clk_gen.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/acc_clk_gen.vhd" 16 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ACC_CLK_GEN:inst60\|clock_10KHz" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "UART_INTERFACE:inst1\|UART_LIMITER:inst11\|inhibit_bt " "Info: Detected ripple clock \"UART_INTERFACE:inst1\|UART_LIMITER:inst11\|inhibit_bt\" as buffer" {  } { { "UART_LIMITER.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/UART_LIMITER.vhd" 24 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_INTERFACE:inst1\|UART_LIMITER:inst11\|inhibit_bt" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst25~2 " "Info: Detected gated clock \"inst25~2\" as buffer" {  } { { "DE2bot.bdf" "" { Schematic "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/DE2bot.bdf" { { 704 768 832 752 "inst25" "" } } } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst25~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst25 " "Info: Detected gated clock \"inst25\" as buffer" {  } { { "DE2bot.bdf" "" { Schematic "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/DE2bot.bdf" { { 704 768 832 752 "inst25" "" } } } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst25" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "VEL_CONTROL:inst52\|LATCH~0 " "Info: Detected gated clock \"VEL_CONTROL:inst52\|LATCH~0\" as buffer" {  } { { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 43 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "VEL_CONTROL:inst52\|LATCH~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "IR_RCVR:inst44\|inst1 " "Info: Detected ripple clock \"IR_RCVR:inst44\|inst1\" as buffer" {  } { { "IR_RCVR.bdf" "" { Schematic "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/IR_RCVR.bdf" { { -72 224 288 8 "inst1" "" } } } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "IR_RCVR:inst44\|inst1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "IR_RCVR:inst44\|inst5 " "Info: Detected ripple clock \"IR_RCVR:inst44\|inst5\" as buffer" {  } { { "IR_RCVR.bdf" "" { Schematic "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/IR_RCVR.bdf" { { -72 344 408 8 "inst5" "" } } } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "IR_RCVR:inst44\|inst5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "VEL_CONTROL:inst51\|LATCH " "Info: Detected gated clock \"VEL_CONTROL:inst51\|LATCH\" as buffer" {  } { { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 43 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "VEL_CONTROL:inst51\|LATCH" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "VEL_CONTROL:inst52\|LATCH " "Info: Detected gated clock \"VEL_CONTROL:inst52\|LATCH\" as buffer" {  } { { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 43 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "VEL_CONTROL:inst52\|LATCH" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "I2C_INTERFACE:inst16\|inst12 " "Info: Detected gated clock \"I2C_INTERFACE:inst16\|inst12\" as buffer" {  } { { "I2C_INTERFACE.bdf" "" { Schematic "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/I2C_INTERFACE.bdf" { { -40 304 368 8 "inst12" "" } } } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_INTERFACE:inst16\|inst12" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "IR_RCVR:inst44\|ir_lpm_counter1:inst24\|lpm_counter:lpm_counter_component\|cntr_7ij:auto_generated\|safe_q\[2\] " "Info: Detected ripple clock \"IR_RCVR:inst44\|ir_lpm_counter1:inst24\|lpm_counter:lpm_counter_component\|cntr_7ij:auto_generated\|safe_q\[2\]\" as buffer" {  } { { "db/cntr_7ij.tdf" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/db/cntr_7ij.tdf" 72 8 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "IR_RCVR:inst44\|ir_lpm_counter1:inst24\|lpm_counter:lpm_counter_component\|cntr_7ij:auto_generated\|safe_q\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "IR_RCVR:inst44\|ir_lpm_counter1:inst24\|lpm_counter:lpm_counter_component\|cntr_7ij:auto_generated\|safe_q\[5\] " "Info: Detected ripple clock \"IR_RCVR:inst44\|ir_lpm_counter1:inst24\|lpm_counter:lpm_counter_component\|cntr_7ij:auto_generated\|safe_q\[5\]\" as buffer" {  } { { "db/cntr_7ij.tdf" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/db/cntr_7ij.tdf" 72 8 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "IR_RCVR:inst44\|ir_lpm_counter1:inst24\|lpm_counter:lpm_counter_component\|cntr_7ij:auto_generated\|safe_q\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "IR_RCVR:inst44\|ir_lpm_counter1:inst24\|lpm_counter:lpm_counter_component\|cntr_7ij:auto_generated\|safe_q\[4\] " "Info: Detected ripple clock \"IR_RCVR:inst44\|ir_lpm_counter1:inst24\|lpm_counter:lpm_counter_component\|cntr_7ij:auto_generated\|safe_q\[4\]\" as buffer" {  } { { "db/cntr_7ij.tdf" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/db/cntr_7ij.tdf" 72 8 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "IR_RCVR:inst44\|ir_lpm_counter1:inst24\|lpm_counter:lpm_counter_component\|cntr_7ij:auto_generated\|safe_q\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "IR_RCVR:inst44\|ir_lpm_counter1:inst24\|lpm_counter:lpm_counter_component\|cntr_7ij:auto_generated\|safe_q\[3\] " "Info: Detected ripple clock \"IR_RCVR:inst44\|ir_lpm_counter1:inst24\|lpm_counter:lpm_counter_component\|cntr_7ij:auto_generated\|safe_q\[3\]\" as buffer" {  } { { "db/cntr_7ij.tdf" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/db/cntr_7ij.tdf" 72 8 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "IR_RCVR:inst44\|ir_lpm_counter1:inst24\|lpm_counter:lpm_counter_component\|cntr_7ij:auto_generated\|safe_q\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IR_RCVR:inst44\|inst7 " "Info: Detected gated clock \"IR_RCVR:inst44\|inst7\" as buffer" {  } { { "IR_RCVR.bdf" "" { Schematic "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/IR_RCVR.bdf" { { -64 456 520 -16 "inst7" "" } } } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "IR_RCVR:inst44\|inst7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst5 " "Info: Detected ripple clock \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst5\" as buffer" {  } { { "QUADRATURE_DECODE.bdf" "" { Schematic "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/QUADRATURE_DECODE.bdf" { { -64 424 488 16 "inst5" "" } } } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst24 " "Info: Detected ripple clock \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst24\" as buffer" {  } { { "QUADRATURE_DECODE.bdf" "" { Schematic "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/QUADRATURE_DECODE.bdf" { { -240 424 488 -160 "inst24" "" } } } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst24" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CTIMER:inst21\|INT " "Info: Detected ripple clock \"CTIMER:inst21\|INT\" as buffer" {  } { { "CTIMER.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/CTIMER.vhd" 20 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CTIMER:inst21\|INT" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "VEL_CONTROL:inst52\|I_WARN_INT " "Info: Detected ripple clock \"VEL_CONTROL:inst52\|I_WARN_INT\" as buffer" {  } { { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 152 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "VEL_CONTROL:inst52\|I_WARN_INT" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "VEL_CONTROL:inst51\|I_WARN_INT " "Info: Detected ripple clock \"VEL_CONTROL:inst51\|I_WARN_INT\" as buffer" {  } { { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 152 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "VEL_CONTROL:inst51\|I_WARN_INT" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "UART_INTERFACE:inst1\|UART:inst2\|uart_rx_data_out_stb " "Info: Detected ripple clock \"UART_INTERFACE:inst1\|UART:inst2\|uart_rx_data_out_stb\" as buffer" {  } { { "uart.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/uart.vhd" 320 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_INTERFACE:inst1\|UART:inst2\|uart_rx_data_out_stb" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IR_RCVR:inst44\|inst17~0 " "Info: Detected gated clock \"IR_RCVR:inst44\|inst17~0\" as buffer" {  } { { "IR_RCVR.bdf" "" { Schematic "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/IR_RCVR.bdf" { { 592 728 792 704 "inst17" "" } } } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "IR_RCVR:inst44\|inst17~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "IR_RCVR:inst44\|ir_lpm_counter1:inst24\|lpm_counter:lpm_counter_component\|cntr_7ij:auto_generated\|safe_q\[0\] " "Info: Detected ripple clock \"IR_RCVR:inst44\|ir_lpm_counter1:inst24\|lpm_counter:lpm_counter_component\|cntr_7ij:auto_generated\|safe_q\[0\]\" as buffer" {  } { { "db/cntr_7ij.tdf" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/db/cntr_7ij.tdf" 72 8 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "IR_RCVR:inst44\|ir_lpm_counter1:inst24\|lpm_counter:lpm_counter_component\|cntr_7ij:auto_generated\|safe_q\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "IR_RCVR:inst44\|ir_lpm_counter1:inst24\|lpm_counter:lpm_counter_component\|cntr_7ij:auto_generated\|safe_q\[1\] " "Info: Detected ripple clock \"IR_RCVR:inst44\|ir_lpm_counter1:inst24\|lpm_counter:lpm_counter_component\|cntr_7ij:auto_generated\|safe_q\[1\]\" as buffer" {  } { { "db/cntr_7ij.tdf" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/db/cntr_7ij.tdf" 72 8 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "IR_RCVR:inst44\|ir_lpm_counter1:inst24\|lpm_counter:lpm_counter_component\|cntr_7ij:auto_generated\|safe_q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst2 " "Info: Detected gated clock \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst2\" as buffer" {  } { { "QUADRATURE_DECODE.bdf" "" { Schematic "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/QUADRATURE_DECODE.bdf" { { -104 512 576 -56 "inst2" "" } } } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst1 " "Info: Detected ripple clock \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst1\" as buffer" {  } { { "QUADRATURE_DECODE.bdf" "" { Schematic "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/QUADRATURE_DECODE.bdf" { { -64 672 736 16 "inst1" "" } } } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst5 " "Info: Detected ripple clock \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst5\" as buffer" {  } { { "QUADRATURE_DECODE.bdf" "" { Schematic "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/QUADRATURE_DECODE.bdf" { { -64 424 488 16 "inst5" "" } } } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst24 " "Info: Detected ripple clock \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst24\" as buffer" {  } { { "QUADRATURE_DECODE.bdf" "" { Schematic "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/QUADRATURE_DECODE.bdf" { { -240 424 488 -160 "inst24" "" } } } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst24" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "UART_INTERFACE:inst1\|inst20 " "Info: Detected gated clock \"UART_INTERFACE:inst1\|inst20\" as buffer" {  } { { "UART_INTERFACE.bdf" "" { Schematic "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/UART_INTERFACE.bdf" { { 144 784 848 192 "inst20" "" } } } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_INTERFACE:inst1\|inst20" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SONAR:inst54\|SONAR_INT " "Info: Detected ripple clock \"SONAR:inst54\|SONAR_INT\" as buffer" {  } { { "SONAR.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/SONAR.vhd" 29 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SONAR:inst54\|SONAR_INT" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst15 " "Info: Detected gated clock \"inst15\" as buffer" {  } { { "DE2bot.bdf" "" { Schematic "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/DE2bot.bdf" { { 2224 1280 1344 2272 "inst15" "" } } } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst15" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "I2C_INTERFACE:inst16\|i2c_master:inst\|data_clk " "Info: Detected ripple clock \"I2C_INTERFACE:inst16\|i2c_master:inst\|data_clk\" as buffer" {  } { { "i2c_master.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/i2c_master.vhd" 53 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_INTERFACE:inst16\|i2c_master:inst\|data_clk" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IR_RCVR:inst44\|inst17 " "Info: Detected gated clock \"IR_RCVR:inst44\|inst17\" as buffer" {  } { { "IR_RCVR.bdf" "" { Schematic "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/IR_RCVR.bdf" { { 592 728 792 704 "inst17" "" } } } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "IR_RCVR:inst44\|inst17" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst23 " "Info: Detected ripple clock \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst23\" as buffer" {  } { { "QUADRATURE_DECODE.bdf" "" { Schematic "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/QUADRATURE_DECODE.bdf" { { -336 424 488 -256 "inst23" "" } } } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst23" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst2 " "Info: Detected gated clock \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst2\" as buffer" {  } { { "QUADRATURE_DECODE.bdf" "" { Schematic "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/QUADRATURE_DECODE.bdf" { { -104 512 576 -56 "inst2" "" } } } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|rdemp_eq_comp_lsb_aeb " "Info: Detected ripple clock \"UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|rdemp_eq_comp_lsb_aeb\" as buffer" {  } { { "db/dcfifo_31m1.tdf" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/db/dcfifo_31m1.tdf" 72 2 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|rdemp_eq_comp_lsb_aeb" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|rdemp_eq_comp_msb_aeb " "Info: Detected ripple clock \"UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|rdemp_eq_comp_msb_aeb\" as buffer" {  } { { "db/dcfifo_31m1.tdf" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/db/dcfifo_31m1.tdf" 76 2 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|rdemp_eq_comp_msb_aeb" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst " "Info: Detected ripple clock \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst\" as buffer" {  } { { "QUADRATURE_DECODE.bdf" "" { Schematic "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/QUADRATURE_DECODE.bdf" { { -64 752 816 16 "inst" "" } } } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst23 " "Info: Detected ripple clock \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst23\" as buffer" {  } { { "QUADRATURE_DECODE.bdf" "" { Schematic "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/QUADRATURE_DECODE.bdf" { { -336 424 488 -256 "inst23" "" } } } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst23" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst1 " "Info: Detected ripple clock \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst1\" as buffer" {  } { { "QUADRATURE_DECODE.bdf" "" { Schematic "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/QUADRATURE_DECODE.bdf" { { -64 672 736 16 "inst1" "" } } } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ACC_CLK_GEN:inst60\|clock_12500KHz " "Info: Detected ripple clock \"ACC_CLK_GEN:inst60\|clock_12500KHz\" as buffer" {  } { { "acc_clk_gen.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/acc_clk_gen.vhd" 13 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ACC_CLK_GEN:inst60\|clock_12500KHz" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "I2C_INTERFACE:inst16\|inst6 " "Info: Detected gated clock \"I2C_INTERFACE:inst16\|inst6\" as buffer" {  } { { "I2C_INTERFACE.bdf" "" { Schematic "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/I2C_INTERFACE.bdf" { { 88 304 368 136 "inst6" "" } } } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_INTERFACE:inst16\|inst6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ACC_CLK_GEN:inst60\|clock_32Hz " "Info: Detected ripple clock \"ACC_CLK_GEN:inst60\|clock_32Hz\" as buffer" {  } { { "acc_clk_gen.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/acc_clk_gen.vhd" 18 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ACC_CLK_GEN:inst60\|clock_32Hz" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ACC_CLK_GEN:inst60\|clock_100Hz " "Info: Detected ripple clock \"ACC_CLK_GEN:inst60\|clock_100Hz\" as buffer" {  } { { "acc_clk_gen.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/acc_clk_gen.vhd" 17 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ACC_CLK_GEN:inst60\|clock_100Hz" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ACC_CLK_GEN:inst60\|clock_400KHz " "Info: Detected ripple clock \"ACC_CLK_GEN:inst60\|clock_400KHz\" as buffer" {  } { { "acc_clk_gen.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/acc_clk_gen.vhd" 14 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ACC_CLK_GEN:inst60\|clock_400KHz" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IO_DECODER:inst24\|Equal27~0 " "Info: Detected gated clock \"IO_DECODER:inst24\|Equal27~0\" as buffer" {  } { { "IO_DECODER.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/IO_DECODER.vhd" 89 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_DECODER:inst24\|Equal27~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IO_DECODER:inst24\|Equal24~2 " "Info: Detected gated clock \"IO_DECODER:inst24\|Equal24~2\" as buffer" {  } { { "IO_DECODER.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/IO_DECODER.vhd" 86 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_DECODER:inst24\|Equal24~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ACC_CLK_GEN:inst60\|clock_10Hz " "Info: Detected ripple clock \"ACC_CLK_GEN:inst60\|clock_10Hz\" as buffer" {  } { { "acc_clk_gen.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/acc_clk_gen.vhd" 19 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ACC_CLK_GEN:inst60\|clock_10Hz" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IO_DECODER:inst24\|Equal2~0 " "Info: Detected gated clock \"IO_DECODER:inst24\|Equal2~0\" as buffer" {  } { { "IO_DECODER.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/IO_DECODER.vhd" 63 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_DECODER:inst24\|Equal2~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IO_DECODER:inst24\|Equal24 " "Info: Detected gated clock \"IO_DECODER:inst24\|Equal24\" as buffer" {  } { { "IO_DECODER.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/IO_DECODER.vhd" 86 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_DECODER:inst24\|Equal24" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst " "Info: Detected ripple clock \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst\" as buffer" {  } { { "QUADRATURE_DECODE.bdf" "" { Schematic "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/QUADRATURE_DECODE.bdf" { { -64 752 816 16 "inst" "" } } } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SONAR:inst54\|Equal12~0 " "Info: Detected gated clock \"SONAR:inst54\|Equal12~0\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/appl/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SONAR:inst54\|Equal12~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "UART_INTERFACE:inst1\|inst3~0 " "Info: Detected gated clock \"UART_INTERFACE:inst1\|inst3~0\" as buffer" {  } { { "UART_INTERFACE.bdf" "" { Schematic "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/UART_INTERFACE.bdf" { { 72 424 488 120 "inst3" "" } } } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_INTERFACE:inst1\|inst3~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IO_DECODER:inst24\|Equal2~2 " "Info: Detected gated clock \"IO_DECODER:inst24\|Equal2~2\" as buffer" {  } { { "IO_DECODER.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/IO_DECODER.vhd" 63 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_DECODER:inst24\|Equal2~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SONAR:inst54\|Equal13~0 " "Info: Detected gated clock \"SONAR:inst54\|Equal13~0\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/appl/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SONAR:inst54\|Equal13~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst48 " "Info: Detected gated clock \"inst48\" as buffer" {  } { { "DE2bot.bdf" "" { Schematic "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/DE2bot.bdf" { { 616 88 152 664 "inst48" "" } } } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst48" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst45 " "Info: Detected gated clock \"inst45\" as buffer" {  } { { "DE2bot.bdf" "" { Schematic "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/DE2bot.bdf" { { 696 88 152 744 "inst45" "" } } } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst45" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst76 " "Info: Detected gated clock \"inst76\" as buffer" {  } { { "DE2bot.bdf" "" { Schematic "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/DE2bot.bdf" { { 936 128 192 984 "inst76" "" } } } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst76" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IO_DECODER:inst24\|Equal2~1 " "Info: Detected gated clock \"IO_DECODER:inst24\|Equal2~1\" as buffer" {  } { { "IO_DECODER.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/IO_DECODER.vhd" 63 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_DECODER:inst24\|Equal2~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IO_DECODER:inst24\|Equal18~0 " "Info: Detected gated clock \"IO_DECODER:inst24\|Equal18~0\" as buffer" {  } { { "IO_DECODER.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/IO_DECODER.vhd" 79 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_DECODER:inst24\|Equal18~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "UART_INTERFACE:inst1\|inst3 " "Info: Detected gated clock \"UART_INTERFACE:inst1\|inst3\" as buffer" {  } { { "UART_INTERFACE.bdf" "" { Schematic "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/UART_INTERFACE.bdf" { { 72 424 488 120 "inst3" "" } } } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_INTERFACE:inst1\|inst3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst77 " "Info: Detected gated clock \"inst77\" as buffer" {  } { { "DE2bot.bdf" "" { Schematic "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/DE2bot.bdf" { { 808 112 176 856 "inst77" "" } } } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst77" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "UART_INTERFACE:inst1\|inst6 " "Info: Detected gated clock \"UART_INTERFACE:inst1\|inst6\" as buffer" {  } { { "UART_INTERFACE.bdf" "" { Schematic "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/UART_INTERFACE.bdf" { { 24 424 488 72 "inst6" "" } } } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_INTERFACE:inst1\|inst6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IO_DECODER:inst24\|Equal21~2 " "Info: Detected gated clock \"IO_DECODER:inst24\|Equal21~2\" as buffer" {  } { { "IO_DECODER.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/IO_DECODER.vhd" 83 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_DECODER:inst24\|Equal21~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst77~0 " "Info: Detected gated clock \"inst77~0\" as buffer" {  } { { "DE2bot.bdf" "" { Schematic "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/DE2bot.bdf" { { 808 112 176 856 "inst77" "" } } } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst77~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IO_DECODER:inst24\|Equal17~0 " "Info: Detected gated clock \"IO_DECODER:inst24\|Equal17~0\" as buffer" {  } { { "IO_DECODER.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/IO_DECODER.vhd" 78 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_DECODER:inst24\|Equal17~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SCOMP:inst8\|IR\[2\] " "Info: Detected ripple clock \"SCOMP:inst8\|IR\[2\]\" as buffer" {  } { { "SCOMP.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/SCOMP.vhd" 120 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCOMP:inst8\|IR\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SCOMP:inst8\|IR\[3\] " "Info: Detected ripple clock \"SCOMP:inst8\|IR\[3\]\" as buffer" {  } { { "SCOMP.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/SCOMP.vhd" 120 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCOMP:inst8\|IR\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SCOMP:inst8\|IO_CYCLE " "Info: Detected ripple clock \"SCOMP:inst8\|IO_CYCLE\" as buffer" {  } { { "SCOMP.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/SCOMP.vhd" 18 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCOMP:inst8\|IO_CYCLE" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SCOMP:inst8\|IR\[5\] " "Info: Detected ripple clock \"SCOMP:inst8\|IR\[5\]\" as buffer" {  } { { "SCOMP.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/SCOMP.vhd" 120 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCOMP:inst8\|IR\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SCOMP:inst8\|IR\[7\] " "Info: Detected ripple clock \"SCOMP:inst8\|IR\[7\]\" as buffer" {  } { { "SCOMP.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/SCOMP.vhd" 120 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCOMP:inst8\|IR\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SCOMP:inst8\|IR\[6\] " "Info: Detected ripple clock \"SCOMP:inst8\|IR\[6\]\" as buffer" {  } { { "SCOMP.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/SCOMP.vhd" 120 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCOMP:inst8\|IR\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SONAR:inst54\|Equal11~0 " "Info: Detected gated clock \"SONAR:inst54\|Equal11~0\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/appl/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SONAR:inst54\|Equal11~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SCOMP:inst8\|IR\[0\] " "Info: Detected ripple clock \"SCOMP:inst8\|IR\[0\]\" as buffer" {  } { { "SCOMP.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/SCOMP.vhd" 120 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCOMP:inst8\|IR\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SCOMP:inst8\|IR\[1\] " "Info: Detected ripple clock \"SCOMP:inst8\|IR\[1\]\" as buffer" {  } { { "SCOMP.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/SCOMP.vhd" 120 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCOMP:inst8\|IR\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IO_DECODER:inst24\|SONAR_EN~1 " "Info: Detected gated clock \"IO_DECODER:inst24\|SONAR_EN~1\" as buffer" {  } { { "IO_DECODER.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/IO_DECODER.vhd" 31 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_DECODER:inst24\|SONAR_EN~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SCOMP:inst8\|IR\[4\] " "Info: Detected ripple clock \"SCOMP:inst8\|IR\[4\]\" as buffer" {  } { { "SCOMP.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/SCOMP.vhd" 120 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCOMP:inst8\|IR\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SCOMP:inst8\|IO_WRITE_INT " "Info: Detected ripple clock \"SCOMP:inst8\|IO_WRITE_INT\" as buffer" {  } { { "SCOMP.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/SCOMP.vhd" 50 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCOMP:inst8\|IO_WRITE_INT" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IO_DECODER:inst24\|SONAR_EN~0 " "Info: Detected gated clock \"IO_DECODER:inst24\|SONAR_EN~0\" as buffer" {  } { { "IO_DECODER.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/IO_DECODER.vhd" 31 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_DECODER:inst24\|SONAR_EN~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SONAR:inst54\|LATCH " "Info: Detected gated clock \"SONAR:inst54\|LATCH\" as buffer" {  } { { "SONAR.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/SONAR.vhd" 56 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SONAR:inst54\|LATCH" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ACC_CLK_GEN:inst60\|clock_170KHz " "Info: Detected ripple clock \"ACC_CLK_GEN:inst60\|clock_170KHz\" as buffer" {  } { { "acc_clk_gen.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/acc_clk_gen.vhd" 15 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ACC_CLK_GEN:inst60\|clock_170KHz" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "altpll1:inst11\|altpll:altpll_component\|_clk0 register UART_INTERFACE:inst1\|UART:inst2\|baud_counter\[3\] register UART_INTERFACE:inst1\|UART:inst2\|uart_rx_data_out_stb 63.665 ns " "Info: Slack time is 63.665 ns for clock \"altpll1:inst11\|altpll:altpll_component\|_clk0\" between source register \"UART_INTERFACE:inst1\|UART:inst2\|baud_counter\[3\]\" and destination register \"UART_INTERFACE:inst1\|UART:inst2\|uart_rx_data_out_stb\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "236.07 MHz 4.236 ns " "Info: Fmax is 236.07 MHz (period= 4.236 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "67.688 ns + Largest register register " "Info: + Largest register to register requirement is 67.688 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "67.901 ns + " "Info: + Setup relationship between source and destination is 67.901 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 67.901 ns " "Info: + Latch edge is 67.901 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll1:inst11\|altpll:altpll_component\|_clk0 67.901 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"altpll1:inst11\|altpll:altpll_component\|_clk0\" is 67.901 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll1:inst11\|altpll:altpll_component\|_clk0 67.901 ns 0.000 ns  50 " "Info: Clock period of Source clock \"altpll1:inst11\|altpll:altpll_component\|_clk0\" is 67.901 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.001 ns + Largest " "Info: + Largest clock skew is 0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll1:inst11\|altpll:altpll_component\|_clk0 destination 2.635 ns + Shortest register " "Info: + Shortest clock path from clock \"altpll1:inst11\|altpll:altpll_component\|_clk0\" to destination register is 2.635 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll1:inst11\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'altpll1:inst11\|altpll:altpll_component\|_clk0'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll1:inst11|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns altpll1:inst11\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 155 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 155; COMB Node = 'altpll1:inst11\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.023 ns) + CELL(0.537 ns) 2.635 ns UART_INTERFACE:inst1\|UART:inst2\|uart_rx_data_out_stb 3 REG LCFF_X29_Y7_N25 4 " "Info: 3: + IC(1.023 ns) + CELL(0.537 ns) = 2.635 ns; Loc. = LCFF_X29_Y7_N25; Fanout = 4; REG Node = 'UART_INTERFACE:inst1\|UART:inst2\|uart_rx_data_out_stb'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.560 ns" { altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb } "NODE_NAME" } } { "uart.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/uart.vhd" 320 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.38 % ) " "Info: Total cell delay = 0.537 ns ( 20.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.098 ns ( 79.62 % ) " "Info: Total interconnect delay = 2.098 ns ( 79.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.635 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.635 ns" { altpll1:inst11|altpll:altpll_component|_clk0 {} altpll1:inst11|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb {} } { 0.000ns 1.075ns 1.023ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll1:inst11\|altpll:altpll_component\|_clk0 source 2.634 ns - Longest register " "Info: - Longest clock path from clock \"altpll1:inst11\|altpll:altpll_component\|_clk0\" to source register is 2.634 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll1:inst11\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'altpll1:inst11\|altpll:altpll_component\|_clk0'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll1:inst11|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns altpll1:inst11\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 155 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 155; COMB Node = 'altpll1:inst11\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.022 ns) + CELL(0.537 ns) 2.634 ns UART_INTERFACE:inst1\|UART:inst2\|baud_counter\[3\] 3 REG LCFF_X24_Y15_N21 4 " "Info: 3: + IC(1.022 ns) + CELL(0.537 ns) = 2.634 ns; Loc. = LCFF_X24_Y15_N21; Fanout = 4; REG Node = 'UART_INTERFACE:inst1\|UART:inst2\|baud_counter\[3\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.559 ns" { altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|UART:inst2|baud_counter[3] } "NODE_NAME" } } { "uart.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/uart.vhd" 177 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.39 % ) " "Info: Total cell delay = 0.537 ns ( 20.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.097 ns ( 79.61 % ) " "Info: Total interconnect delay = 2.097 ns ( 79.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.634 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|UART:inst2|baud_counter[3] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.634 ns" { altpll1:inst11|altpll:altpll_component|_clk0 {} altpll1:inst11|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|UART:inst2|baud_counter[3] {} } { 0.000ns 1.075ns 1.022ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.635 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.635 ns" { altpll1:inst11|altpll:altpll_component|_clk0 {} altpll1:inst11|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb {} } { 0.000ns 1.075ns 1.023ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.634 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|UART:inst2|baud_counter[3] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.634 ns" { altpll1:inst11|altpll:altpll_component|_clk0 {} altpll1:inst11|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|UART:inst2|baud_counter[3] {} } { 0.000ns 1.075ns 1.022ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "uart.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/uart.vhd" 177 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "uart.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/uart.vhd" 320 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.635 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.635 ns" { altpll1:inst11|altpll:altpll_component|_clk0 {} altpll1:inst11|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb {} } { 0.000ns 1.075ns 1.023ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.634 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|UART:inst2|baud_counter[3] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.634 ns" { altpll1:inst11|altpll:altpll_component|_clk0 {} altpll1:inst11|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|UART:inst2|baud_counter[3] {} } { 0.000ns 1.075ns 1.022ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.023 ns - Longest register register " "Info: - Longest register to register delay is 4.023 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns UART_INTERFACE:inst1\|UART:inst2\|baud_counter\[3\] 1 REG LCFF_X24_Y15_N21 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y15_N21; Fanout = 4; REG Node = 'UART_INTERFACE:inst1\|UART:inst2\|baud_counter\[3\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { UART_INTERFACE:inst1|UART:inst2|baud_counter[3] } "NODE_NAME" } } { "uart.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/uart.vhd" 177 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.338 ns) + CELL(0.436 ns) 0.774 ns UART_INTERFACE:inst1\|UART:inst2\|uart_rx_sample_tick~1 2 COMB LCCOMB_X24_Y15_N30 1 " "Info: 2: + IC(0.338 ns) + CELL(0.436 ns) = 0.774 ns; Loc. = LCCOMB_X24_Y15_N30; Fanout = 1; COMB Node = 'UART_INTERFACE:inst1\|UART:inst2\|uart_rx_sample_tick~1'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.774 ns" { UART_INTERFACE:inst1|UART:inst2|baud_counter[3] UART_INTERFACE:inst1|UART:inst2|uart_rx_sample_tick~1 } "NODE_NAME" } } { "uart.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/uart.vhd" 103 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.398 ns) + CELL(0.275 ns) 1.447 ns UART_INTERFACE:inst1\|UART:inst2\|uart_rx_sample_tick~2 3 COMB LCCOMB_X24_Y15_N10 8 " "Info: 3: + IC(0.398 ns) + CELL(0.275 ns) = 1.447 ns; Loc. = LCCOMB_X24_Y15_N10; Fanout = 8; COMB Node = 'UART_INTERFACE:inst1\|UART:inst2\|uart_rx_sample_tick~2'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.673 ns" { UART_INTERFACE:inst1|UART:inst2|uart_rx_sample_tick~1 UART_INTERFACE:inst1|UART:inst2|uart_rx_sample_tick~2 } "NODE_NAME" } } { "uart.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/uart.vhd" 103 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.738 ns) + CELL(0.415 ns) 2.600 ns UART_INTERFACE:inst1\|UART:inst2\|Selector13~1 4 COMB LCCOMB_X28_Y15_N12 1 " "Info: 4: + IC(0.738 ns) + CELL(0.415 ns) = 2.600 ns; Loc. = LCCOMB_X28_Y15_N12; Fanout = 1; COMB Node = 'UART_INTERFACE:inst1\|UART:inst2\|Selector13~1'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.153 ns" { UART_INTERFACE:inst1|UART:inst2|uart_rx_sample_tick~2 UART_INTERFACE:inst1|UART:inst2|Selector13~1 } "NODE_NAME" } } { "uart.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/uart.vhd" 327 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.057 ns) + CELL(0.366 ns) 4.023 ns UART_INTERFACE:inst1\|UART:inst2\|uart_rx_data_out_stb 5 REG LCFF_X29_Y7_N25 4 " "Info: 5: + IC(1.057 ns) + CELL(0.366 ns) = 4.023 ns; Loc. = LCFF_X29_Y7_N25; Fanout = 4; REG Node = 'UART_INTERFACE:inst1\|UART:inst2\|uart_rx_data_out_stb'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.423 ns" { UART_INTERFACE:inst1|UART:inst2|Selector13~1 UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb } "NODE_NAME" } } { "uart.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/uart.vhd" 320 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.492 ns ( 37.09 % ) " "Info: Total cell delay = 1.492 ns ( 37.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.531 ns ( 62.91 % ) " "Info: Total interconnect delay = 2.531 ns ( 62.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.023 ns" { UART_INTERFACE:inst1|UART:inst2|baud_counter[3] UART_INTERFACE:inst1|UART:inst2|uart_rx_sample_tick~1 UART_INTERFACE:inst1|UART:inst2|uart_rx_sample_tick~2 UART_INTERFACE:inst1|UART:inst2|Selector13~1 UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "4.023 ns" { UART_INTERFACE:inst1|UART:inst2|baud_counter[3] {} UART_INTERFACE:inst1|UART:inst2|uart_rx_sample_tick~1 {} UART_INTERFACE:inst1|UART:inst2|uart_rx_sample_tick~2 {} UART_INTERFACE:inst1|UART:inst2|Selector13~1 {} UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb {} } { 0.000ns 0.338ns 0.398ns 0.738ns 1.057ns } { 0.000ns 0.436ns 0.275ns 0.415ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.635 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.635 ns" { altpll1:inst11|altpll:altpll_component|_clk0 {} altpll1:inst11|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb {} } { 0.000ns 1.075ns 1.023ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.634 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|UART:inst2|baud_counter[3] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.634 ns" { altpll1:inst11|altpll:altpll_component|_clk0 {} altpll1:inst11|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|UART:inst2|baud_counter[3] {} } { 0.000ns 1.075ns 1.022ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.023 ns" { UART_INTERFACE:inst1|UART:inst2|baud_counter[3] UART_INTERFACE:inst1|UART:inst2|uart_rx_sample_tick~1 UART_INTERFACE:inst1|UART:inst2|uart_rx_sample_tick~2 UART_INTERFACE:inst1|UART:inst2|Selector13~1 UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "4.023 ns" { UART_INTERFACE:inst1|UART:inst2|baud_counter[3] {} UART_INTERFACE:inst1|UART:inst2|uart_rx_sample_tick~1 {} UART_INTERFACE:inst1|UART:inst2|uart_rx_sample_tick~2 {} UART_INTERFACE:inst1|UART:inst2|Selector13~1 {} UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb {} } { 0.000ns 0.338ns 0.398ns 0.738ns 1.057ns } { 0.000ns 0.436ns 0.275ns 0.415ns 0.366ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "altpll1:inst11\|altpll:altpll_component\|_clk1 " "Info: No valid register-to-register data paths exist for clock \"altpll1:inst11\|altpll:altpll_component\|_clk1\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk0 register TIMER:inst20\|COUNT\[7\] register VEL_CONTROL:inst51\|IO_DATA_INT\[4\] 9.693 ns " "Info: Slack time is 9.693 ns for clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" between source register \"TIMER:inst20\|COUNT\[7\]\" and destination register \"VEL_CONTROL:inst51\|IO_DATA_INT\[4\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "19.802 ns + Largest register register " "Info: + Largest register to register requirement is 19.802 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "20.000 ns + " "Info: + Setup relationship between source and destination is 20.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 40.000 ns " "Info: + Latch edge is 40.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll0:inst\|altpll:altpll_component\|_clk0 80.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" is 80.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 20.000 ns " "Info: - Launch edge is 20.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll0:inst\|altpll:altpll_component\|_clk1 40.000 ns 20.000 ns inverted 50 " "Info: Clock period of Source clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" is 40.000 ns with inverted offset of 20.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.016 ns + Largest " "Info: + Largest clock skew is 0.016 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk0 destination 2.675 ns + Shortest register " "Info: + Shortest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" to destination register is 2.675 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk0  -2.358 ns + Early " "Info: + Early clock latency of clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" is -2.358 ns" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-2.358 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -2.358 ns altpll0:inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.358 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) -1.267 ns altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 471 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = -1.267 ns; Loc. = CLKCTRL_G3; Fanout = 471; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.013 ns) + CELL(0.787 ns) 0.533 ns SCOMP:inst8\|IR\[6\] 3 REG LCFF_X31_Y11_N9 16 " "Info: 3: + IC(1.013 ns) + CELL(0.787 ns) = 0.533 ns; Loc. = LCFF_X31_Y11_N9; Fanout = 16; REG Node = 'SCOMP:inst8\|IR\[6\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.800 ns" { altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IR[6] } "NODE_NAME" } } { "SCOMP.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/SCOMP.vhd" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.856 ns VEL_CONTROL:inst51\|LATCH 4 COMB LCCOMB_X31_Y11_N8 14 " "Info: 4: + IC(0.000 ns) + CELL(0.323 ns) = 0.856 ns; Loc. = LCCOMB_X31_Y11_N8; Fanout = 14; COMB Node = 'VEL_CONTROL:inst51\|LATCH'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { SCOMP:inst8|IR[6] VEL_CONTROL:inst51|LATCH } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.282 ns) + CELL(0.537 ns) 2.675 ns VEL_CONTROL:inst51\|IO_DATA_INT\[4\] 5 REG LCFF_X35_Y18_N23 3 " "Info: 5: + IC(1.282 ns) + CELL(0.537 ns) = 2.675 ns; Loc. = LCFF_X35_Y18_N23; Fanout = 3; REG Node = 'VEL_CONTROL:inst51\|IO_DATA_INT\[4\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.819 ns" { VEL_CONTROL:inst51|LATCH VEL_CONTROL:inst51|IO_DATA_INT[4] } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.647 ns ( 32.72 % ) " "Info: Total cell delay = 1.647 ns ( 32.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.386 ns ( 67.28 % ) " "Info: Total interconnect delay = 3.386 ns ( 67.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.675 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IR[6] VEL_CONTROL:inst51|LATCH VEL_CONTROL:inst51|IO_DATA_INT[4] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.675 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|IR[6] {} VEL_CONTROL:inst51|LATCH {} VEL_CONTROL:inst51|IO_DATA_INT[4] {} } { 0.000ns 1.091ns 1.013ns 0.000ns 1.282ns } { 0.000ns 0.000ns 0.787ns 0.323ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk1 source 2.659 ns - Longest register " "Info: - Longest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" to source register is 2.659 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk1  -2.358 ns + Late " "Info: + Late clock latency of clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" is -2.358 ns" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-2.358 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -2.358 ns altpll0:inst\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.358 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk1'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) -1.267 ns altpll0:inst\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 94 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = -1.267 ns; Loc. = CLKCTRL_G2; Fanout = 94; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.036 ns) + CELL(0.787 ns) 0.556 ns ACC_CLK_GEN:inst60\|clock_10Hz 3 REG LCFF_X64_Y19_N7 2 " "Info: 3: + IC(1.036 ns) + CELL(0.787 ns) = 0.556 ns; Loc. = LCFF_X64_Y19_N7; Fanout = 2; REG Node = 'ACC_CLK_GEN:inst60\|clock_10Hz'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.823 ns" { altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_10Hz } "NODE_NAME" } } { "acc_clk_gen.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/acc_clk_gen.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.589 ns) + CELL(0.000 ns) 1.145 ns ACC_CLK_GEN:inst60\|clock_10Hz~clkctrl 4 COMB CLKCTRL_G7 124 " "Info: 4: + IC(0.589 ns) + CELL(0.000 ns) = 1.145 ns; Loc. = CLKCTRL_G7; Fanout = 124; COMB Node = 'ACC_CLK_GEN:inst60\|clock_10Hz~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.589 ns" { ACC_CLK_GEN:inst60|clock_10Hz ACC_CLK_GEN:inst60|clock_10Hz~clkctrl } "NODE_NAME" } } { "acc_clk_gen.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/acc_clk_gen.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.977 ns) + CELL(0.537 ns) 2.659 ns TIMER:inst20\|COUNT\[7\] 5 REG LCFF_X37_Y9_N13 3 " "Info: 5: + IC(0.977 ns) + CELL(0.537 ns) = 2.659 ns; Loc. = LCFF_X37_Y9_N13; Fanout = 3; REG Node = 'TIMER:inst20\|COUNT\[7\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.514 ns" { ACC_CLK_GEN:inst60|clock_10Hz~clkctrl TIMER:inst20|COUNT[7] } "NODE_NAME" } } { "TIMER.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/TIMER.vhd" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.324 ns ( 26.39 % ) " "Info: Total cell delay = 1.324 ns ( 26.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.693 ns ( 73.61 % ) " "Info: Total interconnect delay = 3.693 ns ( 73.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.659 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_10Hz ACC_CLK_GEN:inst60|clock_10Hz~clkctrl TIMER:inst20|COUNT[7] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.659 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_10Hz {} ACC_CLK_GEN:inst60|clock_10Hz~clkctrl {} TIMER:inst20|COUNT[7] {} } { 0.000ns 1.091ns 1.036ns 0.589ns 0.977ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.675 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IR[6] VEL_CONTROL:inst51|LATCH VEL_CONTROL:inst51|IO_DATA_INT[4] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.675 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|IR[6] {} VEL_CONTROL:inst51|LATCH {} VEL_CONTROL:inst51|IO_DATA_INT[4] {} } { 0.000ns 1.091ns 1.013ns 0.000ns 1.282ns } { 0.000ns 0.000ns 0.787ns 0.323ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.659 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_10Hz ACC_CLK_GEN:inst60|clock_10Hz~clkctrl TIMER:inst20|COUNT[7] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.659 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_10Hz {} ACC_CLK_GEN:inst60|clock_10Hz~clkctrl {} TIMER:inst20|COUNT[7] {} } { 0.000ns 1.091ns 1.036ns 0.589ns 0.977ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "TIMER.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/TIMER.vhd" 49 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 89 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.675 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IR[6] VEL_CONTROL:inst51|LATCH VEL_CONTROL:inst51|IO_DATA_INT[4] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.675 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|IR[6] {} VEL_CONTROL:inst51|LATCH {} VEL_CONTROL:inst51|IO_DATA_INT[4] {} } { 0.000ns 1.091ns 1.013ns 0.000ns 1.282ns } { 0.000ns 0.000ns 0.787ns 0.323ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.659 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_10Hz ACC_CLK_GEN:inst60|clock_10Hz~clkctrl TIMER:inst20|COUNT[7] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.659 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_10Hz {} ACC_CLK_GEN:inst60|clock_10Hz~clkctrl {} TIMER:inst20|COUNT[7] {} } { 0.000ns 1.091ns 1.036ns 0.589ns 0.977ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.109 ns - Longest register register " "Info: - Longest register to register delay is 10.109 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns TIMER:inst20\|COUNT\[7\] 1 REG LCFF_X37_Y9_N13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X37_Y9_N13; Fanout = 3; REG Node = 'TIMER:inst20\|COUNT\[7\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { TIMER:inst20|COUNT[7] } "NODE_NAME" } } { "TIMER.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/TIMER.vhd" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.038 ns) + CELL(0.389 ns) 1.427 ns I2C_INTERFACE:inst16\|inst1\[7\]~160 2 COMB LCCOMB_X34_Y12_N4 1 " "Info: 2: + IC(1.038 ns) + CELL(0.389 ns) = 1.427 ns; Loc. = LCCOMB_X34_Y12_N4; Fanout = 1; COMB Node = 'I2C_INTERFACE:inst16\|inst1\[7\]~160'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.427 ns" { TIMER:inst20|COUNT[7] I2C_INTERFACE:inst16|inst1[7]~160 } "NODE_NAME" } } { "I2C_INTERFACE.bdf" "" { Schematic "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/I2C_INTERFACE.bdf" { { 360 552 600 392 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.681 ns) + CELL(0.150 ns) 2.258 ns I2C_INTERFACE:inst16\|inst1\[7\]~166 3 COMB LCCOMB_X32_Y12_N28 1 " "Info: 3: + IC(0.681 ns) + CELL(0.150 ns) = 2.258 ns; Loc. = LCCOMB_X32_Y12_N28; Fanout = 1; COMB Node = 'I2C_INTERFACE:inst16\|inst1\[7\]~166'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.831 ns" { I2C_INTERFACE:inst16|inst1[7]~160 I2C_INTERFACE:inst16|inst1[7]~166 } "NODE_NAME" } } { "I2C_INTERFACE.bdf" "" { Schematic "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/I2C_INTERFACE.bdf" { { 360 552 600 392 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.747 ns) + CELL(0.438 ns) 3.443 ns I2C_INTERFACE:inst16\|inst1\[7\]~169 4 COMB LCCOMB_X35_Y12_N20 17 " "Info: 4: + IC(0.747 ns) + CELL(0.438 ns) = 3.443 ns; Loc. = LCCOMB_X35_Y12_N20; Fanout = 17; COMB Node = 'I2C_INTERFACE:inst16\|inst1\[7\]~169'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.185 ns" { I2C_INTERFACE:inst16|inst1[7]~166 I2C_INTERFACE:inst16|inst1[7]~169 } "NODE_NAME" } } { "I2C_INTERFACE.bdf" "" { Schematic "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/I2C_INTERFACE.bdf" { { 360 552 600 392 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.777 ns) + CELL(0.398 ns) 4.618 ns VEL_CONTROL:inst51\|Equal2~0 5 COMB LCCOMB_X34_Y11_N8 1 " "Info: 5: + IC(0.777 ns) + CELL(0.398 ns) = 4.618 ns; Loc. = LCCOMB_X34_Y11_N8; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51\|Equal2~0'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.175 ns" { I2C_INTERFACE:inst16|inst1[7]~169 VEL_CONTROL:inst51|Equal2~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/appl/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1879 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.734 ns) + CELL(0.150 ns) 5.502 ns VEL_CONTROL:inst51\|process_0~0 6 COMB LCCOMB_X34_Y15_N8 1 " "Info: 6: + IC(0.734 ns) + CELL(0.150 ns) = 5.502 ns; Loc. = LCCOMB_X34_Y15_N8; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51\|process_0~0'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.884 ns" { VEL_CONTROL:inst51|Equal2~0 VEL_CONTROL:inst51|process_0~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.440 ns) + CELL(0.415 ns) 6.357 ns VEL_CONTROL:inst51\|process_0~1 7 COMB LCCOMB_X33_Y15_N12 1 " "Info: 7: + IC(0.440 ns) + CELL(0.415 ns) = 6.357 ns; Loc. = LCCOMB_X33_Y15_N12; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51\|process_0~1'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.855 ns" { VEL_CONTROL:inst51|process_0~0 VEL_CONTROL:inst51|process_0~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.410 ns) 7.027 ns VEL_CONTROL:inst51\|process_0~3 8 COMB LCCOMB_X33_Y15_N30 10 " "Info: 8: + IC(0.260 ns) + CELL(0.410 ns) = 7.027 ns; Loc. = LCCOMB_X33_Y15_N30; Fanout = 10; COMB Node = 'VEL_CONTROL:inst51\|process_0~3'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.670 ns" { VEL_CONTROL:inst51|process_0~1 VEL_CONTROL:inst51|process_0~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.797 ns) + CELL(0.419 ns) 8.243 ns VEL_CONTROL:inst51\|IO_DATA_INT~5 9 COMB LCCOMB_X34_Y16_N6 2 " "Info: 9: + IC(0.797 ns) + CELL(0.419 ns) = 8.243 ns; Loc. = LCCOMB_X34_Y16_N6; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|IO_DATA_INT~5'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.216 ns" { VEL_CONTROL:inst51|process_0~3 VEL_CONTROL:inst51|IO_DATA_INT~5 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.500 ns) + CELL(0.366 ns) 10.109 ns VEL_CONTROL:inst51\|IO_DATA_INT\[4\] 10 REG LCFF_X35_Y18_N23 3 " "Info: 10: + IC(1.500 ns) + CELL(0.366 ns) = 10.109 ns; Loc. = LCFF_X35_Y18_N23; Fanout = 3; REG Node = 'VEL_CONTROL:inst51\|IO_DATA_INT\[4\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.866 ns" { VEL_CONTROL:inst51|IO_DATA_INT~5 VEL_CONTROL:inst51|IO_DATA_INT[4] } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.135 ns ( 31.01 % ) " "Info: Total cell delay = 3.135 ns ( 31.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.974 ns ( 68.99 % ) " "Info: Total interconnect delay = 6.974 ns ( 68.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.109 ns" { TIMER:inst20|COUNT[7] I2C_INTERFACE:inst16|inst1[7]~160 I2C_INTERFACE:inst16|inst1[7]~166 I2C_INTERFACE:inst16|inst1[7]~169 VEL_CONTROL:inst51|Equal2~0 VEL_CONTROL:inst51|process_0~0 VEL_CONTROL:inst51|process_0~1 VEL_CONTROL:inst51|process_0~3 VEL_CONTROL:inst51|IO_DATA_INT~5 VEL_CONTROL:inst51|IO_DATA_INT[4] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "10.109 ns" { TIMER:inst20|COUNT[7] {} I2C_INTERFACE:inst16|inst1[7]~160 {} I2C_INTERFACE:inst16|inst1[7]~166 {} I2C_INTERFACE:inst16|inst1[7]~169 {} VEL_CONTROL:inst51|Equal2~0 {} VEL_CONTROL:inst51|process_0~0 {} VEL_CONTROL:inst51|process_0~1 {} VEL_CONTROL:inst51|process_0~3 {} VEL_CONTROL:inst51|IO_DATA_INT~5 {} VEL_CONTROL:inst51|IO_DATA_INT[4] {} } { 0.000ns 1.038ns 0.681ns 0.747ns 0.777ns 0.734ns 0.440ns 0.260ns 0.797ns 1.500ns } { 0.000ns 0.389ns 0.150ns 0.438ns 0.398ns 0.150ns 0.415ns 0.410ns 0.419ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.675 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IR[6] VEL_CONTROL:inst51|LATCH VEL_CONTROL:inst51|IO_DATA_INT[4] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.675 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|IR[6] {} VEL_CONTROL:inst51|LATCH {} VEL_CONTROL:inst51|IO_DATA_INT[4] {} } { 0.000ns 1.091ns 1.013ns 0.000ns 1.282ns } { 0.000ns 0.000ns 0.787ns 0.323ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.659 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_10Hz ACC_CLK_GEN:inst60|clock_10Hz~clkctrl TIMER:inst20|COUNT[7] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.659 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_10Hz {} ACC_CLK_GEN:inst60|clock_10Hz~clkctrl {} TIMER:inst20|COUNT[7] {} } { 0.000ns 1.091ns 1.036ns 0.589ns 0.977ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.109 ns" { TIMER:inst20|COUNT[7] I2C_INTERFACE:inst16|inst1[7]~160 I2C_INTERFACE:inst16|inst1[7]~166 I2C_INTERFACE:inst16|inst1[7]~169 VEL_CONTROL:inst51|Equal2~0 VEL_CONTROL:inst51|process_0~0 VEL_CONTROL:inst51|process_0~1 VEL_CONTROL:inst51|process_0~3 VEL_CONTROL:inst51|IO_DATA_INT~5 VEL_CONTROL:inst51|IO_DATA_INT[4] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "10.109 ns" { TIMER:inst20|COUNT[7] {} I2C_INTERFACE:inst16|inst1[7]~160 {} I2C_INTERFACE:inst16|inst1[7]~166 {} I2C_INTERFACE:inst16|inst1[7]~169 {} VEL_CONTROL:inst51|Equal2~0 {} VEL_CONTROL:inst51|process_0~0 {} VEL_CONTROL:inst51|process_0~1 {} VEL_CONTROL:inst51|process_0~3 {} VEL_CONTROL:inst51|IO_DATA_INT~5 {} VEL_CONTROL:inst51|IO_DATA_INT[4] {} } { 0.000ns 1.038ns 0.681ns 0.747ns 0.777ns 0.734ns 0.440ns 0.260ns 0.797ns 1.500ns } { 0.000ns 0.389ns 0.150ns 0.438ns 0.398ns 0.150ns 0.415ns 0.410ns 0.419ns 0.366ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk1 register VEL_CONTROL:inst52\|POSITION_INT\[2\] register VEL_CONTROL:inst52\|MOTOR_CMD\[13\] -6.943 ns " "Info: Slack time is -6.943 ns for clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" between source register \"VEL_CONTROL:inst52\|POSITION_INT\[2\]\" and destination register \"VEL_CONTROL:inst52\|MOTOR_CMD\[13\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "18.56 MHz 53.886 ns " "Info: Fmax is 18.56 MHz (period= 53.886 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "19.769 ns + Largest register register " "Info: + Largest register to register requirement is 19.769 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "20.000 ns + " "Info: + Setup relationship between source and destination is 20.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 40.000 ns " "Info: + Latch edge is 40.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll0:inst\|altpll:altpll_component\|_clk1 40.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 20.000 ns " "Info: - Launch edge is 20.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll0:inst\|altpll:altpll_component\|_clk1 40.000 ns 20.000 ns inverted 50 " "Info: Clock period of Source clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" is 40.000 ns with inverted offset of 20.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.017 ns + Largest " "Info: + Largest clock skew is -0.017 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk1 destination 5.841 ns + Shortest register " "Info: + Shortest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" to destination register is 5.841 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk1'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 94 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 94; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.013 ns) + CELL(0.787 ns) 2.891 ns ACC_CLK_GEN:inst60\|clock_32Hz 3 REG LCFF_X31_Y26_N15 4 " "Info: 3: + IC(1.013 ns) + CELL(0.787 ns) = 2.891 ns; Loc. = LCFF_X31_Y26_N15; Fanout = 4; REG Node = 'ACC_CLK_GEN:inst60\|clock_32Hz'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.800 ns" { altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_32Hz } "NODE_NAME" } } { "acc_clk_gen.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/acc_clk_gen.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.411 ns) + CELL(0.000 ns) 4.302 ns ACC_CLK_GEN:inst60\|clock_32Hz~clkctrl 4 COMB CLKCTRL_G8 410 " "Info: 4: + IC(1.411 ns) + CELL(0.000 ns) = 4.302 ns; Loc. = CLKCTRL_G8; Fanout = 410; COMB Node = 'ACC_CLK_GEN:inst60\|clock_32Hz~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.411 ns" { ACC_CLK_GEN:inst60|clock_32Hz ACC_CLK_GEN:inst60|clock_32Hz~clkctrl } "NODE_NAME" } } { "acc_clk_gen.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/acc_clk_gen.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.002 ns) + CELL(0.537 ns) 5.841 ns VEL_CONTROL:inst52\|MOTOR_CMD\[13\] 5 REG LCFF_X36_Y15_N23 3 " "Info: 5: + IC(1.002 ns) + CELL(0.537 ns) = 5.841 ns; Loc. = LCFF_X36_Y15_N23; Fanout = 3; REG Node = 'VEL_CONTROL:inst52\|MOTOR_CMD\[13\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.539 ns" { ACC_CLK_GEN:inst60|clock_32Hz~clkctrl VEL_CONTROL:inst52|MOTOR_CMD[13] } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.324 ns ( 22.67 % ) " "Info: Total cell delay = 1.324 ns ( 22.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.517 ns ( 77.33 % ) " "Info: Total interconnect delay = 4.517 ns ( 77.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.841 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_32Hz ACC_CLK_GEN:inst60|clock_32Hz~clkctrl VEL_CONTROL:inst52|MOTOR_CMD[13] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "5.841 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_32Hz {} ACC_CLK_GEN:inst60|clock_32Hz~clkctrl {} VEL_CONTROL:inst52|MOTOR_CMD[13] {} } { 0.000ns 1.091ns 1.013ns 1.411ns 1.002ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk1 source 5.858 ns - Longest register " "Info: - Longest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" to source register is 5.858 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk1'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 94 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 94; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.013 ns) + CELL(0.787 ns) 2.891 ns ACC_CLK_GEN:inst60\|clock_32Hz 3 REG LCFF_X31_Y26_N15 4 " "Info: 3: + IC(1.013 ns) + CELL(0.787 ns) = 2.891 ns; Loc. = LCFF_X31_Y26_N15; Fanout = 4; REG Node = 'ACC_CLK_GEN:inst60\|clock_32Hz'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.800 ns" { altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_32Hz } "NODE_NAME" } } { "acc_clk_gen.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/acc_clk_gen.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.411 ns) + CELL(0.000 ns) 4.302 ns ACC_CLK_GEN:inst60\|clock_32Hz~clkctrl 4 COMB CLKCTRL_G8 410 " "Info: 4: + IC(1.411 ns) + CELL(0.000 ns) = 4.302 ns; Loc. = CLKCTRL_G8; Fanout = 410; COMB Node = 'ACC_CLK_GEN:inst60\|clock_32Hz~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.411 ns" { ACC_CLK_GEN:inst60|clock_32Hz ACC_CLK_GEN:inst60|clock_32Hz~clkctrl } "NODE_NAME" } } { "acc_clk_gen.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/acc_clk_gen.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.019 ns) + CELL(0.537 ns) 5.858 ns VEL_CONTROL:inst52\|POSITION_INT\[2\] 5 REG LCFF_X31_Y24_N15 3 " "Info: 5: + IC(1.019 ns) + CELL(0.537 ns) = 5.858 ns; Loc. = LCFF_X31_Y24_N15; Fanout = 3; REG Node = 'VEL_CONTROL:inst52\|POSITION_INT\[2\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.556 ns" { ACC_CLK_GEN:inst60|clock_32Hz~clkctrl VEL_CONTROL:inst52|POSITION_INT[2] } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 124 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.324 ns ( 22.60 % ) " "Info: Total cell delay = 1.324 ns ( 22.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.534 ns ( 77.40 % ) " "Info: Total interconnect delay = 4.534 ns ( 77.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.858 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_32Hz ACC_CLK_GEN:inst60|clock_32Hz~clkctrl VEL_CONTROL:inst52|POSITION_INT[2] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "5.858 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_32Hz {} ACC_CLK_GEN:inst60|clock_32Hz~clkctrl {} VEL_CONTROL:inst52|POSITION_INT[2] {} } { 0.000ns 1.091ns 1.013ns 1.411ns 1.019ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.841 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_32Hz ACC_CLK_GEN:inst60|clock_32Hz~clkctrl VEL_CONTROL:inst52|MOTOR_CMD[13] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "5.841 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_32Hz {} ACC_CLK_GEN:inst60|clock_32Hz~clkctrl {} VEL_CONTROL:inst52|MOTOR_CMD[13] {} } { 0.000ns 1.091ns 1.013ns 1.411ns 1.002ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.858 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_32Hz ACC_CLK_GEN:inst60|clock_32Hz~clkctrl VEL_CONTROL:inst52|POSITION_INT[2] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "5.858 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_32Hz {} ACC_CLK_GEN:inst60|clock_32Hz~clkctrl {} VEL_CONTROL:inst52|POSITION_INT[2] {} } { 0.000ns 1.091ns 1.013ns 1.411ns 1.019ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 124 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 152 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.841 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_32Hz ACC_CLK_GEN:inst60|clock_32Hz~clkctrl VEL_CONTROL:inst52|MOTOR_CMD[13] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "5.841 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_32Hz {} ACC_CLK_GEN:inst60|clock_32Hz~clkctrl {} VEL_CONTROL:inst52|MOTOR_CMD[13] {} } { 0.000ns 1.091ns 1.013ns 1.411ns 1.002ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.858 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_32Hz ACC_CLK_GEN:inst60|clock_32Hz~clkctrl VEL_CONTROL:inst52|POSITION_INT[2] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "5.858 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_32Hz {} ACC_CLK_GEN:inst60|clock_32Hz~clkctrl {} VEL_CONTROL:inst52|POSITION_INT[2] {} } { 0.000ns 1.091ns 1.013ns 1.411ns 1.019ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "26.712 ns - Longest register register " "Info: - Longest register to register delay is 26.712 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VEL_CONTROL:inst52\|POSITION_INT\[2\] 1 REG LCFF_X31_Y24_N15 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y24_N15; Fanout = 3; REG Node = 'VEL_CONTROL:inst52\|POSITION_INT\[2\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { VEL_CONTROL:inst52|POSITION_INT[2] } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 124 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.477 ns) + CELL(0.414 ns) 0.891 ns VEL_CONTROL:inst52\|Add3~5 2 COMB LCCOMB_X32_Y24_N4 2 " "Info: 2: + IC(0.477 ns) + CELL(0.414 ns) = 0.891 ns; Loc. = LCCOMB_X32_Y24_N4; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add3~5'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.891 ns" { VEL_CONTROL:inst52|POSITION_INT[2] VEL_CONTROL:inst52|Add3~5 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 202 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.962 ns VEL_CONTROL:inst52\|Add3~7 3 COMB LCCOMB_X32_Y24_N6 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.962 ns; Loc. = LCCOMB_X32_Y24_N6; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add3~7'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add3~5 VEL_CONTROL:inst52|Add3~7 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 202 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.033 ns VEL_CONTROL:inst52\|Add3~9 4 COMB LCCOMB_X32_Y24_N8 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.033 ns; Loc. = LCCOMB_X32_Y24_N8; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add3~9'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add3~7 VEL_CONTROL:inst52|Add3~9 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 202 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 1.443 ns VEL_CONTROL:inst52\|Add3~10 5 COMB LCCOMB_X32_Y24_N10 6 " "Info: 5: + IC(0.000 ns) + CELL(0.410 ns) = 1.443 ns; Loc. = LCCOMB_X32_Y24_N10; Fanout = 6; COMB Node = 'VEL_CONTROL:inst52\|Add3~10'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { VEL_CONTROL:inst52|Add3~9 VEL_CONTROL:inst52|Add3~10 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 202 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.489 ns) + CELL(0.414 ns) 2.346 ns VEL_CONTROL:inst52\|Add4~11 6 COMB LCCOMB_X33_Y24_N10 2 " "Info: 6: + IC(0.489 ns) + CELL(0.414 ns) = 2.346 ns; Loc. = LCCOMB_X33_Y24_N10; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add4~11'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.903 ns" { VEL_CONTROL:inst52|Add3~10 VEL_CONTROL:inst52|Add4~11 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.417 ns VEL_CONTROL:inst52\|Add4~13 7 COMB LCCOMB_X33_Y24_N12 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 2.417 ns; Loc. = LCCOMB_X33_Y24_N12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add4~13'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add4~11 VEL_CONTROL:inst52|Add4~13 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 2.576 ns VEL_CONTROL:inst52\|Add4~15 8 COMB LCCOMB_X33_Y24_N14 2 " "Info: 8: + IC(0.000 ns) + CELL(0.159 ns) = 2.576 ns; Loc. = LCCOMB_X33_Y24_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add4~15'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { VEL_CONTROL:inst52|Add4~13 VEL_CONTROL:inst52|Add4~15 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.647 ns VEL_CONTROL:inst52\|Add4~17 9 COMB LCCOMB_X33_Y24_N16 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 2.647 ns; Loc. = LCCOMB_X33_Y24_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add4~17'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add4~15 VEL_CONTROL:inst52|Add4~17 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.718 ns VEL_CONTROL:inst52\|Add4~19 10 COMB LCCOMB_X33_Y24_N18 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 2.718 ns; Loc. = LCCOMB_X33_Y24_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add4~19'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add4~17 VEL_CONTROL:inst52|Add4~19 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.789 ns VEL_CONTROL:inst52\|Add4~21 11 COMB LCCOMB_X33_Y24_N20 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 2.789 ns; Loc. = LCCOMB_X33_Y24_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add4~21'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add4~19 VEL_CONTROL:inst52|Add4~21 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.860 ns VEL_CONTROL:inst52\|Add4~23 12 COMB LCCOMB_X33_Y24_N22 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 2.860 ns; Loc. = LCCOMB_X33_Y24_N22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add4~23'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add4~21 VEL_CONTROL:inst52|Add4~23 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.931 ns VEL_CONTROL:inst52\|Add4~25 13 COMB LCCOMB_X33_Y24_N24 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 2.931 ns; Loc. = LCCOMB_X33_Y24_N24; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add4~25'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add4~23 VEL_CONTROL:inst52|Add4~25 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.002 ns VEL_CONTROL:inst52\|Add4~27 14 COMB LCCOMB_X33_Y24_N26 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 3.002 ns; Loc. = LCCOMB_X33_Y24_N26; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add4~27'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add4~25 VEL_CONTROL:inst52|Add4~27 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.073 ns VEL_CONTROL:inst52\|Add4~29 15 COMB LCCOMB_X33_Y24_N28 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 3.073 ns; Loc. = LCCOMB_X33_Y24_N28; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add4~29'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add4~27 VEL_CONTROL:inst52|Add4~29 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 3.219 ns VEL_CONTROL:inst52\|Add4~31 16 COMB LCCOMB_X33_Y24_N30 2 " "Info: 16: + IC(0.000 ns) + CELL(0.146 ns) = 3.219 ns; Loc. = LCCOMB_X33_Y24_N30; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add4~31'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { VEL_CONTROL:inst52|Add4~29 VEL_CONTROL:inst52|Add4~31 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.290 ns VEL_CONTROL:inst52\|Add4~33 17 COMB LCCOMB_X33_Y23_N0 2 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 3.290 ns; Loc. = LCCOMB_X33_Y23_N0; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add4~33'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add4~31 VEL_CONTROL:inst52|Add4~33 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.361 ns VEL_CONTROL:inst52\|Add4~35 18 COMB LCCOMB_X33_Y23_N2 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 3.361 ns; Loc. = LCCOMB_X33_Y23_N2; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add4~35'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add4~33 VEL_CONTROL:inst52|Add4~35 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.432 ns VEL_CONTROL:inst52\|Add4~37 19 COMB LCCOMB_X33_Y23_N4 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 3.432 ns; Loc. = LCCOMB_X33_Y23_N4; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add4~37'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add4~35 VEL_CONTROL:inst52|Add4~37 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.503 ns VEL_CONTROL:inst52\|Add4~39 20 COMB LCCOMB_X33_Y23_N6 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 3.503 ns; Loc. = LCCOMB_X33_Y23_N6; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add4~39'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add4~37 VEL_CONTROL:inst52|Add4~39 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.574 ns VEL_CONTROL:inst52\|Add4~41 21 COMB LCCOMB_X33_Y23_N8 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 3.574 ns; Loc. = LCCOMB_X33_Y23_N8; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add4~41'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add4~39 VEL_CONTROL:inst52|Add4~41 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.645 ns VEL_CONTROL:inst52\|Add4~43 22 COMB LCCOMB_X33_Y23_N10 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 3.645 ns; Loc. = LCCOMB_X33_Y23_N10; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add4~43'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add4~41 VEL_CONTROL:inst52|Add4~43 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.716 ns VEL_CONTROL:inst52\|Add4~45 23 COMB LCCOMB_X33_Y23_N12 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 3.716 ns; Loc. = LCCOMB_X33_Y23_N12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add4~45'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add4~43 VEL_CONTROL:inst52|Add4~45 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 3.875 ns VEL_CONTROL:inst52\|Add4~47 24 COMB LCCOMB_X33_Y23_N14 2 " "Info: 24: + IC(0.000 ns) + CELL(0.159 ns) = 3.875 ns; Loc. = LCCOMB_X33_Y23_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add4~47'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { VEL_CONTROL:inst52|Add4~45 VEL_CONTROL:inst52|Add4~47 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.946 ns VEL_CONTROL:inst52\|Add4~49 25 COMB LCCOMB_X33_Y23_N16 2 " "Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 3.946 ns; Loc. = LCCOMB_X33_Y23_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add4~49'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add4~47 VEL_CONTROL:inst52|Add4~49 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.017 ns VEL_CONTROL:inst52\|Add4~51 26 COMB LCCOMB_X33_Y23_N18 2 " "Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 4.017 ns; Loc. = LCCOMB_X33_Y23_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add4~51'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add4~49 VEL_CONTROL:inst52|Add4~51 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.088 ns VEL_CONTROL:inst52\|Add4~53 27 COMB LCCOMB_X33_Y23_N20 2 " "Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 4.088 ns; Loc. = LCCOMB_X33_Y23_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add4~53'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add4~51 VEL_CONTROL:inst52|Add4~53 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.159 ns VEL_CONTROL:inst52\|Add4~55 28 COMB LCCOMB_X33_Y23_N22 2 " "Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 4.159 ns; Loc. = LCCOMB_X33_Y23_N22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add4~55'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add4~53 VEL_CONTROL:inst52|Add4~55 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.230 ns VEL_CONTROL:inst52\|Add4~57 29 COMB LCCOMB_X33_Y23_N24 2 " "Info: 29: + IC(0.000 ns) + CELL(0.071 ns) = 4.230 ns; Loc. = LCCOMB_X33_Y23_N24; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add4~57'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add4~55 VEL_CONTROL:inst52|Add4~57 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 4.640 ns VEL_CONTROL:inst52\|Add4~58 30 COMB LCCOMB_X33_Y23_N26 16 " "Info: 30: + IC(0.000 ns) + CELL(0.410 ns) = 4.640 ns; Loc. = LCCOMB_X33_Y23_N26; Fanout = 16; COMB Node = 'VEL_CONTROL:inst52\|Add4~58'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { VEL_CONTROL:inst52|Add4~57 VEL_CONTROL:inst52|Add4~58 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.758 ns) + CELL(0.438 ns) 5.836 ns VEL_CONTROL:inst52\|LessThan4~8 31 COMB LCCOMB_X34_Y23_N14 1 " "Info: 31: + IC(0.758 ns) + CELL(0.438 ns) = 5.836 ns; Loc. = LCCOMB_X34_Y23_N14; Fanout = 1; COMB Node = 'VEL_CONTROL:inst52\|LessThan4~8'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.196 ns" { VEL_CONTROL:inst52|Add4~58 VEL_CONTROL:inst52|LessThan4~8 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.242 ns) 6.329 ns VEL_CONTROL:inst52\|LessThan4~9 32 COMB LCCOMB_X34_Y23_N12 29 " "Info: 32: + IC(0.251 ns) + CELL(0.242 ns) = 6.329 ns; Loc. = LCCOMB_X34_Y23_N12; Fanout = 29; COMB Node = 'VEL_CONTROL:inst52\|LessThan4~9'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.493 ns" { VEL_CONTROL:inst52|LessThan4~8 VEL_CONTROL:inst52|LessThan4~9 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.943 ns) + CELL(0.275 ns) 7.547 ns VEL_CONTROL:inst52\|VEL_ERR~31 33 COMB LCCOMB_X33_Y21_N18 2 " "Info: 33: + IC(0.943 ns) + CELL(0.275 ns) = 7.547 ns; Loc. = LCCOMB_X33_Y21_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|VEL_ERR~31'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.218 ns" { VEL_CONTROL:inst52|LessThan4~9 VEL_CONTROL:inst52|VEL_ERR~31 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.459 ns) + CELL(0.393 ns) 8.399 ns VEL_CONTROL:inst52\|Add6~1 34 COMB LCCOMB_X34_Y21_N0 2 " "Info: 34: + IC(0.459 ns) + CELL(0.393 ns) = 8.399 ns; Loc. = LCCOMB_X34_Y21_N0; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~1'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.852 ns" { VEL_CONTROL:inst52|VEL_ERR~31 VEL_CONTROL:inst52|Add6~1 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.470 ns VEL_CONTROL:inst52\|Add6~3 35 COMB LCCOMB_X34_Y21_N2 2 " "Info: 35: + IC(0.000 ns) + CELL(0.071 ns) = 8.470 ns; Loc. = LCCOMB_X34_Y21_N2; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~3'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~1 VEL_CONTROL:inst52|Add6~3 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.541 ns VEL_CONTROL:inst52\|Add6~5 36 COMB LCCOMB_X34_Y21_N4 2 " "Info: 36: + IC(0.000 ns) + CELL(0.071 ns) = 8.541 ns; Loc. = LCCOMB_X34_Y21_N4; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~5'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~3 VEL_CONTROL:inst52|Add6~5 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.612 ns VEL_CONTROL:inst52\|Add6~7 37 COMB LCCOMB_X34_Y21_N6 2 " "Info: 37: + IC(0.000 ns) + CELL(0.071 ns) = 8.612 ns; Loc. = LCCOMB_X34_Y21_N6; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~7'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~5 VEL_CONTROL:inst52|Add6~7 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.683 ns VEL_CONTROL:inst52\|Add6~9 38 COMB LCCOMB_X34_Y21_N8 2 " "Info: 38: + IC(0.000 ns) + CELL(0.071 ns) = 8.683 ns; Loc. = LCCOMB_X34_Y21_N8; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~9'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~7 VEL_CONTROL:inst52|Add6~9 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.754 ns VEL_CONTROL:inst52\|Add6~11 39 COMB LCCOMB_X34_Y21_N10 2 " "Info: 39: + IC(0.000 ns) + CELL(0.071 ns) = 8.754 ns; Loc. = LCCOMB_X34_Y21_N10; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~11'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~9 VEL_CONTROL:inst52|Add6~11 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.825 ns VEL_CONTROL:inst52\|Add6~13 40 COMB LCCOMB_X34_Y21_N12 2 " "Info: 40: + IC(0.000 ns) + CELL(0.071 ns) = 8.825 ns; Loc. = LCCOMB_X34_Y21_N12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~13'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~11 VEL_CONTROL:inst52|Add6~13 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 8.984 ns VEL_CONTROL:inst52\|Add6~15 41 COMB LCCOMB_X34_Y21_N14 2 " "Info: 41: + IC(0.000 ns) + CELL(0.159 ns) = 8.984 ns; Loc. = LCCOMB_X34_Y21_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~15'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { VEL_CONTROL:inst52|Add6~13 VEL_CONTROL:inst52|Add6~15 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.055 ns VEL_CONTROL:inst52\|Add6~17 42 COMB LCCOMB_X34_Y21_N16 2 " "Info: 42: + IC(0.000 ns) + CELL(0.071 ns) = 9.055 ns; Loc. = LCCOMB_X34_Y21_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~17'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~15 VEL_CONTROL:inst52|Add6~17 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.126 ns VEL_CONTROL:inst52\|Add6~19 43 COMB LCCOMB_X34_Y21_N18 2 " "Info: 43: + IC(0.000 ns) + CELL(0.071 ns) = 9.126 ns; Loc. = LCCOMB_X34_Y21_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~19'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~17 VEL_CONTROL:inst52|Add6~19 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.197 ns VEL_CONTROL:inst52\|Add6~21 44 COMB LCCOMB_X34_Y21_N20 2 " "Info: 44: + IC(0.000 ns) + CELL(0.071 ns) = 9.197 ns; Loc. = LCCOMB_X34_Y21_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~21'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~19 VEL_CONTROL:inst52|Add6~21 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.268 ns VEL_CONTROL:inst52\|Add6~23 45 COMB LCCOMB_X34_Y21_N22 2 " "Info: 45: + IC(0.000 ns) + CELL(0.071 ns) = 9.268 ns; Loc. = LCCOMB_X34_Y21_N22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~23'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~21 VEL_CONTROL:inst52|Add6~23 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.339 ns VEL_CONTROL:inst52\|Add6~25 46 COMB LCCOMB_X34_Y21_N24 2 " "Info: 46: + IC(0.000 ns) + CELL(0.071 ns) = 9.339 ns; Loc. = LCCOMB_X34_Y21_N24; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~25'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~23 VEL_CONTROL:inst52|Add6~25 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.410 ns VEL_CONTROL:inst52\|Add6~27 47 COMB LCCOMB_X34_Y21_N26 2 " "Info: 47: + IC(0.000 ns) + CELL(0.071 ns) = 9.410 ns; Loc. = LCCOMB_X34_Y21_N26; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~27'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~25 VEL_CONTROL:inst52|Add6~27 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.481 ns VEL_CONTROL:inst52\|Add6~29 48 COMB LCCOMB_X34_Y21_N28 2 " "Info: 48: + IC(0.000 ns) + CELL(0.071 ns) = 9.481 ns; Loc. = LCCOMB_X34_Y21_N28; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~29'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~27 VEL_CONTROL:inst52|Add6~29 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 9.627 ns VEL_CONTROL:inst52\|Add6~31 49 COMB LCCOMB_X34_Y21_N30 2 " "Info: 49: + IC(0.000 ns) + CELL(0.146 ns) = 9.627 ns; Loc. = LCCOMB_X34_Y21_N30; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~31'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { VEL_CONTROL:inst52|Add6~29 VEL_CONTROL:inst52|Add6~31 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.698 ns VEL_CONTROL:inst52\|Add6~33 50 COMB LCCOMB_X34_Y20_N0 2 " "Info: 50: + IC(0.000 ns) + CELL(0.071 ns) = 9.698 ns; Loc. = LCCOMB_X34_Y20_N0; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~33'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~31 VEL_CONTROL:inst52|Add6~33 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.769 ns VEL_CONTROL:inst52\|Add6~35 51 COMB LCCOMB_X34_Y20_N2 2 " "Info: 51: + IC(0.000 ns) + CELL(0.071 ns) = 9.769 ns; Loc. = LCCOMB_X34_Y20_N2; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~35'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~33 VEL_CONTROL:inst52|Add6~35 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.840 ns VEL_CONTROL:inst52\|Add6~37 52 COMB LCCOMB_X34_Y20_N4 2 " "Info: 52: + IC(0.000 ns) + CELL(0.071 ns) = 9.840 ns; Loc. = LCCOMB_X34_Y20_N4; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~37'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~35 VEL_CONTROL:inst52|Add6~37 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.911 ns VEL_CONTROL:inst52\|Add6~39 53 COMB LCCOMB_X34_Y20_N6 2 " "Info: 53: + IC(0.000 ns) + CELL(0.071 ns) = 9.911 ns; Loc. = LCCOMB_X34_Y20_N6; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~39'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~37 VEL_CONTROL:inst52|Add6~39 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.982 ns VEL_CONTROL:inst52\|Add6~41 54 COMB LCCOMB_X34_Y20_N8 2 " "Info: 54: + IC(0.000 ns) + CELL(0.071 ns) = 9.982 ns; Loc. = LCCOMB_X34_Y20_N8; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~41'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~39 VEL_CONTROL:inst52|Add6~41 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.053 ns VEL_CONTROL:inst52\|Add6~43 55 COMB LCCOMB_X34_Y20_N10 2 " "Info: 55: + IC(0.000 ns) + CELL(0.071 ns) = 10.053 ns; Loc. = LCCOMB_X34_Y20_N10; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~43'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~41 VEL_CONTROL:inst52|Add6~43 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.124 ns VEL_CONTROL:inst52\|Add6~45 56 COMB LCCOMB_X34_Y20_N12 2 " "Info: 56: + IC(0.000 ns) + CELL(0.071 ns) = 10.124 ns; Loc. = LCCOMB_X34_Y20_N12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~45'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~43 VEL_CONTROL:inst52|Add6~45 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 10.283 ns VEL_CONTROL:inst52\|Add6~47 57 COMB LCCOMB_X34_Y20_N14 2 " "Info: 57: + IC(0.000 ns) + CELL(0.159 ns) = 10.283 ns; Loc. = LCCOMB_X34_Y20_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~47'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { VEL_CONTROL:inst52|Add6~45 VEL_CONTROL:inst52|Add6~47 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.354 ns VEL_CONTROL:inst52\|Add6~49 58 COMB LCCOMB_X34_Y20_N16 2 " "Info: 58: + IC(0.000 ns) + CELL(0.071 ns) = 10.354 ns; Loc. = LCCOMB_X34_Y20_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~49'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~47 VEL_CONTROL:inst52|Add6~49 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.425 ns VEL_CONTROL:inst52\|Add6~51 59 COMB LCCOMB_X34_Y20_N18 2 " "Info: 59: + IC(0.000 ns) + CELL(0.071 ns) = 10.425 ns; Loc. = LCCOMB_X34_Y20_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~51'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~49 VEL_CONTROL:inst52|Add6~51 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.496 ns VEL_CONTROL:inst52\|Add6~53 60 COMB LCCOMB_X34_Y20_N20 2 " "Info: 60: + IC(0.000 ns) + CELL(0.071 ns) = 10.496 ns; Loc. = LCCOMB_X34_Y20_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~53'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~51 VEL_CONTROL:inst52|Add6~53 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.567 ns VEL_CONTROL:inst52\|Add6~55 61 COMB LCCOMB_X34_Y20_N22 2 " "Info: 61: + IC(0.000 ns) + CELL(0.071 ns) = 10.567 ns; Loc. = LCCOMB_X34_Y20_N22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~55'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~53 VEL_CONTROL:inst52|Add6~55 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.638 ns VEL_CONTROL:inst52\|Add6~57 62 COMB LCCOMB_X34_Y20_N24 2 " "Info: 62: + IC(0.000 ns) + CELL(0.071 ns) = 10.638 ns; Loc. = LCCOMB_X34_Y20_N24; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~57'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~55 VEL_CONTROL:inst52|Add6~57 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 11.048 ns VEL_CONTROL:inst52\|Add6~58 63 COMB LCCOMB_X34_Y20_N26 3 " "Info: 63: + IC(0.000 ns) + CELL(0.410 ns) = 11.048 ns; Loc. = LCCOMB_X34_Y20_N26; Fanout = 3; COMB Node = 'VEL_CONTROL:inst52\|Add6~58'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { VEL_CONTROL:inst52|Add6~57 VEL_CONTROL:inst52|Add6~58 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.679 ns) + CELL(0.438 ns) 12.165 ns VEL_CONTROL:inst52\|LessThan6~4 64 COMB LCCOMB_X35_Y20_N2 1 " "Info: 64: + IC(0.679 ns) + CELL(0.438 ns) = 12.165 ns; Loc. = LCCOMB_X35_Y20_N2; Fanout = 1; COMB Node = 'VEL_CONTROL:inst52\|LessThan6~4'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.117 ns" { VEL_CONTROL:inst52|Add6~58 VEL_CONTROL:inst52|LessThan6~4 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 220 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.150 ns) 12.568 ns VEL_CONTROL:inst52\|LessThan6~5 65 COMB LCCOMB_X35_Y20_N28 18 " "Info: 65: + IC(0.253 ns) + CELL(0.150 ns) = 12.568 ns; Loc. = LCCOMB_X35_Y20_N28; Fanout = 18; COMB Node = 'VEL_CONTROL:inst52\|LessThan6~5'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.403 ns" { VEL_CONTROL:inst52|LessThan6~4 VEL_CONTROL:inst52|LessThan6~5 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 220 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.284 ns) + CELL(0.420 ns) 13.272 ns VEL_CONTROL:inst52\|CUM_VEL_ERR~30 66 COMB LCCOMB_X35_Y20_N10 16 " "Info: 66: + IC(0.284 ns) + CELL(0.420 ns) = 13.272 ns; Loc. = LCCOMB_X35_Y20_N10; Fanout = 16; COMB Node = 'VEL_CONTROL:inst52\|CUM_VEL_ERR~30'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.704 ns" { VEL_CONTROL:inst52|LessThan6~5 VEL_CONTROL:inst52|CUM_VEL_ERR~30 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.747 ns) + CELL(0.275 ns) 14.294 ns VEL_CONTROL:inst52\|CUM_VEL_ERR~33 67 COMB LCCOMB_X38_Y20_N24 18 " "Info: 67: + IC(0.747 ns) + CELL(0.275 ns) = 14.294 ns; Loc. = LCCOMB_X38_Y20_N24; Fanout = 18; COMB Node = 'VEL_CONTROL:inst52\|CUM_VEL_ERR~33'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.022 ns" { VEL_CONTROL:inst52|CUM_VEL_ERR~30 VEL_CONTROL:inst52|CUM_VEL_ERR~33 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.439 ns) + CELL(2.663 ns) 17.396 ns VEL_CONTROL:inst52\|lpm_mult:Mult2\|mult_q3t:auto_generated\|mac_mult3~DATAOUT6 68 COMB DSPMULT_X39_Y20_N0 1 " "Info: 68: + IC(0.439 ns) + CELL(2.663 ns) = 17.396 ns; Loc. = DSPMULT_X39_Y20_N0; Fanout = 1; COMB Node = 'VEL_CONTROL:inst52\|lpm_mult:Mult2\|mult_q3t:auto_generated\|mac_mult3~DATAOUT6'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.102 ns" { VEL_CONTROL:inst52|CUM_VEL_ERR~33 VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|mac_mult3~DATAOUT6 } "NODE_NAME" } } { "db/mult_q3t.tdf" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/db/mult_q3t.tdf" 48 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.224 ns) 17.620 ns VEL_CONTROL:inst52\|lpm_mult:Mult2\|mult_q3t:auto_generated\|mac_out4~DATAOUT6 69 COMB DSPOUT_X39_Y20_N2 2 " "Info: 69: + IC(0.000 ns) + CELL(0.224 ns) = 17.620 ns; Loc. = DSPOUT_X39_Y20_N2; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|lpm_mult:Mult2\|mult_q3t:auto_generated\|mac_out4~DATAOUT6'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.224 ns" { VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|mac_mult3~DATAOUT6 VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|mac_out4~DATAOUT6 } "NODE_NAME" } } { "db/mult_q3t.tdf" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/db/mult_q3t.tdf" 62 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.687 ns) + CELL(0.393 ns) 18.700 ns VEL_CONTROL:inst52\|lpm_mult:Mult2\|mult_q3t:auto_generated\|op_2~1 70 COMB LCCOMB_X40_Y19_N8 2 " "Info: 70: + IC(0.687 ns) + CELL(0.393 ns) = 18.700 ns; Loc. = LCCOMB_X40_Y19_N8; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|lpm_mult:Mult2\|mult_q3t:auto_generated\|op_2~1'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.080 ns" { VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|mac_out4~DATAOUT6 VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 19.110 ns VEL_CONTROL:inst52\|lpm_mult:Mult2\|mult_q3t:auto_generated\|op_2~2 71 COMB LCCOMB_X40_Y19_N10 2 " "Info: 71: + IC(0.000 ns) + CELL(0.410 ns) = 19.110 ns; Loc. = LCCOMB_X40_Y19_N10; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|lpm_mult:Mult2\|mult_q3t:auto_generated\|op_2~2'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~1 VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.669 ns) + CELL(0.485 ns) 20.264 ns VEL_CONTROL:inst52\|lpm_mult:Mult2\|mult_q3t:auto_generated\|op_1~15 72 COMB LCCOMB_X38_Y19_N14 2 " "Info: 72: + IC(0.669 ns) + CELL(0.485 ns) = 20.264 ns; Loc. = LCCOMB_X38_Y19_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|lpm_mult:Mult2\|mult_q3t:auto_generated\|op_1~15'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.154 ns" { VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~2 VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~15 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 20.674 ns VEL_CONTROL:inst52\|lpm_mult:Mult2\|mult_q3t:auto_generated\|op_1~16 73 COMB LCCOMB_X38_Y19_N16 2 " "Info: 73: + IC(0.000 ns) + CELL(0.410 ns) = 20.674 ns; Loc. = LCCOMB_X38_Y19_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|lpm_mult:Mult2\|mult_q3t:auto_generated\|op_1~16'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~15 VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~16 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.750 ns) + CELL(0.393 ns) 21.817 ns VEL_CONTROL:inst52\|Add10~49 74 COMB LCCOMB_X38_Y16_N18 2 " "Info: 74: + IC(0.750 ns) + CELL(0.393 ns) = 21.817 ns; Loc. = LCCOMB_X38_Y16_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add10~49'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.143 ns" { VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~16 VEL_CONTROL:inst52|Add10~49 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 239 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 22.227 ns VEL_CONTROL:inst52\|Add10~50 75 COMB LCCOMB_X38_Y16_N20 2 " "Info: 75: + IC(0.000 ns) + CELL(0.410 ns) = 22.227 ns; Loc. = LCCOMB_X38_Y16_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add10~50'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { VEL_CONTROL:inst52|Add10~49 VEL_CONTROL:inst52|Add10~50 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 239 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.671 ns) + CELL(0.414 ns) 23.312 ns VEL_CONTROL:inst52\|Add11~51 76 COMB LCCOMB_X37_Y16_N20 2 " "Info: 76: + IC(0.671 ns) + CELL(0.414 ns) = 23.312 ns; Loc. = LCCOMB_X37_Y16_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add11~51'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.085 ns" { VEL_CONTROL:inst52|Add10~50 VEL_CONTROL:inst52|Add11~51 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 239 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 23.722 ns VEL_CONTROL:inst52\|Add11~52 77 COMB LCCOMB_X37_Y16_N22 2 " "Info: 77: + IC(0.000 ns) + CELL(0.410 ns) = 23.722 ns; Loc. = LCCOMB_X37_Y16_N22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add11~52'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { VEL_CONTROL:inst52|Add11~51 VEL_CONTROL:inst52|Add11~52 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 239 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.467 ns) + CELL(0.149 ns) 24.338 ns VEL_CONTROL:inst52\|LessThan10~10 78 COMB LCCOMB_X36_Y16_N14 2 " "Info: 78: + IC(0.467 ns) + CELL(0.149 ns) = 24.338 ns; Loc. = LCCOMB_X36_Y16_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|LessThan10~10'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.616 ns" { VEL_CONTROL:inst52|Add11~52 VEL_CONTROL:inst52|LessThan10~10 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 241 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.242 ns) 24.840 ns VEL_CONTROL:inst52\|LessThan10~11 79 COMB LCCOMB_X36_Y16_N16 2 " "Info: 79: + IC(0.260 ns) + CELL(0.242 ns) = 24.840 ns; Loc. = LCCOMB_X36_Y16_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|LessThan10~11'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.502 ns" { VEL_CONTROL:inst52|LessThan10~10 VEL_CONTROL:inst52|LessThan10~11 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 241 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.445 ns) + CELL(0.150 ns) 25.435 ns VEL_CONTROL:inst52\|LessThan10~12 80 COMB LCCOMB_X36_Y16_N26 17 " "Info: 80: + IC(0.445 ns) + CELL(0.150 ns) = 25.435 ns; Loc. = LCCOMB_X36_Y16_N26; Fanout = 17; COMB Node = 'VEL_CONTROL:inst52\|LessThan10~12'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.595 ns" { VEL_CONTROL:inst52|LessThan10~11 VEL_CONTROL:inst52|LessThan10~12 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 241 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.773 ns) + CELL(0.420 ns) 26.628 ns VEL_CONTROL:inst52\|MOTOR_CMD\[13\]~11 81 COMB LCCOMB_X36_Y15_N22 1 " "Info: 81: + IC(0.773 ns) + CELL(0.420 ns) = 26.628 ns; Loc. = LCCOMB_X36_Y15_N22; Fanout = 1; COMB Node = 'VEL_CONTROL:inst52\|MOTOR_CMD\[13\]~11'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.193 ns" { VEL_CONTROL:inst52|LessThan10~12 VEL_CONTROL:inst52|MOTOR_CMD[13]~11 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 26.712 ns VEL_CONTROL:inst52\|MOTOR_CMD\[13\] 82 REG LCFF_X36_Y15_N23 3 " "Info: 82: + IC(0.000 ns) + CELL(0.084 ns) = 26.712 ns; Loc. = LCFF_X36_Y15_N23; Fanout = 3; REG Node = 'VEL_CONTROL:inst52\|MOTOR_CMD\[13\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { VEL_CONTROL:inst52|MOTOR_CMD[13]~11 VEL_CONTROL:inst52|MOTOR_CMD[13] } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "16.211 ns ( 60.69 % ) " "Info: Total cell delay = 16.211 ns ( 60.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.501 ns ( 39.31 % ) " "Info: Total interconnect delay = 10.501 ns ( 39.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "26.712 ns" { VEL_CONTROL:inst52|POSITION_INT[2] VEL_CONTROL:inst52|Add3~5 VEL_CONTROL:inst52|Add3~7 VEL_CONTROL:inst52|Add3~9 VEL_CONTROL:inst52|Add3~10 VEL_CONTROL:inst52|Add4~11 VEL_CONTROL:inst52|Add4~13 VEL_CONTROL:inst52|Add4~15 VEL_CONTROL:inst52|Add4~17 VEL_CONTROL:inst52|Add4~19 VEL_CONTROL:inst52|Add4~21 VEL_CONTROL:inst52|Add4~23 VEL_CONTROL:inst52|Add4~25 VEL_CONTROL:inst52|Add4~27 VEL_CONTROL:inst52|Add4~29 VEL_CONTROL:inst52|Add4~31 VEL_CONTROL:inst52|Add4~33 VEL_CONTROL:inst52|Add4~35 VEL_CONTROL:inst52|Add4~37 VEL_CONTROL:inst52|Add4~39 VEL_CONTROL:inst52|Add4~41 VEL_CONTROL:inst52|Add4~43 VEL_CONTROL:inst52|Add4~45 VEL_CONTROL:inst52|Add4~47 VEL_CONTROL:inst52|Add4~49 VEL_CONTROL:inst52|Add4~51 VEL_CONTROL:inst52|Add4~53 VEL_CONTROL:inst52|Add4~55 VEL_CONTROL:inst52|Add4~57 VEL_CONTROL:inst52|Add4~58 VEL_CONTROL:inst52|LessThan4~8 VEL_CONTROL:inst52|LessThan4~9 VEL_CONTROL:inst52|VEL_ERR~31 VEL_CONTROL:inst52|Add6~1 VEL_CONTROL:inst52|Add6~3 VEL_CONTROL:inst52|Add6~5 VEL_CONTROL:inst52|Add6~7 VEL_CONTROL:inst52|Add6~9 VEL_CONTROL:inst52|Add6~11 VEL_CONTROL:inst52|Add6~13 VEL_CONTROL:inst52|Add6~15 VEL_CONTROL:inst52|Add6~17 VEL_CONTROL:inst52|Add6~19 VEL_CONTROL:inst52|Add6~21 VEL_CONTROL:inst52|Add6~23 VEL_CONTROL:inst52|Add6~25 VEL_CONTROL:inst52|Add6~27 VEL_CONTROL:inst52|Add6~29 VEL_CONTROL:inst52|Add6~31 VEL_CONTROL:inst52|Add6~33 VEL_CONTROL:inst52|Add6~35 VEL_CONTROL:inst52|Add6~37 VEL_CONTROL:inst52|Add6~39 VEL_CONTROL:inst52|Add6~41 VEL_CONTROL:inst52|Add6~43 VEL_CONTROL:inst52|Add6~45 VEL_CONTROL:inst52|Add6~47 VEL_CONTROL:inst52|Add6~49 VEL_CONTROL:inst52|Add6~51 VEL_CONTROL:inst52|Add6~53 VEL_CONTROL:inst52|Add6~55 VEL_CONTROL:inst52|Add6~57 VEL_CONTROL:inst52|Add6~58 VEL_CONTROL:inst52|LessThan6~4 VEL_CONTROL:inst52|LessThan6~5 VEL_CONTROL:inst52|CUM_VEL_ERR~30 VEL_CONTROL:inst52|CUM_VEL_ERR~33 VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|mac_mult3~DATAOUT6 VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|mac_out4~DATAOUT6 VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~1 VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~2 VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~15 VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~16 VEL_CONTROL:inst52|Add10~49 VEL_CONTROL:inst52|Add10~50 VEL_CONTROL:inst52|Add11~51 VEL_CONTROL:inst52|Add11~52 VEL_CONTROL:inst52|LessThan10~10 VEL_CONTROL:inst52|LessThan10~11 VEL_CONTROL:inst52|LessThan10~12 VEL_CONTROL:inst52|MOTOR_CMD[13]~11 VEL_CONTROL:inst52|MOTOR_CMD[13] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "26.712 ns" { VEL_CONTROL:inst52|POSITION_INT[2] {} VEL_CONTROL:inst52|Add3~5 {} VEL_CONTROL:inst52|Add3~7 {} VEL_CONTROL:inst52|Add3~9 {} VEL_CONTROL:inst52|Add3~10 {} VEL_CONTROL:inst52|Add4~11 {} VEL_CONTROL:inst52|Add4~13 {} VEL_CONTROL:inst52|Add4~15 {} VEL_CONTROL:inst52|Add4~17 {} VEL_CONTROL:inst52|Add4~19 {} VEL_CONTROL:inst52|Add4~21 {} VEL_CONTROL:inst52|Add4~23 {} VEL_CONTROL:inst52|Add4~25 {} VEL_CONTROL:inst52|Add4~27 {} VEL_CONTROL:inst52|Add4~29 {} VEL_CONTROL:inst52|Add4~31 {} VEL_CONTROL:inst52|Add4~33 {} VEL_CONTROL:inst52|Add4~35 {} VEL_CONTROL:inst52|Add4~37 {} VEL_CONTROL:inst52|Add4~39 {} VEL_CONTROL:inst52|Add4~41 {} VEL_CONTROL:inst52|Add4~43 {} VEL_CONTROL:inst52|Add4~45 {} VEL_CONTROL:inst52|Add4~47 {} VEL_CONTROL:inst52|Add4~49 {} VEL_CONTROL:inst52|Add4~51 {} VEL_CONTROL:inst52|Add4~53 {} VEL_CONTROL:inst52|Add4~55 {} VEL_CONTROL:inst52|Add4~57 {} VEL_CONTROL:inst52|Add4~58 {} VEL_CONTROL:inst52|LessThan4~8 {} VEL_CONTROL:inst52|LessThan4~9 {} VEL_CONTROL:inst52|VEL_ERR~31 {} VEL_CONTROL:inst52|Add6~1 {} VEL_CONTROL:inst52|Add6~3 {} VEL_CONTROL:inst52|Add6~5 {} VEL_CONTROL:inst52|Add6~7 {} VEL_CONTROL:inst52|Add6~9 {} VEL_CONTROL:inst52|Add6~11 {} VEL_CONTROL:inst52|Add6~13 {} VEL_CONTROL:inst52|Add6~15 {} VEL_CONTROL:inst52|Add6~17 {} VEL_CONTROL:inst52|Add6~19 {} VEL_CONTROL:inst52|Add6~21 {} VEL_CONTROL:inst52|Add6~23 {} VEL_CONTROL:inst52|Add6~25 {} VEL_CONTROL:inst52|Add6~27 {} VEL_CONTROL:inst52|Add6~29 {} VEL_CONTROL:inst52|Add6~31 {} VEL_CONTROL:inst52|Add6~33 {} VEL_CONTROL:inst52|Add6~35 {} VEL_CONTROL:inst52|Add6~37 {} VEL_CONTROL:inst52|Add6~39 {} VEL_CONTROL:inst52|Add6~41 {} VEL_CONTROL:inst52|Add6~43 {} VEL_CONTROL:inst52|Add6~45 {} VEL_CONTROL:inst52|Add6~47 {} VEL_CONTROL:inst52|Add6~49 {} VEL_CONTROL:inst52|Add6~51 {} VEL_CONTROL:inst52|Add6~53 {} VEL_CONTROL:inst52|Add6~55 {} VEL_CONTROL:inst52|Add6~57 {} VEL_CONTROL:inst52|Add6~58 {} VEL_CONTROL:inst52|LessThan6~4 {} VEL_CONTROL:inst52|LessThan6~5 {} VEL_CONTROL:inst52|CUM_VEL_ERR~30 {} VEL_CONTROL:inst52|CUM_VEL_ERR~33 {} VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|mac_mult3~DATAOUT6 {} VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|mac_out4~DATAOUT6 {} VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~1 {} VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~2 {} VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~15 {} VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~16 {} VEL_CONTROL:inst52|Add10~49 {} VEL_CONTROL:inst52|Add10~50 {} VEL_CONTROL:inst52|Add11~51 {} VEL_CONTROL:inst52|Add11~52 {} VEL_CONTROL:inst52|LessThan10~10 {} VEL_CONTROL:inst52|LessThan10~11 {} VEL_CONTROL:inst52|LessThan10~12 {} VEL_CONTROL:inst52|MOTOR_CMD[13]~11 {} VEL_CONTROL:inst52|MOTOR_CMD[13] {} } { 0.000ns 0.477ns 0.000ns 0.000ns 0.000ns 0.489ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.758ns 0.251ns 0.943ns 0.459ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.679ns 0.253ns 0.284ns 0.747ns 0.439ns 0.000ns 0.687ns 0.000ns 0.669ns 0.000ns 0.750ns 0.000ns 0.671ns 0.000ns 0.467ns 0.260ns 0.445ns 0.773ns 0.000ns } { 0.000ns 0.414ns 0.071ns 0.071ns 0.410ns 0.414ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.438ns 0.242ns 0.275ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.438ns 0.150ns 0.420ns 0.275ns 2.663ns 0.224ns 0.393ns 0.410ns 0.485ns 0.410ns 0.393ns 0.410ns 0.414ns 0.410ns 0.149ns 0.242ns 0.150ns 0.420ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.841 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_32Hz ACC_CLK_GEN:inst60|clock_32Hz~clkctrl VEL_CONTROL:inst52|MOTOR_CMD[13] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "5.841 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_32Hz {} ACC_CLK_GEN:inst60|clock_32Hz~clkctrl {} VEL_CONTROL:inst52|MOTOR_CMD[13] {} } { 0.000ns 1.091ns 1.013ns 1.411ns 1.002ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.858 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_32Hz ACC_CLK_GEN:inst60|clock_32Hz~clkctrl VEL_CONTROL:inst52|POSITION_INT[2] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "5.858 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_32Hz {} ACC_CLK_GEN:inst60|clock_32Hz~clkctrl {} VEL_CONTROL:inst52|POSITION_INT[2] {} } { 0.000ns 1.091ns 1.013ns 1.411ns 1.019ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "26.712 ns" { VEL_CONTROL:inst52|POSITION_INT[2] VEL_CONTROL:inst52|Add3~5 VEL_CONTROL:inst52|Add3~7 VEL_CONTROL:inst52|Add3~9 VEL_CONTROL:inst52|Add3~10 VEL_CONTROL:inst52|Add4~11 VEL_CONTROL:inst52|Add4~13 VEL_CONTROL:inst52|Add4~15 VEL_CONTROL:inst52|Add4~17 VEL_CONTROL:inst52|Add4~19 VEL_CONTROL:inst52|Add4~21 VEL_CONTROL:inst52|Add4~23 VEL_CONTROL:inst52|Add4~25 VEL_CONTROL:inst52|Add4~27 VEL_CONTROL:inst52|Add4~29 VEL_CONTROL:inst52|Add4~31 VEL_CONTROL:inst52|Add4~33 VEL_CONTROL:inst52|Add4~35 VEL_CONTROL:inst52|Add4~37 VEL_CONTROL:inst52|Add4~39 VEL_CONTROL:inst52|Add4~41 VEL_CONTROL:inst52|Add4~43 VEL_CONTROL:inst52|Add4~45 VEL_CONTROL:inst52|Add4~47 VEL_CONTROL:inst52|Add4~49 VEL_CONTROL:inst52|Add4~51 VEL_CONTROL:inst52|Add4~53 VEL_CONTROL:inst52|Add4~55 VEL_CONTROL:inst52|Add4~57 VEL_CONTROL:inst52|Add4~58 VEL_CONTROL:inst52|LessThan4~8 VEL_CONTROL:inst52|LessThan4~9 VEL_CONTROL:inst52|VEL_ERR~31 VEL_CONTROL:inst52|Add6~1 VEL_CONTROL:inst52|Add6~3 VEL_CONTROL:inst52|Add6~5 VEL_CONTROL:inst52|Add6~7 VEL_CONTROL:inst52|Add6~9 VEL_CONTROL:inst52|Add6~11 VEL_CONTROL:inst52|Add6~13 VEL_CONTROL:inst52|Add6~15 VEL_CONTROL:inst52|Add6~17 VEL_CONTROL:inst52|Add6~19 VEL_CONTROL:inst52|Add6~21 VEL_CONTROL:inst52|Add6~23 VEL_CONTROL:inst52|Add6~25 VEL_CONTROL:inst52|Add6~27 VEL_CONTROL:inst52|Add6~29 VEL_CONTROL:inst52|Add6~31 VEL_CONTROL:inst52|Add6~33 VEL_CONTROL:inst52|Add6~35 VEL_CONTROL:inst52|Add6~37 VEL_CONTROL:inst52|Add6~39 VEL_CONTROL:inst52|Add6~41 VEL_CONTROL:inst52|Add6~43 VEL_CONTROL:inst52|Add6~45 VEL_CONTROL:inst52|Add6~47 VEL_CONTROL:inst52|Add6~49 VEL_CONTROL:inst52|Add6~51 VEL_CONTROL:inst52|Add6~53 VEL_CONTROL:inst52|Add6~55 VEL_CONTROL:inst52|Add6~57 VEL_CONTROL:inst52|Add6~58 VEL_CONTROL:inst52|LessThan6~4 VEL_CONTROL:inst52|LessThan6~5 VEL_CONTROL:inst52|CUM_VEL_ERR~30 VEL_CONTROL:inst52|CUM_VEL_ERR~33 VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|mac_mult3~DATAOUT6 VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|mac_out4~DATAOUT6 VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~1 VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~2 VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~15 VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~16 VEL_CONTROL:inst52|Add10~49 VEL_CONTROL:inst52|Add10~50 VEL_CONTROL:inst52|Add11~51 VEL_CONTROL:inst52|Add11~52 VEL_CONTROL:inst52|LessThan10~10 VEL_CONTROL:inst52|LessThan10~11 VEL_CONTROL:inst52|LessThan10~12 VEL_CONTROL:inst52|MOTOR_CMD[13]~11 VEL_CONTROL:inst52|MOTOR_CMD[13] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "26.712 ns" { VEL_CONTROL:inst52|POSITION_INT[2] {} VEL_CONTROL:inst52|Add3~5 {} VEL_CONTROL:inst52|Add3~7 {} VEL_CONTROL:inst52|Add3~9 {} VEL_CONTROL:inst52|Add3~10 {} VEL_CONTROL:inst52|Add4~11 {} VEL_CONTROL:inst52|Add4~13 {} VEL_CONTROL:inst52|Add4~15 {} VEL_CONTROL:inst52|Add4~17 {} VEL_CONTROL:inst52|Add4~19 {} VEL_CONTROL:inst52|Add4~21 {} VEL_CONTROL:inst52|Add4~23 {} VEL_CONTROL:inst52|Add4~25 {} VEL_CONTROL:inst52|Add4~27 {} VEL_CONTROL:inst52|Add4~29 {} VEL_CONTROL:inst52|Add4~31 {} VEL_CONTROL:inst52|Add4~33 {} VEL_CONTROL:inst52|Add4~35 {} VEL_CONTROL:inst52|Add4~37 {} VEL_CONTROL:inst52|Add4~39 {} VEL_CONTROL:inst52|Add4~41 {} VEL_CONTROL:inst52|Add4~43 {} VEL_CONTROL:inst52|Add4~45 {} VEL_CONTROL:inst52|Add4~47 {} VEL_CONTROL:inst52|Add4~49 {} VEL_CONTROL:inst52|Add4~51 {} VEL_CONTROL:inst52|Add4~53 {} VEL_CONTROL:inst52|Add4~55 {} VEL_CONTROL:inst52|Add4~57 {} VEL_CONTROL:inst52|Add4~58 {} VEL_CONTROL:inst52|LessThan4~8 {} VEL_CONTROL:inst52|LessThan4~9 {} VEL_CONTROL:inst52|VEL_ERR~31 {} VEL_CONTROL:inst52|Add6~1 {} VEL_CONTROL:inst52|Add6~3 {} VEL_CONTROL:inst52|Add6~5 {} VEL_CONTROL:inst52|Add6~7 {} VEL_CONTROL:inst52|Add6~9 {} VEL_CONTROL:inst52|Add6~11 {} VEL_CONTROL:inst52|Add6~13 {} VEL_CONTROL:inst52|Add6~15 {} VEL_CONTROL:inst52|Add6~17 {} VEL_CONTROL:inst52|Add6~19 {} VEL_CONTROL:inst52|Add6~21 {} VEL_CONTROL:inst52|Add6~23 {} VEL_CONTROL:inst52|Add6~25 {} VEL_CONTROL:inst52|Add6~27 {} VEL_CONTROL:inst52|Add6~29 {} VEL_CONTROL:inst52|Add6~31 {} VEL_CONTROL:inst52|Add6~33 {} VEL_CONTROL:inst52|Add6~35 {} VEL_CONTROL:inst52|Add6~37 {} VEL_CONTROL:inst52|Add6~39 {} VEL_CONTROL:inst52|Add6~41 {} VEL_CONTROL:inst52|Add6~43 {} VEL_CONTROL:inst52|Add6~45 {} VEL_CONTROL:inst52|Add6~47 {} VEL_CONTROL:inst52|Add6~49 {} VEL_CONTROL:inst52|Add6~51 {} VEL_CONTROL:inst52|Add6~53 {} VEL_CONTROL:inst52|Add6~55 {} VEL_CONTROL:inst52|Add6~57 {} VEL_CONTROL:inst52|Add6~58 {} VEL_CONTROL:inst52|LessThan6~4 {} VEL_CONTROL:inst52|LessThan6~5 {} VEL_CONTROL:inst52|CUM_VEL_ERR~30 {} VEL_CONTROL:inst52|CUM_VEL_ERR~33 {} VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|mac_mult3~DATAOUT6 {} VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|mac_out4~DATAOUT6 {} VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~1 {} VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~2 {} VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~15 {} VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~16 {} VEL_CONTROL:inst52|Add10~49 {} VEL_CONTROL:inst52|Add10~50 {} VEL_CONTROL:inst52|Add11~51 {} VEL_CONTROL:inst52|Add11~52 {} VEL_CONTROL:inst52|LessThan10~10 {} VEL_CONTROL:inst52|LessThan10~11 {} VEL_CONTROL:inst52|LessThan10~12 {} VEL_CONTROL:inst52|MOTOR_CMD[13]~11 {} VEL_CONTROL:inst52|MOTOR_CMD[13] {} } { 0.000ns 0.477ns 0.000ns 0.000ns 0.000ns 0.489ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.758ns 0.251ns 0.943ns 0.459ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.679ns 0.253ns 0.284ns 0.747ns 0.439ns 0.000ns 0.687ns 0.000ns 0.669ns 0.000ns 0.750ns 0.000ns 0.671ns 0.000ns 0.467ns 0.260ns 0.445ns 0.773ns 0.000ns } { 0.000ns 0.414ns 0.071ns 0.071ns 0.410ns 0.414ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.438ns 0.242ns 0.275ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.438ns 0.150ns 0.420ns 0.275ns 2.663ns 0.224ns 0.393ns 0.410ns 0.485ns 0.410ns 0.393ns 0.410ns 0.414ns 0.410ns 0.149ns 0.242ns 0.150ns 0.420ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_REQUIREMENTS_NOT_MET" "Clock Setup: 'altpll0:inst\|altpll:altpll_component\|_clk1' 1663 " "Warning: Can't achieve timing requirement Clock Setup: 'altpll0:inst\|altpll:altpll_component\|_clk1' along 1663 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve timing requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk2 register VEL_CONTROL:inst51\|MOTOR_CMD\[2\] register VEL_CONTROL:inst51\|MOTOR_PHASE 705 ps " "Info: Slack time is 705 ps for clock \"altpll0:inst\|altpll:altpll_component\|_clk2\" between source register \"VEL_CONTROL:inst51\|MOTOR_CMD\[2\]\" and destination register \"VEL_CONTROL:inst51\|MOTOR_PHASE\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "6.584 ns + Largest register register " "Info: + Largest register to register requirement is 6.584 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "10.000 ns + " "Info: + Setup relationship between source and destination is 10.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 10.000 ns " "Info: + Latch edge is 10.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll0:inst\|altpll:altpll_component\|_clk2 10.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"altpll0:inst\|altpll:altpll_component\|_clk2\" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll0:inst\|altpll:altpll_component\|_clk1 40.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.202 ns + Largest " "Info: + Largest clock skew is -3.202 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk2 destination 0.265 ns + Shortest register " "Info: + Shortest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk2\" to destination register is 0.265 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk2  -2.358 ns + Early " "Info: + Early clock latency of clock \"altpll0:inst\|altpll:altpll_component\|_clk2\" is -2.358 ns" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-2.358 ns" { altpll0:inst|altpll:altpll_component|_clk2 altpll0:inst|altpll:altpll_component|_clk2 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -2.358 ns altpll0:inst\|altpll:altpll_component\|_clk2 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.358 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk2'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk2 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) -1.267 ns altpll0:inst\|altpll:altpll_component\|_clk2~clkctrl 2 COMB CLKCTRL_G1 26 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = -1.267 ns; Loc. = CLKCTRL_G1; Fanout = 26; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk2~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk2 altpll0:inst|altpll:altpll_component|_clk2~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.995 ns) + CELL(0.537 ns) 0.265 ns VEL_CONTROL:inst51\|MOTOR_PHASE 3 REG LCFF_X38_Y26_N29 1 " "Info: 3: + IC(0.995 ns) + CELL(0.537 ns) = 0.265 ns; Loc. = LCFF_X38_Y26_N29; Fanout = 1; REG Node = 'VEL_CONTROL:inst51\|MOTOR_PHASE'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.532 ns" { altpll0:inst|altpll:altpll_component|_clk2~clkctrl VEL_CONTROL:inst51|MOTOR_PHASE } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.47 % ) " "Info: Total cell delay = 0.537 ns ( 20.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.086 ns ( 79.53 % ) " "Info: Total interconnect delay = 2.086 ns ( 79.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.265 ns" { altpll0:inst|altpll:altpll_component|_clk2 altpll0:inst|altpll:altpll_component|_clk2~clkctrl VEL_CONTROL:inst51|MOTOR_PHASE } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "0.265 ns" { altpll0:inst|altpll:altpll_component|_clk2 {} altpll0:inst|altpll:altpll_component|_clk2~clkctrl {} VEL_CONTROL:inst51|MOTOR_PHASE {} } { 0.000ns 1.091ns 0.995ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk1 source 3.467 ns - Longest register " "Info: - Longest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" to source register is 3.467 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk1  -2.358 ns + Late " "Info: + Late clock latency of clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" is -2.358 ns" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-2.358 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -2.358 ns altpll0:inst\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.358 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk1'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) -1.267 ns altpll0:inst\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 94 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = -1.267 ns; Loc. = CLKCTRL_G2; Fanout = 94; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.013 ns) + CELL(0.787 ns) 0.533 ns ACC_CLK_GEN:inst60\|clock_32Hz 3 REG LCFF_X31_Y26_N15 4 " "Info: 3: + IC(1.013 ns) + CELL(0.787 ns) = 0.533 ns; Loc. = LCFF_X31_Y26_N15; Fanout = 4; REG Node = 'ACC_CLK_GEN:inst60\|clock_32Hz'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.800 ns" { altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_32Hz } "NODE_NAME" } } { "acc_clk_gen.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/acc_clk_gen.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.411 ns) + CELL(0.000 ns) 1.944 ns ACC_CLK_GEN:inst60\|clock_32Hz~clkctrl 4 COMB CLKCTRL_G8 410 " "Info: 4: + IC(1.411 ns) + CELL(0.000 ns) = 1.944 ns; Loc. = CLKCTRL_G8; Fanout = 410; COMB Node = 'ACC_CLK_GEN:inst60\|clock_32Hz~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.411 ns" { ACC_CLK_GEN:inst60|clock_32Hz ACC_CLK_GEN:inst60|clock_32Hz~clkctrl } "NODE_NAME" } } { "acc_clk_gen.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/acc_clk_gen.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.986 ns) + CELL(0.537 ns) 3.467 ns VEL_CONTROL:inst51\|MOTOR_CMD\[2\] 5 REG LCFF_X36_Y25_N25 1 " "Info: 5: + IC(0.986 ns) + CELL(0.537 ns) = 3.467 ns; Loc. = LCFF_X36_Y25_N25; Fanout = 1; REG Node = 'VEL_CONTROL:inst51\|MOTOR_CMD\[2\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.523 ns" { ACC_CLK_GEN:inst60|clock_32Hz~clkctrl VEL_CONTROL:inst51|MOTOR_CMD[2] } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.324 ns ( 22.73 % ) " "Info: Total cell delay = 1.324 ns ( 22.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.501 ns ( 77.27 % ) " "Info: Total interconnect delay = 4.501 ns ( 77.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.467 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_32Hz ACC_CLK_GEN:inst60|clock_32Hz~clkctrl VEL_CONTROL:inst51|MOTOR_CMD[2] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "3.467 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_32Hz {} ACC_CLK_GEN:inst60|clock_32Hz~clkctrl {} VEL_CONTROL:inst51|MOTOR_CMD[2] {} } { 0.000ns 1.091ns 1.013ns 1.411ns 0.986ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.265 ns" { altpll0:inst|altpll:altpll_component|_clk2 altpll0:inst|altpll:altpll_component|_clk2~clkctrl VEL_CONTROL:inst51|MOTOR_PHASE } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "0.265 ns" { altpll0:inst|altpll:altpll_component|_clk2 {} altpll0:inst|altpll:altpll_component|_clk2~clkctrl {} VEL_CONTROL:inst51|MOTOR_PHASE {} } { 0.000ns 1.091ns 0.995ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.467 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_32Hz ACC_CLK_GEN:inst60|clock_32Hz~clkctrl VEL_CONTROL:inst51|MOTOR_CMD[2] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "3.467 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_32Hz {} ACC_CLK_GEN:inst60|clock_32Hz~clkctrl {} VEL_CONTROL:inst51|MOTOR_CMD[2] {} } { 0.000ns 1.091ns 1.013ns 1.411ns 0.986ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 152 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.265 ns" { altpll0:inst|altpll:altpll_component|_clk2 altpll0:inst|altpll:altpll_component|_clk2~clkctrl VEL_CONTROL:inst51|MOTOR_PHASE } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "0.265 ns" { altpll0:inst|altpll:altpll_component|_clk2 {} altpll0:inst|altpll:altpll_component|_clk2~clkctrl {} VEL_CONTROL:inst51|MOTOR_PHASE {} } { 0.000ns 1.091ns 0.995ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.467 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_32Hz ACC_CLK_GEN:inst60|clock_32Hz~clkctrl VEL_CONTROL:inst51|MOTOR_CMD[2] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "3.467 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_32Hz {} ACC_CLK_GEN:inst60|clock_32Hz~clkctrl {} VEL_CONTROL:inst51|MOTOR_CMD[2] {} } { 0.000ns 1.091ns 1.013ns 1.411ns 0.986ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.879 ns - Longest register register " "Info: - Longest register to register delay is 5.879 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VEL_CONTROL:inst51\|MOTOR_CMD\[2\] 1 REG LCFF_X36_Y25_N25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X36_Y25_N25; Fanout = 1; REG Node = 'VEL_CONTROL:inst51\|MOTOR_CMD\[2\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { VEL_CONTROL:inst51|MOTOR_CMD[2] } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.328 ns) + CELL(0.438 ns) 0.766 ns VEL_CONTROL:inst51\|WideOr0~1 2 COMB LCCOMB_X36_Y25_N6 1 " "Info: 2: + IC(0.328 ns) + CELL(0.438 ns) = 0.766 ns; Loc. = LCCOMB_X36_Y25_N6; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51\|WideOr0~1'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.766 ns" { VEL_CONTROL:inst51|MOTOR_CMD[2] VEL_CONTROL:inst51|WideOr0~1 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 249 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.735 ns) + CELL(0.438 ns) 1.939 ns VEL_CONTROL:inst51\|WideOr0~3 3 COMB LCCOMB_X37_Y26_N2 1 " "Info: 3: + IC(0.735 ns) + CELL(0.438 ns) = 1.939 ns; Loc. = LCCOMB_X37_Y26_N2; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51\|WideOr0~3'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.173 ns" { VEL_CONTROL:inst51|WideOr0~1 VEL_CONTROL:inst51|WideOr0~3 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 249 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.393 ns) 2.575 ns VEL_CONTROL:inst51\|Add12~1 4 COMB LCCOMB_X37_Y26_N6 2 " "Info: 4: + IC(0.243 ns) + CELL(0.393 ns) = 2.575 ns; Loc. = LCCOMB_X37_Y26_N6; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add12~1'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.636 ns" { VEL_CONTROL:inst51|WideOr0~3 VEL_CONTROL:inst51|Add12~1 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 249 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.646 ns VEL_CONTROL:inst51\|Add12~3 5 COMB LCCOMB_X37_Y26_N8 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 2.646 ns; Loc. = LCCOMB_X37_Y26_N8; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add12~3'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add12~1 VEL_CONTROL:inst51|Add12~3 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 249 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.717 ns VEL_CONTROL:inst51\|Add12~5 6 COMB LCCOMB_X37_Y26_N10 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 2.717 ns; Loc. = LCCOMB_X37_Y26_N10; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add12~5'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add12~3 VEL_CONTROL:inst51|Add12~5 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 249 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.788 ns VEL_CONTROL:inst51\|Add12~7 7 COMB LCCOMB_X37_Y26_N12 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 2.788 ns; Loc. = LCCOMB_X37_Y26_N12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add12~7'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add12~5 VEL_CONTROL:inst51|Add12~7 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 249 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 2.947 ns VEL_CONTROL:inst51\|Add12~9 8 COMB LCCOMB_X37_Y26_N14 2 " "Info: 8: + IC(0.000 ns) + CELL(0.159 ns) = 2.947 ns; Loc. = LCCOMB_X37_Y26_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add12~9'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { VEL_CONTROL:inst51|Add12~7 VEL_CONTROL:inst51|Add12~9 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 249 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.018 ns VEL_CONTROL:inst51\|Add12~11 9 COMB LCCOMB_X37_Y26_N16 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 3.018 ns; Loc. = LCCOMB_X37_Y26_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add12~11'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add12~9 VEL_CONTROL:inst51|Add12~11 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 249 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.089 ns VEL_CONTROL:inst51\|Add12~13 10 COMB LCCOMB_X37_Y26_N18 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 3.089 ns; Loc. = LCCOMB_X37_Y26_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add12~13'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add12~11 VEL_CONTROL:inst51|Add12~13 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 249 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.160 ns VEL_CONTROL:inst51\|Add12~15 11 COMB LCCOMB_X37_Y26_N20 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 3.160 ns; Loc. = LCCOMB_X37_Y26_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add12~15'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add12~13 VEL_CONTROL:inst51|Add12~15 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 249 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.231 ns VEL_CONTROL:inst51\|Add12~17 12 COMB LCCOMB_X37_Y26_N22 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 3.231 ns; Loc. = LCCOMB_X37_Y26_N22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add12~17'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add12~15 VEL_CONTROL:inst51|Add12~17 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 249 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.302 ns VEL_CONTROL:inst51\|Add12~19 13 COMB LCCOMB_X37_Y26_N24 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 3.302 ns; Loc. = LCCOMB_X37_Y26_N24; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add12~19'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add12~17 VEL_CONTROL:inst51|Add12~19 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 249 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.373 ns VEL_CONTROL:inst51\|Add12~21 14 COMB LCCOMB_X37_Y26_N26 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 3.373 ns; Loc. = LCCOMB_X37_Y26_N26; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add12~21'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add12~19 VEL_CONTROL:inst51|Add12~21 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 249 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.444 ns VEL_CONTROL:inst51\|Add12~23 15 COMB LCCOMB_X37_Y26_N28 1 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 3.444 ns; Loc. = LCCOMB_X37_Y26_N28; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51\|Add12~23'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add12~21 VEL_CONTROL:inst51|Add12~23 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 249 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.854 ns VEL_CONTROL:inst51\|Add12~24 16 COMB LCCOMB_X37_Y26_N30 2 " "Info: 16: + IC(0.000 ns) + CELL(0.410 ns) = 3.854 ns; Loc. = LCCOMB_X37_Y26_N30; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add12~24'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { VEL_CONTROL:inst51|Add12~23 VEL_CONTROL:inst51|Add12~24 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 249 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.416 ns) 4.527 ns VEL_CONTROL:inst51\|lpm_compare:compare\|cmpr_a2i:auto_generated\|aeb_int~0 17 COMB LCCOMB_X37_Y26_N0 1 " "Info: 17: + IC(0.257 ns) + CELL(0.416 ns) = 4.527 ns; Loc. = LCCOMB_X37_Y26_N0; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51\|lpm_compare:compare\|cmpr_a2i:auto_generated\|aeb_int~0'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.673 ns" { VEL_CONTROL:inst51|Add12~24 VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|aeb_int~0 } "NODE_NAME" } } { "db/cmpr_a2i.tdf" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/db/cmpr_a2i.tdf" 29 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.465 ns) + CELL(0.410 ns) 5.402 ns VEL_CONTROL:inst51\|lpm_compare:compare\|cmpr_a2i:auto_generated\|aeb_int~4 18 COMB LCCOMB_X38_Y26_N30 1 " "Info: 18: + IC(0.465 ns) + CELL(0.410 ns) = 5.402 ns; Loc. = LCCOMB_X38_Y26_N30; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51\|lpm_compare:compare\|cmpr_a2i:auto_generated\|aeb_int~4'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.875 ns" { VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|aeb_int~0 VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|aeb_int~4 } "NODE_NAME" } } { "db/cmpr_a2i.tdf" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/db/cmpr_a2i.tdf" 29 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.150 ns) 5.795 ns VEL_CONTROL:inst51\|lpm_compare:compare\|cmpr_a2i:auto_generated\|ageb 19 COMB LCCOMB_X38_Y26_N28 1 " "Info: 19: + IC(0.243 ns) + CELL(0.150 ns) = 5.795 ns; Loc. = LCCOMB_X38_Y26_N28; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51\|lpm_compare:compare\|cmpr_a2i:auto_generated\|ageb'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|aeb_int~4 VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|ageb } "NODE_NAME" } } { "db/cmpr_a2i.tdf" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/db/cmpr_a2i.tdf" 42 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 5.879 ns VEL_CONTROL:inst51\|MOTOR_PHASE 20 REG LCFF_X38_Y26_N29 1 " "Info: 20: + IC(0.000 ns) + CELL(0.084 ns) = 5.879 ns; Loc. = LCFF_X38_Y26_N29; Fanout = 1; REG Node = 'VEL_CONTROL:inst51\|MOTOR_PHASE'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|ageb VEL_CONTROL:inst51|MOTOR_PHASE } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.608 ns ( 61.37 % ) " "Info: Total cell delay = 3.608 ns ( 61.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.271 ns ( 38.63 % ) " "Info: Total interconnect delay = 2.271 ns ( 38.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.879 ns" { VEL_CONTROL:inst51|MOTOR_CMD[2] VEL_CONTROL:inst51|WideOr0~1 VEL_CONTROL:inst51|WideOr0~3 VEL_CONTROL:inst51|Add12~1 VEL_CONTROL:inst51|Add12~3 VEL_CONTROL:inst51|Add12~5 VEL_CONTROL:inst51|Add12~7 VEL_CONTROL:inst51|Add12~9 VEL_CONTROL:inst51|Add12~11 VEL_CONTROL:inst51|Add12~13 VEL_CONTROL:inst51|Add12~15 VEL_CONTROL:inst51|Add12~17 VEL_CONTROL:inst51|Add12~19 VEL_CONTROL:inst51|Add12~21 VEL_CONTROL:inst51|Add12~23 VEL_CONTROL:inst51|Add12~24 VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|aeb_int~0 VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|aeb_int~4 VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|ageb VEL_CONTROL:inst51|MOTOR_PHASE } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "5.879 ns" { VEL_CONTROL:inst51|MOTOR_CMD[2] {} VEL_CONTROL:inst51|WideOr0~1 {} VEL_CONTROL:inst51|WideOr0~3 {} VEL_CONTROL:inst51|Add12~1 {} VEL_CONTROL:inst51|Add12~3 {} VEL_CONTROL:inst51|Add12~5 {} VEL_CONTROL:inst51|Add12~7 {} VEL_CONTROL:inst51|Add12~9 {} VEL_CONTROL:inst51|Add12~11 {} VEL_CONTROL:inst51|Add12~13 {} VEL_CONTROL:inst51|Add12~15 {} VEL_CONTROL:inst51|Add12~17 {} VEL_CONTROL:inst51|Add12~19 {} VEL_CONTROL:inst51|Add12~21 {} VEL_CONTROL:inst51|Add12~23 {} VEL_CONTROL:inst51|Add12~24 {} VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|aeb_int~0 {} VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|aeb_int~4 {} VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|ageb {} VEL_CONTROL:inst51|MOTOR_PHASE {} } { 0.000ns 0.328ns 0.735ns 0.243ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.257ns 0.465ns 0.243ns 0.000ns } { 0.000ns 0.438ns 0.438ns 0.393ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.416ns 0.410ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.265 ns" { altpll0:inst|altpll:altpll_component|_clk2 altpll0:inst|altpll:altpll_component|_clk2~clkctrl VEL_CONTROL:inst51|MOTOR_PHASE } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "0.265 ns" { altpll0:inst|altpll:altpll_component|_clk2 {} altpll0:inst|altpll:altpll_component|_clk2~clkctrl {} VEL_CONTROL:inst51|MOTOR_PHASE {} } { 0.000ns 1.091ns 0.995ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.467 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_32Hz ACC_CLK_GEN:inst60|clock_32Hz~clkctrl VEL_CONTROL:inst51|MOTOR_CMD[2] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "3.467 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_32Hz {} ACC_CLK_GEN:inst60|clock_32Hz~clkctrl {} VEL_CONTROL:inst51|MOTOR_CMD[2] {} } { 0.000ns 1.091ns 1.013ns 1.411ns 0.986ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.879 ns" { VEL_CONTROL:inst51|MOTOR_CMD[2] VEL_CONTROL:inst51|WideOr0~1 VEL_CONTROL:inst51|WideOr0~3 VEL_CONTROL:inst51|Add12~1 VEL_CONTROL:inst51|Add12~3 VEL_CONTROL:inst51|Add12~5 VEL_CONTROL:inst51|Add12~7 VEL_CONTROL:inst51|Add12~9 VEL_CONTROL:inst51|Add12~11 VEL_CONTROL:inst51|Add12~13 VEL_CONTROL:inst51|Add12~15 VEL_CONTROL:inst51|Add12~17 VEL_CONTROL:inst51|Add12~19 VEL_CONTROL:inst51|Add12~21 VEL_CONTROL:inst51|Add12~23 VEL_CONTROL:inst51|Add12~24 VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|aeb_int~0 VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|aeb_int~4 VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|ageb VEL_CONTROL:inst51|MOTOR_PHASE } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "5.879 ns" { VEL_CONTROL:inst51|MOTOR_CMD[2] {} VEL_CONTROL:inst51|WideOr0~1 {} VEL_CONTROL:inst51|WideOr0~3 {} VEL_CONTROL:inst51|Add12~1 {} VEL_CONTROL:inst51|Add12~3 {} VEL_CONTROL:inst51|Add12~5 {} VEL_CONTROL:inst51|Add12~7 {} VEL_CONTROL:inst51|Add12~9 {} VEL_CONTROL:inst51|Add12~11 {} VEL_CONTROL:inst51|Add12~13 {} VEL_CONTROL:inst51|Add12~15 {} VEL_CONTROL:inst51|Add12~17 {} VEL_CONTROL:inst51|Add12~19 {} VEL_CONTROL:inst51|Add12~21 {} VEL_CONTROL:inst51|Add12~23 {} VEL_CONTROL:inst51|Add12~24 {} VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|aeb_int~0 {} VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|aeb_int~4 {} VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|ageb {} VEL_CONTROL:inst51|MOTOR_PHASE {} } { 0.000ns 0.328ns 0.735ns 0.243ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.257ns 0.465ns 0.243ns 0.000ns } { 0.000ns 0.438ns 0.438ns 0.393ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.416ns 0.410ns 0.150ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CLOCK_27 " "Info: No valid register-to-register data paths exist for clock \"CLOCK_27\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CLOCK_50 " "Info: No valid register-to-register data paths exist for clock \"CLOCK_50\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "SW\[17\] " "Info: No valid register-to-register data paths exist for clock \"SW\[17\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "AUD_DACLR register memory DAC_BEEP:inst35\|phase\[4\] DAC_BEEP:inst35\|altsyncram:SOUND_LUT\|altsyncram_pmk3:auto_generated\|ram_block1a7~porta_address_reg2 260.01 MHz Internal " "Info: Clock \"AUD_DACLR\" Internal fmax is restricted to 260.01 MHz between source register \"DAC_BEEP:inst35\|phase\[4\]\" and destination memory \"DAC_BEEP:inst35\|altsyncram:SOUND_LUT\|altsyncram_pmk3:auto_generated\|ram_block1a7~porta_address_reg2\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "1.923 ns 1.923 ns 3.846 ns " "Info: fmax restricted to Clock High delay (1.923 ns) plus Clock Low delay (1.923 ns) : restricted to 3.846 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.251 ns + Longest register memory " "Info: + Longest register to memory delay is 2.251 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DAC_BEEP:inst35\|phase\[4\] 1 REG LCFF_X2_Y32_N13 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y32_N13; Fanout = 4; REG Node = 'DAC_BEEP:inst35\|phase\[4\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DAC_BEEP:inst35|phase[4] } "NODE_NAME" } } { "DAC_BEEP.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/DAC_BEEP.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.109 ns) + CELL(0.142 ns) 2.251 ns DAC_BEEP:inst35\|altsyncram:SOUND_LUT\|altsyncram_pmk3:auto_generated\|ram_block1a7~porta_address_reg2 2 MEM M4K_X13_Y34 9 " "Info: 2: + IC(2.109 ns) + CELL(0.142 ns) = 2.251 ns; Loc. = M4K_X13_Y34; Fanout = 9; MEM Node = 'DAC_BEEP:inst35\|altsyncram:SOUND_LUT\|altsyncram_pmk3:auto_generated\|ram_block1a7~porta_address_reg2'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.251 ns" { DAC_BEEP:inst35|phase[4] DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a7~porta_address_reg2 } "NODE_NAME" } } { "db/altsyncram_pmk3.tdf" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/db/altsyncram_pmk3.tdf" 181 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.142 ns ( 6.31 % ) " "Info: Total cell delay = 0.142 ns ( 6.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.109 ns ( 93.69 % ) " "Info: Total interconnect delay = 2.109 ns ( 93.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.251 ns" { DAC_BEEP:inst35|phase[4] DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a7~porta_address_reg2 } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.251 ns" { DAC_BEEP:inst35|phase[4] {} DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a7~porta_address_reg2 {} } { 0.000ns 2.109ns } { 0.000ns 0.142ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.913 ns - Smallest " "Info: - Smallest clock skew is 0.913 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AUD_DACLR destination 3.297 ns + Shortest memory " "Info: + Shortest clock path from clock \"AUD_DACLR\" to destination memory is 3.297 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.860 ns) 0.860 ns AUD_DACLR 1 CLK PIN_C6 61 " "Info: 1: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = PIN_C6; Fanout = 61; CLK Node = 'AUD_DACLR'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_DACLR } "NODE_NAME" } } { "DE2bot.bdf" "" { Schematic "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/DE2bot.bdf" { { 2208 -8 160 2224 "AUD_DACLR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.776 ns) + CELL(0.661 ns) 3.297 ns DAC_BEEP:inst35\|altsyncram:SOUND_LUT\|altsyncram_pmk3:auto_generated\|ram_block1a7~porta_address_reg2 2 MEM M4K_X13_Y34 9 " "Info: 2: + IC(1.776 ns) + CELL(0.661 ns) = 3.297 ns; Loc. = M4K_X13_Y34; Fanout = 9; MEM Node = 'DAC_BEEP:inst35\|altsyncram:SOUND_LUT\|altsyncram_pmk3:auto_generated\|ram_block1a7~porta_address_reg2'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.437 ns" { AUD_DACLR DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a7~porta_address_reg2 } "NODE_NAME" } } { "db/altsyncram_pmk3.tdf" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/db/altsyncram_pmk3.tdf" 181 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.521 ns ( 46.13 % ) " "Info: Total cell delay = 1.521 ns ( 46.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.776 ns ( 53.87 % ) " "Info: Total interconnect delay = 1.776 ns ( 53.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.297 ns" { AUD_DACLR DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a7~porta_address_reg2 } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "3.297 ns" { AUD_DACLR {} AUD_DACLR~combout {} DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a7~porta_address_reg2 {} } { 0.000ns 0.000ns 1.776ns } { 0.000ns 0.860ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AUD_DACLR source 2.384 ns - Longest register " "Info: - Longest clock path from clock \"AUD_DACLR\" to source register is 2.384 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.860 ns) 0.860 ns AUD_DACLR 1 CLK PIN_C6 61 " "Info: 1: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = PIN_C6; Fanout = 61; CLK Node = 'AUD_DACLR'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_DACLR } "NODE_NAME" } } { "DE2bot.bdf" "" { Schematic "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/DE2bot.bdf" { { 2208 -8 160 2224 "AUD_DACLR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.987 ns) + CELL(0.537 ns) 2.384 ns DAC_BEEP:inst35\|phase\[4\] 2 REG LCFF_X2_Y32_N13 4 " "Info: 2: + IC(0.987 ns) + CELL(0.537 ns) = 2.384 ns; Loc. = LCFF_X2_Y32_N13; Fanout = 4; REG Node = 'DAC_BEEP:inst35\|phase\[4\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.524 ns" { AUD_DACLR DAC_BEEP:inst35|phase[4] } "NODE_NAME" } } { "DAC_BEEP.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/DAC_BEEP.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.397 ns ( 58.60 % ) " "Info: Total cell delay = 1.397 ns ( 58.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.987 ns ( 41.40 % ) " "Info: Total interconnect delay = 0.987 ns ( 41.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.384 ns" { AUD_DACLR DAC_BEEP:inst35|phase[4] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.384 ns" { AUD_DACLR {} AUD_DACLR~combout {} DAC_BEEP:inst35|phase[4] {} } { 0.000ns 0.000ns 0.987ns } { 0.000ns 0.860ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.297 ns" { AUD_DACLR DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a7~porta_address_reg2 } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "3.297 ns" { AUD_DACLR {} AUD_DACLR~combout {} DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a7~porta_address_reg2 {} } { 0.000ns 0.000ns 1.776ns } { 0.000ns 0.860ns 0.661ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.384 ns" { AUD_DACLR DAC_BEEP:inst35|phase[4] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.384 ns" { AUD_DACLR {} AUD_DACLR~combout {} DAC_BEEP:inst35|phase[4] {} } { 0.000ns 0.000ns 0.987ns } { 0.000ns 0.860ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "DAC_BEEP.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/DAC_BEEP.vhd" 71 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.035 ns + " "Info: + Micro setup delay of destination is 0.035 ns" {  } { { "db/altsyncram_pmk3.tdf" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/db/altsyncram_pmk3.tdf" 181 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "DAC_BEEP.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/DAC_BEEP.vhd" 71 -1 0 } } { "db/altsyncram_pmk3.tdf" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/db/altsyncram_pmk3.tdf" 181 2 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.251 ns" { DAC_BEEP:inst35|phase[4] DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a7~porta_address_reg2 } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.251 ns" { DAC_BEEP:inst35|phase[4] {} DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a7~porta_address_reg2 {} } { 0.000ns 2.109ns } { 0.000ns 0.142ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.297 ns" { AUD_DACLR DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a7~porta_address_reg2 } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "3.297 ns" { AUD_DACLR {} AUD_DACLR~combout {} DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a7~porta_address_reg2 {} } { 0.000ns 0.000ns 1.776ns } { 0.000ns 0.860ns 0.661ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.384 ns" { AUD_DACLR DAC_BEEP:inst35|phase[4] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.384 ns" { AUD_DACLR {} AUD_DACLR~combout {} DAC_BEEP:inst35|phase[4] {} } { 0.000ns 0.000ns 0.987ns } { 0.000ns 0.860ns 0.537ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a7~porta_address_reg2 } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a7~porta_address_reg2 {} } {  } {  } "" } } { "db/altsyncram_pmk3.tdf" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/db/altsyncram_pmk3.tdf" 181 2 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "AUD_BCLK register register DAC_BEEP:inst35\|lpm_shiftreg:DAC_SHIFT\|dffs\[14\] DAC_BEEP:inst35\|lpm_shiftreg:DAC_SHIFT\|dffs\[15\] 450.05 MHz Internal " "Info: Clock \"AUD_BCLK\" Internal fmax is restricted to 450.05 MHz between source register \"DAC_BEEP:inst35\|lpm_shiftreg:DAC_SHIFT\|dffs\[14\]\" and destination register \"DAC_BEEP:inst35\|lpm_shiftreg:DAC_SHIFT\|dffs\[15\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.222 ns " "Info: fmax restricted to clock pin edge rate 2.222 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.647 ns + Longest register register " "Info: + Longest register to register delay is 1.647 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DAC_BEEP:inst35\|lpm_shiftreg:DAC_SHIFT\|dffs\[14\] 1 REG LCFF_X1_Y34_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y34_N1; Fanout = 1; REG Node = 'DAC_BEEP:inst35\|lpm_shiftreg:DAC_SHIFT\|dffs\[14\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[14] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.309 ns) + CELL(0.420 ns) 0.729 ns DAC_BEEP:inst35\|lpm_shiftreg:DAC_SHIFT\|_~16 2 COMB LCCOMB_X1_Y34_N2 1 " "Info: 2: + IC(0.309 ns) + CELL(0.420 ns) = 0.729 ns; Loc. = LCCOMB_X1_Y34_N2; Fanout = 1; COMB Node = 'DAC_BEEP:inst35\|lpm_shiftreg:DAC_SHIFT\|_~16'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.729 ns" { DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[14] DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|_~16 } "NODE_NAME" } } { "DAC_BEEP.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/DAC_BEEP.vhd" 56 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.685 ns) + CELL(0.149 ns) 1.563 ns DAC_BEEP:inst35\|lpm_shiftreg:DAC_SHIFT\|dffs\[15\]~feeder 3 COMB LCCOMB_X1_Y35_N28 1 " "Info: 3: + IC(0.685 ns) + CELL(0.149 ns) = 1.563 ns; Loc. = LCCOMB_X1_Y35_N28; Fanout = 1; COMB Node = 'DAC_BEEP:inst35\|lpm_shiftreg:DAC_SHIFT\|dffs\[15\]~feeder'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.834 ns" { DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|_~16 DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[15]~feeder } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.647 ns DAC_BEEP:inst35\|lpm_shiftreg:DAC_SHIFT\|dffs\[15\] 4 REG LCFF_X1_Y35_N29 1 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 1.647 ns; Loc. = LCFF_X1_Y35_N29; Fanout = 1; REG Node = 'DAC_BEEP:inst35\|lpm_shiftreg:DAC_SHIFT\|dffs\[15\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[15]~feeder DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[15] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.653 ns ( 39.65 % ) " "Info: Total cell delay = 0.653 ns ( 39.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.994 ns ( 60.35 % ) " "Info: Total interconnect delay = 0.994 ns ( 60.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.647 ns" { DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[14] DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|_~16 DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[15]~feeder DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[15] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "1.647 ns" { DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[14] {} DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|_~16 {} DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[15]~feeder {} DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[15] {} } { 0.000ns 0.309ns 0.685ns 0.000ns } { 0.000ns 0.420ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.010 ns - Smallest " "Info: - Smallest clock skew is -0.010 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AUD_BCLK destination 2.369 ns + Shortest register " "Info: + Shortest clock path from clock \"AUD_BCLK\" to destination register is 2.369 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.870 ns) 0.870 ns AUD_BCLK 1 CLK PIN_B4 32 " "Info: 1: + IC(0.000 ns) + CELL(0.870 ns) = 0.870 ns; Loc. = PIN_B4; Fanout = 32; CLK Node = 'AUD_BCLK'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_BCLK } "NODE_NAME" } } { "DE2bot.bdf" "" { Schematic "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/DE2bot.bdf" { { 2224 -8 160 2240 "AUD_BCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.962 ns) + CELL(0.537 ns) 2.369 ns DAC_BEEP:inst35\|lpm_shiftreg:DAC_SHIFT\|dffs\[15\] 2 REG LCFF_X1_Y35_N29 1 " "Info: 2: + IC(0.962 ns) + CELL(0.537 ns) = 2.369 ns; Loc. = LCFF_X1_Y35_N29; Fanout = 1; REG Node = 'DAC_BEEP:inst35\|lpm_shiftreg:DAC_SHIFT\|dffs\[15\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.499 ns" { AUD_BCLK DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[15] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.407 ns ( 59.39 % ) " "Info: Total cell delay = 1.407 ns ( 59.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.962 ns ( 40.61 % ) " "Info: Total interconnect delay = 0.962 ns ( 40.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.369 ns" { AUD_BCLK DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[15] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.369 ns" { AUD_BCLK {} AUD_BCLK~combout {} DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[15] {} } { 0.000ns 0.000ns 0.962ns } { 0.000ns 0.870ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AUD_BCLK source 2.379 ns - Longest register " "Info: - Longest clock path from clock \"AUD_BCLK\" to source register is 2.379 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.870 ns) 0.870 ns AUD_BCLK 1 CLK PIN_B4 32 " "Info: 1: + IC(0.000 ns) + CELL(0.870 ns) = 0.870 ns; Loc. = PIN_B4; Fanout = 32; CLK Node = 'AUD_BCLK'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_BCLK } "NODE_NAME" } } { "DE2bot.bdf" "" { Schematic "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/DE2bot.bdf" { { 2224 -8 160 2240 "AUD_BCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.972 ns) + CELL(0.537 ns) 2.379 ns DAC_BEEP:inst35\|lpm_shiftreg:DAC_SHIFT\|dffs\[14\] 2 REG LCFF_X1_Y34_N1 1 " "Info: 2: + IC(0.972 ns) + CELL(0.537 ns) = 2.379 ns; Loc. = LCFF_X1_Y34_N1; Fanout = 1; REG Node = 'DAC_BEEP:inst35\|lpm_shiftreg:DAC_SHIFT\|dffs\[14\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.509 ns" { AUD_BCLK DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[14] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.407 ns ( 59.14 % ) " "Info: Total cell delay = 1.407 ns ( 59.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.972 ns ( 40.86 % ) " "Info: Total interconnect delay = 0.972 ns ( 40.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.379 ns" { AUD_BCLK DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[14] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.379 ns" { AUD_BCLK {} AUD_BCLK~combout {} DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[14] {} } { 0.000ns 0.000ns 0.972ns } { 0.000ns 0.870ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.369 ns" { AUD_BCLK DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[15] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.369 ns" { AUD_BCLK {} AUD_BCLK~combout {} DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[15] {} } { 0.000ns 0.000ns 0.962ns } { 0.000ns 0.870ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.379 ns" { AUD_BCLK DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[14] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.379 ns" { AUD_BCLK {} AUD_BCLK~combout {} DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[14] {} } { 0.000ns 0.000ns 0.972ns } { 0.000ns 0.870ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.647 ns" { DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[14] DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|_~16 DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[15]~feeder DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[15] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "1.647 ns" { DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[14] {} DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|_~16 {} DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[15]~feeder {} DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[15] {} } { 0.000ns 0.309ns 0.685ns 0.000ns } { 0.000ns 0.420ns 0.149ns 0.084ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.369 ns" { AUD_BCLK DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[15] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.369 ns" { AUD_BCLK {} AUD_BCLK~combout {} DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[15] {} } { 0.000ns 0.000ns 0.962ns } { 0.000ns 0.870ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.379 ns" { AUD_BCLK DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[14] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.379 ns" { AUD_BCLK {} AUD_BCLK~combout {} DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[14] {} } { 0.000ns 0.000ns 0.972ns } { 0.000ns 0.870ns 0.537ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[15] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[15] {} } {  } {  } "" } } { "lpm_shiftreg.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "altpll1:inst11\|altpll:altpll_component\|_clk0 register UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[7\] register UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[7\] 391 ps " "Info: Minimum slack time is 391 ps for clock \"altpll1:inst11\|altpll:altpll_component\|_clk0\" between source register \"UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[7\]\" and destination register \"UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[7\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[7\] 1 REG LCFF_X27_Y16_N31 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y16_N31; Fanout = 2; REG Node = 'UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[7\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] } "NODE_NAME" } } { "uart.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/uart.vhd" 200 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[7\]~2 2 COMB LCCOMB_X27_Y16_N30 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X27_Y16_N30; Fanout = 1; COMB Node = 'UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[7\]~2'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]~2 } "NODE_NAME" } } { "uart.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/uart.vhd" 200 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[7\] 3 REG LCFF_X27_Y16_N31 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X27_Y16_N31; Fanout = 2; REG Node = 'UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[7\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]~2 UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] } "NODE_NAME" } } { "uart.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/uart.vhd" 200 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]~2 UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] {} UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]~2 {} UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll1:inst11\|altpll:altpll_component\|_clk0 67.901 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"altpll1:inst11\|altpll:altpll_component\|_clk0\" is 67.901 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll1:inst11\|altpll:altpll_component\|_clk0 67.901 ns 0.000 ns  50 " "Info: Clock period of Source clock \"altpll1:inst11\|altpll:altpll_component\|_clk0\" is 67.901 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll1:inst11\|altpll:altpll_component\|_clk0 destination 2.642 ns + Longest register " "Info: + Longest clock path from clock \"altpll1:inst11\|altpll:altpll_component\|_clk0\" to destination register is 2.642 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll1:inst11\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'altpll1:inst11\|altpll:altpll_component\|_clk0'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll1:inst11|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns altpll1:inst11\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 155 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 155; COMB Node = 'altpll1:inst11\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.537 ns) 2.642 ns UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[7\] 3 REG LCFF_X27_Y16_N31 2 " "Info: 3: + IC(1.030 ns) + CELL(0.537 ns) = 2.642 ns; Loc. = LCFF_X27_Y16_N31; Fanout = 2; REG Node = 'UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[7\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] } "NODE_NAME" } } { "uart.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/uart.vhd" 200 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.33 % ) " "Info: Total cell delay = 0.537 ns ( 20.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.105 ns ( 79.67 % ) " "Info: Total interconnect delay = 2.105 ns ( 79.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.642 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.642 ns" { altpll1:inst11|altpll:altpll_component|_clk0 {} altpll1:inst11|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] {} } { 0.000ns 1.075ns 1.030ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll1:inst11\|altpll:altpll_component\|_clk0 source 2.642 ns - Shortest register " "Info: - Shortest clock path from clock \"altpll1:inst11\|altpll:altpll_component\|_clk0\" to source register is 2.642 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll1:inst11\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'altpll1:inst11\|altpll:altpll_component\|_clk0'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll1:inst11|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns altpll1:inst11\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 155 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 155; COMB Node = 'altpll1:inst11\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.537 ns) 2.642 ns UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[7\] 3 REG LCFF_X27_Y16_N31 2 " "Info: 3: + IC(1.030 ns) + CELL(0.537 ns) = 2.642 ns; Loc. = LCFF_X27_Y16_N31; Fanout = 2; REG Node = 'UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[7\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] } "NODE_NAME" } } { "uart.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/uart.vhd" 200 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.33 % ) " "Info: Total cell delay = 0.537 ns ( 20.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.105 ns ( 79.67 % ) " "Info: Total interconnect delay = 2.105 ns ( 79.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.642 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.642 ns" { altpll1:inst11|altpll:altpll_component|_clk0 {} altpll1:inst11|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] {} } { 0.000ns 1.075ns 1.030ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.642 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.642 ns" { altpll1:inst11|altpll:altpll_component|_clk0 {} altpll1:inst11|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] {} } { 0.000ns 1.075ns 1.030ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.642 ns" { altpll1:inst11|altpll:altpll_component|_clk0 {} altpll1:inst11|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] {} } { 0.000ns 1.075ns 1.030ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "uart.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/uart.vhd" 200 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "uart.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/uart.vhd" 200 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.642 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.642 ns" { altpll1:inst11|altpll:altpll_component|_clk0 {} altpll1:inst11|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] {} } { 0.000ns 1.075ns 1.030ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.642 ns" { altpll1:inst11|altpll:altpll_component|_clk0 {} altpll1:inst11|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] {} } { 0.000ns 1.075ns 1.030ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]~2 UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] {} UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]~2 {} UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.642 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.642 ns" { altpll1:inst11|altpll:altpll_component|_clk0 {} altpll1:inst11|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] {} } { 0.000ns 1.075ns 1.030ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.642 ns" { altpll1:inst11|altpll:altpll_component|_clk0 {} altpll1:inst11|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] {} } { 0.000ns 1.075ns 1.030ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk0 register UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|rdemp_eq_comp_msb_aeb register UART_INTERFACE:inst1\|lpm_dff_uart0:inst4\|lpm_ff:lpm_ff_component\|dffs\[15\] -2.266 ns " "Info: Minimum slack time is -2.266 ns for clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" between source register \"UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|rdemp_eq_comp_msb_aeb\" and destination register \"UART_INTERFACE:inst1\|lpm_dff_uart0:inst4\|lpm_ff:lpm_ff_component\|dffs\[15\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.388 ns + Shortest register register " "Info: + Shortest register to register delay is 1.388 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|rdemp_eq_comp_msb_aeb 1 REG LCFF_X28_Y7_N3 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y7_N3; Fanout = 4; REG Node = 'UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|rdemp_eq_comp_msb_aeb'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|rdemp_eq_comp_msb_aeb } "NODE_NAME" } } { "db/dcfifo_31m1.tdf" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/db/dcfifo_31m1.tdf" 76 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.062 ns) + CELL(0.242 ns) 1.304 ns UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|int_rdempty 2 COMB LCCOMB_X29_Y11_N8 2 " "Info: 2: + IC(1.062 ns) + CELL(0.242 ns) = 1.304 ns; Loc. = LCCOMB_X29_Y11_N8; Fanout = 2; COMB Node = 'UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|int_rdempty'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.304 ns" { UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|rdemp_eq_comp_msb_aeb UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|int_rdempty } "NODE_NAME" } } { "db/dcfifo_31m1.tdf" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/db/dcfifo_31m1.tdf" 105 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.388 ns UART_INTERFACE:inst1\|lpm_dff_uart0:inst4\|lpm_ff:lpm_ff_component\|dffs\[15\] 3 REG LCFF_X29_Y11_N9 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 1.388 ns; Loc. = LCFF_X29_Y11_N9; Fanout = 1; REG Node = 'UART_INTERFACE:inst1\|lpm_dff_uart0:inst4\|lpm_ff:lpm_ff_component\|dffs\[15\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|int_rdempty UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.326 ns ( 23.49 % ) " "Info: Total cell delay = 0.326 ns ( 23.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.062 ns ( 76.51 % ) " "Info: Total interconnect delay = 1.062 ns ( 76.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.388 ns" { UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|rdemp_eq_comp_msb_aeb UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|int_rdempty UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "1.388 ns" { UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|rdemp_eq_comp_msb_aeb {} UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|int_rdempty {} UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 1.062ns 0.000ns } { 0.000ns 0.242ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "3.654 ns - Smallest register register " "Info: - Smallest register to register requirement is 3.654 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll0:inst\|altpll:altpll_component\|_clk0 80.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" is 80.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll0:inst\|altpll:altpll_component\|_clk0 80.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" is 80.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.638 ns + Smallest " "Info: + Smallest clock skew is 3.638 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk0 destination 6.297 ns + Longest register " "Info: + Longest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" to destination register is 6.297 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 471 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 471; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.013 ns) + CELL(0.787 ns) 2.891 ns SCOMP:inst8\|IR\[7\] 3 REG LCFF_X31_Y11_N11 7 " "Info: 3: + IC(1.013 ns) + CELL(0.787 ns) = 2.891 ns; Loc. = LCFF_X31_Y11_N11; Fanout = 7; REG Node = 'SCOMP:inst8\|IR\[7\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.800 ns" { altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IR[7] } "NODE_NAME" } } { "SCOMP.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/SCOMP.vhd" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.519 ns) + CELL(0.275 ns) 3.685 ns IO_DECODER:inst24\|Equal17~0 4 COMB LCCOMB_X31_Y11_N24 10 " "Info: 4: + IC(0.519 ns) + CELL(0.275 ns) = 3.685 ns; Loc. = LCCOMB_X31_Y11_N24; Fanout = 10; COMB Node = 'IO_DECODER:inst24\|Equal17~0'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.794 ns" { SCOMP:inst8|IR[7] IO_DECODER:inst24|Equal17~0 } "NODE_NAME" } } { "IO_DECODER.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/IO_DECODER.vhd" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.302 ns) + CELL(0.438 ns) 4.425 ns IO_DECODER:inst24\|Equal18~0 5 COMB LCCOMB_X31_Y11_N28 7 " "Info: 5: + IC(0.302 ns) + CELL(0.438 ns) = 4.425 ns; Loc. = LCCOMB_X31_Y11_N28; Fanout = 7; COMB Node = 'IO_DECODER:inst24\|Equal18~0'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.740 ns" { IO_DECODER:inst24|Equal17~0 IO_DECODER:inst24|Equal18~0 } "NODE_NAME" } } { "IO_DECODER.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/IO_DECODER.vhd" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.458 ns) + CELL(0.415 ns) 5.298 ns UART_INTERFACE:inst1\|inst6 6 COMB LCCOMB_X30_Y11_N16 28 " "Info: 6: + IC(0.458 ns) + CELL(0.415 ns) = 5.298 ns; Loc. = LCCOMB_X30_Y11_N16; Fanout = 28; COMB Node = 'UART_INTERFACE:inst1\|inst6'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.873 ns" { IO_DECODER:inst24|Equal18~0 UART_INTERFACE:inst1|inst6 } "NODE_NAME" } } { "UART_INTERFACE.bdf" "" { Schematic "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/UART_INTERFACE.bdf" { { 24 424 488 72 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.462 ns) + CELL(0.537 ns) 6.297 ns UART_INTERFACE:inst1\|lpm_dff_uart0:inst4\|lpm_ff:lpm_ff_component\|dffs\[15\] 7 REG LCFF_X29_Y11_N9 1 " "Info: 7: + IC(0.462 ns) + CELL(0.537 ns) = 6.297 ns; Loc. = LCFF_X29_Y11_N9; Fanout = 1; REG Node = 'UART_INTERFACE:inst1\|lpm_dff_uart0:inst4\|lpm_ff:lpm_ff_component\|dffs\[15\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.999 ns" { UART_INTERFACE:inst1|inst6 UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.452 ns ( 38.94 % ) " "Info: Total cell delay = 2.452 ns ( 38.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.845 ns ( 61.06 % ) " "Info: Total interconnect delay = 3.845 ns ( 61.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.297 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IR[7] IO_DECODER:inst24|Equal17~0 IO_DECODER:inst24|Equal18~0 UART_INTERFACE:inst1|inst6 UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "6.297 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|IR[7] {} IO_DECODER:inst24|Equal17~0 {} IO_DECODER:inst24|Equal18~0 {} UART_INTERFACE:inst1|inst6 {} UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 1.091ns 1.013ns 0.519ns 0.302ns 0.458ns 0.462ns } { 0.000ns 0.000ns 0.787ns 0.275ns 0.438ns 0.415ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk0 source 2.659 ns - Shortest register " "Info: - Shortest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" to source register is 2.659 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 471 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 471; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.537 ns) 2.659 ns UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|rdemp_eq_comp_msb_aeb 3 REG LCFF_X28_Y7_N3 4 " "Info: 3: + IC(1.031 ns) + CELL(0.537 ns) = 2.659 ns; Loc. = LCFF_X28_Y7_N3; Fanout = 4; REG Node = 'UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|rdemp_eq_comp_msb_aeb'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.568 ns" { altpll0:inst|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|rdemp_eq_comp_msb_aeb } "NODE_NAME" } } { "db/dcfifo_31m1.tdf" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/db/dcfifo_31m1.tdf" 76 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.20 % ) " "Info: Total cell delay = 0.537 ns ( 20.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.122 ns ( 79.80 % ) " "Info: Total interconnect delay = 2.122 ns ( 79.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.659 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|rdemp_eq_comp_msb_aeb } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.659 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|rdemp_eq_comp_msb_aeb {} } { 0.000ns 1.091ns 1.031ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.297 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IR[7] IO_DECODER:inst24|Equal17~0 IO_DECODER:inst24|Equal18~0 UART_INTERFACE:inst1|inst6 UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "6.297 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|IR[7] {} IO_DECODER:inst24|Equal17~0 {} IO_DECODER:inst24|Equal18~0 {} UART_INTERFACE:inst1|inst6 {} UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 1.091ns 1.013ns 0.519ns 0.302ns 0.458ns 0.462ns } { 0.000ns 0.000ns 0.787ns 0.275ns 0.438ns 0.415ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.659 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|rdemp_eq_comp_msb_aeb } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.659 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|rdemp_eq_comp_msb_aeb {} } { 0.000ns 1.091ns 1.031ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "db/dcfifo_31m1.tdf" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/db/dcfifo_31m1.tdf" 76 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.297 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IR[7] IO_DECODER:inst24|Equal17~0 IO_DECODER:inst24|Equal18~0 UART_INTERFACE:inst1|inst6 UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "6.297 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|IR[7] {} IO_DECODER:inst24|Equal17~0 {} IO_DECODER:inst24|Equal18~0 {} UART_INTERFACE:inst1|inst6 {} UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 1.091ns 1.013ns 0.519ns 0.302ns 0.458ns 0.462ns } { 0.000ns 0.000ns 0.787ns 0.275ns 0.438ns 0.415ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.659 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|rdemp_eq_comp_msb_aeb } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.659 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|rdemp_eq_comp_msb_aeb {} } { 0.000ns 1.091ns 1.031ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.388 ns" { UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|rdemp_eq_comp_msb_aeb UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|int_rdempty UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "1.388 ns" { UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|rdemp_eq_comp_msb_aeb {} UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|int_rdempty {} UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 1.062ns 0.000ns } { 0.000ns 0.242ns 0.084ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.297 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IR[7] IO_DECODER:inst24|Equal17~0 IO_DECODER:inst24|Equal18~0 UART_INTERFACE:inst1|inst6 UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "6.297 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|IR[7] {} IO_DECODER:inst24|Equal17~0 {} IO_DECODER:inst24|Equal18~0 {} UART_INTERFACE:inst1|inst6 {} UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 1.091ns 1.013ns 0.519ns 0.302ns 0.458ns 0.462ns } { 0.000ns 0.000ns 0.787ns 0.275ns 0.438ns 0.415ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.659 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|rdemp_eq_comp_msb_aeb } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.659 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|rdemp_eq_comp_msb_aeb {} } { 0.000ns 1.091ns 1.031ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_MINIMUM_REQUIREMENTS_NOT_MET" "altpll0:inst\|altpll:altpll_component\|_clk0 46 " "Warning: Can't achieve minimum setup and hold requirement altpll0:inst\|altpll:altpll_component\|_clk0 along 46 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve minimum setup and hold requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk1 register oneshot_i2c:inst18\|i2c_master:inst\|state.slv_ack2 register oneshot_i2c:inst18\|i2c_master:inst\|state.stop -2.096 ns " "Info: Minimum slack time is -2.096 ns for clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" between source register \"oneshot_i2c:inst18\|i2c_master:inst\|state.slv_ack2\" and destination register \"oneshot_i2c:inst18\|i2c_master:inst\|state.stop\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.249 ns + Shortest register register " "Info: + Shortest register to register delay is 1.249 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns oneshot_i2c:inst18\|i2c_master:inst\|state.slv_ack2 1 REG LCFF_X2_Y25_N29 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y25_N29; Fanout = 6; REG Node = 'oneshot_i2c:inst18\|i2c_master:inst\|state.slv_ack2'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { oneshot_i2c:inst18|i2c_master:inst|state.slv_ack2 } "NODE_NAME" } } { "i2c_master.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/i2c_master.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.727 ns) + CELL(0.438 ns) 1.165 ns oneshot_i2c:inst18\|i2c_master:inst\|Selector24~0 2 COMB LCCOMB_X1_Y25_N20 2 " "Info: 2: + IC(0.727 ns) + CELL(0.438 ns) = 1.165 ns; Loc. = LCCOMB_X1_Y25_N20; Fanout = 2; COMB Node = 'oneshot_i2c:inst18\|i2c_master:inst\|Selector24~0'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.165 ns" { oneshot_i2c:inst18|i2c_master:inst|state.slv_ack2 oneshot_i2c:inst18|i2c_master:inst|Selector24~0 } "NODE_NAME" } } { "i2c_master.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/i2c_master.vhd" 118 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.249 ns oneshot_i2c:inst18\|i2c_master:inst\|state.stop 3 REG LCFF_X1_Y25_N21 4 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 1.249 ns; Loc. = LCFF_X1_Y25_N21; Fanout = 4; REG Node = 'oneshot_i2c:inst18\|i2c_master:inst\|state.stop'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { oneshot_i2c:inst18|i2c_master:inst|Selector24~0 oneshot_i2c:inst18|i2c_master:inst|state.stop } "NODE_NAME" } } { "i2c_master.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/i2c_master.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.522 ns ( 41.79 % ) " "Info: Total cell delay = 0.522 ns ( 41.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.727 ns ( 58.21 % ) " "Info: Total interconnect delay = 0.727 ns ( 58.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.249 ns" { oneshot_i2c:inst18|i2c_master:inst|state.slv_ack2 oneshot_i2c:inst18|i2c_master:inst|Selector24~0 oneshot_i2c:inst18|i2c_master:inst|state.stop } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "1.249 ns" { oneshot_i2c:inst18|i2c_master:inst|state.slv_ack2 {} oneshot_i2c:inst18|i2c_master:inst|Selector24~0 {} oneshot_i2c:inst18|i2c_master:inst|state.stop {} } { 0.000ns 0.727ns 0.000ns } { 0.000ns 0.438ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "3.345 ns - Smallest register register " "Info: - Smallest register to register requirement is 3.345 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll0:inst\|altpll:altpll_component\|_clk1 40.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll0:inst\|altpll:altpll_component\|_clk1 40.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.329 ns + Smallest " "Info: + Smallest clock skew is 3.329 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk1 destination 8.503 ns + Longest register " "Info: + Longest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" to destination register is 8.503 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk1'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 94 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 94; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.012 ns) + CELL(0.787 ns) 2.890 ns ACC_CLK_GEN:inst60\|clock_400KHz 3 REG LCFF_X3_Y24_N1 3 " "Info: 3: + IC(1.012 ns) + CELL(0.787 ns) = 2.890 ns; Loc. = LCFF_X3_Y24_N1; Fanout = 3; REG Node = 'ACC_CLK_GEN:inst60\|clock_400KHz'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.799 ns" { altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_400KHz } "NODE_NAME" } } { "acc_clk_gen.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/acc_clk_gen.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.487 ns) + CELL(0.787 ns) 4.164 ns oneshot_i2c:inst18\|i2c_master:inst\|data_clk 4 REG LCFF_X3_Y25_N31 23 " "Info: 4: + IC(0.487 ns) + CELL(0.787 ns) = 4.164 ns; Loc. = LCFF_X3_Y25_N31; Fanout = 23; REG Node = 'oneshot_i2c:inst18\|i2c_master:inst\|data_clk'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.274 ns" { ACC_CLK_GEN:inst60|clock_400KHz oneshot_i2c:inst18|i2c_master:inst|data_clk } "NODE_NAME" } } { "i2c_master.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/i2c_master.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.802 ns) + CELL(0.537 ns) 8.503 ns oneshot_i2c:inst18\|i2c_master:inst\|state.stop 5 REG LCFF_X1_Y25_N21 4 " "Info: 5: + IC(3.802 ns) + CELL(0.537 ns) = 8.503 ns; Loc. = LCFF_X1_Y25_N21; Fanout = 4; REG Node = 'oneshot_i2c:inst18\|i2c_master:inst\|state.stop'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.339 ns" { oneshot_i2c:inst18|i2c_master:inst|data_clk oneshot_i2c:inst18|i2c_master:inst|state.stop } "NODE_NAME" } } { "i2c_master.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/i2c_master.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.111 ns ( 24.83 % ) " "Info: Total cell delay = 2.111 ns ( 24.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.392 ns ( 75.17 % ) " "Info: Total interconnect delay = 6.392 ns ( 75.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.503 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_400KHz oneshot_i2c:inst18|i2c_master:inst|data_clk oneshot_i2c:inst18|i2c_master:inst|state.stop } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "8.503 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_400KHz {} oneshot_i2c:inst18|i2c_master:inst|data_clk {} oneshot_i2c:inst18|i2c_master:inst|state.stop {} } { 0.000ns 1.091ns 1.012ns 0.487ns 3.802ns } { 0.000ns 0.000ns 0.787ns 0.787ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk1 source 5.174 ns - Shortest register " "Info: - Shortest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" to source register is 5.174 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk1'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 94 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 94; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.012 ns) + CELL(0.787 ns) 2.890 ns ACC_CLK_GEN:inst60\|clock_400KHz 3 REG LCFF_X3_Y24_N1 3 " "Info: 3: + IC(1.012 ns) + CELL(0.787 ns) = 2.890 ns; Loc. = LCFF_X3_Y24_N1; Fanout = 3; REG Node = 'ACC_CLK_GEN:inst60\|clock_400KHz'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.799 ns" { altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_400KHz } "NODE_NAME" } } { "acc_clk_gen.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/acc_clk_gen.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.487 ns) + CELL(0.787 ns) 4.164 ns oneshot_i2c:inst18\|i2c_master:inst\|data_clk 4 REG LCFF_X3_Y25_N31 23 " "Info: 4: + IC(0.487 ns) + CELL(0.787 ns) = 4.164 ns; Loc. = LCFF_X3_Y25_N31; Fanout = 23; REG Node = 'oneshot_i2c:inst18\|i2c_master:inst\|data_clk'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.274 ns" { ACC_CLK_GEN:inst60|clock_400KHz oneshot_i2c:inst18|i2c_master:inst|data_clk } "NODE_NAME" } } { "i2c_master.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/i2c_master.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.473 ns) + CELL(0.537 ns) 5.174 ns oneshot_i2c:inst18\|i2c_master:inst\|state.slv_ack2 5 REG LCFF_X2_Y25_N29 6 " "Info: 5: + IC(0.473 ns) + CELL(0.537 ns) = 5.174 ns; Loc. = LCFF_X2_Y25_N29; Fanout = 6; REG Node = 'oneshot_i2c:inst18\|i2c_master:inst\|state.slv_ack2'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.010 ns" { oneshot_i2c:inst18|i2c_master:inst|data_clk oneshot_i2c:inst18|i2c_master:inst|state.slv_ack2 } "NODE_NAME" } } { "i2c_master.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/i2c_master.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.111 ns ( 40.80 % ) " "Info: Total cell delay = 2.111 ns ( 40.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.063 ns ( 59.20 % ) " "Info: Total interconnect delay = 3.063 ns ( 59.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.174 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_400KHz oneshot_i2c:inst18|i2c_master:inst|data_clk oneshot_i2c:inst18|i2c_master:inst|state.slv_ack2 } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "5.174 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_400KHz {} oneshot_i2c:inst18|i2c_master:inst|data_clk {} oneshot_i2c:inst18|i2c_master:inst|state.slv_ack2 {} } { 0.000ns 1.091ns 1.012ns 0.487ns 0.473ns } { 0.000ns 0.000ns 0.787ns 0.787ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.503 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_400KHz oneshot_i2c:inst18|i2c_master:inst|data_clk oneshot_i2c:inst18|i2c_master:inst|state.stop } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "8.503 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_400KHz {} oneshot_i2c:inst18|i2c_master:inst|data_clk {} oneshot_i2c:inst18|i2c_master:inst|state.stop {} } { 0.000ns 1.091ns 1.012ns 0.487ns 3.802ns } { 0.000ns 0.000ns 0.787ns 0.787ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.174 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_400KHz oneshot_i2c:inst18|i2c_master:inst|data_clk oneshot_i2c:inst18|i2c_master:inst|state.slv_ack2 } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "5.174 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_400KHz {} oneshot_i2c:inst18|i2c_master:inst|data_clk {} oneshot_i2c:inst18|i2c_master:inst|state.slv_ack2 {} } { 0.000ns 1.091ns 1.012ns 0.487ns 0.473ns } { 0.000ns 0.000ns 0.787ns 0.787ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "i2c_master.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/i2c_master.vhd" 52 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "i2c_master.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/i2c_master.vhd" 52 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.503 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_400KHz oneshot_i2c:inst18|i2c_master:inst|data_clk oneshot_i2c:inst18|i2c_master:inst|state.stop } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "8.503 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_400KHz {} oneshot_i2c:inst18|i2c_master:inst|data_clk {} oneshot_i2c:inst18|i2c_master:inst|state.stop {} } { 0.000ns 1.091ns 1.012ns 0.487ns 3.802ns } { 0.000ns 0.000ns 0.787ns 0.787ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.174 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_400KHz oneshot_i2c:inst18|i2c_master:inst|data_clk oneshot_i2c:inst18|i2c_master:inst|state.slv_ack2 } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "5.174 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_400KHz {} oneshot_i2c:inst18|i2c_master:inst|data_clk {} oneshot_i2c:inst18|i2c_master:inst|state.slv_ack2 {} } { 0.000ns 1.091ns 1.012ns 0.487ns 0.473ns } { 0.000ns 0.000ns 0.787ns 0.787ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.249 ns" { oneshot_i2c:inst18|i2c_master:inst|state.slv_ack2 oneshot_i2c:inst18|i2c_master:inst|Selector24~0 oneshot_i2c:inst18|i2c_master:inst|state.stop } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "1.249 ns" { oneshot_i2c:inst18|i2c_master:inst|state.slv_ack2 {} oneshot_i2c:inst18|i2c_master:inst|Selector24~0 {} oneshot_i2c:inst18|i2c_master:inst|state.stop {} } { 0.000ns 0.727ns 0.000ns } { 0.000ns 0.438ns 0.084ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.503 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_400KHz oneshot_i2c:inst18|i2c_master:inst|data_clk oneshot_i2c:inst18|i2c_master:inst|state.stop } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "8.503 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_400KHz {} oneshot_i2c:inst18|i2c_master:inst|data_clk {} oneshot_i2c:inst18|i2c_master:inst|state.stop {} } { 0.000ns 1.091ns 1.012ns 0.487ns 3.802ns } { 0.000ns 0.000ns 0.787ns 0.787ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.174 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_400KHz oneshot_i2c:inst18|i2c_master:inst|data_clk oneshot_i2c:inst18|i2c_master:inst|state.slv_ack2 } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "5.174 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_400KHz {} oneshot_i2c:inst18|i2c_master:inst|data_clk {} oneshot_i2c:inst18|i2c_master:inst|state.slv_ack2 {} } { 0.000ns 1.091ns 1.012ns 0.487ns 0.473ns } { 0.000ns 0.000ns 0.787ns 0.787ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_MINIMUM_REQUIREMENTS_NOT_MET" "altpll0:inst\|altpll:altpll_component\|_clk1 90 " "Warning: Can't achieve minimum setup and hold requirement altpll0:inst\|altpll:altpll_component\|_clk1 along 90 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve minimum setup and hold requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk2 register VEL_CONTROL:inst52\|lpm_counter:counter\|cntr_gkj:auto_generated\|safe_q\[11\] register VEL_CONTROL:inst52\|lpm_counter:counter\|cntr_gkj:auto_generated\|safe_q\[11\] 521 ps " "Info: Minimum slack time is 521 ps for clock \"altpll0:inst\|altpll:altpll_component\|_clk2\" between source register \"VEL_CONTROL:inst52\|lpm_counter:counter\|cntr_gkj:auto_generated\|safe_q\[11\]\" and destination register \"VEL_CONTROL:inst52\|lpm_counter:counter\|cntr_gkj:auto_generated\|safe_q\[11\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.537 ns + Shortest register register " "Info: + Shortest register to register delay is 0.537 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VEL_CONTROL:inst52\|lpm_counter:counter\|cntr_gkj:auto_generated\|safe_q\[11\] 1 REG LCFF_X34_Y14_N27 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y14_N27; Fanout = 3; REG Node = 'VEL_CONTROL:inst52\|lpm_counter:counter\|cntr_gkj:auto_generated\|safe_q\[11\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] } "NODE_NAME" } } { "db/cntr_gkj.tdf" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/db/cntr_gkj.tdf" 101 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.303 ns) + CELL(0.150 ns) 0.453 ns VEL_CONTROL:inst52\|lpm_counter:counter\|cntr_gkj:auto_generated\|counter_comb_bita11 2 COMB LCCOMB_X34_Y14_N26 1 " "Info: 2: + IC(0.303 ns) + CELL(0.150 ns) = 0.453 ns; Loc. = LCCOMB_X34_Y14_N26; Fanout = 1; COMB Node = 'VEL_CONTROL:inst52\|lpm_counter:counter\|cntr_gkj:auto_generated\|counter_comb_bita11'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.453 ns" { VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|counter_comb_bita11 } "NODE_NAME" } } { "db/cntr_gkj.tdf" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/db/cntr_gkj.tdf" 89 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.537 ns VEL_CONTROL:inst52\|lpm_counter:counter\|cntr_gkj:auto_generated\|safe_q\[11\] 3 REG LCFF_X34_Y14_N27 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.537 ns; Loc. = LCFF_X34_Y14_N27; Fanout = 3; REG Node = 'VEL_CONTROL:inst52\|lpm_counter:counter\|cntr_gkj:auto_generated\|safe_q\[11\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|counter_comb_bita11 VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] } "NODE_NAME" } } { "db/cntr_gkj.tdf" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/db/cntr_gkj.tdf" 101 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.234 ns ( 43.58 % ) " "Info: Total cell delay = 0.234 ns ( 43.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.303 ns ( 56.42 % ) " "Info: Total interconnect delay = 0.303 ns ( 56.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.537 ns" { VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|counter_comb_bita11 VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "0.537 ns" { VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] {} VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|counter_comb_bita11 {} VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] {} } { 0.000ns 0.303ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll0:inst\|altpll:altpll_component\|_clk2 10.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"altpll0:inst\|altpll:altpll_component\|_clk2\" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll0:inst\|altpll:altpll_component\|_clk2 10.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"altpll0:inst\|altpll:altpll_component\|_clk2\" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk2 destination 2.634 ns + Longest register " "Info: + Longest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk2\" to destination register is 2.634 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst\|altpll:altpll_component\|_clk2 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk2'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk2 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst\|altpll:altpll_component\|_clk2~clkctrl 2 COMB CLKCTRL_G1 26 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G1; Fanout = 26; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk2~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk2 altpll0:inst|altpll:altpll_component|_clk2~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.006 ns) + CELL(0.537 ns) 2.634 ns VEL_CONTROL:inst52\|lpm_counter:counter\|cntr_gkj:auto_generated\|safe_q\[11\] 3 REG LCFF_X34_Y14_N27 3 " "Info: 3: + IC(1.006 ns) + CELL(0.537 ns) = 2.634 ns; Loc. = LCFF_X34_Y14_N27; Fanout = 3; REG Node = 'VEL_CONTROL:inst52\|lpm_counter:counter\|cntr_gkj:auto_generated\|safe_q\[11\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.543 ns" { altpll0:inst|altpll:altpll_component|_clk2~clkctrl VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] } "NODE_NAME" } } { "db/cntr_gkj.tdf" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/db/cntr_gkj.tdf" 101 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.39 % ) " "Info: Total cell delay = 0.537 ns ( 20.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.097 ns ( 79.61 % ) " "Info: Total interconnect delay = 2.097 ns ( 79.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.634 ns" { altpll0:inst|altpll:altpll_component|_clk2 altpll0:inst|altpll:altpll_component|_clk2~clkctrl VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.634 ns" { altpll0:inst|altpll:altpll_component|_clk2 {} altpll0:inst|altpll:altpll_component|_clk2~clkctrl {} VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] {} } { 0.000ns 1.091ns 1.006ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk2 source 2.634 ns - Shortest register " "Info: - Shortest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk2\" to source register is 2.634 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst\|altpll:altpll_component\|_clk2 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk2'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk2 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst\|altpll:altpll_component\|_clk2~clkctrl 2 COMB CLKCTRL_G1 26 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G1; Fanout = 26; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk2~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk2 altpll0:inst|altpll:altpll_component|_clk2~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.006 ns) + CELL(0.537 ns) 2.634 ns VEL_CONTROL:inst52\|lpm_counter:counter\|cntr_gkj:auto_generated\|safe_q\[11\] 3 REG LCFF_X34_Y14_N27 3 " "Info: 3: + IC(1.006 ns) + CELL(0.537 ns) = 2.634 ns; Loc. = LCFF_X34_Y14_N27; Fanout = 3; REG Node = 'VEL_CONTROL:inst52\|lpm_counter:counter\|cntr_gkj:auto_generated\|safe_q\[11\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.543 ns" { altpll0:inst|altpll:altpll_component|_clk2~clkctrl VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] } "NODE_NAME" } } { "db/cntr_gkj.tdf" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/db/cntr_gkj.tdf" 101 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.39 % ) " "Info: Total cell delay = 0.537 ns ( 20.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.097 ns ( 79.61 % ) " "Info: Total interconnect delay = 2.097 ns ( 79.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.634 ns" { altpll0:inst|altpll:altpll_component|_clk2 altpll0:inst|altpll:altpll_component|_clk2~clkctrl VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.634 ns" { altpll0:inst|altpll:altpll_component|_clk2 {} altpll0:inst|altpll:altpll_component|_clk2~clkctrl {} VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] {} } { 0.000ns 1.091ns 1.006ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.634 ns" { altpll0:inst|altpll:altpll_component|_clk2 altpll0:inst|altpll:altpll_component|_clk2~clkctrl VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.634 ns" { altpll0:inst|altpll:altpll_component|_clk2 {} altpll0:inst|altpll:altpll_component|_clk2~clkctrl {} VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] {} } { 0.000ns 1.091ns 1.006ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.634 ns" { altpll0:inst|altpll:altpll_component|_clk2 {} altpll0:inst|altpll:altpll_component|_clk2~clkctrl {} VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] {} } { 0.000ns 1.091ns 1.006ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "db/cntr_gkj.tdf" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/db/cntr_gkj.tdf" 101 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "db/cntr_gkj.tdf" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/db/cntr_gkj.tdf" 101 8 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.634 ns" { altpll0:inst|altpll:altpll_component|_clk2 altpll0:inst|altpll:altpll_component|_clk2~clkctrl VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.634 ns" { altpll0:inst|altpll:altpll_component|_clk2 {} altpll0:inst|altpll:altpll_component|_clk2~clkctrl {} VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] {} } { 0.000ns 1.091ns 1.006ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.634 ns" { altpll0:inst|altpll:altpll_component|_clk2 {} altpll0:inst|altpll:altpll_component|_clk2~clkctrl {} VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] {} } { 0.000ns 1.091ns 1.006ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.537 ns" { VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|counter_comb_bita11 VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "0.537 ns" { VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] {} VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|counter_comb_bita11 {} VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] {} } { 0.000ns 0.303ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.634 ns" { altpll0:inst|altpll:altpll_component|_clk2 altpll0:inst|altpll:altpll_component|_clk2~clkctrl VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.634 ns" { altpll0:inst|altpll:altpll_component|_clk2 {} altpll0:inst|altpll:altpll_component|_clk2~clkctrl {} VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] {} } { 0.000ns 1.091ns 1.006ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.634 ns" { altpll0:inst|altpll:altpll_component|_clk2 {} altpll0:inst|altpll:altpll_component|_clk2~clkctrl {} VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] {} } { 0.000ns 1.091ns 1.006ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "VEL_CONTROL:inst52\|MOTOR_CMD\[14\] KEY\[0\] CLOCK_50 37.080 ns register " "Info: tsu for register \"VEL_CONTROL:inst52\|MOTOR_CMD\[14\]\" (data pin = \"KEY\[0\]\", clock pin = \"CLOCK_50\") is 37.080 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "40.599 ns + Longest pin register " "Info: + Longest pin to register delay is 40.599 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[0\] 1 PIN PIN_G26 2 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 2; PIN Node = 'KEY\[0\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "DE2bot.bdf" "" { Schematic "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/DE2bot.bdf" { { 272 128 296 288 "KEY\[3..0\]" "" } { 376 896 944 392 "KEY\[0\]" "" } { 1016 -56 125 1032 "DI\[10..0\],SAFETY,SW\[16\],KEY\[3..1\]" "" } { 264 296 352 280 "KEY\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.499 ns) + CELL(0.150 ns) 7.511 ns I2C_INTERFACE:inst16\|i2c_ctrl:inst14\|data_out\[15\]~4 2 COMB LCCOMB_X32_Y9_N12 791 " "Info: 2: + IC(6.499 ns) + CELL(0.150 ns) = 7.511 ns; Loc. = LCCOMB_X32_Y9_N12; Fanout = 791; COMB Node = 'I2C_INTERFACE:inst16\|i2c_ctrl:inst14\|data_out\[15\]~4'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.649 ns" { KEY[0] I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[15]~4 } "NODE_NAME" } } { "i2c_ctrl.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/i2c_ctrl.vhd" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.912 ns) + CELL(0.275 ns) 10.698 ns VEL_CONTROL:inst52\|WATCHDOG_INT\[4\]~head_lut 3 COMB LCCOMB_X33_Y29_N28 3 " "Info: 3: + IC(2.912 ns) + CELL(0.275 ns) = 10.698 ns; Loc. = LCCOMB_X33_Y29_N28; Fanout = 3; COMB Node = 'VEL_CONTROL:inst52\|WATCHDOG_INT\[4\]~head_lut'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.187 ns" { I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[15]~4 VEL_CONTROL:inst52|WATCHDOG_INT[4]~head_lut } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 262 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.150 ns) 11.105 ns VEL_CONTROL:inst52\|Mux0~2 4 COMB LCCOMB_X33_Y29_N0 22 " "Info: 4: + IC(0.257 ns) + CELL(0.150 ns) = 11.105 ns; Loc. = LCCOMB_X33_Y29_N0; Fanout = 22; COMB Node = 'VEL_CONTROL:inst52\|Mux0~2'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { VEL_CONTROL:inst52|WATCHDOG_INT[4]~head_lut VEL_CONTROL:inst52|Mux0~2 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 273 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.773 ns) + CELL(0.438 ns) 12.316 ns VEL_CONTROL:inst52\|Add0~54 5 COMB LCCOMB_X35_Y29_N26 47 " "Info: 5: + IC(0.773 ns) + CELL(0.438 ns) = 12.316 ns; Loc. = LCCOMB_X35_Y29_N26; Fanout = 47; COMB Node = 'VEL_CONTROL:inst52\|Add0~54'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.211 ns" { VEL_CONTROL:inst52|Mux0~2 VEL_CONTROL:inst52|Add0~54 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.817 ns) + CELL(0.393 ns) 13.526 ns VEL_CONTROL:inst52\|Add0~7 6 COMB LCCOMB_X34_Y26_N10 2 " "Info: 6: + IC(0.817 ns) + CELL(0.393 ns) = 13.526 ns; Loc. = LCCOMB_X34_Y26_N10; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add0~7'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.210 ns" { VEL_CONTROL:inst52|Add0~54 VEL_CONTROL:inst52|Add0~7 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 13.597 ns VEL_CONTROL:inst52\|Add0~9 7 COMB LCCOMB_X34_Y26_N12 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 13.597 ns; Loc. = LCCOMB_X34_Y26_N12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add0~9'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add0~7 VEL_CONTROL:inst52|Add0~9 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 13.756 ns VEL_CONTROL:inst52\|Add0~11 8 COMB LCCOMB_X34_Y26_N14 2 " "Info: 8: + IC(0.000 ns) + CELL(0.159 ns) = 13.756 ns; Loc. = LCCOMB_X34_Y26_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add0~11'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { VEL_CONTROL:inst52|Add0~9 VEL_CONTROL:inst52|Add0~11 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 14.166 ns VEL_CONTROL:inst52\|Add0~12 9 COMB LCCOMB_X34_Y26_N16 1 " "Info: 9: + IC(0.000 ns) + CELL(0.410 ns) = 14.166 ns; Loc. = LCCOMB_X34_Y26_N16; Fanout = 1; COMB Node = 'VEL_CONTROL:inst52\|Add0~12'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { VEL_CONTROL:inst52|Add0~11 VEL_CONTROL:inst52|Add0~12 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.461 ns) + CELL(0.437 ns) 15.064 ns VEL_CONTROL:inst52\|CMD_VEL\[11\]~20 10 COMB LCCOMB_X33_Y26_N0 17 " "Info: 10: + IC(0.461 ns) + CELL(0.437 ns) = 15.064 ns; Loc. = LCCOMB_X33_Y26_N0; Fanout = 17; COMB Node = 'VEL_CONTROL:inst52\|CMD_VEL\[11\]~20'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.898 ns" { VEL_CONTROL:inst52|Add0~12 VEL_CONTROL:inst52|CMD_VEL[11]~20 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.269 ns) + CELL(0.414 ns) 16.747 ns VEL_CONTROL:inst52\|Add4~23 11 COMB LCCOMB_X33_Y24_N22 2 " "Info: 11: + IC(1.269 ns) + CELL(0.414 ns) = 16.747 ns; Loc. = LCCOMB_X33_Y24_N22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add4~23'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.683 ns" { VEL_CONTROL:inst52|CMD_VEL[11]~20 VEL_CONTROL:inst52|Add4~23 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 16.818 ns VEL_CONTROL:inst52\|Add4~25 12 COMB LCCOMB_X33_Y24_N24 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 16.818 ns; Loc. = LCCOMB_X33_Y24_N24; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add4~25'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add4~23 VEL_CONTROL:inst52|Add4~25 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 16.889 ns VEL_CONTROL:inst52\|Add4~27 13 COMB LCCOMB_X33_Y24_N26 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 16.889 ns; Loc. = LCCOMB_X33_Y24_N26; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add4~27'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add4~25 VEL_CONTROL:inst52|Add4~27 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 16.960 ns VEL_CONTROL:inst52\|Add4~29 14 COMB LCCOMB_X33_Y24_N28 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 16.960 ns; Loc. = LCCOMB_X33_Y24_N28; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add4~29'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add4~27 VEL_CONTROL:inst52|Add4~29 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 17.106 ns VEL_CONTROL:inst52\|Add4~31 15 COMB LCCOMB_X33_Y24_N30 2 " "Info: 15: + IC(0.000 ns) + CELL(0.146 ns) = 17.106 ns; Loc. = LCCOMB_X33_Y24_N30; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add4~31'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { VEL_CONTROL:inst52|Add4~29 VEL_CONTROL:inst52|Add4~31 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 17.177 ns VEL_CONTROL:inst52\|Add4~33 16 COMB LCCOMB_X33_Y23_N0 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 17.177 ns; Loc. = LCCOMB_X33_Y23_N0; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add4~33'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add4~31 VEL_CONTROL:inst52|Add4~33 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 17.248 ns VEL_CONTROL:inst52\|Add4~35 17 COMB LCCOMB_X33_Y23_N2 2 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 17.248 ns; Loc. = LCCOMB_X33_Y23_N2; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add4~35'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add4~33 VEL_CONTROL:inst52|Add4~35 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 17.319 ns VEL_CONTROL:inst52\|Add4~37 18 COMB LCCOMB_X33_Y23_N4 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 17.319 ns; Loc. = LCCOMB_X33_Y23_N4; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add4~37'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add4~35 VEL_CONTROL:inst52|Add4~37 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 17.390 ns VEL_CONTROL:inst52\|Add4~39 19 COMB LCCOMB_X33_Y23_N6 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 17.390 ns; Loc. = LCCOMB_X33_Y23_N6; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add4~39'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add4~37 VEL_CONTROL:inst52|Add4~39 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 17.461 ns VEL_CONTROL:inst52\|Add4~41 20 COMB LCCOMB_X33_Y23_N8 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 17.461 ns; Loc. = LCCOMB_X33_Y23_N8; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add4~41'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add4~39 VEL_CONTROL:inst52|Add4~41 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 17.532 ns VEL_CONTROL:inst52\|Add4~43 21 COMB LCCOMB_X33_Y23_N10 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 17.532 ns; Loc. = LCCOMB_X33_Y23_N10; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add4~43'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add4~41 VEL_CONTROL:inst52|Add4~43 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 17.603 ns VEL_CONTROL:inst52\|Add4~45 22 COMB LCCOMB_X33_Y23_N12 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 17.603 ns; Loc. = LCCOMB_X33_Y23_N12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add4~45'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add4~43 VEL_CONTROL:inst52|Add4~45 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 17.762 ns VEL_CONTROL:inst52\|Add4~47 23 COMB LCCOMB_X33_Y23_N14 2 " "Info: 23: + IC(0.000 ns) + CELL(0.159 ns) = 17.762 ns; Loc. = LCCOMB_X33_Y23_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add4~47'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { VEL_CONTROL:inst52|Add4~45 VEL_CONTROL:inst52|Add4~47 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 17.833 ns VEL_CONTROL:inst52\|Add4~49 24 COMB LCCOMB_X33_Y23_N16 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 17.833 ns; Loc. = LCCOMB_X33_Y23_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add4~49'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add4~47 VEL_CONTROL:inst52|Add4~49 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 17.904 ns VEL_CONTROL:inst52\|Add4~51 25 COMB LCCOMB_X33_Y23_N18 2 " "Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 17.904 ns; Loc. = LCCOMB_X33_Y23_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add4~51'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add4~49 VEL_CONTROL:inst52|Add4~51 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 17.975 ns VEL_CONTROL:inst52\|Add4~53 26 COMB LCCOMB_X33_Y23_N20 2 " "Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 17.975 ns; Loc. = LCCOMB_X33_Y23_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add4~53'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add4~51 VEL_CONTROL:inst52|Add4~53 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 18.046 ns VEL_CONTROL:inst52\|Add4~55 27 COMB LCCOMB_X33_Y23_N22 2 " "Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 18.046 ns; Loc. = LCCOMB_X33_Y23_N22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add4~55'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add4~53 VEL_CONTROL:inst52|Add4~55 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 18.117 ns VEL_CONTROL:inst52\|Add4~57 28 COMB LCCOMB_X33_Y23_N24 2 " "Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 18.117 ns; Loc. = LCCOMB_X33_Y23_N24; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add4~57'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add4~55 VEL_CONTROL:inst52|Add4~57 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 18.527 ns VEL_CONTROL:inst52\|Add4~58 29 COMB LCCOMB_X33_Y23_N26 16 " "Info: 29: + IC(0.000 ns) + CELL(0.410 ns) = 18.527 ns; Loc. = LCCOMB_X33_Y23_N26; Fanout = 16; COMB Node = 'VEL_CONTROL:inst52\|Add4~58'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { VEL_CONTROL:inst52|Add4~57 VEL_CONTROL:inst52|Add4~58 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.758 ns) + CELL(0.438 ns) 19.723 ns VEL_CONTROL:inst52\|LessThan4~8 30 COMB LCCOMB_X34_Y23_N14 1 " "Info: 30: + IC(0.758 ns) + CELL(0.438 ns) = 19.723 ns; Loc. = LCCOMB_X34_Y23_N14; Fanout = 1; COMB Node = 'VEL_CONTROL:inst52\|LessThan4~8'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.196 ns" { VEL_CONTROL:inst52|Add4~58 VEL_CONTROL:inst52|LessThan4~8 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.242 ns) 20.216 ns VEL_CONTROL:inst52\|LessThan4~9 31 COMB LCCOMB_X34_Y23_N12 29 " "Info: 31: + IC(0.251 ns) + CELL(0.242 ns) = 20.216 ns; Loc. = LCCOMB_X34_Y23_N12; Fanout = 29; COMB Node = 'VEL_CONTROL:inst52\|LessThan4~9'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.493 ns" { VEL_CONTROL:inst52|LessThan4~8 VEL_CONTROL:inst52|LessThan4~9 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.943 ns) + CELL(0.275 ns) 21.434 ns VEL_CONTROL:inst52\|VEL_ERR~31 32 COMB LCCOMB_X33_Y21_N18 2 " "Info: 32: + IC(0.943 ns) + CELL(0.275 ns) = 21.434 ns; Loc. = LCCOMB_X33_Y21_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|VEL_ERR~31'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.218 ns" { VEL_CONTROL:inst52|LessThan4~9 VEL_CONTROL:inst52|VEL_ERR~31 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.459 ns) + CELL(0.393 ns) 22.286 ns VEL_CONTROL:inst52\|Add6~1 33 COMB LCCOMB_X34_Y21_N0 2 " "Info: 33: + IC(0.459 ns) + CELL(0.393 ns) = 22.286 ns; Loc. = LCCOMB_X34_Y21_N0; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~1'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.852 ns" { VEL_CONTROL:inst52|VEL_ERR~31 VEL_CONTROL:inst52|Add6~1 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 22.357 ns VEL_CONTROL:inst52\|Add6~3 34 COMB LCCOMB_X34_Y21_N2 2 " "Info: 34: + IC(0.000 ns) + CELL(0.071 ns) = 22.357 ns; Loc. = LCCOMB_X34_Y21_N2; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~3'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~1 VEL_CONTROL:inst52|Add6~3 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 22.428 ns VEL_CONTROL:inst52\|Add6~5 35 COMB LCCOMB_X34_Y21_N4 2 " "Info: 35: + IC(0.000 ns) + CELL(0.071 ns) = 22.428 ns; Loc. = LCCOMB_X34_Y21_N4; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~5'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~3 VEL_CONTROL:inst52|Add6~5 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 22.499 ns VEL_CONTROL:inst52\|Add6~7 36 COMB LCCOMB_X34_Y21_N6 2 " "Info: 36: + IC(0.000 ns) + CELL(0.071 ns) = 22.499 ns; Loc. = LCCOMB_X34_Y21_N6; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~7'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~5 VEL_CONTROL:inst52|Add6~7 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 22.570 ns VEL_CONTROL:inst52\|Add6~9 37 COMB LCCOMB_X34_Y21_N8 2 " "Info: 37: + IC(0.000 ns) + CELL(0.071 ns) = 22.570 ns; Loc. = LCCOMB_X34_Y21_N8; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~9'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~7 VEL_CONTROL:inst52|Add6~9 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 22.641 ns VEL_CONTROL:inst52\|Add6~11 38 COMB LCCOMB_X34_Y21_N10 2 " "Info: 38: + IC(0.000 ns) + CELL(0.071 ns) = 22.641 ns; Loc. = LCCOMB_X34_Y21_N10; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~11'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~9 VEL_CONTROL:inst52|Add6~11 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 22.712 ns VEL_CONTROL:inst52\|Add6~13 39 COMB LCCOMB_X34_Y21_N12 2 " "Info: 39: + IC(0.000 ns) + CELL(0.071 ns) = 22.712 ns; Loc. = LCCOMB_X34_Y21_N12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~13'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~11 VEL_CONTROL:inst52|Add6~13 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 22.871 ns VEL_CONTROL:inst52\|Add6~15 40 COMB LCCOMB_X34_Y21_N14 2 " "Info: 40: + IC(0.000 ns) + CELL(0.159 ns) = 22.871 ns; Loc. = LCCOMB_X34_Y21_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~15'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { VEL_CONTROL:inst52|Add6~13 VEL_CONTROL:inst52|Add6~15 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 22.942 ns VEL_CONTROL:inst52\|Add6~17 41 COMB LCCOMB_X34_Y21_N16 2 " "Info: 41: + IC(0.000 ns) + CELL(0.071 ns) = 22.942 ns; Loc. = LCCOMB_X34_Y21_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~17'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~15 VEL_CONTROL:inst52|Add6~17 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 23.013 ns VEL_CONTROL:inst52\|Add6~19 42 COMB LCCOMB_X34_Y21_N18 2 " "Info: 42: + IC(0.000 ns) + CELL(0.071 ns) = 23.013 ns; Loc. = LCCOMB_X34_Y21_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~19'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~17 VEL_CONTROL:inst52|Add6~19 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 23.084 ns VEL_CONTROL:inst52\|Add6~21 43 COMB LCCOMB_X34_Y21_N20 2 " "Info: 43: + IC(0.000 ns) + CELL(0.071 ns) = 23.084 ns; Loc. = LCCOMB_X34_Y21_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~21'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~19 VEL_CONTROL:inst52|Add6~21 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 23.155 ns VEL_CONTROL:inst52\|Add6~23 44 COMB LCCOMB_X34_Y21_N22 2 " "Info: 44: + IC(0.000 ns) + CELL(0.071 ns) = 23.155 ns; Loc. = LCCOMB_X34_Y21_N22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~23'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~21 VEL_CONTROL:inst52|Add6~23 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 23.226 ns VEL_CONTROL:inst52\|Add6~25 45 COMB LCCOMB_X34_Y21_N24 2 " "Info: 45: + IC(0.000 ns) + CELL(0.071 ns) = 23.226 ns; Loc. = LCCOMB_X34_Y21_N24; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~25'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~23 VEL_CONTROL:inst52|Add6~25 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 23.297 ns VEL_CONTROL:inst52\|Add6~27 46 COMB LCCOMB_X34_Y21_N26 2 " "Info: 46: + IC(0.000 ns) + CELL(0.071 ns) = 23.297 ns; Loc. = LCCOMB_X34_Y21_N26; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~27'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~25 VEL_CONTROL:inst52|Add6~27 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 23.368 ns VEL_CONTROL:inst52\|Add6~29 47 COMB LCCOMB_X34_Y21_N28 2 " "Info: 47: + IC(0.000 ns) + CELL(0.071 ns) = 23.368 ns; Loc. = LCCOMB_X34_Y21_N28; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~29'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~27 VEL_CONTROL:inst52|Add6~29 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 23.514 ns VEL_CONTROL:inst52\|Add6~31 48 COMB LCCOMB_X34_Y21_N30 2 " "Info: 48: + IC(0.000 ns) + CELL(0.146 ns) = 23.514 ns; Loc. = LCCOMB_X34_Y21_N30; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~31'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { VEL_CONTROL:inst52|Add6~29 VEL_CONTROL:inst52|Add6~31 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 23.585 ns VEL_CONTROL:inst52\|Add6~33 49 COMB LCCOMB_X34_Y20_N0 2 " "Info: 49: + IC(0.000 ns) + CELL(0.071 ns) = 23.585 ns; Loc. = LCCOMB_X34_Y20_N0; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~33'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~31 VEL_CONTROL:inst52|Add6~33 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 23.656 ns VEL_CONTROL:inst52\|Add6~35 50 COMB LCCOMB_X34_Y20_N2 2 " "Info: 50: + IC(0.000 ns) + CELL(0.071 ns) = 23.656 ns; Loc. = LCCOMB_X34_Y20_N2; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~35'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~33 VEL_CONTROL:inst52|Add6~35 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 23.727 ns VEL_CONTROL:inst52\|Add6~37 51 COMB LCCOMB_X34_Y20_N4 2 " "Info: 51: + IC(0.000 ns) + CELL(0.071 ns) = 23.727 ns; Loc. = LCCOMB_X34_Y20_N4; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~37'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~35 VEL_CONTROL:inst52|Add6~37 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 23.798 ns VEL_CONTROL:inst52\|Add6~39 52 COMB LCCOMB_X34_Y20_N6 2 " "Info: 52: + IC(0.000 ns) + CELL(0.071 ns) = 23.798 ns; Loc. = LCCOMB_X34_Y20_N6; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~39'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~37 VEL_CONTROL:inst52|Add6~39 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 23.869 ns VEL_CONTROL:inst52\|Add6~41 53 COMB LCCOMB_X34_Y20_N8 2 " "Info: 53: + IC(0.000 ns) + CELL(0.071 ns) = 23.869 ns; Loc. = LCCOMB_X34_Y20_N8; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~41'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~39 VEL_CONTROL:inst52|Add6~41 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 23.940 ns VEL_CONTROL:inst52\|Add6~43 54 COMB LCCOMB_X34_Y20_N10 2 " "Info: 54: + IC(0.000 ns) + CELL(0.071 ns) = 23.940 ns; Loc. = LCCOMB_X34_Y20_N10; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~43'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~41 VEL_CONTROL:inst52|Add6~43 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 24.011 ns VEL_CONTROL:inst52\|Add6~45 55 COMB LCCOMB_X34_Y20_N12 2 " "Info: 55: + IC(0.000 ns) + CELL(0.071 ns) = 24.011 ns; Loc. = LCCOMB_X34_Y20_N12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~45'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~43 VEL_CONTROL:inst52|Add6~45 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 24.170 ns VEL_CONTROL:inst52\|Add6~47 56 COMB LCCOMB_X34_Y20_N14 2 " "Info: 56: + IC(0.000 ns) + CELL(0.159 ns) = 24.170 ns; Loc. = LCCOMB_X34_Y20_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~47'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { VEL_CONTROL:inst52|Add6~45 VEL_CONTROL:inst52|Add6~47 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 24.241 ns VEL_CONTROL:inst52\|Add6~49 57 COMB LCCOMB_X34_Y20_N16 2 " "Info: 57: + IC(0.000 ns) + CELL(0.071 ns) = 24.241 ns; Loc. = LCCOMB_X34_Y20_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~49'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~47 VEL_CONTROL:inst52|Add6~49 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 24.312 ns VEL_CONTROL:inst52\|Add6~51 58 COMB LCCOMB_X34_Y20_N18 2 " "Info: 58: + IC(0.000 ns) + CELL(0.071 ns) = 24.312 ns; Loc. = LCCOMB_X34_Y20_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~51'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~49 VEL_CONTROL:inst52|Add6~51 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 24.383 ns VEL_CONTROL:inst52\|Add6~53 59 COMB LCCOMB_X34_Y20_N20 2 " "Info: 59: + IC(0.000 ns) + CELL(0.071 ns) = 24.383 ns; Loc. = LCCOMB_X34_Y20_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~53'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~51 VEL_CONTROL:inst52|Add6~53 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 24.454 ns VEL_CONTROL:inst52\|Add6~55 60 COMB LCCOMB_X34_Y20_N22 2 " "Info: 60: + IC(0.000 ns) + CELL(0.071 ns) = 24.454 ns; Loc. = LCCOMB_X34_Y20_N22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~55'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~53 VEL_CONTROL:inst52|Add6~55 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 24.525 ns VEL_CONTROL:inst52\|Add6~57 61 COMB LCCOMB_X34_Y20_N24 2 " "Info: 61: + IC(0.000 ns) + CELL(0.071 ns) = 24.525 ns; Loc. = LCCOMB_X34_Y20_N24; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~57'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~55 VEL_CONTROL:inst52|Add6~57 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 24.935 ns VEL_CONTROL:inst52\|Add6~58 62 COMB LCCOMB_X34_Y20_N26 3 " "Info: 62: + IC(0.000 ns) + CELL(0.410 ns) = 24.935 ns; Loc. = LCCOMB_X34_Y20_N26; Fanout = 3; COMB Node = 'VEL_CONTROL:inst52\|Add6~58'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { VEL_CONTROL:inst52|Add6~57 VEL_CONTROL:inst52|Add6~58 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.679 ns) + CELL(0.438 ns) 26.052 ns VEL_CONTROL:inst52\|LessThan6~4 63 COMB LCCOMB_X35_Y20_N2 1 " "Info: 63: + IC(0.679 ns) + CELL(0.438 ns) = 26.052 ns; Loc. = LCCOMB_X35_Y20_N2; Fanout = 1; COMB Node = 'VEL_CONTROL:inst52\|LessThan6~4'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.117 ns" { VEL_CONTROL:inst52|Add6~58 VEL_CONTROL:inst52|LessThan6~4 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 220 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.150 ns) 26.455 ns VEL_CONTROL:inst52\|LessThan6~5 64 COMB LCCOMB_X35_Y20_N28 18 " "Info: 64: + IC(0.253 ns) + CELL(0.150 ns) = 26.455 ns; Loc. = LCCOMB_X35_Y20_N28; Fanout = 18; COMB Node = 'VEL_CONTROL:inst52\|LessThan6~5'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.403 ns" { VEL_CONTROL:inst52|LessThan6~4 VEL_CONTROL:inst52|LessThan6~5 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 220 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.284 ns) + CELL(0.420 ns) 27.159 ns VEL_CONTROL:inst52\|CUM_VEL_ERR~30 65 COMB LCCOMB_X35_Y20_N10 16 " "Info: 65: + IC(0.284 ns) + CELL(0.420 ns) = 27.159 ns; Loc. = LCCOMB_X35_Y20_N10; Fanout = 16; COMB Node = 'VEL_CONTROL:inst52\|CUM_VEL_ERR~30'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.704 ns" { VEL_CONTROL:inst52|LessThan6~5 VEL_CONTROL:inst52|CUM_VEL_ERR~30 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.747 ns) + CELL(0.275 ns) 28.181 ns VEL_CONTROL:inst52\|CUM_VEL_ERR~33 66 COMB LCCOMB_X38_Y20_N24 18 " "Info: 66: + IC(0.747 ns) + CELL(0.275 ns) = 28.181 ns; Loc. = LCCOMB_X38_Y20_N24; Fanout = 18; COMB Node = 'VEL_CONTROL:inst52\|CUM_VEL_ERR~33'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.022 ns" { VEL_CONTROL:inst52|CUM_VEL_ERR~30 VEL_CONTROL:inst52|CUM_VEL_ERR~33 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.439 ns) + CELL(2.663 ns) 31.283 ns VEL_CONTROL:inst52\|lpm_mult:Mult2\|mult_q3t:auto_generated\|mac_mult3~DATAOUT6 67 COMB DSPMULT_X39_Y20_N0 1 " "Info: 67: + IC(0.439 ns) + CELL(2.663 ns) = 31.283 ns; Loc. = DSPMULT_X39_Y20_N0; Fanout = 1; COMB Node = 'VEL_CONTROL:inst52\|lpm_mult:Mult2\|mult_q3t:auto_generated\|mac_mult3~DATAOUT6'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.102 ns" { VEL_CONTROL:inst52|CUM_VEL_ERR~33 VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|mac_mult3~DATAOUT6 } "NODE_NAME" } } { "db/mult_q3t.tdf" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/db/mult_q3t.tdf" 48 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.224 ns) 31.507 ns VEL_CONTROL:inst52\|lpm_mult:Mult2\|mult_q3t:auto_generated\|mac_out4~DATAOUT6 68 COMB DSPOUT_X39_Y20_N2 2 " "Info: 68: + IC(0.000 ns) + CELL(0.224 ns) = 31.507 ns; Loc. = DSPOUT_X39_Y20_N2; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|lpm_mult:Mult2\|mult_q3t:auto_generated\|mac_out4~DATAOUT6'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.224 ns" { VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|mac_mult3~DATAOUT6 VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|mac_out4~DATAOUT6 } "NODE_NAME" } } { "db/mult_q3t.tdf" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/db/mult_q3t.tdf" 62 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.687 ns) + CELL(0.393 ns) 32.587 ns VEL_CONTROL:inst52\|lpm_mult:Mult2\|mult_q3t:auto_generated\|op_2~1 69 COMB LCCOMB_X40_Y19_N8 2 " "Info: 69: + IC(0.687 ns) + CELL(0.393 ns) = 32.587 ns; Loc. = LCCOMB_X40_Y19_N8; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|lpm_mult:Mult2\|mult_q3t:auto_generated\|op_2~1'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.080 ns" { VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|mac_out4~DATAOUT6 VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 32.997 ns VEL_CONTROL:inst52\|lpm_mult:Mult2\|mult_q3t:auto_generated\|op_2~2 70 COMB LCCOMB_X40_Y19_N10 2 " "Info: 70: + IC(0.000 ns) + CELL(0.410 ns) = 32.997 ns; Loc. = LCCOMB_X40_Y19_N10; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|lpm_mult:Mult2\|mult_q3t:auto_generated\|op_2~2'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~1 VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.669 ns) + CELL(0.485 ns) 34.151 ns VEL_CONTROL:inst52\|lpm_mult:Mult2\|mult_q3t:auto_generated\|op_1~15 71 COMB LCCOMB_X38_Y19_N14 2 " "Info: 71: + IC(0.669 ns) + CELL(0.485 ns) = 34.151 ns; Loc. = LCCOMB_X38_Y19_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|lpm_mult:Mult2\|mult_q3t:auto_generated\|op_1~15'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.154 ns" { VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~2 VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~15 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 34.561 ns VEL_CONTROL:inst52\|lpm_mult:Mult2\|mult_q3t:auto_generated\|op_1~16 72 COMB LCCOMB_X38_Y19_N16 2 " "Info: 72: + IC(0.000 ns) + CELL(0.410 ns) = 34.561 ns; Loc. = LCCOMB_X38_Y19_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|lpm_mult:Mult2\|mult_q3t:auto_generated\|op_1~16'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~15 VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~16 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.750 ns) + CELL(0.393 ns) 35.704 ns VEL_CONTROL:inst52\|Add10~49 73 COMB LCCOMB_X38_Y16_N18 2 " "Info: 73: + IC(0.750 ns) + CELL(0.393 ns) = 35.704 ns; Loc. = LCCOMB_X38_Y16_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add10~49'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.143 ns" { VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~16 VEL_CONTROL:inst52|Add10~49 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 239 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 36.114 ns VEL_CONTROL:inst52\|Add10~50 74 COMB LCCOMB_X38_Y16_N20 2 " "Info: 74: + IC(0.000 ns) + CELL(0.410 ns) = 36.114 ns; Loc. = LCCOMB_X38_Y16_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add10~50'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { VEL_CONTROL:inst52|Add10~49 VEL_CONTROL:inst52|Add10~50 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 239 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.671 ns) + CELL(0.414 ns) 37.199 ns VEL_CONTROL:inst52\|Add11~51 75 COMB LCCOMB_X37_Y16_N20 2 " "Info: 75: + IC(0.671 ns) + CELL(0.414 ns) = 37.199 ns; Loc. = LCCOMB_X37_Y16_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add11~51'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.085 ns" { VEL_CONTROL:inst52|Add10~50 VEL_CONTROL:inst52|Add11~51 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 239 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 37.609 ns VEL_CONTROL:inst52\|Add11~52 76 COMB LCCOMB_X37_Y16_N22 2 " "Info: 76: + IC(0.000 ns) + CELL(0.410 ns) = 37.609 ns; Loc. = LCCOMB_X37_Y16_N22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add11~52'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { VEL_CONTROL:inst52|Add11~51 VEL_CONTROL:inst52|Add11~52 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 239 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.467 ns) + CELL(0.149 ns) 38.225 ns VEL_CONTROL:inst52\|LessThan10~10 77 COMB LCCOMB_X36_Y16_N14 2 " "Info: 77: + IC(0.467 ns) + CELL(0.149 ns) = 38.225 ns; Loc. = LCCOMB_X36_Y16_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|LessThan10~10'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.616 ns" { VEL_CONTROL:inst52|Add11~52 VEL_CONTROL:inst52|LessThan10~10 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 241 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.242 ns) 38.727 ns VEL_CONTROL:inst52\|LessThan10~11 78 COMB LCCOMB_X36_Y16_N16 2 " "Info: 78: + IC(0.260 ns) + CELL(0.242 ns) = 38.727 ns; Loc. = LCCOMB_X36_Y16_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|LessThan10~11'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.502 ns" { VEL_CONTROL:inst52|LessThan10~10 VEL_CONTROL:inst52|LessThan10~11 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 241 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.445 ns) + CELL(0.150 ns) 39.322 ns VEL_CONTROL:inst52\|LessThan10~12 79 COMB LCCOMB_X36_Y16_N26 17 " "Info: 79: + IC(0.445 ns) + CELL(0.150 ns) = 39.322 ns; Loc. = LCCOMB_X36_Y16_N26; Fanout = 17; COMB Node = 'VEL_CONTROL:inst52\|LessThan10~12'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.595 ns" { VEL_CONTROL:inst52|LessThan10~11 VEL_CONTROL:inst52|LessThan10~12 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 241 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.773 ns) + CELL(0.420 ns) 40.515 ns VEL_CONTROL:inst52\|MOTOR_CMD\[14\]~10 80 COMB LCCOMB_X36_Y15_N24 1 " "Info: 80: + IC(0.773 ns) + CELL(0.420 ns) = 40.515 ns; Loc. = LCCOMB_X36_Y15_N24; Fanout = 1; COMB Node = 'VEL_CONTROL:inst52\|MOTOR_CMD\[14\]~10'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.193 ns" { VEL_CONTROL:inst52|LessThan10~12 VEL_CONTROL:inst52|MOTOR_CMD[14]~10 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 40.599 ns VEL_CONTROL:inst52\|MOTOR_CMD\[14\] 81 REG LCFF_X36_Y15_N25 3 " "Info: 81: + IC(0.000 ns) + CELL(0.084 ns) = 40.599 ns; Loc. = LCFF_X36_Y15_N25; Fanout = 3; REG Node = 'VEL_CONTROL:inst52\|MOTOR_CMD\[14\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { VEL_CONTROL:inst52|MOTOR_CMD[14]~10 VEL_CONTROL:inst52|MOTOR_CMD[14] } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "18.076 ns ( 44.52 % ) " "Info: Total cell delay = 18.076 ns ( 44.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "22.523 ns ( 55.48 % ) " "Info: Total interconnect delay = 22.523 ns ( 55.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "40.599 ns" { KEY[0] I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[15]~4 VEL_CONTROL:inst52|WATCHDOG_INT[4]~head_lut VEL_CONTROL:inst52|Mux0~2 VEL_CONTROL:inst52|Add0~54 VEL_CONTROL:inst52|Add0~7 VEL_CONTROL:inst52|Add0~9 VEL_CONTROL:inst52|Add0~11 VEL_CONTROL:inst52|Add0~12 VEL_CONTROL:inst52|CMD_VEL[11]~20 VEL_CONTROL:inst52|Add4~23 VEL_CONTROL:inst52|Add4~25 VEL_CONTROL:inst52|Add4~27 VEL_CONTROL:inst52|Add4~29 VEL_CONTROL:inst52|Add4~31 VEL_CONTROL:inst52|Add4~33 VEL_CONTROL:inst52|Add4~35 VEL_CONTROL:inst52|Add4~37 VEL_CONTROL:inst52|Add4~39 VEL_CONTROL:inst52|Add4~41 VEL_CONTROL:inst52|Add4~43 VEL_CONTROL:inst52|Add4~45 VEL_CONTROL:inst52|Add4~47 VEL_CONTROL:inst52|Add4~49 VEL_CONTROL:inst52|Add4~51 VEL_CONTROL:inst52|Add4~53 VEL_CONTROL:inst52|Add4~55 VEL_CONTROL:inst52|Add4~57 VEL_CONTROL:inst52|Add4~58 VEL_CONTROL:inst52|LessThan4~8 VEL_CONTROL:inst52|LessThan4~9 VEL_CONTROL:inst52|VEL_ERR~31 VEL_CONTROL:inst52|Add6~1 VEL_CONTROL:inst52|Add6~3 VEL_CONTROL:inst52|Add6~5 VEL_CONTROL:inst52|Add6~7 VEL_CONTROL:inst52|Add6~9 VEL_CONTROL:inst52|Add6~11 VEL_CONTROL:inst52|Add6~13 VEL_CONTROL:inst52|Add6~15 VEL_CONTROL:inst52|Add6~17 VEL_CONTROL:inst52|Add6~19 VEL_CONTROL:inst52|Add6~21 VEL_CONTROL:inst52|Add6~23 VEL_CONTROL:inst52|Add6~25 VEL_CONTROL:inst52|Add6~27 VEL_CONTROL:inst52|Add6~29 VEL_CONTROL:inst52|Add6~31 VEL_CONTROL:inst52|Add6~33 VEL_CONTROL:inst52|Add6~35 VEL_CONTROL:inst52|Add6~37 VEL_CONTROL:inst52|Add6~39 VEL_CONTROL:inst52|Add6~41 VEL_CONTROL:inst52|Add6~43 VEL_CONTROL:inst52|Add6~45 VEL_CONTROL:inst52|Add6~47 VEL_CONTROL:inst52|Add6~49 VEL_CONTROL:inst52|Add6~51 VEL_CONTROL:inst52|Add6~53 VEL_CONTROL:inst52|Add6~55 VEL_CONTROL:inst52|Add6~57 VEL_CONTROL:inst52|Add6~58 VEL_CONTROL:inst52|LessThan6~4 VEL_CONTROL:inst52|LessThan6~5 VEL_CONTROL:inst52|CUM_VEL_ERR~30 VEL_CONTROL:inst52|CUM_VEL_ERR~33 VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|mac_mult3~DATAOUT6 VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|mac_out4~DATAOUT6 VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~1 VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~2 VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~15 VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~16 VEL_CONTROL:inst52|Add10~49 VEL_CONTROL:inst52|Add10~50 VEL_CONTROL:inst52|Add11~51 VEL_CONTROL:inst52|Add11~52 VEL_CONTROL:inst52|LessThan10~10 VEL_CONTROL:inst52|LessThan10~11 VEL_CONTROL:inst52|LessThan10~12 VEL_CONTROL:inst52|MOTOR_CMD[14]~10 VEL_CONTROL:inst52|MOTOR_CMD[14] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "40.599 ns" { KEY[0] {} KEY[0]~combout {} I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[15]~4 {} VEL_CONTROL:inst52|WATCHDOG_INT[4]~head_lut {} VEL_CONTROL:inst52|Mux0~2 {} VEL_CONTROL:inst52|Add0~54 {} VEL_CONTROL:inst52|Add0~7 {} VEL_CONTROL:inst52|Add0~9 {} VEL_CONTROL:inst52|Add0~11 {} VEL_CONTROL:inst52|Add0~12 {} VEL_CONTROL:inst52|CMD_VEL[11]~20 {} VEL_CONTROL:inst52|Add4~23 {} VEL_CONTROL:inst52|Add4~25 {} VEL_CONTROL:inst52|Add4~27 {} VEL_CONTROL:inst52|Add4~29 {} VEL_CONTROL:inst52|Add4~31 {} VEL_CONTROL:inst52|Add4~33 {} VEL_CONTROL:inst52|Add4~35 {} VEL_CONTROL:inst52|Add4~37 {} VEL_CONTROL:inst52|Add4~39 {} VEL_CONTROL:inst52|Add4~41 {} VEL_CONTROL:inst52|Add4~43 {} VEL_CONTROL:inst52|Add4~45 {} VEL_CONTROL:inst52|Add4~47 {} VEL_CONTROL:inst52|Add4~49 {} VEL_CONTROL:inst52|Add4~51 {} VEL_CONTROL:inst52|Add4~53 {} VEL_CONTROL:inst52|Add4~55 {} VEL_CONTROL:inst52|Add4~57 {} VEL_CONTROL:inst52|Add4~58 {} VEL_CONTROL:inst52|LessThan4~8 {} VEL_CONTROL:inst52|LessThan4~9 {} VEL_CONTROL:inst52|VEL_ERR~31 {} VEL_CONTROL:inst52|Add6~1 {} VEL_CONTROL:inst52|Add6~3 {} VEL_CONTROL:inst52|Add6~5 {} VEL_CONTROL:inst52|Add6~7 {} VEL_CONTROL:inst52|Add6~9 {} VEL_CONTROL:inst52|Add6~11 {} VEL_CONTROL:inst52|Add6~13 {} VEL_CONTROL:inst52|Add6~15 {} VEL_CONTROL:inst52|Add6~17 {} VEL_CONTROL:inst52|Add6~19 {} VEL_CONTROL:inst52|Add6~21 {} VEL_CONTROL:inst52|Add6~23 {} VEL_CONTROL:inst52|Add6~25 {} VEL_CONTROL:inst52|Add6~27 {} VEL_CONTROL:inst52|Add6~29 {} VEL_CONTROL:inst52|Add6~31 {} VEL_CONTROL:inst52|Add6~33 {} VEL_CONTROL:inst52|Add6~35 {} VEL_CONTROL:inst52|Add6~37 {} VEL_CONTROL:inst52|Add6~39 {} VEL_CONTROL:inst52|Add6~41 {} VEL_CONTROL:inst52|Add6~43 {} VEL_CONTROL:inst52|Add6~45 {} VEL_CONTROL:inst52|Add6~47 {} VEL_CONTROL:inst52|Add6~49 {} VEL_CONTROL:inst52|Add6~51 {} VEL_CONTROL:inst52|Add6~53 {} VEL_CONTROL:inst52|Add6~55 {} VEL_CONTROL:inst52|Add6~57 {} VEL_CONTROL:inst52|Add6~58 {} VEL_CONTROL:inst52|LessThan6~4 {} VEL_CONTROL:inst52|LessThan6~5 {} VEL_CONTROL:inst52|CUM_VEL_ERR~30 {} VEL_CONTROL:inst52|CUM_VEL_ERR~33 {} VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|mac_mult3~DATAOUT6 {} VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|mac_out4~DATAOUT6 {} VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~1 {} VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~2 {} VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~15 {} VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~16 {} VEL_CONTROL:inst52|Add10~49 {} VEL_CONTROL:inst52|Add10~50 {} VEL_CONTROL:inst52|Add11~51 {} VEL_CONTROL:inst52|Add11~52 {} VEL_CONTROL:inst52|LessThan10~10 {} VEL_CONTROL:inst52|LessThan10~11 {} VEL_CONTROL:inst52|LessThan10~12 {} VEL_CONTROL:inst52|MOTOR_CMD[14]~10 {} VEL_CONTROL:inst52|MOTOR_CMD[14] {} } { 0.000ns 0.000ns 6.499ns 2.912ns 0.257ns 0.773ns 0.817ns 0.000ns 0.000ns 0.000ns 0.461ns 1.269ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.758ns 0.251ns 0.943ns 0.459ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.679ns 0.253ns 0.284ns 0.747ns 0.439ns 0.000ns 0.687ns 0.000ns 0.669ns 0.000ns 0.750ns 0.000ns 0.671ns 0.000ns 0.467ns 0.260ns 0.445ns 0.773ns 0.000ns } { 0.000ns 0.862ns 0.150ns 0.275ns 0.150ns 0.438ns 0.393ns 0.071ns 0.159ns 0.410ns 0.437ns 0.414ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.438ns 0.242ns 0.275ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.438ns 0.150ns 0.420ns 0.275ns 2.663ns 0.224ns 0.393ns 0.410ns 0.485ns 0.410ns 0.393ns 0.410ns 0.414ns 0.410ns 0.149ns 0.242ns 0.150ns 0.420ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 152 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_PLL_OFFSET" "CLOCK_50 altpll0:inst\|altpll:altpll_component\|_clk1 -2.358 ns - " "Info: - Offset between input clock \"CLOCK_50\" and output clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" is -2.358 ns" {  } { { "DE2bot.bdf" "" { Schematic "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/DE2bot.bdf" { { 320 384 552 336 "CLOCK_50" "" } } } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk1 destination 5.841 ns - Shortest register " "Info: - Shortest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" to destination register is 5.841 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk1'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 94 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 94; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.013 ns) + CELL(0.787 ns) 2.891 ns ACC_CLK_GEN:inst60\|clock_32Hz 3 REG LCFF_X31_Y26_N15 4 " "Info: 3: + IC(1.013 ns) + CELL(0.787 ns) = 2.891 ns; Loc. = LCFF_X31_Y26_N15; Fanout = 4; REG Node = 'ACC_CLK_GEN:inst60\|clock_32Hz'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.800 ns" { altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_32Hz } "NODE_NAME" } } { "acc_clk_gen.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/acc_clk_gen.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.411 ns) + CELL(0.000 ns) 4.302 ns ACC_CLK_GEN:inst60\|clock_32Hz~clkctrl 4 COMB CLKCTRL_G8 410 " "Info: 4: + IC(1.411 ns) + CELL(0.000 ns) = 4.302 ns; Loc. = CLKCTRL_G8; Fanout = 410; COMB Node = 'ACC_CLK_GEN:inst60\|clock_32Hz~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.411 ns" { ACC_CLK_GEN:inst60|clock_32Hz ACC_CLK_GEN:inst60|clock_32Hz~clkctrl } "NODE_NAME" } } { "acc_clk_gen.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/acc_clk_gen.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.002 ns) + CELL(0.537 ns) 5.841 ns VEL_CONTROL:inst52\|MOTOR_CMD\[14\] 5 REG LCFF_X36_Y15_N25 3 " "Info: 5: + IC(1.002 ns) + CELL(0.537 ns) = 5.841 ns; Loc. = LCFF_X36_Y15_N25; Fanout = 3; REG Node = 'VEL_CONTROL:inst52\|MOTOR_CMD\[14\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.539 ns" { ACC_CLK_GEN:inst60|clock_32Hz~clkctrl VEL_CONTROL:inst52|MOTOR_CMD[14] } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.324 ns ( 22.67 % ) " "Info: Total cell delay = 1.324 ns ( 22.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.517 ns ( 77.33 % ) " "Info: Total interconnect delay = 4.517 ns ( 77.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.841 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_32Hz ACC_CLK_GEN:inst60|clock_32Hz~clkctrl VEL_CONTROL:inst52|MOTOR_CMD[14] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "5.841 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_32Hz {} ACC_CLK_GEN:inst60|clock_32Hz~clkctrl {} VEL_CONTROL:inst52|MOTOR_CMD[14] {} } { 0.000ns 1.091ns 1.013ns 1.411ns 1.002ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "40.599 ns" { KEY[0] I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[15]~4 VEL_CONTROL:inst52|WATCHDOG_INT[4]~head_lut VEL_CONTROL:inst52|Mux0~2 VEL_CONTROL:inst52|Add0~54 VEL_CONTROL:inst52|Add0~7 VEL_CONTROL:inst52|Add0~9 VEL_CONTROL:inst52|Add0~11 VEL_CONTROL:inst52|Add0~12 VEL_CONTROL:inst52|CMD_VEL[11]~20 VEL_CONTROL:inst52|Add4~23 VEL_CONTROL:inst52|Add4~25 VEL_CONTROL:inst52|Add4~27 VEL_CONTROL:inst52|Add4~29 VEL_CONTROL:inst52|Add4~31 VEL_CONTROL:inst52|Add4~33 VEL_CONTROL:inst52|Add4~35 VEL_CONTROL:inst52|Add4~37 VEL_CONTROL:inst52|Add4~39 VEL_CONTROL:inst52|Add4~41 VEL_CONTROL:inst52|Add4~43 VEL_CONTROL:inst52|Add4~45 VEL_CONTROL:inst52|Add4~47 VEL_CONTROL:inst52|Add4~49 VEL_CONTROL:inst52|Add4~51 VEL_CONTROL:inst52|Add4~53 VEL_CONTROL:inst52|Add4~55 VEL_CONTROL:inst52|Add4~57 VEL_CONTROL:inst52|Add4~58 VEL_CONTROL:inst52|LessThan4~8 VEL_CONTROL:inst52|LessThan4~9 VEL_CONTROL:inst52|VEL_ERR~31 VEL_CONTROL:inst52|Add6~1 VEL_CONTROL:inst52|Add6~3 VEL_CONTROL:inst52|Add6~5 VEL_CONTROL:inst52|Add6~7 VEL_CONTROL:inst52|Add6~9 VEL_CONTROL:inst52|Add6~11 VEL_CONTROL:inst52|Add6~13 VEL_CONTROL:inst52|Add6~15 VEL_CONTROL:inst52|Add6~17 VEL_CONTROL:inst52|Add6~19 VEL_CONTROL:inst52|Add6~21 VEL_CONTROL:inst52|Add6~23 VEL_CONTROL:inst52|Add6~25 VEL_CONTROL:inst52|Add6~27 VEL_CONTROL:inst52|Add6~29 VEL_CONTROL:inst52|Add6~31 VEL_CONTROL:inst52|Add6~33 VEL_CONTROL:inst52|Add6~35 VEL_CONTROL:inst52|Add6~37 VEL_CONTROL:inst52|Add6~39 VEL_CONTROL:inst52|Add6~41 VEL_CONTROL:inst52|Add6~43 VEL_CONTROL:inst52|Add6~45 VEL_CONTROL:inst52|Add6~47 VEL_CONTROL:inst52|Add6~49 VEL_CONTROL:inst52|Add6~51 VEL_CONTROL:inst52|Add6~53 VEL_CONTROL:inst52|Add6~55 VEL_CONTROL:inst52|Add6~57 VEL_CONTROL:inst52|Add6~58 VEL_CONTROL:inst52|LessThan6~4 VEL_CONTROL:inst52|LessThan6~5 VEL_CONTROL:inst52|CUM_VEL_ERR~30 VEL_CONTROL:inst52|CUM_VEL_ERR~33 VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|mac_mult3~DATAOUT6 VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|mac_out4~DATAOUT6 VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~1 VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~2 VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~15 VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~16 VEL_CONTROL:inst52|Add10~49 VEL_CONTROL:inst52|Add10~50 VEL_CONTROL:inst52|Add11~51 VEL_CONTROL:inst52|Add11~52 VEL_CONTROL:inst52|LessThan10~10 VEL_CONTROL:inst52|LessThan10~11 VEL_CONTROL:inst52|LessThan10~12 VEL_CONTROL:inst52|MOTOR_CMD[14]~10 VEL_CONTROL:inst52|MOTOR_CMD[14] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "40.599 ns" { KEY[0] {} KEY[0]~combout {} I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[15]~4 {} VEL_CONTROL:inst52|WATCHDOG_INT[4]~head_lut {} VEL_CONTROL:inst52|Mux0~2 {} VEL_CONTROL:inst52|Add0~54 {} VEL_CONTROL:inst52|Add0~7 {} VEL_CONTROL:inst52|Add0~9 {} VEL_CONTROL:inst52|Add0~11 {} VEL_CONTROL:inst52|Add0~12 {} VEL_CONTROL:inst52|CMD_VEL[11]~20 {} VEL_CONTROL:inst52|Add4~23 {} VEL_CONTROL:inst52|Add4~25 {} VEL_CONTROL:inst52|Add4~27 {} VEL_CONTROL:inst52|Add4~29 {} VEL_CONTROL:inst52|Add4~31 {} VEL_CONTROL:inst52|Add4~33 {} VEL_CONTROL:inst52|Add4~35 {} VEL_CONTROL:inst52|Add4~37 {} VEL_CONTROL:inst52|Add4~39 {} VEL_CONTROL:inst52|Add4~41 {} VEL_CONTROL:inst52|Add4~43 {} VEL_CONTROL:inst52|Add4~45 {} VEL_CONTROL:inst52|Add4~47 {} VEL_CONTROL:inst52|Add4~49 {} VEL_CONTROL:inst52|Add4~51 {} VEL_CONTROL:inst52|Add4~53 {} VEL_CONTROL:inst52|Add4~55 {} VEL_CONTROL:inst52|Add4~57 {} VEL_CONTROL:inst52|Add4~58 {} VEL_CONTROL:inst52|LessThan4~8 {} VEL_CONTROL:inst52|LessThan4~9 {} VEL_CONTROL:inst52|VEL_ERR~31 {} VEL_CONTROL:inst52|Add6~1 {} VEL_CONTROL:inst52|Add6~3 {} VEL_CONTROL:inst52|Add6~5 {} VEL_CONTROL:inst52|Add6~7 {} VEL_CONTROL:inst52|Add6~9 {} VEL_CONTROL:inst52|Add6~11 {} VEL_CONTROL:inst52|Add6~13 {} VEL_CONTROL:inst52|Add6~15 {} VEL_CONTROL:inst52|Add6~17 {} VEL_CONTROL:inst52|Add6~19 {} VEL_CONTROL:inst52|Add6~21 {} VEL_CONTROL:inst52|Add6~23 {} VEL_CONTROL:inst52|Add6~25 {} VEL_CONTROL:inst52|Add6~27 {} VEL_CONTROL:inst52|Add6~29 {} VEL_CONTROL:inst52|Add6~31 {} VEL_CONTROL:inst52|Add6~33 {} VEL_CONTROL:inst52|Add6~35 {} VEL_CONTROL:inst52|Add6~37 {} VEL_CONTROL:inst52|Add6~39 {} VEL_CONTROL:inst52|Add6~41 {} VEL_CONTROL:inst52|Add6~43 {} VEL_CONTROL:inst52|Add6~45 {} VEL_CONTROL:inst52|Add6~47 {} VEL_CONTROL:inst52|Add6~49 {} VEL_CONTROL:inst52|Add6~51 {} VEL_CONTROL:inst52|Add6~53 {} VEL_CONTROL:inst52|Add6~55 {} VEL_CONTROL:inst52|Add6~57 {} VEL_CONTROL:inst52|Add6~58 {} VEL_CONTROL:inst52|LessThan6~4 {} VEL_CONTROL:inst52|LessThan6~5 {} VEL_CONTROL:inst52|CUM_VEL_ERR~30 {} VEL_CONTROL:inst52|CUM_VEL_ERR~33 {} VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|mac_mult3~DATAOUT6 {} VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|mac_out4~DATAOUT6 {} VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~1 {} VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~2 {} VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~15 {} VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~16 {} VEL_CONTROL:inst52|Add10~49 {} VEL_CONTROL:inst52|Add10~50 {} VEL_CONTROL:inst52|Add11~51 {} VEL_CONTROL:inst52|Add11~52 {} VEL_CONTROL:inst52|LessThan10~10 {} VEL_CONTROL:inst52|LessThan10~11 {} VEL_CONTROL:inst52|LessThan10~12 {} VEL_CONTROL:inst52|MOTOR_CMD[14]~10 {} VEL_CONTROL:inst52|MOTOR_CMD[14] {} } { 0.000ns 0.000ns 6.499ns 2.912ns 0.257ns 0.773ns 0.817ns 0.000ns 0.000ns 0.000ns 0.461ns 1.269ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.758ns 0.251ns 0.943ns 0.459ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.679ns 0.253ns 0.284ns 0.747ns 0.439ns 0.000ns 0.687ns 0.000ns 0.669ns 0.000ns 0.750ns 0.000ns 0.671ns 0.000ns 0.467ns 0.260ns 0.445ns 0.773ns 0.000ns } { 0.000ns 0.862ns 0.150ns 0.275ns 0.150ns 0.438ns 0.393ns 0.071ns 0.159ns 0.410ns 0.437ns 0.414ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.438ns 0.242ns 0.275ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.438ns 0.150ns 0.420ns 0.275ns 2.663ns 0.224ns 0.393ns 0.410ns 0.485ns 0.410ns 0.393ns 0.410ns 0.414ns 0.410ns 0.149ns 0.242ns 0.150ns 0.420ns 0.084ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.841 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_32Hz ACC_CLK_GEN:inst60|clock_32Hz~clkctrl VEL_CONTROL:inst52|MOTOR_CMD[14] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "5.841 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_32Hz {} ACC_CLK_GEN:inst60|clock_32Hz~clkctrl {} VEL_CONTROL:inst52|MOTOR_CMD[14] {} } { 0.000ns 1.091ns 1.013ns 1.411ns 1.002ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_50 HEX7\[0\] QUAD_HEX:inst56\|HEX_DISP:inst15\|latched_hex\[2\] 12.307 ns register " "Info: tco from clock \"CLOCK_50\" to destination pin \"HEX7\[0\]\" through register \"QUAD_HEX:inst56\|HEX_DISP:inst15\|latched_hex\[2\]\" is 12.307 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "CLOCK_50 altpll0:inst\|altpll:altpll_component\|_clk0 -2.358 ns + " "Info: + Offset between input clock \"CLOCK_50\" and output clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" is -2.358 ns" {  } { { "DE2bot.bdf" "" { Schematic "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/DE2bot.bdf" { { 320 384 552 336 "CLOCK_50" "" } } } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk0 source 7.229 ns + Longest register " "Info: + Longest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" to source register is 7.229 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 471 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 471; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.013 ns) + CELL(0.787 ns) 2.891 ns SCOMP:inst8\|IR\[5\] 3 REG LCFF_X31_Y11_N21 7 " "Info: 3: + IC(1.013 ns) + CELL(0.787 ns) = 2.891 ns; Loc. = LCFF_X31_Y11_N21; Fanout = 7; REG Node = 'SCOMP:inst8\|IR\[5\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.800 ns" { altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IR[5] } "NODE_NAME" } } { "SCOMP.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/SCOMP.vhd" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.355 ns) + CELL(0.398 ns) 3.644 ns IO_DECODER:inst24\|Equal2~0 4 COMB LCCOMB_X31_Y11_N10 4 " "Info: 4: + IC(0.355 ns) + CELL(0.398 ns) = 3.644 ns; Loc. = LCCOMB_X31_Y11_N10; Fanout = 4; COMB Node = 'IO_DECODER:inst24\|Equal2~0'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.753 ns" { SCOMP:inst8|IR[5] IO_DECODER:inst24|Equal2~0 } "NODE_NAME" } } { "IO_DECODER.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/IO_DECODER.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.293 ns) + CELL(0.410 ns) 4.347 ns inst25~2 5 COMB LCCOMB_X31_Y11_N4 5 " "Info: 5: + IC(0.293 ns) + CELL(0.410 ns) = 4.347 ns; Loc. = LCCOMB_X31_Y11_N4; Fanout = 5; COMB Node = 'inst25~2'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.703 ns" { IO_DECODER:inst24|Equal2~0 inst25~2 } "NODE_NAME" } } { "DE2bot.bdf" "" { Schematic "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/DE2bot.bdf" { { 704 768 832 752 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.208 ns) + CELL(0.150 ns) 5.705 ns inst73 6 COMB LCCOMB_X32_Y15_N14 16 " "Info: 6: + IC(1.208 ns) + CELL(0.150 ns) = 5.705 ns; Loc. = LCCOMB_X32_Y15_N14; Fanout = 16; COMB Node = 'inst73'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.358 ns" { inst25~2 inst73 } "NODE_NAME" } } { "DE2bot.bdf" "" { Schematic "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/DE2bot.bdf" { { 1048 776 840 1096 "inst73" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.987 ns) + CELL(0.537 ns) 7.229 ns QUAD_HEX:inst56\|HEX_DISP:inst15\|latched_hex\[2\] 7 REG LCFF_X33_Y15_N5 7 " "Info: 7: + IC(0.987 ns) + CELL(0.537 ns) = 7.229 ns; Loc. = LCFF_X33_Y15_N5; Fanout = 7; REG Node = 'QUAD_HEX:inst56\|HEX_DISP:inst15\|latched_hex\[2\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.524 ns" { inst73 QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[2] } "NODE_NAME" } } { "HEX_DISP.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/HEX_DISP.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.282 ns ( 31.57 % ) " "Info: Total cell delay = 2.282 ns ( 31.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.947 ns ( 68.43 % ) " "Info: Total interconnect delay = 4.947 ns ( 68.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.229 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IR[5] IO_DECODER:inst24|Equal2~0 inst25~2 inst73 QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[2] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "7.229 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|IR[5] {} IO_DECODER:inst24|Equal2~0 {} inst25~2 {} inst73 {} QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[2] {} } { 0.000ns 1.091ns 1.013ns 0.355ns 0.293ns 1.208ns 0.987ns } { 0.000ns 0.000ns 0.787ns 0.398ns 0.410ns 0.150ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "HEX_DISP.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/HEX_DISP.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.186 ns + Longest register pin " "Info: + Longest register to pin delay is 7.186 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns QUAD_HEX:inst56\|HEX_DISP:inst15\|latched_hex\[2\] 1 REG LCFF_X33_Y15_N5 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y15_N5; Fanout = 7; REG Node = 'QUAD_HEX:inst56\|HEX_DISP:inst15\|latched_hex\[2\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[2] } "NODE_NAME" } } { "HEX_DISP.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/HEX_DISP.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.017 ns) + CELL(0.438 ns) 1.455 ns QUAD_HEX:inst56\|HEX_DISP:inst15\|Mux6~0 2 COMB LCCOMB_X32_Y17_N20 1 " "Info: 2: + IC(1.017 ns) + CELL(0.438 ns) = 1.455 ns; Loc. = LCCOMB_X32_Y17_N20; Fanout = 1; COMB Node = 'QUAD_HEX:inst56\|HEX_DISP:inst15\|Mux6~0'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.455 ns" { QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[2] QUAD_HEX:inst56|HEX_DISP:inst15|Mux6~0 } "NODE_NAME" } } { "HEX_DISP.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/HEX_DISP.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.051 ns) + CELL(2.680 ns) 7.186 ns HEX7\[0\] 3 PIN PIN_L3 0 " "Info: 3: + IC(3.051 ns) + CELL(2.680 ns) = 7.186 ns; Loc. = PIN_L3; Fanout = 0; PIN Node = 'HEX7\[0\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.731 ns" { QUAD_HEX:inst56|HEX_DISP:inst15|Mux6~0 HEX7[0] } "NODE_NAME" } } { "DE2bot.bdf" "" { Schematic "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/DE2bot.bdf" { { 1048 1136 1312 1064 "HEX7\[6..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.118 ns ( 43.39 % ) " "Info: Total cell delay = 3.118 ns ( 43.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.068 ns ( 56.61 % ) " "Info: Total interconnect delay = 4.068 ns ( 56.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.186 ns" { QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[2] QUAD_HEX:inst56|HEX_DISP:inst15|Mux6~0 HEX7[0] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "7.186 ns" { QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[2] {} QUAD_HEX:inst56|HEX_DISP:inst15|Mux6~0 {} HEX7[0] {} } { 0.000ns 1.017ns 3.051ns } { 0.000ns 0.438ns 2.680ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.229 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IR[5] IO_DECODER:inst24|Equal2~0 inst25~2 inst73 QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[2] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "7.229 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|IR[5] {} IO_DECODER:inst24|Equal2~0 {} inst25~2 {} inst73 {} QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[2] {} } { 0.000ns 1.091ns 1.013ns 0.355ns 0.293ns 1.208ns 0.987ns } { 0.000ns 0.000ns 0.787ns 0.398ns 0.410ns 0.150ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.186 ns" { QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[2] QUAD_HEX:inst56|HEX_DISP:inst15|Mux6~0 HEX7[0] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "7.186 ns" { QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[2] {} QUAD_HEX:inst56|HEX_DISP:inst15|Mux6~0 {} HEX7[0] {} } { 0.000ns 1.017ns 3.051ns } { 0.000ns 0.438ns 2.680ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "KEY\[0\] WATCH_ST 17.605 ns Longest " "Info: Longest tpd from source pin \"KEY\[0\]\" to destination pin \"WATCH_ST\" is 17.605 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[0\] 1 PIN PIN_G26 2 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 2; PIN Node = 'KEY\[0\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "DE2bot.bdf" "" { Schematic "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/DE2bot.bdf" { { 272 128 296 288 "KEY\[3..0\]" "" } { 376 896 944 392 "KEY\[0\]" "" } { 1016 -56 125 1032 "DI\[10..0\],SAFETY,SW\[16\],KEY\[3..1\]" "" } { 264 296 352 280 "KEY\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.499 ns) + CELL(0.150 ns) 7.511 ns I2C_INTERFACE:inst16\|i2c_ctrl:inst14\|data_out\[15\]~4 2 COMB LCCOMB_X32_Y9_N12 791 " "Info: 2: + IC(6.499 ns) + CELL(0.150 ns) = 7.511 ns; Loc. = LCCOMB_X32_Y9_N12; Fanout = 791; COMB Node = 'I2C_INTERFACE:inst16\|i2c_ctrl:inst14\|data_out\[15\]~4'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.649 ns" { KEY[0] I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[15]~4 } "NODE_NAME" } } { "i2c_ctrl.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/i2c_ctrl.vhd" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.912 ns) + CELL(0.275 ns) 10.698 ns VEL_CONTROL:inst52\|WATCHDOG_INT\[4\]~head_lut 3 COMB LCCOMB_X33_Y29_N28 3 " "Info: 3: + IC(2.912 ns) + CELL(0.275 ns) = 10.698 ns; Loc. = LCCOMB_X33_Y29_N28; Fanout = 3; COMB Node = 'VEL_CONTROL:inst52\|WATCHDOG_INT\[4\]~head_lut'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.187 ns" { I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[15]~4 VEL_CONTROL:inst52|WATCHDOG_INT[4]~head_lut } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 262 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.150 ns) 11.105 ns VEL_CONTROL:inst52\|Mux0~2 4 COMB LCCOMB_X33_Y29_N0 22 " "Info: 4: + IC(0.257 ns) + CELL(0.150 ns) = 11.105 ns; Loc. = LCCOMB_X33_Y29_N0; Fanout = 22; COMB Node = 'VEL_CONTROL:inst52\|Mux0~2'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { VEL_CONTROL:inst52|WATCHDOG_INT[4]~head_lut VEL_CONTROL:inst52|Mux0~2 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 273 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.341 ns) + CELL(0.275 ns) 12.721 ns inst7~0 5 COMB LCCOMB_X34_Y22_N22 1 " "Info: 5: + IC(1.341 ns) + CELL(0.275 ns) = 12.721 ns; Loc. = LCCOMB_X34_Y22_N22; Fanout = 1; COMB Node = 'inst7~0'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.616 ns" { VEL_CONTROL:inst52|Mux0~2 inst7~0 } "NODE_NAME" } } { "DE2bot.bdf" "" { Schematic "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/DE2bot.bdf" { { 2528 1040 1104 2576 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.234 ns) + CELL(2.650 ns) 17.605 ns WATCH_ST 6 PIN PIN_M22 0 " "Info: 6: + IC(2.234 ns) + CELL(2.650 ns) = 17.605 ns; Loc. = PIN_M22; Fanout = 0; PIN Node = 'WATCH_ST'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.884 ns" { inst7~0 WATCH_ST } "NODE_NAME" } } { "DE2bot.bdf" "" { Schematic "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/DE2bot.bdf" { { 2544 1112 1288 2560 "WATCH_ST" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.362 ns ( 24.78 % ) " "Info: Total cell delay = 4.362 ns ( 24.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.243 ns ( 75.22 % ) " "Info: Total interconnect delay = 13.243 ns ( 75.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "17.605 ns" { KEY[0] I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[15]~4 VEL_CONTROL:inst52|WATCHDOG_INT[4]~head_lut VEL_CONTROL:inst52|Mux0~2 inst7~0 WATCH_ST } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "17.605 ns" { KEY[0] {} KEY[0]~combout {} I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[15]~4 {} VEL_CONTROL:inst52|WATCHDOG_INT[4]~head_lut {} VEL_CONTROL:inst52|Mux0~2 {} inst7~0 {} WATCH_ST {} } { 0.000ns 0.000ns 6.499ns 2.912ns 0.257ns 1.341ns 2.234ns } { 0.000ns 0.862ns 0.150ns 0.275ns 0.150ns 0.275ns 2.650ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "DIG_IN:inst5\|B_DI\[5\] SW\[5\] CLOCK_50 1.433 ns register " "Info: th for register \"DIG_IN:inst5\|B_DI\[5\]\" (data pin = \"SW\[5\]\", clock pin = \"CLOCK_50\") is 1.433 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "CLOCK_50 altpll0:inst\|altpll:altpll_component\|_clk0 -2.358 ns + " "Info: + Offset between input clock \"CLOCK_50\" and output clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" is -2.358 ns" {  } { { "DE2bot.bdf" "" { Schematic "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/DE2bot.bdf" { { 320 384 552 336 "CLOCK_50" "" } } } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk0 destination 6.223 ns + Longest register " "Info: + Longest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" to destination register is 6.223 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 471 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 471; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.013 ns) + CELL(0.787 ns) 2.891 ns SCOMP:inst8\|IR\[5\] 3 REG LCFF_X31_Y11_N21 7 " "Info: 3: + IC(1.013 ns) + CELL(0.787 ns) = 2.891 ns; Loc. = LCFF_X31_Y11_N21; Fanout = 7; REG Node = 'SCOMP:inst8\|IR\[5\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.800 ns" { altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IR[5] } "NODE_NAME" } } { "SCOMP.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/SCOMP.vhd" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.355 ns) + CELL(0.398 ns) 3.644 ns IO_DECODER:inst24\|Equal2~0 4 COMB LCCOMB_X31_Y11_N10 4 " "Info: 4: + IC(0.355 ns) + CELL(0.398 ns) = 3.644 ns; Loc. = LCCOMB_X31_Y11_N10; Fanout = 4; COMB Node = 'IO_DECODER:inst24\|Equal2~0'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.753 ns" { SCOMP:inst8|IR[5] IO_DECODER:inst24|Equal2~0 } "NODE_NAME" } } { "IO_DECODER.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/IO_DECODER.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.274 ns) + CELL(0.150 ns) 4.068 ns IO_DECODER:inst24\|Equal2~2 5 COMB LCCOMB_X31_Y11_N0 2 " "Info: 5: + IC(0.274 ns) + CELL(0.150 ns) = 4.068 ns; Loc. = LCCOMB_X31_Y11_N0; Fanout = 2; COMB Node = 'IO_DECODER:inst24\|Equal2~2'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.424 ns" { IO_DECODER:inst24|Equal2~0 IO_DECODER:inst24|Equal2~2 } "NODE_NAME" } } { "IO_DECODER.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/IO_DECODER.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.692 ns) + CELL(0.437 ns) 5.197 ns inst77 6 COMB LCCOMB_X30_Y12_N8 33 " "Info: 6: + IC(0.692 ns) + CELL(0.437 ns) = 5.197 ns; Loc. = LCCOMB_X30_Y12_N8; Fanout = 33; COMB Node = 'inst77'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.129 ns" { IO_DECODER:inst24|Equal2~2 inst77 } "NODE_NAME" } } { "DE2bot.bdf" "" { Schematic "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/DE2bot.bdf" { { 808 112 176 856 "inst77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.489 ns) + CELL(0.537 ns) 6.223 ns DIG_IN:inst5\|B_DI\[5\] 7 REG LCFF_X31_Y12_N15 1 " "Info: 7: + IC(0.489 ns) + CELL(0.537 ns) = 6.223 ns; Loc. = LCFF_X31_Y12_N15; Fanout = 1; REG Node = 'DIG_IN:inst5\|B_DI\[5\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.026 ns" { inst77 DIG_IN:inst5|B_DI[5] } "NODE_NAME" } } { "DIG_IN.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/DIG_IN.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.309 ns ( 37.10 % ) " "Info: Total cell delay = 2.309 ns ( 37.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.914 ns ( 62.90 % ) " "Info: Total interconnect delay = 3.914 ns ( 62.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.223 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IR[5] IO_DECODER:inst24|Equal2~0 IO_DECODER:inst24|Equal2~2 inst77 DIG_IN:inst5|B_DI[5] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "6.223 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|IR[5] {} IO_DECODER:inst24|Equal2~0 {} IO_DECODER:inst24|Equal2~2 {} inst77 {} DIG_IN:inst5|B_DI[5] {} } { 0.000ns 1.091ns 1.013ns 0.355ns 0.274ns 0.692ns 0.489ns } { 0.000ns 0.000ns 0.787ns 0.398ns 0.150ns 0.437ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "DIG_IN.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/DIG_IN.vhd" 37 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.698 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.698 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns SW\[5\] 1 PIN PIN_AD13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_AD13; Fanout = 1; PIN Node = 'SW\[5\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[5] } "NODE_NAME" } } { "DE2bot.bdf" "" { Schematic "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/DE2bot.bdf" { { 864 -32 136 880 "SW\[15..0\]" "" } { 296 128 296 312 "SW\[17..16\]" "" } { 2584 816 872 2600 "SW\[17\]" "" } { 1016 -56 125 1032 "DI\[10..0\],SAFETY,SW\[16\],KEY\[3..1\]" "" } { 832 192 288 848 "SW\[15..0\]" "" } { 288 296 351 304 "SW\[17..16\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.343 ns) + CELL(0.366 ns) 2.698 ns DIG_IN:inst5\|B_DI\[5\] 2 REG LCFF_X31_Y12_N15 1 " "Info: 2: + IC(1.343 ns) + CELL(0.366 ns) = 2.698 ns; Loc. = LCFF_X31_Y12_N15; Fanout = 1; REG Node = 'DIG_IN:inst5\|B_DI\[5\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.709 ns" { SW[5] DIG_IN:inst5|B_DI[5] } "NODE_NAME" } } { "DIG_IN.vhd" "" { Text "//prism.nas.gatech.edu/lho32/ECE/Documents/GitHub/oddbots/oddbots/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/DIG_IN.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.355 ns ( 50.22 % ) " "Info: Total cell delay = 1.355 ns ( 50.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.343 ns ( 49.78 % ) " "Info: Total interconnect delay = 1.343 ns ( 49.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.698 ns" { SW[5] DIG_IN:inst5|B_DI[5] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.698 ns" { SW[5] {} SW[5]~combout {} DIG_IN:inst5|B_DI[5] {} } { 0.000ns 0.000ns 1.343ns } { 0.000ns 0.989ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.223 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IR[5] IO_DECODER:inst24|Equal2~0 IO_DECODER:inst24|Equal2~2 inst77 DIG_IN:inst5|B_DI[5] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "6.223 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|IR[5] {} IO_DECODER:inst24|Equal2~0 {} IO_DECODER:inst24|Equal2~2 {} inst77 {} DIG_IN:inst5|B_DI[5] {} } { 0.000ns 1.091ns 1.013ns 0.355ns 0.274ns 0.692ns 0.489ns } { 0.000ns 0.000ns 0.787ns 0.398ns 0.150ns 0.437ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.698 ns" { SW[5] DIG_IN:inst5|B_DI[5] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.698 ns" { SW[5] {} SW[5]~combout {} DIG_IN:inst5|B_DI[5] {} } { 0.000ns 0.000ns 1.343ns } { 0.000ns 0.989ns 0.366ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WTAN_REQUIREMENTS_NOT_MET_SLOW" "" "Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details." {  } {  } 1 0 "Timing requirements for slow timing model timing analysis were not met. See Report window for details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 27 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "235 " "Info: Peak virtual memory: 235 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 19 16:56:45 2017 " "Info: Processing ended: Sun Nov 19 16:56:45 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
