Simulator report for Lab_4
Wed Dec 17 23:15:04 2025
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. |Lab_4|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_crv:auto_generated|ALTSYNCRAM
  6. |Lab_4|lpm_ram_dq:inst8|altram:sram|altsyncram:ram_block|altsyncram_md91:auto_generated|ALTSYNCRAM
  7. Coverage Summary
  8. Complete 1/0-Value Coverage
  9. Missing 1-Value Coverage
 10. Missing 0-Value Coverage
 11. Simulator INI Usage
 12. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 277 nodes    ;
; Simulation Coverage         ;      73.50 % ;
; Total Number of Transitions ; 4491         ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Stratix II   ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                      ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Option                                                                                     ; Setting    ; Default Value ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Simulation mode                                                                            ; Functional ; Timing        ;
; Start time                                                                                 ; 0 ns       ; 0 ns          ;
; Simulation results format                                                                  ; CVWF       ;               ;
; Vector input source                                                                        ; Lab_4.vwf  ;               ;
; Add pins automatically to simulation output waveforms                                      ; On         ; On            ;
; Check outputs                                                                              ; Off        ; Off           ;
; Report simulation coverage                                                                 ; On         ; On            ;
; Display complete 1/0 value coverage report                                                 ; On         ; On            ;
; Display missing 1-value coverage report                                                    ; On         ; On            ;
; Display missing 0-value coverage report                                                    ; On         ; On            ;
; Detect setup and hold time violations                                                      ; Off        ; Off           ;
; Detect glitches                                                                            ; Off        ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off        ; Off           ;
; Generate Signal Activity File                                                              ; Off        ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off        ; Off           ;
; Group bus channels in simulation results                                                   ; Off        ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On         ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off        ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; On         ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto       ; Auto          ;
+--------------------------------------------------------------------------------------------+------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+------------------------------------------------------------------------------------------------+
; |Lab_4|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_crv:auto_generated|ALTSYNCRAM ;
+------------------------------------------------------------------------------------------------+
Please refer to fitter text-based report (*.fit.rpt) to view logical memory report content in ASCII.


+----------------------------------------------------------------------------------------------------+
; |Lab_4|lpm_ram_dq:inst8|altram:sram|altsyncram:ram_block|altsyncram_md91:auto_generated|ALTSYNCRAM ;
+----------------------------------------------------------------------------------------------------+
Please refer to fitter text-based report (*.fit.rpt) to view logical memory report content in ASCII.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      73.50 % ;
; Total nodes checked                                 ; 277          ;
; Total output ports checked                          ; 283          ;
; Total output ports with complete 1/0-value coverage ; 208          ;
; Total output ports with no 1/0-value coverage       ; 66           ;
; Total output ports with no 1-value coverage         ; 67           ;
; Total output ports with no 0-value coverage         ; 74           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                        ; Output Port Name                                                                                                    ; Output Port Type ;
+------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------+
; |Lab_4|address[4]                                                                                                ; |Lab_4|address[4]                                                                                                   ; pin_out          ;
; |Lab_4|address[3]                                                                                                ; |Lab_4|address[3]                                                                                                   ; pin_out          ;
; |Lab_4|address[2]                                                                                                ; |Lab_4|address[2]                                                                                                   ; pin_out          ;
; |Lab_4|address[1]                                                                                                ; |Lab_4|address[1]                                                                                                   ; pin_out          ;
; |Lab_4|address[0]                                                                                                ; |Lab_4|address[0]                                                                                                   ; pin_out          ;
; |Lab_4|clk                                                                                                       ; |Lab_4|clk                                                                                                          ; out              ;
; |Lab_4|data[8]                                                                                                   ; |Lab_4|data[8]                                                                                                      ; pin_out          ;
; |Lab_4|data[7]                                                                                                   ; |Lab_4|data[7]                                                                                                      ; pin_out          ;
; |Lab_4|data[6]                                                                                                   ; |Lab_4|data[6]                                                                                                      ; pin_out          ;
; |Lab_4|data[5]                                                                                                   ; |Lab_4|data[5]                                                                                                      ; pin_out          ;
; |Lab_4|data[4]                                                                                                   ; |Lab_4|data[4]                                                                                                      ; pin_out          ;
; |Lab_4|data[3]                                                                                                   ; |Lab_4|data[3]                                                                                                      ; pin_out          ;
; |Lab_4|data[2]                                                                                                   ; |Lab_4|data[2]                                                                                                      ; pin_out          ;
; |Lab_4|data[1]                                                                                                   ; |Lab_4|data[1]                                                                                                      ; pin_out          ;
; |Lab_4|data[0]                                                                                                   ; |Lab_4|data[0]                                                                                                      ; pin_out          ;
; |Lab_4|data~0                                                                                                    ; |Lab_4|data~0                                                                                                       ; out0             ;
; |Lab_4|data~1                                                                                                    ; |Lab_4|data~1                                                                                                       ; out0             ;
; |Lab_4|data~2                                                                                                    ; |Lab_4|data~2                                                                                                       ; out0             ;
; |Lab_4|data~3                                                                                                    ; |Lab_4|data~3                                                                                                       ; out0             ;
; |Lab_4|data~4                                                                                                    ; |Lab_4|data~4                                                                                                       ; out0             ;
; |Lab_4|data~5                                                                                                    ; |Lab_4|data~5                                                                                                       ; out0             ;
; |Lab_4|data~6                                                                                                    ; |Lab_4|data~6                                                                                                       ; out0             ;
; |Lab_4|data~7                                                                                                    ; |Lab_4|data~7                                                                                                       ; out0             ;
; |Lab_4|data~8                                                                                                    ; |Lab_4|data~8                                                                                                       ; out0             ;
; |Lab_4|control[3]                                                                                                ; |Lab_4|control[3]                                                                                                   ; pin_out          ;
; |Lab_4|control[2]                                                                                                ; |Lab_4|control[2]                                                                                                   ; pin_out          ;
; |Lab_4|control[1]                                                                                                ; |Lab_4|control[1]                                                                                                   ; pin_out          ;
; |Lab_4|control[0]                                                                                                ; |Lab_4|control[0]                                                                                                   ; pin_out          ;
; |Lab_4|IR[15]                                                                                                    ; |Lab_4|IR[15]                                                                                                       ; pin_out          ;
; |Lab_4|IR[9]                                                                                                     ; |Lab_4|IR[9]                                                                                                        ; pin_out          ;
; |Lab_4|IR[8]                                                                                                     ; |Lab_4|IR[8]                                                                                                        ; pin_out          ;
; |Lab_4|IR[7]                                                                                                     ; |Lab_4|IR[7]                                                                                                        ; pin_out          ;
; |Lab_4|IR[4]                                                                                                     ; |Lab_4|IR[4]                                                                                                        ; pin_out          ;
; |Lab_4|IR[3]                                                                                                     ; |Lab_4|IR[3]                                                                                                        ; pin_out          ;
; |Lab_4|IR[2]                                                                                                     ; |Lab_4|IR[2]                                                                                                        ; pin_out          ;
; |Lab_4|IR[1]                                                                                                     ; |Lab_4|IR[1]                                                                                                        ; pin_out          ;
; |Lab_4|IR[0]                                                                                                     ; |Lab_4|IR[0]                                                                                                        ; pin_out          ;
; |Lab_4|GPR:inst2|lpm_mux0:inst4|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l2_w0_n0_mux_dataout~0          ; |Lab_4|GPR:inst2|lpm_mux0:inst4|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l2_w0_n0_mux_dataout~0             ; out0             ;
; |Lab_4|GPR:inst2|lpm_mux0:inst4|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l2_w0_n0_mux_dataout~1          ; |Lab_4|GPR:inst2|lpm_mux0:inst4|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l2_w0_n0_mux_dataout~1             ; out0             ;
; |Lab_4|GPR:inst2|lpm_mux0:inst4|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l2_w0_n0_mux_dataout            ; |Lab_4|GPR:inst2|lpm_mux0:inst4|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l2_w0_n0_mux_dataout               ; out0             ;
; |Lab_4|GPR:inst2|lpm_mux0:inst4|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l2_w1_n0_mux_dataout~1          ; |Lab_4|GPR:inst2|lpm_mux0:inst4|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l2_w1_n0_mux_dataout~1             ; out0             ;
; |Lab_4|GPR:inst2|lpm_mux0:inst4|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l2_w2_n0_mux_dataout~1          ; |Lab_4|GPR:inst2|lpm_mux0:inst4|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l2_w2_n0_mux_dataout~1             ; out0             ;
; |Lab_4|GPR:inst2|lpm_mux0:inst4|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l2_w3_n0_mux_dataout~1          ; |Lab_4|GPR:inst2|lpm_mux0:inst4|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l2_w3_n0_mux_dataout~1             ; out0             ;
; |Lab_4|GPR:inst2|lpm_mux0:inst4|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l2_w3_n0_mux_dataout            ; |Lab_4|GPR:inst2|lpm_mux0:inst4|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l2_w3_n0_mux_dataout               ; out0             ;
; |Lab_4|GPR:inst2|lpm_mux0:inst4|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l2_w4_n0_mux_dataout~0          ; |Lab_4|GPR:inst2|lpm_mux0:inst4|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l2_w4_n0_mux_dataout~0             ; out0             ;
; |Lab_4|GPR:inst2|lpm_mux0:inst4|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l2_w4_n0_mux_dataout~1          ; |Lab_4|GPR:inst2|lpm_mux0:inst4|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l2_w4_n0_mux_dataout~1             ; out0             ;
; |Lab_4|GPR:inst2|lpm_mux0:inst4|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l2_w4_n0_mux_dataout            ; |Lab_4|GPR:inst2|lpm_mux0:inst4|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l2_w4_n0_mux_dataout               ; out0             ;
; |Lab_4|GPR:inst2|lpm_mux0:inst4|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l2_w6_n0_mux_dataout~1          ; |Lab_4|GPR:inst2|lpm_mux0:inst4|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l2_w6_n0_mux_dataout~1             ; out0             ;
; |Lab_4|GPR:inst2|lpm_mux0:inst4|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l2_w7_n0_mux_dataout~0          ; |Lab_4|GPR:inst2|lpm_mux0:inst4|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l2_w7_n0_mux_dataout~0             ; out0             ;
; |Lab_4|GPR:inst2|lpm_mux0:inst4|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l2_w7_n0_mux_dataout~1          ; |Lab_4|GPR:inst2|lpm_mux0:inst4|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l2_w7_n0_mux_dataout~1             ; out0             ;
; |Lab_4|GPR:inst2|lpm_mux0:inst4|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l2_w7_n0_mux_dataout            ; |Lab_4|GPR:inst2|lpm_mux0:inst4|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l2_w7_n0_mux_dataout               ; out0             ;
; |Lab_4|GPR:inst2|lpm_mux0:inst4|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l2_w8_n0_mux_dataout~0          ; |Lab_4|GPR:inst2|lpm_mux0:inst4|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l2_w8_n0_mux_dataout~0             ; out0             ;
; |Lab_4|GPR:inst2|lpm_mux0:inst4|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l2_w8_n0_mux_dataout~1          ; |Lab_4|GPR:inst2|lpm_mux0:inst4|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l2_w8_n0_mux_dataout~1             ; out0             ;
; |Lab_4|GPR:inst2|lpm_mux0:inst4|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l2_w8_n0_mux_dataout            ; |Lab_4|GPR:inst2|lpm_mux0:inst4|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l2_w8_n0_mux_dataout               ; out0             ;
; |Lab_4|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[8]                                                 ; |Lab_4|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[8]                                                    ; out              ;
; |Lab_4|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[7]                                                 ; |Lab_4|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[7]                                                    ; out              ;
; |Lab_4|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[6]                                                 ; |Lab_4|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[6]                                                    ; out              ;
; |Lab_4|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[4]                                                 ; |Lab_4|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[4]                                                    ; out              ;
; |Lab_4|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[3]                                                 ; |Lab_4|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[3]                                                    ; out              ;
; |Lab_4|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[2]                                                 ; |Lab_4|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[2]                                                    ; out              ;
; |Lab_4|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[1]                                                 ; |Lab_4|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[1]                                                    ; out              ;
; |Lab_4|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[0]                                                 ; |Lab_4|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[0]                                                    ; out              ;
; |Lab_4|lpm_rom:inst1|otri[8]                                                                                     ; |Lab_4|lpm_rom:inst1|otri[8]                                                                                        ; out              ;
; |Lab_4|lpm_rom:inst1|otri[7]                                                                                     ; |Lab_4|lpm_rom:inst1|otri[7]                                                                                        ; out              ;
; |Lab_4|lpm_rom:inst1|otri[6]                                                                                     ; |Lab_4|lpm_rom:inst1|otri[6]                                                                                        ; out              ;
; |Lab_4|lpm_rom:inst1|otri[4]                                                                                     ; |Lab_4|lpm_rom:inst1|otri[4]                                                                                        ; out              ;
; |Lab_4|lpm_rom:inst1|otri[3]                                                                                     ; |Lab_4|lpm_rom:inst1|otri[3]                                                                                        ; out              ;
; |Lab_4|lpm_rom:inst1|otri[2]                                                                                     ; |Lab_4|lpm_rom:inst1|otri[2]                                                                                        ; out              ;
; |Lab_4|lpm_rom:inst1|otri[1]                                                                                     ; |Lab_4|lpm_rom:inst1|otri[1]                                                                                        ; out              ;
; |Lab_4|lpm_rom:inst1|otri[0]                                                                                     ; |Lab_4|lpm_rom:inst1|otri[0]                                                                                        ; out              ;
; |Lab_4|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_crv:auto_generated|ram_block1a0                 ; |Lab_4|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_crv:auto_generated|q_a[0]                          ; portadataout0    ;
; |Lab_4|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_crv:auto_generated|ram_block1a1                 ; |Lab_4|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_crv:auto_generated|q_a[1]                          ; portadataout0    ;
; |Lab_4|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_crv:auto_generated|ram_block1a2                 ; |Lab_4|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_crv:auto_generated|q_a[2]                          ; portadataout0    ;
; |Lab_4|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_crv:auto_generated|ram_block1a3                 ; |Lab_4|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_crv:auto_generated|q_a[3]                          ; portadataout0    ;
; |Lab_4|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_crv:auto_generated|ram_block1a4                 ; |Lab_4|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_crv:auto_generated|q_a[4]                          ; portadataout0    ;
; |Lab_4|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_crv:auto_generated|ram_block1a6                 ; |Lab_4|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_crv:auto_generated|q_a[6]                          ; portadataout0    ;
; |Lab_4|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_crv:auto_generated|ram_block1a7                 ; |Lab_4|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_crv:auto_generated|q_a[7]                          ; portadataout0    ;
; |Lab_4|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_crv:auto_generated|ram_block1a8                 ; |Lab_4|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_crv:auto_generated|q_a[8]                          ; portadataout0    ;
; |Lab_4|lpm_bustri1:inst4|lpm_bustri:lpm_bustri_component|dout[8]                                                 ; |Lab_4|lpm_bustri1:inst4|lpm_bustri:lpm_bustri_component|dout[8]                                                    ; out              ;
; |Lab_4|lpm_bustri1:inst4|lpm_bustri:lpm_bustri_component|dout[7]                                                 ; |Lab_4|lpm_bustri1:inst4|lpm_bustri:lpm_bustri_component|dout[7]                                                    ; out              ;
; |Lab_4|lpm_bustri1:inst4|lpm_bustri:lpm_bustri_component|dout[6]                                                 ; |Lab_4|lpm_bustri1:inst4|lpm_bustri:lpm_bustri_component|dout[6]                                                    ; out              ;
; |Lab_4|lpm_bustri1:inst4|lpm_bustri:lpm_bustri_component|dout[4]                                                 ; |Lab_4|lpm_bustri1:inst4|lpm_bustri:lpm_bustri_component|dout[4]                                                    ; out              ;
; |Lab_4|lpm_bustri1:inst4|lpm_bustri:lpm_bustri_component|dout[3]                                                 ; |Lab_4|lpm_bustri1:inst4|lpm_bustri:lpm_bustri_component|dout[3]                                                    ; out              ;
; |Lab_4|lpm_bustri1:inst4|lpm_bustri:lpm_bustri_component|dout[2]                                                 ; |Lab_4|lpm_bustri1:inst4|lpm_bustri:lpm_bustri_component|dout[2]                                                    ; out              ;
; |Lab_4|lpm_bustri1:inst4|lpm_bustri:lpm_bustri_component|dout[1]                                                 ; |Lab_4|lpm_bustri1:inst4|lpm_bustri:lpm_bustri_component|dout[1]                                                    ; out              ;
; |Lab_4|lpm_bustri1:inst4|lpm_bustri:lpm_bustri_component|dout[0]                                                 ; |Lab_4|lpm_bustri1:inst4|lpm_bustri:lpm_bustri_component|dout[0]                                                    ; out              ;
; |Lab_4|lpm_ram_dq:inst8|altram:sram|altsyncram:ram_block|altsyncram_md91:auto_generated|ram_block1a0             ; |Lab_4|lpm_ram_dq:inst8|altram:sram|altsyncram:ram_block|altsyncram_md91:auto_generated|q_a[0]                      ; portadataout0    ;
; |Lab_4|lpm_ram_dq:inst8|altram:sram|altsyncram:ram_block|altsyncram_md91:auto_generated|ram_block1a1             ; |Lab_4|lpm_ram_dq:inst8|altram:sram|altsyncram:ram_block|altsyncram_md91:auto_generated|q_a[1]                      ; portadataout0    ;
; |Lab_4|lpm_ram_dq:inst8|altram:sram|altsyncram:ram_block|altsyncram_md91:auto_generated|ram_block1a2             ; |Lab_4|lpm_ram_dq:inst8|altram:sram|altsyncram:ram_block|altsyncram_md91:auto_generated|q_a[2]                      ; portadataout0    ;
; |Lab_4|lpm_ram_dq:inst8|altram:sram|altsyncram:ram_block|altsyncram_md91:auto_generated|ram_block1a3             ; |Lab_4|lpm_ram_dq:inst8|altram:sram|altsyncram:ram_block|altsyncram_md91:auto_generated|q_a[3]                      ; portadataout0    ;
; |Lab_4|lpm_ram_dq:inst8|altram:sram|altsyncram:ram_block|altsyncram_md91:auto_generated|ram_block1a4             ; |Lab_4|lpm_ram_dq:inst8|altram:sram|altsyncram:ram_block|altsyncram_md91:auto_generated|q_a[4]                      ; portadataout0    ;
; |Lab_4|lpm_ram_dq:inst8|altram:sram|altsyncram:ram_block|altsyncram_md91:auto_generated|ram_block1a5             ; |Lab_4|lpm_ram_dq:inst8|altram:sram|altsyncram:ram_block|altsyncram_md91:auto_generated|q_a[5]                      ; portadataout0    ;
; |Lab_4|lpm_ram_dq:inst8|altram:sram|altsyncram:ram_block|altsyncram_md91:auto_generated|ram_block1a6             ; |Lab_4|lpm_ram_dq:inst8|altram:sram|altsyncram:ram_block|altsyncram_md91:auto_generated|q_a[6]                      ; portadataout0    ;
; |Lab_4|lpm_ram_dq:inst8|altram:sram|altsyncram:ram_block|altsyncram_md91:auto_generated|ram_block1a7             ; |Lab_4|lpm_ram_dq:inst8|altram:sram|altsyncram:ram_block|altsyncram_md91:auto_generated|q_a[7]                      ; portadataout0    ;
; |Lab_4|lpm_ram_dq:inst8|altram:sram|altsyncram:ram_block|altsyncram_md91:auto_generated|ram_block1a8             ; |Lab_4|lpm_ram_dq:inst8|altram:sram|altsyncram:ram_block|altsyncram_md91:auto_generated|q_a[8]                      ; portadataout0    ;
; |Lab_4|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|din[8]                                                  ; |Lab_4|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|din[8]                                                     ; out              ;
; |Lab_4|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|din[7]                                                  ; |Lab_4|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|din[7]                                                     ; out              ;
; |Lab_4|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|din[6]                                                  ; |Lab_4|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|din[6]                                                     ; out              ;
; |Lab_4|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|din[4]                                                  ; |Lab_4|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|din[4]                                                     ; out              ;
; |Lab_4|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|din[3]                                                  ; |Lab_4|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|din[3]                                                     ; out              ;
; |Lab_4|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|din[2]                                                  ; |Lab_4|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|din[2]                                                     ; out              ;
; |Lab_4|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|din[1]                                                  ; |Lab_4|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|din[1]                                                     ; out              ;
; |Lab_4|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|din[0]                                                  ; |Lab_4|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|din[0]                                                     ; out              ;
; |Lab_4|CU:inst|inst26                                                                                            ; |Lab_4|CU:inst|inst26                                                                                               ; out0             ;
; |Lab_4|CU:inst|inst22                                                                                            ; |Lab_4|CU:inst|inst22                                                                                               ; out0             ;
; |Lab_4|CU:inst|inst30                                                                                            ; |Lab_4|CU:inst|inst30                                                                                               ; out0             ;
; |Lab_4|CU:inst|inst38                                                                                            ; |Lab_4|CU:inst|inst38                                                                                               ; out0             ;
; |Lab_4|CU:inst|inst27                                                                                            ; |Lab_4|CU:inst|inst27                                                                                               ; out0             ;
; |Lab_4|CU:inst|inst23                                                                                            ; |Lab_4|CU:inst|inst23                                                                                               ; out0             ;
; |Lab_4|CU:inst|inst21                                                                                            ; |Lab_4|CU:inst|inst21                                                                                               ; regout           ;
; |Lab_4|CU:inst|inst28                                                                                            ; |Lab_4|CU:inst|inst28                                                                                               ; out0             ;
; |Lab_4|CU:inst|lpm_counter1:inst4|lpm_counter:lpm_counter_component|cntr_nki:auto_generated|counter_comb_bita0   ; |Lab_4|CU:inst|lpm_counter1:inst4|lpm_counter:lpm_counter_component|cntr_nki:auto_generated|counter_comb_bita0      ; sumout           ;
; |Lab_4|CU:inst|lpm_counter1:inst4|lpm_counter:lpm_counter_component|cntr_nki:auto_generated|counter_comb_bita0   ; |Lab_4|CU:inst|lpm_counter1:inst4|lpm_counter:lpm_counter_component|cntr_nki:auto_generated|counter_comb_bita0~COUT ; cout             ;
; |Lab_4|CU:inst|lpm_counter1:inst4|lpm_counter:lpm_counter_component|cntr_nki:auto_generated|counter_comb_bita1   ; |Lab_4|CU:inst|lpm_counter1:inst4|lpm_counter:lpm_counter_component|cntr_nki:auto_generated|counter_comb_bita1      ; sumout           ;
; |Lab_4|CU:inst|lpm_counter1:inst4|lpm_counter:lpm_counter_component|cntr_nki:auto_generated|counter_comb_bita1   ; |Lab_4|CU:inst|lpm_counter1:inst4|lpm_counter:lpm_counter_component|cntr_nki:auto_generated|counter_comb_bita1~COUT ; cout             ;
; |Lab_4|CU:inst|lpm_counter1:inst4|lpm_counter:lpm_counter_component|cntr_nki:auto_generated|counter_comb_bita2   ; |Lab_4|CU:inst|lpm_counter1:inst4|lpm_counter:lpm_counter_component|cntr_nki:auto_generated|counter_comb_bita2      ; sumout           ;
; |Lab_4|CU:inst|lpm_counter1:inst4|lpm_counter:lpm_counter_component|cntr_nki:auto_generated|counter_comb_bita2   ; |Lab_4|CU:inst|lpm_counter1:inst4|lpm_counter:lpm_counter_component|cntr_nki:auto_generated|counter_comb_bita2~COUT ; cout             ;
; |Lab_4|CU:inst|lpm_counter1:inst4|lpm_counter:lpm_counter_component|cntr_nki:auto_generated|counter_comb_bita3   ; |Lab_4|CU:inst|lpm_counter1:inst4|lpm_counter:lpm_counter_component|cntr_nki:auto_generated|counter_comb_bita3      ; sumout           ;
; |Lab_4|CU:inst|lpm_counter1:inst4|lpm_counter:lpm_counter_component|cntr_nki:auto_generated|counter_reg_bit1a[2] ; |Lab_4|CU:inst|lpm_counter1:inst4|lpm_counter:lpm_counter_component|cntr_nki:auto_generated|safe_q[2]               ; regout           ;
; |Lab_4|CU:inst|lpm_counter1:inst4|lpm_counter:lpm_counter_component|cntr_nki:auto_generated|counter_reg_bit1a[1] ; |Lab_4|CU:inst|lpm_counter1:inst4|lpm_counter:lpm_counter_component|cntr_nki:auto_generated|safe_q[1]               ; regout           ;
; |Lab_4|CU:inst|lpm_counter1:inst4|lpm_counter:lpm_counter_component|cntr_nki:auto_generated|counter_reg_bit1a[0] ; |Lab_4|CU:inst|lpm_counter1:inst4|lpm_counter:lpm_counter_component|cntr_nki:auto_generated|safe_q[0]               ; regout           ;
; |Lab_4|CU:inst|busmux:inst33|lpm_mux:$00000|mux_tnc:auto_generated|l1_w1_n0_mux_dataout~0                        ; |Lab_4|CU:inst|busmux:inst33|lpm_mux:$00000|mux_tnc:auto_generated|l1_w1_n0_mux_dataout~0                           ; out0             ;
; |Lab_4|CU:inst|busmux:inst33|lpm_mux:$00000|mux_tnc:auto_generated|l1_w1_n0_mux_dataout~1                        ; |Lab_4|CU:inst|busmux:inst33|lpm_mux:$00000|mux_tnc:auto_generated|l1_w1_n0_mux_dataout~1                           ; out0             ;
; |Lab_4|CU:inst|busmux:inst33|lpm_mux:$00000|mux_tnc:auto_generated|l1_w1_n0_mux_dataout                          ; |Lab_4|CU:inst|busmux:inst33|lpm_mux:$00000|mux_tnc:auto_generated|l1_w1_n0_mux_dataout                             ; out0             ;
; |Lab_4|CU:inst|busmux:inst33|lpm_mux:$00000|mux_tnc:auto_generated|l1_w2_n0_mux_dataout~0                        ; |Lab_4|CU:inst|busmux:inst33|lpm_mux:$00000|mux_tnc:auto_generated|l1_w2_n0_mux_dataout~0                           ; out0             ;
; |Lab_4|CU:inst|busmux:inst33|lpm_mux:$00000|mux_tnc:auto_generated|l1_w2_n0_mux_dataout~1                        ; |Lab_4|CU:inst|busmux:inst33|lpm_mux:$00000|mux_tnc:auto_generated|l1_w2_n0_mux_dataout~1                           ; out0             ;
; |Lab_4|CU:inst|busmux:inst33|lpm_mux:$00000|mux_tnc:auto_generated|l1_w2_n0_mux_dataout                          ; |Lab_4|CU:inst|busmux:inst33|lpm_mux:$00000|mux_tnc:auto_generated|l1_w2_n0_mux_dataout                             ; out0             ;
; |Lab_4|CU:inst|busmux:inst33|lpm_mux:$00000|mux_tnc:auto_generated|l1_w3_n0_mux_dataout~0                        ; |Lab_4|CU:inst|busmux:inst33|lpm_mux:$00000|mux_tnc:auto_generated|l1_w3_n0_mux_dataout~0                           ; out0             ;
; |Lab_4|CU:inst|busmux:inst33|lpm_mux:$00000|mux_tnc:auto_generated|l1_w3_n0_mux_dataout~1                        ; |Lab_4|CU:inst|busmux:inst33|lpm_mux:$00000|mux_tnc:auto_generated|l1_w3_n0_mux_dataout~1                           ; out0             ;
; |Lab_4|CU:inst|busmux:inst33|lpm_mux:$00000|mux_tnc:auto_generated|l1_w3_n0_mux_dataout                          ; |Lab_4|CU:inst|busmux:inst33|lpm_mux:$00000|mux_tnc:auto_generated|l1_w3_n0_mux_dataout                             ; out0             ;
; |Lab_4|CU:inst|lpm_dff1:inst8|lpm_ff:lpm_ff_component|dffs[8]                                                    ; |Lab_4|CU:inst|lpm_dff1:inst8|lpm_ff:lpm_ff_component|dffs[8]                                                       ; regout           ;
; |Lab_4|CU:inst|lpm_dff1:inst8|lpm_ff:lpm_ff_component|dffs[7]                                                    ; |Lab_4|CU:inst|lpm_dff1:inst8|lpm_ff:lpm_ff_component|dffs[7]                                                       ; regout           ;
; |Lab_4|CU:inst|lpm_dff1:inst8|lpm_ff:lpm_ff_component|dffs[4]                                                    ; |Lab_4|CU:inst|lpm_dff1:inst8|lpm_ff:lpm_ff_component|dffs[4]                                                       ; regout           ;
; |Lab_4|CU:inst|lpm_dff1:inst8|lpm_ff:lpm_ff_component|dffs[3]                                                    ; |Lab_4|CU:inst|lpm_dff1:inst8|lpm_ff:lpm_ff_component|dffs[3]                                                       ; regout           ;
; |Lab_4|CU:inst|lpm_dff1:inst8|lpm_ff:lpm_ff_component|dffs[2]                                                    ; |Lab_4|CU:inst|lpm_dff1:inst8|lpm_ff:lpm_ff_component|dffs[2]                                                       ; regout           ;
; |Lab_4|CU:inst|lpm_dff1:inst8|lpm_ff:lpm_ff_component|dffs[1]                                                    ; |Lab_4|CU:inst|lpm_dff1:inst8|lpm_ff:lpm_ff_component|dffs[1]                                                       ; regout           ;
; |Lab_4|CU:inst|lpm_dff1:inst8|lpm_ff:lpm_ff_component|dffs[0]                                                    ; |Lab_4|CU:inst|lpm_dff1:inst8|lpm_ff:lpm_ff_component|dffs[0]                                                       ; regout           ;
; |Lab_4|CU:inst|lpm_dff1:inst19|lpm_ff:lpm_ff_component|dffs[8]                                                   ; |Lab_4|CU:inst|lpm_dff1:inst19|lpm_ff:lpm_ff_component|dffs[8]                                                      ; regout           ;
; |Lab_4|CU:inst|lpm_dff1:inst19|lpm_ff:lpm_ff_component|dffs[7]                                                   ; |Lab_4|CU:inst|lpm_dff1:inst19|lpm_ff:lpm_ff_component|dffs[7]                                                      ; regout           ;
; |Lab_4|CU:inst|lpm_dff1:inst19|lpm_ff:lpm_ff_component|dffs[6]                                                   ; |Lab_4|CU:inst|lpm_dff1:inst19|lpm_ff:lpm_ff_component|dffs[6]                                                      ; regout           ;
; |Lab_4|CU:inst|lpm_dff1:inst19|lpm_ff:lpm_ff_component|dffs[4]                                                   ; |Lab_4|CU:inst|lpm_dff1:inst19|lpm_ff:lpm_ff_component|dffs[4]                                                      ; regout           ;
; |Lab_4|CU:inst|lpm_dff1:inst19|lpm_ff:lpm_ff_component|dffs[2]                                                   ; |Lab_4|CU:inst|lpm_dff1:inst19|lpm_ff:lpm_ff_component|dffs[2]                                                      ; regout           ;
; |Lab_4|CU:inst|lpm_dff1:inst19|lpm_ff:lpm_ff_component|dffs[1]                                                   ; |Lab_4|CU:inst|lpm_dff1:inst19|lpm_ff:lpm_ff_component|dffs[1]                                                      ; regout           ;
; |Lab_4|CU:inst|lpm_bustri0:inst37|lpm_bustri:lpm_bustri_component|dout[8]                                        ; |Lab_4|CU:inst|lpm_bustri0:inst37|lpm_bustri:lpm_bustri_component|dout[8]                                           ; out              ;
; |Lab_4|CU:inst|lpm_bustri0:inst37|lpm_bustri:lpm_bustri_component|dout[7]                                        ; |Lab_4|CU:inst|lpm_bustri0:inst37|lpm_bustri:lpm_bustri_component|dout[7]                                           ; out              ;
; |Lab_4|CU:inst|lpm_bustri0:inst37|lpm_bustri:lpm_bustri_component|dout[6]                                        ; |Lab_4|CU:inst|lpm_bustri0:inst37|lpm_bustri:lpm_bustri_component|dout[6]                                           ; out              ;
; |Lab_4|CU:inst|lpm_bustri0:inst37|lpm_bustri:lpm_bustri_component|dout[4]                                        ; |Lab_4|CU:inst|lpm_bustri0:inst37|lpm_bustri:lpm_bustri_component|dout[4]                                           ; out              ;
; |Lab_4|CU:inst|lpm_bustri0:inst37|lpm_bustri:lpm_bustri_component|dout[3]                                        ; |Lab_4|CU:inst|lpm_bustri0:inst37|lpm_bustri:lpm_bustri_component|dout[3]                                           ; out              ;
; |Lab_4|CU:inst|lpm_bustri0:inst37|lpm_bustri:lpm_bustri_component|dout[2]                                        ; |Lab_4|CU:inst|lpm_bustri0:inst37|lpm_bustri:lpm_bustri_component|dout[2]                                           ; out              ;
; |Lab_4|CU:inst|lpm_bustri0:inst37|lpm_bustri:lpm_bustri_component|dout[1]                                        ; |Lab_4|CU:inst|lpm_bustri0:inst37|lpm_bustri:lpm_bustri_component|dout[1]                                           ; out              ;
; |Lab_4|CU:inst|lpm_bustri0:inst37|lpm_bustri:lpm_bustri_component|dout[0]                                        ; |Lab_4|CU:inst|lpm_bustri0:inst37|lpm_bustri:lpm_bustri_component|dout[0]                                           ; out              ;
; |Lab_4|CU:inst|lpm_bustri0:inst37|lpm_bustri:lpm_bustri_component|din[8]                                         ; |Lab_4|CU:inst|lpm_bustri0:inst37|lpm_bustri:lpm_bustri_component|din[8]                                            ; out              ;
; |Lab_4|CU:inst|lpm_bustri0:inst37|lpm_bustri:lpm_bustri_component|din[7]                                         ; |Lab_4|CU:inst|lpm_bustri0:inst37|lpm_bustri:lpm_bustri_component|din[7]                                            ; out              ;
; |Lab_4|CU:inst|lpm_bustri0:inst37|lpm_bustri:lpm_bustri_component|din[6]                                         ; |Lab_4|CU:inst|lpm_bustri0:inst37|lpm_bustri:lpm_bustri_component|din[6]                                            ; out              ;
; |Lab_4|CU:inst|lpm_bustri0:inst37|lpm_bustri:lpm_bustri_component|din[5]                                         ; |Lab_4|CU:inst|lpm_bustri0:inst37|lpm_bustri:lpm_bustri_component|din[5]                                            ; out              ;
; |Lab_4|CU:inst|lpm_bustri0:inst37|lpm_bustri:lpm_bustri_component|din[4]                                         ; |Lab_4|CU:inst|lpm_bustri0:inst37|lpm_bustri:lpm_bustri_component|din[4]                                            ; out              ;
; |Lab_4|CU:inst|lpm_bustri0:inst37|lpm_bustri:lpm_bustri_component|din[3]                                         ; |Lab_4|CU:inst|lpm_bustri0:inst37|lpm_bustri:lpm_bustri_component|din[3]                                            ; out              ;
; |Lab_4|CU:inst|lpm_bustri0:inst37|lpm_bustri:lpm_bustri_component|din[2]                                         ; |Lab_4|CU:inst|lpm_bustri0:inst37|lpm_bustri:lpm_bustri_component|din[2]                                            ; out              ;
; |Lab_4|CU:inst|lpm_bustri0:inst37|lpm_bustri:lpm_bustri_component|din[1]                                         ; |Lab_4|CU:inst|lpm_bustri0:inst37|lpm_bustri:lpm_bustri_component|din[1]                                            ; out              ;
; |Lab_4|CU:inst|lpm_bustri0:inst37|lpm_bustri:lpm_bustri_component|din[0]                                         ; |Lab_4|CU:inst|lpm_bustri0:inst37|lpm_bustri:lpm_bustri_component|din[0]                                            ; out              ;
; |Lab_4|CU:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|counter_comb_bita0    ; |Lab_4|CU:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|counter_comb_bita0       ; sumout           ;
; |Lab_4|CU:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|counter_comb_bita0    ; |Lab_4|CU:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|counter_comb_bita0~COUT  ; cout             ;
; |Lab_4|CU:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|counter_comb_bita1    ; |Lab_4|CU:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|counter_comb_bita1       ; sumout           ;
; |Lab_4|CU:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|counter_comb_bita1    ; |Lab_4|CU:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|counter_comb_bita1~COUT  ; cout             ;
; |Lab_4|CU:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|counter_comb_bita2    ; |Lab_4|CU:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|counter_comb_bita2       ; sumout           ;
; |Lab_4|CU:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|counter_reg_bit1a[2]  ; |Lab_4|CU:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[2]                ; regout           ;
; |Lab_4|CU:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|counter_reg_bit1a[1]  ; |Lab_4|CU:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[1]                ; regout           ;
; |Lab_4|CU:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|counter_reg_bit1a[0]  ; |Lab_4|CU:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[0]                ; regout           ;
; |Lab_4|CU:inst|lpm_decode1:inst2|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode19w[3]         ; |Lab_4|CU:inst|lpm_decode1:inst2|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode19w[3]            ; out0             ;
; |Lab_4|CU:inst|lpm_decode1:inst2|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode19w[2]         ; |Lab_4|CU:inst|lpm_decode1:inst2|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode19w[2]            ; out0             ;
; |Lab_4|CU:inst|lpm_decode1:inst2|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode1w[3]          ; |Lab_4|CU:inst|lpm_decode1:inst2|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode1w[3]             ; out0             ;
; |Lab_4|CU:inst|lpm_decode1:inst2|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode1w[2]          ; |Lab_4|CU:inst|lpm_decode1:inst2|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode1w[2]             ; out0             ;
; |Lab_4|CU:inst|lpm_decode1:inst2|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode30w[3]         ; |Lab_4|CU:inst|lpm_decode1:inst2|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode30w[3]            ; out0             ;
; |Lab_4|CU:inst|lpm_decode1:inst2|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode30w[2]         ; |Lab_4|CU:inst|lpm_decode1:inst2|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode30w[2]            ; out0             ;
; |Lab_4|CU:inst|lpm_decode1:inst2|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode52w[3]         ; |Lab_4|CU:inst|lpm_decode1:inst2|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode52w[3]            ; out0             ;
; |Lab_4|CU:inst|lpm_decode1:inst2|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode52w[2]         ; |Lab_4|CU:inst|lpm_decode1:inst2|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode52w[2]            ; out0             ;
; |Lab_4|CU:inst|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[6]                                                    ; |Lab_4|CU:inst|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[6]                                                       ; regout           ;
; |Lab_4|CU:inst|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                    ; |Lab_4|CU:inst|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                       ; regout           ;
; |Lab_4|CU:inst|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l1_w0_n0_mux_dataout~0           ; |Lab_4|CU:inst|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l1_w0_n0_mux_dataout~0              ; out0             ;
; |Lab_4|CU:inst|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l1_w0_n0_mux_dataout~1           ; |Lab_4|CU:inst|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l1_w0_n0_mux_dataout~1              ; out0             ;
; |Lab_4|CU:inst|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l1_w0_n0_mux_dataout             ; |Lab_4|CU:inst|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l1_w0_n0_mux_dataout                ; out0             ;
; |Lab_4|CU:inst|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l1_w0_n1_mux_dataout~1           ; |Lab_4|CU:inst|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l1_w0_n1_mux_dataout~1              ; out0             ;
; |Lab_4|CU:inst|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l1_w1_n0_mux_dataout~0           ; |Lab_4|CU:inst|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l1_w1_n0_mux_dataout~0              ; out0             ;
; |Lab_4|CU:inst|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l1_w1_n0_mux_dataout~1           ; |Lab_4|CU:inst|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l1_w1_n0_mux_dataout~1              ; out0             ;
; |Lab_4|CU:inst|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l1_w1_n0_mux_dataout             ; |Lab_4|CU:inst|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l1_w1_n0_mux_dataout                ; out0             ;
; |Lab_4|CU:inst|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l1_w1_n1_mux_dataout~1           ; |Lab_4|CU:inst|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l1_w1_n1_mux_dataout~1              ; out0             ;
; |Lab_4|CU:inst|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l1_w2_n0_mux_dataout~1           ; |Lab_4|CU:inst|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l1_w2_n0_mux_dataout~1              ; out0             ;
; |Lab_4|CU:inst|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l1_w2_n0_mux_dataout             ; |Lab_4|CU:inst|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l1_w2_n0_mux_dataout                ; out0             ;
; |Lab_4|CU:inst|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l1_w2_n1_mux_dataout~1           ; |Lab_4|CU:inst|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l1_w2_n1_mux_dataout~1              ; out0             ;
; |Lab_4|CU:inst|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l1_w3_n0_mux_dataout~1           ; |Lab_4|CU:inst|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l1_w3_n0_mux_dataout~1              ; out0             ;
; |Lab_4|CU:inst|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l1_w3_n0_mux_dataout             ; |Lab_4|CU:inst|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l1_w3_n0_mux_dataout                ; out0             ;
; |Lab_4|CU:inst|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l1_w3_n1_mux_dataout~1           ; |Lab_4|CU:inst|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l1_w3_n1_mux_dataout~1              ; out0             ;
; |Lab_4|CU:inst|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l1_w4_n0_mux_dataout~1           ; |Lab_4|CU:inst|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l1_w4_n0_mux_dataout~1              ; out0             ;
; |Lab_4|CU:inst|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l1_w4_n0_mux_dataout             ; |Lab_4|CU:inst|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l1_w4_n0_mux_dataout                ; out0             ;
; |Lab_4|CU:inst|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l2_w0_n0_mux_dataout~0           ; |Lab_4|CU:inst|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l2_w0_n0_mux_dataout~0              ; out0             ;
; |Lab_4|CU:inst|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l2_w0_n0_mux_dataout~1           ; |Lab_4|CU:inst|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l2_w0_n0_mux_dataout~1              ; out0             ;
; |Lab_4|CU:inst|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l2_w0_n0_mux_dataout             ; |Lab_4|CU:inst|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l2_w0_n0_mux_dataout                ; out0             ;
; |Lab_4|CU:inst|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l2_w1_n0_mux_dataout~0           ; |Lab_4|CU:inst|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l2_w1_n0_mux_dataout~0              ; out0             ;
; |Lab_4|CU:inst|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l2_w1_n0_mux_dataout~1           ; |Lab_4|CU:inst|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l2_w1_n0_mux_dataout~1              ; out0             ;
; |Lab_4|CU:inst|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l2_w1_n0_mux_dataout             ; |Lab_4|CU:inst|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l2_w1_n0_mux_dataout                ; out0             ;
; |Lab_4|CU:inst|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l2_w2_n0_mux_dataout~0           ; |Lab_4|CU:inst|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l2_w2_n0_mux_dataout~0              ; out0             ;
; |Lab_4|CU:inst|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l2_w2_n0_mux_dataout~1           ; |Lab_4|CU:inst|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l2_w2_n0_mux_dataout~1              ; out0             ;
; |Lab_4|CU:inst|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l2_w2_n0_mux_dataout             ; |Lab_4|CU:inst|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l2_w2_n0_mux_dataout                ; out0             ;
; |Lab_4|CU:inst|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l2_w3_n0_mux_dataout~0           ; |Lab_4|CU:inst|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l2_w3_n0_mux_dataout~0              ; out0             ;
; |Lab_4|CU:inst|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l2_w3_n0_mux_dataout~1           ; |Lab_4|CU:inst|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l2_w3_n0_mux_dataout~1              ; out0             ;
; |Lab_4|CU:inst|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l2_w3_n0_mux_dataout             ; |Lab_4|CU:inst|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l2_w3_n0_mux_dataout                ; out0             ;
; |Lab_4|CU:inst|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l2_w4_n0_mux_dataout~1           ; |Lab_4|CU:inst|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l2_w4_n0_mux_dataout~1              ; out0             ;
; |Lab_4|CU:inst|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l2_w4_n0_mux_dataout             ; |Lab_4|CU:inst|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l2_w4_n0_mux_dataout                ; out0             ;
+------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                                                  ;
+------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                        ; Output Port Name                                                                                                    ; Output Port Type ;
+------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------+
; |Lab_4|address[6]                                                                                                ; |Lab_4|address[6]                                                                                                   ; pin_out          ;
; |Lab_4|address[5]                                                                                                ; |Lab_4|address[5]                                                                                                   ; pin_out          ;
; |Lab_4|IR[17]                                                                                                    ; |Lab_4|IR[17]                                                                                                       ; pin_out          ;
; |Lab_4|IR[16]                                                                                                    ; |Lab_4|IR[16]                                                                                                       ; pin_out          ;
; |Lab_4|IR[14]                                                                                                    ; |Lab_4|IR[14]                                                                                                       ; pin_out          ;
; |Lab_4|IR[13]                                                                                                    ; |Lab_4|IR[13]                                                                                                       ; pin_out          ;
; |Lab_4|IR[12]                                                                                                    ; |Lab_4|IR[12]                                                                                                       ; pin_out          ;
; |Lab_4|IR[11]                                                                                                    ; |Lab_4|IR[11]                                                                                                       ; pin_out          ;
; |Lab_4|IR[10]                                                                                                    ; |Lab_4|IR[10]                                                                                                       ; pin_out          ;
; |Lab_4|IR[6]                                                                                                     ; |Lab_4|IR[6]                                                                                                        ; pin_out          ;
; |Lab_4|IR[5]                                                                                                     ; |Lab_4|IR[5]                                                                                                        ; pin_out          ;
; |Lab_4|lpm_rom:inst1|otri[5]                                                                                     ; |Lab_4|lpm_rom:inst1|otri[5]                                                                                        ; out              ;
; |Lab_4|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_crv:auto_generated|ram_block1a5                 ; |Lab_4|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_crv:auto_generated|q_a[5]                          ; portadataout0    ;
; |Lab_4|lpm_bustri1:inst4|lpm_bustri:lpm_bustri_component|dout[5]                                                 ; |Lab_4|lpm_bustri1:inst4|lpm_bustri:lpm_bustri_component|dout[5]                                                    ; out              ;
; |Lab_4|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[8]                                                 ; |Lab_4|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[8]                                                    ; out              ;
; |Lab_4|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[7]                                                 ; |Lab_4|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[7]                                                    ; out              ;
; |Lab_4|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[6]                                                 ; |Lab_4|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[6]                                                    ; out              ;
; |Lab_4|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[5]                                                 ; |Lab_4|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[5]                                                    ; out              ;
; |Lab_4|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[4]                                                 ; |Lab_4|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[4]                                                    ; out              ;
; |Lab_4|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[3]                                                 ; |Lab_4|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[3]                                                    ; out              ;
; |Lab_4|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[2]                                                 ; |Lab_4|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[2]                                                    ; out              ;
; |Lab_4|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[1]                                                 ; |Lab_4|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[1]                                                    ; out              ;
; |Lab_4|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[0]                                                 ; |Lab_4|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[0]                                                    ; out              ;
; |Lab_4|CU:inst|lpm_counter1:inst4|lpm_counter:lpm_counter_component|cntr_nki:auto_generated|counter_comb_bita3   ; |Lab_4|CU:inst|lpm_counter1:inst4|lpm_counter:lpm_counter_component|cntr_nki:auto_generated|counter_comb_bita3~COUT ; cout             ;
; |Lab_4|CU:inst|lpm_counter1:inst4|lpm_counter:lpm_counter_component|cntr_nki:auto_generated|counter_comb_bita4   ; |Lab_4|CU:inst|lpm_counter1:inst4|lpm_counter:lpm_counter_component|cntr_nki:auto_generated|counter_comb_bita4      ; sumout           ;
; |Lab_4|CU:inst|lpm_counter1:inst4|lpm_counter:lpm_counter_component|cntr_nki:auto_generated|counter_comb_bita4   ; |Lab_4|CU:inst|lpm_counter1:inst4|lpm_counter:lpm_counter_component|cntr_nki:auto_generated|counter_comb_bita4~COUT ; cout             ;
; |Lab_4|CU:inst|lpm_counter1:inst4|lpm_counter:lpm_counter_component|cntr_nki:auto_generated|counter_comb_bita5   ; |Lab_4|CU:inst|lpm_counter1:inst4|lpm_counter:lpm_counter_component|cntr_nki:auto_generated|counter_comb_bita5      ; sumout           ;
; |Lab_4|CU:inst|lpm_counter1:inst4|lpm_counter:lpm_counter_component|cntr_nki:auto_generated|counter_reg_bit1a[5] ; |Lab_4|CU:inst|lpm_counter1:inst4|lpm_counter:lpm_counter_component|cntr_nki:auto_generated|safe_q[5]               ; regout           ;
; |Lab_4|CU:inst|lpm_counter1:inst4|lpm_counter:lpm_counter_component|cntr_nki:auto_generated|counter_reg_bit1a[4] ; |Lab_4|CU:inst|lpm_counter1:inst4|lpm_counter:lpm_counter_component|cntr_nki:auto_generated|safe_q[4]               ; regout           ;
; |Lab_4|CU:inst|lpm_counter1:inst4|lpm_counter:lpm_counter_component|cntr_nki:auto_generated|counter_reg_bit1a[3] ; |Lab_4|CU:inst|lpm_counter1:inst4|lpm_counter:lpm_counter_component|cntr_nki:auto_generated|safe_q[3]               ; regout           ;
; |Lab_4|CU:inst|busmux:inst33|lpm_mux:$00000|mux_tnc:auto_generated|l1_w4_n0_mux_dataout~0                        ; |Lab_4|CU:inst|busmux:inst33|lpm_mux:$00000|mux_tnc:auto_generated|l1_w4_n0_mux_dataout~0                           ; out0             ;
; |Lab_4|CU:inst|busmux:inst33|lpm_mux:$00000|mux_tnc:auto_generated|l1_w4_n0_mux_dataout~1                        ; |Lab_4|CU:inst|busmux:inst33|lpm_mux:$00000|mux_tnc:auto_generated|l1_w4_n0_mux_dataout~1                           ; out0             ;
; |Lab_4|CU:inst|busmux:inst33|lpm_mux:$00000|mux_tnc:auto_generated|l1_w4_n0_mux_dataout                          ; |Lab_4|CU:inst|busmux:inst33|lpm_mux:$00000|mux_tnc:auto_generated|l1_w4_n0_mux_dataout                             ; out0             ;
; |Lab_4|CU:inst|busmux:inst33|lpm_mux:$00000|mux_tnc:auto_generated|l1_w5_n0_mux_dataout~0                        ; |Lab_4|CU:inst|busmux:inst33|lpm_mux:$00000|mux_tnc:auto_generated|l1_w5_n0_mux_dataout~0                           ; out0             ;
; |Lab_4|CU:inst|busmux:inst33|lpm_mux:$00000|mux_tnc:auto_generated|l1_w5_n0_mux_dataout~1                        ; |Lab_4|CU:inst|busmux:inst33|lpm_mux:$00000|mux_tnc:auto_generated|l1_w5_n0_mux_dataout~1                           ; out0             ;
; |Lab_4|CU:inst|busmux:inst33|lpm_mux:$00000|mux_tnc:auto_generated|l1_w5_n0_mux_dataout                          ; |Lab_4|CU:inst|busmux:inst33|lpm_mux:$00000|mux_tnc:auto_generated|l1_w5_n0_mux_dataout                             ; out0             ;
; |Lab_4|CU:inst|busmux:inst33|lpm_mux:$00000|mux_tnc:auto_generated|l1_w6_n0_mux_dataout~0                        ; |Lab_4|CU:inst|busmux:inst33|lpm_mux:$00000|mux_tnc:auto_generated|l1_w6_n0_mux_dataout~0                           ; out0             ;
; |Lab_4|CU:inst|busmux:inst33|lpm_mux:$00000|mux_tnc:auto_generated|l1_w6_n0_mux_dataout~1                        ; |Lab_4|CU:inst|busmux:inst33|lpm_mux:$00000|mux_tnc:auto_generated|l1_w6_n0_mux_dataout~1                           ; out0             ;
; |Lab_4|CU:inst|busmux:inst33|lpm_mux:$00000|mux_tnc:auto_generated|l1_w6_n0_mux_dataout                          ; |Lab_4|CU:inst|busmux:inst33|lpm_mux:$00000|mux_tnc:auto_generated|l1_w6_n0_mux_dataout                             ; out0             ;
; |Lab_4|CU:inst|lpm_dff1:inst8|lpm_ff:lpm_ff_component|dffs[6]                                                    ; |Lab_4|CU:inst|lpm_dff1:inst8|lpm_ff:lpm_ff_component|dffs[6]                                                       ; regout           ;
; |Lab_4|CU:inst|lpm_dff1:inst8|lpm_ff:lpm_ff_component|dffs[5]                                                    ; |Lab_4|CU:inst|lpm_dff1:inst8|lpm_ff:lpm_ff_component|dffs[5]                                                       ; regout           ;
; |Lab_4|CU:inst|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[8]                                                    ; |Lab_4|CU:inst|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[8]                                                       ; regout           ;
; |Lab_4|CU:inst|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[7]                                                    ; |Lab_4|CU:inst|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[7]                                                       ; regout           ;
; |Lab_4|CU:inst|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                    ; |Lab_4|CU:inst|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                       ; regout           ;
; |Lab_4|CU:inst|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                    ; |Lab_4|CU:inst|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                       ; regout           ;
; |Lab_4|CU:inst|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                    ; |Lab_4|CU:inst|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                       ; regout           ;
; |Lab_4|CU:inst|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                    ; |Lab_4|CU:inst|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                       ; regout           ;
; |Lab_4|CU:inst|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                    ; |Lab_4|CU:inst|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                       ; regout           ;
; |Lab_4|CU:inst|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l1_w2_n0_mux_dataout~0           ; |Lab_4|CU:inst|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l1_w2_n0_mux_dataout~0              ; out0             ;
; |Lab_4|CU:inst|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l1_w3_n0_mux_dataout~0           ; |Lab_4|CU:inst|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l1_w3_n0_mux_dataout~0              ; out0             ;
; |Lab_4|CU:inst|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l1_w4_n0_mux_dataout~0           ; |Lab_4|CU:inst|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l1_w4_n0_mux_dataout~0              ; out0             ;
; |Lab_4|CU:inst|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l1_w4_n1_mux_dataout~1           ; |Lab_4|CU:inst|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l1_w4_n1_mux_dataout~1              ; out0             ;
; |Lab_4|CU:inst|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l1_w5_n0_mux_dataout~0           ; |Lab_4|CU:inst|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l1_w5_n0_mux_dataout~0              ; out0             ;
; |Lab_4|CU:inst|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l1_w5_n0_mux_dataout~1           ; |Lab_4|CU:inst|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l1_w5_n0_mux_dataout~1              ; out0             ;
; |Lab_4|CU:inst|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l1_w5_n0_mux_dataout             ; |Lab_4|CU:inst|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l1_w5_n0_mux_dataout                ; out0             ;
; |Lab_4|CU:inst|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l1_w5_n1_mux_dataout~1           ; |Lab_4|CU:inst|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l1_w5_n1_mux_dataout~1              ; out0             ;
; |Lab_4|CU:inst|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l1_w6_n0_mux_dataout~0           ; |Lab_4|CU:inst|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l1_w6_n0_mux_dataout~0              ; out0             ;
; |Lab_4|CU:inst|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l1_w6_n0_mux_dataout~1           ; |Lab_4|CU:inst|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l1_w6_n0_mux_dataout~1              ; out0             ;
; |Lab_4|CU:inst|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l1_w6_n0_mux_dataout             ; |Lab_4|CU:inst|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l1_w6_n0_mux_dataout                ; out0             ;
; |Lab_4|CU:inst|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l1_w6_n1_mux_dataout~1           ; |Lab_4|CU:inst|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l1_w6_n1_mux_dataout~1              ; out0             ;
; |Lab_4|CU:inst|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l2_w4_n0_mux_dataout~0           ; |Lab_4|CU:inst|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l2_w4_n0_mux_dataout~0              ; out0             ;
; |Lab_4|CU:inst|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l2_w5_n0_mux_dataout~0           ; |Lab_4|CU:inst|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l2_w5_n0_mux_dataout~0              ; out0             ;
; |Lab_4|CU:inst|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l2_w5_n0_mux_dataout~1           ; |Lab_4|CU:inst|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l2_w5_n0_mux_dataout~1              ; out0             ;
; |Lab_4|CU:inst|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l2_w5_n0_mux_dataout             ; |Lab_4|CU:inst|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l2_w5_n0_mux_dataout                ; out0             ;
; |Lab_4|CU:inst|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l2_w6_n0_mux_dataout~0           ; |Lab_4|CU:inst|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l2_w6_n0_mux_dataout~0              ; out0             ;
; |Lab_4|CU:inst|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l2_w6_n0_mux_dataout~1           ; |Lab_4|CU:inst|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l2_w6_n0_mux_dataout~1              ; out0             ;
; |Lab_4|CU:inst|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l2_w6_n0_mux_dataout             ; |Lab_4|CU:inst|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l2_w6_n0_mux_dataout                ; out0             ;
+------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                                                  ;
+------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                        ; Output Port Name                                                                                                    ; Output Port Type ;
+------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------+
; |Lab_4|address[6]                                                                                                ; |Lab_4|address[6]                                                                                                   ; pin_out          ;
; |Lab_4|address[5]                                                                                                ; |Lab_4|address[5]                                                                                                   ; pin_out          ;
; |Lab_4|enable                                                                                                    ; |Lab_4|enable                                                                                                       ; out              ;
; |Lab_4|IR[17]                                                                                                    ; |Lab_4|IR[17]                                                                                                       ; pin_out          ;
; |Lab_4|IR[16]                                                                                                    ; |Lab_4|IR[16]                                                                                                       ; pin_out          ;
; |Lab_4|IR[14]                                                                                                    ; |Lab_4|IR[14]                                                                                                       ; pin_out          ;
; |Lab_4|IR[13]                                                                                                    ; |Lab_4|IR[13]                                                                                                       ; pin_out          ;
; |Lab_4|IR[12]                                                                                                    ; |Lab_4|IR[12]                                                                                                       ; pin_out          ;
; |Lab_4|IR[11]                                                                                                    ; |Lab_4|IR[11]                                                                                                       ; pin_out          ;
; |Lab_4|IR[10]                                                                                                    ; |Lab_4|IR[10]                                                                                                       ; pin_out          ;
; |Lab_4|IR[6]                                                                                                     ; |Lab_4|IR[6]                                                                                                        ; pin_out          ;
; |Lab_4|IR[5]                                                                                                     ; |Lab_4|IR[5]                                                                                                        ; pin_out          ;
; |Lab_4|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[5]                                                 ; |Lab_4|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[5]                                                    ; out              ;
; |Lab_4|lpm_rom:inst1|otri[5]                                                                                     ; |Lab_4|lpm_rom:inst1|otri[5]                                                                                        ; out              ;
; |Lab_4|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_crv:auto_generated|ram_block1a5                 ; |Lab_4|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_crv:auto_generated|q_a[5]                          ; portadataout0    ;
; |Lab_4|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[8]                                                 ; |Lab_4|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[8]                                                    ; out              ;
; |Lab_4|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[7]                                                 ; |Lab_4|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[7]                                                    ; out              ;
; |Lab_4|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[6]                                                 ; |Lab_4|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[6]                                                    ; out              ;
; |Lab_4|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[5]                                                 ; |Lab_4|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[5]                                                    ; out              ;
; |Lab_4|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[4]                                                 ; |Lab_4|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[4]                                                    ; out              ;
; |Lab_4|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[3]                                                 ; |Lab_4|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[3]                                                    ; out              ;
; |Lab_4|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[2]                                                 ; |Lab_4|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[2]                                                    ; out              ;
; |Lab_4|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[1]                                                 ; |Lab_4|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[1]                                                    ; out              ;
; |Lab_4|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[0]                                                 ; |Lab_4|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[0]                                                    ; out              ;
; |Lab_4|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|din[5]                                                  ; |Lab_4|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|din[5]                                                     ; out              ;
; |Lab_4|CU:inst|lpm_counter1:inst4|lpm_counter:lpm_counter_component|cntr_nki:auto_generated|counter_comb_bita3   ; |Lab_4|CU:inst|lpm_counter1:inst4|lpm_counter:lpm_counter_component|cntr_nki:auto_generated|counter_comb_bita3~COUT ; cout             ;
; |Lab_4|CU:inst|lpm_counter1:inst4|lpm_counter:lpm_counter_component|cntr_nki:auto_generated|counter_comb_bita4   ; |Lab_4|CU:inst|lpm_counter1:inst4|lpm_counter:lpm_counter_component|cntr_nki:auto_generated|counter_comb_bita4      ; sumout           ;
; |Lab_4|CU:inst|lpm_counter1:inst4|lpm_counter:lpm_counter_component|cntr_nki:auto_generated|counter_comb_bita4   ; |Lab_4|CU:inst|lpm_counter1:inst4|lpm_counter:lpm_counter_component|cntr_nki:auto_generated|counter_comb_bita4~COUT ; cout             ;
; |Lab_4|CU:inst|lpm_counter1:inst4|lpm_counter:lpm_counter_component|cntr_nki:auto_generated|counter_comb_bita5   ; |Lab_4|CU:inst|lpm_counter1:inst4|lpm_counter:lpm_counter_component|cntr_nki:auto_generated|counter_comb_bita5      ; sumout           ;
; |Lab_4|CU:inst|lpm_counter1:inst4|lpm_counter:lpm_counter_component|cntr_nki:auto_generated|counter_reg_bit1a[5] ; |Lab_4|CU:inst|lpm_counter1:inst4|lpm_counter:lpm_counter_component|cntr_nki:auto_generated|safe_q[5]               ; regout           ;
; |Lab_4|CU:inst|lpm_counter1:inst4|lpm_counter:lpm_counter_component|cntr_nki:auto_generated|counter_reg_bit1a[4] ; |Lab_4|CU:inst|lpm_counter1:inst4|lpm_counter:lpm_counter_component|cntr_nki:auto_generated|safe_q[4]               ; regout           ;
; |Lab_4|CU:inst|lpm_counter1:inst4|lpm_counter:lpm_counter_component|cntr_nki:auto_generated|counter_reg_bit1a[3] ; |Lab_4|CU:inst|lpm_counter1:inst4|lpm_counter:lpm_counter_component|cntr_nki:auto_generated|safe_q[3]               ; regout           ;
; |Lab_4|CU:inst|busmux:inst33|lpm_mux:$00000|mux_tnc:auto_generated|l1_w4_n0_mux_dataout~0                        ; |Lab_4|CU:inst|busmux:inst33|lpm_mux:$00000|mux_tnc:auto_generated|l1_w4_n0_mux_dataout~0                           ; out0             ;
; |Lab_4|CU:inst|busmux:inst33|lpm_mux:$00000|mux_tnc:auto_generated|l1_w4_n0_mux_dataout~1                        ; |Lab_4|CU:inst|busmux:inst33|lpm_mux:$00000|mux_tnc:auto_generated|l1_w4_n0_mux_dataout~1                           ; out0             ;
; |Lab_4|CU:inst|busmux:inst33|lpm_mux:$00000|mux_tnc:auto_generated|l1_w4_n0_mux_dataout                          ; |Lab_4|CU:inst|busmux:inst33|lpm_mux:$00000|mux_tnc:auto_generated|l1_w4_n0_mux_dataout                             ; out0             ;
; |Lab_4|CU:inst|busmux:inst33|lpm_mux:$00000|mux_tnc:auto_generated|l1_w5_n0_mux_dataout~0                        ; |Lab_4|CU:inst|busmux:inst33|lpm_mux:$00000|mux_tnc:auto_generated|l1_w5_n0_mux_dataout~0                           ; out0             ;
; |Lab_4|CU:inst|busmux:inst33|lpm_mux:$00000|mux_tnc:auto_generated|l1_w5_n0_mux_dataout~1                        ; |Lab_4|CU:inst|busmux:inst33|lpm_mux:$00000|mux_tnc:auto_generated|l1_w5_n0_mux_dataout~1                           ; out0             ;
; |Lab_4|CU:inst|busmux:inst33|lpm_mux:$00000|mux_tnc:auto_generated|l1_w5_n0_mux_dataout                          ; |Lab_4|CU:inst|busmux:inst33|lpm_mux:$00000|mux_tnc:auto_generated|l1_w5_n0_mux_dataout                             ; out0             ;
; |Lab_4|CU:inst|busmux:inst33|lpm_mux:$00000|mux_tnc:auto_generated|l1_w6_n0_mux_dataout~0                        ; |Lab_4|CU:inst|busmux:inst33|lpm_mux:$00000|mux_tnc:auto_generated|l1_w6_n0_mux_dataout~0                           ; out0             ;
; |Lab_4|CU:inst|busmux:inst33|lpm_mux:$00000|mux_tnc:auto_generated|l1_w6_n0_mux_dataout~1                        ; |Lab_4|CU:inst|busmux:inst33|lpm_mux:$00000|mux_tnc:auto_generated|l1_w6_n0_mux_dataout~1                           ; out0             ;
; |Lab_4|CU:inst|busmux:inst33|lpm_mux:$00000|mux_tnc:auto_generated|l1_w6_n0_mux_dataout                          ; |Lab_4|CU:inst|busmux:inst33|lpm_mux:$00000|mux_tnc:auto_generated|l1_w6_n0_mux_dataout                             ; out0             ;
; |Lab_4|CU:inst|lpm_dff1:inst8|lpm_ff:lpm_ff_component|dffs[6]                                                    ; |Lab_4|CU:inst|lpm_dff1:inst8|lpm_ff:lpm_ff_component|dffs[6]                                                       ; regout           ;
; |Lab_4|CU:inst|lpm_dff1:inst8|lpm_ff:lpm_ff_component|dffs[5]                                                    ; |Lab_4|CU:inst|lpm_dff1:inst8|lpm_ff:lpm_ff_component|dffs[5]                                                       ; regout           ;
; |Lab_4|CU:inst|lpm_dff1:inst19|lpm_ff:lpm_ff_component|dffs[5]                                                   ; |Lab_4|CU:inst|lpm_dff1:inst19|lpm_ff:lpm_ff_component|dffs[5]                                                      ; regout           ;
; |Lab_4|CU:inst|lpm_dff1:inst19|lpm_ff:lpm_ff_component|dffs[3]                                                   ; |Lab_4|CU:inst|lpm_dff1:inst19|lpm_ff:lpm_ff_component|dffs[3]                                                      ; regout           ;
; |Lab_4|CU:inst|lpm_dff1:inst19|lpm_ff:lpm_ff_component|dffs[0]                                                   ; |Lab_4|CU:inst|lpm_dff1:inst19|lpm_ff:lpm_ff_component|dffs[0]                                                      ; regout           ;
; |Lab_4|CU:inst|lpm_bustri0:inst37|lpm_bustri:lpm_bustri_component|dout[5]                                        ; |Lab_4|CU:inst|lpm_bustri0:inst37|lpm_bustri:lpm_bustri_component|dout[5]                                           ; out              ;
; |Lab_4|CU:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|_~7                   ; |Lab_4|CU:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|_~7                      ; out0             ;
; |Lab_4|CU:inst|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[8]                                                    ; |Lab_4|CU:inst|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[8]                                                       ; regout           ;
; |Lab_4|CU:inst|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[7]                                                    ; |Lab_4|CU:inst|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[7]                                                       ; regout           ;
; |Lab_4|CU:inst|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                    ; |Lab_4|CU:inst|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                       ; regout           ;
; |Lab_4|CU:inst|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                    ; |Lab_4|CU:inst|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                       ; regout           ;
; |Lab_4|CU:inst|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                    ; |Lab_4|CU:inst|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                       ; regout           ;
; |Lab_4|CU:inst|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                    ; |Lab_4|CU:inst|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                       ; regout           ;
; |Lab_4|CU:inst|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                    ; |Lab_4|CU:inst|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                       ; regout           ;
; |Lab_4|CU:inst|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l1_w2_n0_mux_dataout~0           ; |Lab_4|CU:inst|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l1_w2_n0_mux_dataout~0              ; out0             ;
; |Lab_4|CU:inst|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l1_w3_n0_mux_dataout~0           ; |Lab_4|CU:inst|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l1_w3_n0_mux_dataout~0              ; out0             ;
; |Lab_4|CU:inst|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l1_w4_n0_mux_dataout~0           ; |Lab_4|CU:inst|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l1_w4_n0_mux_dataout~0              ; out0             ;
; |Lab_4|CU:inst|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l1_w4_n1_mux_dataout~1           ; |Lab_4|CU:inst|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l1_w4_n1_mux_dataout~1              ; out0             ;
; |Lab_4|CU:inst|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l1_w5_n0_mux_dataout~0           ; |Lab_4|CU:inst|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l1_w5_n0_mux_dataout~0              ; out0             ;
; |Lab_4|CU:inst|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l1_w5_n0_mux_dataout~1           ; |Lab_4|CU:inst|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l1_w5_n0_mux_dataout~1              ; out0             ;
; |Lab_4|CU:inst|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l1_w5_n0_mux_dataout             ; |Lab_4|CU:inst|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l1_w5_n0_mux_dataout                ; out0             ;
; |Lab_4|CU:inst|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l1_w5_n1_mux_dataout~1           ; |Lab_4|CU:inst|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l1_w5_n1_mux_dataout~1              ; out0             ;
; |Lab_4|CU:inst|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l1_w6_n0_mux_dataout~0           ; |Lab_4|CU:inst|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l1_w6_n0_mux_dataout~0              ; out0             ;
; |Lab_4|CU:inst|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l1_w6_n0_mux_dataout~1           ; |Lab_4|CU:inst|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l1_w6_n0_mux_dataout~1              ; out0             ;
; |Lab_4|CU:inst|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l1_w6_n0_mux_dataout             ; |Lab_4|CU:inst|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l1_w6_n0_mux_dataout                ; out0             ;
; |Lab_4|CU:inst|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l1_w6_n1_mux_dataout~1           ; |Lab_4|CU:inst|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l1_w6_n1_mux_dataout~1              ; out0             ;
; |Lab_4|CU:inst|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l2_w4_n0_mux_dataout~0           ; |Lab_4|CU:inst|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l2_w4_n0_mux_dataout~0              ; out0             ;
; |Lab_4|CU:inst|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l2_w5_n0_mux_dataout~0           ; |Lab_4|CU:inst|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l2_w5_n0_mux_dataout~0              ; out0             ;
; |Lab_4|CU:inst|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l2_w5_n0_mux_dataout~1           ; |Lab_4|CU:inst|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l2_w5_n0_mux_dataout~1              ; out0             ;
; |Lab_4|CU:inst|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l2_w5_n0_mux_dataout             ; |Lab_4|CU:inst|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l2_w5_n0_mux_dataout                ; out0             ;
; |Lab_4|CU:inst|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l2_w6_n0_mux_dataout~0           ; |Lab_4|CU:inst|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l2_w6_n0_mux_dataout~0              ; out0             ;
; |Lab_4|CU:inst|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l2_w6_n0_mux_dataout~1           ; |Lab_4|CU:inst|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l2_w6_n0_mux_dataout~1              ; out0             ;
; |Lab_4|CU:inst|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l2_w6_n0_mux_dataout             ; |Lab_4|CU:inst|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l2_w6_n0_mux_dataout                ; out0             ;
+------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Wed Dec 17 23:15:04 2025
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off Lab_4 -c Lab_4
Info: Using vector source file "C:/Users/atyme/Documents/SiFOtestGood1  /Lab_4.vwf"
Info: Overwriting simulation input file with simulation results
    Info: A backup of Lab_4.vwf called Lab_4.sim_ori.vwf has been created in the db folder
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      73.50 %
Info: Number of transitions in simulation is 4491
Info: Vector file Lab_4.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 157 megabytes
    Info: Processing ended: Wed Dec 17 23:15:04 2025
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


