
---------- Begin Simulation Statistics ----------
host_inst_rate                                 177320                       # Simulator instruction rate (inst/s)
host_mem_usage                                 404968                       # Number of bytes of host memory used
host_seconds                                   112.79                       # Real time elapsed on the host
host_tick_rate                              475133961                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000008                       # Number of instructions simulated
sim_seconds                                  0.053591                       # Number of seconds simulated
sim_ticks                                 53590577500                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            7232636                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 56556.313735                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 51221.291777                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                6163261                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency    60479908000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.147854                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses              1069375                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits            475572                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency  30415305500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.082100                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses          593802                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           1244859                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 68033.407249                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 65706.134008                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits                846763                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency   27083827292                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.319792                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              398096                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits           149692                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency  16321666512                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.199544                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses         248404                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 49576.764229                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                  12.615009                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           83157                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets   4122654983                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             8477495                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 59669.823316                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 55493.515852                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 7010024                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency     87563735292                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.173102                       # miss rate for demand accesses
system.cpu.dcache.demand_misses               1467471                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             625264                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency  46736972012                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.099346                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses           842206                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.997304                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1021.239374                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            8477495                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 59669.823316                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 55493.515852                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                7010024                       # number of overall hits
system.cpu.dcache.overall_miss_latency    87563735292                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.173102                       # miss rate for overall accesses
system.cpu.dcache.overall_misses              1467471                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            625264                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency  46736972012                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.099346                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses          842206                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                 592790                       # number of replacements
system.cpu.dcache.sampled_refs                 593814                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1021.239374                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  7490969                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           501374085000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                   248402                       # number of writebacks
system.cpu.dtb.data_accesses                        1                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            1                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        1                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            1                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           12989006                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 64970.414201                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 63476.152623                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               12988330                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency       43920000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000052                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                  676                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits                45                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency     39926500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000048                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses             629                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets 37833.333333                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs               20583.724247                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               6                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets       227000                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            12989006                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 64970.414201                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 63476.152623                       # average overall mshr miss latency
system.cpu.icache.demand_hits                12988330                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency        43920000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000052                       # miss rate for demand accesses
system.cpu.icache.demand_misses                   676                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                 45                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency     39926500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000048                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses              629                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.712823                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0            364.965362                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           12989006                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 64970.414201                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 63476.152623                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               12988330                       # number of overall hits
system.cpu.icache.overall_miss_latency       43920000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000052                       # miss rate for overall accesses
system.cpu.icache.overall_misses                  676                       # number of overall misses
system.cpu.icache.overall_mshr_hits                45                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency     39926500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000048                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses             629                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                    119                       # number of replacements
system.cpu.icache.sampled_refs                    631                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                364.965362                       # Cycle average of tags in use
system.cpu.icache.total_refs                 12988330                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle           551903115000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 1                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 61558.010268                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency     14454313275                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                234808                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                       11                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     69863.636364                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency        54500                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_miss_latency               768500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                       1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                         11                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency          599500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate                  1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                    11                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                     594434                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       73751.473596                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  58337.916884                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                         220858                       # number of ReadReq hits
system.l2.ReadReq_miss_latency            27551780500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.628457                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                       373576                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                      2936                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency       21622190500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.623512                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                  370637                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                  248393                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    64672.938887                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 48999.343669                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency         16064305309                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                    248393                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency    12171093972                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses               248393                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                   248402                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                       248402                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           0.775063                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                      594445                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        73751.359121                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   58337.802983                       # average overall mshr miss latency
system.l2.demand_hits                          220858                       # number of demand (read+write) hits
system.l2.demand_miss_latency             27552549000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.628464                       # miss rate for demand accesses
system.l2.demand_misses                        373587                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                       2936                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency        21622790000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.623519                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                   370648                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.363674                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.313780                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   5958.442961                       # Average occupied blocks per context
system.l2.occ_blocks::1                   5140.977024                       # Average occupied blocks per context
system.l2.overall_accesses                     594445                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       73751.359121                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  59586.664060                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                         220858                       # number of overall hits
system.l2.overall_miss_latency            27552549000                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.628464                       # miss rate for overall accesses
system.l2.overall_misses                       373587                       # number of overall misses
system.l2.overall_mshr_hits                      2936                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency       36077103275                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             1.018523                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                  605456                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.939610                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                        220628                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher       125581                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted              56                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified       391242                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued           238875                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit        26687                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                         589062                       # number of replacements
system.l2.sampled_refs                         605446                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      11099.419986                       # Cycle average of tags in use
system.l2.total_refs                           469259                       # Total number of references to valid blocks.
system.l2.warmup_cycle                   553001452500                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                           248402                       # number of writebacks
system.switch_cpus.dtb.data_accesses          4326978                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              4306851                       # DTB hits
system.switch_cpus.dtb.data_misses              20127                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          3637064                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              3616995                       # DTB read hits
system.switch_cpus.dtb.read_misses              20069                       # DTB read misses
system.switch_cpus.dtb.write_accesses          689914                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits              689856                       # DTB write hits
system.switch_cpus.dtb.write_misses                58                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10020134                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10020129                       # ITB hits
system.switch_cpus.itb.fetch_misses                 5                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 85350483                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   4821338                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits         111959                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups       152976                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect        14173                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted       194603                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups         207779                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS              4                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches       149702                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       716544                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     17859343                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.562159                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     1.810962                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0     15837354     88.68%     88.68% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1       256067      1.43%     90.11% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       228847      1.28%     91.39% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       285245      1.60%     92.99% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       206755      1.16%     94.15% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5       132935      0.74%     94.89% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6       122919      0.69%     95.58% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7        72677      0.41%     95.99% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       716544      4.01%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     17859343                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10039796                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         3597948                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          4152951                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts        14170                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10039796                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      8130734                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000005                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000005                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     2.183066                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               2.183066                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles      7919092                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred            3                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved        13150                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     29621995                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      5864685                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      4013306                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles      1370177                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts           12                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        62259                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        6565465                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            6534365                       # DTB hits
system.switch_cpus_1.dtb.data_misses            31100                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        5918870                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            5887793                       # DTB read hits
system.switch_cpus_1.dtb.read_misses            31077                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses        646595                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits            646572                       # DTB write hits
system.switch_cpus_1.dtb.write_misses              23                       # DTB write misses
system.switch_cpus_1.fetch.Branches            207779                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         2968875                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             7074718                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes       322115                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             29849702                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        784139                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.009518                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      2968875                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches       111963                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.367329                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     19229520                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.552285                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.080496                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       15123686     78.65%     78.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1          58231      0.30%     78.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2         128946      0.67%     79.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3         108903      0.57%     80.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         140227      0.73%     80.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5          83076      0.43%     81.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6         160367      0.83%     82.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         140292      0.73%     82.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        3285792     17.09%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     19229520                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles               2601151                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches         158707                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop               43024                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           0.624710                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            6676066                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores           646595                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         6512966                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            11313100                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.844337                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         5499140                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             0.518220                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             11346145                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts        17975                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles       4832883                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      7160060                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts      2583708                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts       890739                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     18237551                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      6029471                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts      1651013                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     13637846                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents        43287                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents         4283                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      1370177                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles       108805                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked      2287902                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads         1979                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation         1599                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      3562088                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores       335735                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         1599                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect         8251                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect         9724                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.458071                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.458071                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu       859038      5.62%      5.62% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult         8179      0.05%      5.67% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%      5.67% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd      4334358     28.35%     34.02% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp            0      0.00%     34.02% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt            0      0.00%     34.02% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult      3083192     20.17%     54.19% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv            0      0.00%     54.19% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     54.19% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      6326941     41.38%     95.57% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite       677157      4.43%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     15288865                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt       144663                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.009462                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu           10      0.01%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd         1734      1.20%      1.21% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%      1.21% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%      1.21% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult        68571     47.40%     48.61% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv            0      0.00%     48.61% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     48.61% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead        71243     49.25%     97.85% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite         3105      2.15%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     19229520                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     0.795073                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     1.409194                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0     12623262     65.65%     65.65% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      2464957     12.82%     78.46% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      1878678      9.77%     88.23% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3      1134487      5.90%     94.13% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       547855      2.85%     96.98% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       241572      1.26%     98.24% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       178885      0.93%     99.17% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7        88091      0.46%     99.63% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8        71733      0.37%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     19229520                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           0.700339                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         18194527                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        15288865                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      8194048                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued      1354103                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined      7586683                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       2968886                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           2968875                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              11                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads       392864                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores        84494                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      7160060                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores       890739                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               21830671                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles      6766404                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      9193394                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents        89334                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      6419314                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents      1107482                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents        21762                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     41224708                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     26305688                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     24770968                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      3512235                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles      1370177                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles      1161389                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps     15577494                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts      3108079                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                 50366                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
