{"Source Block": ["serv/rtl/serv_alu.v@101:114@HdlStmAssign", "   assign o_cmp = i_cmp_eq ? result_eq : result_lt;\n\n   localparam [15:0] BOOL_LUT = 16'h8E96;//And, Or, =, xor\n   wire result_bool = BOOL_LUT[{i_bool_op, i_rs1, i_op_b}];\n\n   assign o_rd = (i_rd_sel == ALU_RESULT_ADD) ? result_add :\n                 (i_rd_sel == ALU_RESULT_SR)  ? result_sh :\n                 (i_rd_sel == ALU_RESULT_LT)  ? result_lt_r :\n                 (i_rd_sel == ALU_RESULT_BOOL) ? result_bool : 1'bx;\n\n\n   reg \teq_r;\n\n   always @(posedge clk) begin\n"], "Clone Blocks": [["serv/rtl/serv_alu.v@99:109", "\n   assign plus_1 = i_en & !en_r;\n   assign o_cmp = i_cmp_eq ? result_eq : result_lt;\n\n   localparam [15:0] BOOL_LUT = 16'h8E96;//And, Or, =, xor\n   wire result_bool = BOOL_LUT[{i_bool_op, i_rs1, i_op_b}];\n\n   assign o_rd = (i_rd_sel == ALU_RESULT_ADD) ? result_add :\n                 (i_rd_sel == ALU_RESULT_SR)  ? result_sh :\n                 (i_rd_sel == ALU_RESULT_LT)  ? result_lt_r :\n                 (i_rd_sel == ALU_RESULT_BOOL) ? result_bool : 1'bx;\n"], ["serv/rtl/serv_alu.v@98:108", "      .o_q   (result_lt));\n\n   assign plus_1 = i_en & !en_r;\n   assign o_cmp = i_cmp_eq ? result_eq : result_lt;\n\n   localparam [15:0] BOOL_LUT = 16'h8E96;//And, Or, =, xor\n   wire result_bool = BOOL_LUT[{i_bool_op, i_rs1, i_op_b}];\n\n   assign o_rd = (i_rd_sel == ALU_RESULT_ADD) ? result_add :\n                 (i_rd_sel == ALU_RESULT_SR)  ? result_sh :\n                 (i_rd_sel == ALU_RESULT_LT)  ? result_lt_r :\n"]], "Diff Content": {"Delete": [[108, "                 (i_rd_sel == ALU_RESULT_LT)  ? result_lt_r :\n"]], "Add": [[108, "                 (i_rd_sel == ALU_RESULT_LT)  ? result_lt_r & plus_1:\n"]]}}