{"vcs1":{"timestamp_begin":1726665767.999004434, "rt":1.55, "ut":0.29, "st":0.23}}
{"vcselab":{"timestamp_begin":1726665769.631782476, "rt":1.30, "ut":0.24, "st":0.14}}
{"link":{"timestamp_begin":1726665771.014681883, "rt":0.31, "ut":0.14, "st":0.13}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1726665767.398415412}
{"VCS_COMP_START_TIME": 1726665767.398415412}
{"VCS_COMP_END_TIME": 1726665772.437752748}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 329792}}
{"stitch_vcselab": {"peak_mem": 215108}}
