Please use appropriate CUDA programming techniques such as shared memory, coalesced memory access, and efficient grid/block configuration. For simplicity, assume the input tensor dimensions are always divisible by the kernel size and stride. ```