

================================================================
== Vitis HLS Report for 'array_mult_Pipeline_MULT_ACC_LOOP1'
================================================================
* Date:           Fri Jan 30 11:32:02 2026

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        array_mult
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.726 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |       15|       15|  0.150 us|  0.150 us|   12|   12|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- MULT_ACC_LOOP  |       13|       13|         6|          2|          2|     5|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    1|       -|      -|    -|
|Expression       |        -|    -|       0|     38|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     68|    -|
|Register         |        -|    -|      47|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    1|      47|    106|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +------------------------------------+--------------------------------+--------------+
    |              Instance              |             Module             |  Expression  |
    +------------------------------------+--------------------------------+--------------+
    |mac_muladd_16s_16s_16ns_16_4_1_U15  |mac_muladd_16s_16s_16ns_16_4_1  |  i0 * i1 + i2|
    +------------------------------------+--------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln39_2_fu_156_p2  |         +|   0|  0|   7|           5|           5|
    |add_ln39_fu_150_p2    |         +|   0|  0|   7|           5|           5|
    |k_14_fu_124_p2        |         +|   0|  0|  11|           3|           1|
    |icmp_ln36_fu_118_p2   |      icmp|   0|  0|  11|           3|           3|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  38|          17|          16|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  14|          3|    1|          3|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_k       |   9|          2|    3|          6|
    |k_2_fu_58                |   9|          2|    3|          6|
    |mult_acc_data_2_fu_62    |   9|          2|   16|         32|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  68|         15|   26|         53|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   2|   0|    2|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln36_reg_211                 |   1|   0|    1|          0|
    |icmp_ln36_reg_211_pp0_iter1_reg   |   1|   0|    1|          0|
    |in_a_store_data_load_reg_220      |  16|   0|   16|          0|
    |k_2_fu_58                         |   3|   0|    3|          0|
    |k_reg_205                         |   3|   0|    3|          0|
    |mult_acc_data_2_fu_62             |  16|   0|   16|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  47|   0|   47|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |            Source Object           |    C Type    |
+----------------------------+-----+-----+------------+------------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  array_mult_Pipeline_MULT_ACC_LOOP1|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  array_mult_Pipeline_MULT_ACC_LOOP1|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  array_mult_Pipeline_MULT_ACC_LOOP1|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  array_mult_Pipeline_MULT_ACC_LOOP1|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  array_mult_Pipeline_MULT_ACC_LOOP1|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  array_mult_Pipeline_MULT_ACC_LOOP1|  return value|
|or_ln                       |   in|    5|     ap_none|                               or_ln|        scalar|
|in_a_store_data_address0    |  out|    5|   ap_memory|                     in_a_store_data|         array|
|in_a_store_data_ce0         |  out|    1|   ap_memory|                     in_a_store_data|         array|
|in_a_store_data_q0          |   in|   16|   ap_memory|                     in_a_store_data|         array|
|in_b_address0               |  out|    5|   ap_memory|                                in_b|         array|
|in_b_ce0                    |  out|    1|   ap_memory|                                in_b|         array|
|in_b_q0                     |   in|   16|   ap_memory|                                in_b|         array|
|mult_acc_data_2_out         |  out|   16|      ap_vld|                 mult_acc_data_2_out|       pointer|
|mult_acc_data_2_out_ap_vld  |  out|    1|      ap_vld|                 mult_acc_data_2_out|       pointer|
+----------------------------+-----+-----+------------+------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 2, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.82>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%k_2 = alloca i32 1" [../matrix_mult.cpp:21]   --->   Operation 9 'alloca' 'k_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%mult_acc_data_2 = alloca i32 1" [../matrix_mult.cpp:22]   --->   Operation 10 'alloca' 'mult_acc_data_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %in_b, i64 666, i64 207, i64 1"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_b, void @empty_5, i32 0, i32 0, void @empty_1, i32 1, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%or_ln_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %or_ln"   --->   Operation 13 'read' 'or_ln_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln22 = store i16 0, i16 %mult_acc_data_2" [../matrix_mult.cpp:22]   --->   Operation 14 'store' 'store_ln22' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln21 = store i3 0, i3 %k_2" [../matrix_mult.cpp:21]   --->   Operation 15 'store' 'store_ln21' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc44.1"   --->   Operation 16 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%k = load i3 %k_2" [../matrix_mult.cpp:36]   --->   Operation 17 'load' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.65ns)   --->   "%icmp_ln36 = icmp_eq  i3 %k, i3 5" [../matrix_mult.cpp:36]   --->   Operation 18 'icmp' 'icmp_ln36' <Predicate = true> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (1.65ns)   --->   "%k_14 = add i3 %k, i3 1" [../matrix_mult.cpp:36]   --->   Operation 19 'add' 'k_14' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln36 = br i1 %icmp_ln36, void %for.inc44.1.split, void %for.inc47.1.exitStub" [../matrix_mult.cpp:36]   --->   Operation 20 'br' 'br_ln36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln39_3 = zext i3 %k" [../matrix_mult.cpp:39]   --->   Operation 21 'zext' 'zext_ln39_3' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%in_a_store_data_addr = getelementptr i16 %in_a_store_data, i64 0, i64 %zext_ln39_3" [../matrix_mult.cpp:39]   --->   Operation 22 'getelementptr' 'in_a_store_data_addr' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 23 [2/2] (2.32ns)   --->   "%in_a_store_data_load = load i5 %in_a_store_data_addr" [../matrix_mult.cpp:39]   --->   Operation 23 'load' 'in_a_store_data_load' <Predicate = (!icmp_ln36)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 25> <RAM>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln21 = store i3 %k_14, i3 %k_2" [../matrix_mult.cpp:21]   --->   Operation 24 'store' 'store_ln21' <Predicate = (!icmp_ln36)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 5.72>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln39_4 = zext i3 %k" [../matrix_mult.cpp:39]   --->   Operation 25 'zext' 'zext_ln39_4' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %k, i2 0" [../matrix_mult.cpp:39]   --->   Operation 26 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln39 = add i5 %p_shl, i5 %zext_ln39_4" [../matrix_mult.cpp:39]   --->   Operation 27 'add' 'add_ln39' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 28 [1/1] (3.40ns) (root node of TernaryAdder)   --->   "%add_ln39_2 = add i5 %add_ln39, i5 %or_ln_read" [../matrix_mult.cpp:39]   --->   Operation 28 'add' 'add_ln39_2' <Predicate = (!icmp_ln36)> <Delay = 3.40> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln39_5 = zext i5 %add_ln39_2" [../matrix_mult.cpp:39]   --->   Operation 29 'zext' 'zext_ln39_5' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 30 [1/2] (2.32ns)   --->   "%in_a_store_data_load = load i5 %in_a_store_data_addr" [../matrix_mult.cpp:39]   --->   Operation 30 'load' 'in_a_store_data_load' <Predicate = (!icmp_ln36)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 25> <RAM>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%in_b_addr = getelementptr i16 %in_b, i64 0, i64 %zext_ln39_5" [../matrix_mult.cpp:39]   --->   Operation 31 'getelementptr' 'in_b_addr' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 32 [2/2] (2.32ns)   --->   "%in_b_load = load i5 %in_b_addr" [../matrix_mult.cpp:39]   --->   Operation 32 'load' 'in_b_load' <Predicate = (!icmp_ln36)> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 25> <RAM>

State 3 <SV = 2> <Delay = 3.37>
ST_3 : Operation 33 [1/2] (2.32ns)   --->   "%in_b_load = load i5 %in_b_addr" [../matrix_mult.cpp:39]   --->   Operation 33 'load' 'in_b_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 25> <RAM>
ST_3 : Operation 34 [3/3] (1.05ns) (grouped into DSP with root node mult_acc_data)   --->   "%mul_ln39 = mul i16 %in_b_load, i16 %in_a_store_data_load" [../matrix_mult.cpp:39]   --->   Operation 34 'mul' 'mul_ln39' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 1.58>
ST_4 : Operation 35 [2/3] (1.05ns) (grouped into DSP with root node mult_acc_data)   --->   "%mul_ln39 = mul i16 %in_b_load, i16 %in_a_store_data_load" [../matrix_mult.cpp:39]   --->   Operation 35 'mul' 'mul_ln39' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%mult_acc_data_2_load_1 = load i16 %mult_acc_data_2"   --->   Operation 45 'load' 'mult_acc_data_2_load_1' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %mult_acc_data_2_out, i16 %mult_acc_data_2_load_1"   --->   Operation 46 'write' 'write_ln0' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 47 'ret' 'ret_ln0' <Predicate = (icmp_ln36)> <Delay = 1.58>

State 5 <SV = 4> <Delay = 2.10>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%mult_acc_data_2_load = load i16 %mult_acc_data_2" [../matrix_mult.cpp:39]   --->   Operation 36 'load' 'mult_acc_data_2_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 37 [1/3] (0.00ns) (grouped into DSP with root node mult_acc_data)   --->   "%mul_ln39 = mul i16 %in_b_load, i16 %in_a_store_data_load" [../matrix_mult.cpp:39]   --->   Operation 37 'mul' 'mul_ln39' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 38 [2/2] (2.10ns) (root node of the DSP)   --->   "%mult_acc_data = add i16 %mul_ln39, i16 %mult_acc_data_2_load" [../matrix_mult.cpp:39]   --->   Operation 38 'add' 'mult_acc_data' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 3.68>
ST_6 : Operation 39 [1/1] (0.00ns)   --->   "%specpipeline_ln37 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_1" [../matrix_mult.cpp:37]   --->   Operation 39 'specpipeline' 'specpipeline_ln37' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 40 [1/1] (0.00ns)   --->   "%speclooptripcount_ln21 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5" [../matrix_mult.cpp:21]   --->   Operation 40 'speclooptripcount' 'speclooptripcount_ln21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 41 [1/1] (0.00ns)   --->   "%specloopname_ln36 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [../matrix_mult.cpp:36]   --->   Operation 41 'specloopname' 'specloopname_ln36' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 42 [1/2] (2.10ns) (root node of the DSP)   --->   "%mult_acc_data = add i16 %mul_ln39, i16 %mult_acc_data_2_load" [../matrix_mult.cpp:39]   --->   Operation 42 'add' 'mult_acc_data' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 43 [1/1] (1.58ns)   --->   "%store_ln22 = store i16 %mult_acc_data, i16 %mult_acc_data_2" [../matrix_mult.cpp:22]   --->   Operation 43 'store' 'store_ln22' <Predicate = true> <Delay = 1.58>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln36 = br void %for.inc44.1" [../matrix_mult.cpp:36]   --->   Operation 44 'br' 'br_ln36' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ or_ln]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_a_store_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_b]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ mult_acc_data_2_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
k_2                    (alloca           ) [ 0100000]
mult_acc_data_2        (alloca           ) [ 0111111]
specmemcore_ln0        (specmemcore      ) [ 0000000]
specinterface_ln0      (specinterface    ) [ 0000000]
or_ln_read             (read             ) [ 0010000]
store_ln22             (store            ) [ 0000000]
store_ln21             (store            ) [ 0000000]
br_ln0                 (br               ) [ 0000000]
k                      (load             ) [ 0010000]
icmp_ln36              (icmp             ) [ 0111100]
k_14                   (add              ) [ 0000000]
br_ln36                (br               ) [ 0000000]
zext_ln39_3            (zext             ) [ 0000000]
in_a_store_data_addr   (getelementptr    ) [ 0010000]
store_ln21             (store            ) [ 0000000]
zext_ln39_4            (zext             ) [ 0000000]
p_shl                  (bitconcatenate   ) [ 0000000]
add_ln39               (add              ) [ 0000000]
add_ln39_2             (add              ) [ 0000000]
zext_ln39_5            (zext             ) [ 0000000]
in_a_store_data_load   (load             ) [ 0111110]
in_b_addr              (getelementptr    ) [ 0101000]
in_b_load              (load             ) [ 0110110]
mult_acc_data_2_load   (load             ) [ 0010001]
mul_ln39               (mul              ) [ 0010001]
specpipeline_ln37      (specpipeline     ) [ 0000000]
speclooptripcount_ln21 (speclooptripcount) [ 0000000]
specloopname_ln36      (specloopname     ) [ 0000000]
mult_acc_data          (add              ) [ 0000000]
store_ln22             (store            ) [ 0000000]
br_ln36                (br               ) [ 0000000]
mult_acc_data_2_load_1 (load             ) [ 0000000]
write_ln0              (write            ) [ 0000000]
ret_ln0                (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="or_ln">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="or_ln"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_a_store_data">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_a_store_data"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_b">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_b"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="mult_acc_data_2_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mult_acc_data_2_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="k_2_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_2/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="mult_acc_data_2_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mult_acc_data_2/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="or_ln_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="5" slack="0"/>
<pin id="68" dir="0" index="1" bw="5" slack="0"/>
<pin id="69" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="or_ln_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="write_ln0_write_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="0" slack="0"/>
<pin id="74" dir="0" index="1" bw="16" slack="0"/>
<pin id="75" dir="0" index="2" bw="16" slack="0"/>
<pin id="76" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/4 "/>
</bind>
</comp>

<comp id="79" class="1004" name="in_a_store_data_addr_gep_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="16" slack="0"/>
<pin id="81" dir="0" index="1" bw="1" slack="0"/>
<pin id="82" dir="0" index="2" bw="3" slack="0"/>
<pin id="83" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_a_store_data_addr/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="grp_access_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="5" slack="0"/>
<pin id="88" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="89" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="90" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_a_store_data_load/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="in_b_addr_gep_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="16" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="5" slack="0"/>
<pin id="96" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_b_addr/2 "/>
</bind>
</comp>

<comp id="99" class="1004" name="grp_access_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="5" slack="0"/>
<pin id="101" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="102" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="103" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_b_load/2 "/>
</bind>
</comp>

<comp id="105" class="1004" name="store_ln22_store_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="1" slack="0"/>
<pin id="107" dir="0" index="1" bw="16" slack="0"/>
<pin id="108" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="store_ln21_store_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="0" index="1" bw="3" slack="0"/>
<pin id="113" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln21/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="k_load_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="3" slack="0"/>
<pin id="117" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="icmp_ln36_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="3" slack="0"/>
<pin id="120" dir="0" index="1" bw="3" slack="0"/>
<pin id="121" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln36/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="k_14_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="3" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_14/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="zext_ln39_3_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="3" slack="0"/>
<pin id="132" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39_3/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="store_ln21_store_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="3" slack="0"/>
<pin id="137" dir="0" index="1" bw="3" slack="0"/>
<pin id="138" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln21/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="zext_ln39_4_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="3" slack="1"/>
<pin id="142" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39_4/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="p_shl_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="5" slack="0"/>
<pin id="145" dir="0" index="1" bw="3" slack="1"/>
<pin id="146" dir="0" index="2" bw="1" slack="0"/>
<pin id="147" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="add_ln39_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="5" slack="0"/>
<pin id="152" dir="0" index="1" bw="3" slack="0"/>
<pin id="153" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln39/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="add_ln39_2_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="5" slack="0"/>
<pin id="158" dir="0" index="1" bw="5" slack="1"/>
<pin id="159" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln39_2/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="zext_ln39_5_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="5" slack="0"/>
<pin id="163" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39_5/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="mult_acc_data_2_load_load_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="16" slack="4"/>
<pin id="168" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mult_acc_data_2_load/5 "/>
</bind>
</comp>

<comp id="169" class="1004" name="store_ln22_store_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="16" slack="0"/>
<pin id="171" dir="0" index="1" bw="16" slack="5"/>
<pin id="172" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/6 "/>
</bind>
</comp>

<comp id="173" class="1004" name="mult_acc_data_2_load_1_load_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="16" slack="3"/>
<pin id="175" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mult_acc_data_2_load_1/4 "/>
</bind>
</comp>

<comp id="177" class="1007" name="grp_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="16" slack="0"/>
<pin id="179" dir="0" index="1" bw="16" slack="1"/>
<pin id="180" dir="0" index="2" bw="16" slack="0"/>
<pin id="181" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln39/3 mult_acc_data/5 "/>
</bind>
</comp>

<comp id="185" class="1005" name="k_2_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="3" slack="0"/>
<pin id="187" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="k_2 "/>
</bind>
</comp>

<comp id="192" class="1005" name="mult_acc_data_2_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="16" slack="0"/>
<pin id="194" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="mult_acc_data_2 "/>
</bind>
</comp>

<comp id="200" class="1005" name="or_ln_read_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="5" slack="1"/>
<pin id="202" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="or_ln_read "/>
</bind>
</comp>

<comp id="205" class="1005" name="k_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="3" slack="1"/>
<pin id="207" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="211" class="1005" name="icmp_ln36_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="1" slack="1"/>
<pin id="213" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln36 "/>
</bind>
</comp>

<comp id="215" class="1005" name="in_a_store_data_addr_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="5" slack="1"/>
<pin id="217" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="in_a_store_data_addr "/>
</bind>
</comp>

<comp id="220" class="1005" name="in_a_store_data_load_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="16" slack="1"/>
<pin id="222" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="in_a_store_data_load "/>
</bind>
</comp>

<comp id="225" class="1005" name="in_b_addr_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="5" slack="1"/>
<pin id="227" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="in_b_addr "/>
</bind>
</comp>

<comp id="230" class="1005" name="in_b_load_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="16" slack="1"/>
<pin id="232" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="in_b_load "/>
</bind>
</comp>

<comp id="235" class="1005" name="mult_acc_data_2_load_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="16" slack="1"/>
<pin id="237" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mult_acc_data_2_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="8" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="8" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="70"><net_src comp="28" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="0" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="77"><net_src comp="56" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="6" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="84"><net_src comp="2" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="85"><net_src comp="38" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="91"><net_src comp="79" pin="3"/><net_sink comp="86" pin=0"/></net>

<net id="97"><net_src comp="4" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="38" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="104"><net_src comp="92" pin="3"/><net_sink comp="99" pin=0"/></net>

<net id="109"><net_src comp="30" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="114"><net_src comp="32" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="122"><net_src comp="115" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="34" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="115" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="36" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="133"><net_src comp="115" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="134"><net_src comp="130" pin="1"/><net_sink comp="79" pin=2"/></net>

<net id="139"><net_src comp="124" pin="2"/><net_sink comp="135" pin=0"/></net>

<net id="148"><net_src comp="40" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="42" pin="0"/><net_sink comp="143" pin=2"/></net>

<net id="154"><net_src comp="143" pin="3"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="140" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="150" pin="2"/><net_sink comp="156" pin=0"/></net>

<net id="164"><net_src comp="156" pin="2"/><net_sink comp="161" pin=0"/></net>

<net id="165"><net_src comp="161" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="176"><net_src comp="173" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="182"><net_src comp="99" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="166" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="184"><net_src comp="177" pin="3"/><net_sink comp="169" pin=0"/></net>

<net id="188"><net_src comp="58" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="189"><net_src comp="185" pin="1"/><net_sink comp="110" pin=1"/></net>

<net id="190"><net_src comp="185" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="191"><net_src comp="185" pin="1"/><net_sink comp="135" pin=1"/></net>

<net id="195"><net_src comp="62" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="196"><net_src comp="192" pin="1"/><net_sink comp="105" pin=1"/></net>

<net id="197"><net_src comp="192" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="198"><net_src comp="192" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="199"><net_src comp="192" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="203"><net_src comp="66" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="204"><net_src comp="200" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="208"><net_src comp="115" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="209"><net_src comp="205" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="210"><net_src comp="205" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="214"><net_src comp="118" pin="2"/><net_sink comp="211" pin=0"/></net>

<net id="218"><net_src comp="79" pin="3"/><net_sink comp="215" pin=0"/></net>

<net id="219"><net_src comp="215" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="223"><net_src comp="86" pin="3"/><net_sink comp="220" pin=0"/></net>

<net id="224"><net_src comp="220" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="228"><net_src comp="92" pin="3"/><net_sink comp="225" pin=0"/></net>

<net id="229"><net_src comp="225" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="233"><net_src comp="99" pin="3"/><net_sink comp="230" pin=0"/></net>

<net id="234"><net_src comp="230" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="238"><net_src comp="166" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="177" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: in_b | {}
	Port: mult_acc_data_2_out | {4 }
 - Input state : 
	Port: array_mult_Pipeline_MULT_ACC_LOOP1 : or_ln | {1 }
	Port: array_mult_Pipeline_MULT_ACC_LOOP1 : in_a_store_data | {1 2 }
	Port: array_mult_Pipeline_MULT_ACC_LOOP1 : in_b | {2 3 }
  - Chain level:
	State 1
		store_ln22 : 1
		store_ln21 : 1
		k : 1
		icmp_ln36 : 2
		k_14 : 2
		br_ln36 : 3
		zext_ln39_3 : 2
		in_a_store_data_addr : 3
		in_a_store_data_load : 4
		store_ln21 : 3
	State 2
		add_ln39 : 1
		add_ln39_2 : 2
		zext_ln39_5 : 3
		in_b_addr : 4
		in_b_load : 5
	State 3
		mul_ln39 : 1
	State 4
		write_ln0 : 1
	State 5
		mult_acc_data : 1
	State 6
		store_ln22 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|          |      k_14_fu_124      |    0    |    0    |    11   |
|    add   |    add_ln39_fu_150    |    0    |    0    |    7    |
|          |   add_ln39_2_fu_156   |    0    |    0    |    7    |
|----------|-----------------------|---------|---------|---------|
|   icmp   |    icmp_ln36_fu_118   |    0    |    0    |    11   |
|----------|-----------------------|---------|---------|---------|
|  muladd  |       grp_fu_177      |    1    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   read   | or_ln_read_read_fu_66 |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   write  | write_ln0_write_fu_72 |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |   zext_ln39_3_fu_130  |    0    |    0    |    0    |
|   zext   |   zext_ln39_4_fu_140  |    0    |    0    |    0    |
|          |   zext_ln39_5_fu_161  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|bitconcatenate|      p_shl_fu_143     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    1    |    0    |    36   |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|      icmp_ln36_reg_211     |    1   |
|in_a_store_data_addr_reg_215|    5   |
|in_a_store_data_load_reg_220|   16   |
|      in_b_addr_reg_225     |    5   |
|      in_b_load_reg_230     |   16   |
|         k_2_reg_185        |    3   |
|          k_reg_205         |    3   |
|mult_acc_data_2_load_reg_235|   16   |
|   mult_acc_data_2_reg_192  |   16   |
|     or_ln_read_reg_200     |    5   |
+----------------------------+--------+
|            Total           |   86   |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_86 |  p0  |   2  |   5  |   10   ||    0    ||    9    |
| grp_access_fu_99 |  p0  |   2  |   5  |   10   ||    0    ||    9    |
|    grp_fu_177    |  p0  |   2  |  16  |   32   ||    0    ||    9    |
|    grp_fu_177    |  p1  |   2  |  16  |   32   ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|
|       Total      |      |      |      |   84   ||  6.352  ||    0    ||    36   |
|------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   36   |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    6   |    0   |   36   |
|  Register |    -   |    -   |   86   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    6   |   86   |   72   |
+-----------+--------+--------+--------+--------+
