From 70888b79fe8541add5185f616413570c94e57b67 Mon Sep 17 00:00:00 2001
From: Duy Nguyen <duynt26@fsoft.com.vn>
Date: Tue, 15 Oct 2019 11:14:27 +0700
Subject: [PATCH 265/629] ARM: dts: iwg23s: Add msiof support

Signed-off-by: khanhluu <khanh.luu.xw@rvc.renesas.com>
Signed-off-by: Nguyen Van Linh [FGA.BU13] <LinhNv25@fsoft.com.vn>
Signed-off-by: vietn <vietn@fsoft.com.vn>
Signed-off-by: Pham Thanh Tam [FGA.AIS] <tampt8@fsoft.com.vn>
Signed-off-by: Duy Nguyen <duynt26@fsoft.com.vn>
---
 arch/arm/boot/dts/r8a77470-iwg23s-sbc.dts | 17 +++++++++++++++++
 1 file changed, 17 insertions(+)

diff --git a/arch/arm/boot/dts/r8a77470-iwg23s-sbc.dts b/arch/arm/boot/dts/r8a77470-iwg23s-sbc.dts
index 30ec1d2cadd7..5f0165f16d8c 100644
--- a/arch/arm/boot/dts/r8a77470-iwg23s-sbc.dts
+++ b/arch/arm/boot/dts/r8a77470-iwg23s-sbc.dts
@@ -208,6 +208,11 @@
 		renesas,function = "i2c4";
 	};
 
+	msiof2_pins: spi4 {
+		renesas,groups = "msiof2_clk_a", "msiof2_sync_a", "msiof2_ss1_a", "msiof2_rx_a", "msiof2_tx_a";
+		renesas,function = "msiof2";
+	};
+
 	du0_pins: du0 {
 		renesas,groups = "du0_rgb888", "du0_clk0_out", "du0_sync",
 						"du0_cde", "du0_disp";
@@ -339,6 +344,18 @@
 	};
 };
 
+&msiof2 {
+	pinctrl-0 = <&msiof2_pins>;
+	pinctrl-names = "default";
+	status = "okay";
+
+	spidev@0 {
+		compatible = "renesas,spidev-r8a77470";
+		reg = <0>;
+		spi-max-frequency = <1000000>;
+	};
+};
+
 &du {
 	pinctrl-0 = <&du0_pins>;
 	pinctrl-names = "default";
-- 
2.17.1

