// Seed: 2057069434
module module_0 (
    input wand id_0,
    output tri0 module_0,
    output tri1 id_2,
    output supply1 id_3
);
  initial begin
    disable id_5;
  end
endmodule
module module_1 (
    input  tri0  id_0,
    input  uwire id_1,
    input  tri0  id_2,
    input  tri   id_3,
    output wire  id_4,
    input  wire  id_5,
    input  tri   id_6,
    input  tri0  id_7,
    output wand  id_8,
    output tri0  id_9,
    input  tri1  id_10,
    input  wand  id_11,
    output logic id_12,
    input  uwire id_13,
    input  tri0  id_14,
    output tri1  id_15,
    input  tri0  id_16
    , id_19,
    output uwire id_17
);
  id_20(
      .id_0(~id_13),
      .id_1(),
      .id_2(1 - 1'b0),
      .id_3(id_2),
      .id_4(""),
      .id_5(id_12),
      .id_6(id_1),
      .id_7(1),
      .id_8(id_1),
      .id_9(1),
      .id_10(1),
      .id_11({1{1'h0}}),
      .id_12(id_2),
      .id_13(id_17),
      .id_14(),
      .id_15(id_15)
  );
  always @(1) begin
    id_12 <= 1'b0;
  end
  module_0(
      id_5, id_8, id_15, id_4
  );
endmodule
