# Digital_VLSI_Design_Cadence
Cadence Schematics along with Test Schematics.
## Designs
-Basic Gates (AND,NAND,XOR,OR,XNOR,NOR,INV)<br>
-Multiplexers (1:4,1:8)<br>
-Decoders<br>
-Full Adder, Half Adder, Low Power Full Adder<br>
-DRAM, SRAM<br>
-Flip-Flops(JK , SR, T)<br>
-4 Bit Inverter<br>
-4 Bit Adder/Subtractor<br>
-4 Bit Ripple Carry Adder<br>
