From d62541be7fb7e726f021485149ae1266f726ccdd Mon Sep 17 00:00:00 2001
From: "tao.dong" <tao.dong@amlogic.com>
Date: Wed, 16 Apr 2014 11:14:11 +0800
Subject: [PATCH 3935/5965] PD#86956: improve HDMI by set register
 HDMI_PHY_CNTL0

---
 drivers/amlogic/display/vout/enc_clk_config.c | 3 ++-
 1 file changed, 2 insertions(+), 1 deletion(-)

diff --git a/drivers/amlogic/display/vout/enc_clk_config.c b/drivers/amlogic/display/vout/enc_clk_config.c
index b2324aec09df..edc52942ffbf 100755
--- a/drivers/amlogic/display/vout/enc_clk_config.c
+++ b/drivers/amlogic/display/vout/enc_clk_config.c
@@ -38,6 +38,7 @@ static void set_hpll_clk_out(unsigned clk)
     aml_write_reg32(P_HHI_VID_PLL_CNTL4, 0x40238100);
     aml_write_reg32(P_HHI_VID_PLL_CNTL5, 0x00012286);
     aml_write_reg32(P_HHI_VID2_PLL_CNTL2, 0x430a800);       // internal LDO share with HPLL & VIID PLL
+    aml_write_reg32(P_HHI_HDMI_PHY_CNTL0, 0x08930e9b);
 #endif
     switch(clk){
 #ifdef CONFIG_ARCH_MESON8
@@ -67,7 +68,7 @@ static void set_hpll_clk_out(unsigned clk)
         ;
     }
     aml_write_reg32(P_HHI_VID_PLL_CNTL2, 0x69c8ce00);
-    aml_write_reg32(P_HHI_HDMI_PHY_CNTL0, 0x08c38d0b);
+    aml_write_reg32(P_HHI_HDMI_PHY_CNTL0, 0x08930e9b);
 #endif
 #ifdef CONFIG_ARCH_MESON6
             WRITE_CBUS_REG(HHI_VID_PLL_CNTL, 0x43e);
-- 
2.19.0

