
---------- Begin Simulation Statistics ----------
final_tick                               108226833000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 439533                       # Simulator instruction rate (inst/s)
host_mem_usage                                 704740                       # Number of bytes of host memory used
host_op_rate                                   479704                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   227.51                       # Real time elapsed on the host
host_tick_rate                              475692913                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     109139424                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.108227                       # Number of seconds simulated
sim_ticks                                108226833000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             92.961195                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 8062926                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              8673432                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                482                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             88892                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          15821665                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             287881                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          551208                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           263327                       # Number of indirect misses.
system.cpu.branchPred.lookups                19662104                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 1050609                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          986                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     109139424                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.082268                       # CPI: cycles per instruction
system.cpu.discardedOps                        430580                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           49085880                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          17528806                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         10083671                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         2746231                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.923985                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        108226833                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72223173     66.18%     66.18% # Class of committed instruction
system.cpu.op_class_0::IntMult                 547032      0.50%     66.68% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 231656      0.21%     66.89% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     66.89% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 148482      0.14%     67.02% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                 115828      0.11%     67.13% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.13% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 42808      0.04%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           159857      0.15%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::MemRead               20932798     19.18%     86.50% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14737790     13.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109139424                       # Class of committed instruction
system.cpu.tickCycles                       105480602                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        25000                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         52253                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           79                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           23                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        45465                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          365                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        91403                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            388                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 108226833000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               8299                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        24769                       # Transaction distribution
system.membus.trans_dist::CleanEvict              209                       # Transaction distribution
system.membus.trans_dist::ReadExReq             18976                       # Transaction distribution
system.membus.trans_dist::ReadExResp            18976                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          8299                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        79528                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  79528                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      6661632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 6661632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             27275                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   27275    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               27275                       # Request fanout histogram
system.membus.respLayer1.occupancy          258154250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           250405000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 108226833000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             26081                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        63082                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          862                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            6857                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            19860                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           19860                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1085                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        24996                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         3032                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       134312                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                137344                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       249216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     10645632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               10894848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           25339                       # Total snoops (count)
system.tol2bus.snoopTraffic                   3170432                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            71280                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.006916                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.086683                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  70810     99.34%     99.34% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    447      0.63%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     23      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              71280                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          248103000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         224282997                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           5425000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 108226833000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                  741                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                17922                       # number of demand (read+write) hits
system.l2.demand_hits::total                    18663                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 741                       # number of overall hits
system.l2.overall_hits::.cpu.data               17922                       # number of overall hits
system.l2.overall_hits::total                   18663                       # number of overall hits
system.l2.demand_misses::.cpu.inst                344                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              26934                       # number of demand (read+write) misses
system.l2.demand_misses::total                  27278                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               344                       # number of overall misses
system.l2.overall_misses::.cpu.data             26934                       # number of overall misses
system.l2.overall_misses::total                 27278                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     35013000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   3013412000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3048425000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     35013000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   3013412000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3048425000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1085                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            44856                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                45941                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1085                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           44856                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               45941                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.317051                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.600455                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.593762                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.317051                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.600455                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.593762                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 101781.976744                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 111881.339571                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 111753.977564                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 101781.976744                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 111881.339571                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 111753.977564                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               24769                       # number of writebacks
system.l2.writebacks::total                     24769                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           344                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         26931                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             27275                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          344                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        26931                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            27275                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     28133000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   2474517000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2502650000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     28133000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   2474517000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2502650000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.317051                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.600388                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.593696                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.317051                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.600388                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.593696                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 81781.976744                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 91883.591400                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91756.186984                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 81781.976744                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 91883.591400                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91756.186984                       # average overall mshr miss latency
system.l2.replacements                          25339                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        38313                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            38313                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        38313                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        38313                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          855                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              855                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          855                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          855                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           27                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            27                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data               884                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   884                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           18976                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               18976                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   2102201000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2102201000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         19860                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             19860                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.955488                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.955488                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 110782.093170                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 110782.093170                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        18976                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          18976                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   1722681000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1722681000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.955488                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.955488                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 90782.093170                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 90782.093170                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            741                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                741                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          344                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              344                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     35013000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     35013000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1085                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1085                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.317051                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.317051                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 101781.976744                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 101781.976744                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          344                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          344                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     28133000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     28133000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.317051                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.317051                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 81781.976744                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 81781.976744                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         17038                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             17038                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         7958                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            7958                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    911211000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    911211000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        24996                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         24996                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.318371                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.318371                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 114502.513194                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 114502.513194                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         7955                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         7955                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    751836000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    751836000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.318251                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.318251                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 94511.125079                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 94511.125079                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 108226833000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2030.207484                       # Cycle average of tags in use
system.l2.tags.total_refs                       91294                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     27387                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.333479                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     92000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      13.556421                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        11.635803                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      2005.015261                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.006619                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.005682                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.979011                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.991312                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          136                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1551                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          351                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    757979                       # Number of tag accesses
system.l2.tags.data_accesses                   757979                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 108226833000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          44032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        3447168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            3491200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        44032                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         44032                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      3170432                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3170432                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             344                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           26931                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               27275                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        24769                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              24769                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            406849                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          31851325                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              32258174                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       406849                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           406849                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       29294325                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             29294325                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       29294325                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           406849                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         31851325                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             61552499                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     49538.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       688.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     53842.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001315374750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2743                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2743                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              133856                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              46808                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       27275                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      24769                       # Number of write requests accepted
system.mem_ctrls.readBursts                     54550                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    49538                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     20                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              3342                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              3276                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              3484                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              3780                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              3530                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              3510                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              3438                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              3458                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              3414                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              3240                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             3436                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             3364                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             3250                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             3346                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             3306                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             3356                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3040                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2956                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3148                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3360                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3096                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3142                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3120                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3106                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3067                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2990                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3148                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3124                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             3006                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3070                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3052                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3086                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.49                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1038937250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  272650000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              2061374750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     19052.58                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                37802.58                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    31910                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   34181                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 58.52                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                69.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 54550                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                49538                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   26213                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   26217                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1046                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1044                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2758                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2785                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2825                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2758                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        37949                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    175.459063                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   152.040089                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   129.298401                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2049      5.40%      5.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        27877     73.46%     78.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         5004     13.19%     92.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1628      4.29%     96.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          502      1.32%     97.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          363      0.96%     98.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          184      0.48%     99.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          144      0.38%     99.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          198      0.52%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        37949                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2743                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.875319                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.191126                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     83.064503                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          2742     99.96%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2743                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2743                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.049945                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.033334                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.775293                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              171      6.23%      6.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      0.07%      6.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2330     84.94%     91.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                2      0.07%     91.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              235      8.57%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.11%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2743                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                3489920                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1280                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3168704                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 3491200                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3170432                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        32.25                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        29.28                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     32.26                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     29.29                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.48                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.25                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.23                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  108221985000                       # Total gap between requests
system.mem_ctrls.avgGap                    2079432.50                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        44032                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      3445888                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      3168704                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 406849.196076910070                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 31839497.696472372860                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 29278358.353145197034                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          688                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        53862                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        49538                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     19232000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2042142750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2434960290250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27953.49                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     37914.35                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  49153383.06                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    63.51                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            133175280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             70780545                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           190723680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          128114460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     8542881360.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      19693196190                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      24975360000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        53734231515                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        496.496387                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  64721123500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3613740000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  39891969500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            137787720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             73235910                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           198620520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          130332960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     8542881360.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      20129436000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      24608000160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        53820294630                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        497.291597                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  63758595750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3613740000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  40854497250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    108226833000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 108226833000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     25653901                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         25653901                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     25653901                       # number of overall hits
system.cpu.icache.overall_hits::total        25653901                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1085                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1085                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1085                       # number of overall misses
system.cpu.icache.overall_misses::total          1085                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     56296000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     56296000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     56296000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     56296000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     25654986                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     25654986                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     25654986                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     25654986                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000042                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000042                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000042                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000042                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 51885.714286                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 51885.714286                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 51885.714286                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 51885.714286                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          862                       # number of writebacks
system.cpu.icache.writebacks::total               862                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         1085                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1085                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1085                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1085                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     54126000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     54126000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     54126000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     54126000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000042                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000042                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000042                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000042                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 49885.714286                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 49885.714286                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 49885.714286                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 49885.714286                       # average overall mshr miss latency
system.cpu.icache.replacements                    862                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     25653901                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        25653901                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1085                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1085                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     56296000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     56296000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     25654986                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     25654986                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000042                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000042                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 51885.714286                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 51885.714286                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1085                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1085                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     54126000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     54126000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000042                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000042                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 49885.714286                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 49885.714286                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 108226833000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           222.825945                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            25654986                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1085                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          23645.148387                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            113000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   222.825945                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.870414                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.870414                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          223                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          217                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.871094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          51311057                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         51311057                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 108226833000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 108226833000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 108226833000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     34981232                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         34981232                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     34984290                       # number of overall hits
system.cpu.dcache.overall_hits::total        34984290                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        57789                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          57789                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        57860                       # number of overall misses
system.cpu.dcache.overall_misses::total         57860                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   4429384000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   4429384000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   4429384000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   4429384000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     35039021                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     35039021                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     35042150                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     35042150                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001649                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001649                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001651                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001651                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 76647.528076                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 76647.528076                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 76553.473903                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 76553.473903                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        38313                       # number of writebacks
system.cpu.dcache.writebacks::total             38313                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        12970                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        12970                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        12970                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        12970                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        44819                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        44819                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        44856                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        44856                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3523448000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3523448000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3525327000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3525327000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001279                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001279                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001280                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001280                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 78615.051652                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 78615.051652                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 78592.094703                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 78592.094703                       # average overall mshr miss latency
system.cpu.dcache.replacements                  44600                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     20828815                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20828815                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        28809                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         28809                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1512956000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1512956000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     20857624                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     20857624                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001381                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001381                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 52516.782950                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 52516.782950                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         3850                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3850                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        24959                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        24959                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1343038000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1343038000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001197                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001197                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 53809.768020                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 53809.768020                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14152417                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14152417                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        28980                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        28980                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2916428000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2916428000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14181397                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14181397                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.002044                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002044                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 100635.886818                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 100635.886818                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         9120                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         9120                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        19860                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        19860                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2180410000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2180410000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001400                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001400                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 109789.023162                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 109789.023162                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3058                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3058                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           71                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           71                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3129                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3129                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.022691                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.022691                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           37                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           37                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1879000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1879000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.011825                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.011825                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 50783.783784                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 50783.783784                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        85610                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        85610                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        85610                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        85610                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data        85610                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        85610                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        85610                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        85610                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 108226833000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.716672                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35200366                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             44856                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            784.741528                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            233000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   255.716672                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998893                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998893                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          161                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           54                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           12                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          70471596                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         70471596                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 108226833000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 108226833000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
