Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o /home/yzy/ise/Exp07-MUX/MUX4T1_4_MUX4T1_4_sch_tb_isim_beh.exe -prj /home/yzy/ise/Exp07-MUX/MUX4T1_4_MUX4T1_4_sch_tb_beh.prj work.MUX4T1_4_MUX4T1_4_sch_tb work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "/home/yzy/ise/Exp07-MUX/MUX4T1_4.vf" into library work
Analyzing Verilog file "/home/yzy/ise/Exp07-MUX/CODE/TEST1.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 94500 KB
Fuse CPU Usage: 930 ms
Compiling module INV
Compiling module AND2
Compiling module OR4
Compiling module MUX4T1_4
Compiling module MUX4T1_4_MUX4T1_4_sch_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 6 Verilog Units
Built simulation executable /home/yzy/ise/Exp07-MUX/MUX4T1_4_MUX4T1_4_sch_tb_isim_beh.exe
Fuse Memory Usage: 1178968 KB
Fuse CPU Usage: 950 ms
GCC CPU Usage: 440 ms
