
CANbus.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000258  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000384c  08000258  08000258  00001258  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000020  08003aa4  08003aa4  00004aa4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003ac4  08003ac4  0000500c  2**0
                  CONTENTS
  4 .ARM          00000000  08003ac4  08003ac4  0000500c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003ac4  08003ac4  0000500c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003ac4  08003ac4  00004ac4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003ac8  08003ac8  00004ac8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08003acc  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000104  2000000c  08003ad8  0000500c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000110  08003ad8  00005110  2**0
                  ALLOC
 11 .ARM.attributes 00000036  00000000  00000000  0000500c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a803  00000000  00000000  00005042  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001b4d  00000000  00000000  0000f845  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000960  00000000  00000000  00011398  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000006ee  00000000  00000000  00011cf8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001f244  00000000  00000000  000123e6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000b9ef  00000000  00000000  0003162a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c13eb  00000000  00000000  0003d019  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000fe404  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002578  00000000  00000000  000fe448  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000062  00000000  00000000  001009c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000258 <__do_global_dtors_aux>:
 8000258:	b510      	push	{r4, lr}
 800025a:	4c05      	ldr	r4, [pc, #20]	@ (8000270 <__do_global_dtors_aux+0x18>)
 800025c:	7823      	ldrb	r3, [r4, #0]
 800025e:	b933      	cbnz	r3, 800026e <__do_global_dtors_aux+0x16>
 8000260:	4b04      	ldr	r3, [pc, #16]	@ (8000274 <__do_global_dtors_aux+0x1c>)
 8000262:	b113      	cbz	r3, 800026a <__do_global_dtors_aux+0x12>
 8000264:	4804      	ldr	r0, [pc, #16]	@ (8000278 <__do_global_dtors_aux+0x20>)
 8000266:	f3af 8000 	nop.w
 800026a:	2301      	movs	r3, #1
 800026c:	7023      	strb	r3, [r4, #0]
 800026e:	bd10      	pop	{r4, pc}
 8000270:	2000000c 	.word	0x2000000c
 8000274:	00000000 	.word	0x00000000
 8000278:	08003a8c 	.word	0x08003a8c

0800027c <frame_dummy>:
 800027c:	b508      	push	{r3, lr}
 800027e:	4b03      	ldr	r3, [pc, #12]	@ (800028c <frame_dummy+0x10>)
 8000280:	b11b      	cbz	r3, 800028a <frame_dummy+0xe>
 8000282:	4903      	ldr	r1, [pc, #12]	@ (8000290 <frame_dummy+0x14>)
 8000284:	4803      	ldr	r0, [pc, #12]	@ (8000294 <frame_dummy+0x18>)
 8000286:	f3af 8000 	nop.w
 800028a:	bd08      	pop	{r3, pc}
 800028c:	00000000 	.word	0x00000000
 8000290:	20000010 	.word	0x20000010
 8000294:	08003a8c 	.word	0x08003a8c

08000298 <HAL_FDCAN_RxFifo0Callback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo0ITs)
{
 8000298:	b580      	push	{r7, lr}
 800029a:	b082      	sub	sp, #8
 800029c:	af00      	add	r7, sp, #0
 800029e:	6078      	str	r0, [r7, #4]
 80002a0:	6039      	str	r1, [r7, #0]
	if((RxFifo0ITs & FDCAN_IT_RX_FIFO0_NEW_MESSAGE) != RESET)
 80002a2:	683b      	ldr	r3, [r7, #0]
 80002a4:	f003 0301 	and.w	r3, r3, #1
 80002a8:	2b00      	cmp	r3, #0
 80002aa:	d014      	beq.n	80002d6 <HAL_FDCAN_RxFifo0Callback+0x3e>
	{
		/* Retreive Rx messages from RX FIFO0 */
		if (HAL_FDCAN_GetRxMessage(hfdcan, FDCAN_RX_FIFO0, &RxHeader, RxData) != HAL_OK)
 80002ac:	4b0c      	ldr	r3, [pc, #48]	@ (80002e0 <HAL_FDCAN_RxFifo0Callback+0x48>)
 80002ae:	4a0d      	ldr	r2, [pc, #52]	@ (80002e4 <HAL_FDCAN_RxFifo0Callback+0x4c>)
 80002b0:	2140      	movs	r1, #64	@ 0x40
 80002b2:	6878      	ldr	r0, [r7, #4]
 80002b4:	f000 fffa 	bl	80012ac <HAL_FDCAN_GetRxMessage>
 80002b8:	4603      	mov	r3, r0
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	d001      	beq.n	80002c2 <HAL_FDCAN_RxFifo0Callback+0x2a>
		{
			/* Reception Error */
			Error_Handler();
 80002be:	f000 f977 	bl	80005b0 <Error_Handler>
		}
		if (HAL_FDCAN_ActivateNotification(hfdcan, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0) != HAL_OK)
 80002c2:	2200      	movs	r2, #0
 80002c4:	2101      	movs	r1, #1
 80002c6:	6878      	ldr	r0, [r7, #4]
 80002c8:	f001 f8f8 	bl	80014bc <HAL_FDCAN_ActivateNotification>
 80002cc:	4603      	mov	r3, r0
 80002ce:	2b00      	cmp	r3, #0
 80002d0:	d001      	beq.n	80002d6 <HAL_FDCAN_RxFifo0Callback+0x3e>
		{
			/* Notification Error */
			Error_Handler();
 80002d2:	f000 f96d 	bl	80005b0 <Error_Handler>
		}
	}
}
 80002d6:	bf00      	nop
 80002d8:	3708      	adds	r7, #8
 80002da:	46bd      	mov	sp, r7
 80002dc:	bd80      	pop	{r7, pc}
 80002de:	bf00      	nop
 80002e0:	20000104 	.word	0x20000104
 80002e4:	200000d4 	.word	0x200000d4

080002e8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80002e8:	b580      	push	{r7, lr}
 80002ea:	b082      	sub	sp, #8
 80002ec:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80002ee:	f000 fad7 	bl	80008a0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80002f2:	f000 f859 	bl	80003a8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80002f6:	f000 f941 	bl	800057c <MX_GPIO_Init>
  MX_FDCAN1_Init();
 80002fa:	f000 f8e5 	bl	80004c8 <MX_FDCAN1_Init>
  MX_ICACHE_Init();
 80002fe:	f000 f929 	bl	8000554 <MX_ICACHE_Init>
  MX_CRC_Init();
 8000302:	f000 f8bf 	bl	8000484 <MX_CRC_Init>
  /* USER CODE BEGIN 2 */
  if(HAL_FDCAN_Start(&hfdcan1)!= HAL_OK)
 8000306:	4825      	ldr	r0, [pc, #148]	@ (800039c <main+0xb4>)
 8000308:	f000 ff64 	bl	80011d4 <HAL_FDCAN_Start>
 800030c:	4603      	mov	r3, r0
 800030e:	2b00      	cmp	r3, #0
 8000310:	d001      	beq.n	8000316 <main+0x2e>
  {
	Error_Handler();
 8000312:	f000 f94d 	bl	80005b0 <Error_Handler>
  }
  if (HAL_FDCAN_ActivateNotification(&hfdcan1, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0) != HAL_OK)
 8000316:	2200      	movs	r2, #0
 8000318:	2101      	movs	r1, #1
 800031a:	4820      	ldr	r0, [pc, #128]	@ (800039c <main+0xb4>)
 800031c:	f001 f8ce 	bl	80014bc <HAL_FDCAN_ActivateNotification>
 8000320:	4603      	mov	r3, r0
 8000322:	2b00      	cmp	r3, #0
 8000324:	d001      	beq.n	800032a <main+0x42>
  {
	/* Notification Error */
	Error_Handler();
 8000326:	f000 f943 	bl	80005b0 <Error_Handler>
  }

  TxHeader.Identifier = 0x1;
 800032a:	4b1d      	ldr	r3, [pc, #116]	@ (80003a0 <main+0xb8>)
 800032c:	2201      	movs	r2, #1
 800032e:	601a      	str	r2, [r3, #0]
  TxHeader.IdType = FDCAN_STANDARD_ID;
 8000330:	4b1b      	ldr	r3, [pc, #108]	@ (80003a0 <main+0xb8>)
 8000332:	2200      	movs	r2, #0
 8000334:	605a      	str	r2, [r3, #4]
  TxHeader.TxFrameType = FDCAN_DATA_FRAME;
 8000336:	4b1a      	ldr	r3, [pc, #104]	@ (80003a0 <main+0xb8>)
 8000338:	2200      	movs	r2, #0
 800033a:	609a      	str	r2, [r3, #8]
  TxHeader.DataLength = FDCAN_DLC_BYTES_8;
 800033c:	4b18      	ldr	r3, [pc, #96]	@ (80003a0 <main+0xb8>)
 800033e:	2208      	movs	r2, #8
 8000340:	60da      	str	r2, [r3, #12]
  TxHeader.ErrorStateIndicator = FDCAN_ESI_ACTIVE;
 8000342:	4b17      	ldr	r3, [pc, #92]	@ (80003a0 <main+0xb8>)
 8000344:	2200      	movs	r2, #0
 8000346:	611a      	str	r2, [r3, #16]
  TxHeader.BitRateSwitch = FDCAN_BRS_OFF;
 8000348:	4b15      	ldr	r3, [pc, #84]	@ (80003a0 <main+0xb8>)
 800034a:	2200      	movs	r2, #0
 800034c:	615a      	str	r2, [r3, #20]
  TxHeader.FDFormat = FDCAN_FD_CAN;
 800034e:	4b14      	ldr	r3, [pc, #80]	@ (80003a0 <main+0xb8>)
 8000350:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8000354:	619a      	str	r2, [r3, #24]
  TxHeader.TxEventFifoControl = FDCAN_NO_TX_EVENTS;
 8000356:	4b12      	ldr	r3, [pc, #72]	@ (80003a0 <main+0xb8>)
 8000358:	2200      	movs	r2, #0
 800035a:	61da      	str	r2, [r3, #28]
  TxHeader.MessageMarker = 0;
 800035c:	4b10      	ldr	r3, [pc, #64]	@ (80003a0 <main+0xb8>)
 800035e:	2200      	movs	r2, #0
 8000360:	621a      	str	r2, [r3, #32]

  for (int i=0; i<8; i++)
 8000362:	2300      	movs	r3, #0
 8000364:	607b      	str	r3, [r7, #4]
 8000366:	e009      	b.n	800037c <main+0x94>
  {
	  TxData[i] = i;
 8000368:	687b      	ldr	r3, [r7, #4]
 800036a:	b2d9      	uxtb	r1, r3
 800036c:	4a0d      	ldr	r2, [pc, #52]	@ (80003a4 <main+0xbc>)
 800036e:	687b      	ldr	r3, [r7, #4]
 8000370:	4413      	add	r3, r2
 8000372:	460a      	mov	r2, r1
 8000374:	701a      	strb	r2, [r3, #0]
  for (int i=0; i<8; i++)
 8000376:	687b      	ldr	r3, [r7, #4]
 8000378:	3301      	adds	r3, #1
 800037a:	607b      	str	r3, [r7, #4]
 800037c:	687b      	ldr	r3, [r7, #4]
 800037e:	2b07      	cmp	r3, #7
 8000380:	ddf2      	ble.n	8000368 <main+0x80>
  }

  if (HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &TxHeader, TxData)!= HAL_OK)
 8000382:	4a08      	ldr	r2, [pc, #32]	@ (80003a4 <main+0xbc>)
 8000384:	4906      	ldr	r1, [pc, #24]	@ (80003a0 <main+0xb8>)
 8000386:	4805      	ldr	r0, [pc, #20]	@ (800039c <main+0xb4>)
 8000388:	f000 ff4c 	bl	8001224 <HAL_FDCAN_AddMessageToTxFifoQ>
 800038c:	4603      	mov	r3, r0
 800038e:	2b00      	cmp	r3, #0
 8000390:	d002      	beq.n	8000398 <main+0xb0>
  {
	  Error_Handler();
 8000392:	f000 f90d 	bl	80005b0 <Error_Handler>
  }
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000396:	bf00      	nop
 8000398:	bf00      	nop
 800039a:	e7fd      	b.n	8000398 <main+0xb0>
 800039c:	2000004c 	.word	0x2000004c
 80003a0:	200000b0 	.word	0x200000b0
 80003a4:	200000fc 	.word	0x200000fc

080003a8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80003a8:	b580      	push	{r7, lr}
 80003aa:	b09c      	sub	sp, #112	@ 0x70
 80003ac:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80003ae:	f107 0320 	add.w	r3, r7, #32
 80003b2:	2250      	movs	r2, #80	@ 0x50
 80003b4:	2100      	movs	r1, #0
 80003b6:	4618      	mov	r0, r3
 80003b8:	f003 fb3c 	bl	8003a34 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80003bc:	f107 0308 	add.w	r3, r7, #8
 80003c0:	2200      	movs	r2, #0
 80003c2:	601a      	str	r2, [r3, #0]
 80003c4:	605a      	str	r2, [r3, #4]
 80003c6:	609a      	str	r2, [r3, #8]
 80003c8:	60da      	str	r2, [r3, #12]
 80003ca:	611a      	str	r2, [r3, #16]
 80003cc:	615a      	str	r2, [r3, #20]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80003ce:	4b2c      	ldr	r3, [pc, #176]	@ (8000480 <SystemClock_Config+0xd8>)
 80003d0:	691b      	ldr	r3, [r3, #16]
 80003d2:	4a2b      	ldr	r2, [pc, #172]	@ (8000480 <SystemClock_Config+0xd8>)
 80003d4:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 80003d8:	6113      	str	r3, [r2, #16]
 80003da:	4b29      	ldr	r3, [pc, #164]	@ (8000480 <SystemClock_Config+0xd8>)
 80003dc:	691b      	ldr	r3, [r3, #16]
 80003de:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80003e2:	607b      	str	r3, [r7, #4]
 80003e4:	687b      	ldr	r3, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80003e6:	bf00      	nop
 80003e8:	4b25      	ldr	r3, [pc, #148]	@ (8000480 <SystemClock_Config+0xd8>)
 80003ea:	695b      	ldr	r3, [r3, #20]
 80003ec:	f003 0308 	and.w	r3, r3, #8
 80003f0:	2b08      	cmp	r3, #8
 80003f2:	d1f9      	bne.n	80003e8 <SystemClock_Config+0x40>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_CSI;
 80003f4:	2312      	movs	r3, #18
 80003f6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80003f8:	2301      	movs	r3, #1
 80003fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV2;
 80003fc:	2308      	movs	r3, #8
 80003fe:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000400:	2340      	movs	r3, #64	@ 0x40
 8000402:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.CSIState = RCC_CSI_ON;
 8000404:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000408:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.CSICalibrationValue = RCC_CSICALIBRATION_DEFAULT;
 800040a:	2320      	movs	r3, #32
 800040c:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800040e:	2302      	movs	r3, #2
 8000410:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLL1_SOURCE_CSI;
 8000412:	2302      	movs	r3, #2
 8000414:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000416:	2301      	movs	r3, #1
 8000418:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 50;
 800041a:	2332      	movs	r3, #50	@ 0x32
 800041c:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 800041e:	2302      	movs	r3, #2
 8000420:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000422:	2304      	movs	r3, #4
 8000424:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000426:	2302      	movs	r3, #2
 8000428:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1_VCIRANGE_2;
 800042a:	2308      	movs	r3, #8
 800042c:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1_VCORANGE_WIDE;
 800042e:	2300      	movs	r3, #0
 8000430:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000432:	2300      	movs	r3, #0
 8000434:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000436:	f107 0320 	add.w	r3, r7, #32
 800043a:	4618      	mov	r0, r3
 800043c:	f001 fd06 	bl	8001e4c <HAL_RCC_OscConfig>
 8000440:	4603      	mov	r3, r0
 8000442:	2b00      	cmp	r3, #0
 8000444:	d001      	beq.n	800044a <SystemClock_Config+0xa2>
  {
    Error_Handler();
 8000446:	f000 f8b3 	bl	80005b0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800044a:	231f      	movs	r3, #31
 800044c:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_PCLK3;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800044e:	2300      	movs	r3, #0
 8000450:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000452:	2300      	movs	r3, #0
 8000454:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000456:	2300      	movs	r3, #0
 8000458:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800045a:	2300      	movs	r3, #0
 800045c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV1;
 800045e:	2300      	movs	r3, #0
 8000460:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000462:	f107 0308 	add.w	r3, r7, #8
 8000466:	2101      	movs	r1, #1
 8000468:	4618      	mov	r0, r3
 800046a:	f002 f927 	bl	80026bc <HAL_RCC_ClockConfig>
 800046e:	4603      	mov	r3, r0
 8000470:	2b00      	cmp	r3, #0
 8000472:	d001      	beq.n	8000478 <SystemClock_Config+0xd0>
  {
    Error_Handler();
 8000474:	f000 f89c 	bl	80005b0 <Error_Handler>
  }
}
 8000478:	bf00      	nop
 800047a:	3770      	adds	r7, #112	@ 0x70
 800047c:	46bd      	mov	sp, r7
 800047e:	bd80      	pop	{r7, pc}
 8000480:	44020800 	.word	0x44020800

08000484 <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 8000484:	b580      	push	{r7, lr}
 8000486:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8000488:	4b0d      	ldr	r3, [pc, #52]	@ (80004c0 <MX_CRC_Init+0x3c>)
 800048a:	4a0e      	ldr	r2, [pc, #56]	@ (80004c4 <MX_CRC_Init+0x40>)
 800048c:	601a      	str	r2, [r3, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 800048e:	4b0c      	ldr	r3, [pc, #48]	@ (80004c0 <MX_CRC_Init+0x3c>)
 8000490:	2200      	movs	r2, #0
 8000492:	711a      	strb	r2, [r3, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 8000494:	4b0a      	ldr	r3, [pc, #40]	@ (80004c0 <MX_CRC_Init+0x3c>)
 8000496:	2200      	movs	r2, #0
 8000498:	715a      	strb	r2, [r3, #5]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 800049a:	4b09      	ldr	r3, [pc, #36]	@ (80004c0 <MX_CRC_Init+0x3c>)
 800049c:	2200      	movs	r2, #0
 800049e:	615a      	str	r2, [r3, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 80004a0:	4b07      	ldr	r3, [pc, #28]	@ (80004c0 <MX_CRC_Init+0x3c>)
 80004a2:	2200      	movs	r2, #0
 80004a4:	619a      	str	r2, [r3, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 80004a6:	4b06      	ldr	r3, [pc, #24]	@ (80004c0 <MX_CRC_Init+0x3c>)
 80004a8:	2201      	movs	r2, #1
 80004aa:	621a      	str	r2, [r3, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 80004ac:	4804      	ldr	r0, [pc, #16]	@ (80004c0 <MX_CRC_Init+0x3c>)
 80004ae:	f000 fc45 	bl	8000d3c <HAL_CRC_Init>
 80004b2:	4603      	mov	r3, r0
 80004b4:	2b00      	cmp	r3, #0
 80004b6:	d001      	beq.n	80004bc <MX_CRC_Init+0x38>
  {
    Error_Handler();
 80004b8:	f000 f87a 	bl	80005b0 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 80004bc:	bf00      	nop
 80004be:	bd80      	pop	{r7, pc}
 80004c0:	20000028 	.word	0x20000028
 80004c4:	40023000 	.word	0x40023000

080004c8 <MX_FDCAN1_Init>:
  * @brief FDCAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN1_Init(void)
{
 80004c8:	b580      	push	{r7, lr}
 80004ca:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 80004cc:	4b1f      	ldr	r3, [pc, #124]	@ (800054c <MX_FDCAN1_Init+0x84>)
 80004ce:	4a20      	ldr	r2, [pc, #128]	@ (8000550 <MX_FDCAN1_Init+0x88>)
 80004d0:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 80004d2:	4b1e      	ldr	r3, [pc, #120]	@ (800054c <MX_FDCAN1_Init+0x84>)
 80004d4:	2200      	movs	r2, #0
 80004d6:	605a      	str	r2, [r3, #4]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 80004d8:	4b1c      	ldr	r3, [pc, #112]	@ (800054c <MX_FDCAN1_Init+0x84>)
 80004da:	2200      	movs	r2, #0
 80004dc:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_EXTERNAL_LOOPBACK;
 80004de:	4b1b      	ldr	r3, [pc, #108]	@ (800054c <MX_FDCAN1_Init+0x84>)
 80004e0:	2204      	movs	r2, #4
 80004e2:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 80004e4:	4b19      	ldr	r3, [pc, #100]	@ (800054c <MX_FDCAN1_Init+0x84>)
 80004e6:	2200      	movs	r2, #0
 80004e8:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 80004ea:	4b18      	ldr	r3, [pc, #96]	@ (800054c <MX_FDCAN1_Init+0x84>)
 80004ec:	2200      	movs	r2, #0
 80004ee:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 80004f0:	4b16      	ldr	r3, [pc, #88]	@ (800054c <MX_FDCAN1_Init+0x84>)
 80004f2:	2200      	movs	r2, #0
 80004f4:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 10;
 80004f6:	4b15      	ldr	r3, [pc, #84]	@ (800054c <MX_FDCAN1_Init+0x84>)
 80004f8:	220a      	movs	r2, #10
 80004fa:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 1;
 80004fc:	4b13      	ldr	r3, [pc, #76]	@ (800054c <MX_FDCAN1_Init+0x84>)
 80004fe:	2201      	movs	r2, #1
 8000500:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 8;
 8000502:	4b12      	ldr	r3, [pc, #72]	@ (800054c <MX_FDCAN1_Init+0x84>)
 8000504:	2208      	movs	r2, #8
 8000506:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 1;
 8000508:	4b10      	ldr	r3, [pc, #64]	@ (800054c <MX_FDCAN1_Init+0x84>)
 800050a:	2201      	movs	r2, #1
 800050c:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 800050e:	4b0f      	ldr	r3, [pc, #60]	@ (800054c <MX_FDCAN1_Init+0x84>)
 8000510:	2201      	movs	r2, #1
 8000512:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 8000514:	4b0d      	ldr	r3, [pc, #52]	@ (800054c <MX_FDCAN1_Init+0x84>)
 8000516:	2201      	movs	r2, #1
 8000518:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 1;
 800051a:	4b0c      	ldr	r3, [pc, #48]	@ (800054c <MX_FDCAN1_Init+0x84>)
 800051c:	2201      	movs	r2, #1
 800051e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 1;
 8000520:	4b0a      	ldr	r3, [pc, #40]	@ (800054c <MX_FDCAN1_Init+0x84>)
 8000522:	2201      	movs	r2, #1
 8000524:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.StdFiltersNbr = 0;
 8000526:	4b09      	ldr	r3, [pc, #36]	@ (800054c <MX_FDCAN1_Init+0x84>)
 8000528:	2200      	movs	r2, #0
 800052a:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.ExtFiltersNbr = 0;
 800052c:	4b07      	ldr	r3, [pc, #28]	@ (800054c <MX_FDCAN1_Init+0x84>)
 800052e:	2200      	movs	r2, #0
 8000530:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8000532:	4b06      	ldr	r3, [pc, #24]	@ (800054c <MX_FDCAN1_Init+0x84>)
 8000534:	2200      	movs	r2, #0
 8000536:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 8000538:	4804      	ldr	r0, [pc, #16]	@ (800054c <MX_FDCAN1_Init+0x84>)
 800053a:	f000 fcf1 	bl	8000f20 <HAL_FDCAN_Init>
 800053e:	4603      	mov	r3, r0
 8000540:	2b00      	cmp	r3, #0
 8000542:	d001      	beq.n	8000548 <MX_FDCAN1_Init+0x80>
  {
    Error_Handler();
 8000544:	f000 f834 	bl	80005b0 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 8000548:	bf00      	nop
 800054a:	bd80      	pop	{r7, pc}
 800054c:	2000004c 	.word	0x2000004c
 8000550:	4000a400 	.word	0x4000a400

08000554 <MX_ICACHE_Init>:
  * @brief ICACHE Initialization Function
  * @param None
  * @retval None
  */
static void MX_ICACHE_Init(void)
{
 8000554:	b580      	push	{r7, lr}
 8000556:	af00      	add	r7, sp, #0

  /* USER CODE END ICACHE_Init 1 */

  /** Enable instruction cache in 1-way (direct mapped cache)
  */
  if (HAL_ICACHE_ConfigAssociativityMode(ICACHE_1WAY) != HAL_OK)
 8000558:	2000      	movs	r0, #0
 800055a:	f001 fc47 	bl	8001dec <HAL_ICACHE_ConfigAssociativityMode>
 800055e:	4603      	mov	r3, r0
 8000560:	2b00      	cmp	r3, #0
 8000562:	d001      	beq.n	8000568 <MX_ICACHE_Init+0x14>
  {
    Error_Handler();
 8000564:	f000 f824 	bl	80005b0 <Error_Handler>
  }
  if (HAL_ICACHE_Enable() != HAL_OK)
 8000568:	f001 fc60 	bl	8001e2c <HAL_ICACHE_Enable>
 800056c:	4603      	mov	r3, r0
 800056e:	2b00      	cmp	r3, #0
 8000570:	d001      	beq.n	8000576 <MX_ICACHE_Init+0x22>
  {
    Error_Handler();
 8000572:	f000 f81d 	bl	80005b0 <Error_Handler>
  }
  /* USER CODE BEGIN ICACHE_Init 2 */

  /* USER CODE END ICACHE_Init 2 */

}
 8000576:	bf00      	nop
 8000578:	bd80      	pop	{r7, pc}
	...

0800057c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800057c:	b480      	push	{r7}
 800057e:	b083      	sub	sp, #12
 8000580:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000582:	4b0a      	ldr	r3, [pc, #40]	@ (80005ac <MX_GPIO_Init+0x30>)
 8000584:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000588:	4a08      	ldr	r2, [pc, #32]	@ (80005ac <MX_GPIO_Init+0x30>)
 800058a:	f043 0302 	orr.w	r3, r3, #2
 800058e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000592:	4b06      	ldr	r3, [pc, #24]	@ (80005ac <MX_GPIO_Init+0x30>)
 8000594:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000598:	f003 0302 	and.w	r3, r3, #2
 800059c:	607b      	str	r3, [r7, #4]
 800059e:	687b      	ldr	r3, [r7, #4]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80005a0:	bf00      	nop
 80005a2:	370c      	adds	r7, #12
 80005a4:	46bd      	mov	sp, r7
 80005a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005aa:	4770      	bx	lr
 80005ac:	44020c00 	.word	0x44020c00

080005b0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80005b0:	b480      	push	{r7}
 80005b2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80005b4:	b672      	cpsid	i
}
 80005b6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80005b8:	bf00      	nop
 80005ba:	e7fd      	b.n	80005b8 <Error_Handler+0x8>

080005bc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80005bc:	b480      	push	{r7}
 80005be:	af00      	add	r7, sp, #0
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80005c0:	bf00      	nop
 80005c2:	46bd      	mov	sp, r7
 80005c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005c8:	4770      	bx	lr
	...

080005cc <HAL_CRC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 80005cc:	b480      	push	{r7}
 80005ce:	b085      	sub	sp, #20
 80005d0:	af00      	add	r7, sp, #0
 80005d2:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 80005d4:	687b      	ldr	r3, [r7, #4]
 80005d6:	681b      	ldr	r3, [r3, #0]
 80005d8:	4a0b      	ldr	r2, [pc, #44]	@ (8000608 <HAL_CRC_MspInit+0x3c>)
 80005da:	4293      	cmp	r3, r2
 80005dc:	d10e      	bne.n	80005fc <HAL_CRC_MspInit+0x30>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 80005de:	4b0b      	ldr	r3, [pc, #44]	@ (800060c <HAL_CRC_MspInit+0x40>)
 80005e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80005e4:	4a09      	ldr	r2, [pc, #36]	@ (800060c <HAL_CRC_MspInit+0x40>)
 80005e6:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80005ea:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
 80005ee:	4b07      	ldr	r3, [pc, #28]	@ (800060c <HAL_CRC_MspInit+0x40>)
 80005f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80005f4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80005f8:	60fb      	str	r3, [r7, #12]
 80005fa:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }

}
 80005fc:	bf00      	nop
 80005fe:	3714      	adds	r7, #20
 8000600:	46bd      	mov	sp, r7
 8000602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000606:	4770      	bx	lr
 8000608:	40023000 	.word	0x40023000
 800060c:	44020c00 	.word	0x44020c00

08000610 <HAL_FDCAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hfdcan: FDCAN handle pointer
* @retval None
*/
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 8000610:	b580      	push	{r7, lr}
 8000612:	b0ac      	sub	sp, #176	@ 0xb0
 8000614:	af00      	add	r7, sp, #0
 8000616:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000618:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800061c:	2200      	movs	r2, #0
 800061e:	601a      	str	r2, [r3, #0]
 8000620:	605a      	str	r2, [r3, #4]
 8000622:	609a      	str	r2, [r3, #8]
 8000624:	60da      	str	r2, [r3, #12]
 8000626:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000628:	f107 0310 	add.w	r3, r7, #16
 800062c:	2288      	movs	r2, #136	@ 0x88
 800062e:	2100      	movs	r1, #0
 8000630:	4618      	mov	r0, r3
 8000632:	f003 f9ff 	bl	8003a34 <memset>
  if(hfdcan->Instance==FDCAN1)
 8000636:	687b      	ldr	r3, [r7, #4]
 8000638:	681b      	ldr	r3, [r3, #0]
 800063a:	4a2b      	ldr	r2, [pc, #172]	@ (80006e8 <HAL_FDCAN_MspInit+0xd8>)
 800063c:	4293      	cmp	r3, r2
 800063e:	d14e      	bne.n	80006de <HAL_FDCAN_MspInit+0xce>

  /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8000640:	f04f 0200 	mov.w	r2, #0
 8000644:	f04f 0304 	mov.w	r3, #4
 8000648:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL1Q;
 800064c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000650:	66fb      	str	r3, [r7, #108]	@ 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000652:	f107 0310 	add.w	r3, r7, #16
 8000656:	4618      	mov	r0, r3
 8000658:	f002 fb30 	bl	8002cbc <HAL_RCCEx_PeriphCLKConfig>
 800065c:	4603      	mov	r3, r0
 800065e:	2b00      	cmp	r3, #0
 8000660:	d001      	beq.n	8000666 <HAL_FDCAN_MspInit+0x56>
    {
      Error_Handler();
 8000662:	f7ff ffa5 	bl	80005b0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8000666:	4b21      	ldr	r3, [pc, #132]	@ (80006ec <HAL_FDCAN_MspInit+0xdc>)
 8000668:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800066c:	4a1f      	ldr	r2, [pc, #124]	@ (80006ec <HAL_FDCAN_MspInit+0xdc>)
 800066e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000672:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0
 8000676:	4b1d      	ldr	r3, [pc, #116]	@ (80006ec <HAL_FDCAN_MspInit+0xdc>)
 8000678:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800067c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8000680:	60fb      	str	r3, [r7, #12]
 8000682:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000684:	4b19      	ldr	r3, [pc, #100]	@ (80006ec <HAL_FDCAN_MspInit+0xdc>)
 8000686:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800068a:	4a18      	ldr	r2, [pc, #96]	@ (80006ec <HAL_FDCAN_MspInit+0xdc>)
 800068c:	f043 0302 	orr.w	r3, r3, #2
 8000690:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000694:	4b15      	ldr	r3, [pc, #84]	@ (80006ec <HAL_FDCAN_MspInit+0xdc>)
 8000696:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800069a:	f003 0302 	and.w	r3, r3, #2
 800069e:	60bb      	str	r3, [r7, #8]
 80006a0:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN1 GPIO Configuration
    PB10     ------> FDCAN1_TX
    PB12     ------> FDCAN1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_12;
 80006a2:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80006a6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80006aa:	2302      	movs	r3, #2
 80006ac:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006b0:	2300      	movs	r3, #0
 80006b2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006b6:	2300      	movs	r3, #0
 80006b8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 80006bc:	2309      	movs	r3, #9
 80006be:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80006c2:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80006c6:	4619      	mov	r1, r3
 80006c8:	4809      	ldr	r0, [pc, #36]	@ (80006f0 <HAL_FDCAN_MspInit+0xe0>)
 80006ca:	f001 fa3d 	bl	8001b48 <HAL_GPIO_Init>

    /* FDCAN1 interrupt Init */
    HAL_NVIC_SetPriority(FDCAN1_IT0_IRQn, 0, 0);
 80006ce:	2200      	movs	r2, #0
 80006d0:	2100      	movs	r1, #0
 80006d2:	2027      	movs	r0, #39	@ 0x27
 80006d4:	f000 fa5a 	bl	8000b8c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT0_IRQn);
 80006d8:	2027      	movs	r0, #39	@ 0x27
 80006da:	f000 fa71 	bl	8000bc0 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN FDCAN1_MspInit 1 */

  /* USER CODE END FDCAN1_MspInit 1 */
  }

}
 80006de:	bf00      	nop
 80006e0:	37b0      	adds	r7, #176	@ 0xb0
 80006e2:	46bd      	mov	sp, r7
 80006e4:	bd80      	pop	{r7, pc}
 80006e6:	bf00      	nop
 80006e8:	4000a400 	.word	0x4000a400
 80006ec:	44020c00 	.word	0x44020c00
 80006f0:	42020400 	.word	0x42020400

080006f4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80006f4:	b480      	push	{r7}
 80006f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80006f8:	bf00      	nop
 80006fa:	e7fd      	b.n	80006f8 <NMI_Handler+0x4>

080006fc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80006fc:	b480      	push	{r7}
 80006fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000700:	bf00      	nop
 8000702:	e7fd      	b.n	8000700 <HardFault_Handler+0x4>

08000704 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000704:	b480      	push	{r7}
 8000706:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000708:	bf00      	nop
 800070a:	e7fd      	b.n	8000708 <MemManage_Handler+0x4>

0800070c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800070c:	b480      	push	{r7}
 800070e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000710:	bf00      	nop
 8000712:	e7fd      	b.n	8000710 <BusFault_Handler+0x4>

08000714 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000714:	b480      	push	{r7}
 8000716:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000718:	bf00      	nop
 800071a:	e7fd      	b.n	8000718 <UsageFault_Handler+0x4>

0800071c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800071c:	b480      	push	{r7}
 800071e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000720:	bf00      	nop
 8000722:	46bd      	mov	sp, r7
 8000724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000728:	4770      	bx	lr

0800072a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800072a:	b480      	push	{r7}
 800072c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800072e:	bf00      	nop
 8000730:	46bd      	mov	sp, r7
 8000732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000736:	4770      	bx	lr

08000738 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000738:	b480      	push	{r7}
 800073a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800073c:	bf00      	nop
 800073e:	46bd      	mov	sp, r7
 8000740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000744:	4770      	bx	lr

08000746 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000746:	b580      	push	{r7, lr}
 8000748:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800074a:	f000 f947 	bl	80009dc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800074e:	bf00      	nop
 8000750:	bd80      	pop	{r7, pc}
	...

08000754 <FDCAN1_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 0.
  */
void FDCAN1_IT0_IRQHandler(void)
{
 8000754:	b580      	push	{r7, lr}
 8000756:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 0 */

  /* USER CODE END FDCAN1_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 8000758:	4802      	ldr	r0, [pc, #8]	@ (8000764 <FDCAN1_IT0_IRQHandler+0x10>)
 800075a:	f000 ff95 	bl	8001688 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 1 */

  /* USER CODE END FDCAN1_IT0_IRQn 1 */
}
 800075e:	bf00      	nop
 8000760:	bd80      	pop	{r7, pc}
 8000762:	bf00      	nop
 8000764:	2000004c 	.word	0x2000004c

08000768 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000768:	b480      	push	{r7}
 800076a:	b083      	sub	sp, #12
 800076c:	af00      	add	r7, sp, #0
  uint32_t reg_opsr;

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 800076e:	4b30      	ldr	r3, [pc, #192]	@ (8000830 <SystemInit+0xc8>)
 8000770:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000774:	4a2e      	ldr	r2, [pc, #184]	@ (8000830 <SystemInit+0xc8>)
 8000776:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800077a:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR = RCC_CR_HSION;
 800077e:	4b2d      	ldr	r3, [pc, #180]	@ (8000834 <SystemInit+0xcc>)
 8000780:	2201      	movs	r2, #1
 8000782:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR1 = 0U;
 8000784:	4b2b      	ldr	r3, [pc, #172]	@ (8000834 <SystemInit+0xcc>)
 8000786:	2200      	movs	r2, #0
 8000788:	61da      	str	r2, [r3, #28]
  RCC->CFGR2 = 0U;
 800078a:	4b2a      	ldr	r3, [pc, #168]	@ (8000834 <SystemInit+0xcc>)
 800078c:	2200      	movs	r2, #0
 800078e:	621a      	str	r2, [r3, #32]
  /* Reset HSEON, HSECSSON, HSEBYP, HSEEXT, HSIDIV, HSIKERON, CSION, CSIKERON, HSI48 and PLLxON bits */
#if defined(RCC_CR_PLL3ON)
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_HSECSSON | RCC_CR_HSEBYP | RCC_CR_HSEEXT | RCC_CR_HSIDIV | RCC_CR_HSIKERON | \
               RCC_CR_CSION | RCC_CR_CSIKERON |RCC_CR_HSI48ON | RCC_CR_PLL1ON | RCC_CR_PLL2ON | RCC_CR_PLL3ON);
#else
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_HSECSSON | RCC_CR_HSEBYP | RCC_CR_HSEEXT | RCC_CR_HSIDIV | RCC_CR_HSIKERON | \
 8000790:	4b28      	ldr	r3, [pc, #160]	@ (8000834 <SystemInit+0xcc>)
 8000792:	681a      	ldr	r2, [r3, #0]
 8000794:	4927      	ldr	r1, [pc, #156]	@ (8000834 <SystemInit+0xcc>)
 8000796:	4b28      	ldr	r3, [pc, #160]	@ (8000838 <SystemInit+0xd0>)
 8000798:	4013      	ands	r3, r2
 800079a:	600b      	str	r3, [r1, #0]
               RCC_CR_CSION | RCC_CR_CSIKERON |RCC_CR_HSI48ON | RCC_CR_PLL1ON | RCC_CR_PLL2ON);
#endif

  /* Reset PLLxCFGR register */
  RCC->PLL1CFGR = 0U;
 800079c:	4b25      	ldr	r3, [pc, #148]	@ (8000834 <SystemInit+0xcc>)
 800079e:	2200      	movs	r2, #0
 80007a0:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC->PLL2CFGR = 0U;
 80007a2:	4b24      	ldr	r3, [pc, #144]	@ (8000834 <SystemInit+0xcc>)
 80007a4:	2200      	movs	r2, #0
 80007a6:	62da      	str	r2, [r3, #44]	@ 0x2c
#if defined(RCC_CR_PLL3ON)
  RCC->PLL3CFGR = 0U;
#endif /* RCC_CR_PLL3ON */

  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280U;
 80007a8:	4b22      	ldr	r3, [pc, #136]	@ (8000834 <SystemInit+0xcc>)
 80007aa:	4a24      	ldr	r2, [pc, #144]	@ (800083c <SystemInit+0xd4>)
 80007ac:	635a      	str	r2, [r3, #52]	@ 0x34
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000U;
 80007ae:	4b21      	ldr	r3, [pc, #132]	@ (8000834 <SystemInit+0xcc>)
 80007b0:	2200      	movs	r2, #0
 80007b2:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280U;
 80007b4:	4b1f      	ldr	r3, [pc, #124]	@ (8000834 <SystemInit+0xcc>)
 80007b6:	4a21      	ldr	r2, [pc, #132]	@ (800083c <SystemInit+0xd4>)
 80007b8:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL2FRACR register */
  RCC->PLL2FRACR = 0x00000000U;
 80007ba:	4b1e      	ldr	r3, [pc, #120]	@ (8000834 <SystemInit+0xcc>)
 80007bc:	2200      	movs	r2, #0
 80007be:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000U;
#endif /* RCC_CR_PLL3ON */

  /* Reset HSEBYP bit */
  RCC->CR &= ~(RCC_CR_HSEBYP);
 80007c0:	4b1c      	ldr	r3, [pc, #112]	@ (8000834 <SystemInit+0xcc>)
 80007c2:	681b      	ldr	r3, [r3, #0]
 80007c4:	4a1b      	ldr	r2, [pc, #108]	@ (8000834 <SystemInit+0xcc>)
 80007c6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80007ca:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0U;
 80007cc:	4b19      	ldr	r3, [pc, #100]	@ (8000834 <SystemInit+0xcc>)
 80007ce:	2200      	movs	r2, #0
 80007d0:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Configure the Vector Table location add offset address ------------------*/
  #ifdef VECT_TAB_SRAM
    SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
  #else
    SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80007d2:	4b17      	ldr	r3, [pc, #92]	@ (8000830 <SystemInit+0xc8>)
 80007d4:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80007d8:	609a      	str	r2, [r3, #8]
  #endif /* VECT_TAB_SRAM */

  /* Check OPSR register to verify if there is an ongoing swap or option bytes update interrupted by a reset */
  reg_opsr = FLASH->OPSR & FLASH_OPSR_CODE_OP;
 80007da:	4b19      	ldr	r3, [pc, #100]	@ (8000840 <SystemInit+0xd8>)
 80007dc:	699b      	ldr	r3, [r3, #24]
 80007de:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
 80007e2:	607b      	str	r3, [r7, #4]
  if ((reg_opsr == FLASH_OPSR_CODE_OP) || (reg_opsr == (FLASH_OPSR_CODE_OP_2 | FLASH_OPSR_CODE_OP_1)))
 80007e4:	687b      	ldr	r3, [r7, #4]
 80007e6:	f1b3 4f60 	cmp.w	r3, #3758096384	@ 0xe0000000
 80007ea:	d003      	beq.n	80007f4 <SystemInit+0x8c>
 80007ec:	687b      	ldr	r3, [r7, #4]
 80007ee:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 80007f2:	d117      	bne.n	8000824 <SystemInit+0xbc>
  {
    /* Check FLASH Option Control Register access */
    if ((FLASH->OPTCR & FLASH_OPTCR_OPTLOCK) != 0U)
 80007f4:	4b12      	ldr	r3, [pc, #72]	@ (8000840 <SystemInit+0xd8>)
 80007f6:	69db      	ldr	r3, [r3, #28]
 80007f8:	f003 0301 	and.w	r3, r3, #1
 80007fc:	2b00      	cmp	r3, #0
 80007fe:	d005      	beq.n	800080c <SystemInit+0xa4>
    {
      /* Authorizes the Option Byte registers programming */
      FLASH->OPTKEYR = 0x08192A3BU;
 8000800:	4b0f      	ldr	r3, [pc, #60]	@ (8000840 <SystemInit+0xd8>)
 8000802:	4a10      	ldr	r2, [pc, #64]	@ (8000844 <SystemInit+0xdc>)
 8000804:	60da      	str	r2, [r3, #12]
      FLASH->OPTKEYR = 0x4C5D6E7FU;
 8000806:	4b0e      	ldr	r3, [pc, #56]	@ (8000840 <SystemInit+0xd8>)
 8000808:	4a0f      	ldr	r2, [pc, #60]	@ (8000848 <SystemInit+0xe0>)
 800080a:	60da      	str	r2, [r3, #12]
    }
    /* Launch the option bytes change operation */
    FLASH->OPTCR |= FLASH_OPTCR_OPTSTART;
 800080c:	4b0c      	ldr	r3, [pc, #48]	@ (8000840 <SystemInit+0xd8>)
 800080e:	69db      	ldr	r3, [r3, #28]
 8000810:	4a0b      	ldr	r2, [pc, #44]	@ (8000840 <SystemInit+0xd8>)
 8000812:	f043 0302 	orr.w	r3, r3, #2
 8000816:	61d3      	str	r3, [r2, #28]

    /* Lock the FLASH Option Control Register access */
    FLASH->OPTCR |= FLASH_OPTCR_OPTLOCK;
 8000818:	4b09      	ldr	r3, [pc, #36]	@ (8000840 <SystemInit+0xd8>)
 800081a:	69db      	ldr	r3, [r3, #28]
 800081c:	4a08      	ldr	r2, [pc, #32]	@ (8000840 <SystemInit+0xd8>)
 800081e:	f043 0301 	orr.w	r3, r3, #1
 8000822:	61d3      	str	r3, [r2, #28]
  }
}
 8000824:	bf00      	nop
 8000826:	370c      	adds	r7, #12
 8000828:	46bd      	mov	sp, r7
 800082a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800082e:	4770      	bx	lr
 8000830:	e000ed00 	.word	0xe000ed00
 8000834:	44020c00 	.word	0x44020c00
 8000838:	fae2eae3 	.word	0xfae2eae3
 800083c:	01010280 	.word	0x01010280
 8000840:	40022000 	.word	0x40022000
 8000844:	08192a3b 	.word	0x08192a3b
 8000848:	4c5d6e7f 	.word	0x4c5d6e7f

0800084c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* set stack pointer */
 800084c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000884 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8000850:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8000852:	e003      	b.n	800085c <LoopCopyDataInit>

08000854 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8000854:	4b0c      	ldr	r3, [pc, #48]	@ (8000888 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8000856:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8000858:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 800085a:	3104      	adds	r1, #4

0800085c <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 800085c:	480b      	ldr	r0, [pc, #44]	@ (800088c <LoopForever+0xa>)
	ldr	r3, =_edata
 800085e:	4b0c      	ldr	r3, [pc, #48]	@ (8000890 <LoopForever+0xe>)
	adds	r2, r0, r1
 8000860:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8000862:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8000864:	d3f6      	bcc.n	8000854 <CopyDataInit>
	ldr	r2, =_sbss
 8000866:	4a0b      	ldr	r2, [pc, #44]	@ (8000894 <LoopForever+0x12>)
	b	LoopFillZerobss
 8000868:	e002      	b.n	8000870 <LoopFillZerobss>

0800086a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 800086a:	2300      	movs	r3, #0
	str	r3, [r2], #4
 800086c:	f842 3b04 	str.w	r3, [r2], #4

08000870 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8000870:	4b09      	ldr	r3, [pc, #36]	@ (8000898 <LoopForever+0x16>)
	cmp	r2, r3
 8000872:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8000874:	d3f9      	bcc.n	800086a <FillZerobss>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000876:	f7ff ff77 	bl	8000768 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800087a:	f003 f8e3 	bl	8003a44 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800087e:	f7ff fd33 	bl	80002e8 <main>

08000882 <LoopForever>:

LoopForever:
    b LoopForever
 8000882:	e7fe      	b.n	8000882 <LoopForever>
  ldr   sp, =_estack    /* set stack pointer */
 8000884:	20008000 	.word	0x20008000
	ldr	r3, =_sidata
 8000888:	08003acc 	.word	0x08003acc
	ldr	r0, =_sdata
 800088c:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8000890:	2000000c 	.word	0x2000000c
	ldr	r2, =_sbss
 8000894:	2000000c 	.word	0x2000000c
	ldr	r3, = _ebss
 8000898:	20000110 	.word	0x20000110

0800089c <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800089c:	e7fe      	b.n	800089c <ADC1_IRQHandler>
	...

080008a0 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80008a0:	b580      	push	{r7, lr}
 80008a2:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80008a4:	2003      	movs	r0, #3
 80008a6:	f000 f966 	bl	8000b76 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 80008aa:	f002 f8bf 	bl	8002a2c <HAL_RCC_GetSysClockFreq>
 80008ae:	4602      	mov	r2, r0
 80008b0:	4b0c      	ldr	r3, [pc, #48]	@ (80008e4 <HAL_Init+0x44>)
 80008b2:	6a1b      	ldr	r3, [r3, #32]
 80008b4:	f003 030f 	and.w	r3, r3, #15
 80008b8:	490b      	ldr	r1, [pc, #44]	@ (80008e8 <HAL_Init+0x48>)
 80008ba:	5ccb      	ldrb	r3, [r1, r3]
 80008bc:	fa22 f303 	lsr.w	r3, r2, r3
 80008c0:	4a0a      	ldr	r2, [pc, #40]	@ (80008ec <HAL_Init+0x4c>)
 80008c2:	6013      	str	r3, [r2, #0]

  /* Select HCLK as SysTick clock source */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 80008c4:	2004      	movs	r0, #4
 80008c6:	f000 f9ab 	bl	8000c20 <HAL_SYSTICK_CLKSourceConfig>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80008ca:	200f      	movs	r0, #15
 80008cc:	f000 f810 	bl	80008f0 <HAL_InitTick>
 80008d0:	4603      	mov	r3, r0
 80008d2:	2b00      	cmp	r3, #0
 80008d4:	d001      	beq.n	80008da <HAL_Init+0x3a>
  {
    return HAL_ERROR;
 80008d6:	2301      	movs	r3, #1
 80008d8:	e002      	b.n	80008e0 <HAL_Init+0x40>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 80008da:	f7ff fe6f 	bl	80005bc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80008de:	2300      	movs	r3, #0
}
 80008e0:	4618      	mov	r0, r3
 80008e2:	bd80      	pop	{r7, pc}
 80008e4:	44020c00 	.word	0x44020c00
 80008e8:	08003aa4 	.word	0x08003aa4
 80008ec:	20000000 	.word	0x20000000

080008f0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80008f0:	b580      	push	{r7, lr}
 80008f2:	b084      	sub	sp, #16
 80008f4:	af00      	add	r7, sp, #0
 80008f6:	6078      	str	r0, [r7, #4]
  uint32_t ticknumber = 0U;
 80008f8:	2300      	movs	r3, #0
 80008fa:	60fb      	str	r3, [r7, #12]
  uint32_t systicksel;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq == 0UL)
 80008fc:	4b33      	ldr	r3, [pc, #204]	@ (80009cc <HAL_InitTick+0xdc>)
 80008fe:	781b      	ldrb	r3, [r3, #0]
 8000900:	2b00      	cmp	r3, #0
 8000902:	d101      	bne.n	8000908 <HAL_InitTick+0x18>
  {
    return HAL_ERROR;
 8000904:	2301      	movs	r3, #1
 8000906:	e05c      	b.n	80009c2 <HAL_InitTick+0xd2>
  }

  /* Check Clock source to calculate the tickNumber */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) == SysTick_CTRL_CLKSOURCE_Msk)
 8000908:	4b31      	ldr	r3, [pc, #196]	@ (80009d0 <HAL_InitTick+0xe0>)
 800090a:	681b      	ldr	r3, [r3, #0]
 800090c:	f003 0304 	and.w	r3, r3, #4
 8000910:	2b04      	cmp	r3, #4
 8000912:	d10c      	bne.n	800092e <HAL_InitTick+0x3e>
  {
    /* HCLK selected as SysTick clock source */
    ticknumber = SystemCoreClock / (1000UL / (uint32_t)uwTickFreq);
 8000914:	4b2f      	ldr	r3, [pc, #188]	@ (80009d4 <HAL_InitTick+0xe4>)
 8000916:	681a      	ldr	r2, [r3, #0]
 8000918:	4b2c      	ldr	r3, [pc, #176]	@ (80009cc <HAL_InitTick+0xdc>)
 800091a:	781b      	ldrb	r3, [r3, #0]
 800091c:	4619      	mov	r1, r3
 800091e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000922:	fbb3 f3f1 	udiv	r3, r3, r1
 8000926:	fbb2 f3f3 	udiv	r3, r2, r3
 800092a:	60fb      	str	r3, [r7, #12]
 800092c:	e037      	b.n	800099e <HAL_InitTick+0xae>
  }
  else
  {
    systicksel = HAL_SYSTICK_GetCLKSourceConfig();
 800092e:	f000 f9cf 	bl	8000cd0 <HAL_SYSTICK_GetCLKSourceConfig>
 8000932:	60b8      	str	r0, [r7, #8]
    switch (systicksel)
 8000934:	68bb      	ldr	r3, [r7, #8]
 8000936:	2b02      	cmp	r3, #2
 8000938:	d023      	beq.n	8000982 <HAL_InitTick+0x92>
 800093a:	68bb      	ldr	r3, [r7, #8]
 800093c:	2b02      	cmp	r3, #2
 800093e:	d82d      	bhi.n	800099c <HAL_InitTick+0xac>
 8000940:	68bb      	ldr	r3, [r7, #8]
 8000942:	2b00      	cmp	r3, #0
 8000944:	d003      	beq.n	800094e <HAL_InitTick+0x5e>
 8000946:	68bb      	ldr	r3, [r7, #8]
 8000948:	2b01      	cmp	r3, #1
 800094a:	d00d      	beq.n	8000968 <HAL_InitTick+0x78>
        /* Calculate tick value */
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
        break;
      default:
        /* Nothing to do */
        break;
 800094c:	e026      	b.n	800099c <HAL_InitTick+0xac>
        ticknumber = (SystemCoreClock / (8000UL / (uint32_t)uwTickFreq));
 800094e:	4b21      	ldr	r3, [pc, #132]	@ (80009d4 <HAL_InitTick+0xe4>)
 8000950:	681a      	ldr	r2, [r3, #0]
 8000952:	4b1e      	ldr	r3, [pc, #120]	@ (80009cc <HAL_InitTick+0xdc>)
 8000954:	781b      	ldrb	r3, [r3, #0]
 8000956:	4619      	mov	r1, r3
 8000958:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 800095c:	fbb3 f3f1 	udiv	r3, r3, r1
 8000960:	fbb2 f3f3 	udiv	r3, r2, r3
 8000964:	60fb      	str	r3, [r7, #12]
        break;
 8000966:	e01a      	b.n	800099e <HAL_InitTick+0xae>
        ticknumber = (LSI_VALUE / (1000UL / (uint32_t)uwTickFreq));
 8000968:	4b18      	ldr	r3, [pc, #96]	@ (80009cc <HAL_InitTick+0xdc>)
 800096a:	781b      	ldrb	r3, [r3, #0]
 800096c:	461a      	mov	r2, r3
 800096e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000972:	fbb3 f3f2 	udiv	r3, r3, r2
 8000976:	f44f 42fa 	mov.w	r2, #32000	@ 0x7d00
 800097a:	fbb2 f3f3 	udiv	r3, r2, r3
 800097e:	60fb      	str	r3, [r7, #12]
        break;
 8000980:	e00d      	b.n	800099e <HAL_InitTick+0xae>
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
 8000982:	4b12      	ldr	r3, [pc, #72]	@ (80009cc <HAL_InitTick+0xdc>)
 8000984:	781b      	ldrb	r3, [r3, #0]
 8000986:	461a      	mov	r2, r3
 8000988:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800098c:	fbb3 f3f2 	udiv	r3, r3, r2
 8000990:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8000994:	fbb2 f3f3 	udiv	r3, r2, r3
 8000998:	60fb      	str	r3, [r7, #12]
        break;
 800099a:	e000      	b.n	800099e <HAL_InitTick+0xae>
        break;
 800099c:	bf00      	nop
    }
  }

  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(ticknumber) > 0U)
 800099e:	68f8      	ldr	r0, [r7, #12]
 80009a0:	f000 f91c 	bl	8000bdc <HAL_SYSTICK_Config>
 80009a4:	4603      	mov	r3, r0
 80009a6:	2b00      	cmp	r3, #0
 80009a8:	d001      	beq.n	80009ae <HAL_InitTick+0xbe>
  {
    return HAL_ERROR;
 80009aa:	2301      	movs	r3, #1
 80009ac:	e009      	b.n	80009c2 <HAL_InitTick+0xd2>
  }

  /* Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80009ae:	2200      	movs	r2, #0
 80009b0:	6879      	ldr	r1, [r7, #4]
 80009b2:	f04f 30ff 	mov.w	r0, #4294967295
 80009b6:	f000 f8e9 	bl	8000b8c <HAL_NVIC_SetPriority>
  uwTickPrio = TickPriority;
 80009ba:	4a07      	ldr	r2, [pc, #28]	@ (80009d8 <HAL_InitTick+0xe8>)
 80009bc:	687b      	ldr	r3, [r7, #4]
 80009be:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 80009c0:	2300      	movs	r3, #0
}
 80009c2:	4618      	mov	r0, r3
 80009c4:	3710      	adds	r7, #16
 80009c6:	46bd      	mov	sp, r7
 80009c8:	bd80      	pop	{r7, pc}
 80009ca:	bf00      	nop
 80009cc:	20000008 	.word	0x20000008
 80009d0:	e000e010 	.word	0xe000e010
 80009d4:	20000000 	.word	0x20000000
 80009d8:	20000004 	.word	0x20000004

080009dc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80009dc:	b480      	push	{r7}
 80009de:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80009e0:	4b06      	ldr	r3, [pc, #24]	@ (80009fc <HAL_IncTick+0x20>)
 80009e2:	781b      	ldrb	r3, [r3, #0]
 80009e4:	461a      	mov	r2, r3
 80009e6:	4b06      	ldr	r3, [pc, #24]	@ (8000a00 <HAL_IncTick+0x24>)
 80009e8:	681b      	ldr	r3, [r3, #0]
 80009ea:	4413      	add	r3, r2
 80009ec:	4a04      	ldr	r2, [pc, #16]	@ (8000a00 <HAL_IncTick+0x24>)
 80009ee:	6013      	str	r3, [r2, #0]
}
 80009f0:	bf00      	nop
 80009f2:	46bd      	mov	sp, r7
 80009f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009f8:	4770      	bx	lr
 80009fa:	bf00      	nop
 80009fc:	20000008 	.word	0x20000008
 8000a00:	2000010c 	.word	0x2000010c

08000a04 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000a04:	b480      	push	{r7}
 8000a06:	af00      	add	r7, sp, #0
  return uwTick;
 8000a08:	4b03      	ldr	r3, [pc, #12]	@ (8000a18 <HAL_GetTick+0x14>)
 8000a0a:	681b      	ldr	r3, [r3, #0]
}
 8000a0c:	4618      	mov	r0, r3
 8000a0e:	46bd      	mov	sp, r7
 8000a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a14:	4770      	bx	lr
 8000a16:	bf00      	nop
 8000a18:	2000010c 	.word	0x2000010c

08000a1c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000a1c:	b480      	push	{r7}
 8000a1e:	b085      	sub	sp, #20
 8000a20:	af00      	add	r7, sp, #0
 8000a22:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000a24:	687b      	ldr	r3, [r7, #4]
 8000a26:	f003 0307 	and.w	r3, r3, #7
 8000a2a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000a2c:	4b0c      	ldr	r3, [pc, #48]	@ (8000a60 <__NVIC_SetPriorityGrouping+0x44>)
 8000a2e:	68db      	ldr	r3, [r3, #12]
 8000a30:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000a32:	68ba      	ldr	r2, [r7, #8]
 8000a34:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000a38:	4013      	ands	r3, r2
 8000a3a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000a3c:	68fb      	ldr	r3, [r7, #12]
 8000a3e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000a40:	68bb      	ldr	r3, [r7, #8]
 8000a42:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000a44:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000a48:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000a4c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000a4e:	4a04      	ldr	r2, [pc, #16]	@ (8000a60 <__NVIC_SetPriorityGrouping+0x44>)
 8000a50:	68bb      	ldr	r3, [r7, #8]
 8000a52:	60d3      	str	r3, [r2, #12]
}
 8000a54:	bf00      	nop
 8000a56:	3714      	adds	r7, #20
 8000a58:	46bd      	mov	sp, r7
 8000a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a5e:	4770      	bx	lr
 8000a60:	e000ed00 	.word	0xe000ed00

08000a64 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000a64:	b480      	push	{r7}
 8000a66:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000a68:	4b04      	ldr	r3, [pc, #16]	@ (8000a7c <__NVIC_GetPriorityGrouping+0x18>)
 8000a6a:	68db      	ldr	r3, [r3, #12]
 8000a6c:	0a1b      	lsrs	r3, r3, #8
 8000a6e:	f003 0307 	and.w	r3, r3, #7
}
 8000a72:	4618      	mov	r0, r3
 8000a74:	46bd      	mov	sp, r7
 8000a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a7a:	4770      	bx	lr
 8000a7c:	e000ed00 	.word	0xe000ed00

08000a80 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000a80:	b480      	push	{r7}
 8000a82:	b083      	sub	sp, #12
 8000a84:	af00      	add	r7, sp, #0
 8000a86:	4603      	mov	r3, r0
 8000a88:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8000a8a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000a8e:	2b00      	cmp	r3, #0
 8000a90:	db0b      	blt.n	8000aaa <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000a92:	88fb      	ldrh	r3, [r7, #6]
 8000a94:	f003 021f 	and.w	r2, r3, #31
 8000a98:	4907      	ldr	r1, [pc, #28]	@ (8000ab8 <__NVIC_EnableIRQ+0x38>)
 8000a9a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000a9e:	095b      	lsrs	r3, r3, #5
 8000aa0:	2001      	movs	r0, #1
 8000aa2:	fa00 f202 	lsl.w	r2, r0, r2
 8000aa6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000aaa:	bf00      	nop
 8000aac:	370c      	adds	r7, #12
 8000aae:	46bd      	mov	sp, r7
 8000ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop
 8000ab8:	e000e100 	.word	0xe000e100

08000abc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000abc:	b480      	push	{r7}
 8000abe:	b083      	sub	sp, #12
 8000ac0:	af00      	add	r7, sp, #0
 8000ac2:	4603      	mov	r3, r0
 8000ac4:	6039      	str	r1, [r7, #0]
 8000ac6:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8000ac8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000acc:	2b00      	cmp	r3, #0
 8000ace:	db0a      	blt.n	8000ae6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ad0:	683b      	ldr	r3, [r7, #0]
 8000ad2:	b2da      	uxtb	r2, r3
 8000ad4:	490c      	ldr	r1, [pc, #48]	@ (8000b08 <__NVIC_SetPriority+0x4c>)
 8000ad6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000ada:	0112      	lsls	r2, r2, #4
 8000adc:	b2d2      	uxtb	r2, r2
 8000ade:	440b      	add	r3, r1
 8000ae0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000ae4:	e00a      	b.n	8000afc <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ae6:	683b      	ldr	r3, [r7, #0]
 8000ae8:	b2da      	uxtb	r2, r3
 8000aea:	4908      	ldr	r1, [pc, #32]	@ (8000b0c <__NVIC_SetPriority+0x50>)
 8000aec:	88fb      	ldrh	r3, [r7, #6]
 8000aee:	f003 030f 	and.w	r3, r3, #15
 8000af2:	3b04      	subs	r3, #4
 8000af4:	0112      	lsls	r2, r2, #4
 8000af6:	b2d2      	uxtb	r2, r2
 8000af8:	440b      	add	r3, r1
 8000afa:	761a      	strb	r2, [r3, #24]
}
 8000afc:	bf00      	nop
 8000afe:	370c      	adds	r7, #12
 8000b00:	46bd      	mov	sp, r7
 8000b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b06:	4770      	bx	lr
 8000b08:	e000e100 	.word	0xe000e100
 8000b0c:	e000ed00 	.word	0xe000ed00

08000b10 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000b10:	b480      	push	{r7}
 8000b12:	b089      	sub	sp, #36	@ 0x24
 8000b14:	af00      	add	r7, sp, #0
 8000b16:	60f8      	str	r0, [r7, #12]
 8000b18:	60b9      	str	r1, [r7, #8]
 8000b1a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000b1c:	68fb      	ldr	r3, [r7, #12]
 8000b1e:	f003 0307 	and.w	r3, r3, #7
 8000b22:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000b24:	69fb      	ldr	r3, [r7, #28]
 8000b26:	f1c3 0307 	rsb	r3, r3, #7
 8000b2a:	2b04      	cmp	r3, #4
 8000b2c:	bf28      	it	cs
 8000b2e:	2304      	movcs	r3, #4
 8000b30:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000b32:	69fb      	ldr	r3, [r7, #28]
 8000b34:	3304      	adds	r3, #4
 8000b36:	2b06      	cmp	r3, #6
 8000b38:	d902      	bls.n	8000b40 <NVIC_EncodePriority+0x30>
 8000b3a:	69fb      	ldr	r3, [r7, #28]
 8000b3c:	3b03      	subs	r3, #3
 8000b3e:	e000      	b.n	8000b42 <NVIC_EncodePriority+0x32>
 8000b40:	2300      	movs	r3, #0
 8000b42:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000b44:	f04f 32ff 	mov.w	r2, #4294967295
 8000b48:	69bb      	ldr	r3, [r7, #24]
 8000b4a:	fa02 f303 	lsl.w	r3, r2, r3
 8000b4e:	43da      	mvns	r2, r3
 8000b50:	68bb      	ldr	r3, [r7, #8]
 8000b52:	401a      	ands	r2, r3
 8000b54:	697b      	ldr	r3, [r7, #20]
 8000b56:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000b58:	f04f 31ff 	mov.w	r1, #4294967295
 8000b5c:	697b      	ldr	r3, [r7, #20]
 8000b5e:	fa01 f303 	lsl.w	r3, r1, r3
 8000b62:	43d9      	mvns	r1, r3
 8000b64:	687b      	ldr	r3, [r7, #4]
 8000b66:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000b68:	4313      	orrs	r3, r2
         );
}
 8000b6a:	4618      	mov	r0, r3
 8000b6c:	3724      	adds	r7, #36	@ 0x24
 8000b6e:	46bd      	mov	sp, r7
 8000b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b74:	4770      	bx	lr

08000b76 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PRIORITYGROUP_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000b76:	b580      	push	{r7, lr}
 8000b78:	b082      	sub	sp, #8
 8000b7a:	af00      	add	r7, sp, #0
 8000b7c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000b7e:	6878      	ldr	r0, [r7, #4]
 8000b80:	f7ff ff4c 	bl	8000a1c <__NVIC_SetPriorityGrouping>
}
 8000b84:	bf00      	nop
 8000b86:	3708      	adds	r7, #8
 8000b88:	46bd      	mov	sp, r7
 8000b8a:	bd80      	pop	{r7, pc}

08000b8c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000b8c:	b580      	push	{r7, lr}
 8000b8e:	b086      	sub	sp, #24
 8000b90:	af00      	add	r7, sp, #0
 8000b92:	4603      	mov	r3, r0
 8000b94:	60b9      	str	r1, [r7, #8]
 8000b96:	607a      	str	r2, [r7, #4]
 8000b98:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000b9a:	f7ff ff63 	bl	8000a64 <__NVIC_GetPriorityGrouping>
 8000b9e:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000ba0:	687a      	ldr	r2, [r7, #4]
 8000ba2:	68b9      	ldr	r1, [r7, #8]
 8000ba4:	6978      	ldr	r0, [r7, #20]
 8000ba6:	f7ff ffb3 	bl	8000b10 <NVIC_EncodePriority>
 8000baa:	4602      	mov	r2, r0
 8000bac:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000bb0:	4611      	mov	r1, r2
 8000bb2:	4618      	mov	r0, r3
 8000bb4:	f7ff ff82 	bl	8000abc <__NVIC_SetPriority>
}
 8000bb8:	bf00      	nop
 8000bba:	3718      	adds	r7, #24
 8000bbc:	46bd      	mov	sp, r7
 8000bbe:	bd80      	pop	{r7, pc}

08000bc0 <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *          CMSIS device file (stm32h5xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000bc0:	b580      	push	{r7, lr}
 8000bc2:	b082      	sub	sp, #8
 8000bc4:	af00      	add	r7, sp, #0
 8000bc6:	4603      	mov	r3, r0
 8000bc8:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000bca:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000bce:	4618      	mov	r0, r3
 8000bd0:	f7ff ff56 	bl	8000a80 <__NVIC_EnableIRQ>
}
 8000bd4:	bf00      	nop
 8000bd6:	3708      	adds	r7, #8
 8000bd8:	46bd      	mov	sp, r7
 8000bda:	bd80      	pop	{r7, pc}

08000bdc <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000bdc:	b480      	push	{r7}
 8000bde:	b083      	sub	sp, #12
 8000be0:	af00      	add	r7, sp, #0
 8000be2:	6078      	str	r0, [r7, #4]
  if ((TicksNumb - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000be4:	687b      	ldr	r3, [r7, #4]
 8000be6:	3b01      	subs	r3, #1
 8000be8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000bec:	d301      	bcc.n	8000bf2 <HAL_SYSTICK_Config+0x16>
  {
    /* Reload value impossible */
    return (1UL);
 8000bee:	2301      	movs	r3, #1
 8000bf0:	e00d      	b.n	8000c0e <HAL_SYSTICK_Config+0x32>
  }

  /* Set reload register */
  WRITE_REG(SysTick->LOAD, (uint32_t)(TicksNumb - 1UL));
 8000bf2:	4a0a      	ldr	r2, [pc, #40]	@ (8000c1c <HAL_SYSTICK_Config+0x40>)
 8000bf4:	687b      	ldr	r3, [r7, #4]
 8000bf6:	3b01      	subs	r3, #1
 8000bf8:	6053      	str	r3, [r2, #4]

  /* Load the SysTick Counter Value */
  WRITE_REG(SysTick->VAL, 0UL);
 8000bfa:	4b08      	ldr	r3, [pc, #32]	@ (8000c1c <HAL_SYSTICK_Config+0x40>)
 8000bfc:	2200      	movs	r2, #0
 8000bfe:	609a      	str	r2, [r3, #8]

  /* Enable SysTick IRQ and SysTick Timer */
  SET_BIT(SysTick->CTRL, (SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk));
 8000c00:	4b06      	ldr	r3, [pc, #24]	@ (8000c1c <HAL_SYSTICK_Config+0x40>)
 8000c02:	681b      	ldr	r3, [r3, #0]
 8000c04:	4a05      	ldr	r2, [pc, #20]	@ (8000c1c <HAL_SYSTICK_Config+0x40>)
 8000c06:	f043 0303 	orr.w	r3, r3, #3
 8000c0a:	6013      	str	r3, [r2, #0]

  /* Function successful */
  return (0UL);
 8000c0c:	2300      	movs	r3, #0
}
 8000c0e:	4618      	mov	r0, r3
 8000c10:	370c      	adds	r7, #12
 8000c12:	46bd      	mov	sp, r7
 8000c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c18:	4770      	bx	lr
 8000c1a:	bf00      	nop
 8000c1c:	e000e010 	.word	0xe000e010

08000c20 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8000c20:	b480      	push	{r7}
 8000c22:	b083      	sub	sp, #12
 8000c24:	af00      	add	r7, sp, #0
 8000c26:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  switch (CLKSource)
 8000c28:	687b      	ldr	r3, [r7, #4]
 8000c2a:	2b04      	cmp	r3, #4
 8000c2c:	d844      	bhi.n	8000cb8 <HAL_SYSTICK_CLKSourceConfig+0x98>
 8000c2e:	a201      	add	r2, pc, #4	@ (adr r2, 8000c34 <HAL_SYSTICK_CLKSourceConfig+0x14>)
 8000c30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000c34:	08000c57 	.word	0x08000c57
 8000c38:	08000c75 	.word	0x08000c75
 8000c3c:	08000c97 	.word	0x08000c97
 8000c40:	08000cb9 	.word	0x08000cb9
 8000c44:	08000c49 	.word	0x08000c49
  {
    /* Select HCLK as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK:
      SET_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8000c48:	4b1f      	ldr	r3, [pc, #124]	@ (8000cc8 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8000c4a:	681b      	ldr	r3, [r3, #0]
 8000c4c:	4a1e      	ldr	r2, [pc, #120]	@ (8000cc8 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8000c4e:	f043 0304 	orr.w	r3, r3, #4
 8000c52:	6013      	str	r3, [r2, #0]
      break;
 8000c54:	e031      	b.n	8000cba <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select HCLK_DIV8 as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK_DIV8:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8000c56:	4b1c      	ldr	r3, [pc, #112]	@ (8000cc8 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8000c58:	681b      	ldr	r3, [r3, #0]
 8000c5a:	4a1b      	ldr	r2, [pc, #108]	@ (8000cc8 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8000c5c:	f023 0304 	bic.w	r3, r3, #4
 8000c60:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, (0x00000000U));
 8000c62:	4b1a      	ldr	r3, [pc, #104]	@ (8000ccc <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8000c64:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8000c68:	4a18      	ldr	r2, [pc, #96]	@ (8000ccc <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8000c6a:	f023 030c 	bic.w	r3, r3, #12
 8000c6e:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 8000c72:	e022      	b.n	8000cba <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSI as Systick clock source */
    case SYSTICK_CLKSOURCE_LSI:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8000c74:	4b14      	ldr	r3, [pc, #80]	@ (8000cc8 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8000c76:	681b      	ldr	r3, [r3, #0]
 8000c78:	4a13      	ldr	r2, [pc, #76]	@ (8000cc8 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8000c7a:	f023 0304 	bic.w	r3, r3, #4
 8000c7e:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_0);
 8000c80:	4b12      	ldr	r3, [pc, #72]	@ (8000ccc <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8000c82:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8000c86:	f023 030c 	bic.w	r3, r3, #12
 8000c8a:	4a10      	ldr	r2, [pc, #64]	@ (8000ccc <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8000c8c:	f043 0304 	orr.w	r3, r3, #4
 8000c90:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 8000c94:	e011      	b.n	8000cba <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSE as Systick clock source */
    case SYSTICK_CLKSOURCE_LSE:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8000c96:	4b0c      	ldr	r3, [pc, #48]	@ (8000cc8 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8000c98:	681b      	ldr	r3, [r3, #0]
 8000c9a:	4a0b      	ldr	r2, [pc, #44]	@ (8000cc8 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8000c9c:	f023 0304 	bic.w	r3, r3, #4
 8000ca0:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_1);
 8000ca2:	4b0a      	ldr	r3, [pc, #40]	@ (8000ccc <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8000ca4:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8000ca8:	f023 030c 	bic.w	r3, r3, #12
 8000cac:	4a07      	ldr	r2, [pc, #28]	@ (8000ccc <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8000cae:	f043 0308 	orr.w	r3, r3, #8
 8000cb2:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 8000cb6:	e000      	b.n	8000cba <HAL_SYSTICK_CLKSourceConfig+0x9a>
    default:
      /* Nothing to do */
      break;
 8000cb8:	bf00      	nop
  }
}
 8000cba:	bf00      	nop
 8000cbc:	370c      	adds	r7, #12
 8000cbe:	46bd      	mov	sp, r7
 8000cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop
 8000cc8:	e000e010 	.word	0xe000e010
 8000ccc:	44020c00 	.word	0x44020c00

08000cd0 <HAL_SYSTICK_GetCLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_LSE: LSE clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  */
uint32_t HAL_SYSTICK_GetCLKSourceConfig(void)
{
 8000cd0:	b480      	push	{r7}
 8000cd2:	b083      	sub	sp, #12
 8000cd4:	af00      	add	r7, sp, #0
  uint32_t systick_source;
  uint32_t systick_rcc_source;

  /* Read SysTick->CTRL register for internal or external clock source */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) != 0U)
 8000cd6:	4b17      	ldr	r3, [pc, #92]	@ (8000d34 <HAL_SYSTICK_GetCLKSourceConfig+0x64>)
 8000cd8:	681b      	ldr	r3, [r3, #0]
 8000cda:	f003 0304 	and.w	r3, r3, #4
 8000cde:	2b00      	cmp	r3, #0
 8000ce0:	d002      	beq.n	8000ce8 <HAL_SYSTICK_GetCLKSourceConfig+0x18>
  {
    /* Internal clock source */
    systick_source = SYSTICK_CLKSOURCE_HCLK;
 8000ce2:	2304      	movs	r3, #4
 8000ce4:	607b      	str	r3, [r7, #4]
 8000ce6:	e01e      	b.n	8000d26 <HAL_SYSTICK_GetCLKSourceConfig+0x56>
  }
  else
  {
    /* External clock source, check the selected one in RCC */
    systick_rcc_source = READ_BIT(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL);
 8000ce8:	4b13      	ldr	r3, [pc, #76]	@ (8000d38 <HAL_SYSTICK_GetCLKSourceConfig+0x68>)
 8000cea:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8000cee:	f003 030c 	and.w	r3, r3, #12
 8000cf2:	603b      	str	r3, [r7, #0]

    switch (systick_rcc_source)
 8000cf4:	683b      	ldr	r3, [r7, #0]
 8000cf6:	2b08      	cmp	r3, #8
 8000cf8:	d00f      	beq.n	8000d1a <HAL_SYSTICK_GetCLKSourceConfig+0x4a>
 8000cfa:	683b      	ldr	r3, [r7, #0]
 8000cfc:	2b08      	cmp	r3, #8
 8000cfe:	d80f      	bhi.n	8000d20 <HAL_SYSTICK_GetCLKSourceConfig+0x50>
 8000d00:	683b      	ldr	r3, [r7, #0]
 8000d02:	2b00      	cmp	r3, #0
 8000d04:	d003      	beq.n	8000d0e <HAL_SYSTICK_GetCLKSourceConfig+0x3e>
 8000d06:	683b      	ldr	r3, [r7, #0]
 8000d08:	2b04      	cmp	r3, #4
 8000d0a:	d003      	beq.n	8000d14 <HAL_SYSTICK_GetCLKSourceConfig+0x44>
 8000d0c:	e008      	b.n	8000d20 <HAL_SYSTICK_GetCLKSourceConfig+0x50>
    {
      case (0x00000000U):
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 8000d0e:	2300      	movs	r3, #0
 8000d10:	607b      	str	r3, [r7, #4]
        break;
 8000d12:	e008      	b.n	8000d26 <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      case (RCC_CCIPR4_SYSTICKSEL_0):
        systick_source = SYSTICK_CLKSOURCE_LSI;
 8000d14:	2301      	movs	r3, #1
 8000d16:	607b      	str	r3, [r7, #4]
        break;
 8000d18:	e005      	b.n	8000d26 <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      case (RCC_CCIPR4_SYSTICKSEL_1):
        systick_source = SYSTICK_CLKSOURCE_LSE;
 8000d1a:	2302      	movs	r3, #2
 8000d1c:	607b      	str	r3, [r7, #4]
        break;
 8000d1e:	e002      	b.n	8000d26 <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      default:
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 8000d20:	2300      	movs	r3, #0
 8000d22:	607b      	str	r3, [r7, #4]
        break;
 8000d24:	bf00      	nop
    }
  }
  return systick_source;
 8000d26:	687b      	ldr	r3, [r7, #4]
}
 8000d28:	4618      	mov	r0, r3
 8000d2a:	370c      	adds	r7, #12
 8000d2c:	46bd      	mov	sp, r7
 8000d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d32:	4770      	bx	lr
 8000d34:	e000e010 	.word	0xe000e010
 8000d38:	44020c00 	.word	0x44020c00

08000d3c <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8000d3c:	b580      	push	{r7, lr}
 8000d3e:	b082      	sub	sp, #8
 8000d40:	af00      	add	r7, sp, #0
 8000d42:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8000d44:	687b      	ldr	r3, [r7, #4]
 8000d46:	2b00      	cmp	r3, #0
 8000d48:	d101      	bne.n	8000d4e <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8000d4a:	2301      	movs	r3, #1
 8000d4c:	e054      	b.n	8000df8 <HAL_CRC_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8000d4e:	687b      	ldr	r3, [r7, #4]
 8000d50:	7f5b      	ldrb	r3, [r3, #29]
 8000d52:	b2db      	uxtb	r3, r3
 8000d54:	2b00      	cmp	r3, #0
 8000d56:	d105      	bne.n	8000d64 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	2200      	movs	r2, #0
 8000d5c:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8000d5e:	6878      	ldr	r0, [r7, #4]
 8000d60:	f7ff fc34 	bl	80005cc <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 8000d64:	687b      	ldr	r3, [r7, #4]
 8000d66:	2202      	movs	r2, #2
 8000d68:	775a      	strb	r2, [r3, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 8000d6a:	687b      	ldr	r3, [r7, #4]
 8000d6c:	791b      	ldrb	r3, [r3, #4]
 8000d6e:	2b00      	cmp	r3, #0
 8000d70:	d10c      	bne.n	8000d8c <HAL_CRC_Init+0x50>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 8000d72:	687b      	ldr	r3, [r7, #4]
 8000d74:	681b      	ldr	r3, [r3, #0]
 8000d76:	4a22      	ldr	r2, [pc, #136]	@ (8000e00 <HAL_CRC_Init+0xc4>)
 8000d78:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 8000d7a:	687b      	ldr	r3, [r7, #4]
 8000d7c:	681b      	ldr	r3, [r3, #0]
 8000d7e:	689a      	ldr	r2, [r3, #8]
 8000d80:	687b      	ldr	r3, [r7, #4]
 8000d82:	681b      	ldr	r3, [r3, #0]
 8000d84:	f022 0218 	bic.w	r2, r2, #24
 8000d88:	609a      	str	r2, [r3, #8]
 8000d8a:	e00c      	b.n	8000da6 <HAL_CRC_Init+0x6a>
  }
  else
  {
    /* initialize CRC peripheral with generating polynomial defined by user */
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	6899      	ldr	r1, [r3, #8]
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	68db      	ldr	r3, [r3, #12]
 8000d94:	461a      	mov	r2, r3
 8000d96:	6878      	ldr	r0, [r7, #4]
 8000d98:	f000 f834 	bl	8000e04 <HAL_CRCEx_Polynomial_Set>
 8000d9c:	4603      	mov	r3, r0
 8000d9e:	2b00      	cmp	r3, #0
 8000da0:	d001      	beq.n	8000da6 <HAL_CRC_Init+0x6a>
    {
      return HAL_ERROR;
 8000da2:	2301      	movs	r3, #1
 8000da4:	e028      	b.n	8000df8 <HAL_CRC_Init+0xbc>
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 8000da6:	687b      	ldr	r3, [r7, #4]
 8000da8:	795b      	ldrb	r3, [r3, #5]
 8000daa:	2b00      	cmp	r3, #0
 8000dac:	d105      	bne.n	8000dba <HAL_CRC_Init+0x7e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 8000dae:	687b      	ldr	r3, [r7, #4]
 8000db0:	681b      	ldr	r3, [r3, #0]
 8000db2:	f04f 32ff 	mov.w	r2, #4294967295
 8000db6:	611a      	str	r2, [r3, #16]
 8000db8:	e004      	b.n	8000dc4 <HAL_CRC_Init+0x88>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 8000dba:	687b      	ldr	r3, [r7, #4]
 8000dbc:	681b      	ldr	r3, [r3, #0]
 8000dbe:	687a      	ldr	r2, [r7, #4]
 8000dc0:	6912      	ldr	r2, [r2, #16]
 8000dc2:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	681b      	ldr	r3, [r3, #0]
 8000dc8:	689b      	ldr	r3, [r3, #8]
 8000dca:	f023 0160 	bic.w	r1, r3, #96	@ 0x60
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	695a      	ldr	r2, [r3, #20]
 8000dd2:	687b      	ldr	r3, [r7, #4]
 8000dd4:	681b      	ldr	r3, [r3, #0]
 8000dd6:	430a      	orrs	r2, r1
 8000dd8:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	681b      	ldr	r3, [r3, #0]
 8000dde:	689b      	ldr	r3, [r3, #8]
 8000de0:	f023 0180 	bic.w	r1, r3, #128	@ 0x80
 8000de4:	687b      	ldr	r3, [r7, #4]
 8000de6:	699a      	ldr	r2, [r3, #24]
 8000de8:	687b      	ldr	r3, [r7, #4]
 8000dea:	681b      	ldr	r3, [r3, #0]
 8000dec:	430a      	orrs	r2, r1
 8000dee:	609a      	str	r2, [r3, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	2201      	movs	r2, #1
 8000df4:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 8000df6:	2300      	movs	r3, #0
}
 8000df8:	4618      	mov	r0, r3
 8000dfa:	3708      	adds	r7, #8
 8000dfc:	46bd      	mov	sp, r7
 8000dfe:	bd80      	pop	{r7, pc}
 8000e00:	04c11db7 	.word	0x04c11db7

08000e04 <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 8000e04:	b480      	push	{r7}
 8000e06:	b087      	sub	sp, #28
 8000e08:	af00      	add	r7, sp, #0
 8000e0a:	60f8      	str	r0, [r7, #12]
 8000e0c:	60b9      	str	r1, [r7, #8]
 8000e0e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000e10:	2300      	movs	r3, #0
 8000e12:	75fb      	strb	r3, [r7, #23]
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 8000e14:	231f      	movs	r3, #31
 8000e16:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_CRC_POL_LENGTH(PolyLength));

  /* Ensure that the generating polynomial is odd */
  if ((Pol & (uint32_t)(0x1U)) ==  0U)
 8000e18:	68bb      	ldr	r3, [r7, #8]
 8000e1a:	f003 0301 	and.w	r3, r3, #1
 8000e1e:	2b00      	cmp	r3, #0
 8000e20:	d102      	bne.n	8000e28 <HAL_CRCEx_Polynomial_Set+0x24>
  {
    status =  HAL_ERROR;
 8000e22:	2301      	movs	r3, #1
 8000e24:	75fb      	strb	r3, [r7, #23]
 8000e26:	e063      	b.n	8000ef0 <HAL_CRCEx_Polynomial_Set+0xec>
     * definition. HAL_ERROR is reported if Pol degree is
     * larger than that indicated by PolyLength.
     * Look for MSB position: msb will contain the degree of
     *  the second to the largest polynomial member. E.g., for
     *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
    while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 8000e28:	bf00      	nop
 8000e2a:	693b      	ldr	r3, [r7, #16]
 8000e2c:	1e5a      	subs	r2, r3, #1
 8000e2e:	613a      	str	r2, [r7, #16]
 8000e30:	2b00      	cmp	r3, #0
 8000e32:	d009      	beq.n	8000e48 <HAL_CRCEx_Polynomial_Set+0x44>
 8000e34:	693b      	ldr	r3, [r7, #16]
 8000e36:	f003 031f 	and.w	r3, r3, #31
 8000e3a:	68ba      	ldr	r2, [r7, #8]
 8000e3c:	fa22 f303 	lsr.w	r3, r2, r3
 8000e40:	f003 0301 	and.w	r3, r3, #1
 8000e44:	2b00      	cmp	r3, #0
 8000e46:	d0f0      	beq.n	8000e2a <HAL_CRCEx_Polynomial_Set+0x26>
    {
    }

    switch (PolyLength)
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	2b18      	cmp	r3, #24
 8000e4c:	d846      	bhi.n	8000edc <HAL_CRCEx_Polynomial_Set+0xd8>
 8000e4e:	a201      	add	r2, pc, #4	@ (adr r2, 8000e54 <HAL_CRCEx_Polynomial_Set+0x50>)
 8000e50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000e54:	08000ee3 	.word	0x08000ee3
 8000e58:	08000edd 	.word	0x08000edd
 8000e5c:	08000edd 	.word	0x08000edd
 8000e60:	08000edd 	.word	0x08000edd
 8000e64:	08000edd 	.word	0x08000edd
 8000e68:	08000edd 	.word	0x08000edd
 8000e6c:	08000edd 	.word	0x08000edd
 8000e70:	08000edd 	.word	0x08000edd
 8000e74:	08000ed1 	.word	0x08000ed1
 8000e78:	08000edd 	.word	0x08000edd
 8000e7c:	08000edd 	.word	0x08000edd
 8000e80:	08000edd 	.word	0x08000edd
 8000e84:	08000edd 	.word	0x08000edd
 8000e88:	08000edd 	.word	0x08000edd
 8000e8c:	08000edd 	.word	0x08000edd
 8000e90:	08000edd 	.word	0x08000edd
 8000e94:	08000ec5 	.word	0x08000ec5
 8000e98:	08000edd 	.word	0x08000edd
 8000e9c:	08000edd 	.word	0x08000edd
 8000ea0:	08000edd 	.word	0x08000edd
 8000ea4:	08000edd 	.word	0x08000edd
 8000ea8:	08000edd 	.word	0x08000edd
 8000eac:	08000edd 	.word	0x08000edd
 8000eb0:	08000edd 	.word	0x08000edd
 8000eb4:	08000eb9 	.word	0x08000eb9
    {

      case CRC_POLYLENGTH_7B:
        if (msb >= HAL_CRC_LENGTH_7B)
 8000eb8:	693b      	ldr	r3, [r7, #16]
 8000eba:	2b06      	cmp	r3, #6
 8000ebc:	d913      	bls.n	8000ee6 <HAL_CRCEx_Polynomial_Set+0xe2>
        {
          status =   HAL_ERROR;
 8000ebe:	2301      	movs	r3, #1
 8000ec0:	75fb      	strb	r3, [r7, #23]
        }
        break;
 8000ec2:	e010      	b.n	8000ee6 <HAL_CRCEx_Polynomial_Set+0xe2>
      case CRC_POLYLENGTH_8B:
        if (msb >= HAL_CRC_LENGTH_8B)
 8000ec4:	693b      	ldr	r3, [r7, #16]
 8000ec6:	2b07      	cmp	r3, #7
 8000ec8:	d90f      	bls.n	8000eea <HAL_CRCEx_Polynomial_Set+0xe6>
        {
          status =   HAL_ERROR;
 8000eca:	2301      	movs	r3, #1
 8000ecc:	75fb      	strb	r3, [r7, #23]
        }
        break;
 8000ece:	e00c      	b.n	8000eea <HAL_CRCEx_Polynomial_Set+0xe6>
      case CRC_POLYLENGTH_16B:
        if (msb >= HAL_CRC_LENGTH_16B)
 8000ed0:	693b      	ldr	r3, [r7, #16]
 8000ed2:	2b0f      	cmp	r3, #15
 8000ed4:	d90b      	bls.n	8000eee <HAL_CRCEx_Polynomial_Set+0xea>
        {
          status =   HAL_ERROR;
 8000ed6:	2301      	movs	r3, #1
 8000ed8:	75fb      	strb	r3, [r7, #23]
        }
        break;
 8000eda:	e008      	b.n	8000eee <HAL_CRCEx_Polynomial_Set+0xea>

      case CRC_POLYLENGTH_32B:
        /* no polynomial definition vs. polynomial length issue possible */
        break;
      default:
        status =  HAL_ERROR;
 8000edc:	2301      	movs	r3, #1
 8000ede:	75fb      	strb	r3, [r7, #23]
        break;
 8000ee0:	e006      	b.n	8000ef0 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8000ee2:	bf00      	nop
 8000ee4:	e004      	b.n	8000ef0 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8000ee6:	bf00      	nop
 8000ee8:	e002      	b.n	8000ef0 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8000eea:	bf00      	nop
 8000eec:	e000      	b.n	8000ef0 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8000eee:	bf00      	nop
    }
  }
  if (status == HAL_OK)
 8000ef0:	7dfb      	ldrb	r3, [r7, #23]
 8000ef2:	2b00      	cmp	r3, #0
 8000ef4:	d10d      	bne.n	8000f12 <HAL_CRCEx_Polynomial_Set+0x10e>
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 8000ef6:	68fb      	ldr	r3, [r7, #12]
 8000ef8:	681b      	ldr	r3, [r3, #0]
 8000efa:	68ba      	ldr	r2, [r7, #8]
 8000efc:	615a      	str	r2, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 8000efe:	68fb      	ldr	r3, [r7, #12]
 8000f00:	681b      	ldr	r3, [r3, #0]
 8000f02:	689b      	ldr	r3, [r3, #8]
 8000f04:	f023 0118 	bic.w	r1, r3, #24
 8000f08:	68fb      	ldr	r3, [r7, #12]
 8000f0a:	681b      	ldr	r3, [r3, #0]
 8000f0c:	687a      	ldr	r2, [r7, #4]
 8000f0e:	430a      	orrs	r2, r1
 8000f10:	609a      	str	r2, [r3, #8]
  }
  /* Return function status */
  return status;
 8000f12:	7dfb      	ldrb	r3, [r7, #23]
}
 8000f14:	4618      	mov	r0, r3
 8000f16:	371c      	adds	r7, #28
 8000f18:	46bd      	mov	sp, r7
 8000f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f1e:	4770      	bx	lr

08000f20 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8000f20:	b580      	push	{r7, lr}
 8000f22:	b084      	sub	sp, #16
 8000f24:	af00      	add	r7, sp, #0
 8000f26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8000f28:	687b      	ldr	r3, [r7, #4]
 8000f2a:	2b00      	cmp	r3, #0
 8000f2c:	d101      	bne.n	8000f32 <HAL_FDCAN_Init+0x12>
  {
    return HAL_ERROR;
 8000f2e:	2301      	movs	r3, #1
 8000f30:	e147      	b.n	80011c2 <HAL_FDCAN_Init+0x2a2>

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8000f38:	b2db      	uxtb	r3, r3
 8000f3a:	2b00      	cmp	r3, #0
 8000f3c:	d106      	bne.n	8000f4c <HAL_FDCAN_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	2200      	movs	r2, #0
 8000f42:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8000f46:	6878      	ldr	r0, [r7, #4]
 8000f48:	f7ff fb62 	bl	8000610 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	681b      	ldr	r3, [r3, #0]
 8000f50:	699a      	ldr	r2, [r3, #24]
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	681b      	ldr	r3, [r3, #0]
 8000f56:	f022 0210 	bic.w	r2, r2, #16
 8000f5a:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000f5c:	f7ff fd52 	bl	8000a04 <HAL_GetTick>
 8000f60:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8000f62:	e012      	b.n	8000f8a <HAL_FDCAN_Init+0x6a>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8000f64:	f7ff fd4e 	bl	8000a04 <HAL_GetTick>
 8000f68:	4602      	mov	r2, r0
 8000f6a:	68fb      	ldr	r3, [r7, #12]
 8000f6c:	1ad3      	subs	r3, r2, r3
 8000f6e:	2b0a      	cmp	r3, #10
 8000f70:	d90b      	bls.n	8000f8a <HAL_FDCAN_Init+0x6a>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000f76:	f043 0201 	orr.w	r2, r3, #1
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	2203      	movs	r2, #3
 8000f82:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8000f86:	2301      	movs	r3, #1
 8000f88:	e11b      	b.n	80011c2 <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	681b      	ldr	r3, [r3, #0]
 8000f8e:	699b      	ldr	r3, [r3, #24]
 8000f90:	f003 0308 	and.w	r3, r3, #8
 8000f94:	2b08      	cmp	r3, #8
 8000f96:	d0e5      	beq.n	8000f64 <HAL_FDCAN_Init+0x44>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	681b      	ldr	r3, [r3, #0]
 8000f9c:	699a      	ldr	r2, [r3, #24]
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	681b      	ldr	r3, [r3, #0]
 8000fa2:	f042 0201 	orr.w	r2, r2, #1
 8000fa6:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000fa8:	f7ff fd2c 	bl	8000a04 <HAL_GetTick>
 8000fac:	60f8      	str	r0, [r7, #12]

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8000fae:	e012      	b.n	8000fd6 <HAL_FDCAN_Init+0xb6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8000fb0:	f7ff fd28 	bl	8000a04 <HAL_GetTick>
 8000fb4:	4602      	mov	r2, r0
 8000fb6:	68fb      	ldr	r3, [r7, #12]
 8000fb8:	1ad3      	subs	r3, r2, r3
 8000fba:	2b0a      	cmp	r3, #10
 8000fbc:	d90b      	bls.n	8000fd6 <HAL_FDCAN_Init+0xb6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000fc2:	f043 0201 	orr.w	r2, r3, #1
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	2203      	movs	r2, #3
 8000fce:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8000fd2:	2301      	movs	r3, #1
 8000fd4:	e0f5      	b.n	80011c2 <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	681b      	ldr	r3, [r3, #0]
 8000fda:	699b      	ldr	r3, [r3, #24]
 8000fdc:	f003 0301 	and.w	r3, r3, #1
 8000fe0:	2b00      	cmp	r3, #0
 8000fe2:	d0e5      	beq.n	8000fb0 <HAL_FDCAN_Init+0x90>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	681b      	ldr	r3, [r3, #0]
 8000fe8:	699a      	ldr	r2, [r3, #24]
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	681b      	ldr	r3, [r3, #0]
 8000fee:	f042 0202 	orr.w	r2, r2, #2
 8000ff2:	619a      	str	r2, [r3, #24]

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	681b      	ldr	r3, [r3, #0]
 8000ff8:	4a74      	ldr	r2, [pc, #464]	@ (80011cc <HAL_FDCAN_Init+0x2ac>)
 8000ffa:	4293      	cmp	r3, r2
 8000ffc:	d103      	bne.n	8001006 <HAL_FDCAN_Init+0xe6>
  {
    /* Configure Clock divider */
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 8000ffe:	4a74      	ldr	r2, [pc, #464]	@ (80011d0 <HAL_FDCAN_Init+0x2b0>)
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	685b      	ldr	r3, [r3, #4]
 8001004:	6013      	str	r3, [r2, #0]
  }

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	7c1b      	ldrb	r3, [r3, #16]
 800100a:	2b01      	cmp	r3, #1
 800100c:	d108      	bne.n	8001020 <HAL_FDCAN_Init+0x100>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	681b      	ldr	r3, [r3, #0]
 8001012:	699a      	ldr	r2, [r3, #24]
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	681b      	ldr	r3, [r3, #0]
 8001018:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800101c:	619a      	str	r2, [r3, #24]
 800101e:	e007      	b.n	8001030 <HAL_FDCAN_Init+0x110>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	681b      	ldr	r3, [r3, #0]
 8001024:	699a      	ldr	r2, [r3, #24]
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	681b      	ldr	r3, [r3, #0]
 800102a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800102e:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	7c5b      	ldrb	r3, [r3, #17]
 8001034:	2b01      	cmp	r3, #1
 8001036:	d108      	bne.n	800104a <HAL_FDCAN_Init+0x12a>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	681b      	ldr	r3, [r3, #0]
 800103c:	699a      	ldr	r2, [r3, #24]
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	681b      	ldr	r3, [r3, #0]
 8001042:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8001046:	619a      	str	r2, [r3, #24]
 8001048:	e007      	b.n	800105a <HAL_FDCAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	681b      	ldr	r3, [r3, #0]
 800104e:	699a      	ldr	r2, [r3, #24]
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	681b      	ldr	r3, [r3, #0]
 8001054:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8001058:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	7c9b      	ldrb	r3, [r3, #18]
 800105e:	2b01      	cmp	r3, #1
 8001060:	d108      	bne.n	8001074 <HAL_FDCAN_Init+0x154>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	681b      	ldr	r3, [r3, #0]
 8001066:	699a      	ldr	r2, [r3, #24]
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	681b      	ldr	r3, [r3, #0]
 800106c:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8001070:	619a      	str	r2, [r3, #24]
 8001072:	e007      	b.n	8001084 <HAL_FDCAN_Init+0x164>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	681b      	ldr	r3, [r3, #0]
 8001078:	699a      	ldr	r2, [r3, #24]
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	681b      	ldr	r3, [r3, #0]
 800107e:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8001082:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	681b      	ldr	r3, [r3, #0]
 8001088:	699b      	ldr	r3, [r3, #24]
 800108a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	689a      	ldr	r2, [r3, #8]
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	681b      	ldr	r3, [r3, #0]
 8001096:	430a      	orrs	r2, r1
 8001098:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	681b      	ldr	r3, [r3, #0]
 800109e:	699a      	ldr	r2, [r3, #24]
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	681b      	ldr	r3, [r3, #0]
 80010a4:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 80010a8:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	681b      	ldr	r3, [r3, #0]
 80010ae:	691a      	ldr	r2, [r3, #16]
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	681b      	ldr	r3, [r3, #0]
 80010b4:	f022 0210 	bic.w	r2, r2, #16
 80010b8:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	68db      	ldr	r3, [r3, #12]
 80010be:	2b01      	cmp	r3, #1
 80010c0:	d108      	bne.n	80010d4 <HAL_FDCAN_Init+0x1b4>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	681b      	ldr	r3, [r3, #0]
 80010c6:	699a      	ldr	r2, [r3, #24]
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	681b      	ldr	r3, [r3, #0]
 80010cc:	f042 0204 	orr.w	r2, r2, #4
 80010d0:	619a      	str	r2, [r3, #24]
 80010d2:	e02c      	b.n	800112e <HAL_FDCAN_Init+0x20e>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	68db      	ldr	r3, [r3, #12]
 80010d8:	2b00      	cmp	r3, #0
 80010da:	d028      	beq.n	800112e <HAL_FDCAN_Init+0x20e>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	68db      	ldr	r3, [r3, #12]
 80010e0:	2b02      	cmp	r3, #2
 80010e2:	d01c      	beq.n	800111e <HAL_FDCAN_Init+0x1fe>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	681b      	ldr	r3, [r3, #0]
 80010e8:	699a      	ldr	r2, [r3, #24]
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	681b      	ldr	r3, [r3, #0]
 80010ee:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80010f2:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	681b      	ldr	r3, [r3, #0]
 80010f8:	691a      	ldr	r2, [r3, #16]
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	681b      	ldr	r3, [r3, #0]
 80010fe:	f042 0210 	orr.w	r2, r2, #16
 8001102:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	68db      	ldr	r3, [r3, #12]
 8001108:	2b03      	cmp	r3, #3
 800110a:	d110      	bne.n	800112e <HAL_FDCAN_Init+0x20e>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	681b      	ldr	r3, [r3, #0]
 8001110:	699a      	ldr	r2, [r3, #24]
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	681b      	ldr	r3, [r3, #0]
 8001116:	f042 0220 	orr.w	r2, r2, #32
 800111a:	619a      	str	r2, [r3, #24]
 800111c:	e007      	b.n	800112e <HAL_FDCAN_Init+0x20e>
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	681b      	ldr	r3, [r3, #0]
 8001122:	699a      	ldr	r2, [r3, #24]
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	681b      	ldr	r3, [r3, #0]
 8001128:	f042 0220 	orr.w	r2, r2, #32
 800112c:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	699b      	ldr	r3, [r3, #24]
 8001132:	3b01      	subs	r3, #1
 8001134:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	69db      	ldr	r3, [r3, #28]
 800113a:	3b01      	subs	r3, #1
 800113c:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800113e:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	6a1b      	ldr	r3, [r3, #32]
 8001144:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8001146:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	695b      	ldr	r3, [r3, #20]
 800114e:	3b01      	subs	r3, #1
 8001150:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8001156:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8001158:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	689b      	ldr	r3, [r3, #8]
 800115e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8001162:	d115      	bne.n	8001190 <HAL_FDCAN_Init+0x270>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001168:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800116e:	3b01      	subs	r3, #1
 8001170:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8001172:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001178:	3b01      	subs	r3, #1
 800117a:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 800117c:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001184:	3b01      	subs	r3, #1
 8001186:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 800118c:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800118e:	60da      	str	r2, [r3, #12]
  }

  /* Select between Tx FIFO and Tx Queue operation modes */
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	681b      	ldr	r3, [r3, #0]
 8001194:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	681b      	ldr	r3, [r3, #0]
 80011a0:	430a      	orrs	r2, r1
 80011a2:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Calculate each RAM block address */
  FDCAN_CalcultateRamBlockAddresses(hfdcan);
 80011a6:	6878      	ldr	r0, [r7, #4]
 80011a8:	f000 fbfc 	bl	80019a4 <FDCAN_CalcultateRamBlockAddresses>

  /* Initialize the Latest Tx request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	2200      	movs	r2, #0
 80011b0:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	2200      	movs	r2, #0
 80011b6:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	2201      	movs	r2, #1
 80011bc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return HAL_OK;
 80011c0:	2300      	movs	r3, #0
}
 80011c2:	4618      	mov	r0, r3
 80011c4:	3710      	adds	r7, #16
 80011c6:	46bd      	mov	sp, r7
 80011c8:	bd80      	pop	{r7, pc}
 80011ca:	bf00      	nop
 80011cc:	4000a400 	.word	0x4000a400
 80011d0:	4000a500 	.word	0x4000a500

080011d4 <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 80011d4:	b480      	push	{r7}
 80011d6:	b083      	sub	sp, #12
 80011d8:	af00      	add	r7, sp, #0
 80011da:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80011e2:	b2db      	uxtb	r3, r3
 80011e4:	2b01      	cmp	r3, #1
 80011e6:	d110      	bne.n	800120a <HAL_FDCAN_Start+0x36>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	2202      	movs	r2, #2
 80011ec:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	699a      	ldr	r2, [r3, #24]
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	f022 0201 	bic.w	r2, r2, #1
 80011fe:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	2200      	movs	r2, #0
 8001204:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Return function status */
    return HAL_OK;
 8001206:	2300      	movs	r3, #0
 8001208:	e006      	b.n	8001218 <HAL_FDCAN_Start+0x44>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800120e:	f043 0204 	orr.w	r2, r3, #4
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8001216:	2301      	movs	r3, #1
  }
}
 8001218:	4618      	mov	r0, r3
 800121a:	370c      	adds	r7, #12
 800121c:	46bd      	mov	sp, r7
 800121e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001222:	4770      	bx	lr

08001224 <HAL_FDCAN_AddMessageToTxFifoQ>:
  * @param  pTxData pointer to a buffer containing the payload of the Tx frame.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_AddMessageToTxFifoQ(FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                                const uint8_t *pTxData)
{
 8001224:	b580      	push	{r7, lr}
 8001226:	b086      	sub	sp, #24
 8001228:	af00      	add	r7, sp, #0
 800122a:	60f8      	str	r0, [r7, #12]
 800122c:	60b9      	str	r1, [r7, #8]
 800122e:	607a      	str	r2, [r7, #4]
  assert_param(IS_FDCAN_BRS(pTxHeader->BitRateSwitch));
  assert_param(IS_FDCAN_FDF(pTxHeader->FDFormat));
  assert_param(IS_FDCAN_EFC(pTxHeader->TxEventFifoControl));
  assert_param(IS_FDCAN_MAX_VALUE(pTxHeader->MessageMarker, 0xFFU));

  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 8001230:	68fb      	ldr	r3, [r7, #12]
 8001232:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8001236:	b2db      	uxtb	r3, r3
 8001238:	2b02      	cmp	r3, #2
 800123a:	d12c      	bne.n	8001296 <HAL_FDCAN_AddMessageToTxFifoQ+0x72>
  {
    /* Check that the Tx FIFO/Queue is not full */
    if ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQF) != 0U)
 800123c:	68fb      	ldr	r3, [r7, #12]
 800123e:	681b      	ldr	r3, [r3, #0]
 8001240:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8001244:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001248:	2b00      	cmp	r3, #0
 800124a:	d007      	beq.n	800125c <HAL_FDCAN_AddMessageToTxFifoQ+0x38>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 800124c:	68fb      	ldr	r3, [r7, #12]
 800124e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001250:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001254:	68fb      	ldr	r3, [r7, #12]
 8001256:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 8001258:	2301      	movs	r3, #1
 800125a:	e023      	b.n	80012a4 <HAL_FDCAN_AddMessageToTxFifoQ+0x80>
    }
    else
    {
      /* Retrieve the Tx FIFO PutIndex */
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 800125c:	68fb      	ldr	r3, [r7, #12]
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8001264:	0c1b      	lsrs	r3, r3, #16
 8001266:	f003 0303 	and.w	r3, r3, #3
 800126a:	617b      	str	r3, [r7, #20]

      /* Add the message to the Tx FIFO/Queue */
      FDCAN_CopyMessageToRAM(hfdcan, pTxHeader, pTxData, PutIndex);
 800126c:	697b      	ldr	r3, [r7, #20]
 800126e:	687a      	ldr	r2, [r7, #4]
 8001270:	68b9      	ldr	r1, [r7, #8]
 8001272:	68f8      	ldr	r0, [r7, #12]
 8001274:	f000 fbec 	bl	8001a50 <FDCAN_CopyMessageToRAM>

      /* Activate the corresponding transmission request */
      hfdcan->Instance->TXBAR = ((uint32_t)1 << PutIndex);
 8001278:	68fb      	ldr	r3, [r7, #12]
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	2101      	movs	r1, #1
 800127e:	697a      	ldr	r2, [r7, #20]
 8001280:	fa01 f202 	lsl.w	r2, r1, r2
 8001284:	f8c3 20cc 	str.w	r2, [r3, #204]	@ 0xcc

      /* Store the Latest Tx FIFO/Queue Request Buffer Index */
      hfdcan->LatestTxFifoQRequest = ((uint32_t)1 << PutIndex);
 8001288:	2201      	movs	r2, #1
 800128a:	697b      	ldr	r3, [r7, #20]
 800128c:	409a      	lsls	r2, r3
 800128e:	68fb      	ldr	r3, [r7, #12]
 8001290:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    /* Return function status */
    return HAL_OK;
 8001292:	2300      	movs	r3, #0
 8001294:	e006      	b.n	80012a4 <HAL_FDCAN_AddMessageToTxFifoQ+0x80>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8001296:	68fb      	ldr	r3, [r7, #12]
 8001298:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800129a:	f043 0208 	orr.w	r2, r3, #8
 800129e:	68fb      	ldr	r3, [r7, #12]
 80012a0:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 80012a2:	2301      	movs	r3, #1
  }
}
 80012a4:	4618      	mov	r0, r3
 80012a6:	3718      	adds	r7, #24
 80012a8:	46bd      	mov	sp, r7
 80012aa:	bd80      	pop	{r7, pc}

080012ac <HAL_FDCAN_GetRxMessage>:
  * @param  pRxData pointer to a buffer where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetRxMessage(FDCAN_HandleTypeDef *hfdcan, uint32_t RxLocation,
                                         FDCAN_RxHeaderTypeDef *pRxHeader, uint8_t *pRxData)
{
 80012ac:	b480      	push	{r7}
 80012ae:	b08b      	sub	sp, #44	@ 0x2c
 80012b0:	af00      	add	r7, sp, #0
 80012b2:	60f8      	str	r0, [r7, #12]
 80012b4:	60b9      	str	r1, [r7, #8]
 80012b6:	607a      	str	r2, [r7, #4]
 80012b8:	603b      	str	r3, [r7, #0]
  uint32_t *RxAddress;
  uint8_t  *pData;
  uint32_t ByteCounter;
  uint32_t GetIndex = 0;
 80012ba:	2300      	movs	r3, #0
 80012bc:	61fb      	str	r3, [r7, #28]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 80012be:	68fb      	ldr	r3, [r7, #12]
 80012c0:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80012c4:	76fb      	strb	r3, [r7, #27]

  /* Check function parameters */
  assert_param(IS_FDCAN_RX_FIFO(RxLocation));

  if (state == HAL_FDCAN_STATE_BUSY)
 80012c6:	7efb      	ldrb	r3, [r7, #27]
 80012c8:	2b02      	cmp	r3, #2
 80012ca:	f040 80e8 	bne.w	800149e <HAL_FDCAN_GetRxMessage+0x1f2>
  {
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 80012ce:	68bb      	ldr	r3, [r7, #8]
 80012d0:	2b40      	cmp	r3, #64	@ 0x40
 80012d2:	d137      	bne.n	8001344 <HAL_FDCAN_GetRxMessage+0x98>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 80012d4:	68fb      	ldr	r3, [r7, #12]
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80012dc:	f003 030f 	and.w	r3, r3, #15
 80012e0:	2b00      	cmp	r3, #0
 80012e2:	d107      	bne.n	80012f4 <HAL_FDCAN_GetRxMessage+0x48>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 80012e4:	68fb      	ldr	r3, [r7, #12]
 80012e6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80012e8:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80012ec:	68fb      	ldr	r3, [r7, #12]
 80012ee:	661a      	str	r2, [r3, #96]	@ 0x60

        return HAL_ERROR;
 80012f0:	2301      	movs	r3, #1
 80012f2:	e0db      	b.n	80014ac <HAL_FDCAN_GetRxMessage+0x200>
      }
      else
      {
        /* Check that the Rx FIFO 0 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0F) >> FDCAN_RXF0S_F0F_Pos) == 1U)
 80012f4:	68fb      	ldr	r3, [r7, #12]
 80012f6:	681b      	ldr	r3, [r3, #0]
 80012f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80012fc:	0e1b      	lsrs	r3, r3, #24
 80012fe:	f003 0301 	and.w	r3, r3, #1
 8001302:	2b01      	cmp	r3, #1
 8001304:	d10a      	bne.n	800131c <HAL_FDCAN_GetRxMessage+0x70>
        {
          if (((hfdcan->Instance->RXGFC & FDCAN_RXGFC_F0OM) >> FDCAN_RXGFC_F0OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 8001306:	68fb      	ldr	r3, [r7, #12]
 8001308:	681b      	ldr	r3, [r3, #0]
 800130a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800130e:	0a5b      	lsrs	r3, r3, #9
 8001310:	f003 0301 	and.w	r3, r3, #1
 8001314:	2b01      	cmp	r3, #1
 8001316:	d101      	bne.n	800131c <HAL_FDCAN_GetRxMessage+0x70>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 8001318:	2301      	movs	r3, #1
 800131a:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 0 element index */
        GetIndex += ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 800131c:	68fb      	ldr	r3, [r7, #12]
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001324:	0a1b      	lsrs	r3, r3, #8
 8001326:	f003 0303 	and.w	r3, r3, #3
 800132a:	69fa      	ldr	r2, [r7, #28]
 800132c:	4413      	add	r3, r2
 800132e:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 0 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * SRAMCAN_RF0_SIZE));
 8001330:	68fb      	ldr	r3, [r7, #12]
 8001332:	6c99      	ldr	r1, [r3, #72]	@ 0x48
 8001334:	69fa      	ldr	r2, [r7, #28]
 8001336:	4613      	mov	r3, r2
 8001338:	00db      	lsls	r3, r3, #3
 800133a:	4413      	add	r3, r2
 800133c:	00db      	lsls	r3, r3, #3
 800133e:	440b      	add	r3, r1
 8001340:	627b      	str	r3, [r7, #36]	@ 0x24
 8001342:	e036      	b.n	80013b2 <HAL_FDCAN_GetRxMessage+0x106>
      }
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 8001344:	68fb      	ldr	r3, [r7, #12]
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800134c:	f003 030f 	and.w	r3, r3, #15
 8001350:	2b00      	cmp	r3, #0
 8001352:	d107      	bne.n	8001364 <HAL_FDCAN_GetRxMessage+0xb8>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8001354:	68fb      	ldr	r3, [r7, #12]
 8001356:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001358:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800135c:	68fb      	ldr	r3, [r7, #12]
 800135e:	661a      	str	r2, [r3, #96]	@ 0x60

        return HAL_ERROR;
 8001360:	2301      	movs	r3, #1
 8001362:	e0a3      	b.n	80014ac <HAL_FDCAN_GetRxMessage+0x200>
      }
      else
      {
        /* Check that the Rx FIFO 1 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1F) >> FDCAN_RXF1S_F1F_Pos) == 1U)
 8001364:	68fb      	ldr	r3, [r7, #12]
 8001366:	681b      	ldr	r3, [r3, #0]
 8001368:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800136c:	0e1b      	lsrs	r3, r3, #24
 800136e:	f003 0301 	and.w	r3, r3, #1
 8001372:	2b01      	cmp	r3, #1
 8001374:	d10a      	bne.n	800138c <HAL_FDCAN_GetRxMessage+0xe0>
        {
          if (((hfdcan->Instance->RXGFC & FDCAN_RXGFC_F1OM) >> FDCAN_RXGFC_F1OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 8001376:	68fb      	ldr	r3, [r7, #12]
 8001378:	681b      	ldr	r3, [r3, #0]
 800137a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800137e:	0a1b      	lsrs	r3, r3, #8
 8001380:	f003 0301 	and.w	r3, r3, #1
 8001384:	2b01      	cmp	r3, #1
 8001386:	d101      	bne.n	800138c <HAL_FDCAN_GetRxMessage+0xe0>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 8001388:	2301      	movs	r3, #1
 800138a:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 1 element index */
        GetIndex += ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 800138c:	68fb      	ldr	r3, [r7, #12]
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001394:	0a1b      	lsrs	r3, r3, #8
 8001396:	f003 0303 	and.w	r3, r3, #3
 800139a:	69fa      	ldr	r2, [r7, #28]
 800139c:	4413      	add	r3, r2
 800139e:	61fb      	str	r3, [r7, #28]
        /* Calculate Rx FIFO 1 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * SRAMCAN_RF1_SIZE));
 80013a0:	68fb      	ldr	r3, [r7, #12]
 80013a2:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 80013a4:	69fa      	ldr	r2, [r7, #28]
 80013a6:	4613      	mov	r3, r2
 80013a8:	00db      	lsls	r3, r3, #3
 80013aa:	4413      	add	r3, r2
 80013ac:	00db      	lsls	r3, r3, #3
 80013ae:	440b      	add	r3, r1
 80013b0:	627b      	str	r3, [r7, #36]	@ 0x24
      }
    }

    /* Retrieve IdType */
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 80013b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013b4:	681b      	ldr	r3, [r3, #0]
 80013b6:	f003 4280 	and.w	r2, r3, #1073741824	@ 0x40000000
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	605a      	str	r2, [r3, #4]

    /* Retrieve Identifier */
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	685b      	ldr	r3, [r3, #4]
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	d107      	bne.n	80013d6 <HAL_FDCAN_GetRxMessage+0x12a>
    {
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 80013c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	0c9b      	lsrs	r3, r3, #18
 80013cc:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	601a      	str	r2, [r3, #0]
 80013d4:	e005      	b.n	80013e2 <HAL_FDCAN_GetRxMessage+0x136>
    }
    else /* Extended ID element */
    {
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 80013d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	601a      	str	r2, [r3, #0]
    }

    /* Retrieve RxFrameType */
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 80013e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013e4:	681b      	ldr	r3, [r3, #0]
 80013e6:	f003 5200 	and.w	r2, r3, #536870912	@ 0x20000000
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	609a      	str	r2, [r3, #8]

    /* Retrieve ErrorStateIndicator */
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 80013ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013f0:	681b      	ldr	r3, [r3, #0]
 80013f2:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	611a      	str	r2, [r3, #16]

    /* Increment RxAddress pointer to second word of Rx FIFO element */
    RxAddress++;
 80013fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013fc:	3304      	adds	r3, #4
 80013fe:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve RxTimestamp */
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 8001400:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	b29a      	uxth	r2, r3
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	61da      	str	r2, [r3, #28]

    /* Retrieve DataLength */
    pRxHeader->DataLength = ((*RxAddress & FDCAN_ELEMENT_MASK_DLC) >> 16U);
 800140a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	0c1b      	lsrs	r3, r3, #16
 8001410:	f003 020f 	and.w	r2, r3, #15
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	60da      	str	r2, [r3, #12]

    /* Retrieve BitRateSwitch */
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 8001418:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	f403 1280 	and.w	r2, r3, #1048576	@ 0x100000
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	615a      	str	r2, [r3, #20]

    /* Retrieve FDFormat */
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 8001424:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	f403 1200 	and.w	r2, r3, #2097152	@ 0x200000
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	619a      	str	r2, [r3, #24]

    /* Retrieve FilterIndex */
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 8001430:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	0e1b      	lsrs	r3, r3, #24
 8001436:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	621a      	str	r2, [r3, #32]

    /* Retrieve NonMatchingFrame */
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 800143e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	0fda      	lsrs	r2, r3, #31
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Increment RxAddress pointer to payload of Rx FIFO element */
    RxAddress++;
 8001448:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800144a:	3304      	adds	r3, #4
 800144c:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve Rx payload */
    pData = (uint8_t *)RxAddress;
 800144e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001450:	617b      	str	r3, [r7, #20]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 8001452:	2300      	movs	r3, #0
 8001454:	623b      	str	r3, [r7, #32]
 8001456:	e00a      	b.n	800146e <HAL_FDCAN_GetRxMessage+0x1c2>
    {
      pRxData[ByteCounter] = pData[ByteCounter];
 8001458:	697a      	ldr	r2, [r7, #20]
 800145a:	6a3b      	ldr	r3, [r7, #32]
 800145c:	441a      	add	r2, r3
 800145e:	6839      	ldr	r1, [r7, #0]
 8001460:	6a3b      	ldr	r3, [r7, #32]
 8001462:	440b      	add	r3, r1
 8001464:	7812      	ldrb	r2, [r2, #0]
 8001466:	701a      	strb	r2, [r3, #0]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 8001468:	6a3b      	ldr	r3, [r7, #32]
 800146a:	3301      	adds	r3, #1
 800146c:	623b      	str	r3, [r7, #32]
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	68db      	ldr	r3, [r3, #12]
 8001472:	4a11      	ldr	r2, [pc, #68]	@ (80014b8 <HAL_FDCAN_GetRxMessage+0x20c>)
 8001474:	5cd3      	ldrb	r3, [r2, r3]
 8001476:	461a      	mov	r2, r3
 8001478:	6a3b      	ldr	r3, [r7, #32]
 800147a:	4293      	cmp	r3, r2
 800147c:	d3ec      	bcc.n	8001458 <HAL_FDCAN_GetRxMessage+0x1ac>
    }

    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 800147e:	68bb      	ldr	r3, [r7, #8]
 8001480:	2b40      	cmp	r3, #64	@ 0x40
 8001482:	d105      	bne.n	8001490 <HAL_FDCAN_GetRxMessage+0x1e4>
    {
      /* Acknowledge the Rx FIFO 0 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF0A = GetIndex;
 8001484:	68fb      	ldr	r3, [r7, #12]
 8001486:	681b      	ldr	r3, [r3, #0]
 8001488:	69fa      	ldr	r2, [r7, #28]
 800148a:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
 800148e:	e004      	b.n	800149a <HAL_FDCAN_GetRxMessage+0x1ee>
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Acknowledge the Rx FIFO 1 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF1A = GetIndex;
 8001490:	68fb      	ldr	r3, [r7, #12]
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	69fa      	ldr	r2, [r7, #28]
 8001496:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
    }

    /* Return function status */
    return HAL_OK;
 800149a:	2300      	movs	r3, #0
 800149c:	e006      	b.n	80014ac <HAL_FDCAN_GetRxMessage+0x200>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 800149e:	68fb      	ldr	r3, [r7, #12]
 80014a0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80014a2:	f043 0208 	orr.w	r2, r3, #8
 80014a6:	68fb      	ldr	r3, [r7, #12]
 80014a8:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 80014aa:	2301      	movs	r3, #1
  }
}
 80014ac:	4618      	mov	r0, r3
 80014ae:	372c      	adds	r7, #44	@ 0x2c
 80014b0:	46bd      	mov	sp, r7
 80014b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014b6:	4770      	bx	lr
 80014b8:	08003ab4 	.word	0x08003ab4

080014bc <HAL_FDCAN_ActivateNotification>:
  *           - FDCAN_IT_TX_ABORT_COMPLETE
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ActivateNotification(FDCAN_HandleTypeDef *hfdcan, uint32_t ActiveITs,
                                                 uint32_t BufferIndexes)
{
 80014bc:	b480      	push	{r7}
 80014be:	b087      	sub	sp, #28
 80014c0:	af00      	add	r7, sp, #0
 80014c2:	60f8      	str	r0, [r7, #12]
 80014c4:	60b9      	str	r1, [r7, #8]
 80014c6:	607a      	str	r2, [r7, #4]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 80014c8:	68fb      	ldr	r3, [r7, #12]
 80014ca:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80014ce:	75fb      	strb	r3, [r7, #23]
  if ((ActiveITs & (FDCAN_IT_TX_COMPLETE | FDCAN_IT_TX_ABORT_COMPLETE)) != 0U)
  {
    assert_param(IS_FDCAN_TX_LOCATION_LIST(BufferIndexes));
  }

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 80014d0:	7dfb      	ldrb	r3, [r7, #23]
 80014d2:	2b01      	cmp	r3, #1
 80014d4:	d003      	beq.n	80014de <HAL_FDCAN_ActivateNotification+0x22>
 80014d6:	7dfb      	ldrb	r3, [r7, #23]
 80014d8:	2b02      	cmp	r3, #2
 80014da:	f040 80c8 	bne.w	800166e <HAL_FDCAN_ActivateNotification+0x1b2>
  {
    /* Get interrupts line selection */
    ITs_lines_selection = hfdcan->Instance->ILS;
 80014de:	68fb      	ldr	r3, [r7, #12]
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80014e4:	613b      	str	r3, [r7, #16]

    /* Enable Interrupt lines */
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0) != 0U)
 80014e6:	68bb      	ldr	r3, [r7, #8]
 80014e8:	f003 0307 	and.w	r3, r3, #7
 80014ec:	2b00      	cmp	r3, #0
 80014ee:	d004      	beq.n	80014fa <HAL_FDCAN_ActivateNotification+0x3e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 80014f0:	693b      	ldr	r3, [r7, #16]
 80014f2:	f003 0301 	and.w	r3, r3, #1
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d03b      	beq.n	8001572 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U)
 80014fa:	68bb      	ldr	r3, [r7, #8]
 80014fc:	f003 0338 	and.w	r3, r3, #56	@ 0x38
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 8001500:	2b00      	cmp	r3, #0
 8001502:	d004      	beq.n	800150e <HAL_FDCAN_ActivateNotification+0x52>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1) == 0U)) || \
 8001504:	693b      	ldr	r3, [r7, #16]
 8001506:	f003 0302 	and.w	r3, r3, #2
 800150a:	2b00      	cmp	r3, #0
 800150c:	d031      	beq.n	8001572 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U)
 800150e:	68bb      	ldr	r3, [r7, #8]
 8001510:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1) == 0U)) || \
 8001514:	2b00      	cmp	r3, #0
 8001516:	d004      	beq.n	8001522 <HAL_FDCAN_ActivateNotification+0x66>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 8001518:	693b      	ldr	r3, [r7, #16]
 800151a:	f003 0304 	and.w	r3, r3, #4
 800151e:	2b00      	cmp	r3, #0
 8001520:	d027      	beq.n	8001572 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U)
 8001522:	68bb      	ldr	r3, [r7, #8]
 8001524:	f403 53f0 	and.w	r3, r3, #7680	@ 0x1e00
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 8001528:	2b00      	cmp	r3, #0
 800152a:	d004      	beq.n	8001536 <HAL_FDCAN_ActivateNotification+0x7a>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 800152c:	693b      	ldr	r3, [r7, #16]
 800152e:	f003 0308 	and.w	r3, r3, #8
 8001532:	2b00      	cmp	r3, #0
 8001534:	d01d      	beq.n	8001572 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U)
 8001536:	68bb      	ldr	r3, [r7, #8]
 8001538:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 800153c:	2b00      	cmp	r3, #0
 800153e:	d004      	beq.n	800154a <HAL_FDCAN_ActivateNotification+0x8e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 8001540:	693b      	ldr	r3, [r7, #16]
 8001542:	f003 0310 	and.w	r3, r3, #16
 8001546:	2b00      	cmp	r3, #0
 8001548:	d013      	beq.n	8001572 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U)
 800154a:	68bb      	ldr	r3, [r7, #8]
 800154c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 8001550:	2b00      	cmp	r3, #0
 8001552:	d004      	beq.n	800155e <HAL_FDCAN_ActivateNotification+0xa2>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 8001554:	693b      	ldr	r3, [r7, #16]
 8001556:	f003 0320 	and.w	r3, r3, #32
 800155a:	2b00      	cmp	r3, #0
 800155c:	d009      	beq.n	8001572 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U)
 800155e:	68bb      	ldr	r3, [r7, #8]
 8001560:	f403 037c 	and.w	r3, r3, #16515072	@ 0xfc0000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 8001564:	2b00      	cmp	r3, #0
 8001566:	d00c      	beq.n	8001582 <HAL_FDCAN_ActivateNotification+0xc6>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) == 0U)))
 8001568:	693b      	ldr	r3, [r7, #16]
 800156a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800156e:	2b00      	cmp	r3, #0
 8001570:	d107      	bne.n	8001582 <HAL_FDCAN_ActivateNotification+0xc6>
    {
      /* Enable Interrupt line 0 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
 8001572:	68fb      	ldr	r3, [r7, #12]
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001578:	68fb      	ldr	r3, [r7, #12]
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	f042 0201 	orr.w	r2, r2, #1
 8001580:	65da      	str	r2, [r3, #92]	@ 0x5c
    }
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0)       != 0U)
 8001582:	68bb      	ldr	r3, [r7, #8]
 8001584:	f003 0307 	and.w	r3, r3, #7
 8001588:	2b00      	cmp	r3, #0
 800158a:	d004      	beq.n	8001596 <HAL_FDCAN_ActivateNotification+0xda>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 800158c:	693b      	ldr	r3, [r7, #16]
 800158e:	f003 0301 	and.w	r3, r3, #1
 8001592:	2b00      	cmp	r3, #0
 8001594:	d13b      	bne.n	800160e <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U)
 8001596:	68bb      	ldr	r3, [r7, #8]
 8001598:	f003 0338 	and.w	r3, r3, #56	@ 0x38
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 800159c:	2b00      	cmp	r3, #0
 800159e:	d004      	beq.n	80015aa <HAL_FDCAN_ActivateNotification+0xee>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 80015a0:	693b      	ldr	r3, [r7, #16]
 80015a2:	f003 0302 	and.w	r3, r3, #2
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d131      	bne.n	800160e <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U)
 80015aa:	68bb      	ldr	r3, [r7, #8]
 80015ac:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 80015b0:	2b00      	cmp	r3, #0
 80015b2:	d004      	beq.n	80015be <HAL_FDCAN_ActivateNotification+0x102>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 80015b4:	693b      	ldr	r3, [r7, #16]
 80015b6:	f003 0304 	and.w	r3, r3, #4
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	d127      	bne.n	800160e <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U)
 80015be:	68bb      	ldr	r3, [r7, #8]
 80015c0:	f403 53f0 	and.w	r3, r3, #7680	@ 0x1e00
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 80015c4:	2b00      	cmp	r3, #0
 80015c6:	d004      	beq.n	80015d2 <HAL_FDCAN_ActivateNotification+0x116>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 80015c8:	693b      	ldr	r3, [r7, #16]
 80015ca:	f003 0308 	and.w	r3, r3, #8
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	d11d      	bne.n	800160e <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U)
 80015d2:	68bb      	ldr	r3, [r7, #8]
 80015d4:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 80015d8:	2b00      	cmp	r3, #0
 80015da:	d004      	beq.n	80015e6 <HAL_FDCAN_ActivateNotification+0x12a>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 80015dc:	693b      	ldr	r3, [r7, #16]
 80015de:	f003 0310 	and.w	r3, r3, #16
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	d113      	bne.n	800160e <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U)
 80015e6:	68bb      	ldr	r3, [r7, #8]
 80015e8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 80015ec:	2b00      	cmp	r3, #0
 80015ee:	d004      	beq.n	80015fa <HAL_FDCAN_ActivateNotification+0x13e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 80015f0:	693b      	ldr	r3, [r7, #16]
 80015f2:	f003 0320 	and.w	r3, r3, #32
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d109      	bne.n	800160e <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U)
 80015fa:	68bb      	ldr	r3, [r7, #8]
 80015fc:	f403 037c 	and.w	r3, r3, #16515072	@ 0xfc0000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 8001600:	2b00      	cmp	r3, #0
 8001602:	d00c      	beq.n	800161e <HAL_FDCAN_ActivateNotification+0x162>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) != 0U)))
 8001604:	693b      	ldr	r3, [r7, #16]
 8001606:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800160a:	2b00      	cmp	r3, #0
 800160c:	d007      	beq.n	800161e <HAL_FDCAN_ActivateNotification+0x162>
    {
      /* Enable Interrupt line 1 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE1);
 800160e:	68fb      	ldr	r3, [r7, #12]
 8001610:	681b      	ldr	r3, [r3, #0]
 8001612:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001614:	68fb      	ldr	r3, [r7, #12]
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	f042 0202 	orr.w	r2, r2, #2
 800161c:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    if ((ActiveITs & FDCAN_IT_TX_COMPLETE) != 0U)
 800161e:	68bb      	ldr	r3, [r7, #8]
 8001620:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001624:	2b00      	cmp	r3, #0
 8001626:	d009      	beq.n	800163c <HAL_FDCAN_ActivateNotification+0x180>
    {
      /* Enable Tx Buffer Transmission Interrupt to set TC flag in IR register,
         but interrupt will only occur if TC is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBTIE, BufferIndexes);
 8001628:	68fb      	ldr	r3, [r7, #12]
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	f8d3 10dc 	ldr.w	r1, [r3, #220]	@ 0xdc
 8001630:	68fb      	ldr	r3, [r7, #12]
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	687a      	ldr	r2, [r7, #4]
 8001636:	430a      	orrs	r2, r1
 8001638:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc
    }

    if ((ActiveITs & FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 800163c:	68bb      	ldr	r3, [r7, #8]
 800163e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001642:	2b00      	cmp	r3, #0
 8001644:	d009      	beq.n	800165a <HAL_FDCAN_ActivateNotification+0x19e>
    {
      /* Enable Tx Buffer Cancellation Finished Interrupt to set TCF flag in IR register,
         but interrupt will only occur if TCF is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBCIE, BufferIndexes);
 8001646:	68fb      	ldr	r3, [r7, #12]
 8001648:	681b      	ldr	r3, [r3, #0]
 800164a:	f8d3 10e0 	ldr.w	r1, [r3, #224]	@ 0xe0
 800164e:	68fb      	ldr	r3, [r7, #12]
 8001650:	681b      	ldr	r3, [r3, #0]
 8001652:	687a      	ldr	r2, [r7, #4]
 8001654:	430a      	orrs	r2, r1
 8001656:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
    }

    /* Enable the selected interrupts */
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 800165a:	68fb      	ldr	r3, [r7, #12]
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8001660:	68fb      	ldr	r3, [r7, #12]
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	68ba      	ldr	r2, [r7, #8]
 8001666:	430a      	orrs	r2, r1
 8001668:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Return function status */
    return HAL_OK;
 800166a:	2300      	movs	r3, #0
 800166c:	e006      	b.n	800167c <HAL_FDCAN_ActivateNotification+0x1c0>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 800166e:	68fb      	ldr	r3, [r7, #12]
 8001670:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001672:	f043 0202 	orr.w	r2, r3, #2
 8001676:	68fb      	ldr	r3, [r7, #12]
 8001678:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 800167a:	2301      	movs	r3, #1
  }
}
 800167c:	4618      	mov	r0, r3
 800167e:	371c      	adds	r7, #28
 8001680:	46bd      	mov	sp, r7
 8001682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001686:	4770      	bx	lr

08001688 <HAL_FDCAN_IRQHandler>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
void HAL_FDCAN_IRQHandler(FDCAN_HandleTypeDef *hfdcan)
{
 8001688:	b580      	push	{r7, lr}
 800168a:	b08c      	sub	sp, #48	@ 0x30
 800168c:	af00      	add	r7, sp, #0
 800168e:	6078      	str	r0, [r7, #4]
  uint32_t TransmittedBuffers;
  uint32_t AbortedBuffers;
  uint32_t itsource;
  uint32_t itflag;

  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001696:	f403 53e0 	and.w	r3, r3, #7168	@ 0x1c00
 800169a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  TxEventFifoITs &= hfdcan->Instance->IE;
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80016a2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80016a4:	4013      	ands	r3, r2
 80016a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80016ae:	f003 0307 	and.w	r3, r3, #7
 80016b2:	62bb      	str	r3, [r7, #40]	@ 0x28
  RxFifo0ITs &= hfdcan->Instance->IE;
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80016ba:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80016bc:	4013      	ands	r3, r2
 80016be:	62bb      	str	r3, [r7, #40]	@ 0x28
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80016c6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80016ca:	627b      	str	r3, [r7, #36]	@ 0x24
  RxFifo1ITs &= hfdcan->Instance->IE;
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80016d2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80016d4:	4013      	ands	r3, r2
 80016d6:	627b      	str	r3, [r7, #36]	@ 0x24
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80016de:	f403 0371 	and.w	r3, r3, #15794176	@ 0xf10000
 80016e2:	623b      	str	r3, [r7, #32]
  Errors &= hfdcan->Instance->IE;
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80016ea:	6a3a      	ldr	r2, [r7, #32]
 80016ec:	4013      	ands	r3, r2
 80016ee:	623b      	str	r3, [r7, #32]
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80016f6:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 80016fa:	61fb      	str	r3, [r7, #28]
  ErrorStatusITs &= hfdcan->Instance->IE;
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001702:	69fa      	ldr	r2, [r7, #28]
 8001704:	4013      	ands	r3, r2
 8001706:	61fb      	str	r3, [r7, #28]
  itsource = hfdcan->Instance->IE;
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800170e:	61bb      	str	r3, [r7, #24]
  itflag = hfdcan->Instance->IR;
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001716:	617b      	str	r3, [r7, #20]

  /* High Priority Message interrupt management *******************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != RESET)
 8001718:	697b      	ldr	r3, [r7, #20]
 800171a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800171e:	2b00      	cmp	r3, #0
 8001720:	d00b      	beq.n	800173a <HAL_FDCAN_IRQHandler+0xb2>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != RESET)
 8001722:	69bb      	ldr	r3, [r7, #24]
 8001724:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001728:	2b00      	cmp	r3, #0
 800172a:	d006      	beq.n	800173a <HAL_FDCAN_IRQHandler+0xb2>
    {
      /* Clear the High Priority Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	2240      	movs	r2, #64	@ 0x40
 8001732:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->HighPriorityMessageCallback(hfdcan);
#else
      /* High Priority Message Callback */
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 8001734:	6878      	ldr	r0, [r7, #4]
 8001736:	f000 f916 	bl	8001966 <HAL_FDCAN_HighPriorityMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Abort interrupt management **********************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_ABORT_COMPLETE) != RESET)
 800173a:	697b      	ldr	r3, [r7, #20]
 800173c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001740:	2b00      	cmp	r3, #0
 8001742:	d019      	beq.n	8001778 <HAL_FDCAN_IRQHandler+0xf0>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_ABORT_COMPLETE) != RESET)
 8001744:	69bb      	ldr	r3, [r7, #24]
 8001746:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800174a:	2b00      	cmp	r3, #0
 800174c:	d014      	beq.n	8001778 <HAL_FDCAN_IRQHandler+0xf0>
    {
      /* List of aborted monitored buffers */
      AbortedBuffers = hfdcan->Instance->TXBCF;
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8001756:	613b      	str	r3, [r7, #16]
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001760:	693a      	ldr	r2, [r7, #16]
 8001762:	4013      	ands	r3, r2
 8001764:	613b      	str	r3, [r7, #16]

      /* Clear the Transmission Cancellation flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	681b      	ldr	r3, [r3, #0]
 800176a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800176e:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferAbortCallback(hfdcan, AbortedBuffers);
#else
      /* Transmission Cancellation Callback */
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 8001770:	6939      	ldr	r1, [r7, #16]
 8001772:	6878      	ldr	r0, [r7, #4]
 8001774:	f000 f8d8 	bl	8001928 <HAL_FDCAN_TxBufferAbortCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Tx event FIFO interrupts management **************************************/
  if (TxEventFifoITs != 0U)
 8001778:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800177a:	2b00      	cmp	r3, #0
 800177c:	d007      	beq.n	800178e <HAL_FDCAN_IRQHandler+0x106>
  {
    /* Clear the Tx Event FIFO flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001784:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->TxEventFifoCallback(hfdcan, TxEventFifoITs);
#else
    /* Tx Event FIFO Callback */
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 8001786:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8001788:	6878      	ldr	r0, [r7, #4]
 800178a:	f000 f8a2 	bl	80018d2 <HAL_FDCAN_TxEventFifoCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 0 interrupts management ******************************************/
  if (RxFifo0ITs != 0U)
 800178e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001790:	2b00      	cmp	r3, #0
 8001792:	d007      	beq.n	80017a4 <HAL_FDCAN_IRQHandler+0x11c>
  {
    /* Clear the Rx FIFO 0 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800179a:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo0Callback(hfdcan, RxFifo0ITs);
#else
    /* Rx FIFO 0 Callback */
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 800179c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800179e:	6878      	ldr	r0, [r7, #4]
 80017a0:	f7fe fd7a 	bl	8000298 <HAL_FDCAN_RxFifo0Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 1 interrupts management ******************************************/
  if (RxFifo1ITs != 0U)
 80017a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	d007      	beq.n	80017ba <HAL_FDCAN_IRQHandler+0x132>
  {
    /* Clear the Rx FIFO 1 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80017b0:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo1Callback(hfdcan, RxFifo1ITs);
#else
    /* Rx FIFO 1 Callback */
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 80017b2:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80017b4:	6878      	ldr	r0, [r7, #4]
 80017b6:	f000 f897 	bl	80018e8 <HAL_FDCAN_RxFifo1Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx FIFO empty interrupt management ***************************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_FIFO_EMPTY) != RESET)
 80017ba:	697b      	ldr	r3, [r7, #20]
 80017bc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80017c0:	2b00      	cmp	r3, #0
 80017c2:	d00c      	beq.n	80017de <HAL_FDCAN_IRQHandler+0x156>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_FIFO_EMPTY) != RESET)
 80017c4:	69bb      	ldr	r3, [r7, #24]
 80017c6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80017ca:	2b00      	cmp	r3, #0
 80017cc:	d007      	beq.n	80017de <HAL_FDCAN_IRQHandler+0x156>
    {
      /* Clear the Tx FIFO empty flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80017d6:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxFifoEmptyCallback(hfdcan);
#else
      /* Tx FIFO empty Callback */
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 80017d8:	6878      	ldr	r0, [r7, #4]
 80017da:	f000 f890 	bl	80018fe <HAL_FDCAN_TxFifoEmptyCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Complete interrupt management *******************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_COMPLETE) != RESET)
 80017de:	697b      	ldr	r3, [r7, #20]
 80017e0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	d018      	beq.n	800181a <HAL_FDCAN_IRQHandler+0x192>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_COMPLETE) != RESET)
 80017e8:	69bb      	ldr	r3, [r7, #24]
 80017ea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	d013      	beq.n	800181a <HAL_FDCAN_IRQHandler+0x192>
    {
      /* List of transmitted monitored buffers */
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80017fa:	60fb      	str	r3, [r7, #12]
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8001804:	68fa      	ldr	r2, [r7, #12]
 8001806:	4013      	ands	r3, r2
 8001808:	60fb      	str	r3, [r7, #12]

      /* Clear the Transmission Complete flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	2280      	movs	r2, #128	@ 0x80
 8001810:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
#else
      /* Transmission Complete Callback */
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 8001812:	68f9      	ldr	r1, [r7, #12]
 8001814:	6878      	ldr	r0, [r7, #4]
 8001816:	f000 f87c 	bl	8001912 <HAL_FDCAN_TxBufferCompleteCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timestamp Wraparound interrupt management ********************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != RESET)
 800181a:	697b      	ldr	r3, [r7, #20]
 800181c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001820:	2b00      	cmp	r3, #0
 8001822:	d00c      	beq.n	800183e <HAL_FDCAN_IRQHandler+0x1b6>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TIMESTAMP_WRAPAROUND) != RESET)
 8001824:	69bb      	ldr	r3, [r7, #24]
 8001826:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800182a:	2b00      	cmp	r3, #0
 800182c:	d007      	beq.n	800183e <HAL_FDCAN_IRQHandler+0x1b6>
    {
      /* Clear the Timestamp Wraparound flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001836:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimestampWraparoundCallback(hfdcan);
#else
      /* Timestamp Wraparound Callback */
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 8001838:	6878      	ldr	r0, [r7, #4]
 800183a:	f000 f880 	bl	800193e <HAL_FDCAN_TimestampWraparoundCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timeout Occurred interrupt management ************************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TIMEOUT_OCCURRED) != RESET)
 800183e:	697b      	ldr	r3, [r7, #20]
 8001840:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001844:	2b00      	cmp	r3, #0
 8001846:	d00c      	beq.n	8001862 <HAL_FDCAN_IRQHandler+0x1da>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TIMEOUT_OCCURRED) != RESET)
 8001848:	69bb      	ldr	r3, [r7, #24]
 800184a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800184e:	2b00      	cmp	r3, #0
 8001850:	d007      	beq.n	8001862 <HAL_FDCAN_IRQHandler+0x1da>
    {
      /* Clear the Timeout Occurred flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 800185a:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimeoutOccurredCallback(hfdcan);
#else
      /* Timeout Occurred Callback */
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 800185c:	6878      	ldr	r0, [r7, #4]
 800185e:	f000 f878 	bl	8001952 <HAL_FDCAN_TimeoutOccurredCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Message RAM access failure interrupt management **************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_RAM_ACCESS_FAILURE) != RESET)
 8001862:	697b      	ldr	r3, [r7, #20]
 8001864:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001868:	2b00      	cmp	r3, #0
 800186a:	d00f      	beq.n	800188c <HAL_FDCAN_IRQHandler+0x204>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_RAM_ACCESS_FAILURE) != RESET)
 800186c:	69bb      	ldr	r3, [r7, #24]
 800186e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001872:	2b00      	cmp	r3, #0
 8001874:	d00a      	beq.n	800188c <HAL_FDCAN_IRQHandler+0x204>
    {
      /* Clear the Message RAM access failure flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800187e:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001884:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	661a      	str	r2, [r3, #96]	@ 0x60
    }
  }

  /* Error Status interrupts management ***************************************/
  if (ErrorStatusITs != 0U)
 800188c:	69fb      	ldr	r3, [r7, #28]
 800188e:	2b00      	cmp	r3, #0
 8001890:	d007      	beq.n	80018a2 <HAL_FDCAN_IRQHandler+0x21a>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	69fa      	ldr	r2, [r7, #28]
 8001898:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorStatusCallback(hfdcan, ErrorStatusITs);
#else
    /* Error Status Callback */
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 800189a:	69f9      	ldr	r1, [r7, #28]
 800189c:	6878      	ldr	r0, [r7, #4]
 800189e:	f000 f876 	bl	800198e <HAL_FDCAN_ErrorStatusCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Error interrupts management **********************************************/
  if (Errors != 0U)
 80018a2:	6a3b      	ldr	r3, [r7, #32]
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	d009      	beq.n	80018bc <HAL_FDCAN_IRQHandler+0x234>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	6a3a      	ldr	r2, [r7, #32]
 80018ae:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Update error code */
    hfdcan->ErrorCode |= Errors;
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80018b4:	6a3b      	ldr	r3, [r7, #32]
 80018b6:	431a      	orrs	r2, r3
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80018c0:	2b00      	cmp	r3, #0
 80018c2:	d002      	beq.n	80018ca <HAL_FDCAN_IRQHandler+0x242>
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorCallback(hfdcan);
#else
    /* Error Callback */
    HAL_FDCAN_ErrorCallback(hfdcan);
 80018c4:	6878      	ldr	r0, [r7, #4]
 80018c6:	f000 f858 	bl	800197a <HAL_FDCAN_ErrorCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }
}
 80018ca:	bf00      	nop
 80018cc:	3730      	adds	r7, #48	@ 0x30
 80018ce:	46bd      	mov	sp, r7
 80018d0:	bd80      	pop	{r7, pc}

080018d2 <HAL_FDCAN_TxEventFifoCallback>:
  * @param  TxEventFifoITs indicates which Tx Event FIFO interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Tx_Event_Fifo_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TxEventFifoCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TxEventFifoITs)
{
 80018d2:	b480      	push	{r7}
 80018d4:	b083      	sub	sp, #12
 80018d6:	af00      	add	r7, sp, #0
 80018d8:	6078      	str	r0, [r7, #4]
 80018da:	6039      	str	r1, [r7, #0]
  UNUSED(TxEventFifoITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxEventFifoCallback could be implemented in the user file
   */
}
 80018dc:	bf00      	nop
 80018de:	370c      	adds	r7, #12
 80018e0:	46bd      	mov	sp, r7
 80018e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e6:	4770      	bx	lr

080018e8 <HAL_FDCAN_RxFifo1Callback>:
  * @param  RxFifo1ITs indicates which Rx FIFO 1 interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo1_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_RxFifo1Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo1ITs)
{
 80018e8:	b480      	push	{r7}
 80018ea:	b083      	sub	sp, #12
 80018ec:	af00      	add	r7, sp, #0
 80018ee:	6078      	str	r0, [r7, #4]
 80018f0:	6039      	str	r1, [r7, #0]
  UNUSED(RxFifo1ITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxFifo1Callback could be implemented in the user file
   */
}
 80018f2:	bf00      	nop
 80018f4:	370c      	adds	r7, #12
 80018f6:	46bd      	mov	sp, r7
 80018f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018fc:	4770      	bx	lr

080018fe <HAL_FDCAN_TxFifoEmptyCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TxFifoEmptyCallback(FDCAN_HandleTypeDef *hfdcan)
{
 80018fe:	b480      	push	{r7}
 8001900:	b083      	sub	sp, #12
 8001902:	af00      	add	r7, sp, #0
 8001904:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxFifoEmptyCallback could be implemented in the user file
   */
}
 8001906:	bf00      	nop
 8001908:	370c      	adds	r7, #12
 800190a:	46bd      	mov	sp, r7
 800190c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001910:	4770      	bx	lr

08001912 <HAL_FDCAN_TxBufferCompleteCallback>:
  * @param  BufferIndexes Indexes of the transmitted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferCompleteCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8001912:	b480      	push	{r7}
 8001914:	b083      	sub	sp, #12
 8001916:	af00      	add	r7, sp, #0
 8001918:	6078      	str	r0, [r7, #4]
 800191a:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferCompleteCallback could be implemented in the user file
   */
}
 800191c:	bf00      	nop
 800191e:	370c      	adds	r7, #12
 8001920:	46bd      	mov	sp, r7
 8001922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001926:	4770      	bx	lr

08001928 <HAL_FDCAN_TxBufferAbortCallback>:
  * @param  BufferIndexes Indexes of the aborted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferAbortCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8001928:	b480      	push	{r7}
 800192a:	b083      	sub	sp, #12
 800192c:	af00      	add	r7, sp, #0
 800192e:	6078      	str	r0, [r7, #4]
 8001930:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferAbortCallback could be implemented in the user file
   */
}
 8001932:	bf00      	nop
 8001934:	370c      	adds	r7, #12
 8001936:	46bd      	mov	sp, r7
 8001938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800193c:	4770      	bx	lr

0800193e <HAL_FDCAN_TimestampWraparoundCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimestampWraparoundCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800193e:	b480      	push	{r7}
 8001940:	b083      	sub	sp, #12
 8001942:	af00      	add	r7, sp, #0
 8001944:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimestampWraparoundCallback could be implemented in the user file
   */
}
 8001946:	bf00      	nop
 8001948:	370c      	adds	r7, #12
 800194a:	46bd      	mov	sp, r7
 800194c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001950:	4770      	bx	lr

08001952 <HAL_FDCAN_TimeoutOccurredCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimeoutOccurredCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8001952:	b480      	push	{r7}
 8001954:	b083      	sub	sp, #12
 8001956:	af00      	add	r7, sp, #0
 8001958:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimeoutOccurredCallback could be implemented in the user file
   */
}
 800195a:	bf00      	nop
 800195c:	370c      	adds	r7, #12
 800195e:	46bd      	mov	sp, r7
 8001960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001964:	4770      	bx	lr

08001966 <HAL_FDCAN_HighPriorityMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_HighPriorityMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8001966:	b480      	push	{r7}
 8001968:	b083      	sub	sp, #12
 800196a:	af00      	add	r7, sp, #0
 800196c:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_HighPriorityMessageCallback could be implemented in the user file
   */
}
 800196e:	bf00      	nop
 8001970:	370c      	adds	r7, #12
 8001972:	46bd      	mov	sp, r7
 8001974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001978:	4770      	bx	lr

0800197a <HAL_FDCAN_ErrorCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800197a:	b480      	push	{r7}
 800197c:	b083      	sub	sp, #12
 800197e:	af00      	add	r7, sp, #0
 8001980:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorCallback could be implemented in the user file
   */
}
 8001982:	bf00      	nop
 8001984:	370c      	adds	r7, #12
 8001986:	46bd      	mov	sp, r7
 8001988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800198c:	4770      	bx	lr

0800198e <HAL_FDCAN_ErrorStatusCallback>:
  * @param  ErrorStatusITs indicates which Error Status interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Error_Status_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorStatusCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ErrorStatusITs)
{
 800198e:	b480      	push	{r7}
 8001990:	b083      	sub	sp, #12
 8001992:	af00      	add	r7, sp, #0
 8001994:	6078      	str	r0, [r7, #4]
 8001996:	6039      	str	r1, [r7, #0]
  UNUSED(ErrorStatusITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorStatusCallback could be implemented in the user file
   */
}
 8001998:	bf00      	nop
 800199a:	370c      	adds	r7, #12
 800199c:	46bd      	mov	sp, r7
 800199e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a2:	4770      	bx	lr

080019a4 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval none
 */
static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 80019a4:	b480      	push	{r7}
 80019a6:	b085      	sub	sp, #20
 80019a8:	af00      	add	r7, sp, #0
 80019aa:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
 80019ac:	4b27      	ldr	r3, [pc, #156]	@ (8001a4c <FDCAN_CalcultateRamBlockAddresses+0xa8>)
 80019ae:	60bb      	str	r3, [r7, #8]
    SramCanInstanceBase += SRAMCAN_SIZE;
  }
#endif /* FDCAN2 */

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	68ba      	ldr	r2, [r7, #8]
 80019b4:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80019be:	f423 11f8 	bic.w	r1, r3, #2031616	@ 0x1f0000
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80019c6:	041a      	lsls	r2, r3, #16
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	430a      	orrs	r2, r1
 80019ce:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 80019d2:	68bb      	ldr	r3, [r7, #8]
 80019d4:	f103 0270 	add.w	r2, r3, #112	@ 0x70
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80019e4:	f023 6170 	bic.w	r1, r3, #251658240	@ 0xf000000
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80019ec:	061a      	lsls	r2, r3, #24
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	430a      	orrs	r2, r1
 80019f4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 80019f8:	68bb      	ldr	r3, [r7, #8]
 80019fa:	f103 02b0 	add.w	r2, r3, #176	@ 0xb0
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 8001a02:	68bb      	ldr	r3, [r7, #8]
 8001a04:	f503 72c4 	add.w	r2, r3, #392	@ 0x188
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 8001a0c:	68bb      	ldr	r3, [r7, #8]
 8001a0e:	f503 7218 	add.w	r2, r3, #608	@ 0x260
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 8001a16:	68bb      	ldr	r3, [r7, #8]
 8001a18:	f503 721e 	add.w	r2, r3, #632	@ 0x278
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8001a20:	68bb      	ldr	r3, [r7, #8]
 8001a22:	60fb      	str	r3, [r7, #12]
 8001a24:	e005      	b.n	8001a32 <FDCAN_CalcultateRamBlockAddresses+0x8e>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 8001a26:	68fb      	ldr	r3, [r7, #12]
 8001a28:	2200      	movs	r2, #0
 8001a2a:	601a      	str	r2, [r3, #0]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8001a2c:	68fb      	ldr	r3, [r7, #12]
 8001a2e:	3304      	adds	r3, #4
 8001a30:	60fb      	str	r3, [r7, #12]
 8001a32:	68bb      	ldr	r3, [r7, #8]
 8001a34:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8001a38:	68fa      	ldr	r2, [r7, #12]
 8001a3a:	429a      	cmp	r2, r3
 8001a3c:	d3f3      	bcc.n	8001a26 <FDCAN_CalcultateRamBlockAddresses+0x82>
  }
}
 8001a3e:	bf00      	nop
 8001a40:	bf00      	nop
 8001a42:	3714      	adds	r7, #20
 8001a44:	46bd      	mov	sp, r7
 8001a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a4a:	4770      	bx	lr
 8001a4c:	4000ac00 	.word	0x4000ac00

08001a50 <FDCAN_CopyMessageToRAM>:
  * @param  BufferIndex index of the buffer to be configured.
  * @retval none
 */
static void FDCAN_CopyMessageToRAM(const FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                   const uint8_t *pTxData, uint32_t BufferIndex)
{
 8001a50:	b480      	push	{r7}
 8001a52:	b089      	sub	sp, #36	@ 0x24
 8001a54:	af00      	add	r7, sp, #0
 8001a56:	60f8      	str	r0, [r7, #12]
 8001a58:	60b9      	str	r1, [r7, #8]
 8001a5a:	607a      	str	r2, [r7, #4]
 8001a5c:	603b      	str	r3, [r7, #0]
  uint32_t TxElementW2;
  uint32_t *TxAddress;
  uint32_t ByteCounter;

  /* Build first word of Tx header element */
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 8001a5e:	68bb      	ldr	r3, [r7, #8]
 8001a60:	685b      	ldr	r3, [r3, #4]
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d10a      	bne.n	8001a7c <FDCAN_CopyMessageToRAM+0x2c>
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8001a66:	68bb      	ldr	r3, [r7, #8]
 8001a68:	691a      	ldr	r2, [r3, #16]
                   FDCAN_STANDARD_ID |
                   pTxHeader->TxFrameType |
 8001a6a:	68bb      	ldr	r3, [r7, #8]
 8001a6c:	689b      	ldr	r3, [r3, #8]
                   FDCAN_STANDARD_ID |
 8001a6e:	431a      	orrs	r2, r3
                   (pTxHeader->Identifier << 18U));
 8001a70:	68bb      	ldr	r3, [r7, #8]
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	049b      	lsls	r3, r3, #18
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8001a76:	4313      	orrs	r3, r2
 8001a78:	61fb      	str	r3, [r7, #28]
 8001a7a:	e00a      	b.n	8001a92 <FDCAN_CopyMessageToRAM+0x42>
  }
  else /* pTxHeader->IdType == FDCAN_EXTENDED_ID */
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8001a7c:	68bb      	ldr	r3, [r7, #8]
 8001a7e:	691a      	ldr	r2, [r3, #16]
                   FDCAN_EXTENDED_ID |
                   pTxHeader->TxFrameType |
 8001a80:	68bb      	ldr	r3, [r7, #8]
 8001a82:	689b      	ldr	r3, [r3, #8]
                   FDCAN_EXTENDED_ID |
 8001a84:	431a      	orrs	r2, r3
                   pTxHeader->Identifier);
 8001a86:	68bb      	ldr	r3, [r7, #8]
 8001a88:	681b      	ldr	r3, [r3, #0]
                   pTxHeader->TxFrameType |
 8001a8a:	4313      	orrs	r3, r2
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8001a8c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8001a90:	61fb      	str	r3, [r7, #28]
  }

  /* Build second word of Tx header element */
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8001a92:	68bb      	ldr	r3, [r7, #8]
 8001a94:	6a1b      	ldr	r3, [r3, #32]
 8001a96:	061a      	lsls	r2, r3, #24
                 pTxHeader->TxEventFifoControl |
 8001a98:	68bb      	ldr	r3, [r7, #8]
 8001a9a:	69db      	ldr	r3, [r3, #28]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8001a9c:	431a      	orrs	r2, r3
                 pTxHeader->FDFormat |
 8001a9e:	68bb      	ldr	r3, [r7, #8]
 8001aa0:	699b      	ldr	r3, [r3, #24]
                 pTxHeader->TxEventFifoControl |
 8001aa2:	431a      	orrs	r2, r3
                 pTxHeader->BitRateSwitch |
 8001aa4:	68bb      	ldr	r3, [r7, #8]
 8001aa6:	695b      	ldr	r3, [r3, #20]
                 pTxHeader->FDFormat |
 8001aa8:	431a      	orrs	r2, r3
                 (pTxHeader->DataLength << 16U));
 8001aaa:	68bb      	ldr	r3, [r7, #8]
 8001aac:	68db      	ldr	r3, [r3, #12]
 8001aae:	041b      	lsls	r3, r3, #16
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8001ab0:	4313      	orrs	r3, r2
 8001ab2:	613b      	str	r3, [r7, #16]

  /* Calculate Tx element address */
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxFIFOQSA + (BufferIndex * SRAMCAN_TFQ_SIZE));
 8001ab4:	68fb      	ldr	r3, [r7, #12]
 8001ab6:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8001ab8:	683a      	ldr	r2, [r7, #0]
 8001aba:	4613      	mov	r3, r2
 8001abc:	00db      	lsls	r3, r3, #3
 8001abe:	4413      	add	r3, r2
 8001ac0:	00db      	lsls	r3, r3, #3
 8001ac2:	440b      	add	r3, r1
 8001ac4:	61bb      	str	r3, [r7, #24]

  /* Write Tx element header to the message RAM */
  *TxAddress = TxElementW1;
 8001ac6:	69bb      	ldr	r3, [r7, #24]
 8001ac8:	69fa      	ldr	r2, [r7, #28]
 8001aca:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8001acc:	69bb      	ldr	r3, [r7, #24]
 8001ace:	3304      	adds	r3, #4
 8001ad0:	61bb      	str	r3, [r7, #24]
  *TxAddress = TxElementW2;
 8001ad2:	69bb      	ldr	r3, [r7, #24]
 8001ad4:	693a      	ldr	r2, [r7, #16]
 8001ad6:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8001ad8:	69bb      	ldr	r3, [r7, #24]
 8001ada:	3304      	adds	r3, #4
 8001adc:	61bb      	str	r3, [r7, #24]

  /* Write Tx payload to the message RAM */
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 8001ade:	2300      	movs	r3, #0
 8001ae0:	617b      	str	r3, [r7, #20]
 8001ae2:	e020      	b.n	8001b26 <FDCAN_CopyMessageToRAM+0xd6>
  {
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8001ae4:	697b      	ldr	r3, [r7, #20]
 8001ae6:	3303      	adds	r3, #3
 8001ae8:	687a      	ldr	r2, [r7, #4]
 8001aea:	4413      	add	r3, r2
 8001aec:	781b      	ldrb	r3, [r3, #0]
 8001aee:	061a      	lsls	r2, r3, #24
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8001af0:	697b      	ldr	r3, [r7, #20]
 8001af2:	3302      	adds	r3, #2
 8001af4:	6879      	ldr	r1, [r7, #4]
 8001af6:	440b      	add	r3, r1
 8001af8:	781b      	ldrb	r3, [r3, #0]
 8001afa:	041b      	lsls	r3, r3, #16
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8001afc:	431a      	orrs	r2, r3
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8001afe:	697b      	ldr	r3, [r7, #20]
 8001b00:	3301      	adds	r3, #1
 8001b02:	6879      	ldr	r1, [r7, #4]
 8001b04:	440b      	add	r3, r1
 8001b06:	781b      	ldrb	r3, [r3, #0]
 8001b08:	021b      	lsls	r3, r3, #8
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8001b0a:	4313      	orrs	r3, r2
                  (uint32_t)pTxData[ByteCounter]);
 8001b0c:	6879      	ldr	r1, [r7, #4]
 8001b0e:	697a      	ldr	r2, [r7, #20]
 8001b10:	440a      	add	r2, r1
 8001b12:	7812      	ldrb	r2, [r2, #0]
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8001b14:	431a      	orrs	r2, r3
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8001b16:	69bb      	ldr	r3, [r7, #24]
 8001b18:	601a      	str	r2, [r3, #0]
    TxAddress++;
 8001b1a:	69bb      	ldr	r3, [r7, #24]
 8001b1c:	3304      	adds	r3, #4
 8001b1e:	61bb      	str	r3, [r7, #24]
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 8001b20:	697b      	ldr	r3, [r7, #20]
 8001b22:	3304      	adds	r3, #4
 8001b24:	617b      	str	r3, [r7, #20]
 8001b26:	68bb      	ldr	r3, [r7, #8]
 8001b28:	68db      	ldr	r3, [r3, #12]
 8001b2a:	4a06      	ldr	r2, [pc, #24]	@ (8001b44 <FDCAN_CopyMessageToRAM+0xf4>)
 8001b2c:	5cd3      	ldrb	r3, [r2, r3]
 8001b2e:	461a      	mov	r2, r3
 8001b30:	697b      	ldr	r3, [r7, #20]
 8001b32:	4293      	cmp	r3, r2
 8001b34:	d3d6      	bcc.n	8001ae4 <FDCAN_CopyMessageToRAM+0x94>
  }
}
 8001b36:	bf00      	nop
 8001b38:	bf00      	nop
 8001b3a:	3724      	adds	r7, #36	@ 0x24
 8001b3c:	46bd      	mov	sp, r7
 8001b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b42:	4770      	bx	lr
 8001b44:	08003ab4 	.word	0x08003ab4

08001b48 <HAL_GPIO_Init>:
  * @param  pGPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 8001b48:	b480      	push	{r7}
 8001b4a:	b087      	sub	sp, #28
 8001b4c:	af00      	add	r7, sp, #0
 8001b4e:	6078      	str	r0, [r7, #4]
 8001b50:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
 8001b52:	2300      	movs	r3, #0
 8001b54:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8001b56:	e136      	b.n	8001dc6 <HAL_GPIO_Init+0x27e>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 8001b58:	683b      	ldr	r3, [r7, #0]
 8001b5a:	681a      	ldr	r2, [r3, #0]
 8001b5c:	2101      	movs	r1, #1
 8001b5e:	693b      	ldr	r3, [r7, #16]
 8001b60:	fa01 f303 	lsl.w	r3, r1, r3
 8001b64:	4013      	ands	r3, r2
 8001b66:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0U)
 8001b68:	68fb      	ldr	r3, [r7, #12]
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	f000 8128 	beq.w	8001dc0 <HAL_GPIO_Init+0x278>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001b70:	683b      	ldr	r3, [r7, #0]
 8001b72:	685b      	ldr	r3, [r3, #4]
 8001b74:	2b02      	cmp	r3, #2
 8001b76:	d003      	beq.n	8001b80 <HAL_GPIO_Init+0x38>
 8001b78:	683b      	ldr	r3, [r7, #0]
 8001b7a:	685b      	ldr	r3, [r3, #4]
 8001b7c:	2b12      	cmp	r3, #18
 8001b7e:	d125      	bne.n	8001bcc <HAL_GPIO_Init+0x84>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 8001b80:	693b      	ldr	r3, [r7, #16]
 8001b82:	08da      	lsrs	r2, r3, #3
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	3208      	adds	r2, #8
 8001b88:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001b8c:	617b      	str	r3, [r7, #20]
        tmp &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8001b8e:	693b      	ldr	r3, [r7, #16]
 8001b90:	f003 0307 	and.w	r3, r3, #7
 8001b94:	009b      	lsls	r3, r3, #2
 8001b96:	220f      	movs	r2, #15
 8001b98:	fa02 f303 	lsl.w	r3, r2, r3
 8001b9c:	43db      	mvns	r3, r3
 8001b9e:	697a      	ldr	r2, [r7, #20]
 8001ba0:	4013      	ands	r3, r2
 8001ba2:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8001ba4:	683b      	ldr	r3, [r7, #0]
 8001ba6:	691b      	ldr	r3, [r3, #16]
 8001ba8:	f003 020f 	and.w	r2, r3, #15
 8001bac:	693b      	ldr	r3, [r7, #16]
 8001bae:	f003 0307 	and.w	r3, r3, #7
 8001bb2:	009b      	lsls	r3, r3, #2
 8001bb4:	fa02 f303 	lsl.w	r3, r2, r3
 8001bb8:	697a      	ldr	r2, [r7, #20]
 8001bba:	4313      	orrs	r3, r2
 8001bbc:	617b      	str	r3, [r7, #20]
        GPIOx->AFR[position >> 3U] = tmp;
 8001bbe:	693b      	ldr	r3, [r7, #16]
 8001bc0:	08da      	lsrs	r2, r3, #3
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	3208      	adds	r2, #8
 8001bc6:	6979      	ldr	r1, [r7, #20]
 8001bc8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      tmp = GPIOx->MODER;
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	617b      	str	r3, [r7, #20]
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 8001bd2:	693b      	ldr	r3, [r7, #16]
 8001bd4:	005b      	lsls	r3, r3, #1
 8001bd6:	2203      	movs	r2, #3
 8001bd8:	fa02 f303 	lsl.w	r3, r2, r3
 8001bdc:	43db      	mvns	r3, r3
 8001bde:	697a      	ldr	r2, [r7, #20]
 8001be0:	4013      	ands	r3, r2
 8001be2:	617b      	str	r3, [r7, #20]
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 8001be4:	683b      	ldr	r3, [r7, #0]
 8001be6:	685b      	ldr	r3, [r3, #4]
 8001be8:	f003 0203 	and.w	r2, r3, #3
 8001bec:	693b      	ldr	r3, [r7, #16]
 8001bee:	005b      	lsls	r3, r3, #1
 8001bf0:	fa02 f303 	lsl.w	r3, r2, r3
 8001bf4:	697a      	ldr	r2, [r7, #20]
 8001bf6:	4313      	orrs	r3, r2
 8001bf8:	617b      	str	r3, [r7, #20]
      GPIOx->MODER = tmp;
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	697a      	ldr	r2, [r7, #20]
 8001bfe:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001c00:	683b      	ldr	r3, [r7, #0]
 8001c02:	685b      	ldr	r3, [r3, #4]
 8001c04:	2b01      	cmp	r3, #1
 8001c06:	d00b      	beq.n	8001c20 <HAL_GPIO_Init+0xd8>
 8001c08:	683b      	ldr	r3, [r7, #0]
 8001c0a:	685b      	ldr	r3, [r3, #4]
 8001c0c:	2b02      	cmp	r3, #2
 8001c0e:	d007      	beq.n	8001c20 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001c10:	683b      	ldr	r3, [r7, #0]
 8001c12:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001c14:	2b11      	cmp	r3, #17
 8001c16:	d003      	beq.n	8001c20 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001c18:	683b      	ldr	r3, [r7, #0]
 8001c1a:	685b      	ldr	r3, [r3, #4]
 8001c1c:	2b12      	cmp	r3, #18
 8001c1e:	d130      	bne.n	8001c82 <HAL_GPIO_Init+0x13a>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = GPIOx->OSPEEDR;
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	689b      	ldr	r3, [r3, #8]
 8001c24:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8001c26:	693b      	ldr	r3, [r7, #16]
 8001c28:	005b      	lsls	r3, r3, #1
 8001c2a:	2203      	movs	r2, #3
 8001c2c:	fa02 f303 	lsl.w	r3, r2, r3
 8001c30:	43db      	mvns	r3, r3
 8001c32:	697a      	ldr	r2, [r7, #20]
 8001c34:	4013      	ands	r3, r2
 8001c36:	617b      	str	r3, [r7, #20]
        tmp |= (pGPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8001c38:	683b      	ldr	r3, [r7, #0]
 8001c3a:	68da      	ldr	r2, [r3, #12]
 8001c3c:	693b      	ldr	r3, [r7, #16]
 8001c3e:	005b      	lsls	r3, r3, #1
 8001c40:	fa02 f303 	lsl.w	r3, r2, r3
 8001c44:	697a      	ldr	r2, [r7, #20]
 8001c46:	4313      	orrs	r3, r2
 8001c48:	617b      	str	r3, [r7, #20]
        GPIOx->OSPEEDR = tmp;
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	697a      	ldr	r2, [r7, #20]
 8001c4e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = GPIOx->OTYPER;
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	685b      	ldr	r3, [r3, #4]
 8001c54:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001c56:	2201      	movs	r2, #1
 8001c58:	693b      	ldr	r3, [r7, #16]
 8001c5a:	fa02 f303 	lsl.w	r3, r2, r3
 8001c5e:	43db      	mvns	r3, r3
 8001c60:	697a      	ldr	r2, [r7, #20]
 8001c62:	4013      	ands	r3, r2
 8001c64:	617b      	str	r3, [r7, #20]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001c66:	683b      	ldr	r3, [r7, #0]
 8001c68:	685b      	ldr	r3, [r3, #4]
 8001c6a:	091b      	lsrs	r3, r3, #4
 8001c6c:	f003 0201 	and.w	r2, r3, #1
 8001c70:	693b      	ldr	r3, [r7, #16]
 8001c72:	fa02 f303 	lsl.w	r3, r2, r3
 8001c76:	697a      	ldr	r2, [r7, #20]
 8001c78:	4313      	orrs	r3, r2
 8001c7a:	617b      	str	r3, [r7, #20]
        GPIOx->OTYPER = tmp;
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	697a      	ldr	r2, [r7, #20]
 8001c80:	605a      	str	r2, [r3, #4]
      }

      if (pGPIO_Init->Mode != GPIO_MODE_ANALOG)
 8001c82:	683b      	ldr	r3, [r7, #0]
 8001c84:	685b      	ldr	r3, [r3, #4]
 8001c86:	2b03      	cmp	r3, #3
 8001c88:	d017      	beq.n	8001cba <HAL_GPIO_Init+0x172>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = GPIOx->PUPDR;
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	68db      	ldr	r3, [r3, #12]
 8001c8e:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 8001c90:	693b      	ldr	r3, [r7, #16]
 8001c92:	005b      	lsls	r3, r3, #1
 8001c94:	2203      	movs	r2, #3
 8001c96:	fa02 f303 	lsl.w	r3, r2, r3
 8001c9a:	43db      	mvns	r3, r3
 8001c9c:	697a      	ldr	r2, [r7, #20]
 8001c9e:	4013      	ands	r3, r2
 8001ca0:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 8001ca2:	683b      	ldr	r3, [r7, #0]
 8001ca4:	689a      	ldr	r2, [r3, #8]
 8001ca6:	693b      	ldr	r3, [r7, #16]
 8001ca8:	005b      	lsls	r3, r3, #1
 8001caa:	fa02 f303 	lsl.w	r3, r2, r3
 8001cae:	697a      	ldr	r2, [r7, #20]
 8001cb0:	4313      	orrs	r3, r2
 8001cb2:	617b      	str	r3, [r7, #20]
        GPIOx->PUPDR = tmp;
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	697a      	ldr	r2, [r7, #20]
 8001cb8:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001cba:	683b      	ldr	r3, [r7, #0]
 8001cbc:	685b      	ldr	r3, [r3, #4]
 8001cbe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d07c      	beq.n	8001dc0 <HAL_GPIO_Init+0x278>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 8001cc6:	4a47      	ldr	r2, [pc, #284]	@ (8001de4 <HAL_GPIO_Init+0x29c>)
 8001cc8:	693b      	ldr	r3, [r7, #16]
 8001cca:	089b      	lsrs	r3, r3, #2
 8001ccc:	3318      	adds	r3, #24
 8001cce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001cd2:	617b      	str	r3, [r7, #20]
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8001cd4:	693b      	ldr	r3, [r7, #16]
 8001cd6:	f003 0303 	and.w	r3, r3, #3
 8001cda:	00db      	lsls	r3, r3, #3
 8001cdc:	220f      	movs	r2, #15
 8001cde:	fa02 f303 	lsl.w	r3, r2, r3
 8001ce2:	43db      	mvns	r3, r3
 8001ce4:	697a      	ldr	r2, [r7, #20]
 8001ce6:	4013      	ands	r3, r2
 8001ce8:	617b      	str	r3, [r7, #20]
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	0a9a      	lsrs	r2, r3, #10
 8001cee:	4b3e      	ldr	r3, [pc, #248]	@ (8001de8 <HAL_GPIO_Init+0x2a0>)
 8001cf0:	4013      	ands	r3, r2
 8001cf2:	693a      	ldr	r2, [r7, #16]
 8001cf4:	f002 0203 	and.w	r2, r2, #3
 8001cf8:	00d2      	lsls	r2, r2, #3
 8001cfa:	4093      	lsls	r3, r2
 8001cfc:	697a      	ldr	r2, [r7, #20]
 8001cfe:	4313      	orrs	r3, r2
 8001d00:	617b      	str	r3, [r7, #20]
        EXTI->EXTICR[position >> 2U] = tmp;
 8001d02:	4938      	ldr	r1, [pc, #224]	@ (8001de4 <HAL_GPIO_Init+0x29c>)
 8001d04:	693b      	ldr	r3, [r7, #16]
 8001d06:	089b      	lsrs	r3, r3, #2
 8001d08:	3318      	adds	r3, #24
 8001d0a:	697a      	ldr	r2, [r7, #20]
 8001d0c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 8001d10:	4b34      	ldr	r3, [pc, #208]	@ (8001de4 <HAL_GPIO_Init+0x29c>)
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8001d16:	68fb      	ldr	r3, [r7, #12]
 8001d18:	43db      	mvns	r3, r3
 8001d1a:	697a      	ldr	r2, [r7, #20]
 8001d1c:	4013      	ands	r3, r2
 8001d1e:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001d20:	683b      	ldr	r3, [r7, #0]
 8001d22:	685b      	ldr	r3, [r3, #4]
 8001d24:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	d003      	beq.n	8001d34 <HAL_GPIO_Init+0x1ec>
        {
          tmp |= iocurrent;
 8001d2c:	697a      	ldr	r2, [r7, #20]
 8001d2e:	68fb      	ldr	r3, [r7, #12]
 8001d30:	4313      	orrs	r3, r2
 8001d32:	617b      	str	r3, [r7, #20]
        }
        EXTI->RTSR1 = tmp;
 8001d34:	4a2b      	ldr	r2, [pc, #172]	@ (8001de4 <HAL_GPIO_Init+0x29c>)
 8001d36:	697b      	ldr	r3, [r7, #20]
 8001d38:	6013      	str	r3, [r2, #0]

        tmp = EXTI->FTSR1;
 8001d3a:	4b2a      	ldr	r3, [pc, #168]	@ (8001de4 <HAL_GPIO_Init+0x29c>)
 8001d3c:	685b      	ldr	r3, [r3, #4]
 8001d3e:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8001d40:	68fb      	ldr	r3, [r7, #12]
 8001d42:	43db      	mvns	r3, r3
 8001d44:	697a      	ldr	r2, [r7, #20]
 8001d46:	4013      	ands	r3, r2
 8001d48:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001d4a:	683b      	ldr	r3, [r7, #0]
 8001d4c:	685b      	ldr	r3, [r3, #4]
 8001d4e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d003      	beq.n	8001d5e <HAL_GPIO_Init+0x216>
        {
          tmp |= iocurrent;
 8001d56:	697a      	ldr	r2, [r7, #20]
 8001d58:	68fb      	ldr	r3, [r7, #12]
 8001d5a:	4313      	orrs	r3, r2
 8001d5c:	617b      	str	r3, [r7, #20]
        }
        EXTI->FTSR1 = tmp;
 8001d5e:	4a21      	ldr	r2, [pc, #132]	@ (8001de4 <HAL_GPIO_Init+0x29c>)
 8001d60:	697b      	ldr	r3, [r7, #20]
 8001d62:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        tmp = EXTI->EMR1;
 8001d64:	4b1f      	ldr	r3, [pc, #124]	@ (8001de4 <HAL_GPIO_Init+0x29c>)
 8001d66:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8001d6a:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8001d6c:	68fb      	ldr	r3, [r7, #12]
 8001d6e:	43db      	mvns	r3, r3
 8001d70:	697a      	ldr	r2, [r7, #20]
 8001d72:	4013      	ands	r3, r2
 8001d74:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001d76:	683b      	ldr	r3, [r7, #0]
 8001d78:	685b      	ldr	r3, [r3, #4]
 8001d7a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	d003      	beq.n	8001d8a <HAL_GPIO_Init+0x242>
        {
          tmp |= iocurrent;
 8001d82:	697a      	ldr	r2, [r7, #20]
 8001d84:	68fb      	ldr	r3, [r7, #12]
 8001d86:	4313      	orrs	r3, r2
 8001d88:	617b      	str	r3, [r7, #20]
        }
        EXTI->EMR1 = tmp;
 8001d8a:	4a16      	ldr	r2, [pc, #88]	@ (8001de4 <HAL_GPIO_Init+0x29c>)
 8001d8c:	697b      	ldr	r3, [r7, #20]
 8001d8e:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        tmp = EXTI->IMR1;
 8001d92:	4b14      	ldr	r3, [pc, #80]	@ (8001de4 <HAL_GPIO_Init+0x29c>)
 8001d94:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001d98:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8001d9a:	68fb      	ldr	r3, [r7, #12]
 8001d9c:	43db      	mvns	r3, r3
 8001d9e:	697a      	ldr	r2, [r7, #20]
 8001da0:	4013      	ands	r3, r2
 8001da2:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001da4:	683b      	ldr	r3, [r7, #0]
 8001da6:	685b      	ldr	r3, [r3, #4]
 8001da8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	d003      	beq.n	8001db8 <HAL_GPIO_Init+0x270>
        {
          tmp |= iocurrent;
 8001db0:	697a      	ldr	r2, [r7, #20]
 8001db2:	68fb      	ldr	r3, [r7, #12]
 8001db4:	4313      	orrs	r3, r2
 8001db6:	617b      	str	r3, [r7, #20]
        }
        EXTI->IMR1 = tmp;
 8001db8:	4a0a      	ldr	r2, [pc, #40]	@ (8001de4 <HAL_GPIO_Init+0x29c>)
 8001dba:	697b      	ldr	r3, [r7, #20]
 8001dbc:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }
    }

    position++;
 8001dc0:	693b      	ldr	r3, [r7, #16]
 8001dc2:	3301      	adds	r3, #1
 8001dc4:	613b      	str	r3, [r7, #16]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8001dc6:	683b      	ldr	r3, [r7, #0]
 8001dc8:	681a      	ldr	r2, [r3, #0]
 8001dca:	693b      	ldr	r3, [r7, #16]
 8001dcc:	fa22 f303 	lsr.w	r3, r2, r3
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	f47f aec1 	bne.w	8001b58 <HAL_GPIO_Init+0x10>
  }
}
 8001dd6:	bf00      	nop
 8001dd8:	bf00      	nop
 8001dda:	371c      	adds	r7, #28
 8001ddc:	46bd      	mov	sp, r7
 8001dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de2:	4770      	bx	lr
 8001de4:	44022000 	.word	0x44022000
 8001de8:	002f7f7f 	.word	0x002f7f7f

08001dec <HAL_ICACHE_ConfigAssociativityMode>:
  *            @arg ICACHE_1WAY   1-way cache (direct mapped cache)
  *            @arg ICACHE_2WAYS  2-ways set associative cache (default)
  * @retval HAL status (HAL_OK/HAL_ERROR)
  */
HAL_StatusTypeDef HAL_ICACHE_ConfigAssociativityMode(uint32_t AssociativityMode)
{
 8001dec:	b480      	push	{r7}
 8001dee:	b085      	sub	sp, #20
 8001df0:	af00      	add	r7, sp, #0
 8001df2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001df4:	2300      	movs	r3, #0
 8001df6:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_ICACHE_ASSOCIATIVITY_MODE(AssociativityMode));

  /* Check cache is not enabled */
  if (READ_BIT(ICACHE->CR, ICACHE_CR_EN) != 0U)
 8001df8:	4b0b      	ldr	r3, [pc, #44]	@ (8001e28 <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	f003 0301 	and.w	r3, r3, #1
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	d002      	beq.n	8001e0a <HAL_ICACHE_ConfigAssociativityMode+0x1e>
  {
    status = HAL_ERROR;
 8001e04:	2301      	movs	r3, #1
 8001e06:	73fb      	strb	r3, [r7, #15]
 8001e08:	e007      	b.n	8001e1a <HAL_ICACHE_ConfigAssociativityMode+0x2e>
  }
  else
  {
    MODIFY_REG(ICACHE->CR, ICACHE_CR_WAYSEL, AssociativityMode);
 8001e0a:	4b07      	ldr	r3, [pc, #28]	@ (8001e28 <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	f023 0204 	bic.w	r2, r3, #4
 8001e12:	4905      	ldr	r1, [pc, #20]	@ (8001e28 <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	4313      	orrs	r3, r2
 8001e18:	600b      	str	r3, [r1, #0]
  }

  return status;
 8001e1a:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e1c:	4618      	mov	r0, r3
 8001e1e:	3714      	adds	r7, #20
 8001e20:	46bd      	mov	sp, r7
 8001e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e26:	4770      	bx	lr
 8001e28:	40030400 	.word	0x40030400

08001e2c <HAL_ICACHE_Enable>:
  *         cache operation. The Instruction Cache is bypassed until the
  *         cache operation completes.
  * @retval HAL status (HAL_OK)
  */
HAL_StatusTypeDef HAL_ICACHE_Enable(void)
{
 8001e2c:	b480      	push	{r7}
 8001e2e:	af00      	add	r7, sp, #0
  SET_BIT(ICACHE->CR, ICACHE_CR_EN);
 8001e30:	4b05      	ldr	r3, [pc, #20]	@ (8001e48 <HAL_ICACHE_Enable+0x1c>)
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	4a04      	ldr	r2, [pc, #16]	@ (8001e48 <HAL_ICACHE_Enable+0x1c>)
 8001e36:	f043 0301 	orr.w	r3, r3, #1
 8001e3a:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8001e3c:	2300      	movs	r3, #0
}
 8001e3e:	4618      	mov	r0, r3
 8001e40:	46bd      	mov	sp, r7
 8001e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e46:	4770      	bx	lr
 8001e48:	40030400 	.word	0x40030400

08001e4c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *pOscInitStruct)
{
 8001e4c:	b580      	push	{r7, lr}
 8001e4e:	b088      	sub	sp, #32
 8001e50:	af00      	add	r7, sp, #0
 8001e52:	6078      	str	r0, [r7, #4]
  uint32_t temp_pllckselr;
  uint32_t temp1_pllckcfg;
  uint32_t temp2_pllckcfg;

  /* Check Null pointer */
  if (pOscInitStruct == NULL)
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d102      	bne.n	8001e60 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8001e5a:	2301      	movs	r3, #1
 8001e5c:	f000 bc28 	b.w	80026b0 <HAL_RCC_OscConfig+0x864>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(pOscInitStruct->OscillatorType));
  temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001e60:	4b94      	ldr	r3, [pc, #592]	@ (80020b4 <HAL_RCC_OscConfig+0x268>)
 8001e62:	69db      	ldr	r3, [r3, #28]
 8001e64:	f003 0318 	and.w	r3, r3, #24
 8001e68:	61fb      	str	r3, [r7, #28]
  temp_pllckselr = __HAL_RCC_GET_PLL1_OSCSOURCE();
 8001e6a:	4b92      	ldr	r3, [pc, #584]	@ (80020b4 <HAL_RCC_OscConfig+0x268>)
 8001e6c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e6e:	f003 0303 	and.w	r3, r3, #3
 8001e72:	61bb      	str	r3, [r7, #24]

  /*----------------------------- CSI Configuration --------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	f003 0310 	and.w	r3, r3, #16
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	d05b      	beq.n	8001f38 <HAL_RCC_OscConfig+0xec>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(pOscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(pOscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not be disabled */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_CSI) ||
 8001e80:	69fb      	ldr	r3, [r7, #28]
 8001e82:	2b08      	cmp	r3, #8
 8001e84:	d005      	beq.n	8001e92 <HAL_RCC_OscConfig+0x46>
 8001e86:	69fb      	ldr	r3, [r7, #28]
 8001e88:	2b18      	cmp	r3, #24
 8001e8a:	d114      	bne.n	8001eb6 <HAL_RCC_OscConfig+0x6a>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_CSI)))
 8001e8c:	69bb      	ldr	r3, [r7, #24]
 8001e8e:	2b02      	cmp	r3, #2
 8001e90:	d111      	bne.n	8001eb6 <HAL_RCC_OscConfig+0x6a>
    {
      if (pOscInitStruct->CSIState == RCC_CSI_OFF)
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	69db      	ldr	r3, [r3, #28]
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	d102      	bne.n	8001ea0 <HAL_RCC_OscConfig+0x54>
      {
        return HAL_ERROR;
 8001e9a:	2301      	movs	r3, #1
 8001e9c:	f000 bc08 	b.w	80026b0 <HAL_RCC_OscConfig+0x864>

      /* Otherwise, just the calibration and CSI is allowed */
      else
      {
        /* Adjusts the Internal Low-power oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->CSICalibrationValue);
 8001ea0:	4b84      	ldr	r3, [pc, #528]	@ (80020b4 <HAL_RCC_OscConfig+0x268>)
 8001ea2:	699b      	ldr	r3, [r3, #24]
 8001ea4:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	6a1b      	ldr	r3, [r3, #32]
 8001eac:	041b      	lsls	r3, r3, #16
 8001eae:	4981      	ldr	r1, [pc, #516]	@ (80020b4 <HAL_RCC_OscConfig+0x268>)
 8001eb0:	4313      	orrs	r3, r2
 8001eb2:	618b      	str	r3, [r1, #24]
      if (pOscInitStruct->CSIState == RCC_CSI_OFF)
 8001eb4:	e040      	b.n	8001f38 <HAL_RCC_OscConfig+0xec>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((pOscInitStruct->CSIState) != RCC_CSI_OFF)
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	69db      	ldr	r3, [r3, #28]
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d023      	beq.n	8001f06 <HAL_RCC_OscConfig+0xba>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8001ebe:	4b7d      	ldr	r3, [pc, #500]	@ (80020b4 <HAL_RCC_OscConfig+0x268>)
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	4a7c      	ldr	r2, [pc, #496]	@ (80020b4 <HAL_RCC_OscConfig+0x268>)
 8001ec4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001ec8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001eca:	f7fe fd9b 	bl	8000a04 <HAL_GetTick>
 8001ece:	6178      	str	r0, [r7, #20]

        /* Wait till CSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 8001ed0:	e008      	b.n	8001ee4 <HAL_RCC_OscConfig+0x98>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 8001ed2:	f7fe fd97 	bl	8000a04 <HAL_GetTick>
 8001ed6:	4602      	mov	r2, r0
 8001ed8:	697b      	ldr	r3, [r7, #20]
 8001eda:	1ad3      	subs	r3, r2, r3
 8001edc:	2b02      	cmp	r3, #2
 8001ede:	d901      	bls.n	8001ee4 <HAL_RCC_OscConfig+0x98>
          {
            return HAL_TIMEOUT;
 8001ee0:	2303      	movs	r3, #3
 8001ee2:	e3e5      	b.n	80026b0 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 8001ee4:	4b73      	ldr	r3, [pc, #460]	@ (80020b4 <HAL_RCC_OscConfig+0x268>)
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001eec:	2b00      	cmp	r3, #0
 8001eee:	d0f0      	beq.n	8001ed2 <HAL_RCC_OscConfig+0x86>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->CSICalibrationValue);
 8001ef0:	4b70      	ldr	r3, [pc, #448]	@ (80020b4 <HAL_RCC_OscConfig+0x268>)
 8001ef2:	699b      	ldr	r3, [r3, #24]
 8001ef4:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	6a1b      	ldr	r3, [r3, #32]
 8001efc:	041b      	lsls	r3, r3, #16
 8001efe:	496d      	ldr	r1, [pc, #436]	@ (80020b4 <HAL_RCC_OscConfig+0x268>)
 8001f00:	4313      	orrs	r3, r2
 8001f02:	618b      	str	r3, [r1, #24]
 8001f04:	e018      	b.n	8001f38 <HAL_RCC_OscConfig+0xec>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8001f06:	4b6b      	ldr	r3, [pc, #428]	@ (80020b4 <HAL_RCC_OscConfig+0x268>)
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	4a6a      	ldr	r2, [pc, #424]	@ (80020b4 <HAL_RCC_OscConfig+0x268>)
 8001f0c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001f10:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f12:	f7fe fd77 	bl	8000a04 <HAL_GetTick>
 8001f16:	6178      	str	r0, [r7, #20]

        /* Wait till CSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 8001f18:	e008      	b.n	8001f2c <HAL_RCC_OscConfig+0xe0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 8001f1a:	f7fe fd73 	bl	8000a04 <HAL_GetTick>
 8001f1e:	4602      	mov	r2, r0
 8001f20:	697b      	ldr	r3, [r7, #20]
 8001f22:	1ad3      	subs	r3, r2, r3
 8001f24:	2b02      	cmp	r3, #2
 8001f26:	d901      	bls.n	8001f2c <HAL_RCC_OscConfig+0xe0>
          {
            return HAL_TIMEOUT;
 8001f28:	2303      	movs	r3, #3
 8001f2a:	e3c1      	b.n	80026b0 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 8001f2c:	4b61      	ldr	r3, [pc, #388]	@ (80020b4 <HAL_RCC_OscConfig+0x268>)
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	d1f0      	bne.n	8001f1a <HAL_RCC_OscConfig+0xce>
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	f003 0301 	and.w	r3, r3, #1
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	f000 80a0 	beq.w	8002086 <HAL_RCC_OscConfig+0x23a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(pOscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8001f46:	69fb      	ldr	r3, [r7, #28]
 8001f48:	2b10      	cmp	r3, #16
 8001f4a:	d005      	beq.n	8001f58 <HAL_RCC_OscConfig+0x10c>
 8001f4c:	69fb      	ldr	r3, [r7, #28]
 8001f4e:	2b18      	cmp	r3, #24
 8001f50:	d109      	bne.n	8001f66 <HAL_RCC_OscConfig+0x11a>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_HSE)))
 8001f52:	69bb      	ldr	r3, [r7, #24]
 8001f54:	2b03      	cmp	r3, #3
 8001f56:	d106      	bne.n	8001f66 <HAL_RCC_OscConfig+0x11a>
    {
      if (pOscInitStruct->HSEState == RCC_HSE_OFF)
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	685b      	ldr	r3, [r3, #4]
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	f040 8092 	bne.w	8002086 <HAL_RCC_OscConfig+0x23a>
      {
        return HAL_ERROR;
 8001f62:	2301      	movs	r3, #1
 8001f64:	e3a4      	b.n	80026b0 <HAL_RCC_OscConfig+0x864>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(pOscInitStruct->HSEState);
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	685b      	ldr	r3, [r3, #4]
 8001f6a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001f6e:	d106      	bne.n	8001f7e <HAL_RCC_OscConfig+0x132>
 8001f70:	4b50      	ldr	r3, [pc, #320]	@ (80020b4 <HAL_RCC_OscConfig+0x268>)
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	4a4f      	ldr	r2, [pc, #316]	@ (80020b4 <HAL_RCC_OscConfig+0x268>)
 8001f76:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001f7a:	6013      	str	r3, [r2, #0]
 8001f7c:	e058      	b.n	8002030 <HAL_RCC_OscConfig+0x1e4>
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	685b      	ldr	r3, [r3, #4]
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d112      	bne.n	8001fac <HAL_RCC_OscConfig+0x160>
 8001f86:	4b4b      	ldr	r3, [pc, #300]	@ (80020b4 <HAL_RCC_OscConfig+0x268>)
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	4a4a      	ldr	r2, [pc, #296]	@ (80020b4 <HAL_RCC_OscConfig+0x268>)
 8001f8c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001f90:	6013      	str	r3, [r2, #0]
 8001f92:	4b48      	ldr	r3, [pc, #288]	@ (80020b4 <HAL_RCC_OscConfig+0x268>)
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	4a47      	ldr	r2, [pc, #284]	@ (80020b4 <HAL_RCC_OscConfig+0x268>)
 8001f98:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8001f9c:	6013      	str	r3, [r2, #0]
 8001f9e:	4b45      	ldr	r3, [pc, #276]	@ (80020b4 <HAL_RCC_OscConfig+0x268>)
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	4a44      	ldr	r2, [pc, #272]	@ (80020b4 <HAL_RCC_OscConfig+0x268>)
 8001fa4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001fa8:	6013      	str	r3, [r2, #0]
 8001faa:	e041      	b.n	8002030 <HAL_RCC_OscConfig+0x1e4>
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	685b      	ldr	r3, [r3, #4]
 8001fb0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001fb4:	d112      	bne.n	8001fdc <HAL_RCC_OscConfig+0x190>
 8001fb6:	4b3f      	ldr	r3, [pc, #252]	@ (80020b4 <HAL_RCC_OscConfig+0x268>)
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	4a3e      	ldr	r2, [pc, #248]	@ (80020b4 <HAL_RCC_OscConfig+0x268>)
 8001fbc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001fc0:	6013      	str	r3, [r2, #0]
 8001fc2:	4b3c      	ldr	r3, [pc, #240]	@ (80020b4 <HAL_RCC_OscConfig+0x268>)
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	4a3b      	ldr	r2, [pc, #236]	@ (80020b4 <HAL_RCC_OscConfig+0x268>)
 8001fc8:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8001fcc:	6013      	str	r3, [r2, #0]
 8001fce:	4b39      	ldr	r3, [pc, #228]	@ (80020b4 <HAL_RCC_OscConfig+0x268>)
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	4a38      	ldr	r2, [pc, #224]	@ (80020b4 <HAL_RCC_OscConfig+0x268>)
 8001fd4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001fd8:	6013      	str	r3, [r2, #0]
 8001fda:	e029      	b.n	8002030 <HAL_RCC_OscConfig+0x1e4>
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	685b      	ldr	r3, [r3, #4]
 8001fe0:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
 8001fe4:	d112      	bne.n	800200c <HAL_RCC_OscConfig+0x1c0>
 8001fe6:	4b33      	ldr	r3, [pc, #204]	@ (80020b4 <HAL_RCC_OscConfig+0x268>)
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	4a32      	ldr	r2, [pc, #200]	@ (80020b4 <HAL_RCC_OscConfig+0x268>)
 8001fec:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001ff0:	6013      	str	r3, [r2, #0]
 8001ff2:	4b30      	ldr	r3, [pc, #192]	@ (80020b4 <HAL_RCC_OscConfig+0x268>)
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	4a2f      	ldr	r2, [pc, #188]	@ (80020b4 <HAL_RCC_OscConfig+0x268>)
 8001ff8:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8001ffc:	6013      	str	r3, [r2, #0]
 8001ffe:	4b2d      	ldr	r3, [pc, #180]	@ (80020b4 <HAL_RCC_OscConfig+0x268>)
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	4a2c      	ldr	r2, [pc, #176]	@ (80020b4 <HAL_RCC_OscConfig+0x268>)
 8002004:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002008:	6013      	str	r3, [r2, #0]
 800200a:	e011      	b.n	8002030 <HAL_RCC_OscConfig+0x1e4>
 800200c:	4b29      	ldr	r3, [pc, #164]	@ (80020b4 <HAL_RCC_OscConfig+0x268>)
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	4a28      	ldr	r2, [pc, #160]	@ (80020b4 <HAL_RCC_OscConfig+0x268>)
 8002012:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002016:	6013      	str	r3, [r2, #0]
 8002018:	4b26      	ldr	r3, [pc, #152]	@ (80020b4 <HAL_RCC_OscConfig+0x268>)
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	4a25      	ldr	r2, [pc, #148]	@ (80020b4 <HAL_RCC_OscConfig+0x268>)
 800201e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002022:	6013      	str	r3, [r2, #0]
 8002024:	4b23      	ldr	r3, [pc, #140]	@ (80020b4 <HAL_RCC_OscConfig+0x268>)
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	4a22      	ldr	r2, [pc, #136]	@ (80020b4 <HAL_RCC_OscConfig+0x268>)
 800202a:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800202e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (pOscInitStruct->HSEState != RCC_HSE_OFF)
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	685b      	ldr	r3, [r3, #4]
 8002034:	2b00      	cmp	r3, #0
 8002036:	d013      	beq.n	8002060 <HAL_RCC_OscConfig+0x214>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002038:	f7fe fce4 	bl	8000a04 <HAL_GetTick>
 800203c:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800203e:	e008      	b.n	8002052 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8002040:	f7fe fce0 	bl	8000a04 <HAL_GetTick>
 8002044:	4602      	mov	r2, r0
 8002046:	697b      	ldr	r3, [r7, #20]
 8002048:	1ad3      	subs	r3, r2, r3
 800204a:	2b64      	cmp	r3, #100	@ 0x64
 800204c:	d901      	bls.n	8002052 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800204e:	2303      	movs	r3, #3
 8002050:	e32e      	b.n	80026b0 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002052:	4b18      	ldr	r3, [pc, #96]	@ (80020b4 <HAL_RCC_OscConfig+0x268>)
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800205a:	2b00      	cmp	r3, #0
 800205c:	d0f0      	beq.n	8002040 <HAL_RCC_OscConfig+0x1f4>
 800205e:	e012      	b.n	8002086 <HAL_RCC_OscConfig+0x23a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002060:	f7fe fcd0 	bl	8000a04 <HAL_GetTick>
 8002064:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002066:	e008      	b.n	800207a <HAL_RCC_OscConfig+0x22e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8002068:	f7fe fccc 	bl	8000a04 <HAL_GetTick>
 800206c:	4602      	mov	r2, r0
 800206e:	697b      	ldr	r3, [r7, #20]
 8002070:	1ad3      	subs	r3, r2, r3
 8002072:	2b64      	cmp	r3, #100	@ 0x64
 8002074:	d901      	bls.n	800207a <HAL_RCC_OscConfig+0x22e>
          {
            return HAL_TIMEOUT;
 8002076:	2303      	movs	r3, #3
 8002078:	e31a      	b.n	80026b0 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800207a:	4b0e      	ldr	r3, [pc, #56]	@ (80020b4 <HAL_RCC_OscConfig+0x268>)
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002082:	2b00      	cmp	r3, #0
 8002084:	d1f0      	bne.n	8002068 <HAL_RCC_OscConfig+0x21c>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	f003 0302 	and.w	r3, r3, #2
 800208e:	2b00      	cmp	r3, #0
 8002090:	f000 809a 	beq.w	80021c8 <HAL_RCC_OscConfig+0x37c>
    assert_param(IS_RCC_HSI(pOscInitStruct->HSIState));
    assert_param(IS_RCC_HSIDIV(pOscInitStruct->HSIDiv));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(pOscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8002094:	69fb      	ldr	r3, [r7, #28]
 8002096:	2b00      	cmp	r3, #0
 8002098:	d005      	beq.n	80020a6 <HAL_RCC_OscConfig+0x25a>
 800209a:	69fb      	ldr	r3, [r7, #28]
 800209c:	2b18      	cmp	r3, #24
 800209e:	d149      	bne.n	8002134 <HAL_RCC_OscConfig+0x2e8>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_HSI)))
 80020a0:	69bb      	ldr	r3, [r7, #24]
 80020a2:	2b01      	cmp	r3, #1
 80020a4:	d146      	bne.n	8002134 <HAL_RCC_OscConfig+0x2e8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (pOscInitStruct->HSIState == RCC_HSI_OFF)
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	68db      	ldr	r3, [r3, #12]
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d104      	bne.n	80020b8 <HAL_RCC_OscConfig+0x26c>
      {
        return HAL_ERROR;
 80020ae:	2301      	movs	r3, #1
 80020b0:	e2fe      	b.n	80026b0 <HAL_RCC_OscConfig+0x864>
 80020b2:	bf00      	nop
 80020b4:	44020c00 	.word	0x44020c00
      /* Otherwise, HSI calibration and division may be allowed */
      else
      {

        /* HSI division is allowed if HSI is used as system clock */
        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 80020b8:	69fb      	ldr	r3, [r7, #28]
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d11c      	bne.n	80020f8 <HAL_RCC_OscConfig+0x2ac>
        {
          if (__HAL_RCC_GET_HSI_DIVIDER() != (pOscInitStruct->HSIDiv))
 80020be:	4b9a      	ldr	r3, [pc, #616]	@ (8002328 <HAL_RCC_OscConfig+0x4dc>)
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	f003 0218 	and.w	r2, r3, #24
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	691b      	ldr	r3, [r3, #16]
 80020ca:	429a      	cmp	r2, r3
 80020cc:	d014      	beq.n	80020f8 <HAL_RCC_OscConfig+0x2ac>
          {
            /* Adjust the HSI division factor */
            __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
 80020ce:	4b96      	ldr	r3, [pc, #600]	@ (8002328 <HAL_RCC_OscConfig+0x4dc>)
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	f023 0218 	bic.w	r2, r3, #24
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	691b      	ldr	r3, [r3, #16]
 80020da:	4993      	ldr	r1, [pc, #588]	@ (8002328 <HAL_RCC_OscConfig+0x4dc>)
 80020dc:	4313      	orrs	r3, r2
 80020de:	600b      	str	r3, [r1, #0]

            /* Update the SystemCoreClock global variable with new HSI value  */
            (void) HAL_RCC_GetHCLKFreq();
 80020e0:	f000 fdd0 	bl	8002c84 <HAL_RCC_GetHCLKFreq>

            /* Configure the source of time base considering new system clocks settings*/
            if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80020e4:	4b91      	ldr	r3, [pc, #580]	@ (800232c <HAL_RCC_OscConfig+0x4e0>)
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	4618      	mov	r0, r3
 80020ea:	f7fe fc01 	bl	80008f0 <HAL_InitTick>
 80020ee:	4603      	mov	r3, r0
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	d001      	beq.n	80020f8 <HAL_RCC_OscConfig+0x2ac>
            {
              return HAL_ERROR;
 80020f4:	2301      	movs	r3, #1
 80020f6:	e2db      	b.n	80026b0 <HAL_RCC_OscConfig+0x864>
            }
          }
        }

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80020f8:	f7fe fc84 	bl	8000a04 <HAL_GetTick>
 80020fc:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80020fe:	e008      	b.n	8002112 <HAL_RCC_OscConfig+0x2c6>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8002100:	f7fe fc80 	bl	8000a04 <HAL_GetTick>
 8002104:	4602      	mov	r2, r0
 8002106:	697b      	ldr	r3, [r7, #20]
 8002108:	1ad3      	subs	r3, r2, r3
 800210a:	2b02      	cmp	r3, #2
 800210c:	d901      	bls.n	8002112 <HAL_RCC_OscConfig+0x2c6>
          {
            return HAL_TIMEOUT;
 800210e:	2303      	movs	r3, #3
 8002110:	e2ce      	b.n	80026b0 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002112:	4b85      	ldr	r3, [pc, #532]	@ (8002328 <HAL_RCC_OscConfig+0x4dc>)
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	f003 0302 	and.w	r3, r3, #2
 800211a:	2b00      	cmp	r3, #0
 800211c:	d0f0      	beq.n	8002100 <HAL_RCC_OscConfig+0x2b4>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->HSICalibrationValue);
 800211e:	4b82      	ldr	r3, [pc, #520]	@ (8002328 <HAL_RCC_OscConfig+0x4dc>)
 8002120:	691b      	ldr	r3, [r3, #16]
 8002122:	f423 02fe 	bic.w	r2, r3, #8323072	@ 0x7f0000
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	695b      	ldr	r3, [r3, #20]
 800212a:	041b      	lsls	r3, r3, #16
 800212c:	497e      	ldr	r1, [pc, #504]	@ (8002328 <HAL_RCC_OscConfig+0x4dc>)
 800212e:	4313      	orrs	r3, r2
 8002130:	610b      	str	r3, [r1, #16]
      if (pOscInitStruct->HSIState == RCC_HSI_OFF)
 8002132:	e049      	b.n	80021c8 <HAL_RCC_OscConfig+0x37c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (pOscInitStruct->HSIState != RCC_HSI_OFF)
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	68db      	ldr	r3, [r3, #12]
 8002138:	2b00      	cmp	r3, #0
 800213a:	d02c      	beq.n	8002196 <HAL_RCC_OscConfig+0x34a>
      {
        /* Adjust the HSI division factor */
        __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
 800213c:	4b7a      	ldr	r3, [pc, #488]	@ (8002328 <HAL_RCC_OscConfig+0x4dc>)
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	f023 0218 	bic.w	r2, r3, #24
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	691b      	ldr	r3, [r3, #16]
 8002148:	4977      	ldr	r1, [pc, #476]	@ (8002328 <HAL_RCC_OscConfig+0x4dc>)
 800214a:	4313      	orrs	r3, r2
 800214c:	600b      	str	r3, [r1, #0]

        /* Enable the HSI oscillator */
        __HAL_RCC_HSI_ENABLE();
 800214e:	4b76      	ldr	r3, [pc, #472]	@ (8002328 <HAL_RCC_OscConfig+0x4dc>)
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	4a75      	ldr	r2, [pc, #468]	@ (8002328 <HAL_RCC_OscConfig+0x4dc>)
 8002154:	f043 0301 	orr.w	r3, r3, #1
 8002158:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800215a:	f7fe fc53 	bl	8000a04 <HAL_GetTick>
 800215e:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002160:	e008      	b.n	8002174 <HAL_RCC_OscConfig+0x328>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8002162:	f7fe fc4f 	bl	8000a04 <HAL_GetTick>
 8002166:	4602      	mov	r2, r0
 8002168:	697b      	ldr	r3, [r7, #20]
 800216a:	1ad3      	subs	r3, r2, r3
 800216c:	2b02      	cmp	r3, #2
 800216e:	d901      	bls.n	8002174 <HAL_RCC_OscConfig+0x328>
          {
            return HAL_TIMEOUT;
 8002170:	2303      	movs	r3, #3
 8002172:	e29d      	b.n	80026b0 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002174:	4b6c      	ldr	r3, [pc, #432]	@ (8002328 <HAL_RCC_OscConfig+0x4dc>)
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	f003 0302 	and.w	r3, r3, #2
 800217c:	2b00      	cmp	r3, #0
 800217e:	d0f0      	beq.n	8002162 <HAL_RCC_OscConfig+0x316>
          }
        }

        /* Adjust the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->HSICalibrationValue);
 8002180:	4b69      	ldr	r3, [pc, #420]	@ (8002328 <HAL_RCC_OscConfig+0x4dc>)
 8002182:	691b      	ldr	r3, [r3, #16]
 8002184:	f423 02fe 	bic.w	r2, r3, #8323072	@ 0x7f0000
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	695b      	ldr	r3, [r3, #20]
 800218c:	041b      	lsls	r3, r3, #16
 800218e:	4966      	ldr	r1, [pc, #408]	@ (8002328 <HAL_RCC_OscConfig+0x4dc>)
 8002190:	4313      	orrs	r3, r2
 8002192:	610b      	str	r3, [r1, #16]
 8002194:	e018      	b.n	80021c8 <HAL_RCC_OscConfig+0x37c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002196:	4b64      	ldr	r3, [pc, #400]	@ (8002328 <HAL_RCC_OscConfig+0x4dc>)
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	4a63      	ldr	r2, [pc, #396]	@ (8002328 <HAL_RCC_OscConfig+0x4dc>)
 800219c:	f023 0301 	bic.w	r3, r3, #1
 80021a0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80021a2:	f7fe fc2f 	bl	8000a04 <HAL_GetTick>
 80021a6:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80021a8:	e008      	b.n	80021bc <HAL_RCC_OscConfig+0x370>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 80021aa:	f7fe fc2b 	bl	8000a04 <HAL_GetTick>
 80021ae:	4602      	mov	r2, r0
 80021b0:	697b      	ldr	r3, [r7, #20]
 80021b2:	1ad3      	subs	r3, r2, r3
 80021b4:	2b02      	cmp	r3, #2
 80021b6:	d901      	bls.n	80021bc <HAL_RCC_OscConfig+0x370>
          {
            return HAL_TIMEOUT;
 80021b8:	2303      	movs	r3, #3
 80021ba:	e279      	b.n	80026b0 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80021bc:	4b5a      	ldr	r3, [pc, #360]	@ (8002328 <HAL_RCC_OscConfig+0x4dc>)
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	f003 0302 	and.w	r3, r3, #2
 80021c4:	2b00      	cmp	r3, #0
 80021c6:	d1f0      	bne.n	80021aa <HAL_RCC_OscConfig+0x35e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	f003 0308 	and.w	r3, r3, #8
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	d03c      	beq.n	800224e <HAL_RCC_OscConfig+0x402>
    assert_param(IS_RCC_LSI(pOscInitStruct->LSIState));

    /* Update LSI configuration in Backup Domain control register    */

    /* Check the LSI State */
    if (pOscInitStruct->LSIState != RCC_LSI_OFF)
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	699b      	ldr	r3, [r3, #24]
 80021d8:	2b00      	cmp	r3, #0
 80021da:	d01c      	beq.n	8002216 <HAL_RCC_OscConfig+0x3ca>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80021dc:	4b52      	ldr	r3, [pc, #328]	@ (8002328 <HAL_RCC_OscConfig+0x4dc>)
 80021de:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80021e2:	4a51      	ldr	r2, [pc, #324]	@ (8002328 <HAL_RCC_OscConfig+0x4dc>)
 80021e4:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80021e8:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80021ec:	f7fe fc0a 	bl	8000a04 <HAL_GetTick>
 80021f0:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 80021f2:	e008      	b.n	8002206 <HAL_RCC_OscConfig+0x3ba>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 80021f4:	f7fe fc06 	bl	8000a04 <HAL_GetTick>
 80021f8:	4602      	mov	r2, r0
 80021fa:	697b      	ldr	r3, [r7, #20]
 80021fc:	1ad3      	subs	r3, r2, r3
 80021fe:	2b02      	cmp	r3, #2
 8002200:	d901      	bls.n	8002206 <HAL_RCC_OscConfig+0x3ba>
        {
          return HAL_TIMEOUT;
 8002202:	2303      	movs	r3, #3
 8002204:	e254      	b.n	80026b0 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8002206:	4b48      	ldr	r3, [pc, #288]	@ (8002328 <HAL_RCC_OscConfig+0x4dc>)
 8002208:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800220c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002210:	2b00      	cmp	r3, #0
 8002212:	d0ef      	beq.n	80021f4 <HAL_RCC_OscConfig+0x3a8>
 8002214:	e01b      	b.n	800224e <HAL_RCC_OscConfig+0x402>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002216:	4b44      	ldr	r3, [pc, #272]	@ (8002328 <HAL_RCC_OscConfig+0x4dc>)
 8002218:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800221c:	4a42      	ldr	r2, [pc, #264]	@ (8002328 <HAL_RCC_OscConfig+0x4dc>)
 800221e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8002222:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002226:	f7fe fbed 	bl	8000a04 <HAL_GetTick>
 800222a:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 800222c:	e008      	b.n	8002240 <HAL_RCC_OscConfig+0x3f4>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 800222e:	f7fe fbe9 	bl	8000a04 <HAL_GetTick>
 8002232:	4602      	mov	r2, r0
 8002234:	697b      	ldr	r3, [r7, #20]
 8002236:	1ad3      	subs	r3, r2, r3
 8002238:	2b02      	cmp	r3, #2
 800223a:	d901      	bls.n	8002240 <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 800223c:	2303      	movs	r3, #3
 800223e:	e237      	b.n	80026b0 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8002240:	4b39      	ldr	r3, [pc, #228]	@ (8002328 <HAL_RCC_OscConfig+0x4dc>)
 8002242:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002246:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800224a:	2b00      	cmp	r3, #0
 800224c:	d1ef      	bne.n	800222e <HAL_RCC_OscConfig+0x3e2>
      }
    }

  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	f003 0304 	and.w	r3, r3, #4
 8002256:	2b00      	cmp	r3, #0
 8002258:	f000 80d2 	beq.w	8002400 <HAL_RCC_OscConfig+0x5b4>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(pOscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain */
    if (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 800225c:	4b34      	ldr	r3, [pc, #208]	@ (8002330 <HAL_RCC_OscConfig+0x4e4>)
 800225e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002260:	f003 0301 	and.w	r3, r3, #1
 8002264:	2b00      	cmp	r3, #0
 8002266:	d118      	bne.n	800229a <HAL_RCC_OscConfig+0x44e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
 8002268:	4b31      	ldr	r3, [pc, #196]	@ (8002330 <HAL_RCC_OscConfig+0x4e4>)
 800226a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800226c:	4a30      	ldr	r2, [pc, #192]	@ (8002330 <HAL_RCC_OscConfig+0x4e4>)
 800226e:	f043 0301 	orr.w	r3, r3, #1
 8002272:	6253      	str	r3, [r2, #36]	@ 0x24

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002274:	f7fe fbc6 	bl	8000a04 <HAL_GetTick>
 8002278:	6178      	str	r0, [r7, #20]

      while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 800227a:	e008      	b.n	800228e <HAL_RCC_OscConfig+0x442>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800227c:	f7fe fbc2 	bl	8000a04 <HAL_GetTick>
 8002280:	4602      	mov	r2, r0
 8002282:	697b      	ldr	r3, [r7, #20]
 8002284:	1ad3      	subs	r3, r2, r3
 8002286:	2b02      	cmp	r3, #2
 8002288:	d901      	bls.n	800228e <HAL_RCC_OscConfig+0x442>
        {
          return HAL_TIMEOUT;
 800228a:	2303      	movs	r3, #3
 800228c:	e210      	b.n	80026b0 <HAL_RCC_OscConfig+0x864>
      while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 800228e:	4b28      	ldr	r3, [pc, #160]	@ (8002330 <HAL_RCC_OscConfig+0x4e4>)
 8002290:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002292:	f003 0301 	and.w	r3, r3, #1
 8002296:	2b00      	cmp	r3, #0
 8002298:	d0f0      	beq.n	800227c <HAL_RCC_OscConfig+0x430>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(pOscInitStruct->LSEState);
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	689b      	ldr	r3, [r3, #8]
 800229e:	2b01      	cmp	r3, #1
 80022a0:	d108      	bne.n	80022b4 <HAL_RCC_OscConfig+0x468>
 80022a2:	4b21      	ldr	r3, [pc, #132]	@ (8002328 <HAL_RCC_OscConfig+0x4dc>)
 80022a4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80022a8:	4a1f      	ldr	r2, [pc, #124]	@ (8002328 <HAL_RCC_OscConfig+0x4dc>)
 80022aa:	f043 0301 	orr.w	r3, r3, #1
 80022ae:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80022b2:	e074      	b.n	800239e <HAL_RCC_OscConfig+0x552>
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	689b      	ldr	r3, [r3, #8]
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	d118      	bne.n	80022ee <HAL_RCC_OscConfig+0x4a2>
 80022bc:	4b1a      	ldr	r3, [pc, #104]	@ (8002328 <HAL_RCC_OscConfig+0x4dc>)
 80022be:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80022c2:	4a19      	ldr	r2, [pc, #100]	@ (8002328 <HAL_RCC_OscConfig+0x4dc>)
 80022c4:	f023 0301 	bic.w	r3, r3, #1
 80022c8:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80022cc:	4b16      	ldr	r3, [pc, #88]	@ (8002328 <HAL_RCC_OscConfig+0x4dc>)
 80022ce:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80022d2:	4a15      	ldr	r2, [pc, #84]	@ (8002328 <HAL_RCC_OscConfig+0x4dc>)
 80022d4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80022d8:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80022dc:	4b12      	ldr	r3, [pc, #72]	@ (8002328 <HAL_RCC_OscConfig+0x4dc>)
 80022de:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80022e2:	4a11      	ldr	r2, [pc, #68]	@ (8002328 <HAL_RCC_OscConfig+0x4dc>)
 80022e4:	f023 0304 	bic.w	r3, r3, #4
 80022e8:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80022ec:	e057      	b.n	800239e <HAL_RCC_OscConfig+0x552>
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	689b      	ldr	r3, [r3, #8]
 80022f2:	2b05      	cmp	r3, #5
 80022f4:	d11e      	bne.n	8002334 <HAL_RCC_OscConfig+0x4e8>
 80022f6:	4b0c      	ldr	r3, [pc, #48]	@ (8002328 <HAL_RCC_OscConfig+0x4dc>)
 80022f8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80022fc:	4a0a      	ldr	r2, [pc, #40]	@ (8002328 <HAL_RCC_OscConfig+0x4dc>)
 80022fe:	f043 0304 	orr.w	r3, r3, #4
 8002302:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002306:	4b08      	ldr	r3, [pc, #32]	@ (8002328 <HAL_RCC_OscConfig+0x4dc>)
 8002308:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800230c:	4a06      	ldr	r2, [pc, #24]	@ (8002328 <HAL_RCC_OscConfig+0x4dc>)
 800230e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002312:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002316:	4b04      	ldr	r3, [pc, #16]	@ (8002328 <HAL_RCC_OscConfig+0x4dc>)
 8002318:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800231c:	4a02      	ldr	r2, [pc, #8]	@ (8002328 <HAL_RCC_OscConfig+0x4dc>)
 800231e:	f043 0301 	orr.w	r3, r3, #1
 8002322:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002326:	e03a      	b.n	800239e <HAL_RCC_OscConfig+0x552>
 8002328:	44020c00 	.word	0x44020c00
 800232c:	20000004 	.word	0x20000004
 8002330:	44020800 	.word	0x44020800
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	689b      	ldr	r3, [r3, #8]
 8002338:	2b85      	cmp	r3, #133	@ 0x85
 800233a:	d118      	bne.n	800236e <HAL_RCC_OscConfig+0x522>
 800233c:	4ba2      	ldr	r3, [pc, #648]	@ (80025c8 <HAL_RCC_OscConfig+0x77c>)
 800233e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002342:	4aa1      	ldr	r2, [pc, #644]	@ (80025c8 <HAL_RCC_OscConfig+0x77c>)
 8002344:	f043 0304 	orr.w	r3, r3, #4
 8002348:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800234c:	4b9e      	ldr	r3, [pc, #632]	@ (80025c8 <HAL_RCC_OscConfig+0x77c>)
 800234e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002352:	4a9d      	ldr	r2, [pc, #628]	@ (80025c8 <HAL_RCC_OscConfig+0x77c>)
 8002354:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002358:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800235c:	4b9a      	ldr	r3, [pc, #616]	@ (80025c8 <HAL_RCC_OscConfig+0x77c>)
 800235e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002362:	4a99      	ldr	r2, [pc, #612]	@ (80025c8 <HAL_RCC_OscConfig+0x77c>)
 8002364:	f043 0301 	orr.w	r3, r3, #1
 8002368:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800236c:	e017      	b.n	800239e <HAL_RCC_OscConfig+0x552>
 800236e:	4b96      	ldr	r3, [pc, #600]	@ (80025c8 <HAL_RCC_OscConfig+0x77c>)
 8002370:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002374:	4a94      	ldr	r2, [pc, #592]	@ (80025c8 <HAL_RCC_OscConfig+0x77c>)
 8002376:	f023 0301 	bic.w	r3, r3, #1
 800237a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800237e:	4b92      	ldr	r3, [pc, #584]	@ (80025c8 <HAL_RCC_OscConfig+0x77c>)
 8002380:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002384:	4a90      	ldr	r2, [pc, #576]	@ (80025c8 <HAL_RCC_OscConfig+0x77c>)
 8002386:	f023 0304 	bic.w	r3, r3, #4
 800238a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800238e:	4b8e      	ldr	r3, [pc, #568]	@ (80025c8 <HAL_RCC_OscConfig+0x77c>)
 8002390:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002394:	4a8c      	ldr	r2, [pc, #560]	@ (80025c8 <HAL_RCC_OscConfig+0x77c>)
 8002396:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800239a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

    /* Check the LSE State */
    if (pOscInitStruct->LSEState != RCC_LSE_OFF)
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	689b      	ldr	r3, [r3, #8]
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d016      	beq.n	80023d4 <HAL_RCC_OscConfig+0x588>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80023a6:	f7fe fb2d 	bl	8000a04 <HAL_GetTick>
 80023aa:	6178      	str	r0, [r7, #20]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80023ac:	e00a      	b.n	80023c4 <HAL_RCC_OscConfig+0x578>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80023ae:	f7fe fb29 	bl	8000a04 <HAL_GetTick>
 80023b2:	4602      	mov	r2, r0
 80023b4:	697b      	ldr	r3, [r7, #20]
 80023b6:	1ad3      	subs	r3, r2, r3
 80023b8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80023bc:	4293      	cmp	r3, r2
 80023be:	d901      	bls.n	80023c4 <HAL_RCC_OscConfig+0x578>
        {
          return HAL_TIMEOUT;
 80023c0:	2303      	movs	r3, #3
 80023c2:	e175      	b.n	80026b0 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80023c4:	4b80      	ldr	r3, [pc, #512]	@ (80025c8 <HAL_RCC_OscConfig+0x77c>)
 80023c6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80023ca:	f003 0302 	and.w	r3, r3, #2
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d0ed      	beq.n	80023ae <HAL_RCC_OscConfig+0x562>
 80023d2:	e015      	b.n	8002400 <HAL_RCC_OscConfig+0x5b4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80023d4:	f7fe fb16 	bl	8000a04 <HAL_GetTick>
 80023d8:	6178      	str	r0, [r7, #20]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80023da:	e00a      	b.n	80023f2 <HAL_RCC_OscConfig+0x5a6>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80023dc:	f7fe fb12 	bl	8000a04 <HAL_GetTick>
 80023e0:	4602      	mov	r2, r0
 80023e2:	697b      	ldr	r3, [r7, #20]
 80023e4:	1ad3      	subs	r3, r2, r3
 80023e6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80023ea:	4293      	cmp	r3, r2
 80023ec:	d901      	bls.n	80023f2 <HAL_RCC_OscConfig+0x5a6>
        {
          return HAL_TIMEOUT;
 80023ee:	2303      	movs	r3, #3
 80023f0:	e15e      	b.n	80026b0 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80023f2:	4b75      	ldr	r3, [pc, #468]	@ (80025c8 <HAL_RCC_OscConfig+0x77c>)
 80023f4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80023f8:	f003 0302 	and.w	r3, r3, #2
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d1ed      	bne.n	80023dc <HAL_RCC_OscConfig+0x590>
      }
    }

  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	f003 0320 	and.w	r3, r3, #32
 8002408:	2b00      	cmp	r3, #0
 800240a:	d036      	beq.n	800247a <HAL_RCC_OscConfig+0x62e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(pOscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if (pOscInitStruct->HSI48State != RCC_HSI48_OFF)
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002410:	2b00      	cmp	r3, #0
 8002412:	d019      	beq.n	8002448 <HAL_RCC_OscConfig+0x5fc>
    {
      /* Enable the Internal High Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002414:	4b6c      	ldr	r3, [pc, #432]	@ (80025c8 <HAL_RCC_OscConfig+0x77c>)
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	4a6b      	ldr	r2, [pc, #428]	@ (80025c8 <HAL_RCC_OscConfig+0x77c>)
 800241a:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800241e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002420:	f7fe faf0 	bl	8000a04 <HAL_GetTick>
 8002424:	6178      	str	r0, [r7, #20]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8002426:	e008      	b.n	800243a <HAL_RCC_OscConfig+0x5ee>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 8002428:	f7fe faec 	bl	8000a04 <HAL_GetTick>
 800242c:	4602      	mov	r2, r0
 800242e:	697b      	ldr	r3, [r7, #20]
 8002430:	1ad3      	subs	r3, r2, r3
 8002432:	2b02      	cmp	r3, #2
 8002434:	d901      	bls.n	800243a <HAL_RCC_OscConfig+0x5ee>
        {
          return HAL_TIMEOUT;
 8002436:	2303      	movs	r3, #3
 8002438:	e13a      	b.n	80026b0 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 800243a:	4b63      	ldr	r3, [pc, #396]	@ (80025c8 <HAL_RCC_OscConfig+0x77c>)
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002442:	2b00      	cmp	r3, #0
 8002444:	d0f0      	beq.n	8002428 <HAL_RCC_OscConfig+0x5dc>
 8002446:	e018      	b.n	800247a <HAL_RCC_OscConfig+0x62e>
      }
    }
    else
    {
      /* Disable the Internal High Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002448:	4b5f      	ldr	r3, [pc, #380]	@ (80025c8 <HAL_RCC_OscConfig+0x77c>)
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	4a5e      	ldr	r2, [pc, #376]	@ (80025c8 <HAL_RCC_OscConfig+0x77c>)
 800244e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002452:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002454:	f7fe fad6 	bl	8000a04 <HAL_GetTick>
 8002458:	6178      	str	r0, [r7, #20]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 800245a:	e008      	b.n	800246e <HAL_RCC_OscConfig+0x622>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 800245c:	f7fe fad2 	bl	8000a04 <HAL_GetTick>
 8002460:	4602      	mov	r2, r0
 8002462:	697b      	ldr	r3, [r7, #20]
 8002464:	1ad3      	subs	r3, r2, r3
 8002466:	2b02      	cmp	r3, #2
 8002468:	d901      	bls.n	800246e <HAL_RCC_OscConfig+0x622>
        {
          return HAL_TIMEOUT;
 800246a:	2303      	movs	r3, #3
 800246c:	e120      	b.n	80026b0 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 800246e:	4b56      	ldr	r3, [pc, #344]	@ (80025c8 <HAL_RCC_OscConfig+0x77c>)
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002476:	2b00      	cmp	r3, #0
 8002478:	d1f0      	bne.n	800245c <HAL_RCC_OscConfig+0x610>

  /*-------------------------------- PLL1 Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pOscInitStruct->PLL.PLLState));

  if ((pOscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800247e:	2b00      	cmp	r3, #0
 8002480:	f000 8115 	beq.w	80026ae <HAL_RCC_OscConfig+0x862>
  {
    /* Check if the PLL1 is used as system clock or not */
    if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002484:	69fb      	ldr	r3, [r7, #28]
 8002486:	2b18      	cmp	r3, #24
 8002488:	f000 80af 	beq.w	80025ea <HAL_RCC_OscConfig+0x79e>
    {
      if ((pOscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002490:	2b02      	cmp	r3, #2
 8002492:	f040 8086 	bne.w	80025a2 <HAL_RCC_OscConfig+0x756>
        assert_param(IS_RCC_PLL1_DIVP_VALUE(pOscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLL1_DIVQ_VALUE(pOscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLL1_DIVR_VALUE(pOscInitStruct->PLL.PLLR));

        /* Disable the PLL1. */
        __HAL_RCC_PLL1_DISABLE();
 8002496:	4b4c      	ldr	r3, [pc, #304]	@ (80025c8 <HAL_RCC_OscConfig+0x77c>)
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	4a4b      	ldr	r2, [pc, #300]	@ (80025c8 <HAL_RCC_OscConfig+0x77c>)
 800249c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80024a0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80024a2:	f7fe faaf 	bl	8000a04 <HAL_GetTick>
 80024a6:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 80024a8:	e008      	b.n	80024bc <HAL_RCC_OscConfig+0x670>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 80024aa:	f7fe faab 	bl	8000a04 <HAL_GetTick>
 80024ae:	4602      	mov	r2, r0
 80024b0:	697b      	ldr	r3, [r7, #20]
 80024b2:	1ad3      	subs	r3, r2, r3
 80024b4:	2b02      	cmp	r3, #2
 80024b6:	d901      	bls.n	80024bc <HAL_RCC_OscConfig+0x670>
          {
            return HAL_TIMEOUT;
 80024b8:	2303      	movs	r3, #3
 80024ba:	e0f9      	b.n	80026b0 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 80024bc:	4b42      	ldr	r3, [pc, #264]	@ (80025c8 <HAL_RCC_OscConfig+0x77c>)
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d1f0      	bne.n	80024aa <HAL_RCC_OscConfig+0x65e>
          }
        }

        /* Configure the PLL1 clock source, multiplication and division factors. */
        __HAL_RCC_PLL1_CONFIG(pOscInitStruct->PLL.PLLSource,
 80024c8:	4b3f      	ldr	r3, [pc, #252]	@ (80025c8 <HAL_RCC_OscConfig+0x77c>)
 80024ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024cc:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80024d0:	f023 0303 	bic.w	r3, r3, #3
 80024d4:	687a      	ldr	r2, [r7, #4]
 80024d6:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 80024d8:	687a      	ldr	r2, [r7, #4]
 80024da:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80024dc:	0212      	lsls	r2, r2, #8
 80024de:	430a      	orrs	r2, r1
 80024e0:	4939      	ldr	r1, [pc, #228]	@ (80025c8 <HAL_RCC_OscConfig+0x77c>)
 80024e2:	4313      	orrs	r3, r2
 80024e4:	628b      	str	r3, [r1, #40]	@ 0x28
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80024ea:	3b01      	subs	r3, #1
 80024ec:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80024f4:	3b01      	subs	r3, #1
 80024f6:	025b      	lsls	r3, r3, #9
 80024f8:	b29b      	uxth	r3, r3
 80024fa:	431a      	orrs	r2, r3
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002500:	3b01      	subs	r3, #1
 8002502:	041b      	lsls	r3, r3, #16
 8002504:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8002508:	431a      	orrs	r2, r3
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800250e:	3b01      	subs	r3, #1
 8002510:	061b      	lsls	r3, r3, #24
 8002512:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8002516:	492c      	ldr	r1, [pc, #176]	@ (80025c8 <HAL_RCC_OscConfig+0x77c>)
 8002518:	4313      	orrs	r3, r2
 800251a:	634b      	str	r3, [r1, #52]	@ 0x34
                              pOscInitStruct->PLL.PLLR);

        assert_param(IS_RCC_PLL1_FRACN_VALUE(pOscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_DISABLE();
 800251c:	4b2a      	ldr	r3, [pc, #168]	@ (80025c8 <HAL_RCC_OscConfig+0x77c>)
 800251e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002520:	4a29      	ldr	r2, [pc, #164]	@ (80025c8 <HAL_RCC_OscConfig+0x77c>)
 8002522:	f023 0310 	bic.w	r3, r3, #16
 8002526:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Configure PLL  PLL1FRACN */
        __HAL_RCC_PLL1_FRACN_CONFIG(pOscInitStruct->PLL.PLLFRACN);
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800252c:	4a26      	ldr	r2, [pc, #152]	@ (80025c8 <HAL_RCC_OscConfig+0x77c>)
 800252e:	00db      	lsls	r3, r3, #3
 8002530:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_ENABLE();
 8002532:	4b25      	ldr	r3, [pc, #148]	@ (80025c8 <HAL_RCC_OscConfig+0x77c>)
 8002534:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002536:	4a24      	ldr	r2, [pc, #144]	@ (80025c8 <HAL_RCC_OscConfig+0x77c>)
 8002538:	f043 0310 	orr.w	r3, r3, #16
 800253c:	6293      	str	r3, [r2, #40]	@ 0x28

        assert_param(IS_RCC_PLL1_VCIRGE_VALUE(pOscInitStruct->PLL.PLLRGE));

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL1_VCIRANGE(pOscInitStruct->PLL.PLLRGE) ;
 800253e:	4b22      	ldr	r3, [pc, #136]	@ (80025c8 <HAL_RCC_OscConfig+0x77c>)
 8002540:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002542:	f023 020c 	bic.w	r2, r3, #12
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800254a:	491f      	ldr	r1, [pc, #124]	@ (80025c8 <HAL_RCC_OscConfig+0x77c>)
 800254c:	4313      	orrs	r3, r2
 800254e:	628b      	str	r3, [r1, #40]	@ 0x28

        assert_param(IS_RCC_PLL1_VCORGE_VALUE(pOscInitStruct->PLL.PLLVCOSEL));

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL1_VCORANGE(pOscInitStruct->PLL.PLLVCOSEL) ;
 8002550:	4b1d      	ldr	r3, [pc, #116]	@ (80025c8 <HAL_RCC_OscConfig+0x77c>)
 8002552:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002554:	f023 0220 	bic.w	r2, r3, #32
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800255c:	491a      	ldr	r1, [pc, #104]	@ (80025c8 <HAL_RCC_OscConfig+0x77c>)
 800255e:	4313      	orrs	r3, r2
 8002560:	628b      	str	r3, [r1, #40]	@ 0x28

        /* Enable PLL1 System Clock output. */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVP);
 8002562:	4b19      	ldr	r3, [pc, #100]	@ (80025c8 <HAL_RCC_OscConfig+0x77c>)
 8002564:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002566:	4a18      	ldr	r2, [pc, #96]	@ (80025c8 <HAL_RCC_OscConfig+0x77c>)
 8002568:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800256c:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Enable the PLL1. */
        __HAL_RCC_PLL1_ENABLE();
 800256e:	4b16      	ldr	r3, [pc, #88]	@ (80025c8 <HAL_RCC_OscConfig+0x77c>)
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	4a15      	ldr	r2, [pc, #84]	@ (80025c8 <HAL_RCC_OscConfig+0x77c>)
 8002574:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002578:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800257a:	f7fe fa43 	bl	8000a04 <HAL_GetTick>
 800257e:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8002580:	e008      	b.n	8002594 <HAL_RCC_OscConfig+0x748>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8002582:	f7fe fa3f 	bl	8000a04 <HAL_GetTick>
 8002586:	4602      	mov	r2, r0
 8002588:	697b      	ldr	r3, [r7, #20]
 800258a:	1ad3      	subs	r3, r2, r3
 800258c:	2b02      	cmp	r3, #2
 800258e:	d901      	bls.n	8002594 <HAL_RCC_OscConfig+0x748>
          {
            return HAL_TIMEOUT;
 8002590:	2303      	movs	r3, #3
 8002592:	e08d      	b.n	80026b0 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8002594:	4b0c      	ldr	r3, [pc, #48]	@ (80025c8 <HAL_RCC_OscConfig+0x77c>)
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800259c:	2b00      	cmp	r3, #0
 800259e:	d0f0      	beq.n	8002582 <HAL_RCC_OscConfig+0x736>
 80025a0:	e085      	b.n	80026ae <HAL_RCC_OscConfig+0x862>
        }
      }
      else
      {
        /* Disable the PLL1. */
        __HAL_RCC_PLL1_DISABLE();
 80025a2:	4b09      	ldr	r3, [pc, #36]	@ (80025c8 <HAL_RCC_OscConfig+0x77c>)
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	4a08      	ldr	r2, [pc, #32]	@ (80025c8 <HAL_RCC_OscConfig+0x77c>)
 80025a8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80025ac:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025ae:	f7fe fa29 	bl	8000a04 <HAL_GetTick>
 80025b2:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 80025b4:	e00a      	b.n	80025cc <HAL_RCC_OscConfig+0x780>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 80025b6:	f7fe fa25 	bl	8000a04 <HAL_GetTick>
 80025ba:	4602      	mov	r2, r0
 80025bc:	697b      	ldr	r3, [r7, #20]
 80025be:	1ad3      	subs	r3, r2, r3
 80025c0:	2b02      	cmp	r3, #2
 80025c2:	d903      	bls.n	80025cc <HAL_RCC_OscConfig+0x780>
          {
            return HAL_TIMEOUT;
 80025c4:	2303      	movs	r3, #3
 80025c6:	e073      	b.n	80026b0 <HAL_RCC_OscConfig+0x864>
 80025c8:	44020c00 	.word	0x44020c00
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 80025cc:	4b3a      	ldr	r3, [pc, #232]	@ (80026b8 <HAL_RCC_OscConfig+0x86c>)
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d1ee      	bne.n	80025b6 <HAL_RCC_OscConfig+0x76a>
          }
        }

        /* Unselect PLL1 clock source and disable all PLL1 outputs to save power */
        RCC->PLL1CFGR &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | RCC_PLL1CFGR_PLL1QEN | RCC_PLL1CFGR_PLL1REN);
 80025d8:	4b37      	ldr	r3, [pc, #220]	@ (80026b8 <HAL_RCC_OscConfig+0x86c>)
 80025da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025dc:	4a36      	ldr	r2, [pc, #216]	@ (80026b8 <HAL_RCC_OscConfig+0x86c>)
 80025de:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 80025e2:	f023 0303 	bic.w	r3, r3, #3
 80025e6:	6293      	str	r3, [r2, #40]	@ 0x28
 80025e8:	e061      	b.n	80026ae <HAL_RCC_OscConfig+0x862>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLL1CFGR;
 80025ea:	4b33      	ldr	r3, [pc, #204]	@ (80026b8 <HAL_RCC_OscConfig+0x86c>)
 80025ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025ee:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 80025f0:	4b31      	ldr	r3, [pc, #196]	@ (80026b8 <HAL_RCC_OscConfig+0x86c>)
 80025f2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80025f4:	60fb      	str	r3, [r7, #12]
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025fa:	2b01      	cmp	r3, #1
 80025fc:	d031      	beq.n	8002662 <HAL_RCC_OscConfig+0x816>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 80025fe:	693b      	ldr	r3, [r7, #16]
 8002600:	f003 0203 	and.w	r2, r3, #3
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002608:	429a      	cmp	r2, r3
 800260a:	d12a      	bne.n	8002662 <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1M) >> \
 800260c:	693b      	ldr	r3, [r7, #16]
 800260e:	0a1b      	lsrs	r3, r3, #8
 8002610:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
            RCC_PLL1CFGR_PLL1M_Pos) != (pOscInitStruct->PLL.PLLM)) ||
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 8002618:	429a      	cmp	r2, r3
 800261a:	d122      	bne.n	8002662 <HAL_RCC_OscConfig+0x816>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pOscInitStruct->PLL.PLLN - 1U)) ||
 800261c:	68fb      	ldr	r3, [r7, #12]
 800261e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002626:	3b01      	subs	r3, #1
            RCC_PLL1CFGR_PLL1M_Pos) != (pOscInitStruct->PLL.PLLM)) ||
 8002628:	429a      	cmp	r2, r3
 800262a:	d11a      	bne.n	8002662 <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1P) >> \
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	0a5b      	lsrs	r3, r3, #9
 8002630:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002638:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pOscInitStruct->PLL.PLLN - 1U)) ||
 800263a:	429a      	cmp	r2, r3
 800263c:	d111      	bne.n	8002662 <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1Q) >> \
 800263e:	68fb      	ldr	r3, [r7, #12]
 8002640:	0c1b      	lsrs	r3, r3, #16
 8002642:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800264a:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 800264c:	429a      	cmp	r2, r3
 800264e:	d108      	bne.n	8002662 <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1R) >> \
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	0e1b      	lsrs	r3, r3, #24
 8002654:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1R_Pos) != (pOscInitStruct->PLL.PLLR - 1U)))
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800265c:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 800265e:	429a      	cmp	r2, r3
 8002660:	d001      	beq.n	8002666 <HAL_RCC_OscConfig+0x81a>
      {
        return HAL_ERROR;
 8002662:	2301      	movs	r3, #1
 8002664:	e024      	b.n	80026b0 <HAL_RCC_OscConfig+0x864>
      }

      /* FRACN1 on-the-fly value update */
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8002666:	4b14      	ldr	r3, [pc, #80]	@ (80026b8 <HAL_RCC_OscConfig+0x86c>)
 8002668:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800266a:	08db      	lsrs	r3, r3, #3
 800266c:	f3c3 020c 	ubfx	r2, r3, #0, #13
           RCC_PLL1FRACR_PLL1FRACN_Pos) != (pOscInitStruct->PLL.PLLFRACN))
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8002674:	429a      	cmp	r2, r3
 8002676:	d01a      	beq.n	80026ae <HAL_RCC_OscConfig+0x862>
      {
        assert_param(IS_RCC_PLL1_FRACN_VALUE(pOscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_DISABLE();
 8002678:	4b0f      	ldr	r3, [pc, #60]	@ (80026b8 <HAL_RCC_OscConfig+0x86c>)
 800267a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800267c:	4a0e      	ldr	r2, [pc, #56]	@ (80026b8 <HAL_RCC_OscConfig+0x86c>)
 800267e:	f023 0310 	bic.w	r3, r3, #16
 8002682:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002684:	f7fe f9be 	bl	8000a04 <HAL_GetTick>
 8002688:	6178      	str	r0, [r7, #20]

        /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value
           will be taken into account. */
        while ((HAL_GetTick() - tickstart) < RCC_PLL_FRAC_WAIT_VALUE)
 800268a:	bf00      	nop
 800268c:	f7fe f9ba 	bl	8000a04 <HAL_GetTick>
 8002690:	4602      	mov	r2, r0
 8002692:	697b      	ldr	r3, [r7, #20]
 8002694:	4293      	cmp	r3, r2
 8002696:	d0f9      	beq.n	800268c <HAL_RCC_OscConfig+0x840>
        {
        }

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLL1_FRACN_CONFIG(pOscInitStruct->PLL.PLLFRACN);
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800269c:	4a06      	ldr	r2, [pc, #24]	@ (80026b8 <HAL_RCC_OscConfig+0x86c>)
 800269e:	00db      	lsls	r3, r3, #3
 80026a0:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN to latch the new value. */
        __HAL_RCC_PLL1_FRACN_ENABLE();
 80026a2:	4b05      	ldr	r3, [pc, #20]	@ (80026b8 <HAL_RCC_OscConfig+0x86c>)
 80026a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026a6:	4a04      	ldr	r2, [pc, #16]	@ (80026b8 <HAL_RCC_OscConfig+0x86c>)
 80026a8:	f043 0310 	orr.w	r3, r3, #16
 80026ac:	6293      	str	r3, [r2, #40]	@ 0x28
      }

    }
  }
  return HAL_OK;
 80026ae:	2300      	movs	r3, #0
}
 80026b0:	4618      	mov	r0, r3
 80026b2:	3720      	adds	r7, #32
 80026b4:	46bd      	mov	sp, r7
 80026b6:	bd80      	pop	{r7, pc}
 80026b8:	44020c00 	.word	0x44020c00

080026bc <HAL_RCC_ClockConfig>:
  *         currently used as system clock source.
  *
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *pClkInitStruct, uint32_t FLatency)
{
 80026bc:	b580      	push	{r7, lr}
 80026be:	b084      	sub	sp, #16
 80026c0:	af00      	add	r7, sp, #0
 80026c2:	6078      	str	r0, [r7, #4]
 80026c4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;

  /* Check Null pointer */
  if (pClkInitStruct == NULL)
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	d101      	bne.n	80026d0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80026cc:	2301      	movs	r3, #1
 80026ce:	e19e      	b.n	8002a0e <HAL_RCC_ClockConfig+0x352>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80026d0:	4b83      	ldr	r3, [pc, #524]	@ (80028e0 <HAL_RCC_ClockConfig+0x224>)
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	f003 030f 	and.w	r3, r3, #15
 80026d8:	683a      	ldr	r2, [r7, #0]
 80026da:	429a      	cmp	r2, r3
 80026dc:	d910      	bls.n	8002700 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80026de:	4b80      	ldr	r3, [pc, #512]	@ (80028e0 <HAL_RCC_ClockConfig+0x224>)
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	f023 020f 	bic.w	r2, r3, #15
 80026e6:	497e      	ldr	r1, [pc, #504]	@ (80028e0 <HAL_RCC_ClockConfig+0x224>)
 80026e8:	683b      	ldr	r3, [r7, #0]
 80026ea:	4313      	orrs	r3, r2
 80026ec:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80026ee:	4b7c      	ldr	r3, [pc, #496]	@ (80028e0 <HAL_RCC_ClockConfig+0x224>)
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	f003 030f 	and.w	r3, r3, #15
 80026f6:	683a      	ldr	r2, [r7, #0]
 80026f8:	429a      	cmp	r2, r3
 80026fa:	d001      	beq.n	8002700 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80026fc:	2301      	movs	r3, #1
 80026fe:	e186      	b.n	8002a0e <HAL_RCC_ClockConfig+0x352>
    }
  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	f003 0310 	and.w	r3, r3, #16
 8002708:	2b00      	cmp	r3, #0
 800270a:	d012      	beq.n	8002732 <HAL_RCC_ClockConfig+0x76>
  {
    if ((pClkInitStruct->APB3CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE3) >> 8))
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	695a      	ldr	r2, [r3, #20]
 8002710:	4b74      	ldr	r3, [pc, #464]	@ (80028e4 <HAL_RCC_ClockConfig+0x228>)
 8002712:	6a1b      	ldr	r3, [r3, #32]
 8002714:	0a1b      	lsrs	r3, r3, #8
 8002716:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800271a:	429a      	cmp	r2, r3
 800271c:	d909      	bls.n	8002732 <HAL_RCC_ClockConfig+0x76>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE3, ((pClkInitStruct->APB3CLKDivider) << 8));
 800271e:	4b71      	ldr	r3, [pc, #452]	@ (80028e4 <HAL_RCC_ClockConfig+0x228>)
 8002720:	6a1b      	ldr	r3, [r3, #32]
 8002722:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	695b      	ldr	r3, [r3, #20]
 800272a:	021b      	lsls	r3, r3, #8
 800272c:	496d      	ldr	r1, [pc, #436]	@ (80028e4 <HAL_RCC_ClockConfig+0x228>)
 800272e:	4313      	orrs	r3, r2
 8002730:	620b      	str	r3, [r1, #32]
    }
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	f003 0308 	and.w	r3, r3, #8
 800273a:	2b00      	cmp	r3, #0
 800273c:	d012      	beq.n	8002764 <HAL_RCC_ClockConfig+0xa8>
  {
    if ((pClkInitStruct->APB2CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	691a      	ldr	r2, [r3, #16]
 8002742:	4b68      	ldr	r3, [pc, #416]	@ (80028e4 <HAL_RCC_ClockConfig+0x228>)
 8002744:	6a1b      	ldr	r3, [r3, #32]
 8002746:	091b      	lsrs	r3, r3, #4
 8002748:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800274c:	429a      	cmp	r2, r3
 800274e:	d909      	bls.n	8002764 <HAL_RCC_ClockConfig+0xa8>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pClkInitStruct->APB2CLKDivider) << 4));
 8002750:	4b64      	ldr	r3, [pc, #400]	@ (80028e4 <HAL_RCC_ClockConfig+0x228>)
 8002752:	6a1b      	ldr	r3, [r3, #32]
 8002754:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	691b      	ldr	r3, [r3, #16]
 800275c:	011b      	lsls	r3, r3, #4
 800275e:	4961      	ldr	r1, [pc, #388]	@ (80028e4 <HAL_RCC_ClockConfig+0x228>)
 8002760:	4313      	orrs	r3, r2
 8002762:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	f003 0304 	and.w	r3, r3, #4
 800276c:	2b00      	cmp	r3, #0
 800276e:	d010      	beq.n	8002792 <HAL_RCC_ClockConfig+0xd6>
  {
    if ((pClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	68da      	ldr	r2, [r3, #12]
 8002774:	4b5b      	ldr	r3, [pc, #364]	@ (80028e4 <HAL_RCC_ClockConfig+0x228>)
 8002776:	6a1b      	ldr	r3, [r3, #32]
 8002778:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800277c:	429a      	cmp	r2, r3
 800277e:	d908      	bls.n	8002792 <HAL_RCC_ClockConfig+0xd6>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pClkInitStruct->APB1CLKDivider);
 8002780:	4b58      	ldr	r3, [pc, #352]	@ (80028e4 <HAL_RCC_ClockConfig+0x228>)
 8002782:	6a1b      	ldr	r3, [r3, #32]
 8002784:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	68db      	ldr	r3, [r3, #12]
 800278c:	4955      	ldr	r1, [pc, #340]	@ (80028e4 <HAL_RCC_ClockConfig+0x228>)
 800278e:	4313      	orrs	r3, r2
 8002790:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	f003 0302 	and.w	r3, r3, #2
 800279a:	2b00      	cmp	r3, #0
 800279c:	d010      	beq.n	80027c0 <HAL_RCC_ClockConfig+0x104>
  {
    if ((pClkInitStruct->AHBCLKDivider) > (RCC->CFGR2 & RCC_CFGR2_HPRE))
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	689a      	ldr	r2, [r3, #8]
 80027a2:	4b50      	ldr	r3, [pc, #320]	@ (80028e4 <HAL_RCC_ClockConfig+0x228>)
 80027a4:	6a1b      	ldr	r3, [r3, #32]
 80027a6:	f003 030f 	and.w	r3, r3, #15
 80027aa:	429a      	cmp	r2, r3
 80027ac:	d908      	bls.n	80027c0 <HAL_RCC_ClockConfig+0x104>
    {
      assert_param(IS_RCC_HCLK(pClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pClkInitStruct->AHBCLKDivider);
 80027ae:	4b4d      	ldr	r3, [pc, #308]	@ (80028e4 <HAL_RCC_ClockConfig+0x228>)
 80027b0:	6a1b      	ldr	r3, [r3, #32]
 80027b2:	f023 020f 	bic.w	r2, r3, #15
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	689b      	ldr	r3, [r3, #8]
 80027ba:	494a      	ldr	r1, [pc, #296]	@ (80028e4 <HAL_RCC_ClockConfig+0x228>)
 80027bc:	4313      	orrs	r3, r2
 80027be:	620b      	str	r3, [r1, #32]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	f003 0301 	and.w	r3, r3, #1
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	f000 8093 	beq.w	80028f4 <HAL_RCC_ClockConfig+0x238>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(pClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	685b      	ldr	r3, [r3, #4]
 80027d2:	2b03      	cmp	r3, #3
 80027d4:	d107      	bne.n	80027e6 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 80027d6:	4b43      	ldr	r3, [pc, #268]	@ (80028e4 <HAL_RCC_ClockConfig+0x228>)
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d121      	bne.n	8002826 <HAL_RCC_ClockConfig+0x16a>
      {
        return HAL_ERROR;
 80027e2:	2301      	movs	r3, #1
 80027e4:	e113      	b.n	8002a0e <HAL_RCC_ClockConfig+0x352>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	685b      	ldr	r3, [r3, #4]
 80027ea:	2b02      	cmp	r3, #2
 80027ec:	d107      	bne.n	80027fe <HAL_RCC_ClockConfig+0x142>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80027ee:	4b3d      	ldr	r3, [pc, #244]	@ (80028e4 <HAL_RCC_ClockConfig+0x228>)
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d115      	bne.n	8002826 <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 80027fa:	2301      	movs	r3, #1
 80027fc:	e107      	b.n	8002a0e <HAL_RCC_ClockConfig+0x352>
        }
      }
      /* CSI is selected as System Clock Source */
      else if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	685b      	ldr	r3, [r3, #4]
 8002802:	2b01      	cmp	r3, #1
 8002804:	d107      	bne.n	8002816 <HAL_RCC_ClockConfig+0x15a>
      {
        /* Check the CSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 8002806:	4b37      	ldr	r3, [pc, #220]	@ (80028e4 <HAL_RCC_ClockConfig+0x228>)
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800280e:	2b00      	cmp	r3, #0
 8002810:	d109      	bne.n	8002826 <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 8002812:	2301      	movs	r3, #1
 8002814:	e0fb      	b.n	8002a0e <HAL_RCC_ClockConfig+0x352>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002816:	4b33      	ldr	r3, [pc, #204]	@ (80028e4 <HAL_RCC_ClockConfig+0x228>)
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	f003 0302 	and.w	r3, r3, #2
 800281e:	2b00      	cmp	r3, #0
 8002820:	d101      	bne.n	8002826 <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 8002822:	2301      	movs	r3, #1
 8002824:	e0f3      	b.n	8002a0e <HAL_RCC_ClockConfig+0x352>
        }
      }
    }

    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pClkInitStruct->SYSCLKSource);
 8002826:	4b2f      	ldr	r3, [pc, #188]	@ (80028e4 <HAL_RCC_ClockConfig+0x228>)
 8002828:	69db      	ldr	r3, [r3, #28]
 800282a:	f023 0203 	bic.w	r2, r3, #3
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	685b      	ldr	r3, [r3, #4]
 8002832:	492c      	ldr	r1, [pc, #176]	@ (80028e4 <HAL_RCC_ClockConfig+0x228>)
 8002834:	4313      	orrs	r3, r2
 8002836:	61cb      	str	r3, [r1, #28]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002838:	f7fe f8e4 	bl	8000a04 <HAL_GetTick>
 800283c:	60f8      	str	r0, [r7, #12]

    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	685b      	ldr	r3, [r3, #4]
 8002842:	2b03      	cmp	r3, #3
 8002844:	d112      	bne.n	800286c <HAL_RCC_ClockConfig+0x1b0>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002846:	e00a      	b.n	800285e <HAL_RCC_ClockConfig+0x1a2>
      {
        if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8002848:	f7fe f8dc 	bl	8000a04 <HAL_GetTick>
 800284c:	4602      	mov	r2, r0
 800284e:	68fb      	ldr	r3, [r7, #12]
 8002850:	1ad3      	subs	r3, r2, r3
 8002852:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002856:	4293      	cmp	r3, r2
 8002858:	d901      	bls.n	800285e <HAL_RCC_ClockConfig+0x1a2>
        {
          return HAL_TIMEOUT;
 800285a:	2303      	movs	r3, #3
 800285c:	e0d7      	b.n	8002a0e <HAL_RCC_ClockConfig+0x352>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800285e:	4b21      	ldr	r3, [pc, #132]	@ (80028e4 <HAL_RCC_ClockConfig+0x228>)
 8002860:	69db      	ldr	r3, [r3, #28]
 8002862:	f003 0318 	and.w	r3, r3, #24
 8002866:	2b18      	cmp	r3, #24
 8002868:	d1ee      	bne.n	8002848 <HAL_RCC_ClockConfig+0x18c>
 800286a:	e043      	b.n	80028f4 <HAL_RCC_ClockConfig+0x238>
        }
      }
    }
    else
    {
      if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	685b      	ldr	r3, [r3, #4]
 8002870:	2b02      	cmp	r3, #2
 8002872:	d112      	bne.n	800289a <HAL_RCC_ClockConfig+0x1de>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002874:	e00a      	b.n	800288c <HAL_RCC_ClockConfig+0x1d0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8002876:	f7fe f8c5 	bl	8000a04 <HAL_GetTick>
 800287a:	4602      	mov	r2, r0
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	1ad3      	subs	r3, r2, r3
 8002880:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002884:	4293      	cmp	r3, r2
 8002886:	d901      	bls.n	800288c <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8002888:	2303      	movs	r3, #3
 800288a:	e0c0      	b.n	8002a0e <HAL_RCC_ClockConfig+0x352>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800288c:	4b15      	ldr	r3, [pc, #84]	@ (80028e4 <HAL_RCC_ClockConfig+0x228>)
 800288e:	69db      	ldr	r3, [r3, #28]
 8002890:	f003 0318 	and.w	r3, r3, #24
 8002894:	2b10      	cmp	r3, #16
 8002896:	d1ee      	bne.n	8002876 <HAL_RCC_ClockConfig+0x1ba>
 8002898:	e02c      	b.n	80028f4 <HAL_RCC_ClockConfig+0x238>
          }
        }
      }
      else if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	685b      	ldr	r3, [r3, #4]
 800289e:	2b01      	cmp	r3, #1
 80028a0:	d122      	bne.n	80028e8 <HAL_RCC_ClockConfig+0x22c>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_CSI)
 80028a2:	e00a      	b.n	80028ba <HAL_RCC_ClockConfig+0x1fe>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 80028a4:	f7fe f8ae 	bl	8000a04 <HAL_GetTick>
 80028a8:	4602      	mov	r2, r0
 80028aa:	68fb      	ldr	r3, [r7, #12]
 80028ac:	1ad3      	subs	r3, r2, r3
 80028ae:	f241 3288 	movw	r2, #5000	@ 0x1388
 80028b2:	4293      	cmp	r3, r2
 80028b4:	d901      	bls.n	80028ba <HAL_RCC_ClockConfig+0x1fe>
          {
            return HAL_TIMEOUT;
 80028b6:	2303      	movs	r3, #3
 80028b8:	e0a9      	b.n	8002a0e <HAL_RCC_ClockConfig+0x352>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_CSI)
 80028ba:	4b0a      	ldr	r3, [pc, #40]	@ (80028e4 <HAL_RCC_ClockConfig+0x228>)
 80028bc:	69db      	ldr	r3, [r3, #28]
 80028be:	f003 0318 	and.w	r3, r3, #24
 80028c2:	2b08      	cmp	r3, #8
 80028c4:	d1ee      	bne.n	80028a4 <HAL_RCC_ClockConfig+0x1e8>
 80028c6:	e015      	b.n	80028f4 <HAL_RCC_ClockConfig+0x238>
      }
      else
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 80028c8:	f7fe f89c 	bl	8000a04 <HAL_GetTick>
 80028cc:	4602      	mov	r2, r0
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	1ad3      	subs	r3, r2, r3
 80028d2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80028d6:	4293      	cmp	r3, r2
 80028d8:	d906      	bls.n	80028e8 <HAL_RCC_ClockConfig+0x22c>
          {
            return HAL_TIMEOUT;
 80028da:	2303      	movs	r3, #3
 80028dc:	e097      	b.n	8002a0e <HAL_RCC_ClockConfig+0x352>
 80028de:	bf00      	nop
 80028e0:	40022000 	.word	0x40022000
 80028e4:	44020c00 	.word	0x44020c00
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80028e8:	4b4b      	ldr	r3, [pc, #300]	@ (8002a18 <HAL_RCC_ClockConfig+0x35c>)
 80028ea:	69db      	ldr	r3, [r3, #28]
 80028ec:	f003 0318 	and.w	r3, r3, #24
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	d1e9      	bne.n	80028c8 <HAL_RCC_ClockConfig+0x20c>
    }
  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	f003 0302 	and.w	r3, r3, #2
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d010      	beq.n	8002922 <HAL_RCC_ClockConfig+0x266>
  {
    if ((pClkInitStruct->AHBCLKDivider) < (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	689a      	ldr	r2, [r3, #8]
 8002904:	4b44      	ldr	r3, [pc, #272]	@ (8002a18 <HAL_RCC_ClockConfig+0x35c>)
 8002906:	6a1b      	ldr	r3, [r3, #32]
 8002908:	f003 030f 	and.w	r3, r3, #15
 800290c:	429a      	cmp	r2, r3
 800290e:	d208      	bcs.n	8002922 <HAL_RCC_ClockConfig+0x266>
    {
      assert_param(IS_RCC_HCLK(pClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pClkInitStruct->AHBCLKDivider);
 8002910:	4b41      	ldr	r3, [pc, #260]	@ (8002a18 <HAL_RCC_ClockConfig+0x35c>)
 8002912:	6a1b      	ldr	r3, [r3, #32]
 8002914:	f023 020f 	bic.w	r2, r3, #15
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	689b      	ldr	r3, [r3, #8]
 800291c:	493e      	ldr	r1, [pc, #248]	@ (8002a18 <HAL_RCC_ClockConfig+0x35c>)
 800291e:	4313      	orrs	r3, r2
 8002920:	620b      	str	r3, [r1, #32]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002922:	4b3e      	ldr	r3, [pc, #248]	@ (8002a1c <HAL_RCC_ClockConfig+0x360>)
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	f003 030f 	and.w	r3, r3, #15
 800292a:	683a      	ldr	r2, [r7, #0]
 800292c:	429a      	cmp	r2, r3
 800292e:	d210      	bcs.n	8002952 <HAL_RCC_ClockConfig+0x296>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002930:	4b3a      	ldr	r3, [pc, #232]	@ (8002a1c <HAL_RCC_ClockConfig+0x360>)
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	f023 020f 	bic.w	r2, r3, #15
 8002938:	4938      	ldr	r1, [pc, #224]	@ (8002a1c <HAL_RCC_ClockConfig+0x360>)
 800293a:	683b      	ldr	r3, [r7, #0]
 800293c:	4313      	orrs	r3, r2
 800293e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002940:	4b36      	ldr	r3, [pc, #216]	@ (8002a1c <HAL_RCC_ClockConfig+0x360>)
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	f003 030f 	and.w	r3, r3, #15
 8002948:	683a      	ldr	r2, [r7, #0]
 800294a:	429a      	cmp	r2, r3
 800294c:	d001      	beq.n	8002952 <HAL_RCC_ClockConfig+0x296>
    {
      return HAL_ERROR;
 800294e:	2301      	movs	r3, #1
 8002950:	e05d      	b.n	8002a0e <HAL_RCC_ClockConfig+0x352>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	f003 0304 	and.w	r3, r3, #4
 800295a:	2b00      	cmp	r3, #0
 800295c:	d010      	beq.n	8002980 <HAL_RCC_ClockConfig+0x2c4>
  {
    if ((pClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	68da      	ldr	r2, [r3, #12]
 8002962:	4b2d      	ldr	r3, [pc, #180]	@ (8002a18 <HAL_RCC_ClockConfig+0x35c>)
 8002964:	6a1b      	ldr	r3, [r3, #32]
 8002966:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800296a:	429a      	cmp	r2, r3
 800296c:	d208      	bcs.n	8002980 <HAL_RCC_ClockConfig+0x2c4>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pClkInitStruct->APB1CLKDivider);
 800296e:	4b2a      	ldr	r3, [pc, #168]	@ (8002a18 <HAL_RCC_ClockConfig+0x35c>)
 8002970:	6a1b      	ldr	r3, [r3, #32]
 8002972:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	68db      	ldr	r3, [r3, #12]
 800297a:	4927      	ldr	r1, [pc, #156]	@ (8002a18 <HAL_RCC_ClockConfig+0x35c>)
 800297c:	4313      	orrs	r3, r2
 800297e:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	f003 0308 	and.w	r3, r3, #8
 8002988:	2b00      	cmp	r3, #0
 800298a:	d012      	beq.n	80029b2 <HAL_RCC_ClockConfig+0x2f6>
  {
    if ((pClkInitStruct->APB2CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	691a      	ldr	r2, [r3, #16]
 8002990:	4b21      	ldr	r3, [pc, #132]	@ (8002a18 <HAL_RCC_ClockConfig+0x35c>)
 8002992:	6a1b      	ldr	r3, [r3, #32]
 8002994:	091b      	lsrs	r3, r3, #4
 8002996:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800299a:	429a      	cmp	r2, r3
 800299c:	d209      	bcs.n	80029b2 <HAL_RCC_ClockConfig+0x2f6>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pClkInitStruct->APB2CLKDivider) << 4));
 800299e:	4b1e      	ldr	r3, [pc, #120]	@ (8002a18 <HAL_RCC_ClockConfig+0x35c>)
 80029a0:	6a1b      	ldr	r3, [r3, #32]
 80029a2:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	691b      	ldr	r3, [r3, #16]
 80029aa:	011b      	lsls	r3, r3, #4
 80029ac:	491a      	ldr	r1, [pc, #104]	@ (8002a18 <HAL_RCC_ClockConfig+0x35c>)
 80029ae:	4313      	orrs	r3, r2
 80029b0:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	f003 0310 	and.w	r3, r3, #16
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d012      	beq.n	80029e4 <HAL_RCC_ClockConfig+0x328>
  {
    if ((pClkInitStruct->APB3CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE3) >> 8))
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	695a      	ldr	r2, [r3, #20]
 80029c2:	4b15      	ldr	r3, [pc, #84]	@ (8002a18 <HAL_RCC_ClockConfig+0x35c>)
 80029c4:	6a1b      	ldr	r3, [r3, #32]
 80029c6:	0a1b      	lsrs	r3, r3, #8
 80029c8:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80029cc:	429a      	cmp	r2, r3
 80029ce:	d209      	bcs.n	80029e4 <HAL_RCC_ClockConfig+0x328>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE3, ((pClkInitStruct->APB3CLKDivider) << 8));
 80029d0:	4b11      	ldr	r3, [pc, #68]	@ (8002a18 <HAL_RCC_ClockConfig+0x35c>)
 80029d2:	6a1b      	ldr	r3, [r3, #32]
 80029d4:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	695b      	ldr	r3, [r3, #20]
 80029dc:	021b      	lsls	r3, r3, #8
 80029de:	490e      	ldr	r1, [pc, #56]	@ (8002a18 <HAL_RCC_ClockConfig+0x35c>)
 80029e0:	4313      	orrs	r3, r2
 80029e2:	620b      	str	r3, [r1, #32]
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 80029e4:	f000 f822 	bl	8002a2c <HAL_RCC_GetSysClockFreq>
 80029e8:	4602      	mov	r2, r0
 80029ea:	4b0b      	ldr	r3, [pc, #44]	@ (8002a18 <HAL_RCC_ClockConfig+0x35c>)
 80029ec:	6a1b      	ldr	r3, [r3, #32]
 80029ee:	f003 030f 	and.w	r3, r3, #15
 80029f2:	490b      	ldr	r1, [pc, #44]	@ (8002a20 <HAL_RCC_ClockConfig+0x364>)
 80029f4:	5ccb      	ldrb	r3, [r1, r3]
 80029f6:	fa22 f303 	lsr.w	r3, r2, r3
 80029fa:	4a0a      	ldr	r2, [pc, #40]	@ (8002a24 <HAL_RCC_ClockConfig+0x368>)
 80029fc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 80029fe:	4b0a      	ldr	r3, [pc, #40]	@ (8002a28 <HAL_RCC_ClockConfig+0x36c>)
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	4618      	mov	r0, r3
 8002a04:	f7fd ff74 	bl	80008f0 <HAL_InitTick>
 8002a08:	4603      	mov	r3, r0
 8002a0a:	72fb      	strb	r3, [r7, #11]

  return halstatus;
 8002a0c:	7afb      	ldrb	r3, [r7, #11]
}
 8002a0e:	4618      	mov	r0, r3
 8002a10:	3710      	adds	r7, #16
 8002a12:	46bd      	mov	sp, r7
 8002a14:	bd80      	pop	{r7, pc}
 8002a16:	bf00      	nop
 8002a18:	44020c00 	.word	0x44020c00
 8002a1c:	40022000 	.word	0x40022000
 8002a20:	08003aa4 	.word	0x08003aa4
 8002a24:	20000000 	.word	0x20000000
 8002a28:	20000004 	.word	0x20000004

08002a2c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002a2c:	b480      	push	{r7}
 8002a2e:	b089      	sub	sp, #36	@ 0x24
 8002a30:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;
  uint32_t hsivalue;
  float_t fracn1;
  float_t pllvco;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_CSI)
 8002a32:	4b8c      	ldr	r3, [pc, #560]	@ (8002c64 <HAL_RCC_GetSysClockFreq+0x238>)
 8002a34:	69db      	ldr	r3, [r3, #28]
 8002a36:	f003 0318 	and.w	r3, r3, #24
 8002a3a:	2b08      	cmp	r3, #8
 8002a3c:	d102      	bne.n	8002a44 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 8002a3e:	4b8a      	ldr	r3, [pc, #552]	@ (8002c68 <HAL_RCC_GetSysClockFreq+0x23c>)
 8002a40:	61fb      	str	r3, [r7, #28]
 8002a42:	e107      	b.n	8002c54 <HAL_RCC_GetSysClockFreq+0x228>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002a44:	4b87      	ldr	r3, [pc, #540]	@ (8002c64 <HAL_RCC_GetSysClockFreq+0x238>)
 8002a46:	69db      	ldr	r3, [r3, #28]
 8002a48:	f003 0318 	and.w	r3, r3, #24
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	d112      	bne.n	8002a76 <HAL_RCC_GetSysClockFreq+0x4a>
  {
    /* HSI used as system clock source */
    if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 8002a50:	4b84      	ldr	r3, [pc, #528]	@ (8002c64 <HAL_RCC_GetSysClockFreq+0x238>)
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	f003 0320 	and.w	r3, r3, #32
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	d009      	beq.n	8002a70 <HAL_RCC_GetSysClockFreq+0x44>
    {
      sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8002a5c:	4b81      	ldr	r3, [pc, #516]	@ (8002c64 <HAL_RCC_GetSysClockFreq+0x238>)
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	08db      	lsrs	r3, r3, #3
 8002a62:	f003 0303 	and.w	r3, r3, #3
 8002a66:	4a81      	ldr	r2, [pc, #516]	@ (8002c6c <HAL_RCC_GetSysClockFreq+0x240>)
 8002a68:	fa22 f303 	lsr.w	r3, r2, r3
 8002a6c:	61fb      	str	r3, [r7, #28]
 8002a6e:	e0f1      	b.n	8002c54 <HAL_RCC_GetSysClockFreq+0x228>
    }
    else
    {
      sysclockfreq = (uint32_t) HSI_VALUE;
 8002a70:	4b7e      	ldr	r3, [pc, #504]	@ (8002c6c <HAL_RCC_GetSysClockFreq+0x240>)
 8002a72:	61fb      	str	r3, [r7, #28]
 8002a74:	e0ee      	b.n	8002c54 <HAL_RCC_GetSysClockFreq+0x228>
    }
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002a76:	4b7b      	ldr	r3, [pc, #492]	@ (8002c64 <HAL_RCC_GetSysClockFreq+0x238>)
 8002a78:	69db      	ldr	r3, [r3, #28]
 8002a7a:	f003 0318 	and.w	r3, r3, #24
 8002a7e:	2b10      	cmp	r3, #16
 8002a80:	d102      	bne.n	8002a88 <HAL_RCC_GetSysClockFreq+0x5c>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002a82:	4b7b      	ldr	r3, [pc, #492]	@ (8002c70 <HAL_RCC_GetSysClockFreq+0x244>)
 8002a84:	61fb      	str	r3, [r7, #28]
 8002a86:	e0e5      	b.n	8002c54 <HAL_RCC_GetSysClockFreq+0x228>
  }

  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002a88:	4b76      	ldr	r3, [pc, #472]	@ (8002c64 <HAL_RCC_GetSysClockFreq+0x238>)
 8002a8a:	69db      	ldr	r3, [r3, #28]
 8002a8c:	f003 0318 	and.w	r3, r3, #24
 8002a90:	2b18      	cmp	r3, #24
 8002a92:	f040 80dd 	bne.w	8002c50 <HAL_RCC_GetSysClockFreq+0x224>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 8002a96:	4b73      	ldr	r3, [pc, #460]	@ (8002c64 <HAL_RCC_GetSysClockFreq+0x238>)
 8002a98:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a9a:	f003 0303 	and.w	r3, r3, #3
 8002a9e:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos);
 8002aa0:	4b70      	ldr	r3, [pc, #448]	@ (8002c64 <HAL_RCC_GetSysClockFreq+0x238>)
 8002aa2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002aa4:	0a1b      	lsrs	r3, r3, #8
 8002aa6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002aaa:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 8002aac:	4b6d      	ldr	r3, [pc, #436]	@ (8002c64 <HAL_RCC_GetSysClockFreq+0x238>)
 8002aae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ab0:	091b      	lsrs	r3, r3, #4
 8002ab2:	f003 0301 	and.w	r3, r3, #1
 8002ab6:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
 8002ab8:	4b6a      	ldr	r3, [pc, #424]	@ (8002c64 <HAL_RCC_GetSysClockFreq+0x238>)
 8002aba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                               RCC_PLL1FRACR_PLL1FRACN) >> RCC_PLL1FRACR_PLL1FRACN_Pos));
 8002abc:	08db      	lsrs	r3, r3, #3
 8002abe:	f3c3 030c 	ubfx	r3, r3, #0, #13
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
 8002ac2:	68fa      	ldr	r2, [r7, #12]
 8002ac4:	fb02 f303 	mul.w	r3, r2, r3
 8002ac8:	ee07 3a90 	vmov	s15, r3
 8002acc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002ad0:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 8002ad4:	693b      	ldr	r3, [r7, #16]
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	f000 80b7 	beq.w	8002c4a <HAL_RCC_GetSysClockFreq+0x21e>
    {
      switch (pllsource)
 8002adc:	697b      	ldr	r3, [r7, #20]
 8002ade:	2b01      	cmp	r3, #1
 8002ae0:	d003      	beq.n	8002aea <HAL_RCC_GetSysClockFreq+0xbe>
 8002ae2:	697b      	ldr	r3, [r7, #20]
 8002ae4:	2b03      	cmp	r3, #3
 8002ae6:	d056      	beq.n	8002b96 <HAL_RCC_GetSysClockFreq+0x16a>
 8002ae8:	e077      	b.n	8002bda <HAL_RCC_GetSysClockFreq+0x1ae>
      {
        case RCC_PLL1_SOURCE_HSI:  /* HSI used as PLL1 clock source */

          if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 8002aea:	4b5e      	ldr	r3, [pc, #376]	@ (8002c64 <HAL_RCC_GetSysClockFreq+0x238>)
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	f003 0320 	and.w	r3, r3, #32
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d02d      	beq.n	8002b52 <HAL_RCC_GetSysClockFreq+0x126>
          {
            hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8002af6:	4b5b      	ldr	r3, [pc, #364]	@ (8002c64 <HAL_RCC_GetSysClockFreq+0x238>)
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	08db      	lsrs	r3, r3, #3
 8002afc:	f003 0303 	and.w	r3, r3, #3
 8002b00:	4a5a      	ldr	r2, [pc, #360]	@ (8002c6c <HAL_RCC_GetSysClockFreq+0x240>)
 8002b02:	fa22 f303 	lsr.w	r3, r2, r3
 8002b06:	607b      	str	r3, [r7, #4]
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	ee07 3a90 	vmov	s15, r3
 8002b0e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002b12:	693b      	ldr	r3, [r7, #16]
 8002b14:	ee07 3a90 	vmov	s15, r3
 8002b18:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002b1c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002b20:	4b50      	ldr	r3, [pc, #320]	@ (8002c64 <HAL_RCC_GetSysClockFreq+0x238>)
 8002b22:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002b24:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002b28:	ee07 3a90 	vmov	s15, r3
 8002b2c:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 8002b30:	ed97 6a02 	vldr	s12, [r7, #8]
 8002b34:	eddf 5a4f 	vldr	s11, [pc, #316]	@ 8002c74 <HAL_RCC_GetSysClockFreq+0x248>
 8002b38:	eec6 7a25 	vdiv.f32	s15, s12, s11
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002b3c:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 8002b40:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002b44:	ee77 7aa6 	vadd.f32	s15, s15, s13
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002b48:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002b4c:	edc7 7a06 	vstr	s15, [r7, #24]
          {
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
          }

          break;
 8002b50:	e065      	b.n	8002c1e <HAL_RCC_GetSysClockFreq+0x1f2>
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002b52:	693b      	ldr	r3, [r7, #16]
 8002b54:	ee07 3a90 	vmov	s15, r3
 8002b58:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002b5c:	eddf 6a46 	vldr	s13, [pc, #280]	@ 8002c78 <HAL_RCC_GetSysClockFreq+0x24c>
 8002b60:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002b64:	4b3f      	ldr	r3, [pc, #252]	@ (8002c64 <HAL_RCC_GetSysClockFreq+0x238>)
 8002b66:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002b68:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002b6c:	ee07 3a90 	vmov	s15, r3
 8002b70:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
 8002b74:	ed97 6a02 	vldr	s12, [r7, #8]
 8002b78:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 8002c74 <HAL_RCC_GetSysClockFreq+0x248>
 8002b7c:	eec6 7a25 	vdiv.f32	s15, s12, s11
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002b80:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
 8002b84:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002b88:	ee77 7aa6 	vadd.f32	s15, s15, s13
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002b8c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002b90:	edc7 7a06 	vstr	s15, [r7, #24]
          break;
 8002b94:	e043      	b.n	8002c1e <HAL_RCC_GetSysClockFreq+0x1f2>

        case RCC_PLL1_SOURCE_HSE:  /* HSE used as PLL1 clock source */
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002b96:	693b      	ldr	r3, [r7, #16]
 8002b98:	ee07 3a90 	vmov	s15, r3
 8002b9c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002ba0:	eddf 6a36 	vldr	s13, [pc, #216]	@ 8002c7c <HAL_RCC_GetSysClockFreq+0x250>
 8002ba4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002ba8:	4b2e      	ldr	r3, [pc, #184]	@ (8002c64 <HAL_RCC_GetSysClockFreq+0x238>)
 8002baa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002bac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002bb0:	ee07 3a90 	vmov	s15, r3
 8002bb4:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8002bb8:	ed97 6a02 	vldr	s12, [r7, #8]
 8002bbc:	eddf 5a2d 	vldr	s11, [pc, #180]	@ 8002c74 <HAL_RCC_GetSysClockFreq+0x248>
 8002bc0:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002bc4:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8002bc8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002bcc:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002bd0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002bd4:	edc7 7a06 	vstr	s15, [r7, #24]

          break;
 8002bd8:	e021      	b.n	8002c1e <HAL_RCC_GetSysClockFreq+0x1f2>

        case RCC_PLL1_SOURCE_CSI:  /* CSI used as PLL1 clock source */
        default:
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002bda:	693b      	ldr	r3, [r7, #16]
 8002bdc:	ee07 3a90 	vmov	s15, r3
 8002be0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002be4:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8002c80 <HAL_RCC_GetSysClockFreq+0x254>
 8002be8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002bec:	4b1d      	ldr	r3, [pc, #116]	@ (8002c64 <HAL_RCC_GetSysClockFreq+0x238>)
 8002bee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002bf0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002bf4:	ee07 3a90 	vmov	s15, r3
 8002bf8:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8002bfc:	ed97 6a02 	vldr	s12, [r7, #8]
 8002c00:	eddf 5a1c 	vldr	s11, [pc, #112]	@ 8002c74 <HAL_RCC_GetSysClockFreq+0x248>
 8002c04:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002c08:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8002c0c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002c10:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002c14:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002c18:	edc7 7a06 	vstr	s15, [r7, #24]
          break;
 8002c1c:	bf00      	nop
      }

      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1P) >> RCC_PLL1DIVR_PLL1P_Pos) + 1U) ;
 8002c1e:	4b11      	ldr	r3, [pc, #68]	@ (8002c64 <HAL_RCC_GetSysClockFreq+0x238>)
 8002c20:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002c22:	0a5b      	lsrs	r3, r3, #9
 8002c24:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002c28:	3301      	adds	r3, #1
 8002c2a:	603b      	str	r3, [r7, #0]
      sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8002c2c:	683b      	ldr	r3, [r7, #0]
 8002c2e:	ee07 3a90 	vmov	s15, r3
 8002c32:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002c36:	edd7 6a06 	vldr	s13, [r7, #24]
 8002c3a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002c3e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002c42:	ee17 3a90 	vmov	r3, s15
 8002c46:	61fb      	str	r3, [r7, #28]
 8002c48:	e004      	b.n	8002c54 <HAL_RCC_GetSysClockFreq+0x228>
    }
    else
    {
      sysclockfreq = 0;
 8002c4a:	2300      	movs	r3, #0
 8002c4c:	61fb      	str	r3, [r7, #28]
 8002c4e:	e001      	b.n	8002c54 <HAL_RCC_GetSysClockFreq+0x228>
  }

  else
  {
    /* HSI is the default system clock source */
    sysclockfreq = (uint32_t) HSI_VALUE;
 8002c50:	4b06      	ldr	r3, [pc, #24]	@ (8002c6c <HAL_RCC_GetSysClockFreq+0x240>)
 8002c52:	61fb      	str	r3, [r7, #28]
  }

  return sysclockfreq;
 8002c54:	69fb      	ldr	r3, [r7, #28]
}
 8002c56:	4618      	mov	r0, r3
 8002c58:	3724      	adds	r7, #36	@ 0x24
 8002c5a:	46bd      	mov	sp, r7
 8002c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c60:	4770      	bx	lr
 8002c62:	bf00      	nop
 8002c64:	44020c00 	.word	0x44020c00
 8002c68:	003d0900 	.word	0x003d0900
 8002c6c:	03d09000 	.word	0x03d09000
 8002c70:	017d7840 	.word	0x017d7840
 8002c74:	46000000 	.word	0x46000000
 8002c78:	4c742400 	.word	0x4c742400
 8002c7c:	4bbebc20 	.word	0x4bbebc20
 8002c80:	4a742400 	.word	0x4a742400

08002c84 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002c84:	b580      	push	{r7, lr}
 8002c86:	af00      	add	r7, sp, #0

  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 8002c88:	f7ff fed0 	bl	8002a2c <HAL_RCC_GetSysClockFreq>
 8002c8c:	4602      	mov	r2, r0
 8002c8e:	4b08      	ldr	r3, [pc, #32]	@ (8002cb0 <HAL_RCC_GetHCLKFreq+0x2c>)
 8002c90:	6a1b      	ldr	r3, [r3, #32]
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 8002c92:	f003 030f 	and.w	r3, r3, #15
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 8002c96:	4907      	ldr	r1, [pc, #28]	@ (8002cb4 <HAL_RCC_GetHCLKFreq+0x30>)
 8002c98:	5ccb      	ldrb	r3, [r1, r3]
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 8002c9a:	f003 031f 	and.w	r3, r3, #31
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 8002c9e:	fa22 f303 	lsr.w	r3, r2, r3
 8002ca2:	4a05      	ldr	r2, [pc, #20]	@ (8002cb8 <HAL_RCC_GetHCLKFreq+0x34>)
 8002ca4:	6013      	str	r3, [r2, #0]

  return SystemCoreClock;
 8002ca6:	4b04      	ldr	r3, [pc, #16]	@ (8002cb8 <HAL_RCC_GetHCLKFreq+0x34>)
 8002ca8:	681b      	ldr	r3, [r3, #0]
}
 8002caa:	4618      	mov	r0, r3
 8002cac:	bd80      	pop	{r7, pc}
 8002cae:	bf00      	nop
 8002cb0:	44020c00 	.word	0x44020c00
 8002cb4:	08003aa4 	.word	0x08003aa4
 8002cb8:	20000000 	.word	0x20000000

08002cbc <HAL_RCCEx_PeriphCLKConfig>:
  *  (*)   : For stm32h56xxx and stm32h57xxx family lines only.
  *  (**)  : For stm32h563xx and stm32h57xxx family lines only.
  *  (***) : For stm32h503xx family line only.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *pPeriphClkInit)
{
 8002cbc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002cc0:	b0aa      	sub	sp, #168	@ 0xa8
 8002cc2:	af00      	add	r7, sp, #0
 8002cc4:	f8c7 0094 	str.w	r0, [r7, #148]	@ 0x94
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002cc8:	2300      	movs	r3, #0
 8002cca:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002cce:	2300      	movs	r3, #0
 8002cd0:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(pPeriphClkInit->PeriphClockSelection));

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8002cd4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002cd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002cdc:	f002 7480 	and.w	r4, r2, #16777216	@ 0x1000000
 8002ce0:	2500      	movs	r5, #0
 8002ce2:	ea54 0305 	orrs.w	r3, r4, r5
 8002ce6:	d00b      	beq.n	8002d00 <HAL_RCCEx_PeriphCLKConfig+0x44>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(pPeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(pPeriphClkInit->CkperClockSelection);
 8002ce8:	4bb8      	ldr	r3, [pc, #736]	@ (8002fcc <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002cea:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002cee:	f023 4140 	bic.w	r1, r3, #3221225472	@ 0xc0000000
 8002cf2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002cf6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cf8:	4ab4      	ldr	r2, [pc, #720]	@ (8002fcc <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002cfa:	430b      	orrs	r3, r1
 8002cfc:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002d00:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002d04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d08:	f002 0801 	and.w	r8, r2, #1
 8002d0c:	f04f 0900 	mov.w	r9, #0
 8002d10:	ea58 0309 	orrs.w	r3, r8, r9
 8002d14:	d038      	beq.n	8002d88 <HAL_RCCEx_PeriphCLKConfig+0xcc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(pPeriphClkInit->Usart1ClockSelection));

    switch (pPeriphClkInit->Usart1ClockSelection)
 8002d16:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002d1a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002d1c:	2b05      	cmp	r3, #5
 8002d1e:	d819      	bhi.n	8002d54 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8002d20:	a201      	add	r2, pc, #4	@ (adr r2, 8002d28 <HAL_RCCEx_PeriphCLKConfig+0x6c>)
 8002d22:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d26:	bf00      	nop
 8002d28:	08002d5d 	.word	0x08002d5d
 8002d2c:	08002d41 	.word	0x08002d41
 8002d30:	08002d55 	.word	0x08002d55
 8002d34:	08002d5d 	.word	0x08002d5d
 8002d38:	08002d5d 	.word	0x08002d5d
 8002d3c:	08002d5d 	.word	0x08002d5d
        /* USART1 clock source config set later after clock selection check */
        break;

      case RCC_USART1CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART1*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8002d40:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002d44:	3308      	adds	r3, #8
 8002d46:	4618      	mov	r0, r3
 8002d48:	f000 fddc 	bl	8003904 <RCCEx_PLL2_Config>
 8002d4c:	4603      	mov	r3, r0
 8002d4e:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* USART1 clock source config set later after clock selection check */
        break;
 8002d52:	e004      	b.n	8002d5e <HAL_RCCEx_PeriphCLKConfig+0xa2>
      case RCC_USART1CLKSOURCE_LSE:      /* LSE clock is used as source of USART1 clock*/
        /* USART1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002d54:	2301      	movs	r3, #1
 8002d56:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8002d5a:	e000      	b.n	8002d5e <HAL_RCCEx_PeriphCLKConfig+0xa2>
        break;
 8002d5c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002d5e:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d10c      	bne.n	8002d80 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      /* Set the source of USART1 clock*/
      __HAL_RCC_USART1_CONFIG(pPeriphClkInit->Usart1ClockSelection);
 8002d66:	4b99      	ldr	r3, [pc, #612]	@ (8002fcc <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002d68:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8002d6c:	f023 0107 	bic.w	r1, r3, #7
 8002d70:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002d74:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002d76:	4a95      	ldr	r2, [pc, #596]	@ (8002fcc <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002d78:	430b      	orrs	r3, r1
 8002d7a:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8002d7e:	e003      	b.n	8002d88 <HAL_RCCEx_PeriphCLKConfig+0xcc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002d80:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8002d84:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002d88:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002d8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d90:	f002 0a02 	and.w	sl, r2, #2
 8002d94:	f04f 0b00 	mov.w	fp, #0
 8002d98:	ea5a 030b 	orrs.w	r3, sl, fp
 8002d9c:	d03c      	beq.n	8002e18 <HAL_RCCEx_PeriphCLKConfig+0x15c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(pPeriphClkInit->Usart2ClockSelection));

    switch (pPeriphClkInit->Usart2ClockSelection)
 8002d9e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002da2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002da4:	2b28      	cmp	r3, #40	@ 0x28
 8002da6:	d01b      	beq.n	8002de0 <HAL_RCCEx_PeriphCLKConfig+0x124>
 8002da8:	2b28      	cmp	r3, #40	@ 0x28
 8002daa:	d815      	bhi.n	8002dd8 <HAL_RCCEx_PeriphCLKConfig+0x11c>
 8002dac:	2b20      	cmp	r3, #32
 8002dae:	d019      	beq.n	8002de4 <HAL_RCCEx_PeriphCLKConfig+0x128>
 8002db0:	2b20      	cmp	r3, #32
 8002db2:	d811      	bhi.n	8002dd8 <HAL_RCCEx_PeriphCLKConfig+0x11c>
 8002db4:	2b18      	cmp	r3, #24
 8002db6:	d017      	beq.n	8002de8 <HAL_RCCEx_PeriphCLKConfig+0x12c>
 8002db8:	2b18      	cmp	r3, #24
 8002dba:	d80d      	bhi.n	8002dd8 <HAL_RCCEx_PeriphCLKConfig+0x11c>
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d015      	beq.n	8002dec <HAL_RCCEx_PeriphCLKConfig+0x130>
 8002dc0:	2b08      	cmp	r3, #8
 8002dc2:	d109      	bne.n	8002dd8 <HAL_RCCEx_PeriphCLKConfig+0x11c>
        /* USART2 clock source config set later after clock selection check */
        break;

      case RCC_USART2CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART2*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8002dc4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002dc8:	3308      	adds	r3, #8
 8002dca:	4618      	mov	r0, r3
 8002dcc:	f000 fd9a 	bl	8003904 <RCCEx_PLL2_Config>
 8002dd0:	4603      	mov	r3, r0
 8002dd2:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* USART2 clock source config set later after clock selection check */
        break;
 8002dd6:	e00a      	b.n	8002dee <HAL_RCCEx_PeriphCLKConfig+0x132>
      case RCC_USART2CLKSOURCE_LSE:      /* LSE clock is used as source of USART2 clock*/
        /* USART2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002dd8:	2301      	movs	r3, #1
 8002dda:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8002dde:	e006      	b.n	8002dee <HAL_RCCEx_PeriphCLKConfig+0x132>
        break;
 8002de0:	bf00      	nop
 8002de2:	e004      	b.n	8002dee <HAL_RCCEx_PeriphCLKConfig+0x132>
        break;
 8002de4:	bf00      	nop
 8002de6:	e002      	b.n	8002dee <HAL_RCCEx_PeriphCLKConfig+0x132>
        break;
 8002de8:	bf00      	nop
 8002dea:	e000      	b.n	8002dee <HAL_RCCEx_PeriphCLKConfig+0x132>
        break;
 8002dec:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002dee:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d10c      	bne.n	8002e10 <HAL_RCCEx_PeriphCLKConfig+0x154>
    {
      /* Set the source of USART2 clock*/
      __HAL_RCC_USART2_CONFIG(pPeriphClkInit->Usart2ClockSelection);
 8002df6:	4b75      	ldr	r3, [pc, #468]	@ (8002fcc <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002df8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8002dfc:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8002e00:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002e04:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002e06:	4a71      	ldr	r2, [pc, #452]	@ (8002fcc <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002e08:	430b      	orrs	r3, r1
 8002e0a:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8002e0e:	e003      	b.n	8002e18 <HAL_RCCEx_PeriphCLKConfig+0x15c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002e10:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8002e14:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002e18:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002e1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e20:	f002 0304 	and.w	r3, r2, #4
 8002e24:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8002e28:	2300      	movs	r3, #0
 8002e2a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8002e2e:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8002e32:	460b      	mov	r3, r1
 8002e34:	4313      	orrs	r3, r2
 8002e36:	d040      	beq.n	8002eba <HAL_RCCEx_PeriphCLKConfig+0x1fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(pPeriphClkInit->Usart3ClockSelection));

    switch (pPeriphClkInit->Usart3ClockSelection)
 8002e38:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002e3c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002e3e:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8002e42:	d01e      	beq.n	8002e82 <HAL_RCCEx_PeriphCLKConfig+0x1c6>
 8002e44:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8002e48:	d817      	bhi.n	8002e7a <HAL_RCCEx_PeriphCLKConfig+0x1be>
 8002e4a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002e4e:	d01a      	beq.n	8002e86 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
 8002e50:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002e54:	d811      	bhi.n	8002e7a <HAL_RCCEx_PeriphCLKConfig+0x1be>
 8002e56:	2bc0      	cmp	r3, #192	@ 0xc0
 8002e58:	d017      	beq.n	8002e8a <HAL_RCCEx_PeriphCLKConfig+0x1ce>
 8002e5a:	2bc0      	cmp	r3, #192	@ 0xc0
 8002e5c:	d80d      	bhi.n	8002e7a <HAL_RCCEx_PeriphCLKConfig+0x1be>
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d015      	beq.n	8002e8e <HAL_RCCEx_PeriphCLKConfig+0x1d2>
 8002e62:	2b40      	cmp	r3, #64	@ 0x40
 8002e64:	d109      	bne.n	8002e7a <HAL_RCCEx_PeriphCLKConfig+0x1be>
        /* USART3 clock source config set later after clock selection check */
        break;

      case RCC_USART3CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART3*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8002e66:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002e6a:	3308      	adds	r3, #8
 8002e6c:	4618      	mov	r0, r3
 8002e6e:	f000 fd49 	bl	8003904 <RCCEx_PLL2_Config>
 8002e72:	4603      	mov	r3, r0
 8002e74:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* USART3 clock source config set later after clock selection check */
        break;
 8002e78:	e00a      	b.n	8002e90 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
      case RCC_USART3CLKSOURCE_LSE:      /* LSE clock is used as source of USART3 clock*/
        /* USART3 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002e7a:	2301      	movs	r3, #1
 8002e7c:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8002e80:	e006      	b.n	8002e90 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
        break;
 8002e82:	bf00      	nop
 8002e84:	e004      	b.n	8002e90 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
        break;
 8002e86:	bf00      	nop
 8002e88:	e002      	b.n	8002e90 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
        break;
 8002e8a:	bf00      	nop
 8002e8c:	e000      	b.n	8002e90 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
        break;
 8002e8e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002e90:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	d10c      	bne.n	8002eb2 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* Set the source of USART3 clock*/
      __HAL_RCC_USART3_CONFIG(pPeriphClkInit->Usart3ClockSelection);
 8002e98:	4b4c      	ldr	r3, [pc, #304]	@ (8002fcc <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002e9a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8002e9e:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8002ea2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002ea6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002ea8:	4a48      	ldr	r2, [pc, #288]	@ (8002fcc <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002eaa:	430b      	orrs	r3, r1
 8002eac:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8002eb0:	e003      	b.n	8002eba <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002eb2:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8002eb6:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }
#endif /* UART12 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002eba:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002ebe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ec2:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8002ec6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8002eca:	2300      	movs	r3, #0
 8002ecc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8002ed0:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8002ed4:	460b      	mov	r3, r1
 8002ed6:	4313      	orrs	r3, r2
 8002ed8:	d043      	beq.n	8002f62 <HAL_RCCEx_PeriphCLKConfig+0x2a6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(pPeriphClkInit->Lpuart1ClockSelection));

    switch (pPeriphClkInit->Lpuart1ClockSelection)
 8002eda:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002ede:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ee0:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8002ee4:	d021      	beq.n	8002f2a <HAL_RCCEx_PeriphCLKConfig+0x26e>
 8002ee6:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8002eea:	d81a      	bhi.n	8002f22 <HAL_RCCEx_PeriphCLKConfig+0x266>
 8002eec:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002ef0:	d01d      	beq.n	8002f2e <HAL_RCCEx_PeriphCLKConfig+0x272>
 8002ef2:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002ef6:	d814      	bhi.n	8002f22 <HAL_RCCEx_PeriphCLKConfig+0x266>
 8002ef8:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002efc:	d019      	beq.n	8002f32 <HAL_RCCEx_PeriphCLKConfig+0x276>
 8002efe:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002f02:	d80e      	bhi.n	8002f22 <HAL_RCCEx_PeriphCLKConfig+0x266>
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d016      	beq.n	8002f36 <HAL_RCCEx_PeriphCLKConfig+0x27a>
 8002f08:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002f0c:	d109      	bne.n	8002f22 <HAL_RCCEx_PeriphCLKConfig+0x266>
        /* LPUART1 clock source config set later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for LPUART1*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8002f0e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002f12:	3308      	adds	r3, #8
 8002f14:	4618      	mov	r0, r3
 8002f16:	f000 fcf5 	bl	8003904 <RCCEx_PLL2_Config>
 8002f1a:	4603      	mov	r3, r0
 8002f1c:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* LPUART1 clock source config set later after clock selection check */
        break;
 8002f20:	e00a      	b.n	8002f38 <HAL_RCCEx_PeriphCLKConfig+0x27c>
      case RCC_LPUART1CLKSOURCE_LSE:      /* LSE clock is used as source of LPUART1 clock*/
        /* LPUART1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002f22:	2301      	movs	r3, #1
 8002f24:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8002f28:	e006      	b.n	8002f38 <HAL_RCCEx_PeriphCLKConfig+0x27c>
        break;
 8002f2a:	bf00      	nop
 8002f2c:	e004      	b.n	8002f38 <HAL_RCCEx_PeriphCLKConfig+0x27c>
        break;
 8002f2e:	bf00      	nop
 8002f30:	e002      	b.n	8002f38 <HAL_RCCEx_PeriphCLKConfig+0x27c>
        break;
 8002f32:	bf00      	nop
 8002f34:	e000      	b.n	8002f38 <HAL_RCCEx_PeriphCLKConfig+0x27c>
        break;
 8002f36:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002f38:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	d10c      	bne.n	8002f5a <HAL_RCCEx_PeriphCLKConfig+0x29e>
    {
      /* Set the source of LPUART1 clock*/
      __HAL_RCC_LPUART1_CONFIG(pPeriphClkInit->Lpuart1ClockSelection);
 8002f40:	4b22      	ldr	r3, [pc, #136]	@ (8002fcc <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002f42:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002f46:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8002f4a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002f4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f50:	4a1e      	ldr	r2, [pc, #120]	@ (8002fcc <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002f52:	430b      	orrs	r3, r1
 8002f54:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002f58:	e003      	b.n	8002f62 <HAL_RCCEx_PeriphCLKConfig+0x2a6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002f5a:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8002f5e:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002f62:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002f66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f6a:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8002f6e:	67bb      	str	r3, [r7, #120]	@ 0x78
 8002f70:	2300      	movs	r3, #0
 8002f72:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8002f74:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8002f78:	460b      	mov	r3, r1
 8002f7a:	4313      	orrs	r3, r2
 8002f7c:	d03e      	beq.n	8002ffc <HAL_RCCEx_PeriphCLKConfig+0x340>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(pPeriphClkInit->I2c1ClockSelection));

    switch (pPeriphClkInit->I2c1ClockSelection)
 8002f7e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002f82:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f84:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8002f88:	d01b      	beq.n	8002fc2 <HAL_RCCEx_PeriphCLKConfig+0x306>
 8002f8a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8002f8e:	d814      	bhi.n	8002fba <HAL_RCCEx_PeriphCLKConfig+0x2fe>
 8002f90:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002f94:	d017      	beq.n	8002fc6 <HAL_RCCEx_PeriphCLKConfig+0x30a>
 8002f96:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002f9a:	d80e      	bhi.n	8002fba <HAL_RCCEx_PeriphCLKConfig+0x2fe>
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d017      	beq.n	8002fd0 <HAL_RCCEx_PeriphCLKConfig+0x314>
 8002fa0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002fa4:	d109      	bne.n	8002fba <HAL_RCCEx_PeriphCLKConfig+0x2fe>
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
#else
      case RCC_I2C1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I2C1*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8002fa6:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002faa:	3308      	adds	r3, #8
 8002fac:	4618      	mov	r0, r3
 8002fae:	f000 fca9 	bl	8003904 <RCCEx_PLL2_Config>
 8002fb2:	4603      	mov	r3, r0
 8002fb4:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
#endif /* RCC_I2C1CLKSOURCE_PLL3R */
        /* I2C1 clock source config set later after clock selection check */
        break;
 8002fb8:	e00b      	b.n	8002fd2 <HAL_RCCEx_PeriphCLKConfig+0x316>
      case RCC_I2C1CLKSOURCE_CSI:      /* CSI clock is used as source of I2C1 clock*/
        /* I2C1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002fba:	2301      	movs	r3, #1
 8002fbc:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8002fc0:	e007      	b.n	8002fd2 <HAL_RCCEx_PeriphCLKConfig+0x316>
        break;
 8002fc2:	bf00      	nop
 8002fc4:	e005      	b.n	8002fd2 <HAL_RCCEx_PeriphCLKConfig+0x316>
        break;
 8002fc6:	bf00      	nop
 8002fc8:	e003      	b.n	8002fd2 <HAL_RCCEx_PeriphCLKConfig+0x316>
 8002fca:	bf00      	nop
 8002fcc:	44020c00 	.word	0x44020c00
        break;
 8002fd0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002fd2:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d10c      	bne.n	8002ff4 <HAL_RCCEx_PeriphCLKConfig+0x338>
    {
      /* Set the source of I2C1 clock*/
      __HAL_RCC_I2C1_CONFIG(pPeriphClkInit->I2c1ClockSelection);
 8002fda:	4ba5      	ldr	r3, [pc, #660]	@ (8003270 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8002fdc:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8002fe0:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8002fe4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002fe8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002fea:	4aa1      	ldr	r2, [pc, #644]	@ (8003270 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8002fec:	430b      	orrs	r3, r1
 8002fee:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8002ff2:	e003      	b.n	8002ffc <HAL_RCCEx_PeriphCLKConfig+0x340>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002ff4:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8002ff8:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002ffc:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003000:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003004:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8003008:	673b      	str	r3, [r7, #112]	@ 0x70
 800300a:	2300      	movs	r3, #0
 800300c:	677b      	str	r3, [r7, #116]	@ 0x74
 800300e:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8003012:	460b      	mov	r3, r1
 8003014:	4313      	orrs	r3, r2
 8003016:	d03b      	beq.n	8003090 <HAL_RCCEx_PeriphCLKConfig+0x3d4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(pPeriphClkInit->I2c2ClockSelection));

    switch (pPeriphClkInit->I2c2ClockSelection)
 8003018:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800301c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800301e:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8003022:	d01b      	beq.n	800305c <HAL_RCCEx_PeriphCLKConfig+0x3a0>
 8003024:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8003028:	d814      	bhi.n	8003054 <HAL_RCCEx_PeriphCLKConfig+0x398>
 800302a:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800302e:	d017      	beq.n	8003060 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
 8003030:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8003034:	d80e      	bhi.n	8003054 <HAL_RCCEx_PeriphCLKConfig+0x398>
 8003036:	2b00      	cmp	r3, #0
 8003038:	d014      	beq.n	8003064 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
 800303a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800303e:	d109      	bne.n	8003054 <HAL_RCCEx_PeriphCLKConfig+0x398>
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
#else
      case RCC_I2C2CLKSOURCE_PLL2R:  /* PLL32 is used as clock source for I2C2*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003040:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003044:	3308      	adds	r3, #8
 8003046:	4618      	mov	r0, r3
 8003048:	f000 fc5c 	bl	8003904 <RCCEx_PLL2_Config>
 800304c:	4603      	mov	r3, r0
 800304e:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
#endif /* RCC_I2C2CLKSOURCE_PLL3R */
        /* I2C2 clock source config set later after clock selection check */
        break;
 8003052:	e008      	b.n	8003066 <HAL_RCCEx_PeriphCLKConfig+0x3aa>
      case RCC_I2C2CLKSOURCE_CSI:      /* CSI clock is used as source of I2C2 clock*/
        /* I2C2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003054:	2301      	movs	r3, #1
 8003056:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 800305a:	e004      	b.n	8003066 <HAL_RCCEx_PeriphCLKConfig+0x3aa>
        break;
 800305c:	bf00      	nop
 800305e:	e002      	b.n	8003066 <HAL_RCCEx_PeriphCLKConfig+0x3aa>
        break;
 8003060:	bf00      	nop
 8003062:	e000      	b.n	8003066 <HAL_RCCEx_PeriphCLKConfig+0x3aa>
        break;
 8003064:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003066:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 800306a:	2b00      	cmp	r3, #0
 800306c:	d10c      	bne.n	8003088 <HAL_RCCEx_PeriphCLKConfig+0x3cc>
    {
      /* Set the source of I2C2 clock*/
      __HAL_RCC_I2C2_CONFIG(pPeriphClkInit->I2c2ClockSelection);
 800306e:	4b80      	ldr	r3, [pc, #512]	@ (8003270 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8003070:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8003074:	f423 2140 	bic.w	r1, r3, #786432	@ 0xc0000
 8003078:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800307c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800307e:	4a7c      	ldr	r2, [pc, #496]	@ (8003270 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8003080:	430b      	orrs	r3, r1
 8003082:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8003086:	e003      	b.n	8003090 <HAL_RCCEx_PeriphCLKConfig+0x3d4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003088:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 800308c:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }
#endif /* I2C4 */

  /*-------------------------- I3C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I3C1) == RCC_PERIPHCLK_I3C1)
 8003090:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003094:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003098:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 800309c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800309e:	2300      	movs	r3, #0
 80030a0:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80030a2:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 80030a6:	460b      	mov	r3, r1
 80030a8:	4313      	orrs	r3, r2
 80030aa:	d033      	beq.n	8003114 <HAL_RCCEx_PeriphCLKConfig+0x458>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I3C1CLKSOURCE(pPeriphClkInit->I3c1ClockSelection));

    switch (pPeriphClkInit->I3c1ClockSelection)
 80030ac:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80030b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80030b2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80030b6:	d015      	beq.n	80030e4 <HAL_RCCEx_PeriphCLKConfig+0x428>
 80030b8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80030bc:	d80e      	bhi.n	80030dc <HAL_RCCEx_PeriphCLKConfig+0x420>
 80030be:	2b00      	cmp	r3, #0
 80030c0:	d012      	beq.n	80030e8 <HAL_RCCEx_PeriphCLKConfig+0x42c>
 80030c2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80030c6:	d109      	bne.n	80030dc <HAL_RCCEx_PeriphCLKConfig+0x420>
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
#else
      case RCC_I3C1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I3C1*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80030c8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80030cc:	3308      	adds	r3, #8
 80030ce:	4618      	mov	r0, r3
 80030d0:	f000 fc18 	bl	8003904 <RCCEx_PLL2_Config>
 80030d4:	4603      	mov	r3, r0
 80030d6:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
#endif /* RCC_I3C1CLKSOURCE_PLL3R */
        /* I3C1 clock source config set later after clock selection check */
        break;
 80030da:	e006      	b.n	80030ea <HAL_RCCEx_PeriphCLKConfig+0x42e>
      case RCC_I3C1CLKSOURCE_HSI:      /* HSI clock is used as source of I3C1 clock*/
        /* I3C1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80030dc:	2301      	movs	r3, #1
 80030de:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 80030e2:	e002      	b.n	80030ea <HAL_RCCEx_PeriphCLKConfig+0x42e>
        break;
 80030e4:	bf00      	nop
 80030e6:	e000      	b.n	80030ea <HAL_RCCEx_PeriphCLKConfig+0x42e>
        break;
 80030e8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80030ea:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d10c      	bne.n	800310c <HAL_RCCEx_PeriphCLKConfig+0x450>
    {
      /* Set the source of I3C1 clock*/
      __HAL_RCC_I3C1_CONFIG(pPeriphClkInit->I3c1ClockSelection);
 80030f2:	4b5f      	ldr	r3, [pc, #380]	@ (8003270 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 80030f4:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80030f8:	f023 7140 	bic.w	r1, r3, #50331648	@ 0x3000000
 80030fc:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003100:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003102:	4a5b      	ldr	r2, [pc, #364]	@ (8003270 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8003104:	430b      	orrs	r3, r1
 8003106:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 800310a:	e003      	b.n	8003114 <HAL_RCCEx_PeriphCLKConfig+0x458>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800310c:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003110:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

#if defined (I3C2)
  /*-------------------------- I3C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I3C2) == RCC_PERIPHCLK_I3C2)
 8003114:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003118:	e9d3 2300 	ldrd	r2, r3, [r3]
 800311c:	2100      	movs	r1, #0
 800311e:	6639      	str	r1, [r7, #96]	@ 0x60
 8003120:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003124:	667b      	str	r3, [r7, #100]	@ 0x64
 8003126:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 800312a:	460b      	mov	r3, r1
 800312c:	4313      	orrs	r3, r2
 800312e:	d033      	beq.n	8003198 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I3C2CLKSOURCE(pPeriphClkInit->I3c2ClockSelection));

    switch (pPeriphClkInit->I3c2ClockSelection)
 8003130:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003134:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003136:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800313a:	d015      	beq.n	8003168 <HAL_RCCEx_PeriphCLKConfig+0x4ac>
 800313c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003140:	d80e      	bhi.n	8003160 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 8003142:	2b00      	cmp	r3, #0
 8003144:	d012      	beq.n	800316c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
 8003146:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800314a:	d109      	bne.n	8003160 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
#else
      case RCC_I3C2CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I3C2*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800314c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003150:	3308      	adds	r3, #8
 8003152:	4618      	mov	r0, r3
 8003154:	f000 fbd6 	bl	8003904 <RCCEx_PLL2_Config>
 8003158:	4603      	mov	r3, r0
 800315a:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
#endif /* RCC_I3C2CLKSOURCE_PLL3R */
        /* I3C2 clock source config set later after clock selection check */
        break;
 800315e:	e006      	b.n	800316e <HAL_RCCEx_PeriphCLKConfig+0x4b2>
      case RCC_I3C2CLKSOURCE_HSI:      /* HSI clock is used as source of I3C2 clock*/
        /* I3C2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003160:	2301      	movs	r3, #1
 8003162:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8003166:	e002      	b.n	800316e <HAL_RCCEx_PeriphCLKConfig+0x4b2>
        break;
 8003168:	bf00      	nop
 800316a:	e000      	b.n	800316e <HAL_RCCEx_PeriphCLKConfig+0x4b2>
        break;
 800316c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800316e:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003172:	2b00      	cmp	r3, #0
 8003174:	d10c      	bne.n	8003190 <HAL_RCCEx_PeriphCLKConfig+0x4d4>
    {
      /* Set the source of I3C2 clock*/
      __HAL_RCC_I3C2_CONFIG(pPeriphClkInit->I3c2ClockSelection);
 8003176:	4b3e      	ldr	r3, [pc, #248]	@ (8003270 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8003178:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800317c:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8003180:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003184:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003186:	4a3a      	ldr	r2, [pc, #232]	@ (8003270 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8003188:	430b      	orrs	r3, r1
 800318a:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 800318e:	e003      	b.n	8003198 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003190:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003194:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }
#endif /* I3C2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8003198:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800319c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031a0:	2100      	movs	r1, #0
 80031a2:	65b9      	str	r1, [r7, #88]	@ 0x58
 80031a4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80031a8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80031aa:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 80031ae:	460b      	mov	r3, r1
 80031b0:	4313      	orrs	r3, r2
 80031b2:	d00e      	beq.n	80031d2 <HAL_RCCEx_PeriphCLKConfig+0x516>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(pPeriphClkInit->TimPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(pPeriphClkInit->TimPresSelection);
 80031b4:	4b2e      	ldr	r3, [pc, #184]	@ (8003270 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 80031b6:	69db      	ldr	r3, [r3, #28]
 80031b8:	4a2d      	ldr	r2, [pc, #180]	@ (8003270 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 80031ba:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80031be:	61d3      	str	r3, [r2, #28]
 80031c0:	4b2b      	ldr	r3, [pc, #172]	@ (8003270 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 80031c2:	69d9      	ldr	r1, [r3, #28]
 80031c4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80031c8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80031cc:	4a28      	ldr	r2, [pc, #160]	@ (8003270 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 80031ce:	430b      	orrs	r3, r1
 80031d0:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80031d2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80031d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031da:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 80031de:	653b      	str	r3, [r7, #80]	@ 0x50
 80031e0:	2300      	movs	r3, #0
 80031e2:	657b      	str	r3, [r7, #84]	@ 0x54
 80031e4:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 80031e8:	460b      	mov	r3, r1
 80031ea:	4313      	orrs	r3, r2
 80031ec:	d046      	beq.n	800327c <HAL_RCCEx_PeriphCLKConfig+0x5c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(pPeriphClkInit->Lptim1ClockSelection));

    switch (pPeriphClkInit->Lptim1ClockSelection)
 80031ee:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80031f2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80031f4:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 80031f8:	d021      	beq.n	800323e <HAL_RCCEx_PeriphCLKConfig+0x582>
 80031fa:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 80031fe:	d81a      	bhi.n	8003236 <HAL_RCCEx_PeriphCLKConfig+0x57a>
 8003200:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003204:	d01d      	beq.n	8003242 <HAL_RCCEx_PeriphCLKConfig+0x586>
 8003206:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800320a:	d814      	bhi.n	8003236 <HAL_RCCEx_PeriphCLKConfig+0x57a>
 800320c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003210:	d019      	beq.n	8003246 <HAL_RCCEx_PeriphCLKConfig+0x58a>
 8003212:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003216:	d80e      	bhi.n	8003236 <HAL_RCCEx_PeriphCLKConfig+0x57a>
 8003218:	2b00      	cmp	r3, #0
 800321a:	d016      	beq.n	800324a <HAL_RCCEx_PeriphCLKConfig+0x58e>
 800321c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003220:	d109      	bne.n	8003236 <HAL_RCCEx_PeriphCLKConfig+0x57a>
        /* LPTIM1 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003222:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003226:	3308      	adds	r3, #8
 8003228:	4618      	mov	r0, r3
 800322a:	f000 fb6b 	bl	8003904 <RCCEx_PLL2_Config>
 800322e:	4603      	mov	r3, r0
 8003230:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* LPTIM1 clock source config set later after clock selection check */
        break;
 8003234:	e00a      	b.n	800324c <HAL_RCCEx_PeriphCLKConfig+0x590>
      case RCC_LPTIM1CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM1 clock*/
        /* LPTIM1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003236:	2301      	movs	r3, #1
 8003238:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 800323c:	e006      	b.n	800324c <HAL_RCCEx_PeriphCLKConfig+0x590>
        break;
 800323e:	bf00      	nop
 8003240:	e004      	b.n	800324c <HAL_RCCEx_PeriphCLKConfig+0x590>
        break;
 8003242:	bf00      	nop
 8003244:	e002      	b.n	800324c <HAL_RCCEx_PeriphCLKConfig+0x590>
        break;
 8003246:	bf00      	nop
 8003248:	e000      	b.n	800324c <HAL_RCCEx_PeriphCLKConfig+0x590>
        break;
 800324a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800324c:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003250:	2b00      	cmp	r3, #0
 8003252:	d10f      	bne.n	8003274 <HAL_RCCEx_PeriphCLKConfig+0x5b8>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(pPeriphClkInit->Lptim1ClockSelection);
 8003254:	4b06      	ldr	r3, [pc, #24]	@ (8003270 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8003256:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800325a:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 800325e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003262:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003264:	4a02      	ldr	r2, [pc, #8]	@ (8003270 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8003266:	430b      	orrs	r3, r1
 8003268:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 800326c:	e006      	b.n	800327c <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800326e:	bf00      	nop
 8003270:	44020c00 	.word	0x44020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003274:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003278:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

  /*-------------------------- LPTIM2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800327c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003280:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003284:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8003288:	64bb      	str	r3, [r7, #72]	@ 0x48
 800328a:	2300      	movs	r3, #0
 800328c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800328e:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8003292:	460b      	mov	r3, r1
 8003294:	4313      	orrs	r3, r2
 8003296:	d043      	beq.n	8003320 <HAL_RCCEx_PeriphCLKConfig+0x664>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLK(pPeriphClkInit->Lptim2ClockSelection));

    switch (pPeriphClkInit->Lptim2ClockSelection)
 8003298:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800329c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800329e:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 80032a2:	d021      	beq.n	80032e8 <HAL_RCCEx_PeriphCLKConfig+0x62c>
 80032a4:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 80032a8:	d81a      	bhi.n	80032e0 <HAL_RCCEx_PeriphCLKConfig+0x624>
 80032aa:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80032ae:	d01d      	beq.n	80032ec <HAL_RCCEx_PeriphCLKConfig+0x630>
 80032b0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80032b4:	d814      	bhi.n	80032e0 <HAL_RCCEx_PeriphCLKConfig+0x624>
 80032b6:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80032ba:	d019      	beq.n	80032f0 <HAL_RCCEx_PeriphCLKConfig+0x634>
 80032bc:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80032c0:	d80e      	bhi.n	80032e0 <HAL_RCCEx_PeriphCLKConfig+0x624>
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d016      	beq.n	80032f4 <HAL_RCCEx_PeriphCLKConfig+0x638>
 80032c6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80032ca:	d109      	bne.n	80032e0 <HAL_RCCEx_PeriphCLKConfig+0x624>
        /* LPTIM2 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80032cc:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80032d0:	3308      	adds	r3, #8
 80032d2:	4618      	mov	r0, r3
 80032d4:	f000 fb16 	bl	8003904 <RCCEx_PLL2_Config>
 80032d8:	4603      	mov	r3, r0
 80032da:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* LPTIM2 clock source config set later after clock selection check */
        break;
 80032de:	e00a      	b.n	80032f6 <HAL_RCCEx_PeriphCLKConfig+0x63a>
      case RCC_LPTIM2CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM2 clock*/
        /* LPTIM2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80032e0:	2301      	movs	r3, #1
 80032e2:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 80032e6:	e006      	b.n	80032f6 <HAL_RCCEx_PeriphCLKConfig+0x63a>
        break;
 80032e8:	bf00      	nop
 80032ea:	e004      	b.n	80032f6 <HAL_RCCEx_PeriphCLKConfig+0x63a>
        break;
 80032ec:	bf00      	nop
 80032ee:	e002      	b.n	80032f6 <HAL_RCCEx_PeriphCLKConfig+0x63a>
        break;
 80032f0:	bf00      	nop
 80032f2:	e000      	b.n	80032f6 <HAL_RCCEx_PeriphCLKConfig+0x63a>
        break;
 80032f4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80032f6:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d10c      	bne.n	8003318 <HAL_RCCEx_PeriphCLKConfig+0x65c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(pPeriphClkInit->Lptim2ClockSelection);
 80032fe:	4bb6      	ldr	r3, [pc, #728]	@ (80035d8 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003300:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8003304:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8003308:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800330c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800330e:	4ab2      	ldr	r2, [pc, #712]	@ (80035d8 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003310:	430b      	orrs	r3, r1
 8003312:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8003316:	e003      	b.n	8003320 <HAL_RCCEx_PeriphCLKConfig+0x664>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003318:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 800331c:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }
#endif /* SAI2*/

  /*-------------------------- ADCDAC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADCDAC) == RCC_PERIPHCLK_ADCDAC)
 8003320:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003324:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003328:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 800332c:	643b      	str	r3, [r7, #64]	@ 0x40
 800332e:	2300      	movs	r3, #0
 8003330:	647b      	str	r3, [r7, #68]	@ 0x44
 8003332:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8003336:	460b      	mov	r3, r1
 8003338:	4313      	orrs	r3, r2
 800333a:	d030      	beq.n	800339e <HAL_RCCEx_PeriphCLKConfig+0x6e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCDACCLKSOURCE(pPeriphClkInit->AdcDacClockSelection));

    switch (pPeriphClkInit->AdcDacClockSelection)
 800333c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003340:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003342:	2b05      	cmp	r3, #5
 8003344:	d80f      	bhi.n	8003366 <HAL_RCCEx_PeriphCLKConfig+0x6aa>
 8003346:	2b03      	cmp	r3, #3
 8003348:	d211      	bcs.n	800336e <HAL_RCCEx_PeriphCLKConfig+0x6b2>
 800334a:	2b01      	cmp	r3, #1
 800334c:	d911      	bls.n	8003372 <HAL_RCCEx_PeriphCLKConfig+0x6b6>
 800334e:	2b02      	cmp	r3, #2
 8003350:	d109      	bne.n	8003366 <HAL_RCCEx_PeriphCLKConfig+0x6aa>
        /* ADCDAC clock source config set later after clock selection check */
        break;

      case RCC_ADCDACCLKSOURCE_PLL2R:
        /* PLL2 input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003352:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003356:	3308      	adds	r3, #8
 8003358:	4618      	mov	r0, r3
 800335a:	f000 fad3 	bl	8003904 <RCCEx_PLL2_Config>
 800335e:	4603      	mov	r3, r0
 8003360:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8003364:	e006      	b.n	8003374 <HAL_RCCEx_PeriphCLKConfig+0x6b8>
        /* ADCDAC clock source configuration done later after clock selection check */
        break;


      default:
        ret = HAL_ERROR;
 8003366:	2301      	movs	r3, #1
 8003368:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 800336c:	e002      	b.n	8003374 <HAL_RCCEx_PeriphCLKConfig+0x6b8>
        break;
 800336e:	bf00      	nop
 8003370:	e000      	b.n	8003374 <HAL_RCCEx_PeriphCLKConfig+0x6b8>
        break;
 8003372:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003374:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003378:	2b00      	cmp	r3, #0
 800337a:	d10c      	bne.n	8003396 <HAL_RCCEx_PeriphCLKConfig+0x6da>
    {
      /* Configure the ADCDAC interface clock source */
      __HAL_RCC_ADCDAC_CONFIG(pPeriphClkInit->AdcDacClockSelection);
 800337c:	4b96      	ldr	r3, [pc, #600]	@ (80035d8 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 800337e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003382:	f023 0107 	bic.w	r1, r3, #7
 8003386:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800338a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800338c:	4a92      	ldr	r2, [pc, #584]	@ (80035d8 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 800338e:	430b      	orrs	r3, r1
 8003390:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8003394:	e003      	b.n	800339e <HAL_RCCEx_PeriphCLKConfig+0x6e2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003396:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 800339a:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }

  }

  /*-------------------------- DAC low-power clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DAC_LP) == RCC_PERIPHCLK_DAC_LP)
 800339e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80033a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80033a6:	2100      	movs	r1, #0
 80033a8:	63b9      	str	r1, [r7, #56]	@ 0x38
 80033aa:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80033ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80033b0:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 80033b4:	460b      	mov	r3, r1
 80033b6:	4313      	orrs	r3, r2
 80033b8:	d022      	beq.n	8003400 <HAL_RCCEx_PeriphCLKConfig+0x744>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DACLPCLKSOURCE(pPeriphClkInit->DacLowPowerClockSelection));

    switch (pPeriphClkInit->DacLowPowerClockSelection)
 80033ba:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80033be:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	d005      	beq.n	80033d0 <HAL_RCCEx_PeriphCLKConfig+0x714>
 80033c4:	2b08      	cmp	r3, #8
 80033c6:	d005      	beq.n	80033d4 <HAL_RCCEx_PeriphCLKConfig+0x718>
        /* LSI is used as clock source for DAC low-power clock */
        /* DAC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80033c8:	2301      	movs	r3, #1
 80033ca:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 80033ce:	e002      	b.n	80033d6 <HAL_RCCEx_PeriphCLKConfig+0x71a>
        break;
 80033d0:	bf00      	nop
 80033d2:	e000      	b.n	80033d6 <HAL_RCCEx_PeriphCLKConfig+0x71a>
        break;
 80033d4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80033d6:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d10c      	bne.n	80033f8 <HAL_RCCEx_PeriphCLKConfig+0x73c>
    {
      /* Configure the DAC low-power interface clock source */
      __HAL_RCC_DAC_LP_CONFIG(pPeriphClkInit->DacLowPowerClockSelection);
 80033de:	4b7e      	ldr	r3, [pc, #504]	@ (80035d8 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 80033e0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80033e4:	f023 0108 	bic.w	r1, r3, #8
 80033e8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80033ec:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80033ee:	4a7a      	ldr	r2, [pc, #488]	@ (80035d8 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 80033f0:	430b      	orrs	r3, r1
 80033f2:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80033f6:	e003      	b.n	8003400 <HAL_RCCEx_PeriphCLKConfig+0x744>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80033f8:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80033fc:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }

  }

  /*-------------------------- RTC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003400:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003404:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003408:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 800340c:	633b      	str	r3, [r7, #48]	@ 0x30
 800340e:	2300      	movs	r3, #0
 8003410:	637b      	str	r3, [r7, #52]	@ 0x34
 8003412:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8003416:	460b      	mov	r3, r1
 8003418:	4313      	orrs	r3, r2
 800341a:	f000 80b0 	beq.w	800357e <HAL_RCCEx_PeriphCLKConfig+0x8c2>

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(pPeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
 800341e:	4b6f      	ldr	r3, [pc, #444]	@ (80035dc <HAL_RCCEx_PeriphCLKConfig+0x920>)
 8003420:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003422:	4a6e      	ldr	r2, [pc, #440]	@ (80035dc <HAL_RCCEx_PeriphCLKConfig+0x920>)
 8003424:	f043 0301 	orr.w	r3, r3, #1
 8003428:	6253      	str	r3, [r2, #36]	@ 0x24

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800342a:	f7fd faeb 	bl	8000a04 <HAL_GetTick>
 800342e:	f8c7 009c 	str.w	r0, [r7, #156]	@ 0x9c

    while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8003432:	e00b      	b.n	800344c <HAL_RCCEx_PeriphCLKConfig+0x790>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003434:	f7fd fae6 	bl	8000a04 <HAL_GetTick>
 8003438:	4602      	mov	r2, r0
 800343a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800343e:	1ad3      	subs	r3, r2, r3
 8003440:	2b02      	cmp	r3, #2
 8003442:	d903      	bls.n	800344c <HAL_RCCEx_PeriphCLKConfig+0x790>
      {
        ret = HAL_TIMEOUT;
 8003444:	2303      	movs	r3, #3
 8003446:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 800344a:	e005      	b.n	8003458 <HAL_RCCEx_PeriphCLKConfig+0x79c>
    while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 800344c:	4b63      	ldr	r3, [pc, #396]	@ (80035dc <HAL_RCCEx_PeriphCLKConfig+0x920>)
 800344e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003450:	f003 0301 	and.w	r3, r3, #1
 8003454:	2b00      	cmp	r3, #0
 8003456:	d0ed      	beq.n	8003434 <HAL_RCCEx_PeriphCLKConfig+0x778>
      }
    }

    if (ret == HAL_OK)
 8003458:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 800345c:	2b00      	cmp	r3, #0
 800345e:	f040 808a 	bne.w	8003576 <HAL_RCCEx_PeriphCLKConfig+0x8ba>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003462:	4b5d      	ldr	r3, [pc, #372]	@ (80035d8 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003464:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003468:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800346c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      if ((tmpregister != RCC_RTCCLKSOURCE_NO_CLK) && (tmpregister != pPeriphClkInit->RTCClockSelection))
 8003470:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003474:	2b00      	cmp	r3, #0
 8003476:	d022      	beq.n	80034be <HAL_RCCEx_PeriphCLKConfig+0x802>
 8003478:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800347c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800347e:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 8003482:	429a      	cmp	r2, r3
 8003484:	d01b      	beq.n	80034be <HAL_RCCEx_PeriphCLKConfig+0x802>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003486:	4b54      	ldr	r3, [pc, #336]	@ (80035d8 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003488:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800348c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003490:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003494:	4b50      	ldr	r3, [pc, #320]	@ (80035d8 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003496:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800349a:	4a4f      	ldr	r2, [pc, #316]	@ (80035d8 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 800349c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80034a0:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        __HAL_RCC_BACKUPRESET_RELEASE();
 80034a4:	4b4c      	ldr	r3, [pc, #304]	@ (80035d8 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 80034a6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80034aa:	4a4b      	ldr	r2, [pc, #300]	@ (80035d8 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 80034ac:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80034b0:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80034b4:	4a48      	ldr	r2, [pc, #288]	@ (80035d8 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 80034b6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80034ba:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80034be:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80034c2:	f003 0301 	and.w	r3, r3, #1
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d019      	beq.n	80034fe <HAL_RCCEx_PeriphCLKConfig+0x842>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80034ca:	f7fd fa9b 	bl	8000a04 <HAL_GetTick>
 80034ce:	f8c7 009c 	str.w	r0, [r7, #156]	@ 0x9c

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80034d2:	e00d      	b.n	80034f0 <HAL_RCCEx_PeriphCLKConfig+0x834>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80034d4:	f7fd fa96 	bl	8000a04 <HAL_GetTick>
 80034d8:	4602      	mov	r2, r0
 80034da:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80034de:	1ad3      	subs	r3, r2, r3
 80034e0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80034e4:	4293      	cmp	r3, r2
 80034e6:	d903      	bls.n	80034f0 <HAL_RCCEx_PeriphCLKConfig+0x834>
          {
            ret = HAL_TIMEOUT;
 80034e8:	2303      	movs	r3, #3
 80034ea:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
            break;
 80034ee:	e006      	b.n	80034fe <HAL_RCCEx_PeriphCLKConfig+0x842>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80034f0:	4b39      	ldr	r3, [pc, #228]	@ (80035d8 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 80034f2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80034f6:	f003 0302 	and.w	r3, r3, #2
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d0ea      	beq.n	80034d4 <HAL_RCCEx_PeriphCLKConfig+0x818>
          }
        }
      }

      if (ret == HAL_OK)
 80034fe:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003502:	2b00      	cmp	r3, #0
 8003504:	d132      	bne.n	800356c <HAL_RCCEx_PeriphCLKConfig+0x8b0>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(pPeriphClkInit->RTCClockSelection);
 8003506:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800350a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800350c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003510:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003514:	d10f      	bne.n	8003536 <HAL_RCCEx_PeriphCLKConfig+0x87a>
 8003516:	4b30      	ldr	r3, [pc, #192]	@ (80035d8 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003518:	69db      	ldr	r3, [r3, #28]
 800351a:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 800351e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003522:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003524:	091b      	lsrs	r3, r3, #4
 8003526:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800352a:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 800352e:	4a2a      	ldr	r2, [pc, #168]	@ (80035d8 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003530:	430b      	orrs	r3, r1
 8003532:	61d3      	str	r3, [r2, #28]
 8003534:	e005      	b.n	8003542 <HAL_RCCEx_PeriphCLKConfig+0x886>
 8003536:	4b28      	ldr	r3, [pc, #160]	@ (80035d8 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003538:	69db      	ldr	r3, [r3, #28]
 800353a:	4a27      	ldr	r2, [pc, #156]	@ (80035d8 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 800353c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8003540:	61d3      	str	r3, [r2, #28]
 8003542:	4b25      	ldr	r3, [pc, #148]	@ (80035d8 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003544:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003548:	4a23      	ldr	r2, [pc, #140]	@ (80035d8 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 800354a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800354e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8003552:	4b21      	ldr	r3, [pc, #132]	@ (80035d8 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003554:	f8d3 10f0 	ldr.w	r1, [r3, #240]	@ 0xf0
 8003558:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800355c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800355e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003562:	4a1d      	ldr	r2, [pc, #116]	@ (80035d8 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003564:	430b      	orrs	r3, r1
 8003566:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800356a:	e008      	b.n	800357e <HAL_RCCEx_PeriphCLKConfig+0x8c2>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800356c:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003570:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
 8003574:	e003      	b.n	800357e <HAL_RCCEx_PeriphCLKConfig+0x8c2>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003576:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 800357a:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }

  }

  /*------------------------------ RNG Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800357e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003582:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003586:	f002 6380 	and.w	r3, r2, #67108864	@ 0x4000000
 800358a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800358c:	2300      	movs	r3, #0
 800358e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003590:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8003594:	460b      	mov	r3, r1
 8003596:	4313      	orrs	r3, r2
 8003598:	d038      	beq.n	800360c <HAL_RCCEx_PeriphCLKConfig+0x950>
  {

    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(pPeriphClkInit->RngClockSelection));

    switch (pPeriphClkInit->RngClockSelection)
 800359a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800359e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80035a0:	2b30      	cmp	r3, #48	@ 0x30
 80035a2:	d014      	beq.n	80035ce <HAL_RCCEx_PeriphCLKConfig+0x912>
 80035a4:	2b30      	cmp	r3, #48	@ 0x30
 80035a6:	d80e      	bhi.n	80035c6 <HAL_RCCEx_PeriphCLKConfig+0x90a>
 80035a8:	2b20      	cmp	r3, #32
 80035aa:	d012      	beq.n	80035d2 <HAL_RCCEx_PeriphCLKConfig+0x916>
 80035ac:	2b20      	cmp	r3, #32
 80035ae:	d80a      	bhi.n	80035c6 <HAL_RCCEx_PeriphCLKConfig+0x90a>
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d015      	beq.n	80035e0 <HAL_RCCEx_PeriphCLKConfig+0x924>
 80035b4:	2b10      	cmp	r3, #16
 80035b6:	d106      	bne.n	80035c6 <HAL_RCCEx_PeriphCLKConfig+0x90a>
        /* RNG clock source configuration done later after clock selection check */
        break;

      case RCC_RNGCLKSOURCE_PLL1Q: /* PLL1 is used as clock source for RNG*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80035b8:	4b07      	ldr	r3, [pc, #28]	@ (80035d8 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 80035ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80035bc:	4a06      	ldr	r2, [pc, #24]	@ (80035d8 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 80035be:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80035c2:	6293      	str	r3, [r2, #40]	@ 0x28
        /* RNG clock source configuration done later after clock selection check */
        break;
 80035c4:	e00d      	b.n	80035e2 <HAL_RCCEx_PeriphCLKConfig+0x926>

        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80035c6:	2301      	movs	r3, #1
 80035c8:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 80035cc:	e009      	b.n	80035e2 <HAL_RCCEx_PeriphCLKConfig+0x926>
        break;
 80035ce:	bf00      	nop
 80035d0:	e007      	b.n	80035e2 <HAL_RCCEx_PeriphCLKConfig+0x926>
        break;
 80035d2:	bf00      	nop
 80035d4:	e005      	b.n	80035e2 <HAL_RCCEx_PeriphCLKConfig+0x926>
 80035d6:	bf00      	nop
 80035d8:	44020c00 	.word	0x44020c00
 80035dc:	44020800 	.word	0x44020800
        break;
 80035e0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80035e2:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d10c      	bne.n	8003604 <HAL_RCCEx_PeriphCLKConfig+0x948>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(pPeriphClkInit->RngClockSelection);
 80035ea:	4bb5      	ldr	r3, [pc, #724]	@ (80038c0 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 80035ec:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80035f0:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80035f4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80035f8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80035fa:	49b1      	ldr	r1, [pc, #708]	@ (80038c0 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 80035fc:	4313      	orrs	r3, r2
 80035fe:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
 8003602:	e003      	b.n	800360c <HAL_RCCEx_PeriphCLKConfig+0x950>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003604:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003608:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2

  }
#endif /* SDMMC2 */

  /*-------------------------- SPI1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
 800360c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003610:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003614:	f002 6300 	and.w	r3, r2, #134217728	@ 0x8000000
 8003618:	623b      	str	r3, [r7, #32]
 800361a:	2300      	movs	r3, #0
 800361c:	627b      	str	r3, [r7, #36]	@ 0x24
 800361e:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8003622:	460b      	mov	r3, r1
 8003624:	4313      	orrs	r3, r2
 8003626:	d03c      	beq.n	80036a2 <HAL_RCCEx_PeriphCLKConfig+0x9e6>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI1CLKSOURCE(pPeriphClkInit->Spi1ClockSelection));

    switch (pPeriphClkInit->Spi1ClockSelection)
 8003628:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800362c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800362e:	2b04      	cmp	r3, #4
 8003630:	d81d      	bhi.n	800366e <HAL_RCCEx_PeriphCLKConfig+0x9b2>
 8003632:	a201      	add	r2, pc, #4	@ (adr r2, 8003638 <HAL_RCCEx_PeriphCLKConfig+0x97c>)
 8003634:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003638:	0800364d 	.word	0x0800364d
 800363c:	0800365b 	.word	0x0800365b
 8003640:	0800366f 	.word	0x0800366f
 8003644:	08003677 	.word	0x08003677
 8003648:	08003677 	.word	0x08003677
    {
      case RCC_SPI1CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI1 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800364c:	4b9c      	ldr	r3, [pc, #624]	@ (80038c0 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 800364e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003650:	4a9b      	ldr	r2, [pc, #620]	@ (80038c0 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8003652:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003656:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 8003658:	e00e      	b.n	8003678 <HAL_RCCEx_PeriphCLKConfig+0x9bc>

      case RCC_SPI1CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800365a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800365e:	3308      	adds	r3, #8
 8003660:	4618      	mov	r0, r3
 8003662:	f000 f94f 	bl	8003904 <RCCEx_PLL2_Config>
 8003666:	4603      	mov	r3, r0
 8003668:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 800366c:	e004      	b.n	8003678 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1 clock */
        /* SPI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800366e:	2301      	movs	r3, #1
 8003670:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8003674:	e000      	b.n	8003678 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
        break;
 8003676:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003678:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 800367c:	2b00      	cmp	r3, #0
 800367e:	d10c      	bne.n	800369a <HAL_RCCEx_PeriphCLKConfig+0x9de>
    {
      /* Configure the SPI1 clock source */
      __HAL_RCC_SPI1_CONFIG(pPeriphClkInit->Spi1ClockSelection);
 8003680:	4b8f      	ldr	r3, [pc, #572]	@ (80038c0 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8003682:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003686:	f023 0207 	bic.w	r2, r3, #7
 800368a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800368e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003690:	498b      	ldr	r1, [pc, #556]	@ (80038c0 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8003692:	4313      	orrs	r3, r2
 8003694:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 8003698:	e003      	b.n	80036a2 <HAL_RCCEx_PeriphCLKConfig+0x9e6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800369a:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 800369e:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }

  }

  /*-------------------------- SPI2 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI2) == RCC_PERIPHCLK_SPI2)
 80036a2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80036a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80036aa:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 80036ae:	61bb      	str	r3, [r7, #24]
 80036b0:	2300      	movs	r3, #0
 80036b2:	61fb      	str	r3, [r7, #28]
 80036b4:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 80036b8:	460b      	mov	r3, r1
 80036ba:	4313      	orrs	r3, r2
 80036bc:	d03c      	beq.n	8003738 <HAL_RCCEx_PeriphCLKConfig+0xa7c>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI2CLKSOURCE(pPeriphClkInit->Spi2ClockSelection));

    switch (pPeriphClkInit->Spi2ClockSelection)
 80036be:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80036c2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80036c4:	2b20      	cmp	r3, #32
 80036c6:	d01f      	beq.n	8003708 <HAL_RCCEx_PeriphCLKConfig+0xa4c>
 80036c8:	2b20      	cmp	r3, #32
 80036ca:	d819      	bhi.n	8003700 <HAL_RCCEx_PeriphCLKConfig+0xa44>
 80036cc:	2b18      	cmp	r3, #24
 80036ce:	d01d      	beq.n	800370c <HAL_RCCEx_PeriphCLKConfig+0xa50>
 80036d0:	2b18      	cmp	r3, #24
 80036d2:	d815      	bhi.n	8003700 <HAL_RCCEx_PeriphCLKConfig+0xa44>
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d002      	beq.n	80036de <HAL_RCCEx_PeriphCLKConfig+0xa22>
 80036d8:	2b08      	cmp	r3, #8
 80036da:	d007      	beq.n	80036ec <HAL_RCCEx_PeriphCLKConfig+0xa30>
 80036dc:	e010      	b.n	8003700 <HAL_RCCEx_PeriphCLKConfig+0xa44>
    {
      case RCC_SPI2CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI2 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80036de:	4b78      	ldr	r3, [pc, #480]	@ (80038c0 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 80036e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80036e2:	4a77      	ldr	r2, [pc, #476]	@ (80038c0 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 80036e4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80036e8:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 80036ea:	e010      	b.n	800370e <HAL_RCCEx_PeriphCLKConfig+0xa52>

      case RCC_SPI2CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80036ec:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80036f0:	3308      	adds	r3, #8
 80036f2:	4618      	mov	r0, r3
 80036f4:	f000 f906 	bl	8003904 <RCCEx_PLL2_Config>
 80036f8:	4603      	mov	r3, r0
 80036fa:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 80036fe:	e006      	b.n	800370e <HAL_RCCEx_PeriphCLKConfig+0xa52>
        /* HSI, HSE, or CSI oscillator is used as source of SPI2 clock */
        /* SPI2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003700:	2301      	movs	r3, #1
 8003702:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8003706:	e002      	b.n	800370e <HAL_RCCEx_PeriphCLKConfig+0xa52>
        break;
 8003708:	bf00      	nop
 800370a:	e000      	b.n	800370e <HAL_RCCEx_PeriphCLKConfig+0xa52>
        break;
 800370c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800370e:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003712:	2b00      	cmp	r3, #0
 8003714:	d10c      	bne.n	8003730 <HAL_RCCEx_PeriphCLKConfig+0xa74>
    {
      /* Configure the SPI2 clock source */
      __HAL_RCC_SPI2_CONFIG(pPeriphClkInit->Spi2ClockSelection);
 8003716:	4b6a      	ldr	r3, [pc, #424]	@ (80038c0 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8003718:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800371c:	f023 0238 	bic.w	r2, r3, #56	@ 0x38
 8003720:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003724:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003726:	4966      	ldr	r1, [pc, #408]	@ (80038c0 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8003728:	4313      	orrs	r3, r2
 800372a:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 800372e:	e003      	b.n	8003738 <HAL_RCCEx_PeriphCLKConfig+0xa7c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003730:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003734:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }

  }

  /*-------------------------- SPI3 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI3) == RCC_PERIPHCLK_SPI3)
 8003738:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800373c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003740:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8003744:	613b      	str	r3, [r7, #16]
 8003746:	2300      	movs	r3, #0
 8003748:	617b      	str	r3, [r7, #20]
 800374a:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800374e:	460b      	mov	r3, r1
 8003750:	4313      	orrs	r3, r2
 8003752:	d03e      	beq.n	80037d2 <HAL_RCCEx_PeriphCLKConfig+0xb16>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI3CLKSOURCE(pPeriphClkInit->Spi3ClockSelection));

    switch (pPeriphClkInit->Spi3ClockSelection)
 8003754:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003758:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800375a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800375e:	d020      	beq.n	80037a2 <HAL_RCCEx_PeriphCLKConfig+0xae6>
 8003760:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003764:	d819      	bhi.n	800379a <HAL_RCCEx_PeriphCLKConfig+0xade>
 8003766:	2bc0      	cmp	r3, #192	@ 0xc0
 8003768:	d01d      	beq.n	80037a6 <HAL_RCCEx_PeriphCLKConfig+0xaea>
 800376a:	2bc0      	cmp	r3, #192	@ 0xc0
 800376c:	d815      	bhi.n	800379a <HAL_RCCEx_PeriphCLKConfig+0xade>
 800376e:	2b00      	cmp	r3, #0
 8003770:	d002      	beq.n	8003778 <HAL_RCCEx_PeriphCLKConfig+0xabc>
 8003772:	2b40      	cmp	r3, #64	@ 0x40
 8003774:	d007      	beq.n	8003786 <HAL_RCCEx_PeriphCLKConfig+0xaca>
 8003776:	e010      	b.n	800379a <HAL_RCCEx_PeriphCLKConfig+0xade>
    {
      case RCC_SPI3CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI3 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003778:	4b51      	ldr	r3, [pc, #324]	@ (80038c0 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 800377a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800377c:	4a50      	ldr	r2, [pc, #320]	@ (80038c0 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 800377e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003782:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 8003784:	e010      	b.n	80037a8 <HAL_RCCEx_PeriphCLKConfig+0xaec>

      case RCC_SPI3CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI3*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003786:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800378a:	3308      	adds	r3, #8
 800378c:	4618      	mov	r0, r3
 800378e:	f000 f8b9 	bl	8003904 <RCCEx_PLL2_Config>
 8003792:	4603      	mov	r3, r0
 8003794:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 8003798:	e006      	b.n	80037a8 <HAL_RCCEx_PeriphCLKConfig+0xaec>
        /* HSI, HSE, or CSI oscillator is used as source of SPI3 clock */
        /* SPI3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800379a:	2301      	movs	r3, #1
 800379c:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 80037a0:	e002      	b.n	80037a8 <HAL_RCCEx_PeriphCLKConfig+0xaec>
        break;
 80037a2:	bf00      	nop
 80037a4:	e000      	b.n	80037a8 <HAL_RCCEx_PeriphCLKConfig+0xaec>
        break;
 80037a6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80037a8:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d10c      	bne.n	80037ca <HAL_RCCEx_PeriphCLKConfig+0xb0e>
    {
      /* Configure the SPI3 clock source */
      __HAL_RCC_SPI3_CONFIG(pPeriphClkInit->Spi3ClockSelection);
 80037b0:	4b43      	ldr	r3, [pc, #268]	@ (80038c0 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 80037b2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80037b6:	f423 72e0 	bic.w	r2, r3, #448	@ 0x1c0
 80037ba:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80037be:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80037c0:	493f      	ldr	r1, [pc, #252]	@ (80038c0 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 80037c2:	4313      	orrs	r3, r2
 80037c4:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 80037c8:	e003      	b.n	80037d2 <HAL_RCCEx_PeriphCLKConfig+0xb16>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80037ca:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80037ce:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }
#endif /* OCTOSPI1*/

  /*-------------------------- FDCAN kernel clock source configuration -------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80037d2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80037d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037da:	2100      	movs	r1, #0
 80037dc:	60b9      	str	r1, [r7, #8]
 80037de:	f003 0304 	and.w	r3, r3, #4
 80037e2:	60fb      	str	r3, [r7, #12]
 80037e4:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 80037e8:	460b      	mov	r3, r1
 80037ea:	4313      	orrs	r3, r2
 80037ec:	d038      	beq.n	8003860 <HAL_RCCEx_PeriphCLKConfig+0xba4>
  {
    assert_param(IS_RCC_FDCANCLK(pPeriphClkInit->FdcanClockSelection));

    switch (pPeriphClkInit->FdcanClockSelection)
 80037ee:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80037f2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80037f4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80037f8:	d00e      	beq.n	8003818 <HAL_RCCEx_PeriphCLKConfig+0xb5c>
 80037fa:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80037fe:	d815      	bhi.n	800382c <HAL_RCCEx_PeriphCLKConfig+0xb70>
 8003800:	2b00      	cmp	r3, #0
 8003802:	d017      	beq.n	8003834 <HAL_RCCEx_PeriphCLKConfig+0xb78>
 8003804:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003808:	d110      	bne.n	800382c <HAL_RCCEx_PeriphCLKConfig+0xb70>
        /* FDCAN kernel clock source config set later after clock selection check */
        break;

      case RCC_FDCANCLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for FDCAN kernel clock*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800380a:	4b2d      	ldr	r3, [pc, #180]	@ (80038c0 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 800380c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800380e:	4a2c      	ldr	r2, [pc, #176]	@ (80038c0 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8003810:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003814:	6293      	str	r3, [r2, #40]	@ 0x28
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 8003816:	e00e      	b.n	8003836 <HAL_RCCEx_PeriphCLKConfig+0xb7a>

      case RCC_FDCANCLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for FDCAN kernel clock*/
        /* PLL2Q input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003818:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800381c:	3308      	adds	r3, #8
 800381e:	4618      	mov	r0, r3
 8003820:	f000 f870 	bl	8003904 <RCCEx_PLL2_Config>
 8003824:	4603      	mov	r3, r0
 8003826:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 800382a:	e004      	b.n	8003836 <HAL_RCCEx_PeriphCLKConfig+0xb7a>

      default:
        ret = HAL_ERROR;
 800382c:	2301      	movs	r3, #1
 800382e:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8003832:	e000      	b.n	8003836 <HAL_RCCEx_PeriphCLKConfig+0xb7a>
        break;
 8003834:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003836:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 800383a:	2b00      	cmp	r3, #0
 800383c:	d10c      	bne.n	8003858 <HAL_RCCEx_PeriphCLKConfig+0xb9c>
    {
      /* Set the source of FDCAN kernel clock*/
      __HAL_RCC_FDCAN_CONFIG(pPeriphClkInit->FdcanClockSelection);
 800383e:	4b20      	ldr	r3, [pc, #128]	@ (80038c0 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8003840:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003844:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003848:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800384c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800384e:	491c      	ldr	r1, [pc, #112]	@ (80038c0 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8003850:	4313      	orrs	r3, r2
 8003852:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
 8003856:	e003      	b.n	8003860 <HAL_RCCEx_PeriphCLKConfig+0xba4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003858:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 800385c:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003860:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003864:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003868:	2100      	movs	r1, #0
 800386a:	6039      	str	r1, [r7, #0]
 800386c:	f003 0310 	and.w	r3, r3, #16
 8003870:	607b      	str	r3, [r7, #4]
 8003872:	e9d7 1200 	ldrd	r1, r2, [r7]
 8003876:	460b      	mov	r3, r1
 8003878:	4313      	orrs	r3, r2
 800387a:	d039      	beq.n	80038f0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
  {

    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(pPeriphClkInit->UsbClockSelection));

    switch (pPeriphClkInit->UsbClockSelection)
 800387c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003880:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003882:	2b30      	cmp	r3, #48	@ 0x30
 8003884:	d01e      	beq.n	80038c4 <HAL_RCCEx_PeriphCLKConfig+0xc08>
 8003886:	2b30      	cmp	r3, #48	@ 0x30
 8003888:	d815      	bhi.n	80038b6 <HAL_RCCEx_PeriphCLKConfig+0xbfa>
 800388a:	2b10      	cmp	r3, #16
 800388c:	d002      	beq.n	8003894 <HAL_RCCEx_PeriphCLKConfig+0xbd8>
 800388e:	2b20      	cmp	r3, #32
 8003890:	d007      	beq.n	80038a2 <HAL_RCCEx_PeriphCLKConfig+0xbe6>
 8003892:	e010      	b.n	80038b6 <HAL_RCCEx_PeriphCLKConfig+0xbfa>
    {
      case RCC_USBCLKSOURCE_PLL1Q:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003894:	4b0a      	ldr	r3, [pc, #40]	@ (80038c0 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8003896:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003898:	4a09      	ldr	r2, [pc, #36]	@ (80038c0 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 800389a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800389e:	6293      	str	r3, [r2, #40]	@ 0x28

        /* USB clock source configuration done later after clock selection check */
        break;
 80038a0:	e011      	b.n	80038c6 <HAL_RCCEx_PeriphCLKConfig+0xc0a>
        /* PLL3Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
#else
      case RCC_USBCLKSOURCE_PLL2Q: /* PLL2 is used as clock source for USB*/
        /* PLL2Q input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80038a2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80038a6:	3308      	adds	r3, #8
 80038a8:	4618      	mov	r0, r3
 80038aa:	f000 f82b 	bl	8003904 <RCCEx_PLL2_Config>
 80038ae:	4603      	mov	r3, r0
 80038b0:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
#endif /* RCC_USBCLKSOURCE_PLL3Q */
        /* USB clock source configuration done later after clock selection check */
        break;
 80038b4:	e007      	b.n	80038c6 <HAL_RCCEx_PeriphCLKConfig+0xc0a>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80038b6:	2301      	movs	r3, #1
 80038b8:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 80038bc:	e003      	b.n	80038c6 <HAL_RCCEx_PeriphCLKConfig+0xc0a>
 80038be:	bf00      	nop
 80038c0:	44020c00 	.word	0x44020c00
        break;
 80038c4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80038c6:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d10c      	bne.n	80038e8 <HAL_RCCEx_PeriphCLKConfig+0xc2c>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(pPeriphClkInit->UsbClockSelection);
 80038ce:	4b0c      	ldr	r3, [pc, #48]	@ (8003900 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 80038d0:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80038d4:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80038d8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80038dc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80038de:	4908      	ldr	r1, [pc, #32]	@ (8003900 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 80038e0:	4313      	orrs	r3, r2
 80038e2:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 80038e6:	e003      	b.n	80038f0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80038e8:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80038ec:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    __HAL_RCC_CEC_CONFIG(pPeriphClkInit->CecClockSelection);

  }
#endif /* CEC */

  return status;
 80038f0:	f897 30a2 	ldrb.w	r3, [r7, #162]	@ 0xa2
}
 80038f4:	4618      	mov	r0, r3
 80038f6:	37a8      	adds	r7, #168	@ 0xa8
 80038f8:	46bd      	mov	sp, r7
 80038fa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80038fe:	bf00      	nop
 8003900:	44020c00 	.word	0x44020c00

08003904 <RCCEx_PLL2_Config>:
  *         contains the configuration parameters M, N, FRACN, VCI/VCO ranges as well as PLL2 output clocks dividers
  * @note   PLL2 is temporary disabled to apply new parameters
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2)
{
 8003904:	b580      	push	{r7, lr}
 8003906:	b084      	sub	sp, #16
 8003908:	af00      	add	r7, sp, #0
 800390a:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLL2_VCIRGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2_VCORGE_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLL2_FRACN_VALUE(pll2->PLL2FRACN));

  /* Disable  PLL2. */
  __HAL_RCC_PLL2_DISABLE();
 800390c:	4b48      	ldr	r3, [pc, #288]	@ (8003a30 <RCCEx_PLL2_Config+0x12c>)
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	4a47      	ldr	r2, [pc, #284]	@ (8003a30 <RCCEx_PLL2_Config+0x12c>)
 8003912:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8003916:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8003918:	f7fd f874 	bl	8000a04 <HAL_GetTick>
 800391c:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is disabled */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800391e:	e008      	b.n	8003932 <RCCEx_PLL2_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8003920:	f7fd f870 	bl	8000a04 <HAL_GetTick>
 8003924:	4602      	mov	r2, r0
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	1ad3      	subs	r3, r2, r3
 800392a:	2b02      	cmp	r3, #2
 800392c:	d901      	bls.n	8003932 <RCCEx_PLL2_Config+0x2e>
    {
      return HAL_TIMEOUT;
 800392e:	2303      	movs	r3, #3
 8003930:	e07a      	b.n	8003a28 <RCCEx_PLL2_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8003932:	4b3f      	ldr	r3, [pc, #252]	@ (8003a30 <RCCEx_PLL2_Config+0x12c>)
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800393a:	2b00      	cmp	r3, #0
 800393c:	d1f0      	bne.n	8003920 <RCCEx_PLL2_Config+0x1c>
    }
  }

  /* Configure PLL2 multiplication and division factors. */
  __HAL_RCC_PLL2_CONFIG(pll2->PLL2Source,
 800393e:	4b3c      	ldr	r3, [pc, #240]	@ (8003a30 <RCCEx_PLL2_Config+0x12c>)
 8003940:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003942:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8003946:	f023 0303 	bic.w	r3, r3, #3
 800394a:	687a      	ldr	r2, [r7, #4]
 800394c:	6811      	ldr	r1, [r2, #0]
 800394e:	687a      	ldr	r2, [r7, #4]
 8003950:	6852      	ldr	r2, [r2, #4]
 8003952:	0212      	lsls	r2, r2, #8
 8003954:	430a      	orrs	r2, r1
 8003956:	4936      	ldr	r1, [pc, #216]	@ (8003a30 <RCCEx_PLL2_Config+0x12c>)
 8003958:	4313      	orrs	r3, r2
 800395a:	62cb      	str	r3, [r1, #44]	@ 0x2c
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	689b      	ldr	r3, [r3, #8]
 8003960:	3b01      	subs	r3, #1
 8003962:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	68db      	ldr	r3, [r3, #12]
 800396a:	3b01      	subs	r3, #1
 800396c:	025b      	lsls	r3, r3, #9
 800396e:	b29b      	uxth	r3, r3
 8003970:	431a      	orrs	r2, r3
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	691b      	ldr	r3, [r3, #16]
 8003976:	3b01      	subs	r3, #1
 8003978:	041b      	lsls	r3, r3, #16
 800397a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800397e:	431a      	orrs	r2, r3
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	695b      	ldr	r3, [r3, #20]
 8003984:	3b01      	subs	r3, #1
 8003986:	061b      	lsls	r3, r3, #24
 8003988:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800398c:	4928      	ldr	r1, [pc, #160]	@ (8003a30 <RCCEx_PLL2_Config+0x12c>)
 800398e:	4313      	orrs	r3, r2
 8003990:	63cb      	str	r3, [r1, #60]	@ 0x3c
                        pll2->PLL2P,
                        pll2->PLL2Q,
                        pll2->PLL2R);

  /* Select PLL2 input reference frequency range: VCI */
  __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE);
 8003992:	4b27      	ldr	r3, [pc, #156]	@ (8003a30 <RCCEx_PLL2_Config+0x12c>)
 8003994:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003996:	f023 020c 	bic.w	r2, r3, #12
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	699b      	ldr	r3, [r3, #24]
 800399e:	4924      	ldr	r1, [pc, #144]	@ (8003a30 <RCCEx_PLL2_Config+0x12c>)
 80039a0:	4313      	orrs	r3, r2
 80039a2:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Select PLL2 output frequency range : VCO */
  __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL);
 80039a4:	4b22      	ldr	r3, [pc, #136]	@ (8003a30 <RCCEx_PLL2_Config+0x12c>)
 80039a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80039a8:	f023 0220 	bic.w	r2, r3, #32
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	69db      	ldr	r3, [r3, #28]
 80039b0:	491f      	ldr	r1, [pc, #124]	@ (8003a30 <RCCEx_PLL2_Config+0x12c>)
 80039b2:	4313      	orrs	r3, r2
 80039b4:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Configure the PLL2 Clock output(s) */
  __HAL_RCC_PLL2_CLKOUT_ENABLE(pll2->PLL2ClockOut);
 80039b6:	4b1e      	ldr	r3, [pc, #120]	@ (8003a30 <RCCEx_PLL2_Config+0x12c>)
 80039b8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039be:	491c      	ldr	r1, [pc, #112]	@ (8003a30 <RCCEx_PLL2_Config+0x12c>)
 80039c0:	4313      	orrs	r3, r2
 80039c2:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Disable PLL2FRACN . */
  __HAL_RCC_PLL2_FRACN_DISABLE();
 80039c4:	4b1a      	ldr	r3, [pc, #104]	@ (8003a30 <RCCEx_PLL2_Config+0x12c>)
 80039c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80039c8:	4a19      	ldr	r2, [pc, #100]	@ (8003a30 <RCCEx_PLL2_Config+0x12c>)
 80039ca:	f023 0310 	bic.w	r3, r3, #16
 80039ce:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL2_FRACN_CONFIG(pll2->PLL2FRACN);
 80039d0:	4b17      	ldr	r3, [pc, #92]	@ (8003a30 <RCCEx_PLL2_Config+0x12c>)
 80039d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039d4:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80039d8:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 80039dc:	687a      	ldr	r2, [r7, #4]
 80039de:	6a12      	ldr	r2, [r2, #32]
 80039e0:	00d2      	lsls	r2, r2, #3
 80039e2:	4913      	ldr	r1, [pc, #76]	@ (8003a30 <RCCEx_PLL2_Config+0x12c>)
 80039e4:	4313      	orrs	r3, r2
 80039e6:	640b      	str	r3, [r1, #64]	@ 0x40

  /* Enable PLL2FRACN . */
  __HAL_RCC_PLL2_FRACN_ENABLE();
 80039e8:	4b11      	ldr	r3, [pc, #68]	@ (8003a30 <RCCEx_PLL2_Config+0x12c>)
 80039ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80039ec:	4a10      	ldr	r2, [pc, #64]	@ (8003a30 <RCCEx_PLL2_Config+0x12c>)
 80039ee:	f043 0310 	orr.w	r3, r3, #16
 80039f2:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Enable  PLL2. */
  __HAL_RCC_PLL2_ENABLE();
 80039f4:	4b0e      	ldr	r3, [pc, #56]	@ (8003a30 <RCCEx_PLL2_Config+0x12c>)
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	4a0d      	ldr	r2, [pc, #52]	@ (8003a30 <RCCEx_PLL2_Config+0x12c>)
 80039fa:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80039fe:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8003a00:	f7fd f800 	bl	8000a04 <HAL_GetTick>
 8003a04:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8003a06:	e008      	b.n	8003a1a <RCCEx_PLL2_Config+0x116>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8003a08:	f7fc fffc 	bl	8000a04 <HAL_GetTick>
 8003a0c:	4602      	mov	r2, r0
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	1ad3      	subs	r3, r2, r3
 8003a12:	2b02      	cmp	r3, #2
 8003a14:	d901      	bls.n	8003a1a <RCCEx_PLL2_Config+0x116>
    {
      return HAL_TIMEOUT;
 8003a16:	2303      	movs	r3, #3
 8003a18:	e006      	b.n	8003a28 <RCCEx_PLL2_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8003a1a:	4b05      	ldr	r3, [pc, #20]	@ (8003a30 <RCCEx_PLL2_Config+0x12c>)
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d0f0      	beq.n	8003a08 <RCCEx_PLL2_Config+0x104>
    }
  }
  return HAL_OK;
 8003a26:	2300      	movs	r3, #0

}
 8003a28:	4618      	mov	r0, r3
 8003a2a:	3710      	adds	r7, #16
 8003a2c:	46bd      	mov	sp, r7
 8003a2e:	bd80      	pop	{r7, pc}
 8003a30:	44020c00 	.word	0x44020c00

08003a34 <memset>:
 8003a34:	4402      	add	r2, r0
 8003a36:	4603      	mov	r3, r0
 8003a38:	4293      	cmp	r3, r2
 8003a3a:	d100      	bne.n	8003a3e <memset+0xa>
 8003a3c:	4770      	bx	lr
 8003a3e:	f803 1b01 	strb.w	r1, [r3], #1
 8003a42:	e7f9      	b.n	8003a38 <memset+0x4>

08003a44 <__libc_init_array>:
 8003a44:	b570      	push	{r4, r5, r6, lr}
 8003a46:	4d0d      	ldr	r5, [pc, #52]	@ (8003a7c <__libc_init_array+0x38>)
 8003a48:	2600      	movs	r6, #0
 8003a4a:	4c0d      	ldr	r4, [pc, #52]	@ (8003a80 <__libc_init_array+0x3c>)
 8003a4c:	1b64      	subs	r4, r4, r5
 8003a4e:	10a4      	asrs	r4, r4, #2
 8003a50:	42a6      	cmp	r6, r4
 8003a52:	d109      	bne.n	8003a68 <__libc_init_array+0x24>
 8003a54:	4d0b      	ldr	r5, [pc, #44]	@ (8003a84 <__libc_init_array+0x40>)
 8003a56:	2600      	movs	r6, #0
 8003a58:	4c0b      	ldr	r4, [pc, #44]	@ (8003a88 <__libc_init_array+0x44>)
 8003a5a:	f000 f817 	bl	8003a8c <_init>
 8003a5e:	1b64      	subs	r4, r4, r5
 8003a60:	10a4      	asrs	r4, r4, #2
 8003a62:	42a6      	cmp	r6, r4
 8003a64:	d105      	bne.n	8003a72 <__libc_init_array+0x2e>
 8003a66:	bd70      	pop	{r4, r5, r6, pc}
 8003a68:	f855 3b04 	ldr.w	r3, [r5], #4
 8003a6c:	3601      	adds	r6, #1
 8003a6e:	4798      	blx	r3
 8003a70:	e7ee      	b.n	8003a50 <__libc_init_array+0xc>
 8003a72:	f855 3b04 	ldr.w	r3, [r5], #4
 8003a76:	3601      	adds	r6, #1
 8003a78:	4798      	blx	r3
 8003a7a:	e7f2      	b.n	8003a62 <__libc_init_array+0x1e>
 8003a7c:	08003ac4 	.word	0x08003ac4
 8003a80:	08003ac4 	.word	0x08003ac4
 8003a84:	08003ac4 	.word	0x08003ac4
 8003a88:	08003ac8 	.word	0x08003ac8

08003a8c <_init>:
 8003a8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003a8e:	bf00      	nop
 8003a90:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003a92:	bc08      	pop	{r3}
 8003a94:	469e      	mov	lr, r3
 8003a96:	4770      	bx	lr

08003a98 <_fini>:
 8003a98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003a9a:	bf00      	nop
 8003a9c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003a9e:	bc08      	pop	{r3}
 8003aa0:	469e      	mov	lr, r3
 8003aa2:	4770      	bx	lr
