
*** Running vivado
    with args -log testbench.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source testbench.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source testbench.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'e:/ComputerOrnazation/lab04'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'e:/IP_yyf_all_right_reserved/LOGIC'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'e:/lab01'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'e:/IP_yyf_all_right_reserved/MUX'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/vivado/Vivado/2020.2/data/ip'.
Command: synth_design -top testbench -part xc7k160tffg676-2L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Device 21-403] Loading part xc7k160tffg676-2L
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 25684
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1139.445 ; gain = 32.176
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'testbench' [E:/ComputerOrnazation/lab4_3/CPU_test_v/CPU_test.srcs/sources_1/new/testbench.v:23]
INFO: [Synth 8-6157] synthesizing module 'SCPU_more_int' [E:/ComputerOrnazation/lab4_3/CPU_test_v/CPU_test.srcs/sources_1/new/SCPU_more_int.v:23]
INFO: [Synth 8-6157] synthesizing module 'SCPU_ctrl_more_int' [E:/ComputerOrnazation/lab4_3/CPU_test_v/CPU_test.srcs/sources_1/new/SCPU_ctrl_more_int.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [E:/ComputerOrnazation/lab4_3/CPU_test_v/CPU_test.srcs/sources_1/new/SCPU_ctrl_more_int.v:67]
INFO: [Synth 8-226] default block is never used [E:/ComputerOrnazation/lab4_3/CPU_test_v/CPU_test.srcs/sources_1/new/SCPU_ctrl_more_int.v:79]
INFO: [Synth 8-155] case statement is not full and has no default [E:/ComputerOrnazation/lab4_3/CPU_test_v/CPU_test.srcs/sources_1/new/SCPU_ctrl_more_int.v:152]
WARNING: [Synth 8-151] case item 7'b0100000 is unreachable [E:/ComputerOrnazation/lab4_3/CPU_test_v/CPU_test.srcs/sources_1/new/SCPU_ctrl_more_int.v:186]
INFO: [Synth 8-155] case statement is not full and has no default [E:/ComputerOrnazation/lab4_3/CPU_test_v/CPU_test.srcs/sources_1/new/SCPU_ctrl_more_int.v:184]
INFO: [Synth 8-6155] done synthesizing module 'SCPU_ctrl_more_int' (1#1) [E:/ComputerOrnazation/lab4_3/CPU_test_v/CPU_test.srcs/sources_1/new/SCPU_ctrl_more_int.v:23]
INFO: [Synth 8-6157] synthesizing module 'Datapath_more_int' [E:/ComputerOrnazation/lab4_3/CPU_test_v/CPU_test.srcs/sources_1/new/Datapath_more_int.v:23]
INFO: [Synth 8-6157] synthesizing module 'ImmGen' [E:/ComputerOrnazation/lab4_3/CPU_test_v/CPU_test.srcs/sources_1/new/ImmGen.v:22]
INFO: [Synth 8-155] case statement is not full and has no default [E:/ComputerOrnazation/lab4_3/CPU_test_v/CPU_test.srcs/sources_1/new/ImmGen.v:28]
INFO: [Synth 8-6155] done synthesizing module 'ImmGen' (2#1) [E:/ComputerOrnazation/lab4_3/CPU_test_v/CPU_test.srcs/sources_1/new/ImmGen.v:22]
INFO: [Synth 8-6157] synthesizing module 'MUX2T1_32' [E:/ComputerOrnazation/lab4_3/CPU_test_v/CPU_test.srcs/sources_1/new/MUX2T1_32.v:22]
INFO: [Synth 8-6155] done synthesizing module 'MUX2T1_32' (3#1) [E:/ComputerOrnazation/lab4_3/CPU_test_v/CPU_test.srcs/sources_1/new/MUX2T1_32.v:22]
INFO: [Synth 8-6157] synthesizing module 'MUX4T1_32' [E:/ComputerOrnazation/lab4_3/CPU_test_v/CPU_test.srcs/sources_1/new/MUX4T1_32.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MUX4T1_32' (4#1) [E:/ComputerOrnazation/lab4_3/CPU_test_v/CPU_test.srcs/sources_1/new/MUX4T1_32.v:23]
INFO: [Synth 8-226] default block is never used [E:/ComputerOrnazation/lab4_3/CPU_test_v/CPU_test.srcs/sources_1/new/Datapath_more_int.v:130]
INFO: [Synth 8-226] default block is never used [E:/ComputerOrnazation/lab4_3/CPU_test_v/CPU_test.srcs/sources_1/new/Datapath_more_int.v:139]
INFO: [Synth 8-226] default block is never used [E:/ComputerOrnazation/lab4_3/CPU_test_v/CPU_test.srcs/sources_1/new/Datapath_more_int.v:150]
INFO: [Synth 8-226] default block is never used [E:/ComputerOrnazation/lab4_3/CPU_test_v/CPU_test.srcs/sources_1/new/Datapath_more_int.v:157]
INFO: [Synth 8-6157] synthesizing module 'ALU_more_int' [E:/ComputerOrnazation/lab4_3/CPU_test_v/CPU_test.srcs/sources_1/new/ALU_more_int.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [E:/ComputerOrnazation/lab4_3/CPU_test_v/CPU_test.srcs/sources_1/new/ALU_more_int.v:35]
INFO: [Synth 8-6155] done synthesizing module 'ALU_more_int' (5#1) [E:/ComputerOrnazation/lab4_3/CPU_test_v/CPU_test.srcs/sources_1/new/ALU_more_int.v:23]
INFO: [Synth 8-6157] synthesizing module 'Regs_more_int' [E:/ComputerOrnazation/lab4_3/CPU_test_v/CPU_test.srcs/sources_1/new/Regs_more_int.v:22]
WARNING: [Synth 8-324] index 0 out of range [E:/ComputerOrnazation/lab4_3/CPU_test_v/CPU_test.srcs/sources_1/new/Regs_more_int.v:73]
INFO: [Synth 8-6155] done synthesizing module 'Regs_more_int' (6#1) [E:/ComputerOrnazation/lab4_3/CPU_test_v/CPU_test.srcs/sources_1/new/Regs_more_int.v:22]
INFO: [Synth 8-6157] synthesizing module 'Rv_int_more' [E:/ComputerOrnazation/lab4_3/CPU_test_v/CPU_test.srcs/sources_1/new/Rv_int_more.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Rv_int_more' (7#1) [E:/ComputerOrnazation/lab4_3/CPU_test_v/CPU_test.srcs/sources_1/new/Rv_int_more.v:23]
INFO: [Synth 8-6157] synthesizing module 'REG32_more' [E:/ComputerOrnazation/lab4_3/CPU_test_v/CPU_test.srcs/sources_1/new/REG32_more.v:23]
INFO: [Synth 8-6155] done synthesizing module 'REG32_more' (8#1) [E:/ComputerOrnazation/lab4_3/CPU_test_v/CPU_test.srcs/sources_1/new/REG32_more.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Datapath_more_int' (9#1) [E:/ComputerOrnazation/lab4_3/CPU_test_v/CPU_test.srcs/sources_1/new/Datapath_more_int.v:23]
WARNING: [Synth 8-7071] port 'imm' of module 'Datapath_more_int' is unconnected for instance 'DataPath' [E:/ComputerOrnazation/lab4_3/CPU_test_v/CPU_test.srcs/sources_1/new/SCPU_more_int.v:119]
WARNING: [Synth 8-7023] instance 'DataPath' of module 'Datapath_more_int' has 65 connections declared, but only 64 given [E:/ComputerOrnazation/lab4_3/CPU_test_v/CPU_test.srcs/sources_1/new/SCPU_more_int.v:119]
INFO: [Synth 8-6155] done synthesizing module 'SCPU_more_int' (10#1) [E:/ComputerOrnazation/lab4_3/CPU_test_v/CPU_test.srcs/sources_1/new/SCPU_more_int.v:23]
WARNING: [Synth 8-7071] port 'INT0' of module 'SCPU_more_int' is unconnected for instance 'u0' [E:/ComputerOrnazation/lab4_3/CPU_test_v/CPU_test.srcs/sources_1/new/testbench.v:39]
WARNING: [Synth 8-7071] port 'x0' of module 'SCPU_more_int' is unconnected for instance 'u0' [E:/ComputerOrnazation/lab4_3/CPU_test_v/CPU_test.srcs/sources_1/new/testbench.v:39]
WARNING: [Synth 8-7071] port 'x1' of module 'SCPU_more_int' is unconnected for instance 'u0' [E:/ComputerOrnazation/lab4_3/CPU_test_v/CPU_test.srcs/sources_1/new/testbench.v:39]
WARNING: [Synth 8-7071] port 'x2' of module 'SCPU_more_int' is unconnected for instance 'u0' [E:/ComputerOrnazation/lab4_3/CPU_test_v/CPU_test.srcs/sources_1/new/testbench.v:39]
WARNING: [Synth 8-7071] port 'x3' of module 'SCPU_more_int' is unconnected for instance 'u0' [E:/ComputerOrnazation/lab4_3/CPU_test_v/CPU_test.srcs/sources_1/new/testbench.v:39]
WARNING: [Synth 8-7071] port 'x4' of module 'SCPU_more_int' is unconnected for instance 'u0' [E:/ComputerOrnazation/lab4_3/CPU_test_v/CPU_test.srcs/sources_1/new/testbench.v:39]
WARNING: [Synth 8-7071] port 'x5' of module 'SCPU_more_int' is unconnected for instance 'u0' [E:/ComputerOrnazation/lab4_3/CPU_test_v/CPU_test.srcs/sources_1/new/testbench.v:39]
WARNING: [Synth 8-7071] port 'x6' of module 'SCPU_more_int' is unconnected for instance 'u0' [E:/ComputerOrnazation/lab4_3/CPU_test_v/CPU_test.srcs/sources_1/new/testbench.v:39]
WARNING: [Synth 8-7071] port 'x7' of module 'SCPU_more_int' is unconnected for instance 'u0' [E:/ComputerOrnazation/lab4_3/CPU_test_v/CPU_test.srcs/sources_1/new/testbench.v:39]
WARNING: [Synth 8-7071] port 'x8' of module 'SCPU_more_int' is unconnected for instance 'u0' [E:/ComputerOrnazation/lab4_3/CPU_test_v/CPU_test.srcs/sources_1/new/testbench.v:39]
WARNING: [Synth 8-7071] port 'x9' of module 'SCPU_more_int' is unconnected for instance 'u0' [E:/ComputerOrnazation/lab4_3/CPU_test_v/CPU_test.srcs/sources_1/new/testbench.v:39]
WARNING: [Synth 8-7071] port 'x10' of module 'SCPU_more_int' is unconnected for instance 'u0' [E:/ComputerOrnazation/lab4_3/CPU_test_v/CPU_test.srcs/sources_1/new/testbench.v:39]
WARNING: [Synth 8-7071] port 'x11' of module 'SCPU_more_int' is unconnected for instance 'u0' [E:/ComputerOrnazation/lab4_3/CPU_test_v/CPU_test.srcs/sources_1/new/testbench.v:39]
WARNING: [Synth 8-7071] port 'x12' of module 'SCPU_more_int' is unconnected for instance 'u0' [E:/ComputerOrnazation/lab4_3/CPU_test_v/CPU_test.srcs/sources_1/new/testbench.v:39]
WARNING: [Synth 8-7071] port 'x13' of module 'SCPU_more_int' is unconnected for instance 'u0' [E:/ComputerOrnazation/lab4_3/CPU_test_v/CPU_test.srcs/sources_1/new/testbench.v:39]
WARNING: [Synth 8-7071] port 'x14' of module 'SCPU_more_int' is unconnected for instance 'u0' [E:/ComputerOrnazation/lab4_3/CPU_test_v/CPU_test.srcs/sources_1/new/testbench.v:39]
WARNING: [Synth 8-7071] port 'x15' of module 'SCPU_more_int' is unconnected for instance 'u0' [E:/ComputerOrnazation/lab4_3/CPU_test_v/CPU_test.srcs/sources_1/new/testbench.v:39]
WARNING: [Synth 8-7071] port 'x16' of module 'SCPU_more_int' is unconnected for instance 'u0' [E:/ComputerOrnazation/lab4_3/CPU_test_v/CPU_test.srcs/sources_1/new/testbench.v:39]
WARNING: [Synth 8-7071] port 'x17' of module 'SCPU_more_int' is unconnected for instance 'u0' [E:/ComputerOrnazation/lab4_3/CPU_test_v/CPU_test.srcs/sources_1/new/testbench.v:39]
WARNING: [Synth 8-7071] port 'x18' of module 'SCPU_more_int' is unconnected for instance 'u0' [E:/ComputerOrnazation/lab4_3/CPU_test_v/CPU_test.srcs/sources_1/new/testbench.v:39]
WARNING: [Synth 8-7071] port 'x19' of module 'SCPU_more_int' is unconnected for instance 'u0' [E:/ComputerOrnazation/lab4_3/CPU_test_v/CPU_test.srcs/sources_1/new/testbench.v:39]
WARNING: [Synth 8-7071] port 'x20' of module 'SCPU_more_int' is unconnected for instance 'u0' [E:/ComputerOrnazation/lab4_3/CPU_test_v/CPU_test.srcs/sources_1/new/testbench.v:39]
WARNING: [Synth 8-7071] port 'x21' of module 'SCPU_more_int' is unconnected for instance 'u0' [E:/ComputerOrnazation/lab4_3/CPU_test_v/CPU_test.srcs/sources_1/new/testbench.v:39]
WARNING: [Synth 8-7071] port 'x22' of module 'SCPU_more_int' is unconnected for instance 'u0' [E:/ComputerOrnazation/lab4_3/CPU_test_v/CPU_test.srcs/sources_1/new/testbench.v:39]
WARNING: [Synth 8-7071] port 'x23' of module 'SCPU_more_int' is unconnected for instance 'u0' [E:/ComputerOrnazation/lab4_3/CPU_test_v/CPU_test.srcs/sources_1/new/testbench.v:39]
WARNING: [Synth 8-7071] port 'x24' of module 'SCPU_more_int' is unconnected for instance 'u0' [E:/ComputerOrnazation/lab4_3/CPU_test_v/CPU_test.srcs/sources_1/new/testbench.v:39]
WARNING: [Synth 8-7071] port 'x25' of module 'SCPU_more_int' is unconnected for instance 'u0' [E:/ComputerOrnazation/lab4_3/CPU_test_v/CPU_test.srcs/sources_1/new/testbench.v:39]
WARNING: [Synth 8-7071] port 'x26' of module 'SCPU_more_int' is unconnected for instance 'u0' [E:/ComputerOrnazation/lab4_3/CPU_test_v/CPU_test.srcs/sources_1/new/testbench.v:39]
WARNING: [Synth 8-7071] port 'x27' of module 'SCPU_more_int' is unconnected for instance 'u0' [E:/ComputerOrnazation/lab4_3/CPU_test_v/CPU_test.srcs/sources_1/new/testbench.v:39]
WARNING: [Synth 8-7071] port 'x28' of module 'SCPU_more_int' is unconnected for instance 'u0' [E:/ComputerOrnazation/lab4_3/CPU_test_v/CPU_test.srcs/sources_1/new/testbench.v:39]
WARNING: [Synth 8-7071] port 'x29' of module 'SCPU_more_int' is unconnected for instance 'u0' [E:/ComputerOrnazation/lab4_3/CPU_test_v/CPU_test.srcs/sources_1/new/testbench.v:39]
WARNING: [Synth 8-7071] port 'x30' of module 'SCPU_more_int' is unconnected for instance 'u0' [E:/ComputerOrnazation/lab4_3/CPU_test_v/CPU_test.srcs/sources_1/new/testbench.v:39]
WARNING: [Synth 8-7071] port 'x31' of module 'SCPU_more_int' is unconnected for instance 'u0' [E:/ComputerOrnazation/lab4_3/CPU_test_v/CPU_test.srcs/sources_1/new/testbench.v:39]
WARNING: [Synth 8-7071] port 'rs1' of module 'SCPU_more_int' is unconnected for instance 'u0' [E:/ComputerOrnazation/lab4_3/CPU_test_v/CPU_test.srcs/sources_1/new/testbench.v:39]
WARNING: [Synth 8-7071] port 'rs2' of module 'SCPU_more_int' is unconnected for instance 'u0' [E:/ComputerOrnazation/lab4_3/CPU_test_v/CPU_test.srcs/sources_1/new/testbench.v:39]
WARNING: [Synth 8-7071] port 'rd' of module 'SCPU_more_int' is unconnected for instance 'u0' [E:/ComputerOrnazation/lab4_3/CPU_test_v/CPU_test.srcs/sources_1/new/testbench.v:39]
WARNING: [Synth 8-7071] port 'reg_i_data' of module 'SCPU_more_int' is unconnected for instance 'u0' [E:/ComputerOrnazation/lab4_3/CPU_test_v/CPU_test.srcs/sources_1/new/testbench.v:39]
WARNING: [Synth 8-7071] port 'rs1_val' of module 'SCPU_more_int' is unconnected for instance 'u0' [E:/ComputerOrnazation/lab4_3/CPU_test_v/CPU_test.srcs/sources_1/new/testbench.v:39]
WARNING: [Synth 8-7071] port 'rs2_val' of module 'SCPU_more_int' is unconnected for instance 'u0' [E:/ComputerOrnazation/lab4_3/CPU_test_v/CPU_test.srcs/sources_1/new/testbench.v:39]
WARNING: [Synth 8-7071] port 'reg_wen' of module 'SCPU_more_int' is unconnected for instance 'u0' [E:/ComputerOrnazation/lab4_3/CPU_test_v/CPU_test.srcs/sources_1/new/testbench.v:39]
WARNING: [Synth 8-7071] port 'is_imm' of module 'SCPU_more_int' is unconnected for instance 'u0' [E:/ComputerOrnazation/lab4_3/CPU_test_v/CPU_test.srcs/sources_1/new/testbench.v:39]
WARNING: [Synth 8-7071] port 'is_lui' of module 'SCPU_more_int' is unconnected for instance 'u0' [E:/ComputerOrnazation/lab4_3/CPU_test_v/CPU_test.srcs/sources_1/new/testbench.v:39]
WARNING: [Synth 8-7071] port 'a_val' of module 'SCPU_more_int' is unconnected for instance 'u0' [E:/ComputerOrnazation/lab4_3/CPU_test_v/CPU_test.srcs/sources_1/new/testbench.v:39]
WARNING: [Synth 8-7071] port 'b_val' of module 'SCPU_more_int' is unconnected for instance 'u0' [E:/ComputerOrnazation/lab4_3/CPU_test_v/CPU_test.srcs/sources_1/new/testbench.v:39]
WARNING: [Synth 8-7071] port 'alu_res' of module 'SCPU_more_int' is unconnected for instance 'u0' [E:/ComputerOrnazation/lab4_3/CPU_test_v/CPU_test.srcs/sources_1/new/testbench.v:39]
WARNING: [Synth 8-7071] port 'alu_ctrl' of module 'SCPU_more_int' is unconnected for instance 'u0' [E:/ComputerOrnazation/lab4_3/CPU_test_v/CPU_test.srcs/sources_1/new/testbench.v:39]
WARNING: [Synth 8-7023] instance 'u0' of module 'SCPU_more_int' has 56 connections declared, but only 10 given [E:/ComputerOrnazation/lab4_3/CPU_test_v/CPU_test.srcs/sources_1/new/testbench.v:39]
INFO: [Synth 8-6157] synthesizing module 'RAM_B_0' [E:/ComputerOrnazation/lab4_3/CPU_test_v/CPU_test.runs/synth_1/.Xil/Vivado-3220-MAXWELL/realtime/RAM_B_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'RAM_B_0' (11#1) [E:/ComputerOrnazation/lab4_3/CPU_test_v/CPU_test.runs/synth_1/.Xil/Vivado-3220-MAXWELL/realtime/RAM_B_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'ROM_D_0' [e:/ComputerOrnazation/lab4_3/CPU_test_v/CPU_test.srcs/sources_1/ip/ROM_D_0/synth/ROM_D_0.vhd:66]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_DEPTH bound to: 1024 - type: integer 
	Parameter C_HAS_CLK bound to: 0 - type: integer 
	Parameter C_HAS_D bound to: 0 - type: integer 
	Parameter C_HAS_DPO bound to: 0 - type: integer 
	Parameter C_HAS_DPRA bound to: 0 - type: integer 
	Parameter C_HAS_I_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CLK bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_SPO bound to: 1 - type: integer 
	Parameter C_HAS_WE bound to: 0 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: ROM_D_0.mif - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_QCE_JOINED bound to: 0 - type: integer 
	Parameter C_QUALIFY_WE bound to: 0 - type: integer 
	Parameter C_READ_MIF bound to: 1 - type: integer 
	Parameter C_REG_A_D_INPUTS bound to: 0 - type: integer 
	Parameter C_REG_DPRA_INPUT bound to: 0 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 32 - type: integer 
	Parameter C_PARSER_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'dist_mem_gen_v8_0_13' declared at 'e:/ComputerOrnazation/lab4_3/CPU_test_v/CPU_test.srcs/sources_1/ip/ROM_D_0/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:3237' bound to instance 'U0' of component 'dist_mem_gen_v8_0_13' [e:/ComputerOrnazation/lab4_3/CPU_test_v/CPU_test.srcs/sources_1/ip/ROM_D_0/synth/ROM_D_0.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'ROM_D_0' (15#1) [e:/ComputerOrnazation/lab4_3/CPU_test_v/CPU_test.srcs/sources_1/ip/ROM_D_0/synth/ROM_D_0.vhd:66]
INFO: [Synth 8-6155] done synthesizing module 'testbench' (16#1) [E:/ComputerOrnazation/lab4_3/CPU_test_v/CPU_test.srcs/sources_1/new/testbench.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1212.098 ; gain = 104.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1212.098 ; gain = 104.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1212.098 ; gain = 104.828
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 1212.098 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/ComputerOrnazation/lab4_3/CPU_test_v/CPU_test.srcs/sources_1/ip/RAM_B_0/RAM_B_0/RAM_B_0_in_context.xdc] for cell 'u1'
Finished Parsing XDC File [e:/ComputerOrnazation/lab4_3/CPU_test_v/CPU_test.srcs/sources_1/ip/RAM_B_0/RAM_B_0/RAM_B_0_in_context.xdc] for cell 'u1'
Parsing XDC File [E:/ComputerOrnazation/lab4_3/CPU_test_v/CPU_test.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/ComputerOrnazation/lab4_3/CPU_test_v/CPU_test.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1313.992 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1313.992 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1313.992 ; gain = 206.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tffg676-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1313.992 ; gain = 206.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for u2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u1. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1313.992 ; gain = 206.723
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'ALUSrc_B_reg' [E:/ComputerOrnazation/lab4_3/CPU_test_v/CPU_test.srcs/sources_1/new/SCPU_ctrl_more_int.v:63]
WARNING: [Synth 8-327] inferring latch for variable 'Branch_reg' [E:/ComputerOrnazation/lab4_3/CPU_test_v/CPU_test.srcs/sources_1/new/SCPU_ctrl_more_int.v:63]
WARNING: [Synth 8-327] inferring latch for variable 'BranchN_reg' [E:/ComputerOrnazation/lab4_3/CPU_test_v/CPU_test.srcs/sources_1/new/SCPU_ctrl_more_int.v:63]
WARNING: [Synth 8-327] inferring latch for variable 'Auipc_reg' [E:/ComputerOrnazation/lab4_3/CPU_test_v/CPU_test.srcs/sources_1/new/SCPU_ctrl_more_int.v:63]
WARNING: [Synth 8-327] inferring latch for variable 'Byte_reg' [E:/ComputerOrnazation/lab4_3/CPU_test_v/CPU_test.srcs/sources_1/new/SCPU_ctrl_more_int.v:68]
WARNING: [Synth 8-327] inferring latch for variable 'Half_reg' [E:/ComputerOrnazation/lab4_3/CPU_test_v/CPU_test.srcs/sources_1/new/SCPU_ctrl_more_int.v:68]
WARNING: [Synth 8-327] inferring latch for variable 'Sign_Load_reg' [E:/ComputerOrnazation/lab4_3/CPU_test_v/CPU_test.srcs/sources_1/new/SCPU_ctrl_more_int.v:68]
WARNING: [Synth 8-327] inferring latch for variable 'Jump_reg' [E:/ComputerOrnazation/lab4_3/CPU_test_v/CPU_test.srcs/sources_1/new/SCPU_ctrl_more_int.v:63]
WARNING: [Synth 8-327] inferring latch for variable 'MemRW_reg' [E:/ComputerOrnazation/lab4_3/CPU_test_v/CPU_test.srcs/sources_1/new/SCPU_ctrl_more_int.v:63]
WARNING: [Synth 8-327] inferring latch for variable 'RegWrite_reg' [E:/ComputerOrnazation/lab4_3/CPU_test_v/CPU_test.srcs/sources_1/new/SCPU_ctrl_more_int.v:63]
WARNING: [Synth 8-327] inferring latch for variable 'ALU_Control_reg' [E:/ComputerOrnazation/lab4_3/CPU_test_v/CPU_test.srcs/sources_1/new/SCPU_ctrl_more_int.v:150]
WARNING: [Synth 8-327] inferring latch for variable 'MemtoReg_reg' [E:/ComputerOrnazation/lab4_3/CPU_test_v/CPU_test.srcs/sources_1/new/SCPU_ctrl_more_int.v:63]
WARNING: [Synth 8-327] inferring latch for variable 'ALUop_reg' [E:/ComputerOrnazation/lab4_3/CPU_test_v/CPU_test.srcs/sources_1/new/SCPU_ctrl_more_int.v:63]
WARNING: [Synth 8-327] inferring latch for variable 'Imm_out_reg' [E:/ComputerOrnazation/lab4_3/CPU_test_v/CPU_test.srcs/sources_1/new/ImmGen.v:29]
WARNING: [Synth 8-327] inferring latch for variable 'res_reg' [E:/ComputerOrnazation/lab4_3/CPU_test_v/CPU_test.srcs/sources_1/new/ALU_more_int.v:36]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1313.992 ; gain = 206.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 3     
	   3 Input   32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 34    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 12    
	   5 Input   32 Bit        Muxes := 1     
	   4 Input   32 Bit        Muxes := 1     
	  20 Input    4 Bit        Muxes := 1     
	   7 Input    4 Bit        Muxes := 1     
	   8 Input    4 Bit        Muxes := 1     
	  14 Input    4 Bit        Muxes := 1     
	  10 Input    3 Bit        Muxes := 1     
	  11 Input    2 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 33    
	  11 Input    1 Bit        Muxes := 8     
	  17 Input    1 Bit        Muxes := 3     
	   6 Input    1 Bit        Muxes := 2     
	  16 Input    1 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 1     
	   8 Input    1 Bit        Muxes := 1     
	   7 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1314.711 ; gain = 207.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+---------------------+--------------------------------------------------------+---------------+----------------+
|Module Name          | RTL Object                                             | Depth x Width | Implemented As | 
+---------------------+--------------------------------------------------------+---------------+----------------+
|rom                  | rom[1023]                                              | 1024x20       | LUT            | 
|dist_mem_gen_v8_0_13 | synth_options.dist_mem_inst/gen_rom.rom_inst/rom[1023] | 1024x20       | LUT            | 
+---------------------+--------------------------------------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 1314.711 ; gain = 207.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 1314.711 ; gain = 207.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 1339.453 ; gain = 232.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 1353.270 ; gain = 246.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 1353.270 ; gain = 246.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 1353.270 ; gain = 246.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 1353.270 ; gain = 246.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 1353.270 ; gain = 246.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 1353.270 ; gain = 246.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |RAM_B_0       |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |RAM_B  |     1|
|2     |BUFG   |     2|
|3     |CARRY4 |    40|
|4     |LUT1   |     2|
|5     |LUT2   |   139|
|6     |LUT3   |    50|
|7     |LUT4   |   112|
|8     |LUT5   |   290|
|9     |LUT6   |   902|
|10    |MUXF7  |   296|
|11    |MUXF8  |   124|
|12    |FDCE   |  1056|
|13    |FDRE   |    32|
|14    |LD     |    85|
|15    |IBUF   |     2|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 1353.270 ; gain = 246.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 15 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:41 ; elapsed = 00:00:47 . Memory (MB): peak = 1353.270 ; gain = 144.105
Synthesis Optimization Complete : Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 1353.270 ; gain = 246.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1365.457 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 545 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1365.457 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 85 instances were transformed.
  LD => LDCE: 85 instances

INFO: [Common 17-83] Releasing license: Synthesis
53 Infos, 70 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:51 ; elapsed = 00:00:54 . Memory (MB): peak = 1365.457 ; gain = 258.188
INFO: [Common 17-1381] The checkpoint 'E:/ComputerOrnazation/lab4_3/CPU_test_v/CPU_test.runs/synth_1/testbench.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file testbench_utilization_synth.rpt -pb testbench_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed May 10 09:44:54 2023...
