David I. August , John W. Sias , Jean-Michel Puiatti , Scott A. Mahlke , Daniel A. Connors , Kevin M. Crozier , Wen-mei W. Hwu, The program decision logic approach to predicated execution, Proceedings of the 26th annual international symposium on Computer architecture, p.208-219, May 01-04, 1999, Atlanta, Georgia, USA[doi>10.1145/300979.300997]
P. Babighian , L. Benini , E. Macii, A scalable algorithm for RTL insertion of gated clocks based on ODCs computation, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.24 n.1, p.29-42, November 2006[doi>10.1109/TCAD.2004.839489(410) 24]
L. Benini , G. De Micheli, Automatic synthesis of low-power gated-clock finite-state machines, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.15 n.6, p.630-643, November 2006[doi>10.1109/43.503933]
L. Benini , G. De Micheli , E. Macii , M. Poncino , R. Scarsi, Symbolic synthesis of clock-gating logic for power optimization of synchronous controllers, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.4 n.4, p.351-375, Oct. 1999[doi>10.1145/323480.323482]
Rastislav Bodík , Rajiv Gupta, Partial dead code elimination using slicing transformations, Proceedings of the ACM SIGPLAN 1997 conference on Programming language design and implementation, p.159-170, June 16-18, 1997, Las Vegas, Nevada, USA[doi>10.1145/258915.258930]
C. Chen , M. Sarrafzadeh, Power-Manageable Scheduling Technique for Control Dominated High-Level Synthesis, Proceedings of the conference on Design, automation and test in Europe, p.1016, March 04-08, 2002
Jason Cong , Zhiru Zhang, An efficient and versatile scheduling algorithm based on SDC formulation, Proceedings of the 43rd annual Design Automation Conference, July 24-28, 2006, San Francisco, CA, USA[doi>10.1145/1146909.1147025]
Jason Cong , Yiping Fan , Wei Jiang, Platform-based resource binding using a distributed register-file microarchitecture, Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design, November 05-09, 2006, San Jose, California[doi>10.1145/1233501.1233648]
Jason Cong , Bin Liu , Zhiru Zhang, Behavior-level observability don't-cares and application to low-power behavioral synthesis, Proceedings of the 14th ACM/IEEE international symposium on Low power electronics and design, August 19-21, 2009, San Fancisco, CA, USA[doi>10.1145/1594233.1594266]
Jason Cong , Bin Liu , Zhiru Zhang, Scheduling with soft constraints, Proceedings of the 2009 International Conference on Computer-Aided Design, November 02-05, 2009, San Jose, California[doi>10.1145/1687399.1687410]
Giovanni De Micheli, Synthesis and Optimization of Digital Circuits, McGraw-Hill Higher Education, 1994
Srinivas Devadas , Abhijit Ghosh , Kurt Keutzer, Logic synthesis, McGraw-Hill, Inc., New York, NY, 1994
Forrest, J., de la Nuez, D., and Lougee-Heimer, R.2004. CLP user guide. http://projects.coin-or.org/Clp.
Ranan Fraer , Gila Kamhi , Muhammad K. Mhameed, A new paradigm for synthesis and propagation of clock gating conditions, Proceedings of the 45th annual Design Automation Conference, June 08-13, 2008, Anaheim, California[doi>10.1145/1391469.1391638]
Daniel D. Gajski , Nikil D. Dutt , Allen C.-H. Wu , Steve Y.-L. Lin, High-level synthesis: introduction to chip and system design, Kluwer Academic Publishers, Norwell, MA, 1992
Mohammad Ali Ghodrat , Tony Givargis , Alex Nicolau, Short-Circuit Compiler Transformation: Optimizing Conditional Blocks, Proceedings of the 2007 Asia and South Pacific Design Automation Conference, p.504-510, January 23-26, 2007[doi>10.1109/ASPDAC.2007.358036]
Soha Hassoun , Tsutomu Sasao, Logic Synthesis and Verification, Kluwer Academic Publishers, Norwell, MA, 2001
David Landskov , Scott Davidson , Bruce Shriver , Patrick W. Mallett, Local Microcode Compaction Techniques, ACM Computing Surveys (CSUR), v.12 n.3, p.261-294, Sept. 1980[doi>10.1145/356819.356822]
Scott A. Mahlke , David C. Lin , William Y. Chen , Richard E. Hank , Roger A. Bringmann, Effective compiler support for predicated execution using the hyperblock, Proceedings of the 25th annual international symposium on Microarchitecture, p.45-54, December 01-04, 1992, Portland, Oregon, USA
José Monteiro , Srinivas Devadas , Pranav Ashar , Ashutosh Mauskar, Scheduling techniques to enable power management, Proceedings of the 33rd annual Design Automation Conference, p.349-352, June 03-07, 1996, Las Vegas, Nevada, USA[doi>10.1145/240518.240584]
M. Münch , B. Wurth , R. Mehra , J. Sproch , N. Wehn, Automating RT-level operand isolation to minimize power consumption in datapaths, Proceedings of the conference on Design, automation and test in Europe, p.624-633, March 27-30, 2000, Paris, France[doi>10.1145/343647.343873]
Mitsuhisa Ohnishi , Akihisa Yamada , Hiroaki Noda , Takashi Kambe, A method of redundant clocking detection and power reduction at RT level design, Proceedings of the 1997 international symposium on Low power electronics and design, p.131-136, August 18-20, 1997, Monterey, California, USA[doi>10.1145/263272.263307]
Paulin, P. G. and Knight, J. P.1989. Force-directed scheduling for the behavioral synthesis of ASICs.IEEE Trans. Comput.-Aid. Des. Integr. Circ. Syst. 8,6, 661--679.
Ryoo, S., Ueng, S.-Z., Mei W., and Hwu, W.2006. P3DE: Profile-directed predicated partial dead code elimination. InProceedings of the 5th Workshop on EPIC Architecture and Compiler Technology.
Qi Wang , Sumit Roy, RTL Power Optimization with Gate-Level Accuracy, Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design, p.39, November 09-13, 2003[doi>10.1109/ICCAD.2003.120]
Zhang, Z., Fan, Y., Jiang, W., Han, G., Yang, C., and Cong, J.2008.High-Level Synthesis: From Algorithm to Digital Circuit. Springer Publishers, Chapter AutoPilot: A platform-based ESL synthesis system.
