<BaliSimProject version="1.3" path="debugPortV2/test" stage="0" language="-1" name="requestGeneratorTestbench" simType="ModelSim">
    <Source worklib="work" path="generics/source/synchronizer.v" type="VERILOG" langstandard="Verilog 2001" include="none"/>
    <Source worklib="work" path="debugPortV2/source/requestGenerator.v" type="VERILOG" langstandard="Verilog 2001" include="none"/>
    <Source worklib="work" path="debugPortV2/test/requestGeneratorTests.v" type="VERILOG" langstandard="Verilog 2001" include="none"/>
    <Source worklib="work" path="debugSnooper/source/snooper.v" type="VERILOG" langstandard="Verilog 2001" include="none"/>
    <Source worklib="work" path="debugWatcher/source/addressWatcher.v" type="VERILOG" langstandard="Verilog 2001" include="none"/>
    <Source worklib="work" path="generics/source/wordRegister.v" type="VERILOG" langstandard="Verilog 2001" include="none"/>
    <Source worklib="work" path="debugWatcher/source/watcher.v" type="VERILOG" langstandard="Verilog 2001" include="none"/>
    <Source worklib="work" path="programCounter/source/programCounter.v" type="VERILOG" langstandard="Verilog 2001" include="none"/>
    <Source worklib="work" path="generics/source/oneOfSixteenDecoder.v" type="VERILOG" langstandard="Verilog 2001" include="none"/>
    <Source worklib="work" path="generics/source/wordSynchronizer.v" type="VERILOG" langstandard="Verilog 2001" include="none"/>
    <Source worklib="work" path="instructionPhaseDecoder/source/instructionPhaseDecoder.v" type="VERILOG" langstandard="Verilog 2001" include="none"/>
    <Source worklib="work" path="constants.v" type="VERILOG" langstandard="Verilog 2001" include="none"/>
    <Source worklib="work" path="testSetup.v" type="VERILOG" langstandard="Verilog 2001" include="none"/>
    <SimLib value="pmi_work ovi_machxo3l"/>
    <GlbInc value=""/>
    <Macro value=""/>
    <TopModule instance="" language="VERILOG" name="requestGeneratorTests"/>
</BaliSimProject>
