Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Mon Aug 25 16:31:59 2025
| Host         : min running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file adc_sequence2_top_timing_summary_routed.rpt -pb adc_sequence2_top_timing_summary_routed.pb -rpx adc_sequence2_top_timing_summary_routed.rpx -warn_on_violation
| Design       : adc_sequence2_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  15          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.231        0.000                      0                  263        0.133        0.000                      0                  263        4.500        0.000                       0                   177  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.231        0.000                      0                  263        0.133        0.000                      0                  263        4.500        0.000                       0                   177  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.231ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.133ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.231ns  (required time - arrival time)
  Source:                 pwm_led_g/cnt_duty_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_led_g/cnt_duty_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.763ns  (logic 3.146ns (54.593%)  route 2.617ns (45.407%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.759ns = ( 14.759 - 10.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.544     5.065    pwm_led_g/clk_IBUF_BUFG
    SLICE_X32Y67         FDCE                                         r  pwm_led_g/cnt_duty_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y67         FDCE (Prop_fdce_C_Q)         0.456     5.521 f  pwm_led_g/cnt_duty_reg[3]/Q
                         net (fo=4, routed)           1.237     6.758    pwm_led_g/cnt_duty_reg[3]
    SLICE_X33Y70         LUT2 (Prop_lut2_I0_O)        0.124     6.882 r  pwm_led_g/cnt_duty1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.882    pwm_led_g/cnt_duty1_carry_i_7_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.432 r  pwm_led_g/cnt_duty1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.432    pwm_led_g/cnt_duty1_carry_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.546 r  pwm_led_g/cnt_duty1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.546    pwm_led_g/cnt_duty1_carry__0_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.660 r  pwm_led_g/cnt_duty1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.660    pwm_led_g/cnt_duty1_carry__1_n_0
    SLICE_X33Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.774 f  pwm_led_g/cnt_duty1_carry__2/CO[3]
                         net (fo=53, routed)          1.380     9.153    pwm_led_g/cnt_duty1
    SLICE_X32Y67         LUT2 (Prop_lut2_I1_O)        0.124     9.277 r  pwm_led_g/cnt_duty[0]_i_6/O
                         net (fo=1, routed)           0.000     9.277    pwm_led_g/cnt_duty[0]_i_6_n_0
    SLICE_X32Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.809 r  pwm_led_g/cnt_duty_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.809    pwm_led_g/cnt_duty_reg[0]_i_1_n_0
    SLICE_X32Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.923 r  pwm_led_g/cnt_duty_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.923    pwm_led_g/cnt_duty_reg[4]_i_1_n_0
    SLICE_X32Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.037 r  pwm_led_g/cnt_duty_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.037    pwm_led_g/cnt_duty_reg[8]_i_1_n_0
    SLICE_X32Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.151 r  pwm_led_g/cnt_duty_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.151    pwm_led_g/cnt_duty_reg[12]_i_1_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.265 r  pwm_led_g/cnt_duty_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.265    pwm_led_g/cnt_duty_reg[16]_i_1_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.379 r  pwm_led_g/cnt_duty_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.379    pwm_led_g/cnt_duty_reg[20]_i_1_n_0
    SLICE_X32Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.493 r  pwm_led_g/cnt_duty_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.493    pwm_led_g/cnt_duty_reg[24]_i_1_n_0
    SLICE_X32Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.827 r  pwm_led_g/cnt_duty_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.827    pwm_led_g/cnt_duty_reg[28]_i_1_n_6
    SLICE_X32Y74         FDCE                                         r  pwm_led_g/cnt_duty_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.418    14.759    pwm_led_g/clk_IBUF_BUFG
    SLICE_X32Y74         FDCE                                         r  pwm_led_g/cnt_duty_reg[29]/C
                         clock pessimism              0.273    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X32Y74         FDCE (Setup_fdce_C_D)        0.062    15.059    pwm_led_g/cnt_duty_reg[29]
  -------------------------------------------------------------------
                         required time                         15.059    
                         arrival time                         -10.827    
  -------------------------------------------------------------------
                         slack                                  4.231    

Slack (MET) :             4.252ns  (required time - arrival time)
  Source:                 pwm_led_g/cnt_duty_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_led_g/cnt_duty_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.742ns  (logic 3.125ns (54.427%)  route 2.617ns (45.573%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.759ns = ( 14.759 - 10.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.544     5.065    pwm_led_g/clk_IBUF_BUFG
    SLICE_X32Y67         FDCE                                         r  pwm_led_g/cnt_duty_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y67         FDCE (Prop_fdce_C_Q)         0.456     5.521 f  pwm_led_g/cnt_duty_reg[3]/Q
                         net (fo=4, routed)           1.237     6.758    pwm_led_g/cnt_duty_reg[3]
    SLICE_X33Y70         LUT2 (Prop_lut2_I0_O)        0.124     6.882 r  pwm_led_g/cnt_duty1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.882    pwm_led_g/cnt_duty1_carry_i_7_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.432 r  pwm_led_g/cnt_duty1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.432    pwm_led_g/cnt_duty1_carry_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.546 r  pwm_led_g/cnt_duty1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.546    pwm_led_g/cnt_duty1_carry__0_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.660 r  pwm_led_g/cnt_duty1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.660    pwm_led_g/cnt_duty1_carry__1_n_0
    SLICE_X33Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.774 f  pwm_led_g/cnt_duty1_carry__2/CO[3]
                         net (fo=53, routed)          1.380     9.153    pwm_led_g/cnt_duty1
    SLICE_X32Y67         LUT2 (Prop_lut2_I1_O)        0.124     9.277 r  pwm_led_g/cnt_duty[0]_i_6/O
                         net (fo=1, routed)           0.000     9.277    pwm_led_g/cnt_duty[0]_i_6_n_0
    SLICE_X32Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.809 r  pwm_led_g/cnt_duty_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.809    pwm_led_g/cnt_duty_reg[0]_i_1_n_0
    SLICE_X32Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.923 r  pwm_led_g/cnt_duty_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.923    pwm_led_g/cnt_duty_reg[4]_i_1_n_0
    SLICE_X32Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.037 r  pwm_led_g/cnt_duty_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.037    pwm_led_g/cnt_duty_reg[8]_i_1_n_0
    SLICE_X32Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.151 r  pwm_led_g/cnt_duty_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.151    pwm_led_g/cnt_duty_reg[12]_i_1_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.265 r  pwm_led_g/cnt_duty_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.265    pwm_led_g/cnt_duty_reg[16]_i_1_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.379 r  pwm_led_g/cnt_duty_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.379    pwm_led_g/cnt_duty_reg[20]_i_1_n_0
    SLICE_X32Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.493 r  pwm_led_g/cnt_duty_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.493    pwm_led_g/cnt_duty_reg[24]_i_1_n_0
    SLICE_X32Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.806 r  pwm_led_g/cnt_duty_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.806    pwm_led_g/cnt_duty_reg[28]_i_1_n_4
    SLICE_X32Y74         FDCE                                         r  pwm_led_g/cnt_duty_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.418    14.759    pwm_led_g/clk_IBUF_BUFG
    SLICE_X32Y74         FDCE                                         r  pwm_led_g/cnt_duty_reg[31]/C
                         clock pessimism              0.273    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X32Y74         FDCE (Setup_fdce_C_D)        0.062    15.059    pwm_led_g/cnt_duty_reg[31]
  -------------------------------------------------------------------
                         required time                         15.059    
                         arrival time                         -10.806    
  -------------------------------------------------------------------
                         slack                                  4.252    

Slack (MET) :             4.326ns  (required time - arrival time)
  Source:                 pwm_led_g/cnt_duty_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_led_g/cnt_duty_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.668ns  (logic 3.051ns (53.832%)  route 2.617ns (46.168%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.759ns = ( 14.759 - 10.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.544     5.065    pwm_led_g/clk_IBUF_BUFG
    SLICE_X32Y67         FDCE                                         r  pwm_led_g/cnt_duty_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y67         FDCE (Prop_fdce_C_Q)         0.456     5.521 f  pwm_led_g/cnt_duty_reg[3]/Q
                         net (fo=4, routed)           1.237     6.758    pwm_led_g/cnt_duty_reg[3]
    SLICE_X33Y70         LUT2 (Prop_lut2_I0_O)        0.124     6.882 r  pwm_led_g/cnt_duty1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.882    pwm_led_g/cnt_duty1_carry_i_7_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.432 r  pwm_led_g/cnt_duty1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.432    pwm_led_g/cnt_duty1_carry_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.546 r  pwm_led_g/cnt_duty1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.546    pwm_led_g/cnt_duty1_carry__0_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.660 r  pwm_led_g/cnt_duty1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.660    pwm_led_g/cnt_duty1_carry__1_n_0
    SLICE_X33Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.774 f  pwm_led_g/cnt_duty1_carry__2/CO[3]
                         net (fo=53, routed)          1.380     9.153    pwm_led_g/cnt_duty1
    SLICE_X32Y67         LUT2 (Prop_lut2_I1_O)        0.124     9.277 r  pwm_led_g/cnt_duty[0]_i_6/O
                         net (fo=1, routed)           0.000     9.277    pwm_led_g/cnt_duty[0]_i_6_n_0
    SLICE_X32Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.809 r  pwm_led_g/cnt_duty_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.809    pwm_led_g/cnt_duty_reg[0]_i_1_n_0
    SLICE_X32Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.923 r  pwm_led_g/cnt_duty_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.923    pwm_led_g/cnt_duty_reg[4]_i_1_n_0
    SLICE_X32Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.037 r  pwm_led_g/cnt_duty_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.037    pwm_led_g/cnt_duty_reg[8]_i_1_n_0
    SLICE_X32Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.151 r  pwm_led_g/cnt_duty_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.151    pwm_led_g/cnt_duty_reg[12]_i_1_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.265 r  pwm_led_g/cnt_duty_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.265    pwm_led_g/cnt_duty_reg[16]_i_1_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.379 r  pwm_led_g/cnt_duty_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.379    pwm_led_g/cnt_duty_reg[20]_i_1_n_0
    SLICE_X32Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.493 r  pwm_led_g/cnt_duty_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.493    pwm_led_g/cnt_duty_reg[24]_i_1_n_0
    SLICE_X32Y74         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.732 r  pwm_led_g/cnt_duty_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.732    pwm_led_g/cnt_duty_reg[28]_i_1_n_5
    SLICE_X32Y74         FDCE                                         r  pwm_led_g/cnt_duty_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.418    14.759    pwm_led_g/clk_IBUF_BUFG
    SLICE_X32Y74         FDCE                                         r  pwm_led_g/cnt_duty_reg[30]/C
                         clock pessimism              0.273    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X32Y74         FDCE (Setup_fdce_C_D)        0.062    15.059    pwm_led_g/cnt_duty_reg[30]
  -------------------------------------------------------------------
                         required time                         15.059    
                         arrival time                         -10.732    
  -------------------------------------------------------------------
                         slack                                  4.326    

Slack (MET) :             4.328ns  (required time - arrival time)
  Source:                 pwm_led_b/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_led_b/cnt_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.732ns  (logic 3.196ns (55.753%)  route 2.536ns (44.247%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns = ( 14.767 - 10.000 ) 
    Source Clock Delay      (SCD):    5.053ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.532     5.053    pwm_led_b/clk_IBUF_BUFG
    SLICE_X34Y75         FDCE                                         r  pwm_led_b/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y75         FDCE (Prop_fdce_C_Q)         0.518     5.571 f  pwm_led_b/cnt_reg[3]/Q
                         net (fo=3, routed)           0.831     6.401    pwm_led_b/cnt_reg[3]
    SLICE_X35Y77         LUT2 (Prop_lut2_I1_O)        0.124     6.525 r  pwm_led_b/cnt1_carry_i_6__0/O
                         net (fo=1, routed)           0.000     6.525    pwm_led_b/cnt1_carry_i_6__0_n_0
    SLICE_X35Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.075 r  pwm_led_b/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.075    pwm_led_b/cnt1_carry_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.189 r  pwm_led_b/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.189    pwm_led_b/cnt1_carry__0_n_0
    SLICE_X35Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.303 r  pwm_led_b/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.303    pwm_led_b/cnt1_carry__1_n_0
    SLICE_X35Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.417 f  pwm_led_b/cnt1_carry__2/CO[3]
                         net (fo=34, routed)          1.706     9.123    pwm_led_b/cnt1_carry__2_n_0
    SLICE_X34Y75         LUT2 (Prop_lut2_I1_O)        0.124     9.247 r  pwm_led_b/cnt[0]_i_6__0/O
                         net (fo=1, routed)           0.000     9.247    pwm_led_b/cnt[0]_i_6__0_n_0
    SLICE_X34Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.760 r  pwm_led_b/cnt_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.760    pwm_led_b/cnt_reg[0]_i_1__0_n_0
    SLICE_X34Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.877 r  pwm_led_b/cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.877    pwm_led_b/cnt_reg[4]_i_1__0_n_0
    SLICE_X34Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.994 r  pwm_led_b/cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.994    pwm_led_b/cnt_reg[8]_i_1__0_n_0
    SLICE_X34Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.111 r  pwm_led_b/cnt_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.111    pwm_led_b/cnt_reg[12]_i_1__0_n_0
    SLICE_X34Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.228 r  pwm_led_b/cnt_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.228    pwm_led_b/cnt_reg[16]_i_1__0_n_0
    SLICE_X34Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.345 r  pwm_led_b/cnt_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.345    pwm_led_b/cnt_reg[20]_i_1__0_n_0
    SLICE_X34Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.462 r  pwm_led_b/cnt_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.462    pwm_led_b/cnt_reg[24]_i_1__0_n_0
    SLICE_X34Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.785 r  pwm_led_b/cnt_reg[28]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    10.785    pwm_led_b/cnt_reg[28]_i_1__0_n_6
    SLICE_X34Y82         FDCE                                         r  pwm_led_b/cnt_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.426    14.767    pwm_led_b/clk_IBUF_BUFG
    SLICE_X34Y82         FDCE                                         r  pwm_led_b/cnt_reg[29]/C
                         clock pessimism              0.273    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X34Y82         FDCE (Setup_fdce_C_D)        0.109    15.114    pwm_led_b/cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                         -10.785    
  -------------------------------------------------------------------
                         slack                                  4.328    

Slack (MET) :             4.336ns  (required time - arrival time)
  Source:                 pwm_led_b/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_led_b/cnt_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.724ns  (logic 3.188ns (55.691%)  route 2.536ns (44.309%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns = ( 14.767 - 10.000 ) 
    Source Clock Delay      (SCD):    5.053ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.532     5.053    pwm_led_b/clk_IBUF_BUFG
    SLICE_X34Y75         FDCE                                         r  pwm_led_b/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y75         FDCE (Prop_fdce_C_Q)         0.518     5.571 f  pwm_led_b/cnt_reg[3]/Q
                         net (fo=3, routed)           0.831     6.401    pwm_led_b/cnt_reg[3]
    SLICE_X35Y77         LUT2 (Prop_lut2_I1_O)        0.124     6.525 r  pwm_led_b/cnt1_carry_i_6__0/O
                         net (fo=1, routed)           0.000     6.525    pwm_led_b/cnt1_carry_i_6__0_n_0
    SLICE_X35Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.075 r  pwm_led_b/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.075    pwm_led_b/cnt1_carry_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.189 r  pwm_led_b/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.189    pwm_led_b/cnt1_carry__0_n_0
    SLICE_X35Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.303 r  pwm_led_b/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.303    pwm_led_b/cnt1_carry__1_n_0
    SLICE_X35Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.417 f  pwm_led_b/cnt1_carry__2/CO[3]
                         net (fo=34, routed)          1.706     9.123    pwm_led_b/cnt1_carry__2_n_0
    SLICE_X34Y75         LUT2 (Prop_lut2_I1_O)        0.124     9.247 r  pwm_led_b/cnt[0]_i_6__0/O
                         net (fo=1, routed)           0.000     9.247    pwm_led_b/cnt[0]_i_6__0_n_0
    SLICE_X34Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.760 r  pwm_led_b/cnt_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.760    pwm_led_b/cnt_reg[0]_i_1__0_n_0
    SLICE_X34Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.877 r  pwm_led_b/cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.877    pwm_led_b/cnt_reg[4]_i_1__0_n_0
    SLICE_X34Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.994 r  pwm_led_b/cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.994    pwm_led_b/cnt_reg[8]_i_1__0_n_0
    SLICE_X34Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.111 r  pwm_led_b/cnt_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.111    pwm_led_b/cnt_reg[12]_i_1__0_n_0
    SLICE_X34Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.228 r  pwm_led_b/cnt_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.228    pwm_led_b/cnt_reg[16]_i_1__0_n_0
    SLICE_X34Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.345 r  pwm_led_b/cnt_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.345    pwm_led_b/cnt_reg[20]_i_1__0_n_0
    SLICE_X34Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.462 r  pwm_led_b/cnt_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.462    pwm_led_b/cnt_reg[24]_i_1__0_n_0
    SLICE_X34Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.777 r  pwm_led_b/cnt_reg[28]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    10.777    pwm_led_b/cnt_reg[28]_i_1__0_n_4
    SLICE_X34Y82         FDCE                                         r  pwm_led_b/cnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.426    14.767    pwm_led_b/clk_IBUF_BUFG
    SLICE_X34Y82         FDCE                                         r  pwm_led_b/cnt_reg[31]/C
                         clock pessimism              0.273    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X34Y82         FDCE (Setup_fdce_C_D)        0.109    15.114    pwm_led_b/cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                         -10.777    
  -------------------------------------------------------------------
                         slack                                  4.336    

Slack (MET) :             4.342ns  (required time - arrival time)
  Source:                 pwm_led_g/cnt_duty_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_led_g/cnt_duty_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.652ns  (logic 3.035ns (53.701%)  route 2.617ns (46.298%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.759ns = ( 14.759 - 10.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.544     5.065    pwm_led_g/clk_IBUF_BUFG
    SLICE_X32Y67         FDCE                                         r  pwm_led_g/cnt_duty_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y67         FDCE (Prop_fdce_C_Q)         0.456     5.521 f  pwm_led_g/cnt_duty_reg[3]/Q
                         net (fo=4, routed)           1.237     6.758    pwm_led_g/cnt_duty_reg[3]
    SLICE_X33Y70         LUT2 (Prop_lut2_I0_O)        0.124     6.882 r  pwm_led_g/cnt_duty1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.882    pwm_led_g/cnt_duty1_carry_i_7_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.432 r  pwm_led_g/cnt_duty1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.432    pwm_led_g/cnt_duty1_carry_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.546 r  pwm_led_g/cnt_duty1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.546    pwm_led_g/cnt_duty1_carry__0_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.660 r  pwm_led_g/cnt_duty1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.660    pwm_led_g/cnt_duty1_carry__1_n_0
    SLICE_X33Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.774 f  pwm_led_g/cnt_duty1_carry__2/CO[3]
                         net (fo=53, routed)          1.380     9.153    pwm_led_g/cnt_duty1
    SLICE_X32Y67         LUT2 (Prop_lut2_I1_O)        0.124     9.277 r  pwm_led_g/cnt_duty[0]_i_6/O
                         net (fo=1, routed)           0.000     9.277    pwm_led_g/cnt_duty[0]_i_6_n_0
    SLICE_X32Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.809 r  pwm_led_g/cnt_duty_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.809    pwm_led_g/cnt_duty_reg[0]_i_1_n_0
    SLICE_X32Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.923 r  pwm_led_g/cnt_duty_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.923    pwm_led_g/cnt_duty_reg[4]_i_1_n_0
    SLICE_X32Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.037 r  pwm_led_g/cnt_duty_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.037    pwm_led_g/cnt_duty_reg[8]_i_1_n_0
    SLICE_X32Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.151 r  pwm_led_g/cnt_duty_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.151    pwm_led_g/cnt_duty_reg[12]_i_1_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.265 r  pwm_led_g/cnt_duty_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.265    pwm_led_g/cnt_duty_reg[16]_i_1_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.379 r  pwm_led_g/cnt_duty_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.379    pwm_led_g/cnt_duty_reg[20]_i_1_n_0
    SLICE_X32Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.493 r  pwm_led_g/cnt_duty_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.493    pwm_led_g/cnt_duty_reg[24]_i_1_n_0
    SLICE_X32Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.716 r  pwm_led_g/cnt_duty_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.716    pwm_led_g/cnt_duty_reg[28]_i_1_n_7
    SLICE_X32Y74         FDCE                                         r  pwm_led_g/cnt_duty_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.418    14.759    pwm_led_g/clk_IBUF_BUFG
    SLICE_X32Y74         FDCE                                         r  pwm_led_g/cnt_duty_reg[28]/C
                         clock pessimism              0.273    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X32Y74         FDCE (Setup_fdce_C_D)        0.062    15.059    pwm_led_g/cnt_duty_reg[28]
  -------------------------------------------------------------------
                         required time                         15.059    
                         arrival time                         -10.716    
  -------------------------------------------------------------------
                         slack                                  4.342    

Slack (MET) :             4.347ns  (required time - arrival time)
  Source:                 pwm_led_g/cnt_duty_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_led_g/cnt_duty_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.649ns  (logic 3.032ns (53.677%)  route 2.617ns (46.323%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.761ns = ( 14.761 - 10.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.544     5.065    pwm_led_g/clk_IBUF_BUFG
    SLICE_X32Y67         FDCE                                         r  pwm_led_g/cnt_duty_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y67         FDCE (Prop_fdce_C_Q)         0.456     5.521 f  pwm_led_g/cnt_duty_reg[3]/Q
                         net (fo=4, routed)           1.237     6.758    pwm_led_g/cnt_duty_reg[3]
    SLICE_X33Y70         LUT2 (Prop_lut2_I0_O)        0.124     6.882 r  pwm_led_g/cnt_duty1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.882    pwm_led_g/cnt_duty1_carry_i_7_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.432 r  pwm_led_g/cnt_duty1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.432    pwm_led_g/cnt_duty1_carry_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.546 r  pwm_led_g/cnt_duty1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.546    pwm_led_g/cnt_duty1_carry__0_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.660 r  pwm_led_g/cnt_duty1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.660    pwm_led_g/cnt_duty1_carry__1_n_0
    SLICE_X33Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.774 f  pwm_led_g/cnt_duty1_carry__2/CO[3]
                         net (fo=53, routed)          1.380     9.153    pwm_led_g/cnt_duty1
    SLICE_X32Y67         LUT2 (Prop_lut2_I1_O)        0.124     9.277 r  pwm_led_g/cnt_duty[0]_i_6/O
                         net (fo=1, routed)           0.000     9.277    pwm_led_g/cnt_duty[0]_i_6_n_0
    SLICE_X32Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.809 r  pwm_led_g/cnt_duty_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.809    pwm_led_g/cnt_duty_reg[0]_i_1_n_0
    SLICE_X32Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.923 r  pwm_led_g/cnt_duty_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.923    pwm_led_g/cnt_duty_reg[4]_i_1_n_0
    SLICE_X32Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.037 r  pwm_led_g/cnt_duty_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.037    pwm_led_g/cnt_duty_reg[8]_i_1_n_0
    SLICE_X32Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.151 r  pwm_led_g/cnt_duty_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.151    pwm_led_g/cnt_duty_reg[12]_i_1_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.265 r  pwm_led_g/cnt_duty_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.265    pwm_led_g/cnt_duty_reg[16]_i_1_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.379 r  pwm_led_g/cnt_duty_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.379    pwm_led_g/cnt_duty_reg[20]_i_1_n_0
    SLICE_X32Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.713 r  pwm_led_g/cnt_duty_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.713    pwm_led_g/cnt_duty_reg[24]_i_1_n_6
    SLICE_X32Y73         FDCE                                         r  pwm_led_g/cnt_duty_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.420    14.761    pwm_led_g/clk_IBUF_BUFG
    SLICE_X32Y73         FDCE                                         r  pwm_led_g/cnt_duty_reg[25]/C
                         clock pessimism              0.273    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X32Y73         FDCE (Setup_fdce_C_D)        0.062    15.061    pwm_led_g/cnt_duty_reg[25]
  -------------------------------------------------------------------
                         required time                         15.061    
                         arrival time                         -10.713    
  -------------------------------------------------------------------
                         slack                                  4.347    

Slack (MET) :             4.368ns  (required time - arrival time)
  Source:                 pwm_led_g/cnt_duty_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_led_g/cnt_duty_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.628ns  (logic 3.011ns (53.504%)  route 2.617ns (46.496%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.761ns = ( 14.761 - 10.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.544     5.065    pwm_led_g/clk_IBUF_BUFG
    SLICE_X32Y67         FDCE                                         r  pwm_led_g/cnt_duty_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y67         FDCE (Prop_fdce_C_Q)         0.456     5.521 f  pwm_led_g/cnt_duty_reg[3]/Q
                         net (fo=4, routed)           1.237     6.758    pwm_led_g/cnt_duty_reg[3]
    SLICE_X33Y70         LUT2 (Prop_lut2_I0_O)        0.124     6.882 r  pwm_led_g/cnt_duty1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.882    pwm_led_g/cnt_duty1_carry_i_7_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.432 r  pwm_led_g/cnt_duty1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.432    pwm_led_g/cnt_duty1_carry_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.546 r  pwm_led_g/cnt_duty1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.546    pwm_led_g/cnt_duty1_carry__0_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.660 r  pwm_led_g/cnt_duty1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.660    pwm_led_g/cnt_duty1_carry__1_n_0
    SLICE_X33Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.774 f  pwm_led_g/cnt_duty1_carry__2/CO[3]
                         net (fo=53, routed)          1.380     9.153    pwm_led_g/cnt_duty1
    SLICE_X32Y67         LUT2 (Prop_lut2_I1_O)        0.124     9.277 r  pwm_led_g/cnt_duty[0]_i_6/O
                         net (fo=1, routed)           0.000     9.277    pwm_led_g/cnt_duty[0]_i_6_n_0
    SLICE_X32Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.809 r  pwm_led_g/cnt_duty_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.809    pwm_led_g/cnt_duty_reg[0]_i_1_n_0
    SLICE_X32Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.923 r  pwm_led_g/cnt_duty_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.923    pwm_led_g/cnt_duty_reg[4]_i_1_n_0
    SLICE_X32Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.037 r  pwm_led_g/cnt_duty_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.037    pwm_led_g/cnt_duty_reg[8]_i_1_n_0
    SLICE_X32Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.151 r  pwm_led_g/cnt_duty_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.151    pwm_led_g/cnt_duty_reg[12]_i_1_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.265 r  pwm_led_g/cnt_duty_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.265    pwm_led_g/cnt_duty_reg[16]_i_1_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.379 r  pwm_led_g/cnt_duty_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.379    pwm_led_g/cnt_duty_reg[20]_i_1_n_0
    SLICE_X32Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.692 r  pwm_led_g/cnt_duty_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.692    pwm_led_g/cnt_duty_reg[24]_i_1_n_4
    SLICE_X32Y73         FDCE                                         r  pwm_led_g/cnt_duty_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.420    14.761    pwm_led_g/clk_IBUF_BUFG
    SLICE_X32Y73         FDCE                                         r  pwm_led_g/cnt_duty_reg[27]/C
                         clock pessimism              0.273    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X32Y73         FDCE (Setup_fdce_C_D)        0.062    15.061    pwm_led_g/cnt_duty_reg[27]
  -------------------------------------------------------------------
                         required time                         15.061    
                         arrival time                         -10.692    
  -------------------------------------------------------------------
                         slack                                  4.368    

Slack (MET) :             4.375ns  (required time - arrival time)
  Source:                 pwm_led_g/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_led_g/cnt_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.611ns  (logic 3.146ns (56.069%)  route 2.465ns (43.931%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.762ns = ( 14.762 - 10.000 ) 
    Source Clock Delay      (SCD):    5.061ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.540     5.061    pwm_led_g/clk_IBUF_BUFG
    SLICE_X36Y70         FDCE                                         r  pwm_led_g/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y70         FDCE (Prop_fdce_C_Q)         0.456     5.517 f  pwm_led_g/cnt_reg[3]/Q
                         net (fo=3, routed)           0.833     6.350    pwm_led_g/cnt_reg[3]
    SLICE_X37Y72         LUT2 (Prop_lut2_I1_O)        0.124     6.474 r  pwm_led_g/cnt1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.474    pwm_led_g/cnt1_carry_i_6_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.024 r  pwm_led_g/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.024    pwm_led_g/cnt1_carry_n_0
    SLICE_X37Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.138 r  pwm_led_g/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.138    pwm_led_g/cnt1_carry__0_n_0
    SLICE_X37Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.252 r  pwm_led_g/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.009     7.261    pwm_led_g/cnt1_carry__1_n_0
    SLICE_X37Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.375 f  pwm_led_g/cnt1_carry__2/CO[3]
                         net (fo=34, routed)          1.614     8.989    pwm_led_g/load
    SLICE_X36Y70         LUT2 (Prop_lut2_I1_O)        0.124     9.113 r  pwm_led_g/cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     9.113    pwm_led_g/cnt[0]_i_6_n_0
    SLICE_X36Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.645 r  pwm_led_g/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.645    pwm_led_g/cnt_reg[0]_i_1_n_0
    SLICE_X36Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.759 r  pwm_led_g/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.759    pwm_led_g/cnt_reg[4]_i_1_n_0
    SLICE_X36Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.873 r  pwm_led_g/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.873    pwm_led_g/cnt_reg[8]_i_1_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.987 r  pwm_led_g/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.987    pwm_led_g/cnt_reg[12]_i_1_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.101 r  pwm_led_g/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.110    pwm_led_g/cnt_reg[16]_i_1_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.224 r  pwm_led_g/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.224    pwm_led_g/cnt_reg[20]_i_1_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.338 r  pwm_led_g/cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.338    pwm_led_g/cnt_reg[24]_i_1_n_0
    SLICE_X36Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.672 r  pwm_led_g/cnt_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.672    pwm_led_g/cnt_reg[28]_i_1_n_6
    SLICE_X36Y77         FDCE                                         r  pwm_led_g/cnt_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.421    14.762    pwm_led_g/clk_IBUF_BUFG
    SLICE_X36Y77         FDCE                                         r  pwm_led_g/cnt_reg[29]/C
                         clock pessimism              0.258    15.020    
                         clock uncertainty           -0.035    14.985    
    SLICE_X36Y77         FDCE (Setup_fdce_C_D)        0.062    15.047    pwm_led_g/cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         15.047    
                         arrival time                         -10.672    
  -------------------------------------------------------------------
                         slack                                  4.375    

Slack (MET) :             4.396ns  (required time - arrival time)
  Source:                 pwm_led_g/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_led_g/cnt_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.590ns  (logic 3.125ns (55.904%)  route 2.465ns (44.096%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.762ns = ( 14.762 - 10.000 ) 
    Source Clock Delay      (SCD):    5.061ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.540     5.061    pwm_led_g/clk_IBUF_BUFG
    SLICE_X36Y70         FDCE                                         r  pwm_led_g/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y70         FDCE (Prop_fdce_C_Q)         0.456     5.517 f  pwm_led_g/cnt_reg[3]/Q
                         net (fo=3, routed)           0.833     6.350    pwm_led_g/cnt_reg[3]
    SLICE_X37Y72         LUT2 (Prop_lut2_I1_O)        0.124     6.474 r  pwm_led_g/cnt1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.474    pwm_led_g/cnt1_carry_i_6_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.024 r  pwm_led_g/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.024    pwm_led_g/cnt1_carry_n_0
    SLICE_X37Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.138 r  pwm_led_g/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.138    pwm_led_g/cnt1_carry__0_n_0
    SLICE_X37Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.252 r  pwm_led_g/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.009     7.261    pwm_led_g/cnt1_carry__1_n_0
    SLICE_X37Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.375 f  pwm_led_g/cnt1_carry__2/CO[3]
                         net (fo=34, routed)          1.614     8.989    pwm_led_g/load
    SLICE_X36Y70         LUT2 (Prop_lut2_I1_O)        0.124     9.113 r  pwm_led_g/cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     9.113    pwm_led_g/cnt[0]_i_6_n_0
    SLICE_X36Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.645 r  pwm_led_g/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.645    pwm_led_g/cnt_reg[0]_i_1_n_0
    SLICE_X36Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.759 r  pwm_led_g/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.759    pwm_led_g/cnt_reg[4]_i_1_n_0
    SLICE_X36Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.873 r  pwm_led_g/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.873    pwm_led_g/cnt_reg[8]_i_1_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.987 r  pwm_led_g/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.987    pwm_led_g/cnt_reg[12]_i_1_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.101 r  pwm_led_g/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.110    pwm_led_g/cnt_reg[16]_i_1_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.224 r  pwm_led_g/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.224    pwm_led_g/cnt_reg[20]_i_1_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.338 r  pwm_led_g/cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.338    pwm_led_g/cnt_reg[24]_i_1_n_0
    SLICE_X36Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.651 r  pwm_led_g/cnt_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.651    pwm_led_g/cnt_reg[28]_i_1_n_4
    SLICE_X36Y77         FDCE                                         r  pwm_led_g/cnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.421    14.762    pwm_led_g/clk_IBUF_BUFG
    SLICE_X36Y77         FDCE                                         r  pwm_led_g/cnt_reg[31]/C
                         clock pessimism              0.258    15.020    
                         clock uncertainty           -0.035    14.985    
    SLICE_X36Y77         FDCE (Setup_fdce_C_D)        0.062    15.047    pwm_led_g/cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         15.047    
                         arrival time                         -10.651    
  -------------------------------------------------------------------
                         slack                                  4.396    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 pwm_led_b/pwm_freqXn_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_led_b/pwm_freqX128_ed/ff_cur_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.549     1.432    pwm_led_b/clk_IBUF_BUFG
    SLICE_X37Y76         FDCE                                         r  pwm_led_b/pwm_freqXn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y76         FDCE (Prop_fdce_C_Q)         0.141     1.573 r  pwm_led_b/pwm_freqXn_reg/Q
                         net (fo=2, routed)           0.067     1.640    pwm_led_b/pwm_freqX128_ed/ff_cur_reg_0
    SLICE_X37Y76         FDCE                                         r  pwm_led_b/pwm_freqX128_ed/ff_cur_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.814     1.942    pwm_led_b/pwm_freqX128_ed/clk_IBUF_BUFG
    SLICE_X37Y76         FDCE                                         r  pwm_led_b/pwm_freqX128_ed/ff_cur_reg/C
                         clock pessimism             -0.510     1.432    
    SLICE_X37Y76         FDCE (Hold_fdce_C_D)         0.075     1.507    pwm_led_b/pwm_freqX128_ed/ff_cur_reg
  -------------------------------------------------------------------
                         required time                         -1.507    
                         arrival time                           1.640    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 pwm_led_b/pwm_freqX128_ed/ff_cur_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_led_b/pwm_freqX128_ed/ff_old_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.128ns (48.889%)  route 0.134ns (51.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.549     1.432    pwm_led_b/pwm_freqX128_ed/clk_IBUF_BUFG
    SLICE_X37Y76         FDCE                                         r  pwm_led_b/pwm_freqX128_ed/ff_cur_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y76         FDCE (Prop_fdce_C_Q)         0.128     1.560 r  pwm_led_b/pwm_freqX128_ed/ff_cur_reg/Q
                         net (fo=2, routed)           0.134     1.694    pwm_led_b/pwm_freqX128_ed/p_0_in[1]
    SLICE_X37Y76         FDCE                                         r  pwm_led_b/pwm_freqX128_ed/ff_old_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.814     1.942    pwm_led_b/pwm_freqX128_ed/clk_IBUF_BUFG
    SLICE_X37Y76         FDCE                                         r  pwm_led_b/pwm_freqX128_ed/ff_old_reg/C
                         clock pessimism             -0.510     1.432    
    SLICE_X37Y76         FDCE (Hold_fdce_C_D)         0.017     1.449    pwm_led_b/pwm_freqX128_ed/ff_old_reg
  -------------------------------------------------------------------
                         required time                         -1.449    
                         arrival time                           1.694    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 fnd_x/clk_div_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fnd_x/clk_div_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.551     1.434    fnd_x/clk_IBUF_BUFG
    SLICE_X34Y70         FDRE                                         r  fnd_x/clk_div_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y70         FDRE (Prop_fdre_C_Q)         0.164     1.598 r  fnd_x/clk_div_reg[14]/Q
                         net (fo=1, routed)           0.114     1.713    fnd_x/clk_div_reg_n_0_[14]
    SLICE_X34Y70         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.823 r  fnd_x/clk_div_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.823    fnd_x/clk_div_reg[12]_i_1_n_5
    SLICE_X34Y70         FDRE                                         r  fnd_x/clk_div_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.817     1.945    fnd_x/clk_IBUF_BUFG
    SLICE_X34Y70         FDRE                                         r  fnd_x/clk_div_reg[14]/C
                         clock pessimism             -0.511     1.434    
    SLICE_X34Y70         FDRE (Hold_fdre_C_D)         0.134     1.568    fnd_x/clk_div_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 fnd_x/clk_div_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fnd_x/clk_div_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.554     1.437    fnd_x/clk_IBUF_BUFG
    SLICE_X34Y67         FDRE                                         r  fnd_x/clk_div_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y67         FDRE (Prop_fdre_C_Q)         0.164     1.601 r  fnd_x/clk_div_reg[2]/Q
                         net (fo=1, routed)           0.114     1.716    fnd_x/clk_div_reg_n_0_[2]
    SLICE_X34Y67         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.826 r  fnd_x/clk_div_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.826    fnd_x/clk_div_reg[0]_i_1_n_5
    SLICE_X34Y67         FDRE                                         r  fnd_x/clk_div_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.820     1.948    fnd_x/clk_IBUF_BUFG
    SLICE_X34Y67         FDRE                                         r  fnd_x/clk_div_reg[2]/C
                         clock pessimism             -0.511     1.437    
    SLICE_X34Y67         FDRE (Hold_fdre_C_D)         0.134     1.571    fnd_x/clk_div_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 adc_value_y_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fnd_x/digit_value_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.271ns (64.536%)  route 0.149ns (35.464%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.549     1.432    clk_IBUF_BUFG
    SLICE_X30Y73         FDCE                                         r  adc_value_y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y73         FDCE (Prop_fdce_C_Q)         0.164     1.596 r  adc_value_y_reg[8]/Q
                         net (fo=6, routed)           0.149     1.745    fnd_x/digit_value_reg[1]_0[2]
    SLICE_X34Y73         LUT6 (Prop_lut6_I5_O)        0.045     1.790 r  fnd_x/digit_value[1]_i_2/O
                         net (fo=1, routed)           0.000     1.790    fnd_x/digit_value[1]_i_2_n_0
    SLICE_X34Y73         MUXF7 (Prop_muxf7_I0_O)      0.062     1.852 r  fnd_x/digit_value_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.852    fnd_x/digit_value_0[1]
    SLICE_X34Y73         FDCE                                         r  fnd_x/digit_value_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.813     1.941    fnd_x/clk_IBUF_BUFG
    SLICE_X34Y73         FDCE                                         r  fnd_x/digit_value_reg[1]/C
                         clock pessimism             -0.478     1.463    
    SLICE_X34Y73         FDCE (Hold_fdce_C_D)         0.134     1.597    fnd_x/digit_value_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 fnd_x/clk_div_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fnd_x/digit_value_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.254ns (63.124%)  route 0.148ns (36.876%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.550     1.433    fnd_x/clk_IBUF_BUFG
    SLICE_X34Y71         FDRE                                         r  fnd_x/clk_div_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y71         FDRE (Prop_fdre_C_Q)         0.164     1.597 r  fnd_x/clk_div_reg[16]/Q
                         net (fo=9, routed)           0.148     1.746    fnd_x/clk_div_reg[16]
    SLICE_X34Y72         MUXF7 (Prop_muxf7_S_O)       0.090     1.836 r  fnd_x/digit_value_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.836    fnd_x/digit_value_0[3]
    SLICE_X34Y72         FDCE                                         r  fnd_x/digit_value_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.815     1.943    fnd_x/clk_IBUF_BUFG
    SLICE_X34Y72         FDCE                                         r  fnd_x/digit_value_reg[3]/C
                         clock pessimism             -0.497     1.446    
    SLICE_X34Y72         FDCE (Hold_fdce_C_D)         0.134     1.580    fnd_x/digit_value_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 pwm_led_b/pwm_freqXn_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_led_b/pwm_freqXn_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.691%)  route 0.167ns (47.309%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.549     1.432    pwm_led_b/clk_IBUF_BUFG
    SLICE_X37Y76         FDCE                                         r  pwm_led_b/pwm_freqXn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y76         FDCE (Prop_fdce_C_Q)         0.141     1.573 r  pwm_led_b/pwm_freqXn_reg/Q
                         net (fo=2, routed)           0.167     1.740    pwm_led_b/pwm_freqXn_reg_n_0
    SLICE_X37Y76         LUT2 (Prop_lut2_I1_O)        0.045     1.785 r  pwm_led_b/pwm_freqXn_i_1__0/O
                         net (fo=1, routed)           0.000     1.785    pwm_led_b/pwm_freqXn_i_1__0_n_0
    SLICE_X37Y76         FDCE                                         r  pwm_led_b/pwm_freqXn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.814     1.942    pwm_led_b/clk_IBUF_BUFG
    SLICE_X37Y76         FDCE                                         r  pwm_led_b/pwm_freqXn_reg/C
                         clock pessimism             -0.510     1.432    
    SLICE_X37Y76         FDCE (Hold_fdce_C_D)         0.091     1.523    pwm_led_b/pwm_freqXn_reg
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 echo_ed/ff_cur_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            echo_ed/ff_old_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.833%)  route 0.196ns (58.167%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.549     1.432    echo_ed/clk_IBUF_BUFG
    SLICE_X28Y76         FDCE                                         r  echo_ed/ff_cur_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y76         FDCE (Prop_fdce_C_Q)         0.141     1.573 r  echo_ed/ff_cur_reg/Q
                         net (fo=3, routed)           0.196     1.769    echo_ed/p_0_in[1]
    SLICE_X28Y76         FDCE                                         r  echo_ed/ff_old_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.816     1.943    echo_ed/clk_IBUF_BUFG
    SLICE_X28Y76         FDCE                                         r  echo_ed/ff_old_reg/C
                         clock pessimism             -0.511     1.432    
    SLICE_X28Y76         FDCE (Hold_fdce_C_D)         0.066     1.498    echo_ed/ff_old_reg
  -------------------------------------------------------------------
                         required time                         -1.498    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 pwm_led_g/pwm_freqXn_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_led_g/pwm_freqX128_ed/ff_cur_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.043%)  route 0.211ns (59.957%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.549     1.432    pwm_led_g/clk_IBUF_BUFG
    SLICE_X37Y76         FDCE                                         r  pwm_led_g/pwm_freqXn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y76         FDCE (Prop_fdce_C_Q)         0.141     1.573 r  pwm_led_g/pwm_freqXn_reg/Q
                         net (fo=2, routed)           0.211     1.784    pwm_led_g/pwm_freqX128_ed/pwm_freqXn
    SLICE_X37Y76         FDCE                                         r  pwm_led_g/pwm_freqX128_ed/ff_cur_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.814     1.942    pwm_led_g/pwm_freqX128_ed/clk_IBUF_BUFG
    SLICE_X37Y76         FDCE                                         r  pwm_led_g/pwm_freqX128_ed/ff_cur_reg/C
                         clock pessimism             -0.510     1.432    
    SLICE_X37Y76         FDCE (Hold_fdce_C_D)         0.070     1.502    pwm_led_g/pwm_freqX128_ed/ff_cur_reg
  -------------------------------------------------------------------
                         required time                         -1.502    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 pwm_led_b/cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_led_b/cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.550     1.433    pwm_led_b/clk_IBUF_BUFG
    SLICE_X34Y78         FDCE                                         r  pwm_led_b/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y78         FDCE (Prop_fdce_C_Q)         0.164     1.597 r  pwm_led_b/cnt_reg[15]/Q
                         net (fo=3, routed)           0.148     1.745    pwm_led_b/cnt_reg[15]
    SLICE_X34Y78         LUT2 (Prop_lut2_I0_O)        0.045     1.790 r  pwm_led_b/cnt[12]_i_2__0/O
                         net (fo=1, routed)           0.000     1.790    pwm_led_b/cnt[12]_i_2__0_n_0
    SLICE_X34Y78         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.854 r  pwm_led_b/cnt_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.854    pwm_led_b/cnt_reg[12]_i_1__0_n_4
    SLICE_X34Y78         FDCE                                         r  pwm_led_b/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.817     1.944    pwm_led_b/clk_IBUF_BUFG
    SLICE_X34Y78         FDCE                                         r  pwm_led_b/cnt_reg[15]/C
                         clock pessimism             -0.511     1.433    
    SLICE_X34Y78         FDCE (Hold_fdce_C_D)         0.134     1.567    pwm_led_b/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.287    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     XADC/DCLK  n/a            4.000         10.000      6.000      XADC_X0Y0      joystick/inst/DCLK
Min Period        n/a     BUFG/I     n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C     n/a            1.000         10.000      9.000      SLICE_X30Y72   adc_value_x_reg[10]/C
Min Period        n/a     FDCE/C     n/a            1.000         10.000      9.000      SLICE_X31Y73   adc_value_x_reg[11]/C
Min Period        n/a     FDCE/C     n/a            1.000         10.000      9.000      SLICE_X30Y72   adc_value_x_reg[4]/C
Min Period        n/a     FDCE/C     n/a            1.000         10.000      9.000      SLICE_X30Y72   adc_value_x_reg[5]/C
Min Period        n/a     FDCE/C     n/a            1.000         10.000      9.000      SLICE_X30Y72   adc_value_x_reg[6]/C
Min Period        n/a     FDCE/C     n/a            1.000         10.000      9.000      SLICE_X31Y73   adc_value_x_reg[7]/C
Min Period        n/a     FDCE/C     n/a            1.000         10.000      9.000      SLICE_X31Y73   adc_value_x_reg[8]/C
Min Period        n/a     FDCE/C     n/a            1.000         10.000      9.000      SLICE_X31Y73   adc_value_x_reg[9]/C
Low Pulse Width   Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X30Y72   adc_value_x_reg[10]/C
Low Pulse Width   Fast    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X30Y72   adc_value_x_reg[10]/C
Low Pulse Width   Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X31Y73   adc_value_x_reg[11]/C
Low Pulse Width   Fast    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X31Y73   adc_value_x_reg[11]/C
Low Pulse Width   Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X30Y72   adc_value_x_reg[4]/C
Low Pulse Width   Fast    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X30Y72   adc_value_x_reg[4]/C
Low Pulse Width   Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X30Y72   adc_value_x_reg[5]/C
Low Pulse Width   Fast    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X30Y72   adc_value_x_reg[5]/C
Low Pulse Width   Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X30Y72   adc_value_x_reg[6]/C
Low Pulse Width   Fast    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X30Y72   adc_value_x_reg[6]/C
High Pulse Width  Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X30Y72   adc_value_x_reg[10]/C
High Pulse Width  Fast    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X30Y72   adc_value_x_reg[10]/C
High Pulse Width  Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X31Y73   adc_value_x_reg[11]/C
High Pulse Width  Fast    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X31Y73   adc_value_x_reg[11]/C
High Pulse Width  Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X30Y72   adc_value_x_reg[4]/C
High Pulse Width  Fast    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X30Y72   adc_value_x_reg[4]/C
High Pulse Width  Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X30Y72   adc_value_x_reg[5]/C
High Pulse Width  Fast    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X30Y72   adc_value_x_reg[5]/C
High Pulse Width  Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X30Y72   adc_value_x_reg[6]/C
High Pulse Width  Fast    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X30Y72   adc_value_x_reg[6]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fnd_x/digit_value_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_7[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.860ns  (logic 4.404ns (44.661%)  route 5.456ns (55.339%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.532     5.053    fnd_x/clk_IBUF_BUFG
    SLICE_X34Y74         FDCE                                         r  fnd_x/digit_value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y74         FDCE (Prop_fdce_C_Q)         0.518     5.571 r  fnd_x/digit_value_reg[2]/Q
                         net (fo=8, routed)           0.979     6.550    fnd_x/digit_value[2]
    SLICE_X34Y72         LUT4 (Prop_lut4_I2_O)        0.157     6.707 r  fnd_x/seg_7_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           4.477    11.184    seg_7_OBUF[7]
    V7                   OBUF (Prop_obuf_I_O)         3.729    14.913 r  seg_7_OBUF[7]_inst/O
                         net (fo=0)                   0.000    14.913    seg_7[7]
    V7                                                                r  seg_7[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fnd_x/digit_value_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_7[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.810ns  (logic 4.173ns (42.542%)  route 5.637ns (57.458%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.532     5.053    fnd_x/clk_IBUF_BUFG
    SLICE_X34Y74         FDCE                                         r  fnd_x/digit_value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y74         FDCE (Prop_fdce_C_Q)         0.518     5.571 r  fnd_x/digit_value_reg[2]/Q
                         net (fo=8, routed)           0.979     6.550    fnd_x/dec/digit_value[2]
    SLICE_X34Y72         LUT4 (Prop_lut4_I2_O)        0.124     6.674 r  fnd_x/dec/seg_7_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.658    11.332    seg_7_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    14.863 r  seg_7_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.863    seg_7[6]
    U7                                                                r  seg_7[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fnd_x/digit_value_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_7[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.638ns  (logic 4.382ns (45.471%)  route 5.255ns (54.529%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.532     5.053    fnd_x/clk_IBUF_BUFG
    SLICE_X34Y74         FDCE                                         r  fnd_x/digit_value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y74         FDCE (Prop_fdce_C_Q)         0.518     5.571 r  fnd_x/digit_value_reg[2]/Q
                         net (fo=8, routed)           0.827     6.398    fnd_x/dec/digit_value[2]
    SLICE_X34Y72         LUT4 (Prop_lut4_I1_O)        0.153     6.551 r  fnd_x/dec/seg_7_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.428    10.979    seg_7_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.711    14.691 r  seg_7_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.691    seg_7[5]
    V5                                                                r  seg_7[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fnd_x/digit_value_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_7[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.635ns  (logic 4.389ns (45.549%)  route 5.246ns (54.451%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.532     5.053    fnd_x/clk_IBUF_BUFG
    SLICE_X34Y74         FDCE                                         r  fnd_x/digit_value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y74         FDCE (Prop_fdce_C_Q)         0.518     5.571 r  fnd_x/digit_value_reg[2]/Q
                         net (fo=8, routed)           1.023     6.594    fnd_x/dec/digit_value[2]
    SLICE_X34Y73         LUT4 (Prop_lut4_I1_O)        0.153     6.747 r  fnd_x/dec/seg_7_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.224    10.970    seg_7_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.718    14.688 r  seg_7_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.688    seg_7[0]
    W7                                                                r  seg_7[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fnd_x/digit_value_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_7[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.603ns  (logic 4.441ns (46.241%)  route 5.163ns (53.759%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.532     5.053    fnd_x/clk_IBUF_BUFG
    SLICE_X34Y74         FDCE                                         r  fnd_x/digit_value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y74         FDCE (Prop_fdce_C_Q)         0.518     5.571 r  fnd_x/digit_value_reg[2]/Q
                         net (fo=8, routed)           1.042     6.613    fnd_x/dec/digit_value[2]
    SLICE_X34Y73         LUT4 (Prop_lut4_I1_O)        0.156     6.769 r  fnd_x/dec/seg_7_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.121    10.889    seg_7_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.767    14.656 r  seg_7_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.656    seg_7[3]
    V8                                                                r  seg_7[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fnd_x/digit_value_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_7[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.497ns  (logic 4.177ns (43.983%)  route 5.320ns (56.017%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.532     5.053    fnd_x/clk_IBUF_BUFG
    SLICE_X34Y74         FDCE                                         r  fnd_x/digit_value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y74         FDCE (Prop_fdce_C_Q)         0.518     5.571 r  fnd_x/digit_value_reg[2]/Q
                         net (fo=8, routed)           1.042     6.613    fnd_x/dec/digit_value[2]
    SLICE_X34Y73         LUT4 (Prop_lut4_I3_O)        0.124     6.737 r  fnd_x/dec/seg_7_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.278    11.015    seg_7_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    14.550 r  seg_7_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.550    seg_7[2]
    U8                                                                r  seg_7[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fnd_x/digit_value_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_7[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.321ns  (logic 4.171ns (44.749%)  route 5.150ns (55.251%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.532     5.053    fnd_x/clk_IBUF_BUFG
    SLICE_X34Y74         FDCE                                         r  fnd_x/digit_value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y74         FDCE (Prop_fdce_C_Q)         0.518     5.571 r  fnd_x/digit_value_reg[2]/Q
                         net (fo=8, routed)           1.023     6.594    fnd_x/dec/digit_value[2]
    SLICE_X34Y73         LUT4 (Prop_lut4_I1_O)        0.124     6.718 r  fnd_x/dec/seg_7_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.127    10.845    seg_7_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    14.374 r  seg_7_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.374    seg_7[1]
    W6                                                                r  seg_7[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fnd_x/digit_value_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_7[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.272ns  (logic 4.162ns (44.889%)  route 5.110ns (55.111%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.532     5.053    fnd_x/clk_IBUF_BUFG
    SLICE_X34Y74         FDCE                                         r  fnd_x/digit_value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y74         FDCE (Prop_fdce_C_Q)         0.518     5.571 r  fnd_x/digit_value_reg[2]/Q
                         net (fo=8, routed)           0.827     6.398    fnd_x/dec/digit_value[2]
    SLICE_X34Y72         LUT4 (Prop_lut4_I2_O)        0.124     6.522 r  fnd_x/dec/seg_7_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.283    10.805    seg_7_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    14.324 r  seg_7_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.324    seg_7[4]
    U5                                                                r  seg_7[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fnd_x/clk_div_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            com[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.234ns  (logic 4.382ns (47.459%)  route 4.852ns (52.541%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.539     5.060    fnd_x/clk_IBUF_BUFG
    SLICE_X34Y70         FDRE                                         r  fnd_x/clk_div_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y70         FDRE (Prop_fdre_C_Q)         0.518     5.578 f  fnd_x/clk_div_reg[15]/Q
                         net (fo=12, routed)          0.995     6.573    fnd_x/clk_div_reg[15]
    SLICE_X36Y68         LUT2 (Prop_lut2_I0_O)        0.152     6.725 r  fnd_x/com_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.856    10.581    com_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.712    14.294 r  com_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.294    com[3]
    W4                                                                r  com[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fnd_x/clk_div_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            com[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.189ns  (logic 4.381ns (47.677%)  route 4.808ns (52.323%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.539     5.060    fnd_x/clk_IBUF_BUFG
    SLICE_X34Y70         FDRE                                         r  fnd_x/clk_div_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y70         FDRE (Prop_fdre_C_Q)         0.518     5.578 r  fnd_x/clk_div_reg[15]/Q
                         net (fo=12, routed)          0.988     6.566    fnd_x/clk_div_reg[15]
    SLICE_X36Y68         LUT2 (Prop_lut2_I0_O)        0.152     6.718 r  fnd_x/com_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.820    10.538    com_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.711    14.249 r  com_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.249    com[0]
    U2                                                                r  com[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pwm_led_g/pwm_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_g
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.348ns  (logic 1.381ns (58.827%)  route 0.967ns (41.173%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.548     1.431    pwm_led_g/clk_IBUF_BUFG
    SLICE_X30Y75         FDCE                                         r  pwm_led_g/pwm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y75         FDCE (Prop_fdce_C_Q)         0.164     1.595 r  pwm_led_g/pwm_reg/Q
                         net (fo=1, routed)           0.967     2.562    led_g_OBUF
    L2                   OBUF (Prop_obuf_I_O)         1.217     3.779 r  led_g_OBUF_inst/O
                         net (fo=0)                   0.000     3.779    led_g
    L2                                                                r  led_g (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_led_b/pwm_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_b
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.456ns  (logic 1.350ns (54.977%)  route 1.106ns (45.023%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.551     1.434    pwm_led_b/clk_IBUF_BUFG
    SLICE_X28Y72         FDCE                                         r  pwm_led_b/pwm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y72         FDCE (Prop_fdce_C_Q)         0.141     1.575 r  pwm_led_b/pwm_reg/Q
                         net (fo=1, routed)           1.106     2.681    led_b_OBUF
    J2                   OBUF (Prop_obuf_I_O)         1.209     3.890 r  led_b_OBUF_inst/O
                         net (fo=0)                   0.000     3.890    led_b
    J2                                                                r  led_b (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fnd_x/clk_div_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            com[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.036ns  (logic 1.409ns (46.414%)  route 1.627ns (53.586%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.550     1.433    fnd_x/clk_IBUF_BUFG
    SLICE_X34Y71         FDRE                                         r  fnd_x/clk_div_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y71         FDRE (Prop_fdre_C_Q)         0.164     1.597 r  fnd_x/clk_div_reg[16]/Q
                         net (fo=9, routed)           0.340     1.937    fnd_x/clk_div_reg[16]
    SLICE_X36Y68         LUT2 (Prop_lut2_I0_O)        0.045     1.982 r  fnd_x/com_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.287     3.269    com_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     4.470 r  com_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.470    com[1]
    U4                                                                r  com[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fnd_x/clk_div_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            com[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.047ns  (logic 1.433ns (47.028%)  route 1.614ns (52.972%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.550     1.433    fnd_x/clk_IBUF_BUFG
    SLICE_X34Y71         FDRE                                         r  fnd_x/clk_div_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y71         FDRE (Prop_fdre_C_Q)         0.164     1.597 f  fnd_x/clk_div_reg[16]/Q
                         net (fo=9, routed)           0.329     1.926    fnd_x/clk_div_reg[16]
    SLICE_X36Y68         LUT2 (Prop_lut2_I1_O)        0.045     1.971 r  fnd_x/com_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.285     3.256    com_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     4.480 r  com_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.480    com[2]
    V4                                                                r  com[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fnd_x/digit_value_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_7[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.104ns  (logic 1.439ns (46.356%)  route 1.665ns (53.644%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.547     1.430    fnd_x/clk_IBUF_BUFG
    SLICE_X34Y74         FDCE                                         r  fnd_x/digit_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y74         FDCE (Prop_fdce_C_Q)         0.164     1.594 r  fnd_x/digit_value_reg[0]/Q
                         net (fo=8, routed)           0.165     1.759    fnd_x/dec/digit_value[0]
    SLICE_X34Y73         LUT4 (Prop_lut4_I3_O)        0.045     1.804 r  fnd_x/dec/seg_7_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.500     3.304    seg_7_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     4.535 r  seg_7_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.535    seg_7[1]
    W6                                                                r  seg_7[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fnd_x/clk_div_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            com[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.140ns  (logic 1.478ns (47.079%)  route 1.661ns (52.921%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.550     1.433    fnd_x/clk_IBUF_BUFG
    SLICE_X34Y71         FDRE                                         r  fnd_x/clk_div_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y71         FDRE (Prop_fdre_C_Q)         0.164     1.597 r  fnd_x/clk_div_reg[16]/Q
                         net (fo=9, routed)           0.329     1.926    fnd_x/clk_div_reg[16]
    SLICE_X36Y68         LUT2 (Prop_lut2_I1_O)        0.043     1.969 r  fnd_x/com_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.333     3.302    com_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.271     4.573 r  com_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.573    com[0]
    U2                                                                r  com[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fnd_x/digit_value_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_7[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.151ns  (logic 1.445ns (45.853%)  route 1.706ns (54.147%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.547     1.430    fnd_x/clk_IBUF_BUFG
    SLICE_X34Y74         FDCE                                         r  fnd_x/digit_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y74         FDCE (Prop_fdce_C_Q)         0.164     1.594 f  fnd_x/digit_value_reg[0]/Q
                         net (fo=8, routed)           0.156     1.750    fnd_x/dec/digit_value[0]
    SLICE_X34Y73         LUT4 (Prop_lut4_I1_O)        0.045     1.795 r  fnd_x/dec/seg_7_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.550     3.346    seg_7_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     4.582 r  seg_7_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.582    seg_7[2]
    U8                                                                r  seg_7[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fnd_x/clk_div_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            com[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.173ns  (logic 1.479ns (46.620%)  route 1.694ns (53.380%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.550     1.433    fnd_x/clk_IBUF_BUFG
    SLICE_X34Y71         FDRE                                         r  fnd_x/clk_div_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y71         FDRE (Prop_fdre_C_Q)         0.164     1.597 f  fnd_x/clk_div_reg[16]/Q
                         net (fo=9, routed)           0.340     1.937    fnd_x/clk_div_reg[16]
    SLICE_X36Y68         LUT2 (Prop_lut2_I1_O)        0.042     1.979 r  fnd_x/com_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.354     3.333    com_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.273     4.607 r  com_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.607    com[3]
    W4                                                                r  com[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fnd_x/digit_value_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_7[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.180ns  (logic 1.493ns (46.950%)  route 1.687ns (53.050%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.547     1.430    fnd_x/clk_IBUF_BUFG
    SLICE_X34Y74         FDCE                                         r  fnd_x/digit_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y74         FDCE (Prop_fdce_C_Q)         0.164     1.594 r  fnd_x/digit_value_reg[0]/Q
                         net (fo=8, routed)           0.165     1.759    fnd_x/dec/digit_value[0]
    SLICE_X34Y73         LUT4 (Prop_lut4_I2_O)        0.049     1.808 r  fnd_x/dec/seg_7_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.522     3.330    seg_7_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.280     4.610 r  seg_7_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.610    seg_7[0]
    W7                                                                r  seg_7[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fnd_x/digit_value_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_7[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.187ns  (logic 1.523ns (47.798%)  route 1.664ns (52.202%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.547     1.430    fnd_x/clk_IBUF_BUFG
    SLICE_X34Y74         FDCE                                         r  fnd_x/digit_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y74         FDCE (Prop_fdce_C_Q)         0.164     1.594 r  fnd_x/digit_value_reg[0]/Q
                         net (fo=8, routed)           0.156     1.750    fnd_x/dec/digit_value[0]
    SLICE_X34Y73         LUT4 (Prop_lut4_I2_O)        0.049     1.799 r  fnd_x/dec/seg_7_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.508     3.307    seg_7_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.310     4.617 r  seg_7_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.617    seg_7[3]
    V8                                                                r  seg_7[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           158 Endpoints
Min Delay           158 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            pwm_led_g/cnt_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.652ns  (logic 1.441ns (18.835%)  route 6.211ns (81.165%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.765ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_p_IBUF_inst/O
                         net (fo=159, routed)         6.211     7.652    pwm_led_g/reset_p_IBUF
    SLICE_X36Y70         FDCE                                         f  pwm_led_g/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.424     4.765    pwm_led_g/clk_IBUF_BUFG
    SLICE_X36Y70         FDCE                                         r  pwm_led_g/cnt_reg[0]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            pwm_led_g/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.652ns  (logic 1.441ns (18.835%)  route 6.211ns (81.165%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.765ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_p_IBUF_inst/O
                         net (fo=159, routed)         6.211     7.652    pwm_led_g/reset_p_IBUF
    SLICE_X36Y70         FDCE                                         f  pwm_led_g/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.424     4.765    pwm_led_g/clk_IBUF_BUFG
    SLICE_X36Y70         FDCE                                         r  pwm_led_g/cnt_reg[1]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            pwm_led_g/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.652ns  (logic 1.441ns (18.835%)  route 6.211ns (81.165%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.765ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_p_IBUF_inst/O
                         net (fo=159, routed)         6.211     7.652    pwm_led_g/reset_p_IBUF
    SLICE_X36Y70         FDCE                                         f  pwm_led_g/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.424     4.765    pwm_led_g/clk_IBUF_BUFG
    SLICE_X36Y70         FDCE                                         r  pwm_led_g/cnt_reg[2]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            pwm_led_g/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.652ns  (logic 1.441ns (18.835%)  route 6.211ns (81.165%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.765ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_p_IBUF_inst/O
                         net (fo=159, routed)         6.211     7.652    pwm_led_g/reset_p_IBUF
    SLICE_X36Y70         FDCE                                         f  pwm_led_g/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.424     4.765    pwm_led_g/clk_IBUF_BUFG
    SLICE_X36Y70         FDCE                                         r  pwm_led_g/cnt_reg[3]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            pwm_led_g/cnt_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.511ns  (logic 1.441ns (19.188%)  route 6.070ns (80.812%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.764ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_p_IBUF_inst/O
                         net (fo=159, routed)         6.070     7.511    pwm_led_g/reset_p_IBUF
    SLICE_X36Y71         FDCE                                         f  pwm_led_g/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.423     4.764    pwm_led_g/clk_IBUF_BUFG
    SLICE_X36Y71         FDCE                                         r  pwm_led_g/cnt_reg[4]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            pwm_led_g/cnt_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.511ns  (logic 1.441ns (19.188%)  route 6.070ns (80.812%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.764ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_p_IBUF_inst/O
                         net (fo=159, routed)         6.070     7.511    pwm_led_g/reset_p_IBUF
    SLICE_X36Y71         FDCE                                         f  pwm_led_g/cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.423     4.764    pwm_led_g/clk_IBUF_BUFG
    SLICE_X36Y71         FDCE                                         r  pwm_led_g/cnt_reg[5]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            pwm_led_g/cnt_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.511ns  (logic 1.441ns (19.188%)  route 6.070ns (80.812%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.764ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_p_IBUF_inst/O
                         net (fo=159, routed)         6.070     7.511    pwm_led_g/reset_p_IBUF
    SLICE_X36Y71         FDCE                                         f  pwm_led_g/cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.423     4.764    pwm_led_g/clk_IBUF_BUFG
    SLICE_X36Y71         FDCE                                         r  pwm_led_g/cnt_reg[6]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            pwm_led_g/cnt_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.511ns  (logic 1.441ns (19.188%)  route 6.070ns (80.812%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.764ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_p_IBUF_inst/O
                         net (fo=159, routed)         6.070     7.511    pwm_led_g/reset_p_IBUF
    SLICE_X36Y71         FDCE                                         f  pwm_led_g/cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.423     4.764    pwm_led_g/clk_IBUF_BUFG
    SLICE_X36Y71         FDCE                                         r  pwm_led_g/cnt_reg[7]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            pwm_led_g/cnt_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.361ns  (logic 1.441ns (19.581%)  route 5.919ns (80.419%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.762ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.762ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_p_IBUF_inst/O
                         net (fo=159, routed)         5.919     7.361    pwm_led_g/reset_p_IBUF
    SLICE_X36Y72         FDCE                                         f  pwm_led_g/cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.421     4.762    pwm_led_g/clk_IBUF_BUFG
    SLICE_X36Y72         FDCE                                         r  pwm_led_g/cnt_reg[10]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            pwm_led_g/cnt_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.361ns  (logic 1.441ns (19.581%)  route 5.919ns (80.419%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.762ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.762ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_p_IBUF_inst/O
                         net (fo=159, routed)         5.919     7.361    pwm_led_g/reset_p_IBUF
    SLICE_X36Y72         FDCE                                         f  pwm_led_g/cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.421     4.762    pwm_led_g/clk_IBUF_BUFG
    SLICE_X36Y72         FDCE                                         r  pwm_led_g/cnt_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            pwm_led_b/cnt_duty_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.630ns  (logic 0.210ns (12.855%)  route 1.420ns (87.145%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.949ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_p_IBUF_inst/O
                         net (fo=159, routed)         1.420     1.630    pwm_led_b/reset_p_IBUF
    SLICE_X29Y68         FDCE                                         f  pwm_led_b/cnt_duty_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.822     1.949    pwm_led_b/clk_IBUF_BUFG
    SLICE_X29Y68         FDCE                                         r  pwm_led_b/cnt_duty_reg[4]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            pwm_led_b/cnt_duty_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.630ns  (logic 0.210ns (12.855%)  route 1.420ns (87.145%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.949ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_p_IBUF_inst/O
                         net (fo=159, routed)         1.420     1.630    pwm_led_b/reset_p_IBUF
    SLICE_X29Y68         FDCE                                         f  pwm_led_b/cnt_duty_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.822     1.949    pwm_led_b/clk_IBUF_BUFG
    SLICE_X29Y68         FDCE                                         r  pwm_led_b/cnt_duty_reg[5]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            pwm_led_b/cnt_duty_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.630ns  (logic 0.210ns (12.855%)  route 1.420ns (87.145%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.949ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_p_IBUF_inst/O
                         net (fo=159, routed)         1.420     1.630    pwm_led_b/reset_p_IBUF
    SLICE_X29Y68         FDCE                                         f  pwm_led_b/cnt_duty_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.822     1.949    pwm_led_b/clk_IBUF_BUFG
    SLICE_X29Y68         FDCE                                         r  pwm_led_b/cnt_duty_reg[6]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            pwm_led_b/cnt_duty_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.630ns  (logic 0.210ns (12.855%)  route 1.420ns (87.145%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.949ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_p_IBUF_inst/O
                         net (fo=159, routed)         1.420     1.630    pwm_led_b/reset_p_IBUF
    SLICE_X29Y68         FDCE                                         f  pwm_led_b/cnt_duty_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.822     1.949    pwm_led_b/clk_IBUF_BUFG
    SLICE_X29Y68         FDCE                                         r  pwm_led_b/cnt_duty_reg[7]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            pwm_led_b/cnt_duty_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.685ns  (logic 0.210ns (12.432%)  route 1.476ns (87.568%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.950ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_p_IBUF_inst/O
                         net (fo=159, routed)         1.476     1.685    pwm_led_b/reset_p_IBUF
    SLICE_X29Y67         FDCE                                         f  pwm_led_b/cnt_duty_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.822     1.950    pwm_led_b/clk_IBUF_BUFG
    SLICE_X29Y67         FDCE                                         r  pwm_led_b/cnt_duty_reg[0]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            pwm_led_b/cnt_duty_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.685ns  (logic 0.210ns (12.432%)  route 1.476ns (87.568%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.950ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_p_IBUF_inst/O
                         net (fo=159, routed)         1.476     1.685    pwm_led_b/reset_p_IBUF
    SLICE_X29Y67         FDCE                                         f  pwm_led_b/cnt_duty_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.822     1.950    pwm_led_b/clk_IBUF_BUFG
    SLICE_X29Y67         FDCE                                         r  pwm_led_b/cnt_duty_reg[1]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            pwm_led_b/cnt_duty_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.685ns  (logic 0.210ns (12.432%)  route 1.476ns (87.568%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.950ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_p_IBUF_inst/O
                         net (fo=159, routed)         1.476     1.685    pwm_led_b/reset_p_IBUF
    SLICE_X29Y67         FDCE                                         f  pwm_led_b/cnt_duty_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.822     1.950    pwm_led_b/clk_IBUF_BUFG
    SLICE_X29Y67         FDCE                                         r  pwm_led_b/cnt_duty_reg[2]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            pwm_led_b/cnt_duty_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.685ns  (logic 0.210ns (12.432%)  route 1.476ns (87.568%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.950ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_p_IBUF_inst/O
                         net (fo=159, routed)         1.476     1.685    pwm_led_b/reset_p_IBUF
    SLICE_X29Y67         FDCE                                         f  pwm_led_b/cnt_duty_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.822     1.950    pwm_led_b/clk_IBUF_BUFG
    SLICE_X29Y67         FDCE                                         r  pwm_led_b/cnt_duty_reg[3]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            pwm_led_b/cnt_duty_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.693ns  (logic 0.210ns (12.374%)  route 1.484ns (87.626%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_p_IBUF_inst/O
                         net (fo=159, routed)         1.484     1.693    pwm_led_b/reset_p_IBUF
    SLICE_X29Y69         FDCE                                         f  pwm_led_b/cnt_duty_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.821     1.948    pwm_led_b/clk_IBUF_BUFG
    SLICE_X29Y69         FDCE                                         r  pwm_led_b/cnt_duty_reg[10]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            pwm_led_b/cnt_duty_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.693ns  (logic 0.210ns (12.374%)  route 1.484ns (87.626%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_p_IBUF_inst/O
                         net (fo=159, routed)         1.484     1.693    pwm_led_b/reset_p_IBUF
    SLICE_X29Y69         FDCE                                         f  pwm_led_b/cnt_duty_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.821     1.948    pwm_led_b/clk_IBUF_BUFG
    SLICE_X29Y69         FDCE                                         r  pwm_led_b/cnt_duty_reg[11]/C





