// Seed: 1391231403
module module_0;
  generate
    wire id_1;
    wire id_2;
  endgenerate
  assign module_1.id_3 = 0;
  wire id_3;
  module_2 modCall_1 ();
  assign modCall_1.type_9 = 0;
  wire id_4, id_5;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_6;
  wire id_7, id_8, id_9, id_10;
  module_0 modCall_1 ();
endmodule
module module_2 ();
  assign id_1 = -1'b0;
  always if (1 && 1'd0) if (1'b0) id_2 <= -1;
  tri1 id_3, id_4, id_5;
  assign id_3 = -1'd0;
  wire id_6;
  bit  id_7 = id_2;
endmodule
