LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_unsigned.all;
USE work.course3_package.all;

ENTITY BCDAdder IS
	PORT(
		X, Y : IN STD_LOGIC_VECTOR(7 downto 0);
		S : OUT STD_LOGIC_VECTOR(7 downto 0));
END BCDAdder;

ARCHITECTURE MAIN OF BCDAdder IS
	SIGNAL Cout1, Cout2 : STD_LOGIC;
BEGIN
	stage0: BCDAdd_4bit PORT MAP( X(3 downto 0), Y(3 downto 0), '0', S(3 downto 0), Cout1);
	stage1: BCDAdd_4bit PORT MAP( X(7 downto 4), Y(7 downto 4), Cout1, S(7 downto 4), Cout2);
	stage2: overflow <= Cout2;
END MAIN; 