# ðŸ” ISA-Integrated AES: Custom RISC-V Instructions for Direct Cryptographic Acceleration

**Author:** Karthik Rohan R
**GitHub:** [nahor-kihtrak](https://github.com/nahor-kihtrak)
**Project Type:** Mini Project

---

## ðŸ“Œ Project Overview

This project implements **AES-128 encryption integrated directly into a RISC-V Instruction Set Architecture (ISA)** using **custom cryptographic instructions**.
Instead of treating AES as a software-only routine, cryptographic operations are accelerated at the **instruction level**, improving performance and architectural efficiency.

The design is developed using **Verilog and SystemVerilog**, simulated with **Icarus Verilog**, verified through **GTKWave waveform analysis**, and prepared for synthesis using **Xilinx Vivado**.

---

## ðŸŽ¯ Objectives

* Integrate **AES encryption** directly into the RISC-V ISA
* Design **custom instructions** for cryptographic operations
* Verify correctness through **register dump and waveform analysis**
* Ensure **ciphertext correctness** matching AES-128 standards

---

## ðŸ› ï¸ Tools & Technologies

| Category          | Tools                               |
| ----------------- | ----------------------------------- |
| HDL               | Verilog, SystemVerilog              |
| Simulation        | Icarus Verilog (`iverilog`)         |
| Waveform Analysis | GTKWave                             |
| Synthesis         | Xilinx Vivado                       |
| Platform          | Windows (Terminal-based simulation) |

---

## ðŸ§  Technical Highlights

* **Custom RISC-V ISA Extensions** for AES operations
* **Hardware-accelerated AES-128 encryption**
* Modular RTL design for easy verification and synthesis
* Register-level visibility via **terminal dump**
* Functional verification using **waveform inspection**

---

## ðŸ—ï¸ Project Architecture

```
RISC-V Core
   â”‚
   â”œâ”€â”€ Custom AES Instruction Decoder
   â”‚
   â”œâ”€â”€ AES Encryption Engine
   â”‚     â”œâ”€â”€ SubBytes
   â”‚     â”œâ”€â”€ ShiftRows
   â”‚     â”œâ”€â”€ MixColumns
   â”‚     â””â”€â”€ AddRoundKey
   â”‚
   â””â”€â”€ Register File & Control Logic
```

---

## â–¶ï¸ How to Run the Project (Simulation)

### 1ï¸âƒ£ Compile the Design

```bash
iverilog -g2012 -o aes_riscv *.v *.sv
```

### 2ï¸âƒ£ Run Simulation

```bash
vvp aes_riscv
```

* Register dumps will be displayed in the **Windows terminal**
* Ciphertext values can be cross-verified with standard AES test vectors

### 3ï¸âƒ£ View Waveforms

```bash
gtkwave dump.vcd
```

* Inspect instruction execution
* Observe AES round transformations
* Verify timing and control signals

---

## âœ… Results & Verification

* âœ” **Correct AES-128 ciphertext match** verified using test vectors
* âœ” **Register dump validation** via terminal output
* âœ” **Waveform screenshots** confirm correct instruction sequencing
* âœ” Design is **synthesis-ready** in Vivado

> Screenshots of ciphertext match and GTKWave waveforms are included in the repository for reference.

---

## ðŸ“‚ Repository Structure

```
â”œâ”€â”€ rtl/                # Verilog & SystemVerilog source files
â”œâ”€â”€ tb/                 # Testbench files
â”œâ”€â”€ waveforms/          # GTKWave screenshots
â”œâ”€â”€ outputs/            # Ciphertext & register dump results
â”œâ”€â”€ README.md
```

---

## ðŸš€ Applications & Relevance

* Cryptographic hardware acceleration
* Secure embedded systems
* RISC-V ISA extension research
* VLSI design & verification projects
* FPGA-based security implementations
