/*!
 * @brief     SPI Register Definition Header File, automatically generated by
 *            yoda2h v1.3.8 at 7/19/2021 9:28:21 PM.
 * 
 * @copyright copyright(c) 2021 - Analog Devices Inc.All Rights Reserved.
 *            This software is proprietary to Analog Devices, Inc. and its
 *            licensor. By using this software you agree to the terms of the
 *            associated analog devices software license agreement.
 */

/*! 
 * @addtogroup APOLLO_BF
 * @{
 */
#ifndef __ADI_APOLLO_BF_SERDES_TXDIG_PHY_CORE1P2_H__
#define __ADI_APOLLO_BF_SERDES_TXDIG_PHY_CORE1P2_H__

/*============= D E F I N E S ==============*/
#define SER_PHY0_SERDES_TX_JTX_TOP_RX_DIGITAL0    0x60620000
#define SER_PHY1_SERDES_TX_JTX_TOP_RX_DIGITAL0    0x60620800
#define SER_PHY2_SERDES_TX_JTX_TOP_RX_DIGITAL0    0x60621000
#define SER_PHY3_SERDES_TX_JTX_TOP_RX_DIGITAL0    0x60621800
#define SER_PHY4_SERDES_TX_JTX_TOP_RX_DIGITAL0    0x60622000
#define SER_PHY5_SERDES_TX_JTX_TOP_RX_DIGITAL0    0x60622800
#define SER_PHY6_SERDES_TX_JTX_TOP_RX_DIGITAL0    0x60623000
#define SER_PHY7_SERDES_TX_JTX_TOP_RX_DIGITAL0    0x60623800
#define SER_PHY8_SERDES_TX_JTX_TOP_RX_DIGITAL0    0x60624000
#define SER_PHY9_SERDES_TX_JTX_TOP_RX_DIGITAL0    0x60624800
#define SER_PHY10_SERDES_TX_JTX_TOP_RX_DIGITAL0   0x60625000
#define SER_PHY11_SERDES_TX_JTX_TOP_RX_DIGITAL0   0x60625800
#define SER_PHY_ALL_SERDES_TX_JTX_TOP_RX_DIGITAL0 0x60626000
#define SER_PHY0_SERDES_TX_JTX_TOP_RX_DIGITAL1    0x60E20000
#define SER_PHY1_SERDES_TX_JTX_TOP_RX_DIGITAL1    0x60E20800
#define SER_PHY2_SERDES_TX_JTX_TOP_RX_DIGITAL1    0x60E21000
#define SER_PHY3_SERDES_TX_JTX_TOP_RX_DIGITAL1    0x60E21800
#define SER_PHY4_SERDES_TX_JTX_TOP_RX_DIGITAL1    0x60E22000
#define SER_PHY5_SERDES_TX_JTX_TOP_RX_DIGITAL1    0x60E22800
#define SER_PHY6_SERDES_TX_JTX_TOP_RX_DIGITAL1    0x60E23000
#define SER_PHY7_SERDES_TX_JTX_TOP_RX_DIGITAL1    0x60E23800
#define SER_PHY8_SERDES_TX_JTX_TOP_RX_DIGITAL1    0x60E24000
#define SER_PHY9_SERDES_TX_JTX_TOP_RX_DIGITAL1    0x60E24800
#define SER_PHY10_SERDES_TX_JTX_TOP_RX_DIGITAL1   0x60E25000
#define SER_PHY11_SERDES_TX_JTX_TOP_RX_DIGITAL1   0x60E25800
#define SER_PHY_ALL_SERDES_TX_JTX_TOP_RX_DIGITAL1 0x60E26000

#define REG_PWR_DN_ADDR(inst)                     ((inst) + 0x00000000)
#define BF_PD_SER_INFO(inst)                      ((inst) + 0x00000000), 0x00000100

#define REG_SER_EN_ADDR(inst)                     ((inst) + 0x00000001)
#define BF_SER_EN_RC_INFO(inst)                   ((inst) + 0x00000001), 0x00000100

#define REG_JTX_SWING_ADDR(inst)                  ((inst) + 0x00000002)
#define BF_DRVSWING_SER_RC_INFO(inst)             ((inst) + 0x00000002), 0x00000300
#define BF_DRVPOSTEM_SER_RC_INFO(inst)            ((inst) + 0x00000002), 0x00000304

#define REG_PRE_TAP_LEVEL_ADDR(inst)              ((inst) + 0x00000003)
#define BF_DRVPREEM_SER_RC_INFO(inst)             ((inst) + 0x00000003), 0x00000800

#define REG_GEN_CTL1_ADDR(inst)                   ((inst) + 0x00000004)
#define BF_RSTB_SER_INFO(inst)                    ((inst) + 0x00000004), 0x00000100
#define BF_EN_DRVSLICEOFFSET_SER_RC_INFO(inst)    ((inst) + 0x00000004), 0x00000101
#define BF_DATA_PN_SWAP_CORR_INFO(inst)           ((inst) + 0x00000004), 0x00000102
#define BF_OUTPUTDATAINVERT_SER_RC_INFO(inst)     ((inst) + 0x00000004), 0x00000103
#define BF_PARDATAMODE_SER_RC_INFO(inst)          ((inst) + 0x00000004), 0x00000204
#define BF_LFPATHEN_SER_RC_INFO(inst)             ((inst) + 0x00000004), 0x00000106

#define REG_PARITY_ERROR_ADDR(inst)               ((inst) + 0x00000005)
#define BF_PARITY_ERROR_SER_INFO(inst)            ((inst) + 0x00000005), 0x00000100

#define REG_PARITY_RST_N_ADDR(inst)               ((inst) + 0x00000006)
#define BF_SER_PARITY_RST_N_INFO(inst)            ((inst) + 0x00000006), 0x00000100

#define REG_CLOCK_CTL_ADDR(inst)                  ((inst) + 0x00000007)
#define BF_CLKOFFSET_SER_RC_INFO(inst)            ((inst) + 0x00000007), 0x00000300
#define BF_EN_FBCK_SER_RC_INFO(inst)              ((inst) + 0x00000007), 0x00000104
#define BF_FBCKINV_SER_RC_INFO(inst)              ((inst) + 0x00000007), 0x00000105
#define BF_CK66B_INV_SER_RC_INFO(inst)            ((inst) + 0x00000007), 0x00000106

#define REG_DATA_GEN_CTL_ADDR(inst)               ((inst) + 0x00000008)
#define BF_DATA_GEN_MODE_INFO(inst)               ((inst) + 0x00000008), 0x00000400
#define BF_DATA_GEN_EN_INFO(inst)                 ((inst) + 0x00000008), 0x00000104

#define REG_POLY_CODE_ADDR(inst)                  ((inst) + 0x0000000C)
#define BF_DRVPOLYCODE_SER_RC_INFO(inst)          ((inst) + 0x0000000C), 0x00000600

#define REG_SYNCA_CTRL_ADDR(inst)                 ((inst) + 0x0000000D)
#define BF_SYNCA_RX_MODE_RC_INFO(inst)            ((inst) + 0x0000000D), 0x00000100
#define BF_SYNCA_RX_ONCHIP_TERM_RC_INFO(inst)     ((inst) + 0x0000000D), 0x00000101
#define BF_SYNCA_RX_PN_INV_RC_INFO(inst)          ((inst) + 0x0000000D), 0x00000102
#define BF_PD_SYNCA_RX_RC_INFO(inst)              ((inst) + 0x0000000D), 0x00000103

#define REG_SYNCB_CTRL_ADDR(inst)                 ((inst) + 0x0000000E)
#define BF_SYNCB_RX_MODE_RC_INFO(inst)            ((inst) + 0x0000000E), 0x00000100
#define BF_SYNCB_RX_ONCHIP_TERM_RC_INFO(inst)     ((inst) + 0x0000000E), 0x00000101
#define BF_SYNCB_RX_PN_INV_RC_INFO(inst)          ((inst) + 0x0000000E), 0x00000102
#define BF_PD_SYNCB_RX_RC_INFO(inst)              ((inst) + 0x0000000E), 0x00000103

#define REG_JTX_CTRL_ADDR(inst)                   ((inst) + 0x0000000F)
#define BF_JTAG_EN_SER_TESTMODE_RC_INFO(inst)     ((inst) + 0x0000000F), 0x00000100

#define REG_DATA_FIR_ADDR(inst)                   ((inst) + 0x00000010)
#define BF_DATAFIREN_INFO(inst)                   ((inst) + 0x00000010), 0x00000800

#define REG_MAIN_TAP_EN1_ADDR(inst)               ((inst) + 0x00000011)
#define BF_MAINTAPEN_INFO(inst)                   ((inst) + 0x00000011), 0x00001000

#define REG_MAIN_TAP_EN2_ADDR(inst)               ((inst) + 0x00000012)

#define REG_MAIN_TAP_MUX1_ADDR(inst)              ((inst) + 0x00000013)
#define BF_MAINTAPMUX_INFO(inst)                  ((inst) + 0x00000013), 0x00001000

#define REG_MAIN_TAP_MUX2_ADDR(inst)              ((inst) + 0x00000014)

#define REG_POST_TAP_EN1_ADDR(inst)               ((inst) + 0x00000015)
#define BF_POSTTAPEN_INFO(inst)                   ((inst) + 0x00000015), 0x00000C00

#define REG_POST_TAP_EN2_ADDR(inst)               ((inst) + 0x00000016)

#define REG_POST_TAP_MUX1_ADDR(inst)              ((inst) + 0x00000017)
#define BF_POSTTAPMUX_INFO(inst)                  ((inst) + 0x00000017), 0x00000C00

#define REG_POST_TAP_MUX2_ADDR(inst)              ((inst) + 0x00000018)

#define REG_PRE_TAP_EN_ADDR(inst)                 ((inst) + 0x00000019)
#define BF_PRETAPEN_INFO(inst)                    ((inst) + 0x00000019), 0x00000800

#define REG_PRE_TAP_MUX_ADDR(inst)                ((inst) + 0x0000001A)
#define BF_PRETAPMUX_INFO(inst)                   ((inst) + 0x0000001A), 0x00000800

#define REG_GEN_CTL2_ADDR(inst)                   ((inst) + 0x00000020)
#define BF_TAPCTRL_INFO(inst)                     ((inst) + 0x00000020), 0x00000100
#define BF_CLKDIV160_EN_INFO(inst)                ((inst) + 0x00000020), 0x00000101
#define BF_CLKDIV8_INV_INFO(inst)                 ((inst) + 0x00000020), 0x00000102
#define BF_FIFO_START_ADDR_INFO(inst)             ((inst) + 0x00000020), 0x00000304

#define REG_SLICE_OFFSET_STA_ADDR(inst)           ((inst) + 0x00000021)
#define BF_DRVSLICEENOFFSET_INFO(inst)            ((inst) + 0x00000021), 0x00000400

#define REG_GEN_CTL3_ADDR(inst)                   ((inst) + 0x00000023)
#define BF_CLKDIV8_MUX_OUT_INFO(inst)             ((inst) + 0x00000023), 0x00000100

#define REG_TAP_ERROR_ADDR(inst)                  ((inst) + 0x00000024)
#define BF_TAPERROR_INFO(inst)                    ((inst) + 0x00000024), 0x00000100

#define REG_SLICE_OFFSET_CTL_ADDR(inst)           ((inst) + 0x00000025)
#define BF_SLICEOFFSET_OFFSET_INFO(inst)          ((inst) + 0x00000025), 0x00000400

#define REG_DATA_FIR_STA_ADDR(inst)               ((inst) + 0x00000030)
#define BF_DATAFIREN_STA_INFO(inst)               ((inst) + 0x00000030), 0x00000800

#define REG_MAIN_TAP_EN_STA1_ADDR(inst)           ((inst) + 0x00000031)
#define BF_MAINTAPEN_STA_INFO(inst)               ((inst) + 0x00000031), 0x00001000

#define REG_MAIN_TAP_EN_STA2_ADDR(inst)           ((inst) + 0x00000032)

#define REG_MAIN_TAP_GEN_STA1_ADDR(inst)          ((inst) + 0x00000033)
#define BF_MAINTAPMUX_STA_INFO(inst)              ((inst) + 0x00000033), 0x00001000

#define REG_MAIN_TAP_GEN_STA2_ADDR(inst)          ((inst) + 0x00000034)

#define REG_POST_TAP_EN_STA1_ADDR(inst)           ((inst) + 0x00000035)
#define BF_POSTTAPEN_STA_INFO(inst)               ((inst) + 0x00000035), 0x00000C00

#define REG_POST_TAP_EN_STA2_ADDR(inst)           ((inst) + 0x00000036)

#define REG_POST_TAP_GEN_STA1_ADDR(inst)          ((inst) + 0x00000037)
#define BF_POSTTAPMUX_STA_INFO(inst)              ((inst) + 0x00000037), 0x00000C00

#define REG_POST_TAP_GEN_STA2_ADDR(inst)          ((inst) + 0x00000038)

#define REG_PRE_TAP_EN_STA_ADDR(inst)             ((inst) + 0x00000039)
#define BF_PRETAPEN_STA_INFO(inst)                ((inst) + 0x00000039), 0x00000800

#define REG_PRE_TAP_GEN_STA2_ADDR(inst)           ((inst) + 0x0000003A)
#define BF_PRETAPMUX_STA_INFO(inst)               ((inst) + 0x0000003A), 0x00000800

#define REG_TX_DIG_REVID_ADDR(inst)               ((inst) + 0x0000003E)
#define BF_TX_DIG_REVID_INFO(inst)                ((inst) + 0x0000003E), 0x00000800

#define REG_TX_REVID_ADDR(inst)                   ((inst) + 0x0000003F)
#define BF_TX_REVID_INFO(inst)                    ((inst) + 0x0000003F), 0x00000800

#endif /* __ADI_APOLLO_BF_SERDES_TXDIG_PHY_CORE1P2_H__ */
/*! @} */
