[0m[[0m[31merror[0m] [0m[0m/Users/chenkangqi/Documents/GitHub/soDLA/src/main/scala/nvdla/sdp/NV_NVDLA_SDP_RDMA_REG_dual.scala:509:8: value atomics is not a member of chisel3.Bundle{val nvdla_core_clk: chisel3.core.Clock; val reg_rd_data: chisel3.core.UInt; val reg_offset: chisel3.core.UInt; val reg_wr_data: chisel3.core.UInt; val reg_wr_en: chisel3.core.Bool; val bn_base_addr_high: chisel3.core.UInt; val bn_base_addr_low: chisel3.core.UInt; val bn_batch_stride: chisel3.core.UInt; val bn_line_stride: chisel3.core.UInt; val bn_surface_stride: chisel3.core.UInt; val brdma_data_mode: chisel3.core.Bool; val brdma_data_size: chisel3.core.Bool; val brdma_data_use: chisel3.core.UInt; val brdma_disable: chisel3.core.Bool; val brdma_ram_type: chisel3.core.Bool; val bs_base_addr_high: chisel3.core.UInt; val bs_base_addr_low: chisel3.core.UInt; val bs_batch_stride: chisel3.core.UInt; val bs_line_stride: chisel3.core.UInt; val bs_surface_stride: chisel3.core.UInt; val channel: chisel3.core.UInt; val height: chisel3.core.UInt; val width: chisel3.core.UInt; val erdma_data_mode: chisel3.core.Bool; val erdma_data_size: chisel3.core.Bool; val erdma_data_use: chisel3.core.UInt; val erdma_disable: chisel3.core.Bool; val erdma_ram_type: chisel3.core.Bool; val ew_base_addr_high: chisel3.core.UInt; val ew_base_addr_low: chisel3.core.UInt; val ew_batch_stride: chisel3.core.UInt; val ew_line_stride: chisel3.core.UInt; val ew_surface_stride: chisel3.core.UInt; val batch_number: chisel3.core.UInt; val flying_mode: chisel3.core.Bool; val in_precision: chisel3.core.UInt; val out_precision: chisel3.core.UInt; val proc_precision: chisel3.core.UInt; val winograd: chisel3.core.Bool; val nrdma_data_mode: chisel3.core.Bool; val nrdma_data_size: chisel3.core.Bool; val nrdma_data_use: chisel3.core.UInt; val nrdma_disable: chisel3.core.Bool; val nrdma_ram_type: chisel3.core.Bool; val op_en_trigger: chisel3.core.Bool; val perf_dma_en: chisel3.core.Bool; val perf_nan_inf_count_en: chisel3.core.Bool; val src_base_addr_high: chisel3.core.UInt; val src_base_addr_low: chisel3.core.UInt; val src_ram_type: chisel3.core.Bool; val src_line_stride: chisel3.core.UInt; val src_surface_stride: chisel3.core.UInt; val op_en: chisel3.core.Bool; val brdma_stall: chisel3.core.UInt; val erdma_stall: chisel3.core.UInt; val mrdma_stall: chisel3.core.UInt; val nrdma_stall: chisel3.core.UInt; val status_inf_input_num: chisel3.core.UInt; val status_nan_input_num: chisel3.core.UInt}[0m
[0m[[0m[31merror[0m] [0m[0m    io.atomics := atomics_out[0m
[0m[[0m[31merror[0m] [0m[0m       ^[0m
[0m[[0m[31merror[0m] [0m[0m/Users/chenkangqi/Documents/GitHub/soDLA/src/main/scala/nvdla/sdp/NV_NVDLA_SDP_RDMA_REG_dual.scala:509:19: not found: value atomics_out[0m
[0m[[0m[31merror[0m] [0m[0m    io.atomics := atomics_out[0m
[0m[[0m[31merror[0m] [0m[0m                  ^[0m
[0m[[0m[31merror[0m] [0m[0m/Users/chenkangqi/Documents/GitHub/soDLA/src/main/scala/nvdla/sdp/NV_NVDLA_SDP_RDMA_REG_dual.scala:510:8: value data_bank is not a member of chisel3.Bundle{val nvdla_core_clk: chisel3.core.Clock; val reg_rd_data: chisel3.core.UInt; val reg_offset: chisel3.core.UInt; val reg_wr_data: chisel3.core.UInt; val reg_wr_en: chisel3.core.Bool; val bn_base_addr_high: chisel3.core.UInt; val bn_base_addr_low: chisel3.core.UInt; val bn_batch_stride: chisel3.core.UInt; val bn_line_stride: chisel3.core.UInt; val bn_surface_stride: chisel3.core.UInt; val brdma_data_mode: chisel3.core.Bool; val brdma_data_size: chisel3.core.Bool; val brdma_data_use: chisel3.core.UInt; val brdma_disable: chisel3.core.Bool; val brdma_ram_type: chisel3.core.Bool; val bs_base_addr_high: chisel3.core.UInt; val bs_base_addr_low: chisel3.core.UInt; val bs_batch_stride: chisel3.core.UInt; val bs_line_stride: chisel3.core.UInt; val bs_surface_stride: chisel3.core.UInt; val channel: chisel3.core.UInt; val height: chisel3.core.UInt; val width: chisel3.core.UInt; val erdma_data_mode: chisel3.core.Bool; val erdma_data_size: chisel3.core.Bool; val erdma_data_use: chisel3.core.UInt; val erdma_disable: chisel3.core.Bool; val erdma_ram_type: chisel3.core.Bool; val ew_base_addr_high: chisel3.core.UInt; val ew_base_addr_low: chisel3.core.UInt; val ew_batch_stride: chisel3.core.UInt; val ew_line_stride: chisel3.core.UInt; val ew_surface_stride: chisel3.core.UInt; val batch_number: chisel3.core.UInt; val flying_mode: chisel3.core.Bool; val in_precision: chisel3.core.UInt; val out_precision: chisel3.core.UInt; val proc_precision: chisel3.core.UInt; val winograd: chisel3.core.Bool; val nrdma_data_mode: chisel3.core.Bool; val nrdma_data_size: chisel3.core.Bool; val nrdma_data_use: chisel3.core.UInt; val nrdma_disable: chisel3.core.Bool; val nrdma_ram_type: chisel3.core.Bool; val op_en_trigger: chisel3.core.Bool; val perf_dma_en: chisel3.core.Bool; val perf_nan_inf_count_en: chisel3.core.Bool; val src_base_addr_high: chisel3.core.UInt; val src_base_addr_low: chisel3.core.UInt; val src_ram_type: chisel3.core.Bool; val src_line_stride: chisel3.core.UInt; val src_surface_stride: chisel3.core.UInt; val op_en: chisel3.core.Bool; val brdma_stall: chisel3.core.UInt; val erdma_stall: chisel3.core.UInt; val mrdma_stall: chisel3.core.UInt; val nrdma_stall: chisel3.core.UInt; val status_inf_input_num: chisel3.core.UInt; val status_nan_input_num: chisel3.core.UInt}[0m
[0m[[0m[31merror[0m] [0m[0m    io.data_bank := data_bank_out[0m
[0m[[0m[31merror[0m] [0m[0m       ^[0m
[0m[[0m[31merror[0m] [0m[0m/Users/chenkangqi/Documents/GitHub/soDLA/src/main/scala/nvdla/sdp/NV_NVDLA_SDP_RDMA_REG_dual.scala:510:21: not found: value data_bank_out[0m
[0m[[0m[31merror[0m] [0m[0m    io.data_bank := data_bank_out[0m
[0m[[0m[31merror[0m] [0m[0m                    ^[0m
[0m[[0m[31merror[0m] [0m[0m/Users/chenkangqi/Documents/GitHub/soDLA/src/main/scala/nvdla/sdp/NV_NVDLA_SDP_RDMA_REG_dual.scala:511:8: value weight_bank is not a member of chisel3.Bundle{val nvdla_core_clk: chisel3.core.Clock; val reg_rd_data: chisel3.core.UInt; val reg_offset: chisel3.core.UInt; val reg_wr_data: chisel3.core.UInt; val reg_wr_en: chisel3.core.Bool; val bn_base_addr_high: chisel3.core.UInt; val bn_base_addr_low: chisel3.core.UInt; val bn_batch_stride: chisel3.core.UInt; val bn_line_stride: chisel3.core.UInt; val bn_surface_stride: chisel3.core.UInt; val brdma_data_mode: chisel3.core.Bool; val brdma_data_size: chisel3.core.Bool; val brdma_data_use: chisel3.core.UInt; val brdma_disable: chisel3.core.Bool; val brdma_ram_type: chisel3.core.Bool; val bs_base_addr_high: chisel3.core.UInt; val bs_base_addr_low: chisel3.core.UInt; val bs_batch_stride: chisel3.core.UInt; val bs_line_stride: chisel3.core.UInt; val bs_surface_stride: chisel3.core.UInt; val channel: chisel3.core.UInt; val height: chisel3.core.UInt; val width: chisel3.core.UInt; val erdma_data_mode: chisel3.core.Bool; val erdma_data_size: chisel3.core.Bool; val erdma_data_use: chisel3.core.UInt; val erdma_disable: chisel3.core.Bool; val erdma_ram_type: chisel3.core.Bool; val ew_base_addr_high: chisel3.core.UInt; val ew_base_addr_low: chisel3.core.UInt; val ew_batch_stride: chisel3.core.UInt; val ew_line_stride: chisel3.core.UInt; val ew_surface_stride: chisel3.core.UInt; val batch_number: chisel3.core.UInt; val flying_mode: chisel3.core.Bool; val in_precision: chisel3.core.UInt; val out_precision: chisel3.core.UInt; val proc_precision: chisel3.core.UInt; val winograd: chisel3.core.Bool; val nrdma_data_mode: chisel3.core.Bool; val nrdma_data_size: chisel3.core.Bool; val nrdma_data_use: chisel3.core.UInt; val nrdma_disable: chisel3.core.Bool; val nrdma_ram_type: chisel3.core.Bool; val op_en_trigger: chisel3.core.Bool; val perf_dma_en: chisel3.core.Bool; val perf_nan_inf_count_en: chisel3.core.Bool; val src_base_addr_high: chisel3.core.UInt; val src_base_addr_low: chisel3.core.UInt; val src_ram_type: chisel3.core.Bool; val src_line_stride: chisel3.core.UInt; val src_surface_stride: chisel3.core.UInt; val op_en: chisel3.core.Bool; val brdma_stall: chisel3.core.UInt; val erdma_stall: chisel3.core.UInt; val mrdma_stall: chisel3.core.UInt; val nrdma_stall: chisel3.core.UInt; val status_inf_input_num: chisel3.core.UInt; val status_nan_input_num: chisel3.core.UInt}[0m
[0m[[0m[31merror[0m] [0m[0m    io.weight_bank := weight_bank_out[0m
[0m[[0m[31merror[0m] [0m[0m       ^[0m
[0m[[0m[31merror[0m] [0m[0m/Users/chenkangqi/Documents/GitHub/soDLA/src/main/scala/nvdla/sdp/NV_NVDLA_SDP_RDMA_REG_dual.scala:511:23: not found: value weight_bank_out[0m
[0m[[0m[31merror[0m] [0m[0m    io.weight_bank := weight_bank_out[0m
[0m[[0m[31merror[0m] [0m[0m                      ^[0m
[0m[[0m[31merror[0m] [0m[0m/Users/chenkangqi/Documents/GitHub/soDLA/src/main/scala/nvdla/sdp/NV_NVDLA_SDP_RDMA_REG_dual.scala:512:8: value batches is not a member of chisel3.Bundle{val nvdla_core_clk: chisel3.core.Clock; val reg_rd_data: chisel3.core.UInt; val reg_offset: chisel3.core.UInt; val reg_wr_data: chisel3.core.UInt; val reg_wr_en: chisel3.core.Bool; val bn_base_addr_high: chisel3.core.UInt; val bn_base_addr_low: chisel3.core.UInt; val bn_batch_stride: chisel3.core.UInt; val bn_line_stride: chisel3.core.UInt; val bn_surface_stride: chisel3.core.UInt; val brdma_data_mode: chisel3.core.Bool; val brdma_data_size: chisel3.core.Bool; val brdma_data_use: chisel3.core.UInt; val brdma_disable: chisel3.core.Bool; val brdma_ram_type: chisel3.core.Bool; val bs_base_addr_high: chisel3.core.UInt; val bs_base_addr_low: chisel3.core.UInt; val bs_batch_stride: chisel3.core.UInt; val bs_line_stride: chisel3.core.UInt; val bs_surface_stride: chisel3.core.UInt; val channel: chisel3.core.UInt; val height: chisel3.core.UInt; val width: chisel3.core.UInt; val erdma_data_mode: chisel3.core.Bool; val erdma_data_size: chisel3.core.Bool; val erdma_data_use: chisel3.core.UInt; val erdma_disable: chisel3.core.Bool; val erdma_ram_type: chisel3.core.Bool; val ew_base_addr_high: chisel3.core.UInt; val ew_base_addr_low: chisel3.core.UInt; val ew_batch_stride: chisel3.core.UInt; val ew_line_stride: chisel3.core.UInt; val ew_surface_stride: chisel3.core.UInt; val batch_number: chisel3.core.UInt; val flying_mode: chisel3.core.Bool; val in_precision: chisel3.core.UInt; val out_precision: chisel3.core.UInt; val proc_precision: chisel3.core.UInt; val winograd: chisel3.core.Bool; val nrdma_data_mode: chisel3.core.Bool; val nrdma_data_size: chisel3.core.Bool; val nrdma_data_use: chisel3.core.UInt; val nrdma_disable: chisel3.core.Bool; val nrdma_ram_type: chisel3.core.Bool; val op_en_trigger: chisel3.core.Bool; val perf_dma_en: chisel3.core.Bool; val perf_nan_inf_count_en: chisel3.core.Bool; val src_base_addr_high: chisel3.core.UInt; val src_base_addr_low: chisel3.core.UInt; val src_ram_type: chisel3.core.Bool; val src_line_stride: chisel3.core.UInt; val src_surface_stride: chisel3.core.UInt; val op_en: chisel3.core.Bool; val brdma_stall: chisel3.core.UInt; val erdma_stall: chisel3.core.UInt; val mrdma_stall: chisel3.core.UInt; val nrdma_stall: chisel3.core.UInt; val status_inf_input_num: chisel3.core.UInt; val status_nan_input_num: chisel3.core.UInt}[0m
[0m[[0m[31merror[0m] [0m[0m    io.batches := batches_out[0m
[0m[[0m[31merror[0m] [0m[0m       ^[0m
[0m[[0m[31merror[0m] [0m[0m/Users/chenkangqi/Documents/GitHub/soDLA/src/main/scala/nvdla/sdp/NV_NVDLA_SDP_RDMA_REG_dual.scala:512:19: not found: value batches_out[0m
[0m[[0m[31merror[0m] [0m[0m    io.batches := batches_out[0m
[0m[[0m[31merror[0m] [0m[0m                  ^[0m
[0m[[0m[31merror[0m] [0m[0m/Users/chenkangqi/Documents/GitHub/soDLA/src/main/scala/nvdla/sdp/NV_NVDLA_SDP_RDMA_REG_dual.scala:513:8: value conv_x_stride_ext is not a member of chisel3.Bundle{val nvdla_core_clk: chisel3.core.Clock; val reg_rd_data: chisel3.core.UInt; val reg_offset: chisel3.core.UInt; val reg_wr_data: chisel3.core.UInt; val reg_wr_en: chisel3.core.Bool; val bn_base_addr_high: chisel3.core.UInt; val bn_base_addr_low: chisel3.core.UInt; val bn_batch_stride: chisel3.core.UInt; val bn_line_stride: chisel3.core.UInt; val bn_surface_stride: chisel3.core.UInt; val brdma_data_mode: chisel3.core.Bool; val brdma_data_size: chisel3.core.Bool; val brdma_data_use: chisel3.core.UInt; val brdma_disable: chisel3.core.Bool; val brdma_ram_type: chisel3.core.Bool; val bs_base_addr_high: chisel3.core.UInt; val bs_base_addr_low: chisel3.core.UInt; val bs_batch_stride: chisel3.core.UInt; val bs_line_stride: chisel3.core.UInt; val bs_surface_stride: chisel3.core.UInt; val channel: chisel3.core.UInt; val height: chisel3.core.UInt; val width: chisel3.core.UInt; val erdma_data_mode: chisel3.core.Bool; val erdma_data_size: chisel3.core.Bool; val erdma_data_use: chisel3.core.UInt; val erdma_disable: chisel3.core.Bool; val erdma_ram_type: chisel3.core.Bool; val ew_base_addr_high: chisel3.core.UInt; val ew_base_addr_low: chisel3.core.UInt; val ew_batch_stride: chisel3.core.UInt; val ew_line_stride: chisel3.core.UInt; val ew_surface_stride: chisel3.core.UInt; val batch_number: chisel3.core.UInt; val flying_mode: chisel3.core.Bool; val in_precision: chisel3.core.UInt; val out_precision: chisel3.core.UInt; val proc_precision: chisel3.core.UInt; val winograd: chisel3.core.Bool; val nrdma_data_mode: chisel3.core.Bool; val nrdma_data_size: chisel3.core.Bool; val nrdma_data_use: chisel3.core.UInt; val nrdma_disable: chisel3.core.Bool; val nrdma_ram_type: chisel3.core.Bool; val op_en_trigger: chisel3.core.Bool; val perf_dma_en: chisel3.core.Bool; val perf_nan_inf_count_en: chisel3.core.Bool; val src_base_addr_high: chisel3.core.UInt; val src_base_addr_low: chisel3.core.UInt; val src_ram_type: chisel3.core.Bool; val src_line_stride: chisel3.core.UInt; val src_surface_stride: chisel3.core.UInt; val op_en: chisel3.core.Bool; val brdma_stall: chisel3.core.UInt; val erdma_stall: chisel3.core.UInt; val mrdma_stall: chisel3.core.UInt; val nrdma_stall: chisel3.core.UInt; val status_inf_input_num: chisel3.core.UInt; val status_nan_input_num: chisel3.core.UInt}[0m
[0m[[0m[31merror[0m] [0m[0m    io.conv_x_stride_ext := conv_x_stride_ext_out[0m
[0m[[0m[31merror[0m] [0m[0m       ^[0m
[0m[[0m[31merror[0m] [0m[0m/Users/chenkangqi/Documents/GitHub/soDLA/src/main/scala/nvdla/sdp/NV_NVDLA_SDP_RDMA_REG_dual.scala:513:29: not found: value conv_x_stride_ext_out[0m
[0m[[0m[31merror[0m] [0m[0m    io.conv_x_stride_ext := conv_x_stride_ext_out[0m
[0m[[0m[31merror[0m] [0m[0m                            ^[0m
[0m[[0m[31merror[0m] [0m[0m/Users/chenkangqi/Documents/GitHub/soDLA/src/main/scala/nvdla/sdp/NV_NVDLA_SDP_RDMA_REG_dual.scala:514:8: value conv_y_stride_ext is not a member of chisel3.Bundle{val nvdla_core_clk: chisel3.core.Clock; val reg_rd_data: chisel3.core.UInt; val reg_offset: chisel3.core.UInt; val reg_wr_data: chisel3.core.UInt; val reg_wr_en: chisel3.core.Bool; val bn_base_addr_high: chisel3.core.UInt; val bn_base_addr_low: chisel3.core.UInt; val bn_batch_stride: chisel3.core.UInt; val bn_line_stride: chisel3.core.UInt; val bn_surface_stride: chisel3.core.UInt; val brdma_data_mode: chisel3.core.Bool; val brdma_data_size: chisel3.core.Bool; val brdma_data_use: chisel3.core.UInt; val brdma_disable: chisel3.core.Bool; val brdma_ram_type: chisel3.core.Bool; val bs_base_addr_high: chisel3.core.UInt; val bs_base_addr_low: chisel3.core.UInt; val bs_batch_stride: chisel3.core.UInt; val bs_line_stride: chisel3.core.UInt; val bs_surface_stride: chisel3.core.UInt; val channel: chisel3.core.UInt; val height: chisel3.core.UInt; val width: chisel3.core.UInt; val erdma_data_mode: chisel3.core.Bool; val erdma_data_size: chisel3.core.Bool; val erdma_data_use: chisel3.core.UInt; val erdma_disable: chisel3.core.Bool; val erdma_ram_type: chisel3.core.Bool; val ew_base_addr_high: chisel3.core.UInt; val ew_base_addr_low: chisel3.core.UInt; val ew_batch_stride: chisel3.core.UInt; val ew_line_stride: chisel3.core.UInt; val ew_surface_stride: chisel3.core.UInt; val batch_number: chisel3.core.UInt; val flying_mode: chisel3.core.Bool; val in_precision: chisel3.core.UInt; val out_precision: chisel3.core.UInt; val proc_precision: chisel3.core.UInt; val winograd: chisel3.core.Bool; val nrdma_data_mode: chisel3.core.Bool; val nrdma_data_size: chisel3.core.Bool; val nrdma_data_use: chisel3.core.UInt; val nrdma_disable: chisel3.core.Bool; val nrdma_ram_type: chisel3.core.Bool; val op_en_trigger: chisel3.core.Bool; val perf_dma_en: chisel3.core.Bool; val perf_nan_inf_count_en: chisel3.core.Bool; val src_base_addr_high: chisel3.core.UInt; val src_base_addr_low: chisel3.core.UInt; val src_ram_type: chisel3.core.Bool; val src_line_stride: chisel3.core.UInt; val src_surface_stride: chisel3.core.UInt; val op_en: chisel3.core.Bool; val brdma_stall: chisel3.core.UInt; val erdma_stall: chisel3.core.UInt; val mrdma_stall: chisel3.core.UInt; val nrdma_stall: chisel3.core.UInt; val status_inf_input_num: chisel3.core.UInt; val status_nan_input_num: chisel3.core.UInt}[0m
[0m[[0m[31merror[0m] [0m[0m    io.conv_y_stride_ext := conv_y_stride_ext_out[0m
[0m[[0m[31merror[0m] [0m[0m       ^[0m
[0m[[0m[31merror[0m] [0m[0m/Users/chenkangqi/Documents/GitHub/soDLA/src/main/scala/nvdla/sdp/NV_NVDLA_SDP_RDMA_REG_dual.scala:514:29: not found: value conv_y_stride_ext_out[0m
[0m[[0m[31merror[0m] [0m[0m    io.conv_y_stride_ext := conv_y_stride_ext_out[0m
[0m[[0m[31merror[0m] [0m[0m                            ^[0m
[0m[[0m[31merror[0m] [0m[0m/Users/chenkangqi/Documents/GitHub/soDLA/src/main/scala/nvdla/sdp/NV_NVDLA_SDP_RDMA_REG_dual.scala:515:8: value cya is not a member of chisel3.Bundle{val nvdla_core_clk: chisel3.core.Clock; val reg_rd_data: chisel3.core.UInt; val reg_offset: chisel3.core.UInt; val reg_wr_data: chisel3.core.UInt; val reg_wr_en: chisel3.core.Bool; val bn_base_addr_high: chisel3.core.UInt; val bn_base_addr_low: chisel3.core.UInt; val bn_batch_stride: chisel3.core.UInt; val bn_line_stride: chisel3.core.UInt; val bn_surface_stride: chisel3.core.UInt; val brdma_data_mode: chisel3.core.Bool; val brdma_data_size: chisel3.core.Bool; val brdma_data_use: chisel3.core.UInt; val brdma_disable: chisel3.core.Bool; val brdma_ram_type: chisel3.core.Bool; val bs_base_addr_high: chisel3.core.UInt; val bs_base_addr_low: chisel3.core.UInt; val bs_batch_stride: chisel3.core.UInt; val bs_line_stride: chisel3.core.UInt; val bs_surface_stride: chisel3.core.UInt; val channel: chisel3.core.UInt; val height: chisel3.core.UInt; val width: chisel3.core.UInt; val erdma_data_mode: chisel3.core.Bool; val erdma_data_size: chisel3.core.Bool; val erdma_data_use: chisel3.core.UInt; val erdma_disable: chisel3.core.Bool; val erdma_ram_type: chisel3.core.Bool; val ew_base_addr_high: chisel3.core.UInt; val ew_base_addr_low: chisel3.core.UInt; val ew_batch_stride: chisel3.core.UInt; val ew_line_stride: chisel3.core.UInt; val ew_surface_stride: chisel3.core.UInt; val batch_number: chisel3.core.UInt; val flying_mode: chisel3.core.Bool; val in_precision: chisel3.core.UInt; val out_precision: chisel3.core.UInt; val proc_precision: chisel3.core.UInt; val winograd: chisel3.core.Bool; val nrdma_data_mode: chisel3.core.Bool; val nrdma_data_size: chisel3.core.Bool; val nrdma_data_use: chisel3.core.UInt; val nrdma_disable: chisel3.core.Bool; val nrdma_ram_type: chisel3.core.Bool; val op_en_trigger: chisel3.core.Bool; val perf_dma_en: chisel3.core.Bool; val perf_nan_inf_count_en: chisel3.core.Bool; val src_base_addr_high: chisel3.core.UInt; val src_base_addr_low: chisel3.core.UInt; val src_ram_type: chisel3.core.Bool; val src_line_stride: chisel3.core.UInt; val src_surface_stride: chisel3.core.UInt; val op_en: chisel3.core.Bool; val brdma_stall: chisel3.core.UInt; val erdma_stall: chisel3.core.UInt; val mrdma_stall: chisel3.core.UInt; val nrdma_stall: chisel3.core.UInt; val status_inf_input_num: chisel3.core.UInt; val status_nan_input_num: chisel3.core.UInt}[0m
[0m[[0m[31merror[0m] [0m[0m    io.cya := cya_out[0m
[0m[[0m[31merror[0m] [0m[0m       ^[0m
[0m[[0m[31merror[0m] [0m[0m/Users/chenkangqi/Documents/GitHub/soDLA/src/main/scala/nvdla/sdp/NV_NVDLA_SDP_RDMA_REG_dual.scala:515:15: not found: value cya_out[0m
[0m[[0m[31merror[0m] [0m[0m    io.cya := cya_out[0m
[0m[[0m[31merror[0m] [0m[0m              ^[0m
[0m[[0m[31merror[0m] [0m[0m/Users/chenkangqi/Documents/GitHub/soDLA/src/main/scala/nvdla/sdp/NV_NVDLA_SDP_RDMA_REG_dual.scala:516:8: value datain_format is not a member of chisel3.Bundle{val nvdla_core_clk: chisel3.core.Clock; val reg_rd_data: chisel3.core.UInt; val reg_offset: chisel3.core.UInt; val reg_wr_data: chisel3.core.UInt; val reg_wr_en: chisel3.core.Bool; val bn_base_addr_high: chisel3.core.UInt; val bn_base_addr_low: chisel3.core.UInt; val bn_batch_stride: chisel3.core.UInt; val bn_line_stride: chisel3.core.UInt; val bn_surface_stride: chisel3.core.UInt; val brdma_data_mode: chisel3.core.Bool; val brdma_data_size: chisel3.core.Bool; val brdma_data_use: chisel3.core.UInt; val brdma_disable: chisel3.core.Bool; val brdma_ram_type: chisel3.core.Bool; val bs_base_addr_high: chisel3.core.UInt; val bs_base_addr_low: chisel3.core.UInt; val bs_batch_stride: chisel3.core.UInt; val bs_line_stride: chisel3.core.UInt; val bs_surface_stride: chisel3.core.UInt; val channel: chisel3.core.UInt; val height: chisel3.core.UInt; val width: chisel3.core.UInt; val erdma_data_mode: chisel3.core.Bool; val erdma_data_size: chisel3.core.Bool; val erdma_data_use: chisel3.core.UInt; val erdma_disable: chisel3.core.Bool; val erdma_ram_type: chisel3.core.Bool; val ew_base_addr_high: chisel3.core.UInt; val ew_base_addr_low: chisel3.core.UInt; val ew_batch_stride: chisel3.core.UInt; val ew_line_stride: chisel3.core.UInt; val ew_surface_stride: chisel3.core.UInt; val batch_number: chisel3.core.UInt; val flying_mode: chisel3.core.Bool; val in_precision: chisel3.core.UInt; val out_precision: chisel3.core.UInt; val proc_precision: chisel3.core.UInt; val winograd: chisel3.core.Bool; val nrdma_data_mode: chisel3.core.Bool; val nrdma_data_size: chisel3.core.Bool; val nrdma_data_use: chisel3.core.UInt; val nrdma_disable: chisel3.core.Bool; val nrdma_ram_type: chisel3.core.Bool; val op_en_trigger: chisel3.core.Bool; val perf_dma_en: chisel3.core.Bool; val perf_nan_inf_count_en: chisel3.core.Bool; val src_base_addr_high: chisel3.core.UInt; val src_base_addr_low: chisel3.core.UInt; val src_ram_type: chisel3.core.Bool; val src_line_stride: chisel3.core.UInt; val src_surface_stride: chisel3.core.UInt; val op_en: chisel3.core.Bool; val brdma_stall: chisel3.core.UInt; val erdma_stall: chisel3.core.UInt; val mrdma_stall: chisel3.core.UInt; val nrdma_stall: chisel3.core.UInt; val status_inf_input_num: chisel3.core.UInt; val status_nan_input_num: chisel3.core.UInt}[0m
[0m[[0m[31merror[0m] [0m[0m    io.datain_format := datain_format_out[0m
[0m[[0m[31merror[0m] [0m[0m       ^[0m
[0m[[0m[31merror[0m] [0m[0m/Users/chenkangqi/Documents/GitHub/soDLA/src/main/scala/nvdla/sdp/NV_NVDLA_SDP_RDMA_REG_dual.scala:516:25: not found: value datain_format_out[0m
[0m[[0m[31merror[0m] [0m[0m    io.datain_format := datain_format_out[0m
[0m[[0m[31merror[0m] [0m[0m                        ^[0m
[0m[[0m[31merror[0m] [0m[0m/Users/chenkangqi/Documents/GitHub/soDLA/src/main/scala/nvdla/sdp/NV_NVDLA_SDP_RDMA_REG_dual.scala:517:8: value datain_height_ext is not a member of chisel3.Bundle{val nvdla_core_clk: chisel3.core.Clock; val reg_rd_data: chisel3.core.UInt; val reg_offset: chisel3.core.UInt; val reg_wr_data: chisel3.core.UInt; val reg_wr_en: chisel3.core.Bool; val bn_base_addr_high: chisel3.core.UInt; val bn_base_addr_low: chisel3.core.UInt; val bn_batch_stride: chisel3.core.UInt; val bn_line_stride: chisel3.core.UInt; val bn_surface_stride: chisel3.core.UInt; val brdma_data_mode: chisel3.core.Bool; val brdma_data_size: chisel3.core.Bool; val brdma_data_use: chisel3.core.UInt; val brdma_disable: chisel3.core.Bool; val brdma_ram_type: chisel3.core.Bool; val bs_base_addr_high: chisel3.core.UInt; val bs_base_addr_low: chisel3.core.UInt; val bs_batch_stride: chisel3.core.UInt; val bs_line_stride: chisel3.core.UInt; val bs_surface_stride: chisel3.core.UInt; val channel: chisel3.core.UInt; val height: chisel3.core.UInt; val width: chisel3.core.UInt; val erdma_data_mode: chisel3.core.Bool; val erdma_data_size: chisel3.core.Bool; val erdma_data_use: chisel3.core.UInt; val erdma_disable: chisel3.core.Bool; val erdma_ram_type: chisel3.core.Bool; val ew_base_addr_high: chisel3.core.UInt; val ew_base_addr_low: chisel3.core.UInt; val ew_batch_stride: chisel3.core.UInt; val ew_line_stride: chisel3.core.UInt; val ew_surface_stride: chisel3.core.UInt; val batch_number: chisel3.core.UInt; val flying_mode: chisel3.core.Bool; val in_precision: chisel3.core.UInt; val out_precision: chisel3.core.UInt; val proc_precision: chisel3.core.UInt; val winograd: chisel3.core.Bool; val nrdma_data_mode: chisel3.core.Bool; val nrdma_data_size: chisel3.core.Bool; val nrdma_data_use: chisel3.core.UInt; val nrdma_disable: chisel3.core.Bool; val nrdma_ram_type: chisel3.core.Bool; val op_en_trigger: chisel3.core.Bool; val perf_dma_en: chisel3.core.Bool; val perf_nan_inf_count_en: chisel3.core.Bool; val src_base_addr_high: chisel3.core.UInt; val src_base_addr_low: chisel3.core.UInt; val src_ram_type: chisel3.core.Bool; val src_line_stride: chisel3.core.UInt; val src_surface_stride: chisel3.core.UInt; val op_en: chisel3.core.Bool; val brdma_stall: chisel3.core.UInt; val erdma_stall: chisel3.core.UInt; val mrdma_stall: chisel3.core.UInt; val nrdma_stall: chisel3.core.UInt; val status_inf_input_num: chisel3.core.UInt; val status_nan_input_num: chisel3.core.UInt}[0m
[0m[[0m[31merror[0m] [0m[0m    io.datain_height_ext := datain_height_ext_out[0m
[0m[[0m[31merror[0m] [0m[0m       ^[0m
[0m[[0m[31merror[0m] [0m[0m/Users/chenkangqi/Documents/GitHub/soDLA/src/main/scala/nvdla/sdp/NV_NVDLA_SDP_RDMA_REG_dual.scala:517:29: not found: value datain_height_ext_out[0m
[0m[[0m[31merror[0m] [0m[0m    io.datain_height_ext := datain_height_ext_out[0m
[0m[[0m[31merror[0m] [0m[0m                            ^[0m
[0m[[0m[31merror[0m] [0m[0m/Users/chenkangqi/Documents/GitHub/soDLA/src/main/scala/nvdla/sdp/NV_NVDLA_SDP_RDMA_REG_dual.scala:518:8: value datain_width_ext is not a member of chisel3.Bundle{val nvdla_core_clk: chisel3.core.Clock; val reg_rd_data: chisel3.core.UInt; val reg_offset: chisel3.core.UInt; val reg_wr_data: chisel3.core.UInt; val reg_wr_en: chisel3.core.Bool; val bn_base_addr_high: chisel3.core.UInt; val bn_base_addr_low: chisel3.core.UInt; val bn_batch_stride: chisel3.core.UInt; val bn_line_stride: chisel3.core.UInt; val bn_surface_stride: chisel3.core.UInt; val brdma_data_mode: chisel3.core.Bool; val brdma_data_size: chisel3.core.Bool; val brdma_data_use: chisel3.core.UInt; val brdma_disable: chisel3.core.Bool; val brdma_ram_type: chisel3.core.Bool; val bs_base_addr_high: chisel3.core.UInt; val bs_base_addr_low: chisel3.core.UInt; val bs_batch_stride: chisel3.core.UInt; val bs_line_stride: chisel3.core.UInt; val bs_surface_stride: chisel3.core.UInt; val channel: chisel3.core.UInt; val height: chisel3.core.UInt; val width: chisel3.core.UInt; val erdma_data_mode: chisel3.core.Bool; val erdma_data_size: chisel3.core.Bool; val erdma_data_use: chisel3.core.UInt; val erdma_disable: chisel3.core.Bool; val erdma_ram_type: chisel3.core.Bool; val ew_base_addr_high: chisel3.core.UInt; val ew_base_addr_low: chisel3.core.UInt; val ew_batch_stride: chisel3.core.UInt; val ew_line_stride: chisel3.core.UInt; val ew_surface_stride: chisel3.core.UInt; val batch_number: chisel3.core.UInt; val flying_mode: chisel3.core.Bool; val in_precision: chisel3.core.UInt; val out_precision: chisel3.core.UInt; val proc_precision: chisel3.core.UInt; val winograd: chisel3.core.Bool; val nrdma_data_mode: chisel3.core.Bool; val nrdma_data_size: chisel3.core.Bool; val nrdma_data_use: chisel3.core.UInt; val nrdma_disable: chisel3.core.Bool; val nrdma_ram_type: chisel3.core.Bool; val op_en_trigger: chisel3.core.Bool; val perf_dma_en: chisel3.core.Bool; val perf_nan_inf_count_en: chisel3.core.Bool; val src_base_addr_high: chisel3.core.UInt; val src_base_addr_low: chisel3.core.UInt; val src_ram_type: chisel3.core.Bool; val src_line_stride: chisel3.core.UInt; val src_surface_stride: chisel3.core.UInt; val op_en: chisel3.core.Bool; val brdma_stall: chisel3.core.UInt; val erdma_stall: chisel3.core.UInt; val mrdma_stall: chisel3.core.UInt; val nrdma_stall: chisel3.core.UInt; val status_inf_input_num: chisel3.core.UInt; val status_nan_input_num: chisel3.core.UInt}[0m
[0m[[0m[31merror[0m] [0m[0m    io.datain_width_ext := datain_width_ext_out[0m
[0m[[0m[31merror[0m] [0m[0m       ^[0m
[0m[[0m[31merror[0m] [0m[0m/Users/chenkangqi/Documents/GitHub/soDLA/src/main/scala/nvdla/sdp/NV_NVDLA_SDP_RDMA_REG_dual.scala:518:28: not found: value datain_width_ext_out[0m
[0m[[0m[31merror[0m] [0m[0m    io.datain_width_ext := datain_width_ext_out[0m
[0m[[0m[31merror[0m] [0m[0m                           ^[0m
[0m[[0m[31merror[0m] [0m[0m/Users/chenkangqi/Documents/GitHub/soDLA/src/main/scala/nvdla/sdp/NV_NVDLA_SDP_RDMA_REG_dual.scala:519:8: value datain_channel_ext is not a member of chisel3.Bundle{val nvdla_core_clk: chisel3.core.Clock; val reg_rd_data: chisel3.core.UInt; val reg_offset: chisel3.core.UInt; val reg_wr_data: chisel3.core.UInt; val reg_wr_en: chisel3.core.Bool; val bn_base_addr_high: chisel3.core.UInt; val bn_base_addr_low: chisel3.core.UInt; val bn_batch_stride: chisel3.core.UInt; val bn_line_stride: chisel3.core.UInt; val bn_surface_stride: chisel3.core.UInt; val brdma_data_mode: chisel3.core.Bool; val brdma_data_size: chisel3.core.Bool; val brdma_data_use: chisel3.core.UInt; val brdma_disable: chisel3.core.Bool; val brdma_ram_type: chisel3.core.Bool; val bs_base_addr_high: chisel3.core.UInt; val bs_base_addr_low: chisel3.core.UInt; val bs_batch_stride: chisel3.core.UInt; val bs_line_stride: chisel3.core.UInt; val bs_surface_stride: chisel3.core.UInt; val channel: chisel3.core.UInt; val height: chisel3.core.UInt; val width: chisel3.core.UInt; val erdma_data_mode: chisel3.core.Bool; val erdma_data_size: chisel3.core.Bool; val erdma_data_use: chisel3.core.UInt; val erdma_disable: chisel3.core.Bool; val erdma_ram_type: chisel3.core.Bool; val ew_base_addr_high: chisel3.core.UInt; val ew_base_addr_low: chisel3.core.UInt; val ew_batch_stride: chisel3.core.UInt; val ew_line_stride: chisel3.core.UInt; val ew_surface_stride: chisel3.core.UInt; val batch_number: chisel3.core.UInt; val flying_mode: chisel3.core.Bool; val in_precision: chisel3.core.UInt; val out_precision: chisel3.core.UInt; val proc_precision: chisel3.core.UInt; val winograd: chisel3.core.Bool; val nrdma_data_mode: chisel3.core.Bool; val nrdma_data_size: chisel3.core.Bool; val nrdma_data_use: chisel3.core.UInt; val nrdma_disable: chisel3.core.Bool; val nrdma_ram_type: chisel3.core.Bool; val op_en_trigger: chisel3.core.Bool; val perf_dma_en: chisel3.core.Bool; val perf_nan_inf_count_en: chisel3.core.Bool; val src_base_addr_high: chisel3.core.UInt; val src_base_addr_low: chisel3.core.UInt; val src_ram_type: chisel3.core.Bool; val src_line_stride: chisel3.core.UInt; val src_surface_stride: chisel3.core.UInt; val op_en: chisel3.core.Bool; val brdma_stall: chisel3.core.UInt; val erdma_stall: chisel3.core.UInt; val mrdma_stall: chisel3.core.UInt; val nrdma_stall: chisel3.core.UInt; val status_inf_input_num: chisel3.core.UInt; val status_nan_input_num: chisel3.core.UInt}[0m
[0m[[0m[31merror[0m] [0m[0m    io.datain_channel_ext := datain_channel_ext_out[0m
[0m[[0m[31merror[0m] [0m[0m       ^[0m
[0m[[0m[31merror[0m] [0m[0m/Users/chenkangqi/Documents/GitHub/soDLA/src/main/scala/nvdla/sdp/NV_NVDLA_SDP_RDMA_REG_dual.scala:519:30: not found: value datain_channel_ext_out[0m
[0m[[0m[31merror[0m] [0m[0m    io.datain_channel_ext := datain_channel_ext_out[0m
[0m[[0m[31merror[0m] [0m[0m                             ^[0m
[0m[[0m[31merror[0m] [0m[0m/Users/chenkangqi/Documents/GitHub/soDLA/src/main/scala/nvdla/sdp/NV_NVDLA_SDP_RDMA_REG_dual.scala:520:8: value dataout_height is not a member of chisel3.Bundle{val nvdla_core_clk: chisel3.core.Clock; val reg_rd_data: chisel3.core.UInt; val reg_offset: chisel3.core.UInt; val reg_wr_data: chisel3.core.UInt; val reg_wr_en: chisel3.core.Bool; val bn_base_addr_high: chisel3.core.UInt; val bn_base_addr_low: chisel3.core.UInt; val bn_batch_stride: chisel3.core.UInt; val bn_line_stride: chisel3.core.UInt; val bn_surface_stride: chisel3.core.UInt; val brdma_data_mode: chisel3.core.Bool; val brdma_data_size: chisel3.core.Bool; val brdma_data_use: chisel3.core.UInt; val brdma_disable: chisel3.core.Bool; val brdma_ram_type: chisel3.core.Bool; val bs_base_addr_high: chisel3.core.UInt; val bs_base_addr_low: chisel3.core.UInt; val bs_batch_stride: chisel3.core.UInt; val bs_line_stride: chisel3.core.UInt; val bs_surface_stride: chisel3.core.UInt; val channel: chisel3.core.UInt; val height: chisel3.core.UInt; val width: chisel3.core.UInt; val erdma_data_mode: chisel3.core.Bool; val erdma_data_size: chisel3.core.Bool; val erdma_data_use: chisel3.core.UInt; val erdma_disable: chisel3.core.Bool; val erdma_ram_type: chisel3.core.Bool; val ew_base_addr_high: chisel3.core.UInt; val ew_base_addr_low: chisel3.core.UInt; val ew_batch_stride: chisel3.core.UInt; val ew_line_stride: chisel3.core.UInt; val ew_surface_stride: chisel3.core.UInt; val batch_number: chisel3.core.UInt; val flying_mode: chisel3.core.Bool; val in_precision: chisel3.core.UInt; val out_precision: chisel3.core.UInt; val proc_precision: chisel3.core.UInt; val winograd: chisel3.core.Bool; val nrdma_data_mode: chisel3.core.Bool; val nrdma_data_size: chisel3.core.Bool; val nrdma_data_use: chisel3.core.UInt; val nrdma_disable: chisel3.core.Bool; val nrdma_ram_type: chisel3.core.Bool; val op_en_trigger: chisel3.core.Bool; val perf_dma_en: chisel3.core.Bool; val perf_nan_inf_count_en: chisel3.core.Bool; val src_base_addr_high: chisel3.core.UInt; val src_base_addr_low: chisel3.core.UInt; val src_ram_type: chisel3.core.Bool; val src_line_stride: chisel3.core.UInt; val src_surface_stride: chisel3.core.UInt; val op_en: chisel3.core.Bool; val brdma_stall: chisel3.core.UInt; val erdma_stall: chisel3.core.UInt; val mrdma_stall: chisel3.core.UInt; val nrdma_stall: chisel3.core.UInt; val status_inf_input_num: chisel3.core.UInt; val status_nan_input_num: chisel3.core.UInt}[0m
[0m[[0m[31merror[0m] [0m[0m    io.dataout_height := dataout_height_out[0m
[0m[[0m[31merror[0m] [0m[0m       ^[0m
[0m[[0m[31merror[0m] [0m[0m/Users/chenkangqi/Documents/GitHub/soDLA/src/main/scala/nvdla/sdp/NV_NVDLA_SDP_RDMA_REG_dual.scala:520:26: not found: value dataout_height_out[0m
[0m[[0m[31merror[0m] [0m[0m    io.dataout_height := dataout_height_out[0m
[0m[[0m[31merror[0m] [0m[0m                         ^[0m
[0m[[0m[31merror[0m] [0m[0m/Users/chenkangqi/Documents/GitHub/soDLA/src/main/scala/nvdla/sdp/NV_NVDLA_SDP_RDMA_REG_dual.scala:521:8: value dataout_width is not a member of chisel3.Bundle{val nvdla_core_clk: chisel3.core.Clock; val reg_rd_data: chisel3.core.UInt; val reg_offset: chisel3.core.UInt; val reg_wr_data: chisel3.core.UInt; val reg_wr_en: chisel3.core.Bool; val bn_base_addr_high: chisel3.core.UInt; val bn_base_addr_low: chisel3.core.UInt; val bn_batch_stride: chisel3.core.UInt; val bn_line_stride: chisel3.core.UInt; val bn_surface_stride: chisel3.core.UInt; val brdma_data_mode: chisel3.core.Bool; val brdma_data_size: chisel3.core.Bool; val brdma_data_use: chisel3.core.UInt; val brdma_disable: chisel3.core.Bool; val brdma_ram_type: chisel3.core.Bool; val bs_base_addr_high: chisel3.core.UInt; val bs_base_addr_low: chisel3.core.UInt; val bs_batch_stride: chisel3.core.UInt; val bs_line_stride: chisel3.core.UInt; val bs_surface_stride: chisel3.core.UInt; val channel: chisel3.core.UInt; val height: chisel3.core.UInt; val width: chisel3.core.UInt; val erdma_data_mode: chisel3.core.Bool; val erdma_data_size: chisel3.core.Bool; val erdma_data_use: chisel3.core.UInt; val erdma_disable: chisel3.core.Bool; val erdma_ram_type: chisel3.core.Bool; val ew_base_addr_high: chisel3.core.UInt; val ew_base_addr_low: chisel3.core.UInt; val ew_batch_stride: chisel3.core.UInt; val ew_line_stride: chisel3.core.UInt; val ew_surface_stride: chisel3.core.UInt; val batch_number: chisel3.core.UInt; val flying_mode: chisel3.core.Bool; val in_precision: chisel3.core.UInt; val out_precision: chisel3.core.UInt; val proc_precision: chisel3.core.UInt; val winograd: chisel3.core.Bool; val nrdma_data_mode: chisel3.core.Bool; val nrdma_data_size: chisel3.core.Bool; val nrdma_data_use: chisel3.core.UInt; val nrdma_disable: chisel3.core.Bool; val nrdma_ram_type: chisel3.core.Bool; val op_en_trigger: chisel3.core.Bool; val perf_dma_en: chisel3.core.Bool; val perf_nan_inf_count_en: chisel3.core.Bool; val src_base_addr_high: chisel3.core.UInt; val src_base_addr_low: chisel3.core.UInt; val src_ram_type: chisel3.core.Bool; val src_line_stride: chisel3.core.UInt; val src_surface_stride: chisel3.core.UInt; val op_en: chisel3.core.Bool; val brdma_stall: chisel3.core.UInt; val erdma_stall: chisel3.core.UInt; val mrdma_stall: chisel3.core.UInt; val nrdma_stall: chisel3.core.UInt; val status_inf_input_num: chisel3.core.UInt; val status_nan_input_num: chisel3.core.UInt}[0m
[0m[[0m[31merror[0m] [0m[0m    io.dataout_width := dataout_width_out[0m
[0m[[0m[31merror[0m] [0m[0m       ^[0m
[0m[[0m[31merror[0m] [0m[0m/Users/chenkangqi/Documents/GitHub/soDLA/src/main/scala/nvdla/sdp/NV_NVDLA_SDP_RDMA_REG_dual.scala:521:25: not found: value dataout_width_out[0m
[0m[[0m[31merror[0m] [0m[0m    io.dataout_width := dataout_width_out[0m
[0m[[0m[31merror[0m] [0m[0m                        ^[0m
[0m[[0m[31merror[0m] [0m[0m/Users/chenkangqi/Documents/GitHub/soDLA/src/main/scala/nvdla/sdp/NV_NVDLA_SDP_RDMA_REG_dual.scala:522:8: value dataout_channel is not a member of chisel3.Bundle{val nvdla_core_clk: chisel3.core.Clock; val reg_rd_data: chisel3.core.UInt; val reg_offset: chisel3.core.UInt; val reg_wr_data: chisel3.core.UInt; val reg_wr_en: chisel3.core.Bool; val bn_base_addr_high: chisel3.core.UInt; val bn_base_addr_low: chisel3.core.UInt; val bn_batch_stride: chisel3.core.UInt; val bn_line_stride: chisel3.core.UInt; val bn_surface_stride: chisel3.core.UInt; val brdma_data_mode: chisel3.core.Bool; val brdma_data_size: chisel3.core.Bool; val brdma_data_use: chisel3.core.UInt; val brdma_disable: chisel3.core.Bool; val brdma_ram_type: chisel3.core.Bool; val bs_base_addr_high: chisel3.core.UInt; val bs_base_addr_low: chisel3.core.UInt; val bs_batch_stride: chisel3.core.UInt; val bs_line_stride: chisel3.core.UInt; val bs_surface_stride: chisel3.core.UInt; val channel: chisel3.core.UInt; val height: chisel3.core.UInt; val width: chisel3.core.UInt; val erdma_data_mode: chisel3.core.Bool; val erdma_data_size: chisel3.core.Bool; val erdma_data_use: chisel3.core.UInt; val erdma_disable: chisel3.core.Bool; val erdma_ram_type: chisel3.core.Bool; val ew_base_addr_high: chisel3.core.UInt; val ew_base_addr_low: chisel3.core.UInt; val ew_batch_stride: chisel3.core.UInt; val ew_line_stride: chisel3.core.UInt; val ew_surface_stride: chisel3.core.UInt; val batch_number: chisel3.core.UInt; val flying_mode: chisel3.core.Bool; val in_precision: chisel3.core.UInt; val out_precision: chisel3.core.UInt; val proc_precision: chisel3.core.UInt; val winograd: chisel3.core.Bool; val nrdma_data_mode: chisel3.core.Bool; val nrdma_data_size: chisel3.core.Bool; val nrdma_data_use: chisel3.core.UInt; val nrdma_disable: chisel3.core.Bool; val nrdma_ram_type: chisel3.core.Bool; val op_en_trigger: chisel3.core.Bool; val perf_dma_en: chisel3.core.Bool; val perf_nan_inf_count_en: chisel3.core.Bool; val src_base_addr_high: chisel3.core.UInt; val src_base_addr_low: chisel3.core.UInt; val src_ram_type: chisel3.core.Bool; val src_line_stride: chisel3.core.UInt; val src_surface_stride: chisel3.core.UInt; val op_en: chisel3.core.Bool; val brdma_stall: chisel3.core.UInt; val erdma_stall: chisel3.core.UInt; val mrdma_stall: chisel3.core.UInt; val nrdma_stall: chisel3.core.UInt; val status_inf_input_num: chisel3.core.UInt; val status_nan_input_num: chisel3.core.UInt}[0m
[0m[[0m[31merror[0m] [0m[0m    io.dataout_channel := dataout_channel_out[0m
[0m[[0m[31merror[0m] [0m[0m       ^[0m
[0m[[0m[31merror[0m] [0m[0m/Users/chenkangqi/Documents/GitHub/soDLA/src/main/scala/nvdla/sdp/NV_NVDLA_SDP_RDMA_REG_dual.scala:522:27: not found: value dataout_channel_out[0m
[0m[[0m[31merror[0m] [0m[0m    io.dataout_channel := dataout_channel_out[0m
[0m[[0m[31merror[0m] [0m[0m                          ^[0m
[0m[[0m[31merror[0m] [0m[0m/Users/chenkangqi/Documents/GitHub/soDLA/src/main/scala/nvdla/sdp/NV_NVDLA_SDP_RDMA_REG_dual.scala:523:8: value x_dilation_ext is not a member of chisel3.Bundle{val nvdla_core_clk: chisel3.core.Clock; val reg_rd_data: chisel3.core.UInt; val reg_offset: chisel3.core.UInt; val reg_wr_data: chisel3.core.UInt; val reg_wr_en: chisel3.core.Bool; val bn_base_addr_high: chisel3.core.UInt; val bn_base_addr_low: chisel3.core.UInt; val bn_batch_stride: chisel3.core.UInt; val bn_line_stride: chisel3.core.UInt; val bn_surface_stride: chisel3.core.UInt; val brdma_data_mode: chisel3.core.Bool; val brdma_data_size: chisel3.core.Bool; val brdma_data_use: chisel3.core.UInt; val brdma_disable: chisel3.core.Bool; val brdma_ram_type: chisel3.core.Bool; val bs_base_addr_high: chisel3.core.UInt; val bs_base_addr_low: chisel3.core.UInt; val bs_batch_stride: chisel3.core.UInt; val bs_line_stride: chisel3.core.UInt; val bs_surface_stride: chisel3.core.UInt; val channel: chisel3.core.UInt; val height: chisel3.core.UInt; val width: chisel3.core.UInt; val erdma_data_mode: chisel3.core.Bool; val erdma_data_size: chisel3.core.Bool; val erdma_data_use: chisel3.core.UInt; val erdma_disable: chisel3.core.Bool; val erdma_ram_type: chisel3.core.Bool; val ew_base_addr_high: chisel3.core.UInt; val ew_base_addr_low: chisel3.core.UInt; val ew_batch_stride: chisel3.core.UInt; val ew_line_stride: chisel3.core.UInt; val ew_surface_stride: chisel3.core.UInt; val batch_number: chisel3.core.UInt; val flying_mode: chisel3.core.Bool; val in_precision: chisel3.core.UInt; val out_precision: chisel3.core.UInt; val proc_precision: chisel3.core.UInt; val winograd: chisel3.core.Bool; val nrdma_data_mode: chisel3.core.Bool; val nrdma_data_size: chisel3.core.Bool; val nrdma_data_use: chisel3.core.UInt; val nrdma_disable: chisel3.core.Bool; val nrdma_ram_type: chisel3.core.Bool; val op_en_trigger: chisel3.core.Bool; val perf_dma_en: chisel3.core.Bool; val perf_nan_inf_count_en: chisel3.core.Bool; val src_base_addr_high: chisel3.core.UInt; val src_base_addr_low: chisel3.core.UInt; val src_ram_type: chisel3.core.Bool; val src_line_stride: chisel3.core.UInt; val src_surface_stride: chisel3.core.UInt; val op_en: chisel3.core.Bool; val brdma_stall: chisel3.core.UInt; val erdma_stall: chisel3.core.UInt; val mrdma_stall: chisel3.core.UInt; val nrdma_stall: chisel3.core.UInt; val status_inf_input_num: chisel3.core.UInt; val status_nan_input_num: chisel3.core.UInt}[0m
[0m[[0m[31merror[0m] [0m[0m    io.x_dilation_ext := x_dilation_ext_out[0m
[0m[[0m[31merror[0m] [0m[0m       ^[0m
[0m[[0m[31merror[0m] [0m[0m/Users/chenkangqi/Documents/GitHub/soDLA/src/main/scala/nvdla/sdp/NV_NVDLA_SDP_RDMA_REG_dual.scala:523:26: not found: value x_dilation_ext_out[0m
[0m[[0m[31merror[0m] [0m[0m    io.x_dilation_ext := x_dilation_ext_out[0m
[0m[[0m[31merror[0m] [0m[0m                         ^[0m
[0m[[0m[31merror[0m] [0m[0m/Users/chenkangqi/Documents/GitHub/soDLA/src/main/scala/nvdla/sdp/NV_NVDLA_SDP_RDMA_REG_dual.scala:524:8: value y_dilation_ext is not a member of chisel3.Bundle{val nvdla_core_clk: chisel3.core.Clock; val reg_rd_data: chisel3.core.UInt; val reg_offset: chisel3.core.UInt; val reg_wr_data: chisel3.core.UInt; val reg_wr_en: chisel3.core.Bool; val bn_base_addr_high: chisel3.core.UInt; val bn_base_addr_low: chisel3.core.UInt; val bn_batch_stride: chisel3.core.UInt; val bn_line_stride: chisel3.core.UInt; val bn_surface_stride: chisel3.core.UInt; val brdma_data_mode: chisel3.core.Bool; val brdma_data_size: chisel3.core.Bool; val brdma_data_use: chisel3.core.UInt; val brdma_disable: chisel3.core.Bool; val brdma_ram_type: chisel3.core.Bool; val bs_base_addr_high: chisel3.core.UInt; val bs_base_addr_low: chisel3.core.UInt; val bs_batch_stride: chisel3.core.UInt; val bs_line_stride: chisel3.core.UInt; val bs_surface_stride: chisel3.core.UInt; val channel: chisel3.core.UInt; val height: chisel3.core.UInt; val width: chisel3.core.UInt; val erdma_data_mode: chisel3.core.Bool; val erdma_data_size: chisel3.core.Bool; val erdma_data_use: chisel3.core.UInt; val erdma_disable: chisel3.core.Bool; val erdma_ram_type: chisel3.core.Bool; val ew_base_addr_high: chisel3.core.UInt; val ew_base_addr_low: chisel3.core.UInt; val ew_batch_stride: chisel3.core.UInt; val ew_line_stride: chisel3.core.UInt; val ew_surface_stride: chisel3.core.UInt; val batch_number: chisel3.core.UInt; val flying_mode: chisel3.core.Bool; val in_precision: chisel3.core.UInt; val out_precision: chisel3.core.UInt; val proc_precision: chisel3.core.UInt; val winograd: chisel3.core.Bool; val nrdma_data_mode: chisel3.core.Bool; val nrdma_data_size: chisel3.core.Bool; val nrdma_data_use: chisel3.core.UInt; val nrdma_disable: chisel3.core.Bool; val nrdma_ram_type: chisel3.core.Bool; val op_en_trigger: chisel3.core.Bool; val perf_dma_en: chisel3.core.Bool; val perf_nan_inf_count_en: chisel3.core.Bool; val src_base_addr_high: chisel3.core.UInt; val src_base_addr_low: chisel3.core.UInt; val src_ram_type: chisel3.core.Bool; val src_line_stride: chisel3.core.UInt; val src_surface_stride: chisel3.core.UInt; val op_en: chisel3.core.Bool; val brdma_stall: chisel3.core.UInt; val erdma_stall: chisel3.core.UInt; val mrdma_stall: chisel3.core.UInt; val nrdma_stall: chisel3.core.UInt; val status_inf_input_num: chisel3.core.UInt; val status_nan_input_num: chisel3.core.UInt}[0m
[0m[[0m[31merror[0m] [0m[0m    io.y_dilation_ext := y_dilation_ext_out[0m
[0m[[0m[31merror[0m] [0m[0m       ^[0m
[0m[[0m[31merror[0m] [0m[0m/Users/chenkangqi/Documents/GitHub/soDLA/src/main/scala/nvdla/sdp/NV_NVDLA_SDP_RDMA_REG_dual.scala:524:26: not found: value y_dilation_ext_out[0m
[0m[[0m[31merror[0m] [0m[0m    io.y_dilation_ext := y_dilation_ext_out[0m
[0m[[0m[31merror[0m] [0m[0m                         ^[0m
[0m[[0m[31merror[0m] [0m[0m/Users/chenkangqi/Documents/GitHub/soDLA/src/main/scala/nvdla/sdp/NV_NVDLA_SDP_RDMA_REG_dual.scala:525:8: value entries is not a member of chisel3.Bundle{val nvdla_core_clk: chisel3.core.Clock; val reg_rd_data: chisel3.core.UInt; val reg_offset: chisel3.core.UInt; val reg_wr_data: chisel3.core.UInt; val reg_wr_en: chisel3.core.Bool; val bn_base_addr_high: chisel3.core.UInt; val bn_base_addr_low: chisel3.core.UInt; val bn_batch_stride: chisel3.core.UInt; val bn_line_stride: chisel3.core.UInt; val bn_surface_stride: chisel3.core.UInt; val brdma_data_mode: chisel3.core.Bool; val brdma_data_size: chisel3.core.Bool; val brdma_data_use: chisel3.core.UInt; val brdma_disable: chisel3.core.Bool; val brdma_ram_type: chisel3.core.Bool; val bs_base_addr_high: chisel3.core.UInt; val bs_base_addr_low: chisel3.core.UInt; val bs_batch_stride: chisel3.core.UInt; val bs_line_stride: chisel3.core.UInt; val bs_surface_stride: chisel3.core.UInt; val channel: chisel3.core.UInt; val height: chisel3.core.UInt; val width: chisel3.core.UInt; val erdma_data_mode: chisel3.core.Bool; val erdma_data_size: chisel3.core.Bool; val erdma_data_use: chisel3.core.UInt; val erdma_disable: chisel3.core.Bool; val erdma_ram_type: chisel3.core.Bool; val ew_base_addr_high: chisel3.core.UInt; val ew_base_addr_low: chisel3.core.UInt; val ew_batch_stride: chisel3.core.UInt; val ew_line_stride: chisel3.core.UInt; val ew_surface_stride: chisel3.core.UInt; val batch_number: chisel3.core.UInt; val flying_mode: chisel3.core.Bool; val in_precision: chisel3.core.UInt; val out_precision: chisel3.core.UInt; val proc_precision: chisel3.core.UInt; val winograd: chisel3.core.Bool; val nrdma_data_mode: chisel3.core.Bool; val nrdma_data_size: chisel3.core.Bool; val nrdma_data_use: chisel3.core.UInt; val nrdma_disable: chisel3.core.Bool; val nrdma_ram_type: chisel3.core.Bool; val op_en_trigger: chisel3.core.Bool; val perf_dma_en: chisel3.core.Bool; val perf_nan_inf_count_en: chisel3.core.Bool; val src_base_addr_high: chisel3.core.UInt; val src_base_addr_low: chisel3.core.UInt; val src_ram_type: chisel3.core.Bool; val src_line_stride: chisel3.core.UInt; val src_surface_stride: chisel3.core.UInt; val op_en: chisel3.core.Bool; val brdma_stall: chisel3.core.UInt; val erdma_stall: chisel3.core.UInt; val mrdma_stall: chisel3.core.UInt; val nrdma_stall: chisel3.core.UInt; val status_inf_input_num: chisel3.core.UInt; val status_nan_input_num: chisel3.core.UInt}[0m
[0m[[0m[31merror[0m] [0m[0m    io.entries := entries_out[0m
[0m[[0m[31merror[0m] [0m[0m       ^[0m
[0m[[0m[31merror[0m] [0m[0m/Users/chenkangqi/Documents/GitHub/soDLA/src/main/scala/nvdla/sdp/NV_NVDLA_SDP_RDMA_REG_dual.scala:525:19: not found: value entries_out[0m
[0m[[0m[31merror[0m] [0m[0m    io.entries := entries_out[0m
[0m[[0m[31merror[0m] [0m[0m                  ^[0m
[0m[[0m[31merror[0m] [0m[0m/Users/chenkangqi/Documents/GitHub/soDLA/src/main/scala/nvdla/sdp/NV_NVDLA_SDP_RDMA_REG_dual.scala:526:8: value conv_mode is not a member of chisel3.Bundle{val nvdla_core_clk: chisel3.core.Clock; val reg_rd_data: chisel3.core.UInt; val reg_offset: chisel3.core.UInt; val reg_wr_data: chisel3.core.UInt; val reg_wr_en: chisel3.core.Bool; val bn_base_addr_high: chisel3.core.UInt; val bn_base_addr_low: chisel3.core.UInt; val bn_batch_stride: chisel3.core.UInt; val bn_line_stride: chisel3.core.UInt; val bn_surface_stride: chisel3.core.UInt; val brdma_data_mode: chisel3.core.Bool; val brdma_data_size: chisel3.core.Bool; val brdma_data_use: chisel3.core.UInt; val brdma_disable: chisel3.core.Bool; val brdma_ram_type: chisel3.core.Bool; val bs_base_addr_high: chisel3.core.UInt; val bs_base_addr_low: chisel3.core.UInt; val bs_batch_stride: chisel3.core.UInt; val bs_line_stride: chisel3.core.UInt; val bs_surface_stride: chisel3.core.UInt; val channel: chisel3.core.UInt; val height: chisel3.core.UInt; val width: chisel3.core.UInt; val erdma_data_mode: chisel3.core.Bool; val erdma_data_size: chisel3.core.Bool; val erdma_data_use: chisel3.core.UInt; val erdma_disable: chisel3.core.Bool; val erdma_ram_type: chisel3.core.Bool; val ew_base_addr_high: chisel3.core.UInt; val ew_base_addr_low: chisel3.core.UInt; val ew_batch_stride: chisel3.core.UInt; val ew_line_stride: chisel3.core.UInt; val ew_surface_stride: chisel3.core.UInt; val batch_number: chisel3.core.UInt; val flying_mode: chisel3.core.Bool; val in_precision: chisel3.core.UInt; val out_precision: chisel3.core.UInt; val proc_precision: chisel3.core.UInt; val winograd: chisel3.core.Bool; val nrdma_data_mode: chisel3.core.Bool; val nrdma_data_size: chisel3.core.Bool; val nrdma_data_use: chisel3.core.UInt; val nrdma_disable: chisel3.core.Bool; val nrdma_ram_type: chisel3.core.Bool; val op_en_trigger: chisel3.core.Bool; val perf_dma_en: chisel3.core.Bool; val perf_nan_inf_count_en: chisel3.core.Bool; val src_base_addr_high: chisel3.core.UInt; val src_base_addr_low: chisel3.core.UInt; val src_ram_type: chisel3.core.Bool; val src_line_stride: chisel3.core.UInt; val src_surface_stride: chisel3.core.UInt; val op_en: chisel3.core.Bool; val brdma_stall: chisel3.core.UInt; val erdma_stall: chisel3.core.UInt; val mrdma_stall: chisel3.core.UInt; val nrdma_stall: chisel3.core.UInt; val status_inf_input_num: chisel3.core.UInt; val status_nan_input_num: chisel3.core.UInt}[0m
[0m[[0m[31merror[0m] [0m[0m    io.conv_mode := conv_mode_out[0m
[0m[[0m[31merror[0m] [0m[0m       ^[0m
[0m[[0m[31merror[0m] [0m[0m/Users/chenkangqi/Documents/GitHub/soDLA/src/main/scala/nvdla/sdp/NV_NVDLA_SDP_RDMA_REG_dual.scala:526:21: not found: value conv_mode_out[0m
[0m[[0m[31merror[0m] [0m[0m    io.conv_mode := conv_mode_out[0m
[0m[[0m[31merror[0m] [0m[0m                    ^[0m
[0m[[0m[31merror[0m] [0m[0m/Users/chenkangqi/Documents/GitHub/soDLA/src/main/scala/nvdla/sdp/NV_NVDLA_SDP_RDMA_REG_dual.scala:527:8: value data_reuse is not a member of chisel3.Bundle{val nvdla_core_clk: chisel3.core.Clock; val reg_rd_data: chisel3.core.UInt; val reg_offset: chisel3.core.UInt; val reg_wr_data: chisel3.core.UInt; val reg_wr_en: chisel3.core.Bool; val bn_base_addr_high: chisel3.core.UInt; val bn_base_addr_low: chisel3.core.UInt; val bn_batch_stride: chisel3.core.UInt; val bn_line_stride: chisel3.core.UInt; val bn_surface_stride: chisel3.core.UInt; val brdma_data_mode: chisel3.core.Bool; val brdma_data_size: chisel3.core.Bool; val brdma_data_use: chisel3.core.UInt; val brdma_disable: chisel3.core.Bool; val brdma_ram_type: chisel3.core.Bool; val bs_base_addr_high: chisel3.core.UInt; val bs_base_addr_low: chisel3.core.UInt; val bs_batch_stride: chisel3.core.UInt; val bs_line_stride: chisel3.core.UInt; val bs_surface_stride: chisel3.core.UInt; val channel: chisel3.core.UInt; val height: chisel3.core.UInt; val width: chisel3.core.UInt; val erdma_data_mode: chisel3.core.Bool; val erdma_data_size: chisel3.core.Bool; val erdma_data_use: chisel3.core.UInt; val erdma_disable: chisel3.core.Bool; val erdma_ram_type: chisel3.core.Bool; val ew_base_addr_high: chisel3.core.UInt; val ew_base_addr_low: chisel3.core.UInt; val ew_batch_stride: chisel3.core.UInt; val ew_line_stride: chisel3.core.UInt; val ew_surface_stride: chisel3.core.UInt; val batch_number: chisel3.core.UInt; val flying_mode: chisel3.core.Bool; val in_precision: chisel3.core.UInt; val out_precision: chisel3.core.UInt; val proc_precision: chisel3.core.UInt; val winograd: chisel3.core.Bool; val nrdma_data_mode: chisel3.core.Bool; val nrdma_data_size: chisel3.core.Bool; val nrdma_data_use: chisel3.core.UInt; val nrdma_disable: chisel3.core.Bool; val nrdma_ram_type: chisel3.core.Bool; val op_en_trigger: chisel3.core.Bool; val perf_dma_en: chisel3.core.Bool; val perf_nan_inf_count_en: chisel3.core.Bool; val src_base_addr_high: chisel3.core.UInt; val src_base_addr_low: chisel3.core.UInt; val src_ram_type: chisel3.core.Bool; val src_line_stride: chisel3.core.UInt; val src_surface_stride: chisel3.core.UInt; val op_en: chisel3.core.Bool; val brdma_stall: chisel3.core.UInt; val erdma_stall: chisel3.core.UInt; val mrdma_stall: chisel3.core.UInt; val nrdma_stall: chisel3.core.UInt; val status_inf_input_num: chisel3.core.UInt; val status_nan_input_num: chisel3.core.UInt}[0m
[0m[[0m[31merror[0m] [0m[0m    io.data_reuse := data_reuse_out[0m
[0m[[0m[31merror[0m] [0m[0m       ^[0m
[0m[[0m[31merror[0m] [0m[0m/Users/chenkangqi/Documents/GitHub/soDLA/src/main/scala/nvdla/sdp/NV_NVDLA_SDP_RDMA_REG_dual.scala:527:22: not found: value data_reuse_out[0m
[0m[[0m[31merror[0m] [0m[0m    io.data_reuse := data_reuse_out[0m
[0m[[0m[31merror[0m] [0m[0m                     ^[0m
[0m[[0m[31merror[0m] [0m[0m/Users/chenkangqi/Documents/GitHub/soDLA/src/main/scala/nvdla/sdp/NV_NVDLA_SDP_RDMA_REG_dual.scala:530:8: value skip_data_rls is not a member of chisel3.Bundle{val nvdla_core_clk: chisel3.core.Clock; val reg_rd_data: chisel3.core.UInt; val reg_offset: chisel3.core.UInt; val reg_wr_data: chisel3.core.UInt; val reg_wr_en: chisel3.core.Bool; val bn_base_addr_high: chisel3.core.UInt; val bn_base_addr_low: chisel3.core.UInt; val bn_batch_stride: chisel3.core.UInt; val bn_line_stride: chisel3.core.UInt; val bn_surface_stride: chisel3.core.UInt; val brdma_data_mode: chisel3.core.Bool; val brdma_data_size: chisel3.core.Bool; val brdma_data_use: chisel3.core.UInt; val brdma_disable: chisel3.core.Bool; val brdma_ram_type: chisel3.core.Bool; val bs_base_addr_high: chisel3.core.UInt; val bs_base_addr_low: chisel3.core.UInt; val bs_batch_stride: chisel3.core.UInt; val bs_line_stride: chisel3.core.UInt; val bs_surface_stride: chisel3.core.UInt; val channel: chisel3.core.UInt; val height: chisel3.core.UInt; val width: chisel3.core.UInt; val erdma_data_mode: chisel3.core.Bool; val erdma_data_size: chisel3.core.Bool; val erdma_data_use: chisel3.core.UInt; val erdma_disable: chisel3.core.Bool; val erdma_ram_type: chisel3.core.Bool; val ew_base_addr_high: chisel3.core.UInt; val ew_base_addr_low: chisel3.core.UInt; val ew_batch_stride: chisel3.core.UInt; val ew_line_stride: chisel3.core.UInt; val ew_surface_stride: chisel3.core.UInt; val batch_number: chisel3.core.UInt; val flying_mode: chisel3.core.Bool; val in_precision: chisel3.core.UInt; val out_precision: chisel3.core.UInt; val proc_precision: chisel3.core.UInt; val winograd: chisel3.core.Bool; val nrdma_data_mode: chisel3.core.Bool; val nrdma_data_size: chisel3.core.Bool; val nrdma_data_use: chisel3.core.UInt; val nrdma_disable: chisel3.core.Bool; val nrdma_ram_type: chisel3.core.Bool; val op_en_trigger: chisel3.core.Bool; val perf_dma_en: chisel3.core.Bool; val perf_nan_inf_count_en: chisel3.core.Bool; val src_base_addr_high: chisel3.core.UInt; val src_base_addr_low: chisel3.core.UInt; val src_ram_type: chisel3.core.Bool; val src_line_stride: chisel3.core.UInt; val src_surface_stride: chisel3.core.UInt; val op_en: chisel3.core.Bool; val brdma_stall: chisel3.core.UInt; val erdma_stall: chisel3.core.UInt; val mrdma_stall: chisel3.core.UInt; val nrdma_stall: chisel3.core.UInt; val status_inf_input_num: chisel3.core.UInt; val status_nan_input_num: chisel3.core.UInt}[0m
[0m[[0m[31merror[0m] [0m[0m    io.skip_data_rls := skip_data_rls_out[0m
[0m[[0m[31merror[0m] [0m[0m       ^[0m
[0m[[0m[31merror[0m] [0m[0m/Users/chenkangqi/Documents/GitHub/soDLA/src/main/scala/nvdla/sdp/NV_NVDLA_SDP_RDMA_REG_dual.scala:530:25: not found: value skip_data_rls_out[0m
[0m[[0m[31merror[0m] [0m[0m    io.skip_data_rls := skip_data_rls_out[0m
[0m[[0m[31merror[0m] [0m[0m                        ^[0m
[0m[[0m[31merror[0m] [0m[0m/Users/chenkangqi/Documents/GitHub/soDLA/src/main/scala/nvdla/sdp/NV_NVDLA_SDP_RDMA_REG_dual.scala:531:8: value skip_weight_rls is not a member of chisel3.Bundle{val nvdla_core_clk: chisel3.core.Clock; val reg_rd_data: chisel3.core.UInt; val reg_offset: chisel3.core.UInt; val reg_wr_data: chisel3.core.UInt; val reg_wr_en: chisel3.core.Bool; val bn_base_addr_high: chisel3.core.UInt; val bn_base_addr_low: chisel3.core.UInt; val bn_batch_stride: chisel3.core.UInt; val bn_line_stride: chisel3.core.UInt; val bn_surface_stride: chisel3.core.UInt; val brdma_data_mode: chisel3.core.Bool; val brdma_data_size: chisel3.core.Bool; val brdma_data_use: chisel3.core.UInt; val brdma_disable: chisel3.core.Bool; val brdma_ram_type: chisel3.core.Bool; val bs_base_addr_high: chisel3.core.UInt; val bs_base_addr_low: chisel3.core.UInt; val bs_batch_stride: chisel3.core.UInt; val bs_line_stride: chisel3.core.UInt; val bs_surface_stride: chisel3.core.UInt; val channel: chisel3.core.UInt; val height: chisel3.core.UInt; val width: chisel3.core.UInt; val erdma_data_mode: chisel3.core.Bool; val erdma_data_size: chisel3.core.Bool; val erdma_data_use: chisel3.core.UInt; val erdma_disable: chisel3.core.Bool; val erdma_ram_type: chisel3.core.Bool; val ew_base_addr_high: chisel3.core.UInt; val ew_base_addr_low: chisel3.core.UInt; val ew_batch_stride: chisel3.core.UInt; val ew_line_stride: chisel3.core.UInt; val ew_surface_stride: chisel3.core.UInt; val batch_number: chisel3.core.UInt; val flying_mode: chisel3.core.Bool; val in_precision: chisel3.core.UInt; val out_precision: chisel3.core.UInt; val proc_precision: chisel3.core.UInt; val winograd: chisel3.core.Bool; val nrdma_data_mode: chisel3.core.Bool; val nrdma_data_size: chisel3.core.Bool; val nrdma_data_use: chisel3.core.UInt; val nrdma_disable: chisel3.core.Bool; val nrdma_ram_type: chisel3.core.Bool; val op_en_trigger: chisel3.core.Bool; val perf_dma_en: chisel3.core.Bool; val perf_nan_inf_count_en: chisel3.core.Bool; val src_base_addr_high: chisel3.core.UInt; val src_base_addr_low: chisel3.core.UInt; val src_ram_type: chisel3.core.Bool; val src_line_stride: chisel3.core.UInt; val src_surface_stride: chisel3.core.UInt; val op_en: chisel3.core.Bool; val brdma_stall: chisel3.core.UInt; val erdma_stall: chisel3.core.UInt; val mrdma_stall: chisel3.core.UInt; val nrdma_stall: chisel3.core.UInt; val status_inf_input_num: chisel3.core.UInt; val status_nan_input_num: chisel3.core.UInt}[0m
[0m[[0m[31merror[0m] [0m[0m    io.skip_weight_rls := skip_weight_rls_out[0m
[0m[[0m[31merror[0m] [0m[0m       ^[0m
[0m[[0m[31merror[0m] [0m[0m/Users/chenkangqi/Documents/GitHub/soDLA/src/main/scala/nvdla/sdp/NV_NVDLA_SDP_RDMA_REG_dual.scala:531:27: not found: value skip_weight_rls_out[0m
[0m[[0m[31merror[0m] [0m[0m    io.skip_weight_rls := skip_weight_rls_out[0m
[0m[[0m[31merror[0m] [0m[0m                          ^[0m
[0m[[0m[31merror[0m] [0m[0m/Users/chenkangqi/Documents/GitHub/soDLA/src/main/scala/nvdla/sdp/NV_NVDLA_SDP_RDMA_REG_dual.scala:532:8: value weight_reuse is not a member of chisel3.Bundle{val nvdla_core_clk: chisel3.core.Clock; val reg_rd_data: chisel3.core.UInt; val reg_offset: chisel3.core.UInt; val reg_wr_data: chisel3.core.UInt; val reg_wr_en: chisel3.core.Bool; val bn_base_addr_high: chisel3.core.UInt; val bn_base_addr_low: chisel3.core.UInt; val bn_batch_stride: chisel3.core.UInt; val bn_line_stride: chisel3.core.UInt; val bn_surface_stride: chisel3.core.UInt; val brdma_data_mode: chisel3.core.Bool; val brdma_data_size: chisel3.core.Bool; val brdma_data_use: chisel3.core.UInt; val brdma_disable: chisel3.core.Bool; val brdma_ram_type: chisel3.core.Bool; val bs_base_addr_high: chisel3.core.UInt; val bs_base_addr_low: chisel3.core.UInt; val bs_batch_stride: chisel3.core.UInt; val bs_line_stride: chisel3.core.UInt; val bs_surface_stride: chisel3.core.UInt; val channel: chisel3.core.UInt; val height: chisel3.core.UInt; val width: chisel3.core.UInt; val erdma_data_mode: chisel3.core.Bool; val erdma_data_size: chisel3.core.Bool; val erdma_data_use: chisel3.core.UInt; val erdma_disable: chisel3.core.Bool; val erdma_ram_type: chisel3.core.Bool; val ew_base_addr_high: chisel3.core.UInt; val ew_base_addr_low: chisel3.core.UInt; val ew_batch_stride: chisel3.core.UInt; val ew_line_stride: chisel3.core.UInt; val ew_surface_stride: chisel3.core.UInt; val batch_number: chisel3.core.UInt; val flying_mode: chisel3.core.Bool; val in_precision: chisel3.core.UInt; val out_precision: chisel3.core.UInt; val proc_precision: chisel3.core.UInt; val winograd: chisel3.core.Bool; val nrdma_data_mode: chisel3.core.Bool; val nrdma_data_size: chisel3.core.Bool; val nrdma_data_use: chisel3.core.UInt; val nrdma_disable: chisel3.core.Bool; val nrdma_ram_type: chisel3.core.Bool; val op_en_trigger: chisel3.core.Bool; val perf_dma_en: chisel3.core.Bool; val perf_nan_inf_count_en: chisel3.core.Bool; val src_base_addr_high: chisel3.core.UInt; val src_base_addr_low: chisel3.core.UInt; val src_ram_type: chisel3.core.Bool; val src_line_stride: chisel3.core.UInt; val src_surface_stride: chisel3.core.UInt; val op_en: chisel3.core.Bool; val brdma_stall: chisel3.core.UInt; val erdma_stall: chisel3.core.UInt; val mrdma_stall: chisel3.core.UInt; val nrdma_stall: chisel3.core.UInt; val status_inf_input_num: chisel3.core.UInt; val status_nan_input_num: chisel3.core.UInt}[0m
[0m[[0m[31merror[0m] [0m[0m    io.weight_reuse := weight_reuse_out[0m
[0m[[0m[31merror[0m] [0m[0m       ^[0m
[0m[[0m[31merror[0m] [0m[0m/Users/chenkangqi/Documents/GitHub/soDLA/src/main/scala/nvdla/sdp/NV_NVDLA_SDP_RDMA_REG_dual.scala:532:24: not found: value weight_reuse_out[0m
[0m[[0m[31merror[0m] [0m[0m    io.weight_reuse := weight_reuse_out[0m
[0m[[0m[31merror[0m] [0m[0m                       ^[0m
[0m[[0m[31merror[0m] [0m[0m/Users/chenkangqi/Documents/GitHub/soDLA/src/main/scala/nvdla/sdp/NV_NVDLA_SDP_RDMA_REG_dual.scala:533:8: value y_extension is not a member of chisel3.Bundle{val nvdla_core_clk: chisel3.core.Clock; val reg_rd_data: chisel3.core.UInt; val reg_offset: chisel3.core.UInt; val reg_wr_data: chisel3.core.UInt; val reg_wr_en: chisel3.core.Bool; val bn_base_addr_high: chisel3.core.UInt; val bn_base_addr_low: chisel3.core.UInt; val bn_batch_stride: chisel3.core.UInt; val bn_line_stride: chisel3.core.UInt; val bn_surface_stride: chisel3.core.UInt; val brdma_data_mode: chisel3.core.Bool; val brdma_data_size: chisel3.core.Bool; val brdma_data_use: chisel3.core.UInt; val brdma_disable: chisel3.core.Bool; val brdma_ram_type: chisel3.core.Bool; val bs_base_addr_high: chisel3.core.UInt; val bs_base_addr_low: chisel3.core.UInt; val bs_batch_stride: chisel3.core.UInt; val bs_line_stride: chisel3.core.UInt; val bs_surface_stride: chisel3.core.UInt; val channel: chisel3.core.UInt; val height: chisel3.core.UInt; val width: chisel3.core.UInt; val erdma_data_mode: chisel3.core.Bool; val erdma_data_size: chisel3.core.Bool; val erdma_data_use: chisel3.core.UInt; val erdma_disable: chisel3.core.Bool; val erdma_ram_type: chisel3.core.Bool; val ew_base_addr_high: chisel3.core.UInt; val ew_base_addr_low: chisel3.core.UInt; val ew_batch_stride: chisel3.core.UInt; val ew_line_stride: chisel3.core.UInt; val ew_surface_stride: chisel3.core.UInt; val batch_number: chisel3.core.UInt; val flying_mode: chisel3.core.Bool; val in_precision: chisel3.core.UInt; val out_precision: chisel3.core.UInt; val proc_precision: chisel3.core.UInt; val winograd: chisel3.core.Bool; val nrdma_data_mode: chisel3.core.Bool; val nrdma_data_size: chisel3.core.Bool; val nrdma_data_use: chisel3.core.UInt; val nrdma_disable: chisel3.core.Bool; val nrdma_ram_type: chisel3.core.Bool; val op_en_trigger: chisel3.core.Bool; val perf_dma_en: chisel3.core.Bool; val perf_nan_inf_count_en: chisel3.core.Bool; val src_base_addr_high: chisel3.core.UInt; val src_base_addr_low: chisel3.core.UInt; val src_ram_type: chisel3.core.Bool; val src_line_stride: chisel3.core.UInt; val src_surface_stride: chisel3.core.UInt; val op_en: chisel3.core.Bool; val brdma_stall: chisel3.core.UInt; val erdma_stall: chisel3.core.UInt; val mrdma_stall: chisel3.core.UInt; val nrdma_stall: chisel3.core.UInt; val status_inf_input_num: chisel3.core.UInt; val status_nan_input_num: chisel3.core.UInt}[0m
[0m[[0m[31merror[0m] [0m[0m    io.y_extension := y_extension_out[0m
[0m[[0m[31merror[0m] [0m[0m       ^[0m
[0m[[0m[31merror[0m] [0m[0m/Users/chenkangqi/Documents/GitHub/soDLA/src/main/scala/nvdla/sdp/NV_NVDLA_SDP_RDMA_REG_dual.scala:533:23: not found: value y_extension_out[0m
[0m[[0m[31merror[0m] [0m[0m    io.y_extension := y_extension_out[0m
[0m[[0m[31merror[0m] [0m[0m                      ^[0m
[0m[[0m[31merror[0m] [0m[0m/Users/chenkangqi/Documents/GitHub/soDLA/src/main/scala/nvdla/sdp/NV_NVDLA_SDP_RDMA_REG_dual.scala:534:8: value pra_truncate is not a member of chisel3.Bundle{val nvdla_core_clk: chisel3.core.Clock; val reg_rd_data: chisel3.core.UInt; val reg_offset: chisel3.core.UInt; val reg_wr_data: chisel3.core.UInt; val reg_wr_en: chisel3.core.Bool; val bn_base_addr_high: chisel3.core.UInt; val bn_base_addr_low: chisel3.core.UInt; val bn_batch_stride: chisel3.core.UInt; val bn_line_stride: chisel3.core.UInt; val bn_surface_stride: chisel3.core.UInt; val brdma_data_mode: chisel3.core.Bool; val brdma_data_size: chisel3.core.Bool; val brdma_data_use: chisel3.core.UInt; val brdma_disable: chisel3.core.Bool; val brdma_ram_type: chisel3.core.Bool; val bs_base_addr_high: chisel3.core.UInt; val bs_base_addr_low: chisel3.core.UInt; val bs_batch_stride: chisel3.core.UInt; val bs_line_stride: chisel3.core.UInt; val bs_surface_stride: chisel3.core.UInt; val channel: chisel3.core.UInt; val height: chisel3.core.UInt; val width: chisel3.core.UInt; val erdma_data_mode: chisel3.core.Bool; val erdma_data_size: chisel3.core.Bool; val erdma_data_use: chisel3.core.UInt; val erdma_disable: chisel3.core.Bool; val erdma_ram_type: chisel3.core.Bool; val ew_base_addr_high: chisel3.core.UInt; val ew_base_addr_low: chisel3.core.UInt; val ew_batch_stride: chisel3.core.UInt; val ew_line_stride: chisel3.core.UInt; val ew_surface_stride: chisel3.core.UInt; val batch_number: chisel3.core.UInt; val flying_mode: chisel3.core.Bool; val in_precision: chisel3.core.UInt; val out_precision: chisel3.core.UInt; val proc_precision: chisel3.core.UInt; val winograd: chisel3.core.Bool; val nrdma_data_mode: chisel3.core.Bool; val nrdma_data_size: chisel3.core.Bool; val nrdma_data_use: chisel3.core.UInt; val nrdma_disable: chisel3.core.Bool; val nrdma_ram_type: chisel3.core.Bool; val op_en_trigger: chisel3.core.Bool; val perf_dma_en: chisel3.core.Bool; val perf_nan_inf_count_en: chisel3.core.Bool; val src_base_addr_high: chisel3.core.UInt; val src_base_addr_low: chisel3.core.UInt; val src_ram_type: chisel3.core.Bool; val src_line_stride: chisel3.core.UInt; val src_surface_stride: chisel3.core.UInt; val op_en: chisel3.core.Bool; val brdma_stall: chisel3.core.UInt; val erdma_stall: chisel3.core.UInt; val mrdma_stall: chisel3.core.UInt; val nrdma_stall: chisel3.core.UInt; val status_inf_input_num: chisel3.core.UInt; val status_nan_input_num: chisel3.core.UInt}[0m
[0m[[0m[31merror[0m] [0m[0m    io.pra_truncate := pra_truncate_out[0m
[0m[[0m[31merror[0m] [0m[0m       ^[0m
[0m[[0m[31merror[0m] [0m[0m/Users/chenkangqi/Documents/GitHub/soDLA/src/main/scala/nvdla/sdp/NV_NVDLA_SDP_RDMA_REG_dual.scala:534:24: not found: value pra_truncate_out[0m
[0m[[0m[31merror[0m] [0m[0m    io.pra_truncate := pra_truncate_out[0m
[0m[[0m[31merror[0m] [0m[0m                       ^[0m
[0m[[0m[31merror[0m] [0m[0m/Users/chenkangqi/Documents/GitHub/soDLA/src/main/scala/nvdla/sdp/NV_NVDLA_SDP_RDMA_REG_dual.scala:535:8: value rls_slices is not a member of chisel3.Bundle{val nvdla_core_clk: chisel3.core.Clock; val reg_rd_data: chisel3.core.UInt; val reg_offset: chisel3.core.UInt; val reg_wr_data: chisel3.core.UInt; val reg_wr_en: chisel3.core.Bool; val bn_base_addr_high: chisel3.core.UInt; val bn_base_addr_low: chisel3.core.UInt; val bn_batch_stride: chisel3.core.UInt; val bn_line_stride: chisel3.core.UInt; val bn_surface_stride: chisel3.core.UInt; val brdma_data_mode: chisel3.core.Bool; val brdma_data_size: chisel3.core.Bool; val brdma_data_use: chisel3.core.UInt; val brdma_disable: chisel3.core.Bool; val brdma_ram_type: chisel3.core.Bool; val bs_base_addr_high: chisel3.core.UInt; val bs_base_addr_low: chisel3.core.UInt; val bs_batch_stride: chisel3.core.UInt; val bs_line_stride: chisel3.core.UInt; val bs_surface_stride: chisel3.core.UInt; val channel: chisel3.core.UInt; val height: chisel3.core.UInt; val width: chisel3.core.UInt; val erdma_data_mode: chisel3.core.Bool; val erdma_data_size: chisel3.core.Bool; val erdma_data_use: chisel3.core.UInt; val erdma_disable: chisel3.core.Bool; val erdma_ram_type: chisel3.core.Bool; val ew_base_addr_high: chisel3.core.UInt; val ew_base_addr_low: chisel3.core.UInt; val ew_batch_stride: chisel3.core.UInt; val ew_line_stride: chisel3.core.UInt; val ew_surface_stride: chisel3.core.UInt; val batch_number: chisel3.core.UInt; val flying_mode: chisel3.core.Bool; val in_precision: chisel3.core.UInt; val out_precision: chisel3.core.UInt; val proc_precision: chisel3.core.UInt; val winograd: chisel3.core.Bool; val nrdma_data_mode: chisel3.core.Bool; val nrdma_data_size: chisel3.core.Bool; val nrdma_data_use: chisel3.core.UInt; val nrdma_disable: chisel3.core.Bool; val nrdma_ram_type: chisel3.core.Bool; val op_en_trigger: chisel3.core.Bool; val perf_dma_en: chisel3.core.Bool; val perf_nan_inf_count_en: chisel3.core.Bool; val src_base_addr_high: chisel3.core.UInt; val src_base_addr_low: chisel3.core.UInt; val src_ram_type: chisel3.core.Bool; val src_line_stride: chisel3.core.UInt; val src_surface_stride: chisel3.core.UInt; val op_en: chisel3.core.Bool; val brdma_stall: chisel3.core.UInt; val erdma_stall: chisel3.core.UInt; val mrdma_stall: chisel3.core.UInt; val nrdma_stall: chisel3.core.UInt; val status_inf_input_num: chisel3.core.UInt; val status_nan_input_num: chisel3.core.UInt}[0m
[0m[[0m[31merror[0m] [0m[0m    io.rls_slices := rls_slices_out[0m
[0m[[0m[31merror[0m] [0m[0m       ^[0m
[0m[[0m[31merror[0m] [0m[0m/Users/chenkangqi/Documents/GitHub/soDLA/src/main/scala/nvdla/sdp/NV_NVDLA_SDP_RDMA_REG_dual.scala:535:22: not found: value rls_slices_out[0m
[0m[[0m[31merror[0m] [0m[0m    io.rls_slices := rls_slices_out[0m
[0m[[0m[31merror[0m] [0m[0m                     ^[0m
[0m[[0m[31merror[0m] [0m[0m/Users/chenkangqi/Documents/GitHub/soDLA/src/main/scala/nvdla/sdp/NV_NVDLA_SDP_RDMA_REG_dual.scala:536:8: value weight_bytes is not a member of chisel3.Bundle{val nvdla_core_clk: chisel3.core.Clock; val reg_rd_data: chisel3.core.UInt; val reg_offset: chisel3.core.UInt; val reg_wr_data: chisel3.core.UInt; val reg_wr_en: chisel3.core.Bool; val bn_base_addr_high: chisel3.core.UInt; val bn_base_addr_low: chisel3.core.UInt; val bn_batch_stride: chisel3.core.UInt; val bn_line_stride: chisel3.core.UInt; val bn_surface_stride: chisel3.core.UInt; val brdma_data_mode: chisel3.core.Bool; val brdma_data_size: chisel3.core.Bool; val brdma_data_use: chisel3.core.UInt; val brdma_disable: chisel3.core.Bool; val brdma_ram_type: chisel3.core.Bool; val bs_base_addr_high: chisel3.core.UInt; val bs_base_addr_low: chisel3.core.UInt; val bs_batch_stride: chisel3.core.UInt; val bs_line_stride: chisel3.core.UInt; val bs_surface_stride: chisel3.core.UInt; val channel: chisel3.core.UInt; val height: chisel3.core.UInt; val width: chisel3.core.UInt; val erdma_data_mode: chisel3.core.Bool; val erdma_data_size: chisel3.core.Bool; val erdma_data_use: chisel3.core.UInt; val erdma_disable: chisel3.core.Bool; val erdma_ram_type: chisel3.core.Bool; val ew_base_addr_high: chisel3.core.UInt; val ew_base_addr_low: chisel3.core.UInt; val ew_batch_stride: chisel3.core.UInt; val ew_line_stride: chisel3.core.UInt; val ew_surface_stride: chisel3.core.UInt; val batch_number: chisel3.core.UInt; val flying_mode: chisel3.core.Bool; val in_precision: chisel3.core.UInt; val out_precision: chisel3.core.UInt; val proc_precision: chisel3.core.UInt; val winograd: chisel3.core.Bool; val nrdma_data_mode: chisel3.core.Bool; val nrdma_data_size: chisel3.core.Bool; val nrdma_data_use: chisel3.core.UInt; val nrdma_disable: chisel3.core.Bool; val nrdma_ram_type: chisel3.core.Bool; val op_en_trigger: chisel3.core.Bool; val perf_dma_en: chisel3.core.Bool; val perf_nan_inf_count_en: chisel3.core.Bool; val src_base_addr_high: chisel3.core.UInt; val src_base_addr_low: chisel3.core.UInt; val src_ram_type: chisel3.core.Bool; val src_line_stride: chisel3.core.UInt; val src_surface_stride: chisel3.core.UInt; val op_en: chisel3.core.Bool; val brdma_stall: chisel3.core.UInt; val erdma_stall: chisel3.core.UInt; val mrdma_stall: chisel3.core.UInt; val nrdma_stall: chisel3.core.UInt; val status_inf_input_num: chisel3.core.UInt; val status_nan_input_num: chisel3.core.UInt}[0m
[0m[[0m[31merror[0m] [0m[0m    io.weight_bytes := weight_bytes_out[0m
[0m[[0m[31merror[0m] [0m[0m       ^[0m
[0m[[0m[31merror[0m] [0m[0m/Users/chenkangqi/Documents/GitHub/soDLA/src/main/scala/nvdla/sdp/NV_NVDLA_SDP_RDMA_REG_dual.scala:536:24: not found: value weight_bytes_out[0m
[0m[[0m[31merror[0m] [0m[0m    io.weight_bytes := weight_bytes_out[0m
[0m[[0m[31merror[0m] [0m[0m                       ^[0m
[0m[[0m[31merror[0m] [0m[0m/Users/chenkangqi/Documents/GitHub/soDLA/src/main/scala/nvdla/sdp/NV_NVDLA_SDP_RDMA_REG_dual.scala:537:8: value weight_format is not a member of chisel3.Bundle{val nvdla_core_clk: chisel3.core.Clock; val reg_rd_data: chisel3.core.UInt; val reg_offset: chisel3.core.UInt; val reg_wr_data: chisel3.core.UInt; val reg_wr_en: chisel3.core.Bool; val bn_base_addr_high: chisel3.core.UInt; val bn_base_addr_low: chisel3.core.UInt; val bn_batch_stride: chisel3.core.UInt; val bn_line_stride: chisel3.core.UInt; val bn_surface_stride: chisel3.core.UInt; val brdma_data_mode: chisel3.core.Bool; val brdma_data_size: chisel3.core.Bool; val brdma_data_use: chisel3.core.UInt; val brdma_disable: chisel3.core.Bool; val brdma_ram_type: chisel3.core.Bool; val bs_base_addr_high: chisel3.core.UInt; val bs_base_addr_low: chisel3.core.UInt; val bs_batch_stride: chisel3.core.UInt; val bs_line_stride: chisel3.core.UInt; val bs_surface_stride: chisel3.core.UInt; val channel: chisel3.core.UInt; val height: chisel3.core.UInt; val width: chisel3.core.UInt; val erdma_data_mode: chisel3.core.Bool; val erdma_data_size: chisel3.core.Bool; val erdma_data_use: chisel3.core.UInt; val erdma_disable: chisel3.core.Bool; val erdma_ram_type: chisel3.core.Bool; val ew_base_addr_high: chisel3.core.UInt; val ew_base_addr_low: chisel3.core.UInt; val ew_batch_stride: chisel3.core.UInt; val ew_line_stride: chisel3.core.UInt; val ew_surface_stride: chisel3.core.UInt; val batch_number: chisel3.core.UInt; val flying_mode: chisel3.core.Bool; val in_precision: chisel3.core.UInt; val out_precision: chisel3.core.UInt; val proc_precision: chisel3.core.UInt; val winograd: chisel3.core.Bool; val nrdma_data_mode: chisel3.core.Bool; val nrdma_data_size: chisel3.core.Bool; val nrdma_data_use: chisel3.core.UInt; val nrdma_disable: chisel3.core.Bool; val nrdma_ram_type: chisel3.core.Bool; val op_en_trigger: chisel3.core.Bool; val perf_dma_en: chisel3.core.Bool; val perf_nan_inf_count_en: chisel3.core.Bool; val src_base_addr_high: chisel3.core.UInt; val src_base_addr_low: chisel3.core.UInt; val src_ram_type: chisel3.core.Bool; val src_line_stride: chisel3.core.UInt; val src_surface_stride: chisel3.core.UInt; val op_en: chisel3.core.Bool; val brdma_stall: chisel3.core.UInt; val erdma_stall: chisel3.core.UInt; val mrdma_stall: chisel3.core.UInt; val nrdma_stall: chisel3.core.UInt; val status_inf_input_num: chisel3.core.UInt; val status_nan_input_num: chisel3.core.UInt}[0m
[0m[[0m[31merror[0m] [0m[0m    io.weight_format := weight_format_out[0m
[0m[[0m[31merror[0m] [0m[0m       ^[0m
[0m[[0m[31merror[0m] [0m[0m/Users/chenkangqi/Documents/GitHub/soDLA/src/main/scala/nvdla/sdp/NV_NVDLA_SDP_RDMA_REG_dual.scala:537:25: not found: value weight_format_out[0m
[0m[[0m[31merror[0m] [0m[0m    io.weight_format := weight_format_out[0m
[0m[[0m[31merror[0m] [0m[0m                        ^[0m
[0m[[0m[31merror[0m] [0m[0m/Users/chenkangqi/Documents/GitHub/soDLA/src/main/scala/nvdla/sdp/NV_NVDLA_SDP_RDMA_REG_dual.scala:538:8: value weight_height_ext is not a member of chisel3.Bundle{val nvdla_core_clk: chisel3.core.Clock; val reg_rd_data: chisel3.core.UInt; val reg_offset: chisel3.core.UInt; val reg_wr_data: chisel3.core.UInt; val reg_wr_en: chisel3.core.Bool; val bn_base_addr_high: chisel3.core.UInt; val bn_base_addr_low: chisel3.core.UInt; val bn_batch_stride: chisel3.core.UInt; val bn_line_stride: chisel3.core.UInt; val bn_surface_stride: chisel3.core.UInt; val brdma_data_mode: chisel3.core.Bool; val brdma_data_size: chisel3.core.Bool; val brdma_data_use: chisel3.core.UInt; val brdma_disable: chisel3.core.Bool; val brdma_ram_type: chisel3.core.Bool; val bs_base_addr_high: chisel3.core.UInt; val bs_base_addr_low: chisel3.core.UInt; val bs_batch_stride: chisel3.core.UInt; val bs_line_stride: chisel3.core.UInt; val bs_surface_stride: chisel3.core.UInt; val channel: chisel3.core.UInt; val height: chisel3.core.UInt; val width: chisel3.core.UInt; val erdma_data_mode: chisel3.core.Bool; val erdma_data_size: chisel3.core.Bool; val erdma_data_use: chisel3.core.UInt; val erdma_disable: chisel3.core.Bool; val erdma_ram_type: chisel3.core.Bool; val ew_base_addr_high: chisel3.core.UInt; val ew_base_addr_low: chisel3.core.UInt; val ew_batch_stride: chisel3.core.UInt; val ew_line_stride: chisel3.core.UInt; val ew_surface_stride: chisel3.core.UInt; val batch_number: chisel3.core.UInt; val flying_mode: chisel3.core.Bool; val in_precision: chisel3.core.UInt; val out_precision: chisel3.core.UInt; val proc_precision: chisel3.core.UInt; val winograd: chisel3.core.Bool; val nrdma_data_mode: chisel3.core.Bool; val nrdma_data_size: chisel3.core.Bool; val nrdma_data_use: chisel3.core.UInt; val nrdma_disable: chisel3.core.Bool; val nrdma_ram_type: chisel3.core.Bool; val op_en_trigger: chisel3.core.Bool; val perf_dma_en: chisel3.core.Bool; val perf_nan_inf_count_en: chisel3.core.Bool; val src_base_addr_high: chisel3.core.UInt; val src_base_addr_low: chisel3.core.UInt; val src_ram_type: chisel3.core.Bool; val src_line_stride: chisel3.core.UInt; val src_surface_stride: chisel3.core.UInt; val op_en: chisel3.core.Bool; val brdma_stall: chisel3.core.UInt; val erdma_stall: chisel3.core.UInt; val mrdma_stall: chisel3.core.UInt; val nrdma_stall: chisel3.core.UInt; val status_inf_input_num: chisel3.core.UInt; val status_nan_input_num: chisel3.core.UInt}[0m
[0m[[0m[31merror[0m] [0m[0m    io.weight_height_ext := weight_height_ext_out[0m
[0m[[0m[31merror[0m] [0m[0m       ^[0m
[0m[[0m[31merror[0m] [0m[0m/Users/chenkangqi/Documents/GitHub/soDLA/src/main/scala/nvdla/sdp/NV_NVDLA_SDP_RDMA_REG_dual.scala:538:29: not found: value weight_height_ext_out[0m
[0m[[0m[31merror[0m] [0m[0m    io.weight_height_ext := weight_height_ext_out[0m
[0m[[0m[31merror[0m] [0m[0m                            ^[0m
[0m[[0m[31merror[0m] [0m[0m/Users/chenkangqi/Documents/GitHub/soDLA/src/main/scala/nvdla/sdp/NV_NVDLA_SDP_RDMA_REG_dual.scala:539:8: value weight_width_ext is not a member of chisel3.Bundle{val nvdla_core_clk: chisel3.core.Clock; val reg_rd_data: chisel3.core.UInt; val reg_offset: chisel3.core.UInt; val reg_wr_data: chisel3.core.UInt; val reg_wr_en: chisel3.core.Bool; val bn_base_addr_high: chisel3.core.UInt; val bn_base_addr_low: chisel3.core.UInt; val bn_batch_stride: chisel3.core.UInt; val bn_line_stride: chisel3.core.UInt; val bn_surface_stride: chisel3.core.UInt; val brdma_data_mode: chisel3.core.Bool; val brdma_data_size: chisel3.core.Bool; val brdma_data_use: chisel3.core.UInt; val brdma_disable: chisel3.core.Bool; val brdma_ram_type: chisel3.core.Bool; val bs_base_addr_high: chisel3.core.UInt; val bs_base_addr_low: chisel3.core.UInt; val bs_batch_stride: chisel3.core.UInt; val bs_line_stride: chisel3.core.UInt; val bs_surface_stride: chisel3.core.UInt; val channel: chisel3.core.UInt; val height: chisel3.core.UInt; val width: chisel3.core.UInt; val erdma_data_mode: chisel3.core.Bool; val erdma_data_size: chisel3.core.Bool; val erdma_data_use: chisel3.core.UInt; val erdma_disable: chisel3.core.Bool; val erdma_ram_type: chisel3.core.Bool; val ew_base_addr_high: chisel3.core.UInt; val ew_base_addr_low: chisel3.core.UInt; val ew_batch_stride: chisel3.core.UInt; val ew_line_stride: chisel3.core.UInt; val ew_surface_stride: chisel3.core.UInt; val batch_number: chisel3.core.UInt; val flying_mode: chisel3.core.Bool; val in_precision: chisel3.core.UInt; val out_precision: chisel3.core.UInt; val proc_precision: chisel3.core.UInt; val winograd: chisel3.core.Bool; val nrdma_data_mode: chisel3.core.Bool; val nrdma_data_size: chisel3.core.Bool; val nrdma_data_use: chisel3.core.UInt; val nrdma_disable: chisel3.core.Bool; val nrdma_ram_type: chisel3.core.Bool; val op_en_trigger: chisel3.core.Bool; val perf_dma_en: chisel3.core.Bool; val perf_nan_inf_count_en: chisel3.core.Bool; val src_base_addr_high: chisel3.core.UInt; val src_base_addr_low: chisel3.core.UInt; val src_ram_type: chisel3.core.Bool; val src_line_stride: chisel3.core.UInt; val src_surface_stride: chisel3.core.UInt; val op_en: chisel3.core.Bool; val brdma_stall: chisel3.core.UInt; val erdma_stall: chisel3.core.UInt; val mrdma_stall: chisel3.core.UInt; val nrdma_stall: chisel3.core.UInt; val status_inf_input_num: chisel3.core.UInt; val status_nan_input_num: chisel3.core.UInt}[0m
[0m[[0m[31merror[0m] [0m[0m    io.weight_width_ext := weight_width_ext_out[0m
[0m[[0m[31merror[0m] [0m[0m       ^[0m
[0m[[0m[31merror[0m] [0m[0m/Users/chenkangqi/Documents/GitHub/soDLA/src/main/scala/nvdla/sdp/NV_NVDLA_SDP_RDMA_REG_dual.scala:539:28: not found: value weight_width_ext_out[0m
[0m[[0m[31merror[0m] [0m[0m    io.weight_width_ext := weight_width_ext_out[0m
[0m[[0m[31merror[0m] [0m[0m                           ^[0m
[0m[[0m[31merror[0m] [0m[0m/Users/chenkangqi/Documents/GitHub/soDLA/src/main/scala/nvdla/sdp/NV_NVDLA_SDP_RDMA_REG_dual.scala:540:8: value weight_channel_ext is not a member of chisel3.Bundle{val nvdla_core_clk: chisel3.core.Clock; val reg_rd_data: chisel3.core.UInt; val reg_offset: chisel3.core.UInt; val reg_wr_data: chisel3.core.UInt; val reg_wr_en: chisel3.core.Bool; val bn_base_addr_high: chisel3.core.UInt; val bn_base_addr_low: chisel3.core.UInt; val bn_batch_stride: chisel3.core.UInt; val bn_line_stride: chisel3.core.UInt; val bn_surface_stride: chisel3.core.UInt; val brdma_data_mode: chisel3.core.Bool; val brdma_data_size: chisel3.core.Bool; val brdma_data_use: chisel3.core.UInt; val brdma_disable: chisel3.core.Bool; val brdma_ram_type: chisel3.core.Bool; val bs_base_addr_high: chisel3.core.UInt; val bs_base_addr_low: chisel3.core.UInt; val bs_batch_stride: chisel3.core.UInt; val bs_line_stride: chisel3.core.UInt; val bs_surface_stride: chisel3.core.UInt; val channel: chisel3.core.UInt; val height: chisel3.core.UInt; val width: chisel3.core.UInt; val erdma_data_mode: chisel3.core.Bool; val erdma_data_size: chisel3.core.Bool; val erdma_data_use: chisel3.core.UInt; val erdma_disable: chisel3.core.Bool; val erdma_ram_type: chisel3.core.Bool; val ew_base_addr_high: chisel3.core.UInt; val ew_base_addr_low: chisel3.core.UInt; val ew_batch_stride: chisel3.core.UInt; val ew_line_stride: chisel3.core.UInt; val ew_surface_stride: chisel3.core.UInt; val batch_number: chisel3.core.UInt; val flying_mode: chisel3.core.Bool; val in_precision: chisel3.core.UInt; val out_precision: chisel3.core.UInt; val proc_precision: chisel3.core.UInt; val winograd: chisel3.core.Bool; val nrdma_data_mode: chisel3.core.Bool; val nrdma_data_size: chisel3.core.Bool; val nrdma_data_use: chisel3.core.UInt; val nrdma_disable: chisel3.core.Bool; val nrdma_ram_type: chisel3.core.Bool; val op_en_trigger: chisel3.core.Bool; val perf_dma_en: chisel3.core.Bool; val perf_nan_inf_count_en: chisel3.core.Bool; val src_base_addr_high: chisel3.core.UInt; val src_base_addr_low: chisel3.core.UInt; val src_ram_type: chisel3.core.Bool; val src_line_stride: chisel3.core.UInt; val src_surface_stride: chisel3.core.UInt; val op_en: chisel3.core.Bool; val brdma_stall: chisel3.core.UInt; val erdma_stall: chisel3.core.UInt; val mrdma_stall: chisel3.core.UInt; val nrdma_stall: chisel3.core.UInt; val status_inf_input_num: chisel3.core.UInt; val status_nan_input_num: chisel3.core.UInt}[0m
[0m[[0m[31merror[0m] [0m[0m    io.weight_channel_ext := weight_channel_ext_out[0m
[0m[[0m[31merror[0m] [0m[0m       ^[0m
[0m[[0m[31merror[0m] [0m[0m/Users/chenkangqi/Documents/GitHub/soDLA/src/main/scala/nvdla/sdp/NV_NVDLA_SDP_RDMA_REG_dual.scala:540:30: not found: value weight_channel_ext_out[0m
[0m[[0m[31merror[0m] [0m[0m    io.weight_channel_ext := weight_channel_ext_out[0m
[0m[[0m[31merror[0m] [0m[0m                             ^[0m
[0m[[0m[31merror[0m] [0m[0m/Users/chenkangqi/Documents/GitHub/soDLA/src/main/scala/nvdla/sdp/NV_NVDLA_SDP_RDMA_REG_dual.scala:541:8: value weight_kernel is not a member of chisel3.Bundle{val nvdla_core_clk: chisel3.core.Clock; val reg_rd_data: chisel3.core.UInt; val reg_offset: chisel3.core.UInt; val reg_wr_data: chisel3.core.UInt; val reg_wr_en: chisel3.core.Bool; val bn_base_addr_high: chisel3.core.UInt; val bn_base_addr_low: chisel3.core.UInt; val bn_batch_stride: chisel3.core.UInt; val bn_line_stride: chisel3.core.UInt; val bn_surface_stride: chisel3.core.UInt; val brdma_data_mode: chisel3.core.Bool; val brdma_data_size: chisel3.core.Bool; val brdma_data_use: chisel3.core.UInt; val brdma_disable: chisel3.core.Bool; val brdma_ram_type: chisel3.core.Bool; val bs_base_addr_high: chisel3.core.UInt; val bs_base_addr_low: chisel3.core.UInt; val bs_batch_stride: chisel3.core.UInt; val bs_line_stride: chisel3.core.UInt; val bs_surface_stride: chisel3.core.UInt; val channel: chisel3.core.UInt; val height: chisel3.core.UInt; val width: chisel3.core.UInt; val erdma_data_mode: chisel3.core.Bool; val erdma_data_size: chisel3.core.Bool; val erdma_data_use: chisel3.core.UInt; val erdma_disable: chisel3.core.Bool; val erdma_ram_type: chisel3.core.Bool; val ew_base_addr_high: chisel3.core.UInt; val ew_base_addr_low: chisel3.core.UInt; val ew_batch_stride: chisel3.core.UInt; val ew_line_stride: chisel3.core.UInt; val ew_surface_stride: chisel3.core.UInt; val batch_number: chisel3.core.UInt; val flying_mode: chisel3.core.Bool; val in_precision: chisel3.core.UInt; val out_precision: chisel3.core.UInt; val proc_precision: chisel3.core.UInt; val winograd: chisel3.core.Bool; val nrdma_data_mode: chisel3.core.Bool; val nrdma_data_size: chisel3.core.Bool; val nrdma_data_use: chisel3.core.UInt; val nrdma_disable: chisel3.core.Bool; val nrdma_ram_type: chisel3.core.Bool; val op_en_trigger: chisel3.core.Bool; val perf_dma_en: chisel3.core.Bool; val perf_nan_inf_count_en: chisel3.core.Bool; val src_base_addr_high: chisel3.core.UInt; val src_base_addr_low: chisel3.core.UInt; val src_ram_type: chisel3.core.Bool; val src_line_stride: chisel3.core.UInt; val src_surface_stride: chisel3.core.UInt; val op_en: chisel3.core.Bool; val brdma_stall: chisel3.core.UInt; val erdma_stall: chisel3.core.UInt; val mrdma_stall: chisel3.core.UInt; val nrdma_stall: chisel3.core.UInt; val status_inf_input_num: chisel3.core.UInt; val status_nan_input_num: chisel3.core.UInt}[0m
[0m[[0m[31merror[0m] [0m[0m    io.weight_kernel := weight_kernel_out[0m
[0m[[0m[31merror[0m] [0m[0m       ^[0m
[0m[[0m[31merror[0m] [0m[0m/Users/chenkangqi/Documents/GitHub/soDLA/src/main/scala/nvdla/sdp/NV_NVDLA_SDP_RDMA_REG_dual.scala:541:25: not found: value weight_kernel_out[0m
[0m[[0m[31merror[0m] [0m[0m    io.weight_kernel := weight_kernel_out[0m
[0m[[0m[31merror[0m] [0m[0m                        ^[0m
[0m[[0m[31merror[0m] [0m[0m/Users/chenkangqi/Documents/GitHub/soDLA/src/main/scala/nvdla/sdp/NV_NVDLA_SDP_RDMA_REG_dual.scala:542:8: value wmb_bytes is not a member of chisel3.Bundle{val nvdla_core_clk: chisel3.core.Clock; val reg_rd_data: chisel3.core.UInt; val reg_offset: chisel3.core.UInt; val reg_wr_data: chisel3.core.UInt; val reg_wr_en: chisel3.core.Bool; val bn_base_addr_high: chisel3.core.UInt; val bn_base_addr_low: chisel3.core.UInt; val bn_batch_stride: chisel3.core.UInt; val bn_line_stride: chisel3.core.UInt; val bn_surface_stride: chisel3.core.UInt; val brdma_data_mode: chisel3.core.Bool; val brdma_data_size: chisel3.core.Bool; val brdma_data_use: chisel3.core.UInt; val brdma_disable: chisel3.core.Bool; val brdma_ram_type: chisel3.core.Bool; val bs_base_addr_high: chisel3.core.UInt; val bs_base_addr_low: chisel3.core.UInt; val bs_batch_stride: chisel3.core.UInt; val bs_line_stride: chisel3.core.UInt; val bs_surface_stride: chisel3.core.UInt; val channel: chisel3.core.UInt; val height: chisel3.core.UInt; val width: chisel3.core.UInt; val erdma_data_mode: chisel3.core.Bool; val erdma_data_size: chisel3.core.Bool; val erdma_data_use: chisel3.core.UInt; val erdma_disable: chisel3.core.Bool; val erdma_ram_type: chisel3.core.Bool; val ew_base_addr_high: chisel3.core.UInt; val ew_base_addr_low: chisel3.core.UInt; val ew_batch_stride: chisel3.core.UInt; val ew_line_stride: chisel3.core.UInt; val ew_surface_stride: chisel3.core.UInt; val batch_number: chisel3.core.UInt; val flying_mode: chisel3.core.Bool; val in_precision: chisel3.core.UInt; val out_precision: chisel3.core.UInt; val proc_precision: chisel3.core.UInt; val winograd: chisel3.core.Bool; val nrdma_data_mode: chisel3.core.Bool; val nrdma_data_size: chisel3.core.Bool; val nrdma_data_use: chisel3.core.UInt; val nrdma_disable: chisel3.core.Bool; val nrdma_ram_type: chisel3.core.Bool; val op_en_trigger: chisel3.core.Bool; val perf_dma_en: chisel3.core.Bool; val perf_nan_inf_count_en: chisel3.core.Bool; val src_base_addr_high: chisel3.core.UInt; val src_base_addr_low: chisel3.core.UInt; val src_ram_type: chisel3.core.Bool; val src_line_stride: chisel3.core.UInt; val src_surface_stride: chisel3.core.UInt; val op_en: chisel3.core.Bool; val brdma_stall: chisel3.core.UInt; val erdma_stall: chisel3.core.UInt; val mrdma_stall: chisel3.core.UInt; val nrdma_stall: chisel3.core.UInt; val status_inf_input_num: chisel3.core.UInt; val status_nan_input_num: chisel3.core.UInt}[0m
[0m[[0m[31merror[0m] [0m[0m    io.wmb_bytes := wmb_bytes_out[0m
[0m[[0m[31merror[0m] [0m[0m       ^[0m
[0m[[0m[31merror[0m] [0m[0m/Users/chenkangqi/Documents/GitHub/soDLA/src/main/scala/nvdla/sdp/NV_NVDLA_SDP_RDMA_REG_dual.scala:542:21: not found: value wmb_bytes_out[0m
[0m[[0m[31merror[0m] [0m[0m    io.wmb_bytes := wmb_bytes_out[0m
[0m[[0m[31merror[0m] [0m[0m                    ^[0m
[0m[[0m[31merror[0m] [0m[0m/Users/chenkangqi/Documents/GitHub/soDLA/src/main/scala/nvdla/sdp/NV_NVDLA_SDP_RDMA_REG_dual.scala:543:8: value pad_left is not a member of chisel3.Bundle{val nvdla_core_clk: chisel3.core.Clock; val reg_rd_data: chisel3.core.UInt; val reg_offset: chisel3.core.UInt; val reg_wr_data: chisel3.core.UInt; val reg_wr_en: chisel3.core.Bool; val bn_base_addr_high: chisel3.core.UInt; val bn_base_addr_low: chisel3.core.UInt; val bn_batch_stride: chisel3.core.UInt; val bn_line_stride: chisel3.core.UInt; val bn_surface_stride: chisel3.core.UInt; val brdma_data_mode: chisel3.core.Bool; val brdma_data_size: chisel3.core.Bool; val brdma_data_use: chisel3.core.UInt; val brdma_disable: chisel3.core.Bool; val brdma_ram_type: chisel3.core.Bool; val bs_base_addr_high: chisel3.core.UInt; val bs_base_addr_low: chisel3.core.UInt; val bs_batch_stride: chisel3.core.UInt; val bs_line_stride: chisel3.core.UInt; val bs_surface_stride: chisel3.core.UInt; val channel: chisel3.core.UInt; val height: chisel3.core.UInt; val width: chisel3.core.UInt; val erdma_data_mode: chisel3.core.Bool; val erdma_data_size: chisel3.core.Bool; val erdma_data_use: chisel3.core.UInt; val erdma_disable: chisel3.core.Bool; val erdma_ram_type: chisel3.core.Bool; val ew_base_addr_high: chisel3.core.UInt; val ew_base_addr_low: chisel3.core.UInt; val ew_batch_stride: chisel3.core.UInt; val ew_line_stride: chisel3.core.UInt; val ew_surface_stride: chisel3.core.UInt; val batch_number: chisel3.core.UInt; val flying_mode: chisel3.core.Bool; val in_precision: chisel3.core.UInt; val out_precision: chisel3.core.UInt; val proc_precision: chisel3.core.UInt; val winograd: chisel3.core.Bool; val nrdma_data_mode: chisel3.core.Bool; val nrdma_data_size: chisel3.core.Bool; val nrdma_data_use: chisel3.core.UInt; val nrdma_disable: chisel3.core.Bool; val nrdma_ram_type: chisel3.core.Bool; val op_en_trigger: chisel3.core.Bool; val perf_dma_en: chisel3.core.Bool; val perf_nan_inf_count_en: chisel3.core.Bool; val src_base_addr_high: chisel3.core.UInt; val src_base_addr_low: chisel3.core.UInt; val src_ram_type: chisel3.core.Bool; val src_line_stride: chisel3.core.UInt; val src_surface_stride: chisel3.core.UInt; val op_en: chisel3.core.Bool; val brdma_stall: chisel3.core.UInt; val erdma_stall: chisel3.core.UInt; val mrdma_stall: chisel3.core.UInt; val nrdma_stall: chisel3.core.UInt; val status_inf_input_num: chisel3.core.UInt; val status_nan_input_num: chisel3.core.UInt}[0m
[0m[[0m[31merror[0m] [0m[0m    io.pad_left := pad_left_out[0m
[0m[[0m[31merror[0m] [0m[0m       ^[0m
[0m[[0m[31merror[0m] [0m[0m/Users/chenkangqi/Documents/GitHub/soDLA/src/main/scala/nvdla/sdp/NV_NVDLA_SDP_RDMA_REG_dual.scala:543:20: not found: value pad_left_out[0m
[0m[[0m[31merror[0m] [0m[0m    io.pad_left := pad_left_out[0m
[0m[[0m[31merror[0m] [0m[0m                   ^[0m
[0m[[0m[31merror[0m] [0m[0m/Users/chenkangqi/Documents/GitHub/soDLA/src/main/scala/nvdla/sdp/NV_NVDLA_SDP_RDMA_REG_dual.scala:544:8: value pad_top is not a member of chisel3.Bundle{val nvdla_core_clk: chisel3.core.Clock; val reg_rd_data: chisel3.core.UInt; val reg_offset: chisel3.core.UInt; val reg_wr_data: chisel3.core.UInt; val reg_wr_en: chisel3.core.Bool; val bn_base_addr_high: chisel3.core.UInt; val bn_base_addr_low: chisel3.core.UInt; val bn_batch_stride: chisel3.core.UInt; val bn_line_stride: chisel3.core.UInt; val bn_surface_stride: chisel3.core.UInt; val brdma_data_mode: chisel3.core.Bool; val brdma_data_size: chisel3.core.Bool; val brdma_data_use: chisel3.core.UInt; val brdma_disable: chisel3.core.Bool; val brdma_ram_type: chisel3.core.Bool; val bs_base_addr_high: chisel3.core.UInt; val bs_base_addr_low: chisel3.core.UInt; val bs_batch_stride: chisel3.core.UInt; val bs_line_stride: chisel3.core.UInt; val bs_surface_stride: chisel3.core.UInt; val channel: chisel3.core.UInt; val height: chisel3.core.UInt; val width: chisel3.core.UInt; val erdma_data_mode: chisel3.core.Bool; val erdma_data_size: chisel3.core.Bool; val erdma_data_use: chisel3.core.UInt; val erdma_disable: chisel3.core.Bool; val erdma_ram_type: chisel3.core.Bool; val ew_base_addr_high: chisel3.core.UInt; val ew_base_addr_low: chisel3.core.UInt; val ew_batch_stride: chisel3.core.UInt; val ew_line_stride: chisel3.core.UInt; val ew_surface_stride: chisel3.core.UInt; val batch_number: chisel3.core.UInt; val flying_mode: chisel3.core.Bool; val in_precision: chisel3.core.UInt; val out_precision: chisel3.core.UInt; val proc_precision: chisel3.core.UInt; val winograd: chisel3.core.Bool; val nrdma_data_mode: chisel3.core.Bool; val nrdma_data_size: chisel3.core.Bool; val nrdma_data_use: chisel3.core.UInt; val nrdma_disable: chisel3.core.Bool; val nrdma_ram_type: chisel3.core.Bool; val op_en_trigger: chisel3.core.Bool; val perf_dma_en: chisel3.core.Bool; val perf_nan_inf_count_en: chisel3.core.Bool; val src_base_addr_high: chisel3.core.UInt; val src_base_addr_low: chisel3.core.UInt; val src_ram_type: chisel3.core.Bool; val src_line_stride: chisel3.core.UInt; val src_surface_stride: chisel3.core.UInt; val op_en: chisel3.core.Bool; val brdma_stall: chisel3.core.UInt; val erdma_stall: chisel3.core.UInt; val mrdma_stall: chisel3.core.UInt; val nrdma_stall: chisel3.core.UInt; val status_inf_input_num: chisel3.core.UInt; val status_nan_input_num: chisel3.core.UInt}[0m
[0m[[0m[31merror[0m] [0m[0m    io.pad_top := pad_top_out[0m
[0m[[0m[31merror[0m] [0m[0m       ^[0m
[0m[[0m[31merror[0m] [0m[0m/Users/chenkangqi/Documents/GitHub/soDLA/src/main/scala/nvdla/sdp/NV_NVDLA_SDP_RDMA_REG_dual.scala:544:19: not found: value pad_top_out[0m
[0m[[0m[31merror[0m] [0m[0m    io.pad_top := pad_top_out[0m
[0m[[0m[31merror[0m] [0m[0m                  ^[0m
[0m[[0m[31merror[0m] [0m[0m/Users/chenkangqi/Documents/GitHub/soDLA/src/main/scala/nvdla/sdp/NV_NVDLA_SDP_RDMA_REG_dual.scala:545:8: value pad_value is not a member of chisel3.Bundle{val nvdla_core_clk: chisel3.core.Clock; val reg_rd_data: chisel3.core.UInt; val reg_offset: chisel3.core.UInt; val reg_wr_data: chisel3.core.UInt; val reg_wr_en: chisel3.core.Bool; val bn_base_addr_high: chisel3.core.UInt; val bn_base_addr_low: chisel3.core.UInt; val bn_batch_stride: chisel3.core.UInt; val bn_line_stride: chisel3.core.UInt; val bn_surface_stride: chisel3.core.UInt; val brdma_data_mode: chisel3.core.Bool; val brdma_data_size: chisel3.core.Bool; val brdma_data_use: chisel3.core.UInt; val brdma_disable: chisel3.core.Bool; val brdma_ram_type: chisel3.core.Bool; val bs_base_addr_high: chisel3.core.UInt; val bs_base_addr_low: chisel3.core.UInt; val bs_batch_stride: chisel3.core.UInt; val bs_line_stride: chisel3.core.UInt; val bs_surface_stride: chisel3.core.UInt; val channel: chisel3.core.UInt; val height: chisel3.core.UInt; val width: chisel3.core.UInt; val erdma_data_mode: chisel3.core.Bool; val erdma_data_size: chisel3.core.Bool; val erdma_data_use: chisel3.core.UInt; val erdma_disable: chisel3.core.Bool; val erdma_ram_type: chisel3.core.Bool; val ew_base_addr_high: chisel3.core.UInt; val ew_base_addr_low: chisel3.core.UInt; val ew_batch_stride: chisel3.core.UInt; val ew_line_stride: chisel3.core.UInt; val ew_surface_stride: chisel3.core.UInt; val batch_number: chisel3.core.UInt; val flying_mode: chisel3.core.Bool; val in_precision: chisel3.core.UInt; val out_precision: chisel3.core.UInt; val proc_precision: chisel3.core.UInt; val winograd: chisel3.core.Bool; val nrdma_data_mode: chisel3.core.Bool; val nrdma_data_size: chisel3.core.Bool; val nrdma_data_use: chisel3.core.UInt; val nrdma_disable: chisel3.core.Bool; val nrdma_ram_type: chisel3.core.Bool; val op_en_trigger: chisel3.core.Bool; val perf_dma_en: chisel3.core.Bool; val perf_nan_inf_count_en: chisel3.core.Bool; val src_base_addr_high: chisel3.core.UInt; val src_base_addr_low: chisel3.core.UInt; val src_ram_type: chisel3.core.Bool; val src_line_stride: chisel3.core.UInt; val src_surface_stride: chisel3.core.UInt; val op_en: chisel3.core.Bool; val brdma_stall: chisel3.core.UInt; val erdma_stall: chisel3.core.UInt; val mrdma_stall: chisel3.core.UInt; val nrdma_stall: chisel3.core.UInt; val status_inf_input_num: chisel3.core.UInt; val status_nan_input_num: chisel3.core.UInt}[0m
[0m[[0m[31merror[0m] [0m[0m    io.pad_value := pad_value_out                                                                   [0m
[0m[[0m[31merror[0m] [0m[0m       ^[0m
[0m[[0m[31merror[0m] [0m[0m/Users/chenkangqi/Documents/GitHub/soDLA/src/main/scala/nvdla/sdp/NV_NVDLA_SDP_RDMA_REG_dual.scala:545:21: not found: value pad_value_out[0m
[0m[[0m[31merror[0m] [0m[0m    io.pad_value := pad_value_out                                                                   [0m
[0m[[0m[31merror[0m] [0m[0m                    ^[0m
[0m[[0m[31merror[0m] [0m[0m70 errors found[0m
