{"vcs1":{"timestamp_begin":1747814395.094695313, "rt":12.44, "ut":12.41, "st":0.72}}
{"vcselab":{"timestamp_begin":1747814407.616839077, "rt":0.36, "ut":0.25, "st":0.10}}
{"link":{"timestamp_begin":1747814408.041367606, "rt":0.36, "ut":0.19, "st":0.17}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747814394.434484150}
{"VCS_COMP_START_TIME": 1747814394.434484150}
{"VCS_COMP_END_TIME": 1747814408.548467595}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog +define+ -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 493772}}
{"vcselab": {"peak_mem": 183888}}
