

================================================================
== Vivado HLS Report for 'decision_function_9'
================================================================
* Date:           Mon Dec 11 23:07:33 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        Final_HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.455|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    1|    1|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     38|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       0|    457|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|      -|    -|
|Register         |        -|      -|       2|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|       2|    495|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------+------------------------+---------+-------+---+-----+-----+
    |           Instance          |         Module         | BRAM_18K| DSP48E| FF| LUT | URAM|
    +-----------------------------+------------------------+---------+-------+---+-----+-----+
    |my_prj_acceleratodEe_x_U203  |my_prj_acceleratodEe_x  |        0|      0|  0|  457|    0|
    +-----------------------------+------------------------+---------+-------+---+-----+-----+
    |Total                        |                        |        0|      0|  0|  457|    0|
    +-----------------------------+------------------------+---------+-------+---+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |and_ln73_fu_73_p2          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln1497_1_fu_67_p2     |   icmp   |      0|  0|  13|          12|           9|
    |icmp_ln1497_fu_61_p2       |   icmp   |      0|  0|  13|          12|           1|
    |tmp_fu_97_p6               |  select  |      0|  0|   4|           1|           3|
    |ap_enable_pp0              |    xor   |      0|  0|   2|           1|           2|
    |xor_ln89_fu_79_p2          |    xor   |      0|  0|   2|           2|           1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0|  38|          30|          18|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    |  2|   0|    2|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+---------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+--------------+-----+-----+------------+---------------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs | decision_function.9 | return value |
|ap_rst        |  in |    1| ap_ctrl_hs | decision_function.9 | return value |
|ap_start      |  in |    1| ap_ctrl_hs | decision_function.9 | return value |
|ap_done       | out |    1| ap_ctrl_hs | decision_function.9 | return value |
|ap_idle       | out |    1| ap_ctrl_hs | decision_function.9 | return value |
|ap_ready      | out |    1| ap_ctrl_hs | decision_function.9 | return value |
|ap_return     | out |   12| ap_ctrl_hs | decision_function.9 | return value |
|x_V_address0  | out |    4|  ap_memory |         x_V         |     array    |
|x_V_ce0       | out |    1|  ap_memory |         x_V         |     array    |
|x_V_q0        |  in |   12|  ap_memory |         x_V         |     array    |
|x_V_address1  | out |    4|  ap_memory |         x_V         |     array    |
|x_V_ce1       | out |    1|  ap_memory |         x_V         |     array    |
|x_V_q1        |  in |   12|  ap_memory |         x_V         |     array    |
+--------------+-----+-----+------------+---------------------+--------------+

