==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2016.4
Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.

==============================================================

@I [SYN-201] Setting up clock 'default' with a period of 5ns.
Error creating solution: couldn't open "C:/Dropbox/Dropbox/LRUCache/solution1/solution1.aps": invalid argument
    while executing
"source C:/Dropbox/Dropbox/LRUCache/solution1/csynth.tcl"
    invoked from within
"hls::main C:/Dropbox/Dropbox/LRUCache/solution1/csynth.tcl"
    ("uplevel" body line 1)
    invoked from within
"uplevel 1 hls::main {*}$args"
    (procedure "hls_proc" line 5)
    invoked from within
"hls_proc $argv"
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xc7k325tffg900-2'
INFO: [HLS 200-10] Analyzing design file 'LRUCache/src/cache.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 103.688 ; gain = 46.098
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 103.688 ; gain = 46.098
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 115.027 ; gain = 57.438
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] LRUCache/src/cache.cpp:120: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 120.824 ; gain = 63.234
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'o_host_resp_strm.V.o_hostBlockR.V' (LRUCache/src/cache.cpp:257).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'i_dram_resp_strm.V.i_dramBlockR.V' (LRUCache/src/cache.cpp:260).
INFO: [XFORM 203-1101] Packing variable 'o_dram_req_strm.V' (LRUCache/src/cache.cpp:259) into a 545-bit variable.
INFO: [XFORM 203-1101] Packing variable 'i_host_req_strm.V' (LRUCache/src/cache.cpp:256) into a 545-bit variable.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (LRUCache/src/cache.cpp:278) in function 'PLRUCache' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (LRUCache/src/cache.cpp:285) in function 'PLRUCache' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (LRUCache/src/cache.cpp:186) in function 'WriteHit' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (LRUCache/src/cache.cpp:202) in function 'WriteHit' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (LRUCache/src/cache.cpp:232) in function 'ReadHit' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (LRUCache/src/cache.cpp:245) in function 'ReadHit' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (LRUCache/src/cache.cpp:39) in function 'ReadMiss' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (LRUCache/src/cache.cpp:48) in function 'ReadMiss' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (LRUCache/src/cache.cpp:85) in function 'ReadMiss' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (LRUCache/src/cache.cpp:118) in function 'WriteMiss' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (LRUCache/src/cache.cpp:127) in function 'WriteMiss' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (LRUCache/src/cache.cpp:156) in function 'WriteMiss' completely.
INFO: [XFORM 203-101] Partitioning array 'tagArray.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'dataArray.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'tag.V' (LRUCache/src/cache.cpp:275) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (LRUCache/src/cache.cpp:139:2) in function 'WriteMiss'... converting 18 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (LRUCache/src/cache.cpp:171:21) to (LRUCache/src/cache.cpp:195:11) in function 'WriteHit'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (LRUCache/src/cache.cpp:68:2) in function 'ReadMiss'... converting 18 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (LRUCache/src/cache.cpp:217:21) to (LRUCache/src/cache.cpp:244:6) in function 'ReadHit'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (LRUCache/src/cache.cpp:290:6) in function 'PLRUCache'... converting 17 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:22 . Memory (MB): peak = 148.328 ; gain = 90.738
INFO: [HLS 200-472]==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xc7k325tffg900-2'
INFO: [HLS 200-10] Analyzing design file 'LRUCache/src/cache.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 103.805 ; gain = 46.816
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 103.805 ; gain = 46.816
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 115.410 ; gain = 58.422
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] LRUCache/src/cache.cpp:120: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 121.770 ; gain = 64.781
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'o_host_resp_strm.V.o_hostBlockR.V' (LRUCache/src/cache.cpp:257).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'i_dram_resp_strm.V.i_dramBlockR.V' (LRUCache/src/cache.cpp:260).
INFO: [XFORM 203-1101] Packing variable 'o_dram_req_strm.V' (LRUCache/src/cache.cpp:259) into a 545-bit variable.
INFO: [XFORM 203-1101] Packing variable 'i_host_req_strm.V' (LRUCache/src/cache.cpp:256) into a 545-bit variable.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (LRUCache/src/cache.cpp:278) in function 'PLRUCache' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (LRUCache/src/cache.cpp:285) in function 'PLRUCache' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (LRUCache/src/cache.cpp:186) in function 'WriteHit' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (LRUCache/src/cache.cpp:202) in function 'WriteHit' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (LRUCache/src/cache.cpp:232) in function 'ReadHit' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (LRUCache/src/cache.cpp:245) in function 'ReadHit' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (LRUCache/src/cache.cpp:39) in function 'ReadMiss' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (LRUCache/src/cache.cpp:48) in function 'ReadMiss' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (LRUCache/src/cache.cpp:85) in function 'ReadMiss' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (LRUCache/src/cache.cpp:118) in function 'WriteMiss' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (LRUCache/src/cache.cpp:127) in function 'WriteMiss' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (LRUCache/src/cache.cpp:156) in function 'WriteMiss' completely.
INFO: [XFORM 203-101] Partitioning array 'tagArray.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'dataArray.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'tag.V' (LRUCache/src/cache.cpp:275) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (LRUCache/src/cache.cpp:139:2) in function 'WriteMiss'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (LRUCache/src/cache.cpp:171:21) to (LRUCache/src/cache.cpp:195:11) in function 'WriteHit'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (LRUCache/src/cache.cpp:68:2) in function 'ReadMiss'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (LRUCache/src/cache.cpp:217:21) to (LRUCache/src/cache.cpp:244:6) in function 'ReadHit'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (LRUCache/src/cache.cpp:290:6) in function 'PLRUCache'... converting 9 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:21 . Memory (MB): peak = 149.129 ; gain = 92.141
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:22 . Memory (MB): peak = 191.027 ; gain = 134.039
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'PLRUCache' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ReadHit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 22.286 seconds; current allocated memory: 147.469 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.158 seconds; current allocated memory: 147.657 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'WriteHit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.252 seconds; current allocated memory: 147.924 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.248 seconds; current allocated memory: 148.161 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'WriteBack' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.322 seconds; current allocated memory: 148.276 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.147 seconds; current allocated memory: 148.320 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ReadMiss' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (5.3405ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('dataArray_0_V_load', LRUCache/src/cache.cpp:34) on array 'dataArray_0_V' (2.27 ns)
	'mux' operation ('tmp_9', LRUCache/src/cache.cpp:34) (0.887 ns)
	'call' operation (LRUCache/src/cache.cpp:74) to 'WriteBack' (2.19 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.414 seconds; current allocated memory: 148.617 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.379 seconds; current allocated memory: 149.036 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'WriteMiss' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (5.3405ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('dataArray_0_V_load', LRUCache/src/cache.cpp:113) on array 'dataArray_0_V' (2.27 ns)
	'mux' operation ('tmp_4', LRUCache/src/cache.cpp:113) (0.887 ns)
	'call' operation (LRUCache/src/cache.cpp:145) to 'WriteBack' (2.19 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.504 seconds; current allocated memory: 149.375 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.397 seconds; current allocated memory: 149.738 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PLRUCache' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.623 seconds; current allocated memory: 149.996 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.559 seconds; current allocated memory: 150.447 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ReadHit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'PLRUCache_mux_42_512_1_1' to 'PLRUCache_mux_42_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'PLRUCache_mux_42_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ReadHit'.
INFO: [HLS 200-111]  Elapsed time: 0.386 seconds; current allocated memory: 150.949 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'WriteHit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'WriteHit'.
INFO: [HLS 200-111]  Elapsed time: 0.877 seconds; current allocated memory: 151.618 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'WriteBack' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'WriteBack'.
INFO: [HLS 200-111]  Elapsed time: 0.908 seconds; current allocated memory: 151.867 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ReadMiss' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'PLRUCache_mux_42_24_1_1' to 'PLRUCache_mux_42_cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'PLRUCache_mux_42_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'PLRUCache_mux_42_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ReadMiss'.
INFO: [HLS 200-111]  Elapsed time: 0.306 seconds; current allocated memory: 152.664 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'WriteMiss' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'PLRUCache_mux_42_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'PLRUCache_mux_42_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'WriteMiss'.
INFO: [HLS 200-111]  Elapsed time: 0.712 seconds; current allocated memory: 153.592 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PLRUCache' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'PLRUCache/i_host_req_strm_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'PLRUCache/o_host_resp_strm_V_o_hostBlockR_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'PLRUCache/o_dram_req_strm_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'PLRUCache/i_dram_resp_strm_V_i_dramBlockR_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'PLRUCache' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'PLRUCache_validArray_V' to 'PLRUCache_validArdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PLRUCache_tagArray_V_0' to 'PLRUCache_tagArraeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PLRUCache_tagArray_V_1' to 'PLRUCache_tagArrafYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PLRUCache_tagArray_V_2' to 'PLRUCache_tagArrag8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PLRUCache_tagArray_V_3' to 'PLRUCache_tagArrahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PLRUCache_dataArray_V_0' to 'PLRUCache_dataArribs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PLRUCache_dataArray_V_1' to 'PLRUCache_dataArrjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PLRUCache_dataArray_V_2' to 'PLRUCache_dataArrkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PLRUCache_dataArray_V_3' to 'PLRUCache_dataArrlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PLRUCache_mruArray_V' to 'PLRUCache_mruArramb6' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'PLRUCache'.
INFO: [HLS 200-111]  Elapsed time: 1.121 seconds; current allocated memory: 155.107 MB.
INFO: [RTMG 210-278] Implementing memory 'PLRUCache_validArdEe_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'PLRUCache_tagArraeOg_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'PLRUCache_dataArribs_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:09 ; elapsed = 00:00:36 . Memory (MB): peak = 214.613 ; gain = 157.625
INFO: [SYSC 207-301] Generating SystemC RTL for PLRUCache.
INFO: [VHDL 208-304] Generating VHDL RTL for PLRUCache.
INFO: [VLOG 209-307] Generating Verilog RTL for PLRUCache.
INFO: [HLS 200-112] Total elapsed time: 36.108 seconds; peak allocated memory: 155.107 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xc7k325tffg900-2'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xc7k325tffg900-2'
INFO: [HLS 200-10] Analyzing design file 'LRUCache/src/cache.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 103.625 ; gain = 46.508
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 103.625 ; gain = 46.508
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 115.711 ; gain = 58.594
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] LRUCache/src/cache.cpp:120: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 122.035 ; gain = 64.918
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'o_host_resp_strm.V.o_hostBlockR.V' (LRUCache/src/cache.cpp:257).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'i_dram_resp_strm.V.i_dramBlockR.V' (LRUCache/src/cache.cpp:260).
INFO: [XFORM 203-1101] Packing variable 'o_dram_req_strm.V' (LRUCache/src/cache.cpp:259) into a 545-bit variable.
INFO: [XFORM 203-1101] Packing variable 'i_host_req_strm.V' (LRUCache/src/cache.cpp:256) into a 545-bit variable.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (LRUCache/src/cache.cpp:278) in function 'PLRUCache' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (LRUCache/src/cache.cpp:285) in function 'PLRUCache' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (LRUCache/src/cache.cpp:186) in function 'WriteHit' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (LRUCache/src/cache.cpp:202) in function 'WriteHit' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (LRUCache/src/cache.cpp:232) in function 'ReadHit' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (LRUCache/src/cache.cpp:245) in function 'ReadHit' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (LRUCache/src/cache.cpp:39) in function 'ReadMiss' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (LRUCache/src/cache.cpp:48) in function 'ReadMiss' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (LRUCache/src/cache.cpp:85) in function 'ReadMiss' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (LRUCache/src/cache.cpp:118) in function 'WriteMiss' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (LRUCache/src/cache.cpp:127) in function 'WriteMiss' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (LRUCache/src/cache.cpp:156) in function 'WriteMiss' completely.
INFO: [XFORM 203-101] Partitioning array 'tagArray.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'dataArray.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'tag.V' (LRUCache/src/cache.cpp:275) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (LRUCache/src/cache.cpp:139:2) in function 'WriteMiss'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (LRUCache/src/cache.cpp:171:21) to (LRUCache/src/cache.cpp:195:11) in function 'WriteHit'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (LRUCache/src/cache.cpp:68:2) in function 'ReadMiss'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (LRUCache/src/cache.cpp:217:21) to (LRUCache/src/cache.cpp:244:6) in function 'ReadHit'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (LRUCache/src/cache.cpp:290:6) in function 'PLRUCache'... converting 9 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:24 . Memory (MB): peak = 149.570 ; gain = 92.453
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:24 . Memory (MB): peak = 191.039 ; gain = 133.922
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'PLRUCache' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ReadHit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 24.421 seconds; current allocated memory: 147.454 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.227 seconds; current allocated memory: 147.642 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'WriteHit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 147.909 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.213 seconds; current allocated memory: 148.146 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'WriteBack' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.312 seconds; current allocated memory: 148.293 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.197 seconds; current allocated memory: 148.336 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ReadMiss' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (5.3405ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('dataArray_0_V_load', LRUCache/src/cache.cpp:34) on array 'dataArray_0_V' (2.27 ns)
	'mux' operation ('tmp_9', LRUCache/src/cache.cpp:34) (0.887 ns)
	'call' operation (LRUCache/src/cache.cpp:74) to 'WriteBack' (2.19 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.497 seconds; current allocated memory: 148.633 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.282 seconds; current allocated memory: 149.053 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'WriteMiss' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (5.3405ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('dataArray_0_V_load', LRUCache/src/cache.cpp:113) on array 'dataArray_0_V' (2.27 ns)
	'mux' operation ('tmp_4', LRUCache/src/cache.cpp:113) (0.887 ns)
	'call' operation (LRUCache/src/cache.cpp:145) to 'WriteBack' (2.19 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.568 seconds; current allocated memory: 149.392 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 149.754 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PLRUCache' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.594 seconds; current allocated memory: 149.997 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.679 seconds; current allocated memory: 150.464 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ReadHit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'PLRUCache_mux_42_512_1_1' to 'PLRUCache_mux_42_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'PLRUCache_mux_42_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ReadHit'.
INFO: [HLS 200-111]  Elapsed time: 0.488 seconds; current allocated memory: 150.982 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'WriteHit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'WriteHit'.
INFO: [HLS 200-111]  Elapsed time: 0.635 seconds; current allocated memory: 151.650 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'WriteBack' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'WriteBack'.
INFO: [HLS 200-111]  Elapsed time: 0.797 seconds; current allocated memory: 151.900 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ReadMiss' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'PLRUCache_mux_42_24_1_1' to 'PLRUCache_mux_42_cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'PLRUCache_mux_42_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'PLRUCache_mux_42_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ReadMiss'.
INFO: [HLS 200-111]  Elapsed time: 0.426 seconds; current allocated memory: 152.697 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'WriteMiss' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'PLRUCache_mux_42_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'PLRUCache_mux_42_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'WriteMiss'.
INFO: [HLS 200-111]  Elapsed time: 0.917 seconds; current allocated memory: 153.624 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PLRUCache' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'PLRUCache/i_host_req_strm_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'PLRUCache/o_host_resp_strm_V_o_hostBlockR_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'PLRUCache/o_dram_req_strm_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'PLRUCache/i_dram_resp_strm_V_i_dramBlockR_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'PLRUCache' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'PLRUCache_validArray_V' to 'PLRUCache_validArdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PLRUCache_tagArray_V_0' to 'PLRUCache_tagArraeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PLRUCache_tagArray_V_1' to 'PLRUCache_tagArrafYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PLRUCache_tagArray_V_2' to 'PLRUCache_tagArrag8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PLRUCache_tagArray_V_3' to 'PLRUCache_tagArrahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PLRUCache_dataArray_V_0' to 'PLRUCache_dataArribs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PLRUCache_dataArray_V_1' to 'PLRUCache_dataArrjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PLRUCache_dataArray_V_2' to 'PLRUCache_dataArrkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PLRUCache_dataArray_V_3' to 'PLRUCache_dataArrlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PLRUCache_mruArray_V' to 'PLRUCache_mruArramb6' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'PLRUCache'.
INFO: [HLS 200-111]  Elapsed time: 1.218 seconds; current allocated memory: 155.140 MB.
INFO: [RTMG 210-278] Implementing memory 'PLRUCache_validArdEe_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'PLRUCache_tagArraeOg_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'PLRUCache_dataArribs_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:09 ; elapsed = 00:00:39 . Memory (MB): peak = 214.676 ; gain = 157.559
INFO: [SYSC 207-301] Generating SystemC RTL for PLRUCache.
INFO: [VHDL 208-304] Generating VHDL RTL for PLRUCache.
INFO: [VLOG 209-307] Generating Verilog RTL for PLRUCache.
INFO: [HLS 200-112] Total elapsed time: 38.881 seconds; peak allocated memory: 155.140 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xc7k325tffg900-2'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xc7k325tffg900-2'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xc7k325tffg900-2'
INFO: [HLS 200-10] Analyzing design file 'LRUCache/src/cache.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:38 . Memory (MB): peak = 103.371 ; gain = 45.598
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:38 . Memory (MB): peak = 103.371 ; gain = 45.598
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:39 . Memory (MB): peak = 115.543 ; gain = 57.770
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] LRUCache/src/cache.cpp:120: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:40 . Memory (MB): peak = 121.488 ; gain = 63.715
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'o_host_resp_strm.V.o_hostBlockR.V' (LRUCache/src/cache.cpp:257).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'i_dram_resp_strm.V.i_dramBlockR.V' (LRUCache/src/cache.cpp:260).
INFO: [XFORM 203-1101] Packing variable 'o_dram_req_strm.V' (LRUCache/src/cache.cpp:259) into a 545-bit variable.
INFO: [XFORM 203-1101] Packing variable 'i_host_req_strm.V' (LRUCache/src/cache.cpp:256) into a 545-bit variable.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (LRUCache/src/cache.cpp:278) in function 'PLRUCache' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (LRUCache/src/cache.cpp:285) in function 'PLRUCache' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (LRUCache/src/cache.cpp:186) in function 'WriteHit' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (LRUCache/src/cache.cpp:202) in function 'WriteHit' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (LRUCache/src/cache.cpp:232) in function 'ReadHit' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (LRUCache/src/cache.cpp:245) in function 'ReadHit' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (LRUCache/src/cache.cpp:39) in function 'ReadMiss' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (LRUCache/src/cache.cpp:48) in function 'ReadMiss' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (LRUCache/src/cache.cpp:85) in function 'ReadMiss' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (LRUCache/src/cache.cpp:118) in function 'WriteMiss' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (LRUCache/src/cache.cpp:127) in function 'WriteMiss' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (LRUCache/src/cache.cpp:156) in function 'WriteMiss' completely.
INFO: [XFORM 203-101] Partitioning array 'tagArray.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'dataArray.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'tag.V' (LRUCache/src/cache.cpp:275) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (LRUCache/src/cache.cpp:139:2) in function 'WriteMiss'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (LRUCache/src/cache.cpp:171:21) to (LRUCache/src/cache.cpp:195:11) in function 'WriteHit'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (LRUCache/src/cache.cpp:68:2) in function 'ReadMiss'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (LRUCache/src/cache.cpp:217:21) to (LRUCache/src/cache.cpp:244:6) in function 'ReadHit'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (LRUCache/src/cache.cpp:290:6) in function 'PLRUCache'... converting 9 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:43 . Memory (MB): peak = 147.781 ; gain = 90.008
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:44 . Memory (MB): peak = 190.250 ; gain = 132.477
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'PLRUCache' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ReadHit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 44.314 seconds; current allocated memory: 146.502 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.301 seconds; current allocated memory: 146.689 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'WriteHit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.419 seconds; current allocated memory: 146.950 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.614 seconds; current allocated memory: 147.182 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'WriteBack' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.457 seconds; current allocated memory: 147.344 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.215 seconds; current allocated memory: 147.388 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ReadMiss' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (5.3405ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('dataArray_0_V_load', LRUCache/src/cache.cpp:34) on array 'dataArray_0_V' (2.27 ns)
	'mux' operation ('tmp_9', LRUCache/src/cache.cpp:34) (0.887 ns)
	'call' operation (LRUCache/src/cache.cpp:74) to 'WriteBack' (2.19 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.591 seconds; current allocated memory: 147.677 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.056 seconds; current allocated memory: 148.090 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'WriteMiss' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (5.3405ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('dataArray_0_V_load', LRUCache/src/cache.cpp:113) on array 'dataArray_0_V' (2.27 ns)
	'mux' operation ('tmp_4', LRUCache/src/cache.cpp:113) (0.887 ns)
	'call' operation (LRUCache/src/cache.cpp:145) to 'WriteBack' (2.19 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.565 seconds; current allocated memory: 148.405 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.664 seconds; current allocated memory: 148.760 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PLRUCache' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.764 seconds; current allocated memory: 149.007 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.589 seconds; current allocated memory: 149.467 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ReadHit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'PLRUCache_mux_42_512_1_1' to 'PLRUCache_mux_42_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'PLRUCache_mux_42_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ReadHit'.
INFO: [HLS 200-111]  Elapsed time: 0.637 seconds; current allocated memory: 149.968 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'WriteHit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'WriteHit'.
INFO: [HLS 200-111]  Elapsed time: 0.871 seconds; current allocated memory: 150.607 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'WriteBack' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'WriteBack'.
INFO: [HLS 200-111]  Elapsed time: 0.952 seconds; current allocated memory: 150.840 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ReadMiss' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'PLRUCache_mux_42_29_1_1' to 'PLRUCache_mux_42_cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'PLRUCache_mux_42_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'PLRUCache_mux_42_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ReadMiss'.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 151.616 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'WriteMiss' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'PLRUCache_mux_42_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'PLRUCache_mux_42_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'WriteMiss'.
INFO: [HLS 200-111]  Elapsed time: 0.858 seconds; current allocated memory: 152.522 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PLRUCache' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'PLRUCache/i_host_req_strm_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'PLRUCache/o_host_resp_strm_V_o_hostBlockR_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'PLRUCache/o_dram_req_strm_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'PLRUCache/i_dram_resp_strm_V_i_dramBlockR_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'PLRUCache' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'PLRUCache_validArray_V' to 'PLRUCache_validArdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PLRUCache_tagArray_V_0' to 'PLRUCache_tagArraeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PLRUCache_tagArray_V_1' to 'PLRUCache_tagArrafYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PLRUCache_tagArray_V_2' to 'PLRUCache_tagArrag8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PLRUCache_tagArray_V_3' to 'PLRUCache_tagArrahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PLRUCache_dataArray_V_0' to 'PLRUCache_dataArribs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PLRUCache_dataArray_V_1' to 'PLRUCache_dataArrjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PLRUCache_dataArray_V_2' to 'PLRUCache_dataArrkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PLRUCache_dataArray_V_3' to 'PLRUCache_dataArrlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PLRUCache_mruArray_V' to 'PLRUCache_mruArramb6' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'PLRUCache'.
INFO: [HLS 200-111]  Elapsed time: 1.306 seconds; current allocated memory: 154.000 MB.
INFO: [RTMG 210-278] Implementing memory 'PLRUCache_validArdEe_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'PLRUCache_tagArraeOg_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'PLRUCache_dataArribs_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:09 ; elapsed = 00:01:01 . Memory (MB): peak = 212.941 ; gain = 155.168
INFO: [SYSC 207-301] Generating SystemC RTL for PLRUCache.
INFO: [VHDL 208-304] Generating VHDL RTL for PLRUCache.
INFO: [VLOG 209-307] Generating Verilog RTL for PLRUCache.
INFO: [HLS 200-112] Total elapsed time: 61.362 seconds; peak allocated memory: 154.000 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xc7k325tffg900-2'
INFO: [HLS 200-10] Analyzing design file 'LRUCache/src/cache.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 103.844 ; gain = 46.043
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 103.844 ; gain = 46.043
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 115.410 ; gain = 57.609
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] LRUCache/src/cache.cpp:120: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 121.598 ; gain = 63.797
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'o_host_resp_strm.V.o_hostBlockR.V' (LRUCache/src/cache.cpp:257).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'i_dram_resp_strm.V.i_dramBlockR.V' (LRUCache/src/cache.cpp:260).
INFO: [XFORM 203-1101] Packing variable 'o_dram_req_strm.V' (LRUCache/src/cache.cpp:259) into a 545-bit variable.
INFO: [XFORM 203-1101] Packing variable 'i_host_req_strm.V' (LRUCache/src/cache.cpp:256) into a 545-bit variable.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (LRUCache/src/cache.cpp:278) in function 'PLRUCache' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (LRUCache/src/cache.cpp:285) in function 'PLRUCache' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (LRUCache/src/cache.cpp:186) in function 'WriteHit' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (LRUCache/src/cache.cpp:202) in function 'WriteHit' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (LRUCache/src/cache.cpp:232) in function 'ReadHit' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (LRUCache/src/cache.cpp:245) in function 'ReadHit' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (LRUCache/src/cache.cpp:39) in function 'ReadMiss' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (LRUCache/src/cache.cpp:48) in function 'ReadMiss' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (LRUCache/src/cache.cpp:85) in function 'ReadMiss' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (LRUCache/src/cache.cpp:118) in function 'WriteMiss' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (LRUCache/src/cache.cpp:127) in function 'WriteMiss' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (LRUCache/src/cache.cpp:156) in function 'WriteMiss' completely.
INFO: [XFORM 203-101] Partitioning array 'tagArray.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'dataArray.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'tag.V' (LRUCache/src/cache.cpp:275) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (LRUCache/src/cache.cpp:139:2) in function 'WriteMiss'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (LRUCache/src/cache.cpp:171:21) to (LRUCache/src/cache.cpp:195:11) in function 'WriteHit'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (LRUCache/src/cache.cpp:68:2) in function 'ReadMiss'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (LRUCache/src/cache.cpp:217:21) to (LRUCache/src/cache.cpp:244:6) in function 'ReadHit'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (LRUCache/src/cache.cpp:290:6) in function 'PLRUCache'... converting 9 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:23 . Memory (MB): peak = 147.828 ; gain = 90.027
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:24 . Memory (MB): peak = 190.242 ; gain = 132.441
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'PLRUCache' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ReadHit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 24.092 seconds; current allocated memory: 146.502 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.148 seconds; current allocated memory: 146.689 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'WriteHit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.283 seconds; current allocated memory: 146.950 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.221 seconds; current allocated memory: 147.182 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'WriteBack' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.284 seconds; current allocated memory: 147.345 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.212 seconds; current allocated memory: 147.388 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ReadMiss' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (5.3405ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('dataArray_0_V_load', LRUCache/src/cache.cpp:34) on array 'dataArray_0_V' (2.27 ns)
	'mux' operation ('tmp_9', LRUCache/src/cache.cpp:34) (0.887 ns)
	'call' operation (LRUCache/src/cache.cpp:74) to 'WriteBack' (2.19 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.416 seconds; current allocated memory: 147.677 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.372 seconds; current allocated memory: 148.090 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'WriteMiss' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (5.3405ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('dataArray_0_V_load', LRUCache/src/cache.cpp:113) on array 'dataArray_0_V' (2.27 ns)
	'mux' operation ('tmp_4', LRUCache/src/cache.cpp:113) (0.887 ns)
	'call' operation (LRUCache/src/cache.cpp:145) to 'WriteBack' (2.19 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.525 seconds; current allocated memory: 148.405 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.368 seconds; current allocated memory: 148.760 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PLRUCache' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.695 seconds; current allocated memory: 149.007 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.551 seconds; current allocated memory: 149.467 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ReadHit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'PLRUCache_mux_42_512_1_1' to 'PLRUCache_mux_42_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'PLRUCache_mux_42_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ReadHit'.
INFO: [HLS 200-111]  Elapsed time: 0.517 seconds; current allocated memory: 149.968 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'WriteHit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'WriteHit'.
INFO: [HLS 200-111]  Elapsed time: 0.643 seconds; current allocated memory: 150.607 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'WriteBack' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'WriteBack'.
INFO: [HLS 200-111]  Elapsed time: 0.837 seconds; current allocated memory: 150.840 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ReadMiss' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'PLRUCache_mux_42_29_1_1' to 'PLRUCache_mux_42_cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'PLRUCache_mux_42_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'PLRUCache_mux_42_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ReadMiss'.
INFO: [HLS 200-111]  Elapsed time: 0.525 seconds; current allocated memory: 151.616 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'WriteMiss' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'PLRUCache_mux_42_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'PLRUCache_mux_42_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'WriteMiss'.
INFO: [HLS 200-111]  Elapsed time: 0.95 seconds; current allocated memory: 152.522 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PLRUCache' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'PLRUCache/i_host_req_strm_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'PLRUCache/o_host_resp_strm_V_o_hostBlockR_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'PLRUCache/o_dram_req_strm_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'PLRUCache/i_dram_resp_strm_V_i_dramBlockR_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'PLRUCache' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'PLRUCache_validArray_V' to 'PLRUCache_validArdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PLRUCache_tagArray_V_0' to 'PLRUCache_tagArraeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PLRUCache_tagArray_V_1' to 'PLRUCache_tagArrafYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PLRUCache_tagArray_V_2' to 'PLRUCache_tagArrag8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PLRUCache_tagArray_V_3' to 'PLRUCache_tagArrahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PLRUCache_dataArray_V_0' to 'PLRUCache_dataArribs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PLRUCache_dataArray_V_1' to 'PLRUCache_dataArrjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PLRUCache_dataArray_V_2' to 'PLRUCache_dataArrkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PLRUCache_dataArray_V_3' to 'PLRUCache_dataArrlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PLRUCache_mruArray_V' to 'PLRUCache_mruArramb6' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'PLRUCache'.
INFO: [HLS 200-111]  Elapsed time: 1.054 seconds; current allocated memory: 154.000 MB.
INFO: [RTMG 210-278] Implementing memory 'PLRUCache_validArdEe_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'PLRUCache_tagArraeOg_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'PLRUCache_dataArribs_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:09 ; elapsed = 00:00:38 . Memory (MB): peak = 213.332 ; gain = 155.531
INFO: [SYSC 207-301] Generating SystemC RTL for PLRUCache.
INFO: [VHDL 208-304] Generating VHDL RTL for PLRUCache.
INFO: [VLOG 209-307] Generating Verilog RTL for PLRUCache.
INFO: [HLS 200-112] Total elapsed time: 37.689 seconds; peak allocated memory: 154.000 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xc7k325tffg900-2'
INFO: [HLS 200-10] Analyzing design file 'LRUCache/src/cache.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 103.727 ; gain = 45.633
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 103.727 ; gain = 45.633
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 115.473 ; gain = 57.379
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] LRUCache/src/cache.cpp:120: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 121.605 ; gain = 63.512
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'o_host_resp_strm.V.o_hostBlockR.V' (LRUCache/src/cache.cpp:257).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'i_dram_resp_strm.V.i_dramBlockR.V' (LRUCache/src/cache.cpp:260).
INFO: [XFORM 203-1101] Packing variable 'o_dram_req_strm.V' (LRUCache/src/cache.cpp:259) into a 545-bit variable.
INFO: [XFORM 203-1101] Packing variable 'i_host_req_strm.V' (LRUCache/src/cache.cpp:256) into a 545-bit variable.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (LRUCache/src/cache.cpp:278) in function 'PLRUCache' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (LRUCache/src/cache.cpp:285) in function 'PLRUCache' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (LRUCache/src/cache.cpp:186) in function 'WriteHit' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (LRUCache/src/cache.cpp:202) in function 'WriteHit' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (LRUCache/src/cache.cpp:232) in function 'ReadHit' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (LRUCache/src/cache.cpp:245) in function 'ReadHit' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (LRUCache/src/cache.cpp:39) in function 'ReadMiss' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (LRUCache/src/cache.cpp:48) in function 'ReadMiss' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (LRUCache/src/cache.cpp:85) in function 'ReadMiss' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (LRUCache/src/cache.cpp:118) in function 'WriteMiss' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (LRUCache/src/cache.cpp:127) in function 'WriteMiss' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (LRUCache/src/cache.cpp:156) in function 'WriteMiss' completely.
INFO: [XFORM 203-101] Partitioning array 'tagArray.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'dataArray.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'tag.V' (LRUCache/src/cache.cpp:275) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (LRUCache/src/cache.cpp:139:2) in function 'WriteMiss'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (LRUCache/src/cache.cpp:171:21) to (LRUCache/src/cache.cpp:195:11) in function 'WriteHit'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (LRUCache/src/cache.cpp:68:2) in function 'ReadMiss'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (LRUCache/src/cache.cpp:217:21) to (LRUCache/src/cache.cpp:244:6) in function 'ReadHit'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (LRUCache/src/cache.cpp:290:6) in function 'PLRUCache'... converting 9 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:22 . Memory (MB): peak = 148.156 ; gain = 90.063
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:23 . Memory (MB): peak = 190.027 ; gain = 131.934
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'PLRUCache' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ReadHit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 22.914 seconds; current allocated memory: 146.502 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.217 seconds; current allocated memory: 146.689 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'WriteHit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.543 seconds; current allocated memory: 146.950 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 147.182 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'WriteBack' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.365 seconds; current allocated memory: 147.345 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 147.388 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ReadMiss' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (5.3405ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('dataArray_0_V_load', LRUCache/src/cache.cpp:34) on array 'dataArray_0_V' (2.27 ns)
	'mux' operation ('tmp_9', LRUCache/src/cache.cpp:34) (0.887 ns)
	'call' operation (LRUCache/src/cache.cpp:74) to 'WriteBack' (2.19 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.374 seconds; current allocated memory: 147.677 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.332 seconds; current allocated memory: 148.090 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'WriteMiss' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (5.3405ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('dataArray_0_V_load', LRUCache/src/cache.cpp:113) on array 'dataArray_0_V' (2.27 ns)
	'mux' operation ('tmp_4', LRUCache/src/cache.cpp:113) (0.887 ns)
	'call' operation (LRUCache/src/cache.cpp:145) to 'WriteBack' (2.19 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.427 seconds; current allocated memory: 148.405 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.325 seconds; current allocated memory: 148.760 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PLRUCache' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.631 seconds; current allocated memory: 149.007 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.534 seconds; current allocated memory: 149.467 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ReadHit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'PLRUCache_mux_42_512_1_1' to 'PLRUCache_mux_42_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'PLRUCache_mux_42_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ReadHit'.
INFO: [HLS 200-111]  Elapsed time: 0.468 seconds; current allocated memory: 149.968 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'WriteHit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'WriteHit'.
INFO: [HLS 200-111]  Elapsed time: 0.764 seconds; current allocated memory: 150.607 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'WriteBack' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'WriteBack'.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 150.840 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ReadMiss' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'PLRUCache_mux_42_29_1_1' to 'PLRUCache_mux_42_cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'PLRUCache_mux_42_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'PLRUCache_mux_42_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ReadMiss'.
INFO: [HLS 200-111]  Elapsed time: 0.488 seconds; current allocated memory: 151.616 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'WriteMiss' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'PLRUCache_mux_42_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'PLRUCache_mux_42_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'WriteMiss'.
INFO: [HLS 200-111]  Elapsed time: 1.33 seconds; current allocated memory: 152.522 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PLRUCache' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'PLRUCache/i_host_req_strm_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'PLRUCache/o_host_resp_strm_V_o_hostBlockR_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'PLRUCache/o_dram_req_strm_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'PLRUCache/i_dram_resp_strm_V_i_dramBlockR_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'PLRUCache' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'PLRUCache_validArray_V' to 'PLRUCache_validArdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PLRUCache_tagArray_V_0' to 'PLRUCache_tagArraeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PLRUCache_tagArray_V_1' to 'PLRUCache_tagArrafYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PLRUCache_tagArray_V_2' to 'PLRUCache_tagArrag8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PLRUCache_tagArray_V_3' to 'PLRUCache_tagArrahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PLRUCache_dataArray_V_0' to 'PLRUCache_dataArribs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PLRUCache_dataArray_V_1' to 'PLRUCache_dataArrjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PLRUCache_dataArray_V_2' to 'PLRUCache_dataArrkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PLRUCache_dataArray_V_3' to 'PLRUCache_dataArrlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PLRUCache_mruArray_V' to 'PLRUCache_mruArramb6' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'PLRUCache'.
INFO: [HLS 200-111]  Elapsed time: 1.427 seconds; current allocated memory: 154.000 MB.
INFO: [RTMG 210-278] Implementing memory 'PLRUCache_validArdEe_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'PLRUCache_tagArraeOg_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'PLRUCache_dataArribs_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:09 ; elapsed = 00:00:37 . Memory (MB): peak = 213.219 ; gain = 155.125
INFO: [SYSC 207-301] Generating SystemC RTL for PLRUCache.
INFO: [VHDL 208-304] Generating VHDL RTL for PLRUCache.
INFO: [VLOG 209-307] Generating Verilog RTL for PLRUCache.
INFO: [HLS 200-112] Total elapsed time: 36.741 seconds; peak allocated memory: 154.000 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xc7k325tffg900-2'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xc7k325tffg900-2'
INFO: [HLS 200-10] Analyzing design file 'LRUCache/src/cache.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:01:01 . Memory (MB): peak = 103.742 ; gain = 46.188
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:01:01 . Memory (MB): peak = 103.742 ; gain = 46.188
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:01:05 . Memory (MB): peak = 114.535 ; gain = 56.980
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] LRUCache/src/cache.cpp:95: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:01:06 . Memory (MB): peak = 120.441 ; gain = 62.887
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'o_host_resp_strm.V.o_hostBlockR.V' (LRUCache/src/cache.cpp:224).
INFO: [XFORM 203-1101] Packing variable 'i_host_req_strm.V' (LRUCache/src/cache.cpp:223) into a 545-bit variable.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (LRUCache/src/cache.cpp:243) in function 'PLRUCache' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (LRUCache/src/cache.cpp:250) in function 'PLRUCache' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (LRUCache/src/cache.cpp:93) in function 'WriteMiss' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (LRUCache/src/cache.cpp:102) in function 'WriteMiss' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (LRUCache/src/cache.cpp:125) in function 'WriteMiss' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (LRUCache/src/cache.cpp:26) in function 'ReadMiss' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (LRUCache/src/cache.cpp:35) in function 'ReadMiss' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (LRUCache/src/cache.cpp:61) in function 'ReadMiss' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (LRUCache/src/cache.cpp:154) in function 'WriteHit' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (LRUCache/src/cache.cpp:170) in function 'WriteHit' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (LRUCache/src/cache.cpp:199) in function 'ReadHit' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (LRUCache/src/cache.cpp:212) in function 'ReadHit' completely.
INFO: [XFORM 203-101] Partitioning array 'tagArray.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'dataArray.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'tag.V' (LRUCache/src/cache.cpp:240) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (LRUCache/src/cache.cpp:113:2) in function 'WriteMiss'... converting 18 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (LRUCache/src/cache.cpp:139:21) to (LRUCache/src/cache.cpp:163:11) in function 'WriteHit'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (LRUCache/src/cache.cpp:49:2) in function 'ReadMiss'... converting 18 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (LRUCache/src/cache.cpp:184:21) to (LRUCache/src/cache.cpp:211:6) in function 'ReadHit'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (LRUCache/src/cache.cpp:255:6) in function 'PLRUCache'... converting 17 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:01:08 . Memory (MB): peak = 147.660 ; gain = 90.105
INFO: [HLS 200-472] Inferring partial write operation for 'validArray.V.4' (LRUCache/src/cache.cpp:165:13)
INFO: [HLS 200-472] Inferring partial write operation for 'validArray.V.2' (LRUCache/src/cache.cpp:120:13)
INFO: [HLS 200-472] Inferring partial write operation for 'valid==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xc7k325tffg900-2'
INFO: [HLS 200-10] Analyzing design file 'LRUCache/src/cache.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:37 . Memory (MB): peak = 103.477 ; gain = 45.582
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:37 . Memory (MB): peak = 103.477 ; gain = 45.582
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:41 . Memory (MB): peak = 114.566 ; gain = 56.672
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] LRUCache/src/cache.cpp:95: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:41 . Memory (MB): peak = 119.930 ; gain = 62.035
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'o_host_resp_strm.V.o_hostBlockR.V' (LRUCache/src/cache.cpp:224).
INFO: [XFORM 203-1101] Packing variable 'i_host_req_strm.V' (LRUCache/src/cache.cpp:223) into a 545-bit variable.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (LRUCache/src/cache.cpp:243) in function 'PLRUCache' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (LRUCache/src/cache.cpp:250) in function 'PLRUCache' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (LRUCache/src/cache.cpp:93) in function 'WriteMiss' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (LRUCache/src/cache.cpp:102) in function 'WriteMiss' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (LRUCache/src/cache.cpp:125) in function 'WriteMiss' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (LRUCache/src/cache.cpp:26) in function 'ReadMiss' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (LRUCache/src/cache.cpp:35) in function 'ReadMiss' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (LRUCache/src/cache.cpp:61) in function 'ReadMiss' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (LRUCache/src/cache.cpp:154) in function 'WriteHit' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (LRUCache/src/cache.cpp:170) in function 'WriteHit' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (LRUCache/src/cache.cpp:199) in function 'ReadHit' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (LRUCache/src/cache.cpp:212) in function 'ReadHit' completely.
INFO: [XFORM 203-101] Partitioning array 'tagArray.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'dataArray.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'tag.V' (LRUCache/src/cache.cpp:240) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (LRUCache/src/cache.cpp:113:2) in function 'WriteMiss'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (LRUCache/src/cache.cpp:139:21) to (LRUCache/src/cache.cpp:163:11) in function 'WriteHit'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (LRUCache/src/cache.cpp:49:2) in function 'ReadMiss'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (LRUCache/src/cache.cpp:184:21) to (LRUCache/src/cache.cpp:211:6) in function 'ReadHit'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (LRUCache/src/cache.cpp:255:6) in function 'PLRUCache'... converting 9 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:43 . Memory (MB): peak = 146.852 ; gain = 88.957
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:44 . Memory (MB): peak = 179.098 ; gain = 121.203
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'PLRUCache' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ReadHit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 45.858 seconds; current allocated memory: 135.132 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.092 seconds; current allocated memory: 135.356 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'WriteHit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.376 seconds; current allocated memory: 135.583 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 135.817 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ReadMiss' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.323 seconds; current allocated memory: 136.203 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.569 seconds; current allocated memory: 136.615 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'WriteMiss' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.692 seconds; current allocated memory: 136.998 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.895 seconds; current allocated memory: 137.427 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PLRUCache' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.875 seconds; current allocated memory: 137.748 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.675 seconds; current allocated memory: 138.237 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ReadHit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'PLRUCache_mux_42_512_1_1' to 'PLRUCache_mux_42_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'PLRUCache_mux_42_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ReadHit'.
INFO: [HLS 200-111]  Elapsed time: 1.854 seconds; current allocated memory: 138.739 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'WriteHit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'WriteHit'.
INFO: [HLS 200-111]  Elapsed time: 1.761 seconds; current allocated memory: 139.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ReadMiss' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'PLRUCache_mux_42_28_1_1' to 'PLRUCache_mux_42_cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'PLRUCache_mux_42_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'PLRUCache_mux_42_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ReadMiss'.
INFO: [HLS 200-111]  Elapsed time: 1.511 seconds; current allocated memory: 140.444 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'WriteMiss' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'PLRUCache_mux_42_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'PLRUCache_mux_42_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'WriteMiss'.
INFO: [HLS 200-111]  Elapsed time: 1.158 seconds; current allocated memory: 141.563 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PLRUCache' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'PLRUCache/dram' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'PLRUCache/i_host_req_strm_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'PLRUCache/o_host_resp_strm_V_o_hostBlockR_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'PLRUCache/dram_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'PLRUCache' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'PLRUCache_validArray_V' to 'PLRUCache_validArdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PLRUCache_tagArray_V_0' to 'PLRUCache_tagArraeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PLRUCache_tagArray_V_1' to 'PLRUCache_tagArrafYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PLRUCache_tagArray_V_2' to 'PLRUCache_tagArrag8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PLRUCache_tagArray_V_3' to 'PLRUCache_tagArrahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PLRUCache_dataArray_V_0' to 'PLRUCache_dataArribs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PLRUCache_dataArray_V_1' to 'PLRUCache_dataArrjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PLRUCache_dataArray_V_2' to 'PLRUCache_dataArrkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PLRUCache_dataArray_V_3' to 'PLRUCache_dataArrlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PLRUCache_mruArray_V' to 'PLRUCache_mruArramb6' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'PLRUCache'.
INFO: [HLS 200-111]  Elapsed time: 1.789 seconds; current allocated memory: 143.601 MB.
INFO: [RTMG 210-278] Implementing memory 'PLRUCache_validArdEe_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'PLRUCache_tagArraeOg_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'PLRUCache_dataArribs_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:01:12 . Memory (MB): peak = 203.992 ; gain = 146.098
INFO: [SYSC 207-301] Generating SystemC RTL for PLRUCache.
INFO: [VHDL 208-304] Generating VHDL RTL for PLRUCache.
INFO: [VLOG 209-307] Generating Verilog RTL for PLRUCache.
INFO: [HLS 200-112] Total elapsed time: 72.933 seconds; peak allocated memory: 143.601 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xc7k325tffg900-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xc7k325tffg900-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xc7k325tffg900-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xc7k325tffg900-2'
INFO: [HLS 200-10] Analyzing design file 'LRUCache/src/cache.cpp' ... 
WARNING: [HLS 200-40] In file included from LRUCache/src/cache.cpp:1:
LRUCache/src/cache.cpp:273:1: warning: control may reach end of non-void function [-Wreturn-type]
}
^
1 warning generated.\n
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 103.773 ; gain = 46.809
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 103.773 ; gain = 46.809
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 114.258 ; gain = 57.293
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] LRUCache/src/cache.cpp:99: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 118.441 ; gain = 61.477
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (LRUCache/src/cache.cpp:248) in function 'PLRUCache' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (LRUCache/src/cache.cpp:255) in function 'PLRUCache' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (LRUCache/src/cache.cpp:97) in function 'WriteMiss' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (LRUCache/src/cache.cpp:106) in function 'WriteMiss' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (LRUCache/src/cache.cpp:129) in function 'WriteMiss' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (LRUCache/src/cache.cpp:28) in function 'ReadMiss' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (LRUCache/src/cache.cpp:37) in function 'ReadMiss' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (LRUCache/src/cache.cpp:63) in function 'ReadMiss' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (LRUCache/src/cache.cpp:160) in function 'WriteHit' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (LRUCache/src/cache.cpp:176) in function 'WriteHit' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (LRUCache/src/cache.cpp:207) in function 'ReadHit' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (LRUCache/src/cache.cpp:220) in function 'ReadHit' completely.
INFO: [XFORM 203-101] Partitioning array 'tagArray.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'dataArray.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'tag.V' (LRUCache/src/cache.cpp:245) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (LRUCache/src/cache.cpp:117:2) in function 'WriteMiss'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (LRUCache/src/cache.cpp:145:21) to (LRUCache/src/cache.cpp:169:11) in function 'WriteHit'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (LRUCache/src/cache.cpp:51:2) in function 'ReadMiss'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (LRUCache/src/cache.cpp:192:21) to (LRUCache/src/cache.cpp:219:6) in function 'ReadHit'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (LRUCache/src/cache.cpp:260:6) in function 'PLRUCache'... converting 9 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:26 . Memory (MB): peak = 146.160 ; gain = 89.195
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:27 . Memory (MB): peak = 178.102 ; gain = 121.137
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'PLRUCache' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ReadHit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 26.894 seconds; current allocated memory: 134.371 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.243 seconds; current allocated memory: 134.595 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'WriteHit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.236 seconds; current allocated memory: 134.837 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.218 seconds; current allocated memory: 135.071 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ReadMiss' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.285 seconds; current allocated memory: 135.457 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.564 seconds; current allocated memory: 135.869 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'WriteMiss' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.347 seconds; current allocated memory: 136.252 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 136.681 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PLRUCache' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.393 seconds; current allocated memory: 136.854 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.545 seconds; current allocated memory: 137.332 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ReadHit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'PLRUCache_mux_42_512_1_1' to 'PLRUCache_mux_42_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'PLRUCache_mux_42_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ReadHit'.
INFO: [HLS 200-111]  Elapsed time: 0.542 seconds; current allocated memory: 137.848 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'WriteHit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'WriteHit'.
INFO: [HLS 200-111]  Elapsed time: 0.525 seconds; current allocated memory: 138.461 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ReadMiss' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'PLRUCache_mux_42_28_1_1' to 'PLRUCache_mux_42_cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'PLRUCache_mux_42_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'PLRUCache_mux_42_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ReadMiss'.
INFO: [HLS 200-111]  Elapsed time: 0.662 seconds; current allocated memory: 139.574 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'WriteMiss' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'PLRUCache_mux_42_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'PLRUCache_mux_42_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'WriteMiss'.
INFO: [HLS 200-111]  Elapsed time: 1.085 seconds; current allocated memory: 140.692 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PLRUCache' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'PLRUCache/dram' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'PLRUCache/i_addr_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'PLRUCache/i_wdata_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'PLRUCache/i_op' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'PLRUCache/dram_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'PLRUCache' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'PLRUCache_validArray_V' to 'PLRUCache_validArdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PLRUCache_tagArray_V_0' to 'PLRUCache_tagArraeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PLRUCache_tagArray_V_1' to 'PLRUCache_tagArrafYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PLRUCache_tagArray_V_2' to 'PLRUCache_tagArrag8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PLRUCache_tagArray_V_3' to 'PLRUCache_tagArrahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PLRUCache_dataArray_V_0' to 'PLRUCache_dataArribs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PLRUCache_dataArray_V_1' to 'PLRUCache_dataArrjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PLRUCache_dataArray_V_2' to 'PLRUCache_dataArrkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PLRUCache_dataArray_V_3' to 'PLRUCache_dataArrlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PLRUCache_mruArray_V' to 'PLRUCache_mruArramb6' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'PLRUCache'.
INFO: [HLS 200-111]  Elapsed time: 1.636 seconds; current allocated memory: 142.705 MB.
INFO: [RTMG 210-278] Implementing memory 'PLRUCache_validArdEe_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'PLRUCache_tagArraeOg_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'PLRUCache_dataArribs_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:09 ; elapsed = 00:00:41 . Memory (MB): peak = 202.902 ; gain = 145.938
INFO: [SYSC 207-301] Generating SystemC RTL for PLRUCache.
INFO: [VHDL 208-304] Generating VHDL RTL for PLRUCache.
INFO: [VLOG 209-307] Generating Verilog RTL for PLRUCache.
INFO: [HLS 200-112] Total elapsed time: 40.759 seconds; peak allocated memory: 142.705 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xc7k325tffg900-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xc7k325tffg900-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xc7k325tffg900-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xc7k325tffg900-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xc7k325tffg900-2'
INFO: [HLS 200-10] Analyzing design file 'LRUCache/src/cache.cpp' ... 
WARNING: [HLS 200-40] In file included from LRUCache/src/cache.cpp:1:
LRUCache/src/cache.cpp:230:8: error: functions that differ only in their return type cannot be overloaded
data_t PLRUCache(
       ^
LRUCache/src/cache.h:16:6: note: previous declaration is here
void PLRUCache(
     ^
1 error generated.\n
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from LRUCache/src/cache.cpp:1:
LRUCache/src/cache.cpp:230:8: error: functions that differ only in their return type cannot be overloaded
data_t PLRUCache(
       ^
LRUCache/src/cache.h:16:6: note: previous declaration is here
void PLRUCache(
     ^
1 error generated.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xc7k325tffg900-2'
INFO: [HLS 200-10] Analyzing design file 'LRUCache/src/cache.cpp' ... 
WARNING: [HLS 200-40] In file included from LRUCache/src/cache.cpp:1:
LRUCache/src/cache.cpp:277:1: warning: control may reach end of non-void function [-Wreturn-type]
}
^
1 warning generated.\n
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 103.645 ; gain = 46.066
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 103.645 ; gain = 46.066
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 114.461 ; gain = 56.883
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] LRUCache/src/cache.cpp:99: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 118.719 ; gain = 61.141
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (LRUCache/src/cache.cpp:248) in function 'PLRUCache' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (LRUCache/src/cache.cpp:255) in function 'PLRUCache' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (LRUCache/src/cache.cpp:97) in function 'WriteMiss' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (LRUCache/src/cache.cpp:106) in function 'WriteMiss' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (LRUCache/src/cache.cpp:129) in function 'WriteMiss' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (LRUCache/src/cache.cpp:28) in function 'ReadMiss' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (LRUCache/src/cache.cpp:37) in function 'ReadMiss' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (LRUCache/src/cache.cpp:63) in function 'ReadMiss' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (LRUCache/src/cache.cpp:160) in function 'WriteHit' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (LRUCache/src/cache.cpp:176) in function 'WriteHit' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (LRUCache/src/cache.cpp:207) in function 'ReadHit' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (LRUCache/src/cache.cpp:220) in function 'ReadHit' completely.
INFO: [XFORM 203-101] Partitioning array 'tagArray.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'dataArray.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'tag.V' (LRUCache/src/cache.cpp:245) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (LRUCache/src/cache.cpp:117:2) in function 'WriteMiss'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (LRUCache/src/cache.cpp:145:21) to (LRUCache/src/cache.cpp:169:11) in function 'WriteHit'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (LRUCache/src/cache.cpp:51:2) in function 'ReadMiss'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (LRUCache/src/cache.cpp:192:21) to (LRUCache/src/cache.cpp:219:6) in function 'ReadHit'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (LRUCache/src/cache.cpp:260:6) in function 'PLRUCache'... converting 9 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:22 . Memory (MB): peak = 145.922 ; gain = 88.344
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:23 . Memory (MB): peak = 178.191 ; gain = 120.613
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'PLRUCache' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ReadHit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 22.661 seconds; current allocated memory: 134.394 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.175 seconds; current allocated memory: 134.618 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'WriteHit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.324 seconds; current allocated memory: 134.859 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.182 seconds; current allocated memory: 135.094 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ReadMiss' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.426 seconds; current allocated memory: 135.480 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.486 seconds; current allocated memory: 135.892 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'WriteMiss' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.395 seconds; current allocated memory: 136.275 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.274 seconds; current allocated memory: 136.704 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PLRUCache' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.359 seconds; current allocated memory: 136.872 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.554 seconds; current allocated memory: 137.351 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ReadHit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'PLRUCache_mux_42_512_1_1' to 'PLRUCache_mux_42_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'PLRUCache_mux_42_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ReadHit'.
INFO: [HLS 200-111]  Elapsed time: 0.739 seconds; current allocated memory: 137.867 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'WriteHit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'WriteHit'.
INFO: [HLS 200-111]  Elapsed time: 0.616 seconds; current allocated memory: 138.479 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ReadMiss' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'PLRUCache_mux_42_28_1_1' to 'PLRUCache_mux_42_cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'PLRUCache_mux_42_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'PLRUCache_mux_42_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ReadMiss'.
INFO: [HLS 200-111]  Elapsed time: 0.916 seconds; current allocated memory: 139.593 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'WriteMiss' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'PLRUCache_mux_42_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'PLRUCache_mux_42_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'WriteMiss'.
INFO: [HLS 200-111]  Elapsed time: 0.88 seconds; current allocated memory: 140.711 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PLRUCache' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'PLRUCache/dram' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'PLRUCache/i_addr_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'PLRUCache/i_wdata_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'PLRUCache/i_op' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'PLRUCache/dram_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'PLRUCache' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'PLRUCache_validArray_V' to 'PLRUCache_validArdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PLRUCache_tagArray_V_0' to 'PLRUCache_tagArraeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PLRUCache_tagArray_V_1' to 'PLRUCache_tagArrafYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PLRUCache_tagArray_V_2' to 'PLRUCache_tagArrag8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PLRUCache_tagArray_V_3' to 'PLRUCache_tagArrahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PLRUCache_dataArray_V_0' to 'PLRUCache_dataArribs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PLRUCache_dataArray_V_1' to 'PLRUCache_dataArrjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PLRUCache_dataArray_V_2' to 'PLRUCache_dataArrkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PLRUCache_dataArray_V_3' to 'PLRUCache_dataArrlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PLRUCache_mruArray_V' to 'PLRUCache_mruArramb6' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'PLRUCache'.
INFO: [HLS 200-111]  Elapsed time: 1.283 seconds; current allocated memory: 142.730 MB.
INFO: [RTMG 210-278] Implementing memory 'PLRUCache_validArdEe_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing m==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xc7k325tffg900-2'
INFO: [HLS 200-10] Analyzing design file 'LRUCache/src/cache.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 103.621 ; gain = 45.695
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 103.621 ; gain = 45.695
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 114.520 ; gain = 56.594
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] LRUCache/src/cache.cpp:99: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 118.551 ; gain = 60.625
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (LRUCache/src/cache.cpp:248) in function 'PLRUCache' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (LRUCache/src/cache.cpp:255) in function 'PLRUCache' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (LRUCache/src/cache.cpp:97) in function 'WriteMiss' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (LRUCache/src/cache.cpp:106) in function 'WriteMiss' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (LRUCache/src/cache.cpp:129) in function 'WriteMiss' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (LRUCache/src/cache.cpp:28) in function 'ReadMiss' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (LRUCache/src/cache.cpp:37) in function 'ReadMiss' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (LRUCache/src/cache.cpp:63) in function 'ReadMiss' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (LRUCache/src/cache.cpp:160) in function 'WriteHit' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (LRUCache/src/cache.cpp:176) in function 'WriteHit' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (LRUCache/src/cache.cpp:207) in function 'ReadHit' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (LRUCache/src/cache.cpp:220) in function 'ReadHit' completely.
INFO: [XFORM 203-101] Partitioning array 'tagArray.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'dataArray.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'tag.V' (LRUCache/src/cache.cpp:245) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (LRUCache/src/cache.cpp:117:2) in function 'WriteMiss'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (LRUCache/src/cache.cpp:145:21) to (LRUCache/src/cache.cpp:169:11) in function 'WriteHit'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (LRUCache/src/cache.cpp:51:2) in function 'ReadMiss'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (LRUCache/src/cache.cpp:192:21) to (LRUCache/src/cache.cpp:219:6) in function 'ReadHit'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (LRUCache/src/cache.cpp:262:6) in function 'PLRUCache'... converting 9 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:24 . Memory (MB): peak = 145.691 ; gain = 87.766
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:25 . Memory (MB): peak = 178.180 ; gain = 120.254
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'PLRUCache' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ReadHit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 24.997 seconds; current allocated memory: 134.387 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.324 seconds; current allocated memory: 134.611 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'WriteHit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.234 seconds; current allocated memory: 134.837 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.283 seconds; current allocated memory: 135.072 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ReadMiss' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 135.457 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.251 seconds; current allocated memory: 135.870 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'WriteMiss' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.344 seconds; current allocated memory: 136.253 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.248 seconds; current allocated memory: 136.681 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PLRUCache' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.296 seconds; current allocated memory: 136.865 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.494 seconds; current allocated memory: 137.344 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ReadHit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'PLRUCache_mux_42_512_1_1' to 'PLRUCache_mux_42_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'PLRUCache_mux_42_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ReadHit'.
INFO: [HLS 200-111]  Elapsed time: 0.449 seconds; current allocated memory: 137.861 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'WriteHit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'WriteHit'.
INFO: [HLS 200-111]  Elapsed time: 0.537 seconds; current allocated memory: 138.473 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ReadMiss' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'PLRUCache_mux_42_28_1_1' to 'PLRUCache_mux_42_cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'PLRUCache_mux_42_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'PLRUCache_mux_42_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ReadMiss'.
INFO: [HLS 200-111]  Elapsed time: 0.545 seconds; current allocated memory: 139.587 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'WriteMiss' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'PLRUCache_mux_42_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'PLRUCache_mux_42_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'WriteMiss'.
INFO: [HLS 200-111]  Elapsed time: 0.999 seconds; current allocated memory: 140.705 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PLRUCache' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'PLRUCache/dram' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'PLRUCache/i_addr_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'PLRUCache/i_wdata_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'PLRUCache/i_op' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'PLRUCache/dram_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'PLRUCache' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'PLRUCache_validArray_V' to 'PLRUCache_validArdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PLRUCache_tagArray_V_0' to 'PLRUCache_tagArraeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PLRUCache_tagArray_V_1' to 'PLRUCache_tagArrafYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PLRUCache_tagArray_V_2' to 'PLRUCache_tagArrag8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PLRUCache_tagArray_V_3' to 'PLRUCache_tagArrahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PLRUCache_dataArray_V_0' to 'PLRUCache_dataArribs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PLRUCache_dataArray_V_1' to 'PLRUCache_dataArrjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PLRUCache_dataArray_V_2' to 'PLRUCache_dataArrkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PLRUCache_dataArray_V_3' to 'PLRUCache_dataArrlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PLRUCache_mruArray_V' to 'PLRUCache_mruArramb6' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'PLRUCache'.
INFO: [HLS 200-111]  Elapsed time: 1.476 seconds; current allocated memory: 142.717 MB.
INFO: [RTMG 210-278] Implementing memory 'PLRUCache_validArdEe_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'PLRUCache_tagArraeOg_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'PLRUCache_dataArribs_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:09 ; elapsed = 00:00:37 . Memory (MB): peak = 203.578 ; gain = 145.652
INFO: [SYSC 207-301] Generating SystemC RTL for PLRUCache.
INFO: [VHDL 208-304] Generating VHDL RTL for PLRUCache.
INFO: [VLOG 209-307] Generating Verilog RTL for PLRUCache.
INFO: [HLS 200-112] Total elapsed time: 37.625 seconds; peak allocated memory: 142.717 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xc7k325tffg900-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xc7k325tffg900-2'
INFO: [HLS 200-10] Analyzing design file 'LRUCache/src/cache.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 103.754 ; gain = 46.578
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 103.754 ; gain = 46.578
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 114.461 ; gain = 57.285
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] LRUCache/src/cache.cpp:99: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 118.590 ; gain = 61.414
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (LRUCache/src/cache.cpp:248) in function 'PLRUCache' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (LRUCache/src/cache.cpp:255) in function 'PLRUCache' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (LRUCache/src/cache.cpp:97) in function 'WriteMiss' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (LRUCache/src/cache.cpp:106) in function 'WriteMiss' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (LRUCache/src/cache.cpp:129) in function 'WriteMiss' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (LRUCache/src/cache.cpp:28) in function 'ReadMiss' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (LRUCache/src/cache.cpp:37) in function 'ReadMiss' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (LRUCache/src/cache.cpp:63) in function 'ReadMiss' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (LRUCache/src/cache.cpp:160) in function 'WriteHit' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (LRUCache/src/cache.cpp:176) in function 'WriteHit' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (LRUCache/src/cache.cpp:207) in function 'ReadHit' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (LRUCache/src/cache.cpp:220) in function 'ReadHit' completely.
INFO: [XFORM 203-101] Partitioning array 'tagArray.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'dataArray.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'tag.V' (LRUCache/src/cache.cpp:245) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (LRUCache/src/cache.cpp:117:2) in function 'WriteMiss'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (LRUCache/src/cache.cpp:145:21) to (LRUCache/src/cache.cpp:169:11) in function 'WriteHit'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (LRUCache/src/cache.cpp:51:2) in function 'ReadMiss'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (LRUCache/src/cache.cpp:192:21) to (LRUCache/src/cache.cpp:219:6) in function 'ReadHit'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (LRUCache/src/cache.cpp:262:6) in function 'PLRUCache'... converting 9 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:23 . Memory (MB): peak = 145.848 ; gain = 88.672
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:24 . Memory (MB): peak = 178.254 ; gain = 121.078
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'PLRUCache' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ReadHit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 23.818 seconds; current allocated memory: 134.389 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.278 seconds; current allocated memory: 134.613 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'WriteHit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.269 seconds; current allocated memory: 134.839 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.273 seconds; current allocated memory: 135.073 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ReadMiss' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.312 seconds; current allocated memory: 135.459 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 135.871 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'WriteMiss' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.672 seconds; current allocated memory: 136.254 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.311 seconds; current allocated memory: 136.683 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PLRUCache' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.447 seconds; current allocated memory: 136.867 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 137.345 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ReadHit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'PLRUCache_mux_42_512_1_1' to 'PLRUCache_mux_42_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'PLRUCache_mux_42_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ReadHit'.
INFO: [HLS 200-111]  Elapsed time: 0.437 seconds; current allocated memory: 137.862 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'WriteHit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'WriteHit'.
INFO: [HLS 200-111]  Elapsed time: 0.836 seconds; current allocated memory: 138.474 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ReadMiss' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'PLRUCache_mux_42_28_1_1' to 'PLRUCache_mux_42_cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'PLRUCache_mux_42_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'PLRUCache_mux_42_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ReadMiss'.
INFO: [HLS 200-111]  Elapsed time: 1.042 seconds; current allocated memory: 139.588 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'WriteMiss' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'PLRUCache_mux_42_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'PLRUCache_mux_42_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'WriteMiss'.
INFO: [HLS 200-111]  Elapsed time: 1.107 seconds; current allocated memory: 140.706 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PLRUCache' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'PLRUCache/dram' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'PLRUCache/i_addr_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'PLRUCache/i_wdata_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'PLRUCache/i_op' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'PLRUCache/dram_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'PLRUCache' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'PLRUCache_validArray_V' to 'PLRUCache_validArdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PLRUCache_tagArray_V_0' to 'PLRUCache_tagArraeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PLRUCache_tagArray_V_1' to 'PLRUCache_tagArrafYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PLRUCache_tagArray_V_2' to 'PLRUCache_tagArrag8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PLRUCache_tagArray_V_3' to 'PLRUCache_tagArrahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PLRUCache_dataArray_V_0' to 'PLRUCache_dataArribs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PLRUCache_dataArray_V_1' to 'PLRUCache_dataArrjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PLRUCache_dataArray_V_2' to 'PLRUCache_dataArrkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PLRUCache_dataArray_V_3' to 'PLRUCache_dataArrlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PLRUCache_mruArray_V' to 'PLRUCache_mruArramb6' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'PLRUCache'.
INFO: [HLS 200-111]  Elapsed time: 1.38 seconds; current allocated memory: 142.725 MB.
INFO: [RTMG 210-278] Implementing memory 'PLRUCache_validArdEe_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'PLRUCache_tagArraeOg_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'PLRUCache_dataArribs_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:09 ; elapsed = 00:00:38 . Memory (MB): peak = 203.789 ; gain = 146.613
INFO: [SYSC 207-301] Generating SystemC RTL for PLRUCache.
INFO: [VHDL 208-304] Generating VHDL RTL for PLRUCache.
INFO: [VLOG 209-307] Generating Verilog RTL for PLRUCache.
INFO: [HLS 200-112] Total elapsed time: 38.527 seconds; peak allocated memory: 142.725 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xc7k325tffg900-2'
INFO: [HLS 200-10] Analyzing design file 'LRUCache/src/cache.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 103.703 ; gain = 45.973
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 103.703 ; gain = 45.973
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 114.293 ; gain = 56.563
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] LRUCache/src/cache.cpp:99: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 118.406 ; gain = 60.676
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (LRUCache/src/cache.cpp:252) in function 'PLRUCache' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (LRUCache/src/cache.cpp:259) in function 'PLRUCache' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (LRUCache/src/cache.cpp:97) in function 'WriteMiss' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (LRUCache/src/cache.cpp:106) in function 'WriteMiss' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (LRUCache/src/cache.cpp:131) in function 'WriteMiss' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (LRUCache/src/cache.cpp:28) in function 'ReadMiss' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (LRUCache/src/cache.cpp:37) in function 'ReadMiss' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (LRUCache/src/cache.cpp:63) in function 'ReadMiss' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (LRUCache/src/cache.cpp:162) in function 'WriteHit' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (LRUCache/src/cache.cpp:180) in function 'WriteHit' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (LRUCache/src/cache.cpp:211) in function 'ReadHit' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (LRUCache/src/cache.cpp:224) in function 'ReadHit' completely.
INFO: [XFORM 203-101] Partitioning array 'tagArray.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'dataArray.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'tag.V' (LRUCache/src/cache.cpp:249) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (LRUCache/src/cache.cpp:117:2) in function 'WriteMiss'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (LRUCache/src/cache.cpp:147:21) to (LRUCache/src/cache.cpp:173:12) in function 'WriteHit'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (LRUCache/src/cache.cpp:51:2) in function 'ReadMiss'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (LRUCache/src/cache.cpp:196:21) to (LRUCache/src/cache.cpp:223:6) in function 'ReadHit'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (LRUCache/src/cache.cpp:266:6) in function 'PLRUCache'... converting 9 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:23 . Memory (MB): peak = 145.953 ; gain = 88.223
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:24 . Memory (MB): peak = 178.043 ; gain = 120.313
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'PLRUCache' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ReadHit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 23.803 seconds; current allocated memory: 134.345 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.229 seconds; current allocated memory: 134.569 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'WriteHit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 134.764 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.349 seconds; current allocated memory: 134.961 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ReadMiss' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.371 seconds; current allocated memory: 135.346 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.413 seconds; current allocated memory: 135.759 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'WriteMiss' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.408 seconds; current allocated memory: 136.147 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.314 seconds; current allocated memory: 136.586 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PLRUCache' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.465 seconds; current allocated memory: 136.807 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.579 seconds; current allocated memory: 137.260 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ReadHit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'PLRUCache_mux_42_512_1_1' to 'PLRUCache_mux_42_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'PLRUCache_mux_42_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ReadHit'.
INFO: [HLS 200-111]  Elapsed time: 0.439 seconds; current allocated memory: 137.813 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'WriteHit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'WriteHit'.
INFO: [HLS 200-111]  Elapsed time: 0.581 seconds; current allocated memory: 138.361 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ReadMiss' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'PLRUCache_mux_42_28_1_1' to 'PLRUCache_mux_42_cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'PLRUCache_mux_42_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'PLRUCache_mux_42_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ReadMiss'.
INFO: [HLS 200-111]  Elapsed time: 0.754 seconds; current allocated memory: 139.424 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'WriteMiss' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'PLRUCache_mux_42_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'PLRUCache_mux_42_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'WriteMiss'.
INFO: [HLS 200-111]  Elapsed time: 1.177 seconds; current allocated memory: 140.573 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PLRUCache' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'PLRUCache/dram' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'PLRUCache/i_addr_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'PLRUCache/i_wdata_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'PLRUCache/i_op' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'PLRUCache/dram_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'PLRUCache' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'PLRUCache_validArray_V' to 'PLRUCache_validArdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PLRUCache_tagArray_V_0' to 'PLRUCache_tagArraeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PLRUCache_tagArray_V_1' to 'PLRUCache_tagArrafYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PLRUCache_tagArray_V_2' to 'PLRUCache_tagArrag8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PLRUCache_tagArray_V_3' to 'PLRUCache_tagArrahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PLRUCache_dataArray_V_0' to 'PLRUCache_dataArribs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PLRUCache_dataArray_V_1' to 'PLRUCache_dataArrjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PLRUCache_dataArray_V_2' to 'PLRUCache_dataArrkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PLRUCache_dataArray_V_3' to 'PLRUCache_dataArrlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PLRUCache_mruArray_V' to 'PLRUCache_mruArramb6' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'PLRUCache'.
INFO: [HLS 200-111]  Elapsed time: 1.73 seconds; current allocated memory: 142.567 MB.
INFO: [RTMG 210-278] Implementing memory 'PLRUCache_validArdEe_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'PLRUCache_tagArraeOg_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'PLRUCache_dataArribs_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:09 ; elapsed = 00:00:37 . Memory (MB): peak = 203.168 ; gain = 145.438
INFO: [SYSC 207-301] Generating SystemC RTL for PLRUCache.
INFO: [VHDL 208-304] Generating VHDL RTL for PLRUCache.
INFO: [VLOG 209-307] Generating Verilog RTL for PLRUCache.
INFO: [HLS 200-112] Total elapsed time: 37.207 seconds; peak allocated memory: 142.567 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xc7k325tffg900-2'
INFO: [HLS 200-10] Analyzing design file 'LRUCache/src/cache.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 103.520 ; gain = 45.625
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 103.520 ; gain = 45.625
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 114.344 ; gain = 56.449
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] LRUCache/src/cache.cpp:101: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 118.457 ; gain = 60.563
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (LRUCache/src/cache.cpp:254) in function 'PLRUCache' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (LRUCache/src/cache.cpp:261) in function 'PLRUCache' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (LRUCache/src/cache.cpp:99) in function 'WriteMiss' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (LRUCache/src/cache.cpp:108) in function 'WriteMiss' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (LRUCache/src/cache.cpp:133) in function 'WriteMiss' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (LRUCache/src/cache.cpp:28) in function 'ReadMiss' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (LRUCache/src/cache.cpp:37) in function 'ReadMiss' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (LRUCache/src/cache.cpp:65) in function 'ReadMiss' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (LRUCache/src/cache.cpp:164) in function 'WriteHit' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (LRUCache/src/cache.cpp:182) in function 'WriteHit' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (LRUCache/src/cache.cpp:213) in function 'ReadHit' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (LRUCache/src/cache.cpp:226) in function 'ReadHit' completely.
INFO: [XFORM 203-101] Partitioning array 'tagArray.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'dataArray.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'tag.V' (LRUCache/src/cache.cpp:251) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (LRUCache/src/cache.cpp:119:2) in function 'WriteMiss'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (LRUCache/src/cache.cpp:149:21) to (LRUCache/src/cache.cpp:175:12) in function 'WriteHit'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (LRUCache/src/cache.cpp:51:2) in function 'ReadMiss'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (LRUCache/src/cache.cpp:198:21) to (LRUCache/src/cache.cpp:225:6) in function 'ReadHit'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (LRUCache/src/cache.cpp:268:6) in function 'PLRUCache'... converting 9 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:21 . Memory (MB): peak = 145.832 ; gain = 87.938
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:22 . Memory (MB): peak = 177.949 ; gain = 120.055
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'PLRUCache' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ReadHit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 22.158 seconds; current allocated memory: 134.319 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.313 seconds; current allocated memory: 134.543 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'WriteHit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 134.738 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.373 seconds; current allocated memory: 134.934 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ReadMiss' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.623 seconds; current allocated memory: 135.324 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.411 seconds; current allocated memory: 135.750 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'WriteMiss' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.411 seconds; current allocated memory: 136.191 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.326 seconds; current allocated memory: 136.593 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PLRUCache' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.419 seconds; current allocated memory: 136.798 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.632 seconds; current allocated memory: 137.303 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ReadHit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'PLRUCache_mux_42_512_1_1' to 'PLRUCache_mux_42_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'PLRUCache_mux_42_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ReadHit'.
INFO: [HLS 200-111]  Elapsed time: 0.554 seconds; current allocated memory: 137.804 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'WriteHit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'WriteHit'.
INFO: [HLS 200-111]  Elapsed time: 0.605 seconds; current allocated memory: 138.404 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ReadMiss' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'PLRUCache_mux_42_28_1_1' to 'PLRUCache_mux_42_cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'PLRUCache_mux_42_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'PLRUCache_mux_42_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ReadMiss'.
INFO: [HLS 200-111]  Elapsed time: 0.919 seconds; current allocated memory: 139.501 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'WriteMiss' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'PLRUCache_mux_42_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'PLRUCache_mux_42_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'WriteMiss'.
INFO: [HLS 200-111]  Elapsed time: 1.674 seconds; current allocated memory: 140.654 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PLRUCache' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'PLRUCache/dram' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'PLRUCache/i_addr_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'PLRUCache/i_wdata_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'PLRUCache/i_op' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'PLRUCache/dram_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'PLRUCache' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'PLRUCache_validArray_V' to 'PLRUCache_validArdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PLRUCache_tagArray_V_0' to 'PLRUCache_tagArraeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PLRUCache_tagArray_V_1' to 'PLRUCache_tagArrafYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PLRUCache_tagArray_V_2' to 'PLRUCache_tagArrag8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PLRUCache_tagArray_V_3' to 'PLRUCache_tagArrahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PLRUCache_dataArray_V_0' to 'PLRUCache_dataArribs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PLRUCache_dataArray_V_1' to 'PLRUCache_dataArrjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PLRUCache_dataArray_V_2' to 'PLRUCache_dataArrkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PLRUCache_dataArray_V_3' to 'PLRUCache_dataArrlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PLRUCache_mruArray_V' to 'PLRUCache_mruArramb6' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'PLRUCache'.
INFO: [HLS 200-111]  Elapsed time: 1.462 seconds; current allocated memory: 142.608 MB.
INFO: [RTMG 210-278] Implementing memory 'PLRUCache_validArdEe_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'PLRUCache_tagArraeOg_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'PLRUCache_dataArribs_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:36 . Memory (MB): peak = 203.223 ; gain = 145.328
INFO: [SYSC 207-301] Generating SystemC RTL for PLRUCache.
INFO: [VHDL 208-304] Generating VHDL RTL for PLRUCache.
INFO: [VLOG 209-307] Generating Verilog RTL for PLRUCache.
INFO: [HLS 200-112] Total elapsed time: 36.226 seconds; peak allocated memory: 142.608 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xc7k325tffg900-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xc7k325tffg900-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xc7k325tffg900-2'
INFO: [HLS 200-10] Analyzing design file 'LRUCache/src/cache.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 103.559 ; gain = 45.727
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 103.559 ; gain = 45.727
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 114.398 ; gain = 56.566
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] LRUCache/src/cache.cpp:101: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 118.512 ; gain = 60.680
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (LRUCache/src/cache.cpp:254) in function 'PLRUCache' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (LRUCache/src/cache.cpp:261) in function 'PLRUCache' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (LRUCache/src/cache.cpp:99) in function 'WriteMiss' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (LRUCache/src/cache.cpp:108) in function 'WriteMiss' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (LRUCache/src/cache.cpp:133) in function 'WriteMiss' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (LRUCache/src/cache.cpp:28) in function 'ReadMiss' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (LRUCache/src/cache.cpp:37) in function 'ReadMiss' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (LRUCache/src/cache.cpp:65) in function 'ReadMiss' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (LRUCache/src/cache.cpp:164) in function 'WriteHit' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (LRUCache/src/cache.cpp:182) in function 'WriteHit' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (LRUCache/src/cache.cpp:213) in function 'ReadHit' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (LRUCache/src/cache.cpp:226) in function 'ReadHit' completely.
INFO: [XFORM 203-101] Partitioning array 'tagArray.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'dataArray.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'tag.V' (LRUCache/src/cache.cpp:251) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (LRUCache/src/cache.cpp:119:2) in function 'WriteMiss'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (LRUCache/src/cache.cpp:149:21) to (LRUCache/src/cache.cpp:175:12) in function 'WriteHit'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (LRUCache/src/cache.cpp:51:2) in function 'ReadMiss'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (LRUCache/src/cache.cpp:198:21) to (LRUCache/src/cache.cpp:225:6) in function 'ReadHit'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (LRUCache/src/cache.cpp:268:6) in function 'PLRUCache'... converting 9 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:21 . Memory (MB): peak = 145.914 ; gain = 88.082
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:22 . Memory (MB): peak = 178.082 ; gain = 120.250
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'PLRUCache' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ReadHit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 22.251 seconds; current allocated memory: 134.320 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.178 seconds; current allocated memory: 134.544 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'WriteHit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.263 seconds; current allocated memory: 134.739 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.321 seconds; current allocated memory: 134.936 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ReadMiss' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.436 seconds; current allocated memory: 135.325 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.329 seconds; current allocated memory: 135.752 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'WriteMiss' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.428 seconds; current allocated memory: 136.192 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.377 seconds; current allocated memory: 136.595 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PLRUCache' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.396 seconds; current allocated memory: 136.800 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.675 seconds; current allocated memory: 137.305 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ReadHit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'PLRUCache_mux_42_512_1_1' to 'PLRUCache_mux_42_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'PLRUCache_mux_42_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ReadHit'.
INFO: [HLS 200-111]  Elapsed time: 0.848 seconds; current allocated memory: 137.806 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'WriteHit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'WriteHit'.
INFO: [HLS 200-111]  Elapsed time: 0.592 seconds; current allocated memory: 138.406 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ReadMiss' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'PLRUCache_mux_42_28_1_1' to 'PLRUCache_mux_42_cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'PLRUCache_mux_42_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'PLRUCache_mux_42_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ReadMiss'.
INFO: [HLS 200-111]  Elapsed time: 0.846 seconds; current allocated memory: 139.503 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'WriteMiss' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'PLRUCache_mux_42_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'PLRUCache_mux_42_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'WriteMiss'.
INFO: [HLS 200-111]  Elapsed time: 1.657 seconds; current allocated memory: 140.655 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PLRUCache' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'PLRUCache/dram' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'PLRUCache/i_addr_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'PLRUCache/i_wdata_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'PLRUCache/i_op' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'PLRUCache/dram_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'PLRUCache' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'PLRUCache_validArray_V' to 'PLRUCache_validArdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PLRUCache_tagArray_V_0' to 'PLRUCache_tagArraeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PLRUCache_tagArray_V_1' to 'PLRUCache_tagArrafYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PLRUCache_tagArray_V_2' to 'PLRUCache_tagArrag8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PLRUCache_tagArray_V_3' to 'PLRUCache_tagArrahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PLRUCache_dataArray_V_0' to 'PLRUCache_dataArribs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PLRUCache_dataArray_V_1' to 'PLRUCache_dataArrjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PLRUCache_dataArray_V_2' to 'PLRUCache_dataArrkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PLRUCache_dataArray_V_3' to 'PLRUCache_dataArrlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PLRUCache_mruArray_V' to 'PLRUCache_mruArramb6' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'PLRUCache'.
INFO: [HLS 200-111]  Elapsed time: 1.389 seconds; current allocated memory: 142.609 MB.
INFO: [RTMG 210-278] Implementing memory 'PLRUCache_validArdEe_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'PLRUCache_tagArraeOg_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'PLRUCache_dataArribs_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:09 ; elapsed = 00:00:36 . Memory (MB): peak = 203.035 ; gain = 145.203
INFO: [SYSC 207-301] Generating SystemC RTL for PLRUCache.
INFO: [VHDL 208-304] Generating VHDL RTL for PLRUCache.
INFO: [VLOG 209-307] Generating Verilog RTL for PLRUCache.
INFO: [HLS 200-112] Total elapsed time: 35.925 seconds; peak allocated memory: 142.609 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xc7k325tffg900-2'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xc7k325tffg900-2'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xc7k325tffg900-2'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated on Tue Apr 16 19:30:04 EDT 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Apr 17 12:02:28 EDT 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xc7k325tffg900-2'
WARNING: [HLS 200-483] The 'config_rtl -vivado_impl_strategy' command is deprecated and will be removed in a future release. Use 'config_export -vivado_impl_strategy' as its replacement.
WARNING: [HLS 200-483] The 'config_rtl -vivado_phys_opt' command is deprecated and will be removed in a future release. Use 'config_export -vivado_phys_opt' as its replacement.
WARNING: [HLS 200-483] The 'config_rtl -vivado_synth_design_args' command is deprecated and will be removed in a future release. Use 'config_export -vivado_synth_design_args' as its replacement.
WARNING: [HLS 200-483] The 'config_rtl -vivado_synth_strategy' command is deprecated and will be removed in a future release. Use 'config_export -vivado_synth_strategy' as its replacement.
WARNING: [HLS 200-483] The 'config_rtl -vivado_impl_strategy' command is deprecated and will be removed in a future release. Use 'config_export -vivado_impl_strategy' as its replacement.
WARNING: [HLS 200-483] The 'config_rtl -vivado_phys_opt' command is deprecated and will be removed in a future release. Use 'config_export -vivado_phys_opt' as its replacement.
WARNING: [HLS 200-483] The 'config_rtl -vivado_synth_design_args' command is deprecated and will be removed in a future release. Use 'config_export -vivado_synth_design_args' as its replacement.
WARNING: [HLS 200-483] The 'config_rtl -vivado_synth_strategy' command is deprecated and will be removed in a future release. Use 'config_export -vivado_synth_strategy' as its replacement.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'LRUCache/src/cache.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 441.945 ; gain = 0.086 ; free physical = 417 ; free virtual = 29060
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 441.945 ; gain = 0.086 ; free physical = 417 ; free virtual = 29060
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 442.047 ; gain = 0.188 ; free physical = 405 ; free virtual = 29054
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] LRUCache/src/cache.cpp:101: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 442.047 ; gain = 0.188 ; free physical = 402 ; free virtual = 29051
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (LRUCache/src/cache.cpp:254) in function 'PLRUCache' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (LRUCache/src/cache.cpp:261) in function 'PLRUCache' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (LRUCache/src/cache.cpp:99) in function 'WriteMiss' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (LRUCache/src/cache.cpp:108) in function 'WriteMiss' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (LRUCache/src/cache.cpp:133) in function 'WriteMiss' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (LRUCache/src/cache.cpp:28) in function 'ReadMiss' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (LRUCache/src/cache.cpp:37) in function 'ReadMiss' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (LRUCache/src/cache.cpp:65) in function 'ReadMiss' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (LRUCache/src/cache.cpp:164) in function 'WriteHit' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (LRUCache/src/cache.cpp:182) in function 'WriteHit' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (LRUCache/src/cache.cpp:213) in function 'ReadHit' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (LRUCache/src/cache.cpp:226) in function 'ReadHit' completely with a factor of 8.
INFO: [XFORM 203-101] Partitioning array 'tagArray.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'dataArray.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'tag.V' (LRUCache/src/cache.cpp:251) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (LRUCache/src/cache.cpp:119:2) in function 'WriteMiss'... converting 18 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (LRUCache/src/cache.cpp:149:21) to (LRUCache/src/cache.cpp:175:12) in function 'WriteHit'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (LRUCache/src/cache.cpp:51:2) in function 'ReadMiss'... converting 18 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (LRUCache/src/cache.cpp:198:21) to (LRUCache/src/cache.cpp:225:6) in function 'ReadHit'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (LRUCache/src/cache.cpp:268:6) in function 'PLRUCache'... converting 17 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 570.004 ; gain = 128.145 ; free physical = 377 ; free virtual = 29028
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 570.004 ; gain = 128.145 ; free physical = 345 ; free virtual = 28996
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'PLRUCache' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ReadHit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.28 seconds; current allocated memory: 117.246 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 117.741 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'WriteHit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 118.128 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 118.580 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ReadMiss' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 119.052 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 119.904 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
