#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x10337ad10 .scope module, "clock_divider_tb" "clock_divider_tb" 2 3;
 .timescale -9 -12;
v0x1033845c0_0 .var "clk", 0 0;
v0x103384660_0 .net "clk_out", 0 0, v0x103384260_0;  1 drivers
v0x103384700_0 .var "rst_n", 0 0;
S_0x10337eb60 .scope module, "dut" "clock_divider" 2 8, 3 1 0, S_0x10337ad10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /OUTPUT 1 "clk_out";
P_0x10337ece0 .param/l "COUNTER_WIDTH" 1 3 8, +C4<00000000000000000000000000000010>;
P_0x10337ed20 .param/l "DIVISOR" 0 3 7, +C4<00000000000000000000000000000100>;
v0x10337edb0_0 .net "clk", 0 0, v0x1033845c0_0;  1 drivers
v0x103384260_0 .var "clk_out", 0 0;
v0x103384300_0 .var "counter", 2 0;
v0x1033843a0_0 .net "rst_n", 0 0, v0x103384700_0;  1 drivers
E_0xb9ac04380/0 .event negedge, v0x1033843a0_0;
E_0xb9ac04380/1 .event posedge, v0x10337edb0_0;
E_0xb9ac04380 .event/or E_0xb9ac04380/0, E_0xb9ac04380/1;
S_0x103384440 .scope task, "reset" "reset" 2 14, 2 14 0, S_0x10337ad10;
 .timescale -9 -12;
TD_clock_divider_tb.reset ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x103384700_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x103384700_0, 0, 1;
    %end;
    .scope S_0x10337eb60;
T_1 ;
    %wait E_0xb9ac04380;
    %load/vec4 v0x1033843a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x103384300_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x103384260_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x103384300_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x103384300_0, 0;
    %load/vec4 v0x103384300_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v0x103384260_0;
    %inv;
    %assign/vec4 v0x103384260_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x103384300_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x10337ad10;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1033845c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x103384700_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x103384700_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x10337ad10;
T_3 ;
    %delay 5000, 0;
    %load/vec4 v0x1033845c0_0;
    %inv;
    %store/vec4 v0x1033845c0_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x10337ad10;
T_4 ;
    %vpi_call 2 30 "$dumpfile", "clock_divider_tb.vcd" {0 0 0};
    %vpi_call 2 31 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x10337ad10 {0 0 0};
    %delay 200000, 0;
    %vpi_call 2 32 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x10337ad10;
T_5 ;
    %delay 100000, 0;
    %fork TD_clock_divider_tb.reset, S_0x103384440;
    %join;
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "clock_divider_tb.v";
    "clock_divider.v";
