{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 25 13:27:53 2020 " "Info: Processing started: Fri Dec 25 13:27:53 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off RAM_2_PORT -c RAM_2_PORT --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off RAM_2_PORT -c RAM_2_PORT --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Clock " "Info: Assuming node \"Clock\" is an undefined clock" {  } { { "RAM_2_PORT.vhd" "" { Text "D:/1-4-3-大五上/電腦輔助VLSI許]計/hw3_new_2/RAM_2_PORT.vhd" 10 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "Clock memory memory altsyncram:altsyncram_component\|altsyncram_hll1:auto_generated\|ram_block1a0~porta_datain_reg0 altsyncram:altsyncram_component\|altsyncram_hll1:auto_generated\|ram_block1a0~porta_memory_reg0 500.0 MHz Internal " "Info: Clock \"Clock\" Internal fmax is restricted to 500.0 MHz between source memory \"altsyncram:altsyncram_component\|altsyncram_hll1:auto_generated\|ram_block1a0~porta_datain_reg0\" and destination memory \"altsyncram:altsyncram_component\|altsyncram_hll1:auto_generated\|ram_block1a0~porta_memory_reg0\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.623 ns + Longest memory memory " "Info: + Longest memory to memory delay is 1.623 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altsyncram:altsyncram_component\|altsyncram_hll1:auto_generated\|ram_block1a0~porta_datain_reg0 1 MEM M4K_X32_Y7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X32_Y7; Fanout = 1; MEM Node = 'altsyncram:altsyncram_component\|altsyncram_hll1:auto_generated\|ram_block1a0~porta_datain_reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_hll1.tdf" "" { Text "D:/1-4-3-大五上/電腦輔助VLSI許]計/hw3_new_2/db/altsyncram_hll1.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.623 ns) 1.623 ns altsyncram:altsyncram_component\|altsyncram_hll1:auto_generated\|ram_block1a0~porta_memory_reg0 2 MEM M4K_X32_Y7 0 " "Info: 2: + IC(0.000 ns) + CELL(1.623 ns) = 1.623 ns; Loc. = M4K_X32_Y7; Fanout = 0; MEM Node = 'altsyncram:altsyncram_component\|altsyncram_hll1:auto_generated\|ram_block1a0~porta_memory_reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.623 ns" { altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~porta_datain_reg0 altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_hll1.tdf" "" { Text "D:/1-4-3-大五上/電腦輔助VLSI許]計/hw3_new_2/db/altsyncram_hll1.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.623 ns ( 100.00 % ) " "Info: Total cell delay = 1.623 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.623 ns" { altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~porta_datain_reg0 altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.623 ns" { altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~porta_datain_reg0 {} altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns } { 0.000ns 1.623ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.009 ns - Smallest " "Info: - Smallest clock skew is -0.009 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 2.329 ns + Shortest memory " "Info: + Shortest clock path from clock \"Clock\" to destination memory is 2.329 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns Clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "RAM_2_PORT.vhd" "" { Text "D:/1-4-3-大五上/電腦輔助VLSI許]計/hw3_new_2/RAM_2_PORT.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns Clock~clkctrl 2 COMB CLKCTRL_G3 70 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 70; COMB Node = 'Clock~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "RAM_2_PORT.vhd" "" { Text "D:/1-4-3-大五上/電腦輔助VLSI許]計/hw3_new_2/RAM_2_PORT.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.660 ns) + CELL(0.472 ns) 2.329 ns altsyncram:altsyncram_component\|altsyncram_hll1:auto_generated\|ram_block1a0~porta_memory_reg0 3 MEM M4K_X32_Y7 0 " "Info: 3: + IC(0.660 ns) + CELL(0.472 ns) = 2.329 ns; Loc. = M4K_X32_Y7; Fanout = 0; MEM Node = 'altsyncram:altsyncram_component\|altsyncram_hll1:auto_generated\|ram_block1a0~porta_memory_reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.132 ns" { Clock~clkctrl altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_hll1.tdf" "" { Text "D:/1-4-3-大五上/電腦輔助VLSI許]計/hw3_new_2/db/altsyncram_hll1.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.326 ns ( 56.93 % ) " "Info: Total cell delay = 1.326 ns ( 56.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.003 ns ( 43.07 % ) " "Info: Total interconnect delay = 1.003 ns ( 43.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.329 ns" { Clock Clock~clkctrl altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.329 ns" { Clock {} Clock~combout {} Clock~clkctrl {} altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.660ns } { 0.000ns 0.854ns 0.000ns 0.472ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock source 2.338 ns - Longest memory " "Info: - Longest clock path from clock \"Clock\" to source memory is 2.338 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns Clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "RAM_2_PORT.vhd" "" { Text "D:/1-4-3-大五上/電腦輔助VLSI許]計/hw3_new_2/RAM_2_PORT.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns Clock~clkctrl 2 COMB CLKCTRL_G3 70 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 70; COMB Node = 'Clock~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "RAM_2_PORT.vhd" "" { Text "D:/1-4-3-大五上/電腦輔助VLSI許]計/hw3_new_2/RAM_2_PORT.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.660 ns) + CELL(0.481 ns) 2.338 ns altsyncram:altsyncram_component\|altsyncram_hll1:auto_generated\|ram_block1a0~porta_datain_reg0 3 MEM M4K_X32_Y7 1 " "Info: 3: + IC(0.660 ns) + CELL(0.481 ns) = 2.338 ns; Loc. = M4K_X32_Y7; Fanout = 1; MEM Node = 'altsyncram:altsyncram_component\|altsyncram_hll1:auto_generated\|ram_block1a0~porta_datain_reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.141 ns" { Clock~clkctrl altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_hll1.tdf" "" { Text "D:/1-4-3-大五上/電腦輔助VLSI許]計/hw3_new_2/db/altsyncram_hll1.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.335 ns ( 57.10 % ) " "Info: Total cell delay = 1.335 ns ( 57.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.003 ns ( 42.90 % ) " "Info: Total interconnect delay = 1.003 ns ( 42.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.338 ns" { Clock Clock~clkctrl altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.338 ns" { Clock {} Clock~combout {} Clock~clkctrl {} altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.660ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.329 ns" { Clock Clock~clkctrl altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.329 ns" { Clock {} Clock~combout {} Clock~clkctrl {} altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.660ns } { 0.000ns 0.854ns 0.000ns 0.472ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.338 ns" { Clock Clock~clkctrl altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.338 ns" { Clock {} Clock~combout {} Clock~clkctrl {} altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.660ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.136 ns + " "Info: + Micro clock to output delay of source is 0.136 ns" {  } { { "db/altsyncram_hll1.tdf" "" { Text "D:/1-4-3-大五上/電腦輔助VLSI許]計/hw3_new_2/db/altsyncram_hll1.tdf" 37 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.022 ns + " "Info: + Micro setup delay of destination is 0.022 ns" {  } { { "db/altsyncram_hll1.tdf" "" { Text "D:/1-4-3-大五上/電腦輔助VLSI許]計/hw3_new_2/db/altsyncram_hll1.tdf" 37 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.623 ns" { altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~porta_datain_reg0 altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.623 ns" { altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~porta_datain_reg0 {} altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns } { 0.000ns 1.623ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.329 ns" { Clock Clock~clkctrl altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.329 ns" { Clock {} Clock~combout {} Clock~clkctrl {} altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.660ns } { 0.000ns 0.854ns 0.000ns 0.472ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.338 ns" { Clock Clock~clkctrl altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.338 ns" { Clock {} Clock~combout {} Clock~clkctrl {} altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.660ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~porta_memory_reg0 {} } {  } {  } "" } } { "db/altsyncram_hll1.tdf" "" { Text "D:/1-4-3-大五上/電腦輔助VLSI許]計/hw3_new_2/db/altsyncram_hll1.tdf" 37 2 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "altsyncram:altsyncram_component\|altsyncram_hll1:auto_generated\|ram_block1a0~porta_address_reg0 Write_Adr\[0\] Clock 4.243 ns memory " "Info: tsu for memory \"altsyncram:altsyncram_component\|altsyncram_hll1:auto_generated\|ram_block1a0~porta_address_reg0\" (data pin = \"Write_Adr\[0\]\", clock pin = \"Clock\") is 4.243 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.559 ns + Longest pin memory " "Info: + Longest pin to memory delay is 6.559 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns Write_Adr\[0\] 1 PIN PIN_D11 2 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_D11; Fanout = 2; PIN Node = 'Write_Adr\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Write_Adr[0] } "NODE_NAME" } } { "RAM_2_PORT.vhd" "" { Text "D:/1-4-3-大五上/電腦輔助VLSI許]計/hw3_new_2/RAM_2_PORT.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.629 ns) + CELL(0.103 ns) 6.559 ns altsyncram:altsyncram_component\|altsyncram_hll1:auto_generated\|ram_block1a0~porta_address_reg0 2 MEM M4K_X32_Y7 0 " "Info: 2: + IC(5.629 ns) + CELL(0.103 ns) = 6.559 ns; Loc. = M4K_X32_Y7; Fanout = 0; MEM Node = 'altsyncram:altsyncram_component\|altsyncram_hll1:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.732 ns" { Write_Adr[0] altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_hll1.tdf" "" { Text "D:/1-4-3-大五上/電腦輔助VLSI許]計/hw3_new_2/db/altsyncram_hll1.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.930 ns ( 14.18 % ) " "Info: Total cell delay = 0.930 ns ( 14.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.629 ns ( 85.82 % ) " "Info: Total interconnect delay = 5.629 ns ( 85.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.559 ns" { Write_Adr[0] altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.559 ns" { Write_Adr[0] {} Write_Adr[0]~combout {} altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 5.629ns } { 0.000ns 0.827ns 0.103ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.022 ns + " "Info: + Micro setup delay of destination is 0.022 ns" {  } { { "db/altsyncram_hll1.tdf" "" { Text "D:/1-4-3-大五上/電腦輔助VLSI許]計/hw3_new_2/db/altsyncram_hll1.tdf" 37 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 2.338 ns - Shortest memory " "Info: - Shortest clock path from clock \"Clock\" to destination memory is 2.338 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns Clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "RAM_2_PORT.vhd" "" { Text "D:/1-4-3-大五上/電腦輔助VLSI許]計/hw3_new_2/RAM_2_PORT.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns Clock~clkctrl 2 COMB CLKCTRL_G3 70 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 70; COMB Node = 'Clock~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "RAM_2_PORT.vhd" "" { Text "D:/1-4-3-大五上/電腦輔助VLSI許]計/hw3_new_2/RAM_2_PORT.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.660 ns) + CELL(0.481 ns) 2.338 ns altsyncram:altsyncram_component\|altsyncram_hll1:auto_generated\|ram_block1a0~porta_address_reg0 3 MEM M4K_X32_Y7 0 " "Info: 3: + IC(0.660 ns) + CELL(0.481 ns) = 2.338 ns; Loc. = M4K_X32_Y7; Fanout = 0; MEM Node = 'altsyncram:altsyncram_component\|altsyncram_hll1:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.141 ns" { Clock~clkctrl altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_hll1.tdf" "" { Text "D:/1-4-3-大五上/電腦輔助VLSI許]計/hw3_new_2/db/altsyncram_hll1.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.335 ns ( 57.10 % ) " "Info: Total cell delay = 1.335 ns ( 57.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.003 ns ( 42.90 % ) " "Info: Total interconnect delay = 1.003 ns ( 42.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.338 ns" { Clock Clock~clkctrl altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.338 ns" { Clock {} Clock~combout {} Clock~clkctrl {} altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.660ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.559 ns" { Write_Adr[0] altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.559 ns" { Write_Adr[0] {} Write_Adr[0]~combout {} altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 5.629ns } { 0.000ns 0.827ns 0.103ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.338 ns" { Clock Clock~clkctrl altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.338 ns" { Clock {} Clock~combout {} Clock~clkctrl {} altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.660ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clock Read_Data\[3\] altsyncram:altsyncram_component\|altsyncram_hll1:auto_generated\|ram_block1a0~portb_address_reg0 8.250 ns memory " "Info: tco from clock \"Clock\" to destination pin \"Read_Data\[3\]\" through memory \"altsyncram:altsyncram_component\|altsyncram_hll1:auto_generated\|ram_block1a0~portb_address_reg0\" is 8.250 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock source 2.324 ns + Longest memory " "Info: + Longest clock path from clock \"Clock\" to source memory is 2.324 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns Clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "RAM_2_PORT.vhd" "" { Text "D:/1-4-3-大五上/電腦輔助VLSI許]計/hw3_new_2/RAM_2_PORT.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns Clock~clkctrl 2 COMB CLKCTRL_G3 70 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 70; COMB Node = 'Clock~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "RAM_2_PORT.vhd" "" { Text "D:/1-4-3-大五上/電腦輔助VLSI許]計/hw3_new_2/RAM_2_PORT.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.660 ns) + CELL(0.467 ns) 2.324 ns altsyncram:altsyncram_component\|altsyncram_hll1:auto_generated\|ram_block1a0~portb_address_reg0 3 MEM M4K_X32_Y7 9 " "Info: 3: + IC(0.660 ns) + CELL(0.467 ns) = 2.324 ns; Loc. = M4K_X32_Y7; Fanout = 9; MEM Node = 'altsyncram:altsyncram_component\|altsyncram_hll1:auto_generated\|ram_block1a0~portb_address_reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.127 ns" { Clock~clkctrl altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_hll1.tdf" "" { Text "D:/1-4-3-大五上/電腦輔助VLSI許]計/hw3_new_2/db/altsyncram_hll1.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.321 ns ( 56.84 % ) " "Info: Total cell delay = 1.321 ns ( 56.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.003 ns ( 43.16 % ) " "Info: Total interconnect delay = 1.003 ns ( 43.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.324 ns" { Clock Clock~clkctrl altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.324 ns" { Clock {} Clock~combout {} Clock~clkctrl {} altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.660ns } { 0.000ns 0.854ns 0.000ns 0.467ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.136 ns + " "Info: + Micro clock to output delay of source is 0.136 ns" {  } { { "db/altsyncram_hll1.tdf" "" { Text "D:/1-4-3-大五上/電腦輔助VLSI許]計/hw3_new_2/db/altsyncram_hll1.tdf" 37 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.790 ns + Longest memory pin " "Info: + Longest memory to pin delay is 5.790 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altsyncram:altsyncram_component\|altsyncram_hll1:auto_generated\|ram_block1a0~portb_address_reg0 1 MEM M4K_X32_Y7 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X32_Y7; Fanout = 9; MEM Node = 'altsyncram:altsyncram_component\|altsyncram_hll1:auto_generated\|ram_block1a0~portb_address_reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_hll1.tdf" "" { Text "D:/1-4-3-大五上/電腦輔助VLSI許]計/hw3_new_2/db/altsyncram_hll1.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.850 ns) 1.850 ns altsyncram:altsyncram_component\|altsyncram_hll1:auto_generated\|q_b\[3\] 2 MEM M4K_X32_Y7 1 " "Info: 2: + IC(0.000 ns) + CELL(1.850 ns) = 1.850 ns; Loc. = M4K_X32_Y7; Fanout = 1; MEM Node = 'altsyncram:altsyncram_component\|altsyncram_hll1:auto_generated\|q_b\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.850 ns" { altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~portb_address_reg0 altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|q_b[3] } "NODE_NAME" } } { "db/altsyncram_hll1.tdf" "" { Text "D:/1-4-3-大五上/電腦輔助VLSI許]計/hw3_new_2/db/altsyncram_hll1.tdf" 33 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.988 ns) + CELL(1.952 ns) 5.790 ns Read_Data\[3\] 3 PIN PIN_E10 0 " "Info: 3: + IC(1.988 ns) + CELL(1.952 ns) = 5.790 ns; Loc. = PIN_E10; Fanout = 0; PIN Node = 'Read_Data\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.940 ns" { altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|q_b[3] Read_Data[3] } "NODE_NAME" } } { "RAM_2_PORT.vhd" "" { Text "D:/1-4-3-大五上/電腦輔助VLSI許]計/hw3_new_2/RAM_2_PORT.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.802 ns ( 65.66 % ) " "Info: Total cell delay = 3.802 ns ( 65.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.988 ns ( 34.34 % ) " "Info: Total interconnect delay = 1.988 ns ( 34.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.790 ns" { altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~portb_address_reg0 altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|q_b[3] Read_Data[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.790 ns" { altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~portb_address_reg0 {} altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|q_b[3] {} Read_Data[3] {} } { 0.000ns 0.000ns 1.988ns } { 0.000ns 1.850ns 1.952ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.324 ns" { Clock Clock~clkctrl altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.324 ns" { Clock {} Clock~combout {} Clock~clkctrl {} altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.660ns } { 0.000ns 0.854ns 0.000ns 0.467ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.790 ns" { altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~portb_address_reg0 altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|q_b[3] Read_Data[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.790 ns" { altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~portb_address_reg0 {} altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|q_b[3] {} Read_Data[3] {} } { 0.000ns 0.000ns 1.988ns } { 0.000ns 1.850ns 1.952ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "altsyncram:altsyncram_component\|altsyncram_hll1:auto_generated\|ram_block1a0~porta_datain_reg2 Write_Data\[2\] Clock -2.220 ns memory " "Info: th for memory \"altsyncram:altsyncram_component\|altsyncram_hll1:auto_generated\|ram_block1a0~porta_datain_reg2\" (data pin = \"Write_Data\[2\]\", clock pin = \"Clock\") is -2.220 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 2.338 ns + Longest memory " "Info: + Longest clock path from clock \"Clock\" to destination memory is 2.338 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns Clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "RAM_2_PORT.vhd" "" { Text "D:/1-4-3-大五上/電腦輔助VLSI許]計/hw3_new_2/RAM_2_PORT.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns Clock~clkctrl 2 COMB CLKCTRL_G3 70 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 70; COMB Node = 'Clock~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "RAM_2_PORT.vhd" "" { Text "D:/1-4-3-大五上/電腦輔助VLSI許]計/hw3_new_2/RAM_2_PORT.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.660 ns) + CELL(0.481 ns) 2.338 ns altsyncram:altsyncram_component\|altsyncram_hll1:auto_generated\|ram_block1a0~porta_datain_reg2 3 MEM M4K_X32_Y7 1 " "Info: 3: + IC(0.660 ns) + CELL(0.481 ns) = 2.338 ns; Loc. = M4K_X32_Y7; Fanout = 1; MEM Node = 'altsyncram:altsyncram_component\|altsyncram_hll1:auto_generated\|ram_block1a0~porta_datain_reg2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.141 ns" { Clock~clkctrl altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~porta_datain_reg2 } "NODE_NAME" } } { "db/altsyncram_hll1.tdf" "" { Text "D:/1-4-3-大五上/電腦輔助VLSI許]計/hw3_new_2/db/altsyncram_hll1.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.335 ns ( 57.10 % ) " "Info: Total cell delay = 1.335 ns ( 57.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.003 ns ( 42.90 % ) " "Info: Total interconnect delay = 1.003 ns ( 42.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.338 ns" { Clock Clock~clkctrl altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~porta_datain_reg2 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.338 ns" { Clock {} Clock~combout {} Clock~clkctrl {} altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~porta_datain_reg2 {} } { 0.000ns 0.000ns 0.343ns 0.660ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.203 ns + " "Info: + Micro hold delay of destination is 0.203 ns" {  } { { "db/altsyncram_hll1.tdf" "" { Text "D:/1-4-3-大五上/電腦輔助VLSI許]計/hw3_new_2/db/altsyncram_hll1.tdf" 37 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.761 ns - Shortest pin memory " "Info: - Shortest pin to memory delay is 4.761 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns Write_Data\[2\] 1 PIN PIN_T1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_T1; Fanout = 1; PIN Node = 'Write_Data\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Write_Data[2] } "NODE_NAME" } } { "RAM_2_PORT.vhd" "" { Text "D:/1-4-3-大五上/電腦輔助VLSI許]計/hw3_new_2/RAM_2_PORT.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.835 ns) + CELL(0.096 ns) 4.761 ns altsyncram:altsyncram_component\|altsyncram_hll1:auto_generated\|ram_block1a0~porta_datain_reg2 2 MEM M4K_X32_Y7 1 " "Info: 2: + IC(3.835 ns) + CELL(0.096 ns) = 4.761 ns; Loc. = M4K_X32_Y7; Fanout = 1; MEM Node = 'altsyncram:altsyncram_component\|altsyncram_hll1:auto_generated\|ram_block1a0~porta_datain_reg2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.931 ns" { Write_Data[2] altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~porta_datain_reg2 } "NODE_NAME" } } { "db/altsyncram_hll1.tdf" "" { Text "D:/1-4-3-大五上/電腦輔助VLSI許]計/hw3_new_2/db/altsyncram_hll1.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.926 ns ( 19.45 % ) " "Info: Total cell delay = 0.926 ns ( 19.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.835 ns ( 80.55 % ) " "Info: Total interconnect delay = 3.835 ns ( 80.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.761 ns" { Write_Data[2] altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~porta_datain_reg2 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.761 ns" { Write_Data[2] {} Write_Data[2]~combout {} altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~porta_datain_reg2 {} } { 0.000ns 0.000ns 3.835ns } { 0.000ns 0.830ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.338 ns" { Clock Clock~clkctrl altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~porta_datain_reg2 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.338 ns" { Clock {} Clock~combout {} Clock~clkctrl {} altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~porta_datain_reg2 {} } { 0.000ns 0.000ns 0.343ns 0.660ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.761 ns" { Write_Data[2] altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~porta_datain_reg2 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.761 ns" { Write_Data[2] {} Write_Data[2]~combout {} altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~porta_datain_reg2 {} } { 0.000ns 0.000ns 3.835ns } { 0.000ns 0.830ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "200 " "Info: Peak virtual memory: 200 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 25 13:27:53 2020 " "Info: Processing ended: Fri Dec 25 13:27:53 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
