<html>
  <head>
    <title>Jose Renau (MASC Group at UC Santa Cruz)</title>
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <meta name="description" content="Jose Reanau website">
    <meta name="keywords" content="MASC, Micro-Architecture Santa Cruz, Design Complexity, Design Effort, Energy-efficient design">
    <META HTTP-EQUIV="Content-Type" CONTENT="text/html; charset=iso-8859-1">
    <META NAME="robots" CONTENT="index, follow">
    <META NAME="GOOGLEBOT" CONTENT="INDEX, FOLLOW">
    <link href="masc.css" rel="stylesheet" type="text/css">
    <link href='http://fonts.googleapis.com/css?family=Open+Sans' rel='stylesheet' type='text/css'>
  </head>
  <body BGCOLOR=#ffffff LEFTMARGIN="0" TOPMARGIN="0" MARGINWIDTH="0" MARGINHEIGHT="0">
    <br> <!-- spacing -->
    <TABLE WIDTH="1024" BORDER="0" align="center" CELLPADDING="0" CELLSPACING="0">
      <tr>
        <TD colspan="5" valign="top"><table width="1024" border="0" cellspacing="0" cellpadding="0">
            <tr>
              <td>
                <a href="http://www.ucsc.edu" target="_top">
                  <img src="images/ucseal.png" width="64" border="0"></img>
                </a>
              </td>
              <td align="center">
                <a href="http://www.soe.ucsc.edu/" TARGET="_top">
                  <img src="images/ucscbaskin.png" width="184" border="0" alt="School of Engineering"></img></a>
              </td>
              <td align="center">
                <a href="http://hsc.ucsc.edu/" TARGET="_top">
                  <img src="logos/hsc_full.png" width="150" border="0" alt="Hardware Systems Collective"></img></a>
              </td>
              <td align="right">
                <a href="http://masc.soe.ucsc.edu"><img
                src="images/masclogo3.png" width="150" alt="MASC
                group" border="0"></img></a>
              </td>
            </tr>
          </table>
        </td>
      </tr>
      <TR>
        <TD colspan="5" valign="top"><table width="1024" border="0" cellspacing="0" cellpadding="0" bgcolor="#FFCC88">
            <tr>
              <td><p class="scriptsize">&nbsp</p></td>
            </tr>
          </table>
        </TD>
      </TR>
      <TR>
        <TD height="20" COLSPAN=5>
          <div align="center" class="menu">
            <a href="index.html">HOME</a> &nbsp;&nbsp;&nbsp;|&nbsp;&nbsp;&nbsp;
            <a href="rpapers.html">PAPERS</a> &nbsp;&nbsp;&nbsp;|&nbsp;&nbsp;&nbsp;
            <a href="rtools.html">TOOLS</a> &nbsp;&nbsp;&nbsp;|&nbsp;&nbsp;&nbsp;
            <a href="rteaching.html">TEACHING</a> &nbsp;&nbsp;&nbsp;|&nbsp;&nbsp;&nbsp;
            <a href="rpeople.html">PEOPLE</a> &nbsp;&nbsp;&nbsp;
        </div>
        </TD>
      </TR>
      <TR>
        <TD colspan="5" valign="top"><table width="1024" border="0" cellspacing="0" cellpadding="0" bgcolor="#FFCC88">
            <tr>
              <td><p class="scriptsize">&nbsp</p></td>
            </tr>
          </table>
        </TD>
      </TR>
      <tr>
	<TD colspan="5" valign="top">
  <table width="1024" border="0" cellspacing="0" cellpadding="2" class="main">
    <tr> 
      <br> <!-- spacing -->
      <td colspan="2">
        <h1 class="headbig">News Blog</h1>
      </td>
    </TR>
    <TR>
      
      
      
      <td valign=top align=right>
        <strong>2024-10-01</strong>
      </td>
      <td>
        
          <strong>Google Academic Award for Building and Evaluating Hardware Agents ($100K)</strong><br>
        
        
	  <p>Google Academic Research Award
        
    </TR>
      
      
      
      <td valign=top align=right>
        <strong>2024-06-01</strong>
      </td>
      <td>
        
          <strong>HDLEval Benchmarking LLMs for Multiple HDLs paper accepted</strong><br>
	  Mark Zakharov, Farzaneh Rabiei Kashanaki, Jose Renau. The First IEEE International Workshop on LLM-Aided Design (<strong>ISLAD</strong>), July 2024.
        
        
    </TR>
      
      
      
      <td valign=top align=right>
        <strong>2024-06-01</strong>
      </td>
      <td>
        
          <strong>LLM Challenges Fixing Verilog Testbenches paper accepted</strong><br>
	  Mark Zakharov, Farzaneh Rabiei Kashanaki, Alex Lee, Milind Varma, Jose Renau. The First IEEE International Workshop on LLM-Aided Design (<strong>ISLAD poster</strong>), July 2024.
        
        
    </TR>
      
      
      
      <td valign=top align=right>
        <strong>2023-06-01</strong>
      </td>
      <td>
        
          <strong>RETROSPECTIVE: Power model validation through thermal measurements paper accepted</strong><br>
	  Jose Renau. ISCA@50 25-Year retrospective 1996-2020 (<strong>ISCA Retrospective</strong>), July 2023.
        
        
    </TR>
      
      
      
      <td valign=top align=right>
        <strong>2023-02-25</strong>
      </td>
      <td>
        
          <strong>A Multi-threaded Fast Hardware Compiler for HDLs paper accepted</strong><br>
	  Sheng-Hong Wang, Hunter Coffman, Kenneth Mayer, Sakshi Garg, and Jose Renau. International Conference on Compiler Construction (<strong>CC</strong>), February 2023.
        
        
    </TR>
      
      
      
      <td valign=top align=right>
        <strong>2021-09-10</strong>
      </td>
      <td>
        
          <strong>Effective Processor Verification with Logic Fuzzer Enhanced Co-simulation paper accepted</strong><br>
	  Nursultan Kabylkas, Tommy Thorn (Esperanto Technologies), Shreesha Srinath (Intel), Polychronis Xekalakis (Nvidia), and Jose Renau. 54th International Symposium on Microarchitecture (<strong>MICRO</strong>), October 2021.
        
        
    </TR>
      
      
      
      <td valign=top align=right>
        <strong>2021-04-01</strong>
      </td>
      <td>
        
          <strong>Design Decisions in LiveHD for HDLs Compilation paper accepted</strong><br>
	  Sheng-Hong Wang and Jose Renau, 1st Workshop on Languages, Tools, and Techniques for Accelerator Design (<strong>LATTE</strong>), April 2021.
        
        
    </TR>
      
      
      
      <td valign=top align=right>
        <strong>2020-10-01</strong>
      </td>
      <td>
        
          <strong>Load Driven Branch Predictor (LDBP) paper accepted</strong><br>
	  Akash Sridhar, Nursultan Kabylkas, Jose Renau, (<strong>arvix</strong>), September 2020.
        
        
    </TR>
      
      
      
      <td valign=top align=right>
        <strong>2020-09-01</strong>
      </td>
      <td>
        
          <strong>Live Hardware Development at UCSC paper accepted</strong><br>
	  Jose Renau, Red Hat Research US 2020 (<strong>Talk</strong>), September 2020.
        
        
    </TR>
      
      
      
      <td valign=top align=right>
        <strong>2020-06-01</strong>
      </td>
      <td>
        
          <strong>LiveHD: A Productive Live Hardware Development Flow paper accepted</strong><br>
	  Sheng-Hong Wang, Rafael T. Possignolo, Haven Blake Skinner, and Jose Renau, IEEE Micro magazine (<strong>MICRO Magazine</strong>), June 2020.
        
        
    </TR>
      
      
      
      <td valign=top align=right>
        <strong>2020-04-01</strong>
      </td>
      <td>
        
          <strong>LiveSim: A Fast Hot Reload Simulator paper accepted</strong><br>
	  Haven Skinner, Rafael T. Possignolo, Sheng-Hong Wang, and Jose Renau, International Symposium on Performance Analysis of Systems and Software (<strong>ISPASS</strong>), April 2020.
        
        
    </TR>
      
      
      
      <td valign=top align=right>
        <strong>2019-11-01</strong>
      </td>
      <td>
        
          <strong>LGraph: A Unified Data Model and API for Productive Open-Source Hardware Design paper accepted</strong><br>
	  Sheng-Hong Wang, Rafael T. Possignolo, Qian Chen, Rohan Ganpati, and Jose Renau, Second Workshop on Open-Source EDA Technology (<strong>WOSET</strong>), November 2019.
        
        
    </TR>
      
      
      
      <td valign=top align=right>
        <strong>2019-11-01</strong>
      </td>
      <td>
        
          <strong>LNAST: A Language Neutral Intermediate Representation for Hardware Description Languages paper accepted</strong><br>
	  Sheng-Hong Wang, Akash Sridhar, and Jose Renau, Second Workshop on Open-Source EDA Technology (<strong>WOSET</strong>), 2019.
        
        
    </TR>
      
      
      
      <td valign=top align=right>
        <strong>2019-09-01</strong>
      </td>
      <td>
        
          <strong>A Productive Open Source Hardware Development Flow</strong><br>
        
        
	  <p>ARMY grant with Scott Beamer
        
    </TR>
      
      
      
      <td valign=top align=right>
        <strong>2019-09-10</strong>
      </td>
      <td>
        
          <strong>EMI Architectural Model and Core Hopping paper accepted</strong><br>
	  Daphne I. Gorman, Rafael T. Possignolo, and Jose Renau. 52th International Symposium on Microarchitecture (<strong>MICRO</strong>), October 2019.
        
        
    </TR>
      
      
      
      <td valign=top align=right>
        <strong>2019-06-01</strong>
      </td>
      <td>
        
          <strong>SMatch: Structural Matching for Fast Resynthesis in FPGAs paper accepted</strong><br>
	  Rafael T. Possignolo, and Jose Renau, Design Automation Conference (<strong>DAC</strong>), June 2019.
        
        
    </TR>
      
      
      
      <td valign=top align=right>
        <strong>2019-05-01</strong>
      </td>
      <td>
        
          <strong>Live Graph infrastructure for Synthesis and Simulation paper accepted</strong><br>
	  Jose Renau, Latch-Up conference (<strong>Latch-Up</strong>), May 2019.
        
        
    </TR>
      
      
      
      <td valign=top align=right>
        <strong>2018-10-10</strong>
      </td>
      <td>
        
          <strong>LGraph: A multi-language open-source database for VLSI paper accepted</strong><br>
	  Rafael T. Possignolo, Sheng Hong Wang, Haven Skinner, and Jose Renau. First Workshop on Open-Source EDA Technology (<strong>WOSET</strong>), November 2018.
        
        
    </TR>
      
      
      
      <td valign=top align=right>
        <strong>2017-06-01</strong>
      </td>
      <td>
        
          <strong>CROSS funding</strong><br>
        
        
	  <p>CROSS grant for lgraph and fast simulation
        
    </TR>
      
      
      
      <td valign=top align=right>
        <strong>2018-06-01</strong>
      </td>
      <td>
        
          <strong>GPU NTC Process Variation Compensation with Voltage Stacking paper accepted</strong><br>
	  Rafael T. Possignolo, Elnaz Ebrahimi, Ehsan Ardestani, Alamelu Sankaranarayanan, Jose Luis Briz, Jose Renau. IEEE Transactions on Very Large Scale Integration Systems (<strong>TVLSI</strong>), 2018.
        
        
    </TR>
      
      
      
      <td valign=top align=right>
        <strong>2018-06-10</strong>
      </td>
      <td>
        
          <strong>Automating the Area-Delay Trade-off Problem paper accepted</strong><br>
	  Haven Skinner, Rafael T. Possignolo, and Jose Renau. Second Workshop on Computer Architecture Research with RISC-V (<strong>CARRV</strong>), June 2018.
        
        
    </TR>
      
      
      
      <td valign=top align=right>
        <strong>2018-05-10</strong>
      </td>
      <td>
        
          <strong>Architectural Opportunities for Novel Dynamic EMI Shifting (DEMIS) paper accepted</strong><br>
	  Daphne I. Gorman, Jose Renau, and Matthew Guthaus. Top Picks Honorable Mention (<strong>Top Picks Honorable</strong>), May 2018.
        
        
    </TR>
      
      
      
      <td valign=top align=right>
        <strong>2018-04-26</strong>
      </td>
      <td>
        
          <strong>Securing Processors from Time Side Channels paper accepted</strong><br>
	  Jose Renau. The Asilomar Microcomputer Workshop, April 2018.
        
        
    </TR>
      
      
      
      <td valign=top align=right>
        <strong>2018-04-04</strong>
      </td>
      <td>
        
          <strong>Securing Processors from Time Side Channels paper accepted</strong><br>
	  Jose Renau. Open publication (<strong>Technical Report</strong>), April 2018.
        
        
    </TR>
      
      
      
      <td valign=top align=right>
        <strong>2017-12-04</strong>
      </td>
      <td>
        
          <strong>Automated Pipeline Transformations with Fluid Pipelines paper accepted</strong><br>
	  Rafael T. Possignolo, Elnaz Ebrahimi, Haven Skinner, Jose Renau. Advanced Logic Synthesis (<strong>Book Chapter</strong>), December 2017.
        
        
    </TR>
      
      
      
      <td valign=top align=right>
        <strong>2017-09-30</strong>
      </td>
      <td>
        
          <strong>Liam: An Actor Based Programming Model for HDLs paper accepted</strong><br>
	  Haven Skinner, Rafael T. Possignolo, and Jose Renau. 15th ACM-IEEE International Conference on Formal Methods and Models for System Design (<strong>MEMOCODE</strong>), October 2017.
        
        
    </TR>
      
      
      
      <td valign=top align=right>
        <strong>2017-09-10</strong>
      </td>
      <td>
        
          <strong>Architectural Opportunities for Novel Dynamic EMI Shifting (DEMIS) paper accepted</strong><br>
	  Daphne I. Gorman, Jose Renau, and Matthew Guthaus. 50th International Symposium on Microarchitecture (<strong>MICRO</strong>), October 2017.
        
        
    </TR>
      
      
      
      <td valign=top align=right>
        <strong>2018-02-09</strong>
      </td>
      <td>
        
          <strong>HPCA conference call for papers</strong><br>
	  Papers are due on 2017-08-01.<br>
          
	      More information on <a href=http://hpca2018.ece.ucsb.edu/ >
              HPCA </a>
          
        
        
	  <p>HPCA 2017
        
    </TR>
      
      
      
      <td valign=top align=right>
        <strong>2017-09-01</strong>
      </td>
      <td>
        
          <strong>Advanced Logic Synthesis book chapter titled Automated Pipeline Transformations with Fluid Pipelines paper accepted</strong><br>
	  Rafael T. Possignolo and Elnaz Ebrahimi and Haven Skinner and Jose Renau. In Reis, André Inácio, Drechsler, Rolf (Eds.), Advanced Logic Synthesis (Springer), 2018.
        
        
    </TR>
      
      
      
      <td valign=top align=right>
        <strong>2017-06-01</strong>
      </td>
      <td>
        
          <strong>Anubis: A new benchmark for incremental synthesis paper accepted</strong><br>
	  Rafael T. Possignolo, Nursultan Kabylkas, and Jose Renau, International Workshop Logic and Synthesis (<strong>IWLS</strong>), June 2017.
        
        
    </TR>
      
      
      
      <td valign=top align=right>
        <strong>2017-06-01</strong>
      </td>
      <td>
        
          <strong>LiveSynth: Towards an Interactive Synthesis Flow paper accepted</strong><br>
	  Rafael T. Possignolo, and Jose Renau, Design Automation Conference (<strong>DAC</strong>), June 2017.
        
        
    </TR>
      
      
      
      <td valign=top align=right>
        <strong>2017-05-01</strong>
      </td>
      <td>
        
          <strong>Timing Speculative SRAM paper accepted</strong><br>
	  Elnaz Ebrahimi, Matthew Guthaus, and Jose Renau, International Symposium on Circuits and Systems (<strong>ISCAS</strong>), May 2017.
        
        
    </TR>
      
      
      
      <td valign=top align=right>
        <strong>2017-05-01</strong>
      </td>
      <td>
        
          <strong>Level Shifter Design for Voltage Stacking paper accepted</strong><br>
	  Elnaz Ebrahimi, Rafael T. Possignolo, and Jose Renau, International Symposium on Circuits and Systems (<strong>ISCAS</strong>), May 2017.
        
        
    </TR>
      
      
      
      <td valign=top align=right>
        <strong>2016-08-21</strong>
      </td>
      <td>
        
          <strong>LiveSynth: Towards an Interactive Synthesis Flow paper accepted</strong><br>
	  Rafael T. Possignolo, Jose Renau, Hot Chips A Symposium on High Performance Chips (HotChips poster), August 2016.
        
        
    </TR>
      
      
      
      <td valign=top align=right>
        <strong>2016-07-01</strong>
      </td>
      <td>
        
          <strong>Overhead of Deoptimization Checks in the V8 JavaScript Engine paper accepted</strong><br>
	  Gabriel Southern and Jose Renau, International Symposium on Workload Characterization (<strong>IISWC</strong>), July 2016.
        
        
    </TR>
      
      
      
      <td valign=top align=right>
        <strong>2016-06-06</strong>
      </td>
      <td>
        
          <strong>Fluid Pipelines: Elastic Circuitry meets Out-of-Order Execution paper accepted</strong><br>
	  Rafael T. Possignolo, Elnaz Ebrahimi, Haven Skinner, and Jose Renau, International Conference on Computer Design (<strong>ICCD</strong>), June 2016.
        
        
    </TR>
      
      
      
      <td valign=top align=right>
        <strong>2016-06-01</strong>
      </td>
      <td>
        
          <strong>Fluid Pipelines: Elasticity without Throughput Penalty paper accepted</strong><br>
	  Rafael T. Possignolo, Elnaz Ebrahimi, Haven Skinner, and Jose Renau, International Workshop on Logic and Synthesis (<strong>IWLS</strong>), April 2016.
        
        
    </TR>
      
      
      
      <td valign=top align=right>
        <strong>2016-05-01</strong>
      </td>
      <td>
        
          <strong>SRAM Voltage Stacking paper accepted</strong><br>
	  Elnaz Ebrahimi, Rafael T. Possignolo, and Jose Renau, International Symposium on Circuits and Systems (<strong>ISCAS</strong>), May 2016.
        
        
    </TR>
      
      
      
      <td valign=top align=right>
        <strong>2016-04-01</strong>
      </td>
      <td>
        
          <strong>Analysis of PARSEC Workload Scalability paper accepted</strong><br>
	  Gabriel Southern and Jose Renau, International Symposium on Performance Analysis of Systems and Software (<strong>ISPASS</strong>), April 2016.
        
        
    </TR>
      
      
      
      <td valign=top align=right>
        <strong>2016-03-01</strong>
      </td>
      <td>
        
          <strong>LiveSim: Going Live with Microarchitecture Simulation paper accepted</strong><br>
	  Sina Hassani, Gabriel Southern and Jose Renau, International Symposium on High-Performance Computer Architecture (<strong>HPCA</strong>), February 2016.
        
        
    </TR>
      
      
      
      <td valign=top align=right>
        <strong>2015-07-01</strong>
      </td>
      <td>
        
          <strong>NSF SHF Cascode Supporting and Leveraging Voltage Stacking in Future Microprocessors ($285K)</strong><br>
        
        
	  <p>NSF grant with Michael Huang on voltage stacking
        
    </TR>
      
      
      
      <td valign=top align=right>
        <strong>2015-10-10</strong>
      </td>
      <td>
        
          <strong>GPU NTC Process Variation Compensation with Voltage Stacking paper accepted</strong><br>
	  Rafael T. Possignolo, Ehsan Ardestani, Alamelu Sankaranarayanan, Jose Luis Briz, Jose Renau, International Conference on Parallel Architectures and Compilation Techniques (PACT poster), October 2015.
        
        
    </TR>
      
      
      
      <td valign=top align=right>
        <strong>2015-06-01</strong>
      </td>
      <td>
        
          <strong>Deconstructing PARSEC Scalability paper accepted</strong><br>
	  Gabriel Southern and Jose Renau, Workshop on Duplicating, Deconstructing and Debunking (<strong>WDDD</strong>), 2015.
        
        
    </TR>
      
      
      
      <td valign=top align=right>
        <strong>2015-11-10</strong>
      </td>
      <td>
        
          <strong>Managing Mismatches in Voltage Stacking with CoreUnfolding paper accepted</strong><br>
	  Ehsan K. Ardestani, Rafael T. Possignolo, Jose Luis Briz, and Jose Renau, ACM's Transactions on Architecture and Code Optimization (<strong>TACO</strong>), September 2015.
        
        
    </TR>
      
      
      
      <td valign=top align=right>
        <strong>2015-05-01</strong>
      </td>
      <td>
        
          <strong>Section Based Program Analysis to Reduce Overhead of Detecting Unsynchronized Thread Communication paper accepted</strong><br>
	  Madan Das, Gabriel Southern and Jose Renau, ACM's Transactions on Architecture and Code Organization (<strong>TACO</strong>), 2015.
        
        
    </TR>
      
      
      
      <td valign=top align=right>
        <strong>2015-02-01</strong>
      </td>
      <td>
        
          <strong>Section Based Program Analysis to Reduce Overhead of Detecting Unsynchronized Thread Communication paper accepted</strong><br>
	  Madan Das, Gabriel Southern, and Jose Renau, 20th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming (<strong>PPoPP Poster</strong>), February 2015
        
        
    </TR>
      
      
      
      <td valign=top align=right>
        <strong>2013-04-01</strong>
      </td>
      <td>
        
          <strong>Deterministic Scaling paper accepted</strong><br>
	  Gabriel Southern, Madan Das, and Jose Renau, Workshop on Determinism and Correctness in Parallel Programming (<strong>WODET</strong>), March 2013.
        
        
    </TR>
      
      
      
      <td valign=top align=right>
        <strong>2013-04-01</strong>
      </td>
      <td>
        
          <strong>Reducing Logging Overhead for Deterministic Execution paper accepted</strong><br>
	  Madan Das, Gabriel Southern, and Jose Renau, Workshop on Determinism and Correctness in Parallel Programming (<strong>WODET</strong>), March 2013.
        
        
    </TR>
      
      
      
      <td valign=top align=right>
        <strong>2013-12-01</strong>
      </td>
      <td>
        
          <strong>Power Blurring: Fast Static and Transient Thermal Analysis Method for Packaged Integrated Circuits and Power Devices paper accepted</strong><br>
	  Amirkoushyar Ziabari, Je-Hyoung Park, Ehsan K. Ardestani, Jose Renau, Sung-Mo Kang, and Ali Shakouri IEEE Transactions on Very Large Scale Integration Systems (<strong>TVLSI</strong>), 2013.
        
        
    </TR>
      
      
      
      <td valign=top align=right>
        <strong>2012-11-10</strong>
      </td>
      <td>
        
          <strong>Intel Gift</strong><br>
        
        
	  <p>Intel Xeon donation for new cluster
        
    </TR>
      
      
      
      <td valign=top align=right>
        <strong>2013-09-12</strong>
      </td>
      <td>
        
          <strong>NSF XPS Cooperative Deterministic Concurrency ($750K)</strong><br>
        
        
	  <p>NSF grant with Cormac on simplifying parallel programming
        
    </TR>
      
      
      
      <td valign=top align=right>
        <strong>2013-07-12</strong>
      </td>
      <td>
        
          <strong>NSF CSR Rethinking the Memory Hierarchy ($500K)</strong><br>
        
        
	  <p>NSF grant to build more efficient and simpler memory hierarchies
        
    </TR>
      
      
      
      <td valign=top align=right>
        <strong>2013-08-21</strong>
      </td>
      <td>
        
          <strong>ESESC A Fast Performance, Power, and Temperature Multicore Simulator paper accepted</strong><br>
	  Ehsan K.Ardestani, Gabriel Southern, Jason Doung, Elnaz Ebrahimi, Jose Renau, Hot Chips A Symposium on High Performance Chips (<strong>HotChips poster</strong>), August 2013.
        
        
    </TR>
      
      
      
      <td valign=top align=right>
        <strong>2013-08-15</strong>
      </td>
      <td>
        
          <strong>An Energy Efficient GPGPU Memory Hierarchy with Tiny Incoherent Caches paper accepted</strong><br>
	  Alamelu Sankaranarayanan, Ehsan K.Ardestani, Jose Luis Briz, and Jose Renau, International Symposium on Low Power Electronics and Design (<strong>ISLPED</strong>), September 2013.
        
        
    </TR>
      
      
      
      <td valign=top align=right>
        <strong>2013-08-01</strong>
      </td>
      <td>
        
          <strong>Sampling in Thermal Simulation of Processors: Measurement, Characterization, and Evaluation paper accepted</strong><br>
	  Ehsan K.Ardestani, Francisco J.  Mesa-Martinez , Gabriel Southern , Elnaz Ebrahimi , Jose Renau IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (<strong>TCAD</strong>), August 2013.
        
        
    </TR>
      
      
      
      <td valign=top align=right>
        <strong>2013-02-15</strong>
      </td>
      <td>
        
          <strong>ESESC: A Fast Multicore Simulator Using Time-Based Sampling paper accepted</strong><br>
	  Ehsan K.Ardestani, and Jose Renau, International Symposium on High-Performance Computer Architecture (<strong>HPCA</strong>), February 2013.
        
        
    </TR>
      
      
      
      <td valign=top align=right>
        <strong>2012-08-01</strong>
      </td>
      <td>
        
          <strong>Two new PhD Students (Rafael and Daphne)</strong><br>
        
        
    </TR>
      
      
      
      <td valign=top align=right>
        <strong>2012-07-12</strong>
      </td>
      <td>
        
          <strong>NSF CRI Thermal Simulation ($290K)</strong><br>
        
        
	  <p>NSF Fast Performance, Power and Thermal Modeling for Heterogenous System
        
    </TR>
      
      
      
      <td valign=top align=right>
        <strong>2011-09-10</strong>
      </td>
      <td>
        
          <strong>NSF CRI Fabrication Multicore Research ($120K)</strong><br>
        
        
	  <p>NSF Prototyping Platfform to Enable Power-Centric Multicore Research
        
    </TR>
      
      
      
      <td valign=top align=right>
        <strong>2012-08-01</strong>
      </td>
      <td>
        
          <strong>Thermal-Aware Sampling in Architectural Simulation paper accepted</strong><br>
	  Ehsan K.Ardestani, Elnaz Ebrahimi, Gabriel Southern, and Jose Renau, International Symposium on Low Power Electronics and Design (<strong>ISLPED</strong>), August 2012.
        
        
    </TR>
      
      
      
      <td valign=top align=right>
        <strong>2012-03-11</strong>
      </td>
      <td>
        
          <strong>Enabling Power Density and Thermal-Aware Floorplanning paper accepted</strong><br>
	  Ehsan K. Ardestani, Amirkoushyar Ziabari, Ali Shakouri, and Jose Renau, 28th Annual Thermal Measurement, Modeling and Management Symposium (<strong>SEMITHERM</strong>), March 2012.
        
        
    </TR>
      
      
      
      <td valign=top align=right>
        <strong>2012-06-09</strong>
      </td>
      <td>
        
          <strong>ISCA conference call for papers</strong><br>
	  Papers are due on 2011-10-14.<br>
          
	      More information on <a href=http://isca2012.ittc.ku.edu/ >
              ISCA </a>
          
        
        
	  <p>ISCA 2012
        
    </TR>
      
      
      
      <td valign=top align=right>
        <strong>2011-05-21</strong>
      </td>
      <td>
        
          <strong>ReRack: Power Simulation for Data Centers with Renewable Energy Generation paper accepted</strong><br>
	  Michael Brown, and Jose Renau, GreenMetrics 2011,held in conjunction SIGMETRICS 2011, June 2011.
        
        
    </TR>
      
      
      
      <td valign=top align=right>
        <strong>2012-04-03</strong>
      </td>
      <td>
        
          <strong>ASPLOS conference call for papers</strong><br>
	  Papers are due on 2011-07-25.<br>
          
	      More information on <a href=http://research.microsoft.com/en-us/um/cambridge/events/asplos_2012/cfp.html >
              ASPLOS </a>
          
        
        
	  <p>ASPLOS 2012
        
    </TR>
      
      
      
      <td valign=top align=right>
        <strong>2011-03-03</strong>
      </td>
      <td>
        
          <strong>New blog in <a href="http://computerarch.com">computer architecture</a></strong><br>
        
        
	  <p>New computer architecture blog
        
    </TR>
      
      
      
      <td valign=top align=right>
        <strong>2011-03-03</strong>
      </td>
      <td>
        
          <strong>Releasing Efficient Beta Cores to Market Early paper accepted</strong><br>
	  Sangeetha Sudhakrishnan, Rigo Dicochea, and Jose Renau, International Symposium on Computer Architecture (<strong>ISCA</strong>), June 2011.
        
        
    </TR>
      
      
      
      <td valign=top align=right>
        <strong>2011-06-12</strong>
      </td>
      <td>
        
          <strong>HotCloud conference call for papers</strong><br>
	  Papers are due on 2011-03-07.<br>
          
	      More information on <a href=http://www.usenix.org/events/hotcloud11/ >
              HotCloud </a>
          
        
        
	  <p>HotCould Workshop
        
    </TR>
      
      
      
      <td valign=top align=right>
        <strong>2011-03-11</strong>
      </td>
      <td>
        
          <strong>Fast Thermal Simulators for Architecture Level Integrated Circuit Design paper accepted</strong><br>
	  Amirkoushyar Ziabari, Ehsan K. Ardestani, Jose Renau, and Ali Shakouri, 27th Annual Thermal Measurement, Modeling and Management Symposium (<strong>SEMITHERM</strong>), March 2011.
        
        
    </TR>
      
      
      
      <td valign=top align=right>
        <strong>2011-03-17</strong>
      </td>
      <td>
        
          <strong>A Design Time Simulator for Computer Architects paper accepted</strong><br>
	  Sangeetha Sudhakrishnan, Francisco J. Mesa-Martinez, and Jose Renau, IEEE International Symposium on Quality Electronic Design (<strong>ISQED</strong>), March 2011. (<strong>Best  paper award</strong>)
        
        
    </TR>
      
      
      
      <td valign=top align=right>
        <strong>2010-12-22</strong>
      </td>
      <td>
        
          <strong>ICS conference call for papers</strong><br>
	  Papers are due on 2011-01-14.<br>
          
	      More information on <a href=http://ics11.cs.arizona.edu/ >
              ICS </a>
          
        
        
	  <p>International Conference on Supercomputing
        
    </TR>
      
      
      
      <td valign=top align=right>
        <strong>2010-10-15</strong>
      </td>
      <td>
        
          <strong>AMD Gift</strong><br>
        
        
	  <p>AMD Magny-Cours for our cluster
        
    </TR>
      
      
      
      <td valign=top align=right>
        <strong>2010-08-22</strong>
      </td>
      <td>
        
          <strong>ISCA conference call for papers</strong><br>
	  Papers are due on 2010-11-15.<br>
          
	      More information on <a href=http://isca2011.umaine.edu/ >
              ISCA </a>
          
        
        
	  <p>International Symposium on Computer Architecture
        
    </TR>
      
      
      
      <td valign=top align=right>
        <strong>2010-05-01</strong>
      </td>
      <td>
        
          <strong>HPCA conference call for papers</strong><br>
	  Papers are due on 2010-08-27.<br>
          
	      More information on <a href=http://www.hpcaconf.org >
              HPCA </a>
          
        
        
	  <p>International Symposium on High-Performance Computer Architecture
        
    </TR>
      
      
      
      <td valign=top align=right>
        <strong>2010-05-01</strong>
      </td>
      <td>
        
          <strong>ASPLOS conference call for papers</strong><br>
	  Papers are due on 2010-07-26.<br>
          
	      More information on <a href=http://asplos11.cs.ucr.edu >
              ASPLOS </a>
          
        
        
	  <p>International Conference on Archtectural Support for Programing Languages and Operating Systems'
        
    </TR>
      
      
      
      <td valign=top align=right>
        <strong>2010-01-22</strong>
      </td>
      <td>
        
          <strong>MICRO conference call for papers</strong><br>
	  Papers are due on 2010-06-11.<br>
          
	      More information on <a href=http://www.microarch.org/micro43/ >
              MICRO </a>
          
        
        
	  <p>International Symposium on Microarchitecture
        
    </TR>
      
      
      
      <td valign=top align=right>
        <strong>2010-01-27</strong>
      </td>
      <td>
        
          <strong>ICCAD conference call for papers</strong><br>
	  Papers are due on 2010-04-19.<br>
          
	      More information on <a href=http://www.iccad.com/2010/index.html >
              ICCAD </a>
          
        
        
	  <p>International Conference on Computer-Aided Design
        
    </TR>
      
      
      
      <td valign=top align=right>
        <strong>2010-01-10</strong>
      </td>
      <td>
        
          <strong>ISLPED conference call for papers</strong><br>
	  Papers are due on 2010-03-05.<br>
          
	      More information on <a href=http://www.islped.org/ >
              ISLPED </a>
          
        
        
	  <p>International Symposium on Low Power Electronics and Design
        
    </TR>
      
      
      
      <td valign=top align=right>
        <strong>2010-01-10</strong>
      </td>
      <td>
        
          <strong>PACT conference call for papers</strong><br>
	  Papers are due on 2010-03-20.<br>
          
	      More information on <a href=http://pactconf.org >
              PACT </a>
          
        
        
	  <p>Parallel Architectures and Compilation Technique
        
    </TR>
      
      
      
      <td valign=top align=right>
        <strong>2010-01-10</strong>
      </td>
      <td>
        
          <strong>HOTCHIPS conference call for papers</strong><br>
	  Papers are due on 2010-03-23.<br>
          
	      More information on <a href=http://hotchips.org >
              HOTCHIPS </a>
          
        
        
	  <p>A Symposium on High-Performance Chips
        
    </TR>
      
      
      
      <td valign=top align=right>
        <strong>2010-12-10</strong>
      </td>
      <td>
        
          <strong>Real-time control for Keck Observatory next-generation adaptive optics paper accepted</strong><br>
	  Marc Reinig, Donald Gavel, Ehsan Ardestani, Jose Renau, Proceedings of the SPIE, 2010.
        
        
    </TR>
      
      
      
      <td valign=top align=right>
        <strong>2010-03-17</strong>
      </td>
      <td>
        
          <strong>Characterizing Processor Thermal Behavior paper accepted</strong><br>
	  Francisco J. Mesa-Martinez, Ehsan Ardestani, and Jose Renau, Fifteenth International Conference on Architectural Support for Programming Languages and Operating Systems (<strong>ASPLOS</strong>), March 2010.
        
        
    </TR>
      
      
      
      <td valign=top align=right>
        <strong>2010-02-21</strong>
      </td>
      <td>
        
          <strong>Cooling Solutions for Processor Infrared Thermography paper accepted</strong><br>
	  Ehsan Ardestani, Francisco J. Mesa-Martinez, and Jose Renau, 26th Annual Thermal Measurement, Modeling and Management Symposium (<strong>SEMITHERM</strong>), February 2010.
        
        
    </TR>
      
      
      
      <td valign=top align=right>
        <strong>2009-08-21</strong>
      </td>
      <td>
        
          <strong>SOI, Interconnect, Package, and Mainboard Thermal Characterization paper accepted</strong><br>
	  Joseph Nayfach-Battilana and Jose Renau, International Symposium on Low Power Electronics and Design (<strong>ISLPED</strong>), August 2009 (poster  paper).
        
        
    </TR>
      
      
      
      <td valign=top align=right>
        <strong>2009-07-22</strong>
      </td>
      <td>
        
          <strong>Measuring and Modeling Variability using Low-Cost FPGAs paper accepted</strong><br>
	  Michael Brown, Cyrus Bazeghi, Matthew R. Gutthaus, and Jose Renau, Workshop on Modeling, Benchmarking and Simulation (<strong>MOBS</strong>), held inconjunction with ISCA-36, June 2009.
        
        
    </TR>
      
      
      
      <td valign=top align=right>
        <strong>2009-05-01</strong>
      </td>
      <td>
        
          <strong>New PhD Student (Elnaz Ebrahimi)</strong><br>
        
        
    </TR>
      
      
      
      <td valign=top align=right>
        <strong>2009-02-24</strong>
      </td>
      <td>
        
          <strong>Measuring and Modeling Variability using Low-Cost FPGAs paper accepted</strong><br>
	  Michael Brown, Cyrus Bazeghi, Matthew Guthaus and Jose Renau, Poster at the International Symposium on Field-Programmable Gate Arrays (<strong>FPGA</strong>), February 2009.
        
        
    </TR>
      
      
      
      <td valign=top align=right>
        <strong>2009-01-15</strong>
      </td>
      <td>
        
          <strong>Sun Gift ($75K)</strong><br>
        
        
	  <p>Gift to support thermal projects at the MASC group.
        
    </TR>
      
      
      
      <td valign=top align=right>
        <strong>2008-07-16</strong>
      </td>
      <td>
        
          <strong>Understanding bug fix patterns in verilog paper accepted</strong><br>
	  Sangeetha Sudakrishnan, Janaki T. Madhavan, E. James Whitehead Jr., Jose Renau, Fith International Workshop on Mining Software Repositories, May 2008.
        
        
    </TR>
      
      
      
      <td valign=top align=right>
        <strong>2008-06-18</strong>
      </td>
      <td>
        
          <strong>Implementation of a Power Efficient High Performance FPU for SCOORE paper accepted</strong><br>
	  Wael Ali Ashmawi, John Burr, Abhishek Sharma, Jose Renau, Workshop on Architectural Research Prototyping (<strong>WARP</strong>), held inconjunction with ISCA-35, June 2008.
        
        
    </TR>
      
      
      
      <td valign=top align=right>
        <strong>2008-06-09</strong>
      </td>
      <td>
        
          <strong>New thermal page</strong><br>
        
        
	  <p>This page shows several of the thermal measurements performed by the MASC group
        
    </TR>
      
      
      
      <td valign=top align=right>
        <strong>2008-06-08</strong>
      </td>
      <td>
        
          <strong>New PhD Students (Gabriel Southern and Ehsan Ardestani)</strong><br>
        
        
	  <p>Both would start in Fall 08
        
    </TR>
      
      
      
      <td valign=top align=right>
        <strong>2008-09-24</strong>
      </td>
      <td>
        
          <strong>Therminic conference call for papers</strong><br>
	  Papers are due on 2008-03-30.<br>
          
	      More information on <a href=http://cmp.imag.fr/conferences/therminic2008/ >
              Therminic </a>
          
        
        
	  <p>International Workshop on Thermal inverstigations of ICs and Systems
        
    </TR>
      
      
      
      <td valign=top align=right>
        <strong>2008-01-22</strong>
      </td>
      <td>
        
          <strong>ICCAD conference call for papers</strong><br>
	  Papers are due on 2008-04-14.<br>
          
	      More information on <a href=http://www.iccad.com >
              ICCAD </a>
          
        
        
	  <p>International Conference on Computer-Aided Design
        
    </TR>
      
      
      
      <td valign=top align=right>
        <strong>2008-04-10</strong>
      </td>
      <td>
        
          <strong>NSF CRI Infrared Equipment ($275K)</strong><br>
        
        
	  <p>NSF Infrastructre award to purchase the IR measurement setup.
        
    </TR>
      
      
      
      <td valign=top align=right>
        <strong>2008-01-12</strong>
      </td>
      <td>
        
          <strong>New PhD Student (Alamelu)</strong><br>
        
        
	  <p>Alamelu will start her PhD once she finishes the MS.
        
    </TR>
      
      
      
      <td valign=top align=right>
        <strong>2008-04-01</strong>
      </td>
      <td>
        
          <strong>Measuring Power and Temperature from Real Processors paper accepted</strong><br>
	  Francisco-Javier Mesa-Martinez, Michael Brown, Joseph Nayfach-Battilana, Jose Renau, The Next Generation Software (NGS) Workshop (<b>NGS08</b>) held in conjunction with IPDPS, April 2008.
        
        
    </TR>
      
      
      
      <td valign=top align=right>
        <strong>2008-03-01</strong>
      </td>
      <td>
        
          <strong>WACI paper accepted</strong><br>
	  uDSim, a Microprocessor Design Time Simulation Infrastructure. Sangeetha Sudhakrishnan, Francisco-Javier Mesa-Martinez, Jose Renau, Wild and Crazy Ideas VI (<b>WACI</b>) held in conjunction with ASPLOS, March 2008.
        
        
	  <p>uDSim
        
    </TR>
      
      
      
      <td valign=top align=right>
        <strong>2008-01-10</strong>
      </td>
      <td>
        
          <strong>Processor Verification with hwBugHunt paper accepted</strong><br>
	  Sangeetha Sudhakrishnan, Liying Su, and Jose Renau, IEEE International Symposium on Quality Electronic Design (<strong>ISQED</strong>), March 2008.
        
        
	  <p>First Sangeetha's  paper, congratulations.
        
    </TR>
      
      
      
      <td valign=top align=right>
        <strong>2008-02-01</strong>
      </td>
      <td>
        
          <strong>Springer paper accepted</strong><br>
	  System and Processor Design Effort Estimation, Cyrus Bazeghi, Francisco J. Mesa-Martinez, and Jose Renau, Springer Research Trends in VLSI and Systems on Chip.
        
        
	  <p>Mostly Cyrus thesis.
        
    </TR>
      
      
      
      <td valign=top align=right>
        <strong>2008-01-10</strong>
      </td>
      <td>
        
          <strong>nVIDIA Gift ($70K)</strong><br>
        
        
	  <p>Gift to support thermal projects at the MASC group.
        
    </TR>
      
      
      
      <td valign=top align=right>
        <strong>2007-10-10</strong>
      </td>
      <td>
        
          <strong>NSF CSR Infrared Thermal Measurement ($300K)</strong><br>
        
        
	  <p>Three years NSF grant for the thermal measurement infrastructure setup.
        
    </TR>
      
      
      
      <td valign=top align=right>
        <strong>2007-10-04</strong>
      </td>
      <td>
        
          <strong>PACT conference call for papers</strong><br>
	  Papers are due on 2008-03-20.<br>
          
	      More information on <a href=http://www.eecg.toronto.edu/pact/ >
              PACT </a>
          
        
        
	  <p>Parallel Architectures and Compilation Techniques (PACT)
        
    </TR>
      
      
      
      <td valign=top align=right>
        <strong>2007-08-23</strong>
      </td>
      <td>
        
          <strong>New BLOG for the MASC group</strong><br>
        
        
    </TR>
      
      
      
      <td valign=top align=right>
        <strong>2007-09-10</strong>
      </td>
      <td>
        
          <strong>Effective Optimistic-Checker Tandem Core Design Through Architectural Pruning paper accepted</strong><br>
	  Francisco J. Mesa-Martinez and Jose Renau, 40th International Symposium on Microarchitecture (<strong>MICRO</strong>), December 2007.
        
        
	  <p>Not a bad year for Javi, he has an ISCA and a MICRO.
        
    </TR>
      
      
      
      <td valign=top align=right>
        <strong>2007-08-10</strong>
      </td>
      <td>
        
          <strong>Estimating Design Time for System Circuits paper accepted</strong><br>
	  Cyrus Bazeghi, Francisco J. Mesa-Martinez, Brian Greskamp, Josep Torrellas, and Jose Renau, 15th IFIP International Conference on Very Large Scale Integration (<strong>VLSI-SoC</strong>), October 2007.
        
        
    </TR>
      
      
      
      <td valign=top align=right>
        <strong>2007-07-01</strong>
      </td>
      <td>
        
          <strong>Xilinx Equipment Donation</strong><br>
        
        
	  <p>We have licenses to the latest Xilinx software tools.
        
    </TR>
      
      
      
      <td valign=top align=right>
        <strong>2007-08-15</strong>
      </td>
      <td>
        
          <strong>ISCA conference call for papers</strong><br>
	  Papers are due on 2007-11-09.<br>
          
	      More information on <a href=http://isca2008.cs.princeton.edu/index.html >
              ISCA </a>
          
        
        
	  <p>First-tier conference on computer architecture. This year, it is held on <strong>China</strong>.
        
    </TR>
      
      
      
      <td valign=top align=right>
        <strong>2007-06-01</strong>
      </td>
      <td>
        
          <strong>Javi Graduated</strong><br>
        
        
	  <p>His thesis introduces a new methodology to improve processor efficiency by reducing the size of the codebase for a processor design in order to manage increases in complexity and extract further performance from already existing design. Based on this methodology he introduces a novel Tandem architecture which combines a complex out-of-order core, that has some of it underutilized functionality removed, with a verified simpler in-order core that guarantees forward progress whenever excised functionality from the complex processor is exercised.
        
    </TR>
      
      
      
      <td valign=top align=right>
        <strong>2007-05-10</strong>
      </td>
      <td>
        
          <strong>NASA/UARC "Radiation Tolerant FPGA Processor" ($25K)</strong><br>
        
        
	  <p>Grant to continue supporting the development of the SCOORE project.
        
    </TR>
      
      
      
      <td valign=top align=right>
        <strong>2007-05-01</strong>
      </td>
      <td>
        
          <strong>Power Model Validation Through Thermal Measurements paper accepted</strong><br>
	  Francisco J. Mesa-Martinez, Joseph Nayfach-Battilan, and Jose Renau, International Symposium on Computer Architecture (<strong>ISCA</strong>), June 2007.
        
        
    </TR>
      
      
      
      <td valign=top align=right>
        <strong>2007-05-01</strong>
      </td>
      <td>
        
          <strong>Measuring Performance, Power, and Temperature from Real Processors paper accepted</strong><br>
	  Francisco J. Mesa-Martinez, Michael Brown, Joseph Nayfach-Battilana, and Jose Renau, 1st Workshop on Experimental Computer Science (FCRC), June 2007.
        
        
    </TR>
      
      
      
      <td valign=top align=right>
        <strong>2007-02-02</strong>
      </td>
      <td>
        
          <strong>SUN OpenSPARC Center of Excellence at Santa Cruz</strong><br>
        
        
	  <p>Sun created the first ever OpenSPARC Center of Excellence at UCSC.
        
    </TR>
      
      
      
      <td valign=top align=right>
        <strong>2007-02-01</strong>
      </td>
      <td>
        
          <strong>SUN Academic Excellence Grant ($110K)</strong><br>
        
        
	  <p>Sun donated $110K equipment to our group. Thanks Sun for this wonderful gift.
        
    </TR>
      
      
      
      <td valign=top align=right>
        <strong>2006-09-01</strong>
      </td>
      <td>
        
          <strong>SEED Scalable, Efficient Enforcement of Dependences paper accepted</strong><br>
	  Francisco J. Mesa-Martinez, Michael C.Huang, and Jose Renau, 15th  International Conference on Parallel Architectures and Compilation Techniques (<strong>PACT</strong>), September 2006.
        
        
    </TR>
      
      
      
      <td valign=top align=right>
        <strong>2006-06-01</strong>
      </td>
      <td>
        
          <strong>Printed Circuit Board Layout Time Estimation paper accepted</strong><br>
	  Cyrus  Bazeghi  and  Jose Renau,  7th  Workshop  on Complexity-Effective Design (<strong>WCED</strong>),  held in conjunction with ISCA-33, June 2006.
        
        
    </TR>
      
      
      
      <td valign=top align=right>
        <strong>2006-06-01</strong>
      </td>
      <td>
        
          <strong>SCOORE Santa Cruz Out-of-Order RISC Engine, FPGA Design Issues paper accepted</strong><br>
	  Francisco J.  Mesa-Martinez, Abhishek Sharma, Andrew W.  Hill, Carlos A.  Cabrera, Cyrus Bazeghi, Hari Kolakaleti, Joseph Nayfach, Keertika Singh, Kevin S. Halle, Matthew D. Fischler, Melisa Nuñez, Sangeetha Nair, Suraj Narender Kurapati, Wael Ali Ashmawi, and Jose Renau , Workshop on Architectural Research Prototyping (<strong>WARP</strong>), held inconjunction with ISCA-33, June 2006.
        
        
    </TR>
      
      
      
      <td valign=top align=right>
        <strong>2006-05-01</strong>
      </td>
      <td>
        
          <strong>IES Berkeley/France Fund ($9K)</strong><br>
        
        
	  <p>This small grant is shared with <a href="http://www-rocq.inria.fr/~acohen/index.html.en">Albert Cohen</a> from INRIA. The objective is to establish a collaboration between the two centers.
        
    </TR>
      
      
      
      <td valign=top align=right>
        <strong>2006-03-01</strong>
      </td>
      <td>
        
          <strong>Using Checkpoint-Assisted Value Prediction to Hide L2 Misses paper accepted</strong><br>
	  Luis Ceze, Karin Strauss, James Tuck, Jose Renau, and Josep Torrellas, ACM's Transactions on Architecture and Code Optimization (<strong>TACO</strong>), March 2006.
        
        
    </TR>
      
      
      
      <td valign=top align=right>
        <strong>2006-03-01</strong>
      </td>
      <td>
        
          <strong>POSH A TLS Compiler that Exploits Program Structure paper accepted</strong><br>
	  Wei Liu, James Tuck, Luis Ceze, Wonsun Ahn, Karin Strauss, Jose Renau and Josep Torrellas, ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming (<strong>PPoPP</strong>), March 2006.
        
        
    </TR>
      
      
      
      <td valign=top align=right>
        <strong>2006-02-01</strong>
      </td>
      <td>
        
          <strong>Special Research Grant from UCSC ($12K)</strong><br>
        
        
	  <p>Small explorative grant to rent/purchase equipment to get preliminary results on thermal projects.
        
    </TR>
      
      
      
      <td valign=top align=right>
        <strong>2006-01-20</strong>
      </td>
      <td>
        
          <strong>NASA/UARC "Checkpointed Fault Tolerant FPGA Systems" ($50K)</strong><br>
        
        
	  <p>Grant to support the development of the SCOORE project.
        
    </TR>
      
      
      
      <td valign=top align=right>
        <strong>2006-01-20</strong>
      </td>
      <td>
        
          <strong>NSF CAREER ($400K)</strong><br>
        
        
	  <p>The goal of this CAREER is to understand, estimate, and reduce processor design complexity. To do so, the PI plans to develop uComplexity metrics to understand and estimate processor design complexity. The uComplexity metric consist of three main parts, namely a procedure to account for the contributions of the different components in the design, accurate statistical regression of experimental measures using a nonlinear mixed-effects model, and a productivity adjustment to account for the productivities of different teams. Once the metrics are developed, the we plan to develop new approaches to reduce processor design complexity.
        
    </TR>
      
      
      
      <td valign=top align=right>
        <strong>2006-01-01</strong>
      </td>
      <td>
        
          <strong>Energy-Efficient Thread-Level Speculation on a CMP paper accepted</strong><br>
	  Jose Renau, Karin Strauss, Luis Ceze, Wei Liu, Smruti Sarangi, James Tuck, and Josep Torrellas, IEEE Micro Special Issue <strong>Micro's Top Picks</strong> from Computer Architecture Conferences, January-February 2006.
        
        
    </TR>
      
      
      
      <td valign=top align=right>
        <strong>2005-11-01</strong>
      </td>
      <td>
        
          <strong>uComplexity Estimating Processor Design Effort paper accepted</strong><br>
	  Cyrus Bazeghi, Francisco J. Mesa-Martinez, and Jose Renau. 38th International Symposium on Microarchitecture (<strong>MICRO</strong>), November 2005.
        
        
    </TR>
      
      
      
      <td valign=top align=right>
        <strong>2005-10-01</strong>
      </td>
      <td>
        
          <strong>Sun grid donation of 100K CPU hours</strong><br>
        
        
	  <p>Sun has donated 100K CPU on their <a href="http://www.sun.com/service/sungrid/index.jsp">sungrid</a> project. We are not going to have CPU constraints the next year.
        
    </TR>
      
      
      
      <td valign=top align=right>
        <strong>2005-10-01</strong>
      </td>
      <td>
        
          <strong>Sun Niagara donation</strong><br>
        
        
	  <p>Sun donated a Niagara (T1) machine to our group. Thanks for the support.
        
    </TR>
      
      
      
      <td valign=top align=right>
        <strong>2005-09-01</strong>
      </td>
      <td>
        
          <strong>POSH A Profiler-Enhanced TLS Compiler that Leverages Program Structure paper accepted</strong><br>
	  Wei Liu, James Tuck, Luis Ceze, Karin Strauss, Jose Renau, and Josep Torrellas. The Second Watson Conference on Interaction between Architecture, Circuits, and Compilers (<strong>P=AC2</strong>), September 2005.
        
        
    </TR>
      
      
      
      <td valign=top align=right>
        <strong>2005-06-01</strong>
      </td>
      <td>
        
          <strong>Thread-Level Speculation on a CMP Can Be Energy Efficient paper accepted</strong><br>
	  Jose Renau, Karin Strauss, Luis Ceze, Wei Liu, Smruti Sarangi, James Tuck, and Josep Torrellas. International Conference on Supercomputing (<strong>ICS</strong>), June 2005.
        
        
    </TR>
      
      
      
      <td valign=top align=right>
        <strong>2005-06-01</strong>
      </td>
      <td>
        
          <strong>Tasking with Out-of-Order Spawn in TLS Chip Multiprocessors Microarchitecture and Compilation paper accepted</strong><br>
	  Jose Renau, James Tuck, Wei Liu, Luis Ceze, Karin Strauss, and Josep Torrellas. International Conference on Supercomputing (<strong>ICS</strong>), June 2005.
        
        
    </TR>
      
      
      
      <td valign=top align=right>
        <strong>2005-04-01</strong>
      </td>
      <td>
        
          <strong>Altera Equipment Donation</strong><br>
        
        
	  <p>We have floating Quartus licenses.
        
    </TR>
      
      
      
      <td valign=top align=right>
        <strong>2004-12-01</strong>
      </td>
      <td>
        
          <strong>CAVA Hiding L2 Misses with Checkpoint-Assisted Value Prediction paper accepted</strong><br>
	  Luis Ceze, Karin Strauss, James Tuck, Jose Renau, and Josep Torrellas, IEEE TCCA Computer Architecture Letters (<strong>TCCA</strong>), Dec 2004.
        
        
    </TR>
      
      
      
      <td valign=top align=right>
        <strong>2004-10-01</strong>
      </td>
      <td>
        
          <strong>HPCS Complexity Management (Prime DoD/DARPA, Agency UIUC)</strong><br>
        
        
	  <p>Small grant to purchase some equipment.
        
    </TR>
      
      
      
      <td valign=top align=right>
        <strong>2004-07-01</strong>
      </td>
      <td>
        
          <strong>UCSC Faculty Development award ($2K)</strong><br>
        
        
	  <p>First small grant for our group.
        
    </TR>
      
      
      
      <td valign=top align=right>
        <strong>2003-09-01</strong>
      </td>
      <td>
        
          <strong>Managing Multiple Low-Power Adaptation Techniques The Positional Approach paper accepted</strong><br>
	  Michael Huang, Jose Renau and Josep Torrellas, Sidebar on Special Issue on Power-Aware Computing, (<strong>IEEE Computer</strong>), December 2003.
        
        
    </TR>
      
      
      
      <td valign=top align=right>
        <strong>2003-06-01</strong>
      </td>
      <td>
        
          <strong>Positional Adaptation of Processors Application to Energy Reduction paper accepted</strong><br>
	  Michael Huang, Jose Renau, and Josep Torrellas, International Symposium on Computer Architecture (<strong>ISCA</strong>), June 2003.
        
        
    </TR>
      
      
      
      <td valign=top align=right>
        <strong>2003-06-01</strong>
      </td>
      <td>
        
          <strong>Programming a Parallel Intelligent Memory System paper accepted</strong><br>
	  Basilio B. Fraguela, Jose Renau, Paul Feautrier, David Padua, and Josep Torrellas, Symposium on Principles and Practice of Parallel Programming (<strong>PPoPP</strong>), June 2003.
        
        
    </TR>
      
      
      
      <td valign=top align=right>
        <strong>2002-11-01</strong>
      </td>
      <td>
        
          <strong>Cherry Checkpointed Early Resource Recycling in Out-of-order Microprocessors paper accepted</strong><br>
	  Jose F. Martinez (Cornell University), Jose Renau (University of Illinois), Michael Huang (University of Rochester), Milos Prvulovic, and Josep Torrellas (University of Illinois), 35th International Symposium on Microarchitecture (<strong>MICRO</strong>), November 2002.
        
        
    </TR>
      
      
      
      <td valign=top align=right>
        <strong>2002-08-01</strong>
      </td>
      <td>
        
          <strong>Energy-Efficient Hybrid Wakeup Logic paper accepted</strong><br>
	  Michael Huang, Jose Renau, and Josep Torrellas, International Symposium on Low Power Electronics and Design (<strong>ISLPED</strong>), August 2002.
        
        
    </TR>
      
      
      
      <td valign=top align=right>
        <strong>2002-06-01</strong>
      </td>
      <td>
        
          <strong>A Framework for Dynamic Energy Efficiency and Temperature Management paper accepted</strong><br>
	  Michael Huang, Jose Renau, and Josep Torrellas Journal on Instruction Level Parallelism (<strong>JILP</strong>), 2002.
        
        
    </TR>
      
      
      
      <td valign=top align=right>
        <strong>2001-12-01</strong>
      </td>
      <td>
        
          <strong>Profiled-Based Energy Reduction for High-Performance Processors paper accepted</strong><br>
	  Wei Huang, Jose Renau, and Josep Torrellas, 4th ACM Workshop on Feedback-Directed and Dynamic Optimization, December 2001.
        
        
    </TR>
      
      
      
      <td valign=top align=right>
        <strong>2001-06-01</strong>
      </td>
      <td>
        
          <strong>Energy/Performance Design of Memory Hierarchies for Processor-In-Memory Chips paper accepted</strong><br>
	  Wei Huang, Jose Renau, Seung-Moon Yoo, and Josep Torrellas, 2nd Workshop on Intelligent Memory Systems, November 2000, Lecture Notes in Computer Science(Vol.  2107) by Springer-Verlag, 2001.
        
        
    </TR>
      
      
      
      <td valign=top align=right>
        <strong>2001-08-01</strong>
      </td>
      <td>
        
          <strong>Cache Decomposition for Energy-Efficient Processors paper accepted</strong><br>
	  Michael Huang, Jose Renau, Seung-Moon Yoo, and Josep Torrellas , International Symposium on Low Power Electronics and Design (<strong>ISLPED</strong>), August 2001.
        
        
    </TR>
      
      
      
      <td valign=top align=right>
        <strong>2000-12-01</strong>
      </td>
      <td>
        
          <strong>A Framework for Dynamic Energy Efficiency and Temperature Management paper accepted</strong><br>
	  Michael Huang, Jose Renau, Seung-Moon Yoo, and Josep Torrellas, 33rd International Symposium on Microarchitecture (<strong>MICRO</strong>), December 2000.
        
        
    </TR>
      
      
      
      <td valign=top align=right>
        <strong>2000-06-01</strong>
      </td>
      <td>
        
          <strong>Memory Hierarchies in Intelligent Memories Energy/Performance Design paper accepted</strong><br>
	  Wei Huang, Jose Renau, Seung-Moon Yoo, and Josep Torrellas, Ninth Workshop on Scalable Shared Memory Multiprocessors, June, 2000.
        
        
    </TR>
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
          </TABLE>
        </td>

      </tr>
    </table>
    <script src="http://www.google-analytics.com/urchin.js" type="text/javascript">
    </script>
    <script type="text/javascript">
      _uacct = "UA-1243525-1";
      urchinTracker();
    </script>
  </body>
</html>
