<!DOCTYPE  html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en"><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8"/><title>VectorPath 815 Accelerator Card</title><link href="navigation.css" rel="stylesheet" type="text/css"/><link href="document.css" rel="stylesheet" type="text/css"/></head><body><p class="top_nav"><a href="part55.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_GDDR6_Reference_Design_Guide_RD017.html">Contents</a><span> | </span><a href="part57.htm">Next &gt;</a></p><p class="s9" style="padding-top: 16pt;padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark59">&zwnj;</a>VectorPath 815 Accelerator Card</p><p style="padding-top: 7pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">The GDDR6 banks are configured to interface with MT61K512M32-<u>E</u> Micron devices when targeting the Speedster7t AC7t1500 (production silicon) FPGA on the VectorPath 815 card. The design utilizes two PLL banks to configure the GDDR6 controller clocks at 1000 MHz and DC interface clocks at 275 MHz. The memory devices are configured to operate at a data rate of 16 Gbps in Ã—8 clamshell mode.</p><p style="padding-top: 2pt;text-indent: 0pt;text-align: left;"><br/></p><p class="nav">&nbsp;&nbsp;</p><p class="nav">&nbsp;</p><p class="nav"><a href="part55.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_GDDR6_Reference_Design_Guide_RD017.html">Contents</a><span> | </span><a href="part57.htm">Next &gt;</a></p><p class="nav">&nbsp;&nbsp;</p></body></html>
