$date
	Tue Jan 09 21:19:14 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module shift_reg_tb $end
$var wire 4 ! q [3:0] $end
$var reg 1 " clk $end
$var reg 2 # cntrl [1:0] $end
$var reg 4 $ d [3:0] $end
$var reg 1 % reset $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 2 & cntrl [1:0] $end
$var wire 4 ' d [3:0] $end
$var wire 4 ( q [3:0] $end
$var wire 1 % reset $end
$var reg 4 ) r_next [3:0] $end
$var reg 4 * r_reg [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx *
b1 )
bx (
b1 '
bx &
0%
b1 $
bx #
0"
bx !
$end
#5000
b1 !
b1 (
b1 *
1"
#10000
b11 )
0"
b1 #
b1 &
#15000
b111 )
b11 !
b11 (
b11 *
1"
#20000
0"
#25000
b1111 )
b111 !
b111 (
b111 *
1"
#30000
0"
#35000
b1111 !
b1111 (
b1111 *
1"
#40000
b111 )
0"
b10 #
b10 &
#45000
b11 )
b111 !
b111 (
b111 *
1"
#50000
0"
#55000
b1 )
b11 !
b11 (
b11 *
1"
#60000
0"
#65000
b0 )
b1 !
b1 (
b1 *
1"
#70000
0"
