Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Mon Oct 10 18:39:45 2022
| Host         : aditya-Vostro-3559 running 64-bit Ubuntu 22.04.1 LTS
| Command      : report_control_sets -verbose -file FIFO_v_control_sets_placed.rpt
| Design       : FIFO_v
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     7 |
|    Minimum number of control sets                        |     7 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    30 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     7 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            1 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               2 |            1 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              38 |            8 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------+----------------------+------------------+----------------+--------------+
|  Clock Signal  |     Enable Signal    |   Set/Reset Signal   | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+----------------------+----------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | err_i_2_n_0          | err_i_1_n_0          |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG |                      | data_out[23]_i_1_n_0 |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG | rd_ptr[0]_i_1_n_0    | data_out[23]_i_1_n_0 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | wr_ptr[0]_i_1_n_0    | data_out[23]_i_1_n_0 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | q_reg[4]_i_1_n_0     | data_out[23]_i_1_n_0 |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | data_out[23]_i_2_n_0 | data_out[23]_i_1_n_0 |                4 |             24 |         6.00 |
|  clk_IBUF_BUFG |                      |                      |                9 |             66 |         7.33 |
+----------------+----------------------+----------------------+------------------+----------------+--------------+


