#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x10d63a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x11197a0 .scope module, "tb" "tb" 3 211;
 .timescale -12 -12;
L_0x10d46d0 .functor NOT 1, L_0x114d9e0, C4<0>, C4<0>, C4<0>;
L_0x114d6f0 .functor XOR 8, L_0x114d490, L_0x114d650, C4<00000000>, C4<00000000>;
L_0x114d8d0 .functor XOR 8, L_0x114d6f0, L_0x114d800, C4<00000000>, C4<00000000>;
v0x114b070_0 .net *"_ivl_10", 7 0, L_0x114d800;  1 drivers
v0x114b170_0 .net *"_ivl_12", 7 0, L_0x114d8d0;  1 drivers
v0x114b250_0 .net *"_ivl_2", 7 0, L_0x114d3f0;  1 drivers
v0x114b310_0 .net *"_ivl_4", 7 0, L_0x114d490;  1 drivers
v0x114b3f0_0 .net *"_ivl_6", 7 0, L_0x114d650;  1 drivers
v0x114b520_0 .net *"_ivl_8", 7 0, L_0x114d6f0;  1 drivers
v0x114b600_0 .net "areset", 0 0, L_0x10d4ae0;  1 drivers
v0x114b6a0_0 .var "clk", 0 0;
v0x114b740_0 .net "predict_history_dut", 6 0, v0x114a240_0;  1 drivers
v0x114b890_0 .net "predict_history_ref", 6 0, L_0x114d260;  1 drivers
v0x114b930_0 .net "predict_pc", 6 0, L_0x114c4f0;  1 drivers
v0x114b9d0_0 .net "predict_taken_dut", 0 0, v0x114a560_0;  1 drivers
v0x114ba70_0 .net "predict_taken_ref", 0 0, L_0x114d0a0;  1 drivers
v0x114bb10_0 .net "predict_valid", 0 0, v0x1147610_0;  1 drivers
v0x114bbb0_0 .var/2u "stats1", 223 0;
v0x114bc50_0 .var/2u "strobe", 0 0;
v0x114bd10_0 .net "tb_match", 0 0, L_0x114d9e0;  1 drivers
v0x114bec0_0 .net "tb_mismatch", 0 0, L_0x10d46d0;  1 drivers
v0x114bf60_0 .net "train_history", 6 0, L_0x114caa0;  1 drivers
v0x114c020_0 .net "train_mispredicted", 0 0, L_0x114c940;  1 drivers
v0x114c0c0_0 .net "train_pc", 6 0, L_0x114cc30;  1 drivers
v0x114c180_0 .net "train_taken", 0 0, L_0x114c720;  1 drivers
v0x114c220_0 .net "train_valid", 0 0, v0x1147f90_0;  1 drivers
v0x114c2c0_0 .net "wavedrom_enable", 0 0, v0x1148060_0;  1 drivers
v0x114c360_0 .net/2s "wavedrom_hide_after_time", 31 0, v0x1148100_0;  1 drivers
v0x114c400_0 .net "wavedrom_title", 511 0, v0x11481e0_0;  1 drivers
L_0x114d3f0 .concat [ 7 1 0 0], L_0x114d260, L_0x114d0a0;
L_0x114d490 .concat [ 7 1 0 0], L_0x114d260, L_0x114d0a0;
L_0x114d650 .concat [ 7 1 0 0], v0x114a240_0, v0x114a560_0;
L_0x114d800 .concat [ 7 1 0 0], L_0x114d260, L_0x114d0a0;
L_0x114d9e0 .cmp/eeq 8, L_0x114d3f0, L_0x114d8d0;
S_0x10d3a50 .scope module, "good1" "reference_module" 3 268, 3 4 0, S_0x11197a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
P_0x1119bb0 .param/l "LNT" 0 3 22, C4<01>;
P_0x1119bf0 .param/l "LT" 0 3 22, C4<10>;
P_0x1119c30 .param/l "SNT" 0 3 22, C4<00>;
P_0x1119c70 .param/l "ST" 0 3 22, C4<11>;
P_0x1119cb0 .param/l "n" 0 3 19, +C4<00000000000000000000000000000111>;
L_0x10d4fc0 .functor XOR 7, v0x11457b0_0, L_0x114c4f0, C4<0000000>, C4<0000000>;
L_0x10ffc50 .functor XOR 7, L_0x114caa0, L_0x114cc30, C4<0000000>, C4<0000000>;
v0x11129e0_0 .net *"_ivl_11", 0 0, L_0x114cfb0;  1 drivers
L_0x7f1f6e5261c8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1112cb0_0 .net *"_ivl_12", 0 0, L_0x7f1f6e5261c8;  1 drivers
L_0x7f1f6e526210 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x10d4740_0 .net *"_ivl_16", 6 0, L_0x7f1f6e526210;  1 drivers
v0x10d4980_0 .net *"_ivl_4", 1 0, L_0x114cdc0;  1 drivers
v0x10d4b50_0 .net *"_ivl_6", 8 0, L_0x114cec0;  1 drivers
L_0x7f1f6e526180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x10d50b0_0 .net *"_ivl_9", 1 0, L_0x7f1f6e526180;  1 drivers
v0x1145490_0 .net "areset", 0 0, L_0x10d4ae0;  alias, 1 drivers
v0x1145550_0 .net "clk", 0 0, v0x114b6a0_0;  1 drivers
v0x1145610 .array "pht", 0 127, 1 0;
v0x11456d0_0 .net "predict_history", 6 0, L_0x114d260;  alias, 1 drivers
v0x11457b0_0 .var "predict_history_r", 6 0;
v0x1145890_0 .net "predict_index", 6 0, L_0x10d4fc0;  1 drivers
v0x1145970_0 .net "predict_pc", 6 0, L_0x114c4f0;  alias, 1 drivers
v0x1145a50_0 .net "predict_taken", 0 0, L_0x114d0a0;  alias, 1 drivers
v0x1145b10_0 .net "predict_valid", 0 0, v0x1147610_0;  alias, 1 drivers
v0x1145bd0_0 .net "train_history", 6 0, L_0x114caa0;  alias, 1 drivers
v0x1145cb0_0 .net "train_index", 6 0, L_0x10ffc50;  1 drivers
v0x1145d90_0 .net "train_mispredicted", 0 0, L_0x114c940;  alias, 1 drivers
v0x1145e50_0 .net "train_pc", 6 0, L_0x114cc30;  alias, 1 drivers
v0x1145f30_0 .net "train_taken", 0 0, L_0x114c720;  alias, 1 drivers
v0x1145ff0_0 .net "train_valid", 0 0, v0x1147f90_0;  alias, 1 drivers
E_0x10e54e0 .event posedge, v0x1145490_0, v0x1145550_0;
L_0x114cdc0 .array/port v0x1145610, L_0x114cec0;
L_0x114cec0 .concat [ 7 2 0 0], L_0x10d4fc0, L_0x7f1f6e526180;
L_0x114cfb0 .part L_0x114cdc0, 1, 1;
L_0x114d0a0 .functor MUXZ 1, L_0x7f1f6e5261c8, L_0x114cfb0, v0x1147610_0, C4<>;
L_0x114d260 .functor MUXZ 7, L_0x7f1f6e526210, v0x11457b0_0, v0x1147610_0, C4<>;
S_0x10d7bd0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 30, 3 30 0, S_0x10d3a50;
 .timescale -12 -12;
v0x11125c0_0 .var/i "i", 31 0;
S_0x1146210 .scope module, "stim1" "stimulus_gen" 3 257, 3 51 0, S_0x11197a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "areset";
    .port_info 2 /OUTPUT 1 "predict_valid";
    .port_info 3 /OUTPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "train_valid";
    .port_info 5 /OUTPUT 1 "train_taken";
    .port_info 6 /OUTPUT 1 "train_mispredicted";
    .port_info 7 /OUTPUT 7 "train_history";
    .port_info 8 /OUTPUT 7 "train_pc";
    .port_info 9 /INPUT 1 "tb_match";
    .port_info 10 /OUTPUT 512 "wavedrom_title";
    .port_info 11 /OUTPUT 1 "wavedrom_enable";
    .port_info 12 /OUTPUT 32 "wavedrom_hide_after_time";
P_0x11463c0 .param/l "N" 0 3 52, +C4<00000000000000000000000000000111>;
L_0x10d4ae0 .functor BUFZ 1, v0x11476e0_0, C4<0>, C4<0>, C4<0>;
L_0x7f1f6e5260a8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1146ea0_0 .net *"_ivl_10", 0 0, L_0x7f1f6e5260a8;  1 drivers
L_0x7f1f6e5260f0 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x1146f80_0 .net *"_ivl_14", 6 0, L_0x7f1f6e5260f0;  1 drivers
L_0x7f1f6e526138 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x1147060_0 .net *"_ivl_18", 6 0, L_0x7f1f6e526138;  1 drivers
L_0x7f1f6e526018 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x1147120_0 .net *"_ivl_2", 6 0, L_0x7f1f6e526018;  1 drivers
L_0x7f1f6e526060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1147200_0 .net *"_ivl_6", 0 0, L_0x7f1f6e526060;  1 drivers
v0x1147330_0 .net "areset", 0 0, L_0x10d4ae0;  alias, 1 drivers
v0x11473d0_0 .net "clk", 0 0, v0x114b6a0_0;  alias, 1 drivers
v0x11474a0_0 .net "predict_pc", 6 0, L_0x114c4f0;  alias, 1 drivers
v0x1147570_0 .var "predict_pc_r", 6 0;
v0x1147610_0 .var "predict_valid", 0 0;
v0x11476e0_0 .var "reset", 0 0;
v0x1147780_0 .net "tb_match", 0 0, L_0x114d9e0;  alias, 1 drivers
v0x1147840_0 .net "train_history", 6 0, L_0x114caa0;  alias, 1 drivers
v0x1147930_0 .var "train_history_r", 6 0;
v0x11479f0_0 .net "train_mispredicted", 0 0, L_0x114c940;  alias, 1 drivers
v0x1147ac0_0 .var "train_mispredicted_r", 0 0;
v0x1147b60_0 .net "train_pc", 6 0, L_0x114cc30;  alias, 1 drivers
v0x1147d60_0 .var "train_pc_r", 6 0;
v0x1147e20_0 .net "train_taken", 0 0, L_0x114c720;  alias, 1 drivers
v0x1147ef0_0 .var "train_taken_r", 0 0;
v0x1147f90_0 .var "train_valid", 0 0;
v0x1148060_0 .var "wavedrom_enable", 0 0;
v0x1148100_0 .var/2s "wavedrom_hide_after_time", 31 0;
v0x11481e0_0 .var "wavedrom_title", 511 0;
E_0x10e4980/0 .event negedge, v0x1145550_0;
E_0x10e4980/1 .event posedge, v0x1145550_0;
E_0x10e4980 .event/or E_0x10e4980/0, E_0x10e4980/1;
L_0x114c4f0 .functor MUXZ 7, L_0x7f1f6e526018, v0x1147570_0, v0x1147610_0, C4<>;
L_0x114c720 .functor MUXZ 1, L_0x7f1f6e526060, v0x1147ef0_0, v0x1147f90_0, C4<>;
L_0x114c940 .functor MUXZ 1, L_0x7f1f6e5260a8, v0x1147ac0_0, v0x1147f90_0, C4<>;
L_0x114caa0 .functor MUXZ 7, L_0x7f1f6e5260f0, v0x1147930_0, v0x1147f90_0, C4<>;
L_0x114cc30 .functor MUXZ 7, L_0x7f1f6e526138, v0x1147d60_0, v0x1147f90_0, C4<>;
S_0x1146480 .scope task, "reset_test" "reset_test" 3 86, 3 86 0, S_0x1146210;
 .timescale -12 -12;
v0x11466e0_0 .var/2u "arfail", 0 0;
v0x11467c0_0 .var "async", 0 0;
v0x1146880_0 .var/2u "datafail", 0 0;
v0x1146920_0 .var/2u "srfail", 0 0;
E_0x10e4730 .event posedge, v0x1145550_0;
E_0x10c69f0 .event negedge, v0x1145550_0;
TD_tb.stim1.reset_test ;
    %wait E_0x10e4730;
    %wait E_0x10e4730;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11476e0_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x10e4730;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0x10c69f0;
    %load/vec4 v0x1147780_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x1146880_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11476e0_0, 0;
    %wait E_0x10e4730;
    %load/vec4 v0x1147780_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x11466e0_0, 0, 1;
    %wait E_0x10e4730;
    %load/vec4 v0x1147780_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x1146920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11476e0_0, 0;
    %load/vec4 v0x1146920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 100 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x11466e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x11467c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0x1146880_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x11467c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 102 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0x11469e0 .scope task, "wavedrom_start" "wavedrom_start" 3 77, 3 77 0, S_0x1146210;
 .timescale -12 -12;
v0x1146be0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1146cc0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 80, 3 80 0, S_0x1146210;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1148460 .scope module, "top_module1" "top_module" 3 281, 4 1 0, S_0x11197a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
L_0x10ee860 .functor XOR 7, L_0x114c4f0, v0x114a1a0_0, C4<0000000>, C4<0000000>;
L_0x1124b50 .functor XOR 7, L_0x114cc30, L_0x114caa0, C4<0000000>, C4<0000000>;
v0x1148ec0 .array "PHT", 0 127, 1 0;
v0x1149fa0_0 .net "areset", 0 0, L_0x10d4ae0;  alias, 1 drivers
v0x114a0b0_0 .net "clk", 0 0, v0x114b6a0_0;  alias, 1 drivers
v0x114a1a0_0 .var "global_history", 6 0;
v0x114a240_0 .var "predict_history", 6 0;
v0x114a370_0 .net "predict_index", 6 0, L_0x10ee860;  1 drivers
v0x114a450_0 .net "predict_pc", 6 0, L_0x114c4f0;  alias, 1 drivers
v0x114a560_0 .var "predict_taken", 0 0;
v0x114a620_0 .net "predict_valid", 0 0, v0x1147610_0;  alias, 1 drivers
v0x114a6c0_0 .net "train_history", 6 0, L_0x114caa0;  alias, 1 drivers
v0x114a7d0_0 .net "train_index", 6 0, L_0x1124b50;  1 drivers
v0x114a8b0_0 .net "train_mispredicted", 0 0, L_0x114c940;  alias, 1 drivers
v0x114a9a0_0 .net "train_pc", 6 0, L_0x114cc30;  alias, 1 drivers
v0x114aab0_0 .net "train_taken", 0 0, L_0x114c720;  alias, 1 drivers
v0x114aba0_0 .net "train_valid", 0 0, v0x1147f90_0;  alias, 1 drivers
v0x1148ec0_0 .array/port v0x1148ec0, 0;
E_0x112b470/0 .event anyedge, v0x1145ff0_0, v0x114a7d0_0, v0x114a370_0, v0x1148ec0_0;
v0x1148ec0_1 .array/port v0x1148ec0, 1;
v0x1148ec0_2 .array/port v0x1148ec0, 2;
v0x1148ec0_3 .array/port v0x1148ec0, 3;
v0x1148ec0_4 .array/port v0x1148ec0, 4;
E_0x112b470/1 .event anyedge, v0x1148ec0_1, v0x1148ec0_2, v0x1148ec0_3, v0x1148ec0_4;
v0x1148ec0_5 .array/port v0x1148ec0, 5;
v0x1148ec0_6 .array/port v0x1148ec0, 6;
v0x1148ec0_7 .array/port v0x1148ec0, 7;
v0x1148ec0_8 .array/port v0x1148ec0, 8;
E_0x112b470/2 .event anyedge, v0x1148ec0_5, v0x1148ec0_6, v0x1148ec0_7, v0x1148ec0_8;
v0x1148ec0_9 .array/port v0x1148ec0, 9;
v0x1148ec0_10 .array/port v0x1148ec0, 10;
v0x1148ec0_11 .array/port v0x1148ec0, 11;
v0x1148ec0_12 .array/port v0x1148ec0, 12;
E_0x112b470/3 .event anyedge, v0x1148ec0_9, v0x1148ec0_10, v0x1148ec0_11, v0x1148ec0_12;
v0x1148ec0_13 .array/port v0x1148ec0, 13;
v0x1148ec0_14 .array/port v0x1148ec0, 14;
v0x1148ec0_15 .array/port v0x1148ec0, 15;
v0x1148ec0_16 .array/port v0x1148ec0, 16;
E_0x112b470/4 .event anyedge, v0x1148ec0_13, v0x1148ec0_14, v0x1148ec0_15, v0x1148ec0_16;
v0x1148ec0_17 .array/port v0x1148ec0, 17;
v0x1148ec0_18 .array/port v0x1148ec0, 18;
v0x1148ec0_19 .array/port v0x1148ec0, 19;
v0x1148ec0_20 .array/port v0x1148ec0, 20;
E_0x112b470/5 .event anyedge, v0x1148ec0_17, v0x1148ec0_18, v0x1148ec0_19, v0x1148ec0_20;
v0x1148ec0_21 .array/port v0x1148ec0, 21;
v0x1148ec0_22 .array/port v0x1148ec0, 22;
v0x1148ec0_23 .array/port v0x1148ec0, 23;
v0x1148ec0_24 .array/port v0x1148ec0, 24;
E_0x112b470/6 .event anyedge, v0x1148ec0_21, v0x1148ec0_22, v0x1148ec0_23, v0x1148ec0_24;
v0x1148ec0_25 .array/port v0x1148ec0, 25;
v0x1148ec0_26 .array/port v0x1148ec0, 26;
v0x1148ec0_27 .array/port v0x1148ec0, 27;
v0x1148ec0_28 .array/port v0x1148ec0, 28;
E_0x112b470/7 .event anyedge, v0x1148ec0_25, v0x1148ec0_26, v0x1148ec0_27, v0x1148ec0_28;
v0x1148ec0_29 .array/port v0x1148ec0, 29;
v0x1148ec0_30 .array/port v0x1148ec0, 30;
v0x1148ec0_31 .array/port v0x1148ec0, 31;
v0x1148ec0_32 .array/port v0x1148ec0, 32;
E_0x112b470/8 .event anyedge, v0x1148ec0_29, v0x1148ec0_30, v0x1148ec0_31, v0x1148ec0_32;
v0x1148ec0_33 .array/port v0x1148ec0, 33;
v0x1148ec0_34 .array/port v0x1148ec0, 34;
v0x1148ec0_35 .array/port v0x1148ec0, 35;
v0x1148ec0_36 .array/port v0x1148ec0, 36;
E_0x112b470/9 .event anyedge, v0x1148ec0_33, v0x1148ec0_34, v0x1148ec0_35, v0x1148ec0_36;
v0x1148ec0_37 .array/port v0x1148ec0, 37;
v0x1148ec0_38 .array/port v0x1148ec0, 38;
v0x1148ec0_39 .array/port v0x1148ec0, 39;
v0x1148ec0_40 .array/port v0x1148ec0, 40;
E_0x112b470/10 .event anyedge, v0x1148ec0_37, v0x1148ec0_38, v0x1148ec0_39, v0x1148ec0_40;
v0x1148ec0_41 .array/port v0x1148ec0, 41;
v0x1148ec0_42 .array/port v0x1148ec0, 42;
v0x1148ec0_43 .array/port v0x1148ec0, 43;
v0x1148ec0_44 .array/port v0x1148ec0, 44;
E_0x112b470/11 .event anyedge, v0x1148ec0_41, v0x1148ec0_42, v0x1148ec0_43, v0x1148ec0_44;
v0x1148ec0_45 .array/port v0x1148ec0, 45;
v0x1148ec0_46 .array/port v0x1148ec0, 46;
v0x1148ec0_47 .array/port v0x1148ec0, 47;
v0x1148ec0_48 .array/port v0x1148ec0, 48;
E_0x112b470/12 .event anyedge, v0x1148ec0_45, v0x1148ec0_46, v0x1148ec0_47, v0x1148ec0_48;
v0x1148ec0_49 .array/port v0x1148ec0, 49;
v0x1148ec0_50 .array/port v0x1148ec0, 50;
v0x1148ec0_51 .array/port v0x1148ec0, 51;
v0x1148ec0_52 .array/port v0x1148ec0, 52;
E_0x112b470/13 .event anyedge, v0x1148ec0_49, v0x1148ec0_50, v0x1148ec0_51, v0x1148ec0_52;
v0x1148ec0_53 .array/port v0x1148ec0, 53;
v0x1148ec0_54 .array/port v0x1148ec0, 54;
v0x1148ec0_55 .array/port v0x1148ec0, 55;
v0x1148ec0_56 .array/port v0x1148ec0, 56;
E_0x112b470/14 .event anyedge, v0x1148ec0_53, v0x1148ec0_54, v0x1148ec0_55, v0x1148ec0_56;
v0x1148ec0_57 .array/port v0x1148ec0, 57;
v0x1148ec0_58 .array/port v0x1148ec0, 58;
v0x1148ec0_59 .array/port v0x1148ec0, 59;
v0x1148ec0_60 .array/port v0x1148ec0, 60;
E_0x112b470/15 .event anyedge, v0x1148ec0_57, v0x1148ec0_58, v0x1148ec0_59, v0x1148ec0_60;
v0x1148ec0_61 .array/port v0x1148ec0, 61;
v0x1148ec0_62 .array/port v0x1148ec0, 62;
v0x1148ec0_63 .array/port v0x1148ec0, 63;
v0x1148ec0_64 .array/port v0x1148ec0, 64;
E_0x112b470/16 .event anyedge, v0x1148ec0_61, v0x1148ec0_62, v0x1148ec0_63, v0x1148ec0_64;
v0x1148ec0_65 .array/port v0x1148ec0, 65;
v0x1148ec0_66 .array/port v0x1148ec0, 66;
v0x1148ec0_67 .array/port v0x1148ec0, 67;
v0x1148ec0_68 .array/port v0x1148ec0, 68;
E_0x112b470/17 .event anyedge, v0x1148ec0_65, v0x1148ec0_66, v0x1148ec0_67, v0x1148ec0_68;
v0x1148ec0_69 .array/port v0x1148ec0, 69;
v0x1148ec0_70 .array/port v0x1148ec0, 70;
v0x1148ec0_71 .array/port v0x1148ec0, 71;
v0x1148ec0_72 .array/port v0x1148ec0, 72;
E_0x112b470/18 .event anyedge, v0x1148ec0_69, v0x1148ec0_70, v0x1148ec0_71, v0x1148ec0_72;
v0x1148ec0_73 .array/port v0x1148ec0, 73;
v0x1148ec0_74 .array/port v0x1148ec0, 74;
v0x1148ec0_75 .array/port v0x1148ec0, 75;
v0x1148ec0_76 .array/port v0x1148ec0, 76;
E_0x112b470/19 .event anyedge, v0x1148ec0_73, v0x1148ec0_74, v0x1148ec0_75, v0x1148ec0_76;
v0x1148ec0_77 .array/port v0x1148ec0, 77;
v0x1148ec0_78 .array/port v0x1148ec0, 78;
v0x1148ec0_79 .array/port v0x1148ec0, 79;
v0x1148ec0_80 .array/port v0x1148ec0, 80;
E_0x112b470/20 .event anyedge, v0x1148ec0_77, v0x1148ec0_78, v0x1148ec0_79, v0x1148ec0_80;
v0x1148ec0_81 .array/port v0x1148ec0, 81;
v0x1148ec0_82 .array/port v0x1148ec0, 82;
v0x1148ec0_83 .array/port v0x1148ec0, 83;
v0x1148ec0_84 .array/port v0x1148ec0, 84;
E_0x112b470/21 .event anyedge, v0x1148ec0_81, v0x1148ec0_82, v0x1148ec0_83, v0x1148ec0_84;
v0x1148ec0_85 .array/port v0x1148ec0, 85;
v0x1148ec0_86 .array/port v0x1148ec0, 86;
v0x1148ec0_87 .array/port v0x1148ec0, 87;
v0x1148ec0_88 .array/port v0x1148ec0, 88;
E_0x112b470/22 .event anyedge, v0x1148ec0_85, v0x1148ec0_86, v0x1148ec0_87, v0x1148ec0_88;
v0x1148ec0_89 .array/port v0x1148ec0, 89;
v0x1148ec0_90 .array/port v0x1148ec0, 90;
v0x1148ec0_91 .array/port v0x1148ec0, 91;
v0x1148ec0_92 .array/port v0x1148ec0, 92;
E_0x112b470/23 .event anyedge, v0x1148ec0_89, v0x1148ec0_90, v0x1148ec0_91, v0x1148ec0_92;
v0x1148ec0_93 .array/port v0x1148ec0, 93;
v0x1148ec0_94 .array/port v0x1148ec0, 94;
v0x1148ec0_95 .array/port v0x1148ec0, 95;
v0x1148ec0_96 .array/port v0x1148ec0, 96;
E_0x112b470/24 .event anyedge, v0x1148ec0_93, v0x1148ec0_94, v0x1148ec0_95, v0x1148ec0_96;
v0x1148ec0_97 .array/port v0x1148ec0, 97;
v0x1148ec0_98 .array/port v0x1148ec0, 98;
v0x1148ec0_99 .array/port v0x1148ec0, 99;
v0x1148ec0_100 .array/port v0x1148ec0, 100;
E_0x112b470/25 .event anyedge, v0x1148ec0_97, v0x1148ec0_98, v0x1148ec0_99, v0x1148ec0_100;
v0x1148ec0_101 .array/port v0x1148ec0, 101;
v0x1148ec0_102 .array/port v0x1148ec0, 102;
v0x1148ec0_103 .array/port v0x1148ec0, 103;
v0x1148ec0_104 .array/port v0x1148ec0, 104;
E_0x112b470/26 .event anyedge, v0x1148ec0_101, v0x1148ec0_102, v0x1148ec0_103, v0x1148ec0_104;
v0x1148ec0_105 .array/port v0x1148ec0, 105;
v0x1148ec0_106 .array/port v0x1148ec0, 106;
v0x1148ec0_107 .array/port v0x1148ec0, 107;
v0x1148ec0_108 .array/port v0x1148ec0, 108;
E_0x112b470/27 .event anyedge, v0x1148ec0_105, v0x1148ec0_106, v0x1148ec0_107, v0x1148ec0_108;
v0x1148ec0_109 .array/port v0x1148ec0, 109;
v0x1148ec0_110 .array/port v0x1148ec0, 110;
v0x1148ec0_111 .array/port v0x1148ec0, 111;
v0x1148ec0_112 .array/port v0x1148ec0, 112;
E_0x112b470/28 .event anyedge, v0x1148ec0_109, v0x1148ec0_110, v0x1148ec0_111, v0x1148ec0_112;
v0x1148ec0_113 .array/port v0x1148ec0, 113;
v0x1148ec0_114 .array/port v0x1148ec0, 114;
v0x1148ec0_115 .array/port v0x1148ec0, 115;
v0x1148ec0_116 .array/port v0x1148ec0, 116;
E_0x112b470/29 .event anyedge, v0x1148ec0_113, v0x1148ec0_114, v0x1148ec0_115, v0x1148ec0_116;
v0x1148ec0_117 .array/port v0x1148ec0, 117;
v0x1148ec0_118 .array/port v0x1148ec0, 118;
v0x1148ec0_119 .array/port v0x1148ec0, 119;
v0x1148ec0_120 .array/port v0x1148ec0, 120;
E_0x112b470/30 .event anyedge, v0x1148ec0_117, v0x1148ec0_118, v0x1148ec0_119, v0x1148ec0_120;
v0x1148ec0_121 .array/port v0x1148ec0, 121;
v0x1148ec0_122 .array/port v0x1148ec0, 122;
v0x1148ec0_123 .array/port v0x1148ec0, 123;
v0x1148ec0_124 .array/port v0x1148ec0, 124;
E_0x112b470/31 .event anyedge, v0x1148ec0_121, v0x1148ec0_122, v0x1148ec0_123, v0x1148ec0_124;
v0x1148ec0_125 .array/port v0x1148ec0, 125;
v0x1148ec0_126 .array/port v0x1148ec0, 126;
v0x1148ec0_127 .array/port v0x1148ec0, 127;
E_0x112b470/32 .event anyedge, v0x1148ec0_125, v0x1148ec0_126, v0x1148ec0_127, v0x114a1a0_0;
E_0x112b470 .event/or E_0x112b470/0, E_0x112b470/1, E_0x112b470/2, E_0x112b470/3, E_0x112b470/4, E_0x112b470/5, E_0x112b470/6, E_0x112b470/7, E_0x112b470/8, E_0x112b470/9, E_0x112b470/10, E_0x112b470/11, E_0x112b470/12, E_0x112b470/13, E_0x112b470/14, E_0x112b470/15, E_0x112b470/16, E_0x112b470/17, E_0x112b470/18, E_0x112b470/19, E_0x112b470/20, E_0x112b470/21, E_0x112b470/22, E_0x112b470/23, E_0x112b470/24, E_0x112b470/25, E_0x112b470/26, E_0x112b470/27, E_0x112b470/28, E_0x112b470/29, E_0x112b470/30, E_0x112b470/31, E_0x112b470/32;
S_0x1148bc0 .scope begin, "$unm_blk_2" "$unm_blk_2" 4 28, 4 28 0, S_0x1148460;
 .timescale 0 0;
v0x1148dc0_0 .var/i "i", 31 0;
S_0x114ae50 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 296, 3 296 0, S_0x11197a0;
 .timescale -12 -12;
E_0x112b760 .event anyedge, v0x114bc50_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x114bc50_0;
    %nor/r;
    %assign/vec4 v0x114bc50_0, 0;
    %wait E_0x112b760;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1146210;
T_4 ;
    %wait E_0x10e4730;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11476e0_0, 0;
    %wait E_0x10e4730;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11476e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1147610_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1147ac0_0, 0;
    %pushi/vec4 127, 0, 7;
    %assign/vec4 v0x1147930_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0x1147d60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1147ef0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1147f90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1147610_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0x1147570_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11467c0_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0x1146480;
    %join;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1146cc0;
    %join;
    %wait E_0x10e4730;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11476e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1147610_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x1147570_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1147610_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x1147930_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x1147d60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1147ef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1147f90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1147ac0_0, 0;
    %wait E_0x10c69f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11476e0_0, 0;
    %wait E_0x10e4730;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1147f90_0, 0;
    %wait E_0x10e4730;
    %pushi/vec4 2, 0, 7;
    %assign/vec4 v0x1147930_0, 0;
    %wait E_0x10e4730;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1147f90_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x10e4730;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x1147930_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1147ef0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1147f90_0, 0;
    %wait E_0x10e4730;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1147f90_0, 0;
    %pushi/vec4 8, 0, 32;
T_4.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.3, 5;
    %jmp/1 T_4.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x10e4730;
    %jmp T_4.2;
T_4.3 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1146cc0;
    %join;
    %wait E_0x10e4730;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11476e0_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x1147570_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1147610_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x1147930_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x1147d60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1147ef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1147f90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1147ac0_0, 0;
    %wait E_0x10c69f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11476e0_0, 0;
    %wait E_0x10e4730;
    %wait E_0x10e4730;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1147f90_0, 0;
    %wait E_0x10e4730;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1147f90_0, 0;
    %wait E_0x10e4730;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1147f90_0, 0;
    %pushi/vec4 16, 0, 7;
    %assign/vec4 v0x1147930_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1147ef0_0, 0;
    %wait E_0x10e4730;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1147f90_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.5, 5;
    %jmp/1 T_4.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x10e4730;
    %jmp T_4.4;
T_4.5 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x1147930_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1147ef0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1147f90_0, 0;
    %wait E_0x10e4730;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1147f90_0, 0;
    %wait E_0x10e4730;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1147f90_0, 0;
    %pushi/vec4 32, 0, 7;
    %assign/vec4 v0x1147930_0, 0;
    %wait E_0x10e4730;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1147f90_0, 0;
    %pushi/vec4 3, 0, 32;
T_4.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.7, 5;
    %jmp/1 T_4.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x10e4730;
    %jmp T_4.6;
T_4.7 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1146cc0;
    %join;
    %pushi/vec4 1000, 0, 32;
T_4.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.9, 5;
    %jmp/1 T_4.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x10e4980;
    %vpi_func 3 201 "$urandom" 32 {0 0 0};
    %pad/u 17;
    %split/vec4 1;
    %assign/vec4 v0x1147f90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1147ef0_0, 0;
    %split/vec4 7;
    %assign/vec4 v0x1147d60_0, 0;
    %split/vec4 7;
    %assign/vec4 v0x1147570_0, 0;
    %assign/vec4 v0x1147610_0, 0;
    %vpi_func 3 202 "$urandom" 32 {0 0 0};
    %pad/u 7;
    %assign/vec4 v0x1147930_0, 0;
    %vpi_func 3 203 "$urandom_range" 32, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000011111 {0 0 0};
    %nor/r;
    %assign/vec4 v0x1147ac0_0, 0;
    %jmp T_4.8;
T_4.9 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 206 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x10d3a50;
T_5 ;
    %wait E_0x10e54e0;
    %load/vec4 v0x1145490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %fork t_1, S_0x10d7bd0;
    %jmp t_0;
    .scope S_0x10d7bd0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x11125c0_0, 0, 32;
T_5.2 ; Top of for-loop 
    %load/vec4 v0x11125c0_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 4, v0x11125c0_0;
    %store/vec4a v0x1145610, 4, 0;
T_5.4 ; for-loop step statement
    %load/vec4 v0x11125c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x11125c0_0, 0, 32;
    %jmp T_5.2;
T_5.3 ; for-loop exit label
    %end;
    .scope S_0x10d3a50;
t_0 %join;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x11457b0_0, 0, 7;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x1145b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %load/vec4 v0x11457b0_0;
    %load/vec4 v0x1145a50_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0x11457b0_0, 0;
T_5.5 ;
    %load/vec4 v0x1145ff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.7, 8;
    %load/vec4 v0x1145cb0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1145610, 4;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_5.11, 5;
    %load/vec4 v0x1145f30_0;
    %and;
T_5.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.9, 8;
    %load/vec4 v0x1145cb0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1145610, 4;
    %addi 1, 0, 2;
    %load/vec4 v0x1145cb0_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1145610, 0, 4;
    %jmp T_5.10;
T_5.9 ;
    %load/vec4 v0x1145cb0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1145610, 4;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/0 T_5.14, 5;
    %load/vec4 v0x1145f30_0;
    %nor/r;
    %and;
T_5.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    %load/vec4 v0x1145cb0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1145610, 4;
    %subi 1, 0, 2;
    %load/vec4 v0x1145cb0_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1145610, 0, 4;
T_5.12 ;
T_5.10 ;
    %load/vec4 v0x1145d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.15, 8;
    %load/vec4 v0x1145bd0_0;
    %load/vec4 v0x1145f30_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0x11457b0_0, 0;
T_5.15 ;
T_5.7 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x1148460;
T_6 ;
    %wait E_0x10e54e0;
    %load/vec4 v0x1149fa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %fork t_3, S_0x1148bc0;
    %jmp t_2;
    .scope S_0x1148bc0;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1148dc0_0, 0, 32;
T_6.2 ; Top of for-loop 
    %load/vec4 v0x1148dc0_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 3, v0x1148dc0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1148ec0, 0, 4;
T_6.4 ; for-loop step statement
    %load/vec4 v0x1148dc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1148dc0_0, 0, 32;
    %jmp T_6.2;
T_6.3 ; for-loop exit label
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x114a1a0_0, 0;
    %end;
    .scope S_0x1148460;
t_2 %join;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x114aba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.5, 8;
    %load/vec4 v0x114aab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.7, 8;
    %load/vec4 v0x114a7d0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1148ec0, 4;
    %cmpi/u 3, 0, 2;
    %jmp/0xz  T_6.9, 5;
    %load/vec4 v0x114a7d0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1148ec0, 4;
    %addi 1, 0, 2;
    %load/vec4 v0x114a7d0_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1148ec0, 0, 4;
T_6.9 ;
    %jmp T_6.8;
T_6.7 ;
    %load/vec4 v0x114a7d0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1148ec0, 4;
    %cmpi/u 0, 0, 2;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_6.11, 5;
    %load/vec4 v0x114a7d0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1148ec0, 4;
    %subi 1, 0, 2;
    %load/vec4 v0x114a7d0_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1148ec0, 0, 4;
T_6.11 ;
T_6.8 ;
    %load/vec4 v0x114a8b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.13, 8;
    %load/vec4 v0x114a6c0_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x114aab0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x114a1a0_0, 0;
    %jmp T_6.14;
T_6.13 ;
    %load/vec4 v0x114a1a0_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x114aab0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x114a1a0_0, 0;
T_6.14 ;
    %jmp T_6.6;
T_6.5 ;
    %load/vec4 v0x114a620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.15, 8;
    %load/vec4 v0x114a1a0_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x114a560_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x114a1a0_0, 0;
T_6.15 ;
T_6.6 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x1148460;
T_7 ;
    %wait E_0x112b470;
    %load/vec4 v0x114aba0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.2, 9;
    %load/vec4 v0x114a7d0_0;
    %load/vec4 v0x114a370_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x114a7d0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1148ec0, 4;
    %parti/s 1, 1, 2;
    %store/vec4 v0x114a560_0, 0, 1;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x114a370_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1148ec0, 4;
    %parti/s 1, 1, 2;
    %store/vec4 v0x114a560_0, 0, 1;
T_7.1 ;
    %load/vec4 v0x114a1a0_0;
    %store/vec4 v0x114a240_0, 0, 7;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x11197a0;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x114b6a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x114bc50_0, 0, 1;
    %end;
    .thread T_8, $init;
    .scope S_0x11197a0;
T_9 ;
T_9.0 ;
    %delay 5, 0;
    %load/vec4 v0x114b6a0_0;
    %inv;
    %store/vec4 v0x114b6a0_0, 0, 1;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0x11197a0;
T_10 ;
    %vpi_call/w 3 249 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 250 "$dumpvars", 32'sb00000000000000000000000000000001, v0x11473d0_0, v0x114bec0_0, v0x114b6a0_0, v0x114b600_0, v0x114bb10_0, v0x114b930_0, v0x114c220_0, v0x114c180_0, v0x114c020_0, v0x114bf60_0, v0x114c0c0_0, v0x114ba70_0, v0x114b9d0_0, v0x114b890_0, v0x114b740_0 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x11197a0;
T_11 ;
    %load/vec4 v0x114bbb0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0x114bbb0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x114bbb0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 305 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_taken", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.1;
T_11.0 ;
    %vpi_call/w 3 306 "$display", "Hint: Output '%s' has no mismatches.", "predict_taken" {0 0 0};
T_11.1 ;
    %load/vec4 v0x114bbb0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %load/vec4 v0x114bbb0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x114bbb0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 307 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_history", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.3;
T_11.2 ;
    %vpi_call/w 3 308 "$display", "Hint: Output '%s' has no mismatches.", "predict_history" {0 0 0};
T_11.3 ;
    %load/vec4 v0x114bbb0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x114bbb0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 310 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 311 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x114bbb0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x114bbb0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 312 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_11, $final;
    .scope S_0x11197a0;
T_12 ;
    %wait E_0x10e4980;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x114bbb0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x114bbb0_0, 4, 32;
    %load/vec4 v0x114bd10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x114bbb0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %vpi_func 3 323 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x114bbb0_0, 4, 32;
T_12.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x114bbb0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x114bbb0_0, 4, 32;
T_12.0 ;
    %load/vec4 v0x114ba70_0;
    %load/vec4 v0x114ba70_0;
    %load/vec4 v0x114b9d0_0;
    %xor;
    %load/vec4 v0x114ba70_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.4, 6;
    %load/vec4 v0x114bbb0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.6, 4;
    %vpi_func 3 327 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x114bbb0_0, 4, 32;
T_12.6 ;
    %load/vec4 v0x114bbb0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x114bbb0_0, 4, 32;
T_12.4 ;
    %load/vec4 v0x114b890_0;
    %load/vec4 v0x114b890_0;
    %load/vec4 v0x114b740_0;
    %xor;
    %load/vec4 v0x114b890_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.8, 6;
    %load/vec4 v0x114bbb0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.10, 4;
    %vpi_func 3 330 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x114bbb0_0, 4, 32;
T_12.10 ;
    %load/vec4 v0x114bbb0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x114bbb0_0, 4, 32;
T_12.8 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/gshare/gshare_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can5_depth10/machine/gshare/iter1/response2/top_module.sv";
