// Seed: 2516657929
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_5;
  wire id_6;
  wire id_7;
endmodule
module module_1 (
    output uwire id_0,
    output tri0  id_1,
    output tri0  id_2,
    input  uwire id_3,
    output wire  id_4,
    output tri1  id_5,
    output tri0  id_6,
    input  wire  id_7
    , id_10 = 1,
    input  uwire id_8
);
  always @(negedge 1) id_1 = 1;
  assign id_2 = 1'h0;
  module_0(
      id_10, id_10, id_10, id_10
  );
endmodule
