# FIR-Filter-using-Precomputation-Block
Replaced the Multiplier block in FIR filter with a precomputation block so as to reduce the computational time, the project was implemented using Verilog HDL and simulated in Xilinx Vivado tool
