
*** Running vivado
    with args -log RISC_V_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source RISC_V_top.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source RISC_V_top.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 377.516 ; gain = 66.961
Command: synth_design -top RISC_V_top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 13268
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1202.312 ; gain = 408.055
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'RISC_V_top' [C:/Users/Asus/Vivado_Projects/RISC-V-processor/Risc_V_Multicycle/Risc_V_Multicycle.srcs/sources_1/new/RISC_V_top.sv:27]
INFO: [Synth 8-6157] synthesizing module 'register' [C:/Users/Asus/Vivado_Projects/RISC-V-processor/Risc_V_Multicycle/Risc_V_Multicycle.srcs/sources_1/new/RISC_V_top.sv:68]
INFO: [Synth 8-6155] done synthesizing module 'register' (0#1) [C:/Users/Asus/Vivado_Projects/RISC-V-processor/Risc_V_Multicycle/Risc_V_Multicycle.srcs/sources_1/new/RISC_V_top.sv:68]
INFO: [Synth 8-6157] synthesizing module 'mux_2' [C:/Users/Asus/Vivado_Projects/RISC-V-processor/Risc_V_Multicycle/Risc_V_Multicycle.srcs/sources_1/new/RISC_V_top.sv:586]
INFO: [Synth 8-6155] done synthesizing module 'mux_2' (0#1) [C:/Users/Asus/Vivado_Projects/RISC-V-processor/Risc_V_Multicycle/Risc_V_Multicycle.srcs/sources_1/new/RISC_V_top.sv:586]
INFO: [Synth 8-6157] synthesizing module 'instr_data_memory' [C:/Users/Asus/Vivado_Projects/RISC-V-processor/Risc_V_Multicycle/Risc_V_Multicycle.srcs/sources_1/new/RISC_V_top.sv:117]
INFO: [Synth 8-3876] $readmem data file 'initial_data_i_files.mem' is read successfully [C:/Users/Asus/Vivado_Projects/RISC-V-processor/Risc_V_Multicycle/Risc_V_Multicycle.srcs/sources_1/new/RISC_V_top.sv:125]
INFO: [Synth 8-6155] done synthesizing module 'instr_data_memory' (0#1) [C:/Users/Asus/Vivado_Projects/RISC-V-processor/Risc_V_Multicycle/Risc_V_Multicycle.srcs/sources_1/new/RISC_V_top.sv:117]
INFO: [Synth 8-6157] synthesizing module 'Control_Unit' [C:/Users/Asus/Vivado_Projects/RISC-V-processor/Risc_V_Multicycle/Risc_V_Multicycle.srcs/sources_1/new/RISC_V_top.sv:564]
INFO: [Synth 8-6157] synthesizing module 'main_FSM' [C:/Users/Asus/Vivado_Projects/RISC-V-processor/Risc_V_Multicycle/Risc_V_Multicycle.srcs/sources_1/new/RISC_V_top.sv:236]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/Asus/Vivado_Projects/RISC-V-processor/Risc_V_Multicycle/Risc_V_Multicycle.srcs/sources_1/new/RISC_V_top.sv:250]
WARNING: [Synth 8-153] case item 4'bxxxx will never be executed [C:/Users/Asus/Vivado_Projects/RISC-V-processor/Risc_V_Multicycle/Risc_V_Multicycle.srcs/sources_1/new/RISC_V_top.sv:250]
INFO: [Synth 8-6155] done synthesizing module 'main_FSM' (0#1) [C:/Users/Asus/Vivado_Projects/RISC-V-processor/Risc_V_Multicycle/Risc_V_Multicycle.srcs/sources_1/new/RISC_V_top.sv:236]
INFO: [Synth 8-6157] synthesizing module 'ALU_decoder' [C:/Users/Asus/Vivado_Projects/RISC-V-processor/Risc_V_Multicycle/Risc_V_Multicycle.srcs/sources_1/new/RISC_V_top.sv:206]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/Asus/Vivado_Projects/RISC-V-processor/Risc_V_Multicycle/Risc_V_Multicycle.srcs/sources_1/new/RISC_V_top.sv:210]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/Asus/Vivado_Projects/RISC-V-processor/Risc_V_Multicycle/Risc_V_Multicycle.srcs/sources_1/new/RISC_V_top.sv:214]
INFO: [Synth 8-6155] done synthesizing module 'ALU_decoder' (0#1) [C:/Users/Asus/Vivado_Projects/RISC-V-processor/Risc_V_Multicycle/Risc_V_Multicycle.srcs/sources_1/new/RISC_V_top.sv:206]
INFO: [Synth 8-6157] synthesizing module 'instr_decoder' [C:/Users/Asus/Vivado_Projects/RISC-V-processor/Risc_V_Multicycle/Risc_V_Multicycle.srcs/sources_1/new/RISC_V_top.sv:191]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/Asus/Vivado_Projects/RISC-V-processor/Risc_V_Multicycle/Risc_V_Multicycle.srcs/sources_1/new/RISC_V_top.sv:194]
WARNING: [Synth 8-153] case item 7'bxxxxxxx will never be executed [C:/Users/Asus/Vivado_Projects/RISC-V-processor/Risc_V_Multicycle/Risc_V_Multicycle.srcs/sources_1/new/RISC_V_top.sv:194]
INFO: [Synth 8-6155] done synthesizing module 'instr_decoder' (0#1) [C:/Users/Asus/Vivado_Projects/RISC-V-processor/Risc_V_Multicycle/Risc_V_Multicycle.srcs/sources_1/new/RISC_V_top.sv:191]
INFO: [Synth 8-6155] done synthesizing module 'Control_Unit' (0#1) [C:/Users/Asus/Vivado_Projects/RISC-V-processor/Risc_V_Multicycle/Risc_V_Multicycle.srcs/sources_1/new/RISC_V_top.sv:564]
INFO: [Synth 8-6157] synthesizing module 'register_file' [C:/Users/Asus/Vivado_Projects/RISC-V-processor/Risc_V_Multicycle/Risc_V_Multicycle.srcs/sources_1/new/RISC_V_top.sv:80]
INFO: [Synth 8-3876] $readmem data file 'initial_register_file.mem' is read successfully [C:/Users/Asus/Vivado_Projects/RISC-V-processor/Risc_V_Multicycle/Risc_V_Multicycle.srcs/sources_1/new/RISC_V_top.sv:88]
INFO: [Synth 8-6155] done synthesizing module 'register_file' (0#1) [C:/Users/Asus/Vivado_Projects/RISC-V-processor/Risc_V_Multicycle/Risc_V_Multicycle.srcs/sources_1/new/RISC_V_top.sv:80]
INFO: [Synth 8-6157] synthesizing module 'extend' [C:/Users/Asus/Vivado_Projects/RISC-V-processor/Risc_V_Multicycle/Risc_V_Multicycle.srcs/sources_1/new/RISC_V_top.sv:149]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/Asus/Vivado_Projects/RISC-V-processor/Risc_V_Multicycle/Risc_V_Multicycle.srcs/sources_1/new/RISC_V_top.sv:152]
WARNING: [Synth 8-153] case item 2'bxx will never be executed [C:/Users/Asus/Vivado_Projects/RISC-V-processor/Risc_V_Multicycle/Risc_V_Multicycle.srcs/sources_1/new/RISC_V_top.sv:152]
INFO: [Synth 8-6155] done synthesizing module 'extend' (0#1) [C:/Users/Asus/Vivado_Projects/RISC-V-processor/Risc_V_Multicycle/Risc_V_Multicycle.srcs/sources_1/new/RISC_V_top.sv:149]
INFO: [Synth 8-6157] synthesizing module 'mux_3' [C:/Users/Asus/Vivado_Projects/RISC-V-processor/Risc_V_Multicycle/Risc_V_Multicycle.srcs/sources_1/new/RISC_V_top.sv:591]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/Asus/Vivado_Projects/RISC-V-processor/Risc_V_Multicycle/Risc_V_Multicycle.srcs/sources_1/new/RISC_V_top.sv:593]
WARNING: [Synth 8-153] case item 2'bxx will never be executed [C:/Users/Asus/Vivado_Projects/RISC-V-processor/Risc_V_Multicycle/Risc_V_Multicycle.srcs/sources_1/new/RISC_V_top.sv:593]
INFO: [Synth 8-6155] done synthesizing module 'mux_3' (0#1) [C:/Users/Asus/Vivado_Projects/RISC-V-processor/Risc_V_Multicycle/Risc_V_Multicycle.srcs/sources_1/new/RISC_V_top.sv:591]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/Asus/Vivado_Projects/RISC-V-processor/Risc_V_Multicycle/Risc_V_Multicycle.srcs/sources_1/new/RISC_V_top.sv:167]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/Asus/Vivado_Projects/RISC-V-processor/Risc_V_Multicycle/Risc_V_Multicycle.srcs/sources_1/new/RISC_V_top.sv:176]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [C:/Users/Asus/Vivado_Projects/RISC-V-processor/Risc_V_Multicycle/Risc_V_Multicycle.srcs/sources_1/new/RISC_V_top.sv:167]
INFO: [Synth 8-6155] done synthesizing module 'RISC_V_top' (0#1) [C:/Users/Asus/Vivado_Projects/RISC-V-processor/Risc_V_Multicycle/Risc_V_Multicycle.srcs/sources_1/new/RISC_V_top.sv:27]
WARNING: [Synth 8-87] always_comb on 'NextState_reg' did not result in combinational logic [C:/Users/Asus/Vivado_Projects/RISC-V-processor/Risc_V_Multicycle/Risc_V_Multicycle.srcs/sources_1/new/RISC_V_top.sv:271]
WARNING: [Synth 8-7129] Port A[31] in module instr_data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[30] in module instr_data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[29] in module instr_data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[28] in module instr_data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[27] in module instr_data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[26] in module instr_data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[25] in module instr_data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[24] in module instr_data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[23] in module instr_data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[22] in module instr_data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[21] in module instr_data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[20] in module instr_data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[19] in module instr_data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[18] in module instr_data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[17] in module instr_data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[16] in module instr_data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[15] in module instr_data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[14] in module instr_data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[13] in module instr_data_memory is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 1297.469 ; gain = 503.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 1297.469 ; gain = 503.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 1297.469 ; gain = 503.211
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1297.469 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Asus/Vivado_Projects/RISC-V-processor/Risc_V_Multicycle/Risc_V_Multicycle.srcs/constrs_1/imports/RISC_V/Nexys-4-Master.xdc]
Finished Parsing XDC File [C:/Users/Asus/Vivado_Projects/RISC-V-processor/Risc_V_Multicycle/Risc_V_Multicycle.srcs/constrs_1/imports/RISC_V/Nexys-4-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Asus/Vivado_Projects/RISC-V-processor/Risc_V_Multicycle/Risc_V_Multicycle.srcs/constrs_1/imports/RISC_V/Nexys-4-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/RISC_V_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/RISC_V_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1393.418 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1393.418 ; gain = 0.000
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:34 . Memory (MB): peak = 1393.418 ; gain = 599.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:34 . Memory (MB): peak = 1393.418 ; gain = 599.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:34 . Memory (MB): peak = 1393.418 ; gain = 599.160
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'State_reg' in module 'main_FSM'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_NextState_reg' [C:/Users/Asus/Vivado_Projects/RISC-V-processor/Risc_V_Multicycle/Risc_V_Multicycle.srcs/sources_1/new/RISC_V_top.sv:271]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_NextState_reg' [C:/Users/Asus/Vivado_Projects/RISC-V-processor/Risc_V_Multicycle/Risc_V_Multicycle.srcs/sources_1/new/RISC_V_top.sv:271]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      S0 |                      00000000001 |                             0000
                      S1 |                      00000000010 |                             0001
                      S2 |                      00000000100 |                             0010
                      S3 |                      00000001000 |                             0011
                      S4 |                      00000010000 |                             0100
                      S5 |                      00000100000 |                             0101
                      S6 |                      00001000000 |                             0110
                     S10 |                      00010000000 |                             1010
                      S8 |                      00100000000 |                             1000
                      S9 |                      01000000000 |                             1001
                      S7 |                      10000000000 |                             0111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'State_reg' using encoding 'one-hot' in module 'main_FSM'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_NextState_reg' [C:/Users/Asus/Vivado_Projects/RISC-V-processor/Risc_V_Multicycle/Risc_V_Multicycle.srcs/sources_1/new/RISC_V_top.sv:271]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:35 . Memory (MB): peak = 1393.418 ; gain = 599.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   3 Input   32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 7     
+---RAMs : 
	             256K Bit	(8192 X 32 bit)          RAMs := 1     
	              992 Bit	(31 X 32 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 3     
	   4 Input   32 Bit        Muxes := 4     
	  11 Input   11 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 2     
	   4 Input   11 Bit        Muxes := 1     
	  11 Input    4 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 1     
	  11 Input    2 Bit        Muxes := 3     
	   6 Input    1 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 5     
	   3 Input    1 Bit        Muxes := 1     
	  11 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3332] Sequential element (C_U/mfsm/FSM_onehot_State_reg[10]) is unused and will be removed from module RISC_V_top.
WARNING: [Synth 8-3332] Sequential element (C_U/mfsm/FSM_onehot_State_reg[9]) is unused and will be removed from module RISC_V_top.
WARNING: [Synth 8-3332] Sequential element (C_U/mfsm/FSM_onehot_State_reg[8]) is unused and will be removed from module RISC_V_top.
WARNING: [Synth 8-3332] Sequential element (C_U/mfsm/FSM_onehot_State_reg[7]) is unused and will be removed from module RISC_V_top.
WARNING: [Synth 8-3332] Sequential element (C_U/mfsm/FSM_onehot_State_reg[6]) is unused and will be removed from module RISC_V_top.
WARNING: [Synth 8-3332] Sequential element (C_U/mfsm/FSM_onehot_State_reg[5]) is unused and will be removed from module RISC_V_top.
WARNING: [Synth 8-3332] Sequential element (C_U/mfsm/FSM_onehot_State_reg[4]) is unused and will be removed from module RISC_V_top.
WARNING: [Synth 8-3332] Sequential element (C_U/mfsm/FSM_onehot_State_reg[3]) is unused and will be removed from module RISC_V_top.
WARNING: [Synth 8-3332] Sequential element (C_U/mfsm/FSM_onehot_State_reg[2]) is unused and will be removed from module RISC_V_top.
WARNING: [Synth 8-3332] Sequential element (C_U/mfsm/FSM_onehot_State_reg[1]) is unused and will be removed from module RISC_V_top.
WARNING: [Synth 8-3332] Sequential element (C_U/mfsm/FSM_onehot_State_reg[0]) is unused and will be removed from module RISC_V_top.
WARNING: [Synth 8-3332] Sequential element (C_U/mfsm/FSM_onehot_NextState_reg[10]) is unused and will be removed from module RISC_V_top.
WARNING: [Synth 8-3332] Sequential element (C_U/mfsm/FSM_onehot_NextState_reg[9]) is unused and will be removed from module RISC_V_top.
WARNING: [Synth 8-3332] Sequential element (C_U/mfsm/FSM_onehot_NextState_reg[8]) is unused and will be removed from module RISC_V_top.
WARNING: [Synth 8-3332] Sequential element (C_U/mfsm/FSM_onehot_NextState_reg[7]) is unused and will be removed from module RISC_V_top.
WARNING: [Synth 8-3332] Sequential element (C_U/mfsm/FSM_onehot_NextState_reg[6]) is unused and will be removed from module RISC_V_top.
WARNING: [Synth 8-3332] Sequential element (C_U/mfsm/FSM_onehot_NextState_reg[5]) is unused and will be removed from module RISC_V_top.
WARNING: [Synth 8-3332] Sequential element (C_U/mfsm/FSM_onehot_NextState_reg[4]) is unused and will be removed from module RISC_V_top.
WARNING: [Synth 8-3332] Sequential element (C_U/mfsm/FSM_onehot_NextState_reg[3]) is unused and will be removed from module RISC_V_top.
WARNING: [Synth 8-3332] Sequential element (C_U/mfsm/FSM_onehot_NextState_reg[2]) is unused and will be removed from module RISC_V_top.
WARNING: [Synth 8-3332] Sequential element (C_U/mfsm/FSM_onehot_NextState_reg[1]) is unused and will be removed from module RISC_V_top.
WARNING: [Synth 8-3332] Sequential element (C_U/mfsm/FSM_onehot_NextState_reg[0]) is unused and will be removed from module RISC_V_top.
WARNING: [Synth 8-3332] Sequential element (rf/RD20) is unused and will be removed from module RISC_V_top.
WARNING: [Synth 8-3332] Sequential element (rf/RD20__0) is unused and will be removed from module RISC_V_top.
WARNING: [Synth 8-3332] Sequential element (rf/RD20__1) is unused and will be removed from module RISC_V_top.
WARNING: [Synth 8-3332] Sequential element (rf/RD20__2) is unused and will be removed from module RISC_V_top.
WARNING: [Synth 8-3332] Sequential element (rf/RD20__3) is unused and will be removed from module RISC_V_top.
WARNING: [Synth 8-3332] Sequential element (rf/RD10) is unused and will be removed from module RISC_V_top.
WARNING: [Synth 8-3332] Sequential element (rf/RD10__0) is unused and will be removed from module RISC_V_top.
WARNING: [Synth 8-3332] Sequential element (rf/RD10__1) is unused and will be removed from module RISC_V_top.
WARNING: [Synth 8-3332] Sequential element (rf/RD10__2) is unused and will be removed from module RISC_V_top.
WARNING: [Synth 8-3332] Sequential element (rf/RD10__3) is unused and will be removed from module RISC_V_top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:39 . Memory (MB): peak = 1393.418 ; gain = 599.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:51 . Memory (MB): peak = 1393.418 ; gain = 599.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:51 . Memory (MB): peak = 1393.418 ; gain = 599.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:00:51 . Memory (MB): peak = 1393.418 ; gain = 599.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:41 ; elapsed = 00:01:00 . Memory (MB): peak = 1393.418 ; gain = 599.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:41 ; elapsed = 00:01:00 . Memory (MB): peak = 1393.418 ; gain = 599.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:41 ; elapsed = 00:01:01 . Memory (MB): peak = 1393.418 ; gain = 599.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:41 ; elapsed = 00:01:01 . Memory (MB): peak = 1393.418 ; gain = 599.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:41 ; elapsed = 00:01:01 . Memory (MB): peak = 1393.418 ; gain = 599.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:41 ; elapsed = 00:01:01 . Memory (MB): peak = 1393.418 ; gain = 599.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:41 ; elapsed = 00:01:01 . Memory (MB): peak = 1393.418 ; gain = 599.160
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 36 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:56 . Memory (MB): peak = 1393.418 ; gain = 503.211
Synthesis Optimization Complete : Time (s): cpu = 00:00:41 ; elapsed = 00:01:01 . Memory (MB): peak = 1393.418 ; gain = 599.160
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1393.418 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1393.418 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 28dc2b7f
INFO: [Common 17-83] Releasing license: Synthesis
50 Infos, 60 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:48 ; elapsed = 00:01:26 . Memory (MB): peak = 1393.418 ; gain = 1015.902
INFO: [Common 17-1381] The checkpoint 'C:/Users/Asus/Vivado_Projects/RISC-V-processor/Risc_V_Multicycle/Risc_V_Multicycle.runs/synth_1/RISC_V_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file RISC_V_top_utilization_synth.rpt -pb RISC_V_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Dec 23 10:42:47 2024...
