<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html>
<head>
    <meta http-equiv="Content-Type" content="text/html;charset=UTF-8">
    <title>Nut/OS API</title>
    <link href="nut_en.css" rel="stylesheet" type="text/css">
    <link href="nut_entabs.css" rel="stylesheet" type="text/css">
</head>
<body>
<!-- Generated by Doxygen 1.5.8 -->
  <div class="navpath"><a class="el" href="dir_81006e530ae69d901a01dddafc7fbce4.html">include</a>&nbsp;&raquo&nbsp;<a class="el" href="dir_f6fafb7b8460966eea3ab1a103ac2571.html">arch</a>&nbsp;&raquo&nbsp;<a class="el" href="dir_25bb3ffbf109156d2ec705487d5a34de.html">arm</a>
  </div>
<div class="contents">
<h1>at91_udp.h File Reference</h1>AT91 peripherals (USB device port).  
<a href="#_details">More...</a>
<p>

<p>
<a href="at91__udp_8h-source.html">Go to the source code of this file.</a><table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Frame Number Register</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_udp.html#gedf86db66fe9908d97f6e1ba39509d5c">UDP_NUM_OFF</a>&nbsp;&nbsp;&nbsp;0x00000000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_udp.html#g51622153ab12def47cee4fec1481c907">UDP_NUM</a>&nbsp;&nbsp;&nbsp;(UDP_BASE + UDP_NUM_OFF)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_udp.html#g76329fc7ea6266d0cfb662d5d9324447">UDP_FRM_NUM</a>&nbsp;&nbsp;&nbsp;(0x07FF &lt;&lt;  0)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Mask: Frame Number as Defined in the Packet Field Formats.  <a href="group__xg_nut_arch_arm_at91_udp.html#g76329fc7ea6266d0cfb662d5d9324447"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_udp.html#g81f307ab8ee49372c89e44ebdcc0184d">UDP_FRM_ERR</a>&nbsp;&nbsp;&nbsp;_BV(16)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Frame Error.  <a href="group__xg_nut_arch_arm_at91_udp.html#g81f307ab8ee49372c89e44ebdcc0184d"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_udp.html#ge8509871172ca809af69aafaffbef06e">UDP_FRM_OK</a>&nbsp;&nbsp;&nbsp;_BV(17)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Frame OK.  <a href="group__xg_nut_arch_arm_at91_udp.html#ge8509871172ca809af69aafaffbef06e"></a><br></td></tr>
<tr><td colspan="2"><br><h2>Global State Register</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_udp.html#g2cded42c00bc1bc87189b797dfbeef8f">UDP_GLBSTATE_OFF</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_udp.html#gffc85b88cdcce4495ede1b37136357aa">UDP_GLBSTATE</a>&nbsp;&nbsp;&nbsp;(UDP_BASE + UDP_GLBSTATE_OFF)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_udp.html#ge90a79bde511337278336fe39dc6c822">UDP_FADDEN</a>&nbsp;&nbsp;&nbsp;_BV(0)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Function Address Enable.  <a href="group__xg_nut_arch_arm_at91_udp.html#ge90a79bde511337278336fe39dc6c822"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_udp.html#gb371ad52465153fe4d9881d50ae674cb">UDP_CONFG</a>&nbsp;&nbsp;&nbsp;_BV(1)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Configured.  <a href="group__xg_nut_arch_arm_at91_udp.html#gb371ad52465153fe4d9881d50ae674cb"></a><br></td></tr>
<tr><td colspan="2"><br><h2>Function Address Register</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_udp.html#g1997ac7c902034572a2cd4a8d9d4af8c">UDP_FADDR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_udp.html#g52592f8077f321361452d452d2723b02">UDP_FADDR</a>&nbsp;&nbsp;&nbsp;(UDP_BASE + UDP_FADDR_OFF)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_udp.html#gff952c880daef3c64e5bfd0116f91801">UDP_FADD</a>&nbsp;&nbsp;&nbsp;(0x7F &lt;&lt; 0)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Mask: Function Address <a class="el" href="union_value.html">Value</a>.  <a href="group__xg_nut_arch_arm_at91_udp.html#gff952c880daef3c64e5bfd0116f91801"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_udp.html#g3dd79b3c6f500d5ec68a0069e2b6b9d1">UDP_FEN</a>&nbsp;&nbsp;&nbsp;_BV(8)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Function Enable.  <a href="group__xg_nut_arch_arm_at91_udp.html#g3dd79b3c6f500d5ec68a0069e2b6b9d1"></a><br></td></tr>
<tr><td colspan="2"><br><h2>Interrup Enable Register</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_udp.html#gdbfdfe635e9cb2950a3e6772169cce8a">UDP_IER_OFF</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_udp.html#g2b63ab7e8b1f4726fb8a211838d941c0">UDP_IER</a>&nbsp;&nbsp;&nbsp;(UDP_BASE + UDP_IER_OFF)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_udp.html#g2559ede379156c757706b6241dd6e4f5">UDP_EPINT0</a>&nbsp;&nbsp;&nbsp;_BV( 0)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Endpoint 0 Interrupt.  <a href="group__xg_nut_arch_arm_at91_udp.html#g2559ede379156c757706b6241dd6e4f5"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_udp.html#g0f6e34fed861934e0b27d93ec46d8014">UDP_EPINT1</a>&nbsp;&nbsp;&nbsp;_BV( 1)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Endpoint 0 Interrupt.  <a href="group__xg_nut_arch_arm_at91_udp.html#g0f6e34fed861934e0b27d93ec46d8014"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_udp.html#g1ea99ccfe76115ab57646f2dd4f7db30">UDP_EPINT2</a>&nbsp;&nbsp;&nbsp;_BV( 2)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Endpoint 2 Interrupt.  <a href="group__xg_nut_arch_arm_at91_udp.html#g1ea99ccfe76115ab57646f2dd4f7db30"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_udp.html#g0030a07838884c44ef6c862e717b5166">UDP_EPINT3</a>&nbsp;&nbsp;&nbsp;_BV( 3)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Endpoint 3 Interrupt.  <a href="group__xg_nut_arch_arm_at91_udp.html#g0030a07838884c44ef6c862e717b5166"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_udp.html#g1ec879a1fdd9b25793998d916724ff51">UDP_EPINT4</a>&nbsp;&nbsp;&nbsp;_BV( 4)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Endpoint 4 Interrupt.  <a href="group__xg_nut_arch_arm_at91_udp.html#g1ec879a1fdd9b25793998d916724ff51"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_udp.html#g65f1c1d9e0e58e22f7c341596ebef341">UDP_EPINT5</a>&nbsp;&nbsp;&nbsp;_BV( 5)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Endpoint 5 Interrupt.  <a href="group__xg_nut_arch_arm_at91_udp.html#g65f1c1d9e0e58e22f7c341596ebef341"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_udp.html#g2983069e81cf23f066ba19072ea46c01">UDP_RXSUSP</a>&nbsp;&nbsp;&nbsp;_BV( 8)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">USB Suspend Interrupt.  <a href="group__xg_nut_arch_arm_at91_udp.html#g2983069e81cf23f066ba19072ea46c01"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_udp.html#g60c5ec6dea45abd9d1ce02357a7d8c86">UDP_RXRSM</a>&nbsp;&nbsp;&nbsp;_BV( 9)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">USB Resume Interrupt.  <a href="group__xg_nut_arch_arm_at91_udp.html#g60c5ec6dea45abd9d1ce02357a7d8c86"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_udp.html#g8479067d0ba4a57c4dca8b10941d8367">UDP_EXTRSM</a>&nbsp;&nbsp;&nbsp;_BV(10)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">USB External Resume Interrupt.  <a href="group__xg_nut_arch_arm_at91_udp.html#g8479067d0ba4a57c4dca8b10941d8367"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_udp.html#gcd02dc569840a6a3d3262fd91277ebe3">UDP_SOFINT</a>&nbsp;&nbsp;&nbsp;_BV(11)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">USB Start Of frame Interrupt.  <a href="group__xg_nut_arch_arm_at91_udp.html#gcd02dc569840a6a3d3262fd91277ebe3"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_udp.html#g847fc07b9f29d4cd6bc0bd73d42594fa">UDP_ENDBUSRES</a>&nbsp;&nbsp;&nbsp;_BV(12)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">USB End Of Bus Reset Interrupt.  <a href="group__xg_nut_arch_arm_at91_udp.html#g847fc07b9f29d4cd6bc0bd73d42594fa"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_udp.html#g03527e494243c851980b5b8f394aaef6">UDP_WAKEUP</a>&nbsp;&nbsp;&nbsp;_BV(13)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">USB Resume Interrupt.  <a href="group__xg_nut_arch_arm_at91_udp.html#g03527e494243c851980b5b8f394aaef6"></a><br></td></tr>
<tr><td colspan="2"><br><h2>Interrup Disable Register</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_udp.html#g1f1b74ccec0f92840d846eb477b1c5a4">UDP_IDR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000014</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_udp.html#g2abda30a7a18b86a0c6477929d679883">UDP_IDR</a>&nbsp;&nbsp;&nbsp;(UDP_BASE + UDP_IDR_OFF)</td></tr>

<tr><td colspan="2"><br><h2>Interrup Mask Register</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_udp.html#gfe01224cd45ef21404ca8603b84e6635">UDP_IMR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000018</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_udp.html#gf5e3f9aaceb184fd30e7a932ae660a8c">UDP_IMR</a>&nbsp;&nbsp;&nbsp;(UDP_BASE + UDP_IMR_OFF)</td></tr>

<tr><td colspan="2"><br><h2>Interrup Status Register</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_udp.html#gf56668a99e3be23b2545afc621622f4a">UDP_ISR_OFF</a>&nbsp;&nbsp;&nbsp;0x0000001C</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_udp.html#g9ca9094c349a63d856deba6ece29b9bf">UDP_ISR</a>&nbsp;&nbsp;&nbsp;(UDP_BASE + UDP_ISR_OFF)</td></tr>

<tr><td colspan="2"><br><h2>Interrup Clear Register</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_udp.html#g026aad8d718a2b02e960a9c6ef26ccd2">UDP_ICR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000020</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_udp.html#g613322f90ce4686f342e99dfc9777483">UDP_ICR</a>&nbsp;&nbsp;&nbsp;(UDP_BASE + UDP_ICR_OFF)</td></tr>

<tr><td colspan="2"><br><h2>Reset Endpoint Register</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_udp.html#ga38068d40d4ab3d898dc9cc7c8eace0d">UDP_RST_EP_OFF</a>&nbsp;&nbsp;&nbsp;0x00000028</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_udp.html#g7a6ac001371b1ce28d0fd1f34aec927f">UDP_RST_EP</a>&nbsp;&nbsp;&nbsp;(UDP_BASE + UDP_RST_EP_OFF)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_udp.html#g4ddca4bf92278728d6436cb1733e9b11">UDP_EP0</a>&nbsp;&nbsp;&nbsp;_BV(0)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Reset Endpoint 0.  <a href="group__xg_nut_arch_arm_at91_udp.html#g4ddca4bf92278728d6436cb1733e9b11"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_udp.html#g4b5220b8ef48271543e3e95a82f27ab8">UDP_EP1</a>&nbsp;&nbsp;&nbsp;_BV(1)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Reset Endpoint 1.  <a href="group__xg_nut_arch_arm_at91_udp.html#g4b5220b8ef48271543e3e95a82f27ab8"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_udp.html#g8051c6f7c73e2700311d6e607f9d82ba">UDP_EP2</a>&nbsp;&nbsp;&nbsp;_BV(2)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Reset Endpoint 2.  <a href="group__xg_nut_arch_arm_at91_udp.html#g8051c6f7c73e2700311d6e607f9d82ba"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_udp.html#g358ee237ae3d19103931078478b2ff27">UDP_EP3</a>&nbsp;&nbsp;&nbsp;_BV(3)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Reset Endpoint 3.  <a href="group__xg_nut_arch_arm_at91_udp.html#g358ee237ae3d19103931078478b2ff27"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_udp.html#gd82645064dc8a7d042b3dbb624bfac90">UDP_EP4</a>&nbsp;&nbsp;&nbsp;_BV(4)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Reset Endpoint 3.  <a href="group__xg_nut_arch_arm_at91_udp.html#gd82645064dc8a7d042b3dbb624bfac90"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_udp.html#g03779725ea859876ba261dfa34abeb22">UDP_EP5</a>&nbsp;&nbsp;&nbsp;_BV(5)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Reset Endpoint 3.  <a href="group__xg_nut_arch_arm_at91_udp.html#g03779725ea859876ba261dfa34abeb22"></a><br></td></tr>
<tr><td colspan="2"><br><h2>Endpoint Control and Status Register</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_udp.html#g9cfa1d06a3d7eff3c48178687ff9a1e6">UDP_CSR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000030</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_udp.html#gdeabde67cea5ed0098b9d2c8f3ade1d5">UDP_CSR</a>&nbsp;&nbsp;&nbsp;(UDP_BASE + UDP_CSR_OFF)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_udp.html#g060c16faa8565064ad49edba5ef44edc">UDP_EP0_CSR</a>&nbsp;&nbsp;&nbsp;(UDP_CSR + 0x00000000)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Endpoint 0 CSR Register.  <a href="group__xg_nut_arch_arm_at91_udp.html#g060c16faa8565064ad49edba5ef44edc"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_udp.html#gafe3238e8f64255de0ba7ef30cca3a18">UDP_EP1_CSR</a>&nbsp;&nbsp;&nbsp;(UDP_CSR + 0x00000004)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Endpoint 1 CSR Register.  <a href="group__xg_nut_arch_arm_at91_udp.html#gafe3238e8f64255de0ba7ef30cca3a18"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_udp.html#g126fb7741c170ebb40a6a4857060cf39">UDP_EP2_CSR</a>&nbsp;&nbsp;&nbsp;(UDP_CSR + 0x00000008)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Endpoint 2 CSR Register.  <a href="group__xg_nut_arch_arm_at91_udp.html#g126fb7741c170ebb40a6a4857060cf39"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_udp.html#gf068277e21895e0094e893f16cb0bebc">UDP_EP3_CSR</a>&nbsp;&nbsp;&nbsp;(UDP_CSR + 0x0000000C)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Endpoint 3 CSR Register.  <a href="group__xg_nut_arch_arm_at91_udp.html#gf068277e21895e0094e893f16cb0bebc"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_udp.html#g5f7dda5524a558d6fbc10edf7014c66e">UDP_EP4_CSR</a>&nbsp;&nbsp;&nbsp;(UDP_CSR + 0x00000010)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Endpoint 4 CSR Register.  <a href="group__xg_nut_arch_arm_at91_udp.html#g5f7dda5524a558d6fbc10edf7014c66e"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_udp.html#g7aa52fb416d874447116d319d97d1595">UDP_EP5_CSR</a>&nbsp;&nbsp;&nbsp;(UDP_CSR + 0x00000014)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Endpoint 5 CSR Register.  <a href="group__xg_nut_arch_arm_at91_udp.html#g7aa52fb416d874447116d319d97d1595"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_udp.html#g149605b42ddbe86e81b0fc14dcb3c7d4">UDP_TXCOMP</a>&nbsp;&nbsp;&nbsp;_BV(0)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Generates an IN packet with data previously written in the DPR.  <a href="group__xg_nut_arch_arm_at91_udp.html#g149605b42ddbe86e81b0fc14dcb3c7d4"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_udp.html#gb93ed6dc9fb62906ac6f9ca1ac3959a5">UDP_RX_DATA_BK0</a>&nbsp;&nbsp;&nbsp;_BV(1)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive Data Bank 0.  <a href="group__xg_nut_arch_arm_at91_udp.html#gb93ed6dc9fb62906ac6f9ca1ac3959a5"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_udp.html#g5413621b28563ee934dc499b4526a98a">UDP_RXSETUP</a>&nbsp;&nbsp;&nbsp;_BV(2)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Sends STALL to the Host (Control endpoints).  <a href="group__xg_nut_arch_arm_at91_udp.html#g5413621b28563ee934dc499b4526a98a"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_udp.html#gf857731484b5c45f0c2822f79bb74798">UDP_STALL_SEND_ISOERROR</a>&nbsp;&nbsp;&nbsp;_BV(3)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">STALL send / Isochronous error (Isochronous endpoints).  <a href="group__xg_nut_arch_arm_at91_udp.html#gf857731484b5c45f0c2822f79bb74798"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_udp.html#g0da622c9d4b91275b1fb75211d16371f">UDP_TXPKTRDY</a>&nbsp;&nbsp;&nbsp;_BV(4)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmit Packet Ready.  <a href="group__xg_nut_arch_arm_at91_udp.html#g0da622c9d4b91275b1fb75211d16371f"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_udp.html#g10959571f0b89bc636c94d65f621572d">UDP_FORCESTALL</a>&nbsp;&nbsp;&nbsp;_BV(5)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Force Stall (used by Control, Bulk and Isochronous endpoints).  <a href="group__xg_nut_arch_arm_at91_udp.html#g10959571f0b89bc636c94d65f621572d"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_udp.html#gbc846f2ffcf3d5b28479df234144bd30">UDP_RX_DATA_BK1</a>&nbsp;&nbsp;&nbsp;_BV(6)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive Data Bank 1 (only used by endpoints with ping-pong attributes).  <a href="group__xg_nut_arch_arm_at91_udp.html#gbc846f2ffcf3d5b28479df234144bd30"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_udp.html#g3de520fa9a004ee4a62e2151da2f509c">UDP_DIR</a>&nbsp;&nbsp;&nbsp;_BV(7)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transfer Direction.  <a href="group__xg_nut_arch_arm_at91_udp.html#g3de520fa9a004ee4a62e2151da2f509c"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_udp.html#gc7a640ff7437bcab5e4fed55f52c92f2">UDP_EPTYPE</a>&nbsp;&nbsp;&nbsp;(0x7 &lt;&lt; 8)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Mask: Endpoint type, 3 BIT.  <a href="group__xg_nut_arch_arm_at91_udp.html#gc7a640ff7437bcab5e4fed55f52c92f2"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_udp.html#gf9396a1111d7d71004982726ffe6e9b7">UDP_EPTYPE_CTRL</a>&nbsp;&nbsp;&nbsp;(0x0 &lt;&lt; 8)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Endpoint typeControl.  <a href="group__xg_nut_arch_arm_at91_udp.html#gf9396a1111d7d71004982726ffe6e9b7"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_udp.html#gdaa1bf7863c9da3e979f8f8b5a1b2d52">UDP_EPTYPE_ISO_OUT</a>&nbsp;&nbsp;&nbsp;(0x1 &lt;&lt; 8)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Endpoint type Isochronous OUT.  <a href="group__xg_nut_arch_arm_at91_udp.html#gdaa1bf7863c9da3e979f8f8b5a1b2d52"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_udp.html#g2b30401a91a298143d1dc0c2b8695e5a">UDP_EPTYPE_BULK_OUT</a>&nbsp;&nbsp;&nbsp;(0x2 &lt;&lt; 8)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Endpoint type Bulk OUT.  <a href="group__xg_nut_arch_arm_at91_udp.html#g2b30401a91a298143d1dc0c2b8695e5a"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_udp.html#ge12440531fb5a103e5850c2d4c1448c0">UDP_EPTYPE_INT_OUT</a>&nbsp;&nbsp;&nbsp;(0x3 &lt;&lt; 8)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Endpoint type Interrupt OUT.  <a href="group__xg_nut_arch_arm_at91_udp.html#ge12440531fb5a103e5850c2d4c1448c0"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_udp.html#g4708976d0cf751fb3828f517f936b2e7">UDP_EPTYPE_ISO_IN</a>&nbsp;&nbsp;&nbsp;(0x5 &lt;&lt; 8)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Endpoint type Isochronous IN.  <a href="group__xg_nut_arch_arm_at91_udp.html#g4708976d0cf751fb3828f517f936b2e7"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_udp.html#g5f09aef7d01432fc4c56fe95c4f1a9d5">UDP_EPTYPE_BULK_IN</a>&nbsp;&nbsp;&nbsp;(0x6 &lt;&lt; 8)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Endpoint type Bulk IN.  <a href="group__xg_nut_arch_arm_at91_udp.html#g5f09aef7d01432fc4c56fe95c4f1a9d5"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_udp.html#g14a2eb4d80c462ce4490dba9ed6ad28d">UDP_EPTYPE_INT_IN</a>&nbsp;&nbsp;&nbsp;(0x7 &lt;&lt; 8)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Endpoint type Interrupt IN.  <a href="group__xg_nut_arch_arm_at91_udp.html#g14a2eb4d80c462ce4490dba9ed6ad28d"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_udp.html#g6a03df95af016e5dbf04c86080749f88">UDP_DTGLE</a>&nbsp;&nbsp;&nbsp;_BV(11)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Data Toggle.  <a href="group__xg_nut_arch_arm_at91_udp.html#g6a03df95af016e5dbf04c86080749f88"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_udp.html#g87435b03c5af46dfe128f80f93af3a37">UDP_EPEDS</a>&nbsp;&nbsp;&nbsp;_BV(15)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Endpoint Enable Disable.  <a href="group__xg_nut_arch_arm_at91_udp.html#g87435b03c5af46dfe128f80f93af3a37"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_udp.html#g93e7244848bba461c3c98b10c9496613">UDP_RXBYTECNT</a>&nbsp;&nbsp;&nbsp;(0x7FF &lt;&lt; 16)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Mask: Number Of Bytes Available in the FIFO.  <a href="group__xg_nut_arch_arm_at91_udp.html#g93e7244848bba461c3c98b10c9496613"></a><br></td></tr>
<tr><td colspan="2"><br><h2>FIFO Data Register</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_udp.html#ge09532570afd1a0bd1704d35384185f0">UDP_FDR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000050</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_udp.html#g517899d1d05e9c475358e6d40d41e08f">UDP_FDR</a>&nbsp;&nbsp;&nbsp;(UDP_BASE + UDP_FDR_OFF)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_udp.html#gea441787114bfc7c3062f72d476a41f1">UDP_EP0_FDR</a>&nbsp;&nbsp;&nbsp;(UDP_FDR + 0x00000000)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Endpoint 0 FIFO Data Register.  <a href="group__xg_nut_arch_arm_at91_udp.html#gea441787114bfc7c3062f72d476a41f1"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_udp.html#gaf19c50c0115fa25c9230c49cddf354a">UDP_EP1_FDR</a>&nbsp;&nbsp;&nbsp;(UDP_FDR + 0x00000004)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Endpoint 1 FIFO Data Register.  <a href="group__xg_nut_arch_arm_at91_udp.html#gaf19c50c0115fa25c9230c49cddf354a"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_udp.html#gdb874babc77d6f6a7dca906889817194">UDP_EP2_FDR</a>&nbsp;&nbsp;&nbsp;(UDP_FDR + 0x00000008)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Endpoint 2 FIFO Data Register.  <a href="group__xg_nut_arch_arm_at91_udp.html#gdb874babc77d6f6a7dca906889817194"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_udp.html#gd3599c1501e3a86b8207e6f9d36cdba1">UDP_EP3_FDR</a>&nbsp;&nbsp;&nbsp;(UDP_FDR + 0x0000000C)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Endpoint 3 FIFO Data Register.  <a href="group__xg_nut_arch_arm_at91_udp.html#gd3599c1501e3a86b8207e6f9d36cdba1"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_udp.html#gde25693c6acf4d08693cb7255768d410">UDP_EP4_FDR</a>&nbsp;&nbsp;&nbsp;(UDP_FDR + 0x00000010)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Endpoint 4 FIFO Data Register.  <a href="group__xg_nut_arch_arm_at91_udp.html#gde25693c6acf4d08693cb7255768d410"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_udp.html#g32b54f991ebbdc81684cc1fea63e8591">UDP_EP5_FDR</a>&nbsp;&nbsp;&nbsp;(UDP_FDR + 0x00000014)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Endpoint 5 FIFO Data Register.  <a href="group__xg_nut_arch_arm_at91_udp.html#g32b54f991ebbdc81684cc1fea63e8591"></a><br></td></tr>
<tr><td colspan="2"><br><h2>Tranceiver Control Register</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_udp.html#gfe022c026f04149c51556fe79ca93a31">UDP_TXVC_OFF</a>&nbsp;&nbsp;&nbsp;0x00000074</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_udp.html#g998ab4ad8028dad7de7a6cd87e40f316">UDP_TXVC</a>&nbsp;&nbsp;&nbsp;(UDP_BASE + UDP_TXVDIS_OFF)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_udp.html#gd66a331ed49abfff117043cc1926ceee">UDB_TXVDIS</a>&nbsp;&nbsp;&nbsp;_BV(8)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Tranceiver disable).  <a href="group__xg_nut_arch_arm_at91_udp.html#gd66a331ed49abfff117043cc1926ceee"></a><br></td></tr>
</table>
<hr><a name="_details"></a><h2>Detailed Description</h2>
AT91 peripherals (USB device port). 
<p>
<div class="fragment"><pre class="fragment">
 *
 * $Log$
 * Revision 1.1  2007/07/13 15:21:36  olereinhardt
 * 2007-07-13  Ole Reinhardt &lt;ole.reinhardt@embedded-it.de&gt;
 *         * include/arch/arm/at91sam7x.h: Added UDP support
 *         * include/arch/arm/at91_udp.h: Defines for arm7 UDP controller
 * *
 *
 * </pre></div> 
<p>Definition in file <a class="el" href="at91__udp_8h-source.html">at91_udp.h</a>.</p>
</div>
<hr>
<address>
  <small>
    &copy;&nbsp;2000-2007 by egnite Software GmbH - 
    visit <a href="http://www.ethernut.de/">http://www.ethernut.de/</a>
  </small>
</address>
</body>
</html>
