{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1666230763280 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1666230763281 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "CPU EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"CPU\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1666230763311 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1666230763423 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1666230763423 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1666230763920 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1666230763926 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1666230764010 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1666230764010 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1666230764010 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1666230764010 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1666230764010 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1666230764010 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1666230764010 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1666230764010 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1666230764010 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1666230764010 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "/home/thierryara/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/thierryara/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/thierryara/Documentos/USP/CPU/" { { 0 { 0 ""} 0 137 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1666230764013 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/home/thierryara/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/thierryara/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/thierryara/Documentos/USP/CPU/" { { 0 { 0 ""} 0 139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1666230764013 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "/home/thierryara/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/thierryara/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/thierryara/Documentos/USP/CPU/" { { 0 { 0 ""} 0 141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1666230764013 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "/home/thierryara/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/thierryara/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/thierryara/Documentos/USP/CPU/" { { 0 { 0 ""} 0 143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1666230764013 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "/home/thierryara/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/thierryara/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/thierryara/Documentos/USP/CPU/" { { 0 { 0 ""} 0 145 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1666230764013 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1666230764013 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1666230764015 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "4 15 " "No exact pin location assignment(s) for 4 pins of 15 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1666230764910 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "4 " "The Timing Analyzer is analyzing 4 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1666230765174 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CPU.sdc " "Synopsys Design Constraints File file not found: 'CPU.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1666230765176 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1666230765176 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1666230765180 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1666230765180 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1666230765181 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK_in~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLK_in~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1666230765193 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst53 " "Destination node inst53" {  } { { "Count8.bdf" "" { Schematic "/home/thierryara/Documentos/USP/CPU/Count8.bdf" { { 72 1592 1656 120 "inst53" "" } } } } { "temporary_test_loc" "" { Generic "/home/thierryara/Documentos/USP/CPU/" { { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1666230765193 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst25 " "Destination node inst25" {  } { { "Count8.bdf" "" { Schematic "/home/thierryara/Documentos/USP/CPU/Count8.bdf" { { -72 568 632 -24 "inst25" "" } } } } { "temporary_test_loc" "" { Generic "/home/thierryara/Documentos/USP/CPU/" { { 0 { 0 ""} 0 85 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1666230765193 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst44 " "Destination node inst44" {  } { { "Count8.bdf" "" { Schematic "/home/thierryara/Documentos/USP/CPU/Count8.bdf" { { 120 648 696 184 "inst44" "" } } } } { "temporary_test_loc" "" { Generic "/home/thierryara/Documentos/USP/CPU/" { { 0 { 0 ""} 0 86 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1666230765193 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst18 " "Destination node inst18" {  } { { "Count8.bdf" "" { Schematic "/home/thierryara/Documentos/USP/CPU/Count8.bdf" { { -72 328 392 -24 "inst18" "" } } } } { "temporary_test_loc" "" { Generic "/home/thierryara/Documentos/USP/CPU/" { { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1666230765193 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst24 " "Destination node inst24" {  } { { "Count8.bdf" "" { Schematic "/home/thierryara/Documentos/USP/CPU/Count8.bdf" { { 128 392 440 192 "inst24" "" } } } } { "temporary_test_loc" "" { Generic "/home/thierryara/Documentos/USP/CPU/" { { 0 { 0 ""} 0 82 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1666230765193 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst48 " "Destination node inst48" {  } { { "Count8.bdf" "" { Schematic "/home/thierryara/Documentos/USP/CPU/Count8.bdf" { { -72 72 136 -24 "inst48" "" } } } } { "temporary_test_loc" "" { Generic "/home/thierryara/Documentos/USP/CPU/" { { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1666230765193 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst23 " "Destination node inst23" {  } { { "Count8.bdf" "" { Schematic "/home/thierryara/Documentos/USP/CPU/Count8.bdf" { { 136 136 184 200 "inst23" "" } } } } { "temporary_test_loc" "" { Generic "/home/thierryara/Documentos/USP/CPU/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1666230765193 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst4 " "Destination node inst4" {  } { { "Count8.bdf" "" { Schematic "/home/thierryara/Documentos/USP/CPU/Count8.bdf" { { -72 -184 -120 -24 "inst4" "" } } } } { "temporary_test_loc" "" { Generic "/home/thierryara/Documentos/USP/CPU/" { { 0 { 0 ""} 0 75 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1666230765193 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst6 " "Destination node inst6" {  } { { "Count8.bdf" "" { Schematic "/home/thierryara/Documentos/USP/CPU/Count8.bdf" { { 136 -120 -72 200 "inst6" "" } } } } { "temporary_test_loc" "" { Generic "/home/thierryara/Documentos/USP/CPU/" { { 0 { 0 ""} 0 76 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1666230765193 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1666230765193 ""}  } { { "Count8.bdf" "" { Schematic "/home/thierryara/Documentos/USP/CPU/Count8.bdf" { { 360 -280 -112 376 "CLK_in" "" } } } } { "temporary_test_loc" "" { Generic "/home/thierryara/Documentos/USP/CPU/" { { 0 { 0 ""} 0 126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1666230765193 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1666230765424 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1666230765424 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1666230765425 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1666230765426 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1666230765426 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1666230765427 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1666230765427 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1666230765427 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1666230765428 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1666230765428 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1666230765428 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "4 unused 2.5V 4 0 0 " "Number of I/O pins in group: 4 (unused VREF, 2.5V VCCIO, 4 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1666230765430 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1666230765430 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1666230765430 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 52 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1666230765432 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 62 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1666230765432 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1666230765432 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1666230765432 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 2 63 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1666230765432 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1666230765432 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 8 64 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 8 total pin(s) used --  64 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1666230765432 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1666230765432 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1666230765432 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1666230765432 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "A\[0\] " "Node \"A\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "A\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666230765466 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "A\[1\] " "Node \"A\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "A\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666230765466 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "A\[2\] " "Node \"A\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "A\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666230765466 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "A\[3\] " "Node \"A\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "A\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666230765466 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "A\[4\] " "Node \"A\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "A\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666230765466 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "A\[5\] " "Node \"A\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "A\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666230765466 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "A\[6\] " "Node \"A\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "A\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666230765466 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "A\[7\] " "Node \"A\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "A\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666230765466 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLK_ " "Node \"CLK_\" is assigned to location or region, but does not exist in design" {  } { { "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLK_" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666230765466 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "b_s\[0\] " "Node \"b_s\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "b_s\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666230765466 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "b_s\[1\] " "Node \"b_s\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "b_s\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666230765466 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "b_s\[2\] " "Node \"b_s\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "b_s\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666230765466 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "b_s\[3\] " "Node \"b_s\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "b_s\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666230765466 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "b_s\[4\] " "Node \"b_s\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "b_s\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666230765466 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "b_s\[5\] " "Node \"b_s\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "b_s\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666230765466 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "b_s\[6\] " "Node \"b_s\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "b_s\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666230765466 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "b_s\[7\] " "Node \"b_s\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "b_s\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666230765466 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "display_out1\[0\] " "Node \"display_out1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "display_out1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666230765466 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "display_out1\[1\] " "Node \"display_out1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "display_out1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666230765466 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "display_out1\[2\] " "Node \"display_out1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "display_out1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666230765466 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "display_out1\[3\] " "Node \"display_out1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "display_out1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666230765466 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "display_out1\[4\] " "Node \"display_out1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "display_out1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666230765466 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "display_out1\[5\] " "Node \"display_out1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "display_out1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666230765466 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "display_out1\[6\] " "Node \"display_out1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "display_out1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666230765466 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "display_out2\[0\] " "Node \"display_out2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "display_out2\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666230765466 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "display_out2\[1\] " "Node \"display_out2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "display_out2\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666230765466 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "display_out2\[2\] " "Node \"display_out2\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "display_out2\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666230765466 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "display_out2\[3\] " "Node \"display_out2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "display_out2\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666230765466 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "display_out2\[4\] " "Node \"display_out2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "display_out2\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666230765466 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "display_out2\[5\] " "Node \"display_out2\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "display_out2\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666230765466 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "display_out2\[6\] " "Node \"display_out2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "display_out2\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666230765466 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "display_out3\[0\] " "Node \"display_out3\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "display_out3\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666230765466 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "display_out3\[1\] " "Node \"display_out3\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "display_out3\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666230765466 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "display_out3\[2\] " "Node \"display_out3\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "display_out3\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666230765466 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "display_out3\[3\] " "Node \"display_out3\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "display_out3\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666230765466 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "display_out3\[4\] " "Node \"display_out3\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "display_out3\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666230765466 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "display_out3\[5\] " "Node \"display_out3\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "display_out3\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666230765466 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "display_out3\[6\] " "Node \"display_out3\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "display_out3\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666230765466 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "display_out4\[0\] " "Node \"display_out4\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "display_out4\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666230765466 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "display_out4\[1\] " "Node \"display_out4\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "display_out4\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666230765466 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "display_out4\[2\] " "Node \"display_out4\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "display_out4\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666230765466 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "display_out4\[3\] " "Node \"display_out4\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "display_out4\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666230765466 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "display_out4\[4\] " "Node \"display_out4\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "display_out4\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666230765466 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "display_out4\[5\] " "Node \"display_out4\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "display_out4\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666230765466 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "display_out4\[6\] " "Node \"display_out4\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "display_out4\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666230765466 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "g4 " "Node \"g4\" is assigned to location or region, but does not exist in design" {  } { { "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "g4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666230765466 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "input_key " "Node \"input_key\" is assigned to location or region, but does not exist in design" {  } { { "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "input_key" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666230765466 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "rst_deb " "Node \"rst_deb\" is assigned to location or region, but does not exist in design" {  } { { "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rst_deb" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666230765466 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1666230765466 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1666230765468 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1666230765473 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1666230768505 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1666230768664 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1666230768721 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1666230778396 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:10 " "Fitter placement operations ending: elapsed time is 00:00:10" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1666230778396 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1666230778654 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y24 X10_Y36 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36" {  } { { "loc" "" { Generic "/home/thierryara/Documentos/USP/CPU/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36"} { { 12 { 0 ""} 0 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1666230784634 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1666230784634 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1666230786023 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1666230786023 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1666230786028 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.23 " "Total time spent on timing analysis during the Fitter is 0.23 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1666230786166 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1666230786178 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1666230786532 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1666230786533 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1666230786832 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1666230787339 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1666230787784 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/thierryara/Documentos/USP/CPU/output_files/CPU.fit.smsg " "Generated suppressed messages file /home/thierryara/Documentos/USP/CPU/output_files/CPU.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1666230787845 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 56 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 56 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1999 " "Peak virtual memory: 1999 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1666230788103 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 19 22:53:08 2022 " "Processing ended: Wed Oct 19 22:53:08 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1666230788103 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1666230788103 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1666230788103 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1666230788103 ""}
