// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.2
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module dateport_DS2_layer (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        S2_d_address0,
        S2_d_ce0,
        S2_d_we0,
        S2_d_d0,
        S2_d_q0,
        C3_d_address0,
        C3_d_ce0,
        C3_d_q0,
        C3_mapData_address0,
        C3_mapData_ce0,
        C3_mapData_q0,
        C3_mapData_address1,
        C3_mapData_ce1,
        C3_mapData_q1
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 34'b1;
parameter    ap_ST_st2_fsm_1 = 34'b10;
parameter    ap_ST_st3_fsm_2 = 34'b100;
parameter    ap_ST_st4_fsm_3 = 34'b1000;
parameter    ap_ST_st5_fsm_4 = 34'b10000;
parameter    ap_ST_st6_fsm_5 = 34'b100000;
parameter    ap_ST_st7_fsm_6 = 34'b1000000;
parameter    ap_ST_st8_fsm_7 = 34'b10000000;
parameter    ap_ST_st9_fsm_8 = 34'b100000000;
parameter    ap_ST_st10_fsm_9 = 34'b1000000000;
parameter    ap_ST_st11_fsm_10 = 34'b10000000000;
parameter    ap_ST_pp0_stg0_fsm_11 = 34'b100000000000;
parameter    ap_ST_pp0_stg1_fsm_12 = 34'b1000000000000;
parameter    ap_ST_pp0_stg2_fsm_13 = 34'b10000000000000;
parameter    ap_ST_pp0_stg3_fsm_14 = 34'b100000000000000;
parameter    ap_ST_pp0_stg4_fsm_15 = 34'b1000000000000000;
parameter    ap_ST_pp0_stg5_fsm_16 = 34'b10000000000000000;
parameter    ap_ST_pp0_stg6_fsm_17 = 34'b100000000000000000;
parameter    ap_ST_pp0_stg7_fsm_18 = 34'b1000000000000000000;
parameter    ap_ST_pp0_stg8_fsm_19 = 34'b10000000000000000000;
parameter    ap_ST_pp0_stg9_fsm_20 = 34'b100000000000000000000;
parameter    ap_ST_pp0_stg10_fsm_21 = 34'b1000000000000000000000;
parameter    ap_ST_pp0_stg11_fsm_22 = 34'b10000000000000000000000;
parameter    ap_ST_pp0_stg12_fsm_23 = 34'b100000000000000000000000;
parameter    ap_ST_pp0_stg13_fsm_24 = 34'b1000000000000000000000000;
parameter    ap_ST_pp0_stg14_fsm_25 = 34'b10000000000000000000000000;
parameter    ap_ST_pp0_stg15_fsm_26 = 34'b100000000000000000000000000;
parameter    ap_ST_pp0_stg16_fsm_27 = 34'b1000000000000000000000000000;
parameter    ap_ST_pp0_stg17_fsm_28 = 34'b10000000000000000000000000000;
parameter    ap_ST_pp0_stg18_fsm_29 = 34'b100000000000000000000000000000;
parameter    ap_ST_pp0_stg19_fsm_30 = 34'b1000000000000000000000000000000;
parameter    ap_ST_pp0_stg20_fsm_31 = 34'b10000000000000000000000000000000;
parameter    ap_ST_pp0_stg21_fsm_32 = 34'b100000000000000000000000000000000;
parameter    ap_ST_st40_fsm_33 = 34'b1000000000000000000000000000000000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv32_16 = 32'b10110;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv32_1A = 32'b11010;
parameter    ap_const_lv32_1E = 32'b11110;
parameter    ap_const_lv32_C = 32'b1100;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv32_9 = 32'b1001;
parameter    ap_const_lv32_B = 32'b1011;
parameter    ap_const_lv32_D = 32'b1101;
parameter    ap_const_lv32_E = 32'b1110;
parameter    ap_const_lv32_F = 32'b1111;
parameter    ap_const_lv32_10 = 32'b10000;
parameter    ap_const_lv32_11 = 32'b10001;
parameter    ap_const_lv32_12 = 32'b10010;
parameter    ap_const_lv32_13 = 32'b10011;
parameter    ap_const_lv32_14 = 32'b10100;
parameter    ap_const_lv32_15 = 32'b10101;
parameter    ap_const_lv32_20 = 32'b100000;
parameter    ap_const_lv3_0 = 3'b000;
parameter    ap_const_lv4_0 = 4'b0000;
parameter    ap_const_lv5_0 = 5'b00000;
parameter    ap_const_lv4_2 = 4'b10;
parameter    ap_const_lv32_A = 32'b1010;
parameter    ap_const_lv17_0 = 17'b00000000000000000;
parameter    ap_const_lv15_0 = 15'b000000000000000;
parameter    ap_const_lv11_0 = 11'b00000000000;
parameter    ap_const_lv7_0 = 7'b0000000;
parameter    ap_const_lv3_6 = 3'b110;
parameter    ap_const_lv3_1 = 3'b1;
parameter    ap_const_lv4_E = 4'b1110;
parameter    ap_const_lv4_1 = 4'b1;
parameter    ap_const_lv5_10 = 5'b10000;
parameter    ap_const_lv5_1 = 5'b1;
parameter    ap_const_lv5_12 = 5'b10010;
parameter    ap_const_lv4_B = 4'b1011;
parameter    ap_const_lv17_16F80 = 17'b10110111110000000;
parameter    ap_const_lv17_1 = 17'b1;
parameter    ap_const_lv15_3D40 = 15'b11110101000000;
parameter    ap_const_lv3_5 = 3'b101;
parameter    ap_const_lv7_46 = 7'b1000110;
parameter    ap_const_lv11_3D4 = 11'b1111010100;
parameter    ap_const_lv11_1 = 11'b1;
parameter    ap_const_lv15_1 = 15'b1;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv7_1 = 7'b1;
parameter    ap_const_lv5_3 = 5'b11;
parameter    ap_const_lv5_4 = 5'b100;
parameter    ap_const_lv32_21 = 32'b100001;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [10:0] S2_d_address0;
output   S2_d_ce0;
output   S2_d_we0;
output  [31:0] S2_d_d0;
input  [31:0] S2_d_q0;
output  [10:0] C3_d_address0;
output   C3_d_ce0;
input  [31:0] C3_d_q0;
output  [11:0] C3_mapData_address0;
output   C3_mapData_ce0;
input  [31:0] C3_mapData_q0;
output  [11:0] C3_mapData_address1;
output   C3_mapData_ce1;
input  [31:0] C3_mapData_q1;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[10:0] S2_d_address0;
reg S2_d_ce0;
reg S2_d_we0;
reg[31:0] S2_d_d0;
reg C3_d_ce0;
reg[11:0] C3_mapData_address0;
reg C3_mapData_ce0;
reg[11:0] C3_mapData_address1;
reg C3_mapData_ce1;
(* fsm_encoding = "none" *) reg   [33:0] ap_CS_fsm = 34'b1;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_bdd_52;
reg   [16:0] indvar_flatten6_reg_377;
reg   [2:0] i_3_reg_388;
reg   [14:0] indvar_flatten7_reg_400;
reg   [4:0] j_reg_411;
reg   [10:0] indvar_flatten8_reg_422;
reg   [3:0] k_reg_433;
reg   [6:0] indvar_flatten_reg_445;
reg   [3:0] m_reg_457;
reg   [2:0] p_3_reg_469;
wire   [31:0] grp_fu_481_p2;
reg    ap_sig_cseq_ST_pp0_stg11_fsm_22;
reg    ap_sig_bdd_105;
reg    ap_reg_ppiten_pp0_it0 = 1'b0;
reg   [0:0] exitcond_flatten8_reg_1701;
reg    ap_sig_cseq_ST_pp0_stg15_fsm_26;
reg    ap_sig_bdd_118;
reg    ap_sig_cseq_ST_pp0_stg19_fsm_30;
reg    ap_sig_bdd_127;
reg    ap_sig_cseq_ST_pp0_stg1_fsm_12;
reg    ap_sig_bdd_136;
reg    ap_reg_ppiten_pp0_it1 = 1'b0;
reg   [0:0] ap_reg_ppstg_exitcond_flatten8_reg_1701_pp0_it1;
wire   [2:0] i_14_fu_505_p2;
reg   [2:0] i_14_reg_1581;
reg    ap_sig_cseq_ST_st2_fsm_1;
reg    ap_sig_bdd_151;
wire  signed [8:0] S2_d_addr1_cast_fu_541_p1;
reg  signed [8:0] S2_d_addr1_cast_reg_1586;
wire   [0:0] exitcond_fu_499_p2;
wire   [3:0] p_4_fu_551_p2;
reg   [3:0] p_4_reg_1594;
reg    ap_sig_cseq_ST_st3_fsm_2;
reg    ap_sig_bdd_165;
wire  signed [31:0] S2_d_addr3_fu_590_p2;
reg  signed [31:0] S2_d_addr3_reg_1599;
wire   [0:0] exitcond11_fu_545_p2;
wire   [3:0] q_3_fu_602_p2;
reg    ap_sig_cseq_ST_st4_fsm_3;
reg    ap_sig_bdd_179;
wire   [4:0] i_15_fu_628_p2;
reg   [4:0] i_15_reg_1615;
reg    ap_sig_cseq_ST_st5_fsm_4;
reg    ap_sig_bdd_188;
wire   [9:0] p_addr_fu_658_p2;
reg   [9:0] p_addr_reg_1620;
wire   [0:0] exitcond5_fu_622_p2;
wire   [4:0] p_5_fu_670_p2;
reg   [4:0] p_5_reg_1628;
reg    ap_sig_cseq_ST_st6_fsm_5;
reg    ap_sig_bdd_202;
wire   [31:0] p_addr3_fu_709_p2;
reg   [31:0] p_addr3_reg_1633;
wire   [0:0] exitcond10_fu_664_p2;
wire   [4:0] q_4_fu_721_p2;
reg    ap_sig_cseq_ST_st7_fsm_6;
reg    ap_sig_bdd_216;
wire   [0:0] exitcond8_fu_741_p2;
reg    ap_sig_cseq_ST_st8_fsm_7;
reg    ap_sig_bdd_225;
wire   [4:0] i_16_fu_747_p2;
reg   [4:0] i_16_reg_1650;
wire   [8:0] C3_d_addr4_fu_781_p2;
reg   [8:0] C3_d_addr4_reg_1655;
wire   [9:0] p_addr1_fu_799_p2;
reg   [9:0] p_addr1_reg_1660;
wire   [31:0] C3_d_addr6_fu_850_p2;
reg   [31:0] C3_d_addr6_reg_1668;
reg    ap_sig_cseq_ST_st9_fsm_8;
reg    ap_sig_bdd_242;
wire   [0:0] exitcond7_fu_805_p2;
wire   [31:0] p_addr13_fu_889_p2;
reg   [31:0] p_addr13_reg_1673;
reg    ap_sig_cseq_ST_st10_fsm_9;
reg    ap_sig_bdd_256;
wire   [0:0] exitcond6_fu_895_p2;
wire   [31:0] p_addr15_fu_925_p2;
reg   [31:0] p_addr15_reg_1686;
wire   [3:0] q_5_fu_930_p2;
reg   [3:0] q_5_reg_1691;
wire   [3:0] p_6_fu_936_p2;
wire   [0:0] exitcond_flatten8_fu_946_p2;
reg    ap_sig_cseq_ST_pp0_stg0_fsm_11;
reg    ap_sig_bdd_275;
wire   [16:0] indvar_flatten_next8_fu_952_p2;
reg   [16:0] indvar_flatten_next8_reg_1705;
wire   [0:0] exitcond_flatten_fu_958_p2;
reg   [0:0] exitcond_flatten_reg_1710;
wire   [0:0] exitcond_flatten15_mid_fu_1008_p2;
reg   [0:0] exitcond_flatten15_mid_reg_1716;
wire   [0:0] tmp_122_fu_1020_p2;
reg   [0:0] tmp_122_reg_1721;
wire   [0:0] exitcond1_mid1_fu_1038_p2;
reg   [0:0] exitcond1_mid1_reg_1727;
wire   [0:0] exitcond_flatten_mid2_fu_1044_p2;
reg   [0:0] exitcond_flatten_mid2_reg_1732;
wire   [4:0] j_mid2_fu_1050_p3;
reg   [4:0] j_mid2_reg_1739;
wire   [0:0] not_exitcond_flatten_mid_fu_1058_p2;
reg   [0:0] not_exitcond_flatten_mid_reg_1747;
wire   [10:0] indvar_flatten_next6_fu_1070_p3;
reg   [10:0] indvar_flatten_next6_reg_1752;
wire   [14:0] indvar_flatten_next7_fu_1084_p3;
reg   [14:0] indvar_flatten_next7_reg_1757;
wire   [2:0] i_3_mid2_fu_1098_p3;
reg   [2:0] i_3_mid2_reg_1762;
wire   [3:0] k_mid2_fu_1139_p3;
reg   [3:0] k_mid2_reg_1769;
wire   [3:0] m_mid2_fu_1174_p3;
reg   [3:0] m_mid2_reg_1775;
wire   [9:0] p_addr5_fu_1228_p2;
reg   [9:0] p_addr5_reg_1784;
wire  signed [31:0] C3_mapData_addr8_fu_1291_p2;
reg  signed [31:0] C3_mapData_addr8_reg_1790;
wire   [2:0] p_7_fu_1297_p2;
reg   [2:0] p_7_reg_1796;
wire   [6:0] indvar_flatten_next_fu_1309_p3;
reg   [6:0] indvar_flatten_next_reg_1801;
wire   [31:0] p_addr6_fu_1347_p2;
reg   [31:0] p_addr6_reg_1806;
reg    ap_sig_cseq_ST_pp0_stg2_fsm_13;
reg    ap_sig_bdd_326;
wire  signed [31:0] C3_mapData_addr9_fu_1369_p2;
reg  signed [31:0] C3_mapData_addr9_reg_1818;
reg   [10:0] S2_d_addr_1_reg_1830;
reg   [10:0] ap_reg_ppstg_S2_d_addr_1_reg_1830_pp0_it1;
wire   [31:0] tmp1_q0;
reg    ap_sig_cseq_ST_pp0_stg3_fsm_14;
reg    ap_sig_bdd_350;
wire   [31:0] tmp1_q1;
reg   [31:0] empty_48_reg_1855;
reg   [31:0] C3_mapData_load_1_reg_1860;
wire   [31:0] p_addr11_fu_1559_p2;
reg   [31:0] p_addr11_reg_1885;
reg   [31:0] empty_49_reg_1890;
reg    ap_sig_cseq_ST_pp0_stg4_fsm_15;
reg    ap_sig_bdd_373;
reg   [31:0] C3_mapData_load_2_reg_1895;
reg   [31:0] empty_50_reg_1900;
reg   [31:0] C3_mapData_load_3_reg_1905;
reg   [31:0] empty_51_reg_1920;
reg    ap_sig_cseq_ST_pp0_stg5_fsm_16;
reg    ap_sig_bdd_389;
reg   [31:0] C3_mapData_load_4_reg_1925;
wire   [31:0] grp_fu_488_p2;
reg   [31:0] tmp_73_reg_1930;
reg    ap_sig_cseq_ST_pp0_stg6_fsm_17;
reg    ap_sig_bdd_400;
reg    ap_sig_cseq_ST_pp0_stg7_fsm_18;
reg    ap_sig_bdd_409;
reg   [31:0] tmp_173_1_reg_1940;
reg   [31:0] tmp_173_2_reg_1945;
reg    ap_sig_cseq_ST_pp0_stg8_fsm_19;
reg    ap_sig_bdd_419;
reg   [31:0] tmp_173_3_reg_1950;
reg    ap_sig_cseq_ST_pp0_stg9_fsm_20;
reg    ap_sig_bdd_428;
reg   [31:0] tmp_173_4_reg_1955;
reg    ap_sig_cseq_ST_pp0_stg10_fsm_21;
reg    ap_sig_bdd_437;
reg    ap_sig_cseq_ST_pp0_stg21_fsm_32;
reg    ap_sig_bdd_449;
reg   [12:0] tmp1_address0;
reg    tmp1_ce0;
reg    tmp1_we0;
reg   [31:0] tmp1_d0;
reg   [12:0] tmp1_address1;
reg    tmp1_ce1;
reg   [2:0] i_reg_277;
reg   [3:0] p_reg_288;
wire   [0:0] exitcond12_fu_596_p2;
reg   [3:0] q_reg_299;
reg   [4:0] i_1_reg_310;
reg   [4:0] p_1_reg_321;
wire   [0:0] exitcond9_fu_715_p2;
reg   [4:0] q_1_reg_332;
reg   [4:0] i_2_reg_343;
reg   [3:0] p_2_reg_354;
reg   [3:0] q_2_reg_366;
reg    ap_sig_cseq_ST_st11_fsm_10;
reg    ap_sig_bdd_516;
reg   [16:0] indvar_flatten6_phi_fu_381_p4;
reg   [2:0] i_3_phi_fu_392_p4;
reg   [14:0] indvar_flatten7_phi_fu_404_p4;
reg   [4:0] j_phi_fu_415_p4;
reg   [10:0] indvar_flatten8_phi_fu_426_p4;
reg   [3:0] k_phi_fu_437_p4;
reg   [6:0] indvar_flatten_phi_fu_449_p4;
reg   [3:0] m_phi_fu_461_p4;
reg   [2:0] p_3_phi_fu_473_p4;
wire   [63:0] tmp_141_fu_617_p1;
wire   [63:0] tmp_142_fu_736_p1;
wire   [63:0] tmp_143_fu_916_p1;
wire   [63:0] tmp_144_fu_942_p1;
wire   [63:0] tmp_127_fu_1359_p1;
wire   [63:0] tmp_129_fu_1374_p1;
wire   [63:0] tmp_132_fu_1456_p1;
wire   [63:0] tmp_133_fu_1471_p1;
wire   [63:0] tmp_134_fu_1482_p1;
wire   [63:0] tmp_135_fu_1516_p1;
wire   [63:0] tmp_136_fu_1526_p1;
wire   [63:0] tmp_137_fu_1540_p1;
wire   [63:0] tmp_138_fu_1550_p1;
wire   [63:0] tmp_139_fu_1564_p1;
wire   [63:0] tmp_140_fu_1573_p1;
reg   [31:0] grp_fu_481_p0;
reg   [31:0] grp_fu_481_p1;
reg   [31:0] grp_fu_488_p0;
reg   [31:0] grp_fu_488_p1;
wire   [6:0] tmp_fu_511_p3;
wire   [3:0] tmp_116_fu_523_p3;
wire   [7:0] p_shl_cast_fu_519_p1;
wire   [7:0] p_shl48_cast_fu_531_p1;
wire   [7:0] S2_d_addr1_fu_535_p2;
wire   [8:0] tmp_95_trn_cast_fu_557_p1;
wire  signed [8:0] S2_d_addr2_fu_561_p2;
wire   [12:0] tmp_97_fu_566_p3;
wire   [9:0] tmp_98_fu_578_p3;
wire  signed [31:0] p_shl_fu_574_p1;
wire  signed [31:0] p_shl20_fu_586_p1;
wire   [31:0] tmp_101_trn_fu_608_p1;
wire  signed [31:0] S2_d_addr4_fu_612_p2;
wire   [8:0] tmp_117_fu_634_p3;
wire   [5:0] tmp_118_fu_646_p3;
wire   [9:0] p_shl50_cast_fu_654_p1;
wire   [9:0] p_shl49_cast_fu_642_p1;
wire   [9:0] tmp_97_trn_cast_fu_676_p1;
wire   [9:0] p_addr2_fu_680_p2;
wire   [13:0] tmp_107_fu_685_p3;
wire   [10:0] tmp_108_fu_697_p3;
wire   [31:0] p_shl27_fu_705_p1;
wire   [31:0] p_shl26_fu_693_p1;
wire   [31:0] tmp_103_trn_fu_727_p1;
wire   [31:0] p_addr14_fu_731_p2;
wire   [7:0] tmp_119_fu_753_p3;
wire   [5:0] tmp_120_fu_765_p3;
wire   [8:0] p_shl54_cast_fu_777_p1;
wire   [8:0] p_shl53_cast_fu_761_p1;
wire   [8:0] tmp_121_fu_787_p3;
wire   [9:0] p_shl54_cast1_fu_773_p1;
wire   [9:0] p_shl55_cast_fu_795_p1;
wire  signed [3:0] tmp_75_fu_811_p2;
wire   [8:0] tmp_99_trn_cast_fu_817_p1;
wire   [8:0] C3_d_addr5_fu_821_p2;
wire   [11:0] tmp_109_fu_826_p3;
wire   [9:0] tmp_110_fu_838_p3;
wire   [31:0] p_shl29_fu_846_p1;
wire   [31:0] p_shl28_fu_834_p1;
wire   [9:0] tmp_100_trn_cast_fu_856_p1;
wire   [9:0] p_addr12_fu_860_p2;
wire   [13:0] tmp_111_fu_865_p3;
wire   [10:0] tmp_112_fu_877_p3;
wire   [31:0] p_shl31_fu_885_p1;
wire   [31:0] p_shl30_fu_873_p1;
wire  signed [3:0] tmp_76_fu_901_p2;
wire   [31:0] tmp_105_trn_fu_907_p1;
wire   [31:0] C3_d_addr7_fu_911_p2;
wire   [31:0] tmp_106_trn_fu_921_p1;
wire   [0:0] exitcond13_fu_978_p2;
wire   [0:0] not_exitcond_flatten_fu_972_p2;
wire   [0:0] exitcond_flatten3_fu_990_p2;
wire   [0:0] exitcond_flatten4_fu_1002_p2;
wire   [4:0] j_mid_fu_964_p3;
wire   [0:0] exitcond_flatten15_not_fu_1026_p2;
wire   [0:0] exitcond1_mid_fu_984_p2;
wire   [0:0] not_exitcond_flatten15_mid_fu_1032_p2;
wire   [0:0] exitcond_flatten_mid_fu_996_p2;
wire   [4:0] j_12_fu_1014_p2;
wire   [10:0] indvar_flatten13_op_fu_1064_p2;
wire   [14:0] indvar_flatten33_op_fu_1078_p2;
wire   [2:0] i_s_fu_1092_p2;
wire   [3:0] k_mid_fu_1105_p3;
wire   [0:0] tmp_123_fu_1118_p2;
wire   [0:0] tmp_99_fu_1122_p2;
wire   [3:0] k_11_fu_1112_p2;
wire   [3:0] m_mid3_fu_1127_p3;
wire   [0:0] exitcond1_mid2_fu_1135_p2;
wire   [0:0] tmp_124_fu_1156_p2;
wire   [0:0] tmp_100_fu_1161_p2;
wire   [3:0] m_3_fu_1150_p2;
wire   [2:0] p_3_mid2_fu_1166_p3;
wire   [4:0] tmp_123_cast_fu_1146_p1;
wire   [4:0] tmp_127_cast_fu_1182_p1;
wire   [4:0] tmp_s_fu_1186_p2;
wire   [8:0] tmp_125_fu_1196_p3;
wire   [5:0] tmp_126_fu_1207_p3;
wire   [9:0] p_shl59_cast_fu_1203_p1;
wire   [9:0] p_shl60_cast1_fu_1214_p1;
wire   [9:0] tmp_110_trn_cast_fu_1192_p1;
wire   [9:0] p_addr4_fu_1222_p2;
wire   [7:0] tmp_128_fu_1238_p3;
wire   [8:0] p_shl63_cast_fu_1245_p1;
wire   [8:0] p_shl60_cast_fu_1218_p1;
wire   [8:0] C3_mapData_addr5_fu_1249_p2;
wire   [9:0] tmp_96_trn_cast_fu_1234_p1;
wire  signed [9:0] C3_mapData_addr10_cast_fu_1255_p1;
wire  signed [9:0] C3_mapData_addr6_fu_1259_p2;
wire   [11:0] tmp_103_fu_1273_p3;
wire  signed [31:0] p_shl23_fu_1281_p1;
wire  signed [31:0] C3_mapData_addr11_cast_fu_1265_p1;
wire   [31:0] tmp_111_trn_fu_1269_p1;
wire  signed [31:0] C3_mapData_addr7_fu_1285_p2;
wire   [6:0] indvar_flatten_op_fu_1303_p2;
wire   [13:0] tmp_101_fu_1325_p3;
wire   [10:0] tmp_102_fu_1336_p3;
wire   [31:0] p_shl21_fu_1332_p1;
wire   [31:0] p_shl22_fu_1343_p1;
wire   [31:0] tmp_108_trn_fu_1322_p1;
wire   [31:0] p_addr7_fu_1353_p2;
wire   [31:0] tmp_104_fu_1364_p2;
wire   [6:0] tmp_130_fu_1382_p3;
wire   [3:0] tmp_131_fu_1393_p3;
wire   [7:0] p_shl67_cast_fu_1389_p1;
wire   [7:0] p_shl68_cast_fu_1400_p1;
wire   [7:0] S2_d_addr5_fu_1404_p2;
wire   [8:0] tmp_107_trn_cast_fu_1379_p1;
wire  signed [8:0] S2_d_addr5_cast_fu_1410_p1;
wire  signed [8:0] S2_d_addr6_fu_1414_p2;
wire   [12:0] tmp_105_fu_1420_p3;
wire   [9:0] tmp_106_fu_1432_p3;
wire  signed [31:0] p_shl24_fu_1428_p1;
wire  signed [31:0] p_shl25_fu_1440_p1;
wire  signed [31:0] S2_d_addr7_fu_1444_p2;
wire  signed [31:0] S2_d_addr8_fu_1450_p2;
wire   [3:0] tmp_170_1_fu_1317_p2;
wire   [31:0] tmp_171_1_trn_fu_1461_p1;
wire   [31:0] p_addr8_fu_1465_p2;
wire  signed [31:0] C3_mapData_addr10_fu_1476_p2;
wire   [4:0] tmp_125_cast2_fu_1487_p1;
wire   [3:0] tmp_170_2_fu_1490_p2;
wire   [31:0] tmp_171_2_trn_fu_1507_p1;
wire   [31:0] p_addr9_fu_1511_p2;
wire  signed [31:0] C3_mapData_addr11_fu_1521_p2;
wire   [4:0] tmp_170_3_fu_1495_p2;
wire   [31:0] tmp_171_3_trn_fu_1531_p1;
wire   [31:0] p_addr10_fu_1535_p2;
wire  signed [31:0] C3_mapData_addr12_fu_1545_p2;
wire   [4:0] tmp_170_4_fu_1501_p2;
wire   [31:0] tmp_171_4_trn_fu_1555_p1;
wire  signed [31:0] C3_mapData_addr13_fu_1568_p2;
wire    grp_fu_481_ce;
wire    grp_fu_488_ce;
reg    ap_sig_cseq_ST_st40_fsm_33;
reg    ap_sig_bdd_1271;
reg   [33:0] ap_NS_fsm;


dateport_DS2_layer_tmp1 #(
    .DataWidth( 32 ),
    .AddressRange( 5184 ),
    .AddressWidth( 13 ))
tmp1_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( tmp1_address0 ),
    .ce0( tmp1_ce0 ),
    .we0( tmp1_we0 ),
    .d0( tmp1_d0 ),
    .q0( tmp1_q0 ),
    .address1( tmp1_address1 ),
    .ce1( tmp1_ce1 ),
    .q1( tmp1_q1 )
);

dateport_fadd_32ns_32ns_32_5_full_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
dateport_fadd_32ns_32ns_32_5_full_dsp_U64(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_481_p0 ),
    .din1( grp_fu_481_p1 ),
    .ce( grp_fu_481_ce ),
    .dout( grp_fu_481_p2 )
);

dateport_fmul_32ns_32ns_32_4_max_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
dateport_fmul_32ns_32ns_32_4_max_dsp_U65(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_488_p0 ),
    .din1( grp_fu_488_p1 ),
    .ce( grp_fu_488_ce ),
    .dout( grp_fu_488_p2 )
);



/// the current state (ap_CS_fsm) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

/// ap_reg_ppiten_pp0_it0 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_11) & ~(ap_const_lv1_0 == exitcond_flatten8_fu_946_p2))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_7) & ~(ap_const_lv1_0 == exitcond8_fu_741_p2))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp0_it1 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
    end else begin
        if (((exitcond_flatten8_reg_1701 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg21_fsm_32))) begin
            ap_reg_ppiten_pp0_it1 <= ap_const_logic_1;
        end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_7) & ~(ap_const_lv1_0 == exitcond8_fu_741_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg21_fsm_32) & ~(exitcond_flatten8_reg_1701 == ap_const_lv1_0)))) begin
            ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5) & ~(ap_const_lv1_0 == exitcond10_fu_664_p2))) begin
        i_1_reg_310 <= i_15_reg_1615;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(ap_const_lv1_0 == exitcond_fu_499_p2))) begin
        i_1_reg_310 <= ap_const_lv5_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8) & ~(ap_const_lv1_0 == exitcond7_fu_805_p2))) begin
        i_2_reg_343 <= i_16_reg_1650;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) & ~(ap_const_lv1_0 == exitcond5_fu_622_p2))) begin
        i_2_reg_343 <= ap_const_lv5_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_7) & ~(ap_const_lv1_0 == exitcond8_fu_741_p2))) begin
        i_3_reg_388 <= ap_const_lv3_0;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_12) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten8_reg_1701_pp0_it1))) begin
        i_3_reg_388 <= i_3_mid2_reg_1762;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & ~(ap_const_lv1_0 == exitcond11_fu_545_p2))) begin
        i_reg_277 <= i_14_reg_1581;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0))) begin
        i_reg_277 <= ap_const_lv3_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_7) & ~(ap_const_lv1_0 == exitcond8_fu_741_p2))) begin
        indvar_flatten6_reg_377 <= ap_const_lv17_0;
    end else if (((exitcond_flatten8_reg_1701 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_11))) begin
        indvar_flatten6_reg_377 <= indvar_flatten_next8_reg_1705;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_7) & ~(ap_const_lv1_0 == exitcond8_fu_741_p2))) begin
        indvar_flatten7_reg_400 <= ap_const_lv15_0;
    end else if (((exitcond_flatten8_reg_1701 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_11))) begin
        indvar_flatten7_reg_400 <= indvar_flatten_next7_reg_1757;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_7) & ~(ap_const_lv1_0 == exitcond8_fu_741_p2))) begin
        indvar_flatten8_reg_422 <= ap_const_lv11_0;
    end else if (((exitcond_flatten8_reg_1701 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_11))) begin
        indvar_flatten8_reg_422 <= indvar_flatten_next6_reg_1752;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_7) & ~(ap_const_lv1_0 == exitcond8_fu_741_p2))) begin
        indvar_flatten_reg_445 <= ap_const_lv7_0;
    end else if (((exitcond_flatten8_reg_1701 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_11))) begin
        indvar_flatten_reg_445 <= indvar_flatten_next_reg_1801;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_7) & ~(ap_const_lv1_0 == exitcond8_fu_741_p2))) begin
        j_reg_411 <= ap_const_lv5_0;
    end else if (((exitcond_flatten8_reg_1701 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_11))) begin
        j_reg_411 <= j_mid2_reg_1739;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_7) & ~(ap_const_lv1_0 == exitcond8_fu_741_p2))) begin
        k_reg_433 <= ap_const_lv4_0;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_12) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten8_reg_1701_pp0_it1))) begin
        k_reg_433 <= k_mid2_reg_1769;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_7) & ~(ap_const_lv1_0 == exitcond8_fu_741_p2))) begin
        m_reg_457 <= ap_const_lv4_0;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_12) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten8_reg_1701_pp0_it1))) begin
        m_reg_457 <= m_mid2_reg_1775;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) & ~(ap_const_lv1_0 == exitcond9_fu_715_p2))) begin
        p_1_reg_321 <= p_5_reg_1628;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) & (ap_const_lv1_0 == exitcond5_fu_622_p2))) begin
        p_1_reg_321 <= ap_const_lv5_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_7) & (ap_const_lv1_0 == exitcond8_fu_741_p2))) begin
        p_2_reg_354 <= ap_const_lv4_2;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st10_fsm_9) & ~(ap_const_lv1_0 == exitcond6_fu_895_p2))) begin
        p_2_reg_354 <= p_6_fu_936_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_7) & ~(ap_const_lv1_0 == exitcond8_fu_741_p2))) begin
        p_3_reg_469 <= ap_const_lv3_0;
    end else if (((exitcond_flatten8_reg_1701 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_11))) begin
        p_3_reg_469 <= p_7_reg_1796;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & ~(ap_const_lv1_0 == exitcond12_fu_596_p2))) begin
        p_reg_288 <= p_4_reg_1594;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (ap_const_lv1_0 == exitcond_fu_499_p2))) begin
        p_reg_288 <= ap_const_lv4_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5) & (ap_const_lv1_0 == exitcond10_fu_664_p2))) begin
        q_1_reg_332 <= ap_const_lv5_0;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) & (ap_const_lv1_0 == exitcond9_fu_715_p2))) begin
        q_1_reg_332 <= q_4_fu_721_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8) & (ap_const_lv1_0 == exitcond7_fu_805_p2))) begin
        q_2_reg_366 <= ap_const_lv4_2;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10)) begin
        q_2_reg_366 <= q_5_reg_1691;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & (ap_const_lv1_0 == exitcond11_fu_545_p2))) begin
        q_reg_299 <= ap_const_lv4_0;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & (ap_const_lv1_0 == exitcond12_fu_596_p2))) begin
        q_reg_299 <= q_3_fu_602_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_7) & (ap_const_lv1_0 == exitcond8_fu_741_p2))) begin
        C3_d_addr4_reg_1655[8 : 1] <= C3_d_addr4_fu_781_p2[8 : 1];
        p_addr1_reg_1660[9 : 1] <= p_addr1_fu_799_p2[9 : 1];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8) & (ap_const_lv1_0 == exitcond7_fu_805_p2))) begin
        C3_d_addr6_reg_1668[31 : 1] <= C3_d_addr6_fu_850_p2[31 : 1];
        p_addr13_reg_1673[31 : 1] <= p_addr13_fu_889_p2[31 : 1];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((exitcond_flatten8_reg_1701 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_12))) begin
        C3_mapData_addr8_reg_1790 <= C3_mapData_addr8_fu_1291_p2;
        p_addr5_reg_1784 <= p_addr5_fu_1228_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((exitcond_flatten8_reg_1701 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg2_fsm_13))) begin
        C3_mapData_addr9_reg_1818 <= C3_mapData_addr9_fu_1369_p2;
        S2_d_addr_1_reg_1830 <= tmp_132_fu_1456_p1;
        p_addr6_reg_1806[31 : 1] <= p_addr6_fu_1347_p2[31 : 1];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((exitcond_flatten8_reg_1701 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_14))) begin
        C3_mapData_load_1_reg_1860 <= C3_mapData_q1;
        empty_48_reg_1855 <= tmp1_q1;
        p_addr11_reg_1885 <= p_addr11_fu_1559_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((exitcond_flatten8_reg_1701 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg4_fsm_15))) begin
        C3_mapData_load_2_reg_1895 <= C3_mapData_q0;
        C3_mapData_load_3_reg_1905 <= C3_mapData_q1;
        empty_49_reg_1890 <= tmp1_q1;
        empty_50_reg_1900 <= tmp1_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((exitcond_flatten8_reg_1701 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg5_fsm_16))) begin
        C3_mapData_load_4_reg_1925 <= C3_mapData_q0;
        empty_51_reg_1920 <= tmp1_q1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (ap_const_lv1_0 == exitcond_fu_499_p2))) begin
        S2_d_addr1_cast_reg_1586[8 : 1] <= S2_d_addr1_cast_fu_541_p1[8 : 1];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & (ap_const_lv1_0 == exitcond11_fu_545_p2))) begin
        S2_d_addr3_reg_1599[31 : 1] <= S2_d_addr3_fu_590_p2[31 : 1];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg2_fsm_13)) begin
        ap_reg_ppstg_S2_d_addr_1_reg_1830_pp0_it1 <= S2_d_addr_1_reg_1830;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_11)) begin
        ap_reg_ppstg_exitcond_flatten8_reg_1701_pp0_it1 <= exitcond_flatten8_reg_1701;
        exitcond_flatten8_reg_1701 <= exitcond_flatten8_fu_946_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_11) & (ap_const_lv1_0 == exitcond_flatten8_fu_946_p2))) begin
        exitcond1_mid1_reg_1727 <= exitcond1_mid1_fu_1038_p2;
        exitcond_flatten15_mid_reg_1716 <= exitcond_flatten15_mid_fu_1008_p2;
        exitcond_flatten_mid2_reg_1732 <= exitcond_flatten_mid2_fu_1044_p2;
        exitcond_flatten_reg_1710 <= exitcond_flatten_fu_958_p2;
        not_exitcond_flatten_mid_reg_1747 <= not_exitcond_flatten_mid_fu_1058_p2;
        tmp_122_reg_1721 <= tmp_122_fu_1020_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        i_14_reg_1581 <= i_14_fu_505_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        i_15_reg_1615 <= i_15_fu_628_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        i_16_reg_1650 <= i_16_fu_747_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond_flatten8_reg_1701 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_12))) begin
        i_3_mid2_reg_1762 <= i_3_mid2_fu_1098_p3;
        indvar_flatten_next_reg_1801 <= indvar_flatten_next_fu_1309_p3;
        k_mid2_reg_1769 <= k_mid2_fu_1139_p3;
        m_mid2_reg_1775 <= m_mid2_fu_1174_p3;
        p_7_reg_1796 <= p_7_fu_1297_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_11) & (ap_const_lv1_0 == exitcond_flatten8_fu_946_p2))) begin
        indvar_flatten_next6_reg_1752 <= indvar_flatten_next6_fu_1070_p3;
        indvar_flatten_next7_reg_1757 <= indvar_flatten_next7_fu_1084_p3;
        j_mid2_reg_1739 <= j_mid2_fu_1050_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_11))) begin
        indvar_flatten_next8_reg_1705 <= indvar_flatten_next8_fu_952_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        p_4_reg_1594 <= p_4_fu_551_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        p_5_reg_1628 <= p_5_fu_670_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st10_fsm_9) & (ap_const_lv1_0 == exitcond6_fu_895_p2))) begin
        p_addr15_reg_1686 <= p_addr15_fu_925_p2;
        q_5_reg_1691 <= q_5_fu_930_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5) & (ap_const_lv1_0 == exitcond10_fu_664_p2))) begin
        p_addr3_reg_1633[31 : 1] <= p_addr3_fu_709_p2[31 : 1];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) & (ap_const_lv1_0 == exitcond5_fu_622_p2))) begin
        p_addr_reg_1620[9 : 1] <= p_addr_fu_658_p2[9 : 1];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((exitcond_flatten8_reg_1701 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg7_fsm_18))) begin
        tmp_173_1_reg_1940 <= grp_fu_488_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((exitcond_flatten8_reg_1701 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg8_fsm_19))) begin
        tmp_173_2_reg_1945 <= grp_fu_488_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((exitcond_flatten8_reg_1701 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg9_fsm_20))) begin
        tmp_173_3_reg_1950 <= grp_fu_488_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((exitcond_flatten8_reg_1701 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg10_fsm_21))) begin
        tmp_173_4_reg_1955 <= grp_fu_488_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((exitcond_flatten8_reg_1701 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg6_fsm_17))) begin
        tmp_73_reg_1930 <= grp_fu_488_p2;
    end
end

/// C3_d_ce0 assign process. ///
always @ (ap_sig_cseq_ST_st10_fsm_9)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st10_fsm_9)) begin
        C3_d_ce0 = ap_const_logic_1;
    end else begin
        C3_d_ce0 = ap_const_logic_0;
    end
end

/// C3_mapData_address0 assign process. ///
always @ (ap_reg_ppiten_pp0_it0 or ap_sig_cseq_ST_pp0_stg2_fsm_13 or ap_sig_cseq_ST_pp0_stg3_fsm_14 or ap_sig_cseq_ST_pp0_stg4_fsm_15 or tmp_129_fu_1374_p1 or tmp_136_fu_1526_p1 or tmp_140_fu_1573_p1)
begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) begin
        if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg4_fsm_15)) begin
            C3_mapData_address0 = tmp_140_fu_1573_p1;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_14)) begin
            C3_mapData_address0 = tmp_136_fu_1526_p1;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg2_fsm_13)) begin
            C3_mapData_address0 = tmp_129_fu_1374_p1;
        end else begin
            C3_mapData_address0 = 'bx;
        end
    end else begin
        C3_mapData_address0 = 'bx;
    end
end

/// C3_mapData_address1 assign process. ///
always @ (ap_reg_ppiten_pp0_it0 or ap_sig_cseq_ST_pp0_stg2_fsm_13 or ap_sig_cseq_ST_pp0_stg3_fsm_14 or tmp_134_fu_1482_p1 or tmp_138_fu_1550_p1)
begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) begin
        if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_14)) begin
            C3_mapData_address1 = tmp_138_fu_1550_p1;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg2_fsm_13)) begin
            C3_mapData_address1 = tmp_134_fu_1482_p1;
        end else begin
            C3_mapData_address1 = 'bx;
        end
    end else begin
        C3_mapData_address1 = 'bx;
    end
end

/// C3_mapData_ce0 assign process. ///
always @ (ap_reg_ppiten_pp0_it0 or ap_sig_cseq_ST_pp0_stg2_fsm_13 or ap_sig_cseq_ST_pp0_stg3_fsm_14 or ap_sig_cseq_ST_pp0_stg4_fsm_15)
begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg2_fsm_13)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_14)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg4_fsm_15)))) begin
        C3_mapData_ce0 = ap_const_logic_1;
    end else begin
        C3_mapData_ce0 = ap_const_logic_0;
    end
end

/// C3_mapData_ce1 assign process. ///
always @ (ap_reg_ppiten_pp0_it0 or ap_sig_cseq_ST_pp0_stg2_fsm_13 or ap_sig_cseq_ST_pp0_stg3_fsm_14)
begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg2_fsm_13)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_14)))) begin
        C3_mapData_ce1 = ap_const_logic_1;
    end else begin
        C3_mapData_ce1 = ap_const_logic_0;
    end
end

/// S2_d_address0 assign process. ///
always @ (ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_cseq_ST_st4_fsm_3 or S2_d_addr_1_reg_1830 or ap_reg_ppstg_S2_d_addr_1_reg_1830_pp0_it1 or ap_sig_cseq_ST_pp0_stg5_fsm_16 or ap_sig_cseq_ST_pp0_stg6_fsm_17 or tmp_141_fu_617_p1)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg5_fsm_16))) begin
        S2_d_address0 = ap_reg_ppstg_S2_d_addr_1_reg_1830_pp0_it1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        S2_d_address0 = tmp_141_fu_617_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg6_fsm_17))) begin
        S2_d_address0 = S2_d_addr_1_reg_1830;
    end else begin
        S2_d_address0 = 'bx;
    end
end

/// S2_d_ce0 assign process. ///
always @ (ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_cseq_ST_st4_fsm_3 or ap_sig_cseq_ST_pp0_stg5_fsm_16 or ap_sig_cseq_ST_pp0_stg6_fsm_17)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg6_fsm_17)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg5_fsm_16)))) begin
        S2_d_ce0 = ap_const_logic_1;
    end else begin
        S2_d_ce0 = ap_const_logic_0;
    end
end

/// S2_d_d0 assign process. ///
always @ (grp_fu_481_p2 or ap_reg_ppiten_pp0_it1 or ap_sig_cseq_ST_st4_fsm_3 or ap_sig_cseq_ST_pp0_stg5_fsm_16)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg5_fsm_16))) begin
        S2_d_d0 = grp_fu_481_p2;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        S2_d_d0 = ap_const_lv32_0;
    end else begin
        S2_d_d0 = 'bx;
    end
end

/// S2_d_we0 assign process. ///
always @ (ap_reg_ppiten_pp0_it1 or ap_reg_ppstg_exitcond_flatten8_reg_1701_pp0_it1 or ap_sig_cseq_ST_st4_fsm_3 or ap_sig_cseq_ST_pp0_stg5_fsm_16 or exitcond12_fu_596_p2)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & (ap_const_lv1_0 == exitcond12_fu_596_p2)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten8_reg_1701_pp0_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg5_fsm_16)))) begin
        S2_d_we0 = ap_const_logic_1;
    end else begin
        S2_d_we0 = ap_const_logic_0;
    end
end

/// ap_done assign process. ///
always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0 or ap_sig_cseq_ST_st40_fsm_33)
begin
    if (((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0)) | (ap_const_logic_1 == ap_sig_cseq_ST_st40_fsm_33))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0)
begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_ready assign process. ///
always @ (ap_sig_cseq_ST_st40_fsm_33)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st40_fsm_33)) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg0_fsm_11 assign process. ///
always @ (ap_sig_bdd_275)
begin
    if (ap_sig_bdd_275) begin
        ap_sig_cseq_ST_pp0_stg0_fsm_11 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg0_fsm_11 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg10_fsm_21 assign process. ///
always @ (ap_sig_bdd_437)
begin
    if (ap_sig_bdd_437) begin
        ap_sig_cseq_ST_pp0_stg10_fsm_21 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg10_fsm_21 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg11_fsm_22 assign process. ///
always @ (ap_sig_bdd_105)
begin
    if (ap_sig_bdd_105) begin
        ap_sig_cseq_ST_pp0_stg11_fsm_22 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg11_fsm_22 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg15_fsm_26 assign process. ///
always @ (ap_sig_bdd_118)
begin
    if (ap_sig_bdd_118) begin
        ap_sig_cseq_ST_pp0_stg15_fsm_26 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg15_fsm_26 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg19_fsm_30 assign process. ///
always @ (ap_sig_bdd_127)
begin
    if (ap_sig_bdd_127) begin
        ap_sig_cseq_ST_pp0_stg19_fsm_30 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg19_fsm_30 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg1_fsm_12 assign process. ///
always @ (ap_sig_bdd_136)
begin
    if (ap_sig_bdd_136) begin
        ap_sig_cseq_ST_pp0_stg1_fsm_12 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg1_fsm_12 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg21_fsm_32 assign process. ///
always @ (ap_sig_bdd_449)
begin
    if (ap_sig_bdd_449) begin
        ap_sig_cseq_ST_pp0_stg21_fsm_32 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg21_fsm_32 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg2_fsm_13 assign process. ///
always @ (ap_sig_bdd_326)
begin
    if (ap_sig_bdd_326) begin
        ap_sig_cseq_ST_pp0_stg2_fsm_13 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg2_fsm_13 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg3_fsm_14 assign process. ///
always @ (ap_sig_bdd_350)
begin
    if (ap_sig_bdd_350) begin
        ap_sig_cseq_ST_pp0_stg3_fsm_14 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg3_fsm_14 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg4_fsm_15 assign process. ///
always @ (ap_sig_bdd_373)
begin
    if (ap_sig_bdd_373) begin
        ap_sig_cseq_ST_pp0_stg4_fsm_15 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg4_fsm_15 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg5_fsm_16 assign process. ///
always @ (ap_sig_bdd_389)
begin
    if (ap_sig_bdd_389) begin
        ap_sig_cseq_ST_pp0_stg5_fsm_16 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg5_fsm_16 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg6_fsm_17 assign process. ///
always @ (ap_sig_bdd_400)
begin
    if (ap_sig_bdd_400) begin
        ap_sig_cseq_ST_pp0_stg6_fsm_17 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg6_fsm_17 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg7_fsm_18 assign process. ///
always @ (ap_sig_bdd_409)
begin
    if (ap_sig_bdd_409) begin
        ap_sig_cseq_ST_pp0_stg7_fsm_18 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg7_fsm_18 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg8_fsm_19 assign process. ///
always @ (ap_sig_bdd_419)
begin
    if (ap_sig_bdd_419) begin
        ap_sig_cseq_ST_pp0_stg8_fsm_19 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg8_fsm_19 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg9_fsm_20 assign process. ///
always @ (ap_sig_bdd_428)
begin
    if (ap_sig_bdd_428) begin
        ap_sig_cseq_ST_pp0_stg9_fsm_20 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg9_fsm_20 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st10_fsm_9 assign process. ///
always @ (ap_sig_bdd_256)
begin
    if (ap_sig_bdd_256) begin
        ap_sig_cseq_ST_st10_fsm_9 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st10_fsm_9 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st11_fsm_10 assign process. ///
always @ (ap_sig_bdd_516)
begin
    if (ap_sig_bdd_516) begin
        ap_sig_cseq_ST_st11_fsm_10 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st11_fsm_10 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st1_fsm_0 assign process. ///
always @ (ap_sig_bdd_52)
begin
    if (ap_sig_bdd_52) begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st2_fsm_1 assign process. ///
always @ (ap_sig_bdd_151)
begin
    if (ap_sig_bdd_151) begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st3_fsm_2 assign process. ///
always @ (ap_sig_bdd_165)
begin
    if (ap_sig_bdd_165) begin
        ap_sig_cseq_ST_st3_fsm_2 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st3_fsm_2 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st40_fsm_33 assign process. ///
always @ (ap_sig_bdd_1271)
begin
    if (ap_sig_bdd_1271) begin
        ap_sig_cseq_ST_st40_fsm_33 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st40_fsm_33 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st4_fsm_3 assign process. ///
always @ (ap_sig_bdd_179)
begin
    if (ap_sig_bdd_179) begin
        ap_sig_cseq_ST_st4_fsm_3 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st4_fsm_3 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st5_fsm_4 assign process. ///
always @ (ap_sig_bdd_188)
begin
    if (ap_sig_bdd_188) begin
        ap_sig_cseq_ST_st5_fsm_4 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st5_fsm_4 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st6_fsm_5 assign process. ///
always @ (ap_sig_bdd_202)
begin
    if (ap_sig_bdd_202) begin
        ap_sig_cseq_ST_st6_fsm_5 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st6_fsm_5 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st7_fsm_6 assign process. ///
always @ (ap_sig_bdd_216)
begin
    if (ap_sig_bdd_216) begin
        ap_sig_cseq_ST_st7_fsm_6 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st7_fsm_6 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st8_fsm_7 assign process. ///
always @ (ap_sig_bdd_225)
begin
    if (ap_sig_bdd_225) begin
        ap_sig_cseq_ST_st8_fsm_7 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st8_fsm_7 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st9_fsm_8 assign process. ///
always @ (ap_sig_bdd_242)
begin
    if (ap_sig_bdd_242) begin
        ap_sig_cseq_ST_st9_fsm_8 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st9_fsm_8 = ap_const_logic_0;
    end
end

/// grp_fu_481_p0 assign process. ///
always @ (S2_d_q0 or grp_fu_481_p2 or ap_sig_cseq_ST_pp0_stg11_fsm_22 or ap_reg_ppiten_pp0_it0 or ap_sig_cseq_ST_pp0_stg15_fsm_26 or ap_sig_cseq_ST_pp0_stg19_fsm_30 or ap_sig_cseq_ST_pp0_stg1_fsm_12 or ap_reg_ppiten_pp0_it1 or ap_sig_cseq_ST_pp0_stg7_fsm_18)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_12) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg11_fsm_22) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg15_fsm_26)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg19_fsm_30)))) begin
        grp_fu_481_p0 = grp_fu_481_p2;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg7_fsm_18))) begin
        grp_fu_481_p0 = S2_d_q0;
    end else begin
        grp_fu_481_p0 = 'bx;
    end
end

/// grp_fu_481_p1 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg11_fsm_22 or ap_reg_ppiten_pp0_it0 or ap_sig_cseq_ST_pp0_stg15_fsm_26 or ap_sig_cseq_ST_pp0_stg19_fsm_30 or ap_sig_cseq_ST_pp0_stg1_fsm_12 or ap_reg_ppiten_pp0_it1 or tmp_73_reg_1930 or ap_sig_cseq_ST_pp0_stg7_fsm_18 or tmp_173_1_reg_1940 or tmp_173_2_reg_1945 or tmp_173_3_reg_1950 or tmp_173_4_reg_1955)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_12) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) begin
        grp_fu_481_p1 = tmp_173_4_reg_1955;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg19_fsm_30))) begin
        grp_fu_481_p1 = tmp_173_3_reg_1950;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg15_fsm_26))) begin
        grp_fu_481_p1 = tmp_173_2_reg_1945;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg11_fsm_22) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
        grp_fu_481_p1 = tmp_173_1_reg_1940;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg7_fsm_18))) begin
        grp_fu_481_p1 = tmp_73_reg_1930;
    end else begin
        grp_fu_481_p1 = 'bx;
    end
end

/// grp_fu_488_p0 assign process. ///
always @ (ap_reg_ppiten_pp0_it0 or tmp1_q0 or ap_sig_cseq_ST_pp0_stg3_fsm_14 or empty_48_reg_1855 or empty_49_reg_1890 or ap_sig_cseq_ST_pp0_stg4_fsm_15 or empty_50_reg_1900 or empty_51_reg_1920 or ap_sig_cseq_ST_pp0_stg5_fsm_16 or ap_sig_cseq_ST_pp0_stg6_fsm_17 or ap_sig_cseq_ST_pp0_stg7_fsm_18)
begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) begin
        if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg7_fsm_18)) begin
            grp_fu_488_p0 = empty_51_reg_1920;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg6_fsm_17)) begin
            grp_fu_488_p0 = empty_50_reg_1900;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg5_fsm_16)) begin
            grp_fu_488_p0 = empty_49_reg_1890;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg4_fsm_15)) begin
            grp_fu_488_p0 = empty_48_reg_1855;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_14)) begin
            grp_fu_488_p0 = tmp1_q0;
        end else begin
            grp_fu_488_p0 = 'bx;
        end
    end else begin
        grp_fu_488_p0 = 'bx;
    end
end

/// grp_fu_488_p1 assign process. ///
always @ (C3_mapData_q0 or ap_reg_ppiten_pp0_it0 or ap_sig_cseq_ST_pp0_stg3_fsm_14 or C3_mapData_load_1_reg_1860 or ap_sig_cseq_ST_pp0_stg4_fsm_15 or C3_mapData_load_2_reg_1895 or C3_mapData_load_3_reg_1905 or ap_sig_cseq_ST_pp0_stg5_fsm_16 or C3_mapData_load_4_reg_1925 or ap_sig_cseq_ST_pp0_stg6_fsm_17 or ap_sig_cseq_ST_pp0_stg7_fsm_18)
begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) begin
        if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg7_fsm_18)) begin
            grp_fu_488_p1 = C3_mapData_load_4_reg_1925;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg6_fsm_17)) begin
            grp_fu_488_p1 = C3_mapData_load_3_reg_1905;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg5_fsm_16)) begin
            grp_fu_488_p1 = C3_mapData_load_2_reg_1895;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg4_fsm_15)) begin
            grp_fu_488_p1 = C3_mapData_load_1_reg_1860;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_14)) begin
            grp_fu_488_p1 = C3_mapData_q0;
        end else begin
            grp_fu_488_p1 = 'bx;
        end
    end else begin
        grp_fu_488_p1 = 'bx;
    end
end

/// i_3_phi_fu_392_p4 assign process. ///
always @ (i_3_reg_388 or ap_sig_cseq_ST_pp0_stg1_fsm_12 or ap_reg_ppiten_pp0_it1 or ap_reg_ppstg_exitcond_flatten8_reg_1701_pp0_it1 or i_3_mid2_reg_1762)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_12) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten8_reg_1701_pp0_it1))) begin
        i_3_phi_fu_392_p4 = i_3_mid2_reg_1762;
    end else begin
        i_3_phi_fu_392_p4 = i_3_reg_388;
    end
end

/// indvar_flatten6_phi_fu_381_p4 assign process. ///
always @ (indvar_flatten6_reg_377 or exitcond_flatten8_reg_1701 or ap_reg_ppiten_pp0_it1 or ap_sig_cseq_ST_pp0_stg0_fsm_11 or indvar_flatten_next8_reg_1705)
begin
    if (((exitcond_flatten8_reg_1701 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_11))) begin
        indvar_flatten6_phi_fu_381_p4 = indvar_flatten_next8_reg_1705;
    end else begin
        indvar_flatten6_phi_fu_381_p4 = indvar_flatten6_reg_377;
    end
end

/// indvar_flatten7_phi_fu_404_p4 assign process. ///
always @ (indvar_flatten7_reg_400 or exitcond_flatten8_reg_1701 or ap_reg_ppiten_pp0_it1 or ap_sig_cseq_ST_pp0_stg0_fsm_11 or indvar_flatten_next7_reg_1757)
begin
    if (((exitcond_flatten8_reg_1701 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_11))) begin
        indvar_flatten7_phi_fu_404_p4 = indvar_flatten_next7_reg_1757;
    end else begin
        indvar_flatten7_phi_fu_404_p4 = indvar_flatten7_reg_400;
    end
end

/// indvar_flatten8_phi_fu_426_p4 assign process. ///
always @ (indvar_flatten8_reg_422 or exitcond_flatten8_reg_1701 or ap_reg_ppiten_pp0_it1 or ap_sig_cseq_ST_pp0_stg0_fsm_11 or indvar_flatten_next6_reg_1752)
begin
    if (((exitcond_flatten8_reg_1701 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_11))) begin
        indvar_flatten8_phi_fu_426_p4 = indvar_flatten_next6_reg_1752;
    end else begin
        indvar_flatten8_phi_fu_426_p4 = indvar_flatten8_reg_422;
    end
end

/// indvar_flatten_phi_fu_449_p4 assign process. ///
always @ (indvar_flatten_reg_445 or exitcond_flatten8_reg_1701 or ap_reg_ppiten_pp0_it1 or ap_sig_cseq_ST_pp0_stg0_fsm_11 or indvar_flatten_next_reg_1801)
begin
    if (((exitcond_flatten8_reg_1701 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_11))) begin
        indvar_flatten_phi_fu_449_p4 = indvar_flatten_next_reg_1801;
    end else begin
        indvar_flatten_phi_fu_449_p4 = indvar_flatten_reg_445;
    end
end

/// j_phi_fu_415_p4 assign process. ///
always @ (j_reg_411 or exitcond_flatten8_reg_1701 or ap_reg_ppiten_pp0_it1 or ap_sig_cseq_ST_pp0_stg0_fsm_11 or j_mid2_reg_1739)
begin
    if (((exitcond_flatten8_reg_1701 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_11))) begin
        j_phi_fu_415_p4 = j_mid2_reg_1739;
    end else begin
        j_phi_fu_415_p4 = j_reg_411;
    end
end

/// k_phi_fu_437_p4 assign process. ///
always @ (k_reg_433 or ap_sig_cseq_ST_pp0_stg1_fsm_12 or ap_reg_ppiten_pp0_it1 or ap_reg_ppstg_exitcond_flatten8_reg_1701_pp0_it1 or k_mid2_reg_1769)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_12) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten8_reg_1701_pp0_it1))) begin
        k_phi_fu_437_p4 = k_mid2_reg_1769;
    end else begin
        k_phi_fu_437_p4 = k_reg_433;
    end
end

/// m_phi_fu_461_p4 assign process. ///
always @ (m_reg_457 or ap_sig_cseq_ST_pp0_stg1_fsm_12 or ap_reg_ppiten_pp0_it1 or ap_reg_ppstg_exitcond_flatten8_reg_1701_pp0_it1 or m_mid2_reg_1775)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_12) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten8_reg_1701_pp0_it1))) begin
        m_phi_fu_461_p4 = m_mid2_reg_1775;
    end else begin
        m_phi_fu_461_p4 = m_reg_457;
    end
end

/// p_3_phi_fu_473_p4 assign process. ///
always @ (p_3_reg_469 or exitcond_flatten8_reg_1701 or ap_reg_ppiten_pp0_it1 or ap_sig_cseq_ST_pp0_stg0_fsm_11 or p_7_reg_1796)
begin
    if (((exitcond_flatten8_reg_1701 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_11))) begin
        p_3_phi_fu_473_p4 = p_7_reg_1796;
    end else begin
        p_3_phi_fu_473_p4 = p_3_reg_469;
    end
end

/// tmp1_address0 assign process. ///
always @ (ap_reg_ppiten_pp0_it0 or ap_sig_cseq_ST_st7_fsm_6 or ap_sig_cseq_ST_pp0_stg2_fsm_13 or ap_sig_cseq_ST_pp0_stg3_fsm_14 or ap_sig_cseq_ST_st11_fsm_10 or tmp_142_fu_736_p1 or tmp_144_fu_942_p1 or tmp_127_fu_1359_p1 or tmp_137_fu_1540_p1)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10)) begin
        tmp1_address0 = tmp_144_fu_942_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6)) begin
        tmp1_address0 = tmp_142_fu_736_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_14))) begin
        tmp1_address0 = tmp_137_fu_1540_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg2_fsm_13))) begin
        tmp1_address0 = tmp_127_fu_1359_p1;
    end else begin
        tmp1_address0 = 'bx;
    end
end

/// tmp1_address1 assign process. ///
always @ (ap_reg_ppiten_pp0_it0 or ap_sig_cseq_ST_pp0_stg2_fsm_13 or ap_sig_cseq_ST_pp0_stg3_fsm_14 or ap_sig_cseq_ST_pp0_stg4_fsm_15 or tmp_133_fu_1471_p1 or tmp_135_fu_1516_p1 or tmp_139_fu_1564_p1)
begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) begin
        if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg4_fsm_15)) begin
            tmp1_address1 = tmp_139_fu_1564_p1;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_14)) begin
            tmp1_address1 = tmp_135_fu_1516_p1;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg2_fsm_13)) begin
            tmp1_address1 = tmp_133_fu_1471_p1;
        end else begin
            tmp1_address1 = 'bx;
        end
    end else begin
        tmp1_address1 = 'bx;
    end
end

/// tmp1_ce0 assign process. ///
always @ (ap_reg_ppiten_pp0_it0 or ap_sig_cseq_ST_st7_fsm_6 or ap_sig_cseq_ST_pp0_stg2_fsm_13 or ap_sig_cseq_ST_pp0_stg3_fsm_14 or ap_sig_cseq_ST_st11_fsm_10)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) | (ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg2_fsm_13)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_14)))) begin
        tmp1_ce0 = ap_const_logic_1;
    end else begin
        tmp1_ce0 = ap_const_logic_0;
    end
end

/// tmp1_ce1 assign process. ///
always @ (ap_reg_ppiten_pp0_it0 or ap_sig_cseq_ST_pp0_stg2_fsm_13 or ap_sig_cseq_ST_pp0_stg3_fsm_14 or ap_sig_cseq_ST_pp0_stg4_fsm_15)
begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg2_fsm_13)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_14)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg4_fsm_15)))) begin
        tmp1_ce1 = ap_const_logic_1;
    end else begin
        tmp1_ce1 = ap_const_logic_0;
    end
end

/// tmp1_d0 assign process. ///
always @ (C3_d_q0 or ap_sig_cseq_ST_st7_fsm_6 or ap_sig_cseq_ST_st11_fsm_10)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10)) begin
        tmp1_d0 = C3_d_q0;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6)) begin
        tmp1_d0 = ap_const_lv32_0;
    end else begin
        tmp1_d0 = 'bx;
    end
end

/// tmp1_we0 assign process. ///
always @ (ap_sig_cseq_ST_st7_fsm_6 or exitcond9_fu_715_p2 or ap_sig_cseq_ST_st11_fsm_10)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) & (ap_const_lv1_0 == exitcond9_fu_715_p2)) | (ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10))) begin
        tmp1_we0 = ap_const_logic_1;
    end else begin
        tmp1_we0 = ap_const_logic_0;
    end
end
/// the next state (ap_NS_fsm) of the state machine. ///
always @ (ap_start or ap_CS_fsm or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or exitcond_fu_499_p2 or exitcond11_fu_545_p2 or exitcond5_fu_622_p2 or exitcond10_fu_664_p2 or exitcond8_fu_741_p2 or exitcond7_fu_805_p2 or exitcond6_fu_895_p2 or exitcond_flatten8_fu_946_p2 or ap_sig_cseq_ST_pp0_stg5_fsm_16 or exitcond12_fu_596_p2 or exitcond9_fu_715_p2)
begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
        begin
            if (~(ap_start == ap_const_logic_0)) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_st2_fsm_1 : 
        begin
            if ((ap_const_lv1_0 == exitcond_fu_499_p2)) begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end else begin
                ap_NS_fsm = ap_ST_st5_fsm_4;
            end
        end
        ap_ST_st3_fsm_2 : 
        begin
            if ((ap_const_lv1_0 == exitcond11_fu_545_p2)) begin
                ap_NS_fsm = ap_ST_st4_fsm_3;
            end else begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end
        end
        ap_ST_st4_fsm_3 : 
        begin
            if ((ap_const_lv1_0 == exitcond12_fu_596_p2)) begin
                ap_NS_fsm = ap_ST_st4_fsm_3;
            end else begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end
        end
        ap_ST_st5_fsm_4 : 
        begin
            if ((ap_const_lv1_0 == exitcond5_fu_622_p2)) begin
                ap_NS_fsm = ap_ST_st6_fsm_5;
            end else begin
                ap_NS_fsm = ap_ST_st8_fsm_7;
            end
        end
        ap_ST_st6_fsm_5 : 
        begin
            if ((ap_const_lv1_0 == exitcond10_fu_664_p2)) begin
                ap_NS_fsm = ap_ST_st7_fsm_6;
            end else begin
                ap_NS_fsm = ap_ST_st5_fsm_4;
            end
        end
        ap_ST_st7_fsm_6 : 
        begin
            if ((ap_const_lv1_0 == exitcond9_fu_715_p2)) begin
                ap_NS_fsm = ap_ST_st7_fsm_6;
            end else begin
                ap_NS_fsm = ap_ST_st6_fsm_5;
            end
        end
        ap_ST_st8_fsm_7 : 
        begin
            if ((ap_const_lv1_0 == exitcond8_fu_741_p2)) begin
                ap_NS_fsm = ap_ST_st9_fsm_8;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_11;
            end
        end
        ap_ST_st9_fsm_8 : 
        begin
            if ((ap_const_lv1_0 == exitcond7_fu_805_p2)) begin
                ap_NS_fsm = ap_ST_st10_fsm_9;
            end else begin
                ap_NS_fsm = ap_ST_st8_fsm_7;
            end
        end
        ap_ST_st10_fsm_9 : 
        begin
            if (~(ap_const_lv1_0 == exitcond6_fu_895_p2)) begin
                ap_NS_fsm = ap_ST_st9_fsm_8;
            end else begin
                ap_NS_fsm = ap_ST_st11_fsm_10;
            end
        end
        ap_ST_st11_fsm_10 : 
        begin
            ap_NS_fsm = ap_ST_st10_fsm_9;
        end
        ap_ST_pp0_stg0_fsm_11 : 
        begin
            if (~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_const_lv1_0 == exitcond_flatten8_fu_946_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) begin
                ap_NS_fsm = ap_ST_pp0_stg1_fsm_12;
            end else begin
                ap_NS_fsm = ap_ST_st40_fsm_33;
            end
        end
        ap_ST_pp0_stg1_fsm_12 : 
        begin
            ap_NS_fsm = ap_ST_pp0_stg2_fsm_13;
        end
        ap_ST_pp0_stg2_fsm_13 : 
        begin
            ap_NS_fsm = ap_ST_pp0_stg3_fsm_14;
        end
        ap_ST_pp0_stg3_fsm_14 : 
        begin
            ap_NS_fsm = ap_ST_pp0_stg4_fsm_15;
        end
        ap_ST_pp0_stg4_fsm_15 : 
        begin
            ap_NS_fsm = ap_ST_pp0_stg5_fsm_16;
        end
        ap_ST_pp0_stg5_fsm_16 : 
        begin
            if (~((ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg5_fsm_16) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
                ap_NS_fsm = ap_ST_pp0_stg6_fsm_17;
            end else begin
                ap_NS_fsm = ap_ST_st40_fsm_33;
            end
        end
        ap_ST_pp0_stg6_fsm_17 : 
        begin
            ap_NS_fsm = ap_ST_pp0_stg7_fsm_18;
        end
        ap_ST_pp0_stg7_fsm_18 : 
        begin
            ap_NS_fsm = ap_ST_pp0_stg8_fsm_19;
        end
        ap_ST_pp0_stg8_fsm_19 : 
        begin
            ap_NS_fsm = ap_ST_pp0_stg9_fsm_20;
        end
        ap_ST_pp0_stg9_fsm_20 : 
        begin
            ap_NS_fsm = ap_ST_pp0_stg10_fsm_21;
        end
        ap_ST_pp0_stg10_fsm_21 : 
        begin
            ap_NS_fsm = ap_ST_pp0_stg11_fsm_22;
        end
        ap_ST_pp0_stg11_fsm_22 : 
        begin
            ap_NS_fsm = ap_ST_pp0_stg12_fsm_23;
        end
        ap_ST_pp0_stg12_fsm_23 : 
        begin
            ap_NS_fsm = ap_ST_pp0_stg13_fsm_24;
        end
        ap_ST_pp0_stg13_fsm_24 : 
        begin
            ap_NS_fsm = ap_ST_pp0_stg14_fsm_25;
        end
        ap_ST_pp0_stg14_fsm_25 : 
        begin
            ap_NS_fsm = ap_ST_pp0_stg15_fsm_26;
        end
        ap_ST_pp0_stg15_fsm_26 : 
        begin
            ap_NS_fsm = ap_ST_pp0_stg16_fsm_27;
        end
        ap_ST_pp0_stg16_fsm_27 : 
        begin
            ap_NS_fsm = ap_ST_pp0_stg17_fsm_28;
        end
        ap_ST_pp0_stg17_fsm_28 : 
        begin
            ap_NS_fsm = ap_ST_pp0_stg18_fsm_29;
        end
        ap_ST_pp0_stg18_fsm_29 : 
        begin
            ap_NS_fsm = ap_ST_pp0_stg19_fsm_30;
        end
        ap_ST_pp0_stg19_fsm_30 : 
        begin
            ap_NS_fsm = ap_ST_pp0_stg20_fsm_31;
        end
        ap_ST_pp0_stg20_fsm_31 : 
        begin
            ap_NS_fsm = ap_ST_pp0_stg21_fsm_32;
        end
        ap_ST_pp0_stg21_fsm_32 : 
        begin
            ap_NS_fsm = ap_ST_pp0_stg0_fsm_11;
        end
        ap_ST_st40_fsm_33 : 
        begin
            ap_NS_fsm = ap_ST_st1_fsm_0;
        end
        default : 
        begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign C3_d_addr4_fu_781_p2 = (p_shl54_cast_fu_777_p1 + p_shl53_cast_fu_761_p1);
assign C3_d_addr5_fu_821_p2 = (C3_d_addr4_reg_1655 + tmp_99_trn_cast_fu_817_p1);
assign C3_d_addr6_fu_850_p2 = (p_shl29_fu_846_p1 + p_shl28_fu_834_p1);
assign C3_d_addr7_fu_911_p2 = (C3_d_addr6_reg_1668 + tmp_105_trn_fu_907_p1);
assign C3_d_address0 = tmp_143_fu_916_p1;
assign C3_mapData_addr10_cast_fu_1255_p1 = $signed(C3_mapData_addr5_fu_1249_p2);
assign C3_mapData_addr10_fu_1476_p2 = ($signed(ap_const_lv32_1) + $signed(C3_mapData_addr9_fu_1369_p2));
assign C3_mapData_addr11_cast_fu_1265_p1 = C3_mapData_addr6_fu_1259_p2;
assign C3_mapData_addr11_fu_1521_p2 = ($signed(ap_const_lv32_2) + $signed(C3_mapData_addr9_reg_1818));
assign C3_mapData_addr12_fu_1545_p2 = ($signed(ap_const_lv32_3) + $signed(C3_mapData_addr9_reg_1818));
assign C3_mapData_addr13_fu_1568_p2 = ($signed(ap_const_lv32_4) + $signed(C3_mapData_addr9_reg_1818));
assign C3_mapData_addr5_fu_1249_p2 = (p_shl63_cast_fu_1245_p1 - p_shl60_cast_fu_1218_p1);
assign C3_mapData_addr6_fu_1259_p2 = ($signed(tmp_96_trn_cast_fu_1234_p1) + $signed(C3_mapData_addr10_cast_fu_1255_p1));
assign C3_mapData_addr7_fu_1285_p2 = ($signed(p_shl23_fu_1281_p1) + $signed(C3_mapData_addr11_cast_fu_1265_p1));
assign C3_mapData_addr8_fu_1291_p2 = ($signed(tmp_111_trn_fu_1269_p1) + $signed(C3_mapData_addr7_fu_1285_p2));
assign C3_mapData_addr9_fu_1369_p2 = ($signed(tmp_104_fu_1364_p2) + $signed(C3_mapData_addr8_reg_1790));
assign S2_d_addr1_cast_fu_541_p1 = $signed(S2_d_addr1_fu_535_p2);
assign S2_d_addr1_fu_535_p2 = (p_shl_cast_fu_519_p1 - p_shl48_cast_fu_531_p1);
assign S2_d_addr2_fu_561_p2 = ($signed(S2_d_addr1_cast_reg_1586) + $signed(tmp_95_trn_cast_fu_557_p1));
assign S2_d_addr3_fu_590_p2 = ($signed(p_shl_fu_574_p1) - $signed(p_shl20_fu_586_p1));
assign S2_d_addr4_fu_612_p2 = ($signed(S2_d_addr3_reg_1599) + $signed(tmp_101_trn_fu_608_p1));
assign S2_d_addr5_cast_fu_1410_p1 = $signed(S2_d_addr5_fu_1404_p2);
assign S2_d_addr5_fu_1404_p2 = (p_shl67_cast_fu_1389_p1 - p_shl68_cast_fu_1400_p1);
assign S2_d_addr6_fu_1414_p2 = ($signed(tmp_107_trn_cast_fu_1379_p1) + $signed(S2_d_addr5_cast_fu_1410_p1));
assign S2_d_addr7_fu_1444_p2 = ($signed(p_shl24_fu_1428_p1) - $signed(p_shl25_fu_1440_p1));
assign S2_d_addr8_fu_1450_p2 = ($signed(tmp_108_trn_fu_1322_p1) + $signed(S2_d_addr7_fu_1444_p2));

/// ap_sig_bdd_105 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_105 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_16]);
end

/// ap_sig_bdd_118 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_118 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1A]);
end

/// ap_sig_bdd_127 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_127 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1E]);
end

/// ap_sig_bdd_1271 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_1271 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_21]);
end

/// ap_sig_bdd_136 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_136 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_C]);
end

/// ap_sig_bdd_151 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_151 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1]);
end

/// ap_sig_bdd_165 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_165 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2]);
end

/// ap_sig_bdd_179 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_179 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_3]);
end

/// ap_sig_bdd_188 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_188 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_4]);
end

/// ap_sig_bdd_202 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_202 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_5]);
end

/// ap_sig_bdd_216 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_216 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_6]);
end

/// ap_sig_bdd_225 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_225 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_7]);
end

/// ap_sig_bdd_242 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_242 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_8]);
end

/// ap_sig_bdd_256 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_256 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_9]);
end

/// ap_sig_bdd_275 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_275 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_B]);
end

/// ap_sig_bdd_326 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_326 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_D]);
end

/// ap_sig_bdd_350 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_350 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_E]);
end

/// ap_sig_bdd_373 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_373 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_F]);
end

/// ap_sig_bdd_389 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_389 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_10]);
end

/// ap_sig_bdd_400 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_400 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_11]);
end

/// ap_sig_bdd_409 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_409 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_12]);
end

/// ap_sig_bdd_419 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_419 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_13]);
end

/// ap_sig_bdd_428 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_428 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_14]);
end

/// ap_sig_bdd_437 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_437 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_15]);
end

/// ap_sig_bdd_449 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_449 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_20]);
end

/// ap_sig_bdd_516 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_516 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_A]);
end

/// ap_sig_bdd_52 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_52 = (ap_CS_fsm[ap_const_lv32_0] == ap_const_lv1_1);
end
assign exitcond10_fu_664_p2 = (p_1_reg_321 == ap_const_lv5_12? 1'b1: 1'b0);
assign exitcond11_fu_545_p2 = (p_reg_288 == ap_const_lv4_E? 1'b1: 1'b0);
assign exitcond12_fu_596_p2 = (q_reg_299 == ap_const_lv4_E? 1'b1: 1'b0);
assign exitcond13_fu_978_p2 = (p_3_phi_fu_473_p4 == ap_const_lv3_5? 1'b1: 1'b0);
assign exitcond1_mid1_fu_1038_p2 = (exitcond1_mid_fu_984_p2 & not_exitcond_flatten15_mid_fu_1032_p2);
assign exitcond1_mid2_fu_1135_p2 = (exitcond1_mid1_reg_1727 & not_exitcond_flatten_mid_reg_1747);
assign exitcond1_mid_fu_984_p2 = (exitcond13_fu_978_p2 & not_exitcond_flatten_fu_972_p2);
assign exitcond5_fu_622_p2 = (i_1_reg_310 == ap_const_lv5_10? 1'b1: 1'b0);
assign exitcond6_fu_895_p2 = (q_2_reg_366 == ap_const_lv4_B? 1'b1: 1'b0);
assign exitcond7_fu_805_p2 = (p_2_reg_354 == ap_const_lv4_B? 1'b1: 1'b0);
assign exitcond8_fu_741_p2 = (i_2_reg_343 == ap_const_lv5_10? 1'b1: 1'b0);
assign exitcond9_fu_715_p2 = (q_1_reg_332 == ap_const_lv5_12? 1'b1: 1'b0);
assign exitcond_flatten15_mid_fu_1008_p2 = (exitcond_flatten4_fu_1002_p2 & not_exitcond_flatten_fu_972_p2);
assign exitcond_flatten15_not_fu_1026_p2 = (exitcond_flatten4_fu_1002_p2 ^ ap_const_lv1_1);
assign exitcond_flatten3_fu_990_p2 = (indvar_flatten_phi_fu_449_p4 == ap_const_lv7_46? 1'b1: 1'b0);
assign exitcond_flatten4_fu_1002_p2 = (indvar_flatten8_phi_fu_426_p4 == ap_const_lv11_3D4? 1'b1: 1'b0);
assign exitcond_flatten8_fu_946_p2 = (indvar_flatten6_phi_fu_381_p4 == ap_const_lv17_16F80? 1'b1: 1'b0);
assign exitcond_flatten_fu_958_p2 = (indvar_flatten7_phi_fu_404_p4 == ap_const_lv15_3D40? 1'b1: 1'b0);
assign exitcond_flatten_mid2_fu_1044_p2 = (exitcond_flatten_mid_fu_996_p2 & not_exitcond_flatten15_mid_fu_1032_p2);
assign exitcond_flatten_mid_fu_996_p2 = (exitcond_flatten3_fu_990_p2 & not_exitcond_flatten_fu_972_p2);
assign exitcond_fu_499_p2 = (i_reg_277 == ap_const_lv3_6? 1'b1: 1'b0);
assign grp_fu_481_ce = ap_const_logic_1;
assign grp_fu_488_ce = ap_const_logic_1;
assign i_14_fu_505_p2 = (i_reg_277 + ap_const_lv3_1);
assign i_15_fu_628_p2 = (i_1_reg_310 + ap_const_lv5_1);
assign i_16_fu_747_p2 = (i_2_reg_343 + ap_const_lv5_1);
assign i_3_mid2_fu_1098_p3 = ((exitcond_flatten_reg_1710[0:0]===1'b1)? i_s_fu_1092_p2: i_3_phi_fu_392_p4);
assign i_s_fu_1092_p2 = (ap_const_lv3_1 + i_3_phi_fu_392_p4);
assign indvar_flatten13_op_fu_1064_p2 = (ap_const_lv11_1 + indvar_flatten8_phi_fu_426_p4);
assign indvar_flatten33_op_fu_1078_p2 = (ap_const_lv15_1 + indvar_flatten7_phi_fu_404_p4);
assign indvar_flatten_next6_fu_1070_p3 = ((tmp_122_fu_1020_p2[0:0]===1'b1)? ap_const_lv11_1: indvar_flatten13_op_fu_1064_p2);
assign indvar_flatten_next7_fu_1084_p3 = ((exitcond_flatten_fu_958_p2[0:0]===1'b1)? ap_const_lv15_1: indvar_flatten33_op_fu_1078_p2);
assign indvar_flatten_next8_fu_952_p2 = (indvar_flatten6_phi_fu_381_p4 + ap_const_lv17_1);
assign indvar_flatten_next_fu_1309_p3 = ((tmp_99_fu_1122_p2[0:0]===1'b1)? ap_const_lv7_1: indvar_flatten_op_fu_1303_p2);
assign indvar_flatten_op_fu_1303_p2 = (ap_const_lv7_1 + indvar_flatten_reg_445);
assign j_12_fu_1014_p2 = (ap_const_lv5_1 + j_mid_fu_964_p3);
assign j_mid2_fu_1050_p3 = ((exitcond_flatten15_mid_fu_1008_p2[0:0]===1'b1)? j_12_fu_1014_p2: j_mid_fu_964_p3);
assign j_mid_fu_964_p3 = ((exitcond_flatten_fu_958_p2[0:0]===1'b1)? ap_const_lv5_0: j_phi_fu_415_p4);
assign k_11_fu_1112_p2 = (ap_const_lv4_1 + k_mid_fu_1105_p3);
assign k_mid2_fu_1139_p3 = ((exitcond_flatten_mid2_reg_1732[0:0]===1'b1)? k_11_fu_1112_p2: k_mid_fu_1105_p3);
assign k_mid_fu_1105_p3 = ((tmp_122_reg_1721[0:0]===1'b1)? ap_const_lv4_0: k_phi_fu_437_p4);
assign m_3_fu_1150_p2 = (ap_const_lv4_1 + m_mid3_fu_1127_p3);
assign m_mid2_fu_1174_p3 = ((exitcond1_mid2_fu_1135_p2[0:0]===1'b1)? m_3_fu_1150_p2: m_mid3_fu_1127_p3);
assign m_mid3_fu_1127_p3 = ((tmp_99_fu_1122_p2[0:0]===1'b1)? ap_const_lv4_0: m_phi_fu_461_p4);
assign not_exitcond_flatten15_mid_fu_1032_p2 = (exitcond_flatten_fu_958_p2 | exitcond_flatten15_not_fu_1026_p2);
assign not_exitcond_flatten_fu_972_p2 = (exitcond_flatten_fu_958_p2 ^ ap_const_lv1_1);
assign not_exitcond_flatten_mid_fu_1058_p2 = (exitcond_flatten_mid2_fu_1044_p2 ^ ap_const_lv1_1);
assign p_3_mid2_fu_1166_p3 = ((tmp_100_fu_1161_p2[0:0]===1'b1)? ap_const_lv3_0: p_3_reg_469);
assign p_4_fu_551_p2 = (p_reg_288 + ap_const_lv4_1);
assign p_5_fu_670_p2 = (p_1_reg_321 + ap_const_lv5_1);
assign p_6_fu_936_p2 = (p_2_reg_354 + ap_const_lv4_1);
assign p_7_fu_1297_p2 = (ap_const_lv3_1 + p_3_mid2_fu_1166_p3);
assign p_addr10_fu_1535_p2 = (tmp_171_3_trn_fu_1531_p1 + p_addr6_reg_1806);
assign p_addr11_fu_1559_p2 = (tmp_171_4_trn_fu_1555_p1 + p_addr6_reg_1806);
assign p_addr12_fu_860_p2 = (p_addr1_reg_1660 + tmp_100_trn_cast_fu_856_p1);
assign p_addr13_fu_889_p2 = (p_shl31_fu_885_p1 + p_shl30_fu_873_p1);
assign p_addr14_fu_731_p2 = (p_addr3_reg_1633 + tmp_103_trn_fu_727_p1);
assign p_addr15_fu_925_p2 = (p_addr13_reg_1673 + tmp_106_trn_fu_921_p1);
assign p_addr1_fu_799_p2 = (p_shl54_cast1_fu_773_p1 + p_shl55_cast_fu_795_p1);
assign p_addr2_fu_680_p2 = (p_addr_reg_1620 + tmp_97_trn_cast_fu_676_p1);
assign p_addr3_fu_709_p2 = (p_shl27_fu_705_p1 + p_shl26_fu_693_p1);
assign p_addr4_fu_1222_p2 = (p_shl59_cast_fu_1203_p1 + p_shl60_cast1_fu_1214_p1);
assign p_addr5_fu_1228_p2 = (tmp_110_trn_cast_fu_1192_p1 + p_addr4_fu_1222_p2);
assign p_addr6_fu_1347_p2 = (p_shl21_fu_1332_p1 + p_shl22_fu_1343_p1);
assign p_addr7_fu_1353_p2 = (tmp_108_trn_fu_1322_p1 + p_addr6_fu_1347_p2);
assign p_addr8_fu_1465_p2 = (tmp_171_1_trn_fu_1461_p1 + p_addr6_fu_1347_p2);
assign p_addr9_fu_1511_p2 = (tmp_171_2_trn_fu_1507_p1 + p_addr6_reg_1806);
assign p_addr_fu_658_p2 = (p_shl50_cast_fu_654_p1 + p_shl49_cast_fu_642_p1);
assign p_shl20_fu_586_p1 = $signed(tmp_98_fu_578_p3);
assign p_shl21_fu_1332_p1 = tmp_101_fu_1325_p3;
assign p_shl22_fu_1343_p1 = tmp_102_fu_1336_p3;
assign p_shl23_fu_1281_p1 = $signed(tmp_103_fu_1273_p3);
assign p_shl24_fu_1428_p1 = $signed(tmp_105_fu_1420_p3);
assign p_shl25_fu_1440_p1 = $signed(tmp_106_fu_1432_p3);
assign p_shl26_fu_693_p1 = tmp_107_fu_685_p3;
assign p_shl27_fu_705_p1 = tmp_108_fu_697_p3;
assign p_shl28_fu_834_p1 = tmp_109_fu_826_p3;
assign p_shl29_fu_846_p1 = tmp_110_fu_838_p3;
assign p_shl30_fu_873_p1 = tmp_111_fu_865_p3;
assign p_shl31_fu_885_p1 = tmp_112_fu_877_p3;
assign p_shl48_cast_fu_531_p1 = tmp_116_fu_523_p3;
assign p_shl49_cast_fu_642_p1 = tmp_117_fu_634_p3;
assign p_shl50_cast_fu_654_p1 = tmp_118_fu_646_p3;
assign p_shl53_cast_fu_761_p1 = tmp_119_fu_753_p3;
assign p_shl54_cast1_fu_773_p1 = tmp_120_fu_765_p3;
assign p_shl54_cast_fu_777_p1 = tmp_120_fu_765_p3;
assign p_shl55_cast_fu_795_p1 = tmp_121_fu_787_p3;
assign p_shl59_cast_fu_1203_p1 = tmp_125_fu_1196_p3;
assign p_shl60_cast1_fu_1214_p1 = tmp_126_fu_1207_p3;
assign p_shl60_cast_fu_1218_p1 = tmp_126_fu_1207_p3;
assign p_shl63_cast_fu_1245_p1 = tmp_128_fu_1238_p3;
assign p_shl67_cast_fu_1389_p1 = tmp_130_fu_1382_p3;
assign p_shl68_cast_fu_1400_p1 = tmp_131_fu_1393_p3;
assign p_shl_cast_fu_519_p1 = tmp_fu_511_p3;
assign p_shl_fu_574_p1 = $signed(tmp_97_fu_566_p3);
assign q_3_fu_602_p2 = (q_reg_299 + ap_const_lv4_1);
assign q_4_fu_721_p2 = (q_1_reg_332 + ap_const_lv5_1);
assign q_5_fu_930_p2 = (q_2_reg_366 + ap_const_lv4_1);
assign tmp_100_fu_1161_p2 = (tmp_124_fu_1156_p2 | tmp_122_reg_1721);
assign tmp_100_trn_cast_fu_856_p1 = p_2_reg_354;
assign tmp_101_fu_1325_p3 = {{p_addr5_reg_1784}, {ap_const_lv4_0}};
assign tmp_101_trn_fu_608_p1 = q_reg_299;
assign tmp_102_fu_1336_p3 = {{p_addr5_reg_1784}, {ap_const_lv1_0}};
assign tmp_103_fu_1273_p3 = {{C3_mapData_addr6_fu_1259_p2}, {ap_const_lv2_0}};
assign tmp_103_trn_fu_727_p1 = q_1_reg_332;
assign tmp_104_fu_1364_p2 = C3_mapData_addr8_reg_1790 << ap_const_lv32_2;
assign tmp_105_fu_1420_p3 = {{S2_d_addr6_fu_1414_p2}, {ap_const_lv4_0}};
assign tmp_105_trn_fu_907_p1 = $unsigned(tmp_76_fu_901_p2);
assign tmp_106_fu_1432_p3 = {{S2_d_addr6_fu_1414_p2}, {ap_const_lv1_0}};
assign tmp_106_trn_fu_921_p1 = q_2_reg_366;
assign tmp_107_fu_685_p3 = {{p_addr2_fu_680_p2}, {ap_const_lv4_0}};
assign tmp_107_trn_cast_fu_1379_p1 = k_mid2_reg_1769;
assign tmp_108_fu_697_p3 = {{p_addr2_fu_680_p2}, {ap_const_lv1_0}};
assign tmp_108_trn_fu_1322_p1 = m_mid2_reg_1775;
assign tmp_109_fu_826_p3 = {{C3_d_addr5_fu_821_p2}, {ap_const_lv3_0}};
assign tmp_110_fu_838_p3 = {{C3_d_addr5_fu_821_p2}, {ap_const_lv1_0}};
assign tmp_110_trn_cast_fu_1192_p1 = tmp_s_fu_1186_p2;
assign tmp_111_fu_865_p3 = {{p_addr12_fu_860_p2}, {ap_const_lv4_0}};
assign tmp_111_trn_fu_1269_p1 = p_3_mid2_fu_1166_p3;
assign tmp_112_fu_877_p3 = {{p_addr12_fu_860_p2}, {ap_const_lv1_0}};
assign tmp_116_fu_523_p3 = {{i_reg_277}, {ap_const_lv1_0}};
assign tmp_117_fu_634_p3 = {{i_1_reg_310}, {ap_const_lv4_0}};
assign tmp_118_fu_646_p3 = {{i_1_reg_310}, {ap_const_lv1_0}};
assign tmp_119_fu_753_p3 = {{i_2_reg_343}, {ap_const_lv3_0}};
assign tmp_120_fu_765_p3 = {{i_2_reg_343}, {ap_const_lv1_0}};
assign tmp_121_fu_787_p3 = {{i_2_reg_343}, {ap_const_lv4_0}};
assign tmp_122_fu_1020_p2 = (exitcond_flatten15_mid_fu_1008_p2 | exitcond_flatten_fu_958_p2);
assign tmp_123_cast_fu_1146_p1 = k_mid2_fu_1139_p3;
assign tmp_123_fu_1118_p2 = (exitcond_flatten_mid2_reg_1732 | exitcond_flatten15_mid_reg_1716);
assign tmp_124_fu_1156_p2 = (exitcond1_mid2_fu_1135_p2 | exitcond_flatten_mid2_reg_1732);
assign tmp_125_cast2_fu_1487_p1 = m_mid2_reg_1775;
assign tmp_125_fu_1196_p3 = {{j_mid2_reg_1739}, {ap_const_lv4_0}};
assign tmp_126_fu_1207_p3 = {{j_mid2_reg_1739}, {ap_const_lv1_0}};
assign tmp_127_cast_fu_1182_p1 = p_3_mid2_fu_1166_p3;
assign tmp_127_fu_1359_p1 = p_addr7_fu_1353_p2;
assign tmp_128_fu_1238_p3 = {{j_mid2_reg_1739}, {ap_const_lv3_0}};
assign tmp_129_fu_1374_p1 = $unsigned(C3_mapData_addr9_fu_1369_p2);
assign tmp_130_fu_1382_p3 = {{i_3_mid2_reg_1762}, {ap_const_lv4_0}};
assign tmp_131_fu_1393_p3 = {{i_3_mid2_reg_1762}, {ap_const_lv1_0}};
assign tmp_132_fu_1456_p1 = $unsigned(S2_d_addr8_fu_1450_p2);
assign tmp_133_fu_1471_p1 = p_addr8_fu_1465_p2;
assign tmp_134_fu_1482_p1 = $unsigned(C3_mapData_addr10_fu_1476_p2);
assign tmp_135_fu_1516_p1 = p_addr9_fu_1511_p2;
assign tmp_136_fu_1526_p1 = $unsigned(C3_mapData_addr11_fu_1521_p2);
assign tmp_137_fu_1540_p1 = p_addr10_fu_1535_p2;
assign tmp_138_fu_1550_p1 = $unsigned(C3_mapData_addr12_fu_1545_p2);
assign tmp_139_fu_1564_p1 = p_addr11_reg_1885;
assign tmp_140_fu_1573_p1 = $unsigned(C3_mapData_addr13_fu_1568_p2);
assign tmp_141_fu_617_p1 = $unsigned(S2_d_addr4_fu_612_p2);
assign tmp_142_fu_736_p1 = p_addr14_fu_731_p2;
assign tmp_143_fu_916_p1 = C3_d_addr7_fu_911_p2;
assign tmp_144_fu_942_p1 = p_addr15_reg_1686;
assign tmp_170_1_fu_1317_p2 = (ap_const_lv4_1 + m_mid2_reg_1775);
assign tmp_170_2_fu_1490_p2 = (ap_const_lv4_2 + m_mid2_reg_1775);
assign tmp_170_3_fu_1495_p2 = (ap_const_lv5_3 + tmp_125_cast2_fu_1487_p1);
assign tmp_170_4_fu_1501_p2 = (ap_const_lv5_4 + tmp_125_cast2_fu_1487_p1);
assign tmp_171_1_trn_fu_1461_p1 = tmp_170_1_fu_1317_p2;
assign tmp_171_2_trn_fu_1507_p1 = tmp_170_2_fu_1490_p2;
assign tmp_171_3_trn_fu_1531_p1 = tmp_170_3_fu_1495_p2;
assign tmp_171_4_trn_fu_1555_p1 = tmp_170_4_fu_1501_p2;
assign tmp_75_fu_811_p2 = ($signed(p_2_reg_354) + $signed(ap_const_lv4_E));
assign tmp_76_fu_901_p2 = ($signed(q_2_reg_366) + $signed(ap_const_lv4_E));
assign tmp_95_trn_cast_fu_557_p1 = p_reg_288;
assign tmp_96_trn_cast_fu_1234_p1 = i_3_mid2_fu_1098_p3;
assign tmp_97_fu_566_p3 = {{S2_d_addr2_fu_561_p2}, {ap_const_lv4_0}};
assign tmp_97_trn_cast_fu_676_p1 = p_1_reg_321;
assign tmp_98_fu_578_p3 = {{S2_d_addr2_fu_561_p2}, {ap_const_lv1_0}};
assign tmp_99_fu_1122_p2 = (tmp_123_fu_1118_p2 | exitcond_flatten_reg_1710);
assign tmp_99_trn_cast_fu_817_p1 = $unsigned(tmp_75_fu_811_p2);
assign tmp_fu_511_p3 = {{i_reg_277}, {ap_const_lv4_0}};
assign tmp_s_fu_1186_p2 = (tmp_123_cast_fu_1146_p1 + tmp_127_cast_fu_1182_p1);
always @ (posedge ap_clk)
begin
    S2_d_addr1_cast_reg_1586[0] <= 1'b0;
    S2_d_addr3_reg_1599[0] <= 1'b0;
    p_addr_reg_1620[0] <= 1'b0;
    p_addr3_reg_1633[0] <= 1'b0;
    C3_d_addr4_reg_1655[0] <= 1'b0;
    p_addr1_reg_1660[0] <= 1'b0;
    C3_d_addr6_reg_1668[0] <= 1'b0;
    p_addr13_reg_1673[0] <= 1'b0;
    p_addr6_reg_1806[0] <= 1'b0;
end



endmodule //dateport_DS2_layer

