

================================================================
== Vivado HLS Report for 'max_pool_2D'
================================================================
* Date:           Mon May 13 18:06:52 2024

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        c_cnn
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  50.00|    14.061|        6.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1602|  1602|  1602|  1602|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  1600|  1600|         5|          4|          2|   400|    yes   |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    358|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      0|      66|    239|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    215|
|Register         |        -|      -|     143|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     209|    812|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E| FF | LUT |
    +--------------------------+----------------------+---------+-------+----+-----+
    |top_net_fcmp_32nsdEe_U20  |top_net_fcmp_32nsdEe  |        0|      0|  66|  239|
    +--------------------------+----------------------+---------+-------+----+-----+
    |Total                     |                      |        0|      0|  66|  239|
    +--------------------------+----------------------+---------+-------+----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |i_s_fu_248_p2                   |     +    |      0|  0|  12|           1|           3|
    |indvar_flatten_next2_fu_228_p2  |     +    |      0|  0|  15|           9|           1|
    |indvar_flatten_op_fu_514_p2     |     +    |      0|  0|  15|           1|           8|
    |j_1_fu_318_p2                   |     +    |      0|  0|  12|           1|           3|
    |n_1_fu_598_p2                   |     +    |      0|  0|  15|           1|           5|
    |tmp3_fu_586_p2                  |     +    |      0|  0|  10|           7|           7|
    |tmp4_fu_616_p2                  |     +    |      0|  0|  10|           9|           9|
    |tmp5_fu_592_p2                  |     +    |      0|  0|  10|           7|           7|
    |tmp_10_fu_416_p2                |     +    |      0|  0|  15|           8|           8|
    |tmp_11_fu_442_p2                |     +    |      0|  0|  13|          11|          11|
    |tmp_12_fu_448_p2                |     +    |      0|  0|  13|          11|          11|
    |tmp_14_fu_459_p2                |     +    |      0|  0|  13|          11|          11|
    |tmp_16_fu_470_p2                |     +    |      0|  0|  15|           8|           8|
    |tmp_17_fu_496_p2                |     +    |      0|  0|  13|          11|          11|
    |tmp_18_fu_502_p2                |     +    |      0|  0|  13|          11|          11|
    |tmp_20_fu_508_p2                |     +    |      0|  0|  13|          11|          11|
    |tmp_23_fu_622_p2                |     +    |      0|  0|  10|           9|           9|
    |tmp_9_fu_410_p2                 |     +    |      0|  0|  15|           8|           8|
    |exitcond_mid_fu_312_p2          |    and   |      0|  0|   2|           1|           1|
    |exitcond_flatten2_fu_222_p2     |   icmp   |      0|  0|  13|           9|           8|
    |exitcond_flatten_fu_234_p2      |   icmp   |      0|  0|  11|           8|           7|
    |exitcond_fu_306_p2              |   icmp   |      0|  0|  11|           5|           6|
    |tmp_5_cast_mid2_v_fu_274_p2     |    or    |      0|  0|   4|           4|           1|
    |tmp_8_fu_216_p2                 |    or    |      0|  0|   4|           4|           1|
    |tmp_8_mid1_fu_366_p2            |    or    |      0|  0|   4|           4|           1|
    |tmp_fu_324_p2                   |    or    |      0|  0|   2|           1|           1|
    |i_cast9_mid2_v_fu_254_p3        |  select  |      0|  0|   3|           1|           3|
    |indvar_flatten_next_fu_520_p3   |  select  |      0|  0|   8|           1|           1|
    |j_cast8_mid2_fu_338_p3          |  select  |      0|  0|   3|           1|           3|
    |j_mid_fu_240_p3                 |  select  |      0|  0|   3|           1|           1|
    |max_val_1_fu_532_p3             |  select  |      0|  0|  11|           1|          11|
    |max_val_4_fu_547_p3             |  select  |      0|  0|  11|           1|          11|
    |max_val_5_fu_564_p3             |  select  |      0|  0|  11|           1|          11|
    |n_mid2_fu_330_p3                |  select  |      0|  0|   5|           1|           1|
    |tmp_7_cast_mid2_fu_354_p3       |  select  |      0|  0|   4|           1|           4|
    |tmp_7_cast_mid_fu_284_p3        |  select  |      0|  0|   4|           1|           1|
    |tmp_8_cast_mid2_fu_372_p3       |  select  |      0|  0|   4|           1|           4|
    |tmp_8_cast_mid_fu_292_p3        |  select  |      0|  0|   4|           1|           1|
    |ap_enable_pp0                   |    xor   |      0|  0|   2|           1|           2|
    |not_exitcond_flatten_fu_300_p2  |    xor   |      0|  0|   2|           1|           2|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |Total                           |          |      0|  0| 358|         185|         224|
    +--------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------+----+-----------+-----+-----------+
    |                   Name                   | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                 |  38|          7|    1|          7|
    |ap_enable_reg_pp0_iter1                   |   9|          2|    1|          2|
    |ap_phi_mux_i_phi_fu_160_p4                |   9|          2|    3|          6|
    |ap_phi_mux_indvar_flatten2_phi_fu_149_p4  |   9|          2|    9|         18|
    |ap_phi_mux_indvar_flatten_phi_fu_171_p4   |   9|          2|    8|         16|
    |ap_phi_mux_j_phi_fu_182_p4                |   9|          2|    3|          6|
    |ap_phi_mux_n_phi_fu_193_p4                |   9|          2|    5|         10|
    |grp_fu_200_p0                             |  15|          3|   32|         96|
    |grp_fu_200_p1                             |  15|          3|   32|         96|
    |i_reg_156                                 |   9|          2|    3|          6|
    |in_r_address0                             |  27|          5|   11|         55|
    |in_r_address1                             |  21|          4|   11|         44|
    |indvar_flatten2_reg_145                   |   9|          2|    9|         18|
    |indvar_flatten_reg_167                    |   9|          2|    8|         16|
    |j_reg_178                                 |   9|          2|    3|          6|
    |n_reg_189                                 |   9|          2|    5|         10|
    +------------------------------------------+----+-----------+-----+-----------+
    |Total                                     | 215|         44|  144|        412|
    +------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                     |   6|   0|    6|          0|
    |ap_enable_reg_pp0_iter0       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1       |   1|   0|    1|          0|
    |exitcond_flatten2_reg_633     |   1|   0|    1|          0|
    |i_cast9_mid2_v_reg_642        |   3|   0|    3|          0|
    |i_reg_156                     |   3|   0|    3|          0|
    |indvar_flatten2_reg_145       |   9|   0|    9|          0|
    |indvar_flatten_next2_reg_637  |   9|   0|    9|          0|
    |indvar_flatten_next_reg_697   |   8|   0|    8|          0|
    |indvar_flatten_reg_167        |   8|   0|    8|          0|
    |j_cast8_mid2_reg_654          |   3|   0|    3|          0|
    |j_reg_178                     |   3|   0|    3|          0|
    |max_val_1_reg_707             |  11|   0|   11|          0|
    |max_val_4_reg_722             |  11|   0|   11|          0|
    |n_1_reg_743                   |   5|   0|    5|          0|
    |n_mid2_reg_648                |   5|   0|    5|          0|
    |n_reg_189                     |   5|   0|    5|          0|
    |tmp5_reg_737                  |   7|   0|    7|          0|
    |tmp_12_reg_665                |  10|   0|   11|          1|
    |tmp_14_reg_675                |  10|   0|   11|          1|
    |tmp_18_reg_685                |  10|   0|   11|          1|
    |tmp_1_reg_660                 |   4|   0|    4|          0|
    |tmp_20_reg_691                |  10|   0|   11|          1|
    +------------------------------+----+----+-----+-----------+
    |Total                         | 143|   0|  147|          4|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |  max_pool_2D | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |  max_pool_2D | return value |
|ap_start           |  in |    1| ap_ctrl_hs |  max_pool_2D | return value |
|ap_done            | out |    1| ap_ctrl_hs |  max_pool_2D | return value |
|ap_idle            | out |    1| ap_ctrl_hs |  max_pool_2D | return value |
|ap_ready           | out |    1| ap_ctrl_hs |  max_pool_2D | return value |
|in_r_address0      | out |   11|  ap_memory |     in_r     |     array    |
|in_r_ce0           | out |    1|  ap_memory |     in_r     |     array    |
|in_r_q0            |  in |   32|  ap_memory |     in_r     |     array    |
|in_r_address1      | out |   11|  ap_memory |     in_r     |     array    |
|in_r_ce1           | out |    1|  ap_memory |     in_r     |     array    |
|in_r_q1            |  in |   32|  ap_memory |     in_r     |     array    |
|output_r_address0  | out |    9|  ap_memory |   output_r   |     array    |
|output_r_ce0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_we0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_d0        | out |   32|  ap_memory |   output_r   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 4, D = 5, States = { 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	7  / (exitcond_flatten2)
	3  / (!exitcond_flatten2)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	2  / true
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 8 [1/1] (1.76ns)   --->   "br label %1" [c_cnn/pool_core.cpp:15]   --->   Operation 8 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 14.0>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten2 = phi i9 [ 0, %0 ], [ %indvar_flatten_next2, %.reset6 ]"   --->   Operation 9 'phi' 'indvar_flatten2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%i = phi i3 [ 0, %0 ], [ %i_cast9_mid2_v, %.reset6 ]" [c_cnn/pool_core.cpp:15]   --->   Operation 10 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i8 [ 0, %0 ], [ %indvar_flatten_next, %.reset6 ]"   --->   Operation 11 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%j = phi i3 [ 0, %0 ], [ %j_cast8_mid2, %.reset6 ]" [c_cnn/pool_core.cpp:21]   --->   Operation 12 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%n = phi i5 [ 0, %0 ], [ %n_1, %.reset6 ]"   --->   Operation 13 'phi' 'n' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_7 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %j, i1 false)" [c_cnn/pool_core.cpp:26]   --->   Operation 14 'bitconcatenate' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_8 = or i4 %tmp_7, 1" [c_cnn/pool_core.cpp:27]   --->   Operation 15 'or' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.66ns)   --->   "%exitcond_flatten2 = icmp eq i9 %indvar_flatten2, -112"   --->   Operation 16 'icmp' 'exitcond_flatten2' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (1.82ns)   --->   "%indvar_flatten_next2 = add i9 %indvar_flatten2, 1"   --->   Operation 17 'add' 'indvar_flatten_next2' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten2, label %2, label %.reset6"   --->   Operation 18 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.55ns)   --->   "%exitcond_flatten = icmp eq i8 %indvar_flatten, 80"   --->   Operation 19 'icmp' 'exitcond_flatten' <Predicate = (!exitcond_flatten2)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.98ns)   --->   "%j_mid = select i1 %exitcond_flatten, i3 0, i3 %j" [c_cnn/pool_core.cpp:21]   --->   Operation 20 'select' 'j_mid' <Predicate = (!exitcond_flatten2)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (1.65ns)   --->   "%i_s = add i3 1, %i" [c_cnn/pool_core.cpp:15]   --->   Operation 21 'add' 'i_s' <Predicate = (!exitcond_flatten2)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.98ns)   --->   "%i_cast9_mid2_v = select i1 %exitcond_flatten, i3 %i_s, i3 %i" [c_cnn/pool_core.cpp:15]   --->   Operation 22 'select' 'i_cast9_mid2_v' <Predicate = (!exitcond_flatten2)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_4_cast_mid2_v = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %i_cast9_mid2_v, i1 false)" [c_cnn/pool_core.cpp:26]   --->   Operation 23 'bitconcatenate' 'tmp_4_cast_mid2_v' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_4_cast_mid2 = zext i4 %tmp_4_cast_mid2_v to i8" [c_cnn/pool_core.cpp:26]   --->   Operation 24 'zext' 'tmp_4_cast_mid2' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node tmp_16)   --->   "%tmp_5_cast_mid2_v = or i4 %tmp_4_cast_mid2_v, 1" [c_cnn/pool_core.cpp:28]   --->   Operation 25 'or' 'tmp_5_cast_mid2_v' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node tmp_16)   --->   "%tmp_5_cast_mid2 = zext i4 %tmp_5_cast_mid2_v to i8" [c_cnn/pool_core.cpp:28]   --->   Operation 26 'zext' 'tmp_5_cast_mid2' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node tmp_7_cast_mid2)   --->   "%tmp_7_cast_mid = select i1 %exitcond_flatten, i4 0, i4 %tmp_7" [c_cnn/pool_core.cpp:26]   --->   Operation 27 'select' 'tmp_7_cast_mid' <Predicate = (!exitcond_flatten2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node tmp_8_cast_mid2)   --->   "%tmp_8_cast_mid = select i1 %exitcond_flatten, i4 1, i4 %tmp_8" [c_cnn/pool_core.cpp:27]   --->   Operation 28 'select' 'tmp_8_cast_mid' <Predicate = (!exitcond_flatten2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node exitcond_mid)   --->   "%not_exitcond_flatten = xor i1 %exitcond_flatten, true" [c_cnn/pool_core.cpp:21]   --->   Operation 29 'xor' 'not_exitcond_flatten' <Predicate = (!exitcond_flatten2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (1.36ns)   --->   "%exitcond = icmp eq i5 %n, -16" [c_cnn/pool_core.cpp:21]   --->   Operation 30 'icmp' 'exitcond' <Predicate = (!exitcond_flatten2)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.97ns) (out node of the LUT)   --->   "%exitcond_mid = and i1 %exitcond, %not_exitcond_flatten" [c_cnn/pool_core.cpp:21]   --->   Operation 31 'and' 'exitcond_mid' <Predicate = (!exitcond_flatten2)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (1.65ns)   --->   "%j_1 = add i3 1, %j_mid" [c_cnn/pool_core.cpp:18]   --->   Operation 32 'add' 'j_1' <Predicate = (!exitcond_flatten2)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node n_mid2)   --->   "%tmp = or i1 %exitcond_mid, %exitcond_flatten" [c_cnn/pool_core.cpp:21]   --->   Operation 33 'or' 'tmp' <Predicate = (!exitcond_flatten2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (1.21ns) (out node of the LUT)   --->   "%n_mid2 = select i1 %tmp, i5 0, i5 %n" [c_cnn/pool_core.cpp:21]   --->   Operation 34 'select' 'n_mid2' <Predicate = (!exitcond_flatten2)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.98ns)   --->   "%j_cast8_mid2 = select i1 %exitcond_mid, i3 %j_1, i3 %j_mid" [c_cnn/pool_core.cpp:21]   --->   Operation 35 'select' 'j_cast8_mid2' <Predicate = (!exitcond_flatten2)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_7_mid1 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %j_1, i1 false)" [c_cnn/pool_core.cpp:26]   --->   Operation 36 'bitconcatenate' 'tmp_7_mid1' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (1.02ns) (out node of the LUT)   --->   "%tmp_7_cast_mid2 = select i1 %exitcond_mid, i4 %tmp_7_mid1, i4 %tmp_7_cast_mid" [c_cnn/pool_core.cpp:26]   --->   Operation 37 'select' 'tmp_7_cast_mid2' <Predicate = (!exitcond_flatten2)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_7_cast_mid2_cast = zext i4 %tmp_7_cast_mid2 to i11" [c_cnn/pool_core.cpp:26]   --->   Operation 38 'zext' 'tmp_7_cast_mid2_cast' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node tmp_8_cast_mid2)   --->   "%tmp_8_mid1 = or i4 %tmp_7_mid1, 1" [c_cnn/pool_core.cpp:27]   --->   Operation 39 'or' 'tmp_8_mid1' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (1.02ns) (out node of the LUT)   --->   "%tmp_8_cast_mid2 = select i1 %exitcond_mid, i4 %tmp_8_mid1, i4 %tmp_8_cast_mid" [c_cnn/pool_core.cpp:27]   --->   Operation 40 'select' 'tmp_8_cast_mid2' <Predicate = (!exitcond_flatten2)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_8_cast_mid2_cast = zext i4 %tmp_8_cast_mid2 to i11" [c_cnn/pool_core.cpp:27]   --->   Operation 41 'zext' 'tmp_8_cast_mid2_cast' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_1 = trunc i5 %n_mid2 to i4" [c_cnn/pool_core.cpp:21]   --->   Operation 42 'trunc' 'tmp_1' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node tmp_9)   --->   "%p_shl4 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %tmp_1, i3 0)" [c_cnn/pool_core.cpp:26]   --->   Operation 43 'bitconcatenate' 'p_shl4' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node tmp_9)   --->   "%p_shl4_cast = zext i7 %p_shl4 to i8" [c_cnn/pool_core.cpp:26]   --->   Operation 44 'zext' 'p_shl4_cast' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node tmp_9)   --->   "%tmp_2 = shl i5 %n_mid2, 1" [c_cnn/pool_core.cpp:26]   --->   Operation 45 'shl' 'tmp_2' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node tmp_9)   --->   "%p_shl5_cast = zext i5 %tmp_2 to i8" [c_cnn/pool_core.cpp:26]   --->   Operation 46 'zext' 'p_shl5_cast' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (1.87ns) (out node of the LUT)   --->   "%tmp_9 = add i8 %p_shl4_cast, %p_shl5_cast" [c_cnn/pool_core.cpp:26]   --->   Operation 47 'add' 'tmp_9' <Predicate = (!exitcond_flatten2)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (1.91ns)   --->   "%tmp_10 = add i8 %tmp_4_cast_mid2, %tmp_9" [c_cnn/pool_core.cpp:26]   --->   Operation 48 'add' 'tmp_10' <Predicate = (!exitcond_flatten2)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%p_shl2 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_10, i3 0)" [c_cnn/pool_core.cpp:26]   --->   Operation 49 'bitconcatenate' 'p_shl2' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%p_shl3 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %tmp_10, i1 false)" [c_cnn/pool_core.cpp:26]   --->   Operation 50 'bitconcatenate' 'p_shl3' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%p_shl3_cast = zext i9 %p_shl3 to i11" [c_cnn/pool_core.cpp:26]   --->   Operation 51 'zext' 'p_shl3_cast' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (1.63ns)   --->   "%tmp_11 = add i11 %p_shl2, %p_shl3_cast" [c_cnn/pool_core.cpp:26]   --->   Operation 52 'add' 'tmp_11' <Predicate = (!exitcond_flatten2)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (1.63ns)   --->   "%tmp_12 = add i11 %tmp_7_cast_mid2_cast, %tmp_11" [c_cnn/pool_core.cpp:26]   --->   Operation 53 'add' 'tmp_12' <Predicate = (!exitcond_flatten2)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_13 = zext i11 %tmp_12 to i64" [c_cnn/pool_core.cpp:26]   --->   Operation 54 'zext' 'tmp_13' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%in_addr = getelementptr [1600 x float]* %in_r, i64 0, i64 %tmp_13" [c_cnn/pool_core.cpp:26]   --->   Operation 55 'getelementptr' 'in_addr' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_2 : Operation 56 [2/2] (3.25ns)   --->   "%max_val = load float* %in_addr, align 4" [c_cnn/pool_core.cpp:26]   --->   Operation 56 'load' 'max_val' <Predicate = (!exitcond_flatten2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 57 [1/1] (1.63ns)   --->   "%tmp_14 = add i11 %tmp_8_cast_mid2_cast, %tmp_11" [c_cnn/pool_core.cpp:27]   --->   Operation 57 'add' 'tmp_14' <Predicate = (!exitcond_flatten2)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_15 = zext i11 %tmp_14 to i64" [c_cnn/pool_core.cpp:27]   --->   Operation 58 'zext' 'tmp_15' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%in_addr_4 = getelementptr [1600 x float]* %in_r, i64 0, i64 %tmp_15" [c_cnn/pool_core.cpp:27]   --->   Operation 59 'getelementptr' 'in_addr_4' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_2 : Operation 60 [2/2] (3.25ns)   --->   "%in_load_1 = load float* %in_addr_4, align 4" [c_cnn/pool_core.cpp:27]   --->   Operation 60 'load' 'in_load_1' <Predicate = (!exitcond_flatten2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 61 [1/1] (1.91ns) (out node of the LUT)   --->   "%tmp_16 = add i8 %tmp_5_cast_mid2, %tmp_9" [c_cnn/pool_core.cpp:28]   --->   Operation 61 'add' 'tmp_16' <Predicate = (!exitcond_flatten2)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%p_shl = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_16, i3 0)" [c_cnn/pool_core.cpp:28]   --->   Operation 62 'bitconcatenate' 'p_shl' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%p_shl1 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %tmp_16, i1 false)" [c_cnn/pool_core.cpp:28]   --->   Operation 63 'bitconcatenate' 'p_shl1' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i9 %p_shl1 to i11" [c_cnn/pool_core.cpp:28]   --->   Operation 64 'zext' 'p_shl1_cast' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (1.63ns)   --->   "%tmp_17 = add i11 %p_shl, %p_shl1_cast" [c_cnn/pool_core.cpp:28]   --->   Operation 65 'add' 'tmp_17' <Predicate = (!exitcond_flatten2)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (1.63ns)   --->   "%tmp_18 = add i11 %tmp_7_cast_mid2_cast, %tmp_17" [c_cnn/pool_core.cpp:28]   --->   Operation 66 'add' 'tmp_18' <Predicate = (!exitcond_flatten2)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (1.63ns)   --->   "%tmp_20 = add i11 %tmp_8_cast_mid2_cast, %tmp_17" [c_cnn/pool_core.cpp:29]   --->   Operation 67 'add' 'tmp_20' <Predicate = (!exitcond_flatten2)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (1.91ns)   --->   "%indvar_flatten_op = add i8 1, %indvar_flatten"   --->   Operation 68 'add' 'indvar_flatten_op' <Predicate = (!exitcond_flatten2)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (1.24ns)   --->   "%indvar_flatten_next = select i1 %exitcond_flatten, i8 1, i8 %indvar_flatten_op"   --->   Operation 69 'select' 'indvar_flatten_next' <Predicate = (!exitcond_flatten2)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 13.9>
ST_3 : Operation 70 [1/2] (3.25ns)   --->   "%max_val = load float* %in_addr, align 4" [c_cnn/pool_core.cpp:26]   --->   Operation 70 'load' 'max_val' <Predicate = (!exitcond_flatten2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 71 [1/2] (3.25ns)   --->   "%in_load_1 = load float* %in_addr_4, align 4" [c_cnn/pool_core.cpp:27]   --->   Operation 71 'load' 'in_load_1' <Predicate = (!exitcond_flatten2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_19 = zext i11 %tmp_18 to i64" [c_cnn/pool_core.cpp:28]   --->   Operation 72 'zext' 'tmp_19' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%in_addr_5 = getelementptr [1600 x float]* %in_r, i64 0, i64 %tmp_19" [c_cnn/pool_core.cpp:28]   --->   Operation 73 'getelementptr' 'in_addr_5' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_3 : Operation 74 [2/2] (3.25ns)   --->   "%in_load_2 = load float* %in_addr_5, align 4" [c_cnn/pool_core.cpp:28]   --->   Operation 74 'load' 'in_load_2' <Predicate = (!exitcond_flatten2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 75 [1/1] (6.78ns)   --->   "%tmp_22 = fcmp ogt float %in_load_1, %max_val" [c_cnn/pool_core.cpp:34]   --->   Operation 75 'fcmp' 'tmp_22' <Predicate = (!exitcond_flatten2)> <Delay = 6.78> <Core = "FCmp">   --->   Core 110 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.69ns)   --->   "%max_val_1 = select i1 %tmp_22, i11 %tmp_14, i11 %tmp_12" [c_cnn/pool_core.cpp:34]   --->   Operation 76 'select' 'max_val_1' <Predicate = (!exitcond_flatten2)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%max_val_1_cast = zext i11 %max_val_1 to i64" [c_cnn/pool_core.cpp:34]   --->   Operation 77 'zext' 'max_val_1_cast' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%in_addr_7 = getelementptr [1600 x float]* %in_r, i64 0, i64 %max_val_1_cast" [c_cnn/pool_core.cpp:27]   --->   Operation 78 'getelementptr' 'in_addr_7' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_3 : Operation 79 [2/2] (3.25ns)   --->   "%max_val_7 = load float* %in_addr_7, align 4" [c_cnn/pool_core.cpp:34]   --->   Operation 79 'load' 'max_val_7' <Predicate = (!exitcond_flatten2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 4 <SV = 3> <Delay = 13.9>
ST_4 : Operation 80 [1/2] (3.25ns)   --->   "%in_load_2 = load float* %in_addr_5, align 4" [c_cnn/pool_core.cpp:28]   --->   Operation 80 'load' 'in_load_2' <Predicate = (!exitcond_flatten2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_21 = zext i11 %tmp_20 to i64" [c_cnn/pool_core.cpp:29]   --->   Operation 81 'zext' 'tmp_21' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%in_addr_6 = getelementptr [1600 x float]* %in_r, i64 0, i64 %tmp_21" [c_cnn/pool_core.cpp:29]   --->   Operation 82 'getelementptr' 'in_addr_6' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_4 : Operation 83 [2/2] (3.25ns)   --->   "%in_load_3 = load float* %in_addr_6, align 4" [c_cnn/pool_core.cpp:29]   --->   Operation 83 'load' 'in_load_3' <Predicate = (!exitcond_flatten2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_4 : Operation 84 [1/2] (3.25ns)   --->   "%max_val_7 = load float* %in_addr_7, align 4" [c_cnn/pool_core.cpp:34]   --->   Operation 84 'load' 'max_val_7' <Predicate = (!exitcond_flatten2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_4 : Operation 85 [1/1] (6.78ns)   --->   "%tmp_26_1 = fcmp ogt float %in_load_2, %max_val_7" [c_cnn/pool_core.cpp:34]   --->   Operation 85 'fcmp' 'tmp_26_1' <Predicate = (!exitcond_flatten2)> <Delay = 6.78> <Core = "FCmp">   --->   Core 110 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (0.69ns)   --->   "%max_val_4 = select i1 %tmp_26_1, i11 %tmp_18, i11 %max_val_1" [c_cnn/pool_core.cpp:34]   --->   Operation 86 'select' 'max_val_4' <Predicate = (!exitcond_flatten2)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%max_val_4_cast = zext i11 %max_val_4 to i64" [c_cnn/pool_core.cpp:34]   --->   Operation 87 'zext' 'max_val_4_cast' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%in_addr_8 = getelementptr [1600 x float]* %in_r, i64 0, i64 %max_val_4_cast" [c_cnn/pool_core.cpp:28]   --->   Operation 88 'getelementptr' 'in_addr_8' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_4 : Operation 89 [2/2] (3.25ns)   --->   "%max_val_8 = load float* %in_addr_8, align 4" [c_cnn/pool_core.cpp:34]   --->   Operation 89 'load' 'max_val_8' <Predicate = (!exitcond_flatten2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 5 <SV = 4> <Delay = 13.9>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%i_cast9_mid2 = zext i3 %i_cast9_mid2_v to i7" [c_cnn/pool_core.cpp:15]   --->   Operation 90 'zext' 'i_cast9_mid2' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%n_cast7 = zext i5 %n_mid2 to i7" [c_cnn/pool_core.cpp:21]   --->   Operation 91 'zext' 'n_cast7' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_5 : Operation 92 [1/2] (3.25ns)   --->   "%in_load_3 = load float* %in_addr_6, align 4" [c_cnn/pool_core.cpp:29]   --->   Operation 92 'load' 'in_load_3' <Predicate = (!exitcond_flatten2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_5 : Operation 93 [1/2] (3.25ns)   --->   "%max_val_8 = load float* %in_addr_8, align 4" [c_cnn/pool_core.cpp:34]   --->   Operation 93 'load' 'max_val_8' <Predicate = (!exitcond_flatten2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_5 : Operation 94 [1/1] (6.78ns)   --->   "%tmp_26_2 = fcmp ogt float %in_load_3, %max_val_8" [c_cnn/pool_core.cpp:34]   --->   Operation 94 'fcmp' 'tmp_26_2' <Predicate = (!exitcond_flatten2)> <Delay = 6.78> <Core = "FCmp">   --->   Core 110 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 95 [1/1] (0.69ns)   --->   "%max_val_5 = select i1 %tmp_26_2, i11 %tmp_20, i11 %max_val_4" [c_cnn/pool_core.cpp:34]   --->   Operation 95 'select' 'max_val_5' <Predicate = (!exitcond_flatten2)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%max_val_5_cast = zext i11 %max_val_5 to i64" [c_cnn/pool_core.cpp:34]   --->   Operation 96 'zext' 'max_val_5_cast' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%in_addr_9 = getelementptr [1600 x float]* %in_r, i64 0, i64 %max_val_5_cast" [c_cnn/pool_core.cpp:29]   --->   Operation 97 'getelementptr' 'in_addr_9' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_5 : Operation 98 [2/2] (3.25ns)   --->   "%max_val_9 = load float* %in_addr_9, align 4" [c_cnn/pool_core.cpp:34]   --->   Operation 98 'load' 'max_val_9' <Predicate = (!exitcond_flatten2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%p_shl7 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %tmp_1, i2 0)" [c_cnn/pool_core.cpp:39]   --->   Operation 99 'bitconcatenate' 'p_shl7' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%p_shl7_cast = zext i6 %p_shl7 to i7" [c_cnn/pool_core.cpp:39]   --->   Operation 100 'zext' 'p_shl7_cast' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp3 = add i7 %i_cast9_mid2, %p_shl7_cast" [c_cnn/pool_core.cpp:15]   --->   Operation 101 'add' 'tmp3' <Predicate = (!exitcond_flatten2)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 102 [1/1] (3.58ns) (root node of TernaryAdder)   --->   "%tmp5 = add i7 %n_cast7, %tmp3" [c_cnn/pool_core.cpp:21]   --->   Operation 102 'add' 'tmp5' <Predicate = (!exitcond_flatten2)> <Delay = 3.58> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 103 [1/1] (1.78ns)   --->   "%n_1 = add i5 1, %n_mid2" [c_cnn/pool_core.cpp:21]   --->   Operation 103 'add' 'n_1' <Predicate = (!exitcond_flatten2)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.95>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%j_cast8_mid2_cast = zext i3 %j_cast8_mid2 to i9" [c_cnn/pool_core.cpp:21]   --->   Operation 104 'zext' 'j_cast8_mid2_cast' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str310)" [c_cnn/pool_core.cpp:21]   --->   Operation 105 'specregionbegin' 'tmp_s' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str18) nounwind" [c_cnn/pool_core.cpp:23]   --->   Operation 106 'specpipeline' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_6 : Operation 107 [1/2] (3.25ns)   --->   "%max_val_9 = load float* %in_addr_9, align 4" [c_cnn/pool_core.cpp:34]   --->   Operation 107 'load' 'max_val_9' <Predicate = (!exitcond_flatten2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%tmp5_cast = zext i7 %tmp5 to i9" [c_cnn/pool_core.cpp:21]   --->   Operation 108 'zext' 'tmp5_cast' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "%p_shl6 = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %tmp5, i2 0)" [c_cnn/pool_core.cpp:21]   --->   Operation 109 'bitconcatenate' 'p_shl6' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_6 : Operation 110 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp4 = add i9 %j_cast8_mid2_cast, %p_shl6" [c_cnn/pool_core.cpp:39]   --->   Operation 110 'add' 'tmp4' <Predicate = (!exitcond_flatten2)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 111 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%tmp_23 = add i9 %tmp5_cast, %tmp4" [c_cnn/pool_core.cpp:39]   --->   Operation 111 'add' 'tmp_23' <Predicate = (!exitcond_flatten2)> <Delay = 3.69> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_24 = zext i9 %tmp_23 to i64" [c_cnn/pool_core.cpp:39]   --->   Operation 112 'zext' 'tmp_24' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [400 x float]* %output_r, i64 0, i64 %tmp_24" [c_cnn/pool_core.cpp:39]   --->   Operation 113 'getelementptr' 'output_addr' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_6 : Operation 114 [1/1] (3.25ns)   --->   "store float %max_val_9, float* %output_addr, align 4" [c_cnn/pool_core.cpp:39]   --->   Operation 114 'store' <Predicate = (!exitcond_flatten2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_6 : Operation 115 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str310, i32 %tmp_s)" [c_cnn/pool_core.cpp:41]   --->   Operation 115 'specregionend' 'empty' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 116 'br' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>

State 7 <SV = 2> <Delay = 0.00>
ST_7 : Operation 117 [1/1] (0.00ns)   --->   "ret void" [c_cnn/pool_core.cpp:44]   --->   Operation 117 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_8           (br             ) [ 01111110]
indvar_flatten2      (phi            ) [ 00100000]
i                    (phi            ) [ 00100000]
indvar_flatten       (phi            ) [ 00100000]
j                    (phi            ) [ 00100000]
n                    (phi            ) [ 00100000]
tmp_7                (bitconcatenate ) [ 00000000]
tmp_8                (or             ) [ 00000000]
exitcond_flatten2    (icmp           ) [ 00111110]
indvar_flatten_next2 (add            ) [ 01111110]
StgValue_18          (br             ) [ 00000000]
exitcond_flatten     (icmp           ) [ 00000000]
j_mid                (select         ) [ 00000000]
i_s                  (add            ) [ 00000000]
i_cast9_mid2_v       (select         ) [ 01111110]
tmp_4_cast_mid2_v    (bitconcatenate ) [ 00000000]
tmp_4_cast_mid2      (zext           ) [ 00000000]
tmp_5_cast_mid2_v    (or             ) [ 00000000]
tmp_5_cast_mid2      (zext           ) [ 00000000]
tmp_7_cast_mid       (select         ) [ 00000000]
tmp_8_cast_mid       (select         ) [ 00000000]
not_exitcond_flatten (xor            ) [ 00000000]
exitcond             (icmp           ) [ 00000000]
exitcond_mid         (and            ) [ 00000000]
j_1                  (add            ) [ 00000000]
tmp                  (or             ) [ 00000000]
n_mid2               (select         ) [ 00011100]
j_cast8_mid2         (select         ) [ 01111110]
tmp_7_mid1           (bitconcatenate ) [ 00000000]
tmp_7_cast_mid2      (select         ) [ 00000000]
tmp_7_cast_mid2_cast (zext           ) [ 00000000]
tmp_8_mid1           (or             ) [ 00000000]
tmp_8_cast_mid2      (select         ) [ 00000000]
tmp_8_cast_mid2_cast (zext           ) [ 00000000]
tmp_1                (trunc          ) [ 00011100]
p_shl4               (bitconcatenate ) [ 00000000]
p_shl4_cast          (zext           ) [ 00000000]
tmp_2                (shl            ) [ 00000000]
p_shl5_cast          (zext           ) [ 00000000]
tmp_9                (add            ) [ 00000000]
tmp_10               (add            ) [ 00000000]
p_shl2               (bitconcatenate ) [ 00000000]
p_shl3               (bitconcatenate ) [ 00000000]
p_shl3_cast          (zext           ) [ 00000000]
tmp_11               (add            ) [ 00000000]
tmp_12               (add            ) [ 00010000]
tmp_13               (zext           ) [ 00000000]
in_addr              (getelementptr  ) [ 00010000]
tmp_14               (add            ) [ 00010000]
tmp_15               (zext           ) [ 00000000]
in_addr_4            (getelementptr  ) [ 00010000]
tmp_16               (add            ) [ 00000000]
p_shl                (bitconcatenate ) [ 00000000]
p_shl1               (bitconcatenate ) [ 00000000]
p_shl1_cast          (zext           ) [ 00000000]
tmp_17               (add            ) [ 00000000]
tmp_18               (add            ) [ 00011000]
tmp_20               (add            ) [ 00011100]
indvar_flatten_op    (add            ) [ 00000000]
indvar_flatten_next  (select         ) [ 01111110]
max_val              (load           ) [ 00000000]
in_load_1            (load           ) [ 00000000]
tmp_19               (zext           ) [ 00000000]
in_addr_5            (getelementptr  ) [ 00001000]
tmp_22               (fcmp           ) [ 00000000]
max_val_1            (select         ) [ 00001000]
max_val_1_cast       (zext           ) [ 00000000]
in_addr_7            (getelementptr  ) [ 00001000]
in_load_2            (load           ) [ 00000000]
tmp_21               (zext           ) [ 00000000]
in_addr_6            (getelementptr  ) [ 00000100]
max_val_7            (load           ) [ 00000000]
tmp_26_1             (fcmp           ) [ 00000000]
max_val_4            (select         ) [ 00000100]
max_val_4_cast       (zext           ) [ 00000000]
in_addr_8            (getelementptr  ) [ 00000100]
i_cast9_mid2         (zext           ) [ 00000000]
n_cast7              (zext           ) [ 00000000]
in_load_3            (load           ) [ 00000000]
max_val_8            (load           ) [ 00000000]
tmp_26_2             (fcmp           ) [ 00000000]
max_val_5            (select         ) [ 00000000]
max_val_5_cast       (zext           ) [ 00000000]
in_addr_9            (getelementptr  ) [ 00100010]
p_shl7               (bitconcatenate ) [ 00000000]
p_shl7_cast          (zext           ) [ 00000000]
tmp3                 (add            ) [ 00000000]
tmp5                 (add            ) [ 00100010]
n_1                  (add            ) [ 01100010]
j_cast8_mid2_cast    (zext           ) [ 00000000]
tmp_s                (specregionbegin) [ 00000000]
StgValue_106         (specpipeline   ) [ 00000000]
max_val_9            (load           ) [ 00000000]
tmp5_cast            (zext           ) [ 00000000]
p_shl6               (bitconcatenate ) [ 00000000]
tmp4                 (add            ) [ 00000000]
tmp_23               (add            ) [ 00000000]
tmp_24               (zext           ) [ 00000000]
output_addr          (getelementptr  ) [ 00000000]
StgValue_114         (store          ) [ 00000000]
empty                (specregionend  ) [ 00000000]
StgValue_116         (br             ) [ 01111110]
StgValue_117         (ret            ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i3.i1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i8.i3"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i8.i1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i4.i2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str310"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str18"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i7.i2"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="in_addr_gep_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="32" slack="0"/>
<pin id="68" dir="0" index="1" bw="1" slack="0"/>
<pin id="69" dir="0" index="2" bw="11" slack="0"/>
<pin id="70" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_addr/2 "/>
</bind>
</comp>

<comp id="73" class="1004" name="grp_access_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="11" slack="0"/>
<pin id="75" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="76" dir="0" index="2" bw="0" slack="0"/>
<pin id="86" dir="0" index="4" bw="11" slack="2147483647"/>
<pin id="87" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="88" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="77" dir="1" index="3" bw="32" slack="0"/>
<pin id="89" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_val/2 in_load_1/2 in_load_2/3 max_val_7/3 in_load_3/4 max_val_8/4 max_val_9/5 "/>
</bind>
</comp>

<comp id="79" class="1004" name="in_addr_4_gep_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="32" slack="0"/>
<pin id="81" dir="0" index="1" bw="1" slack="0"/>
<pin id="82" dir="0" index="2" bw="11" slack="0"/>
<pin id="83" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_addr_4/2 "/>
</bind>
</comp>

<comp id="91" class="1004" name="in_addr_5_gep_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="32" slack="0"/>
<pin id="93" dir="0" index="1" bw="1" slack="0"/>
<pin id="94" dir="0" index="2" bw="11" slack="0"/>
<pin id="95" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_addr_5/3 "/>
</bind>
</comp>

<comp id="99" class="1004" name="in_addr_7_gep_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="32" slack="0"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="0" index="2" bw="11" slack="0"/>
<pin id="103" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_addr_7/3 "/>
</bind>
</comp>

<comp id="107" class="1004" name="in_addr_6_gep_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="32" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="0" index="2" bw="11" slack="0"/>
<pin id="111" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_addr_6/4 "/>
</bind>
</comp>

<comp id="115" class="1004" name="in_addr_8_gep_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="32" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="0" index="2" bw="11" slack="0"/>
<pin id="119" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_addr_8/4 "/>
</bind>
</comp>

<comp id="123" class="1004" name="in_addr_9_gep_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="32" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="0" index="2" bw="11" slack="0"/>
<pin id="127" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_addr_9/5 "/>
</bind>
</comp>

<comp id="131" class="1004" name="output_addr_gep_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="32" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="0" index="2" bw="9" slack="0"/>
<pin id="135" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/6 "/>
</bind>
</comp>

<comp id="138" class="1004" name="StgValue_114_access_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="9" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="0"/>
<pin id="141" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="142" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_114/6 "/>
</bind>
</comp>

<comp id="145" class="1005" name="indvar_flatten2_reg_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="9" slack="1"/>
<pin id="147" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten2 (phireg) "/>
</bind>
</comp>

<comp id="149" class="1004" name="indvar_flatten2_phi_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="1" slack="1"/>
<pin id="151" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="152" dir="0" index="2" bw="9" slack="0"/>
<pin id="153" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="154" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten2/2 "/>
</bind>
</comp>

<comp id="156" class="1005" name="i_reg_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="3" slack="1"/>
<pin id="158" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="160" class="1004" name="i_phi_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="1"/>
<pin id="162" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="163" dir="0" index="2" bw="3" slack="0"/>
<pin id="164" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="165" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="167" class="1005" name="indvar_flatten_reg_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="8" slack="1"/>
<pin id="169" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="171" class="1004" name="indvar_flatten_phi_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="1" slack="1"/>
<pin id="173" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="174" dir="0" index="2" bw="8" slack="0"/>
<pin id="175" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="176" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="178" class="1005" name="j_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="3" slack="1"/>
<pin id="180" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="182" class="1004" name="j_phi_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="1"/>
<pin id="184" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="185" dir="0" index="2" bw="3" slack="0"/>
<pin id="186" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="187" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="189" class="1005" name="n_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="5" slack="1"/>
<pin id="191" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="n (phireg) "/>
</bind>
</comp>

<comp id="193" class="1004" name="n_phi_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="1" slack="1"/>
<pin id="195" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="196" dir="0" index="2" bw="5" slack="1"/>
<pin id="197" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="198" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="n/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="grp_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="0"/>
<pin id="202" dir="0" index="1" bw="32" slack="0"/>
<pin id="203" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_22/3 tmp_26_1/4 tmp_26_2/5 "/>
</bind>
</comp>

<comp id="208" class="1004" name="tmp_7_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="4" slack="0"/>
<pin id="210" dir="0" index="1" bw="3" slack="0"/>
<pin id="211" dir="0" index="2" bw="1" slack="0"/>
<pin id="212" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="tmp_8_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="4" slack="0"/>
<pin id="218" dir="0" index="1" bw="4" slack="0"/>
<pin id="219" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_8/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="exitcond_flatten2_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="9" slack="0"/>
<pin id="224" dir="0" index="1" bw="9" slack="0"/>
<pin id="225" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten2/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="indvar_flatten_next2_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="9" slack="0"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next2/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="exitcond_flatten_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="8" slack="0"/>
<pin id="236" dir="0" index="1" bw="8" slack="0"/>
<pin id="237" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="j_mid_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="0" index="1" bw="3" slack="0"/>
<pin id="243" dir="0" index="2" bw="3" slack="0"/>
<pin id="244" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_mid/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="i_s_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="0" index="1" bw="3" slack="0"/>
<pin id="251" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_s/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="i_cast9_mid2_v_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="0"/>
<pin id="256" dir="0" index="1" bw="3" slack="0"/>
<pin id="257" dir="0" index="2" bw="3" slack="0"/>
<pin id="258" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i_cast9_mid2_v/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="tmp_4_cast_mid2_v_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="4" slack="0"/>
<pin id="264" dir="0" index="1" bw="3" slack="0"/>
<pin id="265" dir="0" index="2" bw="1" slack="0"/>
<pin id="266" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4_cast_mid2_v/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="tmp_4_cast_mid2_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="4" slack="0"/>
<pin id="272" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4_cast_mid2/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="tmp_5_cast_mid2_v_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="4" slack="0"/>
<pin id="276" dir="0" index="1" bw="4" slack="0"/>
<pin id="277" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_5_cast_mid2_v/2 "/>
</bind>
</comp>

<comp id="280" class="1004" name="tmp_5_cast_mid2_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="4" slack="0"/>
<pin id="282" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5_cast_mid2/2 "/>
</bind>
</comp>

<comp id="284" class="1004" name="tmp_7_cast_mid_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="0"/>
<pin id="286" dir="0" index="1" bw="4" slack="0"/>
<pin id="287" dir="0" index="2" bw="4" slack="0"/>
<pin id="288" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_7_cast_mid/2 "/>
</bind>
</comp>

<comp id="292" class="1004" name="tmp_8_cast_mid_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="0"/>
<pin id="294" dir="0" index="1" bw="4" slack="0"/>
<pin id="295" dir="0" index="2" bw="4" slack="0"/>
<pin id="296" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_8_cast_mid/2 "/>
</bind>
</comp>

<comp id="300" class="1004" name="not_exitcond_flatten_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="0"/>
<pin id="302" dir="0" index="1" bw="1" slack="0"/>
<pin id="303" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="306" class="1004" name="exitcond_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="5" slack="0"/>
<pin id="308" dir="0" index="1" bw="5" slack="0"/>
<pin id="309" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="312" class="1004" name="exitcond_mid_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="0"/>
<pin id="314" dir="0" index="1" bw="1" slack="0"/>
<pin id="315" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="exitcond_mid/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="j_1_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="0"/>
<pin id="320" dir="0" index="1" bw="3" slack="0"/>
<pin id="321" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/2 "/>
</bind>
</comp>

<comp id="324" class="1004" name="tmp_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="0"/>
<pin id="326" dir="0" index="1" bw="1" slack="0"/>
<pin id="327" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="330" class="1004" name="n_mid2_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="0"/>
<pin id="332" dir="0" index="1" bw="5" slack="0"/>
<pin id="333" dir="0" index="2" bw="5" slack="0"/>
<pin id="334" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="n_mid2/2 "/>
</bind>
</comp>

<comp id="338" class="1004" name="j_cast8_mid2_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="0"/>
<pin id="340" dir="0" index="1" bw="3" slack="0"/>
<pin id="341" dir="0" index="2" bw="3" slack="0"/>
<pin id="342" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_cast8_mid2/2 "/>
</bind>
</comp>

<comp id="346" class="1004" name="tmp_7_mid1_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="4" slack="0"/>
<pin id="348" dir="0" index="1" bw="3" slack="0"/>
<pin id="349" dir="0" index="2" bw="1" slack="0"/>
<pin id="350" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7_mid1/2 "/>
</bind>
</comp>

<comp id="354" class="1004" name="tmp_7_cast_mid2_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="1" slack="0"/>
<pin id="356" dir="0" index="1" bw="4" slack="0"/>
<pin id="357" dir="0" index="2" bw="4" slack="0"/>
<pin id="358" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_7_cast_mid2/2 "/>
</bind>
</comp>

<comp id="362" class="1004" name="tmp_7_cast_mid2_cast_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="4" slack="0"/>
<pin id="364" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7_cast_mid2_cast/2 "/>
</bind>
</comp>

<comp id="366" class="1004" name="tmp_8_mid1_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="4" slack="0"/>
<pin id="368" dir="0" index="1" bw="4" slack="0"/>
<pin id="369" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_8_mid1/2 "/>
</bind>
</comp>

<comp id="372" class="1004" name="tmp_8_cast_mid2_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="1" slack="0"/>
<pin id="374" dir="0" index="1" bw="4" slack="0"/>
<pin id="375" dir="0" index="2" bw="4" slack="0"/>
<pin id="376" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_8_cast_mid2/2 "/>
</bind>
</comp>

<comp id="380" class="1004" name="tmp_8_cast_mid2_cast_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="4" slack="0"/>
<pin id="382" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_cast_mid2_cast/2 "/>
</bind>
</comp>

<comp id="384" class="1004" name="tmp_1_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="5" slack="0"/>
<pin id="386" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="388" class="1004" name="p_shl4_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="7" slack="0"/>
<pin id="390" dir="0" index="1" bw="4" slack="0"/>
<pin id="391" dir="0" index="2" bw="1" slack="0"/>
<pin id="392" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl4/2 "/>
</bind>
</comp>

<comp id="396" class="1004" name="p_shl4_cast_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="7" slack="0"/>
<pin id="398" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl4_cast/2 "/>
</bind>
</comp>

<comp id="400" class="1004" name="tmp_2_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="5" slack="0"/>
<pin id="402" dir="0" index="1" bw="1" slack="0"/>
<pin id="403" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="406" class="1004" name="p_shl5_cast_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="5" slack="0"/>
<pin id="408" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl5_cast/2 "/>
</bind>
</comp>

<comp id="410" class="1004" name="tmp_9_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="7" slack="0"/>
<pin id="412" dir="0" index="1" bw="5" slack="0"/>
<pin id="413" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_9/2 "/>
</bind>
</comp>

<comp id="416" class="1004" name="tmp_10_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="4" slack="0"/>
<pin id="418" dir="0" index="1" bw="8" slack="0"/>
<pin id="419" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_10/2 "/>
</bind>
</comp>

<comp id="422" class="1004" name="p_shl2_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="11" slack="0"/>
<pin id="424" dir="0" index="1" bw="8" slack="0"/>
<pin id="425" dir="0" index="2" bw="1" slack="0"/>
<pin id="426" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2/2 "/>
</bind>
</comp>

<comp id="430" class="1004" name="p_shl3_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="9" slack="0"/>
<pin id="432" dir="0" index="1" bw="8" slack="0"/>
<pin id="433" dir="0" index="2" bw="1" slack="0"/>
<pin id="434" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl3/2 "/>
</bind>
</comp>

<comp id="438" class="1004" name="p_shl3_cast_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="9" slack="0"/>
<pin id="440" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl3_cast/2 "/>
</bind>
</comp>

<comp id="442" class="1004" name="tmp_11_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="11" slack="0"/>
<pin id="444" dir="0" index="1" bw="9" slack="0"/>
<pin id="445" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_11/2 "/>
</bind>
</comp>

<comp id="448" class="1004" name="tmp_12_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="4" slack="0"/>
<pin id="450" dir="0" index="1" bw="11" slack="0"/>
<pin id="451" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_12/2 "/>
</bind>
</comp>

<comp id="454" class="1004" name="tmp_13_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="11" slack="0"/>
<pin id="456" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_13/2 "/>
</bind>
</comp>

<comp id="459" class="1004" name="tmp_14_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="4" slack="0"/>
<pin id="461" dir="0" index="1" bw="11" slack="0"/>
<pin id="462" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_14/2 "/>
</bind>
</comp>

<comp id="465" class="1004" name="tmp_15_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="11" slack="0"/>
<pin id="467" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_15/2 "/>
</bind>
</comp>

<comp id="470" class="1004" name="tmp_16_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="4" slack="0"/>
<pin id="472" dir="0" index="1" bw="8" slack="0"/>
<pin id="473" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_16/2 "/>
</bind>
</comp>

<comp id="476" class="1004" name="p_shl_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="11" slack="0"/>
<pin id="478" dir="0" index="1" bw="8" slack="0"/>
<pin id="479" dir="0" index="2" bw="1" slack="0"/>
<pin id="480" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/2 "/>
</bind>
</comp>

<comp id="484" class="1004" name="p_shl1_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="9" slack="0"/>
<pin id="486" dir="0" index="1" bw="8" slack="0"/>
<pin id="487" dir="0" index="2" bw="1" slack="0"/>
<pin id="488" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1/2 "/>
</bind>
</comp>

<comp id="492" class="1004" name="p_shl1_cast_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="9" slack="0"/>
<pin id="494" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/2 "/>
</bind>
</comp>

<comp id="496" class="1004" name="tmp_17_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="11" slack="0"/>
<pin id="498" dir="0" index="1" bw="9" slack="0"/>
<pin id="499" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_17/2 "/>
</bind>
</comp>

<comp id="502" class="1004" name="tmp_18_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="4" slack="0"/>
<pin id="504" dir="0" index="1" bw="11" slack="0"/>
<pin id="505" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_18/2 "/>
</bind>
</comp>

<comp id="508" class="1004" name="tmp_20_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="4" slack="0"/>
<pin id="510" dir="0" index="1" bw="11" slack="0"/>
<pin id="511" dir="1" index="2" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_20/2 "/>
</bind>
</comp>

<comp id="514" class="1004" name="indvar_flatten_op_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="1" slack="0"/>
<pin id="516" dir="0" index="1" bw="8" slack="0"/>
<pin id="517" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_op/2 "/>
</bind>
</comp>

<comp id="520" class="1004" name="indvar_flatten_next_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="1" slack="0"/>
<pin id="522" dir="0" index="1" bw="8" slack="0"/>
<pin id="523" dir="0" index="2" bw="8" slack="0"/>
<pin id="524" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="indvar_flatten_next/2 "/>
</bind>
</comp>

<comp id="528" class="1004" name="tmp_19_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="11" slack="1"/>
<pin id="530" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_19/3 "/>
</bind>
</comp>

<comp id="532" class="1004" name="max_val_1_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="1" slack="0"/>
<pin id="534" dir="0" index="1" bw="11" slack="1"/>
<pin id="535" dir="0" index="2" bw="11" slack="1"/>
<pin id="536" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="max_val_1/3 "/>
</bind>
</comp>

<comp id="538" class="1004" name="max_val_1_cast_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="11" slack="0"/>
<pin id="540" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="max_val_1_cast/3 "/>
</bind>
</comp>

<comp id="543" class="1004" name="tmp_21_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="11" slack="2"/>
<pin id="545" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_21/4 "/>
</bind>
</comp>

<comp id="547" class="1004" name="max_val_4_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="1" slack="0"/>
<pin id="549" dir="0" index="1" bw="11" slack="2"/>
<pin id="550" dir="0" index="2" bw="11" slack="1"/>
<pin id="551" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="max_val_4/4 "/>
</bind>
</comp>

<comp id="553" class="1004" name="max_val_4_cast_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="11" slack="0"/>
<pin id="555" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="max_val_4_cast/4 "/>
</bind>
</comp>

<comp id="558" class="1004" name="i_cast9_mid2_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="3" slack="3"/>
<pin id="560" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast9_mid2/5 "/>
</bind>
</comp>

<comp id="561" class="1004" name="n_cast7_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="5" slack="3"/>
<pin id="563" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="n_cast7/5 "/>
</bind>
</comp>

<comp id="564" class="1004" name="max_val_5_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="1" slack="0"/>
<pin id="566" dir="0" index="1" bw="11" slack="3"/>
<pin id="567" dir="0" index="2" bw="11" slack="1"/>
<pin id="568" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="max_val_5/5 "/>
</bind>
</comp>

<comp id="570" class="1004" name="max_val_5_cast_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="11" slack="0"/>
<pin id="572" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="max_val_5_cast/5 "/>
</bind>
</comp>

<comp id="575" class="1004" name="p_shl7_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="6" slack="0"/>
<pin id="577" dir="0" index="1" bw="4" slack="3"/>
<pin id="578" dir="0" index="2" bw="1" slack="0"/>
<pin id="579" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl7/5 "/>
</bind>
</comp>

<comp id="582" class="1004" name="p_shl7_cast_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="6" slack="0"/>
<pin id="584" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl7_cast/5 "/>
</bind>
</comp>

<comp id="586" class="1004" name="tmp3_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="3" slack="0"/>
<pin id="588" dir="0" index="1" bw="6" slack="0"/>
<pin id="589" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3/5 "/>
</bind>
</comp>

<comp id="592" class="1004" name="tmp5_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="5" slack="0"/>
<pin id="594" dir="0" index="1" bw="7" slack="0"/>
<pin id="595" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp5/5 "/>
</bind>
</comp>

<comp id="598" class="1004" name="n_1_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="1" slack="0"/>
<pin id="600" dir="0" index="1" bw="5" slack="3"/>
<pin id="601" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="n_1/5 "/>
</bind>
</comp>

<comp id="603" class="1004" name="j_cast8_mid2_cast_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="3" slack="4"/>
<pin id="605" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast8_mid2_cast/6 "/>
</bind>
</comp>

<comp id="606" class="1004" name="tmp5_cast_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="7" slack="1"/>
<pin id="608" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp5_cast/6 "/>
</bind>
</comp>

<comp id="609" class="1004" name="p_shl6_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="9" slack="0"/>
<pin id="611" dir="0" index="1" bw="7" slack="1"/>
<pin id="612" dir="0" index="2" bw="1" slack="0"/>
<pin id="613" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl6/6 "/>
</bind>
</comp>

<comp id="616" class="1004" name="tmp4_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="3" slack="0"/>
<pin id="618" dir="0" index="1" bw="9" slack="0"/>
<pin id="619" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4/6 "/>
</bind>
</comp>

<comp id="622" class="1004" name="tmp_23_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="7" slack="0"/>
<pin id="624" dir="0" index="1" bw="9" slack="0"/>
<pin id="625" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_23/6 "/>
</bind>
</comp>

<comp id="628" class="1004" name="tmp_24_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="9" slack="0"/>
<pin id="630" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_24/6 "/>
</bind>
</comp>

<comp id="633" class="1005" name="exitcond_flatten2_reg_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="1" slack="1"/>
<pin id="635" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten2 "/>
</bind>
</comp>

<comp id="637" class="1005" name="indvar_flatten_next2_reg_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="9" slack="0"/>
<pin id="639" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next2 "/>
</bind>
</comp>

<comp id="642" class="1005" name="i_cast9_mid2_v_reg_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="3" slack="0"/>
<pin id="644" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_cast9_mid2_v "/>
</bind>
</comp>

<comp id="648" class="1005" name="n_mid2_reg_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="5" slack="3"/>
<pin id="650" dir="1" index="1" bw="5" slack="3"/>
</pin_list>
<bind>
<opset="n_mid2 "/>
</bind>
</comp>

<comp id="654" class="1005" name="j_cast8_mid2_reg_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="3" slack="0"/>
<pin id="656" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j_cast8_mid2 "/>
</bind>
</comp>

<comp id="660" class="1005" name="tmp_1_reg_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="4" slack="3"/>
<pin id="662" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="665" class="1005" name="tmp_12_reg_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="11" slack="1"/>
<pin id="667" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="670" class="1005" name="in_addr_reg_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="11" slack="1"/>
<pin id="672" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="in_addr "/>
</bind>
</comp>

<comp id="675" class="1005" name="tmp_14_reg_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="11" slack="1"/>
<pin id="677" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_14 "/>
</bind>
</comp>

<comp id="680" class="1005" name="in_addr_4_reg_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="11" slack="1"/>
<pin id="682" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="in_addr_4 "/>
</bind>
</comp>

<comp id="685" class="1005" name="tmp_18_reg_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="11" slack="1"/>
<pin id="687" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_18 "/>
</bind>
</comp>

<comp id="691" class="1005" name="tmp_20_reg_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="11" slack="2"/>
<pin id="693" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="tmp_20 "/>
</bind>
</comp>

<comp id="697" class="1005" name="indvar_flatten_next_reg_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="8" slack="0"/>
<pin id="699" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="702" class="1005" name="in_addr_5_reg_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="11" slack="1"/>
<pin id="704" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="in_addr_5 "/>
</bind>
</comp>

<comp id="707" class="1005" name="max_val_1_reg_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="11" slack="1"/>
<pin id="709" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="max_val_1 "/>
</bind>
</comp>

<comp id="712" class="1005" name="in_addr_7_reg_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="11" slack="1"/>
<pin id="714" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="in_addr_7 "/>
</bind>
</comp>

<comp id="717" class="1005" name="in_addr_6_reg_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="11" slack="1"/>
<pin id="719" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="in_addr_6 "/>
</bind>
</comp>

<comp id="722" class="1005" name="max_val_4_reg_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="11" slack="1"/>
<pin id="724" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="max_val_4 "/>
</bind>
</comp>

<comp id="727" class="1005" name="in_addr_8_reg_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="11" slack="1"/>
<pin id="729" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="in_addr_8 "/>
</bind>
</comp>

<comp id="732" class="1005" name="in_addr_9_reg_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="11" slack="1"/>
<pin id="734" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="in_addr_9 "/>
</bind>
</comp>

<comp id="737" class="1005" name="tmp5_reg_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="7" slack="1"/>
<pin id="739" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp5 "/>
</bind>
</comp>

<comp id="743" class="1005" name="n_1_reg_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="5" slack="1"/>
<pin id="745" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="n_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="71"><net_src comp="0" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="40" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="78"><net_src comp="66" pin="3"/><net_sink comp="73" pin=0"/></net>

<net id="84"><net_src comp="0" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="85"><net_src comp="40" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="90"><net_src comp="79" pin="3"/><net_sink comp="73" pin=2"/></net>

<net id="96"><net_src comp="0" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="97"><net_src comp="40" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="98"><net_src comp="91" pin="3"/><net_sink comp="73" pin=0"/></net>

<net id="104"><net_src comp="0" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="105"><net_src comp="40" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="106"><net_src comp="99" pin="3"/><net_sink comp="73" pin=2"/></net>

<net id="112"><net_src comp="0" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="40" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="114"><net_src comp="107" pin="3"/><net_sink comp="73" pin=0"/></net>

<net id="120"><net_src comp="0" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="40" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="122"><net_src comp="115" pin="3"/><net_sink comp="73" pin=2"/></net>

<net id="128"><net_src comp="0" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="40" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="130"><net_src comp="123" pin="3"/><net_sink comp="73" pin=0"/></net>

<net id="136"><net_src comp="2" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="40" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="143"><net_src comp="73" pin="3"/><net_sink comp="138" pin=1"/></net>

<net id="144"><net_src comp="131" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="148"><net_src comp="4" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="155"><net_src comp="145" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="159"><net_src comp="6" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="166"><net_src comp="156" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="170"><net_src comp="8" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="177"><net_src comp="167" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="181"><net_src comp="6" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="188"><net_src comp="178" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="192"><net_src comp="10" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="199"><net_src comp="189" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="204"><net_src comp="73" pin="7"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="73" pin="3"/><net_sink comp="200" pin=1"/></net>

<net id="206"><net_src comp="73" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="73" pin="7"/><net_sink comp="200" pin=1"/></net>

<net id="213"><net_src comp="12" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="214"><net_src comp="182" pin="4"/><net_sink comp="208" pin=1"/></net>

<net id="215"><net_src comp="14" pin="0"/><net_sink comp="208" pin=2"/></net>

<net id="220"><net_src comp="208" pin="3"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="16" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="149" pin="4"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="18" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="149" pin="4"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="20" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="171" pin="4"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="22" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="245"><net_src comp="234" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="246"><net_src comp="6" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="247"><net_src comp="182" pin="4"/><net_sink comp="240" pin=2"/></net>

<net id="252"><net_src comp="24" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="160" pin="4"/><net_sink comp="248" pin=1"/></net>

<net id="259"><net_src comp="234" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="260"><net_src comp="248" pin="2"/><net_sink comp="254" pin=1"/></net>

<net id="261"><net_src comp="160" pin="4"/><net_sink comp="254" pin=2"/></net>

<net id="267"><net_src comp="12" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="268"><net_src comp="254" pin="3"/><net_sink comp="262" pin=1"/></net>

<net id="269"><net_src comp="14" pin="0"/><net_sink comp="262" pin=2"/></net>

<net id="273"><net_src comp="262" pin="3"/><net_sink comp="270" pin=0"/></net>

<net id="278"><net_src comp="262" pin="3"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="16" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="283"><net_src comp="274" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="289"><net_src comp="234" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="290"><net_src comp="26" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="291"><net_src comp="208" pin="3"/><net_sink comp="284" pin=2"/></net>

<net id="297"><net_src comp="234" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="298"><net_src comp="16" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="299"><net_src comp="216" pin="2"/><net_sink comp="292" pin=2"/></net>

<net id="304"><net_src comp="234" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="28" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="310"><net_src comp="193" pin="4"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="30" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="316"><net_src comp="306" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="300" pin="2"/><net_sink comp="312" pin=1"/></net>

<net id="322"><net_src comp="24" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="240" pin="3"/><net_sink comp="318" pin=1"/></net>

<net id="328"><net_src comp="312" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="234" pin="2"/><net_sink comp="324" pin=1"/></net>

<net id="335"><net_src comp="324" pin="2"/><net_sink comp="330" pin=0"/></net>

<net id="336"><net_src comp="10" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="337"><net_src comp="193" pin="4"/><net_sink comp="330" pin=2"/></net>

<net id="343"><net_src comp="312" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="344"><net_src comp="318" pin="2"/><net_sink comp="338" pin=1"/></net>

<net id="345"><net_src comp="240" pin="3"/><net_sink comp="338" pin=2"/></net>

<net id="351"><net_src comp="12" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="352"><net_src comp="318" pin="2"/><net_sink comp="346" pin=1"/></net>

<net id="353"><net_src comp="14" pin="0"/><net_sink comp="346" pin=2"/></net>

<net id="359"><net_src comp="312" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="360"><net_src comp="346" pin="3"/><net_sink comp="354" pin=1"/></net>

<net id="361"><net_src comp="284" pin="3"/><net_sink comp="354" pin=2"/></net>

<net id="365"><net_src comp="354" pin="3"/><net_sink comp="362" pin=0"/></net>

<net id="370"><net_src comp="346" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="371"><net_src comp="16" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="377"><net_src comp="312" pin="2"/><net_sink comp="372" pin=0"/></net>

<net id="378"><net_src comp="366" pin="2"/><net_sink comp="372" pin=1"/></net>

<net id="379"><net_src comp="292" pin="3"/><net_sink comp="372" pin=2"/></net>

<net id="383"><net_src comp="372" pin="3"/><net_sink comp="380" pin=0"/></net>

<net id="387"><net_src comp="330" pin="3"/><net_sink comp="384" pin=0"/></net>

<net id="393"><net_src comp="32" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="394"><net_src comp="384" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="395"><net_src comp="6" pin="0"/><net_sink comp="388" pin=2"/></net>

<net id="399"><net_src comp="388" pin="3"/><net_sink comp="396" pin=0"/></net>

<net id="404"><net_src comp="330" pin="3"/><net_sink comp="400" pin=0"/></net>

<net id="405"><net_src comp="34" pin="0"/><net_sink comp="400" pin=1"/></net>

<net id="409"><net_src comp="400" pin="2"/><net_sink comp="406" pin=0"/></net>

<net id="414"><net_src comp="396" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="415"><net_src comp="406" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="420"><net_src comp="270" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="421"><net_src comp="410" pin="2"/><net_sink comp="416" pin=1"/></net>

<net id="427"><net_src comp="36" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="428"><net_src comp="416" pin="2"/><net_sink comp="422" pin=1"/></net>

<net id="429"><net_src comp="6" pin="0"/><net_sink comp="422" pin=2"/></net>

<net id="435"><net_src comp="38" pin="0"/><net_sink comp="430" pin=0"/></net>

<net id="436"><net_src comp="416" pin="2"/><net_sink comp="430" pin=1"/></net>

<net id="437"><net_src comp="14" pin="0"/><net_sink comp="430" pin=2"/></net>

<net id="441"><net_src comp="430" pin="3"/><net_sink comp="438" pin=0"/></net>

<net id="446"><net_src comp="422" pin="3"/><net_sink comp="442" pin=0"/></net>

<net id="447"><net_src comp="438" pin="1"/><net_sink comp="442" pin=1"/></net>

<net id="452"><net_src comp="362" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="453"><net_src comp="442" pin="2"/><net_sink comp="448" pin=1"/></net>

<net id="457"><net_src comp="448" pin="2"/><net_sink comp="454" pin=0"/></net>

<net id="458"><net_src comp="454" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="463"><net_src comp="380" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="464"><net_src comp="442" pin="2"/><net_sink comp="459" pin=1"/></net>

<net id="468"><net_src comp="459" pin="2"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="79" pin=2"/></net>

<net id="474"><net_src comp="280" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="475"><net_src comp="410" pin="2"/><net_sink comp="470" pin=1"/></net>

<net id="481"><net_src comp="36" pin="0"/><net_sink comp="476" pin=0"/></net>

<net id="482"><net_src comp="470" pin="2"/><net_sink comp="476" pin=1"/></net>

<net id="483"><net_src comp="6" pin="0"/><net_sink comp="476" pin=2"/></net>

<net id="489"><net_src comp="38" pin="0"/><net_sink comp="484" pin=0"/></net>

<net id="490"><net_src comp="470" pin="2"/><net_sink comp="484" pin=1"/></net>

<net id="491"><net_src comp="14" pin="0"/><net_sink comp="484" pin=2"/></net>

<net id="495"><net_src comp="484" pin="3"/><net_sink comp="492" pin=0"/></net>

<net id="500"><net_src comp="476" pin="3"/><net_sink comp="496" pin=0"/></net>

<net id="501"><net_src comp="492" pin="1"/><net_sink comp="496" pin=1"/></net>

<net id="506"><net_src comp="362" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="507"><net_src comp="496" pin="2"/><net_sink comp="502" pin=1"/></net>

<net id="512"><net_src comp="380" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="513"><net_src comp="496" pin="2"/><net_sink comp="508" pin=1"/></net>

<net id="518"><net_src comp="42" pin="0"/><net_sink comp="514" pin=0"/></net>

<net id="519"><net_src comp="171" pin="4"/><net_sink comp="514" pin=1"/></net>

<net id="525"><net_src comp="234" pin="2"/><net_sink comp="520" pin=0"/></net>

<net id="526"><net_src comp="42" pin="0"/><net_sink comp="520" pin=1"/></net>

<net id="527"><net_src comp="514" pin="2"/><net_sink comp="520" pin=2"/></net>

<net id="531"><net_src comp="528" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="537"><net_src comp="200" pin="2"/><net_sink comp="532" pin=0"/></net>

<net id="541"><net_src comp="532" pin="3"/><net_sink comp="538" pin=0"/></net>

<net id="542"><net_src comp="538" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="546"><net_src comp="543" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="552"><net_src comp="200" pin="2"/><net_sink comp="547" pin=0"/></net>

<net id="556"><net_src comp="547" pin="3"/><net_sink comp="553" pin=0"/></net>

<net id="557"><net_src comp="553" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="569"><net_src comp="200" pin="2"/><net_sink comp="564" pin=0"/></net>

<net id="573"><net_src comp="564" pin="3"/><net_sink comp="570" pin=0"/></net>

<net id="574"><net_src comp="570" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="580"><net_src comp="44" pin="0"/><net_sink comp="575" pin=0"/></net>

<net id="581"><net_src comp="46" pin="0"/><net_sink comp="575" pin=2"/></net>

<net id="585"><net_src comp="575" pin="3"/><net_sink comp="582" pin=0"/></net>

<net id="590"><net_src comp="558" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="591"><net_src comp="582" pin="1"/><net_sink comp="586" pin=1"/></net>

<net id="596"><net_src comp="561" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="597"><net_src comp="586" pin="2"/><net_sink comp="592" pin=1"/></net>

<net id="602"><net_src comp="34" pin="0"/><net_sink comp="598" pin=0"/></net>

<net id="614"><net_src comp="62" pin="0"/><net_sink comp="609" pin=0"/></net>

<net id="615"><net_src comp="46" pin="0"/><net_sink comp="609" pin=2"/></net>

<net id="620"><net_src comp="603" pin="1"/><net_sink comp="616" pin=0"/></net>

<net id="621"><net_src comp="609" pin="3"/><net_sink comp="616" pin=1"/></net>

<net id="626"><net_src comp="606" pin="1"/><net_sink comp="622" pin=0"/></net>

<net id="627"><net_src comp="616" pin="2"/><net_sink comp="622" pin=1"/></net>

<net id="631"><net_src comp="622" pin="2"/><net_sink comp="628" pin=0"/></net>

<net id="632"><net_src comp="628" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="636"><net_src comp="222" pin="2"/><net_sink comp="633" pin=0"/></net>

<net id="640"><net_src comp="228" pin="2"/><net_sink comp="637" pin=0"/></net>

<net id="641"><net_src comp="637" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="645"><net_src comp="254" pin="3"/><net_sink comp="642" pin=0"/></net>

<net id="646"><net_src comp="642" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="647"><net_src comp="642" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="651"><net_src comp="330" pin="3"/><net_sink comp="648" pin=0"/></net>

<net id="652"><net_src comp="648" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="653"><net_src comp="648" pin="1"/><net_sink comp="598" pin=1"/></net>

<net id="657"><net_src comp="338" pin="3"/><net_sink comp="654" pin=0"/></net>

<net id="658"><net_src comp="654" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="659"><net_src comp="654" pin="1"/><net_sink comp="603" pin=0"/></net>

<net id="663"><net_src comp="384" pin="1"/><net_sink comp="660" pin=0"/></net>

<net id="664"><net_src comp="660" pin="1"/><net_sink comp="575" pin=1"/></net>

<net id="668"><net_src comp="448" pin="2"/><net_sink comp="665" pin=0"/></net>

<net id="669"><net_src comp="665" pin="1"/><net_sink comp="532" pin=2"/></net>

<net id="673"><net_src comp="66" pin="3"/><net_sink comp="670" pin=0"/></net>

<net id="674"><net_src comp="670" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="678"><net_src comp="459" pin="2"/><net_sink comp="675" pin=0"/></net>

<net id="679"><net_src comp="675" pin="1"/><net_sink comp="532" pin=1"/></net>

<net id="683"><net_src comp="79" pin="3"/><net_sink comp="680" pin=0"/></net>

<net id="684"><net_src comp="680" pin="1"/><net_sink comp="73" pin=2"/></net>

<net id="688"><net_src comp="502" pin="2"/><net_sink comp="685" pin=0"/></net>

<net id="689"><net_src comp="685" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="690"><net_src comp="685" pin="1"/><net_sink comp="547" pin=1"/></net>

<net id="694"><net_src comp="508" pin="2"/><net_sink comp="691" pin=0"/></net>

<net id="695"><net_src comp="691" pin="1"/><net_sink comp="543" pin=0"/></net>

<net id="696"><net_src comp="691" pin="1"/><net_sink comp="564" pin=1"/></net>

<net id="700"><net_src comp="520" pin="3"/><net_sink comp="697" pin=0"/></net>

<net id="701"><net_src comp="697" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="705"><net_src comp="91" pin="3"/><net_sink comp="702" pin=0"/></net>

<net id="706"><net_src comp="702" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="710"><net_src comp="532" pin="3"/><net_sink comp="707" pin=0"/></net>

<net id="711"><net_src comp="707" pin="1"/><net_sink comp="547" pin=2"/></net>

<net id="715"><net_src comp="99" pin="3"/><net_sink comp="712" pin=0"/></net>

<net id="716"><net_src comp="712" pin="1"/><net_sink comp="73" pin=2"/></net>

<net id="720"><net_src comp="107" pin="3"/><net_sink comp="717" pin=0"/></net>

<net id="721"><net_src comp="717" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="725"><net_src comp="547" pin="3"/><net_sink comp="722" pin=0"/></net>

<net id="726"><net_src comp="722" pin="1"/><net_sink comp="564" pin=2"/></net>

<net id="730"><net_src comp="115" pin="3"/><net_sink comp="727" pin=0"/></net>

<net id="731"><net_src comp="727" pin="1"/><net_sink comp="73" pin=2"/></net>

<net id="735"><net_src comp="123" pin="3"/><net_sink comp="732" pin=0"/></net>

<net id="736"><net_src comp="732" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="740"><net_src comp="592" pin="2"/><net_sink comp="737" pin=0"/></net>

<net id="741"><net_src comp="737" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="742"><net_src comp="737" pin="1"/><net_sink comp="609" pin=1"/></net>

<net id="746"><net_src comp="598" pin="2"/><net_sink comp="743" pin=0"/></net>

<net id="747"><net_src comp="743" pin="1"/><net_sink comp="193" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {6 }
 - Input state : 
	Port: max_pool_2D : in_r | {2 3 4 5 6 }
  - Chain level:
	State 1
	State 2
		tmp_7 : 1
		tmp_8 : 2
		exitcond_flatten2 : 1
		indvar_flatten_next2 : 1
		StgValue_18 : 2
		exitcond_flatten : 1
		j_mid : 2
		i_s : 1
		i_cast9_mid2_v : 2
		tmp_4_cast_mid2_v : 3
		tmp_4_cast_mid2 : 4
		tmp_5_cast_mid2_v : 4
		tmp_5_cast_mid2 : 4
		tmp_7_cast_mid : 2
		tmp_8_cast_mid : 2
		not_exitcond_flatten : 2
		exitcond : 1
		exitcond_mid : 2
		j_1 : 3
		tmp : 2
		n_mid2 : 2
		j_cast8_mid2 : 2
		tmp_7_mid1 : 4
		tmp_7_cast_mid2 : 5
		tmp_7_cast_mid2_cast : 6
		tmp_8_mid1 : 5
		tmp_8_cast_mid2 : 5
		tmp_8_cast_mid2_cast : 6
		tmp_1 : 3
		p_shl4 : 4
		p_shl4_cast : 5
		tmp_2 : 3
		p_shl5_cast : 3
		tmp_9 : 6
		tmp_10 : 7
		p_shl2 : 8
		p_shl3 : 8
		p_shl3_cast : 9
		tmp_11 : 10
		tmp_12 : 11
		tmp_13 : 12
		in_addr : 13
		max_val : 14
		tmp_14 : 11
		tmp_15 : 12
		in_addr_4 : 13
		in_load_1 : 14
		tmp_16 : 7
		p_shl : 8
		p_shl1 : 8
		p_shl1_cast : 9
		tmp_17 : 10
		tmp_18 : 11
		tmp_20 : 11
		indvar_flatten_op : 1
		indvar_flatten_next : 2
	State 3
		in_addr_5 : 1
		in_load_2 : 2
		tmp_22 : 1
		max_val_1 : 2
		max_val_1_cast : 3
		in_addr_7 : 4
		max_val_7 : 5
	State 4
		in_addr_6 : 1
		in_load_3 : 2
		tmp_26_1 : 1
		max_val_4 : 2
		max_val_4_cast : 3
		in_addr_8 : 4
		max_val_8 : 5
	State 5
		tmp_26_2 : 1
		max_val_5 : 2
		max_val_5_cast : 3
		in_addr_9 : 4
		max_val_9 : 5
		p_shl7_cast : 1
		tmp3 : 2
		tmp5 : 3
	State 6
		tmp4 : 1
		tmp_23 : 2
		tmp_24 : 3
		output_addr : 4
		StgValue_114 : 5
		empty : 1
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|   fcmp   |          grp_fu_200         |    0    |    66   |   239   |
|----------|-----------------------------|---------|---------|---------|
|          | indvar_flatten_next2_fu_228 |    0    |    0    |    15   |
|          |          i_s_fu_248         |    0    |    0    |    12   |
|          |          j_1_fu_318         |    0    |    0    |    12   |
|          |         tmp_9_fu_410        |    0    |    0    |    15   |
|          |        tmp_10_fu_416        |    0    |    0    |    15   |
|          |        tmp_11_fu_442        |    0    |    0    |    13   |
|          |        tmp_12_fu_448        |    0    |    0    |    13   |
|          |        tmp_14_fu_459        |    0    |    0    |    13   |
|    add   |        tmp_16_fu_470        |    0    |    0    |    15   |
|          |        tmp_17_fu_496        |    0    |    0    |    13   |
|          |        tmp_18_fu_502        |    0    |    0    |    13   |
|          |        tmp_20_fu_508        |    0    |    0    |    13   |
|          |   indvar_flatten_op_fu_514  |    0    |    0    |    15   |
|          |         tmp3_fu_586         |    0    |    0    |    10   |
|          |         tmp5_fu_592         |    0    |    0    |    10   |
|          |          n_1_fu_598         |    0    |    0    |    15   |
|          |         tmp4_fu_616         |    0    |    0    |    10   |
|          |        tmp_23_fu_622        |    0    |    0    |    10   |
|----------|-----------------------------|---------|---------|---------|
|          |         j_mid_fu_240        |    0    |    0    |    3    |
|          |    i_cast9_mid2_v_fu_254    |    0    |    0    |    3    |
|          |    tmp_7_cast_mid_fu_284    |    0    |    0    |    4    |
|          |    tmp_8_cast_mid_fu_292    |    0    |    0    |    4    |
|          |        n_mid2_fu_330        |    0    |    0    |    5    |
|  select  |     j_cast8_mid2_fu_338     |    0    |    0    |    3    |
|          |    tmp_7_cast_mid2_fu_354   |    0    |    0    |    4    |
|          |    tmp_8_cast_mid2_fu_372   |    0    |    0    |    4    |
|          |  indvar_flatten_next_fu_520 |    0    |    0    |    8    |
|          |       max_val_1_fu_532      |    0    |    0    |    11   |
|          |       max_val_4_fu_547      |    0    |    0    |    11   |
|          |       max_val_5_fu_564      |    0    |    0    |    11   |
|----------|-----------------------------|---------|---------|---------|
|          |   exitcond_flatten2_fu_222  |    0    |    0    |    13   |
|   icmp   |   exitcond_flatten_fu_234   |    0    |    0    |    11   |
|          |       exitcond_fu_306       |    0    |    0    |    11   |
|----------|-----------------------------|---------|---------|---------|
|          |         tmp_8_fu_216        |    0    |    0    |    0    |
|    or    |   tmp_5_cast_mid2_v_fu_274  |    0    |    0    |    0    |
|          |          tmp_fu_324         |    0    |    0    |    2    |
|          |      tmp_8_mid1_fu_366      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|    xor   | not_exitcond_flatten_fu_300 |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|    and   |     exitcond_mid_fu_312     |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|          |         tmp_7_fu_208        |    0    |    0    |    0    |
|          |   tmp_4_cast_mid2_v_fu_262  |    0    |    0    |    0    |
|          |      tmp_7_mid1_fu_346      |    0    |    0    |    0    |
|          |        p_shl4_fu_388        |    0    |    0    |    0    |
|bitconcatenate|        p_shl2_fu_422        |    0    |    0    |    0    |
|          |        p_shl3_fu_430        |    0    |    0    |    0    |
|          |         p_shl_fu_476        |    0    |    0    |    0    |
|          |        p_shl1_fu_484        |    0    |    0    |    0    |
|          |        p_shl7_fu_575        |    0    |    0    |    0    |
|          |        p_shl6_fu_609        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |    tmp_4_cast_mid2_fu_270   |    0    |    0    |    0    |
|          |    tmp_5_cast_mid2_fu_280   |    0    |    0    |    0    |
|          | tmp_7_cast_mid2_cast_fu_362 |    0    |    0    |    0    |
|          | tmp_8_cast_mid2_cast_fu_380 |    0    |    0    |    0    |
|          |      p_shl4_cast_fu_396     |    0    |    0    |    0    |
|          |      p_shl5_cast_fu_406     |    0    |    0    |    0    |
|          |      p_shl3_cast_fu_438     |    0    |    0    |    0    |
|          |        tmp_13_fu_454        |    0    |    0    |    0    |
|          |        tmp_15_fu_465        |    0    |    0    |    0    |
|          |      p_shl1_cast_fu_492     |    0    |    0    |    0    |
|   zext   |        tmp_19_fu_528        |    0    |    0    |    0    |
|          |    max_val_1_cast_fu_538    |    0    |    0    |    0    |
|          |        tmp_21_fu_543        |    0    |    0    |    0    |
|          |    max_val_4_cast_fu_553    |    0    |    0    |    0    |
|          |     i_cast9_mid2_fu_558     |    0    |    0    |    0    |
|          |        n_cast7_fu_561       |    0    |    0    |    0    |
|          |    max_val_5_cast_fu_570    |    0    |    0    |    0    |
|          |      p_shl7_cast_fu_582     |    0    |    0    |    0    |
|          |   j_cast8_mid2_cast_fu_603  |    0    |    0    |    0    |
|          |       tmp5_cast_fu_606      |    0    |    0    |    0    |
|          |        tmp_24_fu_628        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   trunc  |         tmp_1_fu_384        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|    shl   |         tmp_2_fu_400        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    0    |    66   |   583   |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|  exitcond_flatten2_reg_633 |    1   |
|   i_cast9_mid2_v_reg_642   |    3   |
|          i_reg_156         |    3   |
|      in_addr_4_reg_680     |   11   |
|      in_addr_5_reg_702     |   11   |
|      in_addr_6_reg_717     |   11   |
|      in_addr_7_reg_712     |   11   |
|      in_addr_8_reg_727     |   11   |
|      in_addr_9_reg_732     |   11   |
|       in_addr_reg_670      |   11   |
|   indvar_flatten2_reg_145  |    9   |
|indvar_flatten_next2_reg_637|    9   |
| indvar_flatten_next_reg_697|    8   |
|   indvar_flatten_reg_167   |    8   |
|    j_cast8_mid2_reg_654    |    3   |
|          j_reg_178         |    3   |
|      max_val_1_reg_707     |   11   |
|      max_val_4_reg_722     |   11   |
|         n_1_reg_743        |    5   |
|       n_mid2_reg_648       |    5   |
|          n_reg_189         |    5   |
|        tmp5_reg_737        |    7   |
|       tmp_12_reg_665       |   11   |
|       tmp_14_reg_675       |   11   |
|       tmp_18_reg_685       |   11   |
|        tmp_1_reg_660       |    4   |
|       tmp_20_reg_691       |   11   |
+----------------------------+--------+
|            Total           |   216  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_73 |  p0  |   8  |  11  |   88   ||    41   |
| grp_access_fu_73 |  p2  |   6  |   0  |    0   ||    33   |
|    grp_fu_200    |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_200    |  p1  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   216  ||  7.4914 ||    92   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |   66   |   583  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    7   |    -   |   92   |
|  Register |    -   |    -   |   216  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    7   |   282  |   675  |
+-----------+--------+--------+--------+--------+
