{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 26 12:14:52 2013 " "Info: Processing started: Tue Feb 26 12:14:52 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off system -c system " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off system -c system" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "system EP2C20F484C7 " "Info: Selected device EP2C20F484C7 for design \"system\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Info: Device EP2C15AF484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Info: Device EP2C35F484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Info: Device EP2C50F484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Info: Pin ~ASDO~ is reserved at location C4" {  } { { "d:/apps/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/Lab8/" 0 { } { { 0 { 0 ""} 0 646 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Info: Pin ~nCSO~ is reserved at location C3" {  } { { "d:/apps/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/91sp2/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/Lab8/" 0 { } { { 0 { 0 ""} 0 647 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Info: Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "d:/apps/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/91sp2/quartus/bin/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/Lab8/" 0 { } { { 0 { 0 ""} 0 648 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock (placed in PIN L1 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node clock (placed in PIN L1 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst3 " "Info: Destination node inst3" {  } { { "system.bdf" "" { Schematic "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/Lab8/system.bdf" { { 224 528 592 304 "inst3" "" } } } } { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/Lab8/" 0 { } { { 0 { 0 ""} 0 144 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MOD800:inst5\|count\[9\] " "Info: Destination node MOD800:inst5\|count\[9\]" {  } { { "../MOD800/mod800.tdf" "" { Text "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/MOD800/mod800.tdf" 13 7 0 } } { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MOD800:inst5|count[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/Lab8/" 0 { } { { 0 { 0 ""} 0 81 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MOD800:inst5\|count\[8\] " "Info: Destination node MOD800:inst5\|count\[8\]" {  } { { "../MOD800/mod800.tdf" "" { Text "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/MOD800/mod800.tdf" 13 7 0 } } { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MOD800:inst5|count[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/Lab8/" 0 { } { { 0 { 0 ""} 0 82 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MOD800:inst5\|count\[7\] " "Info: Destination node MOD800:inst5\|count\[7\]" {  } { { "../MOD800/mod800.tdf" "" { Text "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/MOD800/mod800.tdf" 13 7 0 } } { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MOD800:inst5|count[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/Lab8/" 0 { } { { 0 { 0 ""} 0 83 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MOD800:inst5\|count\[6\] " "Info: Destination node MOD800:inst5\|count\[6\]" {  } { { "../MOD800/mod800.tdf" "" { Text "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/MOD800/mod800.tdf" 13 7 0 } } { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MOD800:inst5|count[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/Lab8/" 0 { } { { 0 { 0 ""} 0 84 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MOD800:inst5\|count\[5\] " "Info: Destination node MOD800:inst5\|count\[5\]" {  } { { "../MOD800/mod800.tdf" "" { Text "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/MOD800/mod800.tdf" 13 7 0 } } { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MOD800:inst5|count[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/Lab8/" 0 { } { { 0 { 0 ""} 0 85 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MOD800:inst5\|count\[4\] " "Info: Destination node MOD800:inst5\|count\[4\]" {  } { { "../MOD800/mod800.tdf" "" { Text "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/MOD800/mod800.tdf" 13 7 0 } } { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MOD800:inst5|count[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/Lab8/" 0 { } { { 0 { 0 ""} 0 86 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MOD800:inst5\|count\[3\] " "Info: Destination node MOD800:inst5\|count\[3\]" {  } { { "../MOD800/mod800.tdf" "" { Text "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/MOD800/mod800.tdf" 13 7 0 } } { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MOD800:inst5|count[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/Lab8/" 0 { } { { 0 { 0 ""} 0 87 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MOD800:inst5\|count\[2\] " "Info: Destination node MOD800:inst5\|count\[2\]" {  } { { "../MOD800/mod800.tdf" "" { Text "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/MOD800/mod800.tdf" 13 7 0 } } { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MOD800:inst5|count[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/Lab8/" 0 { } { { 0 { 0 ""} 0 88 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MOD800:inst5\|count\[1\] " "Info: Destination node MOD800:inst5\|count\[1\]" {  } { { "../MOD800/mod800.tdf" "" { Text "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/MOD800/mod800.tdf" 13 7 0 } } { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MOD800:inst5|count[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/Lab8/" 0 { } { { 0 { 0 ""} 0 89 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "d:/apps/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/91sp2/quartus/bin/pin_planner.ppl" { clock } } } { "d:/apps/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/apps/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } } { "system.bdf" "" { Schematic "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/Lab8/system.bdf" { { 256 272 440 272 "clock" "" } } } } { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/Lab8/" 0 { } { { 0 { 0 ""} 0 145 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "modN:inst4\|decode_1  " "Info: Automatically promoted node modN:inst4\|decode_1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "modN:inst4\|q\[9\]~0 " "Info: Destination node modN:inst4\|q\[9\]~0" {  } { { "../modN/modN.tdf" "" { Text "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/modN/modN.tdf" 11 2 0 } } { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { modN:inst4|q[9]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/Lab8/" 0 { } { { 0 { 0 ""} 0 608 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "modN:inst4\|q\[8\]~1 " "Info: Destination node modN:inst4\|q\[8\]~1" {  } { { "../modN/modN.tdf" "" { Text "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/modN/modN.tdf" 11 2 0 } } { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { modN:inst4|q[8]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/Lab8/" 0 { } { { 0 { 0 ""} 0 611 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "modN:inst4\|q\[7\]~2 " "Info: Destination node modN:inst4\|q\[7\]~2" {  } { { "../modN/modN.tdf" "" { Text "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/modN/modN.tdf" 11 2 0 } } { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { modN:inst4|q[7]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/Lab8/" 0 { } { { 0 { 0 ""} 0 614 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "modN:inst4\|q\[6\]~3 " "Info: Destination node modN:inst4\|q\[6\]~3" {  } { { "../modN/modN.tdf" "" { Text "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/modN/modN.tdf" 11 2 0 } } { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { modN:inst4|q[6]~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/Lab8/" 0 { } { { 0 { 0 ""} 0 617 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "modN:inst4\|q\[1\]~4 " "Info: Destination node modN:inst4\|q\[1\]~4" {  } { { "../modN/modN.tdf" "" { Text "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/modN/modN.tdf" 11 2 0 } } { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { modN:inst4|q[1]~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/Lab8/" 0 { } { { 0 { 0 ""} 0 620 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "modN:inst4\|q\[5\]~5 " "Info: Destination node modN:inst4\|q\[5\]~5" {  } { { "../modN/modN.tdf" "" { Text "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/modN/modN.tdf" 11 2 0 } } { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { modN:inst4|q[5]~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/Lab8/" 0 { } { { 0 { 0 ""} 0 623 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "modN:inst4\|q\[4\]~6 " "Info: Destination node modN:inst4\|q\[4\]~6" {  } { { "../modN/modN.tdf" "" { Text "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/modN/modN.tdf" 11 2 0 } } { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { modN:inst4|q[4]~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/Lab8/" 0 { } { { 0 { 0 ""} 0 626 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "modN:inst4\|q\[3\]~7 " "Info: Destination node modN:inst4\|q\[3\]~7" {  } { { "../modN/modN.tdf" "" { Text "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/modN/modN.tdf" 11 2 0 } } { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { modN:inst4|q[3]~7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/Lab8/" 0 { } { { 0 { 0 ""} 0 629 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "modN:inst4\|q\[2\]~8 " "Info: Destination node modN:inst4\|q\[2\]~8" {  } { { "../modN/modN.tdf" "" { Text "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/modN/modN.tdf" 11 2 0 } } { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { modN:inst4|q[2]~8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/Lab8/" 0 { } { { 0 { 0 ""} 0 632 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "modN:inst4\|q\[0\]~10 " "Info: Destination node modN:inst4\|q\[0\]~10" {  } { { "../modN/modN.tdf" "" { Text "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/modN/modN.tdf" 11 2 0 } } { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { modN:inst4|q[0]~10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/Lab8/" 0 { } { { 0 { 0 ""} 0 639 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "../modN/modN.tdf" "" { Text "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/modN/modN.tdf" 18 3 0 } } { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { modN:inst4|decode_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/Lab8/" 0 { } { { 0 { 0 ""} 0 62 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "loadn " "Warning: Node \"loadn\" is assigned to location or region, but does not exist in design" {  } { { "d:/apps/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/apps/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "loadn" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "5.311 ns register register " "Info: Estimated most critical path is register to register delay of 5.311 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns paddle:inst7\|count\[2\] 1 REG LAB_X23_Y16 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X23_Y16; Fanout = 8; REG Node = 'paddle:inst7\|count\[2\]'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { paddle:inst7|count[2] } "NODE_NAME" } } { "../Paddle/paddle.tdf" "" { Text "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/Paddle/paddle.tdf" 10 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.794 ns) + CELL(0.178 ns) 0.972 ns paddle:inst7\|_~0 2 COMB LAB_X24_Y16 1 " "Info: 2: + IC(0.794 ns) + CELL(0.178 ns) = 0.972 ns; Loc. = LAB_X24_Y16; Fanout = 1; COMB Node = 'paddle:inst7\|_~0'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.972 ns" { paddle:inst7|count[2] paddle:inst7|_~0 } "NODE_NAME" } } { "system.bdf" "" { Schematic "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/Lab8/system.bdf" { { 240 672 832 368 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.278 ns) 1.604 ns paddle:inst7\|_~1 3 COMB LAB_X24_Y16 1 " "Info: 3: + IC(0.354 ns) + CELL(0.278 ns) = 1.604 ns; Loc. = LAB_X24_Y16; Fanout = 1; COMB Node = 'paddle:inst7\|_~1'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.632 ns" { paddle:inst7|_~0 paddle:inst7|_~1 } "NODE_NAME" } } { "system.bdf" "" { Schematic "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/Lab8/system.bdf" { { 240 672 832 368 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.178 ns) 2.280 ns paddle:inst7\|_~2 4 COMB LAB_X24_Y16 19 " "Info: 4: + IC(0.498 ns) + CELL(0.178 ns) = 2.280 ns; Loc. = LAB_X24_Y16; Fanout = 19; COMB Node = 'paddle:inst7\|_~2'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { paddle:inst7|_~1 paddle:inst7|_~2 } "NODE_NAME" } } { "system.bdf" "" { Schematic "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/Lab8/system.bdf" { { 240 672 832 368 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.495 ns) 3.273 ns paddle:inst7\|op_4~1 5 COMB LAB_X24_Y16 2 " "Info: 5: + IC(0.498 ns) + CELL(0.495 ns) = 3.273 ns; Loc. = LAB_X24_Y16; Fanout = 2; COMB Node = 'paddle:inst7\|op_4~1'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.993 ns" { paddle:inst7|_~2 paddle:inst7|op_4~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.353 ns paddle:inst7\|op_4~3 6 COMB LAB_X24_Y16 2 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 3.353 ns; Loc. = LAB_X24_Y16; Fanout = 2; COMB Node = 'paddle:inst7\|op_4~3'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { paddle:inst7|op_4~1 paddle:inst7|op_4~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.433 ns paddle:inst7\|op_4~5 7 COMB LAB_X24_Y16 2 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 3.433 ns; Loc. = LAB_X24_Y16; Fanout = 2; COMB Node = 'paddle:inst7\|op_4~5'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { paddle:inst7|op_4~3 paddle:inst7|op_4~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.513 ns paddle:inst7\|op_4~7 8 COMB LAB_X24_Y16 2 " "Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 3.513 ns; Loc. = LAB_X24_Y16; Fanout = 2; COMB Node = 'paddle:inst7\|op_4~7'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { paddle:inst7|op_4~5 paddle:inst7|op_4~7 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.593 ns paddle:inst7\|op_4~9 9 COMB LAB_X24_Y16 2 " "Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 3.593 ns; Loc. = LAB_X24_Y16; Fanout = 2; COMB Node = 'paddle:inst7\|op_4~9'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { paddle:inst7|op_4~7 paddle:inst7|op_4~9 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.673 ns paddle:inst7\|op_4~11 10 COMB LAB_X24_Y16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 3.673 ns; Loc. = LAB_X24_Y16; Fanout = 2; COMB Node = 'paddle:inst7\|op_4~11'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { paddle:inst7|op_4~9 paddle:inst7|op_4~11 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.753 ns paddle:inst7\|op_4~13 11 COMB LAB_X24_Y16 2 " "Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 3.753 ns; Loc. = LAB_X24_Y16; Fanout = 2; COMB Node = 'paddle:inst7\|op_4~13'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { paddle:inst7|op_4~11 paddle:inst7|op_4~13 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.833 ns paddle:inst7\|op_4~15 12 COMB LAB_X24_Y16 2 " "Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 3.833 ns; Loc. = LAB_X24_Y16; Fanout = 2; COMB Node = 'paddle:inst7\|op_4~15'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { paddle:inst7|op_4~13 paddle:inst7|op_4~15 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.913 ns paddle:inst7\|op_4~17 13 COMB LAB_X24_Y16 1 " "Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 3.913 ns; Loc. = LAB_X24_Y16; Fanout = 1; COMB Node = 'paddle:inst7\|op_4~17'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { paddle:inst7|op_4~15 paddle:inst7|op_4~17 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 4.371 ns paddle:inst7\|op_4~18 14 COMB LAB_X24_Y16 1 " "Info: 14: + IC(0.000 ns) + CELL(0.458 ns) = 4.371 ns; Loc. = LAB_X24_Y16; Fanout = 1; COMB Node = 'paddle:inst7\|op_4~18'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { paddle:inst7|op_4~17 paddle:inst7|op_4~18 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.527 ns) + CELL(0.413 ns) 5.311 ns paddle:inst7\|count\[9\] 15 REG LAB_X23_Y16 6 " "Info: 15: + IC(0.527 ns) + CELL(0.413 ns) = 5.311 ns; Loc. = LAB_X23_Y16; Fanout = 6; REG Node = 'paddle:inst7\|count\[9\]'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.940 ns" { paddle:inst7|op_4~18 paddle:inst7|count[9] } "NODE_NAME" } } { "../Paddle/paddle.tdf" "" { Text "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/Paddle/paddle.tdf" 10 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.640 ns ( 49.71 % ) " "Info: Total cell delay = 2.640 ns ( 49.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.671 ns ( 50.29 % ) " "Info: Total interconnect delay = 2.671 ns ( 50.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.311 ns" { paddle:inst7|count[2] paddle:inst7|_~0 paddle:inst7|_~1 paddle:inst7|_~2 paddle:inst7|op_4~1 paddle:inst7|op_4~3 paddle:inst7|op_4~5 paddle:inst7|op_4~7 paddle:inst7|op_4~9 paddle:inst7|op_4~11 paddle:inst7|op_4~13 paddle:inst7|op_4~15 paddle:inst7|op_4~17 paddle:inst7|op_4~18 paddle:inst7|count[9] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X25_Y14 X37_Y27 " "Info: Peak interconnect usage is 2% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "15 " "Warning: Found 15 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "v_synch 0 " "Info: Pin \"v_synch\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "h_synch 0 " "Info: Pin \"h_synch\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "60HZ 0 " "Info: Pin \"60HZ\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "b\[3\] 0 " "Info: Pin \"b\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "b\[2\] 0 " "Info: Pin \"b\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "b\[1\] 0 " "Info: Pin \"b\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "b\[0\] 0 " "Info: Pin \"b\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "g\[3\] 0 " "Info: Pin \"g\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "g\[2\] 0 " "Info: Pin \"g\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "g\[1\] 0 " "Info: Pin \"g\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "g\[0\] 0 " "Info: Pin \"g\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r\[3\] 0 " "Info: Pin \"r\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r\[2\] 0 " "Info: Pin \"r\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r\[1\] 0 " "Info: Pin \"r\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r\[0\] 0 " "Info: Pin \"r\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Warning: Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 0 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "196 " "Info: Peak virtual memory: 196 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 26 12:14:58 2013 " "Info: Processing ended: Tue Feb 26 12:14:58 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Info: Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
