Return-Path: <amd-gfx-bounces@lists.freedesktop.org>
X-Original-To: lists+amd-gfx@lfdr.de
Delivered-To: lists+amd-gfx@lfdr.de
Received: from gabe.freedesktop.org (gabe.freedesktop.org [131.252.210.177])
	by mail.lfdr.de (Postfix) with ESMTPS id 68B2C27937B
	for <lists+amd-gfx@lfdr.de>; Fri, 25 Sep 2020 23:26:40 +0200 (CEST)
Received: from gabe.freedesktop.org (localhost [127.0.0.1])
	by gabe.freedesktop.org (Postfix) with ESMTP id 7DA596ED5D;
	Fri, 25 Sep 2020 21:26:37 +0000 (UTC)
X-Original-To: amd-gfx@lists.freedesktop.org
Delivered-To: amd-gfx@lists.freedesktop.org
Received: from mail-wm1-x341.google.com (mail-wm1-x341.google.com
 [IPv6:2a00:1450:4864:20::341])
 by gabe.freedesktop.org (Postfix) with ESMTPS id 870086ED5D
 for <amd-gfx@lists.freedesktop.org>; Fri, 25 Sep 2020 21:26:36 +0000 (UTC)
Received: by mail-wm1-x341.google.com with SMTP id v12so666468wmh.3
 for <amd-gfx@lists.freedesktop.org>; Fri, 25 Sep 2020 14:26:36 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025;
 h=mime-version:references:in-reply-to:from:date:message-id:subject:to
 :cc; bh=rggJIug1HFqccxesK5vQyTEcHg9jiAmhBQ9WlEP112I=;
 b=bGQpNVWlsrImI420AgDITPmZtERvXI62Vel517OEW93nuvEENN1cf9Mz4NwsOEjXzu
 h/puvm5WJ/NFksaZ8RPsNmi9pEjS+vKiSVu2vRWFjrHs4nXFyNx+QHdC2sAQo8pkJNsg
 mAEjQEQuP8h6BUevmqfhwQXmB9AvkPwwoby4iX2M3ZqDYE2L6HfVoTGbB0me+dPRsh3U
 ZN2Edkg1H2kVtJ/d6YFe88qklHeyLYssbTm1OfVCe+wmioyiHVBgHg7wEi8ES5jLZcgR
 aQBaCT8WLGRGNK43W2npZqBxwouiSbjRJdxPgOqSjvyHA0Tv2/t19EyQHif+sp5DqVxI
 T8ow==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20161025;
 h=x-gm-message-state:mime-version:references:in-reply-to:from:date
 :message-id:subject:to:cc;
 bh=rggJIug1HFqccxesK5vQyTEcHg9jiAmhBQ9WlEP112I=;
 b=W7uRS+hGlWFM2ahRo72jAcsNJ0+g1hiJeifEAxXVB4gHFJqVrt92QcQdq34HABLH7b
 GGm7tdBWN8+Mr+hFOVxmiRUx7+TUMiTpMndDxRoT3ULbhqlig/wLR3UKgeQSRPfnhMFJ
 hhFgyLmIum+sJsJttxE8N94qtMnNSZ/t8WMEibjRnRsSWne4+0Cgwro9pHODOfQL7ycA
 ZeQGbDNUJZFE/BvU7sQfHiK9oTcoFXEjuJJ5bsuZdNyQPhIr1zsVOgkVv+yvToGUIauT
 hqtDh+Xl9M/Mr/B8zvVGU0jydi4TVvMxR7lKnTVxZSGtfxAdLggVYFTlpCexNLQaExJr
 s2uw==
X-Gm-Message-State: AOAM533IOWeHK+//UJ4nRk0gz28sJ/TiCpG6CMmPvgI7tv3g2XG5LCqU
 4ov8PXXUVuc7u66Mj3zu6T6iu03jrGuEh5ZGhHU=
X-Google-Smtp-Source: ABdhPJxrlpAadEIQV2O1retea7mkvCFOAgFI93Nr4zhnrU+dvErt9haJ5HcE5kBv+gV1+iUuKjhwID6Zs194wp1uhLQ=
X-Received: by 2002:a7b:c141:: with SMTP id z1mr500130wmi.79.1601069195159;
 Fri, 25 Sep 2020 14:26:35 -0700 (PDT)
MIME-Version: 1.0
References: <20200924101012.22845-1-evan.quan@amd.com>
 <CADnq5_Nw6mdj38FVqg2Y67_eN04YSm1mSsS04RC09v7BHWNiWA@mail.gmail.com>
 <DM6PR12MB2619DA9B85A535D12D63E915E4360@DM6PR12MB2619.namprd12.prod.outlook.com>
 <d2c11c62-be7b-fe46-e51b-664bb39e210e@gmail.com>
 <CADnq5_MtWWUTPSYHFjQ+yT_Zg0dX9_ad7ggrDCfaMfjLzqbdug@mail.gmail.com>
 <f0e81f87-9c6f-67eb-3f03-d6bde460165f@gmail.com>
In-Reply-To: <f0e81f87-9c6f-67eb-3f03-d6bde460165f@gmail.com>
From: Alex Deucher <alexdeucher@gmail.com>
Date: Fri, 25 Sep 2020 17:26:24 -0400
Message-ID: <CADnq5_OPkrf7JqyxsRZvDEFz1Oap-yXHGLSNFm570SYf5vcfzA@mail.gmail.com>
Subject: Re: [PATCH] drm/amd/pm: fix screen flicker seen on Navi14 with 2*4K
 monitors
To: Matt Coffin <mcoffin13@gmail.com>
X-BeenThere: amd-gfx@lists.freedesktop.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: Discussion list for AMD gfx <amd-gfx.lists.freedesktop.org>
List-Unsubscribe: <https://lists.freedesktop.org/mailman/options/amd-gfx>,
 <mailto:amd-gfx-request@lists.freedesktop.org?subject=unsubscribe>
List-Archive: <https://lists.freedesktop.org/archives/amd-gfx>
List-Post: <mailto:amd-gfx@lists.freedesktop.org>
List-Help: <mailto:amd-gfx-request@lists.freedesktop.org?subject=help>
List-Subscribe: <https://lists.freedesktop.org/mailman/listinfo/amd-gfx>,
 <mailto:amd-gfx-request@lists.freedesktop.org?subject=subscribe>
Cc: "Deucher, Alexander" <Alexander.Deucher@amd.com>, "Quan,
 Evan" <Evan.Quan@amd.com>, amd-gfx list <amd-gfx@lists.freedesktop.org>
Content-Type: text/plain; charset="us-ascii"
Content-Transfer-Encoding: 7bit
Errors-To: amd-gfx-bounces@lists.freedesktop.org
Sender: "amd-gfx" <amd-gfx-bounces@lists.freedesktop.org>

On Fri, Sep 25, 2020 at 5:13 PM Matt Coffin <mcoffin13@gmail.com> wrote:
>
> Thanks for the quick reply,
>
> Would it make sense, since there seem to be issues with both
> before/after initialization, to (temporarily?) add a module parameter
> for users so that they can switch between these two behaviors easily
> based on what works for them?

I'd rather work on a proper fix.  module options tend to lead to more
problems than they solve as people tend blindly apply them.

Alex

>
> If so, if you can toss me a hint at what name for the param would make
> sense, I can take a crack at a patch for it, for debugging by the people
> in the issue on GitLab.
>
> Cheers, and thanks for the time,
> Matt
>
> GL issue for reference:
> https://gitlab.freedesktop.org/drm/amd/-/issues/1260
>
> On 9/25/20 3:09 PM, Alex Deucher wrote:
> > On Fri, Sep 25, 2020 at 5:05 PM Matt Coffin <mcoffin13@gmail.com> wrote:
> >>
> >> Sorry to bother you guys, but trying to learn about some of these
> >> things, and I'm tracking the issue this relates to pretty closely on GitLab.
> >>
> >> What does DAL stand for in this context?
> >
> > DAL is the name of the display team within AMD.
> >
> > Alex
> >
> >>
> >> Thanks in advance for the help,
> >> Matt
> >>
> >> On 9/24/20 9:38 PM, Quan, Evan wrote:
> >>> [AMD Official Use Only - Internal Distribution Only]
> >>>
> >>> That(postpone SOCCLK/UCLK enablement) will be revised and added back after confirmed with DAL team.
> >>> For now, we just revert it to get around the screen flicker issue introduced.
> >>>
> >>> BR
> >>> Evan
> >>> -----Original Message-----
> >>> From: Alex Deucher <alexdeucher@gmail.com>
> >>> Sent: Thursday, September 24, 2020 9:01 PM
> >>> To: Quan, Evan <Evan.Quan@amd.com>
> >>> Cc: amd-gfx list <amd-gfx@lists.freedesktop.org>; Deucher, Alexander <Alexander.Deucher@amd.com>
> >>> Subject: Re: [PATCH] drm/amd/pm: fix screen flicker seen on Navi14 with 2*4K monitors
> >>>
> >>> On Thu, Sep 24, 2020 at 6:10 AM Evan Quan <evan.quan@amd.com> wrote:
> >>>>
> >>>> Revert the guilty change introduced by the commit below:
> >>>> drm/amd/pm: postpone SOCCLK/UCLK enablement after DAL
> >>>> initialization(V2)
> >>>>
> >>>> Change-Id: I0cab619ffdf0f83b14ba5d2907e1b9c02a984e2f
> >>>> Signed-off-by: Evan Quan <evan.quan@amd.com>
> >>>
> >>> Won't this effectively disable the potential fix for multiple monitors at boot time?
> >>>
> >>> Acked-by: Alex Deucher <alexander.deucher@amd.com>
> >>>
> >>>> ---
> >>>>  .../gpu/drm/amd/pm/swsmu/smu11/navi10_ppt.c   | 43 ++++++-------------
> >>>>  1 file changed, 12 insertions(+), 31 deletions(-)
> >>>>
> >>>> diff --git a/drivers/gpu/drm/amd/pm/swsmu/smu11/navi10_ppt.c
> >>>> b/drivers/gpu/drm/amd/pm/swsmu/smu11/navi10_ppt.c
> >>>> index 1695b36dc23c..be44cb941e73 100644
> >>>> --- a/drivers/gpu/drm/amd/pm/swsmu/smu11/navi10_ppt.c
> >>>> +++ b/drivers/gpu/drm/amd/pm/swsmu/smu11/navi10_ppt.c
> >>>> @@ -316,6 +316,18 @@ navi10_get_allowed_feature_mask(struct smu_context *smu,
> >>>>         if (smu->dc_controlled_by_gpio)
> >>>>                 *(uint64_t *)feature_mask |=
> >>>> FEATURE_MASK(FEATURE_ACDC_BIT);
> >>>>
> >>>> +       if (adev->pm.pp_feature & PP_SOCCLK_DPM_MASK)
> >>>> +               *(uint64_t *)feature_mask |=
> >>>> + FEATURE_MASK(FEATURE_DPM_SOCCLK_BIT);
> >>>> +
> >>>> +       /* DPM UCLK enablement should be skipped for navi10 A0 secure board */
> >>>> +       if (!(is_asic_secure(smu) &&
> >>>> +            (adev->asic_type == CHIP_NAVI10) &&
> >>>> +            (adev->rev_id == 0)) &&
> >>>> +           (adev->pm.pp_feature & PP_MCLK_DPM_MASK))
> >>>> +               *(uint64_t *)feature_mask |= FEATURE_MASK(FEATURE_DPM_UCLK_BIT)
> >>>> +                               | FEATURE_MASK(FEATURE_MEM_VDDCI_SCALING_BIT)
> >>>> +                               |
> >>>> + FEATURE_MASK(FEATURE_MEM_MVDD_SCALING_BIT);
> >>>> +
> >>>>         /* DS SOCCLK enablement should be skipped for navi10 A0 secure board */
> >>>>         if (is_asic_secure(smu) &&
> >>>>             (adev->asic_type == CHIP_NAVI10) && @@ -2629,43 +2641,12
> >>>> @@ static int navi10_enable_mgpu_fan_boost(struct smu_context *smu)
> >>>>
> >>>>  static int navi10_post_smu_init(struct smu_context *smu)  {
> >>>> -       struct smu_feature *feature = &smu->smu_feature;
> >>>>         struct amdgpu_device *adev = smu->adev;
> >>>> -       uint64_t feature_mask = 0;
> >>>>         int ret = 0;
> >>>>
> >>>>         if (amdgpu_sriov_vf(adev))
> >>>>                 return 0;
> >>>>
> >>>> -       /* For Naiv1x, enable these features only after DAL initialization */
> >>>> -       if (adev->pm.pp_feature & PP_SOCCLK_DPM_MASK)
> >>>> -               feature_mask |= FEATURE_MASK(FEATURE_DPM_SOCCLK_BIT);
> >>>> -
> >>>> -       /* DPM UCLK enablement should be skipped for navi10 A0 secure board */
> >>>> -       if (!(is_asic_secure(smu) &&
> >>>> -            (adev->asic_type == CHIP_NAVI10) &&
> >>>> -            (adev->rev_id == 0)) &&
> >>>> -           (adev->pm.pp_feature & PP_MCLK_DPM_MASK))
> >>>> -               feature_mask |= FEATURE_MASK(FEATURE_DPM_UCLK_BIT)
> >>>> -                               | FEATURE_MASK(FEATURE_MEM_VDDCI_SCALING_BIT)
> >>>> -                               | FEATURE_MASK(FEATURE_MEM_MVDD_SCALING_BIT);
> >>>> -
> >>>> -       if (!feature_mask)
> >>>> -               return 0;
> >>>> -
> >>>> -       bitmap_or(feature->allowed,
> >>>> -                 feature->allowed,
> >>>> -                 (unsigned long *)(&feature_mask),
> >>>> -                 SMU_FEATURE_MAX);
> >>>> -
> >>>> -       ret = smu_cmn_feature_update_enable_state(smu,
> >>>> -                                                 feature_mask,
> >>>> -                                                 true);
> >>>> -       if (ret) {
> >>>> -               dev_err(adev->dev, "Failed to post uclk/socclk dpm enablement!\n");
> >>>> -               return ret;
> >>>> -       }
> >>>> -
> >>>>         ret = navi10_run_umc_cdr_workaround(smu);
> >>>>         if (ret) {
> >>>>                 dev_err(adev->dev, "Failed to apply umc cdr
> >>>> workaround!\n");
> >>>> --
> >>>> 2.28.0
> >>>>
> >>>> _______________________________________________
> >>>> amd-gfx mailing list
> >>>> amd-gfx@lists.freedesktop.org
> >>>> https://nam11.safelinks.protection.outlook.com/?url=https%3A%2F%2Flist
> >>>> s.freedesktop.org%2Fmailman%2Flistinfo%2Famd-gfx&amp;data=02%7C01%7Cev
> >>>> an.quan%40amd.com%7C3899143b7990458f882c08d86089df67%7C3dd8961fe4884e6
> >>>> 08e11a82d994e183d%7C0%7C0%7C637365492561293539&amp;sdata=J%2FM6YSLX6d%
> >>>> 2BMO%2B%2FWzdKAW7JlVZM%2FMFRDpTfi6UHkozk%3D&amp;reserved=0
> >>> _______________________________________________
> >>> amd-gfx mailing list
> >>> amd-gfx@lists.freedesktop.org
> >>> https://lists.freedesktop.org/mailman/listinfo/amd-gfx
> >>>
> >>
>
_______________________________________________
amd-gfx mailing list
amd-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/amd-gfx
