Simulator report for top_level
Sat Jan 28 17:35:04 2012
Quartus II Version 8.0 Build 215 05/29/2008 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 632 nodes    ;
; Simulation Coverage         ;      56.49 % ;
; Total Number of Transitions ; 5110         ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone      ;
+-----------------------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                         ;
+--------------------------------------------------------------------------------------------+---------------+---------------+
; Option                                                                                     ; Setting       ; Default Value ;
+--------------------------------------------------------------------------------------------+---------------+---------------+
; Simulation mode                                                                            ; Functional    ; Timing        ;
; Start time                                                                                 ; 0 ns          ; 0 ns          ;
; Simulation results format                                                                  ; CVWF          ;               ;
; Vector input source                                                                        ; top_level.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On            ; On            ;
; Check outputs                                                                              ; Off           ; Off           ;
; Report simulation coverage                                                                 ; On            ; On            ;
; Display complete 1/0 value coverage report                                                 ; On            ; On            ;
; Display missing 1-value coverage report                                                    ; On            ; On            ;
; Display missing 0-value coverage report                                                    ; On            ; On            ;
; Detect setup and hold time violations                                                      ; Off           ; Off           ;
; Detect glitches                                                                            ; Off           ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off           ; Off           ;
; Generate Signal Activity File                                                              ; Off           ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off           ; Off           ;
; Group bus channels in simulation results                                                   ; Off           ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On            ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE    ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off           ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off           ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto          ; Auto          ;
+--------------------------------------------------------------------------------------------+---------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      56.49 % ;
; Total nodes checked                                 ; 632          ;
; Total output ports checked                          ; 632          ;
; Total output ports with complete 1/0-value coverage ; 357          ;
; Total output ports with no 1/0-value coverage       ; 44           ;
; Total output ports with no 1-value coverage         ; 185          ;
; Total output ports with no 0-value coverage         ; 134          ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                                        ;
+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                      ; Output Port Name                                                                                               ; Output Port Type ;
+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------------+
; |top_level|a_enable                                                                                            ; |top_level|a_enable                                                                                            ; pin_out          ;
; |top_level|clock                                                                                               ; |top_level|clock                                                                                               ; out              ;
; |top_level|instruction_complete                                                                                ; |top_level|instruction_complete                                                                                ; pin_out          ;
; |top_level|mul_complete                                                                                        ; |top_level|mul_complete                                                                                        ; pin_out          ;
; |top_level|mul_start                                                                                           ; |top_level|mul_start                                                                                           ; pin_out          ;
; |top_level|inst17                                                                                              ; |top_level|inst17                                                                                              ; out0             ;
; |top_level|inst2                                                                                               ; |top_level|inst2                                                                                               ; out0             ;
; |top_level|a_alu_load                                                                                          ; |top_level|a_alu_load                                                                                          ; pin_out          ;
; |top_level|a_select                                                                                            ; |top_level|a_select                                                                                            ; pin_out          ;
; |top_level|r0_enable                                                                                           ; |top_level|r0_enable                                                                                           ; pin_out          ;
; |top_level|r1_enable                                                                                           ; |top_level|r1_enable                                                                                           ; pin_out          ;
; |top_level|data_mem_enable                                                                                     ; |top_level|data_mem_enable                                                                                     ; pin_out          ;
; |top_level|data_mem_load                                                                                       ; |top_level|data_mem_load                                                                                       ; pin_out          ;
; |top_level|address[0]                                                                                          ; |top_level|address[0]                                                                                          ; pin_out          ;
; |top_level|address[1]                                                                                          ; |top_level|address[1]                                                                                          ; pin_out          ;
; |top_level|address[2]                                                                                          ; |top_level|address[2]                                                                                          ; pin_out          ;
; |top_level|data_bus[0]                                                                                         ; |top_level|data_bus[0]                                                                                         ; pin_out          ;
; |top_level|data_bus[1]                                                                                         ; |top_level|data_bus[1]                                                                                         ; pin_out          ;
; |top_level|data_bus[2]                                                                                         ; |top_level|data_bus[2]                                                                                         ; pin_out          ;
; |top_level|data_bus[3]                                                                                         ; |top_level|data_bus[3]                                                                                         ; pin_out          ;
; |top_level|data_bus~0                                                                                          ; |top_level|data_bus~0                                                                                          ; out0             ;
; |top_level|data_bus~1                                                                                          ; |top_level|data_bus~1                                                                                          ; out0             ;
; |top_level|data_bus~2                                                                                          ; |top_level|data_bus~2                                                                                          ; out0             ;
; |top_level|data_bus~3                                                                                          ; |top_level|data_bus~3                                                                                          ; out0             ;
; |top_level|mul_data[0]                                                                                         ; |top_level|mul_data[0]                                                                                         ; pin_out          ;
; |top_level|mul_data[1]                                                                                         ; |top_level|mul_data[1]                                                                                         ; pin_out          ;
; |top_level|mul_data[2]                                                                                         ; |top_level|mul_data[2]                                                                                         ; pin_out          ;
; |top_level|mul_data[3]                                                                                         ; |top_level|mul_data[3]                                                                                         ; pin_out          ;
; |top_level|mul_data[4]                                                                                         ; |top_level|mul_data[4]                                                                                         ; pin_out          ;
; |top_level|mul_b_select[0]                                                                                     ; |top_level|mul_b_select[0]                                                                                     ; pin_out          ;
; |top_level|instruction_pointer_increment                                                                       ; |top_level|instruction_pointer_increment                                                                       ; pin_out          ;
; |top_level|instruction_pointer_select                                                                          ; |top_level|instruction_pointer_select                                                                          ; pin_out          ;
; |top_level|instruction_memory_select                                                                           ; |top_level|instruction_memory_select                                                                           ; pin_out          ;
; |top_level|test_decode                                                                                         ; |top_level|test_decode                                                                                         ; pin_out          ;
; |top_level|overflow                                                                                            ; |top_level|overflow                                                                                            ; pin_out          ;
; |top_level|data[0]                                                                                             ; |top_level|data[0]                                                                                             ; pin_out          ;
; |top_level|data[1]                                                                                             ; |top_level|data[1]                                                                                             ; pin_out          ;
; |top_level|data[2]                                                                                             ; |top_level|data[2]                                                                                             ; pin_out          ;
; |top_level|data[3]                                                                                             ; |top_level|data[3]                                                                                             ; pin_out          ;
; |top_level|instruction_address[0]                                                                              ; |top_level|instruction_address[0]                                                                              ; pin_out          ;
; |top_level|instruction_address[1]                                                                              ; |top_level|instruction_address[1]                                                                              ; pin_out          ;
; |top_level|mem_inst[0]                                                                                         ; |top_level|mem_inst[0]                                                                                         ; pin_out          ;
; |top_level|mem_inst[1]                                                                                         ; |top_level|mem_inst[1]                                                                                         ; pin_out          ;
; |top_level|mem_inst[2]                                                                                         ; |top_level|mem_inst[2]                                                                                         ; pin_out          ;
; |top_level|mem_inst[3]                                                                                         ; |top_level|mem_inst[3]                                                                                         ; pin_out          ;
; |top_level|mem_inst[4]                                                                                         ; |top_level|mem_inst[4]                                                                                         ; pin_out          ;
; |top_level|mem_inst[5]                                                                                         ; |top_level|mem_inst[5]                                                                                         ; pin_out          ;
; |top_level|mem_inst[6]                                                                                         ; |top_level|mem_inst[6]                                                                                         ; pin_out          ;
; |top_level|mem_inst[7]                                                                                         ; |top_level|mem_inst[7]                                                                                         ; pin_out          ;
; |top_level|mul_p_input[0]                                                                                      ; |top_level|mul_p_input[0]                                                                                      ; pin_out          ;
; |top_level|mul_p_input[1]                                                                                      ; |top_level|mul_p_input[1]                                                                                      ; pin_out          ;
; |top_level|mul_p_input[2]                                                                                      ; |top_level|mul_p_input[2]                                                                                      ; pin_out          ;
; |top_level|mul_p_input[3]                                                                                      ; |top_level|mul_p_input[3]                                                                                      ; pin_out          ;
; |top_level|mul_p_input[4]                                                                                      ; |top_level|mul_p_input[4]                                                                                      ; pin_out          ;
; |top_level|mul_p_input[5]                                                                                      ; |top_level|mul_p_input[5]                                                                                      ; pin_out          ;
; |top_level|mul_p_input[6]                                                                                      ; |top_level|mul_p_input[6]                                                                                      ; pin_out          ;
; |top_level|mul_p_input[7]                                                                                      ; |top_level|mul_p_input[7]                                                                                      ; pin_out          ;
; |top_level|mul_p_input[8]                                                                                      ; |top_level|mul_p_input[8]                                                                                      ; pin_out          ;
; |top_level|overflow_generate:inst4|overflow~0                                                                  ; |top_level|overflow_generate:inst4|overflow~0                                                                  ; out0             ;
; |top_level|overflow_generate:inst4|overflow~15                                                                 ; |top_level|overflow_generate:inst4|overflow~15                                                                 ; out0             ;
; |top_level|overflow_generate:inst4|overflow~16                                                                 ; |top_level|overflow_generate:inst4|overflow~16                                                                 ; out0             ;
; |top_level|overflow_generate:inst4|overflow~17                                                                 ; |top_level|overflow_generate:inst4|overflow~17                                                                 ; out0             ;
; |top_level|overflow_generate:inst4|overflow~18                                                                 ; |top_level|overflow_generate:inst4|overflow~18                                                                 ; out0             ;
; |top_level|overflow_generate:inst4|overflow~21                                                                 ; |top_level|overflow_generate:inst4|overflow~21                                                                 ; out0             ;
; |top_level|overflow_generate:inst4|overflow~22                                                                 ; |top_level|overflow_generate:inst4|overflow~22                                                                 ; out0             ;
; |top_level|overflow_generate:inst4|overflow~25                                                                 ; |top_level|overflow_generate:inst4|overflow~25                                                                 ; out0             ;
; |top_level|overflow_generate:inst4|overflow~26                                                                 ; |top_level|overflow_generate:inst4|overflow~26                                                                 ; out0             ;
; |top_level|overflow_generate:inst4|overflow~27                                                                 ; |top_level|overflow_generate:inst4|overflow~27                                                                 ; out0             ;
; |top_level|overflow_generate:inst4|overflow~28                                                                 ; |top_level|overflow_generate:inst4|overflow~28                                                                 ; out0             ;
; |top_level|overflow_generate:inst4|overflow~30                                                                 ; |top_level|overflow_generate:inst4|overflow~30                                                                 ; out0             ;
; |top_level|overflow_generate:inst4|overflow~35                                                                 ; |top_level|overflow_generate:inst4|overflow~35                                                                 ; out0             ;
; |top_level|overflow_generate:inst4|overflow~38                                                                 ; |top_level|overflow_generate:inst4|overflow~38                                                                 ; out0             ;
; |top_level|overflow_generate:inst4|overflow~39                                                                 ; |top_level|overflow_generate:inst4|overflow~39                                                                 ; out0             ;
; |top_level|overflow_generate:inst4|overflow~41                                                                 ; |top_level|overflow_generate:inst4|overflow~41                                                                 ; out0             ;
; |top_level|overflow_generate:inst4|overflow~45                                                                 ; |top_level|overflow_generate:inst4|overflow~45                                                                 ; out0             ;
; |top_level|overflow_generate:inst4|overflow~49                                                                 ; |top_level|overflow_generate:inst4|overflow~49                                                                 ; out0             ;
; |top_level|overflow_generate:inst4|overflow~53                                                                 ; |top_level|overflow_generate:inst4|overflow~53                                                                 ; out0             ;
; |top_level|overflow_generate:inst4|overflow~57                                                                 ; |top_level|overflow_generate:inst4|overflow~57                                                                 ; out0             ;
; |top_level|overflow_generate:inst4|overflow~61                                                                 ; |top_level|overflow_generate:inst4|overflow~61                                                                 ; out0             ;
; |top_level|overflow_generate:inst4|overflow~65                                                                 ; |top_level|overflow_generate:inst4|overflow~65                                                                 ; out0             ;
; |top_level|overflow_generate:inst4|overflow~66                                                                 ; |top_level|overflow_generate:inst4|overflow~66                                                                 ; out0             ;
; |top_level|overflow_generate:inst4|overflow~70                                                                 ; |top_level|overflow_generate:inst4|overflow~70                                                                 ; out0             ;
; |top_level|overflow_generate:inst4|overflow~71                                                                 ; |top_level|overflow_generate:inst4|overflow~71                                                                 ; out0             ;
; |top_level|overflow_generate:inst4|overflow~72                                                                 ; |top_level|overflow_generate:inst4|overflow~72                                                                 ; out0             ;
; |top_level|overflow_generate:inst4|overflow~75                                                                 ; |top_level|overflow_generate:inst4|overflow~75                                                                 ; out0             ;
; |top_level|overflow_generate:inst4|overflow                                                                    ; |top_level|overflow_generate:inst4|overflow                                                                    ; out0             ;
; |top_level|instruction_pointer:inst11|address[0]                                                               ; |top_level|instruction_pointer:inst11|address[0]                                                               ; out0             ;
; |top_level|instruction_pointer:inst11|address[1]                                                               ; |top_level|instruction_pointer:inst11|address[1]                                                               ; out0             ;
; |top_level|instruction_pointer:inst11|inst5[2]                                                                 ; |top_level|instruction_pointer:inst11|inst5[2]                                                                 ; out              ;
; |top_level|instruction_pointer:inst11|inst5[1]                                                                 ; |top_level|instruction_pointer:inst11|inst5[1]                                                                 ; out              ;
; |top_level|instruction_pointer:inst11|inst5[0]                                                                 ; |top_level|instruction_pointer:inst11|inst5[0]                                                                 ; out              ;
; |top_level|instruction_pointer:inst11|inst                                                                     ; |top_level|instruction_pointer:inst11|inst                                                                     ; regout           ;
; |top_level|instruction_pointer:inst11|inst1                                                                    ; |top_level|instruction_pointer:inst11|inst1                                                                    ; regout           ;
; |top_level|instruction_pointer:inst11|inst1~0                                                                  ; |top_level|instruction_pointer:inst11|inst1~0                                                                  ; out0             ;
; |top_level|instruction_pointer:inst11|inst1~1                                                                  ; |top_level|instruction_pointer:inst11|inst1~1                                                                  ; out0             ;
; |top_level|instruction_pointer:inst11|inst1~2                                                                  ; |top_level|instruction_pointer:inst11|inst1~2                                                                  ; out0             ;
; |top_level|instruction_pointer:inst11|inst2~0                                                                  ; |top_level|instruction_pointer:inst11|inst2~0                                                                  ; out0             ;
; |top_level|instruction_pointer:inst11|inst2~2                                                                  ; |top_level|instruction_pointer:inst11|inst2~2                                                                  ; out0             ;
; |top_level|instruction_pointer:inst11|inst3                                                                    ; |top_level|instruction_pointer:inst11|inst3                                                                    ; out0             ;
; |top_level|instruction_mem:inst6|data[0]                                                                       ; |top_level|instruction_mem:inst6|data[0]                                                                       ; out0             ;
; |top_level|instruction_mem:inst6|data[1]                                                                       ; |top_level|instruction_mem:inst6|data[1]                                                                       ; out0             ;
; |top_level|instruction_mem:inst6|data[2]                                                                       ; |top_level|instruction_mem:inst6|data[2]                                                                       ; out0             ;
; |top_level|instruction_mem:inst6|data[3]                                                                       ; |top_level|instruction_mem:inst6|data[3]                                                                       ; out0             ;
; |top_level|instruction_mem:inst6|data[4]                                                                       ; |top_level|instruction_mem:inst6|data[4]                                                                       ; out0             ;
; |top_level|instruction_mem:inst6|data[5]                                                                       ; |top_level|instruction_mem:inst6|data[5]                                                                       ; out0             ;
; |top_level|instruction_mem:inst6|data[6]                                                                       ; |top_level|instruction_mem:inst6|data[6]                                                                       ; out0             ;
; |top_level|instruction_mem:inst6|data[7]                                                                       ; |top_level|instruction_mem:inst6|data[7]                                                                       ; out0             ;
; |top_level|instruction_mem:inst6|inst16                                                                        ; |top_level|instruction_mem:inst6|inst16                                                                        ; out0             ;
; |top_level|instruction_mem:inst6|inst1                                                                         ; |top_level|instruction_mem:inst6|inst1                                                                         ; out0             ;
; |top_level|instruction_mem:inst6|inst2                                                                         ; |top_level|instruction_mem:inst6|inst2                                                                         ; out0             ;
; |top_level|instruction_mem:inst6|inst36                                                                        ; |top_level|instruction_mem:inst6|inst36                                                                        ; out0             ;
; |top_level|instruction_mem:inst6|inst37                                                                        ; |top_level|instruction_mem:inst6|inst37                                                                        ; out0             ;
; |top_level|instruction_mem:inst6|inst46                                                                        ; |top_level|instruction_mem:inst6|inst46                                                                        ; out0             ;
; |top_level|instruction_mem:inst6|inst44                                                                        ; |top_level|instruction_mem:inst6|inst44                                                                        ; out0             ;
; |top_level|instruction_mem:inst6|inst64                                                                        ; |top_level|instruction_mem:inst6|inst64                                                                        ; out0             ;
; |top_level|instruction_mem:inst6|inst65                                                                        ; |top_level|instruction_mem:inst6|inst65                                                                        ; out0             ;
; |top_level|instruction_mem:inst6|inst70                                                                        ; |top_level|instruction_mem:inst6|inst70                                                                        ; out0             ;
; |top_level|instruction_mem:inst6|inst5                                                                         ; |top_level|instruction_mem:inst6|inst5                                                                         ; out0             ;
; |top_level|data_mem2:inst18|inst8                                                                              ; |top_level|data_mem2:inst18|inst8                                                                              ; out0             ;
; |top_level|data_mem2:inst18|inst15                                                                             ; |top_level|data_mem2:inst18|inst15                                                                             ; out0             ;
; |top_level|data_mem2:inst18|inst28                                                                             ; |top_level|data_mem2:inst18|inst28                                                                             ; out0             ;
; |top_level|data_mem2:inst18|inst17                                                                             ; |top_level|data_mem2:inst18|inst17                                                                             ; out0             ;
; |top_level|data_mem2:inst18|inst38                                                                             ; |top_level|data_mem2:inst18|inst38                                                                             ; out0             ;
; |top_level|data_mem2:inst18|inst33                                                                             ; |top_level|data_mem2:inst18|inst33                                                                             ; out0             ;
; |top_level|data_mem2:inst18|inst36[2]                                                                          ; |top_level|data_mem2:inst18|inst36[2]                                                                          ; out0             ;
; |top_level|data_mem2:inst18|inst36[0]                                                                          ; |top_level|data_mem2:inst18|inst36[0]                                                                          ; out0             ;
; |top_level|data_mem2:inst18|inst39                                                                             ; |top_level|data_mem2:inst18|inst39                                                                             ; out0             ;
; |top_level|4bit_register:R1|inst7                                                                              ; |top_level|4bit_register:R1|inst7                                                                              ; out0             ;
; |top_level|4bit_register:R1|inst9                                                                              ; |top_level|4bit_register:R1|inst9                                                                              ; out0             ;
; |top_level|4bit_register:R0|inst7                                                                              ; |top_level|4bit_register:R0|inst7                                                                              ; out0             ;
; |top_level|4bit_register:R0|inst8                                                                              ; |top_level|4bit_register:R0|inst8                                                                              ; out0             ;
; |top_level|4bit_register:R0|inst10                                                                             ; |top_level|4bit_register:R0|inst10                                                                             ; out0             ;
; |top_level|4bit_register:A|inst7                                                                               ; |top_level|4bit_register:A|inst7                                                                               ; out0             ;
; |top_level|4bit_register:A|inst8                                                                               ; |top_level|4bit_register:A|inst8                                                                               ; out0             ;
; |top_level|4bit_register:A|inst9                                                                               ; |top_level|4bit_register:A|inst9                                                                               ; out0             ;
; |top_level|4bit_register:A|inst10                                                                              ; |top_level|4bit_register:A|inst10                                                                              ; out0             ;
; |top_level|mul_mux:inst8|inst8[3]                                                                              ; |top_level|mul_mux:inst8|inst8[3]                                                                              ; out0             ;
; |top_level|mul_mux:inst8|inst8[2]                                                                              ; |top_level|mul_mux:inst8|inst8[2]                                                                              ; out0             ;
; |top_level|mul_mux:inst8|inst8[1]                                                                              ; |top_level|mul_mux:inst8|inst8[1]                                                                              ; out0             ;
; |top_level|mul_mux:inst8|inst8[0]                                                                              ; |top_level|mul_mux:inst8|inst8[0]                                                                              ; out0             ;
; |top_level|mul_mux:inst8|inst6[2]                                                                              ; |top_level|mul_mux:inst8|inst6[2]                                                                              ; out0             ;
; |top_level|mul_mux:inst8|inst3                                                                                 ; |top_level|mul_mux:inst8|inst3                                                                                 ; out0             ;
; |top_level|mul_mux:inst8|inst1[3]                                                                              ; |top_level|mul_mux:inst8|inst1[3]                                                                              ; out0             ;
; |top_level|mul_mux:inst8|inst1[1]                                                                              ; |top_level|mul_mux:inst8|inst1[1]                                                                              ; out0             ;
; |top_level|mul_mux:inst8|inst1[0]                                                                              ; |top_level|mul_mux:inst8|inst1[0]                                                                              ; out0             ;
; |top_level|mul_mux:inst8|inst                                                                                  ; |top_level|mul_mux:inst8|inst                                                                                  ; out0             ;
; |top_level|multiplier:inst|inst28                                                                              ; |top_level|multiplier:inst|inst28                                                                              ; regout           ;
; |top_level|multiplier:inst|inst28~0                                                                            ; |top_level|multiplier:inst|inst28~0                                                                            ; out0             ;
; |top_level|multiplier:inst|inst28~1                                                                            ; |top_level|multiplier:inst|inst28~1                                                                            ; out0             ;
; |top_level|multiplier:inst|inst28~2                                                                            ; |top_level|multiplier:inst|inst28~2                                                                            ; out0             ;
; |top_level|multiplier:inst|inst43                                                                              ; |top_level|multiplier:inst|inst43                                                                              ; out0             ;
; |top_level|multiplier:inst|inst32                                                                              ; |top_level|multiplier:inst|inst32                                                                              ; out0             ;
; |top_level|multiplier:inst|inst42                                                                              ; |top_level|multiplier:inst|inst42                                                                              ; out0             ;
; |top_level|multiplier:inst|bit_flips:inst|inst48                                                               ; |top_level|multiplier:inst|bit_flips:inst|inst48                                                               ; out0             ;
; |top_level|multiplier:inst|bit_flips:inst|inst39                                                               ; |top_level|multiplier:inst|bit_flips:inst|inst39                                                               ; out0             ;
; |top_level|multiplier:inst|bit_flips:inst|inst53                                                               ; |top_level|multiplier:inst|bit_flips:inst|inst53                                                               ; out0             ;
; |top_level|multiplier:inst|bit_flips:inst|inst11                                                               ; |top_level|multiplier:inst|bit_flips:inst|inst11                                                               ; out0             ;
; |top_level|multiplier:inst|bit_flips:inst|inst10                                                               ; |top_level|multiplier:inst|bit_flips:inst|inst10                                                               ; out0             ;
; |top_level|multiplier:inst|bit_flips:inst|inst52                                                               ; |top_level|multiplier:inst|bit_flips:inst|inst52                                                               ; out0             ;
; |top_level|multiplier:inst|bit_flips:inst|inst51                                                               ; |top_level|multiplier:inst|bit_flips:inst|inst51                                                               ; out0             ;
; |top_level|multiplier:inst|bit_flips:inst|inst37                                                               ; |top_level|multiplier:inst|bit_flips:inst|inst37                                                               ; out0             ;
; |top_level|multiplier:inst|bit_flips:inst|inst                                                                 ; |top_level|multiplier:inst|bit_flips:inst|inst                                                                 ; out0             ;
; |top_level|multiplier:inst|bit_flips:inst|inst8                                                                ; |top_level|multiplier:inst|bit_flips:inst|inst8                                                                ; out0             ;
; |top_level|multiplier:inst|bit_flips:inst|inst31                                                               ; |top_level|multiplier:inst|bit_flips:inst|inst31                                                               ; out0             ;
; |top_level|multiplier:inst|bit_flips:inst|inst45                                                               ; |top_level|multiplier:inst|bit_flips:inst|inst45                                                               ; out0             ;
; |top_level|multiplier:inst|bit_flips:inst|busmux:inst41|lpm_mux:$00000|mux_6fc:auto_generated|result_node[3]~0 ; |top_level|multiplier:inst|bit_flips:inst|busmux:inst41|lpm_mux:$00000|mux_6fc:auto_generated|result_node[3]~0 ; out0             ;
; |top_level|multiplier:inst|bit_flips:inst|busmux:inst41|lpm_mux:$00000|mux_6fc:auto_generated|result_node[3]~1 ; |top_level|multiplier:inst|bit_flips:inst|busmux:inst41|lpm_mux:$00000|mux_6fc:auto_generated|result_node[3]~1 ; out0             ;
; |top_level|multiplier:inst|bit_flips:inst|busmux:inst41|lpm_mux:$00000|mux_6fc:auto_generated|result_node[3]   ; |top_level|multiplier:inst|bit_flips:inst|busmux:inst41|lpm_mux:$00000|mux_6fc:auto_generated|result_node[3]   ; out0             ;
; |top_level|multiplier:inst|bit_flips:inst|busmux:inst41|lpm_mux:$00000|mux_6fc:auto_generated|result_node[2]~2 ; |top_level|multiplier:inst|bit_flips:inst|busmux:inst41|lpm_mux:$00000|mux_6fc:auto_generated|result_node[2]~2 ; out0             ;
; |top_level|multiplier:inst|bit_flips:inst|busmux:inst41|lpm_mux:$00000|mux_6fc:auto_generated|result_node[2]   ; |top_level|multiplier:inst|bit_flips:inst|busmux:inst41|lpm_mux:$00000|mux_6fc:auto_generated|result_node[2]   ; out0             ;
; |top_level|multiplier:inst|bit_flips:inst|busmux:inst41|lpm_mux:$00000|mux_6fc:auto_generated|result_node[1]~4 ; |top_level|multiplier:inst|bit_flips:inst|busmux:inst41|lpm_mux:$00000|mux_6fc:auto_generated|result_node[1]~4 ; out0             ;
; |top_level|multiplier:inst|bit_flips:inst|busmux:inst41|lpm_mux:$00000|mux_6fc:auto_generated|result_node[1]~5 ; |top_level|multiplier:inst|bit_flips:inst|busmux:inst41|lpm_mux:$00000|mux_6fc:auto_generated|result_node[1]~5 ; out0             ;
; |top_level|multiplier:inst|bit_flips:inst|busmux:inst41|lpm_mux:$00000|mux_6fc:auto_generated|result_node[1]   ; |top_level|multiplier:inst|bit_flips:inst|busmux:inst41|lpm_mux:$00000|mux_6fc:auto_generated|result_node[1]   ; out0             ;
; |top_level|multiplier:inst|bit_flips:inst|busmux:inst41|lpm_mux:$00000|mux_6fc:auto_generated|result_node[0]~6 ; |top_level|multiplier:inst|bit_flips:inst|busmux:inst41|lpm_mux:$00000|mux_6fc:auto_generated|result_node[0]~6 ; out0             ;
; |top_level|multiplier:inst|bit_flips:inst|busmux:inst41|lpm_mux:$00000|mux_6fc:auto_generated|result_node[0]~7 ; |top_level|multiplier:inst|bit_flips:inst|busmux:inst41|lpm_mux:$00000|mux_6fc:auto_generated|result_node[0]~7 ; out0             ;
; |top_level|multiplier:inst|bit_flips:inst|busmux:inst41|lpm_mux:$00000|mux_6fc:auto_generated|result_node[0]   ; |top_level|multiplier:inst|bit_flips:inst|busmux:inst41|lpm_mux:$00000|mux_6fc:auto_generated|result_node[0]   ; out0             ;
; |top_level|multiplier:inst|bit_flips:inst|busmux:inst42|lpm_mux:$00000|mux_6fc:auto_generated|result_node[3]~1 ; |top_level|multiplier:inst|bit_flips:inst|busmux:inst42|lpm_mux:$00000|mux_6fc:auto_generated|result_node[3]~1 ; out0             ;
; |top_level|multiplier:inst|bit_flips:inst|busmux:inst42|lpm_mux:$00000|mux_6fc:auto_generated|result_node[1]~5 ; |top_level|multiplier:inst|bit_flips:inst|busmux:inst42|lpm_mux:$00000|mux_6fc:auto_generated|result_node[1]~5 ; out0             ;
; |top_level|multiplier:inst|bit_flips:inst|busmux:inst42|lpm_mux:$00000|mux_6fc:auto_generated|result_node[0]~7 ; |top_level|multiplier:inst|bit_flips:inst|busmux:inst42|lpm_mux:$00000|mux_6fc:auto_generated|result_node[0]~7 ; out0             ;
; |top_level|multiplier:inst|adder_subtractor:inst25|inst                                                        ; |top_level|multiplier:inst|adder_subtractor:inst25|inst                                                        ; out0             ;
; |top_level|multiplier:inst|adder_subtractor:inst25|inst5                                                       ; |top_level|multiplier:inst|adder_subtractor:inst25|inst5                                                       ; out0             ;
; |top_level|multiplier:inst|adder_subtractor:inst25|inst6                                                       ; |top_level|multiplier:inst|adder_subtractor:inst25|inst6                                                       ; out0             ;
; |top_level|multiplier:inst|adder_subtractor:inst25|inst8                                                       ; |top_level|multiplier:inst|adder_subtractor:inst25|inst8                                                       ; out0             ;
; |top_level|multiplier:inst|adder_subtractor:inst25|simple_adder:inst9|inst2                                    ; |top_level|multiplier:inst|adder_subtractor:inst25|simple_adder:inst9|inst2                                    ; out0             ;
; |top_level|multiplier:inst|adder_subtractor:inst25|simple_adder:inst9|inst                                     ; |top_level|multiplier:inst|adder_subtractor:inst25|simple_adder:inst9|inst                                     ; out0             ;
; |top_level|multiplier:inst|adder_subtractor:inst25|simple_adder:inst7|inst2                                    ; |top_level|multiplier:inst|adder_subtractor:inst25|simple_adder:inst7|inst2                                    ; out0             ;
; |top_level|multiplier:inst|adder_subtractor:inst25|simple_adder:inst7|inst                                     ; |top_level|multiplier:inst|adder_subtractor:inst25|simple_adder:inst7|inst                                     ; out0             ;
; |top_level|multiplier:inst|adder_subtractor:inst25|simple_adder:inst3|inst2                                    ; |top_level|multiplier:inst|adder_subtractor:inst25|simple_adder:inst3|inst2                                    ; out0             ;
; |top_level|multiplier:inst|adder_subtractor:inst25|simple_adder:inst3|inst                                     ; |top_level|multiplier:inst|adder_subtractor:inst25|simple_adder:inst3|inst                                     ; out0             ;
; |top_level|multiplier:inst|adder_subtractor:inst25|simple_adder:inst2|inst2                                    ; |top_level|multiplier:inst|adder_subtractor:inst25|simple_adder:inst2|inst2                                    ; out0             ;
; |top_level|multiplier:inst|adder_subtractor:inst25|simple_adder:inst2|inst                                     ; |top_level|multiplier:inst|adder_subtractor:inst25|simple_adder:inst2|inst                                     ; out0             ;
; |top_level|multiplier:inst|adder_subtractor:inst25|CLA_logic:inst4|inst                                        ; |top_level|multiplier:inst|adder_subtractor:inst25|CLA_logic:inst4|inst                                        ; out0             ;
; |top_level|multiplier:inst|adder_subtractor:inst25|CLA_logic:inst4|inst1                                       ; |top_level|multiplier:inst|adder_subtractor:inst25|CLA_logic:inst4|inst1                                       ; out0             ;
; |top_level|multiplier:inst|add_subt_select:inst21|inst19                                                       ; |top_level|multiplier:inst|add_subt_select:inst21|inst19                                                       ; out0             ;
; |top_level|multiplier:inst|add_subt_select:inst21|inst2                                                        ; |top_level|multiplier:inst|add_subt_select:inst21|inst2                                                        ; out0             ;
; |top_level|multiplier:inst|add_subt_select:inst21|inst                                                         ; |top_level|multiplier:inst|add_subt_select:inst21|inst                                                         ; out0             ;
; |top_level|multiplier:inst|add_subt_select:inst21|inst23                                                       ; |top_level|multiplier:inst|add_subt_select:inst21|inst23                                                       ; out0             ;
; |top_level|multiplier:inst|add_subt_select:inst21|inst20                                                       ; |top_level|multiplier:inst|add_subt_select:inst21|inst20                                                       ; out0             ;
; |top_level|multiplier:inst|add_subt_select:inst21|inst4                                                        ; |top_level|multiplier:inst|add_subt_select:inst21|inst4                                                        ; out0             ;
; |top_level|multiplier:inst|add_subt_select:inst21|inst8                                                        ; |top_level|multiplier:inst|add_subt_select:inst21|inst8                                                        ; out0             ;
; |top_level|multiplier:inst|add_subt_select:inst21|inst22                                                       ; |top_level|multiplier:inst|add_subt_select:inst21|inst22                                                       ; out0             ;
; |top_level|multiplier:inst|add_subt_select:inst21|inst12                                                       ; |top_level|multiplier:inst|add_subt_select:inst21|inst12                                                       ; out0             ;
; |top_level|multiplier:inst|input_select:inst9|inst10                                                           ; |top_level|multiplier:inst|input_select:inst9|inst10                                                           ; out0             ;
; |top_level|multiplier:inst|input_select:inst9|inst19                                                           ; |top_level|multiplier:inst|input_select:inst9|inst19                                                           ; out0             ;
; |top_level|multiplier:inst|input_select:inst9|inst9                                                            ; |top_level|multiplier:inst|input_select:inst9|inst9                                                            ; out0             ;
; |top_level|multiplier:inst|input_select:inst9|inst20                                                           ; |top_level|multiplier:inst|input_select:inst9|inst20                                                           ; out0             ;
; |top_level|multiplier:inst|input_select:inst9|inst12                                                           ; |top_level|multiplier:inst|input_select:inst9|inst12                                                           ; out0             ;
; |top_level|multiplier:inst|input_select:inst9|inst2                                                            ; |top_level|multiplier:inst|input_select:inst9|inst2                                                            ; out0             ;
; |top_level|multiplier:inst|input_select:inst9|inst21                                                           ; |top_level|multiplier:inst|input_select:inst9|inst21                                                           ; out0             ;
; |top_level|multiplier:inst|input_select:inst9|inst13                                                           ; |top_level|multiplier:inst|input_select:inst9|inst13                                                           ; out0             ;
; |top_level|multiplier:inst|input_select:inst9|inst22                                                           ; |top_level|multiplier:inst|input_select:inst9|inst22                                                           ; out0             ;
; |top_level|multiplier:inst|input_select:inst9|inst14                                                           ; |top_level|multiplier:inst|input_select:inst9|inst14                                                           ; out0             ;
; |top_level|multiplier:inst|input_select:inst9|inst15                                                           ; |top_level|multiplier:inst|input_select:inst9|inst15                                                           ; out0             ;
; |top_level|multiplier:inst|input_select:inst9|inst16                                                           ; |top_level|multiplier:inst|input_select:inst9|inst16                                                           ; out0             ;
; |top_level|multiplier:inst|input_select:inst9|inst17                                                           ; |top_level|multiplier:inst|input_select:inst9|inst17                                                           ; out0             ;
; |top_level|multiplier:inst|input_select:inst9|inst18                                                           ; |top_level|multiplier:inst|input_select:inst9|inst18                                                           ; out0             ;
; |top_level|multiplier:inst|np_register:inst16|inst4                                                            ; |top_level|multiplier:inst|np_register:inst16|inst4                                                            ; regout           ;
; |top_level|multiplier:inst|np_register:inst16|inst5                                                            ; |top_level|multiplier:inst|np_register:inst16|inst5                                                            ; regout           ;
; |top_level|multiplier:inst|np_register:inst16|inst6                                                            ; |top_level|multiplier:inst|np_register:inst16|inst6                                                            ; regout           ;
; |top_level|multiplier:inst|np_register:inst16|inst7                                                            ; |top_level|multiplier:inst|np_register:inst16|inst7                                                            ; regout           ;
; |top_level|multiplier:inst|np_register:inst16|inst8                                                            ; |top_level|multiplier:inst|np_register:inst16|inst8                                                            ; regout           ;
; |top_level|multiplier:inst|add_subt_decision:inst14|inst                                                       ; |top_level|multiplier:inst|add_subt_decision:inst14|inst                                                       ; out0             ;
; |top_level|multiplier:inst|add_subt_decision:inst14|inst1                                                      ; |top_level|multiplier:inst|add_subt_decision:inst14|inst1                                                      ; out0             ;
; |top_level|multiplier:inst|state_machine:inst1|inst65                                                          ; |top_level|multiplier:inst|state_machine:inst1|inst65                                                          ; out0             ;
; |top_level|multiplier:inst|state_machine:inst1|inst                                                            ; |top_level|multiplier:inst|state_machine:inst1|inst                                                            ; regout           ;
; |top_level|multiplier:inst|state_machine:inst1|inst~0                                                          ; |top_level|multiplier:inst|state_machine:inst1|inst~0                                                          ; out0             ;
; |top_level|multiplier:inst|state_machine:inst1|inst~1                                                          ; |top_level|multiplier:inst|state_machine:inst1|inst~1                                                          ; out0             ;
; |top_level|multiplier:inst|state_machine:inst1|inst~2                                                          ; |top_level|multiplier:inst|state_machine:inst1|inst~2                                                          ; out0             ;
; |top_level|multiplier:inst|state_machine:inst1|inst3                                                           ; |top_level|multiplier:inst|state_machine:inst1|inst3                                                           ; out0             ;
; |top_level|multiplier:inst|state_machine:inst1|inst2                                                           ; |top_level|multiplier:inst|state_machine:inst1|inst2                                                           ; regout           ;
; |top_level|multiplier:inst|state_machine:inst1|inst2~0                                                         ; |top_level|multiplier:inst|state_machine:inst1|inst2~0                                                         ; out0             ;
; |top_level|multiplier:inst|state_machine:inst1|inst2~1                                                         ; |top_level|multiplier:inst|state_machine:inst1|inst2~1                                                         ; out0             ;
; |top_level|multiplier:inst|state_machine:inst1|inst2~2                                                         ; |top_level|multiplier:inst|state_machine:inst1|inst2~2                                                         ; out0             ;
; |top_level|multiplier:inst|state_machine:inst1|inst4                                                           ; |top_level|multiplier:inst|state_machine:inst1|inst4                                                           ; out0             ;
; |top_level|multiplier:inst|state_machine:inst1|inst1                                                           ; |top_level|multiplier:inst|state_machine:inst1|inst1                                                           ; regout           ;
; |top_level|multiplier:inst|state_machine:inst1|inst1~0                                                         ; |top_level|multiplier:inst|state_machine:inst1|inst1~0                                                         ; out0             ;
; |top_level|multiplier:inst|state_machine:inst1|inst1~1                                                         ; |top_level|multiplier:inst|state_machine:inst1|inst1~1                                                         ; out0             ;
; |top_level|multiplier:inst|state_machine:inst1|inst1~2                                                         ; |top_level|multiplier:inst|state_machine:inst1|inst1~2                                                         ; out0             ;
; |top_level|multiplier:inst|state_machine:inst1|inst12                                                          ; |top_level|multiplier:inst|state_machine:inst1|inst12                                                          ; out0             ;
; |top_level|multiplier:inst|state_machine:inst1|inst5                                                           ; |top_level|multiplier:inst|state_machine:inst1|inst5                                                           ; out0             ;
; |top_level|instruction_load:inst12|inst8                                                                       ; |top_level|instruction_load:inst12|inst8                                                                       ; out0             ;
; |top_level|instruction_load:inst12|inst45                                                                      ; |top_level|instruction_load:inst12|inst45                                                                      ; regout           ;
; |top_level|instruction_load:inst12|inst4                                                                       ; |top_level|instruction_load:inst12|inst4                                                                       ; out0             ;
; |top_level|instruction_load:inst12|inst1                                                                       ; |top_level|instruction_load:inst12|inst1                                                                       ; out0             ;
; |top_level|instruction_load:inst12|inst37                                                                      ; |top_level|instruction_load:inst12|inst37                                                                      ; out0             ;
; |top_level|instruction_load:inst12|inst2                                                                       ; |top_level|instruction_load:inst12|inst2                                                                       ; regout           ;
; |top_level|instruction_load:inst12|inst2~0                                                                     ; |top_level|instruction_load:inst12|inst2~0                                                                     ; out0             ;
; |top_level|instruction_load:inst12|inst2~1                                                                     ; |top_level|instruction_load:inst12|inst2~1                                                                     ; out0             ;
; |top_level|instruction_load:inst12|inst2~2                                                                     ; |top_level|instruction_load:inst12|inst2~2                                                                     ; out0             ;
; |top_level|instruction_load:inst12|inst                                                                        ; |top_level|instruction_load:inst12|inst                                                                        ; out0             ;
; |top_level|instruction_load:inst12|inst5                                                                       ; |top_level|instruction_load:inst12|inst5                                                                       ; out0             ;
; |top_level|instruction_decode:inst1|inst69                                                                     ; |top_level|instruction_decode:inst1|inst69                                                                     ; out0             ;
; |top_level|instruction_decode:inst1|inst50                                                                     ; |top_level|instruction_decode:inst1|inst50                                                                     ; out0             ;
; |top_level|instruction_decode:inst1|inst35                                                                     ; |top_level|instruction_decode:inst1|inst35                                                                     ; out0             ;
; |top_level|instruction_decode:inst1|inst18                                                                     ; |top_level|instruction_decode:inst1|inst18                                                                     ; out0             ;
; |top_level|instruction_decode:inst1|inst11                                                                     ; |top_level|instruction_decode:inst1|inst11                                                                     ; out0             ;
; |top_level|instruction_decode:inst1|inst4                                                                      ; |top_level|instruction_decode:inst1|inst4                                                                      ; out0             ;
; |top_level|instruction_decode:inst1|inst70                                                                     ; |top_level|instruction_decode:inst1|inst70                                                                     ; out0             ;
; |top_level|instruction_decode:inst1|inst51                                                                     ; |top_level|instruction_decode:inst1|inst51                                                                     ; out0             ;
; |top_level|instruction_decode:inst1|inst14                                                                     ; |top_level|instruction_decode:inst1|inst14                                                                     ; out0             ;
; |top_level|instruction_decode:inst1|inst12                                                                     ; |top_level|instruction_decode:inst1|inst12                                                                     ; out0             ;
; |top_level|instruction_decode:inst1|inst67                                                                     ; |top_level|instruction_decode:inst1|inst67                                                                     ; out0             ;
; |top_level|instruction_decode:inst1|inst66                                                                     ; |top_level|instruction_decode:inst1|inst66                                                                     ; out0             ;
; |top_level|instruction_decode:inst1|inst39                                                                     ; |top_level|instruction_decode:inst1|inst39                                                                     ; out0             ;
; |top_level|instruction_decode:inst1|inst10                                                                     ; |top_level|instruction_decode:inst1|inst10                                                                     ; out0             ;
; |top_level|instruction_decode:inst1|inst38                                                                     ; |top_level|instruction_decode:inst1|inst38                                                                     ; out0             ;
; |top_level|instruction_decode:inst1|inst41                                                                     ; |top_level|instruction_decode:inst1|inst41                                                                     ; out0             ;
; |top_level|instruction_decode:inst1|inst63                                                                     ; |top_level|instruction_decode:inst1|inst63                                                                     ; out0             ;
; |top_level|instruction_decode:inst1|inst55                                                                     ; |top_level|instruction_decode:inst1|inst55                                                                     ; out0             ;
; |top_level|instruction_decode:inst1|inst13                                                                     ; |top_level|instruction_decode:inst1|inst13                                                                     ; out0             ;
; |top_level|instruction_decode:inst1|inst21                                                                     ; |top_level|instruction_decode:inst1|inst21                                                                     ; out0             ;
; |top_level|instruction_decode:inst1|inst22                                                                     ; |top_level|instruction_decode:inst1|inst22                                                                     ; out0             ;
; |top_level|instruction_decode:inst1|inst                                                                       ; |top_level|instruction_decode:inst1|inst                                                                       ; out0             ;
; |top_level|instruction_decode:inst1|inst31                                                                     ; |top_level|instruction_decode:inst1|inst31                                                                     ; out0             ;
; |top_level|instruction_decode:inst1|inst32                                                                     ; |top_level|instruction_decode:inst1|inst32                                                                     ; out0             ;
; |top_level|instruction_decode:inst1|inst46                                                                     ; |top_level|instruction_decode:inst1|inst46                                                                     ; out0             ;
; |top_level|instruction_decode:inst1|inst59                                                                     ; |top_level|instruction_decode:inst1|inst59                                                                     ; out0             ;
; |top_level|instruction_decode:inst1|inst37[3]                                                                  ; |top_level|instruction_decode:inst1|inst37[3]                                                                  ; out0             ;
; |top_level|instruction_decode:inst1|inst37[2]                                                                  ; |top_level|instruction_decode:inst1|inst37[2]                                                                  ; out0             ;
; |top_level|instruction_decode:inst1|inst37[1]                                                                  ; |top_level|instruction_decode:inst1|inst37[1]                                                                  ; out0             ;
; |top_level|instruction_decode:inst1|inst37[0]                                                                  ; |top_level|instruction_decode:inst1|inst37[0]                                                                  ; out0             ;
; |top_level|instruction_decode:inst1|inst45                                                                     ; |top_level|instruction_decode:inst1|inst45                                                                     ; out0             ;
; |top_level|instruction_decode:inst1|inst9                                                                      ; |top_level|instruction_decode:inst1|inst9                                                                      ; out0             ;
; |top_level|instruction_decode:inst1|busmux:inst58|lpm_mux:$00000|mux_5fc:auto_generated|result_node[2]~0       ; |top_level|instruction_decode:inst1|busmux:inst58|lpm_mux:$00000|mux_5fc:auto_generated|result_node[2]~0       ; out0             ;
; |top_level|instruction_decode:inst1|busmux:inst58|lpm_mux:$00000|mux_5fc:auto_generated|result_node[2]~1       ; |top_level|instruction_decode:inst1|busmux:inst58|lpm_mux:$00000|mux_5fc:auto_generated|result_node[2]~1       ; out0             ;
; |top_level|instruction_decode:inst1|busmux:inst58|lpm_mux:$00000|mux_5fc:auto_generated|result_node[2]         ; |top_level|instruction_decode:inst1|busmux:inst58|lpm_mux:$00000|mux_5fc:auto_generated|result_node[2]         ; out0             ;
; |top_level|instruction_decode:inst1|busmux:inst58|lpm_mux:$00000|mux_5fc:auto_generated|result_node[1]~2       ; |top_level|instruction_decode:inst1|busmux:inst58|lpm_mux:$00000|mux_5fc:auto_generated|result_node[1]~2       ; out0             ;
; |top_level|instruction_decode:inst1|busmux:inst58|lpm_mux:$00000|mux_5fc:auto_generated|result_node[1]~3       ; |top_level|instruction_decode:inst1|busmux:inst58|lpm_mux:$00000|mux_5fc:auto_generated|result_node[1]~3       ; out0             ;
; |top_level|instruction_decode:inst1|busmux:inst58|lpm_mux:$00000|mux_5fc:auto_generated|result_node[1]         ; |top_level|instruction_decode:inst1|busmux:inst58|lpm_mux:$00000|mux_5fc:auto_generated|result_node[1]         ; out0             ;
; |top_level|instruction_decode:inst1|busmux:inst58|lpm_mux:$00000|mux_5fc:auto_generated|result_node[0]~4       ; |top_level|instruction_decode:inst1|busmux:inst58|lpm_mux:$00000|mux_5fc:auto_generated|result_node[0]~4       ; out0             ;
; |top_level|instruction_decode:inst1|busmux:inst58|lpm_mux:$00000|mux_5fc:auto_generated|result_node[0]         ; |top_level|instruction_decode:inst1|busmux:inst58|lpm_mux:$00000|mux_5fc:auto_generated|result_node[0]         ; out0             ;
; |top_level|instruction_decode:inst1|mul_decode:inst2|inst9                                                     ; |top_level|instruction_decode:inst1|mul_decode:inst2|inst9                                                     ; out0             ;
; |top_level|instruction_decode:inst1|mul_decode:inst2|inst45                                                    ; |top_level|instruction_decode:inst1|mul_decode:inst2|inst45                                                    ; regout           ;
; |top_level|instruction_decode:inst1|mul_decode:inst2|inst45~0                                                  ; |top_level|instruction_decode:inst1|mul_decode:inst2|inst45~0                                                  ; out0             ;
; |top_level|instruction_decode:inst1|mul_decode:inst2|inst45~2                                                  ; |top_level|instruction_decode:inst1|mul_decode:inst2|inst45~2                                                  ; out0             ;
; |top_level|instruction_decode:inst1|mul_decode:inst2|inst26                                                    ; |top_level|instruction_decode:inst1|mul_decode:inst2|inst26                                                    ; regout           ;
; |top_level|instruction_decode:inst1|mul_decode:inst2|inst26~0                                                  ; |top_level|instruction_decode:inst1|mul_decode:inst2|inst26~0                                                  ; out0             ;
; |top_level|instruction_decode:inst1|mul_decode:inst2|inst26~1                                                  ; |top_level|instruction_decode:inst1|mul_decode:inst2|inst26~1                                                  ; out0             ;
; |top_level|instruction_decode:inst1|mul_decode:inst2|inst26~2                                                  ; |top_level|instruction_decode:inst1|mul_decode:inst2|inst26~2                                                  ; out0             ;
; |top_level|instruction_decode:inst1|mul_decode:inst2|inst46                                                    ; |top_level|instruction_decode:inst1|mul_decode:inst2|inst46                                                    ; out0             ;
; |top_level|instruction_decode:inst1|mul_decode:inst2|inst                                                      ; |top_level|instruction_decode:inst1|mul_decode:inst2|inst                                                      ; out0             ;
; |top_level|instruction_decode:inst1|mul_decode:inst2|inst2                                                     ; |top_level|instruction_decode:inst1|mul_decode:inst2|inst2                                                     ; regout           ;
; |top_level|instruction_decode:inst1|mul_decode:inst2|inst2~0                                                   ; |top_level|instruction_decode:inst1|mul_decode:inst2|inst2~0                                                   ; out0             ;
; |top_level|instruction_decode:inst1|mul_decode:inst2|inst2~1                                                   ; |top_level|instruction_decode:inst1|mul_decode:inst2|inst2~1                                                   ; out0             ;
; |top_level|instruction_decode:inst1|mul_decode:inst2|inst2~2                                                   ; |top_level|instruction_decode:inst1|mul_decode:inst2|inst2~2                                                   ; out0             ;
; |top_level|instruction_decode:inst1|mul_decode:inst2|inst47                                                    ; |top_level|instruction_decode:inst1|mul_decode:inst2|inst47                                                    ; out0             ;
; |top_level|instruction_decode:inst1|mul_decode:inst2|inst4                                                     ; |top_level|instruction_decode:inst1|mul_decode:inst2|inst4                                                     ; out0             ;
; |top_level|instruction_decode:inst1|mul_decode:inst2|inst1                                                     ; |top_level|instruction_decode:inst1|mul_decode:inst2|inst1                                                     ; out0             ;
; |top_level|instruction_decode:inst1|mul_decode:inst2|inst53                                                    ; |top_level|instruction_decode:inst1|mul_decode:inst2|inst53                                                    ; out0             ;
; |top_level|instruction_decode:inst1|str_decode:inst62|inst51                                                   ; |top_level|instruction_decode:inst1|str_decode:inst62|inst51                                                   ; out0             ;
; |top_level|instruction_decode:inst1|str_decode:inst62|inst45                                                   ; |top_level|instruction_decode:inst1|str_decode:inst62|inst45                                                   ; regout           ;
; |top_level|instruction_decode:inst1|str_decode:inst62|inst45~0                                                 ; |top_level|instruction_decode:inst1|str_decode:inst62|inst45~0                                                 ; out0             ;
; |top_level|instruction_decode:inst1|str_decode:inst62|inst45~2                                                 ; |top_level|instruction_decode:inst1|str_decode:inst62|inst45~2                                                 ; out0             ;
; |top_level|instruction_decode:inst1|str_decode:inst62|inst26                                                   ; |top_level|instruction_decode:inst1|str_decode:inst62|inst26                                                   ; regout           ;
; |top_level|instruction_decode:inst1|str_decode:inst62|inst26~0                                                 ; |top_level|instruction_decode:inst1|str_decode:inst62|inst26~0                                                 ; out0             ;
; |top_level|instruction_decode:inst1|str_decode:inst62|inst26~1                                                 ; |top_level|instruction_decode:inst1|str_decode:inst62|inst26~1                                                 ; out0             ;
; |top_level|instruction_decode:inst1|str_decode:inst62|inst26~2                                                 ; |top_level|instruction_decode:inst1|str_decode:inst62|inst26~2                                                 ; out0             ;
; |top_level|instruction_decode:inst1|str_decode:inst62|inst46                                                   ; |top_level|instruction_decode:inst1|str_decode:inst62|inst46                                                   ; out0             ;
; |top_level|instruction_decode:inst1|str_decode:inst62|inst48                                                   ; |top_level|instruction_decode:inst1|str_decode:inst62|inst48                                                   ; out0             ;
; |top_level|instruction_decode:inst1|str_decode:inst62|inst2                                                    ; |top_level|instruction_decode:inst1|str_decode:inst62|inst2                                                    ; regout           ;
; |top_level|instruction_decode:inst1|str_decode:inst62|inst2~0                                                  ; |top_level|instruction_decode:inst1|str_decode:inst62|inst2~0                                                  ; out0             ;
; |top_level|instruction_decode:inst1|str_decode:inst62|inst2~1                                                  ; |top_level|instruction_decode:inst1|str_decode:inst62|inst2~1                                                  ; out0             ;
; |top_level|instruction_decode:inst1|str_decode:inst62|inst2~2                                                  ; |top_level|instruction_decode:inst1|str_decode:inst62|inst2~2                                                  ; out0             ;
; |top_level|instruction_decode:inst1|str_decode:inst62|inst47                                                   ; |top_level|instruction_decode:inst1|str_decode:inst62|inst47                                                   ; out0             ;
; |top_level|instruction_decode:inst1|str_decode:inst62|inst53                                                   ; |top_level|instruction_decode:inst1|str_decode:inst62|inst53                                                   ; out0             ;
; |top_level|instruction_decode:inst1|ldr_decode:inst68|inst8                                                    ; |top_level|instruction_decode:inst1|ldr_decode:inst68|inst8                                                    ; out0             ;
; |top_level|instruction_decode:inst1|ldr_decode:inst68|inst                                                     ; |top_level|instruction_decode:inst1|ldr_decode:inst68|inst                                                     ; regout           ;
; |top_level|instruction_decode:inst1|ldr_decode:inst68|inst~0                                                   ; |top_level|instruction_decode:inst1|ldr_decode:inst68|inst~0                                                   ; out0             ;
; |top_level|instruction_decode:inst1|ldr_decode:inst68|inst~2                                                   ; |top_level|instruction_decode:inst1|ldr_decode:inst68|inst~2                                                   ; out0             ;
; |top_level|instruction_decode:inst1|ldr_decode:inst68|inst24                                                   ; |top_level|instruction_decode:inst1|ldr_decode:inst68|inst24                                                   ; regout           ;
; |top_level|instruction_decode:inst1|ldr_decode:inst68|inst24~0                                                 ; |top_level|instruction_decode:inst1|ldr_decode:inst68|inst24~0                                                 ; out0             ;
; |top_level|instruction_decode:inst1|ldr_decode:inst68|inst24~1                                                 ; |top_level|instruction_decode:inst1|ldr_decode:inst68|inst24~1                                                 ; out0             ;
; |top_level|instruction_decode:inst1|ldr_decode:inst68|inst24~2                                                 ; |top_level|instruction_decode:inst1|ldr_decode:inst68|inst24~2                                                 ; out0             ;
; |top_level|instruction_decode:inst1|ldr_decode:inst68|inst44                                                   ; |top_level|instruction_decode:inst1|ldr_decode:inst68|inst44                                                   ; out0             ;
; |top_level|instruction_decode:inst1|ldr_decode:inst68|inst34                                                   ; |top_level|instruction_decode:inst1|ldr_decode:inst68|inst34                                                   ; out0             ;
; |top_level|instruction_decode:inst1|ldr_decode:inst68|inst1                                                    ; |top_level|instruction_decode:inst1|ldr_decode:inst68|inst1                                                    ; regout           ;
; |top_level|instruction_decode:inst1|ldr_decode:inst68|inst1~0                                                  ; |top_level|instruction_decode:inst1|ldr_decode:inst68|inst1~0                                                  ; out0             ;
; |top_level|instruction_decode:inst1|ldr_decode:inst68|inst1~1                                                  ; |top_level|instruction_decode:inst1|ldr_decode:inst68|inst1~1                                                  ; out0             ;
; |top_level|instruction_decode:inst1|ldr_decode:inst68|inst1~2                                                  ; |top_level|instruction_decode:inst1|ldr_decode:inst68|inst1~2                                                  ; out0             ;
; |top_level|instruction_decode:inst1|ldr_decode:inst68|inst25                                                   ; |top_level|instruction_decode:inst1|ldr_decode:inst68|inst25                                                   ; out0             ;
; |top_level|instruction_decode:inst1|ldr_decode:inst68|inst37                                                   ; |top_level|instruction_decode:inst1|ldr_decode:inst68|inst37                                                   ; out0             ;
; |top_level|instruction_decode:inst1|ldi_decode:inst40|inst34                                                   ; |top_level|instruction_decode:inst1|ldi_decode:inst40|inst34                                                   ; out0             ;
; |top_level|instruction_decode:inst1|ldi_decode:inst40|inst                                                     ; |top_level|instruction_decode:inst1|ldi_decode:inst40|inst                                                     ; regout           ;
; |top_level|instruction_decode:inst1|ldi_decode:inst40|inst~0                                                   ; |top_level|instruction_decode:inst1|ldi_decode:inst40|inst~0                                                   ; out0             ;
; |top_level|instruction_decode:inst1|ldi_decode:inst40|inst~2                                                   ; |top_level|instruction_decode:inst1|ldi_decode:inst40|inst~2                                                   ; out0             ;
; |top_level|instruction_decode:inst1|ldi_decode:inst40|inst24                                                   ; |top_level|instruction_decode:inst1|ldi_decode:inst40|inst24                                                   ; regout           ;
; |top_level|instruction_decode:inst1|ldi_decode:inst40|inst24~0                                                 ; |top_level|instruction_decode:inst1|ldi_decode:inst40|inst24~0                                                 ; out0             ;
; |top_level|instruction_decode:inst1|ldi_decode:inst40|inst24~1                                                 ; |top_level|instruction_decode:inst1|ldi_decode:inst40|inst24~1                                                 ; out0             ;
; |top_level|instruction_decode:inst1|ldi_decode:inst40|inst24~2                                                 ; |top_level|instruction_decode:inst1|ldi_decode:inst40|inst24~2                                                 ; out0             ;
; |top_level|instruction_decode:inst1|ldi_decode:inst40|inst44                                                   ; |top_level|instruction_decode:inst1|ldi_decode:inst40|inst44                                                   ; out0             ;
; |top_level|instruction_decode:inst1|ldi_decode:inst40|inst25                                                   ; |top_level|instruction_decode:inst1|ldi_decode:inst40|inst25                                                   ; out0             ;
; |top_level|instruction_decode:inst1|ldi_decode:inst40|inst1                                                    ; |top_level|instruction_decode:inst1|ldi_decode:inst40|inst1                                                    ; regout           ;
; |top_level|instruction_decode:inst1|ldi_decode:inst40|inst1~0                                                  ; |top_level|instruction_decode:inst1|ldi_decode:inst40|inst1~0                                                  ; out0             ;
; |top_level|instruction_decode:inst1|ldi_decode:inst40|inst1~1                                                  ; |top_level|instruction_decode:inst1|ldi_decode:inst40|inst1~1                                                  ; out0             ;
; |top_level|instruction_decode:inst1|ldi_decode:inst40|inst1~2                                                  ; |top_level|instruction_decode:inst1|ldi_decode:inst40|inst1~2                                                  ; out0             ;
; |top_level|instruction_decode:inst1|ldi_decode:inst40|inst8                                                    ; |top_level|instruction_decode:inst1|ldi_decode:inst40|inst8                                                    ; out0             ;
; |top_level|instruction_decode:inst1|ldi_decode:inst40|inst37                                                   ; |top_level|instruction_decode:inst1|ldi_decode:inst40|inst37                                                   ; out0             ;
+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                      ; Output Port Name                                                                                               ; Output Port Type ;
+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------------+
; |top_level|r1_select                                                                                           ; |top_level|r1_select                                                                                           ; pin_out          ;
; |top_level|inst3[3]                                                                                            ; |top_level|inst3[3]                                                                                            ; out              ;
; |top_level|inst3[1]                                                                                            ; |top_level|inst3[1]                                                                                            ; out              ;
; |top_level|alu_r0[1]                                                                                           ; |top_level|alu_r0[1]                                                                                           ; pin_out          ;
; |top_level|alu_r1[0]                                                                                           ; |top_level|alu_r1[0]                                                                                           ; pin_out          ;
; |top_level|alu_r1[2]                                                                                           ; |top_level|alu_r1[2]                                                                                           ; pin_out          ;
; |top_level|mul_b_select[1]                                                                                     ; |top_level|mul_b_select[1]                                                                                     ; pin_out          ;
; |top_level|mul_a_select[0]                                                                                     ; |top_level|mul_a_select[0]                                                                                     ; pin_out          ;
; |top_level|mul_a_select[1]                                                                                     ; |top_level|mul_a_select[1]                                                                                     ; pin_out          ;
; |top_level|mem_inst[8]                                                                                         ; |top_level|mem_inst[8]                                                                                         ; pin_out          ;
; |top_level|overflow_generate:inst4|overflow~1                                                                  ; |top_level|overflow_generate:inst4|overflow~1                                                                  ; out0             ;
; |top_level|overflow_generate:inst4|overflow~2                                                                  ; |top_level|overflow_generate:inst4|overflow~2                                                                  ; out0             ;
; |top_level|overflow_generate:inst4|overflow~3                                                                  ; |top_level|overflow_generate:inst4|overflow~3                                                                  ; out0             ;
; |top_level|overflow_generate:inst4|overflow~4                                                                  ; |top_level|overflow_generate:inst4|overflow~4                                                                  ; out0             ;
; |top_level|overflow_generate:inst4|overflow~5                                                                  ; |top_level|overflow_generate:inst4|overflow~5                                                                  ; out0             ;
; |top_level|overflow_generate:inst4|overflow~6                                                                  ; |top_level|overflow_generate:inst4|overflow~6                                                                  ; out0             ;
; |top_level|overflow_generate:inst4|overflow~7                                                                  ; |top_level|overflow_generate:inst4|overflow~7                                                                  ; out0             ;
; |top_level|overflow_generate:inst4|overflow~8                                                                  ; |top_level|overflow_generate:inst4|overflow~8                                                                  ; out0             ;
; |top_level|overflow_generate:inst4|overflow~9                                                                  ; |top_level|overflow_generate:inst4|overflow~9                                                                  ; out0             ;
; |top_level|overflow_generate:inst4|overflow~10                                                                 ; |top_level|overflow_generate:inst4|overflow~10                                                                 ; out0             ;
; |top_level|overflow_generate:inst4|overflow~11                                                                 ; |top_level|overflow_generate:inst4|overflow~11                                                                 ; out0             ;
; |top_level|overflow_generate:inst4|overflow~12                                                                 ; |top_level|overflow_generate:inst4|overflow~12                                                                 ; out0             ;
; |top_level|overflow_generate:inst4|overflow~13                                                                 ; |top_level|overflow_generate:inst4|overflow~13                                                                 ; out0             ;
; |top_level|overflow_generate:inst4|overflow~14                                                                 ; |top_level|overflow_generate:inst4|overflow~14                                                                 ; out0             ;
; |top_level|overflow_generate:inst4|overflow~19                                                                 ; |top_level|overflow_generate:inst4|overflow~19                                                                 ; out0             ;
; |top_level|overflow_generate:inst4|overflow~20                                                                 ; |top_level|overflow_generate:inst4|overflow~20                                                                 ; out0             ;
; |top_level|overflow_generate:inst4|overflow~23                                                                 ; |top_level|overflow_generate:inst4|overflow~23                                                                 ; out0             ;
; |top_level|overflow_generate:inst4|overflow~24                                                                 ; |top_level|overflow_generate:inst4|overflow~24                                                                 ; out0             ;
; |top_level|overflow_generate:inst4|overflow~31                                                                 ; |top_level|overflow_generate:inst4|overflow~31                                                                 ; out0             ;
; |top_level|overflow_generate:inst4|overflow~33                                                                 ; |top_level|overflow_generate:inst4|overflow~33                                                                 ; out0             ;
; |top_level|overflow_generate:inst4|overflow~34                                                                 ; |top_level|overflow_generate:inst4|overflow~34                                                                 ; out0             ;
; |top_level|overflow_generate:inst4|overflow~36                                                                 ; |top_level|overflow_generate:inst4|overflow~36                                                                 ; out0             ;
; |top_level|overflow_generate:inst4|overflow~37                                                                 ; |top_level|overflow_generate:inst4|overflow~37                                                                 ; out0             ;
; |top_level|overflow_generate:inst4|overflow~40                                                                 ; |top_level|overflow_generate:inst4|overflow~40                                                                 ; out0             ;
; |top_level|overflow_generate:inst4|overflow~42                                                                 ; |top_level|overflow_generate:inst4|overflow~42                                                                 ; out0             ;
; |top_level|overflow_generate:inst4|overflow~43                                                                 ; |top_level|overflow_generate:inst4|overflow~43                                                                 ; out0             ;
; |top_level|overflow_generate:inst4|overflow~44                                                                 ; |top_level|overflow_generate:inst4|overflow~44                                                                 ; out0             ;
; |top_level|overflow_generate:inst4|overflow~46                                                                 ; |top_level|overflow_generate:inst4|overflow~46                                                                 ; out0             ;
; |top_level|overflow_generate:inst4|overflow~47                                                                 ; |top_level|overflow_generate:inst4|overflow~47                                                                 ; out0             ;
; |top_level|overflow_generate:inst4|overflow~48                                                                 ; |top_level|overflow_generate:inst4|overflow~48                                                                 ; out0             ;
; |top_level|overflow_generate:inst4|overflow~50                                                                 ; |top_level|overflow_generate:inst4|overflow~50                                                                 ; out0             ;
; |top_level|overflow_generate:inst4|overflow~51                                                                 ; |top_level|overflow_generate:inst4|overflow~51                                                                 ; out0             ;
; |top_level|overflow_generate:inst4|overflow~52                                                                 ; |top_level|overflow_generate:inst4|overflow~52                                                                 ; out0             ;
; |top_level|overflow_generate:inst4|overflow~54                                                                 ; |top_level|overflow_generate:inst4|overflow~54                                                                 ; out0             ;
; |top_level|overflow_generate:inst4|overflow~55                                                                 ; |top_level|overflow_generate:inst4|overflow~55                                                                 ; out0             ;
; |top_level|overflow_generate:inst4|overflow~56                                                                 ; |top_level|overflow_generate:inst4|overflow~56                                                                 ; out0             ;
; |top_level|overflow_generate:inst4|overflow~58                                                                 ; |top_level|overflow_generate:inst4|overflow~58                                                                 ; out0             ;
; |top_level|overflow_generate:inst4|overflow~59                                                                 ; |top_level|overflow_generate:inst4|overflow~59                                                                 ; out0             ;
; |top_level|overflow_generate:inst4|overflow~60                                                                 ; |top_level|overflow_generate:inst4|overflow~60                                                                 ; out0             ;
; |top_level|overflow_generate:inst4|overflow~62                                                                 ; |top_level|overflow_generate:inst4|overflow~62                                                                 ; out0             ;
; |top_level|overflow_generate:inst4|overflow~63                                                                 ; |top_level|overflow_generate:inst4|overflow~63                                                                 ; out0             ;
; |top_level|overflow_generate:inst4|overflow~64                                                                 ; |top_level|overflow_generate:inst4|overflow~64                                                                 ; out0             ;
; |top_level|overflow_generate:inst4|overflow~67                                                                 ; |top_level|overflow_generate:inst4|overflow~67                                                                 ; out0             ;
; |top_level|overflow_generate:inst4|overflow~68                                                                 ; |top_level|overflow_generate:inst4|overflow~68                                                                 ; out0             ;
; |top_level|overflow_generate:inst4|overflow~69                                                                 ; |top_level|overflow_generate:inst4|overflow~69                                                                 ; out0             ;
; |top_level|overflow_generate:inst4|overflow~73                                                                 ; |top_level|overflow_generate:inst4|overflow~73                                                                 ; out0             ;
; |top_level|overflow_generate:inst4|overflow~74                                                                 ; |top_level|overflow_generate:inst4|overflow~74                                                                 ; out0             ;
; |top_level|overflow_generate:inst4|overflow~76                                                                 ; |top_level|overflow_generate:inst4|overflow~76                                                                 ; out0             ;
; |top_level|overflow_generate:inst4|overflow~77                                                                 ; |top_level|overflow_generate:inst4|overflow~77                                                                 ; out0             ;
; |top_level|overflow_generate:inst4|overflow~78                                                                 ; |top_level|overflow_generate:inst4|overflow~78                                                                 ; out0             ;
; |top_level|instruction_mem:inst6|data[8]                                                                       ; |top_level|instruction_mem:inst6|data[8]                                                                       ; out0             ;
; |top_level|instruction_mem:inst6|inst15[8]                                                                     ; |top_level|instruction_mem:inst6|inst15[8]                                                                     ; out              ;
; |top_level|instruction_mem:inst6|inst15[7]                                                                     ; |top_level|instruction_mem:inst6|inst15[7]                                                                     ; out              ;
; |top_level|instruction_mem:inst6|inst15[6]                                                                     ; |top_level|instruction_mem:inst6|inst15[6]                                                                     ; out              ;
; |top_level|instruction_mem:inst6|inst15[5]                                                                     ; |top_level|instruction_mem:inst6|inst15[5]                                                                     ; out              ;
; |top_level|instruction_mem:inst6|inst15[3]                                                                     ; |top_level|instruction_mem:inst6|inst15[3]                                                                     ; out              ;
; |top_level|instruction_mem:inst6|inst15[1]                                                                     ; |top_level|instruction_mem:inst6|inst15[1]                                                                     ; out              ;
; |top_level|instruction_mem:inst6|inst15[0]                                                                     ; |top_level|instruction_mem:inst6|inst15[0]                                                                     ; out              ;
; |top_level|instruction_mem:inst6|inst23[8]                                                                     ; |top_level|instruction_mem:inst6|inst23[8]                                                                     ; out              ;
; |top_level|instruction_mem:inst6|inst23[6]                                                                     ; |top_level|instruction_mem:inst6|inst23[6]                                                                     ; out              ;
; |top_level|instruction_mem:inst6|inst23[5]                                                                     ; |top_level|instruction_mem:inst6|inst23[5]                                                                     ; out              ;
; |top_level|instruction_mem:inst6|inst23[4]                                                                     ; |top_level|instruction_mem:inst6|inst23[4]                                                                     ; out              ;
; |top_level|instruction_mem:inst6|inst23[3]                                                                     ; |top_level|instruction_mem:inst6|inst23[3]                                                                     ; out              ;
; |top_level|instruction_mem:inst6|inst23[1]                                                                     ; |top_level|instruction_mem:inst6|inst23[1]                                                                     ; out              ;
; |top_level|instruction_mem:inst6|inst23[0]                                                                     ; |top_level|instruction_mem:inst6|inst23[0]                                                                     ; out              ;
; |top_level|instruction_mem:inst6|inst35[7]                                                                     ; |top_level|instruction_mem:inst6|inst35[7]                                                                     ; out              ;
; |top_level|instruction_mem:inst6|inst35[6]                                                                     ; |top_level|instruction_mem:inst6|inst35[6]                                                                     ; out              ;
; |top_level|instruction_mem:inst6|inst35[5]                                                                     ; |top_level|instruction_mem:inst6|inst35[5]                                                                     ; out              ;
; |top_level|instruction_mem:inst6|inst35[4]                                                                     ; |top_level|instruction_mem:inst6|inst35[4]                                                                     ; out              ;
; |top_level|instruction_mem:inst6|inst35[2]                                                                     ; |top_level|instruction_mem:inst6|inst35[2]                                                                     ; out              ;
; |top_level|instruction_mem:inst6|inst35[1]                                                                     ; |top_level|instruction_mem:inst6|inst35[1]                                                                     ; out              ;
; |top_level|instruction_mem:inst6|inst35[0]                                                                     ; |top_level|instruction_mem:inst6|inst35[0]                                                                     ; out              ;
; |top_level|instruction_mem:inst6|inst47[8]                                                                     ; |top_level|instruction_mem:inst6|inst47[8]                                                                     ; out              ;
; |top_level|instruction_mem:inst6|inst47[7]                                                                     ; |top_level|instruction_mem:inst6|inst47[7]                                                                     ; out              ;
; |top_level|instruction_mem:inst6|inst47[5]                                                                     ; |top_level|instruction_mem:inst6|inst47[5]                                                                     ; out              ;
; |top_level|instruction_mem:inst6|inst47[3]                                                                     ; |top_level|instruction_mem:inst6|inst47[3]                                                                     ; out              ;
; |top_level|instruction_mem:inst6|inst47[2]                                                                     ; |top_level|instruction_mem:inst6|inst47[2]                                                                     ; out              ;
; |top_level|instruction_mem:inst6|inst47[0]                                                                     ; |top_level|instruction_mem:inst6|inst47[0]                                                                     ; out              ;
; |top_level|instruction_mem:inst6|inst63[8]                                                                     ; |top_level|instruction_mem:inst6|inst63[8]                                                                     ; out              ;
; |top_level|instruction_mem:inst6|inst63[7]                                                                     ; |top_level|instruction_mem:inst6|inst63[7]                                                                     ; out              ;
; |top_level|instruction_mem:inst6|inst63[5]                                                                     ; |top_level|instruction_mem:inst6|inst63[5]                                                                     ; out              ;
; |top_level|instruction_mem:inst6|inst63[3]                                                                     ; |top_level|instruction_mem:inst6|inst63[3]                                                                     ; out              ;
; |top_level|instruction_mem:inst6|inst63[1]                                                                     ; |top_level|instruction_mem:inst6|inst63[1]                                                                     ; out              ;
; |top_level|instruction_mem:inst6|inst63[0]                                                                     ; |top_level|instruction_mem:inst6|inst63[0]                                                                     ; out              ;
; |top_level|instruction_mem:inst6|inst73[4]                                                                     ; |top_level|instruction_mem:inst6|inst73[4]                                                                     ; out              ;
; |top_level|instruction_mem:inst6|inst73[0]                                                                     ; |top_level|instruction_mem:inst6|inst73[0]                                                                     ; out              ;
; |top_level|mul_mux:inst10|inst8[2]                                                                             ; |top_level|mul_mux:inst10|inst8[2]                                                                             ; out0             ;
; |top_level|mul_mux:inst10|inst6[3]                                                                             ; |top_level|mul_mux:inst10|inst6[3]                                                                             ; out0             ;
; |top_level|mul_mux:inst10|inst6[2]                                                                             ; |top_level|mul_mux:inst10|inst6[2]                                                                             ; out0             ;
; |top_level|mul_mux:inst10|inst6[1]                                                                             ; |top_level|mul_mux:inst10|inst6[1]                                                                             ; out0             ;
; |top_level|mul_mux:inst10|inst6[0]                                                                             ; |top_level|mul_mux:inst10|inst6[0]                                                                             ; out0             ;
; |top_level|mul_mux:inst10|inst3                                                                                ; |top_level|mul_mux:inst10|inst3                                                                                ; out0             ;
; |top_level|mul_mux:inst10|inst7[3]                                                                             ; |top_level|mul_mux:inst10|inst7[3]                                                                             ; out0             ;
; |top_level|mul_mux:inst10|inst7[2]                                                                             ; |top_level|mul_mux:inst10|inst7[2]                                                                             ; out0             ;
; |top_level|mul_mux:inst10|inst7[1]                                                                             ; |top_level|mul_mux:inst10|inst7[1]                                                                             ; out0             ;
; |top_level|mul_mux:inst10|inst7[0]                                                                             ; |top_level|mul_mux:inst10|inst7[0]                                                                             ; out0             ;
; |top_level|mul_mux:inst10|inst2                                                                                ; |top_level|mul_mux:inst10|inst2                                                                                ; out0             ;
; |top_level|mul_mux:inst10|inst1[2]                                                                             ; |top_level|mul_mux:inst10|inst1[2]                                                                             ; out0             ;
; |top_level|mul_mux:inst10|inst                                                                                 ; |top_level|mul_mux:inst10|inst                                                                                 ; out0             ;
; |top_level|data_mem2:inst18|inst13                                                                             ; |top_level|data_mem2:inst18|inst13                                                                             ; out              ;
; |top_level|data_mem2:inst18|inst40[3]                                                                          ; |top_level|data_mem2:inst18|inst40[3]                                                                          ; out              ;
; |top_level|data_mem2:inst18|inst40[1]                                                                          ; |top_level|data_mem2:inst18|inst40[1]                                                                          ; out              ;
; |top_level|data_mem2:inst18|inst37                                                                             ; |top_level|data_mem2:inst18|inst37                                                                             ; regout           ;
; |top_level|data_mem2:inst18|inst36[3]                                                                          ; |top_level|data_mem2:inst18|inst36[3]                                                                          ; out0             ;
; |top_level|data_mem2:inst18|inst36[1]                                                                          ; |top_level|data_mem2:inst18|inst36[1]                                                                          ; out0             ;
; |top_level|data_mem2:inst18|inst42                                                                             ; |top_level|data_mem2:inst18|inst42                                                                             ; regout           ;
; |top_level|data_mem2:inst18|inst29                                                                             ; |top_level|data_mem2:inst18|inst29                                                                             ; out              ;
; |top_level|data_mem2:inst18|inst2                                                                              ; |top_level|data_mem2:inst18|inst2                                                                              ; out              ;
; |top_level|data_mem2:inst18|inst1                                                                              ; |top_level|data_mem2:inst18|inst1                                                                              ; out              ;
; |top_level|4bit_register:R1|inst1                                                                              ; |top_level|4bit_register:R1|inst1                                                                              ; regout           ;
; |top_level|4bit_register:R1|inst8                                                                              ; |top_level|4bit_register:R1|inst8                                                                              ; out0             ;
; |top_level|4bit_register:R1|inst3                                                                              ; |top_level|4bit_register:R1|inst3                                                                              ; regout           ;
; |top_level|4bit_register:R1|inst10                                                                             ; |top_level|4bit_register:R1|inst10                                                                             ; out0             ;
; |top_level|4bit_register:R1|inst11                                                                             ; |top_level|4bit_register:R1|inst11                                                                             ; out              ;
; |top_level|4bit_register:R1|inst12                                                                             ; |top_level|4bit_register:R1|inst12                                                                             ; out              ;
; |top_level|4bit_register:R1|inst13                                                                             ; |top_level|4bit_register:R1|inst13                                                                             ; out              ;
; |top_level|4bit_register:R1|inst14                                                                             ; |top_level|4bit_register:R1|inst14                                                                             ; out              ;
; |top_level|4bit_register:R0|inst2                                                                              ; |top_level|4bit_register:R0|inst2                                                                              ; regout           ;
; |top_level|4bit_register:R0|inst9                                                                              ; |top_level|4bit_register:R0|inst9                                                                              ; out0             ;
; |top_level|4bit_register:R0|inst11                                                                             ; |top_level|4bit_register:R0|inst11                                                                             ; out              ;
; |top_level|4bit_register:R0|inst12                                                                             ; |top_level|4bit_register:R0|inst12                                                                             ; out              ;
; |top_level|4bit_register:R0|inst13                                                                             ; |top_level|4bit_register:R0|inst13                                                                             ; out              ;
; |top_level|4bit_register:R0|inst14                                                                             ; |top_level|4bit_register:R0|inst14                                                                             ; out              ;
; |top_level|4bit_register:A|inst12                                                                              ; |top_level|4bit_register:A|inst12                                                                              ; out              ;
; |top_level|4bit_register:A|inst14                                                                              ; |top_level|4bit_register:A|inst14                                                                              ; out              ;
; |top_level|mul_mux:inst8|inst6[3]                                                                              ; |top_level|mul_mux:inst8|inst6[3]                                                                              ; out0             ;
; |top_level|mul_mux:inst8|inst6[1]                                                                              ; |top_level|mul_mux:inst8|inst6[1]                                                                              ; out0             ;
; |top_level|mul_mux:inst8|inst6[0]                                                                              ; |top_level|mul_mux:inst8|inst6[0]                                                                              ; out0             ;
; |top_level|mul_mux:inst8|inst7[3]                                                                              ; |top_level|mul_mux:inst8|inst7[3]                                                                              ; out0             ;
; |top_level|mul_mux:inst8|inst7[2]                                                                              ; |top_level|mul_mux:inst8|inst7[2]                                                                              ; out0             ;
; |top_level|mul_mux:inst8|inst7[1]                                                                              ; |top_level|mul_mux:inst8|inst7[1]                                                                              ; out0             ;
; |top_level|mul_mux:inst8|inst7[0]                                                                              ; |top_level|mul_mux:inst8|inst7[0]                                                                              ; out0             ;
; |top_level|mul_mux:inst8|inst2                                                                                 ; |top_level|mul_mux:inst8|inst2                                                                                 ; out0             ;
; |top_level|mul_mux:inst8|inst1[2]                                                                              ; |top_level|mul_mux:inst8|inst1[2]                                                                              ; out0             ;
; |top_level|multiplier:inst|bit_flips:inst|inst38                                                               ; |top_level|multiplier:inst|bit_flips:inst|inst38                                                               ; out0             ;
; |top_level|multiplier:inst|bit_flips:inst|inst35                                                               ; |top_level|multiplier:inst|bit_flips:inst|inst35                                                               ; out0             ;
; |top_level|multiplier:inst|bit_flips:inst|inst12                                                               ; |top_level|multiplier:inst|bit_flips:inst|inst12                                                               ; out0             ;
; |top_level|multiplier:inst|bit_flips:inst|inst34                                                               ; |top_level|multiplier:inst|bit_flips:inst|inst34                                                               ; out0             ;
; |top_level|multiplier:inst|bit_flips:inst|inst36                                                               ; |top_level|multiplier:inst|bit_flips:inst|inst36                                                               ; out0             ;
; |top_level|multiplier:inst|bit_flips:inst|inst50                                                               ; |top_level|multiplier:inst|bit_flips:inst|inst50                                                               ; out0             ;
; |top_level|multiplier:inst|bit_flips:inst|inst49                                                               ; |top_level|multiplier:inst|bit_flips:inst|inst49                                                               ; out0             ;
; |top_level|multiplier:inst|bit_flips:inst|inst32                                                               ; |top_level|multiplier:inst|bit_flips:inst|inst32                                                               ; out0             ;
; |top_level|multiplier:inst|bit_flips:inst|inst9                                                                ; |top_level|multiplier:inst|bit_flips:inst|inst9                                                                ; out0             ;
; |top_level|multiplier:inst|bit_flips:inst|inst33                                                               ; |top_level|multiplier:inst|bit_flips:inst|inst33                                                               ; out0             ;
; |top_level|multiplier:inst|bit_flips:inst|inst47                                                               ; |top_level|multiplier:inst|bit_flips:inst|inst47                                                               ; out0             ;
; |top_level|multiplier:inst|bit_flips:inst|inst46                                                               ; |top_level|multiplier:inst|bit_flips:inst|inst46                                                               ; out0             ;
; |top_level|multiplier:inst|bit_flips:inst|inst43                                                               ; |top_level|multiplier:inst|bit_flips:inst|inst43                                                               ; out0             ;
; |top_level|multiplier:inst|bit_flips:inst|inst40                                                               ; |top_level|multiplier:inst|bit_flips:inst|inst40                                                               ; out0             ;
; |top_level|multiplier:inst|bit_flips:inst|inst44                                                               ; |top_level|multiplier:inst|bit_flips:inst|inst44                                                               ; out0             ;
; |top_level|multiplier:inst|bit_flips:inst|inst30                                                               ; |top_level|multiplier:inst|bit_flips:inst|inst30                                                               ; out0             ;
; |top_level|multiplier:inst|bit_flips:inst|busmux:inst41|lpm_mux:$00000|mux_6fc:auto_generated|result_node[2]~3 ; |top_level|multiplier:inst|bit_flips:inst|busmux:inst41|lpm_mux:$00000|mux_6fc:auto_generated|result_node[2]~3 ; out0             ;
; |top_level|multiplier:inst|bit_flips:inst|busmux:inst42|lpm_mux:$00000|mux_6fc:auto_generated|result_node[2]~2 ; |top_level|multiplier:inst|bit_flips:inst|busmux:inst42|lpm_mux:$00000|mux_6fc:auto_generated|result_node[2]~2 ; out0             ;
; |top_level|multiplier:inst|bit_flips:inst|busmux:inst42|lpm_mux:$00000|mux_6fc:auto_generated|result_node[2]~3 ; |top_level|multiplier:inst|bit_flips:inst|busmux:inst42|lpm_mux:$00000|mux_6fc:auto_generated|result_node[2]~3 ; out0             ;
; |top_level|multiplier:inst|bit_flips:inst|busmux:inst42|lpm_mux:$00000|mux_6fc:auto_generated|result_node[2]   ; |top_level|multiplier:inst|bit_flips:inst|busmux:inst42|lpm_mux:$00000|mux_6fc:auto_generated|result_node[2]   ; out0             ;
; |top_level|multiplier:inst|adder_subtractor:inst25|simple_adder:inst3|inst1                                    ; |top_level|multiplier:inst|adder_subtractor:inst25|simple_adder:inst3|inst1                                    ; out0             ;
; |top_level|multiplier:inst|adder_subtractor:inst25|CLA_logic:inst4|inst4                                       ; |top_level|multiplier:inst|adder_subtractor:inst25|CLA_logic:inst4|inst4                                       ; out0             ;
; |top_level|multiplier:inst|adder_subtractor:inst25|CLA_logic:inst4|inst7                                       ; |top_level|multiplier:inst|adder_subtractor:inst25|CLA_logic:inst4|inst7                                       ; out0             ;
; |top_level|multiplier:inst|adder_subtractor:inst25|CLA_logic:inst4|inst8                                       ; |top_level|multiplier:inst|adder_subtractor:inst25|CLA_logic:inst4|inst8                                       ; out0             ;
; |top_level|multiplier:inst|adder_subtractor:inst25|CLA_logic:inst4|inst6                                       ; |top_level|multiplier:inst|adder_subtractor:inst25|CLA_logic:inst4|inst6                                       ; out0             ;
; |top_level|multiplier:inst|input_select:inst9|inst1                                                            ; |top_level|multiplier:inst|input_select:inst9|inst1                                                            ; out0             ;
; |top_level|multiplier:inst|input_select:inst9|inst3                                                            ; |top_level|multiplier:inst|input_select:inst9|inst3                                                            ; out0             ;
; |top_level|multiplier:inst|input_select:inst9|inst4                                                            ; |top_level|multiplier:inst|input_select:inst9|inst4                                                            ; out0             ;
; |top_level|instruction_decode:inst1|inst57                                                                     ; |top_level|instruction_decode:inst1|inst57                                                                     ; out0             ;
; |top_level|instruction_decode:inst1|inst52                                                                     ; |top_level|instruction_decode:inst1|inst52                                                                     ; out0             ;
; |top_level|instruction_decode:inst1|inst20                                                                     ; |top_level|instruction_decode:inst1|inst20                                                                     ; out0             ;
; |top_level|instruction_decode:inst1|inst64                                                                     ; |top_level|instruction_decode:inst1|inst64                                                                     ; out0             ;
; |top_level|instruction_decode:inst1|inst65                                                                     ; |top_level|instruction_decode:inst1|inst65                                                                     ; out0             ;
; |top_level|instruction_decode:inst1|inst7                                                                      ; |top_level|instruction_decode:inst1|inst7                                                                      ; out0             ;
; |top_level|instruction_decode:inst1|inst3                                                                      ; |top_level|instruction_decode:inst1|inst3                                                                      ; out0             ;
; |top_level|instruction_decode:inst1|inst8                                                                      ; |top_level|instruction_decode:inst1|inst8                                                                      ; out0             ;
; |top_level|instruction_decode:inst1|busmux:inst58|lpm_mux:$00000|mux_5fc:auto_generated|result_node[0]~5       ; |top_level|instruction_decode:inst1|busmux:inst58|lpm_mux:$00000|mux_5fc:auto_generated|result_node[0]~5       ; out0             ;
; |top_level|instruction_decode:inst1|mul_decode:inst2|inst45~1                                                  ; |top_level|instruction_decode:inst1|mul_decode:inst2|inst45~1                                                  ; out0             ;
; |top_level|instruction_decode:inst1|str_decode:inst62|inst45~1                                                 ; |top_level|instruction_decode:inst1|str_decode:inst62|inst45~1                                                 ; out0             ;
; |top_level|instruction_decode:inst1|ldr_decode:inst68|inst~1                                                   ; |top_level|instruction_decode:inst1|ldr_decode:inst68|inst~1                                                   ; out0             ;
; |top_level|instruction_decode:inst1|ldi_decode:inst40|inst~1                                                   ; |top_level|instruction_decode:inst1|ldi_decode:inst40|inst~1                                                   ; out0             ;
+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                      ; Output Port Name                                                                                               ; Output Port Type ;
+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------------+
; |top_level|alu_a[0]                                                                                            ; |top_level|alu_a[0]                                                                                            ; pin_out          ;
; |top_level|alu_a[1]                                                                                            ; |top_level|alu_a[1]                                                                                            ; pin_out          ;
; |top_level|alu_a[2]                                                                                            ; |top_level|alu_a[2]                                                                                            ; pin_out          ;
; |top_level|alu_a[3]                                                                                            ; |top_level|alu_a[3]                                                                                            ; pin_out          ;
; |top_level|r1_select                                                                                           ; |top_level|r1_select                                                                                           ; pin_out          ;
; |top_level|inst3[2]                                                                                            ; |top_level|inst3[2]                                                                                            ; out              ;
; |top_level|inst3[0]                                                                                            ; |top_level|inst3[0]                                                                                            ; out              ;
; |top_level|mul_data[5]                                                                                         ; |top_level|mul_data[5]                                                                                         ; pin_out          ;
; |top_level|mul_data[6]                                                                                         ; |top_level|mul_data[6]                                                                                         ; pin_out          ;
; |top_level|mul_data[7]                                                                                         ; |top_level|mul_data[7]                                                                                         ; pin_out          ;
; |top_level|mul_data[8]                                                                                         ; |top_level|mul_data[8]                                                                                         ; pin_out          ;
; |top_level|alu_r0[0]                                                                                           ; |top_level|alu_r0[0]                                                                                           ; pin_out          ;
; |top_level|alu_r0[1]                                                                                           ; |top_level|alu_r0[1]                                                                                           ; pin_out          ;
; |top_level|alu_r0[2]                                                                                           ; |top_level|alu_r0[2]                                                                                           ; pin_out          ;
; |top_level|alu_r0[3]                                                                                           ; |top_level|alu_r0[3]                                                                                           ; pin_out          ;
; |top_level|alu_r1[0]                                                                                           ; |top_level|alu_r1[0]                                                                                           ; pin_out          ;
; |top_level|alu_r1[1]                                                                                           ; |top_level|alu_r1[1]                                                                                           ; pin_out          ;
; |top_level|alu_r1[2]                                                                                           ; |top_level|alu_r1[2]                                                                                           ; pin_out          ;
; |top_level|alu_r1[3]                                                                                           ; |top_level|alu_r1[3]                                                                                           ; pin_out          ;
; |top_level|instruction_address[2]                                                                              ; |top_level|instruction_address[2]                                                                              ; pin_out          ;
; |top_level|overflow_generate:inst4|overflow~29                                                                 ; |top_level|overflow_generate:inst4|overflow~29                                                                 ; out0             ;
; |top_level|overflow_generate:inst4|overflow~32                                                                 ; |top_level|overflow_generate:inst4|overflow~32                                                                 ; out0             ;
; |top_level|instruction_pointer:inst11|address[2]                                                               ; |top_level|instruction_pointer:inst11|address[2]                                                               ; out0             ;
; |top_level|instruction_pointer:inst11|inst2                                                                    ; |top_level|instruction_pointer:inst11|inst2                                                                    ; regout           ;
; |top_level|instruction_pointer:inst11|inst2~1                                                                  ; |top_level|instruction_pointer:inst11|inst2~1                                                                  ; out0             ;
; |top_level|instruction_mem:inst6|inst15[4]                                                                     ; |top_level|instruction_mem:inst6|inst15[4]                                                                     ; out              ;
; |top_level|instruction_mem:inst6|inst15[2]                                                                     ; |top_level|instruction_mem:inst6|inst15[2]                                                                     ; out              ;
; |top_level|instruction_mem:inst6|inst                                                                          ; |top_level|instruction_mem:inst6|inst                                                                          ; out0             ;
; |top_level|instruction_mem:inst6|inst23[7]                                                                     ; |top_level|instruction_mem:inst6|inst23[7]                                                                     ; out              ;
; |top_level|instruction_mem:inst6|inst23[2]                                                                     ; |top_level|instruction_mem:inst6|inst23[2]                                                                     ; out              ;
; |top_level|instruction_mem:inst6|inst35[8]                                                                     ; |top_level|instruction_mem:inst6|inst35[8]                                                                     ; out              ;
; |top_level|instruction_mem:inst6|inst35[3]                                                                     ; |top_level|instruction_mem:inst6|inst35[3]                                                                     ; out              ;
; |top_level|instruction_mem:inst6|inst47[6]                                                                     ; |top_level|instruction_mem:inst6|inst47[6]                                                                     ; out              ;
; |top_level|instruction_mem:inst6|inst47[4]                                                                     ; |top_level|instruction_mem:inst6|inst47[4]                                                                     ; out              ;
; |top_level|instruction_mem:inst6|inst47[1]                                                                     ; |top_level|instruction_mem:inst6|inst47[1]                                                                     ; out              ;
; |top_level|instruction_mem:inst6|inst63[6]                                                                     ; |top_level|instruction_mem:inst6|inst63[6]                                                                     ; out              ;
; |top_level|instruction_mem:inst6|inst63[4]                                                                     ; |top_level|instruction_mem:inst6|inst63[4]                                                                     ; out              ;
; |top_level|instruction_mem:inst6|inst63[2]                                                                     ; |top_level|instruction_mem:inst6|inst63[2]                                                                     ; out              ;
; |top_level|instruction_mem:inst6|inst73[8]                                                                     ; |top_level|instruction_mem:inst6|inst73[8]                                                                     ; out              ;
; |top_level|instruction_mem:inst6|inst73[7]                                                                     ; |top_level|instruction_mem:inst6|inst73[7]                                                                     ; out              ;
; |top_level|instruction_mem:inst6|inst73[6]                                                                     ; |top_level|instruction_mem:inst6|inst73[6]                                                                     ; out              ;
; |top_level|instruction_mem:inst6|inst73[5]                                                                     ; |top_level|instruction_mem:inst6|inst73[5]                                                                     ; out              ;
; |top_level|instruction_mem:inst6|inst73[3]                                                                     ; |top_level|instruction_mem:inst6|inst73[3]                                                                     ; out              ;
; |top_level|instruction_mem:inst6|inst73[2]                                                                     ; |top_level|instruction_mem:inst6|inst73[2]                                                                     ; out              ;
; |top_level|instruction_mem:inst6|inst73[1]                                                                     ; |top_level|instruction_mem:inst6|inst73[1]                                                                     ; out              ;
; |top_level|mul_mux:inst10|inst8[3]                                                                             ; |top_level|mul_mux:inst10|inst8[3]                                                                             ; out0             ;
; |top_level|mul_mux:inst10|inst8[1]                                                                             ; |top_level|mul_mux:inst10|inst8[1]                                                                             ; out0             ;
; |top_level|mul_mux:inst10|inst8[0]                                                                             ; |top_level|mul_mux:inst10|inst8[0]                                                                             ; out0             ;
; |top_level|mul_mux:inst10|inst6[3]                                                                             ; |top_level|mul_mux:inst10|inst6[3]                                                                             ; out0             ;
; |top_level|mul_mux:inst10|inst6[1]                                                                             ; |top_level|mul_mux:inst10|inst6[1]                                                                             ; out0             ;
; |top_level|mul_mux:inst10|inst7[3]                                                                             ; |top_level|mul_mux:inst10|inst7[3]                                                                             ; out0             ;
; |top_level|mul_mux:inst10|inst7[1]                                                                             ; |top_level|mul_mux:inst10|inst7[1]                                                                             ; out0             ;
; |top_level|mul_mux:inst10|inst1[3]                                                                             ; |top_level|mul_mux:inst10|inst1[3]                                                                             ; out0             ;
; |top_level|mul_mux:inst10|inst1[2]                                                                             ; |top_level|mul_mux:inst10|inst1[2]                                                                             ; out0             ;
; |top_level|mul_mux:inst10|inst1[1]                                                                             ; |top_level|mul_mux:inst10|inst1[1]                                                                             ; out0             ;
; |top_level|mul_mux:inst10|inst1[0]                                                                             ; |top_level|mul_mux:inst10|inst1[0]                                                                             ; out0             ;
; |top_level|data_mem2:inst18|inst30                                                                             ; |top_level|data_mem2:inst18|inst30                                                                             ; out              ;
; |top_level|data_mem2:inst18|inst40[2]                                                                          ; |top_level|data_mem2:inst18|inst40[2]                                                                          ; out              ;
; |top_level|data_mem2:inst18|inst40[0]                                                                          ; |top_level|data_mem2:inst18|inst40[0]                                                                          ; out              ;
; |top_level|data_mem2:inst18|inst37                                                                             ; |top_level|data_mem2:inst18|inst37                                                                             ; regout           ;
; |top_level|data_mem2:inst18|inst41                                                                             ; |top_level|data_mem2:inst18|inst41                                                                             ; regout           ;
; |top_level|data_mem2:inst18|inst42                                                                             ; |top_level|data_mem2:inst18|inst42                                                                             ; regout           ;
; |top_level|data_mem2:inst18|inst43                                                                             ; |top_level|data_mem2:inst18|inst43                                                                             ; regout           ;
; |top_level|data_mem2:inst18|inst3                                                                              ; |top_level|data_mem2:inst18|inst3                                                                              ; out              ;
; |top_level|data_mem2:inst18|inst31                                                                             ; |top_level|data_mem2:inst18|inst31                                                                             ; out              ;
; |top_level|data_mem2:inst18|inst32                                                                             ; |top_level|data_mem2:inst18|inst32                                                                             ; out              ;
; |top_level|4bit_register:R1|inst                                                                               ; |top_level|4bit_register:R1|inst                                                                               ; regout           ;
; |top_level|4bit_register:R1|inst1                                                                              ; |top_level|4bit_register:R1|inst1                                                                              ; regout           ;
; |top_level|4bit_register:R1|inst8                                                                              ; |top_level|4bit_register:R1|inst8                                                                              ; out0             ;
; |top_level|4bit_register:R1|inst2                                                                              ; |top_level|4bit_register:R1|inst2                                                                              ; regout           ;
; |top_level|4bit_register:R1|inst3                                                                              ; |top_level|4bit_register:R1|inst3                                                                              ; regout           ;
; |top_level|4bit_register:R1|inst10                                                                             ; |top_level|4bit_register:R1|inst10                                                                             ; out0             ;
; |top_level|4bit_register:R1|inst11                                                                             ; |top_level|4bit_register:R1|inst11                                                                             ; out              ;
; |top_level|4bit_register:R1|inst12                                                                             ; |top_level|4bit_register:R1|inst12                                                                             ; out              ;
; |top_level|4bit_register:R1|inst13                                                                             ; |top_level|4bit_register:R1|inst13                                                                             ; out              ;
; |top_level|4bit_register:R1|inst14                                                                             ; |top_level|4bit_register:R1|inst14                                                                             ; out              ;
; |top_level|4bit_register:R0|inst                                                                               ; |top_level|4bit_register:R0|inst                                                                               ; regout           ;
; |top_level|4bit_register:R0|inst1                                                                              ; |top_level|4bit_register:R0|inst1                                                                              ; regout           ;
; |top_level|4bit_register:R0|inst2                                                                              ; |top_level|4bit_register:R0|inst2                                                                              ; regout           ;
; |top_level|4bit_register:R0|inst9                                                                              ; |top_level|4bit_register:R0|inst9                                                                              ; out0             ;
; |top_level|4bit_register:R0|inst3                                                                              ; |top_level|4bit_register:R0|inst3                                                                              ; regout           ;
; |top_level|4bit_register:R0|inst11                                                                             ; |top_level|4bit_register:R0|inst11                                                                             ; out              ;
; |top_level|4bit_register:R0|inst12                                                                             ; |top_level|4bit_register:R0|inst12                                                                             ; out              ;
; |top_level|4bit_register:R0|inst13                                                                             ; |top_level|4bit_register:R0|inst13                                                                             ; out              ;
; |top_level|4bit_register:R0|inst14                                                                             ; |top_level|4bit_register:R0|inst14                                                                             ; out              ;
; |top_level|4bit_register:A|inst                                                                                ; |top_level|4bit_register:A|inst                                                                                ; regout           ;
; |top_level|4bit_register:A|inst1                                                                               ; |top_level|4bit_register:A|inst1                                                                               ; regout           ;
; |top_level|4bit_register:A|inst2                                                                               ; |top_level|4bit_register:A|inst2                                                                               ; regout           ;
; |top_level|4bit_register:A|inst3                                                                               ; |top_level|4bit_register:A|inst3                                                                               ; regout           ;
; |top_level|4bit_register:A|inst11                                                                              ; |top_level|4bit_register:A|inst11                                                                              ; out              ;
; |top_level|4bit_register:A|inst13                                                                              ; |top_level|4bit_register:A|inst13                                                                              ; out              ;
; |top_level|mul_mux:inst8|inst6[3]                                                                              ; |top_level|mul_mux:inst8|inst6[3]                                                                              ; out0             ;
; |top_level|mul_mux:inst8|inst6[1]                                                                              ; |top_level|mul_mux:inst8|inst6[1]                                                                              ; out0             ;
; |top_level|mul_mux:inst8|inst7[3]                                                                              ; |top_level|mul_mux:inst8|inst7[3]                                                                              ; out0             ;
; |top_level|mul_mux:inst8|inst7[1]                                                                              ; |top_level|mul_mux:inst8|inst7[1]                                                                              ; out0             ;
; |top_level|mul_mux:inst8|inst1[2]                                                                              ; |top_level|mul_mux:inst8|inst1[2]                                                                              ; out0             ;
; |top_level|multiplier:inst|bit_flips:inst|busmux:inst42|lpm_mux:$00000|mux_6fc:auto_generated|result_node[3]~0 ; |top_level|multiplier:inst|bit_flips:inst|busmux:inst42|lpm_mux:$00000|mux_6fc:auto_generated|result_node[3]~0 ; out0             ;
; |top_level|multiplier:inst|bit_flips:inst|busmux:inst42|lpm_mux:$00000|mux_6fc:auto_generated|result_node[3]   ; |top_level|multiplier:inst|bit_flips:inst|busmux:inst42|lpm_mux:$00000|mux_6fc:auto_generated|result_node[3]   ; out0             ;
; |top_level|multiplier:inst|bit_flips:inst|busmux:inst42|lpm_mux:$00000|mux_6fc:auto_generated|result_node[1]~4 ; |top_level|multiplier:inst|bit_flips:inst|busmux:inst42|lpm_mux:$00000|mux_6fc:auto_generated|result_node[1]~4 ; out0             ;
; |top_level|multiplier:inst|bit_flips:inst|busmux:inst42|lpm_mux:$00000|mux_6fc:auto_generated|result_node[1]   ; |top_level|multiplier:inst|bit_flips:inst|busmux:inst42|lpm_mux:$00000|mux_6fc:auto_generated|result_node[1]   ; out0             ;
; |top_level|multiplier:inst|bit_flips:inst|busmux:inst42|lpm_mux:$00000|mux_6fc:auto_generated|result_node[0]~6 ; |top_level|multiplier:inst|bit_flips:inst|busmux:inst42|lpm_mux:$00000|mux_6fc:auto_generated|result_node[0]~6 ; out0             ;
; |top_level|multiplier:inst|bit_flips:inst|busmux:inst42|lpm_mux:$00000|mux_6fc:auto_generated|result_node[0]   ; |top_level|multiplier:inst|bit_flips:inst|busmux:inst42|lpm_mux:$00000|mux_6fc:auto_generated|result_node[0]   ; out0             ;
; |top_level|multiplier:inst|adder_subtractor:inst25|simple_adder:inst7|inst1                                    ; |top_level|multiplier:inst|adder_subtractor:inst25|simple_adder:inst7|inst1                                    ; out0             ;
; |top_level|multiplier:inst|adder_subtractor:inst25|simple_adder:inst2|inst1                                    ; |top_level|multiplier:inst|adder_subtractor:inst25|simple_adder:inst2|inst1                                    ; out0             ;
; |top_level|multiplier:inst|adder_subtractor:inst25|CLA_logic:inst4|inst2                                       ; |top_level|multiplier:inst|adder_subtractor:inst25|CLA_logic:inst4|inst2                                       ; out0             ;
; |top_level|multiplier:inst|adder_subtractor:inst25|CLA_logic:inst4|inst3                                       ; |top_level|multiplier:inst|adder_subtractor:inst25|CLA_logic:inst4|inst3                                       ; out0             ;
; |top_level|multiplier:inst|adder_subtractor:inst25|CLA_logic:inst4|inst4                                       ; |top_level|multiplier:inst|adder_subtractor:inst25|CLA_logic:inst4|inst4                                       ; out0             ;
; |top_level|multiplier:inst|adder_subtractor:inst25|CLA_logic:inst4|inst5                                       ; |top_level|multiplier:inst|adder_subtractor:inst25|CLA_logic:inst4|inst5                                       ; out0             ;
; |top_level|multiplier:inst|adder_subtractor:inst25|CLA_logic:inst4|inst8                                       ; |top_level|multiplier:inst|adder_subtractor:inst25|CLA_logic:inst4|inst8                                       ; out0             ;
; |top_level|multiplier:inst|add_subt_select:inst21|inst3                                                        ; |top_level|multiplier:inst|add_subt_select:inst21|inst3                                                        ; out0             ;
; |top_level|multiplier:inst|add_subt_select:inst21|inst6                                                        ; |top_level|multiplier:inst|add_subt_select:inst21|inst6                                                        ; out0             ;
; |top_level|multiplier:inst|add_subt_select:inst21|inst21                                                       ; |top_level|multiplier:inst|add_subt_select:inst21|inst21                                                       ; out0             ;
; |top_level|multiplier:inst|add_subt_select:inst21|inst7                                                        ; |top_level|multiplier:inst|add_subt_select:inst21|inst7                                                        ; out0             ;
; |top_level|multiplier:inst|add_subt_select:inst21|inst10                                                       ; |top_level|multiplier:inst|add_subt_select:inst21|inst10                                                       ; out0             ;
; |top_level|multiplier:inst|input_select:inst9|inst1                                                            ; |top_level|multiplier:inst|input_select:inst9|inst1                                                            ; out0             ;
; |top_level|multiplier:inst|input_select:inst9|inst3                                                            ; |top_level|multiplier:inst|input_select:inst9|inst3                                                            ; out0             ;
; |top_level|multiplier:inst|input_select:inst9|inst4                                                            ; |top_level|multiplier:inst|input_select:inst9|inst4                                                            ; out0             ;
; |top_level|multiplier:inst|np_register:inst16|inst                                                             ; |top_level|multiplier:inst|np_register:inst16|inst                                                             ; regout           ;
; |top_level|multiplier:inst|np_register:inst16|inst1                                                            ; |top_level|multiplier:inst|np_register:inst16|inst1                                                            ; regout           ;
; |top_level|multiplier:inst|np_register:inst16|inst2                                                            ; |top_level|multiplier:inst|np_register:inst16|inst2                                                            ; regout           ;
; |top_level|multiplier:inst|np_register:inst16|inst3                                                            ; |top_level|multiplier:inst|np_register:inst16|inst3                                                            ; regout           ;
; |top_level|instruction_decode:inst1|inst57                                                                     ; |top_level|instruction_decode:inst1|inst57                                                                     ; out0             ;
; |top_level|instruction_decode:inst1|inst52                                                                     ; |top_level|instruction_decode:inst1|inst52                                                                     ; out0             ;
; |top_level|instruction_decode:inst1|inst20                                                                     ; |top_level|instruction_decode:inst1|inst20                                                                     ; out0             ;
; |top_level|instruction_decode:inst1|inst64                                                                     ; |top_level|instruction_decode:inst1|inst64                                                                     ; out0             ;
; |top_level|instruction_decode:inst1|inst65                                                                     ; |top_level|instruction_decode:inst1|inst65                                                                     ; out0             ;
; |top_level|instruction_decode:inst1|inst44[3]                                                                  ; |top_level|instruction_decode:inst1|inst44[3]                                                                  ; out              ;
; |top_level|instruction_decode:inst1|inst44[2]                                                                  ; |top_level|instruction_decode:inst1|inst44[2]                                                                  ; out              ;
; |top_level|instruction_decode:inst1|inst44[1]                                                                  ; |top_level|instruction_decode:inst1|inst44[1]                                                                  ; out              ;
; |top_level|instruction_decode:inst1|inst44[0]                                                                  ; |top_level|instruction_decode:inst1|inst44[0]                                                                  ; out              ;
; |top_level|instruction_decode:inst1|mul_decode:inst2|inst45~1                                                  ; |top_level|instruction_decode:inst1|mul_decode:inst2|inst45~1                                                  ; out0             ;
; |top_level|instruction_decode:inst1|str_decode:inst62|inst45~1                                                 ; |top_level|instruction_decode:inst1|str_decode:inst62|inst45~1                                                 ; out0             ;
; |top_level|instruction_decode:inst1|ldr_decode:inst68|inst~1                                                   ; |top_level|instruction_decode:inst1|ldr_decode:inst68|inst~1                                                   ; out0             ;
; |top_level|instruction_decode:inst1|ldi_decode:inst40|inst~1                                                   ; |top_level|instruction_decode:inst1|ldi_decode:inst40|inst~1                                                   ; out0             ;
+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 8.0 Build 215 05/29/2008 SJ Full Version
    Info: Processing started: Sat Jan 28 17:35:01 2012
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off top_level -c top_level
Info: Using vector source file "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/top_level.vwf"
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Warning: Found clock-sensitive change during active clock edge at time 15.0 ns on register "|top_level|instruction_decode:inst1|ldr_decode:inst68|inst"
Warning: Found clock-sensitive change during active clock edge at time 25.0 ns on register "|top_level|4bit_register:R1|inst2"
Warning: Found clock-sensitive change during active clock edge at time 85.0 ns on register "|top_level|4bit_register:R0|inst"
Warning: Found clock-sensitive change during active clock edge at time 85.0 ns on register "|top_level|4bit_register:R0|inst1"
Warning: Found clock-sensitive change during active clock edge at time 85.0 ns on register "|top_level|4bit_register:R0|inst3"
Warning: Found clock-sensitive change during active clock edge at time 135.0 ns on register "|top_level|instruction_decode:inst1|mul_decode:inst2|inst45"
Warning: Found clock-sensitive change during active clock edge at time 155.0 ns on register "|top_level|multiplier:inst|np_register:inst16|inst6"
Warning: Found clock-sensitive change during active clock edge at time 205.0 ns on register "|top_level|4bit_register:A|inst"
Warning: Found clock-sensitive change during active clock edge at time 205.0 ns on register "|top_level|4bit_register:A|inst2"
Warning: Found clock-sensitive change during active clock edge at time 255.0 ns on register "|top_level|instruction_decode:inst1|str_decode:inst62|inst45"
Warning: Found clock-sensitive change during active clock edge at time 325.0 ns on register "|top_level|4bit_register:R1|inst"
Warning: Found clock-sensitive change during active clock edge at time 375.0 ns on register "|top_level|instruction_decode:inst1|ldi_decode:inst40|inst"
Warning: Found clock-sensitive change during active clock edge at time 385.0 ns on register "|top_level|4bit_register:A|inst1"
Warning: Found clock-sensitive change during active clock edge at time 385.0 ns on register "|top_level|4bit_register:A|inst3"
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      56.49 %
Info: Number of transitions in simulation is 5110
Info: Quartus II Simulator was successful. 0 errors, 14 warnings
    Info: Peak virtual memory: 108 megabytes
    Info: Processing ended: Sat Jan 28 17:35:05 2012
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:03


