m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/fpga/fpga_study_code/fpga/divider_six/pro/simulation/modelsim
T_opt
!s110 1592756415
V5O:Ez`f2V1<FjM^iJXoRN2
04 14 4 work tb_divider_six fast 0
=1-8c1645fbce02-5eef88bf-28-2dd8
o-quiet -auto_acc_if_foreign -work work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work +acc
n@_opt
OL;O;10.4;61
vdivider_six
Z1 !s110 1592756414
!i10b 1
!s100 MAV;6KZBdK^10SS?AkXEW3
Id8dUgG;?PWh2:ccFmTH6S3
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
w1592756362
8D:/fpga/fpga_study_code/fpga/divider_six/rtl/divider_six.v
FD:/fpga/fpga_study_code/fpga/divider_six/rtl/divider_six.v
L0 1
Z3 OL;L;10.4;61
r1
!s85 0
31
!s108 1592756414.251000
!s107 D:/fpga/fpga_study_code/fpga/divider_six/rtl/divider_six.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/fpga/fpga_study_code/fpga/divider_six/rtl|D:/fpga/fpga_study_code/fpga/divider_six/rtl/divider_six.v|
!i113 0
Z4 o-vlog01compat -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
!s92 -vlog01compat -work work +incdir+D:/fpga/fpga_study_code/fpga/divider_six/rtl -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
vtb_divider_six
R1
!i10b 1
!s100 9_1h7jQckD4OHnhR:f^Fh2
ICbU0kin_GSMAZH[MU]YDM3
R2
R0
w1592756139
8D:/fpga/fpga_study_code/fpga/divider_six/pro/../sim/tb_divider_six.v
FD:/fpga/fpga_study_code/fpga/divider_six/pro/../sim/tb_divider_six.v
L0 4
R3
r1
!s85 0
31
!s108 1592756414.366000
!s107 D:/fpga/fpga_study_code/fpga/divider_six/pro/../sim/tb_divider_six.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/fpga/fpga_study_code/fpga/divider_six/pro/../sim|D:/fpga/fpga_study_code/fpga/divider_six/pro/../sim/tb_divider_six.v|
!i113 0
R4
!s92 -vlog01compat -work work +incdir+D:/fpga/fpga_study_code/fpga/divider_six/pro/../sim -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
