<div id="pf28" class="pf w0 h0" data-page-no="28"><div class="pc pc28 w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bg28.png"/><div class="t m0 x9 he y17c ff1 fs1 fc0 sc0 ls0 ws0">2.4.1<span class="_ _b"> </span>ARM® Cortex™-M0+ Core Modules</div><div class="t m0 x9 hf y17d ff3 fs5 fc0 sc0 ls0 ws0">The following core modules are available on this device.</div><div class="t m0 x1b h9 y17e ff1 fs2 fc0 sc0 ls0 ws0">Table 2-2.<span class="_ _1a"> </span>Core modules</div><div class="t m0 x45 h10 y17f ff1 fs4 fc0 sc0 ls0 ws1a1">Module Description</div><div class="t m0 x2c h7 y180 ff2 fs4 fc1 sc0 ls0 ws0">ARM® Cortex™-M0+<span class="_ _1e"> </span><span class="fc0">The ARM® Cortex™-M0+ is the newest member of the Cortex M Series of</span></div><div class="t m0 x1d h7 y181 ff2 fs4 fc0 sc0 ls0 ws0">processors targeting microcontroller applications focused on very cost sensitive,</div><div class="t m0 x1d h7 y182 ff2 fs4 fc0 sc0 ls0 ws0">deterministic, interrupt driven environments. The Cortex M0+ processor is based</div><div class="t m0 x1d h7 y183 ff2 fs4 fc0 sc0 ls0 ws0">on the ARMv6 Architecture and Thumb®-2 ISA and is 100% instruction set</div><div class="t m0 x1d h7 y184 ff2 fs4 fc0 sc0 ls0 ws0">compatible with its predecessor, the Cortex-M0 core, and upward compatible to</div><div class="t m0 x1d h7 y185 ff2 fs4 fc0 sc0 ls0 ws0">Cortex-M3 and M4 cores.</div><div class="t m0 x2c h7 y186 ff2 fs4 fc1 sc0 ls0 ws1a2">NVIC <span class="fc0 ws0">The ARMv6-M exception model and nested-vectored interrupt controller (NVIC)</span></div><div class="t m0 x1d h7 y187 ff2 fs4 fc0 sc0 ls0 ws0">implement a relocatable vector table supporting many external interrupts, a single</div><div class="t m0 x1d h7 y188 ff2 fs4 fc0 sc0 ls0 ws0">non-maskable interrupt (NMI), and priority levels.</div><div class="t m0 x1d h7 y189 ff2 fs4 fc0 sc0 ls0 ws0">The NVIC replaces shadow registers with equivalent system and simplified</div><div class="t m0 x1d h7 y18a ff2 fs4 fc0 sc0 ls0 ws0">programmability. The NVIC contains the address of the function to execute for a</div><div class="t m0 x1d h7 y18b ff2 fs4 fc0 sc0 ls0 ws0">particular handler. The address is fetched via the instruction port allowing parallel</div><div class="t m0 x1d h7 y18c ff2 fs4 fc0 sc0 ls0 ws0">register stacking and look-up. The first sixteen entries are allocated to ARM</div><div class="t m0 x1d h7 y18d ff2 fs4 fc0 sc0 ls0 ws0">internal sources with the others mapping to MCU-defined interrupts.</div><div class="t m0 x2c h7 y18e ff2 fs4 fc1 sc0 ls0 ws1a3">AWIC <span class="fc0 ws0">The primary function of the Asynchronous Wake-up Interrupt Controller (AWIC) is</span></div><div class="t m0 x1d h7 y18f ff2 fs4 fc0 sc0 ls0 ws0">to detect asynchronous wake-up events in stop modes and signal to clock control</div><div class="t m0 x1d h7 y190 ff2 fs4 fc0 sc0 ls0 ws0">logic to resume system clocking. After clock restart, the NVIC observes the</div><div class="t m0 x1d h7 y191 ff2 fs4 fc0 sc0 ls0 ws0">pending interrupt and performs the normal interrupt or event processing.</div><div class="t m0 x2c h7 y192 ff2 fs4 fc0 sc0 ls0 ws0">Single-cycle I/O Port<span class="_ _1f"> </span>For high-speed, single-cycle access to peripherals, the Cortex-M0+ processor</div><div class="t m0 x1d h7 y193 ff2 fs4 fc0 sc0 ls0 ws0">implements a dedicated single-cycle I/O port.</div><div class="t m0 x2c h17 y194 ff2 fs4 fc1 sc0 ls0 ws0">Debug interfaces<span class="_ _20"> </span><span class="fc0">Most of this device&apos;s debug is based on the ARM CoreSight<span class="fs9 ws1a4 v4">™</span> architecture. One</span></div><div class="t m0 x1d h7 y195 ff2 fs4 fc0 sc0 ls0 ws0">debug interface is supported:</div><div class="t m0 x1e h7 y196 ff2 fs4 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Serial Wire Debug (SWD)</div><div class="t m0 x9 he y197 ff1 fs1 fc0 sc0 ls0 ws0">2.4.2<span class="_ _b"> </span>System Modules</div><div class="t m0 x9 hf y198 ff3 fs5 fc0 sc0 ls0 ws0">The following system modules are available on this device.</div><div class="t m0 x46 h9 y199 ff1 fs2 fc0 sc0 ls0 ws0">Table 2-3.<span class="_ _1a"> </span>System modules</div><div class="t m0 x45 h10 y19a ff1 fs4 fc0 sc0 ls0 ws1a1">Module Description</div><div class="t m0 x2c h7 y19b ff2 fs4 fc1 sc0 ls0 ws0">System integration module (SIM)<span class="_ _21"> </span><span class="fc0">The SIM includes integration logic and several module configuration settings.</span></div><div class="t m0 x2c h7 y19c ff2 fs4 fc1 sc0 ls0 ws0">System mode controller<span class="_ _22"> </span><span class="fc0">The SMC provides control and protection on entry and exit to each power mode,</span></div><div class="t m0 x1d h7 y19d ff2 fs4 fc0 sc0 ls0 ws0">control for the Power management controller (PMC), and reset entry and exit for</div><div class="t m0 x1d h7 y19e ff2 fs4 fc0 sc0 ls0 ws0">the complete MCU.</div><div class="t m0 x2c h7 y19f ff2 fs4 fc1 sc0 ls0 ws0">Power management controller (PMC)<span class="_ _23"> </span><span class="fc0">The PMC provides the user with multiple power options. Multiple modes are</span></div><div class="t m0 x1d h7 y1a0 ff2 fs4 fc0 sc0 ls0 ws0">supported that allow the user to optimize power consumption for the level of</div><div class="t m0 x1d h7 y1a1 ff2 fs4 fc0 sc0 ls0 ws0">functionality needed. Includes power-on-reset (POR) and integrated low voltage</div><div class="t m0 x1d h7 y1a2 ff2 fs4 fc0 sc0 ls0 ws0">detect (LVD) with reset (brownout) capability and selectable LVD trip points.</div><div class="t m0 x2c h7 y1a3 ff2 fs4 fc1 sc0 ls0 ws0">Miscellaneous control module (MCM)<span class="_ _23"> </span><span class="fc0">The MCM includes integration logic and details.</span></div><div class="t m0 x1b h7 y1a4 ff5 fs4 fc0 sc0 ls0 ws0">Table continues on the next page...</div><div class="t m0 x9 h10 ydd ff1 fs4 fc0 sc0 ls0 ws0">Module functional categories</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">40<span class="_ _9"> </span>Freescale Semiconductor, Inc.</div><a class="l" href="#pf30" data-dest-detail='[48,"XYZ",null,365.9,null]'><div class="d m1" style="border-style:none;position:absolute;left:56.250000px;bottom:625.800000px;width:85.392000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf33" data-dest-detail='[51,"XYZ",null,333.85,null]'><div class="d m1" style="border-style:none;position:absolute;left:56.250000px;bottom:555.300000px;width:21.501000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf37" data-dest-detail='[55,"XYZ",null,685.6,null]'><div class="d m1" style="border-style:none;position:absolute;left:56.250000px;bottom:457.400000px;width:23.499000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf97" data-dest-detail='[151,"XYZ",null,572.8,null]'><div class="d m1" style="border-style:none;position:absolute;left:56.250000px;bottom:382.400000px;width:68.031000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf38" data-dest-detail='[56,"XYZ",null,442.8,null]'><div class="d m1" style="border-style:none;position:absolute;left:56.250000px;bottom:198.200000px;width:131.040000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf39" data-dest-detail='[57,"XYZ",null,711.6,null]'><div class="d m1" style="border-style:none;position:absolute;left:56.250000px;bottom:182.700000px;width:94.527000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf39" data-dest-detail='[57,"XYZ",null,173.594,null]'><div class="d m1" style="border-style:none;position:absolute;left:56.250000px;bottom:145.200000px;width:148.536000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf3c" data-dest-detail='[60,"XYZ",null,400.6,null]'><div class="d m1" style="border-style:none;position:absolute;left:56.250000px;bottom:96.700100px;width:148.527000px;height:8.999900px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
