#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Tue Jul  5 23:02:30 2022
# Process ID: 9568
# Current directory: /home/bill
# Command line: vivado
# Log file: /home/bill/vivado.log
# Journal file: /home/bill/vivado.jou
# Running On: bill-virtual-machine, OS: Linux, CPU Frequency: 3192.000 MHz, CPU Physical cores: 4, Host memory: 8299 MB
#-----------------------------------------------------------
start_gui
create_project neorv32_project /home/bill/RISCV/neorv32_project -part xc7a35ticsg324-1L
set_property target_language VHDL [current_project]
set_property simulator_language VHDL [current_project]
add_files -scan_for_includes {/home/bill/RISCV/neorv32-setups-main_code/neorv32/sw/lib/include/neorv32_intrinsics.h /home/bill/RISCV/neorv32-setups-main_code/neorv32/sw/lib/include/neorv32.h /home/bill/RISCV/neorv32-setups-main_code/neorv32/rtl/core/neorv32_wdt.vhd /home/bill/RISCV/neorv32-setups-main_code/osflow/board_tops/neorv32_Fomu_BoardTop_Minimal.vhd /home/bill/RISCV/neorv32-setups-main_code/osflow/board_tops/neorv32_Fomu_BoardTop_MinimalBoot.vhd /home/bill/RISCV/neorv32-setups-main_code/neorv32/rtl/core/neorv32_uart.vhd /home/bill/RISCV/neorv32-setups-main_code/neorv32/sw/lib/include/neorv32_neoled.h /home/bill/RISCV/neorv32-setups-main_code/osflow/board_tops/neorv32_iCEBreaker_BoardTop_MinimalBoot.vhd /home/bill/RISCV/neorv32-setups-main_code/quartus/de0-nano-test-setup-qsys/neorv32_ProcessorTop_Test.vhd /home/bill/RISCV/neorv32-setups-main_code/neorv32/sw/lib/include/neorv32_twi.h /home/bill/RISCV/neorv32-setups-main_code/neorv32/sim/uart_rx_pkg.vhd /home/bill/RISCV/neorv32-setups-main_code/neorv32/rtl/core/neorv32_debug_dm.vhd /home/bill/RISCV/neorv32-setups-main_code/neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd /home/bill/RISCV/neorv32-setups-main_code/neorv32/rtl/core/neorv32_xip.vhd /home/bill/RISCV/neorv32-setups-main_code/neorv32/rtl/core/neorv32_cpu_cp_muldiv.vhd /home/bill/RISCV/neorv32-setups-main_code/neorv32/rtl/core/neorv32_busswitch.vhd /home/bill/RISCV/neorv32-setups-main_code/neorv32/rtl/core/neorv32_icache.vhd /home/bill/RISCV/neorv32-setups-main_code/osflow/devices/ice40/neorv32_imem.ice40up_spram.vhd /home/bill/RISCV/neorv32-setups-main_code/osflow/devices/ecp5/ecp5_components.vhd /home/bill/RISCV/neorv32-setups-main_code/neorv32/sw/example/demo_freeRTOS/chip_specific_extensions/neorv32/freertos_risc_v_chip_specific_extensions.h /home/bill/RISCV/neorv32-setups-main_code/osflow/board_tops/neorv32_Fomu_MixedLanguage_ClkGen.v /home/bill/RISCV/neorv32-setups-main_code/neorv32/rtl/processor_templates/neorv32_ProcessorTop_MinimalBoot.vhd /home/bill/RISCV/neorv32-setups-main_code/neorv32/rtl/core/neorv32_mtime.vhd /home/bill/RISCV/neorv32-setups-main_code/neorv32/rtl/processor_templates/neorv32_ProcessorTop_UP5KDemo.vhd /home/bill/RISCV/neorv32-setups-main_code/neorv32/rtl/test_setups/neorv32_test_setup_bootloader.vhd /home/bill/RISCV/neorv32-setups-main_code/osflow/devices/ice40/sb_ice40_components.vhd /home/bill/RISCV/neorv32-setups-main_code/neorv32/sw/lib/include/neorv32_cpu_cfu.h /home/bill/RISCV/neorv32-setups-main_code/osflow/board_tops/neorv32_iCEBreaker_BoardTop_UP5KDemo.vhd /home/bill/RISCV/neorv32-setups-main_code/neorv32/sw/lib/include/neorv32_gpio.h /home/bill/RISCV/neorv32-setups-main_code/neorv32/rtl/core/neorv32_debug_dtm.vhd /home/bill/RISCV/neorv32-setups-main_code/neorv32/sim/simple/uart_rx.simple.vhd /home/bill/RISCV/neorv32-setups-main_code/neorv32/rtl/system_integration/neorv32_litex_core_complex.vhd /home/bill/RISCV/neorv32-setups-main_code/neorv32/rtl/core/neorv32_wishbone.vhd /home/bill/RISCV/neorv32-setups-main_code/neorv32/sw/example/coremark/coremark.h /home/bill/RISCV/neorv32-setups-main_code/neorv32/rtl/core/neorv32_fifo.vhd /home/bill/RISCV/neorv32-setups-main_code/neorv32/rtl/core/neorv32_application_image.vhd /home/bill/RISCV/neorv32-setups-main_code/neorv32/sim/simple/neorv32_imem.simple.vhd /home/bill/RISCV/neorv32-setups-main_code/osflow/board_tops/neorv32_Fomu_BoardTop_UP5KDemo.vhd /home/bill/RISCV/neorv32-setups-main_code/neorv32/rtl/core/neorv32_boot_rom.vhd /home/bill/RISCV/neorv32-setups-main_code/neorv32/sw/example/coremark/core_portme.h /home/bill/RISCV/neorv32-setups-main_code/osflow/board_tops/neorv32_iCESugar-v1.5_BoardTop_MinimalBoot.vhd /home/bill/RISCV/neorv32-setups-main_code/neorv32/sw/lib/include/neorv32_mtime.h /home/bill/RISCV/neorv32-setups-main_code/quartus/de0-nano-test-setup-avalonmm-wrapper/dmem_ram.vhd /home/bill/RISCV/neorv32-setups-main_code/neorv32/rtl/core/neorv32_sysinfo.vhd /home/bill/RISCV/neorv32-setups-main_code/osflow/board_tops/neorv32_IceZumAlhambraII_BoardTop_MinimalBoot.vhd /home/bill/RISCV/neorv32-setups-main_code/neorv32/rtl/core/neorv32_cfs.vhd /home/bill/RISCV/neorv32-setups-main_code/neorv32/sim/simple/neorv32_imem.iram.simple.vhd /home/bill/RISCV/neorv32-setups-main_code/neorv32/rtl/core/neorv32_cpu_cp_cfu.vhd /home/bill/RISCV/neorv32-setups-main_code/neorv32/sw/lib/include/neorv32_slink.h /home/bill/RISCV/neorv32-setups-main_code/osflow/board_tops/neorv32_UPDuino-v3.0_BoardTop_MinimalBoot.vhd /home/bill/RISCV/neorv32-setups-main_code/neorv32/rtl/core/neorv32_gpio.vhd /home/bill/RISCV/neorv32-setups-main_code/neorv32/sw/lib/include/neorv32_xip.h /home/bill/RISCV/neorv32-setups-main_code/osflow/board_tops/neorv32_iCE40CW312_BoardTop_MinimalBoot.vhd /home/bill/RISCV/neorv32-setups-main_code/neorv32/rtl/core/neorv32_top.vhd /home/bill/RISCV/neorv32-setups-main_code/neorv32/rtl/core/neorv32_gptmr.vhd /home/bill/RISCV/neorv32-setups-main_code/neorv32/sw/lib/include/neorv32_xirq.h /home/bill/RISCV/neorv32-setups-main_code/neorv32/sim/uart_rx.vhd /home/bill/RISCV/neorv32-setups-main_code/neorv32/rtl/core/neorv32_trng.vhd /home/bill/RISCV/neorv32-setups-main_code/neorv32/sw/lib/include/neorv32_wdt.h /home/bill/RISCV/neorv32-setups-main_code/neorv32/sw/lib/include/neorv32_cfs.h /home/bill/RISCV/neorv32-setups-main_code/neorv32/rtl/core/neorv32_cpu_cp_bitmanip.vhd /home/bill/RISCV/neorv32-setups-main_code/neorv32/rtl/core/neorv32_bus_keeper.vhd /home/bill/RISCV/neorv32-setups-main_code/neorv32/sw/example/demo_freeRTOS/FreeRTOSConfig.h /home/bill/RISCV/neorv32-setups-main_code/neorv32/sw/example/floating_point_test/neorv32_zfinx_extension_intrinsics.h /home/bill/RISCV/neorv32-setups-main_code/neorv32/rtl/test_setups/neorv32_test_setup_approm.vhd /home/bill/RISCV/neorv32-setups-main_code/neorv32/sw/example/dhrystone/dhry.h /home/bill/RISCV/neorv32-setups-main_code/neorv32/rtl/processor_templates/neorv32_ProcessorTop_Minimal.vhd /home/bill/RISCV/neorv32-setups-main_code/neorv32/rtl/core/neorv32_twi.vhd /home/bill/RISCV/neorv32-setups-main_code/osflow/board_tops/neorv32_ULX3S_BoardTop_MinimalBoot.vhd /home/bill/RISCV/neorv32-setups-main_code/neorv32/rtl/core/mem/neorv32_imem.legacy.vhd /home/bill/RISCV/neorv32-setups-main_code/neorv32/rtl/core/mem/neorv32_dmem.legacy.vhd /home/bill/RISCV/neorv32-setups-main_code/neorv32/rtl/core/neorv32_dmem.entity.vhd /home/bill/RISCV/neorv32-setups-main_code/neorv32/rtl/core/mem/neorv32_imem.default.vhd /home/bill/RISCV/neorv32-setups-main_code/neorv32/sim/simple/neorv32_tb.simple.vhd /home/bill/RISCV/neorv32-setups-main_code/neorv32/rtl/core/neorv32_xirq.vhd /home/bill/RISCV/neorv32-setups-main_code/neorv32/rtl/core/neorv32_neoled.vhd /home/bill/RISCV/neorv32-setups-main_code/osflow/devices/ice40/sb_ice40_components.v /home/bill/RISCV/neorv32-setups-main_code/neorv32/rtl/core/neorv32_cpu_cp_shifter.vhd /home/bill/RISCV/neorv32-setups-main_code/radiant/UPduino_v3/neorv32_dmem.ice40up_spram.vhd /home/bill/RISCV/neorv32-setups-main_code/neorv32/rtl/core/neorv32_cpu_control.vhd /home/bill/RISCV/neorv32-setups-main_code/neorv32/rtl/core/neorv32_imem.entity.vhd /home/bill/RISCV/neorv32-setups-main_code/osflow/board_tops/neorv32_UPDuino-v3.0_BoardTop_UP5KDemo.vhd /home/bill/RISCV/neorv32-setups-main_code/neorv32/rtl/core/neorv32_spi.vhd /home/bill/RISCV/neorv32-setups-main_code/neorv32/rtl/core/neorv32_pwm.vhd /home/bill/RISCV/neorv32-setups-main_code/neorv32/rtl/core/neorv32_package.vhd /home/bill/RISCV/neorv32-setups-main_code/neorv32/rtl/system_integration/neorv32_SystemTop_AvalonMM.vhd /home/bill/RISCV/neorv32-setups-main_code/neorv32/rtl/system_integration/neorv32_SystemTop_axi4lite.vhd /home/bill/RISCV/neorv32-setups-main_code/quartus/neorv32_qsys_component/neorv32_qsys.vhd /home/bill/RISCV/neorv32-setups-main_code/neorv32/rtl/core/neorv32_cpu_decompressor.vhd /home/bill/RISCV/neorv32-setups-main_code/neorv32/rtl/core/neorv32_cpu_regfile.vhd /home/bill/RISCV/neorv32-setups-main_code/neorv32/rtl/system_integration/neorv32_ProcessorTop_stdlogic.vhd /home/bill/RISCV/neorv32-setups-main_code/neorv32/sw/example/bitmanip_test/neorv32_b_extension_intrinsics.h /home/bill/RISCV/neorv32-setups-main_code/neorv32/rtl/core/mem/neorv32_dmem.default.vhd /home/bill/RISCV/neorv32-setups-main_code/neorv32/rtl/core/neorv32_slink.vhd /home/bill/RISCV/neorv32-setups-main_code/radiant/UPduino_v3/neorv32_upduino_v3_top.vhd /home/bill/RISCV/neorv32-setups-main_code/neorv32/sw/lib/include/neorv32_cpu.h /home/bill/RISCV/neorv32-setups-main_code/neorv32/rtl/core/neorv32_cpu_bus.vhd /home/bill/RISCV/neorv32-setups-main_code/neorv32/sw/lib/include/neorv32_trng.h /home/bill/RISCV/neorv32-setups-main_code/osflow/board_tops/neorv32_iCESugar-v1.5_BoardTop_Minimal.vhd /home/bill/RISCV/neorv32-setups-main_code/neorv32/sw/lib/include/neorv32_rte.h /home/bill/RISCV/neorv32-setups-main_code/neorv32/sw/lib/include/neorv32_pwm.h /home/bill/RISCV/neorv32-setups-main_code/radiant/UPduino_v3/system_pll/rtl/system_pll.v /home/bill/RISCV/neorv32-setups-main_code/neorv32/sw/lib/include/neorv32_gptmr.h /home/bill/RISCV/neorv32-setups-main_code/neorv32/rtl/core/neorv32_cpu.vhd /home/bill/RISCV/neorv32-setups-main_code/neorv32/rtl/core/neorv32_bootloader_image.vhd /home/bill/RISCV/neorv32-setups-main_code/quartus/de0-nano-test-setup-avalonmm-wrapper/neorv32_test_setup_avalonmm.vhd /home/bill/RISCV/neorv32-setups-main_code/neorv32/sw/lib/include/neorv32_uart.h /home/bill/RISCV/neorv32-setups-main_code/osflow/board_tops/neorv32_OrangeCrab_BoardTop_MinimalBoot.vhd /home/bill/RISCV/neorv32-setups-main_code/neorv32/sw/lib/include/neorv32_spi.h /home/bill/RISCV/neorv32-setups-main_code/neorv32/rtl/core/neorv32_cpu_alu.vhd /home/bill/RISCV/neorv32-setups-main_code/radiant/UPduino_v3/neorv32_imem.ice40up_spram.vhd /home/bill/RISCV/neorv32-setups-main_code/osflow/devices/ice40/neorv32_dmem.ice40up_spram.vhd /home/bill/RISCV/neorv32-setups-main_code/osflow/board_tops/neorv32_Fomu_BoardTop_MixedLanguage.vhd /home/bill/RISCV/neorv32-setups-main_code/neorv32/sim/neorv32_tb.vhd}
import_files -force
import_files -fileset constrs_1 -force -norecurse {/home/bill/RISCV/neorv32-setups-main_code/constraints/board/Arty-A7-35T/Bus.SPI.xdc /home/bill/RISCV/neorv32-setups-main_code/constraints/board/Arty-A7-35T/Clock.SystemClock.xdc /home/bill/RISCV/neorv32-setups-main_code/constraints/board/Arty-A7-35T/GPIO.Button.Special.xdc /home/bill/RISCV/neorv32-setups-main_code/constraints/board/Arty-A7-35T/GPIO.LED.RGB.xdc /home/bill/RISCV/neorv32-setups-main_code/constraints/board/Arty-A7-35T/GPIO.LED.xdc /home/bill/RISCV/neorv32-setups-main_code/constraints/board/Arty-A7-35T/USB_UART.xdc /home/bill/RISCV/neorv32-setups-main_code/vivado/arty-a7-test-setup/arty_a7_test_setup.xdc}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
