
`timescale 1ns / 1ns

module test;


wire  rs2_after_inv;

reg  alu_inv_rs2, rs2_rdata;



rs2_inverter top(rs2_after_inv, alu_inv_rs2, rs2_rdata); 
 

`ifdef verilog

 //please enter any additional verilog stimulus in the /home/maxma2/Documents/Coursework/ece425/mp2/lib/rs2_inverter_run1/testfixture.verilog file
`include "/home/maxma2/Documents/Coursework/ece425/mp2/lib/rs2_inverter_run1/testfixture.verilog"

`endif

endmodule 
