#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000203f226fe20 .scope module, "controller" "controller" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 20 "Instr";
    .port_info 3 /INPUT 4 "ALUFlags";
    .port_info 4 /OUTPUT 1 "PCWrite";
    .port_info 5 /OUTPUT 1 "MemWrite";
    .port_info 6 /OUTPUT 1 "RegWrite";
    .port_info 7 /OUTPUT 1 "IRWrite";
    .port_info 8 /OUTPUT 1 "AdrSrc";
    .port_info 9 /OUTPUT 2 "RegSrc";
    .port_info 10 /OUTPUT 2 "ALUSrcA";
    .port_info 11 /OUTPUT 2 "ALUSrcB";
    .port_info 12 /OUTPUT 2 "ResultSrc";
    .port_info 13 /OUTPUT 2 "ImmSrc";
    .port_info 14 /OUTPUT 2 "ALUControl";
v00000203f22c69d0_0 .net "ALUControl", 1 0, v00000203f22c6e30_0;  1 drivers
o00000203f2270678 .functor BUFZ 4, C4<zzzz>; HiZ drive
v00000203f22c6f70_0 .net "ALUFlags", 3 0, o00000203f2270678;  0 drivers
v00000203f22c78d0_0 .net "ALUSrcA", 1 0, L_00000203f22c8580;  1 drivers
v00000203f22c6b10_0 .net "ALUSrcB", 1 0, L_00000203f22c81c0;  1 drivers
v00000203f22c67f0_0 .net "AdrSrc", 0 0, L_00000203f22c9160;  1 drivers
v00000203f22c7dd0_0 .net "FlagW", 1 0, v00000203f22c7c90_0;  1 drivers
v00000203f22c6bb0_0 .net "IRWrite", 0 0, L_00000203f22c9e80;  1 drivers
v00000203f22c70b0_0 .net "ImmSrc", 1 0, L_00000203f225ebc0;  1 drivers
o00000203f22714b8 .functor BUFZ 20, C4<zzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000203f22c7970_0 .net "Instr", 31 12, o00000203f22714b8;  0 drivers
v00000203f22c7150_0 .net "MemW", 0 0, L_00000203f22c9a20;  1 drivers
v00000203f22c71f0_0 .net "MemWrite", 0 0, L_00000203f22cb570;  1 drivers
v00000203f22c7290_0 .net "NextPC", 0 0, L_00000203f22c9f20;  1 drivers
v00000203f22c7330_0 .net "PCS", 0 0, L_00000203f225f020;  1 drivers
v00000203f22c7a10_0 .net "PCWrite", 0 0, L_00000203f22cb8f0;  1 drivers
v00000203f22c6110_0 .net "RegSrc", 1 0, v00000203f22c7ab0_0;  1 drivers
v00000203f226cf70_0 .net "RegW", 0 0, L_00000203f22c9480;  1 drivers
v00000203f22c93e0_0 .net "RegWrite", 0 0, L_00000203f22cb340;  1 drivers
v00000203f22c8080_0 .net "ResultSrc", 1 0, L_00000203f22c9340;  1 drivers
o00000203f22701f8 .functor BUFZ 1, C4<z>; HiZ drive
v00000203f22c8f80_0 .net "clk", 0 0, o00000203f22701f8;  0 drivers
o00000203f22702b8 .functor BUFZ 1, C4<z>; HiZ drive
v00000203f22c8120_0 .net "reset", 0 0, o00000203f22702b8;  0 drivers
L_00000203f22c9700 .part o00000203f22714b8, 14, 2;
L_00000203f22c9520 .part o00000203f22714b8, 8, 6;
L_00000203f22c9840 .part o00000203f22714b8, 0, 4;
L_00000203f22c95c0 .part o00000203f22714b8, 16, 4;
S_00000203f2242ed0 .scope module, "cl" "condlogic" 2 60, 2 283 0, S_00000203f226fe20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "Cond";
    .port_info 3 /INPUT 4 "ALUFlags";
    .port_info 4 /INPUT 2 "FlagW";
    .port_info 5 /INPUT 1 "PCS";
    .port_info 6 /INPUT 1 "NextPC";
    .port_info 7 /INPUT 1 "RegW";
    .port_info 8 /INPUT 1 "MemW";
    .port_info 9 /OUTPUT 1 "PCWrite";
    .port_info 10 /OUTPUT 1 "RegWrite";
    .port_info 11 /OUTPUT 1 "MemWrite";
L_00000203f225ed10 .functor AND 2, v00000203f22c7c90_0, L_00000203f22c8440, C4<11>, C4<11>;
L_00000203f2245430 .functor AND 2, v00000203f22c7c90_0, L_00000203f22c90c0, C4<11>, C4<11>;
L_00000203f22cb340 .functor AND 1, L_00000203f22c9480, v00000203f226df10_0, C4<1>, C4<1>;
L_00000203f22cb570 .functor AND 1, L_00000203f22c9a20, v00000203f226df10_0, C4<1>, C4<1>;
L_00000203f22cb260 .functor AND 1, L_00000203f225f020, v00000203f226df10_0, C4<1>, C4<1>;
L_00000203f22cb8f0 .functor OR 1, L_00000203f22cb260, L_00000203f22c9f20, C4<0>, C4<0>;
v00000203f226dbf0_0 .net "ALUFlags", 3 0, o00000203f2270678;  alias, 0 drivers
v00000203f226d510_0 .net "Cond", 3 0, L_00000203f22c95c0;  1 drivers
v00000203f226c6b0_0 .net "CondEx", 0 0, v00000203f226df10_0;  1 drivers
v00000203f226e0f0_0 .net "FlagW", 1 0, v00000203f22c7c90_0;  alias, 1 drivers
RS_00000203f2270588 .resolv tri, v00000203f226ced0_0, L_00000203f2245430;
v00000203f226c750_0 .net8 "FlagWrite", 1 0, RS_00000203f2270588;  2 drivers
v00000203f226d6f0_0 .net "Flags", 3 0, L_00000203f22c8da0;  1 drivers
v00000203f226c930_0 .net "MemW", 0 0, L_00000203f22c9a20;  alias, 1 drivers
v00000203f226e050_0 .net "MemWrite", 0 0, L_00000203f22cb570;  alias, 1 drivers
v00000203f226dc90_0 .net "NextPC", 0 0, L_00000203f22c9f20;  alias, 1 drivers
v00000203f226d650_0 .net "PCS", 0 0, L_00000203f225f020;  alias, 1 drivers
v00000203f226d790_0 .net "PCWrite", 0 0, L_00000203f22cb8f0;  alias, 1 drivers
v00000203f226dd30_0 .net "RegW", 0 0, L_00000203f22c9480;  alias, 1 drivers
v00000203f226ca70_0 .net "RegWrite", 0 0, L_00000203f22cb340;  alias, 1 drivers
v00000203f226cc50_0 .net *"_ivl_13", 1 0, L_00000203f22c8440;  1 drivers
v00000203f226ddd0_0 .net *"_ivl_17", 1 0, L_00000203f22c90c0;  1 drivers
v00000203f226cd90_0 .net *"_ivl_25", 0 0, L_00000203f22cb260;  1 drivers
v00000203f226de70_0 .net "clk", 0 0, o00000203f22701f8;  alias, 0 drivers
v00000203f226d150_0 .net "reset", 0 0, o00000203f22702b8;  alias, 0 drivers
L_00000203f22c83a0 .part RS_00000203f2270588, 1, 1;
L_00000203f22c8260 .part o00000203f2270678, 2, 2;
L_00000203f22c8300 .part RS_00000203f2270588, 0, 1;
L_00000203f22c8b20 .part o00000203f2270678, 0, 2;
L_00000203f22c8da0 .concat8 [ 2 2 0 0], v00000203f226e2d0_0, v00000203f226ccf0_0;
L_00000203f22c8440 .concat [ 1 1 0 0], v00000203f226df10_0, v00000203f226df10_0;
L_00000203f22c90c0 .concat [ 1 1 0 0], v00000203f226df10_0, v00000203f226df10_0;
S_00000203f225f7a0 .scope module, "cc" "condcheck" 2 329, 2 352 0, S_00000203f2242ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "Cond";
    .port_info 1 /INPUT 4 "Flags";
    .port_info 2 /OUTPUT 1 "CondEx";
L_00000203f225ec30 .functor BUFZ 4, L_00000203f22c8da0, C4<0000>, C4<0000>, C4<0000>;
L_00000203f225eca0 .functor XNOR 1, L_00000203f22c9ac0, L_00000203f22c9b60, C4<0>, C4<0>;
v00000203f226c9d0_0 .net "Cond", 3 0, L_00000203f22c95c0;  alias, 1 drivers
v00000203f226df10_0 .var "CondEx", 0 0;
v00000203f226dfb0_0 .net "Flags", 3 0, L_00000203f22c8da0;  alias, 1 drivers
v00000203f226d970_0 .net *"_ivl_6", 3 0, L_00000203f225ec30;  1 drivers
v00000203f226d470_0 .net "carry", 0 0, L_00000203f22c89e0;  1 drivers
v00000203f226e410_0 .net "ge", 0 0, L_00000203f225eca0;  1 drivers
v00000203f226e230_0 .net "neg", 0 0, L_00000203f22c9ac0;  1 drivers
v00000203f226d5b0_0 .net "overflow", 0 0, L_00000203f22c9b60;  1 drivers
v00000203f226d830_0 .net "zero", 0 0, L_00000203f22c97a0;  1 drivers
E_00000203f2262270/0 .event anyedge, v00000203f226c9d0_0, v00000203f226d830_0, v00000203f226d470_0, v00000203f226e230_0;
E_00000203f2262270/1 .event anyedge, v00000203f226d5b0_0, v00000203f226e410_0;
E_00000203f2262270 .event/or E_00000203f2262270/0, E_00000203f2262270/1;
L_00000203f22c9ac0 .part L_00000203f225ec30, 3, 1;
L_00000203f22c97a0 .part L_00000203f225ec30, 2, 1;
L_00000203f22c89e0 .part L_00000203f225ec30, 1, 1;
L_00000203f22c9b60 .part L_00000203f225ec30, 0, 1;
S_00000203f225f930 .scope module, "flagreg0" "flopenr" 2 321, 2 385 0, S_00000203f2242ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 2 "d";
    .port_info 4 /OUTPUT 2 "q";
P_00000203f2262130 .param/l "WIDTH" 0 2 392, +C4<00000000000000000000000000000010>;
v00000203f226e190_0 .net "clk", 0 0, o00000203f22701f8;  alias, 0 drivers
v00000203f226d8d0_0 .net "d", 1 0, L_00000203f22c8b20;  1 drivers
v00000203f226c570_0 .net "en", 0 0, L_00000203f22c8300;  1 drivers
v00000203f226e2d0_0 .var "q", 1 0;
v00000203f226da10_0 .net "reset", 0 0, o00000203f22702b8;  alias, 0 drivers
E_00000203f22622b0 .event posedge, v00000203f226da10_0, v00000203f226e190_0;
S_00000203f225d280 .scope module, "flagreg1" "flopenr" 2 313, 2 385 0, S_00000203f2242ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 2 "d";
    .port_info 4 /OUTPUT 2 "q";
P_00000203f2262e30 .param/l "WIDTH" 0 2 392, +C4<00000000000000000000000000000010>;
v00000203f226dab0_0 .net "clk", 0 0, o00000203f22701f8;  alias, 0 drivers
v00000203f226d3d0_0 .net "d", 1 0, L_00000203f22c8260;  1 drivers
v00000203f226e370_0 .net "en", 0 0, L_00000203f22c83a0;  1 drivers
v00000203f226ccf0_0 .var "q", 1 0;
v00000203f226db50_0 .net "reset", 0 0, o00000203f22702b8;  alias, 0 drivers
S_00000203f225d410 .scope module, "flagwritereg" "flopr" 2 336, 2 406 0, S_00000203f2242ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "d";
    .port_info 3 /OUTPUT 2 "q";
    .port_info 4 /NODIR 0 "";
P_00000203f2262a70 .param/l "WIDTH" 0 2 412, +C4<00000000000000000000000000000010>;
v00000203f226c610_0 .net "clk", 0 0, o00000203f22701f8;  alias, 0 drivers
v00000203f226c890_0 .net "d", 1 0, L_00000203f225ed10;  1 drivers
v00000203f226ced0_0 .var "q", 1 0;
v00000203f226c7f0_0 .net "reset", 0 0, o00000203f22702b8;  alias, 0 drivers
S_00000203f224ebe0 .scope module, "dec" "decode" 2 40, 2 76 0, S_00000203f226fe20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "Op";
    .port_info 3 /INPUT 6 "Funct";
    .port_info 4 /INPUT 4 "Rd";
    .port_info 5 /OUTPUT 2 "FlagW";
    .port_info 6 /OUTPUT 1 "PCS";
    .port_info 7 /OUTPUT 1 "NextPC";
    .port_info 8 /OUTPUT 1 "RegW";
    .port_info 9 /OUTPUT 1 "MemW";
    .port_info 10 /OUTPUT 1 "IRWrite";
    .port_info 11 /OUTPUT 1 "AdrSrc";
    .port_info 12 /OUTPUT 2 "ResultSrc";
    .port_info 13 /OUTPUT 2 "ALUSrcA";
    .port_info 14 /OUTPUT 2 "ALUSrcB";
    .port_info 15 /OUTPUT 2 "ImmSrc";
    .port_info 16 /OUTPUT 2 "RegSrc";
    .port_info 17 /OUTPUT 2 "ALUControl";
L_00000203f225e990 .functor AND 1, L_00000203f22c8e40, L_00000203f22c9480, C4<1>, C4<1>;
L_00000203f225f020 .functor OR 1, L_00000203f225e990, L_00000203f22c9020, C4<0>, C4<0>;
L_00000203f225ebc0 .functor BUFZ 2, L_00000203f22c9700, C4<00>, C4<00>, C4<00>;
v00000203f22c6e30_0 .var "ALUControl", 1 0;
v00000203f22c6430_0 .net "ALUOp", 0 0, L_00000203f22c9980;  1 drivers
v00000203f22c7d30_0 .net "ALUSrcA", 1 0, L_00000203f22c8580;  alias, 1 drivers
v00000203f22c66b0_0 .net "ALUSrcB", 1 0, L_00000203f22c81c0;  alias, 1 drivers
v00000203f22c6070_0 .net "AdrSrc", 0 0, L_00000203f22c9160;  alias, 1 drivers
v00000203f22c7f10_0 .net "Branch", 0 0, L_00000203f22c9020;  1 drivers
v00000203f22c7c90_0 .var "FlagW", 1 0;
v00000203f22c6a70_0 .net "Funct", 5 0, L_00000203f22c9520;  1 drivers
v00000203f22c6930_0 .net "IRWrite", 0 0, L_00000203f22c9e80;  alias, 1 drivers
v00000203f22c7470_0 .net "ImmSrc", 1 0, L_00000203f225ebc0;  alias, 1 drivers
v00000203f22c7650_0 .net "MemW", 0 0, L_00000203f22c9a20;  alias, 1 drivers
v00000203f22c7510_0 .net "NextPC", 0 0, L_00000203f22c9f20;  alias, 1 drivers
v00000203f22c7b50_0 .net "Op", 1 0, L_00000203f22c9700;  1 drivers
v00000203f22c76f0_0 .net "PCS", 0 0, L_00000203f225f020;  alias, 1 drivers
v00000203f22c6570_0 .net "Rd", 3 0, L_00000203f22c9840;  1 drivers
v00000203f22c7ab0_0 .var "RegSrc", 1 0;
v00000203f22c6610_0 .net "RegW", 0 0, L_00000203f22c9480;  alias, 1 drivers
v00000203f22c7010_0 .net "ResultSrc", 1 0, L_00000203f22c9340;  alias, 1 drivers
L_00000203f22f0088 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v00000203f22c7790_0 .net/2u *"_ivl_0", 3 0, L_00000203f22f0088;  1 drivers
v00000203f22c6ed0_0 .net *"_ivl_2", 0 0, L_00000203f22c8e40;  1 drivers
v00000203f22c6890_0 .net *"_ivl_4", 0 0, L_00000203f225e990;  1 drivers
v00000203f22c6750_0 .net "clk", 0 0, o00000203f22701f8;  alias, 0 drivers
v00000203f22c7e70_0 .net "reset", 0 0, o00000203f22702b8;  alias, 0 drivers
E_00000203f2262f70 .event anyedge, v00000203f22c6c50_0;
E_00000203f2262030 .event anyedge, v00000203f226d010_0, v00000203f22659b0_0, v00000203f22c6e30_0;
L_00000203f22c8e40 .cmp/eq 4, L_00000203f22c9840, L_00000203f22f0088;
S_00000203f224ed70 .scope module, "fsm" "mainfsm" 2 118, 2 176 0, S_00000203f224ebe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "Op";
    .port_info 3 /INPUT 6 "Funct";
    .port_info 4 /OUTPUT 1 "IRWrite";
    .port_info 5 /OUTPUT 1 "AdrSrc";
    .port_info 6 /OUTPUT 2 "ALUSrcA";
    .port_info 7 /OUTPUT 2 "ALUSrcB";
    .port_info 8 /OUTPUT 2 "ResultSrc";
    .port_info 9 /OUTPUT 1 "NextPC";
    .port_info 10 /OUTPUT 1 "RegW";
    .port_info 11 /OUTPUT 1 "MemW";
    .port_info 12 /OUTPUT 1 "Branch";
    .port_info 13 /OUTPUT 1 "ALUOp";
P_00000203f22563d0 .param/l "ALUWB" 1 2 218, C4<1000>;
P_00000203f2256408 .param/l "BRANCH" 1 2 219, C4<1001>;
P_00000203f2256440 .param/l "DECODE" 1 2 211, C4<0001>;
P_00000203f2256478 .param/l "EXECUTEI" 1 2 217, C4<0111>;
P_00000203f22564b0 .param/l "EXECUTER" 1 2 216, C4<0110>;
P_00000203f22564e8 .param/l "FETCH" 1 2 210, C4<0000>;
P_00000203f2256520 .param/l "MEMADR" 1 2 212, C4<0010>;
P_00000203f2256558 .param/l "MEMRD" 1 2 213, C4<0011>;
P_00000203f2256590 .param/l "MEMWB" 1 2 214, C4<0100>;
P_00000203f22565c8 .param/l "MEMWR" 1 2 215, C4<0101>;
P_00000203f2256600 .param/l "UNKNOWN" 1 2 220, C4<1010>;
v00000203f226d010_0 .net "ALUOp", 0 0, L_00000203f22c9980;  alias, 1 drivers
v00000203f226d0b0_0 .net "ALUSrcA", 1 0, L_00000203f22c8580;  alias, 1 drivers
v00000203f226d1f0_0 .net "ALUSrcB", 1 0, L_00000203f22c81c0;  alias, 1 drivers
v00000203f22654b0_0 .net "AdrSrc", 0 0, L_00000203f22c9160;  alias, 1 drivers
v00000203f22655f0_0 .net "Branch", 0 0, L_00000203f22c9020;  alias, 1 drivers
v00000203f22659b0_0 .net "Funct", 5 0, L_00000203f22c9520;  alias, 1 drivers
v00000203f2265690_0 .net "IRWrite", 0 0, L_00000203f22c9e80;  alias, 1 drivers
v00000203f22c6cf0_0 .net "MemW", 0 0, L_00000203f22c9a20;  alias, 1 drivers
v00000203f22c6d90_0 .net "NextPC", 0 0, L_00000203f22c9f20;  alias, 1 drivers
v00000203f22c6c50_0 .net "Op", 1 0, L_00000203f22c9700;  alias, 1 drivers
v00000203f22c6250_0 .net "RegW", 0 0, L_00000203f22c9480;  alias, 1 drivers
v00000203f22c73d0_0 .net "ResultSrc", 1 0, L_00000203f22c9340;  alias, 1 drivers
v00000203f22c7bf0_0 .net *"_ivl_12", 12 0, v00000203f22c6390_0;  1 drivers
v00000203f22c62f0_0 .net "clk", 0 0, o00000203f22701f8;  alias, 0 drivers
v00000203f22c6390_0 .var "controls", 12 0;
v00000203f22c64d0_0 .var "nextstate", 3 0;
v00000203f22c61b0_0 .net "reset", 0 0, o00000203f22702b8;  alias, 0 drivers
v00000203f22c75b0_0 .var "state", 3 0;
E_00000203f2262530 .event anyedge, v00000203f22c75b0_0;
E_00000203f22625f0 .event anyedge, v00000203f22c75b0_0, v00000203f22c6c50_0, v00000203f22659b0_0;
L_00000203f22c9f20 .part v00000203f22c6390_0, 12, 1;
L_00000203f22c9020 .part v00000203f22c6390_0, 11, 1;
L_00000203f22c9a20 .part v00000203f22c6390_0, 10, 1;
L_00000203f22c9480 .part v00000203f22c6390_0, 9, 1;
L_00000203f22c9e80 .part v00000203f22c6390_0, 8, 1;
L_00000203f22c9160 .part v00000203f22c6390_0, 7, 1;
L_00000203f22c9340 .part v00000203f22c6390_0, 5, 2;
L_00000203f22c8580 .part v00000203f22c6390_0, 3, 2;
L_00000203f22c81c0 .part v00000203f22c6390_0, 1, 2;
L_00000203f22c9980 .part v00000203f22c6390_0, 0, 1;
    .scope S_00000203f224ed70;
T_0 ;
    %wait E_00000203f22622b0;
    %load/vec4 v00000203f22c61b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000203f22c75b0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000203f22c64d0_0;
    %assign/vec4 v00000203f22c75b0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000203f224ed70;
T_1 ;
    %wait E_00000203f22625f0;
    %load/vec4 v00000203f22c75b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/x;
    %jmp/1 T_1.0, 4;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/x;
    %jmp/1 T_1.1, 4;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/x;
    %jmp/1 T_1.2, 4;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/x;
    %jmp/1 T_1.3, 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/x;
    %jmp/1 T_1.4, 4;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/x;
    %jmp/1 T_1.5, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000203f22c64d0_0, 0, 4;
    %jmp T_1.7;
T_1.0 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v00000203f22c64d0_0, 0, 4;
    %jmp T_1.7;
T_1.1 ;
    %load/vec4 v00000203f22c6c50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v00000203f22c64d0_0, 0, 4;
    %jmp T_1.12;
T_1.8 ;
    %load/vec4 v00000203f22659b0_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.13, 8;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v00000203f22c64d0_0, 0, 4;
    %jmp T_1.14;
T_1.13 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v00000203f22c64d0_0, 0, 4;
T_1.14 ;
    %jmp T_1.12;
T_1.9 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v00000203f22c64d0_0, 0, 4;
    %jmp T_1.12;
T_1.10 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v00000203f22c64d0_0, 0, 4;
    %jmp T_1.12;
T_1.12 ;
    %pop/vec4 1;
    %jmp T_1.7;
T_1.2 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v00000203f22c64d0_0, 0, 4;
    %jmp T_1.7;
T_1.3 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v00000203f22c64d0_0, 0, 4;
    %jmp T_1.7;
T_1.4 ;
    %load/vec4 v00000203f22659b0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.15, 8;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v00000203f22c64d0_0, 0, 4;
    %jmp T_1.16;
T_1.15 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v00000203f22c64d0_0, 0, 4;
T_1.16 ;
    %jmp T_1.7;
T_1.5 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v00000203f22c64d0_0, 0, 4;
    %jmp T_1.7;
T_1.7 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_00000203f224ed70;
T_2 ;
    %wait E_00000203f2262530;
    %load/vec4 v00000203f22c75b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %pushi/vec4 8191, 8191, 13;
    %store/vec4 v00000203f22c6390_0, 0, 13;
    %jmp T_2.11;
T_2.0 ;
    %pushi/vec4 4428, 0, 13;
    %store/vec4 v00000203f22c6390_0, 0, 13;
    %jmp T_2.11;
T_2.1 ;
    %pushi/vec4 76, 0, 13;
    %store/vec4 v00000203f22c6390_0, 0, 13;
    %jmp T_2.11;
T_2.2 ;
    %pushi/vec4 1, 0, 13;
    %store/vec4 v00000203f22c6390_0, 0, 13;
    %jmp T_2.11;
T_2.3 ;
    %pushi/vec4 3, 0, 13;
    %store/vec4 v00000203f22c6390_0, 0, 13;
    %jmp T_2.11;
T_2.4 ;
    %pushi/vec4 512, 0, 13;
    %store/vec4 v00000203f22c6390_0, 0, 13;
    %jmp T_2.11;
T_2.5 ;
    %pushi/vec4 2, 0, 13;
    %store/vec4 v00000203f22c6390_0, 0, 13;
    %jmp T_2.11;
T_2.6 ;
    %pushi/vec4 1152, 0, 13;
    %store/vec4 v00000203f22c6390_0, 0, 13;
    %jmp T_2.11;
T_2.7 ;
    %pushi/vec4 128, 0, 13;
    %store/vec4 v00000203f22c6390_0, 0, 13;
    %jmp T_2.11;
T_2.8 ;
    %pushi/vec4 544, 0, 13;
    %store/vec4 v00000203f22c6390_0, 0, 13;
    %jmp T_2.11;
T_2.9 ;
    %pushi/vec4 2130, 0, 13;
    %store/vec4 v00000203f22c6390_0, 0, 13;
    %jmp T_2.11;
T_2.11 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_00000203f224ebe0;
T_3 ;
    %wait E_00000203f2262030;
    %load/vec4 v00000203f22c6430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v00000203f22c6a70_0;
    %parti/s 4, 1, 2;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v00000203f22c6e30_0, 0, 2;
    %jmp T_3.7;
T_3.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000203f22c6e30_0, 0, 2;
    %jmp T_3.7;
T_3.3 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000203f22c6e30_0, 0, 2;
    %jmp T_3.7;
T_3.4 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000203f22c6e30_0, 0, 2;
    %jmp T_3.7;
T_3.5 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v00000203f22c6e30_0, 0, 2;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
    %load/vec4 v00000203f22c6a70_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000203f22c7c90_0, 4, 1;
    %load/vec4 v00000203f22c6a70_0;
    %parti/s 1, 0, 2;
    %load/vec4 v00000203f22c6e30_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000203f22c6e30_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000203f22c7c90_0, 4, 1;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000203f22c6e30_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000203f22c7c90_0, 0, 2;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000203f224ebe0;
T_4 ;
    %wait E_00000203f2262f70;
    %load/vec4 v00000203f22c7b50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v00000203f22c7ab0_0, 0, 2;
    %jmp T_4.4;
T_4.0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000203f22c7ab0_0, 0, 2;
    %jmp T_4.4;
T_4.1 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000203f22c7ab0_0, 0, 2;
    %jmp T_4.4;
T_4.2 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000203f22c7ab0_0, 0, 2;
    %jmp T_4.4;
T_4.4 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_00000203f225d280;
T_5 ;
    %wait E_00000203f22622b0;
    %load/vec4 v00000203f226db50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000203f226ccf0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v00000203f226e370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v00000203f226d3d0_0;
    %assign/vec4 v00000203f226ccf0_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00000203f225f930;
T_6 ;
    %wait E_00000203f22622b0;
    %load/vec4 v00000203f226da10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000203f226e2d0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v00000203f226c570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v00000203f226d8d0_0;
    %assign/vec4 v00000203f226e2d0_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_00000203f225f7a0;
T_7 ;
    %wait E_00000203f2262270;
    %load/vec4 v00000203f226c9d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_7.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_7.14, 6;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v00000203f226df10_0, 0, 1;
    %jmp T_7.16;
T_7.0 ;
    %load/vec4 v00000203f226d830_0;
    %store/vec4 v00000203f226df10_0, 0, 1;
    %jmp T_7.16;
T_7.1 ;
    %load/vec4 v00000203f226d830_0;
    %inv;
    %store/vec4 v00000203f226df10_0, 0, 1;
    %jmp T_7.16;
T_7.2 ;
    %load/vec4 v00000203f226d470_0;
    %store/vec4 v00000203f226df10_0, 0, 1;
    %jmp T_7.16;
T_7.3 ;
    %load/vec4 v00000203f226d470_0;
    %inv;
    %store/vec4 v00000203f226df10_0, 0, 1;
    %jmp T_7.16;
T_7.4 ;
    %load/vec4 v00000203f226e230_0;
    %store/vec4 v00000203f226df10_0, 0, 1;
    %jmp T_7.16;
T_7.5 ;
    %load/vec4 v00000203f226e230_0;
    %inv;
    %store/vec4 v00000203f226df10_0, 0, 1;
    %jmp T_7.16;
T_7.6 ;
    %load/vec4 v00000203f226d5b0_0;
    %store/vec4 v00000203f226df10_0, 0, 1;
    %jmp T_7.16;
T_7.7 ;
    %load/vec4 v00000203f226d5b0_0;
    %inv;
    %store/vec4 v00000203f226df10_0, 0, 1;
    %jmp T_7.16;
T_7.8 ;
    %load/vec4 v00000203f226d470_0;
    %load/vec4 v00000203f226d830_0;
    %inv;
    %and;
    %store/vec4 v00000203f226df10_0, 0, 1;
    %jmp T_7.16;
T_7.9 ;
    %load/vec4 v00000203f226d470_0;
    %load/vec4 v00000203f226d830_0;
    %inv;
    %and;
    %inv;
    %store/vec4 v00000203f226df10_0, 0, 1;
    %jmp T_7.16;
T_7.10 ;
    %load/vec4 v00000203f226e410_0;
    %store/vec4 v00000203f226df10_0, 0, 1;
    %jmp T_7.16;
T_7.11 ;
    %load/vec4 v00000203f226e410_0;
    %inv;
    %store/vec4 v00000203f226df10_0, 0, 1;
    %jmp T_7.16;
T_7.12 ;
    %load/vec4 v00000203f226d830_0;
    %inv;
    %load/vec4 v00000203f226e410_0;
    %and;
    %store/vec4 v00000203f226df10_0, 0, 1;
    %jmp T_7.16;
T_7.13 ;
    %load/vec4 v00000203f226d830_0;
    %inv;
    %load/vec4 v00000203f226e410_0;
    %and;
    %inv;
    %store/vec4 v00000203f226df10_0, 0, 1;
    %jmp T_7.16;
T_7.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000203f226df10_0, 0, 1;
    %jmp T_7.16;
T_7.16 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_00000203f225d410;
T_8 ;
    %wait E_00000203f22622b0;
    %load/vec4 v00000203f226c7f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000203f226ced0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v00000203f226c890_0;
    %assign/vec4 v00000203f226ced0_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "controller.v";
