# do ALU_run_msim_gate_verilog.do 
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Copying /opt/altera/13.0sp1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied /opt/altera/13.0sp1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+. {ALU_7_1200mv_100c_slow.vo}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module adder16bit
# 
# Top level modules:
# 	adder16bit
# 
# vlog -vlog01compat -work work +incdir+/home/016/a0168127/le2hard3/workspace31/simulation/modelsim {/home/016/a0168127/le2hard3/workspace31/simulation/modelsim/ALU_test4.vt}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ALU_vlg_tst
# 
# Top level modules:
# 	ALU_vlg_tst
# 
# vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs="+acc"  test4
# vsim +transport_int_delays +transport_path_delays -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs=\"+acc\" -t 1ps test4 
# ** Error: (vsim-3170) Could not find '/home/016/a0168127/le2hard3/workspace31/simulation/modelsim/gate_work.test4'.
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./ALU_run_msim_gate_verilog.do PAUSED at line 12
vlog -vlog01compat -work work +incdir+/home/016/a0168127/le2hard3/workspace31/simulation/modelsim -O0 /home/016/a0168127/le2hard3/workspace31/simulation/modelsim/ALU_test4.vt
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ALU_vlg_tst
# 
# Top level modules:
# 	ALU_vlg_tst
vsim +transport_int_delays +transport_path_delays -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs=\"+acc\" -t 1ps gate_work.ALU_vlg_tst
# vsim +transport_int_delays +transport_path_delays -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs=\"+acc\" -t 1ps gate_work.ALU_vlg_tst 
# Loading work.ALU_vlg_tst
# ** Error: (vsim-3033) /home/016/a0168127/le2hard3/workspace31/simulation/modelsim/ALU_test4.vt(46): Instantiation of 'ALU' failed. The design unit was not found.
#         Region: /ALU_vlg_tst
#         Searched libraries:
#             /opt/altera/13.0sp1/modelsim_ase/altera/verilog/altera
#             /opt/altera/13.0sp1/modelsim_ase/altera/verilog/cycloneive
#             /home/016/a0168127/le2hard3/workspace31/simulation/modelsim/gate_work
#             /home/016/a0168127/le2hard3/workspace31/simulation/modelsim/gate_work
#             /home/016/a0168127/le2hard3/workspace31/simulation/modelsim/gate_work
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./ALU_run_msim_gate_verilog.do PAUSED at line 12
vsim +transport_int_delays +transport_path_delays -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs=\"+acc\" -t 1ps gate_work.ALU_vlg_tst
# vsim +transport_int_delays +transport_path_delays -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs=\"+acc\" -t 1ps gate_work.ALU_vlg_tst 
# Loading work.ALU_vlg_tst
# ** Error: (vsim-3033) /home/016/a0168127/le2hard3/workspace31/simulation/modelsim/ALU_test4.vt(46): Instantiation of 'ALU' failed. The design unit was not found.
#         Region: /ALU_vlg_tst
#         Searched libraries:
#             /opt/altera/13.0sp1/modelsim_ase/altera/verilog/altera
#             /opt/altera/13.0sp1/modelsim_ase/altera/verilog/cycloneive
#             /home/016/a0168127/le2hard3/workspace31/simulation/modelsim/gate_work
#             /home/016/a0168127/le2hard3/workspace31/simulation/modelsim/gate_work
#             /home/016/a0168127/le2hard3/workspace31/simulation/modelsim/gate_work
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./ALU_run_msim_gate_verilog.do PAUSED at line 12
vlog -vlog01compat -work work +incdir+/home/016/a0168127/le2hard3/workspace31/simulation/modelsim -O0 /home/016/a0168127/le2hard3/workspace31/simulation/modelsim/ALU_test4.vt
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ALU_vlg_tst
# 
# Top level modules:
# 	ALU_vlg_tst
vsim +transport_int_delays +transport_path_delays -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs=\"+acc\" -t 1ps gate_work.ALU_vlg_tst
# vsim +transport_int_delays +transport_path_delays -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs=\"+acc\" -t 1ps gate_work.ALU_vlg_tst 
# Loading work.ALU_vlg_tst
# ** Error: (vsim-3033) /home/016/a0168127/le2hard3/workspace31/simulation/modelsim/ALU_test4.vt(46): Instantiation of 'ALU' failed. The design unit was not found.
#         Region: /ALU_vlg_tst
#         Searched libraries:
#             /opt/altera/13.0sp1/modelsim_ase/altera/verilog/altera
#             /opt/altera/13.0sp1/modelsim_ase/altera/verilog/cycloneive
#             /home/016/a0168127/le2hard3/workspace31/simulation/modelsim/gate_work
#             /home/016/a0168127/le2hard3/workspace31/simulation/modelsim/gate_work
#             /home/016/a0168127/le2hard3/workspace31/simulation/modelsim/gate_work
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./ALU_run_msim_gate_verilog.do PAUSED at line 12
