\hypertarget{union__hw__crc__ctrl}{}\section{\+\_\+hw\+\_\+crc\+\_\+ctrl Union Reference}
\label{union__hw__crc__ctrl}\index{\+\_\+hw\+\_\+crc\+\_\+ctrl@{\+\_\+hw\+\_\+crc\+\_\+ctrl}}


H\+W\+\_\+\+C\+R\+C\+\_\+\+C\+T\+RL -\/ C\+RC Control register (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+crc.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__crc__ctrl_1_1__hw__crc__ctrl__bitfields}{\+\_\+hw\+\_\+crc\+\_\+ctrl\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t {\bfseries U}\hypertarget{union__hw__crc__ctrl_afff8843dadaff446b6043ebf6d84bf29}{}\label{union__hw__crc__ctrl_afff8843dadaff446b6043ebf6d84bf29}

\item 
struct \hyperlink{struct__hw__crc__ctrl_1_1__hw__crc__ctrl__bitfields}{\+\_\+hw\+\_\+crc\+\_\+ctrl\+::\+\_\+hw\+\_\+crc\+\_\+ctrl\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__crc__ctrl_add9fdbd52986360e12cfa43305f7b0f4}{}\label{union__hw__crc__ctrl_add9fdbd52986360e12cfa43305f7b0f4}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+C\+R\+C\+\_\+\+C\+T\+RL -\/ C\+RC Control register (RW) 

Reset value\+: 0x00000000U

This register controls the configuration and working of the C\+RC module. Appropriate bits must be set before starting a new C\+RC calculation. A new C\+RC calculation is initialized by asserting C\+T\+RL\mbox{[}W\+AS\mbox{]} and then writing the seed into the C\+RC data register. 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+crc.\+h\end{DoxyCompactItemize}
