{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1537853258662 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1537853258662 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 24 23:27:38 2018 " "Processing started: Mon Sep 24 23:27:38 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1537853258662 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537853258662 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Stopwatch -c Stopwatch " "Command: quartus_map --read_settings_files=on --write_settings_files=off Stopwatch -c Stopwatch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537853258662 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1537853259407 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Only one processor detected - disabling parallel compilation" {  } {  } 0 20029 "Only one processor detected - disabling parallel compilation" 0 0 "Analysis & Synthesis" 0 -1 1537853259407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stopWatch-RTL " "Found design unit 1: stopWatch-RTL" {  } { { "Vhdl1.vhd" "" { Text "C:/Users/Nathan/Downloads/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/Stopwatch/Vhdl1.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537853285021 ""} { "Info" "ISGN_ENTITY_NAME" "1 stopWatch " "Found entity 1: stopWatch" {  } { { "Vhdl1.vhd" "" { Text "C:/Users/Nathan/Downloads/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/Stopwatch/Vhdl1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537853285021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537853285021 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Stopwatch " "Elaborating entity \"Stopwatch\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1537853285054 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "go_button Vhdl1.vhd(53) " "VHDL Process Statement warning at Vhdl1.vhd(53): signal \"go_button\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Vhdl1.vhd" "" { Text "C:/Users/Nathan/Downloads/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/Stopwatch/Vhdl1.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1537853285070 "|Stopwatch"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Hex0\[7\] VCC " "Pin \"Hex0\[7\]\" is stuck at VCC" {  } { { "Vhdl1.vhd" "" { Text "C:/Users/Nathan/Downloads/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/Stopwatch/Vhdl1.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1537853286235 "|stopWatch|Hex0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex1\[7\] VCC " "Pin \"Hex1\[7\]\" is stuck at VCC" {  } { { "Vhdl1.vhd" "" { Text "C:/Users/Nathan/Downloads/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/Stopwatch/Vhdl1.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1537853286235 "|stopWatch|Hex1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex2\[7\] GND " "Pin \"Hex2\[7\]\" is stuck at GND" {  } { { "Vhdl1.vhd" "" { Text "C:/Users/Nathan/Downloads/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/Stopwatch/Vhdl1.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1537853286235 "|stopWatch|Hex2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex3\[7\] VCC " "Pin \"Hex3\[7\]\" is stuck at VCC" {  } { { "Vhdl1.vhd" "" { Text "C:/Users/Nathan/Downloads/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/Stopwatch/Vhdl1.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1537853286235 "|stopWatch|Hex3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex4\[7\] GND " "Pin \"Hex4\[7\]\" is stuck at GND" {  } { { "Vhdl1.vhd" "" { Text "C:/Users/Nathan/Downloads/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/Stopwatch/Vhdl1.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1537853286235 "|stopWatch|Hex4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex5\[7\] VCC " "Pin \"Hex5\[7\]\" is stuck at VCC" {  } { { "Vhdl1.vhd" "" { Text "C:/Users/Nathan/Downloads/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/Stopwatch/Vhdl1.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1537853286235 "|stopWatch|Hex5[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1537853286235 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1537853286493 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "count\[0\] Low " "Register count\[0\] will power up to Low" {  } { { "Vhdl1.vhd" "" { Text "C:/Users/Nathan/Downloads/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/Stopwatch/Vhdl1.vhd" 44 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1537853286672 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1537853286672 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1537853287337 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1537853287337 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "390 " "Implemented 390 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1537853287482 ""} { "Info" "ICUT_CUT_TM_OPINS" "48 " "Implemented 48 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1537853287482 ""} { "Info" "ICUT_CUT_TM_LCELLS" "339 " "Implemented 339 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1537853287482 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1537853287482 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4800 " "Peak virtual memory: 4800 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1537853287629 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 24 23:28:07 2018 " "Processing ended: Mon Sep 24 23:28:07 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1537853287629 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1537853287629 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1537853287629 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1537853287629 ""}
