spectre  analog/input.scs  +escchars +log ../distributed/MBank_16K_r8K_850mV_30C/psf/spectre.out  -format psfxl -raw ../distributed/MBank_16K_r8K_850mV_30C/psf   +lqtimeout 900 -maxw 5 -maxn 5 +multithread -mixmod '-slave"/net/bull/apps/Cadence/simulation/6T_MultiBank_16K_8K_Test/spectreVerilog/config/distributed/MBank_16K_r8K_850mV_30C/netlist/digital verilog.vmx  -a +sxl_keep_minimum  +typdelays -y ./hdlFilesDir +libext+.v+ +incdir+hdlFilesDir +sdf_verbose +sdf_nocheck_celltype -l verilog.log +vmxwavedir../../distributed/MBank_16K_r8K_850mV_30C/psf -f mmenvOpts testfixture.template -f verilog.inpfiles"'   
