<!doctype html><html lang=zh-cn dir=ltr><head><meta charset=utf-8><meta name=viewport content="width=device-width,initial-scale=1"><meta name=description content="Module 多个小模块可以组合成更大的模块。比如假设有如下一个模块： 1 2 3 module mod_a ( input in1, input in2, output out ); // Module body endmodule 可以通过将信号连接到模块端口的名字或位置，来使用"><title>模块</title><link rel=canonical href=https://todd.scuteee.com/digitalic/hdlbits%E5%88%B7%E9%A2%98/verilog-language/module/><link rel=stylesheet href=/scss/style.min.7fb5a1f08f67e3bdcc6696b335c3102ad72b845106e61a71cd0402e10b5f22de.css><meta property="og:title" content="模块"><meta property="og:description" content="Module 多个小模块可以组合成更大的模块。比如假设有如下一个模块： 1 2 3 module mod_a ( input in1, input in2, output out ); // Module body endmodule 可以通过将信号连接到模块端口的名字或位置，来使用"><meta property="og:url" content="https://todd.scuteee.com/digitalic/hdlbits%E5%88%B7%E9%A2%98/verilog-language/module/"><meta property="og:site_name" content="Todd's Blog"><meta property="og:type" content="article"><meta property="article:section" content="DigitalIC"><meta property="article:published_time" content="2022-11-17T20:43:00+08:00"><meta property="article:modified_time" content="2022-11-17T20:43:00+08:00"><meta name=twitter:title content="模块"><meta name=twitter:description content="Module 多个小模块可以组合成更大的模块。比如假设有如下一个模块： 1 2 3 module mod_a ( input in1, input in2, output out ); // Module body endmodule 可以通过将信号连接到模块端口的名字或位置，来使用"><link rel="shortcut icon" href=favicon.png></head><body class=article-page><script>(function(){const e="StackColorScheme";localStorage.getItem(e)||localStorage.setItem(e,"auto")})()</script><script>(function(){const t="StackColorScheme",e=localStorage.getItem(t),n=window.matchMedia("(prefers-color-scheme: dark)").matches===!0;e=="dark"||e==="auto"&&n?document.documentElement.dataset.scheme="dark":document.documentElement.dataset.scheme="light"})()</script><div class="container main-container flex on-phone--column extended"><aside class="sidebar left-sidebar sticky"><button class="hamburger hamburger--spin" type=button id=toggle-menu aria-label=切换菜单>
<span class=hamburger-box><span class=hamburger-inner></span></span></button><header><figure class=site-avatar><a href=/><img src=/avatar_huab97f25f655a875cd3229d10d376a5bb_18063_300x0_resize_box_3.png width=300 height=300 class=site-logo loading=lazy alt=Avatar></a>
<span class=emoji>💘</span></figure><div class=site-meta><h1 class=site-name><a href=/>Todd's Blog</a></h1><h2 class=site-description>Life & Work</h2></div></header><ol class=social-menu><li><a href=https://github.com/toddzzf target=_blank title=GitHub><svg xmlns="http://www.w3.org/2000/svg" class="icon icon-tabler icon-tabler-brand-github" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentcolor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z" fill="none"/><path d="M9 19c-4.3 1.4-4.3-2.5-6-3m12 5v-3.5c0-1 .1-1.4-.5-2 2.8-.3 5.5-1.4 5.5-6a4.6 4.6.0 00-1.3-3.2 4.2 4.2.0 00-.1-3.2s-1.1-.3-3.5 1.3a12.3 12.3.0 00-6.2.0C6.5 2.8 5.4 3.1 5.4 3.1a4.2 4.2.0 00-.1 3.2A4.6 4.6.0 004 9.5c0 4.6 2.7 5.7 5.5 6-.6.6-.6 1.2-.5 2V21"/></svg></a></li></ol><ol class=menu id=main-menu><li><a href=/posts/><svg xmlns="http://www.w3.org/2000/svg" class="icon icon-tabler icon-tabler-home" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentcolor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z"/><polyline points="5 12 3 12 12 3 21 12 19 12"/><path d="M5 12v7a2 2 0 002 2h10a2 2 0 002-2v-7"/><path d="M9 21v-6a2 2 0 012-2h2a2 2 0 012 2v6"/></svg><span>日常</span></a></li><li><a href=/food/><svg xmlns="http://www.w3.org/2000/svg" class="icon icon-tabler icon-tabler-tools-kitchen-2" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentcolor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z" fill="none"/><path d="M19 3v12h-5c-.023-3.681.184-7.406 5-12zm0 12v6h-1v-3M8 4v17M5 4v3a3 3 0 106 0V4"/></svg><span>吃的</span></a></li><li><a href=/design/><svg xmlns="http://www.w3.org/2000/svg" class="icon icon-tabler icon-tabler-code" width="44" height="44" viewBox="0 0 24 24" stroke-width="1.5" stroke="currentcolor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z" fill="none"/><polyline points="7 8 3 12 7 16"/><polyline points="17 8 21 12 17 16"/><line x1="14" y1="4" x2="10" y2="20"/></svg><span>网页设计</span></a></li><li><a href=/ppt/><svg xmlns="http://www.w3.org/2000/svg" class="icon icon-tabler icon-tabler-presentation" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentcolor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z" fill="none"/><line x1="3" y1="4" x2="21" y2="4"/><path d="M4 4v10a2 2 0 002 2h12a2 2 0 002-2V4"/><line x1="12" y1="16" x2="12" y2="20"/><line x1="9" y1="20" x2="15" y2="20"/><path d="M8 12l3-3 2 2 3-3"/></svg><span>PPT</span></a></li><li class=current><a href=/digitalic/><svg xmlns="http://www.w3.org/2000/svg" class="icon icon-tabler icon-tabler-circuit-diode" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentcolor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z" fill="none"/><path d="M22 12h-6"/><path d="M2 12h6"/><path d="M8 7l8 5-8 5z"/><path d="M16 7v10"/></svg><span>Digital IC</span></a></li><li><a href=/analogic/><svg xmlns="http://www.w3.org/2000/svg" class="icon icon-tabler icon-tabler-circuit-diode" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentcolor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z" fill="none"/><path d="M22 12h-6"/><path d="M2 12h6"/><path d="M8 7l8 5-8 5z"/><path d="M16 7v10"/></svg><span>Analog IC</span></a></li><li><a href=/analog/><svg xmlns="http://www.w3.org/2000/svg" class="icon icon-tabler icon-tabler-circuit-diode" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentcolor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z" fill="none"/><path d="M22 12h-6"/><path d="M2 12h6"/><path d="M8 7l8 5-8 5z"/><path d="M16 7v10"/></svg><span>模拟电子技术</span></a></li><div class=menu-bottom-section><li id=dark-mode-toggle><svg xmlns="http://www.w3.org/2000/svg" class="icon icon-tabler icon-tabler-toggle-left" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentcolor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z"/><circle cx="8" cy="12" r="2"/><rect x="2" y="6" width="20" height="12" rx="6"/></svg><svg xmlns="http://www.w3.org/2000/svg" class="icon icon-tabler icon-tabler-toggle-right" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentcolor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z"/><circle cx="16" cy="12" r="2"/><rect x="2" y="6" width="20" height="12" rx="6"/></svg><span>暗色模式</span></li></div></ol></aside><main class="main full-width"><article class=main-article><header class=article-header><div class=article-details><div class=article-title-wrapper><h2 class=article-title><a href=/digitalic/hdlbits%E5%88%B7%E9%A2%98/verilog-language/module/>模块</a></h2></div><footer class=article-time><div><svg xmlns="http://www.w3.org/2000/svg" class="icon icon-tabler icon-tabler-calendar-time" width="56" height="56" viewBox="0 0 24 24" stroke-width="2" stroke="currentcolor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z"/><path d="M11.795 21H5a2 2 0 01-2-2V7a2 2 0 012-2h12a2 2 0 012 2v4"/><circle cx="18" cy="18" r="4"/><path d="M15 3v4"/><path d="M7 3v4"/><path d="M3 11h16"/><path d="M18 16.496V18l1 1"/></svg><time class=article-time--published>Nov 17, 2022</time></div><div><svg xmlns="http://www.w3.org/2000/svg" class="icon icon-tabler icon-tabler-clock" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentcolor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z"/><circle cx="12" cy="12" r="9"/><polyline points="12 7 12 12 15 15"/></svg><time class=article-time--reading>阅读时长: 2 分钟</time></div></footer></div></header><section class=article-content><h2 id=module>Module</h2><p>多个小模块可以组合成更大的模块。比如假设有如下一个模块：</p><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt>1
</span><span class=lnt>2
</span><span class=lnt>3
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-verilog data-lang=verilog><span class=line><span class=cl><span class=k>module</span> <span class=n>mod_a</span> <span class=p>(</span> <span class=k>input</span> <span class=n>in1</span><span class=p>,</span> <span class=k>input</span> <span class=n>in2</span><span class=p>,</span> <span class=k>output</span> <span class=n>out</span> <span class=p>);</span>
</span></span><span class=line><span class=cl>    <span class=c1>// Module body
</span></span></span><span class=line><span class=cl><span class=c1></span><span class=k>endmodule</span>
</span></span></code></pre></td></tr></table></div></div><p>可以通过将信号连接到模块端口的名字或位置，来使用模块：</p><ul><li><p>通过模块端口的位置（即定义时的位置）</p><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt>1
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-verilog data-lang=verilog><span class=line><span class=cl><span class=n>mod_a</span> <span class=n>instance1</span> <span class=p>(</span> <span class=n>wa</span><span class=p>,</span> <span class=n>wb</span><span class=p>,</span> <span class=n>wc</span> <span class=p>);</span>
</span></span></code></pre></td></tr></table></div></div></li><li><p>通过模块端口的名称</p><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt>1
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-verilog data-lang=verilog><span class=line><span class=cl><span class=n>mod_a</span> <span class=n>instance2</span> <span class=p>(</span> <span class=p>.</span><span class=n>out</span><span class=p>(</span><span class=n>wc</span><span class=p>),</span> <span class=p>.</span><span class=n>in1</span><span class=p>(</span><span class=n>wa</span><span class=p>),</span> <span class=p>.</span><span class=n>in2</span><span class=p>(</span><span class=n>wb</span><span class=p>)</span> <span class=p>);</span>
</span></span></code></pre></td></tr></table></div></div></li></ul><p>如果有端口需要悬空，则直接不写外部的连线即可，如<code>mod_a instance1 ( wa, , wc );</code> 或 <code>mod_a instance2 ( .out(wc), .in1(wa), .in2( ) );</code></p><h3 id=问题20>问题20</h3><ul><li><p>题目：</p><p><img src=/digitalic/hdlbits%E5%88%B7%E9%A2%98/verilog-language/module/images/Module.png width=691 height=282 srcset="/digitalic/hdlbits%E5%88%B7%E9%A2%98/verilog-language/module/images/Module_huf80b1f5df7af23e0e7e428df8ba28bf4_29669_480x0_resize_box_3.png 480w, /digitalic/hdlbits%E5%88%B7%E9%A2%98/verilog-language/module/images/Module_huf80b1f5df7af23e0e7e428df8ba28bf4_29669_1024x0_resize_box_3.png 1024w" loading=lazy alt=Module class=gallery-image data-flex-grow=245 data-flex-basis=588px></p></li></ul><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt>1
</span><span class=lnt>2
</span><span class=lnt>3
</span><span class=lnt>4
</span><span class=lnt>5
</span><span class=lnt>6
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-verilog data-lang=verilog><span class=line><span class=cl><span class=k>module</span> <span class=n>top_module</span> <span class=p>(</span> <span class=k>input</span> <span class=n>a</span><span class=p>,</span> <span class=k>input</span> <span class=n>b</span><span class=p>,</span> <span class=k>output</span> <span class=n>out</span> <span class=p>);</span>
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl>    <span class=n>mod_a</span> <span class=n>instance1</span><span class=p>(</span><span class=n>a</span><span class=p>,</span><span class=n>b</span><span class=p>,</span><span class=n>out</span><span class=p>);</span>
</span></span><span class=line><span class=cl>    <span class=c1>// mod_a instance2 (.in1(a), .in2(b), .out(out));
</span></span></span><span class=line><span class=cl><span class=c1></span>    
</span></span><span class=line><span class=cl><span class=k>endmodule</span>
</span></span></code></pre></td></tr></table></div></div><p><img src=/digitalic/hdlbits%E5%88%B7%E9%A2%98/verilog-language/module/images/%E9%97%AE%E9%A2%9820-testbench.png width=553 height=272 srcset="/digitalic/hdlbits%E5%88%B7%E9%A2%98/verilog-language/module/images/%E9%97%AE%E9%A2%9820-testbench_hu234d56b8d4796f7d0a3d6886bb845621_9707_480x0_resize_box_3.png 480w, /digitalic/hdlbits%E5%88%B7%E9%A2%98/verilog-language/module/images/%E9%97%AE%E9%A2%9820-testbench_hu234d56b8d4796f7d0a3d6886bb845621_9707_1024x0_resize_box_3.png 1024w" loading=lazy alt=问题20-testbench class=gallery-image data-flex-grow=203 data-flex-basis=487px></p><h3 id=问题21>问题21</h3><ul><li><p>题目：You are given the following module:</p><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt>1
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-verilog data-lang=verilog><span class=line><span class=cl><span class=k>module</span> <span class=n>mod_a</span> <span class=p>(</span> <span class=k>output</span><span class=p>,</span> <span class=k>output</span><span class=p>,</span> <span class=k>input</span><span class=p>,</span> <span class=k>input</span><span class=p>,</span> <span class=k>input</span><span class=p>,</span> <span class=k>input</span> <span class=p>);</span>
</span></span></code></pre></td></tr></table></div></div><p><img src=/digitalic/hdlbits%E5%88%B7%E9%A2%98/verilog-language/module/images/Module_pos.png width=733 height=281 srcset="/digitalic/hdlbits%E5%88%B7%E9%A2%98/verilog-language/module/images/Module_pos_hu1cd41d27742715d2020230a6567ef617_21851_480x0_resize_box_3.png 480w, /digitalic/hdlbits%E5%88%B7%E9%A2%98/verilog-language/module/images/Module_pos_hu1cd41d27742715d2020230a6567ef617_21851_1024x0_resize_box_3.png 1024w" loading=lazy alt=Module_pos class=gallery-image data-flex-grow=260 data-flex-basis=626px></p></li></ul><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt> 1
</span><span class=lnt> 2
</span><span class=lnt> 3
</span><span class=lnt> 4
</span><span class=lnt> 5
</span><span class=lnt> 6
</span><span class=lnt> 7
</span><span class=lnt> 8
</span><span class=lnt> 9
</span><span class=lnt>10
</span><span class=lnt>11
</span><span class=lnt>12
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-verilog data-lang=verilog><span class=line><span class=cl><span class=k>module</span> <span class=n>top_module</span> <span class=p>(</span> 
</span></span><span class=line><span class=cl>    <span class=k>input</span> <span class=n>a</span><span class=p>,</span> 
</span></span><span class=line><span class=cl>    <span class=k>input</span> <span class=n>b</span><span class=p>,</span> 
</span></span><span class=line><span class=cl>    <span class=k>input</span> <span class=n>c</span><span class=p>,</span>
</span></span><span class=line><span class=cl>    <span class=k>input</span> <span class=n>d</span><span class=p>,</span>
</span></span><span class=line><span class=cl>    <span class=k>output</span> <span class=n>out1</span><span class=p>,</span>
</span></span><span class=line><span class=cl>    <span class=k>output</span> <span class=n>out2</span>
</span></span><span class=line><span class=cl><span class=p>);</span>
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl>    <span class=n>mod_a</span> <span class=n>instance1</span><span class=p>(</span><span class=n>out1</span><span class=p>,</span><span class=n>out2</span><span class=p>,</span><span class=n>a</span><span class=p>,</span><span class=n>b</span><span class=p>,</span><span class=n>c</span><span class=p>,</span><span class=n>d</span><span class=p>);</span>
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl><span class=k>endmodule</span>
</span></span></code></pre></td></tr></table></div></div><p><img src=/digitalic/hdlbits%E5%88%B7%E9%A2%98/verilog-language/module/images/%E9%97%AE%E9%A2%9821-testbench.png width=719 height=390 srcset="/digitalic/hdlbits%E5%88%B7%E9%A2%98/verilog-language/module/images/%E9%97%AE%E9%A2%9821-testbench_hu8da43ae9abf4f851f5e245e441a94183_15286_480x0_resize_box_3.png 480w, /digitalic/hdlbits%E5%88%B7%E9%A2%98/verilog-language/module/images/%E9%97%AE%E9%A2%9821-testbench_hu8da43ae9abf4f851f5e245e441a94183_15286_1024x0_resize_box_3.png 1024w" loading=lazy alt=问题21-testbench class=gallery-image data-flex-grow=184 data-flex-basis=442px></p><h3 id=问题22>问题22</h3><ul><li><p>题目：</p><p><img src=/digitalic/hdlbits%E5%88%B7%E9%A2%98/verilog-language/module/images/Module_pos.png width=733 height=281 srcset="/digitalic/hdlbits%E5%88%B7%E9%A2%98/verilog-language/module/images/Module_pos_hu1cd41d27742715d2020230a6567ef617_21851_480x0_resize_box_3.png 480w, /digitalic/hdlbits%E5%88%B7%E9%A2%98/verilog-language/module/images/Module_pos_hu1cd41d27742715d2020230a6567ef617_21851_1024x0_resize_box_3.png 1024w" loading=lazy alt=Module_pos class=gallery-image data-flex-grow=260 data-flex-basis=626px></p></li></ul><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt> 1
</span><span class=lnt> 2
</span><span class=lnt> 3
</span><span class=lnt> 4
</span><span class=lnt> 5
</span><span class=lnt> 6
</span><span class=lnt> 7
</span><span class=lnt> 8
</span><span class=lnt> 9
</span><span class=lnt>10
</span><span class=lnt>11
</span><span class=lnt>12
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-verilog data-lang=verilog><span class=line><span class=cl><span class=k>module</span> <span class=n>top_module</span> <span class=p>(</span> 
</span></span><span class=line><span class=cl>    <span class=k>input</span> <span class=n>a</span><span class=p>,</span> 
</span></span><span class=line><span class=cl>    <span class=k>input</span> <span class=n>b</span><span class=p>,</span> 
</span></span><span class=line><span class=cl>    <span class=k>input</span> <span class=n>c</span><span class=p>,</span>
</span></span><span class=line><span class=cl>    <span class=k>input</span> <span class=n>d</span><span class=p>,</span>
</span></span><span class=line><span class=cl>    <span class=k>output</span> <span class=n>out1</span><span class=p>,</span>
</span></span><span class=line><span class=cl>    <span class=k>output</span> <span class=n>out2</span>
</span></span><span class=line><span class=cl><span class=p>);</span>
</span></span><span class=line><span class=cl>    
</span></span><span class=line><span class=cl>    <span class=n>mod_a</span> <span class=n>instance1</span><span class=p>(.</span><span class=n>in1</span><span class=p>(</span><span class=n>a</span><span class=p>),</span> <span class=p>.</span><span class=n>in2</span><span class=p>(</span><span class=n>b</span><span class=p>),</span> <span class=p>.</span><span class=n>in3</span><span class=p>(</span><span class=n>c</span><span class=p>),</span> <span class=p>.</span><span class=n>in4</span><span class=p>(</span><span class=n>d</span><span class=p>),</span> <span class=p>.</span><span class=n>out1</span><span class=p>(</span><span class=n>out1</span><span class=p>),</span> <span class=p>.</span><span class=n>out2</span><span class=p>(</span><span class=n>out2</span><span class=p>));</span>
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl><span class=k>endmodule</span>
</span></span></code></pre></td></tr></table></div></div><p><img src=/digitalic/hdlbits%E5%88%B7%E9%A2%98/verilog-language/module/images/%E9%97%AE%E9%A2%9822-testbench.png width=711 height=388 srcset="/digitalic/hdlbits%E5%88%B7%E9%A2%98/verilog-language/module/images/%E9%97%AE%E9%A2%9822-testbench_hu25d617c420727f3c487fc70f65daa1fe_15181_480x0_resize_box_3.png 480w, /digitalic/hdlbits%E5%88%B7%E9%A2%98/verilog-language/module/images/%E9%97%AE%E9%A2%9822-testbench_hu25d617c420727f3c487fc70f65daa1fe_15181_1024x0_resize_box_3.png 1024w" loading=lazy alt=问题22-testbench class=gallery-image data-flex-grow=183 data-flex-basis=439px></p><h3 id=问题23>问题23</h3><ul><li><p>题目：You are given a module my_dff with two inputs and one output (that implements a D flip-flop). Instantiate three of them, then chain them together to make a shift register of length 3. The clk port needs to be connected to all instances.</p><p>The module provided to you is: <code>module my_dff ( input clk, input d, output q );</code></p></li></ul><p><img src=/digitalic/hdlbits%E5%88%B7%E9%A2%98/verilog-language/module/images/Module_shift.png width=755 height=226 srcset="/digitalic/hdlbits%E5%88%B7%E9%A2%98/verilog-language/module/images/Module_shift_hu159564dfa0c2bfea7361b408bc4f3c9e_23008_480x0_resize_box_3.png 480w, /digitalic/hdlbits%E5%88%B7%E9%A2%98/verilog-language/module/images/Module_shift_hu159564dfa0c2bfea7361b408bc4f3c9e_23008_1024x0_resize_box_3.png 1024w" loading=lazy alt=Module_shift class=gallery-image data-flex-grow=334 data-flex-basis=801px></p><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt>1
</span><span class=lnt>2
</span><span class=lnt>3
</span><span class=lnt>4
</span><span class=lnt>5
</span><span class=lnt>6
</span><span class=lnt>7
</span><span class=lnt>8
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-verilog data-lang=verilog><span class=line><span class=cl><span class=k>module</span> <span class=n>top_module</span> <span class=p>(</span> <span class=k>input</span> <span class=n>clk</span><span class=p>,</span> <span class=k>input</span> <span class=n>d</span><span class=p>,</span> <span class=k>output</span> <span class=n>q</span> <span class=p>);</span>
</span></span><span class=line><span class=cl>    
</span></span><span class=line><span class=cl>    <span class=kt>wire</span> <span class=n>q1</span><span class=p>,</span><span class=n>q2</span><span class=p>;</span>
</span></span><span class=line><span class=cl>    <span class=n>my_dff</span> <span class=n>instance1</span><span class=p>(</span><span class=n>clk</span><span class=p>,</span> <span class=n>d</span><span class=p>,</span> <span class=n>q1</span><span class=p>);</span>
</span></span><span class=line><span class=cl>    <span class=n>my_dff</span> <span class=n>instance2</span><span class=p>(</span><span class=n>clk</span><span class=p>,</span> <span class=n>q1</span><span class=p>,</span> <span class=n>q2</span><span class=p>);</span>
</span></span><span class=line><span class=cl>    <span class=n>my_dff</span> <span class=n>instance3</span><span class=p>(</span><span class=n>clk</span><span class=p>,</span> <span class=n>q2</span><span class=p>,</span> <span class=n>q</span><span class=p>);</span>
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl><span class=k>endmodule</span>
</span></span></code></pre></td></tr></table></div></div><p><img src=/digitalic/hdlbits%E5%88%B7%E9%A2%98/verilog-language/module/images/%E9%97%AE%E9%A2%9823-testbench.png width=725 height=267 srcset="/digitalic/hdlbits%E5%88%B7%E9%A2%98/verilog-language/module/images/%E9%97%AE%E9%A2%9823-testbench_hu9a5ecfceb970f313a0d9898165f5fb9e_10012_480x0_resize_box_3.png 480w, /digitalic/hdlbits%E5%88%B7%E9%A2%98/verilog-language/module/images/%E9%97%AE%E9%A2%9823-testbench_hu9a5ecfceb970f313a0d9898165f5fb9e_10012_1024x0_resize_box_3.png 1024w" loading=lazy alt=问题23-testbench class=gallery-image data-flex-grow=271 data-flex-basis=651px></p><h3 id=问题24>问题24</h3><ul><li><p>题目：</p><p><img src=/digitalic/hdlbits%E5%88%B7%E9%A2%98/verilog-language/module/images/Module_shift8.png width=852 height=259 srcset="/digitalic/hdlbits%E5%88%B7%E9%A2%98/verilog-language/module/images/Module_shift8_hu556eafcf008b9304a957acf9fc68ed9a_37165_480x0_resize_box_3.png 480w, /digitalic/hdlbits%E5%88%B7%E9%A2%98/verilog-language/module/images/Module_shift8_hu556eafcf008b9304a957acf9fc68ed9a_37165_1024x0_resize_box_3.png 1024w" loading=lazy alt=Module_shift8 class=gallery-image data-flex-grow=328 data-flex-basis=789px></p></li></ul><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt> 1
</span><span class=lnt> 2
</span><span class=lnt> 3
</span><span class=lnt> 4
</span><span class=lnt> 5
</span><span class=lnt> 6
</span><span class=lnt> 7
</span><span class=lnt> 8
</span><span class=lnt> 9
</span><span class=lnt>10
</span><span class=lnt>11
</span><span class=lnt>12
</span><span class=lnt>13
</span><span class=lnt>14
</span><span class=lnt>15
</span><span class=lnt>16
</span><span class=lnt>17
</span><span class=lnt>18
</span><span class=lnt>19
</span><span class=lnt>20
</span><span class=lnt>21
</span><span class=lnt>22
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-verilog data-lang=verilog><span class=line><span class=cl><span class=k>module</span> <span class=n>top_module</span> <span class=p>(</span> 
</span></span><span class=line><span class=cl>    <span class=k>input</span> <span class=n>clk</span><span class=p>,</span> 
</span></span><span class=line><span class=cl>    <span class=k>input</span> <span class=p>[</span><span class=mh>7</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>d</span><span class=p>,</span> 
</span></span><span class=line><span class=cl>    <span class=k>input</span> <span class=p>[</span><span class=mh>1</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>sel</span><span class=p>,</span> 
</span></span><span class=line><span class=cl>    <span class=k>output</span> <span class=p>[</span><span class=mh>7</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>q</span> 
</span></span><span class=line><span class=cl><span class=p>);</span>
</span></span><span class=line><span class=cl>    
</span></span><span class=line><span class=cl>    <span class=kt>wire</span> <span class=p>[</span><span class=mh>7</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>q1</span><span class=p>,</span><span class=n>q2</span><span class=p>,</span><span class=n>q3</span><span class=p>;</span>
</span></span><span class=line><span class=cl>    <span class=n>my_dff8</span> <span class=n>dff1</span><span class=p>(.</span><span class=n>clk</span><span class=p>(</span><span class=n>clk</span><span class=p>),</span> <span class=p>.</span><span class=n>d</span><span class=p>(</span><span class=n>d</span><span class=p>),</span> <span class=p>.</span><span class=n>q</span><span class=p>(</span><span class=n>q1</span><span class=p>));</span>
</span></span><span class=line><span class=cl>    <span class=n>my_dff8</span> <span class=n>dff2</span><span class=p>(.</span><span class=n>clk</span><span class=p>(</span><span class=n>clk</span><span class=p>),</span> <span class=p>.</span><span class=n>d</span><span class=p>(</span><span class=n>q1</span><span class=p>),</span> <span class=p>.</span><span class=n>q</span><span class=p>(</span><span class=n>q2</span><span class=p>));</span>
</span></span><span class=line><span class=cl>    <span class=n>my_dff8</span> <span class=n>dff3</span><span class=p>(.</span><span class=n>clk</span><span class=p>(</span><span class=n>clk</span><span class=p>),</span> <span class=p>.</span><span class=n>d</span><span class=p>(</span><span class=n>q2</span><span class=p>),</span> <span class=p>.</span><span class=n>q</span><span class=p>(</span><span class=n>q3</span><span class=p>));</span>
</span></span><span class=line><span class=cl>    
</span></span><span class=line><span class=cl>    <span class=k>always</span> <span class=p>@(</span><span class=o>*</span><span class=p>)</span> <span class=k>begin</span>
</span></span><span class=line><span class=cl>        <span class=k>case</span><span class=p>(</span><span class=n>sel</span><span class=p>)</span>
</span></span><span class=line><span class=cl>            <span class=mh>0</span><span class=o>:</span> <span class=n>q</span> <span class=o>=</span> <span class=n>d</span><span class=p>;</span>
</span></span><span class=line><span class=cl>            <span class=mh>1</span><span class=o>:</span> <span class=n>q</span> <span class=o>=</span> <span class=n>q1</span><span class=p>;</span>
</span></span><span class=line><span class=cl>            <span class=mh>2</span><span class=o>:</span> <span class=n>q</span> <span class=o>=</span> <span class=n>q2</span><span class=p>;</span>
</span></span><span class=line><span class=cl>            <span class=mh>3</span><span class=o>:</span> <span class=n>q</span> <span class=o>=</span> <span class=n>q3</span><span class=p>;</span>
</span></span><span class=line><span class=cl>        <span class=k>endcase</span>
</span></span><span class=line><span class=cl>    <span class=k>end</span>
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl><span class=k>endmodule</span>
</span></span></code></pre></td></tr></table></div></div><p><img src=/digitalic/hdlbits%E5%88%B7%E9%A2%98/verilog-language/module/images/%E9%97%AE%E9%A2%9824-testbench.png width=885 height=297 srcset="/digitalic/hdlbits%E5%88%B7%E9%A2%98/verilog-language/module/images/%E9%97%AE%E9%A2%9824-testbench_hu870a87a991185caf01d325862636895a_18506_480x0_resize_box_3.png 480w, /digitalic/hdlbits%E5%88%B7%E9%A2%98/verilog-language/module/images/%E9%97%AE%E9%A2%9824-testbench_hu870a87a991185caf01d325862636895a_18506_1024x0_resize_box_3.png 1024w" loading=lazy alt=问题24-testbench class=gallery-image data-flex-grow=297 data-flex-basis=715px></p><h3 id=问题25>问题25</h3><ul><li><p>题目：</p><p><img src=/digitalic/hdlbits%E5%88%B7%E9%A2%98/verilog-language/module/images/Module_add.png width=491 height=304 srcset="/digitalic/hdlbits%E5%88%B7%E9%A2%98/verilog-language/module/images/Module_add_hu758e14d9b76438a2705a00bf33f5db3e_24998_480x0_resize_box_3.png 480w, /digitalic/hdlbits%E5%88%B7%E9%A2%98/verilog-language/module/images/Module_add_hu758e14d9b76438a2705a00bf33f5db3e_24998_1024x0_resize_box_3.png 1024w" loading=lazy alt=Module_add class=gallery-image data-flex-grow=161 data-flex-basis=387px></p></li></ul><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt> 1
</span><span class=lnt> 2
</span><span class=lnt> 3
</span><span class=lnt> 4
</span><span class=lnt> 5
</span><span class=lnt> 6
</span><span class=lnt> 7
</span><span class=lnt> 8
</span><span class=lnt> 9
</span><span class=lnt>10
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-verilog data-lang=verilog><span class=line><span class=cl><span class=k>module</span> <span class=n>top_module</span><span class=p>(</span>
</span></span><span class=line><span class=cl>    <span class=k>input</span> <span class=p>[</span><span class=mh>31</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>a</span><span class=p>,</span>
</span></span><span class=line><span class=cl>    <span class=k>input</span> <span class=p>[</span><span class=mh>31</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>b</span><span class=p>,</span>
</span></span><span class=line><span class=cl>    <span class=k>output</span> <span class=p>[</span><span class=mh>31</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>sum</span>
</span></span><span class=line><span class=cl><span class=p>);</span>
</span></span><span class=line><span class=cl>    <span class=kt>wire</span> <span class=n>carry</span><span class=p>;</span>
</span></span><span class=line><span class=cl>    <span class=n>add16</span> <span class=n>low</span><span class=p>(</span><span class=n>a</span><span class=p>[</span><span class=mh>15</span><span class=o>:</span><span class=mh>0</span><span class=p>],</span> <span class=n>b</span><span class=p>[</span><span class=mh>15</span><span class=o>:</span><span class=mh>0</span><span class=p>],</span> <span class=mh>1</span><span class=mb>&#39;b0</span><span class=p>,</span> <span class=n>sum</span><span class=p>[</span><span class=mh>15</span><span class=o>:</span><span class=mh>0</span><span class=p>],</span> <span class=n>carry</span><span class=p>);</span>
</span></span><span class=line><span class=cl>    <span class=n>add16</span> <span class=n>high</span><span class=p>(</span><span class=n>a</span><span class=p>[</span><span class=mh>31</span><span class=o>:</span><span class=mh>16</span><span class=p>],</span> <span class=n>b</span><span class=p>[</span><span class=mh>31</span><span class=o>:</span><span class=mh>16</span><span class=p>],</span> <span class=n>carry</span><span class=p>,</span> <span class=n>sum</span><span class=p>[</span><span class=mh>31</span><span class=o>:</span><span class=mh>16</span><span class=p>],);</span> <span class=c1>//悬空
</span></span></span><span class=line><span class=cl><span class=c1></span>
</span></span><span class=line><span class=cl><span class=k>endmodule</span>
</span></span></code></pre></td></tr></table></div></div><p><img src=/digitalic/hdlbits%E5%88%B7%E9%A2%98/verilog-language/module/images/%E9%97%AE%E9%A2%9825-testbench.png width=509 height=272 srcset="/digitalic/hdlbits%E5%88%B7%E9%A2%98/verilog-language/module/images/%E9%97%AE%E9%A2%9825-testbench_hu8e277f0c01a555d5d97a5b169250f20d_11826_480x0_resize_box_3.png 480w, /digitalic/hdlbits%E5%88%B7%E9%A2%98/verilog-language/module/images/%E9%97%AE%E9%A2%9825-testbench_hu8e277f0c01a555d5d97a5b169250f20d_11826_1024x0_resize_box_3.png 1024w" loading=lazy alt=问题25-testbench class=gallery-image data-flex-grow=187 data-flex-basis=449px></p><h3 id=问题26>问题26</h3><ul><li><p>题目：there are three modules in this design:</p><ul><li>top_module — Your top-level module that contains two of&mldr;</li><li>add16, provided — A 16-bit adder module that is composed of 16 of&mldr;</li><li>add1 — A 1-bit full adder module.</li></ul><p><img src=/digitalic/hdlbits%E5%88%B7%E9%A2%98/verilog-language/module/images/Module_fadd.png width=665 height=671 srcset="/digitalic/hdlbits%E5%88%B7%E9%A2%98/verilog-language/module/images/Module_fadd_hued10dc26b6b2e240c19f1eb14853228c_46718_480x0_resize_box_3.png 480w, /digitalic/hdlbits%E5%88%B7%E9%A2%98/verilog-language/module/images/Module_fadd_hued10dc26b6b2e240c19f1eb14853228c_46718_1024x0_resize_box_3.png 1024w" loading=lazy alt=Module_fadd class=gallery-image data-flex-grow=99 data-flex-basis=237px></p></li><li><p>提示：Full adder equations: <code>sum = a ^ b ^ cin</code> and <code>cout = a&b | a&cin | b&cin</code></p></li></ul><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt> 1
</span><span class=lnt> 2
</span><span class=lnt> 3
</span><span class=lnt> 4
</span><span class=lnt> 5
</span><span class=lnt> 6
</span><span class=lnt> 7
</span><span class=lnt> 8
</span><span class=lnt> 9
</span><span class=lnt>10
</span><span class=lnt>11
</span><span class=lnt>12
</span><span class=lnt>13
</span><span class=lnt>14
</span><span class=lnt>15
</span><span class=lnt>16
</span><span class=lnt>17
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-verilog data-lang=verilog><span class=line><span class=cl><span class=k>module</span> <span class=n>top_module</span> <span class=p>(</span>
</span></span><span class=line><span class=cl>    <span class=k>input</span> <span class=p>[</span><span class=mh>31</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>a</span><span class=p>,</span>
</span></span><span class=line><span class=cl>    <span class=k>input</span> <span class=p>[</span><span class=mh>31</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>b</span><span class=p>,</span>
</span></span><span class=line><span class=cl>    <span class=k>output</span> <span class=p>[</span><span class=mh>31</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>sum</span>
</span></span><span class=line><span class=cl><span class=p>);</span><span class=c1>//
</span></span></span><span class=line><span class=cl><span class=c1></span>    <span class=kt>wire</span> <span class=n>carry</span><span class=p>;</span>
</span></span><span class=line><span class=cl>    <span class=n>add16</span> <span class=n>low</span><span class=p>(</span><span class=n>a</span><span class=p>[</span><span class=mh>15</span><span class=o>:</span><span class=mh>0</span><span class=p>],</span> <span class=n>b</span><span class=p>[</span><span class=mh>15</span><span class=o>:</span><span class=mh>0</span><span class=p>],</span> <span class=mh>1</span><span class=mb>&#39;b0</span><span class=p>,</span> <span class=n>sum</span><span class=p>[</span><span class=mh>15</span><span class=o>:</span><span class=mh>0</span><span class=p>],</span> <span class=n>carry</span><span class=p>);</span>
</span></span><span class=line><span class=cl>    <span class=n>add16</span> <span class=n>high</span><span class=p>(</span><span class=n>a</span><span class=p>[</span><span class=mh>31</span><span class=o>:</span><span class=mh>16</span><span class=p>],</span> <span class=n>b</span><span class=p>[</span><span class=mh>31</span><span class=o>:</span><span class=mh>16</span><span class=p>],</span> <span class=n>carry</span><span class=p>,</span> <span class=n>sum</span><span class=p>[</span><span class=mh>31</span><span class=o>:</span><span class=mh>16</span><span class=p>],);</span>
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl><span class=k>endmodule</span>
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl><span class=k>module</span> <span class=n>add1</span> <span class=p>(</span> <span class=k>input</span> <span class=n>a</span><span class=p>,</span> <span class=k>input</span> <span class=n>b</span><span class=p>,</span> <span class=k>input</span> <span class=n>cin</span><span class=p>,</span>   <span class=k>output</span> <span class=n>sum</span><span class=p>,</span> <span class=k>output</span> <span class=n>cout</span> <span class=p>);</span>
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl><span class=c1>// Full adder module here
</span></span></span><span class=line><span class=cl><span class=c1></span>    <span class=k>assign</span> <span class=p>{</span><span class=n>cout</span><span class=p>,</span> <span class=n>sum</span><span class=p>}</span> <span class=o>=</span> <span class=n>a</span><span class=o>+</span><span class=n>b</span><span class=o>+</span><span class=n>cin</span><span class=p>;</span>
</span></span><span class=line><span class=cl>    
</span></span><span class=line><span class=cl><span class=k>endmodule</span>
</span></span></code></pre></td></tr></table></div></div><h3 id=问题28>问题28</h3><ul><li><p>题目：并行加法器</p><p><img src=/digitalic/hdlbits%E5%88%B7%E9%A2%98/verilog-language/module/images/Module_cseladd.png width=575 height=396 srcset="/digitalic/hdlbits%E5%88%B7%E9%A2%98/verilog-language/module/images/Module_cseladd_huf57cd0f9f5e23a6fbc0bdc4979b17ac2_36103_480x0_resize_box_3.png 480w, /digitalic/hdlbits%E5%88%B7%E9%A2%98/verilog-language/module/images/Module_cseladd_huf57cd0f9f5e23a6fbc0bdc4979b17ac2_36103_1024x0_resize_box_3.png 1024w" loading=lazy alt=Module_cseladd class=gallery-image data-flex-grow=145 data-flex-basis=348px></p></li></ul><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt> 1
</span><span class=lnt> 2
</span><span class=lnt> 3
</span><span class=lnt> 4
</span><span class=lnt> 5
</span><span class=lnt> 6
</span><span class=lnt> 7
</span><span class=lnt> 8
</span><span class=lnt> 9
</span><span class=lnt>10
</span><span class=lnt>11
</span><span class=lnt>12
</span><span class=lnt>13
</span><span class=lnt>14
</span><span class=lnt>15
</span><span class=lnt>16
</span><span class=lnt>17
</span><span class=lnt>18
</span><span class=lnt>19
</span><span class=lnt>20
</span><span class=lnt>21
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-verilog data-lang=verilog><span class=line><span class=cl><span class=k>module</span> <span class=n>top_module</span><span class=p>(</span>
</span></span><span class=line><span class=cl>    <span class=k>input</span> <span class=p>[</span><span class=mh>31</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>a</span><span class=p>,</span>
</span></span><span class=line><span class=cl>    <span class=k>input</span> <span class=p>[</span><span class=mh>31</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>b</span><span class=p>,</span>
</span></span><span class=line><span class=cl>    <span class=k>output</span> <span class=p>[</span><span class=mh>31</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>sum</span>
</span></span><span class=line><span class=cl><span class=p>);</span>
</span></span><span class=line><span class=cl>    
</span></span><span class=line><span class=cl>    <span class=kt>wire</span> <span class=n>sel</span><span class=p>;</span>
</span></span><span class=line><span class=cl>    <span class=kt>wire</span> <span class=p>[</span><span class=mh>15</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>high0_out</span><span class=p>,</span> <span class=n>high1_out</span><span class=p>;</span>
</span></span><span class=line><span class=cl>    <span class=n>add16</span> <span class=n>low</span><span class=p>(</span><span class=n>a</span><span class=p>[</span><span class=mh>15</span><span class=o>:</span><span class=mh>0</span><span class=p>],</span> <span class=n>b</span><span class=p>[</span><span class=mh>15</span><span class=o>:</span><span class=mh>0</span><span class=p>],</span> <span class=mh>0</span><span class=p>,</span> <span class=n>sum</span><span class=p>[</span><span class=mh>15</span><span class=o>:</span><span class=mh>0</span><span class=p>],</span> <span class=n>sel</span><span class=p>);</span>
</span></span><span class=line><span class=cl>    <span class=n>add16</span> <span class=n>high0</span><span class=p>(</span><span class=n>a</span><span class=p>[</span><span class=mh>31</span><span class=o>:</span><span class=mh>16</span><span class=p>],</span> <span class=n>b</span><span class=p>[</span><span class=mh>31</span><span class=o>:</span><span class=mh>16</span><span class=p>],</span> <span class=mh>0</span><span class=p>,</span> <span class=n>high0_out</span><span class=p>,</span> <span class=p>);</span>
</span></span><span class=line><span class=cl>    <span class=n>add16</span> <span class=n>high1</span><span class=p>(</span><span class=n>a</span><span class=p>[</span><span class=mh>31</span><span class=o>:</span><span class=mh>16</span><span class=p>],</span> <span class=n>b</span><span class=p>[</span><span class=mh>31</span><span class=o>:</span><span class=mh>16</span><span class=p>],</span> <span class=mh>1</span><span class=p>,</span> <span class=n>high1_out</span><span class=p>,</span> <span class=p>);</span>
</span></span><span class=line><span class=cl>    
</span></span><span class=line><span class=cl>    <span class=k>always</span> <span class=p>@(</span><span class=o>*</span><span class=p>)</span> <span class=k>begin</span>
</span></span><span class=line><span class=cl>        <span class=k>case</span> <span class=p>(</span><span class=n>sel</span><span class=p>)</span>
</span></span><span class=line><span class=cl>            <span class=mh>1</span><span class=mb>&#39;b0</span><span class=o>:</span> <span class=n>sum</span><span class=p>[</span><span class=mh>31</span><span class=o>:</span><span class=mh>16</span><span class=p>]</span> <span class=o>=</span> <span class=n>high0_out</span><span class=p>;</span>
</span></span><span class=line><span class=cl>            <span class=mh>1</span><span class=mb>&#39;b1</span><span class=o>:</span> <span class=n>sum</span><span class=p>[</span><span class=mh>31</span><span class=o>:</span><span class=mh>16</span><span class=p>]</span> <span class=o>=</span> <span class=n>high1_out</span><span class=p>;</span>
</span></span><span class=line><span class=cl>        <span class=k>endcase</span>
</span></span><span class=line><span class=cl>    <span class=k>end</span>
</span></span><span class=line><span class=cl>    
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl><span class=k>endmodule</span>
</span></span></code></pre></td></tr></table></div></div><p><img src=/digitalic/hdlbits%E5%88%B7%E9%A2%98/verilog-language/module/images/%E9%97%AE%E9%A2%9828-testbench.png width=508 height=263 srcset="/digitalic/hdlbits%E5%88%B7%E9%A2%98/verilog-language/module/images/%E9%97%AE%E9%A2%9828-testbench_hua76993f06ace9505a21839975730d291_11761_480x0_resize_box_3.png 480w, /digitalic/hdlbits%E5%88%B7%E9%A2%98/verilog-language/module/images/%E9%97%AE%E9%A2%9828-testbench_hua76993f06ace9505a21839975730d291_11761_1024x0_resize_box_3.png 1024w" loading=lazy alt=问题28-testbench class=gallery-image data-flex-grow=193 data-flex-basis=463px></p><h3 id=问题29>问题29</h3><ul><li><p>题目：</p><p><img src=/digitalic/hdlbits%E5%88%B7%E9%A2%98/verilog-language/module/images/Module_addsub.png width=491 height=304 srcset="/digitalic/hdlbits%E5%88%B7%E9%A2%98/verilog-language/module/images/Module_addsub_huea5a9bc2aa1955dca91e4ba0e81b6aa2_27018_480x0_resize_box_3.png 480w, /digitalic/hdlbits%E5%88%B7%E9%A2%98/verilog-language/module/images/Module_addsub_huea5a9bc2aa1955dca91e4ba0e81b6aa2_27018_1024x0_resize_box_3.png 1024w" loading=lazy alt=Module_addsub.png class=gallery-image data-flex-grow=161 data-flex-basis=387px></p></li></ul><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt> 1
</span><span class=lnt> 2
</span><span class=lnt> 3
</span><span class=lnt> 4
</span><span class=lnt> 5
</span><span class=lnt> 6
</span><span class=lnt> 7
</span><span class=lnt> 8
</span><span class=lnt> 9
</span><span class=lnt>10
</span><span class=lnt>11
</span><span class=lnt>12
</span><span class=lnt>13
</span><span class=lnt>14
</span><span class=lnt>15
</span><span class=lnt>16
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-verilog data-lang=verilog><span class=line><span class=cl><span class=k>module</span> <span class=n>top_module</span><span class=p>(</span>
</span></span><span class=line><span class=cl>    <span class=k>input</span> <span class=p>[</span><span class=mh>31</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>a</span><span class=p>,</span>
</span></span><span class=line><span class=cl>    <span class=k>input</span> <span class=p>[</span><span class=mh>31</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>b</span><span class=p>,</span>
</span></span><span class=line><span class=cl>    <span class=k>input</span> <span class=n>sub</span><span class=p>,</span>
</span></span><span class=line><span class=cl>    <span class=k>output</span> <span class=p>[</span><span class=mh>31</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>sum</span>
</span></span><span class=line><span class=cl><span class=p>);</span>
</span></span><span class=line><span class=cl>    
</span></span><span class=line><span class=cl>    <span class=kt>wire</span> <span class=n>cout_low</span><span class=p>;</span>
</span></span><span class=line><span class=cl>    <span class=kt>wire</span> <span class=p>[</span><span class=mh>31</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>out_xor</span><span class=p>;</span>
</span></span><span class=line><span class=cl>    
</span></span><span class=line><span class=cl>    <span class=k>assign</span> <span class=n>out_xor</span> <span class=o>=</span> <span class=n>b</span><span class=o>^</span><span class=p>{</span><span class=mh>32</span><span class=p>{</span><span class=n>sub</span><span class=p>}};</span>
</span></span><span class=line><span class=cl>    <span class=n>add16</span> <span class=n>low</span><span class=p>(</span><span class=n>a</span><span class=p>[</span><span class=mh>15</span><span class=o>:</span><span class=mh>0</span><span class=p>],</span> <span class=n>out_xor</span><span class=p>[</span><span class=mh>15</span><span class=o>:</span><span class=mh>0</span><span class=p>],</span> <span class=n>sub</span><span class=p>,</span> <span class=n>sum</span><span class=p>[</span><span class=mh>15</span><span class=o>:</span><span class=mh>0</span><span class=p>],</span> <span class=n>cout_low</span><span class=p>);</span>
</span></span><span class=line><span class=cl>    <span class=n>add16</span> <span class=n>high</span><span class=p>(</span><span class=n>a</span><span class=p>[</span><span class=mh>31</span><span class=o>:</span><span class=mh>16</span><span class=p>],</span> <span class=n>out_xor</span><span class=p>[</span><span class=mh>31</span><span class=o>:</span><span class=mh>16</span><span class=p>],</span> <span class=n>cout_low</span><span class=p>,</span> <span class=n>sum</span><span class=p>[</span><span class=mh>31</span><span class=o>:</span><span class=mh>16</span><span class=p>],</span> <span class=p>);</span>
</span></span><span class=line><span class=cl>    
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl><span class=k>endmodule</span>
</span></span></code></pre></td></tr></table></div></div><p><img src=/digitalic/hdlbits%E5%88%B7%E9%A2%98/verilog-language/module/images/%E9%97%AE%E9%A2%9829-testbench.png width=727 height=298 srcset="/digitalic/hdlbits%E5%88%B7%E9%A2%98/verilog-language/module/images/%E9%97%AE%E9%A2%9829-testbench_hu249a6f11bf6f2873b723e1f3becc4ae8_14684_480x0_resize_box_3.png 480w, /digitalic/hdlbits%E5%88%B7%E9%A2%98/verilog-language/module/images/%E9%97%AE%E9%A2%9829-testbench_hu249a6f11bf6f2873b723e1f3becc4ae8_14684_1024x0_resize_box_3.png 1024w" loading=lazy alt=问题29-testbench class=gallery-image data-flex-grow=243 data-flex-basis=585px></p></section><footer class=article-footer><section class=article-copyright><svg xmlns="http://www.w3.org/2000/svg" class="icon icon-tabler icon-tabler-copyright" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentcolor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z"/><circle cx="12" cy="12" r="9"/><path d="M14.5 9a3.5 4 0 100 6"/></svg><span>Licensed under CC BY-NC-SA 4.0</span></section></footer></article><footer class=site-footer><section class=copyright>&copy;
2020 -
2022 Todd's Blog</section><section class=powerby>Built with <a href=https://gohugo.io/ target=_blank rel=noopener>Hugo</a><br>主题 <b><a href=https://github.com/CaiJimmy/hugo-theme-stack target=_blank rel=noopener data-version=3.12.0>Stack</a></b> 由 <a href=https://jimmycai.com target=_blank rel=noopener>Jimmy</a> 设计</section></footer><div class=pswp tabindex=-1 role=dialog aria-hidden=true><div class=pswp__bg></div><div class=pswp__scroll-wrap><div class=pswp__container><div class=pswp__item></div><div class=pswp__item></div><div class=pswp__item></div></div><div class="pswp__ui pswp__ui--hidden"><div class=pswp__top-bar><div class=pswp__counter></div><button class="pswp__button pswp__button--close" title="Close (Esc)"></button>
<button class="pswp__button pswp__button--share" title=Share></button>
<button class="pswp__button pswp__button--fs" title="Toggle fullscreen"></button>
<button class="pswp__button pswp__button--zoom" title="Zoom in/out"></button><div class=pswp__preloader><div class=pswp__preloader__icn><div class=pswp__preloader__cut><div class=pswp__preloader__donut></div></div></div></div></div><div class="pswp__share-modal pswp__share-modal--hidden pswp__single-tap"><div class=pswp__share-tooltip></div></div><button class="pswp__button pswp__button--arrow--left" title="Previous (arrow left)"></button>
<button class="pswp__button pswp__button--arrow--right" title="Next (arrow right)"></button><div class=pswp__caption><div class=pswp__caption__center></div></div></div></div></div><script src=https://cdn.jsdelivr.net/npm/photoswipe@4.1.3/dist/photoswipe.min.js integrity="sha256-ePwmChbbvXbsO02lbM3HoHbSHTHFAeChekF1xKJdleo=" crossorigin=anonymous defer></script><script src=https://cdn.jsdelivr.net/npm/photoswipe@4.1.3/dist/photoswipe-ui-default.min.js integrity="sha256-UKkzOn/w1mBxRmLLGrSeyB4e1xbrp4xylgAWb3M42pU=" crossorigin=anonymous defer></script><link rel=stylesheet href=https://cdn.jsdelivr.net/npm/photoswipe@4.1.3/dist/default-skin/default-skin.min.css crossorigin=anonymous><link rel=stylesheet href=https://cdn.jsdelivr.net/npm/photoswipe@4.1.3/dist/photoswipe.min.css crossorigin=anonymous></main><aside class="sidebar right-sidebar sticky"><section class="widget archives"><div class=widget-icon><svg xmlns="http://www.w3.org/2000/svg" class="icon icon-tabler icon-tabler-hash" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentcolor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z"/><line x1="5" y1="9" x2="19" y2="9"/><line x1="5" y1="15" x2="19" y2="15"/><line x1="11" y1="4" x2="7" y2="20"/><line x1="17" y1="4" x2="13" y2="20"/></svg></div><h2 class="widget-title section-title">目录</h2><div class=widget--toc><nav id=TableOfContents><ol><li><a href=#module>Module</a><ol><li><a href=#问题20>问题20</a></li><li><a href=#问题21>问题21</a></li><li><a href=#问题22>问题22</a></li><li><a href=#问题23>问题23</a></li><li><a href=#问题24>问题24</a></li><li><a href=#问题25>问题25</a></li><li><a href=#问题26>问题26</a></li><li><a href=#问题28>问题28</a></li><li><a href=#问题29>问题29</a></li></ol></li></ol></nav></div></section></aside></div><script src=https://cdn.jsdelivr.net/npm/node-vibrant@3.1.6/dist/vibrant.min.js integrity="sha256-awcR2jno4kI5X0zL8ex0vi2z+KMkF24hUW8WePSA9HM=" crossorigin=anonymous></script><script type=text/javascript src=/ts/main.js defer></script>
<script>(function(){const e=document.createElement("link");e.href="https://fonts.googleapis.com/css2?family=Lato:wght@300;400;700&display=swap",e.type="text/css",e.rel="stylesheet",document.head.appendChild(e)})()</script></body></html>