 
****************************************
Report : design
        -physical
Design : khu_sensor_pad
Version: N-2017.09
Date   : Thu Nov 19 02:17:04 2020
****************************************

	Scenario            : func1_wst
	Parasitic source    : LPE
	Parasitic mode      : RealRC
	Extraction mode     : MIN_MAX
	Extraction derating : 125/125
****************************** P&R Summary ********************************
Date : Thu Nov 19 02:17:04 2020
Machine Host Name: vlsi-dist.khu.ac.kr
Working Directory: /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis
Library Name:      khu_sensor_pad_08_chip_finish
Cell Name:         khu_sensor_pad.CEL;1
Design Statistics:
    Number of Module Cells:        29547
    Number of Pins:                165828
    Number of IO Pad Cells:        56
    Number of IO Pins:             13
    Number of Nets:                32005
    Average Pins Per Net (Signal): 3.10651

Chip Utilization:
    Total Std Cell Area:           433130.54
    Total Pad Cell Area:           462403.20
    Core Size:     width 1024.76, height 1022.40; area 1047714.62
    Pad Core Size: width 1124.76, height 1124.76; area 1265085.06
    Chip Size:     width 1400.00, height 1400.00; area 1960000.00
    Std cells utilization:         41.34% 
    Cell/Core Ratio:               41.34%
    Cell/Chip Ratio:               45.69%
    Number of Cell Rows:            284

Master Instantiation:
	MasterName	Type	InstCount
	=================================
	ivd1_hd		STD	3506
	fd3qd1_hd	STD	2263
	nd2d1_hd	STD	2039
	fd2qd1_hd	STD	2022
	oa22d1_hd	STD	2014
	xn2d1_hd	STD	1927
	fad1_hd		STD	1713
	nr2d1_hd	STD	1347
	scg2d2_hd	STD	1120
	ao22d1_hd	STD	1032
	nid2_hd		STD	961
	ivd2_hd		STD	778
	oa21d1_hd	STD	757
	had1_hd		STD	552
	nid1_hd		STD	497
	oa211d1_hd	STD	485
	ao21d1_hd	STD	476
	ivd4_hd		STD	353
	clkxo2d2_hd	STD	327
	nr4d1_hd	STD	296
	fd1qd1_hd	STD	273
	nd3d1_hd	STD	252
	ad2d1_hd	STD	224
	nd4d1_hd	STD	208
	nr2bd1_hd	STD	205
	nr3d1_hd	STD	203
	cglpd1_hd	STD	174
	or2d1_hd	STD	170
	ivd12_hd	STD	163
	fds2eqd1_hd	STD	157
	scg4d1_hd	STD	144
	nd2bd1_hd	STD	133
	scg6d1_hd	STD	129
	fd1eqd1_hd	STD	126
	ao211d1_hd	STD	117
	fd3qd2_hd	STD	117
	fad4_hd		STD	106
	ivd3_hd		STD	93
	ivd8_hd		STD	88
	mx2d1_hd	STD	87
	scg13d1_hd	STD	80
	clknd2d4_hd	STD	77
	scg15d1_hd	STD	74
	nr2ad1_hd	STD	69
	oa22ad1_hd	STD	67
	ivd6_hd		STD	63
	nr2d4_hd	STD	62
	oa22d2_hd	STD	59
	fd1qd2_hd	STD	54
	scg14d1_hd	STD	53
	scg17d1_hd	STD	52
	nr2d2_hd	STD	52
	scg16d1_hd	STD	45
	nd3bd1_hd	STD	44
	or4d1_hd	STD	42
	clkxo2d1_hd	STD	41
	oa21d2_hd	STD	40
	ao22d2_hd	STD	35
	fd3d4_hd	STD	35
	fd2d1_hd	STD	34
	scg20d1_hd	STD	32
	fd2qd2_hd	STD	32
	clknd2d2_hd	STD	32
	ad4d1_hd	STD	29
	scg18d1_hd	STD	28
	scg2d1_hd	STD	27
	scg5d1_hd	STD	27
	ad2d2_hd	STD	26
	fd1d4_hd	STD	25
	or2d2_hd	STD	24
	xo3d1_hd	STD	23
	ao21d4_hd	STD	21
	scg22d1_hd	STD	20
	nr2d6_hd	STD	20
	fds2d1_hd	STD	20
	oa22d4_hd	STD	20
	scg9d1_hd	STD	18
	ad3d1_hd	STD	18
	ao21d2_hd	STD	18
	oa21d4_hd	STD	17
	scg12d1_hd	STD	15
	oa211d2_hd	STD	15
	scg10d1_hd	STD	14
	nr4d2_hd	STD	14
	fd2qd4_hd	STD	12
	scg21d1_hd	STD	12
	ad2d4_hd	STD	12
	scg20d2_hd	STD	12
	nid6_hd		STD	12
	or3d1_hd	STD	11
	fd1d2_hd	STD	11
	ivd16_hd	STD	10
	nid4_hd		STD	10
	fd1eqd2_hd	STD	10
	mx2id1_hd	STD	9
	nd2d2_hd	STD	9
	or2d4_hd	STD	8
	nid8_hd		STD	7
	scg22d2_hd	STD	7
	nd2d4_hd	STD	7
	ivd20_hd	STD	7
	xo2d2_hd	STD	7
	scg8d1_hd	STD	6
	fds2eqd2_hd	STD	6
	ao22d4_hd	STD	6
	xo2d4_hd	STD	6
	ao22ad1_hd	STD	5
	fd3qd4_hd	STD	5
	nd2d6_hd	STD	4
	fj2d1_hd	STD	4
	nr4d4_hd	STD	4
	ad2bd2_hd	STD	4
	clknd2d3_hd	STD	3
	or2d8_hd	STD	3
	or3d2_hd	STD	3
	scg16d2_hd	STD	3
	clknd2d1_hd	STD	3
	nid3_hd		STD	3
	xn2d2_hd	STD	3
	nid16_hd	STD	3
	mx4d1_hd	STD	2
	clkmx2d1_hd	STD	2
	nr3d2_hd	STD	2
	scg6d2_hd	STD	2
	ad2bd4_hd	STD	2
	nd3d2_hd	STD	2
	xn2d4_hd	STD	2
	fd1qd4_hd	STD	2
	ad4d2_hd	STD	2
	fd3d2_hd	STD	2
	ivd24_hd	STD	2
	nid12_hd	STD	2
	xo2d1_hd	STD	1
	scg11d1_hd	STD	1
	oa32d1_hd	STD	1
	clknd2d6_hd	STD	1
	fd3d1_hd	STD	1
	ao31d1_hd	STD	1
	oa31d1_hd	STD	1
	fds2d2_hd	STD	1
	or2bd2_hd	STD	1
	nd3d4_hd	STD	1
	ad3d2_hd	STD	1
	scg10d2_hd	STD	1
	nr2bd2_hd	STD	1
	scg14d2_hd	STD	1
	scg9d2_hd	STD	1
	nd3d6_hd	STD	1
	clkad2d8_hd	STD	1
	ft2d4_hd	STD	1
	nr3ad1_hd	STD	1
	scg13d2_hd	STD	1
	nid20_hd	STD	1
	ao22d8_hd	STD	1
	nd2d8_hd	STD	1
	scg9d4_hd	STD	1
	clkad2d4_hd	STD	1
	scg2d4_hd	STD	1
	ad2d6_hd	STD	1
	ad2d8_hd	STD	1
	scg14d4_hd	STD	1
	iofillerh5_p	IO	48
	iofillerh10_p	IO	22
	vssoh_p		IO	12
	vdd33oph_p	IO	10
	vssiph_p	IO	8
	vdd12ih_p	IO	8
	phob12_p	IO	6
	vdd12ih_core_p	IO	5
	iofillerh30_p	IO	4
	phic_p		IO	3
	phbct12_p	IO	2
	phbct24_p	IO	1
	phis_p		IO	1
	=================================

Timing/Optimization Information:

Global Routing Information:
    layer MET1, dir Hor, min width = 0.16, min space = 0.16 pitch = 0.40
    layer MET2, dir Ver, min width = 0.20, min space = 0.20 pitch = 0.44
    layer MET3, dir Hor, min width = 0.20, min space = 0.20 pitch = 0.40
    layer MET4, dir Ver, min width = 0.20, min space = 0.20 pitch = 0.44
    layer MET5, dir Hor, min width = 0.20, min space = 0.20 pitch = 0.40
    layer MET6, dir Ver, min width = 0.44, min space = 0.44 pitch = 0.88
     
    Average gCell capacity  3.35	 on layer (1)	 MET1
    Average gCell capacity  5.61	 on layer (2)	 MET2
    Average gCell capacity  6.34	 on layer (3)	 MET3
    Average gCell capacity  5.95	 on layer (4)	 MET4
    Average gCell capacity  6.33	 on layer (5)	 MET5
    Average gCell capacity  0.00	 on layer (6)	 MET6
     
    Initial. Both Dirs: Overflow =  1358 Max = 10 GRCs =   658 (0.22%)
    Initial. H routing: Overflow =   105 Max =  4 (GRCs =  1) GRCs =    91 (0.06%)
    Initial. V routing: Overflow =  1252 Max = 10 (GRCs =  5) GRCs =   567 (0.38%)
     
    phase1. Both Dirs: Overflow =  1358 Max = 10 GRCs =   658 (0.22%)
    phase1. H routing: Overflow =   105 Max =  4 (GRCs =  1) GRCs =    91 (0.06%)
    phase1. V routing: Overflow =  1252 Max = 10 (GRCs =  5) GRCs =   567 (0.38%)
     
    phase2. Both Dirs: Overflow =  1358 Max = 10 GRCs =   658 (0.22%)
    phase2. H routing: Overflow =   105 Max =  4 (GRCs =  1) GRCs =    91 (0.06%)
    phase2. V routing: Overflow =  1252 Max = 10 (GRCs =  5) GRCs =   567 (0.38%)
     
    Total Wire Length = 38.52
    Layer MET1 wire length = 0.00
    Layer MET2 wire length = 22.62
    Layer MET3 wire length = 15.90
    Layer MET4 wire length = 0.00
    Layer MET5 wire length = 0.00
    Layer MET6 wire length = 0.00
    Total Number of Contacts = 22
    Via VIA12 count = 13
    Via VIA23 count = 9
    Via VIA34 count = 0
    Via VIA45 count = 0
    Via VIA56 count = 0
     
    Elapsed real time: 0:00:01
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:01 total = 0:00:01
    Total Proc Memory(MB): 2724

Track Assignment Information:
    Number of wires with overlap after iteration 0 = 43 of 78

    Number of wires with overlap after iteration 1 = 25 of 52

    Total MET1 wire length: 1.2
    Total MET2 wire length: 34.3
    Total MET3 wire length: 36.5
    Total MET4 wire length: 0.8
    Total MET5 wire length: 0.0
    Total MET6 wire length: 0.0
    Total wire length: 72.8

    Elapsed real time: 0:00:00
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:00 total = 0:00:00
    Total Proc Memory(MB): 2724

Detailed Routing Information:
    

    ---------- Detail route ----------

     
    Iteration 46: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	15
    	@@@@ Total number of instance ports with antenna violations =	0
     
    Iteration 47: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	15
    	@@@@ Total number of instance ports with antenna violations =	0
     
    Iteration 48: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	15
    	@@@@ Total number of instance ports with antenna violations =	0
     
    Iteration 49: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	15
    	@@@@ Total number of instance ports with antenna violations =	0
     
    Iteration 50: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	15
    	@@@@ Total number of instance ports with antenna violations =	0
     
    Iteration 51: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	15
    	@@@@ Total number of instance ports with antenna violations =	0
     
    Elapsed real time: 0:00:05
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:04 total = 0:00:05
    Total Proc Memory(MB): 2595
     
    Cumulative run time upto current stage: Elapsed = 0:00:05 CPU = 0:00:05
     
    DR finished with 0 open nets, of which 0 are frozen
    DR finished with 7 violations
     
    DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	7
    	Diff net spacing : 1
    	Less than minimum area : 2
    	Short : 4
    Total number of nets = 32005
    0 open nets, of which 0 are frozen
    Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                     0 ports without pins of 0 cells connected to 0 nets
                                     0 ports of 0 cover cells connected to 0 non-pg nets
    Total number of DRCs = 7
    Total number of antenna violations = 0
    Total number of voltage-area violations = no voltage-areas defined
    

     
    Elapsed real time: 0:00:01
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:01 total = 0:00:01
    Total Proc Memory(MB): 2595
     
    Cumulative run time upto current stage: Elapsed = 0:00:06 CPU = 0:00:06
     
    Total Wire Length =                    1165950 micron
    Total Number of Contacts =             253663
    Total Number of Wires =                210661
    Total Number of PtConns =              759
    Total Number of Routed Wires =       210661
    Total Routed Wire Length =           1165758 micron
    Total Number of Routed Contacts =       253663
    	Layer           MET1 :      59100 micron
    	Layer           MET2 :     359730 micron
    	Layer           MET3 :     504036 micron
    	Layer           MET4 :     243084 micron
    	Layer           MET5 :          0 micron
    	Layer           MET6 :          0 micron
    	Via           FVIA45 :          1
    	Via            VIA34 :        445
    	Via       VIA34(rot) :          3
    	Via        VIA34_2x1 :      27138
    	Via   VIA34(rot)_1x2 :         21
    	Via   VIA34(rot)_2x1 :          7
    	Via        VIA34_1x2 :       3435
    	Via            VIA23 :       2660
    	Via       VIA23(rot) :          2
    	Via        VIA23_1x2 :      77059
    	Via   VIA23(rot)_2x1 :         32
    	Via   VIA23(rot)_1x2 :        325
    	Via        VIA23_2x1 :      26533
    	Via            VIA12 :      76127
    	Via       VIA12(rot) :       3172
    	Via   VIA12(rot)_2x1 :       1747
    	Via        VIA12_1x2 :      19156
    	Via        VIA12_2x1 :       5309
    	Via   VIA12(rot)_1x2 :      10491
     
    Redundant via conversion report:
    --------------------------------

      Total optimized via conversion rate = 67.51% (171254 / 253663 vias)
     
        Layer VIA1       = 31.64% (36703  / 116002  vias)
            Weight 1     = 31.64% (36703   vias)
            Un-optimized = 68.36% (79299   vias)
        Layer VIA2       = 97.50% (103949 / 106611  vias)
            Weight 1     = 97.50% (103949  vias)
            Un-optimized =  2.50% (2662    vias)
        Layer VIA3       = 98.56% (30601  / 31049   vias)
            Weight 1     = 98.56% (30601   vias)
            Un-optimized =  1.44% (448     vias)
        Layer VIA4       = 100.00% (1      / 1       vias)
            Weight 1     = 100.00% (1       vias)
            Un-optimized =  0.00% (0       vias)
     
      Total double via conversion rate    = 67.51% (171253 / 253663 vias)
     
        Layer VIA1       = 31.64% (36703  / 116002  vias)
        Layer VIA2       = 97.50% (103949 / 106611  vias)
        Layer VIA3       = 98.56% (30601  / 31049   vias)
        Layer VIA4       =  0.00% (0      / 1       vias)
     
      The optimized via conversion rate based on total routed via count = 67.51% (171254 / 253663 vias)
     
        Layer VIA1       = 31.64% (36703  / 116002  vias)
            Weight 1     = 31.64% (36703   vias)
            Un-optimized = 68.36% (79299   vias)
        Layer VIA2       = 97.50% (103949 / 106611  vias)
            Weight 1     = 97.50% (103949  vias)
            Un-optimized =  2.50% (2662    vias)
        Layer VIA3       = 98.56% (30601  / 31049   vias)
            Weight 1     = 98.56% (30601   vias)
            Un-optimized =  1.44% (448     vias)
        Layer VIA4       = 100.00% (1      / 1       vias)
            Weight 1     = 100.00% (1       vias)
            Un-optimized =  0.00% (0       vias)
     

DRC information: 
      Short: 4 
      Diff net spacing: 1 
      Less than minimum area: 2 
      Total error number: 7

Ring Wiring Statistics:
    metal3 Wire Length(count):               4236.64(4)
    metal4 Wire Length(count):               4212.44(4)
    metal5 Wire Length(count):               2215.42(2)
    metal6 Wire Length(count):               2226.56(2)
  ==============================================
    Total Wire Length(count):               12891.06(12)
    Number of via3 Contacts:              8
    Number of via5 Contacts:              4
  ==============================================
    Total Number of Contacts:       12

Stripe Wiring Statistics:
    metal5 Wire Length(count):              50855.04(48)
    metal6 Wire Length(count):              50564.64(48)
  ==============================================
    Total Wire Length(count):              101419.68(96)
    Number of via3 Contacts:             96
    Number of via4 Contacts:            192
    Number of via5 Contacts:           1248
  ==============================================
    Total Number of Contacts:     1536

User Wiring Statistics:

PG follow-pin Wiring Statistics:
    metal1 Wire Length(count):             380837.44(487)
    metal5 Wire Length(count):                 64.42(295)
  ==============================================
    Total Wire Length(count):              380901.86(782)
    Number of via1 Contacts:           7198
    Number of via2 Contacts:           7140
    Number of via3 Contacts:           7140
    Number of via4 Contacts:           6689
    Number of via5 Contacts:           6360
  ==============================================
    Total Number of Contacts:    34527

Signal Wiring Statistics:
    metal1 Wire Length(count):              59102.20(3641)
    metal2 Wire Length(count):             359925.15(114614)
    metal3 Wire Length(count):             504042.15(74802)
    metal4 Wire Length(count):             243084.19(18860)
  ==============================================
    Total Wire Length(count):             1166153.69(211917)

      Mask Name      Contact Code    Number Of Contacts    Percentage
        via1           VIA12(2)             79299	       68.4
        via1_1x2       VIA12(2)             20903	         18
        via1_2x1       VIA12(2)             15800	       13.6
 Default via for layer via1:                   68.4%
 Yield-optmized via for layer via1:            31.6%

        via2           VIA23(4)              2662	        2.5
        via2_2x1       VIA23(4)             26858	       25.2
        via2_1x2       VIA23(4)             77091	       72.3
 Default via for layer via2:                   2.5%
 Yield-optmized via for layer via2:            97.5%

        via3           VIA34(6)               448	       1.44
        via3_1x2       VIA34(6)              3442	       11.1
        via3_2x1       VIA34(6)             27159	       87.5
 Default via for layer via3:                   1.44%
 Yield-optmized via for layer via3:            98.6%

        via4          FVIA45(9)                 1	        100

 Double Via rate for all layers:           67.5%
  ==============================================
    Total Number of Contacts:    253663

  Horizontal/Vertical Wire Distribution:
    Layer      Hor. Wire (% of Hor.)     Ver. Wire (% of Ver.)
    metal1         58961.36 (10.19%)           140.84 ( 0.02%)
    metal2         14739.95 ( 2.55%)        345185.20 (58.74%)
    metal3        501899.11 (86.75%)          2143.04 ( 0.36%)
    metal4          2940.01 ( 0.51%)        240144.18 (40.87%)
  ==============================================================
    Total         578540.43                 587613.26
1
