================================================================
== Vivado RTL Synthesis Results
================================================================
+ General Information:
    * Date:            Mon Sep 01 01:08:47 UTC 2025
    * Version:         2022.2 (Build 3779808 on Feb 17 2023)
    * Project:         spmv_motpe_fl_prj_p8
    * Solution:        solution (Vivado IP Flow Target)
    * Product family:  virtex7
    * Target device:   xc7vx485t-ffg1761-2


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * RTL Synthesis target clock:  10 ns
    * C-Synthesis target clock:    10 ns
    * C-Synthesis uncertainty:     27%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     Flow_RuntimeOptimized
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== RTL Synthesis Resource Summary
================================================================
LUT:              3810
FF:               3338
DSP:              27
BRAM:             0
URAM:             0
SRL:              95


================================================================
== RTL Synthesis Timing Summary
================================================================
* Timing was met
+------------+-------------+
| Timing     | Period (ns) |
+------------+-------------+
| Target     | 10.000      |
| Post-Route | 8.787       |
+------------+-------------+


================================================================
== RTL Synthesis Resources
================================================================
+-------------------------------------+------+------+-----+------+------+-----+--------+---------+---------+----------+-----------+
| Name                                | LUT  | FF   | DSP | BRAM | URAM | SRL | Pragma | Impl    | Latency | Variable | Source    |
+-------------------------------------+------+------+-----+------+------+-----+--------+---------+---------+----------+-----------+
| inst                                | 3810 | 3338 | 27  |      |      |     |        |         |         |          |           |
|   (inst)                            | 95   | 540  |     |      |      |     |        |         |         |          |           |
|   dadd_64ns_64ns_64_5_full_dsp_1_U1 | 654  | 395  | 3   |      |      |     |        |         |         |          |           |
|     bind_op dadd                    |      |      |     |      |      |     |        | fulldsp | 4       | sum_1    | spmv.c:18 |
|   dmul_64ns_64ns_64_5_max_dsp_1_U2  | 88   | 249  | 11  |      |      |     |        |         |         |          |           |
|     bind_op dmul                    |      |      |     |      |      |     |        | maxdsp  | 4       | mul      | spmv.c:17 |
|   mul_64ns_66ns_75_2_1_U3           | 54   | 35   | 13  |      |      |     |        |         |         |          |           |
|     bind_op mul                     |      |      |     |      |      |     |        | auto    | 1       | mul_ln17 | spmv.c:17 |
|   mux_21_32_1_1_U5                  | 5    |      |     |      |      |     |        |         |         |          |           |
|   urem_64ns_11ns_64_68_1_U4         | 2914 | 2119 |     |      |      |     |        |         |         |          |           |
|     (urem_64ns_11ns_64_68_1_U4)     |      | 74   |     |      |      |     |        |         |         |          |           |
+-------------------------------------+------+------+-----+------+------+-----+--------+---------+---------+----------+-----------+


================================================================
== RTL Synthesis Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 1.25%  | OK     |
| FD                                                        | 50%       | 0.55%  | OK     |
| LUTRAM+SRL                                                | 25%       | 0.07%  | OK     |
| MUXF7                                                     | 15%       | 0.01%  | OK     |
| DSP                                                       | 80%       | 0.96%  | OK     |
| RAMB/FIFO                                                 | 80%       | 0.00%  | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 0.96%  | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 5692      | 16     | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.500ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.350ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== RTL Synthesis Timing Paths
================================================================
* Timing was met
+-------+-------+------------------------------+----------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path  | SLACK | STARTPOINT PIN               | ENDPOINT PIN                           | LOGIC LEVELS | MAX FANOUT | DATAPATH DELAY | DATAPATH LOGIC | DATAPATH NET |
|       |       |                              |                                        |              |            |                |          DELAY |        DELAY |
+-------+-------+------------------------------+----------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path1 | 1.213 | indvars_iv_reg_197_reg[50]/C | mul_64ns_66ns_75_2_1_U3/dout_reg/C[0]  |            3 |         18 |          7.517 |          5.651 |        1.866 |
| Path2 | 1.213 | indvars_iv_reg_197_reg[50]/C | mul_64ns_66ns_75_2_1_U3/dout_reg/C[10] |            3 |         18 |          7.517 |          5.651 |        1.866 |
| Path3 | 1.213 | indvars_iv_reg_197_reg[50]/C | mul_64ns_66ns_75_2_1_U3/dout_reg/C[11] |            3 |         18 |          7.517 |          5.651 |        1.866 |
| Path4 | 1.213 | indvars_iv_reg_197_reg[50]/C | mul_64ns_66ns_75_2_1_U3/dout_reg/C[12] |            3 |         18 |          7.517 |          5.651 |        1.866 |
| Path5 | 1.213 | indvars_iv_reg_197_reg[50]/C | mul_64ns_66ns_75_2_1_U3/dout_reg/C[13] |            3 |         18 |          7.517 |          5.651 |        1.866 |
+-------+-------+------------------------------+----------------------------------------+--------------+------------+----------------+----------------+--------------+

    +----------------------------------------+----------------------+
    | Path1 Cells                            | Primitive Type       |
    +----------------------------------------+----------------------+
    | indvars_iv_reg_197_reg[50]             | FLOP_LATCH.flop.FDSE |
    | mul_64ns_66ns_75_2_1_U3/tmp_product__0 | MULT.dsp.DSP48E1     |
    | mul_64ns_66ns_75_2_1_U3/tmp_product__1 | MULT.dsp.DSP48E1     |
    | mul_64ns_66ns_75_2_1_U3/tmp_product__2 | MULT.dsp.DSP48E1     |
    | mul_64ns_66ns_75_2_1_U3/dout_reg       | MULT.dsp.DSP48E1     |
    +----------------------------------------+----------------------+

    +----------------------------------------+----------------------+
    | Path2 Cells                            | Primitive Type       |
    +----------------------------------------+----------------------+
    | indvars_iv_reg_197_reg[50]             | FLOP_LATCH.flop.FDSE |
    | mul_64ns_66ns_75_2_1_U3/tmp_product__0 | MULT.dsp.DSP48E1     |
    | mul_64ns_66ns_75_2_1_U3/tmp_product__1 | MULT.dsp.DSP48E1     |
    | mul_64ns_66ns_75_2_1_U3/tmp_product__2 | MULT.dsp.DSP48E1     |
    | mul_64ns_66ns_75_2_1_U3/dout_reg       | MULT.dsp.DSP48E1     |
    +----------------------------------------+----------------------+

    +----------------------------------------+----------------------+
    | Path3 Cells                            | Primitive Type       |
    +----------------------------------------+----------------------+
    | indvars_iv_reg_197_reg[50]             | FLOP_LATCH.flop.FDSE |
    | mul_64ns_66ns_75_2_1_U3/tmp_product__0 | MULT.dsp.DSP48E1     |
    | mul_64ns_66ns_75_2_1_U3/tmp_product__1 | MULT.dsp.DSP48E1     |
    | mul_64ns_66ns_75_2_1_U3/tmp_product__2 | MULT.dsp.DSP48E1     |
    | mul_64ns_66ns_75_2_1_U3/dout_reg       | MULT.dsp.DSP48E1     |
    +----------------------------------------+----------------------+

    +----------------------------------------+----------------------+
    | Path4 Cells                            | Primitive Type       |
    +----------------------------------------+----------------------+
    | indvars_iv_reg_197_reg[50]             | FLOP_LATCH.flop.FDSE |
    | mul_64ns_66ns_75_2_1_U3/tmp_product__0 | MULT.dsp.DSP48E1     |
    | mul_64ns_66ns_75_2_1_U3/tmp_product__1 | MULT.dsp.DSP48E1     |
    | mul_64ns_66ns_75_2_1_U3/tmp_product__2 | MULT.dsp.DSP48E1     |
    | mul_64ns_66ns_75_2_1_U3/dout_reg       | MULT.dsp.DSP48E1     |
    +----------------------------------------+----------------------+

    +----------------------------------------+----------------------+
    | Path5 Cells                            | Primitive Type       |
    +----------------------------------------+----------------------+
    | indvars_iv_reg_197_reg[50]             | FLOP_LATCH.flop.FDSE |
    | mul_64ns_66ns_75_2_1_U3/tmp_product__0 | MULT.dsp.DSP48E1     |
    | mul_64ns_66ns_75_2_1_U3/tmp_product__1 | MULT.dsp.DSP48E1     |
    | mul_64ns_66ns_75_2_1_U3/tmp_product__2 | MULT.dsp.DSP48E1     |
    | mul_64ns_66ns_75_2_1_U3/dout_reg       | MULT.dsp.DSP48E1     |
    +----------------------------------------+----------------------+


================================================================
== RTL Synthesis Vivado Reports
================================================================
+--------------------------+-------------------------------------------------------------+
| Report Type              | Report Location                                             |
+--------------------------+-------------------------------------------------------------+
| design_analysis          | impl/verilog/report/spmv_design_analysis_synth.rpt          |
| failfast                 | impl/verilog/report/spmv_failfast_synth.rpt                 |
| timing                   | impl/verilog/report/spmv_timing_synth.rpt                   |
| timing_paths             | impl/verilog/report/spmv_timing_paths_synth.rpt             |
| utilization              | impl/verilog/report/spmv_utilization_synth.rpt              |
| utilization_hierarchical | impl/verilog/report/spmv_utilization_hierarchical_synth.rpt |
+--------------------------+-------------------------------------------------------------+


