git clone --depth 1 --no-tags https://github.com/anzaryesbit/bcdGame.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/316060936
git clone --depth 1 --no-tags https://github.com/Dimonij/A3_task.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/316064948
git clone --depth 1 --no-tags https://github.com/sree-sankar/RISC-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/327806503
git clone --depth 1 --no-tags https://github.com/mariaizabella14/TSC_Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/341961994
git clone --depth 1 --no-tags https://github.com/60alex60/ECE111_SV_FinalProject_Bitcoin.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/332363680
git clone --depth 1 --no-tags https://github.com/abfouts/W21_ECE582.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/334242743
git clone --depth 1 --no-tags https://github.com/dnybodan/RISC_V_PROCESSOR.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/341322571
git clone --depth 1 --no-tags https://github.com/LaurentiuB97/TSC_Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/341934176
git clone --depth 1 --no-tags https://github.com/niklad/TFE4152-Simple-digital-camera.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/340174777
git clone --depth 1 --no-tags https://github.com/samquiring/EE371Lab5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/340986580
git clone --depth 1 --no-tags https://github.com/wcn2018/3220_a3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/340994379
git clone --depth 1 --no-tags https://github.com/hassanrwarraich/Elevator-system-System-Verilog-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/346767864
git clone --depth 1 --no-tags https://github.com/pragya77/memory-module-using-UVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/331108739
git clone --depth 1 --no-tags https://github.com/RanaHabib/SystemVerlilog-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/324200734
git clone --depth 1 --no-tags https://github.com/MikeWakeland/RISC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/326515496
git clone --depth 1 --no-tags https://github.com/u1TimeCia/Image-Decompressor-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/333068016
git clone --depth 1 --no-tags https://github.com/rag1404/uvm_objects_overrides.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/332985032
git clone --depth 1 --no-tags https://github.com/rag1404/uvm_hdl_backdoor_access.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/332405195
git clone --depth 1 --no-tags https://github.com/RimonTawadrous/mips_pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/332902778
git clone --depth 1 --no-tags https://github.com/kleedtke/ece554groupminiproject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/336111303
git clone --depth 1 --no-tags https://github.com/deva0310/VGA-DISPLAY.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/327505546
git clone --depth 1 --no-tags https://github.com/valvenya/sv_labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/328499692
git clone --depth 1 --no-tags https://github.com/MusserO/BERT-fused_fi-sv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/337359718
git clone --depth 1 --no-tags https://github.com/metro68/FPGA_Intro.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/338416942
git clone --depth 1 --no-tags https://github.com/GabrieleMasciotti/Verilog_Exercises.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/340096769
git clone --depth 1 --no-tags https://github.com/m1nty/finite-state-machines.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/337527234
git clone --depth 1 --no-tags https://github.com/m1nty/vga-interface.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/337527605
git clone --depth 1 --no-tags https://github.com/rag1404/Tic_tac_toe.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/324607244
git clone --depth 1 --no-tags https://github.com/slayterteal/Single-Cycle-ARM-Implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/342674102
git clone --depth 1 --no-tags https://github.com/DavidDitu/TSC_LAB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/342278842
git clone --depth 1 --no-tags https://github.com/benmelnick/CS3220-Pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/343462697
git clone --depth 1 --no-tags https://github.com/AswinNasiketh/fyp-rca.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/343178453
git clone --depth 1 --no-tags https://github.com/saipra99/ethernet_switch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/343498520
git clone --depth 1 --no-tags https://github.com/kisung5/CE4302-vector_processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/312948539
git clone --depth 1 --no-tags https://github.com/prajshet/SystemVerilog-projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/313171472
git clone --depth 1 --no-tags https://github.com/heidtn/systemverilog_modules.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/318910911
git clone --depth 1 --no-tags https://github.com/Jav909/SistemasDig.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/319491165
git clone --depth 1 --no-tags https://github.com/cjxmao/FPGA_Tamagotchi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/319552784
git clone --depth 1 --no-tags https://github.com/devinmur29/6111_finalproj_git.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/320096367
git clone --depth 1 --no-tags https://github.com/mdlopezme/ECE111_Final_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/314412311
git clone --depth 1 --no-tags https://github.com/thao-n/ECE-111-Bitcoin-Hashing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/347857890
git clone --depth 1 --no-tags https://github.com/yolanda10202/FPGA_Stopwatch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/345912569
git clone --depth 1 --no-tags https://github.com/nicholasmatanga/RC4_Decryption_Circuit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/345807534
git clone --depth 1 --no-tags https://github.com/HermeneanuTeo/gittest.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/346353647
git clone --depth 1 --no-tags https://github.com/surendra55555/uart_uvm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/351767903
git clone --depth 1 --no-tags https://github.com/MengzhuLi821/ECE342-Computer-Hardware.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/329677343
git clone --depth 1 --no-tags https://github.com/Umair772/Bresenham-s-line-algorithm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/329147003
git clone --depth 1 --no-tags https://github.com/ardaicoz/CS223-Digital-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/348139987
git clone --depth 1 --no-tags https://github.com/josefigarola/Gumnut.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/347781711
git clone --depth 1 --no-tags https://github.com/SARAMAG/simpel_ADDER_with_sv_testbench-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/345221053
git clone --depth 1 --no-tags https://github.com/kwilson33/ECE551_DigitalDesign_and_Synthesis.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/346871783
git clone --depth 1 --no-tags https://github.com/mortenjc/6502sv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/346250971
git clone --depth 1 --no-tags https://github.com/mattsini1/i2s_dsp_device.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/350407972
git clone --depth 1 --no-tags https://github.com/rushi0005/Verification-of-Sequence-Detection.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/350113658
git clone --depth 1 --no-tags https://github.com/CMUBOB97/18240Lab4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/351605942
git clone --depth 1 --no-tags https://github.com/denisablajan/TSClab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/343752977
git clone --depth 1 --no-tags https://github.com/pbhowmik05/UVM-Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/344726556
git clone --depth 1 --no-tags https://github.com/george-jpg/TSC_Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/341962292
git clone --depth 1 --no-tags https://github.com/aurasgabriel/TSC_Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/341961786
git clone --depth 1 --no-tags https://github.com/andreitrusca/TSC_Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/341934374
git clone --depth 1 --no-tags https://github.com/arvindaru2/Matrix-Multiplication.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/337339685
git clone --depth 1 --no-tags https://github.com/T-Venkatesh/FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/342501924
git clone --depth 1 --no-tags https://github.com/MoglanAndrei/TSC_lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/342271395
git clone --depth 1 --no-tags https://github.com/MihaiDinu/TSC_LAB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/342279050
git clone --depth 1 --no-tags https://github.com/sayleechandavarkar/CompArch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/341347504
git clone --depth 1 --no-tags https://github.com/rniwase/midi-rtl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/352410712
git clone --depth 1 --no-tags https://github.com/Koder2727/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/352289903
git clone --depth 1 --no-tags https://github.com/Capstone-UF-FTU/FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/348454171
git clone --depth 1 --no-tags https://github.com/jiulingz/conFFTi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/340472693
git clone --depth 1 --no-tags https://github.com/yolanda10202/Arithmetic_Logic_Unit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/345916349
git clone --depth 1 --no-tags https://github.com/enriquezgaytanj/MIPS-Multicycle-32-bits-HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/318233136
git clone --depth 1 --no-tags https://github.com/Moein-Karami/Digital-System-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/319099234
git clone --depth 1 --no-tags https://github.com/svenka3/code_to_ivl_team.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/318811789
git clone --depth 1 --no-tags https://github.com/Runheng/ECE-551-Digital-System-Design-And-Synthesis.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/319301301
git clone --depth 1 --no-tags https://github.com/PaulLee950181/String_match_system.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/334112147
git clone --depth 1 --no-tags https://github.com/IngTorija/MIPS_datapath.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/333594102
git clone --depth 1 --no-tags https://github.com/Art-007/Thermometer-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/327118857
git clone --depth 1 --no-tags https://github.com/vasilydenisenko/dev_cntrl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/326983011
git clone --depth 1 --no-tags https://github.com/fischeti/full_stack_ip_integration.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/322607101
git clone --depth 1 --no-tags https://github.com/EEESocbitmesra/FIFO_Mem.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/339038808
git clone --depth 1 --no-tags https://github.com/teekamkhandelwal/uart_System_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/336722913
git clone --depth 1 --no-tags https://github.com/naftali10/Pipelined-Microcontroller-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/331932136
git clone --depth 1 --no-tags https://github.com/xiongyumail/riscv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/324283688
git clone --depth 1 --no-tags https://github.com/meggiman/wide_alu_ip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/322646213
git clone --depth 1 --no-tags https://github.com/NadavAshkenazi/FGPA-Bumpy.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/313627862
git clone --depth 1 --no-tags https://github.com/spcl/pspin.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/357546275
git clone --depth 1 --no-tags https://github.com/Xilinx/kria-vitis-platforms.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/353354251
git clone --depth 1 --no-tags https://github.com/YosysHQ/nerv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/366398952
git clone --depth 1 --no-tags https://github.com/siliconcompiler/zerosoc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/370732291
git clone --depth 1 --no-tags https://github.com/NotCamelCase/Pathsy.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/390376894
git clone --depth 1 --no-tags https://github.com/jasha64/SNN-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/362788649
git clone --depth 1 --no-tags https://github.com/OpenXiangShan/XS-Verilog-Library.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/381896328
git clone --depth 1 --no-tags https://github.com/esynr3z/proto245.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/386700227
git clone --depth 1 --no-tags https://github.com/esynr3z/axi_vip_demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/361092259
git clone --depth 1 --no-tags https://github.com/openhwgroup/cv32e41p.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/379653247
git clone --depth 1 --no-tags https://github.com/ecilasun/NekoIchi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/354666656
git clone --depth 1 --no-tags https://github.com/black-parrot-hdk/zynq-parrot.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/358742654
git clone --depth 1 --no-tags https://github.com/letitbe0201/AXI-DMA-master-verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/366242727
git clone --depth 1 --no-tags https://github.com/chipsalliance/aib-protocols.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/365304399
git clone --depth 1 --no-tags https://github.com/programer-guan/digital_ic_verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/362051183
