digraph "CFG for '_Z12cu_minMaxLocPKfPfS1_PiS2_S1_S1_S2_S2_i' function" {
	label="CFG for '_Z12cu_minMaxLocPKfPfS1_PiS2_S1_S1_S2_S2_i' function";

	Node0x4730510 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%10:\l  %11 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %12 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %13 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %14 = getelementptr i8, i8 addrspace(4)* %13, i64 4\l  %15 = bitcast i8 addrspace(4)* %14 to i16 addrspace(4)*\l  %16 = load i16, i16 addrspace(4)* %15, align 4, !range !5, !invariant.load !6\l  %17 = zext i16 %16 to i32\l  %18 = mul i32 %12, %17\l  %19 = add i32 %18, %11\l  %20 = icmp slt i32 %19, %9\l  %21 = select i1 %20, i32 %19, i32 0\l  %22 = sext i32 %21 to i64\l  %23 = getelementptr float, float addrspace(1)* %0, i64 %22\l  %24 = load float, float addrspace(1)* %23, align 4, !tbaa !7\l  %25 = zext i32 %11 to i64\l  %26 = getelementptr inbounds float, float addrspace(1)* %6, i64 %25\l  store float %24, float addrspace(1)* %26, align 4, !tbaa !7\l  %27 = getelementptr inbounds float, float addrspace(1)* %5, i64 %25\l  store float %24, float addrspace(1)* %27, align 4, !tbaa !7\l  %28 = getelementptr inbounds i32, i32 addrspace(1)* %8, i64 %25\l  store i32 %21, i32 addrspace(1)* %28, align 4, !tbaa !11\l  %29 = getelementptr inbounds i32, i32 addrspace(1)* %7, i64 %25\l  store i32 %21, i32 addrspace(1)* %29, align 4, !tbaa !11\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %30 = icmp ult i16 %16, 2\l  br i1 %30, label %31, label %33\l|{<s0>T|<s1>F}}"];
	Node0x4730510:s0 -> Node0x47349a0;
	Node0x4730510:s1 -> Node0x4734a30;
	Node0x47349a0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%31:\l31:                                               \l  %32 = icmp eq i32 %11, 0\l  br i1 %32, label %57, label %67\l|{<s0>T|<s1>F}}"];
	Node0x47349a0:s0 -> Node0x4732d40;
	Node0x47349a0:s1 -> Node0x4732d90;
	Node0x4734a30 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%33:\l33:                                               \l  %34 = phi i32 [ %35, %55 ], [ %17, %10 ]\l  %35 = lshr i32 %34, 1\l  %36 = icmp ult i32 %11, %35\l  br i1 %36, label %37, label %55\l|{<s0>T|<s1>F}}"];
	Node0x4734a30:s0 -> Node0x4735150;
	Node0x4734a30:s1 -> Node0x4734ec0;
	Node0x4735150 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#de614d70",label="{%37:\l37:                                               \l  %38 = load float, float addrspace(1)* %26, align 4, !tbaa !7\l  %39 = add nuw nsw i32 %35, %11\l  %40 = zext i32 %39 to i64\l  %41 = getelementptr inbounds float, float addrspace(1)* %6, i64 %40\l  %42 = load float, float addrspace(1)* %41, align 4, !tbaa !7\l  %43 = fcmp contract ult float %38, %42\l  br i1 %43, label %44, label %47\l|{<s0>T|<s1>F}}"];
	Node0x4735150:s0 -> Node0x4735560;
	Node0x4735150:s1 -> Node0x47355b0;
	Node0x4735560 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4987a70",label="{%44:\l44:                                               \l  store float %42, float addrspace(1)* %26, align 4, !tbaa !7\l  %45 = getelementptr inbounds i32, i32 addrspace(1)* %8, i64 %40\l  %46 = load i32, i32 addrspace(1)* %45, align 4, !tbaa !11\l  store i32 %46, i32 addrspace(1)* %28, align 4, !tbaa !11\l  br label %47\l}"];
	Node0x4735560 -> Node0x47355b0;
	Node0x47355b0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#de614d70",label="{%47:\l47:                                               \l  %48 = load float, float addrspace(1)* %27, align 4, !tbaa !7\l  %49 = getelementptr inbounds float, float addrspace(1)* %5, i64 %40\l  %50 = load float, float addrspace(1)* %49, align 4, !tbaa !7\l  %51 = fcmp contract ugt float %48, %50\l  br i1 %51, label %52, label %55\l|{<s0>T|<s1>F}}"];
	Node0x47355b0:s0 -> Node0x4735ba0;
	Node0x47355b0:s1 -> Node0x4734ec0;
	Node0x4735ba0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4987a70",label="{%52:\l52:                                               \l  store float %50, float addrspace(1)* %27, align 4, !tbaa !7\l  %53 = getelementptr inbounds i32, i32 addrspace(1)* %7, i64 %40\l  %54 = load i32, i32 addrspace(1)* %53, align 4, !tbaa !11\l  store i32 %54, i32 addrspace(1)* %29, align 4, !tbaa !11\l  br label %55\l}"];
	Node0x4735ba0 -> Node0x4734ec0;
	Node0x4734ec0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%55:\l55:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %56 = icmp ult i32 %34, 4\l  br i1 %56, label %31, label %33, !llvm.loop !13\l|{<s0>T|<s1>F}}"];
	Node0x4734ec0:s0 -> Node0x47349a0;
	Node0x4734ec0:s1 -> Node0x4734a30;
	Node0x4732d40 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b2ccfb70",label="{%57:\l57:                                               \l  %58 = load float, float addrspace(1)* %5, align 4, !tbaa !7\l  %59 = zext i32 %12 to i64\l  %60 = getelementptr inbounds float, float addrspace(1)* %1, i64 %59\l  store float %58, float addrspace(1)* %60, align 4, !tbaa !7\l  %61 = load float, float addrspace(1)* %6, align 4, !tbaa !7\l  %62 = getelementptr inbounds float, float addrspace(1)* %2, i64 %59\l  store float %61, float addrspace(1)* %62, align 4, !tbaa !7\l  %63 = load i32, i32 addrspace(1)* %7, align 4, !tbaa !11\l  %64 = getelementptr inbounds i32, i32 addrspace(1)* %3, i64 %59\l  store i32 %63, i32 addrspace(1)* %64, align 4, !tbaa !11\l  %65 = load i32, i32 addrspace(1)* %8, align 4, !tbaa !11\l  %66 = getelementptr inbounds i32, i32 addrspace(1)* %4, i64 %59\l  store i32 %65, i32 addrspace(1)* %66, align 4, !tbaa !11\l  br label %67\l}"];
	Node0x4732d40 -> Node0x4732d90;
	Node0x4732d90 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%67:\l67:                                               \l  ret void\l}"];
}
