// Seed: 316096696
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  inout wire id_14;
  inout wire id_13;
  input wire id_12;
  inout wire id_11;
  input wire id_10;
  output wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  tri0 id_15;
  always
    if (1) begin
      id_15 = id_14;
    end else begin
      id_13 = id_2;
    end
  assign id_7  = 1;
  assign id_15 = 1'd0;
  assign id_6  = 1;
endmodule
module module_1 (
    output tri0  id_0,
    output wand  id_1,
    input  uwire id_2
);
  wire id_4;
  wire id_5;
  assign id_1 = id_2;
  module_0(
      id_4, id_4, id_5, id_4, id_4, id_4, id_4, id_5, id_4, id_5, id_5, id_5, id_4, id_4
  );
endmodule
