//Revision 1
config binary10_sim;
design Project_Lib1_sim.binary10_sim:schematic;
liblist Project_Lib1;

viewlist spectre, cmos_sch, \cmos.sch , schematic, verioga, ahdl, pspice;
stoplist spectre;


cell Project_Lib1.binary_10 binding :av_extracted;


endconfig
