// Seed: 1551148334
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_3 = 1'b0 ? 1 : id_2;
  wire id_5;
  tri  id_6;
  assign #1 id_6 = id_6 == 1;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  wire id_3;
  wire id_4;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_3
  );
endmodule
module module_2 (
    output wire id_0,
    input wire id_1,
    input wire id_2,
    input supply0 id_3,
    input tri1 id_4,
    output wand id_5,
    input uwire id_6,
    input tri0 id_7,
    input tri0 id_8,
    output tri0 id_9,
    input wor id_10,
    input tri0 id_11,
    output supply1 id_12,
    input wor id_13,
    input supply1 id_14,
    output wand id_15,
    input wor id_16,
    input wor id_17,
    output wire id_18,
    input wor id_19,
    output supply1 id_20,
    output wire id_21,
    input wor id_22,
    output supply0 id_23,
    input supply0 id_24,
    input supply1 id_25
);
  wire id_27;
  module_0 modCall_1 (
      id_27,
      id_27,
      id_27,
      id_27
  );
  assign modCall_1.type_9 = 0;
endmodule
