5 16 fd01 4 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (sbit_sel3.1.vcd) 2 -o (sbit_sel3.1.cdd) 2 -v (sbit_sel3.1.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 sbit_sel3.1.v 11 38 1 
2 1 15 15 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$0
1 a 1 13 107000b 1 0 31 0 32 17 0 ffffffff 0 10 0 0
1 b 2 13 107000e 1 0 31 0 32 17 0 ffffffff 0 0 0 0
4 1 1 0 0 1
3 1 main.u$0 "main.u$0" 0 sbit_sel3.1.v 15 20 1 
2 2 16 16 50005 1 0 1004 0 0 32 48 0 0
2 3 16 16 10001 0 1 1410 0 0 32 1 a
2 4 16 16 10005 1 37 16 2 3
2 5 17 17 50005 1 0 1008 0 0 32 48 1 0
2 6 17 17 10001 0 1 1410 0 0 32 1 b
2 7 17 17 10005 1 37 1a 5 6
2 8 18 18 20002 1 0 1008 0 0 32 48 5 0
2 9 18 18 10002 2 2c 900a 8 0 32 18 0 ffffffff 0 0 0 0
2 10 19 19 d0010 1 0 21008 0 0 1 16 1 0
2 11 19 19 70007 1 1 1408 0 0 32 1 b
2 12 19 19 70007 1 47 408 11 0 foo.x
2 13 19 19 30008 1 3a 5408 0 12 32 18 0 ffffffff fffffffb 4 0 0 foo
2 14 19 19 10009 0 23 1410 0 13 1 18 0 1 0 0 0 0 a
2 15 19 19 10010 1 37 1a 10 14
4 4 11 7 7 4
4 7 0 9 9 4
4 9 0 15 0 4
4 15 0 0 0 4
3 1 main.u$1 "main.u$1" 0 sbit_sel3.1.v 22 29 1 
3 42 main.foo "main.foo" 0 sbit_sel3.1.v 31 36 1 
2 16 33 33 20006 1 3d 5802 0 0 1 18 0 1 0 0 0 0 u$2
1 foo 3 31 1090010 1 0 31 0 32 17 ffffffff ffffffff 0 0 0 0
1 x 4 32 100000f 1 0 31 0 32 17 ffffffff ffffffff 0 0 0 0
4 16 11 0 0 16
3 1 main.foo.u$2 "main.foo.u$2" 0 sbit_sel3.1.v 33 35 1 
2 17 34 34 f000f 1 0 1808 0 0 32 48 2 0
2 18 34 34 a000a 1 1 1808 0 0 32 1 x
2 19 34 34 a000f 1 f 1808 17 18 32 18 0 ffffffff fffffffb 4 0 0
2 20 34 34 40006 0 1 1c10 0 0 32 1 foo
2 21 34 34 4000f 1 37 81a 19 20
4 21 11 0 0 21
