#! /usr/local/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-207-g3e52b2b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7f91c1610860 .scope module, "stimulus" "stimulus" 2 17;
 .timescale 0 0;
v0x7f91c1625e80_0 .var "A", 3 0;
v0x7f91c1625f10_0 .var "B", 3 0;
v0x7f91c1625fa0_0 .var "C_IN", 0 0;
v0x7f91c1626090_0 .net "C_OUT", 0 0, L_0x7f91c1627890;  1 drivers
v0x7f91c1626160_0 .var "DUMMY", 0 0;
v0x7f91c1626230_0 .net "SUM", 3 0, L_0x7f91c1627b50;  1 drivers
S_0x7f91c1612920 .scope module, "a4_1" "ripple_carry_adder_4_bit" 2 24, 2 3 0, S_0x7f91c1610860;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /OUTPUT 4 "sum"
    .port_info 3 /INPUT 1 "c_in"
    .port_info 4 /OUTPUT 1 "c_out"
v0x7f91c1625850_0 .net "a", 3 0, v0x7f91c1625e80_0;  1 drivers
v0x7f91c1625910_0 .net "b", 3 0, v0x7f91c1625f10_0;  1 drivers
v0x7f91c16259b0_0 .net "c_in", 0 0, v0x7f91c1625fa0_0;  1 drivers
v0x7f91c1625a60_0 .net "c_out", 0 0, L_0x7f91c1627890;  alias, 1 drivers
v0x7f91c1625b10_0 .net "c_out_1", 0 0, L_0x7f91c1626680;  1 drivers
v0x7f91c1625c20_0 .net "c_out_2", 0 0, L_0x7f91c1626c60;  1 drivers
v0x7f91c1625cf0_0 .net "c_out_3", 0 0, L_0x7f91c1627240;  1 drivers
v0x7f91c1625dc0_0 .net "sum", 3 0, L_0x7f91c1627b50;  alias, 1 drivers
L_0x7f91c1626780 .part v0x7f91c1625e80_0, 0, 1;
L_0x7f91c1626860 .part v0x7f91c1625f10_0, 0, 1;
L_0x7f91c1626da0 .part v0x7f91c1625e80_0, 1, 1;
L_0x7f91c1626e40 .part v0x7f91c1625f10_0, 1, 1;
L_0x7f91c1627380 .part v0x7f91c1625e80_0, 2, 1;
L_0x7f91c16274d0 .part v0x7f91c1625f10_0, 2, 1;
L_0x7f91c16279d0 .part v0x7f91c1625e80_0, 3, 1;
L_0x7f91c1627ab0 .part v0x7f91c1625f10_0, 3, 1;
L_0x7f91c1627b50 .concat8 [ 1 1 1 1], L_0x7f91c1626370, L_0x7f91c16269b0, L_0x7f91c1626f90, L_0x7f91c1627660;
S_0x7f91c16118c0 .scope module, "a1" "adder_1_bit" 2 10, 3 1 0, S_0x7f91c1612920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /INPUT 1 "c_in"
    .port_info 4 /OUTPUT 1 "c_out"
L_0x7f91c16262c0 .functor XOR 1, L_0x7f91c1626780, L_0x7f91c1626860, C4<0>, C4<0>;
L_0x7f91c1626370 .functor XOR 1, L_0x7f91c16262c0, v0x7f91c1625fa0_0, C4<0>, C4<0>;
L_0x7f91c1626460 .functor AND 1, L_0x7f91c1626780, L_0x7f91c1626860, C4<1>, C4<1>;
L_0x7f91c1626570 .functor AND 1, L_0x7f91c16262c0, v0x7f91c1625fa0_0, C4<1>, C4<1>;
L_0x7f91c1626680 .functor OR 1, L_0x7f91c1626460, L_0x7f91c1626570, C4<0>, C4<0>;
v0x7f91c1610590_0 .net "a", 0 0, L_0x7f91c1626780;  1 drivers
v0x7f91c1623af0_0 .net "b", 0 0, L_0x7f91c1626860;  1 drivers
v0x7f91c1623b90_0 .net "c1", 0 0, L_0x7f91c1626460;  1 drivers
v0x7f91c1623c20_0 .net "c2", 0 0, L_0x7f91c1626570;  1 drivers
v0x7f91c1623cc0_0 .net "c_in", 0 0, v0x7f91c1625fa0_0;  alias, 1 drivers
v0x7f91c1623da0_0 .net "c_out", 0 0, L_0x7f91c1626680;  alias, 1 drivers
v0x7f91c1623e40_0 .net "s1", 0 0, L_0x7f91c16262c0;  1 drivers
v0x7f91c1623ee0_0 .net "sum", 0 0, L_0x7f91c1626370;  1 drivers
S_0x7f91c1624000 .scope module, "a2" "adder_1_bit" 2 11, 3 1 0, S_0x7f91c1612920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /INPUT 1 "c_in"
    .port_info 4 /OUTPUT 1 "c_out"
L_0x7f91c1626940 .functor XOR 1, L_0x7f91c1626da0, L_0x7f91c1626e40, C4<0>, C4<0>;
L_0x7f91c16269b0 .functor XOR 1, L_0x7f91c1626940, L_0x7f91c1626680, C4<0>, C4<0>;
L_0x7f91c1626b00 .functor AND 1, L_0x7f91c1626da0, L_0x7f91c1626e40, C4<1>, C4<1>;
L_0x7f91c1626bd0 .functor AND 1, L_0x7f91c1626940, L_0x7f91c1626680, C4<1>, C4<1>;
L_0x7f91c1626c60 .functor OR 1, L_0x7f91c1626b00, L_0x7f91c1626bd0, C4<0>, C4<0>;
v0x7f91c1624260_0 .net "a", 0 0, L_0x7f91c1626da0;  1 drivers
v0x7f91c16242f0_0 .net "b", 0 0, L_0x7f91c1626e40;  1 drivers
v0x7f91c1624390_0 .net "c1", 0 0, L_0x7f91c1626b00;  1 drivers
v0x7f91c1624440_0 .net "c2", 0 0, L_0x7f91c1626bd0;  1 drivers
v0x7f91c16244e0_0 .net "c_in", 0 0, L_0x7f91c1626680;  alias, 1 drivers
v0x7f91c16245b0_0 .net "c_out", 0 0, L_0x7f91c1626c60;  alias, 1 drivers
v0x7f91c1624640_0 .net "s1", 0 0, L_0x7f91c1626940;  1 drivers
v0x7f91c16246e0_0 .net "sum", 0 0, L_0x7f91c16269b0;  1 drivers
S_0x7f91c1624800 .scope module, "a3" "adder_1_bit" 2 12, 3 1 0, S_0x7f91c1612920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /INPUT 1 "c_in"
    .port_info 4 /OUTPUT 1 "c_out"
L_0x7f91c1626ee0 .functor XOR 1, L_0x7f91c1627380, L_0x7f91c16274d0, C4<0>, C4<0>;
L_0x7f91c1626f90 .functor XOR 1, L_0x7f91c1626ee0, L_0x7f91c1626c60, C4<0>, C4<0>;
L_0x7f91c1627100 .functor AND 1, L_0x7f91c1627380, L_0x7f91c16274d0, C4<1>, C4<1>;
L_0x7f91c16271d0 .functor AND 1, L_0x7f91c1626ee0, L_0x7f91c1626c60, C4<1>, C4<1>;
L_0x7f91c1627240 .functor OR 1, L_0x7f91c1627100, L_0x7f91c16271d0, C4<0>, C4<0>;
v0x7f91c1624a80_0 .net "a", 0 0, L_0x7f91c1627380;  1 drivers
v0x7f91c1624b20_0 .net "b", 0 0, L_0x7f91c16274d0;  1 drivers
v0x7f91c1624bc0_0 .net "c1", 0 0, L_0x7f91c1627100;  1 drivers
v0x7f91c1624c70_0 .net "c2", 0 0, L_0x7f91c16271d0;  1 drivers
v0x7f91c1624d10_0 .net "c_in", 0 0, L_0x7f91c1626c60;  alias, 1 drivers
v0x7f91c1624de0_0 .net "c_out", 0 0, L_0x7f91c1627240;  alias, 1 drivers
v0x7f91c1624e70_0 .net "s1", 0 0, L_0x7f91c1626ee0;  1 drivers
v0x7f91c1624f10_0 .net "sum", 0 0, L_0x7f91c1626f90;  1 drivers
S_0x7f91c1625030 .scope module, "a4" "adder_1_bit" 2 13, 3 1 0, S_0x7f91c1612920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /INPUT 1 "c_in"
    .port_info 4 /OUTPUT 1 "c_out"
L_0x7f91c16275f0 .functor XOR 1, L_0x7f91c16279d0, L_0x7f91c1627ab0, C4<0>, C4<0>;
L_0x7f91c1627660 .functor XOR 1, L_0x7f91c16275f0, L_0x7f91c1627240, C4<0>, C4<0>;
L_0x7f91c1627750 .functor AND 1, L_0x7f91c16279d0, L_0x7f91c1627ab0, C4<1>, C4<1>;
L_0x7f91c1627820 .functor AND 1, L_0x7f91c16275f0, L_0x7f91c1627240, C4<1>, C4<1>;
L_0x7f91c1627890 .functor OR 1, L_0x7f91c1627750, L_0x7f91c1627820, C4<0>, C4<0>;
v0x7f91c1625290_0 .net "a", 0 0, L_0x7f91c16279d0;  1 drivers
v0x7f91c1625340_0 .net "b", 0 0, L_0x7f91c1627ab0;  1 drivers
v0x7f91c16253e0_0 .net "c1", 0 0, L_0x7f91c1627750;  1 drivers
v0x7f91c1625490_0 .net "c2", 0 0, L_0x7f91c1627820;  1 drivers
v0x7f91c1625530_0 .net "c_in", 0 0, L_0x7f91c1627240;  alias, 1 drivers
v0x7f91c1625600_0 .net "c_out", 0 0, L_0x7f91c1627890;  alias, 1 drivers
v0x7f91c1625690_0 .net "s1", 0 0, L_0x7f91c16275f0;  1 drivers
v0x7f91c1625730_0 .net "sum", 0 0, L_0x7f91c1627660;  1 drivers
    .scope S_0x7f91c1610860;
T_0 ;
    %vpi_call 2 28 "$dumpfile", "simulation.vcd" {0 0 0};
    %vpi_call 2 29 "$dumpvars", v0x7f91c1626160_0, v0x7f91c1625e80_0, v0x7f91c1625f10_0, v0x7f91c1625fa0_0, v0x7f91c1626090_0 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x7f91c1610860;
T_1 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7f91c1625e80_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7f91c1625f10_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f91c1625fa0_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0x7f91c1610860;
T_2 ;
    %delay 1, 0;
    %load/vec4 v0x7f91c1625e80_0;
    %parti/s 1, 0, 2;
    %inv;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f91c1625e80_0, 4, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7f91c1610860;
T_3 ;
    %delay 2, 0;
    %load/vec4 v0x7f91c1625e80_0;
    %parti/s 1, 1, 2;
    %inv;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f91c1625e80_0, 4, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7f91c1610860;
T_4 ;
    %delay 4, 0;
    %load/vec4 v0x7f91c1625e80_0;
    %parti/s 1, 2, 3;
    %inv;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f91c1625e80_0, 4, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7f91c1610860;
T_5 ;
    %delay 8, 0;
    %load/vec4 v0x7f91c1625e80_0;
    %parti/s 1, 3, 3;
    %inv;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f91c1625e80_0, 4, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7f91c1610860;
T_6 ;
    %delay 1, 0;
    %load/vec4 v0x7f91c1625f10_0;
    %parti/s 1, 0, 2;
    %inv;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f91c1625f10_0, 4, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7f91c1610860;
T_7 ;
    %delay 2, 0;
    %load/vec4 v0x7f91c1625f10_0;
    %parti/s 1, 1, 2;
    %inv;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f91c1625f10_0, 4, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7f91c1610860;
T_8 ;
    %delay 4, 0;
    %load/vec4 v0x7f91c1625f10_0;
    %parti/s 1, 2, 3;
    %inv;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f91c1625f10_0, 4, 1;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7f91c1610860;
T_9 ;
    %delay 8, 0;
    %load/vec4 v0x7f91c1625f10_0;
    %parti/s 1, 3, 3;
    %inv;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f91c1625f10_0, 4, 1;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7f91c1610860;
T_10 ;
    %delay 8, 0;
    %load/vec4 v0x7f91c1625fa0_0;
    %inv;
    %store/vec4 v0x7f91c1625fa0_0, 0, 1;
    %jmp T_10;
    .thread T_10;
    .scope S_0x7f91c1610860;
T_11 ;
    %delay 16, 0;
    %vpi_call 2 61 "$finish" {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "07_ripple_carry_adder_4_bit.v";
    "./06_adder_1_bit.v";
