TimeQuest Timing Analyzer report for my_first_fpga
Sat Jan 24 11:33:27 2015
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'inst2|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Hold: 'inst2|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Minimum Pulse Width: 'osc_clk'
 16. Slow 1200mV 85C Model Minimum Pulse Width: 'inst2|altpll_component|auto_generated|pll1|clk[0]'
 17. Clock to Output Times
 18. Minimum Clock to Output Times
 19. Propagation Delay
 20. Minimum Propagation Delay
 21. Slow 1200mV 85C Model Metastability Report
 22. Slow 1200mV 0C Model Fmax Summary
 23. Slow 1200mV 0C Model Setup Summary
 24. Slow 1200mV 0C Model Hold Summary
 25. Slow 1200mV 0C Model Recovery Summary
 26. Slow 1200mV 0C Model Removal Summary
 27. Slow 1200mV 0C Model Minimum Pulse Width Summary
 28. Slow 1200mV 0C Model Setup: 'inst2|altpll_component|auto_generated|pll1|clk[0]'
 29. Slow 1200mV 0C Model Hold: 'inst2|altpll_component|auto_generated|pll1|clk[0]'
 30. Slow 1200mV 0C Model Minimum Pulse Width: 'osc_clk'
 31. Slow 1200mV 0C Model Minimum Pulse Width: 'inst2|altpll_component|auto_generated|pll1|clk[0]'
 32. Clock to Output Times
 33. Minimum Clock to Output Times
 34. Propagation Delay
 35. Minimum Propagation Delay
 36. Slow 1200mV 0C Model Metastability Report
 37. Fast 1200mV 0C Model Setup Summary
 38. Fast 1200mV 0C Model Hold Summary
 39. Fast 1200mV 0C Model Recovery Summary
 40. Fast 1200mV 0C Model Removal Summary
 41. Fast 1200mV 0C Model Minimum Pulse Width Summary
 42. Fast 1200mV 0C Model Setup: 'inst2|altpll_component|auto_generated|pll1|clk[0]'
 43. Fast 1200mV 0C Model Hold: 'inst2|altpll_component|auto_generated|pll1|clk[0]'
 44. Fast 1200mV 0C Model Minimum Pulse Width: 'osc_clk'
 45. Fast 1200mV 0C Model Minimum Pulse Width: 'inst2|altpll_component|auto_generated|pll1|clk[0]'
 46. Clock to Output Times
 47. Minimum Clock to Output Times
 48. Propagation Delay
 49. Minimum Propagation Delay
 50. Fast 1200mV 0C Model Metastability Report
 51. Multicorner Timing Analysis Summary
 52. Clock to Output Times
 53. Minimum Clock to Output Times
 54. Progagation Delay
 55. Minimum Progagation Delay
 56. Board Trace Model Assignments
 57. Input Transition Times
 58. Slow Corner Signal Integrity Metrics
 59. Fast Corner Signal Integrity Metrics
 60. Setup Transfers
 61. Hold Transfers
 62. Report TCCS
 63. Report RSKM
 64. Unconstrained Paths
 65. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; my_first_fpga                                                     ;
; Device Family      ; Cyclone III                                                       ;
; Device Name        ; EP3C16F484C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Enabled                                                           ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------+
; SDC File List                                         ;
+-------------------+--------+--------------------------+
; SDC File Path     ; Status ; Read at                  ;
+-------------------+--------+--------------------------+
; my_first_fpga.sdc ; OK     ; Sat Jan 24 11:33:25 2015 ;
+-------------------+--------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------------------------+-----------+---------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-----------------------------------------------------+-------------------------------------------------------+
; Clock Name                                        ; Type      ; Period  ; Frequency ; Rise  ; Fall    ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master  ; Source                                              ; Targets                                               ;
+---------------------------------------------------+-----------+---------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-----------------------------------------------------+-------------------------------------------------------+
; inst2|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 200.000 ; 5.0 MHz   ; 0.000 ; 100.000 ; 50.00      ; 10        ; 1           ;       ;        ;           ;            ; false    ; osc_clk ; inst2|altpll_component|auto_generated|pll1|inclk[0] ; { inst2|altpll_component|auto_generated|pll1|clk[0] } ;
; osc_clk                                           ; Base      ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                     ; { osc_clk }                                           ;
+---------------------------------------------------+-----------+---------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-----------------------------------------------------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                      ;
+------------+-----------------+---------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note ;
+------------+-----------------+---------------------------------------------------+------+
; 351.74 MHz ; 351.74 MHz      ; inst2|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                         ;
+---------------------------------------------------+---------+---------------+
; Clock                                             ; Slack   ; End Point TNS ;
+---------------------------------------------------+---------+---------------+
; inst2|altpll_component|auto_generated|pll1|clk[0] ; 197.157 ; 0.000         ;
+---------------------------------------------------+---------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                        ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.362 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                          ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; osc_clk                                           ; 9.825  ; 0.000         ;
; inst2|altpll_component|auto_generated|pll1|clk[0] ; 99.755 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                     ;
+---------+-------------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                           ; To Node                             ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 197.157 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.065     ; 2.773      ;
; 197.159 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.065     ; 2.771      ;
; 197.162 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.065     ; 2.768      ;
; 197.163 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.065     ; 2.767      ;
; 197.238 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.065     ; 2.692      ;
; 197.240 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.065     ; 2.690      ;
; 197.273 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[23] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.065     ; 2.657      ;
; 197.275 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[24] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.065     ; 2.655      ;
; 197.275 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.065     ; 2.655      ;
; 197.277 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.065     ; 2.653      ;
; 197.278 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[24] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.065     ; 2.652      ;
; 197.279 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[24] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.065     ; 2.651      ;
; 197.281 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.065     ; 2.649      ;
; 197.352 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.065     ; 2.578      ;
; 197.354 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[23] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.065     ; 2.576      ;
; 197.356 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[23] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.065     ; 2.574      ;
; 197.387 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.065     ; 2.543      ;
; 197.389 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[21] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.065     ; 2.541      ;
; 197.390 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.065     ; 2.540      ;
; 197.391 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[22] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.065     ; 2.539      ;
; 197.391 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[23] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.065     ; 2.539      ;
; 197.393 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.065     ; 2.537      ;
; 197.393 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[24] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.065     ; 2.537      ;
; 197.394 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[22] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.065     ; 2.536      ;
; 197.395 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[22] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.065     ; 2.535      ;
; 197.397 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[24] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.065     ; 2.533      ;
; 197.468 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[23] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.065     ; 2.462      ;
; 197.470 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.065     ; 2.460      ;
; 197.470 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[21] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.065     ; 2.460      ;
; 197.472 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[21] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.065     ; 2.458      ;
; 197.503 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.065     ; 2.427      ;
; 197.503 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[23] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.065     ; 2.427      ;
; 197.505 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[19] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.065     ; 2.425      ;
; 197.506 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.065     ; 2.424      ;
; 197.506 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[24] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.065     ; 2.424      ;
; 197.507 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[20] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.065     ; 2.423      ;
; 197.507 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[21] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.065     ; 2.423      ;
; 197.509 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.065     ; 2.421      ;
; 197.509 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[24] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.065     ; 2.421      ;
; 197.509 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[22] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.065     ; 2.421      ;
; 197.510 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[20] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.065     ; 2.420      ;
; 197.511 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[20] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.065     ; 2.419      ;
; 197.513 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[22] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.065     ; 2.417      ;
; 197.584 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[21] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.065     ; 2.346      ;
; 197.586 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.065     ; 2.344      ;
; 197.586 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[23] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.065     ; 2.344      ;
; 197.586 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[19] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.065     ; 2.344      ;
; 197.588 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[19] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.065     ; 2.342      ;
; 197.619 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[23] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.065     ; 2.311      ;
; 197.619 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[21] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.065     ; 2.311      ;
; 197.621 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[17] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.065     ; 2.309      ;
; 197.621 ; simple_counter:inst|counter_out[10] ; simple_counter:inst|counter_out[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.065     ; 2.309      ;
; 197.622 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[24] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.065     ; 2.308      ;
; 197.622 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[22] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.065     ; 2.308      ;
; 197.623 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[18] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.065     ; 2.307      ;
; 197.623 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[19] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.065     ; 2.307      ;
; 197.625 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.065     ; 2.305      ;
; 197.625 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[24] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.065     ; 2.305      ;
; 197.625 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[22] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.065     ; 2.305      ;
; 197.625 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[20] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.065     ; 2.305      ;
; 197.626 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[18] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.065     ; 2.304      ;
; 197.627 ; simple_counter:inst|counter_out[10] ; simple_counter:inst|counter_out[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.065     ; 2.303      ;
; 197.627 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[18] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.065     ; 2.303      ;
; 197.629 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[20] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.065     ; 2.301      ;
; 197.700 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[19] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.065     ; 2.230      ;
; 197.701 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.065     ; 2.229      ;
; 197.702 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[23] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.065     ; 2.228      ;
; 197.702 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[21] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.065     ; 2.228      ;
; 197.702 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[17] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.065     ; 2.228      ;
; 197.704 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[17] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.065     ; 2.226      ;
; 197.735 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[21] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.065     ; 2.195      ;
; 197.735 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[19] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.065     ; 2.195      ;
; 197.737 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[15] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.065     ; 2.193      ;
; 197.737 ; simple_counter:inst|counter_out[12] ; simple_counter:inst|counter_out[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.065     ; 2.193      ;
; 197.737 ; simple_counter:inst|counter_out[10] ; simple_counter:inst|counter_out[23] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.065     ; 2.193      ;
; 197.738 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[22] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.065     ; 2.192      ;
; 197.738 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[20] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.065     ; 2.192      ;
; 197.739 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[16] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.065     ; 2.191      ;
; 197.739 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[17] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.065     ; 2.191      ;
; 197.741 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[24] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.065     ; 2.189      ;
; 197.741 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[22] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.065     ; 2.189      ;
; 197.741 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[20] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.065     ; 2.189      ;
; 197.741 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[18] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.065     ; 2.189      ;
; 197.742 ; simple_counter:inst|counter_out[11] ; simple_counter:inst|counter_out[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.065     ; 2.188      ;
; 197.742 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[16] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.065     ; 2.188      ;
; 197.743 ; simple_counter:inst|counter_out[12] ; simple_counter:inst|counter_out[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.065     ; 2.187      ;
; 197.743 ; simple_counter:inst|counter_out[10] ; simple_counter:inst|counter_out[24] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.065     ; 2.187      ;
; 197.743 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[16] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.065     ; 2.187      ;
; 197.745 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[18] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.065     ; 2.185      ;
; 197.816 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[17] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.065     ; 2.114      ;
; 197.817 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[23] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.065     ; 2.113      ;
; 197.818 ; simple_counter:inst|counter_out[11] ; simple_counter:inst|counter_out[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.065     ; 2.112      ;
; 197.818 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[21] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.065     ; 2.112      ;
; 197.818 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[19] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.065     ; 2.112      ;
; 197.818 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[15] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.065     ; 2.112      ;
; 197.820 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[15] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.065     ; 2.110      ;
; 197.851 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[19] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.065     ; 2.079      ;
; 197.851 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[17] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.065     ; 2.079      ;
; 197.853 ; simple_counter:inst|counter_out[12] ; simple_counter:inst|counter_out[23] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.065     ; 2.077      ;
; 197.853 ; simple_counter:inst|counter_out[10] ; simple_counter:inst|counter_out[21] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.065     ; 2.077      ;
+---------+-------------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                    ;
+-------+-------------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                             ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.362 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[0]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.580      ;
; 0.378 ; simple_counter:inst|counter_out[26] ; simple_counter:inst|counter_out[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.596      ;
; 0.550 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[4]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.768      ;
; 0.550 ; simple_counter:inst|counter_out[11] ; simple_counter:inst|counter_out[11] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.768      ;
; 0.550 ; simple_counter:inst|counter_out[13] ; simple_counter:inst|counter_out[13] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.768      ;
; 0.551 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[3]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.769      ;
; 0.551 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[9]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.769      ;
; 0.551 ; simple_counter:inst|counter_out[12] ; simple_counter:inst|counter_out[12] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.769      ;
; 0.551 ; simple_counter:inst|counter_out[14] ; simple_counter:inst|counter_out[14] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.769      ;
; 0.551 ; simple_counter:inst|counter_out[17] ; simple_counter:inst|counter_out[17] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.769      ;
; 0.551 ; simple_counter:inst|counter_out[20] ; simple_counter:inst|counter_out[20] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.769      ;
; 0.552 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[2]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.770      ;
; 0.552 ; simple_counter:inst|counter_out[10] ; simple_counter:inst|counter_out[10] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.770      ;
; 0.552 ; simple_counter:inst|counter_out[16] ; simple_counter:inst|counter_out[16] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.770      ;
; 0.552 ; simple_counter:inst|counter_out[19] ; simple_counter:inst|counter_out[19] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.770      ;
; 0.553 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[6]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.771      ;
; 0.553 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[8]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.771      ;
; 0.553 ; simple_counter:inst|counter_out[15] ; simple_counter:inst|counter_out[15] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.771      ;
; 0.553 ; simple_counter:inst|counter_out[18] ; simple_counter:inst|counter_out[18] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.771      ;
; 0.555 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[5]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.773      ;
; 0.555 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[7]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.773      ;
; 0.560 ; simple_counter:inst|counter_out[25] ; simple_counter:inst|counter_out[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.778      ;
; 0.562 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[1]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.780      ;
; 0.562 ; simple_counter:inst|counter_out[22] ; simple_counter:inst|counter_out[22] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.780      ;
; 0.564 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[1]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.782      ;
; 0.570 ; simple_counter:inst|counter_out[24] ; simple_counter:inst|counter_out[24] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.788      ;
; 0.576 ; simple_counter:inst|counter_out[21] ; simple_counter:inst|counter_out[21] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.794      ;
; 0.583 ; simple_counter:inst|counter_out[23] ; simple_counter:inst|counter_out[23] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.801      ;
; 0.825 ; simple_counter:inst|counter_out[12] ; simple_counter:inst|counter_out[13] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.043      ;
; 0.825 ; simple_counter:inst|counter_out[14] ; simple_counter:inst|counter_out[15] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.043      ;
; 0.825 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[5]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.043      ;
; 0.826 ; simple_counter:inst|counter_out[10] ; simple_counter:inst|counter_out[11] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.044      ;
; 0.826 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[3]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.044      ;
; 0.826 ; simple_counter:inst|counter_out[16] ; simple_counter:inst|counter_out[17] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.044      ;
; 0.826 ; simple_counter:inst|counter_out[20] ; simple_counter:inst|counter_out[21] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.044      ;
; 0.827 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[9]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.045      ;
; 0.827 ; simple_counter:inst|counter_out[18] ; simple_counter:inst|counter_out[19] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.045      ;
; 0.827 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[7]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.045      ;
; 0.836 ; simple_counter:inst|counter_out[22] ; simple_counter:inst|counter_out[23] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.054      ;
; 0.838 ; simple_counter:inst|counter_out[11] ; simple_counter:inst|counter_out[12] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.056      ;
; 0.838 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[2]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.056      ;
; 0.839 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[4]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.057      ;
; 0.839 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[10] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.057      ;
; 0.839 ; simple_counter:inst|counter_out[17] ; simple_counter:inst|counter_out[18] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.057      ;
; 0.840 ; simple_counter:inst|counter_out[19] ; simple_counter:inst|counter_out[20] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.058      ;
; 0.840 ; simple_counter:inst|counter_out[15] ; simple_counter:inst|counter_out[16] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.058      ;
; 0.840 ; simple_counter:inst|counter_out[11] ; simple_counter:inst|counter_out[13] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.058      ;
; 0.840 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[3]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.058      ;
; 0.840 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[2]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.058      ;
; 0.841 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[5]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.059      ;
; 0.841 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[11] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.059      ;
; 0.841 ; simple_counter:inst|counter_out[17] ; simple_counter:inst|counter_out[19] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.059      ;
; 0.842 ; simple_counter:inst|counter_out[13] ; simple_counter:inst|counter_out[14] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.056      ;
; 0.842 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[6]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.060      ;
; 0.842 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[8]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.060      ;
; 0.842 ; simple_counter:inst|counter_out[15] ; simple_counter:inst|counter_out[17] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.060      ;
; 0.842 ; simple_counter:inst|counter_out[19] ; simple_counter:inst|counter_out[21] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.060      ;
; 0.842 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[3]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.060      ;
; 0.844 ; simple_counter:inst|counter_out[24] ; simple_counter:inst|counter_out[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.062      ;
; 0.844 ; simple_counter:inst|counter_out[13] ; simple_counter:inst|counter_out[15] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.058      ;
; 0.844 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[9]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.062      ;
; 0.844 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[7]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.062      ;
; 0.848 ; simple_counter:inst|counter_out[25] ; simple_counter:inst|counter_out[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.066      ;
; 0.863 ; simple_counter:inst|counter_out[21] ; simple_counter:inst|counter_out[22] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.081      ;
; 0.865 ; simple_counter:inst|counter_out[21] ; simple_counter:inst|counter_out[23] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.083      ;
; 0.870 ; simple_counter:inst|counter_out[23] ; simple_counter:inst|counter_out[24] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.088      ;
; 0.872 ; simple_counter:inst|counter_out[23] ; simple_counter:inst|counter_out[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.090      ;
; 0.935 ; simple_counter:inst|counter_out[14] ; simple_counter:inst|counter_out[16] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.153      ;
; 0.935 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[6]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.153      ;
; 0.936 ; simple_counter:inst|counter_out[10] ; simple_counter:inst|counter_out[12] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.154      ;
; 0.936 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[4]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.154      ;
; 0.936 ; simple_counter:inst|counter_out[16] ; simple_counter:inst|counter_out[18] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.154      ;
; 0.936 ; simple_counter:inst|counter_out[20] ; simple_counter:inst|counter_out[22] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.154      ;
; 0.937 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[10] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.155      ;
; 0.937 ; simple_counter:inst|counter_out[18] ; simple_counter:inst|counter_out[20] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.155      ;
; 0.937 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[8]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.155      ;
; 0.937 ; simple_counter:inst|counter_out[14] ; simple_counter:inst|counter_out[17] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.155      ;
; 0.937 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[7]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.155      ;
; 0.938 ; simple_counter:inst|counter_out[10] ; simple_counter:inst|counter_out[13] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.156      ;
; 0.938 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[5]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.156      ;
; 0.938 ; simple_counter:inst|counter_out[16] ; simple_counter:inst|counter_out[19] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.156      ;
; 0.938 ; simple_counter:inst|counter_out[20] ; simple_counter:inst|counter_out[23] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.156      ;
; 0.939 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[11] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.157      ;
; 0.939 ; simple_counter:inst|counter_out[12] ; simple_counter:inst|counter_out[14] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.153      ;
; 0.939 ; simple_counter:inst|counter_out[18] ; simple_counter:inst|counter_out[21] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.157      ;
; 0.939 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[9]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.157      ;
; 0.941 ; simple_counter:inst|counter_out[12] ; simple_counter:inst|counter_out[15] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.155      ;
; 0.946 ; simple_counter:inst|counter_out[22] ; simple_counter:inst|counter_out[24] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.164      ;
; 0.948 ; simple_counter:inst|counter_out[22] ; simple_counter:inst|counter_out[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.166      ;
; 0.950 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[4]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.168      ;
; 0.951 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[6]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.169      ;
; 0.951 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[12] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.169      ;
; 0.951 ; simple_counter:inst|counter_out[17] ; simple_counter:inst|counter_out[20] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.169      ;
; 0.952 ; simple_counter:inst|counter_out[15] ; simple_counter:inst|counter_out[18] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.170      ;
; 0.952 ; simple_counter:inst|counter_out[19] ; simple_counter:inst|counter_out[22] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.170      ;
; 0.952 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[5]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.170      ;
; 0.952 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[4]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.170      ;
; 0.953 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[7]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.171      ;
; 0.953 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[13] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.171      ;
; 0.953 ; simple_counter:inst|counter_out[17] ; simple_counter:inst|counter_out[21] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.171      ;
+-------+-------------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'osc_clk'                                                                                           ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------+
; 9.825  ; 9.825        ; 0.000          ; Low Pulse Width  ; osc_clk ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.825  ; 9.825        ; 0.000          ; Low Pulse Width  ; osc_clk ; Rise       ; inst2|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.839  ; 9.839        ; 0.000          ; Low Pulse Width  ; osc_clk ; Rise       ; osc_clk~input|o                                             ;
; 9.860  ; 9.860        ; 0.000          ; Low Pulse Width  ; osc_clk ; Rise       ; inst2|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; osc_clk ; Rise       ; osc_clk~input|i                                             ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; osc_clk ; Rise       ; osc_clk~input|i                                             ;
; 10.140 ; 10.140       ; 0.000          ; High Pulse Width ; osc_clk ; Rise       ; inst2|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.161 ; 10.161       ; 0.000          ; High Pulse Width ; osc_clk ; Rise       ; osc_clk~input|o                                             ;
; 10.173 ; 10.173       ; 0.000          ; High Pulse Width ; osc_clk ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.173 ; 10.173       ; 0.000          ; High Pulse Width ; osc_clk ; Rise       ; inst2|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; osc_clk ; Rise       ; osc_clk                                                     ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                        ;
+---------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                  ;
+---------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+
; 99.755  ; 99.971       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[0]                                      ;
; 99.755  ; 99.971       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[10]                                     ;
; 99.755  ; 99.971       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[11]                                     ;
; 99.755  ; 99.971       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[12]                                     ;
; 99.755  ; 99.971       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[13]                                     ;
; 99.755  ; 99.971       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[1]                                      ;
; 99.755  ; 99.971       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[2]                                      ;
; 99.755  ; 99.971       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[3]                                      ;
; 99.755  ; 99.971       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[4]                                      ;
; 99.755  ; 99.971       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[5]                                      ;
; 99.755  ; 99.971       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[6]                                      ;
; 99.755  ; 99.971       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[7]                                      ;
; 99.755  ; 99.971       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[8]                                      ;
; 99.755  ; 99.971       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[9]                                      ;
; 99.756  ; 99.972       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[14]                                     ;
; 99.756  ; 99.972       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[15]                                     ;
; 99.756  ; 99.972       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[16]                                     ;
; 99.756  ; 99.972       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[17]                                     ;
; 99.756  ; 99.972       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[18]                                     ;
; 99.756  ; 99.972       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[19]                                     ;
; 99.756  ; 99.972       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[20]                                     ;
; 99.756  ; 99.972       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[21]                                     ;
; 99.756  ; 99.972       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[22]                                     ;
; 99.756  ; 99.972       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[23]                                     ;
; 99.756  ; 99.972       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[24]                                     ;
; 99.756  ; 99.972       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[25]                                     ;
; 99.756  ; 99.972       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[26]                                     ;
; 99.843  ; 100.027      ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[14]                                     ;
; 99.843  ; 100.027      ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[15]                                     ;
; 99.843  ; 100.027      ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[16]                                     ;
; 99.843  ; 100.027      ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[17]                                     ;
; 99.843  ; 100.027      ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[18]                                     ;
; 99.843  ; 100.027      ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[19]                                     ;
; 99.843  ; 100.027      ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[20]                                     ;
; 99.843  ; 100.027      ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[21]                                     ;
; 99.843  ; 100.027      ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[22]                                     ;
; 99.843  ; 100.027      ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[23]                                     ;
; 99.843  ; 100.027      ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[24]                                     ;
; 99.843  ; 100.027      ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[25]                                     ;
; 99.843  ; 100.027      ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[26]                                     ;
; 99.844  ; 100.028      ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[0]                                      ;
; 99.844  ; 100.028      ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[10]                                     ;
; 99.844  ; 100.028      ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[11]                                     ;
; 99.844  ; 100.028      ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[12]                                     ;
; 99.844  ; 100.028      ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[13]                                     ;
; 99.844  ; 100.028      ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[1]                                      ;
; 99.844  ; 100.028      ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[2]                                      ;
; 99.844  ; 100.028      ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[3]                                      ;
; 99.844  ; 100.028      ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[4]                                      ;
; 99.844  ; 100.028      ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[5]                                      ;
; 99.844  ; 100.028      ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[6]                                      ;
; 99.844  ; 100.028      ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[7]                                      ;
; 99.844  ; 100.028      ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[8]                                      ;
; 99.844  ; 100.028      ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[9]                                      ;
; 99.988  ; 99.988       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 99.988  ; 99.988       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 99.994  ; 99.994       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[0]|clk                                                 ;
; 99.994  ; 99.994       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[10]|clk                                                ;
; 99.994  ; 99.994       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[11]|clk                                                ;
; 99.994  ; 99.994       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[12]|clk                                                ;
; 99.994  ; 99.994       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[13]|clk                                                ;
; 99.994  ; 99.994       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[1]|clk                                                 ;
; 99.994  ; 99.994       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[2]|clk                                                 ;
; 99.994  ; 99.994       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[3]|clk                                                 ;
; 99.994  ; 99.994       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[4]|clk                                                 ;
; 99.994  ; 99.994       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[5]|clk                                                 ;
; 99.994  ; 99.994       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[6]|clk                                                 ;
; 99.994  ; 99.994       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[7]|clk                                                 ;
; 99.994  ; 99.994       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[8]|clk                                                 ;
; 99.994  ; 99.994       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[9]|clk                                                 ;
; 99.995  ; 99.995       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[14]|clk                                                ;
; 99.995  ; 99.995       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[15]|clk                                                ;
; 99.995  ; 99.995       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[16]|clk                                                ;
; 99.995  ; 99.995       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[17]|clk                                                ;
; 99.995  ; 99.995       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[18]|clk                                                ;
; 99.995  ; 99.995       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[19]|clk                                                ;
; 99.995  ; 99.995       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[20]|clk                                                ;
; 99.995  ; 99.995       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[21]|clk                                                ;
; 99.995  ; 99.995       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[22]|clk                                                ;
; 99.995  ; 99.995       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[23]|clk                                                ;
; 99.995  ; 99.995       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[24]|clk                                                ;
; 99.995  ; 99.995       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[25]|clk                                                ;
; 99.995  ; 99.995       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[26]|clk                                                ;
; 100.004 ; 100.004      ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[14]|clk                                                ;
; 100.004 ; 100.004      ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[15]|clk                                                ;
; 100.004 ; 100.004      ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[16]|clk                                                ;
; 100.004 ; 100.004      ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[17]|clk                                                ;
; 100.004 ; 100.004      ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[18]|clk                                                ;
; 100.004 ; 100.004      ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[19]|clk                                                ;
; 100.004 ; 100.004      ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[20]|clk                                                ;
; 100.004 ; 100.004      ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[21]|clk                                                ;
; 100.004 ; 100.004      ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[22]|clk                                                ;
; 100.004 ; 100.004      ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[23]|clk                                                ;
; 100.004 ; 100.004      ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[24]|clk                                                ;
; 100.004 ; 100.004      ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[25]|clk                                                ;
; 100.004 ; 100.004      ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[26]|clk                                                ;
; 100.005 ; 100.005      ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[0]|clk                                                 ;
; 100.005 ; 100.005      ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[10]|clk                                                ;
; 100.005 ; 100.005      ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[11]|clk                                                ;
; 100.005 ; 100.005      ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[12]|clk                                                ;
+---------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; led[*]    ; osc_clk    ; 4.723 ; 4.907 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  led[0]   ; osc_clk    ; 4.291 ; 4.382 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  led[1]   ; osc_clk    ; 3.789 ; 3.867 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  led[2]   ; osc_clk    ; 4.723 ; 4.907 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  led[3]   ; osc_clk    ; 3.671 ; 3.764 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; led[*]    ; osc_clk    ; 2.986 ; 3.025 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  led[0]   ; osc_clk    ; 3.732 ; 3.796 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  led[1]   ; osc_clk    ; 3.115 ; 3.147 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  led[2]   ; osc_clk    ; 4.207 ; 4.360 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  led[3]   ; osc_clk    ; 2.986 ; 3.025 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; button[0]  ; led[0]      ; 6.752 ; 6.771 ; 7.165 ; 7.207 ;
; button[0]  ; led[1]      ; 6.173 ; 6.140 ; 6.573 ; 6.573 ;
; button[0]  ; led[2]      ; 7.368 ; 7.456 ; 7.778 ; 7.889 ;
; button[0]  ; led[3]      ; 6.046 ; 6.026 ; 6.447 ; 6.460 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; button[0]  ; led[0]      ; 6.584 ; 6.597 ; 6.963 ; 7.013 ;
; button[0]  ; led[1]      ; 6.038 ; 6.007 ; 6.427 ; 6.427 ;
; button[0]  ; led[2]      ; 7.224 ; 7.308 ; 7.600 ; 7.721 ;
; button[0]  ; led[3]      ; 5.918 ; 5.897 ; 6.308 ; 6.318 ;
+------------+-------------+-------+-------+-------+-------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                       ;
+------------+-----------------+---------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note ;
+------------+-----------------+---------------------------------------------------+------+
; 401.45 MHz ; 401.45 MHz      ; inst2|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                          ;
+---------------------------------------------------+---------+---------------+
; Clock                                             ; Slack   ; End Point TNS ;
+---------------------------------------------------+---------+---------------+
; inst2|altpll_component|auto_generated|pll1|clk[0] ; 197.509 ; 0.000         ;
+---------------------------------------------------+---------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.321 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                           ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; osc_clk                                           ; 9.785  ; 0.000         ;
; inst2|altpll_component|auto_generated|pll1|clk[0] ; 99.748 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                      ;
+---------+-------------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                           ; To Node                             ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 197.509 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.057     ; 2.429      ;
; 197.509 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.057     ; 2.429      ;
; 197.513 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.057     ; 2.425      ;
; 197.527 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.057     ; 2.411      ;
; 197.576 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.057     ; 2.362      ;
; 197.580 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.057     ; 2.358      ;
; 197.609 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[23] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.057     ; 2.329      ;
; 197.609 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[24] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.057     ; 2.329      ;
; 197.611 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.057     ; 2.327      ;
; 197.612 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.057     ; 2.326      ;
; 197.613 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[24] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.057     ; 2.325      ;
; 197.627 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[24] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.057     ; 2.311      ;
; 197.629 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.057     ; 2.309      ;
; 197.673 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.057     ; 2.265      ;
; 197.676 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[23] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.057     ; 2.262      ;
; 197.680 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[23] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.057     ; 2.258      ;
; 197.708 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.057     ; 2.230      ;
; 197.708 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.057     ; 2.230      ;
; 197.709 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[21] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.057     ; 2.229      ;
; 197.709 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[22] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.057     ; 2.229      ;
; 197.711 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[23] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.057     ; 2.227      ;
; 197.712 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[24] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.057     ; 2.226      ;
; 197.713 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[22] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.057     ; 2.225      ;
; 197.726 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.057     ; 2.212      ;
; 197.727 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[22] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.057     ; 2.211      ;
; 197.729 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[24] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.057     ; 2.209      ;
; 197.773 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[23] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.057     ; 2.165      ;
; 197.776 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[21] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.057     ; 2.162      ;
; 197.778 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.057     ; 2.160      ;
; 197.780 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[21] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.057     ; 2.158      ;
; 197.807 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.057     ; 2.131      ;
; 197.808 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.057     ; 2.130      ;
; 197.808 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[23] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.057     ; 2.130      ;
; 197.808 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[24] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.057     ; 2.130      ;
; 197.809 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[19] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.057     ; 2.129      ;
; 197.809 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[20] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.057     ; 2.129      ;
; 197.811 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[21] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.057     ; 2.127      ;
; 197.812 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[22] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.057     ; 2.126      ;
; 197.813 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[20] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.057     ; 2.125      ;
; 197.825 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.057     ; 2.113      ;
; 197.826 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[24] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.057     ; 2.112      ;
; 197.827 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[20] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.057     ; 2.111      ;
; 197.829 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[22] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.057     ; 2.109      ;
; 197.873 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[21] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.057     ; 2.065      ;
; 197.876 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[19] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.057     ; 2.062      ;
; 197.878 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.057     ; 2.060      ;
; 197.878 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[23] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.057     ; 2.060      ;
; 197.880 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[19] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.057     ; 2.058      ;
; 197.907 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[23] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.057     ; 2.031      ;
; 197.908 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[24] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.057     ; 2.030      ;
; 197.908 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[21] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.057     ; 2.030      ;
; 197.908 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[22] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.057     ; 2.030      ;
; 197.909 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[17] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.057     ; 2.029      ;
; 197.909 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[18] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.057     ; 2.029      ;
; 197.909 ; simple_counter:inst|counter_out[10] ; simple_counter:inst|counter_out[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.057     ; 2.029      ;
; 197.911 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[19] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.057     ; 2.027      ;
; 197.912 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.057     ; 2.026      ;
; 197.912 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[20] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.057     ; 2.026      ;
; 197.913 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[18] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.057     ; 2.025      ;
; 197.925 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[24] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.057     ; 2.013      ;
; 197.926 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[22] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.057     ; 2.012      ;
; 197.927 ; simple_counter:inst|counter_out[10] ; simple_counter:inst|counter_out[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.057     ; 2.011      ;
; 197.927 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[18] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.057     ; 2.011      ;
; 197.929 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[20] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.057     ; 2.009      ;
; 197.973 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[19] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.057     ; 1.965      ;
; 197.975 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.057     ; 1.963      ;
; 197.976 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[17] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.057     ; 1.962      ;
; 197.978 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[23] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.057     ; 1.960      ;
; 197.978 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[21] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.057     ; 1.960      ;
; 197.980 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[17] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.057     ; 1.958      ;
; 198.007 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[21] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.057     ; 1.931      ;
; 198.008 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[22] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.057     ; 1.930      ;
; 198.008 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[19] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.057     ; 1.930      ;
; 198.008 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[20] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.057     ; 1.930      ;
; 198.009 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[15] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.057     ; 1.929      ;
; 198.009 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[16] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.057     ; 1.929      ;
; 198.009 ; simple_counter:inst|counter_out[10] ; simple_counter:inst|counter_out[23] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.057     ; 1.929      ;
; 198.010 ; simple_counter:inst|counter_out[12] ; simple_counter:inst|counter_out[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.057     ; 1.928      ;
; 198.011 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[17] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.057     ; 1.927      ;
; 198.012 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[24] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.057     ; 1.926      ;
; 198.012 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[18] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.057     ; 1.926      ;
; 198.013 ; simple_counter:inst|counter_out[11] ; simple_counter:inst|counter_out[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.057     ; 1.925      ;
; 198.013 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[16] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.057     ; 1.925      ;
; 198.025 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[22] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.057     ; 1.913      ;
; 198.026 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[20] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.057     ; 1.912      ;
; 198.027 ; simple_counter:inst|counter_out[10] ; simple_counter:inst|counter_out[24] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.057     ; 1.911      ;
; 198.027 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[16] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.057     ; 1.911      ;
; 198.028 ; simple_counter:inst|counter_out[12] ; simple_counter:inst|counter_out[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.057     ; 1.910      ;
; 198.029 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[18] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.057     ; 1.909      ;
; 198.073 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[17] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.057     ; 1.865      ;
; 198.075 ; simple_counter:inst|counter_out[11] ; simple_counter:inst|counter_out[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.057     ; 1.863      ;
; 198.075 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[23] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.057     ; 1.863      ;
; 198.076 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[15] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.057     ; 1.862      ;
; 198.078 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[21] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.057     ; 1.860      ;
; 198.078 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[19] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.057     ; 1.860      ;
; 198.080 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[15] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.057     ; 1.858      ;
; 198.107 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[19] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.057     ; 1.831      ;
; 198.108 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[20] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.057     ; 1.830      ;
; 198.108 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[17] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.057     ; 1.830      ;
; 198.108 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[18] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.057     ; 1.830      ;
+---------+-------------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                     ;
+-------+-------------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                             ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.321 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[0]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.519      ;
; 0.337 ; simple_counter:inst|counter_out[26] ; simple_counter:inst|counter_out[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.535      ;
; 0.494 ; simple_counter:inst|counter_out[11] ; simple_counter:inst|counter_out[11] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.692      ;
; 0.494 ; simple_counter:inst|counter_out[13] ; simple_counter:inst|counter_out[13] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.692      ;
; 0.495 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[4]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.693      ;
; 0.495 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[9]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.693      ;
; 0.495 ; simple_counter:inst|counter_out[14] ; simple_counter:inst|counter_out[14] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.693      ;
; 0.495 ; simple_counter:inst|counter_out[17] ; simple_counter:inst|counter_out[17] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.693      ;
; 0.495 ; simple_counter:inst|counter_out[20] ; simple_counter:inst|counter_out[20] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.693      ;
; 0.496 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[3]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.694      ;
; 0.496 ; simple_counter:inst|counter_out[12] ; simple_counter:inst|counter_out[12] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.694      ;
; 0.496 ; simple_counter:inst|counter_out[19] ; simple_counter:inst|counter_out[19] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.694      ;
; 0.497 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[2]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.695      ;
; 0.497 ; simple_counter:inst|counter_out[10] ; simple_counter:inst|counter_out[10] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.695      ;
; 0.497 ; simple_counter:inst|counter_out[16] ; simple_counter:inst|counter_out[16] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.695      ;
; 0.498 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[6]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.696      ;
; 0.498 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[8]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.696      ;
; 0.498 ; simple_counter:inst|counter_out[15] ; simple_counter:inst|counter_out[15] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.696      ;
; 0.498 ; simple_counter:inst|counter_out[18] ; simple_counter:inst|counter_out[18] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.696      ;
; 0.499 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[7]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.697      ;
; 0.500 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[5]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.698      ;
; 0.503 ; simple_counter:inst|counter_out[25] ; simple_counter:inst|counter_out[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.701      ;
; 0.504 ; simple_counter:inst|counter_out[22] ; simple_counter:inst|counter_out[22] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.702      ;
; 0.508 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[1]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.706      ;
; 0.509 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[1]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.707      ;
; 0.511 ; simple_counter:inst|counter_out[24] ; simple_counter:inst|counter_out[24] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.709      ;
; 0.518 ; simple_counter:inst|counter_out[21] ; simple_counter:inst|counter_out[21] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.716      ;
; 0.525 ; simple_counter:inst|counter_out[23] ; simple_counter:inst|counter_out[23] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.723      ;
; 0.739 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[5]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.937      ;
; 0.739 ; simple_counter:inst|counter_out[20] ; simple_counter:inst|counter_out[21] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.937      ;
; 0.740 ; simple_counter:inst|counter_out[14] ; simple_counter:inst|counter_out[15] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.938      ;
; 0.741 ; simple_counter:inst|counter_out[12] ; simple_counter:inst|counter_out[13] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.939      ;
; 0.742 ; simple_counter:inst|counter_out[10] ; simple_counter:inst|counter_out[11] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.940      ;
; 0.742 ; simple_counter:inst|counter_out[16] ; simple_counter:inst|counter_out[17] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.940      ;
; 0.742 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[3]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.940      ;
; 0.743 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[9]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.941      ;
; 0.743 ; simple_counter:inst|counter_out[18] ; simple_counter:inst|counter_out[19] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.941      ;
; 0.743 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[7]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.941      ;
; 0.743 ; simple_counter:inst|counter_out[11] ; simple_counter:inst|counter_out[12] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.941      ;
; 0.744 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[2]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.942      ;
; 0.744 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[10] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.942      ;
; 0.744 ; simple_counter:inst|counter_out[17] ; simple_counter:inst|counter_out[18] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.942      ;
; 0.745 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[4]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.943      ;
; 0.745 ; simple_counter:inst|counter_out[19] ; simple_counter:inst|counter_out[20] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.943      ;
; 0.746 ; simple_counter:inst|counter_out[13] ; simple_counter:inst|counter_out[14] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 0.941      ;
; 0.747 ; simple_counter:inst|counter_out[15] ; simple_counter:inst|counter_out[16] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.945      ;
; 0.747 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[2]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.945      ;
; 0.748 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[8]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.946      ;
; 0.749 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[6]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.947      ;
; 0.749 ; simple_counter:inst|counter_out[22] ; simple_counter:inst|counter_out[23] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.947      ;
; 0.750 ; simple_counter:inst|counter_out[11] ; simple_counter:inst|counter_out[13] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.948      ;
; 0.751 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[11] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.949      ;
; 0.751 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[3]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.949      ;
; 0.751 ; simple_counter:inst|counter_out[17] ; simple_counter:inst|counter_out[19] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.949      ;
; 0.752 ; simple_counter:inst|counter_out[25] ; simple_counter:inst|counter_out[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.950      ;
; 0.752 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[5]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.950      ;
; 0.752 ; simple_counter:inst|counter_out[19] ; simple_counter:inst|counter_out[21] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.950      ;
; 0.753 ; simple_counter:inst|counter_out[13] ; simple_counter:inst|counter_out[15] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 0.948      ;
; 0.754 ; simple_counter:inst|counter_out[15] ; simple_counter:inst|counter_out[17] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.952      ;
; 0.754 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[3]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.952      ;
; 0.755 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[9]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.953      ;
; 0.756 ; simple_counter:inst|counter_out[24] ; simple_counter:inst|counter_out[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.954      ;
; 0.756 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[7]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.954      ;
; 0.767 ; simple_counter:inst|counter_out[21] ; simple_counter:inst|counter_out[22] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.965      ;
; 0.774 ; simple_counter:inst|counter_out[23] ; simple_counter:inst|counter_out[24] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.972      ;
; 0.774 ; simple_counter:inst|counter_out[21] ; simple_counter:inst|counter_out[23] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.972      ;
; 0.781 ; simple_counter:inst|counter_out[23] ; simple_counter:inst|counter_out[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.979      ;
; 0.828 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[6]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.026      ;
; 0.828 ; simple_counter:inst|counter_out[20] ; simple_counter:inst|counter_out[22] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.026      ;
; 0.829 ; simple_counter:inst|counter_out[14] ; simple_counter:inst|counter_out[16] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.027      ;
; 0.831 ; simple_counter:inst|counter_out[10] ; simple_counter:inst|counter_out[12] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.029      ;
; 0.831 ; simple_counter:inst|counter_out[16] ; simple_counter:inst|counter_out[18] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.029      ;
; 0.831 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[4]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.029      ;
; 0.832 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[10] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.030      ;
; 0.832 ; simple_counter:inst|counter_out[18] ; simple_counter:inst|counter_out[20] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.030      ;
; 0.832 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[8]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.030      ;
; 0.833 ; simple_counter:inst|counter_out[12] ; simple_counter:inst|counter_out[14] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.028      ;
; 0.835 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[7]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.033      ;
; 0.835 ; simple_counter:inst|counter_out[20] ; simple_counter:inst|counter_out[23] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.033      ;
; 0.836 ; simple_counter:inst|counter_out[14] ; simple_counter:inst|counter_out[17] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.034      ;
; 0.838 ; simple_counter:inst|counter_out[10] ; simple_counter:inst|counter_out[13] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.036      ;
; 0.838 ; simple_counter:inst|counter_out[16] ; simple_counter:inst|counter_out[19] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.036      ;
; 0.838 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[5]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.036      ;
; 0.838 ; simple_counter:inst|counter_out[22] ; simple_counter:inst|counter_out[24] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.036      ;
; 0.839 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[11] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.037      ;
; 0.839 ; simple_counter:inst|counter_out[18] ; simple_counter:inst|counter_out[21] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.037      ;
; 0.839 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[9]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.037      ;
; 0.840 ; simple_counter:inst|counter_out[12] ; simple_counter:inst|counter_out[15] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.035      ;
; 0.840 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[12] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.038      ;
; 0.840 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[4]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.038      ;
; 0.840 ; simple_counter:inst|counter_out[17] ; simple_counter:inst|counter_out[20] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.038      ;
; 0.841 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[6]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.039      ;
; 0.841 ; simple_counter:inst|counter_out[19] ; simple_counter:inst|counter_out[22] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.039      ;
; 0.842 ; simple_counter:inst|counter_out[13] ; simple_counter:inst|counter_out[16] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.037      ;
; 0.842 ; simple_counter:inst|counter_out[11] ; simple_counter:inst|counter_out[14] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.037      ;
; 0.843 ; simple_counter:inst|counter_out[15] ; simple_counter:inst|counter_out[18] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.041      ;
; 0.843 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[4]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.041      ;
; 0.844 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[10] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.042      ;
; 0.845 ; simple_counter:inst|counter_out[24] ; simple_counter:inst|counter_out[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.043      ;
; 0.845 ; simple_counter:inst|counter_out[22] ; simple_counter:inst|counter_out[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.043      ;
+-------+-------------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'osc_clk'                                                                                            ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------+
; 9.785  ; 9.785        ; 0.000          ; Low Pulse Width  ; osc_clk ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.785  ; 9.785        ; 0.000          ; Low Pulse Width  ; osc_clk ; Rise       ; inst2|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.839  ; 9.839        ; 0.000          ; Low Pulse Width  ; osc_clk ; Rise       ; osc_clk~input|o                                             ;
; 9.860  ; 9.860        ; 0.000          ; Low Pulse Width  ; osc_clk ; Rise       ; inst2|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; osc_clk ; Rise       ; osc_clk~input|i                                             ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; osc_clk ; Rise       ; osc_clk~input|i                                             ;
; 10.139 ; 10.139       ; 0.000          ; High Pulse Width ; osc_clk ; Rise       ; inst2|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.161 ; 10.161       ; 0.000          ; High Pulse Width ; osc_clk ; Rise       ; osc_clk~input|o                                             ;
; 10.212 ; 10.212       ; 0.000          ; High Pulse Width ; osc_clk ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.212 ; 10.212       ; 0.000          ; High Pulse Width ; osc_clk ; Rise       ; inst2|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; osc_clk ; Rise       ; osc_clk                                                     ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                         ;
+---------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                  ;
+---------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+
; 99.748  ; 99.964       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[14]                                     ;
; 99.748  ; 99.964       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[15]                                     ;
; 99.748  ; 99.964       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[16]                                     ;
; 99.748  ; 99.964       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[17]                                     ;
; 99.748  ; 99.964       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[18]                                     ;
; 99.748  ; 99.964       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[19]                                     ;
; 99.748  ; 99.964       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[20]                                     ;
; 99.748  ; 99.964       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[21]                                     ;
; 99.748  ; 99.964       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[22]                                     ;
; 99.748  ; 99.964       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[23]                                     ;
; 99.748  ; 99.964       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[24]                                     ;
; 99.748  ; 99.964       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[25]                                     ;
; 99.748  ; 99.964       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[26]                                     ;
; 99.750  ; 99.966       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[0]                                      ;
; 99.750  ; 99.966       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[10]                                     ;
; 99.750  ; 99.966       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[11]                                     ;
; 99.750  ; 99.966       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[12]                                     ;
; 99.750  ; 99.966       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[13]                                     ;
; 99.750  ; 99.966       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[1]                                      ;
; 99.750  ; 99.966       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[2]                                      ;
; 99.750  ; 99.966       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[3]                                      ;
; 99.750  ; 99.966       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[4]                                      ;
; 99.750  ; 99.966       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[5]                                      ;
; 99.750  ; 99.966       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[6]                                      ;
; 99.750  ; 99.966       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[7]                                      ;
; 99.750  ; 99.966       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[8]                                      ;
; 99.750  ; 99.966       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[9]                                      ;
; 99.850  ; 100.034      ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[0]                                      ;
; 99.850  ; 100.034      ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[10]                                     ;
; 99.850  ; 100.034      ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[11]                                     ;
; 99.850  ; 100.034      ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[12]                                     ;
; 99.850  ; 100.034      ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[13]                                     ;
; 99.850  ; 100.034      ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[1]                                      ;
; 99.850  ; 100.034      ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[2]                                      ;
; 99.850  ; 100.034      ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[3]                                      ;
; 99.850  ; 100.034      ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[4]                                      ;
; 99.850  ; 100.034      ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[5]                                      ;
; 99.850  ; 100.034      ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[6]                                      ;
; 99.850  ; 100.034      ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[7]                                      ;
; 99.850  ; 100.034      ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[8]                                      ;
; 99.850  ; 100.034      ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[9]                                      ;
; 99.852  ; 100.036      ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[14]                                     ;
; 99.852  ; 100.036      ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[15]                                     ;
; 99.852  ; 100.036      ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[16]                                     ;
; 99.852  ; 100.036      ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[17]                                     ;
; 99.852  ; 100.036      ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[18]                                     ;
; 99.852  ; 100.036      ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[19]                                     ;
; 99.852  ; 100.036      ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[20]                                     ;
; 99.852  ; 100.036      ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[21]                                     ;
; 99.852  ; 100.036      ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[22]                                     ;
; 99.852  ; 100.036      ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[23]                                     ;
; 99.852  ; 100.036      ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[24]                                     ;
; 99.852  ; 100.036      ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[25]                                     ;
; 99.852  ; 100.036      ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[26]                                     ;
; 99.986  ; 99.986       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 99.986  ; 99.986       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 99.988  ; 99.988       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[14]|clk                                                ;
; 99.988  ; 99.988       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[15]|clk                                                ;
; 99.988  ; 99.988       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[16]|clk                                                ;
; 99.988  ; 99.988       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[17]|clk                                                ;
; 99.988  ; 99.988       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[18]|clk                                                ;
; 99.988  ; 99.988       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[19]|clk                                                ;
; 99.988  ; 99.988       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[20]|clk                                                ;
; 99.988  ; 99.988       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[21]|clk                                                ;
; 99.988  ; 99.988       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[22]|clk                                                ;
; 99.988  ; 99.988       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[23]|clk                                                ;
; 99.988  ; 99.988       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[24]|clk                                                ;
; 99.988  ; 99.988       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[25]|clk                                                ;
; 99.988  ; 99.988       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[26]|clk                                                ;
; 99.990  ; 99.990       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[0]|clk                                                 ;
; 99.990  ; 99.990       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[10]|clk                                                ;
; 99.990  ; 99.990       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[11]|clk                                                ;
; 99.990  ; 99.990       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[12]|clk                                                ;
; 99.990  ; 99.990       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[13]|clk                                                ;
; 99.990  ; 99.990       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[1]|clk                                                 ;
; 99.990  ; 99.990       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[2]|clk                                                 ;
; 99.990  ; 99.990       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[3]|clk                                                 ;
; 99.990  ; 99.990       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[4]|clk                                                 ;
; 99.990  ; 99.990       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[5]|clk                                                 ;
; 99.990  ; 99.990       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[6]|clk                                                 ;
; 99.990  ; 99.990       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[7]|clk                                                 ;
; 99.990  ; 99.990       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[8]|clk                                                 ;
; 99.990  ; 99.990       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[9]|clk                                                 ;
; 100.010 ; 100.010      ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[0]|clk                                                 ;
; 100.010 ; 100.010      ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[10]|clk                                                ;
; 100.010 ; 100.010      ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[11]|clk                                                ;
; 100.010 ; 100.010      ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[12]|clk                                                ;
; 100.010 ; 100.010      ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[13]|clk                                                ;
; 100.010 ; 100.010      ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[1]|clk                                                 ;
; 100.010 ; 100.010      ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[2]|clk                                                 ;
; 100.010 ; 100.010      ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[3]|clk                                                 ;
; 100.010 ; 100.010      ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[4]|clk                                                 ;
; 100.010 ; 100.010      ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[5]|clk                                                 ;
; 100.010 ; 100.010      ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[6]|clk                                                 ;
; 100.010 ; 100.010      ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[7]|clk                                                 ;
; 100.010 ; 100.010      ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[8]|clk                                                 ;
; 100.010 ; 100.010      ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[9]|clk                                                 ;
; 100.012 ; 100.012      ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[14]|clk                                                ;
; 100.012 ; 100.012      ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[15]|clk                                                ;
; 100.012 ; 100.012      ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[16]|clk                                                ;
+---------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; led[*]    ; osc_clk    ; 4.711 ; 4.874 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  led[0]   ; osc_clk    ; 4.230 ; 4.276 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  led[1]   ; osc_clk    ; 3.763 ; 3.798 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  led[2]   ; osc_clk    ; 4.711 ; 4.874 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  led[3]   ; osc_clk    ; 3.642 ; 3.703 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; led[*]    ; osc_clk    ; 3.035 ; 3.051 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  led[0]   ; osc_clk    ; 3.720 ; 3.750 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  led[1]   ; osc_clk    ; 3.163 ; 3.162 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  led[2]   ; osc_clk    ; 4.253 ; 4.385 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  led[3]   ; osc_clk    ; 3.035 ; 3.051 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; button[0]  ; led[0]      ; 6.269 ; 6.264 ; 6.624 ; 6.647 ;
; button[0]  ; led[1]      ; 5.753 ; 5.696 ; 6.101 ; 6.073 ;
; button[0]  ; led[2]      ; 6.936 ; 7.009 ; 7.281 ; 7.382 ;
; button[0]  ; led[3]      ; 5.625 ; 5.593 ; 5.973 ; 5.970 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; button[0]  ; led[0]      ; 6.122 ; 6.119 ; 6.452 ; 6.484 ;
; button[0]  ; led[1]      ; 5.639 ; 5.583 ; 5.978 ; 5.950 ;
; button[0]  ; led[2]      ; 6.811 ; 6.887 ; 7.130 ; 7.241 ;
; button[0]  ; led[3]      ; 5.517 ; 5.484 ; 5.856 ; 5.851 ;
+------------+-------------+-------+-------+-------+-------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                          ;
+---------------------------------------------------+---------+---------------+
; Clock                                             ; Slack   ; End Point TNS ;
+---------------------------------------------------+---------+---------------+
; inst2|altpll_component|auto_generated|pll1|clk[0] ; 198.375 ; 0.000         ;
+---------------------------------------------------+---------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.195 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                           ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; osc_clk                                           ; 9.585  ; 0.000         ;
; inst2|altpll_component|auto_generated|pll1|clk[0] ; 99.785 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                      ;
+---------+-------------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                           ; To Node                             ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 198.375 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.038     ; 1.574      ;
; 198.379 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.038     ; 1.570      ;
; 198.388 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.038     ; 1.561      ;
; 198.388 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.038     ; 1.561      ;
; 198.426 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.038     ; 1.523      ;
; 198.427 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.038     ; 1.522      ;
; 198.443 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[24] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.038     ; 1.506      ;
; 198.445 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.038     ; 1.504      ;
; 198.447 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[23] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.038     ; 1.502      ;
; 198.449 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.038     ; 1.500      ;
; 198.456 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.038     ; 1.493      ;
; 198.456 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[24] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.038     ; 1.493      ;
; 198.456 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[24] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.038     ; 1.493      ;
; 198.494 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.038     ; 1.455      ;
; 198.494 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[23] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.038     ; 1.455      ;
; 198.495 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[23] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.038     ; 1.454      ;
; 198.510 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.038     ; 1.439      ;
; 198.511 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[22] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.038     ; 1.438      ;
; 198.513 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[24] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.038     ; 1.436      ;
; 198.514 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.038     ; 1.435      ;
; 198.515 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[21] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.038     ; 1.434      ;
; 198.517 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[23] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.038     ; 1.432      ;
; 198.524 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.038     ; 1.425      ;
; 198.524 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[24] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.038     ; 1.425      ;
; 198.524 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[22] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.038     ; 1.425      ;
; 198.524 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[22] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.038     ; 1.425      ;
; 198.562 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.038     ; 1.387      ;
; 198.562 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[23] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.038     ; 1.387      ;
; 198.562 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[21] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.038     ; 1.387      ;
; 198.563 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[21] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.038     ; 1.386      ;
; 198.577 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.038     ; 1.372      ;
; 198.578 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[24] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.038     ; 1.371      ;
; 198.579 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[20] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.038     ; 1.370      ;
; 198.581 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.038     ; 1.368      ;
; 198.581 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[22] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.038     ; 1.368      ;
; 198.582 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[23] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.038     ; 1.367      ;
; 198.583 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[19] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.038     ; 1.366      ;
; 198.585 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[21] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.038     ; 1.364      ;
; 198.592 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.038     ; 1.357      ;
; 198.592 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[24] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.038     ; 1.357      ;
; 198.592 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[22] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.038     ; 1.357      ;
; 198.592 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[20] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.038     ; 1.357      ;
; 198.592 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[20] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.038     ; 1.357      ;
; 198.629 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.038     ; 1.320      ;
; 198.630 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[23] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.038     ; 1.319      ;
; 198.630 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[21] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.038     ; 1.319      ;
; 198.630 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[19] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.038     ; 1.319      ;
; 198.631 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[19] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.038     ; 1.318      ;
; 198.645 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[24] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.038     ; 1.304      ;
; 198.646 ; simple_counter:inst|counter_out[10] ; simple_counter:inst|counter_out[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.038     ; 1.303      ;
; 198.646 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[22] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.038     ; 1.303      ;
; 198.647 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[18] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.038     ; 1.302      ;
; 198.649 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[23] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.038     ; 1.300      ;
; 198.649 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[20] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.038     ; 1.300      ;
; 198.650 ; simple_counter:inst|counter_out[10] ; simple_counter:inst|counter_out[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.038     ; 1.299      ;
; 198.650 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[21] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.038     ; 1.299      ;
; 198.651 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[17] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.038     ; 1.298      ;
; 198.653 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[19] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.038     ; 1.296      ;
; 198.659 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.038     ; 1.290      ;
; 198.660 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[24] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.038     ; 1.289      ;
; 198.660 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[22] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.038     ; 1.289      ;
; 198.660 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[20] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.038     ; 1.289      ;
; 198.660 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[18] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.038     ; 1.289      ;
; 198.660 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[18] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.038     ; 1.289      ;
; 198.697 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[23] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.038     ; 1.252      ;
; 198.698 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[21] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.038     ; 1.251      ;
; 198.698 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[19] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.038     ; 1.251      ;
; 198.698 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[17] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.038     ; 1.251      ;
; 198.699 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.038     ; 1.250      ;
; 198.699 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[17] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.038     ; 1.250      ;
; 198.713 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[22] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.038     ; 1.236      ;
; 198.714 ; simple_counter:inst|counter_out[12] ; simple_counter:inst|counter_out[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.038     ; 1.235      ;
; 198.714 ; simple_counter:inst|counter_out[10] ; simple_counter:inst|counter_out[24] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.038     ; 1.235      ;
; 198.714 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[20] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.038     ; 1.235      ;
; 198.715 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[16] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.038     ; 1.234      ;
; 198.717 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[21] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.038     ; 1.232      ;
; 198.717 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[18] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.038     ; 1.232      ;
; 198.718 ; simple_counter:inst|counter_out[12] ; simple_counter:inst|counter_out[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.038     ; 1.231      ;
; 198.718 ; simple_counter:inst|counter_out[10] ; simple_counter:inst|counter_out[23] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.038     ; 1.231      ;
; 198.718 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[19] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.038     ; 1.231      ;
; 198.719 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[15] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.038     ; 1.230      ;
; 198.721 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[17] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.038     ; 1.228      ;
; 198.727 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[24] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.038     ; 1.222      ;
; 198.728 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[22] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.038     ; 1.221      ;
; 198.728 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[20] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.038     ; 1.221      ;
; 198.728 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[18] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.038     ; 1.221      ;
; 198.728 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[16] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.038     ; 1.221      ;
; 198.728 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[16] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.038     ; 1.221      ;
; 198.729 ; simple_counter:inst|counter_out[11] ; simple_counter:inst|counter_out[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.038     ; 1.220      ;
; 198.765 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[21] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.038     ; 1.184      ;
; 198.766 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[19] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.038     ; 1.183      ;
; 198.766 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[17] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.038     ; 1.183      ;
; 198.766 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[15] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.038     ; 1.183      ;
; 198.767 ; simple_counter:inst|counter_out[11] ; simple_counter:inst|counter_out[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.038     ; 1.182      ;
; 198.767 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[23] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.038     ; 1.182      ;
; 198.767 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[15] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.038     ; 1.182      ;
; 198.781 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[20] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.038     ; 1.168      ;
; 198.782 ; simple_counter:inst|counter_out[12] ; simple_counter:inst|counter_out[24] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.038     ; 1.167      ;
; 198.782 ; simple_counter:inst|counter_out[10] ; simple_counter:inst|counter_out[22] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.038     ; 1.167      ;
; 198.782 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[18] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.038     ; 1.167      ;
+---------+-------------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                     ;
+-------+-------------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                             ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.195 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[0]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.198 ; simple_counter:inst|counter_out[26] ; simple_counter:inst|counter_out[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.317      ;
; 0.294 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[4]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.413      ;
; 0.294 ; simple_counter:inst|counter_out[11] ; simple_counter:inst|counter_out[11] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.413      ;
; 0.294 ; simple_counter:inst|counter_out[13] ; simple_counter:inst|counter_out[13] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.413      ;
; 0.294 ; simple_counter:inst|counter_out[14] ; simple_counter:inst|counter_out[14] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.413      ;
; 0.295 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[2]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.414      ;
; 0.295 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[3]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.414      ;
; 0.295 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[6]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.414      ;
; 0.295 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[8]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.414      ;
; 0.295 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[9]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.414      ;
; 0.295 ; simple_counter:inst|counter_out[10] ; simple_counter:inst|counter_out[10] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.414      ;
; 0.295 ; simple_counter:inst|counter_out[12] ; simple_counter:inst|counter_out[12] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.414      ;
; 0.295 ; simple_counter:inst|counter_out[16] ; simple_counter:inst|counter_out[16] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.414      ;
; 0.295 ; simple_counter:inst|counter_out[17] ; simple_counter:inst|counter_out[17] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.414      ;
; 0.295 ; simple_counter:inst|counter_out[20] ; simple_counter:inst|counter_out[20] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.414      ;
; 0.296 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[5]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.415      ;
; 0.296 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[7]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.415      ;
; 0.296 ; simple_counter:inst|counter_out[15] ; simple_counter:inst|counter_out[15] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.415      ;
; 0.296 ; simple_counter:inst|counter_out[18] ; simple_counter:inst|counter_out[18] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.415      ;
; 0.296 ; simple_counter:inst|counter_out[19] ; simple_counter:inst|counter_out[19] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.415      ;
; 0.300 ; simple_counter:inst|counter_out[22] ; simple_counter:inst|counter_out[22] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.419      ;
; 0.301 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[1]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.420      ;
; 0.301 ; simple_counter:inst|counter_out[25] ; simple_counter:inst|counter_out[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.420      ;
; 0.301 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[1]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.420      ;
; 0.305 ; simple_counter:inst|counter_out[24] ; simple_counter:inst|counter_out[24] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.424      ;
; 0.308 ; simple_counter:inst|counter_out[21] ; simple_counter:inst|counter_out[21] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.427      ;
; 0.313 ; simple_counter:inst|counter_out[23] ; simple_counter:inst|counter_out[23] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.432      ;
; 0.443 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[5]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.562      ;
; 0.443 ; simple_counter:inst|counter_out[14] ; simple_counter:inst|counter_out[15] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.562      ;
; 0.444 ; simple_counter:inst|counter_out[10] ; simple_counter:inst|counter_out[11] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.563      ;
; 0.444 ; simple_counter:inst|counter_out[12] ; simple_counter:inst|counter_out[13] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.563      ;
; 0.444 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[3]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.563      ;
; 0.444 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[9]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.563      ;
; 0.444 ; simple_counter:inst|counter_out[16] ; simple_counter:inst|counter_out[17] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.563      ;
; 0.444 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[7]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.563      ;
; 0.444 ; simple_counter:inst|counter_out[20] ; simple_counter:inst|counter_out[21] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.563      ;
; 0.445 ; simple_counter:inst|counter_out[18] ; simple_counter:inst|counter_out[19] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.564      ;
; 0.449 ; simple_counter:inst|counter_out[22] ; simple_counter:inst|counter_out[23] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.568      ;
; 0.452 ; simple_counter:inst|counter_out[11] ; simple_counter:inst|counter_out[12] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.571      ;
; 0.453 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[4]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.572      ;
; 0.453 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[2]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.572      ;
; 0.453 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[10] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.572      ;
; 0.453 ; simple_counter:inst|counter_out[17] ; simple_counter:inst|counter_out[18] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.572      ;
; 0.454 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[6]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.573      ;
; 0.454 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[8]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.573      ;
; 0.454 ; simple_counter:inst|counter_out[15] ; simple_counter:inst|counter_out[16] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.573      ;
; 0.454 ; simple_counter:inst|counter_out[19] ; simple_counter:inst|counter_out[20] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.573      ;
; 0.454 ; simple_counter:inst|counter_out[24] ; simple_counter:inst|counter_out[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.573      ;
; 0.454 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[2]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.573      ;
; 0.455 ; simple_counter:inst|counter_out[13] ; simple_counter:inst|counter_out[14] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 0.571      ;
; 0.455 ; simple_counter:inst|counter_out[11] ; simple_counter:inst|counter_out[13] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.574      ;
; 0.456 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[5]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.575      ;
; 0.456 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[11] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.575      ;
; 0.456 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[3]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.575      ;
; 0.456 ; simple_counter:inst|counter_out[17] ; simple_counter:inst|counter_out[19] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.575      ;
; 0.457 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[9]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.576      ;
; 0.457 ; simple_counter:inst|counter_out[15] ; simple_counter:inst|counter_out[17] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.576      ;
; 0.457 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[7]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.576      ;
; 0.457 ; simple_counter:inst|counter_out[19] ; simple_counter:inst|counter_out[21] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.576      ;
; 0.457 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[3]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.576      ;
; 0.458 ; simple_counter:inst|counter_out[13] ; simple_counter:inst|counter_out[15] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 0.574      ;
; 0.459 ; simple_counter:inst|counter_out[25] ; simple_counter:inst|counter_out[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.578      ;
; 0.466 ; simple_counter:inst|counter_out[21] ; simple_counter:inst|counter_out[22] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.585      ;
; 0.469 ; simple_counter:inst|counter_out[21] ; simple_counter:inst|counter_out[23] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.588      ;
; 0.471 ; simple_counter:inst|counter_out[23] ; simple_counter:inst|counter_out[24] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.590      ;
; 0.474 ; simple_counter:inst|counter_out[23] ; simple_counter:inst|counter_out[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.593      ;
; 0.506 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[6]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.625      ;
; 0.506 ; simple_counter:inst|counter_out[14] ; simple_counter:inst|counter_out[16] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.625      ;
; 0.507 ; simple_counter:inst|counter_out[10] ; simple_counter:inst|counter_out[12] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.626      ;
; 0.507 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[4]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.626      ;
; 0.507 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[10] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.626      ;
; 0.507 ; simple_counter:inst|counter_out[16] ; simple_counter:inst|counter_out[18] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.626      ;
; 0.507 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[8]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.626      ;
; 0.507 ; simple_counter:inst|counter_out[20] ; simple_counter:inst|counter_out[22] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.626      ;
; 0.508 ; simple_counter:inst|counter_out[18] ; simple_counter:inst|counter_out[20] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.627      ;
; 0.509 ; simple_counter:inst|counter_out[14] ; simple_counter:inst|counter_out[17] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.628      ;
; 0.509 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[7]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.628      ;
; 0.510 ; simple_counter:inst|counter_out[12] ; simple_counter:inst|counter_out[14] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 0.626      ;
; 0.510 ; simple_counter:inst|counter_out[10] ; simple_counter:inst|counter_out[13] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.629      ;
; 0.510 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[5]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.629      ;
; 0.510 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[11] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.629      ;
; 0.510 ; simple_counter:inst|counter_out[16] ; simple_counter:inst|counter_out[19] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.629      ;
; 0.510 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[9]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.629      ;
; 0.510 ; simple_counter:inst|counter_out[20] ; simple_counter:inst|counter_out[23] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.629      ;
; 0.511 ; simple_counter:inst|counter_out[18] ; simple_counter:inst|counter_out[21] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.630      ;
; 0.512 ; simple_counter:inst|counter_out[22] ; simple_counter:inst|counter_out[24] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.631      ;
; 0.513 ; simple_counter:inst|counter_out[12] ; simple_counter:inst|counter_out[15] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 0.629      ;
; 0.515 ; simple_counter:inst|counter_out[22] ; simple_counter:inst|counter_out[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.634      ;
; 0.517 ; simple_counter:inst|counter_out[24] ; simple_counter:inst|counter_out[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.636      ;
; 0.519 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[6]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.638      ;
; 0.519 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[12] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.638      ;
; 0.519 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[4]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.638      ;
; 0.519 ; simple_counter:inst|counter_out[17] ; simple_counter:inst|counter_out[20] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.638      ;
; 0.520 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[10] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.639      ;
; 0.520 ; simple_counter:inst|counter_out[15] ; simple_counter:inst|counter_out[18] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.639      ;
; 0.520 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[8]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.639      ;
; 0.520 ; simple_counter:inst|counter_out[19] ; simple_counter:inst|counter_out[22] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.639      ;
; 0.520 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[4]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.639      ;
; 0.521 ; simple_counter:inst|counter_out[13] ; simple_counter:inst|counter_out[16] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 0.637      ;
+-------+-------------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'osc_clk'                                                                                            ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------+
; 9.585  ; 9.585        ; 0.000          ; Low Pulse Width  ; osc_clk ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.585  ; 9.585        ; 0.000          ; Low Pulse Width  ; osc_clk ; Rise       ; inst2|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.618  ; 9.618        ; 0.000          ; Low Pulse Width  ; osc_clk ; Rise       ; osc_clk~input|o                                             ;
; 9.628  ; 9.628        ; 0.000          ; Low Pulse Width  ; osc_clk ; Rise       ; inst2|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; osc_clk ; Rise       ; osc_clk~input|i                                             ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; osc_clk ; Rise       ; osc_clk~input|i                                             ;
; 10.371 ; 10.371       ; 0.000          ; High Pulse Width ; osc_clk ; Rise       ; inst2|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.382 ; 10.382       ; 0.000          ; High Pulse Width ; osc_clk ; Rise       ; osc_clk~input|o                                             ;
; 10.412 ; 10.412       ; 0.000          ; High Pulse Width ; osc_clk ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.412 ; 10.412       ; 0.000          ; High Pulse Width ; osc_clk ; Rise       ; inst2|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; osc_clk ; Rise       ; osc_clk                                                     ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                         ;
+---------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                  ;
+---------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+
; 99.785  ; 100.001      ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[0]                                      ;
; 99.785  ; 100.001      ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[10]                                     ;
; 99.785  ; 100.001      ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[11]                                     ;
; 99.785  ; 100.001      ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[12]                                     ;
; 99.785  ; 100.001      ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[13]                                     ;
; 99.785  ; 100.001      ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[14]                                     ;
; 99.785  ; 100.001      ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[15]                                     ;
; 99.785  ; 100.001      ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[16]                                     ;
; 99.785  ; 100.001      ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[17]                                     ;
; 99.785  ; 100.001      ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[18]                                     ;
; 99.785  ; 100.001      ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[19]                                     ;
; 99.785  ; 100.001      ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[1]                                      ;
; 99.785  ; 100.001      ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[20]                                     ;
; 99.785  ; 100.001      ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[21]                                     ;
; 99.785  ; 100.001      ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[22]                                     ;
; 99.785  ; 100.001      ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[23]                                     ;
; 99.785  ; 100.001      ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[24]                                     ;
; 99.785  ; 100.001      ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[25]                                     ;
; 99.785  ; 100.001      ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[26]                                     ;
; 99.785  ; 100.001      ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[2]                                      ;
; 99.785  ; 100.001      ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[3]                                      ;
; 99.785  ; 100.001      ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[4]                                      ;
; 99.785  ; 100.001      ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[5]                                      ;
; 99.785  ; 100.001      ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[6]                                      ;
; 99.785  ; 100.001      ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[7]                                      ;
; 99.785  ; 100.001      ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[8]                                      ;
; 99.785  ; 100.001      ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[9]                                      ;
; 99.812  ; 99.996       ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[14]                                     ;
; 99.812  ; 99.996       ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[15]                                     ;
; 99.812  ; 99.996       ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[16]                                     ;
; 99.812  ; 99.996       ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[17]                                     ;
; 99.812  ; 99.996       ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[18]                                     ;
; 99.812  ; 99.996       ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[19]                                     ;
; 99.812  ; 99.996       ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[20]                                     ;
; 99.812  ; 99.996       ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[21]                                     ;
; 99.812  ; 99.996       ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[22]                                     ;
; 99.812  ; 99.996       ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[23]                                     ;
; 99.812  ; 99.996       ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[24]                                     ;
; 99.812  ; 99.996       ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[25]                                     ;
; 99.812  ; 99.996       ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[26]                                     ;
; 99.813  ; 99.997       ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[0]                                      ;
; 99.813  ; 99.997       ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[10]                                     ;
; 99.813  ; 99.997       ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[11]                                     ;
; 99.813  ; 99.997       ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[12]                                     ;
; 99.813  ; 99.997       ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[13]                                     ;
; 99.813  ; 99.997       ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[1]                                      ;
; 99.813  ; 99.997       ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[2]                                      ;
; 99.813  ; 99.997       ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[3]                                      ;
; 99.813  ; 99.997       ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[4]                                      ;
; 99.813  ; 99.997       ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[5]                                      ;
; 99.813  ; 99.997       ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[6]                                      ;
; 99.813  ; 99.997       ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[7]                                      ;
; 99.813  ; 99.997       ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[8]                                      ;
; 99.813  ; 99.997       ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[9]                                      ;
; 99.992  ; 99.992       ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[14]|clk                                                ;
; 99.992  ; 99.992       ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[15]|clk                                                ;
; 99.992  ; 99.992       ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[16]|clk                                                ;
; 99.992  ; 99.992       ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[17]|clk                                                ;
; 99.992  ; 99.992       ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[18]|clk                                                ;
; 99.992  ; 99.992       ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[19]|clk                                                ;
; 99.992  ; 99.992       ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[20]|clk                                                ;
; 99.992  ; 99.992       ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[21]|clk                                                ;
; 99.992  ; 99.992       ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[22]|clk                                                ;
; 99.992  ; 99.992       ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[23]|clk                                                ;
; 99.992  ; 99.992       ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[24]|clk                                                ;
; 99.992  ; 99.992       ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[25]|clk                                                ;
; 99.992  ; 99.992       ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[26]|clk                                                ;
; 99.993  ; 99.993       ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[0]|clk                                                 ;
; 99.993  ; 99.993       ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[10]|clk                                                ;
; 99.993  ; 99.993       ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[11]|clk                                                ;
; 99.993  ; 99.993       ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[12]|clk                                                ;
; 99.993  ; 99.993       ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[13]|clk                                                ;
; 99.993  ; 99.993       ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[1]|clk                                                 ;
; 99.993  ; 99.993       ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[2]|clk                                                 ;
; 99.993  ; 99.993       ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[3]|clk                                                 ;
; 99.993  ; 99.993       ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[4]|clk                                                 ;
; 99.993  ; 99.993       ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[5]|clk                                                 ;
; 99.993  ; 99.993       ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[6]|clk                                                 ;
; 99.993  ; 99.993       ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[7]|clk                                                 ;
; 99.993  ; 99.993       ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[8]|clk                                                 ;
; 99.993  ; 99.993       ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[9]|clk                                                 ;
; 99.999  ; 99.999       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 99.999  ; 99.999       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 100.001 ; 100.001      ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 100.001 ; 100.001      ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 100.007 ; 100.007      ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[0]|clk                                                 ;
; 100.007 ; 100.007      ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[10]|clk                                                ;
; 100.007 ; 100.007      ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[11]|clk                                                ;
; 100.007 ; 100.007      ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[12]|clk                                                ;
; 100.007 ; 100.007      ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[13]|clk                                                ;
; 100.007 ; 100.007      ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[14]|clk                                                ;
; 100.007 ; 100.007      ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[15]|clk                                                ;
; 100.007 ; 100.007      ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[16]|clk                                                ;
; 100.007 ; 100.007      ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[17]|clk                                                ;
; 100.007 ; 100.007      ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[18]|clk                                                ;
; 100.007 ; 100.007      ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[19]|clk                                                ;
; 100.007 ; 100.007      ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[1]|clk                                                 ;
; 100.007 ; 100.007      ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[20]|clk                                                ;
; 100.007 ; 100.007      ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[21]|clk                                                ;
; 100.007 ; 100.007      ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[22]|clk                                                ;
+---------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; led[*]    ; osc_clk    ; 2.954 ; 3.147 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  led[0]   ; osc_clk    ; 2.586 ; 2.693 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  led[1]   ; osc_clk    ; 2.278 ; 2.349 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  led[2]   ; osc_clk    ; 2.954 ; 3.147 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  led[3]   ; osc_clk    ; 2.225 ; 2.291 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; led[*]    ; osc_clk    ; 1.824 ; 1.859 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  led[0]   ; osc_clk    ; 2.252 ; 2.344 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  led[1]   ; osc_clk    ; 1.885 ; 1.927 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  led[2]   ; osc_clk    ; 2.649 ; 2.829 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  led[3]   ; osc_clk    ; 1.824 ; 1.859 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; button[0]  ; led[0]      ; 4.043 ; 4.069 ; 4.619 ; 4.657 ;
; button[0]  ; led[1]      ; 3.682 ; 3.686 ; 4.225 ; 4.248 ;
; button[0]  ; led[2]      ; 4.502 ; 4.639 ; 5.059 ; 5.208 ;
; button[0]  ; led[3]      ; 3.625 ; 3.623 ; 4.168 ; 4.185 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; button[0]  ; led[0]      ; 3.945 ; 3.966 ; 4.497 ; 4.541 ;
; button[0]  ; led[1]      ; 3.605 ; 3.608 ; 4.142 ; 4.164 ;
; button[0]  ; led[2]      ; 4.418 ; 4.552 ; 4.951 ; 5.108 ;
; button[0]  ; led[3]      ; 3.549 ; 3.546 ; 4.087 ; 4.103 ;
+------------+-------------+-------+-------+-------+-------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                             ;
+----------------------------------------------------+---------+-------+----------+---------+---------------------+
; Clock                                              ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack                                   ; 197.157 ; 0.195 ; N/A      ; N/A     ; 9.585               ;
;  inst2|altpll_component|auto_generated|pll1|clk[0] ; 197.157 ; 0.195 ; N/A      ; N/A     ; 99.748              ;
;  osc_clk                                           ; N/A     ; N/A   ; N/A      ; N/A     ; 9.585               ;
; Design-wide TNS                                    ; 0.0     ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000   ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  osc_clk                                           ; N/A     ; N/A   ; N/A      ; N/A     ; 0.000               ;
+----------------------------------------------------+---------+-------+----------+---------+---------------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; led[*]    ; osc_clk    ; 4.723 ; 4.907 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  led[0]   ; osc_clk    ; 4.291 ; 4.382 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  led[1]   ; osc_clk    ; 3.789 ; 3.867 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  led[2]   ; osc_clk    ; 4.723 ; 4.907 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  led[3]   ; osc_clk    ; 3.671 ; 3.764 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; led[*]    ; osc_clk    ; 1.824 ; 1.859 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  led[0]   ; osc_clk    ; 2.252 ; 2.344 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  led[1]   ; osc_clk    ; 1.885 ; 1.927 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  led[2]   ; osc_clk    ; 2.649 ; 2.829 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  led[3]   ; osc_clk    ; 1.824 ; 1.859 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+----------------------------------------------------------+
; Progagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; button[0]  ; led[0]      ; 6.752 ; 6.771 ; 7.165 ; 7.207 ;
; button[0]  ; led[1]      ; 6.173 ; 6.140 ; 6.573 ; 6.573 ;
; button[0]  ; led[2]      ; 7.368 ; 7.456 ; 7.778 ; 7.889 ;
; button[0]  ; led[3]      ; 6.046 ; 6.026 ; 6.447 ; 6.460 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Progagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; button[0]  ; led[0]      ; 3.945 ; 3.966 ; 4.497 ; 4.541 ;
; button[0]  ; led[1]      ; 3.605 ; 3.608 ; 4.142 ; 4.164 ;
; button[0]  ; led[2]      ; 4.418 ; 4.552 ; 4.951 ; 5.108 ;
; button[0]  ; led[3]      ; 3.549 ; 3.546 ; 4.087 ; 4.103 ;
+------------+-------------+-------+-------+-------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; led[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; button[0]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; osc_clk                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; led[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.33 V              ; -0.00317 V          ; 0.162 V                              ; 0.063 V                              ; 3.54e-09 s                  ; 3.41e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.33 V             ; -0.00317 V         ; 0.162 V                             ; 0.063 V                             ; 3.54e-09 s                 ; 3.41e-09 s                 ; Yes                       ; Yes                       ;
; led[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; led[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.68e-07 V                   ; 2.35 V              ; -0.0132 V           ; 0.2 V                                ; 0.027 V                              ; 5.26e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.68e-07 V                  ; 2.35 V             ; -0.0132 V          ; 0.2 V                               ; 0.027 V                             ; 5.26e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.36e-07 V                   ; 2.35 V              ; -0.00444 V          ; 0.18 V                               ; 0.019 V                              ; 7.23e-10 s                  ; 9.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.36e-07 V                  ; 2.35 V             ; -0.00444 V         ; 0.18 V                              ; 0.019 V                             ; 7.23e-10 s                 ; 9.82e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; led[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.64 V              ; -0.0109 V           ; 0.244 V                              ; 0.16 V                               ; 2.42e-09 s                  ; 2.37e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.64 V             ; -0.0109 V          ; 0.244 V                             ; 0.16 V                              ; 2.42e-09 s                 ; 2.37e-09 s                 ; No                        ; Yes                       ;
; led[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; led[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.72 V              ; -0.0747 V           ; 0.28 V                               ; 0.169 V                              ; 3.1e-10 s                   ; 3.01e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.72 V             ; -0.0747 V          ; 0.28 V                              ; 0.169 V                             ; 3.1e-10 s                  ; 3.01e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.53e-08 V                   ; 2.7 V               ; -0.0212 V           ; 0.204 V                              ; 0.049 V                              ; 4.85e-10 s                  ; 6.73e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.53e-08 V                  ; 2.7 V              ; -0.0212 V          ; 0.204 V                             ; 0.049 V                             ; 4.85e-10 s                 ; 6.73e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                   ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 378      ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                    ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 378      ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 4     ; 4    ;
; Unconstrained Output Ports      ; 4     ; 4    ;
; Unconstrained Output Port Paths ; 12    ; 12   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sat Jan 24 11:33:24 2015
Info: Command: quartus_sta my_first_fpga -c my_first_fpga
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'my_first_fpga.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {inst2|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 10 -duty_cycle 50.00 -name {inst2|altpll_component|auto_generated|pll1|clk[0]} {inst2|altpll_component|auto_generated|pll1|clk[0]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 197.157
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   197.157         0.000 inst2|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.362
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.362         0.000 inst2|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.825
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.825         0.000 osc_clk 
    Info (332119):    99.755         0.000 inst2|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 197.509
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   197.509         0.000 inst2|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.321
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.321         0.000 inst2|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.785
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.785         0.000 osc_clk 
    Info (332119):    99.748         0.000 inst2|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 198.375
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   198.375         0.000 inst2|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.195
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.195         0.000 inst2|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.585
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.585         0.000 osc_clk 
    Info (332119):    99.785         0.000 inst2|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 452 megabytes
    Info: Processing ended: Sat Jan 24 11:33:27 2015
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


