D. Bol, J.-D. Legat, J. Quintana, and M. Avedillo. 2006. Monostable-bistable transition logic elements: Threshold logic vs. Boolean logic comparison. In Proceedings of the 13th IEEE International Conference on Electronics, Circuits and Systems. 1049--1052.
Alessandro Cilardo, Exploring the Potential of Threshold Logic for Cryptography-Related Operations, IEEE Transactions on Computers, v.60 n.4, p.452-462, April 2011[doi>10.1109/TC.2010.116]
Manoj Kumar Goparaju , Ashok Kumar Palaniswamy , Spyros Tragoudas, A Fault Tolerance Aware Synthesis Methodology for Threshold Logic Gate Networks, Proceedings of the 2008 IEEE International Symposium on Defect and Fault Tolerance of VLSI Systems, p.176-183, October 01-03, 2008[doi>10.1109/DFT.2008.44]
Manoj Kumar Goparaju , Spyros Tragoudas, A Fault Tolerant Design Methodology for Threshold Logic Gates and Its Optimizations, Proceedings of the 8th International Symposium on Quality Electronic Design, p.420-425, March 26-28, 2007[doi>10.1109/ISQED.2007.12]
Tejaswi Gowda , Sarma Vrudhula, Decomposition based approach for synthesis of multi-level threshold logic circuits, Proceedings of the 2008 Asia and South Pacific Design Automation Conference, January 21-24, 2008, Seoul, Korea
T. Gowda , S. Vrudhula , N. Kulkarni , K. Berezowski, Identification of Threshold Functions and Synthesis of Threshold Networks, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.30 n.5, p.665-677, May 2011[doi>10.1109/TCAD.2010.2100232]
P. Gupta , N. K. Jha, An algorithm for nanopipelining of RTD-based circuits and architectures, IEEE Transactions on Nanotechnology, v.4 n.2, p.159-167, March 2005[doi>10.1109/TNANO.2004.842069]
Xiaobo Hu , S. C. Bass , R. G. Harber, Minimizing the number of delay buffers in the synchronization of pipelined systems, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.13 n.12, p.1441-1449, November 2006[doi>10.1109/43.331401]
H.-Y. Huang and T.-N. Wang. 2000. CMOS capacitor coupling logic (c3l) circuits. In Proceedings of the 2nd IEEE Asia Pacific Conference on ASICs. 33--36.
K. Kotani, T. Shibata, M. Imai, and T. Ohmi. 1995. Clocked-neuron-MOS logic circuits employing auto-threshold-adjustment. In Proceedings of the IEEE International Solid-State Circuits Conference. 320--321, 388.
K. Kotani, T. Shibata, M. Imai, and T. Ohmi. 1998. Clock-controlled neuron-MOS logic gates. IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process. 45, 4, 518--522.
Shin-ichi Minato , Giovanni De Micheli, Finding all simple disjunctive decompositions using irredundant sum-of-products forms, Proceedings of the 1998 IEEE/ACM international conference on Computer-aided design, p.111-117, November 08-12, 1998, San Jose, California, USA[doi>10.1145/288548.288586]
S. Muroga. 1972. Threshold Logic and Its Applications, John Wiley & Sons.
S. Muroga , T. Tsuboi , C. R. Baugh, Enumeration of Threshold Functions of Eight Variables, IEEE Transactions on Computers, v.19 n.9, p.818-825, September 1970[doi>10.1109/T-C.1970.223046]
Christian Pacha , Christian Burwick , Peter Glösekötter , Karl F. Goser , Uwe Auer , Andreas Brennemann , Werner Prost , Franz-J. Tegude, Threshold logic circuit design of parallel adders using resonant tunneling devices, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.8 n.5, p.558-572, Oct., 2000[doi>10.1109/92.894161]
Ashok Kumar Palaniswamy , Spyros Tragoudas, An efficient heuristic to identify threshold logic functions, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.8 n.3, p.1-17, August 2012[doi>10.1145/2287696.2287702]
Ashok kumar Palaniswamy , Manoj kumar Goparaju , Spyros Tragoudas, Scalable identification of threshold logic functions, Proceedings of the 20th symposium on Great lakes symposium on VLSI, May 16-18, 2010, Providence, Rhode Island, USA[doi>10.1145/1785481.1785545]
L. Pierce. 2011. Nanopipelined threshold synthesis using gate replication. M.S. thesis, Southern Illinois University, Carbondale.
J. Quintana and M. Avedillo. 2008. Analysis of the critical rise time in mobile-based circuits. In Proceedings of the 15th IEEE International Conference on Electronics, Circuits and Systems (ICECS). 938--941.
Rajmohan Rajaraman , D. F. Wong, Optimal clustering for delay minimization, Proceedings of the 30th international Design Automation Conference, p.309-314, June 14-18, 1993, Dallas, Texas, USA[doi>10.1145/157485.164907]
J. Subirats, J. Jerez, and L. Franco. 2008. A new decomposition algorithm for threshold synthesis and generalization of Boolean functions. IEEE Trans. Circuits Syst. I, Reg. Papers 55, 10, 3188--3196.
Sureshchander, An Algorithm for Testing Asummability of Boolean Functions, IEEE Transactions on Computers, v.23 n.2, p.188-191, February 1974[doi>10.1109/T-C.1974.223885]
L.-T. Wang, Y.-W. Chang, and K. T. Cheng, Eds. 2009. Electronic Design Automation: Synthesis, Verification, and Test. Morgan Kaufmann.
Rui Zhang , P. Gupta , Lin Zhong , N. K. Jha, Threshold network synthesis and optimization and its application to nanotechnologies, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.24 n.1, p.107-118, November 2006[doi>10.1109/TCAD.2004.839468(410) 24]
