# 6 Stage Processor
<div align="center"><img src="logo.gif" alt="logo"></div>

## Table of Contents

* [Project Description](#Project-Description)
* [Final Design](#Final-Design)
* [How to use](#How-to-use)
* [References](#References)
* [Contributors](#Contributors)

# Project Description
A 6-Stage Digital Processor that works on Harvard Architecture utilizing Full Forwarding and Branch Prediction to improve performance. An assembler was also custom designed to suit our instruction set.

# Final Design
![6StageProcessor drawio](https://github.com/mtheggi/6StageProcessor/assets/86854027/dad246e2-1cf7-4f3b-86cb-f110bb727a2d)

# How to use
1. Create a project using modelsim and add all vhdl files.
2. Compile all files.
3. Run Assembler.cpp on your desired code.
4. Copy any do file and edit the memory importing command and any intializations.
5. Run your do file and Watch your code in action.

# [References](#References)
You can find more about the project specifics in the project document and reference textbook.
- [Architecture_Project_S23_Credit_students.pdf](https://github.com/mtheggi/6StageProcessor/files/11716063/Architecture_Project_S23_Credit_students.pdf)
- Computer Organization and Design - Fifth Edition - David A. Patterson & John L. Hennessy

# Contributors
1. Mohammed Tarek AbdElmohsen
2. Mahmoud Samy
3. Ahmed Yasser
4. Mina Ashraf
