Warning (10268): Verilog HDL information at serial.v(98): always construct contains both blocking and non-blocking assignments File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/ModelSim/UsingModelSimVerilog/functional/serial.v Line: 98
