INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/tiny_riscv/peripheral/uart_controller/vivado/uart_ctrl_noFifo/uart_ctrl_noFifo.srcs/sources_1/imports/rtl/baud_tick_generator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module baud_tick_generator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/tiny_riscv/peripheral/uart_controller/vivado/uart_ctrl_noFifo/uart_ctrl_noFifo.srcs/sources_1/imports/rtl/uart_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/tiny_riscv/peripheral/uart_controller/vivado/uart_ctrl_noFifo/uart_ctrl_noFifo.srcs/sim_1/imports/testbench/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
