
## ðŸ§  What are loops?

Loops in **SystemVerilog** are used to **repeat a set of statements multiple times** â€” like doing the same thing for every array element, every clock cycle, etc.

Theyâ€™re similar to loops in C, C++, or Python.

----------

## ðŸŒ€ Types of Loops in SystemVerilog

There are **five** main types of loops:

|        Type        |               When to Use              |              Example             |
|:------------------:|:--------------------------------------:|:--------------------------------:|
| 1. for loop        | When you know how many times to repeat | for (int i = 0; i < 10; i++) ... |
| 2. foreach loop    | To loop over arrays                    | foreach (arr[i]) ...             |
| 3. while loop      | Repeat while a condition is true       | while (a < 5) ...                |
| 4. do...while loop | Execute first, then check condition    | do ... while (a < 5);            |
| 5. forever loop    | Infinite loop (used in testbenches)    | forever #10 clk = ~clk;          |



## ðŸ’¡ Letâ€™s understand each with **simple examples**

----------

### 1ï¸âƒ£ `for` loop

Used when you **know the number of iterations**.

```
module for_loop_example;
  initial begin
    int i;
    for (i = 0; i < 5; i++) begin
      $display("Value of i = %0d", i);
    end
  end
endmodule
``` 

ðŸ—’ï¸ Output:

```
Value of  i  =  0 
Value of  i  =  1 
Value of  i  =  2 
Value of  i  =  3 
Value of  i  =  4
```

----------

### 2ï¸âƒ£ `foreach` loop (â­ SystemVerilog special)

Used **only with arrays** â€” automatically loops through all indexes.

```
module foreach_example;
  int arr[5] = '{10, 20, 30, 40, 50};
  initial begin
    foreach (arr[i]) begin
      $display("arr[%0d] = %0d", i, arr[i]);
    end
  end
endmodule
``` 

ðŸŸ© No need to specify index bounds manually â€” SystemVerilog does it!

----------

### 3ï¸âƒ£ `while` loop

Used when you **donâ€™t know** how many times itâ€™ll repeat.

```
module while_example;
  initial begin
    int a = 0;
    while (a < 3) begin
      $display("a = %0d", a);
      a++;
    end
  end
endmodule
``` 

----------

### 4ï¸âƒ£ `do...while` loop

Runs **at least once**, then checks the condition.

```
module do_while_example;
  initial begin
    int b = 0;
    do begin
      $display("b = %0d", b);
      b++;
    end while (b < 3);
  end
endmodule
``` 

----------

### 5ï¸âƒ£ `forever` loop

Runs infinitely â€” mainly used for **clock generation** in testbenches.

```
module forever_example;
  bit clk = 0;
  initial begin
    forever #5 clk = ~clk; // toggle clk every 5 time units
  end
endmodule
``` 

----------
