#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Sat Oct  5 20:12:45 2024
# Process ID: 29751
# Current directory: /media/share/Alchitry/alu/build/vivado/alu.runs/synth_1
# Command line: vivado -log alchitry_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source alchitry_top.tcl
# Log file: /media/share/Alchitry/alu/build/vivado/alu.runs/synth_1/alchitry_top.vds
# Journal file: /media/share/Alchitry/alu/build/vivado/alu.runs/synth_1/vivado.jou
# Running On: debian, OS: Linux, CPU Frequency: , CPU Physical cores: 1, Host memory: 8328 MB
#-----------------------------------------------------------
source alchitry_top.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1870.148 ; gain = 29.992 ; free physical = 212 ; free virtual = 11692
Command: synth_design -top alchitry_top -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 29758
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2646.789 ; gain = 404.203 ; free physical = 83 ; free virtual = 10591
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'alchitry_top' [/media/share/Alchitry/alu/build/vivado/alu.srcs/sources_1/imports/source/alchitry_top.sv:6]
INFO: [Synth 8-6157] synthesizing module 'reset_conditioner' [/media/share/Alchitry/alu/build/vivado/alu.srcs/sources_1/imports/source/reset_conditioner.sv:6]
	Parameter STAGES bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'reset_conditioner' (0#1) [/media/share/Alchitry/alu/build/vivado/alu.srcs/sources_1/imports/source/reset_conditioner.sv:6]
INFO: [Synth 8-6157] synthesizing module 'alu_manual_tester' [/media/share/Alchitry/alu/build/vivado/alu.srcs/sources_1/imports/source/alu_manual_tester.sv:6]
	Parameter CLK_FREQ bound to: 24'b100110001001011010000000 
INFO: [Synth 8-6157] synthesizing module 'alu' [/media/share/Alchitry/alu/build/vivado/alu.srcs/sources_1/imports/source/alu.sv:6]
INFO: [Synth 8-6157] synthesizing module 'adder' [/media/share/Alchitry/alu/build/vivado/alu.srcs/sources_1/imports/source/adder.sv:6]
	Parameter SIZE bound to: 6'b100000 
INFO: [Synth 8-6157] synthesizing module 'rca' [/media/share/Alchitry/alu/build/vivado/alu.srcs/sources_1/imports/source/rca.sv:6]
	Parameter SIZE bound to: 6'b100000 
INFO: [Synth 8-6157] synthesizing module 'fa' [/media/share/Alchitry/alu/build/vivado/alu.srcs/sources_1/imports/source/fa.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'fa' (0#1) [/media/share/Alchitry/alu/build/vivado/alu.srcs/sources_1/imports/source/fa.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'rca' (0#1) [/media/share/Alchitry/alu/build/vivado/alu.srcs/sources_1/imports/source/rca.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'adder' (0#1) [/media/share/Alchitry/alu/build/vivado/alu.srcs/sources_1/imports/source/adder.sv:6]
INFO: [Synth 8-6157] synthesizing module 'boolean' [/media/share/Alchitry/alu/build/vivado/alu.srcs/sources_1/imports/source/boolean.sv:6]
	Parameter SIZE bound to: 6'b100000 
INFO: [Synth 8-6157] synthesizing module 'mux4' [/media/share/Alchitry/alu/build/vivado/alu.srcs/sources_1/imports/source/mux4.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'mux4' (0#1) [/media/share/Alchitry/alu/build/vivado/alu.srcs/sources_1/imports/source/mux4.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'boolean' (0#1) [/media/share/Alchitry/alu/build/vivado/alu.srcs/sources_1/imports/source/boolean.sv:6]
INFO: [Synth 8-6157] synthesizing module 'shifter' [/media/share/Alchitry/alu/build/vivado/alu.srcs/sources_1/imports/source/shifter.sv:6]
INFO: [Synth 8-6157] synthesizing module 'mux2' [/media/share/Alchitry/alu/build/vivado/alu.srcs/sources_1/imports/source/mux2.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'mux2' (0#1) [/media/share/Alchitry/alu/build/vivado/alu.srcs/sources_1/imports/source/mux2.sv:6]
INFO: [Synth 8-6157] synthesizing module 'left_shifter' [/media/share/Alchitry/alu/build/vivado/alu.srcs/sources_1/imports/source/left_shifter.sv:6]
INFO: [Synth 8-6157] synthesizing module 'x_bit_left_shifter' [/media/share/Alchitry/alu/build/vivado/alu.srcs/sources_1/imports/source/x_bit_left_shifter.sv:6]
	Parameter SHIFT bound to: 5'b10000 
	Parameter SIZE bound to: 6'b100000 
INFO: [Synth 8-6155] done synthesizing module 'x_bit_left_shifter' (0#1) [/media/share/Alchitry/alu/build/vivado/alu.srcs/sources_1/imports/source/x_bit_left_shifter.sv:6]
INFO: [Synth 8-6157] synthesizing module 'x_bit_left_shifter__parameterized0' [/media/share/Alchitry/alu/build/vivado/alu.srcs/sources_1/imports/source/x_bit_left_shifter.sv:6]
	Parameter SHIFT bound to: 4'b1000 
	Parameter SIZE bound to: 6'b100000 
INFO: [Synth 8-6155] done synthesizing module 'x_bit_left_shifter__parameterized0' (0#1) [/media/share/Alchitry/alu/build/vivado/alu.srcs/sources_1/imports/source/x_bit_left_shifter.sv:6]
INFO: [Synth 8-6157] synthesizing module 'x_bit_left_shifter__parameterized1' [/media/share/Alchitry/alu/build/vivado/alu.srcs/sources_1/imports/source/x_bit_left_shifter.sv:6]
	Parameter SHIFT bound to: 3'b100 
	Parameter SIZE bound to: 6'b100000 
INFO: [Synth 8-6155] done synthesizing module 'x_bit_left_shifter__parameterized1' (0#1) [/media/share/Alchitry/alu/build/vivado/alu.srcs/sources_1/imports/source/x_bit_left_shifter.sv:6]
INFO: [Synth 8-6157] synthesizing module 'x_bit_left_shifter__parameterized2' [/media/share/Alchitry/alu/build/vivado/alu.srcs/sources_1/imports/source/x_bit_left_shifter.sv:6]
	Parameter SHIFT bound to: 2'b10 
	Parameter SIZE bound to: 6'b100000 
INFO: [Synth 8-6155] done synthesizing module 'x_bit_left_shifter__parameterized2' (0#1) [/media/share/Alchitry/alu/build/vivado/alu.srcs/sources_1/imports/source/x_bit_left_shifter.sv:6]
INFO: [Synth 8-6157] synthesizing module 'x_bit_left_shifter__parameterized3' [/media/share/Alchitry/alu/build/vivado/alu.srcs/sources_1/imports/source/x_bit_left_shifter.sv:6]
	Parameter SHIFT bound to: 1'b1 
	Parameter SIZE bound to: 6'b100000 
INFO: [Synth 8-6155] done synthesizing module 'x_bit_left_shifter__parameterized3' (0#1) [/media/share/Alchitry/alu/build/vivado/alu.srcs/sources_1/imports/source/x_bit_left_shifter.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'left_shifter' (0#1) [/media/share/Alchitry/alu/build/vivado/alu.srcs/sources_1/imports/source/left_shifter.sv:6]
INFO: [Synth 8-6157] synthesizing module 'bit_reverse' [/media/share/Alchitry/alu/build/vivado/alu.srcs/sources_1/imports/source/bit_reverse.sv:6]
	Parameter SIZE bound to: 6'b100000 
INFO: [Synth 8-6155] done synthesizing module 'bit_reverse' (0#1) [/media/share/Alchitry/alu/build/vivado/alu.srcs/sources_1/imports/source/bit_reverse.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'shifter' (0#1) [/media/share/Alchitry/alu/build/vivado/alu.srcs/sources_1/imports/source/shifter.sv:6]
INFO: [Synth 8-6157] synthesizing module 'compare' [/media/share/Alchitry/alu/build/vivado/alu.srcs/sources_1/imports/source/compare.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'compare' (0#1) [/media/share/Alchitry/alu/build/vivado/alu.srcs/sources_1/imports/source/compare.sv:6]
INFO: [Synth 8-6157] synthesizing module 'multiplier' [/media/share/Alchitry/alu/build/vivado/alu.srcs/sources_1/imports/source/multiplier.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'multiplier' (0#1) [/media/share/Alchitry/alu/build/vivado/alu.srcs/sources_1/imports/source/multiplier.sv:6]
INFO: [Synth 8-226] default block is never used [/media/share/Alchitry/alu/build/vivado/alu.srcs/sources_1/imports/source/alu.sv:116]
INFO: [Synth 8-6155] done synthesizing module 'alu' (0#1) [/media/share/Alchitry/alu/build/vivado/alu.srcs/sources_1/imports/source/alu.sv:6]
INFO: [Synth 8-6157] synthesizing module 'button_conditioner' [/media/share/Alchitry/alu/build/vivado/alu.srcs/sources_1/imports/source/button_conditioner.sv:6]
	Parameter CLK_FREQ bound to: 24'b100110001001011010000000 
	Parameter MIN_DELAY bound to: 5'b10100 
	Parameter NUM_SYNC bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'pipeline' [/media/share/Alchitry/alu/build/vivado/alu.srcs/sources_1/imports/source/pipeline.sv:6]
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'pipeline' (0#1) [/media/share/Alchitry/alu/build/vivado/alu.srcs/sources_1/imports/source/pipeline.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'button_conditioner' (0#1) [/media/share/Alchitry/alu/build/vivado/alu.srcs/sources_1/imports/source/button_conditioner.sv:6]
INFO: [Synth 8-6157] synthesizing module 'edge_detector' [/media/share/Alchitry/alu/build/vivado/alu.srcs/sources_1/imports/source/edge_detector.sv:6]
	Parameter RISE bound to: 1'b1 
	Parameter FALL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'edge_detector' (0#1) [/media/share/Alchitry/alu/build/vivado/alu.srcs/sources_1/imports/source/edge_detector.sv:6]
INFO: [Synth 8-6157] synthesizing module 'seven_seg_alu' [/media/share/Alchitry/alu/build/vivado/alu.srcs/sources_1/imports/source/seven_seg_alu.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'seven_seg_alu' (0#1) [/media/share/Alchitry/alu/build/vivado/alu.srcs/sources_1/imports/source/seven_seg_alu.sv:6]
INFO: [Synth 8-155] case statement is not full and has no default [/media/share/Alchitry/alu/build/vivado/alu.srcs/sources_1/imports/source/alu_manual_tester.sv:104]
INFO: [Synth 8-6155] done synthesizing module 'alu_manual_tester' (0#1) [/media/share/Alchitry/alu/build/vivado/alu.srcs/sources_1/imports/source/alu_manual_tester.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'alchitry_top' (0#1) [/media/share/Alchitry/alu/build/vivado/alu.srcs/sources_1/imports/source/alchitry_top.sv:6]
WARNING: [Synth 8-3917] design alchitry_top has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port led[2] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port led[1] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port led[0] driven by constant 0
WARNING: [Synth 8-7129] Port alufn_signal[5] in module compare is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn_signal[4] in module compare is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn_signal[3] in module compare is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn_signal[0] in module compare is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn_signal[5] in module shifter is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn_signal[4] in module shifter is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn_signal[3] in module shifter is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn_signal[2] in module shifter is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn_signal[5] in module boolean is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn_signal[4] in module boolean is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn_signal[5] in module adder is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn_signal[4] in module adder is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn_signal[3] in module adder is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn_signal[2] in module adder is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn_signal[1] in module adder is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_button[4] in module alu_manual_tester is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[23] in module alu_manual_tester is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[22] in module alu_manual_tester is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2739.773 ; gain = 497.188 ; free physical = 77 ; free virtual = 10472
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2757.793 ; gain = 515.207 ; free physical = 77 ; free virtual = 10471
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2757.793 ; gain = 515.207 ; free physical = 77 ; free virtual = 10471
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2758.492 ; gain = 0.066 ; free physical = 73 ; free virtual = 10468
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/media/share/Alchitry/alu/build/constraint/alchitry.xdc]
Finished Parsing XDC File [/media/share/Alchitry/alu/build/constraint/alchitry.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/media/share/Alchitry/alu/build/constraint/alchitry.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/alchitry_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/alchitry_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/media/share/Alchitry/alu/build/constraint/au_props.xdc]
Finished Parsing XDC File [/media/share/Alchitry/alu/build/constraint/au_props.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2903.879 ; gain = 0.000 ; free physical = 76 ; free virtual = 10441
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2906.105 ; gain = 0.000 ; free physical = 91 ; free virtual = 10438
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2906.105 ; gain = 663.520 ; free physical = 74 ; free virtual = 10408
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2906.105 ; gain = 663.520 ; free physical = 74 ; free virtual = 10408
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2906.105 ; gain = 663.520 ; free physical = 74 ; free virtual = 10408
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'D_state_q_reg' in module 'alu_manual_tester'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE3 |                            00001 |                              100
                  iSTATE |                            00010 |                              000
                 iSTATE0 |                            00100 |                              001
                 iSTATE1 |                            01000 |                              010
                 iSTATE2 |                            10000 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'D_state_q_reg' using encoding 'one-hot' in module 'alu_manual_tester'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2906.105 ; gain = 663.520 ; free physical = 80 ; free virtual = 10413
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input    1 Bit       Adders := 528   
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 528   
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 1     
	   4 Input   32 Bit        Muxes := 1     
	   2 Input   24 Bit        Muxes := 2     
	   5 Input   19 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 1     
	   6 Input    7 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 1     
	   5 Input    2 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 33    
	   2 Input    1 Bit        Muxes := 224   
	   5 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design alchitry_top has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port led[2] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port led[1] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port led[0] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port io_led[21] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port io_led[20] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port io_led[19] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port io_segment[7] driven by constant 1
WARNING: [Synth 8-3917] design alchitry_top has port io_select[3] driven by constant 1
WARNING: [Synth 8-3917] design alchitry_top has port io_select[2] driven by constant 1
WARNING: [Synth 8-3917] design alchitry_top has port io_select[1] driven by constant 1
WARNING: [Synth 8-3917] design alchitry_top has port io_select[0] driven by constant 0
WARNING: [Synth 8-7129] Port io_button[4] in module alchitry_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[23] in module alchitry_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[22] in module alchitry_top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2906.105 ; gain = 663.520 ; free physical = 88 ; free virtual = 10378
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 2933.793 ; gain = 691.207 ; free physical = 79 ; free virtual = 10304
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 2934.086 ; gain = 691.500 ; free physical = 84 ; free virtual = 10301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 2934.289 ; gain = 691.703 ; free physical = 83 ; free virtual = 10299
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 2934.434 ; gain = 691.848 ; free physical = 86 ; free virtual = 10307
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 2934.445 ; gain = 691.859 ; free physical = 86 ; free virtual = 10307
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 2934.504 ; gain = 691.918 ; free physical = 86 ; free virtual = 10307
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 2934.516 ; gain = 691.930 ; free physical = 86 ; free virtual = 10307
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 2934.539 ; gain = 691.953 ; free physical = 86 ; free virtual = 10307
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 2934.539 ; gain = 691.953 ; free physical = 86 ; free virtual = 10307
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     4|
|3     |LUT1   |     4|
|4     |LUT2   |   105|
|5     |LUT3   |    15|
|6     |LUT4   |    44|
|7     |LUT5   |    56|
|8     |LUT6   |   291|
|9     |FDRE   |    79|
|10    |FDSE   |     6|
|11    |IBUF   |    29|
|12    |OBUF   |    45|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 2934.570 ; gain = 691.984 ; free physical = 85 ; free virtual = 10307
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 20 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 2934.609 ; gain = 543.711 ; free physical = 85 ; free virtual = 10306
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 2934.621 ; gain = 692.027 ; free physical = 85 ; free virtual = 10306
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2934.730 ; gain = 0.004 ; free physical = 91 ; free virtual = 10306
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2967.938 ; gain = 0.000 ; free physical = 562 ; free virtual = 10777
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 8f3523d9
INFO: [Common 17-83] Releasing license: Synthesis
67 Infos, 46 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:41 . Memory (MB): peak = 2967.938 ; gain = 1097.523 ; free physical = 556 ; free virtual = 10772
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2317.719; main = 1838.655; forked = 479.263
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4371.277; main = 2934.047; forked = 1437.676
Write ShapeDB Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2967.938 ; gain = 0.000 ; free physical = 555 ; free virtual = 10771
INFO: [Common 17-1381] The checkpoint '/media/share/Alchitry/alu/build/vivado/alu.runs/synth_1/alchitry_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file alchitry_top_utilization_synth.rpt -pb alchitry_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Oct  5 20:13:35 2024...
