INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/EX_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/PCSE.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCSE
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/Lab4/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/Lab4/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/Lab4/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron/OneDrive/Desktop/Lab4/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/Lab4/extend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/id_EX.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_EX
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/idecode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module idecode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/iexecute.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iexecute
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/if_id.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/ifetch.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifetch
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/imemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imemory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/iwriteback.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iwriteback
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/Lab4/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/mem_WB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_WB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/Lab4/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/pipeline.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
