INFO: [VRFC 10-2263] Analyzing Verilog file "E:/12_Zynq_mini/11_UART_IP/UART_IP/UART_IP.srcs/sources_1/imports/src/Axi_Slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Axi_Slave
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/12_Zynq_mini/11_UART_IP/UART_IP/UART_IP.srcs/sources_1/new/UART.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART
WARNING: [VRFC 10-3380] identifier 'rx_negedge' is used before its declaration [E:/12_Zynq_mini/11_UART_IP/UART_IP/UART_IP.srcs/sources_1/new/UART.v:172]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/12_Zynq_mini/11_UART_IP/UART_IP/UART_IP.srcs/sim_1/imports/UART_IP.srcs/Axi_Slave_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Axi_Slave_TB
WARNING: [VRFC 10-8497] literal value 'h0x0C truncated to fit in 4 bits [E:/12_Zynq_mini/11_UART_IP/UART_IP/UART_IP.srcs/sim_1/imports/UART_IP.srcs/Axi_Slave_TB.v:109]
WARNING: [VRFC 10-8497] literal value 'h0x00000000 truncated to fit in 32 bits [E:/12_Zynq_mini/11_UART_IP/UART_IP/UART_IP.srcs/sim_1/imports/UART_IP.srcs/Axi_Slave_TB.v:110]
WARNING: [VRFC 10-8497] literal value 'h0x0 truncated to fit in 4 bits [E:/12_Zynq_mini/11_UART_IP/UART_IP/UART_IP.srcs/sim_1/imports/UART_IP.srcs/Axi_Slave_TB.v:169]
