5 a 1 * 0
8 /home/ultrav3/trevorw/covered/diags/verilog -t main -vcd delay1.vcd -o delay1.cdd -v delay1.v
3 0 $root $root NA 0 0 1
3 0 main main delay1.v 1 28 1
2 1 6 2d002d 1 0 20004 0 0 32 64 0 0 0 0 0 0 0 0
2 2 6 2b002e 1 23 18 0 1 c
2 3 6 260026 1 0 20008 0 0 32 64 1 0 0 0 0 0 0 0
2 4 6 240027 1 23 14 0 3 c
2 5 6 24002e 1 8 200b4 2 4 2 2 230a
2 6 6 1f001f 0 1 400 0 0 a
2 7 6 1f002e 1 38 6026 5 6
2 8 6 160016 1 0 20008 0 0 32 64 44 0 0 0 0 0 0 0
2 9 6 14001d 2 2c 12000a 8 0 32 2 aa aa aa aa aa aa aa aa
2 10 6 110011 2 1 c 0 0 b
2 11 6 9000f 0 2a 20000 0 0 1 2 2
2 12 6 90011 4 27 2100a 10 11 1 2 2
2 13 21 50009 1 0 20004 0 0 2 4 0
2 14 21 10001 0 1 400 0 0 c
2 15 21 10009 1 37 1006 13 14
2 16 22 20003 1 0 20008 0 0 32 64 50 0 0 0 0 0 0 0
2 17 22 10003 3 2c 12000a 16 0 32 2 aa aa aa aa aa aa aa aa
2 18 23 c0010 1 0 20008 0 0 2 4 1
2 19 23 80008 0 1 400 0 0 c
2 20 23 80010 1 37 a 18 19
2 21 24 90009 1 0 20008 0 0 32 64 11 0 0 0 0 0 0 0
2 22 24 80009 3 2c 12000a 21 0 32 2 aa aa aa aa aa aa aa aa
2 23 25 50009 1 0 20008 0 0 2 4 4
2 24 25 10001 0 1 400 0 0 c
2 25 25 10009 1 37 a 23 24
1 b 3 3000a 1 0 0 0 1 1 102
1 a 4 3000a 1 0 1 0 2 1 a
1 c 4 83000d 1 0 1 0 2 1 130a
4 7 12 12
4 9 7 0
4 12 9 0
4 25 0 0
4 22 25 0
4 20 22 22
4 17 20 0
4 15 17 17
