--- # ALPS Formula File version WW07.1 2013

 # R : R * C Residency
 # C : R * C Cdyn weight

CrClocks: R
FPS: R
GT_BW_GBPS : R
GT_RD_BW_GBPS : R
GT_WR_BW_GBPS : R
GT_PTL_WR_BW_GBPS : R
GT_RCZ_RD_BW_GBPS : R
GT_RCZ_WR_BW_GBPS : R
GT_HIZ_RD_BW_GBPS : R
GT_HIZ_WR_BW_GBPS : R
GT_STC_RD_BW_GBPS : R
GT_STC_WR_BW_GBPS : R
GT_RCC_RD_BW_GBPS : R
GT_RCC_WR_BW_GBPS : R
GT_MT_RD_BW_GBPS : R
GT_VERTEX_RD_BW_GBPS : R
GT_DC_RD_BW_GBPS : R
GT_DC_WR_BW_GBPS : R
GT_CS_RD_BW_GBPS : R
GT_CS_WR_BW_GBPS : R
GT_GAM_RD_BW_GBPS : R
GT_OTHER_RD_BW_GBPS : R
GT_OTHER_WR_BW_GBPS : R
LLC_LOOKUP_BW_GBPS : R
LLC_HIT_BW_GBPS : R
LLC_MISS_BW_GBPS : R
LLC_RD_LOOKUP_BW_GBPS : R
LLC_RD_HIT_BW_GBPS : R
LLC_RD_MISS_BW_GBPS : R
LLC_UC_RD_LOOKUP_BW_GBPS : R
LLC_UC_RD_MISS_BW_GBPS : R
LLC_LOAD_LOOKUP_BW_GBPS : R
LLC_LOAD_HIT_BW_GBPS : R
LLC_LOAD_MISS_BW_GBPS : R
LLC_DLOAD_LOOKUP_BW_GBPS : R
LLC_DLOAD_HIT_BW_GBPS : R
LLC_DLOAD_MISS_BW_GBPS : R
LLC_C_WR_LOOKUP_BW_GBPS : R
LLC_C_WR_HIT_BW_GBPS : R
LLC_C_WR_MISS_BW_GBPS : R
LLC_UC_WR_LOOKUP_BW_GBPS : R
LLC_UC_WR_MISS_BW_GBPS : R
DRAM_RD_BW_GBPS : R
DRAM_WR_BW_GBPS : R
DRAM_BW_GBPS : R


EU:
  TC:
    PS0_TC: R * C
    PS1_TC: R * C
    PS2_TC_1Dispatch: R * C
    PS2_TC_2Dispatch: R * C
    PS2_TC_3Dispatch: R * C
    PS2_TC_4Dispatch: R * C

  GRF:
     PS2_GRF_READ: R * C
     PS2_GRF_WRITE: R * C
     PS2_GRF_SEND_PATH: R * C

  Accumulator:
     PS2_Accumulator_READ: R * C
     PS2_Accumulator_WRITE: R * C

  FPU0:
     PS0_EU_FPU0: R * C
     PS1_EU_FPU0: R * C
     PS2_EU_FPU0:
      FPU0_mad_fp16: R[PS2_EU_FPU0] * R * LINEST[C,R[FPU0_toggle_rate]]
      FPU0_mul_fp16: R[PS2_EU_FPU0] * R * LINEST[C,R[FPU0_toggle_rate]]
      FPU0_add_fp16: R[PS2_EU_FPU0] * R * LINEST[C,R[FPU0_toggle_rate]]
      FPU0_mov_fp16: R[PS2_EU_FPU0] * R * LINEST[C,R[FPU0_toggle_rate]]
      FPU0_sel_fp16: R[PS2_EU_FPU0] * R * LINEST[C,R[FPU0_toggle_rate]]
      FPU0_mac_fp16: R[PS2_EU_FPU0] * R * LINEST[C,R[FPU0_toggle_rate]]
      FPU0_sad_fp16: R[PS2_EU_FPU0] * R * LINEST[C,R[FPU0_toggle_rate]]
      FPU0_pln_fp32: R[PS2_EU_FPU0] * R * LINEST[C,R[FPU0_toggle_rate]]
      FPU0_mad_fp32: R[PS2_EU_FPU0] * R * LINEST[C,R[FPU0_toggle_rate]]
      FPU0_mul_fp32: R[PS2_EU_FPU0] * R * LINEST[C,R[FPU0_toggle_rate]]
      FPU0_add_fp32: R[PS2_EU_FPU0] * R * LINEST[C,R[FPU0_toggle_rate]]
      FPU0_mov_fp32: R[PS2_EU_FPU0] * R * LINEST[C,R[FPU0_toggle_rate]]
      FPU0_sel_fp32: R[PS2_EU_FPU0] * R * LINEST[C,R[FPU0_toggle_rate]]
      FPU0_mac_fp32: R[PS2_EU_FPU0] * R * LINEST[C,R[FPU0_toggle_rate]]
      FPU0_sad_fp32: R[PS2_EU_FPU0] * R * LINEST[C,R[FPU0_toggle_rate]]
      FPU0_mad_fp64: R[PS2_EU_FPU0] * R * LINEST[C,R[FPU0_toggle_rate]]
      FPU0_mul_fp64: R[PS2_EU_FPU0] * R * LINEST[C,R[FPU0_toggle_rate]]
      FPU0_add_fp64: R[PS2_EU_FPU0] * R * LINEST[C,R[FPU0_toggle_rate]]
      FPU0_mov_fp64: R[PS2_EU_FPU0] * R * LINEST[C,R[FPU0_toggle_rate]]
      FPU0_sel_fp64: R[PS2_EU_FPU0] * R * LINEST[C,R[FPU0_toggle_rate]]
      FPU0_mac_fp64: R[PS2_EU_FPU0] * R * LINEST[C,R[FPU0_toggle_rate]]
      FPU0_sad_fp64: R[PS2_EU_FPU0] * R * LINEST[C,R[FPU0_toggle_rate]]
      FPU0_mad_int16: R[PS2_EU_FPU0] * R * LINEST[C,R[FPU0_toggle_rate]]
      FPU0_mul_int16: R[PS2_EU_FPU0] * R * LINEST[C,R[FPU0_toggle_rate]]
      FPU0_add_int16: R[PS2_EU_FPU0] * R * LINEST[C,R[FPU0_toggle_rate]]
      FPU0_mov_int16: R[PS2_EU_FPU0] * R * LINEST[C,R[FPU0_toggle_rate]]
      FPU0_sel_int16: R[PS2_EU_FPU0] * R * LINEST[C,R[FPU0_toggle_rate]]
      FPU0_mac_int16: R[PS2_EU_FPU0] * R * LINEST[C,R[FPU0_toggle_rate]]
      FPU0_sad_int16: R[PS2_EU_FPU0] * R * LINEST[C,R[FPU0_toggle_rate]]
      FPU0_mad_int32: R[PS2_EU_FPU0] * R * LINEST[C,R[FPU0_toggle_rate]]
      FPU0_mul_int32: R[PS2_EU_FPU0] * R * LINEST[C,R[FPU0_toggle_rate]]
      FPU0_add_int32: R[PS2_EU_FPU0] * R * LINEST[C,R[FPU0_toggle_rate]]
      FPU0_mov_int32: R[PS2_EU_FPU0] * R * LINEST[C,R[FPU0_toggle_rate]]
      FPU0_sel_int32: R[PS2_EU_FPU0] * R * LINEST[C,R[FPU0_toggle_rate]]
      FPU0_mac_int32: R[PS2_EU_FPU0] * R * LINEST[C,R[FPU0_toggle_rate]]
      FPU0_sad_int32: R[PS2_EU_FPU0] * R * LINEST[C,R[FPU0_toggle_rate]]
      FPU0_mad_int64: R[PS2_EU_FPU0] * R * LINEST[C,R[FPU0_toggle_rate]]
      FPU0_mul_int64: R[PS2_EU_FPU0] * R * LINEST[C,R[FPU0_toggle_rate]]
      FPU0_add_int64: R[PS2_EU_FPU0] * R * LINEST[C,R[FPU0_toggle_rate]]
      FPU0_mov_int64: R[PS2_EU_FPU0] * R * LINEST[C,R[FPU0_toggle_rate]]
      FPU0_sel_int64: R[PS2_EU_FPU0] * R * LINEST[C,R[FPU0_toggle_rate]]
      FPU0_mac_int64: R[PS2_EU_FPU0] * R * LINEST[C,R[FPU0_toggle_rate]]
      FPU0_sad_int64: R[PS2_EU_FPU0] * R * LINEST[C,R[FPU0_toggle_rate]]
      FPU0_pln_floatbypass: R[PS2_EU_FPU0] * R * LINEST[C,R[FPU0_toggle_rate]]
      FPU0_mad_floatbypass: R[PS2_EU_FPU0] * R * LINEST[C,R[FPU0_toggle_rate]]
      FPU0_mad_add_fp64bypass: R[PS2_EU_FPU0] * R * LINEST[C,R[FPU0_toggle_rate]]
      FPU0_mul_floatbypass: R[PS2_EU_FPU0] * R * LINEST[C,R[FPU0_toggle_rate]]
      FPU0_add_floatbypass: R[PS2_EU_FPU0] * R * LINEST[C,R[FPU0_toggle_rate]]
      FPU0_mac_floatbypass: R[PS2_EU_FPU0] * R * LINEST[C,R[FPU0_toggle_rate]]
      FPU0_sad_floatbypass: R[PS2_EU_FPU0] * R * LINEST[C,R[FPU0_toggle_rate]]
      FPU0_mov_floatbypass: R[PS2_EU_FPU0] * R * LINEST[C,R[FPU0_toggle_rate]]
      FPU0_sel_floatbypass: R[PS2_EU_FPU0] * R * LINEST[C,R[FPU0_toggle_rate]]
      FPU0_mad_intbypass: R[PS2_EU_FPU0] * R * LINEST[C,R[FPU0_toggle_rate]]
      FPU0_mul_intbypass: R[PS2_EU_FPU0] * R * LINEST[C,R[FPU0_toggle_rate]]
      FPU0_add_intbypass: R[PS2_EU_FPU0] * R * LINEST[C,R[FPU0_toggle_rate]]
      FPU0_pln_intbypass: R[PS2_EU_FPU0] * R * LINEST[C,R[FPU0_toggle_rate]]
      FPU0_mac_intbypass: R[PS2_EU_FPU0] * R * LINEST[C,R[FPU0_toggle_rate]]
      FPU0_sad_intbypass: R[PS2_EU_FPU0] * R * LINEST[C,R[FPU0_toggle_rate]]
      FPU0_mov_intbypass: R[PS2_EU_FPU0] * R * LINEST[C,R[FPU0_toggle_rate]]
      FPU0_sel_intbypass: R[PS2_EU_FPU0] * R * LINEST[C,R[FPU0_toggle_rate]]
      FPU0_DP4A_exec: R[PS2_EU_FPU0] * R * C 
      FPU0_DP4A_bypass: R[PS2_EU_FPU0] * R * C 
      FPU0_mad_mul_sw: R * C 
      FPU0_mad_add_sw: R * C 
      FPU0_dtype_sw: R * C 
      FPU0_raw_mov: R[PS2_EU_FPU0] * R * C 
  
  FPU1:
    PS0_EU_FPU1: R * C
    PS1_EU_FPU1: R * C
    PS2_EU_FPU1:
      FPU1_mad_fp16: R[PS2_EU_FPU1] * R * LINEST[C,R[FPU1_toggle_rate]]
      FPU1_mul_fp16: R[PS2_EU_FPU1] * R * LINEST[C,R[FPU1_toggle_rate]]
      FPU1_add_fp16: R[PS2_EU_FPU1] * R * LINEST[C,R[FPU1_toggle_rate]]
      FPU1_mov_fp16: R[PS2_EU_FPU1] * R * LINEST[C,R[FPU1_toggle_rate]]
      FPU1_sel_fp16: R[PS2_EU_FPU1] * R * LINEST[C,R[FPU1_toggle_rate]]
      FPU1_mac_fp16: R[PS2_EU_FPU1] * R * LINEST[C,R[FPU1_toggle_rate]]
      FPU1_sad_fp16: R[PS2_EU_FPU1] * R * LINEST[C,R[FPU1_toggle_rate]]
      FPU1_pln_fp32: R[PS2_EU_FPU1] * R * LINEST[C,R[FPU1_toggle_rate]]
      FPU1_mad_fp32: R[PS2_EU_FPU1] * R * LINEST[C,R[FPU1_toggle_rate]]
      FPU1_mul_fp32: R[PS2_EU_FPU1] * R * LINEST[C,R[FPU1_toggle_rate]]
      FPU1_add_fp32: R[PS2_EU_FPU1] * R * LINEST[C,R[FPU1_toggle_rate]]
      FPU1_mov_fp32: R[PS2_EU_FPU1] * R * LINEST[C,R[FPU1_toggle_rate]]
      FPU1_sel_fp32: R[PS2_EU_FPU1] * R * LINEST[C,R[FPU1_toggle_rate]]
      FPU1_mac_fp32: R[PS2_EU_FPU1] * R * LINEST[C,R[FPU1_toggle_rate]]
      FPU1_sad_fp32: R[PS2_EU_FPU1] * R * LINEST[C,R[FPU1_toggle_rate]]
      FPU1_mad_fp64: R[PS2_EU_FPU1] * R * LINEST[C,R[FPU1_toggle_rate]]
      FPU1_mul_fp64: R[PS2_EU_FPU1] * R * LINEST[C,R[FPU1_toggle_rate]]
      FPU1_add_fp64: R[PS2_EU_FPU1] * R * LINEST[C,R[FPU1_toggle_rate]]
      FPU1_mov_fp64: R[PS2_EU_FPU1] * R * LINEST[C,R[FPU1_toggle_rate]]
      FPU1_sel_fp64: R[PS2_EU_FPU1] * R * LINEST[C,R[FPU1_toggle_rate]]
      FPU1_mac_fp64: R[PS2_EU_FPU1] * R * LINEST[C,R[FPU1_toggle_rate]]
      FPU1_sad_fp64: R[PS2_EU_FPU1] * R * LINEST[C,R[FPU1_toggle_rate]]
      FPU1_mad_int16: R[PS2_EU_FPU1] * R * LINEST[C,R[FPU1_toggle_rate]]
      FPU1_mul_int16: R[PS2_EU_FPU1] * R * LINEST[C,R[FPU1_toggle_rate]]
      FPU1_add_int16: R[PS2_EU_FPU1] * R * LINEST[C,R[FPU1_toggle_rate]]
      FPU1_mov_int16: R[PS2_EU_FPU1] * R * LINEST[C,R[FPU1_toggle_rate]]
      FPU1_sel_int16: R[PS2_EU_FPU1] * R * LINEST[C,R[FPU1_toggle_rate]]
      FPU1_mac_int16: R[PS2_EU_FPU1] * R * LINEST[C,R[FPU1_toggle_rate]]
      FPU1_sad_int16: R[PS2_EU_FPU1] * R * LINEST[C,R[FPU1_toggle_rate]]
      FPU1_mad_int32: R[PS2_EU_FPU1] * R * LINEST[C,R[FPU1_toggle_rate]]
      FPU1_mul_int32: R[PS2_EU_FPU1] * R * LINEST[C,R[FPU1_toggle_rate]]
      FPU1_add_int32: R[PS2_EU_FPU1] * R * LINEST[C,R[FPU1_toggle_rate]]
      FPU1_mov_int32: R[PS2_EU_FPU1] * R * LINEST[C,R[FPU1_toggle_rate]]
      FPU1_sel_int32: R[PS2_EU_FPU1] * R * LINEST[C,R[FPU1_toggle_rate]]
      FPU1_mac_int32: R[PS2_EU_FPU1] * R * LINEST[C,R[FPU1_toggle_rate]]
      FPU1_sad_int32: R[PS2_EU_FPU1] * R * LINEST[C,R[FPU1_toggle_rate]]
      FPU1_mad_int64: R[PS2_EU_FPU1] * R * LINEST[C,R[FPU1_toggle_rate]]
      FPU1_mul_int64: R[PS2_EU_FPU1] * R * LINEST[C,R[FPU1_toggle_rate]]
      FPU1_add_int64: R[PS2_EU_FPU1] * R * LINEST[C,R[FPU1_toggle_rate]]
      FPU1_mov_int64: R[PS2_EU_FPU1] * R * LINEST[C,R[FPU1_toggle_rate]]
      FPU1_sel_int64: R[PS2_EU_FPU1] * R * LINEST[C,R[FPU1_toggle_rate]]
      FPU1_mac_int64: R[PS2_EU_FPU1] * R * LINEST[C,R[FPU1_toggle_rate]]
      FPU1_sad_int64: R[PS2_EU_FPU1] * R * LINEST[C,R[FPU1_toggle_rate]]
      FPU1_pln_floatbypass: R[PS2_EU_FPU1] * R * LINEST[C,R[FPU1_toggle_rate]]
      FPU1_mad_floatbypass: R[PS2_EU_FPU1] * R * LINEST[C,R[FPU1_toggle_rate]]
      FPU1_mul_floatbypass: R[PS2_EU_FPU1] * R * LINEST[C,R[FPU1_toggle_rate]]
      FPU1_add_floatbypass: R[PS2_EU_FPU1] * R * LINEST[C,R[FPU1_toggle_rate]]
      FPU1_mac_floatbypass: R[PS2_EU_FPU1] * R * LINEST[C,R[FPU1_toggle_rate]]
      FPU1_sad_floatbypass: R[PS2_EU_FPU1] * R * LINEST[C,R[FPU1_toggle_rate]]
      FPU1_mov_floatbypass: R[PS2_EU_FPU1] * R * LINEST[C,R[FPU1_toggle_rate]]
      FPU1_sel_floatbypass: R[PS2_EU_FPU1] * R * LINEST[C,R[FPU1_toggle_rate]]
      FPU1_mad_intbypass: R[PS2_EU_FPU1] * R * LINEST[C,R[FPU1_toggle_rate]]
      FPU1_mul_intbypass: R[PS2_EU_FPU1] * R * LINEST[C,R[FPU1_toggle_rate]]
      FPU1_add_intbypass: R[PS2_EU_FPU1] * R * LINEST[C,R[FPU1_toggle_rate]]
      FPU1_pln_intbypass: R[PS2_EU_FPU1] * R * LINEST[C,R[FPU1_toggle_rate]]
      FPU1_mac_intbypass: R[PS2_EU_FPU1] * R * LINEST[C,R[FPU1_toggle_rate]]
      FPU1_sad_intbypass: R[PS2_EU_FPU1] * R * LINEST[C,R[FPU1_toggle_rate]]
      FPU1_mov_intbypass: R[PS2_EU_FPU1] * R * LINEST[C,R[FPU1_toggle_rate]]
      FPU1_sel_intbypass: R[PS2_EU_FPU1] * R * LINEST[C,R[FPU1_toggle_rate]]
  
  EM:
      EM_transc_fp32: R[PS2_EU_EM] * R * LINEST[C,R[FPU1_toggle_rate]]
      EM_transc_int32: R[PS2_EU_EM] * R * LINEST[C,R[FPU1_toggle_rate]]
  ExtraPipe:
      ExtraPipe_DPAS_Float: R * C
      ExtraPipe_DPAS_Int: R * C
      ExtraPipe_DPASW_Float: R * C
      ExtraPipe_DPASW_Int: R * C
  GA:
    PS0_GA: R * C
    PS1_GA: R * C
    PS2_GA:
      PS2_GA_EM1Src_SinglePipe: R * LINEST[C,R[GA_toggle_rate]]
      PS2_GA_EM2Src_SinglePipe: R * LINEST[C,R[GA_toggle_rate]]
      PS2_GA_EM3Src_SinglePipe: R * LINEST[C,R[GA_toggle_rate]]
      PS2_GA_EM1Src_SinglePipe_Acc: R * LINEST[C,R[GA_toggle_rate]]
      PS2_GA_EM2Src_SinglePipe_Acc: R * LINEST[C,R[GA_toggle_rate]]
      PS2_GA_EM3Src_SinglePipe_Acc: R * LINEST[C,R[GA_toggle_rate]]
      PS2_GA_FPU1Src_SinglePipe: R * LINEST[C,R[GA_toggle_rate]]
      PS2_GA_FPU2Src_SinglePipe: R * LINEST[C,R[GA_toggle_rate]]
      PS2_GA_FPU3Src_SinglePipe: R * LINEST[C,R[GA_toggle_rate]]
      PS2_GA_EM1Src_FPU1Src_DualPipe: R * LINEST[C,R[GA_toggle_rate]]
      PS2_GA_EM1Src_FPU2Src_DualPipe: R * LINEST[C,R[GA_toggle_rate]]
      PS2_GA_EM1Src_FPU3Src_DualPipe: R * LINEST[C,R[GA_toggle_rate]]
      PS2_GA_FPU1Src_SinglePipe_Acc: R * LINEST[C,R[GA_toggle_rate]]
      PS2_GA_FPU2Src_SinglePipe_Acc: R * LINEST[C,R[GA_toggle_rate]]
      PS2_GA_FPU3Src_SinglePipe_Acc: R * LINEST[C,R[GA_toggle_rate]]
      PS2_GA_EM1Src_FPU1Src_DualPipe_Acc: R * LINEST[C,R[GA_toggle_rate]]
      PS2_GA_EM1Src_FPU2Src_DualPipe_Acc: R * LINEST[C,R[GA_toggle_rate]]
      PS2_GA_EM1Src_FPU3Src_DualPipe_Acc: R * LINEST[C,R[GA_toggle_rate]]
      PS2_GA_EM2Src_FPU1Src_DualPipe: R * LINEST[C,R[GA_toggle_rate]]
      PS2_GA_EM2Src_FPU2Src_DualPipe: R * LINEST[C,R[GA_toggle_rate]]
      PS2_GA_EM2Src_FPU3Src_DualPipe: R * LINEST[C,R[GA_toggle_rate]]
      PS2_GA_EM3Src_FPU1Src_DualPipe: R * LINEST[C,R[GA_toggle_rate]]
      PS2_GA_EM3Src_FPU2Src_DualPipe: R * LINEST[C,R[GA_toggle_rate]]
      PS2_GA_EM3Src_FPU3Src_DualPipe: R * LINEST[C,R[GA_toggle_rate]]
      PS2_GA_EM2Src_FPU1Src_DualPipe_Acc: R * LINEST[C,R[GA_toggle_rate]]
      PS2_GA_EM2Src_FPU2Src_DualPipe_Acc: R * LINEST[C,R[GA_toggle_rate]]
      PS2_GA_EM2Src_FPU3Src_DualPipe_Acc: R * LINEST[C,R[GA_toggle_rate]]
      PS2_GA_EM3Src_FPU1Src_DualPipe_Acc: R * LINEST[C,R[GA_toggle_rate]]
      PS2_GA_EM3Src_FPU2Src_DualPipe_Acc: R * LINEST[C,R[GA_toggle_rate]]
      PS2_GA_EM3Src_FPU3Src_DualPipe_Acc: R * LINEST[C,R[GA_toggle_rate]]
      PS2_GA_SRC0_Swizzle: R * C
      PS2_GA_SRC0_Scalar: R * C
      PS2_GA_SRC1_Swizzle: R * C
      PS2_GA_SRC1_Scalar: R * C
      PS2_GA_SRC2_Swizzle: R * C
      PS2_GA_SRC2_Scalar: R * C
      PS2_GA_ExtraPipe: R * C
  DOP:
    PS0_EU_DOP: R * C
    PS1_EU_DOP: R * C
    PS2_EU_DOP: R * C
  SMALL:
    PS0_EU_SMALL_DOP : R * C
    PS0_EU_SMALL : R * C
    PS1_EU_SMALL : R * C
    PS2_EU_SMALL : R * C
  CPunit:
    PS0_EU_CPunit : R * C
    PS2_EU_CPunit : R * C
  Assign:
    PS0_EU_Assign_DOP : R * C
    PS0_EU_Assign : R * C
    PS2_EU_Assign : R * C
  Repeater:
    PS0_EU_Repeater_DOP : R * C
    PS0_EU_Repeater : R * C
    PS1_EU_Repeater : R * C
    PS2_EU_Repeater : R * C
  CLKGLUE:
    PS0_EU_CLKGLUE_DOP: R * C
    PS0_EU_CLKGLUE: R * C
    PS2_EU_CLKGLUE: R * C
  NONCLKGLUE:
    PS0_EU_NONCLKGLUE_DOP: R * C
    PS0_EU_NONCLKGLUE: R * C
    PS1_EU_NONCLKGLUE: R * C
    PS2_EU_NONCLKGLUE: R * C
  DFX:
    PS0_EU_DFX: R * C
    PS2_EU_DFX: R * C
EU_Utilization: R
EU_IPC: R
GA_toggle_rate: R
FPU1_toggle_rate: R
FPU0_toggle_rate: R

L3_Bank:
   Foveros:
    Foveros_compute: R * C
    Foveros_compute_idle: R * C
    Foveros_rambo: R * C
    Foveros_rambo_idle: R * C
    Foveros_base: R * C
    Foveros_base_idle: R * C
   LBI:
    PS2_L3_Active: R * C
   L3BankOther:
    PS0_L3BankOther: R * C
    PS1_L3BankOther: R * C
    PS2_L3BankOther: R * C
   DOP:
    PS0_L3_Bank_DOP: R * C
    PS2_L3_Bank_DOP: R * C
   DFX:
    PS0_L3_Bank_DFX: R * C
    PS2_L3_Bank_DFX: R * C
   SMALL:
    PS0_L3_Bank_SMALL: R * C
    PS1_L3_Bank_SMALL: R * C
    PS2_L3_Bank_SMALL: R * C
   CPunit:
    PS0_L3_Bank_CPunit: R * C
    PS2_L3_Bank_CPunit: R * C
   Assign:
    PS0_L3_Bank_Assign: R * C
    PS2_L3_Bank_Assign: R * C
   Repeater:
    PS0_L3_Bank_Repeater: R * C
    PS1_L3_Bank_Repeater: R * C
    PS2_L3_Bank_Repeater: R * C
   CLKGLUE:
    PS0_L3_Bank_CLKGLUE: R * C
    PS2_L3_Bank_CLKGLUE: R * C
   NONCLKGLUE:
    PS0_L3_Bank_NONCLKGLUE: R * C
    PS1_L3_Bank_NONCLKGLUE: R * C
    PS2_L3_Bank_NONCLKGLUE: R * C
L3Node:
   Node:
    PS2_L3Node_Active : R * C
   L3BankOther:
    PS0_L3BankOther: 0.588 * R * C
    PS1_L3BankOther: 0.588 * R * C
    PS2_L3BankOther: 0.588 * R * C
   DOP:
    PS0_L3_Bank_DOP: 0.588 * R * C
    PS2_L3_Bank_DOP: 0.588 * R * C
   DFX:
    PS0_L3_Bank_DFX: 0.588 * R * C
    PS2_L3_Bank_DFX: 0.588 * R * C
   SMALL:
    PS0_L3_Bank_SMALL: 0.588 * R * C
    PS1_L3_Bank_SMALL: 0.588 * R * C
    PS2_L3_Bank_SMALL: 0.588 * R * C
   CPunit:
    PS0_L3_Bank_CPunit: 0.588 * R * C
    PS2_L3_Bank_CPunit: 0.588 * R * C
   Assign:
    PS0_L3_Bank_Assign: 0.588 * R * C
    PS2_L3_Bank_Assign: 0.588 * R * C
   Repeater:
    PS0_L3_Bank_Repeater: 0.588 * R * C
    PS1_L3_Bank_Repeater: 0.588 * R * C
    PS2_L3_Bank_Repeater: 0.588 * R * C
   CLKGLUE:
    PS0_L3_Bank_CLKGLUE: 0.588 * R * C
    PS2_L3_Bank_CLKGLUE: 0.588 * R * C
   NONCLKGLUE:
    PS0_L3_Bank_NONCLKGLUE: 0.588 * R * C
    PS1_L3_Bank_NONCLKGLUE: 0.588 * R * C
    PS2_L3_Bank_NONCLKGLUE: 0.588 * R * C


DSSC:
   LSC:
    PS2_LSC: R * C
   SLMFE:
    PS0_SLMFE: R * C
    PS1_SLMFE: R * C
    PS2_SLMFE_Atomic_Read: R * C
    PS2_SLMFE_Atomic_Write: R * C
    PS2_SLMFE_Read: R * C
    PS2_SLMFE_Write: R * C
   SLMBE:
    PS0_SLMBE: R * C
    PS1_SLMBE: R * C
    PS2_SLMBE_Atomic_Read: R * C
    PS2_SLMBE_Atomic_Write: R * C
    PS2_SLMBE_Read: R * C
    PS2_SLMBE_Write: R * C
   BC:
    PS0_BC: R * C
    PS0_BC_DOP: R * C
    PS1_BC: R * C
    PS2_BC:
     PS2_BC_COMPUTE: R * C
     PS2_BC_FLOWTHROUGH: R * C
     PS2_BC_BARYRAM_READ: R * C
     PS2_BC_BARYRAM_WRITE: R * C
   PSD:
    PS0_PSD: R * C
    PS0_PSD_DOP: R * C
    PS1_PSD: R * C
    PS2_PSD:
     PS2_PSD_THREADDISPATCH: R * C
     PS2_PSD_NOTHREADDISPATCH: R * C
     PS2_PSD_WAITINGONFLUSH: R * C
   PSD_Scoreboard:
    PS0_PSD_SCOREBOARD: R * C
    PS2_PSD_SCOREBOARD:
     PS2_PSD_SCOREBOARD_READ: R * C
     PS2_PSD_SCOREBOARD_WRITE: R * C
   PSD_BaryPayloadRAM:
    PS0_PSD_BARYPAYLDASMRAM: R * C
    PS2_PSD_BARYPAYLDASMRAM:
     PS2_PSD_BARYPAYLDASMRAM_READ: R * C
     PS2_PSD_BARYPAYLDASMRAM_WRITE: R * C
   DAPRSS:
    PS0_DAPRSS: R * C
    PS0_DAPRSS_DOP: R * C
    PS1_DAPRSS: R * C
    PS2_DAPRSS:
     PS2_DAPRSS_WRITEFLUSH: R * C
     PS2_DAPRSS_RTW_ALPHA_2PPC: R * C
     PS2_DAPRSS_RTW_ALPHA_4PPC: R * C
     PS2_DAPRSS_RTW_NOALPHA_2PPC: R * C
     PS2_DAPRSS_RTW_NOALPHA_4PPC: R * C
     PS2_DAPRSS_RTW_Z_ALPHA_2PPC: R * C
     PS2_DAPRSS_RTW_Z_NOALPHA_2PPC: R * C
     PS2_DAPRSS_CLEARRESOLVE: R * C
     PS2_DAPRSS_RENDERTARGETREAD: R * C
     PS2_DAPRSS_ELSE: R * C
     PS2_DAPRSS_REPCOL_2PPC: R * C
     PS2_DAPRSS_REPCOL_4PPC: R * C
   DAPRSS_BypassRAM:
    PS0_DAPRSS_BYPASSRAM: R * C
    PS2_DAPRSS_BYPASSRAM:
     PS2_DAPRSS_BYPASSRAM_READ: R * C
     PS2_DAPRSS_BYPASSRAM_WRITE: R * C
   GWL:
    PS0_GWL: R * C
    PS1_GWL: R * C
    PS2_GWL: R * C
   CPSS:
    PS0_CPSS: R * C
    PS1_CPSS: R * C
    PS2_CPSS_CPSdisstr: R * C
    PS2_CPSS_CPSenDap: R * C
    PS2_CPSS_CPSenPullstr: R * C
    PS2_CPSS_CPSenstr: R * C
   CPunit:
    PS0_DSSC_CPunit_DOP: R * C
    PS0_DSSC_CPunit: R * C
    PS2_DSSC_CPunit: R * C
   Assign:
    PS0_DSSC_Assign_DOP: R * C
    PS0_DSSC_Assign: R * C
    PS2_DSSC_Assign: R * C
   Repeater:
    PS0_DSSC_Repeater_DOP: R * C
    PS0_DSSC_Repeater: R * C
    PS1_DSSC_Repeater: R * C
    PS2_DSSC_Repeater: R * C
   CLKGLUE:
    PS0_DSSC_CLKGLUE_DOP: R * C
    PS0_DSSC_CLKGLUE: R * C
    PS2_DSSC_CLKGLUE: R * C
   NONCLKGLUE:
    PS0_DSSC_NONCLKGLUE_DOP: R * C
    PS0_DSSC_NONCLKGLUE: R * C
    PS1_DSSC_NONCLKGLUE: R * C
    PS2_DSSC_NONCLKGLUE: R * C
   SMALL:
    PS0_DSSC_SMALL_DOP: R * C
    PS0_DSSC_SMALL: R * C
    PS1_DSSC_SMALL: R * C
    PS2_DSSC_SMALL: R * C
   DFX:
    PS0_DSSC_DFX_DOP: R * C
    PS0_DSSC_DFX: R * C
    PS2_DSSC_DFX: R * C
   DOP:
    PS0_DSSC_DOP: R * C
    PS2_DSSC_DOP: R * C

ROSS:
   MA_IN:
    PS0_MA_IN: R * C
    PS1_MA_IN: R * C
    PS2_MA_IN: R * C
   MA_OUT:
    PS0_MA_OUT: R * C
    PS1_MA_OUT: R * C
    PS2_MA_OUT: R * C
   TDL:
    PS0_TDL: R * C
    PS1_TDL: R * C
    PS2_TDL:
     PS2_TDL_PSDDISPATCH: R * C
     PS2_TDL_NONPSDDISPATCH: R * C
   IC:
    PS0_IC: R * C
    PS1_IC: R * C
    PS2_IC: R * C
   IC_DataRAM:
    PS0_IC_DATARAM: R * C
    PS2_IC_DATARAM: 
     PS2_IC_DATARAM_READ: R * C
     PS2_IC_DATARAM_FRONTBUFFER_READ: R * C
     PS2_IC_DATARAM_WRITE: R * C
   SMALL:
    PS0_ROSS_SMALL_DOP: R * C
    PS0_ROSS_SMALL: R * C
    PS1_ROSS_SMALL: R * C
    PS2_ROSS_SMALL: R * C
   CPunit:
    PS0_ROSS_CPunit_DOP: R * C
    PS0_ROSS_CPunit: R * C
    PS2_ROSS_CPunit: R * C
   Assign:
    PS0_ROSS_Assign_DOP: R * C
    PS0_ROSS_Assign: R * C
    PS2_ROSS_Assign: R * C
   Repeater:
    PS0_ROSS_Repeater_DOP: R * C
    PS0_ROSS_Repeater: R * C
    PS1_ROSS_Repeater: R * C
    PS2_ROSS_Repeater: R * C
   CLKGLUE: 
    PS0_ROSS_CLKGLUE_DOP: R * C
    PS0_ROSS_CLKGLUE: R * C
    PS2_ROSS_CLKGLUE: R * C
   NONCLKGLUE: 
    PS0_ROSS_NONCLKGLUE_DOP: R * C
    PS0_ROSS_NONCLKGLUE: R * C
    PS1_ROSS_NONCLKGLUE: R * C
    PS2_ROSS_NONCLKGLUE: R * C
   DFX:
    PS0_ROSS_DFX_DOP: R * C
    PS0_ROSS_DFX: R * C
    PS2_ROSS_DFX: R * C
   DOP:
    PS0_ROSS_DOP: R * C
    PS2_ROSS_DOP: R * C
    
 
GAM:
   GAMGTI:
    PS2_GAM_App: R * C
    PS2_SQIDI_App: R * C
    PS2_GA_SQIDI_RPT: R * C
   DOP:
    PS0_GAM_DOP: R * C
    PS2_GAM_DOP: R * C
   SMALL:
    PS0_GAM_SMALL: R * C
    PS1_GAM_SMALL: R * C
    PS2_GAM_SMALL: R * C
   CPunit:
    PS0_GAM_CPunit: R * C
    PS2_GAM_CPunit: R * C
   Assign:
    PS0_GAM_Assign: R * C
    PS2_GAM_Assign: R * C
   Repeater:
    PS0_GAM_Repeater: R * C
    PS1_GAM_Repeater: R * C
    PS2_GAM_Repeater: R * C
   CLKGLUE:
    PS0_GAM_CLKGLUE: R * C
    PS2_GAM_CLKGLUE: R * C
   NONCLKGLUE:
    PS0_GAM_NONCLKGLUE: R * C
    PS1_GAM_NONCLKGLUE: R * C
    PS2_GAM_NONCLKGLUE: R * C
   DFX:
    PS0_GAM_DFX: R * C
    PS2_GAM_DFX: R * C
Other:
   Infra:
    PS2_BGF: R * C
    PS2_Media_Channel: R * C
    PS2_GTINFNORTH: R * C
    PS2_RASTER_Crossbar: R * C
    PS2_MidSlice_FF: R * C
    PS2_MDFI_GAM: R * C
   NODE:
    PS2_NODE: R*C
   URB:
    PS2_URB: R*C
   CCD:
    PS2_CCD: R*C
   GTP24C:
    PS0_GTP24C_DOP: R * C
    PS0_GTP24C: R * C
   ClockSpine:
    PS2_ClockSpine:
     PS2_CAM_SPINE: R * C
     PS2_CAM_SPINE_COMPUTE: R * C
     PS2_CAM_SPINE_RAMBO: R * C
   WIDI:
    PS0_WIDI_DOP: R * C
    PS0_WIDI: R * C
   Blitter:
    PS0_Blitter: R * C

Fabric:
   Fabrics:
    PS2_Fabric_Active: R * C
   L3BankOther:
    PS0_L3BankOther: 0.20 * R * C
    PS1_L3BankOther: 0.20 * R * C
    PS2_L3BankOther: 0.20 * R * C
   DOP:
    PS0_L3_Bank_DOP: 0.20 * R * C
    PS2_L3_Bank_DOP: 0.20 * R * C
   DFX:
    PS0_L3_Bank_DFX: 0.20 * R * C
    PS2_L3_Bank_DFX: 0.20 * R * C
   SMALL:
    PS0_L3_Bank_SMALL: 0.20 * R * C
    PS1_L3_Bank_SMALL: 0.20 * R * C
    PS2_L3_Bank_SMALL: 0.20 * R * C
   CPunit:
    PS0_L3_Bank_CPunit: 0.20 * R * C
    PS2_L3_Bank_CPunit: 0.20 * R * C
   Assign:
    PS0_L3_Bank_Assign: 0.20 * R * C
    PS2_L3_Bank_Assign: 0.20 * R * C
   Repeater:
    PS0_L3_Bank_Repeater: 0.20 * R * C
    PS1_L3_Bank_Repeater: 0.20 * R * C
    PS2_L3_Bank_Repeater: 0.20 * R * C
   CLKGLUE:
    PS0_L3_Bank_CLKGLUE: 0.20 * R * C
    PS2_L3_Bank_CLKGLUE: 0.20 * R * C
   NONCLKGLUE:
    PS0_L3_Bank_NONCLKGLUE: 0.20 * R * C
    PS1_L3_Bank_NONCLKGLUE: 0.20 * R * C
    PS2_L3_Bank_NONCLKGLUE: 0.20 * R * C
