INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PROGRAM/codeRoad/powerClock/powerClock.srcs/sim_1/new/alarm_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm_alarm_test
