============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     Administrator
   Run Date =   Mon Oct 31 18:41:15 2022

   Run on =     WIN-25FR57M34TT
============================================================
RUN-1002 : start command "open_project ov2640_sdram.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file ../../al_ip/softfifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_1.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_2.v
HDL-1007 : analyze verilog file ../../al_ip/Divder_gate.v
HDL-1007 : undeclared symbol 'open_n2', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(401)
HDL-1007 : undeclared symbol 'open_n3', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(408)
HDL-1007 : undeclared symbol 'open_n4', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(415)
HDL-1007 : undeclared symbol 'open_n5', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(422)
HDL-1007 : undeclared symbol 'open_n6', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(429)
HDL-1007 : undeclared symbol 'open_n7', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(436)
HDL-1007 : undeclared symbol 'open_n8', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(443)
HDL-1007 : undeclared symbol 'open_n9', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(450)
HDL-1007 : undeclared symbol 'open_n10', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(457)
HDL-1007 : undeclared symbol 'open_n11', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(464)
HDL-1007 : undeclared symbol 'open_n12', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(471)
HDL-1007 : undeclared symbol 'open_n13', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(478)
HDL-1007 : undeclared symbol 'open_n14', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(485)
HDL-1007 : undeclared symbol 'open_n15', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(492)
HDL-1007 : undeclared symbol 'open_n16', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(499)
HDL-1007 : undeclared symbol 'open_n17', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(506)
HDL-1007 : undeclared symbol 'open_n18', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(513)
HDL-1007 : undeclared symbol 'open_n19', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(520)
HDL-1007 : undeclared symbol 'open_n20', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(527)
HDL-1007 : undeclared symbol 'open_n21', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(534)
HDL-1007 : undeclared symbol 'open_n22', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(541)
HDL-1007 : undeclared symbol 'open_n23', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(548)
HDL-1007 : undeclared symbol 'open_n24', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(555)
HDL-1007 : undeclared symbol 'open_n25', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(562)
HDL-1007 : undeclared symbol 'open_n26', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(569)
HDL-1007 : undeclared symbol 'open_n27', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(576)
HDL-1007 : undeclared symbol 'open_n28', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(583)
HDL-1007 : undeclared symbol 'open_n29', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(590)
HDL-1007 : undeclared symbol 'open_n30', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(597)
HDL-1007 : undeclared symbol 'open_n31', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(604)
HDL-1007 : undeclared symbol 'open_n32', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(611)
HDL-1007 : undeclared symbol 'open_n33', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(618)
HDL-1007 : undeclared symbol 'open_n34', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(625)
HDL-1007 : undeclared symbol 'open_n35', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(632)
HDL-1007 : undeclared symbol 'open_n36', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(639)
HDL-1007 : undeclared symbol 'open_n37', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(646)
HDL-1007 : undeclared symbol 'open_n38', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(653)
HDL-1007 : undeclared symbol 'open_n39', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(660)
HDL-1007 : undeclared symbol 'open_n40', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(667)
HDL-1007 : undeclared symbol 'open_n41', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(674)
HDL-1007 : undeclared symbol 'open_n42', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(681)
HDL-1007 : undeclared symbol 'open_n43', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(688)
HDL-1007 : undeclared symbol 'open_n44', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(695)
HDL-1007 : undeclared symbol 'open_n45', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(702)
HDL-1007 : undeclared symbol 'open_n46', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(709)
HDL-1007 : undeclared symbol 'open_n47', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(716)
HDL-1007 : undeclared symbol 'open_n48', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(723)
HDL-1007 : undeclared symbol 'open_n49', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(730)
HDL-1007 : undeclared symbol 'open_n50', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(737)
HDL-1007 : undeclared symbol 'open_n53', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(2384)
HDL-1007 : undeclared symbol 'open_n54', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(2433)
HDL-1007 : analyze verilog file ../../al_ip/Divider_32_gate.v
HDL-1007 : undeclared symbol 'open_n0', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(159)
HDL-1007 : undeclared symbol 'open_n3', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(164)
HDL-1007 : undeclared symbol 'open_n6', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(522)
HDL-1007 : undeclared symbol 'open_n7', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(529)
HDL-1007 : undeclared symbol 'open_n8', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(536)
HDL-1007 : undeclared symbol 'open_n9', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(543)
HDL-1007 : undeclared symbol 'open_n10', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(550)
HDL-1007 : undeclared symbol 'open_n11', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(557)
HDL-1007 : undeclared symbol 'open_n12', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(564)
HDL-1007 : undeclared symbol 'open_n13', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(571)
HDL-1007 : undeclared symbol 'open_n14', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(578)
HDL-1007 : undeclared symbol 'open_n15', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(585)
HDL-1007 : undeclared symbol 'open_n16', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(592)
HDL-1007 : undeclared symbol 'open_n17', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(599)
HDL-1007 : undeclared symbol 'open_n18', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(606)
HDL-1007 : undeclared symbol 'open_n19', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(613)
HDL-1007 : undeclared symbol 'open_n20', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(620)
HDL-1007 : undeclared symbol 'open_n21', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(627)
HDL-1007 : undeclared symbol 'open_n22', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(634)
HDL-1007 : undeclared symbol 'open_n23', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(641)
HDL-1007 : undeclared symbol 'open_n24', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(648)
HDL-1007 : undeclared symbol 'open_n25', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(655)
HDL-1007 : undeclared symbol 'open_n26', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(662)
HDL-1007 : undeclared symbol 'open_n27', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(669)
HDL-1007 : undeclared symbol 'open_n28', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(676)
HDL-1007 : undeclared symbol 'open_n29', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(683)
HDL-1007 : undeclared symbol 'open_n30', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(690)
HDL-1007 : undeclared symbol 'open_n31', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(697)
HDL-1007 : undeclared symbol 'open_n32', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(704)
HDL-1007 : undeclared symbol 'open_n33', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(711)
HDL-1007 : undeclared symbol 'open_n34', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(718)
HDL-1007 : undeclared symbol 'open_n35', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(725)
HDL-1007 : undeclared symbol 'open_n36', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(732)
HDL-1007 : undeclared symbol 'open_n37', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(739)
HDL-1007 : undeclared symbol 'open_n38', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(746)
HDL-1007 : undeclared symbol 'open_n39', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(753)
HDL-1007 : undeclared symbol 'open_n40', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(760)
HDL-1007 : undeclared symbol 'open_n41', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(767)
HDL-1007 : undeclared symbol 'open_n42', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(774)
HDL-1007 : undeclared symbol 'open_n43', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(781)
HDL-1007 : undeclared symbol 'open_n44', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(788)
HDL-1007 : undeclared symbol 'open_n45', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(795)
HDL-1007 : undeclared symbol 'open_n46', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(802)
HDL-1007 : undeclared symbol 'open_n47', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(809)
HDL-1007 : undeclared symbol 'open_n48', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(816)
HDL-1007 : undeclared symbol 'open_n49', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(823)
HDL-1007 : undeclared symbol 'open_n50', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(830)
HDL-1007 : undeclared symbol 'open_n51', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(837)
HDL-1007 : undeclared symbol 'open_n52', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(844)
HDL-1007 : undeclared symbol 'open_n53', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(851)
HDL-1007 : undeclared symbol 'open_n54', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(858)
HDL-1007 : undeclared symbol 'open_n55', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(865)
HDL-1007 : undeclared symbol 'open_n56', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(872)
HDL-1007 : undeclared symbol 'open_n57', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(879)
HDL-1007 : undeclared symbol 'open_n58', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(886)
HDL-1007 : undeclared symbol 'open_n59', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(893)
HDL-1007 : undeclared symbol 'open_n60', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(900)
HDL-1007 : undeclared symbol 'open_n61', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(907)
HDL-1007 : undeclared symbol 'open_n62', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(914)
HDL-1007 : undeclared symbol 'open_n63', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(921)
HDL-1007 : undeclared symbol 'open_n64', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(928)
HDL-1007 : undeclared symbol 'open_n65', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(935)
HDL-1007 : undeclared symbol 'open_n66', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(942)
HDL-1007 : undeclared symbol 'open_n67', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(949)
HDL-1007 : undeclared symbol 'open_n68', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(956)
HDL-1007 : undeclared symbol 'open_n69', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(963)
HDL-1007 : undeclared symbol 'open_n70', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(970)
HDL-1007 : undeclared symbol 'open_n73', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(3138)
HDL-1007 : undeclared symbol 'open_n74', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(3250)
HDL-1007 : analyze verilog file ../../RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in ../../RTL/camera_init.v(74)
HDL-1007 : analyze verilog file ../../RTL/camera_reader.v
HDL-1007 : analyze verilog file ../../RTL/i2c_module.v
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/command.v' in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/control_interface.v' in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/sdr_data_path.v' in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/sdram.v
HDL-1007 : analyze verilog file ../../RTL/Driver.v
HDL-1007 : analyze verilog file ../../RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file ../../RTL/image_process.v
HDL-1007 : undeclared symbol 'post3_img_Y', assumed default net type 'wire' in ../../RTL/image_process.v(208)
HDL-1007 : undeclared symbol 'post3_frame_vsync', assumed default net type 'wire' in ../../RTL/image_process.v(210)
HDL-1007 : undeclared symbol 'post3_frame_href', assumed default net type 'wire' in ../../RTL/image_process.v(211)
HDL-1007 : undeclared symbol 'post3_frame_clken', assumed default net type 'wire' in ../../RTL/image_process.v(212)
HDL-7007 CRITICAL-WARNING: 'post3_img_Y' is already implicitly declared on line 208 in ../../RTL/image_process.v(242)
HDL-7007 CRITICAL-WARNING: 'post3_frame_vsync' is already implicitly declared on line 210 in ../../RTL/image_process.v(243)
HDL-7007 CRITICAL-WARNING: 'post3_frame_href' is already implicitly declared on line 211 in ../../RTL/image_process.v(244)
HDL-7007 CRITICAL-WARNING: 'post3_frame_clken' is already implicitly declared on line 212 in ../../RTL/image_process.v(245)
HDL-5007 WARNING: identifier 'post_img_cb' is used before its declaration in ../../RTL/image_process.v(54)
HDL-5007 WARNING: identifier 'post_img_cb' is used before its declaration in ../../RTL/image_process.v(58)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(64)
HDL-5007 WARNING: identifier 'skin_img' is used before its declaration in ../../RTL/image_process.v(65)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(68)
HDL-5007 WARNING: identifier 'skin_img' is used before its declaration in ../../RTL/image_process.v(69)
HDL-5007 WARNING: identifier 'post3_frame_clken' is used before its declaration in ../../RTL/image_process.v(75)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(76)
HDL-5007 WARNING: identifier 'post3_frame_clken' is used before its declaration in ../../RTL/image_process.v(79)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(80)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../RTL/test_camera.v
HDL-1007 : analyze verilog file ../../RTL/Mode_Switch.v
HDL-1007 : analyze verilog file ../../RTL/image_select.v
HDL-1007 : undeclared symbol 'row_flag', assumed default net type 'wire' in ../../RTL/image_select.v(54)
HDL-1007 : analyze verilog file ../../RTL/Median_Gray.v
HDL-5007 WARNING: identifier 'mid_value' is used before its declaration in ../../RTL/Median_Gray.v(20)
HDL-1007 : analyze verilog file ../../RTL/three_martix.v
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(235)
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(234)
HDL-1007 : analyze verilog file ../../RTL/Median_Filter_3X3.v
HDL-1007 : analyze verilog file ../../RTL/Sort3.v
HDL-1007 : analyze verilog file ../../RTL/Sobel_Process.v
HDL-1007 : undeclared symbol 'csi_pclk', assumed default net type 'wire' in ../../RTL/Sobel_Process.v(48)
HDL-5007 WARNING: identifier 'sobel_value' is used before its declaration in ../../RTL/Sobel_Process.v(23)
HDL-1007 : analyze verilog file ../../RTL/Caculate_Sobel.v
HDL-5007 WARNING: identifier 'matrix_frame_vsync_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(110)
HDL-5007 WARNING: identifier 'matrix_frame_href_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(111)
HDL-5007 WARNING: identifier 'matrix_frame_clken_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(112)
HDL-1007 : analyze verilog file ../../RTL/Erosion_Detector.v
HDL-1007 : analyze verilog file ../../RTL/Dilation_Detector.v
HDL-5007 WARNING: redeclaration of ANSI port 'post_img_Bit4' is not allowed in ../../RTL/Dilation_Detector.v(79)
HDL-1007 : undeclared symbol 'post_frame_href', assumed default net type 'wire' in ../../RTL/Dilation_Detector.v(109)
HDL-1007 : analyze verilog file ../../RTL/vga_display.v
HDL-1007 : analyze verilog file ../../RTL/Hu_Invariant_moment.v
HDL-1007 : undeclared symbol 'row_flag', assumed default net type 'wire' in ../../RTL/Hu_Invariant_moment.v(40)
HDL-5007 WARNING: redeclaration of ANSI port 'X_0' is not allowed in ../../RTL/Hu_Invariant_moment.v(141)
HDL-5007 WARNING: redeclaration of ANSI port 'Y_0' is not allowed in ../../RTL/Hu_Invariant_moment.v(142)
HDL-5007 WARNING: identifier 'ok_flag_n02' is used before its declaration in ../../RTL/Hu_Invariant_moment.v(217)
HDL-1007 : analyze verilog file ../../RTL/Perimeter_aera.v
HDL-1007 : undeclared symbol 'row_flag', assumed default net type 'wire' in ../../RTL/Perimeter_aera.v(39)
HDL-5007 WARNING: identifier 'ok_flag_Perimeter_Aera' is used before its declaration in ../../RTL/Perimeter_aera.v(100)
HDL-5007 WARNING: identifier 'quotient' is used before its declaration in ../../RTL/Perimeter_aera.v(102)
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
RUN-1001 : Project manager successfully analyzed 33 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/ov2640_sdram_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1003 : finish command "import_db ../syn_1/ov2640_sdram_gate.db" in  1.055196s wall, 1.015625s user + 0.046875s system = 1.062500s CPU (100.7%)

RUN-1004 : used memory is 216 MB, reserved memory is 194 MB, peak memory is 219 MB
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 5"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
RUN-1104 : Import SDC file  finished, there are 80 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
SYN-5055 WARNING: The kept net u_pll/clk3_out will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net u_camera_reader/clk will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net figuredata[19] will be merged to another kept net figuredata[18]
SYN-5055 WARNING: The kept net figuredata[18] will be merged to another kept net figuredata[17]
SYN-5055 WARNING: The kept net figuredata[17] will be merged to another kept net figuredata[16]
SYN-5055 WARNING: The kept net figuredata[16] will be merged to another kept net figuredata[15]
SYN-5055 WARNING: The kept net figuredata[15] will be merged to another kept net figuredata[14]
SYN-5055 WARNING: The kept net figuredata[14] will be merged to another kept net figuredata[13]
SYN-5055 WARNING: The kept net figuredata[13] will be merged to another kept net figuredata[12]
SYN-5055 WARNING: The kept net figuredata[12] will be merged to another kept net figuredata[11]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net Sdram_Control_4Port/CTRL_CLK driven by BUFG (294 clock/control pins, 1 other pins).
SYN-4027 : Net Sdram_Control_4Port/SDRAM_CLK is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net vga_clk_dup_1 is clkc2 of pll u_pll/pll_inst.
SYN-4027 : Net clk_cam is clkc3 of pll u_pll/pll_inst.
SYN-4027 : Net u_camera_init/u_i2c_write/clk is clkc4 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[7]" drives clk pins.
SYN-4024 : Net "u_image_select/mode[3]_syn_26" drives clk pins.
SYN-4024 : Net "u_image_process/wrreq" drives clk pins.
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/CTRL_CLK as clock net
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/SDRAM_CLK as clock net
SYN-4025 : Tag rtl::Net clk_24m_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[7] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/clk as clock net
SYN-4025 : Tag rtl::Net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk as clock net
SYN-4025 : Tag rtl::Net u_image_process/wrreq as clock net
SYN-4025 : Tag rtl::Net u_image_select/mode[3]_syn_26 as clock net
SYN-4025 : Tag rtl::Net vga_clk_dup_1 as clock net
SYN-4026 : Tagged 11 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 32 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[7] to drive 18 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_select/mode[3]_syn_26 to drive 17 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_process/wrreq to drive 16 clock pins.
PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 7447 instances
RUN-0007 : 2728 luts, 3005 seqs, 1031 mslices, 486 lslices, 144 pads, 14 brams, 29 dsps
RUN-1001 : There are total 9576 nets
RUN-6004 WARNING: There are 38 nets with only 1 pin.
RUN-1001 : 6543 nets have 2 pins
RUN-1001 : 2100 nets have [3 - 5] pins
RUN-1001 : 727 nets have [6 - 10] pins
RUN-1001 : 97 nets have [11 - 20] pins
RUN-1001 : 61 nets have [21 - 99] pins
RUN-1001 : 10 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     330     
RUN-1001 :   No   |  No   |  Yes  |    1677     
RUN-1001 :   No   |  Yes  |  No   |     248     
RUN-1001 :   Yes  |  No   |  No   |     32      
RUN-1001 :   Yes  |  No   |  Yes  |     694     
RUN-1001 :   Yes  |  Yes  |  No   |     24      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    60   |  40   |    105     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 204
PHY-3001 : Initial placement ...
PHY-3001 : design contains 7444 instances, 2728 luts, 3005 seqs, 1517 slices, 254 macros(1517 instances: 1031 mslices 486 lslices)
PHY-3001 : Huge net cam_rst_dup_27 with 2170 pins
PHY-0007 : Cell area utilization is 29%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 36363, tnet num: 9573, tinst num: 7444, tnode num: 45810, tedge num: 69431.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.285523s wall, 1.281250s user + 0.000000s system = 1.281250s CPU (99.7%)

RUN-1004 : used memory is 314 MB, reserved memory is 294 MB, peak memory is 314 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 9573 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.477653s wall, 1.468750s user + 0.000000s system = 1.468750s CPU (99.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 2.53218e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 7444.
PHY-3001 : End clustering;  0.000012s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 29%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.75138e+06, overlap = 96.75
PHY-3002 : Step(2): len = 1.43893e+06, overlap = 99.9688
PHY-3002 : Step(3): len = 956414, overlap = 82.0625
PHY-3002 : Step(4): len = 785635, overlap = 116.562
PHY-3002 : Step(5): len = 660090, overlap = 120.844
PHY-3002 : Step(6): len = 571738, overlap = 124.969
PHY-3002 : Step(7): len = 510968, overlap = 146.469
PHY-3002 : Step(8): len = 460486, overlap = 164.562
PHY-3002 : Step(9): len = 401220, overlap = 171.781
PHY-3002 : Step(10): len = 369109, overlap = 194.688
PHY-3002 : Step(11): len = 339557, overlap = 212.375
PHY-3002 : Step(12): len = 310148, overlap = 236.562
PHY-3002 : Step(13): len = 289450, overlap = 251.094
PHY-3002 : Step(14): len = 271515, overlap = 279.156
PHY-3002 : Step(15): len = 255207, overlap = 291.281
PHY-3002 : Step(16): len = 239517, overlap = 310.125
PHY-3002 : Step(17): len = 235090, overlap = 310.719
PHY-3002 : Step(18): len = 216601, overlap = 326.625
PHY-3002 : Step(19): len = 206998, overlap = 342.906
PHY-3002 : Step(20): len = 204390, overlap = 348.406
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.244e-06
PHY-3002 : Step(21): len = 212609, overlap = 335.969
PHY-3002 : Step(22): len = 219792, overlap = 327.031
PHY-3002 : Step(23): len = 229088, overlap = 290.781
PHY-3002 : Step(24): len = 236240, overlap = 247.781
PHY-3002 : Step(25): len = 225915, overlap = 236.906
PHY-3002 : Step(26): len = 227918, overlap = 234.938
PHY-3002 : Step(27): len = 227804, overlap = 221.469
PHY-3002 : Step(28): len = 227697, overlap = 207.344
PHY-3002 : Step(29): len = 222784, overlap = 193.719
PHY-3002 : Step(30): len = 220911, overlap = 187.75
PHY-3002 : Step(31): len = 216925, overlap = 188.938
PHY-3002 : Step(32): len = 214149, overlap = 184.938
PHY-3002 : Step(33): len = 209540, overlap = 181.531
PHY-3002 : Step(34): len = 204046, overlap = 181.188
PHY-3002 : Step(35): len = 200163, overlap = 176.906
PHY-3002 : Step(36): len = 196252, overlap = 181.406
PHY-3002 : Step(37): len = 195399, overlap = 180.875
PHY-3002 : Step(38): len = 189923, overlap = 169.844
PHY-3002 : Step(39): len = 185570, overlap = 166.938
PHY-3002 : Step(40): len = 184435, overlap = 170.375
PHY-3002 : Step(41): len = 182710, overlap = 155.312
PHY-3002 : Step(42): len = 182320, overlap = 146.812
PHY-3002 : Step(43): len = 179267, overlap = 131.812
PHY-3002 : Step(44): len = 177081, overlap = 133.406
PHY-3002 : Step(45): len = 176107, overlap = 139.875
PHY-3002 : Step(46): len = 173049, overlap = 134.625
PHY-3002 : Step(47): len = 172758, overlap = 131.469
PHY-3002 : Step(48): len = 171594, overlap = 128.906
PHY-3002 : Step(49): len = 169854, overlap = 132.531
PHY-3002 : Step(50): len = 168068, overlap = 132.312
PHY-3002 : Step(51): len = 166847, overlap = 133.062
PHY-3002 : Step(52): len = 164824, overlap = 132.125
PHY-3002 : Step(53): len = 162740, overlap = 130.969
PHY-3002 : Step(54): len = 160599, overlap = 125.594
PHY-3002 : Step(55): len = 160069, overlap = 119.125
PHY-3002 : Step(56): len = 157983, overlap = 118.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.2488e-05
PHY-3002 : Step(57): len = 158682, overlap = 120.781
PHY-3002 : Step(58): len = 159393, overlap = 119.781
PHY-3002 : Step(59): len = 159683, overlap = 117.594
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.4976e-05
PHY-3002 : Step(60): len = 161202, overlap = 119.156
PHY-3002 : Step(61): len = 161713, overlap = 119.125
PHY-3002 : Step(62): len = 168262, overlap = 115.875
PHY-3002 : Step(63): len = 170722, overlap = 117.594
PHY-3002 : Step(64): len = 174256, overlap = 120.469
PHY-3002 : Step(65): len = 176920, overlap = 117.062
PHY-3002 : Step(66): len = 177410, overlap = 109.5
PHY-3002 : Step(67): len = 177991, overlap = 108.719
PHY-3002 : Step(68): len = 177823, overlap = 105.938
PHY-3002 : Step(69): len = 177953, overlap = 106.219
PHY-3002 : Step(70): len = 178163, overlap = 109.562
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 4.9952e-05
PHY-3002 : Step(71): len = 181001, overlap = 107.312
PHY-3002 : Step(72): len = 181661, overlap = 107.719
PHY-3002 : Step(73): len = 185230, overlap = 109.906
PHY-3002 : Step(74): len = 187219, overlap = 109.469
PHY-3002 : Step(75): len = 191067, overlap = 109.625
PHY-3002 : Step(76): len = 195758, overlap = 99.75
PHY-3002 : Step(77): len = 199483, overlap = 102.781
PHY-3002 : Step(78): len = 199086, overlap = 103.031
PHY-3002 : Step(79): len = 201900, overlap = 102.969
PHY-3002 : Step(80): len = 202448, overlap = 99.5312
PHY-3002 : Step(81): len = 201566, overlap = 98.3438
PHY-3002 : Step(82): len = 199779, overlap = 99.7812
PHY-3002 : Step(83): len = 199936, overlap = 100.031
PHY-3002 : Step(84): len = 201028, overlap = 98.6562
PHY-3002 : Step(85): len = 201520, overlap = 95.5625
PHY-3002 : Step(86): len = 201021, overlap = 93.25
PHY-3002 : Step(87): len = 200858, overlap = 93.25
PHY-3002 : Step(88): len = 203013, overlap = 100.25
PHY-3002 : Step(89): len = 203161, overlap = 100.125
PHY-3002 : Step(90): len = 202662, overlap = 95.6562
PHY-3002 : Step(91): len = 201424, overlap = 95.125
PHY-3002 : Step(92): len = 201469, overlap = 94.75
PHY-3002 : Step(93): len = 202418, overlap = 92.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 9.9904e-05
PHY-3002 : Step(94): len = 203240, overlap = 92.25
PHY-3002 : Step(95): len = 203839, overlap = 92.3125
PHY-3002 : Step(96): len = 207682, overlap = 92.0938
PHY-3002 : Step(97): len = 210854, overlap = 91.25
PHY-3002 : Step(98): len = 212914, overlap = 91.6562
PHY-3002 : Step(99): len = 215740, overlap = 87.2188
PHY-3002 : Step(100): len = 218111, overlap = 81.3125
PHY-3002 : Step(101): len = 221256, overlap = 77.875
PHY-3002 : Step(102): len = 221375, overlap = 83.25
PHY-3002 : Step(103): len = 222114, overlap = 86.75
PHY-3002 : Step(104): len = 223064, overlap = 84.375
PHY-3002 : Step(105): len = 223796, overlap = 79.75
PHY-3002 : Step(106): len = 225353, overlap = 81.1562
PHY-3002 : Step(107): len = 227658, overlap = 80.75
PHY-3002 : Step(108): len = 228018, overlap = 74.1875
PHY-3002 : Step(109): len = 228637, overlap = 73.4375
PHY-3002 : Step(110): len = 228946, overlap = 74.0312
PHY-3002 : Step(111): len = 228785, overlap = 78.4062
PHY-3002 : Step(112): len = 230376, overlap = 78.3438
PHY-3002 : Step(113): len = 230751, overlap = 77.9062
PHY-3002 : Step(114): len = 230083, overlap = 77.5
PHY-3002 : Step(115): len = 231099, overlap = 76.5312
PHY-3002 : Step(116): len = 231019, overlap = 76.625
PHY-3002 : Step(117): len = 230372, overlap = 76.4375
PHY-3002 : Step(118): len = 228895, overlap = 76.3125
PHY-3002 : Step(119): len = 227065, overlap = 79.125
PHY-3002 : Step(120): len = 226134, overlap = 81.5938
PHY-3002 : Step(121): len = 226300, overlap = 78.8438
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000199808
PHY-3002 : Step(122): len = 227709, overlap = 81
PHY-3002 : Step(123): len = 227977, overlap = 81
PHY-3002 : Step(124): len = 228602, overlap = 81
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.018165s wall, 0.015625s user + 0.031250s system = 0.046875s CPU (258.1%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 35%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/9576.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 362696, over cnt = 1221(3%), over = 5698, worst = 38
PHY-1001 : End global iterations;  0.452247s wall, 0.718750s user + 0.046875s system = 0.765625s CPU (169.3%)

PHY-1001 : Congestion index: top1 = 74.87, top5 = 53.21, top10 = 43.34, top15 = 37.27.
PHY-3001 : End congestion estimation;  0.583938s wall, 0.859375s user + 0.046875s system = 0.906250s CPU (155.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 9573 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.231094s wall, 0.203125s user + 0.015625s system = 0.218750s CPU (94.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.94788e-06
PHY-3002 : Step(125): len = 312750, overlap = 54.8438
PHY-3002 : Step(126): len = 311675, overlap = 60.9375
PHY-3002 : Step(127): len = 297171, overlap = 54.9062
PHY-3002 : Step(128): len = 295413, overlap = 58.3438
PHY-3002 : Step(129): len = 280282, overlap = 73.25
PHY-3002 : Step(130): len = 279651, overlap = 76.3438
PHY-3002 : Step(131): len = 269864, overlap = 81.6875
PHY-3002 : Step(132): len = 269979, overlap = 82.2812
PHY-3002 : Step(133): len = 264731, overlap = 87.9375
PHY-3002 : Step(134): len = 264236, overlap = 88.4375
PHY-3002 : Step(135): len = 263026, overlap = 86.8125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.58958e-05
PHY-3002 : Step(136): len = 262000, overlap = 90.0938
PHY-3002 : Step(137): len = 262053, overlap = 90.0938
PHY-3002 : Step(138): len = 262413, overlap = 91.2812
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.17915e-05
PHY-3002 : Step(139): len = 265667, overlap = 85.4375
PHY-3002 : Step(140): len = 265667, overlap = 85.4375
PHY-3002 : Step(141): len = 266486, overlap = 80.9688
PHY-3002 : Step(142): len = 266659, overlap = 80.875
PHY-3002 : Step(143): len = 274241, overlap = 64.9375
PHY-3002 : Step(144): len = 278587, overlap = 59.8125
PHY-3002 : Step(145): len = 277457, overlap = 59.125
PHY-3002 : Step(146): len = 277442, overlap = 58.875
PHY-3002 : Step(147): len = 277276, overlap = 57.3438
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.3583e-05
PHY-3002 : Step(148): len = 279417, overlap = 55.0625
PHY-3002 : Step(149): len = 280271, overlap = 55.8438
PHY-3002 : Step(150): len = 289399, overlap = 55.375
PHY-3002 : Step(151): len = 306532, overlap = 44.9062
PHY-3002 : Step(152): len = 297211, overlap = 41.2188
PHY-3002 : Step(153): len = 296799, overlap = 41.2812
PHY-3002 : Step(154): len = 291512, overlap = 43.9688
PHY-3002 : Step(155): len = 288285, overlap = 36.9688
PHY-3002 : Step(156): len = 287533, overlap = 37.0625
PHY-3002 : Step(157): len = 286533, overlap = 40.0938
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000127166
PHY-3002 : Step(158): len = 292979, overlap = 29.625
PHY-3002 : Step(159): len = 293793, overlap = 29.125
PHY-3002 : Step(160): len = 304481, overlap = 25.1875
PHY-3002 : Step(161): len = 306631, overlap = 25.2812
PHY-3002 : Step(162): len = 312395, overlap = 27.25
PHY-3002 : Step(163): len = 314506, overlap = 25.8438
PHY-3002 : Step(164): len = 315992, overlap = 19.3125
PHY-3002 : Step(165): len = 317539, overlap = 14.375
PHY-3002 : Step(166): len = 319573, overlap = 15.375
PHY-3002 : Step(167): len = 312644, overlap = 15.625
PHY-3002 : Step(168): len = 312259, overlap = 15.625
PHY-3002 : Step(169): len = 307547, overlap = 20.4062
PHY-3002 : Step(170): len = 306915, overlap = 20.9062
PHY-3002 : Step(171): len = 304886, overlap = 21.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000254332
PHY-3002 : Step(172): len = 306157, overlap = 21.0312
PHY-3002 : Step(173): len = 306939, overlap = 20.7188
PHY-3002 : Step(174): len = 310850, overlap = 19.5
PHY-3002 : Step(175): len = 314119, overlap = 17.9688
PHY-3002 : Step(176): len = 312180, overlap = 17.2188
PHY-3002 : Step(177): len = 311899, overlap = 17.2188
PHY-3002 : Step(178): len = 310823, overlap = 16.5312
PHY-3002 : Step(179): len = 310614, overlap = 16.6875
PHY-3002 : Step(180): len = 310138, overlap = 12.3438
PHY-3002 : Step(181): len = 310627, overlap = 10.8125
PHY-3002 : Step(182): len = 312331, overlap = 10.3125
PHY-3002 : Step(183): len = 312474, overlap = 10.375
PHY-3002 : Step(184): len = 311654, overlap = 10.0312
PHY-3002 : Step(185): len = 311776, overlap = 7.59375
PHY-3002 : Step(186): len = 310289, overlap = 7.90625
PHY-3002 : Step(187): len = 309920, overlap = 7.90625
PHY-3002 : Step(188): len = 309920, overlap = 7.90625
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000508664
PHY-3002 : Step(189): len = 311088, overlap = 11.2812
PHY-3002 : Step(190): len = 312165, overlap = 11.0312
PHY-3002 : Step(191): len = 316138, overlap = 11.8438
PHY-3002 : Step(192): len = 317263, overlap = 12.7188
PHY-3002 : Step(193): len = 318847, overlap = 13.5625
PHY-3002 : Step(194): len = 319689, overlap = 12.8125
PHY-3002 : Step(195): len = 320104, overlap = 14.0625
PHY-3002 : Step(196): len = 320177, overlap = 13.875
PHY-3002 : Step(197): len = 320502, overlap = 11.125
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00101733
PHY-3002 : Step(198): len = 321276, overlap = 11.4375
PHY-3002 : Step(199): len = 322498, overlap = 8.875
PHY-3002 : Step(200): len = 325186, overlap = 9
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 35%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 27/9576.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 362792, over cnt = 1217(3%), over = 5458, worst = 47
PHY-1001 : End global iterations;  0.497753s wall, 0.781250s user + 0.140625s system = 0.921875s CPU (185.2%)

PHY-1001 : Congestion index: top1 = 70.15, top5 = 48.95, top10 = 39.74, top15 = 34.40.
PHY-3001 : End congestion estimation;  0.639140s wall, 0.921875s user + 0.140625s system = 1.062500s CPU (166.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 9573 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.243319s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (96.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.25543e-05
PHY-3002 : Step(201): len = 325240, overlap = 105.781
PHY-3002 : Step(202): len = 327968, overlap = 104.094
PHY-3002 : Step(203): len = 321951, overlap = 82.7812
PHY-3002 : Step(204): len = 321244, overlap = 73.125
PHY-3002 : Step(205): len = 317374, overlap = 67.4375
PHY-3002 : Step(206): len = 316916, overlap = 58.7188
PHY-3002 : Step(207): len = 312614, overlap = 53.8438
PHY-3002 : Step(208): len = 312299, overlap = 51.5312
PHY-3002 : Step(209): len = 307213, overlap = 56.3125
PHY-3002 : Step(210): len = 307022, overlap = 57.5
PHY-3002 : Step(211): len = 304706, overlap = 53.125
PHY-3002 : Step(212): len = 304606, overlap = 54.1875
PHY-3002 : Step(213): len = 303619, overlap = 50.75
PHY-3002 : Step(214): len = 300925, overlap = 52
PHY-3002 : Step(215): len = 300925, overlap = 52
PHY-3002 : Step(216): len = 300042, overlap = 51.4375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000165109
PHY-3002 : Step(217): len = 305630, overlap = 46.5312
PHY-3002 : Step(218): len = 307621, overlap = 46.3438
PHY-3002 : Step(219): len = 311076, overlap = 39.625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000330217
PHY-3002 : Step(220): len = 313957, overlap = 35.6562
PHY-3002 : Step(221): len = 316491, overlap = 38.4062
PHY-3002 : Step(222): len = 318561, overlap = 32.8125
PHY-3002 : Step(223): len = 320163, overlap = 31.3125
PHY-3002 : Step(224): len = 324553, overlap = 28.2188
PHY-3002 : Step(225): len = 326115, overlap = 27.75
PHY-3002 : Step(226): len = 326690, overlap = 24.8438
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 36363, tnet num: 9573, tinst num: 7444, tnode num: 45810, tedge num: 69431.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.354682s wall, 1.343750s user + 0.000000s system = 1.343750s CPU (99.2%)

RUN-1004 : used memory is 355 MB, reserved memory is 338 MB, peak memory is 372 MB
OPT-1001 : Total overflow 272.62 peak overflow 2.28
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 339/9576.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 374416, over cnt = 1267(3%), over = 4274, worst = 21
PHY-1001 : End global iterations;  0.547420s wall, 0.921875s user + 0.062500s system = 0.984375s CPU (179.8%)

PHY-1001 : Congestion index: top1 = 55.34, top5 = 41.69, top10 = 35.16, top15 = 31.41.
PHY-1001 : End incremental global routing;  0.683147s wall, 1.046875s user + 0.062500s system = 1.109375s CPU (162.4%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 9573 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.262179s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (101.3%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.108487s wall, 1.484375s user + 0.062500s system = 1.546875s CPU (139.5%)

OPT-1001 : Current memory(MB): used = 364, reserve = 347, peak = 372.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 7717/9576.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 374416, over cnt = 1267(3%), over = 4274, worst = 21
PHY-1002 : len = 393208, over cnt = 816(2%), over = 1996, worst = 16
PHY-1002 : len = 407560, over cnt = 264(0%), over = 507, worst = 16
PHY-1002 : len = 411992, over cnt = 50(0%), over = 85, worst = 6
PHY-1002 : len = 412808, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End global iterations;  0.572382s wall, 0.796875s user + 0.046875s system = 0.843750s CPU (147.4%)

PHY-1001 : Congestion index: top1 = 49.68, top5 = 38.30, top10 = 33.11, top15 = 30.03.
OPT-1001 : End congestion update;  0.697485s wall, 0.906250s user + 0.046875s system = 0.953125s CPU (136.7%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 9573 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.182735s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (102.6%)

OPT-0007 : Start: WNS 4470 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.880357s wall, 1.093750s user + 0.046875s system = 1.140625s CPU (129.6%)

OPT-1001 : Current memory(MB): used = 367, reserve = 351, peak = 372.
OPT-1001 : End physical optimization;  3.416399s wall, 4.234375s user + 0.109375s system = 4.343750s CPU (127.1%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2728 LUT to BLE ...
SYN-4008 : Packed 2728 LUT and 1618 SEQ to BLE.
SYN-4003 : Packing 1387 remaining SEQ's ...
SYN-4005 : Packed 603 SEQ with LUT/SLICE
SYN-4006 : 708 single LUT's are left
SYN-4006 : 784 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 3512/7296 primitive instances ...
PHY-3001 : End packing;  0.371304s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (101.0%)

PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 3719 instances
RUN-1001 : 1761 mslices, 1761 lslices, 144 pads, 14 brams, 29 dsps
RUN-1001 : There are total 8049 nets
RUN-6004 WARNING: There are 38 nets with only 1 pin.
RUN-1001 : 4976 nets have 2 pins
RUN-1001 : 2121 nets have [3 - 5] pins
RUN-1001 : 755 nets have [6 - 10] pins
RUN-1001 : 91 nets have [11 - 20] pins
RUN-1001 : 60 nets have [21 - 99] pins
RUN-1001 : 8 nets have 100+ pins
PHY-3001 : design contains 3716 instances, 3522 slices, 254 macros(1517 instances: 1031 mslices 486 lslices)
PHY-3001 : Huge net cam_rst_dup_27 with 1242 pins
PHY-3001 : Cell area utilization is 42%
PHY-3001 : After packing: Len = 324597, Over = 77.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 42%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 4325/8049.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 392648, over cnt = 445(1%), over = 664, worst = 6
PHY-1002 : len = 394272, over cnt = 287(0%), over = 366, worst = 5
PHY-1002 : len = 396232, over cnt = 158(0%), over = 191, worst = 3
PHY-1002 : len = 397408, over cnt = 71(0%), over = 85, worst = 3
PHY-1002 : len = 398280, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.557099s wall, 0.812500s user + 0.062500s system = 0.875000s CPU (157.1%)

PHY-1001 : Congestion index: top1 = 46.21, top5 = 35.64, top10 = 30.70, top15 = 27.82.
PHY-3001 : End congestion estimation;  0.717289s wall, 0.968750s user + 0.062500s system = 1.031250s CPU (143.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 31188, tnet num: 8046, tinst num: 3716, tnode num: 38022, tedge num: 63566.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.448530s wall, 1.453125s user + 0.000000s system = 1.453125s CPU (100.3%)

RUN-1004 : used memory is 371 MB, reserved memory is 355 MB, peak memory is 372 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8046 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.699681s wall, 1.703125s user + 0.000000s system = 1.703125s CPU (100.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.83148e-05
PHY-3002 : Step(227): len = 315656, overlap = 79
PHY-3002 : Step(228): len = 312064, overlap = 83.75
PHY-3002 : Step(229): len = 303182, overlap = 88.75
PHY-3002 : Step(230): len = 298511, overlap = 98
PHY-3002 : Step(231): len = 296809, overlap = 99.5
PHY-3002 : Step(232): len = 294554, overlap = 110.75
PHY-3002 : Step(233): len = 292896, overlap = 115.25
PHY-3002 : Step(234): len = 292274, overlap = 117.75
PHY-3002 : Step(235): len = 291801, overlap = 116.25
PHY-3002 : Step(236): len = 291529, overlap = 110.75
PHY-3002 : Step(237): len = 291497, overlap = 109.75
PHY-3002 : Step(238): len = 290643, overlap = 109.25
PHY-3002 : Step(239): len = 290278, overlap = 108.75
PHY-3002 : Step(240): len = 289705, overlap = 114.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.66295e-05
PHY-3002 : Step(241): len = 293912, overlap = 100.5
PHY-3002 : Step(242): len = 295665, overlap = 99.75
PHY-3002 : Step(243): len = 302154, overlap = 90.25
PHY-3002 : Step(244): len = 302945, overlap = 85
PHY-3002 : Step(245): len = 303181, overlap = 86
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000113259
PHY-3002 : Step(246): len = 312221, overlap = 69.25
PHY-3002 : Step(247): len = 314768, overlap = 64.75
PHY-3002 : Step(248): len = 317363, overlap = 52.75
PHY-3002 : Step(249): len = 318396, overlap = 50.75
PHY-3002 : Step(250): len = 319811, overlap = 47.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.904484s wall, 0.578125s user + 1.750000s system = 2.328125s CPU (257.4%)

PHY-3001 : Trial Legalized: Len = 350245
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 41%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 333/8049.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 405264, over cnt = 639(1%), over = 1129, worst = 9
PHY-1002 : len = 409112, over cnt = 414(1%), over = 655, worst = 8
PHY-1002 : len = 412936, over cnt = 190(0%), over = 281, worst = 6
PHY-1002 : len = 415400, over cnt = 43(0%), over = 51, worst = 5
PHY-1002 : len = 416168, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.046685s wall, 1.593750s user + 0.140625s system = 1.734375s CPU (165.7%)

PHY-1001 : Congestion index: top1 = 43.28, top5 = 34.67, top10 = 30.69, top15 = 28.15.
PHY-3001 : End congestion estimation;  1.224079s wall, 1.765625s user + 0.140625s system = 1.906250s CPU (155.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8046 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.242742s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (103.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.9397e-05
PHY-3002 : Step(251): len = 337674, overlap = 1.75
PHY-3002 : Step(252): len = 329123, overlap = 9.5
PHY-3002 : Step(253): len = 326292, overlap = 13.75
PHY-3002 : Step(254): len = 325383, overlap = 15.75
PHY-3002 : Step(255): len = 324712, overlap = 17
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009813s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (159.2%)

PHY-3001 : Legalized: Len = 333827, Over = 0
PHY-3001 : Spreading special nets. 32 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.026272s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (118.9%)

PHY-3001 : 39 instances has been re-located, deltaX = 4, deltaY = 21, maxDist = 1.
PHY-3001 : Final: Len = 334281, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 31188, tnet num: 8046, tinst num: 3716, tnode num: 38022, tedge num: 63566.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.504234s wall, 1.500000s user + 0.000000s system = 1.500000s CPU (99.7%)

RUN-1004 : used memory is 368 MB, reserved memory is 357 MB, peak memory is 382 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3589/8049.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 397392, over cnt = 545(1%), over = 807, worst = 6
PHY-1002 : len = 399520, over cnt = 322(0%), over = 412, worst = 5
PHY-1002 : len = 402384, over cnt = 126(0%), over = 152, worst = 4
PHY-1002 : len = 403008, over cnt = 77(0%), over = 88, worst = 3
PHY-1002 : len = 404200, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.773254s wall, 1.015625s user + 0.015625s system = 1.031250s CPU (133.4%)

PHY-1001 : Congestion index: top1 = 42.05, top5 = 34.34, top10 = 30.39, top15 = 27.80.
PHY-1001 : End incremental global routing;  0.941531s wall, 1.203125s user + 0.015625s system = 1.218750s CPU (129.4%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8046 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.249845s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (100.1%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.357762s wall, 1.593750s user + 0.015625s system = 1.609375s CPU (118.5%)

OPT-1001 : Current memory(MB): used = 376, reserve = 361, peak = 382.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 6923/8049.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 404200, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.049809s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (94.1%)

PHY-1001 : Congestion index: top1 = 42.05, top5 = 34.34, top10 = 30.39, top15 = 27.80.
OPT-1001 : End congestion update;  0.195068s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (104.1%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 8046 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.163154s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (95.8%)

OPT-0007 : Start: WNS 4295 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.358366s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (100.3%)

OPT-1001 : Current memory(MB): used = 377, reserve = 362, peak = 382.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 8046 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.164435s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (104.5%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 6923/8049.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 404200, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.050382s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (124.1%)

PHY-1001 : Congestion index: top1 = 42.05, top5 = 34.34, top10 = 30.39, top15 = 27.80.
PHY-1001 : End incremental global routing;  0.197735s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (94.8%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8046 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.242168s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (103.2%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 6923/8049.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 404200, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.051877s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (90.4%)

PHY-1001 : Congestion index: top1 = 42.05, top5 = 34.34, top10 = 30.39, top15 = 27.80.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 8046 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.165127s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (104.1%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 4295 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 41.655172
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  4.262962s wall, 4.500000s user + 0.015625s system = 4.515625s CPU (105.9%)

RUN-1003 : finish command "place" in  26.558683s wall, 51.000000s user + 13.843750s system = 64.843750s CPU (244.2%)

RUN-1004 : used memory is 343 MB, reserved memory is 326 MB, peak memory is 382 MB
RUN-1002 : start command "export_db ov2640_sdram_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 3719 instances
RUN-1001 : 1761 mslices, 1761 lslices, 144 pads, 14 brams, 29 dsps
RUN-1001 : There are total 8049 nets
RUN-6004 WARNING: There are 38 nets with only 1 pin.
RUN-1001 : 4976 nets have 2 pins
RUN-1001 : 2121 nets have [3 - 5] pins
RUN-1001 : 755 nets have [6 - 10] pins
RUN-1001 : 91 nets have [11 - 20] pins
RUN-1001 : 60 nets have [21 - 99] pins
RUN-1001 : 8 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 31188, tnet num: 8046, tinst num: 3716, tnode num: 38022, tedge num: 63566.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.439691s wall, 1.437500s user + 0.000000s system = 1.437500s CPU (99.8%)

RUN-1004 : used memory is 361 MB, reserved memory is 344 MB, peak memory is 396 MB
PHY-1001 : 1761 mslices, 1761 lslices, 144 pads, 14 brams, 29 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 8046 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 383760, over cnt = 714(2%), over = 1264, worst = 9
PHY-1002 : len = 388856, over cnt = 424(1%), over = 636, worst = 8
PHY-1002 : len = 393440, over cnt = 168(0%), over = 232, worst = 5
PHY-1002 : len = 395968, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.926787s wall, 1.421875s user + 0.125000s system = 1.546875s CPU (166.9%)

PHY-1001 : Congestion index: top1 = 41.94, top5 = 34.24, top10 = 30.12, top15 = 27.54.
PHY-1001 : End global routing;  1.082474s wall, 1.593750s user + 0.125000s system = 1.718750s CPU (158.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 399, reserve = 385, peak = 399.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_image_select/mode[3]_syn_29 will be merged with clock u_image_select/mode[3]_syn_26
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/Hu_1[31] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/Hu_1[30] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/Hu_1[29] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/Hu_1[28] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/Hu_1[27] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/Hu_1[26] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/Hu_1[25] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/Hu_1[24] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/Hu_1[23] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/Hu_1[22] is skipped due to 0 input or output
PHY-5010 Similar messages will be suppressed.
PHY-1001 : clock net u_image_process/wrreq_syn_2 will be merged with clock u_image_process/wrreq
PHY-1001 : net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk will be routed on clock mesh
PHY-1001 : Current memory(MB): used = 651, reserve = 638, peak = 651.
PHY-1001 : End build detailed router design. 4.041199s wall, 4.015625s user + 0.031250s system = 4.046875s CPU (100.1%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 102344, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 4.300809s wall, 4.265625s user + 0.031250s system = 4.296875s CPU (99.9%)

PHY-1001 : Current memory(MB): used = 685, reserve = 674, peak = 685.
PHY-1001 : End phase 1; 4.307025s wall, 4.265625s user + 0.031250s system = 4.296875s CPU (99.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 21% nets.
PHY-1001 : Routed 23% nets.
PHY-1001 : Routed 27% nets.
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 39% nets.
PHY-1001 : Patch 3460 net; 5.274289s wall, 5.265625s user + 0.000000s system = 5.265625s CPU (99.8%)

PHY-1022 : len = 938976, over cnt = 259(0%), over = 259, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 692, reserve = 680, peak = 692.
PHY-1001 : End initial routed; 14.251611s wall, 22.484375s user + 0.093750s system = 22.578125s CPU (158.4%)

PHY-1001 : Update timing.....
PHY-1001 : 0/6678(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.643     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.864497s wall, 1.875000s user + 0.000000s system = 1.875000s CPU (100.6%)

PHY-1001 : Current memory(MB): used = 699, reserve = 688, peak = 699.
PHY-1001 : End phase 2; 16.116176s wall, 24.359375s user + 0.093750s system = 24.453125s CPU (151.7%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 938976, over cnt = 259(0%), over = 259, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.028565s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (54.7%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 937720, over cnt = 74(0%), over = 74, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.259826s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (156.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 937280, over cnt = 6(0%), over = 6, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.149453s wall, 0.187500s user + 0.031250s system = 0.218750s CPU (146.4%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 937240, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.062129s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (100.6%)

PHY-1001 : Update timing.....
PHY-1001 : 0/6678(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.643     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.859196s wall, 1.859375s user + 0.000000s system = 1.859375s CPU (100.0%)

PHY-1001 : Commit to database.....
PHY-1001 : 68 feed throughs used by 38 nets
PHY-1001 : End commit to database; 1.014841s wall, 1.015625s user + 0.000000s system = 1.015625s CPU (100.1%)

PHY-1001 : Current memory(MB): used = 741, reserve = 731, peak = 741.
PHY-1001 : End phase 3; 3.544749s wall, 3.703125s user + 0.046875s system = 3.750000s CPU (105.8%)

PHY-1003 : Routed, final wirelength = 937240
PHY-1001 : Current memory(MB): used = 743, reserve = 733, peak = 743.
PHY-1001 : End export database. 0.026049s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (60.0%)

PHY-1001 : End detail routing;  28.353371s wall, 36.656250s user + 0.218750s system = 36.875000s CPU (130.1%)

RUN-1003 : finish command "route" in  31.195437s wall, 40.015625s user + 0.343750s system = 40.359375s CPU (129.4%)

RUN-1004 : used memory is 703 MB, reserved memory is 694 MB, peak memory is 743 MB
RUN-1002 : start command "report_area -io_info -file ov2640_sdram_phy.area"
RUN-1001 : standard
***Report Model: test_camera Device: EG4S20BG256***

IO Statistics
#IO                        89
  #input                   29
  #output                  59
  #inout                    1

Utilization Statistics
#lut                     5910   out of  19600   30.15%
#reg                     3014   out of  19600   15.38%
#le                      6692
  #lut only              3678   out of   6692   54.96%
  #reg only               782   out of   6692   11.69%
  #lut&reg               2232   out of   6692   33.35%
#dsp                       29   out of     29  100.00%
#bram                      12   out of     64   18.75%
  #bram9k                   0
  #fifo9k                  12
#bram32k                    2   out of     16   12.50%
#pad                       89   out of    188   47.34%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                      11   out of     16   68.75%

Clock Resource Statistics
Index     ClockNet                                                   Type               DriverType         Driver                                                                         Fanout
#1        u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk    GCLK               io                 cam_pclk_syn_9.di                                                              1450
#2        u_pll/clk0_buf                                             GCLK               pll                u_pll/pll_inst.clkc0                                                           191
#3        vga_clk_dup_1                                              GCLK               pll                u_pll/pll_inst.clkc2                                                           43
#4        u_camera_init/divider2[8]                                  GCLK               lslice             u_camera_init/reg3_syn_53.q1                                                   22
#5        u_camera_init/u_i2c_write/clk                              GCLK               pll                u_pll/pll_inst.clkc4                                                           22
#6        u_camera_init/divider2[7]                                  GCLK               lslice             u_camera_init/add2_syn_56.q1                                                   18
#7        u_image_process/wrreq                                      GCLK               mslice             u_image_process/u_RGBYCbCr/reg7_syn_24.f0                                      11
#8        u_image_select/mode[3]_syn_26                              GCLK               mslice             u_image_process/u_Median_Gray_2/u_three_martix/u_fifo_2/fifo_inst_syn_16.f0    10
#9        clk_24m_dup_1                                              GCLK               io                 clk_24m_syn_2.di                                                               6
#10       Sdram_Control_4Port/SDRAM_CLK                              GCLK               pll                u_pll/pll_inst.clkc1                                                           0
#11       clk_cam                                                    GCLK               pll                u_pll/pll_inst.clkc3                                                           0


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
   Switch[5]       INPUT         P6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[4]       INPUT         M6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[3]       INPUT         T6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[2]       INPUT         T5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[1]       INPUT         R5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[0]       INPUT         T4        LVCMOS25          N/A          PULLUP      NONE    
  cam_data[7]      INPUT        H13        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[6]      INPUT        G16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[5]      INPUT        H16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[4]      INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[3]      INPUT        K15        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[2]      INPUT        K16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[1]      INPUT        J16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[0]      INPUT        H15        LVCMOS33          N/A          PULLUP      NONE    
   cam_href        INPUT        F15        LVCMOS33          N/A          PULLUP      NONE    
   cam_pclk        INPUT        K12        LVCMOS33          N/A          PULLUP      NONE    
   cam_vsync       INPUT        E15        LVCMOS33          N/A          PULLUP      NONE    
    clk_24m        INPUT        K14        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT        G11        LVCMOS33          N/A          PULLUP      NONE    
    Led[15]       OUTPUT        T13        LVCMOS25           8            NONE       NONE    
    Led[14]       OUTPUT        T12        LVCMOS25           8            NONE       NONE    
    Led[13]       OUTPUT        R12        LVCMOS25           8            NONE       NONE    
    Led[12]       OUTPUT         M7        LVCMOS25           8            NONE       NONE    
    Led[11]       OUTPUT         T9        LVCMOS25           8            NONE       NONE    
    Led[10]       OUTPUT         T8        LVCMOS25           8            NONE       NONE    
    Led[9]        OUTPUT         T7        LVCMOS25           8            NONE       NONE    
    Led[8]        OUTPUT         R7        LVCMOS25           8            NONE       NONE    
    Led[7]        OUTPUT         P5        LVCMOS25           8            NONE       NONE    
    Led[6]        OUTPUT         N5        LVCMOS25           8            NONE       NONE    
    Led[5]        OUTPUT         P4        LVCMOS25           8            NONE       NONE    
    Led[4]        OUTPUT         M5        LVCMOS25           8            NONE       NONE    
    Led[3]        OUTPUT         N4        LVCMOS25           8            NONE       NONE    
    Led[2]        OUTPUT         N3        LVCMOS25           8            NONE       NONE    
    Led[1]        OUTPUT         M4        LVCMOS25           8            NONE       NONE    
    Led[0]        OUTPUT         M3        LVCMOS25           8            NONE       NONE    
   cam_pwdn       OUTPUT        F14        LVCMOS33           8            NONE       NONE    
    cam_rst       OUTPUT        F13        LVCMOS33           8            NONE       NONE    
   cam_soic       OUTPUT        D16        LVCMOS33           8           PULLUP      NONE    
   cam_xclk       OUTPUT        J12        LVCMOS33           8            NONE       NONE    
   vga_b[7]       OUTPUT         C1        LVCMOS25           8            NONE       NONE    
   vga_b[6]       OUTPUT         D1        LVCMOS25           8            NONE       NONE    
   vga_b[5]       OUTPUT         E2        LVCMOS25           8            NONE       NONE    
   vga_b[4]       OUTPUT         G3        LVCMOS25           8            NONE       NONE    
   vga_b[3]       OUTPUT         E1        LVCMOS25           8            NONE       NONE    
   vga_b[2]       OUTPUT         F2        LVCMOS25           8            NONE       NONE    
   vga_b[1]       OUTPUT         F1        LVCMOS25           8            NONE       NONE    
   vga_b[0]       OUTPUT         G1        LVCMOS25           8            NONE       NONE    
    vga_clk       OUTPUT         H2        LVCMOS25           8            NONE       NONE    
   vga_g[7]       OUTPUT         H5        LVCMOS25           8            NONE       NONE    
   vga_g[6]       OUTPUT         H1        LVCMOS25           8            NONE       NONE    
   vga_g[5]       OUTPUT         J6        LVCMOS25           8            NONE       NONE    
   vga_g[4]       OUTPUT         H3        LVCMOS25           8            NONE       NONE    
   vga_g[3]       OUTPUT         J1        LVCMOS25           8            NONE       NONE    
   vga_g[2]       OUTPUT         K1        LVCMOS25           8            NONE       NONE    
   vga_g[1]       OUTPUT         K2        LVCMOS25           8            NONE       NONE    
   vga_g[0]       OUTPUT         L1        LVCMOS25           8            NONE       NONE    
   vga_hsync      OUTPUT         J3        LVCMOS25           8            NONE       NONE    
   vga_r[7]       OUTPUT         K6        LVCMOS25           8            NONE       NONE    
   vga_r[6]       OUTPUT         K3        LVCMOS25           8            NONE       NONE    
   vga_r[5]       OUTPUT         K5        LVCMOS25           8            NONE       NONE    
   vga_r[4]       OUTPUT         L4        LVCMOS25           8            NONE       NONE    
   vga_r[3]       OUTPUT         M1        LVCMOS25           8            NONE       NONE    
   vga_r[2]       OUTPUT         M2        LVCMOS25           8            NONE       NONE    
   vga_r[1]       OUTPUT         L3        LVCMOS25           8            NONE       NONE    
   vga_r[0]       OUTPUT         L5        LVCMOS25           8            NONE       NONE    
   vga_vsync      OUTPUT         J4        LVCMOS25           8            NONE       NONE    
   cam_soid        INOUT        D14        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------------------------------------+
|Instance                              |Module                                     |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------------------------------------+
|top                                   |test_camera                                |6692   |4393    |1517    |3014    |14      |29      |
|  Sdram_Control_4Port                 |Sdram_Control_4Port                        |686    |471     |123     |399     |2       |0       |
|    command1                          |command                                    |47     |47      |0       |44      |0       |0       |
|    control1                          |control_interface                          |96     |66      |24      |50      |0       |0       |
|    data_path1                        |sdr_data_path                              |3      |3       |0       |1       |0       |0       |
|    read_fifo1                        |Sdram_RD_FIFO                              |132    |82      |18      |105     |1       |0       |
|      dcfifo_component                |softfifo                                   |132    |82      |18      |105     |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |39     |28      |0       |39      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |37     |33      |0       |37      |0       |0       |
|    sdram1                            |sdram                                      |2      |2       |0       |1       |0       |0       |
|    write_fifo1                       |Sdram_WR_FIFO                              |127    |68      |18      |97      |1       |0       |
|      dcfifo_component                |softfifo                                   |127    |68      |18      |97      |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |39     |25      |0       |39      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |33     |21      |0       |33      |0       |0       |
|  u_Mode_Switch                       |Mode_Switch                                |11     |11      |0       |9       |0       |0       |
|  u_cam_vga_out                       |Driver                                     |153    |88      |64      |35      |0       |0       |
|  u_camera_init                       |camera_init                                |563    |547     |9       |86      |0       |0       |
|    u_i2c_write                       |i2c_module                                 |184    |178     |0       |45      |0       |0       |
|  u_camera_reader                     |camera_reader                              |87     |45      |17      |53      |0       |0       |
|  u_image_process                     |image_process                              |4853   |2972    |1226    |2333    |12      |29      |
|    u_Dilation_Detector               |Dilation_Detector                          |180    |121     |45      |84      |2       |0       |
|      u_three_martix_4                |three_martix                               |169    |114     |45      |73      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |1       |1       |0       |
|    u_Erosion_Detector                |Erosion_Detector                           |176    |120     |45      |77      |2       |0       |
|      u_three_martix_3                |three_martix                               |170    |116     |45      |71      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |2      |2       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |4      |4       |0       |2       |1       |0       |
|    u_Hu_Invariant_moment             |Hu_Invariant_moment                        |1793   |1125    |410     |961     |0       |27      |
|      u_Divider_1                     |Divider                                    |161    |97      |32      |90      |0       |0       |
|      u_Divider_2                     |Divider                                    |113    |80      |32      |45      |0       |0       |
|      u_Divider_3                     |Divider_32                                 |265    |134     |46      |162     |0       |0       |
|      u_Divider_4                     |Divider_32                                 |199    |95      |46      |99      |0       |0       |
|      u_Divider_5                     |Divider_32                                 |192    |96      |46      |91      |0       |0       |
|    u_Median_Gray                     |Median_Gray                                |156    |101     |45      |63      |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |4      |3       |0       |4       |0       |0       |
|      u_three_martix                  |three_martix                               |152    |98      |45      |59      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_Median_Gray_2                   |Median_Gray                                |734    |425     |235     |275     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |497    |307     |190     |132     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |90     |60      |30      |32      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |90     |60      |30      |24      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |84     |54      |30      |28      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |48     |28      |20      |12      |0       |0       |
|        u_Sort3_5                     |Sort3                                      |68     |38      |30      |13      |0       |0       |
|        u_Sort3_6                     |Sort3                                      |50     |30      |20      |9       |0       |0       |
|        u_Sort3_7                     |Sort3                                      |67     |37      |30      |14      |0       |0       |
|      u_three_martix                  |three_martix                               |237    |118     |45      |143     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |2      |2       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |4      |4       |0       |2       |1       |0       |
|    u_Median_Gray_3                   |Median_Gray                                |722    |435     |235     |256     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |493    |303     |190     |117     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |84     |54      |30      |28      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |84     |54      |30      |31      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |86     |56      |30      |27      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |50     |30      |20      |8       |0       |0       |
|        u_Sort3_5                     |Sort3                                      |71     |41      |30      |8       |0       |0       |
|        u_Sort3_6                     |Sort3                                      |48     |28      |20      |7       |0       |0       |
|        u_Sort3_7                     |Sort3                                      |70     |40      |30      |8       |0       |0       |
|      u_three_martix                  |three_martix                               |229    |132     |45      |139     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |0       |1       |0       |
|    u_Perimeter_aera                  |Perimeter_aera                             |422    |279     |85      |218     |0       |1       |
|      u_Divider_1                     |Divider                                    |194    |104     |32      |121     |0       |0       |
|    u_RGBYCbCr                        |RGBYCbCr                                   |127    |28      |14      |105     |0       |1       |
|    u_Sobel_Process                   |Sobel_Process                              |374    |203     |92      |180     |2       |0       |
|      u_Caculate_Sobel                |Caculate_Sobel                             |143    |95      |47      |45      |0       |0       |
|      u_three_martix_2                |three_martix                               |231    |108     |45      |135     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |2      |2       |0       |1       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |3      |3       |0       |1       |1       |0       |
|  u_image_select                      |image_select                               |183    |145     |36      |63      |0       |0       |
|  u_pll                               |ip_pll                                     |0      |0       |0       |0       |0       |0       |
|  u_vga_display                       |vga_display                                |102    |78      |24      |31      |0       |0       |
+---------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       4907  
    #2          2       1128  
    #3          3       591   
    #4          4       354   
    #5        5-10      767   
    #6        11-50     115   
    #7       51-100      15   
    #8       101-500     3    
    #9        >500       1    
  Average     2.68            

RUN-1002 : start command "export_db ov2640_sdram_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db ov2640_sdram_pr.db" in  1.121380s wall, 1.765625s user + 0.031250s system = 1.796875s CPU (160.2%)

RUN-1004 : used memory is 703 MB, reserved memory is 695 MB, peak memory is 756 MB
RUN-1002 : start command "export_bid ov2640_sdram_inst.bid"
RUN-1002 : start command "bitgen -bit ov2640_sdram.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 3716
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 8049, pip num: 71912
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 68
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 3107 valid insts, and 212264 bits set as '1'.
BIT-1004 : the usercode register value: 00000000000100110000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file ov2640_sdram.bit.
RUN-1003 : finish command "bitgen -bit ov2640_sdram.bit" in  6.091183s wall, 76.718750s user + 0.531250s system = 77.250000s CPU (1268.2%)

RUN-1004 : used memory is 703 MB, reserved memory is 699 MB, peak memory is 886 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20221031_184115.log"
