{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1665169673078 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1665169673079 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 07 16:07:52 2022 " "Processing started: Fri Oct 07 16:07:52 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1665169673079 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1665169673079 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pratica2 -c pratica2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off pratica2 -c pratica2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1665169673079 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1665169673499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "rom.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/rom.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665169673541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665169673541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/ram.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665169673543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665169673543 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "r0 R0 pratica2.v(10) " "Verilog HDL Declaration information at pratica2.v(10): object \"r0\" differs only in case from object \"R0\" in the same scope" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1665169673546 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "r1 R1 pratica2.v(10) " "Verilog HDL Declaration information at pratica2.v(10): object \"r1\" differs only in case from object \"R1\" in the same scope" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1665169673546 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "r2 R2 pratica2.v(10) " "Verilog HDL Declaration information at pratica2.v(10): object \"r2\" differs only in case from object \"R2\" in the same scope" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1665169673546 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "r3 R3 pratica2.v(10) " "Verilog HDL Declaration information at pratica2.v(10): object \"r3\" differs only in case from object \"R3\" in the same scope" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1665169673546 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "r4 R4 pratica2.v(10) " "Verilog HDL Declaration information at pratica2.v(10): object \"r4\" differs only in case from object \"R4\" in the same scope" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1665169673546 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "r5 R5 pratica2.v(10) " "Verilog HDL Declaration information at pratica2.v(10): object \"r5\" differs only in case from object \"R5\" in the same scope" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1665169673546 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "r6 R6 pratica2.v(10) " "Verilog HDL Declaration information at pratica2.v(10): object \"r6\" differs only in case from object \"R6\" in the same scope" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1665169673547 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "pc PC pratica2.v(10) " "Verilog HDL Declaration information at pratica2.v(10): object \"pc\" differs only in case from object \"PC\" in the same scope" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1665169673547 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "g G pratica2.v(10) " "Verilog HDL Declaration information at pratica2.v(10): object \"g\" differs only in case from object \"G\" in the same scope" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1665169673547 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DATA data pratica2.v(9) " "Verilog HDL Declaration information at pratica2.v(9): object \"DATA\" differs only in case from object \"data\" in the same scope" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1665169673547 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr ADDR pratica2.v(10) " "Verilog HDL Declaration information at pratica2.v(10): object \"addr\" differs only in case from object \"ADDR\" in the same scope" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1665169673547 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "dout DOUT pratica2.v(10) " "Verilog HDL Declaration information at pratica2.v(10): object \"dout\" differs only in case from object \"DOUT\" in the same scope" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1665169673547 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "pratica2.v(311) " "Verilog HDL warning at pratica2.v(311): extended using \"x\" or \"z\"" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 311 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1665169673547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pratica2.v 7 7 " "Found 7 design units, including 7 entities, in source file pratica2.v" { { "Info" "ISGN_ENTITY_NAME" "1 pratica2 " "Found entity 1: pratica2" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665169673547 ""} { "Info" "ISGN_ENTITY_NAME" "2 dec3to8 " "Found entity 2: dec3to8" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 281 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665169673547 ""} { "Info" "ISGN_ENTITY_NAME" "3 regn " "Found entity 3: regn" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 303 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665169673547 ""} { "Info" "ISGN_ENTITY_NAME" "4 ULAn " "Found entity 4: ULAn" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 319 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665169673547 ""} { "Info" "ISGN_ENTITY_NAME" "5 programCounter " "Found entity 5: programCounter" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 350 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665169673547 ""} { "Info" "ISGN_ENTITY_NAME" "6 W " "Found entity 6: W" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 374 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665169673547 ""} { "Info" "ISGN_ENTITY_NAME" "7 F " "Found entity 7: F" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 388 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665169673547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665169673547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665169673551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665169673551 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pratica2 " "Elaborating entity \"pratica2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1665169673591 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Select pratica2.v(88) " "Verilog HDL Always Construct warning at pratica2.v(88): inferring latch(es) for variable \"Select\", which holds its previous value in one or more paths through the always construct" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 88 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1665169673592 "|pratica2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Select\[0\] pratica2.v(88) " "Inferred latch for \"Select\[0\]\" at pratica2.v(88)" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665169673592 "|pratica2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Select\[1\] pratica2.v(88) " "Inferred latch for \"Select\[1\]\" at pratica2.v(88)" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665169673593 "|pratica2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Select\[2\] pratica2.v(88) " "Inferred latch for \"Select\[2\]\" at pratica2.v(88)" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665169673593 "|pratica2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Select\[3\] pratica2.v(88) " "Inferred latch for \"Select\[3\]\" at pratica2.v(88)" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665169673593 "|pratica2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec3to8 dec3to8:decX " "Elaborating entity \"dec3to8\" for hierarchy \"dec3to8:decX\"" {  } { { "pratica2.v" "decX" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665169673594 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "pratica2.v(291) " "Verilog HDL Case Statement warning at pratica2.v(291): incomplete case statement has no default case item" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 291 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1665169673595 "|pratica2|dec3to8:decX"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Y pratica2.v(288) " "Verilog HDL Always Construct warning at pratica2.v(288): inferring latch(es) for variable \"Y\", which holds its previous value in one or more paths through the always construct" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 288 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1665169673595 "|pratica2|dec3to8:decX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[0\] pratica2.v(291) " "Inferred latch for \"Y\[0\]\" at pratica2.v(291)" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665169673595 "|pratica2|dec3to8:decX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[1\] pratica2.v(291) " "Inferred latch for \"Y\[1\]\" at pratica2.v(291)" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665169673595 "|pratica2|dec3to8:decX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[2\] pratica2.v(291) " "Inferred latch for \"Y\[2\]\" at pratica2.v(291)" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665169673595 "|pratica2|dec3to8:decX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[3\] pratica2.v(291) " "Inferred latch for \"Y\[3\]\" at pratica2.v(291)" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665169673595 "|pratica2|dec3to8:decX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[4\] pratica2.v(291) " "Inferred latch for \"Y\[4\]\" at pratica2.v(291)" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665169673595 "|pratica2|dec3to8:decX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[5\] pratica2.v(291) " "Inferred latch for \"Y\[5\]\" at pratica2.v(291)" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665169673595 "|pratica2|dec3to8:decX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[6\] pratica2.v(291) " "Inferred latch for \"Y\[6\]\" at pratica2.v(291)" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665169673595 "|pratica2|dec3to8:decX"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:memDados " "Elaborating entity \"ram\" for hierarchy \"ram:memDados\"" {  } { { "pratica2.v" "memDados" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665169673596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram:memDados\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ram:memDados\|altsyncram:altsyncram_component\"" {  } { { "ram.v" "altsyncram_component" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/ram.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665169673628 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram:memDados\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ram:memDados\|altsyncram:altsyncram_component\"" {  } { { "ram.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/ram.v" 50 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665169673630 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram:memDados\|altsyncram:altsyncram_component " "Instantiated megafunction \"ram:memDados\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665169673630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665169673630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file data_mem.mif " "Parameter \"init_file\" = \"data_mem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665169673630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665169673630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665169673630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665169673630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665169673630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665169673630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665169673630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665169673630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665169673630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M4K " "Parameter \"ram_block_type\" = \"M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665169673630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665169673630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665169673630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665169673630 ""}  } { { "ram.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/ram.v" 50 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1665169673630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d0f1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d0f1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d0f1 " "Found entity 1: altsyncram_d0f1" {  } { { "db/altsyncram_d0f1.tdf" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/db/altsyncram_d0f1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665169673686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665169673686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_d0f1 ram:memDados\|altsyncram:altsyncram_component\|altsyncram_d0f1:auto_generated " "Elaborating entity \"altsyncram_d0f1\" for hierarchy \"ram:memDados\|altsyncram:altsyncram_component\|altsyncram_d0f1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665169673687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom rom:memInst " "Elaborating entity \"rom\" for hierarchy \"rom:memInst\"" {  } { { "pratica2.v" "memInst" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665169673691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram rom:memInst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"rom:memInst\|altsyncram:altsyncram_component\"" {  } { { "rom.v" "altsyncram_component" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/rom.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665169673697 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rom:memInst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"rom:memInst\|altsyncram:altsyncram_component\"" {  } { { "rom.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/rom.v" 46 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665169673698 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom:memInst\|altsyncram:altsyncram_component " "Instantiated megafunction \"rom:memInst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665169673698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665169673698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file inst_mem.mif " "Parameter \"init_file\" = \"inst_mem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665169673698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665169673698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665169673698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665169673698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665169673698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665169673698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665169673698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665169673698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665169673698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665169673698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665169673698 ""}  } { { "rom.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/rom.v" 46 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1665169673698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r081.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r081.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r081 " "Found entity 1: altsyncram_r081" {  } { { "db/altsyncram_r081.tdf" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/db/altsyncram_r081.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665169673753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665169673753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r081 rom:memInst\|altsyncram:altsyncram_component\|altsyncram_r081:auto_generated " "Elaborating entity \"altsyncram_r081\" for hierarchy \"rom:memInst\|altsyncram:altsyncram_component\|altsyncram_r081:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665169673755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regn regn:reg_0 " "Elaborating entity \"regn\" for hierarchy \"regn:reg_0\"" {  } { { "pratica2.v" "reg_0" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665169673789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "programCounter programCounter:PC_1 " "Elaborating entity \"programCounter\" for hierarchy \"programCounter:PC_1\"" {  } { { "pratica2.v" "PC_1" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665169673797 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 pratica2.v(365) " "Verilog HDL assignment warning at pratica2.v(365): truncated value with size 32 to match size of target (16)" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 365 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1665169673798 "|pratica2|programCounter:PC_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "W W:wren " "Elaborating entity \"W\" for hierarchy \"W:wren\"" {  } { { "pratica2.v" "wren" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665169673801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULAn ULAn:ula " "Elaborating entity \"ULAn\" for hierarchy \"ULAn:ula\"" {  } { { "pratica2.v" "ula" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665169673804 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "result pratica2.v(326) " "Verilog HDL Always Construct warning at pratica2.v(326): inferring latch(es) for variable \"result\", which holds its previous value in one or more paths through the always construct" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 326 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1665169673805 "|pratica2|ULAn:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[0\] pratica2.v(330) " "Inferred latch for \"result\[0\]\" at pratica2.v(330)" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 330 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665169673805 "|pratica2|ULAn:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[1\] pratica2.v(330) " "Inferred latch for \"result\[1\]\" at pratica2.v(330)" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 330 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665169673805 "|pratica2|ULAn:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[2\] pratica2.v(330) " "Inferred latch for \"result\[2\]\" at pratica2.v(330)" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 330 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665169673805 "|pratica2|ULAn:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[3\] pratica2.v(330) " "Inferred latch for \"result\[3\]\" at pratica2.v(330)" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 330 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665169673805 "|pratica2|ULAn:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[4\] pratica2.v(330) " "Inferred latch for \"result\[4\]\" at pratica2.v(330)" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 330 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665169673805 "|pratica2|ULAn:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[5\] pratica2.v(330) " "Inferred latch for \"result\[5\]\" at pratica2.v(330)" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 330 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665169673805 "|pratica2|ULAn:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[6\] pratica2.v(330) " "Inferred latch for \"result\[6\]\" at pratica2.v(330)" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 330 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665169673805 "|pratica2|ULAn:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[7\] pratica2.v(330) " "Inferred latch for \"result\[7\]\" at pratica2.v(330)" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 330 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665169673805 "|pratica2|ULAn:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[8\] pratica2.v(330) " "Inferred latch for \"result\[8\]\" at pratica2.v(330)" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 330 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665169673805 "|pratica2|ULAn:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[9\] pratica2.v(330) " "Inferred latch for \"result\[9\]\" at pratica2.v(330)" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 330 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665169673805 "|pratica2|ULAn:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[10\] pratica2.v(330) " "Inferred latch for \"result\[10\]\" at pratica2.v(330)" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 330 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665169673805 "|pratica2|ULAn:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[11\] pratica2.v(330) " "Inferred latch for \"result\[11\]\" at pratica2.v(330)" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 330 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665169673805 "|pratica2|ULAn:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[12\] pratica2.v(330) " "Inferred latch for \"result\[12\]\" at pratica2.v(330)" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 330 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665169673805 "|pratica2|ULAn:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[13\] pratica2.v(330) " "Inferred latch for \"result\[13\]\" at pratica2.v(330)" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 330 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665169673805 "|pratica2|ULAn:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[14\] pratica2.v(330) " "Inferred latch for \"result\[14\]\" at pratica2.v(330)" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 330 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665169673805 "|pratica2|ULAn:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[15\] pratica2.v(330) " "Inferred latch for \"result\[15\]\" at pratica2.v(330)" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 330 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665169673805 "|pratica2|ULAn:ula"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "F F:F_1 " "Elaborating entity \"F\" for hierarchy \"F:F_1\"" {  } { { "pratica2.v" "F_1" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665169673807 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1665169674278 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULAn:ula\|result\[0\] " "Latch ULAn:ula\|result\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regn:reg_IR\|dado\[15\] " "Ports D and ENA on the latch are fed by the same signal regn:reg_IR\|dado\[15\]" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 313 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665169674311 ""}  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 330 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665169674311 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULAn:ula\|result\[1\] " "Latch ULAn:ula\|result\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regn:reg_IR\|dado\[15\] " "Ports D and ENA on the latch are fed by the same signal regn:reg_IR\|dado\[15\]" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 313 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665169674312 ""}  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 330 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665169674312 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULAn:ula\|result\[2\] " "Latch ULAn:ula\|result\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regn:reg_IR\|dado\[15\] " "Ports D and ENA on the latch are fed by the same signal regn:reg_IR\|dado\[15\]" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 313 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665169674312 ""}  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 330 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665169674312 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULAn:ula\|result\[3\] " "Latch ULAn:ula\|result\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regn:reg_IR\|dado\[15\] " "Ports D and ENA on the latch are fed by the same signal regn:reg_IR\|dado\[15\]" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 313 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665169674312 ""}  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 330 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665169674312 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULAn:ula\|result\[4\] " "Latch ULAn:ula\|result\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regn:reg_IR\|dado\[15\] " "Ports D and ENA on the latch are fed by the same signal regn:reg_IR\|dado\[15\]" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 313 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665169674312 ""}  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 330 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665169674312 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULAn:ula\|result\[5\] " "Latch ULAn:ula\|result\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regn:reg_IR\|dado\[15\] " "Ports D and ENA on the latch are fed by the same signal regn:reg_IR\|dado\[15\]" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 313 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665169674313 ""}  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 330 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665169674313 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULAn:ula\|result\[6\] " "Latch ULAn:ula\|result\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regn:reg_IR\|dado\[15\] " "Ports D and ENA on the latch are fed by the same signal regn:reg_IR\|dado\[15\]" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 313 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665169674313 ""}  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 330 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665169674313 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULAn:ula\|result\[7\] " "Latch ULAn:ula\|result\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regn:reg_IR\|dado\[15\] " "Ports D and ENA on the latch are fed by the same signal regn:reg_IR\|dado\[15\]" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 313 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665169674313 ""}  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 330 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665169674313 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULAn:ula\|result\[8\] " "Latch ULAn:ula\|result\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regn:reg_IR\|dado\[15\] " "Ports D and ENA on the latch are fed by the same signal regn:reg_IR\|dado\[15\]" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 313 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665169674313 ""}  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 330 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665169674313 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULAn:ula\|result\[9\] " "Latch ULAn:ula\|result\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regn:reg_IR\|dado\[15\] " "Ports D and ENA on the latch are fed by the same signal regn:reg_IR\|dado\[15\]" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 313 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665169674313 ""}  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 330 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665169674313 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULAn:ula\|result\[10\] " "Latch ULAn:ula\|result\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regn:reg_IR\|dado\[15\] " "Ports D and ENA on the latch are fed by the same signal regn:reg_IR\|dado\[15\]" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 313 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665169674314 ""}  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 330 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665169674314 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULAn:ula\|result\[11\] " "Latch ULAn:ula\|result\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regn:reg_IR\|dado\[15\] " "Ports D and ENA on the latch are fed by the same signal regn:reg_IR\|dado\[15\]" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 313 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665169674314 ""}  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 330 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665169674314 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULAn:ula\|result\[12\] " "Latch ULAn:ula\|result\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regn:reg_IR\|dado\[15\] " "Ports D and ENA on the latch are fed by the same signal regn:reg_IR\|dado\[15\]" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 313 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665169674314 ""}  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 330 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665169674314 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULAn:ula\|result\[13\] " "Latch ULAn:ula\|result\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regn:reg_IR\|dado\[15\] " "Ports D and ENA on the latch are fed by the same signal regn:reg_IR\|dado\[15\]" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 313 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665169674314 ""}  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 330 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665169674314 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULAn:ula\|result\[14\] " "Latch ULAn:ula\|result\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regn:reg_IR\|dado\[15\] " "Ports D and ENA on the latch are fed by the same signal regn:reg_IR\|dado\[15\]" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 313 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665169674315 ""}  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 330 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665169674315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULAn:ula\|result\[15\] " "Latch ULAn:ula\|result\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regn:reg_IR\|dado\[15\] " "Ports D and ENA on the latch are fed by the same signal regn:reg_IR\|dado\[15\]" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 313 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665169674315 ""}  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 330 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665169674315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Select\[1\] " "Latch Select\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tstep_Q.T0 " "Ports D and ENA on the latch are fed by the same signal Tstep_Q.T0" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665169674315 ""}  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 88 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665169674315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Select\[3\] " "Latch Select\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tstep_Q.T5 " "Ports D and ENA on the latch are fed by the same signal Tstep_Q.T5" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665169674315 ""}  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 88 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665169674315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Select\[0\] " "Latch Select\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tstep_Q.T0 " "Ports D and ENA on the latch are fed by the same signal Tstep_Q.T0" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665169674315 ""}  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 88 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665169674315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Select\[2\] " "Latch Select\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tstep_Q.T0 " "Ports D and ENA on the latch are fed by the same signal Tstep_Q.T0" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665169674316 ""}  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 88 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665169674316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dec3to8:decX\|Y\[1\] " "Latch dec3to8:decX\|Y\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regn:reg_IR\|dado\[9\] " "Ports D and ENA on the latch are fed by the same signal regn:reg_IR\|dado\[9\]" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 313 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665169674316 ""}  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 291 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665169674316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dec3to8:decX\|Y\[2\] " "Latch dec3to8:decX\|Y\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regn:reg_IR\|dado\[9\] " "Ports D and ENA on the latch are fed by the same signal regn:reg_IR\|dado\[9\]" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 313 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665169674316 ""}  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 291 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665169674316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dec3to8:decX\|Y\[0\] " "Latch dec3to8:decX\|Y\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regn:reg_IR\|dado\[9\] " "Ports D and ENA on the latch are fed by the same signal regn:reg_IR\|dado\[9\]" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 313 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665169674317 ""}  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 291 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665169674317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dec3to8:decX\|Y\[3\] " "Latch dec3to8:decX\|Y\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regn:reg_IR\|dado\[9\] " "Ports D and ENA on the latch are fed by the same signal regn:reg_IR\|dado\[9\]" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 313 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665169674317 ""}  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 291 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665169674317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dec3to8:decX\|Y\[6\] " "Latch dec3to8:decX\|Y\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regn:reg_IR\|dado\[10\] " "Ports D and ENA on the latch are fed by the same signal regn:reg_IR\|dado\[10\]" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 313 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665169674317 ""}  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 291 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665169674317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dec3to8:decX\|Y\[5\] " "Latch dec3to8:decX\|Y\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regn:reg_IR\|dado\[9\] " "Ports D and ENA on the latch are fed by the same signal regn:reg_IR\|dado\[9\]" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 313 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665169674318 ""}  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 291 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665169674318 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dec3to8:decX\|Y\[4\] " "Latch dec3to8:decX\|Y\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regn:reg_IR\|dado\[9\] " "Ports D and ENA on the latch are fed by the same signal regn:reg_IR\|dado\[9\]" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 313 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665169674318 ""}  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 291 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665169674318 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1665169674926 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/ProgramasCEFET/quartus/AOC II/pratica2/output_files/pratica2.map.smsg " "Generated suppressed messages file C:/ProgramasCEFET/quartus/AOC II/pratica2/output_files/pratica2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1665169674994 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1665169675136 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665169675136 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "525 " "Implemented 525 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1665169675214 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1665169675214 ""} { "Info" "ICUT_CUT_TM_LCELLS" "489 " "Implemented 489 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1665169675214 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1665169675214 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1665169675214 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 61 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 61 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4618 " "Peak virtual memory: 4618 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1665169675250 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 07 16:07:55 2022 " "Processing ended: Fri Oct 07 16:07:55 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1665169675250 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1665169675250 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1665169675250 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1665169675250 ""}
