Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Fri May 19 19:22:42 2023
| Host         : theo-ubuntu running 64-bit Ubuntu 22.04.1 LTS
| Command      : report_control_sets -verbose -file tdoa_control_sets_placed.rpt
| Design       : tdoa
| Device       : xc7z020
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   430 |
|    Minimum number of control sets                        |   429 |
|    Addition due to synthesis replication                 |     1 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1078 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   430 |
| >= 0 to < 4        |    39 |
| >= 4 to < 6        |   107 |
| >= 6 to < 8        |    13 |
| >= 8 to < 10       |    15 |
| >= 10 to < 12      |     7 |
| >= 12 to < 14      |    24 |
| >= 14 to < 16      |    11 |
| >= 16              |   214 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            6433 |         1555 |
| No           | No                    | Yes                    |             143 |           46 |
| No           | Yes                   | No                     |             863 |          380 |
| Yes          | No                    | No                     |            2913 |          894 |
| Yes          | No                    | Yes                    |              82 |           21 |
| Yes          | Yes                   | No                     |            2336 |          667 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|               Clock Signal              |                                                                                                                       Enable Signal                                                                                                                      |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |         1.00 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_fifo_mm_s_0/U0/gaxif.COMP_AXI4/axi_rd_sm/axi_read_fsm/gaxi_full_sm.r_last_r0                                                                                                                                                                         | axi_fifo_mm_s_0/U0/gaxif.COMP_AXI4/axi_rd_sm/axi_read_fsm/SR[0]                                                                                                                                                                         |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                           |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                      |                1 |              1 |         1.00 |
|  processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                      |                1 |              1 |         1.00 |
|  processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                           |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                1 |              1 |         1.00 |
|  processing_system7_0/inst/FCLK_CLK0    | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/O                                                                                                                                               | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                  |                1 |              1 |         1.00 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                                     |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  processing_system7_0/inst/FCLK_CLK0    | axis_broadcaster_3/m_axis_tvalid[0]                                                                                                                                                                                                                      | util_vector_logic_0/Res[0]                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  processing_system7_0/inst/FCLK_CLK0    | axis_broadcaster_2/m_axis_tvalid[0]                                                                                                                                                                                                                      | util_vector_logic_0/Res[0]                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  processing_system7_0/inst/FCLK_CLK0    | axis_broadcaster_1/m_axis_tvalid[0]                                                                                                                                                                                                                      | util_vector_logic_0/Res[0]                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  processing_system7_0/inst/FCLK_CLK0    | axis_broadcaster_0/m_axis_tvalid[0]                                                                                                                                                                                                                      | util_vector_logic_0/Res[0]                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  processing_system7_0/inst/FCLK_CLK0    | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/O                                                                                                                                                | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                  |                1 |              1 |         1.00 |
|  processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |         1.00 |
|  processing_system7_0/inst/FCLK_CLK0    | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/O                                                                                                                                               | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                  |                1 |              1 |         1.00 |
|  processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                1 |              2 |         2.00 |
|  processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                                                                          | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                      |                1 |              2 |         2.00 |
|  processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  processing_system7_0/inst/FCLK_CLK0    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
|  processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
|  processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
|  processing_system7_0/inst/FCLK_CLK0    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  processing_system7_0/inst/FCLK_CLK0    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  processing_system7_0/inst/FCLK_CLK0    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                                                                          | axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                     |                2 |              3 |         1.50 |
|  processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                                                                          | axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                   |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_2[0]                                                                                | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                              |                2 |              4 |         2.00 |
|  processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                                                                          | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                             |                2 |              4 |         2.00 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_4[0]                                                                                | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                              |                1 |              4 |         4.00 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[4].active_cnt_reg[33][0]                                                          | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                              |                1 |              4 |         4.00 |
|  processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                                                                          | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                             |                2 |              4 |         2.00 |
|  processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                                                                          | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                            |                1 |              4 |         4.00 |
|  processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                                                                          | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                            |                2 |              4 |         2.00 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[1].active_cnt_reg[9][0]                                                           | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                              |                2 |              4 |         2.00 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_3[0]                                                                                | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                              |                2 |              4 |         2.00 |
|  processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                                                                          | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                            |                2 |              4 |         2.00 |
|  processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                                                                          | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                            |                2 |              4 |         2.00 |
|  processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                                                                          | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                            |                2 |              4 |         2.00 |
|  processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                                                                          | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                             |                2 |              4 |         2.00 |
|  processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                                                                          | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                            |                2 |              4 |         2.00 |
|  processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                                                                          | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                            |                2 |              4 |         2.00 |
|  processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                                                                          | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                            |                2 |              4 |         2.00 |
|  processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                                                                          | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                            |                2 |              4 |         2.00 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[1].active_cnt_reg[11][0]                                                          | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                              |                2 |              4 |         2.00 |
|  processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                                                                          | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                            |                2 |              4 |         2.00 |
|  processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                                                                          | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                            |                2 |              4 |         2.00 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_1[0]                                                                                | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                              |                1 |              4 |         4.00 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_0[0]                                                                                | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                              |                1 |              4 |         4.00 |
|  processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                                                                          | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                             |                2 |              4 |         2.00 |
|  processing_system7_0/inst/FCLK_CLK0    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |              4 |         1.00 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0][0]                                                                                  | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                              |                1 |              4 |         4.00 |
|  processing_system7_0/inst/FCLK_CLK0    | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdy_ff9                                                                                                                                                                                         | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/shift_reg00                                                                                                                                                                     |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                  |                1 |              4 |         4.00 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                               | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1                                                                                                              |                2 |              4 |         2.00 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_master_slots[0].r_issuing_cnt_reg[2][0]                                                                                                                                            | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                              |                2 |              4 |         2.00 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_master_slots[1].r_issuing_cnt_reg[10][0]                                                                                                                                           | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                              |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                             |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                         |                1 |              4 |         4.00 |
|  processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                                                                          | proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                                                                          | ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                |                4 |              4 |         1.00 |
|  processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                                                                          | ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[0]_0                                                                                                                    |                4 |              4 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |         4.00 |
|  processing_system7_0/inst/FCLK_CLK0    | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                             | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                            |                1 |              4 |         4.00 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[5].active_cnt_reg[41][0]                                                          | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                              |                1 |              4 |         4.00 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[0].w_issuing_cnt_reg[2][0]                                                                                                                                            | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                              |                2 |              4 |         2.00 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_6[0]                                                                                | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                              |                1 |              4 |         4.00 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/E[0]                                                                                                                | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                              |                1 |              4 |         4.00 |
|  processing_system7_0/inst/FCLK_CLK0    | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdy_ffa                                                                                                                                                                                         | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/shift_reg10                                                                                                                                                                     |                1 |              4 |         4.00 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_5[0]                                                                                | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                              |                2 |              4 |         2.00 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0][0]                                                                                 | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                              |                1 |              4 |         4.00 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[6].active_cnt_reg[51][0]                                                          | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                              |                1 |              4 |         4.00 |
|  processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                                                                          | system_ila_0/inst/g_inst/inst/SLOT_6.inst_slot0/AXI4LITE.write_ptr[1]_i_1_n_0                                                                                                                                                           |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[6].active_cnt_reg[49][0]                                                          | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                              |                2 |              4 |         2.00 |
|  processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                                                                          | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                            |                2 |              4 |         2.00 |
|  processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                                                                          | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                            |                2 |              4 |         2.00 |
|  processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                                                                          | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[47].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                            |                2 |              4 |         2.00 |
|  processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                                                                          | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[46].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                            |                2 |              4 |         2.00 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[0].active_cnt_reg[1][0]                                                           | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                              |                2 |              4 |         2.00 |
|  processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                                                                          | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[44].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                            |                2 |              4 |         2.00 |
|  processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                                                                          | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[43].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                            |                1 |              4 |         4.00 |
|  processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                                                                          | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[42].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                            |                2 |              4 |         2.00 |
|  processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                                                                          | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[41].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                            |                2 |              4 |         2.00 |
|  processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                                                                          | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                             |                2 |              4 |         2.00 |
|  processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                                                                          | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[40].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                            |                2 |              4 |         2.00 |
|  processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                                                                          | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                            |                2 |              4 |         2.00 |
|  processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                                                                          | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[38].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                            |                2 |              4 |         2.00 |
|  processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                                                                          | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[37].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                            |                2 |              4 |         2.00 |
|  processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                                                                          | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[36].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                            |                2 |              4 |         2.00 |
|  processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                                                                          | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[45].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                            |                1 |              4 |         4.00 |
|  processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                                                                          | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                            |                2 |              4 |         2.00 |
|  processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                                                                          | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                            |                2 |              4 |         2.00 |
|  processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                                                                          | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                            |                2 |              4 |         2.00 |
|  processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                                                                          | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                            |                2 |              4 |         2.00 |
|  processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                                                                          | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                             |                2 |              4 |         2.00 |
|  processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                                                                          | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                            |                2 |              4 |         2.00 |
|  processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                                                                          | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                            |                2 |              4 |         2.00 |
|  processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                                                                          | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                            |                2 |              4 |         2.00 |
|  processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                                                                          | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                            |                2 |              4 |         2.00 |
|  processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                                                                          | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                            |                2 |              4 |         2.00 |
|  processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                                                                          | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                            |                2 |              4 |         2.00 |
|  processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                                                                          | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                            |                2 |              4 |         2.00 |
|  processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                                                                          | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                            |                2 |              4 |         2.00 |
|  processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                                                                          | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[57].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                            |                2 |              4 |         2.00 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/E[0]                                                                                                               | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                              |                2 |              4 |         2.00 |
|  processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                                                                          | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                            |                2 |              4 |         2.00 |
|  processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                                                                          | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                             |                2 |              4 |         2.00 |
|  processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                                                                          | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                             |                2 |              4 |         2.00 |
|  processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                                                                          | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                      |                2 |              4 |         2.00 |
|  processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                                                                          | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                             |                2 |              4 |         2.00 |
|  processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                                                                          | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[62].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                            |                2 |              4 |         2.00 |
|  processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                                                                          | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[61].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                            |                2 |              4 |         2.00 |
|  processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                                                                          | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                             |                2 |              4 |         2.00 |
|  processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                                                                          | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[60].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                            |                2 |              4 |         2.00 |
|  processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                                                                          | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[59].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                            |                2 |              4 |         2.00 |
|  processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                                                                          | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[58].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                            |                2 |              4 |         2.00 |
|  processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                                                                          | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[48].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                            |                2 |              4 |         2.00 |
|  processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                                                                          | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[56].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                            |                2 |              4 |         2.00 |
|  processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                                                                          | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[52].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                            |                2 |              4 |         2.00 |
|  processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                                                                          | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[49].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                            |                2 |              4 |         2.00 |
|  processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                                                                          | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[50].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                            |                2 |              4 |         2.00 |
|  processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                                                                          | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                             |                2 |              4 |         2.00 |
|  processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                                                                          | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[51].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                            |                2 |              4 |         2.00 |
|  processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                                                                          | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[55].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                            |                2 |              4 |         2.00 |
|  processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                                                                          | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[53].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                            |                2 |              4 |         2.00 |
|  processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                                                                          | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[54].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                            |                2 |              4 |         2.00 |
|  processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                                                                          | ps7_0_axi_periph/xbar/inst/s_ready_i_i_1__4_n_0                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                        | ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                               |                1 |              5 |         5.00 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/E[0]                                                                                                                                       | ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                               |                1 |              5 |         5.00 |
|  processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                                                                          | axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                      |                3 |              5 |         1.67 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/bus2ip_addr_i[5]_i_1_n_0                                                                                                                                                                                 | axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_xadc_sampler_0/inst/p_0_in                                                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                3 |              5 |         1.67 |
|  processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                                                                          | ps7_0_axi_periph/xbar/inst/m_valid_i_i_1__2_n_0                                                                                                                                                                                         |                3 |              5 |         1.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SEL                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                2 |              6 |         3.00 |
|  processing_system7_0/inst/FCLK_CLK0    | system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block0                                                                                                                                                                      | system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[5]_i_1_n_0                                                                                                                                           |                2 |              6 |         3.00 |
|  processing_system7_0/inst/FCLK_CLK0    | proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                       | proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                               |                1 |              6 |         6.00 |
|  processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                                                                          | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/reset_out[5]_i_1_n_0                                                                                                                                                      |                1 |              6 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                2 |              6 |         3.00 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_fifo_mm_s_0/U0/gaxif.COMP_AXI4/axi_rd_sm/axi_read_fsm/E[0]                                                                                                                                                                                           | axi_fifo_mm_s_0/U0/gaxif.COMP_AXI4/axi_rd_sm/axi_read_fsm/SR[0]                                                                                                                                                                         |                2 |              6 |         3.00 |
|  processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                                                                          | system_ila_0/inst/g_inst/inst/SLOT_7.inst_slot0/p_0_in                                                                                                                                                                                  |                2 |              6 |         3.00 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_fifo_mm_s_0/U0/gaxif.COMP_AXI4/axi_rd_sm/axi_read_fsm/s_axi4_arready                                                                                                                                                                                 | axi_fifo_mm_s_0/U0/gaxif.COMP_AXI4/axi_rd_sm/axi_read_fsm/SR[0]                                                                                                                                                                         |                4 |              6 |         1.50 |
|  processing_system7_0/inst/FCLK_CLK0    | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                                                    | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                                                         |                2 |              7 |         3.50 |
|  processing_system7_0/inst/FCLK_CLK0    | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                                                    | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                                                         |                2 |              7 |         3.50 |
|  processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                                                                          | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_do_o[0]                                                                                                                                             |                2 |              7 |         3.50 |
|  processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                                                                          | axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                     |                3 |              7 |         2.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                             |                3 |              7 |         2.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                2 |              8 |         4.00 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_fifo_mm_s_0/U0/gaxif.COMP_AXI4/axi_rd_sm/axi_read_fsm/gaxi_full_sm.arlen_cntr_reg[7][0]                                                                                                                                                              | axi_fifo_mm_s_0/U0/gaxif.COMP_AXI4/axi_rd_sm/axi_read_fsm/SR[0]                                                                                                                                                                         |                4 |              8 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                3 |              8 |         2.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_fsk_demod_1/inst/sample_first_rescaled_0                                                                                                                                                                                                             | util_vector_logic_0/Res[0]                                                                                                                                                                                                              |                6 |              8 |         1.33 |
|  processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                2 |              8 |         4.00 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                              | ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                         |                2 |              8 |         4.00 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_fsk_demod_3/inst/sample_first_rescaled_0                                                                                                                                                                                                             | util_vector_logic_0/Res[0]                                                                                                                                                                                                              |                7 |              8 |         1.14 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_fsk_demod_2/inst/sample_first_rescaled_0                                                                                                                                                                                                             | util_vector_logic_0/Res[0]                                                                                                                                                                                                              |                4 |              8 |         2.00 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_fsk_demod_0/inst/sample_first_rescaled_0                                                                                                                                                                                                             | util_vector_logic_0/Res[0]                                                                                                                                                                                                              |                5 |              8 |         1.60 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                         | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                              |                3 |              8 |         2.67 |
|  processing_system7_0/inst/FCLK_CLK0    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                3 |              8 |         2.67 |
|  processing_system7_0/inst/FCLK_CLK0    | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                              | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                         |                3 |              9 |         3.00 |
|  processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                                                                          | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_01__6                                                                                                                                                            |                3 |              9 |         3.00 |
|  processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                                                                          | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_211_in                                                                                                                                                           |                4 |              9 |         2.25 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                2 |             10 |         5.00 |
|  processing_system7_0/inst/FCLK_CLK0    | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/E[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                3 |             10 |         3.33 |
|  processing_system7_0/inst/FCLK_CLK0    | system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                            |                                                                                                                                                                                                                                         |                3 |             10 |         3.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                           |                2 |             10 |         5.00 |
|  processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                                                                          | ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                               |                5 |             10 |         2.00 |
|  processing_system7_0/inst/FCLK_CLK0    | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/O                                                                                                                                                   | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                      |                2 |             10 |         5.00 |
|  processing_system7_0/inst/FCLK_CLK0    | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/O                                                                                                                                                   | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O                                                                                                                                |                2 |             10 |         5.00 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                      |                                                                                                                                                                                                                                         |                4 |             12 |         3.00 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_rid_i[11]_i_1_n_0                                                                                                                                     | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                              |                2 |             12 |         6.00 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                            |                                                                                                                                                                                                                                         |                3 |             12 |         4.00 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                        |                                                                                                                                                                                                                                         |                4 |             12 |         3.00 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/E[0]                                                                                                                                                                | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                              |                3 |             12 |         4.00 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                            |                                                                                                                                                                                                                                         |                5 |             12 |         2.40 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                         |                4 |             12 |         3.00 |
|  processing_system7_0/inst/FCLK_CLK0    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                    |                3 |             12 |         4.00 |
|  processing_system7_0/inst/FCLK_CLK0    | system_ila_0/inst/g_inst/inst/SLOT_7.inst_slot0/AXI4_WIDTH_ID.arcnt                                                                                                                                                                                      | system_ila_0/inst/g_inst/inst/SLOT_7.inst_slot0/p_0_in                                                                                                                                                                                  |                2 |             12 |         6.00 |
|  processing_system7_0/inst/FCLK_CLK0    | system_ila_0/inst/g_inst/inst/SLOT_7.inst_slot0/AXI4_WIDTH_ID.r_cmd_push_0                                                                                                                                                                               | system_ila_0/inst/g_inst/inst/SLOT_7.inst_slot0/p_0_in                                                                                                                                                                                  |                2 |             12 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                    |                2 |             12 |         6.00 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_6                                                                                                                           | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                              |                4 |             13 |         3.25 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                              |                                                                                                                                                                                                                                         |                3 |             13 |         4.33 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                                                       |                                                                                                                                                                                                                                         |                3 |             13 |         4.33 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                           | axi_fifo_mm_s_0/U0/gaxif.COMP_AXI4/axi_rd_sm/axi_read_fsm/SR[0]                                                                                                                                                                         |                3 |             13 |         4.33 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                   | axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/cs_ce_clr                                                                                                                                                                                            |                5 |             13 |         2.60 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                  |                                                                                                                                                                                                                                         |                4 |             13 |         3.25 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_7                                                                                                                           | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                              |                3 |             13 |         4.33 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_5                                                                                                                           | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                              |                3 |             13 |         4.33 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_4                                                                                                                           | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                              |                4 |             13 |         3.25 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_3                                                                                                                           | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                              |                4 |             13 |         3.25 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_2                                                                                                                           | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                              |                3 |             13 |         4.33 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_1                                                                                                                           | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                              |                2 |             13 |         6.50 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_0                                                                                                                           | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                              |                3 |             13 |         4.33 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_6                                                                                                                            | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                              |                3 |             14 |         4.67 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                   |                                                                                                                                                                                                                                         |                2 |             14 |         7.00 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                          |                                                                                                                                                                                                                                         |                3 |             14 |         4.67 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_1                                                                                                                            | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                              |                3 |             14 |         4.67 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                         |                2 |             14 |         7.00 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_2                                                                                                                            | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                              |                3 |             14 |         4.67 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_3                                                                                                                            | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                              |                4 |             14 |         3.50 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_0                                                                                                                            | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                              |                3 |             14 |         4.67 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_4                                                                                                                            | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                              |                3 |             14 |         4.67 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_7                                                                                                                            | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                              |                3 |             14 |         4.67 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_5                                                                                                                            | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                              |                3 |             14 |         4.67 |
|  processing_system7_0/inst/FCLK_CLK0    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  processing_system7_0/inst/FCLK_CLK0    | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                   |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  processing_system7_0/inst/FCLK_CLK0    | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                   |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  processing_system7_0/inst/FCLK_CLK0    | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                   |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  processing_system7_0/inst/FCLK_CLK0    | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  processing_system7_0/inst/FCLK_CLK0    | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                   |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  processing_system7_0/inst/FCLK_CLK0    | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                   |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  processing_system7_0/inst/FCLK_CLK0    | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  processing_system7_0/inst/FCLK_CLK0    | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                   |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  processing_system7_0/inst/FCLK_CLK0    | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  processing_system7_0/inst/FCLK_CLK0    | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                   |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  processing_system7_0/inst/FCLK_CLK0    | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                   |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  processing_system7_0/inst/FCLK_CLK0    | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                   |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  processing_system7_0/inst/FCLK_CLK0    | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  processing_system7_0/inst/FCLK_CLK0    | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_fsk_demod_0/inst/sample_buffer_reg_0_15_0_0__0_i_1_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  processing_system7_0/inst/FCLK_CLK0    | system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/EN_O                                                                                                                                                                                  |                                                                                                                                                                                                                                         |               11 |             16 |         1.45 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_fsk_demod_1/inst/sample_buffer_reg_0_63_0_0_i_1_n_0                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_fsk_demod_1/inst/sample_buffer_reg_0_31_0_0_i_1_n_0                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_fsk_demod_1/inst/sample_buffer_reg_0_15_0_0_i_1_n_0                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_fsk_demod_1/inst/sample_buffer_reg_0_15_0_0__0_i_1_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                                                                          | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                    |                8 |             16 |         2.00 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_fsk_demod_0/inst/sample_buffer_reg_0_63_0_0_i_1_n_0                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_fsk_demod_0/inst/sample_buffer_reg_0_31_0_0_i_1_n_0                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_fsk_demod_0/inst/sample_buffer_reg_0_15_0_0_i_1_n_0                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0] |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                    |                3 |             16 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                    |                4 |             16 |         4.00 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_fsk_demod_3/inst/sample_buffer_reg_0_63_0_0_i_1_n_0                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_fsk_demod_3/inst/sample_buffer_reg_0_31_0_0_i_1_n_0                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                4 |             16 |         4.00 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_fsk_demod_3/inst/sample_buffer_reg_0_15_0_0__0_i_1_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                5 |             16 |         3.20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_fsk_demod_3/inst/sample_buffer_reg_0_15_0_0_i_1_n_0                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_fsk_demod_2/inst/sample_buffer_reg_0_15_0_0_i_1_n_0                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_fsk_demod_2/inst/sample_buffer_reg_0_15_0_0__0_i_1_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                      |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  processing_system7_0/inst/FCLK_CLK0    | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                           |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_fsk_demod_2/inst/sample_buffer_reg_0_63_0_0_i_1_n_0                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  processing_system7_0/inst/FCLK_CLK0    | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                           |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_fsk_demod_2/inst/sample_buffer_reg_0_31_0_0_i_1_n_0                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  processing_system7_0/inst/FCLK_CLK0    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[16]_i_1_n_0                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |         3.40 |
|  processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                7 |             17 |         2.43 |
|  processing_system7_0/inst/FCLK_CLK0    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[0]_i_1_n_0                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |         3.40 |
|  processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                                                                          | axi_fsk_demod_1/inst/cmult_lo_0/cmult_start_reg                                                                                                                                                                                         |                6 |             18 |         3.00 |
|  processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                                                                          | axi_fsk_demod_2/inst/cmult_lo_0/cmult_start_reg                                                                                                                                                                                         |                5 |             18 |         3.60 |
|  processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                                                                          | axi_fsk_demod_3/inst/cmult_lo_0/cmult_start_reg                                                                                                                                                                                         |                6 |             18 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                    |                3 |             18 |         6.00 |
|  processing_system7_0/inst/FCLK_CLK0    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             18 |         4.50 |
|  processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                    |                5 |             18 |         3.60 |
|  processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                                                                          | axi_fsk_demod_0/inst/cmult_lo_0/cmult_start_reg                                                                                                                                                                                         |                6 |             18 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |         6.00 |
|  processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                                                                          | axi_fifo_mm_s_0/U0/gaxif.COMP_AXI4/axi_rd_sm/axi_read_fsm/SR[0]                                                                                                                                                                         |               13 |             18 |         1.38 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                                                       | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/m_payload_i[33]_i_1__1_n_0                                                                                                                  |                7 |             19 |         2.71 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/E[0]                                                                                                                                                                    | axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/SR[0]                                                                                                                                                  |                4 |             20 |         5.00 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_i                                                                                                                                                | axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                      |                6 |             20 |         3.33 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdpp1_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                                                    | axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                      |                7 |             20 |         2.86 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                                                                                       | axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                      |               21 |             21 |         1.00 |
|  processing_system7_0/inst/FCLK_CLK0    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  processing_system7_0/inst/FCLK_CLK0    | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shift_en_o                                                                                                                                                                  |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  processing_system7_0/inst/FCLK_CLK0    | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[45].mu_srl_reg/shift_en_o                                                                                                                                                                 |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  processing_system7_0/inst/FCLK_CLK0    | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/shift_en_o                                                                                                                                                                 |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  processing_system7_0/inst/FCLK_CLK0    | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/shift_en_o                                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  processing_system7_0/inst/FCLK_CLK0    | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/shift_en_o                                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  processing_system7_0/inst/FCLK_CLK0    | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/shift_en_o                                                                                                                                                                 |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  processing_system7_0/inst/FCLK_CLK0    | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[46].mu_srl_reg/shift_en_o                                                                                                                                                                 |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  processing_system7_0/inst/FCLK_CLK0    | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/shift_en_o                                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  processing_system7_0/inst/FCLK_CLK0    | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/shift_en_o                                                                                                                                                                 |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  processing_system7_0/inst/FCLK_CLK0    | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[54].mu_srl_reg/shift_en_o                                                                                                                                                                 |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  processing_system7_0/inst/FCLK_CLK0    | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[37].mu_srl_reg/shift_en_o                                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  processing_system7_0/inst/FCLK_CLK0    | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[36].mu_srl_reg/shift_en_o                                                                                                                                                                 |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  processing_system7_0/inst/FCLK_CLK0    | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/shift_en_o                                                                                                                                                                 |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  processing_system7_0/inst/FCLK_CLK0    | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/shift_en_o                                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  processing_system7_0/inst/FCLK_CLK0    | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/shift_en_o                                                                                                                                                                 |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  processing_system7_0/inst/FCLK_CLK0    | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/shift_en_o                                                                                                                                                                 |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  processing_system7_0/inst/FCLK_CLK0    | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[40].mu_srl_reg/shift_en_o                                                                                                                                                                 |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  processing_system7_0/inst/FCLK_CLK0    | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shift_en_o                                                                                                                                                                  |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  processing_system7_0/inst/FCLK_CLK0    | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/shift_en_o                                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  processing_system7_0/inst/FCLK_CLK0    | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/shift_en_o                                                                                                                                                                 |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  processing_system7_0/inst/FCLK_CLK0    | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/shift_en_o                                                                                                                                                                 |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  processing_system7_0/inst/FCLK_CLK0    | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[42].mu_srl_reg/shift_en_o                                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  processing_system7_0/inst/FCLK_CLK0    | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/shift_en_o                                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  processing_system7_0/inst/FCLK_CLK0    | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[43].mu_srl_reg/shift_en_o                                                                                                                                                                 |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  processing_system7_0/inst/FCLK_CLK0    | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[38].mu_srl_reg/shift_en_o                                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  processing_system7_0/inst/FCLK_CLK0    | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/shift_en_o                                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  processing_system7_0/inst/FCLK_CLK0    | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/shift_en_o                                                                                                                                                                 |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  processing_system7_0/inst/FCLK_CLK0    | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/shift_en_o                                                                                                                                                                 |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  processing_system7_0/inst/FCLK_CLK0    | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[57].mu_srl_reg/shift_en_o                                                                                                                                                                 |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  processing_system7_0/inst/FCLK_CLK0    | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[52].mu_srl_reg/shift_en_o                                                                                                                                                                 |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  processing_system7_0/inst/FCLK_CLK0    | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[58].mu_srl_reg/shift_en_o                                                                                                                                                                 |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  processing_system7_0/inst/FCLK_CLK0    | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[59].mu_srl_reg/shift_en_o                                                                                                                                                                 |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  processing_system7_0/inst/FCLK_CLK0    | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[60].mu_srl_reg/shift_en_o                                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  processing_system7_0/inst/FCLK_CLK0    | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shift_en_o                                                                                                                                                                  |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  processing_system7_0/inst/FCLK_CLK0    | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[61].mu_srl_reg/shift_en_o                                                                                                                                                                 |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  processing_system7_0/inst/FCLK_CLK0    | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[62].mu_srl_reg/shift_en_o                                                                                                                                                                 |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  processing_system7_0/inst/FCLK_CLK0    | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shift_en_o                                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  processing_system7_0/inst/FCLK_CLK0    | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/shift_en_o                                                                                                                                                                 |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                    | axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                    |                7 |             25 |         3.57 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                                                                             | axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                    |                7 |             25 |         3.57 |
|  processing_system7_0/inst/FCLK_CLK0    | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shift_en_o                                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  processing_system7_0/inst/FCLK_CLK0    | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[50].mu_srl_reg/shift_en_o                                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  processing_system7_0/inst/FCLK_CLK0    | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[49].mu_srl_reg/shift_en_o                                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  processing_system7_0/inst/FCLK_CLK0    | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[48].mu_srl_reg/shift_en_o                                                                                                                                                                 |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  processing_system7_0/inst/FCLK_CLK0    | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shift_en_o                                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  processing_system7_0/inst/FCLK_CLK0    | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shift_en_o                                                                                                                                                                  |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  processing_system7_0/inst/FCLK_CLK0    | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/shift_en_o                                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  processing_system7_0/inst/FCLK_CLK0    | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[47].mu_srl_reg/shift_en_o                                                                                                                                                                 |                                                                                                                                                                                                                                         |               10 |             25 |         2.50 |
|  processing_system7_0/inst/FCLK_CLK0    | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/shift_en_o                                                                                                                                                                 |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                        |                                                                                                                                                                                                                                         |               11 |             26 |         2.36 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0[0]                                                                                                            |                                                                                                                                                                                                                                         |               11 |             26 |         2.36 |
|  processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                                                                          | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                              |               14 |             26 |         1.86 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |         7.00 |
|  processing_system7_0/inst/FCLK_CLK0    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                6 |             28 |         4.67 |
|  processing_system7_0/inst/FCLK_CLK0    | edge_detector_0/inst/last_stamps                                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                7 |             31 |         4.43 |
|  processing_system7_0/inst/FCLK_CLK0    | edge_detector_0/inst/last_stamps[0][29]_i_1_n_0                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                7 |             31 |         4.43 |
|  processing_system7_0/inst/FCLK_CLK0    | edge_detector_0/inst/last_stamps[1][29]_i_1_n_0                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                7 |             31 |         4.43 |
|  processing_system7_0/inst/FCLK_CLK0    | edge_detector_0/inst/last_stamps[2][29]_i_1_n_0                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                8 |             31 |         3.88 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                8 |             31 |         3.88 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_fsk_demod_1/inst/sample_buffer_reg_128_255_0_0_i_1_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_447_0_2_i_1_n_0                                                                                         |                                                                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_448_511_0_2_i_1_n_0                                                                                         |                                                                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_fsk_demod_0/inst/mag_hi[15]_i_1_n_0                                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                9 |             32 |         3.56 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_fsk_demod_0/inst/sample_buffer_reg_0_127_0_0_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_fsk_demod_0/inst/sample_buffer_reg_128_255_0_0_i_1_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_fsk_demod_0/inst/sample_buffer_reg_256_383_0_0_i_1_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_fsk_demod_1/inst/mag_hi[15]_i_1_n_0                                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_fsk_demod_1/inst/sample_buffer_reg_0_127_0_0_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |               12 |             32 |         2.67 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_fsk_demod_1/inst/sample_buffer_reg_256_383_0_0_i_1_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_fsk_demod_2/inst/mag_hi[15]_i_1_n_0                                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_fsk_demod_2/inst/sample_buffer_reg_0_127_0_0_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_fsk_demod_2/inst/sample_buffer_reg_128_255_0_0_i_1_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_fsk_demod_3/inst/sample_buffer_reg_0_127_0_0_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_319_0_2_i_1_n_0                                                                                         |                                                                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                            | axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                     |                9 |             32 |         3.56 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_768_831_0_2_i_1_n_0                                                                                         |                                                                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_832_895_0_2_i_1_n_0                                                                                         |                                                                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_896_959_0_2_i_1_n_0                                                                                         |                                                                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_960_1023_0_2_i_1_n_0                                                                                        |                                                                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_512_575_0_2_i_1_n_0                                                                                         |                                                                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_576_639_0_2_i_1_n_0                                                                                         |                                                                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_fsk_demod_3/inst/mag_hi[15]_i_1_n_0                                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_fsk_demod_3/inst/sample_buffer_reg_128_255_0_0_i_1_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_fsk_demod_3/inst/sample_buffer_reg_256_383_0_0_i_1_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_192_255_0_2_i_1_n_0                                                                                         |                                                                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_640_703_0_2_i_1_n_0                                                                                         |                                                                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_64_127_0_2_i_1_n_0                                                                                          |                                                                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_704_767_0_2_i_1_n_0                                                                                         |                                                                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_191_0_2_i_1_n_0                                                                                         |                                                                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2_i_1_n_0                                                                                            |                                                                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_fsk_demod_2/inst/sample_buffer_reg_256_383_0_0_i_1_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  processing_system7_0/inst/FCLK_CLK0    | edge_detector_0/inst/out_data                                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |               13 |             32 |         2.46 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_320_383_0_2_i_1_n_0                                                                                         |                                                                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  processing_system7_0/inst/FCLK_CLK0    | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                             |                                                                                                                                                                                                                                         |               15 |             33 |         2.20 |
|  processing_system7_0/inst/FCLK_CLK0    | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[44].mu_srl_reg/shift_en_o                                                                                                                                                                 |                                                                                                                                                                                                                                         |                7 |             33 |         4.71 |
|  processing_system7_0/inst/FCLK_CLK0    | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[51].mu_srl_reg/shift_en_o                                                                                                                                                                 |                                                                                                                                                                                                                                         |                7 |             33 |         4.71 |
|  processing_system7_0/inst/FCLK_CLK0    | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[53].mu_srl_reg/shift_en_o                                                                                                                                                                 |                                                                                                                                                                                                                                         |                8 |             33 |         4.12 |
|  processing_system7_0/inst/FCLK_CLK0    | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[56].mu_srl_reg/shift_en_o                                                                                                                                                                 |                                                                                                                                                                                                                                         |                9 |             33 |         3.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |               10 |             34 |         3.40 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                     |                                                                                                                                                                                                                                         |                9 |             34 |         3.78 |
|  processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                                                                          | axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_1[0]                                                                                                                                        |               15 |             34 |         2.27 |
|  processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                                                                          | util_vector_logic_0/Res[0]                                                                                                                                                                                                              |               15 |             38 |         2.53 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_channel_demux_0/inst/axis_out0_tdata                                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               14 |             40 |         2.86 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_channel_demux_0/inst/axis_out1_tdata                                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                9 |             40 |         4.44 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_channel_demux_0/inst/axis_out2_tdata                                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                8 |             40 |         5.00 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_channel_demux_0/inst/axis_out3_tdata                                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               11 |             40 |         3.64 |
|  processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               16 |             41 |         2.56 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_xadc_sampler_0/inst/o_valid_i_1_n_0                                                                                                                                                                                                                  | util_vector_logic_0/Res[0]                                                                                                                                                                                                              |               11 |             43 |         3.91 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             47 |         6.71 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                              |                                                                                                                                                                                                                                         |               14 |             47 |         3.36 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                              |                                                                                                                                                                                                                                         |               12 |             47 |         3.92 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                                                       |                                                                                                                                                                                                                                         |               17 |             47 |         2.76 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[1]_1[0]                                                                                                  |                                                                                                                                                                                                                                         |               11 |             47 |         4.27 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                          |                                                                                                                                                                                                                                         |               10 |             47 |         4.70 |
|  processing_system7_0/inst/FCLK_CLK0    | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/shift_en_o                                                                                                                                                                 |                                                                                                                                                                                                                                         |               13 |             49 |         3.77 |
|  processing_system7_0/inst/FCLK_CLK0    | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/shift_en_o                                                                                                                                                                 |                                                                                                                                                                                                                                         |               11 |             49 |         4.45 |
|  processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                                                                          | axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                    |               15 |             49 |         3.27 |
|  processing_system7_0/inst/FCLK_CLK0    | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[41].mu_srl_reg/shift_en_o                                                                                                                                                                 |                                                                                                                                                                                                                                         |               11 |             49 |         4.45 |
|  processing_system7_0/inst/FCLK_CLK0    | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/shift_en_o                                                                                                                                                                 |                                                                                                                                                                                                                                         |               10 |             49 |         4.90 |
|  processing_system7_0/inst/FCLK_CLK0    | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/shift_en_o                                                                                                                                                                 |                                                                                                                                                                                                                                         |               12 |             49 |         4.08 |
|  processing_system7_0/inst/FCLK_CLK0    | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/shift_en_o                                                                                                                                                                 |                                                                                                                                                                                                                                         |               11 |             49 |         4.45 |
|  processing_system7_0/inst/FCLK_CLK0    | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[55].mu_srl_reg/shift_en_o                                                                                                                                                                 |                                                                                                                                                                                                                                         |                9 |             49 |         5.44 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_fsk_demod_0/inst/ready121_out                                                                                                                                                                                                                        | util_vector_logic_0/Res[0]                                                                                                                                                                                                              |               15 |             50 |         3.33 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_fsk_demod_2/inst/ready121_out                                                                                                                                                                                                                        | util_vector_logic_0/Res[0]                                                                                                                                                                                                              |               13 |             50 |         3.85 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_fsk_demod_1/inst/ready121_out                                                                                                                                                                                                                        | util_vector_logic_0/Res[0]                                                                                                                                                                                                              |               13 |             50 |         3.85 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_fsk_demod_3/inst/ready121_out                                                                                                                                                                                                                        | util_vector_logic_0/Res[0]                                                                                                                                                                                                              |               11 |             50 |         4.55 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_2[0]                                                                                                            |                                                                                                                                                                                                                                         |               11 |             52 |         4.73 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                        |                                                                                                                                                                                                                                         |               13 |             52 |         4.00 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                        |                                                                                                                                                                                                                                         |               10 |             52 |         5.20 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/E[0]                                                                                                                                                                                   | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                              |               16 |             52 |         3.25 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                            |                                                                                                                                                                                                                                         |                8 |             52 |         6.50 |
|  processing_system7_0/inst/FCLK_CLK0    | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/shift_en_o                                                                                                                                                                 |                                                                                                                                                                                                                                         |               12 |             57 |         4.75 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]                                                                                                                                                                                   | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                              |               14 |             62 |         4.43 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               24 |             63 |         2.62 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_fsk_demod_3/inst/out_data[63]_i_1_n_0                                                                                                                                                                                                                | util_vector_logic_0/Res[0]                                                                                                                                                                                                              |               19 |             64 |         3.37 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_fsk_demod_1/inst/out_data[63]_i_1_n_0                                                                                                                                                                                                                | util_vector_logic_0/Res[0]                                                                                                                                                                                                              |               17 |             64 |         3.76 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_fsk_demod_0/inst/out_data[63]_i_1_n_0                                                                                                                                                                                                                | util_vector_logic_0/Res[0]                                                                                                                                                                                                              |               16 |             64 |         4.00 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_fsk_demod_2/inst/out_data[63]_i_1_n_0                                                                                                                                                                                                                | util_vector_logic_0/Res[0]                                                                                                                                                                                                              |               22 |             64 |         2.91 |
|  processing_system7_0/inst/FCLK_CLK0    | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shift_en_o                                                                                                                                                                  |                                                                                                                                                                                                                                         |               17 |             81 |         4.76 |
|  processing_system7_0/inst/FCLK_CLK0    | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shift_en_o                                                                                                                                                                  |                                                                                                                                                                                                                                         |               12 |             81 |         6.75 |
|  processing_system7_0/inst/FCLK_CLK0    | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shift_en_o                                                                                                                                                                  |                                                                                                                                                                                                                                         |               15 |             81 |         5.40 |
|  processing_system7_0/inst/FCLK_CLK0    | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/shift_en_o                                                                                                                                                                 |                                                                                                                                                                                                                                         |               15 |             81 |         5.40 |
|  processing_system7_0/inst/FCLK_CLK0    | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shift_en_o                                                                                                                                                                  |                                                                                                                                                                                                                                         |               13 |             81 |         6.23 |
|  processing_system7_0/inst/FCLK_CLK0    | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shift_en_o                                                                                                                                                                           |                                                                                                                                                                                                                                         |               26 |            103 |         3.96 |
|  processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                                                                          | system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                      |               70 |            150 |         2.14 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_fsk_demod_3/inst/cmult_hi_2/E[0]                                                                                                                                                                                                                     | util_vector_logic_0/Res[0]                                                                                                                                                                                                              |               52 |            192 |         3.69 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_fsk_demod_0/inst/cmult_hi_2/E[0]                                                                                                                                                                                                                     | util_vector_logic_0/Res[0]                                                                                                                                                                                                              |               57 |            192 |         3.37 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_fsk_demod_1/inst/cmult_hi_2/E[0]                                                                                                                                                                                                                     | util_vector_logic_0/Res[0]                                                                                                                                                                                                              |               50 |            192 |         3.84 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_fsk_demod_2/inst/cmult_hi_2/E[0]                                                                                                                                                                                                                     | util_vector_logic_0/Res[0]                                                                                                                                                                                                              |               47 |            192 |         4.09 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdpp1_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                                                    |                                                                                                                                                                                                                                         |              131 |            340 |         2.60 |
|  processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |             1532 |           7033 |         4.59 |
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


