

Microchip MPLAB XC8 Assembler V2.40 build 20220703182018 
                                                                                               Mon Nov 28 13:56:42 2022

Microchip MPLAB XC8 C Compiler v2.40 (Free license) build 20220703182018 Og1 
     1                           	processor	18F4520
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	bssCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     8                           	psect	text0,global,reloc=2,class=CODE,delta=1
     9                           	psect	intcode,global,reloc=2,class=CODE,delta=1
    10                           	psect	intcode_body,global,reloc=2,class=CODE,delta=1
    11                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    12                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    13                           	psect	temp,global,ovrld,common,class=COMRAM,space=1,delta=1
    14                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    15                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    16   000000                     
    17                           ; Version 2.40
    18                           ; Generated 04/07/2022 GMT
    19                           ; 
    20                           ; Copyright Â© 2022, Microchip Technology Inc. and its subsidiaries ("Microchip")
    21                           ; All rights reserved.
    22                           ; 
    23                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    24                           ; 
    25                           ; Redistribution and use in source and binary forms, with or without modification, are
    26                           ; permitted provided that the following conditions are met:
    27                           ; 
    28                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    29                           ;        conditions and the following disclaimer.
    30                           ; 
    31                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    32                           ;        of conditions and the following disclaimer in the documentation and/or other
    33                           ;        materials provided with the distribution. Publication is not required when
    34                           ;        this file is used in an embedded application.
    35                           ; 
    36                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    37                           ;        software without specific prior written permission.
    38                           ; 
    39                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    40                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    41                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    42                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    43                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    44                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    45                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    46                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    47                           ; 
    48                           ; 
    49                           ; Code-generator required, PIC18F4520 Definitions
    50                           ; 
    51                           ; SFR Addresses
    52   000000                     _INT0IE	set	32660
    53   000000                     _GIE	set	32663
    54   000000                     _LATC	set	3979
    55   000000                     _TRISC	set	3988
    56   000000                     _CCP1CONbits	set	4029
    57   000000                     _CCPR1L	set	4030
    58   000000                     _T0CON	set	4053
    59   000000                     _INT0IF	set	32657
    60   000000                     _T2CON	set	4042
    61   000000                     _PR2	set	4043
    62   000000                     _OSCCONbits	set	4051
    63   000000                     _IPEN	set	32391
    64                           
    65                           ; #config settings
    66                           
    67                           	psect	cinit
    68   00007C                     __pcinit:
    69                           	callstack 0
    70   00007C                     start_initialization:
    71                           	callstack 0
    72   00007C                     __initialization:
    73                           	callstack 0
    74                           
    75                           ; Clear objects allocated to COMRAM (2 bytes)
    76   00007C  6A02               	clrf	(__pbssCOMRAM+1)& (0+255),c
    77   00007E  6A01               	clrf	__pbssCOMRAM& (0+255),c
    78   000080                     end_of_initialization:
    79                           	callstack 0
    80   000080                     __end_of__initialization:
    81                           	callstack 0
    82   000080  9003               	bcf	int$flags,0,c	;clear compiler interrupt flag (level 1)
    83   000082  9203               	bcf	int$flags,1,c	;clear compiler interrupt flag (level 2)
    84   000084  0100               	movlb	0
    85   000086  EF09  F000         	goto	_main	;jump to C main() function
    86                           
    87                           	psect	bssCOMRAM
    88   000001                     __pbssCOMRAM:
    89                           	callstack 0
    90   000001                     _direction:
    91                           	callstack 0
    92   000001                     	ds	2
    93                           
    94                           	psect	cstackCOMRAM
    95   000000                     __pcstackCOMRAM:
    96                           	callstack 0
    97   000000                     
    98                           ; 2 bytes @ 0x0
    99 ;;
   100 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
   101 ;;
   102 ;; *************** function _main *****************
   103 ;; Defined at:
   104 ;;		line 25 in file "advance_1.c"
   105 ;; Parameters:    Size  Location     Type
   106 ;;		None
   107 ;; Auto vars:     Size  Location     Type
   108 ;;		None
   109 ;; Return value:  Size  Location     Type
   110 ;;                  2   40[None  ] int 
   111 ;; Registers used:
   112 ;;		wreg, status,2
   113 ;; Tracked objects:
   114 ;;		On entry : 0/0
   115 ;;		On exit  : 0/0
   116 ;;		Unchanged: 0/0
   117 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5
   118 ;;      Params:         0       0       0       0       0       0       0
   119 ;;      Locals:         0       0       0       0       0       0       0
   120 ;;      Temps:          0       0       0       0       0       0       0
   121 ;;      Totals:         0       0       0       0       0       0       0
   122 ;;Total ram usage:        0 bytes
   123 ;; Hardware stack levels required when called: 1
   124 ;; This function calls:
   125 ;;		Nothing
   126 ;; This function is called by:
   127 ;;		Startup code after reset
   128 ;; This function uses a non-reentrant model
   129 ;;
   130                           
   131                           	psect	text0
   132   000012                     __ptext0:
   133                           	callstack 0
   134   000012                     _main:
   135                           	callstack 30
   136   000012                     
   137                           ;advance_1.c: 28: 
   138   000012  0E00               	movlw	0
   139   000014  6E94               	movwf	148,c	;volatile
   140                           
   141                           ;advance_1.c: 29:   PR2 = 0x9b;
   142   000016  0E00               	movlw	0
   143   000018  6E8B               	movwf	139,c	;volatile
   144                           
   145                           ;advance_1.c: 32: 
   146   00001A  0E7D               	movlw	125
   147   00001C  6ECA               	movwf	202,c	;volatile
   148                           
   149                           ;advance_1.c: 34: 
   150   00001E  50D3               	movf	211,w,c	;volatile
   151   000020  0B8F               	andlw	-113
   152   000022  0910               	iorlw	16
   153   000024  6ED3               	movwf	211,c	;volatile
   154                           
   155                           ;advance_1.c: 36:   T0CON = 0b11111000;
   156   000026  50BD               	movf	189,w,c	;volatile
   157   000028  0BF0               	andlw	-16
   158   00002A  090C               	iorlw	12
   159   00002C  6EBD               	movwf	189,c	;volatile
   160                           
   161                           ;advance_1.c: 37:   IPEN = 0;
   162   00002E  0ECF               	movlw	-49
   163   000030  16BD               	andwf	189,f,c	;volatile
   164                           
   165                           ;advance_1.c: 41:   while (1);
   166   000032  0E9B               	movlw	155
   167   000034  6ECB               	movwf	203,c	;volatile
   168   000036  0E04               	movlw	4
   169   000038  6EBE               	movwf	190,c	;volatile
   170   00003A  0EF8               	movlw	248
   171   00003C  6ED5               	movwf	213,c	;volatile
   172   00003E  9ED0               	bcf	4048,7,c	;volatile
   173   000040  8EF2               	bsf	4082,7,c	;volatile
   174   000042  88F2               	bsf	4082,4,c	;volatile
   175   000044  92F2               	bcf	4082,1,c	;volatile
   176   000046                     l41:
   177   000046  EF23  F000         	goto	l41
   178   00004A  EF07  F000         	goto	start
   179   00004E                     __end_of_main:
   180                           	callstack 0
   181                           
   182 ;; *************** function _ISR *****************
   183 ;; Defined at:
   184 ;;		line 14 in file "advance_1.c"
   185 ;; Parameters:    Size  Location     Type
   186 ;;		None
   187 ;; Auto vars:     Size  Location     Type
   188 ;;		None
   189 ;; Return value:  Size  Location     Type
   190 ;;                  1    wreg      void 
   191 ;; Registers used:
   192 ;;		wreg, status,2, status,0
   193 ;; Tracked objects:
   194 ;;		On entry : 0/0
   195 ;;		On exit  : 0/0
   196 ;;		Unchanged: 0/0
   197 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5
   198 ;;      Params:         0       0       0       0       0       0       0
   199 ;;      Locals:         0       0       0       0       0       0       0
   200 ;;      Temps:          0       0       0       0       0       0       0
   201 ;;      Totals:         0       0       0       0       0       0       0
   202 ;;Total ram usage:        0 bytes
   203 ;; Hardware stack levels used: 1
   204 ;; This function calls:
   205 ;;		Nothing
   206 ;; This function is called by:
   207 ;;		Interrupt level 2
   208 ;; This function uses a non-reentrant model
   209 ;;
   210                           
   211                           	psect	intcode
   212   000008                     __pintcode:
   213                           	callstack 0
   214   000008                     _ISR:
   215                           	callstack 30
   216                           
   217                           ;incstack = 0
   218   000008  8203               	bsf	int$flags,1,c	;set compiler interrupt flag (level 2)
   219   00000A  ED27  F000         	call	int_func,f	;refresh shadow registers
   220                           
   221                           	psect	intcode_body
   222   00004E                     __pintcode_body:
   223                           	callstack 30
   224   00004E                     int_func:
   225                           	callstack 30
   226   00004E  0006               	pop		; remove dummy address from shadow register refresh
   227   000050                     
   228                           ;advance_1.c: 16:   TRISC = 0x00;
   229   000050  EF30  F000         	goto	i2l33
   230   000054                     i2l722:
   231                           
   232                           ;advance_1.c: 17:   LATC = 0;
   233   000054  0EFA               	movlw	250
   234   000056                     i2u2_47:
   235   000056  D000               	nop2	
   236   000058  D000               	nop2	
   237   00005A  2EE8               	decfsz	wreg,f,c
   238   00005C  D7FC               	bra	i2u2_47
   239   00005E                     
   240                           ;advance_1.c: 18: 
   241   00005E  2ABE               	incf	190,f,c	;volatile
   242   000060                     i2l33:
   243                           
   244                           ;advance_1.c: 16:   TRISC = 0x00;
   245   000060  0E14               	movlw	20
   246   000062  18BE               	xorwf	190,w,c	;volatile
   247   000064  A4D8               	btfss	status,2,c
   248   000066  EF37  F000         	goto	i2u1_41
   249   00006A  EF39  F000         	goto	i2u1_40
   250   00006E                     i2u1_41:
   251   00006E  EF2A  F000         	goto	i2l722
   252   000072                     i2u1_40:
   253   000072                     
   254                           ;advance_1.c: 20:   T2CON = 0b01111101;
   255   000072  0E04               	movlw	4
   256   000074  6EBE               	movwf	190,c	;volatile
   257   000076                     
   258                           ;advance_1.c: 21: 
   259   000076  92F2               	bcf	4082,1,c	;volatile
   260   000078  9203               	bcf	int$flags,1,c	;clear compiler interrupt flag (level 2)
   261   00007A  0011               	retfie		f
   262   00007C                     __end_of_ISR:
   263                           	callstack 0
   264   000000                     
   265                           	psect	rparam
   266   000000                     
   267                           	psect	temp
   268   000003                     btemp:
   269                           	callstack 0
   270   000003                     	ds	1
   271   000000                     int$flags	set	btemp
   272   000000                     wtemp8	set	btemp+1
   273   000000                     ttemp5	set	btemp+1
   274   000000                     ttemp6	set	btemp+4
   275   000000                     ttemp7	set	btemp+8
   276                           
   277                           	psect	idloc
   278                           
   279                           ;Config register IDLOC0 @ 0x200000
   280                           ;	unspecified, using default values
   281   200000                     	org	2097152
   282   200000  FF                 	db	255
   283                           
   284                           ;Config register IDLOC1 @ 0x200001
   285                           ;	unspecified, using default values
   286   200001                     	org	2097153
   287   200001  FF                 	db	255
   288                           
   289                           ;Config register IDLOC2 @ 0x200002
   290                           ;	unspecified, using default values
   291   200002                     	org	2097154
   292   200002  FF                 	db	255
   293                           
   294                           ;Config register IDLOC3 @ 0x200003
   295                           ;	unspecified, using default values
   296   200003                     	org	2097155
   297   200003  FF                 	db	255
   298                           
   299                           ;Config register IDLOC4 @ 0x200004
   300                           ;	unspecified, using default values
   301   200004                     	org	2097156
   302   200004  FF                 	db	255
   303                           
   304                           ;Config register IDLOC5 @ 0x200005
   305                           ;	unspecified, using default values
   306   200005                     	org	2097157
   307   200005  FF                 	db	255
   308                           
   309                           ;Config register IDLOC6 @ 0x200006
   310                           ;	unspecified, using default values
   311   200006                     	org	2097158
   312   200006  FF                 	db	255
   313                           
   314                           ;Config register IDLOC7 @ 0x200007
   315                           ;	unspecified, using default values
   316   200007                     	org	2097159
   317   200007  FF                 	db	255
   318                           
   319                           	psect	config
   320                           
   321                           ; Padding undefined space
   322   300000                     	org	3145728
   323   300000  FF                 	db	255
   324                           
   325                           ;Config register CONFIG1H @ 0x300001
   326                           ;	Oscillator Selection bits
   327                           ;	OSC = INTIO67, Internal oscillator block, port function on RA6 and RA7
   328                           ;	Fail-Safe Clock Monitor Enable bit
   329                           ;	FCMEN = 0x0, unprogrammed default
   330                           ;	Internal/External Oscillator Switchover bit
   331                           ;	IESO = 0x0, unprogrammed default
   332   300001                     	org	3145729
   333   300001  08                 	db	8
   334                           
   335                           ;Config register CONFIG2L @ 0x300002
   336                           ;	Power-up Timer Enable bit
   337                           ;	PWRT = OFF, PWRT disabled
   338                           ;	Brown-out Reset Enable bits
   339                           ;	BOREN = ON, Brown-out Reset enabled and controlled by software (SBOREN is enabled)
   340                           ;	Brown Out Reset Voltage bits
   341                           ;	BORV = 0x3, unprogrammed default
   342   300002                     	org	3145730
   343   300002  1B                 	db	27
   344                           
   345                           ;Config register CONFIG2H @ 0x300003
   346                           ;	Watchdog Timer Enable bit
   347                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   348                           ;	Watchdog Timer Postscale Select bits
   349                           ;	WDTPS = 0xF, unprogrammed default
   350   300003                     	org	3145731
   351   300003  1E                 	db	30
   352                           
   353                           ; Padding undefined space
   354   300004                     	org	3145732
   355   300004  FF                 	db	255
   356                           
   357                           ;Config register CONFIG3H @ 0x300005
   358                           ;	CCP2 MUX bit
   359                           ;	CCP2MX = 0x1, unprogrammed default
   360                           ;	PORTB A/D Enable bit
   361                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
   362                           ;	Low-Power Timer1 Oscillator Enable bit
   363                           ;	LPT1OSC = 0x0, unprogrammed default
   364                           ;	MCLR Pin Enable bit
   365                           ;	MCLRE = 0x1, unprogrammed default
   366   300005                     	org	3145733
   367   300005  81                 	db	129
   368                           
   369                           ;Config register CONFIG4L @ 0x300006
   370                           ;	Stack Full/Underflow Reset Enable bit
   371                           ;	STVREN = 0x1, unprogrammed default
   372                           ;	Single-Supply ICSP Enable bit
   373                           ;	LVP = OFF, Single-Supply ICSP disabled
   374                           ;	Extended Instruction Set Enable bit
   375                           ;	XINST = 0x0, unprogrammed default
   376                           ;	Background Debugger Enable bit
   377                           ;	DEBUG = 0x1, unprogrammed default
   378   300006                     	org	3145734
   379   300006  81                 	db	129
   380                           
   381                           ; Padding undefined space
   382   300007                     	org	3145735
   383   300007  FF                 	db	255
   384                           
   385                           ;Config register CONFIG5L @ 0x300008
   386                           ;	unspecified, using default values
   387                           ;	Code Protection bit
   388                           ;	CP0 = 0x1, unprogrammed default
   389                           ;	Code Protection bit
   390                           ;	CP1 = 0x1, unprogrammed default
   391                           ;	Code Protection bit
   392                           ;	CP2 = 0x1, unprogrammed default
   393                           ;	Code Protection bit
   394                           ;	CP3 = 0x1, unprogrammed default
   395   300008                     	org	3145736
   396   300008  0F                 	db	15
   397                           
   398                           ;Config register CONFIG5H @ 0x300009
   399                           ;	Boot Block Code Protection bit
   400                           ;	CPB = 0x1, unprogrammed default
   401                           ;	Data EEPROM Code Protection bit
   402                           ;	CPD = OFF, Data EEPROM not code-protected
   403   300009                     	org	3145737
   404   300009  C0                 	db	192
   405                           
   406                           ;Config register CONFIG6L @ 0x30000A
   407                           ;	unspecified, using default values
   408                           ;	Write Protection bit
   409                           ;	WRT0 = 0x1, unprogrammed default
   410                           ;	Write Protection bit
   411                           ;	WRT1 = 0x1, unprogrammed default
   412                           ;	Write Protection bit
   413                           ;	WRT2 = 0x1, unprogrammed default
   414                           ;	Write Protection bit
   415                           ;	WRT3 = 0x1, unprogrammed default
   416   30000A                     	org	3145738
   417   30000A  0F                 	db	15
   418                           
   419                           ;Config register CONFIG6H @ 0x30000B
   420                           ;	unspecified, using default values
   421                           ;	Configuration Register Write Protection bit
   422                           ;	WRTC = 0x1, unprogrammed default
   423                           ;	Boot Block Write Protection bit
   424                           ;	WRTB = 0x1, unprogrammed default
   425                           ;	Data EEPROM Write Protection bit
   426                           ;	WRTD = 0x1, unprogrammed default
   427   30000B                     	org	3145739
   428   30000B  E0                 	db	224
   429                           
   430                           ;Config register CONFIG7L @ 0x30000C
   431                           ;	unspecified, using default values
   432                           ;	Table Read Protection bit
   433                           ;	EBTR0 = 0x1, unprogrammed default
   434                           ;	Table Read Protection bit
   435                           ;	EBTR1 = 0x1, unprogrammed default
   436                           ;	Table Read Protection bit
   437                           ;	EBTR2 = 0x1, unprogrammed default
   438                           ;	Table Read Protection bit
   439                           ;	EBTR3 = 0x1, unprogrammed default
   440   30000C                     	org	3145740
   441   30000C  0F                 	db	15
   442                           
   443                           ;Config register CONFIG7H @ 0x30000D
   444                           ;	unspecified, using default values
   445                           ;	Boot Block Table Read Protection bit
   446                           ;	EBTRB = 0x1, unprogrammed default
   447   30000D                     	org	3145741
   448   30000D  40                 	db	64
   449                           tosu	equ	0xFFF
   450                           tosh	equ	0xFFE
   451                           tosl	equ	0xFFD
   452                           stkptr	equ	0xFFC
   453                           pclatu	equ	0xFFB
   454                           pclath	equ	0xFFA
   455                           pcl	equ	0xFF9
   456                           tblptru	equ	0xFF8
   457                           tblptrh	equ	0xFF7
   458                           tblptrl	equ	0xFF6
   459                           tablat	equ	0xFF5
   460                           prodh	equ	0xFF4
   461                           prodl	equ	0xFF3
   462                           indf0	equ	0xFEF
   463                           postinc0	equ	0xFEE
   464                           postdec0	equ	0xFED
   465                           preinc0	equ	0xFEC
   466                           plusw0	equ	0xFEB
   467                           fsr0h	equ	0xFEA
   468                           fsr0l	equ	0xFE9
   469                           wreg	equ	0xFE8
   470                           indf1	equ	0xFE7
   471                           postinc1	equ	0xFE6
   472                           postdec1	equ	0xFE5
   473                           preinc1	equ	0xFE4
   474                           plusw1	equ	0xFE3
   475                           fsr1h	equ	0xFE2
   476                           fsr1l	equ	0xFE1
   477                           bsr	equ	0xFE0
   478                           indf2	equ	0xFDF
   479                           postinc2	equ	0xFDE
   480                           postdec2	equ	0xFDD
   481                           preinc2	equ	0xFDC
   482                           plusw2	equ	0xFDB
   483                           fsr2h	equ	0xFDA
   484                           fsr2l	equ	0xFD9
   485                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         2
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM          126      0       2
    BANK0           128      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           244      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _ISR in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _ISR in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _ISR in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _ISR in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _ISR in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _ISR in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _ISR in BANK5

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (1) _ISR                                                  0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 1
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 _ISR (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BIGRAM             5F3      0       0      28        0.0%
EEDATA             100      0       0       0        0.0%
BITBANK4           100      0       0      11        0.0%
BANK4              100      0       0      12        0.0%
BITBANK3           100      0       0       9        0.0%
BANK3              100      0       0      10        0.0%
BITBANK2           100      0       0       7        0.0%
BANK2              100      0       0       8        0.0%
BITBANK1           100      0       0       5        0.0%
BANK1              100      0       0       6        0.0%
BITBANK5            F4      0       0      13        0.0%
BANK5               F4      0       0      14        0.0%
BITBANK0            80      0       0       3        0.0%
BANK0               80      0       0       4        0.0%
BITCOMRAM           7E      0       0       0        0.0%
COMRAM              7E      0       2       1        1.6%
BITBIGSFR_1l        20      0       0      23        0.0%
BITBIGSFR_1hl        B      0       0      22        0.0%
BITBIGSFRll          B      0       0      26        0.0%
BITBIGSFR_5h         A      0       0      15        0.0%
BITBIGSFRlh          8      0       0      25        0.0%
BITBIGSFRh           7      0       0      24        0.0%
BITBIGSFR_2          5      0       0      19        0.0%
BITBIGSFR_1hhl       4      0       0      21        0.0%
BITBIGSFR_4          3      0       0      17        0.0%
BITBIGSFR_3          3      0       0      18        0.0%
BITBIGSFR_1hhh       2      0       0      20        0.0%
BITBIGSFR_5l         2      0       0      16        0.0%
BIGSFR_5             0      0       0     200        0.0%
BIGSFR_4             0      0       0     200        0.0%
BIGSFR_3             0      0       0     200        0.0%
BIGSFR_2             0      0       0     200        0.0%
BIGSFR_1             0      0       0     200        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR_5             0      0       0     200        0.0%
SFR_5                0      0       0     200        0.0%
BITSFR_4             0      0       0     200        0.0%
SFR_4                0      0       0     200        0.0%
BITSFR_3             0      0       0     200        0.0%
SFR_3                0      0       0     200        0.0%
BITSFR_2             0      0       0     200        0.0%
SFR_2                0      0       0     200        0.0%
BITSFR_1             0      0       0     200        0.0%
SFR_1                0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%
STACK                0      0       0       2        0.0%
NULL                 0      0       0       0        0.0%
ABS                  0      0       2      27        0.0%
DATA                 0      0       2      29        0.0%
CODE                 0      0       0       0        0.0%


Microchip Technology PIC18 Macro Assembler V2.40 build 20220703182018 
Symbol Table                                                                                   Mon Nov 28 13:56:42 2022

                     l41 0046                       l42 0046                      l740 0044  
                    l732 0012                      l734 003E                      l736 0040  
                    l738 0042                      _GIE 007F97                      _PR2 000FCB  
                    _ISR 0008                      wreg 000FE8                     ?_ISR 0000  
                   _LATC 000F8B                     _IPEN 007E87                     i2l33 0060  
                   i2l36 0078                     _main 0012                     btemp 0003  
                   start 000E             ___param_bank 000000                    ??_ISR 0000  
                  ?_main 0000                    _T0CON 000FD5                    _T2CON 000FCA  
                  i2l720 0050                    i2l722 0054                    i2l724 005E  
                  i2l726 0072                    i2l728 0076                    _TRISC 000F94  
                  ttemp5 0004                    ttemp6 0007                    ttemp7 000B  
                  status 000FD8                    wtemp8 0004          __initialization 007C  
           __end_of_main 004E                   ??_main 0000            __activetblptr 000000  
                 _CCPR1L 000FBE                   _INT0IE 007F94                   _INT0IF 007F91  
                 i2u1_40 0072                   i2u1_41 006E                   i2u2_47 0056  
                 isa$std 000001               __accesstop 0080  __end_of__initialization 0080  
          ___rparam_used 000001           __pcstackCOMRAM 0000                  __Hparam 0000  
                __Lparam 0000                  __pcinit 007C                  __ramtop 0600  
                __ptext0 0012           __pintcode_body 004E     end_of_initialization 0080  
                int_func 004E              _CCP1CONbits 000FBD      start_initialization 007C  
            __end_of_ISR 007C              __pbssCOMRAM 0001                __pintcode 0008  
              _direction 0001                 __Hrparam 0000                 __Lrparam 0000  
               isa$xinst 000000                 int$flags 0003                 intlevel2 0000  
             _OSCCONbits 000FD3  
