{"Source Block": ["hdl/library/axi_adc_trigger/axi_adc_trigger.v@245:279@HdlStmProcess", "  // External trigger output hold 100000 clock cycles(1ms) on polarity change.\n  // All trigger signals that are to be outputted on the external trigger after a\n  // trigger out is acknowledged by the hold counter will be disregarded for 1ms.\n  // This was done to avoid noise created by high frequency switches on long\n  // wires.\n  always @(posedge clk) begin\n    // trigger_o[0] hold start\n    if ((trigger_o_m[0] != trigger_o_m_1[0]) & (trig_o_hold_cnt_0 == 17'd0)) begin\n      trig_o_hold_cnt_0 <= 17'd100000;\n      trig_o_hold_0 <= trigger_o_m[0];\n    end\n    if (trig_o_hold_cnt_0 != 17'd0) begin\n      trig_o_hold_cnt_0 <= trig_o_hold_cnt_0 - 17'd1;\n    end\n    trigger_o_m_1[0] <= trigger_o_m[0];\n\n    // trigger_o[1] hold start\n    if ((trigger_o_m[1] != trigger_o_m_1[1]) & (trig_o_hold_cnt_1 == 17'd0)) begin\n      trig_o_hold_cnt_1 <= 17'd100000;\n      trig_o_hold_1 <= trigger_o_m[1];\n    end\n    if (trig_o_hold_cnt_1 != 17'd0) begin\n      trig_o_hold_cnt_1 <= trig_o_hold_cnt_1 - 17'd1;\n    end\n    trigger_o_m_1[1] <= trigger_o_m[1];\n\n    // hold\n    trigger_o[0] <= (trig_o_hold_cnt_0 == 'd0) ? trigger_o_m[0] : trig_o_hold_0;\n    trigger_o[1] <= (trig_o_hold_cnt_1 == 'd0) ? trigger_o_m[1] : trig_o_hold_1;\n  end\n\n\n  // keep data in sync with the trigger. The trigger bypasses the variable fifo.\n  // The data goes through and it is delayed with 4 clock cycles)\n  always @(posedge clk) begin\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[252, "    if ((trigger_o_m[0] != trigger_o_m_1[0]) & (trig_o_hold_cnt_0 == 17'd0)) begin\n"], [253, "      trig_o_hold_cnt_0 <= 17'd100000;\n"], [254, "      trig_o_hold_0 <= trigger_o_m[0];\n"], [255, "    end\n"], [259, "    trigger_o_m_1[0] <= trigger_o_m[0];\n"], [262, "    if ((trigger_o_m[1] != trigger_o_m_1[1]) & (trig_o_hold_cnt_1 == 17'd0)) begin\n"], [263, "      trig_o_hold_cnt_1 <= 17'd100000;\n"], [264, "      trig_o_hold_1 <= trigger_o_m[1];\n"], [265, "    end\n"], [269, "    trigger_o_m_1[1] <= trigger_o_m[1];\n"]], "Add": [[257, "    end else if (trig_o_hold_0 != trigger_o_m[0]) begin\n"], [257, "      trig_o_hold_cnt_0 <= OUT_PIN_HOLD_N;\n"], [257, "      trig_o_hold_0 <= trigger_o_m[0];\n"], [267, "    end else if (trig_o_hold_1 != trigger_o_m[1]) begin\n"], [267, "      trig_o_hold_cnt_1 <= OUT_PIN_HOLD_N;\n"], [267, "      trig_o_hold_1 <= trigger_o_m[1];\n"]]}}