// Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
// Date        : Thu Oct 29 10:58:56 2020
// Host        : DESKTOP-AOVMD3L running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_overlaystream_0_0_sim_netlist.v
// Design      : design_1_overlaystream_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xczu3eg-sfvc784-1-i
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "design_1_overlaystream_0_0,overlaystream,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "HLS" *) 
(* X_CORE_INFO = "overlaystream,Vivado 2020.1" *) (* hls_module = "yes" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (overlay_alpha_ap_vld,
    overlay_h_ap_vld,
    overlay_w_ap_vld,
    overlay_x_ap_vld,
    overlay_y_ap_vld,
    video_in_TVALID,
    video_in_TREADY,
    video_in_TDATA,
    video_in_TKEEP,
    video_in_TSTRB,
    video_in_TUSER,
    video_in_TLAST,
    video_in_TID,
    video_in_TDEST,
    video_out_TVALID,
    video_out_TREADY,
    video_out_TDATA,
    video_out_TKEEP,
    video_out_TSTRB,
    video_out_TUSER,
    video_out_TLAST,
    video_out_TID,
    video_out_TDEST,
    video_coverlay_TVALID,
    video_coverlay_TREADY,
    video_coverlay_TDATA,
    video_coverlay_TKEEP,
    video_coverlay_TSTRB,
    video_coverlay_TUSER,
    video_coverlay_TLAST,
    video_coverlay_TID,
    video_coverlay_TDEST,
    overlay_alpha,
    overlay_h,
    overlay_w,
    overlay_x,
    overlay_y,
    ap_clk,
    ap_rst_n);
  input overlay_alpha_ap_vld;
  input overlay_h_ap_vld;
  input overlay_w_ap_vld;
  input overlay_x_ap_vld;
  input overlay_y_ap_vld;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 video_in TVALID" *) input video_in_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 video_in TREADY" *) output video_in_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 video_in TDATA" *) input [23:0]video_in_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 video_in TKEEP" *) input [2:0]video_in_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 video_in TSTRB" *) input [2:0]video_in_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 video_in TUSER" *) input [0:0]video_in_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 video_in TLAST" *) input [0:0]video_in_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 video_in TID" *) input [0:0]video_in_TID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 video_in TDEST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME video_in, TDATA_NUM_BYTES 3, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 148146667, PHASE 0.000, CLK_DOMAIN design_1_zynq_ultra_ps_e_0_1_pl_clk0, INSERT_VIP 0" *) input [0:0]video_in_TDEST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 video_out TVALID" *) output video_out_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 video_out TREADY" *) input video_out_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 video_out TDATA" *) output [23:0]video_out_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 video_out TKEEP" *) output [2:0]video_out_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 video_out TSTRB" *) output [2:0]video_out_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 video_out TUSER" *) output [0:0]video_out_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 video_out TLAST" *) output [0:0]video_out_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 video_out TID" *) output [0:0]video_out_TID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 video_out TDEST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME video_out, TDATA_NUM_BYTES 3, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 148146667, PHASE 0.000, CLK_DOMAIN design_1_zynq_ultra_ps_e_0_1_pl_clk0, INSERT_VIP 0" *) output [0:0]video_out_TDEST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 video_coverlay TVALID" *) input video_coverlay_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 video_coverlay TREADY" *) output video_coverlay_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 video_coverlay TDATA" *) input [23:0]video_coverlay_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 video_coverlay TKEEP" *) input [2:0]video_coverlay_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 video_coverlay TSTRB" *) input [2:0]video_coverlay_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 video_coverlay TUSER" *) input [0:0]video_coverlay_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 video_coverlay TLAST" *) input [0:0]video_coverlay_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 video_coverlay TID" *) input [0:0]video_coverlay_TID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 video_coverlay TDEST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME video_coverlay, TDATA_NUM_BYTES 3, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, LAYERED_METADATA undef, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 148146667, PHASE 0.000, CLK_DOMAIN design_1_zynq_ultra_ps_e_0_1_pl_clk0, INSERT_VIP 0" *) input [0:0]video_coverlay_TDEST;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 overlay_alpha DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME overlay_alpha, LAYERED_METADATA undef" *) input [31:0]overlay_alpha;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 overlay_h DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME overlay_h, LAYERED_METADATA undef" *) input [31:0]overlay_h;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 overlay_w DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME overlay_w, LAYERED_METADATA undef" *) input [31:0]overlay_w;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 overlay_x DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME overlay_x, LAYERED_METADATA undef" *) input [31:0]overlay_x;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 overlay_y DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME overlay_y, LAYERED_METADATA undef" *) input [31:0]overlay_y;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF video_in:video_out:video_coverlay, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 148146667, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN design_1_zynq_ultra_ps_e_0_1_pl_clk0, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input ap_rst_n;

  wire ap_clk;
  wire ap_rst_n;
  wire [31:0]overlay_alpha;
  wire overlay_alpha_ap_vld;
  wire [31:0]overlay_h;
  wire overlay_h_ap_vld;
  wire [31:0]overlay_w;
  wire overlay_w_ap_vld;
  wire [31:0]overlay_x;
  wire overlay_x_ap_vld;
  wire [31:0]overlay_y;
  wire overlay_y_ap_vld;
  wire [23:0]video_coverlay_TDATA;
  wire [0:0]video_coverlay_TDEST;
  wire [0:0]video_coverlay_TID;
  wire [2:0]video_coverlay_TKEEP;
  wire [0:0]video_coverlay_TLAST;
  wire video_coverlay_TREADY;
  wire [2:0]video_coverlay_TSTRB;
  wire [0:0]video_coverlay_TUSER;
  wire video_coverlay_TVALID;
  wire [23:0]video_in_TDATA;
  wire [0:0]video_in_TDEST;
  wire [0:0]video_in_TID;
  wire [2:0]video_in_TKEEP;
  wire [0:0]video_in_TLAST;
  wire video_in_TREADY;
  wire [2:0]video_in_TSTRB;
  wire [0:0]video_in_TUSER;
  wire video_in_TVALID;
  wire [23:0]video_out_TDATA;
  wire [0:0]video_out_TDEST;
  wire [0:0]video_out_TID;
  wire [2:0]video_out_TKEEP;
  wire [0:0]video_out_TLAST;
  wire video_out_TREADY;
  wire [2:0]video_out_TSTRB;
  wire [0:0]video_out_TUSER;
  wire video_out_TVALID;

  (* SDX_KERNEL = "true" *) 
  (* SDX_KERNEL_SYNTH_INST = "inst" *) 
  (* SDX_KERNEL_TYPE = "hls" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .overlay_alpha(overlay_alpha),
        .overlay_alpha_ap_vld(overlay_alpha_ap_vld),
        .overlay_h(overlay_h),
        .overlay_h_ap_vld(overlay_h_ap_vld),
        .overlay_w(overlay_w),
        .overlay_w_ap_vld(overlay_w_ap_vld),
        .overlay_x(overlay_x),
        .overlay_x_ap_vld(overlay_x_ap_vld),
        .overlay_y(overlay_y),
        .overlay_y_ap_vld(overlay_y_ap_vld),
        .video_coverlay_TDATA(video_coverlay_TDATA),
        .video_coverlay_TDEST(video_coverlay_TDEST),
        .video_coverlay_TID(video_coverlay_TID),
        .video_coverlay_TKEEP(video_coverlay_TKEEP),
        .video_coverlay_TLAST(video_coverlay_TLAST),
        .video_coverlay_TREADY(video_coverlay_TREADY),
        .video_coverlay_TSTRB(video_coverlay_TSTRB),
        .video_coverlay_TUSER(video_coverlay_TUSER),
        .video_coverlay_TVALID(video_coverlay_TVALID),
        .video_in_TDATA(video_in_TDATA),
        .video_in_TDEST(video_in_TDEST),
        .video_in_TID(video_in_TID),
        .video_in_TKEEP(video_in_TKEEP),
        .video_in_TLAST(video_in_TLAST),
        .video_in_TREADY(video_in_TREADY),
        .video_in_TSTRB(video_in_TSTRB),
        .video_in_TUSER(video_in_TUSER),
        .video_in_TVALID(video_in_TVALID),
        .video_out_TDATA(video_out_TDATA),
        .video_out_TDEST(video_out_TDEST),
        .video_out_TID(video_out_TID),
        .video_out_TKEEP(video_out_TKEEP),
        .video_out_TLAST(video_out_TLAST),
        .video_out_TREADY(video_out_TREADY),
        .video_out_TSTRB(video_out_TSTRB),
        .video_out_TUSER(video_out_TUSER),
        .video_out_TVALID(video_out_TVALID));
endmodule

(* hls_module = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream
   (video_in_TDATA,
    video_in_TKEEP,
    video_in_TSTRB,
    video_in_TUSER,
    video_in_TLAST,
    video_in_TID,
    video_in_TDEST,
    video_out_TDATA,
    video_out_TKEEP,
    video_out_TSTRB,
    video_out_TUSER,
    video_out_TLAST,
    video_out_TID,
    video_out_TDEST,
    video_coverlay_TDATA,
    video_coverlay_TKEEP,
    video_coverlay_TSTRB,
    video_coverlay_TUSER,
    video_coverlay_TLAST,
    video_coverlay_TID,
    video_coverlay_TDEST,
    overlay_alpha,
    overlay_h,
    overlay_w,
    overlay_x,
    overlay_y,
    ap_clk,
    ap_rst_n,
    overlay_alpha_ap_vld,
    overlay_h_ap_vld,
    overlay_w_ap_vld,
    overlay_x_ap_vld,
    overlay_y_ap_vld,
    video_in_TVALID,
    video_in_TREADY,
    video_coverlay_TVALID,
    video_coverlay_TREADY,
    video_out_TVALID,
    video_out_TREADY);
  input [23:0]video_in_TDATA;
  input [2:0]video_in_TKEEP;
  input [2:0]video_in_TSTRB;
  input [0:0]video_in_TUSER;
  input [0:0]video_in_TLAST;
  input [0:0]video_in_TID;
  input [0:0]video_in_TDEST;
  output [23:0]video_out_TDATA;
  output [2:0]video_out_TKEEP;
  output [2:0]video_out_TSTRB;
  output [0:0]video_out_TUSER;
  output [0:0]video_out_TLAST;
  output [0:0]video_out_TID;
  output [0:0]video_out_TDEST;
  input [23:0]video_coverlay_TDATA;
  input [2:0]video_coverlay_TKEEP;
  input [2:0]video_coverlay_TSTRB;
  input [0:0]video_coverlay_TUSER;
  input [0:0]video_coverlay_TLAST;
  input [0:0]video_coverlay_TID;
  input [0:0]video_coverlay_TDEST;
  input [31:0]overlay_alpha;
  input [31:0]overlay_h;
  input [31:0]overlay_w;
  input [31:0]overlay_x;
  input [31:0]overlay_y;
  input ap_clk;
  input ap_rst_n;
  input overlay_alpha_ap_vld;
  input overlay_h_ap_vld;
  input overlay_w_ap_vld;
  input overlay_x_ap_vld;
  input overlay_y_ap_vld;
  input video_in_TVALID;
  output video_in_TREADY;
  input video_coverlay_TVALID;
  output video_coverlay_TREADY;
  output video_out_TVALID;
  input video_out_TREADY;

  wire \<const0> ;
  wire \<const1> ;
  wire [10:0]Block_split90_proc_U0_ap_return;
  wire Block_split90_proc_U0_ap_start;
  wire Loop_loop_height_proc17_U0_ap_start;
  wire [23:0]Loop_loop_height_proc17_U0_img_coverlay_data_din;
  wire Loop_loop_height_proc17_U0_img_coverlay_data_write;
  wire Loop_loop_height_proc17_U0_n_6;
  wire Loop_loop_height_proc17_U0_overlay_w_read;
  wire Loop_loop_height_proc1921_U0_ap_start;
  wire Loop_loop_height_proc1921_U0_n_5;
  wire Loop_loop_height_proc1921_U0_n_6;
  wire Loop_loop_height_proc1921_U0_n_8;
  wire [23:0]Loop_loop_height_proc20_U0_img_in_data_din;
  wire Loop_loop_height_proc20_U0_img_in_data_write;
  wire ack_out114_out;
  wire ap_CS_fsm_pp0_stage0;
  wire ap_CS_fsm_state2;
  wire [0:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_done_reg;
  wire [10:0]ap_return_preg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire empty_n;
  wire empty_n_0;
  wire [10:0]i_reg_121;
  wire img_coverlay_cols_c_U_n_6;
  wire img_coverlay_cols_c_U_n_7;
  wire [30:0]img_coverlay_cols_c_dout;
  wire img_coverlay_cols_c_empty_n;
  wire img_coverlay_cols_c_full_n;
  wire img_coverlay_data_U_n_10;
  wire img_coverlay_data_U_n_11;
  wire img_coverlay_data_U_n_12;
  wire img_coverlay_data_U_n_13;
  wire img_coverlay_data_U_n_14;
  wire img_coverlay_data_U_n_15;
  wire img_coverlay_data_U_n_16;
  wire img_coverlay_data_U_n_17;
  wire img_coverlay_data_U_n_18;
  wire img_coverlay_data_U_n_19;
  wire img_coverlay_data_U_n_20;
  wire img_coverlay_data_U_n_21;
  wire img_coverlay_data_U_n_22;
  wire img_coverlay_data_U_n_23;
  wire img_coverlay_data_U_n_24;
  wire img_coverlay_data_U_n_25;
  wire img_coverlay_data_U_n_26;
  wire img_coverlay_data_U_n_27;
  wire img_coverlay_data_U_n_28;
  wire img_coverlay_data_U_n_29;
  wire img_coverlay_data_U_n_30;
  wire img_coverlay_data_U_n_7;
  wire img_coverlay_data_U_n_8;
  wire img_coverlay_data_U_n_9;
  wire img_coverlay_data_empty_n;
  wire img_coverlay_data_full_n;
  wire img_coverlay_rows_c_U_n_10;
  wire img_coverlay_rows_c_U_n_42;
  wire img_coverlay_rows_c_U_n_43;
  wire img_coverlay_rows_c_U_n_5;
  wire img_coverlay_rows_c_U_n_6;
  wire img_coverlay_rows_c_U_n_7;
  wire img_coverlay_rows_c_U_n_8;
  wire [30:0]img_coverlay_rows_c_dout;
  wire img_coverlay_rows_c_full_n;
  wire img_in_data_U_n_10;
  wire img_in_data_U_n_11;
  wire img_in_data_U_n_12;
  wire img_in_data_U_n_13;
  wire img_in_data_U_n_14;
  wire img_in_data_U_n_15;
  wire img_in_data_U_n_16;
  wire img_in_data_U_n_17;
  wire img_in_data_U_n_18;
  wire img_in_data_U_n_19;
  wire img_in_data_U_n_20;
  wire img_in_data_U_n_21;
  wire img_in_data_U_n_22;
  wire img_in_data_U_n_23;
  wire img_in_data_U_n_24;
  wire img_in_data_U_n_25;
  wire img_in_data_U_n_26;
  wire img_in_data_U_n_27;
  wire img_in_data_U_n_28;
  wire img_in_data_U_n_29;
  wire img_in_data_U_n_30;
  wire img_in_data_U_n_7;
  wire img_in_data_U_n_8;
  wire img_in_data_U_n_9;
  wire img_in_data_empty_n;
  wire img_in_data_full_n;
  wire [23:0]img_out_data_dout;
  wire img_out_data_empty_n;
  wire img_out_data_full_n;
  wire internal_empty_n4_out;
  wire j_reg_144;
  wire [31:0]overlay_alpha;
  wire overlay_alpha_ap_vld;
  wire overlay_alpha_c1_U_n_5;
  wire [31:0]overlay_alpha_c1_dout;
  wire overlay_alpha_c1_empty_n;
  wire [31:0]overlay_alpha_c_dout;
  wire overlay_alpha_c_empty_n;
  wire overlay_alpha_c_full_n;
  wire [31:0]overlay_h;
  wire overlay_h_ap_vld;
  wire [31:0]overlay_h_c2_dout;
  wire overlay_h_c2_empty_n;
  wire overlay_h_c2_full_n;
  wire overlay_h_c_U_n_51;
  wire overlay_h_c_U_n_6;
  wire overlay_h_c_U_n_7;
  wire [31:0]overlay_h_c_dout;
  wire overlay_h_c_full_n;
  wire overlay_h_cast_loc_channel_U_n_5;
  wire [31:0]overlay_w;
  wire overlay_w_ap_vld;
  wire overlay_w_c3_U_n_39;
  wire overlay_w_c3_U_n_6;
  wire [31:0]overlay_w_c3_dout;
  wire overlay_w_c3_empty_n;
  wire overlay_w_c3_full_n;
  wire overlay_w_c95_U_n_5;
  wire [31:0]overlay_w_c95_dout;
  wire overlay_w_c95_empty_n;
  wire [31:0]overlay_w_c_dout;
  wire overlay_w_c_empty_n;
  wire overlay_w_c_full_n;
  wire [31:0]overlay_x;
  wire overlay_x_ap_vld;
  wire overlay_x_c4_U_n_6;
  wire overlay_x_c4_U_n_8;
  wire overlay_x_c4_U_n_9;
  wire [31:0]overlay_x_c4_dout;
  wire overlay_x_c4_empty_n;
  wire overlay_x_c4_full_n;
  wire overlay_x_c_U_n_10;
  wire overlay_x_c_U_n_11;
  wire overlay_x_c_U_n_12;
  wire overlay_x_c_U_n_13;
  wire overlay_x_c_U_n_46;
  wire overlay_x_c_U_n_47;
  wire overlay_x_c_U_n_48;
  wire overlay_x_c_U_n_49;
  wire overlay_x_c_U_n_50;
  wire overlay_x_c_U_n_51;
  wire overlay_x_c_U_n_52;
  wire overlay_x_c_U_n_53;
  wire overlay_x_c_U_n_54;
  wire overlay_x_c_U_n_55;
  wire overlay_x_c_U_n_56;
  wire overlay_x_c_U_n_57;
  wire overlay_x_c_U_n_58;
  wire overlay_x_c_U_n_59;
  wire overlay_x_c_U_n_6;
  wire overlay_x_c_U_n_60;
  wire overlay_x_c_U_n_61;
  wire overlay_x_c_U_n_62;
  wire overlay_x_c_U_n_63;
  wire overlay_x_c_U_n_64;
  wire overlay_x_c_U_n_65;
  wire overlay_x_c_U_n_66;
  wire overlay_x_c_U_n_67;
  wire overlay_x_c_U_n_68;
  wire overlay_x_c_U_n_7;
  wire overlay_x_c_U_n_8;
  wire overlay_x_c_U_n_9;
  wire [31:0]overlay_x_c_dout;
  wire overlay_x_c_empty_n;
  wire overlay_x_c_full_n;
  wire [31:0]overlay_y;
  wire overlay_y_ap_vld;
  wire overlay_y_c5_U_n_5;
  wire overlay_y_c5_U_n_8;
  wire [31:0]overlay_y_c5_dout;
  wire overlay_y_c5_empty_n;
  wire overlay_y_c_U_n_10;
  wire overlay_y_c_U_n_11;
  wire overlay_y_c_U_n_12;
  wire overlay_y_c_U_n_13;
  wire overlay_y_c_U_n_46;
  wire overlay_y_c_U_n_47;
  wire overlay_y_c_U_n_48;
  wire overlay_y_c_U_n_49;
  wire overlay_y_c_U_n_50;
  wire overlay_y_c_U_n_51;
  wire overlay_y_c_U_n_52;
  wire overlay_y_c_U_n_53;
  wire overlay_y_c_U_n_54;
  wire overlay_y_c_U_n_55;
  wire overlay_y_c_U_n_56;
  wire overlay_y_c_U_n_57;
  wire overlay_y_c_U_n_58;
  wire overlay_y_c_U_n_59;
  wire overlay_y_c_U_n_6;
  wire overlay_y_c_U_n_60;
  wire overlay_y_c_U_n_61;
  wire overlay_y_c_U_n_62;
  wire overlay_y_c_U_n_63;
  wire overlay_y_c_U_n_64;
  wire overlay_y_c_U_n_65;
  wire overlay_y_c_U_n_66;
  wire overlay_y_c_U_n_67;
  wire overlay_y_c_U_n_68;
  wire overlay_y_c_U_n_7;
  wire overlay_y_c_U_n_8;
  wire overlay_y_c_U_n_9;
  wire [31:0]overlay_y_c_dout;
  wire overlay_y_c_empty_n;
  wire overlay_y_c_full_n;
  wire overlaystream_entry22_U0_ap_start;
  wire overlaystream_entry22_U0_n_5;
  wire overlyOnMat_1080_1920_U0_ap_ready;
  wire overlyOnMat_1080_1920_U0_ap_start;
  wire [23:0]overlyOnMat_1080_1920_U0_img_out_4336_din;
  wire overlyOnMat_1080_1920_U0_n_12;
  wire overlyOnMat_1080_1920_U0_n_13;
  wire overlyOnMat_1080_1920_U0_n_15;
  wire overlyOnMat_1080_1920_U0_n_16;
  wire overlyOnMat_1080_1920_U0_n_41;
  wire overlyOnMat_1080_1920_U0_n_42;
  wire overlyOnMat_1080_1920_U0_n_43;
  wire overlyOnMat_1080_1920_U0_n_44;
  wire overlyOnMat_1080_1920_U0_n_45;
  wire overlyOnMat_1080_1920_U0_n_46;
  wire overlyOnMat_1080_1920_U0_n_47;
  wire overlyOnMat_1080_1920_U0_n_48;
  wire overlyOnMat_1080_1920_U0_n_49;
  wire overlyOnMat_1080_1920_U0_n_50;
  wire overlyOnMat_1080_1920_U0_n_51;
  wire overlyOnMat_1080_1920_U0_n_52;
  wire overlyOnMat_1080_1920_U0_n_53;
  wire overlyOnMat_1080_1920_U0_n_54;
  wire overlyOnMat_1080_1920_U0_n_55;
  wire overlyOnMat_1080_1920_U0_n_56;
  wire overlyOnMat_1080_1920_U0_n_57;
  wire overlyOnMat_1080_1920_U0_n_58;
  wire overlyOnMat_1080_1920_U0_n_59;
  wire overlyOnMat_1080_1920_U0_n_60;
  wire overlyOnMat_1080_1920_U0_n_61;
  wire overlyOnMat_1080_1920_U0_n_62;
  wire overlyOnMat_1080_1920_U0_n_63;
  wire overlyOnMat_1080_1920_U0_n_64;
  wire overlyOnMat_1080_1920_U0_n_65;
  wire overlyOnMat_1080_1920_U0_n_7;
  wire overlyOnMat_1080_1920_U0_n_8;
  wire overlyOnMat_1080_1920_U0_n_9;
  wire overlyOnMat_1080_1920_U0_overly_y_read;
  wire p_1_in;
  wire pop;
  wire pop_6;
  wire pop_7;
  wire push;
  wire \regslice_both_video_out_V_data_V_U/B_V_data_1_sel_wr01_out ;
  wire shiftReg_ce;
  wire shiftReg_ce_1;
  wire shiftReg_ce_2;
  wire start_for_Block_split90_proc_U0_full_n;
  wire start_for_Loop_loop_height_proc1921_U0_full_n;
  wire start_for_overlaystream_entry22_U0_U_n_6;
  wire start_for_overlaystream_entry22_U0_U_n_7;
  wire start_for_overlaystream_entry22_U0_full_n;
  wire start_for_overlyOnMat_1080_1920_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_3;
  wire start_once_reg_4;
  wire start_once_reg_5;
  wire [31:7]sub_ln58_fu_238_p2;
  wire [23:0]video_coverlay_TDATA;
  wire [0:0]video_coverlay_TLAST;
  wire video_coverlay_TREADY;
  wire [0:0]video_coverlay_TUSER;
  wire video_coverlay_TVALID;
  wire [23:0]video_in_TDATA;
  wire [0:0]video_in_TLAST;
  wire video_in_TREADY;
  wire [0:0]video_in_TUSER;
  wire video_in_TVALID;
  wire [23:0]video_out_TDATA;
  wire [0:0]video_out_TLAST;
  wire video_out_TREADY;
  wire [0:0]video_out_TUSER;
  wire video_out_TVALID;

  assign video_out_TDEST[0] = \<const0> ;
  assign video_out_TID[0] = \<const0> ;
  assign video_out_TKEEP[2] = \<const1> ;
  assign video_out_TKEEP[1] = \<const1> ;
  assign video_out_TKEEP[0] = \<const1> ;
  assign video_out_TSTRB[2] = \<const0> ;
  assign video_out_TSTRB[1] = \<const0> ;
  assign video_out_TSTRB[0] = \<const0> ;
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_Block_split90_proc Block_split90_proc_U0
       (.ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_done_reg_reg_0(overlay_h_cast_loc_channel_U_n_5),
        .ap_return_preg(ap_return_preg),
        .ap_rst_n_inv(ap_rst_n_inv),
        .in(overlay_h_c_dout[10:0]),
        .shiftReg_ce(shiftReg_ce));
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_Loop_loop_height_proc17 Loop_loop_height_proc17_U0
       (.\B_V_data_1_state_reg[1] (video_coverlay_TREADY),
        .D(ap_NS_fsm),
        .E(Loop_loop_height_proc17_U0_overlay_w_read),
        .Loop_loop_height_proc17_U0_ap_start(Loop_loop_height_proc17_U0_ap_start),
        .Loop_loop_height_proc17_U0_img_coverlay_data_write(Loop_loop_height_proc17_U0_img_coverlay_data_write),
        .Q({ap_CS_fsm_state2,Loop_loop_height_proc17_U0_n_6}),
        .SR(j_reg_144),
        .ack_out114_out(ack_out114_out),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\axi_data_V_reg_305_reg[23]_0 (Loop_loop_height_proc17_U0_img_coverlay_data_din),
        .\i_reg_121_reg[10]_0 (i_reg_121),
        .img_coverlay_data_full_n(img_coverlay_data_full_n),
        .overlay_w_c95_empty_n(overlay_w_c95_empty_n),
        .\overlay_w_read_reg_287_reg[31]_0 (overlay_w_c95_dout),
        .p_1_in(p_1_in),
        .video_coverlay_TDATA(video_coverlay_TDATA),
        .video_coverlay_TLAST(video_coverlay_TLAST),
        .video_coverlay_TUSER(video_coverlay_TUSER),
        .video_coverlay_TVALID(video_coverlay_TVALID));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_Loop_loop_height_proc1921 Loop_loop_height_proc1921_U0
       (.B_V_data_1_sel_wr01_out(\regslice_both_video_out_V_data_V_U/B_V_data_1_sel_wr01_out ),
        .\B_V_data_1_state_reg[0] (video_out_TVALID),
        .\B_V_data_1_state_reg[1] (Loop_loop_height_proc1921_U0_n_8),
        .E(Loop_loop_height_proc1921_U0_n_5),
        .Loop_loop_height_proc1921_U0_ap_start(Loop_loop_height_proc1921_U0_ap_start),
        .Q(img_out_data_dout),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .img_out_data_empty_n(img_out_data_empty_n),
        .internal_empty_n_reg(Loop_loop_height_proc1921_U0_n_6),
        .overlyOnMat_1080_1920_U0_ap_start(overlyOnMat_1080_1920_U0_ap_start),
        .start_for_Loop_loop_height_proc1921_U0_full_n(start_for_Loop_loop_height_proc1921_U0_full_n),
        .start_once_reg(start_once_reg_5),
        .video_out_TDATA(video_out_TDATA),
        .video_out_TLAST(video_out_TLAST),
        .video_out_TREADY(video_out_TREADY),
        .video_out_TUSER(video_out_TUSER));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_Loop_loop_height_proc20 Loop_loop_height_proc20_U0
       (.\B_V_data_1_state_reg[1] (video_in_TREADY),
        .Loop_loop_height_proc20_U0_img_in_data_write(Loop_loop_height_proc20_U0_img_in_data_write),
        .Q(Loop_loop_height_proc20_U0_img_in_data_din),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .img_in_data_full_n(img_in_data_full_n),
        .start_for_overlyOnMat_1080_1920_U0_full_n(start_for_overlyOnMat_1080_1920_U0_full_n),
        .start_once_reg(start_once_reg),
        .video_in_TDATA(video_in_TDATA),
        .video_in_TLAST(video_in_TLAST),
        .video_in_TUSER(video_in_TUSER),
        .video_in_TVALID(video_in_TVALID));
  VCC VCC
       (.P(\<const1> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_fifo_w32_d3_S img_coverlay_cols_c_U
       (.E(overlay_h_c_U_n_51),
        .S(img_coverlay_cols_c_U_n_7),
        .\add16_i_reg_657_reg[31] (overlay_x_c_dout[31]),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .img_coverlay_cols_c_empty_n(img_coverlay_cols_c_empty_n),
        .img_coverlay_cols_c_full_n(img_coverlay_cols_c_full_n),
        .in(overlay_w_c_dout),
        .internal_empty_n_reg_0(img_coverlay_rows_c_U_n_7),
        .out(img_coverlay_cols_c_dout),
        .shiftReg_ce(shiftReg_ce),
        .\tobool18_not_i_reg_662_reg[0] (img_coverlay_cols_c_U_n_6),
        .\tobool18_not_i_reg_662_reg[0]_0 (img_coverlay_rows_c_U_n_6),
        .\tobool18_not_i_reg_662_reg[0]_1 (overlyOnMat_1080_1920_U0_n_7));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_fifo_w24_d1920_A img_coverlay_data_U
       (.B({img_coverlay_data_U_n_7,img_coverlay_data_U_n_8,img_coverlay_data_U_n_9,img_coverlay_data_U_n_10,img_coverlay_data_U_n_11,img_coverlay_data_U_n_12,img_coverlay_data_U_n_13,img_coverlay_data_U_n_14}),
        .E(overlyOnMat_1080_1920_U0_n_9),
        .Loop_loop_height_proc17_U0_img_coverlay_data_write(Loop_loop_height_proc17_U0_img_coverlay_data_write),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .dout_valid_reg_0(overlyOnMat_1080_1920_U0_n_15),
        .empty_n(empty_n),
        .if_din(Loop_loop_height_proc17_U0_img_coverlay_data_din),
        .img_coverlay_data_empty_n(img_coverlay_data_empty_n),
        .img_coverlay_data_full_n(img_coverlay_data_full_n),
        .pop(pop_6),
        .\q_tmp_reg[15]_0 ({img_coverlay_data_U_n_15,img_coverlay_data_U_n_16,img_coverlay_data_U_n_17,img_coverlay_data_U_n_18,img_coverlay_data_U_n_19,img_coverlay_data_U_n_20,img_coverlay_data_U_n_21,img_coverlay_data_U_n_22}),
        .\q_tmp_reg[23]_0 ({img_coverlay_data_U_n_23,img_coverlay_data_U_n_24,img_coverlay_data_U_n_25,img_coverlay_data_U_n_26,img_coverlay_data_U_n_27,img_coverlay_data_U_n_28,img_coverlay_data_U_n_29,img_coverlay_data_U_n_30}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_fifo_w32_d3_S_0 img_coverlay_rows_c_U
       (.CEA2(overlyOnMat_1080_1920_U0_overly_y_read),
        .E(img_coverlay_rows_c_U_n_5),
        .Q({ap_CS_fsm_pp0_stage0,overlyOnMat_1080_1920_U0_n_12}),
        .S(img_coverlay_rows_c_U_n_10),
        .\add14_i_reg_651_reg[31] (overlay_y_c_dout[31]),
        .\ap_CS_fsm_reg[1] (img_coverlay_rows_c_U_n_8),
        .ap_clk(ap_clk),
        .ap_clk_0(img_coverlay_rows_c_U_n_42),
        .ap_clk_1(img_coverlay_rows_c_U_n_43),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .img_coverlay_cols_c_empty_n(img_coverlay_cols_c_empty_n),
        .img_coverlay_rows_c_full_n(img_coverlay_rows_c_full_n),
        .in(overlay_h_c_dout),
        .\mOutPtr_reg[0]_0 (overlay_h_c_U_n_51),
        .out(img_coverlay_rows_c_dout),
        .overlay_alpha_c_empty_n(overlay_alpha_c_empty_n),
        .overlay_x_c_empty_n(overlay_x_c_empty_n),
        .overlay_y_c_empty_n(overlay_y_c_empty_n),
        .overlyOnMat_1080_1920_U0_ap_start(overlyOnMat_1080_1920_U0_ap_start),
        .shiftReg_ce(shiftReg_ce_1),
        .shiftReg_ce_0(shiftReg_ce),
        .start_for_Loop_loop_height_proc1921_U0_full_n(start_for_Loop_loop_height_proc1921_U0_full_n),
        .start_once_reg(start_once_reg_5),
        .start_once_reg_reg(img_coverlay_rows_c_U_n_6),
        .start_once_reg_reg_0(img_coverlay_rows_c_U_n_7));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_fifo_w24_d1920_A_1 img_in_data_U
       (.B({img_in_data_U_n_7,img_in_data_U_n_8,img_in_data_U_n_9,img_in_data_U_n_10,img_in_data_U_n_11,img_in_data_U_n_12,img_in_data_U_n_13,img_in_data_U_n_14}),
        .E(overlyOnMat_1080_1920_U0_n_8),
        .Loop_loop_height_proc20_U0_img_in_data_write(Loop_loop_height_proc20_U0_img_in_data_write),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .dout_valid_reg_0(overlyOnMat_1080_1920_U0_n_16),
        .empty_n(empty_n_0),
        .if_din(Loop_loop_height_proc20_U0_img_in_data_din),
        .img_in_data_empty_n(img_in_data_empty_n),
        .img_in_data_full_n(img_in_data_full_n),
        .pop(pop_7),
        .\q_tmp_reg[15]_0 ({img_in_data_U_n_15,img_in_data_U_n_16,img_in_data_U_n_17,img_in_data_U_n_18,img_in_data_U_n_19,img_in_data_U_n_20,img_in_data_U_n_21,img_in_data_U_n_22}),
        .\q_tmp_reg[23]_0 ({img_in_data_U_n_23,img_in_data_U_n_24,img_in_data_U_n_25,img_in_data_U_n_26,img_in_data_U_n_27,img_in_data_U_n_28,img_in_data_U_n_29,img_in_data_U_n_30}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_fifo_w24_d1920_A_2 img_out_data_U
       (.B_V_data_1_sel_wr01_out(\regslice_both_video_out_V_data_V_U/B_V_data_1_sel_wr01_out ),
        .E(overlyOnMat_1080_1920_U0_n_13),
        .Q(img_out_data_dout),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .if_din(overlyOnMat_1080_1920_U0_img_out_4336_din),
        .img_out_data_empty_n(img_out_data_empty_n),
        .img_out_data_full_n(img_out_data_full_n),
        .pop(pop),
        .push(push));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_fifo_w32_d2_S overlay_alpha_c1_U
       (.E(overlay_y_c5_U_n_8),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .in(overlay_alpha_c1_dout),
        .internal_empty_n4_out(internal_empty_n4_out),
        .internal_empty_n_reg_0(overlay_y_c5_U_n_5),
        .internal_full_n_reg_0(overlay_x_c4_U_n_6),
        .overlay_alpha(overlay_alpha),
        .overlay_alpha_c1_empty_n(overlay_alpha_c1_empty_n),
        .overlay_w_ap_vld(overlay_w_ap_vld),
        .overlay_w_ap_vld_0(overlay_alpha_c1_U_n_5),
        .overlay_x_ap_vld(overlay_x_ap_vld),
        .overlay_x_c4_full_n(overlay_x_c4_full_n),
        .shiftReg_ce(shiftReg_ce_1),
        .shiftReg_ce_0(shiftReg_ce_2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_fifo_w32_d4_S overlay_alpha_c_U
       (.DI(overlyOnMat_1080_1920_U0_n_48),
        .DSP_A_B_DATA_INST({overlyOnMat_1080_1920_U0_n_49,overlyOnMat_1080_1920_U0_n_50,overlyOnMat_1080_1920_U0_n_51,overlyOnMat_1080_1920_U0_n_52,overlyOnMat_1080_1920_U0_n_53,overlyOnMat_1080_1920_U0_n_54,overlyOnMat_1080_1920_U0_n_55,overlyOnMat_1080_1920_U0_n_56}),
        .DSP_A_B_DATA_INST_0({overlyOnMat_1080_1920_U0_n_57,overlyOnMat_1080_1920_U0_n_58,overlyOnMat_1080_1920_U0_n_59,overlyOnMat_1080_1920_U0_n_60,overlyOnMat_1080_1920_U0_n_61,overlyOnMat_1080_1920_U0_n_62,overlyOnMat_1080_1920_U0_n_63,overlyOnMat_1080_1920_U0_n_64}),
        .DSP_A_B_DATA_INST_1(overlyOnMat_1080_1920_U0_n_65),
        .E(img_coverlay_rows_c_U_n_5),
        .S({overlyOnMat_1080_1920_U0_n_41,overlyOnMat_1080_1920_U0_n_42,overlyOnMat_1080_1920_U0_n_43,overlyOnMat_1080_1920_U0_n_44,overlyOnMat_1080_1920_U0_n_45,overlyOnMat_1080_1920_U0_n_46,overlyOnMat_1080_1920_U0_n_47}),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .in(overlay_alpha_c1_dout),
        .internal_full_n_reg_0(img_coverlay_rows_c_U_n_6),
        .out(overlay_alpha_c_dout),
        .overlay_alpha_c_empty_n(overlay_alpha_c_empty_n),
        .overlay_alpha_c_full_n(overlay_alpha_c_full_n),
        .shiftReg_ce(shiftReg_ce_1),
        .sub_ln58_fu_238_p2(sub_ln58_fu_238_p2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_fifo_w32_d2_S_3 overlay_h_c2_U
       (.D(overlay_h_c2_dout),
        .E(overlay_y_c5_U_n_8),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .internal_empty_n4_out(internal_empty_n4_out),
        .internal_empty_n_reg_0(overlay_y_c5_U_n_5),
        .internal_full_n_reg_0(overlay_x_c4_U_n_6),
        .overlay_h(overlay_h),
        .overlay_h_c2_empty_n(overlay_h_c2_empty_n),
        .overlay_h_c2_full_n(overlay_h_c2_full_n),
        .shiftReg_ce(shiftReg_ce_1),
        .shiftReg_ce_0(shiftReg_ce_2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_fifo_w32_d2_S_4 overlay_h_c_U
       (.Block_split90_proc_U0_ap_start(Block_split90_proc_U0_ap_start),
        .D(Block_split90_proc_U0_ap_return),
        .E(overlay_h_c_U_n_6),
        .Loop_loop_height_proc17_U0_ap_start(Loop_loop_height_proc17_U0_ap_start),
        .Q(Loop_loop_height_proc17_U0_n_6),
        .\SRL_SIG_reg[0][31] (overlay_w_c95_U_n_5),
        .\SRL_SIG_reg[0][31]_0 (overlay_h_c2_dout),
        .ap_clk(ap_clk),
        .ap_return_preg(ap_return_preg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .img_coverlay_rows_c_full_n(img_coverlay_rows_c_full_n),
        .in(overlay_h_c_dout),
        .internal_empty_n_reg_0(overlay_h_c_U_n_7),
        .internal_empty_n_reg_1(overlay_h_c_U_n_51),
        .\mOutPtr_reg[0]_0 (img_coverlay_rows_c_U_n_6),
        .\mOutPtr_reg[1]_0 (overlay_x_c4_U_n_8),
        .overlay_h_c_full_n(overlay_h_c_full_n),
        .overlay_w_c95_empty_n(overlay_w_c95_empty_n),
        .overlaystream_entry22_U0_ap_start(overlaystream_entry22_U0_ap_start),
        .shiftReg_ce(shiftReg_ce),
        .shiftReg_ce_0(shiftReg_ce_1),
        .start_for_Block_split90_proc_U0_full_n(start_for_Block_split90_proc_U0_full_n),
        .start_once_reg(start_once_reg_3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_fifo_w11_d2_S overlay_h_cast_loc_channel_U
       (.D(ap_NS_fsm),
        .Loop_loop_height_proc17_U0_ap_start(Loop_loop_height_proc17_U0_ap_start),
        .Q({ap_CS_fsm_state2,Loop_loop_height_proc17_U0_n_6}),
        .SR(j_reg_144),
        .\SRL_SIG_reg[0][10] (Block_split90_proc_U0_ap_return),
        .ack_out114_out(ack_out114_out),
        .\ap_CS_fsm[0]_i_2__0 (i_reg_121),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .internal_full_n_reg_0(overlay_h_cast_loc_channel_U_n_5),
        .overlay_w_c95_empty_n(overlay_w_c95_empty_n),
        .p_1_in(p_1_in),
        .shiftReg_ce(shiftReg_ce));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_fifo_w32_d2_S_5 overlay_w_c3_U
       (.D(overlay_w_c3_dout),
        .E(overlay_y_c5_U_n_8),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .internal_empty_n4_out(internal_empty_n4_out),
        .internal_empty_n_reg_0(overlay_w_c3_U_n_39),
        .internal_empty_n_reg_1(overlay_y_c5_U_n_5),
        .internal_full_n_reg_0(overlay_w_c3_U_n_6),
        .internal_full_n_reg_1(overlay_x_c4_U_n_6),
        .overlay_alpha_c_full_n(overlay_alpha_c_full_n),
        .overlay_h_c_full_n(overlay_h_c_full_n),
        .overlay_w(overlay_w),
        .overlay_w_c3_empty_n(overlay_w_c3_empty_n),
        .overlay_w_c3_full_n(overlay_w_c3_full_n),
        .overlay_w_c_full_n(overlay_w_c_full_n),
        .overlay_x_c4_empty_n(overlay_x_c4_empty_n),
        .overlay_x_c_full_n(overlay_x_c_full_n),
        .overlay_y_c5_empty_n(overlay_y_c5_empty_n),
        .overlay_y_c_full_n(overlay_y_c_full_n),
        .overlaystream_entry22_U0_ap_start(overlaystream_entry22_U0_ap_start),
        .shiftReg_ce(shiftReg_ce_1),
        .shiftReg_ce_0(shiftReg_ce_2),
        .start_for_Block_split90_proc_U0_full_n(start_for_Block_split90_proc_U0_full_n),
        .start_once_reg(start_once_reg_3),
        .start_once_reg_reg(overlaystream_entry22_U0_n_5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_fifo_w32_d2_S_6 overlay_w_c95_U
       (.D(overlay_w_c_dout),
        .E(Loop_loop_height_proc17_U0_overlay_w_read),
        .Loop_loop_height_proc17_U0_ap_start(Loop_loop_height_proc17_U0_ap_start),
        .Q(Loop_loop_height_proc17_U0_n_6),
        .\SRL_SIG_reg[0][31] (overlay_w_c95_dout),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .img_coverlay_cols_c_full_n(img_coverlay_cols_c_full_n),
        .internal_full_n_reg_0(overlay_w_c95_U_n_5),
        .\mOutPtr_reg[1]_0 (overlay_h_c_U_n_7),
        .overlay_w_c95_empty_n(overlay_w_c95_empty_n),
        .overlay_w_c_empty_n(overlay_w_c_empty_n),
        .shiftReg_ce(shiftReg_ce));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_fifo_w32_d2_S_7 overlay_w_c_U
       (.D(overlay_w_c_dout),
        .E(overlay_x_c4_U_n_8),
        .\SRL_SIG_reg[0][31] (overlay_w_c3_dout),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .overlay_w_c_empty_n(overlay_w_c_empty_n),
        .overlay_w_c_full_n(overlay_w_c_full_n),
        .shiftReg_ce(shiftReg_ce),
        .shiftReg_ce_0(shiftReg_ce_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_fifo_w32_d2_S_8 overlay_x_c4_U
       (.E(overlay_x_c4_U_n_8),
        .\SRL_SIG_reg[0][31] (start_for_overlaystream_entry22_U0_U_n_7),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(overlay_x_c4_U_n_6),
        .ap_rst_n_inv(ap_rst_n_inv),
        .in(overlay_x_c4_dout),
        .internal_empty_n4_out(internal_empty_n4_out),
        .internal_empty_n_reg_0(overlay_y_c5_U_n_5),
        .\mOutPtr_reg[0]_0 (overlay_y_c5_U_n_8),
        .overlay_alpha_c1_empty_n(overlay_alpha_c1_empty_n),
        .overlay_alpha_c_full_n(overlay_alpha_c_full_n),
        .overlay_h_c2_empty_n(overlay_h_c2_empty_n),
        .overlay_h_c_full_n(overlay_h_c_full_n),
        .overlay_w_c3_empty_n(overlay_w_c3_empty_n),
        .overlay_w_c_full_n(overlay_w_c_full_n),
        .overlay_x(overlay_x),
        .overlay_x_c4_empty_n(overlay_x_c4_empty_n),
        .overlay_x_c4_full_n(overlay_x_c4_full_n),
        .overlay_x_c_full_n(overlay_x_c_full_n),
        .overlay_y_c5_empty_n(overlay_y_c5_empty_n),
        .overlay_y_c_full_n(overlay_y_c_full_n),
        .shiftReg_ce(shiftReg_ce_1),
        .shiftReg_ce_0(shiftReg_ce_2),
        .shiftReg_ce_1(shiftReg_ce),
        .start_for_overlaystream_entry22_U0_full_n(start_for_overlaystream_entry22_U0_full_n),
        .start_once_reg(start_once_reg_4),
        .start_once_reg_reg(overlay_x_c4_U_n_9));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_fifo_w32_d4_S_9 overlay_x_c_U
       (.E(img_coverlay_rows_c_U_n_5),
        .S({overlay_x_c_U_n_6,overlay_x_c_U_n_7,overlay_x_c_U_n_8,overlay_x_c_U_n_9,overlay_x_c_U_n_10,overlay_x_c_U_n_11,overlay_x_c_U_n_12,overlay_x_c_U_n_13}),
        .\add16_i_reg_657_reg[31] (img_coverlay_cols_c_dout),
        .ap_clk(ap_clk),
        .ap_clk_0({overlay_x_c_U_n_46,overlay_x_c_U_n_47,overlay_x_c_U_n_48,overlay_x_c_U_n_49,overlay_x_c_U_n_50,overlay_x_c_U_n_51,overlay_x_c_U_n_52,overlay_x_c_U_n_53}),
        .ap_clk_1({overlay_x_c_U_n_54,overlay_x_c_U_n_55,overlay_x_c_U_n_56,overlay_x_c_U_n_57,overlay_x_c_U_n_58,overlay_x_c_U_n_59,overlay_x_c_U_n_60,overlay_x_c_U_n_61}),
        .ap_clk_2({overlay_x_c_U_n_62,overlay_x_c_U_n_63,overlay_x_c_U_n_64,overlay_x_c_U_n_65,overlay_x_c_U_n_66,overlay_x_c_U_n_67,overlay_x_c_U_n_68}),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .in(overlay_x_c4_dout),
        .internal_full_n_reg_0(img_coverlay_rows_c_U_n_6),
        .out(overlay_x_c_dout),
        .overlay_x_c_empty_n(overlay_x_c_empty_n),
        .overlay_x_c_full_n(overlay_x_c_full_n),
        .shiftReg_ce(shiftReg_ce_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_fifo_w32_d2_S_10 overlay_y_c5_U
       (.\SRL_SIG_reg[0][31] (start_for_overlaystream_entry22_U0_U_n_6),
        .\SRL_SIG_reg[0][31]_0 (overlay_alpha_c1_U_n_5),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .in(overlay_y_c5_dout),
        .internal_empty_n4_out(internal_empty_n4_out),
        .internal_full_n_reg_0(overlay_y_c5_U_n_5),
        .internal_full_n_reg_1(overlay_y_c5_U_n_8),
        .internal_full_n_reg_2(overlay_x_c4_U_n_6),
        .internal_full_n_reg_3(overlay_w_c3_U_n_6),
        .overlay_h_ap_vld(overlay_h_ap_vld),
        .overlay_h_c2_full_n(overlay_h_c2_full_n),
        .overlay_w_c3_full_n(overlay_w_c3_full_n),
        .overlay_y(overlay_y),
        .overlay_y_c5_empty_n(overlay_y_c5_empty_n),
        .shiftReg_ce(shiftReg_ce_2),
        .shiftReg_ce_0(shiftReg_ce_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_fifo_w32_d4_S_11 overlay_y_c_U
       (.E(img_coverlay_rows_c_U_n_5),
        .S({overlay_y_c_U_n_6,overlay_y_c_U_n_7,overlay_y_c_U_n_8,overlay_y_c_U_n_9,overlay_y_c_U_n_10,overlay_y_c_U_n_11,overlay_y_c_U_n_12,overlay_y_c_U_n_13}),
        .\add14_i_reg_651_reg[31] (img_coverlay_rows_c_dout),
        .ap_clk(ap_clk),
        .ap_clk_0({overlay_y_c_U_n_46,overlay_y_c_U_n_47,overlay_y_c_U_n_48,overlay_y_c_U_n_49,overlay_y_c_U_n_50,overlay_y_c_U_n_51,overlay_y_c_U_n_52,overlay_y_c_U_n_53}),
        .ap_clk_1({overlay_y_c_U_n_54,overlay_y_c_U_n_55,overlay_y_c_U_n_56,overlay_y_c_U_n_57,overlay_y_c_U_n_58,overlay_y_c_U_n_59,overlay_y_c_U_n_60,overlay_y_c_U_n_61}),
        .ap_clk_2({overlay_y_c_U_n_62,overlay_y_c_U_n_63,overlay_y_c_U_n_64,overlay_y_c_U_n_65,overlay_y_c_U_n_66,overlay_y_c_U_n_67,overlay_y_c_U_n_68}),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .in(overlay_y_c5_dout),
        .internal_full_n_reg_0(img_coverlay_rows_c_U_n_6),
        .out(overlay_y_c_dout),
        .overlay_y_c_empty_n(overlay_y_c_empty_n),
        .overlay_y_c_full_n(overlay_y_c_full_n),
        .shiftReg_ce(shiftReg_ce_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_overlaystream_entry22 overlaystream_entry22_U0
       (.ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .overlay_alpha_c1_empty_n(overlay_alpha_c1_empty_n),
        .overlay_h_c2_empty_n(overlay_h_c2_empty_n),
        .overlaystream_entry22_U0_ap_start(overlaystream_entry22_U0_ap_start),
        .start_for_Block_split90_proc_U0_full_n(start_for_Block_split90_proc_U0_full_n),
        .start_once_reg(start_once_reg_3),
        .start_once_reg_reg_0(overlaystream_entry22_U0_n_5),
        .start_once_reg_reg_1(overlay_w_c3_U_n_39));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_overlaystream_entry3 overlaystream_entry3_U0
       (.ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .shiftReg_ce(shiftReg_ce_2),
        .start_for_overlaystream_entry22_U0_full_n(start_for_overlaystream_entry22_U0_full_n),
        .start_once_reg(start_once_reg_4));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_overlyOnMat_1080_1920_s overlyOnMat_1080_1920_U0
       (.B({img_in_data_U_n_7,img_in_data_U_n_8,img_in_data_U_n_9,img_in_data_U_n_10,img_in_data_U_n_11,img_in_data_U_n_12,img_in_data_U_n_13,img_in_data_U_n_14}),
        .CEA2(overlyOnMat_1080_1920_U0_overly_y_read),
        .D(overlay_y_c_dout),
        .DI(overlyOnMat_1080_1920_U0_n_48),
        .DSP_ALU_INST({img_coverlay_data_U_n_7,img_coverlay_data_U_n_8,img_coverlay_data_U_n_9,img_coverlay_data_U_n_10,img_coverlay_data_U_n_11,img_coverlay_data_U_n_12,img_coverlay_data_U_n_13,img_coverlay_data_U_n_14}),
        .DSP_ALU_INST_0({img_in_data_U_n_15,img_in_data_U_n_16,img_in_data_U_n_17,img_in_data_U_n_18,img_in_data_U_n_19,img_in_data_U_n_20,img_in_data_U_n_21,img_in_data_U_n_22}),
        .DSP_ALU_INST_1({img_coverlay_data_U_n_15,img_coverlay_data_U_n_16,img_coverlay_data_U_n_17,img_coverlay_data_U_n_18,img_coverlay_data_U_n_19,img_coverlay_data_U_n_20,img_coverlay_data_U_n_21,img_coverlay_data_U_n_22}),
        .DSP_ALU_INST_2({img_in_data_U_n_23,img_in_data_U_n_24,img_in_data_U_n_25,img_in_data_U_n_26,img_in_data_U_n_27,img_in_data_U_n_28,img_in_data_U_n_29,img_in_data_U_n_30}),
        .DSP_ALU_INST_3({img_coverlay_data_U_n_23,img_coverlay_data_U_n_24,img_coverlay_data_U_n_25,img_coverlay_data_U_n_26,img_coverlay_data_U_n_27,img_coverlay_data_U_n_28,img_coverlay_data_U_n_29,img_coverlay_data_U_n_30}),
        .E(overlyOnMat_1080_1920_U0_n_8),
        .Loop_loop_height_proc17_U0_img_coverlay_data_write(Loop_loop_height_proc17_U0_img_coverlay_data_write),
        .Loop_loop_height_proc20_U0_img_in_data_write(Loop_loop_height_proc20_U0_img_in_data_write),
        .Q({overlyOnMat_1080_1920_U0_ap_ready,ap_CS_fsm_pp0_stage0,overlyOnMat_1080_1920_U0_n_12}),
        .S({overlay_y_c_U_n_6,overlay_y_c_U_n_7,overlay_y_c_U_n_8,overlay_y_c_U_n_9,overlay_y_c_U_n_10,overlay_y_c_U_n_11,overlay_y_c_U_n_12,overlay_y_c_U_n_13}),
        .\add14_i_reg_651_reg[15]_0 ({overlay_y_c_U_n_46,overlay_y_c_U_n_47,overlay_y_c_U_n_48,overlay_y_c_U_n_49,overlay_y_c_U_n_50,overlay_y_c_U_n_51,overlay_y_c_U_n_52,overlay_y_c_U_n_53}),
        .\add14_i_reg_651_reg[23]_0 ({overlay_y_c_U_n_54,overlay_y_c_U_n_55,overlay_y_c_U_n_56,overlay_y_c_U_n_57,overlay_y_c_U_n_58,overlay_y_c_U_n_59,overlay_y_c_U_n_60,overlay_y_c_U_n_61}),
        .\add14_i_reg_651_reg[31]_0 ({img_coverlay_rows_c_U_n_10,overlay_y_c_U_n_62,overlay_y_c_U_n_63,overlay_y_c_U_n_64,overlay_y_c_U_n_65,overlay_y_c_U_n_66,overlay_y_c_U_n_67,overlay_y_c_U_n_68}),
        .\add16_i_reg_657_reg[15]_0 ({overlay_x_c_U_n_46,overlay_x_c_U_n_47,overlay_x_c_U_n_48,overlay_x_c_U_n_49,overlay_x_c_U_n_50,overlay_x_c_U_n_51,overlay_x_c_U_n_52,overlay_x_c_U_n_53}),
        .\add16_i_reg_657_reg[23]_0 ({overlay_x_c_U_n_54,overlay_x_c_U_n_55,overlay_x_c_U_n_56,overlay_x_c_U_n_57,overlay_x_c_U_n_58,overlay_x_c_U_n_59,overlay_x_c_U_n_60,overlay_x_c_U_n_61}),
        .\add16_i_reg_657_reg[31]_0 ({img_coverlay_cols_c_U_n_7,overlay_x_c_U_n_62,overlay_x_c_U_n_63,overlay_x_c_U_n_64,overlay_x_c_U_n_65,overlay_x_c_U_n_66,overlay_x_c_U_n_67,overlay_x_c_U_n_68}),
        .\add16_i_reg_657_reg[7]_0 ({overlay_x_c_U_n_6,overlay_x_c_U_n_7,overlay_x_c_U_n_8,overlay_x_c_U_n_9,overlay_x_c_U_n_10,overlay_x_c_U_n_11,overlay_x_c_U_n_12,overlay_x_c_U_n_13}),
        .\ap_CS_fsm_reg[1]_0 (overlyOnMat_1080_1920_U0_n_9),
        .\ap_CS_fsm_reg[1]_1 (overlyOnMat_1080_1920_U0_n_15),
        .\ap_CS_fsm_reg[1]_2 (overlyOnMat_1080_1920_U0_n_16),
        .\ap_CS_fsm_reg[1]_3 (img_coverlay_rows_c_U_n_8),
        .ap_clk(ap_clk),
        .ap_clk_0({overlyOnMat_1080_1920_U0_n_41,overlyOnMat_1080_1920_U0_n_42,overlyOnMat_1080_1920_U0_n_43,overlyOnMat_1080_1920_U0_n_44,overlyOnMat_1080_1920_U0_n_45,overlyOnMat_1080_1920_U0_n_46,overlyOnMat_1080_1920_U0_n_47}),
        .ap_clk_1({overlyOnMat_1080_1920_U0_n_49,overlyOnMat_1080_1920_U0_n_50,overlyOnMat_1080_1920_U0_n_51,overlyOnMat_1080_1920_U0_n_52,overlyOnMat_1080_1920_U0_n_53,overlyOnMat_1080_1920_U0_n_54,overlyOnMat_1080_1920_U0_n_55,overlyOnMat_1080_1920_U0_n_56}),
        .ap_clk_2({overlyOnMat_1080_1920_U0_n_57,overlyOnMat_1080_1920_U0_n_58,overlyOnMat_1080_1920_U0_n_59,overlyOnMat_1080_1920_U0_n_60,overlyOnMat_1080_1920_U0_n_61,overlyOnMat_1080_1920_U0_n_62,overlyOnMat_1080_1920_U0_n_63,overlyOnMat_1080_1920_U0_n_64}),
        .ap_clk_3(overlyOnMat_1080_1920_U0_n_65),
        .ap_enable_reg_pp0_iter3_reg_0(overlyOnMat_1080_1920_U0_n_13),
        .ap_enable_reg_pp0_iter3_reg_1(img_coverlay_rows_c_U_n_6),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .empty_n(empty_n),
        .empty_n_2(empty_n_0),
        .if_din(overlyOnMat_1080_1920_U0_img_out_4336_din),
        .img_coverlay_data_empty_n(img_coverlay_data_empty_n),
        .img_in_data_empty_n(img_in_data_empty_n),
        .img_out_data_full_n(img_out_data_full_n),
        .out(overlay_alpha_c_dout),
        .overlyOnMat_1080_1920_U0_ap_start(overlyOnMat_1080_1920_U0_ap_start),
        .\overly_x_read_reg_640_reg[31]_0 (overlay_x_c_dout),
        .pop(pop_7),
        .pop_0(pop_6),
        .pop_1(pop),
        .push(push),
        .start_for_Loop_loop_height_proc1921_U0_full_n(start_for_Loop_loop_height_proc1921_U0_full_n),
        .start_once_reg(start_once_reg_5),
        .sub_ln58_fu_238_p2(sub_ln58_fu_238_p2),
        .\tmp_reg_681_reg[0]_0 (img_coverlay_rows_c_U_n_42),
        .\tmp_reg_681_reg[0]_1 (img_coverlay_rows_c_U_n_43),
        .\tobool18_not_i_reg_662_reg[0]_0 (overlyOnMat_1080_1920_U0_n_7),
        .\tobool18_not_i_reg_662_reg[0]_1 (img_coverlay_cols_c_U_n_6));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_start_for_Block_split90_proc_U0 start_for_Block_split90_proc_U0_U
       (.Block_split90_proc_U0_ap_start(Block_split90_proc_U0_ap_start),
        .E(overlay_h_c_U_n_6),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .overlaystream_entry22_U0_ap_start(overlaystream_entry22_U0_ap_start),
        .shiftReg_ce(shiftReg_ce),
        .start_for_Block_split90_proc_U0_full_n(start_for_Block_split90_proc_U0_full_n),
        .start_once_reg(start_once_reg_3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_start_for_Loop_loop_height_proc1921_U0 start_for_Loop_loop_height_proc1921_U0_U
       (.E(Loop_loop_height_proc1921_U0_n_5),
        .Loop_loop_height_proc1921_U0_ap_start(Loop_loop_height_proc1921_U0_ap_start),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .internal_full_n_reg_0(Loop_loop_height_proc1921_U0_n_6),
        .\mOutPtr_reg[1]_0 (Loop_loop_height_proc1921_U0_n_8),
        .overlyOnMat_1080_1920_U0_ap_start(overlyOnMat_1080_1920_U0_ap_start),
        .start_for_Loop_loop_height_proc1921_U0_full_n(start_for_Loop_loop_height_proc1921_U0_full_n),
        .start_once_reg(start_once_reg_5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_start_for_overlaystream_entry22_U0 start_for_overlaystream_entry22_U0_U
       (.E(overlay_x_c4_U_n_9),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .internal_empty_n_reg_0(start_for_overlaystream_entry22_U0_U_n_7),
        .internal_full_n_reg_0(start_for_overlaystream_entry22_U0_U_n_6),
        .overlay_alpha_ap_vld(overlay_alpha_ap_vld),
        .overlay_y_ap_vld(overlay_y_ap_vld),
        .overlaystream_entry22_U0_ap_start(overlaystream_entry22_U0_ap_start),
        .shiftReg_ce(shiftReg_ce_1),
        .start_for_Block_split90_proc_U0_full_n(start_for_Block_split90_proc_U0_full_n),
        .start_for_overlaystream_entry22_U0_full_n(start_for_overlaystream_entry22_U0_full_n),
        .start_once_reg(start_once_reg_4),
        .start_once_reg_0(start_once_reg_3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_start_for_overlyOnMat_1080_1920_U0 start_for_overlyOnMat_1080_1920_U0_U
       (.Q(overlyOnMat_1080_1920_U0_ap_ready),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .overlyOnMat_1080_1920_U0_ap_start(overlyOnMat_1080_1920_U0_ap_start),
        .start_for_overlyOnMat_1080_1920_U0_full_n(start_for_overlyOnMat_1080_1920_U0_full_n),
        .start_once_reg(start_once_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_Block_split90_proc
   (ap_done_reg,
    ap_return_preg,
    ap_done_reg_reg_0,
    ap_clk,
    ap_rst_n_inv,
    shiftReg_ce,
    in);
  output ap_done_reg;
  output [10:0]ap_return_preg;
  input ap_done_reg_reg_0;
  input ap_clk;
  input ap_rst_n_inv;
  input shiftReg_ce;
  input [10:0]in;

  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_reg_0;
  wire [10:0]ap_return_preg;
  wire ap_rst_n_inv;
  wire [10:0]in;
  wire shiftReg_ce;

  FDRE #(
    .INIT(1'b0)) 
    ap_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0),
        .Q(ap_done_reg),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(in[0]),
        .Q(ap_return_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(in[10]),
        .Q(ap_return_preg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(in[1]),
        .Q(ap_return_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(in[2]),
        .Q(ap_return_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(in[3]),
        .Q(ap_return_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(in[4]),
        .Q(ap_return_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(in[5]),
        .Q(ap_return_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(in[6]),
        .Q(ap_return_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(in[7]),
        .Q(ap_return_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(in[8]),
        .Q(ap_return_preg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(in[9]),
        .Q(ap_return_preg[9]),
        .R(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_Loop_loop_height_proc17
   (\B_V_data_1_state_reg[1] ,
    Q,
    ack_out114_out,
    Loop_loop_height_proc17_U0_img_coverlay_data_write,
    E,
    \i_reg_121_reg[10]_0 ,
    \axi_data_V_reg_305_reg[23]_0 ,
    ap_rst_n_inv,
    ap_clk,
    Loop_loop_height_proc17_U0_ap_start,
    overlay_w_c95_empty_n,
    p_1_in,
    ap_rst_n,
    video_coverlay_TVALID,
    D,
    img_coverlay_data_full_n,
    video_coverlay_TUSER,
    video_coverlay_TLAST,
    \overlay_w_read_reg_287_reg[31]_0 ,
    SR,
    video_coverlay_TDATA);
  output \B_V_data_1_state_reg[1] ;
  output [1:0]Q;
  output ack_out114_out;
  output Loop_loop_height_proc17_U0_img_coverlay_data_write;
  output [0:0]E;
  output [10:0]\i_reg_121_reg[10]_0 ;
  output [23:0]\axi_data_V_reg_305_reg[23]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input Loop_loop_height_proc17_U0_ap_start;
  input overlay_w_c95_empty_n;
  input p_1_in;
  input ap_rst_n;
  input video_coverlay_TVALID;
  input [0:0]D;
  input img_coverlay_data_full_n;
  input [0:0]video_coverlay_TUSER;
  input [0:0]video_coverlay_TLAST;
  input [31:0]\overlay_w_read_reg_287_reg[31]_0 ;
  input [0:0]SR;
  input [23:0]video_coverlay_TDATA;

  wire B_V_data_1_sel;
  wire B_V_data_1_sel_0;
  wire \B_V_data_1_state_reg[1] ;
  wire [0:0]D;
  wire [0:0]E;
  wire Loop_loop_height_proc17_U0_ap_start;
  wire Loop_loop_height_proc17_U0_img_coverlay_data_write;
  wire [1:0]Q;
  wire [0:0]SR;
  wire ack_out114_out;
  wire \ap_CS_fsm[3]_i_2__0_n_4 ;
  wire ap_CS_fsm_pp0_stage0;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state7;
  wire [5:1]ap_NS_fsm;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__0_n_4;
  wire ap_enable_reg_pp0_iter1_reg_n_4;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire axi_data_V_reg_3050;
  wire [23:0]\axi_data_V_reg_305_reg[23]_0 ;
  wire axi_last_V_2_reg_310;
  wire eol_5_reg_186;
  wire \eol_reg_132_reg_n_4_[0] ;
  wire [10:0]i_3_fu_210_p2;
  wire [10:0]i_3_reg_296;
  wire \i_3_reg_296[10]_i_2_n_4 ;
  wire [10:0]\i_reg_121_reg[10]_0 ;
  wire icmp_ln122_fu_220_p2;
  wire icmp_ln122_fu_220_p2_carry__0_n_10;
  wire icmp_ln122_fu_220_p2_carry__0_n_11;
  wire icmp_ln122_fu_220_p2_carry__0_n_5;
  wire icmp_ln122_fu_220_p2_carry__0_n_6;
  wire icmp_ln122_fu_220_p2_carry__0_n_7;
  wire icmp_ln122_fu_220_p2_carry__0_n_8;
  wire icmp_ln122_fu_220_p2_carry__0_n_9;
  wire icmp_ln122_fu_220_p2_carry_i_10_n_4;
  wire icmp_ln122_fu_220_p2_carry_i_11_n_4;
  wire icmp_ln122_fu_220_p2_carry_i_12_n_4;
  wire icmp_ln122_fu_220_p2_carry_i_13_n_4;
  wire icmp_ln122_fu_220_p2_carry_i_14_n_4;
  wire icmp_ln122_fu_220_p2_carry_i_15_n_4;
  wire icmp_ln122_fu_220_p2_carry_i_16_n_4;
  wire icmp_ln122_fu_220_p2_carry_i_1_n_4;
  wire icmp_ln122_fu_220_p2_carry_i_2_n_4;
  wire icmp_ln122_fu_220_p2_carry_i_3_n_4;
  wire icmp_ln122_fu_220_p2_carry_i_4_n_4;
  wire icmp_ln122_fu_220_p2_carry_i_5_n_4;
  wire icmp_ln122_fu_220_p2_carry_i_6_n_4;
  wire icmp_ln122_fu_220_p2_carry_i_7_n_4;
  wire icmp_ln122_fu_220_p2_carry_i_8_n_4;
  wire icmp_ln122_fu_220_p2_carry_i_9_n_4;
  wire icmp_ln122_fu_220_p2_carry_n_10;
  wire icmp_ln122_fu_220_p2_carry_n_11;
  wire icmp_ln122_fu_220_p2_carry_n_4;
  wire icmp_ln122_fu_220_p2_carry_n_5;
  wire icmp_ln122_fu_220_p2_carry_n_6;
  wire icmp_ln122_fu_220_p2_carry_n_7;
  wire icmp_ln122_fu_220_p2_carry_n_8;
  wire icmp_ln122_fu_220_p2_carry_n_9;
  wire icmp_ln122_reg_301;
  wire img_coverlay_data_full_n;
  wire [31:0]j_7_fu_264_p2;
  wire j_7_fu_264_p2_carry__0_n_10;
  wire j_7_fu_264_p2_carry__0_n_11;
  wire j_7_fu_264_p2_carry__0_n_4;
  wire j_7_fu_264_p2_carry__0_n_5;
  wire j_7_fu_264_p2_carry__0_n_6;
  wire j_7_fu_264_p2_carry__0_n_7;
  wire j_7_fu_264_p2_carry__0_n_8;
  wire j_7_fu_264_p2_carry__0_n_9;
  wire j_7_fu_264_p2_carry__1_n_10;
  wire j_7_fu_264_p2_carry__1_n_11;
  wire j_7_fu_264_p2_carry__1_n_4;
  wire j_7_fu_264_p2_carry__1_n_5;
  wire j_7_fu_264_p2_carry__1_n_6;
  wire j_7_fu_264_p2_carry__1_n_7;
  wire j_7_fu_264_p2_carry__1_n_8;
  wire j_7_fu_264_p2_carry__1_n_9;
  wire j_7_fu_264_p2_carry__2_n_10;
  wire j_7_fu_264_p2_carry__2_n_11;
  wire j_7_fu_264_p2_carry__2_n_5;
  wire j_7_fu_264_p2_carry__2_n_6;
  wire j_7_fu_264_p2_carry__2_n_7;
  wire j_7_fu_264_p2_carry__2_n_8;
  wire j_7_fu_264_p2_carry__2_n_9;
  wire j_7_fu_264_p2_carry_n_10;
  wire j_7_fu_264_p2_carry_n_11;
  wire j_7_fu_264_p2_carry_n_4;
  wire j_7_fu_264_p2_carry_n_5;
  wire j_7_fu_264_p2_carry_n_6;
  wire j_7_fu_264_p2_carry_n_7;
  wire j_7_fu_264_p2_carry_n_8;
  wire j_7_fu_264_p2_carry_n_9;
  wire \j_reg_144_reg_n_4_[0] ;
  wire \j_reg_144_reg_n_4_[10] ;
  wire \j_reg_144_reg_n_4_[11] ;
  wire \j_reg_144_reg_n_4_[12] ;
  wire \j_reg_144_reg_n_4_[13] ;
  wire \j_reg_144_reg_n_4_[14] ;
  wire \j_reg_144_reg_n_4_[15] ;
  wire \j_reg_144_reg_n_4_[16] ;
  wire \j_reg_144_reg_n_4_[17] ;
  wire \j_reg_144_reg_n_4_[18] ;
  wire \j_reg_144_reg_n_4_[19] ;
  wire \j_reg_144_reg_n_4_[1] ;
  wire \j_reg_144_reg_n_4_[20] ;
  wire \j_reg_144_reg_n_4_[21] ;
  wire \j_reg_144_reg_n_4_[22] ;
  wire \j_reg_144_reg_n_4_[23] ;
  wire \j_reg_144_reg_n_4_[24] ;
  wire \j_reg_144_reg_n_4_[25] ;
  wire \j_reg_144_reg_n_4_[26] ;
  wire \j_reg_144_reg_n_4_[27] ;
  wire \j_reg_144_reg_n_4_[28] ;
  wire \j_reg_144_reg_n_4_[29] ;
  wire \j_reg_144_reg_n_4_[2] ;
  wire \j_reg_144_reg_n_4_[30] ;
  wire \j_reg_144_reg_n_4_[31] ;
  wire \j_reg_144_reg_n_4_[3] ;
  wire \j_reg_144_reg_n_4_[4] ;
  wire \j_reg_144_reg_n_4_[5] ;
  wire \j_reg_144_reg_n_4_[6] ;
  wire \j_reg_144_reg_n_4_[7] ;
  wire \j_reg_144_reg_n_4_[8] ;
  wire \j_reg_144_reg_n_4_[9] ;
  wire or_ln131_fu_245_p2;
  wire or_ln131_reg_315;
  wire or_ln134_reg_319;
  wire overlay_w_c95_empty_n;
  wire [31:0]overlay_w_read_reg_287;
  wire [31:0]\overlay_w_read_reg_287_reg[31]_0 ;
  wire p_1_in;
  wire regslice_both_video_coverlay_V_data_V_U_n_12;
  wire regslice_both_video_coverlay_V_data_V_U_n_13;
  wire regslice_both_video_coverlay_V_data_V_U_n_14;
  wire regslice_both_video_coverlay_V_data_V_U_n_15;
  wire regslice_both_video_coverlay_V_data_V_U_n_16;
  wire regslice_both_video_coverlay_V_data_V_U_n_17;
  wire regslice_both_video_coverlay_V_data_V_U_n_18;
  wire regslice_both_video_coverlay_V_data_V_U_n_19;
  wire regslice_both_video_coverlay_V_data_V_U_n_20;
  wire regslice_both_video_coverlay_V_data_V_U_n_21;
  wire regslice_both_video_coverlay_V_data_V_U_n_22;
  wire regslice_both_video_coverlay_V_data_V_U_n_23;
  wire regslice_both_video_coverlay_V_data_V_U_n_24;
  wire regslice_both_video_coverlay_V_data_V_U_n_25;
  wire regslice_both_video_coverlay_V_data_V_U_n_26;
  wire regslice_both_video_coverlay_V_data_V_U_n_27;
  wire regslice_both_video_coverlay_V_data_V_U_n_28;
  wire regslice_both_video_coverlay_V_data_V_U_n_29;
  wire regslice_both_video_coverlay_V_data_V_U_n_30;
  wire regslice_both_video_coverlay_V_data_V_U_n_31;
  wire regslice_both_video_coverlay_V_data_V_U_n_5;
  wire regslice_both_video_coverlay_V_data_V_U_n_6;
  wire regslice_both_video_coverlay_V_data_V_U_n_7;
  wire regslice_both_video_coverlay_V_data_V_U_n_9;
  wire regslice_both_video_coverlay_V_last_V_U_n_4;
  wire regslice_both_video_coverlay_V_last_V_U_n_6;
  wire regslice_both_video_coverlay_V_last_V_U_n_7;
  wire regslice_both_video_coverlay_V_user_V_U_n_4;
  wire regslice_both_video_coverlay_V_user_V_U_n_6;
  wire regslice_both_video_coverlay_V_user_V_U_n_8;
  wire regslice_both_video_coverlay_V_user_V_U_n_9;
  wire [0:0]start_fu_80;
  wire [23:0]video_coverlay_TDATA;
  wire [23:0]video_coverlay_TDATA_int_regslice;
  wire [0:0]video_coverlay_TLAST;
  wire [0:0]video_coverlay_TUSER;
  wire video_coverlay_TVALID;
  wire [7:0]NLW_icmp_ln122_fu_220_p2_carry_O_UNCONNECTED;
  wire [7:0]NLW_icmp_ln122_fu_220_p2_carry__0_O_UNCONNECTED;
  wire [7:7]NLW_j_7_fu_264_p2_carry__2_CO_UNCONNECTED;

  LUT4 #(
    .INIT(16'hEAAA)) 
    \ap_CS_fsm[1]_i_1__0 
       (.I0(ap_CS_fsm_state7),
        .I1(Loop_loop_height_proc17_U0_ap_start),
        .I2(overlay_w_c95_empty_n),
        .I3(Q[0]),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'hFBAA)) 
    \ap_CS_fsm[2]_i_1__0 
       (.I0(p_1_in),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\ap_CS_fsm[3]_i_2__0_n_4 ),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \ap_CS_fsm[3]_i_1__0 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\ap_CS_fsm[3]_i_2__0_n_4 ),
        .O(ap_NS_fsm[3]));
  LUT6 #(
    .INIT(64'hAAAAAAAAEFAAAAAA)) 
    \ap_CS_fsm[3]_i_2__0 
       (.I0(icmp_ln122_fu_220_p2),
        .I1(or_ln134_reg_319),
        .I2(or_ln131_reg_315),
        .I3(ap_enable_reg_pp0_iter1_reg_n_4),
        .I4(icmp_ln122_reg_301),
        .I5(img_coverlay_data_full_n),
        .O(\ap_CS_fsm[3]_i_2__0_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[4]_i_1__0 
       (.I0(ap_CS_fsm_state5),
        .I1(eol_5_reg_186),
        .I2(ap_CS_fsm_state6),
        .O(ap_NS_fsm[4]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[5]_i_1__0 
       (.I0(eol_5_reg_186),
        .I1(ap_CS_fsm_state6),
        .O(ap_NS_fsm[5]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D),
        .Q(Q[0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state5),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state6),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state7),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hD0D0D000)) 
    ap_enable_reg_pp0_iter0_i_1__0
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\ap_CS_fsm[3]_i_2__0_n_4 ),
        .I2(ap_rst_n),
        .I3(p_1_in),
        .I4(ap_enable_reg_pp0_iter0),
        .O(ap_enable_reg_pp0_iter0_i_1__0_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__0_n_4),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_video_coverlay_V_data_V_U_n_6),
        .Q(ap_enable_reg_pp0_iter1_reg_n_4),
        .R(1'b0));
  FDRE \axi_data_V_reg_305_reg[0] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_3050),
        .D(video_coverlay_TDATA_int_regslice[0]),
        .Q(\axi_data_V_reg_305_reg[23]_0 [0]),
        .R(1'b0));
  FDRE \axi_data_V_reg_305_reg[10] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_3050),
        .D(video_coverlay_TDATA_int_regslice[10]),
        .Q(\axi_data_V_reg_305_reg[23]_0 [10]),
        .R(1'b0));
  FDRE \axi_data_V_reg_305_reg[11] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_3050),
        .D(video_coverlay_TDATA_int_regslice[11]),
        .Q(\axi_data_V_reg_305_reg[23]_0 [11]),
        .R(1'b0));
  FDRE \axi_data_V_reg_305_reg[12] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_3050),
        .D(video_coverlay_TDATA_int_regslice[12]),
        .Q(\axi_data_V_reg_305_reg[23]_0 [12]),
        .R(1'b0));
  FDRE \axi_data_V_reg_305_reg[13] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_3050),
        .D(video_coverlay_TDATA_int_regslice[13]),
        .Q(\axi_data_V_reg_305_reg[23]_0 [13]),
        .R(1'b0));
  FDRE \axi_data_V_reg_305_reg[14] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_3050),
        .D(video_coverlay_TDATA_int_regslice[14]),
        .Q(\axi_data_V_reg_305_reg[23]_0 [14]),
        .R(1'b0));
  FDRE \axi_data_V_reg_305_reg[15] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_3050),
        .D(video_coverlay_TDATA_int_regslice[15]),
        .Q(\axi_data_V_reg_305_reg[23]_0 [15]),
        .R(1'b0));
  FDRE \axi_data_V_reg_305_reg[16] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_3050),
        .D(video_coverlay_TDATA_int_regslice[16]),
        .Q(\axi_data_V_reg_305_reg[23]_0 [16]),
        .R(1'b0));
  FDRE \axi_data_V_reg_305_reg[17] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_3050),
        .D(video_coverlay_TDATA_int_regslice[17]),
        .Q(\axi_data_V_reg_305_reg[23]_0 [17]),
        .R(1'b0));
  FDRE \axi_data_V_reg_305_reg[18] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_3050),
        .D(video_coverlay_TDATA_int_regslice[18]),
        .Q(\axi_data_V_reg_305_reg[23]_0 [18]),
        .R(1'b0));
  FDRE \axi_data_V_reg_305_reg[19] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_3050),
        .D(video_coverlay_TDATA_int_regslice[19]),
        .Q(\axi_data_V_reg_305_reg[23]_0 [19]),
        .R(1'b0));
  FDRE \axi_data_V_reg_305_reg[1] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_3050),
        .D(video_coverlay_TDATA_int_regslice[1]),
        .Q(\axi_data_V_reg_305_reg[23]_0 [1]),
        .R(1'b0));
  FDRE \axi_data_V_reg_305_reg[20] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_3050),
        .D(video_coverlay_TDATA_int_regslice[20]),
        .Q(\axi_data_V_reg_305_reg[23]_0 [20]),
        .R(1'b0));
  FDRE \axi_data_V_reg_305_reg[21] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_3050),
        .D(video_coverlay_TDATA_int_regslice[21]),
        .Q(\axi_data_V_reg_305_reg[23]_0 [21]),
        .R(1'b0));
  FDRE \axi_data_V_reg_305_reg[22] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_3050),
        .D(video_coverlay_TDATA_int_regslice[22]),
        .Q(\axi_data_V_reg_305_reg[23]_0 [22]),
        .R(1'b0));
  FDRE \axi_data_V_reg_305_reg[23] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_3050),
        .D(video_coverlay_TDATA_int_regslice[23]),
        .Q(\axi_data_V_reg_305_reg[23]_0 [23]),
        .R(1'b0));
  FDRE \axi_data_V_reg_305_reg[2] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_3050),
        .D(video_coverlay_TDATA_int_regslice[2]),
        .Q(\axi_data_V_reg_305_reg[23]_0 [2]),
        .R(1'b0));
  FDRE \axi_data_V_reg_305_reg[3] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_3050),
        .D(video_coverlay_TDATA_int_regslice[3]),
        .Q(\axi_data_V_reg_305_reg[23]_0 [3]),
        .R(1'b0));
  FDRE \axi_data_V_reg_305_reg[4] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_3050),
        .D(video_coverlay_TDATA_int_regslice[4]),
        .Q(\axi_data_V_reg_305_reg[23]_0 [4]),
        .R(1'b0));
  FDRE \axi_data_V_reg_305_reg[5] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_3050),
        .D(video_coverlay_TDATA_int_regslice[5]),
        .Q(\axi_data_V_reg_305_reg[23]_0 [5]),
        .R(1'b0));
  FDRE \axi_data_V_reg_305_reg[6] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_3050),
        .D(video_coverlay_TDATA_int_regslice[6]),
        .Q(\axi_data_V_reg_305_reg[23]_0 [6]),
        .R(1'b0));
  FDRE \axi_data_V_reg_305_reg[7] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_3050),
        .D(video_coverlay_TDATA_int_regslice[7]),
        .Q(\axi_data_V_reg_305_reg[23]_0 [7]),
        .R(1'b0));
  FDRE \axi_data_V_reg_305_reg[8] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_3050),
        .D(video_coverlay_TDATA_int_regslice[8]),
        .Q(\axi_data_V_reg_305_reg[23]_0 [8]),
        .R(1'b0));
  FDRE \axi_data_V_reg_305_reg[9] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_3050),
        .D(video_coverlay_TDATA_int_regslice[9]),
        .Q(\axi_data_V_reg_305_reg[23]_0 [9]),
        .R(1'b0));
  FDRE \axi_last_V_2_reg_310_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_video_coverlay_V_last_V_U_n_7),
        .Q(axi_last_V_2_reg_310),
        .R(1'b0));
  FDRE \eol_5_reg_186_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_video_coverlay_V_last_V_U_n_6),
        .Q(eol_5_reg_186),
        .R(1'b0));
  FDRE \eol_reg_132_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_video_coverlay_V_data_V_U_n_7),
        .Q(\eol_reg_132_reg_n_4_[0] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \i_3_reg_296[0]_i_1 
       (.I0(\i_reg_121_reg[10]_0 [0]),
        .O(i_3_fu_210_p2[0]));
  LUT6 #(
    .INIT(64'hAA6AAAAAAAAAAAAA)) 
    \i_3_reg_296[10]_i_1 
       (.I0(\i_reg_121_reg[10]_0 [10]),
        .I1(\i_reg_121_reg[10]_0 [8]),
        .I2(\i_reg_121_reg[10]_0 [7]),
        .I3(\i_3_reg_296[10]_i_2_n_4 ),
        .I4(\i_reg_121_reg[10]_0 [6]),
        .I5(\i_reg_121_reg[10]_0 [9]),
        .O(i_3_fu_210_p2[10]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \i_3_reg_296[10]_i_2 
       (.I0(\i_reg_121_reg[10]_0 [4]),
        .I1(\i_reg_121_reg[10]_0 [2]),
        .I2(\i_reg_121_reg[10]_0 [0]),
        .I3(\i_reg_121_reg[10]_0 [1]),
        .I4(\i_reg_121_reg[10]_0 [3]),
        .I5(\i_reg_121_reg[10]_0 [5]),
        .O(\i_3_reg_296[10]_i_2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_3_reg_296[1]_i_1 
       (.I0(\i_reg_121_reg[10]_0 [0]),
        .I1(\i_reg_121_reg[10]_0 [1]),
        .O(i_3_fu_210_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_3_reg_296[2]_i_1 
       (.I0(\i_reg_121_reg[10]_0 [2]),
        .I1(\i_reg_121_reg[10]_0 [0]),
        .I2(\i_reg_121_reg[10]_0 [1]),
        .O(i_3_fu_210_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_3_reg_296[3]_i_1 
       (.I0(\i_reg_121_reg[10]_0 [3]),
        .I1(\i_reg_121_reg[10]_0 [1]),
        .I2(\i_reg_121_reg[10]_0 [0]),
        .I3(\i_reg_121_reg[10]_0 [2]),
        .O(i_3_fu_210_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \i_3_reg_296[4]_i_1 
       (.I0(\i_reg_121_reg[10]_0 [4]),
        .I1(\i_reg_121_reg[10]_0 [2]),
        .I2(\i_reg_121_reg[10]_0 [0]),
        .I3(\i_reg_121_reg[10]_0 [1]),
        .I4(\i_reg_121_reg[10]_0 [3]),
        .O(i_3_fu_210_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \i_3_reg_296[5]_i_1 
       (.I0(\i_reg_121_reg[10]_0 [5]),
        .I1(\i_reg_121_reg[10]_0 [3]),
        .I2(\i_reg_121_reg[10]_0 [1]),
        .I3(\i_reg_121_reg[10]_0 [0]),
        .I4(\i_reg_121_reg[10]_0 [2]),
        .I5(\i_reg_121_reg[10]_0 [4]),
        .O(i_3_fu_210_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \i_3_reg_296[6]_i_1 
       (.I0(\i_reg_121_reg[10]_0 [6]),
        .I1(\i_3_reg_296[10]_i_2_n_4 ),
        .O(i_3_fu_210_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \i_3_reg_296[7]_i_1 
       (.I0(\i_reg_121_reg[10]_0 [7]),
        .I1(\i_3_reg_296[10]_i_2_n_4 ),
        .I2(\i_reg_121_reg[10]_0 [6]),
        .O(i_3_fu_210_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \i_3_reg_296[8]_i_1 
       (.I0(\i_reg_121_reg[10]_0 [6]),
        .I1(\i_3_reg_296[10]_i_2_n_4 ),
        .I2(\i_reg_121_reg[10]_0 [7]),
        .I3(\i_reg_121_reg[10]_0 [8]),
        .O(i_3_fu_210_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \i_3_reg_296[9]_i_1 
       (.I0(\i_reg_121_reg[10]_0 [9]),
        .I1(\i_reg_121_reg[10]_0 [6]),
        .I2(\i_3_reg_296[10]_i_2_n_4 ),
        .I3(\i_reg_121_reg[10]_0 [7]),
        .I4(\i_reg_121_reg[10]_0 [8]),
        .O(i_3_fu_210_p2[9]));
  FDRE \i_3_reg_296_reg[0] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_3_fu_210_p2[0]),
        .Q(i_3_reg_296[0]),
        .R(1'b0));
  FDRE \i_3_reg_296_reg[10] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_3_fu_210_p2[10]),
        .Q(i_3_reg_296[10]),
        .R(1'b0));
  FDRE \i_3_reg_296_reg[1] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_3_fu_210_p2[1]),
        .Q(i_3_reg_296[1]),
        .R(1'b0));
  FDRE \i_3_reg_296_reg[2] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_3_fu_210_p2[2]),
        .Q(i_3_reg_296[2]),
        .R(1'b0));
  FDRE \i_3_reg_296_reg[3] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_3_fu_210_p2[3]),
        .Q(i_3_reg_296[3]),
        .R(1'b0));
  FDRE \i_3_reg_296_reg[4] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_3_fu_210_p2[4]),
        .Q(i_3_reg_296[4]),
        .R(1'b0));
  FDRE \i_3_reg_296_reg[5] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_3_fu_210_p2[5]),
        .Q(i_3_reg_296[5]),
        .R(1'b0));
  FDRE \i_3_reg_296_reg[6] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_3_fu_210_p2[6]),
        .Q(i_3_reg_296[6]),
        .R(1'b0));
  FDRE \i_3_reg_296_reg[7] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_3_fu_210_p2[7]),
        .Q(i_3_reg_296[7]),
        .R(1'b0));
  FDRE \i_3_reg_296_reg[8] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_3_fu_210_p2[8]),
        .Q(i_3_reg_296[8]),
        .R(1'b0));
  FDRE \i_3_reg_296_reg[9] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_3_fu_210_p2[9]),
        .Q(i_3_reg_296[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h80)) 
    \i_reg_121[10]_i_1 
       (.I0(Q[0]),
        .I1(overlay_w_c95_empty_n),
        .I2(Loop_loop_height_proc17_U0_ap_start),
        .O(E));
  FDRE \i_reg_121_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_3_reg_296[0]),
        .Q(\i_reg_121_reg[10]_0 [0]),
        .R(E));
  FDRE \i_reg_121_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_3_reg_296[10]),
        .Q(\i_reg_121_reg[10]_0 [10]),
        .R(E));
  FDRE \i_reg_121_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_3_reg_296[1]),
        .Q(\i_reg_121_reg[10]_0 [1]),
        .R(E));
  FDRE \i_reg_121_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_3_reg_296[2]),
        .Q(\i_reg_121_reg[10]_0 [2]),
        .R(E));
  FDRE \i_reg_121_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_3_reg_296[3]),
        .Q(\i_reg_121_reg[10]_0 [3]),
        .R(E));
  FDRE \i_reg_121_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_3_reg_296[4]),
        .Q(\i_reg_121_reg[10]_0 [4]),
        .R(E));
  FDRE \i_reg_121_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_3_reg_296[5]),
        .Q(\i_reg_121_reg[10]_0 [5]),
        .R(E));
  FDRE \i_reg_121_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_3_reg_296[6]),
        .Q(\i_reg_121_reg[10]_0 [6]),
        .R(E));
  FDRE \i_reg_121_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_3_reg_296[7]),
        .Q(\i_reg_121_reg[10]_0 [7]),
        .R(E));
  FDRE \i_reg_121_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_3_reg_296[8]),
        .Q(\i_reg_121_reg[10]_0 [8]),
        .R(E));
  FDRE \i_reg_121_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_3_reg_296[9]),
        .Q(\i_reg_121_reg[10]_0 [9]),
        .R(E));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 icmp_ln122_fu_220_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({icmp_ln122_fu_220_p2_carry_n_4,icmp_ln122_fu_220_p2_carry_n_5,icmp_ln122_fu_220_p2_carry_n_6,icmp_ln122_fu_220_p2_carry_n_7,icmp_ln122_fu_220_p2_carry_n_8,icmp_ln122_fu_220_p2_carry_n_9,icmp_ln122_fu_220_p2_carry_n_10,icmp_ln122_fu_220_p2_carry_n_11}),
        .DI({icmp_ln122_fu_220_p2_carry_i_1_n_4,icmp_ln122_fu_220_p2_carry_i_2_n_4,icmp_ln122_fu_220_p2_carry_i_3_n_4,icmp_ln122_fu_220_p2_carry_i_4_n_4,icmp_ln122_fu_220_p2_carry_i_5_n_4,icmp_ln122_fu_220_p2_carry_i_6_n_4,icmp_ln122_fu_220_p2_carry_i_7_n_4,icmp_ln122_fu_220_p2_carry_i_8_n_4}),
        .O(NLW_icmp_ln122_fu_220_p2_carry_O_UNCONNECTED[7:0]),
        .S({icmp_ln122_fu_220_p2_carry_i_9_n_4,icmp_ln122_fu_220_p2_carry_i_10_n_4,icmp_ln122_fu_220_p2_carry_i_11_n_4,icmp_ln122_fu_220_p2_carry_i_12_n_4,icmp_ln122_fu_220_p2_carry_i_13_n_4,icmp_ln122_fu_220_p2_carry_i_14_n_4,icmp_ln122_fu_220_p2_carry_i_15_n_4,icmp_ln122_fu_220_p2_carry_i_16_n_4}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 icmp_ln122_fu_220_p2_carry__0
       (.CI(icmp_ln122_fu_220_p2_carry_n_4),
        .CI_TOP(1'b0),
        .CO({icmp_ln122_fu_220_p2,icmp_ln122_fu_220_p2_carry__0_n_5,icmp_ln122_fu_220_p2_carry__0_n_6,icmp_ln122_fu_220_p2_carry__0_n_7,icmp_ln122_fu_220_p2_carry__0_n_8,icmp_ln122_fu_220_p2_carry__0_n_9,icmp_ln122_fu_220_p2_carry__0_n_10,icmp_ln122_fu_220_p2_carry__0_n_11}),
        .DI({regslice_both_video_coverlay_V_data_V_U_n_20,regslice_both_video_coverlay_V_data_V_U_n_21,regslice_both_video_coverlay_V_data_V_U_n_22,regslice_both_video_coverlay_V_data_V_U_n_23,regslice_both_video_coverlay_V_data_V_U_n_24,regslice_both_video_coverlay_V_data_V_U_n_25,regslice_both_video_coverlay_V_data_V_U_n_26,regslice_both_video_coverlay_V_data_V_U_n_27}),
        .O(NLW_icmp_ln122_fu_220_p2_carry__0_O_UNCONNECTED[7:0]),
        .S({regslice_both_video_coverlay_V_data_V_U_n_12,regslice_both_video_coverlay_V_data_V_U_n_13,regslice_both_video_coverlay_V_data_V_U_n_14,regslice_both_video_coverlay_V_data_V_U_n_15,regslice_both_video_coverlay_V_data_V_U_n_16,regslice_both_video_coverlay_V_data_V_U_n_17,regslice_both_video_coverlay_V_data_V_U_n_18,regslice_both_video_coverlay_V_data_V_U_n_19}));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln122_fu_220_p2_carry_i_1
       (.I0(overlay_w_read_reg_287[15]),
        .I1(\j_reg_144_reg_n_4_[15] ),
        .I2(overlay_w_read_reg_287[14]),
        .I3(\j_reg_144_reg_n_4_[14] ),
        .O(icmp_ln122_fu_220_p2_carry_i_1_n_4));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln122_fu_220_p2_carry_i_10
       (.I0(\j_reg_144_reg_n_4_[13] ),
        .I1(overlay_w_read_reg_287[13]),
        .I2(\j_reg_144_reg_n_4_[12] ),
        .I3(overlay_w_read_reg_287[12]),
        .O(icmp_ln122_fu_220_p2_carry_i_10_n_4));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln122_fu_220_p2_carry_i_11
       (.I0(\j_reg_144_reg_n_4_[11] ),
        .I1(overlay_w_read_reg_287[11]),
        .I2(\j_reg_144_reg_n_4_[10] ),
        .I3(overlay_w_read_reg_287[10]),
        .O(icmp_ln122_fu_220_p2_carry_i_11_n_4));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln122_fu_220_p2_carry_i_12
       (.I0(\j_reg_144_reg_n_4_[9] ),
        .I1(overlay_w_read_reg_287[9]),
        .I2(\j_reg_144_reg_n_4_[8] ),
        .I3(overlay_w_read_reg_287[8]),
        .O(icmp_ln122_fu_220_p2_carry_i_12_n_4));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln122_fu_220_p2_carry_i_13
       (.I0(\j_reg_144_reg_n_4_[7] ),
        .I1(overlay_w_read_reg_287[7]),
        .I2(\j_reg_144_reg_n_4_[6] ),
        .I3(overlay_w_read_reg_287[6]),
        .O(icmp_ln122_fu_220_p2_carry_i_13_n_4));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln122_fu_220_p2_carry_i_14
       (.I0(\j_reg_144_reg_n_4_[5] ),
        .I1(overlay_w_read_reg_287[5]),
        .I2(\j_reg_144_reg_n_4_[4] ),
        .I3(overlay_w_read_reg_287[4]),
        .O(icmp_ln122_fu_220_p2_carry_i_14_n_4));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln122_fu_220_p2_carry_i_15
       (.I0(\j_reg_144_reg_n_4_[3] ),
        .I1(overlay_w_read_reg_287[3]),
        .I2(\j_reg_144_reg_n_4_[2] ),
        .I3(overlay_w_read_reg_287[2]),
        .O(icmp_ln122_fu_220_p2_carry_i_15_n_4));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln122_fu_220_p2_carry_i_16
       (.I0(\j_reg_144_reg_n_4_[1] ),
        .I1(overlay_w_read_reg_287[1]),
        .I2(\j_reg_144_reg_n_4_[0] ),
        .I3(overlay_w_read_reg_287[0]),
        .O(icmp_ln122_fu_220_p2_carry_i_16_n_4));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln122_fu_220_p2_carry_i_2
       (.I0(overlay_w_read_reg_287[13]),
        .I1(\j_reg_144_reg_n_4_[13] ),
        .I2(overlay_w_read_reg_287[12]),
        .I3(\j_reg_144_reg_n_4_[12] ),
        .O(icmp_ln122_fu_220_p2_carry_i_2_n_4));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln122_fu_220_p2_carry_i_3
       (.I0(overlay_w_read_reg_287[11]),
        .I1(\j_reg_144_reg_n_4_[11] ),
        .I2(overlay_w_read_reg_287[10]),
        .I3(\j_reg_144_reg_n_4_[10] ),
        .O(icmp_ln122_fu_220_p2_carry_i_3_n_4));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln122_fu_220_p2_carry_i_4
       (.I0(overlay_w_read_reg_287[9]),
        .I1(\j_reg_144_reg_n_4_[9] ),
        .I2(overlay_w_read_reg_287[8]),
        .I3(\j_reg_144_reg_n_4_[8] ),
        .O(icmp_ln122_fu_220_p2_carry_i_4_n_4));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln122_fu_220_p2_carry_i_5
       (.I0(overlay_w_read_reg_287[7]),
        .I1(\j_reg_144_reg_n_4_[7] ),
        .I2(overlay_w_read_reg_287[6]),
        .I3(\j_reg_144_reg_n_4_[6] ),
        .O(icmp_ln122_fu_220_p2_carry_i_5_n_4));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln122_fu_220_p2_carry_i_6
       (.I0(overlay_w_read_reg_287[5]),
        .I1(\j_reg_144_reg_n_4_[5] ),
        .I2(overlay_w_read_reg_287[4]),
        .I3(\j_reg_144_reg_n_4_[4] ),
        .O(icmp_ln122_fu_220_p2_carry_i_6_n_4));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln122_fu_220_p2_carry_i_7
       (.I0(overlay_w_read_reg_287[3]),
        .I1(\j_reg_144_reg_n_4_[3] ),
        .I2(overlay_w_read_reg_287[2]),
        .I3(\j_reg_144_reg_n_4_[2] ),
        .O(icmp_ln122_fu_220_p2_carry_i_7_n_4));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln122_fu_220_p2_carry_i_8
       (.I0(overlay_w_read_reg_287[1]),
        .I1(\j_reg_144_reg_n_4_[1] ),
        .I2(overlay_w_read_reg_287[0]),
        .I3(\j_reg_144_reg_n_4_[0] ),
        .O(icmp_ln122_fu_220_p2_carry_i_8_n_4));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln122_fu_220_p2_carry_i_9
       (.I0(\j_reg_144_reg_n_4_[15] ),
        .I1(overlay_w_read_reg_287[15]),
        .I2(\j_reg_144_reg_n_4_[14] ),
        .I3(overlay_w_read_reg_287[14]),
        .O(icmp_ln122_fu_220_p2_carry_i_9_n_4));
  FDRE \icmp_ln122_reg_301_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_video_coverlay_V_data_V_U_n_28),
        .Q(icmp_ln122_reg_301),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 j_7_fu_264_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({j_7_fu_264_p2_carry_n_4,j_7_fu_264_p2_carry_n_5,j_7_fu_264_p2_carry_n_6,j_7_fu_264_p2_carry_n_7,j_7_fu_264_p2_carry_n_8,j_7_fu_264_p2_carry_n_9,j_7_fu_264_p2_carry_n_10,j_7_fu_264_p2_carry_n_11}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\j_reg_144_reg_n_4_[0] }),
        .O(j_7_fu_264_p2[7:0]),
        .S({\j_reg_144_reg_n_4_[7] ,\j_reg_144_reg_n_4_[6] ,\j_reg_144_reg_n_4_[5] ,\j_reg_144_reg_n_4_[4] ,\j_reg_144_reg_n_4_[3] ,\j_reg_144_reg_n_4_[2] ,\j_reg_144_reg_n_4_[1] ,regslice_both_video_coverlay_V_user_V_U_n_8}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 j_7_fu_264_p2_carry__0
       (.CI(j_7_fu_264_p2_carry_n_4),
        .CI_TOP(1'b0),
        .CO({j_7_fu_264_p2_carry__0_n_4,j_7_fu_264_p2_carry__0_n_5,j_7_fu_264_p2_carry__0_n_6,j_7_fu_264_p2_carry__0_n_7,j_7_fu_264_p2_carry__0_n_8,j_7_fu_264_p2_carry__0_n_9,j_7_fu_264_p2_carry__0_n_10,j_7_fu_264_p2_carry__0_n_11}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(j_7_fu_264_p2[15:8]),
        .S({\j_reg_144_reg_n_4_[15] ,\j_reg_144_reg_n_4_[14] ,\j_reg_144_reg_n_4_[13] ,\j_reg_144_reg_n_4_[12] ,\j_reg_144_reg_n_4_[11] ,\j_reg_144_reg_n_4_[10] ,\j_reg_144_reg_n_4_[9] ,\j_reg_144_reg_n_4_[8] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 j_7_fu_264_p2_carry__1
       (.CI(j_7_fu_264_p2_carry__0_n_4),
        .CI_TOP(1'b0),
        .CO({j_7_fu_264_p2_carry__1_n_4,j_7_fu_264_p2_carry__1_n_5,j_7_fu_264_p2_carry__1_n_6,j_7_fu_264_p2_carry__1_n_7,j_7_fu_264_p2_carry__1_n_8,j_7_fu_264_p2_carry__1_n_9,j_7_fu_264_p2_carry__1_n_10,j_7_fu_264_p2_carry__1_n_11}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(j_7_fu_264_p2[23:16]),
        .S({\j_reg_144_reg_n_4_[23] ,\j_reg_144_reg_n_4_[22] ,\j_reg_144_reg_n_4_[21] ,\j_reg_144_reg_n_4_[20] ,\j_reg_144_reg_n_4_[19] ,\j_reg_144_reg_n_4_[18] ,\j_reg_144_reg_n_4_[17] ,\j_reg_144_reg_n_4_[16] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 j_7_fu_264_p2_carry__2
       (.CI(j_7_fu_264_p2_carry__1_n_4),
        .CI_TOP(1'b0),
        .CO({NLW_j_7_fu_264_p2_carry__2_CO_UNCONNECTED[7],j_7_fu_264_p2_carry__2_n_5,j_7_fu_264_p2_carry__2_n_6,j_7_fu_264_p2_carry__2_n_7,j_7_fu_264_p2_carry__2_n_8,j_7_fu_264_p2_carry__2_n_9,j_7_fu_264_p2_carry__2_n_10,j_7_fu_264_p2_carry__2_n_11}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(j_7_fu_264_p2[31:24]),
        .S({\j_reg_144_reg_n_4_[31] ,\j_reg_144_reg_n_4_[30] ,\j_reg_144_reg_n_4_[29] ,\j_reg_144_reg_n_4_[28] ,\j_reg_144_reg_n_4_[27] ,\j_reg_144_reg_n_4_[26] ,\j_reg_144_reg_n_4_[25] ,\j_reg_144_reg_n_4_[24] }));
  FDRE \j_reg_144_reg[0] 
       (.C(ap_clk),
        .CE(ack_out114_out),
        .D(j_7_fu_264_p2[0]),
        .Q(\j_reg_144_reg_n_4_[0] ),
        .R(SR));
  FDRE \j_reg_144_reg[10] 
       (.C(ap_clk),
        .CE(ack_out114_out),
        .D(j_7_fu_264_p2[10]),
        .Q(\j_reg_144_reg_n_4_[10] ),
        .R(SR));
  FDRE \j_reg_144_reg[11] 
       (.C(ap_clk),
        .CE(ack_out114_out),
        .D(j_7_fu_264_p2[11]),
        .Q(\j_reg_144_reg_n_4_[11] ),
        .R(SR));
  FDRE \j_reg_144_reg[12] 
       (.C(ap_clk),
        .CE(ack_out114_out),
        .D(j_7_fu_264_p2[12]),
        .Q(\j_reg_144_reg_n_4_[12] ),
        .R(SR));
  FDRE \j_reg_144_reg[13] 
       (.C(ap_clk),
        .CE(ack_out114_out),
        .D(j_7_fu_264_p2[13]),
        .Q(\j_reg_144_reg_n_4_[13] ),
        .R(SR));
  FDRE \j_reg_144_reg[14] 
       (.C(ap_clk),
        .CE(ack_out114_out),
        .D(j_7_fu_264_p2[14]),
        .Q(\j_reg_144_reg_n_4_[14] ),
        .R(SR));
  FDRE \j_reg_144_reg[15] 
       (.C(ap_clk),
        .CE(ack_out114_out),
        .D(j_7_fu_264_p2[15]),
        .Q(\j_reg_144_reg_n_4_[15] ),
        .R(SR));
  FDRE \j_reg_144_reg[16] 
       (.C(ap_clk),
        .CE(ack_out114_out),
        .D(j_7_fu_264_p2[16]),
        .Q(\j_reg_144_reg_n_4_[16] ),
        .R(SR));
  FDRE \j_reg_144_reg[17] 
       (.C(ap_clk),
        .CE(ack_out114_out),
        .D(j_7_fu_264_p2[17]),
        .Q(\j_reg_144_reg_n_4_[17] ),
        .R(SR));
  FDRE \j_reg_144_reg[18] 
       (.C(ap_clk),
        .CE(ack_out114_out),
        .D(j_7_fu_264_p2[18]),
        .Q(\j_reg_144_reg_n_4_[18] ),
        .R(SR));
  FDRE \j_reg_144_reg[19] 
       (.C(ap_clk),
        .CE(ack_out114_out),
        .D(j_7_fu_264_p2[19]),
        .Q(\j_reg_144_reg_n_4_[19] ),
        .R(SR));
  FDRE \j_reg_144_reg[1] 
       (.C(ap_clk),
        .CE(ack_out114_out),
        .D(j_7_fu_264_p2[1]),
        .Q(\j_reg_144_reg_n_4_[1] ),
        .R(SR));
  FDRE \j_reg_144_reg[20] 
       (.C(ap_clk),
        .CE(ack_out114_out),
        .D(j_7_fu_264_p2[20]),
        .Q(\j_reg_144_reg_n_4_[20] ),
        .R(SR));
  FDRE \j_reg_144_reg[21] 
       (.C(ap_clk),
        .CE(ack_out114_out),
        .D(j_7_fu_264_p2[21]),
        .Q(\j_reg_144_reg_n_4_[21] ),
        .R(SR));
  FDRE \j_reg_144_reg[22] 
       (.C(ap_clk),
        .CE(ack_out114_out),
        .D(j_7_fu_264_p2[22]),
        .Q(\j_reg_144_reg_n_4_[22] ),
        .R(SR));
  FDRE \j_reg_144_reg[23] 
       (.C(ap_clk),
        .CE(ack_out114_out),
        .D(j_7_fu_264_p2[23]),
        .Q(\j_reg_144_reg_n_4_[23] ),
        .R(SR));
  FDRE \j_reg_144_reg[24] 
       (.C(ap_clk),
        .CE(ack_out114_out),
        .D(j_7_fu_264_p2[24]),
        .Q(\j_reg_144_reg_n_4_[24] ),
        .R(SR));
  FDRE \j_reg_144_reg[25] 
       (.C(ap_clk),
        .CE(ack_out114_out),
        .D(j_7_fu_264_p2[25]),
        .Q(\j_reg_144_reg_n_4_[25] ),
        .R(SR));
  FDRE \j_reg_144_reg[26] 
       (.C(ap_clk),
        .CE(ack_out114_out),
        .D(j_7_fu_264_p2[26]),
        .Q(\j_reg_144_reg_n_4_[26] ),
        .R(SR));
  FDRE \j_reg_144_reg[27] 
       (.C(ap_clk),
        .CE(ack_out114_out),
        .D(j_7_fu_264_p2[27]),
        .Q(\j_reg_144_reg_n_4_[27] ),
        .R(SR));
  FDRE \j_reg_144_reg[28] 
       (.C(ap_clk),
        .CE(ack_out114_out),
        .D(j_7_fu_264_p2[28]),
        .Q(\j_reg_144_reg_n_4_[28] ),
        .R(SR));
  FDRE \j_reg_144_reg[29] 
       (.C(ap_clk),
        .CE(ack_out114_out),
        .D(j_7_fu_264_p2[29]),
        .Q(\j_reg_144_reg_n_4_[29] ),
        .R(SR));
  FDRE \j_reg_144_reg[2] 
       (.C(ap_clk),
        .CE(ack_out114_out),
        .D(j_7_fu_264_p2[2]),
        .Q(\j_reg_144_reg_n_4_[2] ),
        .R(SR));
  FDRE \j_reg_144_reg[30] 
       (.C(ap_clk),
        .CE(ack_out114_out),
        .D(j_7_fu_264_p2[30]),
        .Q(\j_reg_144_reg_n_4_[30] ),
        .R(SR));
  FDRE \j_reg_144_reg[31] 
       (.C(ap_clk),
        .CE(ack_out114_out),
        .D(j_7_fu_264_p2[31]),
        .Q(\j_reg_144_reg_n_4_[31] ),
        .R(SR));
  FDRE \j_reg_144_reg[3] 
       (.C(ap_clk),
        .CE(ack_out114_out),
        .D(j_7_fu_264_p2[3]),
        .Q(\j_reg_144_reg_n_4_[3] ),
        .R(SR));
  FDRE \j_reg_144_reg[4] 
       (.C(ap_clk),
        .CE(ack_out114_out),
        .D(j_7_fu_264_p2[4]),
        .Q(\j_reg_144_reg_n_4_[4] ),
        .R(SR));
  FDRE \j_reg_144_reg[5] 
       (.C(ap_clk),
        .CE(ack_out114_out),
        .D(j_7_fu_264_p2[5]),
        .Q(\j_reg_144_reg_n_4_[5] ),
        .R(SR));
  FDRE \j_reg_144_reg[6] 
       (.C(ap_clk),
        .CE(ack_out114_out),
        .D(j_7_fu_264_p2[6]),
        .Q(\j_reg_144_reg_n_4_[6] ),
        .R(SR));
  FDRE \j_reg_144_reg[7] 
       (.C(ap_clk),
        .CE(ack_out114_out),
        .D(j_7_fu_264_p2[7]),
        .Q(\j_reg_144_reg_n_4_[7] ),
        .R(SR));
  FDRE \j_reg_144_reg[8] 
       (.C(ap_clk),
        .CE(ack_out114_out),
        .D(j_7_fu_264_p2[8]),
        .Q(\j_reg_144_reg_n_4_[8] ),
        .R(SR));
  FDRE \j_reg_144_reg[9] 
       (.C(ap_clk),
        .CE(ack_out114_out),
        .D(j_7_fu_264_p2[9]),
        .Q(\j_reg_144_reg_n_4_[9] ),
        .R(SR));
  FDRE \or_ln131_reg_315_reg[0] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_3050),
        .D(or_ln131_fu_245_p2),
        .Q(or_ln131_reg_315),
        .R(1'b0));
  FDRE \or_ln134_reg_319_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_video_coverlay_V_user_V_U_n_9),
        .Q(or_ln134_reg_319),
        .R(1'b0));
  FDRE \overlay_w_read_reg_287_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\overlay_w_read_reg_287_reg[31]_0 [0]),
        .Q(overlay_w_read_reg_287[0]),
        .R(1'b0));
  FDRE \overlay_w_read_reg_287_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(\overlay_w_read_reg_287_reg[31]_0 [10]),
        .Q(overlay_w_read_reg_287[10]),
        .R(1'b0));
  FDRE \overlay_w_read_reg_287_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(\overlay_w_read_reg_287_reg[31]_0 [11]),
        .Q(overlay_w_read_reg_287[11]),
        .R(1'b0));
  FDRE \overlay_w_read_reg_287_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(\overlay_w_read_reg_287_reg[31]_0 [12]),
        .Q(overlay_w_read_reg_287[12]),
        .R(1'b0));
  FDRE \overlay_w_read_reg_287_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(\overlay_w_read_reg_287_reg[31]_0 [13]),
        .Q(overlay_w_read_reg_287[13]),
        .R(1'b0));
  FDRE \overlay_w_read_reg_287_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(\overlay_w_read_reg_287_reg[31]_0 [14]),
        .Q(overlay_w_read_reg_287[14]),
        .R(1'b0));
  FDRE \overlay_w_read_reg_287_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(\overlay_w_read_reg_287_reg[31]_0 [15]),
        .Q(overlay_w_read_reg_287[15]),
        .R(1'b0));
  FDRE \overlay_w_read_reg_287_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(\overlay_w_read_reg_287_reg[31]_0 [16]),
        .Q(overlay_w_read_reg_287[16]),
        .R(1'b0));
  FDRE \overlay_w_read_reg_287_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(\overlay_w_read_reg_287_reg[31]_0 [17]),
        .Q(overlay_w_read_reg_287[17]),
        .R(1'b0));
  FDRE \overlay_w_read_reg_287_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(\overlay_w_read_reg_287_reg[31]_0 [18]),
        .Q(overlay_w_read_reg_287[18]),
        .R(1'b0));
  FDRE \overlay_w_read_reg_287_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(\overlay_w_read_reg_287_reg[31]_0 [19]),
        .Q(overlay_w_read_reg_287[19]),
        .R(1'b0));
  FDRE \overlay_w_read_reg_287_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\overlay_w_read_reg_287_reg[31]_0 [1]),
        .Q(overlay_w_read_reg_287[1]),
        .R(1'b0));
  FDRE \overlay_w_read_reg_287_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(\overlay_w_read_reg_287_reg[31]_0 [20]),
        .Q(overlay_w_read_reg_287[20]),
        .R(1'b0));
  FDRE \overlay_w_read_reg_287_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(\overlay_w_read_reg_287_reg[31]_0 [21]),
        .Q(overlay_w_read_reg_287[21]),
        .R(1'b0));
  FDRE \overlay_w_read_reg_287_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(\overlay_w_read_reg_287_reg[31]_0 [22]),
        .Q(overlay_w_read_reg_287[22]),
        .R(1'b0));
  FDRE \overlay_w_read_reg_287_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(\overlay_w_read_reg_287_reg[31]_0 [23]),
        .Q(overlay_w_read_reg_287[23]),
        .R(1'b0));
  FDRE \overlay_w_read_reg_287_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(\overlay_w_read_reg_287_reg[31]_0 [24]),
        .Q(overlay_w_read_reg_287[24]),
        .R(1'b0));
  FDRE \overlay_w_read_reg_287_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(\overlay_w_read_reg_287_reg[31]_0 [25]),
        .Q(overlay_w_read_reg_287[25]),
        .R(1'b0));
  FDRE \overlay_w_read_reg_287_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(\overlay_w_read_reg_287_reg[31]_0 [26]),
        .Q(overlay_w_read_reg_287[26]),
        .R(1'b0));
  FDRE \overlay_w_read_reg_287_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(\overlay_w_read_reg_287_reg[31]_0 [27]),
        .Q(overlay_w_read_reg_287[27]),
        .R(1'b0));
  FDRE \overlay_w_read_reg_287_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(\overlay_w_read_reg_287_reg[31]_0 [28]),
        .Q(overlay_w_read_reg_287[28]),
        .R(1'b0));
  FDRE \overlay_w_read_reg_287_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(\overlay_w_read_reg_287_reg[31]_0 [29]),
        .Q(overlay_w_read_reg_287[29]),
        .R(1'b0));
  FDRE \overlay_w_read_reg_287_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\overlay_w_read_reg_287_reg[31]_0 [2]),
        .Q(overlay_w_read_reg_287[2]),
        .R(1'b0));
  FDRE \overlay_w_read_reg_287_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(\overlay_w_read_reg_287_reg[31]_0 [30]),
        .Q(overlay_w_read_reg_287[30]),
        .R(1'b0));
  FDRE \overlay_w_read_reg_287_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(\overlay_w_read_reg_287_reg[31]_0 [31]),
        .Q(overlay_w_read_reg_287[31]),
        .R(1'b0));
  FDRE \overlay_w_read_reg_287_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\overlay_w_read_reg_287_reg[31]_0 [3]),
        .Q(overlay_w_read_reg_287[3]),
        .R(1'b0));
  FDRE \overlay_w_read_reg_287_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\overlay_w_read_reg_287_reg[31]_0 [4]),
        .Q(overlay_w_read_reg_287[4]),
        .R(1'b0));
  FDRE \overlay_w_read_reg_287_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\overlay_w_read_reg_287_reg[31]_0 [5]),
        .Q(overlay_w_read_reg_287[5]),
        .R(1'b0));
  FDRE \overlay_w_read_reg_287_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\overlay_w_read_reg_287_reg[31]_0 [6]),
        .Q(overlay_w_read_reg_287[6]),
        .R(1'b0));
  FDRE \overlay_w_read_reg_287_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\overlay_w_read_reg_287_reg[31]_0 [7]),
        .Q(overlay_w_read_reg_287[7]),
        .R(1'b0));
  FDRE \overlay_w_read_reg_287_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(\overlay_w_read_reg_287_reg[31]_0 [8]),
        .Q(overlay_w_read_reg_287[8]),
        .R(1'b0));
  FDRE \overlay_w_read_reg_287_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(\overlay_w_read_reg_287_reg[31]_0 [9]),
        .Q(overlay_w_read_reg_287[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both_40 regslice_both_video_coverlay_V_data_V_U
       (.B_V_data_1_sel(B_V_data_1_sel),
        .B_V_data_1_sel_0(B_V_data_1_sel_0),
        .B_V_data_1_sel_rd_reg_0(regslice_both_video_coverlay_V_last_V_U_n_4),
        .B_V_data_1_sel_rd_reg_1(regslice_both_video_coverlay_V_user_V_U_n_4),
        .\B_V_data_1_state_reg[0]_0 (regslice_both_video_coverlay_V_data_V_U_n_5),
        .\B_V_data_1_state_reg[0]_1 (regslice_both_video_coverlay_V_data_V_U_n_9),
        .\B_V_data_1_state_reg[0]_2 (regslice_both_video_coverlay_V_data_V_U_n_29),
        .\B_V_data_1_state_reg[0]_3 (regslice_both_video_coverlay_V_data_V_U_n_30),
        .\B_V_data_1_state_reg[1]_0 (\B_V_data_1_state_reg[1] ),
        .CO(icmp_ln122_fu_220_p2),
        .D(video_coverlay_TDATA_int_regslice),
        .DI({regslice_both_video_coverlay_V_data_V_U_n_20,regslice_both_video_coverlay_V_data_V_U_n_21,regslice_both_video_coverlay_V_data_V_U_n_22,regslice_both_video_coverlay_V_data_V_U_n_23,regslice_both_video_coverlay_V_data_V_U_n_24,regslice_both_video_coverlay_V_data_V_U_n_25,regslice_both_video_coverlay_V_data_V_U_n_26,regslice_both_video_coverlay_V_data_V_U_n_27}),
        .E(ack_out114_out),
        .Loop_loop_height_proc17_U0_img_coverlay_data_write(Loop_loop_height_proc17_U0_img_coverlay_data_write),
        .Q({ap_CS_fsm_state6,ap_CS_fsm_pp0_stage0}),
        .S({regslice_both_video_coverlay_V_data_V_U_n_12,regslice_both_video_coverlay_V_data_V_U_n_13,regslice_both_video_coverlay_V_data_V_U_n_14,regslice_both_video_coverlay_V_data_V_U_n_15,regslice_both_video_coverlay_V_data_V_U_n_16,regslice_both_video_coverlay_V_data_V_U_n_17,regslice_both_video_coverlay_V_data_V_U_n_18,regslice_both_video_coverlay_V_data_V_U_n_19}),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(axi_data_V_reg_3050),
        .ap_enable_reg_pp0_iter0_reg_0(regslice_both_video_coverlay_V_data_V_U_n_31),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter1_reg_n_4),
        .ap_enable_reg_pp0_iter1_reg_0(\ap_CS_fsm[3]_i_2__0_n_4 ),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(regslice_both_video_coverlay_V_data_V_U_n_6),
        .ap_rst_n_inv(ap_rst_n_inv),
        .axi_last_V_2_reg_310(axi_last_V_2_reg_310),
        .eol_5_reg_186(eol_5_reg_186),
        .\eol_reg_132_reg[0] (regslice_both_video_coverlay_V_data_V_U_n_7),
        .\eol_reg_132_reg[0]_0 (\eol_reg_132_reg_n_4_[0] ),
        .icmp_ln122_fu_220_p2_carry__0({\j_reg_144_reg_n_4_[31] ,\j_reg_144_reg_n_4_[30] ,\j_reg_144_reg_n_4_[29] ,\j_reg_144_reg_n_4_[28] ,\j_reg_144_reg_n_4_[27] ,\j_reg_144_reg_n_4_[26] ,\j_reg_144_reg_n_4_[25] ,\j_reg_144_reg_n_4_[24] ,\j_reg_144_reg_n_4_[23] ,\j_reg_144_reg_n_4_[22] ,\j_reg_144_reg_n_4_[21] ,\j_reg_144_reg_n_4_[20] ,\j_reg_144_reg_n_4_[19] ,\j_reg_144_reg_n_4_[18] ,\j_reg_144_reg_n_4_[17] ,\j_reg_144_reg_n_4_[16] }),
        .icmp_ln122_fu_220_p2_carry__0_0(overlay_w_read_reg_287[31:16]),
        .icmp_ln122_reg_301(icmp_ln122_reg_301),
        .\icmp_ln122_reg_301_reg[0] (regslice_both_video_coverlay_V_data_V_U_n_28),
        .img_coverlay_data_full_n(img_coverlay_data_full_n),
        .or_ln131_reg_315(or_ln131_reg_315),
        .or_ln134_reg_319(or_ln134_reg_319),
        .p_1_in(p_1_in),
        .video_coverlay_TDATA(video_coverlay_TDATA),
        .video_coverlay_TVALID(video_coverlay_TVALID));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized1_41 regslice_both_video_coverlay_V_last_V_U
       (.\B_V_data_1_payload_B_reg[0]_0 (regslice_both_video_coverlay_V_last_V_U_n_7),
        .B_V_data_1_sel(B_V_data_1_sel),
        .B_V_data_1_sel_rd_reg_0(regslice_both_video_coverlay_V_data_V_U_n_29),
        .\B_V_data_1_state_reg[0]_0 (regslice_both_video_coverlay_V_last_V_U_n_4),
        .\B_V_data_1_state_reg[0]_1 (regslice_both_video_coverlay_V_data_V_U_n_9),
        .E(ack_out114_out),
        .Q({ap_CS_fsm_state6,ap_CS_fsm_state5}),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .axi_last_V_2_reg_310(axi_last_V_2_reg_310),
        .eol_5_reg_186(eol_5_reg_186),
        .\eol_5_reg_186_reg[0] (\eol_reg_132_reg_n_4_[0] ),
        .\eol_5_reg_186_reg[0]_0 (regslice_both_video_coverlay_V_data_V_U_n_5),
        .\eol_reg_132_reg[0] (regslice_both_video_coverlay_V_last_V_U_n_6),
        .video_coverlay_TLAST(video_coverlay_TLAST),
        .video_coverlay_TVALID(video_coverlay_TVALID));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized1_42 regslice_both_video_coverlay_V_user_V_U
       (.B_V_data_1_sel(B_V_data_1_sel_0),
        .B_V_data_1_sel_rd_reg_0(regslice_both_video_coverlay_V_data_V_U_n_30),
        .\B_V_data_1_state_reg[0]_0 (regslice_both_video_coverlay_V_user_V_U_n_4),
        .\B_V_data_1_state_reg[0]_1 (regslice_both_video_coverlay_V_data_V_U_n_9),
        .CO(icmp_ln122_fu_220_p2),
        .E(ack_out114_out),
        .Loop_loop_height_proc17_U0_ap_start(Loop_loop_height_proc17_U0_ap_start),
        .Q(Q[0]),
        .S(regslice_both_video_coverlay_V_user_V_U_n_8),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .internal_empty_n_reg(regslice_both_video_coverlay_V_user_V_U_n_6),
        .\j_reg_144_reg[7] (\j_reg_144_reg_n_4_[0] ),
        .or_ln131_fu_245_p2(or_ln131_fu_245_p2),
        .or_ln134_reg_319(or_ln134_reg_319),
        .\or_ln134_reg_319_reg[0] (regslice_both_video_coverlay_V_data_V_U_n_31),
        .overlay_w_c95_empty_n(overlay_w_c95_empty_n),
        .start_fu_80(start_fu_80),
        .\start_fu_80_reg[0] (regslice_both_video_coverlay_V_user_V_U_n_9),
        .video_coverlay_TUSER(video_coverlay_TUSER),
        .video_coverlay_TVALID(video_coverlay_TVALID));
  FDRE \start_fu_80_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_video_coverlay_V_user_V_U_n_6),
        .Q(start_fu_80),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_Loop_loop_height_proc1921
   (\B_V_data_1_state_reg[0] ,
    E,
    internal_empty_n_reg,
    B_V_data_1_sel_wr01_out,
    \B_V_data_1_state_reg[1] ,
    video_out_TUSER,
    video_out_TLAST,
    video_out_TDATA,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    start_for_Loop_loop_height_proc1921_U0_full_n,
    overlyOnMat_1080_1920_U0_ap_start,
    start_once_reg,
    video_out_TREADY,
    img_out_data_empty_n,
    Loop_loop_height_proc1921_U0_ap_start,
    Q);
  output \B_V_data_1_state_reg[0] ;
  output [0:0]E;
  output internal_empty_n_reg;
  output B_V_data_1_sel_wr01_out;
  output \B_V_data_1_state_reg[1] ;
  output [0:0]video_out_TUSER;
  output [0:0]video_out_TLAST;
  output [23:0]video_out_TDATA;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input start_for_Loop_loop_height_proc1921_U0_full_n;
  input overlyOnMat_1080_1920_U0_ap_start;
  input start_once_reg;
  input video_out_TREADY;
  input img_out_data_empty_n;
  input Loop_loop_height_proc1921_U0_ap_start;
  input [23:0]Q;

  wire B_V_data_1_sel_wr01_out;
  wire \B_V_data_1_state_reg[0] ;
  wire \B_V_data_1_state_reg[1] ;
  wire [0:0]E;
  wire Loop_loop_height_proc1921_U0_ap_start;
  wire [23:0]Q;
  wire \ap_CS_fsm[2]_i_3__1_n_4 ;
  wire \ap_CS_fsm[2]_i_4__0_n_4 ;
  wire \ap_CS_fsm[2]_i_5__0_n_4 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg_n_4_[0] ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state6;
  wire [3:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2_reg_n_4;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [10:0]i_2_fu_161_p2;
  wire [10:0]i_2_reg_189;
  wire i_2_reg_1890;
  wire \i_2_reg_189[10]_i_3_n_4 ;
  wire i_reg_118;
  wire \i_reg_118_reg_n_4_[0] ;
  wire \i_reg_118_reg_n_4_[10] ;
  wire \i_reg_118_reg_n_4_[1] ;
  wire \i_reg_118_reg_n_4_[2] ;
  wire \i_reg_118_reg_n_4_[3] ;
  wire \i_reg_118_reg_n_4_[4] ;
  wire \i_reg_118_reg_n_4_[5] ;
  wire \i_reg_118_reg_n_4_[6] ;
  wire \i_reg_118_reg_n_4_[7] ;
  wire \i_reg_118_reg_n_4_[8] ;
  wire \i_reg_118_reg_n_4_[9] ;
  wire icmp_ln190_fu_167_p2;
  wire icmp_ln190_reg_1940;
  wire \icmp_ln190_reg_194[0]_i_4_n_4 ;
  wire \icmp_ln190_reg_194[0]_i_5_n_4 ;
  wire icmp_ln190_reg_194_pp0_iter1_reg;
  wire \icmp_ln190_reg_194_reg_n_4_[0] ;
  wire img_out_data_empty_n;
  wire internal_empty_n_reg;
  wire [10:0]j_4_fu_173_p2;
  wire j_reg_129;
  wire j_reg_1290;
  wire \j_reg_129[10]_i_5_n_4 ;
  wire \j_reg_129[6]_i_1_n_4 ;
  wire \j_reg_129[7]_i_1_n_4 ;
  wire \j_reg_129[8]_i_1_n_4 ;
  wire [10:0]j_reg_129_reg;
  wire overlyOnMat_1080_1920_U0_ap_start;
  wire regslice_both_video_out_V_data_V_U_n_14;
  wire regslice_both_video_out_V_data_V_U_n_15;
  wire regslice_both_video_out_V_data_V_U_n_5;
  wire regslice_both_video_out_V_data_V_U_n_6;
  wire regslice_both_video_out_V_data_V_U_n_7;
  wire sof_2_reg_140;
  wire sof_reg_104;
  wire \sof_reg_104[0]_i_1_n_4 ;
  wire start_for_Loop_loop_height_proc1921_U0_full_n;
  wire start_once_reg;
  wire \tmp_last_V_reg_203[0]_i_2_n_4 ;
  wire \tmp_last_V_reg_203[0]_i_3_n_4 ;
  wire \tmp_last_V_reg_203_reg_n_4_[0] ;
  wire [23:0]video_out_TDATA;
  wire [0:0]video_out_TLAST;
  wire video_out_TREADY;
  wire [0:0]video_out_TUSER;

  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT5 #(
    .INIT(32'h00000020)) 
    \ap_CS_fsm[2]_i_3__1 
       (.I0(\ap_CS_fsm[2]_i_4__0_n_4 ),
        .I1(\i_reg_118_reg_n_4_[0] ),
        .I2(\i_reg_118_reg_n_4_[4] ),
        .I3(\i_reg_118_reg_n_4_[1] ),
        .I4(\ap_CS_fsm[2]_i_5__0_n_4 ),
        .O(\ap_CS_fsm[2]_i_3__1_n_4 ));
  LUT4 #(
    .INIT(16'h4000)) 
    \ap_CS_fsm[2]_i_4__0 
       (.I0(\i_reg_118_reg_n_4_[2] ),
        .I1(\i_reg_118_reg_n_4_[5] ),
        .I2(\i_reg_118_reg_n_4_[10] ),
        .I3(\i_reg_118_reg_n_4_[3] ),
        .O(\ap_CS_fsm[2]_i_4__0_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[2]_i_5__0 
       (.I0(\i_reg_118_reg_n_4_[8] ),
        .I1(\i_reg_118_reg_n_4_[7] ),
        .I2(\i_reg_118_reg_n_4_[9] ),
        .I3(\i_reg_118_reg_n_4_[6] ),
        .O(\ap_CS_fsm[2]_i_5__0_n_4 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_4_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state6),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_video_out_V_data_V_U_n_14),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_video_out_V_data_V_U_n_5),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_video_out_V_data_V_U_n_6),
        .Q(ap_enable_reg_pp0_iter2_reg_n_4),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \i_2_reg_189[0]_i_1 
       (.I0(\i_reg_118_reg_n_4_[0] ),
        .O(i_2_fu_161_p2[0]));
  LUT6 #(
    .INIT(64'hAA6AAAAAAAAAAAAA)) 
    \i_2_reg_189[10]_i_2 
       (.I0(\i_reg_118_reg_n_4_[10] ),
        .I1(\i_reg_118_reg_n_4_[8] ),
        .I2(\i_reg_118_reg_n_4_[7] ),
        .I3(\i_2_reg_189[10]_i_3_n_4 ),
        .I4(\i_reg_118_reg_n_4_[6] ),
        .I5(\i_reg_118_reg_n_4_[9] ),
        .O(i_2_fu_161_p2[10]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \i_2_reg_189[10]_i_3 
       (.I0(\i_reg_118_reg_n_4_[4] ),
        .I1(\i_reg_118_reg_n_4_[2] ),
        .I2(\i_reg_118_reg_n_4_[0] ),
        .I3(\i_reg_118_reg_n_4_[1] ),
        .I4(\i_reg_118_reg_n_4_[3] ),
        .I5(\i_reg_118_reg_n_4_[5] ),
        .O(\i_2_reg_189[10]_i_3_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_2_reg_189[1]_i_1 
       (.I0(\i_reg_118_reg_n_4_[0] ),
        .I1(\i_reg_118_reg_n_4_[1] ),
        .O(i_2_fu_161_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_2_reg_189[2]_i_1 
       (.I0(\i_reg_118_reg_n_4_[2] ),
        .I1(\i_reg_118_reg_n_4_[0] ),
        .I2(\i_reg_118_reg_n_4_[1] ),
        .O(i_2_fu_161_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_2_reg_189[3]_i_1 
       (.I0(\i_reg_118_reg_n_4_[3] ),
        .I1(\i_reg_118_reg_n_4_[1] ),
        .I2(\i_reg_118_reg_n_4_[0] ),
        .I3(\i_reg_118_reg_n_4_[2] ),
        .O(i_2_fu_161_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \i_2_reg_189[4]_i_1 
       (.I0(\i_reg_118_reg_n_4_[4] ),
        .I1(\i_reg_118_reg_n_4_[2] ),
        .I2(\i_reg_118_reg_n_4_[0] ),
        .I3(\i_reg_118_reg_n_4_[1] ),
        .I4(\i_reg_118_reg_n_4_[3] ),
        .O(i_2_fu_161_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \i_2_reg_189[5]_i_1 
       (.I0(\i_reg_118_reg_n_4_[5] ),
        .I1(\i_reg_118_reg_n_4_[3] ),
        .I2(\i_reg_118_reg_n_4_[1] ),
        .I3(\i_reg_118_reg_n_4_[0] ),
        .I4(\i_reg_118_reg_n_4_[2] ),
        .I5(\i_reg_118_reg_n_4_[4] ),
        .O(i_2_fu_161_p2[5]));
  LUT2 #(
    .INIT(4'h9)) 
    \i_2_reg_189[6]_i_1 
       (.I0(\i_reg_118_reg_n_4_[6] ),
        .I1(\i_2_reg_189[10]_i_3_n_4 ),
        .O(i_2_fu_161_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \i_2_reg_189[7]_i_1 
       (.I0(\i_reg_118_reg_n_4_[7] ),
        .I1(\i_2_reg_189[10]_i_3_n_4 ),
        .I2(\i_reg_118_reg_n_4_[6] ),
        .O(i_2_fu_161_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \i_2_reg_189[8]_i_1 
       (.I0(\i_reg_118_reg_n_4_[6] ),
        .I1(\i_2_reg_189[10]_i_3_n_4 ),
        .I2(\i_reg_118_reg_n_4_[7] ),
        .I3(\i_reg_118_reg_n_4_[8] ),
        .O(i_2_fu_161_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \i_2_reg_189[9]_i_1 
       (.I0(\i_reg_118_reg_n_4_[9] ),
        .I1(\i_reg_118_reg_n_4_[6] ),
        .I2(\i_2_reg_189[10]_i_3_n_4 ),
        .I3(\i_reg_118_reg_n_4_[7] ),
        .I4(\i_reg_118_reg_n_4_[8] ),
        .O(i_2_fu_161_p2[9]));
  FDRE \i_2_reg_189_reg[0] 
       (.C(ap_clk),
        .CE(i_2_reg_1890),
        .D(i_2_fu_161_p2[0]),
        .Q(i_2_reg_189[0]),
        .R(1'b0));
  FDRE \i_2_reg_189_reg[10] 
       (.C(ap_clk),
        .CE(i_2_reg_1890),
        .D(i_2_fu_161_p2[10]),
        .Q(i_2_reg_189[10]),
        .R(1'b0));
  FDRE \i_2_reg_189_reg[1] 
       (.C(ap_clk),
        .CE(i_2_reg_1890),
        .D(i_2_fu_161_p2[1]),
        .Q(i_2_reg_189[1]),
        .R(1'b0));
  FDRE \i_2_reg_189_reg[2] 
       (.C(ap_clk),
        .CE(i_2_reg_1890),
        .D(i_2_fu_161_p2[2]),
        .Q(i_2_reg_189[2]),
        .R(1'b0));
  FDRE \i_2_reg_189_reg[3] 
       (.C(ap_clk),
        .CE(i_2_reg_1890),
        .D(i_2_fu_161_p2[3]),
        .Q(i_2_reg_189[3]),
        .R(1'b0));
  FDRE \i_2_reg_189_reg[4] 
       (.C(ap_clk),
        .CE(i_2_reg_1890),
        .D(i_2_fu_161_p2[4]),
        .Q(i_2_reg_189[4]),
        .R(1'b0));
  FDRE \i_2_reg_189_reg[5] 
       (.C(ap_clk),
        .CE(i_2_reg_1890),
        .D(i_2_fu_161_p2[5]),
        .Q(i_2_reg_189[5]),
        .R(1'b0));
  FDRE \i_2_reg_189_reg[6] 
       (.C(ap_clk),
        .CE(i_2_reg_1890),
        .D(i_2_fu_161_p2[6]),
        .Q(i_2_reg_189[6]),
        .R(1'b0));
  FDRE \i_2_reg_189_reg[7] 
       (.C(ap_clk),
        .CE(i_2_reg_1890),
        .D(i_2_fu_161_p2[7]),
        .Q(i_2_reg_189[7]),
        .R(1'b0));
  FDRE \i_2_reg_189_reg[8] 
       (.C(ap_clk),
        .CE(i_2_reg_1890),
        .D(i_2_fu_161_p2[8]),
        .Q(i_2_reg_189[8]),
        .R(1'b0));
  FDRE \i_2_reg_189_reg[9] 
       (.C(ap_clk),
        .CE(i_2_reg_1890),
        .D(i_2_fu_161_p2[9]),
        .Q(i_2_reg_189[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h08)) 
    \i_reg_118[10]_i_1 
       (.I0(\ap_CS_fsm_reg_n_4_[0] ),
        .I1(Loop_loop_height_proc1921_U0_ap_start),
        .I2(ap_CS_fsm_state6),
        .O(i_reg_118));
  FDRE \i_reg_118_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_2_reg_189[0]),
        .Q(\i_reg_118_reg_n_4_[0] ),
        .R(i_reg_118));
  FDRE \i_reg_118_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_2_reg_189[10]),
        .Q(\i_reg_118_reg_n_4_[10] ),
        .R(i_reg_118));
  FDRE \i_reg_118_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_2_reg_189[1]),
        .Q(\i_reg_118_reg_n_4_[1] ),
        .R(i_reg_118));
  FDRE \i_reg_118_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_2_reg_189[2]),
        .Q(\i_reg_118_reg_n_4_[2] ),
        .R(i_reg_118));
  FDRE \i_reg_118_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_2_reg_189[3]),
        .Q(\i_reg_118_reg_n_4_[3] ),
        .R(i_reg_118));
  FDRE \i_reg_118_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_2_reg_189[4]),
        .Q(\i_reg_118_reg_n_4_[4] ),
        .R(i_reg_118));
  FDRE \i_reg_118_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_2_reg_189[5]),
        .Q(\i_reg_118_reg_n_4_[5] ),
        .R(i_reg_118));
  FDRE \i_reg_118_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_2_reg_189[6]),
        .Q(\i_reg_118_reg_n_4_[6] ),
        .R(i_reg_118));
  FDRE \i_reg_118_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_2_reg_189[7]),
        .Q(\i_reg_118_reg_n_4_[7] ),
        .R(i_reg_118));
  FDRE \i_reg_118_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_2_reg_189[8]),
        .Q(\i_reg_118_reg_n_4_[8] ),
        .R(i_reg_118));
  FDRE \i_reg_118_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_2_reg_189[9]),
        .Q(\i_reg_118_reg_n_4_[9] ),
        .R(i_reg_118));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    \icmp_ln190_reg_194[0]_i_2 
       (.I0(j_reg_129_reg[5]),
        .I1(j_reg_129_reg[7]),
        .I2(j_reg_129_reg[8]),
        .I3(j_reg_129_reg[1]),
        .I4(\icmp_ln190_reg_194[0]_i_4_n_4 ),
        .I5(\icmp_ln190_reg_194[0]_i_5_n_4 ),
        .O(icmp_ln190_fu_167_p2));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT4 #(
    .INIT(16'h7F77)) 
    \icmp_ln190_reg_194[0]_i_4 
       (.I0(j_reg_129_reg[10]),
        .I1(j_reg_129_reg[9]),
        .I2(j_reg_129_reg[1]),
        .I3(j_reg_129_reg[0]),
        .O(\icmp_ln190_reg_194[0]_i_4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln190_reg_194[0]_i_5 
       (.I0(j_reg_129_reg[4]),
        .I1(j_reg_129_reg[2]),
        .I2(j_reg_129_reg[6]),
        .I3(j_reg_129_reg[3]),
        .O(\icmp_ln190_reg_194[0]_i_5_n_4 ));
  FDRE \icmp_ln190_reg_194_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln190_reg_1940),
        .D(\icmp_ln190_reg_194_reg_n_4_[0] ),
        .Q(icmp_ln190_reg_194_pp0_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln190_reg_194_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln190_reg_1940),
        .D(icmp_ln190_fu_167_p2),
        .Q(\icmp_ln190_reg_194_reg_n_4_[0] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \j_reg_129[0]_i_1 
       (.I0(j_reg_129_reg[0]),
        .O(j_4_fu_173_p2[0]));
  LUT6 #(
    .INIT(64'hAA6AAAAAAAAAAAAA)) 
    \j_reg_129[10]_i_3 
       (.I0(j_reg_129_reg[10]),
        .I1(j_reg_129_reg[8]),
        .I2(j_reg_129_reg[7]),
        .I3(\j_reg_129[10]_i_5_n_4 ),
        .I4(j_reg_129_reg[6]),
        .I5(j_reg_129_reg[9]),
        .O(j_4_fu_173_p2[10]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \j_reg_129[10]_i_5 
       (.I0(j_reg_129_reg[4]),
        .I1(j_reg_129_reg[2]),
        .I2(j_reg_129_reg[0]),
        .I3(j_reg_129_reg[1]),
        .I4(j_reg_129_reg[3]),
        .I5(j_reg_129_reg[5]),
        .O(\j_reg_129[10]_i_5_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \j_reg_129[1]_i_1 
       (.I0(j_reg_129_reg[0]),
        .I1(j_reg_129_reg[1]),
        .O(j_4_fu_173_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \j_reg_129[2]_i_1 
       (.I0(j_reg_129_reg[2]),
        .I1(j_reg_129_reg[0]),
        .I2(j_reg_129_reg[1]),
        .O(j_4_fu_173_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \j_reg_129[3]_i_1 
       (.I0(j_reg_129_reg[3]),
        .I1(j_reg_129_reg[1]),
        .I2(j_reg_129_reg[0]),
        .I3(j_reg_129_reg[2]),
        .O(j_4_fu_173_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \j_reg_129[4]_i_1 
       (.I0(j_reg_129_reg[4]),
        .I1(j_reg_129_reg[2]),
        .I2(j_reg_129_reg[0]),
        .I3(j_reg_129_reg[1]),
        .I4(j_reg_129_reg[3]),
        .O(j_4_fu_173_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \j_reg_129[5]_i_1 
       (.I0(j_reg_129_reg[5]),
        .I1(j_reg_129_reg[3]),
        .I2(j_reg_129_reg[1]),
        .I3(j_reg_129_reg[0]),
        .I4(j_reg_129_reg[2]),
        .I5(j_reg_129_reg[4]),
        .O(j_4_fu_173_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \j_reg_129[6]_i_1 
       (.I0(j_reg_129_reg[6]),
        .I1(\j_reg_129[10]_i_5_n_4 ),
        .O(\j_reg_129[6]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hA6)) 
    \j_reg_129[7]_i_1 
       (.I0(j_reg_129_reg[7]),
        .I1(j_reg_129_reg[6]),
        .I2(\j_reg_129[10]_i_5_n_4 ),
        .O(\j_reg_129[7]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'hA6AA)) 
    \j_reg_129[8]_i_1 
       (.I0(j_reg_129_reg[8]),
        .I1(j_reg_129_reg[7]),
        .I2(\j_reg_129[10]_i_5_n_4 ),
        .I3(j_reg_129_reg[6]),
        .O(\j_reg_129[8]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \j_reg_129[9]_i_1 
       (.I0(j_reg_129_reg[9]),
        .I1(j_reg_129_reg[6]),
        .I2(\j_reg_129[10]_i_5_n_4 ),
        .I3(j_reg_129_reg[7]),
        .I4(j_reg_129_reg[8]),
        .O(j_4_fu_173_p2[9]));
  FDRE \j_reg_129_reg[0] 
       (.C(ap_clk),
        .CE(j_reg_1290),
        .D(j_4_fu_173_p2[0]),
        .Q(j_reg_129_reg[0]),
        .R(j_reg_129));
  FDRE \j_reg_129_reg[10] 
       (.C(ap_clk),
        .CE(j_reg_1290),
        .D(j_4_fu_173_p2[10]),
        .Q(j_reg_129_reg[10]),
        .R(j_reg_129));
  FDRE \j_reg_129_reg[1] 
       (.C(ap_clk),
        .CE(j_reg_1290),
        .D(j_4_fu_173_p2[1]),
        .Q(j_reg_129_reg[1]),
        .R(j_reg_129));
  FDRE \j_reg_129_reg[2] 
       (.C(ap_clk),
        .CE(j_reg_1290),
        .D(j_4_fu_173_p2[2]),
        .Q(j_reg_129_reg[2]),
        .R(j_reg_129));
  FDRE \j_reg_129_reg[3] 
       (.C(ap_clk),
        .CE(j_reg_1290),
        .D(j_4_fu_173_p2[3]),
        .Q(j_reg_129_reg[3]),
        .R(j_reg_129));
  FDRE \j_reg_129_reg[4] 
       (.C(ap_clk),
        .CE(j_reg_1290),
        .D(j_4_fu_173_p2[4]),
        .Q(j_reg_129_reg[4]),
        .R(j_reg_129));
  FDRE \j_reg_129_reg[5] 
       (.C(ap_clk),
        .CE(j_reg_1290),
        .D(j_4_fu_173_p2[5]),
        .Q(j_reg_129_reg[5]),
        .R(j_reg_129));
  FDRE \j_reg_129_reg[6] 
       (.C(ap_clk),
        .CE(j_reg_1290),
        .D(\j_reg_129[6]_i_1_n_4 ),
        .Q(j_reg_129_reg[6]),
        .R(j_reg_129));
  FDRE \j_reg_129_reg[7] 
       (.C(ap_clk),
        .CE(j_reg_1290),
        .D(\j_reg_129[7]_i_1_n_4 ),
        .Q(j_reg_129_reg[7]),
        .R(j_reg_129));
  FDRE \j_reg_129_reg[8] 
       (.C(ap_clk),
        .CE(j_reg_1290),
        .D(\j_reg_129[8]_i_1_n_4 ),
        .Q(j_reg_129_reg[8]),
        .R(j_reg_129));
  FDRE \j_reg_129_reg[9] 
       (.C(ap_clk),
        .CE(j_reg_1290),
        .D(j_4_fu_173_p2[9]),
        .Q(j_reg_129_reg[9]),
        .R(j_reg_129));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both_37 regslice_both_video_out_V_data_V_U
       (.\B_V_data_1_payload_B_reg[23]_0 (Q),
        .B_V_data_1_sel_wr_reg_0(\icmp_ln190_reg_194_reg_n_4_[0] ),
        .\B_V_data_1_state_reg[0]_0 (\B_V_data_1_state_reg[0] ),
        .\B_V_data_1_state_reg[1]_0 (\B_V_data_1_state_reg[1] ),
        .D(ap_NS_fsm),
        .E(E),
        .Loop_loop_height_proc1921_U0_ap_start(Loop_loop_height_proc1921_U0_ap_start),
        .Q({ap_CS_fsm_state6,ap_CS_fsm_pp0_stage0,ap_CS_fsm_state2,\ap_CS_fsm_reg_n_4_[0] }),
        .SR(j_reg_129),
        .\ap_CS_fsm_reg[1] (i_2_reg_1890),
        .\ap_CS_fsm_reg[2] (regslice_both_video_out_V_data_V_U_n_14),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(regslice_both_video_out_V_data_V_U_n_5),
        .ap_enable_reg_pp0_iter0_reg_0(j_reg_1290),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter1_reg(regslice_both_video_out_V_data_V_U_n_6),
        .ap_enable_reg_pp0_iter2_reg(ap_enable_reg_pp0_iter2_reg_n_4),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .icmp_ln190_fu_167_p2(icmp_ln190_fu_167_p2),
        .icmp_ln190_reg_1940(icmp_ln190_reg_1940),
        .icmp_ln190_reg_194_pp0_iter1_reg(icmp_ln190_reg_194_pp0_iter1_reg),
        .\icmp_ln190_reg_194_reg[0] (B_V_data_1_sel_wr01_out),
        .img_out_data_empty_n(img_out_data_empty_n),
        .internal_empty_n_reg(internal_empty_n_reg),
        .\j_reg_129_reg[0] (\ap_CS_fsm[2]_i_3__1_n_4 ),
        .overlyOnMat_1080_1920_U0_ap_start(overlyOnMat_1080_1920_U0_ap_start),
        .sof_2_reg_140(sof_2_reg_140),
        .\sof_2_reg_140_reg[0] (regslice_both_video_out_V_data_V_U_n_7),
        .sof_reg_104(sof_reg_104),
        .start_for_Loop_loop_height_proc1921_U0_full_n(start_for_Loop_loop_height_proc1921_U0_full_n),
        .start_once_reg(start_once_reg),
        .\tmp_last_V_reg_203_reg[0] (regslice_both_video_out_V_data_V_U_n_15),
        .\tmp_last_V_reg_203_reg[0]_0 (\tmp_last_V_reg_203_reg_n_4_[0] ),
        .\tmp_last_V_reg_203_reg[0]_1 (\tmp_last_V_reg_203[0]_i_2_n_4 ),
        .\tmp_last_V_reg_203_reg[0]_2 (j_reg_129_reg[8:7]),
        .\tmp_last_V_reg_203_reg[0]_3 (\tmp_last_V_reg_203[0]_i_3_n_4 ),
        .video_out_TDATA(video_out_TDATA),
        .video_out_TREADY(video_out_TREADY));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized1_38 regslice_both_video_out_V_last_V_U
       (.\B_V_data_1_payload_A_reg[0]_0 (\tmp_last_V_reg_203_reg_n_4_[0] ),
        .\B_V_data_1_state_reg[1]_0 (B_V_data_1_sel_wr01_out),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .video_out_TLAST(video_out_TLAST),
        .video_out_TREADY(video_out_TREADY));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized1_39 regslice_both_video_out_V_user_V_U
       (.\B_V_data_1_payload_A_reg[0]_0 (ap_enable_reg_pp0_iter2_reg_n_4),
        .\B_V_data_1_state_reg[1]_0 (B_V_data_1_sel_wr01_out),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .icmp_ln190_reg_194_pp0_iter1_reg(icmp_ln190_reg_194_pp0_iter1_reg),
        .sof_2_reg_140(sof_2_reg_140),
        .video_out_TREADY(video_out_TREADY),
        .video_out_TUSER(video_out_TUSER));
  FDRE \sof_2_reg_140_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_video_out_V_data_V_U_n_7),
        .Q(sof_2_reg_140),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h00EA)) 
    \sof_reg_104[0]_i_1 
       (.I0(sof_reg_104),
        .I1(Loop_loop_height_proc1921_U0_ap_start),
        .I2(\ap_CS_fsm_reg_n_4_[0] ),
        .I3(ap_CS_fsm_state6),
        .O(\sof_reg_104[0]_i_1_n_4 ));
  FDRE \sof_reg_104_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sof_reg_104[0]_i_1_n_4 ),
        .Q(sof_reg_104),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \tmp_last_V_reg_203[0]_i_2 
       (.I0(j_reg_129_reg[9]),
        .I1(j_reg_129_reg[10]),
        .O(\tmp_last_V_reg_203[0]_i_2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \tmp_last_V_reg_203[0]_i_3 
       (.I0(\j_reg_129[10]_i_5_n_4 ),
        .I1(j_reg_129_reg[6]),
        .O(\tmp_last_V_reg_203[0]_i_3_n_4 ));
  FDRE \tmp_last_V_reg_203_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_video_out_V_data_V_U_n_15),
        .Q(\tmp_last_V_reg_203_reg_n_4_[0] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_Loop_loop_height_proc20
   (\B_V_data_1_state_reg[1] ,
    start_once_reg,
    Loop_loop_height_proc20_U0_img_in_data_write,
    Q,
    ap_rst_n_inv,
    ap_clk,
    start_for_overlyOnMat_1080_1920_U0_full_n,
    ap_rst_n,
    video_in_TVALID,
    img_in_data_full_n,
    video_in_TUSER,
    video_in_TLAST,
    video_in_TDATA);
  output \B_V_data_1_state_reg[1] ;
  output start_once_reg;
  output Loop_loop_height_proc20_U0_img_in_data_write;
  output [23:0]Q;
  input ap_rst_n_inv;
  input ap_clk;
  input start_for_overlyOnMat_1080_1920_U0_full_n;
  input ap_rst_n;
  input video_in_TVALID;
  input img_in_data_full_n;
  input [0:0]video_in_TUSER;
  input [0:0]video_in_TLAST;
  input [23:0]video_in_TDATA;

  wire B_V_data_1_sel0;
  wire \B_V_data_1_state_reg[1] ;
  wire Loop_loop_height_proc20_U0_img_in_data_write;
  wire [23:0]Q;
  wire ack_out117_out;
  wire \ap_CS_fsm[0]_i_2_n_4 ;
  wire \ap_CS_fsm[0]_i_3_n_4 ;
  wire \ap_CS_fsm[0]_i_4_n_4 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg_n_4_[0] ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state7;
  wire [5:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter1_reg_n_4;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire axi_data_V_reg_2690;
  wire axi_last_V_1_reg_274;
  wire eol_2_reg_158;
  wire \eol_reg_104_reg_n_4_[0] ;
  wire [10:0]i_1_fu_183_p2;
  wire [10:0]i_1_reg_260;
  wire \i_1_reg_260[10]_i_2_n_4 ;
  wire i_reg_93;
  wire \i_reg_93_reg_n_4_[0] ;
  wire \i_reg_93_reg_n_4_[10] ;
  wire \i_reg_93_reg_n_4_[1] ;
  wire \i_reg_93_reg_n_4_[2] ;
  wire \i_reg_93_reg_n_4_[3] ;
  wire \i_reg_93_reg_n_4_[4] ;
  wire \i_reg_93_reg_n_4_[5] ;
  wire \i_reg_93_reg_n_4_[6] ;
  wire \i_reg_93_reg_n_4_[7] ;
  wire \i_reg_93_reg_n_4_[8] ;
  wire \i_reg_93_reg_n_4_[9] ;
  wire icmp_ln122_fu_193_p2;
  wire icmp_ln122_fu_193_p2_carry__0_n_10;
  wire icmp_ln122_fu_193_p2_carry__0_n_11;
  wire icmp_ln122_fu_193_p2_carry__0_n_8;
  wire icmp_ln122_fu_193_p2_carry__0_n_9;
  wire icmp_ln122_fu_193_p2_carry_i_10_n_4;
  wire icmp_ln122_fu_193_p2_carry_i_11_n_4;
  wire icmp_ln122_fu_193_p2_carry_i_1_n_4;
  wire icmp_ln122_fu_193_p2_carry_i_2_n_4;
  wire icmp_ln122_fu_193_p2_carry_i_3_n_4;
  wire icmp_ln122_fu_193_p2_carry_i_4_n_4;
  wire icmp_ln122_fu_193_p2_carry_i_5_n_4;
  wire icmp_ln122_fu_193_p2_carry_i_6_n_4;
  wire icmp_ln122_fu_193_p2_carry_i_7_n_4;
  wire icmp_ln122_fu_193_p2_carry_i_8_n_4;
  wire icmp_ln122_fu_193_p2_carry_i_9_n_4;
  wire icmp_ln122_fu_193_p2_carry_n_10;
  wire icmp_ln122_fu_193_p2_carry_n_11;
  wire icmp_ln122_fu_193_p2_carry_n_4;
  wire icmp_ln122_fu_193_p2_carry_n_5;
  wire icmp_ln122_fu_193_p2_carry_n_6;
  wire icmp_ln122_fu_193_p2_carry_n_7;
  wire icmp_ln122_fu_193_p2_carry_n_8;
  wire icmp_ln122_fu_193_p2_carry_n_9;
  wire icmp_ln122_reg_265;
  wire img_in_data_full_n;
  wire [31:0]j_3_fu_238_p2;
  wire j_3_fu_238_p2_carry__0_n_10;
  wire j_3_fu_238_p2_carry__0_n_11;
  wire j_3_fu_238_p2_carry__0_n_4;
  wire j_3_fu_238_p2_carry__0_n_5;
  wire j_3_fu_238_p2_carry__0_n_6;
  wire j_3_fu_238_p2_carry__0_n_7;
  wire j_3_fu_238_p2_carry__0_n_8;
  wire j_3_fu_238_p2_carry__0_n_9;
  wire j_3_fu_238_p2_carry__1_n_10;
  wire j_3_fu_238_p2_carry__1_n_11;
  wire j_3_fu_238_p2_carry__1_n_4;
  wire j_3_fu_238_p2_carry__1_n_5;
  wire j_3_fu_238_p2_carry__1_n_6;
  wire j_3_fu_238_p2_carry__1_n_7;
  wire j_3_fu_238_p2_carry__1_n_8;
  wire j_3_fu_238_p2_carry__1_n_9;
  wire j_3_fu_238_p2_carry__2_n_10;
  wire j_3_fu_238_p2_carry__2_n_11;
  wire j_3_fu_238_p2_carry__2_n_5;
  wire j_3_fu_238_p2_carry__2_n_6;
  wire j_3_fu_238_p2_carry__2_n_7;
  wire j_3_fu_238_p2_carry__2_n_8;
  wire j_3_fu_238_p2_carry__2_n_9;
  wire j_3_fu_238_p2_carry_n_10;
  wire j_3_fu_238_p2_carry_n_11;
  wire j_3_fu_238_p2_carry_n_4;
  wire j_3_fu_238_p2_carry_n_5;
  wire j_3_fu_238_p2_carry_n_6;
  wire j_3_fu_238_p2_carry_n_7;
  wire j_3_fu_238_p2_carry_n_8;
  wire j_3_fu_238_p2_carry_n_9;
  wire j_reg_116;
  wire \j_reg_116_reg_n_4_[0] ;
  wire \j_reg_116_reg_n_4_[10] ;
  wire \j_reg_116_reg_n_4_[11] ;
  wire \j_reg_116_reg_n_4_[12] ;
  wire \j_reg_116_reg_n_4_[13] ;
  wire \j_reg_116_reg_n_4_[14] ;
  wire \j_reg_116_reg_n_4_[15] ;
  wire \j_reg_116_reg_n_4_[16] ;
  wire \j_reg_116_reg_n_4_[17] ;
  wire \j_reg_116_reg_n_4_[18] ;
  wire \j_reg_116_reg_n_4_[19] ;
  wire \j_reg_116_reg_n_4_[1] ;
  wire \j_reg_116_reg_n_4_[20] ;
  wire \j_reg_116_reg_n_4_[21] ;
  wire \j_reg_116_reg_n_4_[22] ;
  wire \j_reg_116_reg_n_4_[23] ;
  wire \j_reg_116_reg_n_4_[24] ;
  wire \j_reg_116_reg_n_4_[25] ;
  wire \j_reg_116_reg_n_4_[26] ;
  wire \j_reg_116_reg_n_4_[27] ;
  wire \j_reg_116_reg_n_4_[28] ;
  wire \j_reg_116_reg_n_4_[29] ;
  wire \j_reg_116_reg_n_4_[2] ;
  wire \j_reg_116_reg_n_4_[30] ;
  wire \j_reg_116_reg_n_4_[31] ;
  wire \j_reg_116_reg_n_4_[3] ;
  wire \j_reg_116_reg_n_4_[4] ;
  wire \j_reg_116_reg_n_4_[5] ;
  wire \j_reg_116_reg_n_4_[6] ;
  wire \j_reg_116_reg_n_4_[7] ;
  wire \j_reg_116_reg_n_4_[8] ;
  wire \j_reg_116_reg_n_4_[9] ;
  wire or_ln131_fu_219_p2;
  wire or_ln131_reg_279;
  wire or_ln134_reg_283;
  wire p_1_in;
  wire regslice_both_video_in_V_data_V_U_n_11;
  wire regslice_both_video_in_V_data_V_U_n_16;
  wire regslice_both_video_in_V_data_V_U_n_17;
  wire regslice_both_video_in_V_data_V_U_n_18;
  wire regslice_both_video_in_V_data_V_U_n_19;
  wire regslice_both_video_in_V_data_V_U_n_20;
  wire regslice_both_video_in_V_data_V_U_n_21;
  wire regslice_both_video_in_V_data_V_U_n_5;
  wire regslice_both_video_in_V_data_V_U_n_6;
  wire regslice_both_video_in_V_data_V_U_n_7;
  wire regslice_both_video_in_V_last_V_U_n_4;
  wire regslice_both_video_in_V_last_V_U_n_5;
  wire regslice_both_video_in_V_user_V_U_n_4;
  wire regslice_both_video_in_V_user_V_U_n_6;
  wire regslice_both_video_in_V_user_V_U_n_7;
  wire start_for_overlyOnMat_1080_1920_U0_full_n;
  wire [0:0]start_fu_64;
  wire start_once_reg;
  wire start_once_reg_i_1__2_n_4;
  wire [23:0]video_in_TDATA;
  wire [23:0]video_in_TDATA_int_regslice;
  wire [0:0]video_in_TLAST;
  wire [0:0]video_in_TUSER;
  wire video_in_TVALID;
  wire [7:0]NLW_icmp_ln122_fu_193_p2_carry_O_UNCONNECTED;
  wire [7:5]NLW_icmp_ln122_fu_193_p2_carry__0_CO_UNCONNECTED;
  wire [7:0]NLW_icmp_ln122_fu_193_p2_carry__0_O_UNCONNECTED;
  wire [7:7]NLW_j_3_fu_238_p2_carry__2_CO_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT5 #(
    .INIT(32'h888888F8)) 
    \ap_CS_fsm[0]_i_1__2 
       (.I0(ap_CS_fsm_state2),
        .I1(\ap_CS_fsm[0]_i_2_n_4 ),
        .I2(\ap_CS_fsm_reg_n_4_[0] ),
        .I3(start_once_reg),
        .I4(start_for_overlyOnMat_1080_1920_U0_full_n),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT5 #(
    .INIT(32'h00000020)) 
    \ap_CS_fsm[0]_i_2 
       (.I0(\ap_CS_fsm[0]_i_3_n_4 ),
        .I1(\i_reg_93_reg_n_4_[0] ),
        .I2(\i_reg_93_reg_n_4_[4] ),
        .I3(\i_reg_93_reg_n_4_[1] ),
        .I4(\ap_CS_fsm[0]_i_4_n_4 ),
        .O(\ap_CS_fsm[0]_i_2_n_4 ));
  LUT4 #(
    .INIT(16'h4000)) 
    \ap_CS_fsm[0]_i_3 
       (.I0(\i_reg_93_reg_n_4_[2] ),
        .I1(\i_reg_93_reg_n_4_[5] ),
        .I2(\i_reg_93_reg_n_4_[10] ),
        .I3(\i_reg_93_reg_n_4_[3] ),
        .O(\ap_CS_fsm[0]_i_3_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[0]_i_4 
       (.I0(\i_reg_93_reg_n_4_[8] ),
        .I1(\i_reg_93_reg_n_4_[7] ),
        .I2(\i_reg_93_reg_n_4_[9] ),
        .I3(\i_reg_93_reg_n_4_[6] ),
        .O(\ap_CS_fsm[0]_i_4_n_4 ));
  LUT4 #(
    .INIT(16'hFEAA)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(start_once_reg),
        .I2(start_for_overlyOnMat_1080_1920_U0_full_n),
        .I3(\ap_CS_fsm_reg_n_4_[0] ),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[4]_i_1 
       (.I0(ap_CS_fsm_state5),
        .I1(eol_2_reg_158),
        .I2(ap_CS_fsm_state6),
        .O(ap_NS_fsm[4]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[5]_i_1 
       (.I0(eol_2_reg_158),
        .I1(ap_CS_fsm_state6),
        .O(ap_NS_fsm[5]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_4_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state5),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state6),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state7),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_video_in_V_data_V_U_n_11),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_video_in_V_data_V_U_n_6),
        .Q(ap_enable_reg_pp0_iter1_reg_n_4),
        .R(1'b0));
  FDRE \axi_data_V_reg_269_reg[0] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_2690),
        .D(video_in_TDATA_int_regslice[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \axi_data_V_reg_269_reg[10] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_2690),
        .D(video_in_TDATA_int_regslice[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \axi_data_V_reg_269_reg[11] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_2690),
        .D(video_in_TDATA_int_regslice[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \axi_data_V_reg_269_reg[12] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_2690),
        .D(video_in_TDATA_int_regslice[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \axi_data_V_reg_269_reg[13] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_2690),
        .D(video_in_TDATA_int_regslice[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \axi_data_V_reg_269_reg[14] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_2690),
        .D(video_in_TDATA_int_regslice[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \axi_data_V_reg_269_reg[15] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_2690),
        .D(video_in_TDATA_int_regslice[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \axi_data_V_reg_269_reg[16] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_2690),
        .D(video_in_TDATA_int_regslice[16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \axi_data_V_reg_269_reg[17] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_2690),
        .D(video_in_TDATA_int_regslice[17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \axi_data_V_reg_269_reg[18] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_2690),
        .D(video_in_TDATA_int_regslice[18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \axi_data_V_reg_269_reg[19] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_2690),
        .D(video_in_TDATA_int_regslice[19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \axi_data_V_reg_269_reg[1] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_2690),
        .D(video_in_TDATA_int_regslice[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \axi_data_V_reg_269_reg[20] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_2690),
        .D(video_in_TDATA_int_regslice[20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \axi_data_V_reg_269_reg[21] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_2690),
        .D(video_in_TDATA_int_regslice[21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \axi_data_V_reg_269_reg[22] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_2690),
        .D(video_in_TDATA_int_regslice[22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \axi_data_V_reg_269_reg[23] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_2690),
        .D(video_in_TDATA_int_regslice[23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \axi_data_V_reg_269_reg[2] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_2690),
        .D(video_in_TDATA_int_regslice[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \axi_data_V_reg_269_reg[3] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_2690),
        .D(video_in_TDATA_int_regslice[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \axi_data_V_reg_269_reg[4] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_2690),
        .D(video_in_TDATA_int_regslice[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \axi_data_V_reg_269_reg[5] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_2690),
        .D(video_in_TDATA_int_regslice[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \axi_data_V_reg_269_reg[6] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_2690),
        .D(video_in_TDATA_int_regslice[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \axi_data_V_reg_269_reg[7] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_2690),
        .D(video_in_TDATA_int_regslice[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \axi_data_V_reg_269_reg[8] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_2690),
        .D(video_in_TDATA_int_regslice[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \axi_data_V_reg_269_reg[9] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_2690),
        .D(video_in_TDATA_int_regslice[9]),
        .Q(Q[9]),
        .R(1'b0));
  FDRE \axi_last_V_1_reg_274_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_video_in_V_last_V_U_n_5),
        .Q(axi_last_V_1_reg_274),
        .R(1'b0));
  FDRE \eol_2_reg_158_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_video_in_V_last_V_U_n_4),
        .Q(eol_2_reg_158),
        .R(1'b0));
  FDRE \eol_reg_104_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_video_in_V_data_V_U_n_7),
        .Q(\eol_reg_104_reg_n_4_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \i_1_reg_260[0]_i_1 
       (.I0(\i_reg_93_reg_n_4_[0] ),
        .O(i_1_fu_183_p2[0]));
  LUT6 #(
    .INIT(64'hAA6AAAAAAAAAAAAA)) 
    \i_1_reg_260[10]_i_1 
       (.I0(\i_reg_93_reg_n_4_[10] ),
        .I1(\i_reg_93_reg_n_4_[8] ),
        .I2(\i_reg_93_reg_n_4_[7] ),
        .I3(\i_1_reg_260[10]_i_2_n_4 ),
        .I4(\i_reg_93_reg_n_4_[6] ),
        .I5(\i_reg_93_reg_n_4_[9] ),
        .O(i_1_fu_183_p2[10]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \i_1_reg_260[10]_i_2 
       (.I0(\i_reg_93_reg_n_4_[4] ),
        .I1(\i_reg_93_reg_n_4_[2] ),
        .I2(\i_reg_93_reg_n_4_[0] ),
        .I3(\i_reg_93_reg_n_4_[1] ),
        .I4(\i_reg_93_reg_n_4_[3] ),
        .I5(\i_reg_93_reg_n_4_[5] ),
        .O(\i_1_reg_260[10]_i_2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_1_reg_260[1]_i_1 
       (.I0(\i_reg_93_reg_n_4_[0] ),
        .I1(\i_reg_93_reg_n_4_[1] ),
        .O(i_1_fu_183_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_1_reg_260[2]_i_1 
       (.I0(\i_reg_93_reg_n_4_[2] ),
        .I1(\i_reg_93_reg_n_4_[0] ),
        .I2(\i_reg_93_reg_n_4_[1] ),
        .O(i_1_fu_183_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_1_reg_260[3]_i_1 
       (.I0(\i_reg_93_reg_n_4_[3] ),
        .I1(\i_reg_93_reg_n_4_[1] ),
        .I2(\i_reg_93_reg_n_4_[0] ),
        .I3(\i_reg_93_reg_n_4_[2] ),
        .O(i_1_fu_183_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \i_1_reg_260[4]_i_1 
       (.I0(\i_reg_93_reg_n_4_[4] ),
        .I1(\i_reg_93_reg_n_4_[2] ),
        .I2(\i_reg_93_reg_n_4_[0] ),
        .I3(\i_reg_93_reg_n_4_[1] ),
        .I4(\i_reg_93_reg_n_4_[3] ),
        .O(i_1_fu_183_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \i_1_reg_260[5]_i_1 
       (.I0(\i_reg_93_reg_n_4_[5] ),
        .I1(\i_reg_93_reg_n_4_[3] ),
        .I2(\i_reg_93_reg_n_4_[1] ),
        .I3(\i_reg_93_reg_n_4_[0] ),
        .I4(\i_reg_93_reg_n_4_[2] ),
        .I5(\i_reg_93_reg_n_4_[4] ),
        .O(i_1_fu_183_p2[5]));
  LUT2 #(
    .INIT(4'h9)) 
    \i_1_reg_260[6]_i_1 
       (.I0(\i_reg_93_reg_n_4_[6] ),
        .I1(\i_1_reg_260[10]_i_2_n_4 ),
        .O(i_1_fu_183_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \i_1_reg_260[7]_i_1 
       (.I0(\i_reg_93_reg_n_4_[7] ),
        .I1(\i_1_reg_260[10]_i_2_n_4 ),
        .I2(\i_reg_93_reg_n_4_[6] ),
        .O(i_1_fu_183_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \i_1_reg_260[8]_i_1 
       (.I0(\i_reg_93_reg_n_4_[6] ),
        .I1(\i_1_reg_260[10]_i_2_n_4 ),
        .I2(\i_reg_93_reg_n_4_[7] ),
        .I3(\i_reg_93_reg_n_4_[8] ),
        .O(i_1_fu_183_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \i_1_reg_260[9]_i_1 
       (.I0(\i_reg_93_reg_n_4_[9] ),
        .I1(\i_reg_93_reg_n_4_[6] ),
        .I2(\i_1_reg_260[10]_i_2_n_4 ),
        .I3(\i_reg_93_reg_n_4_[7] ),
        .I4(\i_reg_93_reg_n_4_[8] ),
        .O(i_1_fu_183_p2[9]));
  FDRE \i_1_reg_260_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_1_fu_183_p2[0]),
        .Q(i_1_reg_260[0]),
        .R(1'b0));
  FDRE \i_1_reg_260_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_1_fu_183_p2[10]),
        .Q(i_1_reg_260[10]),
        .R(1'b0));
  FDRE \i_1_reg_260_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_1_fu_183_p2[1]),
        .Q(i_1_reg_260[1]),
        .R(1'b0));
  FDRE \i_1_reg_260_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_1_fu_183_p2[2]),
        .Q(i_1_reg_260[2]),
        .R(1'b0));
  FDRE \i_1_reg_260_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_1_fu_183_p2[3]),
        .Q(i_1_reg_260[3]),
        .R(1'b0));
  FDRE \i_1_reg_260_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_1_fu_183_p2[4]),
        .Q(i_1_reg_260[4]),
        .R(1'b0));
  FDRE \i_1_reg_260_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_1_fu_183_p2[5]),
        .Q(i_1_reg_260[5]),
        .R(1'b0));
  FDRE \i_1_reg_260_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_1_fu_183_p2[6]),
        .Q(i_1_reg_260[6]),
        .R(1'b0));
  FDRE \i_1_reg_260_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_1_fu_183_p2[7]),
        .Q(i_1_reg_260[7]),
        .R(1'b0));
  FDRE \i_1_reg_260_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_1_fu_183_p2[8]),
        .Q(i_1_reg_260[8]),
        .R(1'b0));
  FDRE \i_1_reg_260_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_1_fu_183_p2[9]),
        .Q(i_1_reg_260[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h00E0)) 
    \i_reg_93[10]_i_1 
       (.I0(start_once_reg),
        .I1(start_for_overlyOnMat_1080_1920_U0_full_n),
        .I2(\ap_CS_fsm_reg_n_4_[0] ),
        .I3(ap_CS_fsm_state7),
        .O(i_reg_93));
  FDRE \i_reg_93_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_1_reg_260[0]),
        .Q(\i_reg_93_reg_n_4_[0] ),
        .R(i_reg_93));
  FDRE \i_reg_93_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_1_reg_260[10]),
        .Q(\i_reg_93_reg_n_4_[10] ),
        .R(i_reg_93));
  FDRE \i_reg_93_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_1_reg_260[1]),
        .Q(\i_reg_93_reg_n_4_[1] ),
        .R(i_reg_93));
  FDRE \i_reg_93_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_1_reg_260[2]),
        .Q(\i_reg_93_reg_n_4_[2] ),
        .R(i_reg_93));
  FDRE \i_reg_93_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_1_reg_260[3]),
        .Q(\i_reg_93_reg_n_4_[3] ),
        .R(i_reg_93));
  FDRE \i_reg_93_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_1_reg_260[4]),
        .Q(\i_reg_93_reg_n_4_[4] ),
        .R(i_reg_93));
  FDRE \i_reg_93_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_1_reg_260[5]),
        .Q(\i_reg_93_reg_n_4_[5] ),
        .R(i_reg_93));
  FDRE \i_reg_93_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_1_reg_260[6]),
        .Q(\i_reg_93_reg_n_4_[6] ),
        .R(i_reg_93));
  FDRE \i_reg_93_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_1_reg_260[7]),
        .Q(\i_reg_93_reg_n_4_[7] ),
        .R(i_reg_93));
  FDRE \i_reg_93_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_1_reg_260[8]),
        .Q(\i_reg_93_reg_n_4_[8] ),
        .R(i_reg_93));
  FDRE \i_reg_93_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_1_reg_260[9]),
        .Q(\i_reg_93_reg_n_4_[9] ),
        .R(i_reg_93));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 icmp_ln122_fu_193_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({icmp_ln122_fu_193_p2_carry_n_4,icmp_ln122_fu_193_p2_carry_n_5,icmp_ln122_fu_193_p2_carry_n_6,icmp_ln122_fu_193_p2_carry_n_7,icmp_ln122_fu_193_p2_carry_n_8,icmp_ln122_fu_193_p2_carry_n_9,icmp_ln122_fu_193_p2_carry_n_10,icmp_ln122_fu_193_p2_carry_n_11}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,icmp_ln122_fu_193_p2_carry_i_1_n_4,icmp_ln122_fu_193_p2_carry_i_2_n_4,icmp_ln122_fu_193_p2_carry_i_3_n_4}),
        .O(NLW_icmp_ln122_fu_193_p2_carry_O_UNCONNECTED[7:0]),
        .S({icmp_ln122_fu_193_p2_carry_i_4_n_4,icmp_ln122_fu_193_p2_carry_i_5_n_4,icmp_ln122_fu_193_p2_carry_i_6_n_4,icmp_ln122_fu_193_p2_carry_i_7_n_4,icmp_ln122_fu_193_p2_carry_i_8_n_4,icmp_ln122_fu_193_p2_carry_i_9_n_4,icmp_ln122_fu_193_p2_carry_i_10_n_4,icmp_ln122_fu_193_p2_carry_i_11_n_4}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 icmp_ln122_fu_193_p2_carry__0
       (.CI(icmp_ln122_fu_193_p2_carry_n_4),
        .CI_TOP(1'b0),
        .CO({NLW_icmp_ln122_fu_193_p2_carry__0_CO_UNCONNECTED[7:5],icmp_ln122_fu_193_p2,icmp_ln122_fu_193_p2_carry__0_n_8,icmp_ln122_fu_193_p2_carry__0_n_9,icmp_ln122_fu_193_p2_carry__0_n_10,icmp_ln122_fu_193_p2_carry__0_n_11}),
        .DI({1'b0,1'b0,1'b0,\j_reg_116_reg_n_4_[31] ,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln122_fu_193_p2_carry__0_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,regslice_both_video_in_V_data_V_U_n_16,regslice_both_video_in_V_data_V_U_n_17,regslice_both_video_in_V_data_V_U_n_18,regslice_both_video_in_V_data_V_U_n_19,regslice_both_video_in_V_data_V_U_n_20}));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln122_fu_193_p2_carry_i_1
       (.I0(\j_reg_116_reg_n_4_[10] ),
        .I1(\j_reg_116_reg_n_4_[11] ),
        .O(icmp_ln122_fu_193_p2_carry_i_1_n_4));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln122_fu_193_p2_carry_i_10
       (.I0(\j_reg_116_reg_n_4_[8] ),
        .I1(\j_reg_116_reg_n_4_[9] ),
        .O(icmp_ln122_fu_193_p2_carry_i_10_n_4));
  LUT2 #(
    .INIT(4'h2)) 
    icmp_ln122_fu_193_p2_carry_i_11
       (.I0(\j_reg_116_reg_n_4_[7] ),
        .I1(\j_reg_116_reg_n_4_[6] ),
        .O(icmp_ln122_fu_193_p2_carry_i_11_n_4));
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln122_fu_193_p2_carry_i_2
       (.I0(\j_reg_116_reg_n_4_[9] ),
        .I1(\j_reg_116_reg_n_4_[8] ),
        .O(icmp_ln122_fu_193_p2_carry_i_2_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln122_fu_193_p2_carry_i_3
       (.I0(\j_reg_116_reg_n_4_[7] ),
        .O(icmp_ln122_fu_193_p2_carry_i_3_n_4));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln122_fu_193_p2_carry_i_4
       (.I0(\j_reg_116_reg_n_4_[21] ),
        .I1(\j_reg_116_reg_n_4_[20] ),
        .O(icmp_ln122_fu_193_p2_carry_i_4_n_4));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln122_fu_193_p2_carry_i_5
       (.I0(\j_reg_116_reg_n_4_[19] ),
        .I1(\j_reg_116_reg_n_4_[18] ),
        .O(icmp_ln122_fu_193_p2_carry_i_5_n_4));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln122_fu_193_p2_carry_i_6
       (.I0(\j_reg_116_reg_n_4_[17] ),
        .I1(\j_reg_116_reg_n_4_[16] ),
        .O(icmp_ln122_fu_193_p2_carry_i_6_n_4));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln122_fu_193_p2_carry_i_7
       (.I0(\j_reg_116_reg_n_4_[15] ),
        .I1(\j_reg_116_reg_n_4_[14] ),
        .O(icmp_ln122_fu_193_p2_carry_i_7_n_4));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln122_fu_193_p2_carry_i_8
       (.I0(\j_reg_116_reg_n_4_[13] ),
        .I1(\j_reg_116_reg_n_4_[12] ),
        .O(icmp_ln122_fu_193_p2_carry_i_8_n_4));
  LUT2 #(
    .INIT(4'h2)) 
    icmp_ln122_fu_193_p2_carry_i_9
       (.I0(\j_reg_116_reg_n_4_[10] ),
        .I1(\j_reg_116_reg_n_4_[11] ),
        .O(icmp_ln122_fu_193_p2_carry_i_9_n_4));
  FDRE \icmp_ln122_reg_265_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_video_in_V_data_V_U_n_21),
        .Q(icmp_ln122_reg_265),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 j_3_fu_238_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({j_3_fu_238_p2_carry_n_4,j_3_fu_238_p2_carry_n_5,j_3_fu_238_p2_carry_n_6,j_3_fu_238_p2_carry_n_7,j_3_fu_238_p2_carry_n_8,j_3_fu_238_p2_carry_n_9,j_3_fu_238_p2_carry_n_10,j_3_fu_238_p2_carry_n_11}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\j_reg_116_reg_n_4_[0] }),
        .O(j_3_fu_238_p2[7:0]),
        .S({\j_reg_116_reg_n_4_[7] ,\j_reg_116_reg_n_4_[6] ,\j_reg_116_reg_n_4_[5] ,\j_reg_116_reg_n_4_[4] ,\j_reg_116_reg_n_4_[3] ,\j_reg_116_reg_n_4_[2] ,\j_reg_116_reg_n_4_[1] ,regslice_both_video_in_V_user_V_U_n_6}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 j_3_fu_238_p2_carry__0
       (.CI(j_3_fu_238_p2_carry_n_4),
        .CI_TOP(1'b0),
        .CO({j_3_fu_238_p2_carry__0_n_4,j_3_fu_238_p2_carry__0_n_5,j_3_fu_238_p2_carry__0_n_6,j_3_fu_238_p2_carry__0_n_7,j_3_fu_238_p2_carry__0_n_8,j_3_fu_238_p2_carry__0_n_9,j_3_fu_238_p2_carry__0_n_10,j_3_fu_238_p2_carry__0_n_11}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(j_3_fu_238_p2[15:8]),
        .S({\j_reg_116_reg_n_4_[15] ,\j_reg_116_reg_n_4_[14] ,\j_reg_116_reg_n_4_[13] ,\j_reg_116_reg_n_4_[12] ,\j_reg_116_reg_n_4_[11] ,\j_reg_116_reg_n_4_[10] ,\j_reg_116_reg_n_4_[9] ,\j_reg_116_reg_n_4_[8] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 j_3_fu_238_p2_carry__1
       (.CI(j_3_fu_238_p2_carry__0_n_4),
        .CI_TOP(1'b0),
        .CO({j_3_fu_238_p2_carry__1_n_4,j_3_fu_238_p2_carry__1_n_5,j_3_fu_238_p2_carry__1_n_6,j_3_fu_238_p2_carry__1_n_7,j_3_fu_238_p2_carry__1_n_8,j_3_fu_238_p2_carry__1_n_9,j_3_fu_238_p2_carry__1_n_10,j_3_fu_238_p2_carry__1_n_11}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(j_3_fu_238_p2[23:16]),
        .S({\j_reg_116_reg_n_4_[23] ,\j_reg_116_reg_n_4_[22] ,\j_reg_116_reg_n_4_[21] ,\j_reg_116_reg_n_4_[20] ,\j_reg_116_reg_n_4_[19] ,\j_reg_116_reg_n_4_[18] ,\j_reg_116_reg_n_4_[17] ,\j_reg_116_reg_n_4_[16] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 j_3_fu_238_p2_carry__2
       (.CI(j_3_fu_238_p2_carry__1_n_4),
        .CI_TOP(1'b0),
        .CO({NLW_j_3_fu_238_p2_carry__2_CO_UNCONNECTED[7],j_3_fu_238_p2_carry__2_n_5,j_3_fu_238_p2_carry__2_n_6,j_3_fu_238_p2_carry__2_n_7,j_3_fu_238_p2_carry__2_n_8,j_3_fu_238_p2_carry__2_n_9,j_3_fu_238_p2_carry__2_n_10,j_3_fu_238_p2_carry__2_n_11}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(j_3_fu_238_p2[31:24]),
        .S({\j_reg_116_reg_n_4_[31] ,\j_reg_116_reg_n_4_[30] ,\j_reg_116_reg_n_4_[29] ,\j_reg_116_reg_n_4_[28] ,\j_reg_116_reg_n_4_[27] ,\j_reg_116_reg_n_4_[26] ,\j_reg_116_reg_n_4_[25] ,\j_reg_116_reg_n_4_[24] }));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \j_reg_116[31]_i_3 
       (.I0(ap_CS_fsm_state2),
        .I1(\ap_CS_fsm[0]_i_2_n_4 ),
        .O(p_1_in));
  FDRE \j_reg_116_reg[0] 
       (.C(ap_clk),
        .CE(ack_out117_out),
        .D(j_3_fu_238_p2[0]),
        .Q(\j_reg_116_reg_n_4_[0] ),
        .R(j_reg_116));
  FDRE \j_reg_116_reg[10] 
       (.C(ap_clk),
        .CE(ack_out117_out),
        .D(j_3_fu_238_p2[10]),
        .Q(\j_reg_116_reg_n_4_[10] ),
        .R(j_reg_116));
  FDRE \j_reg_116_reg[11] 
       (.C(ap_clk),
        .CE(ack_out117_out),
        .D(j_3_fu_238_p2[11]),
        .Q(\j_reg_116_reg_n_4_[11] ),
        .R(j_reg_116));
  FDRE \j_reg_116_reg[12] 
       (.C(ap_clk),
        .CE(ack_out117_out),
        .D(j_3_fu_238_p2[12]),
        .Q(\j_reg_116_reg_n_4_[12] ),
        .R(j_reg_116));
  FDRE \j_reg_116_reg[13] 
       (.C(ap_clk),
        .CE(ack_out117_out),
        .D(j_3_fu_238_p2[13]),
        .Q(\j_reg_116_reg_n_4_[13] ),
        .R(j_reg_116));
  FDRE \j_reg_116_reg[14] 
       (.C(ap_clk),
        .CE(ack_out117_out),
        .D(j_3_fu_238_p2[14]),
        .Q(\j_reg_116_reg_n_4_[14] ),
        .R(j_reg_116));
  FDRE \j_reg_116_reg[15] 
       (.C(ap_clk),
        .CE(ack_out117_out),
        .D(j_3_fu_238_p2[15]),
        .Q(\j_reg_116_reg_n_4_[15] ),
        .R(j_reg_116));
  FDRE \j_reg_116_reg[16] 
       (.C(ap_clk),
        .CE(ack_out117_out),
        .D(j_3_fu_238_p2[16]),
        .Q(\j_reg_116_reg_n_4_[16] ),
        .R(j_reg_116));
  FDRE \j_reg_116_reg[17] 
       (.C(ap_clk),
        .CE(ack_out117_out),
        .D(j_3_fu_238_p2[17]),
        .Q(\j_reg_116_reg_n_4_[17] ),
        .R(j_reg_116));
  FDRE \j_reg_116_reg[18] 
       (.C(ap_clk),
        .CE(ack_out117_out),
        .D(j_3_fu_238_p2[18]),
        .Q(\j_reg_116_reg_n_4_[18] ),
        .R(j_reg_116));
  FDRE \j_reg_116_reg[19] 
       (.C(ap_clk),
        .CE(ack_out117_out),
        .D(j_3_fu_238_p2[19]),
        .Q(\j_reg_116_reg_n_4_[19] ),
        .R(j_reg_116));
  FDRE \j_reg_116_reg[1] 
       (.C(ap_clk),
        .CE(ack_out117_out),
        .D(j_3_fu_238_p2[1]),
        .Q(\j_reg_116_reg_n_4_[1] ),
        .R(j_reg_116));
  FDRE \j_reg_116_reg[20] 
       (.C(ap_clk),
        .CE(ack_out117_out),
        .D(j_3_fu_238_p2[20]),
        .Q(\j_reg_116_reg_n_4_[20] ),
        .R(j_reg_116));
  FDRE \j_reg_116_reg[21] 
       (.C(ap_clk),
        .CE(ack_out117_out),
        .D(j_3_fu_238_p2[21]),
        .Q(\j_reg_116_reg_n_4_[21] ),
        .R(j_reg_116));
  FDRE \j_reg_116_reg[22] 
       (.C(ap_clk),
        .CE(ack_out117_out),
        .D(j_3_fu_238_p2[22]),
        .Q(\j_reg_116_reg_n_4_[22] ),
        .R(j_reg_116));
  FDRE \j_reg_116_reg[23] 
       (.C(ap_clk),
        .CE(ack_out117_out),
        .D(j_3_fu_238_p2[23]),
        .Q(\j_reg_116_reg_n_4_[23] ),
        .R(j_reg_116));
  FDRE \j_reg_116_reg[24] 
       (.C(ap_clk),
        .CE(ack_out117_out),
        .D(j_3_fu_238_p2[24]),
        .Q(\j_reg_116_reg_n_4_[24] ),
        .R(j_reg_116));
  FDRE \j_reg_116_reg[25] 
       (.C(ap_clk),
        .CE(ack_out117_out),
        .D(j_3_fu_238_p2[25]),
        .Q(\j_reg_116_reg_n_4_[25] ),
        .R(j_reg_116));
  FDRE \j_reg_116_reg[26] 
       (.C(ap_clk),
        .CE(ack_out117_out),
        .D(j_3_fu_238_p2[26]),
        .Q(\j_reg_116_reg_n_4_[26] ),
        .R(j_reg_116));
  FDRE \j_reg_116_reg[27] 
       (.C(ap_clk),
        .CE(ack_out117_out),
        .D(j_3_fu_238_p2[27]),
        .Q(\j_reg_116_reg_n_4_[27] ),
        .R(j_reg_116));
  FDRE \j_reg_116_reg[28] 
       (.C(ap_clk),
        .CE(ack_out117_out),
        .D(j_3_fu_238_p2[28]),
        .Q(\j_reg_116_reg_n_4_[28] ),
        .R(j_reg_116));
  FDRE \j_reg_116_reg[29] 
       (.C(ap_clk),
        .CE(ack_out117_out),
        .D(j_3_fu_238_p2[29]),
        .Q(\j_reg_116_reg_n_4_[29] ),
        .R(j_reg_116));
  FDRE \j_reg_116_reg[2] 
       (.C(ap_clk),
        .CE(ack_out117_out),
        .D(j_3_fu_238_p2[2]),
        .Q(\j_reg_116_reg_n_4_[2] ),
        .R(j_reg_116));
  FDRE \j_reg_116_reg[30] 
       (.C(ap_clk),
        .CE(ack_out117_out),
        .D(j_3_fu_238_p2[30]),
        .Q(\j_reg_116_reg_n_4_[30] ),
        .R(j_reg_116));
  FDRE \j_reg_116_reg[31] 
       (.C(ap_clk),
        .CE(ack_out117_out),
        .D(j_3_fu_238_p2[31]),
        .Q(\j_reg_116_reg_n_4_[31] ),
        .R(j_reg_116));
  FDRE \j_reg_116_reg[3] 
       (.C(ap_clk),
        .CE(ack_out117_out),
        .D(j_3_fu_238_p2[3]),
        .Q(\j_reg_116_reg_n_4_[3] ),
        .R(j_reg_116));
  FDRE \j_reg_116_reg[4] 
       (.C(ap_clk),
        .CE(ack_out117_out),
        .D(j_3_fu_238_p2[4]),
        .Q(\j_reg_116_reg_n_4_[4] ),
        .R(j_reg_116));
  FDRE \j_reg_116_reg[5] 
       (.C(ap_clk),
        .CE(ack_out117_out),
        .D(j_3_fu_238_p2[5]),
        .Q(\j_reg_116_reg_n_4_[5] ),
        .R(j_reg_116));
  FDRE \j_reg_116_reg[6] 
       (.C(ap_clk),
        .CE(ack_out117_out),
        .D(j_3_fu_238_p2[6]),
        .Q(\j_reg_116_reg_n_4_[6] ),
        .R(j_reg_116));
  FDRE \j_reg_116_reg[7] 
       (.C(ap_clk),
        .CE(ack_out117_out),
        .D(j_3_fu_238_p2[7]),
        .Q(\j_reg_116_reg_n_4_[7] ),
        .R(j_reg_116));
  FDRE \j_reg_116_reg[8] 
       (.C(ap_clk),
        .CE(ack_out117_out),
        .D(j_3_fu_238_p2[8]),
        .Q(\j_reg_116_reg_n_4_[8] ),
        .R(j_reg_116));
  FDRE \j_reg_116_reg[9] 
       (.C(ap_clk),
        .CE(ack_out117_out),
        .D(j_3_fu_238_p2[9]),
        .Q(\j_reg_116_reg_n_4_[9] ),
        .R(j_reg_116));
  FDRE \or_ln131_reg_279_reg[0] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_2690),
        .D(or_ln131_fu_219_p2),
        .Q(or_ln131_reg_279),
        .R(1'b0));
  FDRE \or_ln134_reg_283_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_video_in_V_user_V_U_n_7),
        .Q(or_ln134_reg_283),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both regslice_both_video_in_V_data_V_U
       (.\B_V_data_1_payload_B_reg[23]_0 (video_in_TDATA_int_regslice),
        .B_V_data_1_sel0(B_V_data_1_sel0),
        .\B_V_data_1_state_reg[0]_0 (regslice_both_video_in_V_data_V_U_n_5),
        .\B_V_data_1_state_reg[1]_0 (\B_V_data_1_state_reg[1] ),
        .CO(icmp_ln122_fu_193_p2),
        .D(ap_NS_fsm[3:2]),
        .E(axi_data_V_reg_2690),
        .Loop_loop_height_proc20_U0_img_in_data_write(Loop_loop_height_proc20_U0_img_in_data_write),
        .Q({ap_CS_fsm_state6,ap_CS_fsm_pp0_stage0}),
        .S({regslice_both_video_in_V_data_V_U_n_16,regslice_both_video_in_V_data_V_U_n_17,regslice_both_video_in_V_data_V_U_n_18,regslice_both_video_in_V_data_V_U_n_19,regslice_both_video_in_V_data_V_U_n_20}),
        .SR(j_reg_116),
        .ack_out117_out(ack_out117_out),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter1_reg_n_4),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(regslice_both_video_in_V_data_V_U_n_6),
        .ap_rst_n_1(regslice_both_video_in_V_data_V_U_n_11),
        .ap_rst_n_inv(ap_rst_n_inv),
        .axi_last_V_1_reg_274(axi_last_V_1_reg_274),
        .eol_2_reg_158(eol_2_reg_158),
        .\eol_reg_104_reg[0] (regslice_both_video_in_V_data_V_U_n_7),
        .\eol_reg_104_reg[0]_0 (\eol_reg_104_reg_n_4_[0] ),
        .icmp_ln122_fu_193_p2_carry__0({\j_reg_116_reg_n_4_[31] ,\j_reg_116_reg_n_4_[30] ,\j_reg_116_reg_n_4_[29] ,\j_reg_116_reg_n_4_[28] ,\j_reg_116_reg_n_4_[27] ,\j_reg_116_reg_n_4_[26] ,\j_reg_116_reg_n_4_[25] ,\j_reg_116_reg_n_4_[24] ,\j_reg_116_reg_n_4_[23] ,\j_reg_116_reg_n_4_[22] }),
        .icmp_ln122_reg_265(icmp_ln122_reg_265),
        .\icmp_ln122_reg_265_reg[0] (regslice_both_video_in_V_data_V_U_n_21),
        .img_in_data_full_n(img_in_data_full_n),
        .or_ln131_reg_279(or_ln131_reg_279),
        .or_ln134_reg_283(or_ln134_reg_283),
        .p_1_in(p_1_in),
        .video_in_TDATA(video_in_TDATA),
        .video_in_TVALID(video_in_TVALID));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized1 regslice_both_video_in_V_last_V_U
       (.\B_V_data_1_payload_B_reg[0]_0 (regslice_both_video_in_V_last_V_U_n_5),
        .B_V_data_1_sel0(B_V_data_1_sel0),
        .Q({ap_CS_fsm_state6,ap_CS_fsm_state5}),
        .ack_out117_out(ack_out117_out),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .axi_last_V_1_reg_274(axi_last_V_1_reg_274),
        .eol_2_reg_158(eol_2_reg_158),
        .\eol_2_reg_158_reg[0] (\eol_reg_104_reg_n_4_[0] ),
        .\eol_2_reg_158_reg[0]_0 (regslice_both_video_in_V_data_V_U_n_5),
        .\eol_reg_104_reg[0] (regslice_both_video_in_V_last_V_U_n_4),
        .video_in_TLAST(video_in_TLAST),
        .video_in_TVALID(video_in_TVALID));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized1_36 regslice_both_video_in_V_user_V_U
       (.B_V_data_1_sel0(B_V_data_1_sel0),
        .B_V_data_1_sel_rd_reg_0(regslice_both_video_in_V_data_V_U_n_5),
        .CO(icmp_ln122_fu_193_p2),
        .E(axi_data_V_reg_2690),
        .Q({ap_CS_fsm_state6,\ap_CS_fsm_reg_n_4_[0] }),
        .S(regslice_both_video_in_V_user_V_U_n_6),
        .ack_out117_out(ack_out117_out),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .eol_2_reg_158(eol_2_reg_158),
        .\j_reg_116_reg[7] (\j_reg_116_reg_n_4_[0] ),
        .or_ln131_fu_219_p2(or_ln131_fu_219_p2),
        .or_ln134_reg_283(or_ln134_reg_283),
        .start_for_overlyOnMat_1080_1920_U0_full_n(start_for_overlyOnMat_1080_1920_U0_full_n),
        .start_fu_64(start_fu_64),
        .\start_fu_64_reg[0] (regslice_both_video_in_V_user_V_U_n_4),
        .\start_fu_64_reg[0]_0 (regslice_both_video_in_V_user_V_U_n_7),
        .\start_fu_64_reg[0]_1 (start_once_reg),
        .video_in_TUSER(video_in_TUSER),
        .video_in_TVALID(video_in_TVALID));
  FDRE \start_fu_64_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_video_in_V_user_V_U_n_4),
        .Q(start_fu_64),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h7770)) 
    start_once_reg_i_1__2
       (.I0(ap_CS_fsm_state2),
        .I1(\ap_CS_fsm[0]_i_2_n_4 ),
        .I2(start_for_overlyOnMat_1080_1920_U0_full_n),
        .I3(start_once_reg),
        .O(start_once_reg_i_1__2_n_4));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1__2_n_4),
        .Q(start_once_reg),
        .R(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_fifo_w11_d2_S
   (Loop_loop_height_proc17_U0_ap_start,
    internal_full_n_reg_0,
    SR,
    p_1_in,
    D,
    ap_clk,
    ap_done_reg,
    shiftReg_ce,
    ap_rst_n,
    ack_out114_out,
    overlay_w_c95_empty_n,
    Q,
    \ap_CS_fsm[0]_i_2__0 ,
    ap_rst_n_inv,
    \SRL_SIG_reg[0][10] );
  output Loop_loop_height_proc17_U0_ap_start;
  output internal_full_n_reg_0;
  output [0:0]SR;
  output p_1_in;
  output [0:0]D;
  input ap_clk;
  input ap_done_reg;
  input shiftReg_ce;
  input ap_rst_n;
  input ack_out114_out;
  input overlay_w_c95_empty_n;
  input [1:0]Q;
  input [10:0]\ap_CS_fsm[0]_i_2__0 ;
  input ap_rst_n_inv;
  input [10:0]\SRL_SIG_reg[0][10] ;

  wire Block_split90_proc_U0_ap_continue;
  wire [0:0]D;
  wire Loop_loop_height_proc17_U0_ap_start;
  wire [1:0]Q;
  wire [0:0]SR;
  wire [10:0]\SRL_SIG_reg[0][10] ;
  wire U_overlaystream_fifo_w11_d2_S_ram_n_4;
  wire U_overlaystream_fifo_w11_d2_S_ram_n_5;
  wire U_overlaystream_fifo_w11_d2_S_ram_n_6;
  wire U_overlaystream_fifo_w11_d2_S_ram_n_7;
  wire ack_out114_out;
  wire [10:0]\ap_CS_fsm[0]_i_2__0 ;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire internal_full_n_i_2__1_n_4;
  wire internal_full_n_reg_0;
  wire \mOutPtr[0]_i_1__11_n_4 ;
  wire \mOutPtr_reg_n_4_[0] ;
  wire \mOutPtr_reg_n_4_[1] ;
  wire overlay_w_c95_empty_n;
  wire p_1_in;
  wire shiftReg_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_fifo_w11_d2_S_shiftReg U_overlaystream_fifo_w11_d2_S_ram
       (.Block_split90_proc_U0_ap_continue(Block_split90_proc_U0_ap_continue),
        .D(U_overlaystream_fifo_w11_d2_S_ram_n_7),
        .E(U_overlaystream_fifo_w11_d2_S_ram_n_4),
        .Q({\mOutPtr_reg_n_4_[1] ,\mOutPtr_reg_n_4_[0] }),
        .SR(SR),
        .\SRL_SIG_reg[0][10]_0 (\SRL_SIG_reg[0][10] ),
        .ack_out114_out(ack_out114_out),
        .\ap_CS_fsm[0]_i_2__0_0 (\ap_CS_fsm[0]_i_2__0 ),
        .\ap_CS_fsm_reg[0] (Loop_loop_height_proc17_U0_ap_start),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n(ap_rst_n),
        .internal_empty_n_reg(D),
        .internal_full_n_reg(U_overlaystream_fifo_w11_d2_S_ram_n_5),
        .internal_full_n_reg_0(internal_full_n_i_2__1_n_4),
        .\j_reg_144_reg[31] (Q),
        .\mOutPtr_reg[1] (U_overlaystream_fifo_w11_d2_S_ram_n_6),
        .overlay_w_c95_empty_n(overlay_w_c95_empty_n),
        .p_1_in(p_1_in),
        .shiftReg_ce(shiftReg_ce));
  LUT4 #(
    .INIT(16'h4440)) 
    ap_done_reg_i_1
       (.I0(Block_split90_proc_U0_ap_continue),
        .I1(ap_rst_n),
        .I2(shiftReg_ce),
        .I3(ap_done_reg),
        .O(internal_full_n_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_overlaystream_fifo_w11_d2_S_ram_n_6),
        .Q(Loop_loop_height_proc17_U0_ap_start),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT2 #(
    .INIT(4'hE)) 
    internal_full_n_i_2__1
       (.I0(\mOutPtr_reg_n_4_[1] ),
        .I1(\mOutPtr_reg_n_4_[0] ),
        .O(internal_full_n_i_2__1_n_4));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_overlaystream_fifo_w11_d2_S_ram_n_5),
        .Q(Block_split90_proc_U0_ap_continue),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__11 
       (.I0(\mOutPtr_reg_n_4_[0] ),
        .O(\mOutPtr[0]_i_1__11_n_4 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(U_overlaystream_fifo_w11_d2_S_ram_n_4),
        .D(\mOutPtr[0]_i_1__11_n_4 ),
        .Q(\mOutPtr_reg_n_4_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(U_overlaystream_fifo_w11_d2_S_ram_n_4),
        .D(U_overlaystream_fifo_w11_d2_S_ram_n_7),
        .Q(\mOutPtr_reg_n_4_[1] ),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_fifo_w11_d2_S_shiftReg
   (E,
    internal_full_n_reg,
    \mOutPtr_reg[1] ,
    D,
    SR,
    p_1_in,
    internal_empty_n_reg,
    ap_done_reg,
    shiftReg_ce,
    Block_split90_proc_U0_ap_continue,
    \ap_CS_fsm_reg[0] ,
    internal_full_n_reg_0,
    ap_rst_n,
    Q,
    ack_out114_out,
    overlay_w_c95_empty_n,
    \j_reg_144_reg[31] ,
    \ap_CS_fsm[0]_i_2__0_0 ,
    \SRL_SIG_reg[0][10]_0 ,
    ap_clk);
  output [0:0]E;
  output internal_full_n_reg;
  output \mOutPtr_reg[1] ;
  output [0:0]D;
  output [0:0]SR;
  output p_1_in;
  output [0:0]internal_empty_n_reg;
  input ap_done_reg;
  input shiftReg_ce;
  input Block_split90_proc_U0_ap_continue;
  input \ap_CS_fsm_reg[0] ;
  input internal_full_n_reg_0;
  input ap_rst_n;
  input [1:0]Q;
  input ack_out114_out;
  input overlay_w_c95_empty_n;
  input [1:0]\j_reg_144_reg[31] ;
  input [10:0]\ap_CS_fsm[0]_i_2__0_0 ;
  input [10:0]\SRL_SIG_reg[0][10]_0 ;
  input ap_clk;

  wire Block_split90_proc_U0_ap_continue;
  wire [0:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]SR;
  wire [10:0]\SRL_SIG_reg[0][10]_0 ;
  wire [10:0]\SRL_SIG_reg[0]_1 ;
  wire [10:0]\SRL_SIG_reg[1]_2 ;
  wire ack_out114_out;
  wire [10:0]\ap_CS_fsm[0]_i_2__0_0 ;
  wire \ap_CS_fsm[0]_i_2__0_n_4 ;
  wire \ap_CS_fsm[2]_i_10_n_4 ;
  wire \ap_CS_fsm[2]_i_11_n_4 ;
  wire \ap_CS_fsm[2]_i_12_n_4 ;
  wire \ap_CS_fsm[2]_i_13_n_4 ;
  wire \ap_CS_fsm[2]_i_3_n_4 ;
  wire \ap_CS_fsm[2]_i_4_n_4 ;
  wire \ap_CS_fsm[2]_i_5_n_4 ;
  wire \ap_CS_fsm[2]_i_6_n_4 ;
  wire \ap_CS_fsm[2]_i_7_n_4 ;
  wire \ap_CS_fsm[2]_i_8_n_4 ;
  wire \ap_CS_fsm[2]_i_9_n_4 ;
  wire \ap_CS_fsm_reg[0] ;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n;
  wire [0:0]internal_empty_n_reg;
  wire internal_full_n_reg;
  wire internal_full_n_reg_0;
  wire [1:0]\j_reg_144_reg[31] ;
  wire \mOutPtr_reg[1] ;
  wire overlay_w_c95_empty_n;
  wire p_1_in;
  wire shiftReg_ce;
  wire shiftReg_ce_0;

  LUT3 #(
    .INIT(8'hA8)) 
    \SRL_SIG[0][10]_i_1 
       (.I0(Block_split90_proc_U0_ap_continue),
        .I1(shiftReg_ce),
        .I2(ap_done_reg),
        .O(shiftReg_ce_0));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][10]_0 [0]),
        .Q(\SRL_SIG_reg[0]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][10]_0 [10]),
        .Q(\SRL_SIG_reg[0]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][10]_0 [1]),
        .Q(\SRL_SIG_reg[0]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][10]_0 [2]),
        .Q(\SRL_SIG_reg[0]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][10]_0 [3]),
        .Q(\SRL_SIG_reg[0]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][10]_0 [4]),
        .Q(\SRL_SIG_reg[0]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][10]_0 [5]),
        .Q(\SRL_SIG_reg[0]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][10]_0 [6]),
        .Q(\SRL_SIG_reg[0]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][10]_0 [7]),
        .Q(\SRL_SIG_reg[0]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][10]_0 [8]),
        .Q(\SRL_SIG_reg[0]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][10]_0 [9]),
        .Q(\SRL_SIG_reg[0]_1 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [0]),
        .Q(\SRL_SIG_reg[1]_2 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [10]),
        .Q(\SRL_SIG_reg[1]_2 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [1]),
        .Q(\SRL_SIG_reg[1]_2 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [2]),
        .Q(\SRL_SIG_reg[1]_2 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [3]),
        .Q(\SRL_SIG_reg[1]_2 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [4]),
        .Q(\SRL_SIG_reg[1]_2 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [5]),
        .Q(\SRL_SIG_reg[1]_2 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [6]),
        .Q(\SRL_SIG_reg[1]_2 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [7]),
        .Q(\SRL_SIG_reg[1]_2 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [8]),
        .Q(\SRL_SIG_reg[1]_2 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [9]),
        .Q(\SRL_SIG_reg[1]_2 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h7F55)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(\ap_CS_fsm[0]_i_2__0_n_4 ),
        .I1(\ap_CS_fsm_reg[0] ),
        .I2(overlay_w_c95_empty_n),
        .I3(\j_reg_144_reg[31] [0]),
        .O(internal_empty_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \ap_CS_fsm[0]_i_2__0 
       (.I0(\ap_CS_fsm[2]_i_3_n_4 ),
        .I1(\ap_CS_fsm[2]_i_4_n_4 ),
        .I2(\ap_CS_fsm[2]_i_5_n_4 ),
        .I3(\ap_CS_fsm[2]_i_6_n_4 ),
        .I4(\j_reg_144_reg[31] [1]),
        .O(\ap_CS_fsm[0]_i_2__0_n_4 ));
  LUT5 #(
    .INIT(32'h5565AA6A)) 
    \ap_CS_fsm[2]_i_10 
       (.I0(\ap_CS_fsm[0]_i_2__0_0 [9]),
        .I1(\SRL_SIG_reg[1]_2 [9]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\SRL_SIG_reg[0]_1 [9]),
        .O(\ap_CS_fsm[2]_i_10_n_4 ));
  LUT5 #(
    .INIT(32'h5565AA6A)) 
    \ap_CS_fsm[2]_i_11 
       (.I0(\ap_CS_fsm[0]_i_2__0_0 [7]),
        .I1(\SRL_SIG_reg[1]_2 [7]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\SRL_SIG_reg[0]_1 [7]),
        .O(\ap_CS_fsm[2]_i_11_n_4 ));
  LUT5 #(
    .INIT(32'h5565AA6A)) 
    \ap_CS_fsm[2]_i_12 
       (.I0(\ap_CS_fsm[0]_i_2__0_0 [2]),
        .I1(\SRL_SIG_reg[1]_2 [2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\SRL_SIG_reg[0]_1 [2]),
        .O(\ap_CS_fsm[2]_i_12_n_4 ));
  LUT5 #(
    .INIT(32'h5565AA6A)) 
    \ap_CS_fsm[2]_i_13 
       (.I0(\ap_CS_fsm[0]_i_2__0_0 [3]),
        .I1(\SRL_SIG_reg[1]_2 [3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\SRL_SIG_reg[0]_1 [3]),
        .O(\ap_CS_fsm[2]_i_13_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    \ap_CS_fsm[2]_i_2 
       (.I0(\j_reg_144_reg[31] [1]),
        .I1(\ap_CS_fsm[2]_i_3_n_4 ),
        .I2(\ap_CS_fsm[2]_i_4_n_4 ),
        .I3(\ap_CS_fsm[2]_i_5_n_4 ),
        .I4(\ap_CS_fsm[2]_i_6_n_4 ),
        .O(p_1_in));
  LUT6 #(
    .INIT(64'hFFFFFFFF4575BA8A)) 
    \ap_CS_fsm[2]_i_3 
       (.I0(\SRL_SIG_reg[0]_1 [6]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_2 [6]),
        .I4(\ap_CS_fsm[0]_i_2__0_0 [6]),
        .I5(\ap_CS_fsm[2]_i_7_n_4 ),
        .O(\ap_CS_fsm[2]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF4575BA8A)) 
    \ap_CS_fsm[2]_i_4 
       (.I0(\SRL_SIG_reg[0]_1 [0]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_2 [0]),
        .I4(\ap_CS_fsm[0]_i_2__0_0 [0]),
        .I5(\ap_CS_fsm[2]_i_8_n_4 ),
        .O(\ap_CS_fsm[2]_i_4_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF4575BA8A)) 
    \ap_CS_fsm[2]_i_5 
       (.I0(\SRL_SIG_reg[0]_1 [5]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_2 [5]),
        .I4(\ap_CS_fsm[0]_i_2__0_0 [5]),
        .I5(\ap_CS_fsm[2]_i_9_n_4 ),
        .O(\ap_CS_fsm[2]_i_5_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF4575BA8A)) 
    \ap_CS_fsm[2]_i_6 
       (.I0(\SRL_SIG_reg[0]_1 [10]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_2 [10]),
        .I4(\ap_CS_fsm[0]_i_2__0_0 [10]),
        .I5(\ap_CS_fsm[2]_i_10_n_4 ),
        .O(\ap_CS_fsm[2]_i_6_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF4575BA8A)) 
    \ap_CS_fsm[2]_i_7 
       (.I0(\SRL_SIG_reg[0]_1 [8]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_2 [8]),
        .I4(\ap_CS_fsm[0]_i_2__0_0 [8]),
        .I5(\ap_CS_fsm[2]_i_11_n_4 ),
        .O(\ap_CS_fsm[2]_i_7_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF4575BA8A)) 
    \ap_CS_fsm[2]_i_8 
       (.I0(\SRL_SIG_reg[0]_1 [1]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_2 [1]),
        .I4(\ap_CS_fsm[0]_i_2__0_0 [1]),
        .I5(\ap_CS_fsm[2]_i_12_n_4 ),
        .O(\ap_CS_fsm[2]_i_8_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF4575BA8A)) 
    \ap_CS_fsm[2]_i_9 
       (.I0(\SRL_SIG_reg[0]_1 [4]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_2 [4]),
        .I4(\ap_CS_fsm[0]_i_2__0_0 [4]),
        .I5(\ap_CS_fsm[2]_i_13_n_4 ),
        .O(\ap_CS_fsm[2]_i_9_n_4 ));
  LUT6 #(
    .INIT(64'hF0F0F0E0F0F00000)) 
    internal_empty_n_i_1__13
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(ap_rst_n),
        .I3(\ap_CS_fsm[0]_i_2__0_n_4 ),
        .I4(shiftReg_ce_0),
        .I5(\ap_CS_fsm_reg[0] ),
        .O(\mOutPtr_reg[1] ));
  LUT6 #(
    .INIT(64'h8AAF8A8AFFFFFFFF)) 
    internal_full_n_i_1__9
       (.I0(Block_split90_proc_U0_ap_continue),
        .I1(internal_full_n_reg_0),
        .I2(shiftReg_ce_0),
        .I3(\ap_CS_fsm[0]_i_2__0_n_4 ),
        .I4(\ap_CS_fsm_reg[0] ),
        .I5(ap_rst_n),
        .O(internal_full_n_reg));
  LUT2 #(
    .INIT(4'h2)) 
    \j_reg_144[31]_i_1 
       (.I0(p_1_in),
        .I1(ack_out114_out),
        .O(SR));
  LUT5 #(
    .INIT(32'hE01FE0E0)) 
    \mOutPtr[1]_i_1__8 
       (.I0(ap_done_reg),
        .I1(shiftReg_ce),
        .I2(Block_split90_proc_U0_ap_continue),
        .I3(\ap_CS_fsm[0]_i_2__0_n_4 ),
        .I4(\ap_CS_fsm_reg[0] ),
        .O(E));
  LUT5 #(
    .INIT(32'h04FBFB04)) 
    \mOutPtr[1]_i_2__3 
       (.I0(shiftReg_ce_0),
        .I1(\ap_CS_fsm_reg[0] ),
        .I2(\ap_CS_fsm[0]_i_2__0_n_4 ),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(D));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_fifo_w24_d1920_A
   (img_coverlay_data_empty_n,
    img_coverlay_data_full_n,
    empty_n,
    B,
    \q_tmp_reg[15]_0 ,
    \q_tmp_reg[23]_0 ,
    ap_rst_n_inv,
    ap_clk,
    dout_valid_reg_0,
    ap_rst_n,
    Loop_loop_height_proc17_U0_img_coverlay_data_write,
    pop,
    if_din,
    E);
  output img_coverlay_data_empty_n;
  output img_coverlay_data_full_n;
  output empty_n;
  output [7:0]B;
  output [7:0]\q_tmp_reg[15]_0 ;
  output [7:0]\q_tmp_reg[23]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input dout_valid_reg_0;
  input ap_rst_n;
  input Loop_loop_height_proc17_U0_img_coverlay_data_write;
  input pop;
  input [23:0]if_din;
  input [0:0]E;

  wire [7:0]B;
  wire [0:0]E;
  wire Loop_loop_height_proc17_U0_img_coverlay_data_write;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire dout_valid_reg_0;
  wire empty_n;
  wire empty_n_i_1__0_n_4;
  wire empty_n_i_2__0_n_4;
  wire empty_n_i_3__0_n_4;
  wire full_n_i_1__0_n_4;
  wire full_n_i_3__0_n_4;
  wire full_n_i_4__0_n_4;
  wire [23:0]if_din;
  wire img_coverlay_data_empty_n;
  wire img_coverlay_data_full_n;
  wire mem_reg_bram_0_i_13__0_n_4;
  wire mem_reg_bram_0_i_14__0_n_4;
  wire mem_reg_bram_0_i_15__0_n_4;
  wire mem_reg_bram_0_i_16__0_n_4;
  wire mem_reg_bram_0_i_17__1_n_4;
  wire mem_reg_bram_0_i_18__0_n_4;
  wire p_0_out_carry__0_i_1__0_n_4;
  wire p_0_out_carry__0_i_2__0_n_4;
  wire p_0_out_carry__0_n_11;
  wire p_0_out_carry__0_n_18;
  wire p_0_out_carry__0_n_19;
  wire p_0_out_carry_i_1__1_n_4;
  wire p_0_out_carry_i_2__1_n_4;
  wire p_0_out_carry_i_3__1_n_4;
  wire p_0_out_carry_i_4__1_n_4;
  wire p_0_out_carry_i_5__1_n_4;
  wire p_0_out_carry_i_6__1_n_4;
  wire p_0_out_carry_i_7__1_n_4;
  wire p_0_out_carry_i_8__1_n_4;
  wire p_0_out_carry_i_9__0_n_4;
  wire p_0_out_carry_n_10;
  wire p_0_out_carry_n_11;
  wire p_0_out_carry_n_12;
  wire p_0_out_carry_n_13;
  wire p_0_out_carry_n_14;
  wire p_0_out_carry_n_15;
  wire p_0_out_carry_n_16;
  wire p_0_out_carry_n_17;
  wire p_0_out_carry_n_18;
  wire p_0_out_carry_n_19;
  wire p_0_out_carry_n_4;
  wire p_0_out_carry_n_5;
  wire p_0_out_carry_n_6;
  wire p_0_out_carry_n_7;
  wire p_0_out_carry_n_8;
  wire p_0_out_carry_n_9;
  wire p_1_in;
  wire pop;
  wire [23:0]q_buf;
  wire [23:0]q_tmp;
  wire [7:0]\q_tmp_reg[15]_0 ;
  wire [7:0]\q_tmp_reg[23]_0 ;
  wire [10:0]raddr;
  wire \raddr[0]_i_1__0_n_4 ;
  wire \raddr[1]_i_1__0_n_4 ;
  wire \raddr[2]_i_1__0_n_4 ;
  wire \raddr[3]_i_1__0_n_4 ;
  wire \raddr[4]_i_1__0_n_4 ;
  wire \raddr[5]_i_1__0_n_4 ;
  wire \raddr[6]_i_1__0_n_4 ;
  wire [10:0]rnext;
  wire show_ahead;
  wire show_ahead0;
  wire \usedw[0]_i_1__0_n_4 ;
  wire [10:0]usedw_reg;
  wire [10:0]waddr;
  wire \waddr[0]_i_1__0_n_4 ;
  wire \waddr[10]_i_1__0_n_4 ;
  wire \waddr[10]_i_2__0_n_4 ;
  wire \waddr[1]_i_1__0_n_4 ;
  wire \waddr[2]_i_1__0_n_4 ;
  wire \waddr[2]_i_2__0_n_4 ;
  wire \waddr[2]_i_3__0_n_4 ;
  wire \waddr[3]_i_1__0_n_4 ;
  wire \waddr[4]_i_1__0_n_4 ;
  wire \waddr[4]_i_2__0_n_4 ;
  wire \waddr[5]_i_1__0_n_4 ;
  wire \waddr[5]_i_2__0_n_4 ;
  wire \waddr[5]_i_3__0_n_4 ;
  wire \waddr[5]_i_4__0_n_4 ;
  wire \waddr[6]_i_1__0_n_4 ;
  wire \waddr[6]_i_2__0_n_4 ;
  wire \waddr[6]_i_3__0_n_4 ;
  wire \waddr[7]_i_1__0_n_4 ;
  wire \waddr[7]_i_2__0_n_4 ;
  wire \waddr[8]_i_1__0_n_4 ;
  wire \waddr[9]_i_1__0_n_4 ;
  wire NLW_mem_reg_bram_0_CASOUTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_bram_0_CASOUTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_bram_0_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_bram_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_mem_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_mem_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_mem_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_mem_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [31:0]NLW_mem_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [31:16]NLW_mem_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_mem_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [3:2]NLW_mem_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_bram_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_bram_0_RDADDRECC_UNCONNECTED;
  wire [15:0]NLW_mem_reg_bram_1_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_mem_reg_bram_1_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_mem_reg_bram_1_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_mem_reg_bram_1_CASDOUTPB_UNCONNECTED;
  wire [15:0]NLW_mem_reg_bram_1_DOUTADOUT_UNCONNECTED;
  wire [15:6]NLW_mem_reg_bram_1_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_mem_reg_bram_1_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_mem_reg_bram_1_DOUTPBDOUTP_UNCONNECTED;
  wire [7:1]NLW_p_0_out_carry__0_CO_UNCONNECTED;
  wire [7:2]NLW_p_0_out_carry__0_O_UNCONNECTED;

  FDRE #(
    .INIT(1'b0)) 
    dout_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_valid_reg_0),
        .Q(img_coverlay_data_empty_n),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT5 #(
    .INIT(32'hFFDF0FD0)) 
    empty_n_i_1__0
       (.I0(usedw_reg[0]),
        .I1(empty_n_i_2__0_n_4),
        .I2(pop),
        .I3(Loop_loop_height_proc17_U0_img_coverlay_data_write),
        .I4(empty_n),
        .O(empty_n_i_1__0_n_4));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    empty_n_i_2__0
       (.I0(usedw_reg[5]),
        .I1(usedw_reg[3]),
        .I2(usedw_reg[8]),
        .I3(usedw_reg[4]),
        .I4(empty_n_i_3__0_n_4),
        .O(empty_n_i_2__0_n_4));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    empty_n_i_3__0
       (.I0(usedw_reg[10]),
        .I1(usedw_reg[9]),
        .I2(usedw_reg[6]),
        .I3(usedw_reg[2]),
        .I4(usedw_reg[7]),
        .I5(usedw_reg[1]),
        .O(empty_n_i_3__0_n_4));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__0_n_4),
        .Q(empty_n),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFDF5FD5)) 
    full_n_i_1__0
       (.I0(ap_rst_n),
        .I1(p_1_in),
        .I2(Loop_loop_height_proc17_U0_img_coverlay_data_write),
        .I3(pop),
        .I4(img_coverlay_data_full_n),
        .O(full_n_i_1__0_n_4));
  LUT5 #(
    .INIT(32'hFFFFFF7F)) 
    full_n_i_2__0
       (.I0(usedw_reg[5]),
        .I1(usedw_reg[4]),
        .I2(usedw_reg[3]),
        .I3(full_n_i_3__0_n_4),
        .I4(full_n_i_4__0_n_4),
        .O(p_1_in));
  LUT4 #(
    .INIT(16'hFF7F)) 
    full_n_i_3__0
       (.I0(usedw_reg[10]),
        .I1(usedw_reg[9]),
        .I2(usedw_reg[6]),
        .I3(usedw_reg[7]),
        .O(full_n_i_3__0_n_4));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'hFF7F)) 
    full_n_i_4__0
       (.I0(usedw_reg[1]),
        .I1(usedw_reg[8]),
        .I2(usedw_reg[2]),
        .I3(usedw_reg[0]),
        .O(full_n_i_4__0_n_4));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__0_n_4),
        .Q(img_coverlay_data_full_n),
        .R(1'b0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "46056" *) 
  (* RTL_RAM_NAME = "img_coverlay_data_U/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "17" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "17" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    mem_reg_bram_0
       (.ADDRARDADDR({waddr,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({rnext,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_mem_reg_bram_0_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_mem_reg_bram_0_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_mem_reg_bram_0_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_mem_reg_bram_0_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_mem_reg_bram_0_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_mem_reg_bram_0_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_mem_reg_bram_0_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,if_din[15:0]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,if_din[17:16]}),
        .DINPBDINP({1'b0,1'b0,1'b1,1'b1}),
        .DOUTADOUT(NLW_mem_reg_bram_0_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT({NLW_mem_reg_bram_0_DOUTBDOUT_UNCONNECTED[31:16],q_buf[15:0]}),
        .DOUTPADOUTP(NLW_mem_reg_bram_0_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP({NLW_mem_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[3:2],q_buf[17:16]}),
        .ECCPARITY(NLW_mem_reg_bram_0_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(img_coverlay_data_full_n),
        .ENBWREN(1'b1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_mem_reg_bram_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_bram_0_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({Loop_loop_height_proc17_U0_img_coverlay_data_write,Loop_loop_height_proc17_U0_img_coverlay_data_write,Loop_loop_height_proc17_U0_img_coverlay_data_write,Loop_loop_height_proc17_U0_img_coverlay_data_write}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT4 #(
    .INIT(16'h2F80)) 
    mem_reg_bram_0_i_10__0
       (.I0(mem_reg_bram_0_i_13__0_n_4),
        .I1(raddr[0]),
        .I2(pop),
        .I3(raddr[1]),
        .O(rnext[1]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'h38)) 
    mem_reg_bram_0_i_11__0
       (.I0(mem_reg_bram_0_i_13__0_n_4),
        .I1(pop),
        .I2(raddr[0]),
        .O(rnext[0]));
  LUT5 #(
    .INIT(32'hFFFFFFF7)) 
    mem_reg_bram_0_i_13__0
       (.I0(raddr[9]),
        .I1(raddr[10]),
        .I2(raddr[0]),
        .I3(mem_reg_bram_0_i_17__1_n_4),
        .I4(mem_reg_bram_0_i_18__0_n_4),
        .O(mem_reg_bram_0_i_13__0_n_4));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    mem_reg_bram_0_i_14__0
       (.I0(raddr[8]),
        .I1(raddr[7]),
        .I2(mem_reg_bram_0_i_15__0_n_4),
        .I3(raddr[6]),
        .O(mem_reg_bram_0_i_14__0_n_4));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    mem_reg_bram_0_i_15__0
       (.I0(raddr[4]),
        .I1(raddr[3]),
        .I2(raddr[0]),
        .I3(raddr[1]),
        .I4(raddr[2]),
        .I5(raddr[5]),
        .O(mem_reg_bram_0_i_15__0_n_4));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    mem_reg_bram_0_i_16__0
       (.I0(raddr[2]),
        .I1(raddr[1]),
        .I2(raddr[0]),
        .I3(raddr[3]),
        .I4(raddr[4]),
        .O(mem_reg_bram_0_i_16__0_n_4));
  LUT4 #(
    .INIT(16'h7FFF)) 
    mem_reg_bram_0_i_17__1
       (.I0(raddr[6]),
        .I1(raddr[5]),
        .I2(raddr[8]),
        .I3(raddr[1]),
        .O(mem_reg_bram_0_i_17__1_n_4));
  LUT4 #(
    .INIT(16'hDFFF)) 
    mem_reg_bram_0_i_18__0
       (.I0(raddr[2]),
        .I1(raddr[7]),
        .I2(raddr[4]),
        .I3(raddr[3]),
        .O(mem_reg_bram_0_i_18__0_n_4));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT5 #(
    .INIT(32'h2AFF8000)) 
    mem_reg_bram_0_i_1__0
       (.I0(mem_reg_bram_0_i_13__0_n_4),
        .I1(mem_reg_bram_0_i_14__0_n_4),
        .I2(raddr[9]),
        .I3(pop),
        .I4(raddr[10]),
        .O(rnext[10]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT4 #(
    .INIT(16'h2F80)) 
    mem_reg_bram_0_i_2__0
       (.I0(mem_reg_bram_0_i_13__0_n_4),
        .I1(mem_reg_bram_0_i_14__0_n_4),
        .I2(pop),
        .I3(raddr[9]),
        .O(rnext[9]));
  LUT6 #(
    .INIT(64'hA2AAFFFF08000000)) 
    mem_reg_bram_0_i_3__0
       (.I0(mem_reg_bram_0_i_13__0_n_4),
        .I1(raddr[6]),
        .I2(mem_reg_bram_0_i_15__0_n_4),
        .I3(raddr[7]),
        .I4(pop),
        .I5(raddr[8]),
        .O(rnext[8]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'h9AAA)) 
    mem_reg_bram_0_i_4__0
       (.I0(raddr[7]),
        .I1(mem_reg_bram_0_i_15__0_n_4),
        .I2(pop),
        .I3(raddr[6]),
        .O(rnext[7]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'h8F20)) 
    mem_reg_bram_0_i_5__0
       (.I0(mem_reg_bram_0_i_13__0_n_4),
        .I1(mem_reg_bram_0_i_15__0_n_4),
        .I2(pop),
        .I3(raddr[6]),
        .O(rnext[6]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'h8F20)) 
    mem_reg_bram_0_i_6__0
       (.I0(mem_reg_bram_0_i_13__0_n_4),
        .I1(mem_reg_bram_0_i_16__0_n_4),
        .I2(pop),
        .I3(raddr[5]),
        .O(rnext[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_bram_0_i_7__0
       (.I0(\raddr[4]_i_1__0_n_4 ),
        .I1(pop),
        .I2(raddr[4]),
        .O(rnext[4]));
  LUT6 #(
    .INIT(64'h2AAAFFFF80000000)) 
    mem_reg_bram_0_i_8__0
       (.I0(mem_reg_bram_0_i_13__0_n_4),
        .I1(raddr[2]),
        .I2(raddr[1]),
        .I3(raddr[0]),
        .I4(pop),
        .I5(raddr[3]),
        .O(rnext[3]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT5 #(
    .INIT(32'h2AFF8000)) 
    mem_reg_bram_0_i_9__0
       (.I0(mem_reg_bram_0_i_13__0_n_4),
        .I1(raddr[0]),
        .I2(raddr[1]),
        .I3(pop),
        .I4(raddr[2]),
        .O(rnext[2]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d6" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d6" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "46056" *) 
  (* RTL_RAM_NAME = "img_coverlay_data_U/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "18" *) 
  (* bram_slice_end = "23" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    mem_reg_bram_1
       (.ADDRARDADDR({waddr,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({rnext,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_mem_reg_bram_1_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_mem_reg_bram_1_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_mem_reg_bram_1_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_mem_reg_bram_1_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,if_din[23:18]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(NLW_mem_reg_bram_1_DOUTADOUT_UNCONNECTED[15:0]),
        .DOUTBDOUT({NLW_mem_reg_bram_1_DOUTBDOUT_UNCONNECTED[15:6],q_buf[23:18]}),
        .DOUTPADOUTP(NLW_mem_reg_bram_1_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_mem_reg_bram_1_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(img_coverlay_data_full_n),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({Loop_loop_height_proc17_U0_img_coverlay_data_write,Loop_loop_height_proc17_U0_img_coverlay_data_write}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 p_0_out_carry
       (.CI(usedw_reg[0]),
        .CI_TOP(1'b0),
        .CO({p_0_out_carry_n_4,p_0_out_carry_n_5,p_0_out_carry_n_6,p_0_out_carry_n_7,p_0_out_carry_n_8,p_0_out_carry_n_9,p_0_out_carry_n_10,p_0_out_carry_n_11}),
        .DI({usedw_reg[7:1],p_0_out_carry_i_1__1_n_4}),
        .O({p_0_out_carry_n_12,p_0_out_carry_n_13,p_0_out_carry_n_14,p_0_out_carry_n_15,p_0_out_carry_n_16,p_0_out_carry_n_17,p_0_out_carry_n_18,p_0_out_carry_n_19}),
        .S({p_0_out_carry_i_2__1_n_4,p_0_out_carry_i_3__1_n_4,p_0_out_carry_i_4__1_n_4,p_0_out_carry_i_5__1_n_4,p_0_out_carry_i_6__1_n_4,p_0_out_carry_i_7__1_n_4,p_0_out_carry_i_8__1_n_4,p_0_out_carry_i_9__0_n_4}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 p_0_out_carry__0
       (.CI(p_0_out_carry_n_4),
        .CI_TOP(1'b0),
        .CO({NLW_p_0_out_carry__0_CO_UNCONNECTED[7:1],p_0_out_carry__0_n_11}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,usedw_reg[8]}),
        .O({NLW_p_0_out_carry__0_O_UNCONNECTED[7:2],p_0_out_carry__0_n_18,p_0_out_carry__0_n_19}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_0_out_carry__0_i_1__0_n_4,p_0_out_carry__0_i_2__0_n_4}));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_1__0
       (.I0(usedw_reg[9]),
        .I1(usedw_reg[10]),
        .O(p_0_out_carry__0_i_1__0_n_4));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_2__0
       (.I0(usedw_reg[8]),
        .I1(usedw_reg[9]),
        .O(p_0_out_carry__0_i_2__0_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    p_0_out_carry_i_1__1
       (.I0(usedw_reg[1]),
        .O(p_0_out_carry_i_1__1_n_4));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_2__1
       (.I0(usedw_reg[7]),
        .I1(usedw_reg[8]),
        .O(p_0_out_carry_i_2__1_n_4));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_3__1
       (.I0(usedw_reg[6]),
        .I1(usedw_reg[7]),
        .O(p_0_out_carry_i_3__1_n_4));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_4__1
       (.I0(usedw_reg[5]),
        .I1(usedw_reg[6]),
        .O(p_0_out_carry_i_4__1_n_4));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_5__1
       (.I0(usedw_reg[4]),
        .I1(usedw_reg[5]),
        .O(p_0_out_carry_i_5__1_n_4));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_6__1
       (.I0(usedw_reg[3]),
        .I1(usedw_reg[4]),
        .O(p_0_out_carry_i_6__1_n_4));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_7__1
       (.I0(usedw_reg[2]),
        .I1(usedw_reg[3]),
        .O(p_0_out_carry_i_7__1_n_4));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_8__1
       (.I0(usedw_reg[1]),
        .I1(usedw_reg[2]),
        .O(p_0_out_carry_i_8__1_n_4));
  LUT3 #(
    .INIT(8'h65)) 
    p_0_out_carry_i_9__0
       (.I0(usedw_reg[1]),
        .I1(pop),
        .I2(Loop_loop_height_proc17_U0_img_coverlay_data_write),
        .O(p_0_out_carry_i_9__0_n_4));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    p_i_1
       (.I0(q_tmp[15]),
        .I1(q_buf[15]),
        .I2(show_ahead),
        .O(\q_tmp_reg[15]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    p_i_1__0
       (.I0(q_tmp[23]),
        .I1(q_buf[23]),
        .I2(show_ahead),
        .O(\q_tmp_reg[23]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    p_i_2
       (.I0(q_tmp[7]),
        .I1(q_buf[7]),
        .I2(show_ahead),
        .O(B[7]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    p_i_2__0
       (.I0(q_tmp[14]),
        .I1(q_buf[14]),
        .I2(show_ahead),
        .O(\q_tmp_reg[15]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    p_i_2__1
       (.I0(q_tmp[22]),
        .I1(q_buf[22]),
        .I2(show_ahead),
        .O(\q_tmp_reg[23]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    p_i_3
       (.I0(q_tmp[6]),
        .I1(q_buf[6]),
        .I2(show_ahead),
        .O(B[6]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    p_i_3__0
       (.I0(q_tmp[13]),
        .I1(q_buf[13]),
        .I2(show_ahead),
        .O(\q_tmp_reg[15]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    p_i_3__1
       (.I0(q_tmp[21]),
        .I1(q_buf[21]),
        .I2(show_ahead),
        .O(\q_tmp_reg[23]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    p_i_4
       (.I0(q_tmp[5]),
        .I1(q_buf[5]),
        .I2(show_ahead),
        .O(B[5]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    p_i_4__0
       (.I0(q_tmp[12]),
        .I1(q_buf[12]),
        .I2(show_ahead),
        .O(\q_tmp_reg[15]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    p_i_4__1
       (.I0(q_tmp[20]),
        .I1(q_buf[20]),
        .I2(show_ahead),
        .O(\q_tmp_reg[23]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    p_i_5
       (.I0(q_tmp[4]),
        .I1(q_buf[4]),
        .I2(show_ahead),
        .O(B[4]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    p_i_5__0
       (.I0(q_tmp[11]),
        .I1(q_buf[11]),
        .I2(show_ahead),
        .O(\q_tmp_reg[15]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    p_i_5__1
       (.I0(q_tmp[19]),
        .I1(q_buf[19]),
        .I2(show_ahead),
        .O(\q_tmp_reg[23]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    p_i_6
       (.I0(q_tmp[3]),
        .I1(q_buf[3]),
        .I2(show_ahead),
        .O(B[3]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    p_i_6__0
       (.I0(q_tmp[10]),
        .I1(q_buf[10]),
        .I2(show_ahead),
        .O(\q_tmp_reg[15]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    p_i_6__1
       (.I0(q_tmp[18]),
        .I1(q_buf[18]),
        .I2(show_ahead),
        .O(\q_tmp_reg[23]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    p_i_7
       (.I0(q_tmp[2]),
        .I1(q_buf[2]),
        .I2(show_ahead),
        .O(B[2]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    p_i_7__0
       (.I0(q_tmp[9]),
        .I1(q_buf[9]),
        .I2(show_ahead),
        .O(\q_tmp_reg[15]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    p_i_7__1
       (.I0(q_tmp[17]),
        .I1(q_buf[17]),
        .I2(show_ahead),
        .O(\q_tmp_reg[23]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    p_i_8
       (.I0(q_tmp[1]),
        .I1(q_buf[1]),
        .I2(show_ahead),
        .O(B[1]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    p_i_8__0
       (.I0(q_tmp[8]),
        .I1(q_buf[8]),
        .I2(show_ahead),
        .O(\q_tmp_reg[15]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    p_i_8__1
       (.I0(q_tmp[16]),
        .I1(q_buf[16]),
        .I2(show_ahead),
        .O(\q_tmp_reg[23]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    p_i_9
       (.I0(q_tmp[0]),
        .I1(q_buf[0]),
        .I2(show_ahead),
        .O(B[0]));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[0] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc17_U0_img_coverlay_data_write),
        .D(if_din[0]),
        .Q(q_tmp[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[10] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc17_U0_img_coverlay_data_write),
        .D(if_din[10]),
        .Q(q_tmp[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[11] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc17_U0_img_coverlay_data_write),
        .D(if_din[11]),
        .Q(q_tmp[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[12] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc17_U0_img_coverlay_data_write),
        .D(if_din[12]),
        .Q(q_tmp[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[13] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc17_U0_img_coverlay_data_write),
        .D(if_din[13]),
        .Q(q_tmp[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[14] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc17_U0_img_coverlay_data_write),
        .D(if_din[14]),
        .Q(q_tmp[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[15] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc17_U0_img_coverlay_data_write),
        .D(if_din[15]),
        .Q(q_tmp[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[16] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc17_U0_img_coverlay_data_write),
        .D(if_din[16]),
        .Q(q_tmp[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[17] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc17_U0_img_coverlay_data_write),
        .D(if_din[17]),
        .Q(q_tmp[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[18] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc17_U0_img_coverlay_data_write),
        .D(if_din[18]),
        .Q(q_tmp[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[19] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc17_U0_img_coverlay_data_write),
        .D(if_din[19]),
        .Q(q_tmp[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[1] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc17_U0_img_coverlay_data_write),
        .D(if_din[1]),
        .Q(q_tmp[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[20] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc17_U0_img_coverlay_data_write),
        .D(if_din[20]),
        .Q(q_tmp[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[21] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc17_U0_img_coverlay_data_write),
        .D(if_din[21]),
        .Q(q_tmp[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[22] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc17_U0_img_coverlay_data_write),
        .D(if_din[22]),
        .Q(q_tmp[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[23] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc17_U0_img_coverlay_data_write),
        .D(if_din[23]),
        .Q(q_tmp[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[2] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc17_U0_img_coverlay_data_write),
        .D(if_din[2]),
        .Q(q_tmp[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[3] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc17_U0_img_coverlay_data_write),
        .D(if_din[3]),
        .Q(q_tmp[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[4] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc17_U0_img_coverlay_data_write),
        .D(if_din[4]),
        .Q(q_tmp[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[5] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc17_U0_img_coverlay_data_write),
        .D(if_din[5]),
        .Q(q_tmp[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[6] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc17_U0_img_coverlay_data_write),
        .D(if_din[6]),
        .Q(q_tmp[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[7] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc17_U0_img_coverlay_data_write),
        .D(if_din[7]),
        .Q(q_tmp[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[8] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc17_U0_img_coverlay_data_write),
        .D(if_din[8]),
        .Q(q_tmp[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[9] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc17_U0_img_coverlay_data_write),
        .D(if_din[9]),
        .Q(q_tmp[9]),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h2)) 
    \raddr[0]_i_1__0 
       (.I0(mem_reg_bram_0_i_13__0_n_4),
        .I1(raddr[0]),
        .O(\raddr[0]_i_1__0_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \raddr[1]_i_1__0 
       (.I0(mem_reg_bram_0_i_13__0_n_4),
        .I1(raddr[1]),
        .I2(raddr[0]),
        .O(\raddr[1]_i_1__0_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \raddr[2]_i_1__0 
       (.I0(mem_reg_bram_0_i_13__0_n_4),
        .I1(raddr[0]),
        .I2(raddr[1]),
        .I3(raddr[2]),
        .O(\raddr[2]_i_1__0_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \raddr[3]_i_1__0 
       (.I0(mem_reg_bram_0_i_13__0_n_4),
        .I1(raddr[2]),
        .I2(raddr[1]),
        .I3(raddr[0]),
        .I4(raddr[3]),
        .O(\raddr[3]_i_1__0_n_4 ));
  LUT6 #(
    .INIT(64'h2AAAAAAA80000000)) 
    \raddr[4]_i_1__0 
       (.I0(mem_reg_bram_0_i_13__0_n_4),
        .I1(raddr[3]),
        .I2(raddr[0]),
        .I3(raddr[1]),
        .I4(raddr[2]),
        .I5(raddr[4]),
        .O(\raddr[4]_i_1__0_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'h82)) 
    \raddr[5]_i_1__0 
       (.I0(mem_reg_bram_0_i_13__0_n_4),
        .I1(mem_reg_bram_0_i_16__0_n_4),
        .I2(raddr[5]),
        .O(\raddr[5]_i_1__0_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'h82)) 
    \raddr[6]_i_1__0 
       (.I0(mem_reg_bram_0_i_13__0_n_4),
        .I1(mem_reg_bram_0_i_15__0_n_4),
        .I2(raddr[6]),
        .O(\raddr[6]_i_1__0_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[0]_i_1__0_n_4 ),
        .Q(raddr[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[10]),
        .Q(raddr[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[1]_i_1__0_n_4 ),
        .Q(raddr[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[2]_i_1__0_n_4 ),
        .Q(raddr[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[3]_i_1__0_n_4 ),
        .Q(raddr[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[4]_i_1__0_n_4 ),
        .Q(raddr[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[5]_i_1__0_n_4 ),
        .Q(raddr[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[6]_i_1__0_n_4 ),
        .Q(raddr[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[7]),
        .Q(raddr[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[8]),
        .Q(raddr[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[9]),
        .Q(raddr[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT4 #(
    .INIT(16'h4004)) 
    show_ahead_i_1__0
       (.I0(empty_n_i_2__0_n_4),
        .I1(Loop_loop_height_proc17_U0_img_coverlay_data_write),
        .I2(usedw_reg[0]),
        .I3(pop),
        .O(show_ahead0));
  FDRE #(
    .INIT(1'b0)) 
    show_ahead_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(show_ahead0),
        .Q(show_ahead),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \usedw[0]_i_1__0 
       (.I0(usedw_reg[0]),
        .O(\usedw[0]_i_1__0_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\usedw[0]_i_1__0_n_4 ),
        .Q(usedw_reg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_out_carry__0_n_18),
        .Q(usedw_reg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_out_carry_n_19),
        .Q(usedw_reg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_out_carry_n_18),
        .Q(usedw_reg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_out_carry_n_17),
        .Q(usedw_reg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_out_carry_n_16),
        .Q(usedw_reg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_out_carry_n_15),
        .Q(usedw_reg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_out_carry_n_14),
        .Q(usedw_reg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_out_carry_n_13),
        .Q(usedw_reg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_out_carry_n_12),
        .Q(usedw_reg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_out_carry__0_n_19),
        .Q(usedw_reg[9]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h3323333333333333)) 
    \waddr[0]_i_1__0 
       (.I0(\waddr[10]_i_2__0_n_4 ),
        .I1(waddr[0]),
        .I2(waddr[8]),
        .I3(waddr[7]),
        .I4(waddr[10]),
        .I5(waddr[9]),
        .O(\waddr[0]_i_1__0_n_4 ));
  LUT6 #(
    .INIT(64'hCC6CCCCCCCCCCC4C)) 
    \waddr[10]_i_1__0 
       (.I0(waddr[9]),
        .I1(waddr[10]),
        .I2(waddr[8]),
        .I3(\waddr[10]_i_2__0_n_4 ),
        .I4(waddr[7]),
        .I5(waddr[0]),
        .O(\waddr[10]_i_1__0_n_4 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \waddr[10]_i_2__0 
       (.I0(waddr[5]),
        .I1(waddr[6]),
        .I2(waddr[3]),
        .I3(waddr[4]),
        .I4(waddr[2]),
        .I5(waddr[1]),
        .O(\waddr[10]_i_2__0_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'h0FB0)) 
    \waddr[1]_i_1__0 
       (.I0(\waddr[2]_i_2__0_n_4 ),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .O(\waddr[1]_i_1__0_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'h4FA0)) 
    \waddr[2]_i_1__0 
       (.I0(waddr[0]),
        .I1(\waddr[2]_i_2__0_n_4 ),
        .I2(waddr[1]),
        .I3(waddr[2]),
        .O(\waddr[2]_i_1__0_n_4 ));
  LUT5 #(
    .INIT(32'hFFFFF7FF)) 
    \waddr[2]_i_2__0 
       (.I0(waddr[9]),
        .I1(waddr[10]),
        .I2(waddr[7]),
        .I3(waddr[8]),
        .I4(\waddr[2]_i_3__0_n_4 ),
        .O(\waddr[2]_i_2__0_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \waddr[2]_i_3__0 
       (.I0(waddr[4]),
        .I1(waddr[3]),
        .I2(waddr[6]),
        .I3(waddr[5]),
        .O(\waddr[2]_i_3__0_n_4 ));
  LUT6 #(
    .INIT(64'hAFB0A0B0A0B0A0B0)) 
    \waddr[3]_i_1__0 
       (.I0(\waddr[4]_i_2__0_n_4 ),
        .I1(waddr[4]),
        .I2(waddr[3]),
        .I3(waddr[0]),
        .I4(waddr[2]),
        .I5(waddr[1]),
        .O(\waddr[3]_i_1__0_n_4 ));
  LUT6 #(
    .INIT(64'hAAAAFFFFC0000000)) 
    \waddr[4]_i_1__0 
       (.I0(\waddr[4]_i_2__0_n_4 ),
        .I1(waddr[1]),
        .I2(waddr[2]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .I5(waddr[4]),
        .O(\waddr[4]_i_1__0_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF15FFFFFF)) 
    \waddr[4]_i_2__0 
       (.I0(waddr[0]),
        .I1(waddr[5]),
        .I2(waddr[6]),
        .I3(waddr[1]),
        .I4(waddr[2]),
        .I5(\waddr[5]_i_3__0_n_4 ),
        .O(\waddr[4]_i_2__0_n_4 ));
  LUT6 #(
    .INIT(64'hF0F0F0F0F0FCF01C)) 
    \waddr[5]_i_1__0 
       (.I0(waddr[6]),
        .I1(waddr[0]),
        .I2(waddr[5]),
        .I3(\waddr[5]_i_2__0_n_4 ),
        .I4(\waddr[5]_i_3__0_n_4 ),
        .I5(\waddr[5]_i_4__0_n_4 ),
        .O(\waddr[5]_i_1__0_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \waddr[5]_i_2__0 
       (.I0(waddr[1]),
        .I1(waddr[2]),
        .O(\waddr[5]_i_2__0_n_4 ));
  LUT5 #(
    .INIT(32'h0000F7FF)) 
    \waddr[5]_i_3__0 
       (.I0(waddr[9]),
        .I1(waddr[10]),
        .I2(waddr[7]),
        .I3(waddr[8]),
        .I4(waddr[0]),
        .O(\waddr[5]_i_3__0_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \waddr[5]_i_4__0 
       (.I0(waddr[3]),
        .I1(waddr[4]),
        .O(\waddr[5]_i_4__0_n_4 ));
  LUT6 #(
    .INIT(64'hF858F0F0F0F0F0F0)) 
    \waddr[6]_i_1__0 
       (.I0(waddr[5]),
        .I1(\waddr[6]_i_2__0_n_4 ),
        .I2(waddr[6]),
        .I3(\waddr[6]_i_3__0_n_4 ),
        .I4(waddr[4]),
        .I5(waddr[3]),
        .O(\waddr[6]_i_1__0_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \waddr[6]_i_2__0 
       (.I0(waddr[0]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .O(\waddr[6]_i_2__0_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF51555555)) 
    \waddr[6]_i_3__0 
       (.I0(waddr[0]),
        .I1(waddr[8]),
        .I2(waddr[7]),
        .I3(waddr[10]),
        .I4(waddr[9]),
        .I5(\waddr[5]_i_2__0_n_4 ),
        .O(\waddr[6]_i_3__0_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \waddr[7]_i_1__0 
       (.I0(\waddr[7]_i_2__0_n_4 ),
        .I1(waddr[7]),
        .O(\waddr[7]_i_1__0_n_4 ));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    \waddr[7]_i_2__0 
       (.I0(waddr[1]),
        .I1(waddr[2]),
        .I2(\waddr[5]_i_4__0_n_4 ),
        .I3(waddr[6]),
        .I4(waddr[5]),
        .I5(waddr[0]),
        .O(\waddr[7]_i_2__0_n_4 ));
  LUT6 #(
    .INIT(64'hCCCCCCCC686C6C6C)) 
    \waddr[8]_i_1__0 
       (.I0(waddr[0]),
        .I1(waddr[8]),
        .I2(waddr[7]),
        .I3(waddr[9]),
        .I4(waddr[10]),
        .I5(\waddr[10]_i_2__0_n_4 ),
        .O(\waddr[8]_i_1__0_n_4 ));
  LUT6 #(
    .INIT(64'hCC3CCCCCCCCCCC4C)) 
    \waddr[9]_i_1__0 
       (.I0(waddr[10]),
        .I1(waddr[9]),
        .I2(waddr[8]),
        .I3(\waddr[10]_i_2__0_n_4 ),
        .I4(waddr[7]),
        .I5(waddr[0]),
        .O(\waddr[9]_i_1__0_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc17_U0_img_coverlay_data_write),
        .D(\waddr[0]_i_1__0_n_4 ),
        .Q(waddr[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[10] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc17_U0_img_coverlay_data_write),
        .D(\waddr[10]_i_1__0_n_4 ),
        .Q(waddr[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc17_U0_img_coverlay_data_write),
        .D(\waddr[1]_i_1__0_n_4 ),
        .Q(waddr[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc17_U0_img_coverlay_data_write),
        .D(\waddr[2]_i_1__0_n_4 ),
        .Q(waddr[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc17_U0_img_coverlay_data_write),
        .D(\waddr[3]_i_1__0_n_4 ),
        .Q(waddr[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc17_U0_img_coverlay_data_write),
        .D(\waddr[4]_i_1__0_n_4 ),
        .Q(waddr[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc17_U0_img_coverlay_data_write),
        .D(\waddr[5]_i_1__0_n_4 ),
        .Q(waddr[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc17_U0_img_coverlay_data_write),
        .D(\waddr[6]_i_1__0_n_4 ),
        .Q(waddr[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[7] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc17_U0_img_coverlay_data_write),
        .D(\waddr[7]_i_1__0_n_4 ),
        .Q(waddr[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[8] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc17_U0_img_coverlay_data_write),
        .D(\waddr[8]_i_1__0_n_4 ),
        .Q(waddr[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[9] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc17_U0_img_coverlay_data_write),
        .D(\waddr[9]_i_1__0_n_4 ),
        .Q(waddr[9]),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "overlaystream_fifo_w24_d1920_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_fifo_w24_d1920_A_1
   (img_in_data_empty_n,
    img_in_data_full_n,
    empty_n,
    B,
    \q_tmp_reg[15]_0 ,
    \q_tmp_reg[23]_0 ,
    ap_rst_n_inv,
    ap_clk,
    dout_valid_reg_0,
    ap_rst_n,
    Loop_loop_height_proc20_U0_img_in_data_write,
    pop,
    if_din,
    E);
  output img_in_data_empty_n;
  output img_in_data_full_n;
  output empty_n;
  output [7:0]B;
  output [7:0]\q_tmp_reg[15]_0 ;
  output [7:0]\q_tmp_reg[23]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input dout_valid_reg_0;
  input ap_rst_n;
  input Loop_loop_height_proc20_U0_img_in_data_write;
  input pop;
  input [23:0]if_din;
  input [0:0]E;

  wire [7:0]B;
  wire [0:0]E;
  wire Loop_loop_height_proc20_U0_img_in_data_write;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire dout_valid_reg_0;
  wire empty_n;
  wire empty_n_i_1_n_4;
  wire empty_n_i_2_n_4;
  wire empty_n_i_3_n_4;
  wire full_n_i_1_n_4;
  wire full_n_i_3_n_4;
  wire full_n_i_4_n_4;
  wire [23:0]if_din;
  wire img_in_data_empty_n;
  wire img_in_data_full_n;
  wire mem_reg_bram_0_i_13_n_4;
  wire mem_reg_bram_0_i_14_n_4;
  wire mem_reg_bram_0_i_15_n_4;
  wire mem_reg_bram_0_i_16_n_4;
  wire mem_reg_bram_0_i_17__0_n_4;
  wire mem_reg_bram_0_i_18_n_4;
  wire p_0_out_carry__0_i_1_n_4;
  wire p_0_out_carry__0_i_2_n_4;
  wire p_0_out_carry__0_n_11;
  wire p_0_out_carry__0_n_18;
  wire p_0_out_carry__0_n_19;
  wire p_0_out_carry_i_1__0_n_4;
  wire p_0_out_carry_i_2__0_n_4;
  wire p_0_out_carry_i_3__0_n_4;
  wire p_0_out_carry_i_4__0_n_4;
  wire p_0_out_carry_i_5__0_n_4;
  wire p_0_out_carry_i_6__0_n_4;
  wire p_0_out_carry_i_7__0_n_4;
  wire p_0_out_carry_i_8__0_n_4;
  wire p_0_out_carry_i_9_n_4;
  wire p_0_out_carry_n_10;
  wire p_0_out_carry_n_11;
  wire p_0_out_carry_n_12;
  wire p_0_out_carry_n_13;
  wire p_0_out_carry_n_14;
  wire p_0_out_carry_n_15;
  wire p_0_out_carry_n_16;
  wire p_0_out_carry_n_17;
  wire p_0_out_carry_n_18;
  wire p_0_out_carry_n_19;
  wire p_0_out_carry_n_4;
  wire p_0_out_carry_n_5;
  wire p_0_out_carry_n_6;
  wire p_0_out_carry_n_7;
  wire p_0_out_carry_n_8;
  wire p_0_out_carry_n_9;
  wire p_1_in;
  wire pop;
  wire [23:0]q_buf;
  wire [23:0]q_tmp;
  wire [7:0]\q_tmp_reg[15]_0 ;
  wire [7:0]\q_tmp_reg[23]_0 ;
  wire [10:0]raddr;
  wire \raddr[0]_i_1_n_4 ;
  wire \raddr[1]_i_1_n_4 ;
  wire \raddr[2]_i_1_n_4 ;
  wire \raddr[3]_i_1_n_4 ;
  wire \raddr[4]_i_1_n_4 ;
  wire \raddr[5]_i_1_n_4 ;
  wire \raddr[6]_i_1_n_4 ;
  wire \raddr[7]_i_1__0_n_4 ;
  wire [10:0]rnext;
  wire show_ahead;
  wire show_ahead0;
  wire \usedw[0]_i_1_n_4 ;
  wire [10:0]usedw_reg;
  wire [10:0]waddr;
  wire \waddr[0]_i_1_n_4 ;
  wire \waddr[10]_i_1_n_4 ;
  wire \waddr[10]_i_2_n_4 ;
  wire \waddr[1]_i_1_n_4 ;
  wire \waddr[2]_i_1_n_4 ;
  wire \waddr[2]_i_2_n_4 ;
  wire \waddr[2]_i_3_n_4 ;
  wire \waddr[3]_i_1_n_4 ;
  wire \waddr[4]_i_1_n_4 ;
  wire \waddr[4]_i_2_n_4 ;
  wire \waddr[5]_i_1_n_4 ;
  wire \waddr[5]_i_2_n_4 ;
  wire \waddr[5]_i_3_n_4 ;
  wire \waddr[5]_i_4_n_4 ;
  wire \waddr[6]_i_1_n_4 ;
  wire \waddr[6]_i_2_n_4 ;
  wire \waddr[6]_i_3_n_4 ;
  wire \waddr[7]_i_1_n_4 ;
  wire \waddr[7]_i_2_n_4 ;
  wire \waddr[8]_i_1_n_4 ;
  wire \waddr[9]_i_1_n_4 ;
  wire NLW_mem_reg_bram_0_CASOUTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_bram_0_CASOUTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_bram_0_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_bram_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_mem_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_mem_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_mem_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_mem_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [31:0]NLW_mem_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [31:16]NLW_mem_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_mem_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [3:2]NLW_mem_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_bram_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_bram_0_RDADDRECC_UNCONNECTED;
  wire [15:0]NLW_mem_reg_bram_1_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_mem_reg_bram_1_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_mem_reg_bram_1_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_mem_reg_bram_1_CASDOUTPB_UNCONNECTED;
  wire [15:0]NLW_mem_reg_bram_1_DOUTADOUT_UNCONNECTED;
  wire [15:6]NLW_mem_reg_bram_1_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_mem_reg_bram_1_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_mem_reg_bram_1_DOUTPBDOUTP_UNCONNECTED;
  wire [7:1]NLW_p_0_out_carry__0_CO_UNCONNECTED;
  wire [7:2]NLW_p_0_out_carry__0_O_UNCONNECTED;

  FDRE #(
    .INIT(1'b0)) 
    dout_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_valid_reg_0),
        .Q(img_in_data_empty_n),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT5 #(
    .INIT(32'hFFDF0FD0)) 
    empty_n_i_1
       (.I0(usedw_reg[0]),
        .I1(empty_n_i_2_n_4),
        .I2(pop),
        .I3(Loop_loop_height_proc20_U0_img_in_data_write),
        .I4(empty_n),
        .O(empty_n_i_1_n_4));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    empty_n_i_2
       (.I0(usedw_reg[5]),
        .I1(usedw_reg[3]),
        .I2(usedw_reg[8]),
        .I3(usedw_reg[4]),
        .I4(empty_n_i_3_n_4),
        .O(empty_n_i_2_n_4));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    empty_n_i_3
       (.I0(usedw_reg[10]),
        .I1(usedw_reg[9]),
        .I2(usedw_reg[6]),
        .I3(usedw_reg[2]),
        .I4(usedw_reg[7]),
        .I5(usedw_reg[1]),
        .O(empty_n_i_3_n_4));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_4),
        .Q(empty_n),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFDF5FD5)) 
    full_n_i_1
       (.I0(ap_rst_n),
        .I1(p_1_in),
        .I2(Loop_loop_height_proc20_U0_img_in_data_write),
        .I3(pop),
        .I4(img_in_data_full_n),
        .O(full_n_i_1_n_4));
  LUT5 #(
    .INIT(32'hFFFFFF7F)) 
    full_n_i_2
       (.I0(usedw_reg[5]),
        .I1(usedw_reg[4]),
        .I2(usedw_reg[3]),
        .I3(full_n_i_3_n_4),
        .I4(full_n_i_4_n_4),
        .O(p_1_in));
  LUT4 #(
    .INIT(16'hFF7F)) 
    full_n_i_3
       (.I0(usedw_reg[10]),
        .I1(usedw_reg[9]),
        .I2(usedw_reg[6]),
        .I3(usedw_reg[7]),
        .O(full_n_i_3_n_4));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT4 #(
    .INIT(16'hFF7F)) 
    full_n_i_4
       (.I0(usedw_reg[1]),
        .I1(usedw_reg[8]),
        .I2(usedw_reg[2]),
        .I3(usedw_reg[0]),
        .O(full_n_i_4_n_4));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1_n_4),
        .Q(img_in_data_full_n),
        .R(1'b0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "46056" *) 
  (* RTL_RAM_NAME = "img_in_data_U/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "17" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "17" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    mem_reg_bram_0
       (.ADDRARDADDR({waddr,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({rnext,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_mem_reg_bram_0_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_mem_reg_bram_0_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_mem_reg_bram_0_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_mem_reg_bram_0_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_mem_reg_bram_0_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_mem_reg_bram_0_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_mem_reg_bram_0_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,if_din[15:0]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,if_din[17:16]}),
        .DINPBDINP({1'b0,1'b0,1'b1,1'b1}),
        .DOUTADOUT(NLW_mem_reg_bram_0_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT({NLW_mem_reg_bram_0_DOUTBDOUT_UNCONNECTED[31:16],q_buf[15:0]}),
        .DOUTPADOUTP(NLW_mem_reg_bram_0_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP({NLW_mem_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[3:2],q_buf[17:16]}),
        .ECCPARITY(NLW_mem_reg_bram_0_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(img_in_data_full_n),
        .ENBWREN(1'b1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_mem_reg_bram_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_bram_0_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({Loop_loop_height_proc20_U0_img_in_data_write,Loop_loop_height_proc20_U0_img_in_data_write,Loop_loop_height_proc20_U0_img_in_data_write,Loop_loop_height_proc20_U0_img_in_data_write}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT5 #(
    .INIT(32'h2AFF8000)) 
    mem_reg_bram_0_i_1
       (.I0(mem_reg_bram_0_i_13_n_4),
        .I1(mem_reg_bram_0_i_14_n_4),
        .I2(raddr[9]),
        .I3(pop),
        .I4(raddr[10]),
        .O(rnext[10]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT4 #(
    .INIT(16'h2F80)) 
    mem_reg_bram_0_i_10
       (.I0(mem_reg_bram_0_i_13_n_4),
        .I1(raddr[0]),
        .I2(pop),
        .I3(raddr[1]),
        .O(rnext[1]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'h38)) 
    mem_reg_bram_0_i_11
       (.I0(mem_reg_bram_0_i_13_n_4),
        .I1(pop),
        .I2(raddr[0]),
        .O(rnext[0]));
  LUT5 #(
    .INIT(32'hFFFFFFF7)) 
    mem_reg_bram_0_i_13
       (.I0(raddr[9]),
        .I1(raddr[10]),
        .I2(raddr[0]),
        .I3(mem_reg_bram_0_i_17__0_n_4),
        .I4(mem_reg_bram_0_i_18_n_4),
        .O(mem_reg_bram_0_i_13_n_4));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_bram_0_i_14
       (.I0(raddr[8]),
        .I1(raddr[7]),
        .I2(raddr[6]),
        .I3(mem_reg_bram_0_i_15_n_4),
        .O(mem_reg_bram_0_i_14_n_4));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    mem_reg_bram_0_i_15
       (.I0(raddr[5]),
        .I1(raddr[4]),
        .I2(raddr[3]),
        .I3(raddr[0]),
        .I4(raddr[1]),
        .I5(raddr[2]),
        .O(mem_reg_bram_0_i_15_n_4));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    mem_reg_bram_0_i_16
       (.I0(raddr[2]),
        .I1(raddr[1]),
        .I2(raddr[0]),
        .I3(raddr[3]),
        .I4(raddr[4]),
        .O(mem_reg_bram_0_i_16_n_4));
  LUT4 #(
    .INIT(16'h7FFF)) 
    mem_reg_bram_0_i_17__0
       (.I0(raddr[6]),
        .I1(raddr[5]),
        .I2(raddr[8]),
        .I3(raddr[1]),
        .O(mem_reg_bram_0_i_17__0_n_4));
  LUT4 #(
    .INIT(16'hDFFF)) 
    mem_reg_bram_0_i_18
       (.I0(raddr[2]),
        .I1(raddr[7]),
        .I2(raddr[4]),
        .I3(raddr[3]),
        .O(mem_reg_bram_0_i_18_n_4));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT4 #(
    .INIT(16'h2F80)) 
    mem_reg_bram_0_i_2
       (.I0(mem_reg_bram_0_i_13_n_4),
        .I1(mem_reg_bram_0_i_14_n_4),
        .I2(pop),
        .I3(raddr[9]),
        .O(rnext[9]));
  LUT6 #(
    .INIT(64'h2AAAFFFF80000000)) 
    mem_reg_bram_0_i_3
       (.I0(mem_reg_bram_0_i_13_n_4),
        .I1(mem_reg_bram_0_i_15_n_4),
        .I2(raddr[6]),
        .I3(raddr[7]),
        .I4(pop),
        .I5(raddr[8]),
        .O(rnext[8]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    mem_reg_bram_0_i_4
       (.I0(mem_reg_bram_0_i_15_n_4),
        .I1(raddr[6]),
        .I2(pop),
        .I3(raddr[7]),
        .O(rnext[7]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT4 #(
    .INIT(16'h2F80)) 
    mem_reg_bram_0_i_5
       (.I0(mem_reg_bram_0_i_13_n_4),
        .I1(mem_reg_bram_0_i_15_n_4),
        .I2(pop),
        .I3(raddr[6]),
        .O(rnext[6]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT4 #(
    .INIT(16'h8F20)) 
    mem_reg_bram_0_i_6
       (.I0(mem_reg_bram_0_i_13_n_4),
        .I1(mem_reg_bram_0_i_16_n_4),
        .I2(pop),
        .I3(raddr[5]),
        .O(rnext[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_bram_0_i_7
       (.I0(\raddr[4]_i_1_n_4 ),
        .I1(pop),
        .I2(raddr[4]),
        .O(rnext[4]));
  LUT6 #(
    .INIT(64'h2AAAFFFF80000000)) 
    mem_reg_bram_0_i_8
       (.I0(mem_reg_bram_0_i_13_n_4),
        .I1(raddr[2]),
        .I2(raddr[1]),
        .I3(raddr[0]),
        .I4(pop),
        .I5(raddr[3]),
        .O(rnext[3]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT5 #(
    .INIT(32'h2AFF8000)) 
    mem_reg_bram_0_i_9
       (.I0(mem_reg_bram_0_i_13_n_4),
        .I1(raddr[0]),
        .I2(raddr[1]),
        .I3(pop),
        .I4(raddr[2]),
        .O(rnext[2]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d6" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d6" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "46056" *) 
  (* RTL_RAM_NAME = "img_in_data_U/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "18" *) 
  (* bram_slice_end = "23" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    mem_reg_bram_1
       (.ADDRARDADDR({waddr,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({rnext,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_mem_reg_bram_1_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_mem_reg_bram_1_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_mem_reg_bram_1_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_mem_reg_bram_1_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,if_din[23:18]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(NLW_mem_reg_bram_1_DOUTADOUT_UNCONNECTED[15:0]),
        .DOUTBDOUT({NLW_mem_reg_bram_1_DOUTBDOUT_UNCONNECTED[15:6],q_buf[23:18]}),
        .DOUTPADOUTP(NLW_mem_reg_bram_1_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_mem_reg_bram_1_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(img_in_data_full_n),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({Loop_loop_height_proc20_U0_img_in_data_write,Loop_loop_height_proc20_U0_img_in_data_write}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 p_0_out_carry
       (.CI(usedw_reg[0]),
        .CI_TOP(1'b0),
        .CO({p_0_out_carry_n_4,p_0_out_carry_n_5,p_0_out_carry_n_6,p_0_out_carry_n_7,p_0_out_carry_n_8,p_0_out_carry_n_9,p_0_out_carry_n_10,p_0_out_carry_n_11}),
        .DI({usedw_reg[7:1],p_0_out_carry_i_1__0_n_4}),
        .O({p_0_out_carry_n_12,p_0_out_carry_n_13,p_0_out_carry_n_14,p_0_out_carry_n_15,p_0_out_carry_n_16,p_0_out_carry_n_17,p_0_out_carry_n_18,p_0_out_carry_n_19}),
        .S({p_0_out_carry_i_2__0_n_4,p_0_out_carry_i_3__0_n_4,p_0_out_carry_i_4__0_n_4,p_0_out_carry_i_5__0_n_4,p_0_out_carry_i_6__0_n_4,p_0_out_carry_i_7__0_n_4,p_0_out_carry_i_8__0_n_4,p_0_out_carry_i_9_n_4}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 p_0_out_carry__0
       (.CI(p_0_out_carry_n_4),
        .CI_TOP(1'b0),
        .CO({NLW_p_0_out_carry__0_CO_UNCONNECTED[7:1],p_0_out_carry__0_n_11}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,usedw_reg[8]}),
        .O({NLW_p_0_out_carry__0_O_UNCONNECTED[7:2],p_0_out_carry__0_n_18,p_0_out_carry__0_n_19}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_0_out_carry__0_i_1_n_4,p_0_out_carry__0_i_2_n_4}));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_1
       (.I0(usedw_reg[9]),
        .I1(usedw_reg[10]),
        .O(p_0_out_carry__0_i_1_n_4));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_2
       (.I0(usedw_reg[8]),
        .I1(usedw_reg[9]),
        .O(p_0_out_carry__0_i_2_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    p_0_out_carry_i_1__0
       (.I0(usedw_reg[1]),
        .O(p_0_out_carry_i_1__0_n_4));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_2__0
       (.I0(usedw_reg[7]),
        .I1(usedw_reg[8]),
        .O(p_0_out_carry_i_2__0_n_4));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_3__0
       (.I0(usedw_reg[6]),
        .I1(usedw_reg[7]),
        .O(p_0_out_carry_i_3__0_n_4));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_4__0
       (.I0(usedw_reg[5]),
        .I1(usedw_reg[6]),
        .O(p_0_out_carry_i_4__0_n_4));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_5__0
       (.I0(usedw_reg[4]),
        .I1(usedw_reg[5]),
        .O(p_0_out_carry_i_5__0_n_4));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_6__0
       (.I0(usedw_reg[3]),
        .I1(usedw_reg[4]),
        .O(p_0_out_carry_i_6__0_n_4));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_7__0
       (.I0(usedw_reg[2]),
        .I1(usedw_reg[3]),
        .O(p_0_out_carry_i_7__0_n_4));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_8__0
       (.I0(usedw_reg[1]),
        .I1(usedw_reg[2]),
        .O(p_0_out_carry_i_8__0_n_4));
  LUT3 #(
    .INIT(8'h65)) 
    p_0_out_carry_i_9
       (.I0(usedw_reg[1]),
        .I1(pop),
        .I2(Loop_loop_height_proc20_U0_img_in_data_write),
        .O(p_0_out_carry_i_9_n_4));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    p_i_1
       (.I0(q_tmp[15]),
        .I1(q_buf[15]),
        .I2(show_ahead),
        .O(\q_tmp_reg[15]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    p_i_1__0
       (.I0(q_tmp[23]),
        .I1(q_buf[23]),
        .I2(show_ahead),
        .O(\q_tmp_reg[23]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    p_i_2
       (.I0(q_tmp[7]),
        .I1(q_buf[7]),
        .I2(show_ahead),
        .O(B[7]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    p_i_2__0
       (.I0(q_tmp[14]),
        .I1(q_buf[14]),
        .I2(show_ahead),
        .O(\q_tmp_reg[15]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    p_i_2__1
       (.I0(q_tmp[22]),
        .I1(q_buf[22]),
        .I2(show_ahead),
        .O(\q_tmp_reg[23]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    p_i_3
       (.I0(q_tmp[6]),
        .I1(q_buf[6]),
        .I2(show_ahead),
        .O(B[6]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    p_i_3__0
       (.I0(q_tmp[13]),
        .I1(q_buf[13]),
        .I2(show_ahead),
        .O(\q_tmp_reg[15]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    p_i_3__1
       (.I0(q_tmp[21]),
        .I1(q_buf[21]),
        .I2(show_ahead),
        .O(\q_tmp_reg[23]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    p_i_4
       (.I0(q_tmp[5]),
        .I1(q_buf[5]),
        .I2(show_ahead),
        .O(B[5]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    p_i_4__0
       (.I0(q_tmp[12]),
        .I1(q_buf[12]),
        .I2(show_ahead),
        .O(\q_tmp_reg[15]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    p_i_4__1
       (.I0(q_tmp[20]),
        .I1(q_buf[20]),
        .I2(show_ahead),
        .O(\q_tmp_reg[23]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    p_i_5
       (.I0(q_tmp[4]),
        .I1(q_buf[4]),
        .I2(show_ahead),
        .O(B[4]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    p_i_5__0
       (.I0(q_tmp[11]),
        .I1(q_buf[11]),
        .I2(show_ahead),
        .O(\q_tmp_reg[15]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    p_i_5__1
       (.I0(q_tmp[19]),
        .I1(q_buf[19]),
        .I2(show_ahead),
        .O(\q_tmp_reg[23]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    p_i_6
       (.I0(q_tmp[3]),
        .I1(q_buf[3]),
        .I2(show_ahead),
        .O(B[3]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    p_i_6__0
       (.I0(q_tmp[10]),
        .I1(q_buf[10]),
        .I2(show_ahead),
        .O(\q_tmp_reg[15]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    p_i_6__1
       (.I0(q_tmp[18]),
        .I1(q_buf[18]),
        .I2(show_ahead),
        .O(\q_tmp_reg[23]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    p_i_7
       (.I0(q_tmp[2]),
        .I1(q_buf[2]),
        .I2(show_ahead),
        .O(B[2]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    p_i_7__0
       (.I0(q_tmp[9]),
        .I1(q_buf[9]),
        .I2(show_ahead),
        .O(\q_tmp_reg[15]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    p_i_7__1
       (.I0(q_tmp[17]),
        .I1(q_buf[17]),
        .I2(show_ahead),
        .O(\q_tmp_reg[23]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    p_i_8
       (.I0(q_tmp[1]),
        .I1(q_buf[1]),
        .I2(show_ahead),
        .O(B[1]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    p_i_8__0
       (.I0(q_tmp[8]),
        .I1(q_buf[8]),
        .I2(show_ahead),
        .O(\q_tmp_reg[15]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    p_i_8__1
       (.I0(q_tmp[16]),
        .I1(q_buf[16]),
        .I2(show_ahead),
        .O(\q_tmp_reg[23]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    p_i_9
       (.I0(q_tmp[0]),
        .I1(q_buf[0]),
        .I2(show_ahead),
        .O(B[0]));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[0] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc20_U0_img_in_data_write),
        .D(if_din[0]),
        .Q(q_tmp[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[10] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc20_U0_img_in_data_write),
        .D(if_din[10]),
        .Q(q_tmp[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[11] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc20_U0_img_in_data_write),
        .D(if_din[11]),
        .Q(q_tmp[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[12] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc20_U0_img_in_data_write),
        .D(if_din[12]),
        .Q(q_tmp[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[13] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc20_U0_img_in_data_write),
        .D(if_din[13]),
        .Q(q_tmp[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[14] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc20_U0_img_in_data_write),
        .D(if_din[14]),
        .Q(q_tmp[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[15] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc20_U0_img_in_data_write),
        .D(if_din[15]),
        .Q(q_tmp[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[16] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc20_U0_img_in_data_write),
        .D(if_din[16]),
        .Q(q_tmp[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[17] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc20_U0_img_in_data_write),
        .D(if_din[17]),
        .Q(q_tmp[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[18] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc20_U0_img_in_data_write),
        .D(if_din[18]),
        .Q(q_tmp[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[19] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc20_U0_img_in_data_write),
        .D(if_din[19]),
        .Q(q_tmp[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[1] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc20_U0_img_in_data_write),
        .D(if_din[1]),
        .Q(q_tmp[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[20] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc20_U0_img_in_data_write),
        .D(if_din[20]),
        .Q(q_tmp[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[21] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc20_U0_img_in_data_write),
        .D(if_din[21]),
        .Q(q_tmp[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[22] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc20_U0_img_in_data_write),
        .D(if_din[22]),
        .Q(q_tmp[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[23] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc20_U0_img_in_data_write),
        .D(if_din[23]),
        .Q(q_tmp[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[2] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc20_U0_img_in_data_write),
        .D(if_din[2]),
        .Q(q_tmp[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[3] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc20_U0_img_in_data_write),
        .D(if_din[3]),
        .Q(q_tmp[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[4] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc20_U0_img_in_data_write),
        .D(if_din[4]),
        .Q(q_tmp[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[5] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc20_U0_img_in_data_write),
        .D(if_din[5]),
        .Q(q_tmp[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[6] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc20_U0_img_in_data_write),
        .D(if_din[6]),
        .Q(q_tmp[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[7] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc20_U0_img_in_data_write),
        .D(if_din[7]),
        .Q(q_tmp[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[8] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc20_U0_img_in_data_write),
        .D(if_din[8]),
        .Q(q_tmp[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[9] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc20_U0_img_in_data_write),
        .D(if_din[9]),
        .Q(q_tmp[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \raddr[0]_i_1 
       (.I0(mem_reg_bram_0_i_13_n_4),
        .I1(raddr[0]),
        .O(\raddr[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \raddr[1]_i_1 
       (.I0(mem_reg_bram_0_i_13_n_4),
        .I1(raddr[1]),
        .I2(raddr[0]),
        .O(\raddr[1]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \raddr[2]_i_1 
       (.I0(mem_reg_bram_0_i_13_n_4),
        .I1(raddr[0]),
        .I2(raddr[1]),
        .I3(raddr[2]),
        .O(\raddr[2]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \raddr[3]_i_1 
       (.I0(mem_reg_bram_0_i_13_n_4),
        .I1(raddr[2]),
        .I2(raddr[1]),
        .I3(raddr[0]),
        .I4(raddr[3]),
        .O(\raddr[3]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'h2AAAAAAA80000000)) 
    \raddr[4]_i_1 
       (.I0(mem_reg_bram_0_i_13_n_4),
        .I1(raddr[3]),
        .I2(raddr[0]),
        .I3(raddr[1]),
        .I4(raddr[2]),
        .I5(raddr[4]),
        .O(\raddr[4]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'h82)) 
    \raddr[5]_i_1 
       (.I0(mem_reg_bram_0_i_13_n_4),
        .I1(mem_reg_bram_0_i_16_n_4),
        .I2(raddr[5]),
        .O(\raddr[5]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \raddr[6]_i_1 
       (.I0(mem_reg_bram_0_i_13_n_4),
        .I1(mem_reg_bram_0_i_15_n_4),
        .I2(raddr[6]),
        .O(\raddr[6]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \raddr[7]_i_1__0 
       (.I0(raddr[7]),
        .I1(mem_reg_bram_0_i_15_n_4),
        .I2(raddr[6]),
        .O(\raddr[7]_i_1__0_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[0]_i_1_n_4 ),
        .Q(raddr[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[10]),
        .Q(raddr[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[1]_i_1_n_4 ),
        .Q(raddr[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[2]_i_1_n_4 ),
        .Q(raddr[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[3]_i_1_n_4 ),
        .Q(raddr[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[4]_i_1_n_4 ),
        .Q(raddr[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[5]_i_1_n_4 ),
        .Q(raddr[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[6]_i_1_n_4 ),
        .Q(raddr[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[7]_i_1__0_n_4 ),
        .Q(raddr[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[8]),
        .Q(raddr[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[9]),
        .Q(raddr[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT4 #(
    .INIT(16'h4004)) 
    show_ahead_i_1
       (.I0(empty_n_i_2_n_4),
        .I1(Loop_loop_height_proc20_U0_img_in_data_write),
        .I2(usedw_reg[0]),
        .I3(pop),
        .O(show_ahead0));
  FDRE #(
    .INIT(1'b0)) 
    show_ahead_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(show_ahead0),
        .Q(show_ahead),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \usedw[0]_i_1 
       (.I0(usedw_reg[0]),
        .O(\usedw[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\usedw[0]_i_1_n_4 ),
        .Q(usedw_reg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_out_carry__0_n_18),
        .Q(usedw_reg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_out_carry_n_19),
        .Q(usedw_reg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_out_carry_n_18),
        .Q(usedw_reg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_out_carry_n_17),
        .Q(usedw_reg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_out_carry_n_16),
        .Q(usedw_reg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_out_carry_n_15),
        .Q(usedw_reg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_out_carry_n_14),
        .Q(usedw_reg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_out_carry_n_13),
        .Q(usedw_reg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_out_carry_n_12),
        .Q(usedw_reg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_out_carry__0_n_19),
        .Q(usedw_reg[9]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h3323333333333333)) 
    \waddr[0]_i_1 
       (.I0(\waddr[10]_i_2_n_4 ),
        .I1(waddr[0]),
        .I2(waddr[8]),
        .I3(waddr[7]),
        .I4(waddr[10]),
        .I5(waddr[9]),
        .O(\waddr[0]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hCC6CCCCCCCCCCC4C)) 
    \waddr[10]_i_1 
       (.I0(waddr[9]),
        .I1(waddr[10]),
        .I2(waddr[8]),
        .I3(\waddr[10]_i_2_n_4 ),
        .I4(waddr[7]),
        .I5(waddr[0]),
        .O(\waddr[10]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \waddr[10]_i_2 
       (.I0(waddr[5]),
        .I1(waddr[6]),
        .I2(waddr[3]),
        .I3(waddr[4]),
        .I4(waddr[2]),
        .I5(waddr[1]),
        .O(\waddr[10]_i_2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT4 #(
    .INIT(16'h0FB0)) 
    \waddr[1]_i_1 
       (.I0(\waddr[2]_i_2_n_4 ),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .O(\waddr[1]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT4 #(
    .INIT(16'h4FA0)) 
    \waddr[2]_i_1 
       (.I0(waddr[0]),
        .I1(\waddr[2]_i_2_n_4 ),
        .I2(waddr[1]),
        .I3(waddr[2]),
        .O(\waddr[2]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'hFFFFF7FF)) 
    \waddr[2]_i_2 
       (.I0(waddr[9]),
        .I1(waddr[10]),
        .I2(waddr[7]),
        .I3(waddr[8]),
        .I4(\waddr[2]_i_3_n_4 ),
        .O(\waddr[2]_i_2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \waddr[2]_i_3 
       (.I0(waddr[4]),
        .I1(waddr[3]),
        .I2(waddr[6]),
        .I3(waddr[5]),
        .O(\waddr[2]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'hAFB0A0B0A0B0A0B0)) 
    \waddr[3]_i_1 
       (.I0(\waddr[4]_i_2_n_4 ),
        .I1(waddr[4]),
        .I2(waddr[3]),
        .I3(waddr[0]),
        .I4(waddr[2]),
        .I5(waddr[1]),
        .O(\waddr[3]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hAAAAFFFFC0000000)) 
    \waddr[4]_i_1 
       (.I0(\waddr[4]_i_2_n_4 ),
        .I1(waddr[1]),
        .I2(waddr[2]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .I5(waddr[4]),
        .O(\waddr[4]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF15FFFFFF)) 
    \waddr[4]_i_2 
       (.I0(waddr[0]),
        .I1(waddr[5]),
        .I2(waddr[6]),
        .I3(waddr[1]),
        .I4(waddr[2]),
        .I5(\waddr[5]_i_3_n_4 ),
        .O(\waddr[4]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hF0F0F0F0F0FCF01C)) 
    \waddr[5]_i_1 
       (.I0(waddr[6]),
        .I1(waddr[0]),
        .I2(waddr[5]),
        .I3(\waddr[5]_i_2_n_4 ),
        .I4(\waddr[5]_i_3_n_4 ),
        .I5(\waddr[5]_i_4_n_4 ),
        .O(\waddr[5]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \waddr[5]_i_2 
       (.I0(waddr[1]),
        .I1(waddr[2]),
        .O(\waddr[5]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'h0000F7FF)) 
    \waddr[5]_i_3 
       (.I0(waddr[9]),
        .I1(waddr[10]),
        .I2(waddr[7]),
        .I3(waddr[8]),
        .I4(waddr[0]),
        .O(\waddr[5]_i_3_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \waddr[5]_i_4 
       (.I0(waddr[3]),
        .I1(waddr[4]),
        .O(\waddr[5]_i_4_n_4 ));
  LUT6 #(
    .INIT(64'hF858F0F0F0F0F0F0)) 
    \waddr[6]_i_1 
       (.I0(waddr[5]),
        .I1(\waddr[6]_i_2_n_4 ),
        .I2(waddr[6]),
        .I3(\waddr[6]_i_3_n_4 ),
        .I4(waddr[4]),
        .I5(waddr[3]),
        .O(\waddr[6]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \waddr[6]_i_2 
       (.I0(waddr[0]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .O(\waddr[6]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF51555555)) 
    \waddr[6]_i_3 
       (.I0(waddr[0]),
        .I1(waddr[8]),
        .I2(waddr[7]),
        .I3(waddr[10]),
        .I4(waddr[9]),
        .I5(\waddr[5]_i_2_n_4 ),
        .O(\waddr[6]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \waddr[7]_i_1 
       (.I0(\waddr[7]_i_2_n_4 ),
        .I1(waddr[7]),
        .O(\waddr[7]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    \waddr[7]_i_2 
       (.I0(waddr[1]),
        .I1(waddr[2]),
        .I2(\waddr[5]_i_4_n_4 ),
        .I3(waddr[6]),
        .I4(waddr[5]),
        .I5(waddr[0]),
        .O(\waddr[7]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hCCCCCCCC686C6C6C)) 
    \waddr[8]_i_1 
       (.I0(waddr[0]),
        .I1(waddr[8]),
        .I2(waddr[7]),
        .I3(waddr[9]),
        .I4(waddr[10]),
        .I5(\waddr[10]_i_2_n_4 ),
        .O(\waddr[8]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hCC3CCCCCCCCCCC4C)) 
    \waddr[9]_i_1 
       (.I0(waddr[10]),
        .I1(waddr[9]),
        .I2(waddr[8]),
        .I3(\waddr[10]_i_2_n_4 ),
        .I4(waddr[7]),
        .I5(waddr[0]),
        .O(\waddr[9]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc20_U0_img_in_data_write),
        .D(\waddr[0]_i_1_n_4 ),
        .Q(waddr[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[10] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc20_U0_img_in_data_write),
        .D(\waddr[10]_i_1_n_4 ),
        .Q(waddr[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc20_U0_img_in_data_write),
        .D(\waddr[1]_i_1_n_4 ),
        .Q(waddr[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc20_U0_img_in_data_write),
        .D(\waddr[2]_i_1_n_4 ),
        .Q(waddr[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc20_U0_img_in_data_write),
        .D(\waddr[3]_i_1_n_4 ),
        .Q(waddr[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc20_U0_img_in_data_write),
        .D(\waddr[4]_i_1_n_4 ),
        .Q(waddr[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc20_U0_img_in_data_write),
        .D(\waddr[5]_i_1_n_4 ),
        .Q(waddr[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc20_U0_img_in_data_write),
        .D(\waddr[6]_i_1_n_4 ),
        .Q(waddr[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[7] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc20_U0_img_in_data_write),
        .D(\waddr[7]_i_1_n_4 ),
        .Q(waddr[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[8] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc20_U0_img_in_data_write),
        .D(\waddr[8]_i_1_n_4 ),
        .Q(waddr[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[9] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc20_U0_img_in_data_write),
        .D(\waddr[9]_i_1_n_4 ),
        .Q(waddr[9]),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "overlaystream_fifo_w24_d1920_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_fifo_w24_d1920_A_2
   (ap_rst_n_inv,
    img_out_data_empty_n,
    img_out_data_full_n,
    pop,
    Q,
    ap_clk,
    ap_rst_n,
    push,
    B_V_data_1_sel_wr01_out,
    if_din,
    E);
  output ap_rst_n_inv;
  output img_out_data_empty_n;
  output img_out_data_full_n;
  output pop;
  output [23:0]Q;
  input ap_clk;
  input ap_rst_n;
  input push;
  input B_V_data_1_sel_wr01_out;
  input [23:0]if_din;
  input [0:0]E;

  wire B_V_data_1_sel_wr01_out;
  wire [0:0]E;
  wire [23:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire \dout_buf[0]_i_1_n_4 ;
  wire \dout_buf[10]_i_1_n_4 ;
  wire \dout_buf[11]_i_1_n_4 ;
  wire \dout_buf[12]_i_1_n_4 ;
  wire \dout_buf[13]_i_1_n_4 ;
  wire \dout_buf[14]_i_1_n_4 ;
  wire \dout_buf[15]_i_1_n_4 ;
  wire \dout_buf[16]_i_1_n_4 ;
  wire \dout_buf[17]_i_1_n_4 ;
  wire \dout_buf[18]_i_1_n_4 ;
  wire \dout_buf[19]_i_1_n_4 ;
  wire \dout_buf[1]_i_1_n_4 ;
  wire \dout_buf[20]_i_1_n_4 ;
  wire \dout_buf[21]_i_1_n_4 ;
  wire \dout_buf[22]_i_1_n_4 ;
  wire \dout_buf[23]_i_1_n_4 ;
  wire \dout_buf[2]_i_1_n_4 ;
  wire \dout_buf[3]_i_1_n_4 ;
  wire \dout_buf[4]_i_1_n_4 ;
  wire \dout_buf[5]_i_1_n_4 ;
  wire \dout_buf[6]_i_1_n_4 ;
  wire \dout_buf[7]_i_1_n_4 ;
  wire \dout_buf[8]_i_1_n_4 ;
  wire \dout_buf[9]_i_1_n_4 ;
  wire dout_valid_i_1_n_4;
  wire empty_n;
  wire empty_n_i_1__1_n_4;
  wire empty_n_i_2__1_n_4;
  wire empty_n_i_3__1_n_4;
  wire empty_n_i_4_n_4;
  wire full_n_i_1__1_n_4;
  wire full_n_i_3__1_n_4;
  wire full_n_i_4__1_n_4;
  wire [23:0]if_din;
  wire img_out_data_empty_n;
  wire img_out_data_full_n;
  wire mem_reg_bram_0_i_18__1_n_4;
  wire mem_reg_bram_0_i_19_n_4;
  wire mem_reg_bram_0_i_20_n_4;
  wire mem_reg_bram_0_i_21_n_4;
  wire mem_reg_bram_0_i_63_n_4;
  wire mem_reg_bram_0_i_64_n_4;
  wire p_0_out_carry__0_i_1__1_n_4;
  wire p_0_out_carry__0_i_2__1_n_4;
  wire p_0_out_carry__0_n_11;
  wire p_0_out_carry__0_n_18;
  wire p_0_out_carry__0_n_19;
  wire p_0_out_carry_i_1_n_4;
  wire p_0_out_carry_i_2_n_4;
  wire p_0_out_carry_i_3_n_4;
  wire p_0_out_carry_i_4_n_4;
  wire p_0_out_carry_i_5_n_4;
  wire p_0_out_carry_i_6_n_4;
  wire p_0_out_carry_i_7_n_4;
  wire p_0_out_carry_i_8_n_4;
  wire p_0_out_carry_i_9__1_n_4;
  wire p_0_out_carry_n_10;
  wire p_0_out_carry_n_11;
  wire p_0_out_carry_n_12;
  wire p_0_out_carry_n_13;
  wire p_0_out_carry_n_14;
  wire p_0_out_carry_n_15;
  wire p_0_out_carry_n_16;
  wire p_0_out_carry_n_17;
  wire p_0_out_carry_n_18;
  wire p_0_out_carry_n_19;
  wire p_0_out_carry_n_4;
  wire p_0_out_carry_n_5;
  wire p_0_out_carry_n_6;
  wire p_0_out_carry_n_7;
  wire p_0_out_carry_n_8;
  wire p_0_out_carry_n_9;
  wire p_1_in;
  wire pop;
  wire push;
  wire [23:0]q_buf;
  wire [23:0]q_tmp;
  wire [10:0]raddr;
  wire \raddr[0]_i_1__1_n_4 ;
  wire \raddr[1]_i_1__1_n_4 ;
  wire \raddr[2]_i_1__1_n_4 ;
  wire \raddr[3]_i_1__1_n_4 ;
  wire \raddr[4]_i_1__1_n_4 ;
  wire \raddr[5]_i_1__1_n_4 ;
  wire \raddr[6]_i_1__1_n_4 ;
  wire \raddr[7]_i_2_n_4 ;
  wire [10:0]rnext;
  wire show_ahead;
  wire show_ahead0;
  wire \usedw[0]_i_1__1_n_4 ;
  wire [10:0]usedw_reg;
  wire [10:0]waddr;
  wire \waddr[0]_i_1__1_n_4 ;
  wire \waddr[10]_i_1__1_n_4 ;
  wire \waddr[10]_i_2__1_n_4 ;
  wire \waddr[1]_i_1__1_n_4 ;
  wire \waddr[2]_i_1__1_n_4 ;
  wire \waddr[2]_i_2__1_n_4 ;
  wire \waddr[2]_i_3__1_n_4 ;
  wire \waddr[3]_i_1__1_n_4 ;
  wire \waddr[4]_i_1__1_n_4 ;
  wire \waddr[4]_i_2__1_n_4 ;
  wire \waddr[5]_i_1__1_n_4 ;
  wire \waddr[5]_i_2__1_n_4 ;
  wire \waddr[5]_i_3__1_n_4 ;
  wire \waddr[5]_i_4__1_n_4 ;
  wire \waddr[6]_i_1__1_n_4 ;
  wire \waddr[6]_i_2__1_n_4 ;
  wire \waddr[6]_i_3__1_n_4 ;
  wire \waddr[7]_i_1__1_n_4 ;
  wire \waddr[7]_i_2__1_n_4 ;
  wire \waddr[8]_i_1__1_n_4 ;
  wire \waddr[9]_i_1__1_n_4 ;
  wire NLW_mem_reg_bram_0_CASOUTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_bram_0_CASOUTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_bram_0_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_bram_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_mem_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_mem_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_mem_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_mem_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [31:0]NLW_mem_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [31:16]NLW_mem_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_mem_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [3:2]NLW_mem_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_bram_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_bram_0_RDADDRECC_UNCONNECTED;
  wire [15:0]NLW_mem_reg_bram_1_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_mem_reg_bram_1_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_mem_reg_bram_1_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_mem_reg_bram_1_CASDOUTPB_UNCONNECTED;
  wire [15:0]NLW_mem_reg_bram_1_DOUTADOUT_UNCONNECTED;
  wire [15:6]NLW_mem_reg_bram_1_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_mem_reg_bram_1_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_mem_reg_bram_1_DOUTPBDOUTP_UNCONNECTED;
  wire [7:1]NLW_p_0_out_carry__0_CO_UNCONNECTED;
  wire [7:2]NLW_p_0_out_carry__0_O_UNCONNECTED;

  LUT1 #(
    .INIT(2'h1)) 
    \B_V_data_1_state[1]_i_1 
       (.I0(ap_rst_n),
        .O(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[0]_i_1 
       (.I0(q_tmp[0]),
        .I1(q_buf[0]),
        .I2(show_ahead),
        .O(\dout_buf[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[10]_i_1 
       (.I0(q_tmp[10]),
        .I1(q_buf[10]),
        .I2(show_ahead),
        .O(\dout_buf[10]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[11]_i_1 
       (.I0(q_tmp[11]),
        .I1(q_buf[11]),
        .I2(show_ahead),
        .O(\dout_buf[11]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[12]_i_1 
       (.I0(q_tmp[12]),
        .I1(q_buf[12]),
        .I2(show_ahead),
        .O(\dout_buf[12]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[13]_i_1 
       (.I0(q_tmp[13]),
        .I1(q_buf[13]),
        .I2(show_ahead),
        .O(\dout_buf[13]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[14]_i_1 
       (.I0(q_tmp[14]),
        .I1(q_buf[14]),
        .I2(show_ahead),
        .O(\dout_buf[14]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[15]_i_1 
       (.I0(q_tmp[15]),
        .I1(q_buf[15]),
        .I2(show_ahead),
        .O(\dout_buf[15]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[16]_i_1 
       (.I0(q_tmp[16]),
        .I1(q_buf[16]),
        .I2(show_ahead),
        .O(\dout_buf[16]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[17]_i_1 
       (.I0(q_tmp[17]),
        .I1(q_buf[17]),
        .I2(show_ahead),
        .O(\dout_buf[17]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[18]_i_1 
       (.I0(q_tmp[18]),
        .I1(q_buf[18]),
        .I2(show_ahead),
        .O(\dout_buf[18]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[19]_i_1 
       (.I0(q_tmp[19]),
        .I1(q_buf[19]),
        .I2(show_ahead),
        .O(\dout_buf[19]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[1]_i_1 
       (.I0(q_tmp[1]),
        .I1(q_buf[1]),
        .I2(show_ahead),
        .O(\dout_buf[1]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[20]_i_1 
       (.I0(q_tmp[20]),
        .I1(q_buf[20]),
        .I2(show_ahead),
        .O(\dout_buf[20]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[21]_i_1 
       (.I0(q_tmp[21]),
        .I1(q_buf[21]),
        .I2(show_ahead),
        .O(\dout_buf[21]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[22]_i_1 
       (.I0(q_tmp[22]),
        .I1(q_buf[22]),
        .I2(show_ahead),
        .O(\dout_buf[22]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[23]_i_1 
       (.I0(q_tmp[23]),
        .I1(q_buf[23]),
        .I2(show_ahead),
        .O(\dout_buf[23]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[2]_i_1 
       (.I0(q_tmp[2]),
        .I1(q_buf[2]),
        .I2(show_ahead),
        .O(\dout_buf[2]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[3]_i_1 
       (.I0(q_tmp[3]),
        .I1(q_buf[3]),
        .I2(show_ahead),
        .O(\dout_buf[3]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[4]_i_1 
       (.I0(q_tmp[4]),
        .I1(q_buf[4]),
        .I2(show_ahead),
        .O(\dout_buf[4]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[5]_i_1 
       (.I0(q_tmp[5]),
        .I1(q_buf[5]),
        .I2(show_ahead),
        .O(\dout_buf[5]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[6]_i_1 
       (.I0(q_tmp[6]),
        .I1(q_buf[6]),
        .I2(show_ahead),
        .O(\dout_buf[6]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[7]_i_1 
       (.I0(q_tmp[7]),
        .I1(q_buf[7]),
        .I2(show_ahead),
        .O(\dout_buf[7]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[8]_i_1 
       (.I0(q_tmp[8]),
        .I1(q_buf[8]),
        .I2(show_ahead),
        .O(\dout_buf[8]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[9]_i_1 
       (.I0(q_tmp[9]),
        .I1(q_buf[9]),
        .I2(show_ahead),
        .O(\dout_buf[9]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[0]_i_1_n_4 ),
        .Q(Q[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[10]_i_1_n_4 ),
        .Q(Q[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[11]_i_1_n_4 ),
        .Q(Q[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[12]_i_1_n_4 ),
        .Q(Q[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[13]_i_1_n_4 ),
        .Q(Q[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[14]_i_1_n_4 ),
        .Q(Q[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[15]_i_1_n_4 ),
        .Q(Q[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[16]_i_1_n_4 ),
        .Q(Q[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[17]_i_1_n_4 ),
        .Q(Q[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[18]_i_1_n_4 ),
        .Q(Q[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[19]_i_1_n_4 ),
        .Q(Q[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[1]_i_1_n_4 ),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[20]_i_1_n_4 ),
        .Q(Q[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[21]_i_1_n_4 ),
        .Q(Q[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[22]_i_1_n_4 ),
        .Q(Q[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[23]_i_1_n_4 ),
        .Q(Q[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[2]_i_1_n_4 ),
        .Q(Q[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[3]_i_1_n_4 ),
        .Q(Q[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[4]_i_1_n_4 ),
        .Q(Q[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[5]_i_1_n_4 ),
        .Q(Q[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[6]_i_1_n_4 ),
        .Q(Q[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[7]_i_1_n_4 ),
        .Q(Q[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[8]_i_1_n_4 ),
        .Q(Q[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[9]_i_1_n_4 ),
        .Q(Q[9]),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hF2)) 
    dout_valid_i_1
       (.I0(img_out_data_empty_n),
        .I1(B_V_data_1_sel_wr01_out),
        .I2(empty_n),
        .O(dout_valid_i_1_n_4));
  FDRE #(
    .INIT(1'b0)) 
    dout_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_valid_i_1_n_4),
        .Q(img_out_data_empty_n),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT5 #(
    .INIT(32'hFFDF0FD0)) 
    empty_n_i_1__1
       (.I0(usedw_reg[0]),
        .I1(empty_n_i_2__1_n_4),
        .I2(pop),
        .I3(push),
        .I4(empty_n),
        .O(empty_n_i_1__1_n_4));
  LUT4 #(
    .INIT(16'hFFFE)) 
    empty_n_i_2__1
       (.I0(usedw_reg[1]),
        .I1(usedw_reg[2]),
        .I2(empty_n_i_3__1_n_4),
        .I3(empty_n_i_4_n_4),
        .O(empty_n_i_2__1_n_4));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    empty_n_i_3__1
       (.I0(usedw_reg[10]),
        .I1(usedw_reg[9]),
        .I2(usedw_reg[3]),
        .I3(usedw_reg[4]),
        .O(empty_n_i_3__1_n_4));
  LUT4 #(
    .INIT(16'hFFFE)) 
    empty_n_i_4
       (.I0(usedw_reg[6]),
        .I1(usedw_reg[7]),
        .I2(usedw_reg[8]),
        .I3(usedw_reg[5]),
        .O(empty_n_i_4_n_4));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__1_n_4),
        .Q(empty_n),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFDF5FD5)) 
    full_n_i_1__1
       (.I0(ap_rst_n),
        .I1(p_1_in),
        .I2(push),
        .I3(pop),
        .I4(img_out_data_full_n),
        .O(full_n_i_1__1_n_4));
  LUT5 #(
    .INIT(32'hFFFFFF7F)) 
    full_n_i_2__1
       (.I0(usedw_reg[5]),
        .I1(usedw_reg[4]),
        .I2(usedw_reg[2]),
        .I3(full_n_i_3__1_n_4),
        .I4(full_n_i_4__1_n_4),
        .O(p_1_in));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT4 #(
    .INIT(16'hFF7F)) 
    full_n_i_3__1
       (.I0(usedw_reg[10]),
        .I1(usedw_reg[9]),
        .I2(usedw_reg[3]),
        .I3(usedw_reg[7]),
        .O(full_n_i_3__1_n_4));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT4 #(
    .INIT(16'hFF7F)) 
    full_n_i_4__1
       (.I0(usedw_reg[8]),
        .I1(usedw_reg[1]),
        .I2(usedw_reg[6]),
        .I3(usedw_reg[0]),
        .O(full_n_i_4__1_n_4));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__1_n_4),
        .Q(img_out_data_full_n),
        .R(1'b0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "46056" *) 
  (* RTL_RAM_NAME = "img_out_data_U/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "17" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "17" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    mem_reg_bram_0
       (.ADDRARDADDR({waddr,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({rnext,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_mem_reg_bram_0_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_mem_reg_bram_0_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_mem_reg_bram_0_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_mem_reg_bram_0_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_mem_reg_bram_0_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_mem_reg_bram_0_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_mem_reg_bram_0_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,if_din[15:0]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,if_din[17:16]}),
        .DINPBDINP({1'b0,1'b0,1'b1,1'b1}),
        .DOUTADOUT(NLW_mem_reg_bram_0_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT({NLW_mem_reg_bram_0_DOUTBDOUT_UNCONNECTED[31:16],q_buf[15:0]}),
        .DOUTPADOUTP(NLW_mem_reg_bram_0_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP({NLW_mem_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[3:2],q_buf[17:16]}),
        .ECCPARITY(NLW_mem_reg_bram_0_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(img_out_data_full_n),
        .ENBWREN(1'b1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_mem_reg_bram_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_bram_0_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({push,push,push,push}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT4 #(
    .INIT(16'h2F80)) 
    mem_reg_bram_0_i_10__1
       (.I0(mem_reg_bram_0_i_18__1_n_4),
        .I1(raddr[0]),
        .I2(pop),
        .I3(raddr[1]),
        .O(rnext[1]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'h38)) 
    mem_reg_bram_0_i_11__1
       (.I0(mem_reg_bram_0_i_18__1_n_4),
        .I1(pop),
        .I2(raddr[0]),
        .O(rnext[0]));
  LUT5 #(
    .INIT(32'hFFFFFFF7)) 
    mem_reg_bram_0_i_18__1
       (.I0(raddr[9]),
        .I1(raddr[10]),
        .I2(raddr[0]),
        .I3(mem_reg_bram_0_i_63_n_4),
        .I4(mem_reg_bram_0_i_64_n_4),
        .O(mem_reg_bram_0_i_18__1_n_4));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_bram_0_i_19
       (.I0(raddr[8]),
        .I1(raddr[7]),
        .I2(raddr[6]),
        .I3(mem_reg_bram_0_i_20_n_4),
        .O(mem_reg_bram_0_i_19_n_4));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT5 #(
    .INIT(32'h2AFF8000)) 
    mem_reg_bram_0_i_1__1
       (.I0(mem_reg_bram_0_i_18__1_n_4),
        .I1(mem_reg_bram_0_i_19_n_4),
        .I2(raddr[9]),
        .I3(pop),
        .I4(raddr[10]),
        .O(rnext[10]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    mem_reg_bram_0_i_20
       (.I0(raddr[5]),
        .I1(raddr[4]),
        .I2(raddr[2]),
        .I3(raddr[0]),
        .I4(raddr[1]),
        .I5(raddr[3]),
        .O(mem_reg_bram_0_i_20_n_4));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    mem_reg_bram_0_i_21
       (.I0(raddr[3]),
        .I1(raddr[1]),
        .I2(raddr[0]),
        .I3(raddr[2]),
        .I4(raddr[4]),
        .O(mem_reg_bram_0_i_21_n_4));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT4 #(
    .INIT(16'h2F80)) 
    mem_reg_bram_0_i_2__1
       (.I0(mem_reg_bram_0_i_18__1_n_4),
        .I1(mem_reg_bram_0_i_19_n_4),
        .I2(pop),
        .I3(raddr[9]),
        .O(rnext[9]));
  LUT6 #(
    .INIT(64'h2AAAFFFF80000000)) 
    mem_reg_bram_0_i_3__1
       (.I0(mem_reg_bram_0_i_18__1_n_4),
        .I1(mem_reg_bram_0_i_20_n_4),
        .I2(raddr[6]),
        .I3(raddr[7]),
        .I4(pop),
        .I5(raddr[8]),
        .O(rnext[8]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    mem_reg_bram_0_i_4__1
       (.I0(mem_reg_bram_0_i_20_n_4),
        .I1(raddr[6]),
        .I2(pop),
        .I3(raddr[7]),
        .O(rnext[7]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT4 #(
    .INIT(16'h2F80)) 
    mem_reg_bram_0_i_5__1
       (.I0(mem_reg_bram_0_i_18__1_n_4),
        .I1(mem_reg_bram_0_i_20_n_4),
        .I2(pop),
        .I3(raddr[6]),
        .O(rnext[6]));
  LUT4 #(
    .INIT(16'h7FFF)) 
    mem_reg_bram_0_i_63
       (.I0(raddr[6]),
        .I1(raddr[5]),
        .I2(raddr[8]),
        .I3(raddr[1]),
        .O(mem_reg_bram_0_i_63_n_4));
  LUT4 #(
    .INIT(16'hDFFF)) 
    mem_reg_bram_0_i_64
       (.I0(raddr[2]),
        .I1(raddr[7]),
        .I2(raddr[4]),
        .I3(raddr[3]),
        .O(mem_reg_bram_0_i_64_n_4));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT4 #(
    .INIT(16'h8F20)) 
    mem_reg_bram_0_i_6__1
       (.I0(mem_reg_bram_0_i_18__1_n_4),
        .I1(mem_reg_bram_0_i_21_n_4),
        .I2(pop),
        .I3(raddr[5]),
        .O(rnext[5]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_bram_0_i_7__1
       (.I0(\raddr[4]_i_1__1_n_4 ),
        .I1(pop),
        .I2(raddr[4]),
        .O(rnext[4]));
  LUT6 #(
    .INIT(64'h2AAAFFFF80000000)) 
    mem_reg_bram_0_i_8__1
       (.I0(mem_reg_bram_0_i_18__1_n_4),
        .I1(raddr[1]),
        .I2(raddr[0]),
        .I3(raddr[2]),
        .I4(pop),
        .I5(raddr[3]),
        .O(rnext[3]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT5 #(
    .INIT(32'h2AFF8000)) 
    mem_reg_bram_0_i_9__1
       (.I0(mem_reg_bram_0_i_18__1_n_4),
        .I1(raddr[0]),
        .I2(raddr[1]),
        .I3(pop),
        .I4(raddr[2]),
        .O(rnext[2]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d6" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d6" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "46056" *) 
  (* RTL_RAM_NAME = "img_out_data_U/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "18" *) 
  (* bram_slice_end = "23" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    mem_reg_bram_1
       (.ADDRARDADDR({waddr,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({rnext,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_mem_reg_bram_1_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_mem_reg_bram_1_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_mem_reg_bram_1_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_mem_reg_bram_1_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,if_din[23:18]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(NLW_mem_reg_bram_1_DOUTADOUT_UNCONNECTED[15:0]),
        .DOUTBDOUT({NLW_mem_reg_bram_1_DOUTBDOUT_UNCONNECTED[15:6],q_buf[23:18]}),
        .DOUTPADOUTP(NLW_mem_reg_bram_1_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_mem_reg_bram_1_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(img_out_data_full_n),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({push,push}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 p_0_out_carry
       (.CI(usedw_reg[0]),
        .CI_TOP(1'b0),
        .CO({p_0_out_carry_n_4,p_0_out_carry_n_5,p_0_out_carry_n_6,p_0_out_carry_n_7,p_0_out_carry_n_8,p_0_out_carry_n_9,p_0_out_carry_n_10,p_0_out_carry_n_11}),
        .DI({usedw_reg[7:1],p_0_out_carry_i_1_n_4}),
        .O({p_0_out_carry_n_12,p_0_out_carry_n_13,p_0_out_carry_n_14,p_0_out_carry_n_15,p_0_out_carry_n_16,p_0_out_carry_n_17,p_0_out_carry_n_18,p_0_out_carry_n_19}),
        .S({p_0_out_carry_i_2_n_4,p_0_out_carry_i_3_n_4,p_0_out_carry_i_4_n_4,p_0_out_carry_i_5_n_4,p_0_out_carry_i_6_n_4,p_0_out_carry_i_7_n_4,p_0_out_carry_i_8_n_4,p_0_out_carry_i_9__1_n_4}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 p_0_out_carry__0
       (.CI(p_0_out_carry_n_4),
        .CI_TOP(1'b0),
        .CO({NLW_p_0_out_carry__0_CO_UNCONNECTED[7:1],p_0_out_carry__0_n_11}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,usedw_reg[8]}),
        .O({NLW_p_0_out_carry__0_O_UNCONNECTED[7:2],p_0_out_carry__0_n_18,p_0_out_carry__0_n_19}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_0_out_carry__0_i_1__1_n_4,p_0_out_carry__0_i_2__1_n_4}));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_1__1
       (.I0(usedw_reg[9]),
        .I1(usedw_reg[10]),
        .O(p_0_out_carry__0_i_1__1_n_4));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_2__1
       (.I0(usedw_reg[8]),
        .I1(usedw_reg[9]),
        .O(p_0_out_carry__0_i_2__1_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    p_0_out_carry_i_1
       (.I0(usedw_reg[1]),
        .O(p_0_out_carry_i_1_n_4));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_2
       (.I0(usedw_reg[7]),
        .I1(usedw_reg[8]),
        .O(p_0_out_carry_i_2_n_4));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_3
       (.I0(usedw_reg[6]),
        .I1(usedw_reg[7]),
        .O(p_0_out_carry_i_3_n_4));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_4
       (.I0(usedw_reg[5]),
        .I1(usedw_reg[6]),
        .O(p_0_out_carry_i_4_n_4));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_5
       (.I0(usedw_reg[4]),
        .I1(usedw_reg[5]),
        .O(p_0_out_carry_i_5_n_4));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_6
       (.I0(usedw_reg[3]),
        .I1(usedw_reg[4]),
        .O(p_0_out_carry_i_6_n_4));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_7
       (.I0(usedw_reg[2]),
        .I1(usedw_reg[3]),
        .O(p_0_out_carry_i_7_n_4));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_8
       (.I0(usedw_reg[1]),
        .I1(usedw_reg[2]),
        .O(p_0_out_carry_i_8_n_4));
  LUT3 #(
    .INIT(8'h65)) 
    p_0_out_carry_i_9__1
       (.I0(usedw_reg[1]),
        .I1(pop),
        .I2(push),
        .O(p_0_out_carry_i_9__1_n_4));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[0]),
        .Q(q_tmp[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[10] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[10]),
        .Q(q_tmp[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[11] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[11]),
        .Q(q_tmp[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[12] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[12]),
        .Q(q_tmp[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[13] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[13]),
        .Q(q_tmp[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[14] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[14]),
        .Q(q_tmp[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[15] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[15]),
        .Q(q_tmp[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[16] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[16]),
        .Q(q_tmp[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[17] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[17]),
        .Q(q_tmp[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[18] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[18]),
        .Q(q_tmp[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[19] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[19]),
        .Q(q_tmp[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[1]),
        .Q(q_tmp[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[20] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[20]),
        .Q(q_tmp[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[21] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[21]),
        .Q(q_tmp[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[22] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[22]),
        .Q(q_tmp[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[23] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[23]),
        .Q(q_tmp[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[2]),
        .Q(q_tmp[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[3]),
        .Q(q_tmp[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[4]),
        .Q(q_tmp[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[5]),
        .Q(q_tmp[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[6]),
        .Q(q_tmp[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[7]),
        .Q(q_tmp[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[8] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[8]),
        .Q(q_tmp[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[9] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[9]),
        .Q(q_tmp[9]),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h2)) 
    \raddr[0]_i_1__1 
       (.I0(mem_reg_bram_0_i_18__1_n_4),
        .I1(raddr[0]),
        .O(\raddr[0]_i_1__1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \raddr[1]_i_1__1 
       (.I0(mem_reg_bram_0_i_18__1_n_4),
        .I1(raddr[1]),
        .I2(raddr[0]),
        .O(\raddr[1]_i_1__1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \raddr[2]_i_1__1 
       (.I0(mem_reg_bram_0_i_18__1_n_4),
        .I1(raddr[0]),
        .I2(raddr[1]),
        .I3(raddr[2]),
        .O(\raddr[2]_i_1__1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \raddr[3]_i_1__1 
       (.I0(mem_reg_bram_0_i_18__1_n_4),
        .I1(raddr[1]),
        .I2(raddr[0]),
        .I3(raddr[2]),
        .I4(raddr[3]),
        .O(\raddr[3]_i_1__1_n_4 ));
  LUT6 #(
    .INIT(64'h2AAAAAAA80000000)) 
    \raddr[4]_i_1__1 
       (.I0(mem_reg_bram_0_i_18__1_n_4),
        .I1(raddr[2]),
        .I2(raddr[0]),
        .I3(raddr[1]),
        .I4(raddr[3]),
        .I5(raddr[4]),
        .O(\raddr[4]_i_1__1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'h82)) 
    \raddr[5]_i_1__1 
       (.I0(mem_reg_bram_0_i_18__1_n_4),
        .I1(mem_reg_bram_0_i_21_n_4),
        .I2(raddr[5]),
        .O(\raddr[5]_i_1__1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \raddr[6]_i_1__1 
       (.I0(mem_reg_bram_0_i_18__1_n_4),
        .I1(mem_reg_bram_0_i_20_n_4),
        .I2(raddr[6]),
        .O(\raddr[6]_i_1__1_n_4 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \raddr[7]_i_1 
       (.I0(empty_n),
        .I1(B_V_data_1_sel_wr01_out),
        .I2(img_out_data_empty_n),
        .O(pop));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \raddr[7]_i_2 
       (.I0(raddr[7]),
        .I1(mem_reg_bram_0_i_20_n_4),
        .I2(raddr[6]),
        .O(\raddr[7]_i_2_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[0]_i_1__1_n_4 ),
        .Q(raddr[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[10]),
        .Q(raddr[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[1]_i_1__1_n_4 ),
        .Q(raddr[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[2]_i_1__1_n_4 ),
        .Q(raddr[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[3]_i_1__1_n_4 ),
        .Q(raddr[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[4]_i_1__1_n_4 ),
        .Q(raddr[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[5]_i_1__1_n_4 ),
        .Q(raddr[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[6]_i_1__1_n_4 ),
        .Q(raddr[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[7]_i_2_n_4 ),
        .Q(raddr[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[8]),
        .Q(raddr[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[9]),
        .Q(raddr[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT4 #(
    .INIT(16'h4004)) 
    show_ahead_i_1__1
       (.I0(empty_n_i_2__1_n_4),
        .I1(push),
        .I2(usedw_reg[0]),
        .I3(pop),
        .O(show_ahead0));
  FDRE #(
    .INIT(1'b0)) 
    show_ahead_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(show_ahead0),
        .Q(show_ahead),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \usedw[0]_i_1__1 
       (.I0(usedw_reg[0]),
        .O(\usedw[0]_i_1__1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\usedw[0]_i_1__1_n_4 ),
        .Q(usedw_reg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_out_carry__0_n_18),
        .Q(usedw_reg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_out_carry_n_19),
        .Q(usedw_reg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_out_carry_n_18),
        .Q(usedw_reg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_out_carry_n_17),
        .Q(usedw_reg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_out_carry_n_16),
        .Q(usedw_reg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_out_carry_n_15),
        .Q(usedw_reg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_out_carry_n_14),
        .Q(usedw_reg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_out_carry_n_13),
        .Q(usedw_reg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_out_carry_n_12),
        .Q(usedw_reg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_out_carry__0_n_19),
        .Q(usedw_reg[9]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h3323333333333333)) 
    \waddr[0]_i_1__1 
       (.I0(\waddr[10]_i_2__1_n_4 ),
        .I1(waddr[0]),
        .I2(waddr[8]),
        .I3(waddr[7]),
        .I4(waddr[10]),
        .I5(waddr[9]),
        .O(\waddr[0]_i_1__1_n_4 ));
  LUT6 #(
    .INIT(64'hCC6CCCCCCCCCCC4C)) 
    \waddr[10]_i_1__1 
       (.I0(waddr[9]),
        .I1(waddr[10]),
        .I2(waddr[8]),
        .I3(\waddr[10]_i_2__1_n_4 ),
        .I4(waddr[7]),
        .I5(waddr[0]),
        .O(\waddr[10]_i_1__1_n_4 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \waddr[10]_i_2__1 
       (.I0(waddr[5]),
        .I1(waddr[6]),
        .I2(waddr[3]),
        .I3(waddr[4]),
        .I4(waddr[2]),
        .I5(waddr[1]),
        .O(\waddr[10]_i_2__1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT4 #(
    .INIT(16'h0FB0)) 
    \waddr[1]_i_1__1 
       (.I0(\waddr[2]_i_2__1_n_4 ),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .O(\waddr[1]_i_1__1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT4 #(
    .INIT(16'h4FA0)) 
    \waddr[2]_i_1__1 
       (.I0(waddr[0]),
        .I1(\waddr[2]_i_2__1_n_4 ),
        .I2(waddr[1]),
        .I3(waddr[2]),
        .O(\waddr[2]_i_1__1_n_4 ));
  LUT5 #(
    .INIT(32'hFFFFF7FF)) 
    \waddr[2]_i_2__1 
       (.I0(waddr[9]),
        .I1(waddr[10]),
        .I2(waddr[7]),
        .I3(waddr[8]),
        .I4(\waddr[2]_i_3__1_n_4 ),
        .O(\waddr[2]_i_2__1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \waddr[2]_i_3__1 
       (.I0(waddr[4]),
        .I1(waddr[3]),
        .I2(waddr[6]),
        .I3(waddr[5]),
        .O(\waddr[2]_i_3__1_n_4 ));
  LUT6 #(
    .INIT(64'hAFB0A0B0A0B0A0B0)) 
    \waddr[3]_i_1__1 
       (.I0(\waddr[4]_i_2__1_n_4 ),
        .I1(waddr[4]),
        .I2(waddr[3]),
        .I3(waddr[0]),
        .I4(waddr[2]),
        .I5(waddr[1]),
        .O(\waddr[3]_i_1__1_n_4 ));
  LUT6 #(
    .INIT(64'hAAAAFFFFC0000000)) 
    \waddr[4]_i_1__1 
       (.I0(\waddr[4]_i_2__1_n_4 ),
        .I1(waddr[1]),
        .I2(waddr[2]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .I5(waddr[4]),
        .O(\waddr[4]_i_1__1_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF15FFFFFF)) 
    \waddr[4]_i_2__1 
       (.I0(waddr[0]),
        .I1(waddr[5]),
        .I2(waddr[6]),
        .I3(waddr[1]),
        .I4(waddr[2]),
        .I5(\waddr[5]_i_3__1_n_4 ),
        .O(\waddr[4]_i_2__1_n_4 ));
  LUT6 #(
    .INIT(64'hF0F0F0F0F0FCF01C)) 
    \waddr[5]_i_1__1 
       (.I0(waddr[6]),
        .I1(waddr[0]),
        .I2(waddr[5]),
        .I3(\waddr[5]_i_2__1_n_4 ),
        .I4(\waddr[5]_i_3__1_n_4 ),
        .I5(\waddr[5]_i_4__1_n_4 ),
        .O(\waddr[5]_i_1__1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \waddr[5]_i_2__1 
       (.I0(waddr[1]),
        .I1(waddr[2]),
        .O(\waddr[5]_i_2__1_n_4 ));
  LUT5 #(
    .INIT(32'h0000F7FF)) 
    \waddr[5]_i_3__1 
       (.I0(waddr[9]),
        .I1(waddr[10]),
        .I2(waddr[7]),
        .I3(waddr[8]),
        .I4(waddr[0]),
        .O(\waddr[5]_i_3__1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \waddr[5]_i_4__1 
       (.I0(waddr[3]),
        .I1(waddr[4]),
        .O(\waddr[5]_i_4__1_n_4 ));
  LUT6 #(
    .INIT(64'hF858F0F0F0F0F0F0)) 
    \waddr[6]_i_1__1 
       (.I0(waddr[5]),
        .I1(\waddr[6]_i_2__1_n_4 ),
        .I2(waddr[6]),
        .I3(\waddr[6]_i_3__1_n_4 ),
        .I4(waddr[4]),
        .I5(waddr[3]),
        .O(\waddr[6]_i_1__1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \waddr[6]_i_2__1 
       (.I0(waddr[0]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .O(\waddr[6]_i_2__1_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF51555555)) 
    \waddr[6]_i_3__1 
       (.I0(waddr[0]),
        .I1(waddr[8]),
        .I2(waddr[7]),
        .I3(waddr[10]),
        .I4(waddr[9]),
        .I5(\waddr[5]_i_2__1_n_4 ),
        .O(\waddr[6]_i_3__1_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \waddr[7]_i_1__1 
       (.I0(\waddr[7]_i_2__1_n_4 ),
        .I1(waddr[7]),
        .O(\waddr[7]_i_1__1_n_4 ));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    \waddr[7]_i_2__1 
       (.I0(waddr[1]),
        .I1(waddr[2]),
        .I2(\waddr[5]_i_4__1_n_4 ),
        .I3(waddr[6]),
        .I4(waddr[5]),
        .I5(waddr[0]),
        .O(\waddr[7]_i_2__1_n_4 ));
  LUT6 #(
    .INIT(64'hCCCCCCCC686C6C6C)) 
    \waddr[8]_i_1__1 
       (.I0(waddr[0]),
        .I1(waddr[8]),
        .I2(waddr[7]),
        .I3(waddr[9]),
        .I4(waddr[10]),
        .I5(\waddr[10]_i_2__1_n_4 ),
        .O(\waddr[8]_i_1__1_n_4 ));
  LUT6 #(
    .INIT(64'hCC3CCCCCCCCCCC4C)) 
    \waddr[9]_i_1__1 
       (.I0(waddr[10]),
        .I1(waddr[9]),
        .I2(waddr[8]),
        .I3(\waddr[10]_i_2__1_n_4 ),
        .I4(waddr[7]),
        .I5(waddr[0]),
        .O(\waddr[9]_i_1__1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[0]_i_1__1_n_4 ),
        .Q(waddr[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[10] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[10]_i_1__1_n_4 ),
        .Q(waddr[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[1]_i_1__1_n_4 ),
        .Q(waddr[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[2]_i_1__1_n_4 ),
        .Q(waddr[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[3]_i_1__1_n_4 ),
        .Q(waddr[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[4]_i_1__1_n_4 ),
        .Q(waddr[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[5]_i_1__1_n_4 ),
        .Q(waddr[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[6]_i_1__1_n_4 ),
        .Q(waddr[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[7]_i_1__1_n_4 ),
        .Q(waddr[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[8] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[8]_i_1__1_n_4 ),
        .Q(waddr[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[9] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[9]_i_1__1_n_4 ),
        .Q(waddr[9]),
        .R(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_fifo_w32_d2_S
   (overlay_alpha_c1_empty_n,
    overlay_w_ap_vld_0,
    in,
    ap_clk,
    internal_full_n_reg_0,
    internal_empty_n_reg_0,
    ap_rst_n,
    internal_empty_n4_out,
    shiftReg_ce,
    shiftReg_ce_0,
    overlay_w_ap_vld,
    overlay_x_ap_vld,
    overlay_x_c4_full_n,
    ap_rst_n_inv,
    E,
    overlay_alpha);
  output overlay_alpha_c1_empty_n;
  output overlay_w_ap_vld_0;
  output [31:0]in;
  input ap_clk;
  input internal_full_n_reg_0;
  input internal_empty_n_reg_0;
  input ap_rst_n;
  input internal_empty_n4_out;
  input shiftReg_ce;
  input shiftReg_ce_0;
  input overlay_w_ap_vld;
  input overlay_x_ap_vld;
  input overlay_x_c4_full_n;
  input ap_rst_n_inv;
  input [0:0]E;
  input [31:0]overlay_alpha;

  wire [0:0]E;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [31:0]in;
  wire internal_empty_n4_out;
  wire internal_empty_n_i_1_n_4;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_2__3_n_4;
  wire internal_full_n_reg_0;
  wire \mOutPtr[0]_i_1__3_n_4 ;
  wire \mOutPtr[1]_i_2_n_4 ;
  wire \mOutPtr_reg_n_4_[0] ;
  wire \mOutPtr_reg_n_4_[1] ;
  wire [31:0]overlay_alpha;
  wire overlay_alpha_c1_empty_n;
  wire overlay_alpha_c1_full_n;
  wire overlay_w_ap_vld;
  wire overlay_w_ap_vld_0;
  wire overlay_x_ap_vld;
  wire overlay_x_c4_full_n;
  wire shiftReg_ce;
  wire shiftReg_ce_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_fifo_w32_d2_S_shiftReg_34 U_overlaystream_fifo_w32_d2_S_ram
       (.Q({\mOutPtr_reg_n_4_[1] ,\mOutPtr_reg_n_4_[0] }),
        .ap_clk(ap_clk),
        .in(in),
        .overlay_alpha(overlay_alpha),
        .overlay_alpha_c1_full_n(overlay_alpha_c1_full_n),
        .overlay_w_ap_vld(overlay_w_ap_vld),
        .overlay_w_ap_vld_0(overlay_w_ap_vld_0),
        .overlay_x_ap_vld(overlay_x_ap_vld),
        .overlay_x_c4_full_n(overlay_x_c4_full_n),
        .shiftReg_ce_0(shiftReg_ce_0));
  LUT6 #(
    .INIT(64'hFE00FE00FE000000)) 
    internal_empty_n_i_1
       (.I0(\mOutPtr_reg_n_4_[1] ),
        .I1(\mOutPtr_reg_n_4_[0] ),
        .I2(internal_empty_n_reg_0),
        .I3(ap_rst_n),
        .I4(internal_empty_n4_out),
        .I5(overlay_alpha_c1_empty_n),
        .O(internal_empty_n_i_1_n_4));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1_n_4),
        .Q(overlay_alpha_c1_empty_n),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hA8AA)) 
    internal_full_n_i_2__3
       (.I0(overlay_alpha_c1_full_n),
        .I1(\mOutPtr_reg_n_4_[1] ),
        .I2(\mOutPtr_reg_n_4_[0] ),
        .I3(internal_empty_n4_out),
        .O(internal_full_n_i_2__3_n_4));
  FDSE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_2__3_n_4),
        .Q(overlay_alpha_c1_full_n),
        .S(internal_full_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__3 
       (.I0(\mOutPtr_reg_n_4_[0] ),
        .O(\mOutPtr[0]_i_1__3_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT4 #(
    .INIT(16'h2DD2)) 
    \mOutPtr[1]_i_2 
       (.I0(shiftReg_ce),
        .I1(shiftReg_ce_0),
        .I2(\mOutPtr_reg_n_4_[0] ),
        .I3(\mOutPtr_reg_n_4_[1] ),
        .O(\mOutPtr[1]_i_2_n_4 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__3_n_4 ),
        .Q(\mOutPtr_reg_n_4_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_2_n_4 ),
        .Q(\mOutPtr_reg_n_4_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "overlaystream_fifo_w32_d2_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_fifo_w32_d2_S_10
   (overlay_y_c5_empty_n,
    internal_full_n_reg_0,
    internal_empty_n4_out,
    shiftReg_ce,
    internal_full_n_reg_1,
    in,
    ap_clk,
    internal_full_n_reg_2,
    ap_rst_n,
    internal_full_n_reg_3,
    shiftReg_ce_0,
    overlay_w_c3_full_n,
    overlay_h_c2_full_n,
    overlay_h_ap_vld,
    \SRL_SIG_reg[0][31] ,
    \SRL_SIG_reg[0][31]_0 ,
    ap_rst_n_inv,
    overlay_y);
  output overlay_y_c5_empty_n;
  output internal_full_n_reg_0;
  output internal_empty_n4_out;
  output shiftReg_ce;
  output [0:0]internal_full_n_reg_1;
  output [31:0]in;
  input ap_clk;
  input internal_full_n_reg_2;
  input ap_rst_n;
  input internal_full_n_reg_3;
  input shiftReg_ce_0;
  input overlay_w_c3_full_n;
  input overlay_h_c2_full_n;
  input overlay_h_ap_vld;
  input \SRL_SIG_reg[0][31] ;
  input \SRL_SIG_reg[0][31]_0 ;
  input ap_rst_n_inv;
  input [31:0]overlay_y;

  wire \SRL_SIG_reg[0][31] ;
  wire \SRL_SIG_reg[0][31]_0 ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [31:0]in;
  wire internal_empty_n4_out;
  wire internal_empty_n_i_1__3_n_4;
  wire internal_full_n_i_1__16_n_4;
  wire internal_full_n_reg_0;
  wire [0:0]internal_full_n_reg_1;
  wire internal_full_n_reg_2;
  wire internal_full_n_reg_3;
  wire \mOutPtr[0]_i_1__7_n_4 ;
  wire \mOutPtr[1]_i_1_n_4 ;
  wire \mOutPtr_reg_n_4_[0] ;
  wire \mOutPtr_reg_n_4_[1] ;
  wire overlay_h_ap_vld;
  wire overlay_h_c2_full_n;
  wire overlay_w_c3_full_n;
  wire [31:0]overlay_y;
  wire overlay_y_c5_empty_n;
  wire overlay_y_c5_full_n;
  wire shiftReg_ce;
  wire shiftReg_ce_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_fifo_w32_d2_S_shiftReg U_overlaystream_fifo_w32_d2_S_ram
       (.E(shiftReg_ce),
        .Q({\mOutPtr_reg_n_4_[1] ,\mOutPtr_reg_n_4_[0] }),
        .\SRL_SIG_reg[0][31]_0 (\SRL_SIG_reg[0][31] ),
        .\SRL_SIG_reg[0][31]_1 (\SRL_SIG_reg[0][31]_0 ),
        .ap_clk(ap_clk),
        .in(in),
        .overlay_h_ap_vld(overlay_h_ap_vld),
        .overlay_h_c2_full_n(overlay_h_c2_full_n),
        .overlay_w_c3_full_n(overlay_w_c3_full_n),
        .overlay_y(overlay_y),
        .overlay_y_c5_full_n(overlay_y_c5_full_n));
  LUT6 #(
    .INIT(64'hFE00FE00FE000000)) 
    internal_empty_n_i_1__3
       (.I0(\mOutPtr_reg_n_4_[1] ),
        .I1(\mOutPtr_reg_n_4_[0] ),
        .I2(internal_full_n_reg_0),
        .I3(ap_rst_n),
        .I4(internal_empty_n4_out),
        .I5(overlay_y_c5_empty_n),
        .O(internal_empty_n_i_1__3_n_4));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT2 #(
    .INIT(4'hB)) 
    internal_empty_n_i_2
       (.I0(shiftReg_ce),
        .I1(shiftReg_ce_0),
        .O(internal_full_n_reg_0));
  LUT2 #(
    .INIT(4'h2)) 
    internal_empty_n_i_3
       (.I0(shiftReg_ce),
        .I1(internal_full_n_reg_3),
        .O(internal_empty_n4_out));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__3_n_4),
        .Q(overlay_y_c5_empty_n),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hA8AA)) 
    internal_full_n_i_1__16
       (.I0(overlay_y_c5_full_n),
        .I1(\mOutPtr_reg_n_4_[1] ),
        .I2(\mOutPtr_reg_n_4_[0] ),
        .I3(internal_empty_n4_out),
        .O(internal_full_n_i_1__16_n_4));
  FDSE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__16_n_4),
        .Q(overlay_y_c5_full_n),
        .S(internal_full_n_reg_2));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__7 
       (.I0(\mOutPtr_reg_n_4_[0] ),
        .O(\mOutPtr[0]_i_1__7_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT4 #(
    .INIT(16'h2DD2)) 
    \mOutPtr[1]_i_1 
       (.I0(shiftReg_ce_0),
        .I1(shiftReg_ce),
        .I2(\mOutPtr_reg_n_4_[0] ),
        .I3(\mOutPtr_reg_n_4_[1] ),
        .O(\mOutPtr[1]_i_1_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mOutPtr[1]_i_1__3 
       (.I0(shiftReg_ce),
        .I1(shiftReg_ce_0),
        .O(internal_full_n_reg_1));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(internal_full_n_reg_1),
        .D(\mOutPtr[0]_i_1__7_n_4 ),
        .Q(\mOutPtr_reg_n_4_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(internal_full_n_reg_1),
        .D(\mOutPtr[1]_i_1_n_4 ),
        .Q(\mOutPtr_reg_n_4_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "overlaystream_fifo_w32_d2_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_fifo_w32_d2_S_3
   (overlay_h_c2_empty_n,
    overlay_h_c2_full_n,
    D,
    ap_clk,
    internal_full_n_reg_0,
    internal_empty_n_reg_0,
    ap_rst_n,
    internal_empty_n4_out,
    shiftReg_ce,
    shiftReg_ce_0,
    ap_rst_n_inv,
    E,
    overlay_h);
  output overlay_h_c2_empty_n;
  output overlay_h_c2_full_n;
  output [31:0]D;
  input ap_clk;
  input internal_full_n_reg_0;
  input internal_empty_n_reg_0;
  input ap_rst_n;
  input internal_empty_n4_out;
  input shiftReg_ce;
  input shiftReg_ce_0;
  input ap_rst_n_inv;
  input [0:0]E;
  input [31:0]overlay_h;

  wire [31:0]D;
  wire [0:0]E;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire internal_empty_n4_out;
  wire internal_empty_n_i_1__1_n_4;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__13_n_4;
  wire internal_full_n_reg_0;
  wire \mOutPtr[0]_i_1__4_n_4 ;
  wire \mOutPtr[1]_i_1__2_n_4 ;
  wire \mOutPtr_reg_n_4_[0] ;
  wire \mOutPtr_reg_n_4_[1] ;
  wire [31:0]overlay_h;
  wire overlay_h_c2_empty_n;
  wire overlay_h_c2_full_n;
  wire shiftReg_ce;
  wire shiftReg_ce_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_fifo_w32_d2_S_shiftReg_32 U_overlaystream_fifo_w32_d2_S_ram
       (.D(D),
        .Q({\mOutPtr_reg_n_4_[1] ,\mOutPtr_reg_n_4_[0] }),
        .ap_clk(ap_clk),
        .overlay_h(overlay_h),
        .shiftReg_ce_0(shiftReg_ce_0));
  LUT6 #(
    .INIT(64'hFE00FE00FE000000)) 
    internal_empty_n_i_1__1
       (.I0(\mOutPtr_reg_n_4_[1] ),
        .I1(\mOutPtr_reg_n_4_[0] ),
        .I2(internal_empty_n_reg_0),
        .I3(ap_rst_n),
        .I4(internal_empty_n4_out),
        .I5(overlay_h_c2_empty_n),
        .O(internal_empty_n_i_1__1_n_4));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__1_n_4),
        .Q(overlay_h_c2_empty_n),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hA8AA)) 
    internal_full_n_i_1__13
       (.I0(overlay_h_c2_full_n),
        .I1(\mOutPtr_reg_n_4_[1] ),
        .I2(\mOutPtr_reg_n_4_[0] ),
        .I3(internal_empty_n4_out),
        .O(internal_full_n_i_1__13_n_4));
  FDSE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__13_n_4),
        .Q(overlay_h_c2_full_n),
        .S(internal_full_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__4 
       (.I0(\mOutPtr_reg_n_4_[0] ),
        .O(\mOutPtr[0]_i_1__4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT4 #(
    .INIT(16'h2DD2)) 
    \mOutPtr[1]_i_1__2 
       (.I0(shiftReg_ce),
        .I1(shiftReg_ce_0),
        .I2(\mOutPtr_reg_n_4_[0] ),
        .I3(\mOutPtr_reg_n_4_[1] ),
        .O(\mOutPtr[1]_i_1__2_n_4 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__4_n_4 ),
        .Q(\mOutPtr_reg_n_4_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__2_n_4 ),
        .Q(\mOutPtr_reg_n_4_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "overlaystream_fifo_w32_d2_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_fifo_w32_d2_S_4
   (overlay_h_c_full_n,
    shiftReg_ce,
    E,
    internal_empty_n_reg_0,
    D,
    in,
    internal_empty_n_reg_1,
    ap_clk,
    ap_rst_n,
    shiftReg_ce_0,
    start_once_reg,
    overlaystream_entry22_U0_ap_start,
    start_for_Block_split90_proc_U0_full_n,
    Loop_loop_height_proc17_U0_ap_start,
    overlay_w_c95_empty_n,
    Q,
    ap_return_preg,
    Block_split90_proc_U0_ap_start,
    img_coverlay_rows_c_full_n,
    \SRL_SIG_reg[0][31] ,
    \mOutPtr_reg[0]_0 ,
    ap_rst_n_inv,
    \mOutPtr_reg[1]_0 ,
    \SRL_SIG_reg[0][31]_0 );
  output overlay_h_c_full_n;
  output shiftReg_ce;
  output [0:0]E;
  output [0:0]internal_empty_n_reg_0;
  output [10:0]D;
  output [31:0]in;
  output [0:0]internal_empty_n_reg_1;
  input ap_clk;
  input ap_rst_n;
  input shiftReg_ce_0;
  input start_once_reg;
  input overlaystream_entry22_U0_ap_start;
  input start_for_Block_split90_proc_U0_full_n;
  input Loop_loop_height_proc17_U0_ap_start;
  input overlay_w_c95_empty_n;
  input [0:0]Q;
  input [10:0]ap_return_preg;
  input Block_split90_proc_U0_ap_start;
  input img_coverlay_rows_c_full_n;
  input \SRL_SIG_reg[0][31] ;
  input \mOutPtr_reg[0]_0 ;
  input ap_rst_n_inv;
  input [0:0]\mOutPtr_reg[1]_0 ;
  input [31:0]\SRL_SIG_reg[0][31]_0 ;

  wire Block_split90_proc_U0_ap_start;
  wire [10:0]D;
  wire [0:0]E;
  wire Loop_loop_height_proc17_U0_ap_start;
  wire [0:0]Q;
  wire \SRL_SIG_reg[0][31] ;
  wire [31:0]\SRL_SIG_reg[0][31]_0 ;
  wire ap_clk;
  wire [10:0]ap_return_preg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire img_coverlay_rows_c_full_n;
  wire [31:0]in;
  wire internal_empty_n_i_1__8_n_4;
  wire [0:0]internal_empty_n_reg_0;
  wire [0:0]internal_empty_n_reg_1;
  wire internal_full_n_i_1__3_n_4;
  wire \mOutPtr[0]_i_1__8_n_4 ;
  wire \mOutPtr[1]_i_2__0_n_4 ;
  wire \mOutPtr_reg[0]_0 ;
  wire [0:0]\mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_4_[0] ;
  wire \mOutPtr_reg_n_4_[1] ;
  wire overlay_h_c_empty_n;
  wire overlay_h_c_full_n;
  wire overlay_w_c95_empty_n;
  wire overlaystream_entry22_U0_ap_start;
  wire shiftReg_ce;
  wire shiftReg_ce_0;
  wire start_for_Block_split90_proc_U0_full_n;
  wire start_once_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_fifo_w32_d2_S_shiftReg_31 U_overlaystream_fifo_w32_d2_S_ram
       (.Block_split90_proc_U0_ap_start(Block_split90_proc_U0_ap_start),
        .D(D),
        .Q({\mOutPtr_reg_n_4_[1] ,\mOutPtr_reg_n_4_[0] }),
        .\SRL_SIG_reg[0][31]_0 (\SRL_SIG_reg[0][31] ),
        .\SRL_SIG_reg[0][31]_1 (\SRL_SIG_reg[0][31]_0 ),
        .ap_clk(ap_clk),
        .ap_return_preg(ap_return_preg),
        .img_coverlay_rows_c_full_n(img_coverlay_rows_c_full_n),
        .in(in),
        .internal_empty_n_reg(shiftReg_ce),
        .overlay_h_c_empty_n(overlay_h_c_empty_n),
        .shiftReg_ce_0(shiftReg_ce_0));
  LUT6 #(
    .INIT(64'hF0F0E0F000F00000)) 
    internal_empty_n_i_1__8
       (.I0(\mOutPtr_reg_n_4_[1] ),
        .I1(\mOutPtr_reg_n_4_[0] ),
        .I2(ap_rst_n),
        .I3(shiftReg_ce),
        .I4(shiftReg_ce_0),
        .I5(overlay_h_c_empty_n),
        .O(internal_empty_n_i_1__8_n_4));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__8_n_4),
        .Q(overlay_h_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFE0FFFFFFF0FF)) 
    internal_full_n_i_1__3
       (.I0(\mOutPtr_reg_n_4_[0] ),
        .I1(\mOutPtr_reg_n_4_[1] ),
        .I2(overlay_h_c_full_n),
        .I3(ap_rst_n),
        .I4(shiftReg_ce),
        .I5(shiftReg_ce_0),
        .O(internal_full_n_i_1__3_n_4));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__3_n_4),
        .Q(overlay_h_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__8 
       (.I0(\mOutPtr_reg_n_4_[0] ),
        .O(\mOutPtr[0]_i_1__8_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT4 #(
    .INIT(16'h9AAA)) 
    \mOutPtr[1]_i_1__7 
       (.I0(shiftReg_ce),
        .I1(start_once_reg),
        .I2(overlaystream_entry22_U0_ap_start),
        .I3(start_for_Block_split90_proc_U0_full_n),
        .O(E));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \mOutPtr[1]_i_1__9 
       (.I0(shiftReg_ce),
        .I1(Loop_loop_height_proc17_U0_ap_start),
        .I2(overlay_w_c95_empty_n),
        .I3(Q),
        .O(internal_empty_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT4 #(
    .INIT(16'h4BB4)) 
    \mOutPtr[1]_i_2__0 
       (.I0(shiftReg_ce_0),
        .I1(shiftReg_ce),
        .I2(\mOutPtr_reg_n_4_[0] ),
        .I3(\mOutPtr_reg_n_4_[1] ),
        .O(\mOutPtr[1]_i_2__0_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \mOutPtr[2]_i_1__0 
       (.I0(shiftReg_ce),
        .I1(\mOutPtr_reg[0]_0 ),
        .O(internal_empty_n_reg_1));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[1]_0 ),
        .D(\mOutPtr[0]_i_1__8_n_4 ),
        .Q(\mOutPtr_reg_n_4_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[1]_0 ),
        .D(\mOutPtr[1]_i_2__0_n_4 ),
        .Q(\mOutPtr_reg_n_4_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "overlaystream_fifo_w32_d2_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_fifo_w32_d2_S_5
   (overlay_w_c3_empty_n,
    overlay_w_c3_full_n,
    internal_full_n_reg_0,
    D,
    internal_empty_n_reg_0,
    ap_clk,
    internal_full_n_reg_1,
    internal_empty_n_reg_1,
    ap_rst_n,
    internal_empty_n4_out,
    shiftReg_ce,
    shiftReg_ce_0,
    overlay_w_c_full_n,
    overlay_x_c_full_n,
    overlay_h_c_full_n,
    overlay_y_c_full_n,
    start_once_reg_reg,
    overlay_x_c4_empty_n,
    overlay_y_c5_empty_n,
    overlay_alpha_c_full_n,
    overlaystream_entry22_U0_ap_start,
    start_for_Block_split90_proc_U0_full_n,
    start_once_reg,
    ap_rst_n_inv,
    E,
    overlay_w);
  output overlay_w_c3_empty_n;
  output overlay_w_c3_full_n;
  output internal_full_n_reg_0;
  output [31:0]D;
  output internal_empty_n_reg_0;
  input ap_clk;
  input internal_full_n_reg_1;
  input internal_empty_n_reg_1;
  input ap_rst_n;
  input internal_empty_n4_out;
  input shiftReg_ce;
  input shiftReg_ce_0;
  input overlay_w_c_full_n;
  input overlay_x_c_full_n;
  input overlay_h_c_full_n;
  input overlay_y_c_full_n;
  input start_once_reg_reg;
  input overlay_x_c4_empty_n;
  input overlay_y_c5_empty_n;
  input overlay_alpha_c_full_n;
  input overlaystream_entry22_U0_ap_start;
  input start_for_Block_split90_proc_U0_full_n;
  input start_once_reg;
  input ap_rst_n_inv;
  input [0:0]E;
  input [31:0]overlay_w;

  wire [31:0]D;
  wire [0:0]E;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire internal_empty_n4_out;
  wire internal_empty_n_i_1__2_n_4;
  wire internal_empty_n_reg_0;
  wire internal_empty_n_reg_1;
  wire internal_full_n_i_1__14_n_4;
  wire internal_full_n_reg_0;
  wire internal_full_n_reg_1;
  wire \mOutPtr[0]_i_1__5_n_4 ;
  wire \mOutPtr[1]_i_1__1_n_4 ;
  wire \mOutPtr_reg_n_4_[0] ;
  wire \mOutPtr_reg_n_4_[1] ;
  wire overlay_alpha_c_full_n;
  wire overlay_h_c_full_n;
  wire [31:0]overlay_w;
  wire overlay_w_c3_empty_n;
  wire overlay_w_c3_full_n;
  wire overlay_w_c_full_n;
  wire overlay_x_c4_empty_n;
  wire overlay_x_c_full_n;
  wire overlay_y_c5_empty_n;
  wire overlay_y_c_full_n;
  wire overlaystream_entry22_U0_ap_start;
  wire shiftReg_ce;
  wire shiftReg_ce_0;
  wire start_for_Block_split90_proc_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_i_3_n_4;
  wire start_once_reg_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_fifo_w32_d2_S_shiftReg_30 U_overlaystream_fifo_w32_d2_S_ram
       (.D(D),
        .Q({\mOutPtr_reg_n_4_[1] ,\mOutPtr_reg_n_4_[0] }),
        .ap_clk(ap_clk),
        .overlay_w(overlay_w),
        .shiftReg_ce_0(shiftReg_ce_0));
  LUT6 #(
    .INIT(64'hFE00FE00FE000000)) 
    internal_empty_n_i_1__2
       (.I0(\mOutPtr_reg_n_4_[1] ),
        .I1(\mOutPtr_reg_n_4_[0] ),
        .I2(internal_empty_n_reg_1),
        .I3(ap_rst_n),
        .I4(internal_empty_n4_out),
        .I5(overlay_w_c3_empty_n),
        .O(internal_empty_n_i_1__2_n_4));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__2_n_4),
        .Q(overlay_w_c3_empty_n),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hA8AA)) 
    internal_full_n_i_1__14
       (.I0(overlay_w_c3_full_n),
        .I1(\mOutPtr_reg_n_4_[1] ),
        .I2(\mOutPtr_reg_n_4_[0] ),
        .I3(internal_empty_n4_out),
        .O(internal_full_n_i_1__14_n_4));
  FDSE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__14_n_4),
        .Q(overlay_w_c3_full_n),
        .S(internal_full_n_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__5 
       (.I0(\mOutPtr_reg_n_4_[0] ),
        .O(\mOutPtr[0]_i_1__5_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT4 #(
    .INIT(16'h2DD2)) 
    \mOutPtr[1]_i_1__1 
       (.I0(shiftReg_ce),
        .I1(shiftReg_ce_0),
        .I2(\mOutPtr_reg_n_4_[0] ),
        .I3(\mOutPtr_reg_n_4_[1] ),
        .O(\mOutPtr[1]_i_1__1_n_4 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__5_n_4 ),
        .Q(\mOutPtr_reg_n_4_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__1_n_4 ),
        .Q(\mOutPtr_reg_n_4_[1] ),
        .S(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h7740)) 
    start_once_reg_i_1__0
       (.I0(internal_full_n_reg_0),
        .I1(overlaystream_entry22_U0_ap_start),
        .I2(start_for_Block_split90_proc_U0_full_n),
        .I3(start_once_reg),
        .O(internal_empty_n_reg_0));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    start_once_reg_i_2
       (.I0(start_once_reg_i_3_n_4),
        .I1(overlay_w_c_full_n),
        .I2(overlay_x_c_full_n),
        .I3(overlay_h_c_full_n),
        .I4(overlay_y_c_full_n),
        .I5(start_once_reg_reg),
        .O(internal_full_n_reg_0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    start_once_reg_i_3
       (.I0(overlay_w_c3_empty_n),
        .I1(overlay_x_c4_empty_n),
        .I2(overlay_y_c5_empty_n),
        .I3(overlay_alpha_c_full_n),
        .O(start_once_reg_i_3_n_4));
endmodule

(* ORIG_REF_NAME = "overlaystream_fifo_w32_d2_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_fifo_w32_d2_S_6
   (overlay_w_c95_empty_n,
    internal_full_n_reg_0,
    \SRL_SIG_reg[0][31] ,
    ap_clk,
    ap_rst_n,
    shiftReg_ce,
    E,
    Q,
    Loop_loop_height_proc17_U0_ap_start,
    img_coverlay_cols_c_full_n,
    overlay_w_c_empty_n,
    ap_done_reg,
    ap_rst_n_inv,
    \mOutPtr_reg[1]_0 ,
    D);
  output overlay_w_c95_empty_n;
  output internal_full_n_reg_0;
  output [31:0]\SRL_SIG_reg[0][31] ;
  input ap_clk;
  input ap_rst_n;
  input shiftReg_ce;
  input [0:0]E;
  input [0:0]Q;
  input Loop_loop_height_proc17_U0_ap_start;
  input img_coverlay_cols_c_full_n;
  input overlay_w_c_empty_n;
  input ap_done_reg;
  input ap_rst_n_inv;
  input [0:0]\mOutPtr_reg[1]_0 ;
  input [31:0]D;

  wire [31:0]D;
  wire [0:0]E;
  wire Loop_loop_height_proc17_U0_ap_start;
  wire [0:0]Q;
  wire [31:0]\SRL_SIG_reg[0][31] ;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire img_coverlay_cols_c_full_n;
  wire internal_empty_n_i_1__14_n_4;
  wire internal_full_n_i_1__10_n_4;
  wire internal_full_n_reg_0;
  wire \mOutPtr[0]_i_1__10_n_4 ;
  wire \mOutPtr[1]_i_2__4_n_4 ;
  wire [0:0]\mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_4_[0] ;
  wire \mOutPtr_reg_n_4_[1] ;
  wire overlay_w_c95_empty_n;
  wire overlay_w_c95_full_n;
  wire overlay_w_c_empty_n;
  wire shiftReg_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_fifo_w32_d2_S_shiftReg_29 U_overlaystream_fifo_w32_d2_S_ram
       (.D(D),
        .Q({\mOutPtr_reg_n_4_[1] ,\mOutPtr_reg_n_4_[0] }),
        .\SRL_SIG_reg[0][31]_0 (\SRL_SIG_reg[0][31] ),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .img_coverlay_cols_c_full_n(img_coverlay_cols_c_full_n),
        .internal_full_n_reg(internal_full_n_reg_0),
        .overlay_w_c95_full_n(overlay_w_c95_full_n),
        .overlay_w_c_empty_n(overlay_w_c_empty_n),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'hF0F0E0F000F00000)) 
    internal_empty_n_i_1__14
       (.I0(\mOutPtr_reg_n_4_[1] ),
        .I1(\mOutPtr_reg_n_4_[0] ),
        .I2(ap_rst_n),
        .I3(E),
        .I4(shiftReg_ce),
        .I5(overlay_w_c95_empty_n),
        .O(internal_empty_n_i_1__14_n_4));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__14_n_4),
        .Q(overlay_w_c95_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDFFFFDDD5DDDD)) 
    internal_full_n_i_1__10
       (.I0(ap_rst_n),
        .I1(overlay_w_c95_full_n),
        .I2(\mOutPtr_reg_n_4_[1] ),
        .I3(\mOutPtr_reg_n_4_[0] ),
        .I4(shiftReg_ce),
        .I5(E),
        .O(internal_full_n_i_1__10_n_4));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__10_n_4),
        .Q(overlay_w_c95_full_n),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__10 
       (.I0(\mOutPtr_reg_n_4_[0] ),
        .O(\mOutPtr[0]_i_1__10_n_4 ));
  LUT6 #(
    .INIT(64'h4000BFFFBFFF4000)) 
    \mOutPtr[1]_i_2__4 
       (.I0(shiftReg_ce),
        .I1(Q),
        .I2(overlay_w_c95_empty_n),
        .I3(Loop_loop_height_proc17_U0_ap_start),
        .I4(\mOutPtr_reg_n_4_[0] ),
        .I5(\mOutPtr_reg_n_4_[1] ),
        .O(\mOutPtr[1]_i_2__4_n_4 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[1]_0 ),
        .D(\mOutPtr[0]_i_1__10_n_4 ),
        .Q(\mOutPtr_reg_n_4_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[1]_0 ),
        .D(\mOutPtr[1]_i_2__4_n_4 ),
        .Q(\mOutPtr_reg_n_4_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "overlaystream_fifo_w32_d2_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_fifo_w32_d2_S_7
   (overlay_w_c_full_n,
    overlay_w_c_empty_n,
    D,
    ap_clk,
    ap_rst_n,
    shiftReg_ce,
    shiftReg_ce_0,
    ap_rst_n_inv,
    E,
    \SRL_SIG_reg[0][31] );
  output overlay_w_c_full_n;
  output overlay_w_c_empty_n;
  output [31:0]D;
  input ap_clk;
  input ap_rst_n;
  input shiftReg_ce;
  input shiftReg_ce_0;
  input ap_rst_n_inv;
  input [0:0]E;
  input [31:0]\SRL_SIG_reg[0][31] ;

  wire [31:0]D;
  wire [0:0]E;
  wire [31:0]\SRL_SIG_reg[0][31] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire internal_empty_n_i_1__7_n_4;
  wire internal_full_n_i_1__4_n_4;
  wire \mOutPtr[0]_i_1__9_n_4 ;
  wire \mOutPtr[1]_i_1__5_n_4 ;
  wire \mOutPtr_reg_n_4_[0] ;
  wire \mOutPtr_reg_n_4_[1] ;
  wire overlay_w_c_empty_n;
  wire overlay_w_c_full_n;
  wire shiftReg_ce;
  wire shiftReg_ce_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_fifo_w32_d2_S_shiftReg_28 U_overlaystream_fifo_w32_d2_S_ram
       (.D(D),
        .Q({\mOutPtr_reg_n_4_[1] ,\mOutPtr_reg_n_4_[0] }),
        .\SRL_SIG_reg[0][31]_0 (\SRL_SIG_reg[0][31] ),
        .ap_clk(ap_clk),
        .shiftReg_ce_0(shiftReg_ce_0));
  LUT6 #(
    .INIT(64'hF0F0E0F000F00000)) 
    internal_empty_n_i_1__7
       (.I0(\mOutPtr_reg_n_4_[1] ),
        .I1(\mOutPtr_reg_n_4_[0] ),
        .I2(ap_rst_n),
        .I3(shiftReg_ce),
        .I4(shiftReg_ce_0),
        .I5(overlay_w_c_empty_n),
        .O(internal_empty_n_i_1__7_n_4));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__7_n_4),
        .Q(overlay_w_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFE0FFFFFFF0FF)) 
    internal_full_n_i_1__4
       (.I0(\mOutPtr_reg_n_4_[0] ),
        .I1(\mOutPtr_reg_n_4_[1] ),
        .I2(overlay_w_c_full_n),
        .I3(ap_rst_n),
        .I4(shiftReg_ce),
        .I5(shiftReg_ce_0),
        .O(internal_full_n_i_1__4_n_4));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__4_n_4),
        .Q(overlay_w_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__9 
       (.I0(\mOutPtr_reg_n_4_[0] ),
        .O(\mOutPtr[0]_i_1__9_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT4 #(
    .INIT(16'h4BB4)) 
    \mOutPtr[1]_i_1__5 
       (.I0(shiftReg_ce_0),
        .I1(shiftReg_ce),
        .I2(\mOutPtr_reg_n_4_[0] ),
        .I3(\mOutPtr_reg_n_4_[1] ),
        .O(\mOutPtr[1]_i_1__5_n_4 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__9_n_4 ),
        .Q(\mOutPtr_reg_n_4_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__5_n_4 ),
        .Q(\mOutPtr_reg_n_4_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "overlaystream_fifo_w32_d2_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_fifo_w32_d2_S_8
   (overlay_x_c4_empty_n,
    overlay_x_c4_full_n,
    ap_rst_n_0,
    shiftReg_ce,
    E,
    start_once_reg_reg,
    in,
    ap_clk,
    internal_empty_n_reg_0,
    ap_rst_n,
    internal_empty_n4_out,
    shiftReg_ce_0,
    shiftReg_ce_1,
    start_once_reg,
    start_for_overlaystream_entry22_U0_full_n,
    overlay_alpha_c1_empty_n,
    overlay_y_c5_empty_n,
    overlay_h_c_full_n,
    overlay_x_c_full_n,
    \SRL_SIG_reg[0][31] ,
    overlay_y_c_full_n,
    overlay_alpha_c_full_n,
    overlay_w_c3_empty_n,
    overlay_w_c_full_n,
    overlay_h_c2_empty_n,
    ap_rst_n_inv,
    \mOutPtr_reg[0]_0 ,
    overlay_x);
  output overlay_x_c4_empty_n;
  output overlay_x_c4_full_n;
  output ap_rst_n_0;
  output shiftReg_ce;
  output [0:0]E;
  output [0:0]start_once_reg_reg;
  output [31:0]in;
  input ap_clk;
  input internal_empty_n_reg_0;
  input ap_rst_n;
  input internal_empty_n4_out;
  input shiftReg_ce_0;
  input shiftReg_ce_1;
  input start_once_reg;
  input start_for_overlaystream_entry22_U0_full_n;
  input overlay_alpha_c1_empty_n;
  input overlay_y_c5_empty_n;
  input overlay_h_c_full_n;
  input overlay_x_c_full_n;
  input \SRL_SIG_reg[0][31] ;
  input overlay_y_c_full_n;
  input overlay_alpha_c_full_n;
  input overlay_w_c3_empty_n;
  input overlay_w_c_full_n;
  input overlay_h_c2_empty_n;
  input ap_rst_n_inv;
  input [0:0]\mOutPtr_reg[0]_0 ;
  input [31:0]overlay_x;

  wire [0:0]E;
  wire \SRL_SIG_reg[0][31] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_inv;
  wire [31:0]in;
  wire internal_empty_n4_out;
  wire internal_empty_n_i_1__0_n_4;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__15_n_4;
  wire \mOutPtr[0]_i_1__6_n_4 ;
  wire \mOutPtr[1]_i_1__0_n_4 ;
  wire [0:0]\mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_4_[0] ;
  wire \mOutPtr_reg_n_4_[1] ;
  wire overlay_alpha_c1_empty_n;
  wire overlay_alpha_c_full_n;
  wire overlay_h_c2_empty_n;
  wire overlay_h_c_full_n;
  wire overlay_w_c3_empty_n;
  wire overlay_w_c_full_n;
  wire [31:0]overlay_x;
  wire overlay_x_c4_empty_n;
  wire overlay_x_c4_full_n;
  wire overlay_x_c_full_n;
  wire overlay_y_c5_empty_n;
  wire overlay_y_c_full_n;
  wire shiftReg_ce;
  wire shiftReg_ce_0;
  wire shiftReg_ce_1;
  wire start_for_overlaystream_entry22_U0_full_n;
  wire start_once_reg;
  wire [0:0]start_once_reg_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_fifo_w32_d2_S_shiftReg_27 U_overlaystream_fifo_w32_d2_S_ram
       (.Q({\mOutPtr_reg_n_4_[1] ,\mOutPtr_reg_n_4_[0] }),
        .\SRL_SIG_reg[0][31]_0 (\SRL_SIG_reg[0][31] ),
        .ap_clk(ap_clk),
        .in(in),
        .internal_empty_n_reg(shiftReg_ce),
        .overlay_alpha_c1_empty_n(overlay_alpha_c1_empty_n),
        .overlay_alpha_c_full_n(overlay_alpha_c_full_n),
        .overlay_h_c2_empty_n(overlay_h_c2_empty_n),
        .overlay_h_c_full_n(overlay_h_c_full_n),
        .overlay_w_c3_empty_n(overlay_w_c3_empty_n),
        .overlay_w_c_full_n(overlay_w_c_full_n),
        .overlay_x(overlay_x),
        .overlay_x_c4_empty_n(overlay_x_c4_empty_n),
        .overlay_x_c_full_n(overlay_x_c_full_n),
        .overlay_y_c5_empty_n(overlay_y_c5_empty_n),
        .overlay_y_c_full_n(overlay_y_c_full_n),
        .shiftReg_ce_0(shiftReg_ce_0));
  LUT6 #(
    .INIT(64'hFE00FE00FE000000)) 
    internal_empty_n_i_1__0
       (.I0(\mOutPtr_reg_n_4_[1] ),
        .I1(\mOutPtr_reg_n_4_[0] ),
        .I2(internal_empty_n_reg_0),
        .I3(ap_rst_n),
        .I4(internal_empty_n4_out),
        .I5(overlay_x_c4_empty_n),
        .O(internal_empty_n_i_1__0_n_4));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__0_n_4),
        .Q(overlay_x_c4_empty_n),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h5D)) 
    internal_full_n_i_1
       (.I0(ap_rst_n),
        .I1(shiftReg_ce),
        .I2(shiftReg_ce_0),
        .O(ap_rst_n_0));
  LUT4 #(
    .INIT(16'hA8AA)) 
    internal_full_n_i_1__15
       (.I0(overlay_x_c4_full_n),
        .I1(\mOutPtr_reg_n_4_[1] ),
        .I2(\mOutPtr_reg_n_4_[0] ),
        .I3(internal_empty_n4_out),
        .O(internal_full_n_i_1__15_n_4));
  FDSE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__15_n_4),
        .Q(overlay_x_c4_full_n),
        .S(ap_rst_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__6 
       (.I0(\mOutPtr_reg_n_4_[0] ),
        .O(\mOutPtr[0]_i_1__6_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT4 #(
    .INIT(16'h2DD2)) 
    \mOutPtr[1]_i_1__0 
       (.I0(shiftReg_ce),
        .I1(shiftReg_ce_0),
        .I2(\mOutPtr_reg_n_4_[0] ),
        .I3(\mOutPtr_reg_n_4_[1] ),
        .O(\mOutPtr[1]_i_1__0_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \mOutPtr[1]_i_1__4 
       (.I0(shiftReg_ce),
        .I1(shiftReg_ce_1),
        .O(E));
  LUT3 #(
    .INIT(8'h9A)) 
    \mOutPtr[1]_i_1__6 
       (.I0(shiftReg_ce),
        .I1(start_once_reg),
        .I2(start_for_overlaystream_entry22_U0_full_n),
        .O(start_once_reg_reg));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[0]_0 ),
        .D(\mOutPtr[0]_i_1__6_n_4 ),
        .Q(\mOutPtr_reg_n_4_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[0]_0 ),
        .D(\mOutPtr[1]_i_1__0_n_4 ),
        .Q(\mOutPtr_reg_n_4_[1] ),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_fifo_w32_d2_S_shiftReg
   (E,
    in,
    overlay_y_c5_full_n,
    overlay_w_c3_full_n,
    overlay_h_c2_full_n,
    overlay_h_ap_vld,
    \SRL_SIG_reg[0][31]_0 ,
    \SRL_SIG_reg[0][31]_1 ,
    Q,
    overlay_y,
    ap_clk);
  output [0:0]E;
  output [31:0]in;
  input overlay_y_c5_full_n;
  input overlay_w_c3_full_n;
  input overlay_h_c2_full_n;
  input overlay_h_ap_vld;
  input \SRL_SIG_reg[0][31]_0 ;
  input \SRL_SIG_reg[0][31]_1 ;
  input [1:0]Q;
  input [31:0]overlay_y;
  input ap_clk;

  wire [0:0]E;
  wire [1:0]Q;
  wire \SRL_SIG_reg[0][31]_0 ;
  wire \SRL_SIG_reg[0][31]_1 ;
  wire [31:0]\SRL_SIG_reg[0]_0 ;
  wire [31:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire [31:0]in;
  wire overlay_h_ap_vld;
  wire overlay_h_c2_full_n;
  wire overlay_w_c3_full_n;
  wire [31:0]overlay_y;
  wire overlay_y_c5_full_n;

  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \SRL_SIG[0][31]_i_1 
       (.I0(overlay_y_c5_full_n),
        .I1(overlay_w_c3_full_n),
        .I2(overlay_h_c2_full_n),
        .I3(overlay_h_ap_vld),
        .I4(\SRL_SIG_reg[0][31]_0 ),
        .I5(\SRL_SIG_reg[0][31]_1 ),
        .O(E));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(overlay_y[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(E),
        .D(overlay_y[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(E),
        .D(overlay_y[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(E),
        .D(overlay_y[12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(E),
        .D(overlay_y[13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(E),
        .D(overlay_y[14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(E),
        .D(overlay_y[15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(E),
        .D(overlay_y[16]),
        .Q(\SRL_SIG_reg[0]_0 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(E),
        .D(overlay_y[17]),
        .Q(\SRL_SIG_reg[0]_0 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(E),
        .D(overlay_y[18]),
        .Q(\SRL_SIG_reg[0]_0 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(E),
        .D(overlay_y[19]),
        .Q(\SRL_SIG_reg[0]_0 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(overlay_y[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(E),
        .D(overlay_y[20]),
        .Q(\SRL_SIG_reg[0]_0 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(E),
        .D(overlay_y[21]),
        .Q(\SRL_SIG_reg[0]_0 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(E),
        .D(overlay_y[22]),
        .Q(\SRL_SIG_reg[0]_0 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(E),
        .D(overlay_y[23]),
        .Q(\SRL_SIG_reg[0]_0 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(E),
        .D(overlay_y[24]),
        .Q(\SRL_SIG_reg[0]_0 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(E),
        .D(overlay_y[25]),
        .Q(\SRL_SIG_reg[0]_0 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(E),
        .D(overlay_y[26]),
        .Q(\SRL_SIG_reg[0]_0 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(E),
        .D(overlay_y[27]),
        .Q(\SRL_SIG_reg[0]_0 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(E),
        .D(overlay_y[28]),
        .Q(\SRL_SIG_reg[0]_0 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(E),
        .D(overlay_y[29]),
        .Q(\SRL_SIG_reg[0]_0 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(overlay_y[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(E),
        .D(overlay_y[30]),
        .Q(\SRL_SIG_reg[0]_0 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(E),
        .D(overlay_y[31]),
        .Q(\SRL_SIG_reg[0]_0 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(overlay_y[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(overlay_y[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(overlay_y[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(overlay_y[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(overlay_y[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(E),
        .D(overlay_y[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(E),
        .D(overlay_y[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [16]),
        .Q(\SRL_SIG_reg[1]_1 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [17]),
        .Q(\SRL_SIG_reg[1]_1 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [18]),
        .Q(\SRL_SIG_reg[1]_1 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [19]),
        .Q(\SRL_SIG_reg[1]_1 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [20]),
        .Q(\SRL_SIG_reg[1]_1 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [21]),
        .Q(\SRL_SIG_reg[1]_1 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [22]),
        .Q(\SRL_SIG_reg[1]_1 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [23]),
        .Q(\SRL_SIG_reg[1]_1 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [24]),
        .Q(\SRL_SIG_reg[1]_1 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [25]),
        .Q(\SRL_SIG_reg[1]_1 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [26]),
        .Q(\SRL_SIG_reg[1]_1 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [27]),
        .Q(\SRL_SIG_reg[1]_1 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [28]),
        .Q(\SRL_SIG_reg[1]_1 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [29]),
        .Q(\SRL_SIG_reg[1]_1 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [30]),
        .Q(\SRL_SIG_reg[1]_1 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [31]),
        .Q(\SRL_SIG_reg[1]_1 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][0]_srl4_i_1__1 
       (.I0(\SRL_SIG_reg[0]_0 [0]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [0]),
        .O(in[0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][10]_srl4_i_1__1 
       (.I0(\SRL_SIG_reg[0]_0 [10]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [10]),
        .O(in[10]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][11]_srl4_i_1__1 
       (.I0(\SRL_SIG_reg[0]_0 [11]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [11]),
        .O(in[11]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][12]_srl4_i_1__1 
       (.I0(\SRL_SIG_reg[0]_0 [12]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [12]),
        .O(in[12]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][13]_srl4_i_1__1 
       (.I0(\SRL_SIG_reg[0]_0 [13]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [13]),
        .O(in[13]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][14]_srl4_i_1__1 
       (.I0(\SRL_SIG_reg[0]_0 [14]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [14]),
        .O(in[14]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][15]_srl4_i_1__1 
       (.I0(\SRL_SIG_reg[0]_0 [15]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [15]),
        .O(in[15]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][16]_srl4_i_1__1 
       (.I0(\SRL_SIG_reg[0]_0 [16]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [16]),
        .O(in[16]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][17]_srl4_i_1__1 
       (.I0(\SRL_SIG_reg[0]_0 [17]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [17]),
        .O(in[17]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][18]_srl4_i_1__1 
       (.I0(\SRL_SIG_reg[0]_0 [18]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [18]),
        .O(in[18]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][19]_srl4_i_1__1 
       (.I0(\SRL_SIG_reg[0]_0 [19]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [19]),
        .O(in[19]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][1]_srl4_i_1__1 
       (.I0(\SRL_SIG_reg[0]_0 [1]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [1]),
        .O(in[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][20]_srl4_i_1__1 
       (.I0(\SRL_SIG_reg[0]_0 [20]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [20]),
        .O(in[20]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][21]_srl4_i_1__1 
       (.I0(\SRL_SIG_reg[0]_0 [21]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [21]),
        .O(in[21]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][22]_srl4_i_1__1 
       (.I0(\SRL_SIG_reg[0]_0 [22]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [22]),
        .O(in[22]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][23]_srl4_i_1__1 
       (.I0(\SRL_SIG_reg[0]_0 [23]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [23]),
        .O(in[23]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][24]_srl4_i_1__1 
       (.I0(\SRL_SIG_reg[0]_0 [24]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [24]),
        .O(in[24]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][25]_srl4_i_1__1 
       (.I0(\SRL_SIG_reg[0]_0 [25]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [25]),
        .O(in[25]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][26]_srl4_i_1__1 
       (.I0(\SRL_SIG_reg[0]_0 [26]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [26]),
        .O(in[26]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][27]_srl4_i_1__1 
       (.I0(\SRL_SIG_reg[0]_0 [27]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [27]),
        .O(in[27]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][28]_srl4_i_1__1 
       (.I0(\SRL_SIG_reg[0]_0 [28]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [28]),
        .O(in[28]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][29]_srl4_i_1__1 
       (.I0(\SRL_SIG_reg[0]_0 [29]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [29]),
        .O(in[29]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][2]_srl4_i_1__1 
       (.I0(\SRL_SIG_reg[0]_0 [2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [2]),
        .O(in[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][30]_srl4_i_1__1 
       (.I0(\SRL_SIG_reg[0]_0 [30]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [30]),
        .O(in[30]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][31]_srl4_i_1__1 
       (.I0(\SRL_SIG_reg[0]_0 [31]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [31]),
        .O(in[31]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][3]_srl4_i_1__1 
       (.I0(\SRL_SIG_reg[0]_0 [3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [3]),
        .O(in[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][4]_srl4_i_1__1 
       (.I0(\SRL_SIG_reg[0]_0 [4]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [4]),
        .O(in[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][5]_srl4_i_1__1 
       (.I0(\SRL_SIG_reg[0]_0 [5]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [5]),
        .O(in[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][6]_srl4_i_1__1 
       (.I0(\SRL_SIG_reg[0]_0 [6]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [6]),
        .O(in[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][7]_srl4_i_1__1 
       (.I0(\SRL_SIG_reg[0]_0 [7]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [7]),
        .O(in[7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][8]_srl4_i_1__1 
       (.I0(\SRL_SIG_reg[0]_0 [8]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [8]),
        .O(in[8]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][9]_srl4_i_1__1 
       (.I0(\SRL_SIG_reg[0]_0 [9]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [9]),
        .O(in[9]));
endmodule

(* ORIG_REF_NAME = "overlaystream_fifo_w32_d2_S_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_fifo_w32_d2_S_shiftReg_27
   (internal_empty_n_reg,
    in,
    overlay_alpha_c1_empty_n,
    overlay_y_c5_empty_n,
    overlay_h_c_full_n,
    overlay_x_c_full_n,
    \SRL_SIG_reg[0][31]_0 ,
    overlay_x_c4_empty_n,
    overlay_y_c_full_n,
    overlay_alpha_c_full_n,
    overlay_w_c3_empty_n,
    overlay_w_c_full_n,
    overlay_h_c2_empty_n,
    Q,
    shiftReg_ce_0,
    overlay_x,
    ap_clk);
  output internal_empty_n_reg;
  output [31:0]in;
  input overlay_alpha_c1_empty_n;
  input overlay_y_c5_empty_n;
  input overlay_h_c_full_n;
  input overlay_x_c_full_n;
  input \SRL_SIG_reg[0][31]_0 ;
  input overlay_x_c4_empty_n;
  input overlay_y_c_full_n;
  input overlay_alpha_c_full_n;
  input overlay_w_c3_empty_n;
  input overlay_w_c_full_n;
  input overlay_h_c2_empty_n;
  input [1:0]Q;
  input shiftReg_ce_0;
  input [31:0]overlay_x;
  input ap_clk;

  wire [1:0]Q;
  wire \SRL_SIG_reg[0][31]_0 ;
  wire [31:0]\SRL_SIG_reg[0]_0 ;
  wire [31:0]\SRL_SIG_reg[1]_1 ;
  wire \SRL_SIG_reg[3][0]_srl4_i_5_n_4 ;
  wire ap_clk;
  wire [31:0]in;
  wire internal_empty_n_reg;
  wire overlay_alpha_c1_empty_n;
  wire overlay_alpha_c_full_n;
  wire overlay_h_c2_empty_n;
  wire overlay_h_c_full_n;
  wire overlay_w_c3_empty_n;
  wire overlay_w_c_full_n;
  wire [31:0]overlay_x;
  wire overlay_x_c4_empty_n;
  wire overlay_x_c_full_n;
  wire overlay_y_c5_empty_n;
  wire overlay_y_c_full_n;
  wire shiftReg_ce_0;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(overlay_x[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(overlay_x[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(overlay_x[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(overlay_x[12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(overlay_x[13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(overlay_x[14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(overlay_x[15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(overlay_x[16]),
        .Q(\SRL_SIG_reg[0]_0 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(overlay_x[17]),
        .Q(\SRL_SIG_reg[0]_0 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(overlay_x[18]),
        .Q(\SRL_SIG_reg[0]_0 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(overlay_x[19]),
        .Q(\SRL_SIG_reg[0]_0 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(overlay_x[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(overlay_x[20]),
        .Q(\SRL_SIG_reg[0]_0 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(overlay_x[21]),
        .Q(\SRL_SIG_reg[0]_0 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(overlay_x[22]),
        .Q(\SRL_SIG_reg[0]_0 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(overlay_x[23]),
        .Q(\SRL_SIG_reg[0]_0 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(overlay_x[24]),
        .Q(\SRL_SIG_reg[0]_0 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(overlay_x[25]),
        .Q(\SRL_SIG_reg[0]_0 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(overlay_x[26]),
        .Q(\SRL_SIG_reg[0]_0 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(overlay_x[27]),
        .Q(\SRL_SIG_reg[0]_0 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(overlay_x[28]),
        .Q(\SRL_SIG_reg[0]_0 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(overlay_x[29]),
        .Q(\SRL_SIG_reg[0]_0 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(overlay_x[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(overlay_x[30]),
        .Q(\SRL_SIG_reg[0]_0 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(overlay_x[31]),
        .Q(\SRL_SIG_reg[0]_0 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(overlay_x[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(overlay_x[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(overlay_x[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(overlay_x[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(overlay_x[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(overlay_x[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(overlay_x[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [16]),
        .Q(\SRL_SIG_reg[1]_1 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [17]),
        .Q(\SRL_SIG_reg[1]_1 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [18]),
        .Q(\SRL_SIG_reg[1]_1 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [19]),
        .Q(\SRL_SIG_reg[1]_1 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [20]),
        .Q(\SRL_SIG_reg[1]_1 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [21]),
        .Q(\SRL_SIG_reg[1]_1 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [22]),
        .Q(\SRL_SIG_reg[1]_1 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [23]),
        .Q(\SRL_SIG_reg[1]_1 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [24]),
        .Q(\SRL_SIG_reg[1]_1 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [25]),
        .Q(\SRL_SIG_reg[1]_1 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [26]),
        .Q(\SRL_SIG_reg[1]_1 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [27]),
        .Q(\SRL_SIG_reg[1]_1 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [28]),
        .Q(\SRL_SIG_reg[1]_1 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [29]),
        .Q(\SRL_SIG_reg[1]_1 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [30]),
        .Q(\SRL_SIG_reg[1]_1 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [31]),
        .Q(\SRL_SIG_reg[1]_1 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \SRL_SIG_reg[3][0]_srl4_i_1 
       (.I0(\SRL_SIG_reg[3][0]_srl4_i_5_n_4 ),
        .I1(overlay_alpha_c1_empty_n),
        .I2(overlay_y_c5_empty_n),
        .I3(overlay_h_c_full_n),
        .I4(overlay_x_c_full_n),
        .I5(\SRL_SIG_reg[0][31]_0 ),
        .O(internal_empty_n_reg));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][0]_srl4_i_1__0 
       (.I0(\SRL_SIG_reg[0]_0 [0]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [0]),
        .O(in[0]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \SRL_SIG_reg[3][0]_srl4_i_5 
       (.I0(overlay_x_c4_empty_n),
        .I1(overlay_y_c_full_n),
        .I2(overlay_alpha_c_full_n),
        .I3(overlay_w_c3_empty_n),
        .I4(overlay_w_c_full_n),
        .I5(overlay_h_c2_empty_n),
        .O(\SRL_SIG_reg[3][0]_srl4_i_5_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][10]_srl4_i_1__0 
       (.I0(\SRL_SIG_reg[0]_0 [10]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [10]),
        .O(in[10]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][11]_srl4_i_1__0 
       (.I0(\SRL_SIG_reg[0]_0 [11]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [11]),
        .O(in[11]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][12]_srl4_i_1__0 
       (.I0(\SRL_SIG_reg[0]_0 [12]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [12]),
        .O(in[12]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][13]_srl4_i_1__0 
       (.I0(\SRL_SIG_reg[0]_0 [13]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [13]),
        .O(in[13]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][14]_srl4_i_1__0 
       (.I0(\SRL_SIG_reg[0]_0 [14]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [14]),
        .O(in[14]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][15]_srl4_i_1__0 
       (.I0(\SRL_SIG_reg[0]_0 [15]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [15]),
        .O(in[15]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][16]_srl4_i_1__0 
       (.I0(\SRL_SIG_reg[0]_0 [16]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [16]),
        .O(in[16]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][17]_srl4_i_1__0 
       (.I0(\SRL_SIG_reg[0]_0 [17]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [17]),
        .O(in[17]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][18]_srl4_i_1__0 
       (.I0(\SRL_SIG_reg[0]_0 [18]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [18]),
        .O(in[18]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][19]_srl4_i_1__0 
       (.I0(\SRL_SIG_reg[0]_0 [19]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [19]),
        .O(in[19]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][1]_srl4_i_1__0 
       (.I0(\SRL_SIG_reg[0]_0 [1]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [1]),
        .O(in[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][20]_srl4_i_1__0 
       (.I0(\SRL_SIG_reg[0]_0 [20]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [20]),
        .O(in[20]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][21]_srl4_i_1__0 
       (.I0(\SRL_SIG_reg[0]_0 [21]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [21]),
        .O(in[21]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][22]_srl4_i_1__0 
       (.I0(\SRL_SIG_reg[0]_0 [22]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [22]),
        .O(in[22]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][23]_srl4_i_1__0 
       (.I0(\SRL_SIG_reg[0]_0 [23]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [23]),
        .O(in[23]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][24]_srl4_i_1__0 
       (.I0(\SRL_SIG_reg[0]_0 [24]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [24]),
        .O(in[24]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][25]_srl4_i_1__0 
       (.I0(\SRL_SIG_reg[0]_0 [25]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [25]),
        .O(in[25]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][26]_srl4_i_1__0 
       (.I0(\SRL_SIG_reg[0]_0 [26]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [26]),
        .O(in[26]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][27]_srl4_i_1__0 
       (.I0(\SRL_SIG_reg[0]_0 [27]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [27]),
        .O(in[27]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][28]_srl4_i_1__0 
       (.I0(\SRL_SIG_reg[0]_0 [28]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [28]),
        .O(in[28]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][29]_srl4_i_1__0 
       (.I0(\SRL_SIG_reg[0]_0 [29]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [29]),
        .O(in[29]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][2]_srl4_i_1__0 
       (.I0(\SRL_SIG_reg[0]_0 [2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [2]),
        .O(in[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][30]_srl4_i_1__0 
       (.I0(\SRL_SIG_reg[0]_0 [30]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [30]),
        .O(in[30]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][31]_srl4_i_1__0 
       (.I0(\SRL_SIG_reg[0]_0 [31]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [31]),
        .O(in[31]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][3]_srl4_i_1__0 
       (.I0(\SRL_SIG_reg[0]_0 [3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [3]),
        .O(in[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][4]_srl4_i_1__0 
       (.I0(\SRL_SIG_reg[0]_0 [4]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [4]),
        .O(in[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][5]_srl4_i_1__0 
       (.I0(\SRL_SIG_reg[0]_0 [5]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [5]),
        .O(in[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][6]_srl4_i_1__0 
       (.I0(\SRL_SIG_reg[0]_0 [6]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [6]),
        .O(in[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][7]_srl4_i_1__0 
       (.I0(\SRL_SIG_reg[0]_0 [7]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [7]),
        .O(in[7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][8]_srl4_i_1__0 
       (.I0(\SRL_SIG_reg[0]_0 [8]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [8]),
        .O(in[8]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][9]_srl4_i_1__0 
       (.I0(\SRL_SIG_reg[0]_0 [9]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [9]),
        .O(in[9]));
endmodule

(* ORIG_REF_NAME = "overlaystream_fifo_w32_d2_S_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_fifo_w32_d2_S_shiftReg_28
   (D,
    Q,
    shiftReg_ce_0,
    \SRL_SIG_reg[0][31]_0 ,
    ap_clk);
  output [31:0]D;
  input [1:0]Q;
  input shiftReg_ce_0;
  input [31:0]\SRL_SIG_reg[0][31]_0 ;
  input ap_clk;

  wire [31:0]D;
  wire [1:0]Q;
  wire [31:0]\SRL_SIG_reg[0][31]_0 ;
  wire [31:0]\SRL_SIG_reg[0]_0 ;
  wire [31:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire shiftReg_ce_0;

  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][0]_i_1__2 
       (.I0(\SRL_SIG_reg[0]_0 [0]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [0]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][10]_i_1__2 
       (.I0(\SRL_SIG_reg[0]_0 [10]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [10]),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][11]_i_1__1 
       (.I0(\SRL_SIG_reg[0]_0 [11]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [11]),
        .O(D[11]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][12]_i_1__1 
       (.I0(\SRL_SIG_reg[0]_0 [12]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [12]),
        .O(D[12]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][13]_i_1__1 
       (.I0(\SRL_SIG_reg[0]_0 [13]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [13]),
        .O(D[13]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][14]_i_1__1 
       (.I0(\SRL_SIG_reg[0]_0 [14]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [14]),
        .O(D[14]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][15]_i_1__1 
       (.I0(\SRL_SIG_reg[0]_0 [15]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [15]),
        .O(D[15]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][16]_i_1__1 
       (.I0(\SRL_SIG_reg[0]_0 [16]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [16]),
        .O(D[16]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][17]_i_1__1 
       (.I0(\SRL_SIG_reg[0]_0 [17]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [17]),
        .O(D[17]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][18]_i_1__1 
       (.I0(\SRL_SIG_reg[0]_0 [18]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [18]),
        .O(D[18]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][19]_i_1__1 
       (.I0(\SRL_SIG_reg[0]_0 [19]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [19]),
        .O(D[19]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][1]_i_1__2 
       (.I0(\SRL_SIG_reg[0]_0 [1]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [1]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][20]_i_1__1 
       (.I0(\SRL_SIG_reg[0]_0 [20]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [20]),
        .O(D[20]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][21]_i_1__1 
       (.I0(\SRL_SIG_reg[0]_0 [21]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [21]),
        .O(D[21]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][22]_i_1__1 
       (.I0(\SRL_SIG_reg[0]_0 [22]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [22]),
        .O(D[22]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][23]_i_1__1 
       (.I0(\SRL_SIG_reg[0]_0 [23]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [23]),
        .O(D[23]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][24]_i_1__1 
       (.I0(\SRL_SIG_reg[0]_0 [24]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [24]),
        .O(D[24]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][25]_i_1__1 
       (.I0(\SRL_SIG_reg[0]_0 [25]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [25]),
        .O(D[25]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][26]_i_1__1 
       (.I0(\SRL_SIG_reg[0]_0 [26]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [26]),
        .O(D[26]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][27]_i_1__1 
       (.I0(\SRL_SIG_reg[0]_0 [27]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [27]),
        .O(D[27]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][28]_i_1__1 
       (.I0(\SRL_SIG_reg[0]_0 [28]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [28]),
        .O(D[28]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][29]_i_1__1 
       (.I0(\SRL_SIG_reg[0]_0 [29]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [29]),
        .O(D[29]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][2]_i_1__2 
       (.I0(\SRL_SIG_reg[0]_0 [2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [2]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][30]_i_1__1 
       (.I0(\SRL_SIG_reg[0]_0 [30]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [30]),
        .O(D[30]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][31]_i_1__2 
       (.I0(\SRL_SIG_reg[0]_0 [31]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [31]),
        .O(D[31]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][3]_i_1__2 
       (.I0(\SRL_SIG_reg[0]_0 [3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [3]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][4]_i_1__2 
       (.I0(\SRL_SIG_reg[0]_0 [4]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [4]),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][5]_i_1__2 
       (.I0(\SRL_SIG_reg[0]_0 [5]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [5]),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][6]_i_1__2 
       (.I0(\SRL_SIG_reg[0]_0 [6]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [6]),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][7]_i_1__2 
       (.I0(\SRL_SIG_reg[0]_0 [7]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [7]),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][8]_i_1__2 
       (.I0(\SRL_SIG_reg[0]_0 [8]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [8]),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][9]_i_1__2 
       (.I0(\SRL_SIG_reg[0]_0 [9]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [9]),
        .O(D[9]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_0 [0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_0 [10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_0 [11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_0 [12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_0 [13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_0 [14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_0 [15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_0 [16]),
        .Q(\SRL_SIG_reg[0]_0 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_0 [17]),
        .Q(\SRL_SIG_reg[0]_0 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_0 [18]),
        .Q(\SRL_SIG_reg[0]_0 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_0 [19]),
        .Q(\SRL_SIG_reg[0]_0 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_0 [1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_0 [20]),
        .Q(\SRL_SIG_reg[0]_0 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_0 [21]),
        .Q(\SRL_SIG_reg[0]_0 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_0 [22]),
        .Q(\SRL_SIG_reg[0]_0 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_0 [23]),
        .Q(\SRL_SIG_reg[0]_0 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_0 [24]),
        .Q(\SRL_SIG_reg[0]_0 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_0 [25]),
        .Q(\SRL_SIG_reg[0]_0 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_0 [26]),
        .Q(\SRL_SIG_reg[0]_0 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_0 [27]),
        .Q(\SRL_SIG_reg[0]_0 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_0 [28]),
        .Q(\SRL_SIG_reg[0]_0 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_0 [29]),
        .Q(\SRL_SIG_reg[0]_0 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_0 [2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_0 [30]),
        .Q(\SRL_SIG_reg[0]_0 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_0 [31]),
        .Q(\SRL_SIG_reg[0]_0 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_0 [3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_0 [4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_0 [5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_0 [6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_0 [7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_0 [8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_0 [9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [16]),
        .Q(\SRL_SIG_reg[1]_1 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [17]),
        .Q(\SRL_SIG_reg[1]_1 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [18]),
        .Q(\SRL_SIG_reg[1]_1 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [19]),
        .Q(\SRL_SIG_reg[1]_1 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [20]),
        .Q(\SRL_SIG_reg[1]_1 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [21]),
        .Q(\SRL_SIG_reg[1]_1 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [22]),
        .Q(\SRL_SIG_reg[1]_1 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [23]),
        .Q(\SRL_SIG_reg[1]_1 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [24]),
        .Q(\SRL_SIG_reg[1]_1 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [25]),
        .Q(\SRL_SIG_reg[1]_1 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [26]),
        .Q(\SRL_SIG_reg[1]_1 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [27]),
        .Q(\SRL_SIG_reg[1]_1 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [28]),
        .Q(\SRL_SIG_reg[1]_1 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [29]),
        .Q(\SRL_SIG_reg[1]_1 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [30]),
        .Q(\SRL_SIG_reg[1]_1 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [31]),
        .Q(\SRL_SIG_reg[1]_1 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "overlaystream_fifo_w32_d2_S_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_fifo_w32_d2_S_shiftReg_29
   (internal_full_n_reg,
    \SRL_SIG_reg[0][31]_0 ,
    overlay_w_c95_full_n,
    img_coverlay_cols_c_full_n,
    overlay_w_c_empty_n,
    ap_done_reg,
    Q,
    shiftReg_ce,
    D,
    ap_clk);
  output internal_full_n_reg;
  output [31:0]\SRL_SIG_reg[0][31]_0 ;
  input overlay_w_c95_full_n;
  input img_coverlay_cols_c_full_n;
  input overlay_w_c_empty_n;
  input ap_done_reg;
  input [1:0]Q;
  input shiftReg_ce;
  input [31:0]D;
  input ap_clk;

  wire [31:0]D;
  wire [1:0]Q;
  wire [31:0]\SRL_SIG_reg[0][31]_0 ;
  wire [31:0]\SRL_SIG_reg[0]_0 ;
  wire [31:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire ap_done_reg;
  wire img_coverlay_cols_c_full_n;
  wire internal_full_n_reg;
  wire overlay_w_c95_full_n;
  wire overlay_w_c_empty_n;
  wire shiftReg_ce;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[16]),
        .Q(\SRL_SIG_reg[0]_0 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[17]),
        .Q(\SRL_SIG_reg[0]_0 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[18]),
        .Q(\SRL_SIG_reg[0]_0 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[19]),
        .Q(\SRL_SIG_reg[0]_0 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[20]),
        .Q(\SRL_SIG_reg[0]_0 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[21]),
        .Q(\SRL_SIG_reg[0]_0 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[22]),
        .Q(\SRL_SIG_reg[0]_0 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[23]),
        .Q(\SRL_SIG_reg[0]_0 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[24]),
        .Q(\SRL_SIG_reg[0]_0 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[25]),
        .Q(\SRL_SIG_reg[0]_0 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[26]),
        .Q(\SRL_SIG_reg[0]_0 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[27]),
        .Q(\SRL_SIG_reg[0]_0 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[28]),
        .Q(\SRL_SIG_reg[0]_0 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[29]),
        .Q(\SRL_SIG_reg[0]_0 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[30]),
        .Q(\SRL_SIG_reg[0]_0 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[31]),
        .Q(\SRL_SIG_reg[0]_0 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [16]),
        .Q(\SRL_SIG_reg[1]_1 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [17]),
        .Q(\SRL_SIG_reg[1]_1 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [18]),
        .Q(\SRL_SIG_reg[1]_1 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [19]),
        .Q(\SRL_SIG_reg[1]_1 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [20]),
        .Q(\SRL_SIG_reg[1]_1 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [21]),
        .Q(\SRL_SIG_reg[1]_1 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [22]),
        .Q(\SRL_SIG_reg[1]_1 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [23]),
        .Q(\SRL_SIG_reg[1]_1 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [24]),
        .Q(\SRL_SIG_reg[1]_1 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [25]),
        .Q(\SRL_SIG_reg[1]_1 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [26]),
        .Q(\SRL_SIG_reg[1]_1 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [27]),
        .Q(\SRL_SIG_reg[1]_1 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [28]),
        .Q(\SRL_SIG_reg[1]_1 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [29]),
        .Q(\SRL_SIG_reg[1]_1 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [30]),
        .Q(\SRL_SIG_reg[1]_1 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [31]),
        .Q(\SRL_SIG_reg[1]_1 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFF7F)) 
    \ap_return_preg[10]_i_3 
       (.I0(overlay_w_c95_full_n),
        .I1(img_coverlay_cols_c_full_n),
        .I2(overlay_w_c_empty_n),
        .I3(ap_done_reg),
        .O(internal_full_n_reg));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \overlay_w_read_reg_287[0]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [0]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [0]),
        .O(\SRL_SIG_reg[0][31]_0 [0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \overlay_w_read_reg_287[10]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [10]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [10]),
        .O(\SRL_SIG_reg[0][31]_0 [10]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \overlay_w_read_reg_287[11]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [11]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [11]),
        .O(\SRL_SIG_reg[0][31]_0 [11]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \overlay_w_read_reg_287[12]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [12]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [12]),
        .O(\SRL_SIG_reg[0][31]_0 [12]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \overlay_w_read_reg_287[13]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [13]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [13]),
        .O(\SRL_SIG_reg[0][31]_0 [13]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \overlay_w_read_reg_287[14]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [14]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [14]),
        .O(\SRL_SIG_reg[0][31]_0 [14]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \overlay_w_read_reg_287[15]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [15]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [15]),
        .O(\SRL_SIG_reg[0][31]_0 [15]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \overlay_w_read_reg_287[16]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [16]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [16]),
        .O(\SRL_SIG_reg[0][31]_0 [16]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \overlay_w_read_reg_287[17]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [17]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [17]),
        .O(\SRL_SIG_reg[0][31]_0 [17]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \overlay_w_read_reg_287[18]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [18]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [18]),
        .O(\SRL_SIG_reg[0][31]_0 [18]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \overlay_w_read_reg_287[19]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [19]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [19]),
        .O(\SRL_SIG_reg[0][31]_0 [19]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \overlay_w_read_reg_287[1]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [1]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [1]),
        .O(\SRL_SIG_reg[0][31]_0 [1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \overlay_w_read_reg_287[20]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [20]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [20]),
        .O(\SRL_SIG_reg[0][31]_0 [20]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \overlay_w_read_reg_287[21]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [21]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [21]),
        .O(\SRL_SIG_reg[0][31]_0 [21]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \overlay_w_read_reg_287[22]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [22]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [22]),
        .O(\SRL_SIG_reg[0][31]_0 [22]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \overlay_w_read_reg_287[23]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [23]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [23]),
        .O(\SRL_SIG_reg[0][31]_0 [23]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \overlay_w_read_reg_287[24]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [24]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [24]),
        .O(\SRL_SIG_reg[0][31]_0 [24]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \overlay_w_read_reg_287[25]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [25]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [25]),
        .O(\SRL_SIG_reg[0][31]_0 [25]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \overlay_w_read_reg_287[26]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [26]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [26]),
        .O(\SRL_SIG_reg[0][31]_0 [26]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \overlay_w_read_reg_287[27]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [27]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [27]),
        .O(\SRL_SIG_reg[0][31]_0 [27]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \overlay_w_read_reg_287[28]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [28]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [28]),
        .O(\SRL_SIG_reg[0][31]_0 [28]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \overlay_w_read_reg_287[29]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [29]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [29]),
        .O(\SRL_SIG_reg[0][31]_0 [29]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \overlay_w_read_reg_287[2]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [2]),
        .O(\SRL_SIG_reg[0][31]_0 [2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \overlay_w_read_reg_287[30]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [30]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [30]),
        .O(\SRL_SIG_reg[0][31]_0 [30]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \overlay_w_read_reg_287[31]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [31]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [31]),
        .O(\SRL_SIG_reg[0][31]_0 [31]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \overlay_w_read_reg_287[3]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [3]),
        .O(\SRL_SIG_reg[0][31]_0 [3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \overlay_w_read_reg_287[4]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [4]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [4]),
        .O(\SRL_SIG_reg[0][31]_0 [4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \overlay_w_read_reg_287[5]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [5]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [5]),
        .O(\SRL_SIG_reg[0][31]_0 [5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \overlay_w_read_reg_287[6]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [6]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [6]),
        .O(\SRL_SIG_reg[0][31]_0 [6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \overlay_w_read_reg_287[7]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [7]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [7]),
        .O(\SRL_SIG_reg[0][31]_0 [7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \overlay_w_read_reg_287[8]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [8]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [8]),
        .O(\SRL_SIG_reg[0][31]_0 [8]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \overlay_w_read_reg_287[9]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [9]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [9]),
        .O(\SRL_SIG_reg[0][31]_0 [9]));
endmodule

(* ORIG_REF_NAME = "overlaystream_fifo_w32_d2_S_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_fifo_w32_d2_S_shiftReg_30
   (D,
    Q,
    shiftReg_ce_0,
    overlay_w,
    ap_clk);
  output [31:0]D;
  input [1:0]Q;
  input shiftReg_ce_0;
  input [31:0]overlay_w;
  input ap_clk;

  wire [31:0]D;
  wire [1:0]Q;
  wire [31:0]\SRL_SIG_reg[0]_0 ;
  wire [31:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire [31:0]overlay_w;
  wire shiftReg_ce_0;

  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][0]_i_1__1 
       (.I0(\SRL_SIG_reg[0]_0 [0]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [0]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][10]_i_1__1 
       (.I0(\SRL_SIG_reg[0]_0 [10]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [10]),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][11]_i_1__0 
       (.I0(\SRL_SIG_reg[0]_0 [11]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [11]),
        .O(D[11]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][12]_i_1__0 
       (.I0(\SRL_SIG_reg[0]_0 [12]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [12]),
        .O(D[12]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][13]_i_1__0 
       (.I0(\SRL_SIG_reg[0]_0 [13]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [13]),
        .O(D[13]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][14]_i_1__0 
       (.I0(\SRL_SIG_reg[0]_0 [14]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [14]),
        .O(D[14]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][15]_i_1__0 
       (.I0(\SRL_SIG_reg[0]_0 [15]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [15]),
        .O(D[15]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][16]_i_1__0 
       (.I0(\SRL_SIG_reg[0]_0 [16]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [16]),
        .O(D[16]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][17]_i_1__0 
       (.I0(\SRL_SIG_reg[0]_0 [17]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [17]),
        .O(D[17]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][18]_i_1__0 
       (.I0(\SRL_SIG_reg[0]_0 [18]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [18]),
        .O(D[18]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][19]_i_1__0 
       (.I0(\SRL_SIG_reg[0]_0 [19]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [19]),
        .O(D[19]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][1]_i_1__1 
       (.I0(\SRL_SIG_reg[0]_0 [1]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [1]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][20]_i_1__0 
       (.I0(\SRL_SIG_reg[0]_0 [20]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [20]),
        .O(D[20]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][21]_i_1__0 
       (.I0(\SRL_SIG_reg[0]_0 [21]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [21]),
        .O(D[21]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][22]_i_1__0 
       (.I0(\SRL_SIG_reg[0]_0 [22]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [22]),
        .O(D[22]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][23]_i_1__0 
       (.I0(\SRL_SIG_reg[0]_0 [23]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [23]),
        .O(D[23]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][24]_i_1__0 
       (.I0(\SRL_SIG_reg[0]_0 [24]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [24]),
        .O(D[24]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][25]_i_1__0 
       (.I0(\SRL_SIG_reg[0]_0 [25]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [25]),
        .O(D[25]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][26]_i_1__0 
       (.I0(\SRL_SIG_reg[0]_0 [26]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [26]),
        .O(D[26]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][27]_i_1__0 
       (.I0(\SRL_SIG_reg[0]_0 [27]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [27]),
        .O(D[27]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][28]_i_1__0 
       (.I0(\SRL_SIG_reg[0]_0 [28]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [28]),
        .O(D[28]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][29]_i_1__0 
       (.I0(\SRL_SIG_reg[0]_0 [29]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [29]),
        .O(D[29]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][2]_i_1__1 
       (.I0(\SRL_SIG_reg[0]_0 [2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [2]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][30]_i_1__0 
       (.I0(\SRL_SIG_reg[0]_0 [30]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [30]),
        .O(D[30]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][31]_i_1__1 
       (.I0(\SRL_SIG_reg[0]_0 [31]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [31]),
        .O(D[31]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][3]_i_1__1 
       (.I0(\SRL_SIG_reg[0]_0 [3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [3]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][4]_i_1__1 
       (.I0(\SRL_SIG_reg[0]_0 [4]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [4]),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][5]_i_1__1 
       (.I0(\SRL_SIG_reg[0]_0 [5]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [5]),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][6]_i_1__1 
       (.I0(\SRL_SIG_reg[0]_0 [6]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [6]),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][7]_i_1__1 
       (.I0(\SRL_SIG_reg[0]_0 [7]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [7]),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][8]_i_1__1 
       (.I0(\SRL_SIG_reg[0]_0 [8]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [8]),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][9]_i_1__1 
       (.I0(\SRL_SIG_reg[0]_0 [9]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [9]),
        .O(D[9]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(overlay_w[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(overlay_w[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(overlay_w[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(overlay_w[12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(overlay_w[13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(overlay_w[14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(overlay_w[15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(overlay_w[16]),
        .Q(\SRL_SIG_reg[0]_0 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(overlay_w[17]),
        .Q(\SRL_SIG_reg[0]_0 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(overlay_w[18]),
        .Q(\SRL_SIG_reg[0]_0 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(overlay_w[19]),
        .Q(\SRL_SIG_reg[0]_0 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(overlay_w[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(overlay_w[20]),
        .Q(\SRL_SIG_reg[0]_0 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(overlay_w[21]),
        .Q(\SRL_SIG_reg[0]_0 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(overlay_w[22]),
        .Q(\SRL_SIG_reg[0]_0 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(overlay_w[23]),
        .Q(\SRL_SIG_reg[0]_0 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(overlay_w[24]),
        .Q(\SRL_SIG_reg[0]_0 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(overlay_w[25]),
        .Q(\SRL_SIG_reg[0]_0 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(overlay_w[26]),
        .Q(\SRL_SIG_reg[0]_0 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(overlay_w[27]),
        .Q(\SRL_SIG_reg[0]_0 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(overlay_w[28]),
        .Q(\SRL_SIG_reg[0]_0 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(overlay_w[29]),
        .Q(\SRL_SIG_reg[0]_0 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(overlay_w[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(overlay_w[30]),
        .Q(\SRL_SIG_reg[0]_0 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(overlay_w[31]),
        .Q(\SRL_SIG_reg[0]_0 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(overlay_w[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(overlay_w[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(overlay_w[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(overlay_w[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(overlay_w[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(overlay_w[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(overlay_w[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [16]),
        .Q(\SRL_SIG_reg[1]_1 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [17]),
        .Q(\SRL_SIG_reg[1]_1 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [18]),
        .Q(\SRL_SIG_reg[1]_1 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [19]),
        .Q(\SRL_SIG_reg[1]_1 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [20]),
        .Q(\SRL_SIG_reg[1]_1 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [21]),
        .Q(\SRL_SIG_reg[1]_1 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [22]),
        .Q(\SRL_SIG_reg[1]_1 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [23]),
        .Q(\SRL_SIG_reg[1]_1 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [24]),
        .Q(\SRL_SIG_reg[1]_1 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [25]),
        .Q(\SRL_SIG_reg[1]_1 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [26]),
        .Q(\SRL_SIG_reg[1]_1 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [27]),
        .Q(\SRL_SIG_reg[1]_1 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [28]),
        .Q(\SRL_SIG_reg[1]_1 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [29]),
        .Q(\SRL_SIG_reg[1]_1 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [30]),
        .Q(\SRL_SIG_reg[1]_1 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [31]),
        .Q(\SRL_SIG_reg[1]_1 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "overlaystream_fifo_w32_d2_S_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_fifo_w32_d2_S_shiftReg_31
   (D,
    internal_empty_n_reg,
    in,
    Q,
    ap_return_preg,
    overlay_h_c_empty_n,
    Block_split90_proc_U0_ap_start,
    img_coverlay_rows_c_full_n,
    \SRL_SIG_reg[0][31]_0 ,
    shiftReg_ce_0,
    \SRL_SIG_reg[0][31]_1 ,
    ap_clk);
  output [10:0]D;
  output internal_empty_n_reg;
  output [31:0]in;
  input [1:0]Q;
  input [10:0]ap_return_preg;
  input overlay_h_c_empty_n;
  input Block_split90_proc_U0_ap_start;
  input img_coverlay_rows_c_full_n;
  input \SRL_SIG_reg[0][31]_0 ;
  input shiftReg_ce_0;
  input [31:0]\SRL_SIG_reg[0][31]_1 ;
  input ap_clk;

  wire Block_split90_proc_U0_ap_start;
  wire [10:0]D;
  wire [1:0]Q;
  wire \SRL_SIG_reg[0][31]_0 ;
  wire [31:0]\SRL_SIG_reg[0][31]_1 ;
  wire [31:0]\SRL_SIG_reg[0]_0 ;
  wire [31:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire [10:0]ap_return_preg;
  wire img_coverlay_rows_c_full_n;
  wire [31:0]in;
  wire internal_empty_n_reg;
  wire overlay_h_c_empty_n;
  wire shiftReg_ce_0;

  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][0]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [0]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [0]),
        .I4(internal_empty_n_reg),
        .I5(ap_return_preg[0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][10]_i_2 
       (.I0(\SRL_SIG_reg[0]_0 [10]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [10]),
        .I4(internal_empty_n_reg),
        .I5(ap_return_preg[10]),
        .O(D[10]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][1]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [1]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [1]),
        .I4(internal_empty_n_reg),
        .I5(ap_return_preg[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][2]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [2]),
        .I4(internal_empty_n_reg),
        .I5(ap_return_preg[2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][3]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [3]),
        .I4(internal_empty_n_reg),
        .I5(ap_return_preg[3]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][4]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [4]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [4]),
        .I4(internal_empty_n_reg),
        .I5(ap_return_preg[4]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][5]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [5]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [5]),
        .I4(internal_empty_n_reg),
        .I5(ap_return_preg[5]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][6]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [6]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [6]),
        .I4(internal_empty_n_reg),
        .I5(ap_return_preg[6]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][7]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [7]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [7]),
        .I4(internal_empty_n_reg),
        .I5(ap_return_preg[7]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][8]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [8]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [8]),
        .I4(internal_empty_n_reg),
        .I5(ap_return_preg[8]),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][9]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [9]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [9]),
        .I4(internal_empty_n_reg),
        .I5(ap_return_preg[9]),
        .O(D[9]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_1 [0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_1 [10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_1 [11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_1 [12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_1 [13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_1 [14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_1 [15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_1 [16]),
        .Q(\SRL_SIG_reg[0]_0 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_1 [17]),
        .Q(\SRL_SIG_reg[0]_0 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_1 [18]),
        .Q(\SRL_SIG_reg[0]_0 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_1 [19]),
        .Q(\SRL_SIG_reg[0]_0 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_1 [1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_1 [20]),
        .Q(\SRL_SIG_reg[0]_0 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_1 [21]),
        .Q(\SRL_SIG_reg[0]_0 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_1 [22]),
        .Q(\SRL_SIG_reg[0]_0 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_1 [23]),
        .Q(\SRL_SIG_reg[0]_0 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_1 [24]),
        .Q(\SRL_SIG_reg[0]_0 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_1 [25]),
        .Q(\SRL_SIG_reg[0]_0 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_1 [26]),
        .Q(\SRL_SIG_reg[0]_0 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_1 [27]),
        .Q(\SRL_SIG_reg[0]_0 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_1 [28]),
        .Q(\SRL_SIG_reg[0]_0 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_1 [29]),
        .Q(\SRL_SIG_reg[0]_0 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_1 [2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_1 [30]),
        .Q(\SRL_SIG_reg[0]_0 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_1 [31]),
        .Q(\SRL_SIG_reg[0]_0 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_1 [3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_1 [4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_1 [5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_1 [6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_1 [7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_1 [8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_1 [9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [16]),
        .Q(\SRL_SIG_reg[1]_1 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [17]),
        .Q(\SRL_SIG_reg[1]_1 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [18]),
        .Q(\SRL_SIG_reg[1]_1 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [19]),
        .Q(\SRL_SIG_reg[1]_1 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [20]),
        .Q(\SRL_SIG_reg[1]_1 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [21]),
        .Q(\SRL_SIG_reg[1]_1 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [22]),
        .Q(\SRL_SIG_reg[1]_1 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [23]),
        .Q(\SRL_SIG_reg[1]_1 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [24]),
        .Q(\SRL_SIG_reg[1]_1 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [25]),
        .Q(\SRL_SIG_reg[1]_1 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [26]),
        .Q(\SRL_SIG_reg[1]_1 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [27]),
        .Q(\SRL_SIG_reg[1]_1 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [28]),
        .Q(\SRL_SIG_reg[1]_1 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [29]),
        .Q(\SRL_SIG_reg[1]_1 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [30]),
        .Q(\SRL_SIG_reg[1]_1 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [31]),
        .Q(\SRL_SIG_reg[1]_1 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][11]_srl3_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [11]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [11]),
        .O(in[11]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][12]_srl3_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [12]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [12]),
        .O(in[12]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][13]_srl3_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [13]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [13]),
        .O(in[13]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][14]_srl3_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [14]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [14]),
        .O(in[14]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][15]_srl3_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [15]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [15]),
        .O(in[15]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][16]_srl3_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [16]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [16]),
        .O(in[16]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][17]_srl3_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [17]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [17]),
        .O(in[17]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][18]_srl3_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [18]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [18]),
        .O(in[18]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][19]_srl3_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [19]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [19]),
        .O(in[19]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][20]_srl3_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [20]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [20]),
        .O(in[20]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][21]_srl3_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [21]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [21]),
        .O(in[21]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][22]_srl3_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [22]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [22]),
        .O(in[22]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][23]_srl3_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [23]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [23]),
        .O(in[23]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][24]_srl3_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [24]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [24]),
        .O(in[24]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][25]_srl3_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [25]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [25]),
        .O(in[25]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][26]_srl3_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [26]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [26]),
        .O(in[26]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][27]_srl3_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [27]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [27]),
        .O(in[27]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][28]_srl3_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [28]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [28]),
        .O(in[28]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][29]_srl3_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [29]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [29]),
        .O(in[29]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][30]_srl3_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [30]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [30]),
        .O(in[30]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][31]_srl3_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [31]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [31]),
        .O(in[31]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_preg[0]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [0]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [0]),
        .O(in[0]));
  LUT4 #(
    .INIT(16'h0080)) 
    \ap_return_preg[10]_i_1 
       (.I0(overlay_h_c_empty_n),
        .I1(Block_split90_proc_U0_ap_start),
        .I2(img_coverlay_rows_c_full_n),
        .I3(\SRL_SIG_reg[0][31]_0 ),
        .O(internal_empty_n_reg));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_preg[10]_i_2 
       (.I0(\SRL_SIG_reg[0]_0 [10]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [10]),
        .O(in[10]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_preg[1]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [1]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [1]),
        .O(in[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_preg[2]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [2]),
        .O(in[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_preg[3]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [3]),
        .O(in[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_preg[4]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [4]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [4]),
        .O(in[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_preg[5]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [5]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [5]),
        .O(in[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_preg[6]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [6]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [6]),
        .O(in[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_preg[7]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [7]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [7]),
        .O(in[7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_preg[8]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [8]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [8]),
        .O(in[8]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_preg[9]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [9]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [9]),
        .O(in[9]));
endmodule

(* ORIG_REF_NAME = "overlaystream_fifo_w32_d2_S_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_fifo_w32_d2_S_shiftReg_32
   (D,
    Q,
    shiftReg_ce_0,
    overlay_h,
    ap_clk);
  output [31:0]D;
  input [1:0]Q;
  input shiftReg_ce_0;
  input [31:0]overlay_h;
  input ap_clk;

  wire [31:0]D;
  wire [1:0]Q;
  wire [31:0]\SRL_SIG_reg[0]_0 ;
  wire [31:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire [31:0]overlay_h;
  wire shiftReg_ce_0;

  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][0]_i_1__0 
       (.I0(\SRL_SIG_reg[0]_0 [0]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [0]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][10]_i_1__0 
       (.I0(\SRL_SIG_reg[0]_0 [10]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [10]),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][11]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [11]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [11]),
        .O(D[11]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][12]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [12]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [12]),
        .O(D[12]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][13]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [13]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [13]),
        .O(D[13]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][14]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [14]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [14]),
        .O(D[14]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][15]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [15]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [15]),
        .O(D[15]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][16]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [16]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [16]),
        .O(D[16]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][17]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [17]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [17]),
        .O(D[17]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][18]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [18]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [18]),
        .O(D[18]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][19]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [19]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [19]),
        .O(D[19]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][1]_i_1__0 
       (.I0(\SRL_SIG_reg[0]_0 [1]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [1]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][20]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [20]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [20]),
        .O(D[20]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][21]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [21]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [21]),
        .O(D[21]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][22]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [22]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [22]),
        .O(D[22]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][23]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [23]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [23]),
        .O(D[23]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][24]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [24]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [24]),
        .O(D[24]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][25]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [25]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [25]),
        .O(D[25]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][26]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [26]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [26]),
        .O(D[26]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][27]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [27]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [27]),
        .O(D[27]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][28]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [28]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [28]),
        .O(D[28]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][29]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [29]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [29]),
        .O(D[29]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][2]_i_1__0 
       (.I0(\SRL_SIG_reg[0]_0 [2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [2]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][30]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [30]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [30]),
        .O(D[30]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][31]_i_1__0 
       (.I0(\SRL_SIG_reg[0]_0 [31]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [31]),
        .O(D[31]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][3]_i_1__0 
       (.I0(\SRL_SIG_reg[0]_0 [3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [3]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][4]_i_1__0 
       (.I0(\SRL_SIG_reg[0]_0 [4]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [4]),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][5]_i_1__0 
       (.I0(\SRL_SIG_reg[0]_0 [5]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [5]),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][6]_i_1__0 
       (.I0(\SRL_SIG_reg[0]_0 [6]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [6]),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][7]_i_1__0 
       (.I0(\SRL_SIG_reg[0]_0 [7]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [7]),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][8]_i_1__0 
       (.I0(\SRL_SIG_reg[0]_0 [8]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [8]),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][9]_i_1__0 
       (.I0(\SRL_SIG_reg[0]_0 [9]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [9]),
        .O(D[9]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(overlay_h[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(overlay_h[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(overlay_h[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(overlay_h[12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(overlay_h[13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(overlay_h[14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(overlay_h[15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(overlay_h[16]),
        .Q(\SRL_SIG_reg[0]_0 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(overlay_h[17]),
        .Q(\SRL_SIG_reg[0]_0 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(overlay_h[18]),
        .Q(\SRL_SIG_reg[0]_0 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(overlay_h[19]),
        .Q(\SRL_SIG_reg[0]_0 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(overlay_h[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(overlay_h[20]),
        .Q(\SRL_SIG_reg[0]_0 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(overlay_h[21]),
        .Q(\SRL_SIG_reg[0]_0 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(overlay_h[22]),
        .Q(\SRL_SIG_reg[0]_0 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(overlay_h[23]),
        .Q(\SRL_SIG_reg[0]_0 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(overlay_h[24]),
        .Q(\SRL_SIG_reg[0]_0 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(overlay_h[25]),
        .Q(\SRL_SIG_reg[0]_0 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(overlay_h[26]),
        .Q(\SRL_SIG_reg[0]_0 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(overlay_h[27]),
        .Q(\SRL_SIG_reg[0]_0 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(overlay_h[28]),
        .Q(\SRL_SIG_reg[0]_0 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(overlay_h[29]),
        .Q(\SRL_SIG_reg[0]_0 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(overlay_h[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(overlay_h[30]),
        .Q(\SRL_SIG_reg[0]_0 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(overlay_h[31]),
        .Q(\SRL_SIG_reg[0]_0 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(overlay_h[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(overlay_h[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(overlay_h[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(overlay_h[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(overlay_h[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(overlay_h[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(overlay_h[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [16]),
        .Q(\SRL_SIG_reg[1]_1 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [17]),
        .Q(\SRL_SIG_reg[1]_1 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [18]),
        .Q(\SRL_SIG_reg[1]_1 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [19]),
        .Q(\SRL_SIG_reg[1]_1 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [20]),
        .Q(\SRL_SIG_reg[1]_1 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [21]),
        .Q(\SRL_SIG_reg[1]_1 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [22]),
        .Q(\SRL_SIG_reg[1]_1 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [23]),
        .Q(\SRL_SIG_reg[1]_1 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [24]),
        .Q(\SRL_SIG_reg[1]_1 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [25]),
        .Q(\SRL_SIG_reg[1]_1 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [26]),
        .Q(\SRL_SIG_reg[1]_1 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [27]),
        .Q(\SRL_SIG_reg[1]_1 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [28]),
        .Q(\SRL_SIG_reg[1]_1 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [29]),
        .Q(\SRL_SIG_reg[1]_1 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [30]),
        .Q(\SRL_SIG_reg[1]_1 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [31]),
        .Q(\SRL_SIG_reg[1]_1 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "overlaystream_fifo_w32_d2_S_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_fifo_w32_d2_S_shiftReg_34
   (overlay_w_ap_vld_0,
    in,
    overlay_w_ap_vld,
    overlay_alpha_c1_full_n,
    overlay_x_ap_vld,
    overlay_x_c4_full_n,
    Q,
    shiftReg_ce_0,
    overlay_alpha,
    ap_clk);
  output overlay_w_ap_vld_0;
  output [31:0]in;
  input overlay_w_ap_vld;
  input overlay_alpha_c1_full_n;
  input overlay_x_ap_vld;
  input overlay_x_c4_full_n;
  input [1:0]Q;
  input shiftReg_ce_0;
  input [31:0]overlay_alpha;
  input ap_clk;

  wire [1:0]Q;
  wire [31:0]\SRL_SIG_reg[0]_0 ;
  wire [31:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire [31:0]in;
  wire [31:0]overlay_alpha;
  wire overlay_alpha_c1_full_n;
  wire overlay_w_ap_vld;
  wire overlay_w_ap_vld_0;
  wire overlay_x_ap_vld;
  wire overlay_x_c4_full_n;
  wire shiftReg_ce_0;

  LUT4 #(
    .INIT(16'h7FFF)) 
    \SRL_SIG[0][31]_i_3 
       (.I0(overlay_w_ap_vld),
        .I1(overlay_alpha_c1_full_n),
        .I2(overlay_x_ap_vld),
        .I3(overlay_x_c4_full_n),
        .O(overlay_w_ap_vld_0));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(overlay_alpha[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(overlay_alpha[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(overlay_alpha[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(overlay_alpha[12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(overlay_alpha[13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(overlay_alpha[14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(overlay_alpha[15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(overlay_alpha[16]),
        .Q(\SRL_SIG_reg[0]_0 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(overlay_alpha[17]),
        .Q(\SRL_SIG_reg[0]_0 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(overlay_alpha[18]),
        .Q(\SRL_SIG_reg[0]_0 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(overlay_alpha[19]),
        .Q(\SRL_SIG_reg[0]_0 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(overlay_alpha[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(overlay_alpha[20]),
        .Q(\SRL_SIG_reg[0]_0 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(overlay_alpha[21]),
        .Q(\SRL_SIG_reg[0]_0 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(overlay_alpha[22]),
        .Q(\SRL_SIG_reg[0]_0 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(overlay_alpha[23]),
        .Q(\SRL_SIG_reg[0]_0 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(overlay_alpha[24]),
        .Q(\SRL_SIG_reg[0]_0 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(overlay_alpha[25]),
        .Q(\SRL_SIG_reg[0]_0 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(overlay_alpha[26]),
        .Q(\SRL_SIG_reg[0]_0 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(overlay_alpha[27]),
        .Q(\SRL_SIG_reg[0]_0 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(overlay_alpha[28]),
        .Q(\SRL_SIG_reg[0]_0 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(overlay_alpha[29]),
        .Q(\SRL_SIG_reg[0]_0 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(overlay_alpha[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(overlay_alpha[30]),
        .Q(\SRL_SIG_reg[0]_0 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(overlay_alpha[31]),
        .Q(\SRL_SIG_reg[0]_0 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(overlay_alpha[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(overlay_alpha[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(overlay_alpha[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(overlay_alpha[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(overlay_alpha[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(overlay_alpha[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(overlay_alpha[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [16]),
        .Q(\SRL_SIG_reg[1]_1 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [17]),
        .Q(\SRL_SIG_reg[1]_1 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [18]),
        .Q(\SRL_SIG_reg[1]_1 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [19]),
        .Q(\SRL_SIG_reg[1]_1 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [20]),
        .Q(\SRL_SIG_reg[1]_1 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [21]),
        .Q(\SRL_SIG_reg[1]_1 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [22]),
        .Q(\SRL_SIG_reg[1]_1 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [23]),
        .Q(\SRL_SIG_reg[1]_1 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [24]),
        .Q(\SRL_SIG_reg[1]_1 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [25]),
        .Q(\SRL_SIG_reg[1]_1 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [26]),
        .Q(\SRL_SIG_reg[1]_1 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [27]),
        .Q(\SRL_SIG_reg[1]_1 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [28]),
        .Q(\SRL_SIG_reg[1]_1 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [29]),
        .Q(\SRL_SIG_reg[1]_1 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [30]),
        .Q(\SRL_SIG_reg[1]_1 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [31]),
        .Q(\SRL_SIG_reg[1]_1 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][0]_srl4_i_2 
       (.I0(\SRL_SIG_reg[0]_0 [0]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [0]),
        .O(in[0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][10]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [10]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [10]),
        .O(in[10]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][11]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [11]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [11]),
        .O(in[11]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][12]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [12]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [12]),
        .O(in[12]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][13]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [13]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [13]),
        .O(in[13]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][14]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [14]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [14]),
        .O(in[14]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][15]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [15]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [15]),
        .O(in[15]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][16]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [16]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [16]),
        .O(in[16]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][17]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [17]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [17]),
        .O(in[17]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][18]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [18]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [18]),
        .O(in[18]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][19]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [19]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [19]),
        .O(in[19]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][1]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [1]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [1]),
        .O(in[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][20]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [20]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [20]),
        .O(in[20]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][21]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [21]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [21]),
        .O(in[21]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][22]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [22]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [22]),
        .O(in[22]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][23]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [23]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [23]),
        .O(in[23]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][24]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [24]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [24]),
        .O(in[24]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][25]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [25]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [25]),
        .O(in[25]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][26]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [26]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [26]),
        .O(in[26]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][27]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [27]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [27]),
        .O(in[27]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][28]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [28]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [28]),
        .O(in[28]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][29]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [29]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [29]),
        .O(in[29]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][2]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [2]),
        .O(in[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][30]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [30]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [30]),
        .O(in[30]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][31]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [31]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [31]),
        .O(in[31]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][3]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [3]),
        .O(in[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][4]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [4]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [4]),
        .O(in[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][5]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [5]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [5]),
        .O(in[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][6]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [6]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [6]),
        .O(in[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][7]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [7]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [7]),
        .O(in[7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][8]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [8]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [8]),
        .O(in[8]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][9]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [9]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [9]),
        .O(in[9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_fifo_w32_d3_S
   (img_coverlay_cols_c_full_n,
    img_coverlay_cols_c_empty_n,
    \tobool18_not_i_reg_662_reg[0] ,
    S,
    out,
    ap_clk,
    internal_empty_n_reg_0,
    ap_rst_n,
    shiftReg_ce,
    \tobool18_not_i_reg_662_reg[0]_0 ,
    \tobool18_not_i_reg_662_reg[0]_1 ,
    \add16_i_reg_657_reg[31] ,
    in,
    ap_rst_n_inv,
    E);
  output img_coverlay_cols_c_full_n;
  output img_coverlay_cols_c_empty_n;
  output \tobool18_not_i_reg_662_reg[0] ;
  output [0:0]S;
  output [30:0]out;
  input ap_clk;
  input internal_empty_n_reg_0;
  input ap_rst_n;
  input shiftReg_ce;
  input \tobool18_not_i_reg_662_reg[0]_0 ;
  input \tobool18_not_i_reg_662_reg[0]_1 ;
  input [0:0]\add16_i_reg_657_reg[31] ;
  input [31:0]in;
  input ap_rst_n_inv;
  input [0:0]E;

  wire [0:0]E;
  wire [0:0]S;
  wire [0:0]\add16_i_reg_657_reg[31] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire img_coverlay_cols_c_empty_n;
  wire img_coverlay_cols_c_full_n;
  wire [31:0]in;
  wire internal_empty_n_i_1__11_n_4;
  wire internal_empty_n_i_2__3_n_4;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__7_n_4;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1__13_n_4 ;
  wire \mOutPtr[1]_i_1__12_n_4 ;
  wire \mOutPtr[2]_i_1__1_n_4 ;
  wire [30:0]out;
  wire [0:0]shiftReg_addr;
  wire shiftReg_ce;
  wire \tobool18_not_i_reg_662_reg[0] ;
  wire \tobool18_not_i_reg_662_reg[0]_0 ;
  wire \tobool18_not_i_reg_662_reg[0]_1 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_fifo_w32_d3_S_shiftReg_35 U_overlaystream_fifo_w32_d3_S_ram
       (.Q(mOutPtr),
        .S(S),
        .\add16_i_reg_657_reg[31] (\add16_i_reg_657_reg[31] ),
        .ap_clk(ap_clk),
        .in(in),
        .\mOutPtr_reg[0] (shiftReg_addr),
        .out(out),
        .shiftReg_ce(shiftReg_ce),
        .\tobool18_not_i_reg_662_reg[0] (\tobool18_not_i_reg_662_reg[0] ),
        .\tobool18_not_i_reg_662_reg[0]_0 (\tobool18_not_i_reg_662_reg[0]_1 ),
        .\tobool18_not_i_reg_662_reg[0]_1 (\tobool18_not_i_reg_662_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hE0E0E0E0E0E0E000)) 
    internal_empty_n_i_1__11
       (.I0(internal_empty_n_reg_0),
        .I1(img_coverlay_cols_c_empty_n),
        .I2(ap_rst_n),
        .I3(mOutPtr[0]),
        .I4(internal_empty_n_i_2__3_n_4),
        .I5(mOutPtr[2]),
        .O(internal_empty_n_i_1__11_n_4));
  LUT3 #(
    .INIT(8'hFE)) 
    internal_empty_n_i_2__3
       (.I0(mOutPtr[1]),
        .I1(\tobool18_not_i_reg_662_reg[0]_0 ),
        .I2(shiftReg_ce),
        .O(internal_empty_n_i_2__3_n_4));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__11_n_4),
        .Q(img_coverlay_cols_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hD0FFF0FFF0FFFFFF)) 
    internal_full_n_i_1__7
       (.I0(shiftReg_addr),
        .I1(mOutPtr[1]),
        .I2(img_coverlay_cols_c_full_n),
        .I3(ap_rst_n),
        .I4(shiftReg_ce),
        .I5(\tobool18_not_i_reg_662_reg[0]_0 ),
        .O(internal_full_n_i_1__7_n_4));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__7_n_4),
        .Q(img_coverlay_cols_c_full_n),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__13 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__13_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'h56A9)) 
    \mOutPtr[1]_i_1__12 
       (.I0(mOutPtr[0]),
        .I1(shiftReg_ce),
        .I2(\tobool18_not_i_reg_662_reg[0]_0 ),
        .I3(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__12_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT5 #(
    .INIT(32'h56AAAAA9)) 
    \mOutPtr[2]_i_1__1 
       (.I0(mOutPtr[2]),
        .I1(shiftReg_ce),
        .I2(\tobool18_not_i_reg_662_reg[0]_0 ),
        .I3(mOutPtr[1]),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[2]_i_1__1_n_4 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__13_n_4 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__12_n_4 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_1__1_n_4 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "overlaystream_fifo_w32_d3_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_fifo_w32_d3_S_0
   (img_coverlay_rows_c_full_n,
    E,
    start_once_reg_reg,
    start_once_reg_reg_0,
    \ap_CS_fsm_reg[1] ,
    CEA2,
    S,
    out,
    ap_clk_0,
    ap_clk_1,
    ap_clk,
    shiftReg_ce,
    ap_rst_n,
    shiftReg_ce_0,
    Q,
    img_coverlay_cols_c_empty_n,
    overlay_y_c_empty_n,
    overlay_x_c_empty_n,
    overlay_alpha_c_empty_n,
    \add14_i_reg_651_reg[31] ,
    start_once_reg,
    start_for_Loop_loop_height_proc1921_U0_full_n,
    overlyOnMat_1080_1920_U0_ap_start,
    in,
    ap_rst_n_inv,
    \mOutPtr_reg[0]_0 );
  output img_coverlay_rows_c_full_n;
  output [0:0]E;
  output start_once_reg_reg;
  output start_once_reg_reg_0;
  output \ap_CS_fsm_reg[1] ;
  output CEA2;
  output [0:0]S;
  output [30:0]out;
  output ap_clk_0;
  output ap_clk_1;
  input ap_clk;
  input shiftReg_ce;
  input ap_rst_n;
  input shiftReg_ce_0;
  input [1:0]Q;
  input img_coverlay_cols_c_empty_n;
  input overlay_y_c_empty_n;
  input overlay_x_c_empty_n;
  input overlay_alpha_c_empty_n;
  input [0:0]\add14_i_reg_651_reg[31] ;
  input start_once_reg;
  input start_for_Loop_loop_height_proc1921_U0_full_n;
  input overlyOnMat_1080_1920_U0_ap_start;
  input [31:0]in;
  input ap_rst_n_inv;
  input [0:0]\mOutPtr_reg[0]_0 ;

  wire CEA2;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]S;
  wire [0:0]\add14_i_reg_651_reg[31] ;
  wire \ap_CS_fsm_reg[1] ;
  wire ap_clk;
  wire ap_clk_0;
  wire ap_clk_1;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire \col_reg_171[10]_i_8_n_4 ;
  wire img_coverlay_cols_c_empty_n;
  wire img_coverlay_rows_c_empty_n;
  wire img_coverlay_rows_c_full_n;
  wire [31:0]in;
  wire internal_empty_n_i_1__12_n_4;
  wire internal_empty_n_i_3__1_n_4;
  wire internal_full_n_i_1__8_n_4;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1__12_n_4 ;
  wire \mOutPtr[1]_i_1__13_n_4 ;
  wire \mOutPtr[2]_i_2_n_4 ;
  wire [0:0]\mOutPtr_reg[0]_0 ;
  wire [30:0]out;
  wire overlay_alpha_c_empty_n;
  wire overlay_x_c_empty_n;
  wire overlay_y_c_empty_n;
  wire overlyOnMat_1080_1920_U0_ap_start;
  wire [0:0]shiftReg_addr;
  wire shiftReg_ce;
  wire shiftReg_ce_0;
  wire start_for_Loop_loop_height_proc1921_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_reg;
  wire start_once_reg_reg_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_fifo_w32_d3_S_shiftReg U_overlaystream_fifo_w32_d3_S_ram
       (.Q(mOutPtr),
        .S(S),
        .\add14_i_reg_651_reg[31] (\add14_i_reg_651_reg[31] ),
        .ap_clk(ap_clk),
        .ap_clk_0(ap_clk_0),
        .ap_clk_1(ap_clk_1),
        .in(in),
        .\mOutPtr_reg[0] (shiftReg_addr),
        .out(out),
        .shiftReg_ce_0(shiftReg_ce_0));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[1]_i_2 
       (.I0(start_once_reg_reg),
        .I1(Q[1]),
        .O(\ap_CS_fsm_reg[1] ));
  LUT4 #(
    .INIT(16'hABFF)) 
    \col_reg_171[10]_i_4 
       (.I0(\col_reg_171[10]_i_8_n_4 ),
        .I1(start_once_reg),
        .I2(start_for_Loop_loop_height_proc1921_U0_full_n),
        .I3(overlyOnMat_1080_1920_U0_ap_start),
        .O(start_once_reg_reg));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \col_reg_171[10]_i_8 
       (.I0(img_coverlay_rows_c_empty_n),
        .I1(img_coverlay_cols_c_empty_n),
        .I2(overlay_y_c_empty_n),
        .I3(overlay_x_c_empty_n),
        .I4(overlay_alpha_c_empty_n),
        .I5(Q[0]),
        .O(\col_reg_171[10]_i_8_n_4 ));
  LUT6 #(
    .INIT(64'hE0E0E0E0E0E0E000)) 
    internal_empty_n_i_1__12
       (.I0(start_once_reg_reg_0),
        .I1(img_coverlay_rows_c_empty_n),
        .I2(ap_rst_n),
        .I3(mOutPtr[0]),
        .I4(internal_empty_n_i_3__1_n_4),
        .I5(mOutPtr[2]),
        .O(internal_empty_n_i_1__12_n_4));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT2 #(
    .INIT(4'h8)) 
    internal_empty_n_i_2__2
       (.I0(start_once_reg_reg),
        .I1(shiftReg_ce_0),
        .O(start_once_reg_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    internal_empty_n_i_3__1
       (.I0(mOutPtr[1]),
        .I1(start_once_reg_reg),
        .I2(shiftReg_ce_0),
        .O(internal_empty_n_i_3__1_n_4));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__12_n_4),
        .Q(img_coverlay_rows_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hD0FFF0FFF0FFFFFF)) 
    internal_full_n_i_1__8
       (.I0(shiftReg_addr),
        .I1(mOutPtr[1]),
        .I2(img_coverlay_rows_c_full_n),
        .I3(ap_rst_n),
        .I4(shiftReg_ce_0),
        .I5(start_once_reg_reg),
        .O(internal_full_n_i_1__8_n_4));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__8_n_4),
        .Q(img_coverlay_rows_c_full_n),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__12 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__12_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'h56A9)) 
    \mOutPtr[1]_i_1__13 
       (.I0(mOutPtr[0]),
        .I1(shiftReg_ce_0),
        .I2(start_once_reg_reg),
        .I3(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__13_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \mOutPtr[2]_i_1 
       (.I0(start_once_reg_reg),
        .I1(shiftReg_ce),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT5 #(
    .INIT(32'h56AAAAA9)) 
    \mOutPtr[2]_i_2 
       (.I0(mOutPtr[2]),
        .I1(shiftReg_ce_0),
        .I2(start_once_reg_reg),
        .I3(mOutPtr[1]),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[2]_i_2_n_4 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[0]_0 ),
        .D(\mOutPtr[0]_i_1__12_n_4 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[0]_0 ),
        .D(\mOutPtr[1]_i_1__13_n_4 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[0]_0 ),
        .D(\mOutPtr[2]_i_2_n_4 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \overly_x_read_reg_640[31]_i_1 
       (.I0(start_once_reg_reg),
        .O(CEA2));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_fifo_w32_d3_S_shiftReg
   (S,
    \mOutPtr_reg[0] ,
    ap_clk_0,
    out,
    ap_clk_1,
    \add14_i_reg_651_reg[31] ,
    Q,
    shiftReg_ce_0,
    in,
    ap_clk);
  output [0:0]S;
  output [0:0]\mOutPtr_reg[0] ;
  output ap_clk_0;
  output [30:0]out;
  output ap_clk_1;
  input [0:0]\add14_i_reg_651_reg[31] ;
  input [2:0]Q;
  input shiftReg_ce_0;
  input [31:0]in;
  input ap_clk;

  wire [2:0]Q;
  wire [0:0]S;
  wire [0:0]\add14_i_reg_651_reg[31] ;
  wire ap_clk;
  wire ap_clk_0;
  wire ap_clk_1;
  wire [31:31]img_coverlay_rows_c_dout;
  wire [31:0]in;
  wire [0:0]\mOutPtr_reg[0] ;
  wire [30:0]out;
  wire [1:1]shiftReg_addr;
  wire shiftReg_ce_0;
  wire \tmp_reg_681[0]_i_20_n_4 ;
  wire \tmp_reg_681[0]_i_21_n_4 ;
  wire \tmp_reg_681[0]_i_22_n_4 ;
  wire \tmp_reg_681[0]_i_23_n_4 ;
  wire \tmp_reg_681[0]_i_24_n_4 ;
  wire \tmp_reg_681[0]_i_25_n_4 ;

  (* srl_bus_name = "inst/\img_coverlay_rows_c_U/U_overlaystream_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\img_coverlay_rows_c_U/U_overlaystream_fifo_w32_d3_S_ram/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_1 
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(\mOutPtr_reg[0] ));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_2 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(shiftReg_addr));
  (* srl_bus_name = "inst/\img_coverlay_rows_c_U/U_overlaystream_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\img_coverlay_rows_c_U/U_overlaystream_fifo_w32_d3_S_ram/SRL_SIG_reg[2][10]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][10]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\img_coverlay_rows_c_U/U_overlaystream_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\img_coverlay_rows_c_U/U_overlaystream_fifo_w32_d3_S_ram/SRL_SIG_reg[2][11]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][11]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\img_coverlay_rows_c_U/U_overlaystream_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\img_coverlay_rows_c_U/U_overlaystream_fifo_w32_d3_S_ram/SRL_SIG_reg[2][12]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][12]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\img_coverlay_rows_c_U/U_overlaystream_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\img_coverlay_rows_c_U/U_overlaystream_fifo_w32_d3_S_ram/SRL_SIG_reg[2][13]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][13]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\img_coverlay_rows_c_U/U_overlaystream_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\img_coverlay_rows_c_U/U_overlaystream_fifo_w32_d3_S_ram/SRL_SIG_reg[2][14]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][14]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\img_coverlay_rows_c_U/U_overlaystream_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\img_coverlay_rows_c_U/U_overlaystream_fifo_w32_d3_S_ram/SRL_SIG_reg[2][15]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][15]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\img_coverlay_rows_c_U/U_overlaystream_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\img_coverlay_rows_c_U/U_overlaystream_fifo_w32_d3_S_ram/SRL_SIG_reg[2][16]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][16]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\img_coverlay_rows_c_U/U_overlaystream_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\img_coverlay_rows_c_U/U_overlaystream_fifo_w32_d3_S_ram/SRL_SIG_reg[2][17]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][17]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\img_coverlay_rows_c_U/U_overlaystream_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\img_coverlay_rows_c_U/U_overlaystream_fifo_w32_d3_S_ram/SRL_SIG_reg[2][18]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][18]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\img_coverlay_rows_c_U/U_overlaystream_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\img_coverlay_rows_c_U/U_overlaystream_fifo_w32_d3_S_ram/SRL_SIG_reg[2][19]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][19]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\img_coverlay_rows_c_U/U_overlaystream_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\img_coverlay_rows_c_U/U_overlaystream_fifo_w32_d3_S_ram/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\img_coverlay_rows_c_U/U_overlaystream_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\img_coverlay_rows_c_U/U_overlaystream_fifo_w32_d3_S_ram/SRL_SIG_reg[2][20]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][20]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\img_coverlay_rows_c_U/U_overlaystream_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\img_coverlay_rows_c_U/U_overlaystream_fifo_w32_d3_S_ram/SRL_SIG_reg[2][21]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][21]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\img_coverlay_rows_c_U/U_overlaystream_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\img_coverlay_rows_c_U/U_overlaystream_fifo_w32_d3_S_ram/SRL_SIG_reg[2][22]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][22]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\img_coverlay_rows_c_U/U_overlaystream_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\img_coverlay_rows_c_U/U_overlaystream_fifo_w32_d3_S_ram/SRL_SIG_reg[2][23]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][23]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\img_coverlay_rows_c_U/U_overlaystream_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\img_coverlay_rows_c_U/U_overlaystream_fifo_w32_d3_S_ram/SRL_SIG_reg[2][24]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][24]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\img_coverlay_rows_c_U/U_overlaystream_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\img_coverlay_rows_c_U/U_overlaystream_fifo_w32_d3_S_ram/SRL_SIG_reg[2][25]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][25]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\img_coverlay_rows_c_U/U_overlaystream_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\img_coverlay_rows_c_U/U_overlaystream_fifo_w32_d3_S_ram/SRL_SIG_reg[2][26]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][26]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\img_coverlay_rows_c_U/U_overlaystream_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\img_coverlay_rows_c_U/U_overlaystream_fifo_w32_d3_S_ram/SRL_SIG_reg[2][27]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][27]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\img_coverlay_rows_c_U/U_overlaystream_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\img_coverlay_rows_c_U/U_overlaystream_fifo_w32_d3_S_ram/SRL_SIG_reg[2][28]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][28]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\img_coverlay_rows_c_U/U_overlaystream_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\img_coverlay_rows_c_U/U_overlaystream_fifo_w32_d3_S_ram/SRL_SIG_reg[2][29]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][29]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\img_coverlay_rows_c_U/U_overlaystream_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\img_coverlay_rows_c_U/U_overlaystream_fifo_w32_d3_S_ram/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\img_coverlay_rows_c_U/U_overlaystream_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\img_coverlay_rows_c_U/U_overlaystream_fifo_w32_d3_S_ram/SRL_SIG_reg[2][30]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][30]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\img_coverlay_rows_c_U/U_overlaystream_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\img_coverlay_rows_c_U/U_overlaystream_fifo_w32_d3_S_ram/SRL_SIG_reg[2][31]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][31]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(img_coverlay_rows_c_dout));
  (* srl_bus_name = "inst/\img_coverlay_rows_c_U/U_overlaystream_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\img_coverlay_rows_c_U/U_overlaystream_fifo_w32_d3_S_ram/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\img_coverlay_rows_c_U/U_overlaystream_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\img_coverlay_rows_c_U/U_overlaystream_fifo_w32_d3_S_ram/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\img_coverlay_rows_c_U/U_overlaystream_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\img_coverlay_rows_c_U/U_overlaystream_fifo_w32_d3_S_ram/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\img_coverlay_rows_c_U/U_overlaystream_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\img_coverlay_rows_c_U/U_overlaystream_fifo_w32_d3_S_ram/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\img_coverlay_rows_c_U/U_overlaystream_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\img_coverlay_rows_c_U/U_overlaystream_fifo_w32_d3_S_ram/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\img_coverlay_rows_c_U/U_overlaystream_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\img_coverlay_rows_c_U/U_overlaystream_fifo_w32_d3_S_ram/SRL_SIG_reg[2][8]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][8]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\img_coverlay_rows_c_U/U_overlaystream_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\img_coverlay_rows_c_U/U_overlaystream_fifo_w32_d3_S_ram/SRL_SIG_reg[2][9]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][9]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
  LUT2 #(
    .INIT(4'h6)) 
    add14_i_fu_202_p2_carry__2_i_1
       (.I0(img_coverlay_rows_c_dout),
        .I1(\add14_i_reg_651_reg[31] ),
        .O(S));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \tmp_reg_681[0]_i_16 
       (.I0(\tmp_reg_681[0]_i_20_n_4 ),
        .I1(out[28]),
        .I2(out[29]),
        .I3(out[25]),
        .I4(out[2]),
        .I5(\tmp_reg_681[0]_i_21_n_4 ),
        .O(ap_clk_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \tmp_reg_681[0]_i_17 
       (.I0(\tmp_reg_681[0]_i_22_n_4 ),
        .I1(out[26]),
        .I2(out[4]),
        .I3(out[23]),
        .I4(out[3]),
        .I5(\tmp_reg_681[0]_i_23_n_4 ),
        .O(ap_clk_1));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_reg_681[0]_i_20 
       (.I0(out[20]),
        .I1(out[8]),
        .I2(out[9]),
        .I3(out[11]),
        .O(\tmp_reg_681[0]_i_20_n_4 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \tmp_reg_681[0]_i_21 
       (.I0(out[12]),
        .I1(out[18]),
        .I2(out[15]),
        .I3(out[19]),
        .I4(\tmp_reg_681[0]_i_24_n_4 ),
        .O(\tmp_reg_681[0]_i_21_n_4 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_reg_681[0]_i_22 
       (.I0(out[30]),
        .I1(out[6]),
        .I2(out[24]),
        .I3(out[10]),
        .O(\tmp_reg_681[0]_i_22_n_4 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \tmp_reg_681[0]_i_23 
       (.I0(out[5]),
        .I1(out[7]),
        .I2(out[0]),
        .I3(out[13]),
        .I4(\tmp_reg_681[0]_i_25_n_4 ),
        .O(\tmp_reg_681[0]_i_23_n_4 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_reg_681[0]_i_24 
       (.I0(out[22]),
        .I1(img_coverlay_rows_c_dout),
        .I2(out[27]),
        .I3(out[1]),
        .O(\tmp_reg_681[0]_i_24_n_4 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_reg_681[0]_i_25 
       (.I0(out[16]),
        .I1(out[17]),
        .I2(out[21]),
        .I3(out[14]),
        .O(\tmp_reg_681[0]_i_25_n_4 ));
endmodule

(* ORIG_REF_NAME = "overlaystream_fifo_w32_d3_S_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_fifo_w32_d3_S_shiftReg_35
   (\tobool18_not_i_reg_662_reg[0] ,
    S,
    out,
    \mOutPtr_reg[0] ,
    \tobool18_not_i_reg_662_reg[0]_0 ,
    \tobool18_not_i_reg_662_reg[0]_1 ,
    \add16_i_reg_657_reg[31] ,
    Q,
    shiftReg_ce,
    in,
    ap_clk);
  output \tobool18_not_i_reg_662_reg[0] ;
  output [0:0]S;
  output [30:0]out;
  output [0:0]\mOutPtr_reg[0] ;
  input \tobool18_not_i_reg_662_reg[0]_0 ;
  input \tobool18_not_i_reg_662_reg[0]_1 ;
  input [0:0]\add16_i_reg_657_reg[31] ;
  input [2:0]Q;
  input shiftReg_ce;
  input [31:0]in;
  input ap_clk;

  wire [2:0]Q;
  wire [0:0]S;
  wire [0:0]\add16_i_reg_657_reg[31] ;
  wire ap_clk;
  wire [31:31]img_coverlay_cols_c_dout;
  wire [31:0]in;
  wire [0:0]\mOutPtr_reg[0] ;
  wire [30:0]out;
  wire [1:1]shiftReg_addr;
  wire shiftReg_ce;
  wire \tobool18_not_i_reg_662[0]_i_2_n_4 ;
  wire \tobool18_not_i_reg_662[0]_i_3_n_4 ;
  wire \tobool18_not_i_reg_662[0]_i_4_n_4 ;
  wire \tobool18_not_i_reg_662[0]_i_5_n_4 ;
  wire \tobool18_not_i_reg_662[0]_i_6_n_4 ;
  wire \tobool18_not_i_reg_662[0]_i_7_n_4 ;
  wire \tobool18_not_i_reg_662[0]_i_8_n_4 ;
  wire \tobool18_not_i_reg_662[0]_i_9_n_4 ;
  wire \tobool18_not_i_reg_662_reg[0] ;
  wire \tobool18_not_i_reg_662_reg[0]_0 ;
  wire \tobool18_not_i_reg_662_reg[0]_1 ;

  (* srl_bus_name = "inst/\img_coverlay_cols_c_U/U_overlaystream_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\img_coverlay_cols_c_U/U_overlaystream_fifo_w32_d3_S_ram/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_1__0 
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(\mOutPtr_reg[0] ));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_2__0 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(shiftReg_addr));
  (* srl_bus_name = "inst/\img_coverlay_cols_c_U/U_overlaystream_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\img_coverlay_cols_c_U/U_overlaystream_fifo_w32_d3_S_ram/SRL_SIG_reg[2][10]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][10]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\img_coverlay_cols_c_U/U_overlaystream_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\img_coverlay_cols_c_U/U_overlaystream_fifo_w32_d3_S_ram/SRL_SIG_reg[2][11]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][11]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\img_coverlay_cols_c_U/U_overlaystream_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\img_coverlay_cols_c_U/U_overlaystream_fifo_w32_d3_S_ram/SRL_SIG_reg[2][12]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][12]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\img_coverlay_cols_c_U/U_overlaystream_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\img_coverlay_cols_c_U/U_overlaystream_fifo_w32_d3_S_ram/SRL_SIG_reg[2][13]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][13]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\img_coverlay_cols_c_U/U_overlaystream_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\img_coverlay_cols_c_U/U_overlaystream_fifo_w32_d3_S_ram/SRL_SIG_reg[2][14]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][14]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\img_coverlay_cols_c_U/U_overlaystream_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\img_coverlay_cols_c_U/U_overlaystream_fifo_w32_d3_S_ram/SRL_SIG_reg[2][15]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][15]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\img_coverlay_cols_c_U/U_overlaystream_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\img_coverlay_cols_c_U/U_overlaystream_fifo_w32_d3_S_ram/SRL_SIG_reg[2][16]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][16]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\img_coverlay_cols_c_U/U_overlaystream_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\img_coverlay_cols_c_U/U_overlaystream_fifo_w32_d3_S_ram/SRL_SIG_reg[2][17]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][17]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\img_coverlay_cols_c_U/U_overlaystream_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\img_coverlay_cols_c_U/U_overlaystream_fifo_w32_d3_S_ram/SRL_SIG_reg[2][18]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][18]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\img_coverlay_cols_c_U/U_overlaystream_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\img_coverlay_cols_c_U/U_overlaystream_fifo_w32_d3_S_ram/SRL_SIG_reg[2][19]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][19]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\img_coverlay_cols_c_U/U_overlaystream_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\img_coverlay_cols_c_U/U_overlaystream_fifo_w32_d3_S_ram/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\img_coverlay_cols_c_U/U_overlaystream_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\img_coverlay_cols_c_U/U_overlaystream_fifo_w32_d3_S_ram/SRL_SIG_reg[2][20]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][20]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\img_coverlay_cols_c_U/U_overlaystream_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\img_coverlay_cols_c_U/U_overlaystream_fifo_w32_d3_S_ram/SRL_SIG_reg[2][21]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][21]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\img_coverlay_cols_c_U/U_overlaystream_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\img_coverlay_cols_c_U/U_overlaystream_fifo_w32_d3_S_ram/SRL_SIG_reg[2][22]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][22]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\img_coverlay_cols_c_U/U_overlaystream_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\img_coverlay_cols_c_U/U_overlaystream_fifo_w32_d3_S_ram/SRL_SIG_reg[2][23]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][23]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\img_coverlay_cols_c_U/U_overlaystream_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\img_coverlay_cols_c_U/U_overlaystream_fifo_w32_d3_S_ram/SRL_SIG_reg[2][24]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][24]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\img_coverlay_cols_c_U/U_overlaystream_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\img_coverlay_cols_c_U/U_overlaystream_fifo_w32_d3_S_ram/SRL_SIG_reg[2][25]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][25]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\img_coverlay_cols_c_U/U_overlaystream_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\img_coverlay_cols_c_U/U_overlaystream_fifo_w32_d3_S_ram/SRL_SIG_reg[2][26]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][26]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\img_coverlay_cols_c_U/U_overlaystream_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\img_coverlay_cols_c_U/U_overlaystream_fifo_w32_d3_S_ram/SRL_SIG_reg[2][27]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][27]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\img_coverlay_cols_c_U/U_overlaystream_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\img_coverlay_cols_c_U/U_overlaystream_fifo_w32_d3_S_ram/SRL_SIG_reg[2][28]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][28]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\img_coverlay_cols_c_U/U_overlaystream_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\img_coverlay_cols_c_U/U_overlaystream_fifo_w32_d3_S_ram/SRL_SIG_reg[2][29]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][29]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\img_coverlay_cols_c_U/U_overlaystream_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\img_coverlay_cols_c_U/U_overlaystream_fifo_w32_d3_S_ram/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\img_coverlay_cols_c_U/U_overlaystream_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\img_coverlay_cols_c_U/U_overlaystream_fifo_w32_d3_S_ram/SRL_SIG_reg[2][30]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][30]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\img_coverlay_cols_c_U/U_overlaystream_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\img_coverlay_cols_c_U/U_overlaystream_fifo_w32_d3_S_ram/SRL_SIG_reg[2][31]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][31]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(img_coverlay_cols_c_dout));
  (* srl_bus_name = "inst/\img_coverlay_cols_c_U/U_overlaystream_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\img_coverlay_cols_c_U/U_overlaystream_fifo_w32_d3_S_ram/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\img_coverlay_cols_c_U/U_overlaystream_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\img_coverlay_cols_c_U/U_overlaystream_fifo_w32_d3_S_ram/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\img_coverlay_cols_c_U/U_overlaystream_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\img_coverlay_cols_c_U/U_overlaystream_fifo_w32_d3_S_ram/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\img_coverlay_cols_c_U/U_overlaystream_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\img_coverlay_cols_c_U/U_overlaystream_fifo_w32_d3_S_ram/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\img_coverlay_cols_c_U/U_overlaystream_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\img_coverlay_cols_c_U/U_overlaystream_fifo_w32_d3_S_ram/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\img_coverlay_cols_c_U/U_overlaystream_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\img_coverlay_cols_c_U/U_overlaystream_fifo_w32_d3_S_ram/SRL_SIG_reg[2][8]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][8]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\img_coverlay_cols_c_U/U_overlaystream_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\img_coverlay_cols_c_U/U_overlaystream_fifo_w32_d3_S_ram/SRL_SIG_reg[2][9]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][9]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
  LUT2 #(
    .INIT(4'h6)) 
    add16_i_fu_208_p2_carry__2_i_1
       (.I0(img_coverlay_cols_c_dout),
        .I1(\add16_i_reg_657_reg[31] ),
        .O(S));
  LUT6 #(
    .INIT(64'h88888888888B8888)) 
    \tobool18_not_i_reg_662[0]_i_1 
       (.I0(\tobool18_not_i_reg_662_reg[0]_0 ),
        .I1(\tobool18_not_i_reg_662_reg[0]_1 ),
        .I2(\tobool18_not_i_reg_662[0]_i_2_n_4 ),
        .I3(\tobool18_not_i_reg_662[0]_i_3_n_4 ),
        .I4(\tobool18_not_i_reg_662[0]_i_4_n_4 ),
        .I5(\tobool18_not_i_reg_662[0]_i_5_n_4 ),
        .O(\tobool18_not_i_reg_662_reg[0] ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \tobool18_not_i_reg_662[0]_i_2 
       (.I0(out[24]),
        .I1(out[27]),
        .I2(out[21]),
        .I3(out[26]),
        .I4(\tobool18_not_i_reg_662[0]_i_6_n_4 ),
        .O(\tobool18_not_i_reg_662[0]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \tobool18_not_i_reg_662[0]_i_3 
       (.I0(out[9]),
        .I1(out[14]),
        .I2(out[8]),
        .I3(out[11]),
        .I4(\tobool18_not_i_reg_662[0]_i_7_n_4 ),
        .O(\tobool18_not_i_reg_662[0]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \tobool18_not_i_reg_662[0]_i_4 
       (.I0(out[10]),
        .I1(out[13]),
        .I2(out[7]),
        .I3(out[6]),
        .I4(\tobool18_not_i_reg_662[0]_i_8_n_4 ),
        .O(\tobool18_not_i_reg_662[0]_i_4_n_4 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \tobool18_not_i_reg_662[0]_i_5 
       (.I0(out[29]),
        .I1(out[28]),
        .I2(out[22]),
        .I3(out[25]),
        .I4(\tobool18_not_i_reg_662[0]_i_9_n_4 ),
        .O(\tobool18_not_i_reg_662[0]_i_5_n_4 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tobool18_not_i_reg_662[0]_i_6 
       (.I0(out[15]),
        .I1(out[12]),
        .I2(out[18]),
        .I3(out[19]),
        .O(\tobool18_not_i_reg_662[0]_i_6_n_4 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tobool18_not_i_reg_662[0]_i_7 
       (.I0(out[30]),
        .I1(out[1]),
        .I2(out[3]),
        .I3(out[0]),
        .O(\tobool18_not_i_reg_662[0]_i_7_n_4 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tobool18_not_i_reg_662[0]_i_8 
       (.I0(out[4]),
        .I1(out[5]),
        .I2(out[2]),
        .I3(img_coverlay_cols_c_dout),
        .O(\tobool18_not_i_reg_662[0]_i_8_n_4 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tobool18_not_i_reg_662[0]_i_9 
       (.I0(out[23]),
        .I1(out[20]),
        .I2(out[16]),
        .I3(out[17]),
        .O(\tobool18_not_i_reg_662[0]_i_9_n_4 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_fifo_w32_d4_S
   (overlay_alpha_c_full_n,
    overlay_alpha_c_empty_n,
    sub_ln58_fu_238_p2,
    out,
    ap_clk,
    ap_rst_n,
    shiftReg_ce,
    internal_full_n_reg_0,
    DI,
    S,
    DSP_A_B_DATA_INST,
    DSP_A_B_DATA_INST_0,
    DSP_A_B_DATA_INST_1,
    in,
    ap_rst_n_inv,
    E);
  output overlay_alpha_c_full_n;
  output overlay_alpha_c_empty_n;
  output [24:0]sub_ln58_fu_238_p2;
  output [31:0]out;
  input ap_clk;
  input ap_rst_n;
  input shiftReg_ce;
  input internal_full_n_reg_0;
  input [0:0]DI;
  input [6:0]S;
  input [7:0]DSP_A_B_DATA_INST;
  input [7:0]DSP_A_B_DATA_INST_0;
  input [0:0]DSP_A_B_DATA_INST_1;
  input [31:0]in;
  input ap_rst_n_inv;
  input [0:0]E;

  wire [0:0]DI;
  wire [7:0]DSP_A_B_DATA_INST;
  wire [7:0]DSP_A_B_DATA_INST_0;
  wire [0:0]DSP_A_B_DATA_INST_1;
  wire [0:0]E;
  wire [6:0]S;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [31:0]in;
  wire internal_empty_n_i_1__6_n_4;
  wire internal_empty_n_i_2__4_n_4;
  wire internal_full_n_i_1__0_n_4;
  wire internal_full_n_reg_0;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_4 ;
  wire \mOutPtr[1]_i_1__14_n_4 ;
  wire \mOutPtr[2]_i_2__0_n_4 ;
  wire [31:0]out;
  wire overlay_alpha_c_empty_n;
  wire overlay_alpha_c_full_n;
  wire [1:1]shiftReg_addr;
  wire shiftReg_ce;
  wire [24:0]sub_ln58_fu_238_p2;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_fifo_w32_d4_S_shiftReg_33 U_overlaystream_fifo_w32_d4_S_ram
       (.DI(DI),
        .DSP_A_B_DATA_INST(DSP_A_B_DATA_INST),
        .DSP_A_B_DATA_INST_0(DSP_A_B_DATA_INST_0),
        .DSP_A_B_DATA_INST_1(DSP_A_B_DATA_INST_1),
        .Q(mOutPtr),
        .S(S),
        .ap_clk(ap_clk),
        .in(in),
        .\mOutPtr_reg[1] (shiftReg_addr),
        .out(out),
        .shiftReg_ce(shiftReg_ce),
        .sub_ln58_fu_238_p2(sub_ln58_fu_238_p2));
  LUT6 #(
    .INIT(64'hEEEEE00000000000)) 
    internal_empty_n_i_1__6
       (.I0(internal_empty_n_i_2__4_n_4),
        .I1(mOutPtr[2]),
        .I2(internal_full_n_reg_0),
        .I3(shiftReg_ce),
        .I4(overlay_alpha_c_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__6_n_4));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    internal_empty_n_i_2__4
       (.I0(shiftReg_ce),
        .I1(internal_full_n_reg_0),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(internal_empty_n_i_2__4_n_4));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__6_n_4),
        .Q(overlay_alpha_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hD0FFF0FFF0FFFFFF)) 
    internal_full_n_i_1__0
       (.I0(shiftReg_addr),
        .I1(mOutPtr[0]),
        .I2(overlay_alpha_c_full_n),
        .I3(ap_rst_n),
        .I4(shiftReg_ce),
        .I5(internal_full_n_reg_0),
        .O(internal_full_n_i_1__0_n_4));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__0_n_4),
        .Q(overlay_alpha_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT4 #(
    .INIT(16'h1EE1)) 
    \mOutPtr[1]_i_1__14 
       (.I0(shiftReg_ce),
        .I1(internal_full_n_reg_0),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__14_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT5 #(
    .INIT(32'h1EF0F0E1)) 
    \mOutPtr[2]_i_2__0 
       (.I0(shiftReg_ce),
        .I1(internal_full_n_reg_0),
        .I2(mOutPtr[2]),
        .I3(mOutPtr[0]),
        .I4(mOutPtr[1]),
        .O(\mOutPtr[2]_i_2__0_n_4 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1_n_4 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__14_n_4 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_2__0_n_4 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "overlaystream_fifo_w32_d4_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_fifo_w32_d4_S_11
   (overlay_y_c_full_n,
    overlay_y_c_empty_n,
    S,
    out,
    ap_clk_0,
    ap_clk_1,
    ap_clk_2,
    ap_clk,
    ap_rst_n,
    shiftReg_ce,
    internal_full_n_reg_0,
    \add14_i_reg_651_reg[31] ,
    in,
    ap_rst_n_inv,
    E);
  output overlay_y_c_full_n;
  output overlay_y_c_empty_n;
  output [7:0]S;
  output [31:0]out;
  output [7:0]ap_clk_0;
  output [7:0]ap_clk_1;
  output [6:0]ap_clk_2;
  input ap_clk;
  input ap_rst_n;
  input shiftReg_ce;
  input internal_full_n_reg_0;
  input [30:0]\add14_i_reg_651_reg[31] ;
  input [31:0]in;
  input ap_rst_n_inv;
  input [0:0]E;

  wire [0:0]E;
  wire [7:0]S;
  wire [30:0]\add14_i_reg_651_reg[31] ;
  wire ap_clk;
  wire [7:0]ap_clk_0;
  wire [7:0]ap_clk_1;
  wire [6:0]ap_clk_2;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [31:0]in;
  wire internal_empty_n_i_1__4_n_4;
  wire internal_empty_n_i_2__6_n_4;
  wire internal_full_n_i_1__2_n_4;
  wire internal_full_n_reg_0;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1__1_n_4 ;
  wire \mOutPtr[1]_i_1__16_n_4 ;
  wire \mOutPtr[2]_i_1__4_n_4 ;
  wire [31:0]out;
  wire overlay_y_c_empty_n;
  wire overlay_y_c_full_n;
  wire [1:1]shiftReg_addr;
  wire shiftReg_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_fifo_w32_d4_S_shiftReg U_overlaystream_fifo_w32_d4_S_ram
       (.Q(mOutPtr),
        .S(S),
        .\add14_i_reg_651_reg[31] (\add14_i_reg_651_reg[31] ),
        .ap_clk(ap_clk),
        .ap_clk_0(ap_clk_0),
        .ap_clk_1(ap_clk_1),
        .ap_clk_2(ap_clk_2),
        .in(in),
        .\mOutPtr_reg[1] (shiftReg_addr),
        .out(out),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'hEEEEE00000000000)) 
    internal_empty_n_i_1__4
       (.I0(internal_empty_n_i_2__6_n_4),
        .I1(mOutPtr[2]),
        .I2(internal_full_n_reg_0),
        .I3(shiftReg_ce),
        .I4(overlay_y_c_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__4_n_4));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    internal_empty_n_i_2__6
       (.I0(shiftReg_ce),
        .I1(internal_full_n_reg_0),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(internal_empty_n_i_2__6_n_4));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__4_n_4),
        .Q(overlay_y_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hD0FFF0FFF0FFFFFF)) 
    internal_full_n_i_1__2
       (.I0(shiftReg_addr),
        .I1(mOutPtr[0]),
        .I2(overlay_y_c_full_n),
        .I3(ap_rst_n),
        .I4(shiftReg_ce),
        .I5(internal_full_n_reg_0),
        .O(internal_full_n_i_1__2_n_4));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__2_n_4),
        .Q(overlay_y_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__1 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT4 #(
    .INIT(16'h1EE1)) 
    \mOutPtr[1]_i_1__16 
       (.I0(shiftReg_ce),
        .I1(internal_full_n_reg_0),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__16_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT5 #(
    .INIT(32'h1EF0F0E1)) 
    \mOutPtr[2]_i_1__4 
       (.I0(shiftReg_ce),
        .I1(internal_full_n_reg_0),
        .I2(mOutPtr[2]),
        .I3(mOutPtr[0]),
        .I4(mOutPtr[1]),
        .O(\mOutPtr[2]_i_1__4_n_4 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__1_n_4 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__16_n_4 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_1__4_n_4 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "overlaystream_fifo_w32_d4_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_fifo_w32_d4_S_9
   (overlay_x_c_full_n,
    overlay_x_c_empty_n,
    S,
    out,
    ap_clk_0,
    ap_clk_1,
    ap_clk_2,
    ap_clk,
    ap_rst_n,
    shiftReg_ce,
    internal_full_n_reg_0,
    \add16_i_reg_657_reg[31] ,
    in,
    ap_rst_n_inv,
    E);
  output overlay_x_c_full_n;
  output overlay_x_c_empty_n;
  output [7:0]S;
  output [31:0]out;
  output [7:0]ap_clk_0;
  output [7:0]ap_clk_1;
  output [6:0]ap_clk_2;
  input ap_clk;
  input ap_rst_n;
  input shiftReg_ce;
  input internal_full_n_reg_0;
  input [30:0]\add16_i_reg_657_reg[31] ;
  input [31:0]in;
  input ap_rst_n_inv;
  input [0:0]E;

  wire [0:0]E;
  wire [7:0]S;
  wire [30:0]\add16_i_reg_657_reg[31] ;
  wire ap_clk;
  wire [7:0]ap_clk_0;
  wire [7:0]ap_clk_1;
  wire [6:0]ap_clk_2;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [31:0]in;
  wire internal_empty_n_i_1__5_n_4;
  wire internal_empty_n_i_2__5_n_4;
  wire internal_full_n_i_1__1_n_4;
  wire internal_full_n_reg_0;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1__0_n_4 ;
  wire \mOutPtr[1]_i_1__15_n_4 ;
  wire \mOutPtr[2]_i_1__3_n_4 ;
  wire [31:0]out;
  wire overlay_x_c_empty_n;
  wire overlay_x_c_full_n;
  wire [1:1]shiftReg_addr;
  wire shiftReg_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_fifo_w32_d4_S_shiftReg_26 U_overlaystream_fifo_w32_d4_S_ram
       (.Q(mOutPtr),
        .S(S),
        .\add16_i_reg_657_reg[31] (\add16_i_reg_657_reg[31] ),
        .ap_clk(ap_clk),
        .ap_clk_0(ap_clk_0),
        .ap_clk_1(ap_clk_1),
        .ap_clk_2(ap_clk_2),
        .in(in),
        .\mOutPtr_reg[1] (shiftReg_addr),
        .out(out),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'hEEEEE00000000000)) 
    internal_empty_n_i_1__5
       (.I0(internal_empty_n_i_2__5_n_4),
        .I1(mOutPtr[2]),
        .I2(internal_full_n_reg_0),
        .I3(shiftReg_ce),
        .I4(overlay_x_c_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__5_n_4));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    internal_empty_n_i_2__5
       (.I0(shiftReg_ce),
        .I1(internal_full_n_reg_0),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(internal_empty_n_i_2__5_n_4));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__5_n_4),
        .Q(overlay_x_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hD0FFF0FFF0FFFFFF)) 
    internal_full_n_i_1__1
       (.I0(shiftReg_addr),
        .I1(mOutPtr[0]),
        .I2(overlay_x_c_full_n),
        .I3(ap_rst_n),
        .I4(shiftReg_ce),
        .I5(internal_full_n_reg_0),
        .O(internal_full_n_i_1__1_n_4));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__1_n_4),
        .Q(overlay_x_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__0 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__0_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT4 #(
    .INIT(16'h1EE1)) 
    \mOutPtr[1]_i_1__15 
       (.I0(shiftReg_ce),
        .I1(internal_full_n_reg_0),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__15_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT5 #(
    .INIT(32'h1EF0F0E1)) 
    \mOutPtr[2]_i_1__3 
       (.I0(shiftReg_ce),
        .I1(internal_full_n_reg_0),
        .I2(mOutPtr[2]),
        .I3(mOutPtr[0]),
        .I4(mOutPtr[1]),
        .O(\mOutPtr[2]_i_1__3_n_4 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__0_n_4 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__15_n_4 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_1__3_n_4 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_fifo_w32_d4_S_shiftReg
   (\mOutPtr_reg[1] ,
    S,
    out,
    ap_clk_0,
    ap_clk_1,
    ap_clk_2,
    Q,
    \add14_i_reg_651_reg[31] ,
    shiftReg_ce,
    in,
    ap_clk);
  output [0:0]\mOutPtr_reg[1] ;
  output [7:0]S;
  output [31:0]out;
  output [7:0]ap_clk_0;
  output [7:0]ap_clk_1;
  output [6:0]ap_clk_2;
  input [2:0]Q;
  input [30:0]\add14_i_reg_651_reg[31] ;
  input shiftReg_ce;
  input [31:0]in;
  input ap_clk;

  wire [2:0]Q;
  wire [7:0]S;
  wire [30:0]\add14_i_reg_651_reg[31] ;
  wire ap_clk;
  wire [7:0]ap_clk_0;
  wire [7:0]ap_clk_1;
  wire [6:0]ap_clk_2;
  wire [31:0]in;
  wire [0:0]\mOutPtr_reg[1] ;
  wire [31:0]out;
  wire [0:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\overlay_y_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overlay_y_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][0]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_2__1 
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(shiftReg_addr));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_3__0 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(\mOutPtr_reg[1] ));
  (* srl_bus_name = "inst/\overlay_y_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overlay_y_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][10]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\overlay_y_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overlay_y_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][11]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\overlay_y_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overlay_y_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][12]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\overlay_y_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overlay_y_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][13]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\overlay_y_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overlay_y_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][14]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\overlay_y_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overlay_y_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][15]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\overlay_y_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overlay_y_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][16]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\overlay_y_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overlay_y_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][17]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\overlay_y_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overlay_y_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][18]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\overlay_y_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overlay_y_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][19]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\overlay_y_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overlay_y_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][1]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\overlay_y_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overlay_y_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][20]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\overlay_y_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overlay_y_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][21]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\overlay_y_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overlay_y_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][22]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\overlay_y_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overlay_y_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][23]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\overlay_y_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overlay_y_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][24]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\overlay_y_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overlay_y_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][25]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\overlay_y_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overlay_y_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][26]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\overlay_y_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overlay_y_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][27]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\overlay_y_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overlay_y_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][28]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\overlay_y_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overlay_y_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][29]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\overlay_y_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overlay_y_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][2]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\overlay_y_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overlay_y_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][30]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\overlay_y_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overlay_y_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3][31]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][31]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(out[31]));
  (* srl_bus_name = "inst/\overlay_y_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overlay_y_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][3]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\overlay_y_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overlay_y_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][4]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\overlay_y_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overlay_y_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][5]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\overlay_y_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overlay_y_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][6]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\overlay_y_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overlay_y_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][7]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\overlay_y_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overlay_y_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][8]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\overlay_y_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overlay_y_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][9]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
  LUT2 #(
    .INIT(4'h6)) 
    add14_i_fu_202_p2_carry__0_i_1
       (.I0(out[15]),
        .I1(\add14_i_reg_651_reg[31] [15]),
        .O(ap_clk_0[7]));
  LUT2 #(
    .INIT(4'h6)) 
    add14_i_fu_202_p2_carry__0_i_2
       (.I0(out[14]),
        .I1(\add14_i_reg_651_reg[31] [14]),
        .O(ap_clk_0[6]));
  LUT2 #(
    .INIT(4'h6)) 
    add14_i_fu_202_p2_carry__0_i_3
       (.I0(out[13]),
        .I1(\add14_i_reg_651_reg[31] [13]),
        .O(ap_clk_0[5]));
  LUT2 #(
    .INIT(4'h6)) 
    add14_i_fu_202_p2_carry__0_i_4
       (.I0(out[12]),
        .I1(\add14_i_reg_651_reg[31] [12]),
        .O(ap_clk_0[4]));
  LUT2 #(
    .INIT(4'h6)) 
    add14_i_fu_202_p2_carry__0_i_5
       (.I0(out[11]),
        .I1(\add14_i_reg_651_reg[31] [11]),
        .O(ap_clk_0[3]));
  LUT2 #(
    .INIT(4'h6)) 
    add14_i_fu_202_p2_carry__0_i_6
       (.I0(out[10]),
        .I1(\add14_i_reg_651_reg[31] [10]),
        .O(ap_clk_0[2]));
  LUT2 #(
    .INIT(4'h6)) 
    add14_i_fu_202_p2_carry__0_i_7
       (.I0(out[9]),
        .I1(\add14_i_reg_651_reg[31] [9]),
        .O(ap_clk_0[1]));
  LUT2 #(
    .INIT(4'h6)) 
    add14_i_fu_202_p2_carry__0_i_8
       (.I0(out[8]),
        .I1(\add14_i_reg_651_reg[31] [8]),
        .O(ap_clk_0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    add14_i_fu_202_p2_carry__1_i_1
       (.I0(out[23]),
        .I1(\add14_i_reg_651_reg[31] [23]),
        .O(ap_clk_1[7]));
  LUT2 #(
    .INIT(4'h6)) 
    add14_i_fu_202_p2_carry__1_i_2
       (.I0(out[22]),
        .I1(\add14_i_reg_651_reg[31] [22]),
        .O(ap_clk_1[6]));
  LUT2 #(
    .INIT(4'h6)) 
    add14_i_fu_202_p2_carry__1_i_3
       (.I0(out[21]),
        .I1(\add14_i_reg_651_reg[31] [21]),
        .O(ap_clk_1[5]));
  LUT2 #(
    .INIT(4'h6)) 
    add14_i_fu_202_p2_carry__1_i_4
       (.I0(out[20]),
        .I1(\add14_i_reg_651_reg[31] [20]),
        .O(ap_clk_1[4]));
  LUT2 #(
    .INIT(4'h6)) 
    add14_i_fu_202_p2_carry__1_i_5
       (.I0(out[19]),
        .I1(\add14_i_reg_651_reg[31] [19]),
        .O(ap_clk_1[3]));
  LUT2 #(
    .INIT(4'h6)) 
    add14_i_fu_202_p2_carry__1_i_6
       (.I0(out[18]),
        .I1(\add14_i_reg_651_reg[31] [18]),
        .O(ap_clk_1[2]));
  LUT2 #(
    .INIT(4'h6)) 
    add14_i_fu_202_p2_carry__1_i_7
       (.I0(out[17]),
        .I1(\add14_i_reg_651_reg[31] [17]),
        .O(ap_clk_1[1]));
  LUT2 #(
    .INIT(4'h6)) 
    add14_i_fu_202_p2_carry__1_i_8
       (.I0(out[16]),
        .I1(\add14_i_reg_651_reg[31] [16]),
        .O(ap_clk_1[0]));
  LUT2 #(
    .INIT(4'h6)) 
    add14_i_fu_202_p2_carry__2_i_2
       (.I0(out[30]),
        .I1(\add14_i_reg_651_reg[31] [30]),
        .O(ap_clk_2[6]));
  LUT2 #(
    .INIT(4'h6)) 
    add14_i_fu_202_p2_carry__2_i_3
       (.I0(out[29]),
        .I1(\add14_i_reg_651_reg[31] [29]),
        .O(ap_clk_2[5]));
  LUT2 #(
    .INIT(4'h6)) 
    add14_i_fu_202_p2_carry__2_i_4
       (.I0(out[28]),
        .I1(\add14_i_reg_651_reg[31] [28]),
        .O(ap_clk_2[4]));
  LUT2 #(
    .INIT(4'h6)) 
    add14_i_fu_202_p2_carry__2_i_5
       (.I0(out[27]),
        .I1(\add14_i_reg_651_reg[31] [27]),
        .O(ap_clk_2[3]));
  LUT2 #(
    .INIT(4'h6)) 
    add14_i_fu_202_p2_carry__2_i_6
       (.I0(out[26]),
        .I1(\add14_i_reg_651_reg[31] [26]),
        .O(ap_clk_2[2]));
  LUT2 #(
    .INIT(4'h6)) 
    add14_i_fu_202_p2_carry__2_i_7
       (.I0(out[25]),
        .I1(\add14_i_reg_651_reg[31] [25]),
        .O(ap_clk_2[1]));
  LUT2 #(
    .INIT(4'h6)) 
    add14_i_fu_202_p2_carry__2_i_8
       (.I0(out[24]),
        .I1(\add14_i_reg_651_reg[31] [24]),
        .O(ap_clk_2[0]));
  LUT2 #(
    .INIT(4'h6)) 
    add14_i_fu_202_p2_carry_i_1
       (.I0(out[7]),
        .I1(\add14_i_reg_651_reg[31] [7]),
        .O(S[7]));
  LUT2 #(
    .INIT(4'h6)) 
    add14_i_fu_202_p2_carry_i_2
       (.I0(out[6]),
        .I1(\add14_i_reg_651_reg[31] [6]),
        .O(S[6]));
  LUT2 #(
    .INIT(4'h6)) 
    add14_i_fu_202_p2_carry_i_3
       (.I0(out[5]),
        .I1(\add14_i_reg_651_reg[31] [5]),
        .O(S[5]));
  LUT2 #(
    .INIT(4'h6)) 
    add14_i_fu_202_p2_carry_i_4
       (.I0(out[4]),
        .I1(\add14_i_reg_651_reg[31] [4]),
        .O(S[4]));
  LUT2 #(
    .INIT(4'h6)) 
    add14_i_fu_202_p2_carry_i_5
       (.I0(out[3]),
        .I1(\add14_i_reg_651_reg[31] [3]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h6)) 
    add14_i_fu_202_p2_carry_i_6
       (.I0(out[2]),
        .I1(\add14_i_reg_651_reg[31] [2]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h6)) 
    add14_i_fu_202_p2_carry_i_7
       (.I0(out[1]),
        .I1(\add14_i_reg_651_reg[31] [1]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h6)) 
    add14_i_fu_202_p2_carry_i_8
       (.I0(out[0]),
        .I1(\add14_i_reg_651_reg[31] [0]),
        .O(S[0]));
endmodule

(* ORIG_REF_NAME = "overlaystream_fifo_w32_d4_S_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_fifo_w32_d4_S_shiftReg_26
   (\mOutPtr_reg[1] ,
    S,
    out,
    ap_clk_0,
    ap_clk_1,
    ap_clk_2,
    Q,
    \add16_i_reg_657_reg[31] ,
    shiftReg_ce,
    in,
    ap_clk);
  output [0:0]\mOutPtr_reg[1] ;
  output [7:0]S;
  output [31:0]out;
  output [7:0]ap_clk_0;
  output [7:0]ap_clk_1;
  output [6:0]ap_clk_2;
  input [2:0]Q;
  input [30:0]\add16_i_reg_657_reg[31] ;
  input shiftReg_ce;
  input [31:0]in;
  input ap_clk;

  wire [2:0]Q;
  wire [7:0]S;
  wire [30:0]\add16_i_reg_657_reg[31] ;
  wire ap_clk;
  wire [7:0]ap_clk_0;
  wire [7:0]ap_clk_1;
  wire [6:0]ap_clk_2;
  wire [31:0]in;
  wire [0:0]\mOutPtr_reg[1] ;
  wire [31:0]out;
  wire [0:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\overlay_x_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overlay_x_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][0]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_2__0 
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(shiftReg_addr));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_3 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(\mOutPtr_reg[1] ));
  (* srl_bus_name = "inst/\overlay_x_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overlay_x_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][10]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\overlay_x_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overlay_x_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][11]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\overlay_x_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overlay_x_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][12]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\overlay_x_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overlay_x_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][13]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\overlay_x_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overlay_x_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][14]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\overlay_x_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overlay_x_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][15]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\overlay_x_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overlay_x_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][16]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\overlay_x_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overlay_x_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][17]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\overlay_x_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overlay_x_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][18]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\overlay_x_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overlay_x_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][19]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\overlay_x_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overlay_x_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][1]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\overlay_x_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overlay_x_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][20]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\overlay_x_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overlay_x_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][21]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\overlay_x_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overlay_x_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][22]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\overlay_x_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overlay_x_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][23]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\overlay_x_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overlay_x_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][24]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\overlay_x_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overlay_x_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][25]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\overlay_x_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overlay_x_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][26]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\overlay_x_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overlay_x_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][27]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\overlay_x_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overlay_x_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][28]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\overlay_x_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overlay_x_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][29]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\overlay_x_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overlay_x_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][2]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\overlay_x_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overlay_x_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][30]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\overlay_x_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overlay_x_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3][31]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][31]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(out[31]));
  (* srl_bus_name = "inst/\overlay_x_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overlay_x_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][3]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\overlay_x_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overlay_x_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][4]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\overlay_x_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overlay_x_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][5]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\overlay_x_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overlay_x_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][6]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\overlay_x_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overlay_x_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][7]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\overlay_x_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overlay_x_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][8]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\overlay_x_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overlay_x_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][9]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
  LUT2 #(
    .INIT(4'h6)) 
    add16_i_fu_208_p2_carry__0_i_1
       (.I0(out[15]),
        .I1(\add16_i_reg_657_reg[31] [15]),
        .O(ap_clk_0[7]));
  LUT2 #(
    .INIT(4'h6)) 
    add16_i_fu_208_p2_carry__0_i_2
       (.I0(out[14]),
        .I1(\add16_i_reg_657_reg[31] [14]),
        .O(ap_clk_0[6]));
  LUT2 #(
    .INIT(4'h6)) 
    add16_i_fu_208_p2_carry__0_i_3
       (.I0(out[13]),
        .I1(\add16_i_reg_657_reg[31] [13]),
        .O(ap_clk_0[5]));
  LUT2 #(
    .INIT(4'h6)) 
    add16_i_fu_208_p2_carry__0_i_4
       (.I0(out[12]),
        .I1(\add16_i_reg_657_reg[31] [12]),
        .O(ap_clk_0[4]));
  LUT2 #(
    .INIT(4'h6)) 
    add16_i_fu_208_p2_carry__0_i_5
       (.I0(out[11]),
        .I1(\add16_i_reg_657_reg[31] [11]),
        .O(ap_clk_0[3]));
  LUT2 #(
    .INIT(4'h6)) 
    add16_i_fu_208_p2_carry__0_i_6
       (.I0(out[10]),
        .I1(\add16_i_reg_657_reg[31] [10]),
        .O(ap_clk_0[2]));
  LUT2 #(
    .INIT(4'h6)) 
    add16_i_fu_208_p2_carry__0_i_7
       (.I0(out[9]),
        .I1(\add16_i_reg_657_reg[31] [9]),
        .O(ap_clk_0[1]));
  LUT2 #(
    .INIT(4'h6)) 
    add16_i_fu_208_p2_carry__0_i_8
       (.I0(out[8]),
        .I1(\add16_i_reg_657_reg[31] [8]),
        .O(ap_clk_0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    add16_i_fu_208_p2_carry__1_i_1
       (.I0(out[23]),
        .I1(\add16_i_reg_657_reg[31] [23]),
        .O(ap_clk_1[7]));
  LUT2 #(
    .INIT(4'h6)) 
    add16_i_fu_208_p2_carry__1_i_2
       (.I0(out[22]),
        .I1(\add16_i_reg_657_reg[31] [22]),
        .O(ap_clk_1[6]));
  LUT2 #(
    .INIT(4'h6)) 
    add16_i_fu_208_p2_carry__1_i_3
       (.I0(out[21]),
        .I1(\add16_i_reg_657_reg[31] [21]),
        .O(ap_clk_1[5]));
  LUT2 #(
    .INIT(4'h6)) 
    add16_i_fu_208_p2_carry__1_i_4
       (.I0(out[20]),
        .I1(\add16_i_reg_657_reg[31] [20]),
        .O(ap_clk_1[4]));
  LUT2 #(
    .INIT(4'h6)) 
    add16_i_fu_208_p2_carry__1_i_5
       (.I0(out[19]),
        .I1(\add16_i_reg_657_reg[31] [19]),
        .O(ap_clk_1[3]));
  LUT2 #(
    .INIT(4'h6)) 
    add16_i_fu_208_p2_carry__1_i_6
       (.I0(out[18]),
        .I1(\add16_i_reg_657_reg[31] [18]),
        .O(ap_clk_1[2]));
  LUT2 #(
    .INIT(4'h6)) 
    add16_i_fu_208_p2_carry__1_i_7
       (.I0(out[17]),
        .I1(\add16_i_reg_657_reg[31] [17]),
        .O(ap_clk_1[1]));
  LUT2 #(
    .INIT(4'h6)) 
    add16_i_fu_208_p2_carry__1_i_8
       (.I0(out[16]),
        .I1(\add16_i_reg_657_reg[31] [16]),
        .O(ap_clk_1[0]));
  LUT2 #(
    .INIT(4'h6)) 
    add16_i_fu_208_p2_carry__2_i_2
       (.I0(out[30]),
        .I1(\add16_i_reg_657_reg[31] [30]),
        .O(ap_clk_2[6]));
  LUT2 #(
    .INIT(4'h6)) 
    add16_i_fu_208_p2_carry__2_i_3
       (.I0(out[29]),
        .I1(\add16_i_reg_657_reg[31] [29]),
        .O(ap_clk_2[5]));
  LUT2 #(
    .INIT(4'h6)) 
    add16_i_fu_208_p2_carry__2_i_4
       (.I0(out[28]),
        .I1(\add16_i_reg_657_reg[31] [28]),
        .O(ap_clk_2[4]));
  LUT2 #(
    .INIT(4'h6)) 
    add16_i_fu_208_p2_carry__2_i_5
       (.I0(out[27]),
        .I1(\add16_i_reg_657_reg[31] [27]),
        .O(ap_clk_2[3]));
  LUT2 #(
    .INIT(4'h6)) 
    add16_i_fu_208_p2_carry__2_i_6
       (.I0(out[26]),
        .I1(\add16_i_reg_657_reg[31] [26]),
        .O(ap_clk_2[2]));
  LUT2 #(
    .INIT(4'h6)) 
    add16_i_fu_208_p2_carry__2_i_7
       (.I0(out[25]),
        .I1(\add16_i_reg_657_reg[31] [25]),
        .O(ap_clk_2[1]));
  LUT2 #(
    .INIT(4'h6)) 
    add16_i_fu_208_p2_carry__2_i_8
       (.I0(out[24]),
        .I1(\add16_i_reg_657_reg[31] [24]),
        .O(ap_clk_2[0]));
  LUT2 #(
    .INIT(4'h6)) 
    add16_i_fu_208_p2_carry_i_1
       (.I0(out[7]),
        .I1(\add16_i_reg_657_reg[31] [7]),
        .O(S[7]));
  LUT2 #(
    .INIT(4'h6)) 
    add16_i_fu_208_p2_carry_i_2
       (.I0(out[6]),
        .I1(\add16_i_reg_657_reg[31] [6]),
        .O(S[6]));
  LUT2 #(
    .INIT(4'h6)) 
    add16_i_fu_208_p2_carry_i_3
       (.I0(out[5]),
        .I1(\add16_i_reg_657_reg[31] [5]),
        .O(S[5]));
  LUT2 #(
    .INIT(4'h6)) 
    add16_i_fu_208_p2_carry_i_4
       (.I0(out[4]),
        .I1(\add16_i_reg_657_reg[31] [4]),
        .O(S[4]));
  LUT2 #(
    .INIT(4'h6)) 
    add16_i_fu_208_p2_carry_i_5
       (.I0(out[3]),
        .I1(\add16_i_reg_657_reg[31] [3]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h6)) 
    add16_i_fu_208_p2_carry_i_6
       (.I0(out[2]),
        .I1(\add16_i_reg_657_reg[31] [2]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h6)) 
    add16_i_fu_208_p2_carry_i_7
       (.I0(out[1]),
        .I1(\add16_i_reg_657_reg[31] [1]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h6)) 
    add16_i_fu_208_p2_carry_i_8
       (.I0(out[0]),
        .I1(\add16_i_reg_657_reg[31] [0]),
        .O(S[0]));
endmodule

(* ORIG_REF_NAME = "overlaystream_fifo_w32_d4_S_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_fifo_w32_d4_S_shiftReg_33
   (\mOutPtr_reg[1] ,
    sub_ln58_fu_238_p2,
    out,
    Q,
    DI,
    S,
    DSP_A_B_DATA_INST,
    DSP_A_B_DATA_INST_0,
    DSP_A_B_DATA_INST_1,
    shiftReg_ce,
    in,
    ap_clk);
  output [0:0]\mOutPtr_reg[1] ;
  output [24:0]sub_ln58_fu_238_p2;
  output [31:0]out;
  input [2:0]Q;
  input [0:0]DI;
  input [6:0]S;
  input [7:0]DSP_A_B_DATA_INST;
  input [7:0]DSP_A_B_DATA_INST_0;
  input [0:0]DSP_A_B_DATA_INST_1;
  input shiftReg_ce;
  input [31:0]in;
  input ap_clk;

  wire [0:0]DI;
  wire [7:0]DSP_A_B_DATA_INST;
  wire [7:0]DSP_A_B_DATA_INST_0;
  wire [0:0]DSP_A_B_DATA_INST_1;
  wire [2:0]Q;
  wire [6:0]S;
  wire ap_clk;
  wire [31:0]in;
  wire [0:0]\mOutPtr_reg[1] ;
  wire [31:0]out;
  wire p__0_i_2_n_10;
  wire p__0_i_2_n_11;
  wire p__0_i_2_n_4;
  wire p__0_i_2_n_5;
  wire p__0_i_2_n_6;
  wire p__0_i_2_n_7;
  wire p__0_i_2_n_8;
  wire p__0_i_2_n_9;
  wire p_i_10_n_10;
  wire p_i_10_n_11;
  wire p_i_10_n_4;
  wire p_i_10_n_5;
  wire p_i_10_n_6;
  wire p_i_10_n_7;
  wire p_i_10_n_8;
  wire p_i_10_n_9;
  wire p_i_11_n_10;
  wire p_i_11_n_11;
  wire p_i_11_n_4;
  wire p_i_11_n_5;
  wire p_i_11_n_6;
  wire p_i_11_n_7;
  wire p_i_11_n_8;
  wire p_i_11_n_9;
  wire [0:0]shiftReg_addr;
  wire shiftReg_ce;
  wire [24:0]sub_ln58_fu_238_p2;
  wire [7:0]NLW_p__0_i_1_CO_UNCONNECTED;
  wire [7:1]NLW_p__0_i_1_O_UNCONNECTED;

  (* srl_bus_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][0]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_3__1 
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(shiftReg_addr));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_4 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(\mOutPtr_reg[1] ));
  (* srl_bus_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][10]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][11]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][12]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][13]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][14]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][15]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][16]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][17]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][18]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][19]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][1]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][20]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][21]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][22]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][23]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][24]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][25]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][26]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][27]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][28]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][29]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][2]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][30]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3][31]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][31]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(out[31]));
  (* srl_bus_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][3]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][4]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][5]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][6]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][7]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][8]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][9]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 p__0_i_1
       (.CI(p__0_i_2_n_4),
        .CI_TOP(1'b0),
        .CO(NLW_p__0_i_1_CO_UNCONNECTED[7:0]),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_p__0_i_1_O_UNCONNECTED[7:1],sub_ln58_fu_238_p2[24]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DSP_A_B_DATA_INST_1}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 p__0_i_2
       (.CI(p_i_10_n_4),
        .CI_TOP(1'b0),
        .CO({p__0_i_2_n_4,p__0_i_2_n_5,p__0_i_2_n_6,p__0_i_2_n_7,p__0_i_2_n_8,p__0_i_2_n_9,p__0_i_2_n_10,p__0_i_2_n_11}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln58_fu_238_p2[23:16]),
        .S(DSP_A_B_DATA_INST_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 p_i_10
       (.CI(p_i_11_n_4),
        .CI_TOP(1'b0),
        .CO({p_i_10_n_4,p_i_10_n_5,p_i_10_n_6,p_i_10_n_7,p_i_10_n_8,p_i_10_n_9,p_i_10_n_10,p_i_10_n_11}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln58_fu_238_p2[15:8]),
        .S(DSP_A_B_DATA_INST));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 p_i_11
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({p_i_11_n_4,p_i_11_n_5,p_i_11_n_6,p_i_11_n_7,p_i_11_n_8,p_i_11_n_9,p_i_11_n_10,p_i_11_n_11}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DI,1'b0}),
        .O(sub_ln58_fu_238_p2[7:0]),
        .S({S[6:1],out[8],S[0]}));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_32ns_8ns_40_1_1
   (p__1,
    CEA2,
    CEB2,
    ap_clk,
    ap_rst_n_inv,
    B,
    sub_ln58_fu_238_p2,
    A);
  output [39:0]p__1;
  input CEA2;
  input CEB2;
  input ap_clk;
  input ap_rst_n_inv;
  input [7:0]B;
  input [24:0]sub_ln58_fu_238_p2;
  input [6:0]A;

  wire [6:0]A;
  wire [7:0]B;
  wire CEA2;
  wire CEB2;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire [39:0]p__1;
  wire [24:0]sub_ln58_fu_238_p2;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_25 overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U
       (.A(A),
        .B(B),
        .CEA2(CEA2),
        .CEB2(CEB2),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .p__1(p__1),
        .sub_ln58_fu_238_p2(sub_ln58_fu_238_p2));
endmodule

(* ORIG_REF_NAME = "overlaystream_mul_32ns_8ns_40_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_32ns_8ns_40_1_1_12
   (ap_clk_0,
    CEA2,
    CEB2,
    ap_clk,
    ap_rst_n_inv,
    DSP_ALU_INST,
    out);
  output [39:0]ap_clk_0;
  input CEA2;
  input CEB2;
  input ap_clk;
  input ap_rst_n_inv;
  input [7:0]DSP_ALU_INST;
  input [31:0]out;

  wire CEA2;
  wire CEB2;
  wire [7:0]DSP_ALU_INST;
  wire ap_clk;
  wire [39:0]ap_clk_0;
  wire ap_rst_n_inv;
  wire [31:0]out;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_24 overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U
       (.CEA2(CEA2),
        .CEB2(CEB2),
        .DSP_ALU_INST(DSP_ALU_INST),
        .ap_clk(ap_clk),
        .ap_clk_0(ap_clk_0),
        .ap_rst_n_inv(ap_rst_n_inv),
        .out(out));
endmodule

(* ORIG_REF_NAME = "overlaystream_mul_32ns_8ns_40_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_32ns_8ns_40_1_1_13
   (p__1,
    CEA2,
    CEB2,
    ap_clk,
    ap_rst_n_inv,
    DSP_ALU_INST,
    sub_ln58_fu_238_p2,
    A);
  output [39:0]p__1;
  input CEA2;
  input CEB2;
  input ap_clk;
  input ap_rst_n_inv;
  input [7:0]DSP_ALU_INST;
  input [24:0]sub_ln58_fu_238_p2;
  input [6:0]A;

  wire [6:0]A;
  wire CEA2;
  wire CEB2;
  wire [7:0]DSP_ALU_INST;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire [39:0]p__1;
  wire [24:0]sub_ln58_fu_238_p2;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_23 overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U
       (.A(A),
        .CEA2(CEA2),
        .CEB2(CEB2),
        .DSP_ALU_INST(DSP_ALU_INST),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .p__1(p__1),
        .sub_ln58_fu_238_p2(sub_ln58_fu_238_p2));
endmodule

(* ORIG_REF_NAME = "overlaystream_mul_32ns_8ns_40_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_32ns_8ns_40_1_1_14
   (ap_clk_0,
    CEA2,
    CEB2,
    ap_clk,
    ap_rst_n_inv,
    DSP_ALU_INST,
    out);
  output [39:0]ap_clk_0;
  input CEA2;
  input CEB2;
  input ap_clk;
  input ap_rst_n_inv;
  input [7:0]DSP_ALU_INST;
  input [31:0]out;

  wire CEA2;
  wire CEB2;
  wire [7:0]DSP_ALU_INST;
  wire ap_clk;
  wire [39:0]ap_clk_0;
  wire ap_rst_n_inv;
  wire [31:0]out;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_22 overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U
       (.CEA2(CEA2),
        .CEB2(CEB2),
        .DSP_ALU_INST(DSP_ALU_INST),
        .ap_clk(ap_clk),
        .ap_clk_0(ap_clk_0),
        .ap_rst_n_inv(ap_rst_n_inv),
        .out(out));
endmodule

(* ORIG_REF_NAME = "overlaystream_mul_32ns_8ns_40_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_32ns_8ns_40_1_1_15
   (p__1,
    CEA2,
    CEB2,
    ap_clk,
    ap_rst_n_inv,
    DSP_ALU_INST,
    sub_ln58_fu_238_p2,
    A);
  output [39:0]p__1;
  input CEA2;
  input CEB2;
  input ap_clk;
  input ap_rst_n_inv;
  input [7:0]DSP_ALU_INST;
  input [24:0]sub_ln58_fu_238_p2;
  input [6:0]A;

  wire [6:0]A;
  wire CEA2;
  wire CEB2;
  wire [7:0]DSP_ALU_INST;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire [39:0]p__1;
  wire [24:0]sub_ln58_fu_238_p2;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_21 overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U
       (.A(A),
        .CEA2(CEA2),
        .CEB2(CEB2),
        .DSP_ALU_INST(DSP_ALU_INST),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .p__1(p__1),
        .sub_ln58_fu_238_p2(sub_ln58_fu_238_p2));
endmodule

(* ORIG_REF_NAME = "overlaystream_mul_32ns_8ns_40_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_32ns_8ns_40_1_1_16
   (ap_clk_0,
    CEA2,
    CEB2,
    ap_clk,
    ap_rst_n_inv,
    DSP_ALU_INST,
    out);
  output [39:0]ap_clk_0;
  input CEA2;
  input CEB2;
  input ap_clk;
  input ap_rst_n_inv;
  input [7:0]DSP_ALU_INST;
  input [31:0]out;

  wire CEA2;
  wire CEB2;
  wire [7:0]DSP_ALU_INST;
  wire ap_clk;
  wire [39:0]ap_clk_0;
  wire ap_rst_n_inv;
  wire [31:0]out;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0 overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U
       (.CEA2(CEA2),
        .CEB2(CEB2),
        .DSP_ALU_INST(DSP_ALU_INST),
        .ap_clk(ap_clk),
        .ap_clk_0(ap_clk_0),
        .ap_rst_n_inv(ap_rst_n_inv),
        .out(out));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0
   (ap_clk_0,
    CEA2,
    CEB2,
    ap_clk,
    ap_rst_n_inv,
    DSP_ALU_INST,
    out);
  output [39:0]ap_clk_0;
  input CEA2;
  input CEB2;
  input ap_clk;
  input ap_rst_n_inv;
  input [7:0]DSP_ALU_INST;
  input [31:0]out;

  wire CEA2;
  wire CEB2;
  wire [7:0]DSP_ALU_INST;
  wire ap_clk;
  wire [39:0]ap_clk_0;
  wire ap_rst_n_inv;
  wire [31:0]out;
  wire p__0_n_62;
  wire p__0_n_63;
  wire p__0_n_64;
  wire p__0_n_65;
  wire p__0_n_66;
  wire p__0_n_67;
  wire p__0_n_68;
  wire p__0_n_69;
  wire p__0_n_70;
  wire p__0_n_71;
  wire p__0_n_72;
  wire p__0_n_73;
  wire p__0_n_74;
  wire p__0_n_75;
  wire p__0_n_76;
  wire p__0_n_77;
  wire p__0_n_78;
  wire p__0_n_79;
  wire p__0_n_80;
  wire p__0_n_81;
  wire p__0_n_82;
  wire p__0_n_83;
  wire p__0_n_84;
  wire p__0_n_85;
  wire p__0_n_86;
  wire p_n_10;
  wire p_n_11;
  wire p_n_110;
  wire p_n_111;
  wire p_n_112;
  wire p_n_113;
  wire p_n_114;
  wire p_n_115;
  wire p_n_116;
  wire p_n_117;
  wire p_n_118;
  wire p_n_119;
  wire p_n_12;
  wire p_n_120;
  wire p_n_121;
  wire p_n_122;
  wire p_n_123;
  wire p_n_124;
  wire p_n_125;
  wire p_n_126;
  wire p_n_127;
  wire p_n_128;
  wire p_n_129;
  wire p_n_13;
  wire p_n_130;
  wire p_n_131;
  wire p_n_132;
  wire p_n_133;
  wire p_n_134;
  wire p_n_135;
  wire p_n_136;
  wire p_n_137;
  wire p_n_138;
  wire p_n_139;
  wire p_n_14;
  wire p_n_140;
  wire p_n_141;
  wire p_n_142;
  wire p_n_143;
  wire p_n_144;
  wire p_n_145;
  wire p_n_146;
  wire p_n_147;
  wire p_n_148;
  wire p_n_149;
  wire p_n_15;
  wire p_n_150;
  wire p_n_151;
  wire p_n_152;
  wire p_n_153;
  wire p_n_154;
  wire p_n_155;
  wire p_n_156;
  wire p_n_157;
  wire p_n_16;
  wire p_n_17;
  wire p_n_18;
  wire p_n_19;
  wire p_n_20;
  wire p_n_21;
  wire p_n_22;
  wire p_n_23;
  wire p_n_24;
  wire p_n_25;
  wire p_n_26;
  wire p_n_27;
  wire p_n_62;
  wire p_n_63;
  wire p_n_64;
  wire p_n_65;
  wire p_n_66;
  wire p_n_67;
  wire p_n_68;
  wire p_n_69;
  wire p_n_70;
  wire p_n_71;
  wire p_n_72;
  wire p_n_73;
  wire p_n_74;
  wire p_n_75;
  wire p_n_76;
  wire p_n_77;
  wire p_n_78;
  wire p_n_79;
  wire p_n_80;
  wire p_n_81;
  wire p_n_82;
  wire p_n_83;
  wire p_n_84;
  wire p_n_85;
  wire p_n_86;
  wire p_n_87;
  wire p_n_88;
  wire p_n_89;
  wire p_n_90;
  wire p_n_91;
  wire p_n_92;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [7:0]NLW_p_XOROUT_UNCONNECTED;
  wire NLW_p__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p__0_OVERFLOW_UNCONNECTED;
  wire NLW_p__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_p__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p__0_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p__0_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,out[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DSP_ALU_INST}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT({p_n_10,p_n_11,p_n_12,p_n_13,p_n_14,p_n_15,p_n_16,p_n_17,p_n_18,p_n_19,p_n_20,p_n_21,p_n_22,p_n_23,p_n_24,p_n_25,p_n_26,p_n_27}),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEA2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({p_n_62,p_n_63,p_n_64,p_n_65,p_n_66,p_n_67,p_n_68,p_n_69,p_n_70,p_n_71,p_n_72,p_n_73,p_n_74,p_n_75,p_n_76,p_n_77,p_n_78,p_n_79,p_n_80,p_n_81,p_n_82,p_n_83,p_n_84,p_n_85,p_n_86,p_n_87,p_n_88,p_n_89,p_n_90,p_n_91,p_n_92,ap_clk_0[16:0]}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({p_n_110,p_n_111,p_n_112,p_n_113,p_n_114,p_n_115,p_n_116,p_n_117,p_n_118,p_n_119,p_n_120,p_n_121,p_n_122,p_n_123,p_n_124,p_n_125,p_n_126,p_n_127,p_n_128,p_n_129,p_n_130,p_n_131,p_n_132,p_n_133,p_n_134,p_n_135,p_n_136,p_n_137,p_n_138,p_n_139,p_n_140,p_n_141,p_n_142,p_n_143,p_n_144,p_n_145,p_n_146,p_n_147,p_n_148,p_n_149,p_n_150,p_n_151,p_n_152,p_n_153,p_n_154,p_n_155,p_n_156,p_n_157}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(ap_rst_n_inv),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("CASCADE"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,out[31:17]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({p_n_10,p_n_11,p_n_12,p_n_13,p_n_14,p_n_15,p_n_16,p_n_17,p_n_18,p_n_19,p_n_20,p_n_21,p_n_22,p_n_23,p_n_24,p_n_25,p_n_26,p_n_27}),
        .BCOUT(NLW_p__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEA2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p__0_OVERFLOW_UNCONNECTED),
        .P({p__0_n_62,p__0_n_63,p__0_n_64,p__0_n_65,p__0_n_66,p__0_n_67,p__0_n_68,p__0_n_69,p__0_n_70,p__0_n_71,p__0_n_72,p__0_n_73,p__0_n_74,p__0_n_75,p__0_n_76,p__0_n_77,p__0_n_78,p__0_n_79,p__0_n_80,p__0_n_81,p__0_n_82,p__0_n_83,p__0_n_84,p__0_n_85,p__0_n_86,ap_clk_0[39:17]}),
        .PATTERNBDETECT(NLW_p__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({p_n_110,p_n_111,p_n_112,p_n_113,p_n_114,p_n_115,p_n_116,p_n_117,p_n_118,p_n_119,p_n_120,p_n_121,p_n_122,p_n_123,p_n_124,p_n_125,p_n_126,p_n_127,p_n_128,p_n_129,p_n_130,p_n_131,p_n_132,p_n_133,p_n_134,p_n_135,p_n_136,p_n_137,p_n_138,p_n_139,p_n_140,p_n_141,p_n_142,p_n_143,p_n_144,p_n_145,p_n_146,p_n_147,p_n_148,p_n_149,p_n_150,p_n_151,p_n_152,p_n_153,p_n_154,p_n_155,p_n_156,p_n_157}),
        .PCOUT(NLW_p__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p__0_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p__0_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_21
   (p__1,
    CEA2,
    CEB2,
    ap_clk,
    ap_rst_n_inv,
    DSP_ALU_INST,
    sub_ln58_fu_238_p2,
    A);
  output [39:0]p__1;
  input CEA2;
  input CEB2;
  input ap_clk;
  input ap_rst_n_inv;
  input [7:0]DSP_ALU_INST;
  input [24:0]sub_ln58_fu_238_p2;
  input [6:0]A;

  wire [6:0]A;
  wire CEA2;
  wire CEB2;
  wire [7:0]DSP_ALU_INST;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire p__0_n_62;
  wire p__0_n_63;
  wire p__0_n_64;
  wire p__0_n_65;
  wire p__0_n_66;
  wire p__0_n_67;
  wire p__0_n_68;
  wire p__0_n_69;
  wire p__0_n_70;
  wire p__0_n_71;
  wire p__0_n_72;
  wire p__0_n_73;
  wire p__0_n_74;
  wire p__0_n_75;
  wire p__0_n_76;
  wire p__0_n_77;
  wire p__0_n_78;
  wire p__0_n_79;
  wire p__0_n_80;
  wire p__0_n_81;
  wire p__0_n_82;
  wire p__0_n_83;
  wire p__0_n_84;
  wire p__0_n_85;
  wire p__0_n_86;
  wire [39:0]p__1;
  wire p_n_10;
  wire p_n_11;
  wire p_n_110;
  wire p_n_111;
  wire p_n_112;
  wire p_n_113;
  wire p_n_114;
  wire p_n_115;
  wire p_n_116;
  wire p_n_117;
  wire p_n_118;
  wire p_n_119;
  wire p_n_12;
  wire p_n_120;
  wire p_n_121;
  wire p_n_122;
  wire p_n_123;
  wire p_n_124;
  wire p_n_125;
  wire p_n_126;
  wire p_n_127;
  wire p_n_128;
  wire p_n_129;
  wire p_n_13;
  wire p_n_130;
  wire p_n_131;
  wire p_n_132;
  wire p_n_133;
  wire p_n_134;
  wire p_n_135;
  wire p_n_136;
  wire p_n_137;
  wire p_n_138;
  wire p_n_139;
  wire p_n_14;
  wire p_n_140;
  wire p_n_141;
  wire p_n_142;
  wire p_n_143;
  wire p_n_144;
  wire p_n_145;
  wire p_n_146;
  wire p_n_147;
  wire p_n_148;
  wire p_n_149;
  wire p_n_15;
  wire p_n_150;
  wire p_n_151;
  wire p_n_152;
  wire p_n_153;
  wire p_n_154;
  wire p_n_155;
  wire p_n_156;
  wire p_n_157;
  wire p_n_16;
  wire p_n_17;
  wire p_n_18;
  wire p_n_19;
  wire p_n_20;
  wire p_n_21;
  wire p_n_22;
  wire p_n_23;
  wire p_n_24;
  wire p_n_25;
  wire p_n_26;
  wire p_n_27;
  wire p_n_62;
  wire p_n_63;
  wire p_n_64;
  wire p_n_65;
  wire p_n_66;
  wire p_n_67;
  wire p_n_68;
  wire p_n_69;
  wire p_n_70;
  wire p_n_71;
  wire p_n_72;
  wire p_n_73;
  wire p_n_74;
  wire p_n_75;
  wire p_n_76;
  wire p_n_77;
  wire p_n_78;
  wire p_n_79;
  wire p_n_80;
  wire p_n_81;
  wire p_n_82;
  wire p_n_83;
  wire p_n_84;
  wire p_n_85;
  wire p_n_86;
  wire p_n_87;
  wire p_n_88;
  wire p_n_89;
  wire p_n_90;
  wire p_n_91;
  wire p_n_92;
  wire [24:0]sub_ln58_fu_238_p2;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [7:0]NLW_p_XOROUT_UNCONNECTED;
  wire NLW_p__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p__0_OVERFLOW_UNCONNECTED;
  wire NLW_p__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_p__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p__0_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p__0_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,sub_ln58_fu_238_p2[9:0],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DSP_ALU_INST}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT({p_n_10,p_n_11,p_n_12,p_n_13,p_n_14,p_n_15,p_n_16,p_n_17,p_n_18,p_n_19,p_n_20,p_n_21,p_n_22,p_n_23,p_n_24,p_n_25,p_n_26,p_n_27}),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEA2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({p_n_62,p_n_63,p_n_64,p_n_65,p_n_66,p_n_67,p_n_68,p_n_69,p_n_70,p_n_71,p_n_72,p_n_73,p_n_74,p_n_75,p_n_76,p_n_77,p_n_78,p_n_79,p_n_80,p_n_81,p_n_82,p_n_83,p_n_84,p_n_85,p_n_86,p_n_87,p_n_88,p_n_89,p_n_90,p_n_91,p_n_92,p__1[16:0]}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({p_n_110,p_n_111,p_n_112,p_n_113,p_n_114,p_n_115,p_n_116,p_n_117,p_n_118,p_n_119,p_n_120,p_n_121,p_n_122,p_n_123,p_n_124,p_n_125,p_n_126,p_n_127,p_n_128,p_n_129,p_n_130,p_n_131,p_n_132,p_n_133,p_n_134,p_n_135,p_n_136,p_n_137,p_n_138,p_n_139,p_n_140,p_n_141,p_n_142,p_n_143,p_n_144,p_n_145,p_n_146,p_n_147,p_n_148,p_n_149,p_n_150,p_n_151,p_n_152,p_n_153,p_n_154,p_n_155,p_n_156,p_n_157}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(ap_rst_n_inv),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("CASCADE"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,sub_ln58_fu_238_p2[24:10]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({p_n_10,p_n_11,p_n_12,p_n_13,p_n_14,p_n_15,p_n_16,p_n_17,p_n_18,p_n_19,p_n_20,p_n_21,p_n_22,p_n_23,p_n_24,p_n_25,p_n_26,p_n_27}),
        .BCOUT(NLW_p__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEA2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p__0_OVERFLOW_UNCONNECTED),
        .P({p__0_n_62,p__0_n_63,p__0_n_64,p__0_n_65,p__0_n_66,p__0_n_67,p__0_n_68,p__0_n_69,p__0_n_70,p__0_n_71,p__0_n_72,p__0_n_73,p__0_n_74,p__0_n_75,p__0_n_76,p__0_n_77,p__0_n_78,p__0_n_79,p__0_n_80,p__0_n_81,p__0_n_82,p__0_n_83,p__0_n_84,p__0_n_85,p__0_n_86,p__1[39:17]}),
        .PATTERNBDETECT(NLW_p__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({p_n_110,p_n_111,p_n_112,p_n_113,p_n_114,p_n_115,p_n_116,p_n_117,p_n_118,p_n_119,p_n_120,p_n_121,p_n_122,p_n_123,p_n_124,p_n_125,p_n_126,p_n_127,p_n_128,p_n_129,p_n_130,p_n_131,p_n_132,p_n_133,p_n_134,p_n_135,p_n_136,p_n_137,p_n_138,p_n_139,p_n_140,p_n_141,p_n_142,p_n_143,p_n_144,p_n_145,p_n_146,p_n_147,p_n_148,p_n_149,p_n_150,p_n_151,p_n_152,p_n_153,p_n_154,p_n_155,p_n_156,p_n_157}),
        .PCOUT(NLW_p__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p__0_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p__0_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_22
   (ap_clk_0,
    CEA2,
    CEB2,
    ap_clk,
    ap_rst_n_inv,
    DSP_ALU_INST,
    out);
  output [39:0]ap_clk_0;
  input CEA2;
  input CEB2;
  input ap_clk;
  input ap_rst_n_inv;
  input [7:0]DSP_ALU_INST;
  input [31:0]out;

  wire CEA2;
  wire CEB2;
  wire [7:0]DSP_ALU_INST;
  wire ap_clk;
  wire [39:0]ap_clk_0;
  wire ap_rst_n_inv;
  wire [31:0]out;
  wire p__0_n_62;
  wire p__0_n_63;
  wire p__0_n_64;
  wire p__0_n_65;
  wire p__0_n_66;
  wire p__0_n_67;
  wire p__0_n_68;
  wire p__0_n_69;
  wire p__0_n_70;
  wire p__0_n_71;
  wire p__0_n_72;
  wire p__0_n_73;
  wire p__0_n_74;
  wire p__0_n_75;
  wire p__0_n_76;
  wire p__0_n_77;
  wire p__0_n_78;
  wire p__0_n_79;
  wire p__0_n_80;
  wire p__0_n_81;
  wire p__0_n_82;
  wire p__0_n_83;
  wire p__0_n_84;
  wire p__0_n_85;
  wire p__0_n_86;
  wire p_n_10;
  wire p_n_11;
  wire p_n_110;
  wire p_n_111;
  wire p_n_112;
  wire p_n_113;
  wire p_n_114;
  wire p_n_115;
  wire p_n_116;
  wire p_n_117;
  wire p_n_118;
  wire p_n_119;
  wire p_n_12;
  wire p_n_120;
  wire p_n_121;
  wire p_n_122;
  wire p_n_123;
  wire p_n_124;
  wire p_n_125;
  wire p_n_126;
  wire p_n_127;
  wire p_n_128;
  wire p_n_129;
  wire p_n_13;
  wire p_n_130;
  wire p_n_131;
  wire p_n_132;
  wire p_n_133;
  wire p_n_134;
  wire p_n_135;
  wire p_n_136;
  wire p_n_137;
  wire p_n_138;
  wire p_n_139;
  wire p_n_14;
  wire p_n_140;
  wire p_n_141;
  wire p_n_142;
  wire p_n_143;
  wire p_n_144;
  wire p_n_145;
  wire p_n_146;
  wire p_n_147;
  wire p_n_148;
  wire p_n_149;
  wire p_n_15;
  wire p_n_150;
  wire p_n_151;
  wire p_n_152;
  wire p_n_153;
  wire p_n_154;
  wire p_n_155;
  wire p_n_156;
  wire p_n_157;
  wire p_n_16;
  wire p_n_17;
  wire p_n_18;
  wire p_n_19;
  wire p_n_20;
  wire p_n_21;
  wire p_n_22;
  wire p_n_23;
  wire p_n_24;
  wire p_n_25;
  wire p_n_26;
  wire p_n_27;
  wire p_n_62;
  wire p_n_63;
  wire p_n_64;
  wire p_n_65;
  wire p_n_66;
  wire p_n_67;
  wire p_n_68;
  wire p_n_69;
  wire p_n_70;
  wire p_n_71;
  wire p_n_72;
  wire p_n_73;
  wire p_n_74;
  wire p_n_75;
  wire p_n_76;
  wire p_n_77;
  wire p_n_78;
  wire p_n_79;
  wire p_n_80;
  wire p_n_81;
  wire p_n_82;
  wire p_n_83;
  wire p_n_84;
  wire p_n_85;
  wire p_n_86;
  wire p_n_87;
  wire p_n_88;
  wire p_n_89;
  wire p_n_90;
  wire p_n_91;
  wire p_n_92;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [7:0]NLW_p_XOROUT_UNCONNECTED;
  wire NLW_p__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p__0_OVERFLOW_UNCONNECTED;
  wire NLW_p__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_p__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p__0_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p__0_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,out[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DSP_ALU_INST}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT({p_n_10,p_n_11,p_n_12,p_n_13,p_n_14,p_n_15,p_n_16,p_n_17,p_n_18,p_n_19,p_n_20,p_n_21,p_n_22,p_n_23,p_n_24,p_n_25,p_n_26,p_n_27}),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEA2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({p_n_62,p_n_63,p_n_64,p_n_65,p_n_66,p_n_67,p_n_68,p_n_69,p_n_70,p_n_71,p_n_72,p_n_73,p_n_74,p_n_75,p_n_76,p_n_77,p_n_78,p_n_79,p_n_80,p_n_81,p_n_82,p_n_83,p_n_84,p_n_85,p_n_86,p_n_87,p_n_88,p_n_89,p_n_90,p_n_91,p_n_92,ap_clk_0[16:0]}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({p_n_110,p_n_111,p_n_112,p_n_113,p_n_114,p_n_115,p_n_116,p_n_117,p_n_118,p_n_119,p_n_120,p_n_121,p_n_122,p_n_123,p_n_124,p_n_125,p_n_126,p_n_127,p_n_128,p_n_129,p_n_130,p_n_131,p_n_132,p_n_133,p_n_134,p_n_135,p_n_136,p_n_137,p_n_138,p_n_139,p_n_140,p_n_141,p_n_142,p_n_143,p_n_144,p_n_145,p_n_146,p_n_147,p_n_148,p_n_149,p_n_150,p_n_151,p_n_152,p_n_153,p_n_154,p_n_155,p_n_156,p_n_157}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(ap_rst_n_inv),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("CASCADE"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,out[31:17]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({p_n_10,p_n_11,p_n_12,p_n_13,p_n_14,p_n_15,p_n_16,p_n_17,p_n_18,p_n_19,p_n_20,p_n_21,p_n_22,p_n_23,p_n_24,p_n_25,p_n_26,p_n_27}),
        .BCOUT(NLW_p__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEA2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p__0_OVERFLOW_UNCONNECTED),
        .P({p__0_n_62,p__0_n_63,p__0_n_64,p__0_n_65,p__0_n_66,p__0_n_67,p__0_n_68,p__0_n_69,p__0_n_70,p__0_n_71,p__0_n_72,p__0_n_73,p__0_n_74,p__0_n_75,p__0_n_76,p__0_n_77,p__0_n_78,p__0_n_79,p__0_n_80,p__0_n_81,p__0_n_82,p__0_n_83,p__0_n_84,p__0_n_85,p__0_n_86,ap_clk_0[39:17]}),
        .PATTERNBDETECT(NLW_p__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({p_n_110,p_n_111,p_n_112,p_n_113,p_n_114,p_n_115,p_n_116,p_n_117,p_n_118,p_n_119,p_n_120,p_n_121,p_n_122,p_n_123,p_n_124,p_n_125,p_n_126,p_n_127,p_n_128,p_n_129,p_n_130,p_n_131,p_n_132,p_n_133,p_n_134,p_n_135,p_n_136,p_n_137,p_n_138,p_n_139,p_n_140,p_n_141,p_n_142,p_n_143,p_n_144,p_n_145,p_n_146,p_n_147,p_n_148,p_n_149,p_n_150,p_n_151,p_n_152,p_n_153,p_n_154,p_n_155,p_n_156,p_n_157}),
        .PCOUT(NLW_p__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p__0_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p__0_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_23
   (p__1,
    CEA2,
    CEB2,
    ap_clk,
    ap_rst_n_inv,
    DSP_ALU_INST,
    sub_ln58_fu_238_p2,
    A);
  output [39:0]p__1;
  input CEA2;
  input CEB2;
  input ap_clk;
  input ap_rst_n_inv;
  input [7:0]DSP_ALU_INST;
  input [24:0]sub_ln58_fu_238_p2;
  input [6:0]A;

  wire [6:0]A;
  wire CEA2;
  wire CEB2;
  wire [7:0]DSP_ALU_INST;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire p__0_n_62;
  wire p__0_n_63;
  wire p__0_n_64;
  wire p__0_n_65;
  wire p__0_n_66;
  wire p__0_n_67;
  wire p__0_n_68;
  wire p__0_n_69;
  wire p__0_n_70;
  wire p__0_n_71;
  wire p__0_n_72;
  wire p__0_n_73;
  wire p__0_n_74;
  wire p__0_n_75;
  wire p__0_n_76;
  wire p__0_n_77;
  wire p__0_n_78;
  wire p__0_n_79;
  wire p__0_n_80;
  wire p__0_n_81;
  wire p__0_n_82;
  wire p__0_n_83;
  wire p__0_n_84;
  wire p__0_n_85;
  wire p__0_n_86;
  wire [39:0]p__1;
  wire p_n_10;
  wire p_n_11;
  wire p_n_110;
  wire p_n_111;
  wire p_n_112;
  wire p_n_113;
  wire p_n_114;
  wire p_n_115;
  wire p_n_116;
  wire p_n_117;
  wire p_n_118;
  wire p_n_119;
  wire p_n_12;
  wire p_n_120;
  wire p_n_121;
  wire p_n_122;
  wire p_n_123;
  wire p_n_124;
  wire p_n_125;
  wire p_n_126;
  wire p_n_127;
  wire p_n_128;
  wire p_n_129;
  wire p_n_13;
  wire p_n_130;
  wire p_n_131;
  wire p_n_132;
  wire p_n_133;
  wire p_n_134;
  wire p_n_135;
  wire p_n_136;
  wire p_n_137;
  wire p_n_138;
  wire p_n_139;
  wire p_n_14;
  wire p_n_140;
  wire p_n_141;
  wire p_n_142;
  wire p_n_143;
  wire p_n_144;
  wire p_n_145;
  wire p_n_146;
  wire p_n_147;
  wire p_n_148;
  wire p_n_149;
  wire p_n_15;
  wire p_n_150;
  wire p_n_151;
  wire p_n_152;
  wire p_n_153;
  wire p_n_154;
  wire p_n_155;
  wire p_n_156;
  wire p_n_157;
  wire p_n_16;
  wire p_n_17;
  wire p_n_18;
  wire p_n_19;
  wire p_n_20;
  wire p_n_21;
  wire p_n_22;
  wire p_n_23;
  wire p_n_24;
  wire p_n_25;
  wire p_n_26;
  wire p_n_27;
  wire p_n_62;
  wire p_n_63;
  wire p_n_64;
  wire p_n_65;
  wire p_n_66;
  wire p_n_67;
  wire p_n_68;
  wire p_n_69;
  wire p_n_70;
  wire p_n_71;
  wire p_n_72;
  wire p_n_73;
  wire p_n_74;
  wire p_n_75;
  wire p_n_76;
  wire p_n_77;
  wire p_n_78;
  wire p_n_79;
  wire p_n_80;
  wire p_n_81;
  wire p_n_82;
  wire p_n_83;
  wire p_n_84;
  wire p_n_85;
  wire p_n_86;
  wire p_n_87;
  wire p_n_88;
  wire p_n_89;
  wire p_n_90;
  wire p_n_91;
  wire p_n_92;
  wire [24:0]sub_ln58_fu_238_p2;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [7:0]NLW_p_XOROUT_UNCONNECTED;
  wire NLW_p__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p__0_OVERFLOW_UNCONNECTED;
  wire NLW_p__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_p__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p__0_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p__0_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,sub_ln58_fu_238_p2[9:0],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DSP_ALU_INST}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT({p_n_10,p_n_11,p_n_12,p_n_13,p_n_14,p_n_15,p_n_16,p_n_17,p_n_18,p_n_19,p_n_20,p_n_21,p_n_22,p_n_23,p_n_24,p_n_25,p_n_26,p_n_27}),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEA2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({p_n_62,p_n_63,p_n_64,p_n_65,p_n_66,p_n_67,p_n_68,p_n_69,p_n_70,p_n_71,p_n_72,p_n_73,p_n_74,p_n_75,p_n_76,p_n_77,p_n_78,p_n_79,p_n_80,p_n_81,p_n_82,p_n_83,p_n_84,p_n_85,p_n_86,p_n_87,p_n_88,p_n_89,p_n_90,p_n_91,p_n_92,p__1[16:0]}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({p_n_110,p_n_111,p_n_112,p_n_113,p_n_114,p_n_115,p_n_116,p_n_117,p_n_118,p_n_119,p_n_120,p_n_121,p_n_122,p_n_123,p_n_124,p_n_125,p_n_126,p_n_127,p_n_128,p_n_129,p_n_130,p_n_131,p_n_132,p_n_133,p_n_134,p_n_135,p_n_136,p_n_137,p_n_138,p_n_139,p_n_140,p_n_141,p_n_142,p_n_143,p_n_144,p_n_145,p_n_146,p_n_147,p_n_148,p_n_149,p_n_150,p_n_151,p_n_152,p_n_153,p_n_154,p_n_155,p_n_156,p_n_157}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(ap_rst_n_inv),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("CASCADE"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,sub_ln58_fu_238_p2[24:10]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({p_n_10,p_n_11,p_n_12,p_n_13,p_n_14,p_n_15,p_n_16,p_n_17,p_n_18,p_n_19,p_n_20,p_n_21,p_n_22,p_n_23,p_n_24,p_n_25,p_n_26,p_n_27}),
        .BCOUT(NLW_p__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEA2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p__0_OVERFLOW_UNCONNECTED),
        .P({p__0_n_62,p__0_n_63,p__0_n_64,p__0_n_65,p__0_n_66,p__0_n_67,p__0_n_68,p__0_n_69,p__0_n_70,p__0_n_71,p__0_n_72,p__0_n_73,p__0_n_74,p__0_n_75,p__0_n_76,p__0_n_77,p__0_n_78,p__0_n_79,p__0_n_80,p__0_n_81,p__0_n_82,p__0_n_83,p__0_n_84,p__0_n_85,p__0_n_86,p__1[39:17]}),
        .PATTERNBDETECT(NLW_p__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({p_n_110,p_n_111,p_n_112,p_n_113,p_n_114,p_n_115,p_n_116,p_n_117,p_n_118,p_n_119,p_n_120,p_n_121,p_n_122,p_n_123,p_n_124,p_n_125,p_n_126,p_n_127,p_n_128,p_n_129,p_n_130,p_n_131,p_n_132,p_n_133,p_n_134,p_n_135,p_n_136,p_n_137,p_n_138,p_n_139,p_n_140,p_n_141,p_n_142,p_n_143,p_n_144,p_n_145,p_n_146,p_n_147,p_n_148,p_n_149,p_n_150,p_n_151,p_n_152,p_n_153,p_n_154,p_n_155,p_n_156,p_n_157}),
        .PCOUT(NLW_p__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p__0_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p__0_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_24
   (ap_clk_0,
    CEA2,
    CEB2,
    ap_clk,
    ap_rst_n_inv,
    DSP_ALU_INST,
    out);
  output [39:0]ap_clk_0;
  input CEA2;
  input CEB2;
  input ap_clk;
  input ap_rst_n_inv;
  input [7:0]DSP_ALU_INST;
  input [31:0]out;

  wire CEA2;
  wire CEB2;
  wire [7:0]DSP_ALU_INST;
  wire ap_clk;
  wire [39:0]ap_clk_0;
  wire ap_rst_n_inv;
  wire [31:0]out;
  wire p__0_n_62;
  wire p__0_n_63;
  wire p__0_n_64;
  wire p__0_n_65;
  wire p__0_n_66;
  wire p__0_n_67;
  wire p__0_n_68;
  wire p__0_n_69;
  wire p__0_n_70;
  wire p__0_n_71;
  wire p__0_n_72;
  wire p__0_n_73;
  wire p__0_n_74;
  wire p__0_n_75;
  wire p__0_n_76;
  wire p__0_n_77;
  wire p__0_n_78;
  wire p__0_n_79;
  wire p__0_n_80;
  wire p__0_n_81;
  wire p__0_n_82;
  wire p__0_n_83;
  wire p__0_n_84;
  wire p__0_n_85;
  wire p__0_n_86;
  wire p_n_10;
  wire p_n_11;
  wire p_n_110;
  wire p_n_111;
  wire p_n_112;
  wire p_n_113;
  wire p_n_114;
  wire p_n_115;
  wire p_n_116;
  wire p_n_117;
  wire p_n_118;
  wire p_n_119;
  wire p_n_12;
  wire p_n_120;
  wire p_n_121;
  wire p_n_122;
  wire p_n_123;
  wire p_n_124;
  wire p_n_125;
  wire p_n_126;
  wire p_n_127;
  wire p_n_128;
  wire p_n_129;
  wire p_n_13;
  wire p_n_130;
  wire p_n_131;
  wire p_n_132;
  wire p_n_133;
  wire p_n_134;
  wire p_n_135;
  wire p_n_136;
  wire p_n_137;
  wire p_n_138;
  wire p_n_139;
  wire p_n_14;
  wire p_n_140;
  wire p_n_141;
  wire p_n_142;
  wire p_n_143;
  wire p_n_144;
  wire p_n_145;
  wire p_n_146;
  wire p_n_147;
  wire p_n_148;
  wire p_n_149;
  wire p_n_15;
  wire p_n_150;
  wire p_n_151;
  wire p_n_152;
  wire p_n_153;
  wire p_n_154;
  wire p_n_155;
  wire p_n_156;
  wire p_n_157;
  wire p_n_16;
  wire p_n_17;
  wire p_n_18;
  wire p_n_19;
  wire p_n_20;
  wire p_n_21;
  wire p_n_22;
  wire p_n_23;
  wire p_n_24;
  wire p_n_25;
  wire p_n_26;
  wire p_n_27;
  wire p_n_62;
  wire p_n_63;
  wire p_n_64;
  wire p_n_65;
  wire p_n_66;
  wire p_n_67;
  wire p_n_68;
  wire p_n_69;
  wire p_n_70;
  wire p_n_71;
  wire p_n_72;
  wire p_n_73;
  wire p_n_74;
  wire p_n_75;
  wire p_n_76;
  wire p_n_77;
  wire p_n_78;
  wire p_n_79;
  wire p_n_80;
  wire p_n_81;
  wire p_n_82;
  wire p_n_83;
  wire p_n_84;
  wire p_n_85;
  wire p_n_86;
  wire p_n_87;
  wire p_n_88;
  wire p_n_89;
  wire p_n_90;
  wire p_n_91;
  wire p_n_92;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [7:0]NLW_p_XOROUT_UNCONNECTED;
  wire NLW_p__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p__0_OVERFLOW_UNCONNECTED;
  wire NLW_p__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_p__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p__0_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p__0_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,out[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DSP_ALU_INST}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT({p_n_10,p_n_11,p_n_12,p_n_13,p_n_14,p_n_15,p_n_16,p_n_17,p_n_18,p_n_19,p_n_20,p_n_21,p_n_22,p_n_23,p_n_24,p_n_25,p_n_26,p_n_27}),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEA2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({p_n_62,p_n_63,p_n_64,p_n_65,p_n_66,p_n_67,p_n_68,p_n_69,p_n_70,p_n_71,p_n_72,p_n_73,p_n_74,p_n_75,p_n_76,p_n_77,p_n_78,p_n_79,p_n_80,p_n_81,p_n_82,p_n_83,p_n_84,p_n_85,p_n_86,p_n_87,p_n_88,p_n_89,p_n_90,p_n_91,p_n_92,ap_clk_0[16:0]}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({p_n_110,p_n_111,p_n_112,p_n_113,p_n_114,p_n_115,p_n_116,p_n_117,p_n_118,p_n_119,p_n_120,p_n_121,p_n_122,p_n_123,p_n_124,p_n_125,p_n_126,p_n_127,p_n_128,p_n_129,p_n_130,p_n_131,p_n_132,p_n_133,p_n_134,p_n_135,p_n_136,p_n_137,p_n_138,p_n_139,p_n_140,p_n_141,p_n_142,p_n_143,p_n_144,p_n_145,p_n_146,p_n_147,p_n_148,p_n_149,p_n_150,p_n_151,p_n_152,p_n_153,p_n_154,p_n_155,p_n_156,p_n_157}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(ap_rst_n_inv),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("CASCADE"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,out[31:17]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({p_n_10,p_n_11,p_n_12,p_n_13,p_n_14,p_n_15,p_n_16,p_n_17,p_n_18,p_n_19,p_n_20,p_n_21,p_n_22,p_n_23,p_n_24,p_n_25,p_n_26,p_n_27}),
        .BCOUT(NLW_p__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEA2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p__0_OVERFLOW_UNCONNECTED),
        .P({p__0_n_62,p__0_n_63,p__0_n_64,p__0_n_65,p__0_n_66,p__0_n_67,p__0_n_68,p__0_n_69,p__0_n_70,p__0_n_71,p__0_n_72,p__0_n_73,p__0_n_74,p__0_n_75,p__0_n_76,p__0_n_77,p__0_n_78,p__0_n_79,p__0_n_80,p__0_n_81,p__0_n_82,p__0_n_83,p__0_n_84,p__0_n_85,p__0_n_86,ap_clk_0[39:17]}),
        .PATTERNBDETECT(NLW_p__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({p_n_110,p_n_111,p_n_112,p_n_113,p_n_114,p_n_115,p_n_116,p_n_117,p_n_118,p_n_119,p_n_120,p_n_121,p_n_122,p_n_123,p_n_124,p_n_125,p_n_126,p_n_127,p_n_128,p_n_129,p_n_130,p_n_131,p_n_132,p_n_133,p_n_134,p_n_135,p_n_136,p_n_137,p_n_138,p_n_139,p_n_140,p_n_141,p_n_142,p_n_143,p_n_144,p_n_145,p_n_146,p_n_147,p_n_148,p_n_149,p_n_150,p_n_151,p_n_152,p_n_153,p_n_154,p_n_155,p_n_156,p_n_157}),
        .PCOUT(NLW_p__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p__0_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p__0_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_25
   (p__1,
    CEA2,
    CEB2,
    ap_clk,
    ap_rst_n_inv,
    B,
    sub_ln58_fu_238_p2,
    A);
  output [39:0]p__1;
  input CEA2;
  input CEB2;
  input ap_clk;
  input ap_rst_n_inv;
  input [7:0]B;
  input [24:0]sub_ln58_fu_238_p2;
  input [6:0]A;

  wire [6:0]A;
  wire [7:0]B;
  wire CEA2;
  wire CEB2;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire p__0_n_62;
  wire p__0_n_63;
  wire p__0_n_64;
  wire p__0_n_65;
  wire p__0_n_66;
  wire p__0_n_67;
  wire p__0_n_68;
  wire p__0_n_69;
  wire p__0_n_70;
  wire p__0_n_71;
  wire p__0_n_72;
  wire p__0_n_73;
  wire p__0_n_74;
  wire p__0_n_75;
  wire p__0_n_76;
  wire p__0_n_77;
  wire p__0_n_78;
  wire p__0_n_79;
  wire p__0_n_80;
  wire p__0_n_81;
  wire p__0_n_82;
  wire p__0_n_83;
  wire p__0_n_84;
  wire p__0_n_85;
  wire p__0_n_86;
  wire [39:0]p__1;
  wire p_n_10;
  wire p_n_11;
  wire p_n_110;
  wire p_n_111;
  wire p_n_112;
  wire p_n_113;
  wire p_n_114;
  wire p_n_115;
  wire p_n_116;
  wire p_n_117;
  wire p_n_118;
  wire p_n_119;
  wire p_n_12;
  wire p_n_120;
  wire p_n_121;
  wire p_n_122;
  wire p_n_123;
  wire p_n_124;
  wire p_n_125;
  wire p_n_126;
  wire p_n_127;
  wire p_n_128;
  wire p_n_129;
  wire p_n_13;
  wire p_n_130;
  wire p_n_131;
  wire p_n_132;
  wire p_n_133;
  wire p_n_134;
  wire p_n_135;
  wire p_n_136;
  wire p_n_137;
  wire p_n_138;
  wire p_n_139;
  wire p_n_14;
  wire p_n_140;
  wire p_n_141;
  wire p_n_142;
  wire p_n_143;
  wire p_n_144;
  wire p_n_145;
  wire p_n_146;
  wire p_n_147;
  wire p_n_148;
  wire p_n_149;
  wire p_n_15;
  wire p_n_150;
  wire p_n_151;
  wire p_n_152;
  wire p_n_153;
  wire p_n_154;
  wire p_n_155;
  wire p_n_156;
  wire p_n_157;
  wire p_n_16;
  wire p_n_17;
  wire p_n_18;
  wire p_n_19;
  wire p_n_20;
  wire p_n_21;
  wire p_n_22;
  wire p_n_23;
  wire p_n_24;
  wire p_n_25;
  wire p_n_26;
  wire p_n_27;
  wire p_n_62;
  wire p_n_63;
  wire p_n_64;
  wire p_n_65;
  wire p_n_66;
  wire p_n_67;
  wire p_n_68;
  wire p_n_69;
  wire p_n_70;
  wire p_n_71;
  wire p_n_72;
  wire p_n_73;
  wire p_n_74;
  wire p_n_75;
  wire p_n_76;
  wire p_n_77;
  wire p_n_78;
  wire p_n_79;
  wire p_n_80;
  wire p_n_81;
  wire p_n_82;
  wire p_n_83;
  wire p_n_84;
  wire p_n_85;
  wire p_n_86;
  wire p_n_87;
  wire p_n_88;
  wire p_n_89;
  wire p_n_90;
  wire p_n_91;
  wire p_n_92;
  wire [24:0]sub_ln58_fu_238_p2;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [7:0]NLW_p_XOROUT_UNCONNECTED;
  wire NLW_p__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p__0_OVERFLOW_UNCONNECTED;
  wire NLW_p__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_p__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p__0_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p__0_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,sub_ln58_fu_238_p2[9:0],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT({p_n_10,p_n_11,p_n_12,p_n_13,p_n_14,p_n_15,p_n_16,p_n_17,p_n_18,p_n_19,p_n_20,p_n_21,p_n_22,p_n_23,p_n_24,p_n_25,p_n_26,p_n_27}),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEA2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({p_n_62,p_n_63,p_n_64,p_n_65,p_n_66,p_n_67,p_n_68,p_n_69,p_n_70,p_n_71,p_n_72,p_n_73,p_n_74,p_n_75,p_n_76,p_n_77,p_n_78,p_n_79,p_n_80,p_n_81,p_n_82,p_n_83,p_n_84,p_n_85,p_n_86,p_n_87,p_n_88,p_n_89,p_n_90,p_n_91,p_n_92,p__1[16:0]}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({p_n_110,p_n_111,p_n_112,p_n_113,p_n_114,p_n_115,p_n_116,p_n_117,p_n_118,p_n_119,p_n_120,p_n_121,p_n_122,p_n_123,p_n_124,p_n_125,p_n_126,p_n_127,p_n_128,p_n_129,p_n_130,p_n_131,p_n_132,p_n_133,p_n_134,p_n_135,p_n_136,p_n_137,p_n_138,p_n_139,p_n_140,p_n_141,p_n_142,p_n_143,p_n_144,p_n_145,p_n_146,p_n_147,p_n_148,p_n_149,p_n_150,p_n_151,p_n_152,p_n_153,p_n_154,p_n_155,p_n_156,p_n_157}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(ap_rst_n_inv),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("CASCADE"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,sub_ln58_fu_238_p2[24:10]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({p_n_10,p_n_11,p_n_12,p_n_13,p_n_14,p_n_15,p_n_16,p_n_17,p_n_18,p_n_19,p_n_20,p_n_21,p_n_22,p_n_23,p_n_24,p_n_25,p_n_26,p_n_27}),
        .BCOUT(NLW_p__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEA2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p__0_OVERFLOW_UNCONNECTED),
        .P({p__0_n_62,p__0_n_63,p__0_n_64,p__0_n_65,p__0_n_66,p__0_n_67,p__0_n_68,p__0_n_69,p__0_n_70,p__0_n_71,p__0_n_72,p__0_n_73,p__0_n_74,p__0_n_75,p__0_n_76,p__0_n_77,p__0_n_78,p__0_n_79,p__0_n_80,p__0_n_81,p__0_n_82,p__0_n_83,p__0_n_84,p__0_n_85,p__0_n_86,p__1[39:17]}),
        .PATTERNBDETECT(NLW_p__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({p_n_110,p_n_111,p_n_112,p_n_113,p_n_114,p_n_115,p_n_116,p_n_117,p_n_118,p_n_119,p_n_120,p_n_121,p_n_122,p_n_123,p_n_124,p_n_125,p_n_126,p_n_127,p_n_128,p_n_129,p_n_130,p_n_131,p_n_132,p_n_133,p_n_134,p_n_135,p_n_136,p_n_137,p_n_138,p_n_139,p_n_140,p_n_141,p_n_142,p_n_143,p_n_144,p_n_145,p_n_146,p_n_147,p_n_148,p_n_149,p_n_150,p_n_151,p_n_152,p_n_153,p_n_154,p_n_155,p_n_156,p_n_157}),
        .PCOUT(NLW_p__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p__0_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p__0_XOROUT_UNCONNECTED[7:0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_41ns_43ns_57_1_1
   (D,
    PCOUT,
    P,
    ap_clk_0,
    if_din,
    CEB2,
    ap_clk,
    add_ln1350_fu_468_p2,
    \q_tmp_reg[7] ,
    p_2_in,
    \q_tmp_reg[7]_0 ,
    \q_tmp_reg[7]_1 ,
    Q);
  output [16:0]D;
  output [47:0]PCOUT;
  output [0:0]P;
  output [47:0]ap_clk_0;
  output [7:0]if_din;
  input CEB2;
  input ap_clk;
  input [40:0]add_ln1350_fu_468_p2;
  input [39:0]\q_tmp_reg[7] ;
  input [0:0]p_2_in;
  input [5:0]\q_tmp_reg[7]_0 ;
  input [22:0]\q_tmp_reg[7]_1 ;
  input [16:0]Q;

  wire CEB2;
  wire [16:0]D;
  wire [0:0]P;
  wire [47:0]PCOUT;
  wire [16:0]Q;
  wire [40:0]add_ln1350_fu_468_p2;
  wire ap_clk;
  wire [47:0]ap_clk_0;
  wire [7:0]if_din;
  wire [0:0]p_2_in;
  wire [39:0]\q_tmp_reg[7] ;
  wire [5:0]\q_tmp_reg[7]_0 ;
  wire [22:0]\q_tmp_reg[7]_1 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_41ns_43ns_57_1_1_Multiplier_1_20 overlaystream_mul_41ns_43ns_57_1_1_Multiplier_1_U
       (.CEB2(CEB2),
        .D(D),
        .P(P),
        .PCOUT(PCOUT),
        .Q(Q),
        .add_ln1350_fu_468_p2(add_ln1350_fu_468_p2),
        .ap_clk(ap_clk),
        .ap_clk_0(ap_clk_0),
        .if_din(if_din),
        .p_2_in(p_2_in),
        .\q_tmp_reg[7] (\q_tmp_reg[7] ),
        .\q_tmp_reg[7]_0 (\q_tmp_reg[7]_0 ),
        .\q_tmp_reg[7]_1 (\q_tmp_reg[7]_1 ));
endmodule

(* ORIG_REF_NAME = "overlaystream_mul_41ns_43ns_57_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_41ns_43ns_57_1_1_17
   (D,
    PCOUT,
    P,
    ap_clk_0,
    if_din,
    CEB2,
    ap_clk,
    add_ln1350_1_fu_500_p2,
    \q_tmp_reg[15] ,
    p_2_in,
    \q_tmp_reg[15]_0 ,
    \q_tmp_reg[15]_1 ,
    Q);
  output [16:0]D;
  output [47:0]PCOUT;
  output [0:0]P;
  output [47:0]ap_clk_0;
  output [7:0]if_din;
  input CEB2;
  input ap_clk;
  input [40:0]add_ln1350_1_fu_500_p2;
  input [39:0]\q_tmp_reg[15] ;
  input [0:0]p_2_in;
  input [5:0]\q_tmp_reg[15]_0 ;
  input [22:0]\q_tmp_reg[15]_1 ;
  input [16:0]Q;

  wire CEB2;
  wire [16:0]D;
  wire [0:0]P;
  wire [47:0]PCOUT;
  wire [16:0]Q;
  wire [40:0]add_ln1350_1_fu_500_p2;
  wire ap_clk;
  wire [47:0]ap_clk_0;
  wire [7:0]if_din;
  wire [0:0]p_2_in;
  wire [39:0]\q_tmp_reg[15] ;
  wire [5:0]\q_tmp_reg[15]_0 ;
  wire [22:0]\q_tmp_reg[15]_1 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_41ns_43ns_57_1_1_Multiplier_1_19 overlaystream_mul_41ns_43ns_57_1_1_Multiplier_1_U
       (.CEB2(CEB2),
        .D(D),
        .P(P),
        .PCOUT(PCOUT),
        .Q(Q),
        .add_ln1350_1_fu_500_p2(add_ln1350_1_fu_500_p2),
        .ap_clk(ap_clk),
        .ap_clk_0(ap_clk_0),
        .if_din(if_din),
        .p_2_in(p_2_in),
        .\q_tmp_reg[15] (\q_tmp_reg[15] ),
        .\q_tmp_reg[15]_0 (\q_tmp_reg[15]_0 ),
        .\q_tmp_reg[15]_1 (\q_tmp_reg[15]_1 ));
endmodule

(* ORIG_REF_NAME = "overlaystream_mul_41ns_43ns_57_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_41ns_43ns_57_1_1_18
   (D,
    PCOUT,
    CEB2,
    P,
    ap_clk_0,
    \icmp_ln45_reg_686_pp0_iter2_reg_reg[0] ,
    if_din,
    ap_clk,
    add_ln1350_2_fu_532_p2,
    icmp_ln45_reg_686_pp0_iter2_reg,
    dout_valid_reg,
    img_out_data_full_n,
    and_ln53_1_reg_700,
    img_coverlay_data_empty_n,
    icmp_ln45_reg_686,
    \icmp_ln45_reg_686[0]_i_3 ,
    img_in_data_empty_n,
    Q,
    \q_tmp_reg[23] ,
    p_2_in,
    \q_tmp_reg[23]_0 ,
    \q_tmp_reg[23]_1 ,
    mem_reg_bram_0_i_83);
  output [16:0]D;
  output [47:0]PCOUT;
  output CEB2;
  output [0:0]P;
  output [47:0]ap_clk_0;
  output \icmp_ln45_reg_686_pp0_iter2_reg_reg[0] ;
  output [7:0]if_din;
  input ap_clk;
  input [40:0]add_ln1350_2_fu_532_p2;
  input icmp_ln45_reg_686_pp0_iter2_reg;
  input dout_valid_reg;
  input img_out_data_full_n;
  input and_ln53_1_reg_700;
  input img_coverlay_data_empty_n;
  input icmp_ln45_reg_686;
  input \icmp_ln45_reg_686[0]_i_3 ;
  input img_in_data_empty_n;
  input [0:0]Q;
  input [39:0]\q_tmp_reg[23] ;
  input [0:0]p_2_in;
  input [5:0]\q_tmp_reg[23]_0 ;
  input [22:0]\q_tmp_reg[23]_1 ;
  input [16:0]mem_reg_bram_0_i_83;

  wire CEB2;
  wire [16:0]D;
  wire [0:0]P;
  wire [47:0]PCOUT;
  wire [0:0]Q;
  wire [40:0]add_ln1350_2_fu_532_p2;
  wire and_ln53_1_reg_700;
  wire ap_clk;
  wire [47:0]ap_clk_0;
  wire dout_valid_reg;
  wire icmp_ln45_reg_686;
  wire \icmp_ln45_reg_686[0]_i_3 ;
  wire icmp_ln45_reg_686_pp0_iter2_reg;
  wire \icmp_ln45_reg_686_pp0_iter2_reg_reg[0] ;
  wire [7:0]if_din;
  wire img_coverlay_data_empty_n;
  wire img_in_data_empty_n;
  wire img_out_data_full_n;
  wire [16:0]mem_reg_bram_0_i_83;
  wire [0:0]p_2_in;
  wire [39:0]\q_tmp_reg[23] ;
  wire [5:0]\q_tmp_reg[23]_0 ;
  wire [22:0]\q_tmp_reg[23]_1 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_41ns_43ns_57_1_1_Multiplier_1 overlaystream_mul_41ns_43ns_57_1_1_Multiplier_1_U
       (.CEB2(CEB2),
        .D(D),
        .P(P),
        .PCOUT(PCOUT),
        .Q(Q),
        .add_ln1350_2_fu_532_p2(add_ln1350_2_fu_532_p2),
        .and_ln53_1_reg_700(and_ln53_1_reg_700),
        .ap_clk(ap_clk),
        .ap_clk_0(ap_clk_0),
        .dout_valid_reg(dout_valid_reg),
        .icmp_ln45_reg_686(icmp_ln45_reg_686),
        .\icmp_ln45_reg_686[0]_i_3_0 (\icmp_ln45_reg_686[0]_i_3 ),
        .icmp_ln45_reg_686_pp0_iter2_reg(icmp_ln45_reg_686_pp0_iter2_reg),
        .\icmp_ln45_reg_686_pp0_iter2_reg_reg[0] (\icmp_ln45_reg_686_pp0_iter2_reg_reg[0] ),
        .if_din(if_din),
        .img_coverlay_data_empty_n(img_coverlay_data_empty_n),
        .img_in_data_empty_n(img_in_data_empty_n),
        .img_out_data_full_n(img_out_data_full_n),
        .mem_reg_bram_0_i_83_0(mem_reg_bram_0_i_83),
        .p_2_in(p_2_in),
        .\q_tmp_reg[23] (\q_tmp_reg[23] ),
        .\q_tmp_reg[23]_0 (\q_tmp_reg[23]_0 ),
        .\q_tmp_reg[23]_1 (\q_tmp_reg[23]_1 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_41ns_43ns_57_1_1_Multiplier_1
   (D,
    PCOUT,
    CEB2,
    P,
    ap_clk_0,
    \icmp_ln45_reg_686_pp0_iter2_reg_reg[0] ,
    if_din,
    ap_clk,
    add_ln1350_2_fu_532_p2,
    icmp_ln45_reg_686_pp0_iter2_reg,
    dout_valid_reg,
    img_out_data_full_n,
    and_ln53_1_reg_700,
    img_coverlay_data_empty_n,
    icmp_ln45_reg_686,
    \icmp_ln45_reg_686[0]_i_3_0 ,
    img_in_data_empty_n,
    Q,
    \q_tmp_reg[23] ,
    p_2_in,
    \q_tmp_reg[23]_0 ,
    \q_tmp_reg[23]_1 ,
    mem_reg_bram_0_i_83_0);
  output [16:0]D;
  output [47:0]PCOUT;
  output CEB2;
  output [0:0]P;
  output [47:0]ap_clk_0;
  output \icmp_ln45_reg_686_pp0_iter2_reg_reg[0] ;
  output [7:0]if_din;
  input ap_clk;
  input [40:0]add_ln1350_2_fu_532_p2;
  input icmp_ln45_reg_686_pp0_iter2_reg;
  input dout_valid_reg;
  input img_out_data_full_n;
  input and_ln53_1_reg_700;
  input img_coverlay_data_empty_n;
  input icmp_ln45_reg_686;
  input \icmp_ln45_reg_686[0]_i_3_0 ;
  input img_in_data_empty_n;
  input [0:0]Q;
  input [39:0]\q_tmp_reg[23] ;
  input [0:0]p_2_in;
  input [5:0]\q_tmp_reg[23]_0 ;
  input [22:0]\q_tmp_reg[23]_1 ;
  input [16:0]mem_reg_bram_0_i_83_0;

  wire CEB2;
  wire [16:0]D;
  wire [0:0]P;
  wire [47:0]PCOUT;
  wire [0:0]Q;
  wire [40:0]add_ln1350_2_fu_532_p2;
  wire and_ln53_1_reg_700;
  wire ap_clk;
  wire [47:0]ap_clk_0;
  wire dout_valid_reg;
  wire icmp_ln45_reg_686;
  wire \icmp_ln45_reg_686[0]_i_3_0 ;
  wire \icmp_ln45_reg_686[0]_i_7_n_4 ;
  wire icmp_ln45_reg_686_pp0_iter2_reg;
  wire \icmp_ln45_reg_686_pp0_iter2_reg_reg[0] ;
  wire [7:0]if_din;
  wire img_coverlay_data_empty_n;
  wire img_in_data_empty_n;
  wire img_out_data_full_n;
  wire mem_reg_bram_0_i_110_n_10;
  wire mem_reg_bram_0_i_110_n_11;
  wire mem_reg_bram_0_i_110_n_4;
  wire mem_reg_bram_0_i_110_n_5;
  wire mem_reg_bram_0_i_110_n_6;
  wire mem_reg_bram_0_i_110_n_7;
  wire mem_reg_bram_0_i_110_n_8;
  wire mem_reg_bram_0_i_110_n_9;
  wire mem_reg_bram_0_i_111_n_4;
  wire mem_reg_bram_0_i_112_n_4;
  wire mem_reg_bram_0_i_113_n_4;
  wire mem_reg_bram_0_i_114_n_4;
  wire mem_reg_bram_0_i_115_n_4;
  wire mem_reg_bram_0_i_116_n_4;
  wire mem_reg_bram_0_i_117_n_4;
  wire mem_reg_bram_0_i_118_n_4;
  wire mem_reg_bram_0_i_137_n_10;
  wire mem_reg_bram_0_i_137_n_11;
  wire mem_reg_bram_0_i_137_n_4;
  wire mem_reg_bram_0_i_137_n_5;
  wire mem_reg_bram_0_i_137_n_6;
  wire mem_reg_bram_0_i_137_n_7;
  wire mem_reg_bram_0_i_137_n_8;
  wire mem_reg_bram_0_i_137_n_9;
  wire mem_reg_bram_0_i_138_n_4;
  wire mem_reg_bram_0_i_139_n_4;
  wire mem_reg_bram_0_i_140_n_4;
  wire mem_reg_bram_0_i_141_n_4;
  wire mem_reg_bram_0_i_142_n_4;
  wire mem_reg_bram_0_i_143_n_4;
  wire mem_reg_bram_0_i_144_n_4;
  wire mem_reg_bram_0_i_145_n_4;
  wire mem_reg_bram_0_i_160_n_4;
  wire mem_reg_bram_0_i_161_n_4;
  wire mem_reg_bram_0_i_162_n_4;
  wire mem_reg_bram_0_i_163_n_4;
  wire mem_reg_bram_0_i_164_n_4;
  wire mem_reg_bram_0_i_165_n_4;
  wire mem_reg_bram_0_i_166_n_4;
  wire mem_reg_bram_0_i_16_n_10;
  wire mem_reg_bram_0_i_16_n_11;
  wire mem_reg_bram_0_i_16_n_4;
  wire mem_reg_bram_0_i_16_n_5;
  wire mem_reg_bram_0_i_16_n_6;
  wire mem_reg_bram_0_i_16_n_7;
  wire mem_reg_bram_0_i_16_n_8;
  wire mem_reg_bram_0_i_16_n_9;
  wire mem_reg_bram_0_i_50_n_10;
  wire mem_reg_bram_0_i_50_n_11;
  wire mem_reg_bram_0_i_50_n_4;
  wire mem_reg_bram_0_i_50_n_5;
  wire mem_reg_bram_0_i_50_n_6;
  wire mem_reg_bram_0_i_50_n_7;
  wire mem_reg_bram_0_i_50_n_8;
  wire mem_reg_bram_0_i_50_n_9;
  wire mem_reg_bram_0_i_51_n_4;
  wire mem_reg_bram_0_i_52_n_4;
  wire mem_reg_bram_0_i_53_n_4;
  wire mem_reg_bram_0_i_54_n_4;
  wire mem_reg_bram_0_i_55_n_4;
  wire mem_reg_bram_0_i_56_n_4;
  wire mem_reg_bram_0_i_57_n_4;
  wire mem_reg_bram_0_i_58_n_4;
  wire mem_reg_bram_0_i_59_n_4;
  wire mem_reg_bram_0_i_60_n_4;
  wire mem_reg_bram_0_i_61_n_4;
  wire mem_reg_bram_0_i_62_n_4;
  wire [16:0]mem_reg_bram_0_i_83_0;
  wire mem_reg_bram_0_i_83_n_10;
  wire mem_reg_bram_0_i_83_n_11;
  wire mem_reg_bram_0_i_83_n_4;
  wire mem_reg_bram_0_i_83_n_5;
  wire mem_reg_bram_0_i_83_n_6;
  wire mem_reg_bram_0_i_83_n_7;
  wire mem_reg_bram_0_i_83_n_8;
  wire mem_reg_bram_0_i_83_n_9;
  wire mem_reg_bram_0_i_84_n_4;
  wire mem_reg_bram_0_i_85_n_4;
  wire mem_reg_bram_0_i_86_n_4;
  wire mem_reg_bram_0_i_87_n_4;
  wire mem_reg_bram_0_i_88_n_4;
  wire mem_reg_bram_0_i_89_n_4;
  wire mem_reg_bram_0_i_90_n_4;
  wire mem_reg_bram_0_i_91_n_4;
  wire mem_reg_bram_1_i_2_n_4;
  wire [0:0]p_2_in;
  wire p__0_n_100;
  wire p__0_n_101;
  wire p__0_n_102;
  wire p__0_n_103;
  wire p__0_n_104;
  wire p__0_n_105;
  wire p__0_n_106;
  wire p__0_n_107;
  wire p__0_n_108;
  wire p__0_n_109;
  wire p__0_n_62;
  wire p__0_n_63;
  wire p__0_n_64;
  wire p__0_n_65;
  wire p__0_n_66;
  wire p__0_n_67;
  wire p__0_n_68;
  wire p__0_n_69;
  wire p__0_n_70;
  wire p__0_n_71;
  wire p__0_n_72;
  wire p__0_n_73;
  wire p__0_n_74;
  wire p__0_n_75;
  wire p__0_n_76;
  wire p__0_n_77;
  wire p__0_n_78;
  wire p__0_n_79;
  wire p__0_n_80;
  wire p__0_n_81;
  wire p__0_n_82;
  wire p__0_n_83;
  wire p__0_n_84;
  wire p__0_n_85;
  wire p__0_n_86;
  wire p__0_n_87;
  wire p__0_n_88;
  wire p__0_n_89;
  wire p__0_n_90;
  wire p__0_n_91;
  wire p__0_n_92;
  wire p__0_n_94;
  wire p__0_n_95;
  wire p__0_n_96;
  wire p__0_n_97;
  wire p__0_n_98;
  wire p__0_n_99;
  wire p_n_62;
  wire p_n_63;
  wire p_n_64;
  wire p_n_65;
  wire p_n_66;
  wire p_n_67;
  wire p_n_68;
  wire p_n_69;
  wire p_n_70;
  wire p_n_71;
  wire p_n_72;
  wire p_n_73;
  wire p_n_74;
  wire p_n_75;
  wire p_n_76;
  wire p_n_77;
  wire p_n_78;
  wire p_n_79;
  wire p_n_80;
  wire p_n_81;
  wire p_n_82;
  wire p_n_83;
  wire p_n_84;
  wire p_n_85;
  wire p_n_86;
  wire p_n_87;
  wire p_n_88;
  wire p_n_89;
  wire p_n_90;
  wire p_n_91;
  wire p_n_92;
  wire [39:0]\q_tmp_reg[23] ;
  wire [5:0]\q_tmp_reg[23]_0 ;
  wire [22:0]\q_tmp_reg[23]_1 ;
  wire [7:0]NLW_mem_reg_bram_0_i_110_O_UNCONNECTED;
  wire [7:0]NLW_mem_reg_bram_0_i_137_O_UNCONNECTED;
  wire [0:0]NLW_mem_reg_bram_0_i_16_O_UNCONNECTED;
  wire [7:0]NLW_mem_reg_bram_0_i_50_O_UNCONNECTED;
  wire [7:0]NLW_mem_reg_bram_0_i_83_O_UNCONNECTED;
  wire [7:0]NLW_mem_reg_bram_1_i_1_CO_UNCONNECTED;
  wire [7:1]NLW_mem_reg_bram_1_i_1_O_UNCONNECTED;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [7:0]NLW_p_XOROUT_UNCONNECTED;
  wire NLW_p__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p__0_OVERFLOW_UNCONNECTED;
  wire NLW_p__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_p__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p__0_CARRYOUT_UNCONNECTED;
  wire [7:0]NLW_p__0_XOROUT_UNCONNECTED;

  LUT4 #(
    .INIT(16'hFF04)) 
    \icmp_ln45_reg_686[0]_i_3 
       (.I0(icmp_ln45_reg_686_pp0_iter2_reg),
        .I1(dout_valid_reg),
        .I2(img_out_data_full_n),
        .I3(\icmp_ln45_reg_686[0]_i_7_n_4 ),
        .O(\icmp_ln45_reg_686_pp0_iter2_reg_reg[0] ));
  LUT5 #(
    .INIT(32'h22002F00)) 
    \icmp_ln45_reg_686[0]_i_7 
       (.I0(and_ln53_1_reg_700),
        .I1(img_coverlay_data_empty_n),
        .I2(icmp_ln45_reg_686),
        .I3(\icmp_ln45_reg_686[0]_i_3_0 ),
        .I4(img_in_data_empty_n),
        .O(\icmp_ln45_reg_686[0]_i_7_n_4 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 mem_reg_bram_0_i_110
       (.CI(mem_reg_bram_0_i_137_n_4),
        .CI_TOP(1'b0),
        .CO({mem_reg_bram_0_i_110_n_4,mem_reg_bram_0_i_110_n_5,mem_reg_bram_0_i_110_n_6,mem_reg_bram_0_i_110_n_7,mem_reg_bram_0_i_110_n_8,mem_reg_bram_0_i_110_n_9,mem_reg_bram_0_i_110_n_10,mem_reg_bram_0_i_110_n_11}),
        .DI(\q_tmp_reg[23] [14:7]),
        .O(NLW_mem_reg_bram_0_i_110_O_UNCONNECTED[7:0]),
        .S({mem_reg_bram_0_i_138_n_4,mem_reg_bram_0_i_139_n_4,mem_reg_bram_0_i_140_n_4,mem_reg_bram_0_i_141_n_4,mem_reg_bram_0_i_142_n_4,mem_reg_bram_0_i_143_n_4,mem_reg_bram_0_i_144_n_4,mem_reg_bram_0_i_145_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_bram_0_i_111
       (.I0(\q_tmp_reg[23] [22]),
        .I1(\q_tmp_reg[23]_1 [5]),
        .O(mem_reg_bram_0_i_111_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_bram_0_i_112
       (.I0(\q_tmp_reg[23] [21]),
        .I1(\q_tmp_reg[23]_1 [4]),
        .O(mem_reg_bram_0_i_112_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_bram_0_i_113
       (.I0(\q_tmp_reg[23] [20]),
        .I1(\q_tmp_reg[23]_1 [3]),
        .O(mem_reg_bram_0_i_113_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_bram_0_i_114
       (.I0(\q_tmp_reg[23] [19]),
        .I1(\q_tmp_reg[23]_1 [2]),
        .O(mem_reg_bram_0_i_114_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_bram_0_i_115
       (.I0(\q_tmp_reg[23] [18]),
        .I1(\q_tmp_reg[23]_1 [1]),
        .O(mem_reg_bram_0_i_115_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_bram_0_i_116
       (.I0(\q_tmp_reg[23] [17]),
        .I1(\q_tmp_reg[23]_1 [0]),
        .O(mem_reg_bram_0_i_116_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_bram_0_i_117
       (.I0(\q_tmp_reg[23] [16]),
        .I1(mem_reg_bram_0_i_83_0[16]),
        .O(mem_reg_bram_0_i_117_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_bram_0_i_118
       (.I0(\q_tmp_reg[23] [15]),
        .I1(mem_reg_bram_0_i_83_0[15]),
        .O(mem_reg_bram_0_i_118_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 mem_reg_bram_0_i_137
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({mem_reg_bram_0_i_137_n_4,mem_reg_bram_0_i_137_n_5,mem_reg_bram_0_i_137_n_6,mem_reg_bram_0_i_137_n_7,mem_reg_bram_0_i_137_n_8,mem_reg_bram_0_i_137_n_9,mem_reg_bram_0_i_137_n_10,mem_reg_bram_0_i_137_n_11}),
        .DI({\q_tmp_reg[23] [6:0],1'b0}),
        .O(NLW_mem_reg_bram_0_i_137_O_UNCONNECTED[7:0]),
        .S({mem_reg_bram_0_i_160_n_4,mem_reg_bram_0_i_161_n_4,mem_reg_bram_0_i_162_n_4,mem_reg_bram_0_i_163_n_4,mem_reg_bram_0_i_164_n_4,mem_reg_bram_0_i_165_n_4,mem_reg_bram_0_i_166_n_4,p_2_in}));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_bram_0_i_138
       (.I0(\q_tmp_reg[23] [14]),
        .I1(mem_reg_bram_0_i_83_0[14]),
        .O(mem_reg_bram_0_i_138_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_bram_0_i_139
       (.I0(\q_tmp_reg[23] [13]),
        .I1(mem_reg_bram_0_i_83_0[13]),
        .O(mem_reg_bram_0_i_139_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_bram_0_i_140
       (.I0(\q_tmp_reg[23] [12]),
        .I1(mem_reg_bram_0_i_83_0[12]),
        .O(mem_reg_bram_0_i_140_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_bram_0_i_141
       (.I0(\q_tmp_reg[23] [11]),
        .I1(mem_reg_bram_0_i_83_0[11]),
        .O(mem_reg_bram_0_i_141_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_bram_0_i_142
       (.I0(\q_tmp_reg[23] [10]),
        .I1(mem_reg_bram_0_i_83_0[10]),
        .O(mem_reg_bram_0_i_142_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_bram_0_i_143
       (.I0(\q_tmp_reg[23] [9]),
        .I1(mem_reg_bram_0_i_83_0[9]),
        .O(mem_reg_bram_0_i_143_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_bram_0_i_144
       (.I0(\q_tmp_reg[23] [8]),
        .I1(mem_reg_bram_0_i_83_0[8]),
        .O(mem_reg_bram_0_i_144_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_bram_0_i_145
       (.I0(\q_tmp_reg[23] [7]),
        .I1(mem_reg_bram_0_i_83_0[7]),
        .O(mem_reg_bram_0_i_145_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 mem_reg_bram_0_i_16
       (.CI(mem_reg_bram_0_i_50_n_4),
        .CI_TOP(1'b0),
        .CO({mem_reg_bram_0_i_16_n_4,mem_reg_bram_0_i_16_n_5,mem_reg_bram_0_i_16_n_6,mem_reg_bram_0_i_16_n_7,mem_reg_bram_0_i_16_n_8,mem_reg_bram_0_i_16_n_9,mem_reg_bram_0_i_16_n_10,mem_reg_bram_0_i_16_n_11}),
        .DI({mem_reg_bram_0_i_51_n_4,mem_reg_bram_0_i_52_n_4,mem_reg_bram_0_i_53_n_4,mem_reg_bram_0_i_54_n_4,\q_tmp_reg[23] [34:31]}),
        .O({if_din[6:0],NLW_mem_reg_bram_0_i_16_O_UNCONNECTED[0]}),
        .S({mem_reg_bram_0_i_55_n_4,mem_reg_bram_0_i_56_n_4,mem_reg_bram_0_i_57_n_4,mem_reg_bram_0_i_58_n_4,mem_reg_bram_0_i_59_n_4,mem_reg_bram_0_i_60_n_4,mem_reg_bram_0_i_61_n_4,mem_reg_bram_0_i_62_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_bram_0_i_160
       (.I0(\q_tmp_reg[23] [6]),
        .I1(mem_reg_bram_0_i_83_0[6]),
        .O(mem_reg_bram_0_i_160_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_bram_0_i_161
       (.I0(\q_tmp_reg[23] [5]),
        .I1(mem_reg_bram_0_i_83_0[5]),
        .O(mem_reg_bram_0_i_161_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_bram_0_i_162
       (.I0(\q_tmp_reg[23] [4]),
        .I1(mem_reg_bram_0_i_83_0[4]),
        .O(mem_reg_bram_0_i_162_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_bram_0_i_163
       (.I0(\q_tmp_reg[23] [3]),
        .I1(mem_reg_bram_0_i_83_0[3]),
        .O(mem_reg_bram_0_i_163_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_bram_0_i_164
       (.I0(\q_tmp_reg[23] [2]),
        .I1(mem_reg_bram_0_i_83_0[2]),
        .O(mem_reg_bram_0_i_164_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_bram_0_i_165
       (.I0(\q_tmp_reg[23] [1]),
        .I1(mem_reg_bram_0_i_83_0[1]),
        .O(mem_reg_bram_0_i_165_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_bram_0_i_166
       (.I0(\q_tmp_reg[23] [0]),
        .I1(mem_reg_bram_0_i_83_0[0]),
        .O(mem_reg_bram_0_i_166_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 mem_reg_bram_0_i_50
       (.CI(mem_reg_bram_0_i_83_n_4),
        .CI_TOP(1'b0),
        .CO({mem_reg_bram_0_i_50_n_4,mem_reg_bram_0_i_50_n_5,mem_reg_bram_0_i_50_n_6,mem_reg_bram_0_i_50_n_7,mem_reg_bram_0_i_50_n_8,mem_reg_bram_0_i_50_n_9,mem_reg_bram_0_i_50_n_10,mem_reg_bram_0_i_50_n_11}),
        .DI(\q_tmp_reg[23] [30:23]),
        .O(NLW_mem_reg_bram_0_i_50_O_UNCONNECTED[7:0]),
        .S({mem_reg_bram_0_i_84_n_4,mem_reg_bram_0_i_85_n_4,mem_reg_bram_0_i_86_n_4,mem_reg_bram_0_i_87_n_4,mem_reg_bram_0_i_88_n_4,mem_reg_bram_0_i_89_n_4,mem_reg_bram_0_i_90_n_4,mem_reg_bram_0_i_91_n_4}));
  (* HLUTNM = "lutpair8" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    mem_reg_bram_0_i_51
       (.I0(\q_tmp_reg[23]_0 [3]),
        .I1(\q_tmp_reg[23]_1 [20]),
        .I2(\q_tmp_reg[23] [37]),
        .O(mem_reg_bram_0_i_51_n_4));
  (* HLUTNM = "lutpair7" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    mem_reg_bram_0_i_52
       (.I0(\q_tmp_reg[23]_0 [2]),
        .I1(\q_tmp_reg[23]_1 [19]),
        .I2(\q_tmp_reg[23] [36]),
        .O(mem_reg_bram_0_i_52_n_4));
  (* HLUTNM = "lutpair6" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    mem_reg_bram_0_i_53
       (.I0(\q_tmp_reg[23]_0 [1]),
        .I1(\q_tmp_reg[23]_1 [18]),
        .I2(\q_tmp_reg[23] [35]),
        .O(mem_reg_bram_0_i_53_n_4));
  LUT3 #(
    .INIT(8'h96)) 
    mem_reg_bram_0_i_54
       (.I0(\q_tmp_reg[23] [35]),
        .I1(\q_tmp_reg[23]_0 [1]),
        .I2(\q_tmp_reg[23]_1 [18]),
        .O(mem_reg_bram_0_i_54_n_4));
  LUT4 #(
    .INIT(16'h6996)) 
    mem_reg_bram_0_i_55
       (.I0(mem_reg_bram_0_i_51_n_4),
        .I1(\q_tmp_reg[23]_1 [21]),
        .I2(\q_tmp_reg[23]_0 [4]),
        .I3(\q_tmp_reg[23] [38]),
        .O(mem_reg_bram_0_i_55_n_4));
  (* HLUTNM = "lutpair8" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    mem_reg_bram_0_i_56
       (.I0(\q_tmp_reg[23]_0 [3]),
        .I1(\q_tmp_reg[23]_1 [20]),
        .I2(\q_tmp_reg[23] [37]),
        .I3(mem_reg_bram_0_i_52_n_4),
        .O(mem_reg_bram_0_i_56_n_4));
  (* HLUTNM = "lutpair7" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    mem_reg_bram_0_i_57
       (.I0(\q_tmp_reg[23]_0 [2]),
        .I1(\q_tmp_reg[23]_1 [19]),
        .I2(\q_tmp_reg[23] [36]),
        .I3(mem_reg_bram_0_i_53_n_4),
        .O(mem_reg_bram_0_i_57_n_4));
  (* HLUTNM = "lutpair6" *) 
  LUT5 #(
    .INIT(32'h69969696)) 
    mem_reg_bram_0_i_58
       (.I0(\q_tmp_reg[23]_0 [1]),
        .I1(\q_tmp_reg[23]_1 [18]),
        .I2(\q_tmp_reg[23] [35]),
        .I3(\q_tmp_reg[23]_1 [17]),
        .I4(\q_tmp_reg[23]_0 [0]),
        .O(mem_reg_bram_0_i_58_n_4));
  LUT3 #(
    .INIT(8'h96)) 
    mem_reg_bram_0_i_59
       (.I0(\q_tmp_reg[23]_0 [0]),
        .I1(\q_tmp_reg[23]_1 [17]),
        .I2(\q_tmp_reg[23] [34]),
        .O(mem_reg_bram_0_i_59_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_bram_0_i_60
       (.I0(\q_tmp_reg[23] [33]),
        .I1(\q_tmp_reg[23]_1 [16]),
        .O(mem_reg_bram_0_i_60_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_bram_0_i_61
       (.I0(\q_tmp_reg[23] [32]),
        .I1(\q_tmp_reg[23]_1 [15]),
        .O(mem_reg_bram_0_i_61_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_bram_0_i_62
       (.I0(\q_tmp_reg[23] [31]),
        .I1(\q_tmp_reg[23]_1 [14]),
        .O(mem_reg_bram_0_i_62_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 mem_reg_bram_0_i_83
       (.CI(mem_reg_bram_0_i_110_n_4),
        .CI_TOP(1'b0),
        .CO({mem_reg_bram_0_i_83_n_4,mem_reg_bram_0_i_83_n_5,mem_reg_bram_0_i_83_n_6,mem_reg_bram_0_i_83_n_7,mem_reg_bram_0_i_83_n_8,mem_reg_bram_0_i_83_n_9,mem_reg_bram_0_i_83_n_10,mem_reg_bram_0_i_83_n_11}),
        .DI(\q_tmp_reg[23] [22:15]),
        .O(NLW_mem_reg_bram_0_i_83_O_UNCONNECTED[7:0]),
        .S({mem_reg_bram_0_i_111_n_4,mem_reg_bram_0_i_112_n_4,mem_reg_bram_0_i_113_n_4,mem_reg_bram_0_i_114_n_4,mem_reg_bram_0_i_115_n_4,mem_reg_bram_0_i_116_n_4,mem_reg_bram_0_i_117_n_4,mem_reg_bram_0_i_118_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_bram_0_i_84
       (.I0(\q_tmp_reg[23] [30]),
        .I1(\q_tmp_reg[23]_1 [13]),
        .O(mem_reg_bram_0_i_84_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_bram_0_i_85
       (.I0(\q_tmp_reg[23] [29]),
        .I1(\q_tmp_reg[23]_1 [12]),
        .O(mem_reg_bram_0_i_85_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_bram_0_i_86
       (.I0(\q_tmp_reg[23] [28]),
        .I1(\q_tmp_reg[23]_1 [11]),
        .O(mem_reg_bram_0_i_86_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_bram_0_i_87
       (.I0(\q_tmp_reg[23] [27]),
        .I1(\q_tmp_reg[23]_1 [10]),
        .O(mem_reg_bram_0_i_87_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_bram_0_i_88
       (.I0(\q_tmp_reg[23] [26]),
        .I1(\q_tmp_reg[23]_1 [9]),
        .O(mem_reg_bram_0_i_88_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_bram_0_i_89
       (.I0(\q_tmp_reg[23] [25]),
        .I1(\q_tmp_reg[23]_1 [8]),
        .O(mem_reg_bram_0_i_89_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_bram_0_i_90
       (.I0(\q_tmp_reg[23] [24]),
        .I1(\q_tmp_reg[23]_1 [7]),
        .O(mem_reg_bram_0_i_90_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_bram_0_i_91
       (.I0(\q_tmp_reg[23] [23]),
        .I1(\q_tmp_reg[23]_1 [6]),
        .O(mem_reg_bram_0_i_91_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 mem_reg_bram_1_i_1
       (.CI(mem_reg_bram_0_i_16_n_4),
        .CI_TOP(1'b0),
        .CO(NLW_mem_reg_bram_1_i_1_CO_UNCONNECTED[7:0]),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_mem_reg_bram_1_i_1_O_UNCONNECTED[7:1],if_din[7]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,mem_reg_bram_1_i_2_n_4}));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    mem_reg_bram_1_i_2
       (.I0(\q_tmp_reg[23] [38]),
        .I1(\q_tmp_reg[23]_1 [21]),
        .I2(\q_tmp_reg[23]_0 [4]),
        .I3(\q_tmp_reg[23]_1 [22]),
        .I4(\q_tmp_reg[23]_0 [5]),
        .I5(\q_tmp_reg[23] [39]),
        .O(mem_reg_bram_1_i_2_n_4));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 25x18 5}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,add_ln1350_2_fu_532_p2[40:17]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEB2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({p_n_62,p_n_63,p_n_64,p_n_65,p_n_66,p_n_67,p_n_68,p_n_69,p_n_70,p_n_71,p_n_72,p_n_73,p_n_74,p_n_75,p_n_76,p_n_77,p_n_78,p_n_79,p_n_80,p_n_81,p_n_82,p_n_83,p_n_84,p_n_85,p_n_86,p_n_87,p_n_88,p_n_89,p_n_90,p_n_91,p_n_92,D}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(PCOUT),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 5}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,add_ln1350_2_fu_532_p2[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEB2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p__0_OVERFLOW_UNCONNECTED),
        .P({p__0_n_62,p__0_n_63,p__0_n_64,p__0_n_65,p__0_n_66,p__0_n_67,p__0_n_68,p__0_n_69,p__0_n_70,p__0_n_71,p__0_n_72,p__0_n_73,p__0_n_74,p__0_n_75,p__0_n_76,p__0_n_77,p__0_n_78,p__0_n_79,p__0_n_80,p__0_n_81,p__0_n_82,p__0_n_83,p__0_n_84,p__0_n_85,p__0_n_86,p__0_n_87,p__0_n_88,p__0_n_89,p__0_n_90,p__0_n_91,p__0_n_92,P,p__0_n_94,p__0_n_95,p__0_n_96,p__0_n_97,p__0_n_98,p__0_n_99,p__0_n_100,p__0_n_101,p__0_n_102,p__0_n_103,p__0_n_104,p__0_n_105,p__0_n_106,p__0_n_107,p__0_n_108,p__0_n_109}),
        .PATTERNBDETECT(NLW_p__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(ap_clk_0),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p__0_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p__0_XOROUT_UNCONNECTED[7:0]));
  LUT3 #(
    .INIT(8'h40)) 
    pixelMix_value_V_0_1_fu_88_reg_i_1
       (.I0(\icmp_ln45_reg_686_pp0_iter2_reg_reg[0] ),
        .I1(Q),
        .I2(and_ln53_1_reg_700),
        .O(CEB2));
endmodule

(* ORIG_REF_NAME = "overlaystream_mul_41ns_43ns_57_1_1_Multiplier_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_41ns_43ns_57_1_1_Multiplier_1_19
   (D,
    PCOUT,
    P,
    ap_clk_0,
    if_din,
    CEB2,
    ap_clk,
    add_ln1350_1_fu_500_p2,
    \q_tmp_reg[15] ,
    p_2_in,
    \q_tmp_reg[15]_0 ,
    \q_tmp_reg[15]_1 ,
    Q);
  output [16:0]D;
  output [47:0]PCOUT;
  output [0:0]P;
  output [47:0]ap_clk_0;
  output [7:0]if_din;
  input CEB2;
  input ap_clk;
  input [40:0]add_ln1350_1_fu_500_p2;
  input [39:0]\q_tmp_reg[15] ;
  input [0:0]p_2_in;
  input [5:0]\q_tmp_reg[15]_0 ;
  input [22:0]\q_tmp_reg[15]_1 ;
  input [16:0]Q;

  wire CEB2;
  wire [16:0]D;
  wire [0:0]P;
  wire [47:0]PCOUT;
  wire [16:0]Q;
  wire [40:0]add_ln1350_1_fu_500_p2;
  wire ap_clk;
  wire [47:0]ap_clk_0;
  wire [7:0]if_din;
  wire mem_reg_bram_0_i_100_n_4;
  wire mem_reg_bram_0_i_119_n_10;
  wire mem_reg_bram_0_i_119_n_11;
  wire mem_reg_bram_0_i_119_n_4;
  wire mem_reg_bram_0_i_119_n_5;
  wire mem_reg_bram_0_i_119_n_6;
  wire mem_reg_bram_0_i_119_n_7;
  wire mem_reg_bram_0_i_119_n_8;
  wire mem_reg_bram_0_i_119_n_9;
  wire mem_reg_bram_0_i_120_n_4;
  wire mem_reg_bram_0_i_121_n_4;
  wire mem_reg_bram_0_i_122_n_4;
  wire mem_reg_bram_0_i_123_n_4;
  wire mem_reg_bram_0_i_124_n_4;
  wire mem_reg_bram_0_i_125_n_4;
  wire mem_reg_bram_0_i_126_n_4;
  wire mem_reg_bram_0_i_127_n_4;
  wire mem_reg_bram_0_i_13_n_10;
  wire mem_reg_bram_0_i_13_n_11;
  wire mem_reg_bram_0_i_13_n_4;
  wire mem_reg_bram_0_i_13_n_5;
  wire mem_reg_bram_0_i_13_n_6;
  wire mem_reg_bram_0_i_13_n_7;
  wire mem_reg_bram_0_i_13_n_8;
  wire mem_reg_bram_0_i_13_n_9;
  wire mem_reg_bram_0_i_146_n_4;
  wire mem_reg_bram_0_i_147_n_4;
  wire mem_reg_bram_0_i_148_n_4;
  wire mem_reg_bram_0_i_149_n_4;
  wire mem_reg_bram_0_i_150_n_4;
  wire mem_reg_bram_0_i_151_n_4;
  wire mem_reg_bram_0_i_152_n_4;
  wire mem_reg_bram_0_i_22_n_4;
  wire mem_reg_bram_0_i_23_n_10;
  wire mem_reg_bram_0_i_23_n_11;
  wire mem_reg_bram_0_i_23_n_4;
  wire mem_reg_bram_0_i_23_n_5;
  wire mem_reg_bram_0_i_23_n_6;
  wire mem_reg_bram_0_i_23_n_7;
  wire mem_reg_bram_0_i_23_n_8;
  wire mem_reg_bram_0_i_23_n_9;
  wire mem_reg_bram_0_i_24_n_4;
  wire mem_reg_bram_0_i_25_n_4;
  wire mem_reg_bram_0_i_26_n_4;
  wire mem_reg_bram_0_i_27_n_4;
  wire mem_reg_bram_0_i_28_n_4;
  wire mem_reg_bram_0_i_29_n_4;
  wire mem_reg_bram_0_i_30_n_4;
  wire mem_reg_bram_0_i_31_n_4;
  wire mem_reg_bram_0_i_32_n_4;
  wire mem_reg_bram_0_i_33_n_4;
  wire mem_reg_bram_0_i_34_n_4;
  wire mem_reg_bram_0_i_35_n_4;
  wire mem_reg_bram_0_i_65_n_10;
  wire mem_reg_bram_0_i_65_n_11;
  wire mem_reg_bram_0_i_65_n_4;
  wire mem_reg_bram_0_i_65_n_5;
  wire mem_reg_bram_0_i_65_n_6;
  wire mem_reg_bram_0_i_65_n_7;
  wire mem_reg_bram_0_i_65_n_8;
  wire mem_reg_bram_0_i_65_n_9;
  wire mem_reg_bram_0_i_66_n_4;
  wire mem_reg_bram_0_i_67_n_4;
  wire mem_reg_bram_0_i_68_n_4;
  wire mem_reg_bram_0_i_69_n_4;
  wire mem_reg_bram_0_i_70_n_4;
  wire mem_reg_bram_0_i_71_n_4;
  wire mem_reg_bram_0_i_72_n_4;
  wire mem_reg_bram_0_i_73_n_4;
  wire mem_reg_bram_0_i_92_n_10;
  wire mem_reg_bram_0_i_92_n_11;
  wire mem_reg_bram_0_i_92_n_4;
  wire mem_reg_bram_0_i_92_n_5;
  wire mem_reg_bram_0_i_92_n_6;
  wire mem_reg_bram_0_i_92_n_7;
  wire mem_reg_bram_0_i_92_n_8;
  wire mem_reg_bram_0_i_92_n_9;
  wire mem_reg_bram_0_i_93_n_4;
  wire mem_reg_bram_0_i_94_n_4;
  wire mem_reg_bram_0_i_95_n_4;
  wire mem_reg_bram_0_i_96_n_4;
  wire mem_reg_bram_0_i_97_n_4;
  wire mem_reg_bram_0_i_98_n_4;
  wire mem_reg_bram_0_i_99_n_4;
  wire [0:0]p_2_in;
  wire p__0_n_100;
  wire p__0_n_101;
  wire p__0_n_102;
  wire p__0_n_103;
  wire p__0_n_104;
  wire p__0_n_105;
  wire p__0_n_106;
  wire p__0_n_107;
  wire p__0_n_108;
  wire p__0_n_109;
  wire p__0_n_62;
  wire p__0_n_63;
  wire p__0_n_64;
  wire p__0_n_65;
  wire p__0_n_66;
  wire p__0_n_67;
  wire p__0_n_68;
  wire p__0_n_69;
  wire p__0_n_70;
  wire p__0_n_71;
  wire p__0_n_72;
  wire p__0_n_73;
  wire p__0_n_74;
  wire p__0_n_75;
  wire p__0_n_76;
  wire p__0_n_77;
  wire p__0_n_78;
  wire p__0_n_79;
  wire p__0_n_80;
  wire p__0_n_81;
  wire p__0_n_82;
  wire p__0_n_83;
  wire p__0_n_84;
  wire p__0_n_85;
  wire p__0_n_86;
  wire p__0_n_87;
  wire p__0_n_88;
  wire p__0_n_89;
  wire p__0_n_90;
  wire p__0_n_91;
  wire p__0_n_92;
  wire p__0_n_94;
  wire p__0_n_95;
  wire p__0_n_96;
  wire p__0_n_97;
  wire p__0_n_98;
  wire p__0_n_99;
  wire p_n_62;
  wire p_n_63;
  wire p_n_64;
  wire p_n_65;
  wire p_n_66;
  wire p_n_67;
  wire p_n_68;
  wire p_n_69;
  wire p_n_70;
  wire p_n_71;
  wire p_n_72;
  wire p_n_73;
  wire p_n_74;
  wire p_n_75;
  wire p_n_76;
  wire p_n_77;
  wire p_n_78;
  wire p_n_79;
  wire p_n_80;
  wire p_n_81;
  wire p_n_82;
  wire p_n_83;
  wire p_n_84;
  wire p_n_85;
  wire p_n_86;
  wire p_n_87;
  wire p_n_88;
  wire p_n_89;
  wire p_n_90;
  wire p_n_91;
  wire p_n_92;
  wire [39:0]\q_tmp_reg[15] ;
  wire [5:0]\q_tmp_reg[15]_0 ;
  wire [22:0]\q_tmp_reg[15]_1 ;
  wire [7:0]NLW_mem_reg_bram_0_i_119_O_UNCONNECTED;
  wire [7:0]NLW_mem_reg_bram_0_i_12_CO_UNCONNECTED;
  wire [7:1]NLW_mem_reg_bram_0_i_12_O_UNCONNECTED;
  wire [0:0]NLW_mem_reg_bram_0_i_13_O_UNCONNECTED;
  wire [7:0]NLW_mem_reg_bram_0_i_23_O_UNCONNECTED;
  wire [7:0]NLW_mem_reg_bram_0_i_65_O_UNCONNECTED;
  wire [7:0]NLW_mem_reg_bram_0_i_92_O_UNCONNECTED;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [7:0]NLW_p_XOROUT_UNCONNECTED;
  wire NLW_p__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p__0_OVERFLOW_UNCONNECTED;
  wire NLW_p__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_p__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p__0_CARRYOUT_UNCONNECTED;
  wire [7:0]NLW_p__0_XOROUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_bram_0_i_100
       (.I0(\q_tmp_reg[15] [15]),
        .I1(Q[15]),
        .O(mem_reg_bram_0_i_100_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 mem_reg_bram_0_i_119
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({mem_reg_bram_0_i_119_n_4,mem_reg_bram_0_i_119_n_5,mem_reg_bram_0_i_119_n_6,mem_reg_bram_0_i_119_n_7,mem_reg_bram_0_i_119_n_8,mem_reg_bram_0_i_119_n_9,mem_reg_bram_0_i_119_n_10,mem_reg_bram_0_i_119_n_11}),
        .DI({\q_tmp_reg[15] [6:0],1'b0}),
        .O(NLW_mem_reg_bram_0_i_119_O_UNCONNECTED[7:0]),
        .S({mem_reg_bram_0_i_146_n_4,mem_reg_bram_0_i_147_n_4,mem_reg_bram_0_i_148_n_4,mem_reg_bram_0_i_149_n_4,mem_reg_bram_0_i_150_n_4,mem_reg_bram_0_i_151_n_4,mem_reg_bram_0_i_152_n_4,p_2_in}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 mem_reg_bram_0_i_12
       (.CI(mem_reg_bram_0_i_13_n_4),
        .CI_TOP(1'b0),
        .CO(NLW_mem_reg_bram_0_i_12_CO_UNCONNECTED[7:0]),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_mem_reg_bram_0_i_12_O_UNCONNECTED[7:1],if_din[7]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,mem_reg_bram_0_i_22_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_bram_0_i_120
       (.I0(\q_tmp_reg[15] [14]),
        .I1(Q[14]),
        .O(mem_reg_bram_0_i_120_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_bram_0_i_121
       (.I0(\q_tmp_reg[15] [13]),
        .I1(Q[13]),
        .O(mem_reg_bram_0_i_121_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_bram_0_i_122
       (.I0(\q_tmp_reg[15] [12]),
        .I1(Q[12]),
        .O(mem_reg_bram_0_i_122_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_bram_0_i_123
       (.I0(\q_tmp_reg[15] [11]),
        .I1(Q[11]),
        .O(mem_reg_bram_0_i_123_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_bram_0_i_124
       (.I0(\q_tmp_reg[15] [10]),
        .I1(Q[10]),
        .O(mem_reg_bram_0_i_124_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_bram_0_i_125
       (.I0(\q_tmp_reg[15] [9]),
        .I1(Q[9]),
        .O(mem_reg_bram_0_i_125_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_bram_0_i_126
       (.I0(\q_tmp_reg[15] [8]),
        .I1(Q[8]),
        .O(mem_reg_bram_0_i_126_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_bram_0_i_127
       (.I0(\q_tmp_reg[15] [7]),
        .I1(Q[7]),
        .O(mem_reg_bram_0_i_127_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 mem_reg_bram_0_i_13
       (.CI(mem_reg_bram_0_i_23_n_4),
        .CI_TOP(1'b0),
        .CO({mem_reg_bram_0_i_13_n_4,mem_reg_bram_0_i_13_n_5,mem_reg_bram_0_i_13_n_6,mem_reg_bram_0_i_13_n_7,mem_reg_bram_0_i_13_n_8,mem_reg_bram_0_i_13_n_9,mem_reg_bram_0_i_13_n_10,mem_reg_bram_0_i_13_n_11}),
        .DI({mem_reg_bram_0_i_24_n_4,mem_reg_bram_0_i_25_n_4,mem_reg_bram_0_i_26_n_4,mem_reg_bram_0_i_27_n_4,\q_tmp_reg[15] [34:31]}),
        .O({if_din[6:0],NLW_mem_reg_bram_0_i_13_O_UNCONNECTED[0]}),
        .S({mem_reg_bram_0_i_28_n_4,mem_reg_bram_0_i_29_n_4,mem_reg_bram_0_i_30_n_4,mem_reg_bram_0_i_31_n_4,mem_reg_bram_0_i_32_n_4,mem_reg_bram_0_i_33_n_4,mem_reg_bram_0_i_34_n_4,mem_reg_bram_0_i_35_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_bram_0_i_146
       (.I0(\q_tmp_reg[15] [6]),
        .I1(Q[6]),
        .O(mem_reg_bram_0_i_146_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_bram_0_i_147
       (.I0(\q_tmp_reg[15] [5]),
        .I1(Q[5]),
        .O(mem_reg_bram_0_i_147_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_bram_0_i_148
       (.I0(\q_tmp_reg[15] [4]),
        .I1(Q[4]),
        .O(mem_reg_bram_0_i_148_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_bram_0_i_149
       (.I0(\q_tmp_reg[15] [3]),
        .I1(Q[3]),
        .O(mem_reg_bram_0_i_149_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_bram_0_i_150
       (.I0(\q_tmp_reg[15] [2]),
        .I1(Q[2]),
        .O(mem_reg_bram_0_i_150_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_bram_0_i_151
       (.I0(\q_tmp_reg[15] [1]),
        .I1(Q[1]),
        .O(mem_reg_bram_0_i_151_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_bram_0_i_152
       (.I0(\q_tmp_reg[15] [0]),
        .I1(Q[0]),
        .O(mem_reg_bram_0_i_152_n_4));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    mem_reg_bram_0_i_22
       (.I0(\q_tmp_reg[15] [38]),
        .I1(\q_tmp_reg[15]_1 [21]),
        .I2(\q_tmp_reg[15]_0 [4]),
        .I3(\q_tmp_reg[15]_1 [22]),
        .I4(\q_tmp_reg[15]_0 [5]),
        .I5(\q_tmp_reg[15] [39]),
        .O(mem_reg_bram_0_i_22_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 mem_reg_bram_0_i_23
       (.CI(mem_reg_bram_0_i_65_n_4),
        .CI_TOP(1'b0),
        .CO({mem_reg_bram_0_i_23_n_4,mem_reg_bram_0_i_23_n_5,mem_reg_bram_0_i_23_n_6,mem_reg_bram_0_i_23_n_7,mem_reg_bram_0_i_23_n_8,mem_reg_bram_0_i_23_n_9,mem_reg_bram_0_i_23_n_10,mem_reg_bram_0_i_23_n_11}),
        .DI(\q_tmp_reg[15] [30:23]),
        .O(NLW_mem_reg_bram_0_i_23_O_UNCONNECTED[7:0]),
        .S({mem_reg_bram_0_i_66_n_4,mem_reg_bram_0_i_67_n_4,mem_reg_bram_0_i_68_n_4,mem_reg_bram_0_i_69_n_4,mem_reg_bram_0_i_70_n_4,mem_reg_bram_0_i_71_n_4,mem_reg_bram_0_i_72_n_4,mem_reg_bram_0_i_73_n_4}));
  (* HLUTNM = "lutpair5" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    mem_reg_bram_0_i_24
       (.I0(\q_tmp_reg[15]_0 [3]),
        .I1(\q_tmp_reg[15]_1 [20]),
        .I2(\q_tmp_reg[15] [37]),
        .O(mem_reg_bram_0_i_24_n_4));
  (* HLUTNM = "lutpair4" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    mem_reg_bram_0_i_25
       (.I0(\q_tmp_reg[15]_0 [2]),
        .I1(\q_tmp_reg[15]_1 [19]),
        .I2(\q_tmp_reg[15] [36]),
        .O(mem_reg_bram_0_i_25_n_4));
  (* HLUTNM = "lutpair3" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    mem_reg_bram_0_i_26
       (.I0(\q_tmp_reg[15]_0 [1]),
        .I1(\q_tmp_reg[15]_1 [18]),
        .I2(\q_tmp_reg[15] [35]),
        .O(mem_reg_bram_0_i_26_n_4));
  LUT3 #(
    .INIT(8'h96)) 
    mem_reg_bram_0_i_27
       (.I0(\q_tmp_reg[15] [35]),
        .I1(\q_tmp_reg[15]_0 [1]),
        .I2(\q_tmp_reg[15]_1 [18]),
        .O(mem_reg_bram_0_i_27_n_4));
  LUT4 #(
    .INIT(16'h6996)) 
    mem_reg_bram_0_i_28
       (.I0(mem_reg_bram_0_i_24_n_4),
        .I1(\q_tmp_reg[15]_1 [21]),
        .I2(\q_tmp_reg[15]_0 [4]),
        .I3(\q_tmp_reg[15] [38]),
        .O(mem_reg_bram_0_i_28_n_4));
  (* HLUTNM = "lutpair5" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    mem_reg_bram_0_i_29
       (.I0(\q_tmp_reg[15]_0 [3]),
        .I1(\q_tmp_reg[15]_1 [20]),
        .I2(\q_tmp_reg[15] [37]),
        .I3(mem_reg_bram_0_i_25_n_4),
        .O(mem_reg_bram_0_i_29_n_4));
  (* HLUTNM = "lutpair4" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    mem_reg_bram_0_i_30
       (.I0(\q_tmp_reg[15]_0 [2]),
        .I1(\q_tmp_reg[15]_1 [19]),
        .I2(\q_tmp_reg[15] [36]),
        .I3(mem_reg_bram_0_i_26_n_4),
        .O(mem_reg_bram_0_i_30_n_4));
  (* HLUTNM = "lutpair3" *) 
  LUT5 #(
    .INIT(32'h69969696)) 
    mem_reg_bram_0_i_31
       (.I0(\q_tmp_reg[15]_0 [1]),
        .I1(\q_tmp_reg[15]_1 [18]),
        .I2(\q_tmp_reg[15] [35]),
        .I3(\q_tmp_reg[15]_1 [17]),
        .I4(\q_tmp_reg[15]_0 [0]),
        .O(mem_reg_bram_0_i_31_n_4));
  LUT3 #(
    .INIT(8'h96)) 
    mem_reg_bram_0_i_32
       (.I0(\q_tmp_reg[15]_0 [0]),
        .I1(\q_tmp_reg[15]_1 [17]),
        .I2(\q_tmp_reg[15] [34]),
        .O(mem_reg_bram_0_i_32_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_bram_0_i_33
       (.I0(\q_tmp_reg[15] [33]),
        .I1(\q_tmp_reg[15]_1 [16]),
        .O(mem_reg_bram_0_i_33_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_bram_0_i_34
       (.I0(\q_tmp_reg[15] [32]),
        .I1(\q_tmp_reg[15]_1 [15]),
        .O(mem_reg_bram_0_i_34_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_bram_0_i_35
       (.I0(\q_tmp_reg[15] [31]),
        .I1(\q_tmp_reg[15]_1 [14]),
        .O(mem_reg_bram_0_i_35_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 mem_reg_bram_0_i_65
       (.CI(mem_reg_bram_0_i_92_n_4),
        .CI_TOP(1'b0),
        .CO({mem_reg_bram_0_i_65_n_4,mem_reg_bram_0_i_65_n_5,mem_reg_bram_0_i_65_n_6,mem_reg_bram_0_i_65_n_7,mem_reg_bram_0_i_65_n_8,mem_reg_bram_0_i_65_n_9,mem_reg_bram_0_i_65_n_10,mem_reg_bram_0_i_65_n_11}),
        .DI(\q_tmp_reg[15] [22:15]),
        .O(NLW_mem_reg_bram_0_i_65_O_UNCONNECTED[7:0]),
        .S({mem_reg_bram_0_i_93_n_4,mem_reg_bram_0_i_94_n_4,mem_reg_bram_0_i_95_n_4,mem_reg_bram_0_i_96_n_4,mem_reg_bram_0_i_97_n_4,mem_reg_bram_0_i_98_n_4,mem_reg_bram_0_i_99_n_4,mem_reg_bram_0_i_100_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_bram_0_i_66
       (.I0(\q_tmp_reg[15] [30]),
        .I1(\q_tmp_reg[15]_1 [13]),
        .O(mem_reg_bram_0_i_66_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_bram_0_i_67
       (.I0(\q_tmp_reg[15] [29]),
        .I1(\q_tmp_reg[15]_1 [12]),
        .O(mem_reg_bram_0_i_67_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_bram_0_i_68
       (.I0(\q_tmp_reg[15] [28]),
        .I1(\q_tmp_reg[15]_1 [11]),
        .O(mem_reg_bram_0_i_68_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_bram_0_i_69
       (.I0(\q_tmp_reg[15] [27]),
        .I1(\q_tmp_reg[15]_1 [10]),
        .O(mem_reg_bram_0_i_69_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_bram_0_i_70
       (.I0(\q_tmp_reg[15] [26]),
        .I1(\q_tmp_reg[15]_1 [9]),
        .O(mem_reg_bram_0_i_70_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_bram_0_i_71
       (.I0(\q_tmp_reg[15] [25]),
        .I1(\q_tmp_reg[15]_1 [8]),
        .O(mem_reg_bram_0_i_71_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_bram_0_i_72
       (.I0(\q_tmp_reg[15] [24]),
        .I1(\q_tmp_reg[15]_1 [7]),
        .O(mem_reg_bram_0_i_72_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_bram_0_i_73
       (.I0(\q_tmp_reg[15] [23]),
        .I1(\q_tmp_reg[15]_1 [6]),
        .O(mem_reg_bram_0_i_73_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 mem_reg_bram_0_i_92
       (.CI(mem_reg_bram_0_i_119_n_4),
        .CI_TOP(1'b0),
        .CO({mem_reg_bram_0_i_92_n_4,mem_reg_bram_0_i_92_n_5,mem_reg_bram_0_i_92_n_6,mem_reg_bram_0_i_92_n_7,mem_reg_bram_0_i_92_n_8,mem_reg_bram_0_i_92_n_9,mem_reg_bram_0_i_92_n_10,mem_reg_bram_0_i_92_n_11}),
        .DI(\q_tmp_reg[15] [14:7]),
        .O(NLW_mem_reg_bram_0_i_92_O_UNCONNECTED[7:0]),
        .S({mem_reg_bram_0_i_120_n_4,mem_reg_bram_0_i_121_n_4,mem_reg_bram_0_i_122_n_4,mem_reg_bram_0_i_123_n_4,mem_reg_bram_0_i_124_n_4,mem_reg_bram_0_i_125_n_4,mem_reg_bram_0_i_126_n_4,mem_reg_bram_0_i_127_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_bram_0_i_93
       (.I0(\q_tmp_reg[15] [22]),
        .I1(\q_tmp_reg[15]_1 [5]),
        .O(mem_reg_bram_0_i_93_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_bram_0_i_94
       (.I0(\q_tmp_reg[15] [21]),
        .I1(\q_tmp_reg[15]_1 [4]),
        .O(mem_reg_bram_0_i_94_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_bram_0_i_95
       (.I0(\q_tmp_reg[15] [20]),
        .I1(\q_tmp_reg[15]_1 [3]),
        .O(mem_reg_bram_0_i_95_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_bram_0_i_96
       (.I0(\q_tmp_reg[15] [19]),
        .I1(\q_tmp_reg[15]_1 [2]),
        .O(mem_reg_bram_0_i_96_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_bram_0_i_97
       (.I0(\q_tmp_reg[15] [18]),
        .I1(\q_tmp_reg[15]_1 [1]),
        .O(mem_reg_bram_0_i_97_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_bram_0_i_98
       (.I0(\q_tmp_reg[15] [17]),
        .I1(\q_tmp_reg[15]_1 [0]),
        .O(mem_reg_bram_0_i_98_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_bram_0_i_99
       (.I0(\q_tmp_reg[15] [16]),
        .I1(Q[16]),
        .O(mem_reg_bram_0_i_99_n_4));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 25x18 5}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,add_ln1350_1_fu_500_p2[40:17]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEB2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({p_n_62,p_n_63,p_n_64,p_n_65,p_n_66,p_n_67,p_n_68,p_n_69,p_n_70,p_n_71,p_n_72,p_n_73,p_n_74,p_n_75,p_n_76,p_n_77,p_n_78,p_n_79,p_n_80,p_n_81,p_n_82,p_n_83,p_n_84,p_n_85,p_n_86,p_n_87,p_n_88,p_n_89,p_n_90,p_n_91,p_n_92,D}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(PCOUT),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 5}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,add_ln1350_1_fu_500_p2[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEB2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p__0_OVERFLOW_UNCONNECTED),
        .P({p__0_n_62,p__0_n_63,p__0_n_64,p__0_n_65,p__0_n_66,p__0_n_67,p__0_n_68,p__0_n_69,p__0_n_70,p__0_n_71,p__0_n_72,p__0_n_73,p__0_n_74,p__0_n_75,p__0_n_76,p__0_n_77,p__0_n_78,p__0_n_79,p__0_n_80,p__0_n_81,p__0_n_82,p__0_n_83,p__0_n_84,p__0_n_85,p__0_n_86,p__0_n_87,p__0_n_88,p__0_n_89,p__0_n_90,p__0_n_91,p__0_n_92,P,p__0_n_94,p__0_n_95,p__0_n_96,p__0_n_97,p__0_n_98,p__0_n_99,p__0_n_100,p__0_n_101,p__0_n_102,p__0_n_103,p__0_n_104,p__0_n_105,p__0_n_106,p__0_n_107,p__0_n_108,p__0_n_109}),
        .PATTERNBDETECT(NLW_p__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(ap_clk_0),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p__0_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p__0_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "overlaystream_mul_41ns_43ns_57_1_1_Multiplier_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_41ns_43ns_57_1_1_Multiplier_1_20
   (D,
    PCOUT,
    P,
    ap_clk_0,
    if_din,
    CEB2,
    ap_clk,
    add_ln1350_fu_468_p2,
    \q_tmp_reg[7] ,
    p_2_in,
    \q_tmp_reg[7]_0 ,
    \q_tmp_reg[7]_1 ,
    Q);
  output [16:0]D;
  output [47:0]PCOUT;
  output [0:0]P;
  output [47:0]ap_clk_0;
  output [7:0]if_din;
  input CEB2;
  input ap_clk;
  input [40:0]add_ln1350_fu_468_p2;
  input [39:0]\q_tmp_reg[7] ;
  input [0:0]p_2_in;
  input [5:0]\q_tmp_reg[7]_0 ;
  input [22:0]\q_tmp_reg[7]_1 ;
  input [16:0]Q;

  wire CEB2;
  wire [16:0]D;
  wire [0:0]P;
  wire [47:0]PCOUT;
  wire [16:0]Q;
  wire [40:0]add_ln1350_fu_468_p2;
  wire ap_clk;
  wire [47:0]ap_clk_0;
  wire [7:0]if_din;
  wire mem_reg_bram_0_i_101_n_10;
  wire mem_reg_bram_0_i_101_n_11;
  wire mem_reg_bram_0_i_101_n_4;
  wire mem_reg_bram_0_i_101_n_5;
  wire mem_reg_bram_0_i_101_n_6;
  wire mem_reg_bram_0_i_101_n_7;
  wire mem_reg_bram_0_i_101_n_8;
  wire mem_reg_bram_0_i_101_n_9;
  wire mem_reg_bram_0_i_102_n_4;
  wire mem_reg_bram_0_i_103_n_4;
  wire mem_reg_bram_0_i_104_n_4;
  wire mem_reg_bram_0_i_105_n_4;
  wire mem_reg_bram_0_i_106_n_4;
  wire mem_reg_bram_0_i_107_n_4;
  wire mem_reg_bram_0_i_108_n_4;
  wire mem_reg_bram_0_i_109_n_4;
  wire mem_reg_bram_0_i_128_n_10;
  wire mem_reg_bram_0_i_128_n_11;
  wire mem_reg_bram_0_i_128_n_4;
  wire mem_reg_bram_0_i_128_n_5;
  wire mem_reg_bram_0_i_128_n_6;
  wire mem_reg_bram_0_i_128_n_7;
  wire mem_reg_bram_0_i_128_n_8;
  wire mem_reg_bram_0_i_128_n_9;
  wire mem_reg_bram_0_i_129_n_4;
  wire mem_reg_bram_0_i_130_n_4;
  wire mem_reg_bram_0_i_131_n_4;
  wire mem_reg_bram_0_i_132_n_4;
  wire mem_reg_bram_0_i_133_n_4;
  wire mem_reg_bram_0_i_134_n_4;
  wire mem_reg_bram_0_i_135_n_4;
  wire mem_reg_bram_0_i_136_n_4;
  wire mem_reg_bram_0_i_153_n_4;
  wire mem_reg_bram_0_i_154_n_4;
  wire mem_reg_bram_0_i_155_n_4;
  wire mem_reg_bram_0_i_156_n_4;
  wire mem_reg_bram_0_i_157_n_4;
  wire mem_reg_bram_0_i_158_n_4;
  wire mem_reg_bram_0_i_159_n_4;
  wire mem_reg_bram_0_i_15_n_10;
  wire mem_reg_bram_0_i_15_n_11;
  wire mem_reg_bram_0_i_15_n_4;
  wire mem_reg_bram_0_i_15_n_5;
  wire mem_reg_bram_0_i_15_n_6;
  wire mem_reg_bram_0_i_15_n_7;
  wire mem_reg_bram_0_i_15_n_8;
  wire mem_reg_bram_0_i_15_n_9;
  wire mem_reg_bram_0_i_36_n_4;
  wire mem_reg_bram_0_i_37_n_10;
  wire mem_reg_bram_0_i_37_n_11;
  wire mem_reg_bram_0_i_37_n_4;
  wire mem_reg_bram_0_i_37_n_5;
  wire mem_reg_bram_0_i_37_n_6;
  wire mem_reg_bram_0_i_37_n_7;
  wire mem_reg_bram_0_i_37_n_8;
  wire mem_reg_bram_0_i_37_n_9;
  wire mem_reg_bram_0_i_38_n_4;
  wire mem_reg_bram_0_i_39_n_4;
  wire mem_reg_bram_0_i_40_n_4;
  wire mem_reg_bram_0_i_41_n_4;
  wire mem_reg_bram_0_i_42_n_4;
  wire mem_reg_bram_0_i_43_n_4;
  wire mem_reg_bram_0_i_44_n_4;
  wire mem_reg_bram_0_i_45_n_4;
  wire mem_reg_bram_0_i_46_n_4;
  wire mem_reg_bram_0_i_47_n_4;
  wire mem_reg_bram_0_i_48_n_4;
  wire mem_reg_bram_0_i_49_n_4;
  wire mem_reg_bram_0_i_74_n_10;
  wire mem_reg_bram_0_i_74_n_11;
  wire mem_reg_bram_0_i_74_n_4;
  wire mem_reg_bram_0_i_74_n_5;
  wire mem_reg_bram_0_i_74_n_6;
  wire mem_reg_bram_0_i_74_n_7;
  wire mem_reg_bram_0_i_74_n_8;
  wire mem_reg_bram_0_i_74_n_9;
  wire mem_reg_bram_0_i_75_n_4;
  wire mem_reg_bram_0_i_76_n_4;
  wire mem_reg_bram_0_i_77_n_4;
  wire mem_reg_bram_0_i_78_n_4;
  wire mem_reg_bram_0_i_79_n_4;
  wire mem_reg_bram_0_i_80_n_4;
  wire mem_reg_bram_0_i_81_n_4;
  wire mem_reg_bram_0_i_82_n_4;
  wire [0:0]p_2_in;
  wire p__0_n_100;
  wire p__0_n_101;
  wire p__0_n_102;
  wire p__0_n_103;
  wire p__0_n_104;
  wire p__0_n_105;
  wire p__0_n_106;
  wire p__0_n_107;
  wire p__0_n_108;
  wire p__0_n_109;
  wire p__0_n_62;
  wire p__0_n_63;
  wire p__0_n_64;
  wire p__0_n_65;
  wire p__0_n_66;
  wire p__0_n_67;
  wire p__0_n_68;
  wire p__0_n_69;
  wire p__0_n_70;
  wire p__0_n_71;
  wire p__0_n_72;
  wire p__0_n_73;
  wire p__0_n_74;
  wire p__0_n_75;
  wire p__0_n_76;
  wire p__0_n_77;
  wire p__0_n_78;
  wire p__0_n_79;
  wire p__0_n_80;
  wire p__0_n_81;
  wire p__0_n_82;
  wire p__0_n_83;
  wire p__0_n_84;
  wire p__0_n_85;
  wire p__0_n_86;
  wire p__0_n_87;
  wire p__0_n_88;
  wire p__0_n_89;
  wire p__0_n_90;
  wire p__0_n_91;
  wire p__0_n_92;
  wire p__0_n_94;
  wire p__0_n_95;
  wire p__0_n_96;
  wire p__0_n_97;
  wire p__0_n_98;
  wire p__0_n_99;
  wire p_n_62;
  wire p_n_63;
  wire p_n_64;
  wire p_n_65;
  wire p_n_66;
  wire p_n_67;
  wire p_n_68;
  wire p_n_69;
  wire p_n_70;
  wire p_n_71;
  wire p_n_72;
  wire p_n_73;
  wire p_n_74;
  wire p_n_75;
  wire p_n_76;
  wire p_n_77;
  wire p_n_78;
  wire p_n_79;
  wire p_n_80;
  wire p_n_81;
  wire p_n_82;
  wire p_n_83;
  wire p_n_84;
  wire p_n_85;
  wire p_n_86;
  wire p_n_87;
  wire p_n_88;
  wire p_n_89;
  wire p_n_90;
  wire p_n_91;
  wire p_n_92;
  wire [39:0]\q_tmp_reg[7] ;
  wire [5:0]\q_tmp_reg[7]_0 ;
  wire [22:0]\q_tmp_reg[7]_1 ;
  wire [7:0]NLW_mem_reg_bram_0_i_101_O_UNCONNECTED;
  wire [7:0]NLW_mem_reg_bram_0_i_128_O_UNCONNECTED;
  wire [7:0]NLW_mem_reg_bram_0_i_14_CO_UNCONNECTED;
  wire [7:1]NLW_mem_reg_bram_0_i_14_O_UNCONNECTED;
  wire [0:0]NLW_mem_reg_bram_0_i_15_O_UNCONNECTED;
  wire [7:0]NLW_mem_reg_bram_0_i_37_O_UNCONNECTED;
  wire [7:0]NLW_mem_reg_bram_0_i_74_O_UNCONNECTED;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [7:0]NLW_p_XOROUT_UNCONNECTED;
  wire NLW_p__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p__0_OVERFLOW_UNCONNECTED;
  wire NLW_p__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_p__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p__0_CARRYOUT_UNCONNECTED;
  wire [7:0]NLW_p__0_XOROUT_UNCONNECTED;

  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 mem_reg_bram_0_i_101
       (.CI(mem_reg_bram_0_i_128_n_4),
        .CI_TOP(1'b0),
        .CO({mem_reg_bram_0_i_101_n_4,mem_reg_bram_0_i_101_n_5,mem_reg_bram_0_i_101_n_6,mem_reg_bram_0_i_101_n_7,mem_reg_bram_0_i_101_n_8,mem_reg_bram_0_i_101_n_9,mem_reg_bram_0_i_101_n_10,mem_reg_bram_0_i_101_n_11}),
        .DI(\q_tmp_reg[7] [14:7]),
        .O(NLW_mem_reg_bram_0_i_101_O_UNCONNECTED[7:0]),
        .S({mem_reg_bram_0_i_129_n_4,mem_reg_bram_0_i_130_n_4,mem_reg_bram_0_i_131_n_4,mem_reg_bram_0_i_132_n_4,mem_reg_bram_0_i_133_n_4,mem_reg_bram_0_i_134_n_4,mem_reg_bram_0_i_135_n_4,mem_reg_bram_0_i_136_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_bram_0_i_102
       (.I0(\q_tmp_reg[7] [22]),
        .I1(\q_tmp_reg[7]_1 [5]),
        .O(mem_reg_bram_0_i_102_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_bram_0_i_103
       (.I0(\q_tmp_reg[7] [21]),
        .I1(\q_tmp_reg[7]_1 [4]),
        .O(mem_reg_bram_0_i_103_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_bram_0_i_104
       (.I0(\q_tmp_reg[7] [20]),
        .I1(\q_tmp_reg[7]_1 [3]),
        .O(mem_reg_bram_0_i_104_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_bram_0_i_105
       (.I0(\q_tmp_reg[7] [19]),
        .I1(\q_tmp_reg[7]_1 [2]),
        .O(mem_reg_bram_0_i_105_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_bram_0_i_106
       (.I0(\q_tmp_reg[7] [18]),
        .I1(\q_tmp_reg[7]_1 [1]),
        .O(mem_reg_bram_0_i_106_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_bram_0_i_107
       (.I0(\q_tmp_reg[7] [17]),
        .I1(\q_tmp_reg[7]_1 [0]),
        .O(mem_reg_bram_0_i_107_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_bram_0_i_108
       (.I0(\q_tmp_reg[7] [16]),
        .I1(Q[16]),
        .O(mem_reg_bram_0_i_108_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_bram_0_i_109
       (.I0(\q_tmp_reg[7] [15]),
        .I1(Q[15]),
        .O(mem_reg_bram_0_i_109_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 mem_reg_bram_0_i_128
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({mem_reg_bram_0_i_128_n_4,mem_reg_bram_0_i_128_n_5,mem_reg_bram_0_i_128_n_6,mem_reg_bram_0_i_128_n_7,mem_reg_bram_0_i_128_n_8,mem_reg_bram_0_i_128_n_9,mem_reg_bram_0_i_128_n_10,mem_reg_bram_0_i_128_n_11}),
        .DI({\q_tmp_reg[7] [6:0],1'b0}),
        .O(NLW_mem_reg_bram_0_i_128_O_UNCONNECTED[7:0]),
        .S({mem_reg_bram_0_i_153_n_4,mem_reg_bram_0_i_154_n_4,mem_reg_bram_0_i_155_n_4,mem_reg_bram_0_i_156_n_4,mem_reg_bram_0_i_157_n_4,mem_reg_bram_0_i_158_n_4,mem_reg_bram_0_i_159_n_4,p_2_in}));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_bram_0_i_129
       (.I0(\q_tmp_reg[7] [14]),
        .I1(Q[14]),
        .O(mem_reg_bram_0_i_129_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_bram_0_i_130
       (.I0(\q_tmp_reg[7] [13]),
        .I1(Q[13]),
        .O(mem_reg_bram_0_i_130_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_bram_0_i_131
       (.I0(\q_tmp_reg[7] [12]),
        .I1(Q[12]),
        .O(mem_reg_bram_0_i_131_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_bram_0_i_132
       (.I0(\q_tmp_reg[7] [11]),
        .I1(Q[11]),
        .O(mem_reg_bram_0_i_132_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_bram_0_i_133
       (.I0(\q_tmp_reg[7] [10]),
        .I1(Q[10]),
        .O(mem_reg_bram_0_i_133_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_bram_0_i_134
       (.I0(\q_tmp_reg[7] [9]),
        .I1(Q[9]),
        .O(mem_reg_bram_0_i_134_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_bram_0_i_135
       (.I0(\q_tmp_reg[7] [8]),
        .I1(Q[8]),
        .O(mem_reg_bram_0_i_135_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_bram_0_i_136
       (.I0(\q_tmp_reg[7] [7]),
        .I1(Q[7]),
        .O(mem_reg_bram_0_i_136_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 mem_reg_bram_0_i_14
       (.CI(mem_reg_bram_0_i_15_n_4),
        .CI_TOP(1'b0),
        .CO(NLW_mem_reg_bram_0_i_14_CO_UNCONNECTED[7:0]),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_mem_reg_bram_0_i_14_O_UNCONNECTED[7:1],if_din[7]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,mem_reg_bram_0_i_36_n_4}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 mem_reg_bram_0_i_15
       (.CI(mem_reg_bram_0_i_37_n_4),
        .CI_TOP(1'b0),
        .CO({mem_reg_bram_0_i_15_n_4,mem_reg_bram_0_i_15_n_5,mem_reg_bram_0_i_15_n_6,mem_reg_bram_0_i_15_n_7,mem_reg_bram_0_i_15_n_8,mem_reg_bram_0_i_15_n_9,mem_reg_bram_0_i_15_n_10,mem_reg_bram_0_i_15_n_11}),
        .DI({mem_reg_bram_0_i_38_n_4,mem_reg_bram_0_i_39_n_4,mem_reg_bram_0_i_40_n_4,mem_reg_bram_0_i_41_n_4,\q_tmp_reg[7] [34:31]}),
        .O({if_din[6:0],NLW_mem_reg_bram_0_i_15_O_UNCONNECTED[0]}),
        .S({mem_reg_bram_0_i_42_n_4,mem_reg_bram_0_i_43_n_4,mem_reg_bram_0_i_44_n_4,mem_reg_bram_0_i_45_n_4,mem_reg_bram_0_i_46_n_4,mem_reg_bram_0_i_47_n_4,mem_reg_bram_0_i_48_n_4,mem_reg_bram_0_i_49_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_bram_0_i_153
       (.I0(\q_tmp_reg[7] [6]),
        .I1(Q[6]),
        .O(mem_reg_bram_0_i_153_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_bram_0_i_154
       (.I0(\q_tmp_reg[7] [5]),
        .I1(Q[5]),
        .O(mem_reg_bram_0_i_154_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_bram_0_i_155
       (.I0(\q_tmp_reg[7] [4]),
        .I1(Q[4]),
        .O(mem_reg_bram_0_i_155_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_bram_0_i_156
       (.I0(\q_tmp_reg[7] [3]),
        .I1(Q[3]),
        .O(mem_reg_bram_0_i_156_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_bram_0_i_157
       (.I0(\q_tmp_reg[7] [2]),
        .I1(Q[2]),
        .O(mem_reg_bram_0_i_157_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_bram_0_i_158
       (.I0(\q_tmp_reg[7] [1]),
        .I1(Q[1]),
        .O(mem_reg_bram_0_i_158_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_bram_0_i_159
       (.I0(\q_tmp_reg[7] [0]),
        .I1(Q[0]),
        .O(mem_reg_bram_0_i_159_n_4));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    mem_reg_bram_0_i_36
       (.I0(\q_tmp_reg[7] [38]),
        .I1(\q_tmp_reg[7]_1 [21]),
        .I2(\q_tmp_reg[7]_0 [4]),
        .I3(\q_tmp_reg[7]_1 [22]),
        .I4(\q_tmp_reg[7]_0 [5]),
        .I5(\q_tmp_reg[7] [39]),
        .O(mem_reg_bram_0_i_36_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 mem_reg_bram_0_i_37
       (.CI(mem_reg_bram_0_i_74_n_4),
        .CI_TOP(1'b0),
        .CO({mem_reg_bram_0_i_37_n_4,mem_reg_bram_0_i_37_n_5,mem_reg_bram_0_i_37_n_6,mem_reg_bram_0_i_37_n_7,mem_reg_bram_0_i_37_n_8,mem_reg_bram_0_i_37_n_9,mem_reg_bram_0_i_37_n_10,mem_reg_bram_0_i_37_n_11}),
        .DI(\q_tmp_reg[7] [30:23]),
        .O(NLW_mem_reg_bram_0_i_37_O_UNCONNECTED[7:0]),
        .S({mem_reg_bram_0_i_75_n_4,mem_reg_bram_0_i_76_n_4,mem_reg_bram_0_i_77_n_4,mem_reg_bram_0_i_78_n_4,mem_reg_bram_0_i_79_n_4,mem_reg_bram_0_i_80_n_4,mem_reg_bram_0_i_81_n_4,mem_reg_bram_0_i_82_n_4}));
  (* HLUTNM = "lutpair2" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    mem_reg_bram_0_i_38
       (.I0(\q_tmp_reg[7]_0 [3]),
        .I1(\q_tmp_reg[7]_1 [20]),
        .I2(\q_tmp_reg[7] [37]),
        .O(mem_reg_bram_0_i_38_n_4));
  (* HLUTNM = "lutpair1" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    mem_reg_bram_0_i_39
       (.I0(\q_tmp_reg[7]_0 [2]),
        .I1(\q_tmp_reg[7]_1 [19]),
        .I2(\q_tmp_reg[7] [36]),
        .O(mem_reg_bram_0_i_39_n_4));
  (* HLUTNM = "lutpair0" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    mem_reg_bram_0_i_40
       (.I0(\q_tmp_reg[7]_0 [1]),
        .I1(\q_tmp_reg[7]_1 [18]),
        .I2(\q_tmp_reg[7] [35]),
        .O(mem_reg_bram_0_i_40_n_4));
  LUT3 #(
    .INIT(8'h96)) 
    mem_reg_bram_0_i_41
       (.I0(\q_tmp_reg[7] [35]),
        .I1(\q_tmp_reg[7]_0 [1]),
        .I2(\q_tmp_reg[7]_1 [18]),
        .O(mem_reg_bram_0_i_41_n_4));
  LUT4 #(
    .INIT(16'h6996)) 
    mem_reg_bram_0_i_42
       (.I0(mem_reg_bram_0_i_38_n_4),
        .I1(\q_tmp_reg[7]_1 [21]),
        .I2(\q_tmp_reg[7]_0 [4]),
        .I3(\q_tmp_reg[7] [38]),
        .O(mem_reg_bram_0_i_42_n_4));
  (* HLUTNM = "lutpair2" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    mem_reg_bram_0_i_43
       (.I0(\q_tmp_reg[7]_0 [3]),
        .I1(\q_tmp_reg[7]_1 [20]),
        .I2(\q_tmp_reg[7] [37]),
        .I3(mem_reg_bram_0_i_39_n_4),
        .O(mem_reg_bram_0_i_43_n_4));
  (* HLUTNM = "lutpair1" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    mem_reg_bram_0_i_44
       (.I0(\q_tmp_reg[7]_0 [2]),
        .I1(\q_tmp_reg[7]_1 [19]),
        .I2(\q_tmp_reg[7] [36]),
        .I3(mem_reg_bram_0_i_40_n_4),
        .O(mem_reg_bram_0_i_44_n_4));
  (* HLUTNM = "lutpair0" *) 
  LUT5 #(
    .INIT(32'h69969696)) 
    mem_reg_bram_0_i_45
       (.I0(\q_tmp_reg[7]_0 [1]),
        .I1(\q_tmp_reg[7]_1 [18]),
        .I2(\q_tmp_reg[7] [35]),
        .I3(\q_tmp_reg[7]_1 [17]),
        .I4(\q_tmp_reg[7]_0 [0]),
        .O(mem_reg_bram_0_i_45_n_4));
  LUT3 #(
    .INIT(8'h96)) 
    mem_reg_bram_0_i_46
       (.I0(\q_tmp_reg[7]_0 [0]),
        .I1(\q_tmp_reg[7]_1 [17]),
        .I2(\q_tmp_reg[7] [34]),
        .O(mem_reg_bram_0_i_46_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_bram_0_i_47
       (.I0(\q_tmp_reg[7] [33]),
        .I1(\q_tmp_reg[7]_1 [16]),
        .O(mem_reg_bram_0_i_47_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_bram_0_i_48
       (.I0(\q_tmp_reg[7] [32]),
        .I1(\q_tmp_reg[7]_1 [15]),
        .O(mem_reg_bram_0_i_48_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_bram_0_i_49
       (.I0(\q_tmp_reg[7] [31]),
        .I1(\q_tmp_reg[7]_1 [14]),
        .O(mem_reg_bram_0_i_49_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 mem_reg_bram_0_i_74
       (.CI(mem_reg_bram_0_i_101_n_4),
        .CI_TOP(1'b0),
        .CO({mem_reg_bram_0_i_74_n_4,mem_reg_bram_0_i_74_n_5,mem_reg_bram_0_i_74_n_6,mem_reg_bram_0_i_74_n_7,mem_reg_bram_0_i_74_n_8,mem_reg_bram_0_i_74_n_9,mem_reg_bram_0_i_74_n_10,mem_reg_bram_0_i_74_n_11}),
        .DI(\q_tmp_reg[7] [22:15]),
        .O(NLW_mem_reg_bram_0_i_74_O_UNCONNECTED[7:0]),
        .S({mem_reg_bram_0_i_102_n_4,mem_reg_bram_0_i_103_n_4,mem_reg_bram_0_i_104_n_4,mem_reg_bram_0_i_105_n_4,mem_reg_bram_0_i_106_n_4,mem_reg_bram_0_i_107_n_4,mem_reg_bram_0_i_108_n_4,mem_reg_bram_0_i_109_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_bram_0_i_75
       (.I0(\q_tmp_reg[7] [30]),
        .I1(\q_tmp_reg[7]_1 [13]),
        .O(mem_reg_bram_0_i_75_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_bram_0_i_76
       (.I0(\q_tmp_reg[7] [29]),
        .I1(\q_tmp_reg[7]_1 [12]),
        .O(mem_reg_bram_0_i_76_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_bram_0_i_77
       (.I0(\q_tmp_reg[7] [28]),
        .I1(\q_tmp_reg[7]_1 [11]),
        .O(mem_reg_bram_0_i_77_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_bram_0_i_78
       (.I0(\q_tmp_reg[7] [27]),
        .I1(\q_tmp_reg[7]_1 [10]),
        .O(mem_reg_bram_0_i_78_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_bram_0_i_79
       (.I0(\q_tmp_reg[7] [26]),
        .I1(\q_tmp_reg[7]_1 [9]),
        .O(mem_reg_bram_0_i_79_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_bram_0_i_80
       (.I0(\q_tmp_reg[7] [25]),
        .I1(\q_tmp_reg[7]_1 [8]),
        .O(mem_reg_bram_0_i_80_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_bram_0_i_81
       (.I0(\q_tmp_reg[7] [24]),
        .I1(\q_tmp_reg[7]_1 [7]),
        .O(mem_reg_bram_0_i_81_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_bram_0_i_82
       (.I0(\q_tmp_reg[7] [23]),
        .I1(\q_tmp_reg[7]_1 [6]),
        .O(mem_reg_bram_0_i_82_n_4));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 25x18 5}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,add_ln1350_fu_468_p2[40:17]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEB2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({p_n_62,p_n_63,p_n_64,p_n_65,p_n_66,p_n_67,p_n_68,p_n_69,p_n_70,p_n_71,p_n_72,p_n_73,p_n_74,p_n_75,p_n_76,p_n_77,p_n_78,p_n_79,p_n_80,p_n_81,p_n_82,p_n_83,p_n_84,p_n_85,p_n_86,p_n_87,p_n_88,p_n_89,p_n_90,p_n_91,p_n_92,D}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(PCOUT),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 5}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,add_ln1350_fu_468_p2[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEB2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p__0_OVERFLOW_UNCONNECTED),
        .P({p__0_n_62,p__0_n_63,p__0_n_64,p__0_n_65,p__0_n_66,p__0_n_67,p__0_n_68,p__0_n_69,p__0_n_70,p__0_n_71,p__0_n_72,p__0_n_73,p__0_n_74,p__0_n_75,p__0_n_76,p__0_n_77,p__0_n_78,p__0_n_79,p__0_n_80,p__0_n_81,p__0_n_82,p__0_n_83,p__0_n_84,p__0_n_85,p__0_n_86,p__0_n_87,p__0_n_88,p__0_n_89,p__0_n_90,p__0_n_91,p__0_n_92,P,p__0_n_94,p__0_n_95,p__0_n_96,p__0_n_97,p__0_n_98,p__0_n_99,p__0_n_100,p__0_n_101,p__0_n_102,p__0_n_103,p__0_n_104,p__0_n_105,p__0_n_106,p__0_n_107,p__0_n_108,p__0_n_109}),
        .PATTERNBDETECT(NLW_p__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(ap_clk_0),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p__0_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p__0_XOROUT_UNCONNECTED[7:0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_overlaystream_entry22
   (start_once_reg,
    start_once_reg_reg_0,
    ap_rst_n_inv,
    start_once_reg_reg_1,
    ap_clk,
    start_for_Block_split90_proc_U0_full_n,
    overlaystream_entry22_U0_ap_start,
    overlay_alpha_c1_empty_n,
    overlay_h_c2_empty_n);
  output start_once_reg;
  output start_once_reg_reg_0;
  input ap_rst_n_inv;
  input start_once_reg_reg_1;
  input ap_clk;
  input start_for_Block_split90_proc_U0_full_n;
  input overlaystream_entry22_U0_ap_start;
  input overlay_alpha_c1_empty_n;
  input overlay_h_c2_empty_n;

  wire ap_clk;
  wire ap_rst_n_inv;
  wire overlay_alpha_c1_empty_n;
  wire overlay_h_c2_empty_n;
  wire overlaystream_entry22_U0_ap_start;
  wire start_for_Block_split90_proc_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_reg_0;
  wire start_once_reg_reg_1;

  LUT5 #(
    .INIT(32'h1FFFFFFF)) 
    start_once_reg_i_4
       (.I0(start_once_reg),
        .I1(start_for_Block_split90_proc_U0_full_n),
        .I2(overlaystream_entry22_U0_ap_start),
        .I3(overlay_alpha_c1_empty_n),
        .I4(overlay_h_c2_empty_n),
        .O(start_once_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_reg_1),
        .Q(start_once_reg),
        .R(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_overlaystream_entry3
   (start_once_reg,
    ap_rst_n_inv,
    ap_clk,
    start_for_overlaystream_entry22_U0_full_n,
    shiftReg_ce);
  output start_once_reg;
  input ap_rst_n_inv;
  input ap_clk;
  input start_for_overlaystream_entry22_U0_full_n;
  input shiftReg_ce;

  wire ap_clk;
  wire ap_rst_n_inv;
  wire shiftReg_ce;
  wire start_for_overlaystream_entry22_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_i_1_n_4;

  LUT3 #(
    .INIT(8'h0E)) 
    start_once_reg_i_1
       (.I0(start_once_reg),
        .I1(start_for_overlaystream_entry22_U0_full_n),
        .I2(shiftReg_ce),
        .O(start_once_reg_i_1_n_4));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1_n_4),
        .Q(start_once_reg),
        .R(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_overlyOnMat_1080_1920_s
   (pop,
    pop_0,
    start_once_reg,
    \tobool18_not_i_reg_662_reg[0]_0 ,
    E,
    \ap_CS_fsm_reg[1]_0 ,
    Q,
    ap_enable_reg_pp0_iter3_reg_0,
    push,
    \ap_CS_fsm_reg[1]_1 ,
    \ap_CS_fsm_reg[1]_2 ,
    if_din,
    ap_clk_0,
    DI,
    ap_clk_1,
    ap_clk_2,
    ap_clk_3,
    ap_clk,
    CEA2,
    ap_rst_n_inv,
    B,
    sub_ln58_fu_238_p2,
    DSP_ALU_INST,
    out,
    DSP_ALU_INST_0,
    DSP_ALU_INST_1,
    DSP_ALU_INST_2,
    DSP_ALU_INST_3,
    D,
    S,
    \add14_i_reg_651_reg[15]_0 ,
    \add14_i_reg_651_reg[23]_0 ,
    \add14_i_reg_651_reg[31]_0 ,
    \overly_x_read_reg_640_reg[31]_0 ,
    \add16_i_reg_657_reg[7]_0 ,
    \add16_i_reg_657_reg[15]_0 ,
    \add16_i_reg_657_reg[23]_0 ,
    \add16_i_reg_657_reg[31]_0 ,
    \tobool18_not_i_reg_662_reg[0]_1 ,
    ap_rst_n,
    ap_enable_reg_pp0_iter3_reg_1,
    Loop_loop_height_proc20_U0_img_in_data_write,
    Loop_loop_height_proc17_U0_img_coverlay_data_write,
    \ap_CS_fsm_reg[1]_3 ,
    pop_1,
    img_out_data_full_n,
    img_coverlay_data_empty_n,
    img_in_data_empty_n,
    \tmp_reg_681_reg[0]_0 ,
    \tmp_reg_681_reg[0]_1 ,
    start_for_Loop_loop_height_proc1921_U0_full_n,
    overlyOnMat_1080_1920_U0_ap_start,
    empty_n,
    empty_n_2);
  output pop;
  output pop_0;
  output start_once_reg;
  output \tobool18_not_i_reg_662_reg[0]_0 ;
  output [0:0]E;
  output [0:0]\ap_CS_fsm_reg[1]_0 ;
  output [2:0]Q;
  output [0:0]ap_enable_reg_pp0_iter3_reg_0;
  output push;
  output \ap_CS_fsm_reg[1]_1 ;
  output \ap_CS_fsm_reg[1]_2 ;
  output [23:0]if_din;
  output [6:0]ap_clk_0;
  output [0:0]DI;
  output [7:0]ap_clk_1;
  output [7:0]ap_clk_2;
  output [0:0]ap_clk_3;
  input ap_clk;
  input CEA2;
  input ap_rst_n_inv;
  input [7:0]B;
  input [24:0]sub_ln58_fu_238_p2;
  input [7:0]DSP_ALU_INST;
  input [31:0]out;
  input [7:0]DSP_ALU_INST_0;
  input [7:0]DSP_ALU_INST_1;
  input [7:0]DSP_ALU_INST_2;
  input [7:0]DSP_ALU_INST_3;
  input [31:0]D;
  input [7:0]S;
  input [7:0]\add14_i_reg_651_reg[15]_0 ;
  input [7:0]\add14_i_reg_651_reg[23]_0 ;
  input [7:0]\add14_i_reg_651_reg[31]_0 ;
  input [31:0]\overly_x_read_reg_640_reg[31]_0 ;
  input [7:0]\add16_i_reg_657_reg[7]_0 ;
  input [7:0]\add16_i_reg_657_reg[15]_0 ;
  input [7:0]\add16_i_reg_657_reg[23]_0 ;
  input [7:0]\add16_i_reg_657_reg[31]_0 ;
  input \tobool18_not_i_reg_662_reg[0]_1 ;
  input ap_rst_n;
  input ap_enable_reg_pp0_iter3_reg_1;
  input Loop_loop_height_proc20_U0_img_in_data_write;
  input Loop_loop_height_proc17_U0_img_coverlay_data_write;
  input \ap_CS_fsm_reg[1]_3 ;
  input pop_1;
  input img_out_data_full_n;
  input img_coverlay_data_empty_n;
  input img_in_data_empty_n;
  input \tmp_reg_681_reg[0]_0 ;
  input \tmp_reg_681_reg[0]_1 ;
  input start_for_Loop_loop_height_proc1921_U0_full_n;
  input overlyOnMat_1080_1920_U0_ap_start;
  input empty_n;
  input empty_n_2;

  wire [7:0]B;
  wire CEA2;
  wire [31:0]D;
  wire [0:0]DI;
  wire [7:0]DSP_ALU_INST;
  wire [7:0]DSP_ALU_INST_0;
  wire [7:0]DSP_ALU_INST_1;
  wire [7:0]DSP_ALU_INST_2;
  wire [7:0]DSP_ALU_INST_3;
  wire [0:0]E;
  wire Loop_loop_height_proc17_U0_img_coverlay_data_write;
  wire Loop_loop_height_proc20_U0_img_in_data_write;
  wire [2:0]Q;
  wire [7:0]S;
  wire [31:0]add14_i_fu_202_p2;
  wire add14_i_fu_202_p2_carry__0_n_10;
  wire add14_i_fu_202_p2_carry__0_n_11;
  wire add14_i_fu_202_p2_carry__0_n_4;
  wire add14_i_fu_202_p2_carry__0_n_5;
  wire add14_i_fu_202_p2_carry__0_n_6;
  wire add14_i_fu_202_p2_carry__0_n_7;
  wire add14_i_fu_202_p2_carry__0_n_8;
  wire add14_i_fu_202_p2_carry__0_n_9;
  wire add14_i_fu_202_p2_carry__1_n_10;
  wire add14_i_fu_202_p2_carry__1_n_11;
  wire add14_i_fu_202_p2_carry__1_n_4;
  wire add14_i_fu_202_p2_carry__1_n_5;
  wire add14_i_fu_202_p2_carry__1_n_6;
  wire add14_i_fu_202_p2_carry__1_n_7;
  wire add14_i_fu_202_p2_carry__1_n_8;
  wire add14_i_fu_202_p2_carry__1_n_9;
  wire add14_i_fu_202_p2_carry__2_n_10;
  wire add14_i_fu_202_p2_carry__2_n_11;
  wire add14_i_fu_202_p2_carry__2_n_5;
  wire add14_i_fu_202_p2_carry__2_n_6;
  wire add14_i_fu_202_p2_carry__2_n_7;
  wire add14_i_fu_202_p2_carry__2_n_8;
  wire add14_i_fu_202_p2_carry__2_n_9;
  wire add14_i_fu_202_p2_carry_n_10;
  wire add14_i_fu_202_p2_carry_n_11;
  wire add14_i_fu_202_p2_carry_n_4;
  wire add14_i_fu_202_p2_carry_n_5;
  wire add14_i_fu_202_p2_carry_n_6;
  wire add14_i_fu_202_p2_carry_n_7;
  wire add14_i_fu_202_p2_carry_n_8;
  wire add14_i_fu_202_p2_carry_n_9;
  wire [31:0]add14_i_reg_651;
  wire [7:0]\add14_i_reg_651_reg[15]_0 ;
  wire [7:0]\add14_i_reg_651_reg[23]_0 ;
  wire [7:0]\add14_i_reg_651_reg[31]_0 ;
  wire [31:0]add16_i_fu_208_p2;
  wire add16_i_fu_208_p2_carry__0_n_10;
  wire add16_i_fu_208_p2_carry__0_n_11;
  wire add16_i_fu_208_p2_carry__0_n_4;
  wire add16_i_fu_208_p2_carry__0_n_5;
  wire add16_i_fu_208_p2_carry__0_n_6;
  wire add16_i_fu_208_p2_carry__0_n_7;
  wire add16_i_fu_208_p2_carry__0_n_8;
  wire add16_i_fu_208_p2_carry__0_n_9;
  wire add16_i_fu_208_p2_carry__1_n_10;
  wire add16_i_fu_208_p2_carry__1_n_11;
  wire add16_i_fu_208_p2_carry__1_n_4;
  wire add16_i_fu_208_p2_carry__1_n_5;
  wire add16_i_fu_208_p2_carry__1_n_6;
  wire add16_i_fu_208_p2_carry__1_n_7;
  wire add16_i_fu_208_p2_carry__1_n_8;
  wire add16_i_fu_208_p2_carry__1_n_9;
  wire add16_i_fu_208_p2_carry__2_n_10;
  wire add16_i_fu_208_p2_carry__2_n_11;
  wire add16_i_fu_208_p2_carry__2_n_5;
  wire add16_i_fu_208_p2_carry__2_n_6;
  wire add16_i_fu_208_p2_carry__2_n_7;
  wire add16_i_fu_208_p2_carry__2_n_8;
  wire add16_i_fu_208_p2_carry__2_n_9;
  wire add16_i_fu_208_p2_carry_n_10;
  wire add16_i_fu_208_p2_carry_n_11;
  wire add16_i_fu_208_p2_carry_n_4;
  wire add16_i_fu_208_p2_carry_n_5;
  wire add16_i_fu_208_p2_carry_n_6;
  wire add16_i_fu_208_p2_carry_n_7;
  wire add16_i_fu_208_p2_carry_n_8;
  wire add16_i_fu_208_p2_carry_n_9;
  wire [31:0]add16_i_reg_657;
  wire [7:0]\add16_i_reg_657_reg[15]_0 ;
  wire [7:0]\add16_i_reg_657_reg[23]_0 ;
  wire [7:0]\add16_i_reg_657_reg[31]_0 ;
  wire [7:0]\add16_i_reg_657_reg[7]_0 ;
  wire [40:0]add_ln1350_1_fu_500_p2;
  wire add_ln1350_1_reg_7140;
  wire [40:0]add_ln1350_2_fu_532_p2;
  wire [40:0]add_ln1350_fu_468_p2;
  wire and_ln53_1_fu_406_p2;
  wire and_ln53_1_reg_700;
  wire \and_ln53_1_reg_700[0]_i_1_n_4 ;
  wire \and_ln53_1_reg_700[0]_i_3_n_4 ;
  wire and_ln53_1_reg_700_pp0_iter1_reg;
  wire \ap_CS_fsm[0]_i_1__1_n_4 ;
  wire \ap_CS_fsm[2]_i_2__0_n_4 ;
  wire \ap_CS_fsm[2]_i_3__0_n_4 ;
  wire [0:0]\ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[1]_1 ;
  wire \ap_CS_fsm_reg[1]_2 ;
  wire \ap_CS_fsm_reg[1]_3 ;
  wire [2:1]ap_NS_fsm;
  wire ap_clk;
  wire [6:0]ap_clk_0;
  wire [7:0]ap_clk_1;
  wire [7:0]ap_clk_2;
  wire [0:0]ap_clk_3;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__2_n_4;
  wire ap_enable_reg_pp0_iter1_i_1__1_n_4;
  wire ap_enable_reg_pp0_iter1_reg_n_4;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_i_1__0_n_4;
  wire ap_enable_reg_pp0_iter3_i_1_n_4;
  wire [0:0]ap_enable_reg_pp0_iter3_reg_0;
  wire ap_enable_reg_pp0_iter3_reg_1;
  wire ap_enable_reg_pp0_iter3_reg_n_4;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire cmp19_not_i_fu_268_p2;
  wire cmp19_not_i_fu_268_p2_carry__0_i_10_n_4;
  wire cmp19_not_i_fu_268_p2_carry__0_i_11_n_4;
  wire cmp19_not_i_fu_268_p2_carry__0_i_12_n_4;
  wire cmp19_not_i_fu_268_p2_carry__0_i_13_n_4;
  wire cmp19_not_i_fu_268_p2_carry__0_i_14_n_4;
  wire cmp19_not_i_fu_268_p2_carry__0_i_15_n_4;
  wire cmp19_not_i_fu_268_p2_carry__0_i_16_n_4;
  wire cmp19_not_i_fu_268_p2_carry__0_i_1_n_4;
  wire cmp19_not_i_fu_268_p2_carry__0_i_2_n_4;
  wire cmp19_not_i_fu_268_p2_carry__0_i_3_n_4;
  wire cmp19_not_i_fu_268_p2_carry__0_i_4_n_4;
  wire cmp19_not_i_fu_268_p2_carry__0_i_5_n_4;
  wire cmp19_not_i_fu_268_p2_carry__0_i_6_n_4;
  wire cmp19_not_i_fu_268_p2_carry__0_i_7_n_4;
  wire cmp19_not_i_fu_268_p2_carry__0_i_8_n_4;
  wire cmp19_not_i_fu_268_p2_carry__0_i_9_n_4;
  wire cmp19_not_i_fu_268_p2_carry__0_n_10;
  wire cmp19_not_i_fu_268_p2_carry__0_n_11;
  wire cmp19_not_i_fu_268_p2_carry__0_n_5;
  wire cmp19_not_i_fu_268_p2_carry__0_n_6;
  wire cmp19_not_i_fu_268_p2_carry__0_n_7;
  wire cmp19_not_i_fu_268_p2_carry__0_n_8;
  wire cmp19_not_i_fu_268_p2_carry__0_n_9;
  wire cmp19_not_i_fu_268_p2_carry_i_10_n_4;
  wire cmp19_not_i_fu_268_p2_carry_i_11_n_4;
  wire cmp19_not_i_fu_268_p2_carry_i_12_n_4;
  wire cmp19_not_i_fu_268_p2_carry_i_13_n_4;
  wire cmp19_not_i_fu_268_p2_carry_i_14_n_4;
  wire cmp19_not_i_fu_268_p2_carry_i_15_n_4;
  wire cmp19_not_i_fu_268_p2_carry_i_16_n_4;
  wire cmp19_not_i_fu_268_p2_carry_i_1_n_4;
  wire cmp19_not_i_fu_268_p2_carry_i_2_n_4;
  wire cmp19_not_i_fu_268_p2_carry_i_3_n_4;
  wire cmp19_not_i_fu_268_p2_carry_i_4_n_4;
  wire cmp19_not_i_fu_268_p2_carry_i_5_n_4;
  wire cmp19_not_i_fu_268_p2_carry_i_6_n_4;
  wire cmp19_not_i_fu_268_p2_carry_i_7_n_4;
  wire cmp19_not_i_fu_268_p2_carry_i_8_n_4;
  wire cmp19_not_i_fu_268_p2_carry_i_9_n_4;
  wire cmp19_not_i_fu_268_p2_carry_n_10;
  wire cmp19_not_i_fu_268_p2_carry_n_11;
  wire cmp19_not_i_fu_268_p2_carry_n_4;
  wire cmp19_not_i_fu_268_p2_carry_n_5;
  wire cmp19_not_i_fu_268_p2_carry_n_6;
  wire cmp19_not_i_fu_268_p2_carry_n_7;
  wire cmp19_not_i_fu_268_p2_carry_n_8;
  wire cmp19_not_i_fu_268_p2_carry_n_9;
  wire cmp19_not_i_mid1_fu_326_p2;
  wire cmp19_not_i_mid1_fu_326_p2_carry__0_i_10_n_4;
  wire cmp19_not_i_mid1_fu_326_p2_carry__0_i_11_n_4;
  wire cmp19_not_i_mid1_fu_326_p2_carry__0_i_12_n_4;
  wire cmp19_not_i_mid1_fu_326_p2_carry__0_i_13_n_4;
  wire cmp19_not_i_mid1_fu_326_p2_carry__0_i_14_n_4;
  wire cmp19_not_i_mid1_fu_326_p2_carry__0_i_15_n_4;
  wire cmp19_not_i_mid1_fu_326_p2_carry__0_i_16_n_4;
  wire cmp19_not_i_mid1_fu_326_p2_carry__0_i_1_n_4;
  wire cmp19_not_i_mid1_fu_326_p2_carry__0_i_2_n_4;
  wire cmp19_not_i_mid1_fu_326_p2_carry__0_i_3_n_4;
  wire cmp19_not_i_mid1_fu_326_p2_carry__0_i_4_n_4;
  wire cmp19_not_i_mid1_fu_326_p2_carry__0_i_5_n_4;
  wire cmp19_not_i_mid1_fu_326_p2_carry__0_i_6_n_4;
  wire cmp19_not_i_mid1_fu_326_p2_carry__0_i_7_n_4;
  wire cmp19_not_i_mid1_fu_326_p2_carry__0_i_8_n_4;
  wire cmp19_not_i_mid1_fu_326_p2_carry__0_i_9_n_4;
  wire cmp19_not_i_mid1_fu_326_p2_carry__0_n_10;
  wire cmp19_not_i_mid1_fu_326_p2_carry__0_n_11;
  wire cmp19_not_i_mid1_fu_326_p2_carry__0_n_5;
  wire cmp19_not_i_mid1_fu_326_p2_carry__0_n_6;
  wire cmp19_not_i_mid1_fu_326_p2_carry__0_n_7;
  wire cmp19_not_i_mid1_fu_326_p2_carry__0_n_8;
  wire cmp19_not_i_mid1_fu_326_p2_carry__0_n_9;
  wire cmp19_not_i_mid1_fu_326_p2_carry_i_10_n_4;
  wire cmp19_not_i_mid1_fu_326_p2_carry_i_11_n_4;
  wire cmp19_not_i_mid1_fu_326_p2_carry_i_12_n_4;
  wire cmp19_not_i_mid1_fu_326_p2_carry_i_13_n_4;
  wire cmp19_not_i_mid1_fu_326_p2_carry_i_14_n_4;
  wire cmp19_not_i_mid1_fu_326_p2_carry_i_15_n_4;
  wire cmp19_not_i_mid1_fu_326_p2_carry_i_16_n_4;
  wire cmp19_not_i_mid1_fu_326_p2_carry_i_1_n_4;
  wire cmp19_not_i_mid1_fu_326_p2_carry_i_2_n_4;
  wire cmp19_not_i_mid1_fu_326_p2_carry_i_3_n_4;
  wire cmp19_not_i_mid1_fu_326_p2_carry_i_4_n_4;
  wire cmp19_not_i_mid1_fu_326_p2_carry_i_5_n_4;
  wire cmp19_not_i_mid1_fu_326_p2_carry_i_6_n_4;
  wire cmp19_not_i_mid1_fu_326_p2_carry_i_7_n_4;
  wire cmp19_not_i_mid1_fu_326_p2_carry_i_8_n_4;
  wire cmp19_not_i_mid1_fu_326_p2_carry_i_9_n_4;
  wire cmp19_not_i_mid1_fu_326_p2_carry_n_10;
  wire cmp19_not_i_mid1_fu_326_p2_carry_n_11;
  wire cmp19_not_i_mid1_fu_326_p2_carry_n_4;
  wire cmp19_not_i_mid1_fu_326_p2_carry_n_5;
  wire cmp19_not_i_mid1_fu_326_p2_carry_n_6;
  wire cmp19_not_i_mid1_fu_326_p2_carry_n_7;
  wire cmp19_not_i_mid1_fu_326_p2_carry_n_8;
  wire cmp19_not_i_mid1_fu_326_p2_carry_n_9;
  wire [10:0]col_1_fu_412_p2;
  wire col_reg_171;
  wire col_reg_1710;
  wire \col_reg_171[10]_i_10_n_4 ;
  wire \col_reg_171[10]_i_11_n_4 ;
  wire \col_reg_171[10]_i_12_n_4 ;
  wire \col_reg_171[10]_i_5_n_4 ;
  wire \col_reg_171[10]_i_6_n_4 ;
  wire \col_reg_171[10]_i_7_n_4 ;
  wire \col_reg_171[10]_i_9_n_4 ;
  wire \col_reg_171[7]_i_1_n_4 ;
  wire \col_reg_171[8]_i_2_n_4 ;
  wire \col_reg_171_reg_n_4_[0] ;
  wire \col_reg_171_reg_n_4_[10] ;
  wire \col_reg_171_reg_n_4_[1] ;
  wire \col_reg_171_reg_n_4_[2] ;
  wire \col_reg_171_reg_n_4_[3] ;
  wire \col_reg_171_reg_n_4_[4] ;
  wire \col_reg_171_reg_n_4_[5] ;
  wire \col_reg_171_reg_n_4_[6] ;
  wire \col_reg_171_reg_n_4_[7] ;
  wire \col_reg_171_reg_n_4_[8] ;
  wire \col_reg_171_reg_n_4_[9] ;
  wire empty_n;
  wire empty_n_2;
  wire icmp_ln45_fu_290_p2;
  wire icmp_ln45_reg_686;
  wire \icmp_ln45_reg_686[0]_i_4_n_4 ;
  wire \icmp_ln45_reg_686[0]_i_5_n_4 ;
  wire \icmp_ln45_reg_686[0]_i_6_n_4 ;
  wire \icmp_ln45_reg_686[0]_i_8_n_4 ;
  wire icmp_ln45_reg_686_pp0_iter1_reg;
  wire icmp_ln45_reg_686_pp0_iter2_reg;
  wire \icmp_ln45_reg_686_pp0_iter2_reg[0]_i_1_n_4 ;
  wire icmp_ln53_1_fu_395_p2;
  wire icmp_ln53_1_fu_395_p2_carry__0_i_10_n_4;
  wire icmp_ln53_1_fu_395_p2_carry__0_i_11_n_4;
  wire icmp_ln53_1_fu_395_p2_carry__0_i_12_n_4;
  wire icmp_ln53_1_fu_395_p2_carry__0_i_13_n_4;
  wire icmp_ln53_1_fu_395_p2_carry__0_i_14_n_4;
  wire icmp_ln53_1_fu_395_p2_carry__0_i_15_n_4;
  wire icmp_ln53_1_fu_395_p2_carry__0_i_16_n_4;
  wire icmp_ln53_1_fu_395_p2_carry__0_i_1_n_4;
  wire icmp_ln53_1_fu_395_p2_carry__0_i_2_n_4;
  wire icmp_ln53_1_fu_395_p2_carry__0_i_3_n_4;
  wire icmp_ln53_1_fu_395_p2_carry__0_i_4_n_4;
  wire icmp_ln53_1_fu_395_p2_carry__0_i_5_n_4;
  wire icmp_ln53_1_fu_395_p2_carry__0_i_6_n_4;
  wire icmp_ln53_1_fu_395_p2_carry__0_i_7_n_4;
  wire icmp_ln53_1_fu_395_p2_carry__0_i_8_n_4;
  wire icmp_ln53_1_fu_395_p2_carry__0_i_9_n_4;
  wire icmp_ln53_1_fu_395_p2_carry__0_n_10;
  wire icmp_ln53_1_fu_395_p2_carry__0_n_11;
  wire icmp_ln53_1_fu_395_p2_carry__0_n_5;
  wire icmp_ln53_1_fu_395_p2_carry__0_n_6;
  wire icmp_ln53_1_fu_395_p2_carry__0_n_7;
  wire icmp_ln53_1_fu_395_p2_carry__0_n_8;
  wire icmp_ln53_1_fu_395_p2_carry__0_n_9;
  wire icmp_ln53_1_fu_395_p2_carry_i_10_n_4;
  wire icmp_ln53_1_fu_395_p2_carry_i_11_n_4;
  wire icmp_ln53_1_fu_395_p2_carry_i_12_n_4;
  wire icmp_ln53_1_fu_395_p2_carry_i_13_n_4;
  wire icmp_ln53_1_fu_395_p2_carry_i_14_n_4;
  wire icmp_ln53_1_fu_395_p2_carry_i_15_n_4;
  wire icmp_ln53_1_fu_395_p2_carry_i_16_n_4;
  wire icmp_ln53_1_fu_395_p2_carry_i_1_n_4;
  wire icmp_ln53_1_fu_395_p2_carry_i_2_n_4;
  wire icmp_ln53_1_fu_395_p2_carry_i_3_n_4;
  wire icmp_ln53_1_fu_395_p2_carry_i_4_n_4;
  wire icmp_ln53_1_fu_395_p2_carry_i_5_n_4;
  wire icmp_ln53_1_fu_395_p2_carry_i_6_n_4;
  wire icmp_ln53_1_fu_395_p2_carry_i_7_n_4;
  wire icmp_ln53_1_fu_395_p2_carry_i_8_n_4;
  wire icmp_ln53_1_fu_395_p2_carry_i_9_n_4;
  wire icmp_ln53_1_fu_395_p2_carry_n_10;
  wire icmp_ln53_1_fu_395_p2_carry_n_11;
  wire icmp_ln53_1_fu_395_p2_carry_n_4;
  wire icmp_ln53_1_fu_395_p2_carry_n_5;
  wire icmp_ln53_1_fu_395_p2_carry_n_6;
  wire icmp_ln53_1_fu_395_p2_carry_n_7;
  wire icmp_ln53_1_fu_395_p2_carry_n_8;
  wire icmp_ln53_1_fu_395_p2_carry_n_9;
  wire icmp_ln53_fu_384_p2;
  wire icmp_ln53_fu_384_p2_carry__0_i_10_n_4;
  wire icmp_ln53_fu_384_p2_carry__0_i_11_n_4;
  wire icmp_ln53_fu_384_p2_carry__0_i_12_n_4;
  wire icmp_ln53_fu_384_p2_carry__0_i_13_n_4;
  wire icmp_ln53_fu_384_p2_carry__0_i_14_n_4;
  wire icmp_ln53_fu_384_p2_carry__0_i_15_n_4;
  wire icmp_ln53_fu_384_p2_carry__0_i_16_n_4;
  wire icmp_ln53_fu_384_p2_carry__0_i_1_n_4;
  wire icmp_ln53_fu_384_p2_carry__0_i_2_n_4;
  wire icmp_ln53_fu_384_p2_carry__0_i_3_n_4;
  wire icmp_ln53_fu_384_p2_carry__0_i_4_n_4;
  wire icmp_ln53_fu_384_p2_carry__0_i_5_n_4;
  wire icmp_ln53_fu_384_p2_carry__0_i_6_n_4;
  wire icmp_ln53_fu_384_p2_carry__0_i_7_n_4;
  wire icmp_ln53_fu_384_p2_carry__0_i_8_n_4;
  wire icmp_ln53_fu_384_p2_carry__0_i_9_n_4;
  wire icmp_ln53_fu_384_p2_carry__0_n_10;
  wire icmp_ln53_fu_384_p2_carry__0_n_11;
  wire icmp_ln53_fu_384_p2_carry__0_n_5;
  wire icmp_ln53_fu_384_p2_carry__0_n_6;
  wire icmp_ln53_fu_384_p2_carry__0_n_7;
  wire icmp_ln53_fu_384_p2_carry__0_n_8;
  wire icmp_ln53_fu_384_p2_carry__0_n_9;
  wire icmp_ln53_fu_384_p2_carry_i_10_n_4;
  wire icmp_ln53_fu_384_p2_carry_i_11_n_4;
  wire icmp_ln53_fu_384_p2_carry_i_12_n_4;
  wire icmp_ln53_fu_384_p2_carry_i_13_n_4;
  wire icmp_ln53_fu_384_p2_carry_i_14_n_4;
  wire icmp_ln53_fu_384_p2_carry_i_15_n_4;
  wire icmp_ln53_fu_384_p2_carry_i_16_n_4;
  wire icmp_ln53_fu_384_p2_carry_i_1_n_4;
  wire icmp_ln53_fu_384_p2_carry_i_2_n_4;
  wire icmp_ln53_fu_384_p2_carry_i_3_n_4;
  wire icmp_ln53_fu_384_p2_carry_i_4_n_4;
  wire icmp_ln53_fu_384_p2_carry_i_5_n_4;
  wire icmp_ln53_fu_384_p2_carry_i_6_n_4;
  wire icmp_ln53_fu_384_p2_carry_i_7_n_4;
  wire icmp_ln53_fu_384_p2_carry_i_8_n_4;
  wire icmp_ln53_fu_384_p2_carry_i_9_n_4;
  wire icmp_ln53_fu_384_p2_carry_n_10;
  wire icmp_ln53_fu_384_p2_carry_n_11;
  wire icmp_ln53_fu_384_p2_carry_n_4;
  wire icmp_ln53_fu_384_p2_carry_n_5;
  wire icmp_ln53_fu_384_p2_carry_n_6;
  wire icmp_ln53_fu_384_p2_carry_n_7;
  wire icmp_ln53_fu_384_p2_carry_n_8;
  wire icmp_ln53_fu_384_p2_carry_n_9;
  wire [23:0]if_din;
  wire img_coverlay_data_empty_n;
  wire img_in_data_empty_n;
  wire img_out_data_full_n;
  wire \indvar_flatten_reg_149[0]_i_2_n_4 ;
  wire [20:0]indvar_flatten_reg_149_reg;
  wire \indvar_flatten_reg_149_reg[0]_i_1_n_10 ;
  wire \indvar_flatten_reg_149_reg[0]_i_1_n_11 ;
  wire \indvar_flatten_reg_149_reg[0]_i_1_n_12 ;
  wire \indvar_flatten_reg_149_reg[0]_i_1_n_13 ;
  wire \indvar_flatten_reg_149_reg[0]_i_1_n_14 ;
  wire \indvar_flatten_reg_149_reg[0]_i_1_n_15 ;
  wire \indvar_flatten_reg_149_reg[0]_i_1_n_16 ;
  wire \indvar_flatten_reg_149_reg[0]_i_1_n_17 ;
  wire \indvar_flatten_reg_149_reg[0]_i_1_n_18 ;
  wire \indvar_flatten_reg_149_reg[0]_i_1_n_19 ;
  wire \indvar_flatten_reg_149_reg[0]_i_1_n_4 ;
  wire \indvar_flatten_reg_149_reg[0]_i_1_n_5 ;
  wire \indvar_flatten_reg_149_reg[0]_i_1_n_6 ;
  wire \indvar_flatten_reg_149_reg[0]_i_1_n_7 ;
  wire \indvar_flatten_reg_149_reg[0]_i_1_n_8 ;
  wire \indvar_flatten_reg_149_reg[0]_i_1_n_9 ;
  wire \indvar_flatten_reg_149_reg[16]_i_1_n_10 ;
  wire \indvar_flatten_reg_149_reg[16]_i_1_n_11 ;
  wire \indvar_flatten_reg_149_reg[16]_i_1_n_15 ;
  wire \indvar_flatten_reg_149_reg[16]_i_1_n_16 ;
  wire \indvar_flatten_reg_149_reg[16]_i_1_n_17 ;
  wire \indvar_flatten_reg_149_reg[16]_i_1_n_18 ;
  wire \indvar_flatten_reg_149_reg[16]_i_1_n_19 ;
  wire \indvar_flatten_reg_149_reg[16]_i_1_n_8 ;
  wire \indvar_flatten_reg_149_reg[16]_i_1_n_9 ;
  wire \indvar_flatten_reg_149_reg[8]_i_1_n_10 ;
  wire \indvar_flatten_reg_149_reg[8]_i_1_n_11 ;
  wire \indvar_flatten_reg_149_reg[8]_i_1_n_12 ;
  wire \indvar_flatten_reg_149_reg[8]_i_1_n_13 ;
  wire \indvar_flatten_reg_149_reg[8]_i_1_n_14 ;
  wire \indvar_flatten_reg_149_reg[8]_i_1_n_15 ;
  wire \indvar_flatten_reg_149_reg[8]_i_1_n_16 ;
  wire \indvar_flatten_reg_149_reg[8]_i_1_n_17 ;
  wire \indvar_flatten_reg_149_reg[8]_i_1_n_18 ;
  wire \indvar_flatten_reg_149_reg[8]_i_1_n_19 ;
  wire \indvar_flatten_reg_149_reg[8]_i_1_n_4 ;
  wire \indvar_flatten_reg_149_reg[8]_i_1_n_5 ;
  wire \indvar_flatten_reg_149_reg[8]_i_1_n_6 ;
  wire \indvar_flatten_reg_149_reg[8]_i_1_n_7 ;
  wire \indvar_flatten_reg_149_reg[8]_i_1_n_8 ;
  wire \indvar_flatten_reg_149_reg[8]_i_1_n_9 ;
  wire mul_41ns_43ns_57_1_1_U56_n_10;
  wire mul_41ns_43ns_57_1_1_U56_n_100;
  wire mul_41ns_43ns_57_1_1_U56_n_101;
  wire mul_41ns_43ns_57_1_1_U56_n_102;
  wire mul_41ns_43ns_57_1_1_U56_n_103;
  wire mul_41ns_43ns_57_1_1_U56_n_104;
  wire mul_41ns_43ns_57_1_1_U56_n_105;
  wire mul_41ns_43ns_57_1_1_U56_n_106;
  wire mul_41ns_43ns_57_1_1_U56_n_107;
  wire mul_41ns_43ns_57_1_1_U56_n_108;
  wire mul_41ns_43ns_57_1_1_U56_n_109;
  wire mul_41ns_43ns_57_1_1_U56_n_11;
  wire mul_41ns_43ns_57_1_1_U56_n_110;
  wire mul_41ns_43ns_57_1_1_U56_n_111;
  wire mul_41ns_43ns_57_1_1_U56_n_112;
  wire mul_41ns_43ns_57_1_1_U56_n_113;
  wire mul_41ns_43ns_57_1_1_U56_n_114;
  wire mul_41ns_43ns_57_1_1_U56_n_115;
  wire mul_41ns_43ns_57_1_1_U56_n_116;
  wire mul_41ns_43ns_57_1_1_U56_n_117;
  wire mul_41ns_43ns_57_1_1_U56_n_12;
  wire mul_41ns_43ns_57_1_1_U56_n_13;
  wire mul_41ns_43ns_57_1_1_U56_n_14;
  wire mul_41ns_43ns_57_1_1_U56_n_15;
  wire mul_41ns_43ns_57_1_1_U56_n_16;
  wire mul_41ns_43ns_57_1_1_U56_n_17;
  wire mul_41ns_43ns_57_1_1_U56_n_18;
  wire mul_41ns_43ns_57_1_1_U56_n_19;
  wire mul_41ns_43ns_57_1_1_U56_n_20;
  wire mul_41ns_43ns_57_1_1_U56_n_21;
  wire mul_41ns_43ns_57_1_1_U56_n_22;
  wire mul_41ns_43ns_57_1_1_U56_n_23;
  wire mul_41ns_43ns_57_1_1_U56_n_24;
  wire mul_41ns_43ns_57_1_1_U56_n_25;
  wire mul_41ns_43ns_57_1_1_U56_n_26;
  wire mul_41ns_43ns_57_1_1_U56_n_27;
  wire mul_41ns_43ns_57_1_1_U56_n_28;
  wire mul_41ns_43ns_57_1_1_U56_n_29;
  wire mul_41ns_43ns_57_1_1_U56_n_30;
  wire mul_41ns_43ns_57_1_1_U56_n_31;
  wire mul_41ns_43ns_57_1_1_U56_n_32;
  wire mul_41ns_43ns_57_1_1_U56_n_33;
  wire mul_41ns_43ns_57_1_1_U56_n_34;
  wire mul_41ns_43ns_57_1_1_U56_n_35;
  wire mul_41ns_43ns_57_1_1_U56_n_36;
  wire mul_41ns_43ns_57_1_1_U56_n_37;
  wire mul_41ns_43ns_57_1_1_U56_n_38;
  wire mul_41ns_43ns_57_1_1_U56_n_39;
  wire mul_41ns_43ns_57_1_1_U56_n_4;
  wire mul_41ns_43ns_57_1_1_U56_n_40;
  wire mul_41ns_43ns_57_1_1_U56_n_41;
  wire mul_41ns_43ns_57_1_1_U56_n_42;
  wire mul_41ns_43ns_57_1_1_U56_n_43;
  wire mul_41ns_43ns_57_1_1_U56_n_44;
  wire mul_41ns_43ns_57_1_1_U56_n_45;
  wire mul_41ns_43ns_57_1_1_U56_n_46;
  wire mul_41ns_43ns_57_1_1_U56_n_47;
  wire mul_41ns_43ns_57_1_1_U56_n_48;
  wire mul_41ns_43ns_57_1_1_U56_n_49;
  wire mul_41ns_43ns_57_1_1_U56_n_5;
  wire mul_41ns_43ns_57_1_1_U56_n_50;
  wire mul_41ns_43ns_57_1_1_U56_n_51;
  wire mul_41ns_43ns_57_1_1_U56_n_52;
  wire mul_41ns_43ns_57_1_1_U56_n_53;
  wire mul_41ns_43ns_57_1_1_U56_n_54;
  wire mul_41ns_43ns_57_1_1_U56_n_55;
  wire mul_41ns_43ns_57_1_1_U56_n_56;
  wire mul_41ns_43ns_57_1_1_U56_n_57;
  wire mul_41ns_43ns_57_1_1_U56_n_58;
  wire mul_41ns_43ns_57_1_1_U56_n_59;
  wire mul_41ns_43ns_57_1_1_U56_n_6;
  wire mul_41ns_43ns_57_1_1_U56_n_60;
  wire mul_41ns_43ns_57_1_1_U56_n_61;
  wire mul_41ns_43ns_57_1_1_U56_n_62;
  wire mul_41ns_43ns_57_1_1_U56_n_63;
  wire mul_41ns_43ns_57_1_1_U56_n_64;
  wire mul_41ns_43ns_57_1_1_U56_n_65;
  wire mul_41ns_43ns_57_1_1_U56_n_66;
  wire mul_41ns_43ns_57_1_1_U56_n_67;
  wire mul_41ns_43ns_57_1_1_U56_n_68;
  wire mul_41ns_43ns_57_1_1_U56_n_69;
  wire mul_41ns_43ns_57_1_1_U56_n_7;
  wire mul_41ns_43ns_57_1_1_U56_n_70;
  wire mul_41ns_43ns_57_1_1_U56_n_71;
  wire mul_41ns_43ns_57_1_1_U56_n_72;
  wire mul_41ns_43ns_57_1_1_U56_n_73;
  wire mul_41ns_43ns_57_1_1_U56_n_74;
  wire mul_41ns_43ns_57_1_1_U56_n_75;
  wire mul_41ns_43ns_57_1_1_U56_n_76;
  wire mul_41ns_43ns_57_1_1_U56_n_77;
  wire mul_41ns_43ns_57_1_1_U56_n_78;
  wire mul_41ns_43ns_57_1_1_U56_n_79;
  wire mul_41ns_43ns_57_1_1_U56_n_8;
  wire mul_41ns_43ns_57_1_1_U56_n_80;
  wire mul_41ns_43ns_57_1_1_U56_n_81;
  wire mul_41ns_43ns_57_1_1_U56_n_82;
  wire mul_41ns_43ns_57_1_1_U56_n_83;
  wire mul_41ns_43ns_57_1_1_U56_n_84;
  wire mul_41ns_43ns_57_1_1_U56_n_85;
  wire mul_41ns_43ns_57_1_1_U56_n_86;
  wire mul_41ns_43ns_57_1_1_U56_n_87;
  wire mul_41ns_43ns_57_1_1_U56_n_88;
  wire mul_41ns_43ns_57_1_1_U56_n_89;
  wire mul_41ns_43ns_57_1_1_U56_n_9;
  wire mul_41ns_43ns_57_1_1_U56_n_90;
  wire mul_41ns_43ns_57_1_1_U56_n_91;
  wire mul_41ns_43ns_57_1_1_U56_n_92;
  wire mul_41ns_43ns_57_1_1_U56_n_93;
  wire mul_41ns_43ns_57_1_1_U56_n_94;
  wire mul_41ns_43ns_57_1_1_U56_n_95;
  wire mul_41ns_43ns_57_1_1_U56_n_96;
  wire mul_41ns_43ns_57_1_1_U56_n_97;
  wire mul_41ns_43ns_57_1_1_U56_n_98;
  wire mul_41ns_43ns_57_1_1_U56_n_99;
  wire mul_41ns_43ns_57_1_1_U57_n_10;
  wire mul_41ns_43ns_57_1_1_U57_n_100;
  wire mul_41ns_43ns_57_1_1_U57_n_101;
  wire mul_41ns_43ns_57_1_1_U57_n_102;
  wire mul_41ns_43ns_57_1_1_U57_n_103;
  wire mul_41ns_43ns_57_1_1_U57_n_104;
  wire mul_41ns_43ns_57_1_1_U57_n_105;
  wire mul_41ns_43ns_57_1_1_U57_n_106;
  wire mul_41ns_43ns_57_1_1_U57_n_107;
  wire mul_41ns_43ns_57_1_1_U57_n_108;
  wire mul_41ns_43ns_57_1_1_U57_n_109;
  wire mul_41ns_43ns_57_1_1_U57_n_11;
  wire mul_41ns_43ns_57_1_1_U57_n_110;
  wire mul_41ns_43ns_57_1_1_U57_n_111;
  wire mul_41ns_43ns_57_1_1_U57_n_112;
  wire mul_41ns_43ns_57_1_1_U57_n_113;
  wire mul_41ns_43ns_57_1_1_U57_n_114;
  wire mul_41ns_43ns_57_1_1_U57_n_115;
  wire mul_41ns_43ns_57_1_1_U57_n_116;
  wire mul_41ns_43ns_57_1_1_U57_n_117;
  wire mul_41ns_43ns_57_1_1_U57_n_12;
  wire mul_41ns_43ns_57_1_1_U57_n_13;
  wire mul_41ns_43ns_57_1_1_U57_n_14;
  wire mul_41ns_43ns_57_1_1_U57_n_15;
  wire mul_41ns_43ns_57_1_1_U57_n_16;
  wire mul_41ns_43ns_57_1_1_U57_n_17;
  wire mul_41ns_43ns_57_1_1_U57_n_18;
  wire mul_41ns_43ns_57_1_1_U57_n_19;
  wire mul_41ns_43ns_57_1_1_U57_n_20;
  wire mul_41ns_43ns_57_1_1_U57_n_21;
  wire mul_41ns_43ns_57_1_1_U57_n_22;
  wire mul_41ns_43ns_57_1_1_U57_n_23;
  wire mul_41ns_43ns_57_1_1_U57_n_24;
  wire mul_41ns_43ns_57_1_1_U57_n_25;
  wire mul_41ns_43ns_57_1_1_U57_n_26;
  wire mul_41ns_43ns_57_1_1_U57_n_27;
  wire mul_41ns_43ns_57_1_1_U57_n_28;
  wire mul_41ns_43ns_57_1_1_U57_n_29;
  wire mul_41ns_43ns_57_1_1_U57_n_30;
  wire mul_41ns_43ns_57_1_1_U57_n_31;
  wire mul_41ns_43ns_57_1_1_U57_n_32;
  wire mul_41ns_43ns_57_1_1_U57_n_33;
  wire mul_41ns_43ns_57_1_1_U57_n_34;
  wire mul_41ns_43ns_57_1_1_U57_n_35;
  wire mul_41ns_43ns_57_1_1_U57_n_36;
  wire mul_41ns_43ns_57_1_1_U57_n_37;
  wire mul_41ns_43ns_57_1_1_U57_n_38;
  wire mul_41ns_43ns_57_1_1_U57_n_39;
  wire mul_41ns_43ns_57_1_1_U57_n_4;
  wire mul_41ns_43ns_57_1_1_U57_n_40;
  wire mul_41ns_43ns_57_1_1_U57_n_41;
  wire mul_41ns_43ns_57_1_1_U57_n_42;
  wire mul_41ns_43ns_57_1_1_U57_n_43;
  wire mul_41ns_43ns_57_1_1_U57_n_44;
  wire mul_41ns_43ns_57_1_1_U57_n_45;
  wire mul_41ns_43ns_57_1_1_U57_n_46;
  wire mul_41ns_43ns_57_1_1_U57_n_47;
  wire mul_41ns_43ns_57_1_1_U57_n_48;
  wire mul_41ns_43ns_57_1_1_U57_n_49;
  wire mul_41ns_43ns_57_1_1_U57_n_5;
  wire mul_41ns_43ns_57_1_1_U57_n_50;
  wire mul_41ns_43ns_57_1_1_U57_n_51;
  wire mul_41ns_43ns_57_1_1_U57_n_52;
  wire mul_41ns_43ns_57_1_1_U57_n_53;
  wire mul_41ns_43ns_57_1_1_U57_n_54;
  wire mul_41ns_43ns_57_1_1_U57_n_55;
  wire mul_41ns_43ns_57_1_1_U57_n_56;
  wire mul_41ns_43ns_57_1_1_U57_n_57;
  wire mul_41ns_43ns_57_1_1_U57_n_58;
  wire mul_41ns_43ns_57_1_1_U57_n_59;
  wire mul_41ns_43ns_57_1_1_U57_n_6;
  wire mul_41ns_43ns_57_1_1_U57_n_60;
  wire mul_41ns_43ns_57_1_1_U57_n_61;
  wire mul_41ns_43ns_57_1_1_U57_n_62;
  wire mul_41ns_43ns_57_1_1_U57_n_63;
  wire mul_41ns_43ns_57_1_1_U57_n_64;
  wire mul_41ns_43ns_57_1_1_U57_n_65;
  wire mul_41ns_43ns_57_1_1_U57_n_66;
  wire mul_41ns_43ns_57_1_1_U57_n_67;
  wire mul_41ns_43ns_57_1_1_U57_n_68;
  wire mul_41ns_43ns_57_1_1_U57_n_69;
  wire mul_41ns_43ns_57_1_1_U57_n_7;
  wire mul_41ns_43ns_57_1_1_U57_n_70;
  wire mul_41ns_43ns_57_1_1_U57_n_71;
  wire mul_41ns_43ns_57_1_1_U57_n_72;
  wire mul_41ns_43ns_57_1_1_U57_n_73;
  wire mul_41ns_43ns_57_1_1_U57_n_74;
  wire mul_41ns_43ns_57_1_1_U57_n_75;
  wire mul_41ns_43ns_57_1_1_U57_n_76;
  wire mul_41ns_43ns_57_1_1_U57_n_77;
  wire mul_41ns_43ns_57_1_1_U57_n_78;
  wire mul_41ns_43ns_57_1_1_U57_n_79;
  wire mul_41ns_43ns_57_1_1_U57_n_8;
  wire mul_41ns_43ns_57_1_1_U57_n_80;
  wire mul_41ns_43ns_57_1_1_U57_n_81;
  wire mul_41ns_43ns_57_1_1_U57_n_82;
  wire mul_41ns_43ns_57_1_1_U57_n_83;
  wire mul_41ns_43ns_57_1_1_U57_n_84;
  wire mul_41ns_43ns_57_1_1_U57_n_85;
  wire mul_41ns_43ns_57_1_1_U57_n_86;
  wire mul_41ns_43ns_57_1_1_U57_n_87;
  wire mul_41ns_43ns_57_1_1_U57_n_88;
  wire mul_41ns_43ns_57_1_1_U57_n_89;
  wire mul_41ns_43ns_57_1_1_U57_n_9;
  wire mul_41ns_43ns_57_1_1_U57_n_90;
  wire mul_41ns_43ns_57_1_1_U57_n_91;
  wire mul_41ns_43ns_57_1_1_U57_n_92;
  wire mul_41ns_43ns_57_1_1_U57_n_93;
  wire mul_41ns_43ns_57_1_1_U57_n_94;
  wire mul_41ns_43ns_57_1_1_U57_n_95;
  wire mul_41ns_43ns_57_1_1_U57_n_96;
  wire mul_41ns_43ns_57_1_1_U57_n_97;
  wire mul_41ns_43ns_57_1_1_U57_n_98;
  wire mul_41ns_43ns_57_1_1_U57_n_99;
  wire mul_41ns_43ns_57_1_1_U58_n_10;
  wire mul_41ns_43ns_57_1_1_U58_n_100;
  wire mul_41ns_43ns_57_1_1_U58_n_101;
  wire mul_41ns_43ns_57_1_1_U58_n_102;
  wire mul_41ns_43ns_57_1_1_U58_n_103;
  wire mul_41ns_43ns_57_1_1_U58_n_104;
  wire mul_41ns_43ns_57_1_1_U58_n_105;
  wire mul_41ns_43ns_57_1_1_U58_n_106;
  wire mul_41ns_43ns_57_1_1_U58_n_107;
  wire mul_41ns_43ns_57_1_1_U58_n_108;
  wire mul_41ns_43ns_57_1_1_U58_n_109;
  wire mul_41ns_43ns_57_1_1_U58_n_11;
  wire mul_41ns_43ns_57_1_1_U58_n_110;
  wire mul_41ns_43ns_57_1_1_U58_n_111;
  wire mul_41ns_43ns_57_1_1_U58_n_112;
  wire mul_41ns_43ns_57_1_1_U58_n_113;
  wire mul_41ns_43ns_57_1_1_U58_n_114;
  wire mul_41ns_43ns_57_1_1_U58_n_115;
  wire mul_41ns_43ns_57_1_1_U58_n_116;
  wire mul_41ns_43ns_57_1_1_U58_n_117;
  wire mul_41ns_43ns_57_1_1_U58_n_118;
  wire mul_41ns_43ns_57_1_1_U58_n_119;
  wire mul_41ns_43ns_57_1_1_U58_n_12;
  wire mul_41ns_43ns_57_1_1_U58_n_13;
  wire mul_41ns_43ns_57_1_1_U58_n_14;
  wire mul_41ns_43ns_57_1_1_U58_n_15;
  wire mul_41ns_43ns_57_1_1_U58_n_16;
  wire mul_41ns_43ns_57_1_1_U58_n_17;
  wire mul_41ns_43ns_57_1_1_U58_n_18;
  wire mul_41ns_43ns_57_1_1_U58_n_19;
  wire mul_41ns_43ns_57_1_1_U58_n_20;
  wire mul_41ns_43ns_57_1_1_U58_n_21;
  wire mul_41ns_43ns_57_1_1_U58_n_22;
  wire mul_41ns_43ns_57_1_1_U58_n_23;
  wire mul_41ns_43ns_57_1_1_U58_n_24;
  wire mul_41ns_43ns_57_1_1_U58_n_25;
  wire mul_41ns_43ns_57_1_1_U58_n_26;
  wire mul_41ns_43ns_57_1_1_U58_n_27;
  wire mul_41ns_43ns_57_1_1_U58_n_28;
  wire mul_41ns_43ns_57_1_1_U58_n_29;
  wire mul_41ns_43ns_57_1_1_U58_n_30;
  wire mul_41ns_43ns_57_1_1_U58_n_31;
  wire mul_41ns_43ns_57_1_1_U58_n_32;
  wire mul_41ns_43ns_57_1_1_U58_n_33;
  wire mul_41ns_43ns_57_1_1_U58_n_34;
  wire mul_41ns_43ns_57_1_1_U58_n_35;
  wire mul_41ns_43ns_57_1_1_U58_n_36;
  wire mul_41ns_43ns_57_1_1_U58_n_37;
  wire mul_41ns_43ns_57_1_1_U58_n_38;
  wire mul_41ns_43ns_57_1_1_U58_n_39;
  wire mul_41ns_43ns_57_1_1_U58_n_4;
  wire mul_41ns_43ns_57_1_1_U58_n_40;
  wire mul_41ns_43ns_57_1_1_U58_n_41;
  wire mul_41ns_43ns_57_1_1_U58_n_42;
  wire mul_41ns_43ns_57_1_1_U58_n_43;
  wire mul_41ns_43ns_57_1_1_U58_n_44;
  wire mul_41ns_43ns_57_1_1_U58_n_45;
  wire mul_41ns_43ns_57_1_1_U58_n_46;
  wire mul_41ns_43ns_57_1_1_U58_n_47;
  wire mul_41ns_43ns_57_1_1_U58_n_48;
  wire mul_41ns_43ns_57_1_1_U58_n_49;
  wire mul_41ns_43ns_57_1_1_U58_n_5;
  wire mul_41ns_43ns_57_1_1_U58_n_50;
  wire mul_41ns_43ns_57_1_1_U58_n_51;
  wire mul_41ns_43ns_57_1_1_U58_n_52;
  wire mul_41ns_43ns_57_1_1_U58_n_53;
  wire mul_41ns_43ns_57_1_1_U58_n_54;
  wire mul_41ns_43ns_57_1_1_U58_n_55;
  wire mul_41ns_43ns_57_1_1_U58_n_56;
  wire mul_41ns_43ns_57_1_1_U58_n_57;
  wire mul_41ns_43ns_57_1_1_U58_n_58;
  wire mul_41ns_43ns_57_1_1_U58_n_59;
  wire mul_41ns_43ns_57_1_1_U58_n_6;
  wire mul_41ns_43ns_57_1_1_U58_n_60;
  wire mul_41ns_43ns_57_1_1_U58_n_61;
  wire mul_41ns_43ns_57_1_1_U58_n_62;
  wire mul_41ns_43ns_57_1_1_U58_n_63;
  wire mul_41ns_43ns_57_1_1_U58_n_64;
  wire mul_41ns_43ns_57_1_1_U58_n_65;
  wire mul_41ns_43ns_57_1_1_U58_n_66;
  wire mul_41ns_43ns_57_1_1_U58_n_67;
  wire mul_41ns_43ns_57_1_1_U58_n_68;
  wire mul_41ns_43ns_57_1_1_U58_n_7;
  wire mul_41ns_43ns_57_1_1_U58_n_70;
  wire mul_41ns_43ns_57_1_1_U58_n_71;
  wire mul_41ns_43ns_57_1_1_U58_n_72;
  wire mul_41ns_43ns_57_1_1_U58_n_73;
  wire mul_41ns_43ns_57_1_1_U58_n_74;
  wire mul_41ns_43ns_57_1_1_U58_n_75;
  wire mul_41ns_43ns_57_1_1_U58_n_76;
  wire mul_41ns_43ns_57_1_1_U58_n_77;
  wire mul_41ns_43ns_57_1_1_U58_n_78;
  wire mul_41ns_43ns_57_1_1_U58_n_79;
  wire mul_41ns_43ns_57_1_1_U58_n_8;
  wire mul_41ns_43ns_57_1_1_U58_n_80;
  wire mul_41ns_43ns_57_1_1_U58_n_81;
  wire mul_41ns_43ns_57_1_1_U58_n_82;
  wire mul_41ns_43ns_57_1_1_U58_n_83;
  wire mul_41ns_43ns_57_1_1_U58_n_84;
  wire mul_41ns_43ns_57_1_1_U58_n_85;
  wire mul_41ns_43ns_57_1_1_U58_n_86;
  wire mul_41ns_43ns_57_1_1_U58_n_87;
  wire mul_41ns_43ns_57_1_1_U58_n_88;
  wire mul_41ns_43ns_57_1_1_U58_n_89;
  wire mul_41ns_43ns_57_1_1_U58_n_9;
  wire mul_41ns_43ns_57_1_1_U58_n_90;
  wire mul_41ns_43ns_57_1_1_U58_n_91;
  wire mul_41ns_43ns_57_1_1_U58_n_92;
  wire mul_41ns_43ns_57_1_1_U58_n_93;
  wire mul_41ns_43ns_57_1_1_U58_n_94;
  wire mul_41ns_43ns_57_1_1_U58_n_95;
  wire mul_41ns_43ns_57_1_1_U58_n_96;
  wire mul_41ns_43ns_57_1_1_U58_n_97;
  wire mul_41ns_43ns_57_1_1_U58_n_98;
  wire mul_41ns_43ns_57_1_1_U58_n_99;
  wire [31:0]out;
  wire [39:0]\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1 ;
  wire [39:0]\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_0 ;
  wire [39:0]\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_1 ;
  wire [39:0]\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_2 ;
  wire [39:0]\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_3 ;
  wire [39:0]\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_4 ;
  wire overlyOnMat_1080_1920_U0_ap_start;
  wire [31:0]overly_x_read_reg_640;
  wire [31:0]\overly_x_read_reg_640_reg[31]_0 ;
  wire [31:0]overly_y_read_reg_645;
  wire p_8_in;
  wire p__0_i_10__0_n_4;
  wire p__0_i_10__1_n_4;
  wire p__0_i_10_n_4;
  wire p__0_i_11__0_n_4;
  wire p__0_i_11__1_n_4;
  wire p__0_i_11_n_4;
  wire p__0_i_12__0_n_4;
  wire p__0_i_12__1_n_4;
  wire p__0_i_12_n_4;
  wire p__0_i_13__0_n_4;
  wire p__0_i_13__1_n_4;
  wire p__0_i_13_n_4;
  wire p__0_i_14__0_n_4;
  wire p__0_i_14__1_n_4;
  wire p__0_i_14_n_4;
  wire p__0_i_15__0_n_4;
  wire p__0_i_15__1_n_4;
  wire p__0_i_15_n_4;
  wire p__0_i_16__0_n_4;
  wire p__0_i_16__1_n_4;
  wire p__0_i_16_n_4;
  wire p__0_i_17__0_n_4;
  wire p__0_i_17__1_n_4;
  wire p__0_i_17_n_4;
  wire p__0_i_18__0_n_4;
  wire p__0_i_18__1_n_4;
  wire p__0_i_18_n_4;
  wire p__0_i_1__0_n_10;
  wire p__0_i_1__0_n_11;
  wire p__0_i_1__0_n_4;
  wire p__0_i_1__0_n_5;
  wire p__0_i_1__0_n_6;
  wire p__0_i_1__0_n_7;
  wire p__0_i_1__0_n_8;
  wire p__0_i_1__0_n_9;
  wire p__0_i_1__1_n_10;
  wire p__0_i_1__1_n_11;
  wire p__0_i_1__1_n_4;
  wire p__0_i_1__1_n_5;
  wire p__0_i_1__1_n_6;
  wire p__0_i_1__1_n_7;
  wire p__0_i_1__1_n_8;
  wire p__0_i_1__1_n_9;
  wire p__0_i_1_n_10;
  wire p__0_i_1_n_11;
  wire p__0_i_1_n_4;
  wire p__0_i_1_n_5;
  wire p__0_i_1_n_6;
  wire p__0_i_1_n_7;
  wire p__0_i_1_n_8;
  wire p__0_i_1_n_9;
  wire p__0_i_2__0_n_10;
  wire p__0_i_2__0_n_11;
  wire p__0_i_2__0_n_4;
  wire p__0_i_2__0_n_5;
  wire p__0_i_2__0_n_6;
  wire p__0_i_2__0_n_7;
  wire p__0_i_2__0_n_8;
  wire p__0_i_2__0_n_9;
  wire p__0_i_2__1_n_10;
  wire p__0_i_2__1_n_11;
  wire p__0_i_2__1_n_4;
  wire p__0_i_2__1_n_5;
  wire p__0_i_2__1_n_6;
  wire p__0_i_2__1_n_7;
  wire p__0_i_2__1_n_8;
  wire p__0_i_2__1_n_9;
  wire p__0_i_2_n_10;
  wire p__0_i_2_n_11;
  wire p__0_i_2_n_4;
  wire p__0_i_2_n_5;
  wire p__0_i_2_n_6;
  wire p__0_i_2_n_7;
  wire p__0_i_2_n_8;
  wire p__0_i_2_n_9;
  wire p__0_i_3__0_n_4;
  wire p__0_i_3__1_n_4;
  wire p__0_i_3_n_4;
  wire p__0_i_4__0_n_4;
  wire p__0_i_4__1_n_4;
  wire p__0_i_4_n_4;
  wire p__0_i_5__0_n_4;
  wire p__0_i_5__1_n_4;
  wire p__0_i_5_n_4;
  wire p__0_i_6__0_n_4;
  wire p__0_i_6__1_n_4;
  wire p__0_i_6_n_4;
  wire p__0_i_7__0_n_4;
  wire p__0_i_7__1_n_4;
  wire p__0_i_7_n_4;
  wire p__0_i_8__0_n_4;
  wire p__0_i_8__1_n_4;
  wire p__0_i_8_n_4;
  wire p__0_i_9__0_n_4;
  wire p__0_i_9__1_n_4;
  wire p__0_i_9_n_4;
  wire p_i_10__0_n_4;
  wire p_i_10__1_n_4;
  wire p_i_10_n_4;
  wire p_i_11__0_n_4;
  wire p_i_11__1_n_4;
  wire p_i_11_n_4;
  wire p_i_12__0_n_4;
  wire p_i_12__1_n_4;
  wire p_i_12__2_n_4;
  wire p_i_12_n_4;
  wire p_i_13__0_n_4;
  wire p_i_13__1_n_4;
  wire p_i_13__2_n_4;
  wire p_i_13_n_4;
  wire p_i_14__0_n_4;
  wire p_i_14__1_n_4;
  wire p_i_14__2_n_4;
  wire p_i_14_n_4;
  wire p_i_15__0_n_4;
  wire p_i_15__1_n_4;
  wire p_i_15__2_n_4;
  wire p_i_15_n_4;
  wire p_i_16__0_n_4;
  wire p_i_16__1_n_4;
  wire p_i_16__2_n_4;
  wire p_i_16_n_4;
  wire p_i_17__0_n_4;
  wire p_i_17__1_n_4;
  wire p_i_17__2_n_4;
  wire p_i_17_n_4;
  wire p_i_18__0_n_4;
  wire p_i_18__1_n_4;
  wire p_i_18__2_n_4;
  wire p_i_18_n_4;
  wire p_i_1__0__0_n_10;
  wire p_i_1__0__0_n_11;
  wire p_i_1__0__0_n_4;
  wire p_i_1__0__0_n_5;
  wire p_i_1__0__0_n_6;
  wire p_i_1__0__0_n_7;
  wire p_i_1__0__0_n_8;
  wire p_i_1__0__0_n_9;
  wire p_i_1__1__0_n_10;
  wire p_i_1__1__0_n_11;
  wire p_i_1__1__0_n_4;
  wire p_i_1__1__0_n_5;
  wire p_i_1__1__0_n_6;
  wire p_i_1__1__0_n_7;
  wire p_i_1__1__0_n_8;
  wire p_i_1__1__0_n_9;
  wire p_i_1__1_n_10;
  wire p_i_1__1_n_11;
  wire p_i_1__1_n_4;
  wire p_i_1__1_n_5;
  wire p_i_1__1_n_6;
  wire p_i_1__1_n_7;
  wire p_i_1__1_n_8;
  wire p_i_1__1_n_9;
  wire p_i_2__0_n_10;
  wire p_i_2__0_n_11;
  wire p_i_2__0_n_4;
  wire p_i_2__0_n_5;
  wire p_i_2__0_n_6;
  wire p_i_2__0_n_7;
  wire p_i_2__0_n_8;
  wire p_i_2__0_n_9;
  wire p_i_2__1_n_10;
  wire p_i_2__1_n_11;
  wire p_i_2__1_n_4;
  wire p_i_2__1_n_5;
  wire p_i_2__1_n_6;
  wire p_i_2__1_n_7;
  wire p_i_2__1_n_8;
  wire p_i_2__1_n_9;
  wire p_i_2_n_10;
  wire p_i_2_n_11;
  wire p_i_2_n_4;
  wire p_i_2_n_5;
  wire p_i_2_n_6;
  wire p_i_2_n_7;
  wire p_i_2_n_8;
  wire p_i_2_n_9;
  wire p_i_3__0_n_4;
  wire p_i_3__1_n_4;
  wire p_i_3_n_4;
  wire p_i_4__0_n_4;
  wire p_i_4__1_n_4;
  wire p_i_4_n_4;
  wire p_i_5__0_n_4;
  wire p_i_5__1_n_4;
  wire p_i_5_n_4;
  wire p_i_6__0_n_4;
  wire p_i_6__1_n_4;
  wire p_i_6_n_4;
  wire p_i_7__0_n_4;
  wire p_i_7__1_n_4;
  wire p_i_7_n_4;
  wire p_i_8__0_n_4;
  wire p_i_8__1_n_4;
  wire p_i_8_n_4;
  wire p_i_9__0_n_4;
  wire p_i_9__1_n_4;
  wire p_i_9_n_4;
  wire pixelMix_value_V_0_1_fu_880;
  wire \pixelMix_value_V_0_1_fu_88_reg[16]__0_n_4 ;
  wire pixelMix_value_V_0_1_fu_88_reg__0_n_100;
  wire pixelMix_value_V_0_1_fu_88_reg__0_n_101;
  wire pixelMix_value_V_0_1_fu_88_reg__0_n_102;
  wire pixelMix_value_V_0_1_fu_88_reg__0_n_103;
  wire pixelMix_value_V_0_1_fu_88_reg__0_n_104;
  wire pixelMix_value_V_0_1_fu_88_reg__0_n_105;
  wire pixelMix_value_V_0_1_fu_88_reg__0_n_106;
  wire pixelMix_value_V_0_1_fu_88_reg__0_n_107;
  wire pixelMix_value_V_0_1_fu_88_reg__0_n_108;
  wire pixelMix_value_V_0_1_fu_88_reg__0_n_109;
  wire pixelMix_value_V_0_1_fu_88_reg__0_n_62;
  wire pixelMix_value_V_0_1_fu_88_reg__0_n_63;
  wire pixelMix_value_V_0_1_fu_88_reg__0_n_64;
  wire pixelMix_value_V_0_1_fu_88_reg__0_n_65;
  wire pixelMix_value_V_0_1_fu_88_reg__0_n_66;
  wire pixelMix_value_V_0_1_fu_88_reg__0_n_67;
  wire pixelMix_value_V_0_1_fu_88_reg__0_n_68;
  wire pixelMix_value_V_0_1_fu_88_reg__0_n_69;
  wire pixelMix_value_V_0_1_fu_88_reg__0_n_70;
  wire pixelMix_value_V_0_1_fu_88_reg__0_n_71;
  wire pixelMix_value_V_0_1_fu_88_reg__0_n_72;
  wire pixelMix_value_V_0_1_fu_88_reg__0_n_73;
  wire pixelMix_value_V_0_1_fu_88_reg__0_n_74;
  wire pixelMix_value_V_0_1_fu_88_reg__0_n_75;
  wire pixelMix_value_V_0_1_fu_88_reg__0_n_76;
  wire pixelMix_value_V_0_1_fu_88_reg__0_n_77;
  wire pixelMix_value_V_0_1_fu_88_reg__0_n_78;
  wire pixelMix_value_V_0_1_fu_88_reg__0_n_79;
  wire pixelMix_value_V_0_1_fu_88_reg__0_n_80;
  wire pixelMix_value_V_0_1_fu_88_reg__0_n_81;
  wire pixelMix_value_V_0_1_fu_88_reg__0_n_82;
  wire pixelMix_value_V_0_1_fu_88_reg__0_n_83;
  wire pixelMix_value_V_0_1_fu_88_reg__0_n_84;
  wire pixelMix_value_V_0_1_fu_88_reg__0_n_85;
  wire pixelMix_value_V_0_1_fu_88_reg__0_n_86;
  wire pixelMix_value_V_0_1_fu_88_reg__0_n_87;
  wire pixelMix_value_V_0_1_fu_88_reg__0_n_88;
  wire pixelMix_value_V_0_1_fu_88_reg__0_n_89;
  wire pixelMix_value_V_0_1_fu_88_reg__0_n_90;
  wire pixelMix_value_V_0_1_fu_88_reg__0_n_91;
  wire pixelMix_value_V_0_1_fu_88_reg__0_n_92;
  wire pixelMix_value_V_0_1_fu_88_reg__0_n_93;
  wire pixelMix_value_V_0_1_fu_88_reg__0_n_94;
  wire pixelMix_value_V_0_1_fu_88_reg__0_n_95;
  wire pixelMix_value_V_0_1_fu_88_reg__0_n_96;
  wire pixelMix_value_V_0_1_fu_88_reg__0_n_97;
  wire pixelMix_value_V_0_1_fu_88_reg__0_n_98;
  wire pixelMix_value_V_0_1_fu_88_reg__0_n_99;
  wire pixelMix_value_V_0_1_fu_88_reg__1_n_100;
  wire pixelMix_value_V_0_1_fu_88_reg__1_n_101;
  wire pixelMix_value_V_0_1_fu_88_reg__1_n_102;
  wire pixelMix_value_V_0_1_fu_88_reg__1_n_103;
  wire pixelMix_value_V_0_1_fu_88_reg__1_n_104;
  wire pixelMix_value_V_0_1_fu_88_reg__1_n_105;
  wire pixelMix_value_V_0_1_fu_88_reg__1_n_106;
  wire pixelMix_value_V_0_1_fu_88_reg__1_n_107;
  wire pixelMix_value_V_0_1_fu_88_reg__1_n_108;
  wire pixelMix_value_V_0_1_fu_88_reg__1_n_109;
  wire pixelMix_value_V_0_1_fu_88_reg__1_n_62;
  wire pixelMix_value_V_0_1_fu_88_reg__1_n_63;
  wire pixelMix_value_V_0_1_fu_88_reg__1_n_64;
  wire pixelMix_value_V_0_1_fu_88_reg__1_n_65;
  wire pixelMix_value_V_0_1_fu_88_reg__1_n_66;
  wire pixelMix_value_V_0_1_fu_88_reg__1_n_67;
  wire pixelMix_value_V_0_1_fu_88_reg__1_n_68;
  wire pixelMix_value_V_0_1_fu_88_reg__1_n_69;
  wire pixelMix_value_V_0_1_fu_88_reg__1_n_70;
  wire pixelMix_value_V_0_1_fu_88_reg__1_n_71;
  wire pixelMix_value_V_0_1_fu_88_reg__1_n_72;
  wire pixelMix_value_V_0_1_fu_88_reg__1_n_73;
  wire pixelMix_value_V_0_1_fu_88_reg__1_n_74;
  wire pixelMix_value_V_0_1_fu_88_reg__1_n_75;
  wire pixelMix_value_V_0_1_fu_88_reg__1_n_76;
  wire pixelMix_value_V_0_1_fu_88_reg__1_n_77;
  wire pixelMix_value_V_0_1_fu_88_reg__1_n_78;
  wire pixelMix_value_V_0_1_fu_88_reg__1_n_79;
  wire pixelMix_value_V_0_1_fu_88_reg__1_n_80;
  wire pixelMix_value_V_0_1_fu_88_reg__1_n_81;
  wire pixelMix_value_V_0_1_fu_88_reg__1_n_82;
  wire pixelMix_value_V_0_1_fu_88_reg__1_n_83;
  wire pixelMix_value_V_0_1_fu_88_reg__1_n_84;
  wire pixelMix_value_V_0_1_fu_88_reg__1_n_85;
  wire pixelMix_value_V_0_1_fu_88_reg__1_n_86;
  wire pixelMix_value_V_0_1_fu_88_reg__1_n_87;
  wire pixelMix_value_V_0_1_fu_88_reg__1_n_88;
  wire pixelMix_value_V_0_1_fu_88_reg__1_n_89;
  wire pixelMix_value_V_0_1_fu_88_reg__1_n_90;
  wire pixelMix_value_V_0_1_fu_88_reg__1_n_91;
  wire pixelMix_value_V_0_1_fu_88_reg__1_n_92;
  wire pixelMix_value_V_0_1_fu_88_reg__1_n_93;
  wire pixelMix_value_V_0_1_fu_88_reg__1_n_94;
  wire pixelMix_value_V_0_1_fu_88_reg__1_n_95;
  wire pixelMix_value_V_0_1_fu_88_reg__1_n_96;
  wire pixelMix_value_V_0_1_fu_88_reg__1_n_97;
  wire pixelMix_value_V_0_1_fu_88_reg__1_n_98;
  wire pixelMix_value_V_0_1_fu_88_reg__1_n_99;
  wire pixelMix_value_V_0_1_fu_88_reg_i_10_n_4;
  wire pixelMix_value_V_0_1_fu_88_reg_i_11_n_4;
  wire pixelMix_value_V_0_1_fu_88_reg_i_12_n_4;
  wire pixelMix_value_V_0_1_fu_88_reg_i_4_n_10;
  wire pixelMix_value_V_0_1_fu_88_reg_i_4_n_11;
  wire pixelMix_value_V_0_1_fu_88_reg_i_4_n_4;
  wire pixelMix_value_V_0_1_fu_88_reg_i_4_n_5;
  wire pixelMix_value_V_0_1_fu_88_reg_i_4_n_6;
  wire pixelMix_value_V_0_1_fu_88_reg_i_4_n_7;
  wire pixelMix_value_V_0_1_fu_88_reg_i_4_n_8;
  wire pixelMix_value_V_0_1_fu_88_reg_i_4_n_9;
  wire pixelMix_value_V_0_1_fu_88_reg_i_5_n_4;
  wire pixelMix_value_V_0_1_fu_88_reg_i_6_n_4;
  wire pixelMix_value_V_0_1_fu_88_reg_i_7_n_4;
  wire pixelMix_value_V_0_1_fu_88_reg_i_8_n_4;
  wire pixelMix_value_V_0_1_fu_88_reg_i_9_n_4;
  wire pixelMix_value_V_0_1_fu_88_reg_n_100;
  wire pixelMix_value_V_0_1_fu_88_reg_n_101;
  wire pixelMix_value_V_0_1_fu_88_reg_n_102;
  wire pixelMix_value_V_0_1_fu_88_reg_n_103;
  wire pixelMix_value_V_0_1_fu_88_reg_n_104;
  wire pixelMix_value_V_0_1_fu_88_reg_n_105;
  wire pixelMix_value_V_0_1_fu_88_reg_n_106;
  wire pixelMix_value_V_0_1_fu_88_reg_n_107;
  wire pixelMix_value_V_0_1_fu_88_reg_n_108;
  wire pixelMix_value_V_0_1_fu_88_reg_n_109;
  wire \pixelMix_value_V_0_1_fu_88_reg_n_4_[0] ;
  wire \pixelMix_value_V_0_1_fu_88_reg_n_4_[10] ;
  wire \pixelMix_value_V_0_1_fu_88_reg_n_4_[11] ;
  wire \pixelMix_value_V_0_1_fu_88_reg_n_4_[12] ;
  wire \pixelMix_value_V_0_1_fu_88_reg_n_4_[13] ;
  wire \pixelMix_value_V_0_1_fu_88_reg_n_4_[14] ;
  wire \pixelMix_value_V_0_1_fu_88_reg_n_4_[15] ;
  wire \pixelMix_value_V_0_1_fu_88_reg_n_4_[16] ;
  wire \pixelMix_value_V_0_1_fu_88_reg_n_4_[1] ;
  wire \pixelMix_value_V_0_1_fu_88_reg_n_4_[2] ;
  wire \pixelMix_value_V_0_1_fu_88_reg_n_4_[3] ;
  wire \pixelMix_value_V_0_1_fu_88_reg_n_4_[4] ;
  wire \pixelMix_value_V_0_1_fu_88_reg_n_4_[5] ;
  wire \pixelMix_value_V_0_1_fu_88_reg_n_4_[6] ;
  wire \pixelMix_value_V_0_1_fu_88_reg_n_4_[7] ;
  wire \pixelMix_value_V_0_1_fu_88_reg_n_4_[8] ;
  wire \pixelMix_value_V_0_1_fu_88_reg_n_4_[9] ;
  wire pixelMix_value_V_0_1_fu_88_reg_n_62;
  wire pixelMix_value_V_0_1_fu_88_reg_n_63;
  wire pixelMix_value_V_0_1_fu_88_reg_n_64;
  wire pixelMix_value_V_0_1_fu_88_reg_n_65;
  wire pixelMix_value_V_0_1_fu_88_reg_n_66;
  wire pixelMix_value_V_0_1_fu_88_reg_n_67;
  wire pixelMix_value_V_0_1_fu_88_reg_n_68;
  wire pixelMix_value_V_0_1_fu_88_reg_n_69;
  wire pixelMix_value_V_0_1_fu_88_reg_n_70;
  wire pixelMix_value_V_0_1_fu_88_reg_n_71;
  wire pixelMix_value_V_0_1_fu_88_reg_n_72;
  wire pixelMix_value_V_0_1_fu_88_reg_n_73;
  wire pixelMix_value_V_0_1_fu_88_reg_n_74;
  wire pixelMix_value_V_0_1_fu_88_reg_n_75;
  wire pixelMix_value_V_0_1_fu_88_reg_n_76;
  wire pixelMix_value_V_0_1_fu_88_reg_n_77;
  wire pixelMix_value_V_0_1_fu_88_reg_n_78;
  wire pixelMix_value_V_0_1_fu_88_reg_n_79;
  wire pixelMix_value_V_0_1_fu_88_reg_n_80;
  wire pixelMix_value_V_0_1_fu_88_reg_n_81;
  wire pixelMix_value_V_0_1_fu_88_reg_n_82;
  wire pixelMix_value_V_0_1_fu_88_reg_n_83;
  wire pixelMix_value_V_0_1_fu_88_reg_n_84;
  wire pixelMix_value_V_0_1_fu_88_reg_n_85;
  wire pixelMix_value_V_0_1_fu_88_reg_n_86;
  wire pixelMix_value_V_0_1_fu_88_reg_n_87;
  wire pixelMix_value_V_0_1_fu_88_reg_n_88;
  wire pixelMix_value_V_0_1_fu_88_reg_n_89;
  wire pixelMix_value_V_0_1_fu_88_reg_n_90;
  wire pixelMix_value_V_0_1_fu_88_reg_n_91;
  wire pixelMix_value_V_0_1_fu_88_reg_n_92;
  wire pixelMix_value_V_0_1_fu_88_reg_n_93;
  wire pixelMix_value_V_0_1_fu_88_reg_n_94;
  wire pixelMix_value_V_0_1_fu_88_reg_n_95;
  wire pixelMix_value_V_0_1_fu_88_reg_n_96;
  wire pixelMix_value_V_0_1_fu_88_reg_n_97;
  wire pixelMix_value_V_0_1_fu_88_reg_n_98;
  wire pixelMix_value_V_0_1_fu_88_reg_n_99;
  wire \pixelMix_value_V_1_1_fu_92_reg[16]__0_n_4 ;
  wire pixelMix_value_V_1_1_fu_92_reg__0_n_100;
  wire pixelMix_value_V_1_1_fu_92_reg__0_n_101;
  wire pixelMix_value_V_1_1_fu_92_reg__0_n_102;
  wire pixelMix_value_V_1_1_fu_92_reg__0_n_103;
  wire pixelMix_value_V_1_1_fu_92_reg__0_n_104;
  wire pixelMix_value_V_1_1_fu_92_reg__0_n_105;
  wire pixelMix_value_V_1_1_fu_92_reg__0_n_106;
  wire pixelMix_value_V_1_1_fu_92_reg__0_n_107;
  wire pixelMix_value_V_1_1_fu_92_reg__0_n_108;
  wire pixelMix_value_V_1_1_fu_92_reg__0_n_109;
  wire pixelMix_value_V_1_1_fu_92_reg__0_n_62;
  wire pixelMix_value_V_1_1_fu_92_reg__0_n_63;
  wire pixelMix_value_V_1_1_fu_92_reg__0_n_64;
  wire pixelMix_value_V_1_1_fu_92_reg__0_n_65;
  wire pixelMix_value_V_1_1_fu_92_reg__0_n_66;
  wire pixelMix_value_V_1_1_fu_92_reg__0_n_67;
  wire pixelMix_value_V_1_1_fu_92_reg__0_n_68;
  wire pixelMix_value_V_1_1_fu_92_reg__0_n_69;
  wire pixelMix_value_V_1_1_fu_92_reg__0_n_70;
  wire pixelMix_value_V_1_1_fu_92_reg__0_n_71;
  wire pixelMix_value_V_1_1_fu_92_reg__0_n_72;
  wire pixelMix_value_V_1_1_fu_92_reg__0_n_73;
  wire pixelMix_value_V_1_1_fu_92_reg__0_n_74;
  wire pixelMix_value_V_1_1_fu_92_reg__0_n_75;
  wire pixelMix_value_V_1_1_fu_92_reg__0_n_76;
  wire pixelMix_value_V_1_1_fu_92_reg__0_n_77;
  wire pixelMix_value_V_1_1_fu_92_reg__0_n_78;
  wire pixelMix_value_V_1_1_fu_92_reg__0_n_79;
  wire pixelMix_value_V_1_1_fu_92_reg__0_n_80;
  wire pixelMix_value_V_1_1_fu_92_reg__0_n_81;
  wire pixelMix_value_V_1_1_fu_92_reg__0_n_82;
  wire pixelMix_value_V_1_1_fu_92_reg__0_n_83;
  wire pixelMix_value_V_1_1_fu_92_reg__0_n_84;
  wire pixelMix_value_V_1_1_fu_92_reg__0_n_85;
  wire pixelMix_value_V_1_1_fu_92_reg__0_n_86;
  wire pixelMix_value_V_1_1_fu_92_reg__0_n_87;
  wire pixelMix_value_V_1_1_fu_92_reg__0_n_88;
  wire pixelMix_value_V_1_1_fu_92_reg__0_n_89;
  wire pixelMix_value_V_1_1_fu_92_reg__0_n_90;
  wire pixelMix_value_V_1_1_fu_92_reg__0_n_91;
  wire pixelMix_value_V_1_1_fu_92_reg__0_n_92;
  wire pixelMix_value_V_1_1_fu_92_reg__0_n_93;
  wire pixelMix_value_V_1_1_fu_92_reg__0_n_94;
  wire pixelMix_value_V_1_1_fu_92_reg__0_n_95;
  wire pixelMix_value_V_1_1_fu_92_reg__0_n_96;
  wire pixelMix_value_V_1_1_fu_92_reg__0_n_97;
  wire pixelMix_value_V_1_1_fu_92_reg__0_n_98;
  wire pixelMix_value_V_1_1_fu_92_reg__0_n_99;
  wire pixelMix_value_V_1_1_fu_92_reg__1_n_100;
  wire pixelMix_value_V_1_1_fu_92_reg__1_n_101;
  wire pixelMix_value_V_1_1_fu_92_reg__1_n_102;
  wire pixelMix_value_V_1_1_fu_92_reg__1_n_103;
  wire pixelMix_value_V_1_1_fu_92_reg__1_n_104;
  wire pixelMix_value_V_1_1_fu_92_reg__1_n_105;
  wire pixelMix_value_V_1_1_fu_92_reg__1_n_106;
  wire pixelMix_value_V_1_1_fu_92_reg__1_n_107;
  wire pixelMix_value_V_1_1_fu_92_reg__1_n_108;
  wire pixelMix_value_V_1_1_fu_92_reg__1_n_109;
  wire pixelMix_value_V_1_1_fu_92_reg__1_n_62;
  wire pixelMix_value_V_1_1_fu_92_reg__1_n_63;
  wire pixelMix_value_V_1_1_fu_92_reg__1_n_64;
  wire pixelMix_value_V_1_1_fu_92_reg__1_n_65;
  wire pixelMix_value_V_1_1_fu_92_reg__1_n_66;
  wire pixelMix_value_V_1_1_fu_92_reg__1_n_67;
  wire pixelMix_value_V_1_1_fu_92_reg__1_n_68;
  wire pixelMix_value_V_1_1_fu_92_reg__1_n_69;
  wire pixelMix_value_V_1_1_fu_92_reg__1_n_70;
  wire pixelMix_value_V_1_1_fu_92_reg__1_n_71;
  wire pixelMix_value_V_1_1_fu_92_reg__1_n_72;
  wire pixelMix_value_V_1_1_fu_92_reg__1_n_73;
  wire pixelMix_value_V_1_1_fu_92_reg__1_n_74;
  wire pixelMix_value_V_1_1_fu_92_reg__1_n_75;
  wire pixelMix_value_V_1_1_fu_92_reg__1_n_76;
  wire pixelMix_value_V_1_1_fu_92_reg__1_n_77;
  wire pixelMix_value_V_1_1_fu_92_reg__1_n_78;
  wire pixelMix_value_V_1_1_fu_92_reg__1_n_79;
  wire pixelMix_value_V_1_1_fu_92_reg__1_n_80;
  wire pixelMix_value_V_1_1_fu_92_reg__1_n_81;
  wire pixelMix_value_V_1_1_fu_92_reg__1_n_82;
  wire pixelMix_value_V_1_1_fu_92_reg__1_n_83;
  wire pixelMix_value_V_1_1_fu_92_reg__1_n_84;
  wire pixelMix_value_V_1_1_fu_92_reg__1_n_85;
  wire pixelMix_value_V_1_1_fu_92_reg__1_n_86;
  wire pixelMix_value_V_1_1_fu_92_reg__1_n_87;
  wire pixelMix_value_V_1_1_fu_92_reg__1_n_88;
  wire pixelMix_value_V_1_1_fu_92_reg__1_n_89;
  wire pixelMix_value_V_1_1_fu_92_reg__1_n_90;
  wire pixelMix_value_V_1_1_fu_92_reg__1_n_91;
  wire pixelMix_value_V_1_1_fu_92_reg__1_n_92;
  wire pixelMix_value_V_1_1_fu_92_reg__1_n_93;
  wire pixelMix_value_V_1_1_fu_92_reg__1_n_94;
  wire pixelMix_value_V_1_1_fu_92_reg__1_n_95;
  wire pixelMix_value_V_1_1_fu_92_reg__1_n_96;
  wire pixelMix_value_V_1_1_fu_92_reg__1_n_97;
  wire pixelMix_value_V_1_1_fu_92_reg__1_n_98;
  wire pixelMix_value_V_1_1_fu_92_reg__1_n_99;
  wire pixelMix_value_V_1_1_fu_92_reg_i_10_n_4;
  wire pixelMix_value_V_1_1_fu_92_reg_i_2_n_10;
  wire pixelMix_value_V_1_1_fu_92_reg_i_2_n_11;
  wire pixelMix_value_V_1_1_fu_92_reg_i_2_n_4;
  wire pixelMix_value_V_1_1_fu_92_reg_i_2_n_5;
  wire pixelMix_value_V_1_1_fu_92_reg_i_2_n_6;
  wire pixelMix_value_V_1_1_fu_92_reg_i_2_n_7;
  wire pixelMix_value_V_1_1_fu_92_reg_i_2_n_8;
  wire pixelMix_value_V_1_1_fu_92_reg_i_2_n_9;
  wire pixelMix_value_V_1_1_fu_92_reg_i_3_n_4;
  wire pixelMix_value_V_1_1_fu_92_reg_i_4_n_4;
  wire pixelMix_value_V_1_1_fu_92_reg_i_5_n_4;
  wire pixelMix_value_V_1_1_fu_92_reg_i_6_n_4;
  wire pixelMix_value_V_1_1_fu_92_reg_i_7_n_4;
  wire pixelMix_value_V_1_1_fu_92_reg_i_8_n_4;
  wire pixelMix_value_V_1_1_fu_92_reg_i_9_n_4;
  wire pixelMix_value_V_1_1_fu_92_reg_n_100;
  wire pixelMix_value_V_1_1_fu_92_reg_n_101;
  wire pixelMix_value_V_1_1_fu_92_reg_n_102;
  wire pixelMix_value_V_1_1_fu_92_reg_n_103;
  wire pixelMix_value_V_1_1_fu_92_reg_n_104;
  wire pixelMix_value_V_1_1_fu_92_reg_n_105;
  wire pixelMix_value_V_1_1_fu_92_reg_n_106;
  wire pixelMix_value_V_1_1_fu_92_reg_n_107;
  wire pixelMix_value_V_1_1_fu_92_reg_n_108;
  wire pixelMix_value_V_1_1_fu_92_reg_n_109;
  wire \pixelMix_value_V_1_1_fu_92_reg_n_4_[0] ;
  wire \pixelMix_value_V_1_1_fu_92_reg_n_4_[10] ;
  wire \pixelMix_value_V_1_1_fu_92_reg_n_4_[11] ;
  wire \pixelMix_value_V_1_1_fu_92_reg_n_4_[12] ;
  wire \pixelMix_value_V_1_1_fu_92_reg_n_4_[13] ;
  wire \pixelMix_value_V_1_1_fu_92_reg_n_4_[14] ;
  wire \pixelMix_value_V_1_1_fu_92_reg_n_4_[15] ;
  wire \pixelMix_value_V_1_1_fu_92_reg_n_4_[16] ;
  wire \pixelMix_value_V_1_1_fu_92_reg_n_4_[1] ;
  wire \pixelMix_value_V_1_1_fu_92_reg_n_4_[2] ;
  wire \pixelMix_value_V_1_1_fu_92_reg_n_4_[3] ;
  wire \pixelMix_value_V_1_1_fu_92_reg_n_4_[4] ;
  wire \pixelMix_value_V_1_1_fu_92_reg_n_4_[5] ;
  wire \pixelMix_value_V_1_1_fu_92_reg_n_4_[6] ;
  wire \pixelMix_value_V_1_1_fu_92_reg_n_4_[7] ;
  wire \pixelMix_value_V_1_1_fu_92_reg_n_4_[8] ;
  wire \pixelMix_value_V_1_1_fu_92_reg_n_4_[9] ;
  wire pixelMix_value_V_1_1_fu_92_reg_n_62;
  wire pixelMix_value_V_1_1_fu_92_reg_n_63;
  wire pixelMix_value_V_1_1_fu_92_reg_n_64;
  wire pixelMix_value_V_1_1_fu_92_reg_n_65;
  wire pixelMix_value_V_1_1_fu_92_reg_n_66;
  wire pixelMix_value_V_1_1_fu_92_reg_n_67;
  wire pixelMix_value_V_1_1_fu_92_reg_n_68;
  wire pixelMix_value_V_1_1_fu_92_reg_n_69;
  wire pixelMix_value_V_1_1_fu_92_reg_n_70;
  wire pixelMix_value_V_1_1_fu_92_reg_n_71;
  wire pixelMix_value_V_1_1_fu_92_reg_n_72;
  wire pixelMix_value_V_1_1_fu_92_reg_n_73;
  wire pixelMix_value_V_1_1_fu_92_reg_n_74;
  wire pixelMix_value_V_1_1_fu_92_reg_n_75;
  wire pixelMix_value_V_1_1_fu_92_reg_n_76;
  wire pixelMix_value_V_1_1_fu_92_reg_n_77;
  wire pixelMix_value_V_1_1_fu_92_reg_n_78;
  wire pixelMix_value_V_1_1_fu_92_reg_n_79;
  wire pixelMix_value_V_1_1_fu_92_reg_n_80;
  wire pixelMix_value_V_1_1_fu_92_reg_n_81;
  wire pixelMix_value_V_1_1_fu_92_reg_n_82;
  wire pixelMix_value_V_1_1_fu_92_reg_n_83;
  wire pixelMix_value_V_1_1_fu_92_reg_n_84;
  wire pixelMix_value_V_1_1_fu_92_reg_n_85;
  wire pixelMix_value_V_1_1_fu_92_reg_n_86;
  wire pixelMix_value_V_1_1_fu_92_reg_n_87;
  wire pixelMix_value_V_1_1_fu_92_reg_n_88;
  wire pixelMix_value_V_1_1_fu_92_reg_n_89;
  wire pixelMix_value_V_1_1_fu_92_reg_n_90;
  wire pixelMix_value_V_1_1_fu_92_reg_n_91;
  wire pixelMix_value_V_1_1_fu_92_reg_n_92;
  wire pixelMix_value_V_1_1_fu_92_reg_n_93;
  wire pixelMix_value_V_1_1_fu_92_reg_n_94;
  wire pixelMix_value_V_1_1_fu_92_reg_n_95;
  wire pixelMix_value_V_1_1_fu_92_reg_n_96;
  wire pixelMix_value_V_1_1_fu_92_reg_n_97;
  wire pixelMix_value_V_1_1_fu_92_reg_n_98;
  wire pixelMix_value_V_1_1_fu_92_reg_n_99;
  wire \pixelMix_value_V_2_1_fu_96_reg[16]__0_n_4 ;
  wire pixelMix_value_V_2_1_fu_96_reg__0_n_100;
  wire pixelMix_value_V_2_1_fu_96_reg__0_n_101;
  wire pixelMix_value_V_2_1_fu_96_reg__0_n_102;
  wire pixelMix_value_V_2_1_fu_96_reg__0_n_103;
  wire pixelMix_value_V_2_1_fu_96_reg__0_n_104;
  wire pixelMix_value_V_2_1_fu_96_reg__0_n_105;
  wire pixelMix_value_V_2_1_fu_96_reg__0_n_106;
  wire pixelMix_value_V_2_1_fu_96_reg__0_n_107;
  wire pixelMix_value_V_2_1_fu_96_reg__0_n_108;
  wire pixelMix_value_V_2_1_fu_96_reg__0_n_109;
  wire pixelMix_value_V_2_1_fu_96_reg__0_n_62;
  wire pixelMix_value_V_2_1_fu_96_reg__0_n_63;
  wire pixelMix_value_V_2_1_fu_96_reg__0_n_64;
  wire pixelMix_value_V_2_1_fu_96_reg__0_n_65;
  wire pixelMix_value_V_2_1_fu_96_reg__0_n_66;
  wire pixelMix_value_V_2_1_fu_96_reg__0_n_67;
  wire pixelMix_value_V_2_1_fu_96_reg__0_n_68;
  wire pixelMix_value_V_2_1_fu_96_reg__0_n_69;
  wire pixelMix_value_V_2_1_fu_96_reg__0_n_70;
  wire pixelMix_value_V_2_1_fu_96_reg__0_n_71;
  wire pixelMix_value_V_2_1_fu_96_reg__0_n_72;
  wire pixelMix_value_V_2_1_fu_96_reg__0_n_73;
  wire pixelMix_value_V_2_1_fu_96_reg__0_n_74;
  wire pixelMix_value_V_2_1_fu_96_reg__0_n_75;
  wire pixelMix_value_V_2_1_fu_96_reg__0_n_76;
  wire pixelMix_value_V_2_1_fu_96_reg__0_n_77;
  wire pixelMix_value_V_2_1_fu_96_reg__0_n_78;
  wire pixelMix_value_V_2_1_fu_96_reg__0_n_79;
  wire pixelMix_value_V_2_1_fu_96_reg__0_n_80;
  wire pixelMix_value_V_2_1_fu_96_reg__0_n_81;
  wire pixelMix_value_V_2_1_fu_96_reg__0_n_82;
  wire pixelMix_value_V_2_1_fu_96_reg__0_n_83;
  wire pixelMix_value_V_2_1_fu_96_reg__0_n_84;
  wire pixelMix_value_V_2_1_fu_96_reg__0_n_85;
  wire pixelMix_value_V_2_1_fu_96_reg__0_n_86;
  wire pixelMix_value_V_2_1_fu_96_reg__0_n_87;
  wire pixelMix_value_V_2_1_fu_96_reg__0_n_88;
  wire pixelMix_value_V_2_1_fu_96_reg__0_n_89;
  wire pixelMix_value_V_2_1_fu_96_reg__0_n_90;
  wire pixelMix_value_V_2_1_fu_96_reg__0_n_91;
  wire pixelMix_value_V_2_1_fu_96_reg__0_n_92;
  wire pixelMix_value_V_2_1_fu_96_reg__0_n_93;
  wire pixelMix_value_V_2_1_fu_96_reg__0_n_94;
  wire pixelMix_value_V_2_1_fu_96_reg__0_n_95;
  wire pixelMix_value_V_2_1_fu_96_reg__0_n_96;
  wire pixelMix_value_V_2_1_fu_96_reg__0_n_97;
  wire pixelMix_value_V_2_1_fu_96_reg__0_n_98;
  wire pixelMix_value_V_2_1_fu_96_reg__0_n_99;
  wire pixelMix_value_V_2_1_fu_96_reg__1_n_100;
  wire pixelMix_value_V_2_1_fu_96_reg__1_n_101;
  wire pixelMix_value_V_2_1_fu_96_reg__1_n_102;
  wire pixelMix_value_V_2_1_fu_96_reg__1_n_103;
  wire pixelMix_value_V_2_1_fu_96_reg__1_n_104;
  wire pixelMix_value_V_2_1_fu_96_reg__1_n_105;
  wire pixelMix_value_V_2_1_fu_96_reg__1_n_106;
  wire pixelMix_value_V_2_1_fu_96_reg__1_n_107;
  wire pixelMix_value_V_2_1_fu_96_reg__1_n_108;
  wire pixelMix_value_V_2_1_fu_96_reg__1_n_109;
  wire pixelMix_value_V_2_1_fu_96_reg__1_n_62;
  wire pixelMix_value_V_2_1_fu_96_reg__1_n_63;
  wire pixelMix_value_V_2_1_fu_96_reg__1_n_64;
  wire pixelMix_value_V_2_1_fu_96_reg__1_n_65;
  wire pixelMix_value_V_2_1_fu_96_reg__1_n_66;
  wire pixelMix_value_V_2_1_fu_96_reg__1_n_67;
  wire pixelMix_value_V_2_1_fu_96_reg__1_n_68;
  wire pixelMix_value_V_2_1_fu_96_reg__1_n_69;
  wire pixelMix_value_V_2_1_fu_96_reg__1_n_70;
  wire pixelMix_value_V_2_1_fu_96_reg__1_n_71;
  wire pixelMix_value_V_2_1_fu_96_reg__1_n_72;
  wire pixelMix_value_V_2_1_fu_96_reg__1_n_73;
  wire pixelMix_value_V_2_1_fu_96_reg__1_n_74;
  wire pixelMix_value_V_2_1_fu_96_reg__1_n_75;
  wire pixelMix_value_V_2_1_fu_96_reg__1_n_76;
  wire pixelMix_value_V_2_1_fu_96_reg__1_n_77;
  wire pixelMix_value_V_2_1_fu_96_reg__1_n_78;
  wire pixelMix_value_V_2_1_fu_96_reg__1_n_79;
  wire pixelMix_value_V_2_1_fu_96_reg__1_n_80;
  wire pixelMix_value_V_2_1_fu_96_reg__1_n_81;
  wire pixelMix_value_V_2_1_fu_96_reg__1_n_82;
  wire pixelMix_value_V_2_1_fu_96_reg__1_n_83;
  wire pixelMix_value_V_2_1_fu_96_reg__1_n_84;
  wire pixelMix_value_V_2_1_fu_96_reg__1_n_85;
  wire pixelMix_value_V_2_1_fu_96_reg__1_n_86;
  wire pixelMix_value_V_2_1_fu_96_reg__1_n_87;
  wire pixelMix_value_V_2_1_fu_96_reg__1_n_88;
  wire pixelMix_value_V_2_1_fu_96_reg__1_n_89;
  wire pixelMix_value_V_2_1_fu_96_reg__1_n_90;
  wire pixelMix_value_V_2_1_fu_96_reg__1_n_91;
  wire pixelMix_value_V_2_1_fu_96_reg__1_n_92;
  wire pixelMix_value_V_2_1_fu_96_reg__1_n_93;
  wire pixelMix_value_V_2_1_fu_96_reg__1_n_94;
  wire pixelMix_value_V_2_1_fu_96_reg__1_n_95;
  wire pixelMix_value_V_2_1_fu_96_reg__1_n_96;
  wire pixelMix_value_V_2_1_fu_96_reg__1_n_97;
  wire pixelMix_value_V_2_1_fu_96_reg__1_n_98;
  wire pixelMix_value_V_2_1_fu_96_reg__1_n_99;
  wire pixelMix_value_V_2_1_fu_96_reg_i_10_n_4;
  wire pixelMix_value_V_2_1_fu_96_reg_i_2_n_10;
  wire pixelMix_value_V_2_1_fu_96_reg_i_2_n_11;
  wire pixelMix_value_V_2_1_fu_96_reg_i_2_n_4;
  wire pixelMix_value_V_2_1_fu_96_reg_i_2_n_5;
  wire pixelMix_value_V_2_1_fu_96_reg_i_2_n_6;
  wire pixelMix_value_V_2_1_fu_96_reg_i_2_n_7;
  wire pixelMix_value_V_2_1_fu_96_reg_i_2_n_8;
  wire pixelMix_value_V_2_1_fu_96_reg_i_2_n_9;
  wire pixelMix_value_V_2_1_fu_96_reg_i_3_n_4;
  wire pixelMix_value_V_2_1_fu_96_reg_i_4_n_4;
  wire pixelMix_value_V_2_1_fu_96_reg_i_5_n_4;
  wire pixelMix_value_V_2_1_fu_96_reg_i_6_n_4;
  wire pixelMix_value_V_2_1_fu_96_reg_i_7_n_4;
  wire pixelMix_value_V_2_1_fu_96_reg_i_8_n_4;
  wire pixelMix_value_V_2_1_fu_96_reg_i_9_n_4;
  wire pixelMix_value_V_2_1_fu_96_reg_n_100;
  wire pixelMix_value_V_2_1_fu_96_reg_n_101;
  wire pixelMix_value_V_2_1_fu_96_reg_n_102;
  wire pixelMix_value_V_2_1_fu_96_reg_n_103;
  wire pixelMix_value_V_2_1_fu_96_reg_n_104;
  wire pixelMix_value_V_2_1_fu_96_reg_n_105;
  wire pixelMix_value_V_2_1_fu_96_reg_n_106;
  wire pixelMix_value_V_2_1_fu_96_reg_n_107;
  wire pixelMix_value_V_2_1_fu_96_reg_n_108;
  wire pixelMix_value_V_2_1_fu_96_reg_n_109;
  wire \pixelMix_value_V_2_1_fu_96_reg_n_4_[0] ;
  wire \pixelMix_value_V_2_1_fu_96_reg_n_4_[10] ;
  wire \pixelMix_value_V_2_1_fu_96_reg_n_4_[11] ;
  wire \pixelMix_value_V_2_1_fu_96_reg_n_4_[12] ;
  wire \pixelMix_value_V_2_1_fu_96_reg_n_4_[13] ;
  wire \pixelMix_value_V_2_1_fu_96_reg_n_4_[14] ;
  wire \pixelMix_value_V_2_1_fu_96_reg_n_4_[15] ;
  wire \pixelMix_value_V_2_1_fu_96_reg_n_4_[16] ;
  wire \pixelMix_value_V_2_1_fu_96_reg_n_4_[1] ;
  wire \pixelMix_value_V_2_1_fu_96_reg_n_4_[2] ;
  wire \pixelMix_value_V_2_1_fu_96_reg_n_4_[3] ;
  wire \pixelMix_value_V_2_1_fu_96_reg_n_4_[4] ;
  wire \pixelMix_value_V_2_1_fu_96_reg_n_4_[5] ;
  wire \pixelMix_value_V_2_1_fu_96_reg_n_4_[6] ;
  wire \pixelMix_value_V_2_1_fu_96_reg_n_4_[7] ;
  wire \pixelMix_value_V_2_1_fu_96_reg_n_4_[8] ;
  wire \pixelMix_value_V_2_1_fu_96_reg_n_4_[9] ;
  wire pixelMix_value_V_2_1_fu_96_reg_n_62;
  wire pixelMix_value_V_2_1_fu_96_reg_n_63;
  wire pixelMix_value_V_2_1_fu_96_reg_n_64;
  wire pixelMix_value_V_2_1_fu_96_reg_n_65;
  wire pixelMix_value_V_2_1_fu_96_reg_n_66;
  wire pixelMix_value_V_2_1_fu_96_reg_n_67;
  wire pixelMix_value_V_2_1_fu_96_reg_n_68;
  wire pixelMix_value_V_2_1_fu_96_reg_n_69;
  wire pixelMix_value_V_2_1_fu_96_reg_n_70;
  wire pixelMix_value_V_2_1_fu_96_reg_n_71;
  wire pixelMix_value_V_2_1_fu_96_reg_n_72;
  wire pixelMix_value_V_2_1_fu_96_reg_n_73;
  wire pixelMix_value_V_2_1_fu_96_reg_n_74;
  wire pixelMix_value_V_2_1_fu_96_reg_n_75;
  wire pixelMix_value_V_2_1_fu_96_reg_n_76;
  wire pixelMix_value_V_2_1_fu_96_reg_n_77;
  wire pixelMix_value_V_2_1_fu_96_reg_n_78;
  wire pixelMix_value_V_2_1_fu_96_reg_n_79;
  wire pixelMix_value_V_2_1_fu_96_reg_n_80;
  wire pixelMix_value_V_2_1_fu_96_reg_n_81;
  wire pixelMix_value_V_2_1_fu_96_reg_n_82;
  wire pixelMix_value_V_2_1_fu_96_reg_n_83;
  wire pixelMix_value_V_2_1_fu_96_reg_n_84;
  wire pixelMix_value_V_2_1_fu_96_reg_n_85;
  wire pixelMix_value_V_2_1_fu_96_reg_n_86;
  wire pixelMix_value_V_2_1_fu_96_reg_n_87;
  wire pixelMix_value_V_2_1_fu_96_reg_n_88;
  wire pixelMix_value_V_2_1_fu_96_reg_n_89;
  wire pixelMix_value_V_2_1_fu_96_reg_n_90;
  wire pixelMix_value_V_2_1_fu_96_reg_n_91;
  wire pixelMix_value_V_2_1_fu_96_reg_n_92;
  wire pixelMix_value_V_2_1_fu_96_reg_n_93;
  wire pixelMix_value_V_2_1_fu_96_reg_n_94;
  wire pixelMix_value_V_2_1_fu_96_reg_n_95;
  wire pixelMix_value_V_2_1_fu_96_reg_n_96;
  wire pixelMix_value_V_2_1_fu_96_reg_n_97;
  wire pixelMix_value_V_2_1_fu_96_reg_n_98;
  wire pixelMix_value_V_2_1_fu_96_reg_n_99;
  wire pop;
  wire pop_0;
  wire pop_1;
  wire push;
  wire row_reg_160;
  wire \row_reg_160[0]_i_1_n_4 ;
  wire \row_reg_160[10]_i_3_n_4 ;
  wire \row_reg_160[3]_i_1_n_4 ;
  wire \row_reg_160[5]_i_1_n_4 ;
  wire \row_reg_160[7]_i_1_n_4 ;
  wire \row_reg_160[9]_i_2_n_4 ;
  wire [10:0]row_reg_160_reg;
  wire start_for_Loop_loop_height_proc1921_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_i_1__1_n_4;
  wire [24:0]sub_ln58_fu_238_p2;
  wire tmp_fu_258_p2;
  wire tmp_reg_681;
  wire \tmp_reg_681[0]_i_10_n_4 ;
  wire \tmp_reg_681[0]_i_11_n_4 ;
  wire \tmp_reg_681[0]_i_12_n_4 ;
  wire \tmp_reg_681[0]_i_13_n_4 ;
  wire \tmp_reg_681[0]_i_14_n_4 ;
  wire \tmp_reg_681[0]_i_15_n_4 ;
  wire \tmp_reg_681[0]_i_18_n_4 ;
  wire \tmp_reg_681[0]_i_19_n_4 ;
  wire \tmp_reg_681[0]_i_2_n_4 ;
  wire \tmp_reg_681[0]_i_3_n_4 ;
  wire \tmp_reg_681[0]_i_4_n_4 ;
  wire \tmp_reg_681[0]_i_5_n_4 ;
  wire \tmp_reg_681[0]_i_6_n_4 ;
  wire \tmp_reg_681[0]_i_7_n_4 ;
  wire \tmp_reg_681[0]_i_8_n_4 ;
  wire \tmp_reg_681[0]_i_9_n_4 ;
  wire \tmp_reg_681_reg[0]_0 ;
  wire \tmp_reg_681_reg[0]_1 ;
  wire \tobool18_not_i_reg_662_reg[0]_0 ;
  wire \tobool18_not_i_reg_662_reg[0]_1 ;
  wire ult25_fu_331_p2;
  wire ult25_fu_331_p2_carry__0_i_10_n_4;
  wire ult25_fu_331_p2_carry__0_i_11_n_4;
  wire ult25_fu_331_p2_carry__0_i_12_n_4;
  wire ult25_fu_331_p2_carry__0_i_13_n_4;
  wire ult25_fu_331_p2_carry__0_i_14_n_4;
  wire ult25_fu_331_p2_carry__0_i_15_n_4;
  wire ult25_fu_331_p2_carry__0_i_16_n_4;
  wire ult25_fu_331_p2_carry__0_i_1_n_4;
  wire ult25_fu_331_p2_carry__0_i_2_n_4;
  wire ult25_fu_331_p2_carry__0_i_3_n_4;
  wire ult25_fu_331_p2_carry__0_i_4_n_4;
  wire ult25_fu_331_p2_carry__0_i_5_n_4;
  wire ult25_fu_331_p2_carry__0_i_6_n_4;
  wire ult25_fu_331_p2_carry__0_i_7_n_4;
  wire ult25_fu_331_p2_carry__0_i_8_n_4;
  wire ult25_fu_331_p2_carry__0_i_9_n_4;
  wire ult25_fu_331_p2_carry__0_n_10;
  wire ult25_fu_331_p2_carry__0_n_11;
  wire ult25_fu_331_p2_carry__0_n_5;
  wire ult25_fu_331_p2_carry__0_n_6;
  wire ult25_fu_331_p2_carry__0_n_7;
  wire ult25_fu_331_p2_carry__0_n_8;
  wire ult25_fu_331_p2_carry__0_n_9;
  wire ult25_fu_331_p2_carry_i_10_n_4;
  wire ult25_fu_331_p2_carry_i_11_n_4;
  wire ult25_fu_331_p2_carry_i_12_n_4;
  wire ult25_fu_331_p2_carry_i_13_n_4;
  wire ult25_fu_331_p2_carry_i_14_n_4;
  wire ult25_fu_331_p2_carry_i_15_n_4;
  wire ult25_fu_331_p2_carry_i_16_n_4;
  wire ult25_fu_331_p2_carry_i_17_n_4;
  wire ult25_fu_331_p2_carry_i_1_n_4;
  wire ult25_fu_331_p2_carry_i_2_n_4;
  wire ult25_fu_331_p2_carry_i_3_n_4;
  wire ult25_fu_331_p2_carry_i_4_n_4;
  wire ult25_fu_331_p2_carry_i_5_n_4;
  wire ult25_fu_331_p2_carry_i_6_n_4;
  wire ult25_fu_331_p2_carry_i_7_n_4;
  wire ult25_fu_331_p2_carry_i_8_n_4;
  wire ult25_fu_331_p2_carry_i_9_n_4;
  wire ult25_fu_331_p2_carry_n_10;
  wire ult25_fu_331_p2_carry_n_11;
  wire ult25_fu_331_p2_carry_n_4;
  wire ult25_fu_331_p2_carry_n_5;
  wire ult25_fu_331_p2_carry_n_6;
  wire ult25_fu_331_p2_carry_n_7;
  wire ult25_fu_331_p2_carry_n_8;
  wire ult25_fu_331_p2_carry_n_9;
  wire ult_fu_273_p2;
  wire ult_fu_273_p2_carry__0_i_10_n_4;
  wire ult_fu_273_p2_carry__0_i_11_n_4;
  wire ult_fu_273_p2_carry__0_i_12_n_4;
  wire ult_fu_273_p2_carry__0_i_13_n_4;
  wire ult_fu_273_p2_carry__0_i_14_n_4;
  wire ult_fu_273_p2_carry__0_i_15_n_4;
  wire ult_fu_273_p2_carry__0_i_16_n_4;
  wire ult_fu_273_p2_carry__0_i_1_n_4;
  wire ult_fu_273_p2_carry__0_i_2_n_4;
  wire ult_fu_273_p2_carry__0_i_3_n_4;
  wire ult_fu_273_p2_carry__0_i_4_n_4;
  wire ult_fu_273_p2_carry__0_i_5_n_4;
  wire ult_fu_273_p2_carry__0_i_6_n_4;
  wire ult_fu_273_p2_carry__0_i_7_n_4;
  wire ult_fu_273_p2_carry__0_i_8_n_4;
  wire ult_fu_273_p2_carry__0_i_9_n_4;
  wire ult_fu_273_p2_carry__0_n_10;
  wire ult_fu_273_p2_carry__0_n_11;
  wire ult_fu_273_p2_carry__0_n_5;
  wire ult_fu_273_p2_carry__0_n_6;
  wire ult_fu_273_p2_carry__0_n_7;
  wire ult_fu_273_p2_carry__0_n_8;
  wire ult_fu_273_p2_carry__0_n_9;
  wire ult_fu_273_p2_carry_i_10_n_4;
  wire ult_fu_273_p2_carry_i_11_n_4;
  wire ult_fu_273_p2_carry_i_12_n_4;
  wire ult_fu_273_p2_carry_i_13_n_4;
  wire ult_fu_273_p2_carry_i_14_n_4;
  wire ult_fu_273_p2_carry_i_15_n_4;
  wire ult_fu_273_p2_carry_i_16_n_4;
  wire ult_fu_273_p2_carry_i_1_n_4;
  wire ult_fu_273_p2_carry_i_2_n_4;
  wire ult_fu_273_p2_carry_i_3_n_4;
  wire ult_fu_273_p2_carry_i_4_n_4;
  wire ult_fu_273_p2_carry_i_5_n_4;
  wire ult_fu_273_p2_carry_i_6_n_4;
  wire ult_fu_273_p2_carry_i_7_n_4;
  wire ult_fu_273_p2_carry_i_8_n_4;
  wire ult_fu_273_p2_carry_i_9_n_4;
  wire ult_fu_273_p2_carry_n_10;
  wire ult_fu_273_p2_carry_n_11;
  wire ult_fu_273_p2_carry_n_4;
  wire ult_fu_273_p2_carry_n_5;
  wire ult_fu_273_p2_carry_n_6;
  wire ult_fu_273_p2_carry_n_7;
  wire ult_fu_273_p2_carry_n_8;
  wire ult_fu_273_p2_carry_n_9;
  wire [10:1]zext_ln45_1_fu_322_p1;
  wire [7:7]NLW_add14_i_fu_202_p2_carry__2_CO_UNCONNECTED;
  wire [7:7]NLW_add16_i_fu_208_p2_carry__2_CO_UNCONNECTED;
  wire [7:0]NLW_cmp19_not_i_fu_268_p2_carry_O_UNCONNECTED;
  wire [7:0]NLW_cmp19_not_i_fu_268_p2_carry__0_O_UNCONNECTED;
  wire [7:0]NLW_cmp19_not_i_mid1_fu_326_p2_carry_O_UNCONNECTED;
  wire [7:0]NLW_cmp19_not_i_mid1_fu_326_p2_carry__0_O_UNCONNECTED;
  wire [7:0]NLW_icmp_ln53_1_fu_395_p2_carry_O_UNCONNECTED;
  wire [7:0]NLW_icmp_ln53_1_fu_395_p2_carry__0_O_UNCONNECTED;
  wire [7:0]NLW_icmp_ln53_fu_384_p2_carry_O_UNCONNECTED;
  wire [7:0]NLW_icmp_ln53_fu_384_p2_carry__0_O_UNCONNECTED;
  wire [7:4]\NLW_indvar_flatten_reg_149_reg[16]_i_1_CO_UNCONNECTED ;
  wire [7:5]\NLW_indvar_flatten_reg_149_reg[16]_i_1_O_UNCONNECTED ;
  wire NLW_pixelMix_value_V_0_1_fu_88_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_pixelMix_value_V_0_1_fu_88_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_pixelMix_value_V_0_1_fu_88_reg_OVERFLOW_UNCONNECTED;
  wire NLW_pixelMix_value_V_0_1_fu_88_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_pixelMix_value_V_0_1_fu_88_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_pixelMix_value_V_0_1_fu_88_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_pixelMix_value_V_0_1_fu_88_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_pixelMix_value_V_0_1_fu_88_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_pixelMix_value_V_0_1_fu_88_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_pixelMix_value_V_0_1_fu_88_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_pixelMix_value_V_0_1_fu_88_reg_XOROUT_UNCONNECTED;
  wire NLW_pixelMix_value_V_0_1_fu_88_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_pixelMix_value_V_0_1_fu_88_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_pixelMix_value_V_0_1_fu_88_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_pixelMix_value_V_0_1_fu_88_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_pixelMix_value_V_0_1_fu_88_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_pixelMix_value_V_0_1_fu_88_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_pixelMix_value_V_0_1_fu_88_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_pixelMix_value_V_0_1_fu_88_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_pixelMix_value_V_0_1_fu_88_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_pixelMix_value_V_0_1_fu_88_reg__0_PCOUT_UNCONNECTED;
  wire [7:0]NLW_pixelMix_value_V_0_1_fu_88_reg__0_XOROUT_UNCONNECTED;
  wire NLW_pixelMix_value_V_0_1_fu_88_reg__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_pixelMix_value_V_0_1_fu_88_reg__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_pixelMix_value_V_0_1_fu_88_reg__1_OVERFLOW_UNCONNECTED;
  wire NLW_pixelMix_value_V_0_1_fu_88_reg__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_pixelMix_value_V_0_1_fu_88_reg__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_pixelMix_value_V_0_1_fu_88_reg__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_pixelMix_value_V_0_1_fu_88_reg__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_pixelMix_value_V_0_1_fu_88_reg__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_pixelMix_value_V_0_1_fu_88_reg__1_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_pixelMix_value_V_0_1_fu_88_reg__1_PCOUT_UNCONNECTED;
  wire [7:0]NLW_pixelMix_value_V_0_1_fu_88_reg__1_XOROUT_UNCONNECTED;
  wire [7:1]NLW_pixelMix_value_V_0_1_fu_88_reg_i_3_CO_UNCONNECTED;
  wire [7:0]NLW_pixelMix_value_V_0_1_fu_88_reg_i_3_O_UNCONNECTED;
  wire NLW_pixelMix_value_V_1_1_fu_92_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_pixelMix_value_V_1_1_fu_92_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_pixelMix_value_V_1_1_fu_92_reg_OVERFLOW_UNCONNECTED;
  wire NLW_pixelMix_value_V_1_1_fu_92_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_pixelMix_value_V_1_1_fu_92_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_pixelMix_value_V_1_1_fu_92_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_pixelMix_value_V_1_1_fu_92_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_pixelMix_value_V_1_1_fu_92_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_pixelMix_value_V_1_1_fu_92_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_pixelMix_value_V_1_1_fu_92_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_pixelMix_value_V_1_1_fu_92_reg_XOROUT_UNCONNECTED;
  wire NLW_pixelMix_value_V_1_1_fu_92_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_pixelMix_value_V_1_1_fu_92_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_pixelMix_value_V_1_1_fu_92_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_pixelMix_value_V_1_1_fu_92_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_pixelMix_value_V_1_1_fu_92_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_pixelMix_value_V_1_1_fu_92_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_pixelMix_value_V_1_1_fu_92_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_pixelMix_value_V_1_1_fu_92_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_pixelMix_value_V_1_1_fu_92_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_pixelMix_value_V_1_1_fu_92_reg__0_PCOUT_UNCONNECTED;
  wire [7:0]NLW_pixelMix_value_V_1_1_fu_92_reg__0_XOROUT_UNCONNECTED;
  wire NLW_pixelMix_value_V_1_1_fu_92_reg__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_pixelMix_value_V_1_1_fu_92_reg__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_pixelMix_value_V_1_1_fu_92_reg__1_OVERFLOW_UNCONNECTED;
  wire NLW_pixelMix_value_V_1_1_fu_92_reg__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_pixelMix_value_V_1_1_fu_92_reg__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_pixelMix_value_V_1_1_fu_92_reg__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_pixelMix_value_V_1_1_fu_92_reg__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_pixelMix_value_V_1_1_fu_92_reg__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_pixelMix_value_V_1_1_fu_92_reg__1_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_pixelMix_value_V_1_1_fu_92_reg__1_PCOUT_UNCONNECTED;
  wire [7:0]NLW_pixelMix_value_V_1_1_fu_92_reg__1_XOROUT_UNCONNECTED;
  wire [7:1]NLW_pixelMix_value_V_1_1_fu_92_reg_i_1_CO_UNCONNECTED;
  wire [7:0]NLW_pixelMix_value_V_1_1_fu_92_reg_i_1_O_UNCONNECTED;
  wire NLW_pixelMix_value_V_2_1_fu_96_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_pixelMix_value_V_2_1_fu_96_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_pixelMix_value_V_2_1_fu_96_reg_OVERFLOW_UNCONNECTED;
  wire NLW_pixelMix_value_V_2_1_fu_96_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_pixelMix_value_V_2_1_fu_96_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_pixelMix_value_V_2_1_fu_96_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_pixelMix_value_V_2_1_fu_96_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_pixelMix_value_V_2_1_fu_96_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_pixelMix_value_V_2_1_fu_96_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_pixelMix_value_V_2_1_fu_96_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_pixelMix_value_V_2_1_fu_96_reg_XOROUT_UNCONNECTED;
  wire NLW_pixelMix_value_V_2_1_fu_96_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_pixelMix_value_V_2_1_fu_96_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_pixelMix_value_V_2_1_fu_96_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_pixelMix_value_V_2_1_fu_96_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_pixelMix_value_V_2_1_fu_96_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_pixelMix_value_V_2_1_fu_96_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_pixelMix_value_V_2_1_fu_96_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_pixelMix_value_V_2_1_fu_96_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_pixelMix_value_V_2_1_fu_96_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_pixelMix_value_V_2_1_fu_96_reg__0_PCOUT_UNCONNECTED;
  wire [7:0]NLW_pixelMix_value_V_2_1_fu_96_reg__0_XOROUT_UNCONNECTED;
  wire NLW_pixelMix_value_V_2_1_fu_96_reg__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_pixelMix_value_V_2_1_fu_96_reg__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_pixelMix_value_V_2_1_fu_96_reg__1_OVERFLOW_UNCONNECTED;
  wire NLW_pixelMix_value_V_2_1_fu_96_reg__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_pixelMix_value_V_2_1_fu_96_reg__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_pixelMix_value_V_2_1_fu_96_reg__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_pixelMix_value_V_2_1_fu_96_reg__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_pixelMix_value_V_2_1_fu_96_reg__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_pixelMix_value_V_2_1_fu_96_reg__1_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_pixelMix_value_V_2_1_fu_96_reg__1_PCOUT_UNCONNECTED;
  wire [7:0]NLW_pixelMix_value_V_2_1_fu_96_reg__1_XOROUT_UNCONNECTED;
  wire [7:1]NLW_pixelMix_value_V_2_1_fu_96_reg_i_1_CO_UNCONNECTED;
  wire [7:0]NLW_pixelMix_value_V_2_1_fu_96_reg_i_1_O_UNCONNECTED;
  wire [7:0]NLW_ult25_fu_331_p2_carry_O_UNCONNECTED;
  wire [7:0]NLW_ult25_fu_331_p2_carry__0_O_UNCONNECTED;
  wire [7:0]NLW_ult_fu_273_p2_carry_O_UNCONNECTED;
  wire [7:0]NLW_ult_fu_273_p2_carry__0_O_UNCONNECTED;

  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 add14_i_fu_202_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({add14_i_fu_202_p2_carry_n_4,add14_i_fu_202_p2_carry_n_5,add14_i_fu_202_p2_carry_n_6,add14_i_fu_202_p2_carry_n_7,add14_i_fu_202_p2_carry_n_8,add14_i_fu_202_p2_carry_n_9,add14_i_fu_202_p2_carry_n_10,add14_i_fu_202_p2_carry_n_11}),
        .DI(D[7:0]),
        .O(add14_i_fu_202_p2[7:0]),
        .S(S));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 add14_i_fu_202_p2_carry__0
       (.CI(add14_i_fu_202_p2_carry_n_4),
        .CI_TOP(1'b0),
        .CO({add14_i_fu_202_p2_carry__0_n_4,add14_i_fu_202_p2_carry__0_n_5,add14_i_fu_202_p2_carry__0_n_6,add14_i_fu_202_p2_carry__0_n_7,add14_i_fu_202_p2_carry__0_n_8,add14_i_fu_202_p2_carry__0_n_9,add14_i_fu_202_p2_carry__0_n_10,add14_i_fu_202_p2_carry__0_n_11}),
        .DI(D[15:8]),
        .O(add14_i_fu_202_p2[15:8]),
        .S(\add14_i_reg_651_reg[15]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 add14_i_fu_202_p2_carry__1
       (.CI(add14_i_fu_202_p2_carry__0_n_4),
        .CI_TOP(1'b0),
        .CO({add14_i_fu_202_p2_carry__1_n_4,add14_i_fu_202_p2_carry__1_n_5,add14_i_fu_202_p2_carry__1_n_6,add14_i_fu_202_p2_carry__1_n_7,add14_i_fu_202_p2_carry__1_n_8,add14_i_fu_202_p2_carry__1_n_9,add14_i_fu_202_p2_carry__1_n_10,add14_i_fu_202_p2_carry__1_n_11}),
        .DI(D[23:16]),
        .O(add14_i_fu_202_p2[23:16]),
        .S(\add14_i_reg_651_reg[23]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 add14_i_fu_202_p2_carry__2
       (.CI(add14_i_fu_202_p2_carry__1_n_4),
        .CI_TOP(1'b0),
        .CO({NLW_add14_i_fu_202_p2_carry__2_CO_UNCONNECTED[7],add14_i_fu_202_p2_carry__2_n_5,add14_i_fu_202_p2_carry__2_n_6,add14_i_fu_202_p2_carry__2_n_7,add14_i_fu_202_p2_carry__2_n_8,add14_i_fu_202_p2_carry__2_n_9,add14_i_fu_202_p2_carry__2_n_10,add14_i_fu_202_p2_carry__2_n_11}),
        .DI({1'b0,D[30:24]}),
        .O(add14_i_fu_202_p2[31:24]),
        .S(\add14_i_reg_651_reg[31]_0 ));
  FDRE \add14_i_reg_651_reg[0] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(add14_i_fu_202_p2[0]),
        .Q(add14_i_reg_651[0]),
        .R(1'b0));
  FDRE \add14_i_reg_651_reg[10] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(add14_i_fu_202_p2[10]),
        .Q(add14_i_reg_651[10]),
        .R(1'b0));
  FDRE \add14_i_reg_651_reg[11] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(add14_i_fu_202_p2[11]),
        .Q(add14_i_reg_651[11]),
        .R(1'b0));
  FDRE \add14_i_reg_651_reg[12] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(add14_i_fu_202_p2[12]),
        .Q(add14_i_reg_651[12]),
        .R(1'b0));
  FDRE \add14_i_reg_651_reg[13] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(add14_i_fu_202_p2[13]),
        .Q(add14_i_reg_651[13]),
        .R(1'b0));
  FDRE \add14_i_reg_651_reg[14] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(add14_i_fu_202_p2[14]),
        .Q(add14_i_reg_651[14]),
        .R(1'b0));
  FDRE \add14_i_reg_651_reg[15] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(add14_i_fu_202_p2[15]),
        .Q(add14_i_reg_651[15]),
        .R(1'b0));
  FDRE \add14_i_reg_651_reg[16] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(add14_i_fu_202_p2[16]),
        .Q(add14_i_reg_651[16]),
        .R(1'b0));
  FDRE \add14_i_reg_651_reg[17] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(add14_i_fu_202_p2[17]),
        .Q(add14_i_reg_651[17]),
        .R(1'b0));
  FDRE \add14_i_reg_651_reg[18] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(add14_i_fu_202_p2[18]),
        .Q(add14_i_reg_651[18]),
        .R(1'b0));
  FDRE \add14_i_reg_651_reg[19] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(add14_i_fu_202_p2[19]),
        .Q(add14_i_reg_651[19]),
        .R(1'b0));
  FDRE \add14_i_reg_651_reg[1] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(add14_i_fu_202_p2[1]),
        .Q(add14_i_reg_651[1]),
        .R(1'b0));
  FDRE \add14_i_reg_651_reg[20] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(add14_i_fu_202_p2[20]),
        .Q(add14_i_reg_651[20]),
        .R(1'b0));
  FDRE \add14_i_reg_651_reg[21] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(add14_i_fu_202_p2[21]),
        .Q(add14_i_reg_651[21]),
        .R(1'b0));
  FDRE \add14_i_reg_651_reg[22] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(add14_i_fu_202_p2[22]),
        .Q(add14_i_reg_651[22]),
        .R(1'b0));
  FDRE \add14_i_reg_651_reg[23] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(add14_i_fu_202_p2[23]),
        .Q(add14_i_reg_651[23]),
        .R(1'b0));
  FDRE \add14_i_reg_651_reg[24] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(add14_i_fu_202_p2[24]),
        .Q(add14_i_reg_651[24]),
        .R(1'b0));
  FDRE \add14_i_reg_651_reg[25] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(add14_i_fu_202_p2[25]),
        .Q(add14_i_reg_651[25]),
        .R(1'b0));
  FDRE \add14_i_reg_651_reg[26] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(add14_i_fu_202_p2[26]),
        .Q(add14_i_reg_651[26]),
        .R(1'b0));
  FDRE \add14_i_reg_651_reg[27] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(add14_i_fu_202_p2[27]),
        .Q(add14_i_reg_651[27]),
        .R(1'b0));
  FDRE \add14_i_reg_651_reg[28] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(add14_i_fu_202_p2[28]),
        .Q(add14_i_reg_651[28]),
        .R(1'b0));
  FDRE \add14_i_reg_651_reg[29] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(add14_i_fu_202_p2[29]),
        .Q(add14_i_reg_651[29]),
        .R(1'b0));
  FDRE \add14_i_reg_651_reg[2] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(add14_i_fu_202_p2[2]),
        .Q(add14_i_reg_651[2]),
        .R(1'b0));
  FDRE \add14_i_reg_651_reg[30] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(add14_i_fu_202_p2[30]),
        .Q(add14_i_reg_651[30]),
        .R(1'b0));
  FDRE \add14_i_reg_651_reg[31] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(add14_i_fu_202_p2[31]),
        .Q(add14_i_reg_651[31]),
        .R(1'b0));
  FDRE \add14_i_reg_651_reg[3] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(add14_i_fu_202_p2[3]),
        .Q(add14_i_reg_651[3]),
        .R(1'b0));
  FDRE \add14_i_reg_651_reg[4] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(add14_i_fu_202_p2[4]),
        .Q(add14_i_reg_651[4]),
        .R(1'b0));
  FDRE \add14_i_reg_651_reg[5] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(add14_i_fu_202_p2[5]),
        .Q(add14_i_reg_651[5]),
        .R(1'b0));
  FDRE \add14_i_reg_651_reg[6] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(add14_i_fu_202_p2[6]),
        .Q(add14_i_reg_651[6]),
        .R(1'b0));
  FDRE \add14_i_reg_651_reg[7] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(add14_i_fu_202_p2[7]),
        .Q(add14_i_reg_651[7]),
        .R(1'b0));
  FDRE \add14_i_reg_651_reg[8] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(add14_i_fu_202_p2[8]),
        .Q(add14_i_reg_651[8]),
        .R(1'b0));
  FDRE \add14_i_reg_651_reg[9] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(add14_i_fu_202_p2[9]),
        .Q(add14_i_reg_651[9]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 add16_i_fu_208_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({add16_i_fu_208_p2_carry_n_4,add16_i_fu_208_p2_carry_n_5,add16_i_fu_208_p2_carry_n_6,add16_i_fu_208_p2_carry_n_7,add16_i_fu_208_p2_carry_n_8,add16_i_fu_208_p2_carry_n_9,add16_i_fu_208_p2_carry_n_10,add16_i_fu_208_p2_carry_n_11}),
        .DI(\overly_x_read_reg_640_reg[31]_0 [7:0]),
        .O(add16_i_fu_208_p2[7:0]),
        .S(\add16_i_reg_657_reg[7]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 add16_i_fu_208_p2_carry__0
       (.CI(add16_i_fu_208_p2_carry_n_4),
        .CI_TOP(1'b0),
        .CO({add16_i_fu_208_p2_carry__0_n_4,add16_i_fu_208_p2_carry__0_n_5,add16_i_fu_208_p2_carry__0_n_6,add16_i_fu_208_p2_carry__0_n_7,add16_i_fu_208_p2_carry__0_n_8,add16_i_fu_208_p2_carry__0_n_9,add16_i_fu_208_p2_carry__0_n_10,add16_i_fu_208_p2_carry__0_n_11}),
        .DI(\overly_x_read_reg_640_reg[31]_0 [15:8]),
        .O(add16_i_fu_208_p2[15:8]),
        .S(\add16_i_reg_657_reg[15]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 add16_i_fu_208_p2_carry__1
       (.CI(add16_i_fu_208_p2_carry__0_n_4),
        .CI_TOP(1'b0),
        .CO({add16_i_fu_208_p2_carry__1_n_4,add16_i_fu_208_p2_carry__1_n_5,add16_i_fu_208_p2_carry__1_n_6,add16_i_fu_208_p2_carry__1_n_7,add16_i_fu_208_p2_carry__1_n_8,add16_i_fu_208_p2_carry__1_n_9,add16_i_fu_208_p2_carry__1_n_10,add16_i_fu_208_p2_carry__1_n_11}),
        .DI(\overly_x_read_reg_640_reg[31]_0 [23:16]),
        .O(add16_i_fu_208_p2[23:16]),
        .S(\add16_i_reg_657_reg[23]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 add16_i_fu_208_p2_carry__2
       (.CI(add16_i_fu_208_p2_carry__1_n_4),
        .CI_TOP(1'b0),
        .CO({NLW_add16_i_fu_208_p2_carry__2_CO_UNCONNECTED[7],add16_i_fu_208_p2_carry__2_n_5,add16_i_fu_208_p2_carry__2_n_6,add16_i_fu_208_p2_carry__2_n_7,add16_i_fu_208_p2_carry__2_n_8,add16_i_fu_208_p2_carry__2_n_9,add16_i_fu_208_p2_carry__2_n_10,add16_i_fu_208_p2_carry__2_n_11}),
        .DI({1'b0,\overly_x_read_reg_640_reg[31]_0 [30:24]}),
        .O(add16_i_fu_208_p2[31:24]),
        .S(\add16_i_reg_657_reg[31]_0 ));
  FDRE \add16_i_reg_657_reg[0] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(add16_i_fu_208_p2[0]),
        .Q(add16_i_reg_657[0]),
        .R(1'b0));
  FDRE \add16_i_reg_657_reg[10] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(add16_i_fu_208_p2[10]),
        .Q(add16_i_reg_657[10]),
        .R(1'b0));
  FDRE \add16_i_reg_657_reg[11] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(add16_i_fu_208_p2[11]),
        .Q(add16_i_reg_657[11]),
        .R(1'b0));
  FDRE \add16_i_reg_657_reg[12] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(add16_i_fu_208_p2[12]),
        .Q(add16_i_reg_657[12]),
        .R(1'b0));
  FDRE \add16_i_reg_657_reg[13] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(add16_i_fu_208_p2[13]),
        .Q(add16_i_reg_657[13]),
        .R(1'b0));
  FDRE \add16_i_reg_657_reg[14] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(add16_i_fu_208_p2[14]),
        .Q(add16_i_reg_657[14]),
        .R(1'b0));
  FDRE \add16_i_reg_657_reg[15] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(add16_i_fu_208_p2[15]),
        .Q(add16_i_reg_657[15]),
        .R(1'b0));
  FDRE \add16_i_reg_657_reg[16] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(add16_i_fu_208_p2[16]),
        .Q(add16_i_reg_657[16]),
        .R(1'b0));
  FDRE \add16_i_reg_657_reg[17] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(add16_i_fu_208_p2[17]),
        .Q(add16_i_reg_657[17]),
        .R(1'b0));
  FDRE \add16_i_reg_657_reg[18] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(add16_i_fu_208_p2[18]),
        .Q(add16_i_reg_657[18]),
        .R(1'b0));
  FDRE \add16_i_reg_657_reg[19] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(add16_i_fu_208_p2[19]),
        .Q(add16_i_reg_657[19]),
        .R(1'b0));
  FDRE \add16_i_reg_657_reg[1] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(add16_i_fu_208_p2[1]),
        .Q(add16_i_reg_657[1]),
        .R(1'b0));
  FDRE \add16_i_reg_657_reg[20] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(add16_i_fu_208_p2[20]),
        .Q(add16_i_reg_657[20]),
        .R(1'b0));
  FDRE \add16_i_reg_657_reg[21] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(add16_i_fu_208_p2[21]),
        .Q(add16_i_reg_657[21]),
        .R(1'b0));
  FDRE \add16_i_reg_657_reg[22] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(add16_i_fu_208_p2[22]),
        .Q(add16_i_reg_657[22]),
        .R(1'b0));
  FDRE \add16_i_reg_657_reg[23] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(add16_i_fu_208_p2[23]),
        .Q(add16_i_reg_657[23]),
        .R(1'b0));
  FDRE \add16_i_reg_657_reg[24] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(add16_i_fu_208_p2[24]),
        .Q(add16_i_reg_657[24]),
        .R(1'b0));
  FDRE \add16_i_reg_657_reg[25] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(add16_i_fu_208_p2[25]),
        .Q(add16_i_reg_657[25]),
        .R(1'b0));
  FDRE \add16_i_reg_657_reg[26] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(add16_i_fu_208_p2[26]),
        .Q(add16_i_reg_657[26]),
        .R(1'b0));
  FDRE \add16_i_reg_657_reg[27] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(add16_i_fu_208_p2[27]),
        .Q(add16_i_reg_657[27]),
        .R(1'b0));
  FDRE \add16_i_reg_657_reg[28] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(add16_i_fu_208_p2[28]),
        .Q(add16_i_reg_657[28]),
        .R(1'b0));
  FDRE \add16_i_reg_657_reg[29] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(add16_i_fu_208_p2[29]),
        .Q(add16_i_reg_657[29]),
        .R(1'b0));
  FDRE \add16_i_reg_657_reg[2] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(add16_i_fu_208_p2[2]),
        .Q(add16_i_reg_657[2]),
        .R(1'b0));
  FDRE \add16_i_reg_657_reg[30] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(add16_i_fu_208_p2[30]),
        .Q(add16_i_reg_657[30]),
        .R(1'b0));
  FDRE \add16_i_reg_657_reg[31] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(add16_i_fu_208_p2[31]),
        .Q(add16_i_reg_657[31]),
        .R(1'b0));
  FDRE \add16_i_reg_657_reg[3] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(add16_i_fu_208_p2[3]),
        .Q(add16_i_reg_657[3]),
        .R(1'b0));
  FDRE \add16_i_reg_657_reg[4] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(add16_i_fu_208_p2[4]),
        .Q(add16_i_reg_657[4]),
        .R(1'b0));
  FDRE \add16_i_reg_657_reg[5] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(add16_i_fu_208_p2[5]),
        .Q(add16_i_reg_657[5]),
        .R(1'b0));
  FDRE \add16_i_reg_657_reg[6] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(add16_i_fu_208_p2[6]),
        .Q(add16_i_reg_657[6]),
        .R(1'b0));
  FDRE \add16_i_reg_657_reg[7] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(add16_i_fu_208_p2[7]),
        .Q(add16_i_reg_657[7]),
        .R(1'b0));
  FDRE \add16_i_reg_657_reg[8] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(add16_i_fu_208_p2[8]),
        .Q(add16_i_reg_657[8]),
        .R(1'b0));
  FDRE \add16_i_reg_657_reg[9] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(add16_i_fu_208_p2[9]),
        .Q(add16_i_reg_657[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \and_ln53_1_reg_700[0]_i_1 
       (.I0(mul_41ns_43ns_57_1_1_U58_n_119),
        .I1(Q[1]),
        .I2(icmp_ln45_fu_290_p2),
        .I3(and_ln53_1_fu_406_p2),
        .I4(and_ln53_1_reg_700),
        .O(\and_ln53_1_reg_700[0]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'h0000000002F20202)) 
    \and_ln53_1_reg_700[0]_i_2 
       (.I0(ult_fu_273_p2),
        .I1(cmp19_not_i_fu_268_p2),
        .I2(\col_reg_171[10]_i_6_n_4 ),
        .I3(cmp19_not_i_mid1_fu_326_p2),
        .I4(ult25_fu_331_p2),
        .I5(\and_ln53_1_reg_700[0]_i_3_n_4 ),
        .O(and_ln53_1_fu_406_p2));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \and_ln53_1_reg_700[0]_i_3 
       (.I0(icmp_ln53_1_fu_395_p2),
        .I1(\tobool18_not_i_reg_662_reg[0]_0 ),
        .I2(icmp_ln53_fu_384_p2),
        .I3(tmp_reg_681),
        .O(\and_ln53_1_reg_700[0]_i_3_n_4 ));
  FDRE \and_ln53_1_reg_700_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(p_8_in),
        .D(and_ln53_1_reg_700),
        .Q(and_ln53_1_reg_700_pp0_iter1_reg),
        .R(1'b0));
  FDRE \and_ln53_1_reg_700_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\and_ln53_1_reg_700[0]_i_1_n_4 ),
        .Q(and_ln53_1_reg_700),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h54)) 
    \ap_CS_fsm[0]_i_1__1 
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp0_iter3_reg_1),
        .I2(Q[2]),
        .O(\ap_CS_fsm[0]_i_1__1_n_4 ));
  LUT6 #(
    .INIT(64'h00000000FFFF8AAA)) 
    \ap_CS_fsm[1]_i_1__1 
       (.I0(\ap_CS_fsm[2]_i_3__0_n_4 ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_4),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(\ap_CS_fsm[2]_i_2__0_n_4 ),
        .I4(Q[0]),
        .I5(\ap_CS_fsm_reg[1]_3 ),
        .O(ap_NS_fsm[1]));
  LUT5 #(
    .INIT(32'h0080AAAA)) 
    \ap_CS_fsm[2]_i_1__1 
       (.I0(Q[1]),
        .I1(\ap_CS_fsm[2]_i_2__0_n_4 ),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_enable_reg_pp0_iter1_reg_n_4),
        .I4(\ap_CS_fsm[2]_i_3__0_n_4 ),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[2]_i_2__0 
       (.I0(icmp_ln45_fu_290_p2),
        .I1(mul_41ns_43ns_57_1_1_U58_n_119),
        .O(\ap_CS_fsm[2]_i_2__0_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \ap_CS_fsm[2]_i_3__0 
       (.I0(mul_41ns_43ns_57_1_1_U58_n_119),
        .I1(ap_enable_reg_pp0_iter3_reg_n_4),
        .I2(ap_enable_reg_pp0_iter2),
        .O(\ap_CS_fsm[2]_i_3__0_n_4 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[0]_i_1__1_n_4 ),
        .Q(Q[0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(Q[2]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hB000B0B0F000F0F0)) 
    ap_enable_reg_pp0_iter0_i_1__2
       (.I0(mul_41ns_43ns_57_1_1_U58_n_119),
        .I1(Q[1]),
        .I2(ap_rst_n),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_enable_reg_pp0_iter3_reg_1),
        .I5(icmp_ln45_fu_290_p2),
        .O(ap_enable_reg_pp0_iter0_i_1__2_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__2_n_4),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00008A80)) 
    ap_enable_reg_pp0_iter1_i_1__1
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter1_reg_n_4),
        .I2(mul_41ns_43ns_57_1_1_U58_n_119),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(\ap_CS_fsm[2]_i_2__0_n_4 ),
        .O(ap_enable_reg_pp0_iter1_i_1__1_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__1_n_4),
        .Q(ap_enable_reg_pp0_iter1_reg_n_4),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hE2)) 
    ap_enable_reg_pp0_iter2_i_1__0
       (.I0(ap_enable_reg_pp0_iter1_reg_n_4),
        .I1(mul_41ns_43ns_57_1_1_U58_n_119),
        .I2(ap_enable_reg_pp0_iter2),
        .O(ap_enable_reg_pp0_iter2_i_1__0_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1__0_n_4),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT5 #(
    .INIT(32'h80CC8000)) 
    ap_enable_reg_pp0_iter3_i_1
       (.I0(ap_enable_reg_pp0_iter3_reg_1),
        .I1(ap_rst_n),
        .I2(ap_enable_reg_pp0_iter3_reg_n_4),
        .I3(mul_41ns_43ns_57_1_1_U58_n_119),
        .I4(ap_enable_reg_pp0_iter2),
        .O(ap_enable_reg_pp0_iter3_i_1_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter3_i_1_n_4),
        .Q(ap_enable_reg_pp0_iter3_reg_n_4),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 cmp19_not_i_fu_268_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({cmp19_not_i_fu_268_p2_carry_n_4,cmp19_not_i_fu_268_p2_carry_n_5,cmp19_not_i_fu_268_p2_carry_n_6,cmp19_not_i_fu_268_p2_carry_n_7,cmp19_not_i_fu_268_p2_carry_n_8,cmp19_not_i_fu_268_p2_carry_n_9,cmp19_not_i_fu_268_p2_carry_n_10,cmp19_not_i_fu_268_p2_carry_n_11}),
        .DI({cmp19_not_i_fu_268_p2_carry_i_1_n_4,cmp19_not_i_fu_268_p2_carry_i_2_n_4,cmp19_not_i_fu_268_p2_carry_i_3_n_4,cmp19_not_i_fu_268_p2_carry_i_4_n_4,cmp19_not_i_fu_268_p2_carry_i_5_n_4,cmp19_not_i_fu_268_p2_carry_i_6_n_4,cmp19_not_i_fu_268_p2_carry_i_7_n_4,cmp19_not_i_fu_268_p2_carry_i_8_n_4}),
        .O(NLW_cmp19_not_i_fu_268_p2_carry_O_UNCONNECTED[7:0]),
        .S({cmp19_not_i_fu_268_p2_carry_i_9_n_4,cmp19_not_i_fu_268_p2_carry_i_10_n_4,cmp19_not_i_fu_268_p2_carry_i_11_n_4,cmp19_not_i_fu_268_p2_carry_i_12_n_4,cmp19_not_i_fu_268_p2_carry_i_13_n_4,cmp19_not_i_fu_268_p2_carry_i_14_n_4,cmp19_not_i_fu_268_p2_carry_i_15_n_4,cmp19_not_i_fu_268_p2_carry_i_16_n_4}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 cmp19_not_i_fu_268_p2_carry__0
       (.CI(cmp19_not_i_fu_268_p2_carry_n_4),
        .CI_TOP(1'b0),
        .CO({cmp19_not_i_fu_268_p2,cmp19_not_i_fu_268_p2_carry__0_n_5,cmp19_not_i_fu_268_p2_carry__0_n_6,cmp19_not_i_fu_268_p2_carry__0_n_7,cmp19_not_i_fu_268_p2_carry__0_n_8,cmp19_not_i_fu_268_p2_carry__0_n_9,cmp19_not_i_fu_268_p2_carry__0_n_10,cmp19_not_i_fu_268_p2_carry__0_n_11}),
        .DI({cmp19_not_i_fu_268_p2_carry__0_i_1_n_4,cmp19_not_i_fu_268_p2_carry__0_i_2_n_4,cmp19_not_i_fu_268_p2_carry__0_i_3_n_4,cmp19_not_i_fu_268_p2_carry__0_i_4_n_4,cmp19_not_i_fu_268_p2_carry__0_i_5_n_4,cmp19_not_i_fu_268_p2_carry__0_i_6_n_4,cmp19_not_i_fu_268_p2_carry__0_i_7_n_4,cmp19_not_i_fu_268_p2_carry__0_i_8_n_4}),
        .O(NLW_cmp19_not_i_fu_268_p2_carry__0_O_UNCONNECTED[7:0]),
        .S({cmp19_not_i_fu_268_p2_carry__0_i_9_n_4,cmp19_not_i_fu_268_p2_carry__0_i_10_n_4,cmp19_not_i_fu_268_p2_carry__0_i_11_n_4,cmp19_not_i_fu_268_p2_carry__0_i_12_n_4,cmp19_not_i_fu_268_p2_carry__0_i_13_n_4,cmp19_not_i_fu_268_p2_carry__0_i_14_n_4,cmp19_not_i_fu_268_p2_carry__0_i_15_n_4,cmp19_not_i_fu_268_p2_carry__0_i_16_n_4}));
  LUT2 #(
    .INIT(4'hE)) 
    cmp19_not_i_fu_268_p2_carry__0_i_1
       (.I0(overly_y_read_reg_645[30]),
        .I1(overly_y_read_reg_645[31]),
        .O(cmp19_not_i_fu_268_p2_carry__0_i_1_n_4));
  LUT2 #(
    .INIT(4'h1)) 
    cmp19_not_i_fu_268_p2_carry__0_i_10
       (.I0(overly_y_read_reg_645[29]),
        .I1(overly_y_read_reg_645[28]),
        .O(cmp19_not_i_fu_268_p2_carry__0_i_10_n_4));
  LUT2 #(
    .INIT(4'h1)) 
    cmp19_not_i_fu_268_p2_carry__0_i_11
       (.I0(overly_y_read_reg_645[27]),
        .I1(overly_y_read_reg_645[26]),
        .O(cmp19_not_i_fu_268_p2_carry__0_i_11_n_4));
  LUT2 #(
    .INIT(4'h1)) 
    cmp19_not_i_fu_268_p2_carry__0_i_12
       (.I0(overly_y_read_reg_645[25]),
        .I1(overly_y_read_reg_645[24]),
        .O(cmp19_not_i_fu_268_p2_carry__0_i_12_n_4));
  LUT2 #(
    .INIT(4'h1)) 
    cmp19_not_i_fu_268_p2_carry__0_i_13
       (.I0(overly_y_read_reg_645[23]),
        .I1(overly_y_read_reg_645[22]),
        .O(cmp19_not_i_fu_268_p2_carry__0_i_13_n_4));
  LUT2 #(
    .INIT(4'h1)) 
    cmp19_not_i_fu_268_p2_carry__0_i_14
       (.I0(overly_y_read_reg_645[21]),
        .I1(overly_y_read_reg_645[20]),
        .O(cmp19_not_i_fu_268_p2_carry__0_i_14_n_4));
  LUT2 #(
    .INIT(4'h1)) 
    cmp19_not_i_fu_268_p2_carry__0_i_15
       (.I0(overly_y_read_reg_645[19]),
        .I1(overly_y_read_reg_645[18]),
        .O(cmp19_not_i_fu_268_p2_carry__0_i_15_n_4));
  LUT2 #(
    .INIT(4'h1)) 
    cmp19_not_i_fu_268_p2_carry__0_i_16
       (.I0(overly_y_read_reg_645[17]),
        .I1(overly_y_read_reg_645[16]),
        .O(cmp19_not_i_fu_268_p2_carry__0_i_16_n_4));
  LUT2 #(
    .INIT(4'hE)) 
    cmp19_not_i_fu_268_p2_carry__0_i_2
       (.I0(overly_y_read_reg_645[28]),
        .I1(overly_y_read_reg_645[29]),
        .O(cmp19_not_i_fu_268_p2_carry__0_i_2_n_4));
  LUT2 #(
    .INIT(4'hE)) 
    cmp19_not_i_fu_268_p2_carry__0_i_3
       (.I0(overly_y_read_reg_645[26]),
        .I1(overly_y_read_reg_645[27]),
        .O(cmp19_not_i_fu_268_p2_carry__0_i_3_n_4));
  LUT2 #(
    .INIT(4'hE)) 
    cmp19_not_i_fu_268_p2_carry__0_i_4
       (.I0(overly_y_read_reg_645[24]),
        .I1(overly_y_read_reg_645[25]),
        .O(cmp19_not_i_fu_268_p2_carry__0_i_4_n_4));
  LUT2 #(
    .INIT(4'hE)) 
    cmp19_not_i_fu_268_p2_carry__0_i_5
       (.I0(overly_y_read_reg_645[22]),
        .I1(overly_y_read_reg_645[23]),
        .O(cmp19_not_i_fu_268_p2_carry__0_i_5_n_4));
  LUT2 #(
    .INIT(4'hE)) 
    cmp19_not_i_fu_268_p2_carry__0_i_6
       (.I0(overly_y_read_reg_645[20]),
        .I1(overly_y_read_reg_645[21]),
        .O(cmp19_not_i_fu_268_p2_carry__0_i_6_n_4));
  LUT2 #(
    .INIT(4'hE)) 
    cmp19_not_i_fu_268_p2_carry__0_i_7
       (.I0(overly_y_read_reg_645[18]),
        .I1(overly_y_read_reg_645[19]),
        .O(cmp19_not_i_fu_268_p2_carry__0_i_7_n_4));
  LUT2 #(
    .INIT(4'hE)) 
    cmp19_not_i_fu_268_p2_carry__0_i_8
       (.I0(overly_y_read_reg_645[16]),
        .I1(overly_y_read_reg_645[17]),
        .O(cmp19_not_i_fu_268_p2_carry__0_i_8_n_4));
  LUT2 #(
    .INIT(4'h1)) 
    cmp19_not_i_fu_268_p2_carry__0_i_9
       (.I0(overly_y_read_reg_645[31]),
        .I1(overly_y_read_reg_645[30]),
        .O(cmp19_not_i_fu_268_p2_carry__0_i_9_n_4));
  LUT2 #(
    .INIT(4'hE)) 
    cmp19_not_i_fu_268_p2_carry_i_1
       (.I0(overly_y_read_reg_645[14]),
        .I1(overly_y_read_reg_645[15]),
        .O(cmp19_not_i_fu_268_p2_carry_i_1_n_4));
  LUT2 #(
    .INIT(4'h1)) 
    cmp19_not_i_fu_268_p2_carry_i_10
       (.I0(overly_y_read_reg_645[13]),
        .I1(overly_y_read_reg_645[12]),
        .O(cmp19_not_i_fu_268_p2_carry_i_10_n_4));
  LUT3 #(
    .INIT(8'h41)) 
    cmp19_not_i_fu_268_p2_carry_i_11
       (.I0(overly_y_read_reg_645[11]),
        .I1(overly_y_read_reg_645[10]),
        .I2(row_reg_160_reg[10]),
        .O(cmp19_not_i_fu_268_p2_carry_i_11_n_4));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp19_not_i_fu_268_p2_carry_i_12
       (.I0(overly_y_read_reg_645[9]),
        .I1(row_reg_160_reg[9]),
        .I2(overly_y_read_reg_645[8]),
        .I3(row_reg_160_reg[8]),
        .O(cmp19_not_i_fu_268_p2_carry_i_12_n_4));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp19_not_i_fu_268_p2_carry_i_13
       (.I0(overly_y_read_reg_645[7]),
        .I1(row_reg_160_reg[7]),
        .I2(overly_y_read_reg_645[6]),
        .I3(row_reg_160_reg[6]),
        .O(cmp19_not_i_fu_268_p2_carry_i_13_n_4));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp19_not_i_fu_268_p2_carry_i_14
       (.I0(overly_y_read_reg_645[5]),
        .I1(row_reg_160_reg[5]),
        .I2(overly_y_read_reg_645[4]),
        .I3(row_reg_160_reg[4]),
        .O(cmp19_not_i_fu_268_p2_carry_i_14_n_4));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp19_not_i_fu_268_p2_carry_i_15
       (.I0(overly_y_read_reg_645[3]),
        .I1(row_reg_160_reg[3]),
        .I2(overly_y_read_reg_645[2]),
        .I3(row_reg_160_reg[2]),
        .O(cmp19_not_i_fu_268_p2_carry_i_15_n_4));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp19_not_i_fu_268_p2_carry_i_16
       (.I0(overly_y_read_reg_645[1]),
        .I1(row_reg_160_reg[1]),
        .I2(overly_y_read_reg_645[0]),
        .I3(row_reg_160_reg[0]),
        .O(cmp19_not_i_fu_268_p2_carry_i_16_n_4));
  LUT2 #(
    .INIT(4'hE)) 
    cmp19_not_i_fu_268_p2_carry_i_2
       (.I0(overly_y_read_reg_645[12]),
        .I1(overly_y_read_reg_645[13]),
        .O(cmp19_not_i_fu_268_p2_carry_i_2_n_4));
  LUT3 #(
    .INIT(8'hBA)) 
    cmp19_not_i_fu_268_p2_carry_i_3
       (.I0(overly_y_read_reg_645[11]),
        .I1(row_reg_160_reg[10]),
        .I2(overly_y_read_reg_645[10]),
        .O(cmp19_not_i_fu_268_p2_carry_i_3_n_4));
  LUT4 #(
    .INIT(16'h44D4)) 
    cmp19_not_i_fu_268_p2_carry_i_4
       (.I0(row_reg_160_reg[9]),
        .I1(overly_y_read_reg_645[9]),
        .I2(overly_y_read_reg_645[8]),
        .I3(row_reg_160_reg[8]),
        .O(cmp19_not_i_fu_268_p2_carry_i_4_n_4));
  LUT4 #(
    .INIT(16'h44D4)) 
    cmp19_not_i_fu_268_p2_carry_i_5
       (.I0(row_reg_160_reg[7]),
        .I1(overly_y_read_reg_645[7]),
        .I2(overly_y_read_reg_645[6]),
        .I3(row_reg_160_reg[6]),
        .O(cmp19_not_i_fu_268_p2_carry_i_5_n_4));
  LUT4 #(
    .INIT(16'h44D4)) 
    cmp19_not_i_fu_268_p2_carry_i_6
       (.I0(row_reg_160_reg[5]),
        .I1(overly_y_read_reg_645[5]),
        .I2(overly_y_read_reg_645[4]),
        .I3(row_reg_160_reg[4]),
        .O(cmp19_not_i_fu_268_p2_carry_i_6_n_4));
  LUT4 #(
    .INIT(16'h44D4)) 
    cmp19_not_i_fu_268_p2_carry_i_7
       (.I0(row_reg_160_reg[3]),
        .I1(overly_y_read_reg_645[3]),
        .I2(overly_y_read_reg_645[2]),
        .I3(row_reg_160_reg[2]),
        .O(cmp19_not_i_fu_268_p2_carry_i_7_n_4));
  LUT4 #(
    .INIT(16'h44D4)) 
    cmp19_not_i_fu_268_p2_carry_i_8
       (.I0(row_reg_160_reg[1]),
        .I1(overly_y_read_reg_645[1]),
        .I2(overly_y_read_reg_645[0]),
        .I3(row_reg_160_reg[0]),
        .O(cmp19_not_i_fu_268_p2_carry_i_8_n_4));
  LUT2 #(
    .INIT(4'h1)) 
    cmp19_not_i_fu_268_p2_carry_i_9
       (.I0(overly_y_read_reg_645[15]),
        .I1(overly_y_read_reg_645[14]),
        .O(cmp19_not_i_fu_268_p2_carry_i_9_n_4));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 cmp19_not_i_mid1_fu_326_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({cmp19_not_i_mid1_fu_326_p2_carry_n_4,cmp19_not_i_mid1_fu_326_p2_carry_n_5,cmp19_not_i_mid1_fu_326_p2_carry_n_6,cmp19_not_i_mid1_fu_326_p2_carry_n_7,cmp19_not_i_mid1_fu_326_p2_carry_n_8,cmp19_not_i_mid1_fu_326_p2_carry_n_9,cmp19_not_i_mid1_fu_326_p2_carry_n_10,cmp19_not_i_mid1_fu_326_p2_carry_n_11}),
        .DI({cmp19_not_i_mid1_fu_326_p2_carry_i_1_n_4,cmp19_not_i_mid1_fu_326_p2_carry_i_2_n_4,cmp19_not_i_mid1_fu_326_p2_carry_i_3_n_4,cmp19_not_i_mid1_fu_326_p2_carry_i_4_n_4,cmp19_not_i_mid1_fu_326_p2_carry_i_5_n_4,cmp19_not_i_mid1_fu_326_p2_carry_i_6_n_4,cmp19_not_i_mid1_fu_326_p2_carry_i_7_n_4,cmp19_not_i_mid1_fu_326_p2_carry_i_8_n_4}),
        .O(NLW_cmp19_not_i_mid1_fu_326_p2_carry_O_UNCONNECTED[7:0]),
        .S({cmp19_not_i_mid1_fu_326_p2_carry_i_9_n_4,cmp19_not_i_mid1_fu_326_p2_carry_i_10_n_4,cmp19_not_i_mid1_fu_326_p2_carry_i_11_n_4,cmp19_not_i_mid1_fu_326_p2_carry_i_12_n_4,cmp19_not_i_mid1_fu_326_p2_carry_i_13_n_4,cmp19_not_i_mid1_fu_326_p2_carry_i_14_n_4,cmp19_not_i_mid1_fu_326_p2_carry_i_15_n_4,cmp19_not_i_mid1_fu_326_p2_carry_i_16_n_4}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 cmp19_not_i_mid1_fu_326_p2_carry__0
       (.CI(cmp19_not_i_mid1_fu_326_p2_carry_n_4),
        .CI_TOP(1'b0),
        .CO({cmp19_not_i_mid1_fu_326_p2,cmp19_not_i_mid1_fu_326_p2_carry__0_n_5,cmp19_not_i_mid1_fu_326_p2_carry__0_n_6,cmp19_not_i_mid1_fu_326_p2_carry__0_n_7,cmp19_not_i_mid1_fu_326_p2_carry__0_n_8,cmp19_not_i_mid1_fu_326_p2_carry__0_n_9,cmp19_not_i_mid1_fu_326_p2_carry__0_n_10,cmp19_not_i_mid1_fu_326_p2_carry__0_n_11}),
        .DI({cmp19_not_i_mid1_fu_326_p2_carry__0_i_1_n_4,cmp19_not_i_mid1_fu_326_p2_carry__0_i_2_n_4,cmp19_not_i_mid1_fu_326_p2_carry__0_i_3_n_4,cmp19_not_i_mid1_fu_326_p2_carry__0_i_4_n_4,cmp19_not_i_mid1_fu_326_p2_carry__0_i_5_n_4,cmp19_not_i_mid1_fu_326_p2_carry__0_i_6_n_4,cmp19_not_i_mid1_fu_326_p2_carry__0_i_7_n_4,cmp19_not_i_mid1_fu_326_p2_carry__0_i_8_n_4}),
        .O(NLW_cmp19_not_i_mid1_fu_326_p2_carry__0_O_UNCONNECTED[7:0]),
        .S({cmp19_not_i_mid1_fu_326_p2_carry__0_i_9_n_4,cmp19_not_i_mid1_fu_326_p2_carry__0_i_10_n_4,cmp19_not_i_mid1_fu_326_p2_carry__0_i_11_n_4,cmp19_not_i_mid1_fu_326_p2_carry__0_i_12_n_4,cmp19_not_i_mid1_fu_326_p2_carry__0_i_13_n_4,cmp19_not_i_mid1_fu_326_p2_carry__0_i_14_n_4,cmp19_not_i_mid1_fu_326_p2_carry__0_i_15_n_4,cmp19_not_i_mid1_fu_326_p2_carry__0_i_16_n_4}));
  LUT2 #(
    .INIT(4'hE)) 
    cmp19_not_i_mid1_fu_326_p2_carry__0_i_1
       (.I0(overly_y_read_reg_645[30]),
        .I1(overly_y_read_reg_645[31]),
        .O(cmp19_not_i_mid1_fu_326_p2_carry__0_i_1_n_4));
  LUT2 #(
    .INIT(4'h1)) 
    cmp19_not_i_mid1_fu_326_p2_carry__0_i_10
       (.I0(overly_y_read_reg_645[29]),
        .I1(overly_y_read_reg_645[28]),
        .O(cmp19_not_i_mid1_fu_326_p2_carry__0_i_10_n_4));
  LUT2 #(
    .INIT(4'h1)) 
    cmp19_not_i_mid1_fu_326_p2_carry__0_i_11
       (.I0(overly_y_read_reg_645[27]),
        .I1(overly_y_read_reg_645[26]),
        .O(cmp19_not_i_mid1_fu_326_p2_carry__0_i_11_n_4));
  LUT2 #(
    .INIT(4'h1)) 
    cmp19_not_i_mid1_fu_326_p2_carry__0_i_12
       (.I0(overly_y_read_reg_645[25]),
        .I1(overly_y_read_reg_645[24]),
        .O(cmp19_not_i_mid1_fu_326_p2_carry__0_i_12_n_4));
  LUT2 #(
    .INIT(4'h1)) 
    cmp19_not_i_mid1_fu_326_p2_carry__0_i_13
       (.I0(overly_y_read_reg_645[23]),
        .I1(overly_y_read_reg_645[22]),
        .O(cmp19_not_i_mid1_fu_326_p2_carry__0_i_13_n_4));
  LUT2 #(
    .INIT(4'h1)) 
    cmp19_not_i_mid1_fu_326_p2_carry__0_i_14
       (.I0(overly_y_read_reg_645[21]),
        .I1(overly_y_read_reg_645[20]),
        .O(cmp19_not_i_mid1_fu_326_p2_carry__0_i_14_n_4));
  LUT2 #(
    .INIT(4'h1)) 
    cmp19_not_i_mid1_fu_326_p2_carry__0_i_15
       (.I0(overly_y_read_reg_645[19]),
        .I1(overly_y_read_reg_645[18]),
        .O(cmp19_not_i_mid1_fu_326_p2_carry__0_i_15_n_4));
  LUT2 #(
    .INIT(4'h1)) 
    cmp19_not_i_mid1_fu_326_p2_carry__0_i_16
       (.I0(overly_y_read_reg_645[17]),
        .I1(overly_y_read_reg_645[16]),
        .O(cmp19_not_i_mid1_fu_326_p2_carry__0_i_16_n_4));
  LUT2 #(
    .INIT(4'hE)) 
    cmp19_not_i_mid1_fu_326_p2_carry__0_i_2
       (.I0(overly_y_read_reg_645[28]),
        .I1(overly_y_read_reg_645[29]),
        .O(cmp19_not_i_mid1_fu_326_p2_carry__0_i_2_n_4));
  LUT2 #(
    .INIT(4'hE)) 
    cmp19_not_i_mid1_fu_326_p2_carry__0_i_3
       (.I0(overly_y_read_reg_645[26]),
        .I1(overly_y_read_reg_645[27]),
        .O(cmp19_not_i_mid1_fu_326_p2_carry__0_i_3_n_4));
  LUT2 #(
    .INIT(4'hE)) 
    cmp19_not_i_mid1_fu_326_p2_carry__0_i_4
       (.I0(overly_y_read_reg_645[24]),
        .I1(overly_y_read_reg_645[25]),
        .O(cmp19_not_i_mid1_fu_326_p2_carry__0_i_4_n_4));
  LUT2 #(
    .INIT(4'hE)) 
    cmp19_not_i_mid1_fu_326_p2_carry__0_i_5
       (.I0(overly_y_read_reg_645[22]),
        .I1(overly_y_read_reg_645[23]),
        .O(cmp19_not_i_mid1_fu_326_p2_carry__0_i_5_n_4));
  LUT2 #(
    .INIT(4'hE)) 
    cmp19_not_i_mid1_fu_326_p2_carry__0_i_6
       (.I0(overly_y_read_reg_645[20]),
        .I1(overly_y_read_reg_645[21]),
        .O(cmp19_not_i_mid1_fu_326_p2_carry__0_i_6_n_4));
  LUT2 #(
    .INIT(4'hE)) 
    cmp19_not_i_mid1_fu_326_p2_carry__0_i_7
       (.I0(overly_y_read_reg_645[18]),
        .I1(overly_y_read_reg_645[19]),
        .O(cmp19_not_i_mid1_fu_326_p2_carry__0_i_7_n_4));
  LUT2 #(
    .INIT(4'hE)) 
    cmp19_not_i_mid1_fu_326_p2_carry__0_i_8
       (.I0(overly_y_read_reg_645[16]),
        .I1(overly_y_read_reg_645[17]),
        .O(cmp19_not_i_mid1_fu_326_p2_carry__0_i_8_n_4));
  LUT2 #(
    .INIT(4'h1)) 
    cmp19_not_i_mid1_fu_326_p2_carry__0_i_9
       (.I0(overly_y_read_reg_645[31]),
        .I1(overly_y_read_reg_645[30]),
        .O(cmp19_not_i_mid1_fu_326_p2_carry__0_i_9_n_4));
  LUT2 #(
    .INIT(4'hE)) 
    cmp19_not_i_mid1_fu_326_p2_carry_i_1
       (.I0(overly_y_read_reg_645[14]),
        .I1(overly_y_read_reg_645[15]),
        .O(cmp19_not_i_mid1_fu_326_p2_carry_i_1_n_4));
  LUT2 #(
    .INIT(4'h1)) 
    cmp19_not_i_mid1_fu_326_p2_carry_i_10
       (.I0(overly_y_read_reg_645[13]),
        .I1(overly_y_read_reg_645[12]),
        .O(cmp19_not_i_mid1_fu_326_p2_carry_i_10_n_4));
  LUT3 #(
    .INIT(8'h41)) 
    cmp19_not_i_mid1_fu_326_p2_carry_i_11
       (.I0(overly_y_read_reg_645[11]),
        .I1(zext_ln45_1_fu_322_p1[10]),
        .I2(overly_y_read_reg_645[10]),
        .O(cmp19_not_i_mid1_fu_326_p2_carry_i_11_n_4));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp19_not_i_mid1_fu_326_p2_carry_i_12
       (.I0(zext_ln45_1_fu_322_p1[9]),
        .I1(overly_y_read_reg_645[9]),
        .I2(zext_ln45_1_fu_322_p1[8]),
        .I3(overly_y_read_reg_645[8]),
        .O(cmp19_not_i_mid1_fu_326_p2_carry_i_12_n_4));
  LUT6 #(
    .INIT(64'h9009909009600909)) 
    cmp19_not_i_mid1_fu_326_p2_carry_i_13
       (.I0(row_reg_160_reg[7]),
        .I1(overly_y_read_reg_645[7]),
        .I2(row_reg_160_reg[6]),
        .I3(\row_reg_160[9]_i_2_n_4 ),
        .I4(row_reg_160_reg[5]),
        .I5(overly_y_read_reg_645[6]),
        .O(cmp19_not_i_mid1_fu_326_p2_carry_i_13_n_4));
  LUT6 #(
    .INIT(64'h9009909009600909)) 
    cmp19_not_i_mid1_fu_326_p2_carry_i_14
       (.I0(row_reg_160_reg[5]),
        .I1(overly_y_read_reg_645[5]),
        .I2(row_reg_160_reg[4]),
        .I3(ult25_fu_331_p2_carry_i_17_n_4),
        .I4(row_reg_160_reg[3]),
        .I5(overly_y_read_reg_645[4]),
        .O(cmp19_not_i_mid1_fu_326_p2_carry_i_14_n_4));
  LUT6 #(
    .INIT(64'h0990909060090909)) 
    cmp19_not_i_mid1_fu_326_p2_carry_i_15
       (.I0(row_reg_160_reg[3]),
        .I1(overly_y_read_reg_645[3]),
        .I2(row_reg_160_reg[2]),
        .I3(row_reg_160_reg[0]),
        .I4(row_reg_160_reg[1]),
        .I5(overly_y_read_reg_645[2]),
        .O(cmp19_not_i_mid1_fu_326_p2_carry_i_15_n_4));
  LUT4 #(
    .INIT(16'h2442)) 
    cmp19_not_i_mid1_fu_326_p2_carry_i_16
       (.I0(overly_y_read_reg_645[0]),
        .I1(row_reg_160_reg[0]),
        .I2(row_reg_160_reg[1]),
        .I3(overly_y_read_reg_645[1]),
        .O(cmp19_not_i_mid1_fu_326_p2_carry_i_16_n_4));
  LUT2 #(
    .INIT(4'hE)) 
    cmp19_not_i_mid1_fu_326_p2_carry_i_2
       (.I0(overly_y_read_reg_645[12]),
        .I1(overly_y_read_reg_645[13]),
        .O(cmp19_not_i_mid1_fu_326_p2_carry_i_2_n_4));
  LUT3 #(
    .INIT(8'hBA)) 
    cmp19_not_i_mid1_fu_326_p2_carry_i_3
       (.I0(overly_y_read_reg_645[11]),
        .I1(zext_ln45_1_fu_322_p1[10]),
        .I2(overly_y_read_reg_645[10]),
        .O(cmp19_not_i_mid1_fu_326_p2_carry_i_3_n_4));
  LUT4 #(
    .INIT(16'h22B2)) 
    cmp19_not_i_mid1_fu_326_p2_carry_i_4
       (.I0(overly_y_read_reg_645[9]),
        .I1(zext_ln45_1_fu_322_p1[9]),
        .I2(overly_y_read_reg_645[8]),
        .I3(zext_ln45_1_fu_322_p1[8]),
        .O(cmp19_not_i_mid1_fu_326_p2_carry_i_4_n_4));
  LUT6 #(
    .INIT(64'h2C22BABB0800A2AA)) 
    cmp19_not_i_mid1_fu_326_p2_carry_i_5
       (.I0(overly_y_read_reg_645[7]),
        .I1(row_reg_160_reg[6]),
        .I2(\row_reg_160[9]_i_2_n_4 ),
        .I3(row_reg_160_reg[5]),
        .I4(row_reg_160_reg[7]),
        .I5(overly_y_read_reg_645[6]),
        .O(cmp19_not_i_mid1_fu_326_p2_carry_i_5_n_4));
  LUT6 #(
    .INIT(64'h0CA2AAFB0800A2AA)) 
    cmp19_not_i_mid1_fu_326_p2_carry_i_6
       (.I0(overly_y_read_reg_645[5]),
        .I1(row_reg_160_reg[3]),
        .I2(ult25_fu_331_p2_carry_i_17_n_4),
        .I3(row_reg_160_reg[4]),
        .I4(row_reg_160_reg[5]),
        .I5(overly_y_read_reg_645[4]),
        .O(cmp19_not_i_mid1_fu_326_p2_carry_i_6_n_4));
  LUT6 #(
    .INIT(64'hC02AAABF80002AAA)) 
    cmp19_not_i_mid1_fu_326_p2_carry_i_7
       (.I0(overly_y_read_reg_645[3]),
        .I1(row_reg_160_reg[1]),
        .I2(row_reg_160_reg[0]),
        .I3(row_reg_160_reg[2]),
        .I4(row_reg_160_reg[3]),
        .I5(overly_y_read_reg_645[2]),
        .O(cmp19_not_i_mid1_fu_326_p2_carry_i_7_n_4));
  LUT4 #(
    .INIT(16'hE282)) 
    cmp19_not_i_mid1_fu_326_p2_carry_i_8
       (.I0(overly_y_read_reg_645[1]),
        .I1(row_reg_160_reg[1]),
        .I2(row_reg_160_reg[0]),
        .I3(overly_y_read_reg_645[0]),
        .O(cmp19_not_i_mid1_fu_326_p2_carry_i_8_n_4));
  LUT2 #(
    .INIT(4'h1)) 
    cmp19_not_i_mid1_fu_326_p2_carry_i_9
       (.I0(overly_y_read_reg_645[15]),
        .I1(overly_y_read_reg_645[14]),
        .O(cmp19_not_i_mid1_fu_326_p2_carry_i_9_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    \col_reg_171[0]_i_1 
       (.I0(\col_reg_171_reg_n_4_[0] ),
        .O(col_1_fu_412_p2[0]));
  LUT5 #(
    .INIT(32'h0000FBFF)) 
    \col_reg_171[10]_i_1 
       (.I0(mul_41ns_43ns_57_1_1_U58_n_119),
        .I1(Q[1]),
        .I2(icmp_ln45_fu_290_p2),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_enable_reg_pp0_iter3_reg_1),
        .O(col_reg_171));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT4 #(
    .INIT(16'hFFDF)) 
    \col_reg_171[10]_i_10 
       (.I0(\col_reg_171_reg_n_4_[7] ),
        .I1(\col_reg_171_reg_n_4_[6] ),
        .I2(\col_reg_171_reg_n_4_[8] ),
        .I3(\col_reg_171_reg_n_4_[3] ),
        .O(\col_reg_171[10]_i_10_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    \col_reg_171[10]_i_11 
       (.I0(\col_reg_171_reg_n_4_[0] ),
        .I1(\col_reg_171_reg_n_4_[1] ),
        .I2(\col_reg_171_reg_n_4_[9] ),
        .I3(\col_reg_171_reg_n_4_[3] ),
        .O(\col_reg_171[10]_i_11_n_4 ));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \col_reg_171[10]_i_12 
       (.I0(\col_reg_171_reg_n_4_[10] ),
        .I1(\col_reg_171_reg_n_4_[2] ),
        .I2(\col_reg_171_reg_n_4_[4] ),
        .I3(\col_reg_171_reg_n_4_[6] ),
        .O(\col_reg_171[10]_i_12_n_4 ));
  LUT4 #(
    .INIT(16'h0400)) 
    \col_reg_171[10]_i_2 
       (.I0(mul_41ns_43ns_57_1_1_U58_n_119),
        .I1(Q[1]),
        .I2(icmp_ln45_fu_290_p2),
        .I3(ap_enable_reg_pp0_iter0),
        .O(col_reg_1710));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT5 #(
    .INIT(32'h22D200F0)) 
    \col_reg_171[10]_i_3 
       (.I0(\col_reg_171_reg_n_4_[9] ),
        .I1(\col_reg_171[10]_i_5_n_4 ),
        .I2(\col_reg_171_reg_n_4_[10] ),
        .I3(\col_reg_171[10]_i_6_n_4 ),
        .I4(\col_reg_171[10]_i_7_n_4 ),
        .O(col_1_fu_412_p2[10]));
  LUT5 #(
    .INIT(32'h00200000)) 
    \col_reg_171[10]_i_5 
       (.I0(\col_reg_171[10]_i_9_n_4 ),
        .I1(\col_reg_171[10]_i_10_n_4 ),
        .I2(\col_reg_171_reg_n_4_[9] ),
        .I3(\col_reg_171_reg_n_4_[1] ),
        .I4(\col_reg_171_reg_n_4_[10] ),
        .O(\col_reg_171[10]_i_5_n_4 ));
  LUT5 #(
    .INIT(32'h00000040)) 
    \col_reg_171[10]_i_6 
       (.I0(\col_reg_171_reg_n_4_[5] ),
        .I1(\col_reg_171_reg_n_4_[7] ),
        .I2(\col_reg_171_reg_n_4_[8] ),
        .I3(\col_reg_171[10]_i_11_n_4 ),
        .I4(\col_reg_171[10]_i_12_n_4 ),
        .O(\col_reg_171[10]_i_6_n_4 ));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    \col_reg_171[10]_i_7 
       (.I0(\col_reg_171_reg_n_4_[7] ),
        .I1(\col_reg_171[10]_i_5_n_4 ),
        .I2(\col_reg_171_reg_n_4_[8] ),
        .I3(\col_reg_171[10]_i_6_n_4 ),
        .I4(\col_reg_171[8]_i_2_n_4 ),
        .I5(\col_reg_171_reg_n_4_[6] ),
        .O(\col_reg_171[10]_i_7_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \col_reg_171[10]_i_9 
       (.I0(\col_reg_171_reg_n_4_[2] ),
        .I1(\col_reg_171_reg_n_4_[4] ),
        .I2(\col_reg_171_reg_n_4_[0] ),
        .I3(\col_reg_171_reg_n_4_[5] ),
        .O(\col_reg_171[10]_i_9_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \col_reg_171[1]_i_1 
       (.I0(\col_reg_171_reg_n_4_[1] ),
        .I1(\col_reg_171_reg_n_4_[0] ),
        .O(col_1_fu_412_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \col_reg_171[2]_i_1 
       (.I0(\col_reg_171_reg_n_4_[2] ),
        .I1(\col_reg_171_reg_n_4_[1] ),
        .I2(\col_reg_171_reg_n_4_[0] ),
        .O(col_1_fu_412_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \col_reg_171[3]_i_1 
       (.I0(\col_reg_171_reg_n_4_[3] ),
        .I1(\col_reg_171_reg_n_4_[0] ),
        .I2(\col_reg_171_reg_n_4_[1] ),
        .I3(\col_reg_171_reg_n_4_[2] ),
        .O(col_1_fu_412_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \col_reg_171[4]_i_1 
       (.I0(\col_reg_171_reg_n_4_[4] ),
        .I1(\col_reg_171_reg_n_4_[2] ),
        .I2(\col_reg_171_reg_n_4_[1] ),
        .I3(\col_reg_171_reg_n_4_[0] ),
        .I4(\col_reg_171_reg_n_4_[3] ),
        .O(col_1_fu_412_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \col_reg_171[5]_i_1 
       (.I0(\col_reg_171_reg_n_4_[5] ),
        .I1(\col_reg_171_reg_n_4_[3] ),
        .I2(\col_reg_171_reg_n_4_[0] ),
        .I3(\col_reg_171_reg_n_4_[1] ),
        .I4(\col_reg_171_reg_n_4_[2] ),
        .I5(\col_reg_171_reg_n_4_[4] ),
        .O(col_1_fu_412_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \col_reg_171[6]_i_1 
       (.I0(\col_reg_171_reg_n_4_[6] ),
        .I1(\col_reg_171[8]_i_2_n_4 ),
        .O(col_1_fu_412_p2[6]));
  LUT4 #(
    .INIT(16'h22D2)) 
    \col_reg_171[7]_i_1 
       (.I0(\col_reg_171_reg_n_4_[7] ),
        .I1(\col_reg_171[10]_i_5_n_4 ),
        .I2(\col_reg_171_reg_n_4_[6] ),
        .I3(\col_reg_171[8]_i_2_n_4 ),
        .O(\col_reg_171[7]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'h00F022D200F000F0)) 
    \col_reg_171[8]_i_1 
       (.I0(\col_reg_171_reg_n_4_[7] ),
        .I1(\col_reg_171[10]_i_5_n_4 ),
        .I2(\col_reg_171_reg_n_4_[8] ),
        .I3(\col_reg_171[10]_i_6_n_4 ),
        .I4(\col_reg_171[8]_i_2_n_4 ),
        .I5(\col_reg_171_reg_n_4_[6] ),
        .O(col_1_fu_412_p2[8]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \col_reg_171[8]_i_2 
       (.I0(\col_reg_171_reg_n_4_[4] ),
        .I1(\col_reg_171_reg_n_4_[2] ),
        .I2(\col_reg_171_reg_n_4_[1] ),
        .I3(\col_reg_171_reg_n_4_[0] ),
        .I4(\col_reg_171_reg_n_4_[3] ),
        .I5(\col_reg_171_reg_n_4_[5] ),
        .O(\col_reg_171[8]_i_2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \col_reg_171[9]_i_1 
       (.I0(\col_reg_171_reg_n_4_[9] ),
        .I1(\col_reg_171[10]_i_5_n_4 ),
        .I2(\col_reg_171[10]_i_7_n_4 ),
        .O(col_1_fu_412_p2[9]));
  FDRE \col_reg_171_reg[0] 
       (.C(ap_clk),
        .CE(col_reg_1710),
        .D(col_1_fu_412_p2[0]),
        .Q(\col_reg_171_reg_n_4_[0] ),
        .R(col_reg_171));
  FDRE \col_reg_171_reg[10] 
       (.C(ap_clk),
        .CE(col_reg_1710),
        .D(col_1_fu_412_p2[10]),
        .Q(\col_reg_171_reg_n_4_[10] ),
        .R(col_reg_171));
  FDRE \col_reg_171_reg[1] 
       (.C(ap_clk),
        .CE(col_reg_1710),
        .D(col_1_fu_412_p2[1]),
        .Q(\col_reg_171_reg_n_4_[1] ),
        .R(col_reg_171));
  FDRE \col_reg_171_reg[2] 
       (.C(ap_clk),
        .CE(col_reg_1710),
        .D(col_1_fu_412_p2[2]),
        .Q(\col_reg_171_reg_n_4_[2] ),
        .R(col_reg_171));
  FDRE \col_reg_171_reg[3] 
       (.C(ap_clk),
        .CE(col_reg_1710),
        .D(col_1_fu_412_p2[3]),
        .Q(\col_reg_171_reg_n_4_[3] ),
        .R(col_reg_171));
  FDRE \col_reg_171_reg[4] 
       (.C(ap_clk),
        .CE(col_reg_1710),
        .D(col_1_fu_412_p2[4]),
        .Q(\col_reg_171_reg_n_4_[4] ),
        .R(col_reg_171));
  FDRE \col_reg_171_reg[5] 
       (.C(ap_clk),
        .CE(col_reg_1710),
        .D(col_1_fu_412_p2[5]),
        .Q(\col_reg_171_reg_n_4_[5] ),
        .R(col_reg_171));
  FDRE \col_reg_171_reg[6] 
       (.C(ap_clk),
        .CE(col_reg_1710),
        .D(col_1_fu_412_p2[6]),
        .Q(\col_reg_171_reg_n_4_[6] ),
        .R(col_reg_171));
  FDRE \col_reg_171_reg[7] 
       (.C(ap_clk),
        .CE(col_reg_1710),
        .D(\col_reg_171[7]_i_1_n_4 ),
        .Q(\col_reg_171_reg_n_4_[7] ),
        .R(col_reg_171));
  FDRE \col_reg_171_reg[8] 
       (.C(ap_clk),
        .CE(col_reg_1710),
        .D(col_1_fu_412_p2[8]),
        .Q(\col_reg_171_reg_n_4_[8] ),
        .R(col_reg_171));
  FDRE \col_reg_171_reg[9] 
       (.C(ap_clk),
        .CE(col_reg_1710),
        .D(col_1_fu_412_p2[9]),
        .Q(\col_reg_171_reg_n_4_[9] ),
        .R(col_reg_171));
  LUT6 #(
    .INIT(64'hFFFFFFFFB0F0F0F0)) 
    dout_valid_i_1__0
       (.I0(mul_41ns_43ns_57_1_1_U58_n_119),
        .I1(Q[1]),
        .I2(img_coverlay_data_empty_n),
        .I3(and_ln53_1_reg_700),
        .I4(ap_enable_reg_pp0_iter1_reg_n_4),
        .I5(empty_n),
        .O(\ap_CS_fsm_reg[1]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF0B0F0F0)) 
    dout_valid_i_1__1
       (.I0(mul_41ns_43ns_57_1_1_U58_n_119),
        .I1(Q[1]),
        .I2(img_in_data_empty_n),
        .I3(icmp_ln45_reg_686),
        .I4(ap_enable_reg_pp0_iter1_reg_n_4),
        .I5(empty_n_2),
        .O(\ap_CS_fsm_reg[1]_2 ));
  LUT2 #(
    .INIT(4'h4)) 
    \icmp_ln45_reg_686[0]_i_1 
       (.I0(mul_41ns_43ns_57_1_1_U58_n_119),
        .I1(Q[1]),
        .O(p_8_in));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \icmp_ln45_reg_686[0]_i_2 
       (.I0(\icmp_ln45_reg_686[0]_i_4_n_4 ),
        .I1(indvar_flatten_reg_149_reg[8]),
        .I2(indvar_flatten_reg_149_reg[12]),
        .I3(indvar_flatten_reg_149_reg[5]),
        .I4(\icmp_ln45_reg_686[0]_i_5_n_4 ),
        .I5(\icmp_ln45_reg_686[0]_i_6_n_4 ),
        .O(icmp_ln45_fu_290_p2));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    \icmp_ln45_reg_686[0]_i_4 
       (.I0(indvar_flatten_reg_149_reg[9]),
        .I1(indvar_flatten_reg_149_reg[16]),
        .I2(indvar_flatten_reg_149_reg[7]),
        .I3(indvar_flatten_reg_149_reg[17]),
        .I4(indvar_flatten_reg_149_reg[0]),
        .I5(indvar_flatten_reg_149_reg[13]),
        .O(\icmp_ln45_reg_686[0]_i_4_n_4 ));
  LUT4 #(
    .INIT(16'hFF7F)) 
    \icmp_ln45_reg_686[0]_i_5 
       (.I0(indvar_flatten_reg_149_reg[19]),
        .I1(indvar_flatten_reg_149_reg[10]),
        .I2(indvar_flatten_reg_149_reg[15]),
        .I3(indvar_flatten_reg_149_reg[4]),
        .O(\icmp_ln45_reg_686[0]_i_5_n_4 ));
  LUT5 #(
    .INIT(32'hFFFFFBFF)) 
    \icmp_ln45_reg_686[0]_i_6 
       (.I0(indvar_flatten_reg_149_reg[14]),
        .I1(indvar_flatten_reg_149_reg[18]),
        .I2(indvar_flatten_reg_149_reg[3]),
        .I3(indvar_flatten_reg_149_reg[20]),
        .I4(\icmp_ln45_reg_686[0]_i_8_n_4 ),
        .O(\icmp_ln45_reg_686[0]_i_6_n_4 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln45_reg_686[0]_i_8 
       (.I0(indvar_flatten_reg_149_reg[6]),
        .I1(indvar_flatten_reg_149_reg[2]),
        .I2(indvar_flatten_reg_149_reg[11]),
        .I3(indvar_flatten_reg_149_reg[1]),
        .O(\icmp_ln45_reg_686[0]_i_8_n_4 ));
  FDRE \icmp_ln45_reg_686_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(p_8_in),
        .D(icmp_ln45_reg_686),
        .Q(icmp_ln45_reg_686_pp0_iter1_reg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \icmp_ln45_reg_686_pp0_iter2_reg[0]_i_1 
       (.I0(icmp_ln45_reg_686_pp0_iter1_reg),
        .I1(mul_41ns_43ns_57_1_1_U58_n_119),
        .I2(icmp_ln45_reg_686_pp0_iter2_reg),
        .O(\icmp_ln45_reg_686_pp0_iter2_reg[0]_i_1_n_4 ));
  FDRE \icmp_ln45_reg_686_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln45_reg_686_pp0_iter2_reg[0]_i_1_n_4 ),
        .Q(icmp_ln45_reg_686_pp0_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln45_reg_686_reg[0] 
       (.C(ap_clk),
        .CE(p_8_in),
        .D(icmp_ln45_fu_290_p2),
        .Q(icmp_ln45_reg_686),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 icmp_ln53_1_fu_395_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({icmp_ln53_1_fu_395_p2_carry_n_4,icmp_ln53_1_fu_395_p2_carry_n_5,icmp_ln53_1_fu_395_p2_carry_n_6,icmp_ln53_1_fu_395_p2_carry_n_7,icmp_ln53_1_fu_395_p2_carry_n_8,icmp_ln53_1_fu_395_p2_carry_n_9,icmp_ln53_1_fu_395_p2_carry_n_10,icmp_ln53_1_fu_395_p2_carry_n_11}),
        .DI({icmp_ln53_1_fu_395_p2_carry_i_1_n_4,icmp_ln53_1_fu_395_p2_carry_i_2_n_4,icmp_ln53_1_fu_395_p2_carry_i_3_n_4,icmp_ln53_1_fu_395_p2_carry_i_4_n_4,icmp_ln53_1_fu_395_p2_carry_i_5_n_4,icmp_ln53_1_fu_395_p2_carry_i_6_n_4,icmp_ln53_1_fu_395_p2_carry_i_7_n_4,icmp_ln53_1_fu_395_p2_carry_i_8_n_4}),
        .O(NLW_icmp_ln53_1_fu_395_p2_carry_O_UNCONNECTED[7:0]),
        .S({icmp_ln53_1_fu_395_p2_carry_i_9_n_4,icmp_ln53_1_fu_395_p2_carry_i_10_n_4,icmp_ln53_1_fu_395_p2_carry_i_11_n_4,icmp_ln53_1_fu_395_p2_carry_i_12_n_4,icmp_ln53_1_fu_395_p2_carry_i_13_n_4,icmp_ln53_1_fu_395_p2_carry_i_14_n_4,icmp_ln53_1_fu_395_p2_carry_i_15_n_4,icmp_ln53_1_fu_395_p2_carry_i_16_n_4}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 icmp_ln53_1_fu_395_p2_carry__0
       (.CI(icmp_ln53_1_fu_395_p2_carry_n_4),
        .CI_TOP(1'b0),
        .CO({icmp_ln53_1_fu_395_p2,icmp_ln53_1_fu_395_p2_carry__0_n_5,icmp_ln53_1_fu_395_p2_carry__0_n_6,icmp_ln53_1_fu_395_p2_carry__0_n_7,icmp_ln53_1_fu_395_p2_carry__0_n_8,icmp_ln53_1_fu_395_p2_carry__0_n_9,icmp_ln53_1_fu_395_p2_carry__0_n_10,icmp_ln53_1_fu_395_p2_carry__0_n_11}),
        .DI({icmp_ln53_1_fu_395_p2_carry__0_i_1_n_4,icmp_ln53_1_fu_395_p2_carry__0_i_2_n_4,icmp_ln53_1_fu_395_p2_carry__0_i_3_n_4,icmp_ln53_1_fu_395_p2_carry__0_i_4_n_4,icmp_ln53_1_fu_395_p2_carry__0_i_5_n_4,icmp_ln53_1_fu_395_p2_carry__0_i_6_n_4,icmp_ln53_1_fu_395_p2_carry__0_i_7_n_4,icmp_ln53_1_fu_395_p2_carry__0_i_8_n_4}),
        .O(NLW_icmp_ln53_1_fu_395_p2_carry__0_O_UNCONNECTED[7:0]),
        .S({icmp_ln53_1_fu_395_p2_carry__0_i_9_n_4,icmp_ln53_1_fu_395_p2_carry__0_i_10_n_4,icmp_ln53_1_fu_395_p2_carry__0_i_11_n_4,icmp_ln53_1_fu_395_p2_carry__0_i_12_n_4,icmp_ln53_1_fu_395_p2_carry__0_i_13_n_4,icmp_ln53_1_fu_395_p2_carry__0_i_14_n_4,icmp_ln53_1_fu_395_p2_carry__0_i_15_n_4,icmp_ln53_1_fu_395_p2_carry__0_i_16_n_4}));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln53_1_fu_395_p2_carry__0_i_1
       (.I0(add16_i_reg_657[31]),
        .I1(add16_i_reg_657[30]),
        .O(icmp_ln53_1_fu_395_p2_carry__0_i_1_n_4));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln53_1_fu_395_p2_carry__0_i_10
       (.I0(add16_i_reg_657[28]),
        .I1(add16_i_reg_657[29]),
        .O(icmp_ln53_1_fu_395_p2_carry__0_i_10_n_4));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln53_1_fu_395_p2_carry__0_i_11
       (.I0(add16_i_reg_657[26]),
        .I1(add16_i_reg_657[27]),
        .O(icmp_ln53_1_fu_395_p2_carry__0_i_11_n_4));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln53_1_fu_395_p2_carry__0_i_12
       (.I0(add16_i_reg_657[24]),
        .I1(add16_i_reg_657[25]),
        .O(icmp_ln53_1_fu_395_p2_carry__0_i_12_n_4));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln53_1_fu_395_p2_carry__0_i_13
       (.I0(add16_i_reg_657[22]),
        .I1(add16_i_reg_657[23]),
        .O(icmp_ln53_1_fu_395_p2_carry__0_i_13_n_4));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln53_1_fu_395_p2_carry__0_i_14
       (.I0(add16_i_reg_657[20]),
        .I1(add16_i_reg_657[21]),
        .O(icmp_ln53_1_fu_395_p2_carry__0_i_14_n_4));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln53_1_fu_395_p2_carry__0_i_15
       (.I0(add16_i_reg_657[18]),
        .I1(add16_i_reg_657[19]),
        .O(icmp_ln53_1_fu_395_p2_carry__0_i_15_n_4));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln53_1_fu_395_p2_carry__0_i_16
       (.I0(add16_i_reg_657[16]),
        .I1(add16_i_reg_657[17]),
        .O(icmp_ln53_1_fu_395_p2_carry__0_i_16_n_4));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln53_1_fu_395_p2_carry__0_i_2
       (.I0(add16_i_reg_657[29]),
        .I1(add16_i_reg_657[28]),
        .O(icmp_ln53_1_fu_395_p2_carry__0_i_2_n_4));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln53_1_fu_395_p2_carry__0_i_3
       (.I0(add16_i_reg_657[27]),
        .I1(add16_i_reg_657[26]),
        .O(icmp_ln53_1_fu_395_p2_carry__0_i_3_n_4));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln53_1_fu_395_p2_carry__0_i_4
       (.I0(add16_i_reg_657[25]),
        .I1(add16_i_reg_657[24]),
        .O(icmp_ln53_1_fu_395_p2_carry__0_i_4_n_4));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln53_1_fu_395_p2_carry__0_i_5
       (.I0(add16_i_reg_657[23]),
        .I1(add16_i_reg_657[22]),
        .O(icmp_ln53_1_fu_395_p2_carry__0_i_5_n_4));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln53_1_fu_395_p2_carry__0_i_6
       (.I0(add16_i_reg_657[21]),
        .I1(add16_i_reg_657[20]),
        .O(icmp_ln53_1_fu_395_p2_carry__0_i_6_n_4));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln53_1_fu_395_p2_carry__0_i_7
       (.I0(add16_i_reg_657[19]),
        .I1(add16_i_reg_657[18]),
        .O(icmp_ln53_1_fu_395_p2_carry__0_i_7_n_4));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln53_1_fu_395_p2_carry__0_i_8
       (.I0(add16_i_reg_657[17]),
        .I1(add16_i_reg_657[16]),
        .O(icmp_ln53_1_fu_395_p2_carry__0_i_8_n_4));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln53_1_fu_395_p2_carry__0_i_9
       (.I0(add16_i_reg_657[30]),
        .I1(add16_i_reg_657[31]),
        .O(icmp_ln53_1_fu_395_p2_carry__0_i_9_n_4));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln53_1_fu_395_p2_carry_i_1
       (.I0(add16_i_reg_657[15]),
        .I1(add16_i_reg_657[14]),
        .O(icmp_ln53_1_fu_395_p2_carry_i_1_n_4));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln53_1_fu_395_p2_carry_i_10
       (.I0(add16_i_reg_657[12]),
        .I1(add16_i_reg_657[13]),
        .O(icmp_ln53_1_fu_395_p2_carry_i_10_n_4));
  LUT4 #(
    .INIT(16'h020D)) 
    icmp_ln53_1_fu_395_p2_carry_i_11
       (.I0(\col_reg_171_reg_n_4_[10] ),
        .I1(\col_reg_171[10]_i_6_n_4 ),
        .I2(add16_i_reg_657[11]),
        .I3(add16_i_reg_657[10]),
        .O(icmp_ln53_1_fu_395_p2_carry_i_11_n_4));
  LUT6 #(
    .INIT(64'h002000D02202DD0D)) 
    icmp_ln53_1_fu_395_p2_carry_i_12
       (.I0(\col_reg_171_reg_n_4_[9] ),
        .I1(\col_reg_171[10]_i_5_n_4 ),
        .I2(\col_reg_171_reg_n_4_[8] ),
        .I3(\col_reg_171[10]_i_6_n_4 ),
        .I4(add16_i_reg_657[9]),
        .I5(add16_i_reg_657[8]),
        .O(icmp_ln53_1_fu_395_p2_carry_i_12_n_4));
  LUT5 #(
    .INIT(32'h2D00002D)) 
    icmp_ln53_1_fu_395_p2_carry_i_13
       (.I0(\col_reg_171_reg_n_4_[7] ),
        .I1(\col_reg_171[10]_i_5_n_4 ),
        .I2(add16_i_reg_657[7]),
        .I3(\col_reg_171_reg_n_4_[6] ),
        .I4(add16_i_reg_657[6]),
        .O(icmp_ln53_1_fu_395_p2_carry_i_13_n_4));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln53_1_fu_395_p2_carry_i_14
       (.I0(\col_reg_171_reg_n_4_[5] ),
        .I1(add16_i_reg_657[5]),
        .I2(\col_reg_171_reg_n_4_[4] ),
        .I3(add16_i_reg_657[4]),
        .O(icmp_ln53_1_fu_395_p2_carry_i_14_n_4));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln53_1_fu_395_p2_carry_i_15
       (.I0(\col_reg_171_reg_n_4_[3] ),
        .I1(add16_i_reg_657[3]),
        .I2(\col_reg_171_reg_n_4_[2] ),
        .I3(add16_i_reg_657[2]),
        .O(icmp_ln53_1_fu_395_p2_carry_i_15_n_4));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln53_1_fu_395_p2_carry_i_16
       (.I0(\col_reg_171_reg_n_4_[1] ),
        .I1(add16_i_reg_657[1]),
        .I2(\col_reg_171_reg_n_4_[0] ),
        .I3(add16_i_reg_657[0]),
        .O(icmp_ln53_1_fu_395_p2_carry_i_16_n_4));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln53_1_fu_395_p2_carry_i_2
       (.I0(add16_i_reg_657[13]),
        .I1(add16_i_reg_657[12]),
        .O(icmp_ln53_1_fu_395_p2_carry_i_2_n_4));
  LUT4 #(
    .INIT(16'hFDF0)) 
    icmp_ln53_1_fu_395_p2_carry_i_3
       (.I0(\col_reg_171_reg_n_4_[10] ),
        .I1(\col_reg_171[10]_i_6_n_4 ),
        .I2(add16_i_reg_657[11]),
        .I3(add16_i_reg_657[10]),
        .O(icmp_ln53_1_fu_395_p2_carry_i_3_n_4));
  LUT6 #(
    .INIT(64'hFFDFDD0DDDDD0000)) 
    icmp_ln53_1_fu_395_p2_carry_i_4
       (.I0(\col_reg_171_reg_n_4_[9] ),
        .I1(\col_reg_171[10]_i_5_n_4 ),
        .I2(\col_reg_171_reg_n_4_[8] ),
        .I3(\col_reg_171[10]_i_6_n_4 ),
        .I4(add16_i_reg_657[9]),
        .I5(add16_i_reg_657[8]),
        .O(icmp_ln53_1_fu_395_p2_carry_i_4_n_4));
  LUT5 #(
    .INIT(32'hD0D0FDD0)) 
    icmp_ln53_1_fu_395_p2_carry_i_5
       (.I0(\col_reg_171_reg_n_4_[7] ),
        .I1(\col_reg_171[10]_i_5_n_4 ),
        .I2(add16_i_reg_657[7]),
        .I3(add16_i_reg_657[6]),
        .I4(\col_reg_171_reg_n_4_[6] ),
        .O(icmp_ln53_1_fu_395_p2_carry_i_5_n_4));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln53_1_fu_395_p2_carry_i_6
       (.I0(add16_i_reg_657[5]),
        .I1(\col_reg_171_reg_n_4_[5] ),
        .I2(add16_i_reg_657[4]),
        .I3(\col_reg_171_reg_n_4_[4] ),
        .O(icmp_ln53_1_fu_395_p2_carry_i_6_n_4));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln53_1_fu_395_p2_carry_i_7
       (.I0(add16_i_reg_657[3]),
        .I1(\col_reg_171_reg_n_4_[3] ),
        .I2(add16_i_reg_657[2]),
        .I3(\col_reg_171_reg_n_4_[2] ),
        .O(icmp_ln53_1_fu_395_p2_carry_i_7_n_4));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln53_1_fu_395_p2_carry_i_8
       (.I0(add16_i_reg_657[1]),
        .I1(\col_reg_171_reg_n_4_[1] ),
        .I2(add16_i_reg_657[0]),
        .I3(\col_reg_171_reg_n_4_[0] ),
        .O(icmp_ln53_1_fu_395_p2_carry_i_8_n_4));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln53_1_fu_395_p2_carry_i_9
       (.I0(add16_i_reg_657[14]),
        .I1(add16_i_reg_657[15]),
        .O(icmp_ln53_1_fu_395_p2_carry_i_9_n_4));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 icmp_ln53_fu_384_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({icmp_ln53_fu_384_p2_carry_n_4,icmp_ln53_fu_384_p2_carry_n_5,icmp_ln53_fu_384_p2_carry_n_6,icmp_ln53_fu_384_p2_carry_n_7,icmp_ln53_fu_384_p2_carry_n_8,icmp_ln53_fu_384_p2_carry_n_9,icmp_ln53_fu_384_p2_carry_n_10,icmp_ln53_fu_384_p2_carry_n_11}),
        .DI({icmp_ln53_fu_384_p2_carry_i_1_n_4,icmp_ln53_fu_384_p2_carry_i_2_n_4,icmp_ln53_fu_384_p2_carry_i_3_n_4,icmp_ln53_fu_384_p2_carry_i_4_n_4,icmp_ln53_fu_384_p2_carry_i_5_n_4,icmp_ln53_fu_384_p2_carry_i_6_n_4,icmp_ln53_fu_384_p2_carry_i_7_n_4,icmp_ln53_fu_384_p2_carry_i_8_n_4}),
        .O(NLW_icmp_ln53_fu_384_p2_carry_O_UNCONNECTED[7:0]),
        .S({icmp_ln53_fu_384_p2_carry_i_9_n_4,icmp_ln53_fu_384_p2_carry_i_10_n_4,icmp_ln53_fu_384_p2_carry_i_11_n_4,icmp_ln53_fu_384_p2_carry_i_12_n_4,icmp_ln53_fu_384_p2_carry_i_13_n_4,icmp_ln53_fu_384_p2_carry_i_14_n_4,icmp_ln53_fu_384_p2_carry_i_15_n_4,icmp_ln53_fu_384_p2_carry_i_16_n_4}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 icmp_ln53_fu_384_p2_carry__0
       (.CI(icmp_ln53_fu_384_p2_carry_n_4),
        .CI_TOP(1'b0),
        .CO({icmp_ln53_fu_384_p2,icmp_ln53_fu_384_p2_carry__0_n_5,icmp_ln53_fu_384_p2_carry__0_n_6,icmp_ln53_fu_384_p2_carry__0_n_7,icmp_ln53_fu_384_p2_carry__0_n_8,icmp_ln53_fu_384_p2_carry__0_n_9,icmp_ln53_fu_384_p2_carry__0_n_10,icmp_ln53_fu_384_p2_carry__0_n_11}),
        .DI({icmp_ln53_fu_384_p2_carry__0_i_1_n_4,icmp_ln53_fu_384_p2_carry__0_i_2_n_4,icmp_ln53_fu_384_p2_carry__0_i_3_n_4,icmp_ln53_fu_384_p2_carry__0_i_4_n_4,icmp_ln53_fu_384_p2_carry__0_i_5_n_4,icmp_ln53_fu_384_p2_carry__0_i_6_n_4,icmp_ln53_fu_384_p2_carry__0_i_7_n_4,icmp_ln53_fu_384_p2_carry__0_i_8_n_4}),
        .O(NLW_icmp_ln53_fu_384_p2_carry__0_O_UNCONNECTED[7:0]),
        .S({icmp_ln53_fu_384_p2_carry__0_i_9_n_4,icmp_ln53_fu_384_p2_carry__0_i_10_n_4,icmp_ln53_fu_384_p2_carry__0_i_11_n_4,icmp_ln53_fu_384_p2_carry__0_i_12_n_4,icmp_ln53_fu_384_p2_carry__0_i_13_n_4,icmp_ln53_fu_384_p2_carry__0_i_14_n_4,icmp_ln53_fu_384_p2_carry__0_i_15_n_4,icmp_ln53_fu_384_p2_carry__0_i_16_n_4}));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln53_fu_384_p2_carry__0_i_1
       (.I0(overly_x_read_reg_640[31]),
        .I1(overly_x_read_reg_640[30]),
        .O(icmp_ln53_fu_384_p2_carry__0_i_1_n_4));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln53_fu_384_p2_carry__0_i_10
       (.I0(overly_x_read_reg_640[28]),
        .I1(overly_x_read_reg_640[29]),
        .O(icmp_ln53_fu_384_p2_carry__0_i_10_n_4));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln53_fu_384_p2_carry__0_i_11
       (.I0(overly_x_read_reg_640[26]),
        .I1(overly_x_read_reg_640[27]),
        .O(icmp_ln53_fu_384_p2_carry__0_i_11_n_4));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln53_fu_384_p2_carry__0_i_12
       (.I0(overly_x_read_reg_640[24]),
        .I1(overly_x_read_reg_640[25]),
        .O(icmp_ln53_fu_384_p2_carry__0_i_12_n_4));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln53_fu_384_p2_carry__0_i_13
       (.I0(overly_x_read_reg_640[22]),
        .I1(overly_x_read_reg_640[23]),
        .O(icmp_ln53_fu_384_p2_carry__0_i_13_n_4));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln53_fu_384_p2_carry__0_i_14
       (.I0(overly_x_read_reg_640[20]),
        .I1(overly_x_read_reg_640[21]),
        .O(icmp_ln53_fu_384_p2_carry__0_i_14_n_4));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln53_fu_384_p2_carry__0_i_15
       (.I0(overly_x_read_reg_640[18]),
        .I1(overly_x_read_reg_640[19]),
        .O(icmp_ln53_fu_384_p2_carry__0_i_15_n_4));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln53_fu_384_p2_carry__0_i_16
       (.I0(overly_x_read_reg_640[16]),
        .I1(overly_x_read_reg_640[17]),
        .O(icmp_ln53_fu_384_p2_carry__0_i_16_n_4));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln53_fu_384_p2_carry__0_i_2
       (.I0(overly_x_read_reg_640[29]),
        .I1(overly_x_read_reg_640[28]),
        .O(icmp_ln53_fu_384_p2_carry__0_i_2_n_4));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln53_fu_384_p2_carry__0_i_3
       (.I0(overly_x_read_reg_640[27]),
        .I1(overly_x_read_reg_640[26]),
        .O(icmp_ln53_fu_384_p2_carry__0_i_3_n_4));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln53_fu_384_p2_carry__0_i_4
       (.I0(overly_x_read_reg_640[25]),
        .I1(overly_x_read_reg_640[24]),
        .O(icmp_ln53_fu_384_p2_carry__0_i_4_n_4));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln53_fu_384_p2_carry__0_i_5
       (.I0(overly_x_read_reg_640[23]),
        .I1(overly_x_read_reg_640[22]),
        .O(icmp_ln53_fu_384_p2_carry__0_i_5_n_4));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln53_fu_384_p2_carry__0_i_6
       (.I0(overly_x_read_reg_640[21]),
        .I1(overly_x_read_reg_640[20]),
        .O(icmp_ln53_fu_384_p2_carry__0_i_6_n_4));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln53_fu_384_p2_carry__0_i_7
       (.I0(overly_x_read_reg_640[19]),
        .I1(overly_x_read_reg_640[18]),
        .O(icmp_ln53_fu_384_p2_carry__0_i_7_n_4));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln53_fu_384_p2_carry__0_i_8
       (.I0(overly_x_read_reg_640[17]),
        .I1(overly_x_read_reg_640[16]),
        .O(icmp_ln53_fu_384_p2_carry__0_i_8_n_4));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln53_fu_384_p2_carry__0_i_9
       (.I0(overly_x_read_reg_640[30]),
        .I1(overly_x_read_reg_640[31]),
        .O(icmp_ln53_fu_384_p2_carry__0_i_9_n_4));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln53_fu_384_p2_carry_i_1
       (.I0(overly_x_read_reg_640[15]),
        .I1(overly_x_read_reg_640[14]),
        .O(icmp_ln53_fu_384_p2_carry_i_1_n_4));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln53_fu_384_p2_carry_i_10
       (.I0(overly_x_read_reg_640[12]),
        .I1(overly_x_read_reg_640[13]),
        .O(icmp_ln53_fu_384_p2_carry_i_10_n_4));
  LUT4 #(
    .INIT(16'h020D)) 
    icmp_ln53_fu_384_p2_carry_i_11
       (.I0(\col_reg_171_reg_n_4_[10] ),
        .I1(\col_reg_171[10]_i_6_n_4 ),
        .I2(overly_x_read_reg_640[11]),
        .I3(overly_x_read_reg_640[10]),
        .O(icmp_ln53_fu_384_p2_carry_i_11_n_4));
  LUT6 #(
    .INIT(64'h002000D02202DD0D)) 
    icmp_ln53_fu_384_p2_carry_i_12
       (.I0(\col_reg_171_reg_n_4_[9] ),
        .I1(\col_reg_171[10]_i_5_n_4 ),
        .I2(\col_reg_171_reg_n_4_[8] ),
        .I3(\col_reg_171[10]_i_6_n_4 ),
        .I4(overly_x_read_reg_640[9]),
        .I5(overly_x_read_reg_640[8]),
        .O(icmp_ln53_fu_384_p2_carry_i_12_n_4));
  LUT5 #(
    .INIT(32'h2D00002D)) 
    icmp_ln53_fu_384_p2_carry_i_13
       (.I0(\col_reg_171_reg_n_4_[7] ),
        .I1(\col_reg_171[10]_i_5_n_4 ),
        .I2(overly_x_read_reg_640[7]),
        .I3(\col_reg_171_reg_n_4_[6] ),
        .I4(overly_x_read_reg_640[6]),
        .O(icmp_ln53_fu_384_p2_carry_i_13_n_4));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln53_fu_384_p2_carry_i_14
       (.I0(\col_reg_171_reg_n_4_[5] ),
        .I1(overly_x_read_reg_640[5]),
        .I2(\col_reg_171_reg_n_4_[4] ),
        .I3(overly_x_read_reg_640[4]),
        .O(icmp_ln53_fu_384_p2_carry_i_14_n_4));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln53_fu_384_p2_carry_i_15
       (.I0(\col_reg_171_reg_n_4_[3] ),
        .I1(overly_x_read_reg_640[3]),
        .I2(\col_reg_171_reg_n_4_[2] ),
        .I3(overly_x_read_reg_640[2]),
        .O(icmp_ln53_fu_384_p2_carry_i_15_n_4));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln53_fu_384_p2_carry_i_16
       (.I0(\col_reg_171_reg_n_4_[1] ),
        .I1(overly_x_read_reg_640[1]),
        .I2(\col_reg_171_reg_n_4_[0] ),
        .I3(overly_x_read_reg_640[0]),
        .O(icmp_ln53_fu_384_p2_carry_i_16_n_4));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln53_fu_384_p2_carry_i_2
       (.I0(overly_x_read_reg_640[13]),
        .I1(overly_x_read_reg_640[12]),
        .O(icmp_ln53_fu_384_p2_carry_i_2_n_4));
  LUT4 #(
    .INIT(16'hFDF0)) 
    icmp_ln53_fu_384_p2_carry_i_3
       (.I0(\col_reg_171_reg_n_4_[10] ),
        .I1(\col_reg_171[10]_i_6_n_4 ),
        .I2(overly_x_read_reg_640[11]),
        .I3(overly_x_read_reg_640[10]),
        .O(icmp_ln53_fu_384_p2_carry_i_3_n_4));
  LUT6 #(
    .INIT(64'hFFDFDD0DDDDD0000)) 
    icmp_ln53_fu_384_p2_carry_i_4
       (.I0(\col_reg_171_reg_n_4_[9] ),
        .I1(\col_reg_171[10]_i_5_n_4 ),
        .I2(\col_reg_171_reg_n_4_[8] ),
        .I3(\col_reg_171[10]_i_6_n_4 ),
        .I4(overly_x_read_reg_640[9]),
        .I5(overly_x_read_reg_640[8]),
        .O(icmp_ln53_fu_384_p2_carry_i_4_n_4));
  LUT5 #(
    .INIT(32'hD0D0FDD0)) 
    icmp_ln53_fu_384_p2_carry_i_5
       (.I0(\col_reg_171_reg_n_4_[7] ),
        .I1(\col_reg_171[10]_i_5_n_4 ),
        .I2(overly_x_read_reg_640[7]),
        .I3(overly_x_read_reg_640[6]),
        .I4(\col_reg_171_reg_n_4_[6] ),
        .O(icmp_ln53_fu_384_p2_carry_i_5_n_4));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln53_fu_384_p2_carry_i_6
       (.I0(overly_x_read_reg_640[5]),
        .I1(\col_reg_171_reg_n_4_[5] ),
        .I2(overly_x_read_reg_640[4]),
        .I3(\col_reg_171_reg_n_4_[4] ),
        .O(icmp_ln53_fu_384_p2_carry_i_6_n_4));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln53_fu_384_p2_carry_i_7
       (.I0(overly_x_read_reg_640[3]),
        .I1(\col_reg_171_reg_n_4_[3] ),
        .I2(overly_x_read_reg_640[2]),
        .I3(\col_reg_171_reg_n_4_[2] ),
        .O(icmp_ln53_fu_384_p2_carry_i_7_n_4));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln53_fu_384_p2_carry_i_8
       (.I0(overly_x_read_reg_640[1]),
        .I1(\col_reg_171_reg_n_4_[1] ),
        .I2(overly_x_read_reg_640[0]),
        .I3(\col_reg_171_reg_n_4_[0] ),
        .O(icmp_ln53_fu_384_p2_carry_i_8_n_4));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln53_fu_384_p2_carry_i_9
       (.I0(overly_x_read_reg_640[14]),
        .I1(overly_x_read_reg_640[15]),
        .O(icmp_ln53_fu_384_p2_carry_i_9_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    \indvar_flatten_reg_149[0]_i_2 
       (.I0(indvar_flatten_reg_149_reg[0]),
        .O(\indvar_flatten_reg_149[0]_i_2_n_4 ));
  FDRE \indvar_flatten_reg_149_reg[0] 
       (.C(ap_clk),
        .CE(col_reg_1710),
        .D(\indvar_flatten_reg_149_reg[0]_i_1_n_19 ),
        .Q(indvar_flatten_reg_149_reg[0]),
        .R(col_reg_171));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \indvar_flatten_reg_149_reg[0]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\indvar_flatten_reg_149_reg[0]_i_1_n_4 ,\indvar_flatten_reg_149_reg[0]_i_1_n_5 ,\indvar_flatten_reg_149_reg[0]_i_1_n_6 ,\indvar_flatten_reg_149_reg[0]_i_1_n_7 ,\indvar_flatten_reg_149_reg[0]_i_1_n_8 ,\indvar_flatten_reg_149_reg[0]_i_1_n_9 ,\indvar_flatten_reg_149_reg[0]_i_1_n_10 ,\indvar_flatten_reg_149_reg[0]_i_1_n_11 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .O({\indvar_flatten_reg_149_reg[0]_i_1_n_12 ,\indvar_flatten_reg_149_reg[0]_i_1_n_13 ,\indvar_flatten_reg_149_reg[0]_i_1_n_14 ,\indvar_flatten_reg_149_reg[0]_i_1_n_15 ,\indvar_flatten_reg_149_reg[0]_i_1_n_16 ,\indvar_flatten_reg_149_reg[0]_i_1_n_17 ,\indvar_flatten_reg_149_reg[0]_i_1_n_18 ,\indvar_flatten_reg_149_reg[0]_i_1_n_19 }),
        .S({indvar_flatten_reg_149_reg[7:1],\indvar_flatten_reg_149[0]_i_2_n_4 }));
  FDRE \indvar_flatten_reg_149_reg[10] 
       (.C(ap_clk),
        .CE(col_reg_1710),
        .D(\indvar_flatten_reg_149_reg[8]_i_1_n_17 ),
        .Q(indvar_flatten_reg_149_reg[10]),
        .R(col_reg_171));
  FDRE \indvar_flatten_reg_149_reg[11] 
       (.C(ap_clk),
        .CE(col_reg_1710),
        .D(\indvar_flatten_reg_149_reg[8]_i_1_n_16 ),
        .Q(indvar_flatten_reg_149_reg[11]),
        .R(col_reg_171));
  FDRE \indvar_flatten_reg_149_reg[12] 
       (.C(ap_clk),
        .CE(col_reg_1710),
        .D(\indvar_flatten_reg_149_reg[8]_i_1_n_15 ),
        .Q(indvar_flatten_reg_149_reg[12]),
        .R(col_reg_171));
  FDRE \indvar_flatten_reg_149_reg[13] 
       (.C(ap_clk),
        .CE(col_reg_1710),
        .D(\indvar_flatten_reg_149_reg[8]_i_1_n_14 ),
        .Q(indvar_flatten_reg_149_reg[13]),
        .R(col_reg_171));
  FDRE \indvar_flatten_reg_149_reg[14] 
       (.C(ap_clk),
        .CE(col_reg_1710),
        .D(\indvar_flatten_reg_149_reg[8]_i_1_n_13 ),
        .Q(indvar_flatten_reg_149_reg[14]),
        .R(col_reg_171));
  FDRE \indvar_flatten_reg_149_reg[15] 
       (.C(ap_clk),
        .CE(col_reg_1710),
        .D(\indvar_flatten_reg_149_reg[8]_i_1_n_12 ),
        .Q(indvar_flatten_reg_149_reg[15]),
        .R(col_reg_171));
  FDRE \indvar_flatten_reg_149_reg[16] 
       (.C(ap_clk),
        .CE(col_reg_1710),
        .D(\indvar_flatten_reg_149_reg[16]_i_1_n_19 ),
        .Q(indvar_flatten_reg_149_reg[16]),
        .R(col_reg_171));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \indvar_flatten_reg_149_reg[16]_i_1 
       (.CI(\indvar_flatten_reg_149_reg[8]_i_1_n_4 ),
        .CI_TOP(1'b0),
        .CO({\NLW_indvar_flatten_reg_149_reg[16]_i_1_CO_UNCONNECTED [7:4],\indvar_flatten_reg_149_reg[16]_i_1_n_8 ,\indvar_flatten_reg_149_reg[16]_i_1_n_9 ,\indvar_flatten_reg_149_reg[16]_i_1_n_10 ,\indvar_flatten_reg_149_reg[16]_i_1_n_11 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_indvar_flatten_reg_149_reg[16]_i_1_O_UNCONNECTED [7:5],\indvar_flatten_reg_149_reg[16]_i_1_n_15 ,\indvar_flatten_reg_149_reg[16]_i_1_n_16 ,\indvar_flatten_reg_149_reg[16]_i_1_n_17 ,\indvar_flatten_reg_149_reg[16]_i_1_n_18 ,\indvar_flatten_reg_149_reg[16]_i_1_n_19 }),
        .S({1'b0,1'b0,1'b0,indvar_flatten_reg_149_reg[20:16]}));
  FDRE \indvar_flatten_reg_149_reg[17] 
       (.C(ap_clk),
        .CE(col_reg_1710),
        .D(\indvar_flatten_reg_149_reg[16]_i_1_n_18 ),
        .Q(indvar_flatten_reg_149_reg[17]),
        .R(col_reg_171));
  FDRE \indvar_flatten_reg_149_reg[18] 
       (.C(ap_clk),
        .CE(col_reg_1710),
        .D(\indvar_flatten_reg_149_reg[16]_i_1_n_17 ),
        .Q(indvar_flatten_reg_149_reg[18]),
        .R(col_reg_171));
  FDRE \indvar_flatten_reg_149_reg[19] 
       (.C(ap_clk),
        .CE(col_reg_1710),
        .D(\indvar_flatten_reg_149_reg[16]_i_1_n_16 ),
        .Q(indvar_flatten_reg_149_reg[19]),
        .R(col_reg_171));
  FDRE \indvar_flatten_reg_149_reg[1] 
       (.C(ap_clk),
        .CE(col_reg_1710),
        .D(\indvar_flatten_reg_149_reg[0]_i_1_n_18 ),
        .Q(indvar_flatten_reg_149_reg[1]),
        .R(col_reg_171));
  FDRE \indvar_flatten_reg_149_reg[20] 
       (.C(ap_clk),
        .CE(col_reg_1710),
        .D(\indvar_flatten_reg_149_reg[16]_i_1_n_15 ),
        .Q(indvar_flatten_reg_149_reg[20]),
        .R(col_reg_171));
  FDRE \indvar_flatten_reg_149_reg[2] 
       (.C(ap_clk),
        .CE(col_reg_1710),
        .D(\indvar_flatten_reg_149_reg[0]_i_1_n_17 ),
        .Q(indvar_flatten_reg_149_reg[2]),
        .R(col_reg_171));
  FDRE \indvar_flatten_reg_149_reg[3] 
       (.C(ap_clk),
        .CE(col_reg_1710),
        .D(\indvar_flatten_reg_149_reg[0]_i_1_n_16 ),
        .Q(indvar_flatten_reg_149_reg[3]),
        .R(col_reg_171));
  FDRE \indvar_flatten_reg_149_reg[4] 
       (.C(ap_clk),
        .CE(col_reg_1710),
        .D(\indvar_flatten_reg_149_reg[0]_i_1_n_15 ),
        .Q(indvar_flatten_reg_149_reg[4]),
        .R(col_reg_171));
  FDRE \indvar_flatten_reg_149_reg[5] 
       (.C(ap_clk),
        .CE(col_reg_1710),
        .D(\indvar_flatten_reg_149_reg[0]_i_1_n_14 ),
        .Q(indvar_flatten_reg_149_reg[5]),
        .R(col_reg_171));
  FDRE \indvar_flatten_reg_149_reg[6] 
       (.C(ap_clk),
        .CE(col_reg_1710),
        .D(\indvar_flatten_reg_149_reg[0]_i_1_n_13 ),
        .Q(indvar_flatten_reg_149_reg[6]),
        .R(col_reg_171));
  FDRE \indvar_flatten_reg_149_reg[7] 
       (.C(ap_clk),
        .CE(col_reg_1710),
        .D(\indvar_flatten_reg_149_reg[0]_i_1_n_12 ),
        .Q(indvar_flatten_reg_149_reg[7]),
        .R(col_reg_171));
  FDRE \indvar_flatten_reg_149_reg[8] 
       (.C(ap_clk),
        .CE(col_reg_1710),
        .D(\indvar_flatten_reg_149_reg[8]_i_1_n_19 ),
        .Q(indvar_flatten_reg_149_reg[8]),
        .R(col_reg_171));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \indvar_flatten_reg_149_reg[8]_i_1 
       (.CI(\indvar_flatten_reg_149_reg[0]_i_1_n_4 ),
        .CI_TOP(1'b0),
        .CO({\indvar_flatten_reg_149_reg[8]_i_1_n_4 ,\indvar_flatten_reg_149_reg[8]_i_1_n_5 ,\indvar_flatten_reg_149_reg[8]_i_1_n_6 ,\indvar_flatten_reg_149_reg[8]_i_1_n_7 ,\indvar_flatten_reg_149_reg[8]_i_1_n_8 ,\indvar_flatten_reg_149_reg[8]_i_1_n_9 ,\indvar_flatten_reg_149_reg[8]_i_1_n_10 ,\indvar_flatten_reg_149_reg[8]_i_1_n_11 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_149_reg[8]_i_1_n_12 ,\indvar_flatten_reg_149_reg[8]_i_1_n_13 ,\indvar_flatten_reg_149_reg[8]_i_1_n_14 ,\indvar_flatten_reg_149_reg[8]_i_1_n_15 ,\indvar_flatten_reg_149_reg[8]_i_1_n_16 ,\indvar_flatten_reg_149_reg[8]_i_1_n_17 ,\indvar_flatten_reg_149_reg[8]_i_1_n_18 ,\indvar_flatten_reg_149_reg[8]_i_1_n_19 }),
        .S(indvar_flatten_reg_149_reg[15:8]));
  FDRE \indvar_flatten_reg_149_reg[9] 
       (.C(ap_clk),
        .CE(col_reg_1710),
        .D(\indvar_flatten_reg_149_reg[8]_i_1_n_18 ),
        .Q(indvar_flatten_reg_149_reg[9]),
        .R(col_reg_171));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'h02)) 
    mem_reg_bram_0_i_17
       (.I0(ap_enable_reg_pp0_iter3_reg_n_4),
        .I1(icmp_ln45_reg_686_pp0_iter2_reg),
        .I2(mul_41ns_43ns_57_1_1_U58_n_119),
        .O(push));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_32ns_8ns_40_1_1 mul_32ns_8ns_40_1_1_U50
       (.A({p_i_12__2_n_4,p_i_13__2_n_4,p_i_14__2_n_4,p_i_15__2_n_4,p_i_16__2_n_4,p_i_17__2_n_4,p_i_18__2_n_4}),
        .B(B),
        .CEA2(CEA2),
        .CEB2(pop),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .p__1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1 ),
        .sub_ln58_fu_238_p2(sub_ln58_fu_238_p2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_32ns_8ns_40_1_1_12 mul_32ns_8ns_40_1_1_U51
       (.CEA2(CEA2),
        .CEB2(pop_0),
        .DSP_ALU_INST(DSP_ALU_INST),
        .ap_clk(ap_clk),
        .ap_clk_0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_0 ),
        .ap_rst_n_inv(ap_rst_n_inv),
        .out(out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_32ns_8ns_40_1_1_13 mul_32ns_8ns_40_1_1_U52
       (.A({p_i_12__2_n_4,p_i_13__2_n_4,p_i_14__2_n_4,p_i_15__2_n_4,p_i_16__2_n_4,p_i_17__2_n_4,p_i_18__2_n_4}),
        .CEA2(CEA2),
        .CEB2(pop),
        .DSP_ALU_INST(DSP_ALU_INST_0),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .p__1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_1 ),
        .sub_ln58_fu_238_p2(sub_ln58_fu_238_p2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_32ns_8ns_40_1_1_14 mul_32ns_8ns_40_1_1_U53
       (.CEA2(CEA2),
        .CEB2(pop_0),
        .DSP_ALU_INST(DSP_ALU_INST_1),
        .ap_clk(ap_clk),
        .ap_clk_0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_2 ),
        .ap_rst_n_inv(ap_rst_n_inv),
        .out(out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_32ns_8ns_40_1_1_15 mul_32ns_8ns_40_1_1_U54
       (.A({p_i_12__2_n_4,p_i_13__2_n_4,p_i_14__2_n_4,p_i_15__2_n_4,p_i_16__2_n_4,p_i_17__2_n_4,p_i_18__2_n_4}),
        .CEA2(CEA2),
        .CEB2(pop),
        .DSP_ALU_INST(DSP_ALU_INST_2),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .p__1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_3 ),
        .sub_ln58_fu_238_p2(sub_ln58_fu_238_p2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_32ns_8ns_40_1_1_16 mul_32ns_8ns_40_1_1_U55
       (.CEA2(CEA2),
        .CEB2(pop_0),
        .DSP_ALU_INST(DSP_ALU_INST_3),
        .ap_clk(ap_clk),
        .ap_clk_0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_4 ),
        .ap_rst_n_inv(ap_rst_n_inv),
        .out(out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_41ns_43ns_57_1_1 mul_41ns_43ns_57_1_1_U56
       (.CEB2(add_ln1350_1_reg_7140),
        .D({mul_41ns_43ns_57_1_1_U56_n_4,mul_41ns_43ns_57_1_1_U56_n_5,mul_41ns_43ns_57_1_1_U56_n_6,mul_41ns_43ns_57_1_1_U56_n_7,mul_41ns_43ns_57_1_1_U56_n_8,mul_41ns_43ns_57_1_1_U56_n_9,mul_41ns_43ns_57_1_1_U56_n_10,mul_41ns_43ns_57_1_1_U56_n_11,mul_41ns_43ns_57_1_1_U56_n_12,mul_41ns_43ns_57_1_1_U56_n_13,mul_41ns_43ns_57_1_1_U56_n_14,mul_41ns_43ns_57_1_1_U56_n_15,mul_41ns_43ns_57_1_1_U56_n_16,mul_41ns_43ns_57_1_1_U56_n_17,mul_41ns_43ns_57_1_1_U56_n_18,mul_41ns_43ns_57_1_1_U56_n_19,mul_41ns_43ns_57_1_1_U56_n_20}),
        .P(mul_41ns_43ns_57_1_1_U56_n_69),
        .PCOUT({mul_41ns_43ns_57_1_1_U56_n_21,mul_41ns_43ns_57_1_1_U56_n_22,mul_41ns_43ns_57_1_1_U56_n_23,mul_41ns_43ns_57_1_1_U56_n_24,mul_41ns_43ns_57_1_1_U56_n_25,mul_41ns_43ns_57_1_1_U56_n_26,mul_41ns_43ns_57_1_1_U56_n_27,mul_41ns_43ns_57_1_1_U56_n_28,mul_41ns_43ns_57_1_1_U56_n_29,mul_41ns_43ns_57_1_1_U56_n_30,mul_41ns_43ns_57_1_1_U56_n_31,mul_41ns_43ns_57_1_1_U56_n_32,mul_41ns_43ns_57_1_1_U56_n_33,mul_41ns_43ns_57_1_1_U56_n_34,mul_41ns_43ns_57_1_1_U56_n_35,mul_41ns_43ns_57_1_1_U56_n_36,mul_41ns_43ns_57_1_1_U56_n_37,mul_41ns_43ns_57_1_1_U56_n_38,mul_41ns_43ns_57_1_1_U56_n_39,mul_41ns_43ns_57_1_1_U56_n_40,mul_41ns_43ns_57_1_1_U56_n_41,mul_41ns_43ns_57_1_1_U56_n_42,mul_41ns_43ns_57_1_1_U56_n_43,mul_41ns_43ns_57_1_1_U56_n_44,mul_41ns_43ns_57_1_1_U56_n_45,mul_41ns_43ns_57_1_1_U56_n_46,mul_41ns_43ns_57_1_1_U56_n_47,mul_41ns_43ns_57_1_1_U56_n_48,mul_41ns_43ns_57_1_1_U56_n_49,mul_41ns_43ns_57_1_1_U56_n_50,mul_41ns_43ns_57_1_1_U56_n_51,mul_41ns_43ns_57_1_1_U56_n_52,mul_41ns_43ns_57_1_1_U56_n_53,mul_41ns_43ns_57_1_1_U56_n_54,mul_41ns_43ns_57_1_1_U56_n_55,mul_41ns_43ns_57_1_1_U56_n_56,mul_41ns_43ns_57_1_1_U56_n_57,mul_41ns_43ns_57_1_1_U56_n_58,mul_41ns_43ns_57_1_1_U56_n_59,mul_41ns_43ns_57_1_1_U56_n_60,mul_41ns_43ns_57_1_1_U56_n_61,mul_41ns_43ns_57_1_1_U56_n_62,mul_41ns_43ns_57_1_1_U56_n_63,mul_41ns_43ns_57_1_1_U56_n_64,mul_41ns_43ns_57_1_1_U56_n_65,mul_41ns_43ns_57_1_1_U56_n_66,mul_41ns_43ns_57_1_1_U56_n_67,mul_41ns_43ns_57_1_1_U56_n_68}),
        .Q({\pixelMix_value_V_0_1_fu_88_reg_n_4_[16] ,\pixelMix_value_V_0_1_fu_88_reg_n_4_[15] ,\pixelMix_value_V_0_1_fu_88_reg_n_4_[14] ,\pixelMix_value_V_0_1_fu_88_reg_n_4_[13] ,\pixelMix_value_V_0_1_fu_88_reg_n_4_[12] ,\pixelMix_value_V_0_1_fu_88_reg_n_4_[11] ,\pixelMix_value_V_0_1_fu_88_reg_n_4_[10] ,\pixelMix_value_V_0_1_fu_88_reg_n_4_[9] ,\pixelMix_value_V_0_1_fu_88_reg_n_4_[8] ,\pixelMix_value_V_0_1_fu_88_reg_n_4_[7] ,\pixelMix_value_V_0_1_fu_88_reg_n_4_[6] ,\pixelMix_value_V_0_1_fu_88_reg_n_4_[5] ,\pixelMix_value_V_0_1_fu_88_reg_n_4_[4] ,\pixelMix_value_V_0_1_fu_88_reg_n_4_[3] ,\pixelMix_value_V_0_1_fu_88_reg_n_4_[2] ,\pixelMix_value_V_0_1_fu_88_reg_n_4_[1] ,\pixelMix_value_V_0_1_fu_88_reg_n_4_[0] }),
        .add_ln1350_fu_468_p2(add_ln1350_fu_468_p2),
        .ap_clk(ap_clk),
        .ap_clk_0({mul_41ns_43ns_57_1_1_U56_n_70,mul_41ns_43ns_57_1_1_U56_n_71,mul_41ns_43ns_57_1_1_U56_n_72,mul_41ns_43ns_57_1_1_U56_n_73,mul_41ns_43ns_57_1_1_U56_n_74,mul_41ns_43ns_57_1_1_U56_n_75,mul_41ns_43ns_57_1_1_U56_n_76,mul_41ns_43ns_57_1_1_U56_n_77,mul_41ns_43ns_57_1_1_U56_n_78,mul_41ns_43ns_57_1_1_U56_n_79,mul_41ns_43ns_57_1_1_U56_n_80,mul_41ns_43ns_57_1_1_U56_n_81,mul_41ns_43ns_57_1_1_U56_n_82,mul_41ns_43ns_57_1_1_U56_n_83,mul_41ns_43ns_57_1_1_U56_n_84,mul_41ns_43ns_57_1_1_U56_n_85,mul_41ns_43ns_57_1_1_U56_n_86,mul_41ns_43ns_57_1_1_U56_n_87,mul_41ns_43ns_57_1_1_U56_n_88,mul_41ns_43ns_57_1_1_U56_n_89,mul_41ns_43ns_57_1_1_U56_n_90,mul_41ns_43ns_57_1_1_U56_n_91,mul_41ns_43ns_57_1_1_U56_n_92,mul_41ns_43ns_57_1_1_U56_n_93,mul_41ns_43ns_57_1_1_U56_n_94,mul_41ns_43ns_57_1_1_U56_n_95,mul_41ns_43ns_57_1_1_U56_n_96,mul_41ns_43ns_57_1_1_U56_n_97,mul_41ns_43ns_57_1_1_U56_n_98,mul_41ns_43ns_57_1_1_U56_n_99,mul_41ns_43ns_57_1_1_U56_n_100,mul_41ns_43ns_57_1_1_U56_n_101,mul_41ns_43ns_57_1_1_U56_n_102,mul_41ns_43ns_57_1_1_U56_n_103,mul_41ns_43ns_57_1_1_U56_n_104,mul_41ns_43ns_57_1_1_U56_n_105,mul_41ns_43ns_57_1_1_U56_n_106,mul_41ns_43ns_57_1_1_U56_n_107,mul_41ns_43ns_57_1_1_U56_n_108,mul_41ns_43ns_57_1_1_U56_n_109,mul_41ns_43ns_57_1_1_U56_n_110,mul_41ns_43ns_57_1_1_U56_n_111,mul_41ns_43ns_57_1_1_U56_n_112,mul_41ns_43ns_57_1_1_U56_n_113,mul_41ns_43ns_57_1_1_U56_n_114,mul_41ns_43ns_57_1_1_U56_n_115,mul_41ns_43ns_57_1_1_U56_n_116,mul_41ns_43ns_57_1_1_U56_n_117}),
        .if_din(if_din[7:0]),
        .p_2_in(\pixelMix_value_V_0_1_fu_88_reg[16]__0_n_4 ),
        .\q_tmp_reg[7] ({pixelMix_value_V_0_1_fu_88_reg__1_n_70,pixelMix_value_V_0_1_fu_88_reg__1_n_71,pixelMix_value_V_0_1_fu_88_reg__1_n_72,pixelMix_value_V_0_1_fu_88_reg__1_n_73,pixelMix_value_V_0_1_fu_88_reg__1_n_74,pixelMix_value_V_0_1_fu_88_reg__1_n_75,pixelMix_value_V_0_1_fu_88_reg__1_n_76,pixelMix_value_V_0_1_fu_88_reg__1_n_77,pixelMix_value_V_0_1_fu_88_reg__1_n_78,pixelMix_value_V_0_1_fu_88_reg__1_n_79,pixelMix_value_V_0_1_fu_88_reg__1_n_80,pixelMix_value_V_0_1_fu_88_reg__1_n_81,pixelMix_value_V_0_1_fu_88_reg__1_n_82,pixelMix_value_V_0_1_fu_88_reg__1_n_83,pixelMix_value_V_0_1_fu_88_reg__1_n_84,pixelMix_value_V_0_1_fu_88_reg__1_n_85,pixelMix_value_V_0_1_fu_88_reg__1_n_86,pixelMix_value_V_0_1_fu_88_reg__1_n_87,pixelMix_value_V_0_1_fu_88_reg__1_n_88,pixelMix_value_V_0_1_fu_88_reg__1_n_89,pixelMix_value_V_0_1_fu_88_reg__1_n_90,pixelMix_value_V_0_1_fu_88_reg__1_n_91,pixelMix_value_V_0_1_fu_88_reg__1_n_92,pixelMix_value_V_0_1_fu_88_reg__1_n_93,pixelMix_value_V_0_1_fu_88_reg__1_n_94,pixelMix_value_V_0_1_fu_88_reg__1_n_95,pixelMix_value_V_0_1_fu_88_reg__1_n_96,pixelMix_value_V_0_1_fu_88_reg__1_n_97,pixelMix_value_V_0_1_fu_88_reg__1_n_98,pixelMix_value_V_0_1_fu_88_reg__1_n_99,pixelMix_value_V_0_1_fu_88_reg__1_n_100,pixelMix_value_V_0_1_fu_88_reg__1_n_101,pixelMix_value_V_0_1_fu_88_reg__1_n_102,pixelMix_value_V_0_1_fu_88_reg__1_n_103,pixelMix_value_V_0_1_fu_88_reg__1_n_104,pixelMix_value_V_0_1_fu_88_reg__1_n_105,pixelMix_value_V_0_1_fu_88_reg__1_n_106,pixelMix_value_V_0_1_fu_88_reg__1_n_107,pixelMix_value_V_0_1_fu_88_reg__1_n_108,pixelMix_value_V_0_1_fu_88_reg__1_n_109}),
        .\q_tmp_reg[7]_0 ({pixelMix_value_V_0_1_fu_88_reg_n_104,pixelMix_value_V_0_1_fu_88_reg_n_105,pixelMix_value_V_0_1_fu_88_reg_n_106,pixelMix_value_V_0_1_fu_88_reg_n_107,pixelMix_value_V_0_1_fu_88_reg_n_108,pixelMix_value_V_0_1_fu_88_reg_n_109}),
        .\q_tmp_reg[7]_1 ({pixelMix_value_V_0_1_fu_88_reg__0_n_87,pixelMix_value_V_0_1_fu_88_reg__0_n_88,pixelMix_value_V_0_1_fu_88_reg__0_n_89,pixelMix_value_V_0_1_fu_88_reg__0_n_90,pixelMix_value_V_0_1_fu_88_reg__0_n_91,pixelMix_value_V_0_1_fu_88_reg__0_n_92,pixelMix_value_V_0_1_fu_88_reg__0_n_93,pixelMix_value_V_0_1_fu_88_reg__0_n_94,pixelMix_value_V_0_1_fu_88_reg__0_n_95,pixelMix_value_V_0_1_fu_88_reg__0_n_96,pixelMix_value_V_0_1_fu_88_reg__0_n_97,pixelMix_value_V_0_1_fu_88_reg__0_n_98,pixelMix_value_V_0_1_fu_88_reg__0_n_99,pixelMix_value_V_0_1_fu_88_reg__0_n_100,pixelMix_value_V_0_1_fu_88_reg__0_n_101,pixelMix_value_V_0_1_fu_88_reg__0_n_102,pixelMix_value_V_0_1_fu_88_reg__0_n_103,pixelMix_value_V_0_1_fu_88_reg__0_n_104,pixelMix_value_V_0_1_fu_88_reg__0_n_105,pixelMix_value_V_0_1_fu_88_reg__0_n_106,pixelMix_value_V_0_1_fu_88_reg__0_n_107,pixelMix_value_V_0_1_fu_88_reg__0_n_108,pixelMix_value_V_0_1_fu_88_reg__0_n_109}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_41ns_43ns_57_1_1_17 mul_41ns_43ns_57_1_1_U57
       (.CEB2(add_ln1350_1_reg_7140),
        .D({mul_41ns_43ns_57_1_1_U57_n_4,mul_41ns_43ns_57_1_1_U57_n_5,mul_41ns_43ns_57_1_1_U57_n_6,mul_41ns_43ns_57_1_1_U57_n_7,mul_41ns_43ns_57_1_1_U57_n_8,mul_41ns_43ns_57_1_1_U57_n_9,mul_41ns_43ns_57_1_1_U57_n_10,mul_41ns_43ns_57_1_1_U57_n_11,mul_41ns_43ns_57_1_1_U57_n_12,mul_41ns_43ns_57_1_1_U57_n_13,mul_41ns_43ns_57_1_1_U57_n_14,mul_41ns_43ns_57_1_1_U57_n_15,mul_41ns_43ns_57_1_1_U57_n_16,mul_41ns_43ns_57_1_1_U57_n_17,mul_41ns_43ns_57_1_1_U57_n_18,mul_41ns_43ns_57_1_1_U57_n_19,mul_41ns_43ns_57_1_1_U57_n_20}),
        .P(mul_41ns_43ns_57_1_1_U57_n_69),
        .PCOUT({mul_41ns_43ns_57_1_1_U57_n_21,mul_41ns_43ns_57_1_1_U57_n_22,mul_41ns_43ns_57_1_1_U57_n_23,mul_41ns_43ns_57_1_1_U57_n_24,mul_41ns_43ns_57_1_1_U57_n_25,mul_41ns_43ns_57_1_1_U57_n_26,mul_41ns_43ns_57_1_1_U57_n_27,mul_41ns_43ns_57_1_1_U57_n_28,mul_41ns_43ns_57_1_1_U57_n_29,mul_41ns_43ns_57_1_1_U57_n_30,mul_41ns_43ns_57_1_1_U57_n_31,mul_41ns_43ns_57_1_1_U57_n_32,mul_41ns_43ns_57_1_1_U57_n_33,mul_41ns_43ns_57_1_1_U57_n_34,mul_41ns_43ns_57_1_1_U57_n_35,mul_41ns_43ns_57_1_1_U57_n_36,mul_41ns_43ns_57_1_1_U57_n_37,mul_41ns_43ns_57_1_1_U57_n_38,mul_41ns_43ns_57_1_1_U57_n_39,mul_41ns_43ns_57_1_1_U57_n_40,mul_41ns_43ns_57_1_1_U57_n_41,mul_41ns_43ns_57_1_1_U57_n_42,mul_41ns_43ns_57_1_1_U57_n_43,mul_41ns_43ns_57_1_1_U57_n_44,mul_41ns_43ns_57_1_1_U57_n_45,mul_41ns_43ns_57_1_1_U57_n_46,mul_41ns_43ns_57_1_1_U57_n_47,mul_41ns_43ns_57_1_1_U57_n_48,mul_41ns_43ns_57_1_1_U57_n_49,mul_41ns_43ns_57_1_1_U57_n_50,mul_41ns_43ns_57_1_1_U57_n_51,mul_41ns_43ns_57_1_1_U57_n_52,mul_41ns_43ns_57_1_1_U57_n_53,mul_41ns_43ns_57_1_1_U57_n_54,mul_41ns_43ns_57_1_1_U57_n_55,mul_41ns_43ns_57_1_1_U57_n_56,mul_41ns_43ns_57_1_1_U57_n_57,mul_41ns_43ns_57_1_1_U57_n_58,mul_41ns_43ns_57_1_1_U57_n_59,mul_41ns_43ns_57_1_1_U57_n_60,mul_41ns_43ns_57_1_1_U57_n_61,mul_41ns_43ns_57_1_1_U57_n_62,mul_41ns_43ns_57_1_1_U57_n_63,mul_41ns_43ns_57_1_1_U57_n_64,mul_41ns_43ns_57_1_1_U57_n_65,mul_41ns_43ns_57_1_1_U57_n_66,mul_41ns_43ns_57_1_1_U57_n_67,mul_41ns_43ns_57_1_1_U57_n_68}),
        .Q({\pixelMix_value_V_1_1_fu_92_reg_n_4_[16] ,\pixelMix_value_V_1_1_fu_92_reg_n_4_[15] ,\pixelMix_value_V_1_1_fu_92_reg_n_4_[14] ,\pixelMix_value_V_1_1_fu_92_reg_n_4_[13] ,\pixelMix_value_V_1_1_fu_92_reg_n_4_[12] ,\pixelMix_value_V_1_1_fu_92_reg_n_4_[11] ,\pixelMix_value_V_1_1_fu_92_reg_n_4_[10] ,\pixelMix_value_V_1_1_fu_92_reg_n_4_[9] ,\pixelMix_value_V_1_1_fu_92_reg_n_4_[8] ,\pixelMix_value_V_1_1_fu_92_reg_n_4_[7] ,\pixelMix_value_V_1_1_fu_92_reg_n_4_[6] ,\pixelMix_value_V_1_1_fu_92_reg_n_4_[5] ,\pixelMix_value_V_1_1_fu_92_reg_n_4_[4] ,\pixelMix_value_V_1_1_fu_92_reg_n_4_[3] ,\pixelMix_value_V_1_1_fu_92_reg_n_4_[2] ,\pixelMix_value_V_1_1_fu_92_reg_n_4_[1] ,\pixelMix_value_V_1_1_fu_92_reg_n_4_[0] }),
        .add_ln1350_1_fu_500_p2(add_ln1350_1_fu_500_p2),
        .ap_clk(ap_clk),
        .ap_clk_0({mul_41ns_43ns_57_1_1_U57_n_70,mul_41ns_43ns_57_1_1_U57_n_71,mul_41ns_43ns_57_1_1_U57_n_72,mul_41ns_43ns_57_1_1_U57_n_73,mul_41ns_43ns_57_1_1_U57_n_74,mul_41ns_43ns_57_1_1_U57_n_75,mul_41ns_43ns_57_1_1_U57_n_76,mul_41ns_43ns_57_1_1_U57_n_77,mul_41ns_43ns_57_1_1_U57_n_78,mul_41ns_43ns_57_1_1_U57_n_79,mul_41ns_43ns_57_1_1_U57_n_80,mul_41ns_43ns_57_1_1_U57_n_81,mul_41ns_43ns_57_1_1_U57_n_82,mul_41ns_43ns_57_1_1_U57_n_83,mul_41ns_43ns_57_1_1_U57_n_84,mul_41ns_43ns_57_1_1_U57_n_85,mul_41ns_43ns_57_1_1_U57_n_86,mul_41ns_43ns_57_1_1_U57_n_87,mul_41ns_43ns_57_1_1_U57_n_88,mul_41ns_43ns_57_1_1_U57_n_89,mul_41ns_43ns_57_1_1_U57_n_90,mul_41ns_43ns_57_1_1_U57_n_91,mul_41ns_43ns_57_1_1_U57_n_92,mul_41ns_43ns_57_1_1_U57_n_93,mul_41ns_43ns_57_1_1_U57_n_94,mul_41ns_43ns_57_1_1_U57_n_95,mul_41ns_43ns_57_1_1_U57_n_96,mul_41ns_43ns_57_1_1_U57_n_97,mul_41ns_43ns_57_1_1_U57_n_98,mul_41ns_43ns_57_1_1_U57_n_99,mul_41ns_43ns_57_1_1_U57_n_100,mul_41ns_43ns_57_1_1_U57_n_101,mul_41ns_43ns_57_1_1_U57_n_102,mul_41ns_43ns_57_1_1_U57_n_103,mul_41ns_43ns_57_1_1_U57_n_104,mul_41ns_43ns_57_1_1_U57_n_105,mul_41ns_43ns_57_1_1_U57_n_106,mul_41ns_43ns_57_1_1_U57_n_107,mul_41ns_43ns_57_1_1_U57_n_108,mul_41ns_43ns_57_1_1_U57_n_109,mul_41ns_43ns_57_1_1_U57_n_110,mul_41ns_43ns_57_1_1_U57_n_111,mul_41ns_43ns_57_1_1_U57_n_112,mul_41ns_43ns_57_1_1_U57_n_113,mul_41ns_43ns_57_1_1_U57_n_114,mul_41ns_43ns_57_1_1_U57_n_115,mul_41ns_43ns_57_1_1_U57_n_116,mul_41ns_43ns_57_1_1_U57_n_117}),
        .if_din(if_din[15:8]),
        .p_2_in(\pixelMix_value_V_1_1_fu_92_reg[16]__0_n_4 ),
        .\q_tmp_reg[15] ({pixelMix_value_V_1_1_fu_92_reg__1_n_70,pixelMix_value_V_1_1_fu_92_reg__1_n_71,pixelMix_value_V_1_1_fu_92_reg__1_n_72,pixelMix_value_V_1_1_fu_92_reg__1_n_73,pixelMix_value_V_1_1_fu_92_reg__1_n_74,pixelMix_value_V_1_1_fu_92_reg__1_n_75,pixelMix_value_V_1_1_fu_92_reg__1_n_76,pixelMix_value_V_1_1_fu_92_reg__1_n_77,pixelMix_value_V_1_1_fu_92_reg__1_n_78,pixelMix_value_V_1_1_fu_92_reg__1_n_79,pixelMix_value_V_1_1_fu_92_reg__1_n_80,pixelMix_value_V_1_1_fu_92_reg__1_n_81,pixelMix_value_V_1_1_fu_92_reg__1_n_82,pixelMix_value_V_1_1_fu_92_reg__1_n_83,pixelMix_value_V_1_1_fu_92_reg__1_n_84,pixelMix_value_V_1_1_fu_92_reg__1_n_85,pixelMix_value_V_1_1_fu_92_reg__1_n_86,pixelMix_value_V_1_1_fu_92_reg__1_n_87,pixelMix_value_V_1_1_fu_92_reg__1_n_88,pixelMix_value_V_1_1_fu_92_reg__1_n_89,pixelMix_value_V_1_1_fu_92_reg__1_n_90,pixelMix_value_V_1_1_fu_92_reg__1_n_91,pixelMix_value_V_1_1_fu_92_reg__1_n_92,pixelMix_value_V_1_1_fu_92_reg__1_n_93,pixelMix_value_V_1_1_fu_92_reg__1_n_94,pixelMix_value_V_1_1_fu_92_reg__1_n_95,pixelMix_value_V_1_1_fu_92_reg__1_n_96,pixelMix_value_V_1_1_fu_92_reg__1_n_97,pixelMix_value_V_1_1_fu_92_reg__1_n_98,pixelMix_value_V_1_1_fu_92_reg__1_n_99,pixelMix_value_V_1_1_fu_92_reg__1_n_100,pixelMix_value_V_1_1_fu_92_reg__1_n_101,pixelMix_value_V_1_1_fu_92_reg__1_n_102,pixelMix_value_V_1_1_fu_92_reg__1_n_103,pixelMix_value_V_1_1_fu_92_reg__1_n_104,pixelMix_value_V_1_1_fu_92_reg__1_n_105,pixelMix_value_V_1_1_fu_92_reg__1_n_106,pixelMix_value_V_1_1_fu_92_reg__1_n_107,pixelMix_value_V_1_1_fu_92_reg__1_n_108,pixelMix_value_V_1_1_fu_92_reg__1_n_109}),
        .\q_tmp_reg[15]_0 ({pixelMix_value_V_1_1_fu_92_reg_n_104,pixelMix_value_V_1_1_fu_92_reg_n_105,pixelMix_value_V_1_1_fu_92_reg_n_106,pixelMix_value_V_1_1_fu_92_reg_n_107,pixelMix_value_V_1_1_fu_92_reg_n_108,pixelMix_value_V_1_1_fu_92_reg_n_109}),
        .\q_tmp_reg[15]_1 ({pixelMix_value_V_1_1_fu_92_reg__0_n_87,pixelMix_value_V_1_1_fu_92_reg__0_n_88,pixelMix_value_V_1_1_fu_92_reg__0_n_89,pixelMix_value_V_1_1_fu_92_reg__0_n_90,pixelMix_value_V_1_1_fu_92_reg__0_n_91,pixelMix_value_V_1_1_fu_92_reg__0_n_92,pixelMix_value_V_1_1_fu_92_reg__0_n_93,pixelMix_value_V_1_1_fu_92_reg__0_n_94,pixelMix_value_V_1_1_fu_92_reg__0_n_95,pixelMix_value_V_1_1_fu_92_reg__0_n_96,pixelMix_value_V_1_1_fu_92_reg__0_n_97,pixelMix_value_V_1_1_fu_92_reg__0_n_98,pixelMix_value_V_1_1_fu_92_reg__0_n_99,pixelMix_value_V_1_1_fu_92_reg__0_n_100,pixelMix_value_V_1_1_fu_92_reg__0_n_101,pixelMix_value_V_1_1_fu_92_reg__0_n_102,pixelMix_value_V_1_1_fu_92_reg__0_n_103,pixelMix_value_V_1_1_fu_92_reg__0_n_104,pixelMix_value_V_1_1_fu_92_reg__0_n_105,pixelMix_value_V_1_1_fu_92_reg__0_n_106,pixelMix_value_V_1_1_fu_92_reg__0_n_107,pixelMix_value_V_1_1_fu_92_reg__0_n_108,pixelMix_value_V_1_1_fu_92_reg__0_n_109}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_41ns_43ns_57_1_1_18 mul_41ns_43ns_57_1_1_U58
       (.CEB2(add_ln1350_1_reg_7140),
        .D({mul_41ns_43ns_57_1_1_U58_n_4,mul_41ns_43ns_57_1_1_U58_n_5,mul_41ns_43ns_57_1_1_U58_n_6,mul_41ns_43ns_57_1_1_U58_n_7,mul_41ns_43ns_57_1_1_U58_n_8,mul_41ns_43ns_57_1_1_U58_n_9,mul_41ns_43ns_57_1_1_U58_n_10,mul_41ns_43ns_57_1_1_U58_n_11,mul_41ns_43ns_57_1_1_U58_n_12,mul_41ns_43ns_57_1_1_U58_n_13,mul_41ns_43ns_57_1_1_U58_n_14,mul_41ns_43ns_57_1_1_U58_n_15,mul_41ns_43ns_57_1_1_U58_n_16,mul_41ns_43ns_57_1_1_U58_n_17,mul_41ns_43ns_57_1_1_U58_n_18,mul_41ns_43ns_57_1_1_U58_n_19,mul_41ns_43ns_57_1_1_U58_n_20}),
        .P(mul_41ns_43ns_57_1_1_U58_n_70),
        .PCOUT({mul_41ns_43ns_57_1_1_U58_n_21,mul_41ns_43ns_57_1_1_U58_n_22,mul_41ns_43ns_57_1_1_U58_n_23,mul_41ns_43ns_57_1_1_U58_n_24,mul_41ns_43ns_57_1_1_U58_n_25,mul_41ns_43ns_57_1_1_U58_n_26,mul_41ns_43ns_57_1_1_U58_n_27,mul_41ns_43ns_57_1_1_U58_n_28,mul_41ns_43ns_57_1_1_U58_n_29,mul_41ns_43ns_57_1_1_U58_n_30,mul_41ns_43ns_57_1_1_U58_n_31,mul_41ns_43ns_57_1_1_U58_n_32,mul_41ns_43ns_57_1_1_U58_n_33,mul_41ns_43ns_57_1_1_U58_n_34,mul_41ns_43ns_57_1_1_U58_n_35,mul_41ns_43ns_57_1_1_U58_n_36,mul_41ns_43ns_57_1_1_U58_n_37,mul_41ns_43ns_57_1_1_U58_n_38,mul_41ns_43ns_57_1_1_U58_n_39,mul_41ns_43ns_57_1_1_U58_n_40,mul_41ns_43ns_57_1_1_U58_n_41,mul_41ns_43ns_57_1_1_U58_n_42,mul_41ns_43ns_57_1_1_U58_n_43,mul_41ns_43ns_57_1_1_U58_n_44,mul_41ns_43ns_57_1_1_U58_n_45,mul_41ns_43ns_57_1_1_U58_n_46,mul_41ns_43ns_57_1_1_U58_n_47,mul_41ns_43ns_57_1_1_U58_n_48,mul_41ns_43ns_57_1_1_U58_n_49,mul_41ns_43ns_57_1_1_U58_n_50,mul_41ns_43ns_57_1_1_U58_n_51,mul_41ns_43ns_57_1_1_U58_n_52,mul_41ns_43ns_57_1_1_U58_n_53,mul_41ns_43ns_57_1_1_U58_n_54,mul_41ns_43ns_57_1_1_U58_n_55,mul_41ns_43ns_57_1_1_U58_n_56,mul_41ns_43ns_57_1_1_U58_n_57,mul_41ns_43ns_57_1_1_U58_n_58,mul_41ns_43ns_57_1_1_U58_n_59,mul_41ns_43ns_57_1_1_U58_n_60,mul_41ns_43ns_57_1_1_U58_n_61,mul_41ns_43ns_57_1_1_U58_n_62,mul_41ns_43ns_57_1_1_U58_n_63,mul_41ns_43ns_57_1_1_U58_n_64,mul_41ns_43ns_57_1_1_U58_n_65,mul_41ns_43ns_57_1_1_U58_n_66,mul_41ns_43ns_57_1_1_U58_n_67,mul_41ns_43ns_57_1_1_U58_n_68}),
        .Q(Q[1]),
        .add_ln1350_2_fu_532_p2(add_ln1350_2_fu_532_p2),
        .and_ln53_1_reg_700(and_ln53_1_reg_700),
        .ap_clk(ap_clk),
        .ap_clk_0({mul_41ns_43ns_57_1_1_U58_n_71,mul_41ns_43ns_57_1_1_U58_n_72,mul_41ns_43ns_57_1_1_U58_n_73,mul_41ns_43ns_57_1_1_U58_n_74,mul_41ns_43ns_57_1_1_U58_n_75,mul_41ns_43ns_57_1_1_U58_n_76,mul_41ns_43ns_57_1_1_U58_n_77,mul_41ns_43ns_57_1_1_U58_n_78,mul_41ns_43ns_57_1_1_U58_n_79,mul_41ns_43ns_57_1_1_U58_n_80,mul_41ns_43ns_57_1_1_U58_n_81,mul_41ns_43ns_57_1_1_U58_n_82,mul_41ns_43ns_57_1_1_U58_n_83,mul_41ns_43ns_57_1_1_U58_n_84,mul_41ns_43ns_57_1_1_U58_n_85,mul_41ns_43ns_57_1_1_U58_n_86,mul_41ns_43ns_57_1_1_U58_n_87,mul_41ns_43ns_57_1_1_U58_n_88,mul_41ns_43ns_57_1_1_U58_n_89,mul_41ns_43ns_57_1_1_U58_n_90,mul_41ns_43ns_57_1_1_U58_n_91,mul_41ns_43ns_57_1_1_U58_n_92,mul_41ns_43ns_57_1_1_U58_n_93,mul_41ns_43ns_57_1_1_U58_n_94,mul_41ns_43ns_57_1_1_U58_n_95,mul_41ns_43ns_57_1_1_U58_n_96,mul_41ns_43ns_57_1_1_U58_n_97,mul_41ns_43ns_57_1_1_U58_n_98,mul_41ns_43ns_57_1_1_U58_n_99,mul_41ns_43ns_57_1_1_U58_n_100,mul_41ns_43ns_57_1_1_U58_n_101,mul_41ns_43ns_57_1_1_U58_n_102,mul_41ns_43ns_57_1_1_U58_n_103,mul_41ns_43ns_57_1_1_U58_n_104,mul_41ns_43ns_57_1_1_U58_n_105,mul_41ns_43ns_57_1_1_U58_n_106,mul_41ns_43ns_57_1_1_U58_n_107,mul_41ns_43ns_57_1_1_U58_n_108,mul_41ns_43ns_57_1_1_U58_n_109,mul_41ns_43ns_57_1_1_U58_n_110,mul_41ns_43ns_57_1_1_U58_n_111,mul_41ns_43ns_57_1_1_U58_n_112,mul_41ns_43ns_57_1_1_U58_n_113,mul_41ns_43ns_57_1_1_U58_n_114,mul_41ns_43ns_57_1_1_U58_n_115,mul_41ns_43ns_57_1_1_U58_n_116,mul_41ns_43ns_57_1_1_U58_n_117,mul_41ns_43ns_57_1_1_U58_n_118}),
        .dout_valid_reg(ap_enable_reg_pp0_iter3_reg_n_4),
        .icmp_ln45_reg_686(icmp_ln45_reg_686),
        .\icmp_ln45_reg_686[0]_i_3 (ap_enable_reg_pp0_iter1_reg_n_4),
        .icmp_ln45_reg_686_pp0_iter2_reg(icmp_ln45_reg_686_pp0_iter2_reg),
        .\icmp_ln45_reg_686_pp0_iter2_reg_reg[0] (mul_41ns_43ns_57_1_1_U58_n_119),
        .if_din(if_din[23:16]),
        .img_coverlay_data_empty_n(img_coverlay_data_empty_n),
        .img_in_data_empty_n(img_in_data_empty_n),
        .img_out_data_full_n(img_out_data_full_n),
        .mem_reg_bram_0_i_83({\pixelMix_value_V_2_1_fu_96_reg_n_4_[16] ,\pixelMix_value_V_2_1_fu_96_reg_n_4_[15] ,\pixelMix_value_V_2_1_fu_96_reg_n_4_[14] ,\pixelMix_value_V_2_1_fu_96_reg_n_4_[13] ,\pixelMix_value_V_2_1_fu_96_reg_n_4_[12] ,\pixelMix_value_V_2_1_fu_96_reg_n_4_[11] ,\pixelMix_value_V_2_1_fu_96_reg_n_4_[10] ,\pixelMix_value_V_2_1_fu_96_reg_n_4_[9] ,\pixelMix_value_V_2_1_fu_96_reg_n_4_[8] ,\pixelMix_value_V_2_1_fu_96_reg_n_4_[7] ,\pixelMix_value_V_2_1_fu_96_reg_n_4_[6] ,\pixelMix_value_V_2_1_fu_96_reg_n_4_[5] ,\pixelMix_value_V_2_1_fu_96_reg_n_4_[4] ,\pixelMix_value_V_2_1_fu_96_reg_n_4_[3] ,\pixelMix_value_V_2_1_fu_96_reg_n_4_[2] ,\pixelMix_value_V_2_1_fu_96_reg_n_4_[1] ,\pixelMix_value_V_2_1_fu_96_reg_n_4_[0] }),
        .p_2_in(\pixelMix_value_V_2_1_fu_96_reg[16]__0_n_4 ),
        .\q_tmp_reg[23] ({pixelMix_value_V_2_1_fu_96_reg__1_n_70,pixelMix_value_V_2_1_fu_96_reg__1_n_71,pixelMix_value_V_2_1_fu_96_reg__1_n_72,pixelMix_value_V_2_1_fu_96_reg__1_n_73,pixelMix_value_V_2_1_fu_96_reg__1_n_74,pixelMix_value_V_2_1_fu_96_reg__1_n_75,pixelMix_value_V_2_1_fu_96_reg__1_n_76,pixelMix_value_V_2_1_fu_96_reg__1_n_77,pixelMix_value_V_2_1_fu_96_reg__1_n_78,pixelMix_value_V_2_1_fu_96_reg__1_n_79,pixelMix_value_V_2_1_fu_96_reg__1_n_80,pixelMix_value_V_2_1_fu_96_reg__1_n_81,pixelMix_value_V_2_1_fu_96_reg__1_n_82,pixelMix_value_V_2_1_fu_96_reg__1_n_83,pixelMix_value_V_2_1_fu_96_reg__1_n_84,pixelMix_value_V_2_1_fu_96_reg__1_n_85,pixelMix_value_V_2_1_fu_96_reg__1_n_86,pixelMix_value_V_2_1_fu_96_reg__1_n_87,pixelMix_value_V_2_1_fu_96_reg__1_n_88,pixelMix_value_V_2_1_fu_96_reg__1_n_89,pixelMix_value_V_2_1_fu_96_reg__1_n_90,pixelMix_value_V_2_1_fu_96_reg__1_n_91,pixelMix_value_V_2_1_fu_96_reg__1_n_92,pixelMix_value_V_2_1_fu_96_reg__1_n_93,pixelMix_value_V_2_1_fu_96_reg__1_n_94,pixelMix_value_V_2_1_fu_96_reg__1_n_95,pixelMix_value_V_2_1_fu_96_reg__1_n_96,pixelMix_value_V_2_1_fu_96_reg__1_n_97,pixelMix_value_V_2_1_fu_96_reg__1_n_98,pixelMix_value_V_2_1_fu_96_reg__1_n_99,pixelMix_value_V_2_1_fu_96_reg__1_n_100,pixelMix_value_V_2_1_fu_96_reg__1_n_101,pixelMix_value_V_2_1_fu_96_reg__1_n_102,pixelMix_value_V_2_1_fu_96_reg__1_n_103,pixelMix_value_V_2_1_fu_96_reg__1_n_104,pixelMix_value_V_2_1_fu_96_reg__1_n_105,pixelMix_value_V_2_1_fu_96_reg__1_n_106,pixelMix_value_V_2_1_fu_96_reg__1_n_107,pixelMix_value_V_2_1_fu_96_reg__1_n_108,pixelMix_value_V_2_1_fu_96_reg__1_n_109}),
        .\q_tmp_reg[23]_0 ({pixelMix_value_V_2_1_fu_96_reg_n_104,pixelMix_value_V_2_1_fu_96_reg_n_105,pixelMix_value_V_2_1_fu_96_reg_n_106,pixelMix_value_V_2_1_fu_96_reg_n_107,pixelMix_value_V_2_1_fu_96_reg_n_108,pixelMix_value_V_2_1_fu_96_reg_n_109}),
        .\q_tmp_reg[23]_1 ({pixelMix_value_V_2_1_fu_96_reg__0_n_87,pixelMix_value_V_2_1_fu_96_reg__0_n_88,pixelMix_value_V_2_1_fu_96_reg__0_n_89,pixelMix_value_V_2_1_fu_96_reg__0_n_90,pixelMix_value_V_2_1_fu_96_reg__0_n_91,pixelMix_value_V_2_1_fu_96_reg__0_n_92,pixelMix_value_V_2_1_fu_96_reg__0_n_93,pixelMix_value_V_2_1_fu_96_reg__0_n_94,pixelMix_value_V_2_1_fu_96_reg__0_n_95,pixelMix_value_V_2_1_fu_96_reg__0_n_96,pixelMix_value_V_2_1_fu_96_reg__0_n_97,pixelMix_value_V_2_1_fu_96_reg__0_n_98,pixelMix_value_V_2_1_fu_96_reg__0_n_99,pixelMix_value_V_2_1_fu_96_reg__0_n_100,pixelMix_value_V_2_1_fu_96_reg__0_n_101,pixelMix_value_V_2_1_fu_96_reg__0_n_102,pixelMix_value_V_2_1_fu_96_reg__0_n_103,pixelMix_value_V_2_1_fu_96_reg__0_n_104,pixelMix_value_V_2_1_fu_96_reg__0_n_105,pixelMix_value_V_2_1_fu_96_reg__0_n_106,pixelMix_value_V_2_1_fu_96_reg__0_n_107,pixelMix_value_V_2_1_fu_96_reg__0_n_108,pixelMix_value_V_2_1_fu_96_reg__0_n_109}));
  FDRE \overly_x_read_reg_640_reg[0] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(\overly_x_read_reg_640_reg[31]_0 [0]),
        .Q(overly_x_read_reg_640[0]),
        .R(1'b0));
  FDRE \overly_x_read_reg_640_reg[10] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(\overly_x_read_reg_640_reg[31]_0 [10]),
        .Q(overly_x_read_reg_640[10]),
        .R(1'b0));
  FDRE \overly_x_read_reg_640_reg[11] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(\overly_x_read_reg_640_reg[31]_0 [11]),
        .Q(overly_x_read_reg_640[11]),
        .R(1'b0));
  FDRE \overly_x_read_reg_640_reg[12] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(\overly_x_read_reg_640_reg[31]_0 [12]),
        .Q(overly_x_read_reg_640[12]),
        .R(1'b0));
  FDRE \overly_x_read_reg_640_reg[13] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(\overly_x_read_reg_640_reg[31]_0 [13]),
        .Q(overly_x_read_reg_640[13]),
        .R(1'b0));
  FDRE \overly_x_read_reg_640_reg[14] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(\overly_x_read_reg_640_reg[31]_0 [14]),
        .Q(overly_x_read_reg_640[14]),
        .R(1'b0));
  FDRE \overly_x_read_reg_640_reg[15] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(\overly_x_read_reg_640_reg[31]_0 [15]),
        .Q(overly_x_read_reg_640[15]),
        .R(1'b0));
  FDRE \overly_x_read_reg_640_reg[16] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(\overly_x_read_reg_640_reg[31]_0 [16]),
        .Q(overly_x_read_reg_640[16]),
        .R(1'b0));
  FDRE \overly_x_read_reg_640_reg[17] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(\overly_x_read_reg_640_reg[31]_0 [17]),
        .Q(overly_x_read_reg_640[17]),
        .R(1'b0));
  FDRE \overly_x_read_reg_640_reg[18] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(\overly_x_read_reg_640_reg[31]_0 [18]),
        .Q(overly_x_read_reg_640[18]),
        .R(1'b0));
  FDRE \overly_x_read_reg_640_reg[19] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(\overly_x_read_reg_640_reg[31]_0 [19]),
        .Q(overly_x_read_reg_640[19]),
        .R(1'b0));
  FDRE \overly_x_read_reg_640_reg[1] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(\overly_x_read_reg_640_reg[31]_0 [1]),
        .Q(overly_x_read_reg_640[1]),
        .R(1'b0));
  FDRE \overly_x_read_reg_640_reg[20] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(\overly_x_read_reg_640_reg[31]_0 [20]),
        .Q(overly_x_read_reg_640[20]),
        .R(1'b0));
  FDRE \overly_x_read_reg_640_reg[21] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(\overly_x_read_reg_640_reg[31]_0 [21]),
        .Q(overly_x_read_reg_640[21]),
        .R(1'b0));
  FDRE \overly_x_read_reg_640_reg[22] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(\overly_x_read_reg_640_reg[31]_0 [22]),
        .Q(overly_x_read_reg_640[22]),
        .R(1'b0));
  FDRE \overly_x_read_reg_640_reg[23] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(\overly_x_read_reg_640_reg[31]_0 [23]),
        .Q(overly_x_read_reg_640[23]),
        .R(1'b0));
  FDRE \overly_x_read_reg_640_reg[24] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(\overly_x_read_reg_640_reg[31]_0 [24]),
        .Q(overly_x_read_reg_640[24]),
        .R(1'b0));
  FDRE \overly_x_read_reg_640_reg[25] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(\overly_x_read_reg_640_reg[31]_0 [25]),
        .Q(overly_x_read_reg_640[25]),
        .R(1'b0));
  FDRE \overly_x_read_reg_640_reg[26] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(\overly_x_read_reg_640_reg[31]_0 [26]),
        .Q(overly_x_read_reg_640[26]),
        .R(1'b0));
  FDRE \overly_x_read_reg_640_reg[27] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(\overly_x_read_reg_640_reg[31]_0 [27]),
        .Q(overly_x_read_reg_640[27]),
        .R(1'b0));
  FDRE \overly_x_read_reg_640_reg[28] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(\overly_x_read_reg_640_reg[31]_0 [28]),
        .Q(overly_x_read_reg_640[28]),
        .R(1'b0));
  FDRE \overly_x_read_reg_640_reg[29] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(\overly_x_read_reg_640_reg[31]_0 [29]),
        .Q(overly_x_read_reg_640[29]),
        .R(1'b0));
  FDRE \overly_x_read_reg_640_reg[2] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(\overly_x_read_reg_640_reg[31]_0 [2]),
        .Q(overly_x_read_reg_640[2]),
        .R(1'b0));
  FDRE \overly_x_read_reg_640_reg[30] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(\overly_x_read_reg_640_reg[31]_0 [30]),
        .Q(overly_x_read_reg_640[30]),
        .R(1'b0));
  FDRE \overly_x_read_reg_640_reg[31] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(\overly_x_read_reg_640_reg[31]_0 [31]),
        .Q(overly_x_read_reg_640[31]),
        .R(1'b0));
  FDRE \overly_x_read_reg_640_reg[3] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(\overly_x_read_reg_640_reg[31]_0 [3]),
        .Q(overly_x_read_reg_640[3]),
        .R(1'b0));
  FDRE \overly_x_read_reg_640_reg[4] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(\overly_x_read_reg_640_reg[31]_0 [4]),
        .Q(overly_x_read_reg_640[4]),
        .R(1'b0));
  FDRE \overly_x_read_reg_640_reg[5] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(\overly_x_read_reg_640_reg[31]_0 [5]),
        .Q(overly_x_read_reg_640[5]),
        .R(1'b0));
  FDRE \overly_x_read_reg_640_reg[6] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(\overly_x_read_reg_640_reg[31]_0 [6]),
        .Q(overly_x_read_reg_640[6]),
        .R(1'b0));
  FDRE \overly_x_read_reg_640_reg[7] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(\overly_x_read_reg_640_reg[31]_0 [7]),
        .Q(overly_x_read_reg_640[7]),
        .R(1'b0));
  FDRE \overly_x_read_reg_640_reg[8] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(\overly_x_read_reg_640_reg[31]_0 [8]),
        .Q(overly_x_read_reg_640[8]),
        .R(1'b0));
  FDRE \overly_x_read_reg_640_reg[9] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(\overly_x_read_reg_640_reg[31]_0 [9]),
        .Q(overly_x_read_reg_640[9]),
        .R(1'b0));
  FDRE \overly_y_read_reg_645_reg[0] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(D[0]),
        .Q(overly_y_read_reg_645[0]),
        .R(1'b0));
  FDRE \overly_y_read_reg_645_reg[10] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(D[10]),
        .Q(overly_y_read_reg_645[10]),
        .R(1'b0));
  FDRE \overly_y_read_reg_645_reg[11] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(D[11]),
        .Q(overly_y_read_reg_645[11]),
        .R(1'b0));
  FDRE \overly_y_read_reg_645_reg[12] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(D[12]),
        .Q(overly_y_read_reg_645[12]),
        .R(1'b0));
  FDRE \overly_y_read_reg_645_reg[13] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(D[13]),
        .Q(overly_y_read_reg_645[13]),
        .R(1'b0));
  FDRE \overly_y_read_reg_645_reg[14] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(D[14]),
        .Q(overly_y_read_reg_645[14]),
        .R(1'b0));
  FDRE \overly_y_read_reg_645_reg[15] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(D[15]),
        .Q(overly_y_read_reg_645[15]),
        .R(1'b0));
  FDRE \overly_y_read_reg_645_reg[16] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(D[16]),
        .Q(overly_y_read_reg_645[16]),
        .R(1'b0));
  FDRE \overly_y_read_reg_645_reg[17] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(D[17]),
        .Q(overly_y_read_reg_645[17]),
        .R(1'b0));
  FDRE \overly_y_read_reg_645_reg[18] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(D[18]),
        .Q(overly_y_read_reg_645[18]),
        .R(1'b0));
  FDRE \overly_y_read_reg_645_reg[19] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(D[19]),
        .Q(overly_y_read_reg_645[19]),
        .R(1'b0));
  FDRE \overly_y_read_reg_645_reg[1] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(D[1]),
        .Q(overly_y_read_reg_645[1]),
        .R(1'b0));
  FDRE \overly_y_read_reg_645_reg[20] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(D[20]),
        .Q(overly_y_read_reg_645[20]),
        .R(1'b0));
  FDRE \overly_y_read_reg_645_reg[21] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(D[21]),
        .Q(overly_y_read_reg_645[21]),
        .R(1'b0));
  FDRE \overly_y_read_reg_645_reg[22] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(D[22]),
        .Q(overly_y_read_reg_645[22]),
        .R(1'b0));
  FDRE \overly_y_read_reg_645_reg[23] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(D[23]),
        .Q(overly_y_read_reg_645[23]),
        .R(1'b0));
  FDRE \overly_y_read_reg_645_reg[24] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(D[24]),
        .Q(overly_y_read_reg_645[24]),
        .R(1'b0));
  FDRE \overly_y_read_reg_645_reg[25] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(D[25]),
        .Q(overly_y_read_reg_645[25]),
        .R(1'b0));
  FDRE \overly_y_read_reg_645_reg[26] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(D[26]),
        .Q(overly_y_read_reg_645[26]),
        .R(1'b0));
  FDRE \overly_y_read_reg_645_reg[27] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(D[27]),
        .Q(overly_y_read_reg_645[27]),
        .R(1'b0));
  FDRE \overly_y_read_reg_645_reg[28] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(D[28]),
        .Q(overly_y_read_reg_645[28]),
        .R(1'b0));
  FDRE \overly_y_read_reg_645_reg[29] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(D[29]),
        .Q(overly_y_read_reg_645[29]),
        .R(1'b0));
  FDRE \overly_y_read_reg_645_reg[2] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(D[2]),
        .Q(overly_y_read_reg_645[2]),
        .R(1'b0));
  FDRE \overly_y_read_reg_645_reg[30] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(D[30]),
        .Q(overly_y_read_reg_645[30]),
        .R(1'b0));
  FDRE \overly_y_read_reg_645_reg[31] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(D[31]),
        .Q(overly_y_read_reg_645[31]),
        .R(1'b0));
  FDRE \overly_y_read_reg_645_reg[3] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(D[3]),
        .Q(overly_y_read_reg_645[3]),
        .R(1'b0));
  FDRE \overly_y_read_reg_645_reg[4] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(D[4]),
        .Q(overly_y_read_reg_645[4]),
        .R(1'b0));
  FDRE \overly_y_read_reg_645_reg[5] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(D[5]),
        .Q(overly_y_read_reg_645[5]),
        .R(1'b0));
  FDRE \overly_y_read_reg_645_reg[6] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(D[6]),
        .Q(overly_y_read_reg_645[6]),
        .R(1'b0));
  FDRE \overly_y_read_reg_645_reg[7] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(D[7]),
        .Q(overly_y_read_reg_645[7]),
        .R(1'b0));
  FDRE \overly_y_read_reg_645_reg[8] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(D[8]),
        .Q(overly_y_read_reg_645[8]),
        .R(1'b0));
  FDRE \overly_y_read_reg_645_reg[9] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(D[9]),
        .Q(overly_y_read_reg_645[9]),
        .R(1'b0));
  CARRY8 p__0_i_1
       (.CI(p__0_i_2_n_4),
        .CI_TOP(1'b0),
        .CO({p__0_i_1_n_4,p__0_i_1_n_5,p__0_i_1_n_6,p__0_i_1_n_7,p__0_i_1_n_8,p__0_i_1_n_9,p__0_i_1_n_10,p__0_i_1_n_11}),
        .DI(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_0 [15:8]),
        .O(add_ln1350_fu_468_p2[15:8]),
        .S({p__0_i_3_n_4,p__0_i_4_n_4,p__0_i_5_n_4,p__0_i_6_n_4,p__0_i_7_n_4,p__0_i_8_n_4,p__0_i_9_n_4,p__0_i_10_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    p__0_i_10
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_0 [8]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1 [8]),
        .O(p__0_i_10_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p__0_i_10__0
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_2 [8]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_1 [8]),
        .O(p__0_i_10__0_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p__0_i_10__1
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_4 [8]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_3 [8]),
        .O(p__0_i_10__1_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    p__0_i_10__2
       (.I0(out[24]),
        .O(ap_clk_2[1]));
  LUT2 #(
    .INIT(4'h6)) 
    p__0_i_11
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_0 [7]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1 [7]),
        .O(p__0_i_11_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p__0_i_11__0
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_2 [7]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_1 [7]),
        .O(p__0_i_11__0_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p__0_i_11__1
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_4 [7]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_3 [7]),
        .O(p__0_i_11__1_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    p__0_i_11__2
       (.I0(out[23]),
        .O(ap_clk_2[0]));
  LUT2 #(
    .INIT(4'h6)) 
    p__0_i_12
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_0 [6]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1 [6]),
        .O(p__0_i_12_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p__0_i_12__0
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_2 [6]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_1 [6]),
        .O(p__0_i_12__0_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p__0_i_12__1
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_4 [6]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_3 [6]),
        .O(p__0_i_12__1_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p__0_i_13
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_0 [5]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1 [5]),
        .O(p__0_i_13_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p__0_i_13__0
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_2 [5]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_1 [5]),
        .O(p__0_i_13__0_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p__0_i_13__1
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_4 [5]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_3 [5]),
        .O(p__0_i_13__1_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p__0_i_14
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_0 [4]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1 [4]),
        .O(p__0_i_14_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p__0_i_14__0
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_2 [4]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_1 [4]),
        .O(p__0_i_14__0_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p__0_i_14__1
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_4 [4]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_3 [4]),
        .O(p__0_i_14__1_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p__0_i_15
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_0 [3]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1 [3]),
        .O(p__0_i_15_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p__0_i_15__0
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_2 [3]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_1 [3]),
        .O(p__0_i_15__0_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p__0_i_15__1
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_4 [3]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_3 [3]),
        .O(p__0_i_15__1_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p__0_i_16
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_0 [2]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1 [2]),
        .O(p__0_i_16_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p__0_i_16__0
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_2 [2]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_1 [2]),
        .O(p__0_i_16__0_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p__0_i_16__1
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_4 [2]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_3 [2]),
        .O(p__0_i_16__1_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p__0_i_17
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_0 [1]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1 [1]),
        .O(p__0_i_17_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p__0_i_17__0
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_2 [1]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_1 [1]),
        .O(p__0_i_17__0_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p__0_i_17__1
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_4 [1]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_3 [1]),
        .O(p__0_i_17__1_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p__0_i_18
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_0 [0]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1 [0]),
        .O(p__0_i_18_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p__0_i_18__0
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_2 [0]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_1 [0]),
        .O(p__0_i_18__0_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p__0_i_18__1
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_4 [0]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_3 [0]),
        .O(p__0_i_18__1_n_4));
  CARRY8 p__0_i_1__0
       (.CI(p__0_i_2__0_n_4),
        .CI_TOP(1'b0),
        .CO({p__0_i_1__0_n_4,p__0_i_1__0_n_5,p__0_i_1__0_n_6,p__0_i_1__0_n_7,p__0_i_1__0_n_8,p__0_i_1__0_n_9,p__0_i_1__0_n_10,p__0_i_1__0_n_11}),
        .DI(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_2 [15:8]),
        .O(add_ln1350_1_fu_500_p2[15:8]),
        .S({p__0_i_3__0_n_4,p__0_i_4__0_n_4,p__0_i_5__0_n_4,p__0_i_6__0_n_4,p__0_i_7__0_n_4,p__0_i_8__0_n_4,p__0_i_9__0_n_4,p__0_i_10__0_n_4}));
  CARRY8 p__0_i_1__1
       (.CI(p__0_i_2__1_n_4),
        .CI_TOP(1'b0),
        .CO({p__0_i_1__1_n_4,p__0_i_1__1_n_5,p__0_i_1__1_n_6,p__0_i_1__1_n_7,p__0_i_1__1_n_8,p__0_i_1__1_n_9,p__0_i_1__1_n_10,p__0_i_1__1_n_11}),
        .DI(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_4 [15:8]),
        .O(add_ln1350_2_fu_532_p2[15:8]),
        .S({p__0_i_3__1_n_4,p__0_i_4__1_n_4,p__0_i_5__1_n_4,p__0_i_6__1_n_4,p__0_i_7__1_n_4,p__0_i_8__1_n_4,p__0_i_9__1_n_4,p__0_i_10__1_n_4}));
  CARRY8 p__0_i_2
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({p__0_i_2_n_4,p__0_i_2_n_5,p__0_i_2_n_6,p__0_i_2_n_7,p__0_i_2_n_8,p__0_i_2_n_9,p__0_i_2_n_10,p__0_i_2_n_11}),
        .DI(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_0 [7:0]),
        .O(add_ln1350_fu_468_p2[7:0]),
        .S({p__0_i_11_n_4,p__0_i_12_n_4,p__0_i_13_n_4,p__0_i_14_n_4,p__0_i_15_n_4,p__0_i_16_n_4,p__0_i_17_n_4,p__0_i_18_n_4}));
  CARRY8 p__0_i_2__0
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({p__0_i_2__0_n_4,p__0_i_2__0_n_5,p__0_i_2__0_n_6,p__0_i_2__0_n_7,p__0_i_2__0_n_8,p__0_i_2__0_n_9,p__0_i_2__0_n_10,p__0_i_2__0_n_11}),
        .DI(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_2 [7:0]),
        .O(add_ln1350_1_fu_500_p2[7:0]),
        .S({p__0_i_11__0_n_4,p__0_i_12__0_n_4,p__0_i_13__0_n_4,p__0_i_14__0_n_4,p__0_i_15__0_n_4,p__0_i_16__0_n_4,p__0_i_17__0_n_4,p__0_i_18__0_n_4}));
  CARRY8 p__0_i_2__1
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({p__0_i_2__1_n_4,p__0_i_2__1_n_5,p__0_i_2__1_n_6,p__0_i_2__1_n_7,p__0_i_2__1_n_8,p__0_i_2__1_n_9,p__0_i_2__1_n_10,p__0_i_2__1_n_11}),
        .DI(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_4 [7:0]),
        .O(add_ln1350_2_fu_532_p2[7:0]),
        .S({p__0_i_11__1_n_4,p__0_i_12__1_n_4,p__0_i_13__1_n_4,p__0_i_14__1_n_4,p__0_i_15__1_n_4,p__0_i_16__1_n_4,p__0_i_17__1_n_4,p__0_i_18__1_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    p__0_i_3
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_0 [15]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1 [15]),
        .O(p__0_i_3_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p__0_i_3__0
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_2 [15]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_1 [15]),
        .O(p__0_i_3__0_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p__0_i_3__1
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_4 [15]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_3 [15]),
        .O(p__0_i_3__1_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    p__0_i_3__2
       (.I0(out[31]),
        .O(ap_clk_3));
  LUT2 #(
    .INIT(4'h6)) 
    p__0_i_4
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_0 [14]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1 [14]),
        .O(p__0_i_4_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p__0_i_4__0
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_2 [14]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_1 [14]),
        .O(p__0_i_4__0_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p__0_i_4__1
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_4 [14]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_3 [14]),
        .O(p__0_i_4__1_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    p__0_i_4__2
       (.I0(out[30]),
        .O(ap_clk_2[7]));
  LUT2 #(
    .INIT(4'h6)) 
    p__0_i_5
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_0 [13]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1 [13]),
        .O(p__0_i_5_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p__0_i_5__0
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_2 [13]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_1 [13]),
        .O(p__0_i_5__0_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p__0_i_5__1
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_4 [13]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_3 [13]),
        .O(p__0_i_5__1_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    p__0_i_5__2
       (.I0(out[29]),
        .O(ap_clk_2[6]));
  LUT2 #(
    .INIT(4'h6)) 
    p__0_i_6
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_0 [12]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1 [12]),
        .O(p__0_i_6_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p__0_i_6__0
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_2 [12]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_1 [12]),
        .O(p__0_i_6__0_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p__0_i_6__1
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_4 [12]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_3 [12]),
        .O(p__0_i_6__1_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    p__0_i_6__2
       (.I0(out[28]),
        .O(ap_clk_2[5]));
  LUT2 #(
    .INIT(4'h6)) 
    p__0_i_7
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_0 [11]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1 [11]),
        .O(p__0_i_7_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p__0_i_7__0
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_2 [11]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_1 [11]),
        .O(p__0_i_7__0_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p__0_i_7__1
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_4 [11]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_3 [11]),
        .O(p__0_i_7__1_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    p__0_i_7__2
       (.I0(out[27]),
        .O(ap_clk_2[4]));
  LUT2 #(
    .INIT(4'h6)) 
    p__0_i_8
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_0 [10]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1 [10]),
        .O(p__0_i_8_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p__0_i_8__0
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_2 [10]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_1 [10]),
        .O(p__0_i_8__0_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p__0_i_8__1
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_4 [10]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_3 [10]),
        .O(p__0_i_8__1_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    p__0_i_8__2
       (.I0(out[26]),
        .O(ap_clk_2[3]));
  LUT2 #(
    .INIT(4'h6)) 
    p__0_i_9
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_0 [9]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1 [9]),
        .O(p__0_i_9_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p__0_i_9__0
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_2 [9]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_1 [9]),
        .O(p__0_i_9__0_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p__0_i_9__1
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_4 [9]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_3 [9]),
        .O(p__0_i_9__1_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    p__0_i_9__2
       (.I0(out[25]),
        .O(ap_clk_2[2]));
  LUT6 #(
    .INIT(64'h40000000F0F0F0F0)) 
    p_i_1
       (.I0(mul_41ns_43ns_57_1_1_U58_n_119),
        .I1(Q[1]),
        .I2(empty_n),
        .I3(ap_enable_reg_pp0_iter1_reg_n_4),
        .I4(and_ln53_1_reg_700),
        .I5(img_coverlay_data_empty_n),
        .O(pop_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_10
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_0 [24]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1 [24]),
        .O(p_i_10_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_10__0
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_2 [24]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_1 [24]),
        .O(p_i_10__0_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_10__1
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_4 [24]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_3 [24]),
        .O(p_i_10__1_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_11
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_0 [23]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1 [23]),
        .O(p_i_11_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_11__0
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_2 [23]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_1 [23]),
        .O(p_i_11__0_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_11__1
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_4 [23]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_3 [23]),
        .O(p_i_11__1_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_12
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_0 [22]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1 [22]),
        .O(p_i_12_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_12__0
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_2 [22]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_1 [22]),
        .O(p_i_12__0_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_12__1
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_4 [22]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_3 [22]),
        .O(p_i_12__1_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    p_i_12__2
       (.I0(out[6]),
        .O(p_i_12__2_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_13
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_0 [21]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1 [21]),
        .O(p_i_13_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_13__0
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_2 [21]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_1 [21]),
        .O(p_i_13__0_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_13__1
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_4 [21]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_3 [21]),
        .O(p_i_13__1_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    p_i_13__2
       (.I0(out[5]),
        .O(p_i_13__2_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_14
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_0 [20]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1 [20]),
        .O(p_i_14_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_14__0
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_2 [20]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_1 [20]),
        .O(p_i_14__0_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_14__1
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_4 [20]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_3 [20]),
        .O(p_i_14__1_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    p_i_14__2
       (.I0(out[4]),
        .O(p_i_14__2_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_15
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_0 [19]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1 [19]),
        .O(p_i_15_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_15__0
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_2 [19]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_1 [19]),
        .O(p_i_15__0_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_15__1
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_4 [19]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_3 [19]),
        .O(p_i_15__1_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    p_i_15__2
       (.I0(out[3]),
        .O(p_i_15__2_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_16
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_0 [18]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1 [18]),
        .O(p_i_16_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_16__0
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_2 [18]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_1 [18]),
        .O(p_i_16__0_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_16__1
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_4 [18]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_3 [18]),
        .O(p_i_16__1_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    p_i_16__2
       (.I0(out[2]),
        .O(p_i_16__2_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_17
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_0 [17]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1 [17]),
        .O(p_i_17_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_17__0
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_2 [17]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_1 [17]),
        .O(p_i_17__0_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_17__1
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_4 [17]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_3 [17]),
        .O(p_i_17__1_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    p_i_17__2
       (.I0(out[1]),
        .O(p_i_17__2_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_18
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_0 [16]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1 [16]),
        .O(p_i_18_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_18__0
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_2 [16]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_1 [16]),
        .O(p_i_18__0_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_18__1
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_4 [16]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_3 [16]),
        .O(p_i_18__1_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    p_i_18__2
       (.I0(out[0]),
        .O(p_i_18__2_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    p_i_19
       (.I0(out[22]),
        .O(ap_clk_1[7]));
  LUT6 #(
    .INIT(64'h00004000F0F0F0F0)) 
    p_i_1__0
       (.I0(mul_41ns_43ns_57_1_1_U58_n_119),
        .I1(Q[1]),
        .I2(empty_n_2),
        .I3(ap_enable_reg_pp0_iter1_reg_n_4),
        .I4(icmp_ln45_reg_686),
        .I5(img_in_data_empty_n),
        .O(pop));
  CARRY8 p_i_1__0__0
       (.CI(p_i_2__0_n_4),
        .CI_TOP(1'b0),
        .CO({p_i_1__0__0_n_4,p_i_1__0__0_n_5,p_i_1__0__0_n_6,p_i_1__0__0_n_7,p_i_1__0__0_n_8,p_i_1__0__0_n_9,p_i_1__0__0_n_10,p_i_1__0__0_n_11}),
        .DI(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_2 [31:24]),
        .O(add_ln1350_1_fu_500_p2[31:24]),
        .S({p_i_3__0_n_4,p_i_4__0_n_4,p_i_5__0_n_4,p_i_6__0_n_4,p_i_7__0_n_4,p_i_8__0_n_4,p_i_9__0_n_4,p_i_10__0_n_4}));
  CARRY8 p_i_1__1
       (.CI(p_i_2_n_4),
        .CI_TOP(1'b0),
        .CO({p_i_1__1_n_4,p_i_1__1_n_5,p_i_1__1_n_6,p_i_1__1_n_7,p_i_1__1_n_8,p_i_1__1_n_9,p_i_1__1_n_10,p_i_1__1_n_11}),
        .DI(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_0 [31:24]),
        .O(add_ln1350_fu_468_p2[31:24]),
        .S({p_i_3_n_4,p_i_4_n_4,p_i_5_n_4,p_i_6_n_4,p_i_7_n_4,p_i_8_n_4,p_i_9_n_4,p_i_10_n_4}));
  CARRY8 p_i_1__1__0
       (.CI(p_i_2__1_n_4),
        .CI_TOP(1'b0),
        .CO({p_i_1__1__0_n_4,p_i_1__1__0_n_5,p_i_1__1__0_n_6,p_i_1__1__0_n_7,p_i_1__1__0_n_8,p_i_1__1__0_n_9,p_i_1__1__0_n_10,p_i_1__1__0_n_11}),
        .DI(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_4 [31:24]),
        .O(add_ln1350_2_fu_532_p2[31:24]),
        .S({p_i_3__1_n_4,p_i_4__1_n_4,p_i_5__1_n_4,p_i_6__1_n_4,p_i_7__1_n_4,p_i_8__1_n_4,p_i_9__1_n_4,p_i_10__1_n_4}));
  CARRY8 p_i_2
       (.CI(p__0_i_1_n_4),
        .CI_TOP(1'b0),
        .CO({p_i_2_n_4,p_i_2_n_5,p_i_2_n_6,p_i_2_n_7,p_i_2_n_8,p_i_2_n_9,p_i_2_n_10,p_i_2_n_11}),
        .DI(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_0 [23:16]),
        .O(add_ln1350_fu_468_p2[23:16]),
        .S({p_i_11_n_4,p_i_12_n_4,p_i_13_n_4,p_i_14_n_4,p_i_15_n_4,p_i_16_n_4,p_i_17_n_4,p_i_18_n_4}));
  LUT1 #(
    .INIT(2'h1)) 
    p_i_20
       (.I0(out[21]),
        .O(ap_clk_1[6]));
  LUT1 #(
    .INIT(2'h1)) 
    p_i_21
       (.I0(out[20]),
        .O(ap_clk_1[5]));
  LUT1 #(
    .INIT(2'h1)) 
    p_i_22
       (.I0(out[19]),
        .O(ap_clk_1[4]));
  LUT1 #(
    .INIT(2'h1)) 
    p_i_23
       (.I0(out[18]),
        .O(ap_clk_1[3]));
  LUT1 #(
    .INIT(2'h1)) 
    p_i_24
       (.I0(out[17]),
        .O(ap_clk_1[2]));
  LUT1 #(
    .INIT(2'h1)) 
    p_i_25
       (.I0(out[16]),
        .O(ap_clk_1[1]));
  LUT1 #(
    .INIT(2'h1)) 
    p_i_26
       (.I0(out[15]),
        .O(ap_clk_1[0]));
  LUT1 #(
    .INIT(2'h1)) 
    p_i_27
       (.I0(out[8]),
        .O(DI));
  LUT1 #(
    .INIT(2'h1)) 
    p_i_28
       (.I0(out[14]),
        .O(ap_clk_0[6]));
  LUT1 #(
    .INIT(2'h1)) 
    p_i_29
       (.I0(out[13]),
        .O(ap_clk_0[5]));
  CARRY8 p_i_2__0
       (.CI(p__0_i_1__0_n_4),
        .CI_TOP(1'b0),
        .CO({p_i_2__0_n_4,p_i_2__0_n_5,p_i_2__0_n_6,p_i_2__0_n_7,p_i_2__0_n_8,p_i_2__0_n_9,p_i_2__0_n_10,p_i_2__0_n_11}),
        .DI(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_2 [23:16]),
        .O(add_ln1350_1_fu_500_p2[23:16]),
        .S({p_i_11__0_n_4,p_i_12__0_n_4,p_i_13__0_n_4,p_i_14__0_n_4,p_i_15__0_n_4,p_i_16__0_n_4,p_i_17__0_n_4,p_i_18__0_n_4}));
  CARRY8 p_i_2__1
       (.CI(p__0_i_1__1_n_4),
        .CI_TOP(1'b0),
        .CO({p_i_2__1_n_4,p_i_2__1_n_5,p_i_2__1_n_6,p_i_2__1_n_7,p_i_2__1_n_8,p_i_2__1_n_9,p_i_2__1_n_10,p_i_2__1_n_11}),
        .DI(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_4 [23:16]),
        .O(add_ln1350_2_fu_532_p2[23:16]),
        .S({p_i_11__1_n_4,p_i_12__1_n_4,p_i_13__1_n_4,p_i_14__1_n_4,p_i_15__1_n_4,p_i_16__1_n_4,p_i_17__1_n_4,p_i_18__1_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_3
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_0 [31]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1 [31]),
        .O(p_i_3_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    p_i_30
       (.I0(out[12]),
        .O(ap_clk_0[4]));
  LUT1 #(
    .INIT(2'h1)) 
    p_i_31
       (.I0(out[11]),
        .O(ap_clk_0[3]));
  LUT1 #(
    .INIT(2'h1)) 
    p_i_32
       (.I0(out[10]),
        .O(ap_clk_0[2]));
  LUT1 #(
    .INIT(2'h1)) 
    p_i_33
       (.I0(out[9]),
        .O(ap_clk_0[1]));
  LUT1 #(
    .INIT(2'h1)) 
    p_i_34
       (.I0(out[7]),
        .O(ap_clk_0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_3__0
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_2 [31]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_1 [31]),
        .O(p_i_3__0_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_3__1
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_4 [31]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_3 [31]),
        .O(p_i_3__1_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_4
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_0 [30]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1 [30]),
        .O(p_i_4_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_4__0
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_2 [30]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_1 [30]),
        .O(p_i_4__0_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_4__1
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_4 [30]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_3 [30]),
        .O(p_i_4__1_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_5
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_0 [29]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1 [29]),
        .O(p_i_5_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_5__0
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_2 [29]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_1 [29]),
        .O(p_i_5__0_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_5__1
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_4 [29]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_3 [29]),
        .O(p_i_5__1_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_6
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_0 [28]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1 [28]),
        .O(p_i_6_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_6__0
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_2 [28]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_1 [28]),
        .O(p_i_6__0_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_6__1
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_4 [28]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_3 [28]),
        .O(p_i_6__1_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_7
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_0 [27]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1 [27]),
        .O(p_i_7_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_7__0
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_2 [27]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_1 [27]),
        .O(p_i_7__0_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_7__1
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_4 [27]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_3 [27]),
        .O(p_i_7__1_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_8
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_0 [26]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1 [26]),
        .O(p_i_8_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_8__0
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_2 [26]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_1 [26]),
        .O(p_i_8__0_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_8__1
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_4 [26]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_3 [26]),
        .O(p_i_8__1_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_9
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_0 [25]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1 [25]),
        .O(p_i_9_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_9__0
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_2 [25]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_1 [25]),
        .O(p_i_9__0_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_9__1
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_4 [25]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_3 [25]),
        .O(p_i_9__1_n_4));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    pixelMix_value_V_0_1_fu_88_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_pixelMix_value_V_0_1_fu_88_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,add_ln1350_fu_468_p2[40:34]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_pixelMix_value_V_0_1_fu_88_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_pixelMix_value_V_0_1_fu_88_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_pixelMix_value_V_0_1_fu_88_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(add_ln1350_1_reg_7140),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(pixelMix_value_V_0_1_fu_880),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_pixelMix_value_V_0_1_fu_88_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_pixelMix_value_V_0_1_fu_88_reg_OVERFLOW_UNCONNECTED),
        .P({pixelMix_value_V_0_1_fu_88_reg_n_62,pixelMix_value_V_0_1_fu_88_reg_n_63,pixelMix_value_V_0_1_fu_88_reg_n_64,pixelMix_value_V_0_1_fu_88_reg_n_65,pixelMix_value_V_0_1_fu_88_reg_n_66,pixelMix_value_V_0_1_fu_88_reg_n_67,pixelMix_value_V_0_1_fu_88_reg_n_68,pixelMix_value_V_0_1_fu_88_reg_n_69,pixelMix_value_V_0_1_fu_88_reg_n_70,pixelMix_value_V_0_1_fu_88_reg_n_71,pixelMix_value_V_0_1_fu_88_reg_n_72,pixelMix_value_V_0_1_fu_88_reg_n_73,pixelMix_value_V_0_1_fu_88_reg_n_74,pixelMix_value_V_0_1_fu_88_reg_n_75,pixelMix_value_V_0_1_fu_88_reg_n_76,pixelMix_value_V_0_1_fu_88_reg_n_77,pixelMix_value_V_0_1_fu_88_reg_n_78,pixelMix_value_V_0_1_fu_88_reg_n_79,pixelMix_value_V_0_1_fu_88_reg_n_80,pixelMix_value_V_0_1_fu_88_reg_n_81,pixelMix_value_V_0_1_fu_88_reg_n_82,pixelMix_value_V_0_1_fu_88_reg_n_83,pixelMix_value_V_0_1_fu_88_reg_n_84,pixelMix_value_V_0_1_fu_88_reg_n_85,pixelMix_value_V_0_1_fu_88_reg_n_86,pixelMix_value_V_0_1_fu_88_reg_n_87,pixelMix_value_V_0_1_fu_88_reg_n_88,pixelMix_value_V_0_1_fu_88_reg_n_89,pixelMix_value_V_0_1_fu_88_reg_n_90,pixelMix_value_V_0_1_fu_88_reg_n_91,pixelMix_value_V_0_1_fu_88_reg_n_92,pixelMix_value_V_0_1_fu_88_reg_n_93,pixelMix_value_V_0_1_fu_88_reg_n_94,pixelMix_value_V_0_1_fu_88_reg_n_95,pixelMix_value_V_0_1_fu_88_reg_n_96,pixelMix_value_V_0_1_fu_88_reg_n_97,pixelMix_value_V_0_1_fu_88_reg_n_98,pixelMix_value_V_0_1_fu_88_reg_n_99,pixelMix_value_V_0_1_fu_88_reg_n_100,pixelMix_value_V_0_1_fu_88_reg_n_101,pixelMix_value_V_0_1_fu_88_reg_n_102,pixelMix_value_V_0_1_fu_88_reg_n_103,pixelMix_value_V_0_1_fu_88_reg_n_104,pixelMix_value_V_0_1_fu_88_reg_n_105,pixelMix_value_V_0_1_fu_88_reg_n_106,pixelMix_value_V_0_1_fu_88_reg_n_107,pixelMix_value_V_0_1_fu_88_reg_n_108,pixelMix_value_V_0_1_fu_88_reg_n_109}),
        .PATTERNBDETECT(NLW_pixelMix_value_V_0_1_fu_88_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_pixelMix_value_V_0_1_fu_88_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_pixelMix_value_V_0_1_fu_88_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_pixelMix_value_V_0_1_fu_88_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_pixelMix_value_V_0_1_fu_88_reg_XOROUT_UNCONNECTED[7:0]));
  FDRE \pixelMix_value_V_0_1_fu_88_reg[0] 
       (.C(ap_clk),
        .CE(pixelMix_value_V_0_1_fu_880),
        .D(mul_41ns_43ns_57_1_1_U56_n_20),
        .Q(\pixelMix_value_V_0_1_fu_88_reg_n_4_[0] ),
        .R(1'b0));
  FDRE \pixelMix_value_V_0_1_fu_88_reg[10] 
       (.C(ap_clk),
        .CE(pixelMix_value_V_0_1_fu_880),
        .D(mul_41ns_43ns_57_1_1_U56_n_10),
        .Q(\pixelMix_value_V_0_1_fu_88_reg_n_4_[10] ),
        .R(1'b0));
  FDRE \pixelMix_value_V_0_1_fu_88_reg[11] 
       (.C(ap_clk),
        .CE(pixelMix_value_V_0_1_fu_880),
        .D(mul_41ns_43ns_57_1_1_U56_n_9),
        .Q(\pixelMix_value_V_0_1_fu_88_reg_n_4_[11] ),
        .R(1'b0));
  FDRE \pixelMix_value_V_0_1_fu_88_reg[12] 
       (.C(ap_clk),
        .CE(pixelMix_value_V_0_1_fu_880),
        .D(mul_41ns_43ns_57_1_1_U56_n_8),
        .Q(\pixelMix_value_V_0_1_fu_88_reg_n_4_[12] ),
        .R(1'b0));
  FDRE \pixelMix_value_V_0_1_fu_88_reg[13] 
       (.C(ap_clk),
        .CE(pixelMix_value_V_0_1_fu_880),
        .D(mul_41ns_43ns_57_1_1_U56_n_7),
        .Q(\pixelMix_value_V_0_1_fu_88_reg_n_4_[13] ),
        .R(1'b0));
  FDRE \pixelMix_value_V_0_1_fu_88_reg[14] 
       (.C(ap_clk),
        .CE(pixelMix_value_V_0_1_fu_880),
        .D(mul_41ns_43ns_57_1_1_U56_n_6),
        .Q(\pixelMix_value_V_0_1_fu_88_reg_n_4_[14] ),
        .R(1'b0));
  FDRE \pixelMix_value_V_0_1_fu_88_reg[15] 
       (.C(ap_clk),
        .CE(pixelMix_value_V_0_1_fu_880),
        .D(mul_41ns_43ns_57_1_1_U56_n_5),
        .Q(\pixelMix_value_V_0_1_fu_88_reg_n_4_[15] ),
        .R(1'b0));
  FDRE \pixelMix_value_V_0_1_fu_88_reg[16] 
       (.C(ap_clk),
        .CE(pixelMix_value_V_0_1_fu_880),
        .D(mul_41ns_43ns_57_1_1_U56_n_4),
        .Q(\pixelMix_value_V_0_1_fu_88_reg_n_4_[16] ),
        .R(1'b0));
  FDRE \pixelMix_value_V_0_1_fu_88_reg[16]__0 
       (.C(ap_clk),
        .CE(pixelMix_value_V_0_1_fu_880),
        .D(mul_41ns_43ns_57_1_1_U56_n_69),
        .Q(\pixelMix_value_V_0_1_fu_88_reg[16]__0_n_4 ),
        .R(1'b0));
  FDRE \pixelMix_value_V_0_1_fu_88_reg[1] 
       (.C(ap_clk),
        .CE(pixelMix_value_V_0_1_fu_880),
        .D(mul_41ns_43ns_57_1_1_U56_n_19),
        .Q(\pixelMix_value_V_0_1_fu_88_reg_n_4_[1] ),
        .R(1'b0));
  FDRE \pixelMix_value_V_0_1_fu_88_reg[2] 
       (.C(ap_clk),
        .CE(pixelMix_value_V_0_1_fu_880),
        .D(mul_41ns_43ns_57_1_1_U56_n_18),
        .Q(\pixelMix_value_V_0_1_fu_88_reg_n_4_[2] ),
        .R(1'b0));
  FDRE \pixelMix_value_V_0_1_fu_88_reg[3] 
       (.C(ap_clk),
        .CE(pixelMix_value_V_0_1_fu_880),
        .D(mul_41ns_43ns_57_1_1_U56_n_17),
        .Q(\pixelMix_value_V_0_1_fu_88_reg_n_4_[3] ),
        .R(1'b0));
  FDRE \pixelMix_value_V_0_1_fu_88_reg[4] 
       (.C(ap_clk),
        .CE(pixelMix_value_V_0_1_fu_880),
        .D(mul_41ns_43ns_57_1_1_U56_n_16),
        .Q(\pixelMix_value_V_0_1_fu_88_reg_n_4_[4] ),
        .R(1'b0));
  FDRE \pixelMix_value_V_0_1_fu_88_reg[5] 
       (.C(ap_clk),
        .CE(pixelMix_value_V_0_1_fu_880),
        .D(mul_41ns_43ns_57_1_1_U56_n_15),
        .Q(\pixelMix_value_V_0_1_fu_88_reg_n_4_[5] ),
        .R(1'b0));
  FDRE \pixelMix_value_V_0_1_fu_88_reg[6] 
       (.C(ap_clk),
        .CE(pixelMix_value_V_0_1_fu_880),
        .D(mul_41ns_43ns_57_1_1_U56_n_14),
        .Q(\pixelMix_value_V_0_1_fu_88_reg_n_4_[6] ),
        .R(1'b0));
  FDRE \pixelMix_value_V_0_1_fu_88_reg[7] 
       (.C(ap_clk),
        .CE(pixelMix_value_V_0_1_fu_880),
        .D(mul_41ns_43ns_57_1_1_U56_n_13),
        .Q(\pixelMix_value_V_0_1_fu_88_reg_n_4_[7] ),
        .R(1'b0));
  FDRE \pixelMix_value_V_0_1_fu_88_reg[8] 
       (.C(ap_clk),
        .CE(pixelMix_value_V_0_1_fu_880),
        .D(mul_41ns_43ns_57_1_1_U56_n_12),
        .Q(\pixelMix_value_V_0_1_fu_88_reg_n_4_[8] ),
        .R(1'b0));
  FDRE \pixelMix_value_V_0_1_fu_88_reg[9] 
       (.C(ap_clk),
        .CE(pixelMix_value_V_0_1_fu_880),
        .D(mul_41ns_43ns_57_1_1_U56_n_11),
        .Q(\pixelMix_value_V_0_1_fu_88_reg_n_4_[9] ),
        .R(1'b0));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    pixelMix_value_V_0_1_fu_88_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_pixelMix_value_V_0_1_fu_88_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,add_ln1350_fu_468_p2[33:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_pixelMix_value_V_0_1_fu_88_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_pixelMix_value_V_0_1_fu_88_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_pixelMix_value_V_0_1_fu_88_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(add_ln1350_1_reg_7140),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(pixelMix_value_V_0_1_fu_880),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_pixelMix_value_V_0_1_fu_88_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_pixelMix_value_V_0_1_fu_88_reg__0_OVERFLOW_UNCONNECTED),
        .P({pixelMix_value_V_0_1_fu_88_reg__0_n_62,pixelMix_value_V_0_1_fu_88_reg__0_n_63,pixelMix_value_V_0_1_fu_88_reg__0_n_64,pixelMix_value_V_0_1_fu_88_reg__0_n_65,pixelMix_value_V_0_1_fu_88_reg__0_n_66,pixelMix_value_V_0_1_fu_88_reg__0_n_67,pixelMix_value_V_0_1_fu_88_reg__0_n_68,pixelMix_value_V_0_1_fu_88_reg__0_n_69,pixelMix_value_V_0_1_fu_88_reg__0_n_70,pixelMix_value_V_0_1_fu_88_reg__0_n_71,pixelMix_value_V_0_1_fu_88_reg__0_n_72,pixelMix_value_V_0_1_fu_88_reg__0_n_73,pixelMix_value_V_0_1_fu_88_reg__0_n_74,pixelMix_value_V_0_1_fu_88_reg__0_n_75,pixelMix_value_V_0_1_fu_88_reg__0_n_76,pixelMix_value_V_0_1_fu_88_reg__0_n_77,pixelMix_value_V_0_1_fu_88_reg__0_n_78,pixelMix_value_V_0_1_fu_88_reg__0_n_79,pixelMix_value_V_0_1_fu_88_reg__0_n_80,pixelMix_value_V_0_1_fu_88_reg__0_n_81,pixelMix_value_V_0_1_fu_88_reg__0_n_82,pixelMix_value_V_0_1_fu_88_reg__0_n_83,pixelMix_value_V_0_1_fu_88_reg__0_n_84,pixelMix_value_V_0_1_fu_88_reg__0_n_85,pixelMix_value_V_0_1_fu_88_reg__0_n_86,pixelMix_value_V_0_1_fu_88_reg__0_n_87,pixelMix_value_V_0_1_fu_88_reg__0_n_88,pixelMix_value_V_0_1_fu_88_reg__0_n_89,pixelMix_value_V_0_1_fu_88_reg__0_n_90,pixelMix_value_V_0_1_fu_88_reg__0_n_91,pixelMix_value_V_0_1_fu_88_reg__0_n_92,pixelMix_value_V_0_1_fu_88_reg__0_n_93,pixelMix_value_V_0_1_fu_88_reg__0_n_94,pixelMix_value_V_0_1_fu_88_reg__0_n_95,pixelMix_value_V_0_1_fu_88_reg__0_n_96,pixelMix_value_V_0_1_fu_88_reg__0_n_97,pixelMix_value_V_0_1_fu_88_reg__0_n_98,pixelMix_value_V_0_1_fu_88_reg__0_n_99,pixelMix_value_V_0_1_fu_88_reg__0_n_100,pixelMix_value_V_0_1_fu_88_reg__0_n_101,pixelMix_value_V_0_1_fu_88_reg__0_n_102,pixelMix_value_V_0_1_fu_88_reg__0_n_103,pixelMix_value_V_0_1_fu_88_reg__0_n_104,pixelMix_value_V_0_1_fu_88_reg__0_n_105,pixelMix_value_V_0_1_fu_88_reg__0_n_106,pixelMix_value_V_0_1_fu_88_reg__0_n_107,pixelMix_value_V_0_1_fu_88_reg__0_n_108,pixelMix_value_V_0_1_fu_88_reg__0_n_109}),
        .PATTERNBDETECT(NLW_pixelMix_value_V_0_1_fu_88_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_pixelMix_value_V_0_1_fu_88_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({mul_41ns_43ns_57_1_1_U56_n_21,mul_41ns_43ns_57_1_1_U56_n_22,mul_41ns_43ns_57_1_1_U56_n_23,mul_41ns_43ns_57_1_1_U56_n_24,mul_41ns_43ns_57_1_1_U56_n_25,mul_41ns_43ns_57_1_1_U56_n_26,mul_41ns_43ns_57_1_1_U56_n_27,mul_41ns_43ns_57_1_1_U56_n_28,mul_41ns_43ns_57_1_1_U56_n_29,mul_41ns_43ns_57_1_1_U56_n_30,mul_41ns_43ns_57_1_1_U56_n_31,mul_41ns_43ns_57_1_1_U56_n_32,mul_41ns_43ns_57_1_1_U56_n_33,mul_41ns_43ns_57_1_1_U56_n_34,mul_41ns_43ns_57_1_1_U56_n_35,mul_41ns_43ns_57_1_1_U56_n_36,mul_41ns_43ns_57_1_1_U56_n_37,mul_41ns_43ns_57_1_1_U56_n_38,mul_41ns_43ns_57_1_1_U56_n_39,mul_41ns_43ns_57_1_1_U56_n_40,mul_41ns_43ns_57_1_1_U56_n_41,mul_41ns_43ns_57_1_1_U56_n_42,mul_41ns_43ns_57_1_1_U56_n_43,mul_41ns_43ns_57_1_1_U56_n_44,mul_41ns_43ns_57_1_1_U56_n_45,mul_41ns_43ns_57_1_1_U56_n_46,mul_41ns_43ns_57_1_1_U56_n_47,mul_41ns_43ns_57_1_1_U56_n_48,mul_41ns_43ns_57_1_1_U56_n_49,mul_41ns_43ns_57_1_1_U56_n_50,mul_41ns_43ns_57_1_1_U56_n_51,mul_41ns_43ns_57_1_1_U56_n_52,mul_41ns_43ns_57_1_1_U56_n_53,mul_41ns_43ns_57_1_1_U56_n_54,mul_41ns_43ns_57_1_1_U56_n_55,mul_41ns_43ns_57_1_1_U56_n_56,mul_41ns_43ns_57_1_1_U56_n_57,mul_41ns_43ns_57_1_1_U56_n_58,mul_41ns_43ns_57_1_1_U56_n_59,mul_41ns_43ns_57_1_1_U56_n_60,mul_41ns_43ns_57_1_1_U56_n_61,mul_41ns_43ns_57_1_1_U56_n_62,mul_41ns_43ns_57_1_1_U56_n_63,mul_41ns_43ns_57_1_1_U56_n_64,mul_41ns_43ns_57_1_1_U56_n_65,mul_41ns_43ns_57_1_1_U56_n_66,mul_41ns_43ns_57_1_1_U56_n_67,mul_41ns_43ns_57_1_1_U56_n_68}),
        .PCOUT(NLW_pixelMix_value_V_0_1_fu_88_reg__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_pixelMix_value_V_0_1_fu_88_reg__0_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_pixelMix_value_V_0_1_fu_88_reg__0_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x26 5}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    pixelMix_value_V_0_1_fu_88_reg__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_pixelMix_value_V_0_1_fu_88_reg__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,add_ln1350_fu_468_p2[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_pixelMix_value_V_0_1_fu_88_reg__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_pixelMix_value_V_0_1_fu_88_reg__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_pixelMix_value_V_0_1_fu_88_reg__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(add_ln1350_1_reg_7140),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(pixelMix_value_V_0_1_fu_880),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_pixelMix_value_V_0_1_fu_88_reg__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_pixelMix_value_V_0_1_fu_88_reg__1_OVERFLOW_UNCONNECTED),
        .P({pixelMix_value_V_0_1_fu_88_reg__1_n_62,pixelMix_value_V_0_1_fu_88_reg__1_n_63,pixelMix_value_V_0_1_fu_88_reg__1_n_64,pixelMix_value_V_0_1_fu_88_reg__1_n_65,pixelMix_value_V_0_1_fu_88_reg__1_n_66,pixelMix_value_V_0_1_fu_88_reg__1_n_67,pixelMix_value_V_0_1_fu_88_reg__1_n_68,pixelMix_value_V_0_1_fu_88_reg__1_n_69,pixelMix_value_V_0_1_fu_88_reg__1_n_70,pixelMix_value_V_0_1_fu_88_reg__1_n_71,pixelMix_value_V_0_1_fu_88_reg__1_n_72,pixelMix_value_V_0_1_fu_88_reg__1_n_73,pixelMix_value_V_0_1_fu_88_reg__1_n_74,pixelMix_value_V_0_1_fu_88_reg__1_n_75,pixelMix_value_V_0_1_fu_88_reg__1_n_76,pixelMix_value_V_0_1_fu_88_reg__1_n_77,pixelMix_value_V_0_1_fu_88_reg__1_n_78,pixelMix_value_V_0_1_fu_88_reg__1_n_79,pixelMix_value_V_0_1_fu_88_reg__1_n_80,pixelMix_value_V_0_1_fu_88_reg__1_n_81,pixelMix_value_V_0_1_fu_88_reg__1_n_82,pixelMix_value_V_0_1_fu_88_reg__1_n_83,pixelMix_value_V_0_1_fu_88_reg__1_n_84,pixelMix_value_V_0_1_fu_88_reg__1_n_85,pixelMix_value_V_0_1_fu_88_reg__1_n_86,pixelMix_value_V_0_1_fu_88_reg__1_n_87,pixelMix_value_V_0_1_fu_88_reg__1_n_88,pixelMix_value_V_0_1_fu_88_reg__1_n_89,pixelMix_value_V_0_1_fu_88_reg__1_n_90,pixelMix_value_V_0_1_fu_88_reg__1_n_91,pixelMix_value_V_0_1_fu_88_reg__1_n_92,pixelMix_value_V_0_1_fu_88_reg__1_n_93,pixelMix_value_V_0_1_fu_88_reg__1_n_94,pixelMix_value_V_0_1_fu_88_reg__1_n_95,pixelMix_value_V_0_1_fu_88_reg__1_n_96,pixelMix_value_V_0_1_fu_88_reg__1_n_97,pixelMix_value_V_0_1_fu_88_reg__1_n_98,pixelMix_value_V_0_1_fu_88_reg__1_n_99,pixelMix_value_V_0_1_fu_88_reg__1_n_100,pixelMix_value_V_0_1_fu_88_reg__1_n_101,pixelMix_value_V_0_1_fu_88_reg__1_n_102,pixelMix_value_V_0_1_fu_88_reg__1_n_103,pixelMix_value_V_0_1_fu_88_reg__1_n_104,pixelMix_value_V_0_1_fu_88_reg__1_n_105,pixelMix_value_V_0_1_fu_88_reg__1_n_106,pixelMix_value_V_0_1_fu_88_reg__1_n_107,pixelMix_value_V_0_1_fu_88_reg__1_n_108,pixelMix_value_V_0_1_fu_88_reg__1_n_109}),
        .PATTERNBDETECT(NLW_pixelMix_value_V_0_1_fu_88_reg__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_pixelMix_value_V_0_1_fu_88_reg__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({mul_41ns_43ns_57_1_1_U56_n_70,mul_41ns_43ns_57_1_1_U56_n_71,mul_41ns_43ns_57_1_1_U56_n_72,mul_41ns_43ns_57_1_1_U56_n_73,mul_41ns_43ns_57_1_1_U56_n_74,mul_41ns_43ns_57_1_1_U56_n_75,mul_41ns_43ns_57_1_1_U56_n_76,mul_41ns_43ns_57_1_1_U56_n_77,mul_41ns_43ns_57_1_1_U56_n_78,mul_41ns_43ns_57_1_1_U56_n_79,mul_41ns_43ns_57_1_1_U56_n_80,mul_41ns_43ns_57_1_1_U56_n_81,mul_41ns_43ns_57_1_1_U56_n_82,mul_41ns_43ns_57_1_1_U56_n_83,mul_41ns_43ns_57_1_1_U56_n_84,mul_41ns_43ns_57_1_1_U56_n_85,mul_41ns_43ns_57_1_1_U56_n_86,mul_41ns_43ns_57_1_1_U56_n_87,mul_41ns_43ns_57_1_1_U56_n_88,mul_41ns_43ns_57_1_1_U56_n_89,mul_41ns_43ns_57_1_1_U56_n_90,mul_41ns_43ns_57_1_1_U56_n_91,mul_41ns_43ns_57_1_1_U56_n_92,mul_41ns_43ns_57_1_1_U56_n_93,mul_41ns_43ns_57_1_1_U56_n_94,mul_41ns_43ns_57_1_1_U56_n_95,mul_41ns_43ns_57_1_1_U56_n_96,mul_41ns_43ns_57_1_1_U56_n_97,mul_41ns_43ns_57_1_1_U56_n_98,mul_41ns_43ns_57_1_1_U56_n_99,mul_41ns_43ns_57_1_1_U56_n_100,mul_41ns_43ns_57_1_1_U56_n_101,mul_41ns_43ns_57_1_1_U56_n_102,mul_41ns_43ns_57_1_1_U56_n_103,mul_41ns_43ns_57_1_1_U56_n_104,mul_41ns_43ns_57_1_1_U56_n_105,mul_41ns_43ns_57_1_1_U56_n_106,mul_41ns_43ns_57_1_1_U56_n_107,mul_41ns_43ns_57_1_1_U56_n_108,mul_41ns_43ns_57_1_1_U56_n_109,mul_41ns_43ns_57_1_1_U56_n_110,mul_41ns_43ns_57_1_1_U56_n_111,mul_41ns_43ns_57_1_1_U56_n_112,mul_41ns_43ns_57_1_1_U56_n_113,mul_41ns_43ns_57_1_1_U56_n_114,mul_41ns_43ns_57_1_1_U56_n_115,mul_41ns_43ns_57_1_1_U56_n_116,mul_41ns_43ns_57_1_1_U56_n_117}),
        .PCOUT(NLW_pixelMix_value_V_0_1_fu_88_reg__1_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_pixelMix_value_V_0_1_fu_88_reg__1_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_pixelMix_value_V_0_1_fu_88_reg__1_XOROUT_UNCONNECTED[7:0]));
  LUT2 #(
    .INIT(4'h6)) 
    pixelMix_value_V_0_1_fu_88_reg_i_10
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_0 [34]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1 [34]),
        .O(pixelMix_value_V_0_1_fu_88_reg_i_10_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    pixelMix_value_V_0_1_fu_88_reg_i_11
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_0 [33]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1 [33]),
        .O(pixelMix_value_V_0_1_fu_88_reg_i_11_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    pixelMix_value_V_0_1_fu_88_reg_i_12
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_0 [32]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1 [32]),
        .O(pixelMix_value_V_0_1_fu_88_reg_i_12_n_4));
  LUT3 #(
    .INIT(8'h08)) 
    pixelMix_value_V_0_1_fu_88_reg_i_2
       (.I0(and_ln53_1_reg_700_pp0_iter1_reg),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(mul_41ns_43ns_57_1_1_U58_n_119),
        .O(pixelMix_value_V_0_1_fu_880));
  CARRY8 pixelMix_value_V_0_1_fu_88_reg_i_3
       (.CI(pixelMix_value_V_0_1_fu_88_reg_i_4_n_4),
        .CI_TOP(1'b0),
        .CO({NLW_pixelMix_value_V_0_1_fu_88_reg_i_3_CO_UNCONNECTED[7:1],add_ln1350_fu_468_p2[40]}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_pixelMix_value_V_0_1_fu_88_reg_i_3_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}));
  CARRY8 pixelMix_value_V_0_1_fu_88_reg_i_4
       (.CI(p_i_1__1_n_4),
        .CI_TOP(1'b0),
        .CO({pixelMix_value_V_0_1_fu_88_reg_i_4_n_4,pixelMix_value_V_0_1_fu_88_reg_i_4_n_5,pixelMix_value_V_0_1_fu_88_reg_i_4_n_6,pixelMix_value_V_0_1_fu_88_reg_i_4_n_7,pixelMix_value_V_0_1_fu_88_reg_i_4_n_8,pixelMix_value_V_0_1_fu_88_reg_i_4_n_9,pixelMix_value_V_0_1_fu_88_reg_i_4_n_10,pixelMix_value_V_0_1_fu_88_reg_i_4_n_11}),
        .DI(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_0 [39:32]),
        .O(add_ln1350_fu_468_p2[39:32]),
        .S({pixelMix_value_V_0_1_fu_88_reg_i_5_n_4,pixelMix_value_V_0_1_fu_88_reg_i_6_n_4,pixelMix_value_V_0_1_fu_88_reg_i_7_n_4,pixelMix_value_V_0_1_fu_88_reg_i_8_n_4,pixelMix_value_V_0_1_fu_88_reg_i_9_n_4,pixelMix_value_V_0_1_fu_88_reg_i_10_n_4,pixelMix_value_V_0_1_fu_88_reg_i_11_n_4,pixelMix_value_V_0_1_fu_88_reg_i_12_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    pixelMix_value_V_0_1_fu_88_reg_i_5
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_0 [39]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1 [39]),
        .O(pixelMix_value_V_0_1_fu_88_reg_i_5_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    pixelMix_value_V_0_1_fu_88_reg_i_6
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_0 [38]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1 [38]),
        .O(pixelMix_value_V_0_1_fu_88_reg_i_6_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    pixelMix_value_V_0_1_fu_88_reg_i_7
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_0 [37]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1 [37]),
        .O(pixelMix_value_V_0_1_fu_88_reg_i_7_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    pixelMix_value_V_0_1_fu_88_reg_i_8
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_0 [36]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1 [36]),
        .O(pixelMix_value_V_0_1_fu_88_reg_i_8_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    pixelMix_value_V_0_1_fu_88_reg_i_9
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_0 [35]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1 [35]),
        .O(pixelMix_value_V_0_1_fu_88_reg_i_9_n_4));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    pixelMix_value_V_1_1_fu_92_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_pixelMix_value_V_1_1_fu_92_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,add_ln1350_1_fu_500_p2[40:34]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_pixelMix_value_V_1_1_fu_92_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_pixelMix_value_V_1_1_fu_92_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_pixelMix_value_V_1_1_fu_92_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(add_ln1350_1_reg_7140),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(pixelMix_value_V_0_1_fu_880),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_pixelMix_value_V_1_1_fu_92_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_pixelMix_value_V_1_1_fu_92_reg_OVERFLOW_UNCONNECTED),
        .P({pixelMix_value_V_1_1_fu_92_reg_n_62,pixelMix_value_V_1_1_fu_92_reg_n_63,pixelMix_value_V_1_1_fu_92_reg_n_64,pixelMix_value_V_1_1_fu_92_reg_n_65,pixelMix_value_V_1_1_fu_92_reg_n_66,pixelMix_value_V_1_1_fu_92_reg_n_67,pixelMix_value_V_1_1_fu_92_reg_n_68,pixelMix_value_V_1_1_fu_92_reg_n_69,pixelMix_value_V_1_1_fu_92_reg_n_70,pixelMix_value_V_1_1_fu_92_reg_n_71,pixelMix_value_V_1_1_fu_92_reg_n_72,pixelMix_value_V_1_1_fu_92_reg_n_73,pixelMix_value_V_1_1_fu_92_reg_n_74,pixelMix_value_V_1_1_fu_92_reg_n_75,pixelMix_value_V_1_1_fu_92_reg_n_76,pixelMix_value_V_1_1_fu_92_reg_n_77,pixelMix_value_V_1_1_fu_92_reg_n_78,pixelMix_value_V_1_1_fu_92_reg_n_79,pixelMix_value_V_1_1_fu_92_reg_n_80,pixelMix_value_V_1_1_fu_92_reg_n_81,pixelMix_value_V_1_1_fu_92_reg_n_82,pixelMix_value_V_1_1_fu_92_reg_n_83,pixelMix_value_V_1_1_fu_92_reg_n_84,pixelMix_value_V_1_1_fu_92_reg_n_85,pixelMix_value_V_1_1_fu_92_reg_n_86,pixelMix_value_V_1_1_fu_92_reg_n_87,pixelMix_value_V_1_1_fu_92_reg_n_88,pixelMix_value_V_1_1_fu_92_reg_n_89,pixelMix_value_V_1_1_fu_92_reg_n_90,pixelMix_value_V_1_1_fu_92_reg_n_91,pixelMix_value_V_1_1_fu_92_reg_n_92,pixelMix_value_V_1_1_fu_92_reg_n_93,pixelMix_value_V_1_1_fu_92_reg_n_94,pixelMix_value_V_1_1_fu_92_reg_n_95,pixelMix_value_V_1_1_fu_92_reg_n_96,pixelMix_value_V_1_1_fu_92_reg_n_97,pixelMix_value_V_1_1_fu_92_reg_n_98,pixelMix_value_V_1_1_fu_92_reg_n_99,pixelMix_value_V_1_1_fu_92_reg_n_100,pixelMix_value_V_1_1_fu_92_reg_n_101,pixelMix_value_V_1_1_fu_92_reg_n_102,pixelMix_value_V_1_1_fu_92_reg_n_103,pixelMix_value_V_1_1_fu_92_reg_n_104,pixelMix_value_V_1_1_fu_92_reg_n_105,pixelMix_value_V_1_1_fu_92_reg_n_106,pixelMix_value_V_1_1_fu_92_reg_n_107,pixelMix_value_V_1_1_fu_92_reg_n_108,pixelMix_value_V_1_1_fu_92_reg_n_109}),
        .PATTERNBDETECT(NLW_pixelMix_value_V_1_1_fu_92_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_pixelMix_value_V_1_1_fu_92_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_pixelMix_value_V_1_1_fu_92_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_pixelMix_value_V_1_1_fu_92_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_pixelMix_value_V_1_1_fu_92_reg_XOROUT_UNCONNECTED[7:0]));
  FDRE \pixelMix_value_V_1_1_fu_92_reg[0] 
       (.C(ap_clk),
        .CE(pixelMix_value_V_0_1_fu_880),
        .D(mul_41ns_43ns_57_1_1_U57_n_20),
        .Q(\pixelMix_value_V_1_1_fu_92_reg_n_4_[0] ),
        .R(1'b0));
  FDRE \pixelMix_value_V_1_1_fu_92_reg[10] 
       (.C(ap_clk),
        .CE(pixelMix_value_V_0_1_fu_880),
        .D(mul_41ns_43ns_57_1_1_U57_n_10),
        .Q(\pixelMix_value_V_1_1_fu_92_reg_n_4_[10] ),
        .R(1'b0));
  FDRE \pixelMix_value_V_1_1_fu_92_reg[11] 
       (.C(ap_clk),
        .CE(pixelMix_value_V_0_1_fu_880),
        .D(mul_41ns_43ns_57_1_1_U57_n_9),
        .Q(\pixelMix_value_V_1_1_fu_92_reg_n_4_[11] ),
        .R(1'b0));
  FDRE \pixelMix_value_V_1_1_fu_92_reg[12] 
       (.C(ap_clk),
        .CE(pixelMix_value_V_0_1_fu_880),
        .D(mul_41ns_43ns_57_1_1_U57_n_8),
        .Q(\pixelMix_value_V_1_1_fu_92_reg_n_4_[12] ),
        .R(1'b0));
  FDRE \pixelMix_value_V_1_1_fu_92_reg[13] 
       (.C(ap_clk),
        .CE(pixelMix_value_V_0_1_fu_880),
        .D(mul_41ns_43ns_57_1_1_U57_n_7),
        .Q(\pixelMix_value_V_1_1_fu_92_reg_n_4_[13] ),
        .R(1'b0));
  FDRE \pixelMix_value_V_1_1_fu_92_reg[14] 
       (.C(ap_clk),
        .CE(pixelMix_value_V_0_1_fu_880),
        .D(mul_41ns_43ns_57_1_1_U57_n_6),
        .Q(\pixelMix_value_V_1_1_fu_92_reg_n_4_[14] ),
        .R(1'b0));
  FDRE \pixelMix_value_V_1_1_fu_92_reg[15] 
       (.C(ap_clk),
        .CE(pixelMix_value_V_0_1_fu_880),
        .D(mul_41ns_43ns_57_1_1_U57_n_5),
        .Q(\pixelMix_value_V_1_1_fu_92_reg_n_4_[15] ),
        .R(1'b0));
  FDRE \pixelMix_value_V_1_1_fu_92_reg[16] 
       (.C(ap_clk),
        .CE(pixelMix_value_V_0_1_fu_880),
        .D(mul_41ns_43ns_57_1_1_U57_n_4),
        .Q(\pixelMix_value_V_1_1_fu_92_reg_n_4_[16] ),
        .R(1'b0));
  FDRE \pixelMix_value_V_1_1_fu_92_reg[16]__0 
       (.C(ap_clk),
        .CE(pixelMix_value_V_0_1_fu_880),
        .D(mul_41ns_43ns_57_1_1_U57_n_69),
        .Q(\pixelMix_value_V_1_1_fu_92_reg[16]__0_n_4 ),
        .R(1'b0));
  FDRE \pixelMix_value_V_1_1_fu_92_reg[1] 
       (.C(ap_clk),
        .CE(pixelMix_value_V_0_1_fu_880),
        .D(mul_41ns_43ns_57_1_1_U57_n_19),
        .Q(\pixelMix_value_V_1_1_fu_92_reg_n_4_[1] ),
        .R(1'b0));
  FDRE \pixelMix_value_V_1_1_fu_92_reg[2] 
       (.C(ap_clk),
        .CE(pixelMix_value_V_0_1_fu_880),
        .D(mul_41ns_43ns_57_1_1_U57_n_18),
        .Q(\pixelMix_value_V_1_1_fu_92_reg_n_4_[2] ),
        .R(1'b0));
  FDRE \pixelMix_value_V_1_1_fu_92_reg[3] 
       (.C(ap_clk),
        .CE(pixelMix_value_V_0_1_fu_880),
        .D(mul_41ns_43ns_57_1_1_U57_n_17),
        .Q(\pixelMix_value_V_1_1_fu_92_reg_n_4_[3] ),
        .R(1'b0));
  FDRE \pixelMix_value_V_1_1_fu_92_reg[4] 
       (.C(ap_clk),
        .CE(pixelMix_value_V_0_1_fu_880),
        .D(mul_41ns_43ns_57_1_1_U57_n_16),
        .Q(\pixelMix_value_V_1_1_fu_92_reg_n_4_[4] ),
        .R(1'b0));
  FDRE \pixelMix_value_V_1_1_fu_92_reg[5] 
       (.C(ap_clk),
        .CE(pixelMix_value_V_0_1_fu_880),
        .D(mul_41ns_43ns_57_1_1_U57_n_15),
        .Q(\pixelMix_value_V_1_1_fu_92_reg_n_4_[5] ),
        .R(1'b0));
  FDRE \pixelMix_value_V_1_1_fu_92_reg[6] 
       (.C(ap_clk),
        .CE(pixelMix_value_V_0_1_fu_880),
        .D(mul_41ns_43ns_57_1_1_U57_n_14),
        .Q(\pixelMix_value_V_1_1_fu_92_reg_n_4_[6] ),
        .R(1'b0));
  FDRE \pixelMix_value_V_1_1_fu_92_reg[7] 
       (.C(ap_clk),
        .CE(pixelMix_value_V_0_1_fu_880),
        .D(mul_41ns_43ns_57_1_1_U57_n_13),
        .Q(\pixelMix_value_V_1_1_fu_92_reg_n_4_[7] ),
        .R(1'b0));
  FDRE \pixelMix_value_V_1_1_fu_92_reg[8] 
       (.C(ap_clk),
        .CE(pixelMix_value_V_0_1_fu_880),
        .D(mul_41ns_43ns_57_1_1_U57_n_12),
        .Q(\pixelMix_value_V_1_1_fu_92_reg_n_4_[8] ),
        .R(1'b0));
  FDRE \pixelMix_value_V_1_1_fu_92_reg[9] 
       (.C(ap_clk),
        .CE(pixelMix_value_V_0_1_fu_880),
        .D(mul_41ns_43ns_57_1_1_U57_n_11),
        .Q(\pixelMix_value_V_1_1_fu_92_reg_n_4_[9] ),
        .R(1'b0));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    pixelMix_value_V_1_1_fu_92_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_pixelMix_value_V_1_1_fu_92_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,add_ln1350_1_fu_500_p2[33:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_pixelMix_value_V_1_1_fu_92_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_pixelMix_value_V_1_1_fu_92_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_pixelMix_value_V_1_1_fu_92_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(add_ln1350_1_reg_7140),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(pixelMix_value_V_0_1_fu_880),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_pixelMix_value_V_1_1_fu_92_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_pixelMix_value_V_1_1_fu_92_reg__0_OVERFLOW_UNCONNECTED),
        .P({pixelMix_value_V_1_1_fu_92_reg__0_n_62,pixelMix_value_V_1_1_fu_92_reg__0_n_63,pixelMix_value_V_1_1_fu_92_reg__0_n_64,pixelMix_value_V_1_1_fu_92_reg__0_n_65,pixelMix_value_V_1_1_fu_92_reg__0_n_66,pixelMix_value_V_1_1_fu_92_reg__0_n_67,pixelMix_value_V_1_1_fu_92_reg__0_n_68,pixelMix_value_V_1_1_fu_92_reg__0_n_69,pixelMix_value_V_1_1_fu_92_reg__0_n_70,pixelMix_value_V_1_1_fu_92_reg__0_n_71,pixelMix_value_V_1_1_fu_92_reg__0_n_72,pixelMix_value_V_1_1_fu_92_reg__0_n_73,pixelMix_value_V_1_1_fu_92_reg__0_n_74,pixelMix_value_V_1_1_fu_92_reg__0_n_75,pixelMix_value_V_1_1_fu_92_reg__0_n_76,pixelMix_value_V_1_1_fu_92_reg__0_n_77,pixelMix_value_V_1_1_fu_92_reg__0_n_78,pixelMix_value_V_1_1_fu_92_reg__0_n_79,pixelMix_value_V_1_1_fu_92_reg__0_n_80,pixelMix_value_V_1_1_fu_92_reg__0_n_81,pixelMix_value_V_1_1_fu_92_reg__0_n_82,pixelMix_value_V_1_1_fu_92_reg__0_n_83,pixelMix_value_V_1_1_fu_92_reg__0_n_84,pixelMix_value_V_1_1_fu_92_reg__0_n_85,pixelMix_value_V_1_1_fu_92_reg__0_n_86,pixelMix_value_V_1_1_fu_92_reg__0_n_87,pixelMix_value_V_1_1_fu_92_reg__0_n_88,pixelMix_value_V_1_1_fu_92_reg__0_n_89,pixelMix_value_V_1_1_fu_92_reg__0_n_90,pixelMix_value_V_1_1_fu_92_reg__0_n_91,pixelMix_value_V_1_1_fu_92_reg__0_n_92,pixelMix_value_V_1_1_fu_92_reg__0_n_93,pixelMix_value_V_1_1_fu_92_reg__0_n_94,pixelMix_value_V_1_1_fu_92_reg__0_n_95,pixelMix_value_V_1_1_fu_92_reg__0_n_96,pixelMix_value_V_1_1_fu_92_reg__0_n_97,pixelMix_value_V_1_1_fu_92_reg__0_n_98,pixelMix_value_V_1_1_fu_92_reg__0_n_99,pixelMix_value_V_1_1_fu_92_reg__0_n_100,pixelMix_value_V_1_1_fu_92_reg__0_n_101,pixelMix_value_V_1_1_fu_92_reg__0_n_102,pixelMix_value_V_1_1_fu_92_reg__0_n_103,pixelMix_value_V_1_1_fu_92_reg__0_n_104,pixelMix_value_V_1_1_fu_92_reg__0_n_105,pixelMix_value_V_1_1_fu_92_reg__0_n_106,pixelMix_value_V_1_1_fu_92_reg__0_n_107,pixelMix_value_V_1_1_fu_92_reg__0_n_108,pixelMix_value_V_1_1_fu_92_reg__0_n_109}),
        .PATTERNBDETECT(NLW_pixelMix_value_V_1_1_fu_92_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_pixelMix_value_V_1_1_fu_92_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({mul_41ns_43ns_57_1_1_U57_n_21,mul_41ns_43ns_57_1_1_U57_n_22,mul_41ns_43ns_57_1_1_U57_n_23,mul_41ns_43ns_57_1_1_U57_n_24,mul_41ns_43ns_57_1_1_U57_n_25,mul_41ns_43ns_57_1_1_U57_n_26,mul_41ns_43ns_57_1_1_U57_n_27,mul_41ns_43ns_57_1_1_U57_n_28,mul_41ns_43ns_57_1_1_U57_n_29,mul_41ns_43ns_57_1_1_U57_n_30,mul_41ns_43ns_57_1_1_U57_n_31,mul_41ns_43ns_57_1_1_U57_n_32,mul_41ns_43ns_57_1_1_U57_n_33,mul_41ns_43ns_57_1_1_U57_n_34,mul_41ns_43ns_57_1_1_U57_n_35,mul_41ns_43ns_57_1_1_U57_n_36,mul_41ns_43ns_57_1_1_U57_n_37,mul_41ns_43ns_57_1_1_U57_n_38,mul_41ns_43ns_57_1_1_U57_n_39,mul_41ns_43ns_57_1_1_U57_n_40,mul_41ns_43ns_57_1_1_U57_n_41,mul_41ns_43ns_57_1_1_U57_n_42,mul_41ns_43ns_57_1_1_U57_n_43,mul_41ns_43ns_57_1_1_U57_n_44,mul_41ns_43ns_57_1_1_U57_n_45,mul_41ns_43ns_57_1_1_U57_n_46,mul_41ns_43ns_57_1_1_U57_n_47,mul_41ns_43ns_57_1_1_U57_n_48,mul_41ns_43ns_57_1_1_U57_n_49,mul_41ns_43ns_57_1_1_U57_n_50,mul_41ns_43ns_57_1_1_U57_n_51,mul_41ns_43ns_57_1_1_U57_n_52,mul_41ns_43ns_57_1_1_U57_n_53,mul_41ns_43ns_57_1_1_U57_n_54,mul_41ns_43ns_57_1_1_U57_n_55,mul_41ns_43ns_57_1_1_U57_n_56,mul_41ns_43ns_57_1_1_U57_n_57,mul_41ns_43ns_57_1_1_U57_n_58,mul_41ns_43ns_57_1_1_U57_n_59,mul_41ns_43ns_57_1_1_U57_n_60,mul_41ns_43ns_57_1_1_U57_n_61,mul_41ns_43ns_57_1_1_U57_n_62,mul_41ns_43ns_57_1_1_U57_n_63,mul_41ns_43ns_57_1_1_U57_n_64,mul_41ns_43ns_57_1_1_U57_n_65,mul_41ns_43ns_57_1_1_U57_n_66,mul_41ns_43ns_57_1_1_U57_n_67,mul_41ns_43ns_57_1_1_U57_n_68}),
        .PCOUT(NLW_pixelMix_value_V_1_1_fu_92_reg__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_pixelMix_value_V_1_1_fu_92_reg__0_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_pixelMix_value_V_1_1_fu_92_reg__0_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x26 5}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    pixelMix_value_V_1_1_fu_92_reg__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_pixelMix_value_V_1_1_fu_92_reg__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,add_ln1350_1_fu_500_p2[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_pixelMix_value_V_1_1_fu_92_reg__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_pixelMix_value_V_1_1_fu_92_reg__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_pixelMix_value_V_1_1_fu_92_reg__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(add_ln1350_1_reg_7140),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(pixelMix_value_V_0_1_fu_880),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_pixelMix_value_V_1_1_fu_92_reg__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_pixelMix_value_V_1_1_fu_92_reg__1_OVERFLOW_UNCONNECTED),
        .P({pixelMix_value_V_1_1_fu_92_reg__1_n_62,pixelMix_value_V_1_1_fu_92_reg__1_n_63,pixelMix_value_V_1_1_fu_92_reg__1_n_64,pixelMix_value_V_1_1_fu_92_reg__1_n_65,pixelMix_value_V_1_1_fu_92_reg__1_n_66,pixelMix_value_V_1_1_fu_92_reg__1_n_67,pixelMix_value_V_1_1_fu_92_reg__1_n_68,pixelMix_value_V_1_1_fu_92_reg__1_n_69,pixelMix_value_V_1_1_fu_92_reg__1_n_70,pixelMix_value_V_1_1_fu_92_reg__1_n_71,pixelMix_value_V_1_1_fu_92_reg__1_n_72,pixelMix_value_V_1_1_fu_92_reg__1_n_73,pixelMix_value_V_1_1_fu_92_reg__1_n_74,pixelMix_value_V_1_1_fu_92_reg__1_n_75,pixelMix_value_V_1_1_fu_92_reg__1_n_76,pixelMix_value_V_1_1_fu_92_reg__1_n_77,pixelMix_value_V_1_1_fu_92_reg__1_n_78,pixelMix_value_V_1_1_fu_92_reg__1_n_79,pixelMix_value_V_1_1_fu_92_reg__1_n_80,pixelMix_value_V_1_1_fu_92_reg__1_n_81,pixelMix_value_V_1_1_fu_92_reg__1_n_82,pixelMix_value_V_1_1_fu_92_reg__1_n_83,pixelMix_value_V_1_1_fu_92_reg__1_n_84,pixelMix_value_V_1_1_fu_92_reg__1_n_85,pixelMix_value_V_1_1_fu_92_reg__1_n_86,pixelMix_value_V_1_1_fu_92_reg__1_n_87,pixelMix_value_V_1_1_fu_92_reg__1_n_88,pixelMix_value_V_1_1_fu_92_reg__1_n_89,pixelMix_value_V_1_1_fu_92_reg__1_n_90,pixelMix_value_V_1_1_fu_92_reg__1_n_91,pixelMix_value_V_1_1_fu_92_reg__1_n_92,pixelMix_value_V_1_1_fu_92_reg__1_n_93,pixelMix_value_V_1_1_fu_92_reg__1_n_94,pixelMix_value_V_1_1_fu_92_reg__1_n_95,pixelMix_value_V_1_1_fu_92_reg__1_n_96,pixelMix_value_V_1_1_fu_92_reg__1_n_97,pixelMix_value_V_1_1_fu_92_reg__1_n_98,pixelMix_value_V_1_1_fu_92_reg__1_n_99,pixelMix_value_V_1_1_fu_92_reg__1_n_100,pixelMix_value_V_1_1_fu_92_reg__1_n_101,pixelMix_value_V_1_1_fu_92_reg__1_n_102,pixelMix_value_V_1_1_fu_92_reg__1_n_103,pixelMix_value_V_1_1_fu_92_reg__1_n_104,pixelMix_value_V_1_1_fu_92_reg__1_n_105,pixelMix_value_V_1_1_fu_92_reg__1_n_106,pixelMix_value_V_1_1_fu_92_reg__1_n_107,pixelMix_value_V_1_1_fu_92_reg__1_n_108,pixelMix_value_V_1_1_fu_92_reg__1_n_109}),
        .PATTERNBDETECT(NLW_pixelMix_value_V_1_1_fu_92_reg__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_pixelMix_value_V_1_1_fu_92_reg__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({mul_41ns_43ns_57_1_1_U57_n_70,mul_41ns_43ns_57_1_1_U57_n_71,mul_41ns_43ns_57_1_1_U57_n_72,mul_41ns_43ns_57_1_1_U57_n_73,mul_41ns_43ns_57_1_1_U57_n_74,mul_41ns_43ns_57_1_1_U57_n_75,mul_41ns_43ns_57_1_1_U57_n_76,mul_41ns_43ns_57_1_1_U57_n_77,mul_41ns_43ns_57_1_1_U57_n_78,mul_41ns_43ns_57_1_1_U57_n_79,mul_41ns_43ns_57_1_1_U57_n_80,mul_41ns_43ns_57_1_1_U57_n_81,mul_41ns_43ns_57_1_1_U57_n_82,mul_41ns_43ns_57_1_1_U57_n_83,mul_41ns_43ns_57_1_1_U57_n_84,mul_41ns_43ns_57_1_1_U57_n_85,mul_41ns_43ns_57_1_1_U57_n_86,mul_41ns_43ns_57_1_1_U57_n_87,mul_41ns_43ns_57_1_1_U57_n_88,mul_41ns_43ns_57_1_1_U57_n_89,mul_41ns_43ns_57_1_1_U57_n_90,mul_41ns_43ns_57_1_1_U57_n_91,mul_41ns_43ns_57_1_1_U57_n_92,mul_41ns_43ns_57_1_1_U57_n_93,mul_41ns_43ns_57_1_1_U57_n_94,mul_41ns_43ns_57_1_1_U57_n_95,mul_41ns_43ns_57_1_1_U57_n_96,mul_41ns_43ns_57_1_1_U57_n_97,mul_41ns_43ns_57_1_1_U57_n_98,mul_41ns_43ns_57_1_1_U57_n_99,mul_41ns_43ns_57_1_1_U57_n_100,mul_41ns_43ns_57_1_1_U57_n_101,mul_41ns_43ns_57_1_1_U57_n_102,mul_41ns_43ns_57_1_1_U57_n_103,mul_41ns_43ns_57_1_1_U57_n_104,mul_41ns_43ns_57_1_1_U57_n_105,mul_41ns_43ns_57_1_1_U57_n_106,mul_41ns_43ns_57_1_1_U57_n_107,mul_41ns_43ns_57_1_1_U57_n_108,mul_41ns_43ns_57_1_1_U57_n_109,mul_41ns_43ns_57_1_1_U57_n_110,mul_41ns_43ns_57_1_1_U57_n_111,mul_41ns_43ns_57_1_1_U57_n_112,mul_41ns_43ns_57_1_1_U57_n_113,mul_41ns_43ns_57_1_1_U57_n_114,mul_41ns_43ns_57_1_1_U57_n_115,mul_41ns_43ns_57_1_1_U57_n_116,mul_41ns_43ns_57_1_1_U57_n_117}),
        .PCOUT(NLW_pixelMix_value_V_1_1_fu_92_reg__1_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_pixelMix_value_V_1_1_fu_92_reg__1_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_pixelMix_value_V_1_1_fu_92_reg__1_XOROUT_UNCONNECTED[7:0]));
  CARRY8 pixelMix_value_V_1_1_fu_92_reg_i_1
       (.CI(pixelMix_value_V_1_1_fu_92_reg_i_2_n_4),
        .CI_TOP(1'b0),
        .CO({NLW_pixelMix_value_V_1_1_fu_92_reg_i_1_CO_UNCONNECTED[7:1],add_ln1350_1_fu_500_p2[40]}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_pixelMix_value_V_1_1_fu_92_reg_i_1_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}));
  LUT2 #(
    .INIT(4'h6)) 
    pixelMix_value_V_1_1_fu_92_reg_i_10
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_2 [32]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_1 [32]),
        .O(pixelMix_value_V_1_1_fu_92_reg_i_10_n_4));
  CARRY8 pixelMix_value_V_1_1_fu_92_reg_i_2
       (.CI(p_i_1__0__0_n_4),
        .CI_TOP(1'b0),
        .CO({pixelMix_value_V_1_1_fu_92_reg_i_2_n_4,pixelMix_value_V_1_1_fu_92_reg_i_2_n_5,pixelMix_value_V_1_1_fu_92_reg_i_2_n_6,pixelMix_value_V_1_1_fu_92_reg_i_2_n_7,pixelMix_value_V_1_1_fu_92_reg_i_2_n_8,pixelMix_value_V_1_1_fu_92_reg_i_2_n_9,pixelMix_value_V_1_1_fu_92_reg_i_2_n_10,pixelMix_value_V_1_1_fu_92_reg_i_2_n_11}),
        .DI(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_2 [39:32]),
        .O(add_ln1350_1_fu_500_p2[39:32]),
        .S({pixelMix_value_V_1_1_fu_92_reg_i_3_n_4,pixelMix_value_V_1_1_fu_92_reg_i_4_n_4,pixelMix_value_V_1_1_fu_92_reg_i_5_n_4,pixelMix_value_V_1_1_fu_92_reg_i_6_n_4,pixelMix_value_V_1_1_fu_92_reg_i_7_n_4,pixelMix_value_V_1_1_fu_92_reg_i_8_n_4,pixelMix_value_V_1_1_fu_92_reg_i_9_n_4,pixelMix_value_V_1_1_fu_92_reg_i_10_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    pixelMix_value_V_1_1_fu_92_reg_i_3
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_2 [39]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_1 [39]),
        .O(pixelMix_value_V_1_1_fu_92_reg_i_3_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    pixelMix_value_V_1_1_fu_92_reg_i_4
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_2 [38]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_1 [38]),
        .O(pixelMix_value_V_1_1_fu_92_reg_i_4_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    pixelMix_value_V_1_1_fu_92_reg_i_5
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_2 [37]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_1 [37]),
        .O(pixelMix_value_V_1_1_fu_92_reg_i_5_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    pixelMix_value_V_1_1_fu_92_reg_i_6
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_2 [36]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_1 [36]),
        .O(pixelMix_value_V_1_1_fu_92_reg_i_6_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    pixelMix_value_V_1_1_fu_92_reg_i_7
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_2 [35]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_1 [35]),
        .O(pixelMix_value_V_1_1_fu_92_reg_i_7_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    pixelMix_value_V_1_1_fu_92_reg_i_8
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_2 [34]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_1 [34]),
        .O(pixelMix_value_V_1_1_fu_92_reg_i_8_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    pixelMix_value_V_1_1_fu_92_reg_i_9
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_2 [33]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_1 [33]),
        .O(pixelMix_value_V_1_1_fu_92_reg_i_9_n_4));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    pixelMix_value_V_2_1_fu_96_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_pixelMix_value_V_2_1_fu_96_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,add_ln1350_2_fu_532_p2[40:34]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_pixelMix_value_V_2_1_fu_96_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_pixelMix_value_V_2_1_fu_96_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_pixelMix_value_V_2_1_fu_96_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(add_ln1350_1_reg_7140),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(pixelMix_value_V_0_1_fu_880),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_pixelMix_value_V_2_1_fu_96_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_pixelMix_value_V_2_1_fu_96_reg_OVERFLOW_UNCONNECTED),
        .P({pixelMix_value_V_2_1_fu_96_reg_n_62,pixelMix_value_V_2_1_fu_96_reg_n_63,pixelMix_value_V_2_1_fu_96_reg_n_64,pixelMix_value_V_2_1_fu_96_reg_n_65,pixelMix_value_V_2_1_fu_96_reg_n_66,pixelMix_value_V_2_1_fu_96_reg_n_67,pixelMix_value_V_2_1_fu_96_reg_n_68,pixelMix_value_V_2_1_fu_96_reg_n_69,pixelMix_value_V_2_1_fu_96_reg_n_70,pixelMix_value_V_2_1_fu_96_reg_n_71,pixelMix_value_V_2_1_fu_96_reg_n_72,pixelMix_value_V_2_1_fu_96_reg_n_73,pixelMix_value_V_2_1_fu_96_reg_n_74,pixelMix_value_V_2_1_fu_96_reg_n_75,pixelMix_value_V_2_1_fu_96_reg_n_76,pixelMix_value_V_2_1_fu_96_reg_n_77,pixelMix_value_V_2_1_fu_96_reg_n_78,pixelMix_value_V_2_1_fu_96_reg_n_79,pixelMix_value_V_2_1_fu_96_reg_n_80,pixelMix_value_V_2_1_fu_96_reg_n_81,pixelMix_value_V_2_1_fu_96_reg_n_82,pixelMix_value_V_2_1_fu_96_reg_n_83,pixelMix_value_V_2_1_fu_96_reg_n_84,pixelMix_value_V_2_1_fu_96_reg_n_85,pixelMix_value_V_2_1_fu_96_reg_n_86,pixelMix_value_V_2_1_fu_96_reg_n_87,pixelMix_value_V_2_1_fu_96_reg_n_88,pixelMix_value_V_2_1_fu_96_reg_n_89,pixelMix_value_V_2_1_fu_96_reg_n_90,pixelMix_value_V_2_1_fu_96_reg_n_91,pixelMix_value_V_2_1_fu_96_reg_n_92,pixelMix_value_V_2_1_fu_96_reg_n_93,pixelMix_value_V_2_1_fu_96_reg_n_94,pixelMix_value_V_2_1_fu_96_reg_n_95,pixelMix_value_V_2_1_fu_96_reg_n_96,pixelMix_value_V_2_1_fu_96_reg_n_97,pixelMix_value_V_2_1_fu_96_reg_n_98,pixelMix_value_V_2_1_fu_96_reg_n_99,pixelMix_value_V_2_1_fu_96_reg_n_100,pixelMix_value_V_2_1_fu_96_reg_n_101,pixelMix_value_V_2_1_fu_96_reg_n_102,pixelMix_value_V_2_1_fu_96_reg_n_103,pixelMix_value_V_2_1_fu_96_reg_n_104,pixelMix_value_V_2_1_fu_96_reg_n_105,pixelMix_value_V_2_1_fu_96_reg_n_106,pixelMix_value_V_2_1_fu_96_reg_n_107,pixelMix_value_V_2_1_fu_96_reg_n_108,pixelMix_value_V_2_1_fu_96_reg_n_109}),
        .PATTERNBDETECT(NLW_pixelMix_value_V_2_1_fu_96_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_pixelMix_value_V_2_1_fu_96_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_pixelMix_value_V_2_1_fu_96_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_pixelMix_value_V_2_1_fu_96_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_pixelMix_value_V_2_1_fu_96_reg_XOROUT_UNCONNECTED[7:0]));
  FDRE \pixelMix_value_V_2_1_fu_96_reg[0] 
       (.C(ap_clk),
        .CE(pixelMix_value_V_0_1_fu_880),
        .D(mul_41ns_43ns_57_1_1_U58_n_20),
        .Q(\pixelMix_value_V_2_1_fu_96_reg_n_4_[0] ),
        .R(1'b0));
  FDRE \pixelMix_value_V_2_1_fu_96_reg[10] 
       (.C(ap_clk),
        .CE(pixelMix_value_V_0_1_fu_880),
        .D(mul_41ns_43ns_57_1_1_U58_n_10),
        .Q(\pixelMix_value_V_2_1_fu_96_reg_n_4_[10] ),
        .R(1'b0));
  FDRE \pixelMix_value_V_2_1_fu_96_reg[11] 
       (.C(ap_clk),
        .CE(pixelMix_value_V_0_1_fu_880),
        .D(mul_41ns_43ns_57_1_1_U58_n_9),
        .Q(\pixelMix_value_V_2_1_fu_96_reg_n_4_[11] ),
        .R(1'b0));
  FDRE \pixelMix_value_V_2_1_fu_96_reg[12] 
       (.C(ap_clk),
        .CE(pixelMix_value_V_0_1_fu_880),
        .D(mul_41ns_43ns_57_1_1_U58_n_8),
        .Q(\pixelMix_value_V_2_1_fu_96_reg_n_4_[12] ),
        .R(1'b0));
  FDRE \pixelMix_value_V_2_1_fu_96_reg[13] 
       (.C(ap_clk),
        .CE(pixelMix_value_V_0_1_fu_880),
        .D(mul_41ns_43ns_57_1_1_U58_n_7),
        .Q(\pixelMix_value_V_2_1_fu_96_reg_n_4_[13] ),
        .R(1'b0));
  FDRE \pixelMix_value_V_2_1_fu_96_reg[14] 
       (.C(ap_clk),
        .CE(pixelMix_value_V_0_1_fu_880),
        .D(mul_41ns_43ns_57_1_1_U58_n_6),
        .Q(\pixelMix_value_V_2_1_fu_96_reg_n_4_[14] ),
        .R(1'b0));
  FDRE \pixelMix_value_V_2_1_fu_96_reg[15] 
       (.C(ap_clk),
        .CE(pixelMix_value_V_0_1_fu_880),
        .D(mul_41ns_43ns_57_1_1_U58_n_5),
        .Q(\pixelMix_value_V_2_1_fu_96_reg_n_4_[15] ),
        .R(1'b0));
  FDRE \pixelMix_value_V_2_1_fu_96_reg[16] 
       (.C(ap_clk),
        .CE(pixelMix_value_V_0_1_fu_880),
        .D(mul_41ns_43ns_57_1_1_U58_n_4),
        .Q(\pixelMix_value_V_2_1_fu_96_reg_n_4_[16] ),
        .R(1'b0));
  FDRE \pixelMix_value_V_2_1_fu_96_reg[16]__0 
       (.C(ap_clk),
        .CE(pixelMix_value_V_0_1_fu_880),
        .D(mul_41ns_43ns_57_1_1_U58_n_70),
        .Q(\pixelMix_value_V_2_1_fu_96_reg[16]__0_n_4 ),
        .R(1'b0));
  FDRE \pixelMix_value_V_2_1_fu_96_reg[1] 
       (.C(ap_clk),
        .CE(pixelMix_value_V_0_1_fu_880),
        .D(mul_41ns_43ns_57_1_1_U58_n_19),
        .Q(\pixelMix_value_V_2_1_fu_96_reg_n_4_[1] ),
        .R(1'b0));
  FDRE \pixelMix_value_V_2_1_fu_96_reg[2] 
       (.C(ap_clk),
        .CE(pixelMix_value_V_0_1_fu_880),
        .D(mul_41ns_43ns_57_1_1_U58_n_18),
        .Q(\pixelMix_value_V_2_1_fu_96_reg_n_4_[2] ),
        .R(1'b0));
  FDRE \pixelMix_value_V_2_1_fu_96_reg[3] 
       (.C(ap_clk),
        .CE(pixelMix_value_V_0_1_fu_880),
        .D(mul_41ns_43ns_57_1_1_U58_n_17),
        .Q(\pixelMix_value_V_2_1_fu_96_reg_n_4_[3] ),
        .R(1'b0));
  FDRE \pixelMix_value_V_2_1_fu_96_reg[4] 
       (.C(ap_clk),
        .CE(pixelMix_value_V_0_1_fu_880),
        .D(mul_41ns_43ns_57_1_1_U58_n_16),
        .Q(\pixelMix_value_V_2_1_fu_96_reg_n_4_[4] ),
        .R(1'b0));
  FDRE \pixelMix_value_V_2_1_fu_96_reg[5] 
       (.C(ap_clk),
        .CE(pixelMix_value_V_0_1_fu_880),
        .D(mul_41ns_43ns_57_1_1_U58_n_15),
        .Q(\pixelMix_value_V_2_1_fu_96_reg_n_4_[5] ),
        .R(1'b0));
  FDRE \pixelMix_value_V_2_1_fu_96_reg[6] 
       (.C(ap_clk),
        .CE(pixelMix_value_V_0_1_fu_880),
        .D(mul_41ns_43ns_57_1_1_U58_n_14),
        .Q(\pixelMix_value_V_2_1_fu_96_reg_n_4_[6] ),
        .R(1'b0));
  FDRE \pixelMix_value_V_2_1_fu_96_reg[7] 
       (.C(ap_clk),
        .CE(pixelMix_value_V_0_1_fu_880),
        .D(mul_41ns_43ns_57_1_1_U58_n_13),
        .Q(\pixelMix_value_V_2_1_fu_96_reg_n_4_[7] ),
        .R(1'b0));
  FDRE \pixelMix_value_V_2_1_fu_96_reg[8] 
       (.C(ap_clk),
        .CE(pixelMix_value_V_0_1_fu_880),
        .D(mul_41ns_43ns_57_1_1_U58_n_12),
        .Q(\pixelMix_value_V_2_1_fu_96_reg_n_4_[8] ),
        .R(1'b0));
  FDRE \pixelMix_value_V_2_1_fu_96_reg[9] 
       (.C(ap_clk),
        .CE(pixelMix_value_V_0_1_fu_880),
        .D(mul_41ns_43ns_57_1_1_U58_n_11),
        .Q(\pixelMix_value_V_2_1_fu_96_reg_n_4_[9] ),
        .R(1'b0));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    pixelMix_value_V_2_1_fu_96_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_pixelMix_value_V_2_1_fu_96_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,add_ln1350_2_fu_532_p2[33:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_pixelMix_value_V_2_1_fu_96_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_pixelMix_value_V_2_1_fu_96_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_pixelMix_value_V_2_1_fu_96_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(add_ln1350_1_reg_7140),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(pixelMix_value_V_0_1_fu_880),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_pixelMix_value_V_2_1_fu_96_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_pixelMix_value_V_2_1_fu_96_reg__0_OVERFLOW_UNCONNECTED),
        .P({pixelMix_value_V_2_1_fu_96_reg__0_n_62,pixelMix_value_V_2_1_fu_96_reg__0_n_63,pixelMix_value_V_2_1_fu_96_reg__0_n_64,pixelMix_value_V_2_1_fu_96_reg__0_n_65,pixelMix_value_V_2_1_fu_96_reg__0_n_66,pixelMix_value_V_2_1_fu_96_reg__0_n_67,pixelMix_value_V_2_1_fu_96_reg__0_n_68,pixelMix_value_V_2_1_fu_96_reg__0_n_69,pixelMix_value_V_2_1_fu_96_reg__0_n_70,pixelMix_value_V_2_1_fu_96_reg__0_n_71,pixelMix_value_V_2_1_fu_96_reg__0_n_72,pixelMix_value_V_2_1_fu_96_reg__0_n_73,pixelMix_value_V_2_1_fu_96_reg__0_n_74,pixelMix_value_V_2_1_fu_96_reg__0_n_75,pixelMix_value_V_2_1_fu_96_reg__0_n_76,pixelMix_value_V_2_1_fu_96_reg__0_n_77,pixelMix_value_V_2_1_fu_96_reg__0_n_78,pixelMix_value_V_2_1_fu_96_reg__0_n_79,pixelMix_value_V_2_1_fu_96_reg__0_n_80,pixelMix_value_V_2_1_fu_96_reg__0_n_81,pixelMix_value_V_2_1_fu_96_reg__0_n_82,pixelMix_value_V_2_1_fu_96_reg__0_n_83,pixelMix_value_V_2_1_fu_96_reg__0_n_84,pixelMix_value_V_2_1_fu_96_reg__0_n_85,pixelMix_value_V_2_1_fu_96_reg__0_n_86,pixelMix_value_V_2_1_fu_96_reg__0_n_87,pixelMix_value_V_2_1_fu_96_reg__0_n_88,pixelMix_value_V_2_1_fu_96_reg__0_n_89,pixelMix_value_V_2_1_fu_96_reg__0_n_90,pixelMix_value_V_2_1_fu_96_reg__0_n_91,pixelMix_value_V_2_1_fu_96_reg__0_n_92,pixelMix_value_V_2_1_fu_96_reg__0_n_93,pixelMix_value_V_2_1_fu_96_reg__0_n_94,pixelMix_value_V_2_1_fu_96_reg__0_n_95,pixelMix_value_V_2_1_fu_96_reg__0_n_96,pixelMix_value_V_2_1_fu_96_reg__0_n_97,pixelMix_value_V_2_1_fu_96_reg__0_n_98,pixelMix_value_V_2_1_fu_96_reg__0_n_99,pixelMix_value_V_2_1_fu_96_reg__0_n_100,pixelMix_value_V_2_1_fu_96_reg__0_n_101,pixelMix_value_V_2_1_fu_96_reg__0_n_102,pixelMix_value_V_2_1_fu_96_reg__0_n_103,pixelMix_value_V_2_1_fu_96_reg__0_n_104,pixelMix_value_V_2_1_fu_96_reg__0_n_105,pixelMix_value_V_2_1_fu_96_reg__0_n_106,pixelMix_value_V_2_1_fu_96_reg__0_n_107,pixelMix_value_V_2_1_fu_96_reg__0_n_108,pixelMix_value_V_2_1_fu_96_reg__0_n_109}),
        .PATTERNBDETECT(NLW_pixelMix_value_V_2_1_fu_96_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_pixelMix_value_V_2_1_fu_96_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({mul_41ns_43ns_57_1_1_U58_n_21,mul_41ns_43ns_57_1_1_U58_n_22,mul_41ns_43ns_57_1_1_U58_n_23,mul_41ns_43ns_57_1_1_U58_n_24,mul_41ns_43ns_57_1_1_U58_n_25,mul_41ns_43ns_57_1_1_U58_n_26,mul_41ns_43ns_57_1_1_U58_n_27,mul_41ns_43ns_57_1_1_U58_n_28,mul_41ns_43ns_57_1_1_U58_n_29,mul_41ns_43ns_57_1_1_U58_n_30,mul_41ns_43ns_57_1_1_U58_n_31,mul_41ns_43ns_57_1_1_U58_n_32,mul_41ns_43ns_57_1_1_U58_n_33,mul_41ns_43ns_57_1_1_U58_n_34,mul_41ns_43ns_57_1_1_U58_n_35,mul_41ns_43ns_57_1_1_U58_n_36,mul_41ns_43ns_57_1_1_U58_n_37,mul_41ns_43ns_57_1_1_U58_n_38,mul_41ns_43ns_57_1_1_U58_n_39,mul_41ns_43ns_57_1_1_U58_n_40,mul_41ns_43ns_57_1_1_U58_n_41,mul_41ns_43ns_57_1_1_U58_n_42,mul_41ns_43ns_57_1_1_U58_n_43,mul_41ns_43ns_57_1_1_U58_n_44,mul_41ns_43ns_57_1_1_U58_n_45,mul_41ns_43ns_57_1_1_U58_n_46,mul_41ns_43ns_57_1_1_U58_n_47,mul_41ns_43ns_57_1_1_U58_n_48,mul_41ns_43ns_57_1_1_U58_n_49,mul_41ns_43ns_57_1_1_U58_n_50,mul_41ns_43ns_57_1_1_U58_n_51,mul_41ns_43ns_57_1_1_U58_n_52,mul_41ns_43ns_57_1_1_U58_n_53,mul_41ns_43ns_57_1_1_U58_n_54,mul_41ns_43ns_57_1_1_U58_n_55,mul_41ns_43ns_57_1_1_U58_n_56,mul_41ns_43ns_57_1_1_U58_n_57,mul_41ns_43ns_57_1_1_U58_n_58,mul_41ns_43ns_57_1_1_U58_n_59,mul_41ns_43ns_57_1_1_U58_n_60,mul_41ns_43ns_57_1_1_U58_n_61,mul_41ns_43ns_57_1_1_U58_n_62,mul_41ns_43ns_57_1_1_U58_n_63,mul_41ns_43ns_57_1_1_U58_n_64,mul_41ns_43ns_57_1_1_U58_n_65,mul_41ns_43ns_57_1_1_U58_n_66,mul_41ns_43ns_57_1_1_U58_n_67,mul_41ns_43ns_57_1_1_U58_n_68}),
        .PCOUT(NLW_pixelMix_value_V_2_1_fu_96_reg__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_pixelMix_value_V_2_1_fu_96_reg__0_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_pixelMix_value_V_2_1_fu_96_reg__0_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x26 5}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    pixelMix_value_V_2_1_fu_96_reg__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_pixelMix_value_V_2_1_fu_96_reg__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,add_ln1350_2_fu_532_p2[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_pixelMix_value_V_2_1_fu_96_reg__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_pixelMix_value_V_2_1_fu_96_reg__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_pixelMix_value_V_2_1_fu_96_reg__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(add_ln1350_1_reg_7140),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(pixelMix_value_V_0_1_fu_880),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_pixelMix_value_V_2_1_fu_96_reg__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_pixelMix_value_V_2_1_fu_96_reg__1_OVERFLOW_UNCONNECTED),
        .P({pixelMix_value_V_2_1_fu_96_reg__1_n_62,pixelMix_value_V_2_1_fu_96_reg__1_n_63,pixelMix_value_V_2_1_fu_96_reg__1_n_64,pixelMix_value_V_2_1_fu_96_reg__1_n_65,pixelMix_value_V_2_1_fu_96_reg__1_n_66,pixelMix_value_V_2_1_fu_96_reg__1_n_67,pixelMix_value_V_2_1_fu_96_reg__1_n_68,pixelMix_value_V_2_1_fu_96_reg__1_n_69,pixelMix_value_V_2_1_fu_96_reg__1_n_70,pixelMix_value_V_2_1_fu_96_reg__1_n_71,pixelMix_value_V_2_1_fu_96_reg__1_n_72,pixelMix_value_V_2_1_fu_96_reg__1_n_73,pixelMix_value_V_2_1_fu_96_reg__1_n_74,pixelMix_value_V_2_1_fu_96_reg__1_n_75,pixelMix_value_V_2_1_fu_96_reg__1_n_76,pixelMix_value_V_2_1_fu_96_reg__1_n_77,pixelMix_value_V_2_1_fu_96_reg__1_n_78,pixelMix_value_V_2_1_fu_96_reg__1_n_79,pixelMix_value_V_2_1_fu_96_reg__1_n_80,pixelMix_value_V_2_1_fu_96_reg__1_n_81,pixelMix_value_V_2_1_fu_96_reg__1_n_82,pixelMix_value_V_2_1_fu_96_reg__1_n_83,pixelMix_value_V_2_1_fu_96_reg__1_n_84,pixelMix_value_V_2_1_fu_96_reg__1_n_85,pixelMix_value_V_2_1_fu_96_reg__1_n_86,pixelMix_value_V_2_1_fu_96_reg__1_n_87,pixelMix_value_V_2_1_fu_96_reg__1_n_88,pixelMix_value_V_2_1_fu_96_reg__1_n_89,pixelMix_value_V_2_1_fu_96_reg__1_n_90,pixelMix_value_V_2_1_fu_96_reg__1_n_91,pixelMix_value_V_2_1_fu_96_reg__1_n_92,pixelMix_value_V_2_1_fu_96_reg__1_n_93,pixelMix_value_V_2_1_fu_96_reg__1_n_94,pixelMix_value_V_2_1_fu_96_reg__1_n_95,pixelMix_value_V_2_1_fu_96_reg__1_n_96,pixelMix_value_V_2_1_fu_96_reg__1_n_97,pixelMix_value_V_2_1_fu_96_reg__1_n_98,pixelMix_value_V_2_1_fu_96_reg__1_n_99,pixelMix_value_V_2_1_fu_96_reg__1_n_100,pixelMix_value_V_2_1_fu_96_reg__1_n_101,pixelMix_value_V_2_1_fu_96_reg__1_n_102,pixelMix_value_V_2_1_fu_96_reg__1_n_103,pixelMix_value_V_2_1_fu_96_reg__1_n_104,pixelMix_value_V_2_1_fu_96_reg__1_n_105,pixelMix_value_V_2_1_fu_96_reg__1_n_106,pixelMix_value_V_2_1_fu_96_reg__1_n_107,pixelMix_value_V_2_1_fu_96_reg__1_n_108,pixelMix_value_V_2_1_fu_96_reg__1_n_109}),
        .PATTERNBDETECT(NLW_pixelMix_value_V_2_1_fu_96_reg__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_pixelMix_value_V_2_1_fu_96_reg__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({mul_41ns_43ns_57_1_1_U58_n_71,mul_41ns_43ns_57_1_1_U58_n_72,mul_41ns_43ns_57_1_1_U58_n_73,mul_41ns_43ns_57_1_1_U58_n_74,mul_41ns_43ns_57_1_1_U58_n_75,mul_41ns_43ns_57_1_1_U58_n_76,mul_41ns_43ns_57_1_1_U58_n_77,mul_41ns_43ns_57_1_1_U58_n_78,mul_41ns_43ns_57_1_1_U58_n_79,mul_41ns_43ns_57_1_1_U58_n_80,mul_41ns_43ns_57_1_1_U58_n_81,mul_41ns_43ns_57_1_1_U58_n_82,mul_41ns_43ns_57_1_1_U58_n_83,mul_41ns_43ns_57_1_1_U58_n_84,mul_41ns_43ns_57_1_1_U58_n_85,mul_41ns_43ns_57_1_1_U58_n_86,mul_41ns_43ns_57_1_1_U58_n_87,mul_41ns_43ns_57_1_1_U58_n_88,mul_41ns_43ns_57_1_1_U58_n_89,mul_41ns_43ns_57_1_1_U58_n_90,mul_41ns_43ns_57_1_1_U58_n_91,mul_41ns_43ns_57_1_1_U58_n_92,mul_41ns_43ns_57_1_1_U58_n_93,mul_41ns_43ns_57_1_1_U58_n_94,mul_41ns_43ns_57_1_1_U58_n_95,mul_41ns_43ns_57_1_1_U58_n_96,mul_41ns_43ns_57_1_1_U58_n_97,mul_41ns_43ns_57_1_1_U58_n_98,mul_41ns_43ns_57_1_1_U58_n_99,mul_41ns_43ns_57_1_1_U58_n_100,mul_41ns_43ns_57_1_1_U58_n_101,mul_41ns_43ns_57_1_1_U58_n_102,mul_41ns_43ns_57_1_1_U58_n_103,mul_41ns_43ns_57_1_1_U58_n_104,mul_41ns_43ns_57_1_1_U58_n_105,mul_41ns_43ns_57_1_1_U58_n_106,mul_41ns_43ns_57_1_1_U58_n_107,mul_41ns_43ns_57_1_1_U58_n_108,mul_41ns_43ns_57_1_1_U58_n_109,mul_41ns_43ns_57_1_1_U58_n_110,mul_41ns_43ns_57_1_1_U58_n_111,mul_41ns_43ns_57_1_1_U58_n_112,mul_41ns_43ns_57_1_1_U58_n_113,mul_41ns_43ns_57_1_1_U58_n_114,mul_41ns_43ns_57_1_1_U58_n_115,mul_41ns_43ns_57_1_1_U58_n_116,mul_41ns_43ns_57_1_1_U58_n_117,mul_41ns_43ns_57_1_1_U58_n_118}),
        .PCOUT(NLW_pixelMix_value_V_2_1_fu_96_reg__1_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_pixelMix_value_V_2_1_fu_96_reg__1_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_pixelMix_value_V_2_1_fu_96_reg__1_XOROUT_UNCONNECTED[7:0]));
  CARRY8 pixelMix_value_V_2_1_fu_96_reg_i_1
       (.CI(pixelMix_value_V_2_1_fu_96_reg_i_2_n_4),
        .CI_TOP(1'b0),
        .CO({NLW_pixelMix_value_V_2_1_fu_96_reg_i_1_CO_UNCONNECTED[7:1],add_ln1350_2_fu_532_p2[40]}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_pixelMix_value_V_2_1_fu_96_reg_i_1_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}));
  LUT2 #(
    .INIT(4'h6)) 
    pixelMix_value_V_2_1_fu_96_reg_i_10
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_4 [32]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_3 [32]),
        .O(pixelMix_value_V_2_1_fu_96_reg_i_10_n_4));
  CARRY8 pixelMix_value_V_2_1_fu_96_reg_i_2
       (.CI(p_i_1__1__0_n_4),
        .CI_TOP(1'b0),
        .CO({pixelMix_value_V_2_1_fu_96_reg_i_2_n_4,pixelMix_value_V_2_1_fu_96_reg_i_2_n_5,pixelMix_value_V_2_1_fu_96_reg_i_2_n_6,pixelMix_value_V_2_1_fu_96_reg_i_2_n_7,pixelMix_value_V_2_1_fu_96_reg_i_2_n_8,pixelMix_value_V_2_1_fu_96_reg_i_2_n_9,pixelMix_value_V_2_1_fu_96_reg_i_2_n_10,pixelMix_value_V_2_1_fu_96_reg_i_2_n_11}),
        .DI(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_4 [39:32]),
        .O(add_ln1350_2_fu_532_p2[39:32]),
        .S({pixelMix_value_V_2_1_fu_96_reg_i_3_n_4,pixelMix_value_V_2_1_fu_96_reg_i_4_n_4,pixelMix_value_V_2_1_fu_96_reg_i_5_n_4,pixelMix_value_V_2_1_fu_96_reg_i_6_n_4,pixelMix_value_V_2_1_fu_96_reg_i_7_n_4,pixelMix_value_V_2_1_fu_96_reg_i_8_n_4,pixelMix_value_V_2_1_fu_96_reg_i_9_n_4,pixelMix_value_V_2_1_fu_96_reg_i_10_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    pixelMix_value_V_2_1_fu_96_reg_i_3
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_4 [39]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_3 [39]),
        .O(pixelMix_value_V_2_1_fu_96_reg_i_3_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    pixelMix_value_V_2_1_fu_96_reg_i_4
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_4 [38]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_3 [38]),
        .O(pixelMix_value_V_2_1_fu_96_reg_i_4_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    pixelMix_value_V_2_1_fu_96_reg_i_5
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_4 [37]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_3 [37]),
        .O(pixelMix_value_V_2_1_fu_96_reg_i_5_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    pixelMix_value_V_2_1_fu_96_reg_i_6
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_4 [36]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_3 [36]),
        .O(pixelMix_value_V_2_1_fu_96_reg_i_6_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    pixelMix_value_V_2_1_fu_96_reg_i_7
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_4 [35]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_3 [35]),
        .O(pixelMix_value_V_2_1_fu_96_reg_i_7_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    pixelMix_value_V_2_1_fu_96_reg_i_8
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_4 [34]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_3 [34]),
        .O(pixelMix_value_V_2_1_fu_96_reg_i_8_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    pixelMix_value_V_2_1_fu_96_reg_i_9
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_4 [33]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_3 [33]),
        .O(pixelMix_value_V_2_1_fu_96_reg_i_9_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    \row_reg_160[0]_i_1 
       (.I0(row_reg_160_reg[0]),
        .O(\row_reg_160[0]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'h04000000)) 
    \row_reg_160[10]_i_1 
       (.I0(mul_41ns_43ns_57_1_1_U58_n_119),
        .I1(Q[1]),
        .I2(icmp_ln45_fu_290_p2),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(\col_reg_171[10]_i_6_n_4 ),
        .O(row_reg_160));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \row_reg_160[10]_i_2 
       (.I0(row_reg_160_reg[10]),
        .I1(row_reg_160_reg[8]),
        .I2(row_reg_160_reg[6]),
        .I3(\row_reg_160[10]_i_3_n_4 ),
        .I4(row_reg_160_reg[7]),
        .I5(row_reg_160_reg[9]),
        .O(zext_ln45_1_fu_322_p1[10]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \row_reg_160[10]_i_3 
       (.I0(row_reg_160_reg[5]),
        .I1(row_reg_160_reg[4]),
        .I2(row_reg_160_reg[2]),
        .I3(row_reg_160_reg[0]),
        .I4(row_reg_160_reg[1]),
        .I5(row_reg_160_reg[3]),
        .O(\row_reg_160[10]_i_3_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \row_reg_160[1]_i_1 
       (.I0(row_reg_160_reg[0]),
        .I1(row_reg_160_reg[1]),
        .O(zext_ln45_1_fu_322_p1[1]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \row_reg_160[2]_i_1 
       (.I0(row_reg_160_reg[2]),
        .I1(row_reg_160_reg[0]),
        .I2(row_reg_160_reg[1]),
        .O(zext_ln45_1_fu_322_p1[2]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \row_reg_160[3]_i_1 
       (.I0(row_reg_160_reg[3]),
        .I1(row_reg_160_reg[2]),
        .I2(row_reg_160_reg[0]),
        .I3(row_reg_160_reg[1]),
        .O(\row_reg_160[3]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \row_reg_160[4]_i_1 
       (.I0(row_reg_160_reg[4]),
        .I1(row_reg_160_reg[2]),
        .I2(row_reg_160_reg[0]),
        .I3(row_reg_160_reg[1]),
        .I4(row_reg_160_reg[3]),
        .O(zext_ln45_1_fu_322_p1[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \row_reg_160[5]_i_1 
       (.I0(row_reg_160_reg[5]),
        .I1(row_reg_160_reg[4]),
        .I2(row_reg_160_reg[2]),
        .I3(row_reg_160_reg[0]),
        .I4(row_reg_160_reg[1]),
        .I5(row_reg_160_reg[3]),
        .O(\row_reg_160[5]_i_1_n_4 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \row_reg_160[6]_i_1 
       (.I0(row_reg_160_reg[6]),
        .I1(\row_reg_160[9]_i_2_n_4 ),
        .I2(row_reg_160_reg[5]),
        .O(zext_ln45_1_fu_322_p1[6]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \row_reg_160[7]_i_1 
       (.I0(row_reg_160_reg[6]),
        .I1(\row_reg_160[9]_i_2_n_4 ),
        .I2(row_reg_160_reg[5]),
        .I3(row_reg_160_reg[7]),
        .O(\row_reg_160[7]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \row_reg_160[8]_i_1 
       (.I0(row_reg_160_reg[8]),
        .I1(row_reg_160_reg[6]),
        .I2(\row_reg_160[9]_i_2_n_4 ),
        .I3(row_reg_160_reg[5]),
        .I4(row_reg_160_reg[7]),
        .O(zext_ln45_1_fu_322_p1[8]));
  LUT6 #(
    .INIT(64'hAA6AAAAAAAAAAAAA)) 
    \row_reg_160[9]_i_1 
       (.I0(row_reg_160_reg[9]),
        .I1(row_reg_160_reg[7]),
        .I2(row_reg_160_reg[5]),
        .I3(\row_reg_160[9]_i_2_n_4 ),
        .I4(row_reg_160_reg[6]),
        .I5(row_reg_160_reg[8]),
        .O(zext_ln45_1_fu_322_p1[9]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \row_reg_160[9]_i_2 
       (.I0(row_reg_160_reg[3]),
        .I1(row_reg_160_reg[1]),
        .I2(row_reg_160_reg[0]),
        .I3(row_reg_160_reg[2]),
        .I4(row_reg_160_reg[4]),
        .O(\row_reg_160[9]_i_2_n_4 ));
  FDRE \row_reg_160_reg[0] 
       (.C(ap_clk),
        .CE(row_reg_160),
        .D(\row_reg_160[0]_i_1_n_4 ),
        .Q(row_reg_160_reg[0]),
        .R(col_reg_171));
  FDRE \row_reg_160_reg[10] 
       (.C(ap_clk),
        .CE(row_reg_160),
        .D(zext_ln45_1_fu_322_p1[10]),
        .Q(row_reg_160_reg[10]),
        .R(col_reg_171));
  FDRE \row_reg_160_reg[1] 
       (.C(ap_clk),
        .CE(row_reg_160),
        .D(zext_ln45_1_fu_322_p1[1]),
        .Q(row_reg_160_reg[1]),
        .R(col_reg_171));
  FDRE \row_reg_160_reg[2] 
       (.C(ap_clk),
        .CE(row_reg_160),
        .D(zext_ln45_1_fu_322_p1[2]),
        .Q(row_reg_160_reg[2]),
        .R(col_reg_171));
  FDRE \row_reg_160_reg[3] 
       (.C(ap_clk),
        .CE(row_reg_160),
        .D(\row_reg_160[3]_i_1_n_4 ),
        .Q(row_reg_160_reg[3]),
        .R(col_reg_171));
  FDRE \row_reg_160_reg[4] 
       (.C(ap_clk),
        .CE(row_reg_160),
        .D(zext_ln45_1_fu_322_p1[4]),
        .Q(row_reg_160_reg[4]),
        .R(col_reg_171));
  FDRE \row_reg_160_reg[5] 
       (.C(ap_clk),
        .CE(row_reg_160),
        .D(\row_reg_160[5]_i_1_n_4 ),
        .Q(row_reg_160_reg[5]),
        .R(col_reg_171));
  FDRE \row_reg_160_reg[6] 
       (.C(ap_clk),
        .CE(row_reg_160),
        .D(zext_ln45_1_fu_322_p1[6]),
        .Q(row_reg_160_reg[6]),
        .R(col_reg_171));
  FDRE \row_reg_160_reg[7] 
       (.C(ap_clk),
        .CE(row_reg_160),
        .D(\row_reg_160[7]_i_1_n_4 ),
        .Q(row_reg_160_reg[7]),
        .R(col_reg_171));
  FDRE \row_reg_160_reg[8] 
       (.C(ap_clk),
        .CE(row_reg_160),
        .D(zext_ln45_1_fu_322_p1[8]),
        .Q(row_reg_160_reg[8]),
        .R(col_reg_171));
  FDRE \row_reg_160_reg[9] 
       (.C(ap_clk),
        .CE(row_reg_160),
        .D(zext_ln45_1_fu_322_p1[9]),
        .Q(row_reg_160_reg[9]),
        .R(col_reg_171));
  LUT4 #(
    .INIT(16'h5444)) 
    start_once_reg_i_1__1
       (.I0(Q[2]),
        .I1(start_once_reg),
        .I2(start_for_Loop_loop_height_proc1921_U0_full_n),
        .I3(overlyOnMat_1080_1920_U0_ap_start),
        .O(start_once_reg_i_1__1_n_4));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1__1_n_4),
        .Q(start_once_reg),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \tmp_reg_681[0]_i_1 
       (.I0(\tmp_reg_681[0]_i_2_n_4 ),
        .I1(\tmp_reg_681[0]_i_3_n_4 ),
        .I2(\tmp_reg_681[0]_i_4_n_4 ),
        .I3(\tmp_reg_681[0]_i_5_n_4 ),
        .I4(\tmp_reg_681[0]_i_6_n_4 ),
        .I5(\tmp_reg_681[0]_i_7_n_4 ),
        .O(tmp_fu_258_p2));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_reg_681[0]_i_10 
       (.I0(add16_i_fu_208_p2[20]),
        .I1(add16_i_fu_208_p2[30]),
        .I2(add14_i_fu_202_p2[12]),
        .I3(add16_i_fu_208_p2[21]),
        .O(\tmp_reg_681[0]_i_10_n_4 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_reg_681[0]_i_11 
       (.I0(add16_i_fu_208_p2[22]),
        .I1(add16_i_fu_208_p2[31]),
        .I2(add14_i_fu_202_p2[13]),
        .I3(add14_i_fu_202_p2[24]),
        .O(\tmp_reg_681[0]_i_11_n_4 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_reg_681[0]_i_12 
       (.I0(add14_i_fu_202_p2[26]),
        .I1(add14_i_fu_202_p2[28]),
        .I2(add16_i_fu_208_p2[12]),
        .I3(add16_i_fu_208_p2[19]),
        .O(\tmp_reg_681[0]_i_12_n_4 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_reg_681[0]_i_13 
       (.I0(add16_i_fu_208_p2[27]),
        .I1(add16_i_fu_208_p2[29]),
        .I2(add16_i_fu_208_p2[11]),
        .I3(add16_i_fu_208_p2[18]),
        .O(\tmp_reg_681[0]_i_13_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \tmp_reg_681[0]_i_14 
       (.I0(add14_i_fu_202_p2[30]),
        .I1(add16_i_fu_208_p2[16]),
        .I2(add16_i_fu_208_p2[26]),
        .I3(add14_i_fu_202_p2[17]),
        .I4(add16_i_fu_208_p2[15]),
        .I5(add14_i_fu_202_p2[16]),
        .O(\tmp_reg_681[0]_i_14_n_4 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_reg_681[0]_i_15 
       (.I0(add14_i_fu_202_p2[22]),
        .I1(add14_i_fu_202_p2[29]),
        .I2(add14_i_fu_202_p2[25]),
        .I3(add16_i_fu_208_p2[13]),
        .O(\tmp_reg_681[0]_i_15_n_4 ));
  LUT6 #(
    .INIT(64'h01FFFFFFFFFFFFFF)) 
    \tmp_reg_681[0]_i_18 
       (.I0(add14_i_fu_202_p2[0]),
        .I1(add14_i_fu_202_p2[2]),
        .I2(add14_i_fu_202_p2[1]),
        .I3(add14_i_fu_202_p2[5]),
        .I4(add14_i_fu_202_p2[4]),
        .I5(add14_i_fu_202_p2[3]),
        .O(\tmp_reg_681[0]_i_18_n_4 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_reg_681[0]_i_19 
       (.I0(add14_i_fu_202_p2[8]),
        .I1(add14_i_fu_202_p2[9]),
        .I2(add14_i_fu_202_p2[6]),
        .I3(add14_i_fu_202_p2[7]),
        .O(\tmp_reg_681[0]_i_19_n_4 ));
  LUT5 #(
    .INIT(32'h0000FFFE)) 
    \tmp_reg_681[0]_i_2 
       (.I0(\tmp_reg_681[0]_i_8_n_4 ),
        .I1(add16_i_fu_208_p2[6]),
        .I2(add16_i_fu_208_p2[1]),
        .I3(add16_i_fu_208_p2[0]),
        .I4(\tmp_reg_681[0]_i_9_n_4 ),
        .O(\tmp_reg_681[0]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \tmp_reg_681[0]_i_3 
       (.I0(add14_i_fu_202_p2[27]),
        .I1(add14_i_fu_202_p2[19]),
        .I2(add16_i_fu_208_p2[17]),
        .I3(add14_i_fu_202_p2[11]),
        .I4(\tmp_reg_681[0]_i_10_n_4 ),
        .I5(\tmp_reg_681[0]_i_11_n_4 ),
        .O(\tmp_reg_681[0]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \tmp_reg_681[0]_i_4 
       (.I0(add16_i_fu_208_p2[24]),
        .I1(add14_i_fu_202_p2[23]),
        .I2(add16_i_fu_208_p2[28]),
        .I3(add14_i_fu_202_p2[21]),
        .I4(\tmp_reg_681[0]_i_12_n_4 ),
        .O(\tmp_reg_681[0]_i_4_n_4 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \tmp_reg_681[0]_i_5 
       (.I0(add16_i_fu_208_p2[25]),
        .I1(add14_i_fu_202_p2[14]),
        .I2(add16_i_fu_208_p2[23]),
        .I3(add16_i_fu_208_p2[14]),
        .I4(\tmp_reg_681[0]_i_13_n_4 ),
        .O(\tmp_reg_681[0]_i_5_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \tmp_reg_681[0]_i_6 
       (.I0(\tmp_reg_681[0]_i_14_n_4 ),
        .I1(\tmp_reg_681[0]_i_15_n_4 ),
        .I2(add14_i_fu_202_p2[15]),
        .I3(add14_i_fu_202_p2[31]),
        .I4(add14_i_fu_202_p2[18]),
        .I5(add14_i_fu_202_p2[20]),
        .O(\tmp_reg_681[0]_i_6_n_4 ));
  LUT5 #(
    .INIT(32'hFF4F4444)) 
    \tmp_reg_681[0]_i_7 
       (.I0(\tmp_reg_681_reg[0]_0 ),
        .I1(\tmp_reg_681_reg[0]_1 ),
        .I2(\tmp_reg_681[0]_i_18_n_4 ),
        .I3(\tmp_reg_681[0]_i_19_n_4 ),
        .I4(add14_i_fu_202_p2[10]),
        .O(\tmp_reg_681[0]_i_7_n_4 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_reg_681[0]_i_8 
       (.I0(add16_i_fu_208_p2[2]),
        .I1(add16_i_fu_208_p2[4]),
        .I2(add16_i_fu_208_p2[3]),
        .I3(add16_i_fu_208_p2[5]),
        .O(\tmp_reg_681[0]_i_8_n_4 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \tmp_reg_681[0]_i_9 
       (.I0(add16_i_fu_208_p2[8]),
        .I1(add16_i_fu_208_p2[9]),
        .I2(add16_i_fu_208_p2[7]),
        .I3(add16_i_fu_208_p2[10]),
        .O(\tmp_reg_681[0]_i_9_n_4 ));
  FDRE \tmp_reg_681_reg[0] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(tmp_fu_258_p2),
        .Q(tmp_reg_681),
        .R(1'b0));
  FDRE \tobool18_not_i_reg_662_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tobool18_not_i_reg_662_reg[0]_1 ),
        .Q(\tobool18_not_i_reg_662_reg[0]_0 ),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 ult25_fu_331_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({ult25_fu_331_p2_carry_n_4,ult25_fu_331_p2_carry_n_5,ult25_fu_331_p2_carry_n_6,ult25_fu_331_p2_carry_n_7,ult25_fu_331_p2_carry_n_8,ult25_fu_331_p2_carry_n_9,ult25_fu_331_p2_carry_n_10,ult25_fu_331_p2_carry_n_11}),
        .DI({ult25_fu_331_p2_carry_i_1_n_4,ult25_fu_331_p2_carry_i_2_n_4,ult25_fu_331_p2_carry_i_3_n_4,ult25_fu_331_p2_carry_i_4_n_4,ult25_fu_331_p2_carry_i_5_n_4,ult25_fu_331_p2_carry_i_6_n_4,ult25_fu_331_p2_carry_i_7_n_4,ult25_fu_331_p2_carry_i_8_n_4}),
        .O(NLW_ult25_fu_331_p2_carry_O_UNCONNECTED[7:0]),
        .S({ult25_fu_331_p2_carry_i_9_n_4,ult25_fu_331_p2_carry_i_10_n_4,ult25_fu_331_p2_carry_i_11_n_4,ult25_fu_331_p2_carry_i_12_n_4,ult25_fu_331_p2_carry_i_13_n_4,ult25_fu_331_p2_carry_i_14_n_4,ult25_fu_331_p2_carry_i_15_n_4,ult25_fu_331_p2_carry_i_16_n_4}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 ult25_fu_331_p2_carry__0
       (.CI(ult25_fu_331_p2_carry_n_4),
        .CI_TOP(1'b0),
        .CO({ult25_fu_331_p2,ult25_fu_331_p2_carry__0_n_5,ult25_fu_331_p2_carry__0_n_6,ult25_fu_331_p2_carry__0_n_7,ult25_fu_331_p2_carry__0_n_8,ult25_fu_331_p2_carry__0_n_9,ult25_fu_331_p2_carry__0_n_10,ult25_fu_331_p2_carry__0_n_11}),
        .DI({ult25_fu_331_p2_carry__0_i_1_n_4,ult25_fu_331_p2_carry__0_i_2_n_4,ult25_fu_331_p2_carry__0_i_3_n_4,ult25_fu_331_p2_carry__0_i_4_n_4,ult25_fu_331_p2_carry__0_i_5_n_4,ult25_fu_331_p2_carry__0_i_6_n_4,ult25_fu_331_p2_carry__0_i_7_n_4,ult25_fu_331_p2_carry__0_i_8_n_4}),
        .O(NLW_ult25_fu_331_p2_carry__0_O_UNCONNECTED[7:0]),
        .S({ult25_fu_331_p2_carry__0_i_9_n_4,ult25_fu_331_p2_carry__0_i_10_n_4,ult25_fu_331_p2_carry__0_i_11_n_4,ult25_fu_331_p2_carry__0_i_12_n_4,ult25_fu_331_p2_carry__0_i_13_n_4,ult25_fu_331_p2_carry__0_i_14_n_4,ult25_fu_331_p2_carry__0_i_15_n_4,ult25_fu_331_p2_carry__0_i_16_n_4}));
  LUT2 #(
    .INIT(4'hE)) 
    ult25_fu_331_p2_carry__0_i_1
       (.I0(add14_i_reg_651[30]),
        .I1(add14_i_reg_651[31]),
        .O(ult25_fu_331_p2_carry__0_i_1_n_4));
  LUT2 #(
    .INIT(4'h1)) 
    ult25_fu_331_p2_carry__0_i_10
       (.I0(add14_i_reg_651[29]),
        .I1(add14_i_reg_651[28]),
        .O(ult25_fu_331_p2_carry__0_i_10_n_4));
  LUT2 #(
    .INIT(4'h1)) 
    ult25_fu_331_p2_carry__0_i_11
       (.I0(add14_i_reg_651[27]),
        .I1(add14_i_reg_651[26]),
        .O(ult25_fu_331_p2_carry__0_i_11_n_4));
  LUT2 #(
    .INIT(4'h1)) 
    ult25_fu_331_p2_carry__0_i_12
       (.I0(add14_i_reg_651[25]),
        .I1(add14_i_reg_651[24]),
        .O(ult25_fu_331_p2_carry__0_i_12_n_4));
  LUT2 #(
    .INIT(4'h1)) 
    ult25_fu_331_p2_carry__0_i_13
       (.I0(add14_i_reg_651[23]),
        .I1(add14_i_reg_651[22]),
        .O(ult25_fu_331_p2_carry__0_i_13_n_4));
  LUT2 #(
    .INIT(4'h1)) 
    ult25_fu_331_p2_carry__0_i_14
       (.I0(add14_i_reg_651[21]),
        .I1(add14_i_reg_651[20]),
        .O(ult25_fu_331_p2_carry__0_i_14_n_4));
  LUT2 #(
    .INIT(4'h1)) 
    ult25_fu_331_p2_carry__0_i_15
       (.I0(add14_i_reg_651[19]),
        .I1(add14_i_reg_651[18]),
        .O(ult25_fu_331_p2_carry__0_i_15_n_4));
  LUT2 #(
    .INIT(4'h1)) 
    ult25_fu_331_p2_carry__0_i_16
       (.I0(add14_i_reg_651[17]),
        .I1(add14_i_reg_651[16]),
        .O(ult25_fu_331_p2_carry__0_i_16_n_4));
  LUT2 #(
    .INIT(4'hE)) 
    ult25_fu_331_p2_carry__0_i_2
       (.I0(add14_i_reg_651[28]),
        .I1(add14_i_reg_651[29]),
        .O(ult25_fu_331_p2_carry__0_i_2_n_4));
  LUT2 #(
    .INIT(4'hE)) 
    ult25_fu_331_p2_carry__0_i_3
       (.I0(add14_i_reg_651[26]),
        .I1(add14_i_reg_651[27]),
        .O(ult25_fu_331_p2_carry__0_i_3_n_4));
  LUT2 #(
    .INIT(4'hE)) 
    ult25_fu_331_p2_carry__0_i_4
       (.I0(add14_i_reg_651[24]),
        .I1(add14_i_reg_651[25]),
        .O(ult25_fu_331_p2_carry__0_i_4_n_4));
  LUT2 #(
    .INIT(4'hE)) 
    ult25_fu_331_p2_carry__0_i_5
       (.I0(add14_i_reg_651[22]),
        .I1(add14_i_reg_651[23]),
        .O(ult25_fu_331_p2_carry__0_i_5_n_4));
  LUT2 #(
    .INIT(4'hE)) 
    ult25_fu_331_p2_carry__0_i_6
       (.I0(add14_i_reg_651[20]),
        .I1(add14_i_reg_651[21]),
        .O(ult25_fu_331_p2_carry__0_i_6_n_4));
  LUT2 #(
    .INIT(4'hE)) 
    ult25_fu_331_p2_carry__0_i_7
       (.I0(add14_i_reg_651[18]),
        .I1(add14_i_reg_651[19]),
        .O(ult25_fu_331_p2_carry__0_i_7_n_4));
  LUT2 #(
    .INIT(4'hE)) 
    ult25_fu_331_p2_carry__0_i_8
       (.I0(add14_i_reg_651[16]),
        .I1(add14_i_reg_651[17]),
        .O(ult25_fu_331_p2_carry__0_i_8_n_4));
  LUT2 #(
    .INIT(4'h1)) 
    ult25_fu_331_p2_carry__0_i_9
       (.I0(add14_i_reg_651[31]),
        .I1(add14_i_reg_651[30]),
        .O(ult25_fu_331_p2_carry__0_i_9_n_4));
  LUT2 #(
    .INIT(4'hE)) 
    ult25_fu_331_p2_carry_i_1
       (.I0(add14_i_reg_651[14]),
        .I1(add14_i_reg_651[15]),
        .O(ult25_fu_331_p2_carry_i_1_n_4));
  LUT2 #(
    .INIT(4'h1)) 
    ult25_fu_331_p2_carry_i_10
       (.I0(add14_i_reg_651[13]),
        .I1(add14_i_reg_651[12]),
        .O(ult25_fu_331_p2_carry_i_10_n_4));
  LUT3 #(
    .INIT(8'h41)) 
    ult25_fu_331_p2_carry_i_11
       (.I0(add14_i_reg_651[11]),
        .I1(zext_ln45_1_fu_322_p1[10]),
        .I2(add14_i_reg_651[10]),
        .O(ult25_fu_331_p2_carry_i_11_n_4));
  LUT4 #(
    .INIT(16'h9009)) 
    ult25_fu_331_p2_carry_i_12
       (.I0(zext_ln45_1_fu_322_p1[9]),
        .I1(add14_i_reg_651[9]),
        .I2(zext_ln45_1_fu_322_p1[8]),
        .I3(add14_i_reg_651[8]),
        .O(ult25_fu_331_p2_carry_i_12_n_4));
  LUT6 #(
    .INIT(64'h9009909009600909)) 
    ult25_fu_331_p2_carry_i_13
       (.I0(row_reg_160_reg[7]),
        .I1(add14_i_reg_651[7]),
        .I2(row_reg_160_reg[6]),
        .I3(\row_reg_160[9]_i_2_n_4 ),
        .I4(row_reg_160_reg[5]),
        .I5(add14_i_reg_651[6]),
        .O(ult25_fu_331_p2_carry_i_13_n_4));
  LUT6 #(
    .INIT(64'h9009909009600909)) 
    ult25_fu_331_p2_carry_i_14
       (.I0(row_reg_160_reg[5]),
        .I1(add14_i_reg_651[5]),
        .I2(row_reg_160_reg[4]),
        .I3(ult25_fu_331_p2_carry_i_17_n_4),
        .I4(row_reg_160_reg[3]),
        .I5(add14_i_reg_651[4]),
        .O(ult25_fu_331_p2_carry_i_14_n_4));
  LUT6 #(
    .INIT(64'h0990909060090909)) 
    ult25_fu_331_p2_carry_i_15
       (.I0(row_reg_160_reg[3]),
        .I1(add14_i_reg_651[3]),
        .I2(row_reg_160_reg[2]),
        .I3(row_reg_160_reg[0]),
        .I4(row_reg_160_reg[1]),
        .I5(add14_i_reg_651[2]),
        .O(ult25_fu_331_p2_carry_i_15_n_4));
  LUT4 #(
    .INIT(16'h2442)) 
    ult25_fu_331_p2_carry_i_16
       (.I0(add14_i_reg_651[0]),
        .I1(row_reg_160_reg[0]),
        .I2(row_reg_160_reg[1]),
        .I3(add14_i_reg_651[1]),
        .O(ult25_fu_331_p2_carry_i_16_n_4));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    ult25_fu_331_p2_carry_i_17
       (.I0(row_reg_160_reg[1]),
        .I1(row_reg_160_reg[0]),
        .I2(row_reg_160_reg[2]),
        .O(ult25_fu_331_p2_carry_i_17_n_4));
  LUT2 #(
    .INIT(4'hE)) 
    ult25_fu_331_p2_carry_i_2
       (.I0(add14_i_reg_651[12]),
        .I1(add14_i_reg_651[13]),
        .O(ult25_fu_331_p2_carry_i_2_n_4));
  LUT3 #(
    .INIT(8'hBA)) 
    ult25_fu_331_p2_carry_i_3
       (.I0(add14_i_reg_651[11]),
        .I1(zext_ln45_1_fu_322_p1[10]),
        .I2(add14_i_reg_651[10]),
        .O(ult25_fu_331_p2_carry_i_3_n_4));
  LUT4 #(
    .INIT(16'h22B2)) 
    ult25_fu_331_p2_carry_i_4
       (.I0(add14_i_reg_651[9]),
        .I1(zext_ln45_1_fu_322_p1[9]),
        .I2(add14_i_reg_651[8]),
        .I3(zext_ln45_1_fu_322_p1[8]),
        .O(ult25_fu_331_p2_carry_i_4_n_4));
  LUT6 #(
    .INIT(64'h2C22BABB0800A2AA)) 
    ult25_fu_331_p2_carry_i_5
       (.I0(add14_i_reg_651[7]),
        .I1(row_reg_160_reg[6]),
        .I2(\row_reg_160[9]_i_2_n_4 ),
        .I3(row_reg_160_reg[5]),
        .I4(row_reg_160_reg[7]),
        .I5(add14_i_reg_651[6]),
        .O(ult25_fu_331_p2_carry_i_5_n_4));
  LUT6 #(
    .INIT(64'h0CA2AAFB0800A2AA)) 
    ult25_fu_331_p2_carry_i_6
       (.I0(add14_i_reg_651[5]),
        .I1(row_reg_160_reg[3]),
        .I2(ult25_fu_331_p2_carry_i_17_n_4),
        .I3(row_reg_160_reg[4]),
        .I4(row_reg_160_reg[5]),
        .I5(add14_i_reg_651[4]),
        .O(ult25_fu_331_p2_carry_i_6_n_4));
  LUT6 #(
    .INIT(64'hC02AAABF80002AAA)) 
    ult25_fu_331_p2_carry_i_7
       (.I0(add14_i_reg_651[3]),
        .I1(row_reg_160_reg[1]),
        .I2(row_reg_160_reg[0]),
        .I3(row_reg_160_reg[2]),
        .I4(row_reg_160_reg[3]),
        .I5(add14_i_reg_651[2]),
        .O(ult25_fu_331_p2_carry_i_7_n_4));
  LUT4 #(
    .INIT(16'hE282)) 
    ult25_fu_331_p2_carry_i_8
       (.I0(add14_i_reg_651[1]),
        .I1(row_reg_160_reg[1]),
        .I2(row_reg_160_reg[0]),
        .I3(add14_i_reg_651[0]),
        .O(ult25_fu_331_p2_carry_i_8_n_4));
  LUT2 #(
    .INIT(4'h1)) 
    ult25_fu_331_p2_carry_i_9
       (.I0(add14_i_reg_651[15]),
        .I1(add14_i_reg_651[14]),
        .O(ult25_fu_331_p2_carry_i_9_n_4));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 ult_fu_273_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({ult_fu_273_p2_carry_n_4,ult_fu_273_p2_carry_n_5,ult_fu_273_p2_carry_n_6,ult_fu_273_p2_carry_n_7,ult_fu_273_p2_carry_n_8,ult_fu_273_p2_carry_n_9,ult_fu_273_p2_carry_n_10,ult_fu_273_p2_carry_n_11}),
        .DI({ult_fu_273_p2_carry_i_1_n_4,ult_fu_273_p2_carry_i_2_n_4,ult_fu_273_p2_carry_i_3_n_4,ult_fu_273_p2_carry_i_4_n_4,ult_fu_273_p2_carry_i_5_n_4,ult_fu_273_p2_carry_i_6_n_4,ult_fu_273_p2_carry_i_7_n_4,ult_fu_273_p2_carry_i_8_n_4}),
        .O(NLW_ult_fu_273_p2_carry_O_UNCONNECTED[7:0]),
        .S({ult_fu_273_p2_carry_i_9_n_4,ult_fu_273_p2_carry_i_10_n_4,ult_fu_273_p2_carry_i_11_n_4,ult_fu_273_p2_carry_i_12_n_4,ult_fu_273_p2_carry_i_13_n_4,ult_fu_273_p2_carry_i_14_n_4,ult_fu_273_p2_carry_i_15_n_4,ult_fu_273_p2_carry_i_16_n_4}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 ult_fu_273_p2_carry__0
       (.CI(ult_fu_273_p2_carry_n_4),
        .CI_TOP(1'b0),
        .CO({ult_fu_273_p2,ult_fu_273_p2_carry__0_n_5,ult_fu_273_p2_carry__0_n_6,ult_fu_273_p2_carry__0_n_7,ult_fu_273_p2_carry__0_n_8,ult_fu_273_p2_carry__0_n_9,ult_fu_273_p2_carry__0_n_10,ult_fu_273_p2_carry__0_n_11}),
        .DI({ult_fu_273_p2_carry__0_i_1_n_4,ult_fu_273_p2_carry__0_i_2_n_4,ult_fu_273_p2_carry__0_i_3_n_4,ult_fu_273_p2_carry__0_i_4_n_4,ult_fu_273_p2_carry__0_i_5_n_4,ult_fu_273_p2_carry__0_i_6_n_4,ult_fu_273_p2_carry__0_i_7_n_4,ult_fu_273_p2_carry__0_i_8_n_4}),
        .O(NLW_ult_fu_273_p2_carry__0_O_UNCONNECTED[7:0]),
        .S({ult_fu_273_p2_carry__0_i_9_n_4,ult_fu_273_p2_carry__0_i_10_n_4,ult_fu_273_p2_carry__0_i_11_n_4,ult_fu_273_p2_carry__0_i_12_n_4,ult_fu_273_p2_carry__0_i_13_n_4,ult_fu_273_p2_carry__0_i_14_n_4,ult_fu_273_p2_carry__0_i_15_n_4,ult_fu_273_p2_carry__0_i_16_n_4}));
  LUT2 #(
    .INIT(4'hE)) 
    ult_fu_273_p2_carry__0_i_1
       (.I0(add14_i_reg_651[30]),
        .I1(add14_i_reg_651[31]),
        .O(ult_fu_273_p2_carry__0_i_1_n_4));
  LUT2 #(
    .INIT(4'h1)) 
    ult_fu_273_p2_carry__0_i_10
       (.I0(add14_i_reg_651[29]),
        .I1(add14_i_reg_651[28]),
        .O(ult_fu_273_p2_carry__0_i_10_n_4));
  LUT2 #(
    .INIT(4'h1)) 
    ult_fu_273_p2_carry__0_i_11
       (.I0(add14_i_reg_651[27]),
        .I1(add14_i_reg_651[26]),
        .O(ult_fu_273_p2_carry__0_i_11_n_4));
  LUT2 #(
    .INIT(4'h1)) 
    ult_fu_273_p2_carry__0_i_12
       (.I0(add14_i_reg_651[25]),
        .I1(add14_i_reg_651[24]),
        .O(ult_fu_273_p2_carry__0_i_12_n_4));
  LUT2 #(
    .INIT(4'h1)) 
    ult_fu_273_p2_carry__0_i_13
       (.I0(add14_i_reg_651[23]),
        .I1(add14_i_reg_651[22]),
        .O(ult_fu_273_p2_carry__0_i_13_n_4));
  LUT2 #(
    .INIT(4'h1)) 
    ult_fu_273_p2_carry__0_i_14
       (.I0(add14_i_reg_651[21]),
        .I1(add14_i_reg_651[20]),
        .O(ult_fu_273_p2_carry__0_i_14_n_4));
  LUT2 #(
    .INIT(4'h1)) 
    ult_fu_273_p2_carry__0_i_15
       (.I0(add14_i_reg_651[19]),
        .I1(add14_i_reg_651[18]),
        .O(ult_fu_273_p2_carry__0_i_15_n_4));
  LUT2 #(
    .INIT(4'h1)) 
    ult_fu_273_p2_carry__0_i_16
       (.I0(add14_i_reg_651[17]),
        .I1(add14_i_reg_651[16]),
        .O(ult_fu_273_p2_carry__0_i_16_n_4));
  LUT2 #(
    .INIT(4'hE)) 
    ult_fu_273_p2_carry__0_i_2
       (.I0(add14_i_reg_651[28]),
        .I1(add14_i_reg_651[29]),
        .O(ult_fu_273_p2_carry__0_i_2_n_4));
  LUT2 #(
    .INIT(4'hE)) 
    ult_fu_273_p2_carry__0_i_3
       (.I0(add14_i_reg_651[26]),
        .I1(add14_i_reg_651[27]),
        .O(ult_fu_273_p2_carry__0_i_3_n_4));
  LUT2 #(
    .INIT(4'hE)) 
    ult_fu_273_p2_carry__0_i_4
       (.I0(add14_i_reg_651[24]),
        .I1(add14_i_reg_651[25]),
        .O(ult_fu_273_p2_carry__0_i_4_n_4));
  LUT2 #(
    .INIT(4'hE)) 
    ult_fu_273_p2_carry__0_i_5
       (.I0(add14_i_reg_651[22]),
        .I1(add14_i_reg_651[23]),
        .O(ult_fu_273_p2_carry__0_i_5_n_4));
  LUT2 #(
    .INIT(4'hE)) 
    ult_fu_273_p2_carry__0_i_6
       (.I0(add14_i_reg_651[20]),
        .I1(add14_i_reg_651[21]),
        .O(ult_fu_273_p2_carry__0_i_6_n_4));
  LUT2 #(
    .INIT(4'hE)) 
    ult_fu_273_p2_carry__0_i_7
       (.I0(add14_i_reg_651[18]),
        .I1(add14_i_reg_651[19]),
        .O(ult_fu_273_p2_carry__0_i_7_n_4));
  LUT2 #(
    .INIT(4'hE)) 
    ult_fu_273_p2_carry__0_i_8
       (.I0(add14_i_reg_651[16]),
        .I1(add14_i_reg_651[17]),
        .O(ult_fu_273_p2_carry__0_i_8_n_4));
  LUT2 #(
    .INIT(4'h1)) 
    ult_fu_273_p2_carry__0_i_9
       (.I0(add14_i_reg_651[31]),
        .I1(add14_i_reg_651[30]),
        .O(ult_fu_273_p2_carry__0_i_9_n_4));
  LUT2 #(
    .INIT(4'hE)) 
    ult_fu_273_p2_carry_i_1
       (.I0(add14_i_reg_651[14]),
        .I1(add14_i_reg_651[15]),
        .O(ult_fu_273_p2_carry_i_1_n_4));
  LUT2 #(
    .INIT(4'h1)) 
    ult_fu_273_p2_carry_i_10
       (.I0(add14_i_reg_651[13]),
        .I1(add14_i_reg_651[12]),
        .O(ult_fu_273_p2_carry_i_10_n_4));
  LUT3 #(
    .INIT(8'h41)) 
    ult_fu_273_p2_carry_i_11
       (.I0(add14_i_reg_651[11]),
        .I1(row_reg_160_reg[10]),
        .I2(add14_i_reg_651[10]),
        .O(ult_fu_273_p2_carry_i_11_n_4));
  LUT4 #(
    .INIT(16'h9009)) 
    ult_fu_273_p2_carry_i_12
       (.I0(row_reg_160_reg[9]),
        .I1(add14_i_reg_651[9]),
        .I2(row_reg_160_reg[8]),
        .I3(add14_i_reg_651[8]),
        .O(ult_fu_273_p2_carry_i_12_n_4));
  LUT4 #(
    .INIT(16'h9009)) 
    ult_fu_273_p2_carry_i_13
       (.I0(row_reg_160_reg[7]),
        .I1(add14_i_reg_651[7]),
        .I2(row_reg_160_reg[6]),
        .I3(add14_i_reg_651[6]),
        .O(ult_fu_273_p2_carry_i_13_n_4));
  LUT4 #(
    .INIT(16'h9009)) 
    ult_fu_273_p2_carry_i_14
       (.I0(row_reg_160_reg[5]),
        .I1(add14_i_reg_651[5]),
        .I2(row_reg_160_reg[4]),
        .I3(add14_i_reg_651[4]),
        .O(ult_fu_273_p2_carry_i_14_n_4));
  LUT4 #(
    .INIT(16'h9009)) 
    ult_fu_273_p2_carry_i_15
       (.I0(row_reg_160_reg[3]),
        .I1(add14_i_reg_651[3]),
        .I2(row_reg_160_reg[2]),
        .I3(add14_i_reg_651[2]),
        .O(ult_fu_273_p2_carry_i_15_n_4));
  LUT4 #(
    .INIT(16'h9009)) 
    ult_fu_273_p2_carry_i_16
       (.I0(row_reg_160_reg[1]),
        .I1(add14_i_reg_651[1]),
        .I2(row_reg_160_reg[0]),
        .I3(add14_i_reg_651[0]),
        .O(ult_fu_273_p2_carry_i_16_n_4));
  LUT2 #(
    .INIT(4'hE)) 
    ult_fu_273_p2_carry_i_2
       (.I0(add14_i_reg_651[12]),
        .I1(add14_i_reg_651[13]),
        .O(ult_fu_273_p2_carry_i_2_n_4));
  LUT3 #(
    .INIT(8'hBA)) 
    ult_fu_273_p2_carry_i_3
       (.I0(add14_i_reg_651[11]),
        .I1(row_reg_160_reg[10]),
        .I2(add14_i_reg_651[10]),
        .O(ult_fu_273_p2_carry_i_3_n_4));
  LUT4 #(
    .INIT(16'h22B2)) 
    ult_fu_273_p2_carry_i_4
       (.I0(add14_i_reg_651[9]),
        .I1(row_reg_160_reg[9]),
        .I2(add14_i_reg_651[8]),
        .I3(row_reg_160_reg[8]),
        .O(ult_fu_273_p2_carry_i_4_n_4));
  LUT4 #(
    .INIT(16'h22B2)) 
    ult_fu_273_p2_carry_i_5
       (.I0(add14_i_reg_651[7]),
        .I1(row_reg_160_reg[7]),
        .I2(add14_i_reg_651[6]),
        .I3(row_reg_160_reg[6]),
        .O(ult_fu_273_p2_carry_i_5_n_4));
  LUT4 #(
    .INIT(16'h22B2)) 
    ult_fu_273_p2_carry_i_6
       (.I0(add14_i_reg_651[5]),
        .I1(row_reg_160_reg[5]),
        .I2(add14_i_reg_651[4]),
        .I3(row_reg_160_reg[4]),
        .O(ult_fu_273_p2_carry_i_6_n_4));
  LUT4 #(
    .INIT(16'h22B2)) 
    ult_fu_273_p2_carry_i_7
       (.I0(add14_i_reg_651[3]),
        .I1(row_reg_160_reg[3]),
        .I2(add14_i_reg_651[2]),
        .I3(row_reg_160_reg[2]),
        .O(ult_fu_273_p2_carry_i_7_n_4));
  LUT4 #(
    .INIT(16'h22B2)) 
    ult_fu_273_p2_carry_i_8
       (.I0(add14_i_reg_651[1]),
        .I1(row_reg_160_reg[1]),
        .I2(add14_i_reg_651[0]),
        .I3(row_reg_160_reg[0]),
        .O(ult_fu_273_p2_carry_i_8_n_4));
  LUT2 #(
    .INIT(4'h1)) 
    ult_fu_273_p2_carry_i_9
       (.I0(add14_i_reg_651[15]),
        .I1(add14_i_reg_651[14]),
        .O(ult_fu_273_p2_carry_i_9_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    \usedw[10]_i_1 
       (.I0(pop),
        .I1(Loop_loop_height_proc20_U0_img_in_data_write),
        .O(E));
  LUT2 #(
    .INIT(4'h6)) 
    \usedw[10]_i_1__0 
       (.I0(pop_0),
        .I1(Loop_loop_height_proc17_U0_img_coverlay_data_write),
        .O(\ap_CS_fsm_reg[1]_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \usedw[10]_i_1__1 
       (.I0(push),
        .I1(pop_1),
        .O(ap_enable_reg_pp0_iter3_reg_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_start_for_Block_split90_proc_U0
   (start_for_Block_split90_proc_U0_full_n,
    Block_split90_proc_U0_ap_start,
    ap_clk,
    overlaystream_entry22_U0_ap_start,
    start_once_reg,
    shiftReg_ce,
    ap_rst_n,
    ap_rst_n_inv,
    E);
  output start_for_Block_split90_proc_U0_full_n;
  output Block_split90_proc_U0_ap_start;
  input ap_clk;
  input overlaystream_entry22_U0_ap_start;
  input start_once_reg;
  input shiftReg_ce;
  input ap_rst_n;
  input ap_rst_n_inv;
  input [0:0]E;

  wire Block_split90_proc_U0_ap_start;
  wire [0:0]E;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire internal_empty_n_i_1__10_n_4;
  wire internal_full_n_i_1__6_n_4;
  wire internal_full_n_i_2_n_4;
  wire \mOutPtr[0]_i_1__15_n_4 ;
  wire \mOutPtr[1]_i_2__2_n_4 ;
  wire \mOutPtr_reg_n_4_[0] ;
  wire \mOutPtr_reg_n_4_[1] ;
  wire overlaystream_entry22_U0_ap_start;
  wire shiftReg_ce;
  wire start_for_Block_split90_proc_U0_full_n;
  wire start_once_reg;

  LUT6 #(
    .INIT(64'hFFEF0F0000000000)) 
    internal_empty_n_i_1__10
       (.I0(\mOutPtr_reg_n_4_[1] ),
        .I1(\mOutPtr_reg_n_4_[0] ),
        .I2(shiftReg_ce),
        .I3(internal_full_n_i_2_n_4),
        .I4(Block_split90_proc_U0_ap_start),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__10_n_4));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__10_n_4),
        .Q(Block_split90_proc_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDFFFFDDD5DDDD)) 
    internal_full_n_i_1__6
       (.I0(ap_rst_n),
        .I1(start_for_Block_split90_proc_U0_full_n),
        .I2(\mOutPtr_reg_n_4_[1] ),
        .I3(\mOutPtr_reg_n_4_[0] ),
        .I4(internal_full_n_i_2_n_4),
        .I5(shiftReg_ce),
        .O(internal_full_n_i_1__6_n_4));
  LUT3 #(
    .INIT(8'h08)) 
    internal_full_n_i_2
       (.I0(start_for_Block_split90_proc_U0_full_n),
        .I1(overlaystream_entry22_U0_ap_start),
        .I2(start_once_reg),
        .O(internal_full_n_i_2_n_4));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__6_n_4),
        .Q(start_for_Block_split90_proc_U0_full_n),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__15 
       (.I0(\mOutPtr_reg_n_4_[0] ),
        .O(\mOutPtr[0]_i_1__15_n_4 ));
  LUT6 #(
    .INIT(64'hF70008FF08FFF700)) 
    \mOutPtr[1]_i_2__2 
       (.I0(start_for_Block_split90_proc_U0_full_n),
        .I1(overlaystream_entry22_U0_ap_start),
        .I2(start_once_reg),
        .I3(shiftReg_ce),
        .I4(\mOutPtr_reg_n_4_[0] ),
        .I5(\mOutPtr_reg_n_4_[1] ),
        .O(\mOutPtr[1]_i_2__2_n_4 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__15_n_4 ),
        .Q(\mOutPtr_reg_n_4_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_2__2_n_4 ),
        .Q(\mOutPtr_reg_n_4_[1] ),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_start_for_Loop_loop_height_proc1921_U0
   (start_for_Loop_loop_height_proc1921_U0_full_n,
    Loop_loop_height_proc1921_U0_ap_start,
    ap_clk,
    internal_full_n_reg_0,
    ap_rst_n,
    start_once_reg,
    overlyOnMat_1080_1920_U0_ap_start,
    \mOutPtr_reg[1]_0 ,
    ap_rst_n_inv,
    E);
  output start_for_Loop_loop_height_proc1921_U0_full_n;
  output Loop_loop_height_proc1921_U0_ap_start;
  input ap_clk;
  input internal_full_n_reg_0;
  input ap_rst_n;
  input start_once_reg;
  input overlyOnMat_1080_1920_U0_ap_start;
  input \mOutPtr_reg[1]_0 ;
  input ap_rst_n_inv;
  input [0:0]E;

  wire [0:0]E;
  wire Loop_loop_height_proc1921_U0_ap_start;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire internal_empty_n_i_1__15_n_4;
  wire internal_full_n_i_1__11_n_4;
  wire internal_full_n_i_2__0_n_4;
  wire internal_full_n_reg_0;
  wire \mOutPtr[0]_i_1__16_n_4 ;
  wire \mOutPtr[1]_i_2__5_n_4 ;
  wire \mOutPtr[1]_i_4_n_4 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_4_[0] ;
  wire \mOutPtr_reg_n_4_[1] ;
  wire overlyOnMat_1080_1920_U0_ap_start;
  wire start_for_Loop_loop_height_proc1921_U0_full_n;
  wire start_once_reg;

  LUT6 #(
    .INIT(64'hFFFEF00000000000)) 
    internal_empty_n_i_1__15
       (.I0(\mOutPtr_reg_n_4_[1] ),
        .I1(\mOutPtr_reg_n_4_[0] ),
        .I2(internal_full_n_reg_0),
        .I3(internal_full_n_i_2__0_n_4),
        .I4(Loop_loop_height_proc1921_U0_ap_start),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__15_n_4));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__15_n_4),
        .Q(Loop_loop_height_proc1921_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hA8AAAAFFFFFFFFFF)) 
    internal_full_n_i_1__11
       (.I0(start_for_Loop_loop_height_proc1921_U0_full_n),
        .I1(\mOutPtr_reg_n_4_[1] ),
        .I2(\mOutPtr_reg_n_4_[0] ),
        .I3(internal_full_n_i_2__0_n_4),
        .I4(internal_full_n_reg_0),
        .I5(ap_rst_n),
        .O(internal_full_n_i_1__11_n_4));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'h08)) 
    internal_full_n_i_2__0
       (.I0(start_for_Loop_loop_height_proc1921_U0_full_n),
        .I1(overlyOnMat_1080_1920_U0_ap_start),
        .I2(start_once_reg),
        .O(internal_full_n_i_2__0_n_4));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__11_n_4),
        .Q(start_for_Loop_loop_height_proc1921_U0_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__16 
       (.I0(\mOutPtr_reg_n_4_[0] ),
        .O(\mOutPtr[0]_i_1__16_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_2__5 
       (.I0(\mOutPtr[1]_i_4_n_4 ),
        .I1(\mOutPtr_reg_n_4_[0] ),
        .I2(\mOutPtr_reg_n_4_[1] ),
        .O(\mOutPtr[1]_i_2__5_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT5 #(
    .INIT(32'hFFFF40FF)) 
    \mOutPtr[1]_i_4 
       (.I0(start_once_reg),
        .I1(overlyOnMat_1080_1920_U0_ap_start),
        .I2(start_for_Loop_loop_height_proc1921_U0_full_n),
        .I3(Loop_loop_height_proc1921_U0_ap_start),
        .I4(\mOutPtr_reg[1]_0 ),
        .O(\mOutPtr[1]_i_4_n_4 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__16_n_4 ),
        .Q(\mOutPtr_reg_n_4_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_2__5_n_4 ),
        .Q(\mOutPtr_reg_n_4_[1] ),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_start_for_overlaystream_entry22_U0
   (start_for_overlaystream_entry22_U0_full_n,
    overlaystream_entry22_U0_ap_start,
    internal_full_n_reg_0,
    internal_empty_n_reg_0,
    ap_clk,
    start_once_reg,
    overlay_alpha_ap_vld,
    overlay_y_ap_vld,
    ap_rst_n,
    shiftReg_ce,
    start_for_Block_split90_proc_U0_full_n,
    start_once_reg_0,
    ap_rst_n_inv,
    E);
  output start_for_overlaystream_entry22_U0_full_n;
  output overlaystream_entry22_U0_ap_start;
  output internal_full_n_reg_0;
  output internal_empty_n_reg_0;
  input ap_clk;
  input start_once_reg;
  input overlay_alpha_ap_vld;
  input overlay_y_ap_vld;
  input ap_rst_n;
  input shiftReg_ce;
  input start_for_Block_split90_proc_U0_full_n;
  input start_once_reg_0;
  input ap_rst_n_inv;
  input [0:0]E;

  wire [0:0]E;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire internal_empty_n_i_1__9_n_4;
  wire internal_empty_n_i_2__0_n_4;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__5_n_4;
  wire internal_full_n_reg_0;
  wire \mOutPtr[0]_i_1__14_n_4 ;
  wire \mOutPtr[1]_i_2__1_n_4 ;
  wire \mOutPtr_reg_n_4_[0] ;
  wire \mOutPtr_reg_n_4_[1] ;
  wire overlay_alpha_ap_vld;
  wire overlay_y_ap_vld;
  wire overlaystream_entry22_U0_ap_start;
  wire shiftReg_ce;
  wire start_for_Block_split90_proc_U0_full_n;
  wire start_for_overlaystream_entry22_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_0;

  LUT4 #(
    .INIT(16'h1FFF)) 
    \SRL_SIG[0][31]_i_2 
       (.I0(start_for_overlaystream_entry22_U0_full_n),
        .I1(start_once_reg),
        .I2(overlay_alpha_ap_vld),
        .I3(overlay_y_ap_vld),
        .O(internal_full_n_reg_0));
  LUT3 #(
    .INIT(8'hA8)) 
    \SRL_SIG_reg[3][0]_srl4_i_6 
       (.I0(overlaystream_entry22_U0_ap_start),
        .I1(start_for_Block_split90_proc_U0_full_n),
        .I2(start_once_reg_0),
        .O(internal_empty_n_reg_0));
  LUT6 #(
    .INIT(64'hFFEF0F0000000000)) 
    internal_empty_n_i_1__9
       (.I0(\mOutPtr_reg_n_4_[1] ),
        .I1(\mOutPtr_reg_n_4_[0] ),
        .I2(shiftReg_ce),
        .I3(internal_empty_n_i_2__0_n_4),
        .I4(overlaystream_entry22_U0_ap_start),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__9_n_4));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT2 #(
    .INIT(4'h2)) 
    internal_empty_n_i_2__0
       (.I0(start_for_overlaystream_entry22_U0_full_n),
        .I1(start_once_reg),
        .O(internal_empty_n_i_2__0_n_4));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__9_n_4),
        .Q(overlaystream_entry22_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFD5555)) 
    internal_full_n_i_1__5
       (.I0(ap_rst_n),
        .I1(\mOutPtr_reg_n_4_[1] ),
        .I2(\mOutPtr_reg_n_4_[0] ),
        .I3(start_once_reg),
        .I4(start_for_overlaystream_entry22_U0_full_n),
        .I5(shiftReg_ce),
        .O(internal_full_n_i_1__5_n_4));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__5_n_4),
        .Q(start_for_overlaystream_entry22_U0_full_n),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__14 
       (.I0(\mOutPtr_reg_n_4_[0] ),
        .O(\mOutPtr[0]_i_1__14_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT5 #(
    .INIT(32'hD02F2FD0)) 
    \mOutPtr[1]_i_2__1 
       (.I0(start_for_overlaystream_entry22_U0_full_n),
        .I1(start_once_reg),
        .I2(shiftReg_ce),
        .I3(\mOutPtr_reg_n_4_[0] ),
        .I4(\mOutPtr_reg_n_4_[1] ),
        .O(\mOutPtr[1]_i_2__1_n_4 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__14_n_4 ),
        .Q(\mOutPtr_reg_n_4_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_2__1_n_4 ),
        .Q(\mOutPtr_reg_n_4_[1] ),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_start_for_overlyOnMat_1080_1920_U0
   (start_for_overlyOnMat_1080_1920_U0_full_n,
    overlyOnMat_1080_1920_U0_ap_start,
    ap_clk,
    ap_rst_n,
    start_once_reg,
    Q,
    ap_rst_n_inv);
  output start_for_overlyOnMat_1080_1920_U0_full_n;
  output overlyOnMat_1080_1920_U0_ap_start;
  input ap_clk;
  input ap_rst_n;
  input start_once_reg;
  input [0:0]Q;
  input ap_rst_n_inv;

  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire internal_empty_n4_out;
  wire internal_empty_n_i_1__16_n_4;
  wire internal_empty_n_i_2__1_n_4;
  wire internal_full_n_i_1__12_n_4;
  wire internal_full_n_i_2__2_n_4;
  wire \mOutPtr[0]_i_1__2_n_4 ;
  wire \mOutPtr[1]_i_1__11_n_4 ;
  wire \mOutPtr[2]_i_1__2_n_4 ;
  wire \mOutPtr[3]_i_1_n_4 ;
  wire \mOutPtr[3]_i_2_n_4 ;
  wire \mOutPtr[3]_i_3_n_4 ;
  wire [3:0]mOutPtr_reg;
  wire overlyOnMat_1080_1920_U0_ap_start;
  wire start_for_overlyOnMat_1080_1920_U0_full_n;
  wire start_once_reg;

  LUT6 #(
    .INIT(64'hFD00FD00FD000000)) 
    internal_empty_n_i_1__16
       (.I0(internal_empty_n_i_2__1_n_4),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[3]),
        .I3(ap_rst_n),
        .I4(internal_empty_n4_out),
        .I5(overlyOnMat_1080_1920_U0_ap_start),
        .O(internal_empty_n_i_1__16_n_4));
  LUT6 #(
    .INIT(64'h000000000000D000)) 
    internal_empty_n_i_2__1
       (.I0(start_for_overlyOnMat_1080_1920_U0_full_n),
        .I1(start_once_reg),
        .I2(Q),
        .I3(overlyOnMat_1080_1920_U0_ap_start),
        .I4(mOutPtr_reg[0]),
        .I5(mOutPtr_reg[1]),
        .O(internal_empty_n_i_2__1_n_4));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT4 #(
    .INIT(16'h0444)) 
    internal_empty_n_i_3__0
       (.I0(start_once_reg),
        .I1(start_for_overlyOnMat_1080_1920_U0_full_n),
        .I2(overlyOnMat_1080_1920_U0_ap_start),
        .I3(Q),
        .O(internal_empty_n4_out));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__16_n_4),
        .Q(overlyOnMat_1080_1920_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFD55FD55FD55)) 
    internal_full_n_i_1__12
       (.I0(ap_rst_n),
        .I1(internal_full_n_i_2__2_n_4),
        .I2(start_once_reg),
        .I3(start_for_overlyOnMat_1080_1920_U0_full_n),
        .I4(overlyOnMat_1080_1920_U0_ap_start),
        .I5(Q),
        .O(internal_full_n_i_1__12_n_4));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT4 #(
    .INIT(16'hFFF7)) 
    internal_full_n_i_2__2
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr_reg[1]),
        .I2(mOutPtr_reg[3]),
        .I3(mOutPtr_reg[2]),
        .O(internal_full_n_i_2__2_n_4));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__12_n_4),
        .Q(start_for_overlyOnMat_1080_1920_U0_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__2 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__2_n_4 ));
  LUT6 #(
    .INIT(64'hD0002FFF2FFFD000)) 
    \mOutPtr[1]_i_1__11 
       (.I0(start_for_overlyOnMat_1080_1920_U0_full_n),
        .I1(start_once_reg),
        .I2(Q),
        .I3(overlyOnMat_1080_1920_U0_ap_start),
        .I4(mOutPtr_reg[0]),
        .I5(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__11_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT4 #(
    .INIT(16'h9AA6)) 
    \mOutPtr[2]_i_1__2 
       (.I0(mOutPtr_reg[2]),
        .I1(\mOutPtr[3]_i_3_n_4 ),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__2_n_4 ));
  LUT4 #(
    .INIT(16'hB444)) 
    \mOutPtr[3]_i_1 
       (.I0(start_once_reg),
        .I1(start_for_overlyOnMat_1080_1920_U0_full_n),
        .I2(overlyOnMat_1080_1920_U0_ap_start),
        .I3(Q),
        .O(\mOutPtr[3]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT5 #(
    .INIT(32'hAAA96AAA)) 
    \mOutPtr[3]_i_2 
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[0]),
        .I4(\mOutPtr[3]_i_3_n_4 ),
        .O(\mOutPtr[3]_i_2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT4 #(
    .INIT(16'h8088)) 
    \mOutPtr[3]_i_3 
       (.I0(overlyOnMat_1080_1920_U0_ap_start),
        .I1(Q),
        .I2(start_once_reg),
        .I3(start_for_overlyOnMat_1080_1920_U0_full_n),
        .O(\mOutPtr[3]_i_3_n_4 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1_n_4 ),
        .D(\mOutPtr[0]_i_1__2_n_4 ),
        .Q(mOutPtr_reg[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1_n_4 ),
        .D(\mOutPtr[1]_i_1__11_n_4 ),
        .Q(mOutPtr_reg[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1_n_4 ),
        .D(\mOutPtr[2]_i_1__2_n_4 ),
        .Q(mOutPtr_reg[2]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1_n_4 ),
        .D(\mOutPtr[3]_i_2_n_4 ),
        .Q(mOutPtr_reg[3]),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both
   (\B_V_data_1_state_reg[1]_0 ,
    \B_V_data_1_state_reg[0]_0 ,
    ap_rst_n_0,
    \eol_reg_104_reg[0] ,
    D,
    Loop_loop_height_proc20_U0_img_in_data_write,
    ap_rst_n_1,
    E,
    ack_out117_out,
    B_V_data_1_sel0,
    SR,
    S,
    \icmp_ln122_reg_265_reg[0] ,
    \B_V_data_1_payload_B_reg[23]_0 ,
    ap_rst_n_inv,
    ap_clk,
    p_1_in,
    ap_rst_n,
    ap_enable_reg_pp0_iter1_reg,
    ap_enable_reg_pp0_iter0,
    CO,
    \eol_reg_104_reg[0]_0 ,
    axi_last_V_1_reg_274,
    icmp_ln122_reg_265,
    Q,
    or_ln131_reg_279,
    or_ln134_reg_283,
    eol_2_reg_158,
    video_in_TVALID,
    img_in_data_full_n,
    icmp_ln122_fu_193_p2_carry__0,
    video_in_TDATA);
  output \B_V_data_1_state_reg[1]_0 ;
  output \B_V_data_1_state_reg[0]_0 ;
  output ap_rst_n_0;
  output \eol_reg_104_reg[0] ;
  output [1:0]D;
  output Loop_loop_height_proc20_U0_img_in_data_write;
  output ap_rst_n_1;
  output [0:0]E;
  output ack_out117_out;
  output B_V_data_1_sel0;
  output [0:0]SR;
  output [4:0]S;
  output \icmp_ln122_reg_265_reg[0] ;
  output [23:0]\B_V_data_1_payload_B_reg[23]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input p_1_in;
  input ap_rst_n;
  input ap_enable_reg_pp0_iter1_reg;
  input ap_enable_reg_pp0_iter0;
  input [0:0]CO;
  input \eol_reg_104_reg[0]_0 ;
  input axi_last_V_1_reg_274;
  input icmp_ln122_reg_265;
  input [1:0]Q;
  input or_ln131_reg_279;
  input or_ln134_reg_283;
  input eol_2_reg_158;
  input video_in_TVALID;
  input img_in_data_full_n;
  input [9:0]icmp_ln122_fu_193_p2_carry__0;
  input [23:0]video_in_TDATA;

  wire B_V_data_1_load_A;
  wire B_V_data_1_load_B;
  wire \B_V_data_1_payload_A_reg_n_4_[0] ;
  wire \B_V_data_1_payload_A_reg_n_4_[10] ;
  wire \B_V_data_1_payload_A_reg_n_4_[11] ;
  wire \B_V_data_1_payload_A_reg_n_4_[12] ;
  wire \B_V_data_1_payload_A_reg_n_4_[13] ;
  wire \B_V_data_1_payload_A_reg_n_4_[14] ;
  wire \B_V_data_1_payload_A_reg_n_4_[15] ;
  wire \B_V_data_1_payload_A_reg_n_4_[16] ;
  wire \B_V_data_1_payload_A_reg_n_4_[17] ;
  wire \B_V_data_1_payload_A_reg_n_4_[18] ;
  wire \B_V_data_1_payload_A_reg_n_4_[19] ;
  wire \B_V_data_1_payload_A_reg_n_4_[1] ;
  wire \B_V_data_1_payload_A_reg_n_4_[20] ;
  wire \B_V_data_1_payload_A_reg_n_4_[21] ;
  wire \B_V_data_1_payload_A_reg_n_4_[22] ;
  wire \B_V_data_1_payload_A_reg_n_4_[23] ;
  wire \B_V_data_1_payload_A_reg_n_4_[2] ;
  wire \B_V_data_1_payload_A_reg_n_4_[3] ;
  wire \B_V_data_1_payload_A_reg_n_4_[4] ;
  wire \B_V_data_1_payload_A_reg_n_4_[5] ;
  wire \B_V_data_1_payload_A_reg_n_4_[6] ;
  wire \B_V_data_1_payload_A_reg_n_4_[7] ;
  wire \B_V_data_1_payload_A_reg_n_4_[8] ;
  wire \B_V_data_1_payload_A_reg_n_4_[9] ;
  wire [23:0]\B_V_data_1_payload_B_reg[23]_0 ;
  wire \B_V_data_1_payload_B_reg_n_4_[0] ;
  wire \B_V_data_1_payload_B_reg_n_4_[10] ;
  wire \B_V_data_1_payload_B_reg_n_4_[11] ;
  wire \B_V_data_1_payload_B_reg_n_4_[12] ;
  wire \B_V_data_1_payload_B_reg_n_4_[13] ;
  wire \B_V_data_1_payload_B_reg_n_4_[14] ;
  wire \B_V_data_1_payload_B_reg_n_4_[15] ;
  wire \B_V_data_1_payload_B_reg_n_4_[16] ;
  wire \B_V_data_1_payload_B_reg_n_4_[17] ;
  wire \B_V_data_1_payload_B_reg_n_4_[18] ;
  wire \B_V_data_1_payload_B_reg_n_4_[19] ;
  wire \B_V_data_1_payload_B_reg_n_4_[1] ;
  wire \B_V_data_1_payload_B_reg_n_4_[20] ;
  wire \B_V_data_1_payload_B_reg_n_4_[21] ;
  wire \B_V_data_1_payload_B_reg_n_4_[22] ;
  wire \B_V_data_1_payload_B_reg_n_4_[23] ;
  wire \B_V_data_1_payload_B_reg_n_4_[2] ;
  wire \B_V_data_1_payload_B_reg_n_4_[3] ;
  wire \B_V_data_1_payload_B_reg_n_4_[4] ;
  wire \B_V_data_1_payload_B_reg_n_4_[5] ;
  wire \B_V_data_1_payload_B_reg_n_4_[6] ;
  wire \B_V_data_1_payload_B_reg_n_4_[7] ;
  wire \B_V_data_1_payload_B_reg_n_4_[8] ;
  wire \B_V_data_1_payload_B_reg_n_4_[9] ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel0;
  wire B_V_data_1_sel_rd_i_1__1_n_4;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1_n_4;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__1_n_4 ;
  wire \B_V_data_1_state[1]_i_3_n_4 ;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]E;
  wire Loop_loop_height_proc20_U0_img_in_data_write;
  wire [1:0]Q;
  wire [4:0]S;
  wire [0:0]SR;
  wire ack_out117_out;
  wire \ap_CS_fsm[3]_i_2_n_4 ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_1;
  wire ap_rst_n_inv;
  wire axi_last_V_1_reg_274;
  wire eol_2_reg_158;
  wire \eol_reg_104_reg[0] ;
  wire \eol_reg_104_reg[0]_0 ;
  wire [9:0]icmp_ln122_fu_193_p2_carry__0;
  wire icmp_ln122_reg_265;
  wire \icmp_ln122_reg_265_reg[0] ;
  wire img_in_data_full_n;
  wire \j_reg_116[31]_i_4_n_4 ;
  wire \j_reg_116[31]_i_5_n_4 ;
  wire or_ln131_reg_279;
  wire or_ln134_reg_283;
  wire p_1_in;
  wire [23:0]video_in_TDATA;
  wire video_in_TVALID;

  LUT3 #(
    .INIT(8'h45)) 
    \B_V_data_1_payload_A[23]_i_1 
       (.I0(B_V_data_1_sel_wr),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .O(B_V_data_1_load_A));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(video_in_TDATA[0]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(video_in_TDATA[10]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[10] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(video_in_TDATA[11]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(video_in_TDATA[12]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[12] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(video_in_TDATA[13]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[13] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(video_in_TDATA[14]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[14] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(video_in_TDATA[15]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[15] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(video_in_TDATA[16]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[16] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(video_in_TDATA[17]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[17] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(video_in_TDATA[18]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[18] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(video_in_TDATA[19]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[19] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(video_in_TDATA[1]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(video_in_TDATA[20]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[20] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(video_in_TDATA[21]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[21] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(video_in_TDATA[22]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[22] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(video_in_TDATA[23]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[23] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(video_in_TDATA[2]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(video_in_TDATA[3]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(video_in_TDATA[4]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(video_in_TDATA[5]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(video_in_TDATA[6]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(video_in_TDATA[7]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[7] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(video_in_TDATA[8]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[8] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(video_in_TDATA[9]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[9] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h8A)) 
    \B_V_data_1_payload_B[23]_i_1 
       (.I0(B_V_data_1_sel_wr),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(video_in_TDATA[0]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(video_in_TDATA[10]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[10] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(video_in_TDATA[11]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(video_in_TDATA[12]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[12] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(video_in_TDATA[13]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[13] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(video_in_TDATA[14]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[14] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(video_in_TDATA[15]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[15] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(video_in_TDATA[16]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[16] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(video_in_TDATA[17]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[17] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(video_in_TDATA[18]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[18] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(video_in_TDATA[19]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[19] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(video_in_TDATA[1]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(video_in_TDATA[20]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[20] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(video_in_TDATA[21]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[21] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(video_in_TDATA[22]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[22] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(video_in_TDATA[23]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[23] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(video_in_TDATA[2]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(video_in_TDATA[3]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(video_in_TDATA[4]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(video_in_TDATA[5]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(video_in_TDATA[6]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(video_in_TDATA[7]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[7] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(video_in_TDATA[8]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[8] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(video_in_TDATA[9]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT5 #(
    .INIT(32'h4555BAAA)) 
    B_V_data_1_sel_rd_i_1__1
       (.I0(ack_out117_out),
        .I1(eol_2_reg_158),
        .I2(Q[1]),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .I4(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__1_n_4));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__1_n_4),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1
       (.I0(\B_V_data_1_state_reg[1]_0 ),
        .I1(video_in_TVALID),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1_n_4));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1_n_4),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hD8D8D8D8F8F8D8F8)) 
    \B_V_data_1_state[0]_i_1__1 
       (.I0(\B_V_data_1_state_reg[1]_0 ),
        .I1(video_in_TVALID),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .I3(Q[1]),
        .I4(eol_2_reg_158),
        .I5(ack_out117_out),
        .O(\B_V_data_1_state[0]_i_1__1_n_4 ));
  LUT6 #(
    .INIT(64'hFF5DFFFFFF5DFF5D)) 
    \B_V_data_1_state[1]_i_2 
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(Q[1]),
        .I2(eol_2_reg_158),
        .I3(ack_out117_out),
        .I4(video_in_TVALID),
        .I5(\B_V_data_1_state_reg[1]_0 ),
        .O(B_V_data_1_state));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT5 #(
    .INIT(32'hBAAAAAAA)) 
    \B_V_data_1_state[1]_i_2__0 
       (.I0(\B_V_data_1_state[1]_i_3_n_4 ),
        .I1(\j_reg_116[31]_i_4_n_4 ),
        .I2(Q[0]),
        .I3(CO),
        .I4(ap_enable_reg_pp0_iter0),
        .O(B_V_data_1_sel0));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \B_V_data_1_state[1]_i_3 
       (.I0(eol_2_reg_158),
        .I1(Q[1]),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .O(\B_V_data_1_state[1]_i_3_n_4 ));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__1_n_4 ),
        .Q(\B_V_data_1_state_reg[0]_0 ),
        .R(ap_rst_n_inv));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT5 #(
    .INIT(32'hFFFBAAAA)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(p_1_in),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\j_reg_116[31]_i_4_n_4 ),
        .I3(CO),
        .I4(Q[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(\ap_CS_fsm[3]_i_2_n_4 ),
        .I2(CO),
        .O(D[1]));
  LUT2 #(
    .INIT(4'hB)) 
    \ap_CS_fsm[3]_i_2 
       (.I0(\j_reg_116[31]_i_4_n_4 ),
        .I1(Q[0]),
        .O(\ap_CS_fsm[3]_i_2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT5 #(
    .INIT(32'hE0E0E000)) 
    ap_enable_reg_pp0_iter0_i_1
       (.I0(\ap_CS_fsm[3]_i_2_n_4 ),
        .I1(CO),
        .I2(ap_rst_n),
        .I3(p_1_in),
        .I4(ap_enable_reg_pp0_iter0),
        .O(ap_rst_n_1));
  LUT6 #(
    .INIT(64'h40CC400040004000)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(p_1_in),
        .I1(ap_rst_n),
        .I2(ap_enable_reg_pp0_iter1_reg),
        .I3(\j_reg_116[31]_i_4_n_4 ),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(CO),
        .O(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_269[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[0] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[0] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_269[10]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[10] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[10] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_269[11]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[11] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[11] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_269[12]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[12] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[12] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_269[13]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[13] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[13] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_269[14]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[14] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[14] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_269[15]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[15] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[15] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_269[16]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[16] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[16] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [16]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_269[17]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[17] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[17] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [17]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_269[18]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[18] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[18] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [18]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_269[19]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[19] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[19] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [19]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_269[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[1] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[1] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_269[20]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[20] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[20] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [20]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_269[21]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[21] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[21] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [21]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_269[22]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[22] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[22] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [22]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_269[23]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[23] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[23] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [23]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_269[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[2] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[2] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_269[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[3] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[3] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_269[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[4] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[4] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_269[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[5] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[5] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_269[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[6] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[6] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_269[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[7] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[7] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_269[8]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[8] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[8] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_269[9]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[9] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[9] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [9]));
  LUT6 #(
    .INIT(64'h0000C000AAAACAAA)) 
    \eol_reg_104[0]_i_1 
       (.I0(\eol_reg_104_reg[0]_0 ),
        .I1(axi_last_V_1_reg_274),
        .I2(ap_enable_reg_pp0_iter1_reg),
        .I3(icmp_ln122_reg_265),
        .I4(\ap_CS_fsm[3]_i_2_n_4 ),
        .I5(p_1_in),
        .O(\eol_reg_104_reg[0] ));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln122_fu_193_p2_carry__0_i_1
       (.I0(icmp_ln122_fu_193_p2_carry__0[9]),
        .I1(icmp_ln122_fu_193_p2_carry__0[8]),
        .O(S[4]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln122_fu_193_p2_carry__0_i_2
       (.I0(icmp_ln122_fu_193_p2_carry__0[7]),
        .I1(icmp_ln122_fu_193_p2_carry__0[6]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln122_fu_193_p2_carry__0_i_3
       (.I0(icmp_ln122_fu_193_p2_carry__0[5]),
        .I1(icmp_ln122_fu_193_p2_carry__0[4]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln122_fu_193_p2_carry__0_i_4
       (.I0(icmp_ln122_fu_193_p2_carry__0[3]),
        .I1(icmp_ln122_fu_193_p2_carry__0[2]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln122_fu_193_p2_carry__0_i_5
       (.I0(icmp_ln122_fu_193_p2_carry__0[1]),
        .I1(icmp_ln122_fu_193_p2_carry__0[0]),
        .O(S[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln122_reg_265[0]_i_1 
       (.I0(icmp_ln122_reg_265),
        .I1(\ap_CS_fsm[3]_i_2_n_4 ),
        .I2(CO),
        .O(\icmp_ln122_reg_265_reg[0] ));
  LUT2 #(
    .INIT(4'h2)) 
    \j_reg_116[31]_i_1 
       (.I0(p_1_in),
        .I1(ack_out117_out),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \j_reg_116[31]_i_2 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(CO),
        .I2(Q[0]),
        .I3(\j_reg_116[31]_i_4_n_4 ),
        .O(ack_out117_out));
  LUT5 #(
    .INIT(32'h1111F111)) 
    \j_reg_116[31]_i_4 
       (.I0(\j_reg_116[31]_i_5_n_4 ),
        .I1(img_in_data_full_n),
        .I2(CO),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(\B_V_data_1_state_reg[0]_0 ),
        .O(\j_reg_116[31]_i_4_n_4 ));
  LUT4 #(
    .INIT(16'h4FFF)) 
    \j_reg_116[31]_i_5 
       (.I0(or_ln134_reg_283),
        .I1(or_ln131_reg_279),
        .I2(ap_enable_reg_pp0_iter1_reg),
        .I3(icmp_ln122_reg_265),
        .O(\j_reg_116[31]_i_5_n_4 ));
  LUT6 #(
    .INIT(64'h0000000088080000)) 
    mem_reg_bram_0_i_12
       (.I0(icmp_ln122_reg_265),
        .I1(ap_enable_reg_pp0_iter1_reg),
        .I2(or_ln131_reg_279),
        .I3(or_ln134_reg_283),
        .I4(Q[0]),
        .I5(\j_reg_116[31]_i_4_n_4 ),
        .O(Loop_loop_height_proc20_U0_img_in_data_write));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \or_ln131_reg_279[0]_i_1 
       (.I0(CO),
        .I1(Q[0]),
        .I2(\j_reg_116[31]_i_4_n_4 ),
        .O(E));
endmodule

(* ORIG_REF_NAME = "regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both_37
   (\B_V_data_1_state_reg[0]_0 ,
    ap_enable_reg_pp0_iter0_reg,
    ap_enable_reg_pp0_iter1_reg,
    \sof_2_reg_140_reg[0] ,
    E,
    internal_empty_n_reg,
    D,
    \ap_CS_fsm_reg[2] ,
    \tmp_last_V_reg_203_reg[0] ,
    ap_enable_reg_pp0_iter0_reg_0,
    icmp_ln190_reg_1940,
    \icmp_ln190_reg_194_reg[0] ,
    \B_V_data_1_state_reg[1]_0 ,
    \ap_CS_fsm_reg[1] ,
    SR,
    video_out_TDATA,
    ap_rst_n_inv,
    ap_clk,
    ap_enable_reg_pp0_iter0,
    ap_enable_reg_pp0_iter1,
    ap_rst_n,
    ap_enable_reg_pp0_iter2_reg,
    sof_2_reg_140,
    sof_reg_104,
    icmp_ln190_reg_194_pp0_iter1_reg,
    start_for_Loop_loop_height_proc1921_U0_full_n,
    overlyOnMat_1080_1920_U0_ap_start,
    start_once_reg,
    Q,
    icmp_ln190_fu_167_p2,
    \tmp_last_V_reg_203_reg[0]_0 ,
    \tmp_last_V_reg_203_reg[0]_1 ,
    \tmp_last_V_reg_203_reg[0]_2 ,
    \tmp_last_V_reg_203_reg[0]_3 ,
    video_out_TREADY,
    B_V_data_1_sel_wr_reg_0,
    img_out_data_empty_n,
    Loop_loop_height_proc1921_U0_ap_start,
    \j_reg_129_reg[0] ,
    \B_V_data_1_payload_B_reg[23]_0 );
  output \B_V_data_1_state_reg[0]_0 ;
  output ap_enable_reg_pp0_iter0_reg;
  output ap_enable_reg_pp0_iter1_reg;
  output \sof_2_reg_140_reg[0] ;
  output [0:0]E;
  output internal_empty_n_reg;
  output [3:0]D;
  output \ap_CS_fsm_reg[2] ;
  output \tmp_last_V_reg_203_reg[0] ;
  output [0:0]ap_enable_reg_pp0_iter0_reg_0;
  output icmp_ln190_reg_1940;
  output \icmp_ln190_reg_194_reg[0] ;
  output \B_V_data_1_state_reg[1]_0 ;
  output [0:0]\ap_CS_fsm_reg[1] ;
  output [0:0]SR;
  output [23:0]video_out_TDATA;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_enable_reg_pp0_iter0;
  input ap_enable_reg_pp0_iter1;
  input ap_rst_n;
  input ap_enable_reg_pp0_iter2_reg;
  input sof_2_reg_140;
  input sof_reg_104;
  input icmp_ln190_reg_194_pp0_iter1_reg;
  input start_for_Loop_loop_height_proc1921_U0_full_n;
  input overlyOnMat_1080_1920_U0_ap_start;
  input start_once_reg;
  input [3:0]Q;
  input icmp_ln190_fu_167_p2;
  input \tmp_last_V_reg_203_reg[0]_0 ;
  input \tmp_last_V_reg_203_reg[0]_1 ;
  input [1:0]\tmp_last_V_reg_203_reg[0]_2 ;
  input \tmp_last_V_reg_203_reg[0]_3 ;
  input video_out_TREADY;
  input B_V_data_1_sel_wr_reg_0;
  input img_out_data_empty_n;
  input Loop_loop_height_proc1921_U0_ap_start;
  input \j_reg_129_reg[0] ;
  input [23:0]\B_V_data_1_payload_B_reg[23]_0 ;

  wire B_V_data_1_load_A;
  wire B_V_data_1_load_B;
  wire \B_V_data_1_payload_A_reg_n_4_[0] ;
  wire \B_V_data_1_payload_A_reg_n_4_[10] ;
  wire \B_V_data_1_payload_A_reg_n_4_[11] ;
  wire \B_V_data_1_payload_A_reg_n_4_[12] ;
  wire \B_V_data_1_payload_A_reg_n_4_[13] ;
  wire \B_V_data_1_payload_A_reg_n_4_[14] ;
  wire \B_V_data_1_payload_A_reg_n_4_[15] ;
  wire \B_V_data_1_payload_A_reg_n_4_[16] ;
  wire \B_V_data_1_payload_A_reg_n_4_[17] ;
  wire \B_V_data_1_payload_A_reg_n_4_[18] ;
  wire \B_V_data_1_payload_A_reg_n_4_[19] ;
  wire \B_V_data_1_payload_A_reg_n_4_[1] ;
  wire \B_V_data_1_payload_A_reg_n_4_[20] ;
  wire \B_V_data_1_payload_A_reg_n_4_[21] ;
  wire \B_V_data_1_payload_A_reg_n_4_[22] ;
  wire \B_V_data_1_payload_A_reg_n_4_[23] ;
  wire \B_V_data_1_payload_A_reg_n_4_[2] ;
  wire \B_V_data_1_payload_A_reg_n_4_[3] ;
  wire \B_V_data_1_payload_A_reg_n_4_[4] ;
  wire \B_V_data_1_payload_A_reg_n_4_[5] ;
  wire \B_V_data_1_payload_A_reg_n_4_[6] ;
  wire \B_V_data_1_payload_A_reg_n_4_[7] ;
  wire \B_V_data_1_payload_A_reg_n_4_[8] ;
  wire \B_V_data_1_payload_A_reg_n_4_[9] ;
  wire [23:0]\B_V_data_1_payload_B_reg[23]_0 ;
  wire \B_V_data_1_payload_B_reg_n_4_[0] ;
  wire \B_V_data_1_payload_B_reg_n_4_[10] ;
  wire \B_V_data_1_payload_B_reg_n_4_[11] ;
  wire \B_V_data_1_payload_B_reg_n_4_[12] ;
  wire \B_V_data_1_payload_B_reg_n_4_[13] ;
  wire \B_V_data_1_payload_B_reg_n_4_[14] ;
  wire \B_V_data_1_payload_B_reg_n_4_[15] ;
  wire \B_V_data_1_payload_B_reg_n_4_[16] ;
  wire \B_V_data_1_payload_B_reg_n_4_[17] ;
  wire \B_V_data_1_payload_B_reg_n_4_[18] ;
  wire \B_V_data_1_payload_B_reg_n_4_[19] ;
  wire \B_V_data_1_payload_B_reg_n_4_[1] ;
  wire \B_V_data_1_payload_B_reg_n_4_[20] ;
  wire \B_V_data_1_payload_B_reg_n_4_[21] ;
  wire \B_V_data_1_payload_B_reg_n_4_[22] ;
  wire \B_V_data_1_payload_B_reg_n_4_[23] ;
  wire \B_V_data_1_payload_B_reg_n_4_[2] ;
  wire \B_V_data_1_payload_B_reg_n_4_[3] ;
  wire \B_V_data_1_payload_B_reg_n_4_[4] ;
  wire \B_V_data_1_payload_B_reg_n_4_[5] ;
  wire \B_V_data_1_payload_B_reg_n_4_[6] ;
  wire \B_V_data_1_payload_B_reg_n_4_[7] ;
  wire \B_V_data_1_payload_B_reg_n_4_[8] ;
  wire \B_V_data_1_payload_B_reg_n_4_[9] ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__5_n_4;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__7_n_4;
  wire B_V_data_1_sel_wr_reg_0;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__5_n_4 ;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire [3:0]D;
  wire [0:0]E;
  wire Loop_loop_height_proc1921_U0_ap_start;
  wire [3:0]Q;
  wire [0:0]SR;
  wire \ap_CS_fsm[1]_i_2__0_n_4 ;
  wire [0:0]\ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[2] ;
  wire ap_NS_fsm18_out;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire [0:0]ap_enable_reg_pp0_iter0_reg_0;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter2_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire icmp_ln190_fu_167_p2;
  wire icmp_ln190_reg_1940;
  wire \icmp_ln190_reg_194[0]_i_3_n_4 ;
  wire icmp_ln190_reg_194_pp0_iter1_reg;
  wire \icmp_ln190_reg_194_reg[0] ;
  wire img_out_data_empty_n;
  wire internal_empty_n_reg;
  wire \j_reg_129_reg[0] ;
  wire overlyOnMat_1080_1920_U0_ap_start;
  wire p_6_in;
  wire sof_2_reg_140;
  wire \sof_2_reg_140_reg[0] ;
  wire sof_reg_104;
  wire start_for_Loop_loop_height_proc1921_U0_full_n;
  wire start_once_reg;
  wire \tmp_last_V_reg_203_reg[0] ;
  wire \tmp_last_V_reg_203_reg[0]_0 ;
  wire \tmp_last_V_reg_203_reg[0]_1 ;
  wire [1:0]\tmp_last_V_reg_203_reg[0]_2 ;
  wire \tmp_last_V_reg_203_reg[0]_3 ;
  wire [23:0]video_out_TDATA;
  wire video_out_TREADY;
  wire video_out_TREADY_int_regslice;

  LUT3 #(
    .INIT(8'h45)) 
    \B_V_data_1_payload_A[23]_i_1__1 
       (.I0(B_V_data_1_sel_wr),
        .I1(video_out_TREADY_int_regslice),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .O(B_V_data_1_load_A));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [0]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [10]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[10] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [11]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [12]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[12] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [13]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[13] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [14]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[14] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [15]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[15] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [16]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[16] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [17]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[17] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [18]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[18] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [19]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[19] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [1]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [20]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[20] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [21]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[21] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [22]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[22] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [23]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[23] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [2]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [3]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [4]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [5]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [6]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [7]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[7] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [8]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[8] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [9]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[9] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h8A)) 
    \B_V_data_1_payload_B[23]_i_1__1 
       (.I0(B_V_data_1_sel_wr),
        .I1(video_out_TREADY_int_regslice),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [0]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [10]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[10] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [11]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [12]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[12] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [13]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[13] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [14]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[14] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [15]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[15] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [16]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[16] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [17]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[17] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [18]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[18] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [19]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[19] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [1]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [20]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[20] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [21]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[21] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [22]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[22] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [23]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[23] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [2]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [3]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [4]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [5]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [6]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [7]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[7] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [8]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[8] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [9]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__5
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(video_out_TREADY),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__5_n_4));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__5_n_4),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h6)) 
    B_V_data_1_sel_wr_i_1__7
       (.I0(\icmp_ln190_reg_194_reg[0] ),
        .I1(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__7_n_4));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__7_n_4),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'hAEEE)) 
    \B_V_data_1_state[0]_i_1__5 
       (.I0(\icmp_ln190_reg_194_reg[0] ),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(video_out_TREADY),
        .I3(video_out_TREADY_int_regslice),
        .O(\B_V_data_1_state[0]_i_1__5_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \B_V_data_1_state[0]_i_2 
       (.I0(B_V_data_1_sel_wr_reg_0),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(Q[2]),
        .I3(\icmp_ln190_reg_194[0]_i_3_n_4 ),
        .O(\icmp_ln190_reg_194_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'hBBFB)) 
    \B_V_data_1_state[1]_i_1__5 
       (.I0(video_out_TREADY),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(video_out_TREADY_int_regslice),
        .I3(\icmp_ln190_reg_194_reg[0] ),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__5_n_4 ),
        .Q(\B_V_data_1_state_reg[0]_0 ),
        .R(ap_rst_n_inv));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(video_out_TREADY_int_regslice),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \ap_CS_fsm[0]_i_1__0 
       (.I0(Loop_loop_height_proc1921_U0_ap_start),
        .I1(Q[0]),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'h70FFFFFF)) 
    \ap_CS_fsm[0]_i_2__1 
       (.I0(video_out_TREADY_int_regslice),
        .I1(video_out_TREADY),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .I3(Q[1]),
        .I4(\j_reg_129_reg[0] ),
        .O(\B_V_data_1_state_reg[1]_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \ap_CS_fsm[1]_i_1__2 
       (.I0(\ap_CS_fsm[1]_i_2__0_n_4 ),
        .I1(Q[1]),
        .I2(Loop_loop_height_proc1921_U0_ap_start),
        .I3(Q[0]),
        .I4(Q[3]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \ap_CS_fsm[1]_i_2__0 
       (.I0(video_out_TREADY_int_regslice),
        .I1(video_out_TREADY),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .O(\ap_CS_fsm[1]_i_2__0_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'hFFEFAAAA)) 
    \ap_CS_fsm[2]_i_1__2 
       (.I0(ap_NS_fsm18_out),
        .I1(\icmp_ln190_reg_194[0]_i_3_n_4 ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(Q[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'h00008F00)) 
    \ap_CS_fsm[2]_i_2__1 
       (.I0(video_out_TREADY_int_regslice),
        .I1(video_out_TREADY),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .I3(Q[1]),
        .I4(\j_reg_129_reg[0] ),
        .O(ap_NS_fsm18_out));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \ap_CS_fsm[3]_i_1__1 
       (.I0(Q[2]),
        .I1(\icmp_ln190_reg_194[0]_i_3_n_4 ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_enable_reg_pp0_iter0),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hDF00DF00DF000000)) 
    ap_enable_reg_pp0_iter0_i_1__1
       (.I0(icmp_ln190_fu_167_p2),
        .I1(\icmp_ln190_reg_194[0]_i_3_n_4 ),
        .I2(Q[2]),
        .I3(ap_rst_n),
        .I4(ap_NS_fsm18_out),
        .I5(ap_enable_reg_pp0_iter0),
        .O(\ap_CS_fsm_reg[2] ));
  LUT5 #(
    .INIT(32'h00A0C0A0)) 
    ap_enable_reg_pp0_iter1_i_1__2
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_rst_n),
        .I3(\icmp_ln190_reg_194[0]_i_3_n_4 ),
        .I4(ap_NS_fsm18_out),
        .O(ap_enable_reg_pp0_iter0_reg));
  LUT6 #(
    .INIT(64'h00008800F0008800)) 
    ap_enable_reg_pp0_iter2_i_1
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_enable_reg_pp0_iter2_reg),
        .I3(ap_rst_n),
        .I4(\icmp_ln190_reg_194[0]_i_3_n_4 ),
        .I5(ap_NS_fsm18_out),
        .O(ap_enable_reg_pp0_iter1_reg));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'hA222)) 
    \i_2_reg_189[10]_i_1 
       (.I0(Q[1]),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(video_out_TREADY),
        .I3(video_out_TREADY_int_regslice),
        .O(\ap_CS_fsm_reg[1] ));
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln190_reg_194[0]_i_1 
       (.I0(Q[2]),
        .I1(\icmp_ln190_reg_194[0]_i_3_n_4 ),
        .O(icmp_ln190_reg_1940));
  LUT6 #(
    .INIT(64'h040404040CFF0C0C)) 
    \icmp_ln190_reg_194[0]_i_3 
       (.I0(img_out_data_empty_n),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(B_V_data_1_sel_wr_reg_0),
        .I3(icmp_ln190_reg_194_pp0_iter1_reg),
        .I4(ap_enable_reg_pp0_iter2_reg),
        .I5(video_out_TREADY_int_regslice),
        .O(\icmp_ln190_reg_194[0]_i_3_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \j_reg_129[10]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(p_6_in),
        .I2(ap_NS_fsm18_out),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \j_reg_129[10]_i_2 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(p_6_in),
        .O(ap_enable_reg_pp0_iter0_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \j_reg_129[10]_i_4 
       (.I0(Q[2]),
        .I1(\icmp_ln190_reg_194[0]_i_3_n_4 ),
        .I2(icmp_ln190_fu_167_p2),
        .O(p_6_in));
  LUT4 #(
    .INIT(16'h5595)) 
    \mOutPtr[1]_i_1__10 
       (.I0(internal_empty_n_reg),
        .I1(start_for_Loop_loop_height_proc1921_U0_full_n),
        .I2(overlyOnMat_1080_1920_U0_ap_start),
        .I3(start_once_reg),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mOutPtr[1]_i_3 
       (.I0(\B_V_data_1_state_reg[1]_0 ),
        .I1(Loop_loop_height_proc1921_U0_ap_start),
        .O(internal_empty_n_reg));
  LUT6 #(
    .INIT(64'hE2E2E200E2E2E2E2)) 
    \sof_2_reg_140[0]_i_1 
       (.I0(sof_2_reg_140),
        .I1(ap_NS_fsm18_out),
        .I2(sof_reg_104),
        .I3(\icmp_ln190_reg_194[0]_i_3_n_4 ),
        .I4(icmp_ln190_reg_194_pp0_iter1_reg),
        .I5(ap_enable_reg_pp0_iter2_reg),
        .O(\sof_2_reg_140_reg[0] ));
  LUT6 #(
    .INIT(64'h2222222222222E22)) 
    \tmp_last_V_reg_203[0]_i_1 
       (.I0(\tmp_last_V_reg_203_reg[0]_0 ),
        .I1(p_6_in),
        .I2(\tmp_last_V_reg_203_reg[0]_1 ),
        .I3(\tmp_last_V_reg_203_reg[0]_2 [1]),
        .I4(\tmp_last_V_reg_203_reg[0]_2 [0]),
        .I5(\tmp_last_V_reg_203_reg[0]_3 ),
        .O(\tmp_last_V_reg_203_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \video_out_TDATA[0]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[0] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[0] ),
        .I2(B_V_data_1_sel),
        .O(video_out_TDATA[0]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \video_out_TDATA[10]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[10] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[10] ),
        .I2(B_V_data_1_sel),
        .O(video_out_TDATA[10]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \video_out_TDATA[11]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[11] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[11] ),
        .I2(B_V_data_1_sel),
        .O(video_out_TDATA[11]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \video_out_TDATA[12]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[12] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[12] ),
        .I2(B_V_data_1_sel),
        .O(video_out_TDATA[12]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \video_out_TDATA[13]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[13] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[13] ),
        .I2(B_V_data_1_sel),
        .O(video_out_TDATA[13]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \video_out_TDATA[14]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[14] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[14] ),
        .I2(B_V_data_1_sel),
        .O(video_out_TDATA[14]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \video_out_TDATA[15]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[15] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[15] ),
        .I2(B_V_data_1_sel),
        .O(video_out_TDATA[15]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \video_out_TDATA[16]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[16] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[16] ),
        .I2(B_V_data_1_sel),
        .O(video_out_TDATA[16]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \video_out_TDATA[17]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[17] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[17] ),
        .I2(B_V_data_1_sel),
        .O(video_out_TDATA[17]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \video_out_TDATA[18]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[18] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[18] ),
        .I2(B_V_data_1_sel),
        .O(video_out_TDATA[18]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \video_out_TDATA[19]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[19] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[19] ),
        .I2(B_V_data_1_sel),
        .O(video_out_TDATA[19]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \video_out_TDATA[1]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[1] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[1] ),
        .I2(B_V_data_1_sel),
        .O(video_out_TDATA[1]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \video_out_TDATA[20]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[20] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[20] ),
        .I2(B_V_data_1_sel),
        .O(video_out_TDATA[20]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \video_out_TDATA[21]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[21] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[21] ),
        .I2(B_V_data_1_sel),
        .O(video_out_TDATA[21]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \video_out_TDATA[22]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[22] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[22] ),
        .I2(B_V_data_1_sel),
        .O(video_out_TDATA[22]));
  LUT3 #(
    .INIT(8'hAC)) 
    \video_out_TDATA[23]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[23] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[23] ),
        .I2(B_V_data_1_sel),
        .O(video_out_TDATA[23]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \video_out_TDATA[2]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[2] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[2] ),
        .I2(B_V_data_1_sel),
        .O(video_out_TDATA[2]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \video_out_TDATA[3]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[3] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[3] ),
        .I2(B_V_data_1_sel),
        .O(video_out_TDATA[3]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \video_out_TDATA[4]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[4] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[4] ),
        .I2(B_V_data_1_sel),
        .O(video_out_TDATA[4]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \video_out_TDATA[5]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[5] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[5] ),
        .I2(B_V_data_1_sel),
        .O(video_out_TDATA[5]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \video_out_TDATA[6]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[6] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[6] ),
        .I2(B_V_data_1_sel),
        .O(video_out_TDATA[6]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \video_out_TDATA[7]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[7] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[7] ),
        .I2(B_V_data_1_sel),
        .O(video_out_TDATA[7]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \video_out_TDATA[8]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[8] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[8] ),
        .I2(B_V_data_1_sel),
        .O(video_out_TDATA[8]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \video_out_TDATA[9]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[9] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[9] ),
        .I2(B_V_data_1_sel),
        .O(video_out_TDATA[9]));
endmodule

(* ORIG_REF_NAME = "regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both_40
   (\B_V_data_1_state_reg[1]_0 ,
    \B_V_data_1_state_reg[0]_0 ,
    ap_rst_n_0,
    \eol_reg_132_reg[0] ,
    E,
    \B_V_data_1_state_reg[0]_1 ,
    ap_enable_reg_pp0_iter0_reg,
    Loop_loop_height_proc17_U0_img_coverlay_data_write,
    S,
    DI,
    \icmp_ln122_reg_301_reg[0] ,
    \B_V_data_1_state_reg[0]_2 ,
    \B_V_data_1_state_reg[0]_3 ,
    ap_enable_reg_pp0_iter0_reg_0,
    D,
    ap_rst_n_inv,
    ap_clk,
    p_1_in,
    ap_rst_n,
    ap_enable_reg_pp0_iter1_reg,
    ap_enable_reg_pp0_iter0,
    ap_enable_reg_pp0_iter1_reg_0,
    \eol_reg_132_reg[0]_0 ,
    axi_last_V_2_reg_310,
    icmp_ln122_reg_301,
    Q,
    eol_5_reg_186,
    video_coverlay_TVALID,
    CO,
    or_ln131_reg_315,
    or_ln134_reg_319,
    img_coverlay_data_full_n,
    icmp_ln122_fu_220_p2_carry__0,
    icmp_ln122_fu_220_p2_carry__0_0,
    B_V_data_1_sel_rd_reg_0,
    B_V_data_1_sel,
    B_V_data_1_sel_rd_reg_1,
    B_V_data_1_sel_0,
    video_coverlay_TDATA);
  output \B_V_data_1_state_reg[1]_0 ;
  output \B_V_data_1_state_reg[0]_0 ;
  output ap_rst_n_0;
  output \eol_reg_132_reg[0] ;
  output [0:0]E;
  output \B_V_data_1_state_reg[0]_1 ;
  output [0:0]ap_enable_reg_pp0_iter0_reg;
  output Loop_loop_height_proc17_U0_img_coverlay_data_write;
  output [7:0]S;
  output [7:0]DI;
  output \icmp_ln122_reg_301_reg[0] ;
  output \B_V_data_1_state_reg[0]_2 ;
  output \B_V_data_1_state_reg[0]_3 ;
  output ap_enable_reg_pp0_iter0_reg_0;
  output [23:0]D;
  input ap_rst_n_inv;
  input ap_clk;
  input p_1_in;
  input ap_rst_n;
  input ap_enable_reg_pp0_iter1_reg;
  input ap_enable_reg_pp0_iter0;
  input ap_enable_reg_pp0_iter1_reg_0;
  input \eol_reg_132_reg[0]_0 ;
  input axi_last_V_2_reg_310;
  input icmp_ln122_reg_301;
  input [1:0]Q;
  input eol_5_reg_186;
  input video_coverlay_TVALID;
  input [0:0]CO;
  input or_ln131_reg_315;
  input or_ln134_reg_319;
  input img_coverlay_data_full_n;
  input [15:0]icmp_ln122_fu_220_p2_carry__0;
  input [15:0]icmp_ln122_fu_220_p2_carry__0_0;
  input B_V_data_1_sel_rd_reg_0;
  input B_V_data_1_sel;
  input B_V_data_1_sel_rd_reg_1;
  input B_V_data_1_sel_0;
  input [23:0]video_coverlay_TDATA;

  wire B_V_data_1_load_A;
  wire B_V_data_1_load_B;
  wire \B_V_data_1_payload_A_reg_n_4_[0] ;
  wire \B_V_data_1_payload_A_reg_n_4_[10] ;
  wire \B_V_data_1_payload_A_reg_n_4_[11] ;
  wire \B_V_data_1_payload_A_reg_n_4_[12] ;
  wire \B_V_data_1_payload_A_reg_n_4_[13] ;
  wire \B_V_data_1_payload_A_reg_n_4_[14] ;
  wire \B_V_data_1_payload_A_reg_n_4_[15] ;
  wire \B_V_data_1_payload_A_reg_n_4_[16] ;
  wire \B_V_data_1_payload_A_reg_n_4_[17] ;
  wire \B_V_data_1_payload_A_reg_n_4_[18] ;
  wire \B_V_data_1_payload_A_reg_n_4_[19] ;
  wire \B_V_data_1_payload_A_reg_n_4_[1] ;
  wire \B_V_data_1_payload_A_reg_n_4_[20] ;
  wire \B_V_data_1_payload_A_reg_n_4_[21] ;
  wire \B_V_data_1_payload_A_reg_n_4_[22] ;
  wire \B_V_data_1_payload_A_reg_n_4_[23] ;
  wire \B_V_data_1_payload_A_reg_n_4_[2] ;
  wire \B_V_data_1_payload_A_reg_n_4_[3] ;
  wire \B_V_data_1_payload_A_reg_n_4_[4] ;
  wire \B_V_data_1_payload_A_reg_n_4_[5] ;
  wire \B_V_data_1_payload_A_reg_n_4_[6] ;
  wire \B_V_data_1_payload_A_reg_n_4_[7] ;
  wire \B_V_data_1_payload_A_reg_n_4_[8] ;
  wire \B_V_data_1_payload_A_reg_n_4_[9] ;
  wire \B_V_data_1_payload_B_reg_n_4_[0] ;
  wire \B_V_data_1_payload_B_reg_n_4_[10] ;
  wire \B_V_data_1_payload_B_reg_n_4_[11] ;
  wire \B_V_data_1_payload_B_reg_n_4_[12] ;
  wire \B_V_data_1_payload_B_reg_n_4_[13] ;
  wire \B_V_data_1_payload_B_reg_n_4_[14] ;
  wire \B_V_data_1_payload_B_reg_n_4_[15] ;
  wire \B_V_data_1_payload_B_reg_n_4_[16] ;
  wire \B_V_data_1_payload_B_reg_n_4_[17] ;
  wire \B_V_data_1_payload_B_reg_n_4_[18] ;
  wire \B_V_data_1_payload_B_reg_n_4_[19] ;
  wire \B_V_data_1_payload_B_reg_n_4_[1] ;
  wire \B_V_data_1_payload_B_reg_n_4_[20] ;
  wire \B_V_data_1_payload_B_reg_n_4_[21] ;
  wire \B_V_data_1_payload_B_reg_n_4_[22] ;
  wire \B_V_data_1_payload_B_reg_n_4_[23] ;
  wire \B_V_data_1_payload_B_reg_n_4_[2] ;
  wire \B_V_data_1_payload_B_reg_n_4_[3] ;
  wire \B_V_data_1_payload_B_reg_n_4_[4] ;
  wire \B_V_data_1_payload_B_reg_n_4_[5] ;
  wire \B_V_data_1_payload_B_reg_n_4_[6] ;
  wire \B_V_data_1_payload_B_reg_n_4_[7] ;
  wire \B_V_data_1_payload_B_reg_n_4_[8] ;
  wire \B_V_data_1_payload_B_reg_n_4_[9] ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_0;
  wire B_V_data_1_sel__0;
  wire B_V_data_1_sel_rd_i_1__2_n_4;
  wire B_V_data_1_sel_rd_reg_0;
  wire B_V_data_1_sel_rd_reg_1;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__2_n_4;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__4_n_4 ;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire \B_V_data_1_state_reg[0]_1 ;
  wire \B_V_data_1_state_reg[0]_2 ;
  wire \B_V_data_1_state_reg[0]_3 ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire [0:0]CO;
  wire [23:0]D;
  wire [7:0]DI;
  wire [0:0]E;
  wire Loop_loop_height_proc17_U0_img_coverlay_data_write;
  wire [1:0]Q;
  wire [7:0]S;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire [0:0]ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter0_reg_0;
  wire ap_enable_reg_pp0_iter1_i_2_n_4;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_inv;
  wire axi_last_V_2_reg_310;
  wire eol_5_reg_186;
  wire \eol_reg_132_reg[0] ;
  wire \eol_reg_132_reg[0]_0 ;
  wire [15:0]icmp_ln122_fu_220_p2_carry__0;
  wire [15:0]icmp_ln122_fu_220_p2_carry__0_0;
  wire icmp_ln122_reg_301;
  wire \icmp_ln122_reg_301_reg[0] ;
  wire img_coverlay_data_full_n;
  wire \j_reg_144[31]_i_3_n_4 ;
  wire \j_reg_144[31]_i_4_n_4 ;
  wire or_ln131_reg_315;
  wire or_ln134_reg_319;
  wire p_1_in;
  wire [23:0]video_coverlay_TDATA;
  wire video_coverlay_TVALID;

  LUT3 #(
    .INIT(8'h45)) 
    \B_V_data_1_payload_A[23]_i_1__0 
       (.I0(B_V_data_1_sel_wr),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .O(B_V_data_1_load_A));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(video_coverlay_TDATA[0]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(video_coverlay_TDATA[10]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[10] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(video_coverlay_TDATA[11]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(video_coverlay_TDATA[12]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[12] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(video_coverlay_TDATA[13]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[13] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(video_coverlay_TDATA[14]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[14] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(video_coverlay_TDATA[15]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[15] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(video_coverlay_TDATA[16]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[16] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(video_coverlay_TDATA[17]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[17] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(video_coverlay_TDATA[18]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[18] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(video_coverlay_TDATA[19]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[19] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(video_coverlay_TDATA[1]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(video_coverlay_TDATA[20]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[20] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(video_coverlay_TDATA[21]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[21] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(video_coverlay_TDATA[22]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[22] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(video_coverlay_TDATA[23]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[23] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(video_coverlay_TDATA[2]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(video_coverlay_TDATA[3]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(video_coverlay_TDATA[4]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(video_coverlay_TDATA[5]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(video_coverlay_TDATA[6]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(video_coverlay_TDATA[7]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[7] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(video_coverlay_TDATA[8]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[8] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(video_coverlay_TDATA[9]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[9] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h8A)) 
    \B_V_data_1_payload_B[23]_i_1__0 
       (.I0(B_V_data_1_sel_wr),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(video_coverlay_TDATA[0]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(video_coverlay_TDATA[10]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[10] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(video_coverlay_TDATA[11]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(video_coverlay_TDATA[12]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[12] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(video_coverlay_TDATA[13]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[13] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(video_coverlay_TDATA[14]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[14] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(video_coverlay_TDATA[15]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[15] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(video_coverlay_TDATA[16]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[16] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(video_coverlay_TDATA[17]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[17] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(video_coverlay_TDATA[18]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[18] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(video_coverlay_TDATA[19]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[19] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(video_coverlay_TDATA[1]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(video_coverlay_TDATA[20]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[20] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(video_coverlay_TDATA[21]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[21] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(video_coverlay_TDATA[22]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[22] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(video_coverlay_TDATA[23]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[23] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(video_coverlay_TDATA[2]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(video_coverlay_TDATA[3]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(video_coverlay_TDATA[4]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(video_coverlay_TDATA[5]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(video_coverlay_TDATA[6]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(video_coverlay_TDATA[7]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[7] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(video_coverlay_TDATA[8]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[8] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(video_coverlay_TDATA[9]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[9] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h4555BAAA)) 
    B_V_data_1_sel_rd_i_1__2
       (.I0(E),
        .I1(eol_5_reg_186),
        .I2(Q[1]),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .I4(B_V_data_1_sel__0),
        .O(B_V_data_1_sel_rd_i_1__2_n_4));
  LUT6 #(
    .INIT(64'h00F7FFFFFF080000)) 
    B_V_data_1_sel_rd_i_1__3
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(Q[1]),
        .I2(eol_5_reg_186),
        .I3(E),
        .I4(B_V_data_1_sel_rd_reg_0),
        .I5(B_V_data_1_sel),
        .O(\B_V_data_1_state_reg[0]_2 ));
  LUT6 #(
    .INIT(64'h00F7FFFFFF080000)) 
    B_V_data_1_sel_rd_i_1__4
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(Q[1]),
        .I2(eol_5_reg_186),
        .I3(E),
        .I4(B_V_data_1_sel_rd_reg_1),
        .I5(B_V_data_1_sel_0),
        .O(\B_V_data_1_state_reg[0]_3 ));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__2_n_4),
        .Q(B_V_data_1_sel__0),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__2
       (.I0(\B_V_data_1_state_reg[1]_0 ),
        .I1(video_coverlay_TVALID),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__2_n_4));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__2_n_4),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hD8D8D8D8F8F8D8F8)) 
    \B_V_data_1_state[0]_i_1__4 
       (.I0(\B_V_data_1_state_reg[1]_0 ),
        .I1(video_coverlay_TVALID),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .I3(Q[1]),
        .I4(eol_5_reg_186),
        .I5(E),
        .O(\B_V_data_1_state[0]_i_1__4_n_4 ));
  LUT6 #(
    .INIT(64'hFF5DFFFFFF5DFF5D)) 
    \B_V_data_1_state[1]_i_1__4 
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(Q[1]),
        .I2(eol_5_reg_186),
        .I3(E),
        .I4(video_coverlay_TVALID),
        .I5(\B_V_data_1_state_reg[1]_0 ),
        .O(B_V_data_1_state));
  LUT6 #(
    .INIT(64'hF700F7F7F7F7F7F7)) 
    \B_V_data_1_state[1]_i_2__1 
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(Q[1]),
        .I2(eol_5_reg_186),
        .I3(\j_reg_144[31]_i_3_n_4 ),
        .I4(CO),
        .I5(ap_enable_reg_pp0_iter0),
        .O(\B_V_data_1_state_reg[0]_1 ));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__4_n_4 ),
        .Q(\B_V_data_1_state_reg[0]_0 ),
        .R(ap_rst_n_inv));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg[1]_0 ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h40CC400040004000)) 
    ap_enable_reg_pp0_iter1_i_1__0
       (.I0(p_1_in),
        .I1(ap_rst_n),
        .I2(ap_enable_reg_pp0_iter1_reg),
        .I3(ap_enable_reg_pp0_iter1_i_2_n_4),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_enable_reg_pp0_iter1_reg_0),
        .O(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'hBAAA)) 
    ap_enable_reg_pp0_iter1_i_2
       (.I0(\j_reg_144[31]_i_4_n_4 ),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(CO),
        .O(ap_enable_reg_pp0_iter1_i_2_n_4));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_305[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[0] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[0] ),
        .I2(B_V_data_1_sel__0),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_305[10]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[10] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[10] ),
        .I2(B_V_data_1_sel__0),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_305[11]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[11] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[11] ),
        .I2(B_V_data_1_sel__0),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_305[12]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[12] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[12] ),
        .I2(B_V_data_1_sel__0),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_305[13]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[13] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[13] ),
        .I2(B_V_data_1_sel__0),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_305[14]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[14] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[14] ),
        .I2(B_V_data_1_sel__0),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_305[15]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[15] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[15] ),
        .I2(B_V_data_1_sel__0),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_305[16]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[16] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[16] ),
        .I2(B_V_data_1_sel__0),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_305[17]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[17] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[17] ),
        .I2(B_V_data_1_sel__0),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_305[18]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[18] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[18] ),
        .I2(B_V_data_1_sel__0),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_305[19]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[19] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[19] ),
        .I2(B_V_data_1_sel__0),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_305[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[1] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[1] ),
        .I2(B_V_data_1_sel__0),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_305[20]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[20] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[20] ),
        .I2(B_V_data_1_sel__0),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_305[21]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[21] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[21] ),
        .I2(B_V_data_1_sel__0),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_305[22]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[22] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[22] ),
        .I2(B_V_data_1_sel__0),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_305[23]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[23] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[23] ),
        .I2(B_V_data_1_sel__0),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_305[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[2] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[2] ),
        .I2(B_V_data_1_sel__0),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_305[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[3] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[3] ),
        .I2(B_V_data_1_sel__0),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_305[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[4] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[4] ),
        .I2(B_V_data_1_sel__0),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_305[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[5] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[5] ),
        .I2(B_V_data_1_sel__0),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_305[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[6] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[6] ),
        .I2(B_V_data_1_sel__0),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_305[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[7] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[7] ),
        .I2(B_V_data_1_sel__0),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_305[8]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[8] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[8] ),
        .I2(B_V_data_1_sel__0),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_305[9]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[9] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[9] ),
        .I2(B_V_data_1_sel__0),
        .O(D[9]));
  LUT6 #(
    .INIT(64'h0000C000AAAACAAA)) 
    \eol_reg_132[0]_i_1 
       (.I0(\eol_reg_132_reg[0]_0 ),
        .I1(axi_last_V_2_reg_310),
        .I2(ap_enable_reg_pp0_iter1_reg),
        .I3(icmp_ln122_reg_301),
        .I4(\j_reg_144[31]_i_3_n_4 ),
        .I5(p_1_in),
        .O(\eol_reg_132_reg[0] ));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln122_fu_220_p2_carry__0_i_1
       (.I0(icmp_ln122_fu_220_p2_carry__0[15]),
        .I1(icmp_ln122_fu_220_p2_carry__0_0[15]),
        .I2(icmp_ln122_fu_220_p2_carry__0_0[14]),
        .I3(icmp_ln122_fu_220_p2_carry__0[14]),
        .O(DI[7]));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln122_fu_220_p2_carry__0_i_10
       (.I0(icmp_ln122_fu_220_p2_carry__0[13]),
        .I1(icmp_ln122_fu_220_p2_carry__0_0[13]),
        .I2(icmp_ln122_fu_220_p2_carry__0[12]),
        .I3(icmp_ln122_fu_220_p2_carry__0_0[12]),
        .O(S[6]));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln122_fu_220_p2_carry__0_i_11
       (.I0(icmp_ln122_fu_220_p2_carry__0[11]),
        .I1(icmp_ln122_fu_220_p2_carry__0_0[11]),
        .I2(icmp_ln122_fu_220_p2_carry__0[10]),
        .I3(icmp_ln122_fu_220_p2_carry__0_0[10]),
        .O(S[5]));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln122_fu_220_p2_carry__0_i_12
       (.I0(icmp_ln122_fu_220_p2_carry__0[9]),
        .I1(icmp_ln122_fu_220_p2_carry__0_0[9]),
        .I2(icmp_ln122_fu_220_p2_carry__0[8]),
        .I3(icmp_ln122_fu_220_p2_carry__0_0[8]),
        .O(S[4]));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln122_fu_220_p2_carry__0_i_13
       (.I0(icmp_ln122_fu_220_p2_carry__0[7]),
        .I1(icmp_ln122_fu_220_p2_carry__0_0[7]),
        .I2(icmp_ln122_fu_220_p2_carry__0[6]),
        .I3(icmp_ln122_fu_220_p2_carry__0_0[6]),
        .O(S[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln122_fu_220_p2_carry__0_i_14
       (.I0(icmp_ln122_fu_220_p2_carry__0[5]),
        .I1(icmp_ln122_fu_220_p2_carry__0_0[5]),
        .I2(icmp_ln122_fu_220_p2_carry__0[4]),
        .I3(icmp_ln122_fu_220_p2_carry__0_0[4]),
        .O(S[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln122_fu_220_p2_carry__0_i_15
       (.I0(icmp_ln122_fu_220_p2_carry__0[3]),
        .I1(icmp_ln122_fu_220_p2_carry__0_0[3]),
        .I2(icmp_ln122_fu_220_p2_carry__0[2]),
        .I3(icmp_ln122_fu_220_p2_carry__0_0[2]),
        .O(S[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln122_fu_220_p2_carry__0_i_16
       (.I0(icmp_ln122_fu_220_p2_carry__0[1]),
        .I1(icmp_ln122_fu_220_p2_carry__0_0[1]),
        .I2(icmp_ln122_fu_220_p2_carry__0[0]),
        .I3(icmp_ln122_fu_220_p2_carry__0_0[0]),
        .O(S[0]));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln122_fu_220_p2_carry__0_i_2
       (.I0(icmp_ln122_fu_220_p2_carry__0_0[13]),
        .I1(icmp_ln122_fu_220_p2_carry__0[13]),
        .I2(icmp_ln122_fu_220_p2_carry__0_0[12]),
        .I3(icmp_ln122_fu_220_p2_carry__0[12]),
        .O(DI[6]));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln122_fu_220_p2_carry__0_i_3
       (.I0(icmp_ln122_fu_220_p2_carry__0_0[11]),
        .I1(icmp_ln122_fu_220_p2_carry__0[11]),
        .I2(icmp_ln122_fu_220_p2_carry__0_0[10]),
        .I3(icmp_ln122_fu_220_p2_carry__0[10]),
        .O(DI[5]));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln122_fu_220_p2_carry__0_i_4
       (.I0(icmp_ln122_fu_220_p2_carry__0_0[9]),
        .I1(icmp_ln122_fu_220_p2_carry__0[9]),
        .I2(icmp_ln122_fu_220_p2_carry__0_0[8]),
        .I3(icmp_ln122_fu_220_p2_carry__0[8]),
        .O(DI[4]));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln122_fu_220_p2_carry__0_i_5
       (.I0(icmp_ln122_fu_220_p2_carry__0_0[7]),
        .I1(icmp_ln122_fu_220_p2_carry__0[7]),
        .I2(icmp_ln122_fu_220_p2_carry__0_0[6]),
        .I3(icmp_ln122_fu_220_p2_carry__0[6]),
        .O(DI[3]));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln122_fu_220_p2_carry__0_i_6
       (.I0(icmp_ln122_fu_220_p2_carry__0_0[5]),
        .I1(icmp_ln122_fu_220_p2_carry__0[5]),
        .I2(icmp_ln122_fu_220_p2_carry__0_0[4]),
        .I3(icmp_ln122_fu_220_p2_carry__0[4]),
        .O(DI[2]));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln122_fu_220_p2_carry__0_i_7
       (.I0(icmp_ln122_fu_220_p2_carry__0_0[3]),
        .I1(icmp_ln122_fu_220_p2_carry__0[3]),
        .I2(icmp_ln122_fu_220_p2_carry__0_0[2]),
        .I3(icmp_ln122_fu_220_p2_carry__0[2]),
        .O(DI[1]));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln122_fu_220_p2_carry__0_i_8
       (.I0(icmp_ln122_fu_220_p2_carry__0_0[1]),
        .I1(icmp_ln122_fu_220_p2_carry__0[1]),
        .I2(icmp_ln122_fu_220_p2_carry__0_0[0]),
        .I3(icmp_ln122_fu_220_p2_carry__0[0]),
        .O(DI[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln122_fu_220_p2_carry__0_i_9
       (.I0(icmp_ln122_fu_220_p2_carry__0_0[15]),
        .I1(icmp_ln122_fu_220_p2_carry__0[15]),
        .I2(icmp_ln122_fu_220_p2_carry__0[14]),
        .I3(icmp_ln122_fu_220_p2_carry__0_0[14]),
        .O(S[7]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln122_reg_301[0]_i_1 
       (.I0(icmp_ln122_reg_301),
        .I1(\j_reg_144[31]_i_3_n_4 ),
        .I2(CO),
        .O(\icmp_ln122_reg_301_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \j_reg_144[31]_i_2 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(CO),
        .I2(\j_reg_144[31]_i_3_n_4 ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hFF08FFFF)) 
    \j_reg_144[31]_i_3 
       (.I0(CO),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .I3(\j_reg_144[31]_i_4_n_4 ),
        .I4(Q[0]),
        .O(\j_reg_144[31]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'h40400040)) 
    \j_reg_144[31]_i_4 
       (.I0(img_coverlay_data_full_n),
        .I1(icmp_ln122_reg_301),
        .I2(ap_enable_reg_pp0_iter1_reg),
        .I3(or_ln131_reg_315),
        .I4(or_ln134_reg_319),
        .O(\j_reg_144[31]_i_4_n_4 ));
  LUT5 #(
    .INIT(32'h00008808)) 
    mem_reg_bram_0_i_12__0
       (.I0(icmp_ln122_reg_301),
        .I1(ap_enable_reg_pp0_iter1_reg),
        .I2(or_ln131_reg_315),
        .I3(or_ln134_reg_319),
        .I4(\j_reg_144[31]_i_3_n_4 ),
        .O(Loop_loop_height_proc17_U0_img_coverlay_data_write));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \or_ln131_reg_315[0]_i_1 
       (.I0(CO),
        .I1(\j_reg_144[31]_i_3_n_4 ),
        .O(ap_enable_reg_pp0_iter0_reg));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \or_ln134_reg_319[0]_i_2 
       (.I0(\j_reg_144[31]_i_3_n_4 ),
        .I1(CO),
        .O(ap_enable_reg_pp0_iter0_reg_0));
endmodule

(* ORIG_REF_NAME = "regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized1
   (\eol_reg_104_reg[0] ,
    \B_V_data_1_payload_B_reg[0]_0 ,
    ap_rst_n_inv,
    ap_clk,
    B_V_data_1_sel0,
    video_in_TVALID,
    video_in_TLAST,
    \eol_2_reg_158_reg[0] ,
    Q,
    \eol_2_reg_158_reg[0]_0 ,
    eol_2_reg_158,
    ack_out117_out,
    axi_last_V_1_reg_274);
  output \eol_reg_104_reg[0] ;
  output \B_V_data_1_payload_B_reg[0]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input B_V_data_1_sel0;
  input video_in_TVALID;
  input [0:0]video_in_TLAST;
  input \eol_2_reg_158_reg[0] ;
  input [1:0]Q;
  input \eol_2_reg_158_reg[0]_0 ;
  input eol_2_reg_158;
  input ack_out117_out;
  input axi_last_V_1_reg_274;

  wire B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1__0_n_4 ;
  wire B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1__0_n_4 ;
  wire \B_V_data_1_payload_B_reg[0]_0 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel0;
  wire B_V_data_1_sel_rd_i_1_n_4;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__1_n_4;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1_n_4 ;
  wire \B_V_data_1_state_reg_n_4_[0] ;
  wire \B_V_data_1_state_reg_n_4_[1] ;
  wire [1:0]Q;
  wire ack_out117_out;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire axi_last_V_1_reg_274;
  wire eol_2_reg_158;
  wire \eol_2_reg_158_reg[0] ;
  wire \eol_2_reg_158_reg[0]_0 ;
  wire \eol_reg_104_reg[0] ;
  wire [0:0]video_in_TLAST;
  wire video_in_TLAST_int_regslice;
  wire video_in_TVALID;

  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \B_V_data_1_payload_A[0]_i_1__0 
       (.I0(video_in_TLAST),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_4_[1] ),
        .I3(\B_V_data_1_state_reg_n_4_[0] ),
        .I4(B_V_data_1_payload_A),
        .O(\B_V_data_1_payload_A[0]_i_1__0_n_4 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1__0_n_4 ),
        .Q(B_V_data_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \B_V_data_1_payload_B[0]_i_1__0 
       (.I0(video_in_TLAST),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_4_[1] ),
        .I3(\B_V_data_1_state_reg_n_4_[0] ),
        .I4(B_V_data_1_payload_B),
        .O(\B_V_data_1_payload_B[0]_i_1__0_n_4 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1__0_n_4 ),
        .Q(B_V_data_1_payload_B),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h5555FF7FAAAA0080)) 
    B_V_data_1_sel_rd_i_1
       (.I0(\B_V_data_1_state_reg_n_4_[0] ),
        .I1(\eol_2_reg_158_reg[0]_0 ),
        .I2(Q[1]),
        .I3(eol_2_reg_158),
        .I4(ack_out117_out),
        .I5(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1_n_4));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1_n_4),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__1
       (.I0(\B_V_data_1_state_reg_n_4_[1] ),
        .I1(video_in_TVALID),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__1_n_4));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__1_n_4),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'hD8F8)) 
    \B_V_data_1_state[0]_i_1 
       (.I0(\B_V_data_1_state_reg_n_4_[1] ),
        .I1(video_in_TVALID),
        .I2(\B_V_data_1_state_reg_n_4_[0] ),
        .I3(B_V_data_1_sel0),
        .O(\B_V_data_1_state[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'hDFDD)) 
    \B_V_data_1_state[1]_i_1__0 
       (.I0(\B_V_data_1_state_reg_n_4_[0] ),
        .I1(B_V_data_1_sel0),
        .I2(video_in_TVALID),
        .I3(\B_V_data_1_state_reg_n_4_[1] ),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1_n_4 ),
        .Q(\B_V_data_1_state_reg_n_4_[0] ),
        .R(ap_rst_n_inv));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg_n_4_[1] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_last_V_1_reg_274[0]_i_1 
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .I3(ack_out117_out),
        .I4(axi_last_V_1_reg_274),
        .O(\B_V_data_1_payload_B_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hAFAFAFAFACA0A0A0)) 
    \eol_2_reg_158[0]_i_1 
       (.I0(\eol_2_reg_158_reg[0] ),
        .I1(video_in_TLAST_int_regslice),
        .I2(Q[0]),
        .I3(\eol_2_reg_158_reg[0]_0 ),
        .I4(Q[1]),
        .I5(eol_2_reg_158),
        .O(\eol_reg_104_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \eol_2_reg_158[0]_i_2 
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .O(video_in_TLAST_int_regslice));
endmodule

(* ORIG_REF_NAME = "regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized1_36
   (\start_fu_64_reg[0] ,
    or_ln131_fu_219_p2,
    S,
    \start_fu_64_reg[0]_0 ,
    ap_rst_n_inv,
    ap_clk,
    start_fu_64,
    \start_fu_64_reg[0]_1 ,
    start_for_overlyOnMat_1080_1920_U0_full_n,
    Q,
    ack_out117_out,
    B_V_data_1_sel0,
    video_in_TVALID,
    \j_reg_116_reg[7] ,
    CO,
    video_in_TUSER,
    E,
    or_ln134_reg_283,
    B_V_data_1_sel_rd_reg_0,
    eol_2_reg_158);
  output \start_fu_64_reg[0] ;
  output or_ln131_fu_219_p2;
  output [0:0]S;
  output \start_fu_64_reg[0]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input [0:0]start_fu_64;
  input \start_fu_64_reg[0]_1 ;
  input start_for_overlyOnMat_1080_1920_U0_full_n;
  input [1:0]Q;
  input ack_out117_out;
  input B_V_data_1_sel0;
  input video_in_TVALID;
  input [0:0]\j_reg_116_reg[7] ;
  input [0:0]CO;
  input [0:0]video_in_TUSER;
  input [0:0]E;
  input or_ln134_reg_283;
  input B_V_data_1_sel_rd_reg_0;
  input eol_2_reg_158;

  wire B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1_n_4 ;
  wire B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1_n_4 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel0;
  wire B_V_data_1_sel_rd_i_1__0_n_4;
  wire B_V_data_1_sel_rd_reg_0;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__0_n_4;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__0_n_4 ;
  wire \B_V_data_1_state_reg_n_4_[0] ;
  wire \B_V_data_1_state_reg_n_4_[1] ;
  wire [0:0]CO;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]S;
  wire ack_out117_out;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire eol_2_reg_158;
  wire [0:0]\j_reg_116_reg[7] ;
  wire or_ln131_fu_219_p2;
  wire or_ln134_fu_225_p2;
  wire or_ln134_reg_283;
  wire start_for_overlyOnMat_1080_1920_U0_full_n;
  wire [0:0]start_fu_64;
  wire \start_fu_64_reg[0] ;
  wire \start_fu_64_reg[0]_0 ;
  wire \start_fu_64_reg[0]_1 ;
  wire [0:0]video_in_TUSER;
  wire video_in_TVALID;

  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \B_V_data_1_payload_A[0]_i_1 
       (.I0(video_in_TUSER),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_4_[1] ),
        .I3(\B_V_data_1_state_reg_n_4_[0] ),
        .I4(B_V_data_1_payload_A),
        .O(\B_V_data_1_payload_A[0]_i_1_n_4 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1_n_4 ),
        .Q(B_V_data_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \B_V_data_1_payload_B[0]_i_1 
       (.I0(video_in_TUSER),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_4_[1] ),
        .I3(\B_V_data_1_state_reg_n_4_[0] ),
        .I4(B_V_data_1_payload_B),
        .O(\B_V_data_1_payload_B[0]_i_1_n_4 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1_n_4 ),
        .Q(B_V_data_1_payload_B),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h5555FF7FAAAA0080)) 
    B_V_data_1_sel_rd_i_1__0
       (.I0(\B_V_data_1_state_reg_n_4_[0] ),
        .I1(B_V_data_1_sel_rd_reg_0),
        .I2(Q[1]),
        .I3(eol_2_reg_158),
        .I4(ack_out117_out),
        .I5(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__0_n_4));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__0_n_4),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__0
       (.I0(\B_V_data_1_state_reg_n_4_[1] ),
        .I1(video_in_TVALID),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__0_n_4));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__0_n_4),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'hD8F8)) 
    \B_V_data_1_state[0]_i_1__0 
       (.I0(\B_V_data_1_state_reg_n_4_[1] ),
        .I1(video_in_TVALID),
        .I2(\B_V_data_1_state_reg_n_4_[0] ),
        .I3(B_V_data_1_sel0),
        .O(\B_V_data_1_state[0]_i_1__0_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'hDFDD)) 
    \B_V_data_1_state[1]_i_1__1 
       (.I0(\B_V_data_1_state_reg_n_4_[0] ),
        .I1(B_V_data_1_sel0),
        .I2(video_in_TVALID),
        .I3(\B_V_data_1_state_reg_n_4_[1] ),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__0_n_4 ),
        .Q(\B_V_data_1_state_reg_n_4_[0] ),
        .R(ap_rst_n_inv));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg_n_4_[1] ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h5555555959595559)) 
    j_3_fu_238_p2_carry_i_1
       (.I0(\j_reg_116_reg[7] ),
        .I1(CO),
        .I2(start_fu_64),
        .I3(B_V_data_1_payload_A),
        .I4(B_V_data_1_sel),
        .I5(B_V_data_1_payload_B),
        .O(S));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'hBABF)) 
    \or_ln131_reg_279[0]_i_2 
       (.I0(start_fu_64),
        .I1(B_V_data_1_payload_B),
        .I2(B_V_data_1_sel),
        .I3(B_V_data_1_payload_A),
        .O(or_ln131_fu_219_p2));
  LUT6 #(
    .INIT(64'hFDFFFDDD88888888)) 
    \or_ln134_reg_283[0]_i_1 
       (.I0(E),
        .I1(start_fu_64),
        .I2(B_V_data_1_payload_B),
        .I3(B_V_data_1_sel),
        .I4(B_V_data_1_payload_A),
        .I5(or_ln134_reg_283),
        .O(\start_fu_64_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFF000002AA02AA)) 
    \start_fu_64[0]_i_1 
       (.I0(start_fu_64),
        .I1(\start_fu_64_reg[0]_1 ),
        .I2(start_for_overlyOnMat_1080_1920_U0_full_n),
        .I3(Q[0]),
        .I4(or_ln134_fu_225_p2),
        .I5(ack_out117_out),
        .O(\start_fu_64_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'hFEAE)) 
    \start_fu_64[0]_i_2 
       (.I0(start_fu_64),
        .I1(B_V_data_1_payload_A),
        .I2(B_V_data_1_sel),
        .I3(B_V_data_1_payload_B),
        .O(or_ln134_fu_225_p2));
endmodule

(* ORIG_REF_NAME = "regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized1_38
   (video_out_TLAST,
    ap_rst_n_inv,
    ap_clk,
    video_out_TREADY,
    \B_V_data_1_state_reg[1]_0 ,
    \B_V_data_1_payload_A_reg[0]_0 );
  output [0:0]video_out_TLAST;
  input ap_rst_n_inv;
  input ap_clk;
  input video_out_TREADY;
  input \B_V_data_1_state_reg[1]_0 ;
  input \B_V_data_1_payload_A_reg[0]_0 ;

  wire B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1__4_n_4 ;
  wire \B_V_data_1_payload_A_reg[0]_0 ;
  wire B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1__4_n_4 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__7_n_4;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__6_n_4;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__7_n_4 ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire \B_V_data_1_state_reg_n_4_[0] ;
  wire \B_V_data_1_state_reg_n_4_[1] ;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire [0:0]video_out_TLAST;
  wire video_out_TREADY;

  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \B_V_data_1_payload_A[0]_i_1__4 
       (.I0(\B_V_data_1_payload_A_reg[0]_0 ),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_4_[1] ),
        .I3(\B_V_data_1_state_reg_n_4_[0] ),
        .I4(B_V_data_1_payload_A),
        .O(\B_V_data_1_payload_A[0]_i_1__4_n_4 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1__4_n_4 ),
        .Q(B_V_data_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \B_V_data_1_payload_B[0]_i_1__4 
       (.I0(\B_V_data_1_payload_A_reg[0]_0 ),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_4_[1] ),
        .I3(\B_V_data_1_state_reg_n_4_[0] ),
        .I4(B_V_data_1_payload_B),
        .O(\B_V_data_1_payload_B[0]_i_1__4_n_4 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1__4_n_4 ),
        .Q(B_V_data_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__7
       (.I0(\B_V_data_1_state_reg_n_4_[0] ),
        .I1(video_out_TREADY),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__7_n_4));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__7_n_4),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__6
       (.I0(\B_V_data_1_state_reg[1]_0 ),
        .I1(\B_V_data_1_state_reg_n_4_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__6_n_4));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__6_n_4),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'hAECC)) 
    \B_V_data_1_state[0]_i_1__7 
       (.I0(\B_V_data_1_state_reg[1]_0 ),
        .I1(\B_V_data_1_state_reg_n_4_[0] ),
        .I2(video_out_TREADY),
        .I3(\B_V_data_1_state_reg_n_4_[1] ),
        .O(\B_V_data_1_state[0]_i_1__7_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'hBBFB)) 
    \B_V_data_1_state[1]_i_1__7 
       (.I0(video_out_TREADY),
        .I1(\B_V_data_1_state_reg_n_4_[0] ),
        .I2(\B_V_data_1_state_reg_n_4_[1] ),
        .I3(\B_V_data_1_state_reg[1]_0 ),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__7_n_4 ),
        .Q(\B_V_data_1_state_reg_n_4_[0] ),
        .R(ap_rst_n_inv));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg_n_4_[1] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \video_out_TLAST[0]_INST_0 
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .O(video_out_TLAST));
endmodule

(* ORIG_REF_NAME = "regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized1_39
   (video_out_TUSER,
    ap_rst_n_inv,
    ap_clk,
    video_out_TREADY,
    \B_V_data_1_state_reg[1]_0 ,
    sof_2_reg_140,
    \B_V_data_1_payload_A_reg[0]_0 ,
    icmp_ln190_reg_194_pp0_iter1_reg);
  output [0:0]video_out_TUSER;
  input ap_rst_n_inv;
  input ap_clk;
  input video_out_TREADY;
  input \B_V_data_1_state_reg[1]_0 ;
  input sof_2_reg_140;
  input \B_V_data_1_payload_A_reg[0]_0 ;
  input icmp_ln190_reg_194_pp0_iter1_reg;

  wire B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1__3_n_4 ;
  wire \B_V_data_1_payload_A[0]_i_2_n_4 ;
  wire \B_V_data_1_payload_A_reg[0]_0 ;
  wire B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1__3_n_4 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__6_n_4;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__5_n_4;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__6_n_4 ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire \B_V_data_1_state_reg_n_4_[0] ;
  wire \B_V_data_1_state_reg_n_4_[1] ;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire icmp_ln190_reg_194_pp0_iter1_reg;
  wire sof_2_reg_140;
  wire video_out_TREADY;
  wire [0:0]video_out_TUSER;

  LUT6 #(
    .INIT(64'hFFFFFFA2000000A2)) 
    \B_V_data_1_payload_A[0]_i_1__3 
       (.I0(sof_2_reg_140),
        .I1(\B_V_data_1_payload_A_reg[0]_0 ),
        .I2(icmp_ln190_reg_194_pp0_iter1_reg),
        .I3(B_V_data_1_sel_wr),
        .I4(\B_V_data_1_payload_A[0]_i_2_n_4 ),
        .I5(B_V_data_1_payload_A),
        .O(\B_V_data_1_payload_A[0]_i_1__3_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \B_V_data_1_payload_A[0]_i_2 
       (.I0(\B_V_data_1_state_reg_n_4_[0] ),
        .I1(\B_V_data_1_state_reg_n_4_[1] ),
        .O(\B_V_data_1_payload_A[0]_i_2_n_4 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1__3_n_4 ),
        .Q(B_V_data_1_payload_A),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFA2FF0000A200)) 
    \B_V_data_1_payload_B[0]_i_1__3 
       (.I0(sof_2_reg_140),
        .I1(\B_V_data_1_payload_A_reg[0]_0 ),
        .I2(icmp_ln190_reg_194_pp0_iter1_reg),
        .I3(B_V_data_1_sel_wr),
        .I4(\B_V_data_1_payload_A[0]_i_2_n_4 ),
        .I5(B_V_data_1_payload_B),
        .O(\B_V_data_1_payload_B[0]_i_1__3_n_4 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1__3_n_4 ),
        .Q(B_V_data_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__6
       (.I0(\B_V_data_1_state_reg_n_4_[0] ),
        .I1(video_out_TREADY),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__6_n_4));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__6_n_4),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__5
       (.I0(\B_V_data_1_state_reg[1]_0 ),
        .I1(\B_V_data_1_state_reg_n_4_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__5_n_4));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__5_n_4),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'hAECC)) 
    \B_V_data_1_state[0]_i_1__6 
       (.I0(\B_V_data_1_state_reg[1]_0 ),
        .I1(\B_V_data_1_state_reg_n_4_[0] ),
        .I2(video_out_TREADY),
        .I3(\B_V_data_1_state_reg_n_4_[1] ),
        .O(\B_V_data_1_state[0]_i_1__6_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'hBBFB)) 
    \B_V_data_1_state[1]_i_1__6 
       (.I0(video_out_TREADY),
        .I1(\B_V_data_1_state_reg_n_4_[0] ),
        .I2(\B_V_data_1_state_reg_n_4_[1] ),
        .I3(\B_V_data_1_state_reg[1]_0 ),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__6_n_4 ),
        .Q(\B_V_data_1_state_reg_n_4_[0] ),
        .R(ap_rst_n_inv));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg_n_4_[1] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \video_out_TUSER[0]_INST_0 
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .O(video_out_TUSER));
endmodule

(* ORIG_REF_NAME = "regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized1_41
   (\B_V_data_1_state_reg[0]_0 ,
    B_V_data_1_sel,
    \eol_reg_132_reg[0] ,
    \B_V_data_1_payload_B_reg[0]_0 ,
    ap_rst_n_inv,
    ap_clk,
    B_V_data_1_sel_rd_reg_0,
    \B_V_data_1_state_reg[0]_1 ,
    video_coverlay_TVALID,
    video_coverlay_TLAST,
    \eol_5_reg_186_reg[0] ,
    Q,
    \eol_5_reg_186_reg[0]_0 ,
    eol_5_reg_186,
    E,
    axi_last_V_2_reg_310);
  output \B_V_data_1_state_reg[0]_0 ;
  output B_V_data_1_sel;
  output \eol_reg_132_reg[0] ;
  output \B_V_data_1_payload_B_reg[0]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input B_V_data_1_sel_rd_reg_0;
  input \B_V_data_1_state_reg[0]_1 ;
  input video_coverlay_TVALID;
  input [0:0]video_coverlay_TLAST;
  input \eol_5_reg_186_reg[0] ;
  input [1:0]Q;
  input \eol_5_reg_186_reg[0]_0 ;
  input eol_5_reg_186;
  input [0:0]E;
  input axi_last_V_2_reg_310;

  wire B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1__2_n_4 ;
  wire B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1__2_n_4 ;
  wire \B_V_data_1_payload_B_reg[0]_0 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_reg_0;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__4_n_4;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__2_n_4 ;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire \B_V_data_1_state_reg[0]_1 ;
  wire \B_V_data_1_state_reg_n_4_[1] ;
  wire [0:0]E;
  wire [1:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire axi_last_V_2_reg_310;
  wire eol_5_reg_186;
  wire \eol_5_reg_186_reg[0] ;
  wire \eol_5_reg_186_reg[0]_0 ;
  wire \eol_reg_132_reg[0] ;
  wire [0:0]video_coverlay_TLAST;
  wire video_coverlay_TLAST_int_regslice;
  wire video_coverlay_TVALID;

  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \B_V_data_1_payload_A[0]_i_1__2 
       (.I0(video_coverlay_TLAST),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_4_[1] ),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .I4(B_V_data_1_payload_A),
        .O(\B_V_data_1_payload_A[0]_i_1__2_n_4 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1__2_n_4 ),
        .Q(B_V_data_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \B_V_data_1_payload_B[0]_i_1__2 
       (.I0(video_coverlay_TLAST),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_4_[1] ),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .I4(B_V_data_1_payload_B),
        .O(\B_V_data_1_payload_B[0]_i_1__2_n_4 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1__2_n_4 ),
        .Q(B_V_data_1_payload_B),
        .R(1'b0));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_reg_0),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__4
       (.I0(\B_V_data_1_state_reg_n_4_[1] ),
        .I1(video_coverlay_TVALID),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__4_n_4));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__4_n_4),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'hFD88)) 
    \B_V_data_1_state[0]_i_1__2 
       (.I0(\B_V_data_1_state_reg_n_4_[1] ),
        .I1(video_coverlay_TVALID),
        .I2(\B_V_data_1_state_reg[0]_1 ),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .O(\B_V_data_1_state[0]_i_1__2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'h7F77)) 
    \B_V_data_1_state[1]_i_1__2 
       (.I0(\B_V_data_1_state_reg[0]_1 ),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(video_coverlay_TVALID),
        .I3(\B_V_data_1_state_reg_n_4_[1] ),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__2_n_4 ),
        .Q(\B_V_data_1_state_reg[0]_0 ),
        .R(ap_rst_n_inv));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg_n_4_[1] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_last_V_2_reg_310[0]_i_1 
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .I3(E),
        .I4(axi_last_V_2_reg_310),
        .O(\B_V_data_1_payload_B_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hAFAFAFAFACA0A0A0)) 
    \eol_5_reg_186[0]_i_1 
       (.I0(\eol_5_reg_186_reg[0] ),
        .I1(video_coverlay_TLAST_int_regslice),
        .I2(Q[0]),
        .I3(\eol_5_reg_186_reg[0]_0 ),
        .I4(Q[1]),
        .I5(eol_5_reg_186),
        .O(\eol_reg_132_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \eol_5_reg_186[0]_i_2 
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .O(video_coverlay_TLAST_int_regslice));
endmodule

(* ORIG_REF_NAME = "regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized1_42
   (\B_V_data_1_state_reg[0]_0 ,
    B_V_data_1_sel,
    internal_empty_n_reg,
    or_ln131_fu_245_p2,
    S,
    \start_fu_80_reg[0] ,
    ap_rst_n_inv,
    ap_clk,
    B_V_data_1_sel_rd_reg_0,
    Loop_loop_height_proc17_U0_ap_start,
    overlay_w_c95_empty_n,
    Q,
    start_fu_80,
    E,
    \B_V_data_1_state_reg[0]_1 ,
    video_coverlay_TVALID,
    \j_reg_144_reg[7] ,
    CO,
    video_coverlay_TUSER,
    \or_ln134_reg_319_reg[0] ,
    or_ln134_reg_319);
  output \B_V_data_1_state_reg[0]_0 ;
  output B_V_data_1_sel;
  output internal_empty_n_reg;
  output or_ln131_fu_245_p2;
  output [0:0]S;
  output \start_fu_80_reg[0] ;
  input ap_rst_n_inv;
  input ap_clk;
  input B_V_data_1_sel_rd_reg_0;
  input Loop_loop_height_proc17_U0_ap_start;
  input overlay_w_c95_empty_n;
  input [0:0]Q;
  input [0:0]start_fu_80;
  input [0:0]E;
  input \B_V_data_1_state_reg[0]_1 ;
  input video_coverlay_TVALID;
  input [0:0]\j_reg_144_reg[7] ;
  input [0:0]CO;
  input [0:0]video_coverlay_TUSER;
  input \or_ln134_reg_319_reg[0] ;
  input or_ln134_reg_319;

  wire B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1__1_n_4 ;
  wire B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1__1_n_4 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_reg_0;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__3_n_4;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__3_n_4 ;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire \B_V_data_1_state_reg[0]_1 ;
  wire \B_V_data_1_state_reg_n_4_[1] ;
  wire [0:0]CO;
  wire [0:0]E;
  wire Loop_loop_height_proc17_U0_ap_start;
  wire [0:0]Q;
  wire [0:0]S;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire internal_empty_n_reg;
  wire [0:0]\j_reg_144_reg[7] ;
  wire or_ln131_fu_245_p2;
  wire or_ln134_reg_319;
  wire \or_ln134_reg_319_reg[0] ;
  wire overlay_w_c95_empty_n;
  wire [0:0]start_fu_80;
  wire \start_fu_80[0]_i_2_n_4 ;
  wire \start_fu_80_reg[0] ;
  wire [0:0]video_coverlay_TUSER;
  wire video_coverlay_TVALID;

  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \B_V_data_1_payload_A[0]_i_1__1 
       (.I0(video_coverlay_TUSER),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_4_[1] ),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .I4(B_V_data_1_payload_A),
        .O(\B_V_data_1_payload_A[0]_i_1__1_n_4 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1__1_n_4 ),
        .Q(B_V_data_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \B_V_data_1_payload_B[0]_i_1__1 
       (.I0(video_coverlay_TUSER),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_4_[1] ),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .I4(B_V_data_1_payload_B),
        .O(\B_V_data_1_payload_B[0]_i_1__1_n_4 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1__1_n_4 ),
        .Q(B_V_data_1_payload_B),
        .R(1'b0));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_reg_0),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__3
       (.I0(\B_V_data_1_state_reg_n_4_[1] ),
        .I1(video_coverlay_TVALID),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__3_n_4));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__3_n_4),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'hFD88)) 
    \B_V_data_1_state[0]_i_1__3 
       (.I0(\B_V_data_1_state_reg_n_4_[1] ),
        .I1(video_coverlay_TVALID),
        .I2(\B_V_data_1_state_reg[0]_1 ),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .O(\B_V_data_1_state[0]_i_1__3_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'h7F77)) 
    \B_V_data_1_state[1]_i_1__3 
       (.I0(\B_V_data_1_state_reg[0]_1 ),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(video_coverlay_TVALID),
        .I3(\B_V_data_1_state_reg_n_4_[1] ),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__3_n_4 ),
        .Q(\B_V_data_1_state_reg[0]_0 ),
        .R(ap_rst_n_inv));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg_n_4_[1] ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h5555555959595559)) 
    j_7_fu_264_p2_carry_i_1
       (.I0(\j_reg_144_reg[7] ),
        .I1(CO),
        .I2(start_fu_80),
        .I3(B_V_data_1_payload_A),
        .I4(B_V_data_1_sel),
        .I5(B_V_data_1_payload_B),
        .O(S));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'hBABF)) 
    \or_ln131_reg_315[0]_i_2 
       (.I0(start_fu_80),
        .I1(B_V_data_1_payload_B),
        .I2(B_V_data_1_sel),
        .I3(B_V_data_1_payload_A),
        .O(or_ln131_fu_245_p2));
  LUT6 #(
    .INIT(64'hFFFFEFEA0000AAAA)) 
    \or_ln134_reg_319[0]_i_1 
       (.I0(start_fu_80),
        .I1(B_V_data_1_payload_B),
        .I2(B_V_data_1_sel),
        .I3(B_V_data_1_payload_A),
        .I4(\or_ln134_reg_319_reg[0] ),
        .I5(or_ln134_reg_319),
        .O(\start_fu_80_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFF00007F007F00)) 
    \start_fu_80[0]_i_1 
       (.I0(Loop_loop_height_proc17_U0_ap_start),
        .I1(overlay_w_c95_empty_n),
        .I2(Q),
        .I3(start_fu_80),
        .I4(\start_fu_80[0]_i_2_n_4 ),
        .I5(E),
        .O(internal_empty_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'hFFB8FFFF)) 
    \start_fu_80[0]_i_2 
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .I3(start_fu_80),
        .I4(CO),
        .O(\start_fu_80[0]_i_2_n_4 ));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
