/* SPDX-License-Identifier: MIT
 *
 * Copyright 2016-2020 HabanaLabs, Ltd.
 * All Rights Reserved.
 *
 */

/************************************
 ** This is an auto-generated file **
 **       DO NOT EDIT BELOW        **
 ************************************/

#ifndef ASIC_REG_DCORE0_EDMA1_QM_REGS_H_
#define ASIC_REG_DCORE0_EDMA1_QM_REGS_H_

/*
 *****************************************
 *   DCORE0_EDMA1_QM
 *   (Prototype: QMAN)
 *****************************************
 */

#define mmDCORE0_EDMA1_QM_GLBL_CFG0 0x41DA000

#define mmDCORE0_EDMA1_QM_GLBL_CFG1 0x41DA004

#define mmDCORE0_EDMA1_QM_GLBL_CFG2 0x41DA008

#define mmDCORE0_EDMA1_QM_GLBL_ERR_CFG 0x41DA00C

#define mmDCORE0_EDMA1_QM_GLBL_ERR_CFG1 0x41DA010

#define mmDCORE0_EDMA1_QM_GLBL_ERR_ARC_HALT_EN 0x41DA014

#define mmDCORE0_EDMA1_QM_GLBL_AXCACHE 0x41DA018

#define mmDCORE0_EDMA1_QM_GLBL_STS0 0x41DA01C

#define mmDCORE0_EDMA1_QM_GLBL_STS1 0x41DA020

#define mmDCORE0_EDMA1_QM_GLBL_ERR_STS_0 0x41DA024

#define mmDCORE0_EDMA1_QM_GLBL_ERR_STS_1 0x41DA028

#define mmDCORE0_EDMA1_QM_GLBL_ERR_STS_2 0x41DA02C

#define mmDCORE0_EDMA1_QM_GLBL_ERR_STS_3 0x41DA030

#define mmDCORE0_EDMA1_QM_GLBL_ERR_STS_4 0x41DA034

#define mmDCORE0_EDMA1_QM_GLBL_ERR_MSG_EN_0 0x41DA038

#define mmDCORE0_EDMA1_QM_GLBL_ERR_MSG_EN_1 0x41DA03C

#define mmDCORE0_EDMA1_QM_GLBL_ERR_MSG_EN_2 0x41DA040

#define mmDCORE0_EDMA1_QM_GLBL_ERR_MSG_EN_3 0x41DA044

#define mmDCORE0_EDMA1_QM_GLBL_ERR_MSG_EN_4 0x41DA048

#define mmDCORE0_EDMA1_QM_GLBL_PROT 0x41DA04C

#define mmDCORE0_EDMA1_QM_PQ_BASE_LO_0 0x41DA050

#define mmDCORE0_EDMA1_QM_PQ_BASE_LO_1 0x41DA054

#define mmDCORE0_EDMA1_QM_PQ_BASE_LO_2 0x41DA058

#define mmDCORE0_EDMA1_QM_PQ_BASE_LO_3 0x41DA05C

#define mmDCORE0_EDMA1_QM_PQ_BASE_HI_0 0x41DA060

#define mmDCORE0_EDMA1_QM_PQ_BASE_HI_1 0x41DA064

#define mmDCORE0_EDMA1_QM_PQ_BASE_HI_2 0x41DA068

#define mmDCORE0_EDMA1_QM_PQ_BASE_HI_3 0x41DA06C

#define mmDCORE0_EDMA1_QM_PQ_SIZE_0 0x41DA070

#define mmDCORE0_EDMA1_QM_PQ_SIZE_1 0x41DA074

#define mmDCORE0_EDMA1_QM_PQ_SIZE_2 0x41DA078

#define mmDCORE0_EDMA1_QM_PQ_SIZE_3 0x41DA07C

#define mmDCORE0_EDMA1_QM_PQ_PI_0 0x41DA080

#define mmDCORE0_EDMA1_QM_PQ_PI_1 0x41DA084

#define mmDCORE0_EDMA1_QM_PQ_PI_2 0x41DA088

#define mmDCORE0_EDMA1_QM_PQ_PI_3 0x41DA08C

#define mmDCORE0_EDMA1_QM_PQ_CI_0 0x41DA090

#define mmDCORE0_EDMA1_QM_PQ_CI_1 0x41DA094

#define mmDCORE0_EDMA1_QM_PQ_CI_2 0x41DA098

#define mmDCORE0_EDMA1_QM_PQ_CI_3 0x41DA09C

#define mmDCORE0_EDMA1_QM_PQ_CFG0_0 0x41DA0A0

#define mmDCORE0_EDMA1_QM_PQ_CFG0_1 0x41DA0A4

#define mmDCORE0_EDMA1_QM_PQ_CFG0_2 0x41DA0A8

#define mmDCORE0_EDMA1_QM_PQ_CFG0_3 0x41DA0AC

#define mmDCORE0_EDMA1_QM_PQ_CFG1_0 0x41DA0B0

#define mmDCORE0_EDMA1_QM_PQ_CFG1_1 0x41DA0B4

#define mmDCORE0_EDMA1_QM_PQ_CFG1_2 0x41DA0B8

#define mmDCORE0_EDMA1_QM_PQ_CFG1_3 0x41DA0BC

#define mmDCORE0_EDMA1_QM_PQ_STS0_0 0x41DA0C0

#define mmDCORE0_EDMA1_QM_PQ_STS0_1 0x41DA0C4

#define mmDCORE0_EDMA1_QM_PQ_STS0_2 0x41DA0C8

#define mmDCORE0_EDMA1_QM_PQ_STS0_3 0x41DA0CC

#define mmDCORE0_EDMA1_QM_PQ_STS1_0 0x41DA0D0

#define mmDCORE0_EDMA1_QM_PQ_STS1_1 0x41DA0D4

#define mmDCORE0_EDMA1_QM_PQ_STS1_2 0x41DA0D8

#define mmDCORE0_EDMA1_QM_PQ_STS1_3 0x41DA0DC

#define mmDCORE0_EDMA1_QM_CQ_CFG0_0 0x41DA0E0

#define mmDCORE0_EDMA1_QM_CQ_CFG0_1 0x41DA0E4

#define mmDCORE0_EDMA1_QM_CQ_CFG0_2 0x41DA0E8

#define mmDCORE0_EDMA1_QM_CQ_CFG0_3 0x41DA0EC

#define mmDCORE0_EDMA1_QM_CQ_CFG0_4 0x41DA0F0

#define mmDCORE0_EDMA1_QM_CQ_STS0_0 0x41DA0F4

#define mmDCORE0_EDMA1_QM_CQ_STS0_1 0x41DA0F8

#define mmDCORE0_EDMA1_QM_CQ_STS0_2 0x41DA0FC

#define mmDCORE0_EDMA1_QM_CQ_STS0_3 0x41DA100

#define mmDCORE0_EDMA1_QM_CQ_STS0_4 0x41DA104

#define mmDCORE0_EDMA1_QM_CQ_CFG1_0 0x41DA108

#define mmDCORE0_EDMA1_QM_CQ_CFG1_1 0x41DA10C

#define mmDCORE0_EDMA1_QM_CQ_CFG1_2 0x41DA110

#define mmDCORE0_EDMA1_QM_CQ_CFG1_3 0x41DA114

#define mmDCORE0_EDMA1_QM_CQ_CFG1_4 0x41DA118

#define mmDCORE0_EDMA1_QM_CQ_STS1_0 0x41DA11C

#define mmDCORE0_EDMA1_QM_CQ_STS1_1 0x41DA120

#define mmDCORE0_EDMA1_QM_CQ_STS1_2 0x41DA124

#define mmDCORE0_EDMA1_QM_CQ_STS1_3 0x41DA128

#define mmDCORE0_EDMA1_QM_CQ_STS1_4 0x41DA12C

#define mmDCORE0_EDMA1_QM_CQ_PTR_LO_0 0x41DA150

#define mmDCORE0_EDMA1_QM_CQ_PTR_HI_0 0x41DA154

#define mmDCORE0_EDMA1_QM_CQ_TSIZE_0 0x41DA158

#define mmDCORE0_EDMA1_QM_CQ_CTL_0 0x41DA15C

#define mmDCORE0_EDMA1_QM_CQ_PTR_LO_1 0x41DA160

#define mmDCORE0_EDMA1_QM_CQ_PTR_HI_1 0x41DA164

#define mmDCORE0_EDMA1_QM_CQ_TSIZE_1 0x41DA168

#define mmDCORE0_EDMA1_QM_CQ_CTL_1 0x41DA16C

#define mmDCORE0_EDMA1_QM_CQ_PTR_LO_2 0x41DA170

#define mmDCORE0_EDMA1_QM_CQ_PTR_HI_2 0x41DA174

#define mmDCORE0_EDMA1_QM_CQ_TSIZE_2 0x41DA178

#define mmDCORE0_EDMA1_QM_CQ_CTL_2 0x41DA17C

#define mmDCORE0_EDMA1_QM_CQ_PTR_LO_3 0x41DA180

#define mmDCORE0_EDMA1_QM_CQ_PTR_HI_3 0x41DA184

#define mmDCORE0_EDMA1_QM_CQ_TSIZE_3 0x41DA188

#define mmDCORE0_EDMA1_QM_CQ_CTL_3 0x41DA18C

#define mmDCORE0_EDMA1_QM_CQ_PTR_LO_4 0x41DA190

#define mmDCORE0_EDMA1_QM_CQ_PTR_HI_4 0x41DA194

#define mmDCORE0_EDMA1_QM_CQ_TSIZE_4 0x41DA198

#define mmDCORE0_EDMA1_QM_CQ_CTL_4 0x41DA19C

#define mmDCORE0_EDMA1_QM_CQ_TSIZE_STS_0 0x41DA1A0

#define mmDCORE0_EDMA1_QM_CQ_TSIZE_STS_1 0x41DA1A4

#define mmDCORE0_EDMA1_QM_CQ_TSIZE_STS_2 0x41DA1A8

#define mmDCORE0_EDMA1_QM_CQ_TSIZE_STS_3 0x41DA1AC

#define mmDCORE0_EDMA1_QM_CQ_TSIZE_STS_4 0x41DA1B0

#define mmDCORE0_EDMA1_QM_CQ_PTR_LO_STS_0 0x41DA1B4

#define mmDCORE0_EDMA1_QM_CQ_PTR_LO_STS_1 0x41DA1B8

#define mmDCORE0_EDMA1_QM_CQ_PTR_LO_STS_2 0x41DA1BC

#define mmDCORE0_EDMA1_QM_CQ_PTR_LO_STS_3 0x41DA1C0

#define mmDCORE0_EDMA1_QM_CQ_PTR_LO_STS_4 0x41DA1C4

#define mmDCORE0_EDMA1_QM_CQ_PTR_HI_STS_0 0x41DA1C8

#define mmDCORE0_EDMA1_QM_CQ_PTR_HI_STS_1 0x41DA1CC

#define mmDCORE0_EDMA1_QM_CQ_PTR_HI_STS_2 0x41DA1D0

#define mmDCORE0_EDMA1_QM_CQ_PTR_HI_STS_3 0x41DA1D4

#define mmDCORE0_EDMA1_QM_CQ_PTR_HI_STS_4 0x41DA1D8

#define mmDCORE0_EDMA1_QM_CQ_IFIFO_STS_0 0x41DA1DC

#define mmDCORE0_EDMA1_QM_CQ_IFIFO_STS_1 0x41DA1E0

#define mmDCORE0_EDMA1_QM_CQ_IFIFO_STS_2 0x41DA1E4

#define mmDCORE0_EDMA1_QM_CQ_IFIFO_STS_3 0x41DA1E8

#define mmDCORE0_EDMA1_QM_CQ_IFIFO_STS_4 0x41DA1EC

#define mmDCORE0_EDMA1_QM_CP_MSG_BASE0_ADDR_LO_0 0x41DA1F0

#define mmDCORE0_EDMA1_QM_CP_MSG_BASE0_ADDR_LO_1 0x41DA1F4

#define mmDCORE0_EDMA1_QM_CP_MSG_BASE0_ADDR_LO_2 0x41DA1F8

#define mmDCORE0_EDMA1_QM_CP_MSG_BASE0_ADDR_LO_3 0x41DA1FC

#define mmDCORE0_EDMA1_QM_CP_MSG_BASE0_ADDR_LO_4 0x41DA200

#define mmDCORE0_EDMA1_QM_CP_MSG_BASE0_ADDR_HI_0 0x41DA204

#define mmDCORE0_EDMA1_QM_CP_MSG_BASE0_ADDR_HI_1 0x41DA208

#define mmDCORE0_EDMA1_QM_CP_MSG_BASE0_ADDR_HI_2 0x41DA20C

#define mmDCORE0_EDMA1_QM_CP_MSG_BASE0_ADDR_HI_3 0x41DA210

#define mmDCORE0_EDMA1_QM_CP_MSG_BASE0_ADDR_HI_4 0x41DA214

#define mmDCORE0_EDMA1_QM_CP_MSG_BASE1_ADDR_LO_0 0x41DA218

#define mmDCORE0_EDMA1_QM_CP_MSG_BASE1_ADDR_LO_1 0x41DA21C

#define mmDCORE0_EDMA1_QM_CP_MSG_BASE1_ADDR_LO_2 0x41DA220

#define mmDCORE0_EDMA1_QM_CP_MSG_BASE1_ADDR_LO_3 0x41DA224

#define mmDCORE0_EDMA1_QM_CP_MSG_BASE1_ADDR_LO_4 0x41DA228

#define mmDCORE0_EDMA1_QM_CP_MSG_BASE1_ADDR_HI_0 0x41DA22C

#define mmDCORE0_EDMA1_QM_CP_MSG_BASE1_ADDR_HI_1 0x41DA230

#define mmDCORE0_EDMA1_QM_CP_MSG_BASE1_ADDR_HI_2 0x41DA234

#define mmDCORE0_EDMA1_QM_CP_MSG_BASE1_ADDR_HI_3 0x41DA238

#define mmDCORE0_EDMA1_QM_CP_MSG_BASE1_ADDR_HI_4 0x41DA23C

#define mmDCORE0_EDMA1_QM_CP_MSG_BASE2_ADDR_LO_0 0x41DA240

#define mmDCORE0_EDMA1_QM_CP_MSG_BASE2_ADDR_LO_1 0x41DA244

#define mmDCORE0_EDMA1_QM_CP_MSG_BASE2_ADDR_LO_2 0x41DA248

#define mmDCORE0_EDMA1_QM_CP_MSG_BASE2_ADDR_LO_3 0x41DA24C

#define mmDCORE0_EDMA1_QM_CP_MSG_BASE2_ADDR_LO_4 0x41DA250

#define mmDCORE0_EDMA1_QM_CP_MSG_BASE2_ADDR_HI_0 0x41DA254

#define mmDCORE0_EDMA1_QM_CP_MSG_BASE2_ADDR_HI_1 0x41DA258

#define mmDCORE0_EDMA1_QM_CP_MSG_BASE2_ADDR_HI_2 0x41DA25C

#define mmDCORE0_EDMA1_QM_CP_MSG_BASE2_ADDR_HI_3 0x41DA260

#define mmDCORE0_EDMA1_QM_CP_MSG_BASE2_ADDR_HI_4 0x41DA264

#define mmDCORE0_EDMA1_QM_CP_MSG_BASE3_ADDR_LO_0 0x41DA268

#define mmDCORE0_EDMA1_QM_CP_MSG_BASE3_ADDR_LO_1 0x41DA26C

#define mmDCORE0_EDMA1_QM_CP_MSG_BASE3_ADDR_LO_2 0x41DA270

#define mmDCORE0_EDMA1_QM_CP_MSG_BASE3_ADDR_LO_3 0x41DA274

#define mmDCORE0_EDMA1_QM_CP_MSG_BASE3_ADDR_LO_4 0x41DA278

#define mmDCORE0_EDMA1_QM_CP_MSG_BASE3_ADDR_HI_0 0x41DA27C

#define mmDCORE0_EDMA1_QM_CP_MSG_BASE3_ADDR_HI_1 0x41DA280

#define mmDCORE0_EDMA1_QM_CP_MSG_BASE3_ADDR_HI_2 0x41DA284

#define mmDCORE0_EDMA1_QM_CP_MSG_BASE3_ADDR_HI_3 0x41DA288

#define mmDCORE0_EDMA1_QM_CP_MSG_BASE3_ADDR_HI_4 0x41DA28C

#define mmDCORE0_EDMA1_QM_CP_FENCE0_RDATA_0 0x41DA290

#define mmDCORE0_EDMA1_QM_CP_FENCE0_RDATA_1 0x41DA294

#define mmDCORE0_EDMA1_QM_CP_FENCE0_RDATA_2 0x41DA298

#define mmDCORE0_EDMA1_QM_CP_FENCE0_RDATA_3 0x41DA29C

#define mmDCORE0_EDMA1_QM_CP_FENCE0_RDATA_4 0x41DA2A0

#define mmDCORE0_EDMA1_QM_CP_FENCE1_RDATA_0 0x41DA2A4

#define mmDCORE0_EDMA1_QM_CP_FENCE1_RDATA_1 0x41DA2A8

#define mmDCORE0_EDMA1_QM_CP_FENCE1_RDATA_2 0x41DA2AC

#define mmDCORE0_EDMA1_QM_CP_FENCE1_RDATA_3 0x41DA2B0

#define mmDCORE0_EDMA1_QM_CP_FENCE1_RDATA_4 0x41DA2B4

#define mmDCORE0_EDMA1_QM_CP_FENCE2_RDATA_0 0x41DA2B8

#define mmDCORE0_EDMA1_QM_CP_FENCE2_RDATA_1 0x41DA2BC

#define mmDCORE0_EDMA1_QM_CP_FENCE2_RDATA_2 0x41DA2C0

#define mmDCORE0_EDMA1_QM_CP_FENCE2_RDATA_3 0x41DA2C4

#define mmDCORE0_EDMA1_QM_CP_FENCE2_RDATA_4 0x41DA2C8

#define mmDCORE0_EDMA1_QM_CP_FENCE3_RDATA_0 0x41DA2CC

#define mmDCORE0_EDMA1_QM_CP_FENCE3_RDATA_1 0x41DA2D0

#define mmDCORE0_EDMA1_QM_CP_FENCE3_RDATA_2 0x41DA2D4

#define mmDCORE0_EDMA1_QM_CP_FENCE3_RDATA_3 0x41DA2D8

#define mmDCORE0_EDMA1_QM_CP_FENCE3_RDATA_4 0x41DA2DC

#define mmDCORE0_EDMA1_QM_CP_FENCE0_CNT_0 0x41DA2E0

#define mmDCORE0_EDMA1_QM_CP_FENCE0_CNT_1 0x41DA2E4

#define mmDCORE0_EDMA1_QM_CP_FENCE0_CNT_2 0x41DA2E8

#define mmDCORE0_EDMA1_QM_CP_FENCE0_CNT_3 0x41DA2EC

#define mmDCORE0_EDMA1_QM_CP_FENCE0_CNT_4 0x41DA2F0

#define mmDCORE0_EDMA1_QM_CP_FENCE1_CNT_0 0x41DA2F4

#define mmDCORE0_EDMA1_QM_CP_FENCE1_CNT_1 0x41DA2F8

#define mmDCORE0_EDMA1_QM_CP_FENCE1_CNT_2 0x41DA2FC

#define mmDCORE0_EDMA1_QM_CP_FENCE1_CNT_3 0x41DA300

#define mmDCORE0_EDMA1_QM_CP_FENCE1_CNT_4 0x41DA304

#define mmDCORE0_EDMA1_QM_CP_FENCE2_CNT_0 0x41DA308

#define mmDCORE0_EDMA1_QM_CP_FENCE2_CNT_1 0x41DA30C

#define mmDCORE0_EDMA1_QM_CP_FENCE2_CNT_2 0x41DA310

#define mmDCORE0_EDMA1_QM_CP_FENCE2_CNT_3 0x41DA314

#define mmDCORE0_EDMA1_QM_CP_FENCE2_CNT_4 0x41DA318

#define mmDCORE0_EDMA1_QM_CP_FENCE3_CNT_0 0x41DA31C

#define mmDCORE0_EDMA1_QM_CP_FENCE3_CNT_1 0x41DA320

#define mmDCORE0_EDMA1_QM_CP_FENCE3_CNT_2 0x41DA324

#define mmDCORE0_EDMA1_QM_CP_FENCE3_CNT_3 0x41DA328

#define mmDCORE0_EDMA1_QM_CP_FENCE3_CNT_4 0x41DA32C

#define mmDCORE0_EDMA1_QM_CP_BARRIER_CFG 0x41DA330

#define mmDCORE0_EDMA1_QM_CP_LDMA_SRC_BASE_LO_OFFSET 0x41DA334

#define mmDCORE0_EDMA1_QM_CP_LDMA_DST_BASE_LO_OFFSET 0x41DA338

#define mmDCORE0_EDMA1_QM_CP_LDMA_TSIZE_OFFSET 0x41DA33C

#define mmDCORE0_EDMA1_QM_CP_CQ_PTR_LO_OFFSET_0 0x41DA340

#define mmDCORE0_EDMA1_QM_CP_CQ_PTR_LO_OFFSET_1 0x41DA344

#define mmDCORE0_EDMA1_QM_CP_CQ_PTR_LO_OFFSET_2 0x41DA348

#define mmDCORE0_EDMA1_QM_CP_CQ_PTR_LO_OFFSET_3 0x41DA34C

#define mmDCORE0_EDMA1_QM_CP_CQ_PTR_LO_OFFSET_4 0x41DA350

#define mmDCORE0_EDMA1_QM_CP_STS_0 0x41DA368

#define mmDCORE0_EDMA1_QM_CP_STS_1 0x41DA36C

#define mmDCORE0_EDMA1_QM_CP_STS_2 0x41DA370

#define mmDCORE0_EDMA1_QM_CP_STS_3 0x41DA374

#define mmDCORE0_EDMA1_QM_CP_STS_4 0x41DA378

#define mmDCORE0_EDMA1_QM_CP_CURRENT_INST_LO_0 0x41DA37C

#define mmDCORE0_EDMA1_QM_CP_CURRENT_INST_LO_1 0x41DA380

#define mmDCORE0_EDMA1_QM_CP_CURRENT_INST_LO_2 0x41DA384

#define mmDCORE0_EDMA1_QM_CP_CURRENT_INST_LO_3 0x41DA388

#define mmDCORE0_EDMA1_QM_CP_CURRENT_INST_LO_4 0x41DA38C

#define mmDCORE0_EDMA1_QM_CP_CURRENT_INST_HI_0 0x41DA390

#define mmDCORE0_EDMA1_QM_CP_CURRENT_INST_HI_1 0x41DA394

#define mmDCORE0_EDMA1_QM_CP_CURRENT_INST_HI_2 0x41DA398

#define mmDCORE0_EDMA1_QM_CP_CURRENT_INST_HI_3 0x41DA39C

#define mmDCORE0_EDMA1_QM_CP_CURRENT_INST_HI_4 0x41DA3A0

#define mmDCORE0_EDMA1_QM_CP_PRED_0 0x41DA3A4

#define mmDCORE0_EDMA1_QM_CP_PRED_1 0x41DA3A8

#define mmDCORE0_EDMA1_QM_CP_PRED_2 0x41DA3AC

#define mmDCORE0_EDMA1_QM_CP_PRED_3 0x41DA3B0

#define mmDCORE0_EDMA1_QM_CP_PRED_4 0x41DA3B4

#define mmDCORE0_EDMA1_QM_CP_PRED_UPEN_0 0x41DA3B8

#define mmDCORE0_EDMA1_QM_CP_PRED_UPEN_1 0x41DA3BC

#define mmDCORE0_EDMA1_QM_CP_PRED_UPEN_2 0x41DA3C0

#define mmDCORE0_EDMA1_QM_CP_PRED_UPEN_3 0x41DA3C4

#define mmDCORE0_EDMA1_QM_CP_PRED_UPEN_4 0x41DA3C8

#define mmDCORE0_EDMA1_QM_CP_DBG_0_0 0x41DA3CC

#define mmDCORE0_EDMA1_QM_CP_DBG_0_1 0x41DA3D0

#define mmDCORE0_EDMA1_QM_CP_DBG_0_2 0x41DA3D4

#define mmDCORE0_EDMA1_QM_CP_DBG_0_3 0x41DA3D8

#define mmDCORE0_EDMA1_QM_CP_DBG_0_4 0x41DA3DC

#define mmDCORE0_EDMA1_QM_CP_CPDMA_UP_CRED_0 0x41DA3E0

#define mmDCORE0_EDMA1_QM_CP_CPDMA_UP_CRED_1 0x41DA3E4

#define mmDCORE0_EDMA1_QM_CP_CPDMA_UP_CRED_2 0x41DA3E8

#define mmDCORE0_EDMA1_QM_CP_CPDMA_UP_CRED_3 0x41DA3EC

#define mmDCORE0_EDMA1_QM_CP_CPDMA_UP_CRED_4 0x41DA3F0

#define mmDCORE0_EDMA1_QM_CP_IN_DATA_LO_0 0x41DA3F4

#define mmDCORE0_EDMA1_QM_CP_IN_DATA_LO_1 0x41DA3F8

#define mmDCORE0_EDMA1_QM_CP_IN_DATA_LO_2 0x41DA3FC

#define mmDCORE0_EDMA1_QM_CP_IN_DATA_LO_3 0x41DA400

#define mmDCORE0_EDMA1_QM_CP_IN_DATA_LO_4 0x41DA404

#define mmDCORE0_EDMA1_QM_CP_IN_DATA_HI_0 0x41DA408

#define mmDCORE0_EDMA1_QM_CP_IN_DATA_HI_1 0x41DA40C

#define mmDCORE0_EDMA1_QM_CP_IN_DATA_HI_2 0x41DA410

#define mmDCORE0_EDMA1_QM_CP_IN_DATA_HI_3 0x41DA414

#define mmDCORE0_EDMA1_QM_CP_IN_DATA_HI_4 0x41DA418

#define mmDCORE0_EDMA1_QM_PQC_HBW_BASE_LO_0 0x41DA41C

#define mmDCORE0_EDMA1_QM_PQC_HBW_BASE_LO_1 0x41DA420

#define mmDCORE0_EDMA1_QM_PQC_HBW_BASE_LO_2 0x41DA424

#define mmDCORE0_EDMA1_QM_PQC_HBW_BASE_LO_3 0x41DA428

#define mmDCORE0_EDMA1_QM_PQC_HBW_BASE_HI_0 0x41DA42C

#define mmDCORE0_EDMA1_QM_PQC_HBW_BASE_HI_1 0x41DA430

#define mmDCORE0_EDMA1_QM_PQC_HBW_BASE_HI_2 0x41DA434

#define mmDCORE0_EDMA1_QM_PQC_HBW_BASE_HI_3 0x41DA438

#define mmDCORE0_EDMA1_QM_PQC_SIZE_0 0x41DA43C

#define mmDCORE0_EDMA1_QM_PQC_SIZE_1 0x41DA440

#define mmDCORE0_EDMA1_QM_PQC_SIZE_2 0x41DA444

#define mmDCORE0_EDMA1_QM_PQC_SIZE_3 0x41DA448

#define mmDCORE0_EDMA1_QM_PQC_PI_0 0x41DA44C

#define mmDCORE0_EDMA1_QM_PQC_PI_1 0x41DA450

#define mmDCORE0_EDMA1_QM_PQC_PI_2 0x41DA454

#define mmDCORE0_EDMA1_QM_PQC_PI_3 0x41DA458

#define mmDCORE0_EDMA1_QM_PQC_LBW_WDATA_0 0x41DA45C

#define mmDCORE0_EDMA1_QM_PQC_LBW_WDATA_1 0x41DA460

#define mmDCORE0_EDMA1_QM_PQC_LBW_WDATA_2 0x41DA464

#define mmDCORE0_EDMA1_QM_PQC_LBW_WDATA_3 0x41DA468

#define mmDCORE0_EDMA1_QM_PQC_LBW_BASE_LO_0 0x41DA46C

#define mmDCORE0_EDMA1_QM_PQC_LBW_BASE_LO_1 0x41DA470

#define mmDCORE0_EDMA1_QM_PQC_LBW_BASE_LO_2 0x41DA474

#define mmDCORE0_EDMA1_QM_PQC_LBW_BASE_LO_3 0x41DA478

#define mmDCORE0_EDMA1_QM_PQC_LBW_BASE_HI_0 0x41DA47C

#define mmDCORE0_EDMA1_QM_PQC_LBW_BASE_HI_1 0x41DA480

#define mmDCORE0_EDMA1_QM_PQC_LBW_BASE_HI_2 0x41DA484

#define mmDCORE0_EDMA1_QM_PQC_LBW_BASE_HI_3 0x41DA488

#define mmDCORE0_EDMA1_QM_PQC_CFG 0x41DA48C

#define mmDCORE0_EDMA1_QM_PQC_SECURE_PUSH_IND 0x41DA490

#define mmDCORE0_EDMA1_QM_ARB_MASK 0x41DA4A0

#define mmDCORE0_EDMA1_QM_ARB_CFG_0 0x41DA4A4

#define mmDCORE0_EDMA1_QM_ARB_CHOICE_Q_PUSH 0x41DA4A8

#define mmDCORE0_EDMA1_QM_ARB_WRR_WEIGHT_0 0x41DA4AC

#define mmDCORE0_EDMA1_QM_ARB_WRR_WEIGHT_1 0x41DA4B0

#define mmDCORE0_EDMA1_QM_ARB_WRR_WEIGHT_2 0x41DA4B4

#define mmDCORE0_EDMA1_QM_ARB_WRR_WEIGHT_3 0x41DA4B8

#define mmDCORE0_EDMA1_QM_ARB_CFG_1 0x41DA4BC

#define mmDCORE0_EDMA1_QM_ARB_MST_AVAIL_CRED_0 0x41DA4C0

#define mmDCORE0_EDMA1_QM_ARB_MST_AVAIL_CRED_1 0x41DA4C4

#define mmDCORE0_EDMA1_QM_ARB_MST_AVAIL_CRED_2 0x41DA4C8

#define mmDCORE0_EDMA1_QM_ARB_MST_AVAIL_CRED_3 0x41DA4CC

#define mmDCORE0_EDMA1_QM_ARB_MST_AVAIL_CRED_4 0x41DA4D0

#define mmDCORE0_EDMA1_QM_ARB_MST_AVAIL_CRED_5 0x41DA4D4

#define mmDCORE0_EDMA1_QM_ARB_MST_AVAIL_CRED_6 0x41DA4D8

#define mmDCORE0_EDMA1_QM_ARB_MST_AVAIL_CRED_7 0x41DA4DC

#define mmDCORE0_EDMA1_QM_ARB_MST_AVAIL_CRED_8 0x41DA4E0

#define mmDCORE0_EDMA1_QM_ARB_MST_AVAIL_CRED_9 0x41DA4E4

#define mmDCORE0_EDMA1_QM_ARB_MST_AVAIL_CRED_10 0x41DA4E8

#define mmDCORE0_EDMA1_QM_ARB_MST_AVAIL_CRED_11 0x41DA4EC

#define mmDCORE0_EDMA1_QM_ARB_MST_AVAIL_CRED_12 0x41DA4F0

#define mmDCORE0_EDMA1_QM_ARB_MST_AVAIL_CRED_13 0x41DA4F4

#define mmDCORE0_EDMA1_QM_ARB_MST_AVAIL_CRED_14 0x41DA4F8

#define mmDCORE0_EDMA1_QM_ARB_MST_AVAIL_CRED_15 0x41DA4FC

#define mmDCORE0_EDMA1_QM_ARB_MST_AVAIL_CRED_16 0x41DA500

#define mmDCORE0_EDMA1_QM_ARB_MST_AVAIL_CRED_17 0x41DA504

#define mmDCORE0_EDMA1_QM_ARB_MST_AVAIL_CRED_18 0x41DA508

#define mmDCORE0_EDMA1_QM_ARB_MST_AVAIL_CRED_19 0x41DA50C

#define mmDCORE0_EDMA1_QM_ARB_MST_AVAIL_CRED_20 0x41DA510

#define mmDCORE0_EDMA1_QM_ARB_MST_AVAIL_CRED_21 0x41DA514

#define mmDCORE0_EDMA1_QM_ARB_MST_AVAIL_CRED_22 0x41DA518

#define mmDCORE0_EDMA1_QM_ARB_MST_AVAIL_CRED_23 0x41DA51C

#define mmDCORE0_EDMA1_QM_ARB_MST_AVAIL_CRED_24 0x41DA520

#define mmDCORE0_EDMA1_QM_ARB_MST_AVAIL_CRED_25 0x41DA524

#define mmDCORE0_EDMA1_QM_ARB_MST_AVAIL_CRED_26 0x41DA528

#define mmDCORE0_EDMA1_QM_ARB_MST_AVAIL_CRED_27 0x41DA52C

#define mmDCORE0_EDMA1_QM_ARB_MST_AVAIL_CRED_28 0x41DA530

#define mmDCORE0_EDMA1_QM_ARB_MST_AVAIL_CRED_29 0x41DA534

#define mmDCORE0_EDMA1_QM_ARB_MST_AVAIL_CRED_30 0x41DA538

#define mmDCORE0_EDMA1_QM_ARB_MST_AVAIL_CRED_31 0x41DA53C

#define mmDCORE0_EDMA1_QM_ARB_MST_AVAIL_CRED_32 0x41DA540

#define mmDCORE0_EDMA1_QM_ARB_MST_AVAIL_CRED_33 0x41DA544

#define mmDCORE0_EDMA1_QM_ARB_MST_AVAIL_CRED_34 0x41DA548

#define mmDCORE0_EDMA1_QM_ARB_MST_AVAIL_CRED_35 0x41DA54C

#define mmDCORE0_EDMA1_QM_ARB_MST_AVAIL_CRED_36 0x41DA550

#define mmDCORE0_EDMA1_QM_ARB_MST_AVAIL_CRED_37 0x41DA554

#define mmDCORE0_EDMA1_QM_ARB_MST_AVAIL_CRED_38 0x41DA558

#define mmDCORE0_EDMA1_QM_ARB_MST_AVAIL_CRED_39 0x41DA55C

#define mmDCORE0_EDMA1_QM_ARB_MST_AVAIL_CRED_40 0x41DA560

#define mmDCORE0_EDMA1_QM_ARB_MST_AVAIL_CRED_41 0x41DA564

#define mmDCORE0_EDMA1_QM_ARB_MST_AVAIL_CRED_42 0x41DA568

#define mmDCORE0_EDMA1_QM_ARB_MST_AVAIL_CRED_43 0x41DA56C

#define mmDCORE0_EDMA1_QM_ARB_MST_AVAIL_CRED_44 0x41DA570

#define mmDCORE0_EDMA1_QM_ARB_MST_AVAIL_CRED_45 0x41DA574

#define mmDCORE0_EDMA1_QM_ARB_MST_AVAIL_CRED_46 0x41DA578

#define mmDCORE0_EDMA1_QM_ARB_MST_AVAIL_CRED_47 0x41DA57C

#define mmDCORE0_EDMA1_QM_ARB_MST_AVAIL_CRED_48 0x41DA580

#define mmDCORE0_EDMA1_QM_ARB_MST_AVAIL_CRED_49 0x41DA584

#define mmDCORE0_EDMA1_QM_ARB_MST_AVAIL_CRED_50 0x41DA588

#define mmDCORE0_EDMA1_QM_ARB_MST_AVAIL_CRED_51 0x41DA58C

#define mmDCORE0_EDMA1_QM_ARB_MST_AVAIL_CRED_52 0x41DA590

#define mmDCORE0_EDMA1_QM_ARB_MST_AVAIL_CRED_53 0x41DA594

#define mmDCORE0_EDMA1_QM_ARB_MST_AVAIL_CRED_54 0x41DA598

#define mmDCORE0_EDMA1_QM_ARB_MST_AVAIL_CRED_55 0x41DA59C

#define mmDCORE0_EDMA1_QM_ARB_MST_AVAIL_CRED_56 0x41DA5A0

#define mmDCORE0_EDMA1_QM_ARB_MST_AVAIL_CRED_57 0x41DA5A4

#define mmDCORE0_EDMA1_QM_ARB_MST_AVAIL_CRED_58 0x41DA5A8

#define mmDCORE0_EDMA1_QM_ARB_MST_AVAIL_CRED_59 0x41DA5AC

#define mmDCORE0_EDMA1_QM_ARB_MST_AVAIL_CRED_60 0x41DA5B0

#define mmDCORE0_EDMA1_QM_ARB_MST_AVAIL_CRED_61 0x41DA5B4

#define mmDCORE0_EDMA1_QM_ARB_MST_AVAIL_CRED_62 0x41DA5B8

#define mmDCORE0_EDMA1_QM_ARB_MST_AVAIL_CRED_63 0x41DA5BC

#define mmDCORE0_EDMA1_QM_ARB_MST_CRED_INC 0x41DA5E0

#define mmDCORE0_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_0 0x41DA5E4

#define mmDCORE0_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_1 0x41DA5E8

#define mmDCORE0_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_2 0x41DA5EC

#define mmDCORE0_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_3 0x41DA5F0

#define mmDCORE0_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_4 0x41DA5F4

#define mmDCORE0_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_5 0x41DA5F8

#define mmDCORE0_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_6 0x41DA5FC

#define mmDCORE0_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_7 0x41DA600

#define mmDCORE0_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_8 0x41DA604

#define mmDCORE0_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_9 0x41DA608

#define mmDCORE0_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_10 0x41DA60C

#define mmDCORE0_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_11 0x41DA610

#define mmDCORE0_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_12 0x41DA614

#define mmDCORE0_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_13 0x41DA618

#define mmDCORE0_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_14 0x41DA61C

#define mmDCORE0_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_15 0x41DA620

#define mmDCORE0_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_16 0x41DA624

#define mmDCORE0_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_17 0x41DA628

#define mmDCORE0_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_18 0x41DA62C

#define mmDCORE0_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_19 0x41DA630

#define mmDCORE0_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_20 0x41DA634

#define mmDCORE0_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_21 0x41DA638

#define mmDCORE0_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_22 0x41DA63C

#define mmDCORE0_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_23 0x41DA640

#define mmDCORE0_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_24 0x41DA644

#define mmDCORE0_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_25 0x41DA648

#define mmDCORE0_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_26 0x41DA64C

#define mmDCORE0_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_27 0x41DA650

#define mmDCORE0_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_28 0x41DA654

#define mmDCORE0_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_29 0x41DA658

#define mmDCORE0_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_30 0x41DA65C

#define mmDCORE0_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_31 0x41DA660

#define mmDCORE0_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_32 0x41DA664

#define mmDCORE0_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_33 0x41DA668

#define mmDCORE0_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_34 0x41DA66C

#define mmDCORE0_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_35 0x41DA670

#define mmDCORE0_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_36 0x41DA674

#define mmDCORE0_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_37 0x41DA678

#define mmDCORE0_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_38 0x41DA67C

#define mmDCORE0_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_39 0x41DA680

#define mmDCORE0_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_40 0x41DA684

#define mmDCORE0_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_41 0x41DA688

#define mmDCORE0_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_42 0x41DA68C

#define mmDCORE0_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_43 0x41DA690

#define mmDCORE0_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_44 0x41DA694

#define mmDCORE0_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_45 0x41DA698

#define mmDCORE0_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_46 0x41DA69C

#define mmDCORE0_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_47 0x41DA6A0

#define mmDCORE0_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_48 0x41DA6A4

#define mmDCORE0_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_49 0x41DA6A8

#define mmDCORE0_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_50 0x41DA6AC

#define mmDCORE0_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_51 0x41DA6B0

#define mmDCORE0_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_52 0x41DA6B4

#define mmDCORE0_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_53 0x41DA6B8

#define mmDCORE0_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_54 0x41DA6BC

#define mmDCORE0_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_55 0x41DA6C0

#define mmDCORE0_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_56 0x41DA6C4

#define mmDCORE0_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_57 0x41DA6C8

#define mmDCORE0_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_58 0x41DA6CC

#define mmDCORE0_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_59 0x41DA6D0

#define mmDCORE0_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_60 0x41DA6D4

#define mmDCORE0_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_61 0x41DA6D8

#define mmDCORE0_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_62 0x41DA6DC

#define mmDCORE0_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_63 0x41DA6E0

#define mmDCORE0_EDMA1_QM_ARB_SLV_MASTER_INC_CRED_OFST 0x41DA704

#define mmDCORE0_EDMA1_QM_ARB_MST_SLAVE_EN 0x41DA708

#define mmDCORE0_EDMA1_QM_ARB_MST_SLAVE_EN_1 0x41DA70C

#define mmDCORE0_EDMA1_QM_ARB_SLV_CHOICE_WDT 0x41DA710

#define mmDCORE0_EDMA1_QM_ARB_SLV_ID 0x41DA714

#define mmDCORE0_EDMA1_QM_ARB_MST_QUIET_PER 0x41DA718

#define mmDCORE0_EDMA1_QM_ARB_MSG_MAX_INFLIGHT 0x41DA744

#define mmDCORE0_EDMA1_QM_ARB_BASE_LO 0x41DA754

#define mmDCORE0_EDMA1_QM_ARB_BASE_HI 0x41DA758

#define mmDCORE0_EDMA1_QM_ARB_STATE_STS 0x41DA780

#define mmDCORE0_EDMA1_QM_ARB_CHOICE_FULLNESS_STS 0x41DA784

#define mmDCORE0_EDMA1_QM_ARB_MSG_STS 0x41DA788

#define mmDCORE0_EDMA1_QM_ARB_SLV_CHOICE_Q_HEAD 0x41DA78C

#define mmDCORE0_EDMA1_QM_ARB_ERR_CAUSE 0x41DA79C

#define mmDCORE0_EDMA1_QM_ARB_ERR_MSG_EN 0x41DA7A0

#define mmDCORE0_EDMA1_QM_ARB_ERR_STS_DRP 0x41DA7A8

#define mmDCORE0_EDMA1_QM_ARB_MST_CRED_STS 0x41DA7B0

#define mmDCORE0_EDMA1_QM_ARB_MST_CRED_STS_1 0x41DA7B4

#define mmDCORE0_EDMA1_QM_CSMR_STRICT_PRIO_CFG 0x41DA7FC

#define mmDCORE0_EDMA1_QM_ARC_CQ_CFG0 0x41DA800

#define mmDCORE0_EDMA1_QM_ARC_CQ_CFG1 0x41DA804

#define mmDCORE0_EDMA1_QM_ARC_CQ_PTR_LO 0x41DA808

#define mmDCORE0_EDMA1_QM_ARC_CQ_PTR_HI 0x41DA80C

#define mmDCORE0_EDMA1_QM_ARC_CQ_TSIZE 0x41DA810

#define mmDCORE0_EDMA1_QM_ARC_CQ_CTL 0x41DA814

#define mmDCORE0_EDMA1_QM_ARC_CQ_IFIFO_STS 0x41DA81C

#define mmDCORE0_EDMA1_QM_ARC_CQ_STS0 0x41DA820

#define mmDCORE0_EDMA1_QM_ARC_CQ_STS1 0x41DA824

#define mmDCORE0_EDMA1_QM_ARC_CQ_TSIZE_STS 0x41DA828

#define mmDCORE0_EDMA1_QM_ARC_CQ_PTR_LO_STS 0x41DA82C

#define mmDCORE0_EDMA1_QM_ARC_CQ_PTR_HI_STS 0x41DA830

#define mmDCORE0_EDMA1_QM_CP_WR_ARC_ADDR_HI 0x41DA834

#define mmDCORE0_EDMA1_QM_CP_WR_ARC_ADDR_LO 0x41DA838

#define mmDCORE0_EDMA1_QM_ARC_CQ_IFIFO_MSG_BASE_HI 0x41DA83C

#define mmDCORE0_EDMA1_QM_ARC_CQ_IFIFO_MSG_BASE_LO 0x41DA840

#define mmDCORE0_EDMA1_QM_ARC_CQ_CTL_MSG_BASE_HI 0x41DA844

#define mmDCORE0_EDMA1_QM_ARC_CQ_CTL_MSG_BASE_LO 0x41DA848

#define mmDCORE0_EDMA1_QM_CQ_IFIFO_MSG_BASE_HI 0x41DA84C

#define mmDCORE0_EDMA1_QM_CQ_IFIFO_MSG_BASE_LO 0x41DA850

#define mmDCORE0_EDMA1_QM_CQ_CTL_MSG_BASE_HI 0x41DA854

#define mmDCORE0_EDMA1_QM_CQ_CTL_MSG_BASE_LO 0x41DA858

#define mmDCORE0_EDMA1_QM_ADDR_OVRD 0x41DA85C

#define mmDCORE0_EDMA1_QM_CQ_IFIFO_CI_0 0x41DA860

#define mmDCORE0_EDMA1_QM_CQ_IFIFO_CI_1 0x41DA864

#define mmDCORE0_EDMA1_QM_CQ_IFIFO_CI_2 0x41DA868

#define mmDCORE0_EDMA1_QM_CQ_IFIFO_CI_3 0x41DA86C

#define mmDCORE0_EDMA1_QM_CQ_IFIFO_CI_4 0x41DA870

#define mmDCORE0_EDMA1_QM_ARC_CQ_IFIFO_CI 0x41DA874

#define mmDCORE0_EDMA1_QM_CQ_CTL_CI_0 0x41DA878

#define mmDCORE0_EDMA1_QM_CQ_CTL_CI_1 0x41DA87C

#define mmDCORE0_EDMA1_QM_CQ_CTL_CI_2 0x41DA880

#define mmDCORE0_EDMA1_QM_CQ_CTL_CI_3 0x41DA884

#define mmDCORE0_EDMA1_QM_CQ_CTL_CI_4 0x41DA888

#define mmDCORE0_EDMA1_QM_ARC_CQ_CTL_CI 0x41DA88C

#define mmDCORE0_EDMA1_QM_CP_CFG 0x41DA890

#define mmDCORE0_EDMA1_QM_CP_EXT_SWITCH 0x41DA894

#define mmDCORE0_EDMA1_QM_CP_SWITCH_WD_SET 0x41DA898

#define mmDCORE0_EDMA1_QM_CP_SWITCH_WD 0x41DA89C

#define mmDCORE0_EDMA1_QM_ARC_LB_ADDR_BASE_LO 0x41DA8A4

#define mmDCORE0_EDMA1_QM_ARC_LB_ADDR_BASE_HI 0x41DA8A8

#define mmDCORE0_EDMA1_QM_ENGINE_BASE_ADDR_HI 0x41DA8AC

#define mmDCORE0_EDMA1_QM_ENGINE_BASE_ADDR_LO 0x41DA8B0

#define mmDCORE0_EDMA1_QM_ENGINE_ADDR_RANGE_SIZE 0x41DA8B4

#define mmDCORE0_EDMA1_QM_QM_ARC_AUX_BASE_ADDR_HI 0x41DA8B8

#define mmDCORE0_EDMA1_QM_QM_ARC_AUX_BASE_ADDR_LO 0x41DA8BC

#define mmDCORE0_EDMA1_QM_QM_BASE_ADDR_HI 0x41DA8C0

#define mmDCORE0_EDMA1_QM_QM_BASE_ADDR_LO 0x41DA8C4

#define mmDCORE0_EDMA1_QM_ARC_PQC_SECURE_PUSH_IND 0x41DA8C8

#define mmDCORE0_EDMA1_QM_PQC_STS_0_0 0x41DA8D0

#define mmDCORE0_EDMA1_QM_PQC_STS_0_1 0x41DA8D4

#define mmDCORE0_EDMA1_QM_PQC_STS_0_2 0x41DA8D8

#define mmDCORE0_EDMA1_QM_PQC_STS_0_3 0x41DA8DC

#define mmDCORE0_EDMA1_QM_PQC_STS_1_0 0x41DA8E0

#define mmDCORE0_EDMA1_QM_PQC_STS_1_1 0x41DA8E4

#define mmDCORE0_EDMA1_QM_PQC_STS_1_2 0x41DA8E8

#define mmDCORE0_EDMA1_QM_PQC_STS_1_3 0x41DA8EC

#define mmDCORE0_EDMA1_QM_SEI_STATUS 0x41DA8F0

#define mmDCORE0_EDMA1_QM_SEI_MASK 0x41DA8F4

#define mmDCORE0_EDMA1_QM_GLBL_ERR_ADDR_LO 0x41DAD00

#define mmDCORE0_EDMA1_QM_GLBL_ERR_ADDR_HI 0x41DAD04

#define mmDCORE0_EDMA1_QM_GLBL_ERR_WDATA 0x41DAD08

#define mmDCORE0_EDMA1_QM_L2H_MASK_LO 0x41DAD14

#define mmDCORE0_EDMA1_QM_L2H_MASK_HI 0x41DAD18

#define mmDCORE0_EDMA1_QM_L2H_CMPR_LO 0x41DAD1C

#define mmDCORE0_EDMA1_QM_L2H_CMPR_HI 0x41DAD20

#define mmDCORE0_EDMA1_QM_LOCAL_RANGE_BASE 0x41DAD24

#define mmDCORE0_EDMA1_QM_LOCAL_RANGE_SIZE 0x41DAD28

#define mmDCORE0_EDMA1_QM_HBW_RD_RATE_LIM_CFG_1 0x41DAD30

#define mmDCORE0_EDMA1_QM_LBW_WR_RATE_LIM_CFG_0 0x41DAD34

#define mmDCORE0_EDMA1_QM_LBW_WR_RATE_LIM_CFG_1 0x41DAD38

#define mmDCORE0_EDMA1_QM_HBW_RD_RATE_LIM_CFG_0 0x41DAD3C

#define mmDCORE0_EDMA1_QM_IND_GW_APB_CFG 0x41DAD40

#define mmDCORE0_EDMA1_QM_IND_GW_APB_WDATA 0x41DAD44

#define mmDCORE0_EDMA1_QM_IND_GW_APB_RDATA 0x41DAD48

#define mmDCORE0_EDMA1_QM_IND_GW_APB_STATUS 0x41DAD4C

#define mmDCORE0_EDMA1_QM_PERF_CNT_FREE_LO 0x41DAD60

#define mmDCORE0_EDMA1_QM_PERF_CNT_FREE_HI 0x41DAD64

#define mmDCORE0_EDMA1_QM_PERF_CNT_IDLE_LO 0x41DAD68

#define mmDCORE0_EDMA1_QM_PERF_CNT_IDLE_HI 0x41DAD6C

#define mmDCORE0_EDMA1_QM_PERF_CNT_CFG 0x41DAD70

#endif /* ASIC_REG_DCORE0_EDMA1_QM_REGS_H_ */
