[12/06 15:06:54      0s] 
[12/06 15:06:54      0s] Cadence Innovus(TM) Implementation System.
[12/06 15:06:54      0s] Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.
[12/06 15:06:54      0s] 
[12/06 15:06:54      0s] Version:	v21.17-s075_1, built Wed Mar 15 11:17:40 PDT 2023
[12/06 15:06:54      0s] Options:	-no_gui -execute set asictop torus_credit; set datawidth 32 -files asic-par.tcl 
[12/06 15:06:54      0s] Date:		Fri Dec  6 15:06:54 2024
[12/06 15:06:54      0s] Host:		ECEUBUNTU2 (x86_64 w/Linux 4.18.0-553.27.1.el8_10.x86_64) (18cores*72cpus*Intel(R) Xeon(R) Gold 6154 CPU @ 3.00GHz 25344KB)
[12/06 15:06:54      0s] OS:		Red Hat Enterprise Linux 8.10 (Ootpa)
[12/06 15:06:54      0s] 
[12/06 15:06:54      0s] License:
[12/06 15:06:54      0s] 		[15:06:54.232364] Configured Lic search path (21.01-s002): 6055@cadpass2.eng.uwaterloo.ca:6055@cadpass1.eng.uwaterloo.ca:7055@cadpass1.eng.uwaterloo.ca:7055@cadpass2.eng.uwaterloo.ca

[12/06 15:06:54      0s] 		invs	Innovus Implementation System	21.1	checkout succeeded
[12/06 15:06:54      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[12/06 15:07:06     12s] Reset Parastics called with the command setExtractRCMode -reset**WARN: (IMPOPT-801):	Genus executable not found in PATH. Install Genus, add the path to the genus executable in the PATH variable and rerun Innovus.
[12/06 15:07:08     14s] @(#)CDS: Innovus v21.17-s075_1 (64bit) 03/15/2023 11:17 (Linux 3.10.0-693.el7.x86_64)
[12/06 15:07:08     14s] @(#)CDS: NanoRoute 21.17-s075_1 NR230308-2354/21_17-UB (database version 18.20.604) {superthreading v2.17}
[12/06 15:07:08     14s] @(#)CDS: AAE 21.17-s026 (64bit) 03/15/2023 (Linux 3.10.0-693.el7.x86_64)
[12/06 15:07:08     14s] @(#)CDS: CTE 21.17-s025_1 () Mar 14 2023 11:00:06 ( )
[12/06 15:07:08     14s] @(#)CDS: SYNTECH 21.17-s007_1 () Feb 20 2023 06:56:35 ( )
[12/06 15:07:08     14s] @(#)CDS: CPE v21.17-s068
[12/06 15:07:08     14s] @(#)CDS: IQuantus/TQuantus 21.1.1-s939 (64bit) Wed Nov 9 09:34:24 PST 2022 (Linux 3.10.0-693.el7.x86_64)
[12/06 15:07:08     14s] @(#)CDS: OA 22.60-p087 Thu Feb  9 09:35:26 2023
[12/06 15:07:08     14s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[12/06 15:07:08     14s] @(#)CDS: RCDB 11.15.0
[12/06 15:07:08     14s] @(#)CDS: STYLUS 21.12-s019_1 (12/20/2022 05:13 PST)
[12/06 15:07:08     14s] @(#)CDS: SystemPlanner-21.17Rel-10251 (21.17) (2023-02-02 17:22:51+0800)
[12/06 15:07:08     14s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_1664445_ECEUBUNTU2_t3rampal_mtugHk.

[12/06 15:07:08     14s] Change the soft stacksize limit to 0.2%RAM (770 mbytes). Set global soft_stack_size_limit to change the value.
[12/06 15:07:10     15s] 
[12/06 15:07:10     15s] **INFO:  MMMC transition support version v31-84 
[12/06 15:07:10     15s] 
[12/06 15:07:10     15s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[12/06 15:07:10     15s] <CMD> suppressMessage ENCEXT-2799
[12/06 15:07:10     15s] <CMD> getVersion
[12/06 15:07:11     15s] [INFO] Loading PVS  fill procedures
[12/06 15:07:11     15s] **WARN: Tk package not loaded. The PVS fill DRC monitor is disabled.
[12/06 15:07:11     15s] Executing cmd 'set asictop torus_credit; set datawidth 32' ...
[12/06 15:07:11     15s] Sourcing file "asic-par.tcl" ...
[12/06 15:07:11     15s] <CMD> set init_mmmc_file setup-timing.tcl
[12/06 15:07:11     15s] <CMD> set init_verilog asic-post-synth.torus_credit.32.v
[12/06 15:07:11     15s] <CMD> set init_top_cell torus_credit_D_W32
[12/06 15:07:11     15s] <CMD> set init_lef_file {/CMC/kits/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Back_End/lef/tcbn65gplus_200a/lef/tcbn65gplus_9lmT2.lef low_swing_rx.lef  low_swing_tx.lef  torus_xbar_1b.lef}
[12/06 15:07:11     15s] <CMD> set init_gnd_net VSS
[12/06 15:07:11     15s] <CMD> set init_pwr_net VDD
[12/06 15:07:11     15s] <CMD> init_design
[12/06 15:07:11     15s] #% Begin Load MMMC data ... (date=12/06 15:07:11, mem=918.2M)
[12/06 15:07:11     15s] #% End Load MMMC data ... (date=12/06 15:07:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=919.2M, current mem=919.2M)
[12/06 15:07:11     15s] 
[12/06 15:07:11     15s] Loading LEF file /CMC/kits/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Back_End/lef/tcbn65gplus_200a/lef/tcbn65gplus_9lmT2.lef ...
[12/06 15:07:11     15s] Set DBUPerIGU to M2 pitch 400.
[12/06 15:07:11     15s] 
[12/06 15:07:11     15s] Loading LEF file low_swing_rx.lef ...
[12/06 15:07:11     15s] 
[12/06 15:07:11     15s] Loading LEF file low_swing_tx.lef ...
[12/06 15:07:11     15s] 
[12/06 15:07:11     15s] Loading LEF file torus_xbar_1b.lef ...
[12/06 15:07:11     15s] **WARN: (IMPLF-200):	Pin 'wi' in macro 'torus_xbar_1b' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/06 15:07:11     15s] Type 'man IMPLF-200' for more detail.
[12/06 15:07:11     15s] **WARN: (IMPLF-200):	Pin 'w2e' in macro 'torus_xbar_1b' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/06 15:07:11     15s] Type 'man IMPLF-200' for more detail.
[12/06 15:07:11     15s] **WARN: (IMPLF-201):	Pin 'eo' in macro 'torus_xbar_1b' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/06 15:07:11     15s] Type 'man IMPLF-201' for more detail.
[12/06 15:07:11     15s] **WARN: (IMPLF-200):	Pin 'pi' in macro 'torus_xbar_1b' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/06 15:07:11     15s] Type 'man IMPLF-200' for more detail.
[12/06 15:07:11     15s] **WARN: (IMPLF-200):	Pin 'p2e' in macro 'torus_xbar_1b' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/06 15:07:11     15s] Type 'man IMPLF-200' for more detail.
[12/06 15:07:11     15s] **WARN: (IMPLF-200):	Pin 'p2s' in macro 'torus_xbar_1b' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/06 15:07:11     15s] Type 'man IMPLF-200' for more detail.
[12/06 15:07:11     15s] **WARN: (IMPLF-201):	Pin 'so' in macro 'torus_xbar_1b' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/06 15:07:11     15s] Type 'man IMPLF-201' for more detail.
[12/06 15:07:11     15s] **WARN: (IMPLF-200):	Pin 'w2s' in macro 'torus_xbar_1b' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/06 15:07:11     15s] Type 'man IMPLF-200' for more detail.
[12/06 15:07:11     15s] **WARN: (IMPLF-200):	Pin 'ni' in macro 'torus_xbar_1b' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/06 15:07:11     15s] Type 'man IMPLF-200' for more detail.
[12/06 15:07:11     15s] **WARN: (IMPLF-200):	Pin 'n2s' in macro 'torus_xbar_1b' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/06 15:07:11     15s] Type 'man IMPLF-200' for more detail.
[12/06 15:07:11     15s] **WARN: (IMPLF-200):	Pin 'i' in macro 'low_swing_tx' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/06 15:07:11     15s] Type 'man IMPLF-200' for more detail.
[12/06 15:07:11     15s] **WARN: (IMPLF-201):	Pin 'c' in macro 'low_swing_tx' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/06 15:07:11     15s] Type 'man IMPLF-201' for more detail.
[12/06 15:07:11     15s] **WARN: (IMPLF-201):	Pin 'o' in macro 'low_swing_rx' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/06 15:07:11     15s] Type 'man IMPLF-201' for more detail.
[12/06 15:07:11     15s] **WARN: (IMPLF-200):	Pin 'i' in macro 'low_swing_rx' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/06 15:07:11     15s] Type 'man IMPLF-200' for more detail.
[12/06 15:07:11     15s] **WARN: (IMPLF-200):	Pin 'I' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/06 15:07:11     15s] Type 'man IMPLF-200' for more detail.
[12/06 15:07:11     15s] 
##  Check design process and node:  
##  Both design process and tech node are not set.

[12/06 15:07:11     15s] Loading view definition file from setup-timing.tcl
[12/06 15:07:11     15s] Reading wcl_slow timing library '/CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib' ...
[12/06 15:07:14     18s] **WARN: (TECHLIB-302):	No function defined for cell 'OD18DCAP64'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
[12/06 15:07:14     18s] **WARN: (TECHLIB-302):	No function defined for cell 'OD18DCAP32'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
[12/06 15:07:14     18s] **WARN: (TECHLIB-302):	No function defined for cell 'OD18DCAP16'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
[12/06 15:07:14     18s] **WARN: (TECHLIB-302):	No function defined for cell 'DCAP8'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
[12/06 15:07:14     18s] **WARN: (TECHLIB-302):	No function defined for cell 'DCAP64'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
[12/06 15:07:14     18s] **WARN: (TECHLIB-302):	No function defined for cell 'DCAP4'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
[12/06 15:07:14     18s] **WARN: (TECHLIB-302):	No function defined for cell 'DCAP32'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
[12/06 15:07:14     18s] **WARN: (TECHLIB-302):	No function defined for cell 'DCAP16'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
[12/06 15:07:14     18s] **WARN: (TECHLIB-302):	No function defined for cell 'DCAP'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
[12/06 15:07:14     18s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
[12/06 15:07:14     18s] Read 816 cells in library 'tcbn65gpluswc' 
[12/06 15:07:14     18s] Reading wcl_slow timing library '/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_wc.lib' ...
[12/06 15:07:14     18s] **ERROR: (TECHLIB-1171):	The attribute 'values' of group 'cell_rise' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_wc.lib, Line 176)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'rise_transition' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_wc.lib, Line 184)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'cell_rise' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_wc.lib, Line 271)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'rise_transition' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_wc.lib, Line 279)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'cell_rise' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_wc.lib, Line 459)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'rise_transition' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_wc.lib, Line 467)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'cell_rise' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_wc.lib, Line 554)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'rise_transition' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_wc.lib, Line 562)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'cell_rise' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_wc.lib, Line 649)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'rise_transition' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_wc.lib, Line 657)
Read 1 cells in library 'torus_xbar_1b_wc' 
[12/06 15:07:14     18s] Reading wcl_slow timing library '/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/low_swing_rx_wc.lib' ...
[12/06 15:07:14     18s] Read 1 cells in library 'low_swing_rx_wc' 
[12/06 15:07:14     18s] Reading wcl_slow timing library '/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/low_swing_tx_wc.lib' ...
[12/06 15:07:14     18s] Read 1 cells in library 'low_swing_tx_wc' 
[12/06 15:07:14     18s] Ending "PreSetAnalysisView" (total cpu=0:00:02.7, real=0:00:03.0, peak res=1110.5M, current mem=956.9M)
[12/06 15:07:14     18s] *** End library_loading (cpu=0.04min, real=0.05min, mem=96.5M, fe_cpu=0.31min, fe_real=0.33min, fe_mem=1064.6M) ***
[12/06 15:07:14     18s] #% Begin Load netlist data ... (date=12/06 15:07:14, mem=956.9M)
[12/06 15:07:14     18s] *** Begin netlist parsing (mem=1064.6M) ***
[12/06 15:07:14     18s] Created 819 new cells from 4 timing libraries.
[12/06 15:07:14     18s] Reading netlist ...
[12/06 15:07:14     18s] Backslashed names will retain backslash and a trailing blank character.
[12/06 15:07:14     18s] Reading verilog netlist 'asic-post-synth.torus_credit.32.v'
[12/06 15:07:14     19s] 
[12/06 15:07:14     19s] *** Memory Usage v#1 (Current mem = 1112.633M, initial mem = 486.906M) ***
[12/06 15:07:14     19s] *** End netlist parsing (cpu=0:00:00.7, real=0:00:00.0, mem=1112.6M) ***
[12/06 15:07:15     19s] #% End Load netlist data ... (date=12/06 15:07:14, total cpu=0:00:00.7, real=0:00:01.0, peak res=1057.1M, current mem=1057.1M)
[12/06 15:07:15     19s] Set top cell to torus_credit_D_W32.
[12/06 15:07:15     19s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'wcl_slow'. Cell 'GFILL4' found in library 'tcbn65gpluswc', but missing in library 'torus_xbar_1b_wc'. This can potentially cause issues during delay calculation.
[12/06 15:07:15     19s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'wcl_slow'. Cell 'GFILL3' found in library 'tcbn65gpluswc', but missing in library 'torus_xbar_1b_wc'. This can potentially cause issues during delay calculation.
[12/06 15:07:15     19s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'wcl_slow'. Cell 'GFILL2' found in library 'tcbn65gpluswc', but missing in library 'torus_xbar_1b_wc'. This can potentially cause issues during delay calculation.
[12/06 15:07:15     19s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'wcl_slow'. Cell 'GFILL10' found in library 'tcbn65gpluswc', but missing in library 'torus_xbar_1b_wc'. This can potentially cause issues during delay calculation.
[12/06 15:07:15     19s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'wcl_slow'. Cell 'GFILL' found in library 'tcbn65gpluswc', but missing in library 'torus_xbar_1b_wc'. This can potentially cause issues during delay calculation.
[12/06 15:07:15     19s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'wcl_slow'. Cell 'XOR4D4' found in library 'tcbn65gpluswc', but missing in library 'torus_xbar_1b_wc'. This can potentially cause issues during delay calculation.
[12/06 15:07:15     19s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'wcl_slow'. Cell 'XOR4D2' found in library 'tcbn65gpluswc', but missing in library 'torus_xbar_1b_wc'. This can potentially cause issues during delay calculation.
[12/06 15:07:15     19s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'wcl_slow'. Cell 'XOR4D1' found in library 'tcbn65gpluswc', but missing in library 'torus_xbar_1b_wc'. This can potentially cause issues during delay calculation.
[12/06 15:07:15     19s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'wcl_slow'. Cell 'XOR4D0' found in library 'tcbn65gpluswc', but missing in library 'torus_xbar_1b_wc'. This can potentially cause issues during delay calculation.
[12/06 15:07:15     19s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'wcl_slow'. Cell 'XOR3D4' found in library 'tcbn65gpluswc', but missing in library 'torus_xbar_1b_wc'. This can potentially cause issues during delay calculation.
[12/06 15:07:15     19s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'wcl_slow'. Cell 'XOR3D2' found in library 'tcbn65gpluswc', but missing in library 'torus_xbar_1b_wc'. This can potentially cause issues during delay calculation.
[12/06 15:07:15     19s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'wcl_slow'. Cell 'XOR3D1' found in library 'tcbn65gpluswc', but missing in library 'torus_xbar_1b_wc'. This can potentially cause issues during delay calculation.
[12/06 15:07:15     19s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'wcl_slow'. Cell 'XOR3D0' found in library 'tcbn65gpluswc', but missing in library 'torus_xbar_1b_wc'. This can potentially cause issues during delay calculation.
[12/06 15:07:15     19s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'wcl_slow'. Cell 'XOR2D4' found in library 'tcbn65gpluswc', but missing in library 'torus_xbar_1b_wc'. This can potentially cause issues during delay calculation.
[12/06 15:07:15     19s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'wcl_slow'. Cell 'XOR2D2' found in library 'tcbn65gpluswc', but missing in library 'torus_xbar_1b_wc'. This can potentially cause issues during delay calculation.
[12/06 15:07:15     19s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'wcl_slow'. Cell 'XOR2D1' found in library 'tcbn65gpluswc', but missing in library 'torus_xbar_1b_wc'. This can potentially cause issues during delay calculation.
[12/06 15:07:15     19s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'wcl_slow'. Cell 'XOR2D0' found in library 'tcbn65gpluswc', but missing in library 'torus_xbar_1b_wc'. This can potentially cause issues during delay calculation.
[12/06 15:07:15     19s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'wcl_slow'. Cell 'XNR4D4' found in library 'tcbn65gpluswc', but missing in library 'torus_xbar_1b_wc'. This can potentially cause issues during delay calculation.
[12/06 15:07:15     19s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'wcl_slow'. Cell 'XNR4D2' found in library 'tcbn65gpluswc', but missing in library 'torus_xbar_1b_wc'. This can potentially cause issues during delay calculation.
[12/06 15:07:15     19s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'wcl_slow'. Cell 'XNR4D1' found in library 'tcbn65gpluswc', but missing in library 'torus_xbar_1b_wc'. This can potentially cause issues during delay calculation.
[12/06 15:07:15     19s] Message <TECHLIB-606> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[12/06 15:07:15     19s] Hooked 819 DB cells to tlib cells.
[12/06 15:07:15     19s] Ending "BindLib:" (total cpu=0:00:00.2, real=0:00:00.0, peak res=1077.6M, current mem=1077.6M)
[12/06 15:07:15     19s] Starting recursive module instantiation check.
[12/06 15:07:15     19s] No recursion found.
[12/06 15:07:15     19s] Building hierarchical netlist for Cell torus_credit_D_W32 ...
[12/06 15:07:15     19s] *** Netlist is unique.
[12/06 15:07:15     19s] Setting Std. cell height to 3600 DBU (smallest netlist inst).
[12/06 15:07:15     19s] ** info: there are 1003 modules.
[12/06 15:07:15     19s] ** info: there are 111108 stdCell insts.
[12/06 15:07:15     19s] ** info: there are 4955 multi-height stdCell insts (3 stdCells)
[12/06 15:07:15     19s] 
[12/06 15:07:15     19s] *** Memory Usage v#1 (Current mem = 1225.016M, initial mem = 486.906M) ***
[12/06 15:07:15     20s] **WARN: (IMPFP-3961):	The techSite 'dcore' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[12/06 15:07:15     20s] Type 'man IMPFP-3961' for more detail.
[12/06 15:07:15     20s] **WARN: (IMPFP-3961):	The techSite 'ccore' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[12/06 15:07:15     20s] Type 'man IMPFP-3961' for more detail.
[12/06 15:07:15     20s] Start create_tracks
[12/06 15:07:15     20s] Extraction setup Started 
[12/06 15:07:15     20s] 
[12/06 15:07:15     20s] Trim Metal Layers:
[12/06 15:07:15     20s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[12/06 15:07:15     20s] Reading Capacitance Table File /CMC/kits/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Back_End/lef/tcbn65gplus_200a/techfiles/captable/cln65g+_1p09m+alrdl_typical_top2.captable ...
[12/06 15:07:15     20s] Importing multi-corner RC tables ... 
[12/06 15:07:15     20s] Summary of Active RC-Corners : 
[12/06 15:07:15     20s]  
[12/06 15:07:15     20s]  Analysis View: view_functional_wcl_slow
[12/06 15:07:15     20s]     RC-Corner Name        : rc_corner
[12/06 15:07:15     20s]     RC-Corner Index       : 0
[12/06 15:07:15     20s]     RC-Corner Temperature : 25 Celsius
[12/06 15:07:15     20s]     RC-Corner Cap Table   : '/CMC/kits/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Back_End/lef/tcbn65gplus_200a/techfiles/captable/cln65g+_1p09m+alrdl_typical_top2.captable'
[12/06 15:07:15     20s]     RC-Corner PreRoute Res Factor         : 1
[12/06 15:07:15     20s]     RC-Corner PreRoute Cap Factor         : 1
[12/06 15:07:15     20s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[12/06 15:07:15     20s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[12/06 15:07:15     20s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[12/06 15:07:15     20s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[12/06 15:07:15     20s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[12/06 15:07:15     20s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[12/06 15:07:15     20s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[12/06 15:07:15     20s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[12/06 15:07:15     20s]  
[12/06 15:07:15     20s]  Analysis View: view_functional_wcl_fast
[12/06 15:07:15     20s]     RC-Corner Name        : rc_corner
[12/06 15:07:15     20s]     RC-Corner Index       : 0
[12/06 15:07:15     20s]     RC-Corner Temperature : 25 Celsius
[12/06 15:07:15     20s]     RC-Corner Cap Table   : '/CMC/kits/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Back_End/lef/tcbn65gplus_200a/techfiles/captable/cln65g+_1p09m+alrdl_typical_top2.captable'
[12/06 15:07:15     20s]     RC-Corner PreRoute Res Factor         : 1
[12/06 15:07:15     20s]     RC-Corner PreRoute Cap Factor         : 1
[12/06 15:07:15     20s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[12/06 15:07:15     20s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[12/06 15:07:15     20s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[12/06 15:07:15     20s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[12/06 15:07:15     20s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[12/06 15:07:15     20s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[12/06 15:07:15     20s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[12/06 15:07:15     20s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[12/06 15:07:15     20s]  
[12/06 15:07:15     20s]  Analysis View: view_functional_wcl_typical
[12/06 15:07:15     20s]     RC-Corner Name        : rc_corner
[12/06 15:07:15     20s]     RC-Corner Index       : 0
[12/06 15:07:15     20s]     RC-Corner Temperature : 25 Celsius
[12/06 15:07:15     20s]     RC-Corner Cap Table   : '/CMC/kits/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Back_End/lef/tcbn65gplus_200a/techfiles/captable/cln65g+_1p09m+alrdl_typical_top2.captable'
[12/06 15:07:15     20s]     RC-Corner PreRoute Res Factor         : 1
[12/06 15:07:15     20s]     RC-Corner PreRoute Cap Factor         : 1
[12/06 15:07:15     20s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[12/06 15:07:15     20s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[12/06 15:07:15     20s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[12/06 15:07:15     20s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[12/06 15:07:15     20s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[12/06 15:07:15     20s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[12/06 15:07:15     20s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[12/06 15:07:15     20s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[12/06 15:07:15     20s] 
[12/06 15:07:15     20s] Trim Metal Layers:
[12/06 15:07:15     20s] LayerId::1 widthSet size::4
[12/06 15:07:15     20s] LayerId::2 widthSet size::4
[12/06 15:07:15     20s] LayerId::3 widthSet size::4
[12/06 15:07:15     20s] LayerId::4 widthSet size::4
[12/06 15:07:15     20s] LayerId::5 widthSet size::4
[12/06 15:07:15     20s] LayerId::6 widthSet size::4
[12/06 15:07:15     20s] LayerId::7 widthSet size::4
[12/06 15:07:15     20s] LayerId::8 widthSet size::4
[12/06 15:07:15     20s] LayerId::9 widthSet size::4
[12/06 15:07:15     20s] LayerId::10 widthSet size::2
[12/06 15:07:15     20s] Updating RC grid for preRoute extraction ...
[12/06 15:07:15     20s] eee: pegSigSF::1.070000
[12/06 15:07:15     20s] Initializing multi-corner capacitance tables ... 
[12/06 15:07:15     20s] Initializing multi-corner resistance tables ...
[12/06 15:07:15     20s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/06 15:07:15     20s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/06 15:07:15     20s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/06 15:07:15     20s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/06 15:07:15     20s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/06 15:07:15     20s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/06 15:07:15     20s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/06 15:07:15     20s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/06 15:07:15     20s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/06 15:07:15     20s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/06 15:07:15     20s] {RT rc_corner 0 10 10 {8 0} {9 0} 2}
[12/06 15:07:15     20s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.693800 newSi=0.000000 wHLS=1.734500 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[12/06 15:07:15     20s] *Info: initialize multi-corner CTS.
[12/06 15:07:15     20s] Reading wcl_fast timing library '/CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gplusbc.lib' ...
[12/06 15:07:18     22s] **WARN: (TECHLIB-302):	No function defined for cell 'OD18DCAP64'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gplusbc.lib)
[12/06 15:07:18     22s] **WARN: (TECHLIB-302):	No function defined for cell 'OD18DCAP32'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gplusbc.lib)
[12/06 15:07:18     22s] **WARN: (TECHLIB-302):	No function defined for cell 'OD18DCAP16'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gplusbc.lib)
[12/06 15:07:18     22s] **WARN: (TECHLIB-302):	No function defined for cell 'DCAP8'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gplusbc.lib)
[12/06 15:07:18     22s] **WARN: (TECHLIB-302):	No function defined for cell 'DCAP64'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gplusbc.lib)
[12/06 15:07:18     22s] **WARN: (TECHLIB-302):	No function defined for cell 'DCAP4'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gplusbc.lib)
[12/06 15:07:18     22s] **WARN: (TECHLIB-302):	No function defined for cell 'DCAP32'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gplusbc.lib)
[12/06 15:07:18     22s] **WARN: (TECHLIB-302):	No function defined for cell 'DCAP16'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gplusbc.lib)
[12/06 15:07:18     22s] **WARN: (TECHLIB-302):	No function defined for cell 'DCAP'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gplusbc.lib)
[12/06 15:07:18     22s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gplusbc.lib)
[12/06 15:07:18     23s] Read 816 cells in library 'tcbn65gplusbc' 
[12/06 15:07:18     23s] Reading wcl_fast timing library '/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/low_swing_rx_bc.lib' ...
[12/06 15:07:18     23s] Read 1 cells in library 'low_swing_rx_bc' 
[12/06 15:07:18     23s] Reading wcl_fast timing library '/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/low_swing_tx_bc.lib' ...
[12/06 15:07:18     23s] Read 1 cells in library 'low_swing_tx_bc' 
[12/06 15:07:18     23s] Reading wcl_fast timing library '/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_bc.lib' ...
[12/06 15:07:18     23s] **ERROR: (TECHLIB-1171):	The attribute 'values' of group 'cell_rise' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_bc.lib, Line 176)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'rise_transition' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_bc.lib, Line 184)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'cell_rise' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_bc.lib, Line 271)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'rise_transition' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_bc.lib, Line 279)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'cell_rise' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_bc.lib, Line 459)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'rise_transition' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_bc.lib, Line 467)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'cell_rise' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_bc.lib, Line 554)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'rise_transition' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_bc.lib, Line 562)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'cell_rise' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_bc.lib, Line 649)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'rise_transition' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_bc.lib, Line 657)
Read 1 cells in library 'torus_xbar_1b_bc' 
[12/06 15:07:18     23s] Reading wcl_typical timing library '/CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gplustc.lib' ...
[12/06 15:07:21     25s] Message <TECHLIB-302> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[12/06 15:07:21     26s] Read 816 cells in library 'tcbn65gplustc' 
[12/06 15:07:21     26s] Reading wcl_typical timing library '/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_tc.lib' ...
[12/06 15:07:21     26s] Message <TECHLIB-1171> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[12/06 15:07:21     26s] Read 1 cells in library 'torus_xbar_1b_tc' 
[12/06 15:07:21     26s] Reading wcl_typical timing library '/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/low_swing_rx_tc.lib' ...
[12/06 15:07:21     26s] Read 1 cells in library 'low_swing_rx_tc' 
[12/06 15:07:21     26s] Reading wcl_typical timing library '/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/low_swing_tx_tc.lib' ...
[12/06 15:07:21     26s] Read 1 cells in library 'low_swing_tx_tc' 
[12/06 15:07:21     26s] Ending "SetAnalysisView" (total cpu=0:00:05.9, real=0:00:06.0, peak res=1415.7M, current mem=1183.5M)
[12/06 15:07:21     26s] Reading timing constraints file 'constraints.sdc' ...
[12/06 15:07:21     26s] Current (total cpu=0:00:26.7, real=0:00:27.0, peak res=1560.4M, current mem=1560.4M)
[12/06 15:07:21     26s] INFO (CTE): Constraints read successfully.
[12/06 15:07:22     26s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:01.0, peak res=1567.8M, current mem=1567.8M)
[12/06 15:07:22     26s] Current (total cpu=0:00:26.7, real=0:00:28.0, peak res=1567.8M, current mem=1567.8M)
[12/06 15:07:22     26s] Reading timing constraints file 'constraints.sdc' ...
[12/06 15:07:22     26s] Current (total cpu=0:00:26.8, real=0:00:28.0, peak res=1567.9M, current mem=1567.9M)
[12/06 15:07:22     26s] INFO (CTE): Constraints read successfully.
[12/06 15:07:22     26s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1568.1M, current mem=1568.1M)
[12/06 15:07:22     26s] Current (total cpu=0:00:26.8, real=0:00:28.0, peak res=1568.1M, current mem=1568.1M)
[12/06 15:07:22     26s] Reading timing constraints file 'constraints.sdc' ...
[12/06 15:07:22     26s] Current (total cpu=0:00:26.8, real=0:00:28.0, peak res=1568.1M, current mem=1568.1M)
[12/06 15:07:22     26s] INFO (CTE): Constraints read successfully.
[12/06 15:07:22     26s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1568.5M, current mem=1568.5M)
[12/06 15:07:22     26s] Current (total cpu=0:00:26.9, real=0:00:28.0, peak res=1568.5M, current mem=1568.5M)
[12/06 15:07:22     26s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[12/06 15:07:22     26s] 
[12/06 15:07:22     26s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[12/06 15:07:22     26s] Summary for sequential cells identification: 
[12/06 15:07:22     26s]   Identified SBFF number: 199
[12/06 15:07:22     26s]   Identified MBFF number: 0
[12/06 15:07:22     26s]   Identified SB Latch number: 0
[12/06 15:07:22     26s]   Identified MB Latch number: 0
[12/06 15:07:22     26s]   Not identified SBFF number: 0
[12/06 15:07:22     26s]   Not identified MBFF number: 0
[12/06 15:07:22     26s]   Not identified SB Latch number: 0
[12/06 15:07:22     26s]   Not identified MB Latch number: 0
[12/06 15:07:22     26s]   Number of sequential cells which are not FFs: 104
[12/06 15:07:22     26s] Total number of combinational cells: 485
[12/06 15:07:22     26s] Total number of sequential cells: 303
[12/06 15:07:22     26s] Total number of tristate cells: 12
[12/06 15:07:22     26s] Total number of level shifter cells: 0
[12/06 15:07:22     26s] Total number of power gating cells: 0
[12/06 15:07:22     26s] Total number of isolation cells: 0
[12/06 15:07:22     26s] Total number of power switch cells: 0
[12/06 15:07:22     26s] Total number of pulse generator cells: 0
[12/06 15:07:22     26s] Total number of always on buffers: 0
[12/06 15:07:22     26s] Total number of retention cells: 0
[12/06 15:07:22     26s] Total number of physical cells: 19
[12/06 15:07:22     26s] List of usable buffers: BUFFD2 BUFFD12 BUFFD16 BUFFD4 BUFFD6 BUFFD8 CKBD1 CKBD2 CKBD4 low_swing_rx
[12/06 15:07:22     26s] Total number of usable buffers: 10
[12/06 15:07:22     26s] List of unusable buffers: BUFFD20 GBUFFD1 GBUFFD2 GBUFFD4 GBUFFD8
[12/06 15:07:22     26s] Total number of unusable buffers: 5
[12/06 15:07:22     26s] List of usable inverters: CKND1 CKND0 CKND2 CKND12 CKND16 CKND3 CKND4 CKND6 CKND8 INVD1 INVD0 INVD2 INVD12 INVD16 INVD3 INVD4 INVD6 INVD8
[12/06 15:07:22     26s] Total number of usable inverters: 18
[12/06 15:07:22     26s] List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
[12/06 15:07:22     26s] Total number of unusable inverters: 9
[12/06 15:07:22     26s] List of identified usable delay cells: BUFFD1 BUFFD0 BUFFD3 CKBD0 CKBD12 CKBD16 CKBD3 CKBD6 CKBD8 DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
[12/06 15:07:22     26s] Total number of identified usable delay cells: 18
[12/06 15:07:22     26s] List of identified unusable delay cells: BUFFD24 CKBD20 CKBD24 GBUFFD3
[12/06 15:07:22     26s] Total number of identified unusable delay cells: 4
[12/06 15:07:22     26s] 
[12/06 15:07:22     26s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[12/06 15:07:22     26s] 
[12/06 15:07:22     26s] TimeStamp Deleting Cell Server Begin ...
[12/06 15:07:22     26s] 
[12/06 15:07:22     26s] TimeStamp Deleting Cell Server End ...
[12/06 15:07:22     26s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1598.6M, current mem=1598.6M)
[12/06 15:07:22     26s] 
[12/06 15:07:22     26s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/06 15:07:22     26s] Summary for sequential cells identification: 
[12/06 15:07:22     26s]   Identified SBFF number: 199
[12/06 15:07:22     26s]   Identified MBFF number: 0
[12/06 15:07:22     26s]   Identified SB Latch number: 0
[12/06 15:07:22     26s]   Identified MB Latch number: 0
[12/06 15:07:22     26s]   Not identified SBFF number: 0
[12/06 15:07:22     26s]   Not identified MBFF number: 0
[12/06 15:07:22     26s]   Not identified SB Latch number: 0
[12/06 15:07:22     26s]   Not identified MB Latch number: 0
[12/06 15:07:22     26s]   Number of sequential cells which are not FFs: 104
[12/06 15:07:22     27s]  Visiting view : view_functional_wcl_slow
[12/06 15:07:22     27s]    : PowerDomain = none : Weighted F : unweighted  = 13.60 (1.000) with rcCorner = 0
[12/06 15:07:22     27s]    : PowerDomain = none : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = -1
[12/06 15:07:22     27s]  Visiting view : view_functional_wcl_fast
[12/06 15:07:22     27s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = 0
[12/06 15:07:22     27s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[12/06 15:07:22     27s]  Visiting view : view_functional_wcl_typical
[12/06 15:07:22     27s]    : PowerDomain = none : Weighted F : unweighted  = 9.20 (1.000) with rcCorner = 0
[12/06 15:07:22     27s]    : PowerDomain = none : Weighted F : unweighted  = 7.20 (1.000) with rcCorner = -1
[12/06 15:07:22     27s]  Visiting view : view_functional_wcl_slow
[12/06 15:07:22     27s]    : PowerDomain = none : Weighted F : unweighted  = 13.60 (1.000) with rcCorner = 0
[12/06 15:07:22     27s]    : PowerDomain = none : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = -1
[12/06 15:07:22     27s]  Visiting view : view_functional_wcl_fast
[12/06 15:07:22     27s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = 0
[12/06 15:07:22     27s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[12/06 15:07:22     27s]  Visiting view : view_functional_wcl_typical
[12/06 15:07:22     27s]    : PowerDomain = none : Weighted F : unweighted  = 9.20 (1.000) with rcCorner = 0
[12/06 15:07:22     27s]    : PowerDomain = none : Weighted F : unweighted  = 7.20 (1.000) with rcCorner = -1
[12/06 15:07:22     27s] TLC MultiMap info (StdDelay):
[12/06 15:07:22     27s]   : delay_corner_wcl_typical + wcl_typical + 1 + no RcCorner := 7.2ps
[12/06 15:07:22     27s]   : delay_corner_wcl_typical + wcl_typical + 1 + rc_corner := 9.2ps
[12/06 15:07:22     27s]   : delay_corner_wcl_fast + wcl_fast + 1 + no RcCorner := 5.3ps
[12/06 15:07:22     27s]   : delay_corner_wcl_fast + wcl_fast + 1 + rc_corner := 6.9ps
[12/06 15:07:22     27s]   : delay_corner_wcl_slow + wcl_slow + 1 + no RcCorner := 10.9ps
[12/06 15:07:22     27s]   : delay_corner_wcl_slow + wcl_slow + 1 + rc_corner := 13.6ps
[12/06 15:07:22     27s]  Setting StdDelay to: 13.6ps
[12/06 15:07:22     27s] 
[12/06 15:07:22     27s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/06 15:07:22     27s] 
[12/06 15:07:22     27s] TimeStamp Deleting Cell Server Begin ...
[12/06 15:07:22     27s] 
[12/06 15:07:22     27s] TimeStamp Deleting Cell Server End ...
[12/06 15:07:22     27s] 
[12/06 15:07:22     27s] *** Summary of all messages that are not suppressed in this session:
[12/06 15:07:22     27s] Severity  ID               Count  Summary                                  
[12/06 15:07:22     27s] WARNING   IMPLF-200           11  Pin '%s' in macro '%s' has no ANTENNAGAT...
[12/06 15:07:22     27s] WARNING   IMPLF-201            4  Pin '%s' in macro '%s' has no ANTENNADIF...
[12/06 15:07:22     27s] WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
[12/06 15:07:22     27s] WARNING   TECHLIB-302         30  No function defined for cell '%s'. The c...
[12/06 15:07:22     27s] WARNING   TECHLIB-606       3276  An inconsistency was found during interp...
[12/06 15:07:22     27s] ERROR     TECHLIB-1171        30  The attribute '%s' of group '%s' has one...
[12/06 15:07:22     27s] *** Message Summary: 3323 warning(s), 30 error(s)
[12/06 15:07:22     27s] 
[12/06 15:07:22     27s] <CMD> floorPlan -d 1500 1500 2 2 2 2
[12/06 15:07:22     27s] **WARN: (IMPFP-3961):	The techSite 'dcore' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[12/06 15:07:22     27s] Type 'man IMPFP-3961' for more detail.
[12/06 15:07:22     27s] **WARN: (IMPFP-3961):	The techSite 'ccore' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[12/06 15:07:22     27s] Type 'man IMPFP-3961' for more detail.
[12/06 15:07:22     27s] Start create_tracks
[12/06 15:07:22     27s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[12/06 15:07:22     27s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose
[12/06 15:07:22     27s] 106729 new pwr-pin connections were made to global net 'VDD'.
[12/06 15:07:22     27s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose
[12/06 15:07:22     27s] 106153 new gnd-pin connections were made to global net 'VSS'.
[12/06 15:07:22     27s] <CMD> globalNetConnect VDD -type pgpin -pin vdd -inst * -verbose
[12/06 15:07:22     27s] 4379 new pwr-pin connections were made to global net 'VDD'.
[12/06 15:07:22     27s] <CMD> globalNetConnect VSS -type pgpin -pin vss -inst * -verbose
[12/06 15:07:22     27s] 4955 new gnd-pin connections were made to global net 'VSS'.
[12/06 15:07:22     27s] <CMD> sroute -nets {VDD VSS}
[12/06 15:07:22     27s] #% Begin sroute (date=12/06 15:07:22, mem=1603.1M)
[12/06 15:07:22     27s] 
[12/06 15:07:22     27s] viaInitial starts at Fri Dec  6 15:07:22 2024
viaInitial ends at Fri Dec  6 15:07:22 2024
*** Begin SPECIAL ROUTE on Fri Dec  6 15:07:22 2024 ***
[12/06 15:07:22     27s] SPECIAL ROUTE ran on directory: /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell
[12/06 15:07:22     27s] SPECIAL ROUTE ran on machine: ECEUBUNTU2 (Linux 4.18.0-553.27.1.el8_10.x86_64 Xeon 3.00Ghz)
[12/06 15:07:22     27s] 
[12/06 15:07:22     27s] Begin option processing ...
[12/06 15:07:22     27s] srouteConnectPowerBump set to false
[12/06 15:07:22     27s] routeSelectNet set to "VDD VSS"
[12/06 15:07:22     27s] routeSpecial set to true
[12/06 15:07:22     27s] srouteConnectConverterPin set to false
[12/06 15:07:22     27s] srouteFollowCorePinEnd set to 3
[12/06 15:07:22     27s] srouteJogControl set to "preferWithChanges differentLayer"
[12/06 15:07:22     27s] sroutePadPinAllPorts set to true
[12/06 15:07:22     27s] sroutePreserveExistingRoutes set to true
[12/06 15:07:22     27s] srouteRoutePowerBarPortOnBothDir set to true
[12/06 15:07:22     27s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3024.00 megs.
[12/06 15:07:22     27s] 
[12/06 15:07:22     27s] Reading DB technology information...
[12/06 15:07:22     27s] Finished reading DB technology information.
[12/06 15:07:22     27s] Reading floorplan and netlist information...
[12/06 15:07:22     27s] Finished reading floorplan and netlist information.
[12/06 15:07:22     27s] **WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
[12/06 15:07:22     27s] Read in 21 layers, 10 routing layers, 1 overlap layer
[12/06 15:07:22     27s] Read in 858 macros, 85 used
[12/06 15:07:22     27s] Read in 85 components
[12/06 15:07:22     27s]   85 core components: 85 unplaced, 0 placed, 0 fixed
[12/06 15:07:22     27s] Read in 36 logical pins
[12/06 15:07:22     27s] Read in 36 nets
[12/06 15:07:22     27s] Read in 2 special nets
[12/06 15:07:22     27s] Read in 170 terminals
[12/06 15:07:22     27s] 2 nets selected.
[12/06 15:07:22     27s] 
[12/06 15:07:22     27s] Begin power routing ...
[12/06 15:07:23     28s] #create default rule from bind_ndr_rule rule=0x7ff4a8360740 0x7ff490644018
[12/06 15:07:23     28s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 via=1358398383 routing_via=1
[12/06 15:07:23     28s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[12/06 15:07:23     28s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[12/06 15:07:23     28s] Type 'man IMPSR-1256' for more detail.
[12/06 15:07:23     28s] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[12/06 15:07:23     28s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[12/06 15:07:23     28s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[12/06 15:07:23     28s] Type 'man IMPSR-1256' for more detail.
[12/06 15:07:23     28s] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[12/06 15:07:23     28s] CPU time for VDD FollowPin 0 seconds
[12/06 15:07:23     28s] CPU time for VSS FollowPin 0 seconds
[12/06 15:07:23     28s]   Number of IO ports routed: 0
[12/06 15:07:23     28s]   Number of Block ports routed: 0
[12/06 15:07:23     28s]   Number of Stripe ports routed: 0
[12/06 15:07:23     28s]   Number of Core ports routed: 0  open: 1664
[12/06 15:07:23     28s]   Number of Pad ports routed: 0
[12/06 15:07:23     28s]   Number of Power Bump ports routed: 0
[12/06 15:07:23     28s]   Number of Followpin connections: 832
[12/06 15:07:23     28s] End power routing: cpu: 0:00:01, real: 0:00:01, peak: 3047.00 megs.
[12/06 15:07:23     28s] 
[12/06 15:07:23     28s] 
[12/06 15:07:23     28s] 
[12/06 15:07:23     28s]  Begin updating DB with routing results ...
[12/06 15:07:23     28s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[12/06 15:07:23     28s] Pin and blockage extraction finished
[12/06 15:07:23     28s] 
[12/06 15:07:23     28s] sroute created 832 wires.
[12/06 15:07:23     28s] ViaGen created 0 via, deleted 0 via to avoid violation.
[12/06 15:07:23     28s] +--------+----------------+----------------+
[12/06 15:07:23     28s] |  Layer |     Created    |     Deleted    |
[12/06 15:07:23     28s] +--------+----------------+----------------+
[12/06 15:07:23     28s] |   M1   |       832      |       NA       |
[12/06 15:07:23     28s] +--------+----------------+----------------+
[12/06 15:07:23     28s] #% End sroute (date=12/06 15:07:23, total cpu=0:00:00.8, real=0:00:01.0, peak res=1643.9M, current mem=1627.6M)
[12/06 15:07:23     28s] <CMD> addRing -nets {VDD VSS} -width 0.6 -spacing 0.5 -layer {top 6 bottom 6 left 5 right 5}
[12/06 15:07:23     28s] #% Begin addRing (date=12/06 15:07:23, mem=1627.6M)
[12/06 15:07:23     28s] 
[12/06 15:07:23     28s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1691.3M)
[12/06 15:07:23     28s] **WARN: (IMPPP-220):	The power planner does not create core rings outside the design boundary. Check the design boundary, or specify valid offsets.
[12/06 15:07:23     28s] **WARN: (IMPPP-4051):	Failed to add rings, because the IO cells might contain gaps. Run the 'addIoFiller' command to fill gaps between the cells and try again.
[12/06 15:07:23     28s] Type 'man IMPPP-4051' for more detail.
[12/06 15:07:23     28s] #% End addRing (date=12/06 15:07:23, total cpu=0:00:00.0, real=0:00:00.0, peak res=1627.8M, current mem=1627.8M)
[12/06 15:07:23     28s] <CMD> addStripe -nets {VSS VDD} -layer 5 -direction vertical -width 0.4 -spacing 0.5 -set_to_set_distance 5 -start 0.5
[12/06 15:07:23     28s] #% Begin addStripe (date=12/06 15:07:23, mem=1627.8M)
[12/06 15:07:23     28s] 
[12/06 15:07:23     28s] Initialize fgc environment(mem: 1691.3M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1691.3M)
[12/06 15:07:23     28s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1691.3M)
[12/06 15:07:23     28s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1691.3M)
[12/06 15:07:23     28s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1691.3M)
[12/06 15:07:23     28s] Starting stripe generation ...
[12/06 15:07:23     28s] Non-Default Mode Option Settings :
[12/06 15:07:23     28s]   NONE
[12/06 15:07:23     28s] The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[12/06 15:07:23     28s] The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[12/06 15:07:23     28s] Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1691.3M)
[12/06 15:07:23     28s] Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1691.3M)
[12/06 15:07:23     28s] Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1691.3M)
[12/06 15:07:23     28s] Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1691.3M)
[12/06 15:07:23     28s] Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1691.3M)
[12/06 15:07:23     28s] Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1691.3M)
[12/06 15:07:23     28s] Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1691.3M)
[12/06 15:07:23     28s] Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1691.3M)
[12/06 15:07:23     28s] Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1691.3M)
[12/06 15:07:23     28s] Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1691.3M)
[12/06 15:07:23     28s] Stripe generation is complete.
[12/06 15:07:23     28s] vias are now being generated.
[12/06 15:07:53     58s] addStripe created 600 wires.
[12/06 15:07:53     58s] ViaGen created 995072 vias, deleted 0 via to avoid violation.
[12/06 15:07:53     58s] +--------+----------------+----------------+
[12/06 15:07:53     58s] |  Layer |     Created    |     Deleted    |
[12/06 15:07:53     58s] +--------+----------------+----------------+
[12/06 15:07:53     58s] |  VIA1  |     248768     |        0       |
[12/06 15:07:53     58s] |  VIA2  |     248768     |        0       |
[12/06 15:07:53     58s] |  VIA3  |     248768     |        0       |
[12/06 15:07:53     58s] |  VIA4  |     248768     |        0       |
[12/06 15:07:53     58s] |   M5   |       600      |       NA       |
[12/06 15:07:53     58s] +--------+----------------+----------------+
[12/06 15:07:54     58s] #% End addStripe (date=12/06 15:07:54, total cpu=0:00:30.4, real=0:00:31.0, peak res=1821.2M, current mem=1805.7M)
[12/06 15:07:54     58s] <CMD> addStripe -nets {VSS VDD} -layer 6 -direction horizontal -width 0.4 -spacing 0.5 -set_to_set_distance 5 -start 0.5
[12/06 15:07:54     58s] #% Begin addStripe (date=12/06 15:07:54, mem=1805.7M)
[12/06 15:07:54     58s] 
[12/06 15:07:54     58s] Initialize fgc environment(mem: 1869.2M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1869.2M)
[12/06 15:07:54     58s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1869.2M)
[12/06 15:07:54     58s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1869.2M)
[12/06 15:07:55     60s] Loading via instances (cpu: 0:00:01.4, real: 0:00:01.0, peak mem: 2181.2M)
[12/06 15:07:55     60s] Starting stripe generation ...
[12/06 15:07:55     60s] Non-Default Mode Option Settings :
[12/06 15:07:55     60s]   NONE
[12/06 15:07:55     60s] The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[12/06 15:07:55     60s] The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[12/06 15:07:55     60s] Completing 10% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 2181.2M)
[12/06 15:07:55     60s] Completing 20% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 2181.2M)
[12/06 15:07:55     60s] Completing 30% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 2181.2M)
[12/06 15:07:55     60s] Completing 40% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 2181.2M)
[12/06 15:07:55     60s] Completing 50% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 2181.2M)
[12/06 15:07:55     60s] Completing 60% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 2181.2M)
[12/06 15:07:55     60s] Completing 70% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 2181.2M)
[12/06 15:07:56     60s] Completing 80% stripe generation(cpu: 0:00:00.1, real: 0:00:01.0, peak mem: 2181.2M)
[12/06 15:07:56     60s] Completing 90% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 2181.2M)
[12/06 15:07:56     60s] Completing 100% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 2182.2M)
[12/06 15:07:56     60s] Stripe generation is complete.
[12/06 15:07:56     60s] vias are now being generated.
[12/06 15:07:56     60s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 10.84) (1498.00, 10.90).
[12/06 15:07:56     60s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 25.50) (1498.00, 25.57).
[12/06 15:07:56     61s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 50.50) (1498.00, 50.76).
[12/06 15:07:56     61s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 75.64) (1498.00, 75.90).
[12/06 15:07:56     61s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 100.83) (1498.00, 100.90).
[12/06 15:07:56     61s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 115.50) (1498.00, 115.57).
[12/06 15:07:56     61s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 140.50) (1498.00, 140.76).
[12/06 15:07:56     61s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 165.63) (1498.00, 165.90).
[12/06 15:07:57     61s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 190.84) (1498.00, 190.90).
[12/06 15:07:57     61s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 205.50) (1498.00, 205.57).
[12/06 15:07:57     61s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 230.50) (1498.00, 230.76).
[12/06 15:07:57     61s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 255.63) (1498.00, 255.90).
[12/06 15:07:57     62s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 280.83) (1498.00, 280.90).
[12/06 15:07:57     62s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 295.50) (1498.00, 295.57).
[12/06 15:07:57     62s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 320.50) (1498.00, 320.77).
[12/06 15:07:57     62s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 345.64) (1498.00, 345.90).
[12/06 15:07:57     62s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 370.83) (1498.00, 370.90).
[12/06 15:07:57     62s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 385.50) (1498.00, 385.57).
[12/06 15:07:58     62s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 410.50) (1498.00, 410.77).
[12/06 15:07:58     62s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 435.64) (1498.00, 435.90).
[12/06 15:07:58     62s] **WARN: (EMS-27):	Message (IMPPP-532) has exceeded the current message display limit of 20.
[12/06 15:07:58     62s] To increase the message display limit, refer to the product command reference manual.
[12/06 15:08:11     76s] addStripe created 600 wires.
[12/06 15:08:11     76s] ViaGen created 178802 vias, deleted 0 via to avoid violation.
[12/06 15:08:11     76s] +--------+----------------+----------------+
[12/06 15:08:11     76s] |  Layer |     Created    |     Deleted    |
[12/06 15:08:11     76s] +--------+----------------+----------------+
[12/06 15:08:11     76s] |  VIA5  |     178802     |        0       |
[12/06 15:08:11     76s] |   M6   |       600      |       NA       |
[12/06 15:08:11     76s] +--------+----------------+----------------+
[12/06 15:08:11     76s] #% End addStripe (date=12/06 15:08:11, total cpu=0:00:17.6, real=0:00:17.0, peak res=2150.8M, current mem=1980.1M)
[12/06 15:08:11     76s] <CMD> createInstGroup poly0_0_sw
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_0_sw {ys[0].xs[0].torus_switch_xy}
[12/06 15:08:11     76s] <CMD> createInstGroup poly0_0_cli
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_0_cli {ys[0].xs[0].client_xy}
[12/06 15:08:11     76s] <CMD> createInstGroup poly0_0_rx_ew
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].conns_vc_info[0].west_rx_vc}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].conns_vc_info[0].west_tx_g}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].conns_vc_info[1].west_rx_vc}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].conns_vc_info[1].west_tx_g}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].conns_data[0].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].conns_data[1].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].conns_data[2].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].conns_data[3].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].conns_data[4].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].conns_data[5].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].conns_data[6].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].conns_data[7].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].conns_data[8].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].conns_data[9].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].conns_data[10].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].conns_data[11].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].conns_data[12].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].conns_data[13].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].conns_data[14].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].conns_data[15].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].conns_data[16].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].conns_data[17].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].conns_data[18].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].conns_data[19].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].conns_data[20].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].conns_data[21].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].conns_data[22].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].conns_data[23].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].conns_data[24].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].conns_data[25].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].conns_data[26].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].conns_data[27].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].conns_data[28].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].conns_data[29].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].conns_data[30].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].conns_data[31].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].conns_addr[0].west_rx_addr}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].conns_addr[1].west_rx_addr}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].conns_addr[2].west_rx_addr}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].conns_addr[3].west_rx_addr}
[12/06 15:08:11     76s] <CMD> createInstGroup poly0_0_tx_ew
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].conns_vc_info[0].east_tx_vc}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].conns_vc_info[0].east_rx_g}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].conns_vc_info[1].east_tx_vc}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].conns_vc_info[1].east_rx_g}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].conns_data[0].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].conns_data[1].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].conns_data[2].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].conns_data[3].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].conns_data[4].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].conns_data[5].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].conns_data[6].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].conns_data[7].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].conns_data[8].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].conns_data[9].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].conns_data[10].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].conns_data[11].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].conns_data[12].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].conns_data[13].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].conns_data[14].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].conns_data[15].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].conns_data[16].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].conns_data[17].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].conns_data[18].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].conns_data[19].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].conns_data[20].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].conns_data[21].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].conns_data[22].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].conns_data[23].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].conns_data[24].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].conns_data[25].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].conns_data[26].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].conns_data[27].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].conns_data[28].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].conns_data[29].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].conns_data[30].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].conns_data[31].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].conns_addr[0].east_tx_addr}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].conns_addr[1].east_tx_addr}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].conns_addr[2].east_tx_addr}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].conns_addr[3].east_tx_addr}
[12/06 15:08:11     76s] <CMD> createInstGroup poly0_0_rx_ns
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[0].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[1].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[2].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[3].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[4].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[5].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[6].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[7].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[8].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[9].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[10].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[11].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[12].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[13].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[14].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[15].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[16].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[17].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[18].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[19].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[20].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[21].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[22].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[23].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[24].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[25].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[26].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[27].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[28].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[29].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[30].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[31].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[32].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[33].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[34].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[35].north_rx}
[12/06 15:08:11     76s] <CMD> createInstGroup poly0_0_tx_ns
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[0].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[1].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[2].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[3].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[4].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[5].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[6].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[7].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[8].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[9].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[10].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[11].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[12].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[13].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[14].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[15].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[16].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[17].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[18].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[19].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[20].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[21].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[22].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[23].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[24].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[25].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[26].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[27].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[28].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[29].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[30].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[31].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[32].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[33].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[34].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[35].south_tx}
[12/06 15:08:11     76s] <CMD> createInstGroup poly0_1_sw
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_1_sw {ys[1].xs[0].torus_switch_xy}
[12/06 15:08:11     76s] <CMD> createInstGroup poly0_1_cli
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_1_cli {ys[1].xs[0].client_xy}
[12/06 15:08:11     76s] <CMD> createInstGroup poly0_1_rx_ew
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].conns_vc_info[0].west_rx_vc}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].conns_vc_info[0].west_tx_g}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].conns_vc_info[1].west_rx_vc}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].conns_vc_info[1].west_tx_g}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].conns_data[0].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].conns_data[1].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].conns_data[2].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].conns_data[3].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].conns_data[4].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].conns_data[5].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].conns_data[6].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].conns_data[7].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].conns_data[8].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].conns_data[9].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].conns_data[10].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].conns_data[11].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].conns_data[12].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].conns_data[13].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].conns_data[14].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].conns_data[15].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].conns_data[16].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].conns_data[17].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].conns_data[18].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].conns_data[19].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].conns_data[20].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].conns_data[21].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].conns_data[22].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].conns_data[23].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].conns_data[24].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].conns_data[25].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].conns_data[26].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].conns_data[27].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].conns_data[28].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].conns_data[29].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].conns_data[30].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].conns_data[31].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].conns_addr[0].west_rx_addr}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].conns_addr[1].west_rx_addr}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].conns_addr[2].west_rx_addr}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].conns_addr[3].west_rx_addr}
[12/06 15:08:11     76s] <CMD> createInstGroup poly0_1_tx_ew
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].conns_vc_info[0].east_tx_vc}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].conns_vc_info[0].east_rx_g}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].conns_vc_info[1].east_tx_vc}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].conns_vc_info[1].east_rx_g}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].conns_data[0].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].conns_data[1].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].conns_data[2].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].conns_data[3].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].conns_data[4].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].conns_data[5].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].conns_data[6].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].conns_data[7].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].conns_data[8].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].conns_data[9].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].conns_data[10].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].conns_data[11].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].conns_data[12].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].conns_data[13].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].conns_data[14].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].conns_data[15].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].conns_data[16].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].conns_data[17].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].conns_data[18].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].conns_data[19].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].conns_data[20].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].conns_data[21].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].conns_data[22].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].conns_data[23].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].conns_data[24].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].conns_data[25].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].conns_data[26].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].conns_data[27].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].conns_data[28].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].conns_data[29].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].conns_data[30].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].conns_data[31].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].conns_addr[0].east_tx_addr}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].conns_addr[1].east_tx_addr}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].conns_addr[2].east_tx_addr}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].conns_addr[3].east_tx_addr}
[12/06 15:08:11     76s] <CMD> createInstGroup poly0_1_rx_ns
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[0].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[1].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[2].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[3].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[4].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[5].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[6].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[7].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[8].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[9].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[10].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[11].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[12].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[13].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[14].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[15].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[16].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[17].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[18].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[19].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[20].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[21].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[22].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[23].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[24].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[25].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[26].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[27].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[28].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[29].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[30].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[31].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[32].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[33].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[34].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[35].north_rx}
[12/06 15:08:11     76s] <CMD> createInstGroup poly0_1_tx_ns
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[0].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[1].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[2].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[3].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[4].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[5].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[6].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[7].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[8].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[9].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[10].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[11].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[12].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[13].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[14].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[15].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[16].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[17].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[18].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[19].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[20].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[21].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[22].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[23].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[24].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[25].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[26].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[27].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[28].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[29].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[30].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[31].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[32].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[33].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[34].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[35].south_tx}
[12/06 15:08:11     76s] <CMD> createInstGroup poly0_2_sw
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_2_sw {ys[2].xs[0].torus_switch_xy}
[12/06 15:08:11     76s] <CMD> createInstGroup poly0_2_cli
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_2_cli {ys[2].xs[0].client_xy}
[12/06 15:08:11     76s] <CMD> createInstGroup poly0_2_rx_ew
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].conns_vc_info[0].west_rx_vc}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].conns_vc_info[0].west_tx_g}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].conns_vc_info[1].west_rx_vc}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].conns_vc_info[1].west_tx_g}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].conns_data[0].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].conns_data[1].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].conns_data[2].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].conns_data[3].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].conns_data[4].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].conns_data[5].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].conns_data[6].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].conns_data[7].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].conns_data[8].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].conns_data[9].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].conns_data[10].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].conns_data[11].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].conns_data[12].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].conns_data[13].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].conns_data[14].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].conns_data[15].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].conns_data[16].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].conns_data[17].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].conns_data[18].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].conns_data[19].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].conns_data[20].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].conns_data[21].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].conns_data[22].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].conns_data[23].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].conns_data[24].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].conns_data[25].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].conns_data[26].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].conns_data[27].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].conns_data[28].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].conns_data[29].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].conns_data[30].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].conns_data[31].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].conns_addr[0].west_rx_addr}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].conns_addr[1].west_rx_addr}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].conns_addr[2].west_rx_addr}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].conns_addr[3].west_rx_addr}
[12/06 15:08:11     76s] <CMD> createInstGroup poly0_2_tx_ew
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].conns_vc_info[0].east_tx_vc}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].conns_vc_info[0].east_rx_g}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].conns_vc_info[1].east_tx_vc}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].conns_vc_info[1].east_rx_g}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].conns_data[0].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].conns_data[1].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].conns_data[2].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].conns_data[3].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].conns_data[4].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].conns_data[5].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].conns_data[6].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].conns_data[7].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].conns_data[8].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].conns_data[9].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].conns_data[10].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].conns_data[11].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].conns_data[12].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].conns_data[13].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].conns_data[14].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].conns_data[15].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].conns_data[16].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].conns_data[17].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].conns_data[18].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].conns_data[19].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].conns_data[20].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].conns_data[21].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].conns_data[22].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].conns_data[23].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].conns_data[24].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].conns_data[25].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].conns_data[26].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].conns_data[27].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].conns_data[28].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].conns_data[29].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].conns_data[30].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].conns_data[31].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].conns_addr[0].east_tx_addr}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].conns_addr[1].east_tx_addr}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].conns_addr[2].east_tx_addr}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].conns_addr[3].east_tx_addr}
[12/06 15:08:11     76s] <CMD> createInstGroup poly0_2_rx_ns
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[0].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[1].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[2].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[3].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[4].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[5].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[6].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[7].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[8].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[9].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[10].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[11].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[12].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[13].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[14].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[15].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[16].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[17].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[18].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[19].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[20].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[21].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[22].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[23].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[24].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[25].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[26].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[27].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[28].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[29].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[30].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[31].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[32].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[33].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[34].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[35].north_rx}
[12/06 15:08:11     76s] <CMD> createInstGroup poly0_2_tx_ns
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[0].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[1].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[2].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[3].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[4].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[5].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[6].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[7].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[8].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[9].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[10].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[11].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[12].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[13].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[14].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[15].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[16].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[17].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[18].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[19].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[20].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[21].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[22].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[23].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[24].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[25].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[26].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[27].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[28].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[29].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[30].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[31].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[32].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[33].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[34].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[35].south_tx}
[12/06 15:08:11     76s] <CMD> createInstGroup poly0_3_sw
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_3_sw {ys[3].xs[0].torus_switch_xy}
[12/06 15:08:11     76s] <CMD> createInstGroup poly0_3_cli
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_3_cli {ys[3].xs[0].client_xy}
[12/06 15:08:11     76s] <CMD> createInstGroup poly0_3_rx_ew
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].conns_vc_info[0].west_rx_vc}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].conns_vc_info[0].west_tx_g}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].conns_vc_info[1].west_rx_vc}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].conns_vc_info[1].west_tx_g}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].conns_data[0].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].conns_data[1].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].conns_data[2].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].conns_data[3].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].conns_data[4].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].conns_data[5].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].conns_data[6].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].conns_data[7].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].conns_data[8].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].conns_data[9].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].conns_data[10].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].conns_data[11].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].conns_data[12].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].conns_data[13].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].conns_data[14].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].conns_data[15].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].conns_data[16].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].conns_data[17].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].conns_data[18].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].conns_data[19].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].conns_data[20].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].conns_data[21].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].conns_data[22].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].conns_data[23].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].conns_data[24].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].conns_data[25].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].conns_data[26].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].conns_data[27].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].conns_data[28].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].conns_data[29].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].conns_data[30].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].conns_data[31].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].conns_addr[0].west_rx_addr}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].conns_addr[1].west_rx_addr}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].conns_addr[2].west_rx_addr}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].conns_addr[3].west_rx_addr}
[12/06 15:08:11     76s] <CMD> createInstGroup poly0_3_tx_ew
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].conns_vc_info[0].east_tx_vc}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].conns_vc_info[0].east_rx_g}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].conns_vc_info[1].east_tx_vc}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].conns_vc_info[1].east_rx_g}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].conns_data[0].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].conns_data[1].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].conns_data[2].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].conns_data[3].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].conns_data[4].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].conns_data[5].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].conns_data[6].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].conns_data[7].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].conns_data[8].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].conns_data[9].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].conns_data[10].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].conns_data[11].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].conns_data[12].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].conns_data[13].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].conns_data[14].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].conns_data[15].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].conns_data[16].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].conns_data[17].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].conns_data[18].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].conns_data[19].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].conns_data[20].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].conns_data[21].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].conns_data[22].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].conns_data[23].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].conns_data[24].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].conns_data[25].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].conns_data[26].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].conns_data[27].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].conns_data[28].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].conns_data[29].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].conns_data[30].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].conns_data[31].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].conns_addr[0].east_tx_addr}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].conns_addr[1].east_tx_addr}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].conns_addr[2].east_tx_addr}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].conns_addr[3].east_tx_addr}
[12/06 15:08:11     76s] <CMD> createInstGroup poly0_3_rx_ns
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[0].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[1].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[2].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[3].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[4].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[5].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[6].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[7].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[8].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[9].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[10].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[11].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[12].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[13].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[14].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[15].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[16].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[17].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[18].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[19].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[20].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[21].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[22].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[23].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[24].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[25].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[26].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[27].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[28].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[29].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[30].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[31].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[32].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[33].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[34].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[35].north_rx}
[12/06 15:08:11     76s] <CMD> createInstGroup poly0_3_tx_ns
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[0].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[1].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[2].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[3].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[4].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[5].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[6].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[7].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[8].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[9].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[10].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[11].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[12].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[13].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[14].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[15].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[16].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[17].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[18].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[19].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[20].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[21].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[22].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[23].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[24].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[25].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[26].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[27].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[28].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[29].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[30].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[31].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[32].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[33].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[34].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[35].south_tx}
[12/06 15:08:11     76s] <CMD> createInstGroup poly1_0_sw
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_0_sw {ys[0].xs[1].torus_switch_xy}
[12/06 15:08:11     76s] <CMD> createInstGroup poly1_0_cli
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_0_cli {ys[0].xs[1].client_xy}
[12/06 15:08:11     76s] <CMD> createInstGroup poly1_0_rx_ew
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].conns_vc_info[0].west_rx_vc}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].conns_vc_info[0].west_tx_g}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].conns_vc_info[1].west_rx_vc}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].conns_vc_info[1].west_tx_g}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].conns_data[0].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].conns_data[1].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].conns_data[2].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].conns_data[3].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].conns_data[4].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].conns_data[5].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].conns_data[6].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].conns_data[7].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].conns_data[8].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].conns_data[9].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].conns_data[10].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].conns_data[11].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].conns_data[12].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].conns_data[13].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].conns_data[14].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].conns_data[15].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].conns_data[16].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].conns_data[17].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].conns_data[18].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].conns_data[19].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].conns_data[20].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].conns_data[21].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].conns_data[22].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].conns_data[23].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].conns_data[24].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].conns_data[25].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].conns_data[26].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].conns_data[27].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].conns_data[28].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].conns_data[29].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].conns_data[30].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].conns_data[31].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].conns_addr[0].west_rx_addr}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].conns_addr[1].west_rx_addr}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].conns_addr[2].west_rx_addr}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].conns_addr[3].west_rx_addr}
[12/06 15:08:11     76s] <CMD> createInstGroup poly1_0_tx_ew
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].conns_vc_info[0].east_tx_vc}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].conns_vc_info[0].east_rx_g}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].conns_vc_info[1].east_tx_vc}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].conns_vc_info[1].east_rx_g}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].conns_data[0].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].conns_data[1].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].conns_data[2].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].conns_data[3].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].conns_data[4].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].conns_data[5].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].conns_data[6].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].conns_data[7].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].conns_data[8].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].conns_data[9].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].conns_data[10].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].conns_data[11].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].conns_data[12].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].conns_data[13].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].conns_data[14].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].conns_data[15].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].conns_data[16].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].conns_data[17].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].conns_data[18].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].conns_data[19].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].conns_data[20].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].conns_data[21].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].conns_data[22].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].conns_data[23].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].conns_data[24].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].conns_data[25].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].conns_data[26].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].conns_data[27].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].conns_data[28].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].conns_data[29].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].conns_data[30].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].conns_data[31].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].conns_addr[0].east_tx_addr}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].conns_addr[1].east_tx_addr}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].conns_addr[2].east_tx_addr}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].conns_addr[3].east_tx_addr}
[12/06 15:08:11     76s] <CMD> createInstGroup poly1_0_rx_ns
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[0].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[1].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[2].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[3].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[4].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[5].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[6].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[7].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[8].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[9].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[10].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[11].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[12].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[13].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[14].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[15].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[16].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[17].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[18].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[19].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[20].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[21].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[22].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[23].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[24].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[25].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[26].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[27].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[28].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[29].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[30].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[31].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[32].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[33].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[34].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[35].north_rx}
[12/06 15:08:11     76s] <CMD> createInstGroup poly1_0_tx_ns
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[0].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[1].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[2].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[3].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[4].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[5].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[6].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[7].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[8].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[9].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[10].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[11].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[12].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[13].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[14].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[15].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[16].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[17].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[18].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[19].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[20].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[21].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[22].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[23].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[24].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[25].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[26].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[27].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[28].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[29].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[30].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[31].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[32].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[33].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[34].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[35].south_tx}
[12/06 15:08:11     76s] <CMD> createInstGroup poly1_1_sw
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_1_sw {ys[1].xs[1].torus_switch_xy}
[12/06 15:08:11     76s] <CMD> createInstGroup poly1_1_cli
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_1_cli {ys[1].xs[1].client_xy}
[12/06 15:08:11     76s] <CMD> createInstGroup poly1_1_rx_ew
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].conns_vc_info[0].west_rx_vc}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].conns_vc_info[0].west_tx_g}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].conns_vc_info[1].west_rx_vc}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].conns_vc_info[1].west_tx_g}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].conns_data[0].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].conns_data[1].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].conns_data[2].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].conns_data[3].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].conns_data[4].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].conns_data[5].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].conns_data[6].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].conns_data[7].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].conns_data[8].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].conns_data[9].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].conns_data[10].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].conns_data[11].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].conns_data[12].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].conns_data[13].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].conns_data[14].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].conns_data[15].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].conns_data[16].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].conns_data[17].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].conns_data[18].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].conns_data[19].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].conns_data[20].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].conns_data[21].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].conns_data[22].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].conns_data[23].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].conns_data[24].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].conns_data[25].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].conns_data[26].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].conns_data[27].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].conns_data[28].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].conns_data[29].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].conns_data[30].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].conns_data[31].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].conns_addr[0].west_rx_addr}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].conns_addr[1].west_rx_addr}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].conns_addr[2].west_rx_addr}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].conns_addr[3].west_rx_addr}
[12/06 15:08:11     76s] <CMD> createInstGroup poly1_1_tx_ew
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].conns_vc_info[0].east_tx_vc}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].conns_vc_info[0].east_rx_g}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].conns_vc_info[1].east_tx_vc}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].conns_vc_info[1].east_rx_g}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].conns_data[0].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].conns_data[1].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].conns_data[2].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].conns_data[3].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].conns_data[4].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].conns_data[5].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].conns_data[6].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].conns_data[7].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].conns_data[8].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].conns_data[9].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].conns_data[10].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].conns_data[11].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].conns_data[12].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].conns_data[13].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].conns_data[14].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].conns_data[15].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].conns_data[16].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].conns_data[17].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].conns_data[18].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].conns_data[19].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].conns_data[20].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].conns_data[21].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].conns_data[22].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].conns_data[23].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].conns_data[24].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].conns_data[25].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].conns_data[26].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].conns_data[27].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].conns_data[28].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].conns_data[29].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].conns_data[30].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].conns_data[31].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].conns_addr[0].east_tx_addr}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].conns_addr[1].east_tx_addr}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].conns_addr[2].east_tx_addr}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].conns_addr[3].east_tx_addr}
[12/06 15:08:11     76s] <CMD> createInstGroup poly1_1_rx_ns
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[0].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[1].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[2].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[3].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[4].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[5].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[6].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[7].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[8].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[9].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[10].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[11].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[12].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[13].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[14].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[15].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[16].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[17].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[18].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[19].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[20].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[21].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[22].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[23].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[24].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[25].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[26].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[27].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[28].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[29].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[30].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[31].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[32].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[33].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[34].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[35].north_rx}
[12/06 15:08:11     76s] <CMD> createInstGroup poly1_1_tx_ns
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[0].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[1].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[2].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[3].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[4].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[5].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[6].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[7].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[8].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[9].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[10].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[11].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[12].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[13].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[14].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[15].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[16].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[17].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[18].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[19].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[20].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[21].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[22].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[23].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[24].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[25].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[26].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[27].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[28].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[29].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[30].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[31].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[32].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[33].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[34].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[35].south_tx}
[12/06 15:08:11     76s] <CMD> createInstGroup poly1_2_sw
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_2_sw {ys[2].xs[1].torus_switch_xy}
[12/06 15:08:11     76s] <CMD> createInstGroup poly1_2_cli
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_2_cli {ys[2].xs[1].client_xy}
[12/06 15:08:11     76s] <CMD> createInstGroup poly1_2_rx_ew
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].conns_vc_info[0].west_rx_vc}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].conns_vc_info[0].west_tx_g}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].conns_vc_info[1].west_rx_vc}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].conns_vc_info[1].west_tx_g}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].conns_data[0].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].conns_data[1].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].conns_data[2].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].conns_data[3].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].conns_data[4].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].conns_data[5].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].conns_data[6].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].conns_data[7].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].conns_data[8].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].conns_data[9].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].conns_data[10].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].conns_data[11].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].conns_data[12].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].conns_data[13].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].conns_data[14].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].conns_data[15].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].conns_data[16].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].conns_data[17].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].conns_data[18].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].conns_data[19].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].conns_data[20].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].conns_data[21].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].conns_data[22].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].conns_data[23].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].conns_data[24].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].conns_data[25].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].conns_data[26].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].conns_data[27].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].conns_data[28].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].conns_data[29].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].conns_data[30].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].conns_data[31].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].conns_addr[0].west_rx_addr}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].conns_addr[1].west_rx_addr}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].conns_addr[2].west_rx_addr}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].conns_addr[3].west_rx_addr}
[12/06 15:08:11     76s] <CMD> createInstGroup poly1_2_tx_ew
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].conns_vc_info[0].east_tx_vc}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].conns_vc_info[0].east_rx_g}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].conns_vc_info[1].east_tx_vc}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].conns_vc_info[1].east_rx_g}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].conns_data[0].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].conns_data[1].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].conns_data[2].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].conns_data[3].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].conns_data[4].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].conns_data[5].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].conns_data[6].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].conns_data[7].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].conns_data[8].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].conns_data[9].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].conns_data[10].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].conns_data[11].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].conns_data[12].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].conns_data[13].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].conns_data[14].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].conns_data[15].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].conns_data[16].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].conns_data[17].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].conns_data[18].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].conns_data[19].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].conns_data[20].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].conns_data[21].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].conns_data[22].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].conns_data[23].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].conns_data[24].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].conns_data[25].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].conns_data[26].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].conns_data[27].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].conns_data[28].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].conns_data[29].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].conns_data[30].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].conns_data[31].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].conns_addr[0].east_tx_addr}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].conns_addr[1].east_tx_addr}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].conns_addr[2].east_tx_addr}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].conns_addr[3].east_tx_addr}
[12/06 15:08:11     76s] <CMD> createInstGroup poly1_2_rx_ns
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[0].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[1].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[2].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[3].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[4].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[5].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[6].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[7].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[8].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[9].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[10].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[11].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[12].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[13].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[14].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[15].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[16].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[17].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[18].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[19].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[20].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[21].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[22].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[23].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[24].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[25].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[26].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[27].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[28].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[29].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[30].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[31].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[32].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[33].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[34].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[35].north_rx}
[12/06 15:08:11     76s] <CMD> createInstGroup poly1_2_tx_ns
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[0].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[1].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[2].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[3].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[4].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[5].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[6].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[7].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[8].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[9].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[10].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[11].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[12].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[13].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[14].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[15].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[16].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[17].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[18].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[19].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[20].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[21].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[22].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[23].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[24].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[25].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[26].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[27].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[28].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[29].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[30].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[31].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[32].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[33].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[34].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[35].south_tx}
[12/06 15:08:11     76s] <CMD> createInstGroup poly1_3_sw
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_3_sw {ys[3].xs[1].torus_switch_xy}
[12/06 15:08:11     76s] <CMD> createInstGroup poly1_3_cli
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_3_cli {ys[3].xs[1].client_xy}
[12/06 15:08:11     76s] <CMD> createInstGroup poly1_3_rx_ew
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].conns_vc_info[0].west_rx_vc}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].conns_vc_info[0].west_tx_g}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].conns_vc_info[1].west_rx_vc}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].conns_vc_info[1].west_tx_g}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].conns_data[0].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].conns_data[1].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].conns_data[2].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].conns_data[3].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].conns_data[4].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].conns_data[5].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].conns_data[6].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].conns_data[7].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].conns_data[8].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].conns_data[9].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].conns_data[10].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].conns_data[11].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].conns_data[12].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].conns_data[13].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].conns_data[14].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].conns_data[15].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].conns_data[16].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].conns_data[17].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].conns_data[18].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].conns_data[19].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].conns_data[20].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].conns_data[21].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].conns_data[22].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].conns_data[23].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].conns_data[24].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].conns_data[25].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].conns_data[26].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].conns_data[27].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].conns_data[28].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].conns_data[29].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].conns_data[30].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].conns_data[31].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].conns_addr[0].west_rx_addr}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].conns_addr[1].west_rx_addr}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].conns_addr[2].west_rx_addr}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].conns_addr[3].west_rx_addr}
[12/06 15:08:11     76s] <CMD> createInstGroup poly1_3_tx_ew
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].conns_vc_info[0].east_tx_vc}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].conns_vc_info[0].east_rx_g}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].conns_vc_info[1].east_tx_vc}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].conns_vc_info[1].east_rx_g}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].conns_data[0].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].conns_data[1].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].conns_data[2].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].conns_data[3].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].conns_data[4].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].conns_data[5].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].conns_data[6].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].conns_data[7].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].conns_data[8].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].conns_data[9].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].conns_data[10].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].conns_data[11].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].conns_data[12].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].conns_data[13].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].conns_data[14].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].conns_data[15].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].conns_data[16].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].conns_data[17].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].conns_data[18].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].conns_data[19].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].conns_data[20].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].conns_data[21].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].conns_data[22].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].conns_data[23].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].conns_data[24].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].conns_data[25].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].conns_data[26].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].conns_data[27].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].conns_data[28].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].conns_data[29].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].conns_data[30].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].conns_data[31].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].conns_addr[0].east_tx_addr}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].conns_addr[1].east_tx_addr}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].conns_addr[2].east_tx_addr}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].conns_addr[3].east_tx_addr}
[12/06 15:08:11     76s] <CMD> createInstGroup poly1_3_rx_ns
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[0].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[1].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[2].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[3].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[4].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[5].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[6].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[7].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[8].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[9].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[10].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[11].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[12].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[13].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[14].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[15].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[16].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[17].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[18].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[19].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[20].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[21].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[22].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[23].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[24].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[25].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[26].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[27].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[28].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[29].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[30].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[31].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[32].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[33].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[34].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[35].north_rx}
[12/06 15:08:11     76s] <CMD> createInstGroup poly1_3_tx_ns
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[0].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[1].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[2].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[3].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[4].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[5].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[6].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[7].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[8].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[9].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[10].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[11].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[12].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[13].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[14].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[15].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[16].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[17].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[18].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[19].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[20].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[21].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[22].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[23].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[24].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[25].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[26].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[27].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[28].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[29].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[30].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[31].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[32].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[33].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[34].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[35].south_tx}
[12/06 15:08:11     76s] <CMD> createInstGroup poly2_0_sw
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_0_sw {ys[0].xs[2].torus_switch_xy}
[12/06 15:08:11     76s] <CMD> createInstGroup poly2_0_cli
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_0_cli {ys[0].xs[2].client_xy}
[12/06 15:08:11     76s] <CMD> createInstGroup poly2_0_rx_ew
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].conns_vc_info[0].west_rx_vc}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].conns_vc_info[0].west_tx_g}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].conns_vc_info[1].west_rx_vc}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].conns_vc_info[1].west_tx_g}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].conns_data[0].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].conns_data[1].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].conns_data[2].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].conns_data[3].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].conns_data[4].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].conns_data[5].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].conns_data[6].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].conns_data[7].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].conns_data[8].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].conns_data[9].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].conns_data[10].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].conns_data[11].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].conns_data[12].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].conns_data[13].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].conns_data[14].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].conns_data[15].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].conns_data[16].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].conns_data[17].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].conns_data[18].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].conns_data[19].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].conns_data[20].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].conns_data[21].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].conns_data[22].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].conns_data[23].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].conns_data[24].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].conns_data[25].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].conns_data[26].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].conns_data[27].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].conns_data[28].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].conns_data[29].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].conns_data[30].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].conns_data[31].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].conns_addr[0].west_rx_addr}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].conns_addr[1].west_rx_addr}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].conns_addr[2].west_rx_addr}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].conns_addr[3].west_rx_addr}
[12/06 15:08:11     76s] <CMD> createInstGroup poly2_0_tx_ew
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].conns_vc_info[0].east_tx_vc}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].conns_vc_info[0].east_rx_g}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].conns_vc_info[1].east_tx_vc}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].conns_vc_info[1].east_rx_g}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].conns_data[0].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].conns_data[1].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].conns_data[2].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].conns_data[3].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].conns_data[4].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].conns_data[5].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].conns_data[6].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].conns_data[7].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].conns_data[8].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].conns_data[9].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].conns_data[10].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].conns_data[11].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].conns_data[12].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].conns_data[13].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].conns_data[14].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].conns_data[15].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].conns_data[16].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].conns_data[17].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].conns_data[18].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].conns_data[19].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].conns_data[20].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].conns_data[21].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].conns_data[22].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].conns_data[23].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].conns_data[24].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].conns_data[25].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].conns_data[26].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].conns_data[27].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].conns_data[28].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].conns_data[29].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].conns_data[30].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].conns_data[31].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].conns_addr[0].east_tx_addr}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].conns_addr[1].east_tx_addr}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].conns_addr[2].east_tx_addr}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].conns_addr[3].east_tx_addr}
[12/06 15:08:11     76s] <CMD> createInstGroup poly2_0_rx_ns
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[0].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[1].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[2].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[3].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[4].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[5].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[6].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[7].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[8].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[9].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[10].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[11].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[12].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[13].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[14].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[15].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[16].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[17].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[18].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[19].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[20].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[21].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[22].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[23].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[24].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[25].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[26].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[27].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[28].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[29].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[30].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[31].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[32].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[33].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[34].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[35].north_rx}
[12/06 15:08:11     76s] <CMD> createInstGroup poly2_0_tx_ns
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[0].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[1].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[2].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[3].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[4].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[5].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[6].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[7].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[8].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[9].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[10].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[11].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[12].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[13].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[14].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[15].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[16].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[17].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[18].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[19].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[20].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[21].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[22].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[23].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[24].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[25].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[26].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[27].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[28].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[29].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[30].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[31].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[32].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[33].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[34].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[35].south_tx}
[12/06 15:08:11     76s] <CMD> createInstGroup poly2_1_sw
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_1_sw {ys[1].xs[2].torus_switch_xy}
[12/06 15:08:11     76s] <CMD> createInstGroup poly2_1_cli
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_1_cli {ys[1].xs[2].client_xy}
[12/06 15:08:11     76s] <CMD> createInstGroup poly2_1_rx_ew
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].conns_vc_info[0].west_rx_vc}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].conns_vc_info[0].west_tx_g}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].conns_vc_info[1].west_rx_vc}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].conns_vc_info[1].west_tx_g}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].conns_data[0].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].conns_data[1].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].conns_data[2].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].conns_data[3].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].conns_data[4].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].conns_data[5].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].conns_data[6].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].conns_data[7].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].conns_data[8].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].conns_data[9].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].conns_data[10].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].conns_data[11].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].conns_data[12].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].conns_data[13].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].conns_data[14].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].conns_data[15].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].conns_data[16].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].conns_data[17].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].conns_data[18].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].conns_data[19].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].conns_data[20].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].conns_data[21].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].conns_data[22].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].conns_data[23].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].conns_data[24].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].conns_data[25].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].conns_data[26].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].conns_data[27].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].conns_data[28].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].conns_data[29].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].conns_data[30].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].conns_data[31].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].conns_addr[0].west_rx_addr}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].conns_addr[1].west_rx_addr}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].conns_addr[2].west_rx_addr}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].conns_addr[3].west_rx_addr}
[12/06 15:08:11     76s] <CMD> createInstGroup poly2_1_tx_ew
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].conns_vc_info[0].east_tx_vc}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].conns_vc_info[0].east_rx_g}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].conns_vc_info[1].east_tx_vc}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].conns_vc_info[1].east_rx_g}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].conns_data[0].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].conns_data[1].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].conns_data[2].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].conns_data[3].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].conns_data[4].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].conns_data[5].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].conns_data[6].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].conns_data[7].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].conns_data[8].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].conns_data[9].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].conns_data[10].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].conns_data[11].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].conns_data[12].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].conns_data[13].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].conns_data[14].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].conns_data[15].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].conns_data[16].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].conns_data[17].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].conns_data[18].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].conns_data[19].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].conns_data[20].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].conns_data[21].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].conns_data[22].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].conns_data[23].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].conns_data[24].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].conns_data[25].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].conns_data[26].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].conns_data[27].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].conns_data[28].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].conns_data[29].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].conns_data[30].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].conns_data[31].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].conns_addr[0].east_tx_addr}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].conns_addr[1].east_tx_addr}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].conns_addr[2].east_tx_addr}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].conns_addr[3].east_tx_addr}
[12/06 15:08:11     76s] <CMD> createInstGroup poly2_1_rx_ns
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[0].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[1].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[2].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[3].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[4].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[5].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[6].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[7].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[8].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[9].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[10].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[11].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[12].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[13].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[14].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[15].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[16].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[17].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[18].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[19].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[20].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[21].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[22].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[23].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[24].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[25].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[26].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[27].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[28].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[29].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[30].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[31].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[32].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[33].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[34].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[35].north_rx}
[12/06 15:08:11     76s] <CMD> createInstGroup poly2_1_tx_ns
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[0].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[1].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[2].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[3].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[4].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[5].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[6].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[7].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[8].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[9].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[10].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[11].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[12].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[13].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[14].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[15].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[16].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[17].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[18].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[19].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[20].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[21].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[22].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[23].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[24].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[25].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[26].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[27].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[28].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[29].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[30].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[31].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[32].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[33].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[34].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[35].south_tx}
[12/06 15:08:11     76s] <CMD> createInstGroup poly2_2_sw
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_2_sw {ys[2].xs[2].torus_switch_xy}
[12/06 15:08:11     76s] <CMD> createInstGroup poly2_2_cli
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_2_cli {ys[2].xs[2].client_xy}
[12/06 15:08:11     76s] <CMD> createInstGroup poly2_2_rx_ew
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].conns_vc_info[0].west_rx_vc}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].conns_vc_info[0].west_tx_g}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].conns_vc_info[1].west_rx_vc}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].conns_vc_info[1].west_tx_g}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].conns_data[0].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].conns_data[1].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].conns_data[2].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].conns_data[3].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].conns_data[4].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].conns_data[5].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].conns_data[6].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].conns_data[7].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].conns_data[8].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].conns_data[9].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].conns_data[10].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].conns_data[11].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].conns_data[12].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].conns_data[13].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].conns_data[14].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].conns_data[15].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].conns_data[16].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].conns_data[17].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].conns_data[18].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].conns_data[19].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].conns_data[20].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].conns_data[21].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].conns_data[22].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].conns_data[23].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].conns_data[24].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].conns_data[25].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].conns_data[26].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].conns_data[27].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].conns_data[28].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].conns_data[29].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].conns_data[30].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].conns_data[31].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].conns_addr[0].west_rx_addr}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].conns_addr[1].west_rx_addr}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].conns_addr[2].west_rx_addr}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].conns_addr[3].west_rx_addr}
[12/06 15:08:11     76s] <CMD> createInstGroup poly2_2_tx_ew
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].conns_vc_info[0].east_tx_vc}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].conns_vc_info[0].east_rx_g}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].conns_vc_info[1].east_tx_vc}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].conns_vc_info[1].east_rx_g}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].conns_data[0].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].conns_data[1].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].conns_data[2].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].conns_data[3].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].conns_data[4].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].conns_data[5].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].conns_data[6].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].conns_data[7].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].conns_data[8].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].conns_data[9].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].conns_data[10].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].conns_data[11].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].conns_data[12].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].conns_data[13].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].conns_data[14].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].conns_data[15].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].conns_data[16].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].conns_data[17].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].conns_data[18].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].conns_data[19].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].conns_data[20].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].conns_data[21].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].conns_data[22].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].conns_data[23].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].conns_data[24].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].conns_data[25].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].conns_data[26].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].conns_data[27].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].conns_data[28].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].conns_data[29].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].conns_data[30].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].conns_data[31].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].conns_addr[0].east_tx_addr}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].conns_addr[1].east_tx_addr}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].conns_addr[2].east_tx_addr}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].conns_addr[3].east_tx_addr}
[12/06 15:08:11     76s] <CMD> createInstGroup poly2_2_rx_ns
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[0].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[1].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[2].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[3].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[4].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[5].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[6].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[7].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[8].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[9].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[10].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[11].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[12].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[13].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[14].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[15].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[16].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[17].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[18].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[19].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[20].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[21].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[22].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[23].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[24].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[25].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[26].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[27].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[28].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[29].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[30].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[31].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[32].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[33].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[34].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[35].north_rx}
[12/06 15:08:11     76s] <CMD> createInstGroup poly2_2_tx_ns
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[0].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[1].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[2].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[3].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[4].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[5].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[6].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[7].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[8].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[9].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[10].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[11].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[12].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[13].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[14].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[15].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[16].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[17].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[18].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[19].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[20].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[21].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[22].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[23].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[24].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[25].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[26].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[27].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[28].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[29].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[30].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[31].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[32].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[33].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[34].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[35].south_tx}
[12/06 15:08:11     76s] <CMD> createInstGroup poly2_3_sw
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_3_sw {ys[3].xs[2].torus_switch_xy}
[12/06 15:08:11     76s] <CMD> createInstGroup poly2_3_cli
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_3_cli {ys[3].xs[2].client_xy}
[12/06 15:08:11     76s] <CMD> createInstGroup poly2_3_rx_ew
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].conns_vc_info[0].west_rx_vc}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].conns_vc_info[0].west_tx_g}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].conns_vc_info[1].west_rx_vc}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].conns_vc_info[1].west_tx_g}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].conns_data[0].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].conns_data[1].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].conns_data[2].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].conns_data[3].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].conns_data[4].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].conns_data[5].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].conns_data[6].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].conns_data[7].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].conns_data[8].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].conns_data[9].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].conns_data[10].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].conns_data[11].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].conns_data[12].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].conns_data[13].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].conns_data[14].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].conns_data[15].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].conns_data[16].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].conns_data[17].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].conns_data[18].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].conns_data[19].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].conns_data[20].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].conns_data[21].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].conns_data[22].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].conns_data[23].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].conns_data[24].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].conns_data[25].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].conns_data[26].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].conns_data[27].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].conns_data[28].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].conns_data[29].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].conns_data[30].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].conns_data[31].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].conns_addr[0].west_rx_addr}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].conns_addr[1].west_rx_addr}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].conns_addr[2].west_rx_addr}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].conns_addr[3].west_rx_addr}
[12/06 15:08:11     76s] <CMD> createInstGroup poly2_3_tx_ew
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].conns_vc_info[0].east_tx_vc}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].conns_vc_info[0].east_rx_g}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].conns_vc_info[1].east_tx_vc}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].conns_vc_info[1].east_rx_g}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].conns_data[0].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].conns_data[1].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].conns_data[2].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].conns_data[3].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].conns_data[4].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].conns_data[5].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].conns_data[6].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].conns_data[7].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].conns_data[8].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].conns_data[9].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].conns_data[10].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].conns_data[11].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].conns_data[12].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].conns_data[13].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].conns_data[14].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].conns_data[15].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].conns_data[16].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].conns_data[17].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].conns_data[18].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].conns_data[19].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].conns_data[20].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].conns_data[21].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].conns_data[22].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].conns_data[23].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].conns_data[24].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].conns_data[25].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].conns_data[26].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].conns_data[27].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].conns_data[28].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].conns_data[29].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].conns_data[30].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].conns_data[31].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].conns_addr[0].east_tx_addr}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].conns_addr[1].east_tx_addr}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].conns_addr[2].east_tx_addr}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].conns_addr[3].east_tx_addr}
[12/06 15:08:11     76s] <CMD> createInstGroup poly2_3_rx_ns
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[0].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[1].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[2].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[3].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[4].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[5].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[6].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[7].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[8].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[9].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[10].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[11].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[12].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[13].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[14].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[15].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[16].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[17].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[18].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[19].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[20].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[21].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[22].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[23].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[24].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[25].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[26].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[27].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[28].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[29].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[30].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[31].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[32].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[33].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[34].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[35].north_rx}
[12/06 15:08:11     76s] <CMD> createInstGroup poly2_3_tx_ns
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[0].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[1].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[2].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[3].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[4].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[5].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[6].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[7].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[8].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[9].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[10].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[11].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[12].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[13].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[14].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[15].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[16].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[17].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[18].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[19].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[20].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[21].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[22].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[23].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[24].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[25].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[26].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[27].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[28].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[29].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[30].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[31].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[32].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[33].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[34].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[35].south_tx}
[12/06 15:08:11     76s] <CMD> createInstGroup poly3_0_sw
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_0_sw {ys[0].xs[3].torus_switch_xy}
[12/06 15:08:11     76s] <CMD> createInstGroup poly3_0_cli
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_0_cli {ys[0].xs[3].client_xy}
[12/06 15:08:11     76s] <CMD> createInstGroup poly3_0_rx_ew
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].conns_vc_info[0].west_rx_vc}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].conns_vc_info[0].west_tx_g}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].conns_vc_info[1].west_rx_vc}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].conns_vc_info[1].west_tx_g}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].conns_data[0].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].conns_data[1].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].conns_data[2].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].conns_data[3].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].conns_data[4].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].conns_data[5].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].conns_data[6].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].conns_data[7].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].conns_data[8].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].conns_data[9].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].conns_data[10].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].conns_data[11].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].conns_data[12].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].conns_data[13].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].conns_data[14].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].conns_data[15].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].conns_data[16].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].conns_data[17].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].conns_data[18].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].conns_data[19].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].conns_data[20].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].conns_data[21].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].conns_data[22].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].conns_data[23].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].conns_data[24].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].conns_data[25].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].conns_data[26].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].conns_data[27].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].conns_data[28].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].conns_data[29].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].conns_data[30].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].conns_data[31].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].conns_addr[0].west_rx_addr}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].conns_addr[1].west_rx_addr}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].conns_addr[2].west_rx_addr}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].conns_addr[3].west_rx_addr}
[12/06 15:08:11     76s] <CMD> createInstGroup poly3_0_tx_ew
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].conns_vc_info[0].east_tx_vc}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].conns_vc_info[0].east_rx_g}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].conns_vc_info[1].east_tx_vc}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].conns_vc_info[1].east_rx_g}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].conns_data[0].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].conns_data[1].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].conns_data[2].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].conns_data[3].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].conns_data[4].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].conns_data[5].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].conns_data[6].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].conns_data[7].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].conns_data[8].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].conns_data[9].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].conns_data[10].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].conns_data[11].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].conns_data[12].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].conns_data[13].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].conns_data[14].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].conns_data[15].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].conns_data[16].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].conns_data[17].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].conns_data[18].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].conns_data[19].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].conns_data[20].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].conns_data[21].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].conns_data[22].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].conns_data[23].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].conns_data[24].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].conns_data[25].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].conns_data[26].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].conns_data[27].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].conns_data[28].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].conns_data[29].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].conns_data[30].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].conns_data[31].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].conns_addr[0].east_tx_addr}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].conns_addr[1].east_tx_addr}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].conns_addr[2].east_tx_addr}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].conns_addr[3].east_tx_addr}
[12/06 15:08:11     76s] <CMD> createInstGroup poly3_0_rx_ns
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[0].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[1].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[2].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[3].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[4].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[5].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[6].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[7].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[8].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[9].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[10].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[11].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[12].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[13].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[14].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[15].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[16].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[17].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[18].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[19].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[20].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[21].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[22].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[23].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[24].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[25].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[26].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[27].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[28].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[29].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[30].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[31].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[32].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[33].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[34].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[35].north_rx}
[12/06 15:08:11     76s] <CMD> createInstGroup poly3_0_tx_ns
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[0].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[1].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[2].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[3].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[4].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[5].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[6].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[7].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[8].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[9].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[10].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[11].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[12].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[13].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[14].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[15].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[16].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[17].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[18].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[19].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[20].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[21].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[22].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[23].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[24].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[25].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[26].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[27].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[28].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[29].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[30].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[31].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[32].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[33].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[34].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[35].south_tx}
[12/06 15:08:11     76s] <CMD> createInstGroup poly3_1_sw
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_1_sw {ys[1].xs[3].torus_switch_xy}
[12/06 15:08:11     76s] <CMD> createInstGroup poly3_1_cli
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_1_cli {ys[1].xs[3].client_xy}
[12/06 15:08:11     76s] <CMD> createInstGroup poly3_1_rx_ew
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].conns_vc_info[0].west_rx_vc}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].conns_vc_info[0].west_tx_g}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].conns_vc_info[1].west_rx_vc}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].conns_vc_info[1].west_tx_g}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].conns_data[0].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].conns_data[1].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].conns_data[2].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].conns_data[3].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].conns_data[4].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].conns_data[5].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].conns_data[6].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].conns_data[7].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].conns_data[8].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].conns_data[9].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].conns_data[10].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].conns_data[11].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].conns_data[12].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].conns_data[13].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].conns_data[14].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].conns_data[15].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].conns_data[16].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].conns_data[17].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].conns_data[18].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].conns_data[19].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].conns_data[20].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].conns_data[21].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].conns_data[22].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].conns_data[23].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].conns_data[24].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].conns_data[25].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].conns_data[26].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].conns_data[27].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].conns_data[28].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].conns_data[29].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].conns_data[30].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].conns_data[31].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].conns_addr[0].west_rx_addr}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].conns_addr[1].west_rx_addr}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].conns_addr[2].west_rx_addr}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].conns_addr[3].west_rx_addr}
[12/06 15:08:11     76s] <CMD> createInstGroup poly3_1_tx_ew
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].conns_vc_info[0].east_tx_vc}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].conns_vc_info[0].east_rx_g}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].conns_vc_info[1].east_tx_vc}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].conns_vc_info[1].east_rx_g}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].conns_data[0].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].conns_data[1].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].conns_data[2].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].conns_data[3].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].conns_data[4].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].conns_data[5].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].conns_data[6].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].conns_data[7].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].conns_data[8].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].conns_data[9].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].conns_data[10].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].conns_data[11].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].conns_data[12].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].conns_data[13].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].conns_data[14].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].conns_data[15].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].conns_data[16].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].conns_data[17].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].conns_data[18].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].conns_data[19].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].conns_data[20].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].conns_data[21].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].conns_data[22].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].conns_data[23].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].conns_data[24].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].conns_data[25].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].conns_data[26].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].conns_data[27].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].conns_data[28].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].conns_data[29].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].conns_data[30].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].conns_data[31].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].conns_addr[0].east_tx_addr}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].conns_addr[1].east_tx_addr}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].conns_addr[2].east_tx_addr}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].conns_addr[3].east_tx_addr}
[12/06 15:08:11     76s] <CMD> createInstGroup poly3_1_rx_ns
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[0].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[1].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[2].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[3].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[4].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[5].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[6].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[7].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[8].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[9].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[10].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[11].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[12].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[13].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[14].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[15].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[16].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[17].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[18].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[19].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[20].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[21].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[22].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[23].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[24].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[25].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[26].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[27].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[28].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[29].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[30].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[31].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[32].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[33].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[34].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[35].north_rx}
[12/06 15:08:11     76s] <CMD> createInstGroup poly3_1_tx_ns
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[0].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[1].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[2].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[3].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[4].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[5].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[6].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[7].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[8].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[9].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[10].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[11].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[12].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[13].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[14].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[15].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[16].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[17].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[18].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[19].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[20].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[21].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[22].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[23].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[24].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[25].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[26].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[27].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[28].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[29].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[30].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[31].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[32].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[33].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[34].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[35].south_tx}
[12/06 15:08:11     76s] <CMD> createInstGroup poly3_2_sw
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_2_sw {ys[2].xs[3].torus_switch_xy}
[12/06 15:08:11     76s] <CMD> createInstGroup poly3_2_cli
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_2_cli {ys[2].xs[3].client_xy}
[12/06 15:08:11     76s] <CMD> createInstGroup poly3_2_rx_ew
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].conns_vc_info[0].west_rx_vc}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].conns_vc_info[0].west_tx_g}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].conns_vc_info[1].west_rx_vc}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].conns_vc_info[1].west_tx_g}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].conns_data[0].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].conns_data[1].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].conns_data[2].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].conns_data[3].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].conns_data[4].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].conns_data[5].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].conns_data[6].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].conns_data[7].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].conns_data[8].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].conns_data[9].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].conns_data[10].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].conns_data[11].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].conns_data[12].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].conns_data[13].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].conns_data[14].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].conns_data[15].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].conns_data[16].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].conns_data[17].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].conns_data[18].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].conns_data[19].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].conns_data[20].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].conns_data[21].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].conns_data[22].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].conns_data[23].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].conns_data[24].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].conns_data[25].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].conns_data[26].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].conns_data[27].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].conns_data[28].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].conns_data[29].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].conns_data[30].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].conns_data[31].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].conns_addr[0].west_rx_addr}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].conns_addr[1].west_rx_addr}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].conns_addr[2].west_rx_addr}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].conns_addr[3].west_rx_addr}
[12/06 15:08:11     76s] <CMD> createInstGroup poly3_2_tx_ew
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].conns_vc_info[0].east_tx_vc}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].conns_vc_info[0].east_rx_g}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].conns_vc_info[1].east_tx_vc}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].conns_vc_info[1].east_rx_g}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].conns_data[0].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].conns_data[1].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].conns_data[2].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].conns_data[3].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].conns_data[4].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].conns_data[5].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].conns_data[6].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].conns_data[7].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].conns_data[8].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].conns_data[9].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].conns_data[10].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].conns_data[11].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].conns_data[12].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].conns_data[13].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].conns_data[14].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].conns_data[15].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].conns_data[16].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].conns_data[17].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].conns_data[18].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].conns_data[19].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].conns_data[20].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].conns_data[21].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].conns_data[22].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].conns_data[23].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].conns_data[24].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].conns_data[25].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].conns_data[26].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].conns_data[27].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].conns_data[28].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].conns_data[29].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].conns_data[30].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].conns_data[31].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].conns_addr[0].east_tx_addr}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].conns_addr[1].east_tx_addr}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].conns_addr[2].east_tx_addr}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].conns_addr[3].east_tx_addr}
[12/06 15:08:11     76s] <CMD> createInstGroup poly3_2_rx_ns
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[0].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[1].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[2].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[3].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[4].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[5].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[6].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[7].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[8].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[9].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[10].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[11].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[12].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[13].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[14].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[15].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[16].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[17].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[18].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[19].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[20].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[21].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[22].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[23].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[24].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[25].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[26].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[27].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[28].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[29].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[30].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[31].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[32].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[33].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[34].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[35].north_rx}
[12/06 15:08:11     76s] <CMD> createInstGroup poly3_2_tx_ns
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[0].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[1].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[2].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[3].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[4].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[5].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[6].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[7].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[8].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[9].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[10].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[11].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[12].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[13].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[14].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[15].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[16].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[17].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[18].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[19].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[20].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[21].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[22].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[23].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[24].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[25].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[26].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[27].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[28].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[29].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[30].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[31].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[32].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[33].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[34].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[35].south_tx}
[12/06 15:08:11     76s] <CMD> createInstGroup poly3_3_sw
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_3_sw {ys[3].xs[3].torus_switch_xy}
[12/06 15:08:11     76s] <CMD> createInstGroup poly3_3_cli
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_3_cli {ys[3].xs[3].client_xy}
[12/06 15:08:11     76s] <CMD> createInstGroup poly3_3_rx_ew
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].conns_vc_info[0].west_rx_vc}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].conns_vc_info[0].west_tx_g}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].conns_vc_info[1].west_rx_vc}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].conns_vc_info[1].west_tx_g}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].conns_data[0].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].conns_data[1].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].conns_data[2].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].conns_data[3].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].conns_data[4].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].conns_data[5].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].conns_data[6].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].conns_data[7].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].conns_data[8].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].conns_data[9].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].conns_data[10].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].conns_data[11].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].conns_data[12].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].conns_data[13].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].conns_data[14].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].conns_data[15].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].conns_data[16].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].conns_data[17].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].conns_data[18].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].conns_data[19].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].conns_data[20].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].conns_data[21].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].conns_data[22].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].conns_data[23].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].conns_data[24].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].conns_data[25].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].conns_data[26].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].conns_data[27].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].conns_data[28].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].conns_data[29].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].conns_data[30].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].conns_data[31].west_rx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].conns_addr[0].west_rx_addr}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].conns_addr[1].west_rx_addr}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].conns_addr[2].west_rx_addr}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].conns_addr[3].west_rx_addr}
[12/06 15:08:11     76s] <CMD> createInstGroup poly3_3_tx_ew
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].conns_vc_info[0].east_tx_vc}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].conns_vc_info[0].east_rx_g}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].conns_vc_info[1].east_tx_vc}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].conns_vc_info[1].east_rx_g}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].conns_data[0].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].conns_data[1].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].conns_data[2].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].conns_data[3].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].conns_data[4].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].conns_data[5].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].conns_data[6].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].conns_data[7].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].conns_data[8].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].conns_data[9].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].conns_data[10].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].conns_data[11].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].conns_data[12].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].conns_data[13].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].conns_data[14].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].conns_data[15].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].conns_data[16].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].conns_data[17].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].conns_data[18].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].conns_data[19].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].conns_data[20].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].conns_data[21].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].conns_data[22].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].conns_data[23].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].conns_data[24].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].conns_data[25].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].conns_data[26].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].conns_data[27].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].conns_data[28].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].conns_data[29].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].conns_data[30].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].conns_data[31].east_tx_data}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].conns_addr[0].east_tx_addr}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].conns_addr[1].east_tx_addr}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].conns_addr[2].east_tx_addr}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].conns_addr[3].east_tx_addr}
[12/06 15:08:11     76s] <CMD> createInstGroup poly3_3_rx_ns
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[0].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[1].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[2].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[3].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[4].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[5].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[6].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[7].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[8].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[9].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[10].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[11].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[12].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[13].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[14].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[15].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[16].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[17].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[18].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[19].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[20].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[21].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[22].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[23].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[24].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[25].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[26].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[27].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[28].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[29].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[30].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[31].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[32].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[33].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[34].north_rx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[35].north_rx}
[12/06 15:08:11     76s] <CMD> createInstGroup poly3_3_tx_ns
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[0].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[1].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[2].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[3].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[4].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[5].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[6].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[7].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[8].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[9].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[10].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[11].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[12].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[13].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[14].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[15].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[16].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[17].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[18].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[19].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[20].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[21].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[22].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[23].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[24].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[25].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[26].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[27].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[28].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[29].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[30].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[31].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[32].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[33].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[34].south_tx}
[12/06 15:08:11     76s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[35].south_tx}
[12/06 15:08:11     76s] <CMD> setAttribute -net s_tx* -top_preferred_routing_layer M8 -bottom_preferred_routing_layer M8
[12/06 15:08:11     76s] <CMD> setAttribute -net e_tx* -top_preferred_routing_layer M7 -bottom_preferred_routing_layer M7
[12/06 15:08:11     76s] #WARNING (NRDB-530) Cannot find NET matching "e_tx*"
[12/06 15:08:11     76s] <CMD> place_design
[12/06 15:08:12     76s] *** placeDesign #1 [begin] : totSession cpu/real = 0:01:16.6/0:01:17.1 (1.0), mem = 2134.1M
[12/06 15:08:12     76s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 58160, percentage of missing scan cell = 0.00% (0 / 58160)
[12/06 15:08:12     76s] #Start colorize_geometry on Fri Dec  6 15:08:12 2024
[12/06 15:08:12     76s] #
[12/06 15:08:12     76s] ### Time Record (colorize_geometry) is installed.
[12/06 15:08:12     76s] ### Time Record (Pre Callback) is installed.
[12/06 15:08:12     76s] ### Time Record (Pre Callback) is uninstalled.
[12/06 15:08:12     76s] ### Time Record (DB Import) is installed.
[12/06 15:08:12     76s] ### info: trigger incremental cell import ( 858 new cells ).
[12/06 15:08:12     76s] ### info: trigger incremental reloading library data ( #cell = 858 ).
[12/06 15:08:12     77s] #WARNING (NRDB-733) PIN VDD in CELL_VIEW torus_xbar_1b does not have a physical port. NanoRoute will not route to the pin. To resolve this issue, check that the pin shapes exist in the LEF abstract.
[12/06 15:08:12     77s] ### import design signature (2): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=2106393685 placement=984943660 pin_access=1 inst_pattern=1 via=1358398383 routing_via=1
[12/06 15:08:12     77s] ### Time Record (DB Import) is uninstalled.
[12/06 15:08:12     77s] ### Time Record (DB Export) is installed.
[12/06 15:08:12     77s] Extracting standard cell pins and blockage ...... 
[12/06 15:08:12     77s] Pin and blockage extraction finished
[12/06 15:08:12     77s] ### export design design signature (3): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=2106393685 placement=984943660 pin_access=1 inst_pattern=1 via=1358398383 routing_via=1
[12/06 15:08:12     77s] ### Time Record (DB Export) is uninstalled.
[12/06 15:08:12     77s] ### Time Record (Post Callback) is installed.
[12/06 15:08:12     77s] ### Time Record (Post Callback) is uninstalled.
[12/06 15:08:12     77s] #
[12/06 15:08:12     77s] #colorize_geometry statistics:
[12/06 15:08:12     77s] #Cpu time = 00:00:01
[12/06 15:08:12     77s] #Elapsed time = 00:00:01
[12/06 15:08:12     77s] #Increased memory = -4.80 (MB)
[12/06 15:08:12     77s] #Total memory = 1979.68 (MB)
[12/06 15:08:12     77s] #Peak memory = 2150.76 (MB)
[12/06 15:08:12     77s] #Number of warnings = 1
[12/06 15:08:12     77s] #Total number of warnings = 2
[12/06 15:08:12     77s] #Number of fails = 0
[12/06 15:08:12     77s] #Total number of fails = 0
[12/06 15:08:12     77s] #Complete colorize_geometry on Fri Dec  6 15:08:12 2024
[12/06 15:08:12     77s] #
[12/06 15:08:12     77s] ### import design signature (4): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 via=1358398383 routing_via=1
[12/06 15:08:12     77s] ### Time Record (colorize_geometry) is uninstalled.
[12/06 15:08:12     77s] ### 
[12/06 15:08:12     77s] ###   Scalability Statistics
[12/06 15:08:12     77s] ### 
[12/06 15:08:12     77s] ### ------------------------+----------------+----------------+----------------+
[12/06 15:08:12     77s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[12/06 15:08:12     77s] ### ------------------------+----------------+----------------+----------------+
[12/06 15:08:12     77s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[12/06 15:08:12     77s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[12/06 15:08:12     77s] ###   DB Import             |        00:00:01|        00:00:01|             1.0|
[12/06 15:08:12     77s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[12/06 15:08:12     77s] ###   Entire Command        |        00:00:01|        00:00:01|             1.0|
[12/06 15:08:12     77s] ### ------------------------+----------------+----------------+----------------+
[12/06 15:08:12     77s] ### 
[12/06 15:08:12     77s] *** Starting placeDesign default flow ***
[12/06 15:08:13     77s] ### Creating LA Mngr. totSessionCpu=0:01:18 mem=2128.1M
[12/06 15:08:13     77s] ### Creating LA Mngr, finished. totSessionCpu=0:01:18 mem=2128.1M
[12/06 15:08:13     77s] *** Start deleteBufferTree ***
[12/06 15:08:19     83s] Info: Detect buffers to remove automatically.
[12/06 15:08:19     83s] Analyzing netlist ...
[12/06 15:08:20     84s] Updating netlist
[12/06 15:08:20     84s] 
[12/06 15:08:21     85s] *summary: 4675 instances (buffers/inverters) removed
[12/06 15:08:21     85s] *** Finish deleteBufferTree (0:00:08.3) ***
[12/06 15:08:21     86s] **INFO: Enable pre-place timing setting for timing analysis
[12/06 15:08:21     86s] Set Using Default Delay Limit as 101.
[12/06 15:08:21     86s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[12/06 15:08:21     86s] Set Default Net Delay as 0 ps.
[12/06 15:08:21     86s] Set Default Net Load as 0 pF. 
[12/06 15:08:21     86s] Set Default Input Pin Transition as 1 ps.
[12/06 15:08:21     86s] **INFO: Analyzing IO path groups for slack adjustment
[12/06 15:08:27     92s] Effort level <high> specified for reg2reg_tmp.1664445 path_group
[12/06 15:08:27     92s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/06 15:08:28     93s] AAE DB initialization (MEM=2243.94 CPU=0:00:00.1 REAL=0:00:00.0) 
[12/06 15:08:28     93s] #################################################################################
[12/06 15:08:28     93s] # Design Stage: PreRoute
[12/06 15:08:28     93s] # Design Name: torus_credit_D_W32
[12/06 15:08:28     93s] # Design Mode: 90nm
[12/06 15:08:28     93s] # Analysis Mode: MMMC Non-OCV 
[12/06 15:08:28     93s] # Parasitics Mode: No SPEF/RCDB 
[12/06 15:08:28     93s] # Signoff Settings: SI Off 
[12/06 15:08:28     93s] #################################################################################
[12/06 15:08:29     93s] Calculate delays in Single mode...
[12/06 15:08:29     93s] Calculate delays in Single mode...
[12/06 15:08:29     93s] Calculate delays in Single mode...
[12/06 15:08:29     94s] Topological Sorting (REAL = 0:00:00.0, MEM = 2247.9M, InitMEM = 2246.9M)
[12/06 15:08:29     94s] Start delay calculation (fullDC) (1 T). (MEM=2247.95)
[12/06 15:08:30     94s] siFlow : Timing analysis mode is single, using late cdB files
[12/06 15:08:30     94s] Start AAE Lib Loading. (MEM=2264.75)
[12/06 15:08:30     94s] End AAE Lib Loading. (MEM=2312.45 CPU=0:00:00.1 Real=0:00:00.0)
[12/06 15:08:30     94s] End AAE Lib Interpolated Model. (MEM=2312.45 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/06 15:08:44    109s] Total number of fetched objects 108533
[12/06 15:08:55    119s] Total number of fetched objects 108533
[12/06 15:09:05    129s] Total number of fetched objects 108533
[12/06 15:09:06    130s] End Timing Check Calculation. (CPU Time=0:00:01.0, Real Time=0:00:01.0)
[12/06 15:09:07    131s] End Timing Check Calculation. (CPU Time=0:00:01.0, Real Time=0:00:01.0)
[12/06 15:09:08    132s] End Timing Check Calculation. (CPU Time=0:00:01.0, Real Time=0:00:01.0)
[12/06 15:09:08    132s] End delay calculation. (MEM=2691.58 CPU=0:00:33.8 REAL=0:00:34.0)
[12/06 15:09:08    133s] End delay calculation (fullDC). (MEM=2691.58 CPU=0:00:38.9 REAL=0:00:39.0)
[12/06 15:09:08    133s] *** CDM Built up (cpu=0:00:39.9  real=0:00:40.0  mem= 2691.6M) ***
[12/06 15:09:15    140s] **INFO: Disable pre-place timing setting for timing analysis
[12/06 15:09:16    140s] Set Using Default Delay Limit as 1000.
[12/06 15:09:16    140s] Set Default Net Delay as 1000 ps.
[12/06 15:09:16    140s] Set Default Input Pin Transition as 0.1 ps.
[12/06 15:09:16    140s] Set Default Net Load as 0.5 pF. 
[12/06 15:09:16    140s] **INFO: Pre-place timing setting for timing analysis already disabled
[12/06 15:09:16    140s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:2668.8M, EPOCH TIME: 1733515756.036222
[12/06 15:09:16    140s] Deleted 0 physical inst  (cell - / prefix -).
[12/06 15:09:16    140s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.003, REAL:0.003, MEM:2668.8M, EPOCH TIME: 1733515756.038996
[12/06 15:09:16    140s] Inst-group poly0_0_rx_ns has no instances; so deleting it.
[12/06 15:09:16    140s] Inst-group poly0_1_rx_ns has no instances; so deleting it.
[12/06 15:09:16    140s] Inst-group poly0_2_rx_ns has no instances; so deleting it.
[12/06 15:09:16    140s] Inst-group poly0_3_rx_ns has no instances; so deleting it.
[12/06 15:09:16    140s] Inst-group poly1_0_rx_ns has no instances; so deleting it.
[12/06 15:09:16    140s] Inst-group poly1_1_rx_ns has no instances; so deleting it.
[12/06 15:09:16    140s] Inst-group poly1_2_rx_ns has no instances; so deleting it.
[12/06 15:09:16    140s] Inst-group poly1_3_rx_ns has no instances; so deleting it.
[12/06 15:09:16    140s] Inst-group poly2_0_rx_ns has no instances; so deleting it.
[12/06 15:09:16    140s] Inst-group poly2_1_rx_ns has no instances; so deleting it.
[12/06 15:09:16    140s] Inst-group poly2_2_rx_ns has no instances; so deleting it.
[12/06 15:09:16    140s] Inst-group poly2_3_rx_ns has no instances; so deleting it.
[12/06 15:09:16    140s] Inst-group poly3_0_rx_ns has no instances; so deleting it.
[12/06 15:09:16    140s] Inst-group poly3_1_rx_ns has no instances; so deleting it.
[12/06 15:09:16    140s] Inst-group poly3_2_rx_ns has no instances; so deleting it.
[12/06 15:09:16    140s] Inst-group poly3_3_rx_ns has no instances; so deleting it.
[12/06 15:09:16    140s] INFO: #ExclusiveGroups=0
[12/06 15:09:16    140s] INFO: There are no Exclusive Groups.
[12/06 15:09:16    140s] *** Starting "NanoPlace(TM) placement v#7 (mem=2668.8M)" ...
[12/06 15:09:16    140s] Wait...
[12/06 15:09:23    148s] *** Build Buffered Sizing Timing Model
[12/06 15:09:23    148s] (cpu=0:00:07.7 mem=2684.8M) ***
[12/06 15:09:24    149s] *** Build Virtual Sizing Timing Model
[12/06 15:09:24    149s] (cpu=0:00:08.4 mem=2684.8M) ***
[12/06 15:09:24    149s] No user-set net weight.
[12/06 15:09:24    149s] Net fanout histogram:
[12/06 15:09:24    149s] 2		: 98435 (91.2%) nets
[12/06 15:09:24    149s] 3		: 2647 (2.5%) nets
[12/06 15:09:24    149s] 4     -	14	: 3680 (3.4%) nets
[12/06 15:09:24    149s] 15    -	39	: 1704 (1.6%) nets
[12/06 15:09:24    149s] 40    -	79	: 824 (0.8%) nets
[12/06 15:09:24    149s] 80    -	159	: 592 (0.5%) nets
[12/06 15:09:24    149s] 160   -	319	: 0 (0.0%) nets
[12/06 15:09:24    149s] 320   -	639	: 1 (0.0%) nets
[12/06 15:09:24    149s] 640   -	1279	: 0 (0.0%) nets
[12/06 15:09:24    149s] 1280  -	2559	: 0 (0.0%) nets
[12/06 15:09:24    149s] 2560  -	5119	: 0 (0.0%) nets
[12/06 15:09:24    149s] 5120+		: 1 (0.0%) nets
[12/06 15:09:24    149s] no activity file in design. spp won't run.
[12/06 15:09:24    149s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[12/06 15:09:24    149s] Scan chains were not defined.
[12/06 15:09:24    149s] Processing tracks to init pin-track alignment.
[12/06 15:09:24    149s] z: 2, totalTracks: 1
[12/06 15:09:24    149s] z: 4, totalTracks: 1
[12/06 15:09:24    149s] z: 6, totalTracks: 1
[12/06 15:09:24    149s] z: 8, totalTracks: 1
[12/06 15:09:24    149s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[12/06 15:09:24    149s] All LLGs are deleted
[12/06 15:09:24    149s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 15:09:24    149s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 15:09:24    149s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2684.8M, EPOCH TIME: 1733515764.714403
[12/06 15:09:24    149s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2684.8M, EPOCH TIME: 1733515764.714849
[12/06 15:09:24    149s] # Building torus_credit_D_W32 llgBox search-tree.
[12/06 15:09:24    149s] # Floorplan has 32 instGroups (with no HInst) out of 80 Groups
[12/06 15:09:24    149s] #std cell=106545 (0 fixed + 106545 movable) #buf cell=0 #inv cell=2468 #block=0 (0 floating + 0 preplaced)
[12/06 15:09:24    149s] #ioInst=0 #net=107884 #term=463018 #term/net=4.29, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=36
[12/06 15:09:24    149s] stdCell: 104705 single + 576 double + 1264 multi
[12/06 15:09:24    149s] Total standard cell length = 385.2934 (mm), area = 0.7194 (mm^2)
[12/06 15:09:24    149s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2684.8M, EPOCH TIME: 1733515764.744714
[12/06 15:09:24    149s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 15:09:24    149s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 15:09:24    149s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2684.8M, EPOCH TIME: 1733515764.745052
[12/06 15:09:24    149s] Max number of tech site patterns supported in site array is 256.
[12/06 15:09:24    149s] Core basic site is core
[12/06 15:09:24    149s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[12/06 15:09:24    149s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2684.8M, EPOCH TIME: 1733515764.763437
[12/06 15:09:24    149s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Create thread pool 0x7ff4581f0e08.
[12/06 15:09:24    149s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 15:09:24    149s] After signature check, allow fast init is false, keep pre-filter is false.
[12/06 15:09:24    149s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[12/06 15:09:24    149s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.180, REAL:0.180, MEM:2812.8M, EPOCH TIME: 1733515764.943062
[12/06 15:09:24    149s] Use non-trimmed site array because memory saving is not enough.
[12/06 15:09:24    149s] SiteArray: non-trimmed site array dimensions = 831 x 7480
[12/06 15:09:24    149s] SiteArray: use 31,911,936 bytes
[12/06 15:09:24    149s] SiteArray: current memory after site array memory allocation 2843.2M
[12/06 15:09:24    149s] SiteArray: FP blocked sites are writable
[12/06 15:09:25    149s] Estimated cell power/ground rail width = 0.365 um
[12/06 15:09:25    149s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/06 15:09:25    149s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2843.2M, EPOCH TIME: 1733515765.023872
[12/06 15:09:26    151s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:1.583, REAL:1.586, MEM:2843.2M, EPOCH TIME: 1733515766.609903
[12/06 15:09:26    151s] SiteArray: number of non floorplan blocked sites for llg default is 6215880
[12/06 15:09:26    151s] Atter site array init, number of instance map data is 0.
[12/06 15:09:26    151s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:2.046, REAL:2.049, MEM:2843.2M, EPOCH TIME: 1733515766.794023
[12/06 15:09:26    151s] 
[12/06 15:09:26    151s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/06 15:09:26    151s] OPERPROF: Finished spInitSiteArr at level 1, CPU:2.107, REAL:2.111, MEM:2843.2M, EPOCH TIME: 1733515766.855225
[12/06 15:09:26    151s] 
[12/06 15:09:26    151s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/06 15:09:26    151s] 
[12/06 15:09:26    151s] Average module density = 1.029.
[12/06 15:09:26    151s] Density for module 'poly3_3_tx_ns' = 0.367.
[12/06 15:09:26    151s]        = stdcell_area 3235 sites (1164 um^2) / alloc_area 8820 sites (3175 um^2).
[12/06 15:09:26    151s] Density for module 'poly3_3_tx_ew' = 0.314.
[12/06 15:09:26    151s]        = stdcell_area 3414 sites (1229 um^2) / alloc_area 10880 sites (3917 um^2).
[12/06 15:09:26    151s] Density for module 'poly3_3_rx_ew' = 0.017.
[12/06 15:09:26    151s]        = stdcell_area 180 sites (65 um^2) / alloc_area 10880 sites (3917 um^2).
[12/06 15:09:26    151s] Density for module 'poly3_3_cli' = 0.007.
[12/06 15:09:26    151s]        = stdcell_area 1662 sites (598 um^2) / alloc_area 238675 sites (85923 um^2).
[12/06 15:09:26    151s] **WARN: (IMPSP-452):	Density for module 'poly3_3_sw' (box = {535.000 534.800 731.000 731.000}) is greater than 100% (1.087) since the available site area for this module is smaller than sum of module instance area and blockage area. Most probably this is caused due to overlapping floorplan constraints such as guides, regions or fences. Correct the floorplanning constraints for this module and re-run placement again.
[12/06 15:09:26    151s] Type 'man IMPSP-452' for more detail.
[12/06 15:09:26    151s]        = stdcell_area 116137 sites (41809 um^2) / alloc_area 106820 sites (38455 um^2).
[12/06 15:09:26    151s] Density for module 'poly3_2_tx_ns' = 0.367.
[12/06 15:09:26    151s]        = stdcell_area 3235 sites (1164 um^2) / alloc_area 8820 sites (3175 um^2).
[12/06 15:09:26    151s] Density for module 'poly3_2_tx_ew' = 0.314.
[12/06 15:09:26    151s]        = stdcell_area 3414 sites (1229 um^2) / alloc_area 10880 sites (3917 um^2).
[12/06 15:09:26    151s] Density for module 'poly3_2_rx_ew' = 0.017.
[12/06 15:09:26    151s]        = stdcell_area 180 sites (65 um^2) / alloc_area 10880 sites (3917 um^2).
[12/06 15:09:26    151s] Density for module 'poly3_2_cli' = 0.007.
[12/06 15:09:26    151s]        = stdcell_area 1662 sites (598 um^2) / alloc_area 236805 sites (85250 um^2).
[12/06 15:09:26    151s] **WARN: (IMPSP-452):	Density for module 'poly3_2_sw' (box = {535.000 1285.400 731.000 1481.600}) is greater than 100% (1.086) since the available site area for this module is smaller than sum of module instance area and blockage area. Most probably this is caused due to overlapping floorplan constraints such as guides, regions or fences. Correct the floorplanning constraints for this module and re-run placement again.
[12/06 15:09:26    151s] Type 'man IMPSP-452' for more detail.
[12/06 15:09:26    151s]        = stdcell_area 116044 sites (41776 um^2) / alloc_area 106820 sites (38455 um^2).
[12/06 15:09:26    151s] Density for module 'poly3_1_tx_ns' = 0.330.
[12/06 15:09:26    151s]        = stdcell_area 3235 sites (1164 um^2) / alloc_area 9800 sites (3528 um^2).
[12/06 15:09:26    151s] Density for module 'poly3_1_tx_ew' = 0.311.
[12/06 15:09:26    151s]        = stdcell_area 3414 sites (1229 um^2) / alloc_area 10965 sites (3947 um^2).
[12/06 15:09:26    151s] Density for module 'poly3_1_rx_ew' = 0.016.
[12/06 15:09:26    151s]        = stdcell_area 180 sites (65 um^2) / alloc_area 10965 sites (3947 um^2).
[12/06 15:09:26    151s] Density for module 'poly3_1_cli' = 0.007.
[12/06 15:09:26    151s]        = stdcell_area 1662 sites (598 um^2) / alloc_area 236805 sites (85250 um^2).
[12/06 15:09:26    151s] **WARN: (IMPSP-452):	Density for module 'poly3_1_sw' (box = {535.000 909.200 731.000 1105.400}) is greater than 100% (1.086) since the available site area for this module is smaller than sum of module instance area and blockage area. Most probably this is caused due to overlapping floorplan constraints such as guides, regions or fences. Correct the floorplanning constraints for this module and re-run placement again.
[12/06 15:09:26    151s] Type 'man IMPSP-452' for more detail.
[12/06 15:09:26    151s]        = stdcell_area 116044 sites (41776 um^2) / alloc_area 106820 sites (38455 um^2).
[12/06 15:09:26    151s] Density for module 'poly3_0_tx_ns' = 0.367.
[12/06 15:09:26    151s]        = stdcell_area 3235 sites (1164 um^2) / alloc_area 8820 sites (3175 um^2).
[12/06 15:09:26    151s] Density for module 'poly3_0_tx_ew' = 0.314.
[12/06 15:09:26    151s]        = stdcell_area 3414 sites (1229 um^2) / alloc_area 10880 sites (3917 um^2).
[12/06 15:09:26    151s] Density for module 'poly3_0_rx_ew' = 0.017.
[12/06 15:09:26    151s]        = stdcell_area 180 sites (65 um^2) / alloc_area 10880 sites (3917 um^2).
[12/06 15:09:26    151s] Density for module 'poly3_0_cli' = 0.007.
[12/06 15:09:26    151s]        = stdcell_area 1662 sites (598 um^2) / alloc_area 235640 sites (84830 um^2).
[12/06 15:09:26    151s] **WARN: (IMPSP-452):	Density for module 'poly3_0_sw' (box = {535.000 160.400 731.000 356.600}) is greater than 100% (1.086) since the available site area for this module is smaller than sum of module instance area and blockage area. Most probably this is caused due to overlapping floorplan constraints such as guides, regions or fences. Correct the floorplanning constraints for this module and re-run placement again.
[12/06 15:09:26    151s] Type 'man IMPSP-452' for more detail.
[12/06 15:09:26    151s]        = stdcell_area 116035 sites (41773 um^2) / alloc_area 106820 sites (38455 um^2).
[12/06 15:09:26    151s] Density for module 'poly2_3_tx_ns' = 0.367.
[12/06 15:09:26    151s]        = stdcell_area 3235 sites (1164 um^2) / alloc_area 8820 sites (3175 um^2).
[12/06 15:09:26    151s] Density for module 'poly2_3_tx_ew' = 0.314.
[12/06 15:09:26    151s]        = stdcell_area 3414 sites (1229 um^2) / alloc_area 10880 sites (3917 um^2).
[12/06 15:09:26    151s] Density for module 'poly2_3_rx_ew' = 0.018.
[12/06 15:09:26    151s]        = stdcell_area 180 sites (65 um^2) / alloc_area 10240 sites (3686 um^2).
[12/06 15:09:26    151s] Density for module 'poly2_3_cli' = 0.007.
[12/06 15:09:26    151s]        = stdcell_area 1662 sites (598 um^2) / alloc_area 238280 sites (85781 um^2).
[12/06 15:09:26    151s] **WARN: (IMPSP-452):	Density for module 'poly2_3_sw' (box = {1285.000 534.800 1481.000 731.000}) is greater than 100% (1.087) since the available site area for this module is smaller than sum of module instance area and blockage area. Most probably this is caused due to overlapping floorplan constraints such as guides, regions or fences. Correct the floorplanning constraints for this module and re-run placement again.
[12/06 15:09:26    151s] Type 'man IMPSP-452' for more detail.
[12/06 15:09:26    151s]        = stdcell_area 116137 sites (41809 um^2) / alloc_area 106820 sites (38455 um^2).
[12/06 15:09:26    151s] Density for module 'poly2_2_tx_ns' = 0.367.
[12/06 15:09:26    151s]        = stdcell_area 3235 sites (1164 um^2) / alloc_area 8820 sites (3175 um^2).
[12/06 15:09:26    151s] Density for module 'poly2_2_tx_ew' = 0.314.
[12/06 15:09:26    151s]        = stdcell_area 3414 sites (1229 um^2) / alloc_area 10880 sites (3917 um^2).
[12/06 15:09:26    151s] Density for module 'poly2_2_rx_ew' = 0.018.
[12/06 15:09:26    151s]        = stdcell_area 180 sites (65 um^2) / alloc_area 10240 sites (3686 um^2).
[12/06 15:09:26    151s] Density for module 'poly2_2_cli' = 0.007.
[12/06 15:09:26    151s]        = stdcell_area 1662 sites (598 um^2) / alloc_area 236415 sites (85109 um^2).
[12/06 15:09:26    151s] **WARN: (IMPSP-452):	Density for module 'poly2_2_sw' (box = {1285.000 1285.400 1481.000 1481.600}) is greater than 100% (1.086) since the available site area for this module is smaller than sum of module instance area and blockage area. Most probably this is caused due to overlapping floorplan constraints such as guides, regions or fences. Correct the floorplanning constraints for this module and re-run placement again.
[12/06 15:09:26    151s] Type 'man IMPSP-452' for more detail.
[12/06 15:09:26    151s]        = stdcell_area 116049 sites (41778 um^2) / alloc_area 106820 sites (38455 um^2).
[12/06 15:09:26    151s] Density for module 'poly2_1_tx_ns' = 0.330.
[12/06 15:09:26    151s]        = stdcell_area 3235 sites (1164 um^2) / alloc_area 9800 sites (3528 um^2).
[12/06 15:09:26    151s] Density for module 'poly2_1_tx_ew' = 0.311.
[12/06 15:09:26    151s]        = stdcell_area 3414 sites (1229 um^2) / alloc_area 10965 sites (3947 um^2).
[12/06 15:09:26    151s] Density for module 'poly2_1_rx_ew' = 0.017.
[12/06 15:09:26    151s]        = stdcell_area 180 sites (65 um^2) / alloc_area 10320 sites (3715 um^2).
[12/06 15:09:26    151s] Density for module 'poly2_1_cli' = 0.007.
[12/06 15:09:26    151s]        = stdcell_area 1662 sites (598 um^2) / alloc_area 236415 sites (85109 um^2).
[12/06 15:09:26    151s] **WARN: (IMPSP-452):	Density for module 'poly2_1_sw' (box = {1285.000 909.200 1481.000 1105.400}) is greater than 100% (1.086) since the available site area for this module is smaller than sum of module instance area and blockage area. Most probably this is caused due to overlapping floorplan constraints such as guides, regions or fences. Correct the floorplanning constraints for this module and re-run placement again.
[12/06 15:09:26    151s] Type 'man IMPSP-452' for more detail.
[12/06 15:09:26    151s]        = stdcell_area 116049 sites (41778 um^2) / alloc_area 106820 sites (38455 um^2).
[12/06 15:09:26    151s] Density for module 'poly2_0_tx_ns' = 0.367.
[12/06 15:09:26    151s]        = stdcell_area 3235 sites (1164 um^2) / alloc_area 8820 sites (3175 um^2).
[12/06 15:09:26    151s] Density for module 'poly2_0_tx_ew' = 0.314.
[12/06 15:09:26    151s]        = stdcell_area 3414 sites (1229 um^2) / alloc_area 10880 sites (3917 um^2).
[12/06 15:09:26    151s] Density for module 'poly2_0_rx_ew' = 0.018.
[12/06 15:09:26    151s]        = stdcell_area 180 sites (65 um^2) / alloc_area 10240 sites (3686 um^2).
[12/06 15:09:26    151s] Density for module 'poly2_0_cli' = 0.007.
[12/06 15:09:26    151s]        = stdcell_area 1662 sites (598 um^2) / alloc_area 235255 sites (84692 um^2).
[12/06 15:09:26    151s] **WARN: (IMPSP-452):	Density for module 'poly2_0_sw' (box = {1285.000 160.400 1481.000 356.600}) is greater than 100% (1.086) since the available site area for this module is smaller than sum of module instance area and blockage area. Most probably this is caused due to overlapping floorplan constraints such as guides, regions or fences. Correct the floorplanning constraints for this module and re-run placement again.
[12/06 15:09:26    151s] Type 'man IMPSP-452' for more detail.
[12/06 15:09:26    151s]        = stdcell_area 116038 sites (41774 um^2) / alloc_area 106820 sites (38455 um^2).
[12/06 15:09:26    151s] Density for module 'poly1_3_tx_ns' = 0.367.
[12/06 15:09:26    151s]        = stdcell_area 3235 sites (1164 um^2) / alloc_area 8820 sites (3175 um^2).
[12/06 15:09:26    151s] Density for module 'poly1_3_tx_ew' = 0.314.
[12/06 15:09:26    151s]        = stdcell_area 3414 sites (1229 um^2) / alloc_area 10880 sites (3917 um^2).
[12/06 15:09:26    151s] Density for module 'poly1_3_rx_ew' = 0.017.
[12/06 15:09:26    151s]        = stdcell_area 180 sites (65 um^2) / alloc_area 10880 sites (3917 um^2).
[12/06 15:09:26    151s] Density for module 'poly1_3_cli' = 0.007.
[12/06 15:09:26    151s]        = stdcell_area 1662 sites (598 um^2) / alloc_area 238675 sites (85923 um^2).
[12/06 15:09:26    151s] **WARN: (IMPSP-452):	Density for module 'poly1_3_sw' (box = {910.000 534.800 1106.000 731.000}) is greater than 100% (1.086) since the available site area for this module is smaller than sum of module instance area and blockage area. Most probably this is caused due to overlapping floorplan constraints such as guides, regions or fences. Correct the floorplanning constraints for this module and re-run placement again.
[12/06 15:09:26    151s] Type 'man IMPSP-452' for more detail.
[12/06 15:09:26    151s]        = stdcell_area 116058 sites (41781 um^2) / alloc_area 106820 sites (38455 um^2).
[12/06 15:09:26    151s] Density for module 'poly1_2_tx_ns' = 0.367.
[12/06 15:09:26    151s]        = stdcell_area 3235 sites (1164 um^2) / alloc_area 8820 sites (3175 um^2).
[12/06 15:09:26    151s] Density for module 'poly1_2_tx_ew' = 0.314.
[12/06 15:09:26    151s]        = stdcell_area 3414 sites (1229 um^2) / alloc_area 10880 sites (3917 um^2).
[12/06 15:09:26    151s] Density for module 'poly1_2_rx_ew' = 0.017.
[12/06 15:09:26    151s]        = stdcell_area 180 sites (65 um^2) / alloc_area 10880 sites (3917 um^2).
[12/06 15:09:26    151s] Density for module 'poly1_2_cli' = 0.007.
[12/06 15:09:26    151s]        = stdcell_area 1662 sites (598 um^2) / alloc_area 236805 sites (85250 um^2).
[12/06 15:09:26    151s] **WARN: (IMPSP-452):	Density for module 'poly1_2_sw' (box = {910.000 1285.400 1106.000 1481.600}) is greater than 100% (1.088) since the available site area for this module is smaller than sum of module instance area and blockage area. Most probably this is caused due to overlapping floorplan constraints such as guides, regions or fences. Correct the floorplanning constraints for this module and re-run placement again.
[12/06 15:09:26    151s] Type 'man IMPSP-452' for more detail.
[12/06 15:09:26    151s]        = stdcell_area 116256 sites (41852 um^2) / alloc_area 106820 sites (38455 um^2).
[12/06 15:09:26    151s] Density for module 'poly1_1_tx_ns' = 0.330.
[12/06 15:09:26    151s]        = stdcell_area 3235 sites (1164 um^2) / alloc_area 9800 sites (3528 um^2).
[12/06 15:09:26    151s] Density for module 'poly1_1_tx_ew' = 0.311.
[12/06 15:09:26    151s]        = stdcell_area 3414 sites (1229 um^2) / alloc_area 10965 sites (3947 um^2).
[12/06 15:09:26    151s] Density for module 'poly1_1_rx_ew' = 0.016.
[12/06 15:09:26    151s]        = stdcell_area 180 sites (65 um^2) / alloc_area 10965 sites (3947 um^2).
[12/06 15:09:26    151s] Density for module 'poly1_1_cli' = 0.007.
[12/06 15:09:26    151s]        = stdcell_area 1662 sites (598 um^2) / alloc_area 236805 sites (85250 um^2).
[12/06 15:09:26    151s] **WARN: (IMPSP-452):	Density for module 'poly1_1_sw' (box = {910.000 909.200 1106.000 1105.400}) is greater than 100% (1.088) since the available site area for this module is smaller than sum of module instance area and blockage area. Most probably this is caused due to overlapping floorplan constraints such as guides, regions or fences. Correct the floorplanning constraints for this module and re-run placement again.
[12/06 15:09:26    151s] Type 'man IMPSP-452' for more detail.
[12/06 15:09:26    151s]        = stdcell_area 116256 sites (41852 um^2) / alloc_area 106820 sites (38455 um^2).
[12/06 15:09:26    151s] Density for module 'poly1_0_tx_ns' = 0.367.
[12/06 15:09:26    151s]        = stdcell_area 3235 sites (1164 um^2) / alloc_area 8820 sites (3175 um^2).
[12/06 15:09:26    151s] Density for module 'poly1_0_tx_ew' = 0.314.
[12/06 15:09:26    151s]        = stdcell_area 3414 sites (1229 um^2) / alloc_area 10880 sites (3917 um^2).
[12/06 15:09:26    151s] Density for module 'poly1_0_rx_ew' = 0.017.
[12/06 15:09:26    151s]        = stdcell_area 180 sites (65 um^2) / alloc_area 10880 sites (3917 um^2).
[12/06 15:09:26    151s] Density for module 'poly1_0_cli' = 0.007.
[12/06 15:09:26    151s]        = stdcell_area 1662 sites (598 um^2) / alloc_area 235640 sites (84830 um^2).
[12/06 15:09:26    151s] **WARN: (IMPSP-452):	Density for module 'poly1_0_sw' (box = {910.000 160.400 1106.000 356.600}) is greater than 100% (1.088) since the available site area for this module is smaller than sum of module instance area and blockage area. Most probably this is caused due to overlapping floorplan constraints such as guides, regions or fences. Correct the floorplanning constraints for this module and re-run placement again.
[12/06 15:09:26    151s] Type 'man IMPSP-452' for more detail.
[12/06 15:09:26    151s]        = stdcell_area 116245 sites (41848 um^2) / alloc_area 106820 sites (38455 um^2).
[12/06 15:09:26    151s] Density for module 'poly0_3_tx_ns' = 0.367.
[12/06 15:09:26    151s]        = stdcell_area 3235 sites (1164 um^2) / alloc_area 8820 sites (3175 um^2).
[12/06 15:09:26    151s] Density for module 'poly0_3_tx_ew' = 0.314.
[12/06 15:09:26    151s]        = stdcell_area 3414 sites (1229 um^2) / alloc_area 10880 sites (3917 um^2).
[12/06 15:09:26    151s] Density for module 'poly0_3_rx_ew' = 0.017.
[12/06 15:09:26    151s]        = stdcell_area 180 sites (65 um^2) / alloc_area 10880 sites (3917 um^2).
[12/06 15:09:26    151s] Density for module 'poly0_3_cli' = 0.007.
[12/06 15:09:26    151s]        = stdcell_area 1662 sites (598 um^2) / alloc_area 236595 sites (85174 um^2).
[12/06 15:09:26    151s] **WARN: (IMPSP-452):	Density for module 'poly0_3_sw' (box = {160.000 534.800 356.000 731.000}) is greater than 100% (1.087) since the available site area for this module is smaller than sum of module instance area and blockage area. Most probably this is caused due to overlapping floorplan constraints such as guides, regions or fences. Correct the floorplanning constraints for this module and re-run placement again.
[12/06 15:09:26    151s] Type 'man IMPSP-452' for more detail.
[12/06 15:09:26    151s]        = stdcell_area 116148 sites (41813 um^2) / alloc_area 106820 sites (38455 um^2).
[12/06 15:09:26    151s] Density for module 'poly0_2_tx_ns' = 0.367.
[12/06 15:09:26    151s]        = stdcell_area 3235 sites (1164 um^2) / alloc_area 8820 sites (3175 um^2).
[12/06 15:09:26    151s] Density for module 'poly0_2_tx_ew' = 0.314.
[12/06 15:09:26    151s]        = stdcell_area 3414 sites (1229 um^2) / alloc_area 10880 sites (3917 um^2).
[12/06 15:09:26    151s] Density for module 'poly0_2_rx_ew' = 0.017.
[12/06 15:09:26    151s]        = stdcell_area 180 sites (65 um^2) / alloc_area 10880 sites (3917 um^2).
[12/06 15:09:26    151s] Density for module 'poly0_2_cli' = 0.007.
[12/06 15:09:26    151s]        = stdcell_area 1662 sites (598 um^2) / alloc_area 234735 sites (84505 um^2).
[12/06 15:09:26    151s] **WARN: (IMPSP-452):	Density for module 'poly0_2_sw' (box = {160.000 1285.400 356.000 1481.600}) is greater than 100% (1.087) since the available site area for this module is smaller than sum of module instance area and blockage area. Most probably this is caused due to overlapping floorplan constraints such as guides, regions or fences. Correct the floorplanning constraints for this module and re-run placement again.
[12/06 15:09:26    151s] Type 'man IMPSP-452' for more detail.
[12/06 15:09:26    151s]        = stdcell_area 116161 sites (41818 um^2) / alloc_area 106820 sites (38455 um^2).
[12/06 15:09:26    151s] Density for module 'poly0_1_tx_ns' = 0.330.
[12/06 15:09:26    151s]        = stdcell_area 3235 sites (1164 um^2) / alloc_area 9800 sites (3528 um^2).
[12/06 15:09:26    151s] Density for module 'poly0_1_tx_ew' = 0.311.
[12/06 15:09:26    151s]        = stdcell_area 3414 sites (1229 um^2) / alloc_area 10965 sites (3947 um^2).
[12/06 15:09:26    151s] Density for module 'poly0_1_rx_ew' = 0.016.
[12/06 15:09:26    151s]        = stdcell_area 180 sites (65 um^2) / alloc_area 10965 sites (3947 um^2).
[12/06 15:09:26    151s] Density for module 'poly0_1_cli' = 0.007.
[12/06 15:09:26    151s]        = stdcell_area 1662 sites (598 um^2) / alloc_area 234735 sites (84505 um^2).
[12/06 15:09:26    151s] **WARN: (IMPSP-452):	Density for module 'poly0_1_sw' (box = {160.000 909.200 356.000 1105.400}) is greater than 100% (1.087) since the available site area for this module is smaller than sum of module instance area and blockage area. Most probably this is caused due to overlapping floorplan constraints such as guides, regions or fences. Correct the floorplanning constraints for this module and re-run placement again.
[12/06 15:09:26    151s] Type 'man IMPSP-452' for more detail.
[12/06 15:09:26    151s]        = stdcell_area 116153 sites (41815 um^2) / alloc_area 106820 sites (38455 um^2).
[12/06 15:09:26    151s] Density for module 'poly0_0_tx_ns' = 0.367.
[12/06 15:09:26    151s]        = stdcell_area 3235 sites (1164 um^2) / alloc_area 8820 sites (3175 um^2).
[12/06 15:09:26    151s] Density for module 'poly0_0_tx_ew' = 0.314.
[12/06 15:09:26    151s]        = stdcell_area 3414 sites (1229 um^2) / alloc_area 10880 sites (3917 um^2).
[12/06 15:09:26    151s] Density for module 'poly0_0_rx_ew' = 0.017.
[12/06 15:09:26    151s]        = stdcell_area 180 sites (65 um^2) / alloc_area 10880 sites (3917 um^2).
[12/06 15:09:26    151s] Density for module 'poly0_0_cli' = 0.007.
[12/06 15:09:26    151s]        = stdcell_area 1662 sites (598 um^2) / alloc_area 233570 sites (84085 um^2).
[12/06 15:09:26    151s] **WARN: (IMPSP-452):	Density for module 'poly0_0_sw' (box = {160.000 160.400 356.000 356.600}) is greater than 100% (1.088) since the available site area for this module is smaller than sum of module instance area and blockage area. Most probably this is caused due to overlapping floorplan constraints such as guides, regions or fences. Correct the floorplanning constraints for this module and re-run placement again.
[12/06 15:09:26    151s] Type 'man IMPSP-452' for more detail.
[12/06 15:09:26    151s]        = stdcell_area 116230 sites (41843 um^2) / alloc_area 106820 sites (38455 um^2).
[12/06 15:09:26    151s] Density for the rest of the design = 0.018.
[12/06 15:09:26    151s]        = stdcell_area 4316 sites (1554 um^2) / alloc_area 233595 sites (84094 um^2).
[12/06 15:09:26    151s] Density for the design = 0.321.
[12/06 15:09:26    151s]        = stdcell_area 1998210 sites (719356 um^2) / alloc_area 6215880 sites (2237717 um^2).
[12/06 15:09:27    151s] Pin Density = 0.07449.
[12/06 15:09:27    151s]             = total # of pins 463018 / total area 6215880.
[12/06 15:09:27    151s] OPERPROF: Starting spSetupSpareRegionBox at level 1, MEM:2843.2M, EPOCH TIME: 1733515767.001052
[12/06 15:09:27    151s] Identified 16 spare or floating instances, with no clusters.
[12/06 15:09:27    151s] OPERPROF: Finished spSetupSpareRegionBox at level 1, CPU:0.084, REAL:0.084, MEM:2843.2M, EPOCH TIME: 1733515767.084796
[12/06 15:09:27    151s] OPERPROF: Starting pre-place ADS at level 1, MEM:2843.2M, EPOCH TIME: 1733515767.106303
[12/06 15:09:27    151s] 
[12/06 15:09:27    151s] Skip ADS.
[12/06 15:09:27    152s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.107, REAL:0.107, MEM:2843.2M, EPOCH TIME: 1733515767.213317
[12/06 15:09:27    152s] OPERPROF: Starting spMPad at level 1, MEM:2631.2M, EPOCH TIME: 1733515767.217456
[12/06 15:09:27    152s] OPERPROF:   Starting spContextMPad at level 2, MEM:2631.2M, EPOCH TIME: 1733515767.223148
[12/06 15:09:27    152s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:2631.2M, EPOCH TIME: 1733515767.223198
[12/06 15:09:27    152s] OPERPROF: Finished spMPad at level 1, CPU:0.006, REAL:0.006, MEM:2631.2M, EPOCH TIME: 1733515767.223228
[12/06 15:09:27    152s] 
[12/06 15:09:27    152s] 
[12/06 15:09:27    152s] 
[12/06 15:09:27    152s] InitPadU 0.367 -> 0.407 for poly3_3_tx_ns
[12/06 15:09:27    152s] InitPadU 0.314 -> 0.348 for poly3_3_tx_ew
[12/06 15:09:27    152s] InitPadU 0.017 -> 0.018 for poly3_3_rx_ew
[12/06 15:09:27    152s] Initial padding reaches pin density 0.107 for poly3_3_cli
[12/06 15:09:27    152s] InitPadU 0.007 -> 0.021 for poly3_3_cli
[12/06 15:09:27    152s] InitPadU 0.367 -> 0.407 for poly3_2_tx_ns
[12/06 15:09:27    152s] InitPadU 0.314 -> 0.348 for poly3_2_tx_ew
[12/06 15:09:27    152s] InitPadU 0.017 -> 0.018 for poly3_2_rx_ew
[12/06 15:09:27    152s] Initial padding reaches pin density 0.107 for poly3_2_cli
[12/06 15:09:27    152s] InitPadU 0.007 -> 0.021 for poly3_2_cli
[12/06 15:09:27    152s] InitPadU 0.330 -> 0.366 for poly3_1_tx_ns
[12/06 15:09:27    152s] InitPadU 0.311 -> 0.346 for poly3_1_tx_ew
[12/06 15:09:27    152s] InitPadU 0.016 -> 0.018 for poly3_1_rx_ew
[12/06 15:09:27    152s] Initial padding reaches pin density 0.107 for poly3_1_cli
[12/06 15:09:27    152s] InitPadU 0.007 -> 0.021 for poly3_1_cli
[12/06 15:09:27    152s] InitPadU 0.367 -> 0.407 for poly3_0_tx_ns
[12/06 15:09:27    152s] InitPadU 0.314 -> 0.348 for poly3_0_tx_ew
[12/06 15:09:27    152s] InitPadU 0.017 -> 0.018 for poly3_0_rx_ew
[12/06 15:09:27    152s] Initial padding reaches pin density 0.107 for poly3_0_cli
[12/06 15:09:27    152s] InitPadU 0.007 -> 0.021 for poly3_0_cli
[12/06 15:09:27    152s] InitPadU 0.367 -> 0.407 for poly2_3_tx_ns
[12/06 15:09:27    152s] InitPadU 0.314 -> 0.348 for poly2_3_tx_ew
[12/06 15:09:27    152s] InitPadU 0.018 -> 0.019 for poly2_3_rx_ew
[12/06 15:09:27    152s] Initial padding reaches pin density 0.107 for poly2_3_cli
[12/06 15:09:27    152s] InitPadU 0.007 -> 0.021 for poly2_3_cli
[12/06 15:09:27    152s] InitPadU 0.367 -> 0.407 for poly2_2_tx_ns
[12/06 15:09:27    152s] InitPadU 0.314 -> 0.348 for poly2_2_tx_ew
[12/06 15:09:27    152s] InitPadU 0.018 -> 0.019 for poly2_2_rx_ew
[12/06 15:09:27    152s] Initial padding reaches pin density 0.107 for poly2_2_cli
[12/06 15:09:27    152s] InitPadU 0.007 -> 0.021 for poly2_2_cli
[12/06 15:09:27    152s] InitPadU 0.330 -> 0.366 for poly2_1_tx_ns
[12/06 15:09:27    152s] InitPadU 0.311 -> 0.346 for poly2_1_tx_ew
[12/06 15:09:27    152s] InitPadU 0.017 -> 0.019 for poly2_1_rx_ew
[12/06 15:09:27    152s] Initial padding reaches pin density 0.107 for poly2_1_cli
[12/06 15:09:27    152s] InitPadU 0.007 -> 0.021 for poly2_1_cli
[12/06 15:09:27    152s] InitPadU 0.367 -> 0.407 for poly2_0_tx_ns
[12/06 15:09:27    152s] InitPadU 0.314 -> 0.348 for poly2_0_tx_ew
[12/06 15:09:27    152s] InitPadU 0.018 -> 0.019 for poly2_0_rx_ew
[12/06 15:09:27    152s] Initial padding reaches pin density 0.107 for poly2_0_cli
[12/06 15:09:27    152s] InitPadU 0.007 -> 0.021 for poly2_0_cli
[12/06 15:09:27    152s] InitPadU 0.367 -> 0.407 for poly1_3_tx_ns
[12/06 15:09:27    152s] InitPadU 0.314 -> 0.348 for poly1_3_tx_ew
[12/06 15:09:27    152s] InitPadU 0.017 -> 0.018 for poly1_3_rx_ew
[12/06 15:09:27    152s] Initial padding reaches pin density 0.107 for poly1_3_cli
[12/06 15:09:27    152s] InitPadU 0.007 -> 0.021 for poly1_3_cli
[12/06 15:09:27    152s] InitPadU 0.367 -> 0.407 for poly1_2_tx_ns
[12/06 15:09:27    152s] InitPadU 0.314 -> 0.348 for poly1_2_tx_ew
[12/06 15:09:27    152s] InitPadU 0.017 -> 0.018 for poly1_2_rx_ew
[12/06 15:09:27    152s] Initial padding reaches pin density 0.107 for poly1_2_cli
[12/06 15:09:27    152s] InitPadU 0.007 -> 0.021 for poly1_2_cli
[12/06 15:09:27    152s] InitPadU 0.330 -> 0.366 for poly1_1_tx_ns
[12/06 15:09:27    152s] InitPadU 0.311 -> 0.346 for poly1_1_tx_ew
[12/06 15:09:27    152s] InitPadU 0.016 -> 0.018 for poly1_1_rx_ew
[12/06 15:09:27    152s] Initial padding reaches pin density 0.107 for poly1_1_cli
[12/06 15:09:27    152s] InitPadU 0.007 -> 0.021 for poly1_1_cli
[12/06 15:09:27    152s] InitPadU 0.367 -> 0.407 for poly1_0_tx_ns
[12/06 15:09:27    152s] InitPadU 0.314 -> 0.348 for poly1_0_tx_ew
[12/06 15:09:27    152s] InitPadU 0.017 -> 0.018 for poly1_0_rx_ew
[12/06 15:09:27    152s] Initial padding reaches pin density 0.107 for poly1_0_cli
[12/06 15:09:27    152s] InitPadU 0.007 -> 0.021 for poly1_0_cli
[12/06 15:09:27    152s] InitPadU 0.367 -> 0.407 for poly0_3_tx_ns
[12/06 15:09:27    152s] InitPadU 0.314 -> 0.348 for poly0_3_tx_ew
[12/06 15:09:27    152s] InitPadU 0.017 -> 0.018 for poly0_3_rx_ew
[12/06 15:09:27    152s] Initial padding reaches pin density 0.107 for poly0_3_cli
[12/06 15:09:27    152s] InitPadU 0.007 -> 0.021 for poly0_3_cli
[12/06 15:09:27    152s] InitPadU 0.367 -> 0.407 for poly0_2_tx_ns
[12/06 15:09:27    152s] InitPadU 0.314 -> 0.348 for poly0_2_tx_ew
[12/06 15:09:27    152s] InitPadU 0.017 -> 0.018 for poly0_2_rx_ew
[12/06 15:09:27    152s] Initial padding reaches pin density 0.107 for poly0_2_cli
[12/06 15:09:27    152s] InitPadU 0.007 -> 0.021 for poly0_2_cli
[12/06 15:09:27    152s] InitPadU 0.330 -> 0.366 for poly0_1_tx_ns
[12/06 15:09:27    152s] InitPadU 0.311 -> 0.346 for poly0_1_tx_ew
[12/06 15:09:27    152s] InitPadU 0.016 -> 0.018 for poly0_1_rx_ew
[12/06 15:09:27    152s] Initial padding reaches pin density 0.107 for poly0_1_cli
[12/06 15:09:27    152s] InitPadU 0.007 -> 0.021 for poly0_1_cli
[12/06 15:09:27    152s] InitPadU 0.367 -> 0.407 for poly0_0_tx_ns
[12/06 15:09:27    152s] InitPadU 0.314 -> 0.348 for poly0_0_tx_ew
[12/06 15:09:27    152s] InitPadU 0.017 -> 0.018 for poly0_0_rx_ew
[12/06 15:09:27    152s] Initial padding reaches pin density 0.107 for poly0_0_cli
[12/06 15:09:27    152s] InitPadU 0.007 -> 0.021 for poly0_0_cli
[12/06 15:09:27    152s] InitPadU 0.018 -> 0.021 for top
[12/06 15:09:27    152s] 
[12/06 15:09:27    152s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:2633.2M, EPOCH TIME: 1733515767.738051
[12/06 15:09:27    152s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.065, REAL:0.065, MEM:2636.2M, EPOCH TIME: 1733515767.802827
[12/06 15:09:27    152s] === lastAutoLevel = 11 
[12/06 15:09:27    152s] OPERPROF: Starting spInitNetWt at level 1, MEM:2636.2M, EPOCH TIME: 1733515767.851059
[12/06 15:09:27    152s] no activity file in design. spp won't run.
[12/06 15:09:27    152s] [spp] 0
[12/06 15:09:27    152s] [adp] 0:1:1:3
[12/06 15:10:02    186s] OPERPROF: Finished spInitNetWt at level 1, CPU:34.305, REAL:34.357, MEM:2795.5M, EPOCH TIME: 1733515802.208434
[12/06 15:10:02    186s] Clock gating cells determined by native netlist tracing.
[12/06 15:10:02    186s] no activity file in design. spp won't run.
[12/06 15:10:02    186s] no activity file in design. spp won't run.
[12/06 15:10:02    187s] Effort level <high> specified for reg2reg path_group
[12/06 15:10:12    197s] OPERPROF: Starting npMain at level 1, MEM:2795.5M, EPOCH TIME: 1733515812.984042
[12/06 15:10:14    198s] OPERPROF:   Starting npPlace at level 2, MEM:2942.0M, EPOCH TIME: 1733515814.353705
[12/06 15:10:14    198s] Iteration  1: Total net bbox = 1.732e-08 (6.12e-09 1.12e-08)
[12/06 15:10:14    198s]               Est.  stn bbox = 1.848e-08 (6.46e-09 1.20e-08)
[12/06 15:10:14    198s]               cpu = 0:00:00.6 real = 0:00:00.0 mem = 3156.7M
[12/06 15:10:14    198s] Iteration  2: Total net bbox = 1.732e-08 (6.12e-09 1.12e-08)
[12/06 15:10:14    198s]               Est.  stn bbox = 1.848e-08 (6.46e-09 1.20e-08)
[12/06 15:10:14    198s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 3158.3M
[12/06 15:10:15    199s] exp_mt_sequential is set from setPlaceMode option to 1
[12/06 15:10:15    199s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[12/06 15:10:15    199s] place_exp_mt_interval set to default 32
[12/06 15:10:15    199s] place_exp_mt_interval_bias (first half) set to default 0.750000
[12/06 15:10:31    215s] Iteration  3: Total net bbox = 1.499e+04 (1.24e+04 2.63e+03)
[12/06 15:10:31    215s]               Est.  stn bbox = 2.738e+04 (2.43e+04 3.10e+03)
[12/06 15:10:31    215s]               cpu = 0:00:16.4 real = 0:00:17.0 mem = 3289.2M
[12/06 15:10:31    215s] Total number of setup views is 3.
[12/06 15:10:46    230s] Total number of active setup views is 1.
[12/06 15:10:46    230s] Active setup views:
[12/06 15:10:46    230s]     view_functional_wcl_slow
[12/06 15:11:11    254s] Iteration  4: Total net bbox = 6.076e+05 (3.14e+05 2.93e+05)
[12/06 15:11:11    254s]               Est.  stn bbox = 9.304e+05 (6.18e+05 3.13e+05)
[12/06 15:11:11    254s]               cpu = 0:00:39.6 real = 0:00:40.0 mem = 3409.1M
[12/06 15:11:11    254s] Total number of setup views is 1.
[12/06 15:11:11    254s] Total number of active setup views is 1.
[12/06 15:11:11    254s] Active setup views:
[12/06 15:11:11    254s]     view_functional_wcl_slow
[12/06 15:11:39    281s] Iteration  5: Total net bbox = 1.214e+06 (6.14e+05 6.00e+05)
[12/06 15:11:39    281s]               Est.  stn bbox = 1.787e+06 (1.06e+06 7.27e+05)
[12/06 15:11:39    281s]               cpu = 0:00:27.1 real = 0:00:28.0 mem = 3572.1M
[12/06 15:11:39    281s] OPERPROF:   Finished npPlace at level 2, CPU:83.764, REAL:84.976, MEM:3572.1M, EPOCH TIME: 1733515899.330039
[12/06 15:11:39    281s] OPERPROF: Finished npMain at level 1, CPU:84.260, REAL:86.474, MEM:3572.1M, EPOCH TIME: 1733515899.458165
[12/06 15:11:39    282s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:3572.1M, EPOCH TIME: 1733515899.528922
[12/06 15:11:39    282s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/06 15:11:39    282s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.047, REAL:0.047, MEM:3572.1M, EPOCH TIME: 1733515899.575655
[12/06 15:11:39    282s] OPERPROF: Starting npMain at level 1, MEM:3572.1M, EPOCH TIME: 1733515899.595781
[12/06 15:11:40    282s] OPERPROF:   Starting npPlace at level 2, MEM:3572.1M, EPOCH TIME: 1733515900.464357
[12/06 15:11:41    284s] Total number of setup views is 1.
[12/06 15:11:41    284s] Total number of active setup views is 1.
[12/06 15:11:41    284s] Active setup views:
[12/06 15:11:41    284s]     view_functional_wcl_slow
[12/06 15:12:28    330s] Iteration  6: Total net bbox = 1.641e+06 (7.15e+05 9.26e+05)
[12/06 15:12:28    330s]               Est.  stn bbox = 2.366e+06 (1.20e+06 1.16e+06)
[12/06 15:12:28    330s]               cpu = 0:00:47.4 real = 0:00:48.0 mem = 3456.1M
[12/06 15:12:28    330s] OPERPROF:   Finished npPlace at level 2, CPU:47.945, REAL:48.420, MEM:3456.1M, EPOCH TIME: 1733515948.884110
[12/06 15:12:29    331s] OPERPROF: Finished npMain at level 1, CPU:48.941, REAL:49.419, MEM:3456.1M, EPOCH TIME: 1733515949.015242
[12/06 15:12:29    331s] Iteration  7: Total net bbox = 1.763e+06 (8.26e+05 9.37e+05)
[12/06 15:12:29    331s]               Est.  stn bbox = 2.499e+06 (1.32e+06 1.18e+06)
[12/06 15:12:29    331s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 3456.1M
[12/06 15:12:47    349s] 
[12/06 15:12:47    349s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/06 15:12:47    349s] TLC MultiMap info (StdDelay):
[12/06 15:12:47    349s]   : delay_corner_wcl_slow + wcl_slow + 1 + no RcCorner := 10.9ps
[12/06 15:12:47    349s]   : delay_corner_wcl_slow + wcl_slow + 1 + rc_corner := 13.6ps
[12/06 15:12:47    349s]  Setting StdDelay to: 13.6ps
[12/06 15:12:47    349s] 
[12/06 15:12:47    349s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/06 15:12:47    349s] nrCritNet: 0.00% ( 0 / 107884 ) cutoffSlk: 214748364.7ps stdDelay: 13.6ps
[12/06 15:12:47    349s] nrCritNet: 0.00% ( 0 / 107884 ) cutoffSlk: 214748364.7ps stdDelay: 13.6ps
[12/06 15:12:48    350s] Iteration  8: Total net bbox = 1.763e+06 (8.26e+05 9.37e+05)
[12/06 15:12:48    350s]               Est.  stn bbox = 2.499e+06 (1.32e+06 1.18e+06)
[12/06 15:12:48    350s]               cpu = 0:00:18.9 real = 0:00:19.0 mem = 3456.1M
[12/06 15:12:48    350s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:3456.1M, EPOCH TIME: 1733515968.069088
[12/06 15:12:48    350s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/06 15:12:48    350s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.012, REAL:0.012, MEM:3456.1M, EPOCH TIME: 1733515968.080681
[12/06 15:12:48    350s] OPERPROF: Starting npMain at level 1, MEM:3456.1M, EPOCH TIME: 1733515968.102032
[12/06 15:12:48    350s] OPERPROF:   Starting npPlace at level 2, MEM:3456.1M, EPOCH TIME: 1733515968.961115
[12/06 15:12:50    352s] Total number of setup views is 1.
[12/06 15:12:50    352s] Total number of active setup views is 1.
[12/06 15:12:50    352s] Active setup views:
[12/06 15:12:50    352s]     view_functional_wcl_slow
[12/06 15:13:32    394s] OPERPROF:   Finished npPlace at level 2, CPU:43.157, REAL:43.566, MEM:3610.0M, EPOCH TIME: 1733516012.527005
[12/06 15:13:32    394s] OPERPROF: Finished npMain at level 1, CPU:44.143, REAL:44.556, MEM:3610.0M, EPOCH TIME: 1733516012.657704
[12/06 15:13:32    394s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:3610.0M, EPOCH TIME: 1733516012.664854
[12/06 15:13:32    394s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/06 15:13:32    394s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.010, REAL:0.010, MEM:3610.0M, EPOCH TIME: 1733516012.675225
[12/06 15:13:32    394s] OPERPROF: Starting npCallHUMEst at level 1, MEM:3610.0M, EPOCH TIME: 1733516012.676888
[12/06 15:13:32    394s] Starting Early Global Route rough congestion estimation: mem = 3610.0M
[12/06 15:13:32    394s] (I)      ==================== Layers =====================
[12/06 15:13:32    394s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 15:13:32    394s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/06 15:13:32    394s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 15:13:32    394s] (I)      |  33 |  0 |      CO |     cut |      1 |       |
[12/06 15:13:32    394s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/06 15:13:32    394s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/06 15:13:32    394s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/06 15:13:32    394s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/06 15:13:32    394s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/06 15:13:32    394s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/06 15:13:32    394s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/06 15:13:32    394s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/06 15:13:32    394s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/06 15:13:32    394s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/06 15:13:32    394s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/06 15:13:32    394s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/06 15:13:32    394s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/06 15:13:32    394s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/06 15:13:32    394s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/06 15:13:32    394s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/06 15:13:32    394s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/06 15:13:32    394s] (I)      |  42 |  9 |      RV |     cut |      1 |       |
[12/06 15:13:32    394s] (I)      |  10 | 10 |      AP |    wire |      1 |       |
[12/06 15:13:32    394s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 15:13:32    394s] (I)      |   0 |  0 |      PO |   other |        |    MS |
[12/06 15:13:32    394s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[12/06 15:13:32    394s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 15:13:32    394s] (I)      Started Import and model ( Curr Mem: 3609.99 MB )
[12/06 15:13:32    394s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/06 15:13:33    394s] (I)      == Non-default Options ==
[12/06 15:13:33    394s] (I)      Print mode                                         : 2
[12/06 15:13:33    394s] (I)      Stop if highly congested                           : false
[12/06 15:13:33    394s] (I)      Maximum routing layer                              : 10
[12/06 15:13:33    394s] (I)      Assign partition pins                              : false
[12/06 15:13:33    394s] (I)      Support large GCell                                : true
[12/06 15:13:33    394s] (I)      Number of threads                                  : 1
[12/06 15:13:33    394s] (I)      Number of rows per GCell                           : 26
[12/06 15:13:33    394s] (I)      Max num rows per GCell                             : 32
[12/06 15:13:33    394s] (I)      Method to set GCell size                           : row
[12/06 15:13:33    394s] (I)      Counted 1175906 PG shapes. We will not process PG shapes layer by layer.
[12/06 15:13:33    394s] (I)      Use row-based GCell size
[12/06 15:13:33    394s] (I)      Use row-based GCell align
[12/06 15:13:33    394s] (I)      layer 0 area = 168000
[12/06 15:13:33    394s] (I)      layer 1 area = 208000
[12/06 15:13:33    394s] (I)      layer 2 area = 208000
[12/06 15:13:33    394s] (I)      layer 3 area = 208000
[12/06 15:13:33    394s] (I)      layer 4 area = 208000
[12/06 15:13:33    394s] (I)      layer 5 area = 208000
[12/06 15:13:33    394s] (I)      layer 6 area = 208000
[12/06 15:13:33    394s] (I)      layer 7 area = 2259999
[12/06 15:13:33    394s] (I)      layer 8 area = 2259999
[12/06 15:13:33    394s] (I)      layer 9 area = 0
[12/06 15:13:33    394s] (I)      GCell unit size   : 3600
[12/06 15:13:33    394s] (I)      GCell multiplier  : 26
[12/06 15:13:33    394s] (I)      GCell row height  : 3600
[12/06 15:13:33    394s] (I)      Actual row height : 3600
[12/06 15:13:33    394s] (I)      GCell align ref   : 4000 4000
[12/06 15:13:33    394s] [NR-eGR] Track table information for default rule: 
[12/06 15:13:33    394s] [NR-eGR] M1 has single uniform track structure
[12/06 15:13:33    394s] [NR-eGR] M2 has single uniform track structure
[12/06 15:13:33    394s] [NR-eGR] M3 has single uniform track structure
[12/06 15:13:33    394s] [NR-eGR] M4 has single uniform track structure
[12/06 15:13:33    394s] [NR-eGR] M5 has single uniform track structure
[12/06 15:13:33    394s] [NR-eGR] M6 has single uniform track structure
[12/06 15:13:33    394s] [NR-eGR] M7 has single uniform track structure
[12/06 15:13:33    394s] [NR-eGR] M8 has single uniform track structure
[12/06 15:13:33    394s] [NR-eGR] M9 has single uniform track structure
[12/06 15:13:33    394s] [NR-eGR] AP has single uniform track structure
[12/06 15:13:33    394s] (I)      ================== Default via ==================
[12/06 15:13:33    394s] (I)      +---+--------------------+----------------------+
[12/06 15:13:33    394s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut      |
[12/06 15:13:33    394s] (I)      +---+--------------------+----------------------+
[12/06 15:13:33    394s] (I)      | 1 |    3  VIA12_1cut_V |   11  VIA12_2cut_N   |
[12/06 15:13:33    394s] (I)      | 2 |   18  VIA23_1cut   |   29  VIA23_2cut_N   |
[12/06 15:13:33    394s] (I)      | 3 |   32  VIA34_1cut   |   42  VIA34_2cut_W   |
[12/06 15:13:33    394s] (I)      | 4 |   46  VIA45_1cut   |   57  VIA45_2cut_N   |
[12/06 15:13:33    394s] (I)      | 5 |   60  VIA56_1cut   |   71  VIA56_2cut_N   |
[12/06 15:13:33    394s] (I)      | 6 |   74  VIA67_1cut   |   85  VIA67_2cut_N   |
[12/06 15:13:33    394s] (I)      | 7 |   90  VIA78_1cut   |   98  VIA78_2cut_W   |
[12/06 15:13:33    394s] (I)      | 8 |  102  VIA89_1cut   |  116  VIA89_2stack_N |
[12/06 15:13:33    394s] (I)      | 9 |  118  VIA9AP_1cut  |  118  VIA9AP_1cut    |
[12/06 15:13:33    394s] (I)      +---+--------------------+----------------------+
[12/06 15:13:33    394s] (I)      592 nets have been assigned with the same min and max preferred routing layer. We relaxed the assignment.
[12/06 15:13:33    394s] [NR-eGR] Read 2100180 PG shapes
[12/06 15:13:33    394s] [NR-eGR] Read 0 clock shapes
[12/06 15:13:33    394s] [NR-eGR] Read 0 other shapes
[12/06 15:13:33    394s] [NR-eGR] #Routing Blockages  : 0
[12/06 15:13:33    394s] [NR-eGR] #Instance Blockages : 3792
[12/06 15:13:33    394s] [NR-eGR] #PG Blockages       : 2100180
[12/06 15:13:33    394s] [NR-eGR] #Halo Blockages     : 0
[12/06 15:13:33    394s] [NR-eGR] #Boundary Blockages : 0
[12/06 15:13:33    394s] [NR-eGR] #Clock Blockages    : 0
[12/06 15:13:33    394s] [NR-eGR] #Other Blockages    : 0
[12/06 15:13:33    394s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/06 15:13:33    394s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/06 15:13:33    395s] [NR-eGR] Read 107883 nets ( ignored 0 )
[12/06 15:13:33    395s] (I)      early_global_route_priority property id does not exist.
[12/06 15:13:33    395s] (I)      Read Num Blocks=2103972  Num Prerouted Wires=0  Num CS=0
[12/06 15:13:33    395s] (I)      Layer 1 (V) : #blockages 501328 : #preroutes 0
[12/06 15:13:33    395s] (I)      Layer 2 (H) : #blockages 497536 : #preroutes 0
[12/06 15:13:33    395s] (I)      Layer 3 (V) : #blockages 497536 : #preroutes 0
[12/06 15:13:33    395s] (I)      Layer 4 (H) : #blockages 428170 : #preroutes 0
[12/06 15:13:33    395s] (I)      Layer 5 (V) : #blockages 179402 : #preroutes 0
[12/06 15:13:33    395s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[12/06 15:13:33    395s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[12/06 15:13:33    395s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[12/06 15:13:33    395s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[12/06 15:13:33    395s] (I)      Number of ignored nets                =      0
[12/06 15:13:33    395s] (I)      Number of connected nets              =      0
[12/06 15:13:33    395s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/06 15:13:33    395s] (I)      Number of clock nets                  =      1.  Ignored: No
[12/06 15:13:33    395s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/06 15:13:33    395s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/06 15:13:33    395s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/06 15:13:33    395s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/06 15:13:33    395s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/06 15:13:33    395s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/06 15:13:33    395s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/06 15:13:33    395s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/06 15:13:33    395s] (I)      Ndr track 0 does not exist
[12/06 15:13:33    395s] (I)      ---------------------Grid Graph Info--------------------
[12/06 15:13:33    395s] (I)      Routing area        : (0, 0) - (3000000, 3000000)
[12/06 15:13:33    395s] (I)      Core area           : (4000, 4000) - (2996000, 2996000)
[12/06 15:13:33    395s] (I)      Site width          :   400  (dbu)
[12/06 15:13:33    395s] (I)      Row height          :  3600  (dbu)
[12/06 15:13:33    395s] (I)      GCell row height    :  3600  (dbu)
[12/06 15:13:33    395s] (I)      GCell width         : 93600  (dbu)
[12/06 15:13:33    395s] (I)      GCell height        : 93600  (dbu)
[12/06 15:13:33    395s] (I)      Grid                :    33    33    10
[12/06 15:13:33    395s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[12/06 15:13:33    395s] (I)      Vertical capacity   :     0 93600     0 93600     0 93600     0 93600     0 93600
[12/06 15:13:33    395s] (I)      Horizontal capacity :     0     0 93600     0 93600     0 93600     0 93600     0
[12/06 15:13:33    395s] (I)      Default wire width  :   180   200   200   200   200   200   200   800   800  6000
[12/06 15:13:33    395s] (I)      Default wire space  :   180   200   200   200   200   200   200   800   800  4000
[12/06 15:13:33    395s] (I)      Default wire pitch  :   360   400   400   400   400   400   400  1600  1600 10000
[12/06 15:13:33    395s] (I)      Default pitch size  :   360   400   400   400   400   400   400  1600  1600 13000
[12/06 15:13:33    395s] (I)      First track coord   :   400   200   400   200   400   200   400  1000   800 17200
[12/06 15:13:33    395s] (I)      Num tracks per GCell: 260.00 234.00 234.00 234.00 234.00 234.00 234.00 58.50 58.50  7.20
[12/06 15:13:33    395s] (I)      Total num of tracks :  7499  7500  7499  7500  7499  7500  7499  1875  1875   230
[12/06 15:13:33    395s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[12/06 15:13:33    395s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[12/06 15:13:33    395s] (I)      --------------------------------------------------------
[12/06 15:13:33    395s] 
[12/06 15:13:33    395s] [NR-eGR] ============ Routing rule table ============
[12/06 15:13:33    395s] [NR-eGR] Rule id: 0  Nets: 107883
[12/06 15:13:33    395s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/06 15:13:33    395s] (I)                    Layer    2    3    4    5    6    7     8     9     10 
[12/06 15:13:33    395s] (I)                    Pitch  400  400  400  400  400  400  1600  1600  13000 
[12/06 15:13:33    395s] (I)             #Used tracks    1    1    1    1    1    1     1     1      1 
[12/06 15:13:33    395s] (I)       #Fully used tracks    1    1    1    1    1    1     1     1      1 
[12/06 15:13:33    395s] [NR-eGR] ========================================
[12/06 15:13:33    395s] [NR-eGR] 
[12/06 15:13:33    395s] (I)      =============== Blocked Tracks ===============
[12/06 15:13:33    395s] (I)      +-------+---------+----------+---------------+
[12/06 15:13:33    395s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/06 15:13:33    395s] (I)      +-------+---------+----------+---------------+
[12/06 15:13:33    395s] (I)      |     1 |       0 |        0 |         0.00% |
[12/06 15:13:33    395s] (I)      |     2 |  247500 |    72774 |        29.40% |
[12/06 15:13:33    395s] (I)      |     3 |  247467 |    79840 |        32.26% |
[12/06 15:13:33    395s] (I)      |     4 |  247500 |    67873 |        27.42% |
[12/06 15:13:33    395s] (I)      |     5 |  247467 |   239392 |        96.74% |
[12/06 15:13:33    395s] (I)      |     6 |  247500 |   239424 |        96.74% |
[12/06 15:13:33    395s] (I)      |     7 |  247467 |        0 |         0.00% |
[12/06 15:13:33    395s] (I)      |     8 |   61875 |        0 |         0.00% |
[12/06 15:13:33    395s] (I)      |     9 |   61875 |        0 |         0.00% |
[12/06 15:13:33    395s] (I)      |    10 |    7590 |        0 |         0.00% |
[12/06 15:13:33    395s] (I)      +-------+---------+----------+---------------+
[12/06 15:13:33    395s] (I)      Finished Import and model ( CPU: 0.87 sec, Real: 0.88 sec, Curr Mem: 3609.99 MB )
[12/06 15:13:33    395s] (I)      Reset routing kernel
[12/06 15:13:33    395s] (I)      numLocalWires=654978  numGlobalNetBranches=227652  numLocalNetBranches=101350
[12/06 15:13:33    395s] (I)      totalPins=462981  totalGlobalPin=44238 (9.56%)
[12/06 15:13:33    395s] (I)      total 2D Cap : 1412456 = (708975 H, 703481 V)
[12/06 15:13:33    395s] (I)      
[12/06 15:13:33    395s] (I)      ============  Phase 1a Route ============
[12/06 15:13:33    395s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/06 15:13:33    395s] (I)      Usage: 44752 = (21785 H, 22967 V) = (3.07% H, 3.26% V) = (1.020e+06um H, 1.075e+06um V)
[12/06 15:13:33    395s] (I)      
[12/06 15:13:33    395s] (I)      ============  Phase 1b Route ============
[12/06 15:13:33    395s] (I)      Usage: 44752 = (21785 H, 22967 V) = (3.07% H, 3.26% V) = (1.020e+06um H, 1.075e+06um V)
[12/06 15:13:33    395s] (I)      eGR overflow: 0.00% H + 0.00% V
[12/06 15:13:33    395s] 
[12/06 15:13:33    395s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/06 15:13:33    395s] Finished Early Global Route rough congestion estimation: mem = 3610.0M
[12/06 15:13:33    395s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.987, REAL:0.989, MEM:3610.0M, EPOCH TIME: 1733516013.665738
[12/06 15:13:33    395s] earlyGlobalRoute rough estimation gcell size 26 row height
[12/06 15:13:33    395s] OPERPROF: Starting CDPad at level 1, MEM:3610.0M, EPOCH TIME: 1733516013.667796
[12/06 15:13:34    395s] CDPadU 0.332 -> 0.340. R=0.321, N=106545, GS=46.800
[12/06 15:13:34    395s] OPERPROF: Finished CDPad at level 1, CPU:0.469, REAL:0.471, MEM:2926.0M, EPOCH TIME: 1733516014.139183
[12/06 15:13:34    395s] OPERPROF: Starting npMain at level 1, MEM:2926.0M, EPOCH TIME: 1733516014.163184
[12/06 15:13:35    396s] OPERPROF:   Starting npPlace at level 2, MEM:3109.4M, EPOCH TIME: 1733516015.042996
[12/06 15:13:35    397s] Total number of setup views is 1.
[12/06 15:13:35    397s] Total number of active setup views is 1.
[12/06 15:13:35    397s] Active setup views:
[12/06 15:13:35    397s]     view_functional_wcl_slow
[12/06 15:13:35    397s] AB param 96.8% (103168/106529).
[12/06 15:13:35    397s] OPERPROF:   Finished npPlace at level 2, CPU:0.728, REAL:0.730, MEM:3462.6M, EPOCH TIME: 1733516015.773165
[12/06 15:13:35    397s] OPERPROF: Finished npMain at level 1, CPU:1.712, REAL:1.718, MEM:3462.6M, EPOCH TIME: 1733516015.881629
[12/06 15:13:35    397s] Global placement CDP is working on the selected area.
[12/06 15:13:35    397s] OPERPROF: Starting npMain at level 1, MEM:3462.6M, EPOCH TIME: 1733516015.901466
[12/06 15:13:36    398s] OPERPROF:   Starting npPlace at level 2, MEM:3462.6M, EPOCH TIME: 1733516016.751820
[12/06 15:13:37    399s] Total number of setup views is 1.
[12/06 15:13:37    399s] Total number of active setup views is 1.
[12/06 15:13:37    399s] Active setup views:
[12/06 15:13:37    399s]     view_functional_wcl_slow
[12/06 15:13:56    418s] OPERPROF:   Finished npPlace at level 2, CPU:19.911, REAL:20.051, MEM:3613.8M, EPOCH TIME: 1733516036.803118
[12/06 15:13:56    418s] OPERPROF: Finished npMain at level 1, CPU:20.870, REAL:21.014, MEM:3613.8M, EPOCH TIME: 1733516036.915267
[12/06 15:13:57    418s] Iteration  9: Total net bbox = 1.853e+06 (9.02e+05 9.51e+05)
[12/06 15:13:57    418s]               Est.  stn bbox = 2.840e+06 (1.55e+06 1.29e+06)
[12/06 15:13:57    418s]               cpu = 0:01:08 real = 0:01:09 mem = 3613.8M
[12/06 15:14:15    436s] nrCritNet: 0.00% ( 0 / 107884 ) cutoffSlk: 214748364.7ps stdDelay: 13.6ps
[12/06 15:14:15    437s] nrCritNet: 0.00% ( 0 / 107884 ) cutoffSlk: 214748364.7ps stdDelay: 13.6ps
[12/06 15:14:15    437s] Iteration 10: Total net bbox = 1.853e+06 (9.02e+05 9.51e+05)
[12/06 15:14:15    437s]               Est.  stn bbox = 2.840e+06 (1.55e+06 1.29e+06)
[12/06 15:14:15    437s]               cpu = 0:00:18.8 real = 0:00:18.0 mem = 3613.8M
[12/06 15:14:15    437s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:3613.8M, EPOCH TIME: 1733516055.823037
[12/06 15:14:15    437s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/06 15:14:15    437s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.011, REAL:0.011, MEM:3613.8M, EPOCH TIME: 1733516055.834286
[12/06 15:14:15    437s] OPERPROF: Starting npMain at level 1, MEM:3613.8M, EPOCH TIME: 1733516055.854137
[12/06 15:14:16    438s] OPERPROF:   Starting npPlace at level 2, MEM:3613.8M, EPOCH TIME: 1733516056.729029
[12/06 15:14:17    439s] Total number of setup views is 1.
[12/06 15:14:17    439s] Total number of active setup views is 1.
[12/06 15:14:17    439s] Active setup views:
[12/06 15:14:17    439s]     view_functional_wcl_slow
[12/06 15:14:48    469s] OPERPROF:   Finished npPlace at level 2, CPU:31.415, REAL:31.722, MEM:3613.8M, EPOCH TIME: 1733516088.450719
[12/06 15:14:48    469s] OPERPROF: Finished npMain at level 1, CPU:32.411, REAL:32.721, MEM:3613.8M, EPOCH TIME: 1733516088.575015
[12/06 15:14:48    469s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:3613.8M, EPOCH TIME: 1733516088.582493
[12/06 15:14:48    469s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/06 15:14:48    469s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.011, REAL:0.011, MEM:3613.8M, EPOCH TIME: 1733516088.593069
[12/06 15:14:48    469s] OPERPROF: Starting npCallHUMEst at level 1, MEM:3613.8M, EPOCH TIME: 1733516088.594757
[12/06 15:14:48    469s] Starting Early Global Route rough congestion estimation: mem = 3613.8M
[12/06 15:14:48    469s] (I)      ==================== Layers =====================
[12/06 15:14:48    469s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 15:14:48    469s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/06 15:14:48    469s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 15:14:48    469s] (I)      |  33 |  0 |      CO |     cut |      1 |       |
[12/06 15:14:48    469s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/06 15:14:48    469s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/06 15:14:48    469s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/06 15:14:48    469s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/06 15:14:48    469s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/06 15:14:48    469s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/06 15:14:48    469s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/06 15:14:48    469s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/06 15:14:48    469s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/06 15:14:48    469s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/06 15:14:48    469s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/06 15:14:48    469s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/06 15:14:48    469s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/06 15:14:48    469s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/06 15:14:48    469s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/06 15:14:48    469s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/06 15:14:48    469s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/06 15:14:48    469s] (I)      |  42 |  9 |      RV |     cut |      1 |       |
[12/06 15:14:48    469s] (I)      |  10 | 10 |      AP |    wire |      1 |       |
[12/06 15:14:48    469s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 15:14:48    469s] (I)      |   0 |  0 |      PO |   other |        |    MS |
[12/06 15:14:48    469s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[12/06 15:14:48    469s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 15:14:48    469s] (I)      Started Import and model ( Curr Mem: 3613.77 MB )
[12/06 15:14:48    469s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/06 15:14:49    470s] (I)      == Non-default Options ==
[12/06 15:14:49    470s] (I)      Print mode                                         : 2
[12/06 15:14:49    470s] (I)      Stop if highly congested                           : false
[12/06 15:14:49    470s] (I)      Maximum routing layer                              : 10
[12/06 15:14:49    470s] (I)      Assign partition pins                              : false
[12/06 15:14:49    470s] (I)      Support large GCell                                : true
[12/06 15:14:49    470s] (I)      Number of threads                                  : 1
[12/06 15:14:49    470s] (I)      Number of rows per GCell                           : 13
[12/06 15:14:49    470s] (I)      Max num rows per GCell                             : 32
[12/06 15:14:49    470s] (I)      Method to set GCell size                           : row
[12/06 15:14:49    470s] (I)      Counted 1175906 PG shapes. We will not process PG shapes layer by layer.
[12/06 15:14:49    470s] (I)      Use row-based GCell size
[12/06 15:14:49    470s] (I)      Use row-based GCell align
[12/06 15:14:49    470s] (I)      layer 0 area = 168000
[12/06 15:14:49    470s] (I)      layer 1 area = 208000
[12/06 15:14:49    470s] (I)      layer 2 area = 208000
[12/06 15:14:49    470s] (I)      layer 3 area = 208000
[12/06 15:14:49    470s] (I)      layer 4 area = 208000
[12/06 15:14:49    470s] (I)      layer 5 area = 208000
[12/06 15:14:49    470s] (I)      layer 6 area = 208000
[12/06 15:14:49    470s] (I)      layer 7 area = 2259999
[12/06 15:14:49    470s] (I)      layer 8 area = 2259999
[12/06 15:14:49    470s] (I)      layer 9 area = 0
[12/06 15:14:49    470s] (I)      GCell unit size   : 3600
[12/06 15:14:49    470s] (I)      GCell multiplier  : 13
[12/06 15:14:49    470s] (I)      GCell row height  : 3600
[12/06 15:14:49    470s] (I)      Actual row height : 3600
[12/06 15:14:49    470s] (I)      GCell align ref   : 4000 4000
[12/06 15:14:49    470s] [NR-eGR] Track table information for default rule: 
[12/06 15:14:49    470s] [NR-eGR] M1 has single uniform track structure
[12/06 15:14:49    470s] [NR-eGR] M2 has single uniform track structure
[12/06 15:14:49    470s] [NR-eGR] M3 has single uniform track structure
[12/06 15:14:49    470s] [NR-eGR] M4 has single uniform track structure
[12/06 15:14:49    470s] [NR-eGR] M5 has single uniform track structure
[12/06 15:14:49    470s] [NR-eGR] M6 has single uniform track structure
[12/06 15:14:49    470s] [NR-eGR] M7 has single uniform track structure
[12/06 15:14:49    470s] [NR-eGR] M8 has single uniform track structure
[12/06 15:14:49    470s] [NR-eGR] M9 has single uniform track structure
[12/06 15:14:49    470s] [NR-eGR] AP has single uniform track structure
[12/06 15:14:49    470s] (I)      ================== Default via ==================
[12/06 15:14:49    470s] (I)      +---+--------------------+----------------------+
[12/06 15:14:49    470s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut      |
[12/06 15:14:49    470s] (I)      +---+--------------------+----------------------+
[12/06 15:14:49    470s] (I)      | 1 |    3  VIA12_1cut_V |   11  VIA12_2cut_N   |
[12/06 15:14:49    470s] (I)      | 2 |   18  VIA23_1cut   |   29  VIA23_2cut_N   |
[12/06 15:14:49    470s] (I)      | 3 |   32  VIA34_1cut   |   42  VIA34_2cut_W   |
[12/06 15:14:49    470s] (I)      | 4 |   46  VIA45_1cut   |   57  VIA45_2cut_N   |
[12/06 15:14:49    470s] (I)      | 5 |   60  VIA56_1cut   |   71  VIA56_2cut_N   |
[12/06 15:14:49    470s] (I)      | 6 |   74  VIA67_1cut   |   85  VIA67_2cut_N   |
[12/06 15:14:49    470s] (I)      | 7 |   90  VIA78_1cut   |   98  VIA78_2cut_W   |
[12/06 15:14:49    470s] (I)      | 8 |  102  VIA89_1cut   |  116  VIA89_2stack_N |
[12/06 15:14:49    470s] (I)      | 9 |  118  VIA9AP_1cut  |  118  VIA9AP_1cut    |
[12/06 15:14:49    470s] (I)      +---+--------------------+----------------------+
[12/06 15:14:49    470s] (I)      592 nets have been assigned with the same min and max preferred routing layer. We relaxed the assignment.
[12/06 15:14:49    470s] [NR-eGR] Read 2100180 PG shapes
[12/06 15:14:49    470s] [NR-eGR] Read 0 clock shapes
[12/06 15:14:49    470s] [NR-eGR] Read 0 other shapes
[12/06 15:14:49    470s] [NR-eGR] #Routing Blockages  : 0
[12/06 15:14:49    470s] [NR-eGR] #Instance Blockages : 3792
[12/06 15:14:49    470s] [NR-eGR] #PG Blockages       : 2100180
[12/06 15:14:49    470s] [NR-eGR] #Halo Blockages     : 0
[12/06 15:14:49    470s] [NR-eGR] #Boundary Blockages : 0
[12/06 15:14:49    470s] [NR-eGR] #Clock Blockages    : 0
[12/06 15:14:49    470s] [NR-eGR] #Other Blockages    : 0
[12/06 15:14:49    470s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/06 15:14:49    470s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/06 15:14:49    470s] [NR-eGR] Read 107883 nets ( ignored 0 )
[12/06 15:14:49    470s] (I)      early_global_route_priority property id does not exist.
[12/06 15:14:49    470s] (I)      Read Num Blocks=2103972  Num Prerouted Wires=0  Num CS=0
[12/06 15:14:49    470s] (I)      Layer 1 (V) : #blockages 501328 : #preroutes 0
[12/06 15:14:49    470s] (I)      Layer 2 (H) : #blockages 497536 : #preroutes 0
[12/06 15:14:49    470s] (I)      Layer 3 (V) : #blockages 497536 : #preroutes 0
[12/06 15:14:49    470s] (I)      Layer 4 (H) : #blockages 428170 : #preroutes 0
[12/06 15:14:49    470s] (I)      Layer 5 (V) : #blockages 179402 : #preroutes 0
[12/06 15:14:49    470s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[12/06 15:14:49    470s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[12/06 15:14:49    470s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[12/06 15:14:49    470s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[12/06 15:14:49    470s] (I)      Number of ignored nets                =      0
[12/06 15:14:49    470s] (I)      Number of connected nets              =      0
[12/06 15:14:49    470s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/06 15:14:49    470s] (I)      Number of clock nets                  =      1.  Ignored: No
[12/06 15:14:49    470s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/06 15:14:49    470s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/06 15:14:49    470s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/06 15:14:49    470s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/06 15:14:49    470s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/06 15:14:49    470s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/06 15:14:49    470s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/06 15:14:49    470s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/06 15:14:49    470s] (I)      Ndr track 0 does not exist
[12/06 15:14:49    470s] (I)      ---------------------Grid Graph Info--------------------
[12/06 15:14:49    470s] (I)      Routing area        : (0, 0) - (3000000, 3000000)
[12/06 15:14:49    470s] (I)      Core area           : (4000, 4000) - (2996000, 2996000)
[12/06 15:14:49    470s] (I)      Site width          :   400  (dbu)
[12/06 15:14:49    470s] (I)      Row height          :  3600  (dbu)
[12/06 15:14:49    470s] (I)      GCell row height    :  3600  (dbu)
[12/06 15:14:49    470s] (I)      GCell width         : 46800  (dbu)
[12/06 15:14:49    470s] (I)      GCell height        : 46800  (dbu)
[12/06 15:14:49    470s] (I)      Grid                :    65    65    10
[12/06 15:14:49    470s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[12/06 15:14:49    470s] (I)      Vertical capacity   :     0 46800     0 46800     0 46800     0 46800     0 46800
[12/06 15:14:49    470s] (I)      Horizontal capacity :     0     0 46800     0 46800     0 46800     0 46800     0
[12/06 15:14:49    470s] (I)      Default wire width  :   180   200   200   200   200   200   200   800   800  6000
[12/06 15:14:49    470s] (I)      Default wire space  :   180   200   200   200   200   200   200   800   800  4000
[12/06 15:14:49    470s] (I)      Default wire pitch  :   360   400   400   400   400   400   400  1600  1600 10000
[12/06 15:14:49    470s] (I)      Default pitch size  :   360   400   400   400   400   400   400  1600  1600 13000
[12/06 15:14:49    470s] (I)      First track coord   :   400   200   400   200   400   200   400  1000   800 17200
[12/06 15:14:49    470s] (I)      Num tracks per GCell: 130.00 117.00 117.00 117.00 117.00 117.00 117.00 29.25 29.25  3.60
[12/06 15:14:49    470s] (I)      Total num of tracks :  7499  7500  7499  7500  7499  7500  7499  1875  1875   230
[12/06 15:14:49    470s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[12/06 15:14:49    470s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[12/06 15:14:49    470s] (I)      --------------------------------------------------------
[12/06 15:14:49    470s] 
[12/06 15:14:49    470s] [NR-eGR] ============ Routing rule table ============
[12/06 15:14:49    470s] [NR-eGR] Rule id: 0  Nets: 107883
[12/06 15:14:49    470s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/06 15:14:49    470s] (I)                    Layer    2    3    4    5    6    7     8     9     10 
[12/06 15:14:49    470s] (I)                    Pitch  400  400  400  400  400  400  1600  1600  13000 
[12/06 15:14:49    470s] (I)             #Used tracks    1    1    1    1    1    1     1     1      1 
[12/06 15:14:49    470s] (I)       #Fully used tracks    1    1    1    1    1    1     1     1      1 
[12/06 15:14:49    470s] [NR-eGR] ========================================
[12/06 15:14:49    470s] [NR-eGR] 
[12/06 15:14:49    470s] (I)      =============== Blocked Tracks ===============
[12/06 15:14:49    470s] (I)      +-------+---------+----------+---------------+
[12/06 15:14:49    470s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/06 15:14:49    470s] (I)      +-------+---------+----------+---------------+
[12/06 15:14:49    470s] (I)      |     1 |       0 |        0 |         0.00% |
[12/06 15:14:49    470s] (I)      |     2 |  487500 |   141960 |        29.12% |
[12/06 15:14:49    470s] (I)      |     3 |  487435 |   159680 |        32.76% |
[12/06 15:14:49    470s] (I)      |     4 |  487500 |   134849 |        27.66% |
[12/06 15:14:49    470s] (I)      |     5 |  487435 |   478784 |        98.23% |
[12/06 15:14:49    470s] (I)      |     6 |  487500 |   478848 |        98.23% |
[12/06 15:14:49    470s] (I)      |     7 |  487435 |        0 |         0.00% |
[12/06 15:14:49    470s] (I)      |     8 |  121875 |        0 |         0.00% |
[12/06 15:14:49    470s] (I)      |     9 |  121875 |        0 |         0.00% |
[12/06 15:14:49    470s] (I)      |    10 |   14950 |        0 |         0.00% |
[12/06 15:14:49    470s] (I)      +-------+---------+----------+---------------+
[12/06 15:14:49    470s] (I)      Finished Import and model ( CPU: 0.91 sec, Real: 0.91 sec, Curr Mem: 3613.77 MB )
[12/06 15:14:49    470s] (I)      Reset routing kernel
[12/06 15:14:49    470s] (I)      numLocalWires=617877  numGlobalNetBranches=211874  numLocalNetBranches=98043
[12/06 15:14:49    470s] (I)      totalPins=462981  totalGlobalPin=63365 (13.69%)
[12/06 15:14:49    470s] (I)      total 2D Cap : 2772030 = (1391248 H, 1380782 V)
[12/06 15:14:49    470s] (I)      
[12/06 15:14:49    470s] (I)      ============  Phase 1a Route ============
[12/06 15:14:49    470s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/06 15:14:49    470s] (I)      Usage: 86960 = (42992 H, 43968 V) = (3.09% H, 3.18% V) = (1.006e+06um H, 1.029e+06um V)
[12/06 15:14:49    470s] (I)      
[12/06 15:14:49    470s] (I)      ============  Phase 1b Route ============
[12/06 15:14:49    470s] (I)      Usage: 86960 = (42992 H, 43968 V) = (3.09% H, 3.18% V) = (1.006e+06um H, 1.029e+06um V)
[12/06 15:14:49    470s] (I)      eGR overflow: 0.00% H + 0.00% V
[12/06 15:14:49    470s] 
[12/06 15:14:49    470s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/06 15:14:49    470s] Finished Early Global Route rough congestion estimation: mem = 3613.8M
[12/06 15:14:49    470s] OPERPROF: Finished npCallHUMEst at level 1, CPU:1.038, REAL:1.040, MEM:3613.8M, EPOCH TIME: 1733516089.634621
[12/06 15:14:49    470s] earlyGlobalRoute rough estimation gcell size 13 row height
[12/06 15:14:49    470s] OPERPROF: Starting CDPad at level 1, MEM:3613.8M, EPOCH TIME: 1733516089.636679
[12/06 15:14:50    471s] CDPadU 0.340 -> 0.341. R=0.321, N=106545, GS=23.400
[12/06 15:14:50    471s] OPERPROF: Finished CDPad at level 1, CPU:0.461, REAL:0.463, MEM:2951.8M, EPOCH TIME: 1733516090.099828
[12/06 15:14:50    471s] OPERPROF: Starting npMain at level 1, MEM:2951.8M, EPOCH TIME: 1733516090.120858
[12/06 15:14:51    472s] OPERPROF:   Starting npPlace at level 2, MEM:3132.3M, EPOCH TIME: 1733516091.054229
[12/06 15:14:51    472s] Total number of setup views is 1.
[12/06 15:14:51    472s] Total number of active setup views is 1.
[12/06 15:14:51    472s] Active setup views:
[12/06 15:14:51    472s]     view_functional_wcl_slow
[12/06 15:14:51    472s] AB param 96.8% (103168/106529).
[12/06 15:14:51    472s] OPERPROF:   Finished npPlace at level 2, CPU:0.710, REAL:0.712, MEM:3403.0M, EPOCH TIME: 1733516091.766477
[12/06 15:14:51    472s] OPERPROF: Finished npMain at level 1, CPU:1.759, REAL:1.766, MEM:3403.0M, EPOCH TIME: 1733516091.886575
[12/06 15:14:51    472s] Global placement CDP is working on the selected area.
[12/06 15:14:51    472s] OPERPROF: Starting npMain at level 1, MEM:3403.0M, EPOCH TIME: 1733516091.907066
[12/06 15:14:52    473s] OPERPROF:   Starting npPlace at level 2, MEM:3403.0M, EPOCH TIME: 1733516092.811575
[12/06 15:14:53    474s] Total number of setup views is 1.
[12/06 15:14:53    474s] Total number of active setup views is 1.
[12/06 15:14:53    474s] Active setup views:
[12/06 15:14:53    474s]     view_functional_wcl_slow
[12/06 15:15:12    492s] OPERPROF:   Finished npPlace at level 2, CPU:19.120, REAL:19.214, MEM:3488.0M, EPOCH TIME: 1733516112.025935
[12/06 15:15:12    493s] OPERPROF: Finished npMain at level 1, CPU:20.160, REAL:20.258, MEM:3488.0M, EPOCH TIME: 1733516112.165348
[12/06 15:15:12    493s] Iteration 11: Total net bbox = 1.902e+06 (9.34e+05 9.67e+05)
[12/06 15:15:12    493s]               Est.  stn bbox = 3.006e+06 (1.65e+06 1.36e+06)
[12/06 15:15:12    493s]               cpu = 0:00:56.0 real = 0:00:57.0 mem = 3488.0M
[12/06 15:15:30    511s] nrCritNet: 0.00% ( 0 / 107884 ) cutoffSlk: 214748364.7ps stdDelay: 13.6ps
[12/06 15:15:30    511s] nrCritNet: 0.00% ( 0 / 107884 ) cutoffSlk: 214748364.7ps stdDelay: 13.6ps
[12/06 15:15:31    512s] Iteration 12: Total net bbox = 1.902e+06 (9.34e+05 9.67e+05)
[12/06 15:15:31    512s]               Est.  stn bbox = 3.006e+06 (1.65e+06 1.36e+06)
[12/06 15:15:31    512s]               cpu = 0:00:18.8 real = 0:00:19.0 mem = 3488.0M
[12/06 15:15:31    512s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:3488.0M, EPOCH TIME: 1733516131.098316
[12/06 15:15:31    512s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/06 15:15:31    512s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.012, REAL:0.012, MEM:3488.0M, EPOCH TIME: 1733516131.110148
[12/06 15:15:31    512s] OPERPROF: Starting npMain at level 1, MEM:3488.0M, EPOCH TIME: 1733516131.131574
[12/06 15:15:32    513s] OPERPROF:   Starting npPlace at level 2, MEM:3488.0M, EPOCH TIME: 1733516132.070978
[12/06 15:15:33    514s] Total number of setup views is 1.
[12/06 15:15:33    514s] Total number of active setup views is 1.
[12/06 15:15:33    514s] Active setup views:
[12/06 15:15:33    514s]     view_functional_wcl_slow
[12/06 15:16:12    552s] OPERPROF:   Finished npPlace at level 2, CPU:39.769, REAL:40.026, MEM:3488.0M, EPOCH TIME: 1733516172.097331
[12/06 15:16:12    552s] OPERPROF: Finished npMain at level 1, CPU:40.830, REAL:41.091, MEM:3488.0M, EPOCH TIME: 1733516172.222321
[12/06 15:16:12    552s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:3488.0M, EPOCH TIME: 1733516172.230873
[12/06 15:16:12    552s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/06 15:16:12    552s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.010, REAL:0.010, MEM:3488.0M, EPOCH TIME: 1733516172.241159
[12/06 15:16:12    552s] OPERPROF: Starting npCallHUMEst at level 1, MEM:3488.0M, EPOCH TIME: 1733516172.242853
[12/06 15:16:12    552s] Starting Early Global Route rough congestion estimation: mem = 3488.0M
[12/06 15:16:12    552s] (I)      ==================== Layers =====================
[12/06 15:16:12    552s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 15:16:12    552s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/06 15:16:12    552s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 15:16:12    552s] (I)      |  33 |  0 |      CO |     cut |      1 |       |
[12/06 15:16:12    552s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/06 15:16:12    552s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/06 15:16:12    552s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/06 15:16:12    552s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/06 15:16:12    552s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/06 15:16:12    552s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/06 15:16:12    552s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/06 15:16:12    552s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/06 15:16:12    552s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/06 15:16:12    552s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/06 15:16:12    552s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/06 15:16:12    552s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/06 15:16:12    552s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/06 15:16:12    552s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/06 15:16:12    552s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/06 15:16:12    552s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/06 15:16:12    552s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/06 15:16:12    552s] (I)      |  42 |  9 |      RV |     cut |      1 |       |
[12/06 15:16:12    552s] (I)      |  10 | 10 |      AP |    wire |      1 |       |
[12/06 15:16:12    552s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 15:16:12    552s] (I)      |   0 |  0 |      PO |   other |        |    MS |
[12/06 15:16:12    552s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[12/06 15:16:12    552s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 15:16:12    552s] (I)      Started Import and model ( Curr Mem: 3488.02 MB )
[12/06 15:16:12    552s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/06 15:16:12    553s] (I)      == Non-default Options ==
[12/06 15:16:12    553s] (I)      Print mode                                         : 2
[12/06 15:16:12    553s] (I)      Stop if highly congested                           : false
[12/06 15:16:12    553s] (I)      Maximum routing layer                              : 10
[12/06 15:16:12    553s] (I)      Assign partition pins                              : false
[12/06 15:16:12    553s] (I)      Support large GCell                                : true
[12/06 15:16:12    553s] (I)      Number of threads                                  : 1
[12/06 15:16:12    553s] (I)      Number of rows per GCell                           : 7
[12/06 15:16:12    553s] (I)      Max num rows per GCell                             : 32
[12/06 15:16:12    553s] (I)      Method to set GCell size                           : row
[12/06 15:16:12    553s] (I)      Counted 1175906 PG shapes. We will not process PG shapes layer by layer.
[12/06 15:16:12    553s] (I)      Use row-based GCell size
[12/06 15:16:12    553s] (I)      Use row-based GCell align
[12/06 15:16:12    553s] (I)      layer 0 area = 168000
[12/06 15:16:12    553s] (I)      layer 1 area = 208000
[12/06 15:16:12    553s] (I)      layer 2 area = 208000
[12/06 15:16:12    553s] (I)      layer 3 area = 208000
[12/06 15:16:12    553s] (I)      layer 4 area = 208000
[12/06 15:16:12    553s] (I)      layer 5 area = 208000
[12/06 15:16:12    553s] (I)      layer 6 area = 208000
[12/06 15:16:12    553s] (I)      layer 7 area = 2259999
[12/06 15:16:12    553s] (I)      layer 8 area = 2259999
[12/06 15:16:12    553s] (I)      layer 9 area = 0
[12/06 15:16:12    553s] (I)      GCell unit size   : 3600
[12/06 15:16:12    553s] (I)      GCell multiplier  : 7
[12/06 15:16:12    553s] (I)      GCell row height  : 3600
[12/06 15:16:12    553s] (I)      Actual row height : 3600
[12/06 15:16:12    553s] (I)      GCell align ref   : 4000 4000
[12/06 15:16:12    553s] [NR-eGR] Track table information for default rule: 
[12/06 15:16:12    553s] [NR-eGR] M1 has single uniform track structure
[12/06 15:16:12    553s] [NR-eGR] M2 has single uniform track structure
[12/06 15:16:12    553s] [NR-eGR] M3 has single uniform track structure
[12/06 15:16:12    553s] [NR-eGR] M4 has single uniform track structure
[12/06 15:16:12    553s] [NR-eGR] M5 has single uniform track structure
[12/06 15:16:12    553s] [NR-eGR] M6 has single uniform track structure
[12/06 15:16:12    553s] [NR-eGR] M7 has single uniform track structure
[12/06 15:16:12    553s] [NR-eGR] M8 has single uniform track structure
[12/06 15:16:12    553s] [NR-eGR] M9 has single uniform track structure
[12/06 15:16:12    553s] [NR-eGR] AP has single uniform track structure
[12/06 15:16:12    553s] (I)      ================== Default via ==================
[12/06 15:16:12    553s] (I)      +---+--------------------+----------------------+
[12/06 15:16:12    553s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut      |
[12/06 15:16:12    553s] (I)      +---+--------------------+----------------------+
[12/06 15:16:12    553s] (I)      | 1 |    3  VIA12_1cut_V |   11  VIA12_2cut_N   |
[12/06 15:16:12    553s] (I)      | 2 |   18  VIA23_1cut   |   29  VIA23_2cut_N   |
[12/06 15:16:12    553s] (I)      | 3 |   32  VIA34_1cut   |   42  VIA34_2cut_W   |
[12/06 15:16:12    553s] (I)      | 4 |   46  VIA45_1cut   |   57  VIA45_2cut_N   |
[12/06 15:16:12    553s] (I)      | 5 |   60  VIA56_1cut   |   71  VIA56_2cut_N   |
[12/06 15:16:12    553s] (I)      | 6 |   74  VIA67_1cut   |   85  VIA67_2cut_N   |
[12/06 15:16:12    553s] (I)      | 7 |   90  VIA78_1cut   |   98  VIA78_2cut_W   |
[12/06 15:16:12    553s] (I)      | 8 |  102  VIA89_1cut   |  116  VIA89_2stack_N |
[12/06 15:16:12    553s] (I)      | 9 |  118  VIA9AP_1cut  |  118  VIA9AP_1cut    |
[12/06 15:16:12    553s] (I)      +---+--------------------+----------------------+
[12/06 15:16:12    553s] (I)      592 nets have been assigned with the same min and max preferred routing layer. We relaxed the assignment.
[12/06 15:16:12    553s] [NR-eGR] Read 2100180 PG shapes
[12/06 15:16:12    553s] [NR-eGR] Read 0 clock shapes
[12/06 15:16:12    553s] [NR-eGR] Read 0 other shapes
[12/06 15:16:12    553s] [NR-eGR] #Routing Blockages  : 0
[12/06 15:16:12    553s] [NR-eGR] #Instance Blockages : 3792
[12/06 15:16:12    553s] [NR-eGR] #PG Blockages       : 2100180
[12/06 15:16:12    553s] [NR-eGR] #Halo Blockages     : 0
[12/06 15:16:12    553s] [NR-eGR] #Boundary Blockages : 0
[12/06 15:16:12    553s] [NR-eGR] #Clock Blockages    : 0
[12/06 15:16:12    553s] [NR-eGR] #Other Blockages    : 0
[12/06 15:16:12    553s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/06 15:16:12    553s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/06 15:16:12    553s] [NR-eGR] Read 107883 nets ( ignored 0 )
[12/06 15:16:13    553s] (I)      early_global_route_priority property id does not exist.
[12/06 15:16:13    553s] (I)      Read Num Blocks=2103972  Num Prerouted Wires=0  Num CS=0
[12/06 15:16:13    553s] (I)      Layer 1 (V) : #blockages 501328 : #preroutes 0
[12/06 15:16:13    553s] (I)      Layer 2 (H) : #blockages 497536 : #preroutes 0
[12/06 15:16:13    553s] (I)      Layer 3 (V) : #blockages 497536 : #preroutes 0
[12/06 15:16:13    553s] (I)      Layer 4 (H) : #blockages 428170 : #preroutes 0
[12/06 15:16:13    553s] (I)      Layer 5 (V) : #blockages 179402 : #preroutes 0
[12/06 15:16:13    553s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[12/06 15:16:13    553s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[12/06 15:16:13    553s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[12/06 15:16:13    553s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[12/06 15:16:13    553s] (I)      Number of ignored nets                =      0
[12/06 15:16:13    553s] (I)      Number of connected nets              =      0
[12/06 15:16:13    553s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/06 15:16:13    553s] (I)      Number of clock nets                  =      1.  Ignored: No
[12/06 15:16:13    553s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/06 15:16:13    553s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/06 15:16:13    553s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/06 15:16:13    553s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/06 15:16:13    553s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/06 15:16:13    553s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/06 15:16:13    553s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/06 15:16:13    553s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/06 15:16:13    553s] (I)      Ndr track 0 does not exist
[12/06 15:16:13    553s] (I)      ---------------------Grid Graph Info--------------------
[12/06 15:16:13    553s] (I)      Routing area        : (0, 0) - (3000000, 3000000)
[12/06 15:16:13    553s] (I)      Core area           : (4000, 4000) - (2996000, 2996000)
[12/06 15:16:13    553s] (I)      Site width          :   400  (dbu)
[12/06 15:16:13    553s] (I)      Row height          :  3600  (dbu)
[12/06 15:16:13    553s] (I)      GCell row height    :  3600  (dbu)
[12/06 15:16:13    553s] (I)      GCell width         : 25200  (dbu)
[12/06 15:16:13    553s] (I)      GCell height        : 25200  (dbu)
[12/06 15:16:13    553s] (I)      Grid                :   120   120    10
[12/06 15:16:13    553s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[12/06 15:16:13    553s] (I)      Vertical capacity   :     0 25200     0 25200     0 25200     0 25200     0 25200
[12/06 15:16:13    553s] (I)      Horizontal capacity :     0     0 25200     0 25200     0 25200     0 25200     0
[12/06 15:16:13    553s] (I)      Default wire width  :   180   200   200   200   200   200   200   800   800  6000
[12/06 15:16:13    553s] (I)      Default wire space  :   180   200   200   200   200   200   200   800   800  4000
[12/06 15:16:13    553s] (I)      Default wire pitch  :   360   400   400   400   400   400   400  1600  1600 10000
[12/06 15:16:13    553s] (I)      Default pitch size  :   360   400   400   400   400   400   400  1600  1600 13000
[12/06 15:16:13    553s] (I)      First track coord   :   400   200   400   200   400   200   400  1000   800 17200
[12/06 15:16:13    553s] (I)      Num tracks per GCell: 70.00 63.00 63.00 63.00 63.00 63.00 63.00 15.75 15.75  1.94
[12/06 15:16:13    553s] (I)      Total num of tracks :  7499  7500  7499  7500  7499  7500  7499  1875  1875   230
[12/06 15:16:13    553s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[12/06 15:16:13    553s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[12/06 15:16:13    553s] (I)      --------------------------------------------------------
[12/06 15:16:13    553s] 
[12/06 15:16:13    553s] [NR-eGR] ============ Routing rule table ============
[12/06 15:16:13    553s] [NR-eGR] Rule id: 0  Nets: 107883
[12/06 15:16:13    553s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/06 15:16:13    553s] (I)                    Layer    2    3    4    5    6    7     8     9     10 
[12/06 15:16:13    553s] (I)                    Pitch  400  400  400  400  400  400  1600  1600  13000 
[12/06 15:16:13    553s] (I)             #Used tracks    1    1    1    1    1    1     1     1      1 
[12/06 15:16:13    553s] (I)       #Fully used tracks    1    1    1    1    1    1     1     1      1 
[12/06 15:16:13    553s] [NR-eGR] ========================================
[12/06 15:16:13    553s] [NR-eGR] 
[12/06 15:16:13    553s] (I)      =============== Blocked Tracks ===============
[12/06 15:16:13    553s] (I)      +-------+---------+----------+---------------+
[12/06 15:16:13    553s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/06 15:16:13    553s] (I)      +-------+---------+----------+---------------+
[12/06 15:16:13    553s] (I)      |     1 |       0 |        0 |         0.00% |
[12/06 15:16:13    553s] (I)      |     2 |  900000 |   266195 |        29.58% |
[12/06 15:16:13    553s] (I)      |     3 |  899880 |   296905 |        32.99% |
[12/06 15:16:13    553s] (I)      |     4 |  900000 |   249067 |        27.67% |
[12/06 15:16:13    553s] (I)      |     5 |  899880 |   890239 |        98.93% |
[12/06 15:16:13    553s] (I)      |     6 |  900000 |   890358 |        98.93% |
[12/06 15:16:13    553s] (I)      |     7 |  899880 |        0 |         0.00% |
[12/06 15:16:13    553s] (I)      |     8 |  225000 |        0 |         0.00% |
[12/06 15:16:13    553s] (I)      |     9 |  225000 |        0 |         0.00% |
[12/06 15:16:13    553s] (I)      |    10 |   27600 |        0 |         0.00% |
[12/06 15:16:13    553s] (I)      +-------+---------+----------+---------------+
[12/06 15:16:13    553s] (I)      Finished Import and model ( CPU: 0.90 sec, Real: 0.90 sec, Curr Mem: 3488.02 MB )
[12/06 15:16:13    553s] (I)      Reset routing kernel
[12/06 15:16:13    553s] (I)      numLocalWires=488983  numGlobalNetBranches=171373  numLocalNetBranches=73753
[12/06 15:16:13    553s] (I)      totalPins=462981  totalGlobalPin=149496 (32.29%)
[12/06 15:16:13    553s] (I)      total 2D Cap : 5106886 = (2563919 H, 2542967 V)
[12/06 15:16:13    553s] (I)      
[12/06 15:16:13    553s] (I)      ============  Phase 1a Route ============
[12/06 15:16:13    554s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/06 15:16:13    554s] (I)      Usage: 204352 = (100975 H, 103377 V) = (3.94% H, 4.07% V) = (1.272e+06um H, 1.303e+06um V)
[12/06 15:16:13    554s] (I)      
[12/06 15:16:13    554s] (I)      ============  Phase 1b Route ============
[12/06 15:16:13    554s] (I)      Usage: 204352 = (100975 H, 103377 V) = (3.94% H, 4.07% V) = (1.272e+06um H, 1.303e+06um V)
[12/06 15:16:13    554s] (I)      eGR overflow: 0.00% H + 0.00% V
[12/06 15:16:13    554s] 
[12/06 15:16:13    554s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/06 15:16:13    554s] Finished Early Global Route rough congestion estimation: mem = 3488.0M
[12/06 15:16:13    554s] OPERPROF: Finished npCallHUMEst at level 1, CPU:1.101, REAL:1.103, MEM:3488.0M, EPOCH TIME: 1733516173.346014
[12/06 15:16:13    554s] earlyGlobalRoute rough estimation gcell size 7 row height
[12/06 15:16:13    554s] OPERPROF: Starting CDPad at level 1, MEM:3488.0M, EPOCH TIME: 1733516173.348061
[12/06 15:16:13    554s] CDPadU 0.341 -> 0.342. R=0.321, N=106545, GS=12.600
[12/06 15:16:13    554s] OPERPROF: Finished CDPad at level 1, CPU:0.501, REAL:0.503, MEM:3488.0M, EPOCH TIME: 1733516173.851305
[12/06 15:16:13    554s] OPERPROF: Starting npMain at level 1, MEM:3488.0M, EPOCH TIME: 1733516173.872145
[12/06 15:16:14    555s] OPERPROF:   Starting npPlace at level 2, MEM:3488.0M, EPOCH TIME: 1733516174.788317
[12/06 15:16:15    556s] Total number of setup views is 1.
[12/06 15:16:15    556s] Total number of active setup views is 1.
[12/06 15:16:15    556s] Active setup views:
[12/06 15:16:15    556s]     view_functional_wcl_slow
[12/06 15:16:15    556s] AB param 96.8% (103168/106529).
[12/06 15:16:15    556s] OPERPROF:   Finished npPlace at level 2, CPU:0.696, REAL:0.698, MEM:3488.0M, EPOCH TIME: 1733516175.486768
[12/06 15:16:15    556s] OPERPROF: Finished npMain at level 1, CPU:1.728, REAL:1.734, MEM:3488.0M, EPOCH TIME: 1733516175.606215
[12/06 15:16:15    556s] Global placement CDP is working on the selected area.
[12/06 15:16:15    556s] OPERPROF: Starting npMain at level 1, MEM:3488.0M, EPOCH TIME: 1733516175.625990
[12/06 15:16:16    557s] OPERPROF:   Starting npPlace at level 2, MEM:3488.0M, EPOCH TIME: 1733516176.551996
[12/06 15:16:17    558s] Total number of setup views is 1.
[12/06 15:16:17    558s] Total number of active setup views is 1.
[12/06 15:16:17    558s] Active setup views:
[12/06 15:16:17    558s]     view_functional_wcl_slow
[12/06 15:16:34    574s] OPERPROF:   Finished npPlace at level 2, CPU:17.538, REAL:17.693, MEM:3488.0M, EPOCH TIME: 1733516194.245366
[12/06 15:16:34    574s] OPERPROF: Finished npMain at level 1, CPU:18.596, REAL:18.755, MEM:3488.0M, EPOCH TIME: 1733516194.380583
[12/06 15:16:34    575s] Iteration 13: Total net bbox = 2.026e+06 (9.96e+05 1.03e+06)
[12/06 15:16:34    575s]               Est.  stn bbox = 3.131e+06 (1.72e+06 1.42e+06)
[12/06 15:16:34    575s]               cpu = 0:01:03 real = 0:01:03 mem = 3488.0M
[12/06 15:16:34    575s] Iteration 14: Total net bbox = 2.026e+06 (9.96e+05 1.03e+06)
[12/06 15:16:34    575s]               Est.  stn bbox = 3.131e+06 (1.72e+06 1.42e+06)
[12/06 15:16:34    575s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 3488.0M
[12/06 15:16:34    575s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:3488.0M, EPOCH TIME: 1733516194.645194
[12/06 15:16:34    575s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/06 15:16:34    575s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.011, REAL:0.011, MEM:3488.0M, EPOCH TIME: 1733516194.656434
[12/06 15:16:34    575s] OPERPROF: Starting npMain at level 1, MEM:3488.0M, EPOCH TIME: 1733516194.676379
[12/06 15:16:35    576s] OPERPROF:   Starting npPlace at level 2, MEM:3488.0M, EPOCH TIME: 1733516195.601020
[12/06 15:16:36    577s] Total number of setup views is 1.
[12/06 15:16:36    577s] Total number of active setup views is 1.
[12/06 15:16:36    577s] Active setup views:
[12/06 15:16:36    577s]     view_functional_wcl_slow
[12/06 15:17:03    603s] OPERPROF:   Finished npPlace at level 2, CPU:27.777, REAL:27.998, MEM:3488.0M, EPOCH TIME: 1733516223.598684
[12/06 15:17:03    604s] OPERPROF: Finished npMain at level 1, CPU:28.819, REAL:29.044, MEM:3488.0M, EPOCH TIME: 1733516223.720048
[12/06 15:17:03    604s] Legalizing MH Cells... 0 / 0 (level 8)
[12/06 15:17:03    604s] No instances found in the vector
[12/06 15:17:03    604s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3488.0M, DRC: 0)
[12/06 15:17:03    604s] 0 (out of 0) MH cells were successfully legalized.
[12/06 15:17:03    604s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:3488.0M, EPOCH TIME: 1733516223.733358
[12/06 15:17:03    604s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/06 15:17:03    604s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.010, REAL:0.010, MEM:3488.0M, EPOCH TIME: 1733516223.743260
[12/06 15:17:03    604s] OPERPROF: Starting npCallHUMEst at level 1, MEM:3488.0M, EPOCH TIME: 1733516223.744957
[12/06 15:17:03    604s] Starting Early Global Route rough congestion estimation: mem = 3488.0M
[12/06 15:17:03    604s] (I)      ==================== Layers =====================
[12/06 15:17:03    604s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 15:17:03    604s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/06 15:17:03    604s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 15:17:03    604s] (I)      |  33 |  0 |      CO |     cut |      1 |       |
[12/06 15:17:03    604s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/06 15:17:03    604s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/06 15:17:03    604s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/06 15:17:03    604s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/06 15:17:03    604s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/06 15:17:03    604s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/06 15:17:03    604s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/06 15:17:03    604s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/06 15:17:03    604s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/06 15:17:03    604s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/06 15:17:03    604s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/06 15:17:03    604s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/06 15:17:03    604s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/06 15:17:03    604s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/06 15:17:03    604s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/06 15:17:03    604s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/06 15:17:03    604s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/06 15:17:03    604s] (I)      |  42 |  9 |      RV |     cut |      1 |       |
[12/06 15:17:03    604s] (I)      |  10 | 10 |      AP |    wire |      1 |       |
[12/06 15:17:03    604s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 15:17:03    604s] (I)      |   0 |  0 |      PO |   other |        |    MS |
[12/06 15:17:03    604s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[12/06 15:17:03    604s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 15:17:03    604s] (I)      Started Import and model ( Curr Mem: 3488.02 MB )
[12/06 15:17:03    604s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/06 15:17:04    604s] (I)      == Non-default Options ==
[12/06 15:17:04    604s] (I)      Print mode                                         : 2
[12/06 15:17:04    604s] (I)      Stop if highly congested                           : false
[12/06 15:17:04    604s] (I)      Maximum routing layer                              : 10
[12/06 15:17:04    604s] (I)      Assign partition pins                              : false
[12/06 15:17:04    604s] (I)      Support large GCell                                : true
[12/06 15:17:04    604s] (I)      Number of threads                                  : 1
[12/06 15:17:04    604s] (I)      Number of rows per GCell                           : 4
[12/06 15:17:04    604s] (I)      Max num rows per GCell                             : 32
[12/06 15:17:04    604s] (I)      Method to set GCell size                           : row
[12/06 15:17:04    604s] (I)      Counted 1175906 PG shapes. We will not process PG shapes layer by layer.
[12/06 15:17:04    604s] (I)      Use row-based GCell size
[12/06 15:17:04    604s] (I)      Use row-based GCell align
[12/06 15:17:04    604s] (I)      layer 0 area = 168000
[12/06 15:17:04    604s] (I)      layer 1 area = 208000
[12/06 15:17:04    604s] (I)      layer 2 area = 208000
[12/06 15:17:04    604s] (I)      layer 3 area = 208000
[12/06 15:17:04    604s] (I)      layer 4 area = 208000
[12/06 15:17:04    604s] (I)      layer 5 area = 208000
[12/06 15:17:04    604s] (I)      layer 6 area = 208000
[12/06 15:17:04    604s] (I)      layer 7 area = 2259999
[12/06 15:17:04    604s] (I)      layer 8 area = 2259999
[12/06 15:17:04    604s] (I)      layer 9 area = 0
[12/06 15:17:04    604s] (I)      GCell unit size   : 3600
[12/06 15:17:04    604s] (I)      GCell multiplier  : 4
[12/06 15:17:04    604s] (I)      GCell row height  : 3600
[12/06 15:17:04    604s] (I)      Actual row height : 3600
[12/06 15:17:04    604s] (I)      GCell align ref   : 4000 4000
[12/06 15:17:04    604s] [NR-eGR] Track table information for default rule: 
[12/06 15:17:04    604s] [NR-eGR] M1 has single uniform track structure
[12/06 15:17:04    604s] [NR-eGR] M2 has single uniform track structure
[12/06 15:17:04    604s] [NR-eGR] M3 has single uniform track structure
[12/06 15:17:04    604s] [NR-eGR] M4 has single uniform track structure
[12/06 15:17:04    604s] [NR-eGR] M5 has single uniform track structure
[12/06 15:17:04    604s] [NR-eGR] M6 has single uniform track structure
[12/06 15:17:04    604s] [NR-eGR] M7 has single uniform track structure
[12/06 15:17:04    604s] [NR-eGR] M8 has single uniform track structure
[12/06 15:17:04    604s] [NR-eGR] M9 has single uniform track structure
[12/06 15:17:04    604s] [NR-eGR] AP has single uniform track structure
[12/06 15:17:04    604s] (I)      ================== Default via ==================
[12/06 15:17:04    604s] (I)      +---+--------------------+----------------------+
[12/06 15:17:04    604s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut      |
[12/06 15:17:04    604s] (I)      +---+--------------------+----------------------+
[12/06 15:17:04    604s] (I)      | 1 |    3  VIA12_1cut_V |   11  VIA12_2cut_N   |
[12/06 15:17:04    604s] (I)      | 2 |   18  VIA23_1cut   |   29  VIA23_2cut_N   |
[12/06 15:17:04    604s] (I)      | 3 |   32  VIA34_1cut   |   42  VIA34_2cut_W   |
[12/06 15:17:04    604s] (I)      | 4 |   46  VIA45_1cut   |   57  VIA45_2cut_N   |
[12/06 15:17:04    604s] (I)      | 5 |   60  VIA56_1cut   |   71  VIA56_2cut_N   |
[12/06 15:17:04    604s] (I)      | 6 |   74  VIA67_1cut   |   85  VIA67_2cut_N   |
[12/06 15:17:04    604s] (I)      | 7 |   90  VIA78_1cut   |   98  VIA78_2cut_W   |
[12/06 15:17:04    604s] (I)      | 8 |  102  VIA89_1cut   |  116  VIA89_2stack_N |
[12/06 15:17:04    604s] (I)      | 9 |  118  VIA9AP_1cut  |  118  VIA9AP_1cut    |
[12/06 15:17:04    604s] (I)      +---+--------------------+----------------------+
[12/06 15:17:04    604s] (I)      592 nets have been assigned with the same min and max preferred routing layer. We relaxed the assignment.
[12/06 15:17:04    604s] [NR-eGR] Read 2100180 PG shapes
[12/06 15:17:04    604s] [NR-eGR] Read 0 clock shapes
[12/06 15:17:04    604s] [NR-eGR] Read 0 other shapes
[12/06 15:17:04    604s] [NR-eGR] #Routing Blockages  : 0
[12/06 15:17:04    604s] [NR-eGR] #Instance Blockages : 3792
[12/06 15:17:04    604s] [NR-eGR] #PG Blockages       : 2100180
[12/06 15:17:04    604s] [NR-eGR] #Halo Blockages     : 0
[12/06 15:17:04    604s] [NR-eGR] #Boundary Blockages : 0
[12/06 15:17:04    604s] [NR-eGR] #Clock Blockages    : 0
[12/06 15:17:04    604s] [NR-eGR] #Other Blockages    : 0
[12/06 15:17:04    604s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/06 15:17:04    604s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/06 15:17:04    604s] [NR-eGR] Read 107883 nets ( ignored 0 )
[12/06 15:17:04    604s] (I)      early_global_route_priority property id does not exist.
[12/06 15:17:04    604s] (I)      Read Num Blocks=2103972  Num Prerouted Wires=0  Num CS=0
[12/06 15:17:04    604s] (I)      Layer 1 (V) : #blockages 501328 : #preroutes 0
[12/06 15:17:04    604s] (I)      Layer 2 (H) : #blockages 497536 : #preroutes 0
[12/06 15:17:04    604s] (I)      Layer 3 (V) : #blockages 497536 : #preroutes 0
[12/06 15:17:04    604s] (I)      Layer 4 (H) : #blockages 428170 : #preroutes 0
[12/06 15:17:04    604s] (I)      Layer 5 (V) : #blockages 179402 : #preroutes 0
[12/06 15:17:04    604s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[12/06 15:17:04    604s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[12/06 15:17:04    604s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[12/06 15:17:04    604s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[12/06 15:17:04    604s] (I)      Number of ignored nets                =      0
[12/06 15:17:04    604s] (I)      Number of connected nets              =      0
[12/06 15:17:04    604s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/06 15:17:04    604s] (I)      Number of clock nets                  =      1.  Ignored: No
[12/06 15:17:04    604s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/06 15:17:04    604s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/06 15:17:04    604s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/06 15:17:04    604s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/06 15:17:04    604s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/06 15:17:04    604s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/06 15:17:04    604s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/06 15:17:04    604s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/06 15:17:04    604s] (I)      Ndr track 0 does not exist
[12/06 15:17:04    604s] (I)      ---------------------Grid Graph Info--------------------
[12/06 15:17:04    604s] (I)      Routing area        : (0, 0) - (3000000, 3000000)
[12/06 15:17:04    604s] (I)      Core area           : (4000, 4000) - (2996000, 2996000)
[12/06 15:17:04    604s] (I)      Site width          :   400  (dbu)
[12/06 15:17:04    604s] (I)      Row height          :  3600  (dbu)
[12/06 15:17:04    604s] (I)      GCell row height    :  3600  (dbu)
[12/06 15:17:04    604s] (I)      GCell width         : 14400  (dbu)
[12/06 15:17:04    604s] (I)      GCell height        : 14400  (dbu)
[12/06 15:17:04    604s] (I)      Grid                :   209   209    10
[12/06 15:17:04    604s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[12/06 15:17:04    604s] (I)      Vertical capacity   :     0 14400     0 14400     0 14400     0 14400     0 14400
[12/06 15:17:04    604s] (I)      Horizontal capacity :     0     0 14400     0 14400     0 14400     0 14400     0
[12/06 15:17:04    604s] (I)      Default wire width  :   180   200   200   200   200   200   200   800   800  6000
[12/06 15:17:04    604s] (I)      Default wire space  :   180   200   200   200   200   200   200   800   800  4000
[12/06 15:17:04    604s] (I)      Default wire pitch  :   360   400   400   400   400   400   400  1600  1600 10000
[12/06 15:17:04    604s] (I)      Default pitch size  :   360   400   400   400   400   400   400  1600  1600 13000
[12/06 15:17:04    604s] (I)      First track coord   :   400   200   400   200   400   200   400  1000   800 17200
[12/06 15:17:04    604s] (I)      Num tracks per GCell: 40.00 36.00 36.00 36.00 36.00 36.00 36.00  9.00  9.00  1.11
[12/06 15:17:04    604s] (I)      Total num of tracks :  7499  7500  7499  7500  7499  7500  7499  1875  1875   230
[12/06 15:17:04    604s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[12/06 15:17:04    604s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[12/06 15:17:04    604s] (I)      --------------------------------------------------------
[12/06 15:17:04    604s] 
[12/06 15:17:04    604s] [NR-eGR] ============ Routing rule table ============
[12/06 15:17:04    604s] [NR-eGR] Rule id: 0  Nets: 107883
[12/06 15:17:04    604s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/06 15:17:04    604s] (I)                    Layer    2    3    4    5    6    7     8     9     10 
[12/06 15:17:04    604s] (I)                    Pitch  400  400  400  400  400  400  1600  1600  13000 
[12/06 15:17:04    604s] (I)             #Used tracks    1    1    1    1    1    1     1     1      1 
[12/06 15:17:04    604s] (I)       #Fully used tracks    1    1    1    1    1    1     1     1      1 
[12/06 15:17:04    604s] [NR-eGR] ========================================
[12/06 15:17:04    604s] [NR-eGR] 
[12/06 15:17:04    604s] (I)      =============== Blocked Tracks ===============
[12/06 15:17:04    604s] (I)      +-------+---------+----------+---------------+
[12/06 15:17:04    604s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/06 15:17:04    604s] (I)      +-------+---------+----------+---------------+
[12/06 15:17:04    604s] (I)      |     1 |       0 |        0 |         0.00% |
[12/06 15:17:04    604s] (I)      |     2 | 1567500 |   462357 |        29.50% |
[12/06 15:17:04    604s] (I)      |     3 | 1567291 |   518960 |        33.11% |
[12/06 15:17:04    604s] (I)      |     4 | 1567500 |   436241 |        27.83% |
[12/06 15:17:04    604s] (I)      |     5 | 1567291 |  1556048 |        99.28% |
[12/06 15:17:04    604s] (I)      |     6 | 1567500 |  1556256 |        99.28% |
[12/06 15:17:04    604s] (I)      |     7 | 1567291 |        0 |         0.00% |
[12/06 15:17:04    604s] (I)      |     8 |  391875 |        0 |         0.00% |
[12/06 15:17:04    604s] (I)      |     9 |  391875 |        0 |         0.00% |
[12/06 15:17:04    604s] (I)      |    10 |   48070 |        0 |         0.00% |
[12/06 15:17:04    604s] (I)      +-------+---------+----------+---------------+
[12/06 15:17:04    604s] (I)      Finished Import and model ( CPU: 0.92 sec, Real: 0.92 sec, Curr Mem: 3488.02 MB )
[12/06 15:17:04    604s] (I)      Reset routing kernel
[12/06 15:17:04    605s] (I)      numLocalWires=364322  numGlobalNetBranches=130133  numLocalNetBranches=52661
[12/06 15:17:04    605s] (I)      totalPins=462981  totalGlobalPin=229454 (49.56%)
[12/06 15:17:04    605s] (I)      total 2D Cap : 8868434 = (4451777 H, 4416657 V)
[12/06 15:17:04    605s] (I)      
[12/06 15:17:04    605s] (I)      ============  Phase 1a Route ============
[12/06 15:17:04    605s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/06 15:17:04    605s] (I)      Usage: 367017 = (180618 H, 186399 V) = (4.06% H, 4.22% V) = (1.300e+06um H, 1.342e+06um V)
[12/06 15:17:04    605s] (I)      
[12/06 15:17:04    605s] (I)      ============  Phase 1b Route ============
[12/06 15:17:04    605s] (I)      Usage: 367017 = (180618 H, 186399 V) = (4.06% H, 4.22% V) = (1.300e+06um H, 1.342e+06um V)
[12/06 15:17:04    605s] (I)      eGR overflow: 0.00% H + 0.00% V
[12/06 15:17:04    605s] 
[12/06 15:17:04    605s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/06 15:17:04    605s] Finished Early Global Route rough congestion estimation: mem = 3488.0M
[12/06 15:17:04    605s] OPERPROF: Finished npCallHUMEst at level 1, CPU:1.211, REAL:1.214, MEM:3488.0M, EPOCH TIME: 1733516224.958671
[12/06 15:17:04    605s] earlyGlobalRoute rough estimation gcell size 4 row height
[12/06 15:17:04    605s] OPERPROF: Starting CDPad at level 1, MEM:3488.0M, EPOCH TIME: 1733516224.960714
[12/06 15:17:05    605s] CDPadU 0.342 -> 0.343. R=0.321, N=106545, GS=7.200
[12/06 15:17:05    605s] OPERPROF: Finished CDPad at level 1, CPU:0.588, REAL:0.591, MEM:3488.0M, EPOCH TIME: 1733516225.551887
[12/06 15:17:05    605s] OPERPROF: Starting npMain at level 1, MEM:3488.0M, EPOCH TIME: 1733516225.572900
[12/06 15:17:06    606s] OPERPROF:   Starting npPlace at level 2, MEM:3488.0M, EPOCH TIME: 1733516226.507026
[12/06 15:17:07    607s] Total number of setup views is 1.
[12/06 15:17:07    607s] Total number of active setup views is 1.
[12/06 15:17:07    607s] Active setup views:
[12/06 15:17:07    607s]     view_functional_wcl_slow
[12/06 15:17:07    607s] AB param 96.8% (103168/106529).
[12/06 15:17:07    607s] OPERPROF:   Finished npPlace at level 2, CPU:0.805, REAL:0.807, MEM:3488.0M, EPOCH TIME: 1733516227.314386
[12/06 15:17:07    607s] OPERPROF: Finished npMain at level 1, CPU:1.854, REAL:1.861, MEM:3488.0M, EPOCH TIME: 1733516227.434097
[12/06 15:17:07    607s] Global placement CDP is working on the selected area.
[12/06 15:17:07    607s] OPERPROF: Starting npMain at level 1, MEM:3488.0M, EPOCH TIME: 1733516227.453682
[12/06 15:17:08    608s] OPERPROF:   Starting npPlace at level 2, MEM:3488.0M, EPOCH TIME: 1733516228.388176
[12/06 15:17:09    609s] Total number of setup views is 1.
[12/06 15:17:09    609s] Total number of active setup views is 1.
[12/06 15:17:09    609s] Active setup views:
[12/06 15:17:09    609s]     view_functional_wcl_slow
[12/06 15:17:15    615s] OPERPROF:   Finished npPlace at level 2, CPU:6.809, REAL:6.876, MEM:3488.0M, EPOCH TIME: 1733516235.264345
[12/06 15:17:15    615s] OPERPROF: Finished npMain at level 1, CPU:7.857, REAL:7.929, MEM:3488.0M, EPOCH TIME: 1733516235.382406
[12/06 15:17:15    615s] Iteration 15: Total net bbox = 2.026e+06 (9.99e+05 1.03e+06)
[12/06 15:17:15    615s]               Est.  stn bbox = 3.123e+06 (1.71e+06 1.41e+06)
[12/06 15:17:15    615s]               cpu = 0:00:40.6 real = 0:00:41.0 mem = 3488.0M
[12/06 15:17:34    634s] nrCritNet: 0.00% ( 0 / 107884 ) cutoffSlk: 214748364.7ps stdDelay: 13.6ps
[12/06 15:17:34    634s] nrCritNet: 0.00% ( 0 / 107884 ) cutoffSlk: 214748364.7ps stdDelay: 13.6ps
[12/06 15:17:34    634s] Iteration 16: Total net bbox = 2.026e+06 (9.99e+05 1.03e+06)
[12/06 15:17:34    634s]               Est.  stn bbox = 3.123e+06 (1.71e+06 1.41e+06)
[12/06 15:17:34    634s]               cpu = 0:00:18.8 real = 0:00:19.0 mem = 3488.0M
[12/06 15:17:34    634s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:3488.0M, EPOCH TIME: 1733516254.297285
[12/06 15:17:34    634s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/06 15:17:34    634s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.011, REAL:0.011, MEM:3488.0M, EPOCH TIME: 1733516254.308579
[12/06 15:17:34    634s] Legalizing MH Cells... 0 / 0 (level 11)
[12/06 15:17:34    634s] No instances found in the vector
[12/06 15:17:34    634s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3488.0M, DRC: 0)
[12/06 15:17:34    634s] 0 (out of 0) MH cells were successfully legalized.
[12/06 15:17:34    634s] OPERPROF: Starting npMain at level 1, MEM:3488.0M, EPOCH TIME: 1733516254.321126
[12/06 15:17:35    635s] OPERPROF:   Starting npPlace at level 2, MEM:3488.0M, EPOCH TIME: 1733516255.264622
[12/06 15:17:36    636s] Total number of setup views is 1.
[12/06 15:17:36    636s] Total number of active setup views is 1.
[12/06 15:17:36    636s] Active setup views:
[12/06 15:17:36    636s]     view_functional_wcl_slow
[12/06 15:18:06    665s] Total number of setup views is 1.
[12/06 15:18:06    665s] Total number of active setup views is 1.
[12/06 15:18:06    665s] Active setup views:
[12/06 15:18:06    665s]     view_functional_wcl_slow
[12/06 15:18:31    691s] GP RA stats: MHOnly 0 nrInst 106545 nrDH 576 nrMH 1264 (nrMH3Cnt 1264 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 576, nrHgtY0Cnt 576
[12/06 15:18:32    692s] Total number of setup views is 1.
[12/06 15:18:32    692s] Total number of active setup views is 1.
[12/06 15:18:32    692s] Active setup views:
[12/06 15:18:32    692s]     view_functional_wcl_slow
[12/06 15:18:52    711s] OPERPROF:     Starting npBlockageAwareSnap at level 3, MEM:3504.0M, EPOCH TIME: 1733516332.233880
[12/06 15:18:52    712s] OPERPROF:     Finished npBlockageAwareSnap at level 3, CPU:0.246, REAL:0.246, MEM:3504.0M, EPOCH TIME: 1733516332.480032
[12/06 15:18:52    712s] OPERPROF:   Finished npPlace at level 2, CPU:76.565, REAL:77.223, MEM:3504.0M, EPOCH TIME: 1733516332.487826
[12/06 15:18:52    712s] OPERPROF: Finished npMain at level 1, CPU:77.644, REAL:78.306, MEM:3488.0M, EPOCH TIME: 1733516332.626988
[12/06 15:18:52    712s] Iteration 17: Total net bbox = 2.122e+06 (1.01e+06 1.11e+06)
[12/06 15:18:52    712s]               Est.  stn bbox = 3.222e+06 (1.73e+06 1.49e+06)
[12/06 15:18:52    712s]               cpu = 0:01:18 real = 0:01:18 mem = 3488.0M
[12/06 15:18:52    712s] [adp] clock
[12/06 15:18:52    712s] [adp] weight, nr nets, wire length
[12/06 15:18:52    712s] [adp]      0        1  2957.696500
[12/06 15:18:52    712s] [adp] data
[12/06 15:18:52    712s] [adp] weight, nr nets, wire length
[12/06 15:18:52    712s] [adp]      0   107883  2118753.677500
[12/06 15:18:52    712s] [adp] 0.000000|0.000000|0.000000
[12/06 15:18:52    712s] Iteration 18: Total net bbox = 2.122e+06 (1.01e+06 1.11e+06)
[12/06 15:18:52    712s]               Est.  stn bbox = 3.222e+06 (1.73e+06 1.49e+06)
[12/06 15:18:52    712s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 3488.0M
[12/06 15:18:52    712s] *** cost = 2.122e+06 (1.01e+06 1.11e+06) (cpu for global=0:08:46) real=0:08:50***
[12/06 15:18:52    712s] Info: 0 clock gating cells identified, 0 (on average) moved 0/10
[12/06 15:18:53    712s] Saved padding area to DB
[12/06 15:18:53    712s] All LLGs are deleted
[12/06 15:18:53    712s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 15:18:53    712s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 15:18:53    712s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3488.0M, EPOCH TIME: 1733516333.367421
[12/06 15:18:53    712s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.001, REAL:0.001, MEM:3457.6M, EPOCH TIME: 1733516333.368263
[12/06 15:18:53    712s] Solver runtime cpu: 0:06:18 real: 0:06:22
[12/06 15:18:53    712s] Core Placement runtime cpu: 0:07:12 real: 0:07:17
[12/06 15:18:53    712s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[12/06 15:18:53    712s] Type 'man IMPSP-9025' for more detail.
[12/06 15:18:53    712s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3457.6M, EPOCH TIME: 1733516333.379558
[12/06 15:18:53    712s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3457.6M, EPOCH TIME: 1733516333.379655
[12/06 15:18:53    712s] Processing tracks to init pin-track alignment.
[12/06 15:18:53    712s] z: 2, totalTracks: 1
[12/06 15:18:53    712s] z: 4, totalTracks: 1
[12/06 15:18:53    712s] z: 6, totalTracks: 1
[12/06 15:18:53    712s] z: 8, totalTracks: 1
[12/06 15:18:53    712s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/06 15:18:53    713s] All LLGs are deleted
[12/06 15:18:53    713s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 15:18:53    713s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 15:18:53    713s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:3457.6M, EPOCH TIME: 1733516333.431617
[12/06 15:18:53    713s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:3457.6M, EPOCH TIME: 1733516333.432047
[12/06 15:18:53    713s] # Building torus_credit_D_W32 llgBox search-tree.
[12/06 15:18:53    713s] # Floorplan has 32 instGroups (with no HInst) out of 80 Groups
[12/06 15:18:53    713s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3457.6M, EPOCH TIME: 1733516333.455647
[12/06 15:18:53    713s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 15:18:53    713s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 15:18:53    713s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:3457.6M, EPOCH TIME: 1733516333.458328
[12/06 15:18:53    713s] Max number of tech site patterns supported in site array is 256.
[12/06 15:18:53    713s] Core basic site is core
[12/06 15:18:53    713s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[12/06 15:18:53    713s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:3457.6M, EPOCH TIME: 1733516333.477446
[12/06 15:18:53    713s] After signature check, allow fast init is true, keep pre-filter is true.
[12/06 15:18:53    713s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[12/06 15:18:53    713s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.197, REAL:0.197, MEM:3457.6M, EPOCH TIME: 1733516333.674753
[12/06 15:18:53    713s] SiteArray: non-trimmed site array dimensions = 831 x 7480
[12/06 15:18:53    713s] SiteArray: use 31,911,936 bytes
[12/06 15:18:53    713s] SiteArray: current memory after site array memory allocation 3488.0M
[12/06 15:18:53    713s] SiteArray: FP blocked sites are writable
[12/06 15:18:53    713s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/06 15:18:53    713s] OPERPROF:         Starting RoutingBlockageFromWireViaStBox at level 5, MEM:3488.0M, EPOCH TIME: 1733516333.744138
[12/06 15:18:55    714s] OPERPROF:         Finished RoutingBlockageFromWireViaStBox at level 5, CPU:1.573, REAL:1.575, MEM:3488.0M, EPOCH TIME: 1733516335.318712
[12/06 15:18:55    714s] SiteArray: number of non floorplan blocked sites for llg default is 6215880
[12/06 15:18:55    714s] Atter site array init, number of instance map data is 0.
[12/06 15:18:55    714s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:1.914, REAL:1.917, MEM:3488.0M, EPOCH TIME: 1733516335.375522
[12/06 15:18:55    714s] 
[12/06 15:18:55    714s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/06 15:18:55    714s] OPERPROF:       Starting CMU at level 4, MEM:3488.0M, EPOCH TIME: 1733516335.411264
[12/06 15:18:55    714s] OPERPROF:       Finished CMU at level 4, CPU:0.007, REAL:0.007, MEM:3488.0M, EPOCH TIME: 1733516335.418668
[12/06 15:18:55    714s] 
[12/06 15:18:55    714s] Bad Lib Cell Checking (CMU) is done! (0)
[12/06 15:18:55    714s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:1.978, REAL:1.981, MEM:3488.0M, EPOCH TIME: 1733516335.436723
[12/06 15:18:55    714s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:3488.0M, EPOCH TIME: 1733516335.436774
[12/06 15:18:55    714s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.001, REAL:0.001, MEM:3488.0M, EPOCH TIME: 1733516335.437373
[12/06 15:18:55    715s] 
[12/06 15:18:55    715s] [CPU] DPlace-Init (cpu=0:00:02.2, real=0:00:02.0, mem=3488.0MB).
[12/06 15:18:55    715s] OPERPROF:   Finished DPlace-Init at level 2, CPU:2.193, REAL:2.156, MEM:3488.0M, EPOCH TIME: 1733516335.535513
[12/06 15:18:55    715s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:2.193, REAL:2.156, MEM:3488.0M, EPOCH TIME: 1733516335.535591
[12/06 15:18:55    715s] TDRefine: refinePlace mode is spiral
[12/06 15:18:55    715s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1664445.1
[12/06 15:18:55    715s] OPERPROF: Starting RefinePlace at level 1, MEM:3488.0M, EPOCH TIME: 1733516335.535676
[12/06 15:18:55    715s] *** Starting refinePlace (0:11:55 mem=3488.0M) ***
[12/06 15:18:55    715s] Total net bbox length = 2.122e+06 (1.014e+06 1.108e+06) (ext = 1.634e+04)
[12/06 15:18:55    715s] 
[12/06 15:18:55    715s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/06 15:18:55    715s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/06 15:18:55    715s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/06 15:18:55    715s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/06 15:18:55    715s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3488.0M, EPOCH TIME: 1733516335.710320
[12/06 15:18:55    715s] Starting refinePlace ...
[12/06 15:18:55    715s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/06 15:18:55    715s] High fence density, enabling CRLP fence handling
[12/06 15:18:55    715s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/06 15:18:55    715s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:3488.0M, EPOCH TIME: 1733516335.925377
[12/06 15:18:55    715s] DDP initSite1 nrRow 831 nrJob 831
[12/06 15:18:55    715s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:3488.0M, EPOCH TIME: 1733516335.925470
[12/06 15:18:55    715s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.013, REAL:0.013, MEM:3488.0M, EPOCH TIME: 1733516335.938317
[12/06 15:18:55    715s] OPERPROF:       Starting AdvanceDataManager::initSite2 at level 4, MEM:3488.0M, EPOCH TIME: 1733516335.938390
[12/06 15:18:55    715s] DDP initSite2 nrRow 109 nrJob 109
[12/06 15:18:55    715s] OPERPROF:       Finished AdvanceDataManager::initSite2 at level 4, CPU:0.000, REAL:0.000, MEM:3488.0M, EPOCH TIME: 1733516335.938579
[12/06 15:18:55    715s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:3488.0M, EPOCH TIME: 1733516335.938617
[12/06 15:18:55    715s] DDP markSite nrRow 831 nrJob 831
[12/06 15:18:55    715s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.014, REAL:0.014, MEM:3488.0M, EPOCH TIME: 1733516335.952978
[12/06 15:18:55    715s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.028, REAL:0.028, MEM:3488.0M, EPOCH TIME: 1733516335.953072
[12/06 15:18:55    715s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:3488.0M, EPOCH TIME: 1733516335.967226
[12/06 15:18:55    715s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:3488.0M, EPOCH TIME: 1733516335.967265
[12/06 15:18:55    715s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.001, REAL:0.001, MEM:3488.0M, EPOCH TIME: 1733516335.968611
[12/06 15:18:55    715s] ** Cut row section cpu time 0:00:00.0.
[12/06 15:18:55    715s]  ** Cut row section real time 0:00:00.0.
[12/06 15:18:55    715s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.001, REAL:0.001, MEM:3488.0M, EPOCH TIME: 1733516335.968653
[12/06 15:18:55    715s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:3488.0M, EPOCH TIME: 1733516335.971691
[12/06 15:18:55    715s] OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.000, MEM:3488.0M, EPOCH TIME: 1733516335.971735
[12/06 15:18:55    715s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:3488.0M, EPOCH TIME: 1733516335.972130
[12/06 15:18:55    715s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:3488.0M, EPOCH TIME: 1733516335.972168
[12/06 15:18:55    715s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.002, REAL:0.002, MEM:3488.0M, EPOCH TIME: 1733516335.974583
[12/06 15:18:55    715s] ** Cut row section cpu time 0:00:00.0.
[12/06 15:18:55    715s]  ** Cut row section real time 0:00:00.0.
[12/06 15:18:55    715s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.002, REAL:0.003, MEM:3488.0M, EPOCH TIME: 1733516335.974645
[12/06 15:18:56    715s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:3488.0M, EPOCH TIME: 1733516336.084717
[12/06 15:18:56    715s] DDP initSite1 nrRow 831 nrJob 831
[12/06 15:18:56    715s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:3488.0M, EPOCH TIME: 1733516336.084795
[12/06 15:18:56    715s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.014, REAL:0.014, MEM:3488.0M, EPOCH TIME: 1733516336.098959
[12/06 15:18:56    715s] OPERPROF:       Starting AdvanceDataManager::initSite2 at level 4, MEM:3488.0M, EPOCH TIME: 1733516336.099033
[12/06 15:18:56    715s] DDP initSite2 nrRow 109 nrJob 109
[12/06 15:18:56    715s] OPERPROF:       Finished AdvanceDataManager::initSite2 at level 4, CPU:0.000, REAL:0.000, MEM:3488.0M, EPOCH TIME: 1733516336.099196
[12/06 15:18:56    715s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:3488.0M, EPOCH TIME: 1733516336.099234
[12/06 15:18:56    715s] DDP markSite nrRow 831 nrJob 831
[12/06 15:18:56    715s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.014, REAL:0.014, MEM:3488.0M, EPOCH TIME: 1733516336.112966
[12/06 15:18:56    715s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.028, REAL:0.028, MEM:3488.0M, EPOCH TIME: 1733516336.113018
[12/06 15:18:56    715s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:3488.0M, EPOCH TIME: 1733516336.124649
[12/06 15:18:56    715s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:3488.0M, EPOCH TIME: 1733516336.124711
[12/06 15:18:56    715s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.001, REAL:0.001, MEM:3488.0M, EPOCH TIME: 1733516336.125755
[12/06 15:18:56    715s] ** Cut row section cpu time 0:00:00.0.
[12/06 15:18:56    715s]  ** Cut row section real time 0:00:00.0.
[12/06 15:18:56    715s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.001, REAL:0.001, MEM:3488.0M, EPOCH TIME: 1733516336.125826
[12/06 15:18:56    715s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:3488.0M, EPOCH TIME: 1733516336.129454
[12/06 15:18:56    715s] OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.000, MEM:3488.0M, EPOCH TIME: 1733516336.129503
[12/06 15:18:56    715s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:3488.0M, EPOCH TIME: 1733516336.129821
[12/06 15:18:56    715s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:3488.0M, EPOCH TIME: 1733516336.129856
[12/06 15:18:56    715s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.002, REAL:0.002, MEM:3488.0M, EPOCH TIME: 1733516336.132280
[12/06 15:18:56    715s] ** Cut row section cpu time 0:00:00.0.
[12/06 15:18:56    715s]  ** Cut row section real time 0:00:00.0.
[12/06 15:18:56    715s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.002, REAL:0.003, MEM:3488.0M, EPOCH TIME: 1733516336.132337
[12/06 15:18:56    715s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:3488.0M, EPOCH TIME: 1733516336.268906
[12/06 15:18:56    715s] DDP initSite1 nrRow 831 nrJob 831
[12/06 15:18:56    715s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:3488.0M, EPOCH TIME: 1733516336.268992
[12/06 15:18:56    715s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.012, REAL:0.013, MEM:3488.0M, EPOCH TIME: 1733516336.281519
[12/06 15:18:56    715s] OPERPROF:       Starting AdvanceDataManager::initSite2 at level 4, MEM:3488.0M, EPOCH TIME: 1733516336.281593
[12/06 15:18:56    715s] DDP initSite2 nrRow 109 nrJob 109
[12/06 15:18:56    715s] OPERPROF:       Finished AdvanceDataManager::initSite2 at level 4, CPU:0.000, REAL:0.000, MEM:3488.0M, EPOCH TIME: 1733516336.281773
[12/06 15:18:56    715s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:3488.0M, EPOCH TIME: 1733516336.281812
[12/06 15:18:56    715s] DDP markSite nrRow 831 nrJob 831
[12/06 15:18:56    715s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.014, REAL:0.014, MEM:3488.0M, EPOCH TIME: 1733516336.296173
[12/06 15:18:56    715s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.027, REAL:0.027, MEM:3488.0M, EPOCH TIME: 1733516336.296267
[12/06 15:18:56    715s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:3488.0M, EPOCH TIME: 1733516336.309688
[12/06 15:18:56    715s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:3488.0M, EPOCH TIME: 1733516336.309727
[12/06 15:18:56    715s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.001, REAL:0.001, MEM:3488.0M, EPOCH TIME: 1733516336.311078
[12/06 15:18:56    715s] ** Cut row section cpu time 0:00:00.0.
[12/06 15:18:56    715s]  ** Cut row section real time 0:00:00.0.
[12/06 15:18:56    715s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.001, REAL:0.001, MEM:3488.0M, EPOCH TIME: 1733516336.311120
[12/06 15:18:56    715s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:3488.0M, EPOCH TIME: 1733516336.313962
[12/06 15:18:56    715s] OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.000, MEM:3488.0M, EPOCH TIME: 1733516336.314008
[12/06 15:18:56    715s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:3488.0M, EPOCH TIME: 1733516336.314339
[12/06 15:18:56    715s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:3488.0M, EPOCH TIME: 1733516336.314376
[12/06 15:18:56    715s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.002, REAL:0.002, MEM:3488.0M, EPOCH TIME: 1733516336.316799
[12/06 15:18:56    715s] ** Cut row section cpu time 0:00:00.0.
[12/06 15:18:56    715s]  ** Cut row section real time 0:00:00.0.
[12/06 15:18:56    715s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.002, REAL:0.003, MEM:3488.0M, EPOCH TIME: 1733516336.316863
[12/06 15:18:56    716s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:3488.0M, EPOCH TIME: 1733516336.455143
[12/06 15:18:56    716s] DDP initSite1 nrRow 831 nrJob 831
[12/06 15:18:56    716s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:3488.0M, EPOCH TIME: 1733516336.455224
[12/06 15:18:56    716s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.012, REAL:0.012, MEM:3488.0M, EPOCH TIME: 1733516336.467704
[12/06 15:18:56    716s] OPERPROF:       Starting AdvanceDataManager::initSite2 at level 4, MEM:3488.0M, EPOCH TIME: 1733516336.467734
[12/06 15:18:56    716s] DDP initSite2 nrRow 109 nrJob 109
[12/06 15:18:56    716s] OPERPROF:       Finished AdvanceDataManager::initSite2 at level 4, CPU:0.000, REAL:0.000, MEM:3488.0M, EPOCH TIME: 1733516336.467997
[12/06 15:18:56    716s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:3488.0M, EPOCH TIME: 1733516336.468023
[12/06 15:18:56    716s] DDP markSite nrRow 831 nrJob 831
[12/06 15:18:56    716s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.015, REAL:0.015, MEM:3488.0M, EPOCH TIME: 1733516336.482645
[12/06 15:18:56    716s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.027, REAL:0.028, MEM:3488.0M, EPOCH TIME: 1733516336.482742
[12/06 15:18:56    716s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:3488.0M, EPOCH TIME: 1733516336.492853
[12/06 15:18:56    716s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:3488.0M, EPOCH TIME: 1733516336.492892
[12/06 15:18:56    716s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.001, REAL:0.001, MEM:3488.0M, EPOCH TIME: 1733516336.494109
[12/06 15:18:56    716s] ** Cut row section cpu time 0:00:00.0.
[12/06 15:18:56    716s]  ** Cut row section real time 0:00:00.0.
[12/06 15:18:56    716s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.001, REAL:0.001, MEM:3488.0M, EPOCH TIME: 1733516336.494150
[12/06 15:18:56    716s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:3488.0M, EPOCH TIME: 1733516336.496881
[12/06 15:18:56    716s] OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.000, MEM:3488.0M, EPOCH TIME: 1733516336.496925
[12/06 15:18:56    716s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:3488.0M, EPOCH TIME: 1733516336.497261
[12/06 15:18:56    716s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:3488.0M, EPOCH TIME: 1733516336.497299
[12/06 15:18:56    716s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.002, REAL:0.002, MEM:3488.0M, EPOCH TIME: 1733516336.499482
[12/06 15:18:56    716s] ** Cut row section cpu time 0:00:00.0.
[12/06 15:18:56    716s]  ** Cut row section real time 0:00:00.0.
[12/06 15:18:56    716s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.002, REAL:0.002, MEM:3488.0M, EPOCH TIME: 1733516336.499555
[12/06 15:18:56    716s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:3488.0M, EPOCH TIME: 1733516336.636669
[12/06 15:18:56    716s] DDP initSite1 nrRow 831 nrJob 831
[12/06 15:18:56    716s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:3488.0M, EPOCH TIME: 1733516336.636746
[12/06 15:18:56    716s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.014, REAL:0.014, MEM:3488.0M, EPOCH TIME: 1733516336.650848
[12/06 15:18:56    716s] OPERPROF:       Starting AdvanceDataManager::initSite2 at level 4, MEM:3488.0M, EPOCH TIME: 1733516336.650877
[12/06 15:18:56    716s] DDP initSite2 nrRow 109 nrJob 109
[12/06 15:18:56    716s] OPERPROF:       Finished AdvanceDataManager::initSite2 at level 4, CPU:0.000, REAL:0.000, MEM:3488.0M, EPOCH TIME: 1733516336.651138
[12/06 15:18:56    716s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:3488.0M, EPOCH TIME: 1733516336.651164
[12/06 15:18:56    716s] DDP markSite nrRow 831 nrJob 831
[12/06 15:18:56    716s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.014, REAL:0.014, MEM:3488.0M, EPOCH TIME: 1733516336.664988
[12/06 15:18:56    716s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.028, REAL:0.028, MEM:3488.0M, EPOCH TIME: 1733516336.665087
[12/06 15:18:56    716s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:3488.0M, EPOCH TIME: 1733516336.675383
[12/06 15:18:56    716s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:3488.0M, EPOCH TIME: 1733516336.675425
[12/06 15:18:56    716s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.001, REAL:0.001, MEM:3488.0M, EPOCH TIME: 1733516336.676460
[12/06 15:18:56    716s] ** Cut row section cpu time 0:00:00.0.
[12/06 15:18:56    716s]  ** Cut row section real time 0:00:00.0.
[12/06 15:18:56    716s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.001, REAL:0.001, MEM:3488.0M, EPOCH TIME: 1733516336.676508
[12/06 15:18:56    716s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:3488.0M, EPOCH TIME: 1733516336.679702
[12/06 15:18:56    716s] OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.000, MEM:3488.0M, EPOCH TIME: 1733516336.679750
[12/06 15:18:56    716s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:3488.0M, EPOCH TIME: 1733516336.680144
[12/06 15:18:56    716s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:3488.0M, EPOCH TIME: 1733516336.680184
[12/06 15:18:56    716s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.002, REAL:0.002, MEM:3488.0M, EPOCH TIME: 1733516336.682098
[12/06 15:18:56    716s] ** Cut row section cpu time 0:00:00.0.
[12/06 15:18:56    716s]  ** Cut row section real time 0:00:00.0.
[12/06 15:18:56    716s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.002, REAL:0.002, MEM:3488.0M, EPOCH TIME: 1733516336.682166
[12/06 15:18:56    716s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:3488.0M, EPOCH TIME: 1733516336.799564
[12/06 15:18:56    716s] DDP initSite1 nrRow 831 nrJob 831
[12/06 15:18:56    716s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:3488.0M, EPOCH TIME: 1733516336.799721
[12/06 15:18:56    716s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.015, REAL:0.015, MEM:3488.0M, EPOCH TIME: 1733516336.814656
[12/06 15:18:56    716s] OPERPROF:       Starting AdvanceDataManager::initSite2 at level 4, MEM:3488.0M, EPOCH TIME: 1733516336.814732
[12/06 15:18:56    716s] DDP initSite2 nrRow 109 nrJob 109
[12/06 15:18:56    716s] OPERPROF:       Finished AdvanceDataManager::initSite2 at level 4, CPU:0.000, REAL:0.000, MEM:3488.0M, EPOCH TIME: 1733516336.814895
[12/06 15:18:56    716s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:3488.0M, EPOCH TIME: 1733516336.814933
[12/06 15:18:56    716s] DDP markSite nrRow 831 nrJob 831
[12/06 15:18:56    716s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.014, REAL:0.014, MEM:3488.0M, EPOCH TIME: 1733516336.828789
[12/06 15:18:56    716s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.029, REAL:0.029, MEM:3488.0M, EPOCH TIME: 1733516336.828883
[12/06 15:18:56    716s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:3488.0M, EPOCH TIME: 1733516336.840178
[12/06 15:18:56    716s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:3488.0M, EPOCH TIME: 1733516336.840235
[12/06 15:18:56    716s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.001, REAL:0.001, MEM:3488.0M, EPOCH TIME: 1733516336.841278
[12/06 15:18:56    716s] ** Cut row section cpu time 0:00:00.0.
[12/06 15:18:56    716s]  ** Cut row section real time 0:00:00.0.
[12/06 15:18:56    716s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.001, REAL:0.001, MEM:3488.0M, EPOCH TIME: 1733516336.841386
[12/06 15:18:56    716s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:3488.0M, EPOCH TIME: 1733516336.845414
[12/06 15:18:56    716s] OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.000, MEM:3488.0M, EPOCH TIME: 1733516336.845456
[12/06 15:18:56    716s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:3488.0M, EPOCH TIME: 1733516336.845828
[12/06 15:18:56    716s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:3488.0M, EPOCH TIME: 1733516336.845863
[12/06 15:18:56    716s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.002, REAL:0.002, MEM:3488.0M, EPOCH TIME: 1733516336.848199
[12/06 15:18:56    716s] ** Cut row section cpu time 0:00:00.0.
[12/06 15:18:56    716s]  ** Cut row section real time 0:00:00.0.
[12/06 15:18:56    716s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.002, REAL:0.002, MEM:3488.0M, EPOCH TIME: 1733516336.848266
[12/06 15:18:56    716s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:3488.0M, EPOCH TIME: 1733516336.965345
[12/06 15:18:56    716s] DDP initSite1 nrRow 831 nrJob 831
[12/06 15:18:56    716s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:3488.0M, EPOCH TIME: 1733516336.965427
[12/06 15:18:56    716s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.011, REAL:0.011, MEM:3488.0M, EPOCH TIME: 1733516336.976844
[12/06 15:18:56    716s] OPERPROF:       Starting AdvanceDataManager::initSite2 at level 4, MEM:3488.0M, EPOCH TIME: 1733516336.976919
[12/06 15:18:56    716s] DDP initSite2 nrRow 109 nrJob 109
[12/06 15:18:56    716s] OPERPROF:       Finished AdvanceDataManager::initSite2 at level 4, CPU:0.000, REAL:0.000, MEM:3488.0M, EPOCH TIME: 1733516336.977104
[12/06 15:18:56    716s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:3488.0M, EPOCH TIME: 1733516336.977143
[12/06 15:18:56    716s] DDP markSite nrRow 831 nrJob 831
[12/06 15:18:56    716s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.015, REAL:0.015, MEM:3488.0M, EPOCH TIME: 1733516336.991772
[12/06 15:18:56    716s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.026, REAL:0.027, MEM:3488.0M, EPOCH TIME: 1733516336.991868
[12/06 15:18:57    716s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:3488.0M, EPOCH TIME: 1733516337.005182
[12/06 15:18:57    716s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:3488.0M, EPOCH TIME: 1733516337.005260
[12/06 15:18:57    716s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.001, REAL:0.001, MEM:3488.0M, EPOCH TIME: 1733516337.006465
[12/06 15:18:57    716s] ** Cut row section cpu time 0:00:00.0.
[12/06 15:18:57    716s]  ** Cut row section real time 0:00:00.0.
[12/06 15:18:57    716s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.001, REAL:0.001, MEM:3488.0M, EPOCH TIME: 1733516337.006511
[12/06 15:18:57    716s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:3488.0M, EPOCH TIME: 1733516337.009394
[12/06 15:18:57    716s] OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.000, MEM:3488.0M, EPOCH TIME: 1733516337.009438
[12/06 15:18:57    716s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:3488.0M, EPOCH TIME: 1733516337.009775
[12/06 15:18:57    716s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:3488.0M, EPOCH TIME: 1733516337.009813
[12/06 15:18:57    716s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.002, REAL:0.002, MEM:3488.0M, EPOCH TIME: 1733516337.012148
[12/06 15:18:57    716s] ** Cut row section cpu time 0:00:00.0.
[12/06 15:18:57    716s]  ** Cut row section real time 0:00:00.0.
[12/06 15:18:57    716s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.002, REAL:0.002, MEM:3488.0M, EPOCH TIME: 1733516337.012218
[12/06 15:18:57    716s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:3488.0M, EPOCH TIME: 1733516337.156714
[12/06 15:18:57    716s] DDP initSite1 nrRow 831 nrJob 831
[12/06 15:18:57    716s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:3488.0M, EPOCH TIME: 1733516337.156788
[12/06 15:18:57    716s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.012, REAL:0.012, MEM:3488.0M, EPOCH TIME: 1733516337.168698
[12/06 15:18:57    716s] OPERPROF:       Starting AdvanceDataManager::initSite2 at level 4, MEM:3488.0M, EPOCH TIME: 1733516337.168738
[12/06 15:18:57    716s] DDP initSite2 nrRow 109 nrJob 109
[12/06 15:18:57    716s] OPERPROF:       Finished AdvanceDataManager::initSite2 at level 4, CPU:0.000, REAL:0.000, MEM:3488.0M, EPOCH TIME: 1733516337.168898
[12/06 15:18:57    716s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:3488.0M, EPOCH TIME: 1733516337.168933
[12/06 15:18:57    716s] DDP markSite nrRow 831 nrJob 831
[12/06 15:18:57    716s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.014, REAL:0.014, MEM:3488.0M, EPOCH TIME: 1733516337.182629
[12/06 15:18:57    716s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.026, REAL:0.026, MEM:3488.0M, EPOCH TIME: 1733516337.182727
[12/06 15:18:57    716s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:3488.0M, EPOCH TIME: 1733516337.193997
[12/06 15:18:57    716s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:3488.0M, EPOCH TIME: 1733516337.194058
[12/06 15:18:57    716s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.001, REAL:0.001, MEM:3488.0M, EPOCH TIME: 1733516337.195080
[12/06 15:18:57    716s] ** Cut row section cpu time 0:00:00.0.
[12/06 15:18:57    716s]  ** Cut row section real time 0:00:00.0.
[12/06 15:18:57    716s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.001, REAL:0.001, MEM:3488.0M, EPOCH TIME: 1733516337.195150
[12/06 15:18:57    716s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:3488.0M, EPOCH TIME: 1733516337.198915
[12/06 15:18:57    716s] OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.000, MEM:3488.0M, EPOCH TIME: 1733516337.198957
[12/06 15:18:57    716s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:3488.0M, EPOCH TIME: 1733516337.199279
[12/06 15:18:57    716s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:3488.0M, EPOCH TIME: 1733516337.199314
[12/06 15:18:57    716s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.002, REAL:0.002, MEM:3488.0M, EPOCH TIME: 1733516337.201681
[12/06 15:18:57    716s] ** Cut row section cpu time 0:00:00.0.
[12/06 15:18:57    716s]  ** Cut row section real time 0:00:00.0.
[12/06 15:18:57    716s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.002, REAL:0.002, MEM:3488.0M, EPOCH TIME: 1733516337.201743
[12/06 15:18:57    716s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:3488.0M, EPOCH TIME: 1733516337.381279
[12/06 15:18:57    716s] DDP initSite1 nrRow 831 nrJob 831
[12/06 15:18:57    716s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:3488.0M, EPOCH TIME: 1733516337.381377
[12/06 15:18:57    716s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.012, REAL:0.012, MEM:3488.0M, EPOCH TIME: 1733516337.393586
[12/06 15:18:57    716s] OPERPROF:       Starting AdvanceDataManager::initSite2 at level 4, MEM:3488.0M, EPOCH TIME: 1733516337.393622
[12/06 15:18:57    716s] DDP initSite2 nrRow 109 nrJob 109
[12/06 15:18:57    716s] OPERPROF:       Finished AdvanceDataManager::initSite2 at level 4, CPU:0.000, REAL:0.000, MEM:3488.0M, EPOCH TIME: 1733516337.393819
[12/06 15:18:57    716s] OPERPROF:       Starting AdvanceDataManager::initSite2 at level 4, MEM:3488.0M, EPOCH TIME: 1733516337.393849
[12/06 15:18:57    716s] DDP initSite2 nrRow 109 nrJob 109
[12/06 15:18:57    716s] OPERPROF:       Finished AdvanceDataManager::initSite2 at level 4, CPU:0.000, REAL:0.000, MEM:3488.0M, EPOCH TIME: 1733516337.394043
[12/06 15:18:57    716s] OPERPROF:       Starting AdvanceDataManager::initSite2 at level 4, MEM:3488.0M, EPOCH TIME: 1733516337.394072
[12/06 15:18:57    716s] DDP initSite2 nrRow 109 nrJob 109
[12/06 15:18:57    716s] OPERPROF:       Finished AdvanceDataManager::initSite2 at level 4, CPU:0.000, REAL:0.000, MEM:3488.0M, EPOCH TIME: 1733516337.394267
[12/06 15:18:57    716s] OPERPROF:       Starting AdvanceDataManager::initSite2 at level 4, MEM:3488.0M, EPOCH TIME: 1733516337.394296
[12/06 15:18:57    716s] DDP initSite2 nrRow 109 nrJob 109
[12/06 15:18:57    716s] OPERPROF:       Finished AdvanceDataManager::initSite2 at level 4, CPU:0.000, REAL:0.000, MEM:3488.0M, EPOCH TIME: 1733516337.394502
[12/06 15:18:57    716s] OPERPROF:       Starting AdvanceDataManager::initSite2 at level 4, MEM:3488.0M, EPOCH TIME: 1733516337.394532
[12/06 15:18:57    716s] DDP initSite2 nrRow 109 nrJob 109
[12/06 15:18:57    716s] OPERPROF:       Finished AdvanceDataManager::initSite2 at level 4, CPU:0.000, REAL:0.000, MEM:3488.0M, EPOCH TIME: 1733516337.394726
[12/06 15:18:57    716s] OPERPROF:       Starting AdvanceDataManager::initSite2 at level 4, MEM:3488.0M, EPOCH TIME: 1733516337.394755
[12/06 15:18:57    716s] DDP initSite2 nrRow 109 nrJob 109
[12/06 15:18:57    716s] OPERPROF:       Finished AdvanceDataManager::initSite2 at level 4, CPU:0.000, REAL:0.000, MEM:3488.0M, EPOCH TIME: 1733516337.394948
[12/06 15:18:57    716s] OPERPROF:       Starting AdvanceDataManager::initSite2 at level 4, MEM:3488.0M, EPOCH TIME: 1733516337.394976
[12/06 15:18:57    716s] DDP initSite2 nrRow 109 nrJob 109
[12/06 15:18:57    716s] OPERPROF:       Finished AdvanceDataManager::initSite2 at level 4, CPU:0.000, REAL:0.000, MEM:3488.0M, EPOCH TIME: 1733516337.395170
[12/06 15:18:57    716s] OPERPROF:       Starting AdvanceDataManager::initSite2 at level 4, MEM:3488.0M, EPOCH TIME: 1733516337.395199
[12/06 15:18:57    716s] DDP initSite2 nrRow 109 nrJob 109
[12/06 15:18:57    716s] OPERPROF:       Finished AdvanceDataManager::initSite2 at level 4, CPU:0.000, REAL:0.000, MEM:3488.0M, EPOCH TIME: 1733516337.395391
[12/06 15:18:57    716s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:3488.0M, EPOCH TIME: 1733516337.395420
[12/06 15:18:57    716s] DDP markSite nrRow 831 nrJob 831
[12/06 15:18:57    717s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.018, REAL:0.019, MEM:3488.0M, EPOCH TIME: 1733516337.413948
[12/06 15:18:57    717s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.033, REAL:0.033, MEM:3488.0M, EPOCH TIME: 1733516337.414053
[12/06 15:18:57    717s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:3488.0M, EPOCH TIME: 1733516337.438990
[12/06 15:18:57    717s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:3488.0M, EPOCH TIME: 1733516337.439042
[12/06 15:18:57    717s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.049, REAL:0.049, MEM:3488.0M, EPOCH TIME: 1733516337.487804
[12/06 15:18:57    717s] ** Cut row section cpu time 0:00:00.1.
[12/06 15:18:57    717s]  ** Cut row section real time 0:00:00.0.
[12/06 15:18:57    717s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.049, REAL:0.049, MEM:3488.0M, EPOCH TIME: 1733516337.487921
[12/06 15:18:57    717s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:3488.0M, EPOCH TIME: 1733516337.531986
[12/06 15:18:57    717s] OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.000, MEM:3488.0M, EPOCH TIME: 1733516337.532087
[12/06 15:18:57    717s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:3488.0M, EPOCH TIME: 1733516337.535209
[12/06 15:18:57    717s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:3488.0M, EPOCH TIME: 1733516337.535257
[12/06 15:18:57    717s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.086, REAL:0.086, MEM:3488.0M, EPOCH TIME: 1733516337.621124
[12/06 15:18:57    717s] ** Cut row section cpu time 0:00:00.1.
[12/06 15:18:57    717s]  ** Cut row section real time 0:00:00.0.
[12/06 15:18:57    717s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.086, REAL:0.087, MEM:3488.0M, EPOCH TIME: 1733516337.621806
[12/06 15:18:58    718s]   Spread Effort: high, standalone mode, useDDP on.
[12/06 15:18:58    718s] [CPU] RefinePlace/preRPlace (cpu=0:00:03.0, real=0:00:03.0, mem=3488.0MB) @(0:11:55 - 0:11:58).
[12/06 15:18:58    718s] Move report: preRPlace moves 105280 insts, mean move: 6.11 um, max move: 244.66 um 
[12/06 15:18:58    718s] 	Max move on inst (ys[1].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/U485): (982.74, 1058.60) --> (1087.00, 918.20)
[12/06 15:18:58    718s] 	Length: 8 sites, height: 1 rows, site name: core, cell type: AOI221D0, constraint:Fence
[12/06 15:18:58    718s] wireLenOptFixPriorityInst 0 inst fixed
[12/06 15:18:58    718s] Placement tweakage begins.
[12/06 15:18:59    718s] wire length = 3.690e+06
[12/06 15:19:08    728s] wire length = 3.427e+06
[12/06 15:19:08    728s] Placement tweakage ends.
[12/06 15:19:08    728s] Move report: tweak moves 60681 insts, mean move: 6.47 um, max move: 91.00 um 
[12/06 15:19:08    728s] 	Max move on inst (ys[3].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/U322): (704.20, 612.20) --> (714.20, 693.20)
[12/06 15:19:08    728s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:09.7, real=0:00:10.0, mem=3488.0MB) @(0:11:58 - 0:12:08).
[12/06 15:19:08    728s] 
[12/06 15:19:08    728s] Running Spiral with 1 thread in Normal Mode  fetchWidth=1024 
[12/06 15:19:09    729s] 
[12/06 15:19:09    729s] Verbose-2031: Within search radius 115.200 um from center (1108.600 1269.200), there is no legal location for instance "ys[2].xs[1].conns_data[7].east_tx_data" ( cell: "low_swing_tx" ). This is likely caused by "DRC_Violation".
[12/06 15:19:09    729s] 
[12/06 15:19:09    729s] 
[12/06 15:19:09    729s] Verbose-2031: Within search radius 115.200 um from center (518.200 891.200), there is no legal location for instance "ys[1].xs[3].conns_data[5].east_tx_data" ( cell: "low_swing_tx" ). This is likely caused by "DRC_Violation".
[12/06 15:19:09    729s] 
[12/06 15:19:09    729s] 
[12/06 15:19:09    729s] Verbose-2031: Within search radius 115.200 um from center (365.800 725.600), there is no legal location for instance "ys[3].xs[0].conns_data[26].east_tx_data" ( cell: "low_swing_tx" ). This is likely caused by "DRC_Violation".
[12/06 15:19:09    729s] 
[12/06 15:19:09    729s] 
[12/06 15:19:09    729s] Verbose-2031: Within search radius 115.200 um from center (365.800 732.800), there is no legal location for instance "ys[3].xs[0].conns_data[29].east_tx_data" ( cell: "low_swing_tx" ). This is likely caused by "DRC_Violation".
[12/06 15:19:09    729s] 
[12/06 15:19:09    729s] 
[12/06 15:19:09    729s] Verbose-2031: Within search radius 115.200 um from center (1108.800 736.400), there is no legal location for instance "ys[3].xs[1].conns_data[26].east_tx_data" ( cell: "low_swing_tx" ). This is likely caused by "DRC_Violation".
[12/06 15:19:09    729s] 
[12/06 15:19:10    729s] 
[12/06 15:19:10    729s] Verbose-2031: Within search radius 115.200 um from center (365.800 893.000), there is no legal location for instance "ys[1].xs[0].conns_data[22].east_tx_data" ( cell: "low_swing_tx" ). This is likely caused by "DRC_Violation".
[12/06 15:19:10    729s] 
[12/06 15:19:10    729s] 
[12/06 15:19:10    729s] Verbose-2031: Within search radius 115.200 um from center (1116.200 909.200), there is no legal location for instance "ys[1].xs[1].conns_data[11].east_tx_data" ( cell: "low_swing_tx" ). This is likely caused by "DRC_Violation".
[12/06 15:19:10    729s] 
[12/06 15:19:10    729s] 
[12/06 15:19:10    729s] Verbose-2031: Within search radius 115.200 um from center (1116.200 896.600), there is no legal location for instance "ys[1].xs[1].conns_data[24].east_tx_data" ( cell: "low_swing_tx" ). This is likely caused by "DRC_Violation".
[12/06 15:19:10    729s] 
[12/06 15:19:10    729s] 
[12/06 15:19:10    729s] Verbose-2031: Within search radius 115.200 um from center (1116.200 914.600), there is no legal location for instance "ys[1].xs[1].conns_data[6].east_tx_data" ( cell: "low_swing_tx" ). This is likely caused by "DRC_Violation".
[12/06 15:19:10    729s] 
[12/06 15:19:13    732s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'ys[3].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg[4][17]' (Cell EDFQD1).
[12/06 15:19:13    732s] Type 'man IMPSP-2020' for more detail.
[12/06 15:19:13    732s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'ys[3].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg[11][6]' (Cell EDFQD1).
[12/06 15:19:13    732s] Type 'man IMPSP-2020' for more detail.
[12/06 15:19:13    732s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'ys[3].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg[19][32]' (Cell EDFQD1).
[12/06 15:19:13    732s] Type 'man IMPSP-2020' for more detail.
[12/06 15:19:13    732s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'ys[3].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg[5][5]' (Cell EDFQD1).
[12/06 15:19:13    732s] Type 'man IMPSP-2020' for more detail.
[12/06 15:19:13    732s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'ys[3].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg[29][6]' (Cell EDFQD1).
[12/06 15:19:13    732s] Type 'man IMPSP-2020' for more detail.
[12/06 15:19:13    732s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'ys[3].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg[1][6]' (Cell EDFQD1).
[12/06 15:19:13    732s] Type 'man IMPSP-2020' for more detail.
[12/06 15:19:13    732s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'ys[2].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg[25][13]' (Cell EDFQD1).
[12/06 15:19:13    732s] Type 'man IMPSP-2020' for more detail.
[12/06 15:19:13    732s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'ys[2].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg[15][34]' (Cell EDFQD1).
[12/06 15:19:13    732s] Type 'man IMPSP-2020' for more detail.
[12/06 15:19:13    732s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'ys[2].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg[29][29]' (Cell EDFQD1).
[12/06 15:19:13    732s] Type 'man IMPSP-2020' for more detail.
[12/06 15:19:13    732s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'ys[2].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg[23][14]' (Cell EDFQD1).
[12/06 15:19:13    732s] Type 'man IMPSP-2020' for more detail.
[12/06 15:19:13    732s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'ys[2].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg[12][6]' (Cell EDFQD1).
[12/06 15:19:13    732s] Type 'man IMPSP-2020' for more detail.
[12/06 15:19:13    732s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'ys[2].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg[13][25]' (Cell EDFQD1).
[12/06 15:19:13    732s] Type 'man IMPSP-2020' for more detail.
[12/06 15:19:13    732s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'ys[2].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg[16][33]' (Cell EDFQD1).
[12/06 15:19:13    732s] Type 'man IMPSP-2020' for more detail.
[12/06 15:19:13    732s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'ys[2].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg[0][25]' (Cell EDFQD1).
[12/06 15:19:13    732s] Type 'man IMPSP-2020' for more detail.
[12/06 15:19:13    732s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'ys[2].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg[16][13]' (Cell EDFQD1).
[12/06 15:19:13    732s] Type 'man IMPSP-2020' for more detail.
[12/06 15:19:13    732s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'ys[3].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg[4][7]' (Cell EDFQD1).
[12/06 15:19:13    732s] Type 'man IMPSP-2020' for more detail.
[12/06 15:19:13    732s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'ys[3].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg[0][13]' (Cell EDFQD1).
[12/06 15:19:13    732s] Type 'man IMPSP-2020' for more detail.
[12/06 15:19:13    732s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'ys[3].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg[31][32]' (Cell EDFQD1).
[12/06 15:19:13    732s] Type 'man IMPSP-2020' for more detail.
[12/06 15:19:13    732s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'ys[3].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg[4][24]' (Cell EDFQD1).
[12/06 15:19:13    732s] Type 'man IMPSP-2020' for more detail.
[12/06 15:19:17    737s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7ff4581f0e08.
[12/06 15:19:17    737s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 15:19:17    737s] 
[12/06 15:19:17    737s] mha: 0.999422 mhc: 0.979592
[12/06 15:19:17    737s] 
[12/06 15:19:17    737s] Verbose-2031: Within search radius 115.200 um from center (352.000 957.800), there is no legal location for instance "ys[1].xs[3].conns_vc_info[2].east_tx_vc" ( cell: "low_swing_tx" ). This is likely caused by "DRC_Violation".
[12/06 15:19:17    737s] 
[12/06 15:19:17    737s] 
[12/06 15:19:17    737s] Verbose-2031: Within search radius 115.200 um from center (367.800 641.000), there is no legal location for instance "ys[3].xs[3].conns_vc_info[2].east_tx_vc" ( cell: "low_swing_tx" ). This is likely caused by "DRC_Violation".
[12/06 15:19:17    737s] 
[12/06 15:19:17    737s] 
[12/06 15:19:17    737s] Verbose-2031: Within search radius 115.200 um from center (373.800 959.600), there is no legal location for instance "ys[1].xs[0].conns_vc_info[2].west_tx_g" ( cell: "low_swing_tx" ). This is likely caused by "DRC_Violation".
[12/06 15:19:17    737s] 
[12/06 15:19:17    737s] 
[12/06 15:19:17    737s] Verbose-2031: Within search radius 115.200 um from center (513.000 623.000), there is no legal location for instance "ys[3].xs[0].conns_vc_info[2].east_tx_vc" ( cell: "low_swing_tx" ). This is likely caused by "DRC_Violation".
[12/06 15:19:17    737s] 
[12/06 15:19:17    737s] 
[12/06 15:19:17    737s] Verbose-2031: Within search radius 115.200 um from center (727.600 650.000), there is no legal location for instance "ys[3].xs[2].conns_vc_info[2].east_tx_vc" ( cell: "low_swing_tx" ). This is likely caused by "DRC_Violation".
[12/06 15:19:17    737s] 
[12/06 15:19:17    737s] 
[12/06 15:19:17    737s] Verbose-2031: Within search radius 115.200 um from center (727.600 930.800), there is no legal location for instance "ys[1].xs[1].conns_vc_info[2].west_tx_g" ( cell: "low_swing_tx" ). This is likely caused by "DRC_Violation".
[12/06 15:19:17    737s] 
[12/06 15:19:17    737s] 
[12/06 15:19:17    737s] Verbose-2031: Within search radius 115.200 um from center (746.000 261.200), there is no legal location for instance "ys[0].xs[1].conns_vc_info[2].west_tx_g" ( cell: "low_swing_tx" ). This is likely caused by "DRC_Violation".
[12/06 15:19:17    737s] 
[12/06 15:19:17    737s] 
[12/06 15:19:17    737s] Verbose-2031: Within search radius 115.200 um from center (746.000 930.800), there is no legal location for instance "ys[1].xs[0].conns_vc_info[2].east_tx_vc" ( cell: "low_swing_tx" ). This is likely caused by "DRC_Violation".
[12/06 15:19:17    737s] 
[12/06 15:19:17    737s] 
[12/06 15:19:17    737s] Verbose-2031: Within search radius 115.200 um from center (890.800 947.000), there is no legal location for instance "ys[1].xs[3].conns_vc_info[2].west_tx_g" ( cell: "low_swing_tx" ). This is likely caused by "DRC_Violation".
[12/06 15:19:17    737s] 
[12/06 15:19:17    737s] 
[12/06 15:19:17    737s] Verbose-2031: Within search radius 115.200 um from center (890.800 650.000), there is no legal location for instance "ys[3].xs[3].conns_vc_info[2].west_tx_g" ( cell: "low_swing_tx" ). This is likely caused by "DRC_Violation".
[12/06 15:19:17    737s] 
[12/06 15:19:17    737s] 
[12/06 15:19:17    737s] Verbose-2031: Within search radius 115.200 um from center (890.800 941.600), there is no legal location for instance "ys[1].xs[2].conns_vc_info[2].east_tx_vc" ( cell: "low_swing_tx" ). This is likely caused by "DRC_Violation".
[12/06 15:19:17    737s] 
[12/06 15:19:17    737s] 
[12/06 15:19:17    737s] Verbose-2031: Within search radius 115.200 um from center (890.800 623.000), there is no legal location for instance "ys[3].xs[1].conns_vc_info[2].west_tx_g" ( cell: "low_swing_tx" ). This is likely caused by "DRC_Violation".
[12/06 15:19:17    737s] 
[12/06 15:19:17    737s] 
[12/06 15:19:17    737s] Verbose-2031: Within search radius 115.200 um from center (1259.800 929.000), there is no legal location for instance "ys[1].xs[1].conns_vc_info[2].east_tx_vc" ( cell: "low_swing_tx" ). This is likely caused by "DRC_Violation".
[12/06 15:19:17    737s] 
[12/06 15:19:17    737s] 
[12/06 15:19:17    737s] Verbose-2031: Within search radius 115.200 um from center (1265.800 248.600), there is no legal location for instance "ys[0].xs[1].conns_vc_info[2].east_tx_vc" ( cell: "low_swing_tx" ). This is likely caused by "DRC_Violation".
[12/06 15:19:17    737s] 
[12/06 15:19:17    737s] 
[12/06 15:19:17    737s] Verbose-2031: Within search radius 115.200 um from center (1277.800 929.000), there is no legal location for instance "ys[1].xs[2].conns_vc_info[2].west_tx_g" ( cell: "low_swing_tx" ). This is likely caused by "DRC_Violation".
[12/06 15:19:17    737s] 
[12/06 15:19:17    737s] 
[12/06 15:19:17    737s] Verbose-2031: Within search radius 115.200 um from center (1283.800 250.400), there is no legal location for instance "ys[0].xs[2].conns_vc_info[2].west_tx_g" ( cell: "low_swing_tx" ). This is likely caused by "DRC_Violation".
[12/06 15:19:17    737s] 
[12/06 15:19:17    737s] Move report: legalization moves 35964 insts, mean move: 32.56 um, max move: 324.60 um spiral
[12/06 15:19:17    737s] 	Max move on inst (ys[2].xs[2].torus_switch_xy/U8): (1283.40, 1312.40) --> (1473.00, 1447.40)
[12/06 15:19:17    737s] [CPU] RefinePlace/Spiral (cpu=0:00:05.9, real=0:00:06.0)
[12/06 15:19:17    737s] [CPU] RefinePlace/Commit (cpu=0:00:03.0, real=0:00:03.0), EEQ(cpu=0:00:00.1, real=0:00:00.0), MTComit(cpu=0:00:01.8, real=0:00:01.0), leftOver(cpu=0:00:01.0, real=0:00:02.0)
[12/06 15:19:17    737s] [CPU] RefinePlace/Legalization (cpu=0:00:09.2, real=0:00:09.0, mem=3456.0MB) @(0:12:08 - 0:12:17).
[12/06 15:19:17    737s] **ERROR: (IMPSP-2021):	Could not legalize <17963> instances in the design. Check warning message IMPSP-270, IMPSP-452, IMPSP-2024, IMPSP-2039, IMPSP-2040, IMPSP-2042, or IMPSP-2020 in the log file for more details.Type 'man IMPSP-2021' for more detail.
[12/06 15:19:17    737s] Move report: Detail placement moves 106544 insts, mean move: 15.70 um, max move: 314.90 um 
[12/06 15:19:17    737s] 	Max move on inst (ys[2].xs[2].torus_switch_xy/U8): (1289.50, 1316.00) --> (1473.00, 1447.40)
[12/06 15:19:17    737s] 	Runtime: CPU: 0:00:22.0 REAL: 0:00:22.0 MEM: 3456.0MB
[12/06 15:19:17    737s] Statistics of distance of Instance movement in refine placement:
[12/06 15:19:17    737s]   maximum (X+Y) =       314.90 um
[12/06 15:19:17    737s]   inst (ys[2].xs[2].torus_switch_xy/U8) with max move: (1289.5, 1316) -> (1473, 1447.4)
[12/06 15:19:17    737s]   mean    (X+Y) =        15.70 um
[12/06 15:19:17    737s] Total instances flipped for WireLenOpt: 2
[12/06 15:19:17    737s] Summary Report:
[12/06 15:19:17    737s] Instances move: 106544 (out of 106545 movable)
[12/06 15:19:17    737s] Instances flipped: 0
[12/06 15:19:17    737s] Mean displacement: 15.70 um
[12/06 15:19:17    737s] Max displacement: 314.90 um (Instance: ys[2].xs[2].torus_switch_xy/U8) (1289.5, 1316) -> (1473, 1447.4)
[12/06 15:19:17    737s] 	Length: 6 sites, height: 1 rows, site name: core, cell type: CKAN2D0, constraint:Fence
[12/06 15:19:17    737s] Total instances moved : 106544
[12/06 15:19:17    737s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:21.982, REAL:22.035, MEM:3456.0M, EPOCH TIME: 1733516357.744932
[12/06 15:19:17    737s] Total net bbox length = 4.257e+06 (2.213e+06 2.044e+06) (ext = 1.547e+04)
[12/06 15:19:17    737s] Runtime: CPU: 0:00:22.2 REAL: 0:00:22.0 MEM: 3456.0MB
[12/06 15:19:17    737s] [CPU] RefinePlace/total (cpu=0:00:22.2, real=0:00:22.0, mem=3456.0MB) @(0:11:55 - 0:12:17).
[12/06 15:19:17    737s] *** Finished refinePlace (0:12:17 mem=3456.0M) ***
[12/06 15:19:17    737s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1664445.1
[12/06 15:19:17    737s] OPERPROF: Finished RefinePlace at level 1, CPU:22.199, REAL:22.251, MEM:3456.0M, EPOCH TIME: 1733516357.787126
[12/06 15:19:17    737s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3456.0M, EPOCH TIME: 1733516357.787159
[12/06 15:19:17    737s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:108842).
[12/06 15:19:17    737s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 15:19:17    737s] All LLGs are deleted
[12/06 15:19:17    737s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 15:19:17    737s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 15:19:17    737s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3456.0M, EPOCH TIME: 1733516357.883222
[12/06 15:19:17    737s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:3425.6M, EPOCH TIME: 1733516357.883843
[12/06 15:19:17    737s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.121, REAL:0.121, MEM:2916.6M, EPOCH TIME: 1733516357.908374
[12/06 15:19:17    737s] *** End of Placement (cpu=0:09:57, real=0:10:01, mem=2916.6M) ***
[12/06 15:19:17    737s] Processing tracks to init pin-track alignment.
[12/06 15:19:17    737s] z: 2, totalTracks: 1
[12/06 15:19:17    737s] z: 4, totalTracks: 1
[12/06 15:19:17    737s] z: 6, totalTracks: 1
[12/06 15:19:17    737s] z: 8, totalTracks: 1
[12/06 15:19:17    737s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/06 15:19:17    737s] All LLGs are deleted
[12/06 15:19:17    737s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 15:19:17    737s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 15:19:17    737s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2916.6M, EPOCH TIME: 1733516357.955597
[12/06 15:19:17    737s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2916.6M, EPOCH TIME: 1733516357.955975
[12/06 15:19:17    737s] # Building torus_credit_D_W32 llgBox search-tree.
[12/06 15:19:17    737s] # Floorplan has 32 instGroups (with no HInst) out of 80 Groups
[12/06 15:19:17    737s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2916.6M, EPOCH TIME: 1733516357.975092
[12/06 15:19:17    737s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 15:19:17    737s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 15:19:17    737s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2916.6M, EPOCH TIME: 1733516357.975426
[12/06 15:19:17    737s] Max number of tech site patterns supported in site array is 256.
[12/06 15:19:17    737s] Core basic site is core
[12/06 15:19:17    737s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[12/06 15:19:17    737s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2916.6M, EPOCH TIME: 1733516357.993379
[12/06 15:19:18    737s] After signature check, allow fast init is true, keep pre-filter is true.
[12/06 15:19:18    737s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[12/06 15:19:18    737s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.179, REAL:0.179, MEM:2916.6M, EPOCH TIME: 1733516358.172353
[12/06 15:19:18    737s] SiteArray: non-trimmed site array dimensions = 831 x 7480
[12/06 15:19:18    737s] SiteArray: use 31,911,936 bytes
[12/06 15:19:18    737s] SiteArray: current memory after site array memory allocation 2947.0M
[12/06 15:19:18    737s] SiteArray: FP blocked sites are writable
[12/06 15:19:18    737s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/06 15:19:18    737s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2947.0M, EPOCH TIME: 1733516358.242221
[12/06 15:19:19    739s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:1.576, REAL:1.578, MEM:2947.0M, EPOCH TIME: 1733516359.820205
[12/06 15:19:19    739s] SiteArray: number of non floorplan blocked sites for llg default is 6215880
[12/06 15:19:19    739s] Atter site array init, number of instance map data is 0.
[12/06 15:19:19    739s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:1.902, REAL:1.905, MEM:2947.0M, EPOCH TIME: 1733516359.880019
[12/06 15:19:19    739s] 
[12/06 15:19:19    739s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/06 15:19:19    739s] OPERPROF: Finished spInitSiteArr at level 1, CPU:1.950, REAL:1.953, MEM:2947.0M, EPOCH TIME: 1733516359.928344
[12/06 15:19:19    739s] 
[12/06 15:19:19    739s] OPERPROF: Starting spReportDensityMap (include fixed instaces) at level 1, MEM:2947.0M, EPOCH TIME: 1733516359.986920
[12/06 15:19:20    739s] OPERPROF:   Starting Cal-LLG-Density-Map at level 2, MEM:2947.0M, EPOCH TIME: 1733516360.009384
[12/06 15:19:20    739s] OPERPROF:   Finished Cal-LLG-Density-Map at level 2, CPU:0.047, REAL:0.047, MEM:2963.0M, EPOCH TIME: 1733516360.056749
[12/06 15:19:20    739s] default core: bins with density > 0.750 = 24.31 % ( 1715 / 7056 )
[12/06 15:19:20    739s] Density distribution unevenness ratio = 64.262%
[12/06 15:19:20    739s] Density distribution unevenness ratio (U70) = 29.666%
[12/06 15:19:20    739s] Density distribution unevenness ratio (U80) = 22.051%
[12/06 15:19:20    739s] Density distribution unevenness ratio (U90) = 14.847%
[12/06 15:19:20    739s] OPERPROF: Finished spReportDensityMap (include fixed instaces) at level 1, CPU:0.070, REAL:0.070, MEM:2963.0M, EPOCH TIME: 1733516360.057016
[12/06 15:19:20    739s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2963.0M, EPOCH TIME: 1733516360.057061
[12/06 15:19:20    739s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 15:19:20    739s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 15:19:20    739s] All LLGs are deleted
[12/06 15:19:20    739s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 15:19:20    739s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 15:19:20    739s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2963.0M, EPOCH TIME: 1733516360.123294
[12/06 15:19:20    739s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:2932.6M, EPOCH TIME: 1733516360.123910
[12/06 15:19:20    739s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.076, REAL:0.076, MEM:2932.6M, EPOCH TIME: 1733516360.133010
[12/06 15:19:20    739s] *** Free Virtual Timing Model ...(mem=2932.6M)
[12/06 15:19:20    740s] **INFO: Enable pre-place timing setting for timing analysis
[12/06 15:19:20    740s] Set Using Default Delay Limit as 101.
[12/06 15:19:20    740s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[12/06 15:19:20    740s] Set Default Net Delay as 0 ps.
[12/06 15:19:20    740s] Set Default Net Load as 0 pF. 
[12/06 15:19:21    740s] **INFO: Analyzing IO path groups for slack adjustment
[12/06 15:19:27    746s] Effort level <high> specified for reg2reg_tmp.1664445 path_group
[12/06 15:19:27    746s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/06 15:19:27    746s] #################################################################################
[12/06 15:19:27    746s] # Design Stage: PreRoute
[12/06 15:19:27    746s] # Design Name: torus_credit_D_W32
[12/06 15:19:27    746s] # Design Mode: 90nm
[12/06 15:19:27    746s] # Analysis Mode: MMMC Non-OCV 
[12/06 15:19:27    746s] # Parasitics Mode: No SPEF/RCDB 
[12/06 15:19:27    746s] # Signoff Settings: SI Off 
[12/06 15:19:27    746s] #################################################################################
[12/06 15:19:27    747s] Calculate delays in Single mode...
[12/06 15:19:28    747s] Topological Sorting (REAL = 0:00:01.0, MEM = 2907.8M, InitMEM = 2907.8M)
[12/06 15:19:28    747s] Start delay calculation (fullDC) (1 T). (MEM=2907.78)
[12/06 15:19:28    748s] End AAE Lib Interpolated Model. (MEM=2924.58 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/06 15:19:40    760s] Total number of fetched objects 108533
[12/06 15:19:41    761s] End Timing Check Calculation. (CPU Time=0:00:01.0, Real Time=0:00:01.0)
[12/06 15:19:41    761s] End delay calculation. (MEM=3127.98 CPU=0:00:11.2 REAL=0:00:11.0)
[12/06 15:19:41    761s] End delay calculation (fullDC). (MEM=3127.98 CPU=0:00:13.5 REAL=0:00:13.0)
[12/06 15:19:41    761s] *** CDM Built up (cpu=0:00:14.2  real=0:00:14.0  mem= 3128.0M) ***
[12/06 15:19:45    765s] **INFO: Disable pre-place timing setting for timing analysis
[12/06 15:19:46    765s] Set Using Default Delay Limit as 1000.
[12/06 15:19:46    765s] Set Default Net Delay as 1000 ps.
[12/06 15:19:46    765s] Set Default Net Load as 0.5 pF. 
[12/06 15:19:46    765s] Info: Disable timing driven in postCTS congRepair.
[12/06 15:19:46    765s] 
[12/06 15:19:46    765s] Starting congRepair ...
[12/06 15:19:46    765s] User Input Parameters:
[12/06 15:19:46    765s] - Congestion Driven    : On
[12/06 15:19:46    765s] - Timing Driven        : Off
[12/06 15:19:46    765s] - Area-Violation Based : On
[12/06 15:19:46    765s] - Start Rollback Level : -5
[12/06 15:19:46    765s] - Legalized            : On
[12/06 15:19:46    765s] - Window Based         : Off
[12/06 15:19:46    765s] - eDen incr mode       : Off
[12/06 15:19:46    765s] - Small incr mode      : Off
[12/06 15:19:46    765s] 
[12/06 15:19:46    765s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:3113.2M, EPOCH TIME: 1733516386.325385
[12/06 15:19:46    765s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.028, REAL:0.028, MEM:3113.2M, EPOCH TIME: 1733516386.353494
[12/06 15:19:46    765s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:3113.2M, EPOCH TIME: 1733516386.353588
[12/06 15:19:46    765s] Starting Early Global Route congestion estimation: mem = 3113.2M
[12/06 15:19:46    765s] (I)      ==================== Layers =====================
[12/06 15:19:46    765s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 15:19:46    765s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/06 15:19:46    765s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 15:19:46    765s] (I)      |  33 |  0 |      CO |     cut |      1 |       |
[12/06 15:19:46    765s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/06 15:19:46    765s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/06 15:19:46    765s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/06 15:19:46    765s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/06 15:19:46    765s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/06 15:19:46    765s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/06 15:19:46    765s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/06 15:19:46    765s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/06 15:19:46    765s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/06 15:19:46    765s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/06 15:19:46    765s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/06 15:19:46    765s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/06 15:19:46    765s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/06 15:19:46    765s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/06 15:19:46    765s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/06 15:19:46    765s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/06 15:19:46    765s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/06 15:19:46    765s] (I)      |  42 |  9 |      RV |     cut |      1 |       |
[12/06 15:19:46    765s] (I)      |  10 | 10 |      AP |    wire |      1 |       |
[12/06 15:19:46    765s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 15:19:46    765s] (I)      |   0 |  0 |      PO |   other |        |    MS |
[12/06 15:19:46    765s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[12/06 15:19:46    765s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 15:19:46    765s] (I)      Started Import and model ( Curr Mem: 3113.18 MB )
[12/06 15:19:46    765s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/06 15:19:46    766s] (I)      == Non-default Options ==
[12/06 15:19:46    766s] (I)      Maximum routing layer                              : 10
[12/06 15:19:46    766s] (I)      Number of threads                                  : 1
[12/06 15:19:46    766s] (I)      Use non-blocking free Dbs wires                    : false
[12/06 15:19:46    766s] (I)      Method to set GCell size                           : row
[12/06 15:19:46    766s] (I)      Counted 1175906 PG shapes. We will not process PG shapes layer by layer.
[12/06 15:19:46    766s] (I)      Use row-based GCell size
[12/06 15:19:46    766s] (I)      Use row-based GCell align
[12/06 15:19:46    766s] (I)      layer 0 area = 168000
[12/06 15:19:46    766s] (I)      layer 1 area = 208000
[12/06 15:19:46    766s] (I)      layer 2 area = 208000
[12/06 15:19:46    766s] (I)      layer 3 area = 208000
[12/06 15:19:46    766s] (I)      layer 4 area = 208000
[12/06 15:19:46    766s] (I)      layer 5 area = 208000
[12/06 15:19:46    766s] (I)      layer 6 area = 208000
[12/06 15:19:46    766s] (I)      layer 7 area = 2259999
[12/06 15:19:46    766s] (I)      layer 8 area = 2259999
[12/06 15:19:46    766s] (I)      layer 9 area = 0
[12/06 15:19:46    766s] (I)      GCell unit size   : 3600
[12/06 15:19:46    766s] (I)      GCell multiplier  : 1
[12/06 15:19:46    766s] (I)      GCell row height  : 3600
[12/06 15:19:46    766s] (I)      Actual row height : 3600
[12/06 15:19:46    766s] (I)      GCell align ref   : 4000 4000
[12/06 15:19:46    766s] [NR-eGR] Track table information for default rule: 
[12/06 15:19:46    766s] [NR-eGR] M1 has single uniform track structure
[12/06 15:19:46    766s] [NR-eGR] M2 has single uniform track structure
[12/06 15:19:46    766s] [NR-eGR] M3 has single uniform track structure
[12/06 15:19:46    766s] [NR-eGR] M4 has single uniform track structure
[12/06 15:19:46    766s] [NR-eGR] M5 has single uniform track structure
[12/06 15:19:46    766s] [NR-eGR] M6 has single uniform track structure
[12/06 15:19:46    766s] [NR-eGR] M7 has single uniform track structure
[12/06 15:19:46    766s] [NR-eGR] M8 has single uniform track structure
[12/06 15:19:46    766s] [NR-eGR] M9 has single uniform track structure
[12/06 15:19:46    766s] [NR-eGR] AP has single uniform track structure
[12/06 15:19:46    766s] (I)      ================== Default via ==================
[12/06 15:19:46    766s] (I)      +---+--------------------+----------------------+
[12/06 15:19:46    766s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut      |
[12/06 15:19:46    766s] (I)      +---+--------------------+----------------------+
[12/06 15:19:46    766s] (I)      | 1 |    3  VIA12_1cut_V |   11  VIA12_2cut_N   |
[12/06 15:19:46    766s] (I)      | 2 |   18  VIA23_1cut   |   29  VIA23_2cut_N   |
[12/06 15:19:46    766s] (I)      | 3 |   32  VIA34_1cut   |   42  VIA34_2cut_W   |
[12/06 15:19:46    766s] (I)      | 4 |   46  VIA45_1cut   |   57  VIA45_2cut_N   |
[12/06 15:19:46    766s] (I)      | 5 |   60  VIA56_1cut   |   71  VIA56_2cut_N   |
[12/06 15:19:46    766s] (I)      | 6 |   74  VIA67_1cut   |   85  VIA67_2cut_N   |
[12/06 15:19:46    766s] (I)      | 7 |   90  VIA78_1cut   |   98  VIA78_2cut_W   |
[12/06 15:19:46    766s] (I)      | 8 |  102  VIA89_1cut   |  116  VIA89_2stack_N |
[12/06 15:19:46    766s] (I)      | 9 |  118  VIA9AP_1cut  |  118  VIA9AP_1cut    |
[12/06 15:19:46    766s] (I)      +---+--------------------+----------------------+
[12/06 15:19:46    766s] (I)      592 nets have been assigned with the same min and max preferred routing layer. We relaxed the assignment.
[12/06 15:19:47    766s] [NR-eGR] Read 2100180 PG shapes
[12/06 15:19:47    766s] [NR-eGR] Read 0 clock shapes
[12/06 15:19:47    766s] [NR-eGR] Read 0 other shapes
[12/06 15:19:47    766s] [NR-eGR] #Routing Blockages  : 0
[12/06 15:19:47    766s] [NR-eGR] #Instance Blockages : 3792
[12/06 15:19:47    766s] [NR-eGR] #PG Blockages       : 2100180
[12/06 15:19:47    766s] [NR-eGR] #Halo Blockages     : 0
[12/06 15:19:47    766s] [NR-eGR] #Boundary Blockages : 0
[12/06 15:19:47    766s] [NR-eGR] #Clock Blockages    : 0
[12/06 15:19:47    766s] [NR-eGR] #Other Blockages    : 0
[12/06 15:19:47    766s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/06 15:19:47    766s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/06 15:19:47    766s] [NR-eGR] Read 107883 nets ( ignored 0 )
[12/06 15:19:47    766s] (I)      early_global_route_priority property id does not exist.
[12/06 15:19:47    766s] (I)      Read Num Blocks=2103972  Num Prerouted Wires=0  Num CS=0
[12/06 15:19:47    766s] (I)      Layer 1 (V) : #blockages 501328 : #preroutes 0
[12/06 15:19:47    766s] (I)      Layer 2 (H) : #blockages 497536 : #preroutes 0
[12/06 15:19:47    766s] (I)      Layer 3 (V) : #blockages 497536 : #preroutes 0
[12/06 15:19:47    767s] (I)      Layer 4 (H) : #blockages 428170 : #preroutes 0
[12/06 15:19:47    767s] (I)      Layer 5 (V) : #blockages 179402 : #preroutes 0
[12/06 15:19:47    767s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[12/06 15:19:47    767s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[12/06 15:19:47    767s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[12/06 15:19:47    767s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[12/06 15:19:47    767s] (I)      Number of ignored nets                =      0
[12/06 15:19:47    767s] (I)      Number of connected nets              =      0
[12/06 15:19:47    767s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/06 15:19:47    767s] (I)      Number of clock nets                  =      1.  Ignored: No
[12/06 15:19:47    767s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/06 15:19:47    767s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/06 15:19:47    767s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/06 15:19:47    767s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/06 15:19:47    767s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/06 15:19:47    767s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/06 15:19:47    767s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/06 15:19:47    767s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/06 15:19:47    767s] (I)      Ndr track 0 does not exist
[12/06 15:19:47    767s] (I)      ---------------------Grid Graph Info--------------------
[12/06 15:19:47    767s] (I)      Routing area        : (0, 0) - (3000000, 3000000)
[12/06 15:19:47    767s] (I)      Core area           : (4000, 4000) - (2996000, 2996000)
[12/06 15:19:47    767s] (I)      Site width          :   400  (dbu)
[12/06 15:19:47    767s] (I)      Row height          :  3600  (dbu)
[12/06 15:19:47    767s] (I)      GCell row height    :  3600  (dbu)
[12/06 15:19:47    767s] (I)      GCell width         :  3600  (dbu)
[12/06 15:19:47    767s] (I)      GCell height        :  3600  (dbu)
[12/06 15:19:47    767s] (I)      Grid                :   834   834    10
[12/06 15:19:47    767s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[12/06 15:19:47    767s] (I)      Vertical capacity   :     0  3600     0  3600     0  3600     0  3600     0  3600
[12/06 15:19:47    767s] (I)      Horizontal capacity :     0     0  3600     0  3600     0  3600     0  3600     0
[12/06 15:19:47    767s] (I)      Default wire width  :   180   200   200   200   200   200   200   800   800  6000
[12/06 15:19:47    767s] (I)      Default wire space  :   180   200   200   200   200   200   200   800   800  4000
[12/06 15:19:47    767s] (I)      Default wire pitch  :   360   400   400   400   400   400   400  1600  1600 10000
[12/06 15:19:47    767s] (I)      Default pitch size  :   360   400   400   400   400   400   400  1600  1600 13000
[12/06 15:19:47    767s] (I)      First track coord   :   400   200   400   200   400   200   400  1000   800 17200
[12/06 15:19:47    767s] (I)      Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25  0.28
[12/06 15:19:47    767s] (I)      Total num of tracks :  7499  7500  7499  7500  7499  7500  7499  1875  1875   230
[12/06 15:19:47    767s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[12/06 15:19:47    767s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[12/06 15:19:47    767s] (I)      --------------------------------------------------------
[12/06 15:19:47    767s] 
[12/06 15:19:47    767s] [NR-eGR] ============ Routing rule table ============
[12/06 15:19:47    767s] [NR-eGR] Rule id: 0  Nets: 107852
[12/06 15:19:47    767s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/06 15:19:47    767s] (I)                    Layer    2    3    4    5    6    7     8     9     10 
[12/06 15:19:47    767s] (I)                    Pitch  400  400  400  400  400  400  1600  1600  13000 
[12/06 15:19:47    767s] (I)             #Used tracks    1    1    1    1    1    1     1     1      1 
[12/06 15:19:47    767s] (I)       #Fully used tracks    1    1    1    1    1    1     1     1      1 
[12/06 15:19:47    767s] [NR-eGR] ========================================
[12/06 15:19:47    767s] [NR-eGR] 
[12/06 15:19:47    767s] (I)      =============== Blocked Tracks ===============
[12/06 15:19:47    767s] (I)      +-------+---------+----------+---------------+
[12/06 15:19:47    767s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/06 15:19:47    767s] (I)      +-------+---------+----------+---------------+
[12/06 15:19:47    767s] (I)      |     1 |       0 |        0 |         0.00% |
[12/06 15:19:47    767s] (I)      |     2 | 6255000 |  1795504 |        28.71% |
[12/06 15:19:47    767s] (I)      |     3 | 6254166 |   953074 |        15.24% |
[12/06 15:19:47    767s] (I)      |     4 | 6255000 |  1741376 |        27.84% |
[12/06 15:19:47    767s] (I)      |     5 | 6254166 |  3987373 |        63.76% |
[12/06 15:19:47    767s] (I)      |     6 | 6255000 |  3987906 |        63.76% |
[12/06 15:19:47    767s] (I)      |     7 | 6254166 |        0 |         0.00% |
[12/06 15:19:47    767s] (I)      |     8 | 1563750 |        0 |         0.00% |
[12/06 15:19:47    767s] (I)      |     9 | 1563750 |        0 |         0.00% |
[12/06 15:19:47    767s] (I)      |    10 |  191820 |        0 |         0.00% |
[12/06 15:19:47    767s] (I)      +-------+---------+----------+---------------+
[12/06 15:19:47    767s] (I)      Finished Import and model ( CPU: 1.30 sec, Real: 1.30 sec, Curr Mem: 3141.04 MB )
[12/06 15:19:47    767s] (I)      Reset routing kernel
[12/06 15:19:47    767s] (I)      Started Global Routing ( Curr Mem: 3141.04 MB )
[12/06 15:19:47    767s] (I)      totalPins=462919  totalGlobalPin=450968 (97.42%)
[12/06 15:19:47    767s] (I)      total 2D Cap : 7817916 = (6254166 H, 1563750 V)
[12/06 15:19:47    767s] [NR-eGR] Layer group 1: route 592 net(s) in layer range [7, 8]
[12/06 15:19:47    767s] (I)      
[12/06 15:19:47    767s] (I)      ============  Phase 1a Route ============
[12/06 15:19:47    767s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/06 15:19:47    767s] (I)      Usage: 206671 = (11214 H, 195457 V) = (0.18% H, 12.50% V) = (2.019e+04um H, 3.518e+05um V)
[12/06 15:19:47    767s] (I)      
[12/06 15:19:47    767s] (I)      ============  Phase 1b Route ============
[12/06 15:19:47    767s] (I)      Usage: 206672 = (11215 H, 195457 V) = (0.18% H, 12.50% V) = (2.019e+04um H, 3.518e+05um V)
[12/06 15:19:47    767s] (I)      Overflow of layer group 1: 0.00% H + 0.24% V. EstWL: 3.720096e+05um
[12/06 15:19:47    767s] (I)      
[12/06 15:19:47    767s] (I)      ============  Phase 1c Route ============
[12/06 15:19:47    767s] (I)      Level2 Grid: 167 x 167
[12/06 15:19:47    767s] (I)      Usage: 206708 = (11251 H, 195457 V) = (0.18% H, 12.50% V) = (2.025e+04um H, 3.518e+05um V)
[12/06 15:19:47    767s] (I)      
[12/06 15:19:47    767s] (I)      ============  Phase 1d Route ============
[12/06 15:19:47    767s] (I)      Usage: 206708 = (11251 H, 195457 V) = (0.18% H, 12.50% V) = (2.025e+04um H, 3.518e+05um V)
[12/06 15:19:47    767s] (I)      
[12/06 15:19:47    767s] (I)      ============  Phase 1e Route ============
[12/06 15:19:47    767s] (I)      Usage: 206708 = (11251 H, 195457 V) = (0.18% H, 12.50% V) = (2.025e+04um H, 3.518e+05um V)
[12/06 15:19:47    767s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 3.720744e+05um
[12/06 15:19:47    767s] (I)      
[12/06 15:19:47    767s] (I)      ============  Phase 1l Route ============
[12/06 15:19:48    767s] (I)      total 2D Cap : 34392247 = (17412463 H, 16979784 V)
[12/06 15:19:48    767s] [NR-eGR] Layer group 2: route 107260 net(s) in layer range [2, 10]
[12/06 15:19:48    767s] (I)      
[12/06 15:19:48    767s] (I)      ============  Phase 1a Route ============
[12/06 15:19:48    768s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/06 15:19:48    768s] (I)      Usage: 2907768 = (1491414 H, 1416354 V) = (8.57% H, 8.34% V) = (2.685e+06um H, 2.549e+06um V)
[12/06 15:19:48    768s] (I)      
[12/06 15:19:48    768s] (I)      ============  Phase 1b Route ============
[12/06 15:19:49    769s] (I)      Usage: 2913043 = (1494448 H, 1418595 V) = (8.58% H, 8.35% V) = (2.690e+06um H, 2.553e+06um V)
[12/06 15:19:49    769s] (I)      Overflow of layer group 2: 0.33% H + 0.52% V. EstWL: 5.243477e+06um
[12/06 15:19:49    769s] (I)      Congestion metric : 0.33%H 0.52%V, 0.85%HV
[12/06 15:19:49    769s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/06 15:19:49    769s] (I)      
[12/06 15:19:49    769s] (I)      ============  Phase 1c Route ============
[12/06 15:19:49    769s] (I)      Level2 Grid: 167 x 167
[12/06 15:19:49    769s] (I)      Usage: 2913051 = (1494448 H, 1418603 V) = (8.58% H, 8.35% V) = (2.690e+06um H, 2.553e+06um V)
[12/06 15:19:49    769s] (I)      
[12/06 15:19:49    769s] (I)      ============  Phase 1d Route ============
[12/06 15:19:49    769s] (I)      Usage: 2913051 = (1494448 H, 1418603 V) = (8.58% H, 8.35% V) = (2.690e+06um H, 2.553e+06um V)
[12/06 15:19:49    769s] (I)      
[12/06 15:19:49    769s] (I)      ============  Phase 1e Route ============
[12/06 15:19:49    769s] (I)      Usage: 2913051 = (1494448 H, 1418603 V) = (8.58% H, 8.35% V) = (2.690e+06um H, 2.553e+06um V)
[12/06 15:19:49    769s] [NR-eGR] Early Global Route overflow of layer group 2: 0.33% H + 0.52% V. EstWL: 5.243492e+06um
[12/06 15:19:49    769s] (I)      
[12/06 15:19:49    769s] (I)      ============  Phase 1l Route ============
[12/06 15:19:51    771s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/06 15:19:51    771s] (I)      Layer  2:    5606864    707673     10608           0     6252498    ( 0.00%) 
[12/06 15:19:51    771s] (I)      Layer  3:    5717469    785971      3738           0     6252498    ( 0.00%) 
[12/06 15:19:51    771s] (I)      Layer  4:    5655432    523492      1235           0     6252498    ( 0.00%) 
[12/06 15:19:51    771s] (I)      Layer  5:    4127728    183677      2957           0     6252498    ( 0.00%) 
[12/06 15:19:51    771s] (I)      Layer  6:    4332235    237841      4225           0     6252498    ( 0.00%) 
[12/06 15:19:51    771s] (I)      Layer  7:    6246667    631781       614           0     6252498    ( 0.00%) 
[12/06 15:19:51    771s] (I)      Layer  8:    1561875    243265       110           0     1563124    ( 0.00%) 
[12/06 15:19:51    771s] (I)      Layer  9:    1561875     27607         0           0     1563124    ( 0.00%) 
[12/06 15:19:51    771s] (I)      Layer 10:     191590         0         0      139329       53056    (72.42%) 
[12/06 15:19:51    771s] (I)      Total:      35001735   3341307     23487      139328    40694291    ( 0.34%) 
[12/06 15:19:51    771s] (I)      
[12/06 15:19:51    771s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/06 15:19:51    771s] [NR-eGR]                        OverCon           OverCon           OverCon            
[12/06 15:19:51    771s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[12/06 15:19:51    771s] [NR-eGR]        Layer             (1-4)             (5-8)               (9)    OverCon
[12/06 15:19:51    771s] [NR-eGR] --------------------------------------------------------------------------------
[12/06 15:19:51    771s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/06 15:19:51    771s] [NR-eGR]      M2 ( 2)      5037( 0.73%)       229( 0.03%)         5( 0.00%)   ( 0.76%) 
[12/06 15:19:51    771s] [NR-eGR]      M3 ( 3)      2285( 0.33%)        30( 0.00%)         0( 0.00%)   ( 0.33%) 
[12/06 15:19:51    771s] [NR-eGR]      M4 ( 4)       819( 0.12%)         8( 0.00%)         0( 0.00%)   ( 0.12%) 
[12/06 15:19:51    771s] [NR-eGR]      M5 ( 5)      2352( 0.34%)         1( 0.00%)         0( 0.00%)   ( 0.34%) 
[12/06 15:19:51    771s] [NR-eGR]      M6 ( 6)      3024( 0.44%)        12( 0.00%)         0( 0.00%)   ( 0.44%) 
[12/06 15:19:51    771s] [NR-eGR]      M7 ( 7)       425( 0.06%)         5( 0.00%)         0( 0.00%)   ( 0.06%) 
[12/06 15:19:51    771s] [NR-eGR]      M8 ( 8)       109( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[12/06 15:19:51    771s] [NR-eGR]      M9 ( 9)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/06 15:19:51    771s] [NR-eGR]      AP (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/06 15:19:51    771s] [NR-eGR] --------------------------------------------------------------------------------
[12/06 15:19:51    771s] [NR-eGR]        Total     14051( 0.24%)       285( 0.00%)         5( 0.00%)   ( 0.25%) 
[12/06 15:19:51    771s] [NR-eGR] 
[12/06 15:19:51    771s] (I)      Finished Global Routing ( CPU: 4.04 sec, Real: 4.05 sec, Curr Mem: 3197.04 MB )
[12/06 15:19:51    771s] (I)      total 2D Cap : 35077254 = (17696835 H, 17380419 V)
[12/06 15:19:51    771s] [NR-eGR] Overflow after Early Global Route 0.02% H + 0.08% V
[12/06 15:19:51    771s] Early Global Route congestion estimation runtime: 5.57 seconds, mem = 3197.0M
[12/06 15:19:51    771s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:5.552, REAL:5.567, MEM:3197.0M, EPOCH TIME: 1733516391.920588
[12/06 15:19:51    771s] OPERPROF: Starting HotSpotCal at level 1, MEM:3197.0M, EPOCH TIME: 1733516391.920637
[12/06 15:19:51    771s] [hotspot] +------------+---------------+---------------+
[12/06 15:19:51    771s] [hotspot] |            |   max hotspot | total hotspot |
[12/06 15:19:51    771s] [hotspot] +------------+---------------+---------------+
[12/06 15:19:51    771s] [hotspot] | normalized |         17.30 |         20.51 |
[12/06 15:19:51    771s] [hotspot] +------------+---------------+---------------+
[12/06 15:19:51    771s] Local HotSpot Analysis: normalized max congestion hotspot area = 17.30, normalized total congestion hotspot area = 20.51 (area is in unit of 4 std-cell row bins)
[12/06 15:19:51    771s] [hotspot] max/total 17.30/20.51, big hotspot (>10) total 17.30
[12/06 15:19:51    771s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[12/06 15:19:51    771s] [hotspot] +-----+-------------------------------------+---------------+
[12/06 15:19:51    771s] [hotspot] | top |            hotspot bbox             | hotspot score |
[12/06 15:19:51    771s] [hotspot] +-----+-------------------------------------+---------------+
[12/06 15:19:51    771s] [hotspot] |  1  |   662.60   605.00   720.20   662.60 |       17.30   |
[12/06 15:19:51    771s] [hotspot] +-----+-------------------------------------+---------------+
[12/06 15:19:51    771s] [hotspot] |  2  |   288.20   230.60   345.80   288.20 |        1.99   |
[12/06 15:19:51    771s] [hotspot] +-----+-------------------------------------+---------------+
[12/06 15:19:51    771s] [hotspot] |  3  |   921.80   230.60   979.40   288.20 |        0.69   |
[12/06 15:19:51    771s] [hotspot] +-----+-------------------------------------+---------------+
[12/06 15:19:51    771s] [hotspot] |  4  |   230.60   201.80   288.20   259.40 |        0.17   |
[12/06 15:19:51    771s] [hotspot] +-----+-------------------------------------+---------------+
[12/06 15:19:51    771s] [hotspot] |  5  |   201.80   633.80   259.40   691.40 |        0.17   |
[12/06 15:19:51    771s] [hotspot] +-----+-------------------------------------+---------------+
[12/06 15:19:51    771s] Top 5 hotspots total area: 20.34
[12/06 15:19:51    771s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.048, REAL:0.048, MEM:3213.0M, EPOCH TIME: 1733516391.968558
[12/06 15:19:51    771s] 
[12/06 15:19:51    771s] === incrementalPlace Internal Loop 1 ===
[12/06 15:19:51    771s] clkAW=1 clkAWMode=4 maxIt=1 maxTh=10.0 totTh=100.0 MP=1.050 maxM=-1 pMaxM=3
[12/06 15:19:51    771s] OPERPROF: Starting IPInitSPData at level 1, MEM:3213.0M, EPOCH TIME: 1733516391.977785
[12/06 15:19:51    771s] Processing tracks to init pin-track alignment.
[12/06 15:19:51    771s] z: 2, totalTracks: 1
[12/06 15:19:51    771s] z: 4, totalTracks: 1
[12/06 15:19:51    771s] z: 6, totalTracks: 1
[12/06 15:19:51    771s] z: 8, totalTracks: 1
[12/06 15:19:51    771s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[12/06 15:19:52    771s] All LLGs are deleted
[12/06 15:19:52    771s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 15:19:52    771s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 15:19:52    771s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3213.0M, EPOCH TIME: 1733516392.032647
[12/06 15:19:52    771s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3213.0M, EPOCH TIME: 1733516392.033113
[12/06 15:19:52    771s] # Building torus_credit_D_W32 llgBox search-tree.
[12/06 15:19:52    771s] # Floorplan has 32 instGroups (with no HInst) out of 80 Groups
[12/06 15:19:52    771s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3213.0M, EPOCH TIME: 1733516392.053441
[12/06 15:19:52    771s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 15:19:52    771s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 15:19:52    771s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3213.0M, EPOCH TIME: 1733516392.053840
[12/06 15:19:52    771s] Max number of tech site patterns supported in site array is 256.
[12/06 15:19:52    771s] Core basic site is core
[12/06 15:19:52    771s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[12/06 15:19:52    771s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3213.0M, EPOCH TIME: 1733516392.073382
[12/06 15:19:52    771s] After signature check, allow fast init is true, keep pre-filter is true.
[12/06 15:19:52    771s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[12/06 15:19:52    771s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.194, REAL:0.194, MEM:3213.0M, EPOCH TIME: 1733516392.267696
[12/06 15:19:52    771s] SiteArray: non-trimmed site array dimensions = 831 x 7480
[12/06 15:19:52    771s] SiteArray: use 31,911,936 bytes
[12/06 15:19:52    771s] SiteArray: current memory after site array memory allocation 3243.5M
[12/06 15:19:52    771s] SiteArray: FP blocked sites are writable
[12/06 15:19:52    771s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/06 15:19:52    771s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:3243.5M, EPOCH TIME: 1733516392.337135
[12/06 15:19:53    773s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:1.574, REAL:1.577, MEM:3243.5M, EPOCH TIME: 1733516393.914459
[12/06 15:19:53    773s] SiteArray: number of non floorplan blocked sites for llg default is 6215880
[12/06 15:19:53    773s] Atter site array init, number of instance map data is 0.
[12/06 15:19:53    773s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:1.913, REAL:1.917, MEM:3243.5M, EPOCH TIME: 1733516393.971297
[12/06 15:19:54    773s] 
[12/06 15:19:54    773s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/06 15:19:54    773s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:1.964, REAL:1.969, MEM:3243.5M, EPOCH TIME: 1733516394.022526
[12/06 15:19:54    773s] OPERPROF:   Starting post-place ADS at level 2, MEM:3243.5M, EPOCH TIME: 1733516394.022590
[12/06 15:19:54    773s] 
[12/06 15:19:54    774s] ADSU 0.321 -> 0.321. site 6215880.000 -> 6215880.000. GS 14.400
[12/06 15:19:54    774s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.490, REAL:0.491, MEM:3243.5M, EPOCH TIME: 1733516394.513829
[12/06 15:19:54    774s] OPERPROF:   Starting spMPad at level 2, MEM:2994.5M, EPOCH TIME: 1733516394.527632
[12/06 15:19:54    774s] OPERPROF:     Starting spContextMPad at level 3, MEM:2994.5M, EPOCH TIME: 1733516394.533727
[12/06 15:19:54    774s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:2994.5M, EPOCH TIME: 1733516394.533774
[12/06 15:19:54    774s] OPERPROF:   Finished spMPad at level 2, CPU:0.097, REAL:0.098, MEM:2994.5M, EPOCH TIME: 1733516394.625243
[12/06 15:19:54    774s] 
[12/06 15:19:54    774s] OPERPROF:   Starting spSetupSpareRegionBox at level 2, MEM:2994.5M, EPOCH TIME: 1733516394.708115
[12/06 15:19:54    774s] OPERPROF:   Finished spSetupSpareRegionBox at level 2, CPU:0.003, REAL:0.003, MEM:2994.5M, EPOCH TIME: 1733516394.711176
[12/06 15:19:54    774s] OPERPROF:   Starting spInitNetWt at level 2, MEM:2994.5M, EPOCH TIME: 1733516394.723620
[12/06 15:19:54    774s] no activity file in design. spp won't run.
[12/06 15:19:54    774s] [spp] 0
[12/06 15:19:54    774s] [adp] 0:1:1:3
[12/06 15:19:54    774s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.026, REAL:0.026, MEM:2994.5M, EPOCH TIME: 1733516394.749346
[12/06 15:19:54    774s] SP #FI/SF FL/PI 0/0 106545/0
[12/06 15:19:54    774s] OPERPROF: Finished IPInitSPData at level 1, CPU:2.783, REAL:2.790, MEM:2994.5M, EPOCH TIME: 1733516394.767942
[12/06 15:19:54    774s] PP off. flexM 0
[12/06 15:19:54    774s] OPERPROF: Starting CDPad at level 1, MEM:3008.3M, EPOCH TIME: 1733516394.900243
[12/06 15:19:54    774s] 3DP is on.
[12/06 15:19:54    774s] 3DP OF M2 0.015, M4 0.002. Diff 0, Offset 0
[12/06 15:19:55    774s] design sh 0.028. rd 0.200
[12/06 15:19:55    774s] design sh 0.027. rd 0.200
[12/06 15:19:55    774s] 3DP (1, 3) DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[12/06 15:19:55    774s] design sh 0.026. rd 0.200
[12/06 15:19:58    777s] CDPadU 0.366 -> 0.346. R=0.321, N=106545, GS=1.800
[12/06 15:19:58    777s] OPERPROF: Finished CDPad at level 1, CPU:3.310, REAL:3.283, MEM:3151.4M, EPOCH TIME: 1733516398.183731
[12/06 15:19:58    777s] NP #FI/FS/SF FL/PI: 0/0/0 106545/0
[12/06 15:19:58    778s] no activity file in design. spp won't run.
[12/06 15:19:58    778s] 
[12/06 15:19:58    778s] AB Est...
[12/06 15:19:58    778s] OPERPROF: Starting npPlace at level 1, MEM:3151.4M, EPOCH TIME: 1733516398.533916
[12/06 15:19:59    778s] OPERPROF: Finished npPlace at level 1, CPU:0.689, REAL:0.692, MEM:3401.5M, EPOCH TIME: 1733516399.226191
[12/06 15:19:59    778s] Iteration  6: Skipped, with CDP Off
[12/06 15:19:59    778s] 
[12/06 15:19:59    778s] AB Est...
[12/06 15:19:59    778s] OPERPROF: Starting npPlace at level 1, MEM:3401.5M, EPOCH TIME: 1733516399.291038
[12/06 15:19:59    779s] AB param 98.2% (104596/106545).
[12/06 15:19:59    779s] OPERPROF: Finished npPlace at level 1, CPU:0.685, REAL:0.688, MEM:3401.5M, EPOCH TIME: 1733516399.978760
[12/06 15:20:00    779s] AB WA 0.99. HSB #SP 0
[12/06 15:20:00    779s] AB Full.
[12/06 15:20:00    780s] OPERPROF: Starting npPlace at level 1, MEM:3401.5M, EPOCH TIME: 1733516400.577678
[12/06 15:20:35    814s] Iteration  7: Total net bbox = 1.739e+06 (8.03e+05 9.36e+05)
[12/06 15:20:35    814s]               Est.  stn bbox = 2.728e+06 (1.46e+06 1.27e+06)
[12/06 15:20:35    814s]               cpu = 0:00:33.9 real = 0:00:34.0 mem = 3480.4M
[12/06 15:20:35    814s] OPERPROF: Finished npPlace at level 1, CPU:34.361, REAL:34.760, MEM:3480.4M, EPOCH TIME: 1733516435.337372
[12/06 15:20:35    814s] 
[12/06 15:20:35    814s] AB Est...
[12/06 15:20:35    814s] no activity file in design. spp won't run.
[12/06 15:20:35    814s] NP #FI/FS/SF FL/PI: 0/0/0 106545/0
[12/06 15:20:35    814s] no activity file in design. spp won't run.
[12/06 15:20:35    815s] OPERPROF: Starting npPlace at level 1, MEM:3480.4M, EPOCH TIME: 1733516435.797114
[12/06 15:20:36    815s] AB param 99.7% (106193/106545).
[12/06 15:20:36    815s] OPERPROF: Finished npPlace at level 1, CPU:0.660, REAL:0.663, MEM:3464.4M, EPOCH TIME: 1733516436.459672
[12/06 15:20:36    815s] AB WA 1.00. HSB #SP 0
[12/06 15:20:36    815s] AB Full.
[12/06 15:20:37    816s] OPERPROF: Starting npPlace at level 1, MEM:3464.4M, EPOCH TIME: 1733516437.060315
[12/06 15:20:59    838s] Iteration  8: Total net bbox = 1.701e+06 (7.88e+05 9.13e+05)
[12/06 15:20:59    838s]               Est.  stn bbox = 2.752e+06 (1.47e+06 1.28e+06)
[12/06 15:20:59    838s]               cpu = 0:00:21.5 real = 0:00:22.0 mem = 3425.4M
[12/06 15:20:59    838s] OPERPROF: Finished npPlace at level 1, CPU:22.008, REAL:22.237, MEM:3425.4M, EPOCH TIME: 1733516459.297215
[12/06 15:20:59    838s] 
[12/06 15:20:59    838s] AB Est...
[12/06 15:20:59    838s] no activity file in design. spp won't run.
[12/06 15:20:59    838s] NP #FI/FS/SF FL/PI: 0/0/0 106545/0
[12/06 15:20:59    838s] no activity file in design. spp won't run.
[12/06 15:20:59    838s] OPERPROF: Starting npPlace at level 1, MEM:3425.4M, EPOCH TIME: 1733516459.747881
[12/06 15:21:00    839s] AB param 99.8% (106301/106545).
[12/06 15:21:00    839s] OPERPROF: Finished npPlace at level 1, CPU:0.706, REAL:0.708, MEM:3409.4M, EPOCH TIME: 1733516460.456249
[12/06 15:21:00    839s] AB WA 1.00. HSB #SP 0
[12/06 15:21:00    839s] AB Full.
[12/06 15:21:01    840s] OPERPROF: Starting npPlace at level 1, MEM:3409.4M, EPOCH TIME: 1733516461.069031
[12/06 15:21:49    888s] Iteration  9: Total net bbox = 1.873e+06 (8.80e+05 9.94e+05)
[12/06 15:21:49    888s]               Est.  stn bbox = 2.959e+06 (1.59e+06 1.37e+06)
[12/06 15:21:49    888s]               cpu = 0:00:47.7 real = 0:00:48.0 mem = 3384.4M
[12/06 15:21:49    888s] OPERPROF: Finished npPlace at level 1, CPU:48.156, REAL:48.728, MEM:3384.4M, EPOCH TIME: 1733516509.797360
[12/06 15:21:49    888s] 
[12/06 15:21:49    888s] AB Est...
[12/06 15:21:49    888s] no activity file in design. spp won't run.
[12/06 15:21:49    888s] NP #FI/FS/SF FL/PI: 0/0/0 106545/0
[12/06 15:21:50    888s] no activity file in design. spp won't run.
[12/06 15:21:50    888s] OPERPROF: Starting npPlace at level 1, MEM:3384.4M, EPOCH TIME: 1733516510.278408
[12/06 15:21:51    889s] AB param 98.8% (105275/106545).
[12/06 15:21:51    889s] OPERPROF: Finished npPlace at level 1, CPU:0.785, REAL:0.788, MEM:3368.4M, EPOCH TIME: 1733516511.066141
[12/06 15:21:51    889s] AB WA 0.99. HSB #SP 0
[12/06 15:21:51    889s] AB Full.
[12/06 15:21:51    890s] OPERPROF: Starting npPlace at level 1, MEM:3368.4M, EPOCH TIME: 1733516511.666011
[12/06 15:21:52    891s] Starting Early Global Route supply map. mem = 3407.5M
[12/06 15:21:52    891s] (I)      ==================== Layers =====================
[12/06 15:21:52    891s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 15:21:52    891s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/06 15:21:52    891s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 15:21:52    891s] (I)      |  33 |  0 |      CO |     cut |      1 |       |
[12/06 15:21:52    891s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/06 15:21:52    891s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/06 15:21:52    891s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/06 15:21:52    891s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/06 15:21:52    891s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/06 15:21:52    891s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/06 15:21:52    891s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/06 15:21:52    891s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/06 15:21:52    891s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/06 15:21:52    891s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/06 15:21:52    891s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/06 15:21:52    891s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/06 15:21:52    891s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/06 15:21:52    891s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/06 15:21:52    891s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/06 15:21:52    891s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/06 15:21:52    891s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/06 15:21:52    891s] (I)      |  42 |  9 |      RV |     cut |      1 |       |
[12/06 15:21:52    891s] (I)      |  10 | 10 |      AP |    wire |      1 |       |
[12/06 15:21:52    891s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 15:21:52    891s] (I)      |   0 |  0 |      PO |   other |        |    MS |
[12/06 15:21:52    891s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[12/06 15:21:52    891s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 15:21:54    892s] Finished Early Global Route supply map. mem = 3562.9M
[12/06 15:24:14   1032s] Iteration 10: Total net bbox = 1.896e+06 (8.88e+05 1.01e+06)
[12/06 15:24:14   1032s]               Est.  stn bbox = 2.980e+06 (1.59e+06 1.39e+06)
[12/06 15:24:14   1032s]               cpu = 0:02:22 real = 0:02:22 mem = 3422.9M
[12/06 15:24:14   1032s] OPERPROF: Finished npPlace at level 1, CPU:142.519, REAL:143.030, MEM:3422.9M, EPOCH TIME: 1733516654.696431
[12/06 15:24:14   1032s] Legalizing MH Cells... 0 / 0 (level 8)
[12/06 15:24:14   1032s] No instances found in the vector
[12/06 15:24:14   1032s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3422.9M, DRC: 0)
[12/06 15:24:14   1032s] 0 (out of 0) MH cells were successfully legalized.
[12/06 15:24:14   1032s] Legalizing MH Cells... 0 / 0 (level 100)
[12/06 15:24:14   1032s] No instances found in the vector
[12/06 15:24:14   1032s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3422.9M, DRC: 0)
[12/06 15:24:14   1032s] 0 (out of 0) MH cells were successfully legalized.
[12/06 15:24:14   1032s] no activity file in design. spp won't run.
[12/06 15:24:14   1032s] NP #FI/FS/SF FL/PI: 0/0/0 106545/0
[12/06 15:24:15   1033s] no activity file in design. spp won't run.
[12/06 15:24:15   1033s] OPERPROF: Starting npPlace at level 1, MEM:3422.9M, EPOCH TIME: 1733516655.791188
[12/06 15:26:37   1175s] Iteration 11: Total net bbox = 1.935e+06 (9.06e+05 1.03e+06)
[12/06 15:26:37   1175s]               Est.  stn bbox = 3.026e+06 (1.61e+06 1.41e+06)
[12/06 15:26:37   1175s]               cpu = 0:02:21 real = 0:02:21 mem = 3516.7M
[12/06 15:28:06   1264s] Iteration 12: Total net bbox = 2.037e+06 (9.48e+05 1.09e+06)
[12/06 15:28:06   1264s]               Est.  stn bbox = 3.130e+06 (1.65e+06 1.48e+06)
[12/06 15:28:06   1264s]               cpu = 0:01:29 real = 0:01:29 mem = 3824.3M
[12/06 15:28:06   1264s] GP RA stats: MHOnly 0 nrInst 106545 nrDH 576 nrMH 1264 (nrMH3Cnt 1264 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 576, nrHgtY0Cnt 576
[12/06 15:28:26   1283s] OPERPROF:   Starting npBlockageAwareSnap at level 2, MEM:3855.7M, EPOCH TIME: 1733516906.499269
[12/06 15:28:26   1283s] OPERPROF:   Finished npBlockageAwareSnap at level 2, CPU:0.247, REAL:0.248, MEM:3903.7M, EPOCH TIME: 1733516906.747354
[12/06 15:28:26   1283s] Iteration 13: Total net bbox = 1.981e+06 (8.99e+05 1.08e+06)
[12/06 15:28:26   1283s]               Est.  stn bbox = 3.066e+06 (1.60e+06 1.47e+06)
[12/06 15:28:26   1283s]               cpu = 0:00:19.8 real = 0:00:20.0 mem = 3837.7M
[12/06 15:28:26   1283s] OPERPROF: Finished npPlace at level 1, CPU:250.227, REAL:250.979, MEM:3837.7M, EPOCH TIME: 1733516906.769951
[12/06 15:28:26   1283s] Legalizing MH Cells... 0 / 0 (level 9)
[12/06 15:28:26   1283s] No instances found in the vector
[12/06 15:28:26   1283s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3821.7M, DRC: 0)
[12/06 15:28:26   1283s] 0 (out of 0) MH cells were successfully legalized.
[12/06 15:28:26   1283s] Move report: Congestion Driven Placement moves 106532 insts, mean move: 27.15 um, max move: 468.32 um 
[12/06 15:28:26   1283s] 	Max move on inst (ys[3].xs[0].conns_vc_info[2].east_tx_vc): (534.00, 528.50) --> (906.02, 624.80)
[12/06 15:28:26   1284s] no activity file in design. spp won't run.
[12/06 15:28:26   1284s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:3821.7M, EPOCH TIME: 1733516906.913224
[12/06 15:28:26   1284s] Saved padding area to DB
[12/06 15:28:26   1284s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:3821.7M, EPOCH TIME: 1733516906.924717
[12/06 15:28:26   1284s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.066, REAL:0.066, MEM:3821.7M, EPOCH TIME: 1733516906.991115
[12/06 15:28:27   1284s] OPERPROF:   Starting spMoveGatedClock at level 2, MEM:3821.7M, EPOCH TIME: 1733516907.028471
[12/06 15:28:27   1284s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/06 15:28:27   1284s] OPERPROF:   Finished spMoveGatedClock at level 2, CPU:0.043, REAL:0.043, MEM:3821.7M, EPOCH TIME: 1733516907.071287
[12/06 15:28:27   1284s] All LLGs are deleted
[12/06 15:28:27   1284s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 15:28:27   1284s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 15:28:27   1284s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3821.7M, EPOCH TIME: 1733516907.097471
[12/06 15:28:27   1284s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:3791.2M, EPOCH TIME: 1733516907.098074
[12/06 15:28:27   1284s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.195, REAL:0.196, MEM:3791.2M, EPOCH TIME: 1733516907.109074
[12/06 15:28:27   1284s] 
[12/06 15:28:27   1284s] Finished Incremental Placement (cpu=0:08:33, real=0:08:36, mem=3791.2M)
[12/06 15:28:27   1284s] CongRepair sets shifter mode to gplace
[12/06 15:28:27   1284s] TDRefine: refinePlace mode is spiral
[12/06 15:28:27   1284s] OPERPROF: Starting RefinePlace2 at level 1, MEM:3791.2M, EPOCH TIME: 1733516907.109271
[12/06 15:28:27   1284s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:3791.2M, EPOCH TIME: 1733516907.109308
[12/06 15:28:27   1284s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3791.2M, EPOCH TIME: 1733516907.109353
[12/06 15:28:27   1284s] Processing tracks to init pin-track alignment.
[12/06 15:28:27   1284s] z: 2, totalTracks: 1
[12/06 15:28:27   1284s] z: 4, totalTracks: 1
[12/06 15:28:27   1284s] z: 6, totalTracks: 1
[12/06 15:28:27   1284s] z: 8, totalTracks: 1
[12/06 15:28:27   1284s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/06 15:28:27   1284s] All LLGs are deleted
[12/06 15:28:27   1284s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 15:28:27   1284s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 15:28:27   1284s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:3791.2M, EPOCH TIME: 1733516907.157709
[12/06 15:28:27   1284s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:3791.2M, EPOCH TIME: 1733516907.158060
[12/06 15:28:27   1284s] # Building torus_credit_D_W32 llgBox search-tree.
[12/06 15:28:27   1284s] # Floorplan has 32 instGroups (with no HInst) out of 80 Groups
[12/06 15:28:27   1284s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:3791.2M, EPOCH TIME: 1733516907.182237
[12/06 15:28:27   1284s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 15:28:27   1284s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 15:28:27   1284s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:3791.2M, EPOCH TIME: 1733516907.184920
[12/06 15:28:27   1284s] Max number of tech site patterns supported in site array is 256.
[12/06 15:28:27   1284s] Core basic site is core
[12/06 15:28:27   1284s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[12/06 15:28:27   1284s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:3791.2M, EPOCH TIME: 1733516907.204226
[12/06 15:28:27   1284s] After signature check, allow fast init is true, keep pre-filter is true.
[12/06 15:28:27   1284s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[12/06 15:28:27   1284s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.201, REAL:0.201, MEM:3791.2M, EPOCH TIME: 1733516907.405578
[12/06 15:28:27   1284s] SiteArray: non-trimmed site array dimensions = 831 x 7480
[12/06 15:28:27   1284s] SiteArray: use 31,911,936 bytes
[12/06 15:28:27   1284s] SiteArray: current memory after site array memory allocation 3821.7M
[12/06 15:28:27   1284s] SiteArray: FP blocked sites are writable
[12/06 15:28:27   1284s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/06 15:28:27   1284s] OPERPROF:           Starting RoutingBlockageFromWireViaStBox at level 6, MEM:3821.7M, EPOCH TIME: 1733516907.474083
[12/06 15:28:29   1286s] OPERPROF:           Finished RoutingBlockageFromWireViaStBox at level 6, CPU:1.569, REAL:1.572, MEM:3821.7M, EPOCH TIME: 1733516909.046099
[12/06 15:28:29   1286s] SiteArray: number of non floorplan blocked sites for llg default is 6215880
[12/06 15:28:29   1286s] Atter site array init, number of instance map data is 0.
[12/06 15:28:29   1286s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:1.915, REAL:1.919, MEM:3821.7M, EPOCH TIME: 1733516909.104400
[12/06 15:28:29   1286s] 
[12/06 15:28:29   1286s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/06 15:28:29   1286s] OPERPROF:         Starting CMU at level 5, MEM:3821.7M, EPOCH TIME: 1733516909.141131
[12/06 15:28:29   1286s] OPERPROF:         Finished CMU at level 5, CPU:0.006, REAL:0.006, MEM:3821.7M, EPOCH TIME: 1733516909.147164
[12/06 15:28:29   1286s] 
[12/06 15:28:29   1286s] Bad Lib Cell Checking (CMU) is done! (0)
[12/06 15:28:29   1286s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:1.979, REAL:1.983, MEM:3821.7M, EPOCH TIME: 1733516909.165149
[12/06 15:28:29   1286s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:3821.7M, EPOCH TIME: 1733516909.165205
[12/06 15:28:29   1286s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.027, REAL:0.027, MEM:3048.7M, EPOCH TIME: 1733516909.192224
[12/06 15:28:29   1286s] 
[12/06 15:28:29   1286s] [CPU] DPlace-Init (cpu=0:00:02.2, real=0:00:02.0, mem=3048.7MB).
[12/06 15:28:29   1286s] OPERPROF:     Finished DPlace-Init at level 3, CPU:2.186, REAL:2.191, MEM:3048.7M, EPOCH TIME: 1733516909.299894
[12/06 15:28:29   1286s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:2.186, REAL:2.191, MEM:3048.7M, EPOCH TIME: 1733516909.299925
[12/06 15:28:29   1286s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1664445.2
[12/06 15:28:29   1286s] OPERPROF:   Starting RefinePlace at level 2, MEM:3048.7M, EPOCH TIME: 1733516909.300007
[12/06 15:28:29   1286s] *** Starting refinePlace (0:21:26 mem=3048.7M) ***
[12/06 15:28:29   1286s] Total net bbox length = 2.125e+06 (1.021e+06 1.104e+06) (ext = 1.652e+04)
[12/06 15:28:29   1286s] 
[12/06 15:28:29   1286s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/06 15:28:29   1286s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/06 15:28:29   1286s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/06 15:28:29   1286s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/06 15:28:29   1286s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:3048.7M, EPOCH TIME: 1733516909.479120
[12/06 15:28:29   1286s] Starting refinePlace ...
[12/06 15:28:29   1286s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/06 15:28:29   1286s] High fence density, enabling CRLP fence handling
[12/06 15:28:29   1286s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/06 15:28:29   1286s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:3056.0M, EPOCH TIME: 1733516909.702451
[12/06 15:28:29   1286s] DDP initSite1 nrRow 831 nrJob 831
[12/06 15:28:29   1286s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:3056.0M, EPOCH TIME: 1733516909.702550
[12/06 15:28:29   1286s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.014, REAL:0.014, MEM:3056.0M, EPOCH TIME: 1733516909.716538
[12/06 15:28:29   1286s] OPERPROF:         Starting AdvanceDataManager::initSite2 at level 5, MEM:3056.0M, EPOCH TIME: 1733516909.716576
[12/06 15:28:29   1286s] DDP initSite2 nrRow 109 nrJob 109
[12/06 15:28:29   1286s] OPERPROF:         Finished AdvanceDataManager::initSite2 at level 5, CPU:0.000, REAL:0.000, MEM:3056.0M, EPOCH TIME: 1733516909.716769
[12/06 15:28:29   1286s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:3056.0M, EPOCH TIME: 1733516909.716800
[12/06 15:28:29   1286s] DDP markSite nrRow 831 nrJob 831
[12/06 15:28:29   1286s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.014, REAL:0.014, MEM:3056.0M, EPOCH TIME: 1733516909.730805
[12/06 15:28:29   1286s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.028, REAL:0.028, MEM:3056.0M, EPOCH TIME: 1733516909.730852
[12/06 15:28:29   1286s] OPERPROF:       Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, MEM:3056.0M, EPOCH TIME: 1733516909.743302
[12/06 15:28:29   1286s] OPERPROF:         Starting AdvanceRowAssigner::cut row at level 5, MEM:3056.0M, EPOCH TIME: 1733516909.743353
[12/06 15:28:29   1286s] OPERPROF:         Finished AdvanceRowAssigner::cut row at level 5, CPU:0.001, REAL:0.001, MEM:3056.0M, EPOCH TIME: 1733516909.744737
[12/06 15:28:29   1286s] ** Cut row section cpu time 0:00:00.0.
[12/06 15:28:29   1286s]  ** Cut row section real time 0:00:00.0.
[12/06 15:28:29   1286s]  OPERPROF:       Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, CPU:0.001, REAL:0.001, MEM:3056.0M, EPOCH TIME: 1733516909.744776
[12/06 15:28:29   1286s] OPERPROF:       Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, MEM:3056.0M, EPOCH TIME: 1733516909.747594
[12/06 15:28:29   1286s] OPERPROF:       Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, CPU:0.000, REAL:0.000, MEM:3056.0M, EPOCH TIME: 1733516909.747639
[12/06 15:28:29   1286s] OPERPROF:       Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, MEM:3056.0M, EPOCH TIME: 1733516909.747957
[12/06 15:28:29   1286s] OPERPROF:         Starting AdvanceRowAssigner::cut row at level 5, MEM:3056.0M, EPOCH TIME: 1733516909.747994
[12/06 15:28:29   1286s] OPERPROF:         Finished AdvanceRowAssigner::cut row at level 5, CPU:0.002, REAL:0.002, MEM:3056.0M, EPOCH TIME: 1733516909.750444
[12/06 15:28:29   1286s] ** Cut row section cpu time 0:00:00.0.
[12/06 15:28:29   1286s]  ** Cut row section real time 0:00:00.0.
[12/06 15:28:29   1286s]  OPERPROF:       Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, CPU:0.003, REAL:0.003, MEM:3056.0M, EPOCH TIME: 1733516909.750514
[12/06 15:28:29   1287s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:3056.0M, EPOCH TIME: 1733516909.891645
[12/06 15:28:29   1287s] DDP initSite1 nrRow 831 nrJob 831
[12/06 15:28:29   1287s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:3056.0M, EPOCH TIME: 1733516909.891721
[12/06 15:28:29   1287s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.015, REAL:0.015, MEM:3056.0M, EPOCH TIME: 1733516909.906483
[12/06 15:28:29   1287s] OPERPROF:         Starting AdvanceDataManager::initSite2 at level 5, MEM:3056.0M, EPOCH TIME: 1733516909.906564
[12/06 15:28:29   1287s] DDP initSite2 nrRow 109 nrJob 109
[12/06 15:28:29   1287s] OPERPROF:         Finished AdvanceDataManager::initSite2 at level 5, CPU:0.000, REAL:0.000, MEM:3056.0M, EPOCH TIME: 1733516909.906738
[12/06 15:28:29   1287s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:3056.0M, EPOCH TIME: 1733516909.906777
[12/06 15:28:29   1287s] DDP markSite nrRow 831 nrJob 831
[12/06 15:28:29   1287s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.014, REAL:0.014, MEM:3056.0M, EPOCH TIME: 1733516909.920417
[12/06 15:28:29   1287s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.029, REAL:0.029, MEM:3056.0M, EPOCH TIME: 1733516909.920517
[12/06 15:28:29   1287s] OPERPROF:       Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, MEM:3056.0M, EPOCH TIME: 1733516909.933916
[12/06 15:28:29   1287s] OPERPROF:         Starting AdvanceRowAssigner::cut row at level 5, MEM:3056.0M, EPOCH TIME: 1733516909.933953
[12/06 15:28:29   1287s] OPERPROF:         Finished AdvanceRowAssigner::cut row at level 5, CPU:0.001, REAL:0.001, MEM:3056.0M, EPOCH TIME: 1733516909.935289
[12/06 15:28:29   1287s] ** Cut row section cpu time 0:00:00.0.
[12/06 15:28:29   1287s]  ** Cut row section real time 0:00:00.0.
[12/06 15:28:29   1287s]  OPERPROF:       Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, CPU:0.001, REAL:0.001, MEM:3056.0M, EPOCH TIME: 1733516909.935329
[12/06 15:28:29   1287s] OPERPROF:       Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, MEM:3056.0M, EPOCH TIME: 1733516909.938236
[12/06 15:28:29   1287s] OPERPROF:       Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, CPU:0.000, REAL:0.000, MEM:3056.0M, EPOCH TIME: 1733516909.938279
[12/06 15:28:29   1287s] OPERPROF:       Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, MEM:3056.0M, EPOCH TIME: 1733516909.938669
[12/06 15:28:29   1287s] OPERPROF:         Starting AdvanceRowAssigner::cut row at level 5, MEM:3056.0M, EPOCH TIME: 1733516909.938705
[12/06 15:28:29   1287s] OPERPROF:         Finished AdvanceRowAssigner::cut row at level 5, CPU:0.002, REAL:0.002, MEM:3056.0M, EPOCH TIME: 1733516909.941126
[12/06 15:28:29   1287s] ** Cut row section cpu time 0:00:00.0.
[12/06 15:28:29   1287s]  ** Cut row section real time 0:00:00.0.
[12/06 15:28:29   1287s]  OPERPROF:       Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, CPU:0.002, REAL:0.003, MEM:3056.0M, EPOCH TIME: 1733516909.941186
[12/06 15:28:30   1287s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:3056.0M, EPOCH TIME: 1733516910.070229
[12/06 15:28:30   1287s] DDP initSite1 nrRow 831 nrJob 831
[12/06 15:28:30   1287s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:3056.0M, EPOCH TIME: 1733516910.070307
[12/06 15:28:30   1287s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.016, REAL:0.016, MEM:3056.0M, EPOCH TIME: 1733516910.086806
[12/06 15:28:30   1287s] OPERPROF:         Starting AdvanceDataManager::initSite2 at level 5, MEM:3056.0M, EPOCH TIME: 1733516910.086880
[12/06 15:28:30   1287s] DDP initSite2 nrRow 109 nrJob 109
[12/06 15:28:30   1287s] OPERPROF:         Finished AdvanceDataManager::initSite2 at level 5, CPU:0.000, REAL:0.000, MEM:3056.0M, EPOCH TIME: 1733516910.087060
[12/06 15:28:30   1287s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:3056.0M, EPOCH TIME: 1733516910.087100
[12/06 15:28:30   1287s] DDP markSite nrRow 831 nrJob 831
[12/06 15:28:30   1287s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.014, REAL:0.014, MEM:3056.0M, EPOCH TIME: 1733516910.101032
[12/06 15:28:30   1287s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.031, REAL:0.031, MEM:3056.0M, EPOCH TIME: 1733516910.101127
[12/06 15:28:30   1287s] OPERPROF:       Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, MEM:3056.0M, EPOCH TIME: 1733516910.114586
[12/06 15:28:30   1287s] OPERPROF:         Starting AdvanceRowAssigner::cut row at level 5, MEM:3056.0M, EPOCH TIME: 1733516910.114664
[12/06 15:28:30   1287s] OPERPROF:         Finished AdvanceRowAssigner::cut row at level 5, CPU:0.001, REAL:0.001, MEM:3056.0M, EPOCH TIME: 1733516910.116054
[12/06 15:28:30   1287s] ** Cut row section cpu time 0:00:00.0.
[12/06 15:28:30   1287s]  ** Cut row section real time 0:00:00.0.
[12/06 15:28:30   1287s]  OPERPROF:       Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, CPU:0.001, REAL:0.002, MEM:3056.0M, EPOCH TIME: 1733516910.116095
[12/06 15:28:30   1287s] OPERPROF:       Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, MEM:3056.0M, EPOCH TIME: 1733516910.118828
[12/06 15:28:30   1287s] OPERPROF:       Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, CPU:0.000, REAL:0.000, MEM:3056.0M, EPOCH TIME: 1733516910.118872
[12/06 15:28:30   1287s] OPERPROF:       Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, MEM:3056.0M, EPOCH TIME: 1733516910.119194
[12/06 15:28:30   1287s] OPERPROF:         Starting AdvanceRowAssigner::cut row at level 5, MEM:3056.0M, EPOCH TIME: 1733516910.119231
[12/06 15:28:30   1287s] OPERPROF:         Finished AdvanceRowAssigner::cut row at level 5, CPU:0.002, REAL:0.002, MEM:3056.0M, EPOCH TIME: 1733516910.121636
[12/06 15:28:30   1287s] ** Cut row section cpu time 0:00:00.0.
[12/06 15:28:30   1287s]  ** Cut row section real time 0:00:00.0.
[12/06 15:28:30   1287s]  OPERPROF:       Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, CPU:0.002, REAL:0.003, MEM:3056.0M, EPOCH TIME: 1733516910.121701
[12/06 15:28:30   1287s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:3056.0M, EPOCH TIME: 1733516910.260721
[12/06 15:28:30   1287s] DDP initSite1 nrRow 831 nrJob 831
[12/06 15:28:30   1287s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:3056.0M, EPOCH TIME: 1733516910.260801
[12/06 15:28:30   1287s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.010, REAL:0.010, MEM:3056.0M, EPOCH TIME: 1733516910.270893
[12/06 15:28:30   1287s] OPERPROF:         Starting AdvanceDataManager::initSite2 at level 5, MEM:3056.0M, EPOCH TIME: 1733516910.270923
[12/06 15:28:30   1287s] DDP initSite2 nrRow 109 nrJob 109
[12/06 15:28:30   1287s] OPERPROF:         Finished AdvanceDataManager::initSite2 at level 5, CPU:0.000, REAL:0.000, MEM:3056.0M, EPOCH TIME: 1733516910.271136
[12/06 15:28:30   1287s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:3056.0M, EPOCH TIME: 1733516910.271163
[12/06 15:28:30   1287s] DDP markSite nrRow 831 nrJob 831
[12/06 15:28:30   1287s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.015, REAL:0.015, MEM:3056.0M, EPOCH TIME: 1733516910.286243
[12/06 15:28:30   1287s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.025, REAL:0.026, MEM:3056.0M, EPOCH TIME: 1733516910.286281
[12/06 15:28:30   1287s] OPERPROF:       Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, MEM:3056.0M, EPOCH TIME: 1733516910.297317
[12/06 15:28:30   1287s] OPERPROF:         Starting AdvanceRowAssigner::cut row at level 5, MEM:3056.0M, EPOCH TIME: 1733516910.297363
[12/06 15:28:30   1287s] OPERPROF:         Finished AdvanceRowAssigner::cut row at level 5, CPU:0.001, REAL:0.001, MEM:3056.0M, EPOCH TIME: 1733516910.298653
[12/06 15:28:30   1287s] ** Cut row section cpu time 0:00:00.0.
[12/06 15:28:30   1287s]  ** Cut row section real time 0:00:00.0.
[12/06 15:28:30   1287s]  OPERPROF:       Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, CPU:0.001, REAL:0.001, MEM:3056.0M, EPOCH TIME: 1733516910.298692
[12/06 15:28:30   1287s] OPERPROF:       Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, MEM:3056.0M, EPOCH TIME: 1733516910.301412
[12/06 15:28:30   1287s] OPERPROF:       Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, CPU:0.000, REAL:0.000, MEM:3056.0M, EPOCH TIME: 1733516910.301454
[12/06 15:28:30   1287s] OPERPROF:       Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, MEM:3056.0M, EPOCH TIME: 1733516910.301779
[12/06 15:28:30   1287s] OPERPROF:         Starting AdvanceRowAssigner::cut row at level 5, MEM:3056.0M, EPOCH TIME: 1733516910.301815
[12/06 15:28:30   1287s] OPERPROF:         Finished AdvanceRowAssigner::cut row at level 5, CPU:0.002, REAL:0.002, MEM:3056.0M, EPOCH TIME: 1733516910.304149
[12/06 15:28:30   1287s] ** Cut row section cpu time 0:00:00.0.
[12/06 15:28:30   1287s]  ** Cut row section real time 0:00:00.0.
[12/06 15:28:30   1287s]  OPERPROF:       Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, CPU:0.002, REAL:0.002, MEM:3056.0M, EPOCH TIME: 1733516910.304213
[12/06 15:28:30   1287s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:3056.0M, EPOCH TIME: 1733516910.442942
[12/06 15:28:30   1287s] DDP initSite1 nrRow 831 nrJob 831
[12/06 15:28:30   1287s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:3056.0M, EPOCH TIME: 1733516910.443022
[12/06 15:28:30   1287s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.015, REAL:0.016, MEM:3056.0M, EPOCH TIME: 1733516910.458571
[12/06 15:28:30   1287s] OPERPROF:         Starting AdvanceDataManager::initSite2 at level 5, MEM:3056.0M, EPOCH TIME: 1733516910.458647
[12/06 15:28:30   1287s] DDP initSite2 nrRow 109 nrJob 109
[12/06 15:28:30   1287s] OPERPROF:         Finished AdvanceDataManager::initSite2 at level 5, CPU:0.000, REAL:0.000, MEM:3056.0M, EPOCH TIME: 1733516910.458929
[12/06 15:28:30   1287s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:3056.0M, EPOCH TIME: 1733516910.458968
[12/06 15:28:30   1287s] DDP markSite nrRow 831 nrJob 831
[12/06 15:28:30   1287s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.013, REAL:0.013, MEM:3056.0M, EPOCH TIME: 1733516910.471862
[12/06 15:28:30   1287s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.029, REAL:0.029, MEM:3056.0M, EPOCH TIME: 1733516910.471916
[12/06 15:28:30   1287s] OPERPROF:       Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, MEM:3056.0M, EPOCH TIME: 1733516910.482253
[12/06 15:28:30   1287s] OPERPROF:         Starting AdvanceRowAssigner::cut row at level 5, MEM:3056.0M, EPOCH TIME: 1733516910.482299
[12/06 15:28:30   1287s] OPERPROF:         Finished AdvanceRowAssigner::cut row at level 5, CPU:0.001, REAL:0.001, MEM:3056.0M, EPOCH TIME: 1733516910.483315
[12/06 15:28:30   1287s] ** Cut row section cpu time 0:00:00.0.
[12/06 15:28:30   1287s]  ** Cut row section real time 0:00:00.0.
[12/06 15:28:30   1287s]  OPERPROF:       Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, CPU:0.001, REAL:0.001, MEM:3056.0M, EPOCH TIME: 1733516910.483400
[12/06 15:28:30   1287s] OPERPROF:       Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, MEM:3056.0M, EPOCH TIME: 1733516910.487032
[12/06 15:28:30   1287s] OPERPROF:       Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, CPU:0.000, REAL:0.000, MEM:3056.0M, EPOCH TIME: 1733516910.487084
[12/06 15:28:30   1287s] OPERPROF:       Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, MEM:3056.0M, EPOCH TIME: 1733516910.487502
[12/06 15:28:30   1287s] OPERPROF:         Starting AdvanceRowAssigner::cut row at level 5, MEM:3056.0M, EPOCH TIME: 1733516910.487547
[12/06 15:28:30   1287s] OPERPROF:         Finished AdvanceRowAssigner::cut row at level 5, CPU:0.002, REAL:0.002, MEM:3056.0M, EPOCH TIME: 1733516910.489426
[12/06 15:28:30   1287s] ** Cut row section cpu time 0:00:00.0.
[12/06 15:28:30   1287s]  ** Cut row section real time 0:00:00.0.
[12/06 15:28:30   1287s]  OPERPROF:       Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, CPU:0.002, REAL:0.002, MEM:3056.0M, EPOCH TIME: 1733516910.489520
[12/06 15:28:30   1287s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:3056.0M, EPOCH TIME: 1733516910.630695
[12/06 15:28:30   1287s] DDP initSite1 nrRow 831 nrJob 831
[12/06 15:28:30   1287s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:3056.0M, EPOCH TIME: 1733516910.630773
[12/06 15:28:30   1287s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.015, REAL:0.015, MEM:3056.0M, EPOCH TIME: 1733516910.645583
[12/06 15:28:30   1287s] OPERPROF:         Starting AdvanceDataManager::initSite2 at level 5, MEM:3056.0M, EPOCH TIME: 1733516910.645667
[12/06 15:28:30   1287s] DDP initSite2 nrRow 109 nrJob 109
[12/06 15:28:30   1287s] OPERPROF:         Finished AdvanceDataManager::initSite2 at level 5, CPU:0.000, REAL:0.000, MEM:3056.0M, EPOCH TIME: 1733516910.645857
[12/06 15:28:30   1287s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:3056.0M, EPOCH TIME: 1733516910.645895
[12/06 15:28:30   1287s] DDP markSite nrRow 831 nrJob 831
[12/06 15:28:30   1287s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.014, REAL:0.014, MEM:3056.0M, EPOCH TIME: 1733516910.659608
[12/06 15:28:30   1287s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.029, REAL:0.029, MEM:3056.0M, EPOCH TIME: 1733516910.659703
[12/06 15:28:30   1287s] OPERPROF:       Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, MEM:3056.0M, EPOCH TIME: 1733516910.672414
[12/06 15:28:30   1287s] OPERPROF:         Starting AdvanceRowAssigner::cut row at level 5, MEM:3056.0M, EPOCH TIME: 1733516910.672452
[12/06 15:28:30   1287s] OPERPROF:         Finished AdvanceRowAssigner::cut row at level 5, CPU:0.001, REAL:0.001, MEM:3056.0M, EPOCH TIME: 1733516910.673780
[12/06 15:28:30   1287s] ** Cut row section cpu time 0:00:00.0.
[12/06 15:28:30   1287s]  ** Cut row section real time 0:00:00.0.
[12/06 15:28:30   1287s]  OPERPROF:       Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, CPU:0.001, REAL:0.001, MEM:3056.0M, EPOCH TIME: 1733516910.673819
[12/06 15:28:30   1287s] OPERPROF:       Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, MEM:3056.0M, EPOCH TIME: 1733516910.676765
[12/06 15:28:30   1287s] OPERPROF:       Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, CPU:0.000, REAL:0.000, MEM:3056.0M, EPOCH TIME: 1733516910.676807
[12/06 15:28:30   1287s] OPERPROF:       Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, MEM:3056.0M, EPOCH TIME: 1733516910.677169
[12/06 15:28:30   1287s] OPERPROF:         Starting AdvanceRowAssigner::cut row at level 5, MEM:3056.0M, EPOCH TIME: 1733516910.677205
[12/06 15:28:30   1287s] OPERPROF:         Finished AdvanceRowAssigner::cut row at level 5, CPU:0.002, REAL:0.002, MEM:3056.0M, EPOCH TIME: 1733516910.679566
[12/06 15:28:30   1287s] ** Cut row section cpu time 0:00:00.0.
[12/06 15:28:30   1287s]  ** Cut row section real time 0:00:00.0.
[12/06 15:28:30   1287s]  OPERPROF:       Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, CPU:0.002, REAL:0.002, MEM:3056.0M, EPOCH TIME: 1733516910.679626
[12/06 15:28:30   1287s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:3056.0M, EPOCH TIME: 1733516910.802706
[12/06 15:28:30   1287s] DDP initSite1 nrRow 831 nrJob 831
[12/06 15:28:30   1287s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:3056.0M, EPOCH TIME: 1733516910.802795
[12/06 15:28:30   1287s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.013, REAL:0.013, MEM:3056.0M, EPOCH TIME: 1733516910.815474
[12/06 15:28:30   1287s] OPERPROF:         Starting AdvanceDataManager::initSite2 at level 5, MEM:3056.0M, EPOCH TIME: 1733516910.815557
[12/06 15:28:30   1287s] DDP initSite2 nrRow 109 nrJob 109
[12/06 15:28:30   1287s] OPERPROF:         Finished AdvanceDataManager::initSite2 at level 5, CPU:0.000, REAL:0.000, MEM:3056.0M, EPOCH TIME: 1733516910.815815
[12/06 15:28:30   1287s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:3056.0M, EPOCH TIME: 1733516910.815854
[12/06 15:28:30   1287s] DDP markSite nrRow 831 nrJob 831
[12/06 15:28:30   1287s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.016, REAL:0.016, MEM:3056.0M, EPOCH TIME: 1733516910.831522
[12/06 15:28:30   1287s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.029, REAL:0.029, MEM:3056.0M, EPOCH TIME: 1733516910.831617
[12/06 15:28:30   1287s] OPERPROF:       Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, MEM:3056.0M, EPOCH TIME: 1733516910.843961
[12/06 15:28:30   1287s] OPERPROF:         Starting AdvanceRowAssigner::cut row at level 5, MEM:3056.0M, EPOCH TIME: 1733516910.843997
[12/06 15:28:30   1287s] OPERPROF:         Finished AdvanceRowAssigner::cut row at level 5, CPU:0.001, REAL:0.001, MEM:3056.0M, EPOCH TIME: 1733516910.845226
[12/06 15:28:30   1287s] ** Cut row section cpu time 0:00:00.0.
[12/06 15:28:30   1287s]  ** Cut row section real time 0:00:00.0.
[12/06 15:28:30   1287s]  OPERPROF:       Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, CPU:0.001, REAL:0.001, MEM:3056.0M, EPOCH TIME: 1733516910.845265
[12/06 15:28:30   1287s] OPERPROF:       Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, MEM:3056.0M, EPOCH TIME: 1733516910.848040
[12/06 15:28:30   1287s] OPERPROF:       Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, CPU:0.000, REAL:0.000, MEM:3056.0M, EPOCH TIME: 1733516910.848082
[12/06 15:28:30   1287s] OPERPROF:       Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, MEM:3056.0M, EPOCH TIME: 1733516910.848403
[12/06 15:28:30   1287s] OPERPROF:         Starting AdvanceRowAssigner::cut row at level 5, MEM:3056.0M, EPOCH TIME: 1733516910.848438
[12/06 15:28:30   1287s] OPERPROF:         Finished AdvanceRowAssigner::cut row at level 5, CPU:0.002, REAL:0.002, MEM:3056.0M, EPOCH TIME: 1733516910.850771
[12/06 15:28:30   1287s] ** Cut row section cpu time 0:00:00.0.
[12/06 15:28:30   1287s]  ** Cut row section real time 0:00:00.0.
[12/06 15:28:30   1287s]  OPERPROF:       Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, CPU:0.002, REAL:0.002, MEM:3056.0M, EPOCH TIME: 1733516910.850841
[12/06 15:28:31   1288s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:3056.0M, EPOCH TIME: 1733516911.001025
[12/06 15:28:31   1288s] DDP initSite1 nrRow 831 nrJob 831
[12/06 15:28:31   1288s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:3056.0M, EPOCH TIME: 1733516911.001110
[12/06 15:28:31   1288s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.013, REAL:0.013, MEM:3056.0M, EPOCH TIME: 1733516911.014532
[12/06 15:28:31   1288s] OPERPROF:         Starting AdvanceDataManager::initSite2 at level 5, MEM:3056.0M, EPOCH TIME: 1733516911.014572
[12/06 15:28:31   1288s] DDP initSite2 nrRow 109 nrJob 109
[12/06 15:28:31   1288s] OPERPROF:         Finished AdvanceDataManager::initSite2 at level 5, CPU:0.000, REAL:0.000, MEM:3056.0M, EPOCH TIME: 1733516911.014727
[12/06 15:28:31   1288s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:3056.0M, EPOCH TIME: 1733516911.014763
[12/06 15:28:31   1288s] DDP markSite nrRow 831 nrJob 831
[12/06 15:28:31   1288s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.014, REAL:0.014, MEM:3056.0M, EPOCH TIME: 1733516911.028609
[12/06 15:28:31   1288s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.027, REAL:0.028, MEM:3056.0M, EPOCH TIME: 1733516911.028660
[12/06 15:28:31   1288s] OPERPROF:       Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, MEM:3056.0M, EPOCH TIME: 1733516911.039533
[12/06 15:28:31   1288s] OPERPROF:         Starting AdvanceRowAssigner::cut row at level 5, MEM:3056.0M, EPOCH TIME: 1733516911.039597
[12/06 15:28:31   1288s] OPERPROF:         Finished AdvanceRowAssigner::cut row at level 5, CPU:0.001, REAL:0.001, MEM:3056.0M, EPOCH TIME: 1733516911.040716
[12/06 15:28:31   1288s] ** Cut row section cpu time 0:00:00.0.
[12/06 15:28:31   1288s]  ** Cut row section real time 0:00:00.0.
[12/06 15:28:31   1288s]  OPERPROF:       Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, CPU:0.001, REAL:0.001, MEM:3056.0M, EPOCH TIME: 1733516911.040777
[12/06 15:28:31   1288s] OPERPROF:       Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, MEM:3056.0M, EPOCH TIME: 1733516911.044830
[12/06 15:28:31   1288s] OPERPROF:       Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, CPU:0.000, REAL:0.000, MEM:3056.0M, EPOCH TIME: 1733516911.044875
[12/06 15:28:31   1288s] OPERPROF:       Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, MEM:3056.0M, EPOCH TIME: 1733516911.045213
[12/06 15:28:31   1288s] OPERPROF:         Starting AdvanceRowAssigner::cut row at level 5, MEM:3056.0M, EPOCH TIME: 1733516911.045250
[12/06 15:28:31   1288s] OPERPROF:         Finished AdvanceRowAssigner::cut row at level 5, CPU:0.002, REAL:0.003, MEM:3056.0M, EPOCH TIME: 1733516911.047841
[12/06 15:28:31   1288s] ** Cut row section cpu time 0:00:00.0.
[12/06 15:28:31   1288s]  ** Cut row section real time 0:00:00.0.
[12/06 15:28:31   1288s]  OPERPROF:       Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, CPU:0.002, REAL:0.003, MEM:3056.0M, EPOCH TIME: 1733516911.047903
[12/06 15:28:31   1288s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:3063.5M, EPOCH TIME: 1733516911.235736
[12/06 15:28:31   1288s] DDP initSite1 nrRow 831 nrJob 831
[12/06 15:28:31   1288s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:3063.5M, EPOCH TIME: 1733516911.235828
[12/06 15:28:31   1288s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.013, REAL:0.013, MEM:3063.5M, EPOCH TIME: 1733516911.248495
[12/06 15:28:31   1288s] OPERPROF:         Starting AdvanceDataManager::initSite2 at level 5, MEM:3063.5M, EPOCH TIME: 1733516911.248543
[12/06 15:28:31   1288s] DDP initSite2 nrRow 109 nrJob 109
[12/06 15:28:31   1288s] OPERPROF:         Finished AdvanceDataManager::initSite2 at level 5, CPU:0.000, REAL:0.000, MEM:3063.5M, EPOCH TIME: 1733516911.248700
[12/06 15:28:31   1288s] OPERPROF:         Starting AdvanceDataManager::initSite2 at level 5, MEM:3063.5M, EPOCH TIME: 1733516911.248735
[12/06 15:28:31   1288s] DDP initSite2 nrRow 109 nrJob 109
[12/06 15:28:31   1288s] OPERPROF:         Finished AdvanceDataManager::initSite2 at level 5, CPU:0.000, REAL:0.000, MEM:3063.5M, EPOCH TIME: 1733516911.248889
[12/06 15:28:31   1288s] OPERPROF:         Starting AdvanceDataManager::initSite2 at level 5, MEM:3063.5M, EPOCH TIME: 1733516911.248924
[12/06 15:28:31   1288s] DDP initSite2 nrRow 109 nrJob 109
[12/06 15:28:31   1288s] OPERPROF:         Finished AdvanceDataManager::initSite2 at level 5, CPU:0.000, REAL:0.000, MEM:3063.5M, EPOCH TIME: 1733516911.249080
[12/06 15:28:31   1288s] OPERPROF:         Starting AdvanceDataManager::initSite2 at level 5, MEM:3063.5M, EPOCH TIME: 1733516911.249115
[12/06 15:28:31   1288s] DDP initSite2 nrRow 109 nrJob 109
[12/06 15:28:31   1288s] OPERPROF:         Finished AdvanceDataManager::initSite2 at level 5, CPU:0.000, REAL:0.000, MEM:3063.5M, EPOCH TIME: 1733516911.249266
[12/06 15:28:31   1288s] OPERPROF:         Starting AdvanceDataManager::initSite2 at level 5, MEM:3063.5M, EPOCH TIME: 1733516911.249308
[12/06 15:28:31   1288s] DDP initSite2 nrRow 109 nrJob 109
[12/06 15:28:31   1288s] OPERPROF:         Finished AdvanceDataManager::initSite2 at level 5, CPU:0.000, REAL:0.000, MEM:3063.5M, EPOCH TIME: 1733516911.249459
[12/06 15:28:31   1288s] OPERPROF:         Starting AdvanceDataManager::initSite2 at level 5, MEM:3063.5M, EPOCH TIME: 1733516911.249494
[12/06 15:28:31   1288s] DDP initSite2 nrRow 109 nrJob 109
[12/06 15:28:31   1288s] OPERPROF:         Finished AdvanceDataManager::initSite2 at level 5, CPU:0.000, REAL:0.000, MEM:3063.5M, EPOCH TIME: 1733516911.249651
[12/06 15:28:31   1288s] OPERPROF:         Starting AdvanceDataManager::initSite2 at level 5, MEM:3063.5M, EPOCH TIME: 1733516911.249687
[12/06 15:28:31   1288s] DDP initSite2 nrRow 109 nrJob 109
[12/06 15:28:31   1288s] OPERPROF:         Finished AdvanceDataManager::initSite2 at level 5, CPU:0.000, REAL:0.000, MEM:3063.5M, EPOCH TIME: 1733516911.249840
[12/06 15:28:31   1288s] OPERPROF:         Starting AdvanceDataManager::initSite2 at level 5, MEM:3063.5M, EPOCH TIME: 1733516911.249875
[12/06 15:28:31   1288s] DDP initSite2 nrRow 109 nrJob 109
[12/06 15:28:31   1288s] OPERPROF:         Finished AdvanceDataManager::initSite2 at level 5, CPU:0.000, REAL:0.000, MEM:3063.5M, EPOCH TIME: 1733516911.250026
[12/06 15:28:31   1288s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:3063.5M, EPOCH TIME: 1733516911.250060
[12/06 15:28:31   1288s] DDP markSite nrRow 831 nrJob 831
[12/06 15:28:31   1288s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.018, REAL:0.018, MEM:3063.5M, EPOCH TIME: 1733516911.267862
[12/06 15:28:31   1288s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.032, REAL:0.032, MEM:3063.5M, EPOCH TIME: 1733516911.267928
[12/06 15:28:31   1288s] OPERPROF:       Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, MEM:3071.0M, EPOCH TIME: 1733516911.295809
[12/06 15:28:31   1288s] OPERPROF:         Starting AdvanceRowAssigner::cut row at level 5, MEM:3071.0M, EPOCH TIME: 1733516911.295871
[12/06 15:28:31   1288s] OPERPROF:         Finished AdvanceRowAssigner::cut row at level 5, CPU:0.049, REAL:0.049, MEM:3071.0M, EPOCH TIME: 1733516911.344851
[12/06 15:28:31   1288s] ** Cut row section cpu time 0:00:00.0.
[12/06 15:28:31   1288s]  ** Cut row section real time 0:00:00.0.
[12/06 15:28:31   1288s]  OPERPROF:       Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, CPU:0.049, REAL:0.049, MEM:3071.0M, EPOCH TIME: 1733516911.345007
[12/06 15:28:31   1288s] OPERPROF:       Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, MEM:3071.0M, EPOCH TIME: 1733516911.391575
[12/06 15:28:31   1288s] OPERPROF:       Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, CPU:0.000, REAL:0.000, MEM:3071.0M, EPOCH TIME: 1733516911.391676
[12/06 15:28:31   1288s] OPERPROF:       Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, MEM:3071.0M, EPOCH TIME: 1733516911.394904
[12/06 15:28:31   1288s] OPERPROF:         Starting AdvanceRowAssigner::cut row at level 5, MEM:3071.0M, EPOCH TIME: 1733516911.394955
[12/06 15:28:31   1288s] OPERPROF:         Finished AdvanceRowAssigner::cut row at level 5, CPU:0.088, REAL:0.089, MEM:3071.0M, EPOCH TIME: 1733516911.483543
[12/06 15:28:31   1288s] ** Cut row section cpu time 0:00:00.1.
[12/06 15:28:31   1288s]  ** Cut row section real time 0:00:00.0.
[12/06 15:28:31   1288s]  OPERPROF:       Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, CPU:0.089, REAL:0.089, MEM:3071.0M, EPOCH TIME: 1733516911.484274
[12/06 15:28:32   1289s]   Spread Effort: high, standalone mode, useDDP on.
[12/06 15:28:32   1289s] [CPU] RefinePlace/preRPlace (cpu=0:00:03.1, real=0:00:03.0, mem=3071.0MB) @(0:21:27 - 0:21:30).
[12/06 15:28:32   1289s] Move report: preRPlace moves 105267 insts, mean move: 6.02 um, max move: 209.89 um 
[12/06 15:28:32   1289s] 	Max move on inst (ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/U152): (992.56, 1400.86) --> (1099.60, 1298.00)
[12/06 15:28:32   1289s] 	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1, constraint:Fence
[12/06 15:28:32   1289s] wireLenOptFixPriorityInst 0 inst fixed
[12/06 15:28:32   1289s] Placement tweakage begins.
[12/06 15:28:33   1290s] wire length = 3.695e+06
[12/06 15:28:38   1295s] wire length = 3.553e+06
[12/06 15:28:38   1295s] Placement tweakage ends.
[12/06 15:28:38   1295s] Move report: tweak moves 32073 insts, mean move: 3.43 um, max move: 46.40 um 
[12/06 15:28:38   1295s] 	Max move on inst (ys[2].xs[2].torus_switch_xy/west_conn_rx/U6): (1351.00, 1314.20) --> (1304.60, 1314.20)
[12/06 15:28:38   1295s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:05.9, real=0:00:06.0, mem=3191.0MB) @(0:21:30 - 0:21:36).
[12/06 15:28:38   1295s] 
[12/06 15:28:38   1295s] Running Spiral with 1 thread in Normal Mode  fetchWidth=1024 
[12/06 15:28:39   1296s] 
[12/06 15:28:39   1296s] Verbose-2031: Within search radius 115.200 um from center (1275.800 891.200), there is no legal location for instance "ys[1].xs[2].conns_data[0].east_tx_data" ( cell: "low_swing_tx" ). This is likely caused by "DRC_Violation".
[12/06 15:28:39   1296s] 
[12/06 15:28:39   1296s] 
[12/06 15:28:39   1296s] Verbose-2031: Within search radius 115.200 um from center (1275.800 891.200), there is no legal location for instance "ys[1].xs[2].conns_data[22].east_tx_data" ( cell: "low_swing_tx" ). This is likely caused by "DRC_Violation".
[12/06 15:28:39   1296s] 
[12/06 15:28:39   1296s] 
[12/06 15:28:39   1296s] Verbose-2031: Within search radius 115.200 um from center (365.800 146.000), there is no legal location for instance "ys[0].xs[0].conns_data[17].east_tx_data" ( cell: "low_swing_tx" ). This is likely caused by "DRC_Violation".
[12/06 15:28:39   1296s] 
[12/06 15:28:39   1296s] 
[12/06 15:28:39   1296s] Verbose-2031: Within search radius 115.200 um from center (366.000 146.000), there is no legal location for instance "ys[0].xs[0].conns_data[23].east_tx_data" ( cell: "low_swing_tx" ). This is likely caused by "DRC_Violation".
[12/06 15:28:39   1296s] 
[12/06 15:28:39   1297s] 
[12/06 15:28:39   1297s] Verbose-2031: Within search radius 115.200 um from center (365.800 723.800), there is no legal location for instance "ys[3].xs[0].conns_data[29].east_tx_data" ( cell: "low_swing_tx" ). This is likely caused by "DRC_Violation".
[12/06 15:28:39   1297s] 
[12/06 15:28:40   1297s] 
[12/06 15:28:40   1297s] Verbose-2031: Within search radius 115.200 um from center (1115.800 903.800), there is no legal location for instance "ys[1].xs[1].conns_data[22].east_tx_data" ( cell: "low_swing_tx" ). This is likely caused by "DRC_Violation".
[12/06 15:28:40   1297s] 
[12/06 15:28:40   1297s] 
[12/06 15:28:40   1297s] Verbose-2031: Within search radius 115.200 um from center (366.000 894.800), there is no legal location for instance "ys[1].xs[0].conns_data[9].east_tx_data" ( cell: "low_swing_tx" ). This is likely caused by "DRC_Violation".
[12/06 15:28:40   1297s] 
[12/06 15:28:40   1297s] 
[12/06 15:28:40   1297s] Verbose-2031: Within search radius 115.200 um from center (366.200 916.400), there is no legal location for instance "ys[1].xs[0].conns_addr[1].east_tx_addr" ( cell: "low_swing_tx" ). This is likely caused by "DRC_Violation".
[12/06 15:28:40   1297s] 
[12/06 15:28:40   1297s] 
[12/06 15:28:40   1297s] Verbose-2031: Within search radius 115.200 um from center (1116.200 912.800), there is no legal location for instance "ys[1].xs[1].conns_data[24].east_tx_data" ( cell: "low_swing_tx" ). This is likely caused by "DRC_Violation".
[12/06 15:28:40   1297s] 
[12/06 15:28:40   1297s] 
[12/06 15:28:40   1297s] Verbose-2031: Within search radius 115.200 um from center (1116.200 918.200), there is no legal location for instance "ys[1].xs[1].conns_data[5].east_tx_data" ( cell: "low_swing_tx" ). This is likely caused by "DRC_Violation".
[12/06 15:28:40   1297s] 
[12/06 15:28:43   1300s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg[9][1]' (Cell EDFQD1).
[12/06 15:28:43   1300s] Type 'man IMPSP-2020' for more detail.
[12/06 15:28:43   1300s] **WARN: (EMS-27):	Message (IMPSP-2020) has exceeded the current message display limit of 20.
[12/06 15:28:43   1300s] To increase the message display limit, refer to the product command reference manual.
[12/06 15:28:48   1305s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7ff4581f0e08.
[12/06 15:28:48   1305s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 15:28:48   1305s] 
[12/06 15:28:48   1305s] mha: 0.999422 mhc: 0.979592
[12/06 15:28:48   1305s] 
[12/06 15:28:48   1305s] Verbose-2031: Within search radius 115.200 um from center (355.600 943.400), there is no legal location for instance "ys[1].xs[0].conns_vc_info[2].west_tx_g" ( cell: "low_swing_tx" ). This is likely caused by "DRC_Violation".
[12/06 15:28:48   1305s] 
[12/06 15:28:48   1305s] 
[12/06 15:28:48   1305s] Verbose-2031: Within search radius 115.200 um from center (367.800 642.800), there is no legal location for instance "ys[3].xs[0].conns_vc_info[2].west_tx_g" ( cell: "low_swing_tx" ). This is likely caused by "DRC_Violation".
[12/06 15:28:48   1305s] 
[12/06 15:28:48   1305s] 
[12/06 15:28:48   1305s] Verbose-2031: Within search radius 115.200 um from center (367.800 635.600), there is no legal location for instance "ys[3].xs[3].conns_vc_info[2].east_tx_vc" ( cell: "low_swing_tx" ). This is likely caused by "DRC_Violation".
[12/06 15:28:48   1305s] 
[12/06 15:28:48   1305s] 
[12/06 15:28:48   1305s] Verbose-2031: Within search radius 115.200 um from center (367.800 266.600), there is no legal location for instance "ys[0].xs[0].conns_vc_info[2].west_tx_g" ( cell: "low_swing_tx" ). This is likely caused by "DRC_Violation".
[12/06 15:28:48   1305s] 
[12/06 15:28:48   1305s] 
[12/06 15:28:48   1305s] Verbose-2031: Within search radius 115.200 um from center (373.800 934.400), there is no legal location for instance "ys[1].xs[3].conns_vc_info[2].east_tx_vc" ( cell: "low_swing_tx" ). This is likely caused by "DRC_Violation".
[12/06 15:28:48   1305s] 
[12/06 15:28:48   1305s] 
[12/06 15:28:48   1305s] Verbose-2031: Within search radius 115.200 um from center (727.600 646.400), there is no legal location for instance "ys[3].xs[2].conns_vc_info[2].east_tx_vc" ( cell: "low_swing_tx" ). This is likely caused by "DRC_Violation".
[12/06 15:28:48   1305s] 
[12/06 15:28:48   1305s] 
[12/06 15:28:48   1305s] Verbose-2031: Within search radius 115.200 um from center (727.600 662.600), there is no legal location for instance "ys[3].xs[3].conns_vc_info[2].west_tx_g" ( cell: "low_swing_tx" ). This is likely caused by "DRC_Violation".
[12/06 15:28:48   1305s] 
[12/06 15:28:48   1305s] 
[12/06 15:28:48   1305s] Verbose-2031: Within search radius 115.200 um from center (746.000 936.200), there is no legal location for instance "ys[1].xs[1].conns_vc_info[2].west_tx_g" ( cell: "low_swing_tx" ). This is likely caused by "DRC_Violation".
[12/06 15:28:48   1305s] 
[12/06 15:28:48   1305s] 
[12/06 15:28:48   1305s] Verbose-2031: Within search radius 115.200 um from center (746.000 918.200), there is no legal location for instance "ys[1].xs[0].conns_vc_info[2].east_tx_vc" ( cell: "low_swing_tx" ). This is likely caused by "DRC_Violation".
[12/06 15:28:48   1305s] 
[12/06 15:28:48   1305s] 
[12/06 15:28:48   1305s] Verbose-2031: Within search radius 115.200 um from center (890.800 930.800), there is no legal location for instance "ys[1].xs[2].conns_vc_info[2].east_tx_vc" ( cell: "low_swing_tx" ). This is likely caused by "DRC_Violation".
[12/06 15:28:48   1305s] 
[12/06 15:28:48   1305s] 
[12/06 15:28:48   1305s] Verbose-2031: Within search radius 115.200 um from center (890.800 635.600), there is no legal location for instance "ys[3].xs[1].conns_vc_info[2].west_tx_g" ( cell: "low_swing_tx" ). This is likely caused by "DRC_Violation".
[12/06 15:28:48   1305s] 
[12/06 15:28:48   1305s] 
[12/06 15:28:48   1305s] Verbose-2031: Within search radius 115.200 um from center (890.800 243.200), there is no legal location for instance "ys[0].xs[0].conns_vc_info[2].east_tx_vc" ( cell: "low_swing_tx" ). This is likely caused by "DRC_Violation".
[12/06 15:28:48   1305s] 
[12/06 15:28:48   1305s] 
[12/06 15:28:48   1305s] Verbose-2031: Within search radius 115.200 um from center (906.000 932.600), there is no legal location for instance "ys[1].xs[3].conns_vc_info[2].west_tx_g" ( cell: "low_swing_tx" ). This is likely caused by "DRC_Violation".
[12/06 15:28:48   1305s] 
[12/06 15:28:48   1305s] 
[12/06 15:28:48   1305s] Verbose-2031: Within search radius 115.200 um from center (906.000 243.200), there is no legal location for instance "ys[0].xs[1].conns_vc_info[2].west_tx_g" ( cell: "low_swing_tx" ). This is likely caused by "DRC_Violation".
[12/06 15:28:48   1305s] 
[12/06 15:28:48   1305s] 
[12/06 15:28:48   1305s] Verbose-2031: Within search radius 115.200 um from center (1259.800 934.400), there is no legal location for instance "ys[1].xs[1].conns_vc_info[2].east_tx_vc" ( cell: "low_swing_tx" ). This is likely caused by "DRC_Violation".
[12/06 15:28:48   1305s] 
[12/06 15:28:48   1305s] 
[12/06 15:28:48   1305s] Verbose-2031: Within search radius 115.200 um from center (1277.800 936.200), there is no legal location for instance "ys[1].xs[2].conns_vc_info[2].west_tx_g" ( cell: "low_swing_tx" ). This is likely caused by "DRC_Violation".
[12/06 15:28:48   1305s] 
[12/06 15:28:48   1305s] Move report: legalization moves 38063 insts, mean move: 31.64 um, max move: 287.60 um spiral
[12/06 15:28:48   1305s] 	Max move on inst (ys[2].xs[3].torus_switch_xy/east_conn_tx/U71): (533.60, 1312.40) --> (691.60, 1442.00)
[12/06 15:28:48   1305s] [CPU] RefinePlace/Spiral (cpu=0:00:06.2, real=0:00:06.0)
[12/06 15:28:48   1305s] [CPU] RefinePlace/Commit (cpu=0:00:03.1, real=0:00:04.0), EEQ(cpu=0:00:00.1, real=0:00:00.0), MTComit(cpu=0:00:01.8, real=0:00:00.0), leftOver(cpu=0:00:01.2, real=0:00:04.0)
[12/06 15:28:48   1305s] [CPU] RefinePlace/Legalization (cpu=0:00:09.6, real=0:00:10.0, mem=3159.0MB) @(0:21:36 - 0:21:45).
[12/06 15:28:48   1305s] **ERROR: (IMPSP-2021):	Could not legalize <18228> instances in the design. Check warning message IMPSP-270, IMPSP-452, IMPSP-2024, IMPSP-2039, IMPSP-2040, IMPSP-2042, or IMPSP-2020 in the log file for more details.Type 'man IMPSP-2021' for more detail.
[12/06 15:28:48   1305s] Move report: Detail placement moves 106532 insts, mean move: 15.31 um, max move: 281.20 um 
[12/06 15:28:48   1305s] 	Max move on inst (ys[2].xs[3].torus_switch_xy/east_conn_tx/U71): (538.21, 1314.19) --> (691.60, 1442.00)
[12/06 15:28:48   1305s] 	Runtime: CPU: 0:00:18.7 REAL: 0:00:19.0 MEM: 3159.0MB
[12/06 15:28:48   1305s] Statistics of distance of Instance movement in refine placement:
[12/06 15:28:48   1305s]   maximum (X+Y) =       281.20 um
[12/06 15:28:48   1305s]   inst (ys[2].xs[3].torus_switch_xy/east_conn_tx/U71) with max move: (538.208, 1314.19) -> (691.6, 1442)
[12/06 15:28:48   1305s]   mean    (X+Y) =        15.31 um
[12/06 15:28:48   1305s] Total instances flipped for WireLenOpt: 4
[12/06 15:28:48   1305s] Total instances flipped, including legalization: 4
[12/06 15:28:48   1305s] Summary Report:
[12/06 15:28:48   1305s] Instances move: 106532 (out of 106545 movable)
[12/06 15:28:48   1305s] Instances flipped: 4
[12/06 15:28:48   1305s] Mean displacement: 15.31 um
[12/06 15:28:48   1305s] Max displacement: 281.20 um (Instance: ys[2].xs[3].torus_switch_xy/east_conn_tx/U71) (538.208, 1314.19) -> (691.6, 1442)
[12/06 15:28:48   1305s] 	Length: 6 sites, height: 1 rows, site name: core, cell type: OAI21D0, constraint:Fence
[12/06 15:28:48   1305s] Total instances moved : 106532
[12/06 15:28:48   1305s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:18.666, REAL:18.718, MEM:3159.0M, EPOCH TIME: 1733516928.197140
[12/06 15:28:48   1305s] Total net bbox length = 4.429e+06 (2.235e+06 2.194e+06) (ext = 1.566e+04)
[12/06 15:28:48   1305s] Runtime: CPU: 0:00:18.8 REAL: 0:00:19.0 MEM: 3159.0MB
[12/06 15:28:48   1305s] [CPU] RefinePlace/total (cpu=0:00:18.8, real=0:00:19.0, mem=3159.0MB) @(0:21:26 - 0:21:45).
[12/06 15:28:48   1305s] *** Finished refinePlace (0:21:45 mem=3159.0M) ***
[12/06 15:28:48   1305s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1664445.2
[12/06 15:28:48   1305s] OPERPROF:   Finished RefinePlace at level 2, CPU:18.888, REAL:18.940, MEM:3159.0M, EPOCH TIME: 1733516928.240317
[12/06 15:28:48   1305s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:3159.0M, EPOCH TIME: 1733516928.240356
[12/06 15:28:48   1305s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:108656).
[12/06 15:28:48   1305s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 15:28:48   1305s] All LLGs are deleted
[12/06 15:28:48   1305s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 15:28:48   1305s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 15:28:48   1305s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:3159.0M, EPOCH TIME: 1733516928.338718
[12/06 15:28:48   1305s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:3128.6M, EPOCH TIME: 1733516928.339213
[12/06 15:28:48   1305s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.115, REAL:0.116, MEM:2984.6M, EPOCH TIME: 1733516928.355906
[12/06 15:28:48   1305s] OPERPROF: Finished RefinePlace2 at level 1, CPU:21.189, REAL:21.247, MEM:2984.6M, EPOCH TIME: 1733516928.355975
[12/06 15:28:48   1305s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2984.6M, EPOCH TIME: 1733516928.356532
[12/06 15:28:48   1305s] Starting Early Global Route congestion estimation: mem = 2984.6M
[12/06 15:28:48   1305s] (I)      ==================== Layers =====================
[12/06 15:28:48   1305s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 15:28:48   1305s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/06 15:28:48   1305s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 15:28:48   1305s] (I)      |  33 |  0 |      CO |     cut |      1 |       |
[12/06 15:28:48   1305s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/06 15:28:48   1305s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/06 15:28:48   1305s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/06 15:28:48   1305s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/06 15:28:48   1305s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/06 15:28:48   1305s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/06 15:28:48   1305s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/06 15:28:48   1305s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/06 15:28:48   1305s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/06 15:28:48   1305s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/06 15:28:48   1305s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/06 15:28:48   1305s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/06 15:28:48   1305s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/06 15:28:48   1305s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/06 15:28:48   1305s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/06 15:28:48   1305s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/06 15:28:48   1305s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/06 15:28:48   1305s] (I)      |  42 |  9 |      RV |     cut |      1 |       |
[12/06 15:28:48   1305s] (I)      |  10 | 10 |      AP |    wire |      1 |       |
[12/06 15:28:48   1305s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 15:28:48   1305s] (I)      |   0 |  0 |      PO |   other |        |    MS |
[12/06 15:28:48   1305s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[12/06 15:28:48   1305s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 15:28:48   1305s] (I)      Started Import and model ( Curr Mem: 2984.57 MB )
[12/06 15:28:48   1305s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/06 15:28:48   1305s] (I)      == Non-default Options ==
[12/06 15:28:48   1305s] (I)      Maximum routing layer                              : 10
[12/06 15:28:48   1305s] (I)      Number of threads                                  : 1
[12/06 15:28:48   1305s] (I)      Use non-blocking free Dbs wires                    : false
[12/06 15:28:48   1305s] (I)      Method to set GCell size                           : row
[12/06 15:28:48   1305s] (I)      Counted 1175906 PG shapes. We will not process PG shapes layer by layer.
[12/06 15:28:48   1305s] (I)      Use row-based GCell size
[12/06 15:28:48   1305s] (I)      Use row-based GCell align
[12/06 15:28:48   1305s] (I)      layer 0 area = 168000
[12/06 15:28:48   1305s] (I)      layer 1 area = 208000
[12/06 15:28:48   1305s] (I)      layer 2 area = 208000
[12/06 15:28:48   1305s] (I)      layer 3 area = 208000
[12/06 15:28:48   1305s] (I)      layer 4 area = 208000
[12/06 15:28:48   1305s] (I)      layer 5 area = 208000
[12/06 15:28:48   1305s] (I)      layer 6 area = 208000
[12/06 15:28:48   1305s] (I)      layer 7 area = 2259999
[12/06 15:28:48   1305s] (I)      layer 8 area = 2259999
[12/06 15:28:48   1305s] (I)      layer 9 area = 0
[12/06 15:28:48   1305s] (I)      GCell unit size   : 3600
[12/06 15:28:48   1305s] (I)      GCell multiplier  : 1
[12/06 15:28:48   1305s] (I)      GCell row height  : 3600
[12/06 15:28:48   1305s] (I)      Actual row height : 3600
[12/06 15:28:48   1305s] (I)      GCell align ref   : 4000 4000
[12/06 15:28:48   1305s] [NR-eGR] Track table information for default rule: 
[12/06 15:28:48   1305s] [NR-eGR] M1 has single uniform track structure
[12/06 15:28:48   1305s] [NR-eGR] M2 has single uniform track structure
[12/06 15:28:48   1305s] [NR-eGR] M3 has single uniform track structure
[12/06 15:28:48   1305s] [NR-eGR] M4 has single uniform track structure
[12/06 15:28:48   1305s] [NR-eGR] M5 has single uniform track structure
[12/06 15:28:48   1305s] [NR-eGR] M6 has single uniform track structure
[12/06 15:28:48   1305s] [NR-eGR] M7 has single uniform track structure
[12/06 15:28:48   1305s] [NR-eGR] M8 has single uniform track structure
[12/06 15:28:48   1305s] [NR-eGR] M9 has single uniform track structure
[12/06 15:28:48   1305s] [NR-eGR] AP has single uniform track structure
[12/06 15:28:48   1305s] (I)      ================== Default via ==================
[12/06 15:28:48   1305s] (I)      +---+--------------------+----------------------+
[12/06 15:28:48   1305s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut      |
[12/06 15:28:48   1305s] (I)      +---+--------------------+----------------------+
[12/06 15:28:48   1305s] (I)      | 1 |    3  VIA12_1cut_V |   11  VIA12_2cut_N   |
[12/06 15:28:48   1305s] (I)      | 2 |   18  VIA23_1cut   |   29  VIA23_2cut_N   |
[12/06 15:28:48   1305s] (I)      | 3 |   32  VIA34_1cut   |   42  VIA34_2cut_W   |
[12/06 15:28:48   1305s] (I)      | 4 |   46  VIA45_1cut   |   57  VIA45_2cut_N   |
[12/06 15:28:48   1305s] (I)      | 5 |   60  VIA56_1cut   |   71  VIA56_2cut_N   |
[12/06 15:28:48   1305s] (I)      | 6 |   74  VIA67_1cut   |   85  VIA67_2cut_N   |
[12/06 15:28:48   1305s] (I)      | 7 |   90  VIA78_1cut   |   98  VIA78_2cut_W   |
[12/06 15:28:48   1305s] (I)      | 8 |  102  VIA89_1cut   |  116  VIA89_2stack_N |
[12/06 15:28:48   1305s] (I)      | 9 |  118  VIA9AP_1cut  |  118  VIA9AP_1cut    |
[12/06 15:28:48   1305s] (I)      +---+--------------------+----------------------+
[12/06 15:28:48   1305s] (I)      592 nets have been assigned with the same min and max preferred routing layer. We relaxed the assignment.
[12/06 15:28:49   1306s] [NR-eGR] Read 2100180 PG shapes
[12/06 15:28:49   1306s] [NR-eGR] Read 0 clock shapes
[12/06 15:28:49   1306s] [NR-eGR] Read 0 other shapes
[12/06 15:28:49   1306s] [NR-eGR] #Routing Blockages  : 0
[12/06 15:28:49   1306s] [NR-eGR] #Instance Blockages : 3792
[12/06 15:28:49   1306s] [NR-eGR] #PG Blockages       : 2100180
[12/06 15:28:49   1306s] [NR-eGR] #Halo Blockages     : 0
[12/06 15:28:49   1306s] [NR-eGR] #Boundary Blockages : 0
[12/06 15:28:49   1306s] [NR-eGR] #Clock Blockages    : 0
[12/06 15:28:49   1306s] [NR-eGR] #Other Blockages    : 0
[12/06 15:28:49   1306s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/06 15:28:49   1306s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/06 15:28:49   1306s] [NR-eGR] Read 107883 nets ( ignored 0 )
[12/06 15:28:49   1306s] (I)      early_global_route_priority property id does not exist.
[12/06 15:28:49   1306s] (I)      Read Num Blocks=2103972  Num Prerouted Wires=0  Num CS=0
[12/06 15:28:49   1306s] (I)      Layer 1 (V) : #blockages 501328 : #preroutes 0
[12/06 15:28:49   1306s] (I)      Layer 2 (H) : #blockages 497536 : #preroutes 0
[12/06 15:28:49   1306s] (I)      Layer 3 (V) : #blockages 497536 : #preroutes 0
[12/06 15:28:49   1306s] (I)      Layer 4 (H) : #blockages 428170 : #preroutes 0
[12/06 15:28:49   1306s] (I)      Layer 5 (V) : #blockages 179402 : #preroutes 0
[12/06 15:28:49   1306s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[12/06 15:28:49   1306s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[12/06 15:28:49   1306s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[12/06 15:28:49   1306s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[12/06 15:28:49   1306s] (I)      Number of ignored nets                =      0
[12/06 15:28:49   1306s] (I)      Number of connected nets              =      0
[12/06 15:28:49   1306s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/06 15:28:49   1306s] (I)      Number of clock nets                  =      1.  Ignored: No
[12/06 15:28:49   1306s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/06 15:28:49   1306s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/06 15:28:49   1306s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/06 15:28:49   1306s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/06 15:28:49   1306s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/06 15:28:49   1306s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/06 15:28:49   1306s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/06 15:28:49   1306s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/06 15:28:49   1306s] (I)      Ndr track 0 does not exist
[12/06 15:28:49   1306s] (I)      ---------------------Grid Graph Info--------------------
[12/06 15:28:49   1306s] (I)      Routing area        : (0, 0) - (3000000, 3000000)
[12/06 15:28:49   1306s] (I)      Core area           : (4000, 4000) - (2996000, 2996000)
[12/06 15:28:49   1306s] (I)      Site width          :   400  (dbu)
[12/06 15:28:49   1306s] (I)      Row height          :  3600  (dbu)
[12/06 15:28:49   1306s] (I)      GCell row height    :  3600  (dbu)
[12/06 15:28:49   1306s] (I)      GCell width         :  3600  (dbu)
[12/06 15:28:49   1306s] (I)      GCell height        :  3600  (dbu)
[12/06 15:28:49   1306s] (I)      Grid                :   834   834    10
[12/06 15:28:49   1306s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[12/06 15:28:49   1306s] (I)      Vertical capacity   :     0  3600     0  3600     0  3600     0  3600     0  3600
[12/06 15:28:49   1306s] (I)      Horizontal capacity :     0     0  3600     0  3600     0  3600     0  3600     0
[12/06 15:28:49   1306s] (I)      Default wire width  :   180   200   200   200   200   200   200   800   800  6000
[12/06 15:28:49   1306s] (I)      Default wire space  :   180   200   200   200   200   200   200   800   800  4000
[12/06 15:28:49   1306s] (I)      Default wire pitch  :   360   400   400   400   400   400   400  1600  1600 10000
[12/06 15:28:49   1306s] (I)      Default pitch size  :   360   400   400   400   400   400   400  1600  1600 13000
[12/06 15:28:49   1306s] (I)      First track coord   :   400   200   400   200   400   200   400  1000   800 17200
[12/06 15:28:49   1306s] (I)      Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25  0.28
[12/06 15:28:49   1306s] (I)      Total num of tracks :  7499  7500  7499  7500  7499  7500  7499  1875  1875   230
[12/06 15:28:49   1306s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[12/06 15:28:49   1306s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[12/06 15:28:49   1306s] (I)      --------------------------------------------------------
[12/06 15:28:49   1306s] 
[12/06 15:28:49   1306s] [NR-eGR] ============ Routing rule table ============
[12/06 15:28:49   1306s] [NR-eGR] Rule id: 0  Nets: 107851
[12/06 15:28:49   1306s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/06 15:28:49   1306s] (I)                    Layer    2    3    4    5    6    7     8     9     10 
[12/06 15:28:49   1306s] (I)                    Pitch  400  400  400  400  400  400  1600  1600  13000 
[12/06 15:28:49   1306s] (I)             #Used tracks    1    1    1    1    1    1     1     1      1 
[12/06 15:28:49   1306s] (I)       #Fully used tracks    1    1    1    1    1    1     1     1      1 
[12/06 15:28:49   1306s] [NR-eGR] ========================================
[12/06 15:28:49   1306s] [NR-eGR] 
[12/06 15:28:49   1306s] (I)      =============== Blocked Tracks ===============
[12/06 15:28:49   1306s] (I)      +-------+---------+----------+---------------+
[12/06 15:28:49   1306s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/06 15:28:49   1306s] (I)      +-------+---------+----------+---------------+
[12/06 15:28:49   1306s] (I)      |     1 |       0 |        0 |         0.00% |
[12/06 15:28:49   1306s] (I)      |     2 | 6255000 |  1795492 |        28.70% |
[12/06 15:28:49   1306s] (I)      |     3 | 6254166 |   953074 |        15.24% |
[12/06 15:28:49   1306s] (I)      |     4 | 6255000 |  1741376 |        27.84% |
[12/06 15:28:49   1306s] (I)      |     5 | 6254166 |  3987373 |        63.76% |
[12/06 15:28:49   1306s] (I)      |     6 | 6255000 |  3987906 |        63.76% |
[12/06 15:28:49   1306s] (I)      |     7 | 6254166 |        0 |         0.00% |
[12/06 15:28:49   1306s] (I)      |     8 | 1563750 |        0 |         0.00% |
[12/06 15:28:49   1306s] (I)      |     9 | 1563750 |        0 |         0.00% |
[12/06 15:28:49   1306s] (I)      |    10 |  191820 |        0 |         0.00% |
[12/06 15:28:49   1306s] (I)      +-------+---------+----------+---------------+
[12/06 15:28:49   1306s] (I)      Finished Import and model ( CPU: 1.38 sec, Real: 1.38 sec, Curr Mem: 3136.29 MB )
[12/06 15:28:49   1306s] (I)      Reset routing kernel
[12/06 15:28:49   1306s] (I)      Started Global Routing ( Curr Mem: 3136.29 MB )
[12/06 15:28:49   1306s] (I)      totalPins=462917  totalGlobalPin=453071 (97.87%)
[12/06 15:28:49   1306s] (I)      total 2D Cap : 7817916 = (6254166 H, 1563750 V)
[12/06 15:28:49   1306s] [NR-eGR] Layer group 1: route 592 net(s) in layer range [7, 8]
[12/06 15:28:49   1306s] (I)      
[12/06 15:28:49   1306s] (I)      ============  Phase 1a Route ============
[12/06 15:28:49   1306s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/06 15:28:49   1306s] (I)      Usage: 210015 = (11111 H, 198904 V) = (0.18% H, 12.72% V) = (2.000e+04um H, 3.580e+05um V)
[12/06 15:28:49   1306s] (I)      
[12/06 15:28:49   1306s] (I)      ============  Phase 1b Route ============
[12/06 15:28:49   1306s] (I)      Usage: 210017 = (11113 H, 198904 V) = (0.18% H, 12.72% V) = (2.000e+04um H, 3.580e+05um V)
[12/06 15:28:49   1306s] (I)      Overflow of layer group 1: 0.00% H + 0.22% V. EstWL: 3.780306e+05um
[12/06 15:28:49   1306s] (I)      
[12/06 15:28:49   1306s] (I)      ============  Phase 1c Route ============
[12/06 15:28:49   1306s] (I)      Level2 Grid: 167 x 167
[12/06 15:28:49   1306s] (I)      Usage: 210052 = (11148 H, 198904 V) = (0.18% H, 12.72% V) = (2.007e+04um H, 3.580e+05um V)
[12/06 15:28:49   1306s] (I)      
[12/06 15:28:49   1306s] (I)      ============  Phase 1d Route ============
[12/06 15:28:49   1306s] (I)      Usage: 210052 = (11148 H, 198904 V) = (0.18% H, 12.72% V) = (2.007e+04um H, 3.580e+05um V)
[12/06 15:28:49   1306s] (I)      
[12/06 15:28:49   1306s] (I)      ============  Phase 1e Route ============
[12/06 15:28:49   1306s] (I)      Usage: 210052 = (11148 H, 198904 V) = (0.18% H, 12.72% V) = (2.007e+04um H, 3.580e+05um V)
[12/06 15:28:49   1306s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.02% V. EstWL: 3.780936e+05um
[12/06 15:28:49   1306s] (I)      
[12/06 15:28:49   1306s] (I)      ============  Phase 1l Route ============
[12/06 15:28:50   1307s] (I)      total 2D Cap : 34392182 = (17412463 H, 16979719 V)
[12/06 15:28:50   1307s] [NR-eGR] Layer group 2: route 107259 net(s) in layer range [2, 10]
[12/06 15:28:50   1307s] (I)      
[12/06 15:28:50   1307s] (I)      ============  Phase 1a Route ============
[12/06 15:28:50   1308s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/06 15:28:50   1308s] (I)      Usage: 2997061 = (1498852 H, 1498209 V) = (8.61% H, 8.82% V) = (2.698e+06um H, 2.697e+06um V)
[12/06 15:28:51   1308s] (I)      
[12/06 15:28:51   1308s] (I)      ============  Phase 1b Route ============
[12/06 15:28:51   1308s] (I)      Usage: 3002832 = (1502194 H, 1500638 V) = (8.63% H, 8.84% V) = (2.704e+06um H, 2.701e+06um V)
[12/06 15:28:51   1308s] (I)      Overflow of layer group 2: 0.44% H + 0.77% V. EstWL: 5.405098e+06um
[12/06 15:28:51   1308s] (I)      Congestion metric : 0.44%H 0.77%V, 1.21%HV
[12/06 15:28:51   1308s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/06 15:28:51   1308s] (I)      
[12/06 15:28:51   1308s] (I)      ============  Phase 1c Route ============
[12/06 15:28:51   1308s] (I)      Level2 Grid: 167 x 167
[12/06 15:28:51   1308s] (I)      Usage: 3002855 = (1502192 H, 1500663 V) = (8.63% H, 8.84% V) = (2.704e+06um H, 2.701e+06um V)
[12/06 15:28:51   1308s] (I)      
[12/06 15:28:51   1308s] (I)      ============  Phase 1d Route ============
[12/06 15:28:51   1308s] (I)      Usage: 3002855 = (1502192 H, 1500663 V) = (8.63% H, 8.84% V) = (2.704e+06um H, 2.701e+06um V)
[12/06 15:28:51   1308s] (I)      
[12/06 15:28:51   1308s] (I)      ============  Phase 1e Route ============
[12/06 15:28:51   1308s] (I)      Usage: 3002855 = (1502192 H, 1500663 V) = (8.63% H, 8.84% V) = (2.704e+06um H, 2.701e+06um V)
[12/06 15:28:51   1308s] [NR-eGR] Early Global Route overflow of layer group 2: 0.44% H + 0.77% V. EstWL: 5.405139e+06um
[12/06 15:28:51   1308s] (I)      
[12/06 15:28:51   1308s] (I)      ============  Phase 1l Route ============
[12/06 15:28:53   1310s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/06 15:28:53   1310s] (I)      Layer  2:    5606869    726216     12828           0     6252498    ( 0.00%) 
[12/06 15:28:53   1310s] (I)      Layer  3:    5717469    796272      4971           0     6252498    ( 0.00%) 
[12/06 15:28:53   1310s] (I)      Layer  4:    5655432    557688      2055           0     6252498    ( 0.00%) 
[12/06 15:28:53   1310s] (I)      Layer  5:    4127728    191974      3243           0     6252498    ( 0.00%) 
[12/06 15:28:53   1310s] (I)      Layer  6:    4332235    263542      6063           0     6252498    ( 0.00%) 
[12/06 15:28:53   1310s] (I)      Layer  7:    6246667    629429       766           0     6252498    ( 0.00%) 
[12/06 15:28:53   1310s] (I)      Layer  8:    1561875    248087       137           0     1563124    ( 0.00%) 
[12/06 15:28:53   1310s] (I)      Layer  9:    1561875     24361         0           0     1563124    ( 0.00%) 
[12/06 15:28:53   1310s] (I)      Layer 10:     191590         0         0      139329       53056    (72.42%) 
[12/06 15:28:53   1310s] (I)      Total:      35001740   3437569     30063      139328    40694291    ( 0.34%) 
[12/06 15:28:53   1310s] (I)      
[12/06 15:28:53   1310s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/06 15:28:53   1310s] [NR-eGR]                        OverCon           OverCon           OverCon            
[12/06 15:28:53   1310s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[12/06 15:28:53   1310s] [NR-eGR]        Layer             (1-4)             (5-8)            (9-10)    OverCon
[12/06 15:28:53   1310s] [NR-eGR] --------------------------------------------------------------------------------
[12/06 15:28:53   1310s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/06 15:28:53   1310s] [NR-eGR]      M2 ( 2)      5688( 0.82%)       393( 0.06%)         9( 0.00%)   ( 0.88%) 
[12/06 15:28:53   1310s] [NR-eGR]      M3 ( 3)      2711( 0.39%)        99( 0.01%)         3( 0.00%)   ( 0.40%) 
[12/06 15:28:53   1310s] [NR-eGR]      M4 ( 4)      1321( 0.19%)        16( 0.00%)         0( 0.00%)   ( 0.19%) 
[12/06 15:28:53   1310s] [NR-eGR]      M5 ( 5)      2543( 0.37%)         2( 0.00%)         0( 0.00%)   ( 0.37%) 
[12/06 15:28:53   1310s] [NR-eGR]      M6 ( 6)      4105( 0.59%)        20( 0.00%)         0( 0.00%)   ( 0.59%) 
[12/06 15:28:53   1310s] [NR-eGR]      M7 ( 7)       534( 0.08%)         3( 0.00%)         0( 0.00%)   ( 0.08%) 
[12/06 15:28:53   1310s] [NR-eGR]      M8 ( 8)       137( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[12/06 15:28:53   1310s] [NR-eGR]      M9 ( 9)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/06 15:28:53   1310s] [NR-eGR]      AP (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/06 15:28:53   1310s] [NR-eGR] --------------------------------------------------------------------------------
[12/06 15:28:53   1310s] [NR-eGR]        Total     17039( 0.30%)       533( 0.01%)        12( 0.00%)   ( 0.31%) 
[12/06 15:28:53   1310s] [NR-eGR] 
[12/06 15:28:53   1310s] (I)      Finished Global Routing ( CPU: 4.17 sec, Real: 4.18 sec, Curr Mem: 3216.29 MB )
[12/06 15:28:53   1311s] (I)      total 2D Cap : 35077291 = (17696835 H, 17380456 V)
[12/06 15:28:54   1311s] [NR-eGR] Overflow after Early Global Route 0.03% H + 0.15% V
[12/06 15:28:54   1311s] Early Global Route congestion estimation runtime: 5.77 seconds, mem = 3216.3M
[12/06 15:28:54   1311s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:5.753, REAL:5.766, MEM:3216.3M, EPOCH TIME: 1733516934.122865
[12/06 15:28:54   1311s] OPERPROF: Starting HotSpotCal at level 1, MEM:3216.3M, EPOCH TIME: 1733516934.122902
[12/06 15:28:54   1311s] [hotspot] +------------+---------------+---------------+
[12/06 15:28:54   1311s] [hotspot] |            |   max hotspot | total hotspot |
[12/06 15:28:54   1311s] [hotspot] +------------+---------------+---------------+
[12/06 15:28:54   1311s] [hotspot] | normalized |         16.48 |         53.81 |
[12/06 15:28:54   1311s] [hotspot] +------------+---------------+---------------+
[12/06 15:28:54   1311s] Local HotSpot Analysis: normalized max congestion hotspot area = 16.48, normalized total congestion hotspot area = 53.81 (area is in unit of 4 std-cell row bins)
[12/06 15:28:54   1311s] [hotspot] max/total 16.48/53.81, big hotspot (>10) total 39.46
[12/06 15:28:54   1311s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[12/06 15:28:54   1311s] [hotspot] +-----+-------------------------------------+---------------+
[12/06 15:28:54   1311s] [hotspot] | top |            hotspot bbox             | hotspot score |
[12/06 15:28:54   1311s] [hotspot] +-----+-------------------------------------+---------------+
[12/06 15:28:54   1311s] [hotspot] |  1  |   259.40   605.00   317.00   662.60 |       14.09   |
[12/06 15:28:54   1311s] [hotspot] +-----+-------------------------------------+---------------+
[12/06 15:28:54   1311s] [hotspot] |  2  |   662.60   605.00   720.20   662.60 |       12.92   |
[12/06 15:28:54   1311s] [hotspot] +-----+-------------------------------------+---------------+
[12/06 15:28:54   1311s] [hotspot] |  3  |   921.80   230.60   979.40   288.20 |       11.79   |
[12/06 15:28:54   1311s] [hotspot] +-----+-------------------------------------+---------------+
[12/06 15:28:54   1311s] [hotspot] |  4  |   317.00   576.20   374.60   633.80 |        6.11   |
[12/06 15:28:54   1311s] [hotspot] +-----+-------------------------------------+---------------+
[12/06 15:28:54   1311s] [hotspot] |  5  |   288.20   201.80   345.80   259.40 |        3.86   |
[12/06 15:28:54   1311s] [hotspot] +-----+-------------------------------------+---------------+
[12/06 15:28:54   1311s] Top 5 hotspots total area: 48.78
[12/06 15:28:54   1311s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.045, REAL:0.046, MEM:3232.3M, EPOCH TIME: 1733516934.168530
[12/06 15:28:54   1311s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:3232.3M, EPOCH TIME: 1733516934.168603
[12/06 15:28:54   1311s] Starting Early Global Route wiring: mem = 3232.3M
[12/06 15:28:54   1311s] (I)      ============= Track Assignment ============
[12/06 15:28:54   1311s] (I)      Started Track Assignment (1T) ( Curr Mem: 3232.29 MB )
[12/06 15:28:54   1311s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[12/06 15:28:54   1311s] (I)      Run Multi-thread track assignment
[12/06 15:28:56   1313s] (I)      Finished Track Assignment (1T) ( CPU: 2.25 sec, Real: 2.21 sec, Curr Mem: 3232.29 MB )
[12/06 15:28:56   1313s] (I)      Started Export ( Curr Mem: 3232.29 MB )
[12/06 15:28:57   1314s] [NR-eGR]             Length (um)     Vias 
[12/06 15:28:57   1314s] [NR-eGR] ---------------------------------
[12/06 15:28:57   1314s] [NR-eGR]  M1  (1H)             0   462386 
[12/06 15:28:57   1314s] [NR-eGR]  M2  (2V)        976542   739482 
[12/06 15:28:57   1314s] [NR-eGR]  M3  (3H)       1353660   152200 
[12/06 15:28:57   1314s] [NR-eGR]  M4  (4V)        912182    83343 
[12/06 15:28:57   1314s] [NR-eGR]  M5  (5H)        271060    53961 
[12/06 15:28:57   1314s] [NR-eGR]  M6  (6V)        433814    50957 
[12/06 15:28:57   1314s] [NR-eGR]  M7  (7H)       1108286     5542 
[12/06 15:28:57   1314s] [NR-eGR]  M8  (8V)        446031      723 
[12/06 15:28:57   1314s] [NR-eGR]  M9  (9H)         43888        0 
[12/06 15:28:57   1314s] [NR-eGR]  AP  (10V)            0        0 
[12/06 15:28:57   1314s] [NR-eGR] ---------------------------------
[12/06 15:28:57   1314s] [NR-eGR]      Total      5545464  1548594 
[12/06 15:28:57   1314s] [NR-eGR] --------------------------------------------------------------------------
[12/06 15:28:57   1314s] [NR-eGR] Total half perimeter of net bounding box: 4428926um
[12/06 15:28:57   1314s] [NR-eGR] Total length: 5545464um, number of vias: 1548594
[12/06 15:28:57   1314s] [NR-eGR] --------------------------------------------------------------------------
[12/06 15:28:57   1314s] [NR-eGR] Total eGR-routed clock nets wire length: 179863um, number of vias: 168917
[12/06 15:28:57   1314s] [NR-eGR] --------------------------------------------------------------------------
[12/06 15:28:57   1314s] (I)      Finished Export ( CPU: 0.97 sec, Real: 0.98 sec, Curr Mem: 3232.29 MB )
[12/06 15:28:57   1314s] Early Global Route wiring runtime: 3.26 seconds, mem = 3104.3M
[12/06 15:28:57   1314s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:3.295, REAL:3.259, MEM:3104.3M, EPOCH TIME: 1733516937.427424
[12/06 15:28:57   1314s] Tdgp not successfully inited but do clear! skip clearing
[12/06 15:28:57   1314s] End of congRepair (cpu=0:09:09, real=0:09:11)
[12/06 15:28:57   1314s] *** Finishing placeDesign default flow ***
[12/06 15:28:57   1314s] **placeDesign ... cpu = 0:20:38, real = 0:20:45, mem = 2912.3M **
[12/06 15:28:57   1314s] 
[12/06 15:28:57   1314s] Optimization is working on the following views:
[12/06 15:28:57   1314s]   Setup views: view_functional_wcl_slow view_functional_wcl_fast view_functional_wcl_typical 
[12/06 15:28:57   1314s]   Hold  views: view_functional_wcl_slow view_functional_wcl_fast view_functional_wcl_typical 
[12/06 15:28:57   1314s] Tdgp not successfully inited but do clear! skip clearing
[12/06 15:28:57   1314s] 
[12/06 15:28:57   1314s] *** Summary of all messages that are not suppressed in this session:
[12/06 15:28:57   1314s] Severity  ID               Count  Summary                                  
[12/06 15:28:57   1314s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[12/06 15:28:57   1314s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[12/06 15:28:57   1314s] WARNING   IMPSP-452           16  Density for module '%s' (%s = {%.3f %.3f...
[12/06 15:28:57   1314s] ERROR     IMPSP-2021           2  Could not legalize <%d> instances in the...
[12/06 15:28:57   1314s] WARNING   IMPSP-2020          38  Cannot find a legal location for instanc...
[12/06 15:28:57   1314s] WARNING   NRDB-530             1  Cannot find %s matching "%s"             
[12/06 15:28:57   1314s] WARNING   NRDB-733             1  %s %s in %s %s does not have a physical ...
[12/06 15:28:57   1314s] *** Message Summary: 59 warning(s), 2 error(s)
[12/06 15:28:57   1314s] 
[12/06 15:28:57   1314s] *** placeDesign #1 [finish] : cpu/real = 0:20:38.3/0:20:45.8 (1.0), totSession cpu/real = 0:21:54.9/0:22:02.9 (1.0), mem = 2912.3M
[12/06 15:28:57   1314s] 
[12/06 15:28:57   1314s] =============================================================================================
[12/06 15:28:57   1314s]  Final TAT Report : placeDesign #1                                              21.17-s075_1
[12/06 15:28:57   1314s] =============================================================================================
[12/06 15:28:57   1314s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/06 15:28:57   1314s] ---------------------------------------------------------------------------------------------
[12/06 15:28:57   1314s] [ ViewPruning            ]      1   0:00:07.5  (   0.6 % )     0:00:15.2 /  0:00:15.2    1.0
[12/06 15:28:57   1314s] [ CellServerInit         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.0
[12/06 15:28:57   1314s] [ TimingUpdate           ]     12   0:00:41.5  (   3.3 % )     0:00:41.5 /  0:00:41.4    1.0
[12/06 15:28:57   1314s] [ FullDelayCalc          ]      7   0:02:20.0  (  11.2 % )     0:02:20.0 /  0:02:20.2    1.0
[12/06 15:28:57   1314s] [ MISC                   ]          0:17:36.8  (  84.8 % )     0:17:36.8 /  0:17:29.2    1.0
[12/06 15:28:57   1314s] ---------------------------------------------------------------------------------------------
[12/06 15:28:57   1314s]  placeDesign #1 TOTAL               0:20:45.8  ( 100.0 % )     0:20:45.8 /  0:20:38.3    1.0
[12/06 15:28:57   1314s] ---------------------------------------------------------------------------------------------
[12/06 15:28:57   1314s] 
[12/06 15:28:57   1314s] <CMD> ccopt_design
[12/06 15:28:57   1314s] #% Begin ccopt_design (date=12/06 15:28:57, mem=2520.1M)
[12/06 15:28:57   1314s] *** ccopt_design #1 [begin] : totSession cpu/real = 0:21:54.9/0:22:02.9 (1.0), mem = 2912.3M
[12/06 15:28:57   1314s] Runtime...
[12/06 15:28:57   1314s] **INFO: User's settings:
[12/06 15:28:57   1314s] setNanoRouteMode -extractThirdPartyCompatible  false
[12/06 15:28:57   1314s] setExtractRCMode -engine                       preRoute
[12/06 15:28:57   1314s] setDelayCalMode -engine                        aae
[12/06 15:28:57   1314s] setDelayCalMode -ignoreNetLoad                 false
[12/06 15:28:57   1314s] setOptMode -preserveAllSequential              true
[12/06 15:28:57   1314s] 
[12/06 15:28:57   1314s] (ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
[12/06 15:28:57   1314s] (ccopt_design): create_ccopt_clock_tree_spec
[12/06 15:28:57   1314s] Creating clock tree spec for modes (timing configs): functional_wcl_slow functional_wcl_fast functional_wcl_typical
[12/06 15:28:57   1314s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[12/06 15:28:57   1314s] Reset timing graph...
[12/06 15:28:57   1314s] Ignoring AAE DB Resetting ...
[12/06 15:28:57   1314s] Reset timing graph done.
[12/06 15:28:57   1314s] Ignoring AAE DB Resetting ...
[12/06 15:29:03   1320s] Analyzing clock structure...
[12/06 15:29:08   1325s] Analyzing clock structure done.
[12/06 15:29:08   1325s] Reset timing graph...
[12/06 15:29:08   1325s] Ignoring AAE DB Resetting ...
[12/06 15:29:08   1325s] Reset timing graph done.
[12/06 15:29:08   1325s] Extracting original clock gating for ideal_clock...
[12/06 15:29:10   1327s]   clock_tree ideal_clock contains 58160 sinks and 0 clock gates.
[12/06 15:29:10   1327s] Extracting original clock gating for ideal_clock done.
[12/06 15:29:10   1327s] The skew group ideal_clock/functional_wcl_slow was created. It contains 58160 sinks and 1 sources.
[12/06 15:29:10   1327s] The skew group ideal_clock/functional_wcl_fast was created. It contains 58160 sinks and 1 sources.
[12/06 15:29:10   1327s] The skew group ideal_clock/functional_wcl_typical was created. It contains 58160 sinks and 1 sources.
[12/06 15:29:10   1327s] Checking clock tree convergence...
[12/06 15:29:10   1327s] Checking clock tree convergence done.
[12/06 15:29:10   1327s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[12/06 15:29:10   1327s] Set place::cacheFPlanSiteMark to 1
[12/06 15:29:10   1327s] 'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
[12/06 15:29:10   1327s] Using CCOpt effort standard.
[12/06 15:29:10   1327s] CCOpt::Phase::Initialization...
[12/06 15:29:10   1327s] Check Prerequisites...
[12/06 15:29:10   1327s] Leaving CCOpt scope - CheckPlace...
[12/06 15:29:10   1327s] OPERPROF: Starting checkPlace at level 1, MEM:2964.0M, EPOCH TIME: 1733516950.715898
[12/06 15:29:10   1327s] Processing tracks to init pin-track alignment.
[12/06 15:29:10   1327s] z: 2, totalTracks: 1
[12/06 15:29:10   1327s] z: 4, totalTracks: 1
[12/06 15:29:10   1327s] z: 6, totalTracks: 1
[12/06 15:29:10   1327s] z: 8, totalTracks: 1
[12/06 15:29:10   1327s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[12/06 15:29:10   1327s] All LLGs are deleted
[12/06 15:29:10   1327s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 15:29:10   1327s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 15:29:10   1327s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2964.0M, EPOCH TIME: 1733516950.768685
[12/06 15:29:10   1327s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:2964.0M, EPOCH TIME: 1733516950.769204
[12/06 15:29:10   1327s] # Building torus_credit_D_W32 llgBox search-tree.
[12/06 15:29:10   1327s] # Floorplan has 32 instGroups (with no HInst) out of 80 Groups
[12/06 15:29:10   1327s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2964.0M, EPOCH TIME: 1733516950.771845
[12/06 15:29:10   1327s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 15:29:10   1327s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 15:29:10   1327s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2964.0M, EPOCH TIME: 1733516950.774543
[12/06 15:29:10   1327s] Max number of tech site patterns supported in site array is 256.
[12/06 15:29:10   1327s] Core basic site is core
[12/06 15:29:10   1327s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2964.0M, EPOCH TIME: 1733516950.777734
[12/06 15:29:10   1328s] After signature check, allow fast init is false, keep pre-filter is true.
[12/06 15:29:10   1328s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[12/06 15:29:10   1328s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.191, REAL:0.192, MEM:2964.0M, EPOCH TIME: 1733516950.969416
[12/06 15:29:10   1328s] SiteArray: non-trimmed site array dimensions = 831 x 7480
[12/06 15:29:10   1328s] SiteArray: use 31,911,936 bytes
[12/06 15:29:10   1328s] SiteArray: current memory after site array memory allocation 2994.4M
[12/06 15:29:10   1328s] SiteArray: FP blocked sites are writable
[12/06 15:29:11   1328s] SiteArray: number of non floorplan blocked sites for llg default is 6215880
[12/06 15:29:11   1328s] Atter site array init, number of instance map data is 0.
[12/06 15:29:11   1328s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.313, REAL:0.313, MEM:2994.4M, EPOCH TIME: 1733516951.087934
[12/06 15:29:11   1328s] 
[12/06 15:29:11   1328s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/06 15:29:11   1328s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.343, REAL:0.344, MEM:2994.4M, EPOCH TIME: 1733516951.116015
[12/06 15:29:11   1328s] 
[12/06 15:29:11   1328s] Begin checking placement ... (start mem=2964.0M, init mem=2994.4M)
[12/06 15:29:11   1328s] Begin checking exclusive groups violation ...
[12/06 15:29:11   1328s] There are 0 groups to check, max #box is 0, total #box is 0
[12/06 15:29:11   1328s] Finished checking exclusive groups violations. Found 0 Vio.
[12/06 15:29:11   1328s] 
[12/06 15:29:11   1328s] Running CheckPlace using 1 thread in normal mode...
[12/06 15:29:12   1329s] 
[12/06 15:29:12   1329s] ...checkPlace normal is done!
[12/06 15:29:12   1329s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2994.4M, EPOCH TIME: 1733516952.080495
[12/06 15:29:12   1329s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.050, REAL:0.050, MEM:2994.4M, EPOCH TIME: 1733516952.130885
[12/06 15:29:12   1329s] Region/Fence Violation:	475
[12/06 15:29:12   1329s] Overlapping with other instance:	35153
[12/06 15:29:12   1329s] Orientation Violation:	9528
[12/06 15:29:12   1329s] *info: Placed = 106545        
[12/06 15:29:12   1329s] *info: Unplaced = 0           
[12/06 15:29:12   1329s] Placement Density:32.15%(719356/2237717)
[12/06 15:29:12   1329s] Placement Density (including fixed std cells):32.15%(719356/2237717)
[12/06 15:29:12   1329s] All LLGs are deleted
[12/06 15:29:12   1329s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:109649).
[12/06 15:29:12   1329s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 15:29:12   1329s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2994.4M, EPOCH TIME: 1733516952.325724
[12/06 15:29:12   1329s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:2994.4M, EPOCH TIME: 1733516952.326255
[12/06 15:29:12   1329s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 15:29:12   1329s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 15:29:12   1329s] Finished checkPlace (total: cpu=0:00:01.6, real=0:00:02.0; vio checks: cpu=0:00:00.9, real=0:00:01.0; mem=2994.4M)
[12/06 15:29:12   1329s] OPERPROF: Finished checkPlace at level 1, CPU:1.616, REAL:1.620, MEM:2994.4M, EPOCH TIME: 1733516952.335400
[12/06 15:29:12   1329s] **WARN: (IMPCCOPT-2030):	Found placement violations. Run checkPlace for more details.
[12/06 15:29:12   1329s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:01.7 real=0:00:01.7)
[12/06 15:29:12   1329s] Innovus will update I/O latencies
[12/06 15:29:12   1329s] Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.
[12/06 15:29:12   1329s] 
[12/06 15:29:12   1329s] 
[12/06 15:29:12   1329s] 
[12/06 15:29:12   1329s] Check Prerequisites done. (took cpu=0:00:01.7 real=0:00:01.7)
[12/06 15:29:12   1329s] CCOpt::Phase::Initialization done. (took cpu=0:00:01.7 real=0:00:01.7)
[12/06 15:29:12   1329s] Info: 1 threads available for lower-level modules during optimization.
[12/06 15:29:12   1329s] Executing ccopt post-processing.
[12/06 15:29:12   1329s] Synthesizing clock trees with CCOpt...
[12/06 15:29:12   1329s] *** CTS #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:22:09.5/0:22:17.5 (1.0), mem = 2994.4M
[12/06 15:29:12   1329s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/06 15:29:12   1329s] CCOpt::Phase::PreparingToBalance...
[12/06 15:29:12   1329s] Leaving CCOpt scope - Initializing power interface...
[12/06 15:29:12   1329s] Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/06 15:29:12   1329s] 
[12/06 15:29:12   1329s] Positive (advancing) pin insertion delays
[12/06 15:29:12   1329s] =========================================
[12/06 15:29:12   1329s] 
[12/06 15:29:12   1329s] Found 0 advancing pin insertion delay (0.000% of 58160 clock tree sinks)
[12/06 15:29:12   1329s] 
[12/06 15:29:12   1329s] Negative (delaying) pin insertion delays
[12/06 15:29:12   1329s] ========================================
[12/06 15:29:12   1329s] 
[12/06 15:29:12   1329s] Found 0 delaying pin insertion delay (0.000% of 58160 clock tree sinks)
[12/06 15:29:12   1329s] **WARN: (IMPCCOPT-1127):	The skew group default.ideal_clock/functional_wcl_slow has been identified as a duplicate of: ideal_clock/functional_wcl_fast
[12/06 15:29:12   1329s] **WARN: (IMPCCOPT-1127):	The skew group default.ideal_clock/functional_wcl_typical has been identified as a duplicate of: ideal_clock/functional_wcl_fast
[12/06 15:29:12   1329s] The skew group ideal_clock/functional_wcl_slow has been identified as a duplicate of: ideal_clock/functional_wcl_fast, so it will not be cloned.
[12/06 15:29:12   1329s] The skew group ideal_clock/functional_wcl_typical has been identified as a duplicate of: ideal_clock/functional_wcl_fast, so it will not be cloned.
[12/06 15:29:12   1329s] Notify start of optimization...
[12/06 15:29:12   1329s] Notify start of optimization done.
[12/06 15:29:12   1329s] Leaving CCOpt scope - optDesignGlobalRouteStep...
[12/06 15:29:12   1329s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2994.4M, EPOCH TIME: 1733516952.557584
[12/06 15:29:12   1329s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 15:29:12   1329s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 15:29:12   1329s] All LLGs are deleted
[12/06 15:29:12   1329s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 15:29:12   1329s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 15:29:12   1329s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2994.4M, EPOCH TIME: 1733516952.557693
[12/06 15:29:12   1329s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2994.4M, EPOCH TIME: 1733516952.557727
[12/06 15:29:12   1329s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.006, REAL:0.006, MEM:2959.4M, EPOCH TIME: 1733516952.564007
[12/06 15:29:12   1329s] ### Creating LA Mngr. totSessionCpu=0:22:10 mem=2959.4M
[12/06 15:29:12   1329s] 
[12/06 15:29:12   1329s] Trim Metal Layers:
[12/06 15:29:12   1329s] LayerId::1 widthSet size::4
[12/06 15:29:12   1329s] LayerId::2 widthSet size::4
[12/06 15:29:12   1329s] LayerId::3 widthSet size::4
[12/06 15:29:12   1329s] LayerId::4 widthSet size::4
[12/06 15:29:12   1329s] LayerId::5 widthSet size::4
[12/06 15:29:12   1329s] LayerId::6 widthSet size::4
[12/06 15:29:12   1329s] LayerId::7 widthSet size::4
[12/06 15:29:12   1329s] LayerId::8 widthSet size::4
[12/06 15:29:12   1329s] LayerId::9 widthSet size::4
[12/06 15:29:12   1329s] LayerId::10 widthSet size::2
[12/06 15:29:12   1329s] Updating RC grid for preRoute extraction ...
[12/06 15:29:12   1329s] eee: pegSigSF::1.070000
[12/06 15:29:12   1329s] Initializing multi-corner capacitance tables ... 
[12/06 15:29:12   1329s] Initializing multi-corner resistance tables ...
[12/06 15:29:12   1329s] eee: l::1 avDens::0.110237 usedTrk::70004.888911 availTrk::635040.000000 sigTrk::70004.888911
[12/06 15:29:12   1329s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/06 15:29:12   1329s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/06 15:29:12   1329s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/06 15:29:12   1329s] eee: l::5 avDens::0.001816 usedTrk::1153.511150 availTrk::635040.000000 sigTrk::1153.511150
[12/06 15:29:12   1329s] eee: l::6 avDens::0.001816 usedTrk::1153.511150 availTrk::635040.000000 sigTrk::1153.511150
[12/06 15:29:12   1329s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/06 15:29:12   1329s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/06 15:29:12   1329s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/06 15:29:12   1329s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/06 15:29:12   1330s] {RT rc_corner 0 10 10 {8 0} {9 0} 2}
[12/06 15:29:12   1330s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.693800 newSi=0.000000 wHLS=1.734500 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[12/06 15:29:12   1330s] ### Creating LA Mngr, finished. totSessionCpu=0:22:10 mem=2959.4M
[12/06 15:29:13   1330s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2959.40 MB )
[12/06 15:29:13   1330s] (I)      ==================== Layers =====================
[12/06 15:29:13   1330s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 15:29:13   1330s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/06 15:29:13   1330s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 15:29:13   1330s] (I)      |  33 |  0 |      CO |     cut |      1 |       |
[12/06 15:29:13   1330s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/06 15:29:13   1330s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/06 15:29:13   1330s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/06 15:29:13   1330s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/06 15:29:13   1330s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/06 15:29:13   1330s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/06 15:29:13   1330s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/06 15:29:13   1330s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/06 15:29:13   1330s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/06 15:29:13   1330s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/06 15:29:13   1330s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/06 15:29:13   1330s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/06 15:29:13   1330s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/06 15:29:13   1330s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/06 15:29:13   1330s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/06 15:29:13   1330s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/06 15:29:13   1330s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/06 15:29:13   1330s] (I)      |  42 |  9 |      RV |     cut |      1 |       |
[12/06 15:29:13   1330s] (I)      |  10 | 10 |      AP |    wire |      1 |       |
[12/06 15:29:13   1330s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 15:29:13   1330s] (I)      |   0 |  0 |      PO |   other |        |    MS |
[12/06 15:29:13   1330s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[12/06 15:29:13   1330s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 15:29:13   1330s] (I)      Started Import and model ( Curr Mem: 2959.40 MB )
[12/06 15:29:13   1330s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/06 15:29:13   1330s] (I)      == Non-default Options ==
[12/06 15:29:13   1330s] (I)      Maximum routing layer                              : 10
[12/06 15:29:13   1330s] (I)      Number of threads                                  : 1
[12/06 15:29:13   1330s] (I)      Method to set GCell size                           : row
[12/06 15:29:13   1330s] (I)      Counted 1175906 PG shapes. We will not process PG shapes layer by layer.
[12/06 15:29:13   1330s] (I)      Use row-based GCell size
[12/06 15:29:13   1330s] (I)      Use row-based GCell align
[12/06 15:29:13   1330s] (I)      layer 0 area = 168000
[12/06 15:29:13   1330s] (I)      layer 1 area = 208000
[12/06 15:29:13   1330s] (I)      layer 2 area = 208000
[12/06 15:29:13   1330s] (I)      layer 3 area = 208000
[12/06 15:29:13   1330s] (I)      layer 4 area = 208000
[12/06 15:29:13   1330s] (I)      layer 5 area = 208000
[12/06 15:29:13   1330s] (I)      layer 6 area = 208000
[12/06 15:29:13   1330s] (I)      layer 7 area = 2259999
[12/06 15:29:13   1330s] (I)      layer 8 area = 2259999
[12/06 15:29:13   1330s] (I)      layer 9 area = 0
[12/06 15:29:13   1330s] (I)      GCell unit size   : 3600
[12/06 15:29:13   1330s] (I)      GCell multiplier  : 1
[12/06 15:29:13   1330s] (I)      GCell row height  : 3600
[12/06 15:29:13   1330s] (I)      Actual row height : 3600
[12/06 15:29:13   1330s] (I)      GCell align ref   : 4000 4000
[12/06 15:29:13   1330s] [NR-eGR] Track table information for default rule: 
[12/06 15:29:13   1330s] [NR-eGR] M1 has single uniform track structure
[12/06 15:29:13   1330s] [NR-eGR] M2 has single uniform track structure
[12/06 15:29:13   1330s] [NR-eGR] M3 has single uniform track structure
[12/06 15:29:13   1330s] [NR-eGR] M4 has single uniform track structure
[12/06 15:29:13   1330s] [NR-eGR] M5 has single uniform track structure
[12/06 15:29:13   1330s] [NR-eGR] M6 has single uniform track structure
[12/06 15:29:13   1330s] [NR-eGR] M7 has single uniform track structure
[12/06 15:29:13   1330s] [NR-eGR] M8 has single uniform track structure
[12/06 15:29:13   1330s] [NR-eGR] M9 has single uniform track structure
[12/06 15:29:13   1330s] [NR-eGR] AP has single uniform track structure
[12/06 15:29:13   1330s] (I)      ================== Default via ==================
[12/06 15:29:13   1330s] (I)      +---+--------------------+----------------------+
[12/06 15:29:13   1330s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut      |
[12/06 15:29:13   1330s] (I)      +---+--------------------+----------------------+
[12/06 15:29:13   1330s] (I)      | 1 |    3  VIA12_1cut_V |   11  VIA12_2cut_N   |
[12/06 15:29:13   1330s] (I)      | 2 |   18  VIA23_1cut   |   29  VIA23_2cut_N   |
[12/06 15:29:13   1330s] (I)      | 3 |   32  VIA34_1cut   |   42  VIA34_2cut_W   |
[12/06 15:29:13   1330s] (I)      | 4 |   46  VIA45_1cut   |   57  VIA45_2cut_N   |
[12/06 15:29:13   1330s] (I)      | 5 |   60  VIA56_1cut   |   71  VIA56_2cut_N   |
[12/06 15:29:13   1330s] (I)      | 6 |   74  VIA67_1cut   |   85  VIA67_2cut_N   |
[12/06 15:29:13   1330s] (I)      | 7 |   90  VIA78_1cut   |   98  VIA78_2cut_W   |
[12/06 15:29:13   1330s] (I)      | 8 |  102  VIA89_1cut   |  116  VIA89_2stack_N |
[12/06 15:29:13   1330s] (I)      | 9 |  118  VIA9AP_1cut  |  118  VIA9AP_1cut    |
[12/06 15:29:13   1330s] (I)      +---+--------------------+----------------------+
[12/06 15:29:13   1330s] (I)      592 nets have been assigned with the same min and max preferred routing layer. We relaxed the assignment.
[12/06 15:29:13   1330s] [NR-eGR] Read 2100180 PG shapes
[12/06 15:29:13   1330s] [NR-eGR] Read 0 clock shapes
[12/06 15:29:13   1330s] [NR-eGR] Read 0 other shapes
[12/06 15:29:13   1330s] [NR-eGR] #Routing Blockages  : 0
[12/06 15:29:13   1330s] [NR-eGR] #Instance Blockages : 3792
[12/06 15:29:13   1330s] [NR-eGR] #PG Blockages       : 2100180
[12/06 15:29:13   1330s] [NR-eGR] #Halo Blockages     : 0
[12/06 15:29:13   1330s] [NR-eGR] #Boundary Blockages : 0
[12/06 15:29:13   1330s] [NR-eGR] #Clock Blockages    : 0
[12/06 15:29:13   1330s] [NR-eGR] #Other Blockages    : 0
[12/06 15:29:13   1330s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/06 15:29:13   1330s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/06 15:29:13   1330s] [NR-eGR] Read 107883 nets ( ignored 0 )
[12/06 15:29:13   1330s] (I)      early_global_route_priority property id does not exist.
[12/06 15:29:13   1330s] (I)      Read Num Blocks=2103972  Num Prerouted Wires=0  Num CS=0
[12/06 15:29:13   1330s] (I)      Layer 1 (V) : #blockages 501328 : #preroutes 0
[12/06 15:29:13   1330s] (I)      Layer 2 (H) : #blockages 497536 : #preroutes 0
[12/06 15:29:14   1331s] (I)      Layer 3 (V) : #blockages 497536 : #preroutes 0
[12/06 15:29:14   1331s] (I)      Layer 4 (H) : #blockages 428170 : #preroutes 0
[12/06 15:29:14   1331s] (I)      Layer 5 (V) : #blockages 179402 : #preroutes 0
[12/06 15:29:14   1331s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[12/06 15:29:14   1331s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[12/06 15:29:14   1331s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[12/06 15:29:14   1331s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[12/06 15:29:14   1331s] (I)      Number of ignored nets                =      0
[12/06 15:29:14   1331s] (I)      Number of connected nets              =      0
[12/06 15:29:14   1331s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/06 15:29:14   1331s] (I)      Number of clock nets                  =      1.  Ignored: No
[12/06 15:29:14   1331s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/06 15:29:14   1331s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/06 15:29:14   1331s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/06 15:29:14   1331s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/06 15:29:14   1331s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/06 15:29:14   1331s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/06 15:29:14   1331s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/06 15:29:14   1331s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/06 15:29:14   1331s] (I)      Ndr track 0 does not exist
[12/06 15:29:14   1331s] (I)      ---------------------Grid Graph Info--------------------
[12/06 15:29:14   1331s] (I)      Routing area        : (0, 0) - (3000000, 3000000)
[12/06 15:29:14   1331s] (I)      Core area           : (4000, 4000) - (2996000, 2996000)
[12/06 15:29:14   1331s] (I)      Site width          :   400  (dbu)
[12/06 15:29:14   1331s] (I)      Row height          :  3600  (dbu)
[12/06 15:29:14   1331s] (I)      GCell row height    :  3600  (dbu)
[12/06 15:29:14   1331s] (I)      GCell width         :  3600  (dbu)
[12/06 15:29:14   1331s] (I)      GCell height        :  3600  (dbu)
[12/06 15:29:14   1331s] (I)      Grid                :   834   834    10
[12/06 15:29:14   1331s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[12/06 15:29:14   1331s] (I)      Vertical capacity   :     0  3600     0  3600     0  3600     0  3600     0  3600
[12/06 15:29:14   1331s] (I)      Horizontal capacity :     0     0  3600     0  3600     0  3600     0  3600     0
[12/06 15:29:14   1331s] (I)      Default wire width  :   180   200   200   200   200   200   200   800   800  6000
[12/06 15:29:14   1331s] (I)      Default wire space  :   180   200   200   200   200   200   200   800   800  4000
[12/06 15:29:14   1331s] (I)      Default wire pitch  :   360   400   400   400   400   400   400  1600  1600 10000
[12/06 15:29:14   1331s] (I)      Default pitch size  :   360   400   400   400   400   400   400  1600  1600 13000
[12/06 15:29:14   1331s] (I)      First track coord   :   400   200   400   200   400   200   400  1000   800 17200
[12/06 15:29:14   1331s] (I)      Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25  0.28
[12/06 15:29:14   1331s] (I)      Total num of tracks :  7499  7500  7499  7500  7499  7500  7499  1875  1875   230
[12/06 15:29:14   1331s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[12/06 15:29:14   1331s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[12/06 15:29:14   1331s] (I)      --------------------------------------------------------
[12/06 15:29:14   1331s] 
[12/06 15:29:14   1331s] [NR-eGR] ============ Routing rule table ============
[12/06 15:29:14   1331s] [NR-eGR] Rule id: 0  Nets: 107851
[12/06 15:29:14   1331s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/06 15:29:14   1331s] (I)                    Layer    2    3    4    5    6    7     8     9     10 
[12/06 15:29:14   1331s] (I)                    Pitch  400  400  400  400  400  400  1600  1600  13000 
[12/06 15:29:14   1331s] (I)             #Used tracks    1    1    1    1    1    1     1     1      1 
[12/06 15:29:14   1331s] (I)       #Fully used tracks    1    1    1    1    1    1     1     1      1 
[12/06 15:29:14   1331s] [NR-eGR] ========================================
[12/06 15:29:14   1331s] [NR-eGR] 
[12/06 15:29:14   1331s] (I)      =============== Blocked Tracks ===============
[12/06 15:29:14   1331s] (I)      +-------+---------+----------+---------------+
[12/06 15:29:14   1331s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/06 15:29:14   1331s] (I)      +-------+---------+----------+---------------+
[12/06 15:29:14   1331s] (I)      |     1 |       0 |        0 |         0.00% |
[12/06 15:29:14   1331s] (I)      |     2 | 6255000 |  1795492 |        28.70% |
[12/06 15:29:14   1331s] (I)      |     3 | 6254166 |   953074 |        15.24% |
[12/06 15:29:14   1331s] (I)      |     4 | 6255000 |  1741376 |        27.84% |
[12/06 15:29:14   1331s] (I)      |     5 | 6254166 |  3987373 |        63.76% |
[12/06 15:29:14   1331s] (I)      |     6 | 6255000 |  3987906 |        63.76% |
[12/06 15:29:14   1331s] (I)      |     7 | 6254166 |        0 |         0.00% |
[12/06 15:29:14   1331s] (I)      |     8 | 1563750 |        0 |         0.00% |
[12/06 15:29:14   1331s] (I)      |     9 | 1563750 |        0 |         0.00% |
[12/06 15:29:14   1331s] (I)      |    10 |  191820 |        0 |         0.00% |
[12/06 15:29:14   1331s] (I)      +-------+---------+----------+---------------+
[12/06 15:29:14   1331s] (I)      Finished Import and model ( CPU: 1.32 sec, Real: 1.32 sec, Curr Mem: 3174.30 MB )
[12/06 15:29:14   1331s] (I)      Reset routing kernel
[12/06 15:29:14   1331s] (I)      Started Global Routing ( Curr Mem: 3174.30 MB )
[12/06 15:29:14   1331s] (I)      totalPins=462917  totalGlobalPin=453071 (97.87%)
[12/06 15:29:14   1331s] (I)      total 2D Cap : 7817916 = (6254166 H, 1563750 V)
[12/06 15:29:14   1331s] [NR-eGR] Layer group 1: route 592 net(s) in layer range [7, 8]
[12/06 15:29:14   1331s] (I)      
[12/06 15:29:14   1331s] (I)      ============  Phase 1a Route ============
[12/06 15:29:14   1331s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/06 15:29:14   1331s] (I)      Usage: 210015 = (11111 H, 198904 V) = (0.18% H, 12.72% V) = (2.000e+04um H, 3.580e+05um V)
[12/06 15:29:14   1331s] (I)      
[12/06 15:29:14   1331s] (I)      ============  Phase 1b Route ============
[12/06 15:29:14   1331s] (I)      Usage: 210017 = (11113 H, 198904 V) = (0.18% H, 12.72% V) = (2.000e+04um H, 3.580e+05um V)
[12/06 15:29:14   1331s] (I)      Overflow of layer group 1: 0.00% H + 0.22% V. EstWL: 3.780306e+05um
[12/06 15:29:14   1331s] (I)      
[12/06 15:29:14   1331s] (I)      ============  Phase 1c Route ============
[12/06 15:29:14   1331s] (I)      Level2 Grid: 167 x 167
[12/06 15:29:14   1331s] (I)      Usage: 210052 = (11148 H, 198904 V) = (0.18% H, 12.72% V) = (2.007e+04um H, 3.580e+05um V)
[12/06 15:29:14   1331s] (I)      
[12/06 15:29:14   1331s] (I)      ============  Phase 1d Route ============
[12/06 15:29:14   1331s] (I)      Usage: 210052 = (11148 H, 198904 V) = (0.18% H, 12.72% V) = (2.007e+04um H, 3.580e+05um V)
[12/06 15:29:14   1331s] (I)      
[12/06 15:29:14   1331s] (I)      ============  Phase 1e Route ============
[12/06 15:29:14   1331s] (I)      Usage: 210052 = (11148 H, 198904 V) = (0.18% H, 12.72% V) = (2.007e+04um H, 3.580e+05um V)
[12/06 15:29:14   1331s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.02% V. EstWL: 3.780936e+05um
[12/06 15:29:14   1331s] (I)      
[12/06 15:29:14   1331s] (I)      ============  Phase 1l Route ============
[12/06 15:29:14   1331s] (I)      total 2D Cap : 34392182 = (17412463 H, 16979719 V)
[12/06 15:29:14   1331s] [NR-eGR] Layer group 2: route 107259 net(s) in layer range [2, 10]
[12/06 15:29:14   1331s] (I)      
[12/06 15:29:14   1331s] (I)      ============  Phase 1a Route ============
[12/06 15:29:15   1332s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/06 15:29:15   1332s] (I)      Usage: 2997061 = (1498852 H, 1498209 V) = (8.61% H, 8.82% V) = (2.698e+06um H, 2.697e+06um V)
[12/06 15:29:15   1332s] (I)      
[12/06 15:29:15   1332s] (I)      ============  Phase 1b Route ============
[12/06 15:29:16   1333s] (I)      Usage: 3002832 = (1502194 H, 1500638 V) = (8.63% H, 8.84% V) = (2.704e+06um H, 2.701e+06um V)
[12/06 15:29:16   1333s] (I)      Overflow of layer group 2: 0.44% H + 0.77% V. EstWL: 5.405098e+06um
[12/06 15:29:16   1333s] (I)      Congestion metric : 0.44%H 0.77%V, 1.21%HV
[12/06 15:29:16   1333s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/06 15:29:16   1333s] (I)      
[12/06 15:29:16   1333s] (I)      ============  Phase 1c Route ============
[12/06 15:29:16   1333s] (I)      Level2 Grid: 167 x 167
[12/06 15:29:16   1333s] (I)      Usage: 3002855 = (1502192 H, 1500663 V) = (8.63% H, 8.84% V) = (2.704e+06um H, 2.701e+06um V)
[12/06 15:29:16   1333s] (I)      
[12/06 15:29:16   1333s] (I)      ============  Phase 1d Route ============
[12/06 15:29:16   1333s] (I)      Usage: 3002855 = (1502192 H, 1500663 V) = (8.63% H, 8.84% V) = (2.704e+06um H, 2.701e+06um V)
[12/06 15:29:16   1333s] (I)      
[12/06 15:29:16   1333s] (I)      ============  Phase 1e Route ============
[12/06 15:29:16   1333s] (I)      Usage: 3002855 = (1502192 H, 1500663 V) = (8.63% H, 8.84% V) = (2.704e+06um H, 2.701e+06um V)
[12/06 15:29:16   1333s] [NR-eGR] Early Global Route overflow of layer group 2: 0.44% H + 0.77% V. EstWL: 5.405139e+06um
[12/06 15:29:16   1333s] (I)      
[12/06 15:29:16   1333s] (I)      ============  Phase 1l Route ============
[12/06 15:29:18   1335s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/06 15:29:18   1335s] (I)      Layer  2:    5606869    726216     12828           0     6252498    ( 0.00%) 
[12/06 15:29:18   1335s] (I)      Layer  3:    5717469    796272      4971           0     6252498    ( 0.00%) 
[12/06 15:29:18   1335s] (I)      Layer  4:    5655432    557688      2055           0     6252498    ( 0.00%) 
[12/06 15:29:18   1335s] (I)      Layer  5:    4127728    191974      3243           0     6252498    ( 0.00%) 
[12/06 15:29:18   1335s] (I)      Layer  6:    4332235    263542      6063           0     6252498    ( 0.00%) 
[12/06 15:29:18   1335s] (I)      Layer  7:    6246667    629429       766           0     6252498    ( 0.00%) 
[12/06 15:29:18   1335s] (I)      Layer  8:    1561875    248087       137           0     1563124    ( 0.00%) 
[12/06 15:29:18   1335s] (I)      Layer  9:    1561875     24361         0           0     1563124    ( 0.00%) 
[12/06 15:29:18   1335s] (I)      Layer 10:     191590         0         0      139329       53056    (72.42%) 
[12/06 15:29:18   1335s] (I)      Total:      35001740   3437569     30063      139328    40694291    ( 0.34%) 
[12/06 15:29:18   1335s] (I)      
[12/06 15:29:18   1335s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/06 15:29:18   1335s] [NR-eGR]                        OverCon           OverCon           OverCon            
[12/06 15:29:18   1335s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[12/06 15:29:18   1335s] [NR-eGR]        Layer             (1-4)             (5-8)            (9-10)    OverCon
[12/06 15:29:18   1335s] [NR-eGR] --------------------------------------------------------------------------------
[12/06 15:29:18   1335s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/06 15:29:18   1335s] [NR-eGR]      M2 ( 2)      5688( 0.82%)       393( 0.06%)         9( 0.00%)   ( 0.88%) 
[12/06 15:29:18   1335s] [NR-eGR]      M3 ( 3)      2711( 0.39%)        99( 0.01%)         3( 0.00%)   ( 0.40%) 
[12/06 15:29:18   1335s] [NR-eGR]      M4 ( 4)      1321( 0.19%)        16( 0.00%)         0( 0.00%)   ( 0.19%) 
[12/06 15:29:18   1335s] [NR-eGR]      M5 ( 5)      2543( 0.37%)         2( 0.00%)         0( 0.00%)   ( 0.37%) 
[12/06 15:29:18   1335s] [NR-eGR]      M6 ( 6)      4105( 0.59%)        20( 0.00%)         0( 0.00%)   ( 0.59%) 
[12/06 15:29:18   1335s] [NR-eGR]      M7 ( 7)       534( 0.08%)         3( 0.00%)         0( 0.00%)   ( 0.08%) 
[12/06 15:29:18   1335s] [NR-eGR]      M8 ( 8)       137( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[12/06 15:29:18   1335s] [NR-eGR]      M9 ( 9)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/06 15:29:18   1335s] [NR-eGR]      AP (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/06 15:29:18   1335s] [NR-eGR] --------------------------------------------------------------------------------
[12/06 15:29:18   1335s] [NR-eGR]        Total     17039( 0.30%)       533( 0.01%)        12( 0.00%)   ( 0.31%) 
[12/06 15:29:18   1335s] [NR-eGR] 
[12/06 15:29:18   1335s] (I)      Finished Global Routing ( CPU: 4.13 sec, Real: 4.14 sec, Curr Mem: 3222.30 MB )
[12/06 15:29:18   1335s] (I)      total 2D Cap : 35077291 = (17696835 H, 17380456 V)
[12/06 15:29:18   1335s] [NR-eGR] Overflow after Early Global Route 0.03% H + 0.15% V
[12/06 15:29:18   1335s] (I)      ============= Track Assignment ============
[12/06 15:29:18   1335s] (I)      Started Track Assignment (1T) ( Curr Mem: 3222.30 MB )
[12/06 15:29:18   1335s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[12/06 15:29:18   1335s] (I)      Run Multi-thread track assignment
[12/06 15:29:20   1337s] (I)      Finished Track Assignment (1T) ( CPU: 2.17 sec, Real: 2.17 sec, Curr Mem: 3246.30 MB )
[12/06 15:29:20   1337s] (I)      Started Export ( Curr Mem: 3246.30 MB )
[12/06 15:29:21   1338s] [NR-eGR]             Length (um)     Vias 
[12/06 15:29:21   1338s] [NR-eGR] ---------------------------------
[12/06 15:29:21   1338s] [NR-eGR]  M1  (1H)             0   462386 
[12/06 15:29:21   1338s] [NR-eGR]  M2  (2V)        976542   739482 
[12/06 15:29:21   1338s] [NR-eGR]  M3  (3H)       1353660   152200 
[12/06 15:29:21   1338s] [NR-eGR]  M4  (4V)        912182    83343 
[12/06 15:29:21   1338s] [NR-eGR]  M5  (5H)        271060    53961 
[12/06 15:29:21   1338s] [NR-eGR]  M6  (6V)        433814    50957 
[12/06 15:29:21   1338s] [NR-eGR]  M7  (7H)       1108286     5542 
[12/06 15:29:21   1338s] [NR-eGR]  M8  (8V)        446031      723 
[12/06 15:29:21   1338s] [NR-eGR]  M9  (9H)         43888        0 
[12/06 15:29:21   1338s] [NR-eGR]  AP  (10V)            0        0 
[12/06 15:29:21   1338s] [NR-eGR] ---------------------------------
[12/06 15:29:21   1338s] [NR-eGR]      Total      5545464  1548594 
[12/06 15:29:21   1338s] [NR-eGR] --------------------------------------------------------------------------
[12/06 15:29:21   1338s] [NR-eGR] Total half perimeter of net bounding box: 4428917um
[12/06 15:29:21   1338s] [NR-eGR] Total length: 5545464um, number of vias: 1548594
[12/06 15:29:21   1338s] [NR-eGR] --------------------------------------------------------------------------
[12/06 15:29:21   1338s] [NR-eGR] Total eGR-routed clock nets wire length: 179863um, number of vias: 168917
[12/06 15:29:21   1338s] [NR-eGR] --------------------------------------------------------------------------
[12/06 15:29:21   1338s] (I)      Finished Export ( CPU: 0.95 sec, Real: 0.95 sec, Curr Mem: 3246.30 MB )
[12/06 15:29:21   1338s] [NR-eGR] Finished Early Global Route kernel ( CPU: 8.88 sec, Real: 8.89 sec, Curr Mem: 3168.30 MB )
[12/06 15:29:21   1338s] (I)      ======================================== Runtime Summary ========================================
[12/06 15:29:21   1338s] (I)       Step                                              %       Start      Finish      Real       CPU 
[12/06 15:29:21   1338s] (I)      -------------------------------------------------------------------------------------------------
[12/06 15:29:21   1338s] (I)       Early Global Route kernel                   100.00%  940.32 sec  949.21 sec  8.89 sec  8.88 sec 
[12/06 15:29:21   1338s] (I)       +-Import and model                           14.89%  940.32 sec  941.64 sec  1.32 sec  1.32 sec 
[12/06 15:29:21   1338s] (I)       | +-Create place DB                           4.78%  940.32 sec  940.75 sec  0.43 sec  0.42 sec 
[12/06 15:29:21   1338s] (I)       | | +-Import place data                       4.78%  940.32 sec  940.75 sec  0.43 sec  0.42 sec 
[12/06 15:29:21   1338s] (I)       | | | +-Read instances and placement          1.15%  940.32 sec  940.42 sec  0.10 sec  0.10 sec 
[12/06 15:29:21   1338s] (I)       | | | +-Read nets                             3.63%  940.42 sec  940.75 sec  0.32 sec  0.32 sec 
[12/06 15:29:21   1338s] (I)       | +-Create route DB                           9.21%  940.75 sec  941.56 sec  0.82 sec  0.82 sec 
[12/06 15:29:21   1338s] (I)       | | +-Import route data (1T)                  9.20%  940.75 sec  941.56 sec  0.82 sec  0.82 sec 
[12/06 15:29:21   1338s] (I)       | | | +-Read blockages ( Layer 2-10 )         2.57%  940.78 sec  941.01 sec  0.23 sec  0.23 sec 
[12/06 15:29:21   1338s] (I)       | | | | +-Read routing blockages              0.00%  940.78 sec  940.78 sec  0.00 sec  0.00 sec 
[12/06 15:29:21   1338s] (I)       | | | | +-Read instance blockages             0.21%  940.78 sec  940.80 sec  0.02 sec  0.02 sec 
[12/06 15:29:21   1338s] (I)       | | | | +-Read PG blockages                   2.34%  940.80 sec  941.01 sec  0.21 sec  0.21 sec 
[12/06 15:29:21   1338s] (I)       | | | | +-Read clock blockages                0.00%  941.01 sec  941.01 sec  0.00 sec  0.00 sec 
[12/06 15:29:21   1338s] (I)       | | | | +-Read other blockages                0.00%  941.01 sec  941.01 sec  0.00 sec  0.00 sec 
[12/06 15:29:21   1338s] (I)       | | | | +-Read halo blockages                 0.02%  941.01 sec  941.01 sec  0.00 sec  0.00 sec 
[12/06 15:29:21   1338s] (I)       | | | | +-Read boundary cut boxes             0.00%  941.01 sec  941.01 sec  0.00 sec  0.00 sec 
[12/06 15:29:21   1338s] (I)       | | | +-Read blackboxes                       0.00%  941.01 sec  941.01 sec  0.00 sec  0.00 sec 
[12/06 15:29:21   1338s] (I)       | | | +-Read prerouted                        0.04%  941.01 sec  941.01 sec  0.00 sec  0.00 sec 
[12/06 15:29:21   1338s] (I)       | | | +-Read unlegalized nets                 0.22%  941.01 sec  941.03 sec  0.02 sec  0.02 sec 
[12/06 15:29:21   1338s] (I)       | | | +-Read nets                             0.42%  941.03 sec  941.07 sec  0.04 sec  0.04 sec 
[12/06 15:29:21   1338s] (I)       | | | +-Set up via pillars                    0.01%  941.08 sec  941.08 sec  0.00 sec  0.00 sec 
[12/06 15:29:21   1338s] (I)       | | | +-Initialize 3D grid graph              0.22%  941.09 sec  941.11 sec  0.02 sec  0.02 sec 
[12/06 15:29:21   1338s] (I)       | | | +-Model blockage capacity               5.04%  941.11 sec  941.56 sec  0.45 sec  0.45 sec 
[12/06 15:29:21   1338s] (I)       | | | | +-Initialize 3D capacity              4.77%  941.11 sec  941.53 sec  0.42 sec  0.42 sec 
[12/06 15:29:21   1338s] (I)       | +-Read aux data                             0.00%  941.56 sec  941.56 sec  0.00 sec  0.00 sec 
[12/06 15:29:21   1338s] (I)       | +-Others data preparation                   0.12%  941.56 sec  941.58 sec  0.01 sec  0.01 sec 
[12/06 15:29:21   1338s] (I)       | +-Create route kernel                       0.59%  941.58 sec  941.63 sec  0.05 sec  0.05 sec 
[12/06 15:29:21   1338s] (I)       +-Global Routing                             46.55%  941.64 sec  945.78 sec  4.14 sec  4.13 sec 
[12/06 15:29:21   1338s] (I)       | +-Initialization                            0.70%  941.65 sec  941.71 sec  0.06 sec  0.06 sec 
[12/06 15:29:21   1338s] (I)       | +-Net group 1                               1.81%  941.71 sec  941.87 sec  0.16 sec  0.16 sec 
[12/06 15:29:21   1338s] (I)       | | +-Generate topology                       0.00%  941.71 sec  941.71 sec  0.00 sec  0.00 sec 
[12/06 15:29:21   1338s] (I)       | | +-Phase 1a                                0.28%  941.74 sec  941.76 sec  0.03 sec  0.03 sec 
[12/06 15:29:21   1338s] (I)       | | | +-Pattern routing (1T)                  0.16%  941.74 sec  941.75 sec  0.01 sec  0.01 sec 
[12/06 15:29:21   1338s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.12%  941.75 sec  941.76 sec  0.01 sec  0.01 sec 
[12/06 15:29:21   1338s] (I)       | | +-Phase 1b                                0.13%  941.76 sec  941.78 sec  0.01 sec  0.01 sec 
[12/06 15:29:21   1338s] (I)       | | | +-Monotonic routing (1T)                0.11%  941.76 sec  941.77 sec  0.01 sec  0.01 sec 
[12/06 15:29:21   1338s] (I)       | | +-Phase 1c                                0.43%  941.78 sec  941.81 sec  0.04 sec  0.04 sec 
[12/06 15:29:21   1338s] (I)       | | | +-Two level Routing                     0.43%  941.78 sec  941.81 sec  0.04 sec  0.04 sec 
[12/06 15:29:21   1338s] (I)       | | | | +-Two Level Routing (Regular)         0.34%  941.78 sec  941.81 sec  0.03 sec  0.03 sec 
[12/06 15:29:21   1338s] (I)       | | | | +-Two Level Routing (Strong)          0.04%  941.81 sec  941.81 sec  0.00 sec  0.00 sec 
[12/06 15:29:21   1338s] (I)       | | +-Phase 1d                                0.09%  941.81 sec  941.82 sec  0.01 sec  0.01 sec 
[12/06 15:29:21   1338s] (I)       | | | +-Detoured routing (1T)                 0.09%  941.81 sec  941.82 sec  0.01 sec  0.01 sec 
[12/06 15:29:21   1338s] (I)       | | +-Phase 1e                                0.02%  941.82 sec  941.82 sec  0.00 sec  0.00 sec 
[12/06 15:29:21   1338s] (I)       | | | +-Route legalization                    0.00%  941.82 sec  941.82 sec  0.00 sec  0.00 sec 
[12/06 15:29:21   1338s] (I)       | | +-Phase 1l                                0.54%  941.82 sec  941.87 sec  0.05 sec  0.05 sec 
[12/06 15:29:21   1338s] (I)       | | | +-Layer assignment (1T)                 0.54%  941.82 sec  941.87 sec  0.05 sec  0.05 sec 
[12/06 15:29:21   1338s] (I)       | +-Net group 2                              42.28%  941.87 sec  945.63 sec  3.76 sec  3.75 sec 
[12/06 15:29:21   1338s] (I)       | | +-Generate topology                       2.32%  941.87 sec  942.08 sec  0.21 sec  0.21 sec 
[12/06 15:29:21   1338s] (I)       | | +-Phase 1a                                8.12%  942.16 sec  942.88 sec  0.72 sec  0.72 sec 
[12/06 15:29:21   1338s] (I)       | | | +-Pattern routing (1T)                  6.30%  942.16 sec  942.72 sec  0.56 sec  0.56 sec 
[12/06 15:29:21   1338s] (I)       | | | +-Pattern Routing Avoiding Blockages    1.17%  942.72 sec  942.82 sec  0.10 sec  0.10 sec 
[12/06 15:29:21   1338s] (I)       | | | +-Add via demand to 2D                  0.62%  942.82 sec  942.88 sec  0.05 sec  0.05 sec 
[12/06 15:29:21   1338s] (I)       | | +-Phase 1b                                6.38%  942.88 sec  943.45 sec  0.57 sec  0.57 sec 
[12/06 15:29:21   1338s] (I)       | | | +-Monotonic routing (1T)                6.34%  942.88 sec  943.44 sec  0.56 sec  0.56 sec 
[12/06 15:29:21   1338s] (I)       | | +-Phase 1c                                1.99%  943.45 sec  943.62 sec  0.18 sec  0.18 sec 
[12/06 15:29:21   1338s] (I)       | | | +-Two level Routing                     1.99%  943.45 sec  943.62 sec  0.18 sec  0.18 sec 
[12/06 15:29:21   1338s] (I)       | | | | +-Two Level Routing (Regular)         1.80%  943.45 sec  943.61 sec  0.16 sec  0.16 sec 
[12/06 15:29:21   1338s] (I)       | | | | +-Two Level Routing (Strong)          0.13%  943.61 sec  943.62 sec  0.01 sec  0.01 sec 
[12/06 15:29:21   1338s] (I)       | | +-Phase 1d                                1.71%  943.62 sec  943.78 sec  0.15 sec  0.15 sec 
[12/06 15:29:21   1338s] (I)       | | | +-Detoured routing (1T)                 1.71%  943.62 sec  943.78 sec  0.15 sec  0.15 sec 
[12/06 15:29:21   1338s] (I)       | | +-Phase 1e                                0.03%  943.78 sec  943.78 sec  0.00 sec  0.00 sec 
[12/06 15:29:21   1338s] (I)       | | | +-Route legalization                    0.00%  943.78 sec  943.78 sec  0.00 sec  0.00 sec 
[12/06 15:29:21   1338s] (I)       | | +-Phase 1l                               20.83%  943.78 sec  945.63 sec  1.85 sec  1.85 sec 
[12/06 15:29:21   1338s] (I)       | | | +-Layer assignment (1T)                20.23%  943.83 sec  945.63 sec  1.80 sec  1.80 sec 
[12/06 15:29:21   1338s] (I)       | +-Clean cong LA                             0.00%  945.63 sec  945.63 sec  0.00 sec  0.00 sec 
[12/06 15:29:21   1338s] (I)       +-Export 3D cong map                          2.30%  945.78 sec  945.99 sec  0.20 sec  0.20 sec 
[12/06 15:29:21   1338s] (I)       | +-Export 2D cong map                        0.19%  945.97 sec  945.99 sec  0.02 sec  0.02 sec 
[12/06 15:29:21   1338s] (I)       +-Extract Global 3D Wires                     0.59%  945.99 sec  946.04 sec  0.05 sec  0.05 sec 
[12/06 15:29:21   1338s] (I)       +-Track Assignment (1T)                      24.43%  946.04 sec  948.22 sec  2.17 sec  2.17 sec 
[12/06 15:29:21   1338s] (I)       | +-Initialization                            0.07%  946.04 sec  946.05 sec  0.01 sec  0.01 sec 
[12/06 15:29:21   1338s] (I)       | +-Track Assignment Kernel                  24.01%  946.05 sec  948.18 sec  2.13 sec  2.13 sec 
[12/06 15:29:21   1338s] (I)       | +-Free Memory                               0.00%  948.22 sec  948.22 sec  0.00 sec  0.00 sec 
[12/06 15:29:21   1338s] (I)       +-Export                                     10.73%  948.22 sec  949.17 sec  0.95 sec  0.95 sec 
[12/06 15:29:21   1338s] (I)       | +-Export DB wires                           6.25%  948.22 sec  948.77 sec  0.56 sec  0.55 sec 
[12/06 15:29:21   1338s] (I)       | | +-Export all nets                         4.77%  948.24 sec  948.67 sec  0.42 sec  0.42 sec 
[12/06 15:29:21   1338s] (I)       | | +-Set wire vias                           1.17%  948.67 sec  948.77 sec  0.10 sec  0.10 sec 
[12/06 15:29:21   1338s] (I)       | +-Report wirelength                         2.16%  948.77 sec  948.96 sec  0.19 sec  0.19 sec 
[12/06 15:29:21   1338s] (I)       | +-Update net boxes                          2.31%  948.96 sec  949.17 sec  0.21 sec  0.21 sec 
[12/06 15:29:21   1338s] (I)       | +-Update timing                             0.00%  949.17 sec  949.17 sec  0.00 sec  0.00 sec 
[12/06 15:29:21   1338s] (I)       +-Postprocess design                          0.08%  949.17 sec  949.18 sec  0.01 sec  0.01 sec 
[12/06 15:29:21   1338s] (I)      ======================= Summary by functions ========================
[12/06 15:29:21   1338s] (I)       Lv  Step                                      %      Real       CPU 
[12/06 15:29:21   1338s] (I)      ---------------------------------------------------------------------
[12/06 15:29:21   1338s] (I)        0  Early Global Route kernel           100.00%  8.89 sec  8.88 sec 
[12/06 15:29:21   1338s] (I)        1  Global Routing                       46.55%  4.14 sec  4.13 sec 
[12/06 15:29:21   1338s] (I)        1  Track Assignment (1T)                24.43%  2.17 sec  2.17 sec 
[12/06 15:29:21   1338s] (I)        1  Import and model                     14.89%  1.32 sec  1.32 sec 
[12/06 15:29:21   1338s] (I)        1  Export                               10.73%  0.95 sec  0.95 sec 
[12/06 15:29:21   1338s] (I)        1  Export 3D cong map                    2.30%  0.20 sec  0.20 sec 
[12/06 15:29:21   1338s] (I)        1  Extract Global 3D Wires               0.59%  0.05 sec  0.05 sec 
[12/06 15:29:21   1338s] (I)        1  Postprocess design                    0.08%  0.01 sec  0.01 sec 
[12/06 15:29:21   1338s] (I)        2  Net group 2                          42.28%  3.76 sec  3.75 sec 
[12/06 15:29:21   1338s] (I)        2  Track Assignment Kernel              24.01%  2.13 sec  2.13 sec 
[12/06 15:29:21   1338s] (I)        2  Create route DB                       9.21%  0.82 sec  0.82 sec 
[12/06 15:29:21   1338s] (I)        2  Export DB wires                       6.25%  0.56 sec  0.55 sec 
[12/06 15:29:21   1338s] (I)        2  Create place DB                       4.78%  0.43 sec  0.42 sec 
[12/06 15:29:21   1338s] (I)        2  Update net boxes                      2.31%  0.21 sec  0.21 sec 
[12/06 15:29:21   1338s] (I)        2  Report wirelength                     2.16%  0.19 sec  0.19 sec 
[12/06 15:29:21   1338s] (I)        2  Net group 1                           1.81%  0.16 sec  0.16 sec 
[12/06 15:29:21   1338s] (I)        2  Initialization                        0.77%  0.07 sec  0.07 sec 
[12/06 15:29:21   1338s] (I)        2  Create route kernel                   0.59%  0.05 sec  0.05 sec 
[12/06 15:29:21   1338s] (I)        2  Export 2D cong map                    0.19%  0.02 sec  0.02 sec 
[12/06 15:29:21   1338s] (I)        2  Others data preparation               0.12%  0.01 sec  0.01 sec 
[12/06 15:29:21   1338s] (I)        2  Free Memory                           0.00%  0.00 sec  0.00 sec 
[12/06 15:29:21   1338s] (I)        2  Update timing                         0.00%  0.00 sec  0.00 sec 
[12/06 15:29:21   1338s] (I)        2  Clean cong LA                         0.00%  0.00 sec  0.00 sec 
[12/06 15:29:21   1338s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[12/06 15:29:21   1338s] (I)        3  Phase 1l                             21.37%  1.90 sec  1.90 sec 
[12/06 15:29:21   1338s] (I)        3  Import route data (1T)                9.20%  0.82 sec  0.82 sec 
[12/06 15:29:21   1338s] (I)        3  Phase 1a                              8.41%  0.75 sec  0.75 sec 
[12/06 15:29:21   1338s] (I)        3  Phase 1b                              6.50%  0.58 sec  0.58 sec 
[12/06 15:29:21   1338s] (I)        3  Import place data                     4.78%  0.43 sec  0.42 sec 
[12/06 15:29:21   1338s] (I)        3  Export all nets                       4.77%  0.42 sec  0.42 sec 
[12/06 15:29:21   1338s] (I)        3  Phase 1c                              2.42%  0.21 sec  0.21 sec 
[12/06 15:29:21   1338s] (I)        3  Generate topology                     2.32%  0.21 sec  0.21 sec 
[12/06 15:29:21   1338s] (I)        3  Phase 1d                              1.80%  0.16 sec  0.16 sec 
[12/06 15:29:21   1338s] (I)        3  Set wire vias                         1.17%  0.10 sec  0.10 sec 
[12/06 15:29:21   1338s] (I)        3  Phase 1e                              0.05%  0.00 sec  0.00 sec 
[12/06 15:29:21   1338s] (I)        4  Layer assignment (1T)                20.77%  1.85 sec  1.84 sec 
[12/06 15:29:21   1338s] (I)        4  Pattern routing (1T)                  6.46%  0.57 sec  0.57 sec 
[12/06 15:29:21   1338s] (I)        4  Monotonic routing (1T)                6.44%  0.57 sec  0.57 sec 
[12/06 15:29:21   1338s] (I)        4  Model blockage capacity               5.04%  0.45 sec  0.45 sec 
[12/06 15:29:21   1338s] (I)        4  Read nets                             4.06%  0.36 sec  0.36 sec 
[12/06 15:29:21   1338s] (I)        4  Read blockages ( Layer 2-10 )         2.57%  0.23 sec  0.23 sec 
[12/06 15:29:21   1338s] (I)        4  Two level Routing                     2.41%  0.21 sec  0.21 sec 
[12/06 15:29:21   1338s] (I)        4  Detoured routing (1T)                 1.79%  0.16 sec  0.16 sec 
[12/06 15:29:21   1338s] (I)        4  Pattern Routing Avoiding Blockages    1.29%  0.11 sec  0.11 sec 
[12/06 15:29:21   1338s] (I)        4  Read instances and placement          1.15%  0.10 sec  0.10 sec 
[12/06 15:29:21   1338s] (I)        4  Add via demand to 2D                  0.62%  0.05 sec  0.05 sec 
[12/06 15:29:21   1338s] (I)        4  Initialize 3D grid graph              0.22%  0.02 sec  0.02 sec 
[12/06 15:29:21   1338s] (I)        4  Read unlegalized nets                 0.22%  0.02 sec  0.02 sec 
[12/06 15:29:21   1338s] (I)        4  Read prerouted                        0.04%  0.00 sec  0.00 sec 
[12/06 15:29:21   1338s] (I)        4  Set up via pillars                    0.01%  0.00 sec  0.00 sec 
[12/06 15:29:21   1338s] (I)        4  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[12/06 15:29:21   1338s] (I)        4  Route legalization                    0.00%  0.00 sec  0.00 sec 
[12/06 15:29:21   1338s] (I)        5  Initialize 3D capacity                4.77%  0.42 sec  0.42 sec 
[12/06 15:29:21   1338s] (I)        5  Read PG blockages                     2.34%  0.21 sec  0.21 sec 
[12/06 15:29:21   1338s] (I)        5  Two Level Routing (Regular)           2.13%  0.19 sec  0.19 sec 
[12/06 15:29:21   1338s] (I)        5  Read instance blockages               0.21%  0.02 sec  0.02 sec 
[12/06 15:29:21   1338s] (I)        5  Two Level Routing (Strong)            0.17%  0.01 sec  0.01 sec 
[12/06 15:29:21   1338s] (I)        5  Read halo blockages                   0.02%  0.00 sec  0.00 sec 
[12/06 15:29:21   1338s] (I)        5  Read clock blockages                  0.00%  0.00 sec  0.00 sec 
[12/06 15:29:21   1338s] (I)        5  Read other blockages                  0.00%  0.00 sec  0.00 sec 
[12/06 15:29:21   1338s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[12/06 15:29:21   1338s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[12/06 15:29:21   1338s] Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:09.3 real=0:00:09.4)
[12/06 15:29:21   1338s] Legalization setup...
[12/06 15:29:21   1338s] Using cell based legalization.
[12/06 15:29:21   1338s] Initializing placement interface...
[12/06 15:29:21   1338s]   Use check_library -place or consult logv if problems occur.
[12/06 15:29:21   1338s]   Leaving CCOpt scope - Initializing placement interface...
[12/06 15:29:21   1338s] OPERPROF: Starting DPlace-Init at level 1, MEM:3003.3M, EPOCH TIME: 1733516961.937127
[12/06 15:29:21   1339s] Processing tracks to init pin-track alignment.
[12/06 15:29:21   1339s] z: 2, totalTracks: 1
[12/06 15:29:21   1339s] z: 4, totalTracks: 1
[12/06 15:29:21   1339s] z: 6, totalTracks: 1
[12/06 15:29:21   1339s] z: 8, totalTracks: 1
[12/06 15:29:21   1339s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[12/06 15:29:21   1339s] All LLGs are deleted
[12/06 15:29:21   1339s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 15:29:21   1339s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 15:29:21   1339s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3003.3M, EPOCH TIME: 1733516961.987388
[12/06 15:29:21   1339s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3003.3M, EPOCH TIME: 1733516961.987811
[12/06 15:29:21   1339s] # Floorplan has 32 instGroups (with no HInst) out of 80 Groups
[12/06 15:29:22   1339s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3003.3M, EPOCH TIME: 1733516962.011081
[12/06 15:29:22   1339s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 15:29:22   1339s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 15:29:22   1339s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3003.3M, EPOCH TIME: 1733516962.013727
[12/06 15:29:22   1339s] Max number of tech site patterns supported in site array is 256.
[12/06 15:29:22   1339s] Core basic site is core
[12/06 15:29:22   1339s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[12/06 15:29:22   1339s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3003.3M, EPOCH TIME: 1733516962.033740
[12/06 15:29:22   1339s] After signature check, allow fast init is false, keep pre-filter is true.
[12/06 15:29:22   1339s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[12/06 15:29:22   1339s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.172, REAL:0.173, MEM:3003.3M, EPOCH TIME: 1733516962.206464
[12/06 15:29:22   1339s] SiteArray: non-trimmed site array dimensions = 831 x 7480
[12/06 15:29:22   1339s] SiteArray: use 31,911,936 bytes
[12/06 15:29:22   1339s] SiteArray: current memory after site array memory allocation 3003.3M
[12/06 15:29:22   1339s] SiteArray: FP blocked sites are writable
[12/06 15:29:22   1339s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/06 15:29:22   1339s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:3003.3M, EPOCH TIME: 1733516962.277669
[12/06 15:29:23   1340s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:1.579, REAL:1.581, MEM:3003.3M, EPOCH TIME: 1733516963.858422
[12/06 15:29:23   1340s] SiteArray: number of non floorplan blocked sites for llg default is 6215880
[12/06 15:29:23   1340s] Atter site array init, number of instance map data is 0.
[12/06 15:29:23   1340s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:1.899, REAL:1.901, MEM:3003.3M, EPOCH TIME: 1733516963.914941
[12/06 15:29:23   1340s] 
[12/06 15:29:23   1340s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/06 15:29:23   1340s] OPERPROF:     Starting CMU at level 3, MEM:3003.3M, EPOCH TIME: 1733516963.952871
[12/06 15:29:23   1341s] OPERPROF:     Finished CMU at level 3, CPU:0.006, REAL:0.006, MEM:3003.3M, EPOCH TIME: 1733516963.958905
[12/06 15:29:23   1341s] 
[12/06 15:29:23   1341s] Bad Lib Cell Checking (CMU) is done! (0)
[12/06 15:29:23   1341s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:1.963, REAL:1.966, MEM:3003.3M, EPOCH TIME: 1733516963.976929
[12/06 15:29:23   1341s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3003.3M, EPOCH TIME: 1733516963.976981
[12/06 15:29:23   1341s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.001, MEM:3003.3M, EPOCH TIME: 1733516963.977665
[12/06 15:29:24   1341s] 
[12/06 15:29:24   1341s] [CPU] DPlace-Init (cpu=0:00:02.1, real=0:00:03.0, mem=3003.3MB).
[12/06 15:29:24   1341s] OPERPROF: Finished DPlace-Init at level 1, CPU:2.143, REAL:2.146, MEM:3003.3M, EPOCH TIME: 1733516964.082955
[12/06 15:29:24   1341s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:02.1 real=0:00:02.1)
[12/06 15:29:24   1341s] Initializing placement interface done.
[12/06 15:29:24   1341s] Leaving CCOpt scope - Cleaning up placement interface...
[12/06 15:29:24   1341s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3003.3M, EPOCH TIME: 1733516964.083142
[12/06 15:29:24   1341s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 15:29:24   1341s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 15:29:24   1341s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 15:29:24   1341s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 15:29:24   1341s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.259, REAL:0.259, MEM:3003.3M, EPOCH TIME: 1733516964.342591
[12/06 15:29:24   1341s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.3 real=0:00:00.3)
[12/06 15:29:24   1341s] Leaving CCOpt scope - Initializing placement interface...
[12/06 15:29:24   1341s] OPERPROF: Starting DPlace-Init at level 1, MEM:3003.3M, EPOCH TIME: 1733516964.393636
[12/06 15:29:24   1341s] Processing tracks to init pin-track alignment.
[12/06 15:29:24   1341s] z: 2, totalTracks: 1
[12/06 15:29:24   1341s] z: 4, totalTracks: 1
[12/06 15:29:24   1341s] z: 6, totalTracks: 1
[12/06 15:29:24   1341s] z: 8, totalTracks: 1
[12/06 15:29:24   1341s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/06 15:29:24   1341s] # Floorplan has 32 instGroups (with no HInst) out of 80 Groups
[12/06 15:29:24   1341s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3003.3M, EPOCH TIME: 1733516964.466132
[12/06 15:29:24   1341s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 15:29:24   1341s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 15:29:24   1341s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[12/06 15:29:24   1341s] 
[12/06 15:29:24   1341s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/06 15:29:24   1341s] OPERPROF:     Starting CMU at level 3, MEM:3003.3M, EPOCH TIME: 1733516964.550180
[12/06 15:29:24   1341s] OPERPROF:     Finished CMU at level 3, CPU:0.006, REAL:0.006, MEM:3003.3M, EPOCH TIME: 1733516964.555848
[12/06 15:29:24   1341s] 
[12/06 15:29:24   1341s] Bad Lib Cell Checking (CMU) is done! (0)
[12/06 15:29:24   1341s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.107, REAL:0.108, MEM:3003.3M, EPOCH TIME: 1733516964.573783
[12/06 15:29:24   1341s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3003.3M, EPOCH TIME: 1733516964.573842
[12/06 15:29:24   1341s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3003.3M, EPOCH TIME: 1733516964.574243
[12/06 15:29:24   1341s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3003.3MB).
[12/06 15:29:24   1341s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.209, REAL:0.210, MEM:3003.3M, EPOCH TIME: 1733516964.603452
[12/06 15:29:24   1341s] Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.2 real=0:00:00.2)
[12/06 15:29:24   1341s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/06 15:29:24   1341s] (I)      Load db... (mem=3003.3M)
[12/06 15:29:24   1341s] (I)      Read data from FE... (mem=3003.3M)
[12/06 15:29:24   1341s] (I)      Number of ignored instance 0
[12/06 15:29:24   1341s] (I)      Number of inbound cells 0
[12/06 15:29:24   1341s] (I)      Number of opened ILM blockages 0
[12/06 15:29:24   1341s] (I)      Number of instances temporarily fixed by detailed placement 0
[12/06 15:29:24   1341s] (I)      numMoveCells=104705, numMacros=0  numPads=0  numMultiRowHeightInsts=1840
[12/06 15:29:24   1341s] (I)      cell height: 3600, count: 104705
[12/06 15:29:24   1341s] (I)      Read rows... (mem=3035.2M)
[12/06 15:29:24   1341s] (I)      rowRegion is not equal to core box, resetting core box
[12/06 15:29:24   1341s] (I)      rowRegion : (4000, 4000) - (2996000, 2995600)
[12/06 15:29:24   1341s] (I)      coreBox   : (4000, 4000) - (2996000, 2996000)
[12/06 15:29:24   1341s] (I)      Done Read rows (cpu=0.000s, mem=3035.2M)
[12/06 15:29:24   1341s] (I)      Done Read data from FE (cpu=0.111s, mem=3035.2M)
[12/06 15:29:24   1341s] (I)      Done Load db (cpu=0.111s, mem=3035.2M)
[12/06 15:29:24   1341s] (I)      Constructing placeable region... (mem=3035.2M)
[12/06 15:29:24   1341s] (I)      Constructing bin map
[12/06 15:29:24   1341s] (I)      Initialize bin information with width=36000 height=36000
[12/06 15:29:24   1341s] (I)      Done constructing bin map
[12/06 15:29:24   1341s] (I)      Compute region effective width... (mem=3035.2M)
[12/06 15:29:24   1341s] (I)      Done Compute region effective width (cpu=0.001s, mem=3035.2M)
[12/06 15:29:24   1341s] (I)      Done Constructing placeable region (cpu=0.035s, mem=3035.2M)
[12/06 15:29:24   1341s] Legalization setup done. (took cpu=0:00:02.8 real=0:00:02.8)
[12/06 15:29:24   1341s] Validating CTS configuration...
[12/06 15:29:24   1341s] Checking module port directions...
[12/06 15:29:24   1341s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/06 15:29:24   1341s] Non-default CCOpt properties:
[12/06 15:29:24   1341s]   Public non-default CCOpt properties:
[12/06 15:29:24   1341s]     cts_merge_clock_gates is set for at least one object
[12/06 15:29:24   1341s]     cts_merge_clock_logic is set for at least one object
[12/06 15:29:24   1341s]     route_type is set for at least one object
[12/06 15:29:24   1341s]   No private non-default CCOpt properties
[12/06 15:29:25   1342s] Route type trimming info:
[12/06 15:29:25   1342s]   No route type modifications were made.
[12/06 15:29:25   1342s] 
[12/06 15:29:25   1342s] Trim Metal Layers:
[12/06 15:29:25   1342s] LayerId::1 widthSet size::4
[12/06 15:29:25   1342s] LayerId::2 widthSet size::4
[12/06 15:29:25   1342s] LayerId::3 widthSet size::4
[12/06 15:29:25   1342s] LayerId::4 widthSet size::4
[12/06 15:29:25   1342s] LayerId::5 widthSet size::4
[12/06 15:29:25   1342s] LayerId::6 widthSet size::4
[12/06 15:29:25   1342s] LayerId::7 widthSet size::4
[12/06 15:29:25   1342s] LayerId::8 widthSet size::4
[12/06 15:29:25   1342s] LayerId::9 widthSet size::4
[12/06 15:29:25   1342s] LayerId::10 widthSet size::2
[12/06 15:29:25   1342s] Updating RC grid for preRoute extraction ...
[12/06 15:29:25   1342s] eee: pegSigSF::1.070000
[12/06 15:29:25   1342s] Initializing multi-corner capacitance tables ... 
[12/06 15:29:25   1342s] Initializing multi-corner resistance tables ...
[12/06 15:29:25   1342s] eee: l::1 avDens::0.110237 usedTrk::70004.888911 availTrk::635040.000000 sigTrk::70004.888911
[12/06 15:29:25   1342s] eee: l::2 avDens::0.222537 usedTrk::54256.644978 availTrk::243810.000000 sigTrk::54256.644978
[12/06 15:29:25   1342s] eee: l::3 avDens::0.233497 usedTrk::75274.905575 availTrk::322380.000000 sigTrk::75274.905575
[12/06 15:29:25   1342s] eee: l::4 avDens::0.214278 usedTrk::50681.135826 availTrk::236520.000000 sigTrk::50681.135826
[12/06 15:29:25   1342s] eee: l::5 avDens::0.025530 usedTrk::16212.555577 availTrk::635040.000000 sigTrk::16212.555577
[12/06 15:29:25   1342s] eee: l::6 avDens::0.039772 usedTrk::25256.979472 availTrk::635040.000000 sigTrk::25256.979472
[12/06 15:29:25   1342s] eee: l::7 avDens::0.197737 usedTrk::61628.844390 availTrk::311670.000000 sigTrk::61628.844390
[12/06 15:29:25   1342s] eee: l::8 avDens::0.335472 usedTrk::24788.053338 availTrk::73890.000000 sigTrk::24788.053338
[12/06 15:29:25   1342s] eee: l::9 avDens::0.097014 usedTrk::2438.216667 availTrk::25132.500000 sigTrk::2438.216667
[12/06 15:29:25   1342s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/06 15:29:25   1342s] {RT rc_corner 0 10 10 {8 0} {9 0} 2}
[12/06 15:29:25   1342s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.378669 uaWl=0.931769 uaWlH=0.511569 aWlH=0.068231 lMod=0 pMax=0.885600 pMod=79 wcR=0.693800 newSi=0.002800 wHLS=1.882016 siPrev=0 viaL=0.000000 crit=0.098344 shortMod=0.491721 fMod=0.024586 
[12/06 15:29:26   1343s] End AAE Lib Interpolated Model. (MEM=3035.17 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/06 15:29:26   1343s] Accumulated time to calculate placeable region: 0.000148
[12/06 15:29:26   1343s] Accumulated time to calculate placeable region: 0.000174
[12/06 15:29:26   1343s] Accumulated time to calculate placeable region: 0.000195
[12/06 15:29:26   1343s] Accumulated time to calculate placeable region: 0.000214
[12/06 15:29:26   1343s] Accumulated time to calculate placeable region: 0.000233
[12/06 15:29:26   1343s] Accumulated time to calculate placeable region: 0.000252
[12/06 15:29:26   1343s] Accumulated time to calculate placeable region: 0.000271
[12/06 15:29:26   1343s] Accumulated time to calculate placeable region: 0.000289
[12/06 15:29:26   1343s] Accumulated time to calculate placeable region: 0.000307
[12/06 15:29:26   1343s] Accumulated time to calculate placeable region: 0.000325
[12/06 15:29:26   1343s] Accumulated time to calculate placeable region: 0.000343
[12/06 15:29:26   1343s] Accumulated time to calculate placeable region: 0.000361
[12/06 15:29:26   1343s] Accumulated time to calculate placeable region: 0.000379
[12/06 15:29:26   1343s] Accumulated time to calculate placeable region: 0.000397
[12/06 15:29:26   1343s] Accumulated time to calculate placeable region: 0.000415
[12/06 15:29:26   1343s] Accumulated time to calculate placeable region: 0.000433
[12/06 15:29:26   1343s] Accumulated time to calculate placeable region: 0.000451
[12/06 15:29:26   1343s] Accumulated time to calculate placeable region: 0.000469
[12/06 15:29:26   1343s] Accumulated time to calculate placeable region: 0.000487
[12/06 15:29:26   1343s] Accumulated time to calculate placeable region: 0.000505
[12/06 15:29:26   1343s] Accumulated time to calculate placeable region: 0.000523
[12/06 15:29:26   1343s] Accumulated time to calculate placeable region: 0.000541
[12/06 15:29:26   1343s] Accumulated time to calculate placeable region: 0.000559
[12/06 15:29:26   1343s] Accumulated time to calculate placeable region: 0.000577
[12/06 15:29:26   1343s] Accumulated time to calculate placeable region: 0.000595
[12/06 15:29:26   1343s] Accumulated time to calculate placeable region: 0.000613
[12/06 15:29:26   1343s] Accumulated time to calculate placeable region: 0.000632
[12/06 15:29:26   1343s] Accumulated time to calculate placeable region: 0.00065
[12/06 15:29:26   1343s] Accumulated time to calculate placeable region: 0.000669
[12/06 15:29:26   1343s] Accumulated time to calculate placeable region: 0.000688
[12/06 15:29:26   1343s] Accumulated time to calculate placeable region: 0.000706
[12/06 15:29:26   1343s] Accumulated time to calculate placeable region: 0.000724
[12/06 15:29:26   1343s] Accumulated time to calculate placeable region: 0.000742
[12/06 15:29:26   1343s] Accumulated time to calculate placeable region: 0.000791
[12/06 15:29:26   1343s] Accumulated time to calculate placeable region: 0.000813
[12/06 15:29:26   1343s] Accumulated time to calculate placeable region: 0.000833
[12/06 15:29:26   1343s] Accumulated time to calculate placeable region: 0.000853
[12/06 15:29:26   1343s] Accumulated time to calculate placeable region: 0.000873
[12/06 15:29:26   1343s] Accumulated time to calculate placeable region: 0.000893
[12/06 15:29:26   1343s] Accumulated time to calculate placeable region: 0.000913
[12/06 15:29:26   1343s] Accumulated time to calculate placeable region: 0.000933
[12/06 15:29:26   1343s] Accumulated time to calculate placeable region: 0.000952
[12/06 15:29:26   1343s] Accumulated time to calculate placeable region: 0.000972
[12/06 15:29:26   1343s] Accumulated time to calculate placeable region: 0.000991
[12/06 15:29:26   1343s] Accumulated time to calculate placeable region: 0.00101
[12/06 15:29:26   1343s] Accumulated time to calculate placeable region: 0.00103
[12/06 15:29:26   1343s] Accumulated time to calculate placeable region: 0.00105
[12/06 15:29:26   1343s] Accumulated time to calculate placeable region: 0.00107
[12/06 15:29:26   1343s] Accumulated time to calculate placeable region: 0.00109
[12/06 15:29:26   1343s] Accumulated time to calculate placeable region: 0.00111
[12/06 15:29:26   1343s] Accumulated time to calculate placeable region: 0.00113
[12/06 15:29:26   1343s] Accumulated time to calculate placeable region: 0.00115
[12/06 15:29:26   1343s] Accumulated time to calculate placeable region: 0.00117
[12/06 15:29:26   1343s] Accumulated time to calculate placeable region: 0.00119
[12/06 15:29:26   1343s] Accumulated time to calculate placeable region: 0.00121
[12/06 15:29:26   1343s] Accumulated time to calculate placeable region: 0.00123
[12/06 15:29:26   1343s] Accumulated time to calculate placeable region: 0.00125
[12/06 15:29:26   1343s] Accumulated time to calculate placeable region: 0.00127
[12/06 15:29:26   1343s] Accumulated time to calculate placeable region: 0.00129
[12/06 15:29:26   1343s] Accumulated time to calculate placeable region: 0.00131
[12/06 15:29:26   1343s] Accumulated time to calculate placeable region: 0.00133
[12/06 15:29:26   1343s] Accumulated time to calculate placeable region: 0.00135
[12/06 15:29:26   1343s] Accumulated time to calculate placeable region: 0.00137
[12/06 15:29:26   1343s] Accumulated time to calculate placeable region: 0.00139
[12/06 15:29:26   1343s] Accumulated time to calculate placeable region: 0.00141
[12/06 15:29:26   1343s] Accumulated time to calculate placeable region: 0.00143
[12/06 15:29:26   1343s] Accumulated time to calculate placeable region: 0.00145
[12/06 15:29:26   1343s] Accumulated time to calculate placeable region: 0.00147
[12/06 15:29:26   1343s] Accumulated time to calculate placeable region: 0.00148
[12/06 15:29:26   1343s] Accumulated time to calculate placeable region: 0.0015
[12/06 15:29:26   1343s] Accumulated time to calculate placeable region: 0.00151
[12/06 15:29:26   1343s] Accumulated time to calculate placeable region: 0.00153
[12/06 15:29:26   1343s] Accumulated time to calculate placeable region: 0.00154
[12/06 15:29:26   1343s] Accumulated time to calculate placeable region: 0.00156
[12/06 15:29:26   1343s] Accumulated time to calculate placeable region: 0.00158
[12/06 15:29:26   1343s] Accumulated time to calculate placeable region: 0.00159
[12/06 15:29:26   1343s] Accumulated time to calculate placeable region: 0.00161
[12/06 15:29:26   1343s] Accumulated time to calculate placeable region: 0.00162
[12/06 15:29:26   1343s] Accumulated time to calculate placeable region: 0.00164
[12/06 15:29:26   1343s] Accumulated time to calculate placeable region: 0.00165
[12/06 15:29:26   1343s] Accumulated time to calculate placeable region: 0.00167
[12/06 15:29:26   1343s] Accumulated time to calculate placeable region: 0.00169
[12/06 15:29:26   1343s] Accumulated time to calculate placeable region: 0.0017
[12/06 15:29:26   1343s] Accumulated time to calculate placeable region: 0.00172
[12/06 15:29:26   1343s] Accumulated time to calculate placeable region: 0.00174
[12/06 15:29:26   1343s] Accumulated time to calculate placeable region: 0.00175
[12/06 15:29:26   1343s] Accumulated time to calculate placeable region: 0.00177
[12/06 15:29:26   1343s] Accumulated time to calculate placeable region: 0.00178
[12/06 15:29:26   1343s] Accumulated time to calculate placeable region: 0.0018
[12/06 15:29:26   1343s] Accumulated time to calculate placeable region: 0.00181
[12/06 15:29:26   1343s] Accumulated time to calculate placeable region: 0.00183
[12/06 15:29:26   1343s] Accumulated time to calculate placeable region: 0.00184
[12/06 15:29:26   1343s] Accumulated time to calculate placeable region: 0.00186
[12/06 15:29:26   1343s] Accumulated time to calculate placeable region: 0.00188
[12/06 15:29:26   1343s] Accumulated time to calculate placeable region: 0.00189
[12/06 15:29:26   1343s] Accumulated time to calculate placeable region: 0.00191
[12/06 15:29:26   1343s] Accumulated time to calculate placeable region: 0.00192
[12/06 15:29:26   1343s] Accumulated time to calculate placeable region: 0.00194
[12/06 15:29:26   1343s] Accumulated time to calculate placeable region: 0.00196
[12/06 15:29:26   1343s] Accumulated time to calculate placeable region: 0.00198
[12/06 15:29:26   1343s] Accumulated time to calculate placeable region: 0.00199
[12/06 15:29:26   1343s] Accumulated time to calculate placeable region: 0.00201
[12/06 15:29:26   1343s] Accumulated time to calculate placeable region: 0.00202
[12/06 15:29:26   1343s] Accumulated time to calculate placeable region: 0.00204
[12/06 15:29:26   1343s] Accumulated time to calculate placeable region: 0.00205
[12/06 15:29:26   1343s] Accumulated time to calculate placeable region: 0.00207
[12/06 15:29:26   1343s] Accumulated time to calculate placeable region: 0.00208
[12/06 15:29:26   1343s] Accumulated time to calculate placeable region: 0.0021
[12/06 15:29:26   1343s] Accumulated time to calculate placeable region: 0.00211
[12/06 15:29:26   1343s] Accumulated time to calculate placeable region: 0.00213
[12/06 15:29:26   1343s] Accumulated time to calculate placeable region: 0.00214
[12/06 15:29:26   1343s] Accumulated time to calculate placeable region: 0.00216
[12/06 15:29:26   1343s] Accumulated time to calculate placeable region: 0.00218
[12/06 15:29:26   1343s] Accumulated time to calculate placeable region: 0.00219
[12/06 15:29:26   1343s] Accumulated time to calculate placeable region: 0.00221
[12/06 15:29:26   1343s] Accumulated time to calculate placeable region: 0.00222
[12/06 15:29:26   1343s] Accumulated time to calculate placeable region: 0.00224
[12/06 15:29:26   1343s] Accumulated time to calculate placeable region: 0.00226
[12/06 15:29:26   1343s] Accumulated time to calculate placeable region: 0.00227
[12/06 15:29:26   1343s] Accumulated time to calculate placeable region: 0.00229
[12/06 15:29:26   1343s] Accumulated time to calculate placeable region: 0.0023
[12/06 15:29:26   1343s] Accumulated time to calculate placeable region: 0.00232
[12/06 15:29:26   1343s] Accumulated time to calculate placeable region: 0.00233
[12/06 15:29:26   1343s] Accumulated time to calculate placeable region: 0.00235
[12/06 15:29:26   1343s] Accumulated time to calculate placeable region: 0.00237
[12/06 15:29:26   1343s] Accumulated time to calculate placeable region: 0.00238
[12/06 15:29:26   1343s] Accumulated time to calculate placeable region: 0.0024
[12/06 15:29:26   1343s] Accumulated time to calculate placeable region: 0.00241
[12/06 15:29:26   1343s] Accumulated time to calculate placeable region: 0.00243
[12/06 15:29:26   1343s] Accumulated time to calculate placeable region: 0.00244
[12/06 15:29:26   1343s] Accumulated time to calculate placeable region: 0.00246
[12/06 15:29:26   1343s] Accumulated time to calculate placeable region: 0.00248
[12/06 15:29:26   1343s] (I)      Initializing Steiner engine. 
[12/06 15:29:26   1343s] (I)      ==================== Layers =====================
[12/06 15:29:26   1343s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 15:29:26   1343s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/06 15:29:26   1343s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 15:29:26   1343s] (I)      |  33 |  0 |      CO |     cut |      1 |       |
[12/06 15:29:26   1343s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/06 15:29:26   1343s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/06 15:29:26   1343s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/06 15:29:26   1343s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/06 15:29:26   1343s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/06 15:29:26   1343s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/06 15:29:26   1343s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/06 15:29:26   1343s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/06 15:29:26   1343s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/06 15:29:26   1343s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/06 15:29:26   1343s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/06 15:29:26   1343s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/06 15:29:26   1343s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/06 15:29:26   1343s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/06 15:29:26   1343s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/06 15:29:26   1343s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/06 15:29:26   1343s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/06 15:29:26   1343s] (I)      |  42 |  9 |      RV |     cut |      1 |       |
[12/06 15:29:26   1343s] (I)      |  10 | 10 |      AP |    wire |      1 |       |
[12/06 15:29:26   1343s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 15:29:26   1343s] (I)      |   0 |  0 |      PO |   other |        |    MS |
[12/06 15:29:26   1343s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[12/06 15:29:26   1343s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 15:29:27   1344s] Library trimming buffers in power domain auto-default and half-corner delay_corner_wcl_slow:both.late removed 1 of 4 cells
[12/06 15:29:27   1344s] Original list had 4 cells:
[12/06 15:29:27   1344s] CKBD4 CKBD2 low_swing_rx CKBD1 
[12/06 15:29:27   1344s] New trimmed list has 3 cells:
[12/06 15:29:27   1344s] CKBD4 CKBD2 CKBD1 
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0026
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00262
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00264
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00266
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00267
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00269
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00271
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00273
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00274
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00276
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00277
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00279
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00281
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00282
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00284
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00286
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00287
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00289
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0029
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00292
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00294
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00295
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00297
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00299
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.003
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00302
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00303
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00305
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00307
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00308
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0031
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00311
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00313
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00316
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00318
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0032
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00322
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00324
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00326
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00328
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0033
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00332
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00334
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00336
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00338
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0034
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00342
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00344
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00346
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00348
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0035
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00352
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00354
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00356
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00358
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0036
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00362
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00364
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00366
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00368
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0037
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00372
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00374
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00376
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00378
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0038
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00382
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00383
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00385
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00387
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00389
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0039
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00392
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00394
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00395
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00397
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00399
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.004
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00402
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00404
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00406
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00407
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00409
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0041
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00412
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00414
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00416
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00417
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00419
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00421
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00422
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00424
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00426
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00427
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00429
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00431
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00432
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00434
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00436
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00438
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0044
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00442
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00444
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00446
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00448
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00449
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00451
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00453
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00455
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00457
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00459
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00461
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00463
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00465
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00467
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00469
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00471
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00473
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00474
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00476
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00478
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0048
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00482
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00484
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00486
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00488
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0049
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00492
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00494
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00496
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00498
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.005
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00502
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00503
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00505
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00506
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00508
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00509
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00511
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00513
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00514
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00516
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00517
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00519
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0052
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00522
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00524
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00525
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00527
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00528
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0053
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00531
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00533
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00534
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00536
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00538
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00539
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00541
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00542
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00544
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00546
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00547
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00549
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0055
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00552
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00554
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00556
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00557
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00559
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00561
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00562
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00564
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00565
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00567
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00569
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0057
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00572
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00573
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00575
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00577
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00578
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0058
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00582
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00583
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00585
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00587
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00588
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0059
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00592
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00593
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00595
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00596
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00598
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.006
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00601
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00603
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00604
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00606
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00608
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0061
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00611
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00613
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00614
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00616
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00618
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00619
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00621
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00622
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00624
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00626
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00627
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00629
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0063
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00632
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00634
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00635
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00637
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00639
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0064
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00642
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00643
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00645
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00647
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00648
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0065
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00651
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00653
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00655
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00656
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00658
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00659
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00661
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00663
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00664
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00666
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00668
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00669
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00671
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00672
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00674
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00675
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00677
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00678
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0068
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00682
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00683
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00685
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00686
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00688
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0069
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00691
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00693
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00694
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00696
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00697
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00699
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.007
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00702
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00704
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00705
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00707
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00708
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0071
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00711
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00713
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00715
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00716
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00718
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00719
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00721
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00722
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00724
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00726
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00727
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00729
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0073
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00732
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00734
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00735
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00737
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00738
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0074
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00741
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00743
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00745
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00746
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00748
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00749
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00751
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00752
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00754
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00755
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00757
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00759
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0076
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00762
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00763
[12/06 15:29:27   1344s] Library trimming inverters in power domain auto-default and half-corner delay_corner_wcl_slow:both.late removed 0 of 9 cells
[12/06 15:29:27   1344s] Original list had 9 cells:
[12/06 15:29:27   1344s] CKND16 CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
[12/06 15:29:27   1344s] Library trimming was not able to trim any cells:
[12/06 15:29:27   1344s] CKND16 CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00772
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00776
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00779
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00781
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00784
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00787
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0079
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00793
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00796
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00798
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00801
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00804
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00807
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0081
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00812
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00815
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00818
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0082
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00823
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00826
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00829
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00831
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00834
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00837
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0084
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00842
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00845
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00848
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00851
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00854
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00856
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00859
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00862
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00865
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00868
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0087
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00873
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00876
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00878
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00881
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00884
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00887
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00889
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00892
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00895
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00897
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.009
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00903
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00905
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00908
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00911
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00914
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00916
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00919
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00922
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00924
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00927
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0093
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00932
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00935
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00938
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00941
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00943
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00946
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00949
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00951
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00955
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00957
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0096
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00963
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00966
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00969
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00972
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00975
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00977
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0098
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00983
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00986
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00989
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00992
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00994
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.00997
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.01
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.01
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0101
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0101
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0101
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0101
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0102
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0102
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0102
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0103
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0103
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0103
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0103
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0104
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0104
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0104
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0105
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0105
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0105
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0105
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0106
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0106
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0106
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0107
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0107
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0107
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0107
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0108
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0108
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0108
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0109
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0109
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0109
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0109
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.011
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.011
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.011
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0111
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0111
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0111
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0111
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0112
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0112
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0112
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0113
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0113
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0113
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0113
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0114
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0114
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0114
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0115
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0115
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0115
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0115
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0116
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0116
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0116
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0117
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0117
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0117
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0117
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0118
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0118
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0118
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0119
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0119
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0119
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0119
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.012
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.012
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.012
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.012
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0121
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0121
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0121
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0122
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0122
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0122
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0122
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0123
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0123
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0123
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0124
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0124
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0124
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0125
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0125
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0125
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0126
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0126
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0126
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0126
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0127
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0127
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0127
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0128
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0128
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0128
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0129
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0129
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0129
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0129
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.013
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.013
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.013
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0131
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0131
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0131
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0132
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0132
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0132
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0132
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0133
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0133
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0133
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0134
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0134
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0134
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0135
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0135
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0135
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0135
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0136
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0136
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0136
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0137
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0137
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0137
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0138
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0138
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0138
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0138
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0139
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0139
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0139
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.014
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.014
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.014
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0141
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0141
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0141
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0141
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0142
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0142
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0142
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0143
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0143
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0143
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0143
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0144
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0144
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0144
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0145
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0145
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0145
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0145
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0146
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0146
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0146
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0147
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0147
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0147
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0147
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0148
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0148
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0148
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0149
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0149
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0149
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0149
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.015
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.015
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.015
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0151
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0151
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0151
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0151
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0152
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0152
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0152
[12/06 15:29:27   1344s] Accumulated time to calculate placeable region: 0.0153
[12/06 15:29:28   1345s] Clock tree balancer configuration for clock_tree ideal_clock:
[12/06 15:29:28   1345s] Non-default CCOpt properties:
[12/06 15:29:28   1345s]   Public non-default CCOpt properties:
[12/06 15:29:28   1345s]     cts_merge_clock_gates: true (default: false)
[12/06 15:29:28   1345s]     cts_merge_clock_logic: true (default: false)
[12/06 15:29:28   1345s]     route_type (leaf): default_route_type_leaf (default: default)
[12/06 15:29:28   1345s]     route_type (top): default_route_type_nonleaf (default: default)
[12/06 15:29:28   1345s]     route_type (trunk): default_route_type_nonleaf (default: default)
[12/06 15:29:28   1345s]   No private non-default CCOpt properties
[12/06 15:29:28   1345s] For power domain auto-default:
[12/06 15:29:28   1345s]   Buffers:     {CKBD4 CKBD2 CKBD1}
[12/06 15:29:28   1345s]   Inverters:   CKND16 CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
[12/06 15:29:28   1345s]   Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
[12/06 15:29:28   1345s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 2237713.200um^2
[12/06 15:29:28   1345s] Top Routing info:
[12/06 15:29:28   1345s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[12/06 15:29:28   1345s]   Unshielded; Mask Constraint: 0; Source: route_type.
[12/06 15:29:28   1345s] Trunk Routing info:
[12/06 15:29:28   1345s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[12/06 15:29:28   1345s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/06 15:29:28   1345s] Leaf Routing info:
[12/06 15:29:28   1345s]   Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[12/06 15:29:28   1345s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/06 15:29:28   1345s] For timing_corner delay_corner_wcl_slow:both, late and power domain auto-default:
[12/06 15:29:28   1345s]   Slew time target (leaf):    0.133ns
[12/06 15:29:28   1345s]   Slew time target (trunk):   0.133ns
[12/06 15:29:28   1345s]   Slew time target (top):     0.134ns (Note: no nets are considered top nets in this clock tree)
[12/06 15:29:28   1345s]   Buffer unit delay: 0.058ns
[12/06 15:29:28   1345s]   Buffer max distance: 303.515um
[12/06 15:29:28   1345s] Fastest wire driving cells and distances:
[12/06 15:29:28   1345s]   Buffer    : {lib_cell:CKBD4, fastest_considered_half_corner=delay_corner_wcl_slow:both.late, optimalDrivingDistance=303.515um, saturatedSlew=0.113ns, speed=2784.542um per ns, cellArea=10.675um^2 per 1000um}
[12/06 15:29:28   1345s]   Inverter  : {lib_cell:CKND16, fastest_considered_half_corner=delay_corner_wcl_slow:both.late, optimalDrivingDistance=583.312um, saturatedSlew=0.083ns, speed=8273.936um per ns, cellArea=13.578um^2 per 1000um}
[12/06 15:29:28   1345s]   Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=delay_corner_wcl_slow:both.late, optimalDrivingDistance=713.714um, saturatedSlew=0.118ns, speed=3919.352um per ns, cellArea=21.185um^2 per 1000um}
[12/06 15:29:28   1345s] 
[12/06 15:29:28   1345s] 
[12/06 15:29:28   1345s] Logic Sizing Table:
[12/06 15:29:28   1345s] 
[12/06 15:29:28   1345s] ----------------------------------------------------------
[12/06 15:29:28   1345s] Cell    Instance count    Source    Eligible library cells
[12/06 15:29:28   1345s] ----------------------------------------------------------
[12/06 15:29:28   1345s]   (empty table)
[12/06 15:29:28   1345s] ----------------------------------------------------------
[12/06 15:29:28   1345s] 
[12/06 15:29:28   1345s] 
[12/06 15:29:28   1345s] Clock tree balancer configuration for skew_group ideal_clock/functional_wcl_fast:
[12/06 15:29:28   1345s]   Sources:                     pin clk
[12/06 15:29:28   1345s]   Total number of sinks:       58160
[12/06 15:29:28   1345s]   Delay constrained sinks:     58160
[12/06 15:29:28   1345s]   Constrains:                  default
[12/06 15:29:28   1345s]   Non-leaf sinks:              0
[12/06 15:29:28   1345s]   Ignore pins:                 0
[12/06 15:29:28   1345s]  Timing corner delay_corner_wcl_slow:both.late:
[12/06 15:29:28   1345s]   Skew target:                 0.058ns
[12/06 15:29:28   1345s] Primary reporting skew groups are:
[12/06 15:29:28   1345s] skew_group ideal_clock/functional_wcl_fast with 58160 clock sinks
[12/06 15:29:28   1345s] 
[12/06 15:29:28   1345s] Clock DAG stats initial state:
[12/06 15:29:28   1345s]   cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/06 15:29:28   1345s]   sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
[12/06 15:29:28   1345s]   misc counts      : r=1, pp=0
[12/06 15:29:28   1345s]   cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/06 15:29:28   1345s]   hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/06 15:29:28   1345s] Clock DAG hash initial state: 10938225918566301511 8310708456012958524
[12/06 15:29:28   1345s] CTS services accumulated run-time stats initial state:
[12/06 15:29:28   1345s]   delay calculator: calls=8713, total_wall_time=0.213s, mean_wall_time=0.025ms
[12/06 15:29:28   1345s]   legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/06 15:29:28   1345s]   steiner router: calls=6177, total_wall_time=0.054s, mean_wall_time=0.009ms
[12/06 15:29:29   1346s] Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[12/06 15:29:29   1346s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/06 15:29:29   1346s] 
[12/06 15:29:29   1346s] Layer information for route type default_route_type_leaf:
[12/06 15:29:29   1346s] 
[12/06 15:29:29   1346s] --------------------------------------------------------------------
[12/06 15:29:29   1346s] Layer    Preferred    Route    Res.          Cap.          RC
[12/06 15:29:29   1346s]                       Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[12/06 15:29:29   1346s] --------------------------------------------------------------------
[12/06 15:29:29   1346s] M1       N            H          1.003         0.168         0.168
[12/06 15:29:29   1346s] M2       N            V          0.831         0.186         0.154
[12/06 15:29:29   1346s] M3       Y            H          0.831         0.185         0.154
[12/06 15:29:29   1346s] M4       Y            V          0.831         0.185         0.154
[12/06 15:29:29   1346s] M5       N            H          0.831         0.185         0.154
[12/06 15:29:29   1346s] M6       N            V          0.831         0.185         0.154
[12/06 15:29:29   1346s] M7       N            H          0.831         0.174         0.144
[12/06 15:29:29   1346s] M8       N            V          0.054         0.269         0.015
[12/06 15:29:29   1346s] M9       N            H          0.054         0.257         0.014
[12/06 15:29:29   1346s] AP       N            V          0.007         0.360         0.003
[12/06 15:29:29   1346s] --------------------------------------------------------------------
[12/06 15:29:29   1346s] 
[12/06 15:29:29   1346s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[12/06 15:29:29   1346s] Unshielded; Mask Constraint: 0; Source: route_type.
[12/06 15:29:29   1346s] 
[12/06 15:29:29   1346s] Layer information for route type default_route_type_nonleaf:
[12/06 15:29:29   1346s] 
[12/06 15:29:29   1346s] --------------------------------------------------------------------
[12/06 15:29:29   1346s] Layer    Preferred    Route    Res.          Cap.          RC
[12/06 15:29:29   1346s]                       Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[12/06 15:29:29   1346s] --------------------------------------------------------------------
[12/06 15:29:29   1346s] M1       N            H          1.648         0.242         0.399
[12/06 15:29:29   1346s] M2       N            V          1.397         0.246         0.344
[12/06 15:29:29   1346s] M3       Y            H          1.397         0.246         0.343
[12/06 15:29:29   1346s] M4       Y            V          1.397         0.246         0.343
[12/06 15:29:29   1346s] M5       N            H          1.397         0.246         0.343
[12/06 15:29:29   1346s] M6       N            V          1.397         0.246         0.343
[12/06 15:29:29   1346s] M7       N            H          1.397         0.244         0.341
[12/06 15:29:29   1346s] M8       N            V          0.054         0.379         0.021
[12/06 15:29:29   1346s] M9       N            H          0.054         0.375         0.020
[12/06 15:29:29   1346s] AP       N            V          0.007         0.369         0.003
[12/06 15:29:29   1346s] --------------------------------------------------------------------
[12/06 15:29:29   1346s] 
[12/06 15:29:29   1346s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[12/06 15:29:29   1346s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/06 15:29:29   1346s] 
[12/06 15:29:29   1346s] Layer information for route type default_route_type_nonleaf:
[12/06 15:29:29   1346s] 
[12/06 15:29:29   1346s] --------------------------------------------------------------------
[12/06 15:29:29   1346s] Layer    Preferred    Route    Res.          Cap.          RC
[12/06 15:29:29   1346s]                       Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[12/06 15:29:29   1346s] --------------------------------------------------------------------
[12/06 15:29:29   1346s] M1       N            H          1.003         0.168         0.168
[12/06 15:29:29   1346s] M2       N            V          0.831         0.186         0.154
[12/06 15:29:29   1346s] M3       Y            H          0.831         0.185         0.154
[12/06 15:29:29   1346s] M4       Y            V          0.831         0.185         0.154
[12/06 15:29:29   1346s] M5       N            H          0.831         0.185         0.154
[12/06 15:29:29   1346s] M6       N            V          0.831         0.185         0.154
[12/06 15:29:29   1346s] M7       N            H          0.831         0.174         0.144
[12/06 15:29:29   1346s] M8       N            V          0.054         0.269         0.015
[12/06 15:29:29   1346s] M9       N            H          0.054         0.257         0.014
[12/06 15:29:29   1346s] AP       N            V          0.007         0.360         0.003
[12/06 15:29:29   1346s] --------------------------------------------------------------------
[12/06 15:29:29   1346s] 
[12/06 15:29:29   1346s] 
[12/06 15:29:29   1346s] Via selection for estimated routes (rule default):
[12/06 15:29:29   1346s] 
[12/06 15:29:29   1346s] --------------------------------------------------------------------
[12/06 15:29:29   1346s] Layer    Via Cell            Res.     Cap.     RC       Top of Stack
[12/06 15:29:29   1346s] Range                        (Ohm)    (fF)     (fs)     Only
[12/06 15:29:29   1346s] --------------------------------------------------------------------
[12/06 15:29:29   1346s] M1-M2    VIA12_1cut          1.500    0.015    0.022    false
[12/06 15:29:29   1346s] M2-M3    VIA23_1cut          1.500    0.013    0.020    false
[12/06 15:29:29   1346s] M3-M4    VIA34_1cut          1.500    0.013    0.020    false
[12/06 15:29:29   1346s] M4-M5    VIA45_1cut          1.500    0.013    0.020    false
[12/06 15:29:29   1346s] M5-M6    VIA56_1cut          1.500    0.013    0.020    false
[12/06 15:29:29   1346s] M6-M7    VIA67_1cut          1.500    0.013    0.019    false
[12/06 15:29:29   1346s] M7-M8    VIA78_1cut_FAT_C    0.220    0.065    0.014    false
[12/06 15:29:29   1346s] M8-M9    VIA89_1cut_FAT_C    0.220    0.055    0.012    false
[12/06 15:29:29   1346s] M9-AP    VIA9AP_1cut         0.041    1.812    0.074    false
[12/06 15:29:29   1346s] --------------------------------------------------------------------
[12/06 15:29:29   1346s] 
[12/06 15:29:29   1346s] No ideal or dont_touch nets found in the clock tree
[12/06 15:29:29   1346s] No dont_touch hnets found in the clock tree
[12/06 15:29:29   1346s] No dont_touch hpins found in the clock network.
[12/06 15:29:29   1346s] Checking for illegal sizes of clock logic instances...
[12/06 15:29:29   1346s] Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/06 15:29:29   1346s] 
[12/06 15:29:29   1346s] Filtering reasons for cell type: buffer
[12/06 15:29:29   1346s] =======================================
[12/06 15:29:29   1346s] 
[12/06 15:29:29   1346s] -------------------------------------------------------------------------------------------------------------
[12/06 15:29:29   1346s] Clock trees    Power domain    Reason                         Library cells
[12/06 15:29:29   1346s] -------------------------------------------------------------------------------------------------------------
[12/06 15:29:29   1346s] all            auto-default    Unbalanced rise/fall delays    { BUFFD12 BUFFD16 BUFFD2 BUFFD4 BUFFD6 BUFFD8 }
[12/06 15:29:29   1346s] all            auto-default    Library trimming               { low_swing_rx }
[12/06 15:29:29   1346s] -------------------------------------------------------------------------------------------------------------
[12/06 15:29:29   1346s] 
[12/06 15:29:29   1346s] Filtering reasons for cell type: inverter
[12/06 15:29:29   1346s] =========================================
[12/06 15:29:29   1346s] 
[12/06 15:29:29   1346s] -------------------------------------------------------------------------------------------------------------------------
[12/06 15:29:29   1346s] Clock trees    Power domain    Reason                         Library cells
[12/06 15:29:29   1346s] -------------------------------------------------------------------------------------------------------------------------
[12/06 15:29:29   1346s] all            auto-default    Unbalanced rise/fall delays    { INVD0 INVD1 INVD12 INVD16 INVD2 INVD3 INVD4 INVD6 INVD8 }
[12/06 15:29:29   1346s] -------------------------------------------------------------------------------------------------------------------------
[12/06 15:29:29   1346s] 
[12/06 15:29:29   1346s] 
[12/06 15:29:29   1346s] Validating CTS configuration done. (took cpu=0:00:04.3 real=0:00:04.3)
[12/06 15:29:29   1346s] CCOpt configuration status: all checks passed.
[12/06 15:29:29   1346s] Adding exclusion drivers to pins that are effective_sink_type exclude...
[12/06 15:29:29   1346s]     Adding exclusion drivers (these will be instances of the smallest area library cells).
[12/06 15:29:29   1346s]   No exclusion drivers are needed.
[12/06 15:29:29   1346s] Adding exclusion drivers to pins that are effective_sink_type exclude done.
[12/06 15:29:29   1346s] Antenna diode management...
[12/06 15:29:29   1346s]   Found 0 antenna diodes in the clock trees.
[12/06 15:29:29   1346s]   
[12/06 15:29:29   1346s] Antenna diode management done.
[12/06 15:29:29   1346s] Adding driver cells for primary IOs...
[12/06 15:29:29   1346s]   
[12/06 15:29:29   1346s]   ----------------------------------------------------------------------------------------------
[12/06 15:29:29   1346s]   CCOpt reported the following when adding drivers below input ports and above output ports     
[12/06 15:29:29   1346s]   ----------------------------------------------------------------------------------------------
[12/06 15:29:29   1346s]     (empty table)
[12/06 15:29:29   1346s]   ----------------------------------------------------------------------------------------------
[12/06 15:29:29   1346s]   
[12/06 15:29:29   1346s]   
[12/06 15:29:29   1346s] Adding driver cells for primary IOs done.
[12/06 15:29:29   1346s] Adding driver cell for primary IO roots...
[12/06 15:29:29   1346s] Adding driver cell for primary IO roots done.
[12/06 15:29:29   1346s] Maximizing clock DAG abstraction...
[12/06 15:29:29   1346s]   Removing clock DAG drivers
[12/06 15:29:29   1346s] Maximizing clock DAG abstraction done.
[12/06 15:29:29   1346s] CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:16.8 real=0:00:16.8)
[12/06 15:29:29   1346s] Synthesizing clock trees...
[12/06 15:29:29   1346s]   Preparing To Balance...
[12/06 15:29:29   1346s]   Leaving CCOpt scope - Cleaning up placement interface...
[12/06 15:29:29   1346s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3241.8M, EPOCH TIME: 1733516969.311511
[12/06 15:29:29   1346s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 15:29:29   1346s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 15:29:29   1346s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 15:29:29   1346s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 15:29:29   1346s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.246, REAL:0.247, MEM:3208.8M, EPOCH TIME: 1733516969.558298
[12/06 15:29:29   1346s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.2 real=0:00:00.2)
[12/06 15:29:29   1346s]   Leaving CCOpt scope - Initializing placement interface...
[12/06 15:29:29   1346s] OPERPROF: Starting DPlace-Init at level 1, MEM:3199.3M, EPOCH TIME: 1733516969.558615
[12/06 15:29:29   1346s] Processing tracks to init pin-track alignment.
[12/06 15:29:29   1346s] z: 2, totalTracks: 1
[12/06 15:29:29   1346s] z: 4, totalTracks: 1
[12/06 15:29:29   1346s] z: 6, totalTracks: 1
[12/06 15:29:29   1346s] z: 8, totalTracks: 1
[12/06 15:29:29   1346s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/06 15:29:29   1346s] # Floorplan has 32 instGroups (with no HInst) out of 80 Groups
[12/06 15:29:29   1346s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3199.3M, EPOCH TIME: 1733516969.628643
[12/06 15:29:29   1346s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 15:29:29   1346s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 15:29:29   1346s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[12/06 15:29:29   1346s] 
[12/06 15:29:29   1346s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/06 15:29:29   1346s] OPERPROF:     Starting CMU at level 3, MEM:3199.3M, EPOCH TIME: 1733516969.712015
[12/06 15:29:29   1346s] OPERPROF:     Finished CMU at level 3, CPU:0.006, REAL:0.006, MEM:3199.3M, EPOCH TIME: 1733516969.717590
[12/06 15:29:29   1346s] 
[12/06 15:29:29   1346s] Bad Lib Cell Checking (CMU) is done! (0)
[12/06 15:29:29   1346s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.106, REAL:0.107, MEM:3199.3M, EPOCH TIME: 1733516969.735535
[12/06 15:29:29   1346s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3199.3M, EPOCH TIME: 1733516969.735589
[12/06 15:29:29   1346s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3199.3M, EPOCH TIME: 1733516969.735984
[12/06 15:29:29   1346s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3199.3MB).
[12/06 15:29:29   1346s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.205, REAL:0.206, MEM:3199.3M, EPOCH TIME: 1733516969.764483
[12/06 15:29:29   1346s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.2 real=0:00:00.2)
[12/06 15:29:29   1346s]   Merging duplicate siblings in DAG...
[12/06 15:29:29   1346s]     Clock DAG stats before merging:
[12/06 15:29:29   1346s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/06 15:29:29   1346s]       sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
[12/06 15:29:29   1346s]       misc counts      : r=1, pp=0
[12/06 15:29:29   1346s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/06 15:29:29   1346s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/06 15:29:29   1346s]     Clock DAG hash before merging: 10938225918566301511 8310708456012958524
[12/06 15:29:29   1346s]     CTS services accumulated run-time stats before merging:
[12/06 15:29:29   1346s]       delay calculator: calls=8713, total_wall_time=0.213s, mean_wall_time=0.025ms
[12/06 15:29:29   1346s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/06 15:29:29   1346s]       steiner router: calls=6177, total_wall_time=0.054s, mean_wall_time=0.009ms
[12/06 15:29:29   1346s]     Resynthesising clock tree into netlist...
[12/06 15:29:29   1346s]       Reset timing graph...
[12/06 15:29:29   1346s] Ignoring AAE DB Resetting ...
[12/06 15:29:29   1346s]       Reset timing graph done.
[12/06 15:29:29   1346s]     Resynthesising clock tree into netlist done.
[12/06 15:29:29   1346s]     Merging duplicate clock dag driver clones in DAG...
[12/06 15:29:29   1346s]     Merging duplicate clock dag driver clones in DAG done.
[12/06 15:29:29   1346s]     
[12/06 15:29:29   1346s]     Disconnecting clock tree from netlist...
[12/06 15:29:29   1346s]     Disconnecting clock tree from netlist done.
[12/06 15:29:29   1346s]   Merging duplicate siblings in DAG done.
[12/06 15:29:29   1346s]   Applying movement limits...
[12/06 15:29:29   1346s]   Applying movement limits done.
[12/06 15:29:29   1346s]   Preparing To Balance done. (took cpu=0:00:00.7 real=0:00:00.7)
[12/06 15:29:29   1346s]   CCOpt::Phase::Construction...
[12/06 15:29:29   1346s]   Stage::Clustering...
[12/06 15:29:29   1347s]   Clustering...
[12/06 15:29:30   1347s]     Clock DAG hash before 'Clustering': 10938225918566301511 8310708456012958524
[12/06 15:29:30   1347s]     CTS services accumulated run-time stats before 'Clustering':
[12/06 15:29:30   1347s]       delay calculator: calls=8713, total_wall_time=0.213s, mean_wall_time=0.025ms
[12/06 15:29:30   1347s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/06 15:29:30   1347s]       steiner router: calls=6177, total_wall_time=0.054s, mean_wall_time=0.009ms
[12/06 15:29:30   1347s]     Initialize for clustering...
[12/06 15:29:30   1347s]     Clock DAG stats before clustering:
[12/06 15:29:30   1347s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/06 15:29:30   1347s]       sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
[12/06 15:29:30   1347s]       misc counts      : r=1, pp=0
[12/06 15:29:30   1347s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/06 15:29:30   1347s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/06 15:29:30   1347s]     Clock DAG hash before clustering: 10938225918566301511 8310708456012958524
[12/06 15:29:30   1347s]     CTS services accumulated run-time stats before clustering:
[12/06 15:29:30   1347s]       delay calculator: calls=8713, total_wall_time=0.213s, mean_wall_time=0.025ms
[12/06 15:29:30   1347s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/06 15:29:30   1347s]       steiner router: calls=6177, total_wall_time=0.054s, mean_wall_time=0.009ms
[12/06 15:29:30   1347s]     Computing max distances from locked parents...
[12/06 15:29:30   1347s]       Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
[12/06 15:29:30   1347s]     Computing max distances from locked parents done.
[12/06 15:29:30   1347s]     Computing optimal clock node locations...
[12/06 15:29:30   1347s]     : ...20% ...40% ...60% ...80% ...100% 
[12/06 15:29:30   1347s]     Optimal path computation stats:
[12/06 15:29:30   1347s]       Successful          : 0
[12/06 15:29:30   1347s]       Unsuccessful        : 0
[12/06 15:29:30   1347s]       Immovable           : 140685948747777
[12/06 15:29:30   1347s]       lockedParentLocation: 0
[12/06 15:29:30   1347s]       Region hash         : e4d0d11cb7a6f7ec
[12/06 15:29:30   1347s]     Unsuccessful details:
[12/06 15:29:30   1347s]     
[12/06 15:29:30   1347s]     Computing optimal clock node locations done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/06 15:29:30   1347s] End AAE Lib Interpolated Model. (MEM=3199.27 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/06 15:29:30   1347s]     Initialize for clustering done. (took cpu=0:00:00.2 real=0:00:00.2)
[12/06 15:29:30   1347s]     Bottom-up phase...
[12/06 15:29:30   1347s]     Clustering bottom-up starting from leaves...
[12/06 15:29:30   1347s]       Clustering clock_tree ideal_clock...
[12/06 15:30:06   1383s]           Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late...
[12/06 15:30:07   1384s]           Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late done. (took cpu=0:00:01.5 real=0:00:01.5)
[12/06 15:30:10   1387s]       Clustering clock_tree ideal_clock done.
[12/06 15:30:10   1387s]     Clustering bottom-up starting from leaves done.
[12/06 15:30:10   1387s]     Rebuilding the clock tree after clustering...
[12/06 15:30:10   1387s]     Rebuilding the clock tree after clustering done.
[12/06 15:30:10   1387s]     Clock DAG stats after bottom-up phase:
[12/06 15:30:10   1387s]       cell counts      : b=1404, i=0, icg=0, dcg=0, l=0, total=1404
[12/06 15:30:10   1387s]       sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
[12/06 15:30:10   1387s]       misc counts      : r=1, pp=0
[12/06 15:30:10   1387s]       cell areas       : b=4548.960um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=4548.960um^2
[12/06 15:30:10   1387s]       hp wire lengths  : top=0.000um, trunk=20510.600um, leaf=59821.700um, total=80332.300um
[12/06 15:30:10   1387s]     Clock DAG library cell distribution after bottom-up phase {count}:
[12/06 15:30:10   1387s]        Bufs: CKBD4: 1404 
[12/06 15:30:10   1387s]     Clock DAG hash after bottom-up phase: 9251322881695121819 1421374248455496618
[12/06 15:30:10   1387s]     CTS services accumulated run-time stats after bottom-up phase:
[12/06 15:30:10   1387s]       delay calculator: calls=17270, total_wall_time=0.577s, mean_wall_time=0.033ms
[12/06 15:30:10   1387s]       legalizer: calls=16867, total_wall_time=0.283s, mean_wall_time=0.017ms
[12/06 15:30:10   1387s]       steiner router: calls=13736, total_wall_time=2.997s, mean_wall_time=0.218ms
[12/06 15:30:10   1387s]     Bottom-up phase done. (took cpu=0:00:40.2 real=0:00:40.2)
[12/06 15:30:10   1387s]     Legalizing clock trees...
[12/06 15:30:10   1387s]     Resynthesising clock tree into netlist...
[12/06 15:30:11   1388s]       Reset timing graph...
[12/06 15:30:11   1388s] Ignoring AAE DB Resetting ...
[12/06 15:30:11   1388s]       Reset timing graph done.
[12/06 15:30:11   1388s]     Resynthesising clock tree into netlist done.
[12/06 15:30:11   1388s]     Commiting net attributes....
[12/06 15:30:11   1388s]     Commiting net attributes. done.
[12/06 15:30:11   1388s]     Leaving CCOpt scope - ClockRefiner...
[12/06 15:30:11   1388s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3318.9M, EPOCH TIME: 1733517011.457745
[12/06 15:30:11   1388s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 15:30:11   1388s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 15:30:11   1388s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 15:30:11   1388s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 15:30:11   1388s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.283, REAL:0.284, MEM:3280.9M, EPOCH TIME: 1733517011.741768
[12/06 15:30:11   1388s]     Assigned high priority to 59564 instances.
[12/06 15:30:11   1388s]     Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
[12/06 15:30:11   1388s]     Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Short checks only, Datapath : Short checks Only.
[12/06 15:30:11   1388s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3280.9M, EPOCH TIME: 1733517011.807331
[12/06 15:30:11   1388s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3280.9M, EPOCH TIME: 1733517011.807426
[12/06 15:30:11   1388s] Processing tracks to init pin-track alignment.
[12/06 15:30:11   1388s] z: 2, totalTracks: 1
[12/06 15:30:11   1388s] z: 4, totalTracks: 1
[12/06 15:30:11   1388s] z: 6, totalTracks: 1
[12/06 15:30:11   1388s] z: 8, totalTracks: 1
[12/06 15:30:11   1388s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/06 15:30:11   1388s] # Floorplan has 32 instGroups (with no HInst) out of 80 Groups
[12/06 15:30:11   1388s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3280.9M, EPOCH TIME: 1733517011.887561
[12/06 15:30:11   1388s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 15:30:11   1388s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 15:30:11   1388s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[12/06 15:30:11   1388s] 
[12/06 15:30:11   1388s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/06 15:30:11   1388s] OPERPROF:       Starting CMU at level 4, MEM:3280.9M, EPOCH TIME: 1733517011.972134
[12/06 15:30:11   1388s] OPERPROF:       Finished CMU at level 4, CPU:0.006, REAL:0.006, MEM:3280.9M, EPOCH TIME: 1733517011.977759
[12/06 15:30:11   1388s] 
[12/06 15:30:11   1388s] Bad Lib Cell Checking (CMU) is done! (0)
[12/06 15:30:11   1389s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.108, REAL:0.108, MEM:3280.9M, EPOCH TIME: 1733517011.995877
[12/06 15:30:11   1389s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:3280.9M, EPOCH TIME: 1733517011.995932
[12/06 15:30:11   1389s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:3280.9M, EPOCH TIME: 1733517011.996350
[12/06 15:30:12   1389s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:01.0, mem=3280.9MB).
[12/06 15:30:12   1389s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.217, REAL:0.218, MEM:3280.9M, EPOCH TIME: 1733517012.025286
[12/06 15:30:12   1389s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.217, REAL:0.218, MEM:3280.9M, EPOCH TIME: 1733517012.025315
[12/06 15:30:12   1389s] TDRefine: refinePlace mode is spiral
[12/06 15:30:12   1389s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1664445.3
[12/06 15:30:12   1389s] OPERPROF: Starting RefinePlace at level 1, MEM:3280.9M, EPOCH TIME: 1733517012.025415
[12/06 15:30:12   1389s] *** Starting refinePlace (0:23:09 mem=3280.9M) ***
[12/06 15:30:12   1389s] Total net bbox length = 4.508e+06 (2.275e+06 2.233e+06) (ext = 1.711e+04)
[12/06 15:30:12   1389s] 
[12/06 15:30:12   1389s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/06 15:30:12   1389s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/06 15:30:12   1389s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/06 15:30:12   1389s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/06 15:30:12   1389s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3280.9M, EPOCH TIME: 1733517012.186993
[12/06 15:30:12   1389s] Starting refinePlace ...
[12/06 15:30:12   1389s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/06 15:30:12   1389s] One DDP V2 for no tweak run.
[12/06 15:30:12   1389s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/06 15:30:12   1389s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:3310.8M, EPOCH TIME: 1733517012.531376
[12/06 15:30:12   1389s] DDP initSite1 nrRow 831 nrJob 831
[12/06 15:30:12   1389s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:3310.8M, EPOCH TIME: 1733517012.531479
[12/06 15:30:12   1389s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.012, REAL:0.012, MEM:3310.8M, EPOCH TIME: 1733517012.543393
[12/06 15:30:12   1389s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:3310.8M, EPOCH TIME: 1733517012.543426
[12/06 15:30:12   1389s] DDP markSite nrRow 831 nrJob 831
[12/06 15:30:12   1389s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.020, REAL:0.020, MEM:3310.8M, EPOCH TIME: 1733517012.563228
[12/06 15:30:12   1389s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.032, REAL:0.032, MEM:3310.8M, EPOCH TIME: 1733517012.563332
[12/06 15:30:12   1389s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:3325.4M, EPOCH TIME: 1733517012.623209
[12/06 15:30:12   1389s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:3325.4M, EPOCH TIME: 1733517012.623295
[12/06 15:30:12   1389s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.051, REAL:0.051, MEM:3325.4M, EPOCH TIME: 1733517012.674681
[12/06 15:30:12   1389s] ** Cut row section cpu time 0:00:00.0.
[12/06 15:30:12   1389s]  ** Cut row section real time 0:00:00.0.
[12/06 15:30:12   1389s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.051, REAL:0.052, MEM:3325.4M, EPOCH TIME: 1733517012.674801
[12/06 15:30:12   1389s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:3325.4M, EPOCH TIME: 1733517012.757205
[12/06 15:30:12   1389s] OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.000, MEM:3325.4M, EPOCH TIME: 1733517012.757386
[12/06 15:30:12   1389s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:3325.4M, EPOCH TIME: 1733517012.770764
[12/06 15:30:12   1389s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:3325.4M, EPOCH TIME: 1733517012.770825
[12/06 15:30:12   1389s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.099, REAL:0.099, MEM:3325.4M, EPOCH TIME: 1733517012.870050
[12/06 15:30:12   1389s] ** Cut row section cpu time 0:00:00.1.
[12/06 15:30:12   1389s]  ** Cut row section real time 0:00:00.0.
[12/06 15:30:12   1389s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.100, REAL:0.100, MEM:3325.4M, EPOCH TIME: 1733517012.871105
[12/06 15:30:15   1392s]   Spread Effort: high, standalone mode, useDDP on.
[12/06 15:30:15   1392s] [CPU] RefinePlace/preRPlace (cpu=0:00:03.4, real=0:00:03.0, mem=3325.4MB) @(0:23:09 - 0:23:13).
[12/06 15:30:15   1392s] Move report: preRPlace moves 101824 insts, mean move: 8.05 um, max move: 47.40 um 
[12/06 15:30:15   1392s] 	Max move on inst (ys[3].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg[19][34]): (673.40, 628.40) --> (719.00, 630.20)
[12/06 15:30:15   1392s] 	Length: 26 sites, height: 1 rows, site name: core, cell type: EDFQD1
[12/06 15:30:15   1392s] wireLenOptFixPriorityInst 58160 inst fixed
[12/06 15:30:15   1392s] 
[12/06 15:30:15   1392s] Running Spiral with 1 thread in Normal Mode  fetchWidth=1024 
[12/06 15:30:20   1397s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7ff4581f0e08.
[12/06 15:30:20   1397s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 15:30:20   1397s] Move report: legalization moves 3008 insts, mean move: 10.88 um, max move: 139.00 um spiral
[12/06 15:30:20   1397s] 	Max move on inst (ys[2].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/U277): (1402.60, 1395.20) --> (1351.80, 1483.40)
[12/06 15:30:20   1397s] [CPU] RefinePlace/Spiral (cpu=0:00:02.2, real=0:00:03.0)
[12/06 15:30:20   1397s] [CPU] RefinePlace/Commit (cpu=0:00:02.4, real=0:00:02.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:02.3, real=0:00:02.0), leftOver(cpu=0:00:00.1, real=0:00:00.0)
[12/06 15:30:20   1397s] [CPU] RefinePlace/Legalization (cpu=0:00:04.9, real=0:00:05.0, mem=3301.4MB) @(0:23:13 - 0:23:18).
[12/06 15:30:20   1397s] Move report: Detail placement moves 102573 insts, mean move: 8.25 um, max move: 134.60 um 
[12/06 15:30:20   1397s] 	Max move on inst (ys[2].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/U277): (1400.00, 1397.00) --> (1351.80, 1483.40)
[12/06 15:30:20   1397s] 	Runtime: CPU: 0:00:08.4 REAL: 0:00:08.0 MEM: 3301.4MB
[12/06 15:30:20   1397s] Statistics of distance of Instance movement in refine placement:
[12/06 15:30:20   1397s]   maximum (X+Y) =       134.60 um
[12/06 15:30:20   1397s]   inst (ys[2].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/U277) with max move: (1400, 1397) -> (1351.8, 1483.4)
[12/06 15:30:20   1397s]   mean    (X+Y) =         8.25 um
[12/06 15:30:20   1397s] Total instances flipped for legalization: 66
[12/06 15:30:20   1397s] Summary Report:
[12/06 15:30:20   1397s] Instances move: 102573 (out of 107949 movable)
[12/06 15:30:20   1397s] Instances flipped: 66
[12/06 15:30:20   1397s] Mean displacement: 8.25 um
[12/06 15:30:20   1397s] Max displacement: 134.60 um (Instance: ys[2].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/U277) (1400, 1397) -> (1351.8, 1483.4)
[12/06 15:30:20   1397s] 	Length: 8 sites, height: 1 rows, site name: core, cell type: AOI221D0
[12/06 15:30:20   1397s] Total instances moved : 102573
[12/06 15:30:20   1397s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:8.484, REAL:8.511, MEM:3301.4M, EPOCH TIME: 1733517020.697823
[12/06 15:30:20   1397s] Total net bbox length = 4.954e+06 (2.583e+06 2.371e+06) (ext = 1.709e+04)
[12/06 15:30:20   1397s] Runtime: CPU: 0:00:08.7 REAL: 0:00:08.0 MEM: 3301.4MB
[12/06 15:30:20   1397s] [CPU] RefinePlace/total (cpu=0:00:08.7, real=0:00:08.0, mem=3301.4MB) @(0:23:09 - 0:23:18).
[12/06 15:30:20   1397s] *** Finished refinePlace (0:23:18 mem=3301.4M) ***
[12/06 15:30:20   1397s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1664445.3
[12/06 15:30:20   1397s] OPERPROF: Finished RefinePlace at level 1, CPU:8.692, REAL:8.718, MEM:3301.4M, EPOCH TIME: 1733517020.743832
[12/06 15:30:20   1397s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3301.4M, EPOCH TIME: 1733517020.743879
[12/06 15:30:20   1397s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:111053).
[12/06 15:30:20   1397s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 15:30:21   1398s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 15:30:21   1398s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 15:30:21   1398s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.284, REAL:0.284, MEM:3258.4M, EPOCH TIME: 1733517021.027979
[12/06 15:30:21   1398s]     ClockRefiner summary
[12/06 15:30:21   1398s]     All clock instances: Moved 56939, flipped 28166 and cell swapped 0 (out of a total of 59564).
[12/06 15:30:21   1398s]     The largest move was 47.4 um for ys[3].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg[19][34].
[12/06 15:30:21   1398s]     Non-sink clock instances: Moved 128, flipped 2 and cell swapped 0 (out of a total of 1404).
[12/06 15:30:21   1398s]     The largest move was 3.6 um for ys[2].xs[2].torus_switch_xy/CTS_ccl_a_buf_00410.
[12/06 15:30:21   1398s]     Clock sinks: Moved 56811, flipped 28164 and cell swapped 0 (out of a total of 58160).
[12/06 15:30:21   1398s]     The largest move was 47.4 um for ys[3].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg[19][34].
[12/06 15:30:21   1398s]     Revert refine place priority changes on 0 instances.
[12/06 15:30:21   1398s] OPERPROF: Starting DPlace-Init at level 1, MEM:3258.4M, EPOCH TIME: 1733517021.084688
[12/06 15:30:21   1398s] Processing tracks to init pin-track alignment.
[12/06 15:30:21   1398s] z: 2, totalTracks: 1
[12/06 15:30:21   1398s] z: 4, totalTracks: 1
[12/06 15:30:21   1398s] z: 6, totalTracks: 1
[12/06 15:30:21   1398s] z: 8, totalTracks: 1
[12/06 15:30:21   1398s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/06 15:30:21   1398s] # Floorplan has 32 instGroups (with no HInst) out of 80 Groups
[12/06 15:30:21   1398s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3258.4M, EPOCH TIME: 1733517021.162185
[12/06 15:30:21   1398s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 15:30:21   1398s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 15:30:21   1398s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[12/06 15:30:21   1398s] 
[12/06 15:30:21   1398s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/06 15:30:21   1398s] OPERPROF:     Starting CMU at level 3, MEM:3258.4M, EPOCH TIME: 1733517021.244334
[12/06 15:30:21   1398s] OPERPROF:     Finished CMU at level 3, CPU:0.006, REAL:0.006, MEM:3258.4M, EPOCH TIME: 1733517021.249904
[12/06 15:30:21   1398s] 
[12/06 15:30:21   1398s] Bad Lib Cell Checking (CMU) is done! (0)
[12/06 15:30:21   1398s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.105, REAL:0.106, MEM:3258.4M, EPOCH TIME: 1733517021.268008
[12/06 15:30:21   1398s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3258.4M, EPOCH TIME: 1733517021.268063
[12/06 15:30:21   1398s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.001, MEM:3274.4M, EPOCH TIME: 1733517021.268671
[12/06 15:30:21   1398s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3274.4MB).
[12/06 15:30:21   1398s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.213, REAL:0.213, MEM:3274.4M, EPOCH TIME: 1733517021.297909
[12/06 15:30:21   1398s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:09.8 real=0:00:09.8)
[12/06 15:30:21   1398s]     Disconnecting clock tree from netlist...
[12/06 15:30:21   1398s]     Disconnecting clock tree from netlist done.
[12/06 15:30:21   1398s]     Leaving CCOpt scope - Cleaning up placement interface...
[12/06 15:30:21   1398s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3274.4M, EPOCH TIME: 1733517021.382116
[12/06 15:30:21   1398s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 15:30:21   1398s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 15:30:21   1398s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 15:30:21   1398s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 15:30:21   1398s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.237, REAL:0.237, MEM:3274.4M, EPOCH TIME: 1733517021.619278
[12/06 15:30:21   1398s]     Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.2 real=0:00:00.2)
[12/06 15:30:21   1398s]     Leaving CCOpt scope - Initializing placement interface...
[12/06 15:30:21   1398s] OPERPROF: Starting DPlace-Init at level 1, MEM:3274.4M, EPOCH TIME: 1733517021.621319
[12/06 15:30:21   1398s] Processing tracks to init pin-track alignment.
[12/06 15:30:21   1398s] z: 2, totalTracks: 1
[12/06 15:30:21   1398s] z: 4, totalTracks: 1
[12/06 15:30:21   1398s] z: 6, totalTracks: 1
[12/06 15:30:21   1398s] z: 8, totalTracks: 1
[12/06 15:30:21   1398s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/06 15:30:21   1398s] # Floorplan has 32 instGroups (with no HInst) out of 80 Groups
[12/06 15:30:21   1398s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3274.4M, EPOCH TIME: 1733517021.697101
[12/06 15:30:21   1398s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 15:30:21   1398s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 15:30:21   1398s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[12/06 15:30:21   1398s] 
[12/06 15:30:21   1398s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/06 15:30:21   1398s] OPERPROF:     Starting CMU at level 3, MEM:3274.4M, EPOCH TIME: 1733517021.873303
[12/06 15:30:21   1398s] OPERPROF:     Finished CMU at level 3, CPU:0.005, REAL:0.005, MEM:3274.4M, EPOCH TIME: 1733517021.878779
[12/06 15:30:21   1398s] 
[12/06 15:30:21   1398s] Bad Lib Cell Checking (CMU) is done! (0)
[12/06 15:30:21   1398s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.199, REAL:0.199, MEM:3274.4M, EPOCH TIME: 1733517021.896404
[12/06 15:30:21   1398s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3274.4M, EPOCH TIME: 1733517021.896461
[12/06 15:30:21   1398s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3274.4M, EPOCH TIME: 1733517021.896860
[12/06 15:30:21   1398s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=3274.4MB).
[12/06 15:30:21   1398s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.297, REAL:0.298, MEM:3274.4M, EPOCH TIME: 1733517021.919303
[12/06 15:30:21   1398s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.3 real=0:00:00.3)
[12/06 15:30:21   1398s]     Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late...
[12/06 15:30:22   1398s] End AAE Lib Interpolated Model. (MEM=3274.42 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/06 15:30:23   1400s]     Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late done. (took cpu=0:00:01.6 real=0:00:01.6)
[12/06 15:30:23   1400s]     
[12/06 15:30:23   1400s]     Clock tree legalization - Histogram:
[12/06 15:30:23   1400s]     ====================================
[12/06 15:30:23   1400s]     
[12/06 15:30:23   1400s]     --------------------------------
[12/06 15:30:23   1400s]     Movement (um)    Number of cells
[12/06 15:30:23   1400s]     --------------------------------
[12/06 15:30:23   1400s]     [0.2,0.54)              6
[12/06 15:30:23   1400s]     [0.54,0.88)            13
[12/06 15:30:23   1400s]     [0.88,1.22)             7
[12/06 15:30:23   1400s]     [1.22,1.56)             1
[12/06 15:30:23   1400s]     [1.56,1.9)             14
[12/06 15:30:23   1400s]     [1.9,2.24)             15
[12/06 15:30:23   1400s]     [2.24,2.58)            56
[12/06 15:30:23   1400s]     [2.58,2.92)             2
[12/06 15:30:23   1400s]     [2.92,3.26)             2
[12/06 15:30:23   1400s]     [3.26,3.6)             12
[12/06 15:30:23   1400s]     --------------------------------
[12/06 15:30:23   1400s]     
[12/06 15:30:23   1400s]     
[12/06 15:30:23   1400s]     Clock tree legalization - Top 10 Movements:
[12/06 15:30:23   1400s]     ===========================================
[12/06 15:30:23   1400s]     
[12/06 15:30:23   1400s]     ----------------------------------------------------------------------------------------------------------------------------------------------------------
[12/06 15:30:23   1400s]     Movement (um)    Desired                Achieved               Node
[12/06 15:30:23   1400s]                      location               location               
[12/06 15:30:23   1400s]     ----------------------------------------------------------------------------------------------------------------------------------------------------------
[12/06 15:30:23   1400s]          3.6         (263.400,1033.400)     (263.400,1037.000)     CTS_ccl_a_buf_00943 (a lib_cell CKBD4) at (263.400,1037.000), in power domain auto-default
[12/06 15:30:23   1400s]          3.6         (1068.400,239.600)     (1068.400,236.000)     CTS_ccl_a_buf_01360 (a lib_cell CKBD4) at (1068.400,236.000), in power domain auto-default
[12/06 15:30:23   1400s]          3.6         (1001.800,655.400)     (1001.800,651.800)     CTS_ccl_a_buf_01284 (a lib_cell CKBD4) at (1001.800,651.800), in power domain auto-default
[12/06 15:30:23   1400s]          3.6         (258.200,579.800)      (258.200,576.200)      CTS_ccl_a_buf_00311 (a lib_cell CKBD4) at (258.200,576.200), in power domain auto-default
[12/06 15:30:23   1400s]          3.6         (623.800,223.400)      (623.800,219.800)      CTS_ccl_a_buf_01015 (a lib_cell CKBD4) at (623.800,219.800), in power domain auto-default
[12/06 15:30:23   1400s]          3.6         (635.000,1332.200)     (635.000,1335.800)     CTS_ccl_a_buf_01295 (a lib_cell CKBD4) at (635.000,1335.800), in power domain auto-default
[12/06 15:30:23   1400s]          3.6         (1372.600,1001.000)    (1372.600,1004.600)    CTS_ccl_a_buf_00753 (a lib_cell CKBD4) at (1372.600,1004.600), in power domain auto-default
[12/06 15:30:23   1400s]          3.6         (1326.400,1350.200)    (1330.000,1350.200)    CTS_ccl_a_buf_00410 (a lib_cell CKBD4) at (1330.000,1350.200), in power domain auto-default
[12/06 15:30:23   1400s]          3.6         (1372.200,1001.000)    (1372.200,997.400)     CTS_ccl_a_buf_01328 (a lib_cell CKBD4) at (1372.200,997.400), in power domain auto-default
[12/06 15:30:23   1400s]          3.6         (977.400,443.000)      (977.400,439.400)      CTS_ccl_buf_01401 (a lib_cell CKBD4) at (977.400,439.400), in power domain auto-default
[12/06 15:30:23   1400s]     ----------------------------------------------------------------------------------------------------------------------------------------------------------
[12/06 15:30:23   1400s]     
[12/06 15:30:23   1400s]     Legalizing clock trees done. (took cpu=0:00:13.4 real=0:00:13.4)
[12/06 15:30:24   1401s]     Clock DAG stats after 'Clustering':
[12/06 15:30:24   1401s]       cell counts      : b=1404, i=0, icg=0, dcg=0, l=0, total=1404
[12/06 15:30:24   1401s]       sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
[12/06 15:30:24   1401s]       misc counts      : r=1, pp=0
[12/06 15:30:24   1401s]       cell areas       : b=4548.960um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=4548.960um^2
[12/06 15:30:24   1401s]       cell capacitance : b=2.559pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=2.559pF
[12/06 15:30:24   1401s]       sink capacitance : total=41.961pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 15:30:24   1401s]       wire capacitance : top=0.000pF, trunk=3.632pF, leaf=29.369pF, total=33.001pF
[12/06 15:30:24   1401s]       wire lengths     : top=0.000um, trunk=28485.700um, leaf=205494.932um, total=233980.632um
[12/06 15:30:24   1401s]       hp wire lengths  : top=0.000um, trunk=20621.800um, leaf=75799.700um, total=96421.500um
[12/06 15:30:24   1401s]     Clock DAG net violations after 'Clustering':
[12/06 15:30:24   1401s]       Remaining Transition : {count=213, worst=[0.017ns, 0.016ns, 0.015ns, 0.014ns, 0.013ns, 0.013ns, 0.012ns, 0.012ns, 0.012ns, 0.012ns, ...]} avg=0.004ns sd=0.004ns sum=0.897ns
[12/06 15:30:24   1401s]     Clock DAG primary half-corner transition distribution after 'Clustering':
[12/06 15:30:24   1401s]       Trunk : target=0.133ns count=138 avg=0.102ns sd=0.020ns min=0.004ns max=0.132ns {15 <= 0.080ns, 53 <= 0.106ns, 43 <= 0.120ns, 25 <= 0.126ns, 2 <= 0.133ns}
[12/06 15:30:24   1401s]       Leaf  : target=0.133ns count=1267 avg=0.125ns sd=0.008ns min=0.089ns max=0.150ns {0 <= 0.080ns, 27 <= 0.106ns, 265 <= 0.120ns, 410 <= 0.126ns, 352 <= 0.133ns} {170 <= 0.140ns, 37 <= 0.146ns, 6 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
[12/06 15:30:24   1401s]     Clock DAG library cell distribution after 'Clustering' {count}:
[12/06 15:30:24   1401s]        Bufs: CKBD4: 1404 
[12/06 15:30:24   1401s]     Clock DAG hash after 'Clustering': 3235715714315932102 15875021379433493575
[12/06 15:30:24   1401s]     CTS services accumulated run-time stats after 'Clustering':
[12/06 15:30:24   1401s]       delay calculator: calls=18675, total_wall_time=0.631s, mean_wall_time=0.034ms
[12/06 15:30:24   1401s]       legalizer: calls=21079, total_wall_time=0.333s, mean_wall_time=0.016ms
[12/06 15:30:24   1401s]       steiner router: calls=15141, total_wall_time=3.534s, mean_wall_time=0.233ms
[12/06 15:30:24   1401s]     Primary reporting skew groups after 'Clustering':
[12/06 15:30:24   1401s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.670, max=0.789, avg=0.742, sd=0.026], skew [0.119 vs 0.058*], 72.4% {0.722, 0.780} (wid=0.027 ws=0.017) (gid=0.772 gs=0.118)
[12/06 15:30:25   1402s]           min path sink: ys[3].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg[6][6]/CP
[12/06 15:30:25   1402s]           max path sink: ys[2].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg[16][28]/CP
[12/06 15:30:25   1402s]     Skew group summary after 'Clustering':
[12/06 15:30:25   1402s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.670, max=0.789, avg=0.742, sd=0.026], skew [0.119 vs 0.058*], 72.4% {0.722, 0.780} (wid=0.027 ws=0.017) (gid=0.772 gs=0.118)
[12/06 15:30:25   1402s]     Legalizer API calls during this step: 21079 succeeded with high effort: 21079 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 15:30:25   1402s]   Clustering done. (took cpu=0:00:55.4 real=0:00:55.5)
[12/06 15:30:25   1402s]   
[12/06 15:30:25   1402s]   Post-Clustering Statistics Report
[12/06 15:30:25   1402s]   =================================
[12/06 15:30:25   1402s]   
[12/06 15:30:25   1402s]   Fanout Statistics:
[12/06 15:30:25   1402s]   
[12/06 15:30:25   1402s]   -------------------------------------------------------------------------------------------------------------------
[12/06 15:30:25   1402s]   Net Type    Count    Mean      Min.      Max.      Std. Dev.    Fanout
[12/06 15:30:25   1402s]                        Fanout    Fanout    Fanout    Fanout       Distribution
[12/06 15:30:25   1402s]   -------------------------------------------------------------------------------------------------------------------
[12/06 15:30:25   1402s]   Trunk        139     10.108       1        15        4.526      {23 <= 3, 13 <= 6, 10 <= 9, 25 <= 12, 68 <= 15}
[12/06 15:30:25   1402s]   Leaf        1267     45.904      29        57        3.417      {9 <= 34, 48 <= 40, 678 <= 46, 501 <= 52, 31 <= 58}
[12/06 15:30:25   1402s]   -------------------------------------------------------------------------------------------------------------------
[12/06 15:30:25   1402s]   
[12/06 15:30:25   1402s]   Clustering Failure Statistics:
[12/06 15:30:25   1402s]   
[12/06 15:30:25   1402s]   -------------------------------------------------------------------------
[12/06 15:30:25   1402s]   Net Type    Clusters    Clusters    Capacitance    Net Skew    Transition
[12/06 15:30:25   1402s]               Tried       Failed      Failures       Failures    Failures
[12/06 15:30:25   1402s]   -------------------------------------------------------------------------
[12/06 15:30:25   1402s]   Trunk         2587         351          35            58           351
[12/06 15:30:25   1402s]   Leaf          6745        1528           0             0          1528
[12/06 15:30:25   1402s]   -------------------------------------------------------------------------
[12/06 15:30:25   1402s]   
[12/06 15:30:25   1402s]   Clustering Partition Statistics:
[12/06 15:30:25   1402s]   
[12/06 15:30:25   1402s]   -----------------------------------------------------------------------------------------
[12/06 15:30:25   1402s]   Net Type    Case B      Case C      Partition    Mean         Min      Max      Std. Dev.
[12/06 15:30:25   1402s]               Fraction    Fraction    Count        Size         Size     Size     Size
[12/06 15:30:25   1402s]   -----------------------------------------------------------------------------------------
[12/06 15:30:25   1402s]   Trunk        0.333       0.667          9          155.889        1     1267     417.871
[12/06 15:30:25   1402s]   Leaf         0.000       1.000          1        58160.000    58160    58160       0.000
[12/06 15:30:25   1402s]   -----------------------------------------------------------------------------------------
[12/06 15:30:25   1402s]   
[12/06 15:30:25   1402s]   Longest 5 runtime clustering solutions:
[12/06 15:30:25   1402s]   
[12/06 15:30:25   1402s]   ----------------------------------------------------------------------------------
[12/06 15:30:25   1402s]   Wall time    Fanout    Instances Added    Iterations    Clock Tree     Driver
[12/06 15:30:25   1402s]   ----------------------------------------------------------------------------------
[12/06 15:30:25   1402s]    39.782      58160        0                  0          ideal_clock    ideal_clock
[12/06 15:30:25   1402s]   ----------------------------------------------------------------------------------
[12/06 15:30:25   1402s]   
[12/06 15:30:25   1402s]   Bottom-up runtime statistics:
[12/06 15:30:25   1402s]   
[12/06 15:30:25   1402s]   -----------------------------------------------
[12/06 15:30:25   1402s]   Mean      Min       Max       Std. Dev    Count
[12/06 15:30:25   1402s]   -----------------------------------------------
[12/06 15:30:25   1402s]   39.782    39.782    39.782     0.000         1
[12/06 15:30:25   1402s]   -----------------------------------------------
[12/06 15:30:25   1402s]   
[12/06 15:30:25   1402s]   
[12/06 15:30:25   1402s]   Looking for fanout violations...
[12/06 15:30:25   1402s]   Looking for fanout violations done.
[12/06 15:30:25   1402s]   CongRepair After Initial Clustering...
[12/06 15:30:26   1403s]   Reset timing graph...
[12/06 15:30:26   1403s] Ignoring AAE DB Resetting ...
[12/06 15:30:26   1403s]   Reset timing graph done.
[12/06 15:30:26   1403s]   Leaving CCOpt scope - Early Global Route...
[12/06 15:30:26   1403s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:3312.6M, EPOCH TIME: 1733517026.280238
[12/06 15:30:26   1403s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:58160).
[12/06 15:30:26   1403s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 15:30:26   1403s] All LLGs are deleted
[12/06 15:30:26   1403s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 15:30:26   1403s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 15:30:26   1403s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3312.6M, EPOCH TIME: 1733517026.537156
[12/06 15:30:26   1403s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:3282.1M, EPOCH TIME: 1733517026.537723
[12/06 15:30:26   1403s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.315, REAL:0.273, MEM:3244.1M, EPOCH TIME: 1733517026.553194
[12/06 15:30:26   1403s]   Clock implementation routing...
[12/06 15:30:26   1403s] Net route status summary:
[12/06 15:30:26   1403s]   Clock:      1405 (unrouted=1405, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/06 15:30:26   1403s]   Non-clock: 132430 (unrouted=24580, trialRouted=107850, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=24547, (crossesIlmBoundary AND tooFewTerms=0)])
[12/06 15:30:28   1405s]     Routing using eGR only...
[12/06 15:30:28   1405s]       Early Global Route - eGR only step...
[12/06 15:30:28   1405s] (ccopt eGR): There are 1405 nets to be routed. 0 nets have skip routing designation.
[12/06 15:30:28   1405s] (ccopt eGR): There are 1405 nets for routing of which 1405 have one or more fixed wires.
[12/06 15:30:28   1405s] (ccopt eGR): Start to route 1405 all nets
[12/06 15:30:28   1405s] [PSP]    Started Early Global Route kernel ( Curr Mem: 3254.68 MB )
[12/06 15:30:28   1405s] (I)      ==================== Layers =====================
[12/06 15:30:28   1405s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 15:30:28   1405s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/06 15:30:28   1405s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 15:30:28   1405s] (I)      |  33 |  0 |      CO |     cut |      1 |       |
[12/06 15:30:28   1405s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/06 15:30:28   1405s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/06 15:30:28   1405s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/06 15:30:28   1405s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/06 15:30:28   1405s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/06 15:30:28   1405s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/06 15:30:28   1405s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/06 15:30:28   1405s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/06 15:30:28   1405s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/06 15:30:28   1405s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/06 15:30:28   1405s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/06 15:30:28   1405s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/06 15:30:28   1405s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/06 15:30:28   1405s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/06 15:30:28   1405s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/06 15:30:28   1405s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/06 15:30:28   1405s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/06 15:30:28   1405s] (I)      |  42 |  9 |      RV |     cut |      1 |       |
[12/06 15:30:28   1405s] (I)      |  10 | 10 |      AP |    wire |      1 |       |
[12/06 15:30:28   1405s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 15:30:28   1405s] (I)      |   0 |  0 |      PO |   other |        |    MS |
[12/06 15:30:28   1405s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[12/06 15:30:28   1405s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 15:30:28   1405s] (I)      Started Import and model ( Curr Mem: 3254.68 MB )
[12/06 15:30:28   1405s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/06 15:30:28   1405s] (I)      == Non-default Options ==
[12/06 15:30:28   1405s] (I)      Clean congestion better                            : true
[12/06 15:30:28   1405s] (I)      Estimate vias on DPT layer                         : true
[12/06 15:30:28   1405s] (I)      Clean congestion layer assignment rounds           : 3
[12/06 15:30:28   1405s] (I)      Layer constraints as soft constraints              : true
[12/06 15:30:28   1405s] (I)      Soft top layer                                     : true
[12/06 15:30:28   1405s] (I)      Skip prospective layer relax nets                  : true
[12/06 15:30:28   1405s] (I)      Better NDR handling                                : true
[12/06 15:30:28   1405s] (I)      Improved NDR modeling in LA                        : true
[12/06 15:30:28   1405s] (I)      Routing cost fix for NDR handling                  : true
[12/06 15:30:28   1405s] (I)      Block tracks for preroutes                         : true
[12/06 15:30:28   1405s] (I)      Assign IRoute by net group key                     : true
[12/06 15:30:28   1405s] (I)      Block unroutable channels                          : true
[12/06 15:30:28   1405s] (I)      Block unroutable channels 3D                       : true
[12/06 15:30:28   1405s] (I)      Bound layer relaxed segment wl                     : true
[12/06 15:30:28   1405s] (I)      Blocked pin reach length threshold                 : 2
[12/06 15:30:28   1405s] (I)      Check blockage within NDR space in TA              : true
[12/06 15:30:28   1405s] (I)      Skip must join for term with via pillar            : true
[12/06 15:30:28   1405s] (I)      Model find APA for IO pin                          : true
[12/06 15:30:28   1405s] (I)      On pin location for off pin term                   : true
[12/06 15:30:28   1405s] (I)      Handle EOL spacing                                 : true
[12/06 15:30:28   1405s] (I)      Merge PG vias by gap                               : true
[12/06 15:30:28   1405s] (I)      Maximum routing layer                              : 10
[12/06 15:30:28   1405s] (I)      Route selected nets only                           : true
[12/06 15:30:28   1405s] (I)      Refine MST                                         : true
[12/06 15:30:28   1405s] (I)      Honor PRL                                          : true
[12/06 15:30:28   1405s] (I)      Strong congestion aware                            : true
[12/06 15:30:28   1405s] (I)      Improved initial location for IRoutes              : true
[12/06 15:30:28   1405s] (I)      Multi panel TA                                     : true
[12/06 15:30:28   1405s] (I)      Penalize wire overlap                              : true
[12/06 15:30:28   1405s] (I)      Expand small instance blockage                     : true
[12/06 15:30:28   1405s] (I)      Reduce via in TA                                   : true
[12/06 15:30:28   1405s] (I)      SS-aware routing                                   : true
[12/06 15:30:28   1405s] (I)      Improve tree edge sharing                          : true
[12/06 15:30:28   1405s] (I)      Improve 2D via estimation                          : true
[12/06 15:30:28   1405s] (I)      Refine Steiner tree                                : true
[12/06 15:30:28   1405s] (I)      Build spine tree                                   : true
[12/06 15:30:28   1405s] (I)      Model pass through capacity                        : true
[12/06 15:30:28   1405s] (I)      Extend blockages by a half GCell                   : true
[12/06 15:30:28   1405s] (I)      Consider pin shapes                                : true
[12/06 15:30:28   1405s] (I)      Consider pin shapes for all nodes                  : true
[12/06 15:30:28   1405s] (I)      Consider NR APA                                    : true
[12/06 15:30:28   1405s] (I)      Consider IO pin shape                              : true
[12/06 15:30:28   1405s] (I)      Fix pin connection bug                             : true
[12/06 15:30:28   1405s] (I)      Consider layer RC for local wires                  : true
[12/06 15:30:28   1405s] (I)      Route to clock mesh pin                            : true
[12/06 15:30:28   1405s] (I)      LA-aware pin escape length                         : 2
[12/06 15:30:28   1405s] (I)      Connect multiple ports                             : true
[12/06 15:30:28   1405s] (I)      Split for must join                                : true
[12/06 15:30:28   1405s] (I)      Number of threads                                  : 1
[12/06 15:30:28   1405s] (I)      Routing effort level                               : 10000
[12/06 15:30:28   1405s] (I)      Prefer layer length threshold                      : 8
[12/06 15:30:28   1405s] (I)      Overflow penalty cost                              : 10
[12/06 15:30:28   1405s] (I)      A-star cost                                        : 0.300000
[12/06 15:30:28   1405s] (I)      Misalignment cost                                  : 10.000000
[12/06 15:30:28   1405s] (I)      Threshold for short IRoute                         : 6
[12/06 15:30:28   1405s] (I)      Via cost during post routing                       : 1.000000
[12/06 15:30:28   1405s] (I)      Layer congestion ratios                            : { { 1.0 } }
[12/06 15:30:28   1405s] (I)      Source-to-sink ratio                               : 0.300000
[12/06 15:30:28   1405s] (I)      Scenic ratio bound                                 : 3.000000
[12/06 15:30:28   1405s] (I)      Segment layer relax scenic ratio                   : 1.250000
[12/06 15:30:28   1405s] (I)      Source-sink aware LA ratio                         : 0.500000
[12/06 15:30:28   1405s] (I)      PG-aware similar topology routing                  : true
[12/06 15:30:28   1405s] (I)      Maze routing via cost fix                          : true
[12/06 15:30:28   1405s] (I)      Apply PRL on PG terms                              : true
[12/06 15:30:28   1405s] (I)      Apply PRL on obs objects                           : true
[12/06 15:30:28   1405s] (I)      Handle range-type spacing rules                    : true
[12/06 15:30:28   1405s] (I)      PG gap threshold multiplier                        : 10.000000
[12/06 15:30:28   1405s] (I)      Parallel spacing query fix                         : true
[12/06 15:30:28   1405s] (I)      Force source to root IR                            : true
[12/06 15:30:28   1405s] (I)      Layer Weights                                      : L2:4 L3:2.5
[12/06 15:30:28   1405s] (I)      Do not relax to DPT layer                          : true
[12/06 15:30:28   1405s] (I)      No DPT in post routing                             : true
[12/06 15:30:28   1405s] (I)      Modeling PG via merging fix                        : true
[12/06 15:30:28   1405s] (I)      Shield aware TA                                    : true
[12/06 15:30:28   1405s] (I)      Strong shield aware TA                             : true
[12/06 15:30:28   1405s] (I)      Overflow calculation fix in LA                     : true
[12/06 15:30:28   1405s] (I)      Post routing fix                                   : true
[12/06 15:30:28   1405s] (I)      Strong post routing                                : true
[12/06 15:30:28   1405s] (I)      NDR via pillar fix                                 : true
[12/06 15:30:28   1405s] (I)      Violation on path threshold                        : 1
[12/06 15:30:28   1405s] (I)      Pass through capacity modeling                     : true
[12/06 15:30:28   1405s] (I)      Select the non-relaxed segments in post routing stage : true
[12/06 15:30:28   1405s] (I)      Select term pin box for io pin                     : true
[12/06 15:30:28   1405s] (I)      Penalize NDR sharing                               : true
[12/06 15:30:28   1405s] (I)      Enable special modeling                            : false
[12/06 15:30:28   1405s] (I)      Keep fixed segments                                : true
[12/06 15:30:28   1405s] (I)      Reorder net groups by key                          : true
[12/06 15:30:28   1405s] (I)      Increase net scenic ratio                          : true
[12/06 15:30:28   1405s] (I)      Method to set GCell size                           : row
[12/06 15:30:28   1405s] (I)      Connect multiple ports and must join fix           : true
[12/06 15:30:28   1405s] (I)      Avoid high resistance layers                       : true
[12/06 15:30:28   1405s] (I)      Model find APA for IO pin fix                      : true
[12/06 15:30:28   1405s] (I)      Avoid connecting non-metal layers                  : true
[12/06 15:30:28   1405s] (I)      Use track pitch for NDR                            : true
[12/06 15:30:28   1405s] (I)      Enable layer relax to lower layer                  : true
[12/06 15:30:28   1405s] (I)      Enable layer relax to upper layer                  : true
[12/06 15:30:28   1405s] (I)      Top layer relaxation fix                           : true
[12/06 15:30:28   1405s] (I)      Handle non-default track width                     : false
[12/06 15:30:28   1405s] (I)      Counted 1175906 PG shapes. We will not process PG shapes layer by layer.
[12/06 15:30:28   1405s] (I)      Use row-based GCell size
[12/06 15:30:28   1405s] (I)      Use row-based GCell align
[12/06 15:30:28   1405s] (I)      layer 0 area = 168000
[12/06 15:30:28   1405s] (I)      layer 1 area = 208000
[12/06 15:30:28   1405s] (I)      layer 2 area = 208000
[12/06 15:30:28   1405s] (I)      layer 3 area = 208000
[12/06 15:30:28   1405s] (I)      layer 4 area = 208000
[12/06 15:30:28   1405s] (I)      layer 5 area = 208000
[12/06 15:30:28   1405s] (I)      layer 6 area = 208000
[12/06 15:30:28   1405s] (I)      layer 7 area = 2259999
[12/06 15:30:28   1405s] (I)      layer 8 area = 2259999
[12/06 15:30:28   1405s] (I)      layer 9 area = 0
[12/06 15:30:28   1405s] (I)      GCell unit size   : 3600
[12/06 15:30:28   1405s] (I)      GCell multiplier  : 1
[12/06 15:30:28   1405s] (I)      GCell row height  : 3600
[12/06 15:30:28   1405s] (I)      Actual row height : 3600
[12/06 15:30:28   1405s] (I)      GCell align ref   : 4000 4000
[12/06 15:30:28   1405s] [NR-eGR] Track table information for default rule: 
[12/06 15:30:28   1405s] [NR-eGR] M1 has single uniform track structure
[12/06 15:30:28   1405s] [NR-eGR] M2 has single uniform track structure
[12/06 15:30:28   1405s] [NR-eGR] M3 has single uniform track structure
[12/06 15:30:28   1405s] [NR-eGR] M4 has single uniform track structure
[12/06 15:30:28   1405s] [NR-eGR] M5 has single uniform track structure
[12/06 15:30:28   1405s] [NR-eGR] M6 has single uniform track structure
[12/06 15:30:28   1405s] [NR-eGR] M7 has single uniform track structure
[12/06 15:30:28   1405s] [NR-eGR] M8 has single uniform track structure
[12/06 15:30:28   1405s] [NR-eGR] M9 has single uniform track structure
[12/06 15:30:28   1405s] [NR-eGR] AP has single uniform track structure
[12/06 15:30:28   1405s] (I)      ================== Default via ==================
[12/06 15:30:28   1405s] (I)      +---+--------------------+----------------------+
[12/06 15:30:28   1405s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut      |
[12/06 15:30:28   1405s] (I)      +---+--------------------+----------------------+
[12/06 15:30:28   1405s] (I)      | 1 |    3  VIA12_1cut_V |   11  VIA12_2cut_N   |
[12/06 15:30:28   1405s] (I)      | 2 |   18  VIA23_1cut   |   29  VIA23_2cut_N   |
[12/06 15:30:28   1405s] (I)      | 3 |   32  VIA34_1cut   |   42  VIA34_2cut_W   |
[12/06 15:30:28   1405s] (I)      | 4 |   46  VIA45_1cut   |   57  VIA45_2cut_N   |
[12/06 15:30:28   1405s] (I)      | 5 |   60  VIA56_1cut   |   71  VIA56_2cut_N   |
[12/06 15:30:28   1405s] (I)      | 6 |   74  VIA67_1cut   |   85  VIA67_2cut_N   |
[12/06 15:30:28   1405s] (I)      | 7 |   90  VIA78_1cut   |   98  VIA78_2cut_W   |
[12/06 15:30:28   1405s] (I)      | 8 |  102  VIA89_1cut   |  116  VIA89_2stack_N |
[12/06 15:30:28   1405s] (I)      | 9 |  118  VIA9AP_1cut  |  118  VIA9AP_1cut    |
[12/06 15:30:28   1405s] (I)      +---+--------------------+----------------------+
[12/06 15:30:28   1405s] (I)      592 nets have been assigned with the same min and max preferred routing layer. We relaxed the assignment.
[12/06 15:30:29   1406s] [NR-eGR] Read 2209622 PG shapes
[12/06 15:30:29   1406s] [NR-eGR] Read 0 clock shapes
[12/06 15:30:29   1406s] [NR-eGR] Read 0 other shapes
[12/06 15:30:29   1406s] [NR-eGR] #Routing Blockages  : 0
[12/06 15:30:29   1406s] [NR-eGR] #Instance Blockages : 3792
[12/06 15:30:29   1406s] [NR-eGR] #PG Blockages       : 2209622
[12/06 15:30:29   1406s] [NR-eGR] #Halo Blockages     : 0
[12/06 15:30:29   1406s] [NR-eGR] #Boundary Blockages : 0
[12/06 15:30:29   1406s] [NR-eGR] #Clock Blockages    : 0
[12/06 15:30:29   1406s] [NR-eGR] #Other Blockages    : 0
[12/06 15:30:29   1406s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/06 15:30:29   1406s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/06 15:30:29   1406s] [NR-eGR] Read 109286 nets ( ignored 107882 )
[12/06 15:30:29   1406s] [NR-eGR] Connected 0 must-join pins/ports
[12/06 15:30:29   1406s] (I)      early_global_route_priority property id does not exist.
[12/06 15:30:29   1406s] (I)      Read Num Blocks=2218068  Num Prerouted Wires=0  Num CS=0
[12/06 15:30:29   1406s] (I)      Layer 1 (V) : #blockages 4689 : #preroutes 0
[12/06 15:30:29   1406s] (I)      Layer 2 (H) : #blockages 994708 : #preroutes 0
[12/06 15:30:29   1406s] (I)      Layer 3 (V) : #blockages 897 : #preroutes 0
[12/06 15:30:29   1406s] (I)      Layer 4 (H) : #blockages 857772 : #preroutes 0
[12/06 15:30:29   1406s] (I)      Layer 5 (V) : #blockages 360002 : #preroutes 0
[12/06 15:30:29   1406s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[12/06 15:30:29   1406s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[12/06 15:30:29   1406s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[12/06 15:30:29   1407s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[12/06 15:30:30   1407s] (I)      Moved 0 terms for better access 
[12/06 15:30:30   1407s] (I)      Number of ignored nets                =      0
[12/06 15:30:30   1407s] (I)      Number of connected nets              =      0
[12/06 15:30:30   1407s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/06 15:30:30   1407s] (I)      Number of clock nets                  =   1404.  Ignored: No
[12/06 15:30:30   1407s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/06 15:30:30   1407s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/06 15:30:30   1407s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/06 15:30:30   1407s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/06 15:30:30   1407s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/06 15:30:30   1407s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/06 15:30:30   1407s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/06 15:30:30   1407s] [NR-eGR] There are 1404 clock nets ( 1404 with NDR ).
[12/06 15:30:30   1407s] (I)      Ndr track 0 does not exist
[12/06 15:30:30   1407s] (I)      ---------------------Grid Graph Info--------------------
[12/06 15:30:30   1407s] (I)      Routing area        : (0, 0) - (3000000, 3000000)
[12/06 15:30:30   1407s] (I)      Core area           : (4000, 4000) - (2996000, 2996000)
[12/06 15:30:30   1407s] (I)      Site width          :   400  (dbu)
[12/06 15:30:30   1407s] (I)      Row height          :  3600  (dbu)
[12/06 15:30:30   1407s] (I)      GCell row height    :  3600  (dbu)
[12/06 15:30:30   1407s] (I)      GCell width         :  3600  (dbu)
[12/06 15:30:30   1407s] (I)      GCell height        :  3600  (dbu)
[12/06 15:30:30   1407s] (I)      Grid                :   834   834    10
[12/06 15:30:30   1407s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[12/06 15:30:30   1407s] (I)      Vertical capacity   :     0  3600     0  3600     0  3600     0  3600     0  3600
[12/06 15:30:30   1407s] (I)      Horizontal capacity :     0     0  3600     0  3600     0  3600     0  3600     0
[12/06 15:30:30   1407s] (I)      Default wire width  :   180   200   200   200   200   200   200   800   800  6000
[12/06 15:30:30   1407s] (I)      Default wire space  :   180   200   200   200   200   200   200   800   800  4000
[12/06 15:30:30   1407s] (I)      Default wire pitch  :   360   400   400   400   400   400   400  1600  1600 10000
[12/06 15:30:30   1407s] (I)      Default pitch size  :   360   400   400   400   400   400   400  1600  1600 13000
[12/06 15:30:30   1407s] (I)      First track coord   :   400   200   400   200   400   200   400  1000   800 17200
[12/06 15:30:30   1407s] (I)      Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25  0.28
[12/06 15:30:30   1407s] (I)      Total num of tracks :  7499  7500  7499  7500  7499  7500  7499  1875  1875   230
[12/06 15:30:30   1407s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[12/06 15:30:30   1407s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[12/06 15:30:30   1407s] (I)      --------------------------------------------------------
[12/06 15:30:30   1407s] 
[12/06 15:30:30   1407s] [NR-eGR] ============ Routing rule table ============
[12/06 15:30:30   1407s] [NR-eGR] Rule id: 0  Nets: 1404
[12/06 15:30:30   1407s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[12/06 15:30:30   1407s] (I)                    Layer    2    3    4    5    6    7     8     9     10 
[12/06 15:30:30   1407s] (I)                    Pitch  800  800  800  800  800  800  3200  3200  26000 
[12/06 15:30:30   1407s] (I)             #Used tracks    2    2    2    2    2    2     2     2      2 
[12/06 15:30:30   1407s] (I)       #Fully used tracks    1    1    1    1    1    1     1     1      1 
[12/06 15:30:30   1407s] [NR-eGR] ========================================
[12/06 15:30:30   1407s] [NR-eGR] 
[12/06 15:30:30   1407s] (I)      =============== Blocked Tracks ===============
[12/06 15:30:30   1407s] (I)      +-------+---------+----------+---------------+
[12/06 15:30:30   1407s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/06 15:30:30   1407s] (I)      +-------+---------+----------+---------------+
[12/06 15:30:30   1407s] (I)      |     1 |       0 |        0 |         0.00% |
[12/06 15:30:30   1407s] (I)      |     2 | 6255000 |  1778367 |        28.43% |
[12/06 15:30:30   1407s] (I)      |     3 | 6254166 |  2068355 |        33.07% |
[12/06 15:30:30   1407s] (I)      |     4 | 6255000 |  1741376 |        27.84% |
[12/06 15:30:30   1407s] (I)      |     5 | 6254166 |  5146593 |        82.29% |
[12/06 15:30:30   1407s] (I)      |     6 | 6255000 |  4611620 |        73.73% |
[12/06 15:30:30   1407s] (I)      |     7 | 6254166 |        0 |         0.00% |
[12/06 15:30:30   1407s] (I)      |     8 | 1563750 |        0 |         0.00% |
[12/06 15:30:30   1407s] (I)      |     9 | 1563750 |        0 |         0.00% |
[12/06 15:30:30   1407s] (I)      |    10 |  191820 |        0 |         0.00% |
[12/06 15:30:30   1407s] (I)      +-------+---------+----------+---------------+
[12/06 15:30:30   1407s] (I)      Finished Import and model ( CPU: 1.80 sec, Real: 1.81 sec, Curr Mem: 3438.09 MB )
[12/06 15:30:30   1407s] (I)      Reset routing kernel
[12/06 15:30:30   1407s] (I)      Started Global Routing ( Curr Mem: 3438.09 MB )
[12/06 15:30:30   1407s] (I)      totalPins=60967  totalGlobalPin=60814 (99.75%)
[12/06 15:30:30   1407s] (I)      total 2D Cap : 8701514 = (4186228 H, 4515286 V)
[12/06 15:30:30   1407s] [NR-eGR] Layer group 1: route 1404 net(s) in layer range [3, 4]
[12/06 15:30:30   1407s] (I)      
[12/06 15:30:30   1407s] (I)      ============  Phase 1a Route ============
[12/06 15:30:30   1407s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/06 15:30:30   1407s] (I)      Usage: 124335 = (59600 H, 64735 V) = (1.42% H, 1.43% V) = (1.073e+05um H, 1.165e+05um V)
[12/06 15:30:30   1407s] (I)      
[12/06 15:30:30   1407s] (I)      ============  Phase 1b Route ============
[12/06 15:30:30   1407s] (I)      Usage: 124323 = (59596 H, 64727 V) = (1.42% H, 1.43% V) = (1.073e+05um H, 1.165e+05um V)
[12/06 15:30:30   1407s] (I)      Overflow of layer group 1: 0.00% H + 0.04% V. EstWL: 2.237814e+05um
[12/06 15:30:30   1407s] (I)      
[12/06 15:30:30   1407s] (I)      ============  Phase 1c Route ============
[12/06 15:30:30   1407s] (I)      Level2 Grid: 167 x 167
[12/06 15:30:30   1407s] (I)      Usage: 124323 = (59596 H, 64727 V) = (1.42% H, 1.43% V) = (1.073e+05um H, 1.165e+05um V)
[12/06 15:30:30   1407s] (I)      
[12/06 15:30:30   1407s] (I)      ============  Phase 1d Route ============
[12/06 15:30:30   1407s] (I)      Usage: 124534 = (59770 H, 64764 V) = (1.43% H, 1.43% V) = (1.076e+05um H, 1.166e+05um V)
[12/06 15:30:30   1407s] (I)      
[12/06 15:30:30   1407s] (I)      ============  Phase 1e Route ============
[12/06 15:30:30   1407s] (I)      Usage: 124534 = (59770 H, 64764 V) = (1.43% H, 1.43% V) = (1.076e+05um H, 1.166e+05um V)
[12/06 15:30:30   1407s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.241612e+05um
[12/06 15:30:30   1407s] (I)      
[12/06 15:30:30   1407s] (I)      ============  Phase 1f Route ============
[12/06 15:30:30   1407s] (I)      Usage: 124532 = (59769 H, 64763 V) = (1.43% H, 1.43% V) = (1.076e+05um H, 1.166e+05um V)
[12/06 15:30:30   1407s] (I)      
[12/06 15:30:30   1407s] (I)      ============  Phase 1g Route ============
[12/06 15:30:30   1407s] (I)      Usage: 122805 = (58791 H, 64014 V) = (1.40% H, 1.42% V) = (1.058e+05um H, 1.152e+05um V)
[12/06 15:30:30   1407s] (I)      #Nets         : 1404
[12/06 15:30:30   1407s] (I)      #Relaxed nets : 286
[12/06 15:30:30   1407s] (I)      Wire length   : 99144
[12/06 15:30:30   1407s] [NR-eGR] Create a new net group with 286 nets and layer range [3, 6]
[12/06 15:30:30   1407s] (I)      
[12/06 15:30:30   1407s] (I)      ============  Phase 1h Route ============
[12/06 15:30:30   1407s] (I)      Usage: 121878 = (58388 H, 63490 V) = (1.39% H, 1.41% V) = (1.051e+05um H, 1.143e+05um V)
[12/06 15:30:31   1408s] (I)      total 2D Cap : 13591092 = (6092878 H, 7498214 V)
[12/06 15:30:31   1408s] [NR-eGR] Layer group 2: route 286 net(s) in layer range [3, 6]
[12/06 15:30:31   1408s] (I)      
[12/06 15:30:31   1408s] (I)      ============  Phase 1a Route ============
[12/06 15:30:31   1408s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/06 15:30:31   1408s] (I)      Usage: 146909 = (70322 H, 76587 V) = (1.15% H, 1.02% V) = (1.266e+05um H, 1.379e+05um V)
[12/06 15:30:31   1408s] (I)      
[12/06 15:30:31   1408s] (I)      ============  Phase 1b Route ============
[12/06 15:30:31   1408s] (I)      Usage: 146906 = (70321 H, 76585 V) = (1.15% H, 1.02% V) = (1.266e+05um H, 1.379e+05um V)
[12/06 15:30:31   1408s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.644308e+05um
[12/06 15:30:31   1408s] (I)      
[12/06 15:30:31   1408s] (I)      ============  Phase 1c Route ============
[12/06 15:30:31   1408s] (I)      Level2 Grid: 167 x 167
[12/06 15:30:31   1408s] (I)      Usage: 146906 = (70321 H, 76585 V) = (1.15% H, 1.02% V) = (1.266e+05um H, 1.379e+05um V)
[12/06 15:30:31   1408s] (I)      
[12/06 15:30:31   1408s] (I)      ============  Phase 1d Route ============
[12/06 15:30:31   1408s] (I)      Usage: 146957 = (70358 H, 76599 V) = (1.15% H, 1.02% V) = (1.266e+05um H, 1.379e+05um V)
[12/06 15:30:31   1408s] (I)      
[12/06 15:30:31   1408s] (I)      ============  Phase 1e Route ============
[12/06 15:30:31   1408s] (I)      Usage: 146957 = (70358 H, 76599 V) = (1.15% H, 1.02% V) = (1.266e+05um H, 1.379e+05um V)
[12/06 15:30:31   1408s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.645226e+05um
[12/06 15:30:31   1408s] (I)      
[12/06 15:30:31   1408s] (I)      ============  Phase 1f Route ============
[12/06 15:30:31   1408s] (I)      Usage: 146957 = (70358 H, 76599 V) = (1.15% H, 1.02% V) = (1.266e+05um H, 1.379e+05um V)
[12/06 15:30:31   1408s] (I)      
[12/06 15:30:31   1408s] (I)      ============  Phase 1g Route ============
[12/06 15:30:31   1408s] (I)      Usage: 145580 = (69628 H, 75952 V) = (1.14% H, 1.01% V) = (1.253e+05um H, 1.367e+05um V)
[12/06 15:30:31   1408s] (I)      #Nets         : 286
[12/06 15:30:31   1408s] (I)      #Relaxed nets : 276
[12/06 15:30:31   1408s] (I)      Wire length   : 958
[12/06 15:30:31   1408s] [NR-eGR] Create a new net group with 276 nets and layer range [3, 8]
[12/06 15:30:31   1408s] (I)      
[12/06 15:30:31   1408s] (I)      ============  Phase 1h Route ============
[12/06 15:30:31   1408s] (I)      Usage: 144680 = (69268 H, 75412 V) = (1.14% H, 1.01% V) = (1.247e+05um H, 1.357e+05um V)
[12/06 15:30:31   1408s] (I)      total 2D Cap : 21409008 = (12347044 H, 9061964 V)
[12/06 15:30:31   1408s] [NR-eGR] Layer group 3: route 276 net(s) in layer range [3, 8]
[12/06 15:30:31   1408s] (I)      
[12/06 15:30:31   1408s] (I)      ============  Phase 1a Route ============
[12/06 15:30:31   1408s] (I)      Usage: 168754 = (80734 H, 88020 V) = (0.65% H, 0.97% V) = (1.453e+05um H, 1.584e+05um V)
[12/06 15:30:31   1408s] (I)      
[12/06 15:30:31   1408s] (I)      ============  Phase 1b Route ============
[12/06 15:30:31   1408s] (I)      Usage: 168754 = (80734 H, 88020 V) = (0.65% H, 0.97% V) = (1.453e+05um H, 1.584e+05um V)
[12/06 15:30:31   1408s] (I)      Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 3.037572e+05um
[12/06 15:30:31   1408s] (I)      
[12/06 15:30:31   1408s] (I)      ============  Phase 1c Route ============
[12/06 15:30:31   1408s] (I)      Usage: 168754 = (80734 H, 88020 V) = (0.65% H, 0.97% V) = (1.453e+05um H, 1.584e+05um V)
[12/06 15:30:31   1408s] (I)      
[12/06 15:30:31   1408s] (I)      ============  Phase 1d Route ============
[12/06 15:30:31   1408s] (I)      Usage: 168754 = (80734 H, 88020 V) = (0.65% H, 0.97% V) = (1.453e+05um H, 1.584e+05um V)
[12/06 15:30:31   1408s] (I)      
[12/06 15:30:31   1408s] (I)      ============  Phase 1e Route ============
[12/06 15:30:31   1408s] (I)      Usage: 168754 = (80734 H, 88020 V) = (0.65% H, 0.97% V) = (1.453e+05um H, 1.584e+05um V)
[12/06 15:30:31   1408s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 3.037572e+05um
[12/06 15:30:31   1408s] (I)      
[12/06 15:30:31   1408s] (I)      ============  Phase 1f Route ============
[12/06 15:30:31   1408s] (I)      Usage: 168754 = (80734 H, 88020 V) = (0.65% H, 0.97% V) = (1.453e+05um H, 1.584e+05um V)
[12/06 15:30:31   1408s] (I)      
[12/06 15:30:31   1408s] (I)      ============  Phase 1g Route ============
[12/06 15:30:31   1408s] (I)      Usage: 167519 = (80177 H, 87342 V) = (0.65% H, 0.96% V) = (1.443e+05um H, 1.572e+05um V)
[12/06 15:30:31   1408s] (I)      #Nets         : 276
[12/06 15:30:31   1408s] (I)      #Relaxed nets : 251
[12/06 15:30:31   1408s] (I)      Wire length   : 2123
[12/06 15:30:31   1408s] [NR-eGR] Create a new net group with 251 nets and layer range [3, 10]
[12/06 15:30:31   1408s] (I)      
[12/06 15:30:31   1408s] (I)      ============  Phase 1h Route ============
[12/06 15:30:31   1408s] (I)      Usage: 166699 = (79847 H, 86852 V) = (0.65% H, 0.96% V) = (1.437e+05um H, 1.563e+05um V)
[12/06 15:30:31   1408s] (I)      total 2D Cap : 23164578 = (13910794 H, 9253784 V)
[12/06 15:30:31   1408s] [NR-eGR] Layer group 4: route 251 net(s) in layer range [3, 10]
[12/06 15:30:31   1408s] (I)      
[12/06 15:30:31   1408s] (I)      ============  Phase 1a Route ============
[12/06 15:30:31   1408s] (I)      Usage: 188644 = (90282 H, 98362 V) = (0.65% H, 1.06% V) = (1.625e+05um H, 1.771e+05um V)
[12/06 15:30:31   1408s] (I)      
[12/06 15:30:31   1408s] (I)      ============  Phase 1b Route ============
[12/06 15:30:31   1408s] (I)      Usage: 188644 = (90282 H, 98362 V) = (0.65% H, 1.06% V) = (1.625e+05um H, 1.771e+05um V)
[12/06 15:30:31   1408s] (I)      Overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 3.395592e+05um
[12/06 15:30:31   1408s] (I)      
[12/06 15:30:31   1408s] (I)      ============  Phase 1c Route ============
[12/06 15:30:31   1408s] (I)      Usage: 188644 = (90282 H, 98362 V) = (0.65% H, 1.06% V) = (1.625e+05um H, 1.771e+05um V)
[12/06 15:30:31   1408s] (I)      
[12/06 15:30:31   1408s] (I)      ============  Phase 1d Route ============
[12/06 15:30:31   1408s] (I)      Usage: 188644 = (90282 H, 98362 V) = (0.65% H, 1.06% V) = (1.625e+05um H, 1.771e+05um V)
[12/06 15:30:31   1408s] (I)      
[12/06 15:30:31   1408s] (I)      ============  Phase 1e Route ============
[12/06 15:30:31   1408s] (I)      Usage: 188644 = (90282 H, 98362 V) = (0.65% H, 1.06% V) = (1.625e+05um H, 1.771e+05um V)
[12/06 15:30:31   1408s] [NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 3.395592e+05um
[12/06 15:30:31   1408s] (I)      
[12/06 15:30:31   1408s] (I)      ============  Phase 1f Route ============
[12/06 15:30:31   1408s] (I)      Usage: 188644 = (90282 H, 98362 V) = (0.65% H, 1.06% V) = (1.625e+05um H, 1.771e+05um V)
[12/06 15:30:31   1408s] (I)      
[12/06 15:30:31   1408s] (I)      ============  Phase 1g Route ============
[12/06 15:30:31   1408s] (I)      Usage: 187415 = (89732 H, 97683 V) = (0.65% H, 1.06% V) = (1.615e+05um H, 1.758e+05um V)
[12/06 15:30:31   1408s] (I)      #Nets         : 251
[12/06 15:30:31   1408s] (I)      #Relaxed nets : 242
[12/06 15:30:31   1408s] (I)      Wire length   : 899
[12/06 15:30:31   1408s] [NR-eGR] Create a new net group with 242 nets and layer range [2, 10]
[12/06 15:30:31   1408s] (I)      
[12/06 15:30:31   1408s] (I)      ============  Phase 1h Route ============
[12/06 15:30:31   1408s] (I)      Usage: 187414 = (89730 H, 97684 V) = (0.65% H, 1.06% V) = (1.615e+05um H, 1.758e+05um V)
[12/06 15:30:31   1408s] (I)      total 2D Cap : 27661538 = (13910794 H, 13750744 V)
[12/06 15:30:31   1408s] [NR-eGR] Layer group 5: route 242 net(s) in layer range [2, 10]
[12/06 15:30:31   1408s] (I)      
[12/06 15:30:31   1408s] (I)      ============  Phase 1a Route ============
[12/06 15:30:31   1408s] (I)      Usage: 228739 = (109617 H, 119122 V) = (0.79% H, 0.87% V) = (1.973e+05um H, 2.144e+05um V)
[12/06 15:30:31   1408s] (I)      
[12/06 15:30:31   1408s] (I)      ============  Phase 1b Route ============
[12/06 15:30:31   1408s] (I)      Usage: 228739 = (109617 H, 119122 V) = (0.79% H, 0.87% V) = (1.973e+05um H, 2.144e+05um V)
[12/06 15:30:31   1408s] (I)      Overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 4.117302e+05um
[12/06 15:30:31   1408s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[12/06 15:30:31   1408s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/06 15:30:31   1408s] (I)      
[12/06 15:30:31   1408s] (I)      ============  Phase 1c Route ============
[12/06 15:30:31   1408s] (I)      Usage: 228739 = (109617 H, 119122 V) = (0.79% H, 0.87% V) = (1.973e+05um H, 2.144e+05um V)
[12/06 15:30:31   1408s] (I)      
[12/06 15:30:31   1408s] (I)      ============  Phase 1d Route ============
[12/06 15:30:31   1408s] (I)      Usage: 228739 = (109617 H, 119122 V) = (0.79% H, 0.87% V) = (1.973e+05um H, 2.144e+05um V)
[12/06 15:30:31   1408s] (I)      
[12/06 15:30:31   1408s] (I)      ============  Phase 1e Route ============
[12/06 15:30:31   1408s] (I)      Usage: 228739 = (109617 H, 119122 V) = (0.79% H, 0.87% V) = (1.973e+05um H, 2.144e+05um V)
[12/06 15:30:31   1408s] [NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 4.117302e+05um
[12/06 15:30:31   1408s] (I)      
[12/06 15:30:31   1408s] (I)      ============  Phase 1f Route ============
[12/06 15:30:31   1408s] (I)      Usage: 228739 = (109617 H, 119122 V) = (0.79% H, 0.87% V) = (1.973e+05um H, 2.144e+05um V)
[12/06 15:30:31   1408s] (I)      
[12/06 15:30:31   1408s] (I)      ============  Phase 1g Route ============
[12/06 15:30:31   1408s] (I)      Usage: 228634 = (109563 H, 119071 V) = (0.79% H, 0.87% V) = (1.972e+05um H, 2.143e+05um V)
[12/06 15:30:31   1408s] (I)      
[12/06 15:30:31   1408s] (I)      ============  Phase 1h Route ============
[12/06 15:30:31   1408s] (I)      Usage: 228637 = (109566 H, 119071 V) = (0.79% H, 0.87% V) = (1.972e+05um H, 2.143e+05um V)
[12/06 15:30:31   1408s] (I)      
[12/06 15:30:31   1408s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/06 15:30:31   1408s] [NR-eGR]                        OverCon            
[12/06 15:30:31   1408s] [NR-eGR]                         #Gcell     %Gcell
[12/06 15:30:31   1408s] [NR-eGR]        Layer             (1-2)    OverCon
[12/06 15:30:31   1408s] [NR-eGR] ----------------------------------------------
[12/06 15:30:31   1408s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[12/06 15:30:31   1408s] [NR-eGR]      M2 ( 2)         1( 0.00%)   ( 0.00%) 
[12/06 15:30:31   1408s] [NR-eGR]      M3 ( 3)         8( 0.00%)   ( 0.00%) 
[12/06 15:30:31   1408s] [NR-eGR]      M4 ( 4)        34( 0.00%)   ( 0.00%) 
[12/06 15:30:31   1408s] [NR-eGR]      M5 ( 5)         2( 0.00%)   ( 0.00%) 
[12/06 15:30:31   1408s] [NR-eGR]      M6 ( 6)         0( 0.00%)   ( 0.00%) 
[12/06 15:30:31   1408s] [NR-eGR]      M7 ( 7)         0( 0.00%)   ( 0.00%) 
[12/06 15:30:31   1408s] [NR-eGR]      M8 ( 8)         0( 0.00%)   ( 0.00%) 
[12/06 15:30:31   1408s] [NR-eGR]      M9 ( 9)         0( 0.00%)   ( 0.00%) 
[12/06 15:30:31   1408s] [NR-eGR]      AP (10)         0( 0.00%)   ( 0.00%) 
[12/06 15:30:31   1408s] [NR-eGR] ----------------------------------------------
[12/06 15:30:31   1408s] [NR-eGR]        Total        45( 0.00%)   ( 0.00%) 
[12/06 15:30:31   1408s] [NR-eGR] 
[12/06 15:30:31   1408s] (I)      Finished Global Routing ( CPU: 1.85 sec, Real: 1.86 sec, Curr Mem: 3438.09 MB )
[12/06 15:30:32   1409s] (I)      total 2D Cap : 28269787 = (14218329 H, 14051458 V)
[12/06 15:30:32   1409s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/06 15:30:32   1409s] (I)      ============= Track Assignment ============
[12/06 15:30:32   1409s] (I)      Started Track Assignment (1T) ( Curr Mem: 3438.09 MB )
[12/06 15:30:32   1409s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[12/06 15:30:32   1409s] (I)      Run Multi-thread track assignment
[12/06 15:30:32   1409s] (I)      Finished Track Assignment (1T) ( CPU: 0.63 sec, Real: 0.63 sec, Curr Mem: 3438.09 MB )
[12/06 15:30:32   1409s] (I)      Started Export ( Curr Mem: 3438.09 MB )
[12/06 15:30:33   1410s] [NR-eGR]             Length (um)     Vias 
[12/06 15:30:33   1410s] [NR-eGR] ---------------------------------
[12/06 15:30:33   1410s] [NR-eGR]  M1  (1H)             0   465418 
[12/06 15:30:33   1410s] [NR-eGR]  M2  (2V)        932490   708165 
[12/06 15:30:33   1410s] [NR-eGR]  M3  (3H)       1391572   179595 
[12/06 15:30:33   1410s] [NR-eGR]  M4  (4V)        972290    83507 
[12/06 15:30:33   1410s] [NR-eGR]  M5  (5H)        271109    54072 
[12/06 15:30:33   1410s] [NR-eGR]  M6  (6V)        433847    51069 
[12/06 15:30:33   1410s] [NR-eGR]  M7  (7H)       1108590     5585 
[12/06 15:30:33   1410s] [NR-eGR]  M8  (8V)        446133      723 
[12/06 15:30:33   1410s] [NR-eGR]  M9  (9H)         43888        0 
[12/06 15:30:33   1410s] [NR-eGR]  AP  (10V)            0        0 
[12/06 15:30:33   1410s] [NR-eGR] ---------------------------------
[12/06 15:30:33   1410s] [NR-eGR]      Total      5599919  1548134 
[12/06 15:30:33   1410s] [NR-eGR] --------------------------------------------------------------------------
[12/06 15:30:33   1410s] [NR-eGR] Total half perimeter of net bounding box: 4954460um
[12/06 15:30:33   1410s] [NR-eGR] Total length: 5599919um, number of vias: 1548134
[12/06 15:30:33   1410s] [NR-eGR] --------------------------------------------------------------------------
[12/06 15:30:33   1410s] [NR-eGR] Total eGR-routed clock nets wire length: 234317um, number of vias: 168457
[12/06 15:30:33   1410s] [NR-eGR] --------------------------------------------------------------------------
[12/06 15:30:33   1410s] [NR-eGR] Report for selected net(s) only.
[12/06 15:30:33   1410s] [NR-eGR]             Length (um)    Vias 
[12/06 15:30:33   1410s] [NR-eGR] --------------------------------
[12/06 15:30:33   1410s] [NR-eGR]  M1  (1H)             0   60967 
[12/06 15:30:33   1410s] [NR-eGR]  M2  (2V)         58726   79191 
[12/06 15:30:33   1410s] [NR-eGR]  M3  (3H)        114366   27869 
[12/06 15:30:33   1410s] [NR-eGR]  M4  (4V)         60739     164 
[12/06 15:30:33   1410s] [NR-eGR]  M5  (5H)            49     111 
[12/06 15:30:33   1410s] [NR-eGR]  M6  (6V)            32     112 
[12/06 15:30:33   1410s] [NR-eGR]  M7  (7H)           304      43 
[12/06 15:30:33   1410s] [NR-eGR]  M8  (8V)           102       0 
[12/06 15:30:33   1410s] [NR-eGR]  M9  (9H)             0       0 
[12/06 15:30:33   1410s] [NR-eGR]  AP  (10V)            0       0 
[12/06 15:30:33   1410s] [NR-eGR] --------------------------------
[12/06 15:30:33   1410s] [NR-eGR]      Total       234317  168457 
[12/06 15:30:33   1410s] [NR-eGR] --------------------------------------------------------------------------
[12/06 15:30:33   1410s] [NR-eGR] Total half perimeter of net bounding box: 96563um
[12/06 15:30:33   1410s] [NR-eGR] Total length: 234317um, number of vias: 168457
[12/06 15:30:33   1410s] [NR-eGR] --------------------------------------------------------------------------
[12/06 15:30:33   1410s] [NR-eGR] Total routed clock nets wire length: 234317um, number of vias: 168457
[12/06 15:30:33   1410s] [NR-eGR] --------------------------------------------------------------------------
[12/06 15:30:33   1410s] (I)      Finished Export ( CPU: 0.50 sec, Real: 0.50 sec, Curr Mem: 3438.09 MB )
[12/06 15:30:33   1410s] [NR-eGR] Finished Early Global Route kernel ( CPU: 5.01 sec, Real: 5.02 sec, Curr Mem: 3299.09 MB )
[12/06 15:30:33   1410s] (I)      ========================================= Runtime Summary =========================================
[12/06 15:30:33   1410s] (I)       Step                                              %        Start       Finish      Real       CPU 
[12/06 15:30:33   1410s] (I)      ---------------------------------------------------------------------------------------------------
[12/06 15:30:33   1410s] (I)       Early Global Route kernel                   100.00%  1015.64 sec  1020.66 sec  5.02 sec  5.01 sec 
[12/06 15:30:33   1410s] (I)       +-Import and model                           35.93%  1015.64 sec  1017.45 sec  1.81 sec  1.80 sec 
[12/06 15:30:33   1410s] (I)       | +-Create place DB                           8.79%  1015.64 sec  1016.08 sec  0.44 sec  0.44 sec 
[12/06 15:30:33   1410s] (I)       | | +-Import place data                       8.79%  1015.64 sec  1016.08 sec  0.44 sec  0.44 sec 
[12/06 15:30:33   1410s] (I)       | | | +-Read instances and placement          2.06%  1015.64 sec  1015.75 sec  0.10 sec  0.10 sec 
[12/06 15:30:33   1410s] (I)       | | | +-Read nets                             6.73%  1015.75 sec  1016.08 sec  0.34 sec  0.34 sec 
[12/06 15:30:33   1410s] (I)       | +-Create route DB                          25.75%  1016.08 sec  1017.38 sec  1.29 sec  1.29 sec 
[12/06 15:30:33   1410s] (I)       | | +-Import route data (1T)                 25.73%  1016.08 sec  1017.38 sec  1.29 sec  1.29 sec 
[12/06 15:30:33   1410s] (I)       | | | +-Read blockages ( Layer 2-10 )         9.83%  1016.13 sec  1016.62 sec  0.49 sec  0.49 sec 
[12/06 15:30:33   1410s] (I)       | | | | +-Read routing blockages              0.00%  1016.13 sec  1016.13 sec  0.00 sec  0.00 sec 
[12/06 15:30:33   1410s] (I)       | | | | +-Read instance blockages             0.38%  1016.13 sec  1016.15 sec  0.02 sec  0.02 sec 
[12/06 15:30:33   1410s] (I)       | | | | +-Read PG blockages                   9.40%  1016.15 sec  1016.62 sec  0.47 sec  0.47 sec 
[12/06 15:30:33   1410s] (I)       | | | | +-Read clock blockages                0.00%  1016.62 sec  1016.62 sec  0.00 sec  0.00 sec 
[12/06 15:30:33   1410s] (I)       | | | | +-Read other blockages                0.00%  1016.62 sec  1016.62 sec  0.00 sec  0.00 sec 
[12/06 15:30:33   1410s] (I)       | | | | +-Read halo blockages                 0.04%  1016.62 sec  1016.62 sec  0.00 sec  0.00 sec 
[12/06 15:30:33   1410s] (I)       | | | | +-Read boundary cut boxes             0.00%  1016.62 sec  1016.62 sec  0.00 sec  0.00 sec 
[12/06 15:30:33   1410s] (I)       | | | +-Read blackboxes                       0.00%  1016.62 sec  1016.62 sec  0.00 sec  0.00 sec 
[12/06 15:30:33   1410s] (I)       | | | +-Read prerouted                        0.69%  1016.62 sec  1016.66 sec  0.03 sec  0.03 sec 
[12/06 15:30:33   1410s] (I)       | | | +-Read unlegalized nets                 0.46%  1016.66 sec  1016.68 sec  0.02 sec  0.02 sec 
[12/06 15:30:33   1410s] (I)       | | | +-Read nets                             0.10%  1016.68 sec  1016.68 sec  0.00 sec  0.00 sec 
[12/06 15:30:33   1410s] (I)       | | | +-Set up via pillars                    0.00%  1016.69 sec  1016.69 sec  0.00 sec  0.00 sec 
[12/06 15:30:33   1410s] (I)       | | | +-Initialize 3D grid graph              0.60%  1016.69 sec  1016.72 sec  0.03 sec  0.03 sec 
[12/06 15:30:33   1410s] (I)       | | | +-Model blockage capacity              12.42%  1016.73 sec  1017.35 sec  0.62 sec  0.62 sec 
[12/06 15:30:33   1410s] (I)       | | | | +-Initialize 3D capacity             11.66%  1016.73 sec  1017.31 sec  0.59 sec  0.59 sec 
[12/06 15:30:33   1410s] (I)       | | | +-Move terms for access (1T)            0.55%  1017.35 sec  1017.38 sec  0.03 sec  0.03 sec 
[12/06 15:30:33   1410s] (I)       | +-Read aux data                             0.00%  1017.38 sec  1017.38 sec  0.00 sec  0.00 sec 
[12/06 15:30:33   1410s] (I)       | +-Others data preparation                   0.05%  1017.38 sec  1017.38 sec  0.00 sec  0.00 sec 
[12/06 15:30:33   1410s] (I)       | +-Create route kernel                       0.99%  1017.38 sec  1017.43 sec  0.05 sec  0.05 sec 
[12/06 15:30:33   1410s] (I)       +-Global Routing                             36.93%  1017.45 sec  1019.30 sec  1.86 sec  1.85 sec 
[12/06 15:30:33   1410s] (I)       | +-Initialization                            0.19%  1017.45 sec  1017.46 sec  0.01 sec  0.01 sec 
[12/06 15:30:33   1410s] (I)       | +-Net group 1                              17.59%  1017.46 sec  1018.34 sec  0.88 sec  0.88 sec 
[12/06 15:30:33   1410s] (I)       | | +-Generate topology                       5.18%  1017.46 sec  1017.72 sec  0.26 sec  0.26 sec 
[12/06 15:30:33   1410s] (I)       | | +-Phase 1a                                1.17%  1017.77 sec  1017.82 sec  0.06 sec  0.06 sec 
[12/06 15:30:33   1410s] (I)       | | | +-Pattern routing (1T)                  0.39%  1017.79 sec  1017.81 sec  0.02 sec  0.02 sec 
[12/06 15:30:33   1410s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.34%  1017.81 sec  1017.82 sec  0.02 sec  0.02 sec 
[12/06 15:30:33   1410s] (I)       | | +-Phase 1b                                0.95%  1017.82 sec  1017.87 sec  0.05 sec  0.05 sec 
[12/06 15:30:33   1410s] (I)       | | | +-Monotonic routing (1T)                0.46%  1017.82 sec  1017.85 sec  0.02 sec  0.02 sec 
[12/06 15:30:33   1410s] (I)       | | +-Phase 1c                                0.28%  1017.87 sec  1017.89 sec  0.01 sec  0.01 sec 
[12/06 15:30:33   1410s] (I)       | | | +-Two level Routing                     0.28%  1017.87 sec  1017.89 sec  0.01 sec  0.01 sec 
[12/06 15:30:33   1410s] (I)       | | | | +-Two Level Routing (Regular)         0.11%  1017.88 sec  1017.88 sec  0.01 sec  0.01 sec 
[12/06 15:30:33   1410s] (I)       | | | | +-Two Level Routing (Strong)          0.08%  1017.88 sec  1017.89 sec  0.00 sec  0.00 sec 
[12/06 15:30:33   1410s] (I)       | | +-Phase 1d                                2.42%  1017.89 sec  1018.01 sec  0.12 sec  0.12 sec 
[12/06 15:30:33   1410s] (I)       | | | +-Detoured routing (1T)                 2.42%  1017.89 sec  1018.01 sec  0.12 sec  0.12 sec 
[12/06 15:30:33   1410s] (I)       | | +-Phase 1e                                0.04%  1018.01 sec  1018.01 sec  0.00 sec  0.00 sec 
[12/06 15:30:33   1410s] (I)       | | | +-Route legalization                    0.00%  1018.01 sec  1018.01 sec  0.00 sec  0.00 sec 
[12/06 15:30:33   1410s] (I)       | | +-Phase 1f                                0.39%  1018.01 sec  1018.03 sec  0.02 sec  0.02 sec 
[12/06 15:30:33   1410s] (I)       | | | +-Congestion clean                      0.39%  1018.01 sec  1018.03 sec  0.02 sec  0.02 sec 
[12/06 15:30:33   1410s] (I)       | | +-Phase 1g                                1.85%  1018.03 sec  1018.12 sec  0.09 sec  0.09 sec 
[12/06 15:30:33   1410s] (I)       | | | +-Post Routing                          1.85%  1018.03 sec  1018.12 sec  0.09 sec  0.09 sec 
[12/06 15:30:33   1410s] (I)       | | +-Phase 1h                                1.74%  1018.14 sec  1018.23 sec  0.09 sec  0.09 sec 
[12/06 15:30:33   1410s] (I)       | | | +-Post Routing                          1.73%  1018.15 sec  1018.23 sec  0.09 sec  0.09 sec 
[12/06 15:30:33   1410s] (I)       | | +-Layer assignment (1T)                   2.11%  1018.23 sec  1018.34 sec  0.11 sec  0.11 sec 
[12/06 15:30:33   1410s] (I)       | +-Net group 2                               5.58%  1018.34 sec  1018.62 sec  0.28 sec  0.28 sec 
[12/06 15:30:33   1410s] (I)       | | +-Generate topology                       1.17%  1018.34 sec  1018.40 sec  0.06 sec  0.06 sec 
[12/06 15:30:33   1410s] (I)       | | +-Phase 1a                                0.37%  1018.46 sec  1018.47 sec  0.02 sec  0.02 sec 
[12/06 15:30:33   1410s] (I)       | | | +-Pattern routing (1T)                  0.12%  1018.46 sec  1018.47 sec  0.01 sec  0.01 sec 
[12/06 15:30:33   1410s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.17%  1018.47 sec  1018.47 sec  0.01 sec  0.01 sec 
[12/06 15:30:33   1410s] (I)       | | +-Phase 1b                                0.25%  1018.47 sec  1018.49 sec  0.01 sec  0.01 sec 
[12/06 15:30:33   1410s] (I)       | | | +-Monotonic routing (1T)                0.12%  1018.47 sec  1018.48 sec  0.01 sec  0.01 sec 
[12/06 15:30:33   1410s] (I)       | | +-Phase 1c                                0.23%  1018.49 sec  1018.50 sec  0.01 sec  0.01 sec 
[12/06 15:30:33   1410s] (I)       | | | +-Two level Routing                     0.22%  1018.49 sec  1018.50 sec  0.01 sec  0.01 sec 
[12/06 15:30:33   1410s] (I)       | | | | +-Two Level Routing (Regular)         0.07%  1018.49 sec  1018.50 sec  0.00 sec  0.00 sec 
[12/06 15:30:33   1410s] (I)       | | | | +-Two Level Routing (Strong)          0.06%  1018.50 sec  1018.50 sec  0.00 sec  0.00 sec 
[12/06 15:30:33   1410s] (I)       | | +-Phase 1d                                1.13%  1018.50 sec  1018.55 sec  0.06 sec  0.06 sec 
[12/06 15:30:33   1410s] (I)       | | | +-Detoured routing (1T)                 1.12%  1018.50 sec  1018.55 sec  0.06 sec  0.06 sec 
[12/06 15:30:33   1410s] (I)       | | +-Phase 1e                                0.04%  1018.56 sec  1018.56 sec  0.00 sec  0.00 sec 
[12/06 15:30:33   1410s] (I)       | | | +-Route legalization                    0.00%  1018.56 sec  1018.56 sec  0.00 sec  0.00 sec 
[12/06 15:30:33   1410s] (I)       | | +-Phase 1f                                0.49%  1018.56 sec  1018.58 sec  0.02 sec  0.02 sec 
[12/06 15:30:33   1410s] (I)       | | | +-Congestion clean                      0.49%  1018.56 sec  1018.58 sec  0.02 sec  0.02 sec 
[12/06 15:30:33   1410s] (I)       | | +-Phase 1g                                0.52%  1018.58 sec  1018.61 sec  0.03 sec  0.03 sec 
[12/06 15:30:33   1410s] (I)       | | | +-Post Routing                          0.52%  1018.58 sec  1018.61 sec  0.03 sec  0.03 sec 
[12/06 15:30:33   1410s] (I)       | | +-Phase 1h                                0.14%  1018.61 sec  1018.62 sec  0.01 sec  0.01 sec 
[12/06 15:30:33   1410s] (I)       | | | +-Post Routing                          0.14%  1018.61 sec  1018.62 sec  0.01 sec  0.01 sec 
[12/06 15:30:33   1410s] (I)       | | +-Layer assignment (1T)                   0.08%  1018.62 sec  1018.62 sec  0.00 sec  0.00 sec 
[12/06 15:30:33   1410s] (I)       | +-Net group 3                               3.77%  1018.62 sec  1018.81 sec  0.19 sec  0.19 sec 
[12/06 15:30:33   1410s] (I)       | | +-Generate topology                       1.09%  1018.62 sec  1018.68 sec  0.05 sec  0.05 sec 
[12/06 15:30:33   1410s] (I)       | | +-Phase 1a                                0.18%  1018.76 sec  1018.76 sec  0.01 sec  0.01 sec 
[12/06 15:30:33   1410s] (I)       | | | +-Pattern routing (1T)                  0.11%  1018.76 sec  1018.76 sec  0.01 sec  0.01 sec 
[12/06 15:30:33   1410s] (I)       | | +-Phase 1b                                0.11%  1018.76 sec  1018.77 sec  0.01 sec  0.01 sec 
[12/06 15:30:33   1410s] (I)       | | +-Phase 1c                                0.00%  1018.77 sec  1018.77 sec  0.00 sec  0.00 sec 
[12/06 15:30:33   1410s] (I)       | | +-Phase 1d                                0.00%  1018.77 sec  1018.77 sec  0.00 sec  0.00 sec 
[12/06 15:30:33   1410s] (I)       | | +-Phase 1e                                0.04%  1018.77 sec  1018.77 sec  0.00 sec  0.00 sec 
[12/06 15:30:33   1410s] (I)       | | | +-Route legalization                    0.00%  1018.77 sec  1018.77 sec  0.00 sec  0.00 sec 
[12/06 15:30:33   1410s] (I)       | | +-Phase 1f                                0.00%  1018.77 sec  1018.77 sec  0.00 sec  0.00 sec 
[12/06 15:30:33   1410s] (I)       | | +-Phase 1g                                0.41%  1018.77 sec  1018.79 sec  0.02 sec  0.02 sec 
[12/06 15:30:33   1410s] (I)       | | | +-Post Routing                          0.41%  1018.77 sec  1018.79 sec  0.02 sec  0.02 sec 
[12/06 15:30:33   1410s] (I)       | | +-Phase 1h                                0.09%  1018.79 sec  1018.80 sec  0.00 sec  0.00 sec 
[12/06 15:30:33   1410s] (I)       | | | +-Post Routing                          0.09%  1018.79 sec  1018.80 sec  0.00 sec  0.00 sec 
[12/06 15:30:33   1410s] (I)       | | +-Layer assignment (1T)                   0.19%  1018.80 sec  1018.81 sec  0.01 sec  0.01 sec 
[12/06 15:30:33   1410s] (I)       | +-Net group 4                               3.81%  1018.81 sec  1019.00 sec  0.19 sec  0.19 sec 
[12/06 15:30:33   1410s] (I)       | | +-Generate topology                       1.00%  1018.81 sec  1018.86 sec  0.05 sec  0.05 sec 
[12/06 15:30:33   1410s] (I)       | | +-Phase 1a                                0.17%  1018.96 sec  1018.96 sec  0.01 sec  0.01 sec 
[12/06 15:30:33   1410s] (I)       | | | +-Pattern routing (1T)                  0.10%  1018.96 sec  1018.96 sec  0.01 sec  0.01 sec 
[12/06 15:30:33   1410s] (I)       | | +-Phase 1b                                0.11%  1018.96 sec  1018.97 sec  0.01 sec  0.01 sec 
[12/06 15:30:33   1410s] (I)       | | +-Phase 1c                                0.00%  1018.97 sec  1018.97 sec  0.00 sec  0.00 sec 
[12/06 15:30:33   1410s] (I)       | | +-Phase 1d                                0.00%  1018.97 sec  1018.97 sec  0.00 sec  0.00 sec 
[12/06 15:30:33   1410s] (I)       | | +-Phase 1e                                0.04%  1018.97 sec  1018.97 sec  0.00 sec  0.00 sec 
[12/06 15:30:33   1410s] (I)       | | | +-Route legalization                    0.00%  1018.97 sec  1018.97 sec  0.00 sec  0.00 sec 
[12/06 15:30:33   1410s] (I)       | | +-Phase 1f                                0.00%  1018.97 sec  1018.97 sec  0.00 sec  0.00 sec 
[12/06 15:30:33   1410s] (I)       | | +-Phase 1g                                0.44%  1018.97 sec  1018.99 sec  0.02 sec  0.02 sec 
[12/06 15:30:33   1410s] (I)       | | | +-Post Routing                          0.44%  1018.97 sec  1018.99 sec  0.02 sec  0.02 sec 
[12/06 15:30:33   1410s] (I)       | | +-Phase 1h                                0.08%  1019.00 sec  1019.00 sec  0.00 sec  0.00 sec 
[12/06 15:30:33   1410s] (I)       | | | +-Post Routing                          0.07%  1019.00 sec  1019.00 sec  0.00 sec  0.00 sec 
[12/06 15:30:33   1410s] (I)       | | +-Layer assignment (1T)                   0.05%  1019.00 sec  1019.00 sec  0.00 sec  0.00 sec 
[12/06 15:30:33   1410s] (I)       | +-Net group 5                               4.41%  1019.00 sec  1019.22 sec  0.22 sec  0.22 sec 
[12/06 15:30:33   1410s] (I)       | | +-Generate topology                       0.00%  1019.00 sec  1019.00 sec  0.00 sec  0.00 sec 
[12/06 15:30:33   1410s] (I)       | | +-Phase 1a                                0.21%  1019.11 sec  1019.12 sec  0.01 sec  0.01 sec 
[12/06 15:30:33   1410s] (I)       | | | +-Pattern routing (1T)                  0.07%  1019.11 sec  1019.11 sec  0.00 sec  0.00 sec 
[12/06 15:30:33   1410s] (I)       | | | +-Add via demand to 2D                  0.12%  1019.11 sec  1019.12 sec  0.01 sec  0.01 sec 
[12/06 15:30:33   1410s] (I)       | | +-Phase 1b                                0.12%  1019.12 sec  1019.12 sec  0.01 sec  0.01 sec 
[12/06 15:30:33   1410s] (I)       | | +-Phase 1c                                0.00%  1019.12 sec  1019.12 sec  0.00 sec  0.00 sec 
[12/06 15:30:33   1410s] (I)       | | +-Phase 1d                                0.00%  1019.12 sec  1019.12 sec  0.00 sec  0.00 sec 
[12/06 15:30:33   1410s] (I)       | | +-Phase 1e                                0.04%  1019.12 sec  1019.13 sec  0.00 sec  0.00 sec 
[12/06 15:30:33   1410s] (I)       | | | +-Route legalization                    0.00%  1019.12 sec  1019.12 sec  0.00 sec  0.00 sec 
[12/06 15:30:33   1410s] (I)       | | +-Phase 1f                                0.00%  1019.13 sec  1019.13 sec  0.00 sec  0.00 sec 
[12/06 15:30:33   1410s] (I)       | | +-Phase 1g                                0.08%  1019.13 sec  1019.13 sec  0.00 sec  0.00 sec 
[12/06 15:30:33   1410s] (I)       | | | +-Post Routing                          0.08%  1019.13 sec  1019.13 sec  0.00 sec  0.00 sec 
[12/06 15:30:33   1410s] (I)       | | +-Phase 1h                                0.08%  1019.13 sec  1019.13 sec  0.00 sec  0.00 sec 
[12/06 15:30:33   1410s] (I)       | | | +-Post Routing                          0.08%  1019.13 sec  1019.13 sec  0.00 sec  0.00 sec 
[12/06 15:30:33   1410s] (I)       | | +-Layer assignment (1T)                   0.68%  1019.19 sec  1019.22 sec  0.03 sec  0.03 sec 
[12/06 15:30:33   1410s] (I)       +-Export 3D cong map                          4.15%  1019.30 sec  1019.51 sec  0.21 sec  0.21 sec 
[12/06 15:30:33   1410s] (I)       | +-Export 2D cong map                        0.33%  1019.49 sec  1019.51 sec  0.02 sec  0.02 sec 
[12/06 15:30:33   1410s] (I)       +-Extract Global 3D Wires                     0.04%  1019.51 sec  1019.51 sec  0.00 sec  0.00 sec 
[12/06 15:30:33   1410s] (I)       +-Track Assignment (1T)                      12.57%  1019.51 sec  1020.14 sec  0.63 sec  0.63 sec 
[12/06 15:30:33   1410s] (I)       | +-Initialization                            0.00%  1019.51 sec  1019.51 sec  0.00 sec  0.00 sec 
[12/06 15:30:33   1410s] (I)       | +-Track Assignment Kernel                  12.54%  1019.51 sec  1020.14 sec  0.63 sec  0.63 sec 
[12/06 15:30:33   1410s] (I)       | +-Free Memory                               0.00%  1020.14 sec  1020.14 sec  0.00 sec  0.00 sec 
[12/06 15:30:33   1410s] (I)       +-Export                                     10.03%  1020.15 sec  1020.65 sec  0.50 sec  0.50 sec 
[12/06 15:30:33   1410s] (I)       | +-Export DB wires                           1.19%  1020.15 sec  1020.21 sec  0.06 sec  0.06 sec 
[12/06 15:30:33   1410s] (I)       | | +-Export all nets                         0.94%  1020.15 sec  1020.19 sec  0.05 sec  0.05 sec 
[12/06 15:30:33   1410s] (I)       | | +-Set wire vias                           0.20%  1020.19 sec  1020.20 sec  0.01 sec  0.01 sec 
[12/06 15:30:33   1410s] (I)       | +-Report wirelength                         4.14%  1020.21 sec  1020.41 sec  0.21 sec  0.21 sec 
[12/06 15:30:33   1410s] (I)       | +-Update net boxes                          4.68%  1020.41 sec  1020.65 sec  0.24 sec  0.23 sec 
[12/06 15:30:33   1410s] (I)       | +-Update timing                             0.00%  1020.65 sec  1020.65 sec  0.00 sec  0.00 sec 
[12/06 15:30:33   1410s] (I)       +-Postprocess design                          0.18%  1020.65 sec  1020.66 sec  0.01 sec  0.01 sec 
[12/06 15:30:33   1410s] (I)      ======================= Summary by functions ========================
[12/06 15:30:33   1410s] (I)       Lv  Step                                      %      Real       CPU 
[12/06 15:30:33   1410s] (I)      ---------------------------------------------------------------------
[12/06 15:30:33   1410s] (I)        0  Early Global Route kernel           100.00%  5.02 sec  5.01 sec 
[12/06 15:30:33   1410s] (I)        1  Global Routing                       36.93%  1.86 sec  1.85 sec 
[12/06 15:30:33   1410s] (I)        1  Import and model                     35.93%  1.81 sec  1.80 sec 
[12/06 15:30:33   1410s] (I)        1  Track Assignment (1T)                12.57%  0.63 sec  0.63 sec 
[12/06 15:30:33   1410s] (I)        1  Export                               10.03%  0.50 sec  0.50 sec 
[12/06 15:30:33   1410s] (I)        1  Export 3D cong map                    4.15%  0.21 sec  0.21 sec 
[12/06 15:30:33   1410s] (I)        1  Postprocess design                    0.18%  0.01 sec  0.01 sec 
[12/06 15:30:33   1410s] (I)        1  Extract Global 3D Wires               0.04%  0.00 sec  0.00 sec 
[12/06 15:30:33   1410s] (I)        2  Create route DB                      25.75%  1.29 sec  1.29 sec 
[12/06 15:30:33   1410s] (I)        2  Net group 1                          17.59%  0.88 sec  0.88 sec 
[12/06 15:30:33   1410s] (I)        2  Track Assignment Kernel              12.54%  0.63 sec  0.63 sec 
[12/06 15:30:33   1410s] (I)        2  Create place DB                       8.79%  0.44 sec  0.44 sec 
[12/06 15:30:33   1410s] (I)        2  Net group 2                           5.58%  0.28 sec  0.28 sec 
[12/06 15:30:33   1410s] (I)        2  Update net boxes                      4.68%  0.24 sec  0.23 sec 
[12/06 15:30:33   1410s] (I)        2  Net group 5                           4.41%  0.22 sec  0.22 sec 
[12/06 15:30:33   1410s] (I)        2  Report wirelength                     4.14%  0.21 sec  0.21 sec 
[12/06 15:30:33   1410s] (I)        2  Net group 4                           3.81%  0.19 sec  0.19 sec 
[12/06 15:30:33   1410s] (I)        2  Net group 3                           3.77%  0.19 sec  0.19 sec 
[12/06 15:30:33   1410s] (I)        2  Export DB wires                       1.19%  0.06 sec  0.06 sec 
[12/06 15:30:33   1410s] (I)        2  Create route kernel                   0.99%  0.05 sec  0.05 sec 
[12/06 15:30:33   1410s] (I)        2  Export 2D cong map                    0.33%  0.02 sec  0.02 sec 
[12/06 15:30:33   1410s] (I)        2  Initialization                        0.19%  0.01 sec  0.01 sec 
[12/06 15:30:33   1410s] (I)        2  Others data preparation               0.05%  0.00 sec  0.00 sec 
[12/06 15:30:33   1410s] (I)        2  Free Memory                           0.00%  0.00 sec  0.00 sec 
[12/06 15:30:33   1410s] (I)        2  Update timing                         0.00%  0.00 sec  0.00 sec 
[12/06 15:30:33   1410s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[12/06 15:30:33   1410s] (I)        3  Import route data (1T)               25.73%  1.29 sec  1.29 sec 
[12/06 15:30:33   1410s] (I)        3  Import place data                     8.79%  0.44 sec  0.44 sec 
[12/06 15:30:33   1410s] (I)        3  Generate topology                     8.43%  0.42 sec  0.42 sec 
[12/06 15:30:33   1410s] (I)        3  Phase 1d                              3.54%  0.18 sec  0.18 sec 
[12/06 15:30:33   1410s] (I)        3  Phase 1g                              3.31%  0.17 sec  0.17 sec 
[12/06 15:30:33   1410s] (I)        3  Layer assignment (1T)                 3.11%  0.16 sec  0.16 sec 
[12/06 15:30:33   1410s] (I)        3  Phase 1h                              2.13%  0.11 sec  0.11 sec 
[12/06 15:30:33   1410s] (I)        3  Phase 1a                              2.11%  0.11 sec  0.11 sec 
[12/06 15:30:33   1410s] (I)        3  Phase 1b                              1.53%  0.08 sec  0.08 sec 
[12/06 15:30:33   1410s] (I)        3  Export all nets                       0.94%  0.05 sec  0.05 sec 
[12/06 15:30:33   1410s] (I)        3  Phase 1f                              0.88%  0.04 sec  0.04 sec 
[12/06 15:30:33   1410s] (I)        3  Phase 1c                              0.51%  0.03 sec  0.03 sec 
[12/06 15:30:33   1410s] (I)        3  Set wire vias                         0.20%  0.01 sec  0.01 sec 
[12/06 15:30:33   1410s] (I)        3  Phase 1e                              0.20%  0.01 sec  0.01 sec 
[12/06 15:30:33   1410s] (I)        4  Model blockage capacity              12.42%  0.62 sec  0.62 sec 
[12/06 15:30:33   1410s] (I)        4  Read blockages ( Layer 2-10 )         9.83%  0.49 sec  0.49 sec 
[12/06 15:30:33   1410s] (I)        4  Read nets                             6.83%  0.34 sec  0.34 sec 
[12/06 15:30:33   1410s] (I)        4  Post Routing                          5.41%  0.27 sec  0.27 sec 
[12/06 15:30:33   1410s] (I)        4  Detoured routing (1T)                 3.54%  0.18 sec  0.18 sec 
[12/06 15:30:33   1410s] (I)        4  Read instances and placement          2.06%  0.10 sec  0.10 sec 
[12/06 15:30:33   1410s] (I)        4  Congestion clean                      0.87%  0.04 sec  0.04 sec 
[12/06 15:30:33   1410s] (I)        4  Pattern routing (1T)                  0.79%  0.04 sec  0.04 sec 
[12/06 15:30:33   1410s] (I)        4  Read prerouted                        0.69%  0.03 sec  0.03 sec 
[12/06 15:30:33   1410s] (I)        4  Initialize 3D grid graph              0.60%  0.03 sec  0.03 sec 
[12/06 15:30:33   1410s] (I)        4  Monotonic routing (1T)                0.58%  0.03 sec  0.03 sec 
[12/06 15:30:33   1410s] (I)        4  Move terms for access (1T)            0.55%  0.03 sec  0.03 sec 
[12/06 15:30:33   1410s] (I)        4  Pattern Routing Avoiding Blockages    0.51%  0.03 sec  0.03 sec 
[12/06 15:30:33   1410s] (I)        4  Two level Routing                     0.51%  0.03 sec  0.03 sec 
[12/06 15:30:33   1410s] (I)        4  Read unlegalized nets                 0.46%  0.02 sec  0.02 sec 
[12/06 15:30:33   1410s] (I)        4  Add via demand to 2D                  0.12%  0.01 sec  0.01 sec 
[12/06 15:30:33   1410s] (I)        4  Set up via pillars                    0.00%  0.00 sec  0.00 sec 
[12/06 15:30:33   1410s] (I)        4  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[12/06 15:30:33   1410s] (I)        4  Route legalization                    0.00%  0.00 sec  0.00 sec 
[12/06 15:30:33   1410s] (I)        5  Initialize 3D capacity               11.66%  0.59 sec  0.59 sec 
[12/06 15:30:33   1410s] (I)        5  Read PG blockages                     9.40%  0.47 sec  0.47 sec 
[12/06 15:30:33   1410s] (I)        5  Read instance blockages               0.38%  0.02 sec  0.02 sec 
[12/06 15:30:33   1410s] (I)        5  Two Level Routing (Regular)           0.18%  0.01 sec  0.01 sec 
[12/06 15:30:33   1410s] (I)        5  Two Level Routing (Strong)            0.14%  0.01 sec  0.01 sec 
[12/06 15:30:33   1410s] (I)        5  Read halo blockages                   0.04%  0.00 sec  0.00 sec 
[12/06 15:30:33   1410s] (I)        5  Read clock blockages                  0.00%  0.00 sec  0.00 sec 
[12/06 15:30:33   1410s] (I)        5  Read other blockages                  0.00%  0.00 sec  0.00 sec 
[12/06 15:30:33   1410s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[12/06 15:30:33   1410s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[12/06 15:30:33   1410s]       Early Global Route - eGR only step done. (took cpu=0:00:05.6 real=0:00:05.6)
[12/06 15:30:33   1410s]     Routing using eGR only done.
[12/06 15:30:33   1410s] Net route status summary:
[12/06 15:30:33   1410s]   Clock:      1405 (unrouted=1, trialRouted=0, noStatus=0, routed=1404, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/06 15:30:33   1410s]   Non-clock: 132430 (unrouted=24580, trialRouted=107850, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=24547, (crossesIlmBoundary AND tooFewTerms=0)])
[12/06 15:30:33   1410s] 
[12/06 15:30:33   1410s] CCOPT: Done with clock implementation routing.
[12/06 15:30:33   1410s] 
[12/06 15:30:33   1410s]   Clock implementation routing done.
[12/06 15:30:33   1410s]   Fixed 1404 wires.
[12/06 15:30:33   1410s]   CCOpt: Starting congestion repair using flow wrapper...
[12/06 15:30:33   1410s]     Congestion Repair...
[12/06 15:30:33   1410s] *** IncrReplace #1 [begin] (CTS #1 / ccopt_design #1) : totSession cpu/real = 0:23:31.0/0:23:39.0 (1.0), mem = 3299.1M
[12/06 15:30:33   1410s] Info: Disable timing driven in postCTS congRepair.
[12/06 15:30:33   1410s] 
[12/06 15:30:33   1410s] Starting congRepair ...
[12/06 15:30:33   1410s] User Input Parameters:
[12/06 15:30:33   1410s] - Congestion Driven    : On
[12/06 15:30:33   1410s] - Timing Driven        : Off
[12/06 15:30:33   1410s] - Area-Violation Based : On
[12/06 15:30:33   1410s] - Start Rollback Level : -5
[12/06 15:30:33   1410s] - Legalized            : On
[12/06 15:30:33   1410s] - Window Based         : Off
[12/06 15:30:33   1410s] - eDen incr mode       : Off
[12/06 15:30:33   1410s] - Small incr mode      : Off
[12/06 15:30:33   1410s] 
[12/06 15:30:33   1410s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:3299.1M, EPOCH TIME: 1733517033.966620
[12/06 15:30:33   1410s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.024, REAL:0.024, MEM:3299.1M, EPOCH TIME: 1733517033.991046
[12/06 15:30:33   1410s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:3299.1M, EPOCH TIME: 1733517033.991124
[12/06 15:30:33   1410s] Starting Early Global Route congestion estimation: mem = 3299.1M
[12/06 15:30:33   1410s] (I)      ==================== Layers =====================
[12/06 15:30:33   1410s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 15:30:33   1410s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/06 15:30:33   1410s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 15:30:33   1410s] (I)      |  33 |  0 |      CO |     cut |      1 |       |
[12/06 15:30:33   1410s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/06 15:30:33   1410s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/06 15:30:33   1410s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/06 15:30:33   1410s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/06 15:30:33   1410s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/06 15:30:33   1410s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/06 15:30:33   1410s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/06 15:30:33   1410s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/06 15:30:33   1410s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/06 15:30:33   1410s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/06 15:30:33   1410s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/06 15:30:33   1410s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/06 15:30:33   1410s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/06 15:30:33   1410s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/06 15:30:33   1410s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/06 15:30:33   1410s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/06 15:30:33   1410s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/06 15:30:33   1410s] (I)      |  42 |  9 |      RV |     cut |      1 |       |
[12/06 15:30:33   1410s] (I)      |  10 | 10 |      AP |    wire |      1 |       |
[12/06 15:30:33   1410s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 15:30:33   1410s] (I)      |   0 |  0 |      PO |   other |        |    MS |
[12/06 15:30:33   1410s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[12/06 15:30:33   1410s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 15:30:33   1410s] (I)      Started Import and model ( Curr Mem: 3299.09 MB )
[12/06 15:30:33   1410s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/06 15:30:34   1411s] (I)      == Non-default Options ==
[12/06 15:30:34   1411s] (I)      Maximum routing layer                              : 10
[12/06 15:30:34   1411s] (I)      Number of threads                                  : 1
[12/06 15:30:34   1411s] (I)      Use non-blocking free Dbs wires                    : false
[12/06 15:30:34   1411s] (I)      Method to set GCell size                           : row
[12/06 15:30:34   1411s] (I)      Counted 1175906 PG shapes. We will not process PG shapes layer by layer.
[12/06 15:30:34   1411s] (I)      Use row-based GCell size
[12/06 15:30:34   1411s] (I)      Use row-based GCell align
[12/06 15:30:34   1411s] (I)      layer 0 area = 168000
[12/06 15:30:34   1411s] (I)      layer 1 area = 208000
[12/06 15:30:34   1411s] (I)      layer 2 area = 208000
[12/06 15:30:34   1411s] (I)      layer 3 area = 208000
[12/06 15:30:34   1411s] (I)      layer 4 area = 208000
[12/06 15:30:34   1411s] (I)      layer 5 area = 208000
[12/06 15:30:34   1411s] (I)      layer 6 area = 208000
[12/06 15:30:34   1411s] (I)      layer 7 area = 2259999
[12/06 15:30:34   1411s] (I)      layer 8 area = 2259999
[12/06 15:30:34   1411s] (I)      layer 9 area = 0
[12/06 15:30:34   1411s] (I)      GCell unit size   : 3600
[12/06 15:30:34   1411s] (I)      GCell multiplier  : 1
[12/06 15:30:34   1411s] (I)      GCell row height  : 3600
[12/06 15:30:34   1411s] (I)      Actual row height : 3600
[12/06 15:30:34   1411s] (I)      GCell align ref   : 4000 4000
[12/06 15:30:34   1411s] [NR-eGR] Track table information for default rule: 
[12/06 15:30:34   1411s] [NR-eGR] M1 has single uniform track structure
[12/06 15:30:34   1411s] [NR-eGR] M2 has single uniform track structure
[12/06 15:30:34   1411s] [NR-eGR] M3 has single uniform track structure
[12/06 15:30:34   1411s] [NR-eGR] M4 has single uniform track structure
[12/06 15:30:34   1411s] [NR-eGR] M5 has single uniform track structure
[12/06 15:30:34   1411s] [NR-eGR] M6 has single uniform track structure
[12/06 15:30:34   1411s] [NR-eGR] M7 has single uniform track structure
[12/06 15:30:34   1411s] [NR-eGR] M8 has single uniform track structure
[12/06 15:30:34   1411s] [NR-eGR] M9 has single uniform track structure
[12/06 15:30:34   1411s] [NR-eGR] AP has single uniform track structure
[12/06 15:30:34   1411s] (I)      ================== Default via ==================
[12/06 15:30:34   1411s] (I)      +---+--------------------+----------------------+
[12/06 15:30:34   1411s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut      |
[12/06 15:30:34   1411s] (I)      +---+--------------------+----------------------+
[12/06 15:30:34   1411s] (I)      | 1 |    3  VIA12_1cut_V |   11  VIA12_2cut_N   |
[12/06 15:30:34   1411s] (I)      | 2 |   18  VIA23_1cut   |   29  VIA23_2cut_N   |
[12/06 15:30:34   1411s] (I)      | 3 |   32  VIA34_1cut   |   42  VIA34_2cut_W   |
[12/06 15:30:34   1411s] (I)      | 4 |   46  VIA45_1cut   |   57  VIA45_2cut_N   |
[12/06 15:30:34   1411s] (I)      | 5 |   60  VIA56_1cut   |   71  VIA56_2cut_N   |
[12/06 15:30:34   1411s] (I)      | 6 |   74  VIA67_1cut   |   85  VIA67_2cut_N   |
[12/06 15:30:34   1411s] (I)      | 7 |   90  VIA78_1cut   |   98  VIA78_2cut_W   |
[12/06 15:30:34   1411s] (I)      | 8 |  102  VIA89_1cut   |  116  VIA89_2stack_N |
[12/06 15:30:34   1411s] (I)      | 9 |  118  VIA9AP_1cut  |  118  VIA9AP_1cut    |
[12/06 15:30:34   1411s] (I)      +---+--------------------+----------------------+
[12/06 15:30:34   1411s] (I)      592 nets have been assigned with the same min and max preferred routing layer. We relaxed the assignment.
[12/06 15:30:34   1411s] [NR-eGR] Read 2100180 PG shapes
[12/06 15:30:34   1411s] [NR-eGR] Read 0 clock shapes
[12/06 15:30:34   1411s] [NR-eGR] Read 0 other shapes
[12/06 15:30:34   1411s] [NR-eGR] #Routing Blockages  : 0
[12/06 15:30:34   1411s] [NR-eGR] #Instance Blockages : 3792
[12/06 15:30:34   1411s] [NR-eGR] #PG Blockages       : 2100180
[12/06 15:30:34   1411s] [NR-eGR] #Halo Blockages     : 0
[12/06 15:30:34   1411s] [NR-eGR] #Boundary Blockages : 0
[12/06 15:30:34   1411s] [NR-eGR] #Clock Blockages    : 0
[12/06 15:30:34   1411s] [NR-eGR] #Other Blockages    : 0
[12/06 15:30:34   1411s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/06 15:30:34   1411s] [NR-eGR] Num Prerouted Nets = 1404  Num Prerouted Wires = 171181
[12/06 15:30:34   1411s] [NR-eGR] Read 109286 nets ( ignored 1404 )
[12/06 15:30:34   1411s] (I)      early_global_route_priority property id does not exist.
[12/06 15:30:34   1411s] (I)      Read Num Blocks=2103972  Num Prerouted Wires=171181  Num CS=0
[12/06 15:30:34   1411s] (I)      Layer 1 (V) : #blockages 501328 : #preroutes 99487
[12/06 15:30:34   1411s] (I)      Layer 2 (H) : #blockages 497536 : #preroutes 62989
[12/06 15:30:35   1412s] (I)      Layer 3 (V) : #blockages 497536 : #preroutes 8286
[12/06 15:30:35   1412s] (I)      Layer 4 (H) : #blockages 428170 : #preroutes 139
[12/06 15:30:35   1412s] (I)      Layer 5 (V) : #blockages 179402 : #preroutes 162
[12/06 15:30:35   1412s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 100
[12/06 15:30:35   1412s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 18
[12/06 15:30:35   1412s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[12/06 15:30:35   1412s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[12/06 15:30:35   1412s] (I)      Number of ignored nets                =   1404
[12/06 15:30:35   1412s] (I)      Number of connected nets              =      0
[12/06 15:30:35   1412s] (I)      Number of fixed nets                  =   1404.  Ignored: Yes
[12/06 15:30:35   1412s] (I)      Number of clock nets                  =   1404.  Ignored: No
[12/06 15:30:35   1412s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/06 15:30:35   1412s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/06 15:30:35   1412s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/06 15:30:35   1412s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/06 15:30:35   1412s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/06 15:30:35   1412s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/06 15:30:35   1412s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/06 15:30:35   1412s] (I)      Ndr track 0 does not exist
[12/06 15:30:35   1412s] (I)      ---------------------Grid Graph Info--------------------
[12/06 15:30:35   1412s] (I)      Routing area        : (0, 0) - (3000000, 3000000)
[12/06 15:30:35   1412s] (I)      Core area           : (4000, 4000) - (2996000, 2996000)
[12/06 15:30:35   1412s] (I)      Site width          :   400  (dbu)
[12/06 15:30:35   1412s] (I)      Row height          :  3600  (dbu)
[12/06 15:30:35   1412s] (I)      GCell row height    :  3600  (dbu)
[12/06 15:30:35   1412s] (I)      GCell width         :  3600  (dbu)
[12/06 15:30:35   1412s] (I)      GCell height        :  3600  (dbu)
[12/06 15:30:35   1412s] (I)      Grid                :   834   834    10
[12/06 15:30:35   1412s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[12/06 15:30:35   1412s] (I)      Vertical capacity   :     0  3600     0  3600     0  3600     0  3600     0  3600
[12/06 15:30:35   1412s] (I)      Horizontal capacity :     0     0  3600     0  3600     0  3600     0  3600     0
[12/06 15:30:35   1412s] (I)      Default wire width  :   180   200   200   200   200   200   200   800   800  6000
[12/06 15:30:35   1412s] (I)      Default wire space  :   180   200   200   200   200   200   200   800   800  4000
[12/06 15:30:35   1412s] (I)      Default wire pitch  :   360   400   400   400   400   400   400  1600  1600 10000
[12/06 15:30:35   1412s] (I)      Default pitch size  :   360   400   400   400   400   400   400  1600  1600 13000
[12/06 15:30:35   1412s] (I)      First track coord   :   400   200   400   200   400   200   400  1000   800 17200
[12/06 15:30:35   1412s] (I)      Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25  0.28
[12/06 15:30:35   1412s] (I)      Total num of tracks :  7499  7500  7499  7500  7499  7500  7499  1875  1875   230
[12/06 15:30:35   1412s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[12/06 15:30:35   1412s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[12/06 15:30:35   1412s] (I)      --------------------------------------------------------
[12/06 15:30:35   1412s] 
[12/06 15:30:35   1412s] [NR-eGR] ============ Routing rule table ============
[12/06 15:30:35   1412s] [NR-eGR] Rule id: 1  Nets: 107882
[12/06 15:30:35   1412s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/06 15:30:35   1412s] (I)                    Layer    2    3    4    5    6    7     8     9     10 
[12/06 15:30:35   1412s] (I)                    Pitch  400  400  400  400  400  400  1600  1600  13000 
[12/06 15:30:35   1412s] (I)             #Used tracks    1    1    1    1    1    1     1     1      1 
[12/06 15:30:35   1412s] (I)       #Fully used tracks    1    1    1    1    1    1     1     1      1 
[12/06 15:30:35   1412s] [NR-eGR] ========================================
[12/06 15:30:35   1412s] [NR-eGR] 
[12/06 15:30:35   1412s] (I)      =============== Blocked Tracks ===============
[12/06 15:30:35   1412s] (I)      +-------+---------+----------+---------------+
[12/06 15:30:35   1412s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/06 15:30:35   1412s] (I)      +-------+---------+----------+---------------+
[12/06 15:30:35   1412s] (I)      |     1 |       0 |        0 |         0.00% |
[12/06 15:30:35   1412s] (I)      |     2 | 6255000 |  1796060 |        28.71% |
[12/06 15:30:35   1412s] (I)      |     3 | 6254166 |   953074 |        15.24% |
[12/06 15:30:35   1412s] (I)      |     4 | 6255000 |  1741376 |        27.84% |
[12/06 15:30:35   1412s] (I)      |     5 | 6254166 |  3987373 |        63.76% |
[12/06 15:30:35   1412s] (I)      |     6 | 6255000 |  3987906 |        63.76% |
[12/06 15:30:35   1412s] (I)      |     7 | 6254166 |        0 |         0.00% |
[12/06 15:30:35   1412s] (I)      |     8 | 1563750 |        0 |         0.00% |
[12/06 15:30:35   1412s] (I)      |     9 | 1563750 |        0 |         0.00% |
[12/06 15:30:35   1412s] (I)      |    10 |  191820 |        0 |         0.00% |
[12/06 15:30:35   1412s] (I)      +-------+---------+----------+---------------+
[12/06 15:30:35   1412s] (I)      Finished Import and model ( CPU: 1.39 sec, Real: 1.39 sec, Curr Mem: 3473.49 MB )
[12/06 15:30:35   1412s] (I)      Reset routing kernel
[12/06 15:30:35   1412s] (I)      Started Global Routing ( Curr Mem: 3473.49 MB )
[12/06 15:30:35   1412s] (I)      totalPins=404821  totalGlobalPin=400335 (98.89%)
[12/06 15:30:35   1412s] (I)      total 2D Cap : 7817916 = (6254166 H, 1563750 V)
[12/06 15:30:35   1412s] [NR-eGR] Layer group 1: route 592 net(s) in layer range [7, 8]
[12/06 15:30:35   1412s] (I)      
[12/06 15:30:35   1412s] (I)      ============  Phase 1a Route ============
[12/06 15:30:35   1412s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/06 15:30:35   1412s] (I)      Usage: 210593 = (11882 H, 198711 V) = (0.19% H, 12.71% V) = (2.139e+04um H, 3.577e+05um V)
[12/06 15:30:35   1412s] (I)      
[12/06 15:30:35   1412s] (I)      ============  Phase 1b Route ============
[12/06 15:30:35   1412s] (I)      Usage: 210593 = (11882 H, 198711 V) = (0.19% H, 12.71% V) = (2.139e+04um H, 3.577e+05um V)
[12/06 15:30:35   1412s] (I)      Overflow of layer group 1: 0.00% H + 0.15% V. EstWL: 3.790674e+05um
[12/06 15:30:35   1412s] (I)      
[12/06 15:30:35   1412s] (I)      ============  Phase 1c Route ============
[12/06 15:30:35   1412s] (I)      Level2 Grid: 167 x 167
[12/06 15:30:35   1412s] (I)      Usage: 210609 = (11898 H, 198711 V) = (0.19% H, 12.71% V) = (2.142e+04um H, 3.577e+05um V)
[12/06 15:30:35   1412s] (I)      
[12/06 15:30:35   1412s] (I)      ============  Phase 1d Route ============
[12/06 15:30:35   1412s] (I)      Usage: 210609 = (11898 H, 198711 V) = (0.19% H, 12.71% V) = (2.142e+04um H, 3.577e+05um V)
[12/06 15:30:35   1412s] (I)      
[12/06 15:30:35   1412s] (I)      ============  Phase 1e Route ============
[12/06 15:30:35   1412s] (I)      Usage: 210609 = (11898 H, 198711 V) = (0.19% H, 12.71% V) = (2.142e+04um H, 3.577e+05um V)
[12/06 15:30:35   1412s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 3.790962e+05um
[12/06 15:30:35   1412s] (I)      
[12/06 15:30:35   1412s] (I)      ============  Phase 1l Route ============
[12/06 15:30:35   1412s] (I)      total 2D Cap : 34392123 = (17412463 H, 16979660 V)
[12/06 15:30:35   1412s] [NR-eGR] Layer group 2: route 107290 net(s) in layer range [2, 10]
[12/06 15:30:35   1412s] (I)      
[12/06 15:30:35   1412s] (I)      ============  Phase 1a Route ============
[12/06 15:30:36   1413s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/06 15:30:36   1413s] (I)      Usage: 3209260 = (1658812 H, 1550448 V) = (9.53% H, 9.13% V) = (2.986e+06um H, 2.791e+06um V)
[12/06 15:30:36   1413s] (I)      
[12/06 15:30:36   1413s] (I)      ============  Phase 1b Route ============
[12/06 15:30:37   1414s] (I)      Usage: 3213140 = (1660927 H, 1552213 V) = (9.54% H, 9.14% V) = (2.990e+06um H, 2.794e+06um V)
[12/06 15:30:37   1414s] (I)      Overflow of layer group 2: 0.28% H + 0.24% V. EstWL: 5.783652e+06um
[12/06 15:30:37   1414s] (I)      Congestion metric : 0.28%H 0.24%V, 0.52%HV
[12/06 15:30:37   1414s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/06 15:30:37   1414s] (I)      
[12/06 15:30:37   1414s] (I)      ============  Phase 1c Route ============
[12/06 15:30:37   1414s] (I)      Level2 Grid: 167 x 167
[12/06 15:30:37   1414s] (I)      Usage: 3213152 = (1660927 H, 1552225 V) = (9.54% H, 9.14% V) = (2.990e+06um H, 2.794e+06um V)
[12/06 15:30:37   1414s] (I)      
[12/06 15:30:37   1414s] (I)      ============  Phase 1d Route ============
[12/06 15:30:38   1415s] (I)      Usage: 3217466 = (1662947 H, 1554519 V) = (9.55% H, 9.16% V) = (2.993e+06um H, 2.798e+06um V)
[12/06 15:30:38   1415s] (I)      
[12/06 15:30:38   1415s] (I)      ============  Phase 1e Route ============
[12/06 15:30:38   1415s] (I)      Usage: 3217466 = (1662947 H, 1554519 V) = (9.55% H, 9.16% V) = (2.993e+06um H, 2.798e+06um V)
[12/06 15:30:38   1415s] [NR-eGR] Early Global Route overflow of layer group 2: 0.28% H + 0.24% V. EstWL: 5.791439e+06um
[12/06 15:30:38   1415s] (I)      
[12/06 15:30:38   1415s] (I)      ============  Phase 1l Route ============
[12/06 15:30:40   1417s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/06 15:30:40   1417s] (I)      Layer  2:    5606814    800091      4270           0     6252498    ( 0.00%) 
[12/06 15:30:40   1417s] (I)      Layer  3:    5717469    926685      4103           0     6252498    ( 0.00%) 
[12/06 15:30:40   1417s] (I)      Layer  4:    5655432    701442      1569           0     6252498    ( 0.00%) 
[12/06 15:30:40   1417s] (I)      Layer  5:    4127728    262353      5334           0     6252498    ( 0.00%) 
[12/06 15:30:40   1417s] (I)      Layer  6:    4332235    341753      7941           0     6252498    ( 0.00%) 
[12/06 15:30:40   1417s] (I)      Layer  7:    6246667    807954      1667           0     6252498    ( 0.00%) 
[12/06 15:30:40   1417s] (I)      Layer  8:    1561875    270928       139           0     1563124    ( 0.00%) 
[12/06 15:30:40   1417s] (I)      Layer  9:    1561875     54441         0           0     1563124    ( 0.00%) 
[12/06 15:30:40   1417s] (I)      Layer 10:     191590         0         0      139329       53056    (72.42%) 
[12/06 15:30:40   1417s] (I)      Total:      35001685   4165647     25023      139328    40694291    ( 0.34%) 
[12/06 15:30:40   1417s] (I)      
[12/06 15:30:40   1417s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/06 15:30:40   1417s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[12/06 15:30:40   1417s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[12/06 15:30:40   1417s] [NR-eGR]        Layer             (1-2)             (3-4)             (5-6)             (7-8)    OverCon
[12/06 15:30:40   1417s] [NR-eGR] -------------------------------------------------------------------------------------------------
[12/06 15:30:40   1417s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/06 15:30:40   1417s] [NR-eGR]      M2 ( 2)      2796( 0.40%)       226( 0.03%)         8( 0.00%)         0( 0.00%)   ( 0.44%) 
[12/06 15:30:40   1417s] [NR-eGR]      M3 ( 3)      2599( 0.37%)       250( 0.04%)         8( 0.00%)         1( 0.00%)   ( 0.41%) 
[12/06 15:30:40   1417s] [NR-eGR]      M4 ( 4)      1095( 0.16%)        69( 0.01%)         2( 0.00%)         0( 0.00%)   ( 0.17%) 
[12/06 15:30:40   1417s] [NR-eGR]      M5 ( 5)      3904( 0.56%)       197( 0.03%)         5( 0.00%)         0( 0.00%)   ( 0.59%) 
[12/06 15:30:40   1417s] [NR-eGR]      M6 ( 6)      5101( 0.73%)       439( 0.06%)        15( 0.00%)         0( 0.00%)   ( 0.80%) 
[12/06 15:30:40   1417s] [NR-eGR]      M7 ( 7)       955( 0.14%)       112( 0.02%)        14( 0.00%)         2( 0.00%)   ( 0.16%) 
[12/06 15:30:40   1417s] [NR-eGR]      M8 ( 8)       135( 0.02%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[12/06 15:30:40   1417s] [NR-eGR]      M9 ( 9)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/06 15:30:40   1417s] [NR-eGR]      AP (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/06 15:30:40   1417s] [NR-eGR] -------------------------------------------------------------------------------------------------
[12/06 15:30:40   1417s] [NR-eGR]        Total     16585( 0.29%)      1293( 0.02%)        52( 0.00%)         3( 0.00%)   ( 0.31%) 
[12/06 15:30:40   1417s] [NR-eGR] 
[12/06 15:30:40   1417s] (I)      Finished Global Routing ( CPU: 4.92 sec, Real: 4.93 sec, Curr Mem: 3545.49 MB )
[12/06 15:30:40   1417s] (I)      total 2D Cap : 35077248 = (17696835 H, 17380413 V)
[12/06 15:30:40   1417s] [NR-eGR] Overflow after Early Global Route 0.04% H + 0.06% V
[12/06 15:30:40   1417s] Early Global Route congestion estimation runtime: 6.53 seconds, mem = 3545.5M
[12/06 15:30:40   1417s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:6.518, REAL:6.528, MEM:3545.5M, EPOCH TIME: 1733517040.519455
[12/06 15:30:40   1417s] OPERPROF: Starting HotSpotCal at level 1, MEM:3545.5M, EPOCH TIME: 1733517040.519491
[12/06 15:30:40   1417s] [hotspot] +------------+---------------+---------------+
[12/06 15:30:40   1417s] [hotspot] |            |   max hotspot | total hotspot |
[12/06 15:30:40   1417s] [hotspot] +------------+---------------+---------------+
[12/06 15:30:40   1417s] [hotspot] | normalized |          1.65 |          2.69 |
[12/06 15:30:40   1417s] [hotspot] +------------+---------------+---------------+
[12/06 15:30:40   1417s] Local HotSpot Analysis: normalized max congestion hotspot area = 1.65, normalized total congestion hotspot area = 2.69 (area is in unit of 4 std-cell row bins)
[12/06 15:30:40   1417s] [hotspot] max/total 1.65/2.69, big hotspot (>10) total 0.00
[12/06 15:30:40   1417s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[12/06 15:30:40   1417s] [hotspot] +-----+-------------------------------------+---------------+
[12/06 15:30:40   1417s] [hotspot] | top |            hotspot bbox             | hotspot score |
[12/06 15:30:40   1417s] [hotspot] +-----+-------------------------------------+---------------+
[12/06 15:30:40   1417s] [hotspot] |  1  |   288.20   576.20   345.80   633.80 |        1.65   |
[12/06 15:30:40   1417s] [hotspot] +-----+-------------------------------------+---------------+
[12/06 15:30:40   1417s] [hotspot] |  2  |   921.80   201.80   979.40   259.40 |        0.52   |
[12/06 15:30:40   1417s] [hotspot] +-----+-------------------------------------+---------------+
[12/06 15:30:40   1417s] [hotspot] |  3  |   230.60   201.80   288.20   259.40 |        0.17   |
[12/06 15:30:40   1417s] [hotspot] +-----+-------------------------------------+---------------+
[12/06 15:30:40   1417s] [hotspot] |  4  |   345.80   576.20   403.40   633.80 |        0.17   |
[12/06 15:30:40   1417s] [hotspot] +-----+-------------------------------------+---------------+
[12/06 15:30:40   1417s] [hotspot] |  5  |   662.60   605.00   720.20   662.60 |        0.17   |
[12/06 15:30:40   1417s] [hotspot] +-----+-------------------------------------+---------------+
[12/06 15:30:40   1417s] Top 5 hotspots total area: 2.69
[12/06 15:30:40   1417s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.048, REAL:0.049, MEM:3545.5M, EPOCH TIME: 1733517040.568190
[12/06 15:30:40   1417s] Skipped repairing congestion.
[12/06 15:30:40   1417s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:3545.5M, EPOCH TIME: 1733517040.568300
[12/06 15:30:40   1417s] Starting Early Global Route wiring: mem = 3545.5M
[12/06 15:30:40   1417s] (I)      ============= Track Assignment ============
[12/06 15:30:40   1417s] (I)      Started Track Assignment (1T) ( Curr Mem: 3545.49 MB )
[12/06 15:30:40   1417s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[12/06 15:30:40   1417s] (I)      Run Multi-thread track assignment
[12/06 15:30:42   1419s] (I)      Finished Track Assignment (1T) ( CPU: 1.86 sec, Real: 1.86 sec, Curr Mem: 3545.49 MB )
[12/06 15:30:42   1419s] (I)      Started Export ( Curr Mem: 3545.49 MB )
[12/06 15:30:43   1420s] [NR-eGR]             Length (um)     Vias 
[12/06 15:30:43   1420s] [NR-eGR] ---------------------------------
[12/06 15:30:43   1420s] [NR-eGR]  M1  (1H)             0   465788 
[12/06 15:30:43   1420s] [NR-eGR]  M2  (2V)        915327   693079 
[12/06 15:30:43   1420s] [NR-eGR]  M3  (3H)       1285367   218629 
[12/06 15:30:43   1420s] [NR-eGR]  M4  (4V)       1010811   131543 
[12/06 15:30:43   1420s] [NR-eGR]  M5  (5H)        365239    81682 
[12/06 15:30:43   1420s] [NR-eGR]  M6  (6V)        555452    77491 
[12/06 15:30:43   1420s] [NR-eGR]  M7  (7H)       1416486     8767 
[12/06 15:30:43   1420s] [NR-eGR]  M8  (8V)        486170     1674 
[12/06 15:30:43   1420s] [NR-eGR]  M9  (9H)         98095        0 
[12/06 15:30:43   1420s] [NR-eGR]  AP  (10V)            0        0 
[12/06 15:30:43   1420s] [NR-eGR] ---------------------------------
[12/06 15:30:43   1420s] [NR-eGR]      Total      6132946  1678653 
[12/06 15:30:43   1420s] [NR-eGR] --------------------------------------------------------------------------
[12/06 15:30:43   1420s] [NR-eGR] Total half perimeter of net bounding box: 4954460um
[12/06 15:30:43   1420s] [NR-eGR] Total length: 6132946um, number of vias: 1678653
[12/06 15:30:43   1420s] [NR-eGR] --------------------------------------------------------------------------
[12/06 15:30:43   1420s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[12/06 15:30:43   1420s] [NR-eGR] --------------------------------------------------------------------------
[12/06 15:30:43   1420s] (I)      Finished Export ( CPU: 0.95 sec, Real: 0.95 sec, Curr Mem: 3545.49 MB )
[12/06 15:30:43   1420s] Early Global Route wiring runtime: 3.02 seconds, mem = 3472.5M
[12/06 15:30:43   1420s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:3.013, REAL:3.018, MEM:3472.5M, EPOCH TIME: 1733517043.585935
[12/06 15:30:43   1420s] Tdgp not successfully inited but do clear! skip clearing
[12/06 15:30:43   1420s] End of congRepair (cpu=0:00:09.6, real=0:00:10.0)
[12/06 15:30:43   1420s] *** IncrReplace #1 [finish] (CTS #1 / ccopt_design #1) : cpu/real = 0:00:09.6/0:00:09.7 (1.0), totSession cpu/real = 0:23:40.6/0:23:48.7 (1.0), mem = 3472.5M
[12/06 15:30:43   1420s] 
[12/06 15:30:43   1420s] =============================================================================================
[12/06 15:30:43   1420s]  Step TAT Report : IncrReplace #1 / CTS #1 / ccopt_design #1                    21.17-s075_1
[12/06 15:30:43   1420s] =============================================================================================
[12/06 15:30:43   1420s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/06 15:30:43   1420s] ---------------------------------------------------------------------------------------------
[12/06 15:30:43   1420s] [ MISC                   ]          0:00:09.7  ( 100.0 % )     0:00:09.7 /  0:00:09.6    1.0
[12/06 15:30:43   1420s] ---------------------------------------------------------------------------------------------
[12/06 15:30:43   1420s]  IncrReplace #1 TOTAL               0:00:09.7  ( 100.0 % )     0:00:09.7 /  0:00:09.6    1.0
[12/06 15:30:43   1420s] ---------------------------------------------------------------------------------------------
[12/06 15:30:43   1420s] 
[12/06 15:30:43   1420s]     Congestion Repair done. (took cpu=0:00:09.7 real=0:00:09.7)
[12/06 15:30:43   1420s]   CCOpt: Starting congestion repair using flow wrapper done.
[12/06 15:30:43   1420s] OPERPROF: Starting DPlace-Init at level 1, MEM:3472.5M, EPOCH TIME: 1733517043.704446
[12/06 15:30:43   1420s] Processing tracks to init pin-track alignment.
[12/06 15:30:43   1420s] z: 2, totalTracks: 1
[12/06 15:30:43   1420s] z: 4, totalTracks: 1
[12/06 15:30:43   1420s] z: 6, totalTracks: 1
[12/06 15:30:43   1420s] z: 8, totalTracks: 1
[12/06 15:30:43   1420s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[12/06 15:30:43   1420s] All LLGs are deleted
[12/06 15:30:43   1420s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 15:30:43   1420s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 15:30:43   1420s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3472.5M, EPOCH TIME: 1733517043.756979
[12/06 15:30:43   1420s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3472.5M, EPOCH TIME: 1733517043.757401
[12/06 15:30:43   1420s] # Building torus_credit_D_W32 llgBox search-tree.
[12/06 15:30:43   1420s] # Floorplan has 32 instGroups (with no HInst) out of 80 Groups
[12/06 15:30:43   1420s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3472.5M, EPOCH TIME: 1733517043.786018
[12/06 15:30:43   1420s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 15:30:43   1420s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 15:30:43   1420s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3472.5M, EPOCH TIME: 1733517043.788695
[12/06 15:30:43   1420s] Max number of tech site patterns supported in site array is 256.
[12/06 15:30:43   1420s] Core basic site is core
[12/06 15:30:43   1420s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[12/06 15:30:43   1420s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3472.5M, EPOCH TIME: 1733517043.808574
[12/06 15:30:43   1420s] After signature check, allow fast init is true, keep pre-filter is true.
[12/06 15:30:43   1420s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[12/06 15:30:43   1420s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.175, REAL:0.176, MEM:3472.5M, EPOCH TIME: 1733517043.984263
[12/06 15:30:43   1420s] SiteArray: non-trimmed site array dimensions = 831 x 7480
[12/06 15:30:43   1420s] SiteArray: use 31,911,936 bytes
[12/06 15:30:43   1420s] SiteArray: current memory after site array memory allocation 3502.9M
[12/06 15:30:43   1420s] SiteArray: FP blocked sites are writable
[12/06 15:30:44   1421s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/06 15:30:44   1421s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:3502.9M, EPOCH TIME: 1733517044.055649
[12/06 15:30:45   1422s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:1.586, REAL:1.588, MEM:3502.9M, EPOCH TIME: 1733517045.643389
[12/06 15:30:45   1422s] SiteArray: number of non floorplan blocked sites for llg default is 6215880
[12/06 15:30:45   1422s] Atter site array init, number of instance map data is 0.
[12/06 15:30:45   1422s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:1.909, REAL:1.912, MEM:3502.9M, EPOCH TIME: 1733517045.700338
[12/06 15:30:45   1422s] 
[12/06 15:30:45   1422s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/06 15:30:45   1422s] OPERPROF:     Starting CMU at level 3, MEM:3502.9M, EPOCH TIME: 1733517045.833015
[12/06 15:30:45   1422s] OPERPROF:     Finished CMU at level 3, CPU:0.006, REAL:0.006, MEM:3502.9M, EPOCH TIME: 1733517045.839131
[12/06 15:30:45   1422s] 
[12/06 15:30:45   1422s] Bad Lib Cell Checking (CMU) is done! (0)
[12/06 15:30:45   1422s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:2.068, REAL:2.071, MEM:3502.9M, EPOCH TIME: 1733517045.856757
[12/06 15:30:45   1422s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3502.9M, EPOCH TIME: 1733517045.856813
[12/06 15:30:45   1422s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3502.9M, EPOCH TIME: 1733517045.857205
[12/06 15:30:45   1422s] [CPU] DPlace-Init (cpu=0:00:02.2, real=0:00:02.0, mem=3502.9MB).
[12/06 15:30:45   1422s] OPERPROF: Finished DPlace-Init at level 1, CPU:2.172, REAL:2.175, MEM:3502.9M, EPOCH TIME: 1733517045.879696
[12/06 15:30:45   1422s]   Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:19.6 real=0:00:19.6)
[12/06 15:30:45   1422s]   Leaving CCOpt scope - extractRC...
[12/06 15:30:45   1422s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[12/06 15:30:45   1422s] Extraction called for design 'torus_credit_D_W32' of instances=107949 and nets=133835 using extraction engine 'preRoute' .
[12/06 15:30:45   1422s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/06 15:30:45   1422s] Type 'man IMPEXT-3530' for more detail.
[12/06 15:30:45   1422s] PreRoute RC Extraction called for design torus_credit_D_W32.
[12/06 15:30:45   1422s] RC Extraction called in multi-corner(1) mode.
[12/06 15:30:45   1422s] RCMode: PreRoute
[12/06 15:30:45   1422s]       RC Corner Indexes            0   
[12/06 15:30:45   1422s] Capacitance Scaling Factor   : 1.00000 
[12/06 15:30:45   1422s] Resistance Scaling Factor    : 1.00000 
[12/06 15:30:45   1422s] Clock Cap. Scaling Factor    : 1.00000 
[12/06 15:30:45   1422s] Clock Res. Scaling Factor    : 1.00000 
[12/06 15:30:45   1422s] Shrink Factor                : 1.00000
[12/06 15:30:45   1422s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/06 15:30:45   1422s] Using capacitance table file ...
[12/06 15:30:45   1422s] 
[12/06 15:30:45   1422s] Trim Metal Layers:
[12/06 15:30:46   1423s] LayerId::1 widthSet size::4
[12/06 15:30:46   1423s] LayerId::2 widthSet size::4
[12/06 15:30:46   1423s] LayerId::3 widthSet size::4
[12/06 15:30:46   1423s] LayerId::4 widthSet size::4
[12/06 15:30:46   1423s] LayerId::5 widthSet size::4
[12/06 15:30:46   1423s] LayerId::6 widthSet size::4
[12/06 15:30:46   1423s] LayerId::7 widthSet size::4
[12/06 15:30:46   1423s] LayerId::8 widthSet size::4
[12/06 15:30:46   1423s] LayerId::9 widthSet size::4
[12/06 15:30:46   1423s] LayerId::10 widthSet size::2
[12/06 15:30:46   1423s] Updating RC grid for preRoute extraction ...
[12/06 15:30:46   1423s] eee: pegSigSF::1.070000
[12/06 15:30:46   1423s] Initializing multi-corner capacitance tables ... 
[12/06 15:30:46   1423s] Initializing multi-corner resistance tables ...
[12/06 15:30:46   1423s] eee: l::1 avDens::0.110237 usedTrk::70004.888911 availTrk::635040.000000 sigTrk::70004.888911
[12/06 15:30:46   1423s] eee: l::2 avDens::0.198566 usedTrk::50985.844992 availTrk::256770.000000 sigTrk::50985.844992
[12/06 15:30:46   1423s] eee: l::3 avDens::0.217403 usedTrk::71553.750059 availTrk::329130.000000 sigTrk::71553.750059
[12/06 15:30:46   1423s] eee: l::4 avDens::0.214407 usedTrk::56269.072230 availTrk::262440.000000 sigTrk::56269.072230
[12/06 15:30:46   1423s] eee: l::5 avDens::0.033780 usedTrk::21451.905576 availTrk::635040.000000 sigTrk::21451.905576
[12/06 15:30:46   1423s] eee: l::6 avDens::0.050615 usedTrk::32142.743072 availTrk::635040.000000 sigTrk::32142.743072
[12/06 15:30:46   1423s] eee: l::7 avDens::0.239115 usedTrk::78807.666676 availTrk::329580.000000 sigTrk::78807.666676
[12/06 15:30:46   1423s] eee: l::8 avDens::0.334755 usedTrk::27069.952502 availTrk::80865.000000 sigTrk::27069.952502
[12/06 15:30:46   1423s] eee: l::9 avDens::0.143723 usedTrk::5452.138890 availTrk::37935.000000 sigTrk::5452.138890
[12/06 15:30:46   1423s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/06 15:30:46   1423s] {RT rc_corner 0 10 10 {8 0} {9 0} 2}
[12/06 15:30:46   1423s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.373251 uaWl=0.935675 uaWlH=0.591933 aWlH=0.064325 lMod=0 pMax=0.905000 pMod=78 wcR=0.693800 newSi=0.002700 wHLS=1.873572 siPrev=0 viaL=0.000000 crit=0.092715 shortMod=0.463573 fMod=0.023179 
[12/06 15:30:47   1424s] PreRoute RC Extraction DONE (CPU Time: 0:00:01.4  Real Time: 0:00:02.0  MEM: 3502.922M)
[12/06 15:30:47   1424s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[12/06 15:30:47   1424s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:01.4 real=0:00:01.4)
[12/06 15:30:47   1424s]   Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late...
[12/06 15:30:47   1424s] End AAE Lib Interpolated Model. (MEM=3502.92 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/06 15:30:48   1425s]   Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late done. (took cpu=0:00:01.6 real=0:00:01.6)
[12/06 15:30:49   1426s]   Clock DAG stats after clustering cong repair call:
[12/06 15:30:49   1426s]     cell counts      : b=1404, i=0, icg=0, dcg=0, l=0, total=1404
[12/06 15:30:49   1426s]     sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
[12/06 15:30:49   1426s]     misc counts      : r=1, pp=0
[12/06 15:30:49   1426s]     cell areas       : b=4548.960um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=4548.960um^2
[12/06 15:30:49   1426s]     cell capacitance : b=2.559pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=2.559pF
[12/06 15:30:49   1426s]     sink capacitance : total=41.961pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 15:30:49   1426s]     wire capacitance : top=0.000pF, trunk=3.617pF, leaf=29.428pF, total=33.044pF
[12/06 15:30:49   1426s]     wire lengths     : top=0.000um, trunk=28485.700um, leaf=205494.932um, total=233980.632um
[12/06 15:30:49   1426s]     hp wire lengths  : top=0.000um, trunk=20621.800um, leaf=75799.700um, total=96421.500um
[12/06 15:30:49   1426s]   Clock DAG net violations after clustering cong repair call:
[12/06 15:30:49   1426s]     Remaining Transition : {count=211, worst=[0.019ns, 0.017ns, 0.016ns, 0.015ns, 0.014ns, 0.013ns, 0.012ns, 0.012ns, 0.012ns, 0.012ns, ...]} avg=0.004ns sd=0.004ns sum=0.932ns
[12/06 15:30:49   1426s]   Clock DAG primary half-corner transition distribution after clustering cong repair call:
[12/06 15:30:49   1426s]     Trunk : target=0.133ns count=138 avg=0.102ns sd=0.020ns min=0.004ns max=0.132ns {14 <= 0.080ns, 54 <= 0.106ns, 44 <= 0.120ns, 25 <= 0.126ns, 1 <= 0.133ns}
[12/06 15:30:49   1426s]     Leaf  : target=0.133ns count=1267 avg=0.125ns sd=0.008ns min=0.089ns max=0.152ns {0 <= 0.080ns, 26 <= 0.106ns, 259 <= 0.120ns, 418 <= 0.126ns, 353 <= 0.133ns} {165 <= 0.140ns, 41 <= 0.146ns, 5 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
[12/06 15:30:49   1426s]   Clock DAG library cell distribution after clustering cong repair call {count}:
[12/06 15:30:49   1426s]      Bufs: CKBD4: 1404 
[12/06 15:30:49   1426s]   Clock DAG hash after clustering cong repair call: 3235715714315932102 15875021379433493575
[12/06 15:30:49   1426s]   CTS services accumulated run-time stats after clustering cong repair call:
[12/06 15:30:49   1426s]     delay calculator: calls=20080, total_wall_time=0.684s, mean_wall_time=0.034ms
[12/06 15:30:49   1426s]     legalizer: calls=21079, total_wall_time=0.333s, mean_wall_time=0.016ms
[12/06 15:30:49   1426s]     steiner router: calls=17951, total_wall_time=4.578s, mean_wall_time=0.255ms
[12/06 15:30:50   1426s]   Primary reporting skew groups after clustering cong repair call:
[12/06 15:30:50   1426s]     skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.670, max=0.792, avg=0.744, sd=0.027], skew [0.121 vs 0.058*], 71.6% {0.724, 0.783} (wid=0.027 ws=0.017) (gid=0.772 gs=0.119)
[12/06 15:30:50   1427s]         min path sink: ys[3].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg[8][6]/CP
[12/06 15:30:50   1427s]         max path sink: ys[2].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg[16][28]/CP
[12/06 15:30:50   1427s]   Skew group summary after clustering cong repair call:
[12/06 15:30:50   1427s]     skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.670, max=0.792, avg=0.744, sd=0.027], skew [0.121 vs 0.058*], 71.6% {0.724, 0.783} (wid=0.027 ws=0.017) (gid=0.772 gs=0.119)
[12/06 15:30:50   1427s]   CongRepair After Initial Clustering done. (took cpu=0:00:24.9 real=0:00:24.9)
[12/06 15:30:50   1427s]   Stage::Clustering done. (took cpu=0:01:21 real=0:01:21)
[12/06 15:30:50   1427s]   Stage::DRV Fixing...
[12/06 15:30:50   1427s]   Fixing clock tree slew time and max cap violations...
[12/06 15:30:50   1427s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations': 3235715714315932102 15875021379433493575
[12/06 15:30:50   1427s]     CTS services accumulated run-time stats before 'Fixing clock tree slew time and max cap violations':
[12/06 15:30:50   1427s]       delay calculator: calls=20080, total_wall_time=0.684s, mean_wall_time=0.034ms
[12/06 15:30:50   1427s]       legalizer: calls=21079, total_wall_time=0.333s, mean_wall_time=0.016ms
[12/06 15:30:50   1427s]       steiner router: calls=17951, total_wall_time=4.578s, mean_wall_time=0.255ms
[12/06 15:30:50   1427s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[12/06 15:31:26   1463s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[12/06 15:31:26   1463s]       cell counts      : b=1648, i=0, icg=0, dcg=0, l=0, total=1648
[12/06 15:31:26   1463s]       sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
[12/06 15:31:26   1463s]       misc counts      : r=1, pp=0
[12/06 15:31:26   1463s]       cell areas       : b=5309.280um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5309.280um^2
[12/06 15:31:26   1463s]       cell capacitance : b=2.981pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=2.981pF
[12/06 15:31:26   1463s]       sink capacitance : total=41.961pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 15:31:26   1463s]       wire capacitance : top=0.000pF, trunk=4.337pF, leaf=29.238pF, total=33.575pF
[12/06 15:31:26   1463s]       wire lengths     : top=0.000um, trunk=34038.893um, leaf=203956.063um, total=237994.956um
[12/06 15:31:26   1463s]       hp wire lengths  : top=0.000um, trunk=25919.000um, leaf=78788.300um, total=104707.300um
[12/06 15:31:26   1463s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
[12/06 15:31:26   1463s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
[12/06 15:31:26   1463s]       Trunk : target=0.133ns count=264 avg=0.067ns sd=0.041ns min=0.004ns max=0.132ns {140 <= 0.080ns, 53 <= 0.106ns, 37 <= 0.120ns, 23 <= 0.126ns, 11 <= 0.133ns}
[12/06 15:31:26   1463s]       Leaf  : target=0.133ns count=1385 avg=0.116ns sd=0.019ns min=0.070ns max=0.133ns {206 <= 0.080ns, 28 <= 0.106ns, 259 <= 0.120ns, 418 <= 0.126ns, 474 <= 0.133ns}
[12/06 15:31:26   1463s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
[12/06 15:31:26   1463s]        Bufs: CKBD4: 1620 CKBD2: 28 
[12/06 15:31:26   1463s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations': 12214357038849691853 9057476592172288370
[12/06 15:31:26   1463s]     CTS services accumulated run-time stats after 'Fixing clock tree slew time and max cap violations':
[12/06 15:31:26   1463s]       delay calculator: calls=85321, total_wall_time=2.732s, mean_wall_time=0.032ms
[12/06 15:31:26   1463s]       legalizer: calls=37576, total_wall_time=0.787s, mean_wall_time=0.021ms
[12/06 15:31:26   1463s]       steiner router: calls=50345, total_wall_time=11.637s, mean_wall_time=0.231ms
[12/06 15:31:26   1463s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
[12/06 15:31:26   1463s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.677, max=0.838], skew [0.161 vs 0.058*]
[12/06 15:31:27   1464s]           min path sink: ys[3].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg[9][6]/CP
[12/06 15:31:27   1464s]           max path sink: ys[1].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg[5][23]/CP
[12/06 15:31:27   1464s]     Skew group summary after 'Fixing clock tree slew time and max cap violations':
[12/06 15:31:27   1464s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.677, max=0.838], skew [0.161 vs 0.058*]
[12/06 15:31:27   1464s]     Legalizer API calls during this step: 16497 succeeded with high effort: 16497 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 15:31:27   1464s]   Fixing clock tree slew time and max cap violations done. (took cpu=0:00:36.5 real=0:00:36.6)
[12/06 15:31:27   1464s]   Fixing clock tree slew time and max cap violations - detailed pass...
[12/06 15:31:27   1464s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations - detailed pass': 12214357038849691853 9057476592172288370
[12/06 15:31:27   1464s]     CTS services accumulated run-time stats before 'Fixing clock tree slew time and max cap violations - detailed pass':
[12/06 15:31:27   1464s]       delay calculator: calls=85321, total_wall_time=2.732s, mean_wall_time=0.032ms
[12/06 15:31:27   1464s]       legalizer: calls=37576, total_wall_time=0.787s, mean_wall_time=0.021ms
[12/06 15:31:27   1464s]       steiner router: calls=50345, total_wall_time=11.637s, mean_wall_time=0.231ms
[12/06 15:31:27   1464s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[12/06 15:31:27   1464s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[12/06 15:31:27   1464s]       cell counts      : b=1648, i=0, icg=0, dcg=0, l=0, total=1648
[12/06 15:31:27   1464s]       sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
[12/06 15:31:27   1464s]       misc counts      : r=1, pp=0
[12/06 15:31:27   1464s]       cell areas       : b=5309.280um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5309.280um^2
[12/06 15:31:27   1464s]       cell capacitance : b=2.981pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=2.981pF
[12/06 15:31:27   1464s]       sink capacitance : total=41.961pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 15:31:27   1464s]       wire capacitance : top=0.000pF, trunk=4.337pF, leaf=29.238pF, total=33.575pF
[12/06 15:31:27   1464s]       wire lengths     : top=0.000um, trunk=34038.893um, leaf=203956.063um, total=237994.956um
[12/06 15:31:27   1464s]       hp wire lengths  : top=0.000um, trunk=25919.000um, leaf=78788.300um, total=104707.300um
[12/06 15:31:27   1464s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
[12/06 15:31:27   1464s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
[12/06 15:31:27   1464s]       Trunk : target=0.133ns count=264 avg=0.067ns sd=0.041ns min=0.004ns max=0.132ns {140 <= 0.080ns, 53 <= 0.106ns, 37 <= 0.120ns, 23 <= 0.126ns, 11 <= 0.133ns}
[12/06 15:31:27   1464s]       Leaf  : target=0.133ns count=1385 avg=0.116ns sd=0.019ns min=0.070ns max=0.133ns {206 <= 0.080ns, 28 <= 0.106ns, 259 <= 0.120ns, 418 <= 0.126ns, 474 <= 0.133ns}
[12/06 15:31:27   1464s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
[12/06 15:31:27   1464s]        Bufs: CKBD4: 1620 CKBD2: 28 
[12/06 15:31:27   1464s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations - detailed pass': 12214357038849691853 9057476592172288370
[12/06 15:31:27   1464s]     CTS services accumulated run-time stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[12/06 15:31:27   1464s]       delay calculator: calls=85321, total_wall_time=2.732s, mean_wall_time=0.032ms
[12/06 15:31:27   1464s]       legalizer: calls=37576, total_wall_time=0.787s, mean_wall_time=0.021ms
[12/06 15:31:27   1464s]       steiner router: calls=50345, total_wall_time=11.637s, mean_wall_time=0.231ms
[12/06 15:31:28   1465s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
[12/06 15:31:28   1465s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.677, max=0.838, avg=0.746, sd=0.028], skew [0.161 vs 0.058*], 70.5% {0.725, 0.784} (wid=0.027 ws=0.017) (gid=0.814 gs=0.154)
[12/06 15:31:28   1465s]           min path sink: ys[3].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg[9][6]/CP
[12/06 15:31:28   1465s]           max path sink: ys[1].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg[5][23]/CP
[12/06 15:31:28   1465s]     Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
[12/06 15:31:28   1465s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.677, max=0.838, avg=0.746, sd=0.028], skew [0.161 vs 0.058*], 70.5% {0.725, 0.784} (wid=0.027 ws=0.017) (gid=0.814 gs=0.154)
[12/06 15:31:28   1465s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 15:31:28   1465s]   Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:01.3 real=0:00:01.3)
[12/06 15:31:28   1465s]   Stage::DRV Fixing done. (took cpu=0:00:37.8 real=0:00:37.9)
[12/06 15:31:28   1465s]   Stage::Insertion Delay Reduction...
[12/06 15:31:28   1465s]   Removing unnecessary root buffering...
[12/06 15:31:28   1465s]     Clock DAG hash before 'Removing unnecessary root buffering': 12214357038849691853 9057476592172288370
[12/06 15:31:28   1465s]     CTS services accumulated run-time stats before 'Removing unnecessary root buffering':
[12/06 15:31:28   1465s]       delay calculator: calls=85321, total_wall_time=2.732s, mean_wall_time=0.032ms
[12/06 15:31:28   1465s]       legalizer: calls=37576, total_wall_time=0.787s, mean_wall_time=0.021ms
[12/06 15:31:28   1465s]       steiner router: calls=50345, total_wall_time=11.637s, mean_wall_time=0.231ms
[12/06 15:31:28   1465s]     Clock DAG stats after 'Removing unnecessary root buffering':
[12/06 15:31:28   1465s]       cell counts      : b=1647, i=0, icg=0, dcg=0, l=0, total=1647
[12/06 15:31:28   1465s]       sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
[12/06 15:31:28   1465s]       misc counts      : r=1, pp=0
[12/06 15:31:28   1465s]       cell areas       : b=5306.040um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5306.040um^2
[12/06 15:31:29   1465s]       cell capacitance : b=2.979pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=2.979pF
[12/06 15:31:29   1465s]       sink capacitance : total=41.961pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 15:31:29   1465s]       wire capacitance : top=0.000pF, trunk=4.337pF, leaf=29.238pF, total=33.574pF
[12/06 15:31:29   1465s]       wire lengths     : top=0.000um, trunk=34037.679um, leaf=203956.063um, total=237993.742um
[12/06 15:31:29   1465s]       hp wire lengths  : top=0.000um, trunk=25654.000um, leaf=78788.300um, total=104442.300um
[12/06 15:31:29   1465s]     Clock DAG net violations after 'Removing unnecessary root buffering': none
[12/06 15:31:29   1465s]     Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
[12/06 15:31:29   1465s]       Trunk : target=0.133ns count=263 avg=0.067ns sd=0.041ns min=0.007ns max=0.132ns {140 <= 0.080ns, 52 <= 0.106ns, 37 <= 0.120ns, 23 <= 0.126ns, 11 <= 0.133ns}
[12/06 15:31:29   1465s]       Leaf  : target=0.133ns count=1385 avg=0.116ns sd=0.019ns min=0.070ns max=0.133ns {206 <= 0.080ns, 28 <= 0.106ns, 259 <= 0.120ns, 418 <= 0.126ns, 474 <= 0.133ns}
[12/06 15:31:29   1465s]     Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
[12/06 15:31:29   1465s]        Bufs: CKBD4: 1619 CKBD2: 28 
[12/06 15:31:29   1466s]     Clock DAG hash after 'Removing unnecessary root buffering': 145745601774104060 12427766670948436522
[12/06 15:31:29   1466s]     CTS services accumulated run-time stats after 'Removing unnecessary root buffering':
[12/06 15:31:29   1466s]       delay calculator: calls=85508, total_wall_time=2.739s, mean_wall_time=0.032ms
[12/06 15:31:29   1466s]       legalizer: calls=37612, total_wall_time=0.789s, mean_wall_time=0.021ms
[12/06 15:31:29   1466s]       steiner router: calls=50423, total_wall_time=11.657s, mean_wall_time=0.231ms
[12/06 15:31:29   1466s]     Primary reporting skew groups after 'Removing unnecessary root buffering':
[12/06 15:31:29   1466s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.595, max=0.756], skew [0.161 vs 0.058*]
[12/06 15:31:29   1466s]           min path sink: ys[3].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg[9][6]/CP
[12/06 15:31:29   1466s]           max path sink: ys[1].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg[5][23]/CP
[12/06 15:31:29   1466s]     Skew group summary after 'Removing unnecessary root buffering':
[12/06 15:31:29   1466s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.595, max=0.756], skew [0.161 vs 0.058*]
[12/06 15:31:29   1466s]     Legalizer API calls during this step: 36 succeeded with high effort: 36 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 15:31:29   1466s]   Removing unnecessary root buffering done. (took cpu=0:00:00.7 real=0:00:00.7)
[12/06 15:31:29   1466s]   Removing unconstrained drivers...
[12/06 15:31:29   1466s]     Clock DAG hash before 'Removing unconstrained drivers': 145745601774104060 12427766670948436522
[12/06 15:31:29   1466s]     CTS services accumulated run-time stats before 'Removing unconstrained drivers':
[12/06 15:31:29   1466s]       delay calculator: calls=85508, total_wall_time=2.739s, mean_wall_time=0.032ms
[12/06 15:31:29   1466s]       legalizer: calls=37612, total_wall_time=0.789s, mean_wall_time=0.021ms
[12/06 15:31:29   1466s]       steiner router: calls=50423, total_wall_time=11.657s, mean_wall_time=0.231ms
[12/06 15:31:29   1466s]     Clock DAG stats after 'Removing unconstrained drivers':
[12/06 15:31:29   1466s]       cell counts      : b=1647, i=0, icg=0, dcg=0, l=0, total=1647
[12/06 15:31:29   1466s]       sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
[12/06 15:31:29   1466s]       misc counts      : r=1, pp=0
[12/06 15:31:29   1466s]       cell areas       : b=5306.040um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5306.040um^2
[12/06 15:31:29   1466s]       cell capacitance : b=2.979pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=2.979pF
[12/06 15:31:29   1466s]       sink capacitance : total=41.961pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 15:31:29   1466s]       wire capacitance : top=0.000pF, trunk=4.337pF, leaf=29.238pF, total=33.574pF
[12/06 15:31:29   1466s]       wire lengths     : top=0.000um, trunk=34037.679um, leaf=203956.063um, total=237993.742um
[12/06 15:31:29   1466s]       hp wire lengths  : top=0.000um, trunk=25654.000um, leaf=78788.300um, total=104442.300um
[12/06 15:31:29   1466s]     Clock DAG net violations after 'Removing unconstrained drivers': none
[12/06 15:31:29   1466s]     Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
[12/06 15:31:29   1466s]       Trunk : target=0.133ns count=263 avg=0.067ns sd=0.041ns min=0.007ns max=0.132ns {140 <= 0.080ns, 52 <= 0.106ns, 37 <= 0.120ns, 23 <= 0.126ns, 11 <= 0.133ns}
[12/06 15:31:29   1466s]       Leaf  : target=0.133ns count=1385 avg=0.116ns sd=0.019ns min=0.070ns max=0.133ns {206 <= 0.080ns, 28 <= 0.106ns, 259 <= 0.120ns, 418 <= 0.126ns, 474 <= 0.133ns}
[12/06 15:31:29   1466s]     Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
[12/06 15:31:29   1466s]        Bufs: CKBD4: 1619 CKBD2: 28 
[12/06 15:31:29   1466s]     Clock DAG hash after 'Removing unconstrained drivers': 145745601774104060 12427766670948436522
[12/06 15:31:29   1466s]     CTS services accumulated run-time stats after 'Removing unconstrained drivers':
[12/06 15:31:29   1466s]       delay calculator: calls=85508, total_wall_time=2.739s, mean_wall_time=0.032ms
[12/06 15:31:29   1466s]       legalizer: calls=37612, total_wall_time=0.789s, mean_wall_time=0.021ms
[12/06 15:31:29   1466s]       steiner router: calls=50423, total_wall_time=11.657s, mean_wall_time=0.231ms
[12/06 15:31:29   1466s]     Primary reporting skew groups after 'Removing unconstrained drivers':
[12/06 15:31:29   1466s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.595, max=0.756], skew [0.161 vs 0.058*]
[12/06 15:31:29   1466s]           min path sink: ys[3].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg[9][6]/CP
[12/06 15:31:29   1466s]           max path sink: ys[1].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg[5][23]/CP
[12/06 15:31:29   1466s]     Skew group summary after 'Removing unconstrained drivers':
[12/06 15:31:29   1466s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.595, max=0.756], skew [0.161 vs 0.058*]
[12/06 15:31:29   1466s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 15:31:29   1466s]   Removing unconstrained drivers done. (took cpu=0:00:00.6 real=0:00:00.6)
[12/06 15:31:29   1466s]   Reducing insertion delay 1...
[12/06 15:31:30   1466s]     Clock DAG hash before 'Reducing insertion delay 1': 145745601774104060 12427766670948436522
[12/06 15:31:30   1466s]     CTS services accumulated run-time stats before 'Reducing insertion delay 1':
[12/06 15:31:30   1466s]       delay calculator: calls=85508, total_wall_time=2.739s, mean_wall_time=0.032ms
[12/06 15:31:30   1466s]       legalizer: calls=37612, total_wall_time=0.789s, mean_wall_time=0.021ms
[12/06 15:31:30   1466s]       steiner router: calls=50423, total_wall_time=11.657s, mean_wall_time=0.231ms
[12/06 15:31:30   1467s]     Clock DAG stats after 'Reducing insertion delay 1':
[12/06 15:31:30   1467s]       cell counts      : b=1647, i=0, icg=0, dcg=0, l=0, total=1647
[12/06 15:31:30   1467s]       sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
[12/06 15:31:30   1467s]       misc counts      : r=1, pp=0
[12/06 15:31:30   1467s]       cell areas       : b=5306.040um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5306.040um^2
[12/06 15:31:30   1467s]       cell capacitance : b=2.979pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=2.979pF
[12/06 15:31:30   1467s]       sink capacitance : total=41.961pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 15:31:30   1467s]       wire capacitance : top=0.000pF, trunk=4.337pF, leaf=29.238pF, total=33.574pF
[12/06 15:31:30   1467s]       wire lengths     : top=0.000um, trunk=34037.679um, leaf=203956.063um, total=237993.742um
[12/06 15:31:30   1467s]       hp wire lengths  : top=0.000um, trunk=25654.000um, leaf=78788.300um, total=104442.300um
[12/06 15:31:30   1467s]     Clock DAG net violations after 'Reducing insertion delay 1': none
[12/06 15:31:30   1467s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
[12/06 15:31:30   1467s]       Trunk : target=0.133ns count=263 avg=0.067ns sd=0.041ns min=0.007ns max=0.132ns {140 <= 0.080ns, 52 <= 0.106ns, 37 <= 0.120ns, 23 <= 0.126ns, 11 <= 0.133ns}
[12/06 15:31:30   1467s]       Leaf  : target=0.133ns count=1385 avg=0.116ns sd=0.019ns min=0.070ns max=0.133ns {206 <= 0.080ns, 28 <= 0.106ns, 259 <= 0.120ns, 418 <= 0.126ns, 474 <= 0.133ns}
[12/06 15:31:30   1467s]     Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
[12/06 15:31:30   1467s]        Bufs: CKBD4: 1619 CKBD2: 28 
[12/06 15:31:30   1467s]     Clock DAG hash after 'Reducing insertion delay 1': 145745601774104060 12427766670948436522
[12/06 15:31:30   1467s]     CTS services accumulated run-time stats after 'Reducing insertion delay 1':
[12/06 15:31:30   1467s]       delay calculator: calls=85535, total_wall_time=2.740s, mean_wall_time=0.032ms
[12/06 15:31:30   1467s]       legalizer: calls=37615, total_wall_time=0.789s, mean_wall_time=0.021ms
[12/06 15:31:30   1467s]       steiner router: calls=50430, total_wall_time=11.661s, mean_wall_time=0.231ms
[12/06 15:31:30   1467s]     Primary reporting skew groups after 'Reducing insertion delay 1':
[12/06 15:31:30   1467s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.595, max=0.756], skew [0.161 vs 0.058*]
[12/06 15:31:30   1467s]           min path sink: ys[3].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg[9][6]/CP
[12/06 15:31:30   1467s]           max path sink: ys[1].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg[5][23]/CP
[12/06 15:31:30   1467s]     Skew group summary after 'Reducing insertion delay 1':
[12/06 15:31:30   1467s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.595, max=0.756], skew [0.161 vs 0.058*]
[12/06 15:31:30   1467s]     Legalizer API calls during this step: 3 succeeded with high effort: 3 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 15:31:30   1467s]   Reducing insertion delay 1 done. (took cpu=0:00:00.7 real=0:00:00.7)
[12/06 15:31:30   1467s]   Removing longest path buffering...
[12/06 15:31:30   1467s]     Clock DAG hash before 'Removing longest path buffering': 145745601774104060 12427766670948436522
[12/06 15:31:30   1467s]     CTS services accumulated run-time stats before 'Removing longest path buffering':
[12/06 15:31:30   1467s]       delay calculator: calls=85535, total_wall_time=2.740s, mean_wall_time=0.032ms
[12/06 15:31:30   1467s]       legalizer: calls=37615, total_wall_time=0.789s, mean_wall_time=0.021ms
[12/06 15:31:30   1467s]       steiner router: calls=50430, total_wall_time=11.661s, mean_wall_time=0.231ms
[12/06 15:31:33   1469s]     Clock DAG stats after 'Removing longest path buffering':
[12/06 15:31:33   1469s]       cell counts      : b=1641, i=0, icg=0, dcg=0, l=0, total=1641
[12/06 15:31:33   1469s]       sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
[12/06 15:31:33   1469s]       misc counts      : r=1, pp=0
[12/06 15:31:33   1469s]       cell areas       : b=5288.760um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5288.760um^2
[12/06 15:31:33   1469s]       cell capacitance : b=2.970pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=2.970pF
[12/06 15:31:33   1469s]       sink capacitance : total=41.961pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 15:31:33   1469s]       wire capacitance : top=0.000pF, trunk=4.351pF, leaf=29.272pF, total=33.622pF
[12/06 15:31:33   1469s]       wire lengths     : top=0.000um, trunk=34167.480um, leaf=204230.161um, total=238397.641um
[12/06 15:31:33   1469s]       hp wire lengths  : top=0.000um, trunk=25723.000um, leaf=79024.000um, total=104747.000um
[12/06 15:31:33   1469s]     Clock DAG net violations after 'Removing longest path buffering': none
[12/06 15:31:33   1469s]     Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
[12/06 15:31:33   1469s]       Trunk : target=0.133ns count=257 avg=0.069ns sd=0.042ns min=0.007ns max=0.133ns {135 <= 0.080ns, 44 <= 0.106ns, 37 <= 0.120ns, 26 <= 0.126ns, 15 <= 0.133ns}
[12/06 15:31:33   1469s]       Leaf  : target=0.133ns count=1385 avg=0.116ns sd=0.019ns min=0.070ns max=0.133ns {208 <= 0.080ns, 27 <= 0.106ns, 257 <= 0.120ns, 416 <= 0.126ns, 477 <= 0.133ns}
[12/06 15:31:33   1470s]     Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
[12/06 15:31:33   1470s]        Bufs: CKBD4: 1615 CKBD2: 26 
[12/06 15:31:33   1470s]     Clock DAG hash after 'Removing longest path buffering': 9211272469429647444 9327691075464466263
[12/06 15:31:33   1470s]     CTS services accumulated run-time stats after 'Removing longest path buffering':
[12/06 15:31:33   1470s]       delay calculator: calls=89983, total_wall_time=2.893s, mean_wall_time=0.032ms
[12/06 15:31:33   1470s]       legalizer: calls=38066, total_wall_time=0.805s, mean_wall_time=0.021ms
[12/06 15:31:33   1470s]       steiner router: calls=51404, total_wall_time=11.941s, mean_wall_time=0.232ms
[12/06 15:31:33   1470s]     Primary reporting skew groups after 'Removing longest path buffering':
[12/06 15:31:33   1470s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.594, max=0.727], skew [0.133 vs 0.058*]
[12/06 15:31:33   1470s]           min path sink: ys[0].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg[28][11]/CP
[12/06 15:31:33   1470s]           max path sink: ys[1].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg[7][2]/CP
[12/06 15:31:33   1470s]     Skew group summary after 'Removing longest path buffering':
[12/06 15:31:33   1470s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.594, max=0.727], skew [0.133 vs 0.058*]
[12/06 15:31:33   1470s]     Legalizer API calls during this step: 451 succeeded with high effort: 451 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 15:31:33   1470s]   Removing longest path buffering done. (took cpu=0:00:02.6 real=0:00:02.6)
[12/06 15:31:33   1470s]   Reducing insertion delay 2...
[12/06 15:31:33   1470s]     Clock DAG hash before 'Reducing insertion delay 2': 9211272469429647444 9327691075464466263
[12/06 15:31:33   1470s]     CTS services accumulated run-time stats before 'Reducing insertion delay 2':
[12/06 15:31:33   1470s]       delay calculator: calls=89983, total_wall_time=2.893s, mean_wall_time=0.032ms
[12/06 15:31:33   1470s]       legalizer: calls=38066, total_wall_time=0.805s, mean_wall_time=0.021ms
[12/06 15:31:33   1470s]       steiner router: calls=51404, total_wall_time=11.941s, mean_wall_time=0.232ms
[12/06 15:31:34   1471s]     Path optimization required 756 stage delay updates 
[12/06 15:31:34   1471s]     Clock DAG stats after 'Reducing insertion delay 2':
[12/06 15:31:34   1471s]       cell counts      : b=1641, i=0, icg=0, dcg=0, l=0, total=1641
[12/06 15:31:34   1471s]       sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
[12/06 15:31:34   1471s]       misc counts      : r=1, pp=0
[12/06 15:31:34   1471s]       cell areas       : b=5288.760um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5288.760um^2
[12/06 15:31:34   1471s]       cell capacitance : b=2.970pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=2.970pF
[12/06 15:31:34   1471s]       sink capacitance : total=41.961pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 15:31:34   1471s]       wire capacitance : top=0.000pF, trunk=4.346pF, leaf=29.271pF, total=33.617pF
[12/06 15:31:34   1471s]       wire lengths     : top=0.000um, trunk=34147.380um, leaf=204222.061um, total=238369.441um
[12/06 15:31:34   1471s]       hp wire lengths  : top=0.000um, trunk=25721.400um, leaf=79016.800um, total=104738.200um
[12/06 15:31:34   1471s]     Clock DAG net violations after 'Reducing insertion delay 2': none
[12/06 15:31:34   1471s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
[12/06 15:31:34   1471s]       Trunk : target=0.133ns count=257 avg=0.069ns sd=0.042ns min=0.007ns max=0.133ns {135 <= 0.080ns, 44 <= 0.106ns, 37 <= 0.120ns, 26 <= 0.126ns, 15 <= 0.133ns}
[12/06 15:31:34   1471s]       Leaf  : target=0.133ns count=1385 avg=0.116ns sd=0.019ns min=0.070ns max=0.133ns {208 <= 0.080ns, 27 <= 0.106ns, 257 <= 0.120ns, 416 <= 0.126ns, 477 <= 0.133ns}
[12/06 15:31:34   1471s]     Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
[12/06 15:31:34   1471s]        Bufs: CKBD4: 1615 CKBD2: 26 
[12/06 15:31:34   1471s]     Clock DAG hash after 'Reducing insertion delay 2': 17427384728643328540 16545145497175358351
[12/06 15:31:34   1471s]     CTS services accumulated run-time stats after 'Reducing insertion delay 2':
[12/06 15:31:34   1471s]       delay calculator: calls=91918, total_wall_time=2.965s, mean_wall_time=0.032ms
[12/06 15:31:34   1471s]       legalizer: calls=38438, total_wall_time=0.815s, mean_wall_time=0.021ms
[12/06 15:31:34   1471s]       steiner router: calls=52160, total_wall_time=12.078s, mean_wall_time=0.232ms
[12/06 15:31:35   1471s]     Primary reporting skew groups after 'Reducing insertion delay 2':
[12/06 15:31:35   1471s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.594, max=0.717, avg=0.656, sd=0.022], skew [0.123 vs 0.058*], 83% {0.618, 0.676} (wid=0.032 ws=0.022) (gid=0.702 gs=0.125)
[12/06 15:31:35   1471s]           min path sink: ys[0].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg[28][11]/CP
[12/06 15:31:35   1471s]           max path sink: ys[1].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg[19][20]/CP
[12/06 15:31:35   1472s]     Skew group summary after 'Reducing insertion delay 2':
[12/06 15:31:35   1472s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.594, max=0.717, avg=0.656, sd=0.022], skew [0.123 vs 0.058*], 83% {0.618, 0.676} (wid=0.032 ws=0.022) (gid=0.702 gs=0.125)
[12/06 15:31:35   1472s]     Legalizer API calls during this step: 372 succeeded with high effort: 372 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 15:31:35   1472s]   Reducing insertion delay 2 done. (took cpu=0:00:02.1 real=0:00:02.1)
[12/06 15:31:35   1472s]   Stage::Insertion Delay Reduction done. (took cpu=0:00:06.9 real=0:00:06.9)
[12/06 15:31:35   1472s]   CCOpt::Phase::Construction done. (took cpu=0:02:05 real=0:02:05)
[12/06 15:31:35   1472s]   CCOpt::Phase::Implementation...
[12/06 15:31:35   1472s]   Stage::Reducing Power...
[12/06 15:31:35   1472s]   Improving clock tree routing...
[12/06 15:31:35   1472s]     Clock DAG hash before 'Improving clock tree routing': 17427384728643328540 16545145497175358351
[12/06 15:31:35   1472s]     CTS services accumulated run-time stats before 'Improving clock tree routing':
[12/06 15:31:35   1472s]       delay calculator: calls=91918, total_wall_time=2.965s, mean_wall_time=0.032ms
[12/06 15:31:35   1472s]       legalizer: calls=38438, total_wall_time=0.815s, mean_wall_time=0.021ms
[12/06 15:31:35   1472s]       steiner router: calls=52160, total_wall_time=12.078s, mean_wall_time=0.232ms
[12/06 15:31:35   1472s]     Iteration 1...
[12/06 15:31:36   1473s]     Iteration 1 done.
[12/06 15:31:37   1474s]     Clock DAG stats after 'Improving clock tree routing':
[12/06 15:31:37   1474s]       cell counts      : b=1641, i=0, icg=0, dcg=0, l=0, total=1641
[12/06 15:31:37   1474s]       sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
[12/06 15:31:37   1474s]       misc counts      : r=1, pp=0
[12/06 15:31:37   1474s]       cell areas       : b=5288.760um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5288.760um^2
[12/06 15:31:37   1474s]       cell capacitance : b=2.970pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=2.970pF
[12/06 15:31:37   1474s]       sink capacitance : total=41.961pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 15:31:37   1474s]       wire capacitance : top=0.000pF, trunk=4.236pF, leaf=29.271pF, total=33.507pF
[12/06 15:31:37   1474s]       wire lengths     : top=0.000um, trunk=33282.383um, leaf=204222.061um, total=237504.444um
[12/06 15:31:37   1474s]       hp wire lengths  : top=0.000um, trunk=25052.600um, leaf=79016.800um, total=104069.400um
[12/06 15:31:37   1474s]     Clock DAG net violations after 'Improving clock tree routing': none
[12/06 15:31:37   1474s]     Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
[12/06 15:31:37   1474s]       Trunk : target=0.133ns count=257 avg=0.068ns sd=0.043ns min=0.007ns max=0.133ns {135 <= 0.080ns, 42 <= 0.106ns, 39 <= 0.120ns, 28 <= 0.126ns, 13 <= 0.133ns}
[12/06 15:31:37   1474s]       Leaf  : target=0.133ns count=1385 avg=0.116ns sd=0.019ns min=0.070ns max=0.133ns {208 <= 0.080ns, 27 <= 0.106ns, 257 <= 0.120ns, 416 <= 0.126ns, 477 <= 0.133ns}
[12/06 15:31:37   1474s]     Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
[12/06 15:31:37   1474s]        Bufs: CKBD4: 1615 CKBD2: 26 
[12/06 15:31:37   1474s]     Clock DAG hash after 'Improving clock tree routing': 16558091652640244011 11790832806107019408
[12/06 15:31:37   1474s]     CTS services accumulated run-time stats after 'Improving clock tree routing':
[12/06 15:31:37   1474s]       delay calculator: calls=94707, total_wall_time=3.046s, mean_wall_time=0.032ms
[12/06 15:31:37   1474s]       legalizer: calls=39344, total_wall_time=0.841s, mean_wall_time=0.021ms
[12/06 15:31:37   1474s]       steiner router: calls=53120, total_wall_time=12.234s, mean_wall_time=0.230ms
[12/06 15:31:37   1474s]     Primary reporting skew groups after 'Improving clock tree routing':
[12/06 15:31:37   1474s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.594, max=0.717], skew [0.123 vs 0.058*]
[12/06 15:31:37   1474s]           min path sink: ys[0].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg[28][11]/CP
[12/06 15:31:37   1474s]           max path sink: ys[1].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg[19][20]/CP
[12/06 15:31:37   1474s]     Skew group summary after 'Improving clock tree routing':
[12/06 15:31:37   1474s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.594, max=0.717], skew [0.123 vs 0.058*]
[12/06 15:31:37   1474s]     Legalizer API calls during this step: 906 succeeded with high effort: 906 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 15:31:37   1474s]   Improving clock tree routing done. (took cpu=0:00:02.2 real=0:00:02.3)
[12/06 15:31:37   1474s]   Reducing clock tree power 1...
[12/06 15:31:37   1474s]     Clock DAG hash before 'Reducing clock tree power 1': 16558091652640244011 11790832806107019408
[12/06 15:31:37   1474s]     CTS services accumulated run-time stats before 'Reducing clock tree power 1':
[12/06 15:31:37   1474s]       delay calculator: calls=94707, total_wall_time=3.046s, mean_wall_time=0.032ms
[12/06 15:31:37   1474s]       legalizer: calls=39344, total_wall_time=0.841s, mean_wall_time=0.021ms
[12/06 15:31:37   1474s]       steiner router: calls=53120, total_wall_time=12.234s, mean_wall_time=0.230ms
[12/06 15:31:37   1474s]     Resizing gates: 
[12/06 15:31:37   1474s]     Legalizer releasing space for clock trees
[12/06 15:31:38   1474s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[12/06 15:31:41   1478s]     Legalizing clock trees done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/06 15:31:41   1478s]     100% 
[12/06 15:31:41   1478s]     Clock DAG stats after reducing clock tree power 1 iteration 1:
[12/06 15:31:41   1478s]       cell counts      : b=1641, i=0, icg=0, dcg=0, l=0, total=1641
[12/06 15:31:41   1478s]       sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
[12/06 15:31:41   1478s]       misc counts      : r=1, pp=0
[12/06 15:31:41   1478s]       cell areas       : b=5101.200um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5101.200um^2
[12/06 15:31:41   1478s]       cell capacitance : b=2.872pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=2.872pF
[12/06 15:31:41   1478s]       sink capacitance : total=41.961pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 15:31:41   1478s]       wire capacitance : top=0.000pF, trunk=4.235pF, leaf=29.271pF, total=33.505pF
[12/06 15:31:41   1478s]       wire lengths     : top=0.000um, trunk=33268.582um, leaf=204221.661um, total=237490.244um
[12/06 15:31:41   1478s]       hp wire lengths  : top=0.000um, trunk=25052.600um, leaf=79016.800um, total=104069.400um
[12/06 15:31:41   1478s]     Clock DAG net violations after reducing clock tree power 1 iteration 1: none
[12/06 15:31:41   1478s]     Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 1:
[12/06 15:31:41   1478s]       Trunk : target=0.133ns count=257 avg=0.084ns sd=0.030ns min=0.007ns max=0.133ns {111 <= 0.080ns, 72 <= 0.106ns, 40 <= 0.120ns, 24 <= 0.126ns, 10 <= 0.133ns}
[12/06 15:31:41   1478s]       Leaf  : target=0.133ns count=1385 avg=0.116ns sd=0.019ns min=0.070ns max=0.133ns {207 <= 0.080ns, 27 <= 0.106ns, 257 <= 0.120ns, 416 <= 0.126ns, 478 <= 0.133ns}
[12/06 15:31:41   1478s]     Clock DAG library cell distribution after reducing clock tree power 1 iteration 1 {count}:
[12/06 15:31:41   1478s]        Bufs: CKBD4: 1500 CKBD2: 53 CKBD1: 88 
[12/06 15:31:42   1478s]     Clock DAG hash after reducing clock tree power 1 iteration 1: 16079257617348683508 9873130168443961231
[12/06 15:31:42   1478s]     CTS services accumulated run-time stats after reducing clock tree power 1 iteration 1:
[12/06 15:31:42   1478s]       delay calculator: calls=101300, total_wall_time=3.262s, mean_wall_time=0.032ms
[12/06 15:31:42   1478s]       legalizer: calls=42798, total_wall_time=0.889s, mean_wall_time=0.021ms
[12/06 15:31:42   1478s]       steiner router: calls=53542, total_wall_time=12.294s, mean_wall_time=0.230ms
[12/06 15:31:42   1479s]     Primary reporting skew groups after reducing clock tree power 1 iteration 1:
[12/06 15:31:42   1479s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.618, max=0.724], skew [0.106 vs 0.058*]
[12/06 15:31:42   1479s]           min path sink: ys[1].xs[2].client_xy/i_d_r_reg[3]/CP
[12/06 15:31:42   1479s]           max path sink: ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg[0][10]/CP
[12/06 15:31:42   1479s]     Skew group summary after reducing clock tree power 1 iteration 1:
[12/06 15:31:42   1479s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.618, max=0.724], skew [0.106 vs 0.058*]
[12/06 15:31:42   1479s]     Resizing gates: 
[12/06 15:31:42   1479s]     Legalizer releasing space for clock trees
[12/06 15:31:42   1479s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[12/06 15:31:45   1481s]     Legalizing clock trees done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/06 15:31:45   1481s]     100% 
[12/06 15:31:45   1482s]     Clock DAG stats after reducing clock tree power 1 iteration 2:
[12/06 15:31:45   1482s]       cell counts      : b=1641, i=0, icg=0, dcg=0, l=0, total=1641
[12/06 15:31:45   1482s]       sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
[12/06 15:31:45   1482s]       misc counts      : r=1, pp=0
[12/06 15:31:45   1482s]       cell areas       : b=5095.080um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5095.080um^2
[12/06 15:31:45   1482s]       cell capacitance : b=2.870pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=2.870pF
[12/06 15:31:45   1482s]       sink capacitance : total=41.961pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 15:31:45   1482s]       wire capacitance : top=0.000pF, trunk=4.235pF, leaf=29.271pF, total=33.505pF
[12/06 15:31:45   1482s]       wire lengths     : top=0.000um, trunk=33269.182um, leaf=204221.661um, total=237490.844um
[12/06 15:31:45   1482s]       hp wire lengths  : top=0.000um, trunk=25052.600um, leaf=79016.800um, total=104069.400um
[12/06 15:31:45   1482s]     Clock DAG net violations after reducing clock tree power 1 iteration 2: none
[12/06 15:31:45   1482s]     Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 2:
[12/06 15:31:45   1482s]       Trunk : target=0.133ns count=257 avg=0.085ns sd=0.029ns min=0.007ns max=0.133ns {109 <= 0.080ns, 74 <= 0.106ns, 40 <= 0.120ns, 24 <= 0.126ns, 10 <= 0.133ns}
[12/06 15:31:45   1482s]       Leaf  : target=0.133ns count=1385 avg=0.116ns sd=0.019ns min=0.070ns max=0.133ns {207 <= 0.080ns, 27 <= 0.106ns, 257 <= 0.120ns, 416 <= 0.126ns, 478 <= 0.133ns}
[12/06 15:31:45   1482s]     Clock DAG library cell distribution after reducing clock tree power 1 iteration 2 {count}:
[12/06 15:31:45   1482s]        Bufs: CKBD4: 1497 CKBD2: 52 CKBD1: 92 
[12/06 15:31:45   1482s]     Clock DAG hash after reducing clock tree power 1 iteration 2: 8449408220058173122 10514869065459634681
[12/06 15:31:45   1482s]     CTS services accumulated run-time stats after reducing clock tree power 1 iteration 2:
[12/06 15:31:45   1482s]       delay calculator: calls=106516, total_wall_time=3.439s, mean_wall_time=0.032ms
[12/06 15:31:45   1482s]       legalizer: calls=46137, total_wall_time=0.933s, mean_wall_time=0.020ms
[12/06 15:31:45   1482s]       steiner router: calls=53743, total_wall_time=12.323s, mean_wall_time=0.229ms
[12/06 15:31:45   1482s]     Primary reporting skew groups after reducing clock tree power 1 iteration 2:
[12/06 15:31:45   1482s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.618, max=0.724], skew [0.106 vs 0.058*]
[12/06 15:31:45   1482s]           min path sink: ys[1].xs[2].client_xy/i_d_r_reg[3]/CP
[12/06 15:31:45   1482s]           max path sink: ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg[16][2]/CP
[12/06 15:31:45   1482s]     Skew group summary after reducing clock tree power 1 iteration 2:
[12/06 15:31:45   1482s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.618, max=0.724], skew [0.106 vs 0.058*]
[12/06 15:31:45   1482s]     Resizing gates: 
[12/06 15:31:45   1482s]     Legalizer releasing space for clock trees
[12/06 15:31:45   1482s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[12/06 15:31:48   1485s]     Legalizing clock trees done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/06 15:31:48   1485s]     100% 
[12/06 15:31:48   1485s]     Clock DAG stats after 'Reducing clock tree power 1':
[12/06 15:31:48   1485s]       cell counts      : b=1641, i=0, icg=0, dcg=0, l=0, total=1641
[12/06 15:31:48   1485s]       sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
[12/06 15:31:48   1485s]       misc counts      : r=1, pp=0
[12/06 15:31:48   1485s]       cell areas       : b=5095.080um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5095.080um^2
[12/06 15:31:48   1485s]       cell capacitance : b=2.870pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=2.870pF
[12/06 15:31:48   1485s]       sink capacitance : total=41.961pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 15:31:48   1485s]       wire capacitance : top=0.000pF, trunk=4.235pF, leaf=29.271pF, total=33.505pF
[12/06 15:31:48   1485s]       wire lengths     : top=0.000um, trunk=33269.182um, leaf=204221.661um, total=237490.844um
[12/06 15:31:48   1485s]       hp wire lengths  : top=0.000um, trunk=25052.600um, leaf=79016.800um, total=104069.400um
[12/06 15:31:48   1485s]     Clock DAG net violations after 'Reducing clock tree power 1': none
[12/06 15:31:48   1485s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
[12/06 15:31:48   1485s]       Trunk : target=0.133ns count=257 avg=0.085ns sd=0.029ns min=0.007ns max=0.133ns {109 <= 0.080ns, 74 <= 0.106ns, 40 <= 0.120ns, 24 <= 0.126ns, 10 <= 0.133ns}
[12/06 15:31:48   1485s]       Leaf  : target=0.133ns count=1385 avg=0.116ns sd=0.019ns min=0.070ns max=0.133ns {207 <= 0.080ns, 27 <= 0.106ns, 257 <= 0.120ns, 416 <= 0.126ns, 478 <= 0.133ns}
[12/06 15:31:48   1485s]     Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
[12/06 15:31:48   1485s]        Bufs: CKBD4: 1497 CKBD2: 52 CKBD1: 92 
[12/06 15:31:48   1485s]     Clock DAG hash after 'Reducing clock tree power 1': 8449408220058173122 10514869065459634681
[12/06 15:31:48   1485s]     CTS services accumulated run-time stats after 'Reducing clock tree power 1':
[12/06 15:31:48   1485s]       delay calculator: calls=111685, total_wall_time=3.615s, mean_wall_time=0.032ms
[12/06 15:31:48   1485s]       legalizer: calls=49469, total_wall_time=0.978s, mean_wall_time=0.020ms
[12/06 15:31:48   1485s]       steiner router: calls=53933, total_wall_time=12.351s, mean_wall_time=0.229ms
[12/06 15:31:49   1485s]     Primary reporting skew groups after 'Reducing clock tree power 1':
[12/06 15:31:49   1485s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.618, max=0.724], skew [0.106 vs 0.058*]
[12/06 15:31:49   1485s]           min path sink: ys[1].xs[2].client_xy/i_d_r_reg[3]/CP
[12/06 15:31:49   1485s]           max path sink: ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg[16][2]/CP
[12/06 15:31:49   1485s]     Skew group summary after 'Reducing clock tree power 1':
[12/06 15:31:49   1485s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.618, max=0.724], skew [0.106 vs 0.058*]
[12/06 15:31:49   1485s]     Legalizer API calls during this step: 10125 succeeded with high effort: 10125 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 15:31:49   1485s]   Reducing clock tree power 1 done. (took cpu=0:00:11.4 real=0:00:11.4)
[12/06 15:31:49   1486s]   Reducing clock tree power 2...
[12/06 15:31:49   1486s]     Clock DAG hash before 'Reducing clock tree power 2': 8449408220058173122 10514869065459634681
[12/06 15:31:49   1486s]     CTS services accumulated run-time stats before 'Reducing clock tree power 2':
[12/06 15:31:49   1486s]       delay calculator: calls=111685, total_wall_time=3.615s, mean_wall_time=0.032ms
[12/06 15:31:49   1486s]       legalizer: calls=49469, total_wall_time=0.978s, mean_wall_time=0.020ms
[12/06 15:31:49   1486s]       steiner router: calls=53933, total_wall_time=12.351s, mean_wall_time=0.229ms
[12/06 15:31:49   1486s]     Path optimization required 122 stage delay updates 
[12/06 15:31:49   1486s]     Clock DAG stats after 'Reducing clock tree power 2':
[12/06 15:31:49   1486s]       cell counts      : b=1641, i=0, icg=0, dcg=0, l=0, total=1641
[12/06 15:31:49   1486s]       sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
[12/06 15:31:49   1486s]       misc counts      : r=1, pp=0
[12/06 15:31:49   1486s]       cell areas       : b=5095.080um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5095.080um^2
[12/06 15:31:49   1486s]       cell capacitance : b=2.870pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=2.870pF
[12/06 15:31:49   1486s]       sink capacitance : total=41.961pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 15:31:49   1486s]       wire capacitance : top=0.000pF, trunk=4.235pF, leaf=29.271pF, total=33.505pF
[12/06 15:31:49   1486s]       wire lengths     : top=0.000um, trunk=33269.182um, leaf=204221.661um, total=237490.844um
[12/06 15:31:49   1486s]       hp wire lengths  : top=0.000um, trunk=25052.600um, leaf=79016.800um, total=104069.400um
[12/06 15:31:49   1486s]     Clock DAG net violations after 'Reducing clock tree power 2': none
[12/06 15:31:49   1486s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
[12/06 15:31:49   1486s]       Trunk : target=0.133ns count=257 avg=0.085ns sd=0.029ns min=0.007ns max=0.133ns {109 <= 0.080ns, 74 <= 0.106ns, 40 <= 0.120ns, 24 <= 0.126ns, 10 <= 0.133ns}
[12/06 15:31:49   1486s]       Leaf  : target=0.133ns count=1385 avg=0.116ns sd=0.019ns min=0.070ns max=0.133ns {207 <= 0.080ns, 27 <= 0.106ns, 257 <= 0.120ns, 416 <= 0.126ns, 478 <= 0.133ns}
[12/06 15:31:50   1486s]     Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
[12/06 15:31:50   1486s]        Bufs: CKBD4: 1497 CKBD2: 52 CKBD1: 92 
[12/06 15:31:50   1487s]     Clock DAG hash after 'Reducing clock tree power 2': 8449408220058173122 10514869065459634681
[12/06 15:31:50   1487s]     CTS services accumulated run-time stats after 'Reducing clock tree power 2':
[12/06 15:31:50   1487s]       delay calculator: calls=112231, total_wall_time=3.630s, mean_wall_time=0.032ms
[12/06 15:31:50   1487s]       legalizer: calls=49533, total_wall_time=0.981s, mean_wall_time=0.020ms
[12/06 15:31:50   1487s]       steiner router: calls=54055, total_wall_time=12.377s, mean_wall_time=0.229ms
[12/06 15:31:50   1487s]     Primary reporting skew groups after 'Reducing clock tree power 2':
[12/06 15:31:50   1487s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.618, max=0.724, avg=0.662, sd=0.023], skew [0.106 vs 0.058*], 79.2% {0.623, 0.681} (wid=0.032 ws=0.022) (gid=0.708 gs=0.116)
[12/06 15:31:50   1487s]           min path sink: ys[1].xs[2].client_xy/i_d_r_reg[3]/CP
[12/06 15:31:50   1487s]           max path sink: ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg[16][2]/CP
[12/06 15:31:50   1487s]     Skew group summary after 'Reducing clock tree power 2':
[12/06 15:31:50   1487s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.618, max=0.724, avg=0.662, sd=0.023], skew [0.106 vs 0.058*], 79.2% {0.623, 0.681} (wid=0.032 ws=0.022) (gid=0.708 gs=0.116)
[12/06 15:31:50   1487s]     Legalizer API calls during this step: 64 succeeded with high effort: 64 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 15:31:50   1487s]   Reducing clock tree power 2 done. (took cpu=0:00:01.4 real=0:00:01.4)
[12/06 15:31:50   1487s]   Stage::Reducing Power done. (took cpu=0:00:15.2 real=0:00:15.2)
[12/06 15:31:50   1487s]   Stage::Balancing...
[12/06 15:31:50   1487s]   Approximately balancing fragments step...
[12/06 15:31:50   1487s]     Clock DAG hash before 'Approximately balancing fragments step': 8449408220058173122 10514869065459634681
[12/06 15:31:50   1487s]     CTS services accumulated run-time stats before 'Approximately balancing fragments step':
[12/06 15:31:50   1487s]       delay calculator: calls=112231, total_wall_time=3.630s, mean_wall_time=0.032ms
[12/06 15:31:50   1487s]       legalizer: calls=49533, total_wall_time=0.981s, mean_wall_time=0.020ms
[12/06 15:31:50   1487s]       steiner router: calls=54055, total_wall_time=12.377s, mean_wall_time=0.229ms
[12/06 15:31:50   1487s]     Resolve constraints - Approximately balancing fragments...
[12/06 15:31:50   1487s]     Resolving skew group constraints...
[12/06 15:31:53   1489s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[12/06 15:31:54   1491s]     Resolving skew group constraints done.
[12/06 15:31:54   1491s]     Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:03.7 real=0:00:03.7)
[12/06 15:31:54   1491s]     Estimate delay to be added in balancing - Approximately balancing fragments...
[12/06 15:31:55   1492s]     Trial balancer estimated the amount of delay to be added in balancing: 2.995ns
[12/06 15:31:55   1492s]     Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:01.3 real=0:00:01.3)
[12/06 15:31:55   1492s]     Approximately balancing fragments...
[12/06 15:31:55   1492s]       Moving gates to improve sub-tree skew...
[12/06 15:31:55   1492s]         Clock DAG hash before 'Moving gates to improve sub-tree skew': 8449408220058173122 10514869065459634681
[12/06 15:31:55   1492s]         CTS services accumulated run-time stats before 'Moving gates to improve sub-tree skew':
[12/06 15:31:55   1492s]           delay calculator: calls=112279, total_wall_time=3.631s, mean_wall_time=0.032ms
[12/06 15:31:55   1492s]           legalizer: calls=49533, total_wall_time=0.981s, mean_wall_time=0.020ms
[12/06 15:31:55   1492s]           steiner router: calls=54103, total_wall_time=12.377s, mean_wall_time=0.229ms
[12/06 15:31:56   1493s]         Tried: 1643 Succeeded: 0
[12/06 15:31:56   1493s]         Topology Tried: 0 Succeeded: 0
[12/06 15:31:56   1493s]         0 Succeeded with SS ratio
[12/06 15:31:56   1493s]         0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
[12/06 15:31:56   1493s]         Total reducing skew: 0 Average reducing skew for 0 nets : 0
[12/06 15:31:56   1493s]         Clock DAG stats after 'Moving gates to improve sub-tree skew':
[12/06 15:31:56   1493s]           cell counts      : b=1641, i=0, icg=0, dcg=0, l=0, total=1641
[12/06 15:31:56   1493s]           sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
[12/06 15:31:56   1493s]           misc counts      : r=1, pp=0
[12/06 15:31:56   1493s]           cell areas       : b=5095.080um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5095.080um^2
[12/06 15:31:56   1493s]           cell capacitance : b=2.870pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=2.870pF
[12/06 15:31:56   1493s]           sink capacitance : total=41.961pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 15:31:56   1493s]           wire capacitance : top=0.000pF, trunk=4.235pF, leaf=29.271pF, total=33.505pF
[12/06 15:31:56   1493s]           wire lengths     : top=0.000um, trunk=33269.182um, leaf=204221.661um, total=237490.844um
[12/06 15:31:56   1493s]           hp wire lengths  : top=0.000um, trunk=25052.600um, leaf=79016.800um, total=104069.400um
[12/06 15:31:56   1493s]         Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
[12/06 15:31:56   1493s]         Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
[12/06 15:31:56   1493s]           Trunk : target=0.133ns count=257 avg=0.085ns sd=0.029ns min=0.007ns max=0.133ns {109 <= 0.080ns, 74 <= 0.106ns, 40 <= 0.120ns, 24 <= 0.126ns, 10 <= 0.133ns}
[12/06 15:31:56   1493s]           Leaf  : target=0.133ns count=1385 avg=0.116ns sd=0.019ns min=0.070ns max=0.133ns {207 <= 0.080ns, 27 <= 0.106ns, 257 <= 0.120ns, 416 <= 0.126ns, 478 <= 0.133ns}
[12/06 15:31:56   1493s]         Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
[12/06 15:31:56   1493s]            Bufs: CKBD4: 1497 CKBD2: 52 CKBD1: 92 
[12/06 15:31:56   1493s]         Clock DAG hash after 'Moving gates to improve sub-tree skew': 8449408220058173122 10514869065459634681
[12/06 15:31:56   1493s]         CTS services accumulated run-time stats after 'Moving gates to improve sub-tree skew':
[12/06 15:31:56   1493s]           delay calculator: calls=112279, total_wall_time=3.631s, mean_wall_time=0.032ms
[12/06 15:31:56   1493s]           legalizer: calls=49533, total_wall_time=0.981s, mean_wall_time=0.020ms
[12/06 15:31:56   1493s]           steiner router: calls=54103, total_wall_time=12.377s, mean_wall_time=0.229ms
[12/06 15:31:56   1493s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 15:31:56   1493s]       Moving gates to improve sub-tree skew done. (took cpu=0:00:01.0 real=0:00:01.0)
[12/06 15:31:56   1493s]       Approximately balancing fragments bottom up...
[12/06 15:31:56   1493s]         Clock DAG hash before 'Approximately balancing fragments bottom up': 8449408220058173122 10514869065459634681
[12/06 15:31:56   1493s]         CTS services accumulated run-time stats before 'Approximately balancing fragments bottom up':
[12/06 15:31:56   1493s]           delay calculator: calls=112279, total_wall_time=3.631s, mean_wall_time=0.032ms
[12/06 15:31:56   1493s]           legalizer: calls=49533, total_wall_time=0.981s, mean_wall_time=0.020ms
[12/06 15:31:56   1493s]           steiner router: calls=54103, total_wall_time=12.377s, mean_wall_time=0.229ms
[12/06 15:31:56   1493s]         bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
[12/06 15:32:00   1497s]         Clock DAG stats after 'Approximately balancing fragments bottom up':
[12/06 15:32:00   1497s]           cell counts      : b=1697, i=0, icg=0, dcg=0, l=0, total=1697
[12/06 15:32:00   1497s]           sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
[12/06 15:32:00   1497s]           misc counts      : r=1, pp=0
[12/06 15:32:00   1497s]           cell areas       : b=5259.960um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5259.960um^2
[12/06 15:32:00   1497s]           cell capacitance : b=2.960pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=2.960pF
[12/06 15:32:00   1497s]           sink capacitance : total=41.961pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 15:32:00   1497s]           wire capacitance : top=0.000pF, trunk=4.506pF, leaf=29.271pF, total=33.777pF
[12/06 15:32:00   1497s]           wire lengths     : top=0.000um, trunk=35367.181um, leaf=204221.661um, total=239588.842um
[12/06 15:32:00   1497s]           hp wire lengths  : top=0.000um, trunk=27827.200um, leaf=79016.800um, total=106844.000um
[12/06 15:32:00   1497s]         Clock DAG net violations after 'Approximately balancing fragments bottom up': none
[12/06 15:32:00   1497s]         Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
[12/06 15:32:00   1497s]           Trunk : target=0.133ns count=313 avg=0.074ns sd=0.031ns min=0.007ns max=0.133ns {176 <= 0.080ns, 73 <= 0.106ns, 36 <= 0.120ns, 19 <= 0.126ns, 9 <= 0.133ns}
[12/06 15:32:00   1497s]           Leaf  : target=0.133ns count=1385 avg=0.116ns sd=0.019ns min=0.070ns max=0.133ns {207 <= 0.080ns, 27 <= 0.106ns, 257 <= 0.120ns, 419 <= 0.126ns, 475 <= 0.133ns}
[12/06 15:32:00   1497s]         Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
[12/06 15:32:00   1497s]            Bufs: CKBD4: 1539 CKBD2: 64 CKBD1: 94 
[12/06 15:32:00   1497s]         Clock DAG hash after 'Approximately balancing fragments bottom up': 10525164704671512681 16377663041295982597
[12/06 15:32:00   1497s]         CTS services accumulated run-time stats after 'Approximately balancing fragments bottom up':
[12/06 15:32:00   1497s]           delay calculator: calls=120532, total_wall_time=3.876s, mean_wall_time=0.032ms
[12/06 15:32:00   1497s]           legalizer: calls=49682, total_wall_time=0.988s, mean_wall_time=0.020ms
[12/06 15:32:00   1497s]           steiner router: calls=54937, total_wall_time=12.483s, mean_wall_time=0.227ms
[12/06 15:32:00   1497s]         Legalizer API calls during this step: 149 succeeded with high effort: 149 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 15:32:00   1497s]       Approximately balancing fragments bottom up done. (took cpu=0:00:03.8 real=0:00:03.8)
[12/06 15:32:00   1497s]       Approximately balancing fragments, wire and cell delays...
[12/06 15:32:00   1497s]       Approximately balancing fragments, wire and cell delays, iteration 1...
[12/06 15:32:02   1499s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[12/06 15:32:02   1499s]           cell counts      : b=1759, i=0, icg=0, dcg=0, l=0, total=1759
[12/06 15:32:02   1499s]           sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
[12/06 15:32:02   1499s]           misc counts      : r=1, pp=0
[12/06 15:32:02   1499s]           cell areas       : b=5374.800um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5374.800um^2
[12/06 15:32:02   1499s]           cell capacitance : b=3.032pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=3.032pF
[12/06 15:32:02   1499s]           sink capacitance : total=41.961pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 15:32:02   1499s]           wire capacitance : top=0.000pF, trunk=4.660pF, leaf=29.271pF, total=33.931pF
[12/06 15:32:02   1499s]           wire lengths     : top=0.000um, trunk=36542.381um, leaf=204221.661um, total=240764.042um
[12/06 15:32:02   1499s]           hp wire lengths  : top=0.000um, trunk=28902.200um, leaf=79016.800um, total=107919.000um
[12/06 15:32:02   1499s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
[12/06 15:32:02   1499s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
[12/06 15:32:02   1499s]           Trunk : target=0.133ns count=375 avg=0.067ns sd=0.033ns min=0.007ns max=0.133ns {239 <= 0.080ns, 71 <= 0.106ns, 37 <= 0.120ns, 17 <= 0.126ns, 11 <= 0.133ns}
[12/06 15:32:02   1499s]           Leaf  : target=0.133ns count=1385 avg=0.116ns sd=0.019ns min=0.070ns max=0.133ns {207 <= 0.080ns, 27 <= 0.106ns, 257 <= 0.120ns, 419 <= 0.126ns, 475 <= 0.133ns}
[12/06 15:32:03   1499s]         Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
[12/06 15:32:03   1499s]            Bufs: CKBD4: 1552 CKBD2: 67 CKBD1: 140 
[12/06 15:32:03   1500s]         Clock DAG hash after Approximately balancing fragments, wire and cell delays, iteration 1: 1999661774533187130 13680703497603765137
[12/06 15:32:03   1500s]         CTS services accumulated run-time stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[12/06 15:32:03   1500s]           delay calculator: calls=126275, total_wall_time=4.004s, mean_wall_time=0.032ms
[12/06 15:32:03   1500s]           legalizer: calls=50662, total_wall_time=1.021s, mean_wall_time=0.020ms
[12/06 15:32:03   1500s]           steiner router: calls=56892, total_wall_time=12.715s, mean_wall_time=0.223ms
[12/06 15:32:03   1500s]       Approximately balancing fragments, wire and cell delays, iteration 1 done.
[12/06 15:32:03   1500s]       Approximately balancing fragments, wire and cell delays, iteration 2...
[12/06 15:32:03   1500s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 2:
[12/06 15:32:03   1500s]           cell counts      : b=1759, i=0, icg=0, dcg=0, l=0, total=1759
[12/06 15:32:03   1500s]           sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
[12/06 15:32:03   1500s]           misc counts      : r=1, pp=0
[12/06 15:32:03   1500s]           cell areas       : b=5374.800um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5374.800um^2
[12/06 15:32:03   1500s]           cell capacitance : b=3.032pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=3.032pF
[12/06 15:32:03   1500s]           sink capacitance : total=41.961pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 15:32:03   1500s]           wire capacitance : top=0.000pF, trunk=4.660pF, leaf=29.271pF, total=33.931pF
[12/06 15:32:03   1500s]           wire lengths     : top=0.000um, trunk=36542.381um, leaf=204221.661um, total=240764.042um
[12/06 15:32:03   1500s]           hp wire lengths  : top=0.000um, trunk=28902.200um, leaf=79016.800um, total=107919.000um
[12/06 15:32:03   1500s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 2: none
[12/06 15:32:03   1500s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 2:
[12/06 15:32:03   1500s]           Trunk : target=0.133ns count=375 avg=0.067ns sd=0.033ns min=0.007ns max=0.133ns {239 <= 0.080ns, 71 <= 0.106ns, 37 <= 0.120ns, 17 <= 0.126ns, 11 <= 0.133ns}
[12/06 15:32:03   1500s]           Leaf  : target=0.133ns count=1385 avg=0.116ns sd=0.019ns min=0.070ns max=0.133ns {207 <= 0.080ns, 27 <= 0.106ns, 257 <= 0.120ns, 419 <= 0.126ns, 475 <= 0.133ns}
[12/06 15:32:03   1500s]         Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 2 {count}:
[12/06 15:32:03   1500s]            Bufs: CKBD4: 1552 CKBD2: 67 CKBD1: 140 
[12/06 15:32:03   1500s]         Clock DAG hash after Approximately balancing fragments, wire and cell delays, iteration 2: 1999661774533187130 13680703497603765137
[12/06 15:32:03   1500s]         CTS services accumulated run-time stats after Approximately balancing fragments, wire and cell delays, iteration 2:
[12/06 15:32:03   1500s]           delay calculator: calls=126275, total_wall_time=4.004s, mean_wall_time=0.032ms
[12/06 15:32:03   1500s]           legalizer: calls=50662, total_wall_time=1.021s, mean_wall_time=0.020ms
[12/06 15:32:03   1500s]           steiner router: calls=56892, total_wall_time=12.715s, mean_wall_time=0.223ms
[12/06 15:32:03   1500s]       Approximately balancing fragments, wire and cell delays, iteration 2 done.
[12/06 15:32:03   1500s]       Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:03.4 real=0:00:03.4)
[12/06 15:32:03   1500s]     Approximately balancing fragments done.
[12/06 15:32:04   1501s]     Clock DAG stats after 'Approximately balancing fragments step':
[12/06 15:32:04   1501s]       cell counts      : b=1759, i=0, icg=0, dcg=0, l=0, total=1759
[12/06 15:32:04   1501s]       sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
[12/06 15:32:04   1501s]       misc counts      : r=1, pp=0
[12/06 15:32:04   1501s]       cell areas       : b=5374.800um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5374.800um^2
[12/06 15:32:04   1501s]       cell capacitance : b=3.032pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=3.032pF
[12/06 15:32:04   1501s]       sink capacitance : total=41.961pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 15:32:04   1501s]       wire capacitance : top=0.000pF, trunk=4.660pF, leaf=29.271pF, total=33.931pF
[12/06 15:32:04   1501s]       wire lengths     : top=0.000um, trunk=36542.381um, leaf=204221.661um, total=240764.042um
[12/06 15:32:04   1501s]       hp wire lengths  : top=0.000um, trunk=28902.200um, leaf=79016.800um, total=107919.000um
[12/06 15:32:04   1501s]     Clock DAG net violations after 'Approximately balancing fragments step': none
[12/06 15:32:04   1501s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
[12/06 15:32:04   1501s]       Trunk : target=0.133ns count=375 avg=0.067ns sd=0.033ns min=0.007ns max=0.133ns {239 <= 0.080ns, 71 <= 0.106ns, 37 <= 0.120ns, 17 <= 0.126ns, 11 <= 0.133ns}
[12/06 15:32:04   1501s]       Leaf  : target=0.133ns count=1385 avg=0.116ns sd=0.019ns min=0.070ns max=0.133ns {207 <= 0.080ns, 27 <= 0.106ns, 257 <= 0.120ns, 419 <= 0.126ns, 475 <= 0.133ns}
[12/06 15:32:04   1501s]     Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
[12/06 15:32:04   1501s]        Bufs: CKBD4: 1552 CKBD2: 67 CKBD1: 140 
[12/06 15:32:04   1501s]     Clock DAG hash after 'Approximately balancing fragments step': 1999661774533187130 13680703497603765137
[12/06 15:32:04   1501s]     CTS services accumulated run-time stats after 'Approximately balancing fragments step':
[12/06 15:32:04   1501s]       delay calculator: calls=126275, total_wall_time=4.004s, mean_wall_time=0.032ms
[12/06 15:32:04   1501s]       legalizer: calls=50662, total_wall_time=1.021s, mean_wall_time=0.020ms
[12/06 15:32:04   1501s]       steiner router: calls=56892, total_wall_time=12.715s, mean_wall_time=0.223ms
[12/06 15:32:04   1501s]     Legalizer API calls during this step: 1129 succeeded with high effort: 1129 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 15:32:04   1501s]   Approximately balancing fragments step done. (took cpu=0:00:13.9 real=0:00:13.9)
[12/06 15:32:04   1501s]   Clock DAG stats after Approximately balancing fragments:
[12/06 15:32:04   1501s]     cell counts      : b=1759, i=0, icg=0, dcg=0, l=0, total=1759
[12/06 15:32:04   1501s]     sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
[12/06 15:32:04   1501s]     misc counts      : r=1, pp=0
[12/06 15:32:04   1501s]     cell areas       : b=5374.800um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5374.800um^2
[12/06 15:32:04   1501s]     cell capacitance : b=3.032pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=3.032pF
[12/06 15:32:04   1501s]     sink capacitance : total=41.961pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 15:32:04   1501s]     wire capacitance : top=0.000pF, trunk=4.660pF, leaf=29.271pF, total=33.931pF
[12/06 15:32:04   1501s]     wire lengths     : top=0.000um, trunk=36542.381um, leaf=204221.661um, total=240764.042um
[12/06 15:32:04   1501s]     hp wire lengths  : top=0.000um, trunk=28902.200um, leaf=79016.800um, total=107919.000um
[12/06 15:32:04   1501s]   Clock DAG net violations after Approximately balancing fragments: none
[12/06 15:32:04   1501s]   Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
[12/06 15:32:04   1501s]     Trunk : target=0.133ns count=375 avg=0.067ns sd=0.033ns min=0.007ns max=0.133ns {239 <= 0.080ns, 71 <= 0.106ns, 37 <= 0.120ns, 17 <= 0.126ns, 11 <= 0.133ns}
[12/06 15:32:04   1501s]     Leaf  : target=0.133ns count=1385 avg=0.116ns sd=0.019ns min=0.070ns max=0.133ns {207 <= 0.080ns, 27 <= 0.106ns, 257 <= 0.120ns, 419 <= 0.126ns, 475 <= 0.133ns}
[12/06 15:32:05   1501s]   Clock DAG library cell distribution after Approximately balancing fragments {count}:
[12/06 15:32:05   1501s]      Bufs: CKBD4: 1552 CKBD2: 67 CKBD1: 140 
[12/06 15:32:05   1502s]   Clock DAG hash after Approximately balancing fragments: 1999661774533187130 13680703497603765137
[12/06 15:32:05   1502s]   CTS services accumulated run-time stats after Approximately balancing fragments:
[12/06 15:32:05   1502s]     delay calculator: calls=126275, total_wall_time=4.004s, mean_wall_time=0.032ms
[12/06 15:32:05   1502s]     legalizer: calls=50662, total_wall_time=1.021s, mean_wall_time=0.020ms
[12/06 15:32:05   1502s]     steiner router: calls=56892, total_wall_time=12.715s, mean_wall_time=0.223ms
[12/06 15:32:05   1502s]   Primary reporting skew groups after Approximately balancing fragments:
[12/06 15:32:05   1502s]     skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.665, max=0.724], skew [0.058 vs 0.058]
[12/06 15:32:05   1502s]         min path sink: ys[3].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg[3][18]/CP
[12/06 15:32:05   1502s]         max path sink: ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg[16][2]/CP
[12/06 15:32:05   1502s]   Skew group summary after Approximately balancing fragments:
[12/06 15:32:05   1502s]     skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.665, max=0.724], skew [0.058 vs 0.058]
[12/06 15:32:05   1502s]   Improving fragments clock skew...
[12/06 15:32:05   1502s]     Clock DAG hash before 'Improving fragments clock skew': 1999661774533187130 13680703497603765137
[12/06 15:32:05   1502s]     CTS services accumulated run-time stats before 'Improving fragments clock skew':
[12/06 15:32:05   1502s]       delay calculator: calls=126275, total_wall_time=4.004s, mean_wall_time=0.032ms
[12/06 15:32:05   1502s]       legalizer: calls=50662, total_wall_time=1.021s, mean_wall_time=0.020ms
[12/06 15:32:05   1502s]       steiner router: calls=56892, total_wall_time=12.715s, mean_wall_time=0.223ms
[12/06 15:32:06   1503s]     Clock DAG stats after 'Improving fragments clock skew':
[12/06 15:32:06   1503s]       cell counts      : b=1759, i=0, icg=0, dcg=0, l=0, total=1759
[12/06 15:32:06   1503s]       sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
[12/06 15:32:06   1503s]       misc counts      : r=1, pp=0
[12/06 15:32:06   1503s]       cell areas       : b=5374.800um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5374.800um^2
[12/06 15:32:06   1503s]       cell capacitance : b=3.032pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=3.032pF
[12/06 15:32:06   1503s]       sink capacitance : total=41.961pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 15:32:06   1503s]       wire capacitance : top=0.000pF, trunk=4.660pF, leaf=29.271pF, total=33.931pF
[12/06 15:32:06   1503s]       wire lengths     : top=0.000um, trunk=36542.381um, leaf=204221.661um, total=240764.042um
[12/06 15:32:06   1503s]       hp wire lengths  : top=0.000um, trunk=28902.200um, leaf=79016.800um, total=107919.000um
[12/06 15:32:06   1503s]     Clock DAG net violations after 'Improving fragments clock skew': none
[12/06 15:32:06   1503s]     Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
[12/06 15:32:06   1503s]       Trunk : target=0.133ns count=375 avg=0.067ns sd=0.033ns min=0.007ns max=0.133ns {239 <= 0.080ns, 71 <= 0.106ns, 37 <= 0.120ns, 17 <= 0.126ns, 11 <= 0.133ns}
[12/06 15:32:06   1503s]       Leaf  : target=0.133ns count=1385 avg=0.116ns sd=0.019ns min=0.070ns max=0.133ns {207 <= 0.080ns, 27 <= 0.106ns, 257 <= 0.120ns, 419 <= 0.126ns, 475 <= 0.133ns}
[12/06 15:32:06   1503s]     Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
[12/06 15:32:06   1503s]        Bufs: CKBD4: 1552 CKBD2: 67 CKBD1: 140 
[12/06 15:32:06   1503s]     Clock DAG hash after 'Improving fragments clock skew': 1999661774533187130 13680703497603765137
[12/06 15:32:06   1503s]     CTS services accumulated run-time stats after 'Improving fragments clock skew':
[12/06 15:32:06   1503s]       delay calculator: calls=126275, total_wall_time=4.004s, mean_wall_time=0.032ms
[12/06 15:32:06   1503s]       legalizer: calls=50662, total_wall_time=1.021s, mean_wall_time=0.020ms
[12/06 15:32:06   1503s]       steiner router: calls=56892, total_wall_time=12.715s, mean_wall_time=0.223ms
[12/06 15:32:06   1503s]     Primary reporting skew groups after 'Improving fragments clock skew':
[12/06 15:32:06   1503s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.665, max=0.724], skew [0.058 vs 0.058]
[12/06 15:32:07   1503s]           min path sink: ys[3].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg[3][18]/CP
[12/06 15:32:07   1503s]           max path sink: ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg[16][2]/CP
[12/06 15:32:07   1503s]     Skew group summary after 'Improving fragments clock skew':
[12/06 15:32:07   1503s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.665, max=0.724], skew [0.058 vs 0.058]
[12/06 15:32:07   1503s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 15:32:07   1503s]   Improving fragments clock skew done. (took cpu=0:00:01.5 real=0:00:01.5)
[12/06 15:32:07   1503s]   Approximately balancing step...
[12/06 15:32:07   1504s]     Clock DAG hash before 'Approximately balancing step': 1999661774533187130 13680703497603765137
[12/06 15:32:07   1504s]     CTS services accumulated run-time stats before 'Approximately balancing step':
[12/06 15:32:07   1504s]       delay calculator: calls=126275, total_wall_time=4.004s, mean_wall_time=0.032ms
[12/06 15:32:07   1504s]       legalizer: calls=50662, total_wall_time=1.021s, mean_wall_time=0.020ms
[12/06 15:32:07   1504s]       steiner router: calls=56892, total_wall_time=12.715s, mean_wall_time=0.223ms
[12/06 15:32:07   1504s]     Resolve constraints - Approximately balancing...
[12/06 15:32:07   1504s]     Resolving skew group constraints...
[12/06 15:32:09   1506s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[12/06 15:32:09   1506s]     Resolving skew group constraints done.
[12/06 15:32:09   1506s]     Resolve constraints - Approximately balancing done. (took cpu=0:00:02.0 real=0:00:02.0)
[12/06 15:32:09   1506s]     Approximately balancing...
[12/06 15:32:09   1506s]       Approximately balancing, wire and cell delays...
[12/06 15:32:09   1506s]       Approximately balancing, wire and cell delays, iteration 1...
[12/06 15:32:09   1506s]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[12/06 15:32:09   1506s]           cell counts      : b=1759, i=0, icg=0, dcg=0, l=0, total=1759
[12/06 15:32:09   1506s]           sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
[12/06 15:32:09   1506s]           misc counts      : r=1, pp=0
[12/06 15:32:09   1506s]           cell areas       : b=5374.800um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5374.800um^2
[12/06 15:32:09   1506s]           cell capacitance : b=3.032pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=3.032pF
[12/06 15:32:09   1506s]           sink capacitance : total=41.961pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 15:32:09   1506s]           wire capacitance : top=0.000pF, trunk=4.660pF, leaf=29.271pF, total=33.931pF
[12/06 15:32:09   1506s]           wire lengths     : top=0.000um, trunk=36542.381um, leaf=204221.661um, total=240764.042um
[12/06 15:32:09   1506s]           hp wire lengths  : top=0.000um, trunk=28902.200um, leaf=79016.800um, total=107919.000um
[12/06 15:32:09   1506s]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
[12/06 15:32:09   1506s]         Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
[12/06 15:32:09   1506s]           Trunk : target=0.133ns count=375 avg=0.067ns sd=0.033ns min=0.007ns max=0.133ns {239 <= 0.080ns, 71 <= 0.106ns, 37 <= 0.120ns, 17 <= 0.126ns, 11 <= 0.133ns}
[12/06 15:32:09   1506s]           Leaf  : target=0.133ns count=1385 avg=0.116ns sd=0.019ns min=0.070ns max=0.133ns {207 <= 0.080ns, 27 <= 0.106ns, 257 <= 0.120ns, 419 <= 0.126ns, 475 <= 0.133ns}
[12/06 15:32:09   1506s]         Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
[12/06 15:32:09   1506s]            Bufs: CKBD4: 1552 CKBD2: 67 CKBD1: 140 
[12/06 15:32:10   1506s]         Clock DAG hash after Approximately balancing, wire and cell delays, iteration 1: 1999661774533187130 13680703497603765137
[12/06 15:32:10   1506s]         CTS services accumulated run-time stats after Approximately balancing, wire and cell delays, iteration 1:
[12/06 15:32:10   1506s]           delay calculator: calls=126275, total_wall_time=4.004s, mean_wall_time=0.032ms
[12/06 15:32:10   1506s]           legalizer: calls=50662, total_wall_time=1.021s, mean_wall_time=0.020ms
[12/06 15:32:10   1506s]           steiner router: calls=56892, total_wall_time=12.715s, mean_wall_time=0.223ms
[12/06 15:32:10   1506s]       Approximately balancing, wire and cell delays, iteration 1 done.
[12/06 15:32:10   1506s]       Approximately balancing, wire and cell delays done. (took cpu=0:00:00.8 real=0:00:00.8)
[12/06 15:32:10   1506s]     Approximately balancing done.
[12/06 15:32:10   1507s]     Clock DAG stats after 'Approximately balancing step':
[12/06 15:32:10   1507s]       cell counts      : b=1759, i=0, icg=0, dcg=0, l=0, total=1759
[12/06 15:32:10   1507s]       sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
[12/06 15:32:10   1507s]       misc counts      : r=1, pp=0
[12/06 15:32:10   1507s]       cell areas       : b=5374.800um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5374.800um^2
[12/06 15:32:10   1507s]       cell capacitance : b=3.032pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=3.032pF
[12/06 15:32:10   1507s]       sink capacitance : total=41.961pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 15:32:10   1507s]       wire capacitance : top=0.000pF, trunk=4.660pF, leaf=29.271pF, total=33.931pF
[12/06 15:32:10   1507s]       wire lengths     : top=0.000um, trunk=36542.381um, leaf=204221.661um, total=240764.042um
[12/06 15:32:10   1507s]       hp wire lengths  : top=0.000um, trunk=28902.200um, leaf=79016.800um, total=107919.000um
[12/06 15:32:10   1507s]     Clock DAG net violations after 'Approximately balancing step': none
[12/06 15:32:10   1507s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
[12/06 15:32:10   1507s]       Trunk : target=0.133ns count=375 avg=0.067ns sd=0.033ns min=0.007ns max=0.133ns {239 <= 0.080ns, 71 <= 0.106ns, 37 <= 0.120ns, 17 <= 0.126ns, 11 <= 0.133ns}
[12/06 15:32:10   1507s]       Leaf  : target=0.133ns count=1385 avg=0.116ns sd=0.019ns min=0.070ns max=0.133ns {207 <= 0.080ns, 27 <= 0.106ns, 257 <= 0.120ns, 419 <= 0.126ns, 475 <= 0.133ns}
[12/06 15:32:10   1507s]     Clock DAG library cell distribution after 'Approximately balancing step' {count}:
[12/06 15:32:10   1507s]        Bufs: CKBD4: 1552 CKBD2: 67 CKBD1: 140 
[12/06 15:32:10   1507s]     Clock DAG hash after 'Approximately balancing step': 1999661774533187130 13680703497603765137
[12/06 15:32:10   1507s]     CTS services accumulated run-time stats after 'Approximately balancing step':
[12/06 15:32:10   1507s]       delay calculator: calls=126275, total_wall_time=4.004s, mean_wall_time=0.032ms
[12/06 15:32:10   1507s]       legalizer: calls=50662, total_wall_time=1.021s, mean_wall_time=0.020ms
[12/06 15:32:10   1507s]       steiner router: calls=56892, total_wall_time=12.715s, mean_wall_time=0.223ms
[12/06 15:32:10   1507s]     Primary reporting skew groups after 'Approximately balancing step':
[12/06 15:32:10   1507s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.665, max=0.724], skew [0.058 vs 0.058]
[12/06 15:32:10   1507s]           min path sink: ys[3].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg[3][18]/CP
[12/06 15:32:10   1507s]           max path sink: ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg[16][2]/CP
[12/06 15:32:10   1507s]     Skew group summary after 'Approximately balancing step':
[12/06 15:32:10   1507s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.665, max=0.724], skew [0.058 vs 0.058]
[12/06 15:32:10   1507s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 15:32:10   1507s]   Approximately balancing step done. (took cpu=0:00:03.5 real=0:00:03.5)
[12/06 15:32:10   1507s]   Fixing clock tree overload...
[12/06 15:32:10   1507s]     Clock DAG hash before 'Fixing clock tree overload': 1999661774533187130 13680703497603765137
[12/06 15:32:10   1507s]     CTS services accumulated run-time stats before 'Fixing clock tree overload':
[12/06 15:32:10   1507s]       delay calculator: calls=126275, total_wall_time=4.004s, mean_wall_time=0.032ms
[12/06 15:32:10   1507s]       legalizer: calls=50662, total_wall_time=1.021s, mean_wall_time=0.020ms
[12/06 15:32:10   1507s]       steiner router: calls=56892, total_wall_time=12.715s, mean_wall_time=0.223ms
[12/06 15:32:10   1507s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[12/06 15:32:11   1508s]     Clock DAG stats after 'Fixing clock tree overload':
[12/06 15:32:11   1508s]       cell counts      : b=1759, i=0, icg=0, dcg=0, l=0, total=1759
[12/06 15:32:11   1508s]       sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
[12/06 15:32:11   1508s]       misc counts      : r=1, pp=0
[12/06 15:32:11   1508s]       cell areas       : b=5374.800um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5374.800um^2
[12/06 15:32:11   1508s]       cell capacitance : b=3.032pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=3.032pF
[12/06 15:32:11   1508s]       sink capacitance : total=41.961pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 15:32:11   1508s]       wire capacitance : top=0.000pF, trunk=4.660pF, leaf=29.271pF, total=33.931pF
[12/06 15:32:11   1508s]       wire lengths     : top=0.000um, trunk=36542.381um, leaf=204221.661um, total=240764.042um
[12/06 15:32:11   1508s]       hp wire lengths  : top=0.000um, trunk=28902.200um, leaf=79016.800um, total=107919.000um
[12/06 15:32:11   1508s]     Clock DAG net violations after 'Fixing clock tree overload': none
[12/06 15:32:11   1508s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
[12/06 15:32:11   1508s]       Trunk : target=0.133ns count=375 avg=0.067ns sd=0.033ns min=0.007ns max=0.133ns {239 <= 0.080ns, 71 <= 0.106ns, 37 <= 0.120ns, 17 <= 0.126ns, 11 <= 0.133ns}
[12/06 15:32:11   1508s]       Leaf  : target=0.133ns count=1385 avg=0.116ns sd=0.019ns min=0.070ns max=0.133ns {207 <= 0.080ns, 27 <= 0.106ns, 257 <= 0.120ns, 419 <= 0.126ns, 475 <= 0.133ns}
[12/06 15:32:11   1508s]     Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
[12/06 15:32:11   1508s]        Bufs: CKBD4: 1552 CKBD2: 67 CKBD1: 140 
[12/06 15:32:11   1508s]     Clock DAG hash after 'Fixing clock tree overload': 1999661774533187130 13680703497603765137
[12/06 15:32:11   1508s]     CTS services accumulated run-time stats after 'Fixing clock tree overload':
[12/06 15:32:11   1508s]       delay calculator: calls=126275, total_wall_time=4.004s, mean_wall_time=0.032ms
[12/06 15:32:11   1508s]       legalizer: calls=50662, total_wall_time=1.021s, mean_wall_time=0.020ms
[12/06 15:32:11   1508s]       steiner router: calls=56892, total_wall_time=12.715s, mean_wall_time=0.223ms
[12/06 15:32:11   1508s]     Primary reporting skew groups after 'Fixing clock tree overload':
[12/06 15:32:11   1508s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.665, max=0.724], skew [0.058 vs 0.058]
[12/06 15:32:11   1508s]           min path sink: ys[3].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg[3][18]/CP
[12/06 15:32:11   1508s]           max path sink: ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg[16][2]/CP
[12/06 15:32:11   1508s]     Skew group summary after 'Fixing clock tree overload':
[12/06 15:32:11   1508s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.665, max=0.724], skew [0.058 vs 0.058]
[12/06 15:32:11   1508s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 15:32:11   1508s]   Fixing clock tree overload done. (took cpu=0:00:00.7 real=0:00:00.7)
[12/06 15:32:11   1508s]   Approximately balancing paths...
[12/06 15:32:11   1508s]     Clock DAG hash before 'Approximately balancing paths': 1999661774533187130 13680703497603765137
[12/06 15:32:11   1508s]     CTS services accumulated run-time stats before 'Approximately balancing paths':
[12/06 15:32:11   1508s]       delay calculator: calls=126275, total_wall_time=4.004s, mean_wall_time=0.032ms
[12/06 15:32:11   1508s]       legalizer: calls=50662, total_wall_time=1.021s, mean_wall_time=0.020ms
[12/06 15:32:11   1508s]       steiner router: calls=56892, total_wall_time=12.715s, mean_wall_time=0.223ms
[12/06 15:32:11   1508s]     Added 0 buffers.
[12/06 15:32:11   1508s]     Clock DAG stats after 'Approximately balancing paths':
[12/06 15:32:11   1508s]       cell counts      : b=1759, i=0, icg=0, dcg=0, l=0, total=1759
[12/06 15:32:11   1508s]       sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
[12/06 15:32:11   1508s]       misc counts      : r=1, pp=0
[12/06 15:32:11   1508s]       cell areas       : b=5374.800um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5374.800um^2
[12/06 15:32:11   1508s]       cell capacitance : b=3.032pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=3.032pF
[12/06 15:32:11   1508s]       sink capacitance : total=41.961pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 15:32:11   1508s]       wire capacitance : top=0.000pF, trunk=4.660pF, leaf=29.271pF, total=33.931pF
[12/06 15:32:11   1508s]       wire lengths     : top=0.000um, trunk=36542.381um, leaf=204221.661um, total=240764.042um
[12/06 15:32:11   1508s]       hp wire lengths  : top=0.000um, trunk=28902.200um, leaf=79016.800um, total=107919.000um
[12/06 15:32:11   1508s]     Clock DAG net violations after 'Approximately balancing paths': none
[12/06 15:32:11   1508s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
[12/06 15:32:11   1508s]       Trunk : target=0.133ns count=375 avg=0.067ns sd=0.033ns min=0.007ns max=0.133ns {239 <= 0.080ns, 71 <= 0.106ns, 37 <= 0.120ns, 17 <= 0.126ns, 11 <= 0.133ns}
[12/06 15:32:11   1508s]       Leaf  : target=0.133ns count=1385 avg=0.116ns sd=0.019ns min=0.070ns max=0.133ns {207 <= 0.080ns, 27 <= 0.106ns, 257 <= 0.120ns, 419 <= 0.126ns, 475 <= 0.133ns}
[12/06 15:32:11   1508s]     Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
[12/06 15:32:11   1508s]        Bufs: CKBD4: 1552 CKBD2: 67 CKBD1: 140 
[12/06 15:32:11   1508s]     Clock DAG hash after 'Approximately balancing paths': 1999661774533187130 13680703497603765137
[12/06 15:32:11   1508s]     CTS services accumulated run-time stats after 'Approximately balancing paths':
[12/06 15:32:11   1508s]       delay calculator: calls=126275, total_wall_time=4.004s, mean_wall_time=0.032ms
[12/06 15:32:11   1508s]       legalizer: calls=50662, total_wall_time=1.021s, mean_wall_time=0.020ms
[12/06 15:32:11   1508s]       steiner router: calls=56892, total_wall_time=12.715s, mean_wall_time=0.223ms
[12/06 15:32:12   1509s]     Primary reporting skew groups after 'Approximately balancing paths':
[12/06 15:32:12   1509s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.665, max=0.724, avg=0.696, sd=0.015], skew [0.058 vs 0.058], 100% {0.665, 0.724} (wid=0.032 ws=0.021) (gid=0.711 gs=0.070)
[12/06 15:32:12   1509s]           min path sink: ys[3].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg[3][18]/CP
[12/06 15:32:12   1509s]           max path sink: ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg[16][2]/CP
[12/06 15:32:12   1509s]     Skew group summary after 'Approximately balancing paths':
[12/06 15:32:12   1509s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.665, max=0.724, avg=0.696, sd=0.015], skew [0.058 vs 0.058], 100% {0.665, 0.724} (wid=0.032 ws=0.021) (gid=0.711 gs=0.070)
[12/06 15:32:12   1509s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 15:32:12   1509s]   Approximately balancing paths done. (took cpu=0:00:01.1 real=0:00:01.1)
[12/06 15:32:12   1509s]   Stage::Balancing done. (took cpu=0:00:21.8 real=0:00:21.8)
[12/06 15:32:12   1509s]   Stage::Polishing...
[12/06 15:32:12   1509s]   Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late...
[12/06 15:32:14   1510s]   Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late done. (took cpu=0:00:01.6 real=0:00:01.7)
[12/06 15:32:14   1511s]   Clock DAG stats before polishing:
[12/06 15:32:14   1511s]     cell counts      : b=1759, i=0, icg=0, dcg=0, l=0, total=1759
[12/06 15:32:14   1511s]     sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
[12/06 15:32:14   1511s]     misc counts      : r=1, pp=0
[12/06 15:32:14   1511s]     cell areas       : b=5374.800um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5374.800um^2
[12/06 15:32:14   1511s]     cell capacitance : b=3.032pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=3.032pF
[12/06 15:32:14   1511s]     sink capacitance : total=41.961pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 15:32:14   1511s]     wire capacitance : top=0.000pF, trunk=4.660pF, leaf=29.271pF, total=33.931pF
[12/06 15:32:14   1511s]     wire lengths     : top=0.000um, trunk=36542.381um, leaf=204221.661um, total=240764.042um
[12/06 15:32:14   1511s]     hp wire lengths  : top=0.000um, trunk=28902.200um, leaf=79016.800um, total=107919.000um
[12/06 15:32:14   1511s]   Clock DAG net violations before polishing: none
[12/06 15:32:14   1511s]   Clock DAG primary half-corner transition distribution before polishing:
[12/06 15:32:14   1511s]     Trunk : target=0.133ns count=375 avg=0.067ns sd=0.033ns min=0.007ns max=0.133ns {239 <= 0.080ns, 71 <= 0.106ns, 37 <= 0.120ns, 17 <= 0.126ns, 11 <= 0.133ns}
[12/06 15:32:14   1511s]     Leaf  : target=0.133ns count=1385 avg=0.116ns sd=0.019ns min=0.070ns max=0.133ns {207 <= 0.080ns, 27 <= 0.106ns, 257 <= 0.120ns, 418 <= 0.126ns, 476 <= 0.133ns}
[12/06 15:32:14   1511s]   Clock DAG library cell distribution before polishing {count}:
[12/06 15:32:14   1511s]      Bufs: CKBD4: 1552 CKBD2: 67 CKBD1: 140 
[12/06 15:32:14   1511s]   Clock DAG hash before polishing: 1999661774533187130 13680703497603765137
[12/06 15:32:14   1511s]   CTS services accumulated run-time stats before polishing:
[12/06 15:32:14   1511s]     delay calculator: calls=128035, total_wall_time=4.063s, mean_wall_time=0.032ms
[12/06 15:32:14   1511s]     legalizer: calls=50662, total_wall_time=1.021s, mean_wall_time=0.020ms
[12/06 15:32:14   1511s]     steiner router: calls=58652, total_wall_time=13.258s, mean_wall_time=0.226ms
[12/06 15:32:14   1511s]   Primary reporting skew groups before polishing:
[12/06 15:32:14   1511s]     skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.664, max=0.724], skew [0.060 vs 0.058*]
[12/06 15:32:15   1512s]         min path sink: ys[1].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg[23][7]/CP
[12/06 15:32:15   1512s]         max path sink: ys[0].xs[3].torus_switch_xy/s_out_data_reg_reg[16]/CP
[12/06 15:32:15   1512s]   Skew group summary before polishing:
[12/06 15:32:15   1512s]     skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.664, max=0.724], skew [0.060 vs 0.058*]
[12/06 15:32:15   1512s]   Merging balancing drivers for power...
[12/06 15:32:15   1512s]     Clock DAG hash before 'Merging balancing drivers for power': 1999661774533187130 13680703497603765137
[12/06 15:32:15   1512s]     CTS services accumulated run-time stats before 'Merging balancing drivers for power':
[12/06 15:32:15   1512s]       delay calculator: calls=128035, total_wall_time=4.063s, mean_wall_time=0.032ms
[12/06 15:32:15   1512s]       legalizer: calls=50662, total_wall_time=1.021s, mean_wall_time=0.020ms
[12/06 15:32:15   1512s]       steiner router: calls=58652, total_wall_time=13.258s, mean_wall_time=0.226ms
[12/06 15:32:18   1515s]     Tried: 1759 Succeeded: 2
[12/06 15:32:18   1515s]     Clock DAG stats after 'Merging balancing drivers for power':
[12/06 15:32:18   1515s]       cell counts      : b=1757, i=0, icg=0, dcg=0, l=0, total=1757
[12/06 15:32:18   1515s]       sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
[12/06 15:32:18   1515s]       misc counts      : r=1, pp=0
[12/06 15:32:18   1515s]       cell areas       : b=5373.720um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5373.720um^2
[12/06 15:32:18   1515s]       cell capacitance : b=3.031pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=3.031pF
[12/06 15:32:18   1515s]       sink capacitance : total=41.961pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 15:32:18   1515s]       wire capacitance : top=0.000pF, trunk=4.648pF, leaf=29.271pF, total=33.919pF
[12/06 15:32:18   1515s]       wire lengths     : top=0.000um, trunk=36450.081um, leaf=204221.661um, total=240671.742um
[12/06 15:32:18   1515s]       hp wire lengths  : top=0.000um, trunk=28846.200um, leaf=79016.800um, total=107863.000um
[12/06 15:32:18   1515s]     Clock DAG net violations after 'Merging balancing drivers for power': none
[12/06 15:32:18   1515s]     Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
[12/06 15:32:18   1515s]       Trunk : target=0.133ns count=373 avg=0.067ns sd=0.033ns min=0.007ns max=0.133ns {237 <= 0.080ns, 71 <= 0.106ns, 38 <= 0.120ns, 17 <= 0.126ns, 10 <= 0.133ns}
[12/06 15:32:18   1515s]       Leaf  : target=0.133ns count=1385 avg=0.116ns sd=0.019ns min=0.070ns max=0.133ns {207 <= 0.080ns, 27 <= 0.106ns, 257 <= 0.120ns, 418 <= 0.126ns, 476 <= 0.133ns}
[12/06 15:32:18   1515s]     Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
[12/06 15:32:18   1515s]        Bufs: CKBD4: 1553 CKBD2: 67 CKBD1: 137 
[12/06 15:32:18   1515s]     Clock DAG hash after 'Merging balancing drivers for power': 2001448693976557525 2490550393554332424
[12/06 15:32:18   1515s]     CTS services accumulated run-time stats after 'Merging balancing drivers for power':
[12/06 15:32:18   1515s]       delay calculator: calls=133639, total_wall_time=4.217s, mean_wall_time=0.032ms
[12/06 15:32:18   1515s]       legalizer: calls=50851, total_wall_time=1.028s, mean_wall_time=0.020ms
[12/06 15:32:18   1515s]       steiner router: calls=59312, total_wall_time=13.338s, mean_wall_time=0.225ms
[12/06 15:32:18   1515s]     Primary reporting skew groups after 'Merging balancing drivers for power':
[12/06 15:32:18   1515s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.664, max=0.724], skew [0.060 vs 0.058*]
[12/06 15:32:18   1515s]           min path sink: ys[1].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg[23][7]/CP
[12/06 15:32:18   1515s]           max path sink: ys[0].xs[3].torus_switch_xy/s_out_data_reg_reg[16]/CP
[12/06 15:32:18   1515s]     Skew group summary after 'Merging balancing drivers for power':
[12/06 15:32:18   1515s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.664, max=0.724], skew [0.060 vs 0.058*]
[12/06 15:32:18   1515s]     Legalizer API calls during this step: 189 succeeded with high effort: 189 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 15:32:18   1515s]   Merging balancing drivers for power done. (took cpu=0:00:03.7 real=0:00:03.7)
[12/06 15:32:18   1515s]   Improving clock skew...
[12/06 15:32:19   1515s]     Clock DAG hash before 'Improving clock skew': 2001448693976557525 2490550393554332424
[12/06 15:32:19   1515s]     CTS services accumulated run-time stats before 'Improving clock skew':
[12/06 15:32:19   1515s]       delay calculator: calls=133639, total_wall_time=4.217s, mean_wall_time=0.032ms
[12/06 15:32:19   1515s]       legalizer: calls=50851, total_wall_time=1.028s, mean_wall_time=0.020ms
[12/06 15:32:19   1515s]       steiner router: calls=59312, total_wall_time=13.338s, mean_wall_time=0.225ms
[12/06 15:32:19   1515s]     Iteration 1...
[12/06 15:32:19   1516s]       Path optimization required 130 stage delay updates 
[12/06 15:32:19   1516s]       Path optimization required 202 stage delay updates 
[12/06 15:32:20   1517s]       Path optimization required 258 stage delay updates 
[12/06 15:32:20   1517s]     Iteration 1 done.
[12/06 15:32:20   1517s]     Iteration 2...
[12/06 15:32:20   1517s]       Path optimization required 174 stage delay updates 
[12/06 15:32:20   1517s]       Path optimization required 0 stage delay updates 
[12/06 15:32:20   1517s]       Path optimization required 0 stage delay updates 
[12/06 15:32:20   1517s]     Iteration 2 done.
[12/06 15:32:21   1517s]     Clock DAG stats after 'Improving clock skew':
[12/06 15:32:21   1517s]       cell counts      : b=1759, i=0, icg=0, dcg=0, l=0, total=1759
[12/06 15:32:21   1517s]       sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
[12/06 15:32:21   1517s]       misc counts      : r=1, pp=0
[12/06 15:32:21   1517s]       cell areas       : b=5380.200um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5380.200um^2
[12/06 15:32:21   1517s]       cell capacitance : b=3.034pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=3.034pF
[12/06 15:32:21   1517s]       sink capacitance : total=41.961pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 15:32:21   1517s]       wire capacitance : top=0.000pF, trunk=4.648pF, leaf=29.272pF, total=33.921pF
[12/06 15:32:21   1517s]       wire lengths     : top=0.000um, trunk=36450.681um, leaf=204233.261um, total=240683.942um
[12/06 15:32:21   1517s]       hp wire lengths  : top=0.000um, trunk=28851.000um, leaf=79028.400um, total=107879.400um
[12/06 15:32:21   1517s]     Clock DAG net violations after 'Improving clock skew': none
[12/06 15:32:21   1517s]     Clock DAG primary half-corner transition distribution after 'Improving clock skew':
[12/06 15:32:21   1517s]       Trunk : target=0.133ns count=373 avg=0.067ns sd=0.033ns min=0.007ns max=0.133ns {237 <= 0.080ns, 71 <= 0.106ns, 38 <= 0.120ns, 17 <= 0.126ns, 10 <= 0.133ns}
[12/06 15:32:21   1517s]       Leaf  : target=0.133ns count=1387 avg=0.116ns sd=0.019ns min=0.017ns max=0.133ns {209 <= 0.080ns, 27 <= 0.106ns, 256 <= 0.120ns, 419 <= 0.126ns, 476 <= 0.133ns}
[12/06 15:32:21   1517s]     Clock DAG library cell distribution after 'Improving clock skew' {count}:
[12/06 15:32:21   1517s]        Bufs: CKBD4: 1555 CKBD2: 67 CKBD1: 137 
[12/06 15:32:21   1518s]     Clock DAG hash after 'Improving clock skew': 10107912643179878285 8118873997020701244
[12/06 15:32:21   1518s]     CTS services accumulated run-time stats after 'Improving clock skew':
[12/06 15:32:21   1518s]       delay calculator: calls=137085, total_wall_time=4.320s, mean_wall_time=0.032ms
[12/06 15:32:21   1518s]       legalizer: calls=51287, total_wall_time=1.041s, mean_wall_time=0.020ms
[12/06 15:32:21   1518s]       steiner router: calls=60156, total_wall_time=13.505s, mean_wall_time=0.224ms
[12/06 15:32:21   1518s]     Primary reporting skew groups after 'Improving clock skew':
[12/06 15:32:21   1518s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.666, max=0.724, avg=0.695, sd=0.016], skew [0.058 vs 0.058], 100% {0.666, 0.724} (wid=0.031 ws=0.020) (gid=0.711 gs=0.069)
[12/06 15:32:21   1518s]           min path sink: ys[2].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg[9][5]/CP
[12/06 15:32:21   1518s]           max path sink: ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg[16][2]/CP
[12/06 15:32:21   1518s]     Skew group summary after 'Improving clock skew':
[12/06 15:32:21   1518s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.666, max=0.724, avg=0.695, sd=0.016], skew [0.058 vs 0.058], 100% {0.666, 0.724} (wid=0.031 ws=0.020) (gid=0.711 gs=0.069)
[12/06 15:32:21   1518s]     Legalizer API calls during this step: 436 succeeded with high effort: 436 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 15:32:21   1518s]   Improving clock skew done. (took cpu=0:00:02.7 real=0:00:02.7)
[12/06 15:32:21   1518s]   Moving gates to reduce wire capacitance...
[12/06 15:32:21   1518s]     Clock DAG hash before 'Moving gates to reduce wire capacitance': 10107912643179878285 8118873997020701244
[12/06 15:32:21   1518s]     CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance':
[12/06 15:32:21   1518s]       delay calculator: calls=137085, total_wall_time=4.320s, mean_wall_time=0.032ms
[12/06 15:32:21   1518s]       legalizer: calls=51287, total_wall_time=1.041s, mean_wall_time=0.020ms
[12/06 15:32:21   1518s]       steiner router: calls=60156, total_wall_time=13.505s, mean_wall_time=0.224ms
[12/06 15:32:21   1518s]     Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
[12/06 15:32:21   1518s]     Iteration 1...
[12/06 15:32:21   1518s]       Artificially removing short and long paths...
[12/06 15:32:22   1518s]         Clock DAG hash before 'Artificially removing short and long paths': 10107912643179878285 8118873997020701244
[12/06 15:32:22   1518s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[12/06 15:32:22   1518s]           delay calculator: calls=137085, total_wall_time=4.320s, mean_wall_time=0.032ms
[12/06 15:32:22   1518s]           legalizer: calls=51287, total_wall_time=1.041s, mean_wall_time=0.020ms
[12/06 15:32:22   1518s]           steiner router: calls=60156, total_wall_time=13.505s, mean_wall_time=0.224ms
[12/06 15:32:22   1519s]         For skew_group ideal_clock/functional_wcl_fast target band (0.666, 0.724)
[12/06 15:32:22   1519s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 15:32:22   1519s]       Artificially removing short and long paths done. (took cpu=0:00:00.5 real=0:00:00.5)
[12/06 15:32:22   1519s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
[12/06 15:32:22   1519s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: WireCapReduction': 10107912643179878285 8118873997020701244
[12/06 15:32:22   1519s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 1: WireCapReduction':
[12/06 15:32:22   1519s]           delay calculator: calls=137085, total_wall_time=4.320s, mean_wall_time=0.032ms
[12/06 15:32:22   1519s]           legalizer: calls=51287, total_wall_time=1.041s, mean_wall_time=0.020ms
[12/06 15:32:22   1519s]           steiner router: calls=60156, total_wall_time=13.505s, mean_wall_time=0.224ms
[12/06 15:32:22   1519s]         Legalizer releasing space for clock trees
[12/06 15:32:40   1537s]         Legalizing clock trees...
[12/06 15:32:41   1537s]         Legalizing clock trees done. (took cpu=0:00:00.3 real=0:00:00.3)
[12/06 15:32:41   1537s]         Legalizer API calls during this step: 11042 succeeded with high effort: 11042 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 15:32:41   1537s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:18.5 real=0:00:18.5)
[12/06 15:32:41   1537s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates...
[12/06 15:32:41   1537s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: MoveGates': 15486262923835896266 4424993148129460635
[12/06 15:32:41   1537s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 1: MoveGates':
[12/06 15:32:41   1537s]           delay calculator: calls=156989, total_wall_time=4.945s, mean_wall_time=0.032ms
[12/06 15:32:41   1537s]           legalizer: calls=62329, total_wall_time=1.285s, mean_wall_time=0.021ms
[12/06 15:32:41   1537s]           steiner router: calls=70447, total_wall_time=15.792s, mean_wall_time=0.224ms
[12/06 15:32:41   1537s]         Moving gates: 
[12/06 15:32:41   1537s]         Legalizer releasing space for clock trees
[12/06 15:32:43   1540s]         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[12/06 15:33:15   1571s]         Legalizing clock trees done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/06 15:33:15   1571s]         100% 
[12/06 15:33:15   1571s]         Legalizer API calls during this step: 24626 succeeded with high effort: 24626 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 15:33:15   1571s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:34.0 real=0:00:34.1)
[12/06 15:33:15   1571s]     Iteration 1 done.
[12/06 15:33:15   1571s]     Iteration 2...
[12/06 15:33:15   1571s]       Artificially removing short and long paths...
[12/06 15:33:15   1571s]         Clock DAG hash before 'Artificially removing short and long paths': 9845261561917134105 2329537606009889776
[12/06 15:33:15   1571s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[12/06 15:33:15   1571s]           delay calculator: calls=190163, total_wall_time=5.989s, mean_wall_time=0.031ms
[12/06 15:33:15   1571s]           legalizer: calls=86955, total_wall_time=1.814s, mean_wall_time=0.021ms
[12/06 15:33:15   1571s]           steiner router: calls=92949, total_wall_time=20.856s, mean_wall_time=0.224ms
[12/06 15:33:15   1572s]         For skew_group ideal_clock/functional_wcl_fast target band (0.660, 0.718)
[12/06 15:33:16   1572s]         For skew group ideal_clock/functional_wcl_fast, artificially shortened or lengthened 198 paths.
[12/06 15:33:16   1572s]         	The smallest offset applied was -0.001ns.
[12/06 15:33:16   1572s]         	The largest offset applied was 0.005ns.
[12/06 15:33:16   1572s]         
[12/06 15:33:16   1572s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 15:33:16   1572s]       Artificially removing short and long paths done. (took cpu=0:00:00.9 real=0:00:00.9)
[12/06 15:33:16   1572s]       Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
[12/06 15:33:16   1572s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 2: WireCapReduction': 9845261561917134105 2329537606009889776
[12/06 15:33:16   1572s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 2: WireCapReduction':
[12/06 15:33:16   1572s]           delay calculator: calls=191013, total_wall_time=6.015s, mean_wall_time=0.031ms
[12/06 15:33:16   1572s]           legalizer: calls=86955, total_wall_time=1.814s, mean_wall_time=0.021ms
[12/06 15:33:16   1572s]           steiner router: calls=93320, total_wall_time=20.926s, mean_wall_time=0.224ms
[12/06 15:33:16   1572s]         Legalizer releasing space for clock trees
[12/06 15:33:26   1583s]         Legalizing clock trees...
[12/06 15:33:26   1583s]         Legalizing clock trees done. (took cpu=0:00:00.3 real=0:00:00.3)
[12/06 15:33:26   1583s]         Legalizer API calls during this step: 10498 succeeded with high effort: 10498 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 15:33:26   1583s]       Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:10.9 real=0:00:10.9)
[12/06 15:33:26   1583s]       Moving gates to reduce wire capacitance - iteration 2: MoveGates...
[12/06 15:33:27   1583s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 2: MoveGates': 13177369686657765137 7267147499285517832
[12/06 15:33:27   1583s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 2: MoveGates':
[12/06 15:33:27   1583s]           delay calculator: calls=201231, total_wall_time=6.319s, mean_wall_time=0.031ms
[12/06 15:33:27   1583s]           legalizer: calls=97453, total_wall_time=2.033s, mean_wall_time=0.021ms
[12/06 15:33:27   1583s]           steiner router: calls=102204, total_wall_time=22.821s, mean_wall_time=0.223ms
[12/06 15:33:27   1583s]         Moving gates: 
[12/06 15:33:27   1583s]         Legalizer releasing space for clock trees
[12/06 15:33:28   1585s]         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[12/06 15:33:53   1609s]         Legalizing clock trees done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/06 15:33:53   1609s]         100% 
[12/06 15:33:53   1609s]         Legalizer API calls during this step: 24626 succeeded with high effort: 24626 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 15:33:53   1609s]       Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:26.2 real=0:00:26.2)
[12/06 15:33:53   1609s]       Reverting Artificially removing short and long paths...
[12/06 15:33:53   1610s]         Clock DAG hash before 'Reverting Artificially removing short and long paths': 15561703836852590393 7259531025663107880
[12/06 15:33:53   1610s]         CTS services accumulated run-time stats before 'Reverting Artificially removing short and long paths':
[12/06 15:33:53   1610s]           delay calculator: calls=223330, total_wall_time=6.991s, mean_wall_time=0.031ms
[12/06 15:33:53   1610s]           legalizer: calls=122079, total_wall_time=2.548s, mean_wall_time=0.021ms
[12/06 15:33:53   1610s]           steiner router: calls=124866, total_wall_time=27.908s, mean_wall_time=0.224ms
[12/06 15:33:53   1610s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 15:33:53   1610s]       Reverting Artificially removing short and long paths done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/06 15:33:53   1610s]     Iteration 2 done.
[12/06 15:33:54   1610s]     Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
[12/06 15:33:54   1611s]     Clock DAG stats after 'Moving gates to reduce wire capacitance':
[12/06 15:33:54   1611s]       cell counts      : b=1759, i=0, icg=0, dcg=0, l=0, total=1759
[12/06 15:33:54   1611s]       sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
[12/06 15:33:54   1611s]       misc counts      : r=1, pp=0
[12/06 15:33:54   1611s]       cell areas       : b=5380.200um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5380.200um^2
[12/06 15:33:54   1611s]       cell capacitance : b=3.034pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=3.034pF
[12/06 15:33:54   1611s]       sink capacitance : total=41.961pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 15:33:54   1611s]       wire capacitance : top=0.000pF, trunk=4.060pF, leaf=28.640pF, total=32.700pF
[12/06 15:33:54   1611s]       wire lengths     : top=0.000um, trunk=31795.583um, leaf=199283.715um, total=231079.297um
[12/06 15:33:54   1611s]       hp wire lengths  : top=0.000um, trunk=26246.200um, leaf=77816.900um, total=104063.100um
[12/06 15:33:54   1611s]     Clock DAG net violations after 'Moving gates to reduce wire capacitance':
[12/06 15:33:54   1611s]       Remaining Transition : {count=3, worst=[0.003ns, 0.001ns, 0.000ns]} avg=0.001ns sd=0.002ns sum=0.004ns
[12/06 15:33:54   1611s]     Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
[12/06 15:33:54   1611s]       Trunk : target=0.133ns count=373 avg=0.061ns sd=0.032ns min=0.007ns max=0.136ns {261 <= 0.080ns, 66 <= 0.106ns, 31 <= 0.120ns, 11 <= 0.126ns, 3 <= 0.133ns} {1 <= 0.140ns, 0 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
[12/06 15:33:54   1611s]       Leaf  : target=0.133ns count=1387 avg=0.115ns sd=0.019ns min=0.017ns max=0.134ns {208 <= 0.080ns, 32 <= 0.106ns, 324 <= 0.120ns, 448 <= 0.126ns, 373 <= 0.133ns} {2 <= 0.140ns, 0 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
[12/06 15:33:54   1611s]     Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
[12/06 15:33:54   1611s]        Bufs: CKBD4: 1555 CKBD2: 67 CKBD1: 137 
[12/06 15:33:54   1611s]     Clock DAG hash after 'Moving gates to reduce wire capacitance': 15561703836852590393 7259531025663107880
[12/06 15:33:54   1611s]     CTS services accumulated run-time stats after 'Moving gates to reduce wire capacitance':
[12/06 15:33:54   1611s]       delay calculator: calls=224230, total_wall_time=7.019s, mean_wall_time=0.031ms
[12/06 15:33:54   1611s]       legalizer: calls=122079, total_wall_time=2.548s, mean_wall_time=0.021ms
[12/06 15:33:54   1611s]       steiner router: calls=125247, total_wall_time=27.985s, mean_wall_time=0.223ms
[12/06 15:33:54   1611s]     Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
[12/06 15:33:54   1611s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.657, max=0.720, avg=0.685, sd=0.015], skew [0.063 vs 0.058*], 99.9% {0.659, 0.717} (wid=0.031 ws=0.020) (gid=0.709 gs=0.078)
[12/06 15:33:55   1611s]           min path sink: ys[2].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg[2][20]/CP
[12/06 15:33:55   1611s]           max path sink: ys[1].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg[18][9]/CP
[12/06 15:33:55   1612s]     Skew group summary after 'Moving gates to reduce wire capacitance':
[12/06 15:33:55   1612s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.657, max=0.720, avg=0.685, sd=0.015], skew [0.063 vs 0.058*], 99.9% {0.659, 0.717} (wid=0.031 ws=0.020) (gid=0.709 gs=0.078)
[12/06 15:33:55   1612s]     Legalizer API calls during this step: 70792 succeeded with high effort: 70792 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 15:33:55   1612s]   Moving gates to reduce wire capacitance done. (took cpu=0:01:34 real=0:01:34)
[12/06 15:33:55   1612s]   Reducing clock tree power 3...
[12/06 15:33:55   1612s]     Clock DAG hash before 'Reducing clock tree power 3': 15561703836852590393 7259531025663107880
[12/06 15:33:55   1612s]     CTS services accumulated run-time stats before 'Reducing clock tree power 3':
[12/06 15:33:55   1612s]       delay calculator: calls=224230, total_wall_time=7.019s, mean_wall_time=0.031ms
[12/06 15:33:55   1612s]       legalizer: calls=122079, total_wall_time=2.548s, mean_wall_time=0.021ms
[12/06 15:33:55   1612s]       steiner router: calls=125247, total_wall_time=27.985s, mean_wall_time=0.223ms
[12/06 15:33:55   1612s]     Artificially removing short and long paths...
[12/06 15:33:55   1612s]       Clock DAG hash before 'Artificially removing short and long paths': 15561703836852590393 7259531025663107880
[12/06 15:33:55   1612s]       CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[12/06 15:33:55   1612s]         delay calculator: calls=224230, total_wall_time=7.019s, mean_wall_time=0.031ms
[12/06 15:33:55   1612s]         legalizer: calls=122079, total_wall_time=2.548s, mean_wall_time=0.021ms
[12/06 15:33:55   1612s]         steiner router: calls=125247, total_wall_time=27.985s, mean_wall_time=0.223ms
[12/06 15:33:55   1612s]       For skew_group ideal_clock/functional_wcl_fast target band (0.659, 0.717)
[12/06 15:33:56   1612s]       For skew group ideal_clock/functional_wcl_fast, artificially shortened or lengthened 50 paths.
[12/06 15:33:56   1612s]       	The smallest offset applied was -0.002ns.
[12/06 15:33:56   1612s]       	The largest offset applied was 0.003ns.
[12/06 15:33:56   1612s]       
[12/06 15:33:56   1612s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 15:33:56   1612s]     Artificially removing short and long paths done. (took cpu=0:00:00.5 real=0:00:00.5)
[12/06 15:33:56   1612s]     Initial gate capacitance is (rise=44.996pF fall=44.153pF).
[12/06 15:33:56   1612s]     Resizing gates: 
[12/06 15:33:56   1612s]     Legalizer releasing space for clock trees
[12/06 15:33:56   1613s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[12/06 15:33:59   1616s]     Legalizing clock trees done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/06 15:33:59   1616s]     100% 
[12/06 15:33:59   1616s]     Stopping in iteration 1: unable to make further power recovery in this step.
[12/06 15:33:59   1616s]     Iteration 1: gate capacitance is (rise=44.985pF fall=44.144pF).
[12/06 15:33:59   1616s]     Reverting Artificially removing short and long paths...
[12/06 15:34:00   1616s]       Clock DAG hash before 'Reverting Artificially removing short and long paths': 5617253983829641091 5027853102594800530
[12/06 15:34:00   1616s]       CTS services accumulated run-time stats before 'Reverting Artificially removing short and long paths':
[12/06 15:34:00   1616s]         delay calculator: calls=231243, total_wall_time=7.235s, mean_wall_time=0.031ms
[12/06 15:34:00   1616s]         legalizer: calls=125767, total_wall_time=2.604s, mean_wall_time=0.021ms
[12/06 15:34:00   1616s]         steiner router: calls=125808, total_wall_time=28.043s, mean_wall_time=0.223ms
[12/06 15:34:00   1616s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 15:34:00   1616s]     Reverting Artificially removing short and long paths done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/06 15:34:00   1617s]     Clock DAG stats after 'Reducing clock tree power 3':
[12/06 15:34:00   1617s]       cell counts      : b=1759, i=0, icg=0, dcg=0, l=0, total=1759
[12/06 15:34:00   1617s]       sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
[12/06 15:34:00   1617s]       misc counts      : r=1, pp=0
[12/06 15:34:00   1617s]       cell areas       : b=5346.360um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5346.360um^2
[12/06 15:34:00   1617s]       cell capacitance : b=3.024pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=3.024pF
[12/06 15:34:00   1617s]       sink capacitance : total=41.961pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 15:34:00   1617s]       wire capacitance : top=0.000pF, trunk=4.060pF, leaf=28.640pF, total=32.700pF
[12/06 15:34:00   1617s]       wire lengths     : top=0.000um, trunk=31798.983um, leaf=199283.515um, total=231082.497um
[12/06 15:34:00   1617s]       hp wire lengths  : top=0.000um, trunk=26246.200um, leaf=77816.900um, total=104063.100um
[12/06 15:34:00   1617s]     Clock DAG net violations after 'Reducing clock tree power 3':
[12/06 15:34:00   1617s]       Remaining Transition : {count=3, worst=[0.003ns, 0.001ns, 0.000ns]} avg=0.001ns sd=0.002ns sum=0.004ns
[12/06 15:34:00   1617s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
[12/06 15:34:00   1617s]       Trunk : target=0.133ns count=373 avg=0.063ns sd=0.031ns min=0.007ns max=0.136ns {260 <= 0.080ns, 67 <= 0.106ns, 31 <= 0.120ns, 11 <= 0.126ns, 3 <= 0.133ns} {1 <= 0.140ns, 0 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
[12/06 15:34:00   1617s]       Leaf  : target=0.133ns count=1387 avg=0.115ns sd=0.019ns min=0.024ns max=0.134ns {207 <= 0.080ns, 32 <= 0.106ns, 324 <= 0.120ns, 448 <= 0.126ns, 374 <= 0.133ns} {2 <= 0.140ns, 0 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
[12/06 15:34:00   1617s]     Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
[12/06 15:34:00   1617s]        Bufs: CKBD4: 1543 CKBD2: 50 CKBD1: 166 
[12/06 15:34:00   1617s]     Clock DAG hash after 'Reducing clock tree power 3': 5617253983829641091 5027853102594800530
[12/06 15:34:00   1617s]     CTS services accumulated run-time stats after 'Reducing clock tree power 3':
[12/06 15:34:00   1617s]       delay calculator: calls=231243, total_wall_time=7.235s, mean_wall_time=0.031ms
[12/06 15:34:00   1617s]       legalizer: calls=125767, total_wall_time=2.604s, mean_wall_time=0.021ms
[12/06 15:34:00   1617s]       steiner router: calls=125808, total_wall_time=28.043s, mean_wall_time=0.223ms
[12/06 15:34:00   1617s]     Primary reporting skew groups after 'Reducing clock tree power 3':
[12/06 15:34:00   1617s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.659, max=0.720, avg=0.687, sd=0.015], skew [0.061 vs 0.058*], 100% {0.659, 0.717} (wid=0.031 ws=0.020) (gid=0.709 gs=0.077)
[12/06 15:34:00   1617s]           min path sink: ys[1].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg[17][28]/CP
[12/06 15:34:00   1617s]           max path sink: ys[1].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg[18][9]/CP
[12/06 15:34:01   1617s]     Skew group summary after 'Reducing clock tree power 3':
[12/06 15:34:01   1617s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.659, max=0.720, avg=0.687, sd=0.015], skew [0.061 vs 0.058*], 100% {0.659, 0.717} (wid=0.031 ws=0.020) (gid=0.709 gs=0.077)
[12/06 15:34:01   1617s]     Legalizer API calls during this step: 3688 succeeded with high effort: 3688 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 15:34:01   1617s]   Reducing clock tree power 3 done. (took cpu=0:00:05.7 real=0:00:05.7)
[12/06 15:34:01   1617s]   Improving insertion delay...
[12/06 15:34:01   1617s]     Clock DAG hash before 'Improving insertion delay': 5617253983829641091 5027853102594800530
[12/06 15:34:01   1617s]     CTS services accumulated run-time stats before 'Improving insertion delay':
[12/06 15:34:01   1617s]       delay calculator: calls=231243, total_wall_time=7.235s, mean_wall_time=0.031ms
[12/06 15:34:01   1617s]       legalizer: calls=125767, total_wall_time=2.604s, mean_wall_time=0.021ms
[12/06 15:34:01   1617s]       steiner router: calls=125808, total_wall_time=28.043s, mean_wall_time=0.223ms
[12/06 15:34:01   1618s]     Clock DAG stats after 'Improving insertion delay':
[12/06 15:34:01   1618s]       cell counts      : b=1759, i=0, icg=0, dcg=0, l=0, total=1759
[12/06 15:34:01   1618s]       sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
[12/06 15:34:01   1618s]       misc counts      : r=1, pp=0
[12/06 15:34:01   1618s]       cell areas       : b=5346.360um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5346.360um^2
[12/06 15:34:01   1618s]       cell capacitance : b=3.024pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=3.024pF
[12/06 15:34:01   1618s]       sink capacitance : total=41.961pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 15:34:01   1618s]       wire capacitance : top=0.000pF, trunk=4.060pF, leaf=28.640pF, total=32.700pF
[12/06 15:34:01   1618s]       wire lengths     : top=0.000um, trunk=31798.983um, leaf=199283.515um, total=231082.497um
[12/06 15:34:01   1618s]       hp wire lengths  : top=0.000um, trunk=26246.200um, leaf=77816.900um, total=104063.100um
[12/06 15:34:01   1618s]     Clock DAG net violations after 'Improving insertion delay':
[12/06 15:34:01   1618s]       Remaining Transition : {count=3, worst=[0.003ns, 0.001ns, 0.000ns]} avg=0.001ns sd=0.002ns sum=0.004ns
[12/06 15:34:01   1618s]     Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
[12/06 15:34:01   1618s]       Trunk : target=0.133ns count=373 avg=0.063ns sd=0.031ns min=0.007ns max=0.136ns {260 <= 0.080ns, 67 <= 0.106ns, 31 <= 0.120ns, 11 <= 0.126ns, 3 <= 0.133ns} {1 <= 0.140ns, 0 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
[12/06 15:34:01   1618s]       Leaf  : target=0.133ns count=1387 avg=0.115ns sd=0.019ns min=0.024ns max=0.134ns {207 <= 0.080ns, 32 <= 0.106ns, 324 <= 0.120ns, 448 <= 0.126ns, 374 <= 0.133ns} {2 <= 0.140ns, 0 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
[12/06 15:34:01   1618s]     Clock DAG library cell distribution after 'Improving insertion delay' {count}:
[12/06 15:34:01   1618s]        Bufs: CKBD4: 1543 CKBD2: 50 CKBD1: 166 
[12/06 15:34:01   1618s]     Clock DAG hash after 'Improving insertion delay': 5617253983829641091 5027853102594800530
[12/06 15:34:01   1618s]     CTS services accumulated run-time stats after 'Improving insertion delay':
[12/06 15:34:01   1618s]       delay calculator: calls=231243, total_wall_time=7.235s, mean_wall_time=0.031ms
[12/06 15:34:01   1618s]       legalizer: calls=125767, total_wall_time=2.604s, mean_wall_time=0.021ms
[12/06 15:34:01   1618s]       steiner router: calls=125808, total_wall_time=28.043s, mean_wall_time=0.223ms
[12/06 15:34:02   1618s]     Primary reporting skew groups after 'Improving insertion delay':
[12/06 15:34:02   1618s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.659, max=0.720, avg=0.687, sd=0.015], skew [0.061 vs 0.058*], 100% {0.659, 0.717} (wid=0.031 ws=0.020) (gid=0.709 gs=0.077)
[12/06 15:34:02   1618s]           min path sink: ys[1].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg[17][28]/CP
[12/06 15:34:02   1618s]           max path sink: ys[1].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg[18][9]/CP
[12/06 15:34:02   1618s]     Skew group summary after 'Improving insertion delay':
[12/06 15:34:02   1618s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.659, max=0.720, avg=0.687, sd=0.015], skew [0.061 vs 0.058*], 100% {0.659, 0.717} (wid=0.031 ws=0.020) (gid=0.709 gs=0.077)
[12/06 15:34:02   1618s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 15:34:02   1618s]   Improving insertion delay done. (took cpu=0:00:01.1 real=0:00:01.1)
[12/06 15:34:02   1618s]   Wire Opt OverFix...
[12/06 15:34:02   1619s]     Clock DAG hash before 'Wire Opt OverFix': 5617253983829641091 5027853102594800530
[12/06 15:34:02   1619s]     CTS services accumulated run-time stats before 'Wire Opt OverFix':
[12/06 15:34:02   1619s]       delay calculator: calls=231243, total_wall_time=7.235s, mean_wall_time=0.031ms
[12/06 15:34:02   1619s]       legalizer: calls=125767, total_wall_time=2.604s, mean_wall_time=0.021ms
[12/06 15:34:02   1619s]       steiner router: calls=125808, total_wall_time=28.043s, mean_wall_time=0.223ms
[12/06 15:34:02   1619s]     Wire Reduction extra effort...
[12/06 15:34:02   1619s]       Clock DAG hash before 'Wire Reduction extra effort': 5617253983829641091 5027853102594800530
[12/06 15:34:02   1619s]       CTS services accumulated run-time stats before 'Wire Reduction extra effort':
[12/06 15:34:02   1619s]         delay calculator: calls=231243, total_wall_time=7.235s, mean_wall_time=0.031ms
[12/06 15:34:02   1619s]         legalizer: calls=125767, total_wall_time=2.604s, mean_wall_time=0.021ms
[12/06 15:34:02   1619s]         steiner router: calls=125808, total_wall_time=28.043s, mean_wall_time=0.223ms
[12/06 15:34:02   1619s]       Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
[12/06 15:34:02   1619s]       Artificially removing short and long paths...
[12/06 15:34:02   1619s]         Clock DAG hash before 'Artificially removing short and long paths': 5617253983829641091 5027853102594800530
[12/06 15:34:02   1619s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[12/06 15:34:02   1619s]           delay calculator: calls=231243, total_wall_time=7.235s, mean_wall_time=0.031ms
[12/06 15:34:02   1619s]           legalizer: calls=125767, total_wall_time=2.604s, mean_wall_time=0.021ms
[12/06 15:34:02   1619s]           steiner router: calls=125808, total_wall_time=28.043s, mean_wall_time=0.223ms
[12/06 15:34:02   1619s]         For skew_group ideal_clock/functional_wcl_fast target band (0.659, 0.717)
[12/06 15:34:03   1619s]         For skew group ideal_clock/functional_wcl_fast, artificially shortened or lengthened 25 paths.
[12/06 15:34:03   1619s]         	The smallest offset applied was 0.003ns.
[12/06 15:34:03   1619s]         	The largest offset applied was 0.003ns.
[12/06 15:34:03   1619s]         
[12/06 15:34:03   1619s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 15:34:03   1619s]       Artificially removing short and long paths done. (took cpu=0:00:00.5 real=0:00:00.5)
[12/06 15:34:03   1619s]       Global shorten wires A0...
[12/06 15:34:03   1619s]         Clock DAG hash before 'Global shorten wires A0': 5617253983829641091 5027853102594800530
[12/06 15:34:03   1619s]         CTS services accumulated run-time stats before 'Global shorten wires A0':
[12/06 15:34:03   1619s]           delay calculator: calls=231243, total_wall_time=7.235s, mean_wall_time=0.031ms
[12/06 15:34:03   1619s]           legalizer: calls=125767, total_wall_time=2.604s, mean_wall_time=0.021ms
[12/06 15:34:03   1619s]           steiner router: calls=125808, total_wall_time=28.043s, mean_wall_time=0.223ms
[12/06 15:34:03   1620s]         Legalizer API calls during this step: 1514 succeeded with high effort: 1514 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 15:34:03   1620s]       Global shorten wires A0 done. (took cpu=0:00:00.5 real=0:00:00.5)
[12/06 15:34:03   1620s]       Move For Wirelength - core...
[12/06 15:34:03   1620s]         Clock DAG hash before 'Move For Wirelength - core': 5046152839923671776 7858871920018298889
[12/06 15:34:03   1620s]         CTS services accumulated run-time stats before 'Move For Wirelength - core':
[12/06 15:34:03   1620s]           delay calculator: calls=231710, total_wall_time=7.247s, mean_wall_time=0.031ms
[12/06 15:34:03   1620s]           legalizer: calls=127281, total_wall_time=2.634s, mean_wall_time=0.021ms
[12/06 15:34:03   1620s]           steiner router: calls=125990, total_wall_time=28.072s, mean_wall_time=0.223ms
[12/06 15:34:11   1627s]         Move for wirelength. considered=1760, filtered=1760, permitted=1759, cannotCompute=175, computed=1584, moveTooSmall=2764, resolved=0, predictFail=628, currentlyIllegal=0, legalizationFail=60, legalizedMoveTooSmall=1800, ignoredLeafDriver=0, worse=3030, accepted=226
[12/06 15:34:11   1627s]         Max accepted move=34.400um, total accepted move=2334.000um, average move=10.327um
[12/06 15:34:18   1634s]         Move for wirelength. considered=1760, filtered=1760, permitted=1759, cannotCompute=178, computed=1581, moveTooSmall=2832, resolved=0, predictFail=671, currentlyIllegal=0, legalizationFail=70, legalizedMoveTooSmall=2041, ignoredLeafDriver=0, worse=3183, accepted=81
[12/06 15:34:18   1634s]         Max accepted move=44.600um, total accepted move=713.000um, average move=8.802um
[12/06 15:34:24   1641s]         Move for wirelength. considered=1760, filtered=1760, permitted=1759, cannotCompute=178, computed=1581, moveTooSmall=2856, resolved=0, predictFail=689, currentlyIllegal=0, legalizationFail=68, legalizedMoveTooSmall=2100, ignoredLeafDriver=0, worse=3225, accepted=31
[12/06 15:34:24   1641s]         Max accepted move=22.000um, total accepted move=246.800um, average move=7.961um
[12/06 15:34:24   1641s]         Legalizer API calls during this step: 17903 succeeded with high effort: 17903 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 15:34:24   1641s]       Move For Wirelength - core done. (took cpu=0:00:21.2 real=0:00:21.2)
[12/06 15:34:24   1641s]       Global shorten wires A1...
[12/06 15:34:24   1641s]         Clock DAG hash before 'Global shorten wires A1': 17909727712968494100 18018919985014623709
[12/06 15:34:24   1641s]         CTS services accumulated run-time stats before 'Global shorten wires A1':
[12/06 15:34:24   1641s]           delay calculator: calls=250877, total_wall_time=7.831s, mean_wall_time=0.031ms
[12/06 15:34:24   1641s]           legalizer: calls=145184, total_wall_time=3.129s, mean_wall_time=0.022ms
[12/06 15:34:24   1641s]           steiner router: calls=152618, total_wall_time=34.188s, mean_wall_time=0.224ms
[12/06 15:34:25   1641s]         Legalizer API calls during this step: 1534 succeeded with high effort: 1534 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 15:34:25   1641s]       Global shorten wires A1 done. (took cpu=0:00:00.4 real=0:00:00.4)
[12/06 15:34:25   1641s]       Move For Wirelength - core...
[12/06 15:34:25   1641s]         Clock DAG hash before 'Move For Wirelength - core': 17909727712968494100 18018919985014623709
[12/06 15:34:25   1641s]         CTS services accumulated run-time stats before 'Move For Wirelength - core':
[12/06 15:34:25   1641s]           delay calculator: calls=251267, total_wall_time=7.841s, mean_wall_time=0.031ms
[12/06 15:34:25   1641s]           legalizer: calls=146718, total_wall_time=3.159s, mean_wall_time=0.022ms
[12/06 15:34:25   1641s]           steiner router: calls=152830, total_wall_time=34.221s, mean_wall_time=0.224ms
[12/06 15:34:26   1642s]         Move for wirelength. considered=1760, filtered=1760, permitted=1759, cannotCompute=1543, computed=216, moveTooSmall=2792, resolved=0, predictFail=11, currentlyIllegal=0, legalizationFail=3, legalizedMoveTooSmall=212, ignoredLeafDriver=0, worse=92, accepted=5
[12/06 15:34:26   1642s]         Max accepted move=7.200um, total accepted move=20.000um, average move=4.000um
[12/06 15:34:27   1643s]         Move for wirelength. considered=1760, filtered=1760, permitted=1759, cannotCompute=1546, computed=213, moveTooSmall=2792, resolved=0, predictFail=11, currentlyIllegal=0, legalizationFail=3, legalizedMoveTooSmall=214, ignoredLeafDriver=0, worse=92, accepted=1
[12/06 15:34:27   1643s]         Max accepted move=4.000um, total accepted move=4.000um, average move=4.000um
[12/06 15:34:27   1644s]         Move for wirelength. considered=1760, filtered=1760, permitted=1759, cannotCompute=1546, computed=213, moveTooSmall=2794, resolved=0, predictFail=11, currentlyIllegal=0, legalizationFail=3, legalizedMoveTooSmall=214, ignoredLeafDriver=0, worse=93, accepted=0
[12/06 15:34:27   1644s]         Max accepted move=0.000um, total accepted move=0.000um
[12/06 15:34:27   1644s]         Legalizer API calls during this step: 965 succeeded with high effort: 965 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 15:34:27   1644s]       Move For Wirelength - core done. (took cpu=0:00:02.7 real=0:00:02.7)
[12/06 15:34:27   1644s]       Global shorten wires B...
[12/06 15:34:27   1644s]         Clock DAG hash before 'Global shorten wires B': 933965026760530182 1856929921139123359
[12/06 15:34:27   1644s]         CTS services accumulated run-time stats before 'Global shorten wires B':
[12/06 15:34:27   1644s]           delay calculator: calls=252467, total_wall_time=7.879s, mean_wall_time=0.031ms
[12/06 15:34:27   1644s]           legalizer: calls=147683, total_wall_time=3.185s, mean_wall_time=0.022ms
[12/06 15:34:27   1644s]           steiner router: calls=153858, total_wall_time=34.482s, mean_wall_time=0.224ms
[12/06 15:34:32   1649s]         Legalizer API calls during this step: 8111 succeeded with high effort: 8111 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 15:34:32   1649s]       Global shorten wires B done. (took cpu=0:00:04.6 real=0:00:04.6)
[12/06 15:34:32   1649s]       Move For Wirelength - branch...
[12/06 15:34:32   1649s]         Clock DAG hash before 'Move For Wirelength - branch': 14495904145259779643 3279212825508379906
[12/06 15:34:32   1649s]         CTS services accumulated run-time stats before 'Move For Wirelength - branch':
[12/06 15:34:32   1649s]           delay calculator: calls=256190, total_wall_time=7.996s, mean_wall_time=0.031ms
[12/06 15:34:32   1649s]           legalizer: calls=155794, total_wall_time=3.367s, mean_wall_time=0.022ms
[12/06 15:34:32   1649s]           steiner router: calls=158660, total_wall_time=35.587s, mean_wall_time=0.224ms
[12/06 15:34:34   1650s]         Move for wirelength. considered=1760, filtered=1760, permitted=1759, cannotCompute=0, computed=1759, moveTooSmall=0, resolved=0, predictFail=44, currentlyIllegal=0, legalizationFail=7, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=1790, accepted=59
[12/06 15:34:34   1650s]         Max accepted move=2.400um, total accepted move=33.000um, average move=0.559um
[12/06 15:34:34   1651s]         Move for wirelength. considered=1760, filtered=1760, permitted=1759, cannotCompute=1665, computed=94, moveTooSmall=0, resolved=0, predictFail=3137, currentlyIllegal=0, legalizationFail=3, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=66, accepted=2
[12/06 15:34:34   1651s]         Max accepted move=0.400um, total accepted move=0.600um, average move=0.300um
[12/06 15:34:35   1652s]         Move for wirelength. considered=1760, filtered=1760, permitted=1759, cannotCompute=1722, computed=37, moveTooSmall=0, resolved=0, predictFail=3251, currentlyIllegal=0, legalizationFail=3, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=2, accepted=1
[12/06 15:34:35   1652s]         Max accepted move=1.200um, total accepted move=1.200um, average move=1.200um
[12/06 15:34:35   1652s]         Legalizer API calls during this step: 2061 succeeded with high effort: 2061 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 15:34:35   1652s]       Move For Wirelength - branch done. (took cpu=0:00:03.0 real=0:00:03.0)
[12/06 15:34:35   1652s]       Reverting Artificially removing short and long paths...
[12/06 15:34:35   1652s]         Clock DAG hash before 'Reverting Artificially removing short and long paths': 16744052335152924723 18356646857628690122
[12/06 15:34:35   1652s]         CTS services accumulated run-time stats before 'Reverting Artificially removing short and long paths':
[12/06 15:34:35   1652s]           delay calculator: calls=256986, total_wall_time=8.021s, mean_wall_time=0.031ms
[12/06 15:34:35   1652s]           legalizer: calls=157855, total_wall_time=3.411s, mean_wall_time=0.022ms
[12/06 15:34:35   1652s]           steiner router: calls=159344, total_wall_time=35.754s, mean_wall_time=0.224ms
[12/06 15:34:35   1652s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 15:34:35   1652s]       Reverting Artificially removing short and long paths done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/06 15:34:35   1652s]       Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
[12/06 15:34:35   1652s]       Clock DAG stats after 'Wire Reduction extra effort':
[12/06 15:34:35   1652s]         cell counts      : b=1759, i=0, icg=0, dcg=0, l=0, total=1759
[12/06 15:34:35   1652s]         sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
[12/06 15:34:35   1652s]         misc counts      : r=1, pp=0
[12/06 15:34:35   1652s]         cell areas       : b=5346.360um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5346.360um^2
[12/06 15:34:35   1652s]         cell capacitance : b=3.024pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=3.024pF
[12/06 15:34:35   1652s]         sink capacitance : total=41.961pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 15:34:35   1652s]         wire capacitance : top=0.000pF, trunk=3.928pF, leaf=28.629pF, total=32.557pF
[12/06 15:34:35   1652s]         wire lengths     : top=0.000um, trunk=30747.593um, leaf=199190.405um, total=229937.998um
[12/06 15:34:35   1652s]         hp wire lengths  : top=0.000um, trunk=25809.600um, leaf=78003.000um, total=103812.600um
[12/06 15:34:35   1652s]       Clock DAG net violations after 'Wire Reduction extra effort':
[12/06 15:34:35   1652s]         Remaining Transition : {count=2, worst=[0.003ns, 0.001ns]} avg=0.002ns sd=0.002ns sum=0.004ns
[12/06 15:34:35   1652s]       Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
[12/06 15:34:35   1652s]         Trunk : target=0.133ns count=373 avg=0.062ns sd=0.030ns min=0.007ns max=0.136ns {264 <= 0.080ns, 68 <= 0.106ns, 30 <= 0.120ns, 6 <= 0.126ns, 4 <= 0.133ns} {1 <= 0.140ns, 0 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
[12/06 15:34:35   1652s]         Leaf  : target=0.133ns count=1387 avg=0.115ns sd=0.019ns min=0.023ns max=0.134ns {207 <= 0.080ns, 31 <= 0.106ns, 328 <= 0.120ns, 445 <= 0.126ns, 375 <= 0.133ns} {1 <= 0.140ns, 0 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
[12/06 15:34:36   1652s]       Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
[12/06 15:34:36   1652s]          Bufs: CKBD4: 1543 CKBD2: 50 CKBD1: 166 
[12/06 15:34:36   1652s]       Clock DAG hash after 'Wire Reduction extra effort': 16744052335152924723 18356646857628690122
[12/06 15:34:36   1652s]       CTS services accumulated run-time stats after 'Wire Reduction extra effort':
[12/06 15:34:36   1652s]         delay calculator: calls=256986, total_wall_time=8.021s, mean_wall_time=0.031ms
[12/06 15:34:36   1652s]         legalizer: calls=157855, total_wall_time=3.411s, mean_wall_time=0.022ms
[12/06 15:34:36   1652s]         steiner router: calls=159344, total_wall_time=35.754s, mean_wall_time=0.224ms
[12/06 15:34:36   1653s]       Primary reporting skew groups after 'Wire Reduction extra effort':
[12/06 15:34:36   1653s]         skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.659, max=0.717, avg=0.684, sd=0.015], skew [0.058 vs 0.058], 100% {0.659, 0.717} (wid=0.031 ws=0.020) (gid=0.706 gs=0.074)
[12/06 15:34:36   1653s]             min path sink: ys[3].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg[13][26]/CP
[12/06 15:34:36   1653s]             max path sink: ys[1].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg[18][9]/CP
[12/06 15:34:36   1653s]       Skew group summary after 'Wire Reduction extra effort':
[12/06 15:34:36   1653s]         skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.659, max=0.717, avg=0.684, sd=0.015], skew [0.058 vs 0.058], 100% {0.659, 0.717} (wid=0.031 ws=0.020) (gid=0.706 gs=0.074)
[12/06 15:34:36   1653s]       Legalizer API calls during this step: 32088 succeeded with high effort: 32088 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 15:34:36   1653s]     Wire Reduction extra effort done. (took cpu=0:00:34.5 real=0:00:34.5)
[12/06 15:34:36   1653s]     Optimizing orientation...
[12/06 15:34:36   1653s]     FlipOpt...
[12/06 15:34:36   1653s]     Disconnecting clock tree from netlist...
[12/06 15:34:36   1653s]     Disconnecting clock tree from netlist done.
[12/06 15:34:36   1653s]     Performing Single Threaded FlipOpt
[12/06 15:34:36   1653s]     Optimizing orientation on clock cells...
[12/06 15:34:38   1655s]       Orientation Wirelength Optimization: Attempted = 1761 , Succeeded = 317 , Constraints Broken = 1442 , CannotMove = 2 , Illegal = 0 , Other = 0
[12/06 15:34:38   1655s]     Optimizing orientation on clock cells done.
[12/06 15:34:38   1655s]     Resynthesising clock tree into netlist...
[12/06 15:34:39   1656s]       Reset timing graph...
[12/06 15:34:39   1656s] Ignoring AAE DB Resetting ...
[12/06 15:34:39   1656s]       Reset timing graph done.
[12/06 15:34:39   1656s]     Resynthesising clock tree into netlist done.
[12/06 15:34:39   1656s]     FlipOpt done. (took cpu=0:00:02.7 real=0:00:02.7)
[12/06 15:34:39   1656s]     Optimizing orientation done. (took cpu=0:00:02.7 real=0:00:02.7)
[12/06 15:34:39   1656s] End AAE Lib Interpolated Model. (MEM=3544.92 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/06 15:34:41   1658s]     Clock DAG stats after 'Wire Opt OverFix':
[12/06 15:34:41   1658s]       cell counts      : b=1759, i=0, icg=0, dcg=0, l=0, total=1759
[12/06 15:34:41   1658s]       sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
[12/06 15:34:41   1658s]       misc counts      : r=1, pp=0
[12/06 15:34:41   1658s]       cell areas       : b=5346.360um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5346.360um^2
[12/06 15:34:41   1658s]       cell capacitance : b=3.024pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=3.024pF
[12/06 15:34:41   1658s]       sink capacitance : total=41.961pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 15:34:41   1658s]       wire capacitance : top=0.000pF, trunk=3.891pF, leaf=28.610pF, total=32.500pF
[12/06 15:34:41   1658s]       wire lengths     : top=0.000um, trunk=30441.891um, leaf=199031.204um, total=229473.096um
[12/06 15:34:41   1658s]       hp wire lengths  : top=0.000um, trunk=25809.600um, leaf=78003.000um, total=103812.600um
[12/06 15:34:41   1658s]     Clock DAG net violations after 'Wire Opt OverFix':
[12/06 15:34:41   1658s]       Remaining Transition : {count=2, worst=[0.003ns, 0.001ns]} avg=0.002ns sd=0.002ns sum=0.004ns
[12/06 15:34:41   1658s]     Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
[12/06 15:34:41   1658s]       Trunk : target=0.133ns count=373 avg=0.062ns sd=0.030ns min=0.007ns max=0.136ns {265 <= 0.080ns, 69 <= 0.106ns, 28 <= 0.120ns, 6 <= 0.126ns, 4 <= 0.133ns} {1 <= 0.140ns, 0 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
[12/06 15:34:41   1658s]       Leaf  : target=0.133ns count=1387 avg=0.115ns sd=0.019ns min=0.022ns max=0.134ns {207 <= 0.080ns, 31 <= 0.106ns, 330 <= 0.120ns, 444 <= 0.126ns, 374 <= 0.133ns} {1 <= 0.140ns, 0 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
[12/06 15:34:41   1658s]     Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
[12/06 15:34:41   1658s]        Bufs: CKBD4: 1543 CKBD2: 50 CKBD1: 166 
[12/06 15:34:41   1658s]     Clock DAG hash after 'Wire Opt OverFix': 3998494343263662882 11986475481168978307
[12/06 15:34:41   1658s]     CTS services accumulated run-time stats after 'Wire Opt OverFix':
[12/06 15:34:41   1658s]       delay calculator: calls=258746, total_wall_time=8.081s, mean_wall_time=0.031ms
[12/06 15:34:41   1658s]       legalizer: calls=157855, total_wall_time=3.411s, mean_wall_time=0.022ms
[12/06 15:34:41   1658s]       steiner router: calls=166060, total_wall_time=37.221s, mean_wall_time=0.224ms
[12/06 15:34:42   1659s]     Primary reporting skew groups after 'Wire Opt OverFix':
[12/06 15:34:42   1659s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.656, max=0.717, avg=0.683, sd=0.015], skew [0.061 vs 0.058*], 99.7% {0.656, 0.714} (wid=0.031 ws=0.019) (gid=0.703 gs=0.071)
[12/06 15:34:42   1659s]           min path sink: ys[3].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg[1][9]/CP
[12/06 15:34:42   1659s]           max path sink: ys[1].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg[26][25]/CP
[12/06 15:34:42   1659s]     Skew group summary after 'Wire Opt OverFix':
[12/06 15:34:42   1659s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.656, max=0.717, avg=0.683, sd=0.015], skew [0.061 vs 0.058*], 99.7% {0.656, 0.714} (wid=0.031 ws=0.019) (gid=0.703 gs=0.071)
[12/06 15:34:42   1659s]     Legalizer API calls during this step: 32088 succeeded with high effort: 32088 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 15:34:42   1659s]   Wire Opt OverFix done. (took cpu=0:00:40.6 real=0:00:40.7)
[12/06 15:34:43   1659s]   Total capacitance is (rise=77.486pF fall=76.644pF), of which (rise=32.500pF fall=32.500pF) is wire, and (rise=44.985pF fall=44.144pF) is gate.
[12/06 15:34:43   1659s]   Stage::Polishing done. (took cpu=0:02:30 real=0:02:31)
[12/06 15:34:43   1659s]   Stage::Updating netlist...
[12/06 15:34:43   1659s]   Reset timing graph...
[12/06 15:34:43   1659s] Ignoring AAE DB Resetting ...
[12/06 15:34:43   1659s]   Reset timing graph done.
[12/06 15:34:43   1659s]   Setting non-default rules before calling refine place.
[12/06 15:34:43   1660s]   Leaving CCOpt scope - Cleaning up placement interface...
[12/06 15:34:43   1660s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3544.9M, EPOCH TIME: 1733517283.459105
[12/06 15:34:43   1660s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:58160).
[12/06 15:34:43   1660s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 15:34:43   1660s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 15:34:43   1660s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 15:34:43   1660s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.337, REAL:0.338, MEM:3499.9M, EPOCH TIME: 1733517283.797139
[12/06 15:34:43   1660s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.3 real=0:00:00.3)
[12/06 15:34:43   1660s]   Leaving CCOpt scope - ClockRefiner...
[12/06 15:34:43   1660s]   Assigned high priority to 1759 instances.
[12/06 15:34:43   1660s]   Soft fixed 1759 clock instances.
[12/06 15:34:43   1660s]   Performing Clock Only Refine Place.
[12/06 15:34:43   1660s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Skipped, Datapath : Skipped.
[12/06 15:34:43   1660s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3499.9M, EPOCH TIME: 1733517283.859689
[12/06 15:34:43   1660s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3499.9M, EPOCH TIME: 1733517283.859785
[12/06 15:34:43   1660s] Processing tracks to init pin-track alignment.
[12/06 15:34:43   1660s] z: 2, totalTracks: 1
[12/06 15:34:43   1660s] z: 4, totalTracks: 1
[12/06 15:34:43   1660s] z: 6, totalTracks: 1
[12/06 15:34:43   1660s] z: 8, totalTracks: 1
[12/06 15:34:43   1660s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/06 15:34:43   1660s] # Floorplan has 32 instGroups (with no HInst) out of 80 Groups
[12/06 15:34:43   1660s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3499.9M, EPOCH TIME: 1733517283.940846
[12/06 15:34:43   1660s] Info: 1759 insts are soft-fixed.
[12/06 15:34:43   1660s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 15:34:43   1660s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 15:34:43   1660s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[12/06 15:34:44   1660s] 
[12/06 15:34:44   1660s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/06 15:34:44   1660s] OPERPROF:       Starting CMU at level 4, MEM:3499.9M, EPOCH TIME: 1733517284.028418
[12/06 15:34:44   1660s] OPERPROF:       Finished CMU at level 4, CPU:0.006, REAL:0.006, MEM:3499.9M, EPOCH TIME: 1733517284.034079
[12/06 15:34:44   1660s] 
[12/06 15:34:44   1660s] Bad Lib Cell Checking (CMU) is done! (0)
[12/06 15:34:44   1660s] Info: 1759 insts are soft-fixed.
[12/06 15:34:44   1660s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.114, REAL:0.115, MEM:3499.9M, EPOCH TIME: 1733517284.055488
[12/06 15:34:44   1660s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:3499.9M, EPOCH TIME: 1733517284.055544
[12/06 15:34:44   1660s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.001, REAL:0.001, MEM:3499.9M, EPOCH TIME: 1733517284.056176
[12/06 15:34:44   1660s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:01.0, mem=3499.9MB).
[12/06 15:34:44   1660s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.224, REAL:0.225, MEM:3499.9M, EPOCH TIME: 1733517284.084715
[12/06 15:34:44   1660s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.224, REAL:0.225, MEM:3499.9M, EPOCH TIME: 1733517284.084744
[12/06 15:34:44   1660s] TDRefine: refinePlace mode is spiral
[12/06 15:34:44   1660s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1664445.4
[12/06 15:34:44   1660s] OPERPROF: Starting RefinePlace at level 1, MEM:3499.9M, EPOCH TIME: 1733517284.084822
[12/06 15:34:44   1660s] *** Starting refinePlace (0:27:41 mem=3499.9M) ***
[12/06 15:34:44   1660s] Total net bbox length = 4.962e+06 (2.586e+06 2.375e+06) (ext = 1.708e+04)
[12/06 15:34:44   1660s] 
[12/06 15:34:44   1660s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/06 15:34:44   1660s] Info: 1759 insts are soft-fixed.
[12/06 15:34:44   1660s] Move report: Pre Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/06 15:34:44   1660s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/06 15:34:44   1660s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/06 15:34:44   1660s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/06 15:34:44   1660s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/06 15:34:44   1660s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3499.9M, EPOCH TIME: 1733517284.294538
[12/06 15:34:44   1660s] Starting refinePlace ...
[12/06 15:34:44   1660s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/06 15:34:44   1660s] One DDP V2 for no tweak run.
[12/06 15:34:44   1660s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/06 15:34:44   1660s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3499.9MB
[12/06 15:34:44   1660s] Statistics of distance of Instance movement in refine placement:
[12/06 15:34:44   1660s]   maximum (X+Y) =         0.00 um
[12/06 15:34:44   1660s]   mean    (X+Y) =         0.00 um
[12/06 15:34:44   1660s] Summary Report:
[12/06 15:34:44   1660s] Instances move: 0 (out of 108304 movable)
[12/06 15:34:44   1660s] Instances flipped: 0
[12/06 15:34:44   1660s] Mean displacement: 0.00 um
[12/06 15:34:44   1660s] Max displacement: 0.00 um 
[12/06 15:34:44   1660s] Total instances moved : 0
[12/06 15:34:44   1660s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.048, REAL:0.048, MEM:3499.9M, EPOCH TIME: 1733517284.342619
[12/06 15:34:44   1660s] Total net bbox length = 4.962e+06 (2.586e+06 2.375e+06) (ext = 1.708e+04)
[12/06 15:34:44   1660s] Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 3499.9MB
[12/06 15:34:44   1660s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:00.0, mem=3499.9MB) @(0:27:41 - 0:27:41).
[12/06 15:34:44   1660s] *** Finished refinePlace (0:27:41 mem=3499.9M) ***
[12/06 15:34:44   1660s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1664445.4
[12/06 15:34:44   1660s] OPERPROF: Finished RefinePlace at level 1, CPU:0.304, REAL:0.305, MEM:3499.9M, EPOCH TIME: 1733517284.389826
[12/06 15:34:44   1660s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3499.9M, EPOCH TIME: 1733517284.389862
[12/06 15:34:44   1660s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1759).
[12/06 15:34:44   1660s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 15:34:44   1661s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 15:34:44   1661s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 15:34:44   1661s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.244, REAL:0.245, MEM:3499.9M, EPOCH TIME: 1733517284.634877
[12/06 15:34:44   1661s]   ClockRefiner summary
[12/06 15:34:44   1661s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 59919).
[12/06 15:34:44   1661s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 1759).
[12/06 15:34:44   1661s]   Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 58160).
[12/06 15:34:44   1661s]   Restoring pStatusCts on 1759 clock instances.
[12/06 15:34:44   1661s]   Revert refine place priority changes on 0 instances.
[12/06 15:34:44   1661s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.8 real=0:00:00.8)
[12/06 15:34:44   1661s]   Stage::Updating netlist done. (took cpu=0:00:01.5 real=0:00:01.5)
[12/06 15:34:44   1661s]   CCOpt::Phase::Implementation done. (took cpu=0:03:09 real=0:03:09)
[12/06 15:34:44   1661s]   CCOpt::Phase::eGRPC...
[12/06 15:34:44   1661s]   eGR Post Conditioning loop iteration 0...
[12/06 15:34:44   1661s]     Clock implementation routing...
[12/06 15:34:44   1661s]       Leaving CCOpt scope - Routing Tools...
[12/06 15:34:45   1661s] Net route status summary:
[12/06 15:34:45   1661s]   Clock:      1760 (unrouted=1760, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/06 15:34:45   1661s]   Non-clock: 132269 (unrouted=24387, trialRouted=107882, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=24386, (crossesIlmBoundary AND tooFewTerms=0)])
[12/06 15:34:46   1662s]       Routing using eGR only...
[12/06 15:34:46   1662s]         Early Global Route - eGR only step...
[12/06 15:34:46   1662s] (ccopt eGR): There are 1760 nets to be routed. 0 nets have skip routing designation.
[12/06 15:34:46   1662s] (ccopt eGR): There are 1760 nets for routing of which 1760 have one or more fixed wires.
[12/06 15:34:46   1663s] (ccopt eGR): Start to route 1760 all nets
[12/06 15:34:46   1663s] [PSP]    Started Early Global Route kernel ( Curr Mem: 3504.74 MB )
[12/06 15:34:46   1663s] (I)      ==================== Layers =====================
[12/06 15:34:46   1663s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 15:34:46   1663s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/06 15:34:46   1663s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 15:34:46   1663s] (I)      |  33 |  0 |      CO |     cut |      1 |       |
[12/06 15:34:46   1663s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/06 15:34:46   1663s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/06 15:34:46   1663s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/06 15:34:46   1663s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/06 15:34:46   1663s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/06 15:34:46   1663s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/06 15:34:46   1663s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/06 15:34:46   1663s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/06 15:34:46   1663s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/06 15:34:46   1663s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/06 15:34:46   1663s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/06 15:34:46   1663s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/06 15:34:46   1663s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/06 15:34:46   1663s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/06 15:34:46   1663s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/06 15:34:46   1663s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/06 15:34:46   1663s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/06 15:34:46   1663s] (I)      |  42 |  9 |      RV |     cut |      1 |       |
[12/06 15:34:46   1663s] (I)      |  10 | 10 |      AP |    wire |      1 |       |
[12/06 15:34:46   1663s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 15:34:46   1663s] (I)      |   0 |  0 |      PO |   other |        |    MS |
[12/06 15:34:46   1663s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[12/06 15:34:46   1663s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 15:34:46   1663s] (I)      Started Import and model ( Curr Mem: 3504.74 MB )
[12/06 15:34:46   1663s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/06 15:34:46   1663s] (I)      == Non-default Options ==
[12/06 15:34:46   1663s] (I)      Clean congestion better                            : true
[12/06 15:34:46   1663s] (I)      Estimate vias on DPT layer                         : true
[12/06 15:34:46   1663s] (I)      Clean congestion layer assignment rounds           : 3
[12/06 15:34:46   1663s] (I)      Layer constraints as soft constraints              : true
[12/06 15:34:46   1663s] (I)      Soft top layer                                     : true
[12/06 15:34:46   1663s] (I)      Skip prospective layer relax nets                  : true
[12/06 15:34:46   1663s] (I)      Better NDR handling                                : true
[12/06 15:34:46   1663s] (I)      Improved NDR modeling in LA                        : true
[12/06 15:34:46   1663s] (I)      Routing cost fix for NDR handling                  : true
[12/06 15:34:46   1663s] (I)      Block tracks for preroutes                         : true
[12/06 15:34:46   1663s] (I)      Assign IRoute by net group key                     : true
[12/06 15:34:46   1663s] (I)      Block unroutable channels                          : true
[12/06 15:34:46   1663s] (I)      Block unroutable channels 3D                       : true
[12/06 15:34:46   1663s] (I)      Bound layer relaxed segment wl                     : true
[12/06 15:34:46   1663s] (I)      Blocked pin reach length threshold                 : 2
[12/06 15:34:46   1663s] (I)      Check blockage within NDR space in TA              : true
[12/06 15:34:46   1663s] (I)      Skip must join for term with via pillar            : true
[12/06 15:34:46   1663s] (I)      Model find APA for IO pin                          : true
[12/06 15:34:46   1663s] (I)      On pin location for off pin term                   : true
[12/06 15:34:46   1663s] (I)      Handle EOL spacing                                 : true
[12/06 15:34:46   1663s] (I)      Merge PG vias by gap                               : true
[12/06 15:34:46   1663s] (I)      Maximum routing layer                              : 10
[12/06 15:34:46   1663s] (I)      Route selected nets only                           : true
[12/06 15:34:46   1663s] (I)      Refine MST                                         : true
[12/06 15:34:46   1663s] (I)      Honor PRL                                          : true
[12/06 15:34:46   1663s] (I)      Strong congestion aware                            : true
[12/06 15:34:46   1663s] (I)      Improved initial location for IRoutes              : true
[12/06 15:34:46   1663s] (I)      Multi panel TA                                     : true
[12/06 15:34:46   1663s] (I)      Penalize wire overlap                              : true
[12/06 15:34:46   1663s] (I)      Expand small instance blockage                     : true
[12/06 15:34:46   1663s] (I)      Reduce via in TA                                   : true
[12/06 15:34:46   1663s] (I)      SS-aware routing                                   : true
[12/06 15:34:46   1663s] (I)      Improve tree edge sharing                          : true
[12/06 15:34:46   1663s] (I)      Improve 2D via estimation                          : true
[12/06 15:34:46   1663s] (I)      Refine Steiner tree                                : true
[12/06 15:34:46   1663s] (I)      Build spine tree                                   : true
[12/06 15:34:46   1663s] (I)      Model pass through capacity                        : true
[12/06 15:34:46   1663s] (I)      Extend blockages by a half GCell                   : true
[12/06 15:34:46   1663s] (I)      Consider pin shapes                                : true
[12/06 15:34:46   1663s] (I)      Consider pin shapes for all nodes                  : true
[12/06 15:34:46   1663s] (I)      Consider NR APA                                    : true
[12/06 15:34:46   1663s] (I)      Consider IO pin shape                              : true
[12/06 15:34:46   1663s] (I)      Fix pin connection bug                             : true
[12/06 15:34:46   1663s] (I)      Consider layer RC for local wires                  : true
[12/06 15:34:46   1663s] (I)      Route to clock mesh pin                            : true
[12/06 15:34:46   1663s] (I)      LA-aware pin escape length                         : 2
[12/06 15:34:46   1663s] (I)      Connect multiple ports                             : true
[12/06 15:34:46   1663s] (I)      Split for must join                                : true
[12/06 15:34:46   1663s] (I)      Number of threads                                  : 1
[12/06 15:34:46   1663s] (I)      Routing effort level                               : 10000
[12/06 15:34:46   1663s] (I)      Prefer layer length threshold                      : 8
[12/06 15:34:46   1663s] (I)      Overflow penalty cost                              : 10
[12/06 15:34:46   1663s] (I)      A-star cost                                        : 0.300000
[12/06 15:34:46   1663s] (I)      Misalignment cost                                  : 10.000000
[12/06 15:34:46   1663s] (I)      Threshold for short IRoute                         : 6
[12/06 15:34:46   1663s] (I)      Via cost during post routing                       : 1.000000
[12/06 15:34:46   1663s] (I)      Layer congestion ratios                            : { { 1.0 } }
[12/06 15:34:46   1663s] (I)      Source-to-sink ratio                               : 0.300000
[12/06 15:34:46   1663s] (I)      Scenic ratio bound                                 : 3.000000
[12/06 15:34:46   1663s] (I)      Segment layer relax scenic ratio                   : 1.250000
[12/06 15:34:46   1663s] (I)      Source-sink aware LA ratio                         : 0.500000
[12/06 15:34:46   1663s] (I)      PG-aware similar topology routing                  : true
[12/06 15:34:46   1663s] (I)      Maze routing via cost fix                          : true
[12/06 15:34:46   1663s] (I)      Apply PRL on PG terms                              : true
[12/06 15:34:46   1663s] (I)      Apply PRL on obs objects                           : true
[12/06 15:34:46   1663s] (I)      Handle range-type spacing rules                    : true
[12/06 15:34:46   1663s] (I)      PG gap threshold multiplier                        : 10.000000
[12/06 15:34:46   1663s] (I)      Parallel spacing query fix                         : true
[12/06 15:34:46   1663s] (I)      Force source to root IR                            : true
[12/06 15:34:46   1663s] (I)      Layer Weights                                      : L2:4 L3:2.5
[12/06 15:34:46   1663s] (I)      Do not relax to DPT layer                          : true
[12/06 15:34:46   1663s] (I)      No DPT in post routing                             : true
[12/06 15:34:46   1663s] (I)      Modeling PG via merging fix                        : true
[12/06 15:34:46   1663s] (I)      Shield aware TA                                    : true
[12/06 15:34:46   1663s] (I)      Strong shield aware TA                             : true
[12/06 15:34:46   1663s] (I)      Overflow calculation fix in LA                     : true
[12/06 15:34:46   1663s] (I)      Post routing fix                                   : true
[12/06 15:34:46   1663s] (I)      Strong post routing                                : true
[12/06 15:34:46   1663s] (I)      NDR via pillar fix                                 : true
[12/06 15:34:46   1663s] (I)      Violation on path threshold                        : 1
[12/06 15:34:46   1663s] (I)      Pass through capacity modeling                     : true
[12/06 15:34:46   1663s] (I)      Select the non-relaxed segments in post routing stage : true
[12/06 15:34:46   1663s] (I)      Select term pin box for io pin                     : true
[12/06 15:34:46   1663s] (I)      Penalize NDR sharing                               : true
[12/06 15:34:46   1663s] (I)      Enable special modeling                            : false
[12/06 15:34:46   1663s] (I)      Keep fixed segments                                : true
[12/06 15:34:46   1663s] (I)      Reorder net groups by key                          : true
[12/06 15:34:46   1663s] (I)      Increase net scenic ratio                          : true
[12/06 15:34:46   1663s] (I)      Method to set GCell size                           : row
[12/06 15:34:46   1663s] (I)      Connect multiple ports and must join fix           : true
[12/06 15:34:46   1663s] (I)      Avoid high resistance layers                       : true
[12/06 15:34:46   1663s] (I)      Model find APA for IO pin fix                      : true
[12/06 15:34:46   1663s] (I)      Avoid connecting non-metal layers                  : true
[12/06 15:34:46   1663s] (I)      Use track pitch for NDR                            : true
[12/06 15:34:46   1663s] (I)      Enable layer relax to lower layer                  : true
[12/06 15:34:46   1663s] (I)      Enable layer relax to upper layer                  : true
[12/06 15:34:46   1663s] (I)      Top layer relaxation fix                           : true
[12/06 15:34:46   1663s] (I)      Handle non-default track width                     : false
[12/06 15:34:46   1663s] (I)      Counted 1175906 PG shapes. We will not process PG shapes layer by layer.
[12/06 15:34:46   1663s] (I)      Use row-based GCell size
[12/06 15:34:46   1663s] (I)      Use row-based GCell align
[12/06 15:34:46   1663s] (I)      layer 0 area = 168000
[12/06 15:34:46   1663s] (I)      layer 1 area = 208000
[12/06 15:34:46   1663s] (I)      layer 2 area = 208000
[12/06 15:34:46   1663s] (I)      layer 3 area = 208000
[12/06 15:34:46   1663s] (I)      layer 4 area = 208000
[12/06 15:34:46   1663s] (I)      layer 5 area = 208000
[12/06 15:34:46   1663s] (I)      layer 6 area = 208000
[12/06 15:34:46   1663s] (I)      layer 7 area = 2259999
[12/06 15:34:46   1663s] (I)      layer 8 area = 2259999
[12/06 15:34:46   1663s] (I)      layer 9 area = 0
[12/06 15:34:46   1663s] (I)      GCell unit size   : 3600
[12/06 15:34:46   1663s] (I)      GCell multiplier  : 1
[12/06 15:34:46   1663s] (I)      GCell row height  : 3600
[12/06 15:34:46   1663s] (I)      Actual row height : 3600
[12/06 15:34:46   1663s] (I)      GCell align ref   : 4000 4000
[12/06 15:34:46   1663s] [NR-eGR] Track table information for default rule: 
[12/06 15:34:46   1663s] [NR-eGR] M1 has single uniform track structure
[12/06 15:34:46   1663s] [NR-eGR] M2 has single uniform track structure
[12/06 15:34:46   1663s] [NR-eGR] M3 has single uniform track structure
[12/06 15:34:46   1663s] [NR-eGR] M4 has single uniform track structure
[12/06 15:34:46   1663s] [NR-eGR] M5 has single uniform track structure
[12/06 15:34:46   1663s] [NR-eGR] M6 has single uniform track structure
[12/06 15:34:46   1663s] [NR-eGR] M7 has single uniform track structure
[12/06 15:34:46   1663s] [NR-eGR] M8 has single uniform track structure
[12/06 15:34:46   1663s] [NR-eGR] M9 has single uniform track structure
[12/06 15:34:46   1663s] [NR-eGR] AP has single uniform track structure
[12/06 15:34:46   1663s] (I)      ================== Default via ==================
[12/06 15:34:46   1663s] (I)      +---+--------------------+----------------------+
[12/06 15:34:46   1663s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut      |
[12/06 15:34:46   1663s] (I)      +---+--------------------+----------------------+
[12/06 15:34:46   1663s] (I)      | 1 |    3  VIA12_1cut_V |   11  VIA12_2cut_N   |
[12/06 15:34:46   1663s] (I)      | 2 |   18  VIA23_1cut   |   29  VIA23_2cut_N   |
[12/06 15:34:46   1663s] (I)      | 3 |   32  VIA34_1cut   |   42  VIA34_2cut_W   |
[12/06 15:34:46   1663s] (I)      | 4 |   46  VIA45_1cut   |   57  VIA45_2cut_N   |
[12/06 15:34:46   1663s] (I)      | 5 |   60  VIA56_1cut   |   71  VIA56_2cut_N   |
[12/06 15:34:46   1663s] (I)      | 6 |   74  VIA67_1cut   |   85  VIA67_2cut_N   |
[12/06 15:34:46   1663s] (I)      | 7 |   90  VIA78_1cut   |   98  VIA78_2cut_W   |
[12/06 15:34:46   1663s] (I)      | 8 |  102  VIA89_1cut   |  116  VIA89_2stack_N |
[12/06 15:34:46   1663s] (I)      | 9 |  118  VIA9AP_1cut  |  118  VIA9AP_1cut    |
[12/06 15:34:46   1663s] (I)      +---+--------------------+----------------------+
[12/06 15:34:46   1663s] (I)      592 nets have been assigned with the same min and max preferred routing layer. We relaxed the assignment.
[12/06 15:34:47   1664s] [NR-eGR] Read 2209622 PG shapes
[12/06 15:34:47   1664s] [NR-eGR] Read 0 clock shapes
[12/06 15:34:47   1664s] [NR-eGR] Read 0 other shapes
[12/06 15:34:47   1664s] [NR-eGR] #Routing Blockages  : 0
[12/06 15:34:47   1664s] [NR-eGR] #Instance Blockages : 3792
[12/06 15:34:47   1664s] [NR-eGR] #PG Blockages       : 2209622
[12/06 15:34:47   1664s] [NR-eGR] #Halo Blockages     : 0
[12/06 15:34:47   1664s] [NR-eGR] #Boundary Blockages : 0
[12/06 15:34:47   1664s] [NR-eGR] #Clock Blockages    : 0
[12/06 15:34:47   1664s] [NR-eGR] #Other Blockages    : 0
[12/06 15:34:47   1664s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/06 15:34:47   1664s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/06 15:34:47   1664s] [NR-eGR] Read 109642 nets ( ignored 107882 )
[12/06 15:34:47   1664s] [NR-eGR] Connected 0 must-join pins/ports
[12/06 15:34:47   1664s] (I)      early_global_route_priority property id does not exist.
[12/06 15:34:47   1664s] (I)      Read Num Blocks=2218068  Num Prerouted Wires=0  Num CS=0
[12/06 15:34:47   1664s] (I)      Layer 1 (V) : #blockages 4689 : #preroutes 0
[12/06 15:34:47   1664s] (I)      Layer 2 (H) : #blockages 994708 : #preroutes 0
[12/06 15:34:47   1664s] (I)      Layer 3 (V) : #blockages 897 : #preroutes 0
[12/06 15:34:47   1664s] (I)      Layer 4 (H) : #blockages 857772 : #preroutes 0
[12/06 15:34:48   1664s] (I)      Layer 5 (V) : #blockages 360002 : #preroutes 0
[12/06 15:34:48   1664s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[12/06 15:34:48   1664s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[12/06 15:34:48   1664s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[12/06 15:34:48   1664s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[12/06 15:34:48   1664s] (I)      Moved 0 terms for better access 
[12/06 15:34:48   1664s] (I)      Number of ignored nets                =      0
[12/06 15:34:48   1664s] (I)      Number of connected nets              =      0
[12/06 15:34:48   1664s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/06 15:34:48   1664s] (I)      Number of clock nets                  =   1760.  Ignored: No
[12/06 15:34:48   1664s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/06 15:34:48   1664s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/06 15:34:48   1664s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/06 15:34:48   1664s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/06 15:34:48   1664s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/06 15:34:48   1664s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/06 15:34:48   1664s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/06 15:34:48   1664s] [NR-eGR] There are 1760 clock nets ( 1760 with NDR ).
[12/06 15:34:48   1664s] (I)      Ndr track 0 does not exist
[12/06 15:34:48   1664s] (I)      ---------------------Grid Graph Info--------------------
[12/06 15:34:48   1664s] (I)      Routing area        : (0, 0) - (3000000, 3000000)
[12/06 15:34:48   1664s] (I)      Core area           : (4000, 4000) - (2996000, 2996000)
[12/06 15:34:48   1664s] (I)      Site width          :   400  (dbu)
[12/06 15:34:48   1664s] (I)      Row height          :  3600  (dbu)
[12/06 15:34:48   1664s] (I)      GCell row height    :  3600  (dbu)
[12/06 15:34:48   1664s] (I)      GCell width         :  3600  (dbu)
[12/06 15:34:48   1664s] (I)      GCell height        :  3600  (dbu)
[12/06 15:34:48   1664s] (I)      Grid                :   834   834    10
[12/06 15:34:48   1664s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[12/06 15:34:48   1664s] (I)      Vertical capacity   :     0  3600     0  3600     0  3600     0  3600     0  3600
[12/06 15:34:48   1664s] (I)      Horizontal capacity :     0     0  3600     0  3600     0  3600     0  3600     0
[12/06 15:34:48   1664s] (I)      Default wire width  :   180   200   200   200   200   200   200   800   800  6000
[12/06 15:34:48   1664s] (I)      Default wire space  :   180   200   200   200   200   200   200   800   800  4000
[12/06 15:34:48   1664s] (I)      Default wire pitch  :   360   400   400   400   400   400   400  1600  1600 10000
[12/06 15:34:48   1664s] (I)      Default pitch size  :   360   400   400   400   400   400   400  1600  1600 13000
[12/06 15:34:48   1664s] (I)      First track coord   :   400   200   400   200   400   200   400  1000   800 17200
[12/06 15:34:48   1664s] (I)      Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25  0.28
[12/06 15:34:48   1664s] (I)      Total num of tracks :  7499  7500  7499  7500  7499  7500  7499  1875  1875   230
[12/06 15:34:48   1664s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[12/06 15:34:48   1664s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[12/06 15:34:48   1664s] (I)      --------------------------------------------------------
[12/06 15:34:48   1664s] 
[12/06 15:34:48   1664s] [NR-eGR] ============ Routing rule table ============
[12/06 15:34:48   1664s] [NR-eGR] Rule id: 0  Nets: 1760
[12/06 15:34:48   1664s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[12/06 15:34:48   1664s] (I)                    Layer    2    3    4    5    6    7     8     9     10 
[12/06 15:34:48   1664s] (I)                    Pitch  800  800  800  800  800  800  3200  3200  26000 
[12/06 15:34:48   1664s] (I)             #Used tracks    2    2    2    2    2    2     2     2      2 
[12/06 15:34:48   1664s] (I)       #Fully used tracks    1    1    1    1    1    1     1     1      1 
[12/06 15:34:48   1664s] [NR-eGR] ========================================
[12/06 15:34:48   1664s] [NR-eGR] 
[12/06 15:34:48   1664s] (I)      =============== Blocked Tracks ===============
[12/06 15:34:48   1664s] (I)      +-------+---------+----------+---------------+
[12/06 15:34:48   1664s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/06 15:34:48   1664s] (I)      +-------+---------+----------+---------------+
[12/06 15:34:48   1664s] (I)      |     1 |       0 |        0 |         0.00% |
[12/06 15:34:48   1664s] (I)      |     2 | 6255000 |  1778367 |        28.43% |
[12/06 15:34:48   1664s] (I)      |     3 | 6254166 |  2068355 |        33.07% |
[12/06 15:34:48   1664s] (I)      |     4 | 6255000 |  1741376 |        27.84% |
[12/06 15:34:48   1664s] (I)      |     5 | 6254166 |  5146593 |        82.29% |
[12/06 15:34:48   1664s] (I)      |     6 | 6255000 |  4611620 |        73.73% |
[12/06 15:34:48   1664s] (I)      |     7 | 6254166 |        0 |         0.00% |
[12/06 15:34:48   1664s] (I)      |     8 | 1563750 |        0 |         0.00% |
[12/06 15:34:48   1664s] (I)      |     9 | 1563750 |        0 |         0.00% |
[12/06 15:34:48   1664s] (I)      |    10 |  191820 |        0 |         0.00% |
[12/06 15:34:48   1664s] (I)      +-------+---------+----------+---------------+
[12/06 15:34:48   1664s] (I)      Finished Import and model ( CPU: 1.82 sec, Real: 1.82 sec, Curr Mem: 3687.09 MB )
[12/06 15:34:48   1664s] (I)      Reset routing kernel
[12/06 15:34:48   1664s] (I)      Started Global Routing ( Curr Mem: 3687.09 MB )
[12/06 15:34:48   1664s] (I)      totalPins=61678  totalGlobalPin=61488 (99.69%)
[12/06 15:34:48   1665s] (I)      total 2D Cap : 8701514 = (4186228 H, 4515286 V)
[12/06 15:34:48   1665s] [NR-eGR] Layer group 1: route 1760 net(s) in layer range [3, 4]
[12/06 15:34:48   1665s] (I)      
[12/06 15:34:48   1665s] (I)      ============  Phase 1a Route ============
[12/06 15:34:48   1665s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/06 15:34:48   1665s] (I)      Usage: 123432 = (58941 H, 64491 V) = (1.41% H, 1.43% V) = (1.061e+05um H, 1.161e+05um V)
[12/06 15:34:48   1665s] (I)      
[12/06 15:34:48   1665s] (I)      ============  Phase 1b Route ============
[12/06 15:34:48   1665s] (I)      Usage: 123427 = (58933 H, 64494 V) = (1.41% H, 1.43% V) = (1.061e+05um H, 1.161e+05um V)
[12/06 15:34:48   1665s] (I)      Overflow of layer group 1: 0.00% H + 0.04% V. EstWL: 2.221686e+05um
[12/06 15:34:48   1665s] (I)      
[12/06 15:34:48   1665s] (I)      ============  Phase 1c Route ============
[12/06 15:34:48   1665s] (I)      Level2 Grid: 167 x 167
[12/06 15:34:48   1665s] (I)      Usage: 123427 = (58933 H, 64494 V) = (1.41% H, 1.43% V) = (1.061e+05um H, 1.161e+05um V)
[12/06 15:34:48   1665s] (I)      
[12/06 15:34:48   1665s] (I)      ============  Phase 1d Route ============
[12/06 15:34:48   1665s] (I)      Usage: 123700 = (59176 H, 64524 V) = (1.41% H, 1.43% V) = (1.065e+05um H, 1.161e+05um V)
[12/06 15:34:48   1665s] (I)      
[12/06 15:34:48   1665s] (I)      ============  Phase 1e Route ============
[12/06 15:34:48   1665s] (I)      Usage: 123700 = (59176 H, 64524 V) = (1.41% H, 1.43% V) = (1.065e+05um H, 1.161e+05um V)
[12/06 15:34:48   1665s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.226600e+05um
[12/06 15:34:48   1665s] (I)      
[12/06 15:34:48   1665s] (I)      ============  Phase 1f Route ============
[12/06 15:34:48   1665s] (I)      Usage: 123700 = (59176 H, 64524 V) = (1.41% H, 1.43% V) = (1.065e+05um H, 1.161e+05um V)
[12/06 15:34:48   1665s] (I)      
[12/06 15:34:48   1665s] (I)      ============  Phase 1g Route ============
[12/06 15:34:48   1665s] (I)      Usage: 121863 = (58179 H, 63684 V) = (1.39% H, 1.41% V) = (1.047e+05um H, 1.146e+05um V)
[12/06 15:34:49   1665s] (I)      #Nets         : 1760
[12/06 15:34:49   1665s] (I)      #Relaxed nets : 291
[12/06 15:34:49   1665s] (I)      Wire length   : 99873
[12/06 15:34:49   1665s] [NR-eGR] Create a new net group with 291 nets and layer range [3, 6]
[12/06 15:34:49   1665s] (I)      
[12/06 15:34:49   1665s] (I)      ============  Phase 1h Route ============
[12/06 15:34:49   1665s] (I)      Usage: 121349 = (57915 H, 63434 V) = (1.38% H, 1.40% V) = (1.042e+05um H, 1.142e+05um V)
[12/06 15:34:49   1665s] (I)      total 2D Cap : 13591092 = (6092878 H, 7498214 V)
[12/06 15:34:49   1665s] [NR-eGR] Layer group 2: route 291 net(s) in layer range [3, 6]
[12/06 15:34:49   1665s] (I)      
[12/06 15:34:49   1665s] (I)      ============  Phase 1a Route ============
[12/06 15:34:49   1665s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 1
[12/06 15:34:49   1665s] (I)      Usage: 144717 = (68937 H, 75780 V) = (1.13% H, 1.01% V) = (1.241e+05um H, 1.364e+05um V)
[12/06 15:34:49   1665s] (I)      
[12/06 15:34:49   1665s] (I)      ============  Phase 1b Route ============
[12/06 15:34:49   1665s] (I)      Usage: 144717 = (68937 H, 75780 V) = (1.13% H, 1.01% V) = (1.241e+05um H, 1.364e+05um V)
[12/06 15:34:49   1665s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.604906e+05um
[12/06 15:34:49   1665s] (I)      
[12/06 15:34:49   1665s] (I)      ============  Phase 1c Route ============
[12/06 15:34:49   1665s] (I)      Level2 Grid: 167 x 167
[12/06 15:34:49   1665s] (I)      Usage: 144717 = (68937 H, 75780 V) = (1.13% H, 1.01% V) = (1.241e+05um H, 1.364e+05um V)
[12/06 15:34:49   1665s] (I)      
[12/06 15:34:49   1665s] (I)      ============  Phase 1d Route ============
[12/06 15:34:49   1665s] (I)      Usage: 144776 = (68990 H, 75786 V) = (1.13% H, 1.01% V) = (1.242e+05um H, 1.364e+05um V)
[12/06 15:34:49   1665s] (I)      
[12/06 15:34:49   1665s] (I)      ============  Phase 1e Route ============
[12/06 15:34:49   1665s] (I)      Usage: 144776 = (68990 H, 75786 V) = (1.13% H, 1.01% V) = (1.242e+05um H, 1.364e+05um V)
[12/06 15:34:49   1666s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.605968e+05um
[12/06 15:34:49   1666s] (I)      
[12/06 15:34:49   1666s] (I)      ============  Phase 1f Route ============
[12/06 15:34:49   1666s] (I)      Usage: 144778 = (68992 H, 75786 V) = (1.13% H, 1.01% V) = (1.242e+05um H, 1.364e+05um V)
[12/06 15:34:49   1666s] (I)      
[12/06 15:34:49   1666s] (I)      ============  Phase 1g Route ============
[12/06 15:34:49   1666s] (I)      Usage: 143387 = (68268 H, 75119 V) = (1.12% H, 1.00% V) = (1.229e+05um H, 1.352e+05um V)
[12/06 15:34:49   1666s] (I)      #Nets         : 291
[12/06 15:34:49   1666s] (I)      #Relaxed nets : 280
[12/06 15:34:49   1666s] (I)      Wire length   : 789
[12/06 15:34:49   1666s] [NR-eGR] Create a new net group with 280 nets and layer range [3, 8]
[12/06 15:34:49   1666s] (I)      
[12/06 15:34:49   1666s] (I)      ============  Phase 1h Route ============
[12/06 15:34:49   1666s] (I)      Usage: 142872 = (68029 H, 74843 V) = (1.12% H, 1.00% V) = (1.225e+05um H, 1.347e+05um V)
[12/06 15:34:49   1666s] (I)      total 2D Cap : 21409008 = (12347044 H, 9061964 V)
[12/06 15:34:49   1666s] [NR-eGR] Layer group 3: route 280 net(s) in layer range [3, 8]
[12/06 15:34:49   1666s] (I)      
[12/06 15:34:49   1666s] (I)      ============  Phase 1a Route ============
[12/06 15:34:49   1666s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 1
[12/06 15:34:49   1666s] (I)      Usage: 165452 = (78669 H, 86783 V) = (0.64% H, 0.96% V) = (1.416e+05um H, 1.562e+05um V)
[12/06 15:34:49   1666s] (I)      
[12/06 15:34:49   1666s] (I)      ============  Phase 1b Route ============
[12/06 15:34:49   1666s] (I)      Usage: 165452 = (78669 H, 86783 V) = (0.64% H, 0.96% V) = (1.416e+05um H, 1.562e+05um V)
[12/06 15:34:49   1666s] (I)      Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 2.978136e+05um
[12/06 15:34:49   1666s] (I)      
[12/06 15:34:49   1666s] (I)      ============  Phase 1c Route ============
[12/06 15:34:49   1666s] (I)      Level2 Grid: 167 x 167
[12/06 15:34:49   1666s] (I)      Usage: 165452 = (78669 H, 86783 V) = (0.64% H, 0.96% V) = (1.416e+05um H, 1.562e+05um V)
[12/06 15:34:49   1666s] (I)      
[12/06 15:34:49   1666s] (I)      ============  Phase 1d Route ============
[12/06 15:34:49   1666s] (I)      Usage: 165455 = (78672 H, 86783 V) = (0.64% H, 0.96% V) = (1.416e+05um H, 1.562e+05um V)
[12/06 15:34:49   1666s] (I)      
[12/06 15:34:49   1666s] (I)      ============  Phase 1e Route ============
[12/06 15:34:49   1666s] (I)      Usage: 165455 = (78672 H, 86783 V) = (0.64% H, 0.96% V) = (1.416e+05um H, 1.562e+05um V)
[12/06 15:34:49   1666s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 2.978190e+05um
[12/06 15:34:49   1666s] (I)      
[12/06 15:34:49   1666s] (I)      ============  Phase 1f Route ============
[12/06 15:34:49   1666s] (I)      Usage: 165455 = (78672 H, 86783 V) = (0.64% H, 0.96% V) = (1.416e+05um H, 1.562e+05um V)
[12/06 15:34:49   1666s] (I)      
[12/06 15:34:49   1666s] (I)      ============  Phase 1g Route ============
[12/06 15:34:49   1666s] (I)      Usage: 164255 = (78133 H, 86122 V) = (0.63% H, 0.95% V) = (1.406e+05um H, 1.550e+05um V)
[12/06 15:34:49   1666s] (I)      #Nets         : 280
[12/06 15:34:49   1666s] (I)      #Relaxed nets : 249
[12/06 15:34:49   1666s] (I)      Wire length   : 2398
[12/06 15:34:49   1666s] [NR-eGR] Create a new net group with 249 nets and layer range [3, 10]
[12/06 15:34:49   1666s] (I)      
[12/06 15:34:49   1666s] (I)      ============  Phase 1h Route ============
[12/06 15:34:49   1666s] (I)      Usage: 163787 = (77918 H, 85869 V) = (0.63% H, 0.95% V) = (1.403e+05um H, 1.546e+05um V)
[12/06 15:34:49   1666s] (I)      total 2D Cap : 23164578 = (13910794 H, 9253784 V)
[12/06 15:34:49   1666s] [NR-eGR] Layer group 4: route 249 net(s) in layer range [3, 10]
[12/06 15:34:49   1666s] (I)      
[12/06 15:34:49   1666s] (I)      ============  Phase 1a Route ============
[12/06 15:34:49   1666s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/06 15:34:49   1666s] (I)      Usage: 183963 = (87434 H, 96529 V) = (0.63% H, 1.04% V) = (1.574e+05um H, 1.738e+05um V)
[12/06 15:34:49   1666s] (I)      
[12/06 15:34:49   1666s] (I)      ============  Phase 1b Route ============
[12/06 15:34:49   1666s] (I)      Usage: 183963 = (87434 H, 96529 V) = (0.63% H, 1.04% V) = (1.574e+05um H, 1.738e+05um V)
[12/06 15:34:49   1666s] (I)      Overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 3.311334e+05um
[12/06 15:34:49   1666s] (I)      
[12/06 15:34:49   1666s] (I)      ============  Phase 1c Route ============
[12/06 15:34:49   1666s] (I)      Level2 Grid: 167 x 167
[12/06 15:34:49   1666s] (I)      Usage: 183963 = (87434 H, 96529 V) = (0.63% H, 1.04% V) = (1.574e+05um H, 1.738e+05um V)
[12/06 15:34:49   1666s] (I)      
[12/06 15:34:49   1666s] (I)      ============  Phase 1d Route ============
[12/06 15:34:49   1666s] (I)      Usage: 183963 = (87434 H, 96529 V) = (0.63% H, 1.04% V) = (1.574e+05um H, 1.738e+05um V)
[12/06 15:34:49   1666s] (I)      
[12/06 15:34:49   1666s] (I)      ============  Phase 1e Route ============
[12/06 15:34:49   1666s] (I)      Usage: 183963 = (87434 H, 96529 V) = (0.63% H, 1.04% V) = (1.574e+05um H, 1.738e+05um V)
[12/06 15:34:49   1666s] [NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 3.311334e+05um
[12/06 15:34:49   1666s] (I)      
[12/06 15:34:49   1666s] (I)      ============  Phase 1f Route ============
[12/06 15:34:49   1666s] (I)      Usage: 183964 = (87435 H, 96529 V) = (0.63% H, 1.04% V) = (1.574e+05um H, 1.738e+05um V)
[12/06 15:34:49   1666s] (I)      
[12/06 15:34:49   1666s] (I)      ============  Phase 1g Route ============
[12/06 15:34:49   1666s] (I)      Usage: 182778 = (86898 H, 95880 V) = (0.62% H, 1.04% V) = (1.564e+05um H, 1.726e+05um V)
[12/06 15:34:49   1666s] (I)      #Nets         : 249
[12/06 15:34:49   1666s] (I)      #Relaxed nets : 241
[12/06 15:34:49   1666s] (I)      Wire length   : 546
[12/06 15:34:49   1666s] [NR-eGR] Create a new net group with 241 nets and layer range [2, 10]
[12/06 15:34:49   1666s] (I)      
[12/06 15:34:49   1666s] (I)      ============  Phase 1h Route ============
[12/06 15:34:49   1666s] (I)      Usage: 182778 = (86898 H, 95880 V) = (0.62% H, 1.04% V) = (1.564e+05um H, 1.726e+05um V)
[12/06 15:34:50   1666s] (I)      total 2D Cap : 27661538 = (13910794 H, 13750744 V)
[12/06 15:34:50   1666s] [NR-eGR] Layer group 5: route 241 net(s) in layer range [2, 10]
[12/06 15:34:50   1666s] (I)      
[12/06 15:34:50   1666s] (I)      ============  Phase 1a Route ============
[12/06 15:34:50   1666s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 278
[12/06 15:34:50   1666s] (I)      Usage: 221289 = (105215 H, 116074 V) = (0.76% H, 0.84% V) = (1.894e+05um H, 2.089e+05um V)
[12/06 15:34:50   1666s] (I)      
[12/06 15:34:50   1666s] (I)      ============  Phase 1b Route ============
[12/06 15:34:50   1666s] (I)      Usage: 221289 = (105215 H, 116074 V) = (0.76% H, 0.84% V) = (1.894e+05um H, 2.089e+05um V)
[12/06 15:34:50   1666s] (I)      Overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 3.983202e+05um
[12/06 15:34:50   1666s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[12/06 15:34:50   1666s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/06 15:34:50   1666s] (I)      
[12/06 15:34:50   1666s] (I)      ============  Phase 1c Route ============
[12/06 15:34:50   1666s] (I)      Level2 Grid: 167 x 167
[12/06 15:34:50   1666s] (I)      Usage: 221289 = (105215 H, 116074 V) = (0.76% H, 0.84% V) = (1.894e+05um H, 2.089e+05um V)
[12/06 15:34:50   1666s] (I)      
[12/06 15:34:50   1666s] (I)      ============  Phase 1d Route ============
[12/06 15:34:50   1666s] (I)      Usage: 221289 = (105215 H, 116074 V) = (0.76% H, 0.84% V) = (1.894e+05um H, 2.089e+05um V)
[12/06 15:34:50   1666s] (I)      
[12/06 15:34:50   1666s] (I)      ============  Phase 1e Route ============
[12/06 15:34:50   1666s] (I)      Usage: 221289 = (105215 H, 116074 V) = (0.76% H, 0.84% V) = (1.894e+05um H, 2.089e+05um V)
[12/06 15:34:50   1666s] [NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 3.983202e+05um
[12/06 15:34:50   1666s] (I)      
[12/06 15:34:50   1666s] (I)      ============  Phase 1f Route ============
[12/06 15:34:50   1666s] (I)      Usage: 221289 = (105215 H, 116074 V) = (0.76% H, 0.84% V) = (1.894e+05um H, 2.089e+05um V)
[12/06 15:34:50   1666s] (I)      
[12/06 15:34:50   1666s] (I)      ============  Phase 1g Route ============
[12/06 15:34:50   1666s] (I)      Usage: 221206 = (105172 H, 116034 V) = (0.76% H, 0.84% V) = (1.893e+05um H, 2.089e+05um V)
[12/06 15:34:50   1666s] (I)      
[12/06 15:34:50   1666s] (I)      ============  Phase 1h Route ============
[12/06 15:34:50   1666s] (I)      Usage: 221220 = (105177 H, 116043 V) = (0.76% H, 0.84% V) = (1.893e+05um H, 2.089e+05um V)
[12/06 15:34:50   1666s] (I)      
[12/06 15:34:50   1666s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/06 15:34:50   1666s] [NR-eGR]                        OverCon            
[12/06 15:34:50   1666s] [NR-eGR]                         #Gcell     %Gcell
[12/06 15:34:50   1666s] [NR-eGR]        Layer             (1-2)    OverCon
[12/06 15:34:50   1666s] [NR-eGR] ----------------------------------------------
[12/06 15:34:50   1666s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[12/06 15:34:50   1666s] [NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[12/06 15:34:50   1666s] [NR-eGR]      M3 ( 3)         3( 0.00%)   ( 0.00%) 
[12/06 15:34:50   1666s] [NR-eGR]      M4 ( 4)        29( 0.00%)   ( 0.00%) 
[12/06 15:34:50   1666s] [NR-eGR]      M5 ( 5)         5( 0.00%)   ( 0.00%) 
[12/06 15:34:50   1666s] [NR-eGR]      M6 ( 6)         1( 0.00%)   ( 0.00%) 
[12/06 15:34:50   1666s] [NR-eGR]      M7 ( 7)         0( 0.00%)   ( 0.00%) 
[12/06 15:34:50   1666s] [NR-eGR]      M8 ( 8)         0( 0.00%)   ( 0.00%) 
[12/06 15:34:50   1666s] [NR-eGR]      M9 ( 9)         0( 0.00%)   ( 0.00%) 
[12/06 15:34:50   1666s] [NR-eGR]      AP (10)         0( 0.00%)   ( 0.00%) 
[12/06 15:34:50   1666s] [NR-eGR] ----------------------------------------------
[12/06 15:34:50   1666s] [NR-eGR]        Total        38( 0.00%)   ( 0.00%) 
[12/06 15:34:50   1666s] [NR-eGR] 
[12/06 15:34:50   1666s] (I)      Finished Global Routing ( CPU: 2.01 sec, Real: 2.01 sec, Curr Mem: 3687.09 MB )
[12/06 15:34:50   1666s] (I)      total 2D Cap : 28269787 = (14218329 H, 14051458 V)
[12/06 15:34:50   1667s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/06 15:34:50   1667s] (I)      ============= Track Assignment ============
[12/06 15:34:50   1667s] (I)      Started Track Assignment (1T) ( Curr Mem: 3687.09 MB )
[12/06 15:34:50   1667s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[12/06 15:34:50   1667s] (I)      Run Multi-thread track assignment
[12/06 15:34:51   1667s] (I)      Finished Track Assignment (1T) ( CPU: 0.65 sec, Real: 0.65 sec, Curr Mem: 3687.09 MB )
[12/06 15:34:51   1667s] (I)      Started Export ( Curr Mem: 3687.09 MB )
[12/06 15:34:51   1667s] [NR-eGR]             Length (um)     Vias 
[12/06 15:34:51   1667s] [NR-eGR] ---------------------------------
[12/06 15:34:51   1667s] [NR-eGR]  M1  (1H)             0   466499 
[12/06 15:34:51   1667s] [NR-eGR]  M2  (2V)        916363   694374 
[12/06 15:34:51   1667s] [NR-eGR]  M3  (3H)       1284121   217844 
[12/06 15:34:51   1667s] [NR-eGR]  M4  (4V)       1009158   131489 
[12/06 15:34:51   1667s] [NR-eGR]  M5  (5H)        365209    81659 
[12/06 15:34:51   1667s] [NR-eGR]  M6  (6V)        555447    77466 
[12/06 15:34:51   1667s] [NR-eGR]  M7  (7H)       1416404     8770 
[12/06 15:34:51   1667s] [NR-eGR]  M8  (8V)        486217     1674 
[12/06 15:34:51   1667s] [NR-eGR]  M9  (9H)         98095        0 
[12/06 15:34:51   1667s] [NR-eGR]  AP  (10V)            0        0 
[12/06 15:34:51   1667s] [NR-eGR] ---------------------------------
[12/06 15:34:51   1667s] [NR-eGR]      Total      6131014  1679775 
[12/06 15:34:51   1667s] [NR-eGR] --------------------------------------------------------------------------
[12/06 15:34:51   1667s] [NR-eGR] Total half perimeter of net bounding box: 4961579um
[12/06 15:34:51   1667s] [NR-eGR] Total length: 6131014um, number of vias: 1679775
[12/06 15:34:51   1667s] [NR-eGR] --------------------------------------------------------------------------
[12/06 15:34:51   1667s] [NR-eGR] Total eGR-routed clock nets wire length: 232385um, number of vias: 169579
[12/06 15:34:51   1667s] [NR-eGR] --------------------------------------------------------------------------
[12/06 15:34:51   1668s] [NR-eGR] Report for selected net(s) only.
[12/06 15:34:51   1668s] [NR-eGR]             Length (um)    Vias 
[12/06 15:34:51   1668s] [NR-eGR] --------------------------------
[12/06 15:34:51   1668s] [NR-eGR]  M1  (1H)             0   61678 
[12/06 15:34:51   1668s] [NR-eGR]  M2  (2V)         59763   80486 
[12/06 15:34:51   1668s] [NR-eGR]  M3  (3H)        113120   27084 
[12/06 15:34:51   1668s] [NR-eGR]  M4  (4V)         59087     110 
[12/06 15:34:51   1668s] [NR-eGR]  M5  (5H)            18      88 
[12/06 15:34:51   1668s] [NR-eGR]  M6  (6V)            28      87 
[12/06 15:34:51   1668s] [NR-eGR]  M7  (7H)           222      46 
[12/06 15:34:51   1668s] [NR-eGR]  M8  (8V)           148       0 
[12/06 15:34:51   1668s] [NR-eGR]  M9  (9H)             0       0 
[12/06 15:34:51   1668s] [NR-eGR]  AP  (10V)            0       0 
[12/06 15:34:51   1668s] [NR-eGR] --------------------------------
[12/06 15:34:51   1668s] [NR-eGR]      Total       232385  169579 
[12/06 15:34:51   1668s] [NR-eGR] --------------------------------------------------------------------------
[12/06 15:34:51   1668s] [NR-eGR] Total half perimeter of net bounding box: 103686um
[12/06 15:34:51   1668s] [NR-eGR] Total length: 232385um, number of vias: 169579
[12/06 15:34:51   1668s] [NR-eGR] --------------------------------------------------------------------------
[12/06 15:34:51   1668s] [NR-eGR] Total routed clock nets wire length: 232385um, number of vias: 169579
[12/06 15:34:51   1668s] [NR-eGR] --------------------------------------------------------------------------
[12/06 15:34:51   1668s] (I)      Finished Export ( CPU: 0.54 sec, Real: 0.54 sec, Curr Mem: 3687.09 MB )
[12/06 15:34:51   1668s] [NR-eGR] Finished Early Global Route kernel ( CPU: 5.24 sec, Real: 5.25 sec, Curr Mem: 3543.09 MB )
[12/06 15:34:51   1668s] (I)      ========================================= Runtime Summary =========================================
[12/06 15:34:51   1668s] (I)       Step                                              %        Start       Finish      Real       CPU 
[12/06 15:34:51   1668s] (I)      ---------------------------------------------------------------------------------------------------
[12/06 15:34:51   1668s] (I)       Early Global Route kernel                   100.00%  1273.78 sec  1279.03 sec  5.25 sec  5.24 sec 
[12/06 15:34:51   1668s] (I)       +-Import and model                           34.65%  1273.78 sec  1275.60 sec  1.82 sec  1.82 sec 
[12/06 15:34:51   1668s] (I)       | +-Create place DB                           8.56%  1273.78 sec  1274.23 sec  0.45 sec  0.45 sec 
[12/06 15:34:51   1668s] (I)       | | +-Import place data                       8.56%  1273.78 sec  1274.23 sec  0.45 sec  0.45 sec 
[12/06 15:34:51   1668s] (I)       | | | +-Read instances and placement          2.01%  1273.78 sec  1273.89 sec  0.11 sec  0.11 sec 
[12/06 15:34:51   1668s] (I)       | | | +-Read nets                             6.54%  1273.89 sec  1274.23 sec  0.34 sec  0.34 sec 
[12/06 15:34:51   1668s] (I)       | +-Create route DB                          24.75%  1274.23 sec  1275.53 sec  1.30 sec  1.30 sec 
[12/06 15:34:51   1668s] (I)       | | +-Import route data (1T)                 24.74%  1274.23 sec  1275.53 sec  1.30 sec  1.30 sec 
[12/06 15:34:51   1668s] (I)       | | | +-Read blockages ( Layer 2-10 )         9.46%  1274.28 sec  1274.77 sec  0.50 sec  0.50 sec 
[12/06 15:34:51   1668s] (I)       | | | | +-Read routing blockages              0.00%  1274.28 sec  1274.28 sec  0.00 sec  0.00 sec 
[12/06 15:34:51   1668s] (I)       | | | | +-Read instance blockages             0.36%  1274.28 sec  1274.29 sec  0.02 sec  0.02 sec 
[12/06 15:34:51   1668s] (I)       | | | | +-Read PG blockages                   9.05%  1274.29 sec  1274.77 sec  0.48 sec  0.47 sec 
[12/06 15:34:51   1668s] (I)       | | | | +-Read clock blockages                0.00%  1274.77 sec  1274.77 sec  0.00 sec  0.00 sec 
[12/06 15:34:51   1668s] (I)       | | | | +-Read other blockages                0.00%  1274.77 sec  1274.77 sec  0.00 sec  0.00 sec 
[12/06 15:34:51   1668s] (I)       | | | | +-Read halo blockages                 0.04%  1274.77 sec  1274.77 sec  0.00 sec  0.00 sec 
[12/06 15:34:51   1668s] (I)       | | | | +-Read boundary cut boxes             0.00%  1274.77 sec  1274.77 sec  0.00 sec  0.00 sec 
[12/06 15:34:51   1668s] (I)       | | | +-Read blackboxes                       0.00%  1274.77 sec  1274.77 sec  0.00 sec  0.00 sec 
[12/06 15:34:51   1668s] (I)       | | | +-Read prerouted                        0.78%  1274.77 sec  1274.81 sec  0.04 sec  0.04 sec 
[12/06 15:34:51   1668s] (I)       | | | +-Read unlegalized nets                 0.45%  1274.81 sec  1274.84 sec  0.02 sec  0.02 sec 
[12/06 15:34:51   1668s] (I)       | | | +-Read nets                             0.10%  1274.84 sec  1274.84 sec  0.01 sec  0.01 sec 
[12/06 15:34:51   1668s] (I)       | | | +-Set up via pillars                    0.00%  1274.85 sec  1274.85 sec  0.00 sec  0.00 sec 
[12/06 15:34:51   1668s] (I)       | | | +-Initialize 3D grid graph              0.53%  1274.85 sec  1274.88 sec  0.03 sec  0.03 sec 
[12/06 15:34:51   1668s] (I)       | | | +-Model blockage capacity              11.85%  1274.88 sec  1275.50 sec  0.62 sec  0.62 sec 
[12/06 15:34:51   1668s] (I)       | | | | +-Initialize 3D capacity             11.13%  1274.88 sec  1275.47 sec  0.58 sec  0.58 sec 
[12/06 15:34:51   1668s] (I)       | | | +-Move terms for access (1T)            0.53%  1275.50 sec  1275.53 sec  0.03 sec  0.03 sec 
[12/06 15:34:51   1668s] (I)       | +-Read aux data                             0.00%  1275.53 sec  1275.53 sec  0.00 sec  0.00 sec 
[12/06 15:34:51   1668s] (I)       | +-Others data preparation                   0.05%  1275.53 sec  1275.53 sec  0.00 sec  0.00 sec 
[12/06 15:34:51   1668s] (I)       | +-Create route kernel                       0.95%  1275.54 sec  1275.58 sec  0.05 sec  0.05 sec 
[12/06 15:34:51   1668s] (I)       +-Global Routing                             38.25%  1275.60 sec  1277.61 sec  2.01 sec  2.01 sec 
[12/06 15:34:51   1668s] (I)       | +-Initialization                            0.19%  1275.60 sec  1275.61 sec  0.01 sec  0.01 sec 
[12/06 15:34:51   1668s] (I)       | +-Net group 1                              17.36%  1275.61 sec  1276.52 sec  0.91 sec  0.91 sec 
[12/06 15:34:51   1668s] (I)       | | +-Generate topology                       4.85%  1275.61 sec  1275.87 sec  0.25 sec  0.25 sec 
[12/06 15:34:51   1668s] (I)       | | +-Phase 1a                                1.11%  1275.91 sec  1275.97 sec  0.06 sec  0.06 sec 
[12/06 15:34:51   1668s] (I)       | | | +-Pattern routing (1T)                  0.37%  1275.93 sec  1275.95 sec  0.02 sec  0.02 sec 
[12/06 15:34:51   1668s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.33%  1275.95 sec  1275.97 sec  0.02 sec  0.02 sec 
[12/06 15:34:51   1668s] (I)       | | +-Phase 1b                                0.89%  1275.97 sec  1276.02 sec  0.05 sec  0.05 sec 
[12/06 15:34:51   1668s] (I)       | | | +-Monotonic routing (1T)                0.42%  1275.97 sec  1275.99 sec  0.02 sec  0.02 sec 
[12/06 15:34:51   1668s] (I)       | | +-Phase 1c                                0.28%  1276.02 sec  1276.03 sec  0.01 sec  0.01 sec 
[12/06 15:34:51   1668s] (I)       | | | +-Two level Routing                     0.28%  1276.02 sec  1276.03 sec  0.01 sec  0.01 sec 
[12/06 15:34:51   1668s] (I)       | | | | +-Two Level Routing (Regular)         0.11%  1276.02 sec  1276.03 sec  0.01 sec  0.01 sec 
[12/06 15:34:51   1668s] (I)       | | | | +-Two Level Routing (Strong)          0.07%  1276.03 sec  1276.03 sec  0.00 sec  0.00 sec 
[12/06 15:34:51   1668s] (I)       | | +-Phase 1d                                2.76%  1276.03 sec  1276.18 sec  0.15 sec  0.14 sec 
[12/06 15:34:51   1668s] (I)       | | | +-Detoured routing (1T)                 2.76%  1276.03 sec  1276.18 sec  0.14 sec  0.14 sec 
[12/06 15:34:51   1668s] (I)       | | +-Phase 1e                                0.04%  1276.18 sec  1276.18 sec  0.00 sec  0.00 sec 
[12/06 15:34:51   1668s] (I)       | | | +-Route legalization                    0.00%  1276.18 sec  1276.18 sec  0.00 sec  0.00 sec 
[12/06 15:34:51   1668s] (I)       | | +-Phase 1f                                0.39%  1276.18 sec  1276.20 sec  0.02 sec  0.02 sec 
[12/06 15:34:51   1668s] (I)       | | | +-Congestion clean                      0.39%  1276.18 sec  1276.20 sec  0.02 sec  0.02 sec 
[12/06 15:34:51   1668s] (I)       | | +-Phase 1g                                1.81%  1276.20 sec  1276.30 sec  0.10 sec  0.09 sec 
[12/06 15:34:51   1668s] (I)       | | | +-Post Routing                          1.81%  1276.20 sec  1276.30 sec  0.09 sec  0.09 sec 
[12/06 15:34:51   1668s] (I)       | | +-Phase 1h                                1.82%  1276.32 sec  1276.41 sec  0.10 sec  0.10 sec 
[12/06 15:34:51   1668s] (I)       | | | +-Post Routing                          1.81%  1276.32 sec  1276.41 sec  0.10 sec  0.09 sec 
[12/06 15:34:51   1668s] (I)       | | +-Layer assignment (1T)                   2.06%  1276.41 sec  1276.52 sec  0.11 sec  0.11 sec 
[12/06 15:34:51   1668s] (I)       | +-Net group 2                               4.99%  1276.52 sec  1276.79 sec  0.26 sec  0.26 sec 
[12/06 15:34:51   1668s] (I)       | | +-Generate topology                       1.11%  1276.52 sec  1276.58 sec  0.06 sec  0.06 sec 
[12/06 15:34:51   1668s] (I)       | | +-Phase 1a                                0.35%  1276.64 sec  1276.66 sec  0.02 sec  0.02 sec 
[12/06 15:34:51   1668s] (I)       | | | +-Pattern routing (1T)                  0.12%  1276.65 sec  1276.65 sec  0.01 sec  0.01 sec 
[12/06 15:34:51   1668s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.17%  1276.65 sec  1276.66 sec  0.01 sec  0.01 sec 
[12/06 15:34:51   1668s] (I)       | | +-Phase 1b                                0.22%  1276.66 sec  1276.67 sec  0.01 sec  0.01 sec 
[12/06 15:34:51   1668s] (I)       | | | +-Monotonic routing (1T)                0.11%  1276.66 sec  1276.67 sec  0.01 sec  0.01 sec 
[12/06 15:34:51   1668s] (I)       | | +-Phase 1c                                0.22%  1276.67 sec  1276.68 sec  0.01 sec  0.01 sec 
[12/06 15:34:51   1668s] (I)       | | | +-Two level Routing                     0.21%  1276.67 sec  1276.68 sec  0.01 sec  0.01 sec 
[12/06 15:34:51   1668s] (I)       | | | | +-Two Level Routing (Regular)         0.06%  1276.68 sec  1276.68 sec  0.00 sec  0.00 sec 
[12/06 15:34:51   1668s] (I)       | | | | +-Two Level Routing (Strong)          0.06%  1276.68 sec  1276.68 sec  0.00 sec  0.00 sec 
[12/06 15:34:51   1668s] (I)       | | +-Phase 1d                                1.02%  1276.68 sec  1276.74 sec  0.05 sec  0.05 sec 
[12/06 15:34:51   1668s] (I)       | | | +-Detoured routing (1T)                 1.01%  1276.68 sec  1276.74 sec  0.05 sec  0.05 sec 
[12/06 15:34:51   1668s] (I)       | | +-Phase 1e                                0.04%  1276.74 sec  1276.74 sec  0.00 sec  0.00 sec 
[12/06 15:34:51   1668s] (I)       | | | +-Route legalization                    0.00%  1276.74 sec  1276.74 sec  0.00 sec  0.00 sec 
[12/06 15:34:51   1668s] (I)       | | +-Phase 1f                                0.20%  1276.74 sec  1276.75 sec  0.01 sec  0.01 sec 
[12/06 15:34:51   1668s] (I)       | | | +-Congestion clean                      0.19%  1276.74 sec  1276.75 sec  0.01 sec  0.01 sec 
[12/06 15:34:51   1668s] (I)       | | +-Phase 1g                                0.45%  1276.75 sec  1276.77 sec  0.02 sec  0.02 sec 
[12/06 15:34:51   1668s] (I)       | | | +-Post Routing                          0.45%  1276.75 sec  1276.77 sec  0.02 sec  0.02 sec 
[12/06 15:34:51   1668s] (I)       | | +-Phase 1h                                0.13%  1276.78 sec  1276.78 sec  0.01 sec  0.01 sec 
[12/06 15:34:51   1668s] (I)       | | | +-Post Routing                          0.13%  1276.78 sec  1276.78 sec  0.01 sec  0.01 sec 
[12/06 15:34:51   1668s] (I)       | | +-Layer assignment (1T)                   0.07%  1276.78 sec  1276.79 sec  0.00 sec  0.00 sec 
[12/06 15:34:51   1668s] (I)       | +-Net group 3                               4.09%  1276.79 sec  1277.00 sec  0.21 sec  0.21 sec 
[12/06 15:34:51   1668s] (I)       | | +-Generate topology                       1.01%  1276.79 sec  1276.84 sec  0.05 sec  0.05 sec 
[12/06 15:34:51   1668s] (I)       | | +-Phase 1a                                0.32%  1276.92 sec  1276.93 sec  0.02 sec  0.02 sec 
[12/06 15:34:51   1668s] (I)       | | | +-Pattern routing (1T)                  0.10%  1276.92 sec  1276.92 sec  0.01 sec  0.01 sec 
[12/06 15:34:51   1668s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.15%  1276.92 sec  1276.93 sec  0.01 sec  0.01 sec 
[12/06 15:34:51   1668s] (I)       | | +-Phase 1b                                0.21%  1276.93 sec  1276.94 sec  0.01 sec  0.01 sec 
[12/06 15:34:51   1668s] (I)       | | | +-Monotonic routing (1T)                0.10%  1276.93 sec  1276.94 sec  0.01 sec  0.01 sec 
[12/06 15:34:51   1668s] (I)       | | +-Phase 1c                                0.22%  1276.94 sec  1276.96 sec  0.01 sec  0.01 sec 
[12/06 15:34:51   1668s] (I)       | | | +-Two level Routing                     0.21%  1276.94 sec  1276.96 sec  0.01 sec  0.01 sec 
[12/06 15:34:51   1668s] (I)       | | | | +-Two Level Routing (Regular)         0.06%  1276.95 sec  1276.95 sec  0.00 sec  0.00 sec 
[12/06 15:34:51   1668s] (I)       | | | | +-Two Level Routing (Strong)          0.06%  1276.95 sec  1276.96 sec  0.00 sec  0.00 sec 
[12/06 15:34:51   1668s] (I)       | | +-Phase 1d                                0.12%  1276.96 sec  1276.96 sec  0.01 sec  0.01 sec 
[12/06 15:34:51   1668s] (I)       | | | +-Detoured routing (1T)                 0.12%  1276.96 sec  1276.96 sec  0.01 sec  0.01 sec 
[12/06 15:34:51   1668s] (I)       | | +-Phase 1e                                0.04%  1276.96 sec  1276.96 sec  0.00 sec  0.00 sec 
[12/06 15:34:51   1668s] (I)       | | | +-Route legalization                    0.00%  1276.96 sec  1276.96 sec  0.00 sec  0.00 sec 
[12/06 15:34:51   1668s] (I)       | | +-Phase 1f                                0.00%  1276.96 sec  1276.96 sec  0.00 sec  0.00 sec 
[12/06 15:34:51   1668s] (I)       | | +-Phase 1g                                0.37%  1276.96 sec  1276.98 sec  0.02 sec  0.02 sec 
[12/06 15:34:51   1668s] (I)       | | | +-Post Routing                          0.37%  1276.96 sec  1276.98 sec  0.02 sec  0.02 sec 
[12/06 15:34:51   1668s] (I)       | | +-Phase 1h                                0.10%  1276.99 sec  1276.99 sec  0.01 sec  0.01 sec 
[12/06 15:34:51   1668s] (I)       | | | +-Post Routing                          0.09%  1276.99 sec  1276.99 sec  0.00 sec  0.00 sec 
[12/06 15:34:51   1668s] (I)       | | +-Layer assignment (1T)                   0.20%  1276.99 sec  1277.00 sec  0.01 sec  0.01 sec 
[12/06 15:34:51   1668s] (I)       | +-Net group 4                               5.27%  1277.00 sec  1277.28 sec  0.28 sec  0.28 sec 
[12/06 15:34:51   1668s] (I)       | | +-Generate topology                       0.91%  1277.00 sec  1277.05 sec  0.05 sec  0.05 sec 
[12/06 15:34:51   1668s] (I)       | | +-Phase 1a                                0.31%  1277.14 sec  1277.16 sec  0.02 sec  0.02 sec 
[12/06 15:34:51   1668s] (I)       | | | +-Pattern routing (1T)                  0.10%  1277.15 sec  1277.15 sec  0.01 sec  0.01 sec 
[12/06 15:34:51   1668s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.15%  1277.15 sec  1277.16 sec  0.01 sec  0.01 sec 
[12/06 15:34:51   1668s] (I)       | | +-Phase 1b                                0.20%  1277.16 sec  1277.17 sec  0.01 sec  0.01 sec 
[12/06 15:34:51   1668s] (I)       | | | +-Monotonic routing (1T)                0.10%  1277.16 sec  1277.17 sec  0.01 sec  0.01 sec 
[12/06 15:34:51   1668s] (I)       | | +-Phase 1c                                0.21%  1277.17 sec  1277.18 sec  0.01 sec  0.01 sec 
[12/06 15:34:51   1668s] (I)       | | | +-Two level Routing                     0.21%  1277.17 sec  1277.18 sec  0.01 sec  0.01 sec 
[12/06 15:34:51   1668s] (I)       | | | | +-Two Level Routing (Regular)         0.06%  1277.18 sec  1277.18 sec  0.00 sec  0.00 sec 
[12/06 15:34:51   1668s] (I)       | | | | +-Two Level Routing (Strong)          0.06%  1277.18 sec  1277.18 sec  0.00 sec  0.00 sec 
[12/06 15:34:51   1668s] (I)       | | +-Phase 1d                                0.96%  1277.18 sec  1277.23 sec  0.05 sec  0.05 sec 
[12/06 15:34:51   1668s] (I)       | | | +-Detoured routing (1T)                 0.96%  1277.18 sec  1277.23 sec  0.05 sec  0.05 sec 
[12/06 15:34:51   1668s] (I)       | | +-Phase 1e                                0.04%  1277.23 sec  1277.24 sec  0.00 sec  0.00 sec 
[12/06 15:34:51   1668s] (I)       | | | +-Route legalization                    0.00%  1277.23 sec  1277.23 sec  0.00 sec  0.00 sec 
[12/06 15:34:51   1668s] (I)       | | +-Phase 1f                                0.18%  1277.24 sec  1277.25 sec  0.01 sec  0.01 sec 
[12/06 15:34:51   1668s] (I)       | | | +-Congestion clean                      0.18%  1277.24 sec  1277.25 sec  0.01 sec  0.01 sec 
[12/06 15:34:51   1668s] (I)       | | +-Phase 1g                                0.46%  1277.25 sec  1277.27 sec  0.02 sec  0.02 sec 
[12/06 15:34:51   1668s] (I)       | | | +-Post Routing                          0.46%  1277.25 sec  1277.27 sec  0.02 sec  0.02 sec 
[12/06 15:34:51   1668s] (I)       | | +-Phase 1h                                0.13%  1277.27 sec  1277.28 sec  0.01 sec  0.01 sec 
[12/06 15:34:51   1668s] (I)       | | | +-Post Routing                          0.12%  1277.27 sec  1277.28 sec  0.01 sec  0.01 sec 
[12/06 15:34:51   1668s] (I)       | | +-Layer assignment (1T)                   0.03%  1277.28 sec  1277.28 sec  0.00 sec  0.00 sec 
[12/06 15:34:51   1668s] (I)       | +-Net group 5                               4.88%  1277.28 sec  1277.54 sec  0.26 sec  0.26 sec 
[12/06 15:34:51   1668s] (I)       | | +-Generate topology                       0.00%  1277.28 sec  1277.28 sec  0.00 sec  0.00 sec 
[12/06 15:34:51   1668s] (I)       | | +-Phase 1a                                0.32%  1277.39 sec  1277.40 sec  0.02 sec  0.02 sec 
[12/06 15:34:51   1668s] (I)       | | | +-Pattern routing (1T)                  0.07%  1277.39 sec  1277.39 sec  0.00 sec  0.00 sec 
[12/06 15:34:51   1668s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.14%  1277.39 sec  1277.40 sec  0.01 sec  0.01 sec 
[12/06 15:34:51   1668s] (I)       | | | +-Add via demand to 2D                  0.09%  1277.40 sec  1277.40 sec  0.00 sec  0.00 sec 
[12/06 15:34:51   1668s] (I)       | | +-Phase 1b                                0.17%  1277.40 sec  1277.41 sec  0.01 sec  0.01 sec 
[12/06 15:34:51   1668s] (I)       | | | +-Monotonic routing (1T)                0.06%  1277.40 sec  1277.41 sec  0.00 sec  0.00 sec 
[12/06 15:34:51   1668s] (I)       | | +-Phase 1c                                0.21%  1277.41 sec  1277.42 sec  0.01 sec  0.01 sec 
[12/06 15:34:51   1668s] (I)       | | | +-Two level Routing                     0.21%  1277.41 sec  1277.42 sec  0.01 sec  0.01 sec 
[12/06 15:34:51   1668s] (I)       | | | | +-Two Level Routing (Regular)         0.06%  1277.42 sec  1277.42 sec  0.00 sec  0.00 sec 
[12/06 15:34:51   1668s] (I)       | | | | +-Two Level Routing (Strong)          0.06%  1277.42 sec  1277.42 sec  0.00 sec  0.00 sec 
[12/06 15:34:51   1668s] (I)       | | +-Phase 1d                                0.07%  1277.42 sec  1277.43 sec  0.00 sec  0.00 sec 
[12/06 15:34:51   1668s] (I)       | | | +-Detoured routing (1T)                 0.07%  1277.42 sec  1277.43 sec  0.00 sec  0.00 sec 
[12/06 15:34:51   1668s] (I)       | | +-Phase 1e                                0.04%  1277.43 sec  1277.43 sec  0.00 sec  0.00 sec 
[12/06 15:34:51   1668s] (I)       | | | +-Route legalization                    0.00%  1277.43 sec  1277.43 sec  0.00 sec  0.00 sec 
[12/06 15:34:51   1668s] (I)       | | +-Phase 1f                                0.06%  1277.43 sec  1277.43 sec  0.00 sec  0.00 sec 
[12/06 15:34:51   1668s] (I)       | | | +-Congestion clean                      0.06%  1277.43 sec  1277.43 sec  0.00 sec  0.00 sec 
[12/06 15:34:51   1668s] (I)       | | +-Phase 1g                                0.15%  1277.43 sec  1277.44 sec  0.01 sec  0.01 sec 
[12/06 15:34:51   1668s] (I)       | | | +-Post Routing                          0.15%  1277.43 sec  1277.44 sec  0.01 sec  0.01 sec 
[12/06 15:34:51   1668s] (I)       | | +-Phase 1h                                0.14%  1277.44 sec  1277.45 sec  0.01 sec  0.01 sec 
[12/06 15:34:51   1668s] (I)       | | | +-Post Routing                          0.14%  1277.44 sec  1277.45 sec  0.01 sec  0.01 sec 
[12/06 15:34:51   1668s] (I)       | | +-Layer assignment (1T)                   0.64%  1277.50 sec  1277.53 sec  0.03 sec  0.03 sec 
[12/06 15:34:51   1668s] (I)       +-Export 3D cong map                          3.97%  1277.61 sec  1277.82 sec  0.21 sec  0.21 sec 
[12/06 15:34:51   1668s] (I)       | +-Export 2D cong map                        0.30%  1277.81 sec  1277.82 sec  0.02 sec  0.02 sec 
[12/06 15:34:51   1668s] (I)       +-Extract Global 3D Wires                     0.03%  1277.82 sec  1277.82 sec  0.00 sec  0.00 sec 
[12/06 15:34:51   1668s] (I)       +-Track Assignment (1T)                      12.37%  1277.82 sec  1278.47 sec  0.65 sec  0.65 sec 
[12/06 15:34:51   1668s] (I)       | +-Initialization                            0.00%  1277.82 sec  1277.82 sec  0.00 sec  0.00 sec 
[12/06 15:34:51   1668s] (I)       | +-Track Assignment Kernel                  12.34%  1277.82 sec  1278.47 sec  0.65 sec  0.65 sec 
[12/06 15:34:51   1668s] (I)       | +-Free Memory                               0.00%  1278.47 sec  1278.47 sec  0.00 sec  0.00 sec 
[12/06 15:34:51   1668s] (I)       +-Export                                     10.37%  1278.47 sec  1279.02 sec  0.54 sec  0.54 sec 
[12/06 15:34:51   1668s] (I)       | +-Export DB wires                           1.25%  1278.47 sec  1278.54 sec  0.07 sec  0.07 sec 
[12/06 15:34:51   1668s] (I)       | | +-Export all nets                         0.97%  1278.48 sec  1278.53 sec  0.05 sec  0.05 sec 
[12/06 15:34:51   1668s] (I)       | | +-Set wire vias                           0.21%  1278.53 sec  1278.54 sec  0.01 sec  0.01 sec 
[12/06 15:34:51   1668s] (I)       | +-Report wirelength                         4.48%  1278.54 sec  1278.78 sec  0.24 sec  0.24 sec 
[12/06 15:34:51   1668s] (I)       | +-Update net boxes                          4.63%  1278.78 sec  1279.02 sec  0.24 sec  0.24 sec 
[12/06 15:34:51   1668s] (I)       | +-Update timing                             0.00%  1279.02 sec  1279.02 sec  0.00 sec  0.00 sec 
[12/06 15:34:51   1668s] (I)       +-Postprocess design                          0.18%  1279.02 sec  1279.03 sec  0.01 sec  0.01 sec 
[12/06 15:34:51   1668s] (I)      ======================= Summary by functions ========================
[12/06 15:34:51   1668s] (I)       Lv  Step                                      %      Real       CPU 
[12/06 15:34:51   1668s] (I)      ---------------------------------------------------------------------
[12/06 15:34:51   1668s] (I)        0  Early Global Route kernel           100.00%  5.25 sec  5.24 sec 
[12/06 15:34:51   1668s] (I)        1  Global Routing                       38.25%  2.01 sec  2.01 sec 
[12/06 15:34:51   1668s] (I)        1  Import and model                     34.65%  1.82 sec  1.82 sec 
[12/06 15:34:51   1668s] (I)        1  Track Assignment (1T)                12.37%  0.65 sec  0.65 sec 
[12/06 15:34:51   1668s] (I)        1  Export                               10.37%  0.54 sec  0.54 sec 
[12/06 15:34:51   1668s] (I)        1  Export 3D cong map                    3.97%  0.21 sec  0.21 sec 
[12/06 15:34:51   1668s] (I)        1  Postprocess design                    0.18%  0.01 sec  0.01 sec 
[12/06 15:34:51   1668s] (I)        1  Extract Global 3D Wires               0.03%  0.00 sec  0.00 sec 
[12/06 15:34:51   1668s] (I)        2  Create route DB                      24.75%  1.30 sec  1.30 sec 
[12/06 15:34:51   1668s] (I)        2  Net group 1                          17.36%  0.91 sec  0.91 sec 
[12/06 15:34:51   1668s] (I)        2  Track Assignment Kernel              12.34%  0.65 sec  0.65 sec 
[12/06 15:34:51   1668s] (I)        2  Create place DB                       8.56%  0.45 sec  0.45 sec 
[12/06 15:34:51   1668s] (I)        2  Net group 4                           5.27%  0.28 sec  0.28 sec 
[12/06 15:34:51   1668s] (I)        2  Net group 2                           4.99%  0.26 sec  0.26 sec 
[12/06 15:34:51   1668s] (I)        2  Net group 5                           4.88%  0.26 sec  0.26 sec 
[12/06 15:34:51   1668s] (I)        2  Update net boxes                      4.63%  0.24 sec  0.24 sec 
[12/06 15:34:51   1668s] (I)        2  Report wirelength                     4.48%  0.24 sec  0.24 sec 
[12/06 15:34:51   1668s] (I)        2  Net group 3                           4.09%  0.21 sec  0.21 sec 
[12/06 15:34:51   1668s] (I)        2  Export DB wires                       1.25%  0.07 sec  0.07 sec 
[12/06 15:34:51   1668s] (I)        2  Create route kernel                   0.95%  0.05 sec  0.05 sec 
[12/06 15:34:51   1668s] (I)        2  Export 2D cong map                    0.30%  0.02 sec  0.02 sec 
[12/06 15:34:51   1668s] (I)        2  Initialization                        0.19%  0.01 sec  0.01 sec 
[12/06 15:34:51   1668s] (I)        2  Others data preparation               0.05%  0.00 sec  0.00 sec 
[12/06 15:34:51   1668s] (I)        2  Free Memory                           0.00%  0.00 sec  0.00 sec 
[12/06 15:34:51   1668s] (I)        2  Update timing                         0.00%  0.00 sec  0.00 sec 
[12/06 15:34:51   1668s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[12/06 15:34:51   1668s] (I)        3  Import route data (1T)               24.74%  1.30 sec  1.30 sec 
[12/06 15:34:51   1668s] (I)        3  Import place data                     8.56%  0.45 sec  0.45 sec 
[12/06 15:34:51   1668s] (I)        3  Generate topology                     7.88%  0.41 sec  0.41 sec 
[12/06 15:34:51   1668s] (I)        3  Phase 1d                              4.93%  0.26 sec  0.26 sec 
[12/06 15:34:51   1668s] (I)        3  Phase 1g                              3.24%  0.17 sec  0.17 sec 
[12/06 15:34:51   1668s] (I)        3  Layer assignment (1T)                 3.01%  0.16 sec  0.16 sec 
[12/06 15:34:51   1668s] (I)        3  Phase 1a                              2.42%  0.13 sec  0.13 sec 
[12/06 15:34:51   1668s] (I)        3  Phase 1h                              2.31%  0.12 sec  0.12 sec 
[12/06 15:34:51   1668s] (I)        3  Phase 1b                              1.70%  0.09 sec  0.09 sec 
[12/06 15:34:51   1668s] (I)        3  Phase 1c                              1.14%  0.06 sec  0.06 sec 
[12/06 15:34:51   1668s] (I)        3  Export all nets                       0.97%  0.05 sec  0.05 sec 
[12/06 15:34:51   1668s] (I)        3  Phase 1f                              0.83%  0.04 sec  0.04 sec 
[12/06 15:34:51   1668s] (I)        3  Set wire vias                         0.21%  0.01 sec  0.01 sec 
[12/06 15:34:51   1668s] (I)        3  Phase 1e                              0.20%  0.01 sec  0.01 sec 
[12/06 15:34:51   1668s] (I)        4  Model blockage capacity              11.85%  0.62 sec  0.62 sec 
[12/06 15:34:51   1668s] (I)        4  Read blockages ( Layer 2-10 )         9.46%  0.50 sec  0.50 sec 
[12/06 15:34:51   1668s] (I)        4  Read nets                             6.64%  0.35 sec  0.35 sec 
[12/06 15:34:51   1668s] (I)        4  Post Routing                          5.52%  0.29 sec  0.29 sec 
[12/06 15:34:51   1668s] (I)        4  Detoured routing (1T)                 4.92%  0.26 sec  0.26 sec 
[12/06 15:34:51   1668s] (I)        4  Read instances and placement          2.01%  0.11 sec  0.11 sec 
[12/06 15:34:51   1668s] (I)        4  Two level Routing                     1.13%  0.06 sec  0.06 sec 
[12/06 15:34:51   1668s] (I)        4  Pattern Routing Avoiding Blockages    0.94%  0.05 sec  0.05 sec 
[12/06 15:34:51   1668s] (I)        4  Congestion clean                      0.82%  0.04 sec  0.04 sec 
[12/06 15:34:51   1668s] (I)        4  Monotonic routing (1T)                0.79%  0.04 sec  0.04 sec 
[12/06 15:34:51   1668s] (I)        4  Read prerouted                        0.78%  0.04 sec  0.04 sec 
[12/06 15:34:51   1668s] (I)        4  Pattern routing (1T)                  0.76%  0.04 sec  0.04 sec 
[12/06 15:34:51   1668s] (I)        4  Initialize 3D grid graph              0.53%  0.03 sec  0.03 sec 
[12/06 15:34:51   1668s] (I)        4  Move terms for access (1T)            0.53%  0.03 sec  0.03 sec 
[12/06 15:34:51   1668s] (I)        4  Read unlegalized nets                 0.45%  0.02 sec  0.02 sec 
[12/06 15:34:51   1668s] (I)        4  Add via demand to 2D                  0.09%  0.00 sec  0.00 sec 
[12/06 15:34:51   1668s] (I)        4  Set up via pillars                    0.00%  0.00 sec  0.00 sec 
[12/06 15:34:51   1668s] (I)        4  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[12/06 15:34:51   1668s] (I)        4  Route legalization                    0.00%  0.00 sec  0.00 sec 
[12/06 15:34:51   1668s] (I)        5  Initialize 3D capacity               11.13%  0.58 sec  0.58 sec 
[12/06 15:34:51   1668s] (I)        5  Read PG blockages                     9.05%  0.48 sec  0.47 sec 
[12/06 15:34:51   1668s] (I)        5  Read instance blockages               0.36%  0.02 sec  0.02 sec 
[12/06 15:34:51   1668s] (I)        5  Two Level Routing (Regular)           0.35%  0.02 sec  0.02 sec 
[12/06 15:34:51   1668s] (I)        5  Two Level Routing (Strong)            0.31%  0.02 sec  0.02 sec 
[12/06 15:34:51   1668s] (I)        5  Read halo blockages                   0.04%  0.00 sec  0.00 sec 
[12/06 15:34:51   1668s] (I)        5  Read clock blockages                  0.00%  0.00 sec  0.00 sec 
[12/06 15:34:51   1668s] (I)        5  Read other blockages                  0.00%  0.00 sec  0.00 sec 
[12/06 15:34:51   1668s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[12/06 15:34:51   1668s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[12/06 15:34:52   1668s]         Early Global Route - eGR only step done. (took cpu=0:00:05.8 real=0:00:05.9)
[12/06 15:34:52   1668s]       Routing using eGR only done.
[12/06 15:34:52   1668s] Net route status summary:
[12/06 15:34:52   1668s]   Clock:      1760 (unrouted=0, trialRouted=0, noStatus=0, routed=1760, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/06 15:34:52   1668s]   Non-clock: 132269 (unrouted=24387, trialRouted=107882, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=24386, (crossesIlmBoundary AND tooFewTerms=0)])
[12/06 15:34:52   1668s] 
[12/06 15:34:52   1668s] CCOPT: Done with clock implementation routing.
[12/06 15:34:52   1668s] 
[12/06 15:34:52   1668s]       Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:07.4 real=0:00:07.4)
[12/06 15:34:52   1668s]     Clock implementation routing done.
[12/06 15:34:52   1668s]     Leaving CCOpt scope - extractRC...
[12/06 15:34:52   1668s]     Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[12/06 15:34:52   1668s] Extraction called for design 'torus_credit_D_W32' of instances=108304 and nets=134029 using extraction engine 'preRoute' .
[12/06 15:34:52   1668s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/06 15:34:52   1668s] Type 'man IMPEXT-3530' for more detail.
[12/06 15:34:52   1668s] PreRoute RC Extraction called for design torus_credit_D_W32.
[12/06 15:34:52   1668s] RC Extraction called in multi-corner(1) mode.
[12/06 15:34:52   1668s] RCMode: PreRoute
[12/06 15:34:52   1668s]       RC Corner Indexes            0   
[12/06 15:34:52   1668s] Capacitance Scaling Factor   : 1.00000 
[12/06 15:34:52   1668s] Resistance Scaling Factor    : 1.00000 
[12/06 15:34:52   1668s] Clock Cap. Scaling Factor    : 1.00000 
[12/06 15:34:52   1668s] Clock Res. Scaling Factor    : 1.00000 
[12/06 15:34:52   1668s] Shrink Factor                : 1.00000
[12/06 15:34:52   1668s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/06 15:34:52   1668s] Using capacitance table file ...
[12/06 15:34:52   1668s] 
[12/06 15:34:52   1668s] Trim Metal Layers:
[12/06 15:34:52   1669s] LayerId::1 widthSet size::4
[12/06 15:34:52   1669s] LayerId::2 widthSet size::4
[12/06 15:34:52   1669s] LayerId::3 widthSet size::4
[12/06 15:34:52   1669s] LayerId::4 widthSet size::4
[12/06 15:34:52   1669s] LayerId::5 widthSet size::4
[12/06 15:34:52   1669s] LayerId::6 widthSet size::4
[12/06 15:34:52   1669s] LayerId::7 widthSet size::4
[12/06 15:34:52   1669s] LayerId::8 widthSet size::4
[12/06 15:34:52   1669s] LayerId::9 widthSet size::4
[12/06 15:34:52   1669s] LayerId::10 widthSet size::2
[12/06 15:34:52   1669s] Updating RC grid for preRoute extraction ...
[12/06 15:34:52   1669s] eee: pegSigSF::1.070000
[12/06 15:34:52   1669s] Initializing multi-corner capacitance tables ... 
[12/06 15:34:52   1669s] Initializing multi-corner resistance tables ...
[12/06 15:34:52   1669s] eee: l::1 avDens::0.110237 usedTrk::70004.888911 availTrk::635040.000000 sigTrk::70004.888911
[12/06 15:34:52   1669s] eee: l::2 avDens::0.198721 usedTrk::51043.411661 availTrk::256860.000000 sigTrk::51043.411661
[12/06 15:34:52   1669s] eee: l::3 avDens::0.217490 usedTrk::71484.538885 availTrk::328680.000000 sigTrk::71484.538885
[12/06 15:34:52   1669s] eee: l::4 avDens::0.212890 usedTrk::56177.283389 availTrk::263880.000000 sigTrk::56177.283389
[12/06 15:34:52   1669s] eee: l::5 avDens::0.033778 usedTrk::21450.222246 availTrk::635040.000000 sigTrk::21450.222246
[12/06 15:34:52   1669s] eee: l::6 avDens::0.050615 usedTrk::32142.498631 availTrk::635040.000000 sigTrk::32142.498631
[12/06 15:34:52   1669s] eee: l::7 avDens::0.239102 usedTrk::78803.127770 availTrk::329580.000000 sigTrk::78803.127770
[12/06 15:34:52   1669s] eee: l::8 avDens::0.334787 usedTrk::27072.519171 availTrk::80865.000000 sigTrk::27072.519171
[12/06 15:34:52   1669s] eee: l::9 avDens::0.143723 usedTrk::5452.138890 availTrk::37935.000000 sigTrk::5452.138890
[12/06 15:34:52   1669s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/06 15:34:52   1669s] {RT rc_corner 0 10 10 {8 0} {9 0} 2}
[12/06 15:34:52   1669s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.373051 uaWl=0.935675 uaWlH=0.591933 aWlH=0.064325 lMod=0 pMax=0.905000 pMod=78 wcR=0.693800 newSi=0.002700 wHLS=1.873572 siPrev=0 viaL=0.000000 crit=0.092715 shortMod=0.463573 fMod=0.023179 
[12/06 15:34:53   1670s] PreRoute RC Extraction DONE (CPU Time: 0:00:01.4  Real Time: 0:00:01.0  MEM: 3543.086M)
[12/06 15:34:53   1670s]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[12/06 15:34:53   1670s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:01.4 real=0:00:01.4)
[12/06 15:34:53   1670s]     Leaving CCOpt scope - Initializing placement interface...
[12/06 15:34:53   1670s] OPERPROF: Starting DPlace-Init at level 1, MEM:3543.1M, EPOCH TIME: 1733517293.751168
[12/06 15:34:53   1670s] Processing tracks to init pin-track alignment.
[12/06 15:34:53   1670s] z: 2, totalTracks: 1
[12/06 15:34:53   1670s] z: 4, totalTracks: 1
[12/06 15:34:53   1670s] z: 6, totalTracks: 1
[12/06 15:34:53   1670s] z: 8, totalTracks: 1
[12/06 15:34:53   1670s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/06 15:34:53   1670s] # Floorplan has 32 instGroups (with no HInst) out of 80 Groups
[12/06 15:34:53   1670s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3543.1M, EPOCH TIME: 1733517293.831622
[12/06 15:34:53   1670s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 15:34:53   1670s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 15:34:53   1670s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[12/06 15:34:53   1670s] 
[12/06 15:34:53   1670s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/06 15:34:53   1670s] OPERPROF:     Starting CMU at level 3, MEM:3543.1M, EPOCH TIME: 1733517293.916081
[12/06 15:34:53   1670s] OPERPROF:     Finished CMU at level 3, CPU:0.006, REAL:0.006, MEM:3543.1M, EPOCH TIME: 1733517293.921659
[12/06 15:34:53   1670s] 
[12/06 15:34:53   1670s] Bad Lib Cell Checking (CMU) is done! (0)
[12/06 15:34:53   1670s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.108, REAL:0.108, MEM:3543.1M, EPOCH TIME: 1733517293.939661
[12/06 15:34:53   1670s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3543.1M, EPOCH TIME: 1733517293.939717
[12/06 15:34:53   1670s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3543.1M, EPOCH TIME: 1733517293.940070
[12/06 15:34:53   1670s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3543.1MB).
[12/06 15:34:53   1670s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.217, REAL:0.218, MEM:3543.1M, EPOCH TIME: 1733517293.969178
[12/06 15:34:53   1670s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.2 real=0:00:00.2)
[12/06 15:34:53   1670s]     Legalizer reserving space for clock trees
[12/06 15:34:54   1670s]     Calling post conditioning for eGRPC...
[12/06 15:34:54   1670s]       eGRPC...
[12/06 15:34:54   1670s]         eGRPC active optimizations:
[12/06 15:34:54   1670s]          - Move Down
[12/06 15:34:54   1670s]          - Downsizing before DRV sizing
[12/06 15:34:54   1670s]          - DRV fixing with sizing
[12/06 15:34:54   1670s]          - Move to fanout
[12/06 15:34:54   1670s]          - Cloning
[12/06 15:34:54   1670s]         
[12/06 15:34:54   1670s]         Currently running CTS, using active skew data
[12/06 15:34:54   1670s]         Reset bufferability constraints...
[12/06 15:34:54   1670s]         Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
[12/06 15:34:54   1670s]         Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late...
[12/06 15:34:54   1670s] End AAE Lib Interpolated Model. (MEM=3543.09 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/06 15:34:55   1672s]         Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late done. (took cpu=0:00:01.7 real=0:00:01.7)
[12/06 15:34:55   1672s]         Reset bufferability constraints done. (took cpu=0:00:01.7 real=0:00:01.7)
[12/06 15:34:56   1672s]         Clock DAG stats eGRPC initial state:
[12/06 15:34:56   1672s]           cell counts      : b=1759, i=0, icg=0, dcg=0, l=0, total=1759
[12/06 15:34:56   1672s]           sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
[12/06 15:34:56   1672s]           misc counts      : r=1, pp=0
[12/06 15:34:56   1672s]           cell areas       : b=5346.360um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5346.360um^2
[12/06 15:34:56   1672s]           cell capacitance : b=3.024pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=3.024pF
[12/06 15:34:56   1672s]           sink capacitance : total=41.961pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 15:34:56   1672s]           wire capacitance : top=0.000pF, trunk=3.955pF, leaf=29.182pF, total=33.136pF
[12/06 15:34:56   1672s]           wire lengths     : top=0.000um, trunk=30715.703um, leaf=201669.800um, total=232385.503um
[12/06 15:34:56   1672s]           hp wire lengths  : top=0.000um, trunk=25809.600um, leaf=78003.000um, total=103812.600um
[12/06 15:34:56   1672s]         Clock DAG net violations eGRPC initial state:
[12/06 15:34:56   1672s]           Remaining Transition : {count=73, worst=[0.006ns, 0.004ns, 0.004ns, 0.003ns, 0.003ns, 0.003ns, 0.003ns, 0.003ns, 0.002ns, 0.002ns, ...]} avg=0.001ns sd=0.001ns sum=0.085ns
[12/06 15:34:56   1672s]         Clock DAG primary half-corner transition distribution eGRPC initial state:
[12/06 15:34:56   1672s]           Trunk : target=0.133ns count=373 avg=0.062ns sd=0.030ns min=0.007ns max=0.137ns {264 <= 0.080ns, 70 <= 0.106ns, 27 <= 0.120ns, 7 <= 0.126ns, 4 <= 0.133ns} {1 <= 0.140ns, 0 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
[12/06 15:34:56   1672s]           Leaf  : target=0.133ns count=1387 avg=0.116ns sd=0.019ns min=0.022ns max=0.139ns {208 <= 0.080ns, 26 <= 0.106ns, 291 <= 0.120ns, 423 <= 0.126ns, 367 <= 0.133ns} {72 <= 0.140ns, 0 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
[12/06 15:34:56   1672s]         Clock DAG library cell distribution eGRPC initial state {count}:
[12/06 15:34:56   1672s]            Bufs: CKBD4: 1543 CKBD2: 50 CKBD1: 166 
[12/06 15:34:56   1672s]         Clock DAG hash eGRPC initial state: 3998494343263662882 11986475481168978307
[12/06 15:34:56   1672s]         CTS services accumulated run-time stats eGRPC initial state:
[12/06 15:34:56   1672s]           delay calculator: calls=260506, total_wall_time=8.140s, mean_wall_time=0.031ms
[12/06 15:34:56   1672s]           legalizer: calls=159614, total_wall_time=3.431s, mean_wall_time=0.021ms
[12/06 15:34:56   1672s]           steiner router: calls=167821, total_wall_time=37.726s, mean_wall_time=0.225ms
[12/06 15:34:56   1673s]         Primary reporting skew groups eGRPC initial state:
[12/06 15:34:56   1673s]           skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.656, max=0.717, avg=0.685, sd=0.015], skew [0.061 vs 0.058*], 99.6% {0.659, 0.717} (wid=0.031 ws=0.020) (gid=0.705 gs=0.071)
[12/06 15:34:57   1673s]               min path sink: ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg[20][2]/CP
[12/06 15:34:57   1673s]               max path sink: ys[1].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg[8][29]/CP
[12/06 15:34:57   1673s]         Skew group summary eGRPC initial state:
[12/06 15:34:57   1673s]           skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.656, max=0.717, avg=0.685, sd=0.015], skew [0.061 vs 0.058*], 99.6% {0.659, 0.717} (wid=0.031 ws=0.020) (gid=0.705 gs=0.071)
[12/06 15:34:57   1673s]         eGRPC Moving buffers...
[12/06 15:34:57   1674s]           Clock DAG hash before 'eGRPC Moving buffers': 3998494343263662882 11986475481168978307
[12/06 15:34:57   1674s]           CTS services accumulated run-time stats before 'eGRPC Moving buffers':
[12/06 15:34:57   1674s]             delay calculator: calls=260506, total_wall_time=8.140s, mean_wall_time=0.031ms
[12/06 15:34:57   1674s]             legalizer: calls=159614, total_wall_time=3.431s, mean_wall_time=0.021ms
[12/06 15:34:57   1674s]             steiner router: calls=167821, total_wall_time=37.726s, mean_wall_time=0.225ms
[12/06 15:34:57   1674s]           Violation analysis...
[12/06 15:34:57   1674s]           Violation analysis done. (took cpu=0:00:00.4 real=0:00:00.4)
[12/06 15:34:57   1674s]           Moving buffers down: ...20% ...40% ...60% ...80% ...100% 
[12/06 15:34:58   1674s]           
[12/06 15:34:58   1674s]             Nodes to move:         1
[12/06 15:34:58   1674s]             Processed:             1
[12/06 15:34:58   1674s]             Moved (slew improved): 0
[12/06 15:34:58   1674s]             Moved (slew fixed):    0
[12/06 15:34:58   1674s]             Not moved:             1
[12/06 15:34:58   1675s]           Clock DAG stats after 'eGRPC Moving buffers':
[12/06 15:34:58   1675s]             cell counts      : b=1759, i=0, icg=0, dcg=0, l=0, total=1759
[12/06 15:34:58   1675s]             sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
[12/06 15:34:58   1675s]             misc counts      : r=1, pp=0
[12/06 15:34:58   1675s]             cell areas       : b=5346.360um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5346.360um^2
[12/06 15:34:58   1675s]             cell capacitance : b=3.024pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=3.024pF
[12/06 15:34:58   1675s]             sink capacitance : total=41.961pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 15:34:58   1675s]             wire capacitance : top=0.000pF, trunk=3.955pF, leaf=29.182pF, total=33.136pF
[12/06 15:34:58   1675s]             wire lengths     : top=0.000um, trunk=30715.703um, leaf=201669.800um, total=232385.503um
[12/06 15:34:58   1675s]             hp wire lengths  : top=0.000um, trunk=25809.600um, leaf=78003.000um, total=103812.600um
[12/06 15:34:58   1675s]           Clock DAG net violations after 'eGRPC Moving buffers':
[12/06 15:34:58   1675s]             Remaining Transition : {count=73, worst=[0.006ns, 0.004ns, 0.004ns, 0.003ns, 0.003ns, 0.003ns, 0.003ns, 0.003ns, 0.002ns, 0.002ns, ...]} avg=0.001ns sd=0.001ns sum=0.085ns
[12/06 15:34:58   1675s]           Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
[12/06 15:34:58   1675s]             Trunk : target=0.133ns count=373 avg=0.062ns sd=0.030ns min=0.007ns max=0.137ns {264 <= 0.080ns, 70 <= 0.106ns, 27 <= 0.120ns, 7 <= 0.126ns, 4 <= 0.133ns} {1 <= 0.140ns, 0 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
[12/06 15:34:58   1675s]             Leaf  : target=0.133ns count=1387 avg=0.116ns sd=0.019ns min=0.022ns max=0.139ns {208 <= 0.080ns, 26 <= 0.106ns, 291 <= 0.120ns, 423 <= 0.126ns, 367 <= 0.133ns} {72 <= 0.140ns, 0 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
[12/06 15:34:58   1675s]           Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
[12/06 15:34:58   1675s]              Bufs: CKBD4: 1543 CKBD2: 50 CKBD1: 166 
[12/06 15:34:58   1675s]           Clock DAG hash after 'eGRPC Moving buffers': 3998494343263662882 11986475481168978307
[12/06 15:34:58   1675s]           CTS services accumulated run-time stats after 'eGRPC Moving buffers':
[12/06 15:34:58   1675s]             delay calculator: calls=260522, total_wall_time=8.141s, mean_wall_time=0.031ms
[12/06 15:34:58   1675s]             legalizer: calls=159617, total_wall_time=3.431s, mean_wall_time=0.021ms
[12/06 15:34:58   1675s]             steiner router: calls=167821, total_wall_time=37.726s, mean_wall_time=0.225ms
[12/06 15:34:58   1675s]           Primary reporting skew groups after 'eGRPC Moving buffers':
[12/06 15:34:58   1675s]             skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.656, max=0.717], skew [0.061 vs 0.058*]
[12/06 15:34:58   1675s]                 min path sink: ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg[20][2]/CP
[12/06 15:34:58   1675s]                 max path sink: ys[1].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg[8][29]/CP
[12/06 15:34:58   1675s]           Skew group summary after 'eGRPC Moving buffers':
[12/06 15:34:58   1675s]             skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.656, max=0.717], skew [0.061 vs 0.058*]
[12/06 15:34:58   1675s]           Legalizer API calls during this step: 3 succeeded with high effort: 3 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 15:34:58   1675s]         eGRPC Moving buffers done. (took cpu=0:00:01.4 real=0:00:01.4)
[12/06 15:34:58   1675s]         eGRPC Initial Pass of Downsizing Clock Tree cells...
[12/06 15:34:58   1675s]           Clock DAG hash before 'eGRPC Initial Pass of Downsizing Clock Tree cells': 3998494343263662882 11986475481168978307
[12/06 15:34:58   1675s]           CTS services accumulated run-time stats before 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[12/06 15:34:58   1675s]             delay calculator: calls=260522, total_wall_time=8.141s, mean_wall_time=0.031ms
[12/06 15:34:58   1675s]             legalizer: calls=159617, total_wall_time=3.431s, mean_wall_time=0.021ms
[12/06 15:34:58   1675s]             steiner router: calls=167821, total_wall_time=37.726s, mean_wall_time=0.225ms
[12/06 15:34:58   1675s]           Artificially removing long paths...
[12/06 15:34:59   1675s]             Clock DAG hash before 'Artificially removing long paths': 3998494343263662882 11986475481168978307
[12/06 15:34:59   1675s]             CTS services accumulated run-time stats before 'Artificially removing long paths':
[12/06 15:34:59   1675s]               delay calculator: calls=260522, total_wall_time=8.141s, mean_wall_time=0.031ms
[12/06 15:34:59   1675s]               legalizer: calls=159617, total_wall_time=3.431s, mean_wall_time=0.021ms
[12/06 15:34:59   1675s]               steiner router: calls=167821, total_wall_time=37.726s, mean_wall_time=0.225ms
[12/06 15:34:59   1675s]             Artificially shortened 429 long paths. The largest offset applied was 0.002ns.
[12/06 15:34:59   1675s]             
[12/06 15:34:59   1675s]             
[12/06 15:34:59   1675s]             Skew Group Offsets:
[12/06 15:34:59   1675s]             
[12/06 15:34:59   1675s]             -------------------------------------------------------------------------------------------------------------
[12/06 15:34:59   1675s]             Skew Group                         Num.     Num.       Offset        Max        Previous Max.    Current Max.
[12/06 15:34:59   1675s]                                                Sinks    Offsets    Percentile    Offset     Path Delay       Path Delay
[12/06 15:34:59   1675s]             -------------------------------------------------------------------------------------------------------------
[12/06 15:34:59   1675s]             ideal_clock/functional_wcl_fast    58160      429        0.738%      0.002ns       0.717ns         0.715ns
[12/06 15:34:59   1675s]             -------------------------------------------------------------------------------------------------------------
[12/06 15:34:59   1675s]             
[12/06 15:34:59   1675s]             Offsets Histogram:
[12/06 15:34:59   1675s]             
[12/06 15:34:59   1675s]             -------------------------------
[12/06 15:34:59   1675s]             From (ns)    To (ns)      Count
[12/06 15:34:59   1675s]             -------------------------------
[12/06 15:34:59   1675s]             below          0.000        20
[12/06 15:34:59   1675s]               0.000      and above     409
[12/06 15:34:59   1675s]             -------------------------------
[12/06 15:34:59   1675s]             
[12/06 15:34:59   1675s]             Mean=0.001ns Median=0.001ns Std.Dev=0.001ns
[12/06 15:34:59   1675s]             
[12/06 15:34:59   1675s]             
[12/06 15:34:59   1675s]             Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 15:34:59   1675s]           Artificially removing long paths done. (took cpu=0:00:00.3 real=0:00:00.3)
[12/06 15:34:59   1675s]           Modifying slew-target multiplier from 1 to 0.9
[12/06 15:34:59   1675s]           Downsizing prefiltering...
[12/06 15:34:59   1676s]           Downsizing prefiltering done.
[12/06 15:34:59   1676s]           Downsizing: ...20% ...40% ...60% ...80% ...100% 
[12/06 15:35:00   1676s]           DoDownSizing Summary : numSized = 8, numUnchanged = 320, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 1182, numSkippedDueToCloseToSkewTarget = 250
[12/06 15:35:00   1676s]           CCOpt-eGRPC Downsizing: considered: 328, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 328, unsuccessful: 0, sized: 8
[12/06 15:35:00   1676s]           Downsizing prefiltering...
[12/06 15:35:00   1676s]           Downsizing prefiltering done.
[12/06 15:35:00   1676s]           Downsizing: ...20% ...40% ...60% ...80% ...100% 
[12/06 15:35:00   1676s]           DoDownSizing Summary : numSized = 2, numUnchanged = 0, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 0, numSkippedDueToCloseToSkewTarget = 6
[12/06 15:35:00   1676s]           CCOpt-eGRPC Downsizing: considered: 2, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 2, unsuccessful: 0, sized: 2
[12/06 15:35:00   1677s]           Downsizing prefiltering...
[12/06 15:35:00   1677s]           Downsizing prefiltering done.
[12/06 15:35:00   1677s]           Downsizing: ...20% ...40% ...60% ...80% ...100% 
[12/06 15:35:00   1677s]           DoDownSizing Summary : numSized = 0, numUnchanged = 2, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 0, numSkippedDueToCloseToSkewTarget = 0
[12/06 15:35:00   1677s]           CCOpt-eGRPC Downsizing: considered: 2, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 2, unsuccessful: 0, sized: 0
[12/06 15:35:00   1677s]           Reverting slew-target multiplier from 0.9 to 1
[12/06 15:35:00   1677s]           Reverting Artificially removing long paths...
[12/06 15:35:00   1677s]             Clock DAG hash before 'Reverting Artificially removing long paths': 3329031976855484725 15501219436474779388
[12/06 15:35:00   1677s]             CTS services accumulated run-time stats before 'Reverting Artificially removing long paths':
[12/06 15:35:00   1677s]               delay calculator: calls=263259, total_wall_time=8.186s, mean_wall_time=0.031ms
[12/06 15:35:00   1677s]               legalizer: calls=159966, total_wall_time=3.443s, mean_wall_time=0.022ms
[12/06 15:35:00   1677s]               steiner router: calls=169789, total_wall_time=37.737s, mean_wall_time=0.222ms
[12/06 15:35:00   1677s]             Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 15:35:00   1677s]           Reverting Artificially removing long paths done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/06 15:35:00   1677s]           Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[12/06 15:35:00   1677s]             cell counts      : b=1759, i=0, icg=0, dcg=0, l=0, total=1759
[12/06 15:35:00   1677s]             sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
[12/06 15:35:00   1677s]             misc counts      : r=1, pp=0
[12/06 15:35:00   1677s]             cell areas       : b=5336.640um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5336.640um^2
[12/06 15:35:00   1677s]             cell capacitance : b=3.018pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=3.018pF
[12/06 15:35:00   1677s]             sink capacitance : total=41.961pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 15:35:00   1677s]             wire capacitance : top=0.000pF, trunk=3.955pF, leaf=29.182pF, total=33.136pF
[12/06 15:35:00   1677s]             wire lengths     : top=0.000um, trunk=30715.703um, leaf=201669.800um, total=232385.503um
[12/06 15:35:00   1677s]             hp wire lengths  : top=0.000um, trunk=25809.600um, leaf=78003.000um, total=103812.600um
[12/06 15:35:00   1677s]           Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[12/06 15:35:00   1677s]             Remaining Transition : {count=73, worst=[0.006ns, 0.004ns, 0.004ns, 0.003ns, 0.003ns, 0.003ns, 0.003ns, 0.003ns, 0.002ns, 0.002ns, ...]} avg=0.001ns sd=0.001ns sum=0.085ns
[12/06 15:35:00   1677s]           Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[12/06 15:35:00   1677s]             Trunk : target=0.133ns count=373 avg=0.062ns sd=0.030ns min=0.007ns max=0.137ns {264 <= 0.080ns, 70 <= 0.106ns, 27 <= 0.120ns, 7 <= 0.126ns, 4 <= 0.133ns} {1 <= 0.140ns, 0 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
[12/06 15:35:00   1677s]             Leaf  : target=0.133ns count=1387 avg=0.116ns sd=0.019ns min=0.022ns max=0.139ns {208 <= 0.080ns, 26 <= 0.106ns, 291 <= 0.120ns, 423 <= 0.126ns, 367 <= 0.133ns} {72 <= 0.140ns, 0 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
[12/06 15:35:01   1677s]           Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
[12/06 15:35:01   1677s]              Bufs: CKBD4: 1536 CKBD2: 54 CKBD1: 169 
[12/06 15:35:01   1677s]           Clock DAG hash after 'eGRPC Initial Pass of Downsizing Clock Tree cells': 3329031976855484725 15501219436474779388
[12/06 15:35:01   1677s]           CTS services accumulated run-time stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[12/06 15:35:01   1677s]             delay calculator: calls=263259, total_wall_time=8.186s, mean_wall_time=0.031ms
[12/06 15:35:01   1677s]             legalizer: calls=159966, total_wall_time=3.443s, mean_wall_time=0.022ms
[12/06 15:35:01   1677s]             steiner router: calls=169789, total_wall_time=37.737s, mean_wall_time=0.222ms
[12/06 15:35:01   1677s]           Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[12/06 15:35:01   1677s]             skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.656, max=0.717], skew [0.061 vs 0.058*]
[12/06 15:35:01   1677s]                 min path sink: ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg[20][2]/CP
[12/06 15:35:01   1677s]                 max path sink: ys[1].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg[8][29]/CP
[12/06 15:35:01   1677s]           Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[12/06 15:35:01   1677s]             skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.656, max=0.717], skew [0.061 vs 0.058*]
[12/06 15:35:01   1677s]           Legalizer API calls during this step: 349 succeeded with high effort: 349 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 15:35:01   1677s]         eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:02.4 real=0:00:02.4)
[12/06 15:35:01   1677s]         eGRPC Fixing DRVs...
[12/06 15:35:01   1677s]           Clock DAG hash before 'eGRPC Fixing DRVs': 3329031976855484725 15501219436474779388
[12/06 15:35:01   1677s]           CTS services accumulated run-time stats before 'eGRPC Fixing DRVs':
[12/06 15:35:01   1677s]             delay calculator: calls=263259, total_wall_time=8.186s, mean_wall_time=0.031ms
[12/06 15:35:01   1677s]             legalizer: calls=159966, total_wall_time=3.443s, mean_wall_time=0.022ms
[12/06 15:35:01   1677s]             steiner router: calls=169789, total_wall_time=37.737s, mean_wall_time=0.222ms
[12/06 15:35:01   1677s]           Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[12/06 15:35:01   1678s]           CCOpt-eGRPC: considered: 1760, tested: 1760, violation detected: 73, violation ignored (due to small violation): 59, cannot run: 0, attempted: 14, unsuccessful: 0, sized: 1
[12/06 15:35:01   1678s]           
[12/06 15:35:01   1678s]           Statistics: Fix DRVs (cell sizing):
[12/06 15:35:01   1678s]           ===================================
[12/06 15:35:01   1678s]           
[12/06 15:35:01   1678s]           Cell changes by Net Type:
[12/06 15:35:01   1678s]           
[12/06 15:35:01   1678s]           --------------------------------------------------------------------------------------------------------------------------
[12/06 15:35:01   1678s]           Net Type    Attempted            Upsized            Downsized    Swapped Same Size    Total Changed      Not Sized
[12/06 15:35:01   1678s]           --------------------------------------------------------------------------------------------------------------------------
[12/06 15:35:01   1678s]           top                0                    0                  0            0                    0                  0
[12/06 15:35:01   1678s]           trunk              1 [7.1%]             0                  0            0                    0 (0.0%)           1 (100.0%)
[12/06 15:35:01   1678s]           leaf              13 [92.9%]            1 (7.7%)           0            0                    1 (7.7%)          12 (92.3%)
[12/06 15:35:01   1678s]           --------------------------------------------------------------------------------------------------------------------------
[12/06 15:35:01   1678s]           Total             14 [100.0%]           1 (7.1%)           0            0                    1 (7.1%)          13 (92.9%)
[12/06 15:35:01   1678s]           --------------------------------------------------------------------------------------------------------------------------
[12/06 15:35:01   1678s]           
[12/06 15:35:01   1678s]           Upsized: 1, Downsized: 0, Sized but same area: 0, Unchanged: 13, Area change: 1.080um^2 (0.020%)
[12/06 15:35:01   1678s]           Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[12/06 15:35:01   1678s]           
[12/06 15:35:01   1678s]           Clock DAG stats after 'eGRPC Fixing DRVs':
[12/06 15:35:01   1678s]             cell counts      : b=1759, i=0, icg=0, dcg=0, l=0, total=1759
[12/06 15:35:01   1678s]             sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
[12/06 15:35:01   1678s]             misc counts      : r=1, pp=0
[12/06 15:35:01   1678s]             cell areas       : b=5337.720um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5337.720um^2
[12/06 15:35:01   1678s]             cell capacitance : b=3.019pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=3.019pF
[12/06 15:35:01   1678s]             sink capacitance : total=41.961pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 15:35:01   1678s]             wire capacitance : top=0.000pF, trunk=3.955pF, leaf=29.182pF, total=33.136pF
[12/06 15:35:01   1678s]             wire lengths     : top=0.000um, trunk=30715.703um, leaf=201669.800um, total=232385.503um
[12/06 15:35:01   1678s]             hp wire lengths  : top=0.000um, trunk=25809.600um, leaf=78003.000um, total=103812.600um
[12/06 15:35:01   1678s]           Clock DAG net violations after 'eGRPC Fixing DRVs':
[12/06 15:35:01   1678s]             Remaining Transition : {count=72, worst=[0.006ns, 0.004ns, 0.004ns, 0.003ns, 0.003ns, 0.003ns, 0.003ns, 0.002ns, 0.002ns, 0.002ns, ...]} avg=0.001ns sd=0.001ns sum=0.082ns
[12/06 15:35:01   1678s]           Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
[12/06 15:35:01   1678s]             Trunk : target=0.133ns count=373 avg=0.062ns sd=0.030ns min=0.007ns max=0.137ns {264 <= 0.080ns, 70 <= 0.106ns, 27 <= 0.120ns, 7 <= 0.126ns, 4 <= 0.133ns} {1 <= 0.140ns, 0 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
[12/06 15:35:01   1678s]             Leaf  : target=0.133ns count=1387 avg=0.116ns sd=0.019ns min=0.022ns max=0.139ns {209 <= 0.080ns, 26 <= 0.106ns, 291 <= 0.120ns, 423 <= 0.126ns, 367 <= 0.133ns} {71 <= 0.140ns, 0 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
[12/06 15:35:01   1678s]           Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
[12/06 15:35:01   1678s]              Bufs: CKBD4: 1537 CKBD2: 53 CKBD1: 169 
[12/06 15:35:02   1678s]           Clock DAG hash after 'eGRPC Fixing DRVs': 14616214039488383262 16525124516343853871
[12/06 15:35:02   1678s]           CTS services accumulated run-time stats after 'eGRPC Fixing DRVs':
[12/06 15:35:02   1678s]             delay calculator: calls=263367, total_wall_time=8.188s, mean_wall_time=0.031ms
[12/06 15:35:02   1678s]             legalizer: calls=159982, total_wall_time=3.444s, mean_wall_time=0.022ms
[12/06 15:35:02   1678s]             steiner router: calls=169873, total_wall_time=37.737s, mean_wall_time=0.222ms
[12/06 15:35:02   1678s]           Primary reporting skew groups after 'eGRPC Fixing DRVs':
[12/06 15:35:02   1678s]             skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.656, max=0.717], skew [0.061 vs 0.058*]
[12/06 15:35:02   1678s]                 min path sink: ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg[20][2]/CP
[12/06 15:35:02   1678s]                 max path sink: ys[1].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg[8][29]/CP
[12/06 15:35:02   1678s]           Skew group summary after 'eGRPC Fixing DRVs':
[12/06 15:35:02   1678s]             skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.656, max=0.717], skew [0.061 vs 0.058*]
[12/06 15:35:02   1678s]           Legalizer API calls during this step: 16 succeeded with high effort: 16 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 15:35:02   1678s]         eGRPC Fixing DRVs done. (took cpu=0:00:00.9 real=0:00:00.9)
[12/06 15:35:02   1678s]         
[12/06 15:35:02   1678s]         Slew Diagnostics: After DRV fixing
[12/06 15:35:02   1678s]         ==================================
[12/06 15:35:02   1678s]         
[12/06 15:35:02   1678s]         Global Causes:
[12/06 15:35:02   1678s]         
[12/06 15:35:02   1678s]         -------------------------------------
[12/06 15:35:02   1678s]         Cause
[12/06 15:35:02   1678s]         -------------------------------------
[12/06 15:35:02   1678s]         DRV fixing with buffering is disabled
[12/06 15:35:02   1678s]         -------------------------------------
[12/06 15:35:02   1678s]         
[12/06 15:35:02   1678s]         Top 5 overslews:
[12/06 15:35:02   1678s]         
[12/06 15:35:02   1678s]         ------------------------------------------------------------------------------------------------------------------------------------------
[12/06 15:35:02   1678s]         Overslew    Causes                                  Driving Pin
[12/06 15:35:02   1678s]         ------------------------------------------------------------------------------------------------------------------------------------------
[12/06 15:35:02   1678s]         0.006ns     Inst already optimally sized (CKBD2)    ys[3].xs[3].torus_switch_xy/west_conn_rx/CTS_csf_buf_01559/Z
[12/06 15:35:02   1678s]         0.004ns     Inst already optimally sized (CKBD4)    CTS_ccl_buf_01394/Z
[12/06 15:35:02   1678s]         0.004ns     Inst already optimally sized (CKBD4)    ys[1].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/CTS_ccl_a_buf_00774/Z
[12/06 15:35:02   1678s]         0.003ns     Inst already optimally sized (CKBD4)    ys[1].xs[1].torus_switch_xy/west_conn_rx/CTS_csf_buf_01472/Z
[12/06 15:35:02   1678s]         0.003ns     Inst already optimally sized (CKBD4)    ys[3].xs[1].torus_switch_xy/west_conn_rx/CTS_ccl_a_buf_00193/Z
[12/06 15:35:02   1678s]         ------------------------------------------------------------------------------------------------------------------------------------------
[12/06 15:35:02   1678s]         
[12/06 15:35:02   1678s]         Slew diagnostics counts from the 72 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[12/06 15:35:02   1678s]         
[12/06 15:35:02   1678s]         ------------------------------------------------------
[12/06 15:35:02   1678s]         Cause                                       Occurences
[12/06 15:35:02   1678s]         ------------------------------------------------------
[12/06 15:35:02   1678s]         Violation below threshold for DRV sizing        59
[12/06 15:35:02   1678s]         Inst already optimally sized                    13
[12/06 15:35:02   1678s]         ------------------------------------------------------
[12/06 15:35:02   1678s]         
[12/06 15:35:02   1678s]         Violation diagnostics counts from the 72 nodes that have violations:
[12/06 15:35:02   1678s]         
[12/06 15:35:02   1678s]         ------------------------------------------------------
[12/06 15:35:02   1678s]         Cause                                       Occurences
[12/06 15:35:02   1678s]         ------------------------------------------------------
[12/06 15:35:02   1678s]         Violation below threshold for DRV sizing        59
[12/06 15:35:02   1678s]         Inst already optimally sized                    13
[12/06 15:35:02   1678s]         ------------------------------------------------------
[12/06 15:35:02   1678s]         
[12/06 15:35:02   1678s]         Reconnecting optimized routes...
[12/06 15:35:02   1678s]         Reset timing graph...
[12/06 15:35:02   1678s] Ignoring AAE DB Resetting ...
[12/06 15:35:02   1678s]         Reset timing graph done.
[12/06 15:35:02   1679s]         Reconnecting optimized routes done. (took cpu=0:00:00.4 real=0:00:00.4)
[12/06 15:35:02   1679s]         Violation analysis...
[12/06 15:35:02   1679s] End AAE Lib Interpolated Model. (MEM=3581.24 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/06 15:35:02   1679s]         Violation analysis done. (took cpu=0:00:00.3 real=0:00:00.3)
[12/06 15:35:02   1679s]         Moving clock insts towards fanout...
[12/06 15:35:05   1682s]         Move to sink centre: considered=72, unsuccessful=0, alreadyClose=0, noImprovementFound=67, degradedSlew=0, degradedSkew=0, insufficientImprovement=0, accepted=5
[12/06 15:35:05   1682s]         Moving clock insts towards fanout done. (took cpu=0:00:02.9 real=0:00:02.9)
[12/06 15:35:05   1682s]         Clock instances to consider for cloning: 0
[12/06 15:35:05   1682s]         Reset timing graph...
[12/06 15:35:05   1682s] Ignoring AAE DB Resetting ...
[12/06 15:35:05   1682s]         Reset timing graph done.
[12/06 15:35:05   1682s]         Set dirty flag on 14 instances, 28 nets
[12/06 15:35:05   1682s] End AAE Lib Interpolated Model. (MEM=3581.24 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/06 15:35:06   1682s]         Clock DAG stats before routing clock trees:
[12/06 15:35:06   1682s]           cell counts      : b=1759, i=0, icg=0, dcg=0, l=0, total=1759
[12/06 15:35:06   1682s]           sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
[12/06 15:35:06   1682s]           misc counts      : r=1, pp=0
[12/06 15:35:06   1682s]           cell areas       : b=5337.720um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5337.720um^2
[12/06 15:35:06   1682s]           cell capacitance : b=3.019pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=3.019pF
[12/06 15:35:06   1682s]           sink capacitance : total=41.961pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 15:35:06   1682s]           wire capacitance : top=0.000pF, trunk=3.955pF, leaf=29.182pF, total=33.136pF
[12/06 15:35:06   1682s]           wire lengths     : top=0.000um, trunk=30715.703um, leaf=201669.800um, total=232385.503um
[12/06 15:35:06   1682s]           hp wire lengths  : top=0.000um, trunk=25809.600um, leaf=78000.000um, total=103809.600um
[12/06 15:35:06   1682s]         Clock DAG net violations before routing clock trees:
[12/06 15:35:06   1682s]           Remaining Transition : {count=72, worst=[0.006ns, 0.004ns, 0.004ns, 0.003ns, 0.003ns, 0.003ns, 0.003ns, 0.002ns, 0.002ns, 0.002ns, ...]} avg=0.001ns sd=0.001ns sum=0.082ns
[12/06 15:35:06   1682s]         Clock DAG primary half-corner transition distribution before routing clock trees:
[12/06 15:35:06   1682s]           Trunk : target=0.133ns count=373 avg=0.062ns sd=0.030ns min=0.007ns max=0.137ns {264 <= 0.080ns, 70 <= 0.106ns, 27 <= 0.120ns, 7 <= 0.126ns, 4 <= 0.133ns} {1 <= 0.140ns, 0 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
[12/06 15:35:06   1682s]           Leaf  : target=0.133ns count=1387 avg=0.116ns sd=0.019ns min=0.022ns max=0.139ns {209 <= 0.080ns, 26 <= 0.106ns, 291 <= 0.120ns, 423 <= 0.126ns, 367 <= 0.133ns} {71 <= 0.140ns, 0 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
[12/06 15:35:06   1682s]         Clock DAG library cell distribution before routing clock trees {count}:
[12/06 15:35:06   1682s]            Bufs: CKBD4: 1537 CKBD2: 53 CKBD1: 169 
[12/06 15:35:06   1683s]         Clock DAG hash before routing clock trees: 15285870391991730398 12090136477043705471
[12/06 15:35:06   1683s]         CTS services accumulated run-time stats before routing clock trees:
[12/06 15:35:06   1683s]           delay calculator: calls=267436, total_wall_time=8.327s, mean_wall_time=0.031ms
[12/06 15:35:06   1683s]           legalizer: calls=160310, total_wall_time=3.454s, mean_wall_time=0.022ms
[12/06 15:35:06   1683s]           steiner router: calls=170673, total_wall_time=37.947s, mean_wall_time=0.222ms
[12/06 15:35:06   1683s]         Primary reporting skew groups before routing clock trees:
[12/06 15:35:06   1683s]           skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.656, max=0.717, avg=0.686, sd=0.015], skew [0.061 vs 0.058*], 99.4% {0.658, 0.716} (wid=0.031 ws=0.020) (gid=0.705 gs=0.073)
[12/06 15:35:06   1683s]               min path sink: ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg[20][2]/CP
[12/06 15:35:06   1683s]               max path sink: ys[1].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg[8][29]/CP
[12/06 15:35:07   1683s]         Skew group summary before routing clock trees:
[12/06 15:35:07   1683s]           skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.656, max=0.717, avg=0.686, sd=0.015], skew [0.061 vs 0.058*], 99.4% {0.658, 0.716} (wid=0.031 ws=0.020) (gid=0.705 gs=0.073)
[12/06 15:35:07   1683s]       eGRPC done.
[12/06 15:35:07   1683s]     Calling post conditioning for eGRPC done.
[12/06 15:35:07   1683s]   eGR Post Conditioning loop iteration 0 done.
[12/06 15:35:07   1683s]   Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
[12/06 15:35:07   1683s]   Leaving CCOpt scope - Cleaning up placement interface...
[12/06 15:35:07   1683s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3590.8M, EPOCH TIME: 1733517307.074800
[12/06 15:35:07   1683s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 15:35:07   1683s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 15:35:07   1683s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 15:35:07   1683s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 15:35:07   1683s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.290, REAL:0.291, MEM:3548.8M, EPOCH TIME: 1733517307.365617
[12/06 15:35:07   1683s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.3 real=0:00:00.3)
[12/06 15:35:07   1683s]   Leaving CCOpt scope - ClockRefiner...
[12/06 15:35:07   1683s]   Assigned high priority to 0 instances.
[12/06 15:35:07   1683s]   Soft fixed 1759 clock instances.
[12/06 15:35:07   1684s]   Performing Single Pass Refine Place.
[12/06 15:35:07   1684s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : full DRC checks enabled, Datapath : full DRC checks enabled
[12/06 15:35:07   1684s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3539.2M, EPOCH TIME: 1733517307.426445
[12/06 15:35:07   1684s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3539.2M, EPOCH TIME: 1733517307.426549
[12/06 15:35:07   1684s] Processing tracks to init pin-track alignment.
[12/06 15:35:07   1684s] z: 2, totalTracks: 1
[12/06 15:35:07   1684s] z: 4, totalTracks: 1
[12/06 15:35:07   1684s] z: 6, totalTracks: 1
[12/06 15:35:07   1684s] z: 8, totalTracks: 1
[12/06 15:35:07   1684s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/06 15:35:07   1684s] # Floorplan has 32 instGroups (with no HInst) out of 80 Groups
[12/06 15:35:07   1684s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3539.2M, EPOCH TIME: 1733517307.504101
[12/06 15:35:07   1684s] Info: 1759 insts are soft-fixed.
[12/06 15:35:07   1684s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 15:35:07   1684s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 15:35:07   1684s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[12/06 15:35:07   1684s] 
[12/06 15:35:07   1684s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/06 15:35:07   1684s] OPERPROF:       Starting CMU at level 4, MEM:3539.2M, EPOCH TIME: 1733517307.591226
[12/06 15:35:07   1684s] OPERPROF:       Finished CMU at level 4, CPU:0.006, REAL:0.006, MEM:3539.2M, EPOCH TIME: 1733517307.597034
[12/06 15:35:07   1684s] 
[12/06 15:35:07   1684s] Bad Lib Cell Checking (CMU) is done! (0)
[12/06 15:35:07   1684s] Info: 1759 insts are soft-fixed.
[12/06 15:35:07   1684s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.114, REAL:0.114, MEM:3539.2M, EPOCH TIME: 1733517307.618420
[12/06 15:35:07   1684s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:3539.2M, EPOCH TIME: 1733517307.618474
[12/06 15:35:07   1684s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:3539.2M, EPOCH TIME: 1733517307.618886
[12/06 15:35:07   1684s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3539.2MB).
[12/06 15:35:07   1684s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.220, REAL:0.221, MEM:3539.2M, EPOCH TIME: 1733517307.647234
[12/06 15:35:07   1684s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.220, REAL:0.221, MEM:3539.2M, EPOCH TIME: 1733517307.647263
[12/06 15:35:07   1684s] TDRefine: refinePlace mode is spiral
[12/06 15:35:07   1684s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1664445.5
[12/06 15:35:07   1684s] OPERPROF: Starting RefinePlace at level 1, MEM:3539.2M, EPOCH TIME: 1733517307.647345
[12/06 15:35:07   1684s] *** Starting refinePlace (0:28:04 mem=3539.2M) ***
[12/06 15:35:07   1684s] Total net bbox length = 4.962e+06 (2.586e+06 2.375e+06) (ext = 1.708e+04)
[12/06 15:35:07   1684s] 
[12/06 15:35:07   1684s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/06 15:35:07   1684s] Info: 1759 insts are soft-fixed.
[12/06 15:35:07   1684s] Move report: Pre Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/06 15:35:07   1684s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/06 15:35:07   1684s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/06 15:35:07   1684s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/06 15:35:07   1684s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/06 15:35:07   1684s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3539.2M, EPOCH TIME: 1733517307.858146
[12/06 15:35:07   1684s] Starting refinePlace ...
[12/06 15:35:07   1684s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/06 15:35:07   1684s] One DDP V2 for no tweak run.
[12/06 15:35:07   1684s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/06 15:35:08   1684s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:3539.2M, EPOCH TIME: 1733517308.151097
[12/06 15:35:08   1684s] DDP initSite1 nrRow 831 nrJob 831
[12/06 15:35:08   1684s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:3539.2M, EPOCH TIME: 1733517308.151192
[12/06 15:35:08   1684s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.012, REAL:0.012, MEM:3539.2M, EPOCH TIME: 1733517308.163500
[12/06 15:35:08   1684s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:3539.2M, EPOCH TIME: 1733517308.163532
[12/06 15:35:08   1684s] DDP markSite nrRow 831 nrJob 831
[12/06 15:35:08   1684s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.020, REAL:0.020, MEM:3539.2M, EPOCH TIME: 1733517308.183355
[12/06 15:35:08   1684s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.032, REAL:0.032, MEM:3539.2M, EPOCH TIME: 1733517308.183451
[12/06 15:35:08   1684s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:3539.2M, EPOCH TIME: 1733517308.243765
[12/06 15:35:08   1684s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:3539.2M, EPOCH TIME: 1733517308.243840
[12/06 15:35:08   1684s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.053, REAL:0.053, MEM:3539.2M, EPOCH TIME: 1733517308.296558
[12/06 15:35:08   1684s] ** Cut row section cpu time 0:00:00.0.
[12/06 15:35:08   1684s]  ** Cut row section real time 0:00:00.0.
[12/06 15:35:08   1684s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.053, REAL:0.053, MEM:3539.2M, EPOCH TIME: 1733517308.297026
[12/06 15:35:08   1684s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:3539.2M, EPOCH TIME: 1733517308.375590
[12/06 15:35:08   1684s] OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.000, MEM:3539.2M, EPOCH TIME: 1733517308.375866
[12/06 15:35:08   1684s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:3539.2M, EPOCH TIME: 1733517308.389611
[12/06 15:35:08   1684s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:3539.2M, EPOCH TIME: 1733517308.389680
[12/06 15:35:08   1685s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.099, REAL:0.100, MEM:3539.2M, EPOCH TIME: 1733517308.489263
[12/06 15:35:08   1685s] ** Cut row section cpu time 0:00:00.1.
[12/06 15:35:08   1685s]  ** Cut row section real time 0:00:00.0.
[12/06 15:35:08   1685s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.101, REAL:0.101, MEM:3539.2M, EPOCH TIME: 1733517308.491062
[12/06 15:35:10   1687s]   Spread Effort: high, standalone mode, useDDP on.
[12/06 15:35:10   1687s] [CPU] RefinePlace/preRPlace (cpu=0:00:02.7, real=0:00:03.0, mem=3539.2MB) @(0:28:04 - 0:28:07).
[12/06 15:35:10   1687s] Move report: preRPlace moves 65861 insts, mean move: 1.18 um, max move: 14.60 um 
[12/06 15:35:10   1687s] 	Max move on inst (ys[0].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg[7][33]): (1044.80, 209.00) --> (1039.20, 200.00)
[12/06 15:35:10   1687s] 	Length: 26 sites, height: 1 rows, site name: core, cell type: EDFQD1
[12/06 15:35:10   1687s] wireLenOptFixPriorityInst 58160 inst fixed
[12/06 15:35:10   1687s] 
[12/06 15:35:10   1687s] Running Spiral with 1 thread in Normal Mode  fetchWidth=1024 
[12/06 15:35:15   1691s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7ff4581f0e08.
[12/06 15:35:15   1691s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 15:35:15   1691s] Move report: legalization moves 1551 insts, mean move: 5.88 um, max move: 105.00 um spiral
[12/06 15:35:15   1691s] 	Max move on inst (ys[2].xs[3].msg_txrx[24].south_tx): (604.00, 1442.89) --> (502.60, 1446.50)
[12/06 15:35:15   1691s] [CPU] RefinePlace/Spiral (cpu=0:00:01.9, real=0:00:03.0)
[12/06 15:35:15   1691s] [CPU] RefinePlace/Commit (cpu=0:00:02.5, real=0:00:02.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:02.4, real=0:00:02.0), leftOver(cpu=0:00:00.1, real=0:00:00.0)
[12/06 15:35:15   1691s] [CPU] RefinePlace/Legalization (cpu=0:00:04.7, real=0:00:05.0, mem=3523.2MB) @(0:28:07 - 0:28:12).
[12/06 15:35:15   1691s] Move report: Detail placement moves 66409 insts, mean move: 1.30 um, max move: 105.00 um 
[12/06 15:35:15   1691s] 	Max move on inst (ys[2].xs[3].msg_txrx[24].south_tx): (604.00, 1442.89) --> (502.60, 1446.50)
[12/06 15:35:15   1691s] 	Runtime: CPU: 0:00:07.5 REAL: 0:00:08.0 MEM: 3523.2MB
[12/06 15:35:15   1691s] Statistics of distance of Instance movement in refine placement:
[12/06 15:35:15   1691s]   maximum (X+Y) =       105.00 um
[12/06 15:35:15   1691s]   inst (ys[2].xs[3].msg_txrx[24].south_tx) with max move: (604, 1442.89) -> (502.6, 1446.5)
[12/06 15:35:15   1691s]   mean    (X+Y) =         1.30 um
[12/06 15:35:15   1691s] Summary Report:
[12/06 15:35:15   1691s] Instances move: 66409 (out of 108304 movable)
[12/06 15:35:15   1691s] Instances flipped: 0
[12/06 15:35:15   1691s] Mean displacement: 1.30 um
[12/06 15:35:15   1691s] Max displacement: 105.00 um (Instance: ys[2].xs[3].msg_txrx[24].south_tx) (604, 1442.89) -> (502.6, 1446.5)
[12/06 15:35:15   1691s] 	Length: 36 sites, height: 3 rows, site name: core, cell type: low_swing_tx
[12/06 15:35:15   1691s] 	Violation at original loc: Placement Blockage Violation
[12/06 15:35:15   1691s] Total instances moved : 66409
[12/06 15:35:15   1691s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:7.562, REAL:7.587, MEM:3523.2M, EPOCH TIME: 1733517315.444918
[12/06 15:35:15   1692s] Total net bbox length = 5.003e+06 (2.613e+06 2.390e+06) (ext = 1.708e+04)
[12/06 15:35:15   1692s] Runtime: CPU: 0:00:07.8 REAL: 0:00:08.0 MEM: 3523.2MB
[12/06 15:35:15   1692s] [CPU] RefinePlace/total (cpu=0:00:07.8, real=0:00:08.0, mem=3523.2MB) @(0:28:04 - 0:28:12).
[12/06 15:35:15   1692s] *** Finished refinePlace (0:28:12 mem=3523.2M) ***
[12/06 15:35:15   1692s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1664445.5
[12/06 15:35:15   1692s] OPERPROF: Finished RefinePlace at level 1, CPU:7.818, REAL:7.843, MEM:3523.2M, EPOCH TIME: 1733517315.490301
[12/06 15:35:15   1692s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3523.2M, EPOCH TIME: 1733517315.490339
[12/06 15:35:15   1692s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:111408).
[12/06 15:35:15   1692s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 15:35:15   1692s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 15:35:15   1692s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 15:35:15   1692s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.306, REAL:0.306, MEM:3474.2M, EPOCH TIME: 1733517315.796754
[12/06 15:35:15   1692s]   ClockRefiner summary
[12/06 15:35:15   1692s]   All clock instances: Moved 37122, flipped 6545 and cell swapped 0 (out of a total of 59919).
[12/06 15:35:15   1692s]   The largest move was 31.2 um for ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg[9][4].
[12/06 15:35:15   1692s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 1759).
[12/06 15:35:15   1692s]   Clock sinks: Moved 37122, flipped 6545 and cell swapped 0 (out of a total of 58160).
[12/06 15:35:15   1692s]   The largest move was 31.2 um for ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg[9][4].
[12/06 15:35:15   1692s]   Restoring pStatusCts on 1759 clock instances.
[12/06 15:35:15   1692s]   Revert refine place priority changes on 0 instances.
[12/06 15:35:15   1692s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:08.4 real=0:00:08.4)
[12/06 15:35:15   1692s]   CCOpt::Phase::eGRPC done. (took cpu=0:00:31.2 real=0:00:31.2)
[12/06 15:35:15   1692s]   CCOpt::Phase::Routing...
[12/06 15:35:16   1692s]   Clock implementation routing...
[12/06 15:35:16   1692s]     Leaving CCOpt scope - Routing Tools...
[12/06 15:35:16   1692s] Net route status summary:
[12/06 15:35:16   1692s]   Clock:      1760 (unrouted=0, trialRouted=0, noStatus=0, routed=1760, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/06 15:35:16   1692s]   Non-clock: 132269 (unrouted=24387, trialRouted=107882, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=24386, (crossesIlmBoundary AND tooFewTerms=0)])
[12/06 15:35:17   1694s]     Routing using eGR in eGR->NR Step...
[12/06 15:35:17   1694s]       Early Global Route - eGR->Nr High Frequency step...
[12/06 15:35:17   1694s] (ccopt eGR): There are 1760 nets to be routed. 0 nets have skip routing designation.
[12/06 15:35:17   1694s] (ccopt eGR): There are 1760 nets for routing of which 1760 have one or more fixed wires.
[12/06 15:35:17   1694s] (ccopt eGR): Start to route 1760 all nets
[12/06 15:35:17   1694s] [PSP]    Started Early Global Route kernel ( Curr Mem: 3479.10 MB )
[12/06 15:35:17   1694s] (I)      ==================== Layers =====================
[12/06 15:35:17   1694s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 15:35:17   1694s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/06 15:35:17   1694s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 15:35:17   1694s] (I)      |  33 |  0 |      CO |     cut |      1 |       |
[12/06 15:35:17   1694s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/06 15:35:17   1694s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/06 15:35:17   1694s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/06 15:35:17   1694s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/06 15:35:17   1694s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/06 15:35:17   1694s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/06 15:35:17   1694s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/06 15:35:17   1694s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/06 15:35:17   1694s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/06 15:35:17   1694s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/06 15:35:17   1694s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/06 15:35:17   1694s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/06 15:35:17   1694s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/06 15:35:17   1694s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/06 15:35:17   1694s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/06 15:35:17   1694s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/06 15:35:17   1694s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/06 15:35:17   1694s] (I)      |  42 |  9 |      RV |     cut |      1 |       |
[12/06 15:35:17   1694s] (I)      |  10 | 10 |      AP |    wire |      1 |       |
[12/06 15:35:17   1694s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 15:35:17   1694s] (I)      |   0 |  0 |      PO |   other |        |    MS |
[12/06 15:35:17   1694s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[12/06 15:35:17   1694s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 15:35:17   1694s] (I)      Started Import and model ( Curr Mem: 3479.10 MB )
[12/06 15:35:17   1694s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/06 15:35:18   1694s] (I)      == Non-default Options ==
[12/06 15:35:18   1694s] (I)      Clean congestion better                            : true
[12/06 15:35:18   1694s] (I)      Estimate vias on DPT layer                         : true
[12/06 15:35:18   1694s] (I)      Clean congestion layer assignment rounds           : 3
[12/06 15:35:18   1694s] (I)      Layer constraints as soft constraints              : true
[12/06 15:35:18   1694s] (I)      Soft top layer                                     : true
[12/06 15:35:18   1694s] (I)      Skip prospective layer relax nets                  : true
[12/06 15:35:18   1694s] (I)      Better NDR handling                                : true
[12/06 15:35:18   1694s] (I)      Improved NDR modeling in LA                        : true
[12/06 15:35:18   1694s] (I)      Routing cost fix for NDR handling                  : true
[12/06 15:35:18   1694s] (I)      Block tracks for preroutes                         : true
[12/06 15:35:18   1694s] (I)      Assign IRoute by net group key                     : true
[12/06 15:35:18   1694s] (I)      Block unroutable channels                          : true
[12/06 15:35:18   1694s] (I)      Block unroutable channels 3D                       : true
[12/06 15:35:18   1694s] (I)      Bound layer relaxed segment wl                     : true
[12/06 15:35:18   1694s] (I)      Blocked pin reach length threshold                 : 2
[12/06 15:35:18   1694s] (I)      Check blockage within NDR space in TA              : true
[12/06 15:35:18   1694s] (I)      Skip must join for term with via pillar            : true
[12/06 15:35:18   1694s] (I)      Model find APA for IO pin                          : true
[12/06 15:35:18   1694s] (I)      On pin location for off pin term                   : true
[12/06 15:35:18   1694s] (I)      Handle EOL spacing                                 : true
[12/06 15:35:18   1694s] (I)      Merge PG vias by gap                               : true
[12/06 15:35:18   1694s] (I)      Maximum routing layer                              : 10
[12/06 15:35:18   1694s] (I)      Route selected nets only                           : true
[12/06 15:35:18   1694s] (I)      Refine MST                                         : true
[12/06 15:35:18   1694s] (I)      Honor PRL                                          : true
[12/06 15:35:18   1694s] (I)      Strong congestion aware                            : true
[12/06 15:35:18   1694s] (I)      Improved initial location for IRoutes              : true
[12/06 15:35:18   1694s] (I)      Multi panel TA                                     : true
[12/06 15:35:18   1694s] (I)      Penalize wire overlap                              : true
[12/06 15:35:18   1694s] (I)      Expand small instance blockage                     : true
[12/06 15:35:18   1694s] (I)      Reduce via in TA                                   : true
[12/06 15:35:18   1694s] (I)      SS-aware routing                                   : true
[12/06 15:35:18   1694s] (I)      Improve tree edge sharing                          : true
[12/06 15:35:18   1694s] (I)      Improve 2D via estimation                          : true
[12/06 15:35:18   1694s] (I)      Refine Steiner tree                                : true
[12/06 15:35:18   1694s] (I)      Build spine tree                                   : true
[12/06 15:35:18   1694s] (I)      Model pass through capacity                        : true
[12/06 15:35:18   1694s] (I)      Extend blockages by a half GCell                   : true
[12/06 15:35:18   1694s] (I)      Consider pin shapes                                : true
[12/06 15:35:18   1694s] (I)      Consider pin shapes for all nodes                  : true
[12/06 15:35:18   1694s] (I)      Consider NR APA                                    : true
[12/06 15:35:18   1694s] (I)      Consider IO pin shape                              : true
[12/06 15:35:18   1694s] (I)      Fix pin connection bug                             : true
[12/06 15:35:18   1694s] (I)      Consider layer RC for local wires                  : true
[12/06 15:35:18   1694s] (I)      Route to clock mesh pin                            : true
[12/06 15:35:18   1694s] (I)      LA-aware pin escape length                         : 2
[12/06 15:35:18   1694s] (I)      Connect multiple ports                             : true
[12/06 15:35:18   1694s] (I)      Split for must join                                : true
[12/06 15:35:18   1694s] (I)      Number of threads                                  : 1
[12/06 15:35:18   1694s] (I)      Routing effort level                               : 10000
[12/06 15:35:18   1694s] (I)      Prefer layer length threshold                      : 8
[12/06 15:35:18   1694s] (I)      Overflow penalty cost                              : 10
[12/06 15:35:18   1694s] (I)      A-star cost                                        : 0.300000
[12/06 15:35:18   1694s] (I)      Misalignment cost                                  : 10.000000
[12/06 15:35:18   1694s] (I)      Threshold for short IRoute                         : 6
[12/06 15:35:18   1694s] (I)      Via cost during post routing                       : 1.000000
[12/06 15:35:18   1694s] (I)      Layer congestion ratios                            : { { 1.0 } }
[12/06 15:35:18   1694s] (I)      Source-to-sink ratio                               : 0.300000
[12/06 15:35:18   1694s] (I)      Scenic ratio bound                                 : 3.000000
[12/06 15:35:18   1694s] (I)      Segment layer relax scenic ratio                   : 1.250000
[12/06 15:35:18   1694s] (I)      Source-sink aware LA ratio                         : 0.500000
[12/06 15:35:18   1694s] (I)      PG-aware similar topology routing                  : true
[12/06 15:35:18   1694s] (I)      Maze routing via cost fix                          : true
[12/06 15:35:18   1694s] (I)      Apply PRL on PG terms                              : true
[12/06 15:35:18   1694s] (I)      Apply PRL on obs objects                           : true
[12/06 15:35:18   1694s] (I)      Handle range-type spacing rules                    : true
[12/06 15:35:18   1694s] (I)      PG gap threshold multiplier                        : 10.000000
[12/06 15:35:18   1694s] (I)      Parallel spacing query fix                         : true
[12/06 15:35:18   1694s] (I)      Force source to root IR                            : true
[12/06 15:35:18   1694s] (I)      Layer Weights                                      : L2:4 L3:2.5
[12/06 15:35:18   1694s] (I)      Do not relax to DPT layer                          : true
[12/06 15:35:18   1694s] (I)      No DPT in post routing                             : true
[12/06 15:35:18   1694s] (I)      Modeling PG via merging fix                        : true
[12/06 15:35:18   1694s] (I)      Shield aware TA                                    : true
[12/06 15:35:18   1694s] (I)      Strong shield aware TA                             : true
[12/06 15:35:18   1694s] (I)      Overflow calculation fix in LA                     : true
[12/06 15:35:18   1694s] (I)      Post routing fix                                   : true
[12/06 15:35:18   1694s] (I)      Strong post routing                                : true
[12/06 15:35:18   1694s] (I)      NDR via pillar fix                                 : true
[12/06 15:35:18   1694s] (I)      Violation on path threshold                        : 1
[12/06 15:35:18   1694s] (I)      Pass through capacity modeling                     : true
[12/06 15:35:18   1694s] (I)      Select the non-relaxed segments in post routing stage : true
[12/06 15:35:18   1694s] (I)      Select term pin box for io pin                     : true
[12/06 15:35:18   1694s] (I)      Penalize NDR sharing                               : true
[12/06 15:35:18   1694s] (I)      Enable special modeling                            : false
[12/06 15:35:18   1694s] (I)      Keep fixed segments                                : true
[12/06 15:35:18   1694s] (I)      Reorder net groups by key                          : true
[12/06 15:35:18   1694s] (I)      Increase net scenic ratio                          : true
[12/06 15:35:18   1694s] (I)      Method to set GCell size                           : row
[12/06 15:35:18   1694s] (I)      Connect multiple ports and must join fix           : true
[12/06 15:35:18   1694s] (I)      Avoid high resistance layers                       : true
[12/06 15:35:18   1694s] (I)      Model find APA for IO pin fix                      : true
[12/06 15:35:18   1694s] (I)      Avoid connecting non-metal layers                  : true
[12/06 15:35:18   1694s] (I)      Use track pitch for NDR                            : true
[12/06 15:35:18   1694s] (I)      Enable layer relax to lower layer                  : true
[12/06 15:35:18   1694s] (I)      Enable layer relax to upper layer                  : true
[12/06 15:35:18   1694s] (I)      Top layer relaxation fix                           : true
[12/06 15:35:18   1694s] (I)      Handle non-default track width                     : false
[12/06 15:35:18   1694s] (I)      Counted 1175906 PG shapes. We will not process PG shapes layer by layer.
[12/06 15:35:18   1694s] (I)      Use row-based GCell size
[12/06 15:35:18   1694s] (I)      Use row-based GCell align
[12/06 15:35:18   1694s] (I)      layer 0 area = 168000
[12/06 15:35:18   1694s] (I)      layer 1 area = 208000
[12/06 15:35:18   1694s] (I)      layer 2 area = 208000
[12/06 15:35:18   1694s] (I)      layer 3 area = 208000
[12/06 15:35:18   1694s] (I)      layer 4 area = 208000
[12/06 15:35:18   1694s] (I)      layer 5 area = 208000
[12/06 15:35:18   1694s] (I)      layer 6 area = 208000
[12/06 15:35:18   1694s] (I)      layer 7 area = 2259999
[12/06 15:35:18   1694s] (I)      layer 8 area = 2259999
[12/06 15:35:18   1694s] (I)      layer 9 area = 0
[12/06 15:35:18   1694s] (I)      GCell unit size   : 3600
[12/06 15:35:18   1694s] (I)      GCell multiplier  : 1
[12/06 15:35:18   1694s] (I)      GCell row height  : 3600
[12/06 15:35:18   1694s] (I)      Actual row height : 3600
[12/06 15:35:18   1694s] (I)      GCell align ref   : 4000 4000
[12/06 15:35:18   1694s] [NR-eGR] Track table information for default rule: 
[12/06 15:35:18   1694s] [NR-eGR] M1 has single uniform track structure
[12/06 15:35:18   1694s] [NR-eGR] M2 has single uniform track structure
[12/06 15:35:18   1694s] [NR-eGR] M3 has single uniform track structure
[12/06 15:35:18   1694s] [NR-eGR] M4 has single uniform track structure
[12/06 15:35:18   1694s] [NR-eGR] M5 has single uniform track structure
[12/06 15:35:18   1694s] [NR-eGR] M6 has single uniform track structure
[12/06 15:35:18   1694s] [NR-eGR] M7 has single uniform track structure
[12/06 15:35:18   1694s] [NR-eGR] M8 has single uniform track structure
[12/06 15:35:18   1694s] [NR-eGR] M9 has single uniform track structure
[12/06 15:35:18   1694s] [NR-eGR] AP has single uniform track structure
[12/06 15:35:18   1694s] (I)      ================== Default via ==================
[12/06 15:35:18   1694s] (I)      +---+--------------------+----------------------+
[12/06 15:35:18   1694s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut      |
[12/06 15:35:18   1694s] (I)      +---+--------------------+----------------------+
[12/06 15:35:18   1694s] (I)      | 1 |    3  VIA12_1cut_V |   11  VIA12_2cut_N   |
[12/06 15:35:18   1694s] (I)      | 2 |   18  VIA23_1cut   |   29  VIA23_2cut_N   |
[12/06 15:35:18   1694s] (I)      | 3 |   32  VIA34_1cut   |   42  VIA34_2cut_W   |
[12/06 15:35:18   1694s] (I)      | 4 |   46  VIA45_1cut   |   57  VIA45_2cut_N   |
[12/06 15:35:18   1694s] (I)      | 5 |   60  VIA56_1cut   |   71  VIA56_2cut_N   |
[12/06 15:35:18   1694s] (I)      | 6 |   74  VIA67_1cut   |   85  VIA67_2cut_N   |
[12/06 15:35:18   1694s] (I)      | 7 |   90  VIA78_1cut   |   98  VIA78_2cut_W   |
[12/06 15:35:18   1694s] (I)      | 8 |  102  VIA89_1cut   |  116  VIA89_2stack_N |
[12/06 15:35:18   1694s] (I)      | 9 |  118  VIA9AP_1cut  |  118  VIA9AP_1cut    |
[12/06 15:35:18   1694s] (I)      +---+--------------------+----------------------+
[12/06 15:35:18   1694s] (I)      592 nets have been assigned with the same min and max preferred routing layer. We relaxed the assignment.
[12/06 15:35:18   1695s] [NR-eGR] Read 2209622 PG shapes
[12/06 15:35:18   1695s] [NR-eGR] Read 0 clock shapes
[12/06 15:35:18   1695s] [NR-eGR] Read 0 other shapes
[12/06 15:35:18   1695s] [NR-eGR] #Routing Blockages  : 0
[12/06 15:35:18   1695s] [NR-eGR] #Instance Blockages : 3792
[12/06 15:35:18   1695s] [NR-eGR] #PG Blockages       : 2209622
[12/06 15:35:18   1695s] [NR-eGR] #Halo Blockages     : 0
[12/06 15:35:18   1695s] [NR-eGR] #Boundary Blockages : 0
[12/06 15:35:18   1695s] [NR-eGR] #Clock Blockages    : 0
[12/06 15:35:18   1695s] [NR-eGR] #Other Blockages    : 0
[12/06 15:35:18   1695s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/06 15:35:18   1695s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/06 15:35:18   1695s] [NR-eGR] Read 109642 nets ( ignored 107882 )
[12/06 15:35:18   1695s] [NR-eGR] Connected 0 must-join pins/ports
[12/06 15:35:18   1695s] (I)      early_global_route_priority property id does not exist.
[12/06 15:35:18   1695s] (I)      Read Num Blocks=2218068  Num Prerouted Wires=0  Num CS=0
[12/06 15:35:19   1695s] (I)      Layer 1 (V) : #blockages 4689 : #preroutes 0
[12/06 15:35:19   1695s] (I)      Layer 2 (H) : #blockages 994708 : #preroutes 0
[12/06 15:35:19   1695s] (I)      Layer 3 (V) : #blockages 897 : #preroutes 0
[12/06 15:35:19   1695s] (I)      Layer 4 (H) : #blockages 857772 : #preroutes 0
[12/06 15:35:19   1695s] (I)      Layer 5 (V) : #blockages 360002 : #preroutes 0
[12/06 15:35:19   1696s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[12/06 15:35:19   1696s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[12/06 15:35:19   1696s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[12/06 15:35:19   1696s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[12/06 15:35:19   1696s] (I)      Moved 0 terms for better access 
[12/06 15:35:19   1696s] (I)      Number of ignored nets                =      0
[12/06 15:35:19   1696s] (I)      Number of connected nets              =      0
[12/06 15:35:19   1696s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/06 15:35:19   1696s] (I)      Number of clock nets                  =   1760.  Ignored: No
[12/06 15:35:19   1696s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/06 15:35:19   1696s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/06 15:35:19   1696s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/06 15:35:19   1696s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/06 15:35:19   1696s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/06 15:35:19   1696s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/06 15:35:19   1696s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/06 15:35:19   1696s] [NR-eGR] There are 1760 clock nets ( 1760 with NDR ).
[12/06 15:35:19   1696s] (I)      Ndr track 0 does not exist
[12/06 15:35:19   1696s] (I)      ---------------------Grid Graph Info--------------------
[12/06 15:35:19   1696s] (I)      Routing area        : (0, 0) - (3000000, 3000000)
[12/06 15:35:19   1696s] (I)      Core area           : (4000, 4000) - (2996000, 2996000)
[12/06 15:35:19   1696s] (I)      Site width          :   400  (dbu)
[12/06 15:35:19   1696s] (I)      Row height          :  3600  (dbu)
[12/06 15:35:19   1696s] (I)      GCell row height    :  3600  (dbu)
[12/06 15:35:19   1696s] (I)      GCell width         :  3600  (dbu)
[12/06 15:35:19   1696s] (I)      GCell height        :  3600  (dbu)
[12/06 15:35:19   1696s] (I)      Grid                :   834   834    10
[12/06 15:35:19   1696s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[12/06 15:35:19   1696s] (I)      Vertical capacity   :     0  3600     0  3600     0  3600     0  3600     0  3600
[12/06 15:35:19   1696s] (I)      Horizontal capacity :     0     0  3600     0  3600     0  3600     0  3600     0
[12/06 15:35:19   1696s] (I)      Default wire width  :   180   200   200   200   200   200   200   800   800  6000
[12/06 15:35:19   1696s] (I)      Default wire space  :   180   200   200   200   200   200   200   800   800  4000
[12/06 15:35:19   1696s] (I)      Default wire pitch  :   360   400   400   400   400   400   400  1600  1600 10000
[12/06 15:35:19   1696s] (I)      Default pitch size  :   360   400   400   400   400   400   400  1600  1600 13000
[12/06 15:35:19   1696s] (I)      First track coord   :   400   200   400   200   400   200   400  1000   800 17200
[12/06 15:35:19   1696s] (I)      Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25  0.28
[12/06 15:35:19   1696s] (I)      Total num of tracks :  7499  7500  7499  7500  7499  7500  7499  1875  1875   230
[12/06 15:35:19   1696s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[12/06 15:35:19   1696s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[12/06 15:35:19   1696s] (I)      --------------------------------------------------------
[12/06 15:35:19   1696s] 
[12/06 15:35:19   1696s] [NR-eGR] ============ Routing rule table ============
[12/06 15:35:19   1696s] [NR-eGR] Rule id: 0  Nets: 1760
[12/06 15:35:19   1696s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[12/06 15:35:19   1696s] (I)                    Layer    2    3    4    5    6    7     8     9     10 
[12/06 15:35:19   1696s] (I)                    Pitch  800  800  800  800  800  800  3200  3200  26000 
[12/06 15:35:19   1696s] (I)             #Used tracks    2    2    2    2    2    2     2     2      2 
[12/06 15:35:19   1696s] (I)       #Fully used tracks    1    1    1    1    1    1     1     1      1 
[12/06 15:35:19   1696s] [NR-eGR] ========================================
[12/06 15:35:19   1696s] [NR-eGR] 
[12/06 15:35:19   1696s] (I)      =============== Blocked Tracks ===============
[12/06 15:35:19   1696s] (I)      +-------+---------+----------+---------------+
[12/06 15:35:19   1696s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/06 15:35:19   1696s] (I)      +-------+---------+----------+---------------+
[12/06 15:35:19   1696s] (I)      |     1 |       0 |        0 |         0.00% |
[12/06 15:35:19   1696s] (I)      |     2 | 6255000 |  1778378 |        28.43% |
[12/06 15:35:19   1696s] (I)      |     3 | 6254166 |  2068355 |        33.07% |
[12/06 15:35:19   1696s] (I)      |     4 | 6255000 |  1741376 |        27.84% |
[12/06 15:35:19   1696s] (I)      |     5 | 6254166 |  5146593 |        82.29% |
[12/06 15:35:19   1696s] (I)      |     6 | 6255000 |  4611620 |        73.73% |
[12/06 15:35:19   1696s] (I)      |     7 | 6254166 |        0 |         0.00% |
[12/06 15:35:19   1696s] (I)      |     8 | 1563750 |        0 |         0.00% |
[12/06 15:35:19   1696s] (I)      |     9 | 1563750 |        0 |         0.00% |
[12/06 15:35:19   1696s] (I)      |    10 |  191820 |        0 |         0.00% |
[12/06 15:35:19   1696s] (I)      +-------+---------+----------+---------------+
[12/06 15:35:19   1696s] (I)      Finished Import and model ( CPU: 1.82 sec, Real: 1.82 sec, Curr Mem: 3674.75 MB )
[12/06 15:35:19   1696s] (I)      Reset routing kernel
[12/06 15:35:19   1696s] (I)      Started Global Routing ( Curr Mem: 3674.75 MB )
[12/06 15:35:19   1696s] (I)      totalPins=61678  totalGlobalPin=61489 (99.69%)
[12/06 15:35:20   1696s] (I)      total 2D Cap : 8701514 = (4186228 H, 4515286 V)
[12/06 15:35:20   1696s] [NR-eGR] Layer group 1: route 1760 net(s) in layer range [3, 4]
[12/06 15:35:20   1696s] (I)      
[12/06 15:35:20   1696s] (I)      ============  Phase 1a Route ============
[12/06 15:35:20   1696s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/06 15:35:20   1696s] (I)      Usage: 125503 = (60325 H, 65178 V) = (1.44% H, 1.44% V) = (1.086e+05um H, 1.173e+05um V)
[12/06 15:35:20   1696s] (I)      
[12/06 15:35:20   1696s] (I)      ============  Phase 1b Route ============
[12/06 15:35:20   1696s] (I)      Usage: 125495 = (60325 H, 65170 V) = (1.44% H, 1.44% V) = (1.086e+05um H, 1.173e+05um V)
[12/06 15:35:20   1696s] (I)      Overflow of layer group 1: 0.00% H + 0.03% V. EstWL: 2.258910e+05um
[12/06 15:35:20   1696s] (I)      
[12/06 15:35:20   1696s] (I)      ============  Phase 1c Route ============
[12/06 15:35:20   1696s] (I)      Level2 Grid: 167 x 167
[12/06 15:35:20   1696s] (I)      Usage: 125495 = (60325 H, 65170 V) = (1.44% H, 1.44% V) = (1.086e+05um H, 1.173e+05um V)
[12/06 15:35:20   1696s] (I)      
[12/06 15:35:20   1696s] (I)      ============  Phase 1d Route ============
[12/06 15:35:20   1696s] (I)      Usage: 125706 = (60507 H, 65199 V) = (1.45% H, 1.44% V) = (1.089e+05um H, 1.174e+05um V)
[12/06 15:35:20   1696s] (I)      
[12/06 15:35:20   1696s] (I)      ============  Phase 1e Route ============
[12/06 15:35:20   1696s] (I)      Usage: 125706 = (60507 H, 65199 V) = (1.45% H, 1.44% V) = (1.089e+05um H, 1.174e+05um V)
[12/06 15:35:20   1696s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.262708e+05um
[12/06 15:35:20   1696s] (I)      
[12/06 15:35:20   1696s] (I)      ============  Phase 1f Route ============
[12/06 15:35:20   1696s] (I)      Usage: 125706 = (60507 H, 65199 V) = (1.45% H, 1.44% V) = (1.089e+05um H, 1.174e+05um V)
[12/06 15:35:20   1696s] (I)      
[12/06 15:35:20   1696s] (I)      ============  Phase 1g Route ============
[12/06 15:35:20   1697s] (I)      Usage: 123934 = (59449 H, 64485 V) = (1.42% H, 1.43% V) = (1.070e+05um H, 1.161e+05um V)
[12/06 15:35:20   1697s] (I)      #Nets         : 1760
[12/06 15:35:20   1697s] (I)      #Relaxed nets : 304
[12/06 15:35:20   1697s] (I)      Wire length   : 100693
[12/06 15:35:20   1697s] [NR-eGR] Create a new net group with 304 nets and layer range [3, 6]
[12/06 15:35:20   1697s] (I)      
[12/06 15:35:20   1697s] (I)      ============  Phase 1h Route ============
[12/06 15:35:20   1697s] (I)      Usage: 122554 = (58796 H, 63758 V) = (1.40% H, 1.41% V) = (1.058e+05um H, 1.148e+05um V)
[12/06 15:35:20   1697s] (I)      total 2D Cap : 13591092 = (6092878 H, 7498214 V)
[12/06 15:35:20   1697s] [NR-eGR] Layer group 2: route 304 net(s) in layer range [3, 6]
[12/06 15:35:20   1697s] (I)      
[12/06 15:35:20   1697s] (I)      ============  Phase 1a Route ============
[12/06 15:35:20   1697s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 2
[12/06 15:35:20   1697s] (I)      Usage: 147150 = (70532 H, 76618 V) = (1.16% H, 1.02% V) = (1.270e+05um H, 1.379e+05um V)
[12/06 15:35:20   1697s] (I)      
[12/06 15:35:20   1697s] (I)      ============  Phase 1b Route ============
[12/06 15:35:20   1697s] (I)      Usage: 147149 = (70532 H, 76617 V) = (1.16% H, 1.02% V) = (1.270e+05um H, 1.379e+05um V)
[12/06 15:35:20   1697s] (I)      Overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 2.648682e+05um
[12/06 15:35:20   1697s] (I)      
[12/06 15:35:20   1697s] (I)      ============  Phase 1c Route ============
[12/06 15:35:20   1697s] (I)      Level2 Grid: 167 x 167
[12/06 15:35:20   1697s] (I)      Usage: 147149 = (70532 H, 76617 V) = (1.16% H, 1.02% V) = (1.270e+05um H, 1.379e+05um V)
[12/06 15:35:20   1697s] (I)      
[12/06 15:35:20   1697s] (I)      ============  Phase 1d Route ============
[12/06 15:35:20   1697s] (I)      Usage: 147195 = (70568 H, 76627 V) = (1.16% H, 1.02% V) = (1.270e+05um H, 1.379e+05um V)
[12/06 15:35:20   1697s] (I)      
[12/06 15:35:20   1697s] (I)      ============  Phase 1e Route ============
[12/06 15:35:20   1697s] (I)      Usage: 147195 = (70568 H, 76627 V) = (1.16% H, 1.02% V) = (1.270e+05um H, 1.379e+05um V)
[12/06 15:35:20   1697s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.649510e+05um
[12/06 15:35:20   1697s] (I)      
[12/06 15:35:20   1697s] (I)      ============  Phase 1f Route ============
[12/06 15:35:20   1697s] (I)      Usage: 147196 = (70568 H, 76628 V) = (1.16% H, 1.02% V) = (1.270e+05um H, 1.379e+05um V)
[12/06 15:35:20   1697s] (I)      
[12/06 15:35:20   1697s] (I)      ============  Phase 1g Route ============
[12/06 15:35:20   1697s] (I)      Usage: 145877 = (69842 H, 76035 V) = (1.15% H, 1.01% V) = (1.257e+05um H, 1.369e+05um V)
[12/06 15:35:20   1697s] (I)      #Nets         : 304
[12/06 15:35:20   1697s] (I)      #Relaxed nets : 286
[12/06 15:35:20   1697s] (I)      Wire length   : 1469
[12/06 15:35:20   1697s] [NR-eGR] Create a new net group with 286 nets and layer range [3, 8]
[12/06 15:35:20   1697s] (I)      
[12/06 15:35:20   1697s] (I)      ============  Phase 1h Route ============
[12/06 15:35:20   1697s] (I)      Usage: 144526 = (69190 H, 75336 V) = (1.14% H, 1.00% V) = (1.245e+05um H, 1.356e+05um V)
[12/06 15:35:21   1697s] (I)      total 2D Cap : 21409008 = (12347044 H, 9061964 V)
[12/06 15:35:21   1697s] [NR-eGR] Layer group 3: route 286 net(s) in layer range [3, 8]
[12/06 15:35:21   1697s] (I)      
[12/06 15:35:21   1697s] (I)      ============  Phase 1a Route ============
[12/06 15:35:21   1697s] (I)      Usage: 167645 = (80207 H, 87438 V) = (0.65% H, 0.96% V) = (1.444e+05um H, 1.574e+05um V)
[12/06 15:35:21   1697s] (I)      
[12/06 15:35:21   1697s] (I)      ============  Phase 1b Route ============
[12/06 15:35:21   1697s] (I)      Usage: 167645 = (80207 H, 87438 V) = (0.65% H, 0.96% V) = (1.444e+05um H, 1.574e+05um V)
[12/06 15:35:21   1697s] (I)      Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 3.017610e+05um
[12/06 15:35:21   1697s] (I)      
[12/06 15:35:21   1697s] (I)      ============  Phase 1c Route ============
[12/06 15:35:21   1697s] (I)      Usage: 167645 = (80207 H, 87438 V) = (0.65% H, 0.96% V) = (1.444e+05um H, 1.574e+05um V)
[12/06 15:35:21   1697s] (I)      
[12/06 15:35:21   1697s] (I)      ============  Phase 1d Route ============
[12/06 15:35:21   1697s] (I)      Usage: 167645 = (80207 H, 87438 V) = (0.65% H, 0.96% V) = (1.444e+05um H, 1.574e+05um V)
[12/06 15:35:21   1697s] (I)      
[12/06 15:35:21   1697s] (I)      ============  Phase 1e Route ============
[12/06 15:35:21   1697s] (I)      Usage: 167645 = (80207 H, 87438 V) = (0.65% H, 0.96% V) = (1.444e+05um H, 1.574e+05um V)
[12/06 15:35:21   1697s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 3.017610e+05um
[12/06 15:35:21   1697s] (I)      
[12/06 15:35:21   1697s] (I)      ============  Phase 1f Route ============
[12/06 15:35:21   1697s] (I)      Usage: 167645 = (80207 H, 87438 V) = (0.65% H, 0.96% V) = (1.444e+05um H, 1.574e+05um V)
[12/06 15:35:21   1697s] (I)      
[12/06 15:35:21   1697s] (I)      ============  Phase 1g Route ============
[12/06 15:35:21   1697s] (I)      Usage: 166485 = (79624 H, 86861 V) = (0.64% H, 0.96% V) = (1.433e+05um H, 1.563e+05um V)
[12/06 15:35:21   1697s] (I)      #Nets         : 286
[12/06 15:35:21   1697s] (I)      #Relaxed nets : 261
[12/06 15:35:21   1697s] (I)      Wire length   : 1640
[12/06 15:35:21   1697s] [NR-eGR] Create a new net group with 261 nets and layer range [3, 10]
[12/06 15:35:21   1697s] (I)      
[12/06 15:35:21   1697s] (I)      ============  Phase 1h Route ============
[12/06 15:35:21   1697s] (I)      Usage: 165247 = (79020 H, 86227 V) = (0.64% H, 0.95% V) = (1.422e+05um H, 1.552e+05um V)
[12/06 15:35:21   1697s] (I)      total 2D Cap : 23164578 = (13910794 H, 9253784 V)
[12/06 15:35:21   1697s] [NR-eGR] Layer group 4: route 261 net(s) in layer range [3, 10]
[12/06 15:35:21   1697s] (I)      
[12/06 15:35:21   1697s] (I)      ============  Phase 1a Route ============
[12/06 15:35:21   1697s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/06 15:35:21   1697s] (I)      Usage: 186720 = (89266 H, 97454 V) = (0.64% H, 1.05% V) = (1.607e+05um H, 1.754e+05um V)
[12/06 15:35:21   1697s] (I)      
[12/06 15:35:21   1697s] (I)      ============  Phase 1b Route ============
[12/06 15:35:21   1697s] (I)      Usage: 186720 = (89266 H, 97454 V) = (0.64% H, 1.05% V) = (1.607e+05um H, 1.754e+05um V)
[12/06 15:35:21   1697s] (I)      Overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 3.360960e+05um
[12/06 15:35:21   1697s] (I)      
[12/06 15:35:21   1697s] (I)      ============  Phase 1c Route ============
[12/06 15:35:21   1697s] (I)      Level2 Grid: 167 x 167
[12/06 15:35:21   1697s] (I)      Usage: 186720 = (89266 H, 97454 V) = (0.64% H, 1.05% V) = (1.607e+05um H, 1.754e+05um V)
[12/06 15:35:21   1697s] (I)      
[12/06 15:35:21   1697s] (I)      ============  Phase 1d Route ============
[12/06 15:35:21   1697s] (I)      Usage: 186720 = (89266 H, 97454 V) = (0.64% H, 1.05% V) = (1.607e+05um H, 1.754e+05um V)
[12/06 15:35:21   1697s] (I)      
[12/06 15:35:21   1697s] (I)      ============  Phase 1e Route ============
[12/06 15:35:21   1697s] (I)      Usage: 186720 = (89266 H, 97454 V) = (0.64% H, 1.05% V) = (1.607e+05um H, 1.754e+05um V)
[12/06 15:35:21   1697s] [NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 3.360960e+05um
[12/06 15:35:21   1697s] (I)      
[12/06 15:35:21   1697s] (I)      ============  Phase 1f Route ============
[12/06 15:35:21   1697s] (I)      Usage: 186720 = (89266 H, 97454 V) = (0.64% H, 1.05% V) = (1.607e+05um H, 1.754e+05um V)
[12/06 15:35:21   1697s] (I)      
[12/06 15:35:21   1697s] (I)      ============  Phase 1g Route ============
[12/06 15:35:21   1697s] (I)      Usage: 185570 = (88692 H, 96878 V) = (0.64% H, 1.05% V) = (1.596e+05um H, 1.744e+05um V)
[12/06 15:35:21   1697s] (I)      #Nets         : 261
[12/06 15:35:21   1697s] (I)      #Relaxed nets : 245
[12/06 15:35:21   1697s] (I)      Wire length   : 1240
[12/06 15:35:21   1697s] [NR-eGR] Create a new net group with 245 nets and layer range [2, 10]
[12/06 15:35:21   1697s] (I)      
[12/06 15:35:21   1697s] (I)      ============  Phase 1h Route ============
[12/06 15:35:21   1697s] (I)      Usage: 185567 = (88692 H, 96875 V) = (0.64% H, 1.05% V) = (1.596e+05um H, 1.744e+05um V)
[12/06 15:35:21   1698s] (I)      total 2D Cap : 27661546 = (13910794 H, 13750752 V)
[12/06 15:35:21   1698s] [NR-eGR] Layer group 5: route 245 net(s) in layer range [2, 10]
[12/06 15:35:21   1698s] (I)      
[12/06 15:35:21   1698s] (I)      ============  Phase 1a Route ============
[12/06 15:35:21   1698s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 280
[12/06 15:35:21   1698s] (I)      Usage: 225318 = (107704 H, 117614 V) = (0.77% H, 0.86% V) = (1.939e+05um H, 2.117e+05um V)
[12/06 15:35:21   1698s] (I)      
[12/06 15:35:21   1698s] (I)      ============  Phase 1b Route ============
[12/06 15:35:21   1698s] (I)      Usage: 225318 = (107704 H, 117614 V) = (0.77% H, 0.86% V) = (1.939e+05um H, 2.117e+05um V)
[12/06 15:35:21   1698s] (I)      Overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 4.055724e+05um
[12/06 15:35:21   1698s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[12/06 15:35:21   1698s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/06 15:35:21   1698s] (I)      
[12/06 15:35:21   1698s] (I)      ============  Phase 1c Route ============
[12/06 15:35:21   1698s] (I)      Level2 Grid: 167 x 167
[12/06 15:35:21   1698s] (I)      Usage: 225318 = (107704 H, 117614 V) = (0.77% H, 0.86% V) = (1.939e+05um H, 2.117e+05um V)
[12/06 15:35:21   1698s] (I)      
[12/06 15:35:21   1698s] (I)      ============  Phase 1d Route ============
[12/06 15:35:21   1698s] (I)      Usage: 225318 = (107704 H, 117614 V) = (0.77% H, 0.86% V) = (1.939e+05um H, 2.117e+05um V)
[12/06 15:35:21   1698s] (I)      
[12/06 15:35:21   1698s] (I)      ============  Phase 1e Route ============
[12/06 15:35:21   1698s] (I)      Usage: 225318 = (107704 H, 117614 V) = (0.77% H, 0.86% V) = (1.939e+05um H, 2.117e+05um V)
[12/06 15:35:21   1698s] [NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 4.055724e+05um
[12/06 15:35:21   1698s] (I)      
[12/06 15:35:21   1698s] (I)      ============  Phase 1f Route ============
[12/06 15:35:21   1698s] (I)      Usage: 225318 = (107704 H, 117614 V) = (0.77% H, 0.86% V) = (1.939e+05um H, 2.117e+05um V)
[12/06 15:35:21   1698s] (I)      
[12/06 15:35:21   1698s] (I)      ============  Phase 1g Route ============
[12/06 15:35:21   1698s] (I)      Usage: 225245 = (107662 H, 117583 V) = (0.77% H, 0.86% V) = (1.938e+05um H, 2.116e+05um V)
[12/06 15:35:21   1698s] (I)      
[12/06 15:35:21   1698s] (I)      ============  Phase 1h Route ============
[12/06 15:35:21   1698s] (I)      Usage: 225260 = (107670 H, 117590 V) = (0.77% H, 0.86% V) = (1.938e+05um H, 2.117e+05um V)
[12/06 15:35:21   1698s] (I)      
[12/06 15:35:21   1698s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/06 15:35:21   1698s] [NR-eGR]                        OverCon            
[12/06 15:35:21   1698s] [NR-eGR]                         #Gcell     %Gcell
[12/06 15:35:21   1698s] [NR-eGR]        Layer               (1)    OverCon
[12/06 15:35:21   1698s] [NR-eGR] ----------------------------------------------
[12/06 15:35:21   1698s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[12/06 15:35:21   1698s] [NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[12/06 15:35:21   1698s] [NR-eGR]      M3 ( 3)         1( 0.00%)   ( 0.00%) 
[12/06 15:35:21   1698s] [NR-eGR]      M4 ( 4)        25( 0.00%)   ( 0.00%) 
[12/06 15:35:21   1698s] [NR-eGR]      M5 ( 5)         4( 0.00%)   ( 0.00%) 
[12/06 15:35:21   1698s] [NR-eGR]      M6 ( 6)         2( 0.00%)   ( 0.00%) 
[12/06 15:35:21   1698s] [NR-eGR]      M7 ( 7)         0( 0.00%)   ( 0.00%) 
[12/06 15:35:21   1698s] [NR-eGR]      M8 ( 8)         0( 0.00%)   ( 0.00%) 
[12/06 15:35:21   1698s] [NR-eGR]      M9 ( 9)         0( 0.00%)   ( 0.00%) 
[12/06 15:35:21   1698s] [NR-eGR]      AP (10)         0( 0.00%)   ( 0.00%) 
[12/06 15:35:21   1698s] [NR-eGR] ----------------------------------------------
[12/06 15:35:21   1698s] [NR-eGR]        Total        32( 0.00%)   ( 0.00%) 
[12/06 15:35:21   1698s] [NR-eGR] 
[12/06 15:35:21   1698s] (I)      Finished Global Routing ( CPU: 2.03 sec, Real: 2.03 sec, Curr Mem: 3682.75 MB )
[12/06 15:35:21   1698s] (I)      total 2D Cap : 28269814 = (14218329 H, 14051485 V)
[12/06 15:35:21   1698s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/06 15:35:21   1698s] (I)      ============= Track Assignment ============
[12/06 15:35:21   1698s] (I)      Started Track Assignment (1T) ( Curr Mem: 3682.75 MB )
[12/06 15:35:21   1698s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[12/06 15:35:21   1698s] (I)      Run Multi-thread track assignment
[12/06 15:35:22   1699s] (I)      Finished Track Assignment (1T) ( CPU: 0.63 sec, Real: 0.63 sec, Curr Mem: 3682.75 MB )
[12/06 15:35:22   1699s] (I)      Started Export ( Curr Mem: 3682.75 MB )
[12/06 15:35:22   1699s] [NR-eGR]             Length (um)     Vias 
[12/06 15:35:22   1699s] [NR-eGR] ---------------------------------
[12/06 15:35:22   1699s] [NR-eGR]  M1  (1H)             0   466499 
[12/06 15:35:22   1699s] [NR-eGR]  M2  (2V)        915721   693862 
[12/06 15:35:22   1699s] [NR-eGR]  M3  (3H)       1286625   218608 
[12/06 15:35:22   1699s] [NR-eGR]  M4  (4V)       1011116   131505 
[12/06 15:35:22   1699s] [NR-eGR]  M5  (5H)        365230    81662 
[12/06 15:35:22   1699s] [NR-eGR]  M6  (6V)        555448    77468 
[12/06 15:35:22   1699s] [NR-eGR]  M7  (7H)       1416361     8787 
[12/06 15:35:22   1699s] [NR-eGR]  M8  (8V)        486231     1674 
[12/06 15:35:22   1699s] [NR-eGR]  M9  (9H)         98095        0 
[12/06 15:35:22   1699s] [NR-eGR]  AP  (10V)            0        0 
[12/06 15:35:22   1699s] [NR-eGR] ---------------------------------
[12/06 15:35:22   1699s] [NR-eGR]      Total      6134828  1680065 
[12/06 15:35:22   1699s] [NR-eGR] --------------------------------------------------------------------------
[12/06 15:35:22   1699s] [NR-eGR] Total half perimeter of net bounding box: 5002852um
[12/06 15:35:22   1699s] [NR-eGR] Total length: 6134828um, number of vias: 1680065
[12/06 15:35:22   1699s] [NR-eGR] --------------------------------------------------------------------------
[12/06 15:35:22   1699s] [NR-eGR] Total eGR-routed clock nets wire length: 236200um, number of vias: 169869
[12/06 15:35:22   1699s] [NR-eGR] --------------------------------------------------------------------------
[12/06 15:35:22   1699s] [NR-eGR] Report for selected net(s) only.
[12/06 15:35:22   1699s] [NR-eGR]             Length (um)    Vias 
[12/06 15:35:22   1699s] [NR-eGR] --------------------------------
[12/06 15:35:22   1699s] [NR-eGR]  M1  (1H)             0   61678 
[12/06 15:35:22   1699s] [NR-eGR]  M2  (2V)         59121   79974 
[12/06 15:35:22   1699s] [NR-eGR]  M3  (3H)        115623   27848 
[12/06 15:35:22   1699s] [NR-eGR]  M4  (4V)         61045     126 
[12/06 15:35:22   1699s] [NR-eGR]  M5  (5H)            40      91 
[12/06 15:35:22   1699s] [NR-eGR]  M6  (6V)            29      89 
[12/06 15:35:22   1699s] [NR-eGR]  M7  (7H)           180      63 
[12/06 15:35:22   1699s] [NR-eGR]  M8  (8V)           163       0 
[12/06 15:35:22   1699s] [NR-eGR]  M9  (9H)             0       0 
[12/06 15:35:22   1699s] [NR-eGR]  AP  (10V)            0       0 
[12/06 15:35:22   1699s] [NR-eGR] --------------------------------
[12/06 15:35:22   1699s] [NR-eGR]      Total       236200  169869 
[12/06 15:35:22   1699s] [NR-eGR] --------------------------------------------------------------------------
[12/06 15:35:22   1699s] [NR-eGR] Total half perimeter of net bounding box: 105135um
[12/06 15:35:22   1699s] [NR-eGR] Total length: 236200um, number of vias: 169869
[12/06 15:35:22   1699s] [NR-eGR] --------------------------------------------------------------------------
[12/06 15:35:22   1699s] [NR-eGR] Total routed clock nets wire length: 236200um, number of vias: 169869
[12/06 15:35:22   1699s] [NR-eGR] --------------------------------------------------------------------------
[12/06 15:35:23   1699s] (I)      Finished Export ( CPU: 0.53 sec, Real: 0.53 sec, Curr Mem: 3682.75 MB )
[12/06 15:35:23   1699s] [NR-eGR] Finished Early Global Route kernel ( CPU: 5.23 sec, Real: 5.24 sec, Curr Mem: 3516.75 MB )
[12/06 15:35:23   1699s] (I)      ========================================= Runtime Summary =========================================
[12/06 15:35:23   1699s] (I)       Step                                              %        Start       Finish      Real       CPU 
[12/06 15:35:23   1699s] (I)      ---------------------------------------------------------------------------------------------------
[12/06 15:35:23   1699s] (I)       Early Global Route kernel                   100.00%  1305.21 sec  1310.45 sec  5.24 sec  5.23 sec 
[12/06 15:35:23   1699s] (I)       +-Import and model                           34.69%  1305.21 sec  1307.03 sec  1.82 sec  1.82 sec 
[12/06 15:35:23   1699s] (I)       | +-Create place DB                           8.44%  1305.21 sec  1305.65 sec  0.44 sec  0.44 sec 
[12/06 15:35:23   1699s] (I)       | | +-Import place data                       8.44%  1305.21 sec  1305.65 sec  0.44 sec  0.44 sec 
[12/06 15:35:23   1699s] (I)       | | | +-Read instances and placement          1.98%  1305.21 sec  1305.31 sec  0.10 sec  0.10 sec 
[12/06 15:35:23   1699s] (I)       | | | +-Read nets                             6.46%  1305.31 sec  1305.65 sec  0.34 sec  0.34 sec 
[12/06 15:35:23   1699s] (I)       | +-Create route DB                          24.86%  1305.65 sec  1306.95 sec  1.30 sec  1.30 sec 
[12/06 15:35:23   1699s] (I)       | | +-Import route data (1T)                 24.85%  1305.65 sec  1306.95 sec  1.30 sec  1.30 sec 
[12/06 15:35:23   1699s] (I)       | | | +-Read blockages ( Layer 2-10 )         9.53%  1305.69 sec  1306.19 sec  0.50 sec  0.50 sec 
[12/06 15:35:23   1699s] (I)       | | | | +-Read routing blockages              0.00%  1305.69 sec  1305.69 sec  0.00 sec  0.00 sec 
[12/06 15:35:23   1699s] (I)       | | | | +-Read instance blockages             0.35%  1305.69 sec  1305.71 sec  0.02 sec  0.02 sec 
[12/06 15:35:23   1699s] (I)       | | | | +-Read PG blockages                   9.13%  1305.71 sec  1306.19 sec  0.48 sec  0.48 sec 
[12/06 15:35:23   1699s] (I)       | | | | +-Read clock blockages                0.00%  1306.19 sec  1306.19 sec  0.00 sec  0.00 sec 
[12/06 15:35:23   1699s] (I)       | | | | +-Read other blockages                0.00%  1306.19 sec  1306.19 sec  0.00 sec  0.00 sec 
[12/06 15:35:23   1699s] (I)       | | | | +-Read halo blockages                 0.04%  1306.19 sec  1306.19 sec  0.00 sec  0.00 sec 
[12/06 15:35:23   1699s] (I)       | | | | +-Read boundary cut boxes             0.00%  1306.19 sec  1306.19 sec  0.00 sec  0.00 sec 
[12/06 15:35:23   1699s] (I)       | | | +-Read blackboxes                       0.00%  1306.19 sec  1306.19 sec  0.00 sec  0.00 sec 
[12/06 15:35:23   1699s] (I)       | | | +-Read prerouted                        0.76%  1306.19 sec  1306.23 sec  0.04 sec  0.04 sec 
[12/06 15:35:23   1699s] (I)       | | | +-Read unlegalized nets                 0.44%  1306.23 sec  1306.26 sec  0.02 sec  0.02 sec 
[12/06 15:35:23   1699s] (I)       | | | +-Read nets                             0.10%  1306.26 sec  1306.26 sec  0.01 sec  0.01 sec 
[12/06 15:35:23   1699s] (I)       | | | +-Set up via pillars                    0.00%  1306.27 sec  1306.27 sec  0.00 sec  0.00 sec 
[12/06 15:35:23   1699s] (I)       | | | +-Initialize 3D grid graph              0.56%  1306.27 sec  1306.30 sec  0.03 sec  0.03 sec 
[12/06 15:35:23   1699s] (I)       | | | +-Model blockage capacity              11.87%  1306.30 sec  1306.93 sec  0.62 sec  0.62 sec 
[12/06 15:35:23   1699s] (I)       | | | | +-Initialize 3D capacity             11.15%  1306.30 sec  1306.89 sec  0.58 sec  0.58 sec 
[12/06 15:35:23   1699s] (I)       | | | +-Move terms for access (1T)            0.54%  1306.93 sec  1306.95 sec  0.03 sec  0.03 sec 
[12/06 15:35:23   1699s] (I)       | +-Read aux data                             0.00%  1306.95 sec  1306.95 sec  0.00 sec  0.00 sec 
[12/06 15:35:23   1699s] (I)       | +-Others data preparation                   0.05%  1306.95 sec  1306.96 sec  0.00 sec  0.00 sec 
[12/06 15:35:23   1699s] (I)       | +-Create route kernel                       0.98%  1306.96 sec  1307.01 sec  0.05 sec  0.05 sec 
[12/06 15:35:23   1699s] (I)       +-Global Routing                             38.80%  1307.03 sec  1309.06 sec  2.03 sec  2.03 sec 
[12/06 15:35:23   1699s] (I)       | +-Initialization                            0.19%  1307.03 sec  1307.04 sec  0.01 sec  0.01 sec 
[12/06 15:35:23   1699s] (I)       | +-Net group 1                              18.88%  1307.04 sec  1308.03 sec  0.99 sec  0.99 sec 
[12/06 15:35:23   1699s] (I)       | | +-Generate topology                       4.87%  1307.04 sec  1307.29 sec  0.26 sec  0.26 sec 
[12/06 15:35:23   1699s] (I)       | | +-Phase 1a                                1.13%  1307.34 sec  1307.40 sec  0.06 sec  0.06 sec 
[12/06 15:35:23   1699s] (I)       | | | +-Pattern routing (1T)                  0.37%  1307.36 sec  1307.38 sec  0.02 sec  0.02 sec 
[12/06 15:35:23   1699s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.34%  1307.38 sec  1307.40 sec  0.02 sec  0.02 sec 
[12/06 15:35:23   1699s] (I)       | | +-Phase 1b                                0.90%  1307.40 sec  1307.44 sec  0.05 sec  0.05 sec 
[12/06 15:35:23   1699s] (I)       | | | +-Monotonic routing (1T)                0.43%  1307.40 sec  1307.42 sec  0.02 sec  0.02 sec 
[12/06 15:35:23   1699s] (I)       | | +-Phase 1c                                0.27%  1307.44 sec  1307.46 sec  0.01 sec  0.01 sec 
[12/06 15:35:23   1699s] (I)       | | | +-Two level Routing                     0.27%  1307.44 sec  1307.46 sec  0.01 sec  0.01 sec 
[12/06 15:35:23   1699s] (I)       | | | | +-Two Level Routing (Regular)         0.11%  1307.45 sec  1307.46 sec  0.01 sec  0.01 sec 
[12/06 15:35:23   1699s] (I)       | | | | +-Two Level Routing (Strong)          0.07%  1307.46 sec  1307.46 sec  0.00 sec  0.00 sec 
[12/06 15:35:23   1699s] (I)       | | +-Phase 1d                                2.42%  1307.46 sec  1307.59 sec  0.13 sec  0.13 sec 
[12/06 15:35:23   1699s] (I)       | | | +-Detoured routing (1T)                 2.41%  1307.46 sec  1307.59 sec  0.13 sec  0.13 sec 
[12/06 15:35:23   1699s] (I)       | | +-Phase 1e                                0.04%  1307.59 sec  1307.59 sec  0.00 sec  0.00 sec 
[12/06 15:35:23   1699s] (I)       | | | +-Route legalization                    0.00%  1307.59 sec  1307.59 sec  0.00 sec  0.00 sec 
[12/06 15:35:23   1699s] (I)       | | +-Phase 1f                                1.43%  1307.59 sec  1307.66 sec  0.08 sec  0.08 sec 
[12/06 15:35:23   1699s] (I)       | | | +-Congestion clean                      1.43%  1307.59 sec  1307.66 sec  0.08 sec  0.07 sec 
[12/06 15:35:23   1699s] (I)       | | +-Phase 1g                                2.34%  1307.66 sec  1307.79 sec  0.12 sec  0.12 sec 
[12/06 15:35:23   1699s] (I)       | | | +-Post Routing                          2.33%  1307.66 sec  1307.79 sec  0.12 sec  0.12 sec 
[12/06 15:35:23   1699s] (I)       | | +-Phase 1h                                1.97%  1307.81 sec  1307.91 sec  0.10 sec  0.10 sec 
[12/06 15:35:23   1699s] (I)       | | | +-Post Routing                          1.95%  1307.81 sec  1307.91 sec  0.10 sec  0.10 sec 
[12/06 15:35:23   1699s] (I)       | | +-Layer assignment (1T)                   2.05%  1307.91 sec  1308.02 sec  0.11 sec  0.11 sec 
[12/06 15:35:23   1699s] (I)       | +-Net group 2                               5.12%  1308.03 sec  1308.30 sec  0.27 sec  0.27 sec 
[12/06 15:35:23   1699s] (I)       | | +-Generate topology                       1.15%  1308.03 sec  1308.09 sec  0.06 sec  0.06 sec 
[12/06 15:35:23   1699s] (I)       | | +-Phase 1a                                0.38%  1308.15 sec  1308.17 sec  0.02 sec  0.02 sec 
[12/06 15:35:23   1699s] (I)       | | | +-Pattern routing (1T)                  0.12%  1308.15 sec  1308.16 sec  0.01 sec  0.01 sec 
[12/06 15:35:23   1699s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.17%  1308.16 sec  1308.17 sec  0.01 sec  0.01 sec 
[12/06 15:35:23   1699s] (I)       | | +-Phase 1b                                0.24%  1308.17 sec  1308.18 sec  0.01 sec  0.01 sec 
[12/06 15:35:23   1699s] (I)       | | | +-Monotonic routing (1T)                0.11%  1308.17 sec  1308.17 sec  0.01 sec  0.01 sec 
[12/06 15:35:23   1699s] (I)       | | +-Phase 1c                                0.22%  1308.18 sec  1308.19 sec  0.01 sec  0.01 sec 
[12/06 15:35:23   1699s] (I)       | | | +-Two level Routing                     0.21%  1308.18 sec  1308.19 sec  0.01 sec  0.01 sec 
[12/06 15:35:23   1699s] (I)       | | | | +-Two Level Routing (Regular)         0.06%  1308.18 sec  1308.19 sec  0.00 sec  0.00 sec 
[12/06 15:35:23   1699s] (I)       | | | | +-Two Level Routing (Strong)          0.06%  1308.19 sec  1308.19 sec  0.00 sec  0.00 sec 
[12/06 15:35:23   1699s] (I)       | | +-Phase 1d                                1.12%  1308.19 sec  1308.25 sec  0.06 sec  0.06 sec 
[12/06 15:35:23   1699s] (I)       | | | +-Detoured routing (1T)                 1.12%  1308.19 sec  1308.25 sec  0.06 sec  0.06 sec 
[12/06 15:35:23   1699s] (I)       | | +-Phase 1e                                0.04%  1308.25 sec  1308.25 sec  0.00 sec  0.00 sec 
[12/06 15:35:23   1699s] (I)       | | | +-Route legalization                    0.00%  1308.25 sec  1308.25 sec  0.00 sec  0.00 sec 
[12/06 15:35:23   1699s] (I)       | | +-Phase 1f                                0.11%  1308.25 sec  1308.26 sec  0.01 sec  0.01 sec 
[12/06 15:35:23   1699s] (I)       | | | +-Congestion clean                      0.11%  1308.25 sec  1308.26 sec  0.01 sec  0.01 sec 
[12/06 15:35:23   1699s] (I)       | | +-Phase 1g                                0.41%  1308.26 sec  1308.28 sec  0.02 sec  0.02 sec 
[12/06 15:35:23   1699s] (I)       | | | +-Post Routing                          0.41%  1308.26 sec  1308.28 sec  0.02 sec  0.02 sec 
[12/06 15:35:23   1699s] (I)       | | +-Phase 1h                                0.08%  1308.28 sec  1308.29 sec  0.00 sec  0.00 sec 
[12/06 15:35:23   1699s] (I)       | | | +-Post Routing                          0.08%  1308.28 sec  1308.29 sec  0.00 sec  0.00 sec 
[12/06 15:35:23   1699s] (I)       | | +-Layer assignment (1T)                   0.18%  1308.29 sec  1308.30 sec  0.01 sec  0.01 sec 
[12/06 15:35:23   1699s] (I)       | +-Net group 3                               3.56%  1308.30 sec  1308.48 sec  0.19 sec  0.19 sec 
[12/06 15:35:23   1699s] (I)       | | +-Generate topology                       1.02%  1308.30 sec  1308.35 sec  0.05 sec  0.05 sec 
[12/06 15:35:23   1699s] (I)       | | +-Phase 1a                                0.17%  1308.43 sec  1308.44 sec  0.01 sec  0.01 sec 
[12/06 15:35:23   1699s] (I)       | | | +-Pattern routing (1T)                  0.10%  1308.43 sec  1308.44 sec  0.01 sec  0.01 sec 
[12/06 15:35:23   1699s] (I)       | | +-Phase 1b                                0.11%  1308.44 sec  1308.44 sec  0.01 sec  0.01 sec 
[12/06 15:35:23   1699s] (I)       | | +-Phase 1c                                0.00%  1308.44 sec  1308.44 sec  0.00 sec  0.00 sec 
[12/06 15:35:23   1699s] (I)       | | +-Phase 1d                                0.00%  1308.44 sec  1308.44 sec  0.00 sec  0.00 sec 
[12/06 15:35:23   1699s] (I)       | | +-Phase 1e                                0.04%  1308.44 sec  1308.44 sec  0.00 sec  0.00 sec 
[12/06 15:35:23   1699s] (I)       | | | +-Route legalization                    0.00%  1308.44 sec  1308.44 sec  0.00 sec  0.00 sec 
[12/06 15:35:23   1699s] (I)       | | +-Phase 1f                                0.00%  1308.44 sec  1308.44 sec  0.00 sec  0.00 sec 
[12/06 15:35:23   1699s] (I)       | | +-Phase 1g                                0.44%  1308.44 sec  1308.47 sec  0.02 sec  0.02 sec 
[12/06 15:35:23   1699s] (I)       | | | +-Post Routing                          0.44%  1308.44 sec  1308.47 sec  0.02 sec  0.02 sec 
[12/06 15:35:23   1699s] (I)       | | +-Phase 1h                                0.09%  1308.47 sec  1308.47 sec  0.00 sec  0.00 sec 
[12/06 15:35:23   1699s] (I)       | | | +-Post Routing                          0.08%  1308.47 sec  1308.47 sec  0.00 sec  0.00 sec 
[12/06 15:35:23   1699s] (I)       | | +-Layer assignment (1T)                   0.17%  1308.47 sec  1308.48 sec  0.01 sec  0.01 sec 
[12/06 15:35:23   1699s] (I)       | +-Net group 4                               4.56%  1308.48 sec  1308.72 sec  0.24 sec  0.24 sec 
[12/06 15:35:23   1699s] (I)       | | +-Generate topology                       0.97%  1308.48 sec  1308.53 sec  0.05 sec  0.05 sec 
[12/06 15:35:23   1699s] (I)       | | +-Phase 1a                                0.33%  1308.63 sec  1308.65 sec  0.02 sec  0.02 sec 
[12/06 15:35:23   1699s] (I)       | | | +-Pattern routing (1T)                  0.10%  1308.63 sec  1308.64 sec  0.01 sec  0.01 sec 
[12/06 15:35:23   1699s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.16%  1308.64 sec  1308.65 sec  0.01 sec  0.01 sec 
[12/06 15:35:23   1699s] (I)       | | +-Phase 1b                                0.21%  1308.65 sec  1308.66 sec  0.01 sec  0.01 sec 
[12/06 15:35:23   1699s] (I)       | | | +-Monotonic routing (1T)                0.10%  1308.65 sec  1308.65 sec  0.01 sec  0.01 sec 
[12/06 15:35:23   1699s] (I)       | | +-Phase 1c                                0.21%  1308.66 sec  1308.67 sec  0.01 sec  0.01 sec 
[12/06 15:35:23   1699s] (I)       | | | +-Two level Routing                     0.21%  1308.66 sec  1308.67 sec  0.01 sec  0.01 sec 
[12/06 15:35:23   1699s] (I)       | | | | +-Two Level Routing (Regular)         0.06%  1308.66 sec  1308.67 sec  0.00 sec  0.00 sec 
[12/06 15:35:23   1699s] (I)       | | | | +-Two Level Routing (Strong)          0.06%  1308.67 sec  1308.67 sec  0.00 sec  0.00 sec 
[12/06 15:35:23   1699s] (I)       | | +-Phase 1d                                0.11%  1308.67 sec  1308.68 sec  0.01 sec  0.01 sec 
[12/06 15:35:23   1699s] (I)       | | | +-Detoured routing (1T)                 0.11%  1308.67 sec  1308.68 sec  0.01 sec  0.01 sec 
[12/06 15:35:23   1699s] (I)       | | +-Phase 1e                                0.04%  1308.68 sec  1308.68 sec  0.00 sec  0.00 sec 
[12/06 15:35:23   1699s] (I)       | | | +-Route legalization                    0.00%  1308.68 sec  1308.68 sec  0.00 sec  0.00 sec 
[12/06 15:35:23   1699s] (I)       | | +-Phase 1f                                0.10%  1308.68 sec  1308.68 sec  0.01 sec  0.01 sec 
[12/06 15:35:23   1699s] (I)       | | | +-Congestion clean                      0.10%  1308.68 sec  1308.68 sec  0.01 sec  0.01 sec 
[12/06 15:35:23   1699s] (I)       | | +-Phase 1g                                0.42%  1308.68 sec  1308.71 sec  0.02 sec  0.02 sec 
[12/06 15:35:23   1699s] (I)       | | | +-Post Routing                          0.42%  1308.68 sec  1308.71 sec  0.02 sec  0.02 sec 
[12/06 15:35:23   1699s] (I)       | | +-Phase 1h                                0.14%  1308.71 sec  1308.71 sec  0.01 sec  0.01 sec 
[12/06 15:35:23   1699s] (I)       | | | +-Post Routing                          0.14%  1308.71 sec  1308.71 sec  0.01 sec  0.01 sec 
[12/06 15:35:23   1699s] (I)       | | +-Layer assignment (1T)                   0.15%  1308.71 sec  1308.72 sec  0.01 sec  0.01 sec 
[12/06 15:35:23   1699s] (I)       | +-Net group 5                               4.95%  1308.72 sec  1308.98 sec  0.26 sec  0.26 sec 
[12/06 15:35:23   1699s] (I)       | | +-Generate topology                       0.00%  1308.72 sec  1308.72 sec  0.00 sec  0.00 sec 
[12/06 15:35:23   1699s] (I)       | | +-Phase 1a                                0.32%  1308.83 sec  1308.85 sec  0.02 sec  0.02 sec 
[12/06 15:35:23   1699s] (I)       | | | +-Pattern routing (1T)                  0.07%  1308.83 sec  1308.83 sec  0.00 sec  0.00 sec 
[12/06 15:35:23   1699s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.14%  1308.83 sec  1308.84 sec  0.01 sec  0.01 sec 
[12/06 15:35:23   1699s] (I)       | | | +-Add via demand to 2D                  0.09%  1308.84 sec  1308.85 sec  0.00 sec  0.00 sec 
[12/06 15:35:23   1699s] (I)       | | +-Phase 1b                                0.18%  1308.85 sec  1308.86 sec  0.01 sec  0.01 sec 
[12/06 15:35:23   1699s] (I)       | | | +-Monotonic routing (1T)                0.06%  1308.85 sec  1308.85 sec  0.00 sec  0.00 sec 
[12/06 15:35:23   1699s] (I)       | | +-Phase 1c                                0.21%  1308.86 sec  1308.87 sec  0.01 sec  0.01 sec 
[12/06 15:35:23   1699s] (I)       | | | +-Two level Routing                     0.21%  1308.86 sec  1308.87 sec  0.01 sec  0.01 sec 
[12/06 15:35:23   1699s] (I)       | | | | +-Two Level Routing (Regular)         0.06%  1308.86 sec  1308.86 sec  0.00 sec  0.00 sec 
[12/06 15:35:23   1699s] (I)       | | | | +-Two Level Routing (Strong)          0.06%  1308.86 sec  1308.87 sec  0.00 sec  0.00 sec 
[12/06 15:35:23   1699s] (I)       | | +-Phase 1d                                0.07%  1308.87 sec  1308.87 sec  0.00 sec  0.00 sec 
[12/06 15:35:23   1699s] (I)       | | | +-Detoured routing (1T)                 0.07%  1308.87 sec  1308.87 sec  0.00 sec  0.00 sec 
[12/06 15:35:23   1699s] (I)       | | +-Phase 1e                                0.04%  1308.87 sec  1308.87 sec  0.00 sec  0.00 sec 
[12/06 15:35:23   1699s] (I)       | | | +-Route legalization                    0.00%  1308.87 sec  1308.87 sec  0.00 sec  0.00 sec 
[12/06 15:35:23   1699s] (I)       | | +-Phase 1f                                0.06%  1308.87 sec  1308.88 sec  0.00 sec  0.00 sec 
[12/06 15:35:23   1699s] (I)       | | | +-Congestion clean                      0.06%  1308.87 sec  1308.88 sec  0.00 sec  0.00 sec 
[12/06 15:35:23   1699s] (I)       | | +-Phase 1g                                0.15%  1308.88 sec  1308.88 sec  0.01 sec  0.01 sec 
[12/06 15:35:23   1699s] (I)       | | | +-Post Routing                          0.15%  1308.88 sec  1308.88 sec  0.01 sec  0.01 sec 
[12/06 15:35:23   1699s] (I)       | | +-Phase 1h                                0.14%  1308.88 sec  1308.89 sec  0.01 sec  0.01 sec 
[12/06 15:35:23   1699s] (I)       | | | +-Post Routing                          0.14%  1308.88 sec  1308.89 sec  0.01 sec  0.01 sec 
[12/06 15:35:23   1699s] (I)       | | +-Layer assignment (1T)                   0.66%  1308.94 sec  1308.98 sec  0.03 sec  0.03 sec 
[12/06 15:35:23   1699s] (I)       +-Export 3D cong map                          4.00%  1309.06 sec  1309.27 sec  0.21 sec  0.21 sec 
[12/06 15:35:23   1699s] (I)       | +-Export 2D cong map                        0.30%  1309.26 sec  1309.27 sec  0.02 sec  0.02 sec 
[12/06 15:35:23   1699s] (I)       +-Extract Global 3D Wires                     0.03%  1309.27 sec  1309.27 sec  0.00 sec  0.00 sec 
[12/06 15:35:23   1699s] (I)       +-Track Assignment (1T)                      11.96%  1309.27 sec  1309.90 sec  0.63 sec  0.63 sec 
[12/06 15:35:23   1699s] (I)       | +-Initialization                            0.00%  1309.27 sec  1309.27 sec  0.00 sec  0.00 sec 
[12/06 15:35:23   1699s] (I)       | +-Track Assignment Kernel                  11.93%  1309.27 sec  1309.90 sec  0.63 sec  0.62 sec 
[12/06 15:35:23   1699s] (I)       | +-Free Memory                               0.00%  1309.90 sec  1309.90 sec  0.00 sec  0.00 sec 
[12/06 15:35:23   1699s] (I)       +-Export                                     10.13%  1309.90 sec  1310.43 sec  0.53 sec  0.53 sec 
[12/06 15:35:23   1699s] (I)       | +-Export DB wires                           1.30%  1309.90 sec  1309.97 sec  0.07 sec  0.07 sec 
[12/06 15:35:23   1699s] (I)       | | +-Export all nets                         1.00%  1309.91 sec  1309.96 sec  0.05 sec  0.05 sec 
[12/06 15:35:23   1699s] (I)       | | +-Set wire vias                           0.21%  1309.96 sec  1309.97 sec  0.01 sec  0.01 sec 
[12/06 15:35:23   1699s] (I)       | +-Report wirelength                         4.24%  1309.97 sec  1310.19 sec  0.22 sec  0.22 sec 
[12/06 15:35:23   1699s] (I)       | +-Update net boxes                          4.59%  1310.19 sec  1310.43 sec  0.24 sec  0.24 sec 
[12/06 15:35:23   1699s] (I)       | +-Update timing                             0.00%  1310.43 sec  1310.43 sec  0.00 sec  0.00 sec 
[12/06 15:35:23   1699s] (I)       +-Postprocess design                          0.21%  1310.43 sec  1310.44 sec  0.01 sec  0.01 sec 
[12/06 15:35:23   1699s] (I)      ======================= Summary by functions ========================
[12/06 15:35:23   1699s] (I)       Lv  Step                                      %      Real       CPU 
[12/06 15:35:23   1699s] (I)      ---------------------------------------------------------------------
[12/06 15:35:23   1699s] (I)        0  Early Global Route kernel           100.00%  5.24 sec  5.23 sec 
[12/06 15:35:23   1699s] (I)        1  Global Routing                       38.80%  2.03 sec  2.03 sec 
[12/06 15:35:23   1699s] (I)        1  Import and model                     34.69%  1.82 sec  1.82 sec 
[12/06 15:35:23   1699s] (I)        1  Track Assignment (1T)                11.96%  0.63 sec  0.63 sec 
[12/06 15:35:23   1699s] (I)        1  Export                               10.13%  0.53 sec  0.53 sec 
[12/06 15:35:23   1699s] (I)        1  Export 3D cong map                    4.00%  0.21 sec  0.21 sec 
[12/06 15:35:23   1699s] (I)        1  Postprocess design                    0.21%  0.01 sec  0.01 sec 
[12/06 15:35:23   1699s] (I)        1  Extract Global 3D Wires               0.03%  0.00 sec  0.00 sec 
[12/06 15:35:23   1699s] (I)        2  Create route DB                      24.86%  1.30 sec  1.30 sec 
[12/06 15:35:23   1699s] (I)        2  Net group 1                          18.88%  0.99 sec  0.99 sec 
[12/06 15:35:23   1699s] (I)        2  Track Assignment Kernel              11.93%  0.63 sec  0.62 sec 
[12/06 15:35:23   1699s] (I)        2  Create place DB                       8.44%  0.44 sec  0.44 sec 
[12/06 15:35:23   1699s] (I)        2  Net group 2                           5.12%  0.27 sec  0.27 sec 
[12/06 15:35:23   1699s] (I)        2  Net group 5                           4.95%  0.26 sec  0.26 sec 
[12/06 15:35:23   1699s] (I)        2  Update net boxes                      4.59%  0.24 sec  0.24 sec 
[12/06 15:35:23   1699s] (I)        2  Net group 4                           4.56%  0.24 sec  0.24 sec 
[12/06 15:35:23   1699s] (I)        2  Report wirelength                     4.24%  0.22 sec  0.22 sec 
[12/06 15:35:23   1699s] (I)        2  Net group 3                           3.56%  0.19 sec  0.19 sec 
[12/06 15:35:23   1699s] (I)        2  Export DB wires                       1.30%  0.07 sec  0.07 sec 
[12/06 15:35:23   1699s] (I)        2  Create route kernel                   0.98%  0.05 sec  0.05 sec 
[12/06 15:35:23   1699s] (I)        2  Export 2D cong map                    0.30%  0.02 sec  0.02 sec 
[12/06 15:35:23   1699s] (I)        2  Initialization                        0.19%  0.01 sec  0.01 sec 
[12/06 15:35:23   1699s] (I)        2  Others data preparation               0.05%  0.00 sec  0.00 sec 
[12/06 15:35:23   1699s] (I)        2  Free Memory                           0.00%  0.00 sec  0.00 sec 
[12/06 15:35:23   1699s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[12/06 15:35:23   1699s] (I)        2  Update timing                         0.00%  0.00 sec  0.00 sec 
[12/06 15:35:23   1699s] (I)        3  Import route data (1T)               24.85%  1.30 sec  1.30 sec 
[12/06 15:35:23   1699s] (I)        3  Import place data                     8.44%  0.44 sec  0.44 sec 
[12/06 15:35:23   1699s] (I)        3  Generate topology                     8.02%  0.42 sec  0.42 sec 
[12/06 15:35:23   1699s] (I)        3  Phase 1g                              3.76%  0.20 sec  0.20 sec 
[12/06 15:35:23   1699s] (I)        3  Phase 1d                              3.73%  0.20 sec  0.19 sec 
[12/06 15:35:23   1699s] (I)        3  Layer assignment (1T)                 3.20%  0.17 sec  0.17 sec 
[12/06 15:35:23   1699s] (I)        3  Phase 1h                              2.42%  0.13 sec  0.13 sec 
[12/06 15:35:23   1699s] (I)        3  Phase 1a                              2.32%  0.12 sec  0.12 sec 
[12/06 15:35:23   1699s] (I)        3  Phase 1f                              1.71%  0.09 sec  0.09 sec 
[12/06 15:35:23   1699s] (I)        3  Phase 1b                              1.63%  0.09 sec  0.09 sec 
[12/06 15:35:23   1699s] (I)        3  Export all nets                       1.00%  0.05 sec  0.05 sec 
[12/06 15:35:23   1699s] (I)        3  Phase 1c                              0.92%  0.05 sec  0.05 sec 
[12/06 15:35:23   1699s] (I)        3  Set wire vias                         0.21%  0.01 sec  0.01 sec 
[12/06 15:35:23   1699s] (I)        3  Phase 1e                              0.19%  0.01 sec  0.01 sec 
[12/06 15:35:23   1699s] (I)        4  Model blockage capacity              11.87%  0.62 sec  0.62 sec 
[12/06 15:35:23   1699s] (I)        4  Read blockages ( Layer 2-10 )         9.53%  0.50 sec  0.50 sec 
[12/06 15:35:23   1699s] (I)        4  Read nets                             6.56%  0.34 sec  0.34 sec 
[12/06 15:35:23   1699s] (I)        4  Post Routing                          6.14%  0.32 sec  0.32 sec 
[12/06 15:35:23   1699s] (I)        4  Detoured routing (1T)                 3.72%  0.19 sec  0.19 sec 
[12/06 15:35:23   1699s] (I)        4  Read instances and placement          1.98%  0.10 sec  0.10 sec 
[12/06 15:35:23   1699s] (I)        4  Congestion clean                      1.70%  0.09 sec  0.09 sec 
[12/06 15:35:23   1699s] (I)        4  Two level Routing                     0.91%  0.05 sec  0.05 sec 
[12/06 15:35:23   1699s] (I)        4  Pattern Routing Avoiding Blockages    0.80%  0.04 sec  0.04 sec 
[12/06 15:35:23   1699s] (I)        4  Pattern routing (1T)                  0.77%  0.04 sec  0.04 sec 
[12/06 15:35:23   1699s] (I)        4  Read prerouted                        0.76%  0.04 sec  0.04 sec 
[12/06 15:35:23   1699s] (I)        4  Monotonic routing (1T)                0.70%  0.04 sec  0.04 sec 
[12/06 15:35:23   1699s] (I)        4  Initialize 3D grid graph              0.56%  0.03 sec  0.03 sec 
[12/06 15:35:23   1699s] (I)        4  Move terms for access (1T)            0.54%  0.03 sec  0.03 sec 
[12/06 15:35:23   1699s] (I)        4  Read unlegalized nets                 0.44%  0.02 sec  0.02 sec 
[12/06 15:35:23   1699s] (I)        4  Add via demand to 2D                  0.09%  0.00 sec  0.00 sec 
[12/06 15:35:23   1699s] (I)        4  Set up via pillars                    0.00%  0.00 sec  0.00 sec 
[12/06 15:35:23   1699s] (I)        4  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[12/06 15:35:23   1699s] (I)        4  Route legalization                    0.00%  0.00 sec  0.00 sec 
[12/06 15:35:23   1699s] (I)        5  Initialize 3D capacity               11.15%  0.58 sec  0.58 sec 
[12/06 15:35:23   1699s] (I)        5  Read PG blockages                     9.13%  0.48 sec  0.48 sec 
[12/06 15:35:23   1699s] (I)        5  Read instance blockages               0.35%  0.02 sec  0.02 sec 
[12/06 15:35:23   1699s] (I)        5  Two Level Routing (Regular)           0.29%  0.02 sec  0.02 sec 
[12/06 15:35:23   1699s] (I)        5  Two Level Routing (Strong)            0.25%  0.01 sec  0.01 sec 
[12/06 15:35:23   1699s] (I)        5  Read halo blockages                   0.04%  0.00 sec  0.00 sec 
[12/06 15:35:23   1699s] (I)        5  Read clock blockages                  0.00%  0.00 sec  0.00 sec 
[12/06 15:35:23   1699s] (I)        5  Read other blockages                  0.00%  0.00 sec  0.00 sec 
[12/06 15:35:23   1699s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[12/06 15:35:23   1699s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[12/06 15:35:23   1699s]       Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:05.8 real=0:00:05.8)
[12/06 15:35:23   1699s]     Routing using eGR in eGR->NR Step done.
[12/06 15:35:23   1699s]     Routing using NR in eGR->NR Step...
[12/06 15:35:23   1699s] 
[12/06 15:35:23   1699s] CCOPT: Preparing to route 1760 clock nets with NanoRoute.
[12/06 15:35:23   1699s]   All net are default rule.
[12/06 15:35:23   1699s]   Preferred NanoRoute mode settings: Current
[12/06 15:35:23   1699s] **WARN: (IMPTCM-77):	Option "-grouteExpUseNanoRoute2" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[12/06 15:35:23   1699s] **WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[12/06 15:35:23   1699s]       Clock detailed routing...
[12/06 15:35:23   1699s]         NanoRoute...
[12/06 15:35:23   1700s] % Begin globalDetailRoute (date=12/06 15:35:23, mem=3087.7M)
[12/06 15:35:23   1700s] 
[12/06 15:35:23   1700s] globalDetailRoute
[12/06 15:35:23   1700s] 
[12/06 15:35:23   1700s] #Start globalDetailRoute on Fri Dec  6 15:35:23 2024
[12/06 15:35:23   1700s] #
[12/06 15:35:23   1700s] ### Time Record (globalDetailRoute) is installed.
[12/06 15:35:23   1700s] ### Time Record (Pre Callback) is installed.
[12/06 15:35:23   1700s] ### Time Record (Pre Callback) is uninstalled.
[12/06 15:35:23   1700s] ### Time Record (DB Import) is installed.
[12/06 15:35:23   1700s] ### Time Record (Timing Data Generation) is installed.
[12/06 15:35:23   1700s] ### Time Record (Timing Data Generation) is uninstalled.
[12/06 15:35:24   1700s] ### Net info: total nets: 134029
[12/06 15:35:24   1700s] ### Net info: dirty nets: 0
[12/06 15:35:24   1700s] ### Net info: marked as disconnected nets: 0
[12/06 15:35:24   1701s] #num needed restored net=0
[12/06 15:35:24   1701s] #need_extraction net=0 (total=134029)
[12/06 15:35:24   1701s] ### Net info: fully routed nets: 1760
[12/06 15:35:24   1701s] ### Net info: trivial (< 2 pins) nets: 24387
[12/06 15:35:24   1701s] ### Net info: unrouted nets: 107882
[12/06 15:35:24   1701s] ### Net info: re-extraction nets: 0
[12/06 15:35:24   1701s] ### Net info: selected nets: 1760
[12/06 15:35:24   1701s] ### Net info: ignored nets: 0
[12/06 15:35:24   1701s] ### Net info: skip routing nets: 0
[12/06 15:35:25   1702s] ### import design signature (5): route=902233479 fixed_route=1051690536 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1177356749 dirty_area=0 del_dirty_area=0 cell=2106393685 placement=59316545 pin_access=1 inst_pattern=1 via=1358398383 routing_via=1
[12/06 15:35:25   1702s] ### Time Record (DB Import) is uninstalled.
[12/06 15:35:25   1702s] #NanoRoute Version 21.17-s075_1 NR230308-2354/21_17-UB
[12/06 15:35:25   1702s] #
[12/06 15:35:25   1702s] #Wire/Via statistics before line assignment ...
[12/06 15:35:25   1702s] #Total number of nets with non-default rule or having extra spacing = 1760
[12/06 15:35:25   1702s] #Total wire length = 236200 um.
[12/06 15:35:25   1702s] #Total half perimeter of net bounding box = 106936 um.
[12/06 15:35:25   1702s] #Total wire length on LAYER M1 = 0 um.
[12/06 15:35:25   1702s] #Total wire length on LAYER M2 = 59121 um.
[12/06 15:35:25   1702s] #Total wire length on LAYER M3 = 115623 um.
[12/06 15:35:25   1702s] #Total wire length on LAYER M4 = 61045 um.
[12/06 15:35:25   1702s] #Total wire length on LAYER M5 = 40 um.
[12/06 15:35:25   1702s] #Total wire length on LAYER M6 = 29 um.
[12/06 15:35:25   1702s] #Total wire length on LAYER M7 = 180 um.
[12/06 15:35:25   1702s] #Total wire length on LAYER M8 = 163 um.
[12/06 15:35:25   1702s] #Total wire length on LAYER M9 = 0 um.
[12/06 15:35:25   1702s] #Total wire length on LAYER AP = 0 um.
[12/06 15:35:25   1702s] #Total number of vias = 169869
[12/06 15:35:25   1702s] #Up-Via Summary (total 169869):
[12/06 15:35:25   1702s] #           
[12/06 15:35:25   1702s] #-----------------------
[12/06 15:35:25   1702s] # M1              61678
[12/06 15:35:25   1702s] # M2              79974
[12/06 15:35:25   1702s] # M3              27848
[12/06 15:35:25   1702s] # M4                126
[12/06 15:35:25   1702s] # M5                 91
[12/06 15:35:25   1702s] # M6                 89
[12/06 15:35:25   1702s] # M7                 63
[12/06 15:35:25   1702s] #-----------------------
[12/06 15:35:25   1702s] #                169869 
[12/06 15:35:25   1702s] #
[12/06 15:35:25   1702s] ### Time Record (Data Preparation) is installed.
[12/06 15:35:25   1702s] #Start routing data preparation on Fri Dec  6 15:35:25 2024
[12/06 15:35:25   1702s] #
[12/06 15:35:26   1702s] #Minimum voltage of a net in the design = 0.000.
[12/06 15:35:26   1702s] #Maximum voltage of a net in the design = 1.100.
[12/06 15:35:26   1702s] #Voltage range [0.000 - 1.100] has 134027 nets.
[12/06 15:35:26   1702s] #Voltage range [0.900 - 1.100] has 1 net.
[12/06 15:35:26   1702s] #Voltage range [0.000 - 0.000] has 1 net.
[12/06 15:35:26   1703s] #Build and mark too close pins for the same net.
[12/06 15:35:26   1703s] ### Time Record (Cell Pin Access) is installed.
[12/06 15:35:26   1703s] #Initial pin access analysis.
[12/06 15:35:32   1709s] #Detail pin access analysis.
[12/06 15:35:32   1709s] ### Time Record (Cell Pin Access) is uninstalled.
[12/06 15:35:33   1710s] # M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
[12/06 15:35:33   1710s] # M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/06 15:35:33   1710s] # M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/06 15:35:33   1710s] # M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/06 15:35:33   1710s] # M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/06 15:35:33   1710s] # M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/06 15:35:33   1710s] # M7           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/06 15:35:33   1710s] # M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[12/06 15:35:33   1710s] # M9           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[12/06 15:35:33   1710s] # AP           V   Track-Pitch = 6.50000    Line-2-Via Pitch = 6.50000
[12/06 15:35:33   1710s] #Bottom routing layer index=1(M1), bottom routing layer for shielding=1(M1), bottom shield layer=1(M1)
[12/06 15:35:33   1710s] #shield_bottom_stripe_layer=1(M1), shield_top_stripe_layer=10(AP)
[12/06 15:35:33   1710s] #pin_access_rlayer=2(M2)
[12/06 15:35:33   1710s] #shield_top_dpt_rlayer=-1 top_rlayer=10 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[12/06 15:35:33   1710s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[12/06 15:35:35   1711s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3102.64 (MB), peak = 3549.88 (MB)
[12/06 15:35:35   1711s] #Regenerating Ggrids automatically.
[12/06 15:35:35   1711s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
[12/06 15:35:35   1711s] #Using automatically generated G-grids.
[12/06 15:35:36   1713s] #Done routing data preparation.
[12/06 15:35:36   1713s] #cpu time = 00:00:11, elapsed time = 00:00:11, memory = 3107.15 (MB), peak = 3549.88 (MB)
[12/06 15:35:36   1713s] ### Time Record (Data Preparation) is uninstalled.
[12/06 15:35:36   1713s] 
[12/06 15:35:36   1713s] Trim Metal Layers:
[12/06 15:35:36   1713s] LayerId::1 widthSet size::4
[12/06 15:35:36   1713s] LayerId::2 widthSet size::4
[12/06 15:35:36   1713s] LayerId::3 widthSet size::4
[12/06 15:35:36   1713s] LayerId::4 widthSet size::4
[12/06 15:35:36   1713s] LayerId::5 widthSet size::4
[12/06 15:35:36   1713s] LayerId::6 widthSet size::4
[12/06 15:35:36   1713s] LayerId::7 widthSet size::4
[12/06 15:35:36   1713s] LayerId::8 widthSet size::4
[12/06 15:35:36   1713s] LayerId::9 widthSet size::4
[12/06 15:35:36   1713s] LayerId::10 widthSet size::2
[12/06 15:35:36   1713s] Updating RC grid for preRoute extraction ...
[12/06 15:35:36   1713s] eee: pegSigSF::1.070000
[12/06 15:35:36   1713s] Initializing multi-corner capacitance tables ... 
[12/06 15:35:36   1713s] Initializing multi-corner resistance tables ...
[12/06 15:35:36   1713s] eee: l::1 avDens::0.110237 usedTrk::70004.888911 availTrk::635040.000000 sigTrk::70004.888911
[12/06 15:35:36   1713s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/06 15:35:36   1713s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/06 15:35:36   1713s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/06 15:35:36   1713s] eee: l::5 avDens::0.001816 usedTrk::1153.511150 availTrk::635040.000000 sigTrk::1153.511150
[12/06 15:35:36   1713s] eee: l::6 avDens::0.001816 usedTrk::1153.511150 availTrk::635040.000000 sigTrk::1153.511150
[12/06 15:35:36   1713s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/06 15:35:36   1713s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/06 15:35:36   1713s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/06 15:35:36   1713s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/06 15:35:36   1713s] {RT rc_corner 0 10 10 {8 0} {9 0} 2}
[12/06 15:35:36   1713s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.905000 pMod=78 wcR=0.693800 newSi=0.002700 wHLS=1.734500 siPrev=0 viaL=0.000000 crit=0.092715 shortMod=0.463573 fMod=0.023179 
[12/06 15:35:36   1713s] ### Successfully loaded pre-route RC model
[12/06 15:35:36   1713s] ### Time Record (Line Assignment) is installed.
[12/06 15:35:37   1713s] #
[12/06 15:35:37   1713s] #Distribution of nets:
[12/06 15:35:37   1713s] #  
[12/06 15:35:37   1713s] # #pin range           #net       %
[12/06 15:35:37   1713s] #------------------------------------
[12/06 15:35:37   1713s] #          2           98506 ( 73.5%)
[12/06 15:35:37   1713s] #          3            2807 (  2.1%)
[12/06 15:35:37   1713s] #          4            1042 (  0.8%)
[12/06 15:35:37   1713s] #          5            1477 (  1.1%)
[12/06 15:35:37   1713s] #          6             516 (  0.4%)
[12/06 15:35:37   1713s] #          7             340 (  0.3%)
[12/06 15:35:37   1713s] #          8              50 (  0.0%)
[12/06 15:35:37   1713s] #          9             259 (  0.2%)
[12/06 15:35:37   1713s] #  10  -  19             139 (  0.1%)
[12/06 15:35:37   1713s] #  20  -  29             235 (  0.2%)
[12/06 15:35:37   1713s] #  30  -  39            1738 (  1.3%)
[12/06 15:35:37   1713s] #  40  -  49            1011 (  0.8%)
[12/06 15:35:37   1713s] #  50  -  59             145 (  0.1%)
[12/06 15:35:37   1713s] #  70  -  79             784 (  0.6%)
[12/06 15:35:37   1713s] #  90  -  99             576 (  0.4%)
[12/06 15:35:37   1713s] #  100 - 199              16 (  0.0%)
[12/06 15:35:37   1713s] #  400 - 499               1 (  0.0%)
[12/06 15:35:37   1713s] #     >=2000               0 (  0.0%)
[12/06 15:35:37   1713s] #
[12/06 15:35:37   1713s] #Total: 134029 nets, 109642 non-trivial nets
[12/06 15:35:37   1713s] #                              #net       %
[12/06 15:35:37   1713s] #-------------------------------------------
[12/06 15:35:37   1713s] #  Fully global routed         1760 ( 1.6%)
[12/06 15:35:37   1713s] #  Clock                       1760
[12/06 15:35:37   1713s] #  Extra space                 1760
[12/06 15:35:37   1713s] #  Prefer layer range        109642
[12/06 15:35:37   1713s] #
[12/06 15:35:37   1713s] #Nets in 3 layer ranges:
[12/06 15:35:37   1713s] #  Bottom Pref.Layer    Top Pref.Layer       #net       %
[12/06 15:35:37   1713s] #---------------------------------------------------------
[12/06 15:35:37   1713s] #              -----             9 M9*     107290 ( 97.9%)
[12/06 15:35:37   1713s] #               3 M3             4 M4        1760 (  1.6%)
[12/06 15:35:37   1713s] #               8 M8             8 M8         592 (  0.5%)
[12/06 15:35:37   1713s] #
[12/06 15:35:37   1713s] #1760 nets selected.
[12/06 15:35:37   1713s] #
[12/06 15:35:38   1714s] ### 
[12/06 15:35:38   1714s] ### Net length summary before Line Assignment:
[12/06 15:35:38   1714s] ### Layer   H-Len   V-Len         Total       #Up-Via
[12/06 15:35:38   1714s] ### -------------------------------------------------
[12/06 15:35:38   1714s] ###  1 M1       0       0       0(  0%)   61678( 36%)
[12/06 15:35:38   1714s] ###  2 M2       0   59121   59121( 25%)   79974( 47%)
[12/06 15:35:38   1714s] ###  3 M3  115623       0  115623( 49%)   27848( 16%)
[12/06 15:35:38   1714s] ###  4 M4       0   61044   61044( 26%)     126(  0%)
[12/06 15:35:38   1714s] ###  5 M5      39       0      39(  0%)      91(  0%)
[12/06 15:35:38   1714s] ###  6 M6       0      28      28(  0%)      89(  0%)
[12/06 15:35:38   1714s] ###  7 M7     179       0     179(  0%)      63(  0%)
[12/06 15:35:38   1714s] ###  8 M8       0     162     162(  0%)       0(  0%)
[12/06 15:35:38   1714s] ###  9 M9       0       0       0(  0%)       0(  0%)
[12/06 15:35:38   1714s] ### 10 AP       0       0       0(  0%)       0(  0%)
[12/06 15:35:38   1714s] ### -------------------------------------------------
[12/06 15:35:38   1714s] ###        115842  120357  236199        169869      
[12/06 15:35:52   1729s] ### 
[12/06 15:35:52   1729s] ### Top 3 overlap violations ...
[12/06 15:35:52   1729s] ###   Net: ys\[0\].xs\[1\].torus_switch_xy/CTS_16
[12/06 15:35:52   1729s] ###     M4: (1080.45000, 226.40050, 1080.55000, 227.19950), length: 0.79900, total: 0.79900
[12/06 15:35:52   1729s] ###       fixed object
[12/06 15:35:52   1729s] ###   Net: ys\[0\].xs\[3\].torus_switch_xy/west_conn_rx/gen_vc_logic\[0\].vc_fifo/CTS_15
[12/06 15:35:52   1729s] ###     M5: (670.10050, 177.15000, 670.89950, 177.25000), length: 0.79900, total: 0.79900
[12/06 15:35:52   1729s] ###       pg rail
[12/06 15:35:52   1729s] ###   Net: ys\[2\].xs\[3\].torus_switch_xy/CTS_29
[12/06 15:35:52   1729s] ###     M4: (520.65000, 1385.91550, 520.75000, 1386.48450), length: 0.56900, total: 0.56900
[12/06 15:35:52   1729s] ###       fixed object
[12/06 15:35:53   1729s] ### 
[12/06 15:35:53   1729s] ### Net length and overlap summary after Line Assignment:
[12/06 15:35:53   1729s] ### Layer   H-Len   V-Len         Total       #Up-Via   #Overlap   Overlap-Len
[12/06 15:35:53   1729s] ### --------------------------------------------------------------------------
[12/06 15:35:53   1729s] ###  1 M1     581       0     581(  0%)   61677( 40%)    0(  0%)     0(  0.0%)
[12/06 15:35:53   1729s] ###  2 M2       0   64019   64019( 27%)   71462( 46%)    0(  0%)     0(  0.0%)
[12/06 15:35:53   1729s] ###  3 M3  113307       0  113307( 48%)   21896( 14%)    0(  0%)     0(  0.0%)
[12/06 15:35:53   1729s] ###  4 M4       0   57847   57847( 24%)      88(  0%)    2( 67%)     2( 70.6%)
[12/06 15:35:53   1729s] ###  5 M5       8       0       8(  0%)      83(  0%)    1( 33%)     1( 29.4%)
[12/06 15:35:53   1729s] ###  6 M6       0       8       8(  0%)      83(  0%)    0(  0%)     0(  0.0%)
[12/06 15:35:53   1729s] ###  7 M7     182       0     182(  0%)      63(  0%)    0(  0%)     0(  0.0%)
[12/06 15:35:53   1729s] ###  8 M8       0     171     171(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[12/06 15:35:53   1729s] ###  9 M9       0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[12/06 15:35:53   1729s] ### 10 AP       0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[12/06 15:35:53   1729s] ### --------------------------------------------------------------------------
[12/06 15:35:53   1729s] ###        114081  122046  236127        155352          3           3        
[12/06 15:35:53   1729s] #
[12/06 15:35:53   1729s] #Line Assignment statistics:
[12/06 15:35:53   1729s] #Cpu time = 00:00:15
[12/06 15:35:53   1729s] #Elapsed time = 00:00:15
[12/06 15:35:53   1729s] #Increased memory = 66.88 (MB)
[12/06 15:35:53   1729s] #Total memory = 3258.28 (MB)
[12/06 15:35:53   1729s] #Peak memory = 3549.88 (MB)
[12/06 15:35:53   1729s] #End Line Assignment: cpu:00:00:16, real:00:00:17, mem:3.2 GB, peak:3.5 GB
[12/06 15:35:53   1730s] ### Time Record (Line Assignment) is uninstalled.
[12/06 15:35:53   1730s] #
[12/06 15:35:53   1730s] #Wire/Via statistics after line assignment ...
[12/06 15:35:53   1730s] #Total number of nets with non-default rule or having extra spacing = 1760
[12/06 15:35:53   1730s] #Total wire length = 236127 um.
[12/06 15:35:53   1730s] #Total half perimeter of net bounding box = 106936 um.
[12/06 15:35:53   1730s] #Total wire length on LAYER M1 = 582 um.
[12/06 15:35:53   1730s] #Total wire length on LAYER M2 = 64020 um.
[12/06 15:35:53   1730s] #Total wire length on LAYER M3 = 113308 um.
[12/06 15:35:53   1730s] #Total wire length on LAYER M4 = 57847 um.
[12/06 15:35:53   1730s] #Total wire length on LAYER M5 = 9 um.
[12/06 15:35:53   1730s] #Total wire length on LAYER M6 = 8 um.
[12/06 15:35:53   1730s] #Total wire length on LAYER M7 = 183 um.
[12/06 15:35:53   1730s] #Total wire length on LAYER M8 = 171 um.
[12/06 15:35:53   1730s] #Total wire length on LAYER M9 = 0 um.
[12/06 15:35:53   1730s] #Total wire length on LAYER AP = 0 um.
[12/06 15:35:53   1730s] #Total number of vias = 155352
[12/06 15:35:53   1730s] #Up-Via Summary (total 155352):
[12/06 15:35:53   1730s] #           
[12/06 15:35:53   1730s] #-----------------------
[12/06 15:35:53   1730s] # M1              61677
[12/06 15:35:53   1730s] # M2              71462
[12/06 15:35:53   1730s] # M3              21896
[12/06 15:35:53   1730s] # M4                 88
[12/06 15:35:53   1730s] # M5                 83
[12/06 15:35:53   1730s] # M6                 83
[12/06 15:35:53   1730s] # M7                 63
[12/06 15:35:53   1730s] #-----------------------
[12/06 15:35:53   1730s] #                155352 
[12/06 15:35:53   1730s] #
[12/06 15:35:53   1730s] #Routing data preparation, pin analysis, line assignment statistics:
[12/06 15:35:53   1730s] #Cpu time = 00:00:28
[12/06 15:35:53   1730s] #Elapsed time = 00:00:28
[12/06 15:35:53   1730s] #Increased memory = 148.13 (MB)
[12/06 15:35:53   1730s] #Total memory = 3241.76 (MB)
[12/06 15:35:53   1730s] #Peak memory = 3549.88 (MB)
[12/06 15:35:53   1730s] #RTESIG:78da9593c14e843010863dfb1413760f98b8da69c196831713af6a36ba5782d02544680d
[12/06 15:35:53   1730s] #       2d9a7d7b67d598b021548e852fffccff1556ebddfd16228e5728378ec9344778d872c104
[12/06 15:35:53   1730s] #       531b2ed2e49a634eaf5eeea2f3d5faf1e999430485734d6df2ce56fab66c6df906bee91a
[12/06 15:35:53   1730s] #       53ff3cc10862e77b3a5fc2e0740f4e7b4fa78bdf0009be1f34c4afd6b6938454b02f5af7
[12/06 15:35:53   1730s] #       87540753744d0995de1743eb4f684c92313e355364c019c48df1bad6fd2423185b325650
[12/06 15:35:53   1730s] #       64a047aa2444debedbd6d607682d09fa6c7a3daf274bf8a2f60c31581f51dc8c960d6462
[12/06 15:35:53   1730s] #       8acbf065e92a252dc493086d866e7a654e1e027e514a12fc5d7ede294a1a89e9fcfdd35a
[12/06 15:35:53   1730s] #       0aa20f118852c74b75be3055d157b30d94a23c63cd6c4f8e5c847af2a3b1e0274ef3fe01
[12/06 15:35:53   1730s] #       65320cf1d33f610c9d7d013f8a5136
[12/06 15:35:53   1730s] #
[12/06 15:35:53   1730s] #Skip comparing routing design signature in db-snapshot flow
[12/06 15:35:53   1730s] ### Time Record (Detail Routing) is installed.
[12/06 15:35:54   1730s] ### drc_pitch = 17000 ( 8.50000 um) drc_range = 10000 ( 5.00000 um) route_pitch = 16000 ( 8.00000 um) patch_pitch = 10400 ( 5.20000 um) top_route_layer = 10 top_pin_layer = 10
[12/06 15:35:54   1730s] #
[12/06 15:35:54   1730s] #Start Detail Routing..
[12/06 15:35:54   1731s] #start initial detail routing ...
[12/06 15:35:54   1731s] ### Design has 1762 dirty nets
[12/06 15:36:17   1754s] #    completing 10% with 15 violations
[12/06 15:36:17   1754s] #    elapsed time = 00:00:23, memory = 3295.09 (MB)
[12/06 15:36:50   1786s] #    completing 20% with 47 violations
[12/06 15:36:50   1786s] #    elapsed time = 00:00:56, memory = 3293.46 (MB)
[12/06 15:37:16   1813s] #    completing 30% with 59 violations
[12/06 15:37:16   1813s] #    elapsed time = 00:01:22, memory = 3305.04 (MB)
[12/06 15:37:42   1838s] #    completing 40% with 45 violations
[12/06 15:37:42   1838s] #    elapsed time = 00:01:48, memory = 3305.43 (MB)
[12/06 15:38:13   1870s] #    completing 50% with 68 violations
[12/06 15:38:13   1870s] #    elapsed time = 00:02:19, memory = 3308.05 (MB)
[12/06 15:38:33   1890s] #    completing 60% with 69 violations
[12/06 15:38:33   1890s] #    elapsed time = 00:02:39, memory = 3307.95 (MB)
[12/06 15:39:01   1917s] #    completing 70% with 50 violations
[12/06 15:39:01   1917s] #    elapsed time = 00:03:07, memory = 3310.54 (MB)
[12/06 15:39:23   1940s] #    completing 80% with 40 violations
[12/06 15:39:23   1940s] #    elapsed time = 00:03:29, memory = 3309.95 (MB)
[12/06 15:39:44   1960s] #    completing 90% with 41 violations
[12/06 15:39:44   1960s] #    elapsed time = 00:03:49, memory = 3309.14 (MB)
[12/06 15:40:10   1986s] #    completing 100% with 5 violations
[12/06 15:40:10   1986s] #    elapsed time = 00:04:16, memory = 3311.45 (MB)
[12/06 15:40:11   1987s] ### Routing stats: routing = 39.48% drc-check-only = 3.64%
[12/06 15:40:11   1987s] #   number of violations = 5
[12/06 15:40:11   1987s] #
[12/06 15:40:11   1987s] #    By Layer and Type :
[12/06 15:40:11   1987s] #	         MetSpc    Short   Totals
[12/06 15:40:11   1987s] #	M1            0        0        0
[12/06 15:40:11   1987s] #	M2            0        0        0
[12/06 15:40:11   1987s] #	M3            0        2        2
[12/06 15:40:11   1987s] #	M4            1        2        3
[12/06 15:40:11   1987s] #	Totals        1        4        5
[12/06 15:40:11   1987s] #cpu time = 00:04:16, elapsed time = 00:04:16, memory = 3254.18 (MB), peak = 3549.88 (MB)
[12/06 15:40:12   1988s] #start 1st optimization iteration ...
[12/06 15:40:12   1988s] ### Routing stats: routing = 39.48% drc-check-only = 3.64%
[12/06 15:40:12   1988s] #   number of violations = 0
[12/06 15:40:12   1988s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3256.27 (MB), peak = 3549.88 (MB)
[12/06 15:40:12   1989s] #Complete Detail Routing.
[12/06 15:40:12   1989s] #Total number of nets with non-default rule or having extra spacing = 1760
[12/06 15:40:12   1989s] #Total wire length = 252449 um.
[12/06 15:40:12   1989s] #Total half perimeter of net bounding box = 106936 um.
[12/06 15:40:12   1989s] #Total wire length on LAYER M1 = 46 um.
[12/06 15:40:12   1989s] #Total wire length on LAYER M2 = 32301 um.
[12/06 15:40:12   1989s] #Total wire length on LAYER M3 = 141922 um.
[12/06 15:40:12   1989s] #Total wire length on LAYER M4 = 77981 um.
[12/06 15:40:12   1989s] #Total wire length on LAYER M5 = 8 um.
[12/06 15:40:12   1989s] #Total wire length on LAYER M6 = 6 um.
[12/06 15:40:12   1989s] #Total wire length on LAYER M7 = 142 um.
[12/06 15:40:12   1989s] #Total wire length on LAYER M8 = 44 um.
[12/06 15:40:12   1989s] #Total wire length on LAYER M9 = 0 um.
[12/06 15:40:12   1989s] #Total wire length on LAYER AP = 0 um.
[12/06 15:40:12   1989s] #Total number of vias = 157706
[12/06 15:40:12   1989s] #Total number of multi-cut vias = 1544 (  1.0%)
[12/06 15:40:12   1989s] #Total number of single cut vias = 156162 ( 99.0%)
[12/06 15:40:12   1989s] #Up-Via Summary (total 157706):
[12/06 15:40:12   1989s] #                   single-cut          multi-cut      Total
[12/06 15:40:12   1989s] #-----------------------------------------------------------
[12/06 15:40:12   1989s] # M1             60089 ( 97.5%)      1537 (  2.5%)      61626
[12/06 15:40:12   1989s] # M2             60158 (100.0%)         0 (  0.0%)      60158
[12/06 15:40:12   1989s] # M3             35839 (100.0%)         0 (  0.0%)      35839
[12/06 15:40:12   1989s] # M4                27 (100.0%)         0 (  0.0%)         27
[12/06 15:40:12   1989s] # M5                22 (100.0%)         0 (  0.0%)         22
[12/06 15:40:12   1989s] # M6                15 ( 68.2%)         7 ( 31.8%)         22
[12/06 15:40:12   1989s] # M7                12 (100.0%)         0 (  0.0%)         12
[12/06 15:40:12   1989s] #-----------------------------------------------------------
[12/06 15:40:12   1989s] #               156162 ( 99.0%)      1544 (  1.0%)     157706 
[12/06 15:40:12   1989s] #
[12/06 15:40:12   1989s] #Total number of DRC violations = 0
[12/06 15:40:12   1989s] ### Time Record (Detail Routing) is uninstalled.
[12/06 15:40:12   1989s] #Cpu time = 00:04:19
[12/06 15:40:12   1989s] #Elapsed time = 00:04:19
[12/06 15:40:12   1989s] #Increased memory = 14.43 (MB)
[12/06 15:40:12   1989s] #Total memory = 3256.27 (MB)
[12/06 15:40:12   1989s] #Peak memory = 3549.88 (MB)
[12/06 15:40:12   1989s] #Skip updating routing design signature in db-snapshot flow
[12/06 15:40:12   1989s] #detailRoute Statistics:
[12/06 15:40:12   1989s] #Cpu time = 00:04:19
[12/06 15:40:12   1989s] #Elapsed time = 00:04:19
[12/06 15:40:12   1989s] #Increased memory = 14.52 (MB)
[12/06 15:40:12   1989s] #Total memory = 3256.27 (MB)
[12/06 15:40:12   1989s] #Peak memory = 3549.88 (MB)
[12/06 15:40:12   1989s] ### Time Record (DB Export) is installed.
[12/06 15:40:13   1989s] ### export design design signature (12): route=1825068280 fixed_route=1051690536 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1015011884 dirty_area=0 del_dirty_area=0 cell=2106393685 placement=59316545 pin_access=1830947917 inst_pattern=1 via=1358398383 routing_via=1758926022
[12/06 15:40:14   1990s] ### Time Record (DB Export) is uninstalled.
[12/06 15:40:14   1990s] ### Time Record (Post Callback) is installed.
[12/06 15:40:14   1990s] ### Time Record (Post Callback) is uninstalled.
[12/06 15:40:14   1990s] #
[12/06 15:40:14   1990s] #globalDetailRoute statistics:
[12/06 15:40:14   1990s] #Cpu time = 00:04:50
[12/06 15:40:14   1990s] #Elapsed time = 00:04:51
[12/06 15:40:14   1990s] #Increased memory = 131.58 (MB)
[12/06 15:40:14   1990s] #Total memory = 3219.49 (MB)
[12/06 15:40:14   1990s] #Peak memory = 3549.88 (MB)
[12/06 15:40:14   1990s] #Number of warnings = 0
[12/06 15:40:14   1990s] #Total number of warnings = 2
[12/06 15:40:14   1990s] #Number of fails = 0
[12/06 15:40:14   1990s] #Total number of fails = 0
[12/06 15:40:14   1990s] #Complete globalDetailRoute on Fri Dec  6 15:40:14 2024
[12/06 15:40:14   1990s] #
[12/06 15:40:14   1990s] ### import design signature (13): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1830947917 inst_pattern=1 via=1358398383 routing_via=1758926022
[12/06 15:40:14   1990s] ### Time Record (globalDetailRoute) is uninstalled.
[12/06 15:40:14   1990s] ### 
[12/06 15:40:14   1990s] ###   Scalability Statistics
[12/06 15:40:14   1990s] ### 
[12/06 15:40:14   1990s] ### --------------------------------+----------------+----------------+----------------+
[12/06 15:40:14   1990s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[12/06 15:40:14   1990s] ### --------------------------------+----------------+----------------+----------------+
[12/06 15:40:14   1990s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[12/06 15:40:14   1990s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[12/06 15:40:14   1990s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[12/06 15:40:14   1990s] ###   DB Import                     |        00:00:02|        00:00:02|             1.0|
[12/06 15:40:14   1990s] ###   DB Export                     |        00:00:01|        00:00:01|             1.0|
[12/06 15:40:14   1990s] ###   Cell Pin Access               |        00:00:06|        00:00:06|             1.0|
[12/06 15:40:14   1990s] ###   Data Preparation              |        00:00:05|        00:00:05|             1.0|
[12/06 15:40:14   1990s] ###   Detail Routing                |        00:04:19|        00:04:19|             1.0|
[12/06 15:40:14   1990s] ###   Line Assignment               |        00:00:17|        00:00:17|             1.0|
[12/06 15:40:14   1990s] ###   Entire Command                |        00:04:50|        00:04:51|             1.0|
[12/06 15:40:14   1990s] ### --------------------------------+----------------+----------------+----------------+
[12/06 15:40:14   1990s] ### 
[12/06 15:40:14   1990s] % End globalDetailRoute (date=12/06 15:40:14, total cpu=0:04:50, real=0:04:51, peak res=3310.8M, current mem=3216.7M)
[12/06 15:40:14   1990s]         NanoRoute done. (took cpu=0:04:50 real=0:04:51)
[12/06 15:40:14   1990s]       Clock detailed routing done.
[12/06 15:40:14   1990s] Skipping check of guided vs. routed net lengths.
[12/06 15:40:14   1990s] Set FIXED routing status on 1760 net(s)
[12/06 15:40:14   1990s] Set FIXED placed status on 1759 instance(s)
[12/06 15:40:14   1990s]       Route Remaining Unrouted Nets...
[12/06 15:40:14   1990s] Running earlyGlobalRoute to complete any remaining unrouted nets.
[12/06 15:40:14   1990s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:3610.3M, EPOCH TIME: 1733517614.277494
[12/06 15:40:14   1990s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 15:40:14   1990s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 15:40:14   1990s] All LLGs are deleted
[12/06 15:40:14   1990s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 15:40:14   1990s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 15:40:14   1990s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3610.3M, EPOCH TIME: 1733517614.277605
[12/06 15:40:14   1990s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3579.8M, EPOCH TIME: 1733517614.277900
[12/06 15:40:14   1990s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.001, REAL:0.001, MEM:3579.8M, EPOCH TIME: 1733517614.278150
[12/06 15:40:14   1990s] ### Creating LA Mngr. totSessionCpu=0:33:11 mem=3579.8M
[12/06 15:40:14   1990s] ### Creating LA Mngr, finished. totSessionCpu=0:33:11 mem=3579.8M
[12/06 15:40:14   1990s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 3579.85 MB )
[12/06 15:40:14   1990s] (I)      ==================== Layers =====================
[12/06 15:40:14   1990s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 15:40:14   1990s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/06 15:40:14   1990s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 15:40:14   1990s] (I)      |  33 |  0 |      CO |     cut |      1 |       |
[12/06 15:40:14   1990s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/06 15:40:14   1990s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/06 15:40:14   1990s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/06 15:40:14   1990s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/06 15:40:14   1990s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/06 15:40:14   1990s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/06 15:40:14   1990s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/06 15:40:14   1990s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/06 15:40:14   1990s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/06 15:40:14   1990s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/06 15:40:14   1990s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/06 15:40:14   1990s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/06 15:40:14   1990s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/06 15:40:14   1990s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/06 15:40:14   1990s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/06 15:40:14   1990s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/06 15:40:14   1990s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/06 15:40:14   1990s] (I)      |  42 |  9 |      RV |     cut |      1 |       |
[12/06 15:40:14   1990s] (I)      |  10 | 10 |      AP |    wire |      1 |       |
[12/06 15:40:14   1990s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 15:40:14   1990s] (I)      |   0 |  0 |      PO |   other |        |    MS |
[12/06 15:40:14   1990s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[12/06 15:40:14   1990s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 15:40:14   1990s] (I)      Started Import and model ( Curr Mem: 3579.85 MB )
[12/06 15:40:14   1990s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/06 15:40:14   1990s] (I)      == Non-default Options ==
[12/06 15:40:14   1990s] (I)      Maximum routing layer                              : 10
[12/06 15:40:14   1990s] (I)      Number of threads                                  : 1
[12/06 15:40:14   1990s] (I)      Method to set GCell size                           : row
[12/06 15:40:14   1990s] (I)      Counted 1175906 PG shapes. We will not process PG shapes layer by layer.
[12/06 15:40:14   1991s] (I)      Use row-based GCell size
[12/06 15:40:14   1991s] (I)      Use row-based GCell align
[12/06 15:40:14   1991s] (I)      layer 0 area = 168000
[12/06 15:40:14   1991s] (I)      layer 1 area = 208000
[12/06 15:40:14   1991s] (I)      layer 2 area = 208000
[12/06 15:40:14   1991s] (I)      layer 3 area = 208000
[12/06 15:40:14   1991s] (I)      layer 4 area = 208000
[12/06 15:40:14   1991s] (I)      layer 5 area = 208000
[12/06 15:40:14   1991s] (I)      layer 6 area = 208000
[12/06 15:40:14   1991s] (I)      layer 7 area = 2259999
[12/06 15:40:14   1991s] (I)      layer 8 area = 2259999
[12/06 15:40:14   1991s] (I)      layer 9 area = 0
[12/06 15:40:14   1991s] (I)      GCell unit size   : 3600
[12/06 15:40:14   1991s] (I)      GCell multiplier  : 1
[12/06 15:40:14   1991s] (I)      GCell row height  : 3600
[12/06 15:40:14   1991s] (I)      Actual row height : 3600
[12/06 15:40:14   1991s] (I)      GCell align ref   : 4000 4000
[12/06 15:40:14   1991s] [NR-eGR] Track table information for default rule: 
[12/06 15:40:14   1991s] [NR-eGR] M1 has single uniform track structure
[12/06 15:40:14   1991s] [NR-eGR] M2 has single uniform track structure
[12/06 15:40:14   1991s] [NR-eGR] M3 has single uniform track structure
[12/06 15:40:14   1991s] [NR-eGR] M4 has single uniform track structure
[12/06 15:40:14   1991s] [NR-eGR] M5 has single uniform track structure
[12/06 15:40:14   1991s] [NR-eGR] M6 has single uniform track structure
[12/06 15:40:14   1991s] [NR-eGR] M7 has single uniform track structure
[12/06 15:40:14   1991s] [NR-eGR] M8 has single uniform track structure
[12/06 15:40:14   1991s] [NR-eGR] M9 has single uniform track structure
[12/06 15:40:14   1991s] [NR-eGR] AP has single uniform track structure
[12/06 15:40:14   1991s] (I)      ================= Default via =================
[12/06 15:40:14   1991s] (I)      +---+--------------------+--------------------+
[12/06 15:40:14   1991s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut    |
[12/06 15:40:14   1991s] (I)      +---+--------------------+--------------------+
[12/06 15:40:14   1991s] (I)      | 1 |    3  VIA12_1cut_V |   11  VIA12_2cut_N |
[12/06 15:40:14   1991s] (I)      | 2 |   18  VIA23_1cut   |   27  VIA23_2cut_E |
[12/06 15:40:14   1991s] (I)      | 3 |   32  VIA34_1cut   |   41  VIA34_2cut_E |
[12/06 15:40:14   1991s] (I)      | 4 |   46  VIA45_1cut   |   55  VIA45_2cut_E |
[12/06 15:40:14   1991s] (I)      | 5 |   60  VIA56_1cut   |   71  VIA56_2cut_N |
[12/06 15:40:14   1991s] (I)      | 6 |   74  VIA67_1cut   |   83  VIA67_2cut_E |
[12/06 15:40:14   1991s] (I)      | 7 |   90  VIA78_1cut   |   97  VIA78_2cut_E |
[12/06 15:40:14   1991s] (I)      | 8 |  102  VIA89_1cut   |  111  VIA89_2cut_E |
[12/06 15:40:14   1991s] (I)      | 9 |  118  VIA9AP_1cut  |  118  VIA9AP_1cut  |
[12/06 15:40:14   1991s] (I)      +---+--------------------+--------------------+
[12/06 15:40:14   1991s] (I)      592 nets have been assigned with the same min and max preferred routing layer. We relaxed the assignment.
[12/06 15:40:15   1991s] [NR-eGR] Read 2100180 PG shapes
[12/06 15:40:15   1991s] [NR-eGR] Read 0 clock shapes
[12/06 15:40:15   1991s] [NR-eGR] Read 0 other shapes
[12/06 15:40:15   1991s] [NR-eGR] #Routing Blockages  : 0
[12/06 15:40:15   1991s] [NR-eGR] #Instance Blockages : 3792
[12/06 15:40:15   1991s] [NR-eGR] #PG Blockages       : 2100180
[12/06 15:40:15   1991s] [NR-eGR] #Halo Blockages     : 0
[12/06 15:40:15   1991s] [NR-eGR] #Boundary Blockages : 0
[12/06 15:40:15   1991s] [NR-eGR] #Clock Blockages    : 0
[12/06 15:40:15   1991s] [NR-eGR] #Other Blockages    : 0
[12/06 15:40:15   1991s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/06 15:40:15   1991s] [NR-eGR] Num Prerouted Nets = 1760  Num Prerouted Wires = 153351
[12/06 15:40:15   1991s] [NR-eGR] Read 109642 nets ( ignored 1760 )
[12/06 15:40:15   1991s] (I)      early_global_route_priority property id does not exist.
[12/06 15:40:15   1991s] (I)      Read Num Blocks=2103972  Num Prerouted Wires=153351  Num CS=0
[12/06 15:40:15   1991s] (I)      Layer 1 (V) : #blockages 501328 : #preroutes 77291
[12/06 15:40:15   1991s] (I)      Layer 2 (H) : #blockages 497536 : #preroutes 67245
[12/06 15:40:15   1991s] (I)      Layer 3 (V) : #blockages 497536 : #preroutes 8721
[12/06 15:40:15   1991s] (I)      Layer 4 (H) : #blockages 428170 : #preroutes 25
[12/06 15:40:15   1991s] (I)      Layer 5 (V) : #blockages 179402 : #preroutes 26
[12/06 15:40:15   1991s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 36
[12/06 15:40:15   1991s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 7
[12/06 15:40:15   1991s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[12/06 15:40:15   1991s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[12/06 15:40:15   1991s] (I)      Number of ignored nets                =   1760
[12/06 15:40:15   1991s] (I)      Number of connected nets              =      0
[12/06 15:40:15   1991s] (I)      Number of fixed nets                  =   1760.  Ignored: Yes
[12/06 15:40:15   1991s] (I)      Number of clock nets                  =   1760.  Ignored: No
[12/06 15:40:15   1991s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/06 15:40:15   1991s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/06 15:40:15   1991s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/06 15:40:15   1991s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/06 15:40:15   1991s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/06 15:40:15   1991s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/06 15:40:15   1991s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/06 15:40:15   1991s] (I)      Ndr track 0 does not exist
[12/06 15:40:15   1991s] (I)      ---------------------Grid Graph Info--------------------
[12/06 15:40:15   1991s] (I)      Routing area        : (0, 0) - (3000000, 3000000)
[12/06 15:40:15   1991s] (I)      Core area           : (4000, 4000) - (2996000, 2996000)
[12/06 15:40:15   1991s] (I)      Site width          :   400  (dbu)
[12/06 15:40:15   1991s] (I)      Row height          :  3600  (dbu)
[12/06 15:40:15   1991s] (I)      GCell row height    :  3600  (dbu)
[12/06 15:40:15   1991s] (I)      GCell width         :  3600  (dbu)
[12/06 15:40:15   1991s] (I)      GCell height        :  3600  (dbu)
[12/06 15:40:15   1991s] (I)      Grid                :   834   834    10
[12/06 15:40:15   1991s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[12/06 15:40:15   1991s] (I)      Vertical capacity   :     0  3600     0  3600     0  3600     0  3600     0  3600
[12/06 15:40:15   1991s] (I)      Horizontal capacity :     0     0  3600     0  3600     0  3600     0  3600     0
[12/06 15:40:15   1991s] (I)      Default wire width  :   180   200   200   200   200   200   200   800   800  6000
[12/06 15:40:15   1991s] (I)      Default wire space  :   180   200   200   200   200   200   200   800   800  4000
[12/06 15:40:15   1991s] (I)      Default wire pitch  :   360   400   400   400   400   400   400  1600  1600 10000
[12/06 15:40:15   1991s] (I)      Default pitch size  :   360   400   400   400   400   400   400  1600  1600 13000
[12/06 15:40:15   1991s] (I)      First track coord   :   400   200   400   200   400   200   400  1000   800 17200
[12/06 15:40:15   1991s] (I)      Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25  0.28
[12/06 15:40:15   1991s] (I)      Total num of tracks :  7499  7500  7499  7500  7499  7500  7499  1875  1875   230
[12/06 15:40:15   1991s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[12/06 15:40:15   1991s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[12/06 15:40:15   1991s] (I)      --------------------------------------------------------
[12/06 15:40:15   1991s] 
[12/06 15:40:15   1991s] [NR-eGR] ============ Routing rule table ============
[12/06 15:40:15   1991s] [NR-eGR] Rule id: 1  Nets: 107882
[12/06 15:40:15   1991s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/06 15:40:15   1991s] (I)                    Layer    2    3    4    5    6    7     8     9     10 
[12/06 15:40:15   1991s] (I)                    Pitch  400  400  400  400  400  400  1600  1600  13000 
[12/06 15:40:15   1991s] (I)             #Used tracks    1    1    1    1    1    1     1     1      1 
[12/06 15:40:15   1991s] (I)       #Fully used tracks    1    1    1    1    1    1     1     1      1 
[12/06 15:40:15   1991s] [NR-eGR] ========================================
[12/06 15:40:15   1991s] [NR-eGR] 
[12/06 15:40:15   1991s] (I)      =============== Blocked Tracks ===============
[12/06 15:40:15   1991s] (I)      +-------+---------+----------+---------------+
[12/06 15:40:15   1991s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/06 15:40:15   1991s] (I)      +-------+---------+----------+---------------+
[12/06 15:40:15   1991s] (I)      |     1 |       0 |        0 |         0.00% |
[12/06 15:40:15   1991s] (I)      |     2 | 6255000 |  1796138 |        28.72% |
[12/06 15:40:15   1991s] (I)      |     3 | 6254166 |   953074 |        15.24% |
[12/06 15:40:15   1991s] (I)      |     4 | 6255000 |  1741376 |        27.84% |
[12/06 15:40:15   1991s] (I)      |     5 | 6254166 |  3987373 |        63.76% |
[12/06 15:40:15   1991s] (I)      |     6 | 6255000 |  3987906 |        63.76% |
[12/06 15:40:15   1991s] (I)      |     7 | 6254166 |        0 |         0.00% |
[12/06 15:40:15   1991s] (I)      |     8 | 1563750 |        0 |         0.00% |
[12/06 15:40:15   1991s] (I)      |     9 | 1563750 |        0 |         0.00% |
[12/06 15:40:15   1991s] (I)      |    10 |  191820 |        0 |         0.00% |
[12/06 15:40:15   1991s] (I)      +-------+---------+----------+---------------+
[12/06 15:40:15   1991s] (I)      Finished Import and model ( CPU: 1.42 sec, Real: 1.42 sec, Curr Mem: 3794.75 MB )
[12/06 15:40:15   1991s] (I)      Reset routing kernel
[12/06 15:40:15   1991s] (I)      Started Global Routing ( Curr Mem: 3794.75 MB )
[12/06 15:40:15   1992s] (I)      totalPins=404821  totalGlobalPin=400658 (98.97%)
[12/06 15:40:15   1992s] (I)      total 2D Cap : 7817916 = (6254166 H, 1563750 V)
[12/06 15:40:15   1992s] [NR-eGR] Layer group 1: route 592 net(s) in layer range [7, 8]
[12/06 15:40:15   1992s] (I)      
[12/06 15:40:15   1992s] (I)      ============  Phase 1a Route ============
[12/06 15:40:15   1992s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/06 15:40:15   1992s] (I)      Usage: 210720 = (11937 H, 198783 V) = (0.19% H, 12.71% V) = (2.149e+04um H, 3.578e+05um V)
[12/06 15:40:15   1992s] (I)      
[12/06 15:40:15   1992s] (I)      ============  Phase 1b Route ============
[12/06 15:40:15   1992s] (I)      Usage: 210720 = (11937 H, 198783 V) = (0.19% H, 12.71% V) = (2.149e+04um H, 3.578e+05um V)
[12/06 15:40:15   1992s] (I)      Overflow of layer group 1: 0.00% H + 0.17% V. EstWL: 3.792960e+05um
[12/06 15:40:15   1992s] (I)      
[12/06 15:40:15   1992s] (I)      ============  Phase 1c Route ============
[12/06 15:40:15   1992s] (I)      Level2 Grid: 167 x 167
[12/06 15:40:15   1992s] (I)      Usage: 210732 = (11949 H, 198783 V) = (0.19% H, 12.71% V) = (2.151e+04um H, 3.578e+05um V)
[12/06 15:40:15   1992s] (I)      
[12/06 15:40:15   1992s] (I)      ============  Phase 1d Route ============
[12/06 15:40:15   1992s] (I)      Usage: 210732 = (11949 H, 198783 V) = (0.19% H, 12.71% V) = (2.151e+04um H, 3.578e+05um V)
[12/06 15:40:15   1992s] (I)      
[12/06 15:40:15   1992s] (I)      ============  Phase 1e Route ============
[12/06 15:40:15   1992s] (I)      Usage: 210732 = (11949 H, 198783 V) = (0.19% H, 12.71% V) = (2.151e+04um H, 3.578e+05um V)
[12/06 15:40:15   1992s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 3.793176e+05um
[12/06 15:40:15   1992s] (I)      
[12/06 15:40:15   1992s] (I)      ============  Phase 1l Route ============
[12/06 15:40:16   1992s] (I)      total 2D Cap : 34392134 = (17412463 H, 16979671 V)
[12/06 15:40:16   1992s] [NR-eGR] Layer group 2: route 107290 net(s) in layer range [2, 10]
[12/06 15:40:16   1992s] (I)      
[12/06 15:40:16   1992s] (I)      ============  Phase 1a Route ============
[12/06 15:40:16   1993s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/06 15:40:16   1993s] (I)      Usage: 3236217 = (1675041 H, 1561176 V) = (9.62% H, 9.19% V) = (3.015e+06um H, 2.810e+06um V)
[12/06 15:40:16   1993s] (I)      
[12/06 15:40:16   1993s] (I)      ============  Phase 1b Route ============
[12/06 15:40:17   1993s] (I)      Usage: 3240048 = (1677154 H, 1562894 V) = (9.63% H, 9.20% V) = (3.019e+06um H, 2.813e+06um V)
[12/06 15:40:17   1993s] (I)      Overflow of layer group 2: 0.30% H + 0.22% V. EstWL: 5.832086e+06um
[12/06 15:40:17   1993s] (I)      Congestion metric : 0.30%H 0.22%V, 0.52%HV
[12/06 15:40:17   1993s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/06 15:40:17   1993s] (I)      
[12/06 15:40:17   1993s] (I)      ============  Phase 1c Route ============
[12/06 15:40:17   1993s] (I)      Level2 Grid: 167 x 167
[12/06 15:40:17   1993s] (I)      Usage: 3240055 = (1677153 H, 1562902 V) = (9.63% H, 9.20% V) = (3.019e+06um H, 2.813e+06um V)
[12/06 15:40:17   1993s] (I)      
[12/06 15:40:17   1993s] (I)      ============  Phase 1d Route ============
[12/06 15:40:18   1994s] (I)      Usage: 3244630 = (1679224 H, 1565406 V) = (9.64% H, 9.22% V) = (3.023e+06um H, 2.818e+06um V)
[12/06 15:40:18   1994s] (I)      
[12/06 15:40:18   1994s] (I)      ============  Phase 1e Route ============
[12/06 15:40:18   1994s] (I)      Usage: 3244630 = (1679224 H, 1565406 V) = (9.64% H, 9.22% V) = (3.023e+06um H, 2.818e+06um V)
[12/06 15:40:18   1994s] [NR-eGR] Early Global Route overflow of layer group 2: 0.30% H + 0.23% V. EstWL: 5.840334e+06um
[12/06 15:40:18   1994s] (I)      
[12/06 15:40:18   1994s] (I)      ============  Phase 1l Route ============
[12/06 15:40:20   1996s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/06 15:40:20   1996s] (I)      Layer  2:    5606833    780281      3961           0     6252498    ( 0.00%) 
[12/06 15:40:20   1996s] (I)      Layer  3:    5717469    957524      4335           0     6252498    ( 0.00%) 
[12/06 15:40:20   1996s] (I)      Layer  4:    5655432    709764      1499           0     6252498    ( 0.00%) 
[12/06 15:40:20   1996s] (I)      Layer  5:    4127728    276788      5940           0     6252498    ( 0.00%) 
[12/06 15:40:20   1996s] (I)      Layer  6:    4332235    348210      8019           0     6252498    ( 0.00%) 
[12/06 15:40:20   1996s] (I)      Layer  7:    6246667    826486      1734           0     6252498    ( 0.00%) 
[12/06 15:40:20   1996s] (I)      Layer  8:    1561875    271982       137           0     1563124    ( 0.00%) 
[12/06 15:40:20   1996s] (I)      Layer  9:    1561875     58733         0           0     1563124    ( 0.00%) 
[12/06 15:40:20   1996s] (I)      Layer 10:     191590         0         0      139329       53056    (72.42%) 
[12/06 15:40:20   1996s] (I)      Total:      35001704   4229768     25625      139328    40694291    ( 0.34%) 
[12/06 15:40:20   1996s] (I)      
[12/06 15:40:20   1996s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/06 15:40:20   1996s] [NR-eGR]                        OverCon           OverCon           OverCon            
[12/06 15:40:20   1996s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[12/06 15:40:20   1996s] [NR-eGR]        Layer             (1-4)             (5-8)            (9-11)    OverCon
[12/06 15:40:20   1996s] [NR-eGR] --------------------------------------------------------------------------------
[12/06 15:40:20   1996s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/06 15:40:20   1996s] [NR-eGR]      M2 ( 2)      2721( 0.39%)        13( 0.00%)         0( 0.00%)   ( 0.39%) 
[12/06 15:40:20   1996s] [NR-eGR]      M3 ( 3)      3027( 0.44%)        14( 0.00%)         0( 0.00%)   ( 0.44%) 
[12/06 15:40:20   1996s] [NR-eGR]      M4 ( 4)      1121( 0.16%)         0( 0.00%)         0( 0.00%)   ( 0.16%) 
[12/06 15:40:20   1996s] [NR-eGR]      M5 ( 5)      4579( 0.66%)         6( 0.00%)         0( 0.00%)   ( 0.66%) 
[12/06 15:40:20   1996s] [NR-eGR]      M6 ( 6)      5637( 0.81%)        18( 0.00%)         0( 0.00%)   ( 0.81%) 
[12/06 15:40:20   1996s] [NR-eGR]      M7 ( 7)      1103( 0.16%)        12( 0.00%)         1( 0.00%)   ( 0.16%) 
[12/06 15:40:20   1996s] [NR-eGR]      M8 ( 8)       136( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[12/06 15:40:20   1996s] [NR-eGR]      M9 ( 9)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/06 15:40:20   1996s] [NR-eGR]      AP (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/06 15:40:20   1996s] [NR-eGR] --------------------------------------------------------------------------------
[12/06 15:40:20   1996s] [NR-eGR]        Total     18324( 0.32%)        63( 0.00%)         1( 0.00%)   ( 0.32%) 
[12/06 15:40:20   1996s] [NR-eGR] 
[12/06 15:40:20   1996s] (I)      Finished Global Routing ( CPU: 5.01 sec, Real: 5.02 sec, Curr Mem: 3842.75 MB )
[12/06 15:40:20   1997s] (I)      total 2D Cap : 35077272 = (17696835 H, 17380437 V)
[12/06 15:40:20   1997s] [NR-eGR] Overflow after Early Global Route 0.04% H + 0.06% V
[12/06 15:40:20   1997s] (I)      ============= Track Assignment ============
[12/06 15:40:21   1997s] (I)      Started Track Assignment (1T) ( Curr Mem: 3842.75 MB )
[12/06 15:40:21   1997s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[12/06 15:40:21   1997s] (I)      Run Multi-thread track assignment
[12/06 15:40:22   1999s] (I)      Finished Track Assignment (1T) ( CPU: 1.90 sec, Real: 1.90 sec, Curr Mem: 3842.75 MB )
[12/06 15:40:22   1999s] (I)      Started Export ( Curr Mem: 3842.75 MB )
[12/06 15:40:23   1999s] [NR-eGR]             Length (um)     Vias 
[12/06 15:40:23   1999s] [NR-eGR] ---------------------------------
[12/06 15:40:23   1999s] [NR-eGR]  M1  (1H)            46   466447 
[12/06 15:40:23   1999s] [NR-eGR]  M2  (2V)        937426   678478 
[12/06 15:40:23   1999s] [NR-eGR]  M3  (3H)       1281461   224475 
[12/06 15:40:23   1999s] [NR-eGR]  M4  (4V)        987284   139414 
[12/06 15:40:23   1999s] [NR-eGR]  M5  (5H)        386354    85786 
[12/06 15:40:23   1999s] [NR-eGR]  M6  (6V)        564288    81703 
[12/06 15:40:23   1999s] [NR-eGR]  M7  (7H)       1449145     9148 
[12/06 15:40:23   1999s] [NR-eGR]  M8  (8V)        488083     1819 
[12/06 15:40:23   1999s] [NR-eGR]  M9  (9H)        105813        2 
[12/06 15:40:23   1999s] [NR-eGR]  AP  (10V)            1        0 
[12/06 15:40:23   1999s] [NR-eGR] ---------------------------------
[12/06 15:40:23   1999s] [NR-eGR]      Total      6199902  1687272 
[12/06 15:40:23   1999s] [NR-eGR] --------------------------------------------------------------------------
[12/06 15:40:23   1999s] [NR-eGR] Total half perimeter of net bounding box: 5002852um
[12/06 15:40:23   1999s] [NR-eGR] Total length: 6199902um, number of vias: 1687272
[12/06 15:40:23   1999s] [NR-eGR] --------------------------------------------------------------------------
[12/06 15:40:23   1999s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[12/06 15:40:23   1999s] [NR-eGR] --------------------------------------------------------------------------
[12/06 15:40:23   2000s] (I)      Finished Export ( CPU: 1.05 sec, Real: 1.05 sec, Curr Mem: 3842.75 MB )
[12/06 15:40:24   2000s] [NR-eGR] Finished Early Global Route kernel ( CPU: 9.68 sec, Real: 9.71 sec, Curr Mem: 3698.75 MB )
[12/06 15:40:24   2000s] (I)      ========================================= Runtime Summary =========================================
[12/06 15:40:24   2000s] (I)       Step                                              %        Start       Finish      Real       CPU 
[12/06 15:40:24   2000s] (I)      ---------------------------------------------------------------------------------------------------
[12/06 15:40:24   2000s] (I)       Early Global Route kernel                   100.00%  1601.64 sec  1611.34 sec  9.71 sec  9.68 sec 
[12/06 15:40:24   2000s] (I)       +-Import and model                           14.67%  1601.64 sec  1603.07 sec  1.42 sec  1.42 sec 
[12/06 15:40:24   2000s] (I)       | +-Create place DB                           4.68%  1601.64 sec  1602.10 sec  0.45 sec  0.45 sec 
[12/06 15:40:24   2000s] (I)       | | +-Import place data                       4.67%  1601.64 sec  1602.10 sec  0.45 sec  0.45 sec 
[12/06 15:40:24   2000s] (I)       | | | +-Read instances and placement          1.11%  1601.64 sec  1601.75 sec  0.11 sec  0.11 sec 
[12/06 15:40:24   2000s] (I)       | | | +-Read nets                             3.56%  1601.75 sec  1602.10 sec  0.35 sec  0.35 sec 
[12/06 15:40:24   2000s] (I)       | +-Create route DB                           9.17%  1602.10 sec  1602.98 sec  0.89 sec  0.89 sec 
[12/06 15:40:24   2000s] (I)       | | +-Import route data (1T)                  9.16%  1602.10 sec  1602.98 sec  0.89 sec  0.89 sec 
[12/06 15:40:24   2000s] (I)       | | | +-Read blockages ( Layer 2-10 )         2.49%  1602.14 sec  1602.38 sec  0.24 sec  0.24 sec 
[12/06 15:40:24   2000s] (I)       | | | | +-Read routing blockages              0.00%  1602.14 sec  1602.14 sec  0.00 sec  0.00 sec 
[12/06 15:40:24   2000s] (I)       | | | | +-Read instance blockages             0.19%  1602.14 sec  1602.16 sec  0.02 sec  0.02 sec 
[12/06 15:40:24   2000s] (I)       | | | | +-Read PG blockages                   2.27%  1602.16 sec  1602.38 sec  0.22 sec  0.22 sec 
[12/06 15:40:24   2000s] (I)       | | | | +-Read clock blockages                0.00%  1602.38 sec  1602.38 sec  0.00 sec  0.00 sec 
[12/06 15:40:24   2000s] (I)       | | | | +-Read other blockages                0.00%  1602.38 sec  1602.38 sec  0.00 sec  0.00 sec 
[12/06 15:40:24   2000s] (I)       | | | | +-Read halo blockages                 0.02%  1602.38 sec  1602.38 sec  0.00 sec  0.00 sec 
[12/06 15:40:24   2000s] (I)       | | | | +-Read boundary cut boxes             0.00%  1602.38 sec  1602.38 sec  0.00 sec  0.00 sec 
[12/06 15:40:24   2000s] (I)       | | | +-Read blackboxes                       0.00%  1602.38 sec  1602.38 sec  0.00 sec  0.00 sec 
[12/06 15:40:24   2000s] (I)       | | | +-Read prerouted                        0.46%  1602.38 sec  1602.42 sec  0.04 sec  0.04 sec 
[12/06 15:40:24   2000s] (I)       | | | +-Read unlegalized nets                 0.18%  1602.42 sec  1602.44 sec  0.02 sec  0.02 sec 
[12/06 15:40:24   2000s] (I)       | | | +-Read nets                             0.32%  1602.44 sec  1602.47 sec  0.03 sec  0.03 sec 
[12/06 15:40:24   2000s] (I)       | | | +-Set up via pillars                    0.01%  1602.48 sec  1602.48 sec  0.00 sec  0.00 sec 
[12/06 15:40:24   2000s] (I)       | | | +-Initialize 3D grid graph              0.17%  1602.49 sec  1602.51 sec  0.02 sec  0.02 sec 
[12/06 15:40:24   2000s] (I)       | | | +-Model blockage capacity               4.81%  1602.51 sec  1602.98 sec  0.47 sec  0.47 sec 
[12/06 15:40:24   2000s] (I)       | | | | +-Initialize 3D capacity              4.57%  1602.51 sec  1602.95 sec  0.44 sec  0.44 sec 
[12/06 15:40:24   2000s] (I)       | +-Read aux data                             0.00%  1602.98 sec  1602.98 sec  0.00 sec  0.00 sec 
[12/06 15:40:24   2000s] (I)       | +-Others data preparation                   0.11%  1602.98 sec  1603.00 sec  0.01 sec  0.01 sec 
[12/06 15:40:24   2000s] (I)       | +-Create route kernel                       0.53%  1603.00 sec  1603.05 sec  0.05 sec  0.05 sec 
[12/06 15:40:24   2000s] (I)       +-Global Routing                             51.77%  1603.07 sec  1608.09 sec  5.02 sec  5.01 sec 
[12/06 15:40:24   2000s] (I)       | +-Initialization                            0.57%  1603.07 sec  1603.12 sec  0.06 sec  0.05 sec 
[12/06 15:40:24   2000s] (I)       | +-Net group 1                               1.66%  1603.12 sec  1603.29 sec  0.16 sec  0.16 sec 
[12/06 15:40:24   2000s] (I)       | | +-Generate topology                       0.00%  1603.12 sec  1603.12 sec  0.00 sec  0.00 sec 
[12/06 15:40:24   2000s] (I)       | | +-Phase 1a                                0.26%  1603.15 sec  1603.18 sec  0.03 sec  0.03 sec 
[12/06 15:40:24   2000s] (I)       | | | +-Pattern routing (1T)                  0.15%  1603.15 sec  1603.17 sec  0.01 sec  0.01 sec 
[12/06 15:40:24   2000s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.11%  1603.17 sec  1603.18 sec  0.01 sec  0.01 sec 
[12/06 15:40:24   2000s] (I)       | | +-Phase 1b                                0.10%  1603.18 sec  1603.19 sec  0.01 sec  0.01 sec 
[12/06 15:40:24   2000s] (I)       | | | +-Monotonic routing (1T)                0.08%  1603.18 sec  1603.19 sec  0.01 sec  0.01 sec 
[12/06 15:40:24   2000s] (I)       | | +-Phase 1c                                0.38%  1603.19 sec  1603.23 sec  0.04 sec  0.04 sec 
[12/06 15:40:24   2000s] (I)       | | | +-Two level Routing                     0.38%  1603.19 sec  1603.23 sec  0.04 sec  0.04 sec 
[12/06 15:40:24   2000s] (I)       | | | | +-Two Level Routing (Regular)         0.30%  1603.19 sec  1603.22 sec  0.03 sec  0.03 sec 
[12/06 15:40:24   2000s] (I)       | | | | +-Two Level Routing (Strong)          0.03%  1603.22 sec  1603.23 sec  0.00 sec  0.00 sec 
[12/06 15:40:24   2000s] (I)       | | +-Phase 1d                                0.08%  1603.23 sec  1603.23 sec  0.01 sec  0.01 sec 
[12/06 15:40:24   2000s] (I)       | | | +-Detoured routing (1T)                 0.08%  1603.23 sec  1603.23 sec  0.01 sec  0.01 sec 
[12/06 15:40:24   2000s] (I)       | | +-Phase 1e                                0.02%  1603.23 sec  1603.24 sec  0.00 sec  0.00 sec 
[12/06 15:40:24   2000s] (I)       | | | +-Route legalization                    0.00%  1603.23 sec  1603.23 sec  0.00 sec  0.00 sec 
[12/06 15:40:24   2000s] (I)       | | +-Phase 1l                                0.50%  1603.24 sec  1603.29 sec  0.05 sec  0.05 sec 
[12/06 15:40:24   2000s] (I)       | | | +-Layer assignment (1T)                 0.50%  1603.24 sec  1603.29 sec  0.05 sec  0.05 sec 
[12/06 15:40:24   2000s] (I)       | +-Net group 2                              47.90%  1603.29 sec  1607.93 sec  4.65 sec  4.64 sec 
[12/06 15:40:24   2000s] (I)       | | +-Generate topology                       1.61%  1603.29 sec  1603.44 sec  0.16 sec  0.16 sec 
[12/06 15:40:24   2000s] (I)       | | +-Phase 1a                                8.13%  1603.52 sec  1604.31 sec  0.79 sec  0.79 sec 
[12/06 15:40:24   2000s] (I)       | | | +-Pattern routing (1T)                  6.45%  1603.52 sec  1604.15 sec  0.63 sec  0.62 sec 
[12/06 15:40:24   2000s] (I)       | | | +-Pattern Routing Avoiding Blockages    1.05%  1604.15 sec  1604.25 sec  0.10 sec  0.10 sec 
[12/06 15:40:24   2000s] (I)       | | | +-Add via demand to 2D                  0.59%  1604.25 sec  1604.31 sec  0.06 sec  0.06 sec 
[12/06 15:40:24   2000s] (I)       | | +-Phase 1b                                4.82%  1604.31 sec  1604.78 sec  0.47 sec  0.47 sec 
[12/06 15:40:24   2000s] (I)       | | | +-Monotonic routing (1T)                4.78%  1604.31 sec  1604.77 sec  0.46 sec  0.46 sec 
[12/06 15:40:24   2000s] (I)       | | +-Phase 1c                                1.90%  1604.78 sec  1604.96 sec  0.18 sec  0.18 sec 
[12/06 15:40:24   2000s] (I)       | | | +-Two level Routing                     1.90%  1604.78 sec  1604.96 sec  0.18 sec  0.18 sec 
[12/06 15:40:24   2000s] (I)       | | | | +-Two Level Routing (Regular)         1.74%  1604.78 sec  1604.95 sec  0.17 sec  0.17 sec 
[12/06 15:40:24   2000s] (I)       | | | | +-Two Level Routing (Strong)          0.11%  1604.95 sec  1604.96 sec  0.01 sec  0.01 sec 
[12/06 15:40:24   2000s] (I)       | | +-Phase 1d                               10.38%  1604.96 sec  1605.97 sec  1.01 sec  1.01 sec 
[12/06 15:40:24   2000s] (I)       | | | +-Detoured routing (1T)                10.38%  1604.96 sec  1605.97 sec  1.01 sec  1.01 sec 
[12/06 15:40:24   2000s] (I)       | | +-Phase 1e                                0.02%  1605.97 sec  1605.97 sec  0.00 sec  0.00 sec 
[12/06 15:40:24   2000s] (I)       | | | +-Route legalization                    0.00%  1605.97 sec  1605.97 sec  0.00 sec  0.00 sec 
[12/06 15:40:24   2000s] (I)       | | +-Phase 1l                               20.22%  1605.97 sec  1607.93 sec  1.96 sec  1.96 sec 
[12/06 15:40:24   2000s] (I)       | | | +-Layer assignment (1T)                19.66%  1606.03 sec  1607.93 sec  1.91 sec  1.90 sec 
[12/06 15:40:24   2000s] (I)       | +-Clean cong LA                             0.00%  1607.93 sec  1607.93 sec  0.00 sec  0.00 sec 
[12/06 15:40:24   2000s] (I)       +-Export 3D cong map                          2.15%  1608.09 sec  1608.30 sec  0.21 sec  0.21 sec 
[12/06 15:40:24   2000s] (I)       | +-Export 2D cong map                        0.18%  1608.28 sec  1608.30 sec  0.02 sec  0.02 sec 
[12/06 15:40:24   2000s] (I)       +-Extract Global 3D Wires                     0.57%  1608.30 sec  1608.36 sec  0.06 sec  0.06 sec 
[12/06 15:40:24   2000s] (I)       +-Track Assignment (1T)                      19.58%  1608.36 sec  1610.26 sec  1.90 sec  1.90 sec 
[12/06 15:40:24   2000s] (I)       | +-Initialization                            0.06%  1608.36 sec  1608.36 sec  0.01 sec  0.01 sec 
[12/06 15:40:24   2000s] (I)       | +-Track Assignment Kernel                  19.23%  1608.36 sec  1610.23 sec  1.87 sec  1.86 sec 
[12/06 15:40:24   2000s] (I)       | +-Free Memory                               0.00%  1610.26 sec  1610.26 sec  0.00 sec  0.00 sec 
[12/06 15:40:24   2000s] (I)       +-Export                                     10.80%  1610.26 sec  1611.31 sec  1.05 sec  1.05 sec 
[12/06 15:40:24   2000s] (I)       | +-Export DB wires                           6.00%  1610.26 sec  1610.84 sec  0.58 sec  0.58 sec 
[12/06 15:40:24   2000s] (I)       | | +-Export all nets                         4.59%  1610.28 sec  1610.73 sec  0.45 sec  0.44 sec 
[12/06 15:40:24   2000s] (I)       | | +-Set wire vias                           1.13%  1610.73 sec  1610.84 sec  0.11 sec  0.11 sec 
[12/06 15:40:24   2000s] (I)       | +-Report wirelength                         2.40%  1610.84 sec  1611.07 sec  0.23 sec  0.23 sec 
[12/06 15:40:24   2000s] (I)       | +-Update net boxes                          2.40%  1611.07 sec  1611.31 sec  0.23 sec  0.23 sec 
[12/06 15:40:24   2000s] (I)       | +-Update timing                             0.00%  1611.31 sec  1611.31 sec  0.00 sec  0.00 sec 
[12/06 15:40:24   2000s] (I)       +-Postprocess design                          0.10%  1611.31 sec  1611.32 sec  0.01 sec  0.01 sec 
[12/06 15:40:24   2000s] (I)      ======================= Summary by functions ========================
[12/06 15:40:24   2000s] (I)       Lv  Step                                      %      Real       CPU 
[12/06 15:40:24   2000s] (I)      ---------------------------------------------------------------------
[12/06 15:40:24   2000s] (I)        0  Early Global Route kernel           100.00%  9.71 sec  9.68 sec 
[12/06 15:40:24   2000s] (I)        1  Global Routing                       51.77%  5.02 sec  5.01 sec 
[12/06 15:40:24   2000s] (I)        1  Track Assignment (1T)                19.58%  1.90 sec  1.90 sec 
[12/06 15:40:24   2000s] (I)        1  Import and model                     14.67%  1.42 sec  1.42 sec 
[12/06 15:40:24   2000s] (I)        1  Export                               10.80%  1.05 sec  1.05 sec 
[12/06 15:40:24   2000s] (I)        1  Export 3D cong map                    2.15%  0.21 sec  0.21 sec 
[12/06 15:40:24   2000s] (I)        1  Extract Global 3D Wires               0.57%  0.06 sec  0.06 sec 
[12/06 15:40:24   2000s] (I)        1  Postprocess design                    0.10%  0.01 sec  0.01 sec 
[12/06 15:40:24   2000s] (I)        2  Net group 2                          47.90%  4.65 sec  4.64 sec 
[12/06 15:40:24   2000s] (I)        2  Track Assignment Kernel              19.23%  1.87 sec  1.86 sec 
[12/06 15:40:24   2000s] (I)        2  Create route DB                       9.17%  0.89 sec  0.89 sec 
[12/06 15:40:24   2000s] (I)        2  Export DB wires                       6.00%  0.58 sec  0.58 sec 
[12/06 15:40:24   2000s] (I)        2  Create place DB                       4.68%  0.45 sec  0.45 sec 
[12/06 15:40:24   2000s] (I)        2  Report wirelength                     2.40%  0.23 sec  0.23 sec 
[12/06 15:40:24   2000s] (I)        2  Update net boxes                      2.40%  0.23 sec  0.23 sec 
[12/06 15:40:24   2000s] (I)        2  Net group 1                           1.66%  0.16 sec  0.16 sec 
[12/06 15:40:24   2000s] (I)        2  Initialization                        0.63%  0.06 sec  0.06 sec 
[12/06 15:40:24   2000s] (I)        2  Create route kernel                   0.53%  0.05 sec  0.05 sec 
[12/06 15:40:24   2000s] (I)        2  Export 2D cong map                    0.18%  0.02 sec  0.02 sec 
[12/06 15:40:24   2000s] (I)        2  Others data preparation               0.11%  0.01 sec  0.01 sec 
[12/06 15:40:24   2000s] (I)        2  Free Memory                           0.00%  0.00 sec  0.00 sec 
[12/06 15:40:24   2000s] (I)        2  Update timing                         0.00%  0.00 sec  0.00 sec 
[12/06 15:40:24   2000s] (I)        2  Clean cong LA                         0.00%  0.00 sec  0.00 sec 
[12/06 15:40:24   2000s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[12/06 15:40:24   2000s] (I)        3  Phase 1l                             20.73%  2.01 sec  2.01 sec 
[12/06 15:40:24   2000s] (I)        3  Phase 1d                             10.46%  1.02 sec  1.01 sec 
[12/06 15:40:24   2000s] (I)        3  Import route data (1T)                9.16%  0.89 sec  0.89 sec 
[12/06 15:40:24   2000s] (I)        3  Phase 1a                              8.39%  0.81 sec  0.81 sec 
[12/06 15:40:24   2000s] (I)        3  Phase 1b                              4.92%  0.48 sec  0.48 sec 
[12/06 15:40:24   2000s] (I)        3  Import place data                     4.67%  0.45 sec  0.45 sec 
[12/06 15:40:24   2000s] (I)        3  Export all nets                       4.59%  0.45 sec  0.44 sec 
[12/06 15:40:24   2000s] (I)        3  Phase 1c                              2.28%  0.22 sec  0.22 sec 
[12/06 15:40:24   2000s] (I)        3  Generate topology                     1.61%  0.16 sec  0.16 sec 
[12/06 15:40:24   2000s] (I)        3  Set wire vias                         1.13%  0.11 sec  0.11 sec 
[12/06 15:40:24   2000s] (I)        3  Phase 1e                              0.04%  0.00 sec  0.00 sec 
[12/06 15:40:24   2000s] (I)        4  Layer assignment (1T)                20.17%  1.96 sec  1.95 sec 
[12/06 15:40:24   2000s] (I)        4  Detoured routing (1T)                10.46%  1.01 sec  1.01 sec 
[12/06 15:40:24   2000s] (I)        4  Pattern routing (1T)                  6.60%  0.64 sec  0.64 sec 
[12/06 15:40:24   2000s] (I)        4  Monotonic routing (1T)                4.86%  0.47 sec  0.47 sec 
[12/06 15:40:24   2000s] (I)        4  Model blockage capacity               4.81%  0.47 sec  0.47 sec 
[12/06 15:40:24   2000s] (I)        4  Read nets                             3.89%  0.38 sec  0.38 sec 
[12/06 15:40:24   2000s] (I)        4  Read blockages ( Layer 2-10 )         2.49%  0.24 sec  0.24 sec 
[12/06 15:40:24   2000s] (I)        4  Two level Routing                     2.28%  0.22 sec  0.22 sec 
[12/06 15:40:24   2000s] (I)        4  Pattern Routing Avoiding Blockages    1.16%  0.11 sec  0.11 sec 
[12/06 15:40:24   2000s] (I)        4  Read instances and placement          1.11%  0.11 sec  0.11 sec 
[12/06 15:40:24   2000s] (I)        4  Add via demand to 2D                  0.59%  0.06 sec  0.06 sec 
[12/06 15:40:24   2000s] (I)        4  Read prerouted                        0.46%  0.04 sec  0.04 sec 
[12/06 15:40:24   2000s] (I)        4  Read unlegalized nets                 0.18%  0.02 sec  0.02 sec 
[12/06 15:40:24   2000s] (I)        4  Initialize 3D grid graph              0.17%  0.02 sec  0.02 sec 
[12/06 15:40:24   2000s] (I)        4  Set up via pillars                    0.01%  0.00 sec  0.00 sec 
[12/06 15:40:24   2000s] (I)        4  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[12/06 15:40:24   2000s] (I)        4  Route legalization                    0.00%  0.00 sec  0.00 sec 
[12/06 15:40:24   2000s] (I)        5  Initialize 3D capacity                4.57%  0.44 sec  0.44 sec 
[12/06 15:40:24   2000s] (I)        5  Read PG blockages                     2.27%  0.22 sec  0.22 sec 
[12/06 15:40:24   2000s] (I)        5  Two Level Routing (Regular)           2.04%  0.20 sec  0.20 sec 
[12/06 15:40:24   2000s] (I)        5  Read instance blockages               0.19%  0.02 sec  0.02 sec 
[12/06 15:40:24   2000s] (I)        5  Two Level Routing (Strong)            0.14%  0.01 sec  0.01 sec 
[12/06 15:40:24   2000s] (I)        5  Read halo blockages                   0.02%  0.00 sec  0.00 sec 
[12/06 15:40:24   2000s] (I)        5  Read clock blockages                  0.00%  0.00 sec  0.00 sec 
[12/06 15:40:24   2000s] (I)        5  Read other blockages                  0.00%  0.00 sec  0.00 sec 
[12/06 15:40:24   2000s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[12/06 15:40:24   2000s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[12/06 15:40:24   2000s]       Route Remaining Unrouted Nets done. (took cpu=0:00:09.7 real=0:00:09.8)
[12/06 15:40:24   2000s]     Routing using NR in eGR->NR Step done.
[12/06 15:40:24   2000s] Net route status summary:
[12/06 15:40:24   2000s]   Clock:      1760 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1760, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/06 15:40:24   2000s]   Non-clock: 132269 (unrouted=24387, trialRouted=107882, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=24386, (crossesIlmBoundary AND tooFewTerms=0)])
[12/06 15:40:24   2000s] 
[12/06 15:40:24   2000s] CCOPT: Done with clock implementation routing.
[12/06 15:40:24   2000s] 
[12/06 15:40:24   2000s]     Leaving CCOpt scope - Routing Tools done. (took cpu=0:05:08 real=0:05:08)
[12/06 15:40:24   2000s]   Clock implementation routing done.
[12/06 15:40:24   2000s]   Leaving CCOpt scope - extractRC...
[12/06 15:40:24   2000s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[12/06 15:40:24   2000s] Extraction called for design 'torus_credit_D_W32' of instances=108304 and nets=134029 using extraction engine 'preRoute' .
[12/06 15:40:24   2000s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/06 15:40:24   2000s] Type 'man IMPEXT-3530' for more detail.
[12/06 15:40:24   2000s] PreRoute RC Extraction called for design torus_credit_D_W32.
[12/06 15:40:24   2000s] RC Extraction called in multi-corner(1) mode.
[12/06 15:40:24   2000s] RCMode: PreRoute
[12/06 15:40:24   2000s]       RC Corner Indexes            0   
[12/06 15:40:24   2000s] Capacitance Scaling Factor   : 1.00000 
[12/06 15:40:24   2000s] Resistance Scaling Factor    : 1.00000 
[12/06 15:40:24   2000s] Clock Cap. Scaling Factor    : 1.00000 
[12/06 15:40:24   2000s] Clock Res. Scaling Factor    : 1.00000 
[12/06 15:40:24   2000s] Shrink Factor                : 1.00000
[12/06 15:40:24   2000s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/06 15:40:24   2000s] Using capacitance table file ...
[12/06 15:40:24   2000s] 
[12/06 15:40:24   2000s] Trim Metal Layers:
[12/06 15:40:24   2000s] LayerId::1 widthSet size::4
[12/06 15:40:24   2000s] LayerId::2 widthSet size::4
[12/06 15:40:24   2000s] LayerId::3 widthSet size::4
[12/06 15:40:24   2000s] LayerId::4 widthSet size::4
[12/06 15:40:24   2000s] LayerId::5 widthSet size::4
[12/06 15:40:24   2000s] LayerId::6 widthSet size::4
[12/06 15:40:24   2000s] LayerId::7 widthSet size::4
[12/06 15:40:24   2000s] LayerId::8 widthSet size::4
[12/06 15:40:24   2000s] LayerId::9 widthSet size::4
[12/06 15:40:24   2000s] LayerId::10 widthSet size::2
[12/06 15:40:24   2000s] Updating RC grid for preRoute extraction ...
[12/06 15:40:24   2000s] eee: pegSigSF::1.070000
[12/06 15:40:24   2000s] Initializing multi-corner capacitance tables ... 
[12/06 15:40:24   2000s] Initializing multi-corner resistance tables ...
[12/06 15:40:24   2001s] eee: l::1 avDens::0.110241 usedTrk::70007.422237 availTrk::635040.000000 sigTrk::70007.422237
[12/06 15:40:24   2001s] eee: l::2 avDens::0.200562 usedTrk::52256.299160 availTrk::260550.000000 sigTrk::52256.299160
[12/06 15:40:24   2001s] eee: l::3 avDens::0.216173 usedTrk::71363.038861 availTrk::330120.000000 sigTrk::71363.038861
[12/06 15:40:24   2001s] eee: l::4 avDens::0.206678 usedTrk::54984.648003 availTrk::266040.000000 sigTrk::54984.648003
[12/06 15:40:24   2001s] eee: l::5 avDens::0.035638 usedTrk::22631.827815 availTrk::635040.000000 sigTrk::22631.827815
[12/06 15:40:24   2001s] eee: l::6 avDens::0.051421 usedTrk::32654.101717 availTrk::635040.000000 sigTrk::32654.101717
[12/06 15:40:24   2001s] eee: l::7 avDens::0.242931 usedTrk::80633.572198 availTrk::331920.000000 sigTrk::80633.572198
[12/06 15:40:24   2001s] eee: l::8 avDens::0.329544 usedTrk::27189.866674 availTrk::82507.500000 sigTrk::27189.866674
[12/06 15:40:24   2001s] eee: l::9 avDens::0.152218 usedTrk::5880.544440 availTrk::38632.500000 sigTrk::5880.544440
[12/06 15:40:24   2001s] eee: l::10 avDens::0.016049 usedTrk::0.044444 availTrk::2.769231 sigTrk::0.044444
[12/06 15:40:24   2001s] {RT rc_corner 0 10 10 {8 0} {9 0} 2}
[12/06 15:40:24   2001s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.369941 uaWl=0.936169 uaWlH=0.592381 aWlH=0.063831 lMod=0 pMax=0.905200 pMod=78 wcR=0.693800 newSi=0.002700 wHLS=1.872503 siPrev=0 viaL=0.000000 crit=0.092002 shortMod=0.460010 fMod=0.023000 
[12/06 15:40:25   2001s] PreRoute RC Extraction DONE (CPU Time: 0:00:01.5  Real Time: 0:00:01.0  MEM: 3598.746M)
[12/06 15:40:25   2001s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[12/06 15:40:25   2001s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:01.5 real=0:00:01.5)
[12/06 15:40:25   2001s]   Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late...
[12/06 15:40:25   2001s] End AAE Lib Interpolated Model. (MEM=3598.75 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/06 15:40:27   2003s]   Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late done. (took cpu=0:00:01.8 real=0:00:01.8)
[12/06 15:40:28   2004s]   Clock DAG stats after routing clock trees:
[12/06 15:40:28   2004s]     cell counts      : b=1759, i=0, icg=0, dcg=0, l=0, total=1759
[12/06 15:40:28   2004s]     sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
[12/06 15:40:28   2004s]     misc counts      : r=1, pp=0
[12/06 15:40:28   2004s]     cell areas       : b=5337.720um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5337.720um^2
[12/06 15:40:28   2004s]     cell capacitance : b=3.019pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=3.019pF
[12/06 15:40:28   2004s]     sink capacitance : total=41.961pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 15:40:28   2004s]     wire capacitance : top=0.000pF, trunk=3.954pF, leaf=31.604pF, total=35.558pF
[12/06 15:40:28   2004s]     wire lengths     : top=0.000um, trunk=30745.303um, leaf=221708.000um, total=252453.303um
[12/06 15:40:28   2004s]     hp wire lengths  : top=0.000um, trunk=25809.600um, leaf=79444.300um, total=105253.900um
[12/06 15:40:28   2004s]   Clock DAG net violations after routing clock trees:
[12/06 15:40:28   2004s]     Remaining Transition : {count=277, worst=[0.013ns, 0.012ns, 0.012ns, 0.011ns, 0.011ns, 0.011ns, 0.010ns, 0.010ns, 0.009ns, 0.009ns, ...]} avg=0.003ns sd=0.003ns sum=0.906ns
[12/06 15:40:28   2004s]   Clock DAG primary half-corner transition distribution after routing clock trees:
[12/06 15:40:28   2004s]     Trunk : target=0.133ns count=373 avg=0.062ns sd=0.030ns min=0.007ns max=0.138ns {262 <= 0.080ns, 73 <= 0.106ns, 27 <= 0.120ns, 6 <= 0.126ns, 4 <= 0.133ns} {1 <= 0.140ns, 0 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
[12/06 15:40:28   2004s]     Leaf  : target=0.133ns count=1387 avg=0.120ns sd=0.020ns min=0.023ns max=0.146ns {184 <= 0.080ns, 44 <= 0.106ns, 133 <= 0.120ns, 318 <= 0.126ns, 432 <= 0.133ns} {251 <= 0.140ns, 24 <= 0.146ns, 1 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
[12/06 15:40:28   2004s]   Clock DAG library cell distribution after routing clock trees {count}:
[12/06 15:40:28   2004s]      Bufs: CKBD4: 1537 CKBD2: 53 CKBD1: 169 
[12/06 15:40:28   2004s]   Clock DAG hash after routing clock trees: 12916941459501626787 16049591606583203586
[12/06 15:40:28   2004s]   CTS services accumulated run-time stats after routing clock trees:
[12/06 15:40:28   2004s]     delay calculator: calls=269196, total_wall_time=8.387s, mean_wall_time=0.031ms
[12/06 15:40:28   2004s]     legalizer: calls=160310, total_wall_time=3.454s, mean_wall_time=0.022ms
[12/06 15:40:28   2004s]     steiner router: calls=172434, total_wall_time=38.461s, mean_wall_time=0.223ms
[12/06 15:40:28   2004s]   Primary reporting skew groups after routing clock trees:
[12/06 15:40:28   2004s]     skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.657, max=0.723, avg=0.688, sd=0.015], skew [0.066 vs 0.058*], 99.2% {0.660, 0.719} (wid=0.030 ws=0.020) (gid=0.708 gs=0.076)
[12/06 15:40:28   2005s]         min path sink: ys[3].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg[0][35]/CP
[12/06 15:40:28   2005s]         max path sink: ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg[2][6]/CP
[12/06 15:40:29   2005s]   Skew group summary after routing clock trees:
[12/06 15:40:29   2005s]     skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.657, max=0.723, avg=0.688, sd=0.015], skew [0.066 vs 0.058*], 99.2% {0.660, 0.719} (wid=0.030 ws=0.020) (gid=0.708 gs=0.076)
[12/06 15:40:29   2005s]   CCOpt::Phase::Routing done. (took cpu=0:05:13 real=0:05:13)
[12/06 15:40:29   2005s]   CCOpt::Phase::PostConditioning...
[12/06 15:40:29   2005s]   Leaving CCOpt scope - Initializing placement interface...
[12/06 15:40:29   2005s] OPERPROF: Starting DPlace-Init at level 1, MEM:3646.4M, EPOCH TIME: 1733517629.230734
[12/06 15:40:29   2005s] Processing tracks to init pin-track alignment.
[12/06 15:40:29   2005s] z: 2, totalTracks: 1
[12/06 15:40:29   2005s] z: 4, totalTracks: 1
[12/06 15:40:29   2005s] z: 6, totalTracks: 1
[12/06 15:40:29   2005s] z: 8, totalTracks: 1
[12/06 15:40:29   2005s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/06 15:40:29   2005s] All LLGs are deleted
[12/06 15:40:29   2005s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 15:40:29   2005s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 15:40:29   2005s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3646.4M, EPOCH TIME: 1733517629.287333
[12/06 15:40:29   2005s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3646.4M, EPOCH TIME: 1733517629.287773
[12/06 15:40:29   2005s] # Building torus_credit_D_W32 llgBox search-tree.
[12/06 15:40:29   2005s] # Floorplan has 32 instGroups (with no HInst) out of 80 Groups
[12/06 15:40:29   2005s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3646.4M, EPOCH TIME: 1733517629.313519
[12/06 15:40:29   2005s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 15:40:29   2005s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 15:40:29   2005s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3646.4M, EPOCH TIME: 1733517629.316192
[12/06 15:40:29   2005s] Max number of tech site patterns supported in site array is 256.
[12/06 15:40:29   2005s] Core basic site is core
[12/06 15:40:29   2005s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[12/06 15:40:29   2005s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3646.4M, EPOCH TIME: 1733517629.336754
[12/06 15:40:29   2005s] After signature check, allow fast init is true, keep pre-filter is true.
[12/06 15:40:29   2005s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[12/06 15:40:29   2005s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.170, REAL:0.170, MEM:3646.4M, EPOCH TIME: 1733517629.506739
[12/06 15:40:29   2005s] SiteArray: non-trimmed site array dimensions = 831 x 7480
[12/06 15:40:29   2005s] SiteArray: use 31,911,936 bytes
[12/06 15:40:29   2005s] SiteArray: current memory after site array memory allocation 3676.9M
[12/06 15:40:29   2005s] SiteArray: FP blocked sites are writable
[12/06 15:40:29   2005s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/06 15:40:29   2005s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:3676.9M, EPOCH TIME: 1733517629.577789
[12/06 15:40:31   2007s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:1.587, REAL:1.589, MEM:3676.9M, EPOCH TIME: 1733517631.167219
[12/06 15:40:31   2007s] SiteArray: number of non floorplan blocked sites for llg default is 6215880
[12/06 15:40:31   2007s] Atter site array init, number of instance map data is 0.
[12/06 15:40:31   2007s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:1.906, REAL:1.909, MEM:3676.9M, EPOCH TIME: 1733517631.225402
[12/06 15:40:31   2007s] 
[12/06 15:40:31   2007s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/06 15:40:31   2007s] OPERPROF:     Starting CMU at level 3, MEM:3676.9M, EPOCH TIME: 1733517631.354201
[12/06 15:40:31   2007s] OPERPROF:     Finished CMU at level 3, CPU:0.006, REAL:0.006, MEM:3676.9M, EPOCH TIME: 1733517631.360376
[12/06 15:40:31   2007s] 
[12/06 15:40:31   2007s] Bad Lib Cell Checking (CMU) is done! (0)
[12/06 15:40:31   2007s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:2.061, REAL:2.065, MEM:3676.9M, EPOCH TIME: 1733517631.378146
[12/06 15:40:31   2007s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3676.9M, EPOCH TIME: 1733517631.378205
[12/06 15:40:31   2007s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.001, MEM:3692.9M, EPOCH TIME: 1733517631.379187
[12/06 15:40:31   2007s] [CPU] DPlace-Init (cpu=0:00:02.2, real=0:00:02.0, mem=3692.9MB).
[12/06 15:40:31   2007s] OPERPROF: Finished DPlace-Init at level 1, CPU:2.168, REAL:2.171, MEM:3692.9M, EPOCH TIME: 1733517631.402126
[12/06 15:40:31   2007s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:02.2 real=0:00:02.2)
[12/06 15:40:31   2007s]   Removing CTS place status from clock tree and sinks.
[12/06 15:40:31   2007s]   Removed CTS place status from 1759 clock cells (out of 1761 ) and 0 clock sinks (out of 0 ).
[12/06 15:40:31   2007s]   Legalizer reserving space for clock trees
[12/06 15:40:31   2007s]   PostConditioning...
[12/06 15:40:31   2007s]     PostConditioning active optimizations:
[12/06 15:40:31   2007s]      - DRV fixing with initial upsizing, sizing and buffering
[12/06 15:40:31   2007s]      - Skew fixing with sizing
[12/06 15:40:31   2007s]     
[12/06 15:40:31   2007s]     Currently running CTS, using active skew data
[12/06 15:40:31   2007s]     Reset bufferability constraints...
[12/06 15:40:31   2007s]     Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
[12/06 15:40:31   2007s]     Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/06 15:40:31   2007s]     PostConditioning Upsizing To Fix DRVs...
[12/06 15:40:31   2007s]       Clock DAG hash before 'PostConditioning Upsizing To Fix DRVs': 12916941459501626787 16049591606583203586
[12/06 15:40:31   2007s]       CTS services accumulated run-time stats before 'PostConditioning Upsizing To Fix DRVs':
[12/06 15:40:31   2007s]         delay calculator: calls=269196, total_wall_time=8.387s, mean_wall_time=0.031ms
[12/06 15:40:31   2007s]         legalizer: calls=162069, total_wall_time=3.479s, mean_wall_time=0.021ms
[12/06 15:40:31   2007s]         steiner router: calls=172434, total_wall_time=38.461s, mean_wall_time=0.223ms
[12/06 15:40:31   2008s]       Fixing clock tree DRVs with upsizing: End AAE Lib Interpolated Model. (MEM=3683.34 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/06 15:40:32   2008s] ...20% ...40% ...60% ...80% ...100% 
[12/06 15:40:32   2009s]       CCOpt-PostConditioning: considered: 1760, tested: 1760, violation detected: 277, violation ignored (due to small violation): 0, cannot run: 0, attempted: 277, unsuccessful: 0, sized: 23
[12/06 15:40:32   2009s]       
[12/06 15:40:32   2009s]       Statistics: Fix DRVs (initial upsizing):
[12/06 15:40:32   2009s]       ========================================
[12/06 15:40:32   2009s]       
[12/06 15:40:32   2009s]       Cell changes by Net Type:
[12/06 15:40:32   2009s]       
[12/06 15:40:32   2009s]       --------------------------------------------------------------------------------------------------------------------------
[12/06 15:40:32   2009s]       Net Type    Attempted            Upsized            Downsized    Swapped Same Size    Total Changed      Not Sized
[12/06 15:40:32   2009s]       --------------------------------------------------------------------------------------------------------------------------
[12/06 15:40:32   2009s]       top                0                    0                  0            0                    0                  0
[12/06 15:40:32   2009s]       trunk              1 [0.4%]             0                  0            0                    0 (0.0%)           1 (100.0%)
[12/06 15:40:32   2009s]       leaf             276 [99.6%]           23 (8.3%)           0            0                   23 (8.3%)         253 (91.7%)
[12/06 15:40:32   2009s]       --------------------------------------------------------------------------------------------------------------------------
[12/06 15:40:32   2009s]       Total            277 [100.0%]          23 (8.3%)           0            0                   23 (8.3%)         254 (91.7%)
[12/06 15:40:32   2009s]       --------------------------------------------------------------------------------------------------------------------------
[12/06 15:40:32   2009s]       
[12/06 15:40:32   2009s]       Upsized: 23, Downsized: 0, Sized but same area: 0, Unchanged: 254, Area change: 24.840um^2 (0.465%)
[12/06 15:40:32   2009s]       Max. move: 2.163um (ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/CTS_csf_buf_01493 and 22 others), Min. move: 0.000um, Avg. move: 0.025um
[12/06 15:40:32   2009s]       
[12/06 15:40:33   2009s]       Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
[12/06 15:40:33   2009s]         cell counts      : b=1759, i=0, icg=0, dcg=0, l=0, total=1759
[12/06 15:40:33   2009s]         sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
[12/06 15:40:33   2009s]         misc counts      : r=1, pp=0
[12/06 15:40:33   2009s]         cell areas       : b=5362.560um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5362.560um^2
[12/06 15:40:33   2009s]         cell capacitance : b=3.038pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=3.038pF
[12/06 15:40:33   2009s]         sink capacitance : total=41.961pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 15:40:33   2009s]         wire capacitance : top=0.000pF, trunk=3.954pF, leaf=31.604pF, total=35.558pF
[12/06 15:40:33   2009s]         wire lengths     : top=0.000um, trunk=30745.303um, leaf=221708.000um, total=252453.303um
[12/06 15:40:33   2009s]         hp wire lengths  : top=0.000um, trunk=25811.400um, leaf=79444.900um, total=105256.300um
[12/06 15:40:33   2009s]       Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs':
[12/06 15:40:33   2009s]         Remaining Transition : {count=254, worst=[0.013ns, 0.011ns, 0.010ns, 0.010ns, 0.009ns, 0.008ns, 0.008ns, 0.008ns, 0.008ns, 0.008ns, ...]} avg=0.003ns sd=0.002ns sum=0.770ns
[12/06 15:40:33   2009s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
[12/06 15:40:33   2009s]         Trunk : target=0.133ns count=373 avg=0.063ns sd=0.030ns min=0.007ns max=0.138ns {262 <= 0.080ns, 73 <= 0.106ns, 27 <= 0.120ns, 6 <= 0.126ns, 4 <= 0.133ns} {1 <= 0.140ns, 0 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
[12/06 15:40:33   2009s]         Leaf  : target=0.133ns count=1387 avg=0.119ns sd=0.020ns min=0.023ns max=0.146ns {207 <= 0.080ns, 44 <= 0.106ns, 133 <= 0.120ns, 318 <= 0.126ns, 432 <= 0.133ns} {236 <= 0.140ns, 16 <= 0.146ns, 1 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
[12/06 15:40:33   2009s]       Clock DAG library cell distribution after 'PostConditioning Upsizing To Fix DRVs' {count}:
[12/06 15:40:33   2009s]          Bufs: CKBD4: 1560 CKBD2: 30 CKBD1: 169 
[12/06 15:40:33   2009s]       Clock DAG hash after 'PostConditioning Upsizing To Fix DRVs': 14919401360551477613 4470452408303037396
[12/06 15:40:33   2009s]       CTS services accumulated run-time stats after 'PostConditioning Upsizing To Fix DRVs':
[12/06 15:40:33   2009s]         delay calculator: calls=271200, total_wall_time=8.423s, mean_wall_time=0.031ms
[12/06 15:40:33   2009s]         legalizer: calls=162372, total_wall_time=3.492s, mean_wall_time=0.022ms
[12/06 15:40:33   2009s]         steiner router: calls=174018, total_wall_time=38.471s, mean_wall_time=0.221ms
[12/06 15:40:33   2009s]       Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
[12/06 15:40:33   2009s]         skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.657, max=0.723], skew [0.066 vs 0.058*]
[12/06 15:40:33   2009s]             min path sink: ys[3].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg[0][35]/CP
[12/06 15:40:33   2009s]             max path sink: ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg[2][6]/CP
[12/06 15:40:33   2009s]       Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
[12/06 15:40:33   2009s]         skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.657, max=0.723], skew [0.066 vs 0.058*]
[12/06 15:40:33   2009s]       Legalizer API calls during this step: 303 succeeded with high effort: 303 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 15:40:33   2009s]     PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:02.0 real=0:00:02.0)
[12/06 15:40:33   2009s]     Recomputing CTS skew targets...
[12/06 15:40:33   2009s]     Resolving skew group constraints...
[12/06 15:40:38   2015s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[12/06 15:40:38   2015s]     Resolving skew group constraints done.
[12/06 15:40:38   2015s]     Recomputing CTS skew targets done. (took cpu=0:00:05.4 real=0:00:05.4)
[12/06 15:40:38   2015s]     PostConditioning Fixing DRVs...
[12/06 15:40:39   2015s]       Clock DAG hash before 'PostConditioning Fixing DRVs': 14919401360551477613 4470452408303037396
[12/06 15:40:39   2015s]       CTS services accumulated run-time stats before 'PostConditioning Fixing DRVs':
[12/06 15:40:39   2015s]         delay calculator: calls=271200, total_wall_time=8.423s, mean_wall_time=0.031ms
[12/06 15:40:39   2015s]         legalizer: calls=162372, total_wall_time=3.492s, mean_wall_time=0.022ms
[12/06 15:40:39   2015s]         steiner router: calls=174018, total_wall_time=38.471s, mean_wall_time=0.221ms
[12/06 15:40:39   2015s]       Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[12/06 15:40:42   2018s]       CCOpt-PostConditioning: considered: 1760, tested: 1760, violation detected: 254, violation ignored (due to small violation): 0, cannot run: 0, attempted: 254, unsuccessful: 0, sized: 0
[12/06 15:40:42   2018s]       
[12/06 15:40:42   2018s]       Statistics: Fix DRVs (cell sizing):
[12/06 15:40:42   2018s]       ===================================
[12/06 15:40:42   2018s]       
[12/06 15:40:42   2018s]       Cell changes by Net Type:
[12/06 15:40:42   2018s]       
[12/06 15:40:42   2018s]       -------------------------------------------------------------------------------------------------------------------
[12/06 15:40:42   2018s]       Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[12/06 15:40:42   2018s]       -------------------------------------------------------------------------------------------------------------------
[12/06 15:40:42   2018s]       top                0                    0           0            0                    0                  0
[12/06 15:40:42   2018s]       trunk              1 [0.4%]             0           0            0                    0 (0.0%)           1 (100.0%)
[12/06 15:40:42   2018s]       leaf             253 [99.6%]            0           0            0                    0 (0.0%)         253 (100.0%)
[12/06 15:40:42   2018s]       -------------------------------------------------------------------------------------------------------------------
[12/06 15:40:42   2018s]       Total            254 [100.0%]           0           0            0                    0 (0.0%)         254 (100.0%)
[12/06 15:40:42   2018s]       -------------------------------------------------------------------------------------------------------------------
[12/06 15:40:42   2018s]       
[12/06 15:40:42   2018s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 254, Area change: 0.000um^2 (0.000%)
[12/06 15:40:42   2018s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[12/06 15:40:42   2018s]       
[12/06 15:40:42   2018s]       Clock DAG stats after 'PostConditioning Fixing DRVs':
[12/06 15:40:42   2018s]         cell counts      : b=1759, i=0, icg=0, dcg=0, l=0, total=1759
[12/06 15:40:42   2018s]         sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
[12/06 15:40:42   2018s]         misc counts      : r=1, pp=0
[12/06 15:40:42   2018s]         cell areas       : b=5362.560um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5362.560um^2
[12/06 15:40:42   2018s]         cell capacitance : b=3.038pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=3.038pF
[12/06 15:40:42   2018s]         sink capacitance : total=41.961pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 15:40:42   2018s]         wire capacitance : top=0.000pF, trunk=3.954pF, leaf=31.604pF, total=35.558pF
[12/06 15:40:42   2018s]         wire lengths     : top=0.000um, trunk=30745.303um, leaf=221708.000um, total=252453.303um
[12/06 15:40:42   2018s]         hp wire lengths  : top=0.000um, trunk=25811.400um, leaf=79444.900um, total=105256.300um
[12/06 15:40:42   2018s]       Clock DAG net violations after 'PostConditioning Fixing DRVs':
[12/06 15:40:42   2018s]         Remaining Transition : {count=254, worst=[0.013ns, 0.011ns, 0.010ns, 0.010ns, 0.009ns, 0.008ns, 0.008ns, 0.008ns, 0.008ns, 0.008ns, ...]} avg=0.003ns sd=0.002ns sum=0.770ns
[12/06 15:40:42   2018s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
[12/06 15:40:42   2018s]         Trunk : target=0.133ns count=373 avg=0.063ns sd=0.030ns min=0.007ns max=0.138ns {262 <= 0.080ns, 73 <= 0.106ns, 27 <= 0.120ns, 6 <= 0.126ns, 4 <= 0.133ns} {1 <= 0.140ns, 0 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
[12/06 15:40:42   2018s]         Leaf  : target=0.133ns count=1387 avg=0.119ns sd=0.020ns min=0.023ns max=0.146ns {207 <= 0.080ns, 44 <= 0.106ns, 133 <= 0.120ns, 318 <= 0.126ns, 432 <= 0.133ns} {236 <= 0.140ns, 16 <= 0.146ns, 1 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
[12/06 15:40:42   2018s]       Clock DAG library cell distribution after 'PostConditioning Fixing DRVs' {count}:
[12/06 15:40:42   2018s]          Bufs: CKBD4: 1560 CKBD2: 30 CKBD1: 169 
[12/06 15:40:42   2019s]       Clock DAG hash after 'PostConditioning Fixing DRVs': 14919401360551477613 4470452408303037396
[12/06 15:40:42   2019s]       CTS services accumulated run-time stats after 'PostConditioning Fixing DRVs':
[12/06 15:40:42   2019s]         delay calculator: calls=276354, total_wall_time=8.607s, mean_wall_time=0.031ms
[12/06 15:40:42   2019s]         legalizer: calls=162976, total_wall_time=3.510s, mean_wall_time=0.022ms
[12/06 15:40:42   2019s]         steiner router: calls=174018, total_wall_time=38.471s, mean_wall_time=0.221ms
[12/06 15:40:42   2019s]       Primary reporting skew groups after 'PostConditioning Fixing DRVs':
[12/06 15:40:42   2019s]         skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.657, max=0.723], skew [0.066 vs 0.058*]
[12/06 15:40:43   2019s]             min path sink: ys[3].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg[0][35]/CP
[12/06 15:40:43   2019s]             max path sink: ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg[2][6]/CP
[12/06 15:40:43   2019s]       Skew group summary after 'PostConditioning Fixing DRVs':
[12/06 15:40:43   2019s]         skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.657, max=0.723], skew [0.066 vs 0.058*]
[12/06 15:40:43   2019s]       Legalizer API calls during this step: 604 succeeded with high effort: 604 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 15:40:43   2019s]     PostConditioning Fixing DRVs done. (took cpu=0:00:04.1 real=0:00:04.1)
[12/06 15:40:43   2019s]     Buffering to fix DRVs...
[12/06 15:40:43   2019s]     Fixing DRVs with route buffering pass 1. Quick buffering: enabled
[12/06 15:40:43   2019s]     Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[12/06 15:40:49   2025s]     Inserted 241 buffers and inverters.
[12/06 15:40:49   2025s]     success count. Default: 0, QS: 11, QD: 92, FS: 46, MQS: 0
[12/06 15:40:49   2025s]     CCOpt-PostConditioning: nets considered: 1760, nets tested: 1760, nets violation detected: 254, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 254, nets unsuccessful: 105, buffered: 149
[12/06 15:40:49   2026s]     Clock DAG stats PostConditioning after re-buffering DRV fixing:
[12/06 15:40:49   2026s]       cell counts      : b=2000, i=0, icg=0, dcg=0, l=0, total=2000
[12/06 15:40:49   2026s]       sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
[12/06 15:40:49   2026s]       misc counts      : r=1, pp=0
[12/06 15:40:49   2026s]       cell areas       : b=5907.240um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5907.240um^2
[12/06 15:40:49   2026s]       cell capacitance : b=3.353pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=3.353pF
[12/06 15:40:49   2026s]       sink capacitance : total=41.961pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 15:40:49   2026s]       wire capacitance : top=0.000pF, trunk=4.152pF, leaf=31.674pF, total=35.826pF
[12/06 15:40:49   2026s]       wire lengths     : top=0.000um, trunk=31331.703um, leaf=221121.600um, total=252453.303um
[12/06 15:40:49   2026s]       hp wire lengths  : top=0.000um, trunk=26943.400um, leaf=82142.300um, total=109085.700um
[12/06 15:40:49   2026s]     Clock DAG net violations PostConditioning after re-buffering DRV fixing:
[12/06 15:40:49   2026s]       Remaining Transition : {count=105, worst=[0.009ns, 0.008ns, 0.008ns, 0.008ns, 0.008ns, 0.007ns, 0.006ns, 0.006ns, 0.006ns, 0.006ns, ...]} avg=0.003ns sd=0.002ns sum=0.334ns
[12/06 15:40:49   2026s]     Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
[12/06 15:40:49   2026s]       Trunk : target=0.133ns count=476 avg=0.056ns sd=0.029ns min=0.007ns max=0.138ns {368 <= 0.080ns, 72 <= 0.106ns, 27 <= 0.120ns, 4 <= 0.126ns, 4 <= 0.133ns} {1 <= 0.140ns, 0 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
[12/06 15:40:49   2026s]       Leaf  : target=0.133ns count=1525 avg=0.111ns sd=0.026ns min=0.018ns max=0.142ns {351 <= 0.080ns, 110 <= 0.106ns, 148 <= 0.120ns, 331 <= 0.126ns, 481 <= 0.133ns} {99 <= 0.140ns, 5 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
[12/06 15:40:49   2026s]     Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
[12/06 15:40:49   2026s]        Bufs: CKBD4: 1653 CKBD2: 72 CKBD1: 275 
[12/06 15:40:50   2026s]     Clock DAG hash PostConditioning after re-buffering DRV fixing: 10252474341124853179 5102634137914765576
[12/06 15:40:50   2026s]     CTS services accumulated run-time stats PostConditioning after re-buffering DRV fixing:
[12/06 15:40:50   2026s]       delay calculator: calls=286241, total_wall_time=8.880s, mean_wall_time=0.031ms
[12/06 15:40:50   2026s]       legalizer: calls=164649, total_wall_time=3.568s, mean_wall_time=0.022ms
[12/06 15:40:50   2026s]       steiner router: calls=174323, total_wall_time=38.473s, mean_wall_time=0.221ms
[12/06 15:40:50   2026s]     Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
[12/06 15:40:50   2026s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.626, max=0.730, avg=0.690, sd=0.019], skew [0.104 vs 0.058*], 89.5% {0.660, 0.718} (wid=0.030 ws=0.020) (gid=0.717 gs=0.112)
[12/06 15:40:50   2026s]           min path sink: ys[1].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg[17][15]/CP
[12/06 15:40:50   2026s]           max path sink: ys[2].xs[3].torus_switch_xy/s_out_data_reg_reg[6]/CP
[12/06 15:40:50   2026s]     Skew group summary PostConditioning after re-buffering DRV fixing:
[12/06 15:40:50   2026s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.626, max=0.730, avg=0.690, sd=0.019], skew [0.104 vs 0.058*], 89.5% {0.660, 0.718} (wid=0.030 ws=0.020) (gid=0.717 gs=0.112)
[12/06 15:40:50   2026s]     Buffering to fix DRVs done. (took cpu=0:00:07.7 real=0:00:07.7)
[12/06 15:40:50   2027s]     
[12/06 15:40:50   2027s]     Slew Diagnostics: After DRV fixing
[12/06 15:40:50   2027s]     ==================================
[12/06 15:40:50   2027s]     
[12/06 15:40:50   2027s]     Global Causes:
[12/06 15:40:50   2027s]     
[12/06 15:40:50   2027s]     -----
[12/06 15:40:50   2027s]     Cause
[12/06 15:40:50   2027s]     -----
[12/06 15:40:50   2027s]       (empty table)
[12/06 15:40:50   2027s]     -----
[12/06 15:40:50   2027s]     
[12/06 15:40:50   2027s]     Top 5 overslews:
[12/06 15:40:50   2027s]     
[12/06 15:40:50   2027s]     ---------------------------------------------------------------------------------------------------------------------------------------------
[12/06 15:40:50   2027s]     Overslew    Causes                                     Driving Pin
[12/06 15:40:50   2027s]     ---------------------------------------------------------------------------------------------------------------------------------------------
[12/06 15:40:50   2027s]     0.009ns     1. Inst already optimally sized (CKBD4)    ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/CTS_ccl_a_buf_00991/Z
[12/06 15:40:50   2027s]        -        2. Skew would be damaged                                                             -
[12/06 15:40:50   2027s]     0.008ns     1. Inst already optimally sized (CKBD4)    ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/CTS_ccl_a_buf_01021/Z
[12/06 15:40:50   2027s]        -        2. Skew would be damaged                                                             -
[12/06 15:40:50   2027s]     0.008ns     1. Inst already optimally sized (CKBD4)    ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/CTS_ccl_a_buf_01019/Z
[12/06 15:40:50   2027s]        -        2. Skew would be damaged                                                             -
[12/06 15:40:50   2027s]     0.008ns     1. Inst already optimally sized (CKBD4)    ys[1].xs[2].torus_switch_xy/west_conn_rx/CTS_ccl_a_buf_00769/Z
[12/06 15:40:50   2027s]        -        2. Route buffering full search disabled                                              -
[12/06 15:40:50   2027s]     0.008ns     1. Inst already optimally sized (CKBD4)    ys[1].xs[1].torus_switch_xy/west_conn_rx/CTS_csf_buf_01472/Z
[12/06 15:40:50   2027s]        -        2. Route buffering full search disabled                                              -
[12/06 15:40:50   2027s]     ---------------------------------------------------------------------------------------------------------------------------------------------
[12/06 15:40:50   2027s]     
[12/06 15:40:50   2027s]     Slew diagnostics counts from the 105 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[12/06 15:40:50   2027s]     
[12/06 15:40:50   2027s]     --------------------------------------------------
[12/06 15:40:50   2027s]     Cause                                   Occurences
[12/06 15:40:50   2027s]     --------------------------------------------------
[12/06 15:40:50   2027s]     Inst already optimally sized               105
[12/06 15:40:50   2027s]     Skew would be damaged                       85
[12/06 15:40:50   2027s]     Route buffering full search disabled        20
[12/06 15:40:50   2027s]     --------------------------------------------------
[12/06 15:40:50   2027s]     
[12/06 15:40:50   2027s]     Violation diagnostics counts from the 105 nodes that have violations:
[12/06 15:40:50   2027s]     
[12/06 15:40:50   2027s]     --------------------------------------------------
[12/06 15:40:50   2027s]     Cause                                   Occurences
[12/06 15:40:50   2027s]     --------------------------------------------------
[12/06 15:40:50   2027s]     Inst already optimally sized               105
[12/06 15:40:50   2027s]     Skew would be damaged                       85
[12/06 15:40:50   2027s]     Route buffering full search disabled        20
[12/06 15:40:50   2027s]     --------------------------------------------------
[12/06 15:40:50   2027s]     
[12/06 15:40:50   2027s]     PostConditioning Fixing Skew by cell sizing...
[12/06 15:40:51   2027s]       Clock DAG hash before 'PostConditioning Fixing Skew by cell sizing': 10252474341124853179 5102634137914765576
[12/06 15:40:51   2027s]       CTS services accumulated run-time stats before 'PostConditioning Fixing Skew by cell sizing':
[12/06 15:40:51   2027s]         delay calculator: calls=286241, total_wall_time=8.880s, mean_wall_time=0.031ms
[12/06 15:40:51   2027s]         legalizer: calls=164649, total_wall_time=3.568s, mean_wall_time=0.022ms
[12/06 15:40:51   2027s]         steiner router: calls=174323, total_wall_time=38.473s, mean_wall_time=0.221ms
[12/06 15:40:51   2027s] **ERROR: (IMPCCOPT-2215):	The route/traversal graph for net 'clk' is not fully connected.
**WARN: (IMPCCOPT-2245):	Cannot perform post-route optimization on net driven by term 'clk'.
[12/06 15:40:51   2027s]       Path optimization required 19 stage delay updates 
[12/06 15:40:51   2027s]       Resized 0 clock insts to decrease delay.
[12/06 15:40:51   2027s]       Fixing short paths with downsize only
[12/06 15:40:51   2027s]       Path optimization required 5 stage delay updates 
[12/06 15:40:51   2027s]       Resized 0 clock insts to increase delay.
[12/06 15:40:51   2027s]       
[12/06 15:40:51   2027s]       Statistics: Fix Skew (cell sizing):
[12/06 15:40:51   2027s]       ===================================
[12/06 15:40:51   2027s]       
[12/06 15:40:51   2027s]       Cell changes by Net Type:
[12/06 15:40:51   2027s]       
[12/06 15:40:51   2027s]       -------------------------------------------------------------------------------------------------------------------
[12/06 15:40:51   2027s]       Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[12/06 15:40:51   2027s]       -------------------------------------------------------------------------------------------------------------------
[12/06 15:40:51   2027s]       top                0                    0           0            0                    0                  0
[12/06 15:40:51   2027s]       trunk             11 [84.6%]            0           0            0                    0 (0.0%)          11 (100.0%)
[12/06 15:40:51   2027s]       leaf               2 [15.4%]            0           0            0                    0 (0.0%)           2 (100.0%)
[12/06 15:40:51   2027s]       -------------------------------------------------------------------------------------------------------------------
[12/06 15:40:51   2027s]       Total             13 [100.0%]           0           0            0                    0 (0.0%)          13 (100.0%)
[12/06 15:40:51   2027s]       -------------------------------------------------------------------------------------------------------------------
[12/06 15:40:51   2027s]       
[12/06 15:40:51   2027s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 13, Area change: 0.000um^2 (0.000%)
[12/06 15:40:51   2027s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[12/06 15:40:51   2027s]       
[12/06 15:40:51   2027s]       Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
[12/06 15:40:51   2027s]         cell counts      : b=2000, i=0, icg=0, dcg=0, l=0, total=2000
[12/06 15:40:51   2027s]         sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
[12/06 15:40:51   2027s]         misc counts      : r=1, pp=0
[12/06 15:40:51   2027s]         cell areas       : b=5907.240um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5907.240um^2
[12/06 15:40:51   2027s]         cell capacitance : b=3.353pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=3.353pF
[12/06 15:40:51   2027s]         sink capacitance : total=41.961pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 15:40:51   2027s]         wire capacitance : top=0.000pF, trunk=4.152pF, leaf=31.674pF, total=35.826pF
[12/06 15:40:51   2027s]         wire lengths     : top=0.000um, trunk=31331.703um, leaf=221121.600um, total=252453.303um
[12/06 15:40:51   2027s]         hp wire lengths  : top=0.000um, trunk=26943.400um, leaf=82142.300um, total=109085.700um
[12/06 15:40:51   2027s]       Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing':
[12/06 15:40:51   2027s]         Remaining Transition : {count=105, worst=[0.009ns, 0.008ns, 0.008ns, 0.008ns, 0.008ns, 0.007ns, 0.006ns, 0.006ns, 0.006ns, 0.006ns, ...]} avg=0.003ns sd=0.002ns sum=0.334ns
[12/06 15:40:51   2027s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
[12/06 15:40:51   2027s]         Trunk : target=0.133ns count=476 avg=0.056ns sd=0.029ns min=0.007ns max=0.138ns {368 <= 0.080ns, 72 <= 0.106ns, 27 <= 0.120ns, 4 <= 0.126ns, 4 <= 0.133ns} {1 <= 0.140ns, 0 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
[12/06 15:40:51   2027s]         Leaf  : target=0.133ns count=1525 avg=0.111ns sd=0.026ns min=0.018ns max=0.142ns {351 <= 0.080ns, 110 <= 0.106ns, 148 <= 0.120ns, 331 <= 0.126ns, 481 <= 0.133ns} {99 <= 0.140ns, 5 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
[12/06 15:40:51   2027s]       Clock DAG library cell distribution after 'PostConditioning Fixing Skew by cell sizing' {count}:
[12/06 15:40:51   2027s]          Bufs: CKBD4: 1653 CKBD2: 72 CKBD1: 275 
[12/06 15:40:51   2027s]       Clock DAG hash after 'PostConditioning Fixing Skew by cell sizing': 10252474341124853179 5102634137914765576
[12/06 15:40:51   2027s]       CTS services accumulated run-time stats after 'PostConditioning Fixing Skew by cell sizing':
[12/06 15:40:51   2027s]         delay calculator: calls=286433, total_wall_time=8.884s, mean_wall_time=0.031ms
[12/06 15:40:51   2027s]         legalizer: calls=164655, total_wall_time=3.569s, mean_wall_time=0.022ms
[12/06 15:40:51   2027s]         steiner router: calls=174378, total_wall_time=38.474s, mean_wall_time=0.221ms
[12/06 15:40:51   2028s]       Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
[12/06 15:40:51   2028s]         skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.626, max=0.730, avg=0.690, sd=0.019], skew [0.104 vs 0.058*], 89.5% {0.660, 0.718} (wid=0.030 ws=0.020) (gid=0.717 gs=0.112)
[12/06 15:40:51   2028s]             min path sink: ys[1].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg[17][15]/CP
[12/06 15:40:51   2028s]             max path sink: ys[2].xs[3].torus_switch_xy/s_out_data_reg_reg[6]/CP
[12/06 15:40:52   2028s]       Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
[12/06 15:40:52   2028s]         skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.626, max=0.730, avg=0.690, sd=0.019], skew [0.104 vs 0.058*], 89.5% {0.660, 0.718} (wid=0.030 ws=0.020) (gid=0.717 gs=0.112)
[12/06 15:40:52   2028s]       Legalizer API calls during this step: 6 succeeded with high effort: 6 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 15:40:52   2028s]     PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:01.2 real=0:00:01.2)
[12/06 15:40:52   2028s]     Reconnecting optimized routes...
[12/06 15:40:52   2028s]     Reset timing graph...
[12/06 15:40:52   2028s] Ignoring AAE DB Resetting ...
[12/06 15:40:52   2028s]     Reset timing graph done.
[12/06 15:40:52   2028s]     Reconnecting optimized routes done. (took cpu=0:00:00.7 real=0:00:00.7)
[12/06 15:40:52   2028s]     Leaving CCOpt scope - Cleaning up placement interface...
[12/06 15:40:52   2028s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3686.4M, EPOCH TIME: 1733517652.799087
[12/06 15:40:52   2028s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:58160).
[12/06 15:40:52   2028s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 15:40:53   2029s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 15:40:53   2029s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 15:40:53   2029s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.328, REAL:0.329, MEM:3645.4M, EPOCH TIME: 1733517653.127752
[12/06 15:40:53   2029s]     Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.3 real=0:00:00.3)
[12/06 15:40:53   2029s]     Leaving CCOpt scope - ClockRefiner...
[12/06 15:40:53   2029s]     Assigned high priority to 241 instances.
[12/06 15:40:53   2029s]     Soft fixed 2000 clock instances.
[12/06 15:40:53   2029s]     Performing Single Pass Refine Place.
[12/06 15:40:53   2029s]     Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : full DRC checks enabled, Datapath : full DRC checks enabled
[12/06 15:40:53   2029s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3645.4M, EPOCH TIME: 1733517653.191434
[12/06 15:40:53   2029s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3645.4M, EPOCH TIME: 1733517653.191538
[12/06 15:40:53   2029s] Processing tracks to init pin-track alignment.
[12/06 15:40:53   2029s] z: 2, totalTracks: 1
[12/06 15:40:53   2029s] z: 4, totalTracks: 1
[12/06 15:40:53   2029s] z: 6, totalTracks: 1
[12/06 15:40:53   2029s] z: 8, totalTracks: 1
[12/06 15:40:53   2029s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/06 15:40:53   2029s] # Floorplan has 32 instGroups (with no HInst) out of 80 Groups
[12/06 15:40:53   2029s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3645.4M, EPOCH TIME: 1733517653.271014
[12/06 15:40:53   2029s] Info: 2000 insts are soft-fixed.
[12/06 15:40:53   2029s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 15:40:53   2029s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 15:40:53   2029s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[12/06 15:40:53   2029s] 
[12/06 15:40:53   2029s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/06 15:40:53   2029s] OPERPROF:       Starting CMU at level 4, MEM:3645.4M, EPOCH TIME: 1733517653.350981
[12/06 15:40:53   2029s] OPERPROF:       Finished CMU at level 4, CPU:0.006, REAL:0.006, MEM:3645.4M, EPOCH TIME: 1733517653.356596
[12/06 15:40:53   2029s] 
[12/06 15:40:53   2029s] Bad Lib Cell Checking (CMU) is done! (0)
[12/06 15:40:53   2029s] Info: 2000 insts are soft-fixed.
[12/06 15:40:53   2029s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.107, REAL:0.107, MEM:3645.4M, EPOCH TIME: 1733517653.378302
[12/06 15:40:53   2029s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:3645.4M, EPOCH TIME: 1733517653.378357
[12/06 15:40:53   2029s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.001, REAL:0.001, MEM:3645.4M, EPOCH TIME: 1733517653.378969
[12/06 15:40:53   2029s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3645.4MB).
[12/06 15:40:53   2029s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.217, REAL:0.218, MEM:3645.4M, EPOCH TIME: 1733517653.409064
[12/06 15:40:53   2029s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.217, REAL:0.218, MEM:3645.4M, EPOCH TIME: 1733517653.409093
[12/06 15:40:53   2029s] TDRefine: refinePlace mode is spiral
[12/06 15:40:53   2029s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1664445.6
[12/06 15:40:53   2029s] OPERPROF: Starting RefinePlace at level 1, MEM:3645.4M, EPOCH TIME: 1733517653.409171
[12/06 15:40:53   2029s] *** Starting refinePlace (0:33:50 mem=3645.4M) ***
[12/06 15:40:53   2029s] Total net bbox length = 5.007e+06 (2.615e+06 2.392e+06) (ext = 1.708e+04)
[12/06 15:40:53   2029s] 
[12/06 15:40:53   2029s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/06 15:40:53   2029s] Info: 2000 insts are soft-fixed.
[12/06 15:40:53   2029s] Move report: Pre Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/06 15:40:53   2029s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/06 15:40:53   2029s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/06 15:40:53   2029s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/06 15:40:53   2029s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/06 15:40:53   2029s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3645.4M, EPOCH TIME: 1733517653.625566
[12/06 15:40:53   2029s] Starting refinePlace ...
[12/06 15:40:53   2029s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/06 15:40:53   2029s] One DDP V2 for no tweak run.
[12/06 15:40:53   2029s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/06 15:40:53   2030s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:3665.4M, EPOCH TIME: 1733517653.927969
[12/06 15:40:53   2030s] DDP initSite1 nrRow 831 nrJob 831
[12/06 15:40:53   2030s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:3665.4M, EPOCH TIME: 1733517653.928075
[12/06 15:40:53   2030s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.012, REAL:0.012, MEM:3665.4M, EPOCH TIME: 1733517653.939907
[12/06 15:40:53   2030s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:3665.4M, EPOCH TIME: 1733517653.939938
[12/06 15:40:53   2030s] DDP markSite nrRow 831 nrJob 831
[12/06 15:40:53   2030s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.020, REAL:0.020, MEM:3665.4M, EPOCH TIME: 1733517653.959792
[12/06 15:40:53   2030s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.032, REAL:0.032, MEM:3665.4M, EPOCH TIME: 1733517653.959890
[12/06 15:40:54   2030s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:3680.0M, EPOCH TIME: 1733517654.022223
[12/06 15:40:54   2030s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:3680.0M, EPOCH TIME: 1733517654.022306
[12/06 15:40:54   2030s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.055, REAL:0.055, MEM:3680.0M, EPOCH TIME: 1733517654.077448
[12/06 15:40:54   2030s] ** Cut row section cpu time 0:00:00.0.
[12/06 15:40:54   2030s]  ** Cut row section real time 0:00:00.0.
[12/06 15:40:54   2030s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.056, REAL:0.056, MEM:3680.0M, EPOCH TIME: 1733517654.077965
[12/06 15:40:54   2030s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:3680.0M, EPOCH TIME: 1733517654.149435
[12/06 15:40:54   2030s] OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.000, MEM:3680.0M, EPOCH TIME: 1733517654.149667
[12/06 15:40:54   2030s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:3680.0M, EPOCH TIME: 1733517654.163146
[12/06 15:40:54   2030s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:3680.0M, EPOCH TIME: 1733517654.163210
[12/06 15:40:54   2030s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.100, REAL:0.100, MEM:3680.0M, EPOCH TIME: 1733517654.263253
[12/06 15:40:54   2030s] ** Cut row section cpu time 0:00:00.1.
[12/06 15:40:54   2030s]  ** Cut row section real time 0:00:00.0.
[12/06 15:40:54   2030s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.101, REAL:0.101, MEM:3680.0M, EPOCH TIME: 1733517654.264599
[12/06 15:40:56   2032s]   Spread Effort: high, standalone mode, useDDP on.
[12/06 15:40:56   2032s] [CPU] RefinePlace/preRPlace (cpu=0:00:02.6, real=0:00:03.0, mem=3680.0MB) @(0:33:50 - 0:33:52).
[12/06 15:40:56   2032s] Move report: preRPlace moves 17641 insts, mean move: 0.82 um, max move: 10.40 um 
[12/06 15:40:56   2032s] 	Max move on inst (ys[3].xs[2].torus_switch_xy/n_in_data_reg_reg[15]): (1297.60, 716.60) --> (1302.60, 722.00)
[12/06 15:40:56   2032s] 	Length: 27 sites, height: 1 rows, site name: core, cell type: DFSND2
[12/06 15:40:56   2032s] wireLenOptFixPriorityInst 58160 inst fixed
[12/06 15:40:56   2032s] 
[12/06 15:40:56   2032s] Running Spiral with 1 thread in Normal Mode  fetchWidth=1024 
[12/06 15:41:00   2037s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7ff4581f0e08.
[12/06 15:41:00   2037s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 15:41:00   2037s] Move report: legalization moves 605 insts, mean move: 3.04 um, max move: 49.80 um spiral
[12/06 15:41:00   2037s] 	Max move on inst (ys[1].xs[2].torus_switch_xy/xbar_gen[7].xbar_inst): (1353.60, 939.80) --> (1371.00, 972.20)
[12/06 15:41:00   2037s] [CPU] RefinePlace/Spiral (cpu=0:00:01.9, real=0:00:01.0)
[12/06 15:41:00   2037s] [CPU] RefinePlace/Commit (cpu=0:00:02.3, real=0:00:03.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:02.3, real=0:00:03.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/06 15:41:00   2037s] [CPU] RefinePlace/Legalization (cpu=0:00:04.6, real=0:00:04.0, mem=3648.0MB) @(0:33:52 - 0:33:57).
[12/06 15:41:00   2037s] Move report: Detail placement moves 17757 insts, mean move: 0.91 um, max move: 46.80 um 
[12/06 15:41:00   2037s] 	Max move on inst (ys[1].xs[2].torus_switch_xy/xbar_gen[7].xbar_inst): (1356.60, 939.80) --> (1371.00, 972.20)
[12/06 15:41:00   2037s] 	Runtime: CPU: 0:00:07.3 REAL: 0:00:07.0 MEM: 3648.0MB
[12/06 15:41:00   2037s] Statistics of distance of Instance movement in refine placement:
[12/06 15:41:00   2037s]   maximum (X+Y) =        46.80 um
[12/06 15:41:00   2037s]   inst (ys[1].xs[2].torus_switch_xy/xbar_gen[7].xbar_inst) with max move: (1356.6, 939.8) -> (1371, 972.2)
[12/06 15:41:00   2037s]   mean    (X+Y) =         0.91 um
[12/06 15:41:00   2037s] Summary Report:
[12/06 15:41:00   2037s] Instances move: 17757 (out of 108545 movable)
[12/06 15:41:00   2037s] Instances flipped: 0
[12/06 15:41:00   2037s] Mean displacement: 0.91 um
[12/06 15:41:00   2037s] Max displacement: 46.80 um (Instance: ys[1].xs[2].torus_switch_xy/xbar_gen[7].xbar_inst) (1356.6, 939.8) -> (1371, 972.2)
[12/06 15:41:00   2037s] 	Length: 28 sites, height: 2 rows, site name: core, cell type: torus_xbar_1b
[12/06 15:41:00   2037s] 	Violation at original loc: Placement Blockage Violation
[12/06 15:41:00   2037s] Total instances moved : 17757
[12/06 15:41:00   2037s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:7.348, REAL:7.330, MEM:3648.0M, EPOCH TIME: 1733517660.955630
[12/06 15:41:01   2037s] Total net bbox length = 5.014e+06 (2.620e+06 2.394e+06) (ext = 1.708e+04)
[12/06 15:41:01   2037s] Runtime: CPU: 0:00:07.6 REAL: 0:00:07.0 MEM: 3648.0MB
[12/06 15:41:01   2037s] [CPU] RefinePlace/total (cpu=0:00:07.6, real=0:00:07.0, mem=3648.0MB) @(0:33:50 - 0:33:57).
[12/06 15:41:01   2037s] *** Finished refinePlace (0:33:57 mem=3648.0M) ***
[12/06 15:41:01   2037s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1664445.6
[12/06 15:41:01   2037s] OPERPROF: Finished RefinePlace at level 1, CPU:7.609, REAL:7.591, MEM:3648.0M, EPOCH TIME: 1733517661.000647
[12/06 15:41:01   2037s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3648.0M, EPOCH TIME: 1733517661.000684
[12/06 15:41:01   2037s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:111649).
[12/06 15:41:01   2037s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 15:41:01   2037s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 15:41:01   2037s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 15:41:01   2037s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.346, REAL:0.346, MEM:3613.0M, EPOCH TIME: 1733517661.347021
[12/06 15:41:01   2037s]     ClockRefiner summary
[12/06 15:41:01   2037s]     All clock instances: Moved 9852, flipped 909 and cell swapped 0 (out of a total of 60160).
[12/06 15:41:01   2037s]     The largest move was 10.4 um for ys[3].xs[2].torus_switch_xy/n_in_data_reg_reg[15].
[12/06 15:41:01   2037s]     Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 2000).
[12/06 15:41:01   2037s]     Clock sinks: Moved 9852, flipped 909 and cell swapped 0 (out of a total of 58160).
[12/06 15:41:01   2037s]     The largest move was 10.4 um for ys[3].xs[2].torus_switch_xy/n_in_data_reg_reg[15].
[12/06 15:41:01   2037s]     Restoring pStatusCts on 2000 clock instances.
[12/06 15:41:01   2037s]     Revert refine place priority changes on 0 instances.
[12/06 15:41:01   2037s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:08.2 real=0:00:08.2)
[12/06 15:41:01   2037s]     Set dirty flag on 18021 instances, 10380 nets
[12/06 15:41:01   2037s]   PostConditioning done.
[12/06 15:41:01   2037s] Net route status summary:
[12/06 15:41:01   2037s]   Clock:      2001 (unrouted=0, trialRouted=0, noStatus=2, routed=0, fixed=1999, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/06 15:41:01   2037s]   Non-clock: 132150 (unrouted=24268, trialRouted=107882, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=24267, (crossesIlmBoundary AND tooFewTerms=0)])
[12/06 15:41:01   2037s]   Update timing and DAG stats after post-conditioning...
[12/06 15:41:01   2037s]   Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/06 15:41:01   2037s]   Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late...
[12/06 15:41:01   2037s] End AAE Lib Interpolated Model. (MEM=3613.05 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/06 15:41:03   2039s]   Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late done. (took cpu=0:00:01.8 real=0:00:01.8)
[12/06 15:41:04   2040s]   Clock DAG stats after post-conditioning:
[12/06 15:41:04   2040s]     cell counts      : b=2000, i=0, icg=0, dcg=0, l=0, total=2000
[12/06 15:41:04   2040s]     sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
[12/06 15:41:04   2040s]     misc counts      : r=1, pp=0
[12/06 15:41:04   2040s]     cell areas       : b=5907.240um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5907.240um^2
[12/06 15:41:04   2040s]     cell capacitance : b=3.353pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=3.353pF
[12/06 15:41:04   2040s]     sink capacitance : total=41.961pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 15:41:04   2040s]     wire capacitance : top=0.000pF, trunk=4.159pF, leaf=31.682pF, total=35.841pF
[12/06 15:41:04   2040s]     wire lengths     : top=0.000um, trunk=32160.058um, leaf=222235.020um, total=254395.078um
[12/06 15:41:04   2040s]     hp wire lengths  : top=0.000um, trunk=26943.400um, leaf=82439.200um, total=109382.600um
[12/06 15:41:04   2040s]   Clock DAG net violations after post-conditioning:
[12/06 15:41:04   2040s]     Remaining Transition : {count=105, worst=[0.009ns, 0.008ns, 0.008ns, 0.008ns, 0.008ns, 0.007ns, 0.006ns, 0.006ns, 0.006ns, 0.006ns, ...]} avg=0.003ns sd=0.002ns sum=0.334ns
[12/06 15:41:04   2040s]   Clock DAG primary half-corner transition distribution after post-conditioning:
[12/06 15:41:04   2040s]     Trunk : target=0.133ns count=476 avg=0.056ns sd=0.029ns min=0.007ns max=0.138ns {368 <= 0.080ns, 72 <= 0.106ns, 27 <= 0.120ns, 4 <= 0.126ns, 4 <= 0.133ns} {1 <= 0.140ns, 0 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
[12/06 15:41:04   2040s]     Leaf  : target=0.133ns count=1525 avg=0.111ns sd=0.026ns min=0.018ns max=0.142ns {351 <= 0.080ns, 110 <= 0.106ns, 148 <= 0.120ns, 331 <= 0.126ns, 481 <= 0.133ns} {99 <= 0.140ns, 5 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
[12/06 15:41:04   2040s]   Clock DAG library cell distribution after post-conditioning {count}:
[12/06 15:41:04   2040s]      Bufs: CKBD4: 1653 CKBD2: 72 CKBD1: 275 
[12/06 15:41:04   2040s]   Clock DAG hash after post-conditioning: 10902142793008641457 14141494503576217570
[12/06 15:41:04   2040s]   CTS services accumulated run-time stats after post-conditioning:
[12/06 15:41:04   2040s]     delay calculator: calls=288434, total_wall_time=8.948s, mean_wall_time=0.031ms
[12/06 15:41:04   2040s]     legalizer: calls=164655, total_wall_time=3.569s, mean_wall_time=0.022ms
[12/06 15:41:04   2040s]     steiner router: calls=174379, total_wall_time=38.474s, mean_wall_time=0.221ms
[12/06 15:41:04   2040s]   Primary reporting skew groups after post-conditioning:
[12/06 15:41:04   2040s]     skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.626, max=0.731, avg=0.690, sd=0.019], skew [0.104 vs 0.058*], 89.4% {0.659, 0.717} (wid=0.030 ws=0.020) (gid=0.717 gs=0.112)
[12/06 15:41:05   2041s]         min path sink: ys[1].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg[17][15]/CP
[12/06 15:41:05   2041s]         max path sink: ys[2].xs[3].torus_switch_xy/s_out_data_reg_reg[6]/CP
[12/06 15:41:05   2041s]   Skew group summary after post-conditioning:
[12/06 15:41:05   2041s]     skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.626, max=0.731, avg=0.690, sd=0.019], skew [0.104 vs 0.058*], 89.4% {0.659, 0.717} (wid=0.030 ws=0.020) (gid=0.717 gs=0.112)
[12/06 15:41:05   2041s]   CCOpt::Phase::PostConditioning done. (took cpu=0:00:36.0 real=0:00:36.1)
[12/06 15:41:05   2041s]   Setting CTS place status to fixed for clock tree and sinks.
[12/06 15:41:05   2041s]   numClockCells = 2002, numClockCellsFixed = 2002, numClockCellsRestored = 0, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[12/06 15:41:05   2041s]   Post-balance tidy up or trial balance steps...
[12/06 15:41:05   2041s]   
[12/06 15:41:05   2041s]   Clock DAG stats at end of CTS:
[12/06 15:41:05   2041s]   ==============================
[12/06 15:41:05   2041s]   
[12/06 15:41:05   2041s]   ----------------------------------------------------------
[12/06 15:41:05   2041s]   Cell type                 Count    Area        Capacitance
[12/06 15:41:05   2041s]   ----------------------------------------------------------
[12/06 15:41:05   2041s]   Buffers                   2000     5907.240       3.353
[12/06 15:41:05   2041s]   Inverters                    0        0.000       0.000
[12/06 15:41:05   2041s]   Integrated Clock Gates       0        0.000       0.000
[12/06 15:41:05   2041s]   Discrete Clock Gates         0        0.000       0.000
[12/06 15:41:05   2041s]   Clock Logic                  0        0.000       0.000
[12/06 15:41:05   2041s]   All                       2000     5907.240       3.353
[12/06 15:41:05   2041s]   ----------------------------------------------------------
[12/06 15:41:05   2041s]   
[12/06 15:41:05   2041s]   
[12/06 15:41:05   2041s]   Clock DAG sink counts at end of CTS:
[12/06 15:41:05   2041s]   ====================================
[12/06 15:41:05   2041s]   
[12/06 15:41:05   2041s]   -------------------------
[12/06 15:41:05   2041s]   Sink type           Count
[12/06 15:41:05   2041s]   -------------------------
[12/06 15:41:05   2041s]   Regular             58160
[12/06 15:41:05   2041s]   Enable Latch            0
[12/06 15:41:05   2041s]   Load Capacitance        0
[12/06 15:41:05   2041s]   Antenna Diode           0
[12/06 15:41:05   2041s]   Node Sink               0
[12/06 15:41:05   2041s]   Total               58160
[12/06 15:41:05   2041s]   -------------------------
[12/06 15:41:05   2041s]   
[12/06 15:41:05   2041s]   
[12/06 15:41:05   2041s]   Clock DAG wire lengths at end of CTS:
[12/06 15:41:05   2041s]   =====================================
[12/06 15:41:05   2041s]   
[12/06 15:41:05   2041s]   --------------------
[12/06 15:41:05   2041s]   Type     Wire Length
[12/06 15:41:05   2041s]   --------------------
[12/06 15:41:05   2041s]   Top           0.000
[12/06 15:41:05   2041s]   Trunk     32160.058
[12/06 15:41:05   2041s]   Leaf     222235.020
[12/06 15:41:05   2041s]   Total    254395.078
[12/06 15:41:05   2041s]   --------------------
[12/06 15:41:05   2041s]   
[12/06 15:41:05   2041s]   
[12/06 15:41:05   2041s]   Clock DAG hp wire lengths at end of CTS:
[12/06 15:41:05   2041s]   ========================================
[12/06 15:41:05   2041s]   
[12/06 15:41:05   2041s]   -----------------------
[12/06 15:41:05   2041s]   Type     hp Wire Length
[12/06 15:41:05   2041s]   -----------------------
[12/06 15:41:05   2041s]   Top             0.000
[12/06 15:41:05   2041s]   Trunk       26943.400
[12/06 15:41:05   2041s]   Leaf        82439.200
[12/06 15:41:05   2041s]   Total      109382.600
[12/06 15:41:05   2041s]   -----------------------
[12/06 15:41:05   2041s]   
[12/06 15:41:05   2041s]   
[12/06 15:41:05   2041s]   Clock DAG capacitances at end of CTS:
[12/06 15:41:05   2041s]   =====================================
[12/06 15:41:05   2041s]   
[12/06 15:41:05   2041s]   -----------------------------------
[12/06 15:41:05   2041s]   Type     Gate      Wire      Total
[12/06 15:41:05   2041s]   -----------------------------------
[12/06 15:41:05   2041s]   Top       0.000     0.000     0.000
[12/06 15:41:05   2041s]   Trunk     3.267     4.159     7.426
[12/06 15:41:05   2041s]   Leaf     42.047    31.682    73.729
[12/06 15:41:05   2041s]   Total    45.314    35.841    81.155
[12/06 15:41:05   2041s]   -----------------------------------
[12/06 15:41:05   2041s]   
[12/06 15:41:05   2041s]   
[12/06 15:41:05   2041s]   Clock DAG sink capacitances at end of CTS:
[12/06 15:41:05   2041s]   ==========================================
[12/06 15:41:05   2041s]   
[12/06 15:41:05   2041s]   ------------------------------------------------
[12/06 15:41:05   2041s]   Total     Average    Std. Dev.    Min      Max
[12/06 15:41:05   2041s]   ------------------------------------------------
[12/06 15:41:05   2041s]   41.961     0.001       0.000      0.001    0.001
[12/06 15:41:05   2041s]   ------------------------------------------------
[12/06 15:41:05   2041s]   
[12/06 15:41:05   2041s]   
[12/06 15:41:05   2041s]   Clock DAG net violations at end of CTS:
[12/06 15:41:05   2041s]   =======================================
[12/06 15:41:05   2041s]   
[12/06 15:41:05   2041s]   ------------------------------------------------------------------------------------------------------------------------------------------------------
[12/06 15:41:05   2041s]   Type                    Units    Count    Average    Std. Dev.    Sum      Top 10 violations
[12/06 15:41:05   2041s]   ------------------------------------------------------------------------------------------------------------------------------------------------------
[12/06 15:41:05   2041s]   Remaining Transition    ns        105      0.003       0.002      0.334    [0.009, 0.008, 0.008, 0.008, 0.008, 0.007, 0.006, 0.006, 0.006, 0.006, ...]
[12/06 15:41:05   2041s]   ------------------------------------------------------------------------------------------------------------------------------------------------------
[12/06 15:41:05   2041s]   
[12/06 15:41:05   2041s]   
[12/06 15:41:05   2041s]   Clock DAG primary half-corner transition distribution at end of CTS:
[12/06 15:41:05   2041s]   ====================================================================
[12/06 15:41:05   2041s]   
[12/06 15:41:05   2041s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/06 15:41:05   2041s]   Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                                        Over Target
[12/06 15:41:05   2041s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/06 15:41:05   2041s]   Trunk       0.133      476      0.056       0.029      0.007    0.138    {368 <= 0.080ns, 72 <= 0.106ns, 27 <= 0.120ns, 4 <= 0.126ns, 4 <= 0.133ns}          {1 <= 0.140ns, 0 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
[12/06 15:41:05   2041s]   Leaf        0.133     1525      0.111       0.026      0.018    0.142    {351 <= 0.080ns, 110 <= 0.106ns, 148 <= 0.120ns, 331 <= 0.126ns, 481 <= 0.133ns}    {99 <= 0.140ns, 5 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
[12/06 15:41:05   2041s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/06 15:41:05   2041s]   
[12/06 15:41:05   2041s]   
[12/06 15:41:05   2041s]   Clock DAG library cell distribution at end of CTS:
[12/06 15:41:05   2041s]   ==================================================
[12/06 15:41:05   2041s]   
[12/06 15:41:05   2041s]   --------------------------------------
[12/06 15:41:05   2041s]   Name     Type      Inst     Inst Area 
[12/06 15:41:05   2041s]                      Count    (um^2)
[12/06 15:41:05   2041s]   --------------------------------------
[12/06 15:41:05   2041s]   CKBD4    buffer    1653      5355.720
[12/06 15:41:05   2041s]   CKBD2    buffer      72       155.520
[12/06 15:41:05   2041s]   CKBD1    buffer     275       396.000
[12/06 15:41:05   2041s]   --------------------------------------
[12/06 15:41:05   2041s]   
[12/06 15:41:05   2041s]   Clock DAG hash at end of CTS: 10902142793008641457 14141494503576217570
[12/06 15:41:05   2041s]   CTS services accumulated run-time stats at end of CTS:
[12/06 15:41:05   2041s]     delay calculator: calls=288434, total_wall_time=8.948s, mean_wall_time=0.031ms
[12/06 15:41:05   2041s]     legalizer: calls=164655, total_wall_time=3.569s, mean_wall_time=0.022ms
[12/06 15:41:05   2041s]     steiner router: calls=174379, total_wall_time=38.474s, mean_wall_time=0.221ms
[12/06 15:41:06   2042s]   
[12/06 15:41:06   2042s]   Primary reporting skew groups summary at end of CTS:
[12/06 15:41:06   2042s]   ====================================================
[12/06 15:41:06   2042s]   
[12/06 15:41:06   2042s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/06 15:41:06   2042s]   Half-corner                        Skew Group                         Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[12/06 15:41:06   2042s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/06 15:41:06   2042s]   delay_corner_wcl_slow:both.late    ideal_clock/functional_wcl_fast    0.626     0.731     0.104      0.058*         0.020           0.002           0.690        0.019     89.4% {0.659, 0.717}
[12/06 15:41:06   2042s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/06 15:41:06   2042s]   
[12/06 15:41:06   2042s]   
[12/06 15:41:06   2042s]   Skew group summary at end of CTS:
[12/06 15:41:06   2042s]   =================================
[12/06 15:41:06   2042s]   
[12/06 15:41:06   2042s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/06 15:41:06   2042s]   Half-corner                        Skew Group                         Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[12/06 15:41:06   2042s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/06 15:41:06   2042s]   delay_corner_wcl_slow:both.late    ideal_clock/functional_wcl_fast    0.626     0.731     0.104      0.058*         0.020           0.002           0.690        0.019     89.4% {0.659, 0.717}
[12/06 15:41:06   2042s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/06 15:41:06   2042s]   
[12/06 15:41:06   2042s]   
[12/06 15:41:06   2042s]   Min/max skew group path pins for unmet skew targets:
[12/06 15:41:06   2042s]   ====================================================
[12/06 15:41:06   2042s]   
[12/06 15:41:06   2042s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/06 15:41:06   2042s]   Half-corner                        Skew Group                         Min/Max    Delay    Pin
[12/06 15:41:06   2042s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/06 15:41:06   2042s]   delay_corner_wcl_slow:both.late    ideal_clock/functional_wcl_fast    Min        0.626    ys[1].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg[17][15]/CP
[12/06 15:41:06   2042s]   delay_corner_wcl_slow:both.late    ideal_clock/functional_wcl_fast    Max        0.731    ys[2].xs[3].torus_switch_xy/s_out_data_reg_reg[6]/CP
[12/06 15:41:06   2042s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/06 15:41:06   2042s]   
[12/06 15:41:06   2042s]   
[12/06 15:41:06   2042s]   Found a total of 5183 clock tree pins with a slew violation.
[12/06 15:41:06   2042s]   
[12/06 15:41:06   2042s]   Slew violation summary across all clock trees - Top 10 violating pins:
[12/06 15:41:06   2042s]   ======================================================================
[12/06 15:41:06   2042s]   
[12/06 15:41:06   2042s]   Target and measured clock slews (in ns):
[12/06 15:41:06   2042s]   
[12/06 15:41:06   2042s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/06 15:41:06   2042s]   Half corner                      Violation  Slew    Slew      Dont   Ideal  Target         Pin
[12/06 15:41:06   2042s]                                    amount     target  achieved  touch  net?   source         
[12/06 15:41:06   2042s]                                                                 net?                         
[12/06 15:41:06   2042s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/06 15:41:06   2042s]   delay_corner_wcl_slow:both.late    0.009    0.133    0.142    N      N      auto computed  ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg[20][27]/CP
[12/06 15:41:06   2042s]   delay_corner_wcl_slow:both.late    0.009    0.133    0.142    N      N      auto computed  ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg[20][8]/CP
[12/06 15:41:06   2042s]   delay_corner_wcl_slow:both.late    0.009    0.133    0.142    N      N      auto computed  ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg[20][2]/CP
[12/06 15:41:06   2042s]   delay_corner_wcl_slow:both.late    0.009    0.133    0.142    N      N      auto computed  ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg[19][26]/CP
[12/06 15:41:06   2042s]   delay_corner_wcl_slow:both.late    0.009    0.133    0.142    N      N      auto computed  ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg[18][26]/CP
[12/06 15:41:06   2042s]   delay_corner_wcl_slow:both.late    0.009    0.133    0.142    N      N      auto computed  ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg[17][10]/CP
[12/06 15:41:06   2042s]   delay_corner_wcl_slow:both.late    0.009    0.133    0.142    N      N      auto computed  ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg[16][23]/CP
[12/06 15:41:06   2042s]   delay_corner_wcl_slow:both.late    0.009    0.133    0.142    N      N      auto computed  ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg[16][10]/CP
[12/06 15:41:06   2042s]   delay_corner_wcl_slow:both.late    0.009    0.133    0.142    N      N      auto computed  ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg[16][5]/CP
[12/06 15:41:06   2042s]   delay_corner_wcl_slow:both.late    0.009    0.133    0.142    N      N      auto computed  ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/CTS_ccl_a_buf_00991/Z
[12/06 15:41:06   2042s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/06 15:41:06   2042s]   
[12/06 15:41:06   2042s]   Target sources:
[12/06 15:41:06   2042s]   auto extracted - target was extracted from SDC.
[12/06 15:41:06   2042s]   auto computed - target was computed when balancing trees.
[12/06 15:41:06   2042s]   explicit - target is explicitly set via target_max_trans property.
[12/06 15:41:06   2042s]   pin explicit - target is explicitly set for this pin via pin_target_max_trans property.
[12/06 15:41:06   2042s]   liberty explicit - target is explicitly set via max_transition from liberty library.
[12/06 15:41:06   2042s]   
[12/06 15:41:06   2042s]   Found 0 pins on nets marked dont_touch that have slew violations.
[12/06 15:41:06   2042s]   Found 0 pins on nets marked dont_touch that do not have slew violations.
[12/06 15:41:06   2042s]   Found 0 pins on nets marked ideal_network that have slew violations.
[12/06 15:41:06   2042s]   Found 0 pins on nets marked ideal_network that do not have slew violations.
[12/06 15:41:06   2042s]   
[12/06 15:41:06   2042s]   
[12/06 15:41:06   2042s]   Post-balance tidy up or trial balance steps done. (took cpu=0:00:01.5 real=0:00:01.5)
[12/06 15:41:06   2042s] Synthesizing clock trees done.
[12/06 15:41:06   2042s] Tidy Up And Update Timing...
[12/06 15:41:07   2043s] External - Set all clocks to propagated mode...
[12/06 15:41:07   2043s] Innovus updating I/O latencies
[12/06 15:41:14   2050s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/06 15:41:14   2050s] #################################################################################
[12/06 15:41:14   2050s] # Design Stage: PreRoute
[12/06 15:41:14   2050s] # Design Name: torus_credit_D_W32
[12/06 15:41:14   2050s] # Design Mode: 90nm
[12/06 15:41:14   2050s] # Analysis Mode: MMMC Non-OCV 
[12/06 15:41:14   2050s] # Parasitics Mode: No SPEF/RCDB 
[12/06 15:41:14   2050s] # Signoff Settings: SI Off 
[12/06 15:41:14   2050s] #################################################################################
[12/06 15:41:20   2056s] Topological Sorting (REAL = 0:00:00.0, MEM = 3692.1M, InitMEM = 3692.1M)
[12/06 15:41:20   2056s] Start delay calculation (fullDC) (1 T). (MEM=3692.12)
[12/06 15:41:21   2057s] End AAE Lib Interpolated Model. (MEM=3716.91 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/06 15:41:31   2067s] Total number of fetched objects 110533
[12/06 15:41:33   2069s] Total number of fetched objects 110533
[12/06 15:41:35   2071s] Total number of fetched objects 110533
[12/06 15:41:38   2074s] End Timing Check Calculation. (CPU Time=0:00:03.1, Real Time=0:00:03.0)
[12/06 15:41:41   2077s] End Timing Check Calculation. (CPU Time=0:00:03.2, Real Time=0:00:03.0)
[12/06 15:41:44   2081s] End Timing Check Calculation. (CPU Time=0:00:03.2, Real Time=0:00:03.0)
[12/06 15:41:44   2081s] End delay calculation. (MEM=3831.81 CPU=0:00:15.1 REAL=0:00:15.0)
[12/06 15:41:44   2081s] End delay calculation (fullDC). (MEM=3831.81 CPU=0:00:24.3 REAL=0:00:24.0)
[12/06 15:41:44   2081s] *** CDM Built up (cpu=0:00:30.7  real=0:00:30.0  mem= 3831.8M) ***
[12/06 15:41:46   2083s] Setting all clocks to propagated mode.
[12/06 15:41:46   2083s] External - Set all clocks to propagated mode done. (took cpu=0:00:39.7 real=0:00:39.4)
[12/06 15:41:47   2083s] Clock DAG stats after update timingGraph:
[12/06 15:41:47   2083s]   cell counts      : b=2000, i=0, icg=0, dcg=0, l=0, total=2000
[12/06 15:41:47   2083s]   sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
[12/06 15:41:47   2083s]   misc counts      : r=1, pp=0
[12/06 15:41:47   2083s]   cell areas       : b=5907.240um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5907.240um^2
[12/06 15:41:47   2083s]   cell capacitance : b=3.353pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=3.353pF
[12/06 15:41:47   2083s]   sink capacitance : total=41.961pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 15:41:47   2083s]   wire capacitance : top=0.000pF, trunk=4.159pF, leaf=31.682pF, total=35.841pF
[12/06 15:41:47   2083s]   wire lengths     : top=0.000um, trunk=32160.058um, leaf=222235.020um, total=254395.078um
[12/06 15:41:47   2083s]   hp wire lengths  : top=0.000um, trunk=26943.400um, leaf=82439.200um, total=109382.600um
[12/06 15:41:47   2083s] Clock DAG net violations after update timingGraph:
[12/06 15:41:47   2083s]   Remaining Transition : {count=105, worst=[0.009ns, 0.008ns, 0.008ns, 0.008ns, 0.008ns, 0.007ns, 0.006ns, 0.006ns, 0.006ns, 0.006ns, ...]} avg=0.003ns sd=0.002ns sum=0.334ns
[12/06 15:41:47   2083s] Clock DAG primary half-corner transition distribution after update timingGraph:
[12/06 15:41:47   2083s]   Trunk : target=0.133ns count=476 avg=0.056ns sd=0.029ns min=0.007ns max=0.138ns {368 <= 0.080ns, 72 <= 0.106ns, 27 <= 0.120ns, 4 <= 0.126ns, 4 <= 0.133ns} {1 <= 0.140ns, 0 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
[12/06 15:41:47   2083s]   Leaf  : target=0.133ns count=1525 avg=0.111ns sd=0.026ns min=0.018ns max=0.142ns {351 <= 0.080ns, 110 <= 0.106ns, 148 <= 0.120ns, 331 <= 0.126ns, 481 <= 0.133ns} {99 <= 0.140ns, 5 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
[12/06 15:41:47   2083s] Clock DAG library cell distribution after update timingGraph {count}:
[12/06 15:41:47   2083s]    Bufs: CKBD4: 1653 CKBD2: 72 CKBD1: 275 
[12/06 15:41:47   2083s] Clock DAG hash after update timingGraph: 10902142793008641457 14141494503576217570
[12/06 15:41:47   2083s] CTS services accumulated run-time stats after update timingGraph:
[12/06 15:41:47   2083s]   delay calculator: calls=288434, total_wall_time=8.948s, mean_wall_time=0.031ms
[12/06 15:41:47   2083s]   legalizer: calls=164655, total_wall_time=3.569s, mean_wall_time=0.022ms
[12/06 15:41:47   2083s]   steiner router: calls=174379, total_wall_time=38.474s, mean_wall_time=0.221ms
[12/06 15:41:47   2083s] Primary reporting skew groups after update timingGraph:
[12/06 15:41:47   2083s]   skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.626, max=0.731, avg=0.690, sd=0.019], skew [0.104 vs 0.058*], 89.4% {0.659, 0.717} (wid=0.030 ws=0.020) (gid=0.717 gs=0.112)
[12/06 15:41:47   2083s]       min path sink: ys[1].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg[17][15]/CP
[12/06 15:41:47   2083s]       max path sink: ys[2].xs[3].torus_switch_xy/s_out_data_reg_reg[6]/CP
[12/06 15:41:47   2084s] Skew group summary after update timingGraph:
[12/06 15:41:47   2084s]   skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.626, max=0.731, avg=0.690, sd=0.019], skew [0.104 vs 0.058*], 89.4% {0.659, 0.717} (wid=0.030 ws=0.020) (gid=0.717 gs=0.112)
[12/06 15:41:47   2084s] Logging CTS constraint violations...
[12/06 15:41:47   2084s]   Clock tree ideal_clock has 100 slew violations.
[12/06 15:41:47   2084s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 52 slew violations below cell ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/CTS_ccl_a_buf_00991 (a lib_cell CKBD4) at (711.600,288.200), in power domain auto-default with half corner delay_corner_wcl_slow:both.late. The worst violation was at the pin ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/CTS_ccl_a_buf_00991/Z with a slew time target of 0.133ns. Achieved a slew time of 0.142ns.
[12/06 15:41:47   2084s] 
[12/06 15:41:47   2084s] Type 'man IMPCCOPT-1007' for more detail.
[12/06 15:41:47   2084s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 49 slew violations below cell ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/CTS_ccl_a_buf_01021 (a lib_cell CKBD4) at (569.000,219.800), in power domain auto-default with half corner delay_corner_wcl_slow:both.late. The worst violation was at the pin ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/CTS_ccl_a_buf_01021/Z with a slew time target of 0.133ns. Achieved a slew time of 0.141ns.
[12/06 15:41:47   2084s] 
[12/06 15:41:47   2084s] Type 'man IMPCCOPT-1007' for more detail.
[12/06 15:41:47   2084s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 54 slew violations below cell ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/CTS_ccl_a_buf_01019 (a lib_cell CKBD4) at (557.400,173.000), in power domain auto-default with half corner delay_corner_wcl_slow:both.late. The worst violation was at the pin ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/CTS_ccl_a_buf_01019/Z with a slew time target of 0.133ns. Achieved a slew time of 0.141ns.
[12/06 15:41:47   2084s] 
[12/06 15:41:47   2084s] Type 'man IMPCCOPT-1007' for more detail.
[12/06 15:41:47   2084s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 50 slew violations below cell ys[1].xs[2].torus_switch_xy/west_conn_rx/CTS_ccl_a_buf_00769 (a lib_cell CKBD4) at (1375.000,984.800), in power domain auto-default with half corner delay_corner_wcl_slow:both.late. The worst violation was at the pin ys[1].xs[2].torus_switch_xy/west_conn_rx/CTS_ccl_a_buf_00769/Z with a slew time target of 0.133ns. Achieved a slew time of 0.141ns.
[12/06 15:41:47   2084s] 
[12/06 15:41:47   2084s] Type 'man IMPCCOPT-1007' for more detail.
[12/06 15:41:47   2084s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 50 slew violations below cell ys[1].xs[1].torus_switch_xy/west_conn_rx/CTS_csf_buf_01472 (a lib_cell CKBD4) at (987.200,1035.200), in power domain auto-default with half corner delay_corner_wcl_slow:both.late. The worst violation was at the pin ys[1].xs[1].torus_switch_xy/west_conn_rx/CTS_csf_buf_01472/Z with a slew time target of 0.133ns. Achieved a slew time of 0.141ns.
[12/06 15:41:47   2084s] 
[12/06 15:41:47   2084s] Type 'man IMPCCOPT-1007' for more detail.
[12/06 15:41:47   2084s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 50 slew violations below cell ys[2].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/CTS_ccl_a_buf_00441 (a lib_cell CKBD4) at (1488.400,1332.200), in power domain auto-default with half corner delay_corner_wcl_slow:both.late. The worst violation was at the pin ys[2].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/CTS_ccl_a_buf_00441/Z with a slew time target of 0.133ns. Achieved a slew time of 0.140ns.
[12/06 15:41:47   2084s] 
[12/06 15:41:47   2084s] Type 'man IMPCCOPT-1007' for more detail.
[12/06 15:41:47   2084s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 52 slew violations below cell ys[1].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/CTS_ccl_a_buf_00825 (a lib_cell CKBD4) at (932.000,1082.000), in power domain auto-default with half corner delay_corner_wcl_slow:both.late. The worst violation was at the pin ys[1].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/CTS_ccl_a_buf_00825/Z with a slew time target of 0.133ns. Achieved a slew time of 0.139ns.
[12/06 15:41:47   2084s] 
[12/06 15:41:47   2084s] Type 'man IMPCCOPT-1007' for more detail.
[12/06 15:41:47   2084s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 50 slew violations below cell ys[3].xs[1].torus_switch_xy/west_conn_rx/CTS_ccl_a_buf_00192 (a lib_cell CKBD4) at (960.800,588.800), in power domain auto-default with half corner delay_corner_wcl_slow:both.late. The worst violation was at the pin ys[3].xs[1].torus_switch_xy/west_conn_rx/CTS_ccl_a_buf_00192/Z with a slew time target of 0.133ns. Achieved a slew time of 0.139ns.
[12/06 15:41:47   2084s] 
[12/06 15:41:47   2084s] Type 'man IMPCCOPT-1007' for more detail.
[12/06 15:41:47   2084s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 53 slew violations below cell ys[1].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/CTS_ccl_a_buf_00697 (a lib_cell CKBD4) at (541.400,970.400), in power domain auto-default with half corner delay_corner_wcl_slow:both.late. The worst violation was at the pin ys[1].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/CTS_ccl_a_buf_00697/Z with a slew time target of 0.133ns. Achieved a slew time of 0.139ns.
[12/06 15:41:47   2084s] 
[12/06 15:41:47   2084s] Type 'man IMPCCOPT-1007' for more detail.
[12/06 15:41:47   2084s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 48 slew violations below cell ys[3].xs[3].torus_switch_xy/CTS_ccl_a_buf_00053 (a lib_cell CKBD4) at (548.000,608.600), in power domain auto-default with half corner delay_corner_wcl_slow:both.late. The worst violation was at the pin ys[3].xs[3].torus_switch_xy/CTS_ccl_a_buf_00053/Z with a slew time target of 0.133ns. Achieved a slew time of 0.139ns.
[12/06 15:41:47   2084s] 
[12/06 15:41:47   2084s] Type 'man IMPCCOPT-1007' for more detail.
[12/06 15:41:47   2084s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 51 slew violations below cell ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/CTS_ccl_a_buf_00975 (a lib_cell CKBD4) at (706.200,219.800), in power domain auto-default with half corner delay_corner_wcl_slow:both.late. The worst violation was at the pin ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/CTS_ccl_a_buf_00975/Z with a slew time target of 0.133ns. Achieved a slew time of 0.139ns.
[12/06 15:41:47   2084s] 
[12/06 15:41:47   2084s] Type 'man IMPCCOPT-1007' for more detail.
[12/06 15:41:47   2084s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 50 slew violations below cell ys[3].xs[2].torus_switch_xy/west_conn_rx/CTS_ccl_a_buf_00123 (a lib_cell CKBD4) at (1482.200,646.400), in power domain auto-default with half corner delay_corner_wcl_slow:both.late. The worst violation was at the pin ys[3].xs[2].torus_switch_xy/west_conn_rx/CTS_ccl_a_buf_00123/Z with a slew time target of 0.133ns. Achieved a slew time of 0.139ns.
[12/06 15:41:47   2084s] 
[12/06 15:41:47   2084s] Type 'man IMPCCOPT-1007' for more detail.
[12/06 15:41:47   2084s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 50 slew violations below cell ys[1].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/CTS_ccl_a_buf_00655 (a lib_cell CKBD4) at (697.000,1047.800), in power domain auto-default with half corner delay_corner_wcl_slow:both.late. The worst violation was at the pin ys[1].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/CTS_ccl_a_buf_00655/Z with a slew time target of 0.133ns. Achieved a slew time of 0.139ns.
[12/06 15:41:47   2084s] 
[12/06 15:41:47   2084s] Type 'man IMPCCOPT-1007' for more detail.
[12/06 15:41:47   2084s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 51 slew violations below cell ys[1].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/CTS_ccl_a_buf_00703 (a lib_cell CKBD4) at (548.200,1053.200), in power domain auto-default with half corner delay_corner_wcl_slow:both.late. The worst violation was at the pin ys[1].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/CTS_ccl_a_buf_00703/Z with a slew time target of 0.133ns. Achieved a slew time of 0.138ns.
[12/06 15:41:47   2084s] 
[12/06 15:41:47   2084s] Type 'man IMPCCOPT-1007' for more detail.
[12/06 15:41:47   2084s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 54 slew violations below cell ys[3].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/CTS_ccl_a_buf_00088 (a lib_cell CKBD4) at (1276.000,596.000), in power domain auto-default with half corner delay_corner_wcl_slow:both.late. The worst violation was at the pin ys[3].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/CTS_ccl_a_buf_00088/Z with a slew time target of 0.133ns. Achieved a slew time of 0.138ns.
[12/06 15:41:47   2084s] 
[12/06 15:41:47   2084s] Type 'man IMPCCOPT-1007' for more detail.
[12/06 15:41:47   2084s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 51 slew violations below cell ys[2].xs[1].torus_switch_xy/west_conn_rx/CTS_ccl_a_buf_00496 (a lib_cell CKBD4) at (931.800,1308.800), in power domain auto-default with half corner delay_corner_wcl_slow:both.late. The worst violation was at the pin ys[2].xs[1].torus_switch_xy/west_conn_rx/CTS_ccl_a_buf_00496/Z with a slew time target of 0.133ns. Achieved a slew time of 0.138ns.
[12/06 15:41:47   2084s] 
[12/06 15:41:47   2084s] Type 'man IMPCCOPT-1007' for more detail.
[12/06 15:41:47   2084s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 53 slew violations below cell ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/CTS_ccl_a_buf_00998 (a lib_cell CKBD4) at (693.400,342.200), in power domain auto-default with half corner delay_corner_wcl_slow:both.late. The worst violation was at the pin ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/CTS_ccl_a_buf_00998/Z with a slew time target of 0.133ns. Achieved a slew time of 0.138ns.
[12/06 15:41:47   2084s] 
[12/06 15:41:47   2084s] Type 'man IMPCCOPT-1007' for more detail.
[12/06 15:41:47   2084s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 53 slew violations below cell ys[1].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/CTS_ccl_a_buf_00937 (a lib_cell CKBD4) at (168.000,1078.400), in power domain auto-default with half corner delay_corner_wcl_slow:both.late. The worst violation was at the pin ys[1].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/CTS_ccl_a_buf_00937/Z with a slew time target of 0.133ns. Achieved a slew time of 0.138ns.
[12/06 15:41:47   2084s] 
[12/06 15:41:47   2084s] Type 'man IMPCCOPT-1007' for more detail.
[12/06 15:41:47   2084s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 53 slew violations below cell ys[1].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/CTS_csf_buf_01572 (a lib_cell CKBD4) at (212.600,1109.000), in power domain auto-default with half corner delay_corner_wcl_slow:both.late. The worst violation was at the pin ys[1].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/CTS_csf_buf_01572/Z with a slew time target of 0.133ns. Achieved a slew time of 0.138ns.
[12/06 15:41:47   2084s] 
[12/06 15:41:47   2084s] Type 'man IMPCCOPT-1007' for more detail.
[12/06 15:41:47   2084s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 51 slew violations below cell ys[0].xs[2].torus_switch_xy/CTS_ccl_a_buf_01042 (a lib_cell CKBD4) at (1343.800,191.000), in power domain auto-default with half corner delay_corner_wcl_slow:both.late. The worst violation was at the pin ys[0].xs[2].torus_switch_xy/CTS_ccl_a_buf_01042/Z with a slew time target of 0.133ns. Achieved a slew time of 0.138ns.
[12/06 15:41:47   2084s] 
[12/06 15:41:47   2084s] Type 'man IMPCCOPT-1007' for more detail.
[12/06 15:41:47   2084s] **WARN: (EMS-27):	Message (IMPCCOPT-1007) has exceeded the current message display limit of 20.
[12/06 15:41:47   2084s] To increase the message display limit, refer to the product command reference manual.
[12/06 15:41:47   2084s] **WARN: (IMPCCOPT-1023):	Did not meet the skew target of 0.058ns for skew group ideal_clock/functional_wcl_fast in half corner delay_corner_wcl_slow:both.late. Achieved skew of 0.104ns.
[12/06 15:41:47   2084s] Type 'man IMPCCOPT-1023' for more detail.
[12/06 15:41:47   2084s] Logging CTS constraint violations done.
[12/06 15:41:47   2084s] Tidy Up And Update Timing done. (took cpu=0:00:41.6 real=0:00:41.2)
[12/06 15:41:48   2084s] Copying last skew targets (including wire skew targets) from ideal_clock/functional_wcl_fast to ideal_clock/functional_wcl_slow (the duplicate skew group).
[12/06 15:41:48   2084s] Copying last insertion target (including wire insertion delay target) from ideal_clock/functional_wcl_fast to ideal_clock/functional_wcl_slow (the duplicate skew group).
[12/06 15:41:48   2084s] Copying last skew targets (including wire skew targets) from ideal_clock/functional_wcl_fast to ideal_clock/functional_wcl_typical (the duplicate skew group).
[12/06 15:41:48   2084s] Copying last insertion target (including wire insertion delay target) from ideal_clock/functional_wcl_fast to ideal_clock/functional_wcl_typical (the duplicate skew group).
[12/06 15:41:48   2084s] Runtime done. (took cpu=0:12:50 real=0:12:50)
[12/06 15:41:48   2084s] Runtime Report Coverage % = 98.3
[12/06 15:41:48   2084s] Runtime Summary
[12/06 15:41:48   2084s] ===============
[12/06 15:41:48   2084s] Clock Runtime:  (46%) Core CTS         349.28 (Init 8.17, Construction 94.51, Implementation 188.50, eGRPC 15.50, PostConditioning 27.86, Other 14.75)
[12/06 15:41:48   2084s] Clock Runtime:  (44%) CTS services     338.10 (RefinePlace 27.35, EarlyGlobalClock 15.79, NanoRoute 290.68, ExtractRC 4.28, TimingAnalysis 0.00)
[12/06 15:41:48   2084s] Clock Runtime:   (9%) Other CTS         69.83 (Init 11.01, CongRepair/EGR-DP 19.43, TimingUpdate 39.38, Other 0.00)
[12/06 15:41:48   2084s] Clock Runtime: (100%) Total            757.21
[12/06 15:41:48   2084s] 
[12/06 15:41:48   2084s] 
[12/06 15:41:48   2084s] Runtime Summary:
[12/06 15:41:48   2084s] ================
[12/06 15:41:48   2084s] 
[12/06 15:41:48   2084s] --------------------------------------------------------------------------------------------------------------------------------
[12/06 15:41:48   2084s] wall    % time  children  called  name
[12/06 15:41:48   2084s] --------------------------------------------------------------------------------------------------------------------------------
[12/06 15:41:48   2084s] 770.23  100.00   770.23     0       
[12/06 15:41:48   2084s] 770.23  100.00   757.21     1     Runtime
[12/06 15:41:48   2084s]   1.67    0.22     1.67     1     CCOpt::Phase::Initialization
[12/06 15:41:48   2084s]   1.67    0.22     1.66     1       Check Prerequisites
[12/06 15:41:48   2084s]   1.66    0.22     0.00     1         Leaving CCOpt scope - CheckPlace
[12/06 15:41:48   2084s]  16.82    2.18    16.49     1     CCOpt::Phase::PreparingToBalance
[12/06 15:41:48   2084s]   0.00    0.00     0.00     1       Leaving CCOpt scope - Initializing power interface
[12/06 15:41:48   2084s]   9.35    1.21     0.00     1       Leaving CCOpt scope - optDesignGlobalRouteStep
[12/06 15:41:48   2084s]   2.85    0.37     2.62     1       Legalization setup
[12/06 15:41:48   2084s]   2.36    0.31     0.00     2         Leaving CCOpt scope - Initializing placement interface
[12/06 15:41:48   2084s]   0.26    0.03     0.00     1         Leaving CCOpt scope - Cleaning up placement interface
[12/06 15:41:48   2084s]   4.29    0.56     0.00     1       Validating CTS configuration
[12/06 15:41:48   2084s]   0.00    0.00     0.00     1         Checking module port directions
[12/06 15:41:48   2084s]   0.00    0.00     0.00     1         Checking for illegal sizes of clock logic instances
[12/06 15:41:48   2084s]   0.69    0.09     0.45     1     Preparing To Balance
[12/06 15:41:48   2084s]   0.25    0.03     0.00     1       Leaving CCOpt scope - Cleaning up placement interface
[12/06 15:41:48   2084s]   0.21    0.03     0.00     1       Leaving CCOpt scope - Initializing placement interface
[12/06 15:41:48   2084s] 125.37   16.28   125.37     1     CCOpt::Phase::Construction
[12/06 15:41:48   2084s]  80.63   10.47    80.35     1       Stage::Clustering
[12/06 15:41:48   2084s]  55.49    7.20    53.88     1         Clustering
[12/06 15:41:48   2084s]   0.23    0.03     0.00     1           Initialize for clustering
[12/06 15:41:48   2084s]   0.00    0.00     0.00     1             Computing optimal clock node locations
[12/06 15:41:48   2084s]  40.21    5.22     1.49     1           Bottom-up phase
[12/06 15:41:48   2084s]   1.49    0.19     0.00     1             Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late
[12/06 15:41:48   2084s]  13.44    1.75    12.00     1           Legalizing clock trees
[12/06 15:41:48   2084s]   9.84    1.28     0.00     1             Leaving CCOpt scope - ClockRefiner
[12/06 15:41:48   2084s]   0.24    0.03     0.00     1             Leaving CCOpt scope - Cleaning up placement interface
[12/06 15:41:48   2084s]   0.30    0.04     0.00     1             Leaving CCOpt scope - Initializing placement interface
[12/06 15:41:48   2084s]   1.62    0.21     0.00     1             Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late
[12/06 15:41:48   2084s]  24.86    3.23    22.66     1         CongRepair After Initial Clustering
[12/06 15:41:48   2084s]  19.60    2.55    15.28     1           Leaving CCOpt scope - Early Global Route
[12/06 15:41:48   2084s]   5.61    0.73     0.00     1             Early Global Route - eGR only step
[12/06 15:41:48   2084s]   9.67    1.26     0.00     1             Congestion Repair
[12/06 15:41:48   2084s]   1.42    0.18     0.00     1           Leaving CCOpt scope - extractRC
[12/06 15:41:48   2084s]   1.63    0.21     0.00     1           Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late
[12/06 15:41:48   2084s]  37.88    4.92    37.88     1       Stage::DRV Fixing
[12/06 15:41:48   2084s]  36.57    4.75     0.00     1         Fixing clock tree slew time and max cap violations
[12/06 15:41:48   2084s]   1.30    0.17     0.00     1         Fixing clock tree slew time and max cap violations - detailed pass
[12/06 15:41:48   2084s]   6.87    0.89     6.73     1       Stage::Insertion Delay Reduction
[12/06 15:41:48   2084s]   0.71    0.09     0.00     1         Removing unnecessary root buffering
[12/06 15:41:48   2084s]   0.65    0.08     0.00     1         Removing unconstrained drivers
[12/06 15:41:48   2084s]   0.66    0.09     0.00     1         Reducing insertion delay 1
[12/06 15:41:48   2084s]   2.65    0.34     0.00     1         Removing longest path buffering
[12/06 15:41:48   2084s]   2.07    0.27     0.00     1         Reducing insertion delay 2
[12/06 15:41:48   2084s] 189.34   24.58   189.28     1     CCOpt::Phase::Implementation
[12/06 15:41:48   2084s]  15.24    1.98    15.09     1       Stage::Reducing Power
[12/06 15:41:48   2084s]   2.25    0.29     0.00     1         Improving clock tree routing
[12/06 15:41:48   2084s]  11.43    1.48     0.30     1         Reducing clock tree power 1
[12/06 15:41:48   2084s]   0.30    0.04     0.00     3           Legalizing clock trees
[12/06 15:41:48   2084s]   1.40    0.18     0.00     1         Reducing clock tree power 2
[12/06 15:41:48   2084s]  21.81    2.83    20.67     1       Stage::Balancing
[12/06 15:41:48   2084s]  13.89    1.80    13.23     1         Approximately balancing fragments step
[12/06 15:41:48   2084s]   3.72    0.48     0.00     1           Resolve constraints - Approximately balancing fragments
[12/06 15:41:48   2084s]   1.28    0.17     0.00     1           Estimate delay to be added in balancing - Approximately balancing fragments
[12/06 15:41:48   2084s]   1.00    0.13     0.00     1           Moving gates to improve sub-tree skew
[12/06 15:41:48   2084s]   3.84    0.50     0.00     1           Approximately balancing fragments bottom up
[12/06 15:41:48   2084s]   3.38    0.44     0.00     1           Approximately balancing fragments, wire and cell delays
[12/06 15:41:48   2084s]   1.48    0.19     0.00     1         Improving fragments clock skew
[12/06 15:41:48   2084s]   3.47    0.45     2.82     1         Approximately balancing step
[12/06 15:41:48   2084s]   1.98    0.26     0.00     1           Resolve constraints - Approximately balancing
[12/06 15:41:48   2084s]   0.84    0.11     0.00     1           Approximately balancing, wire and cell delays
[12/06 15:41:48   2084s]   0.71    0.09     0.00     1         Fixing clock tree overload
[12/06 15:41:48   2084s]   1.12    0.15     0.00     1         Approximately balancing paths
[12/06 15:41:48   2084s] 150.68   19.56   149.38     1       Stage::Polishing
[12/06 15:41:48   2084s]   1.66    0.22     0.00     1         Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late
[12/06 15:41:48   2084s]   3.74    0.49     0.00     1         Merging balancing drivers for power
[12/06 15:41:48   2084s]   2.73    0.35     0.00     1         Improving clock skew
[12/06 15:41:48   2084s]  93.69   12.16    91.31     1         Moving gates to reduce wire capacitance
[12/06 15:41:48   2084s]   1.42    0.18     0.00     2           Artificially removing short and long paths
[12/06 15:41:48   2084s]  18.54    2.41     0.30     1           Moving gates to reduce wire capacitance - iteration 1: WireCapReduction
[12/06 15:41:48   2084s]   0.30    0.04     0.00     1             Legalizing clock trees
[12/06 15:41:48   2084s]  34.07    4.42     0.12     1           Moving gates to reduce wire capacitance - iteration 1: MoveGates
[12/06 15:41:48   2084s]   0.12    0.02     0.00     1             Legalizing clock trees
[12/06 15:41:48   2084s]  10.89    1.41     0.27     1           Moving gates to reduce wire capacitance - iteration 2: WireCapReduction
[12/06 15:41:48   2084s]   0.27    0.04     0.00     1             Legalizing clock trees
[12/06 15:41:48   2084s]  26.25    3.41     0.12     1           Moving gates to reduce wire capacitance - iteration 2: MoveGates
[12/06 15:41:48   2084s]   0.12    0.02     0.00     1             Legalizing clock trees
[12/06 15:41:48   2084s]   0.14    0.02     0.00     1           Reverting Artificially removing short and long paths
[12/06 15:41:48   2084s]   5.72    0.74     0.75     1         Reducing clock tree power 3
[12/06 15:41:48   2084s]   0.51    0.07     0.00     1           Artificially removing short and long paths
[12/06 15:41:48   2084s]   0.11    0.01     0.00     1           Legalizing clock trees
[12/06 15:41:48   2084s]   0.13    0.02     0.00     1           Reverting Artificially removing short and long paths
[12/06 15:41:48   2084s]   1.14    0.15     0.00     1         Improving insertion delay
[12/06 15:41:48   2084s]  40.71    5.29    37.24     1         Wire Opt OverFix
[12/06 15:41:48   2084s]  34.55    4.49    33.08     1           Wire Reduction extra effort
[12/06 15:41:48   2084s]   0.51    0.07     0.00     1             Artificially removing short and long paths
[12/06 15:41:48   2084s]   0.54    0.07     0.00     1             Global shorten wires A0
[12/06 15:41:48   2084s]  23.90    3.10     0.00     2             Move For Wirelength - core
[12/06 15:41:48   2084s]   0.38    0.05     0.00     1             Global shorten wires A1
[12/06 15:41:48   2084s]   4.63    0.60     0.00     1             Global shorten wires B
[12/06 15:41:48   2084s]   2.98    0.39     0.00     1             Move For Wirelength - branch
[12/06 15:41:48   2084s]   0.13    0.02     0.00     1             Reverting Artificially removing short and long paths
[12/06 15:41:48   2084s]   2.69    0.35     2.69     1           Optimizing orientation
[12/06 15:41:48   2084s]   2.69    0.35     0.00     1             FlipOpt
[12/06 15:41:48   2084s]   1.55    0.20     1.18     1       Stage::Updating netlist
[12/06 15:41:48   2084s]   0.34    0.04     0.00     1         Leaving CCOpt scope - Cleaning up placement interface
[12/06 15:41:48   2084s]   0.84    0.11     0.00     1         Leaving CCOpt scope - ClockRefiner
[12/06 15:41:48   2084s]  31.19    4.05    27.79     1     CCOpt::Phase::eGRPC
[12/06 15:41:48   2084s]   7.40    0.96     5.86     1       Leaving CCOpt scope - Routing Tools
[12/06 15:41:48   2084s]   5.86    0.76     0.00     1         Early Global Route - eGR only step
[12/06 15:41:48   2084s]   1.40    0.18     0.00     1       Leaving CCOpt scope - extractRC
[12/06 15:41:48   2084s]   0.22    0.03     0.00     1       Leaving CCOpt scope - Initializing placement interface
[12/06 15:41:48   2084s]   1.67    0.22     1.66     1       Reset bufferability constraints
[12/06 15:41:48   2084s]   1.66    0.22     0.00     1         Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late
[12/06 15:41:48   2084s]   1.40    0.18     0.39     1       eGRPC Moving buffers
[12/06 15:41:48   2084s]   0.39    0.05     0.00     1         Violation analysis
[12/06 15:41:48   2084s]   2.45    0.32     0.42     1       eGRPC Initial Pass of Downsizing Clock Tree cells
[12/06 15:41:48   2084s]   0.28    0.04     0.00     1         Artificially removing long paths
[12/06 15:41:48   2084s]   0.13    0.02     0.00     1         Reverting Artificially removing long paths
[12/06 15:41:48   2084s]   0.90    0.12     0.00     1       eGRPC Fixing DRVs
[12/06 15:41:48   2084s]   0.45    0.06     0.00     1       Reconnecting optimized routes
[12/06 15:41:48   2084s]   0.30    0.04     0.00     1       Violation analysis
[12/06 15:41:48   2084s]   2.90    0.38     0.00     1       Moving clock insts towards fanout
[12/06 15:41:48   2084s]   0.29    0.04     0.00     1       Leaving CCOpt scope - Cleaning up placement interface
[12/06 15:41:48   2084s]   8.44    1.10     0.00     1       Leaving CCOpt scope - ClockRefiner
[12/06 15:41:48   2084s] 313.34   40.68   311.29     1     CCOpt::Phase::Routing
[12/06 15:41:48   2084s] 308.03   39.99   306.27     1       Leaving CCOpt scope - Routing Tools
[12/06 15:41:48   2084s]   5.82    0.76     0.00     1         Early Global Route - eGR->Nr High Frequency step
[12/06 15:41:48   2084s] 290.68   37.74     0.00     1         NanoRoute
[12/06 15:41:48   2084s]   9.77    1.27     0.00     1         Route Remaining Unrouted Nets
[12/06 15:41:48   2084s]   1.46    0.19     0.00     1       Leaving CCOpt scope - extractRC
[12/06 15:41:48   2084s]   1.79    0.23     0.00     1       Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late
[12/06 15:41:48   2084s]  36.09    4.69    33.64     1     CCOpt::Phase::PostConditioning
[12/06 15:41:48   2084s]   2.17    0.28     0.00     1       Leaving CCOpt scope - Initializing placement interface
[12/06 15:41:48   2084s]   0.00    0.00     0.00     1       Reset bufferability constraints
[12/06 15:41:48   2084s]   1.97    0.26     0.00     1       PostConditioning Upsizing To Fix DRVs
[12/06 15:41:48   2084s]   5.43    0.70     0.00     1       Recomputing CTS skew targets
[12/06 15:41:48   2084s]   4.10    0.53     0.00     1       PostConditioning Fixing DRVs
[12/06 15:41:48   2084s]   7.73    1.00     0.00     1       Buffering to fix DRVs
[12/06 15:41:48   2084s]   1.22    0.16     0.00     1       PostConditioning Fixing Skew by cell sizing
[12/06 15:41:48   2084s]   0.66    0.09     0.00     1       Reconnecting optimized routes
[12/06 15:41:48   2084s]   0.33    0.04     0.00     1       Leaving CCOpt scope - Cleaning up placement interface
[12/06 15:41:48   2084s]   8.23    1.07     0.00     1       Leaving CCOpt scope - ClockRefiner
[12/06 15:41:48   2084s]   0.00    0.00     0.00     1       Update timing and DAG stats after post-conditioning
[12/06 15:41:48   2084s]   1.80    0.23     0.00     1       Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late
[12/06 15:41:48   2084s]   1.47    0.19     0.00     1     Post-balance tidy up or trial balance steps
[12/06 15:41:48   2084s]  41.23    5.35    39.38     1     Tidy Up And Update Timing
[12/06 15:41:48   2084s]  39.38    5.11     0.00     1       External - Set all clocks to propagated mode
[12/06 15:41:48   2084s] --------------------------------------------------------------------------------------------------------------------------------
[12/06 15:41:48   2084s] 
[12/06 15:41:48   2084s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/06 15:41:48   2084s] *** CTS #1 [finish] (ccopt_design #1) : cpu/real = 0:12:35.1/0:12:35.7 (1.0), totSession cpu/real = 0:34:44.6/0:34:53.2 (1.0), mem = 3797.5M
[12/06 15:41:48   2084s] 
[12/06 15:41:48   2084s] =============================================================================================
[12/06 15:41:48   2084s]  Step TAT Report : CTS #1 / ccopt_design #1                                     21.17-s075_1
[12/06 15:41:48   2084s] =============================================================================================
[12/06 15:41:48   2084s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/06 15:41:48   2084s] ---------------------------------------------------------------------------------------------
[12/06 15:41:48   2084s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/06 15:41:48   2084s] [ IncrReplace            ]      1   0:00:09.7  (   1.3 % )     0:00:09.7 /  0:00:09.6    1.0
[12/06 15:41:48   2084s] [ EarlyGlobalRoute       ]      5   0:00:34.2  (   4.5 % )     0:00:34.2 /  0:00:34.1    1.0
[12/06 15:41:48   2084s] [ DetailRoute            ]      1   0:04:19.1  (  34.3 % )     0:04:19.1 /  0:04:18.8    1.0
[12/06 15:41:48   2084s] [ ExtractRC              ]      3   0:00:04.3  (   0.6 % )     0:00:04.3 /  0:00:04.2    1.0
[12/06 15:41:48   2084s] [ FullDelayCalc          ]      1   0:00:30.3  (   4.0 % )     0:00:30.3 /  0:00:30.7    1.0
[12/06 15:41:48   2084s] [ MISC                   ]          0:06:58.2  (  55.3 % )     0:06:58.2 /  0:06:57.7    1.0
[12/06 15:41:48   2084s] ---------------------------------------------------------------------------------------------
[12/06 15:41:48   2084s]  CTS #1 TOTAL                       0:12:35.7  ( 100.0 % )     0:12:35.7 /  0:12:35.1    1.0
[12/06 15:41:48   2084s] ---------------------------------------------------------------------------------------------
[12/06 15:41:48   2084s] 
[12/06 15:41:48   2084s] Synthesizing clock trees with CCOpt done.
[12/06 15:41:48   2084s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[12/06 15:41:48   2084s] Type 'man IMPSP-9025' for more detail.
[12/06 15:41:48   2084s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3078.6M, totSessionCpu=0:34:45 **
[12/06 15:41:48   2084s] **WARN: (IMPOPT-576):	36 nets have unplaced terms. 
[12/06 15:41:48   2084s] GigaOpt running with 1 threads.
[12/06 15:41:48   2084s] *** InitOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:34:44.7/0:34:53.3 (1.0), mem = 3474.5M
[12/06 15:41:48   2084s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[12/06 15:41:53   2089s] Need call spDPlaceInit before registerPrioInstLoc.
[12/06 15:41:53   2089s] OPERPROF: Starting DPlace-Init at level 1, MEM:3500.3M, EPOCH TIME: 1733517713.522430
[12/06 15:41:53   2090s] Processing tracks to init pin-track alignment.
[12/06 15:41:53   2090s] z: 2, totalTracks: 1
[12/06 15:41:53   2090s] z: 4, totalTracks: 1
[12/06 15:41:53   2090s] z: 6, totalTracks: 1
[12/06 15:41:53   2090s] z: 8, totalTracks: 1
[12/06 15:41:53   2090s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/06 15:41:53   2090s] # Floorplan has 32 instGroups (with no HInst) out of 80 Groups
[12/06 15:41:53   2090s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3500.3M, EPOCH TIME: 1733517713.611585
[12/06 15:41:53   2090s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 15:41:53   2090s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 15:41:53   2090s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[12/06 15:41:53   2090s] 
[12/06 15:41:53   2090s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/06 15:41:53   2090s] OPERPROF:     Starting CMU at level 3, MEM:3500.3M, EPOCH TIME: 1733517713.709446
[12/06 15:41:53   2090s] OPERPROF:     Finished CMU at level 3, CPU:0.007, REAL:0.007, MEM:3500.3M, EPOCH TIME: 1733517713.716539
[12/06 15:41:53   2090s] 
[12/06 15:41:53   2090s] Bad Lib Cell Checking (CMU) is done! (0)
[12/06 15:41:53   2090s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.123, REAL:0.124, MEM:3500.3M, EPOCH TIME: 1733517713.735432
[12/06 15:41:53   2090s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3500.3M, EPOCH TIME: 1733517713.735549
[12/06 15:41:53   2090s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.001, MEM:3516.3M, EPOCH TIME: 1733517713.736269
[12/06 15:41:53   2090s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=3516.3MB).
[12/06 15:41:53   2090s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.243, REAL:0.244, MEM:3516.3M, EPOCH TIME: 1733517713.766079
[12/06 15:41:53   2090s] Cell 'LVLLHD8' is marked internal dont-use due to tech site checking failure.
[12/06 15:41:53   2090s] Cell 'LVLLHD4' is marked internal dont-use due to tech site checking failure.
[12/06 15:41:53   2090s] Cell 'LVLLHD2' is marked internal dont-use due to tech site checking failure.
[12/06 15:41:53   2090s] Cell 'LVLLHD1' is marked internal dont-use due to tech site checking failure.
[12/06 15:41:53   2090s] Cell 'LVLLHCD8' is marked internal dont-use due to tech site checking failure.
[12/06 15:41:53   2090s] Cell 'LVLLHCD4' is marked internal dont-use due to tech site checking failure.
[12/06 15:41:53   2090s] Cell 'LVLLHCD2' is marked internal dont-use due to tech site checking failure.
[12/06 15:41:53   2090s] Cell 'LVLLHCD1' is marked internal dont-use due to tech site checking failure.
[12/06 15:41:53   2090s] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
[12/06 15:41:53   2090s] 	Cell LVLLHCD1, site bcoreExt.
[12/06 15:41:53   2090s] 	Cell LVLLHCD2, site bcoreExt.
[12/06 15:41:53   2090s] 	Cell LVLLHCD4, site bcoreExt.
[12/06 15:41:53   2090s] 	Cell LVLLHCD8, site bcoreExt.
[12/06 15:41:53   2090s] 	Cell LVLLHD1, site bcoreExt.
[12/06 15:41:53   2090s] 	Cell LVLLHD2, site bcoreExt.
[12/06 15:41:53   2090s] 	Cell LVLLHD4, site bcoreExt.
[12/06 15:41:53   2090s] 	Cell LVLLHD8, site bcoreExt.
[12/06 15:41:53   2090s] .
[12/06 15:41:53   2090s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3516.3M, EPOCH TIME: 1733517713.768213
[12/06 15:41:53   2090s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2000).
[12/06 15:41:53   2090s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 15:41:54   2090s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 15:41:54   2090s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 15:41:54   2090s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.313, REAL:0.313, MEM:3516.3M, EPOCH TIME: 1733517714.081513
[12/06 15:41:54   2090s] 
[12/06 15:41:54   2090s] Creating Lib Analyzer ...
[12/06 15:41:54   2090s] Total number of usable buffers from Lib Analyzer: 10 ( CKBD1 CKBD2 BUFFD2 CKBD4 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 low_swing_rx)
[12/06 15:41:54   2090s] Total number of usable inverters from Lib Analyzer: 18 ( INVD1 INVD0 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 INVD12 CKND12 INVD16 CKND16)
[12/06 15:41:54   2090s] Total number of usable delay cells from Lib Analyzer: 18 ( CKBD0 BUFFD1 BUFFD0 DEL005 CKBD3 BUFFD3 DEL01 DEL015 CKBD6 DEL02 DEL0 CKBD8 DEL1 CKBD12 DEL2 CKBD16 DEL3 DEL4)
[12/06 15:41:54   2090s] 
[12/06 15:41:54   2090s] {RT rc_corner 0 10 10 {8 0} {9 0} 2}
[12/06 15:41:55   2091s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:34:52 mem=3525.2M
[12/06 15:41:55   2091s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:34:52 mem=3525.2M
[12/06 15:41:55   2091s] Creating Lib Analyzer, finished. 
[12/06 15:41:55   2091s] **WARN: (IMPOPT-665):	clk : Net has unplaced terms or is connected to uplaced instances in design. 
[12/06 15:41:55   2091s] Type 'man IMPOPT-665' for more detail.
[12/06 15:41:55   2091s] **WARN: (IMPOPT-665):	rst : Net has unplaced terms or is connected to uplaced instances in design. 
[12/06 15:41:55   2091s] Type 'man IMPOPT-665' for more detail.
[12/06 15:41:55   2091s] **WARN: (IMPOPT-665):	out_v : Net has unplaced terms or is connected to uplaced instances in design. 
[12/06 15:41:55   2091s] Type 'man IMPOPT-665' for more detail.
[12/06 15:41:55   2091s] **WARN: (IMPOPT-665):	out[31] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/06 15:41:55   2091s] Type 'man IMPOPT-665' for more detail.
[12/06 15:41:55   2091s] **WARN: (IMPOPT-665):	out[30] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/06 15:41:55   2091s] Type 'man IMPOPT-665' for more detail.
[12/06 15:41:55   2091s] **WARN: (IMPOPT-665):	out[29] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/06 15:41:55   2091s] Type 'man IMPOPT-665' for more detail.
[12/06 15:41:55   2091s] **WARN: (IMPOPT-665):	out[28] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/06 15:41:55   2091s] Type 'man IMPOPT-665' for more detail.
[12/06 15:41:55   2091s] **WARN: (IMPOPT-665):	out[27] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/06 15:41:55   2091s] Type 'man IMPOPT-665' for more detail.
[12/06 15:41:55   2091s] **WARN: (IMPOPT-665):	out[26] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/06 15:41:55   2091s] Type 'man IMPOPT-665' for more detail.
[12/06 15:41:55   2091s] **WARN: (IMPOPT-665):	out[25] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/06 15:41:55   2091s] Type 'man IMPOPT-665' for more detail.
[12/06 15:41:55   2091s] **WARN: (IMPOPT-665):	out[24] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/06 15:41:55   2091s] Type 'man IMPOPT-665' for more detail.
[12/06 15:41:55   2091s] **WARN: (IMPOPT-665):	out[23] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/06 15:41:55   2091s] Type 'man IMPOPT-665' for more detail.
[12/06 15:41:55   2091s] **WARN: (IMPOPT-665):	out[22] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/06 15:41:55   2091s] Type 'man IMPOPT-665' for more detail.
[12/06 15:41:55   2091s] **WARN: (IMPOPT-665):	out[21] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/06 15:41:55   2091s] Type 'man IMPOPT-665' for more detail.
[12/06 15:41:55   2091s] **WARN: (IMPOPT-665):	out[20] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/06 15:41:55   2091s] Type 'man IMPOPT-665' for more detail.
[12/06 15:41:55   2091s] **WARN: (IMPOPT-665):	out[19] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/06 15:41:55   2091s] Type 'man IMPOPT-665' for more detail.
[12/06 15:41:55   2091s] **WARN: (IMPOPT-665):	out[18] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/06 15:41:55   2091s] Type 'man IMPOPT-665' for more detail.
[12/06 15:41:55   2091s] **WARN: (IMPOPT-665):	out[17] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/06 15:41:55   2091s] Type 'man IMPOPT-665' for more detail.
[12/06 15:41:55   2091s] **WARN: (IMPOPT-665):	out[16] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/06 15:41:55   2091s] Type 'man IMPOPT-665' for more detail.
[12/06 15:41:55   2091s] **WARN: (IMPOPT-665):	out[15] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/06 15:41:55   2091s] Type 'man IMPOPT-665' for more detail.
[12/06 15:41:55   2091s] **WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
[12/06 15:41:55   2091s] To increase the message display limit, refer to the product command reference manual.
[12/06 15:41:55   2092s] Effort level <high> specified for reg2reg path_group
[12/06 15:41:59   2095s] Setting timing_disable_library_data_to_data_checks to 'true'.
[12/06 15:41:59   2095s] Setting timing_disable_user_data_to_data_checks to 'true'.
[12/06 15:41:59   2095s] **optDesign ... cpu = 0:00:11, real = 0:00:11, mem = 2992.2M, totSessionCpu=0:34:56 **
[12/06 15:41:59   2095s] *** optDesign -postCTS ***
[12/06 15:41:59   2095s] DRC Margin: user margin 0.0; extra margin 0.2
[12/06 15:41:59   2095s] Hold Target Slack: user slack 0
[12/06 15:41:59   2095s] Setup Target Slack: user slack 0; extra slack 0.0
[12/06 15:41:59   2095s] setUsefulSkewMode -ecoRoute false
[12/06 15:41:59   2095s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[12/06 15:41:59   2095s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3377.1M, EPOCH TIME: 1733517719.191605
[12/06 15:41:59   2095s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 15:41:59   2095s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 15:41:59   2095s] 
[12/06 15:41:59   2095s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/06 15:41:59   2095s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.110, REAL:0.111, MEM:3377.1M, EPOCH TIME: 1733517719.302656
[12/06 15:41:59   2095s] 
[12/06 15:41:59   2095s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2000).
[12/06 15:41:59   2095s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 15:41:59   2095s] 
[12/06 15:41:59   2095s] TimeStamp Deleting Cell Server Begin ...
[12/06 15:41:59   2095s] Deleting Lib Analyzer.
[12/06 15:41:59   2095s] 
[12/06 15:41:59   2095s] TimeStamp Deleting Cell Server End ...
[12/06 15:41:59   2095s] Multi-VT timing optimization disabled based on library information.
[12/06 15:41:59   2095s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/06 15:41:59   2095s] 
[12/06 15:41:59   2095s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/06 15:41:59   2095s] Summary for sequential cells identification: 
[12/06 15:41:59   2095s]   Identified SBFF number: 199
[12/06 15:41:59   2095s]   Identified MBFF number: 0
[12/06 15:41:59   2095s]   Identified SB Latch number: 0
[12/06 15:41:59   2095s]   Identified MB Latch number: 0
[12/06 15:41:59   2095s]   Not identified SBFF number: 0
[12/06 15:41:59   2095s]   Not identified MBFF number: 0
[12/06 15:41:59   2095s]   Not identified SB Latch number: 0
[12/06 15:41:59   2095s]   Not identified MB Latch number: 0
[12/06 15:41:59   2095s]   Number of sequential cells which are not FFs: 104
[12/06 15:41:59   2095s]  Visiting view : view_functional_wcl_slow
[12/06 15:41:59   2095s]    : PowerDomain = none : Weighted F : unweighted  = 13.60 (1.000) with rcCorner = 0
[12/06 15:41:59   2095s]    : PowerDomain = none : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = -1
[12/06 15:41:59   2095s]  Visiting view : view_functional_wcl_fast
[12/06 15:41:59   2095s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = 0
[12/06 15:41:59   2095s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[12/06 15:41:59   2095s]  Visiting view : view_functional_wcl_typical
[12/06 15:41:59   2095s]    : PowerDomain = none : Weighted F : unweighted  = 9.20 (1.000) with rcCorner = 0
[12/06 15:41:59   2095s]    : PowerDomain = none : Weighted F : unweighted  = 7.20 (1.000) with rcCorner = -1
[12/06 15:41:59   2095s]  Visiting view : view_functional_wcl_slow
[12/06 15:41:59   2095s]    : PowerDomain = none : Weighted F : unweighted  = 13.60 (1.000) with rcCorner = 0
[12/06 15:41:59   2095s]    : PowerDomain = none : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = -1
[12/06 15:41:59   2095s]  Visiting view : view_functional_wcl_fast
[12/06 15:41:59   2095s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = 0
[12/06 15:41:59   2095s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[12/06 15:41:59   2095s]  Visiting view : view_functional_wcl_typical
[12/06 15:41:59   2095s]    : PowerDomain = none : Weighted F : unweighted  = 9.20 (1.000) with rcCorner = 0
[12/06 15:41:59   2095s]    : PowerDomain = none : Weighted F : unweighted  = 7.20 (1.000) with rcCorner = -1
[12/06 15:41:59   2095s] TLC MultiMap info (StdDelay):
[12/06 15:41:59   2095s]   : delay_corner_wcl_typical + wcl_typical + 1 + no RcCorner := 7.2ps
[12/06 15:41:59   2095s]   : delay_corner_wcl_typical + wcl_typical + 1 + rc_corner := 9.2ps
[12/06 15:41:59   2095s]   : delay_corner_wcl_fast + wcl_fast + 1 + no RcCorner := 5.3ps
[12/06 15:41:59   2095s]   : delay_corner_wcl_fast + wcl_fast + 1 + rc_corner := 6.9ps
[12/06 15:41:59   2095s]   : delay_corner_wcl_slow + wcl_slow + 1 + no RcCorner := 10.9ps
[12/06 15:41:59   2095s]   : delay_corner_wcl_slow + wcl_slow + 1 + rc_corner := 13.6ps
[12/06 15:41:59   2095s]  Setting StdDelay to: 13.6ps
[12/06 15:41:59   2095s] 
[12/06 15:41:59   2095s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/06 15:41:59   2095s] 
[12/06 15:41:59   2095s] TimeStamp Deleting Cell Server Begin ...
[12/06 15:41:59   2095s] 
[12/06 15:41:59   2095s] TimeStamp Deleting Cell Server End ...
[12/06 15:41:59   2095s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:3377.1M, EPOCH TIME: 1733517719.520026
[12/06 15:41:59   2095s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 15:41:59   2095s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 15:41:59   2095s] All LLGs are deleted
[12/06 15:41:59   2095s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 15:41:59   2095s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 15:41:59   2095s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3377.1M, EPOCH TIME: 1733517719.520127
[12/06 15:41:59   2095s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3346.6M, EPOCH TIME: 1733517719.520467
[12/06 15:41:59   2096s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.002, REAL:0.002, MEM:3335.6M, EPOCH TIME: 1733517719.522035
[12/06 15:41:59   2096s] Start to check current routing status for nets...
[12/06 15:42:00   2096s] All nets are already routed correctly.
[12/06 15:42:00   2096s] End to check current routing status for nets (mem=3335.6M)
[12/06 15:42:00   2096s] 
[12/06 15:42:00   2096s] Creating Lib Analyzer ...
[12/06 15:42:00   2096s] 
[12/06 15:42:00   2096s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/06 15:42:00   2096s] Summary for sequential cells identification: 
[12/06 15:42:00   2096s]   Identified SBFF number: 199
[12/06 15:42:00   2096s]   Identified MBFF number: 0
[12/06 15:42:00   2096s]   Identified SB Latch number: 0
[12/06 15:42:00   2096s]   Identified MB Latch number: 0
[12/06 15:42:00   2096s]   Not identified SBFF number: 0
[12/06 15:42:00   2096s]   Not identified MBFF number: 0
[12/06 15:42:00   2096s]   Not identified SB Latch number: 0
[12/06 15:42:00   2096s]   Not identified MB Latch number: 0
[12/06 15:42:00   2096s]   Number of sequential cells which are not FFs: 104
[12/06 15:42:00   2096s]  Visiting view : view_functional_wcl_slow
[12/06 15:42:00   2096s]    : PowerDomain = none : Weighted F : unweighted  = 13.60 (1.000) with rcCorner = 0
[12/06 15:42:00   2096s]    : PowerDomain = none : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = -1
[12/06 15:42:00   2096s]  Visiting view : view_functional_wcl_fast
[12/06 15:42:00   2096s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = 0
[12/06 15:42:00   2096s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[12/06 15:42:00   2096s]  Visiting view : view_functional_wcl_typical
[12/06 15:42:00   2096s]    : PowerDomain = none : Weighted F : unweighted  = 9.20 (1.000) with rcCorner = 0
[12/06 15:42:00   2096s]    : PowerDomain = none : Weighted F : unweighted  = 7.20 (1.000) with rcCorner = -1
[12/06 15:42:00   2096s]  Visiting view : view_functional_wcl_slow
[12/06 15:42:00   2096s]    : PowerDomain = none : Weighted F : unweighted  = 13.60 (1.000) with rcCorner = 0
[12/06 15:42:00   2096s]    : PowerDomain = none : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = -1
[12/06 15:42:00   2096s]  Visiting view : view_functional_wcl_fast
[12/06 15:42:00   2096s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = 0
[12/06 15:42:00   2096s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[12/06 15:42:00   2096s]  Visiting view : view_functional_wcl_typical
[12/06 15:42:00   2096s]    : PowerDomain = none : Weighted F : unweighted  = 9.20 (1.000) with rcCorner = 0
[12/06 15:42:00   2096s]    : PowerDomain = none : Weighted F : unweighted  = 7.20 (1.000) with rcCorner = -1
[12/06 15:42:00   2096s] TLC MultiMap info (StdDelay):
[12/06 15:42:00   2096s]   : delay_corner_wcl_typical + wcl_typical + 1 + no RcCorner := 7.2ps
[12/06 15:42:00   2096s]   : delay_corner_wcl_typical + wcl_typical + 1 + rc_corner := 9.2ps
[12/06 15:42:00   2096s]   : delay_corner_wcl_fast + wcl_fast + 1 + no RcCorner := 5.3ps
[12/06 15:42:00   2096s]   : delay_corner_wcl_fast + wcl_fast + 1 + rc_corner := 6.9ps
[12/06 15:42:00   2096s]   : delay_corner_wcl_slow + wcl_slow + 1 + no RcCorner := 10.9ps
[12/06 15:42:00   2096s]   : delay_corner_wcl_slow + wcl_slow + 1 + rc_corner := 13.6ps
[12/06 15:42:00   2096s]  Setting StdDelay to: 13.6ps
[12/06 15:42:00   2096s] 
[12/06 15:42:00   2096s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/06 15:42:00   2096s] Total number of usable buffers from Lib Analyzer: 10 ( CKBD1 CKBD2 BUFFD2 CKBD4 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 low_swing_rx)
[12/06 15:42:00   2096s] Total number of usable inverters from Lib Analyzer: 15 ( INVD1 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 CKND12 CKND16)
[12/06 15:42:00   2096s] Total number of usable delay cells from Lib Analyzer: 18 ( CKBD0 BUFFD1 BUFFD0 DEL005 CKBD3 BUFFD3 DEL01 DEL015 CKBD6 DEL02 DEL0 CKBD8 DEL1 CKBD12 DEL2 CKBD16 DEL3 DEL4)
[12/06 15:42:00   2096s] 
[12/06 15:42:00   2096s] {RT rc_corner 0 10 10 {8 0} {9 0} 2}
[12/06 15:42:01   2097s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:34:58 mem=3345.6M
[12/06 15:42:01   2097s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:34:58 mem=3345.6M
[12/06 15:42:01   2097s] Creating Lib Analyzer, finished. 
[12/06 15:42:01   2097s] AAE DB initialization (MEM=3421.99 CPU=0:00:00.1 REAL=0:00:00.0) 
[12/06 15:42:01   2097s] ### Creating TopoMgr, started
[12/06 15:42:01   2097s] ### Creating TopoMgr, finished
[12/06 15:42:01   2097s] 
[12/06 15:42:01   2097s] Footprint cell information for calculating maxBufDist
[12/06 15:42:01   2097s] *info: There are 10 candidate Buffer cells
[12/06 15:42:01   2097s] *info: There are 15 candidate Inverter cells
[12/06 15:42:01   2097s] 
[12/06 15:42:02   2098s] #optDebug: Start CG creation (mem=3422.0M)
[12/06 15:42:02   2098s]  ...initializing CG  maxDriveDist 604.643000 stdCellHgt 1.800000 defLenToSkip 12.600000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 60.464000 
[12/06 15:42:02   2098s] (cpu=0:00:00.1, mem=3586.1M)
[12/06 15:42:02   2098s]  ...processing cgPrt (cpu=0:00:00.1, mem=3586.1M)
[12/06 15:42:02   2098s]  ...processing cgEgp (cpu=0:00:00.1, mem=3586.1M)
[12/06 15:42:02   2098s]  ...processing cgPbk (cpu=0:00:00.1, mem=3586.1M)
[12/06 15:42:02   2098s]  ...processing cgNrb(cpu=0:00:00.1, mem=3586.1M)
[12/06 15:42:02   2098s]  ...processing cgObs (cpu=0:00:00.1, mem=3586.1M)
[12/06 15:42:02   2098s]  ...processing cgCon (cpu=0:00:00.1, mem=3586.1M)
[12/06 15:42:02   2098s]  ...processing cgPdm (cpu=0:00:00.1, mem=3586.1M)
[12/06 15:42:02   2098s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=3586.1M)
[12/06 15:42:07   2104s] Compute RC Scale Done ...
[12/06 15:42:07   2104s] All LLGs are deleted
[12/06 15:42:07   2104s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 15:42:07   2104s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 15:42:07   2104s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3576.5M, EPOCH TIME: 1733517727.782196
[12/06 15:42:07   2104s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3576.5M, EPOCH TIME: 1733517727.782640
[12/06 15:42:07   2104s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3576.5M, EPOCH TIME: 1733517727.811169
[12/06 15:42:07   2104s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 15:42:07   2104s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 15:42:07   2104s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3576.5M, EPOCH TIME: 1733517727.813931
[12/06 15:42:07   2104s] Max number of tech site patterns supported in site array is 256.
[12/06 15:42:07   2104s] Core basic site is core
[12/06 15:42:07   2104s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3576.5M, EPOCH TIME: 1733517727.833467
[12/06 15:42:08   2104s] After signature check, allow fast init is true, keep pre-filter is true.
[12/06 15:42:08   2104s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[12/06 15:42:08   2104s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.172, REAL:0.173, MEM:3576.5M, EPOCH TIME: 1733517728.006412
[12/06 15:42:08   2104s] SiteArray: non-trimmed site array dimensions = 831 x 7480
[12/06 15:42:08   2104s] SiteArray: use 31,911,936 bytes
[12/06 15:42:08   2104s] SiteArray: current memory after site array memory allocation 3606.9M
[12/06 15:42:08   2104s] SiteArray: FP blocked sites are writable
[12/06 15:42:08   2104s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:3606.9M, EPOCH TIME: 1733517728.081105
[12/06 15:42:09   2106s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:1.591, REAL:1.592, MEM:3606.9M, EPOCH TIME: 1733517729.673542
[12/06 15:42:09   2106s] SiteArray: number of non floorplan blocked sites for llg default is 6215880
[12/06 15:42:09   2106s] Atter site array init, number of instance map data is 0.
[12/06 15:42:09   2106s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:1.914, REAL:1.916, MEM:3606.9M, EPOCH TIME: 1733517729.730301
[12/06 15:42:09   2106s] 
[12/06 15:42:09   2106s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/06 15:42:09   2106s] OPERPROF: Finished spInitSiteArr at level 1, CPU:1.976, REAL:1.979, MEM:3606.9M, EPOCH TIME: 1733517729.790152
[12/06 15:42:09   2106s] 
[12/06 15:42:09   2106s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2000).
[12/06 15:42:09   2106s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 15:42:09   2106s] Starting delay calculation for Setup views
[12/06 15:42:10   2106s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/06 15:42:10   2106s] #################################################################################
[12/06 15:42:10   2106s] # Design Stage: PreRoute
[12/06 15:42:10   2106s] # Design Name: torus_credit_D_W32
[12/06 15:42:10   2106s] # Design Mode: 90nm
[12/06 15:42:10   2106s] # Analysis Mode: MMMC Non-OCV 
[12/06 15:42:10   2106s] # Parasitics Mode: No SPEF/RCDB 
[12/06 15:42:10   2106s] # Signoff Settings: SI Off 
[12/06 15:42:10   2106s] #################################################################################
[12/06 15:42:16   2112s] Calculate delays in Single mode...
[12/06 15:42:16   2112s] Calculate delays in Single mode...
[12/06 15:42:16   2112s] Calculate delays in Single mode...
[12/06 15:42:16   2113s] Topological Sorting (REAL = 0:00:00.0, MEM = 3606.9M, InitMEM = 3606.9M)
[12/06 15:42:16   2113s] Start delay calculation (fullDC) (1 T). (MEM=3606.95)
[12/06 15:42:17   2113s] siFlow : Timing analysis mode is single, using late cdB files
[12/06 15:42:17   2113s] Start AAE Lib Loading. (MEM=3623.75)
[12/06 15:42:17   2113s] End AAE Lib Loading. (MEM=3652.37 CPU=0:00:00.1 Real=0:00:00.0)
[12/06 15:42:17   2113s] End AAE Lib Interpolated Model. (MEM=3652.37 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/06 15:42:41   2138s] Total number of fetched objects 110533
[12/06 15:42:58   2154s] Total number of fetched objects 110533
[12/06 15:43:13   2170s] Total number of fetched objects 110533
[12/06 15:43:14   2171s] End Timing Check Calculation. (CPU Time=0:00:01.0, Real Time=0:00:01.0)
[12/06 15:43:15   2172s] End Timing Check Calculation. (CPU Time=0:00:01.0, Real Time=0:00:01.0)
[12/06 15:43:16   2173s] End Timing Check Calculation. (CPU Time=0:00:01.0, Real Time=0:00:01.0)
[12/06 15:43:16   2173s] End delay calculation. (MEM=3719.33 CPU=0:00:51.5 REAL=0:00:51.0)
[12/06 15:43:16   2173s] End delay calculation (fullDC). (MEM=3719.33 CPU=0:01:01 REAL=0:01:00.0)
[12/06 15:43:16   2173s] *** CDM Built up (cpu=0:01:07  real=0:01:06  mem= 3719.3M) ***
[12/06 15:43:22   2179s] *** Done Building Timing Graph (cpu=0:01:13 real=0:01:13 totSessionCpu=0:36:20 mem=3711.3M)
[12/06 15:43:29   2186s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 view_functional_wcl_slow view_functional_wcl_fast 
 view_functional_wcl_typical 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -45.877 | -45.877 |  1.959  |
|           TNS (ns):|-1.2e+06 |-1.2e+06 |  0.000  |
|    Violating Paths:|1.13e+05 |1.13e+05 |    0    |
|          All Paths:|1.15e+05 |1.14e+05 |  2912   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   3843 (3843)    |   -0.247   |   3843 (3843)    |
|   max_tran     |  12065 (141654)  |  -176.840  |  12065 (141768)  |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:3727.3M, EPOCH TIME: 1733517809.243306
[12/06 15:43:29   2186s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 15:43:29   2186s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 15:43:29   2186s] 
[12/06 15:43:29   2186s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/06 15:43:29   2186s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.110, REAL:0.110, MEM:3727.3M, EPOCH TIME: 1733517809.353452
[12/06 15:43:29   2186s] 
[12/06 15:43:29   2186s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2000).
[12/06 15:43:29   2186s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 15:43:29   2186s] Density: 32.411%
------------------------------------------------------------------

[12/06 15:43:29   2186s] **optDesign ... cpu = 0:01:42, real = 0:01:41, mem = 3351.4M, totSessionCpu=0:36:26 **
[12/06 15:43:29   2186s] *** InitOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:01:41.7/0:01:41.3 (1.0), totSession cpu/real = 0:36:26.3/0:36:34.5 (1.0), mem = 3686.3M
[12/06 15:43:29   2186s] 
[12/06 15:43:29   2186s] =============================================================================================
[12/06 15:43:29   2186s]  Step TAT Report : InitOpt #1 / ccopt_design #1                                 21.17-s075_1
[12/06 15:43:29   2186s] =============================================================================================
[12/06 15:43:29   2186s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/06 15:43:29   2186s] ---------------------------------------------------------------------------------------------
[12/06 15:43:29   2186s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/06 15:43:29   2186s] [ OptSummaryReport       ]      1   0:00:02.5  (   2.5 % )     0:01:21.7 /  0:01:22.1    1.0
[12/06 15:43:29   2186s] [ DrvReport              ]      1   0:00:04.0  (   4.0 % )     0:00:04.0 /  0:00:04.0    1.0
[12/06 15:43:29   2186s] [ CellServerInit         ]      2   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.1
[12/06 15:43:29   2186s] [ LibAnalyzerInit        ]      2   0:00:02.1  (   2.0 % )     0:00:02.1 /  0:00:02.1    1.0
[12/06 15:43:29   2186s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/06 15:43:29   2186s] [ SteinerInterfaceInit   ]      1   0:00:00.9  (   0.9 % )     0:00:00.9 /  0:00:00.9    1.0
[12/06 15:43:29   2186s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/06 15:43:29   2186s] [ TimingUpdate           ]      1   0:00:06.1  (   6.0 % )     0:01:13.0 /  0:01:13.4    1.0
[12/06 15:43:29   2186s] [ FullDelayCalc          ]      1   0:01:06.9  (  66.1 % )     0:01:06.9 /  0:01:07.3    1.0
[12/06 15:43:29   2186s] [ TimingReport           ]      1   0:00:02.2  (   2.2 % )     0:00:02.2 /  0:00:02.2    1.0
[12/06 15:43:29   2186s] [ MISC                   ]          0:00:16.5  (  16.3 % )     0:00:16.5 /  0:00:16.5    1.0
[12/06 15:43:29   2186s] ---------------------------------------------------------------------------------------------
[12/06 15:43:29   2186s]  InitOpt #1 TOTAL                   0:01:41.3  ( 100.0 % )     0:01:41.3 /  0:01:41.7    1.0
[12/06 15:43:29   2186s] ---------------------------------------------------------------------------------------------
[12/06 15:43:29   2186s] 
[12/06 15:43:29   2186s] ** INFO : this run is activating low effort ccoptDesign flow
[12/06 15:43:29   2186s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/06 15:43:29   2186s] ### Creating PhyDesignMc. totSessionCpu=0:36:26 mem=3686.3M
[12/06 15:43:29   2186s] OPERPROF: Starting DPlace-Init at level 1, MEM:3686.3M, EPOCH TIME: 1733517809.467860
[12/06 15:43:29   2186s] Processing tracks to init pin-track alignment.
[12/06 15:43:29   2186s] z: 2, totalTracks: 1
[12/06 15:43:29   2186s] z: 4, totalTracks: 1
[12/06 15:43:29   2186s] z: 6, totalTracks: 1
[12/06 15:43:29   2186s] z: 8, totalTracks: 1
[12/06 15:43:29   2186s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/06 15:43:29   2186s] # Floorplan has 32 instGroups (with no HInst) out of 80 Groups
[12/06 15:43:29   2186s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3686.3M, EPOCH TIME: 1733517809.544343
[12/06 15:43:29   2186s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 15:43:29   2186s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 15:43:29   2186s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[12/06 15:43:29   2186s] 
[12/06 15:43:29   2186s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/06 15:43:29   2186s] 
[12/06 15:43:29   2186s]  Skipping Bad Lib Cell Checking (CMU) !
[12/06 15:43:29   2186s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.101, REAL:0.101, MEM:3686.3M, EPOCH TIME: 1733517809.645705
[12/06 15:43:29   2186s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3686.3M, EPOCH TIME: 1733517809.645806
[12/06 15:43:29   2186s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3686.3M, EPOCH TIME: 1733517809.646176
[12/06 15:43:29   2186s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3686.3MB).
[12/06 15:43:29   2186s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.206, REAL:0.207, MEM:3686.3M, EPOCH TIME: 1733517809.674926
[12/06 15:43:29   2186s] TotalInstCnt at PhyDesignMc Initialization: 108545
[12/06 15:43:29   2186s] ### Creating PhyDesignMc, finished. totSessionCpu=0:36:27 mem=3686.3M
[12/06 15:43:29   2186s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3686.3M, EPOCH TIME: 1733517809.834332
[12/06 15:43:29   2186s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2000).
[12/06 15:43:29   2186s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 15:43:30   2186s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 15:43:30   2186s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 15:43:30   2186s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.287, REAL:0.287, MEM:3686.3M, EPOCH TIME: 1733517810.121529
[12/06 15:43:30   2186s] TotalInstCnt at PhyDesignMc Destruction: 108545
[12/06 15:43:30   2186s] OPTC: m1 20.0 20.0
[12/06 15:43:35   2192s] #optDebug: fT-E <X 2 0 0 1>
[12/06 15:43:35   2192s] -congRepairInPostCTS false                 # bool, default=false, private
[12/06 15:43:40   2196s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack 27.2
[12/06 15:43:40   2196s] Begin: GigaOpt Route Type Constraints Refinement
[12/06 15:43:40   2196s] *** CongRefineRouteType #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:36:36.9/0:36:45.1 (1.0), mem = 3686.3M
[12/06 15:43:40   2196s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1664445.1
[12/06 15:43:40   2196s] ### Creating RouteCongInterface, started
[12/06 15:43:40   2197s] 
[12/06 15:43:40   2197s] #optDebug:  {2, 1.000, 0.8500} {3, 0.847, 0.8500} {4, 0.694, 0.8500} {5, 0.541, 0.8500} {6, 0.388, 0.8500} {7, 0.083, 0.4861} {8, 0.083, 0.4861} {9, 0.006, 0.4061} {10, 0.006, 0.4061} 
[12/06 15:43:40   2197s] 
[12/06 15:43:40   2197s] #optDebug: {0, 1.000}
[12/06 15:43:40   2197s] ### Creating RouteCongInterface, finished
[12/06 15:43:42   2199s] +--------+---------+-------------+-------------+--------+--------+------------+--------+
[12/06 15:43:42   2199s] |  WNS   | All WNS |     TNS     |   All TNS   |   M8   |   M9   | Real Time  |  Mem   |
[12/06 15:43:42   2199s] +--------+---------+-------------+-------------+--------+--------+------------+--------+
[12/06 15:43:42   2199s] | -45.877|  -45.877| -1198503.800| -1198503.800|       0|       0|   0:00:02.0| 3695.96|
[12/06 15:43:42   2199s] | -45.877|  -45.877| -1198503.800| -1198503.800|       0|       0|   0:00:02.0| 3695.96|
[12/06 15:43:43   2199s] | -45.877|  -45.877| -1198503.800| -1198503.800|       0|       0|   0:00:03.0| 3695.96|
[12/06 15:43:43   2200s] | -45.877|  -45.877| -1198503.800| -1198503.800|       0|       0|   0:00:03.0| 3695.96|
[12/06 15:43:43   2200s] +--------+---------+-------------+-------------+--------+--------+------------+--------+

[12/06 15:43:43   2200s] Updated routing constraints on 0 nets.
[12/06 15:43:43   2200s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1664445.1
[12/06 15:43:43   2200s] Bottom Preferred Layer:
[12/06 15:43:43   2200s] +-----------+------------+------------+----------+
[12/06 15:43:43   2200s] |   Layer   |     DB     |    CLK     |   Rule   |
[12/06 15:43:43   2200s] +-----------+------------+------------+----------+
[12/06 15:43:43   2200s] | M3 (z=3)  |          0 |       2001 | default  |
[12/06 15:43:43   2200s] | M8 (z=8)  |        592 |          0 | default  |
[12/06 15:43:43   2200s] +-----------+------------+------------+----------+
[12/06 15:43:43   2200s] Via Pillar Rule:
[12/06 15:43:43   2200s]     None
[12/06 15:43:43   2200s] *** CongRefineRouteType #1 [finish] (ccopt_design #1) : cpu/real = 0:00:03.2/0:00:03.2 (1.0), totSession cpu/real = 0:36:40.1/0:36:48.4 (1.0), mem = 3696.0M
[12/06 15:43:43   2200s] 
[12/06 15:43:43   2200s] =============================================================================================
[12/06 15:43:43   2200s]  Step TAT Report : CongRefineRouteType #1 / ccopt_design #1                     21.17-s075_1
[12/06 15:43:43   2200s] =============================================================================================
[12/06 15:43:43   2200s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/06 15:43:43   2200s] ---------------------------------------------------------------------------------------------
[12/06 15:43:43   2200s] [ SlackTraversorInit     ]      1   0:00:02.1  (  65.2 % )     0:00:02.1 /  0:00:02.1    1.0
[12/06 15:43:43   2200s] [ RouteCongInterfaceInit ]      1   0:00:00.5  (  16.7 % )     0:00:00.5 /  0:00:00.5    1.0
[12/06 15:43:43   2200s] [ MISC                   ]          0:00:00.6  (  18.1 % )     0:00:00.6 /  0:00:00.6    1.0
[12/06 15:43:43   2200s] ---------------------------------------------------------------------------------------------
[12/06 15:43:43   2200s]  CongRefineRouteType #1 TOTAL       0:00:03.2  ( 100.0 % )     0:00:03.2 /  0:00:03.2    1.0
[12/06 15:43:43   2200s] ---------------------------------------------------------------------------------------------
[12/06 15:43:43   2200s] 
[12/06 15:43:43   2200s] End: GigaOpt Route Type Constraints Refinement
[12/06 15:43:43   2200s] Deleting Lib Analyzer.
[12/06 15:43:43   2200s] *** SimplifyNetlist #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:36:40.2/0:36:48.4 (1.0), mem = 3696.0M
[12/06 15:43:43   2200s] Info: 1999 nets with fixed/cover wires excluded.
[12/06 15:43:43   2200s] Info: 2001 clock nets excluded from IPO operation.
[12/06 15:43:43   2200s] ### Creating LA Mngr. totSessionCpu=0:36:40 mem=3696.0M
[12/06 15:43:43   2200s] ### Creating LA Mngr, finished. totSessionCpu=0:36:40 mem=3696.0M
[12/06 15:43:43   2200s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[12/06 15:43:43   2200s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1664445.2
[12/06 15:43:43   2200s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/06 15:43:43   2200s] ### Creating PhyDesignMc. totSessionCpu=0:36:40 mem=3696.0M
[12/06 15:43:43   2200s] OPERPROF: Starting DPlace-Init at level 1, MEM:3696.0M, EPOCH TIME: 1733517823.628057
[12/06 15:43:43   2200s] Processing tracks to init pin-track alignment.
[12/06 15:43:43   2200s] z: 2, totalTracks: 1
[12/06 15:43:43   2200s] z: 4, totalTracks: 1
[12/06 15:43:43   2200s] z: 6, totalTracks: 1
[12/06 15:43:43   2200s] z: 8, totalTracks: 1
[12/06 15:43:43   2200s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/06 15:43:43   2200s] # Floorplan has 32 instGroups (with no HInst) out of 80 Groups
[12/06 15:43:43   2200s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3696.0M, EPOCH TIME: 1733517823.712046
[12/06 15:43:43   2200s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 15:43:43   2200s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 15:43:43   2200s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[12/06 15:43:43   2200s] 
[12/06 15:43:43   2200s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/06 15:43:43   2200s] 
[12/06 15:43:43   2200s]  Skipping Bad Lib Cell Checking (CMU) !
[12/06 15:43:43   2200s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.110, REAL:0.110, MEM:3696.0M, EPOCH TIME: 1733517823.822007
[12/06 15:43:43   2200s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3696.0M, EPOCH TIME: 1733517823.822100
[12/06 15:43:43   2200s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3696.0M, EPOCH TIME: 1733517823.822483
[12/06 15:43:43   2200s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3696.0MB).
[12/06 15:43:43   2200s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.222, REAL:0.223, MEM:3696.0M, EPOCH TIME: 1733517823.850963
[12/06 15:43:44   2201s] TotalInstCnt at PhyDesignMc Initialization: 108545
[12/06 15:43:44   2201s] ### Creating PhyDesignMc, finished. totSessionCpu=0:36:41 mem=3696.0M
[12/06 15:43:44   2201s] ### Creating RouteCongInterface, started
[12/06 15:43:44   2201s] 
[12/06 15:43:44   2201s] Creating Lib Analyzer ...
[12/06 15:43:44   2201s] Total number of usable buffers from Lib Analyzer: 10 ( CKBD1 CKBD2 BUFFD2 CKBD4 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 low_swing_rx)
[12/06 15:43:44   2201s] Total number of usable inverters from Lib Analyzer: 15 ( INVD1 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 CKND12 CKND16)
[12/06 15:43:44   2201s] Total number of usable delay cells from Lib Analyzer: 18 ( CKBD0 BUFFD1 BUFFD0 DEL005 CKBD3 BUFFD3 DEL01 DEL015 CKBD6 DEL02 DEL0 CKBD8 DEL1 CKBD12 DEL2 CKBD16 DEL3 DEL4)
[12/06 15:43:44   2201s] 
[12/06 15:43:44   2201s] {RT rc_corner 0 10 10 {8 0} {9 0} 2}
[12/06 15:43:45   2202s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:36:42 mem=3696.0M
[12/06 15:43:45   2202s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:36:42 mem=3696.0M
[12/06 15:43:45   2202s] Creating Lib Analyzer, finished. 
[12/06 15:43:46   2203s] 
[12/06 15:43:46   2203s] #optDebug:  {2, 1.000, 0.8500} {3, 0.847, 0.8500} {4, 0.694, 0.8500} {5, 0.541, 0.8500} {6, 0.388, 0.8500} {7, 0.083, 0.4861} {8, 0.083, 0.4861} {9, 0.006, 0.4061} {10, 0.006, 0.4061} 
[12/06 15:43:46   2203s] 
[12/06 15:43:46   2203s] #optDebug: {0, 1.000}
[12/06 15:43:46   2203s] ### Creating RouteCongInterface, finished
[12/06 15:43:46   2203s] {MG  {8 0 1.8 0.133347}  {9 0 17 1.25} }
[12/06 15:43:46   2203s] ### Creating LA Mngr. totSessionCpu=0:36:43 mem=3696.0M
[12/06 15:43:46   2203s] ### Creating LA Mngr, finished. totSessionCpu=0:36:43 mem=3696.0M
[12/06 15:43:46   2203s] Usable buffer cells for single buffer setup transform:
[12/06 15:43:46   2203s] CKBD1 CKBD2 BUFFD2 CKBD4 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 low_swing_rx 
[12/06 15:43:46   2203s] Number of usable buffer cells above: 10
[12/06 15:43:46   2203s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3753.2M, EPOCH TIME: 1733517826.478467
[12/06 15:43:46   2203s] Found 0 hard placement blockage before merging.
[12/06 15:43:46   2203s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.002, REAL:0.002, MEM:3753.2M, EPOCH TIME: 1733517826.480285
[12/06 15:43:46   2203s] 
[12/06 15:43:46   2203s] Netlist preparation processing... 
[12/06 15:43:46   2203s] Removed 96 instances
[12/06 15:43:46   2203s] *info: Marking 0 isolation instances dont touch
[12/06 15:43:46   2203s] *info: Marking 0 level shifter instances dont touch
[12/06 15:43:47   2204s] Deleting 0 temporary hard placement blockage(s).
[12/06 15:43:47   2204s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3788.3M, EPOCH TIME: 1733517827.594630
[12/06 15:43:47   2204s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:111649).
[12/06 15:43:47   2204s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 15:43:47   2204s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 15:43:47   2204s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 15:43:47   2204s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.318, REAL:0.318, MEM:3701.3M, EPOCH TIME: 1733517827.912856
[12/06 15:43:47   2204s] TotalInstCnt at PhyDesignMc Destruction: 108449
[12/06 15:43:47   2204s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1664445.2
[12/06 15:43:47   2204s] *** SimplifyNetlist #1 [finish] (ccopt_design #1) : cpu/real = 0:00:04.6/0:00:04.6 (1.0), totSession cpu/real = 0:36:44.7/0:36:53.0 (1.0), mem = 3701.3M
[12/06 15:43:47   2204s] 
[12/06 15:43:47   2204s] =============================================================================================
[12/06 15:43:47   2204s]  Step TAT Report : SimplifyNetlist #1 / ccopt_design #1                         21.17-s075_1
[12/06 15:43:47   2204s] =============================================================================================
[12/06 15:43:47   2204s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/06 15:43:47   2204s] ---------------------------------------------------------------------------------------------
[12/06 15:43:47   2204s] [ LibAnalyzerInit        ]      1   0:00:01.1  (  22.9 % )     0:00:01.1 /  0:00:01.1    1.0
[12/06 15:43:47   2204s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/06 15:43:47   2204s] [ PlacerInterfaceInit    ]      1   0:00:01.0  (  20.7 % )     0:00:01.0 /  0:00:00.9    1.0
[12/06 15:43:47   2204s] [ PlacerPlacementInit    ]      1   0:00:00.3  (   5.6 % )     0:00:00.3 /  0:00:00.3    1.0
[12/06 15:43:47   2204s] [ RouteCongInterfaceInit ]      1   0:00:00.5  (  11.5 % )     0:00:01.6 /  0:00:01.6    1.0
[12/06 15:43:47   2204s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/06 15:43:47   2204s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.9 % )     0:00:00.7 /  0:00:00.7    1.0
[12/06 15:43:47   2204s] [ IncrDelayCalc          ]     10   0:00:00.6  (  13.4 % )     0:00:00.6 /  0:00:00.6    1.0
[12/06 15:43:47   2204s] [ TimingUpdate           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/06 15:43:47   2204s] [ MISC                   ]          0:00:01.2  (  25.0 % )     0:00:01.2 /  0:00:01.1    1.0
[12/06 15:43:47   2204s] ---------------------------------------------------------------------------------------------
[12/06 15:43:47   2204s]  SimplifyNetlist #1 TOTAL           0:00:04.6  ( 100.0 % )     0:00:04.6 /  0:00:04.6    1.0
[12/06 15:43:47   2204s] ---------------------------------------------------------------------------------------------
[12/06 15:43:47   2204s] 
[12/06 15:43:47   2204s] *** Starting optimizing excluded clock nets MEM= 3701.3M) ***
[12/06 15:43:47   2204s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3701.3M) ***
[12/06 15:43:47   2204s] *** Starting optimizing excluded clock nets MEM= 3701.3M) ***
[12/06 15:43:47   2204s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3701.3M) ***
[12/06 15:43:48   2205s] Info: Done creating the CCOpt slew target map.
[12/06 15:43:48   2205s] Begin: GigaOpt high fanout net optimization
[12/06 15:43:48   2205s] GigaOpt HFN: use maxLocalDensity 1.2
[12/06 15:43:48   2205s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[12/06 15:43:48   2205s] *** DrvOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:36:45.4/0:36:53.7 (1.0), mem = 3703.3M
[12/06 15:43:48   2205s] Info: 1999 nets with fixed/cover wires excluded.
[12/06 15:43:48   2205s] Info: 2001 clock nets excluded from IPO operation.
[12/06 15:43:48   2205s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1664445.3
[12/06 15:43:48   2205s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/06 15:43:48   2205s] ### Creating PhyDesignMc. totSessionCpu=0:36:46 mem=3703.3M
[12/06 15:43:48   2205s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/06 15:43:48   2205s] OPERPROF: Starting DPlace-Init at level 1, MEM:3703.3M, EPOCH TIME: 1733517828.860713
[12/06 15:43:48   2205s] Processing tracks to init pin-track alignment.
[12/06 15:43:48   2205s] z: 2, totalTracks: 1
[12/06 15:43:48   2205s] z: 4, totalTracks: 1
[12/06 15:43:48   2205s] z: 6, totalTracks: 1
[12/06 15:43:48   2205s] z: 8, totalTracks: 1
[12/06 15:43:48   2205s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/06 15:43:48   2205s] # Floorplan has 32 instGroups (with no HInst) out of 80 Groups
[12/06 15:43:48   2205s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3703.3M, EPOCH TIME: 1733517828.939238
[12/06 15:43:48   2205s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 15:43:48   2205s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 15:43:48   2205s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[12/06 15:43:49   2205s] 
[12/06 15:43:49   2205s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/06 15:43:49   2205s] 
[12/06 15:43:49   2205s]  Skipping Bad Lib Cell Checking (CMU) !
[12/06 15:43:49   2205s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.106, REAL:0.106, MEM:3703.3M, EPOCH TIME: 1733517829.045168
[12/06 15:43:49   2205s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3703.3M, EPOCH TIME: 1733517829.045260
[12/06 15:43:49   2205s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3703.3M, EPOCH TIME: 1733517829.045630
[12/06 15:43:49   2205s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:01.0, mem=3703.3MB).
[12/06 15:43:49   2205s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.213, REAL:0.214, MEM:3703.3M, EPOCH TIME: 1733517829.074365
[12/06 15:43:49   2206s] TotalInstCnt at PhyDesignMc Initialization: 108449
[12/06 15:43:49   2206s] ### Creating PhyDesignMc, finished. totSessionCpu=0:36:47 mem=3703.3M
[12/06 15:43:49   2206s] ### Creating RouteCongInterface, started
[12/06 15:43:50   2207s] 
[12/06 15:43:50   2207s] #optDebug:  {2, 1.000, 0.8500} {3, 0.847, 0.8500} {4, 0.694, 0.8500} {5, 0.541, 0.8500} {6, 0.388, 0.6997} {7, 0.083, 0.3889} {8, 0.083, 0.3889} {9, 0.006, 0.3249} {10, 0.006, 0.3249} 
[12/06 15:43:50   2207s] 
[12/06 15:43:50   2207s] #optDebug: {0, 1.000}
[12/06 15:43:50   2207s] ### Creating RouteCongInterface, finished
[12/06 15:43:50   2207s] {MG  {8 0 1.8 0.133347}  {9 0 17 1.25} }
[12/06 15:43:50   2207s] ### Creating LA Mngr. totSessionCpu=0:36:47 mem=3703.3M
[12/06 15:43:50   2207s] ### Creating LA Mngr, finished. totSessionCpu=0:36:47 mem=3703.3M
[12/06 15:43:53   2210s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/06 15:43:53   2210s] Total-nets :: 109820, Stn-nets :: 1488, ratio :: 1.35494 %, Total-len 6.19809e+06, Stn-len 215283
[12/06 15:43:53   2210s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3741.4M, EPOCH TIME: 1733517833.616930
[12/06 15:43:53   2210s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2000).
[12/06 15:43:53   2210s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 15:43:53   2210s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 15:43:53   2210s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 15:43:53   2210s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.278, REAL:0.278, MEM:3701.4M, EPOCH TIME: 1733517833.895151
[12/06 15:43:53   2210s] TotalInstCnt at PhyDesignMc Destruction: 108449
[12/06 15:43:53   2210s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1664445.3
[12/06 15:43:53   2210s] *** DrvOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:05.3/0:00:05.3 (1.0), totSession cpu/real = 0:36:50.7/0:36:59.0 (1.0), mem = 3701.4M
[12/06 15:43:53   2210s] 
[12/06 15:43:53   2210s] =============================================================================================
[12/06 15:43:53   2210s]  Step TAT Report : DrvOpt #1 / ccopt_design #1                                  21.17-s075_1
[12/06 15:43:53   2210s] =============================================================================================
[12/06 15:43:53   2210s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/06 15:43:53   2210s] ---------------------------------------------------------------------------------------------
[12/06 15:43:53   2210s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/06 15:43:53   2210s] [ PlacerInterfaceInit    ]      1   0:00:00.9  (  17.7 % )     0:00:00.9 /  0:00:00.9    1.0
[12/06 15:43:53   2210s] [ RouteCongInterfaceInit ]      1   0:00:00.5  (   9.8 % )     0:00:00.5 /  0:00:00.5    1.0
[12/06 15:43:53   2210s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/06 15:43:53   2210s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.5
[12/06 15:43:53   2210s] [ MISC                   ]          0:00:03.8  (  72.2 % )     0:00:03.8 /  0:00:03.8    1.0
[12/06 15:43:53   2210s] ---------------------------------------------------------------------------------------------
[12/06 15:43:53   2210s]  DrvOpt #1 TOTAL                    0:00:05.3  ( 100.0 % )     0:00:05.3 /  0:00:05.3    1.0
[12/06 15:43:53   2210s] ---------------------------------------------------------------------------------------------
[12/06 15:43:53   2210s] 
[12/06 15:43:53   2210s] GigaOpt HFN: restore maxLocalDensity to 0.98
[12/06 15:43:53   2210s] End: GigaOpt high fanout net optimization
[12/06 15:43:56   2212s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/06 15:43:56   2212s] Deleting Lib Analyzer.
[12/06 15:43:56   2212s] Begin: GigaOpt DRV Optimization
[12/06 15:43:56   2212s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -postCTS
[12/06 15:43:56   2212s] *** DrvOpt #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:36:52.9/0:37:01.1 (1.0), mem = 3711.1M
[12/06 15:43:56   2213s] Info: 1999 nets with fixed/cover wires excluded.
[12/06 15:43:56   2213s] Info: 2001 clock nets excluded from IPO operation.
[12/06 15:43:56   2213s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1664445.4
[12/06 15:43:56   2213s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/06 15:43:56   2213s] ### Creating PhyDesignMc. totSessionCpu=0:36:53 mem=3711.1M
[12/06 15:43:56   2213s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/06 15:43:56   2213s] OPERPROF: Starting DPlace-Init at level 1, MEM:3711.1M, EPOCH TIME: 1733517836.315749
[12/06 15:43:56   2213s] Processing tracks to init pin-track alignment.
[12/06 15:43:56   2213s] z: 2, totalTracks: 1
[12/06 15:43:56   2213s] z: 4, totalTracks: 1
[12/06 15:43:56   2213s] z: 6, totalTracks: 1
[12/06 15:43:56   2213s] z: 8, totalTracks: 1
[12/06 15:43:56   2213s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/06 15:43:56   2213s] # Floorplan has 32 instGroups (with no HInst) out of 80 Groups
[12/06 15:43:56   2213s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3711.1M, EPOCH TIME: 1733517836.403099
[12/06 15:43:56   2213s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 15:43:56   2213s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 15:43:56   2213s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[12/06 15:43:56   2213s] 
[12/06 15:43:56   2213s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/06 15:43:56   2213s] 
[12/06 15:43:56   2213s]  Skipping Bad Lib Cell Checking (CMU) !
[12/06 15:43:56   2213s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.108, REAL:0.108, MEM:3711.1M, EPOCH TIME: 1733517836.511117
[12/06 15:43:56   2213s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3711.1M, EPOCH TIME: 1733517836.511209
[12/06 15:43:56   2213s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3711.1M, EPOCH TIME: 1733517836.511603
[12/06 15:43:56   2213s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3711.1MB).
[12/06 15:43:56   2213s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.224, REAL:0.225, MEM:3711.1M, EPOCH TIME: 1733517836.540375
[12/06 15:43:57   2214s] TotalInstCnt at PhyDesignMc Initialization: 108449
[12/06 15:43:57   2214s] ### Creating PhyDesignMc, finished. totSessionCpu=0:36:54 mem=3711.1M
[12/06 15:43:57   2214s] ### Creating RouteCongInterface, started
[12/06 15:43:57   2214s] 
[12/06 15:43:57   2214s] Creating Lib Analyzer ...
[12/06 15:43:57   2214s] Total number of usable buffers from Lib Analyzer: 10 ( CKBD1 CKBD2 BUFFD2 CKBD4 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 low_swing_rx)
[12/06 15:43:57   2214s] Total number of usable inverters from Lib Analyzer: 15 ( INVD1 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 CKND12 CKND16)
[12/06 15:43:57   2214s] Total number of usable delay cells from Lib Analyzer: 18 ( CKBD0 BUFFD1 BUFFD0 DEL005 CKBD3 BUFFD3 DEL01 DEL015 CKBD6 DEL02 DEL0 CKBD8 DEL1 CKBD12 DEL2 CKBD16 DEL3 DEL4)
[12/06 15:43:57   2214s] 
[12/06 15:43:57   2214s] {RT rc_corner 0 10 10 {8 0} {9 0} 2}
[12/06 15:43:58   2215s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:36:55 mem=3711.1M
[12/06 15:43:58   2215s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:36:55 mem=3711.1M
[12/06 15:43:58   2215s] Creating Lib Analyzer, finished. 
[12/06 15:43:58   2215s] 
[12/06 15:43:58   2215s] #optDebug:  {2, 1.000, 0.8500} {3, 0.847, 0.8500} {4, 0.694, 0.8500} {5, 0.541, 0.8500} {6, 0.388, 0.6997} {7, 0.083, 0.3889} {8, 0.083, 0.3889} {9, 0.006, 0.3249} {10, 0.006, 0.3249} 
[12/06 15:43:58   2215s] 
[12/06 15:43:58   2215s] #optDebug: {0, 1.000}
[12/06 15:43:58   2215s] ### Creating RouteCongInterface, finished
[12/06 15:43:58   2215s] {MG  {8 0 1.8 0.133347}  {9 0 17 1.25} }
[12/06 15:43:58   2215s] ### Creating LA Mngr. totSessionCpu=0:36:56 mem=3711.1M
[12/06 15:43:58   2215s] ### Creating LA Mngr, finished. totSessionCpu=0:36:56 mem=3711.1M
[12/06 15:44:01   2218s] [GPS-DRV] Optimizer parameters ============================= 
[12/06 15:44:01   2218s] [GPS-DRV] maxDensity (design): 0.95
[12/06 15:44:01   2218s] [GPS-DRV] maxLocalDensity: 0.98
[12/06 15:44:01   2218s] [GPS-DRV] MaxBufDistForPlaceBlk: 360 Microns
[12/06 15:44:01   2218s] [GPS-DRV] All active and enabled setup views
[12/06 15:44:01   2218s] [GPS-DRV]     view_functional_wcl_slow
[12/06 15:44:01   2218s] [GPS-DRV]     view_functional_wcl_fast
[12/06 15:44:01   2218s] [GPS-DRV]     view_functional_wcl_typical
[12/06 15:44:01   2218s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[12/06 15:44:01   2218s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[12/06 15:44:01   2218s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[12/06 15:44:01   2218s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[12/06 15:44:01   2218s] [GPS-DRV] timing-driven DRV settings {0 0 0 0 0 0}
[12/06 15:44:01   2218s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3768.3M, EPOCH TIME: 1733517841.447594
[12/06 15:44:01   2218s] Found 0 hard placement blockage before merging.
[12/06 15:44:01   2218s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.002, REAL:0.002, MEM:3768.3M, EPOCH TIME: 1733517841.449333
[12/06 15:44:02   2219s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/06 15:44:02   2219s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/06 15:44:02   2219s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/06 15:44:02   2219s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/06 15:44:02   2219s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/06 15:44:03   2220s] Info: violation cost 2348287.250000 (cap = 25258.515625, tran = 2323023.750000, len = 0.000000, fanout load = 0.000000, fanout count = 5.000000, glitch 0.000000)
[12/06 15:44:04   2221s] | 18081|154986|  -176.98|  5096| 13768|    -0.26|     0|     0|     0|     0|   -45.88|-1.20e+06|       0|       0|       0| 32.40%|          |         |
[12/06 15:49:58   2574s] Info: violation cost 770479.375000 (cap = 6548.962402, tran = 763925.250000, len = 0.000000, fanout load = 0.000000, fanout count = 5.000000, glitch 0.000000)
[12/06 15:49:59   2575s] |  6647| 57992|  -127.25|  1163|  3108|    -0.26|     0|     0|     0|     0|   -31.75|-3.30e+05|    4137|    2605|    2161| 33.31%|   0:05:54|  4078.6M|
[12/06 15:52:27   2723s] Info: violation cost 404744.250000 (cap = 2320.603027, tran = 402418.656250, len = 0.000000, fanout load = 0.000000, fanout count = 5.000000, glitch 0.000000)
[12/06 15:52:27   2723s] |  3767| 29146|  -127.24|   421|  1146|    -0.26|     0|     0|     0|     0|   -25.33|-1.18e+05|     850|     557|    1008| 33.55%|   0:02:28|  4078.6M|
[12/06 15:53:33   2788s] Info: violation cost 341415.000000 (cap = 1524.815308, tran = 339885.343750, len = 0.000000, fanout load = 0.000000, fanout count = 5.000000, glitch 0.000000)
[12/06 15:53:33   2789s] |  3348| 21922|  -127.24|   259|   712|    -0.26|     0|     0|     0|     0|   -24.27|-60926.37|     171|      34|     315| 33.61%|   0:01:06|  4078.6M|
[12/06 15:53:33   2789s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/06 15:53:33   2789s] 
[12/06 15:53:33   2789s] ###############################################################################
[12/06 15:53:33   2789s] #
[12/06 15:53:33   2789s] #  Large fanout net report:  
[12/06 15:53:33   2789s] #     - there are 178 high fanout ( > 75) nets in the design. (excluding clock nets)
[12/06 15:53:33   2789s] #     - current density: 33.61
[12/06 15:53:33   2789s] #
[12/06 15:53:33   2789s] #  List of high fanout nets:
[12/06 15:53:33   2789s] #        Net(1):  rst: (fanouts = 496)
[12/06 15:53:33   2789s] #        Net(2):  ys[1].xs[2].torus_switch_xy/FE_DBTN6_rst: (fanouts = 112)
[12/06 15:53:33   2789s] #        Net(3):  ys[0].xs[3].torus_switch_xy/FE_DBTN3_rst: (fanouts = 112)
[12/06 15:53:33   2789s] #        Net(4):  ys[0].xs[2].torus_switch_xy/FE_DBTN2_rst: (fanouts = 112)
[12/06 15:53:33   2789s] #        Net(5):  ys[1].xs[3].torus_switch_xy/FE_DBTN7_rst: (fanouts = 110)
[12/06 15:53:33   2789s] #        Net(6):  ys[1].xs[0].torus_switch_xy/west_conn_rx/FE_OFN7353_yss_1__xss_3__noc_if_inst_conn_packet_payload__data__8: (fanouts = 96)
[12/06 15:53:33   2789s] #        Net(7):  ys[0].xs[0].torus_switch_xy/west_conn_rx/FE_OFN7352_yss_0__xss_3__noc_if_inst_conn_packet_payload__data__4: (fanouts = 96)
[12/06 15:53:33   2789s] #        Net(8):  ys[3].xs[1].torus_switch_xy/west_conn_rx/FE_OFN6277_yss_3__xss_0__noc_if_inst_conn_packet_routeinfo__addr__1: (fanouts = 96)
[12/06 15:53:33   2789s] #        Net(9):  ys[1].xs[2].torus_switch_xy/west_conn_rx/FE_OFN6257_yss_1__xss_1__noc_if_inst_conn_packet_payload__data__8: (fanouts = 96)
[12/06 15:53:33   2789s] #        Net(10):  ys[3].xs[1].torus_switch_xy/west_conn_rx/FE_OFN6154_yss_3__xss_0__noc_if_inst_conn_packet_payload__data__5: (fanouts = 96)
[12/06 15:53:33   2789s] #        Net(11):  ys[3].xs[0].torus_switch_xy/west_conn_rx/FE_OFN5991_yss_3__xss_3__noc_if_inst_conn_packet_payload__data__24: (fanouts = 96)
[12/06 15:53:33   2789s] #        Net(12):  ys[2].xs[0].torus_switch_xy/west_conn_rx/FE_OFN5603_yss_2__xss_3__noc_if_inst_conn_packet_payload__data__11: (fanouts = 96)
[12/06 15:53:33   2789s] #        Net(13):  ys[2].xs[0].torus_switch_xy/west_conn_rx/FE_OFN5602_yss_2__xss_3__noc_if_inst_conn_packet_payload__data__7: (fanouts = 96)
[12/06 15:53:33   2789s] #        Net(14):  ys[3].xs[0].torus_switch_xy/west_conn_rx/FE_OFN5570_yss_3__xss_3__noc_if_inst_conn_packet_payload__data__16: (fanouts = 96)
[12/06 15:53:33   2789s] #        Net(15):  ys[3].xs[3].torus_switch_xy/west_conn_rx/FE_OFN5306_yss_3__xss_2__noc_if_inst_conn_packet_payload__data__13: (fanouts = 96)
[12/06 15:53:33   2789s] #        Net(16):  ys[3].xs[0].torus_switch_xy/west_conn_rx/FE_OFN4498_yss_3__xss_3__noc_if_inst_conn_packet_payload__data__19: (fanouts = 96)
[12/06 15:53:33   2789s] #        Net(17):  ys[3].xs[0].torus_switch_xy/west_conn_rx/FE_OFN4466_yss_3__xss_3__noc_if_inst_conn_packet_payload__data__13: (fanouts = 96)
[12/06 15:53:33   2789s] #        Net(18):  ys[3].xs[0].torus_switch_xy/west_conn_rx/FE_OFN4463_yss_3__xss_3__noc_if_inst_conn_packet_payload__data__20: (fanouts = 96)
[12/06 15:53:33   2789s] #        Net(19):  ys[1].xs[0].torus_switch_xy/west_conn_rx/FE_OFN3609_yss_1__xss_3__noc_if_inst_conn_packet_payload__data__14: (fanouts = 96)
[12/06 15:53:33   2789s] #        Net(20):  ys[0].xs[1].torus_switch_xy/west_conn_rx/FE_OFN3532_yss_0__xss_0__noc_if_inst_conn_packet_payload__data__29: (fanouts = 96)
[12/06 15:53:33   2789s] #        Net(21):  yss[0].xss[3].noc_if_inst_conn.packet[payload][data][25]: (fanouts = 96)
[12/06 15:53:33   2789s] #        Net(22):  yss[0].xss[3].noc_if_inst_conn.packet[payload][data][24]: (fanouts = 96)
[12/06 15:53:33   2789s] #        Net(23):  yss[0].xss[0].noc_if_inst_conn.packet[payload][data][30]: (fanouts = 96)
[12/06 15:53:33   2789s] #        Net(24):  yss[0].xss[0].noc_if_inst_conn.packet[payload][data][27]: (fanouts = 96)
[12/06 15:53:33   2789s] #        Net(25):  yss[0].xss[0].noc_if_inst_conn.packet[payload][data][18]: (fanouts = 96)
[12/06 15:53:33   2789s] #        Net(26):  yss[0].xss[0].noc_if_inst_conn.packet[payload][data][13]: (fanouts = 96)
[12/06 15:53:33   2789s] #        Net(27):  yss[0].xss[0].noc_if_inst_conn.packet[payload][data][11]: (fanouts = 96)
[12/06 15:53:33   2789s] #        Net(28):  yss[0].xss[0].noc_if_inst_conn.packet[payload][data][6]: (fanouts = 96)
[12/06 15:53:33   2789s] #        Net(29):  yss[0].xss[0].noc_if_inst_conn.packet[routeinfo][addr][0]: (fanouts = 96)
[12/06 15:53:33   2789s] #        Net(30):  yss[0].xss[1].noc_if_inst_conn.packet[payload][data][31]: (fanouts = 96)
[12/06 15:53:33   2789s] #        Net(31):  yss[0].xss[1].noc_if_inst_conn.packet[payload][data][30]: (fanouts = 96)
[12/06 15:53:33   2789s] #        Net(32):  yss[0].xss[1].noc_if_inst_conn.packet[payload][data][28]: (fanouts = 96)
[12/06 15:53:33   2789s] #        Net(33):  yss[0].xss[1].noc_if_inst_conn.packet[payload][data][25]: (fanouts = 96)
[12/06 15:53:33   2789s] #        Net(34):  yss[0].xss[1].noc_if_inst_conn.packet[payload][data][24]: (fanouts = 96)
[12/06 15:53:33   2789s] #        Net(35):  yss[0].xss[1].noc_if_inst_conn.packet[payload][data][22]: (fanouts = 96)
[12/06 15:53:33   2789s] #        Net(36):  yss[0].xss[1].noc_if_inst_conn.packet[payload][data][21]: (fanouts = 96)
[12/06 15:53:33   2789s] #        Net(37):  yss[0].xss[1].noc_if_inst_conn.packet[payload][data][20]: (fanouts = 96)
[12/06 15:53:33   2789s] #        Net(38):  yss[0].xss[1].noc_if_inst_conn.packet[payload][data][19]: (fanouts = 96)
[12/06 15:53:33   2789s] #        Net(39):  yss[0].xss[1].noc_if_inst_conn.packet[payload][data][17]: (fanouts = 96)
[12/06 15:53:33   2789s] #        Net(40):  yss[0].xss[1].noc_if_inst_conn.packet[payload][data][14]: (fanouts = 96)
[12/06 15:53:33   2789s] #        Net(41):  yss[0].xss[1].noc_if_inst_conn.packet[payload][data][10]: (fanouts = 96)
[12/06 15:53:33   2789s] #        Net(42):  yss[0].xss[1].noc_if_inst_conn.packet[payload][data][9]: (fanouts = 96)
[12/06 15:53:33   2789s] #        Net(43):  yss[0].xss[1].noc_if_inst_conn.packet[payload][data][5]: (fanouts = 96)
[12/06 15:53:33   2789s] #        Net(44):  yss[0].xss[1].noc_if_inst_conn.packet[payload][data][1]: (fanouts = 96)
[12/06 15:53:33   2789s] #        Net(45):  yss[0].xss[1].noc_if_inst_conn.packet[payload][data][0]: (fanouts = 96)
[12/06 15:53:33   2789s] #        Net(46):  yss[0].xss[1].noc_if_inst_conn.packet[routeinfo][addr][3]: (fanouts = 96)
[12/06 15:53:33   2789s] #        Net(47):  yss[0].xss[1].noc_if_inst_conn.packet[routeinfo][addr][2]: (fanouts = 96)
[12/06 15:53:33   2789s] #        Net(48):  yss[0].xss[1].noc_if_inst_conn.packet[routeinfo][addr][1]: (fanouts = 96)
[12/06 15:53:33   2789s] #        Net(49):  yss[0].xss[2].noc_if_inst_conn.packet[payload][data][19]: (fanouts = 96)
[12/06 15:53:33   2789s] #        Net(50):  yss[0].xss[2].noc_if_inst_conn.packet[payload][data][7]: (fanouts = 96)
[12/06 15:53:33   2789s] #        Net(51):  yss[1].xss[3].noc_if_inst_conn.packet[payload][data][31]: (fanouts = 96)
[12/06 15:53:33   2789s] #        Net(52):  yss[1].xss[3].noc_if_inst_conn.packet[payload][data][30]: (fanouts = 96)
[12/06 15:53:33   2789s] #        Net(53):  yss[1].xss[3].noc_if_inst_conn.packet[payload][data][20]: (fanouts = 96)
[12/06 15:53:33   2789s] #        Net(54):  yss[1].xss[3].noc_if_inst_conn.packet[payload][data][18]: (fanouts = 96)
[12/06 15:53:33   2789s] #        Net(55):  yss[1].xss[3].noc_if_inst_conn.packet[payload][data][13]: (fanouts = 96)
[12/06 15:53:33   2789s] #        Net(56):  yss[1].xss[3].noc_if_inst_conn.packet[payload][data][12]: (fanouts = 96)
[12/06 15:53:33   2789s] #        Net(57):  yss[1].xss[3].noc_if_inst_conn.packet[payload][data][11]: (fanouts = 96)
[12/06 15:53:33   2789s] #        Net(58):  yss[1].xss[3].noc_if_inst_conn.packet[payload][data][10]: (fanouts = 96)
[12/06 15:53:33   2789s] #        Net(59):  yss[1].xss[3].noc_if_inst_conn.packet[payload][data][9]: (fanouts = 96)
[12/06 15:53:33   2789s] #        Net(60):  yss[1].xss[3].noc_if_inst_conn.packet[payload][data][7]: (fanouts = 96)
[12/06 15:53:33   2789s] #        Net(61):  yss[1].xss[3].noc_if_inst_conn.packet[payload][data][3]: (fanouts = 96)
[12/06 15:53:33   2789s] #        Net(62):  yss[1].xss[0].noc_if_inst_conn.packet[payload][data][30]: (fanouts = 96)
[12/06 15:53:33   2789s] #        Net(63):  yss[1].xss[0].noc_if_inst_conn.packet[payload][data][29]: (fanouts = 96)
[12/06 15:53:33   2789s] #        Net(64):  yss[1].xss[0].noc_if_inst_conn.packet[payload][data][28]: (fanouts = 96)
[12/06 15:53:33   2789s] #        Net(65):  yss[1].xss[0].noc_if_inst_conn.packet[payload][data][27]: (fanouts = 96)
[12/06 15:53:33   2789s] #        Net(66):  yss[1].xss[0].noc_if_inst_conn.packet[payload][data][26]: (fanouts = 96)
[12/06 15:53:33   2789s] #        Net(67):  yss[1].xss[0].noc_if_inst_conn.packet[payload][data][24]: (fanouts = 96)
[12/06 15:53:33   2789s] #        Net(68):  yss[1].xss[0].noc_if_inst_conn.packet[payload][data][22]: (fanouts = 96)
[12/06 15:53:33   2789s] #        Net(69):  yss[1].xss[0].noc_if_inst_conn.packet[payload][data][18]: (fanouts = 96)
[12/06 15:53:33   2789s] #        Net(70):  yss[1].xss[0].noc_if_inst_conn.packet[payload][data][17]: (fanouts = 96)
[12/06 15:53:33   2789s] #        Net(71):  yss[1].xss[0].noc_if_inst_conn.packet[payload][data][16]: (fanouts = 96)
[12/06 15:53:33   2789s] #        Net(72):  yss[1].xss[0].noc_if_inst_conn.packet[payload][data][15]: (fanouts = 96)
[12/06 15:53:33   2789s] #        Net(73):  yss[1].xss[0].noc_if_inst_conn.packet[payload][data][13]: (fanouts = 96)
[12/06 15:53:33   2789s] #        Net(74):  yss[1].xss[0].noc_if_inst_conn.packet[payload][data][11]: (fanouts = 96)
[12/06 15:53:33   2789s] #        Net(75):  yss[1].xss[0].noc_if_inst_conn.packet[payload][data][10]: (fanouts = 96)
[12/06 15:53:33   2789s] #        Net(76):  yss[1].xss[0].noc_if_inst_conn.packet[payload][data][9]: (fanouts = 96)
[12/06 15:53:33   2789s] #        Net(77):  yss[1].xss[0].noc_if_inst_conn.packet[payload][data][6]: (fanouts = 96)
[12/06 15:53:33   2789s] #        Net(78):  yss[1].xss[0].noc_if_inst_conn.packet[payload][data][5]: (fanouts = 96)
[12/06 15:53:33   2789s] #        Net(79):  yss[1].xss[0].noc_if_inst_conn.packet[payload][data][2]: (fanouts = 96)
[12/06 15:53:33   2789s] #        Net(80):  yss[1].xss[0].noc_if_inst_conn.packet[payload][data][1]: (fanouts = 96)
[12/06 15:53:33   2789s] #        Net(81):  yss[1].xss[2].noc_if_inst_conn.packet[payload][data][30]: (fanouts = 96)
[12/06 15:53:33   2789s] #        Net(82):  yss[1].xss[2].noc_if_inst_conn.packet[payload][data][24]: (fanouts = 96)
[12/06 15:53:33   2789s] #        Net(83):  yss[1].xss[2].noc_if_inst_conn.packet[payload][data][19]: (fanouts = 96)
[12/06 15:53:33   2789s] #        Net(84):  yss[1].xss[2].noc_if_inst_conn.packet[payload][data][14]: (fanouts = 96)
[12/06 15:53:33   2789s] #        Net(85):  yss[1].xss[2].noc_if_inst_conn.packet[payload][data][13]: (fanouts = 96)
[12/06 15:53:33   2789s] #        Net(86):  yss[1].xss[2].noc_if_inst_conn.packet[payload][data][7]: (fanouts = 96)
[12/06 15:53:33   2789s] #        Net(87):  yss[1].xss[2].noc_if_inst_conn.packet[payload][data][6]: (fanouts = 96)
[12/06 15:53:33   2789s] #        Net(88):  yss[1].xss[2].noc_if_inst_conn.packet[payload][data][5]: (fanouts = 96)
[12/06 15:53:33   2789s] #        Net(89):  yss[2].xss[0].noc_if_inst_conn.packet[payload][data][30]: (fanouts = 96)
[12/06 15:53:33   2789s] #        Net(90):  yss[2].xss[0].noc_if_inst_conn.packet[payload][data][28]: (fanouts = 96)
[12/06 15:53:33   2789s] #        Net(91):  yss[2].xss[0].noc_if_inst_conn.packet[payload][data][27]: (fanouts = 96)
[12/06 15:53:33   2789s] #        Net(92):  yss[2].xss[0].noc_if_inst_conn.packet[payload][data][22]: (fanouts = 96)
[12/06 15:53:33   2789s] #        Net(93):  yss[2].xss[0].noc_if_inst_conn.packet[payload][data][20]: (fanouts = 96)
[12/06 15:53:33   2789s] #        Net(94):  yss[2].xss[0].noc_if_inst_conn.packet[payload][data][15]: (fanouts = 96)
[12/06 15:53:33   2789s] #        Net(95):  yss[2].xss[0].noc_if_inst_conn.packet[payload][data][10]: (fanouts = 96)
[12/06 15:53:33   2789s] #        Net(96):  yss[2].xss[0].noc_if_inst_conn.packet[payload][data][9]: (fanouts = 96)
[12/06 15:53:33   2789s] #        Net(97):  yss[2].xss[0].noc_if_inst_conn.packet[payload][data][5]: (fanouts = 96)
[12/06 15:53:33   2789s] #        Net(98):  yss[2].xss[0].noc_if_inst_conn.packet[payload][data][2]: (fanouts = 96)
[12/06 15:53:33   2789s] #        Net(99):  yss[2].xss[2].noc_if_inst_conn.packet[payload][data][20]: (fanouts = 96)
[12/06 15:53:33   2789s] #        Net(100):  yss[2].xss[2].noc_if_inst_conn.packet[payload][data][11]: (fanouts = 96)
[12/06 15:53:33   2789s] #
[12/06 15:53:33   2789s] ###############################################################################
[12/06 15:53:33   2789s] Bottom Preferred Layer:
[12/06 15:53:33   2789s] +-----------+------------+------------+----------+
[12/06 15:53:33   2789s] |   Layer   |     DB     |    CLK     |   Rule   |
[12/06 15:53:33   2789s] +-----------+------------+------------+----------+
[12/06 15:53:33   2789s] | M3 (z=3)  |          0 |       2001 | default  |
[12/06 15:53:33   2789s] | M8 (z=8)  |       1517 |          0 | default  |
[12/06 15:53:33   2789s] +-----------+------------+------------+----------+
[12/06 15:53:33   2789s] Via Pillar Rule:
[12/06 15:53:33   2789s]     None
[12/06 15:53:34   2790s] 
[12/06 15:53:34   2790s] 
[12/06 15:53:34   2790s] =======================================================================
[12/06 15:53:34   2790s]                 Reasons for remaining drv violations
[12/06 15:53:34   2790s] =======================================================================
[12/06 15:53:34   2790s] *info: Total 3327 net(s) have violations which can't be fixed by DRV optimization.
[12/06 15:53:34   2790s] 
[12/06 15:53:34   2790s] MultiBuffering failure reasons
[12/06 15:53:34   2790s] ------------------------------------------------
[12/06 15:53:34   2790s] *info:   265 net(s): Could not be fixed because the routing congestion check has rejected the solution.
[12/06 15:53:34   2790s] *info:  1864 net(s): Could not be fixed because the gain is not enough.
[12/06 15:53:34   2790s] *info:     1 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.
[12/06 15:53:34   2790s] *info:   949 net(s): Could not be fixed because of exceeding max local density.
[12/06 15:53:34   2790s] *info:     2 net(s): Could not be fixed because usable cell area larger than available area.
[12/06 15:53:34   2790s] *info:   246 net(s): Could not be fixed because buffering engine can't find a solution.
[12/06 15:53:34   2790s] 
[12/06 15:53:34   2790s] *info: Total 89 net(s) were new nets created by previous iteration of DRV buffering. Further DRV fixing might remove some violations.
[12/06 15:53:34   2790s] 
[12/06 15:53:34   2790s] 
[12/06 15:53:34   2790s] *** Finish DRV Fixing (cpu=0:09:32 real=0:09:33 mem=4078.6M) ***
[12/06 15:53:34   2790s] 
[12/06 15:53:34   2790s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4078.6M, EPOCH TIME: 1733518414.494948
[12/06 15:53:34   2790s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:120025).
[12/06 15:53:34   2790s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 15:53:34   2790s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 15:53:34   2790s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 15:53:34   2790s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.370, REAL:0.371, MEM:3837.6M, EPOCH TIME: 1733518414.865670
[12/06 15:53:34   2790s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3837.6M, EPOCH TIME: 1733518414.982915
[12/06 15:53:34   2790s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3837.6M, EPOCH TIME: 1733518414.983054
[12/06 15:53:35   2790s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3837.6M, EPOCH TIME: 1733518415.081339
[12/06 15:53:35   2790s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 15:53:35   2790s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 15:53:35   2790s] 
[12/06 15:53:35   2790s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/06 15:53:35   2790s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.120, REAL:0.120, MEM:3837.6M, EPOCH TIME: 1733518415.201505
[12/06 15:53:35   2790s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:3837.6M, EPOCH TIME: 1733518415.201612
[12/06 15:53:35   2790s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:3837.6M, EPOCH TIME: 1733518415.201995
[12/06 15:53:35   2790s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:3837.6M, EPOCH TIME: 1733518415.233922
[12/06 15:53:35   2790s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.002, REAL:0.002, MEM:3837.6M, EPOCH TIME: 1733518415.236166
[12/06 15:53:35   2790s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.252, REAL:0.253, MEM:3837.6M, EPOCH TIME: 1733518415.236244
[12/06 15:53:35   2790s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.253, REAL:0.253, MEM:3837.6M, EPOCH TIME: 1733518415.236270
[12/06 15:53:35   2790s] TDRefine: refinePlace mode is spiral
[12/06 15:53:35   2790s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1664445.7
[12/06 15:53:35   2790s] OPERPROF: Starting RefinePlace at level 1, MEM:3837.6M, EPOCH TIME: 1733518415.236347
[12/06 15:53:35   2790s] *** Starting refinePlace (0:46:31 mem=3837.6M) ***
[12/06 15:53:35   2791s] Total net bbox length = 5.126e+06 (2.677e+06 2.449e+06) (ext = 1.708e+04)
[12/06 15:53:35   2791s] 
[12/06 15:53:35   2791s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/06 15:53:35   2791s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/06 15:53:35   2791s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/06 15:53:35   2791s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/06 15:53:35   2791s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3837.6M, EPOCH TIME: 1733518415.425576
[12/06 15:53:35   2791s] Starting refinePlace ...
[12/06 15:53:35   2791s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/06 15:53:35   2791s] One DDP V2 for no tweak run.
[12/06 15:53:35   2791s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/06 15:53:35   2791s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:3861.5M, EPOCH TIME: 1733518415.755059
[12/06 15:53:35   2791s] DDP initSite1 nrRow 831 nrJob 831
[12/06 15:53:35   2791s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:3861.5M, EPOCH TIME: 1733518415.755162
[12/06 15:53:35   2791s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.012, REAL:0.012, MEM:3861.5M, EPOCH TIME: 1733518415.767486
[12/06 15:53:35   2791s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:3861.5M, EPOCH TIME: 1733518415.767534
[12/06 15:53:35   2791s] DDP markSite nrRow 831 nrJob 831
[12/06 15:53:35   2791s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.019, REAL:0.020, MEM:3861.5M, EPOCH TIME: 1733518415.787103
[12/06 15:53:35   2791s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.032, REAL:0.032, MEM:3861.5M, EPOCH TIME: 1733518415.787226
[12/06 15:53:35   2791s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[12/06 15:53:35   2791s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:3877.3M, EPOCH TIME: 1733518415.987181
[12/06 15:53:35   2791s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:3877.3M, EPOCH TIME: 1733518415.987258
[12/06 15:53:36   2791s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.057, REAL:0.057, MEM:3877.3M, EPOCH TIME: 1733518416.044154
[12/06 15:53:36   2791s] ** Cut row section cpu time 0:00:00.1.
[12/06 15:53:36   2791s]  ** Cut row section real time 0:00:01.0.
[12/06 15:53:36   2791s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.057, REAL:0.057, MEM:3877.3M, EPOCH TIME: 1733518416.044663
[12/06 15:53:36   2791s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[12/06 15:53:36   2791s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:3877.3M, EPOCH TIME: 1733518416.153245
[12/06 15:53:36   2791s] OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.000, MEM:3877.3M, EPOCH TIME: 1733518416.153491
[12/06 15:53:36   2791s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[12/06 15:53:36   2791s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:3877.3M, EPOCH TIME: 1733518416.170768
[12/06 15:53:36   2791s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:3877.3M, EPOCH TIME: 1733518416.170863
[12/06 15:53:36   2791s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.102, REAL:0.102, MEM:3877.3M, EPOCH TIME: 1733518416.273139
[12/06 15:53:36   2791s] ** Cut row section cpu time 0:00:00.1.
[12/06 15:53:36   2791s]  ** Cut row section real time 0:00:00.0.
[12/06 15:53:36   2791s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.104, REAL:0.104, MEM:3877.3M, EPOCH TIME: 1733518416.274790
[12/06 15:53:38   2794s]   Spread Effort: high, standalone mode, useDDP on.
[12/06 15:53:38   2794s] [CPU] RefinePlace/preRPlace (cpu=0:00:03.2, real=0:00:03.0, mem=3877.3MB) @(0:46:31 - 0:46:34).
[12/06 15:53:38   2794s] Move report: preRPlace moves 92579 insts, mean move: 2.16 um, max move: 24.40 um 
[12/06 15:53:38   2794s] 	Max move on inst (FE_OFC3823_ys_1__xs_0__noc_if_inst_east_packet_payload__data__17): (366.40, 921.80) --> (389.00, 920.00)
[12/06 15:53:38   2794s] 	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
[12/06 15:53:38   2794s] wireLenOptFixPriorityInst 58160 inst fixed
[12/06 15:53:38   2794s] 
[12/06 15:53:38   2794s] Running Spiral with 1 thread in Normal Mode  fetchWidth=1024 
[12/06 15:53:44   2799s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7ff4581f0e08.
[12/06 15:53:44   2799s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 15:53:44   2799s] Move report: legalization moves 5455 insts, mean move: 7.45 um, max move: 106.40 um spiral
[12/06 15:53:44   2799s] 	Max move on inst (ys[2].xs[3].msg_txrx[19].south_tx): (603.22, 1428.50) --> (496.82, 1428.50)
[12/06 15:53:44   2799s] [CPU] RefinePlace/Spiral (cpu=0:00:02.4, real=0:00:04.0)
[12/06 15:53:44   2799s] [CPU] RefinePlace/Commit (cpu=0:00:02.6, real=0:00:02.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:02.5, real=0:00:02.0), leftOver(cpu=0:00:00.2, real=0:00:00.0)
[12/06 15:53:44   2799s] [CPU] RefinePlace/Legalization (cpu=0:00:05.4, real=0:00:06.0, mem=3861.3MB) @(0:46:34 - 0:46:40).
[12/06 15:53:44   2799s] Move report: Detail placement moves 94415 insts, mean move: 2.49 um, max move: 106.40 um 
[12/06 15:53:44   2799s] 	Max move on inst (ys[2].xs[3].msg_txrx[19].south_tx): (603.22, 1428.50) --> (496.82, 1428.50)
[12/06 15:53:44   2799s] 	Runtime: CPU: 0:00:08.7 REAL: 0:00:09.0 MEM: 3861.3MB
[12/06 15:53:44   2799s] Statistics of distance of Instance movement in refine placement:
[12/06 15:53:44   2799s]   maximum (X+Y) =       106.40 um
[12/06 15:53:44   2799s]   inst (ys[2].xs[3].msg_txrx[19].south_tx) with max move: (603.22, 1428.5) -> (496.82, 1428.5)
[12/06 15:53:44   2799s]   mean    (X+Y) =         2.49 um
[12/06 15:53:44   2799s] Summary Report:
[12/06 15:53:44   2799s] Instances move: 94415 (out of 114803 movable)
[12/06 15:53:44   2799s] Instances flipped: 0
[12/06 15:53:44   2799s] Mean displacement: 2.49 um
[12/06 15:53:44   2799s] Max displacement: 106.40 um (Instance: ys[2].xs[3].msg_txrx[19].south_tx) (603.22, 1428.5) -> (496.82, 1428.5)
[12/06 15:53:44   2799s] 	Length: 36 sites, height: 3 rows, site name: core, cell type: low_swing_tx
[12/06 15:53:44   2799s] Total instances moved : 94415
[12/06 15:53:44   2799s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:8.765, REAL:8.802, MEM:3861.3M, EPOCH TIME: 1733518424.227885
[12/06 15:53:44   2799s] Total net bbox length = 5.274e+06 (2.767e+06 2.507e+06) (ext = 1.707e+04)
[12/06 15:53:44   2799s] Runtime: CPU: 0:00:09.0 REAL: 0:00:09.0 MEM: 3861.3MB
[12/06 15:53:44   2799s] [CPU] RefinePlace/total (cpu=0:00:09.0, real=0:00:09.0, mem=3861.3MB) @(0:46:31 - 0:46:40).
[12/06 15:53:44   2799s] *** Finished refinePlace (0:46:40 mem=3861.3M) ***
[12/06 15:53:44   2799s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1664445.7
[12/06 15:53:44   2799s] OPERPROF: Finished RefinePlace at level 1, CPU:9.012, REAL:9.050, MEM:3861.3M, EPOCH TIME: 1733518424.286320
[12/06 15:53:44   2800s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3861.3M, EPOCH TIME: 1733518424.766988
[12/06 15:53:44   2800s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:120025).
[12/06 15:53:44   2800s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 15:53:45   2800s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 15:53:45   2800s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 15:53:45   2800s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.348, REAL:0.349, MEM:3826.3M, EPOCH TIME: 1733518425.116040
[12/06 15:53:45   2800s] *** maximum move = 106.40 um ***
[12/06 15:53:45   2801s] *** Finished re-routing un-routed nets (3826.3M) ***
[12/06 15:53:52   2807s] OPERPROF: Starting DPlace-Init at level 1, MEM:3826.3M, EPOCH TIME: 1733518432.080457
[12/06 15:53:52   2807s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3826.3M, EPOCH TIME: 1733518432.181637
[12/06 15:53:52   2807s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 15:53:52   2807s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 15:53:52   2807s] 
[12/06 15:53:52   2807s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/06 15:53:52   2807s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.120, REAL:0.120, MEM:3826.3M, EPOCH TIME: 1733518432.301747
[12/06 15:53:52   2807s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3826.3M, EPOCH TIME: 1733518432.301882
[12/06 15:53:52   2807s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.001, MEM:3842.3M, EPOCH TIME: 1733518432.302586
[12/06 15:53:52   2807s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:3842.3M, EPOCH TIME: 1733518432.336171
[12/06 15:53:52   2807s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.003, REAL:0.003, MEM:3842.3M, EPOCH TIME: 1733518432.339579
[12/06 15:53:52   2807s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.258, REAL:0.259, MEM:3842.3M, EPOCH TIME: 1733518432.339687
[12/06 15:53:53   2808s] 
[12/06 15:53:53   2808s] *** Finish Physical Update (cpu=0:00:18.7 real=0:00:19.0 mem=3842.3M) ***
[12/06 15:53:56   2811s] Deleting 0 temporary hard placement blockage(s).
[12/06 15:53:56   2811s] Total-nets :: 118174, Stn-nets :: 16471, ratio :: 13.9379 %, Total-len 6.19636e+06, Stn-len 2.15227e+06
[12/06 15:53:56   2811s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3823.2M, EPOCH TIME: 1733518436.151289
[12/06 15:53:56   2811s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2000).
[12/06 15:53:56   2811s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 15:53:56   2812s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 15:53:56   2812s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 15:53:56   2812s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.312, REAL:0.313, MEM:3736.2M, EPOCH TIME: 1733518436.463863
[12/06 15:53:56   2812s] TotalInstCnt at PhyDesignMc Destruction: 116803
[12/06 15:53:56   2812s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1664445.4
[12/06 15:53:56   2812s] *** DrvOpt #2 [finish] (ccopt_design #1) : cpu/real = 0:09:59.2/0:10:00.4 (1.0), totSession cpu/real = 0:46:52.1/0:47:01.5 (1.0), mem = 3736.2M
[12/06 15:53:56   2812s] 
[12/06 15:53:56   2812s] =============================================================================================
[12/06 15:53:56   2812s]  Step TAT Report : DrvOpt #2 / ccopt_design #1                                  21.17-s075_1
[12/06 15:53:56   2812s] =============================================================================================
[12/06 15:53:56   2812s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/06 15:53:56   2812s] ---------------------------------------------------------------------------------------------
[12/06 15:53:56   2812s] [ SlackTraversorInit     ]      2   0:00:03.6  (   0.6 % )     0:00:03.6 /  0:00:03.6    1.0
[12/06 15:53:56   2812s] [ LibAnalyzerInit        ]      1   0:00:01.0  (   0.2 % )     0:00:01.0 /  0:00:01.0    1.0
[12/06 15:53:56   2812s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/06 15:53:56   2812s] [ PlacerInterfaceInit    ]      1   0:00:01.0  (   0.2 % )     0:00:01.0 /  0:00:00.9    1.0
[12/06 15:53:56   2812s] [ PlacerPlacementInit    ]      1   0:00:00.3  (   0.0 % )     0:00:00.3 /  0:00:00.3    1.0
[12/06 15:53:56   2812s] [ RouteCongInterfaceInit ]      1   0:00:00.5  (   0.1 % )     0:00:01.5 /  0:00:01.6    1.0
[12/06 15:53:56   2812s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/06 15:53:56   2812s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:09:31.0 /  0:09:29.9    1.0
[12/06 15:53:56   2812s] [ OptSingleIteration     ]      3   0:00:00.1  (   0.0 % )     0:09:27.0 /  0:09:25.8    1.0
[12/06 15:53:56   2812s] [ OptGetWeight           ]     27   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/06 15:53:56   2812s] [ OptEval                ]     27   0:06:43.1  (  67.1 % )     0:06:43.1 /  0:06:42.2    1.0
[12/06 15:53:56   2812s] [ OptCommit              ]     27   0:00:05.8  (   1.0 % )     0:00:05.8 /  0:00:05.8    1.0
[12/06 15:53:56   2812s] [ PostCommitDelayUpdate  ]     27   0:00:05.1  (   0.8 % )     0:01:52.9 /  0:01:52.6    1.0
[12/06 15:53:56   2812s] [ IncrDelayCalc          ]    241   0:01:47.8  (  18.0 % )     0:01:47.8 /  0:01:47.6    1.0
[12/06 15:53:56   2812s] [ DrvFindVioNets         ]      4   0:00:02.7  (   0.4 % )     0:00:02.7 /  0:00:02.7    1.0
[12/06 15:53:56   2812s] [ DrvComputeSummary      ]      4   0:00:01.3  (   0.2 % )     0:00:01.3 /  0:00:01.3    1.0
[12/06 15:53:56   2812s] [ RefinePlace            ]      1   0:00:17.0  (   2.8 % )     0:00:18.8 /  0:00:18.7    1.0
[12/06 15:53:56   2812s] [ TimingUpdate           ]      1   0:00:01.8  (   0.3 % )     0:00:01.8 /  0:00:01.8    1.0
[12/06 15:53:56   2812s] [ IncrTimingUpdate       ]     27   0:00:45.0  (   7.5 % )     0:00:45.0 /  0:00:45.1    1.0
[12/06 15:53:56   2812s] [ MISC                   ]          0:00:04.3  (   0.7 % )     0:00:04.3 /  0:00:04.3    1.0
[12/06 15:53:56   2812s] ---------------------------------------------------------------------------------------------
[12/06 15:53:56   2812s]  DrvOpt #2 TOTAL                    0:10:00.4  ( 100.0 % )     0:10:00.4 /  0:09:59.2    1.0
[12/06 15:53:56   2812s] ---------------------------------------------------------------------------------------------
[12/06 15:53:56   2812s] 
[12/06 15:53:56   2812s] End: GigaOpt DRV Optimization
[12/06 15:53:56   2812s] GigaOpt DRV: restore maxLocalDensity to 0.98
[12/06 15:53:56   2812s] **optDesign ... cpu = 0:12:08, real = 0:12:08, mem = 3411.6M, totSessionCpu=0:46:52 **
[12/06 15:54:12   2828s] Deleting Lib Analyzer.
[12/06 15:54:12   2828s] 
[12/06 15:54:12   2828s] Optimization is working on the following views:
[12/06 15:54:12   2828s]   Setup views: view_functional_wcl_slow view_functional_wcl_fast 
[12/06 15:54:12   2828s]   Hold  views: view_functional_wcl_slow view_functional_wcl_fast 
[12/06 15:54:12   2828s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/06 15:54:12   2828s] Begin: GigaOpt Global Optimization
[12/06 15:54:12   2828s] *info: use new DP (enabled)
[12/06 15:54:12   2828s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[12/06 15:54:13   2828s] Info: 1999 nets with fixed/cover wires excluded.
[12/06 15:54:13   2828s] Info: 2001 clock nets excluded from IPO operation.
[12/06 15:54:13   2828s] *** GlobalOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:47:08.9/0:47:18.3 (1.0), mem = 3793.2M
[12/06 15:54:13   2828s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1664445.5
[12/06 15:54:13   2828s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/06 15:54:13   2828s] ### Creating PhyDesignMc. totSessionCpu=0:47:09 mem=3793.2M
[12/06 15:54:13   2828s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/06 15:54:13   2828s] OPERPROF: Starting DPlace-Init at level 1, MEM:3793.2M, EPOCH TIME: 1733518453.245674
[12/06 15:54:13   2828s] Processing tracks to init pin-track alignment.
[12/06 15:54:13   2828s] z: 2, totalTracks: 1
[12/06 15:54:13   2828s] z: 4, totalTracks: 1
[12/06 15:54:13   2828s] z: 6, totalTracks: 1
[12/06 15:54:13   2828s] z: 8, totalTracks: 1
[12/06 15:54:13   2828s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/06 15:54:13   2828s] # Floorplan has 32 instGroups (with no HInst) out of 80 Groups
[12/06 15:54:13   2828s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3793.2M, EPOCH TIME: 1733518453.339940
[12/06 15:54:13   2828s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 15:54:13   2828s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 15:54:13   2828s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[12/06 15:54:13   2829s] 
[12/06 15:54:13   2829s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/06 15:54:13   2829s] 
[12/06 15:54:13   2829s]  Skipping Bad Lib Cell Checking (CMU) !
[12/06 15:54:13   2829s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.116, REAL:0.117, MEM:3793.2M, EPOCH TIME: 1733518453.456569
[12/06 15:54:13   2829s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3793.2M, EPOCH TIME: 1733518453.456669
[12/06 15:54:13   2829s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3793.2M, EPOCH TIME: 1733518453.457060
[12/06 15:54:13   2829s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3793.2MB).
[12/06 15:54:13   2829s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.241, REAL:0.242, MEM:3793.2M, EPOCH TIME: 1733518453.487961
[12/06 15:54:14   2829s] TotalInstCnt at PhyDesignMc Initialization: 116803
[12/06 15:54:14   2829s] ### Creating PhyDesignMc, finished. totSessionCpu=0:47:10 mem=3793.2M
[12/06 15:54:14   2829s] ### Creating RouteCongInterface, started
[12/06 15:54:14   2829s] 
[12/06 15:54:14   2829s] Creating Lib Analyzer ...
[12/06 15:54:14   2830s] Total number of usable buffers from Lib Analyzer: 10 ( CKBD1 CKBD2 BUFFD2 CKBD4 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 low_swing_rx)
[12/06 15:54:14   2830s] Total number of usable inverters from Lib Analyzer: 15 ( INVD1 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 CKND12 CKND16)
[12/06 15:54:14   2830s] Total number of usable delay cells from Lib Analyzer: 18 ( CKBD0 BUFFD1 BUFFD0 DEL005 CKBD3 BUFFD3 DEL01 DEL015 CKBD6 DEL02 DEL0 CKBD8 DEL1 CKBD12 DEL2 CKBD16 DEL3 DEL4)
[12/06 15:54:14   2830s] 
[12/06 15:54:14   2830s] {RT rc_corner 0 10 10 {8 0} {9 0} 2}
[12/06 15:54:15   2830s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:47:11 mem=3793.2M
[12/06 15:54:15   2830s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:47:11 mem=3793.2M
[12/06 15:54:15   2830s] Creating Lib Analyzer, finished. 
[12/06 15:54:15   2831s] 
[12/06 15:54:15   2831s] #optDebug:  {2, 1.000, 0.8500} {3, 0.847, 0.8500} {4, 0.694, 0.8500} {5, 0.541, 0.8500} {6, 0.388, 0.8500} {7, 0.083, 0.4861} {8, 0.083, 0.4861} {9, 0.006, 0.4061} {10, 0.006, 0.4061} 
[12/06 15:54:15   2831s] 
[12/06 15:54:15   2831s] #optDebug: {0, 1.000}
[12/06 15:54:15   2831s] ### Creating RouteCongInterface, finished
[12/06 15:54:15   2831s] {MG  {8 0 1.8 0.133347}  {9 0 17 1.25} }
[12/06 15:54:15   2831s] ### Creating LA Mngr. totSessionCpu=0:47:11 mem=3793.2M
[12/06 15:54:15   2831s] ### Creating LA Mngr, finished. totSessionCpu=0:47:11 mem=3793.2M
[12/06 15:54:16   2832s] *info: 2001 clock nets excluded
[12/06 15:54:16   2832s] *info: 1298 no-driver nets excluded.
[12/06 15:54:16   2832s] *info: 1999 nets with fixed/cover wires excluded.
[12/06 15:54:18   2834s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3812.3M, EPOCH TIME: 1733518458.610227
[12/06 15:54:18   2834s] Found 0 hard placement blockage before merging.
[12/06 15:54:18   2834s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.003, REAL:0.003, MEM:3812.3M, EPOCH TIME: 1733518458.613719
[12/06 15:54:21   2836s] ** GigaOpt Global Opt WNS Slack -24.300  TNS Slack -66647.031 
[12/06 15:54:21   2837s] +--------+----------+---------+------------+--------+---------------------------+---------+----------------------------------------------------+
[12/06 15:54:21   2837s] |  WNS   |   TNS    | Density |    Real    |  Mem   |        Worst View         |Pathgroup|                     End Point                      |
[12/06 15:54:21   2837s] +--------+----------+---------+------------+--------+---------------------------+---------+----------------------------------------------------+
[12/06 15:54:21   2837s] | -24.300|-66647.031|   33.61%|   0:00:00.0| 3812.3M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/06 15:54:21   2837s] |        |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[24][1]/D              |
[12/06 15:55:06   2881s] | -23.049|-23315.740|   33.56%|   0:00:45.0| 3966.6M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/06 15:55:06   2881s] |        |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[24][1]/D              |
[12/06 15:55:19   2894s] | -22.861|-22751.932|   33.61%|   0:00:13.0| 3966.6M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/06 15:55:19   2894s] |        |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[24][1]/D              |
[12/06 15:55:21   2896s] | -22.861|-22751.932|   33.61%|   0:00:02.0| 3966.6M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/06 15:55:21   2896s] |        |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[24][1]/D              |
[12/06 15:58:02   3058s] | -21.739|-20802.896|   33.87%|   0:02:41.0| 3966.6M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/06 15:58:02   3058s] |        |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[24][1]/D              |
[12/06 15:58:41   3096s] | -21.543|-20605.838|   33.88%|   0:00:39.0| 3966.6M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/06 15:58:41   3096s] |        |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[24][1]/D              |
[12/06 15:58:49   3104s] | -21.440|-20506.742|   33.89%|   0:00:08.0| 3966.6M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/06 15:58:49   3104s] |        |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[24][1]/D              |
[12/06 15:58:50   3105s] | -21.440|-20506.742|   33.89%|   0:00:01.0| 3966.6M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/06 15:58:50   3105s] |        |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[24][1]/D              |
[12/06 16:00:37   3212s] | -20.864|-20063.344|   34.02%|   0:01:47.0| 3966.6M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/06 16:00:37   3212s] |        |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[24][1]/D              |
[12/06 16:01:03   3238s] | -20.841|-19936.910|   34.03%|   0:00:26.0| 3966.6M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/06 16:01:03   3238s] |        |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[24][1]/D              |
[12/06 16:01:09   3244s] | -20.788|-19852.754|   34.04%|   0:00:06.0| 3966.6M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/06 16:01:09   3244s] |        |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[24][1]/D              |
[12/06 16:01:10   3245s] | -20.788|-19852.754|   34.04%|   0:00:01.0| 3966.6M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/06 16:01:10   3245s] |        |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[24][1]/D              |
[12/06 16:02:01   3296s] | -20.839|-19767.600|   34.17%|   0:00:51.0| 3966.6M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/06 16:02:01   3296s] |        |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[24][1]/D              |
[12/06 16:02:28   3322s] | -20.743|-19689.500|   34.19%|   0:00:27.0| 3966.6M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/06 16:02:28   3322s] |        |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[24][1]/D              |
[12/06 16:02:32   3327s] | -20.743|-19664.398|   34.20%|   0:00:04.0| 3966.6M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/06 16:02:32   3327s] |        |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[24][1]/D              |
[12/06 16:02:34   3328s] | -20.743|-19664.398|   34.20%|   0:00:02.0| 3966.6M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/06 16:02:34   3328s] |        |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[24][1]/D              |
[12/06 16:03:09   3364s] | -20.676|-19569.852|   34.28%|   0:00:35.0| 3966.6M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/06 16:03:09   3364s] |        |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[24][1]/D              |
[12/06 16:03:37   3391s] | -20.656|-19507.576|   34.30%|   0:00:28.0| 3966.6M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/06 16:03:37   3391s] |        |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[24][1]/D              |
[12/06 16:03:41   3395s] | -20.656|-19520.371|   34.31%|   0:00:04.0| 3966.6M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/06 16:03:41   3395s] |        |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[24][1]/D              |
[12/06 16:03:42   3397s] | -20.656|-19520.371|   34.31%|   0:00:01.0| 3966.6M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/06 16:03:42   3397s] |        |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[24][1]/D              |
[12/06 16:04:14   3428s] | -20.649|-19481.346|   34.38%|   0:00:32.0| 3966.6M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/06 16:04:14   3428s] |        |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[24][1]/D              |
[12/06 16:04:47   3461s] | -20.635|-19435.688|   34.40%|   0:00:33.0| 3966.6M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/06 16:04:47   3461s] |        |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[24][1]/D              |
[12/06 16:04:47   3461s] +--------+----------+---------+------------+--------+---------------------------+---------+----------------------------------------------------+
[12/06 16:04:47   3461s] 
[12/06 16:04:47   3461s] *** Finish post-CTS Global Setup Fixing (cpu=0:10:25 real=0:10:26 mem=3966.6M) ***
[12/06 16:04:47   3461s] 
[12/06 16:04:47   3461s] *** Finish post-CTS Setup Fixing (cpu=0:10:25 real=0:10:26 mem=3966.6M) ***
[12/06 16:04:47   3461s] Deleting 0 temporary hard placement blockage(s).
[12/06 16:04:47   3461s] Bottom Preferred Layer:
[12/06 16:04:47   3461s] +-----------+------------+------------+----------+
[12/06 16:04:47   3461s] |   Layer   |     DB     |    CLK     |   Rule   |
[12/06 16:04:47   3461s] +-----------+------------+------------+----------+
[12/06 16:04:47   3461s] | M3 (z=3)  |          0 |       2001 | default  |
[12/06 16:04:47   3461s] | M8 (z=8)  |       1517 |          0 | default  |
[12/06 16:04:47   3461s] +-----------+------------+------------+----------+
[12/06 16:04:47   3461s] Via Pillar Rule:
[12/06 16:04:47   3461s]     None
[12/06 16:04:47   3461s] ** GigaOpt Global Opt End WNS Slack -20.635  TNS Slack -19435.688 
[12/06 16:04:47   3462s] Total-nets :: 118814, Stn-nets :: 17765, ratio :: 14.9519 %, Total-len 6.20373e+06, Stn-len 2.26534e+06
[12/06 16:04:47   3462s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3947.5M, EPOCH TIME: 1733519087.678009
[12/06 16:04:47   3462s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:120659).
[12/06 16:04:47   3462s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 16:04:47   3462s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 16:04:47   3462s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 16:04:48   3462s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.338, REAL:0.339, MEM:3743.5M, EPOCH TIME: 1733519088.017000
[12/06 16:04:48   3462s] TotalInstCnt at PhyDesignMc Destruction: 117443
[12/06 16:04:48   3462s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1664445.5
[12/06 16:04:48   3462s] *** GlobalOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:10:33.5/0:10:34.8 (1.0), totSession cpu/real = 0:57:42.4/0:57:53.1 (1.0), mem = 3743.5M
[12/06 16:04:48   3462s] 
[12/06 16:04:48   3462s] =============================================================================================
[12/06 16:04:48   3462s]  Step TAT Report : GlobalOpt #1 / ccopt_design #1                               21.17-s075_1
[12/06 16:04:48   3462s] =============================================================================================
[12/06 16:04:48   3462s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/06 16:04:48   3462s] ---------------------------------------------------------------------------------------------
[12/06 16:04:48   3462s] [ SlackTraversorInit     ]      1   0:00:01.8  (   0.3 % )     0:00:01.8 /  0:00:01.8    1.0
[12/06 16:04:48   3462s] [ LibAnalyzerInit        ]      1   0:00:00.9  (   0.1 % )     0:00:00.9 /  0:00:00.9    1.0
[12/06 16:04:48   3462s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/06 16:04:48   3462s] [ PlacerInterfaceInit    ]      1   0:00:01.0  (   0.2 % )     0:00:01.0 /  0:00:01.0    1.0
[12/06 16:04:48   3462s] [ PlacerPlacementInit    ]      1   0:00:00.3  (   0.0 % )     0:00:00.3 /  0:00:00.3    1.0
[12/06 16:04:48   3462s] [ RouteCongInterfaceInit ]      1   0:00:00.5  (   0.1 % )     0:00:01.4 /  0:00:01.4    1.0
[12/06 16:04:48   3462s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/06 16:04:48   3462s] [ BottleneckAnalyzerInit ]      6   0:00:29.8  (   4.7 % )     0:00:29.8 /  0:00:29.7    1.0
[12/06 16:04:48   3462s] [ TransformInit          ]      1   0:00:02.9  (   0.5 % )     0:00:02.9 /  0:00:02.9    1.0
[12/06 16:04:48   3462s] [ OptSingleIteration     ]     21   0:00:00.6  (   0.1 % )     0:09:54.9 /  0:09:53.7    1.0
[12/06 16:04:48   3462s] [ OptGetWeight           ]     21   0:00:00.8  (   0.1 % )     0:00:00.8 /  0:00:00.8    1.0
[12/06 16:04:48   3462s] [ OptEval                ]     21   0:06:39.5  (  62.9 % )     0:06:39.5 /  0:06:38.6    1.0
[12/06 16:04:48   3462s] [ OptCommit              ]     21   0:00:31.8  (   5.0 % )     0:00:31.8 /  0:00:31.9    1.0
[12/06 16:04:48   3462s] [ PostCommitDelayUpdate  ]     21   0:00:05.2  (   0.8 % )     0:01:27.4 /  0:01:27.2    1.0
[12/06 16:04:48   3462s] [ IncrDelayCalc          ]    206   0:01:22.2  (  13.0 % )     0:01:22.2 /  0:01:22.0    1.0
[12/06 16:04:48   3462s] [ SetupOptGetWorkingSet  ]     21   0:00:13.6  (   2.1 % )     0:00:13.6 /  0:00:13.7    1.0
[12/06 16:04:48   3462s] [ SetupOptGetActiveNode  ]     21   0:00:02.9  (   0.5 % )     0:00:02.9 /  0:00:02.9    1.0
[12/06 16:04:48   3462s] [ SetupOptSlackGraph     ]     21   0:00:17.2  (   2.7 % )     0:00:17.2 /  0:00:17.2    1.0
[12/06 16:04:48   3462s] [ IncrTimingUpdate       ]     16   0:00:40.9  (   6.4 % )     0:00:40.9 /  0:00:40.9    1.0
[12/06 16:04:48   3462s] [ MISC                   ]          0:00:02.7  (   0.4 % )     0:00:02.7 /  0:00:02.7    1.0
[12/06 16:04:48   3462s] ---------------------------------------------------------------------------------------------
[12/06 16:04:48   3462s]  GlobalOpt #1 TOTAL                 0:10:34.8  ( 100.0 % )     0:10:34.8 /  0:10:33.5    1.0
[12/06 16:04:48   3462s] ---------------------------------------------------------------------------------------------
[12/06 16:04:48   3462s] 
[12/06 16:04:48   3462s] End: GigaOpt Global Optimization
[12/06 16:04:48   3462s] *** Timing NOT met, worst failing slack is -20.635
[12/06 16:04:48   3462s] *** Check timing (0:00:00.2)
[12/06 16:04:48   3462s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/06 16:04:48   3462s] Deleting Lib Analyzer.
[12/06 16:04:48   3462s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[12/06 16:04:48   3462s] Info: 1999 nets with fixed/cover wires excluded.
[12/06 16:04:48   3462s] Info: 2001 clock nets excluded from IPO operation.
[12/06 16:04:48   3462s] ### Creating LA Mngr. totSessionCpu=0:57:43 mem=3743.5M
[12/06 16:04:48   3462s] ### Creating LA Mngr, finished. totSessionCpu=0:57:43 mem=3743.5M
[12/06 16:04:48   3462s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[12/06 16:04:48   3463s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3743.5M, EPOCH TIME: 1733519088.655101
[12/06 16:04:48   3463s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 16:04:48   3463s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 16:04:48   3463s] 
[12/06 16:04:48   3463s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/06 16:04:48   3463s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.116, REAL:0.116, MEM:3743.5M, EPOCH TIME: 1733519088.771444
[12/06 16:04:48   3463s] 
[12/06 16:04:48   3463s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2000).
[12/06 16:04:48   3463s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 16:04:48   3463s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/06 16:04:48   3463s] ### Creating PhyDesignMc. totSessionCpu=0:57:43 mem=3800.7M
[12/06 16:04:48   3463s] OPERPROF: Starting DPlace-Init at level 1, MEM:3800.7M, EPOCH TIME: 1733519088.891447
[12/06 16:04:48   3463s] Processing tracks to init pin-track alignment.
[12/06 16:04:48   3463s] z: 2, totalTracks: 1
[12/06 16:04:48   3463s] z: 4, totalTracks: 1
[12/06 16:04:48   3463s] z: 6, totalTracks: 1
[12/06 16:04:48   3463s] z: 8, totalTracks: 1
[12/06 16:04:48   3463s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/06 16:04:48   3463s] # Floorplan has 32 instGroups (with no HInst) out of 80 Groups
[12/06 16:04:48   3463s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3800.7M, EPOCH TIME: 1733519088.982246
[12/06 16:04:48   3463s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 16:04:48   3463s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 16:04:48   3463s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[12/06 16:04:49   3463s] 
[12/06 16:04:49   3463s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/06 16:04:49   3463s] 
[12/06 16:04:49   3463s]  Skipping Bad Lib Cell Checking (CMU) !
[12/06 16:04:49   3463s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.111, REAL:0.111, MEM:3800.7M, EPOCH TIME: 1733519089.093592
[12/06 16:04:49   3463s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3800.7M, EPOCH TIME: 1733519089.093693
[12/06 16:04:49   3463s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3800.7M, EPOCH TIME: 1733519089.094075
[12/06 16:04:49   3463s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:01.0, mem=3800.7MB).
[12/06 16:04:49   3463s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.233, REAL:0.234, MEM:3800.7M, EPOCH TIME: 1733519089.125072
[12/06 16:04:49   3464s] TotalInstCnt at PhyDesignMc Initialization: 117443
[12/06 16:04:49   3464s] ### Creating PhyDesignMc, finished. totSessionCpu=0:57:44 mem=3800.7M
[12/06 16:04:49   3464s] Begin: Area Reclaim Optimization
[12/06 16:04:49   3464s] *** AreaOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:57:44.3/0:57:55.0 (1.0), mem = 3800.7M
[12/06 16:04:49   3464s] 
[12/06 16:04:49   3464s] Creating Lib Analyzer ...
[12/06 16:04:50   3464s] Total number of usable buffers from Lib Analyzer: 10 ( CKBD1 CKBD2 BUFFD2 CKBD4 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 low_swing_rx)
[12/06 16:04:50   3464s] Total number of usable inverters from Lib Analyzer: 15 ( INVD1 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 CKND12 CKND16)
[12/06 16:04:50   3464s] Total number of usable delay cells from Lib Analyzer: 18 ( CKBD0 BUFFD1 BUFFD0 DEL005 CKBD3 BUFFD3 DEL01 DEL015 CKBD6 DEL02 DEL0 CKBD8 DEL1 CKBD12 DEL2 CKBD16 DEL3 DEL4)
[12/06 16:04:50   3464s] 
[12/06 16:04:50   3464s] {RT rc_corner 0 10 10 {8 0} {9 0} 2}
[12/06 16:04:50   3465s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:57:45 mem=3802.7M
[12/06 16:04:50   3465s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:57:45 mem=3802.7M
[12/06 16:04:50   3465s] Creating Lib Analyzer, finished. 
[12/06 16:04:50   3465s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1664445.6
[12/06 16:04:50   3465s] ### Creating RouteCongInterface, started
[12/06 16:04:51   3465s] 
[12/06 16:04:51   3465s] #optDebug:  {2, 1.000, 0.8500} {3, 0.847, 0.8500} {4, 0.694, 0.8500} {5, 0.541, 0.8500} {6, 0.388, 0.8500} {7, 0.083, 0.4861} {8, 0.083, 0.4861} {9, 0.006, 0.4061} {10, 0.006, 0.4061} 
[12/06 16:04:51   3465s] 
[12/06 16:04:51   3465s] #optDebug: {0, 1.000}
[12/06 16:04:51   3465s] ### Creating RouteCongInterface, finished
[12/06 16:04:51   3465s] {MG  {8 0 1.8 0.133347}  {9 0 17 1.25} }
[12/06 16:04:51   3465s] ### Creating LA Mngr. totSessionCpu=0:57:46 mem=3802.7M
[12/06 16:04:51   3465s] ### Creating LA Mngr, finished. totSessionCpu=0:57:46 mem=3802.7M
[12/06 16:04:51   3465s] Usable buffer cells for single buffer setup transform:
[12/06 16:04:51   3465s] CKBD1 CKBD2 BUFFD2 CKBD4 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 low_swing_rx 
[12/06 16:04:51   3465s] Number of usable buffer cells above: 10
[12/06 16:04:51   3465s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3802.7M, EPOCH TIME: 1733519091.574832
[12/06 16:04:51   3465s] Found 0 hard placement blockage before merging.
[12/06 16:04:51   3465s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.003, REAL:0.003, MEM:3802.7M, EPOCH TIME: 1733519091.577851
[12/06 16:04:52   3467s] Reclaim Optimization WNS Slack -20.635  TNS Slack -19435.688 Density 34.40
[12/06 16:04:52   3467s] +---------+---------+--------+----------+------------+--------+
[12/06 16:04:52   3467s] | Density | Commits |  WNS   |   TNS    |    Real    |  Mem   |
[12/06 16:04:52   3467s] +---------+---------+--------+----------+------------+--------+
[12/06 16:04:52   3467s] |   34.40%|        -| -20.635|-19435.688|   0:00:00.0| 3812.4M|
[12/06 16:04:55   3470s] |   34.40%|        0| -20.635|-19435.688|   0:00:03.0| 3824.0M|
[12/06 16:04:55   3470s] #optDebug: <stH: 1.8000 MiSeL: 33.9170>
[12/06 16:04:56   3470s] |   34.40%|        0| -20.635|-19435.688|   0:00:01.0| 3824.0M|
[12/06 16:05:05   3479s] |   34.35%|      499| -20.635|-19431.910|   0:00:09.0| 3847.6M|
[12/06 16:06:30   3564s] |   33.94%|     8716| -20.630|-19452.744|   0:01:24.0| 3866.6M|
[12/06 16:06:36   3570s] |   33.94%|      186| -20.630|-19449.629|   0:00:07.0| 3866.6M|
[12/06 16:06:37   3571s] |   33.94%|       13| -20.630|-19449.629|   0:00:01.0| 3866.6M|
[12/06 16:06:38   3572s] |   33.94%|        1| -20.630|-19449.629|   0:00:01.0| 3866.6M|
[12/06 16:06:38   3572s] |   33.94%|        0| -20.630|-19449.629|   0:00:00.0| 3866.6M|
[12/06 16:06:38   3572s] #optDebug: <stH: 1.8000 MiSeL: 33.9170>
[12/06 16:06:39   3573s] |   33.94%|        0| -20.630|-19449.629|   0:00:01.0| 3866.6M|
[12/06 16:06:39   3573s] +---------+---------+--------+----------+------------+--------+
[12/06 16:06:39   3573s] Reclaim Optimization End WNS Slack -20.630  TNS Slack -19449.629 Density 33.94
[12/06 16:06:39   3573s] 
[12/06 16:06:39   3573s] ** Summary: Restruct = 0 Buffer Deletion = 464 Declone = 50 Resize = 7648 **
[12/06 16:06:39   3573s] --------------------------------------------------------------
[12/06 16:06:39   3573s] |                                   | Total     | Sequential |
[12/06 16:06:39   3573s] --------------------------------------------------------------
[12/06 16:06:39   3573s] | Num insts resized                 |    7529  |      21    |
[12/06 16:06:39   3573s] | Num insts undone                  |    1267  |       0    |
[12/06 16:06:39   3573s] | Num insts Downsized               |    7529  |      21    |
[12/06 16:06:39   3573s] | Num insts Samesized               |       0  |       0    |
[12/06 16:06:39   3573s] | Num insts Upsized                 |       0  |       0    |
[12/06 16:06:39   3573s] | Num multiple commits+uncommits    |     121  |       -    |
[12/06 16:06:39   3573s] --------------------------------------------------------------
[12/06 16:06:39   3573s] Bottom Preferred Layer:
[12/06 16:06:39   3573s] +-----------+------------+------------+----------+
[12/06 16:06:39   3573s] |   Layer   |     DB     |    CLK     |   Rule   |
[12/06 16:06:39   3573s] +-----------+------------+------------+----------+
[12/06 16:06:39   3573s] | M3 (z=3)  |          0 |       2001 | default  |
[12/06 16:06:39   3573s] | M8 (z=8)  |       1516 |          0 | default  |
[12/06 16:06:39   3573s] +-----------+------------+------------+----------+
[12/06 16:06:39   3573s] Via Pillar Rule:
[12/06 16:06:39   3573s]     None
[12/06 16:06:39   3573s] 
[12/06 16:06:39   3573s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[12/06 16:06:39   3573s] End: Core Area Reclaim Optimization (cpu = 0:01:49) (real = 0:01:50) **
[12/06 16:06:39   3573s] Deleting 0 temporary hard placement blockage(s).
[12/06 16:06:39   3573s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1664445.6
[12/06 16:06:39   3573s] *** AreaOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:01:49.3/0:01:49.5 (1.0), totSession cpu/real = 0:59:33.6/0:59:44.5 (1.0), mem = 3866.6M
[12/06 16:06:39   3573s] 
[12/06 16:06:39   3573s] =============================================================================================
[12/06 16:06:39   3573s]  Step TAT Report : AreaOpt #1 / ccopt_design #1                                 21.17-s075_1
[12/06 16:06:39   3573s] =============================================================================================
[12/06 16:06:39   3573s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/06 16:06:39   3573s] ---------------------------------------------------------------------------------------------
[12/06 16:06:39   3573s] [ SlackTraversorInit     ]      1   0:00:00.8  (   0.7 % )     0:00:00.8 /  0:00:00.8    1.0
[12/06 16:06:39   3573s] [ LibAnalyzerInit        ]      1   0:00:00.9  (   0.8 % )     0:00:00.9 /  0:00:00.8    1.0
[12/06 16:06:39   3573s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/06 16:06:39   3573s] [ PlacerPlacementInit    ]      1   0:00:00.3  (   0.3 % )     0:00:00.3 /  0:00:00.3    1.0
[12/06 16:06:39   3573s] [ RouteCongInterfaceInit ]      1   0:00:00.5  (   0.5 % )     0:00:00.5 /  0:00:00.5    1.0
[12/06 16:06:39   3573s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/06 16:06:39   3573s] [ OptimizationStep       ]      1   0:00:03.0  (   2.7 % )     0:01:46.7 /  0:01:46.4    1.0
[12/06 16:06:39   3573s] [ OptSingleIteration     ]      9   0:00:01.5  (   1.3 % )     0:01:43.7 /  0:01:43.5    1.0
[12/06 16:06:39   3573s] [ OptGetWeight           ]    285   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.0
[12/06 16:06:39   3573s] [ OptEval                ]    285   0:00:23.6  (  21.5 % )     0:00:23.6 /  0:00:23.4    1.0
[12/06 16:06:39   3573s] [ OptCommit              ]    285   0:00:00.5  (   0.5 % )     0:00:00.5 /  0:00:00.6    1.0
[12/06 16:06:39   3573s] [ PostCommitDelayUpdate  ]    322   0:00:03.7  (   3.3 % )     0:00:42.9 /  0:00:42.8    1.0
[12/06 16:06:39   3573s] [ IncrDelayCalc          ]    573   0:00:39.3  (  35.8 % )     0:00:39.3 /  0:00:39.2    1.0
[12/06 16:06:39   3573s] [ IncrTimingUpdate       ]    135   0:00:35.1  (  32.1 % )     0:00:35.1 /  0:00:35.2    1.0
[12/06 16:06:39   3573s] [ MISC                   ]          0:00:00.4  (   0.3 % )     0:00:00.4 /  0:00:00.4    1.0
[12/06 16:06:39   3573s] ---------------------------------------------------------------------------------------------
[12/06 16:06:39   3573s]  AreaOpt #1 TOTAL                   0:01:49.5  ( 100.0 % )     0:01:49.5 /  0:01:49.3    1.0
[12/06 16:06:39   3573s] ---------------------------------------------------------------------------------------------
[12/06 16:06:39   3573s] 
[12/06 16:06:39   3573s] Executing incremental physical updates
[12/06 16:06:39   3573s] Executing incremental physical updates
[12/06 16:06:39   3573s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3847.6M, EPOCH TIME: 1733519199.432064
[12/06 16:06:39   3573s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:120113).
[12/06 16:06:39   3573s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 16:06:39   3573s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 16:06:39   3573s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 16:06:39   3573s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.338, REAL:0.339, MEM:3746.6M, EPOCH TIME: 1733519199.771034
[12/06 16:06:39   3573s] TotalInstCnt at PhyDesignMc Destruction: 116929
[12/06 16:06:39   3573s] End: Area Reclaim Optimization (cpu=0:01:50, real=0:01:50, mem=3746.56M, totSessionCpu=0:59:34).
[12/06 16:06:41   3575s] Deleting Lib Analyzer.
[12/06 16:06:41   3575s] Begin: GigaOpt DRV Optimization
[12/06 16:06:41   3575s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -postCTS
[12/06 16:06:41   3575s] *** DrvOpt #3 [begin] (ccopt_design #1) : totSession cpu/real = 0:59:35.7/0:59:46.7 (1.0), mem = 3756.2M
[12/06 16:06:41   3575s] Info: 1999 nets with fixed/cover wires excluded.
[12/06 16:06:41   3576s] Info: 2001 clock nets excluded from IPO operation.
[12/06 16:06:41   3576s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1664445.7
[12/06 16:06:41   3576s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/06 16:06:41   3576s] ### Creating PhyDesignMc. totSessionCpu=0:59:36 mem=3756.2M
[12/06 16:06:41   3576s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/06 16:06:41   3576s] OPERPROF: Starting DPlace-Init at level 1, MEM:3756.2M, EPOCH TIME: 1733519201.886872
[12/06 16:06:41   3576s] Processing tracks to init pin-track alignment.
[12/06 16:06:41   3576s] z: 2, totalTracks: 1
[12/06 16:06:41   3576s] z: 4, totalTracks: 1
[12/06 16:06:41   3576s] z: 6, totalTracks: 1
[12/06 16:06:41   3576s] z: 8, totalTracks: 1
[12/06 16:06:41   3576s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/06 16:06:41   3576s] # Floorplan has 32 instGroups (with no HInst) out of 80 Groups
[12/06 16:06:41   3576s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3756.2M, EPOCH TIME: 1733519201.981266
[12/06 16:06:41   3576s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 16:06:41   3576s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 16:06:41   3576s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[12/06 16:06:42   3576s] 
[12/06 16:06:42   3576s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/06 16:06:42   3576s] 
[12/06 16:06:42   3576s]  Skipping Bad Lib Cell Checking (CMU) !
[12/06 16:06:42   3576s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.107, REAL:0.107, MEM:3756.2M, EPOCH TIME: 1733519202.088677
[12/06 16:06:42   3576s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3756.2M, EPOCH TIME: 1733519202.088780
[12/06 16:06:42   3576s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3756.2M, EPOCH TIME: 1733519202.089170
[12/06 16:06:42   3576s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:01.0, mem=3756.2MB).
[12/06 16:06:42   3576s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.233, REAL:0.233, MEM:3756.2M, EPOCH TIME: 1733519202.120019
[12/06 16:06:42   3577s] TotalInstCnt at PhyDesignMc Initialization: 116929
[12/06 16:06:42   3577s] ### Creating PhyDesignMc, finished. totSessionCpu=0:59:37 mem=3756.2M
[12/06 16:06:42   3577s] ### Creating RouteCongInterface, started
[12/06 16:06:42   3577s] 
[12/06 16:06:42   3577s] Creating Lib Analyzer ...
[12/06 16:06:43   3577s] Total number of usable buffers from Lib Analyzer: 10 ( CKBD1 CKBD2 BUFFD2 CKBD4 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 low_swing_rx)
[12/06 16:06:43   3577s] Total number of usable inverters from Lib Analyzer: 15 ( INVD1 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 CKND12 CKND16)
[12/06 16:06:43   3577s] Total number of usable delay cells from Lib Analyzer: 18 ( CKBD0 BUFFD1 BUFFD0 DEL005 CKBD3 BUFFD3 DEL01 DEL015 CKBD6 DEL02 DEL0 CKBD8 DEL1 CKBD12 DEL2 CKBD16 DEL3 DEL4)
[12/06 16:06:43   3577s] 
[12/06 16:06:43   3577s] {RT rc_corner 0 10 10 {8 0} {9 0} 2}
[12/06 16:06:43   3577s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:59:38 mem=3756.2M
[12/06 16:06:43   3577s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:59:38 mem=3756.2M
[12/06 16:06:43   3577s] Creating Lib Analyzer, finished. 
[12/06 16:06:44   3578s] 
[12/06 16:06:44   3578s] #optDebug:  {2, 1.000, 0.8500} {3, 0.847, 0.8500} {4, 0.694, 0.8500} {5, 0.541, 0.8500} {6, 0.388, 0.6997} {7, 0.083, 0.3889} {8, 0.083, 0.3889} {9, 0.006, 0.3249} {10, 0.006, 0.3249} 
[12/06 16:06:44   3578s] 
[12/06 16:06:44   3578s] #optDebug: {0, 1.000}
[12/06 16:06:44   3578s] ### Creating RouteCongInterface, finished
[12/06 16:06:44   3578s] {MG  {8 0 1.8 0.133347}  {9 0 17 1.25} }
[12/06 16:06:44   3578s] ### Creating LA Mngr. totSessionCpu=0:59:38 mem=3756.2M
[12/06 16:06:44   3578s] ### Creating LA Mngr, finished. totSessionCpu=0:59:38 mem=3756.2M
[12/06 16:06:46   3581s] [GPS-DRV] Optimizer parameters ============================= 
[12/06 16:06:46   3581s] [GPS-DRV] maxDensity (design): 0.95
[12/06 16:06:46   3581s] [GPS-DRV] maxLocalDensity: 0.98
[12/06 16:06:46   3581s] [GPS-DRV] MaxBufDistForPlaceBlk: 360 Microns
[12/06 16:06:46   3581s] [GPS-DRV] All active and enabled setup views
[12/06 16:06:46   3581s] [GPS-DRV]     view_functional_wcl_slow
[12/06 16:06:46   3581s] [GPS-DRV]     view_functional_wcl_fast
[12/06 16:06:46   3581s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[12/06 16:06:46   3581s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[12/06 16:06:46   3581s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[12/06 16:06:46   3581s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[12/06 16:06:46   3581s] [GPS-DRV] timing-driven DRV settings {0 0 0 0 0 0}
[12/06 16:06:46   3581s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3813.4M, EPOCH TIME: 1733519206.984488
[12/06 16:06:46   3581s] Found 0 hard placement blockage before merging.
[12/06 16:06:46   3581s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.003, REAL:0.003, MEM:3813.4M, EPOCH TIME: 1733519206.987155
[12/06 16:06:48   3582s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/06 16:06:48   3582s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/06 16:06:48   3582s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/06 16:06:48   3582s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/06 16:06:48   3582s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/06 16:06:49   3583s] Info: violation cost 215401.796875 (cap = 917.803772, tran = 214479.046875, len = 0.000000, fanout load = 0.000000, fanout count = 5.000000, glitch 0.000000)
[12/06 16:06:49   3583s] |  3219| 19273|  -114.49|   234|   417|    -0.26|     0|     0|     0|     0|   -20.63|-19449.63|       0|       0|       0| 33.94%|          |         |
[12/06 16:07:18   3612s] Info: violation cost 79559.945312 (cap = 52.072041, tran = 79502.882812, len = 0.000000, fanout load = 0.000000, fanout count = 5.000000, glitch 0.000000)
[12/06 16:07:19   3613s] |  3026|  7044|  -113.01|    46|    75|    -0.24|     0|     0|     0|     0|   -16.83|-10323.97|     461|     177|     138| 34.00%| 0:00:29.0|  3992.7M|
[12/06 16:07:38   3632s] Info: violation cost 76842.421875 (cap = 30.479750, tran = 76806.945312, len = 0.000000, fanout load = 0.000000, fanout count = 5.000000, glitch 0.000000)
[12/06 16:07:38   3632s] |  2993|  6715|  -113.01|    29|    49|    -0.24|     0|     0|     0|     0|   -17.09|-10451.67|      64|       4|      44| 34.02%| 0:00:19.0|  4011.8M|
[12/06 16:07:56   3650s] Info: violation cost 76823.687500 (cap = 30.479750, tran = 76788.218750, len = 0.000000, fanout load = 0.000000, fanout count = 5.000000, glitch 0.000000)
[12/06 16:07:56   3650s] |  2986|  6701|  -113.01|    29|    49|    -0.24|     0|     0|     0|     0|   -17.09|-11157.09|       7|       0|      15| 34.02%| 0:00:18.0|  4011.8M|
[12/06 16:07:56   3650s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/06 16:07:56   3650s] 
[12/06 16:07:56   3650s] ###############################################################################
[12/06 16:07:56   3650s] #
[12/06 16:07:56   3650s] #  Large fanout net report:  
[12/06 16:07:56   3650s] #     - there are 48 high fanout ( > 75) nets in the design. (excluding clock nets)
[12/06 16:07:56   3650s] #     - current density: 34.02
[12/06 16:07:56   3650s] #
[12/06 16:07:56   3650s] #  List of high fanout nets:
[12/06 16:07:56   3650s] #        Net(1):  rst: (fanouts = 496)
[12/06 16:07:56   3650s] #        Net(2):  ys[1].xs[2].torus_switch_xy/FE_DBTN6_rst: (fanouts = 112)
[12/06 16:07:56   3650s] #        Net(3):  ys[0].xs[3].torus_switch_xy/FE_DBTN3_rst: (fanouts = 112)
[12/06 16:07:56   3650s] #        Net(4):  ys[0].xs[2].torus_switch_xy/FE_DBTN2_rst: (fanouts = 112)
[12/06 16:07:56   3650s] #        Net(5):  ys[1].xs[0].torus_switch_xy/west_conn_rx/FE_OFN9853_yss_1__xss_3__noc_if_inst_conn_packet_payload__data__3: (fanouts = 96)
[12/06 16:07:56   3650s] #        Net(6):  ys[1].xs[0].torus_switch_xy/west_conn_rx/FE_OFN9727_yss_1__xss_3__noc_if_inst_conn_packet_payload__data__30: (fanouts = 96)
[12/06 16:07:56   3650s] #        Net(7):  ys[3].xs[1].torus_switch_xy/west_conn_rx/FE_OFN9650_yss_3__xss_0__noc_if_inst_conn_packet_payload__data__22: (fanouts = 96)
[12/06 16:07:56   3650s] #        Net(8):  ys[3].xs[1].torus_switch_xy/west_conn_rx/FE_OFN9641_yss_3__xss_0__noc_if_inst_conn_packet_payload__data__24: (fanouts = 96)
[12/06 16:07:56   3650s] #        Net(9):  ys[3].xs[1].torus_switch_xy/west_conn_rx/FE_OFN9632_yss_3__xss_0__noc_if_inst_conn_packet_payload__data__9: (fanouts = 96)
[12/06 16:07:56   3650s] #        Net(10):  ys[3].xs[1].torus_switch_xy/west_conn_rx/FE_OFN9617_yss_3__xss_0__noc_if_inst_conn_packet_payload__data__10: (fanouts = 96)
[12/06 16:07:56   3650s] #        Net(11):  ys[1].xs[0].torus_switch_xy/west_conn_rx/FE_OFN7353_yss_1__xss_3__noc_if_inst_conn_packet_payload__data__8: (fanouts = 96)
[12/06 16:07:56   3650s] #        Net(12):  ys[0].xs[0].torus_switch_xy/west_conn_rx/FE_OFN7352_yss_0__xss_3__noc_if_inst_conn_packet_payload__data__4: (fanouts = 96)
[12/06 16:07:56   3650s] #        Net(13):  ys[3].xs[1].torus_switch_xy/west_conn_rx/FE_OFN6277_yss_3__xss_0__noc_if_inst_conn_packet_routeinfo__addr__1: (fanouts = 96)
[12/06 16:07:56   3650s] #        Net(14):  ys[1].xs[2].torus_switch_xy/west_conn_rx/FE_OFN6257_yss_1__xss_1__noc_if_inst_conn_packet_payload__data__8: (fanouts = 96)
[12/06 16:07:56   3650s] #        Net(15):  ys[3].xs[0].torus_switch_xy/west_conn_rx/FE_OFN5991_yss_3__xss_3__noc_if_inst_conn_packet_payload__data__24: (fanouts = 96)
[12/06 16:07:56   3650s] #        Net(16):  ys[2].xs[0].torus_switch_xy/west_conn_rx/FE_OFN5603_yss_2__xss_3__noc_if_inst_conn_packet_payload__data__11: (fanouts = 96)
[12/06 16:07:56   3650s] #        Net(17):  ys[2].xs[0].torus_switch_xy/west_conn_rx/FE_OFN5602_yss_2__xss_3__noc_if_inst_conn_packet_payload__data__7: (fanouts = 96)
[12/06 16:07:56   3650s] #        Net(18):  ys[3].xs[0].torus_switch_xy/west_conn_rx/FE_OFN5570_yss_3__xss_3__noc_if_inst_conn_packet_payload__data__16: (fanouts = 96)
[12/06 16:07:56   3650s] #        Net(19):  ys[3].xs[0].torus_switch_xy/west_conn_rx/FE_OFN4498_yss_3__xss_3__noc_if_inst_conn_packet_payload__data__19: (fanouts = 96)
[12/06 16:07:56   3650s] #        Net(20):  ys[3].xs[0].torus_switch_xy/west_conn_rx/FE_OFN4466_yss_3__xss_3__noc_if_inst_conn_packet_payload__data__13: (fanouts = 96)
[12/06 16:07:56   3650s] #        Net(21):  ys[3].xs[0].torus_switch_xy/west_conn_rx/FE_OFN4463_yss_3__xss_3__noc_if_inst_conn_packet_payload__data__20: (fanouts = 96)
[12/06 16:07:56   3650s] #        Net(22):  ys[1].xs[0].torus_switch_xy/west_conn_rx/FE_OFN3609_yss_1__xss_3__noc_if_inst_conn_packet_payload__data__14: (fanouts = 96)
[12/06 16:07:56   3650s] #        Net(23):  ys[1].xs[2].torus_switch_xy/west_conn_rx/FE_OFN6223_yss_1__xss_1__noc_if_inst_conn_packet_payload__data__23: (fanouts = 95)
[12/06 16:07:56   3650s] #        Net(24):  ys[3].xs[1].torus_switch_xy/west_conn_rx/FE_OFN9561_yss_3__xss_0__noc_if_inst_conn_packet_payload__data__23: (fanouts = 94)
[12/06 16:07:56   3650s] #        Net(25):  ys[1].xs[0].torus_switch_xy/west_conn_rx/FE_OFN3586_yss_1__xss_3__noc_if_inst_conn_packet_payload__data__15: (fanouts = 93)
[12/06 16:07:56   3650s] #        Net(26):  ys[1].xs[3].torus_switch_xy/west_conn_rx/FE_OFN5376_yss_1__xss_2__noc_if_inst_conn_packet_payload__data__15: (fanouts = 92)
[12/06 16:07:56   3650s] #        Net(27):  ys[1].xs[1].torus_switch_xy/west_conn_rx/FE_OFN9867_yss_1__xss_0__noc_if_inst_conn_packet_payload__data__9: (fanouts = 89)
[12/06 16:07:56   3650s] #        Net(28):  ys[0].xs[2].torus_switch_xy/west_conn_rx/FE_OFN9731_yss_0__xss_1__noc_if_inst_conn_packet_payload__data__20: (fanouts = 89)
[12/06 16:07:56   3650s] #        Net(29):  ys[1].xs[0].torus_switch_xy/west_conn_rx/FE_OFN7666_yss_1__xss_3__noc_if_inst_conn_packet_payload__data__27: (fanouts = 88)
[12/06 16:07:56   3650s] #        Net(30):  ys[3].xs[0].torus_switch_xy/west_conn_rx/FE_OFN7541_yss_3__xss_3__noc_if_inst_conn_packet_payload__data__12: (fanouts = 85)
[12/06 16:07:56   3650s] #        Net(31):  ys[3].xs[0].torus_switch_xy/west_conn_rx/FE_OFN4447_yss_3__xss_3__noc_if_inst_conn_packet_payload__data__26: (fanouts = 84)
[12/06 16:07:56   3650s] #        Net(32):  ys[1].xs[0].torus_switch_xy/west_conn_rx/FE_OFN3604_yss_1__xss_3__noc_if_inst_conn_packet_payload__data__21: (fanouts = 84)
[12/06 16:07:56   3650s] #        Net(33):  ys[3].xs[0].torus_switch_xy/FE_DBTN12_rst: (fanouts = 84)
[12/06 16:07:56   3650s] #        Net(34):  ys[1].xs[0].torus_switch_xy/west_conn_rx/FE_OFN9709_yss_1__xss_3__noc_if_inst_conn_packet_payload__data__18: (fanouts = 82)
[12/06 16:07:56   3650s] #        Net(35):  ys[2].xs[0].torus_switch_xy/west_conn_rx/FE_OFN5598_yss_2__xss_3__noc_if_inst_conn_packet_payload__data__17: (fanouts = 82)
[12/06 16:07:56   3650s] #        Net(36):  ys[2].xs[0].torus_switch_xy/FE_DBTN8_rst: (fanouts = 82)
[12/06 16:07:56   3650s] #        Net(37):  ys[1].xs[1].torus_switch_xy/west_conn_rx/FE_OFN9870_yss_1__xss_0__noc_if_inst_conn_packet_payload__data__24: (fanouts = 81)
[12/06 16:07:56   3650s] #        Net(38):  ys[3].xs[2].torus_switch_xy/west_conn_rx/FE_OFN7702_yss_3__xss_1__noc_if_inst_conn_packet_payload__data__4: (fanouts = 81)
[12/06 16:07:56   3650s] #        Net(39):  ys[1].xs[0].torus_switch_xy/west_conn_rx/FE_OFN7344_yss_1__xss_3__noc_if_inst_conn_packet_routeinfo__addr__3: (fanouts = 81)
[12/06 16:07:56   3650s] #        Net(40):  ys[0].xs[0].torus_switch_xy/west_conn_rx/FE_OFN7318_yss_0__xss_3__noc_if_inst_conn_packet_payload__data__14: (fanouts = 81)
[12/06 16:07:56   3650s] #        Net(41):  ys[1].xs[1].torus_switch_xy/west_conn_rx/FE_OFN7296_yss_1__xss_0__noc_if_inst_conn_packet_payload__data__21: (fanouts = 81)
[12/06 16:07:56   3650s] #        Net(42):  ys[0].xs[0].torus_switch_xy/west_conn_rx/FE_OFN4472_yss_0__xss_3__noc_if_inst_conn_packet_payload__data__30: (fanouts = 81)
[12/06 16:07:56   3650s] #        Net(43):  ys[0].xs[1].torus_switch_xy/west_conn_rx/FE_OFN3533_yss_0__xss_0__noc_if_inst_conn_packet_payload__data__20: (fanouts = 81)
[12/06 16:07:56   3650s] #        Net(44):  ys[1].xs[3].torus_switch_xy/west_conn_rx/FE_OFN9313_yss_1__xss_2__noc_if_inst_conn_packet_payload__data__6: (fanouts = 79)
[12/06 16:07:56   3650s] #        Net(45):  ys[0].xs[0].torus_switch_xy/west_conn_rx/FE_OFN7673_yss_0__xss_3__noc_if_inst_conn_packet_payload__data__18: (fanouts = 79)
[12/06 16:07:56   3650s] #        Net(46):  ys[1].xs[2].torus_switch_xy/west_conn_rx/FE_OFN6201_yss_1__xss_1__noc_if_inst_conn_packet_payload__data__2: (fanouts = 79)
[12/06 16:07:56   3650s] #        Net(47):  ys[1].xs[1].torus_switch_xy/FE_DBTN5_rst: (fanouts = 77)
[12/06 16:07:56   3650s] #        Net(48):  ys[1].xs[3].torus_switch_xy/west_conn_rx/FE_OFN5411_yss_1__xss_2__noc_if_inst_conn_packet_payload__data__21: (fanouts = 76)
[12/06 16:07:56   3650s] #
[12/06 16:07:56   3650s] ###############################################################################
[12/06 16:07:56   3650s] Bottom Preferred Layer:
[12/06 16:07:56   3650s] +-----------+------------+------------+----------+
[12/06 16:07:56   3650s] |   Layer   |     DB     |    CLK     |   Rule   |
[12/06 16:07:56   3650s] +-----------+------------+------------+----------+
[12/06 16:07:56   3650s] | M3 (z=3)  |          0 |       2001 | default  |
[12/06 16:07:56   3650s] | M8 (z=8)  |       1524 |          0 | default  |
[12/06 16:07:56   3650s] +-----------+------------+------------+----------+
[12/06 16:07:56   3650s] Via Pillar Rule:
[12/06 16:07:56   3650s]     None
[12/06 16:07:57   3651s] 
[12/06 16:07:57   3651s] 
[12/06 16:07:57   3651s] =======================================================================
[12/06 16:07:57   3651s]                 Reasons for remaining drv violations
[12/06 16:07:57   3651s] =======================================================================
[12/06 16:07:57   3651s] *info: Total 3027 net(s) have violations which can't be fixed by DRV optimization.
[12/06 16:07:57   3651s] 
[12/06 16:07:57   3651s] MultiBuffering failure reasons
[12/06 16:07:57   3651s] ------------------------------------------------
[12/06 16:07:57   3651s] *info:     3 net(s): Could not be fixed because the routing congestion check has rejected the solution.
[12/06 16:07:57   3651s] *info:  2254 net(s): Could not be fixed because the gain is not enough.
[12/06 16:07:57   3651s] *info:     1 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.
[12/06 16:07:57   3651s] *info:   704 net(s): Could not be fixed because of exceeding max local density.
[12/06 16:07:57   3651s] *info:    65 net(s): Could not be fixed because buffering engine can't find a solution.
[12/06 16:07:57   3651s] 
[12/06 16:07:57   3651s] *info: Total 8 net(s) were new nets created by previous iteration of DRV buffering. Further DRV fixing might remove some violations.
[12/06 16:07:57   3651s] 
[12/06 16:07:57   3651s] 
[12/06 16:07:57   3651s] *** Finish DRV Fixing (cpu=0:01:10 real=0:01:11 mem=4011.8M) ***
[12/06 16:07:57   3651s] 
[12/06 16:07:57   3651s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4011.8M, EPOCH TIME: 1733519277.130785
[12/06 16:07:57   3651s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:120830).
[12/06 16:07:57   3651s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 16:07:57   3651s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 16:07:57   3651s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 16:07:57   3651s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.361, REAL:0.362, MEM:3843.8M, EPOCH TIME: 1733519277.492444
[12/06 16:07:57   3651s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3843.8M, EPOCH TIME: 1733519277.592375
[12/06 16:07:57   3651s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3843.8M, EPOCH TIME: 1733519277.592492
[12/06 16:07:57   3651s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3843.8M, EPOCH TIME: 1733519277.688555
[12/06 16:07:57   3651s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 16:07:57   3651s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 16:07:57   3651s] 
[12/06 16:07:57   3651s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/06 16:07:57   3651s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.103, REAL:0.103, MEM:3843.8M, EPOCH TIME: 1733519277.791908
[12/06 16:07:57   3651s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:3843.8M, EPOCH TIME: 1733519277.792010
[12/06 16:07:57   3651s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:3843.8M, EPOCH TIME: 1733519277.792403
[12/06 16:07:57   3651s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:3843.8M, EPOCH TIME: 1733519277.823215
[12/06 16:07:57   3651s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.002, REAL:0.002, MEM:3843.8M, EPOCH TIME: 1733519277.825448
[12/06 16:07:57   3651s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.233, REAL:0.233, MEM:3843.8M, EPOCH TIME: 1733519277.825525
[12/06 16:07:57   3651s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.233, REAL:0.233, MEM:3843.8M, EPOCH TIME: 1733519277.825550
[12/06 16:07:57   3651s] TDRefine: refinePlace mode is spiral
[12/06 16:07:57   3651s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1664445.8
[12/06 16:07:57   3651s] OPERPROF: Starting RefinePlace at level 1, MEM:3843.8M, EPOCH TIME: 1733519277.825619
[12/06 16:07:57   3651s] *** Starting refinePlace (1:00:52 mem=3843.8M) ***
[12/06 16:07:57   3651s] Total net bbox length = 5.313e+06 (2.786e+06 2.527e+06) (ext = 1.707e+04)
[12/06 16:07:57   3651s] 
[12/06 16:07:57   3651s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/06 16:07:57   3651s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/06 16:07:58   3651s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/06 16:07:58   3651s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/06 16:07:58   3651s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3843.8M, EPOCH TIME: 1733519278.006774
[12/06 16:07:58   3651s] Starting refinePlace ...
[12/06 16:07:58   3651s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/06 16:07:58   3651s] One DDP V2 for no tweak run.
[12/06 16:07:58   3652s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/06 16:07:58   3652s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:3867.8M, EPOCH TIME: 1733519278.325959
[12/06 16:07:58   3652s] DDP initSite1 nrRow 831 nrJob 831
[12/06 16:07:58   3652s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:3867.8M, EPOCH TIME: 1733519278.326063
[12/06 16:07:58   3652s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.014, REAL:0.014, MEM:3867.8M, EPOCH TIME: 1733519278.339768
[12/06 16:07:58   3652s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:3867.8M, EPOCH TIME: 1733519278.339851
[12/06 16:07:58   3652s] DDP markSite nrRow 831 nrJob 831
[12/06 16:07:58   3652s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.020, REAL:0.020, MEM:3867.8M, EPOCH TIME: 1733519278.359473
[12/06 16:07:58   3652s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.033, REAL:0.034, MEM:3867.8M, EPOCH TIME: 1733519278.359577
[12/06 16:07:58   3652s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[12/06 16:07:58   3652s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:3883.7M, EPOCH TIME: 1733519278.549136
[12/06 16:07:58   3652s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:3883.7M, EPOCH TIME: 1733519278.549213
[12/06 16:07:58   3652s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.061, REAL:0.061, MEM:3883.7M, EPOCH TIME: 1733519278.609962
[12/06 16:07:58   3652s] ** Cut row section cpu time 0:00:00.1.
[12/06 16:07:58   3652s]  ** Cut row section real time 0:00:00.0.
[12/06 16:07:58   3652s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.061, REAL:0.061, MEM:3883.7M, EPOCH TIME: 1733519278.610453
[12/06 16:07:58   3652s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[12/06 16:07:58   3652s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:3883.7M, EPOCH TIME: 1733519278.695877
[12/06 16:07:58   3652s] OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.000, MEM:3883.7M, EPOCH TIME: 1733519278.696108
[12/06 16:07:58   3652s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[12/06 16:07:58   3652s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:3883.7M, EPOCH TIME: 1733519278.711076
[12/06 16:07:58   3652s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:3883.7M, EPOCH TIME: 1733519278.711137
[12/06 16:07:58   3652s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.105, REAL:0.105, MEM:3883.7M, EPOCH TIME: 1733519278.816588
[12/06 16:07:58   3652s] ** Cut row section cpu time 0:00:00.1.
[12/06 16:07:58   3652s]  ** Cut row section real time 0:00:00.0.
[12/06 16:07:58   3652s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.107, REAL:0.107, MEM:3883.7M, EPOCH TIME: 1733519278.818093
[12/06 16:08:00   3654s]   Spread Effort: high, standalone mode, useDDP on.
[12/06 16:08:00   3654s] [CPU] RefinePlace/preRPlace (cpu=0:00:03.0, real=0:00:02.0, mem=3883.7MB) @(1:00:52 - 1:00:55).
[12/06 16:08:00   3654s] Move report: preRPlace moves 75466 insts, mean move: 2.08 um, max move: 21.00 um 
[12/06 16:08:00   3654s] 	Max move on inst (ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/U329): (555.20, 246.80) --> (539.60, 252.20)
[12/06 16:08:00   3654s] 	Length: 9 sites, height: 1 rows, site name: core, cell type: AOI221D1
[12/06 16:08:01   3655s] wireLenOptFixPriorityInst 58160 inst fixed
[12/06 16:08:01   3655s] 
[12/06 16:08:01   3655s] Running Spiral with 1 thread in Normal Mode  fetchWidth=1024 
[12/06 16:08:05   3659s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7ff4581f0e08.
[12/06 16:08:05   3659s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 16:08:05   3659s] Move report: legalization moves 3429 insts, mean move: 7.41 um, max move: 91.40 um spiral
[12/06 16:08:05   3659s] 	Max move on inst (ys[3].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/U849): (981.60, 650.00) --> (938.80, 601.40)
[12/06 16:08:05   3659s] [CPU] RefinePlace/Spiral (cpu=0:00:02.2, real=0:00:01.0)
[12/06 16:08:05   3659s] [CPU] RefinePlace/Commit (cpu=0:00:02.4, real=0:00:03.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:02.3, real=0:00:03.0), leftOver(cpu=0:00:00.1, real=0:00:00.0)
[12/06 16:08:05   3659s] [CPU] RefinePlace/Legalization (cpu=0:00:04.9, real=0:00:04.0, mem=3867.7MB) @(1:00:55 - 1:01:00).
[12/06 16:08:05   3659s] Move report: Detail placement moves 76404 insts, mean move: 2.35 um, max move: 89.60 um 
[12/06 16:08:05   3659s] 	Max move on inst (ys[3].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/U849): (981.60, 648.20) --> (938.80, 601.40)
[12/06 16:08:05   3659s] 	Runtime: CPU: 0:00:08.0 REAL: 0:00:07.0 MEM: 3867.7MB
[12/06 16:08:06   3659s] Statistics of distance of Instance movement in refine placement:
[12/06 16:08:06   3659s]   maximum (X+Y) =        89.60 um
[12/06 16:08:06   3659s]   inst (ys[3].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/U849) with max move: (981.6, 648.2) -> (938.8, 601.4)
[12/06 16:08:06   3659s]   mean    (X+Y) =         2.35 um
[12/06 16:08:06   3659s] Summary Report:
[12/06 16:08:06   3659s] Instances move: 76404 (out of 115642 movable)
[12/06 16:08:06   3659s] Instances flipped: 0
[12/06 16:08:06   3659s] Mean displacement: 2.35 um
[12/06 16:08:06   3659s] Max displacement: 89.60 um (Instance: ys[3].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/U849) (981.6, 648.2) -> (938.8, 601.4)
[12/06 16:08:06   3659s] 	Length: 6 sites, height: 1 rows, site name: core, cell type: OR2D1
[12/06 16:08:06   3659s] Total instances moved : 76404
[12/06 16:08:06   3659s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:8.018, REAL:8.010, MEM:3867.7M, EPOCH TIME: 1733519286.017082
[12/06 16:08:06   3660s] Total net bbox length = 5.415e+06 (2.848e+06 2.568e+06) (ext = 1.707e+04)
[12/06 16:08:06   3660s] Runtime: CPU: 0:00:08.2 REAL: 0:00:09.0 MEM: 3867.7MB
[12/06 16:08:06   3660s] [CPU] RefinePlace/total (cpu=0:00:08.2, real=0:00:09.0, mem=3867.7MB) @(1:00:52 - 1:01:00).
[12/06 16:08:06   3660s] *** Finished refinePlace (1:01:00 mem=3867.7M) ***
[12/06 16:08:06   3660s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1664445.8
[12/06 16:08:06   3660s] OPERPROF: Finished RefinePlace at level 1, CPU:8.251, REAL:8.244, MEM:3867.7M, EPOCH TIME: 1733519286.069413
[12/06 16:08:06   3660s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3867.7M, EPOCH TIME: 1733519286.522546
[12/06 16:08:06   3660s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:120830).
[12/06 16:08:06   3660s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 16:08:06   3660s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 16:08:06   3660s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 16:08:06   3660s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.337, REAL:0.337, MEM:3831.7M, EPOCH TIME: 1733519286.859978
[12/06 16:08:06   3660s] *** maximum move = 89.60 um ***
[12/06 16:08:07   3661s] *** Finished re-routing un-routed nets (3831.7M) ***
[12/06 16:08:10   3664s] OPERPROF: Starting DPlace-Init at level 1, MEM:3831.7M, EPOCH TIME: 1733519290.943195
[12/06 16:08:11   3664s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3831.7M, EPOCH TIME: 1733519291.042265
[12/06 16:08:11   3665s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 16:08:11   3665s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 16:08:11   3665s] 
[12/06 16:08:11   3665s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/06 16:08:11   3665s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.114, REAL:0.114, MEM:3831.7M, EPOCH TIME: 1733519291.156364
[12/06 16:08:11   3665s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3831.7M, EPOCH TIME: 1733519291.156468
[12/06 16:08:11   3665s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.001, MEM:3847.7M, EPOCH TIME: 1733519291.157118
[12/06 16:08:11   3665s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:3847.7M, EPOCH TIME: 1733519291.188194
[12/06 16:08:11   3665s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.002, REAL:0.002, MEM:3847.7M, EPOCH TIME: 1733519291.190655
[12/06 16:08:11   3665s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.247, REAL:0.248, MEM:3847.7M, EPOCH TIME: 1733519291.190731
[12/06 16:08:12   3666s] 
[12/06 16:08:12   3666s] *** Finish Physical Update (cpu=0:00:15.0 real=0:00:15.0 mem=3847.7M) ***
[12/06 16:08:13   3667s] Deleting 0 temporary hard placement blockage(s).
[12/06 16:08:14   3667s] Total-nets :: 119013, Stn-nets :: 20299, ratio :: 17.0561 %, Total-len 6.24272e+06, Stn-len 2.47364e+06
[12/06 16:08:14   3667s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3828.6M, EPOCH TIME: 1733519294.016618
[12/06 16:08:14   3667s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2000).
[12/06 16:08:14   3667s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 16:08:14   3668s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 16:08:14   3668s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 16:08:14   3668s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.299, REAL:0.299, MEM:3751.6M, EPOCH TIME: 1733519294.316081
[12/06 16:08:14   3668s] TotalInstCnt at PhyDesignMc Destruction: 117642
[12/06 16:08:14   3668s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1664445.7
[12/06 16:08:14   3668s] *** DrvOpt #3 [finish] (ccopt_design #1) : cpu/real = 0:01:32.6/0:01:32.7 (1.0), totSession cpu/real = 1:01:08.3/1:01:19.4 (1.0), mem = 3751.6M
[12/06 16:08:14   3668s] 
[12/06 16:08:14   3668s] =============================================================================================
[12/06 16:08:14   3668s]  Step TAT Report : DrvOpt #3 / ccopt_design #1                                  21.17-s075_1
[12/06 16:08:14   3668s] =============================================================================================
[12/06 16:08:14   3668s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/06 16:08:14   3668s] ---------------------------------------------------------------------------------------------
[12/06 16:08:14   3668s] [ SlackTraversorInit     ]      2   0:00:02.6  (   2.9 % )     0:00:02.6 /  0:00:02.6    1.0
[12/06 16:08:14   3668s] [ LibAnalyzerInit        ]      1   0:00:00.8  (   0.9 % )     0:00:00.8 /  0:00:00.8    1.0
[12/06 16:08:14   3668s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/06 16:08:14   3668s] [ PlacerInterfaceInit    ]      1   0:00:01.0  (   1.1 % )     0:00:01.0 /  0:00:01.0    1.0
[12/06 16:08:14   3668s] [ PlacerPlacementInit    ]      1   0:00:00.3  (   0.3 % )     0:00:00.3 /  0:00:00.3    1.0
[12/06 16:08:14   3668s] [ RouteCongInterfaceInit ]      1   0:00:00.5  (   0.6 % )     0:00:01.4 /  0:00:01.4    1.0
[12/06 16:08:14   3668s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/06 16:08:14   3668s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:01:08.8 /  0:01:08.6    1.0
[12/06 16:08:14   3668s] [ OptSingleIteration     ]      3   0:00:00.0  (   0.0 % )     0:01:06.5 /  0:01:06.4    1.0
[12/06 16:08:14   3668s] [ OptGetWeight           ]     12   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/06 16:08:14   3668s] [ OptEval                ]     12   0:00:58.4  (  62.9 % )     0:00:58.4 /  0:00:58.2    1.0
[12/06 16:08:14   3668s] [ OptCommit              ]     12   0:00:00.8  (   0.9 % )     0:00:00.8 /  0:00:00.8    1.0
[12/06 16:08:14   3668s] [ PostCommitDelayUpdate  ]     10   0:00:00.3  (   0.3 % )     0:00:03.7 /  0:00:03.7    1.0
[12/06 16:08:14   3668s] [ IncrDelayCalc          ]     63   0:00:03.4  (   3.6 % )     0:00:03.4 /  0:00:03.3    1.0
[12/06 16:08:14   3668s] [ DrvFindVioNets         ]      4   0:00:01.2  (   1.3 % )     0:00:01.2 /  0:00:01.2    1.0
[12/06 16:08:14   3668s] [ DrvComputeSummary      ]      4   0:00:01.0  (   1.1 % )     0:00:01.0 /  0:00:01.0    1.0
[12/06 16:08:14   3668s] [ RefinePlace            ]      1   0:00:13.7  (  14.8 % )     0:00:15.0 /  0:00:15.0    1.0
[12/06 16:08:14   3668s] [ TimingUpdate           ]      1   0:00:01.2  (   1.3 % )     0:00:01.2 /  0:00:01.2    1.0
[12/06 16:08:14   3668s] [ IncrTimingUpdate       ]     10   0:00:03.6  (   3.9 % )     0:00:03.6 /  0:00:03.6    1.0
[12/06 16:08:14   3668s] [ MISC                   ]          0:00:03.7  (   3.9 % )     0:00:03.7 /  0:00:03.6    1.0
[12/06 16:08:14   3668s] ---------------------------------------------------------------------------------------------
[12/06 16:08:14   3668s]  DrvOpt #3 TOTAL                    0:01:32.7  ( 100.0 % )     0:01:32.7 /  0:01:32.6    1.0
[12/06 16:08:14   3668s] ---------------------------------------------------------------------------------------------
[12/06 16:08:14   3668s] 
[12/06 16:08:14   3668s] End: GigaOpt DRV Optimization
[12/06 16:08:14   3668s] GigaOpt DRV: restore maxLocalDensity to 0.98
[12/06 16:08:14   3668s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3751.6M, EPOCH TIME: 1733519294.413117
[12/06 16:08:14   3668s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 16:08:14   3668s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 16:08:14   3668s] 
[12/06 16:08:14   3668s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/06 16:08:14   3668s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.109, REAL:0.110, MEM:3751.6M, EPOCH TIME: 1733519294.522799
[12/06 16:08:14   3668s] 
[12/06 16:08:14   3668s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2000).
[12/06 16:08:14   3668s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 16:08:19   3672s] 
------------------------------------------------------------------
     Summary (cpu=1.54min real=1.55min mem=3751.6M)
------------------------------------------------------------------

Setup views included:
 view_functional_wcl_slow view_functional_wcl_fast 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -17.091 | -17.091 |  3.021  |
|           TNS (ns):|-12688.9 |-12688.9 |  0.000  |
|    Violating Paths:|  2757   |  2757   |    0    |
|          All Paths:|1.15e+05 |1.14e+05 |  2912   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     18 (18)      |   -0.219   |     18 (18)      |
|   max_tran     |   2650 (5302)    |  -112.875  |   2650 (5794)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/06 16:08:19   3673s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3799.8M, EPOCH TIME: 1733519299.141567
[12/06 16:08:19   3673s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 16:08:19   3673s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 16:08:19   3673s] 
[12/06 16:08:19   3673s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/06 16:08:19   3673s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.112, REAL:0.113, MEM:3799.8M, EPOCH TIME: 1733519299.254378
[12/06 16:08:19   3673s] 
[12/06 16:08:19   3673s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2000).
[12/06 16:08:19   3673s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 16:08:19   3673s] Density: 34.025%
Routing Overflow: 0.04% H and 0.06% V
------------------------------------------------------------------

[12/06 16:08:19   3673s] **optDesign ... cpu = 0:26:29, real = 0:26:31, mem = 3452.7M, totSessionCpu=1:01:13 **
[12/06 16:08:29   3683s] Deleting Lib Analyzer.
[12/06 16:08:29   3683s] 
[12/06 16:08:29   3683s] Optimization is working on the following views:
[12/06 16:08:29   3683s]   Setup views: view_functional_wcl_slow 
[12/06 16:08:29   3683s]   Hold  views: view_functional_wcl_slow 
[12/06 16:08:31   3685s] 
[12/06 16:08:31   3685s] Active setup views:
[12/06 16:08:31   3685s]  view_functional_wcl_slow
[12/06 16:08:31   3685s]   Dominating endpoints: 0
[12/06 16:08:31   3685s]   Dominating TNS: -0.000
[12/06 16:08:31   3685s] 
[12/06 16:08:32   3685s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/06 16:08:32   3686s] Begin: GigaOpt Optimization in WNS mode
[12/06 16:08:32   3686s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -postCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew -nonLegalPlaceEcoBumpRecoveryInWNSOpt
[12/06 16:08:32   3686s] Info: 1999 nets with fixed/cover wires excluded.
[12/06 16:08:32   3686s] Info: 2001 clock nets excluded from IPO operation.
[12/06 16:08:32   3686s] *** WnsOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 1:01:26.4/1:01:37.5 (1.0), mem = 3799.6M
[12/06 16:08:32   3686s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1664445.8
[12/06 16:08:32   3686s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/06 16:08:32   3686s] ### Creating PhyDesignMc. totSessionCpu=1:01:26 mem=3799.6M
[12/06 16:08:32   3686s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/06 16:08:32   3686s] OPERPROF: Starting DPlace-Init at level 1, MEM:3799.6M, EPOCH TIME: 1733519312.415224
[12/06 16:08:32   3686s] Processing tracks to init pin-track alignment.
[12/06 16:08:32   3686s] z: 2, totalTracks: 1
[12/06 16:08:32   3686s] z: 4, totalTracks: 1
[12/06 16:08:32   3686s] z: 6, totalTracks: 1
[12/06 16:08:32   3686s] z: 8, totalTracks: 1
[12/06 16:08:32   3686s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/06 16:08:32   3686s] # Floorplan has 32 instGroups (with no HInst) out of 80 Groups
[12/06 16:08:32   3686s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3799.6M, EPOCH TIME: 1733519312.510570
[12/06 16:08:32   3686s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 16:08:32   3686s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 16:08:32   3686s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[12/06 16:08:32   3686s] 
[12/06 16:08:32   3686s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/06 16:08:32   3686s] 
[12/06 16:08:32   3686s]  Skipping Bad Lib Cell Checking (CMU) !
[12/06 16:08:32   3686s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.110, REAL:0.111, MEM:3799.6M, EPOCH TIME: 1733519312.621189
[12/06 16:08:32   3686s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3799.6M, EPOCH TIME: 1733519312.621288
[12/06 16:08:32   3686s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3799.6M, EPOCH TIME: 1733519312.621724
[12/06 16:08:32   3686s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3799.6MB).
[12/06 16:08:32   3686s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.237, REAL:0.237, MEM:3799.6M, EPOCH TIME: 1733519312.652701
[12/06 16:08:33   3687s] TotalInstCnt at PhyDesignMc Initialization: 117642
[12/06 16:08:33   3687s] ### Creating PhyDesignMc, finished. totSessionCpu=1:01:27 mem=3799.6M
[12/06 16:08:33   3687s] ### Creating RouteCongInterface, started
[12/06 16:08:33   3687s] 
[12/06 16:08:33   3687s] Creating Lib Analyzer ...
[12/06 16:08:33   3687s] Total number of usable buffers from Lib Analyzer: 10 ( CKBD1 CKBD2 BUFFD2 CKBD4 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 low_swing_rx)
[12/06 16:08:33   3687s] Total number of usable inverters from Lib Analyzer: 15 ( INVD1 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 CKND12 CKND16)
[12/06 16:08:33   3687s] Total number of usable delay cells from Lib Analyzer: 18 ( CKBD0 BUFFD1 BUFFD0 DEL005 CKBD3 BUFFD3 DEL01 DEL015 CKBD6 DEL02 DEL0 CKBD8 DEL1 CKBD12 DEL2 CKBD16 DEL3 DEL4)
[12/06 16:08:33   3687s] 
[12/06 16:08:33   3687s] {RT rc_corner 0 10 10 {8 0} {9 0} 2}
[12/06 16:08:34   3688s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:01:28 mem=3799.6M
[12/06 16:08:34   3688s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:01:28 mem=3799.6M
[12/06 16:08:34   3688s] Creating Lib Analyzer, finished. 
[12/06 16:08:34   3688s] 
[12/06 16:08:34   3688s] #optDebug:  {2, 1.000, 0.8500} {3, 0.847, 0.8500} {4, 0.694, 0.8500} {5, 0.541, 0.8500} {6, 0.388, 0.8500} {7, 0.083, 0.8500} {8, 0.083, 0.8500} {9, 0.006, 0.8500} {10, 0.006, 0.8500} 
[12/06 16:08:34   3688s] 
[12/06 16:08:34   3688s] #optDebug: {0, 1.000}
[12/06 16:08:34   3688s] ### Creating RouteCongInterface, finished
[12/06 16:08:34   3688s] {MG  {8 0 1.8 0.133347}  {9 0 17 1.25} }
[12/06 16:08:34   3688s] ### Creating LA Mngr. totSessionCpu=1:01:29 mem=3799.6M
[12/06 16:08:34   3688s] ### Creating LA Mngr, finished. totSessionCpu=1:01:29 mem=3799.6M
[12/06 16:08:35   3689s] *info: 2001 clock nets excluded
[12/06 16:08:35   3689s] *info: 1340 no-driver nets excluded.
[12/06 16:08:35   3689s] *info: 1999 nets with fixed/cover wires excluded.
[12/06 16:08:37   3691s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.1664445.1
[12/06 16:08:37   3691s] PathGroup :  reg2reg  TargetSlack : 0.0136 
[12/06 16:08:37   3691s] ** GigaOpt Optimizer WNS Slack -17.091 TNS Slack -12688.853 Density 34.02
[12/06 16:08:38   3692s] Optimizer WNS Pass 0
[12/06 16:08:38   3692s] OptDebug: Start of Optimizer WNS Pass 0:
+----------+-------+----------+
|Path Group|    WNS|       TNS|
+----------+-------+----------+
|default   |  3.021|     0.000|
|reg2reg   |-17.091|-12688.853|
|HEPG      |-17.091|-12688.853|
|All Paths |-17.091|-12688.853|
+----------+-------+----------+

[12/06 16:08:38   3692s] CCOptDebug: Start of Optimizer WNS Pass 0: reg2reg* WNS -17.091ns TNS -12688.852ns; HEPG WNS -17.091ns TNS -12688.852ns; all paths WNS -17.091ns TNS -12688.852ns; Real time 0:39:41
[12/06 16:08:38   3692s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3818.6M, EPOCH TIME: 1733519318.468154
[12/06 16:08:38   3692s] Found 0 hard placement blockage before merging.
[12/06 16:08:38   3692s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.004, REAL:0.004, MEM:3818.6M, EPOCH TIME: 1733519318.471686
[12/06 16:08:39   3693s] Active Path Group: reg2reg  
[12/06 16:08:39   3693s] +--------+---------+----------+----------+---------+------------+--------+---------------------------+---------+----------------------------------------------------+
[12/06 16:08:39   3693s] |  WNS   | All WNS |   TNS    | All TNS  | Density |    Real    |  Mem   |        Worst View         |Pathgroup|                     End Point                      |
[12/06 16:08:39   3693s] +--------+---------+----------+----------+---------+------------+--------+---------------------------+---------+----------------------------------------------------+
[12/06 16:08:39   3693s] | -17.091|  -17.091|-12688.853|-12688.853|   34.02%|   0:00:00.0| 3818.6M|   view_functional_wcl_slow|  reg2reg| ys[3].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/06 16:08:39   3693s] |        |         |          |          |         |            |        |                           |         | gic[0].vc_fifo/fifo_data_reg[13][5]/D              |
[12/06 16:08:39   3693s] | -15.512|  -15.512|-11050.401|-11050.401|   34.02%|   0:00:00.0| 3845.3M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/06 16:08:39   3693s] |        |         |          |          |         |            |        |                           |         | gic[2].vc_fifo/fifo_data_reg[6][29]/D              |
[12/06 16:08:39   3693s] | -14.572|  -14.572| -9564.245| -9564.245|   34.02%|   0:00:00.0| 3845.3M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/06 16:08:39   3693s] |        |         |          |          |         |            |        |                           |         | gic[0].vc_fifo/fifo_data_reg[14][28]/D             |
[12/06 16:08:40   3693s] | -14.214|  -14.214| -8169.071| -8169.071|   34.02%|   0:00:00.0| 3845.3M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/06 16:08:40   3693s] |        |         |          |          |         |            |        |                           |         | gic[0].vc_fifo/fifo_data_reg[23][20]/D             |
[12/06 16:08:40   3694s] | -13.038|  -13.038| -6812.084| -6812.084|   34.02%|   0:00:00.0| 3845.3M|   view_functional_wcl_slow|  reg2reg| ys[3].xs[2].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/06 16:08:40   3694s] |        |         |          |          |         |            |        |                           |         | gic[0].vc_fifo/fifo_data_reg[27][0]/D              |
[12/06 16:08:40   3694s] |  -8.562|   -8.562| -5565.127| -5565.127|   34.03%|   0:00:00.0| 3845.3M|   view_functional_wcl_slow|  reg2reg| ys[3].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/06 16:08:40   3694s] |        |         |          |          |         |            |        |                           |         | gic[0].vc_fifo/fifo_data_reg[0][12]/D              |
[12/06 16:08:40   3694s] |  -7.326|   -7.326| -4749.376| -4749.376|   34.03%|   0:00:00.0| 3845.3M|   view_functional_wcl_slow|  reg2reg| ys[3].xs[2].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/06 16:08:40   3694s] |        |         |          |          |         |            |        |                           |         | gic[0].vc_fifo/fifo_data_reg[19][34]/D             |
[12/06 16:08:40   3694s] |  -7.113|   -7.113| -4050.492| -4050.492|   34.03%|   0:00:00.0| 3845.3M|   view_functional_wcl_slow|  reg2reg| ys[3].xs[1].torus_switch_xy/s_out_y_reg_reg[1]/D   |
[12/06 16:08:40   3694s] |  -6.894|   -6.894| -4043.379| -4043.379|   34.03%|   0:00:00.0| 3845.3M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[0].torus_switch_xy/s_out_data_reg_reg[3]/ |
[12/06 16:08:40   3694s] |        |         |          |          |         |            |        |                           |         | D                                                  |
[12/06 16:08:40   3694s] |  -6.833|   -6.833| -4036.486| -4036.486|   34.03%|   0:00:00.0| 3845.3M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[0].torus_switch_xy/s_out_data_reg_reg[2]/ |
[12/06 16:08:40   3694s] |        |         |          |          |         |            |        |                           |         | D                                                  |
[12/06 16:08:40   3694s] |  -6.662|   -6.662| -4029.652| -4029.652|   34.03%|   0:00:00.0| 3845.3M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/06 16:08:40   3694s] |        |         |          |          |         |            |        |                           |         | gic[2].vc_fifo/fifo_data_reg[6][29]/D              |
[12/06 16:08:40   3694s] |  -6.618|   -6.618| -4013.352| -4013.352|   34.03%|   0:00:00.0| 3845.3M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/06 16:08:40   3694s] |        |         |          |          |         |            |        |                           |         | gic[0].vc_fifo/fifo_data_reg[14][16]/D             |
[12/06 16:08:40   3694s] |  -6.550|   -6.550| -3380.357| -3380.357|   34.03%|   0:00:00.0| 3845.3M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[3].torus_switch_xy/s_out_data_reg_reg[29] |
[12/06 16:08:40   3694s] |        |         |          |          |         |            |        |                           |         | /D                                                 |
[12/06 16:08:40   3694s] |  -6.493|   -6.493| -3373.807| -3373.807|   34.03%|   0:00:00.0| 3845.3M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/06 16:08:40   3694s] |        |         |          |          |         |            |        |                           |         | gic[2].vc_fifo/fifo_data_reg[6][29]/D              |
[12/06 16:08:40   3694s] |  -6.461|   -6.461| -3370.763| -3370.763|   34.03%|   0:00:00.0| 3845.3M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/06 16:08:40   3694s] |        |         |          |          |         |            |        |                           |         | gic[2].vc_fifo/fifo_data_reg[6][29]/D              |
[12/06 16:08:41   3694s] |  -6.417|   -6.417| -3366.549| -3366.549|   34.03%|   0:00:01.0| 3845.3M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/06 16:08:41   3694s] |        |         |          |          |         |            |        |                           |         | gic[2].vc_fifo/fifo_data_reg[6][29]/D              |
[12/06 16:08:41   3695s] |  -6.393|   -6.393| -3362.363| -3362.363|   34.03%|   0:00:00.0| 3845.3M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/06 16:08:41   3695s] |        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[30][29]/D             |
[12/06 16:08:41   3695s] |  -6.385|   -6.385| -3360.958| -3360.958|   34.03%|   0:00:00.0| 3845.3M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/06 16:08:41   3695s] |        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[30][29]/D             |
[12/06 16:08:41   3695s] |  -6.351|   -6.351| -3357.054| -3357.054|   34.03%|   0:00:00.0| 3845.3M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/06 16:08:41   3695s] |        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[30][29]/D             |
[12/06 16:08:41   3695s] |  -6.339|   -6.339| -3355.893| -3355.893|   34.03%|   0:00:00.0| 3845.3M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/06 16:08:41   3695s] |        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[30][29]/D             |
[12/06 16:08:41   3695s] |  -6.331|   -6.331| -3354.984| -3354.984|   34.03%|   0:00:00.0| 3845.3M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/06 16:08:41   3695s] |        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[30][29]/D             |
[12/06 16:08:41   3695s] |  -6.318|   -6.318| -3353.175| -3353.175|   34.03%|   0:00:00.0| 3845.3M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/06 16:08:41   3695s] |        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[30][29]/D             |
[12/06 16:08:42   3696s] |  -6.310|   -6.310| -3351.096| -3351.096|   34.03%|   0:00:01.0| 3845.3M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/06 16:08:42   3696s] |        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[29][29]/D             |
[12/06 16:08:42   3696s] |  -6.301|   -6.301| -3349.729| -3349.729|   34.03%|   0:00:00.0| 3848.4M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/06 16:08:42   3696s] |        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[29][29]/D             |
[12/06 16:08:42   3696s] |  -6.291|   -6.291| -3348.395| -3348.395|   34.03%|   0:00:00.0| 3848.4M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/06 16:08:42   3696s] |        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[29][29]/D             |
[12/06 16:08:43   3697s] |  -6.290|   -6.290| -3348.062| -3348.062|   34.03%|   0:00:01.0| 3848.4M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/06 16:08:43   3697s] |        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[29][29]/D             |
[12/06 16:08:43   3697s] |  -6.285|   -6.285| -3347.011| -3347.011|   34.03%|   0:00:00.0| 3848.4M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/06 16:08:43   3697s] |        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[29][29]/D             |
[12/06 16:08:44   3697s] |  -6.269|   -6.269| -3344.937| -3344.937|   34.03%|   0:00:01.0| 3848.4M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/06 16:08:44   3697s] |        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[29][29]/D             |
[12/06 16:08:44   3698s] |  -6.255|   -6.255| -3343.916| -3343.916|   34.04%|   0:00:00.0| 3848.4M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/06 16:08:44   3698s] |        |         |          |          |         |            |        |                           |         | gic[2].vc_fifo/fifo_data_reg[9][29]/D              |
[12/06 16:08:44   3698s] |  -6.226|   -6.226| -3341.250| -3341.250|   34.04%|   0:00:00.0| 3848.4M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/06 16:08:44   3698s] |        |         |          |          |         |            |        |                           |         | gic[2].vc_fifo/fifo_data_reg[9][29]/D              |
[12/06 16:08:44   3698s] |  -5.959|   -5.959| -2821.684| -2821.684|   34.04%|   0:00:00.0| 3848.4M|   view_functional_wcl_slow|  reg2reg| ys[3].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/06 16:08:44   3698s] |        |         |          |          |         |            |        |                           |         | gic[0].vc_fifo/fifo_data_reg[7][33]/D              |
[12/06 16:08:44   3698s] |  -5.933|   -5.933| -2814.599| -2814.599|   34.03%|   0:00:00.0| 3848.4M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[0].torus_switch_xy/s_out_data_reg_reg[4]/ |
[12/06 16:08:44   3698s] |        |         |          |          |         |            |        |                           |         | D                                                  |
[12/06 16:08:45   3698s] |  -5.926|   -5.926| -2812.103| -2812.103|   34.03%|   0:00:01.0| 3848.4M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[3].torus_switch_xy/s_out_data_reg_reg[25] |
[12/06 16:08:45   3698s] |        |         |          |          |         |            |        |                           |         | /D                                                 |
[12/06 16:08:45   3699s] |  -5.885|   -5.885| -2809.720| -2809.720|   34.03%|   0:00:00.0| 3848.4M|   view_functional_wcl_slow|  reg2reg| ys[3].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/06 16:08:45   3699s] |        |         |          |          |         |            |        |                           |         | gic[0].vc_fifo/fifo_data_reg[7][33]/D              |
[12/06 16:08:45   3699s] |  -5.869|   -5.869| -2805.024| -2805.024|   34.03%|   0:00:00.0| 3848.4M|   view_functional_wcl_slow|  reg2reg| ys[3].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/06 16:08:45   3699s] |        |         |          |          |         |            |        |                           |         | gic[0].vc_fifo/fifo_data_reg[7][33]/D              |
[12/06 16:08:45   3699s] |  -5.861|   -5.861| -2802.795| -2802.795|   34.04%|   0:00:00.0| 3867.4M|   view_functional_wcl_slow|  reg2reg| ys[3].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/06 16:08:45   3699s] |        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[15][33]/D             |
[12/06 16:08:45   3699s] |  -5.841|   -5.841| -2839.216| -2839.216|   34.04%|   0:00:00.0| 3867.4M|   view_functional_wcl_slow|  reg2reg| ys[3].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/06 16:08:45   3699s] |        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[15][33]/D             |
[12/06 16:08:45   3699s] |  -5.804|   -5.804| -2835.947| -2835.947|   34.04%|   0:00:00.0| 3867.4M|   view_functional_wcl_slow|  reg2reg| ys[3].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/06 16:08:45   3699s] |        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[29][33]/D             |
[12/06 16:08:46   3699s] |  -5.778|   -5.778| -2832.756| -2832.756|   34.04%|   0:00:01.0| 3867.4M|   view_functional_wcl_slow|  reg2reg| ys[3].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/06 16:08:46   3699s] |        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[29][33]/D             |
[12/06 16:08:46   3700s] |  -5.756|   -5.756| -2826.234| -2826.234|   34.04%|   0:00:00.0| 3867.4M|   view_functional_wcl_slow|  reg2reg| ys[3].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/06 16:08:46   3700s] |        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[15][33]/D             |
[12/06 16:08:46   3700s] |  -5.741|   -5.741| -2825.719| -2825.719|   34.04%|   0:00:00.0| 3867.4M|   view_functional_wcl_slow|  reg2reg| ys[3].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/06 16:08:46   3700s] |        |         |          |          |         |            |        |                           |         | gic[0].vc_fifo/fifo_data_reg[1][33]/D              |
[12/06 16:08:46   3700s] |  -5.740|   -5.740| -2825.742| -2825.742|   34.04%|   0:00:00.0| 3867.4M|   view_functional_wcl_slow|  reg2reg| ys[3].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/06 16:08:46   3700s] |        |         |          |          |         |            |        |                           |         | gic[0].vc_fifo/fifo_data_reg[12][33]/D             |
[12/06 16:08:47   3700s] |  -5.559|   -5.559| -2278.402| -2278.402|   34.04%|   0:00:01.0| 3867.4M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[2].torus_switch_xy/s_out_data_reg_reg[24] |
[12/06 16:08:47   3700s] |        |         |          |          |         |            |        |                           |         | /D                                                 |
[12/06 16:08:47   3701s] |  -5.511|   -5.511| -2272.843| -2272.843|   34.04%|   0:00:00.0| 3867.4M|   view_functional_wcl_slow|  reg2reg| ys[3].xs[1].torus_switch_xy/s_out_data_reg_reg[6]/ |
[12/06 16:08:47   3701s] |        |         |          |          |         |            |        |                           |         | D                                                  |
[12/06 16:08:47   3701s] |  -5.434|   -5.434| -2267.331| -2267.331|   34.04%|   0:00:00.0| 3867.4M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[0].torus_switch_xy/s_out_data_reg_reg[16] |
[12/06 16:08:47   3701s] |        |         |          |          |         |            |        |                           |         | /D                                                 |
[12/06 16:08:47   3701s] |  -5.191|   -5.191| -2261.897| -2261.897|   34.04%|   0:00:00.0| 3867.4M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[3].torus_switch_xy/s_out_data_reg_reg[3]/ |
[12/06 16:08:47   3701s] |        |         |          |          |         |            |        |                           |         | D                                                  |
[12/06 16:08:47   3701s] |  -5.036|   -5.036| -2251.517| -2251.517|   34.04%|   0:00:00.0| 3867.4M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[0].torus_switch_xy/s_out_data_reg_reg[18] |
[12/06 16:08:47   3701s] |        |         |          |          |         |            |        |                           |         | /D                                                 |
[12/06 16:08:47   3701s] |  -4.941|   -4.941| -2246.481| -2246.481|   34.04%|   0:00:00.0| 3867.4M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[2].torus_switch_xy/s_out_data_reg_reg[10] |
[12/06 16:08:47   3701s] |        |         |          |          |         |            |        |                           |         | /D                                                 |
[12/06 16:08:47   3701s] |  -4.745|   -4.745| -2241.540| -2241.540|   34.04%|   0:00:00.0| 3867.4M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[0].torus_switch_xy/s_out_data_reg_reg[15] |
[12/06 16:08:47   3701s] |        |         |          |          |         |            |        |                           |         | /D                                                 |
[12/06 16:08:47   3701s] |  -4.706|   -4.706| -2236.796| -2236.796|   34.04%|   0:00:00.0| 3867.4M|   view_functional_wcl_slow|  reg2reg| ys[3].xs[0].torus_switch_xy/s_out_data_reg_reg[6]/ |
[12/06 16:08:47   3701s] |        |         |          |          |         |            |        |                           |         | D                                                  |
[12/06 16:08:47   3701s] |  -4.624|   -4.624| -2232.090| -2232.090|   34.04%|   0:00:00.0| 3867.4M|   view_functional_wcl_slow|  reg2reg| ys[3].xs[0].torus_switch_xy/s_out_data_reg_reg[4]/ |
[12/06 16:08:47   3701s] |        |         |          |          |         |            |        |                           |         | D                                                  |
[12/06 16:08:47   3701s] |  -4.550|   -4.550| -2227.466| -2227.466|   34.04%|   0:00:00.0| 3867.4M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[0].torus_switch_xy/s_out_data_reg_reg[10] |
[12/06 16:08:47   3701s] |        |         |          |          |         |            |        |                           |         | /D                                                 |
[12/06 16:08:47   3701s] |  -4.530|   -4.530| -2227.447| -2227.447|   34.04%|   0:00:00.0| 3867.4M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[0].torus_switch_xy/s_out_data_reg_reg[10] |
[12/06 16:08:47   3701s] |        |         |          |          |         |            |        |                           |         | /D                                                 |
[12/06 16:08:47   3701s] |  -4.500|   -4.500| -2227.417| -2227.417|   34.04%|   0:00:00.0| 3867.4M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[0].torus_switch_xy/s_out_data_reg_reg[10] |
[12/06 16:08:47   3701s] |        |         |          |          |         |            |        |                           |         | /D                                                 |
[12/06 16:08:48   3702s] |  -3.832|   -3.832| -2224.252| -2224.252|   34.04%|   0:00:01.0| 3867.4M|   view_functional_wcl_slow|  reg2reg| ys[3].xs[1].torus_switch_xy/s_out_y_reg_reg[0]/D   |
[12/06 16:08:48   3702s] |  -3.809|   -3.809| -2220.420| -2220.420|   34.04%|   0:00:00.0| 3867.4M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[0].torus_switch_xy/s_out_data_reg_reg[13] |
[12/06 16:08:48   3702s] |        |         |          |          |         |            |        |                           |         | /D                                                 |
[12/06 16:08:48   3702s] |  -3.664|   -3.664| -2216.611| -2216.611|   34.04%|   0:00:00.0| 3867.4M|   view_functional_wcl_slow|  reg2reg| ys[3].xs[0].torus_switch_xy/s_out_data_reg_reg[8]/ |
[12/06 16:08:48   3702s] |        |         |          |          |         |            |        |                           |         | D                                                  |
[12/06 16:08:48   3702s] |  -3.543|   -3.543| -2212.947| -2212.947|   34.04%|   0:00:00.0| 3867.4M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[3].torus_switch_xy/s_out_data_reg_reg[25] |
[12/06 16:08:48   3702s] |        |         |          |          |         |            |        |                           |         | /D                                                 |
[12/06 16:08:48   3702s] |  -3.437|   -3.437| -2205.863| -2205.863|   34.04%|   0:00:00.0| 3867.4M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[0].torus_switch_xy/s_out_data_reg_reg[4]/ |
[12/06 16:08:48   3702s] |        |         |          |          |         |            |        |                           |         | D                                                  |
[12/06 16:08:48   3702s] |  -3.234|   -3.234| -2202.425| -2202.425|   34.04%|   0:00:00.0| 3867.4M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[3].torus_switch_xy/s_out_data_reg_reg[11] |
[12/06 16:08:48   3702s] |        |         |          |          |         |            |        |                           |         | /D                                                 |
[12/06 16:08:48   3702s] |  -3.225|   -3.225| -2199.191| -2199.191|   34.04%|   0:00:00.0| 3867.4M|   view_functional_wcl_slow|  reg2reg| ys[3].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/06 16:08:48   3702s] |        |         |          |          |         |            |        |                           |         | gic[0].vc_fifo/fifo_data_reg[13][32]/D             |
[12/06 16:08:48   3702s] |  -3.163|   -3.163| -1892.472| -1892.472|   34.04%|   0:00:00.0| 3867.4M|   view_functional_wcl_slow|  reg2reg| ys[3].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/06 16:08:48   3702s] |        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[27][34]/D             |
[12/06 16:08:48   3702s] |  -2.982|   -2.982| -1591.915| -1591.915|   34.04%|   0:00:00.0| 3867.4M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/06 16:08:48   3702s] |        |         |          |          |         |            |        |                           |         | gic[2].vc_fifo/fifo_data_reg[8][33]/D              |
[12/06 16:08:48   3702s] |  -2.926|   -2.926| -1308.382| -1308.382|   34.04%|   0:00:00.0| 3867.4M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[2].torus_switch_xy/s_out_x_reg_reg[1]/D   |
[12/06 16:08:48   3702s] |  -2.760|   -2.760| -1305.456| -1305.456|   34.04%|   0:00:00.0| 3867.4M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[0].torus_switch_xy/s_out_data_reg_reg[25] |
[12/06 16:08:48   3702s] |        |         |          |          |         |            |        |                           |         | /D                                                 |
[12/06 16:08:48   3702s] |  -2.482|   -2.482| -1302.697| -1302.697|   34.04%|   0:00:00.0| 3867.4M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[2].torus_switch_xy/s_out_data_reg_reg[24] |
[12/06 16:08:48   3702s] |        |         |          |          |         |            |        |                           |         | /D                                                 |
[12/06 16:08:49   3702s] |  -2.464|   -2.464| -1302.620| -1302.620|   34.04%|   0:00:01.0| 3867.4M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[2].torus_switch_xy/s_out_data_reg_reg[24] |
[12/06 16:08:49   3702s] |        |         |          |          |         |            |        |                           |         | /D                                                 |
[12/06 16:08:49   3703s] |  -2.464|   -2.464| -1302.536| -1302.536|   34.04%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[2].torus_switch_xy/s_out_data_reg_reg[24] |
[12/06 16:08:49   3703s] |        |         |          |          |         |            |        |                           |         | /D                                                 |
[12/06 16:08:49   3703s] |  -2.456|   -2.456| -1302.465| -1302.465|   34.04%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[2].torus_switch_xy/s_out_data_reg_reg[24] |
[12/06 16:08:49   3703s] |        |         |          |          |         |            |        |                           |         | /D                                                 |
[12/06 16:08:49   3703s] |  -2.449|   -2.449| -1302.449| -1302.449|   34.04%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[2].torus_switch_xy/s_out_data_reg_reg[24] |
[12/06 16:08:49   3703s] |        |         |          |          |         |            |        |                           |         | /D                                                 |
[12/06 16:08:50   3704s] |  -2.448|   -2.448| -1302.411| -1302.411|   34.05%|   0:00:01.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[2].torus_switch_xy/s_out_data_reg_reg[24] |
[12/06 16:08:50   3704s] |        |         |          |          |         |            |        |                           |         | /D                                                 |
[12/06 16:08:50   3704s] |  -2.440|   -2.440| -1302.336| -1302.336|   34.05%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[2].torus_switch_xy/s_out_data_reg_reg[24] |
[12/06 16:08:50   3704s] |        |         |          |          |         |            |        |                           |         | /D                                                 |
[12/06 16:08:51   3705s] |  -2.386|   -2.386| -1300.662| -1300.662|   34.05%|   0:00:01.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[2].torus_switch_xy/s_out_data_reg_reg[13] |
[12/06 16:08:51   3705s] |        |         |          |          |         |            |        |                           |         | /D                                                 |
[12/06 16:08:51   3705s] |  -2.334|   -2.334| -1298.276| -1298.276|   34.05%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[0].torus_switch_xy/s_out_data_reg_reg[10] |
[12/06 16:08:51   3705s] |        |         |          |          |         |            |        |                           |         | /D                                                 |
[12/06 16:08:51   3705s] |  -2.316|   -2.316| -1301.772| -1301.772|   34.05%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[0].torus_switch_xy/s_out_data_reg_reg[10] |
[12/06 16:08:51   3705s] |        |         |          |          |         |            |        |                           |         | /D                                                 |
[12/06 16:08:51   3705s] |  -2.301|   -2.301| -1302.006| -1302.006|   34.05%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[0].torus_switch_xy/s_out_data_reg_reg[10] |
[12/06 16:08:51   3705s] |        |         |          |          |         |            |        |                           |         | /D                                                 |
[12/06 16:08:51   3705s] |  -2.292|   -2.292| -1302.036| -1302.036|   34.05%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[0].torus_switch_xy/s_out_data_reg_reg[10] |
[12/06 16:08:51   3705s] |        |         |          |          |         |            |        |                           |         | /D                                                 |
[12/06 16:08:52   3705s] |  -2.278|   -2.278| -1299.601| -1299.601|   34.05%|   0:00:01.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[3].xs[2].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/06 16:08:52   3705s] |        |         |          |          |         |            |        |                           |         | gic[2].vc_fifo/fifo_data_reg[16][12]/D             |
[12/06 16:08:52   3706s] |  -2.259|   -2.259| -1082.315| -1082.315|   34.05%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[0].torus_switch_xy/s_out_data_reg_reg[10] |
[12/06 16:08:52   3706s] |        |         |          |          |         |            |        |                           |         | /D                                                 |
[12/06 16:08:52   3706s] |  -2.250|   -2.250| -1099.490| -1099.490|   34.05%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[0].torus_switch_xy/s_out_data_reg_reg[10] |
[12/06 16:08:52   3706s] |        |         |          |          |         |            |        |                           |         | /D                                                 |
[12/06 16:08:52   3706s] |  -2.247|   -2.247| -1098.930| -1098.930|   34.05%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[0].torus_switch_xy/s_out_data_reg_reg[10] |
[12/06 16:08:52   3706s] |        |         |          |          |         |            |        |                           |         | /D                                                 |
[12/06 16:08:52   3706s] |  -2.235|   -2.235| -1098.918| -1098.918|   34.05%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[0].torus_switch_xy/s_out_data_reg_reg[10] |
[12/06 16:08:52   3706s] |        |         |          |          |         |            |        |                           |         | /D                                                 |
[12/06 16:08:53   3706s] |  -2.208|   -2.208| -1098.772| -1098.772|   34.05%|   0:00:01.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[3].torus_switch_xy/s_out_data_reg_reg[6]/ |
[12/06 16:08:53   3706s] |        |         |          |          |         |            |        |                           |         | D                                                  |
[12/06 16:08:53   3706s] |  -2.197|   -2.197| -1096.564| -1096.564|   34.05%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[3].torus_switch_xy/s_out_data_reg_reg[26] |
[12/06 16:08:53   3706s] |        |         |          |          |         |            |        |                           |         | /D                                                 |
[12/06 16:08:53   3707s] |  -2.133|   -2.133| -1094.367| -1094.367|   34.05%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[3].xs[2].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/06 16:08:53   3707s] |        |         |          |          |         |            |        |                           |         | gic[0].vc_fifo/fifo_data_reg[23][2]/D              |
[12/06 16:08:53   3707s] |  -2.089|   -2.089|  -892.403|  -892.403|   34.05%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[0].torus_switch_xy/s_out_data_reg_reg[10] |
[12/06 16:08:53   3707s] |        |         |          |          |         |            |        |                           |         | /D                                                 |
[12/06 16:08:53   3707s] |  -2.082|   -2.082|  -891.129|  -891.129|   34.05%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[0].torus_switch_xy/s_out_data_reg_reg[10] |
[12/06 16:08:53   3707s] |        |         |          |          |         |            |        |                           |         | /D                                                 |
[12/06 16:08:53   3707s] |  -2.078|   -2.078|  -890.222|  -890.222|   34.05%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[0].torus_switch_xy/s_out_data_reg_reg[10] |
[12/06 16:08:53   3707s] |        |         |          |          |         |            |        |                           |         | /D                                                 |
[12/06 16:08:54   3708s] |  -2.073|   -2.073|  -889.776|  -889.776|   34.05%|   0:00:01.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[0].torus_switch_xy/s_out_data_reg_reg[10] |
[12/06 16:08:54   3708s] |        |         |          |          |         |            |        |                           |         | /D                                                 |
[12/06 16:08:55   3709s] |  -2.072|   -2.072|  -889.774|  -889.774|   34.05%|   0:00:01.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[0].torus_switch_xy/s_out_data_reg_reg[10] |
[12/06 16:08:55   3709s] |        |         |          |          |         |            |        |                           |         | /D                                                 |
[12/06 16:08:55   3709s] |  -2.064|   -2.064|  -889.767|  -889.767|   34.05%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[0].torus_switch_xy/s_out_data_reg_reg[10] |
[12/06 16:08:55   3709s] |        |         |          |          |         |            |        |                           |         | /D                                                 |
[12/06 16:08:56   3710s] |  -2.010|   -2.010|  -887.703|  -887.703|   34.05%|   0:00:01.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[3].xs[0].torus_switch_xy/s_out_data_reg_reg[2]/ |
[12/06 16:08:56   3710s] |        |         |          |          |         |            |        |                           |         | D                                                  |
[12/06 16:08:57   3710s] |  -1.961|   -1.961|  -886.219|  -886.219|   34.05%|   0:00:01.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[0].torus_switch_xy/s_out_data_reg_reg[10] |
[12/06 16:08:57   3710s] |        |         |          |          |         |            |        |                           |         | /D                                                 |
[12/06 16:08:57   3710s] |  -1.902|   -1.902|  -884.735|  -884.735|   34.05%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[3].torus_switch_xy/s_out_data_reg_reg[4]/ |
[12/06 16:08:57   3710s] |        |         |          |          |         |            |        |                           |         | D                                                  |
[12/06 16:08:57   3711s] |  -1.825|   -1.825|  -884.608|  -884.608|   34.06%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[2].torus_switch_xy/s_out_data_reg_reg[18] |
[12/06 16:08:57   3711s] |        |         |          |          |         |            |        |                           |         | /D                                                 |
[12/06 16:08:57   3711s] |  -1.774|   -1.774|  -883.146|  -883.146|   34.06%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[3].torus_switch_xy/s_out_data_reg_reg[4]/ |
[12/06 16:08:57   3711s] |        |         |          |          |         |            |        |                           |         | D                                                  |
[12/06 16:08:57   3711s] |  -1.747|   -1.747|  -883.120|  -883.120|   34.06%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[3].torus_switch_xy/s_out_data_reg_reg[4]/ |
[12/06 16:08:57   3711s] |        |         |          |          |         |            |        |                           |         | D                                                  |
[12/06 16:08:57   3711s] |  -1.650|   -1.650|  -883.016|  -883.016|   34.06%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[3].torus_switch_xy/s_out_data_reg_reg[7]/ |
[12/06 16:08:57   3711s] |        |         |          |          |         |            |        |                           |         | D                                                  |
[12/06 16:08:57   3711s] |  -1.650|   -1.650|  -881.372|  -881.372|   34.06%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[3].torus_switch_xy/s_out_data_reg_reg[7]/ |
[12/06 16:08:57   3711s] |        |         |          |          |         |            |        |                           |         | D                                                  |
[12/06 16:08:57   3711s] |  -1.632|   -1.632|  -879.972|  -879.972|   34.06%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[3].torus_switch_xy/s_out_data_reg_reg[28] |
[12/06 16:08:57   3711s] |        |         |          |          |         |            |        |                           |         | /D                                                 |
[12/06 16:08:57   3711s] |  -1.608|   -1.608|  -878.340|  -878.340|   34.06%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[3].torus_switch_xy/s_out_data_reg_reg[21] |
[12/06 16:08:57   3711s] |        |         |          |          |         |            |        |                           |         | /D                                                 |
[12/06 16:08:57   3711s] |  -1.584|   -1.584|  -876.917|  -876.917|   34.06%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[3].torus_switch_xy/s_out_data_reg_reg[1]/ |
[12/06 16:08:57   3711s] |        |         |          |          |         |            |        |                           |         | D                                                  |
[12/06 16:08:57   3711s] |  -1.520|   -1.520|  -875.524|  -875.524|   34.06%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[3].torus_switch_xy/s_out_data_reg_reg[6]/ |
[12/06 16:08:57   3711s] |        |         |          |          |         |            |        |                           |         | D                                                  |
[12/06 16:08:58   3711s] |  -1.460|   -1.460|  -874.236|  -874.236|   34.06%|   0:00:01.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[3].xs[2].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/06 16:08:58   3711s] |        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[28][18]/D             |
[12/06 16:08:58   3712s] |  -1.437|   -1.437|  -866.536|  -866.536|   34.06%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[3].xs[2].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/06 16:08:58   3712s] |        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[28][18]/D             |
[12/06 16:08:58   3712s] |  -1.422|   -1.422|  -861.469|  -861.469|   34.06%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[3].xs[2].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/06 16:08:58   3712s] |        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[28][18]/D             |
[12/06 16:08:58   3712s] |  -1.411|   -1.411|  -857.939|  -857.939|   34.06%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[3].xs[2].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/06 16:08:58   3712s] |        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[28][18]/D             |
[12/06 16:08:58   3712s] |  -1.402|   -1.402|  -854.949|  -854.949|   34.06%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[3].xs[2].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/06 16:08:58   3712s] |        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[28][18]/D             |
[12/06 16:08:58   3712s] |  -1.381|   -1.381|  -827.442|  -827.442|   34.06%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/06 16:08:58   3712s] |        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[19][2]/D              |
[12/06 16:08:59   3712s] |  -1.365|   -1.365|  -825.889|  -825.889|   34.06%|   0:00:01.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/06 16:08:59   3712s] |        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[19][2]/D              |
[12/06 16:08:59   3712s] |  -1.354|   -1.354|  -825.754|  -825.754|   34.06%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/06 16:08:59   3712s] |        |         |          |          |         |            |        |                           |         | gic[0].vc_fifo/fifo_data_reg[2][2]/D               |
[12/06 16:08:59   3712s] |  -1.345|   -1.345|  -821.943|  -821.943|   34.06%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[3].xs[0].torus_switch_xy/s_out_data_reg_reg[3]/ |
[12/06 16:08:59   3712s] |        |         |          |          |         |            |        |                           |         | D                                                  |
[12/06 16:08:59   3713s] |  -1.335|   -1.335|  -820.601|  -820.601|   34.06%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[3].torus_switch_xy/s_out_data_reg_reg[26] |
[12/06 16:08:59   3713s] |        |         |          |          |         |            |        |                           |         | /D                                                 |
[12/06 16:08:59   3713s] |  -1.325|   -1.325|  -819.929|  -819.929|   34.06%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[3].xs[0].torus_switch_xy/s_out_data_reg_reg[5]/ |
[12/06 16:08:59   3713s] |        |         |          |          |         |            |        |                           |         | D                                                  |
[12/06 16:08:59   3713s] |  -1.314|   -1.314|  -814.536|  -814.536|   34.06%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/06 16:08:59   3713s] |        |         |          |          |         |            |        |                           |         | gic[0].vc_fifo/fifo_data_reg[2][2]/D               |
[12/06 16:08:59   3713s] |  -1.307|   -1.307|  -812.788|  -812.788|   34.06%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/06 16:08:59   3713s] |        |         |          |          |         |            |        |                           |         | gic[0].vc_fifo/fifo_data_reg[2][2]/D               |
[12/06 16:08:59   3713s] |  -1.295|   -1.295|  -806.231|  -806.231|   34.06%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[3].xs[2].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/06 16:08:59   3713s] |        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[28][18]/D             |
[12/06 16:08:59   3713s] |  -1.288|   -1.288|  -685.999|  -685.999|   34.06%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[2].torus_switch_xy/s_out_data_reg_reg[7]/ |
[12/06 16:08:59   3713s] |        |         |          |          |         |            |        |                           |         | D                                                  |
[12/06 16:09:00   3713s] |  -1.270|   -1.270|  -685.981|  -685.981|   34.06%|   0:00:01.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[2].torus_switch_xy/s_out_data_reg_reg[7]/ |
[12/06 16:09:00   3713s] |        |         |          |          |         |            |        |                           |         | D                                                  |
[12/06 16:09:00   3714s] |  -1.249|   -1.249|  -567.904|  -567.904|   34.06%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[2].torus_switch_xy/s_out_data_reg_reg[7]/ |
[12/06 16:09:00   3714s] |        |         |          |          |         |            |        |                           |         | D                                                  |
[12/06 16:09:00   3714s] |  -1.230|   -1.230|  -567.885|  -567.885|   34.06%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[2].torus_switch_xy/s_out_data_reg_reg[7]/ |
[12/06 16:09:00   3714s] |        |         |          |          |         |            |        |                           |         | D                                                  |
[12/06 16:09:00   3714s] |  -1.219|   -1.219|  -567.874|  -567.874|   34.06%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[2].torus_switch_xy/s_out_data_reg_reg[7]/ |
[12/06 16:09:00   3714s] |        |         |          |          |         |            |        |                           |         | D                                                  |
[12/06 16:09:00   3714s] |  -1.205|   -1.205|  -567.859|  -567.859|   34.06%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[2].torus_switch_xy/s_out_data_reg_reg[7]/ |
[12/06 16:09:00   3714s] |        |         |          |          |         |            |        |                           |         | D                                                  |
[12/06 16:09:00   3714s] |  -1.192|   -1.192|  -567.182|  -567.182|   34.06%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[2].torus_switch_xy/s_out_data_reg_reg[7]/ |
[12/06 16:09:00   3714s] |        |         |          |          |         |            |        |                           |         | D                                                  |
[12/06 16:09:00   3714s] |  -1.179|   -1.179|  -567.169|  -567.169|   34.06%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[2].torus_switch_xy/s_out_data_reg_reg[7]/ |
[12/06 16:09:00   3714s] |        |         |          |          |         |            |        |                           |         | D                                                  |
[12/06 16:09:00   3714s] |  -1.170|   -1.170|  -567.150|  -567.150|   34.06%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[2].torus_switch_xy/s_out_data_reg_reg[7]/ |
[12/06 16:09:00   3714s] |        |         |          |          |         |            |        |                           |         | D                                                  |
[12/06 16:09:01   3715s] |  -1.168|   -1.168|  -567.149|  -567.149|   34.06%|   0:00:01.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[2].torus_switch_xy/s_out_data_reg_reg[7]/ |
[12/06 16:09:01   3715s] |        |         |          |          |         |            |        |                           |         | D                                                  |
[12/06 16:09:01   3715s] |  -1.159|   -1.159|  -567.134|  -567.134|   34.06%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[2].torus_switch_xy/s_out_data_reg_reg[7]/ |
[12/06 16:09:01   3715s] |        |         |          |          |         |            |        |                           |         | D                                                  |
[12/06 16:09:02   3715s] |  -1.154|   -1.154|  -567.131|  -567.131|   34.06%|   0:00:01.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[2].torus_switch_xy/s_out_data_reg_reg[7]/ |
[12/06 16:09:02   3715s] |        |         |          |          |         |            |        |                           |         | D                                                  |
[12/06 16:09:02   3716s] |  -1.146|   -1.146|  -567.124|  -567.124|   34.06%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[2].torus_switch_xy/s_out_data_reg_reg[7]/ |
[12/06 16:09:02   3716s] |        |         |          |          |         |            |        |                           |         | D                                                  |
[12/06 16:09:02   3716s] |  -1.137|   -1.137|  -567.112|  -567.112|   34.07%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[3].torus_switch_xy/s_out_data_reg_reg[22] |
[12/06 16:09:02   3716s] |        |         |          |          |         |            |        |                           |         | /D                                                 |
[12/06 16:09:02   3716s] |  -1.130|   -1.130|  -567.049|  -567.049|   34.07%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[2].torus_switch_xy/s_out_data_reg_reg[7]/ |
[12/06 16:09:02   3716s] |        |         |          |          |         |            |        |                           |         | D                                                  |
[12/06 16:09:03   3716s] |  -1.123|   -1.123|  -567.016|  -567.016|   34.07%|   0:00:01.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[2].torus_switch_xy/s_out_data_reg_reg[7]/ |
[12/06 16:09:03   3716s] |        |         |          |          |         |            |        |                           |         | D                                                  |
[12/06 16:09:03   3717s] |  -1.115|   -1.115|  -566.350|  -566.350|   34.07%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[2].torus_switch_xy/s_out_data_reg_reg[7]/ |
[12/06 16:09:03   3717s] |        |         |          |          |         |            |        |                           |         | D                                                  |
[12/06 16:09:03   3717s] |  -1.075|   -1.075|  -565.235|  -565.235|   34.07%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[3].torus_switch_xy/s_out_data_reg_reg[22] |
[12/06 16:09:03   3717s] |        |         |          |          |         |            |        |                           |         | /D                                                 |
[12/06 16:09:03   3717s] |  -1.053|   -1.053|  -565.198|  -565.198|   34.07%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[0].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/06 16:09:03   3717s] |        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[31][32]/D             |
[12/06 16:09:03   3717s] |  -1.040|   -1.040|  -562.332|  -562.332|   34.07%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[0].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/06 16:09:03   3717s] |        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[5][32]/D              |
[12/06 16:09:03   3717s] |  -1.038|   -1.038|  -558.452|  -558.452|   34.07%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[3].torus_switch_xy/s_out_data_reg_reg[22] |
[12/06 16:09:03   3717s] |        |         |          |          |         |            |        |                           |         | /D                                                 |
[12/06 16:09:03   3717s] |  -1.027|   -1.027|  -557.410|  -557.410|   34.07%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[0].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/06 16:09:03   3717s] |        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[5][32]/D              |
[12/06 16:09:04   3717s] |  -1.016|   -1.016|  -555.240|  -555.240|   34.07%|   0:00:01.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[0].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/06 16:09:04   3717s] |        |         |          |          |         |            |        |                           |         | gic[0].vc_fifo/fifo_data_reg[19][32]/D             |
[12/06 16:09:04   3718s] |  -1.014|   -1.014|  -484.047|  -484.047|   34.07%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[0].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/06 16:09:04   3718s] |        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[5][32]/D              |
[12/06 16:09:04   3718s] |  -1.010|   -1.010|  -483.185|  -483.185|   34.07%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[0].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/06 16:09:04   3718s] |        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[5][32]/D              |
[12/06 16:09:04   3718s] |  -1.003|   -1.003|  -481.800|  -481.800|   34.07%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[0].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/06 16:09:04   3718s] |        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[5][32]/D              |
[12/06 16:09:05   3718s] |  -0.996|   -0.996|  -480.504|  -480.504|   34.07%|   0:00:01.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[0].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/06 16:09:05   3718s] |        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[5][32]/D              |
[12/06 16:09:05   3719s] |  -0.980|   -0.980|  -476.670|  -476.670|   34.07%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[3].torus_switch_xy/s_out_data_reg_reg[22] |
[12/06 16:09:05   3719s] |        |         |          |          |         |            |        |                           |         | /D                                                 |
[12/06 16:09:05   3719s] |  -0.967|   -0.967|  -475.679|  -475.679|   34.07%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[3].torus_switch_xy/s_out_data_reg_reg[22] |
[12/06 16:09:05   3719s] |        |         |          |          |         |            |        |                           |         | /D                                                 |
[12/06 16:09:05   3719s] |  -0.958|   -0.958|  -475.669|  -475.669|   34.07%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[3].torus_switch_xy/s_out_data_reg_reg[22] |
[12/06 16:09:05   3719s] |        |         |          |          |         |            |        |                           |         | /D                                                 |
[12/06 16:09:06   3719s] |  -0.953|   -0.953|  -475.282|  -475.282|   34.07%|   0:00:01.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[0].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/06 16:09:06   3719s] |        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[5][32]/D              |
[12/06 16:09:06   3720s] |  -0.945|   -0.945|  -473.403|  -473.403|   34.07%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[3].torus_switch_xy/s_out_data_reg_reg[22] |
[12/06 16:09:06   3720s] |        |         |          |          |         |            |        |                           |         | /D                                                 |
[12/06 16:09:06   3720s] |  -0.942|   -0.942|  -473.390|  -473.390|   34.07%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[0].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/06 16:09:06   3720s] |        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[5][32]/D              |
[12/06 16:09:06   3720s] |  -0.932|   -0.932|  -472.947|  -472.947|   34.07%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[3].torus_switch_xy/s_out_data_reg_reg[22] |
[12/06 16:09:06   3720s] |        |         |          |          |         |            |        |                           |         | /D                                                 |
[12/06 16:09:07   3720s] |  -0.927|   -0.927|  -472.915|  -472.915|   34.07%|   0:00:01.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[0].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/06 16:09:07   3720s] |        |         |          |          |         |            |        |                           |         | gic[0].vc_fifo/fifo_data_reg[19][32]/D             |
[12/06 16:09:07   3721s] |  -0.917|   -0.917|  -466.053|  -466.053|   34.07%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[3].torus_switch_xy/s_out_data_reg_reg[22] |
[12/06 16:09:07   3721s] |        |         |          |          |         |            |        |                           |         | /D                                                 |
[12/06 16:09:07   3721s] |  -0.909|   -0.909|  -466.023|  -466.023|   34.07%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[3].torus_switch_xy/s_out_data_reg_reg[22] |
[12/06 16:09:07   3721s] |        |         |          |          |         |            |        |                           |         | /D                                                 |
[12/06 16:09:07   3721s] |  -0.903|   -0.903|  -458.598|  -458.598|   34.08%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[3].torus_switch_xy/s_out_data_reg_reg[22] |
[12/06 16:09:07   3721s] |        |         |          |          |         |            |        |                           |         | /D                                                 |
[12/06 16:09:07   3721s] |  -0.896|   -0.896|  -458.583|  -458.583|   34.08%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[3].torus_switch_xy/s_out_data_reg_reg[22] |
[12/06 16:09:07   3721s] |        |         |          |          |         |            |        |                           |         | /D                                                 |
[12/06 16:09:08   3721s] |  -0.890|   -0.890|  -458.539|  -458.539|   34.08%|   0:00:01.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[3].torus_switch_xy/s_out_data_reg_reg[22] |
[12/06 16:09:08   3721s] |        |         |          |          |         |            |        |                           |         | /D                                                 |
[12/06 16:09:08   3722s] |  -0.883|   -0.883|  -458.435|  -458.435|   34.08%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[3].torus_switch_xy/s_out_data_reg_reg[22] |
[12/06 16:09:08   3722s] |        |         |          |          |         |            |        |                           |         | /D                                                 |
[12/06 16:09:08   3722s] |  -0.880|   -0.880|  -389.680|  -389.680|   34.08%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[3].torus_switch_xy/s_out_data_reg_reg[22] |
[12/06 16:09:08   3722s] |        |         |          |          |         |            |        |                           |         | /D                                                 |
[12/06 16:09:09   3722s] |  -0.871|   -0.871|  -389.637|  -389.637|   34.08%|   0:00:01.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[3].xs[0].torus_switch_xy/s_out_data_reg_reg[10] |
[12/06 16:09:09   3722s] |        |         |          |          |         |            |        |                           |         | /D                                                 |
[12/06 16:09:09   3723s] |  -0.868|   -0.868|  -385.714|  -385.714|   34.08%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[3].torus_switch_xy/s_out_data_reg_reg[22] |
[12/06 16:09:09   3723s] |        |         |          |          |         |            |        |                           |         | /D                                                 |
[12/06 16:09:09   3723s] |  -0.857|   -0.857|  -385.698|  -385.698|   34.08%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[3].torus_switch_xy/s_out_data_reg_reg[22] |
[12/06 16:09:09   3723s] |        |         |          |          |         |            |        |                           |         | /D                                                 |
[12/06 16:09:10   3723s] |  -0.854|   -0.854|  -382.571|  -382.571|   34.08%|   0:00:01.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[3].torus_switch_xy/s_out_data_reg_reg[22] |
[12/06 16:09:10   3723s] |        |         |          |          |         |            |        |                           |         | /D                                                 |
[12/06 16:09:10   3724s] |  -0.845|   -0.845|  -382.460|  -382.460|   34.08%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/06 16:09:10   3724s] |        |         |          |          |         |            |        |                           |         | gic[2].vc_fifo/fifo_data_reg[9][29]/D              |
[12/06 16:09:10   3724s] |  -0.842|   -0.842|  -381.942|  -381.942|   34.08%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[0].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/06 16:09:10   3724s] |        |         |          |          |         |            |        |                           |         | gic[0].vc_fifo/fifo_data_reg[19][32]/D             |
[12/06 16:09:10   3724s] |  -0.835|   -0.835|  -379.312|  -379.312|   34.08%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[3].torus_switch_xy/s_out_data_reg_reg[22] |
[12/06 16:09:10   3724s] |        |         |          |          |         |            |        |                           |         | /D                                                 |
[12/06 16:09:11   3725s] |  -0.827|   -0.827|  -377.165|  -377.165|   34.08%|   0:00:01.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[0].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/06 16:09:11   3725s] |        |         |          |          |         |            |        |                           |         | gic[0].vc_fifo/fifo_data_reg[19][32]/D             |
[12/06 16:09:12   3726s] |  -0.822|   -0.822|  -374.775|  -374.775|   34.09%|   0:00:01.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/06 16:09:12   3726s] |        |         |          |          |         |            |        |                           |         | gic[2].vc_fifo/fifo_data_reg[9][29]/D              |
[12/06 16:09:12   3726s] |  -0.813|   -0.813|  -368.439|  -368.439|   34.09%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[0].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/06 16:09:12   3726s] |        |         |          |          |         |            |        |                           |         | gic[0].vc_fifo/fifo_data_reg[10][32]/D             |
[12/06 16:09:12   3726s] |  -0.806|   -0.806|  -367.896|  -367.896|   34.09%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[0].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/06 16:09:12   3726s] |        |         |          |          |         |            |        |                           |         | gic[0].vc_fifo/fifo_data_reg[10][32]/D             |
[12/06 16:09:13   3726s] |  -0.801|   -0.801|  -365.802|  -365.802|   34.09%|   0:00:01.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[0].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/06 16:09:13   3726s] |        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[29][32]/D             |
[12/06 16:09:13   3727s] |  -0.794|   -0.794|  -365.467|  -365.467|   34.09%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[0].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/06 16:09:13   3727s] |        |         |          |          |         |            |        |                           |         | gic[0].vc_fifo/fifo_data_reg[19][32]/D             |
[12/06 16:09:13   3727s] |  -0.793|   -0.793|  -365.868|  -365.868|   34.09%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/06 16:09:13   3727s] |        |         |          |          |         |            |        |                           |         | gic[2].vc_fifo/fifo_data_reg[9][29]/D              |
[12/06 16:09:13   3727s] |  -0.791|   -0.791|  -364.236|  -364.236|   34.09%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[3].torus_switch_xy/s_out_data_reg_reg[22] |
[12/06 16:09:13   3727s] |        |         |          |          |         |            |        |                           |         | /D                                                 |
[12/06 16:09:14   3728s] |  -0.786|   -0.786|  -364.136|  -364.136|   34.09%|   0:00:01.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[0].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/06 16:09:14   3728s] |        |         |          |          |         |            |        |                           |         | gic[0].vc_fifo/fifo_data_reg[31][32]/D             |
[12/06 16:09:14   3728s] |  -0.781|   -0.781|  -365.560|  -365.560|   34.09%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[2].torus_switch_xy/s_out_data_reg_reg[24] |
[12/06 16:09:14   3728s] |        |         |          |          |         |            |        |                           |         | /D                                                 |
[12/06 16:09:15   3729s] |  -0.778|   -0.778|  -364.303|  -364.303|   34.09%|   0:00:01.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[3].torus_switch_xy/s_out_data_reg_reg[22] |
[12/06 16:09:15   3729s] |        |         |          |          |         |            |        |                           |         | /D                                                 |
[12/06 16:09:15   3729s] |  -0.778|   -0.778|  -362.018|  -362.018|   34.09%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[3].torus_switch_xy/s_out_data_reg_reg[22] |
[12/06 16:09:15   3729s] |        |         |          |          |         |            |        |                           |         | /D                                                 |
[12/06 16:09:15   3729s] |  -0.771|   -0.771|  -362.127|  -362.127|   34.09%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[0].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/06 16:09:15   3729s] |        |         |          |          |         |            |        |                           |         | gic[0].vc_fifo/fifo_data_reg[31][32]/D             |
[12/06 16:09:16   3730s] |  -0.770|   -0.770|  -360.535|  -360.535|   34.09%|   0:00:01.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[3].torus_switch_xy/s_out_data_reg_reg[22] |
[12/06 16:09:16   3730s] |        |         |          |          |         |            |        |                           |         | /D                                                 |
[12/06 16:09:16   3730s] |  -0.764|   -0.764|  -359.947|  -359.947|   34.09%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[0].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/06 16:09:16   3730s] |        |         |          |          |         |            |        |                           |         | gic[0].vc_fifo/fifo_data_reg[31][32]/D             |
[12/06 16:09:16   3730s] |  -0.759|   -0.759|  -374.993|  -374.993|   34.10%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[3].torus_switch_xy/s_out_data_reg_reg[22] |
[12/06 16:09:16   3730s] |        |         |          |          |         |            |        |                           |         | /D                                                 |
[12/06 16:09:17   3731s] |  -0.754|   -0.754|  -371.443|  -371.443|   34.10%|   0:00:01.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[3].torus_switch_xy/s_out_data_reg_reg[22] |
[12/06 16:09:17   3731s] |        |         |          |          |         |            |        |                           |         | /D                                                 |
[12/06 16:09:18   3732s] |  -0.751|   -0.751|  -357.700|  -357.700|   34.10%|   0:00:01.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[3].torus_switch_xy/s_out_data_reg_reg[22] |
[12/06 16:09:18   3732s] |        |         |          |          |         |            |        |                           |         | /D                                                 |
[12/06 16:09:18   3732s] |  -0.746|   -0.746|  -357.695|  -357.695|   34.10%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[3].torus_switch_xy/s_out_data_reg_reg[22] |
[12/06 16:09:18   3732s] |        |         |          |          |         |            |        |                           |         | /D                                                 |
[12/06 16:09:19   3732s] |  -0.742|   -0.742|  -357.076|  -357.076|   34.10%|   0:00:01.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[3].torus_switch_xy/s_out_data_reg_reg[22] |
[12/06 16:09:19   3732s] |        |         |          |          |         |            |        |                           |         | /D                                                 |
[12/06 16:09:19   3733s] |  -0.737|   -0.737|  -357.075|  -357.075|   34.10%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[3].torus_switch_xy/s_out_data_reg_reg[22] |
[12/06 16:09:19   3733s] |        |         |          |          |         |            |        |                           |         | /D                                                 |
[12/06 16:09:20   3733s] |  -0.732|   -0.732|  -356.436|  -356.436|   34.10%|   0:00:01.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[3].torus_switch_xy/s_out_data_reg_reg[22] |
[12/06 16:09:20   3733s] |        |         |          |          |         |            |        |                           |         | /D                                                 |
[12/06 16:09:20   3734s] |  -0.730|   -0.730|  -356.475|  -356.475|   34.10%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[3].torus_switch_xy/s_out_data_reg_reg[22] |
[12/06 16:09:20   3734s] |        |         |          |          |         |            |        |                           |         | /D                                                 |
[12/06 16:09:21   3735s] |  -0.730|   -0.730|  -355.064|  -355.064|   34.11%|   0:00:01.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[3].torus_switch_xy/s_out_data_reg_reg[22] |
[12/06 16:09:21   3735s] |        |         |          |          |         |            |        |                           |         | /D                                                 |
[12/06 16:09:21   3735s] |  -0.728|   -0.728|  -355.061|  -355.061|   34.11%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[3].torus_switch_xy/s_out_data_reg_reg[22] |
[12/06 16:09:21   3735s] |        |         |          |          |         |            |        |                           |         | /D                                                 |
[12/06 16:09:22   3736s] |  -0.727|   -0.727|  -355.021|  -355.021|   34.11%|   0:00:01.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[3].torus_switch_xy/s_out_data_reg_reg[22] |
[12/06 16:09:22   3736s] |        |         |          |          |         |            |        |                           |         | /D                                                 |
[12/06 16:09:22   3736s] |  -0.726|   -0.726|  -355.017|  -355.017|   34.11%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[3].torus_switch_xy/s_out_data_reg_reg[22] |
[12/06 16:09:22   3736s] |        |         |          |          |         |            |        |                           |         | /D                                                 |
[12/06 16:09:23   3737s] |  -0.724|   -0.724|  -354.631|  -354.631|   34.11%|   0:00:01.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[3].torus_switch_xy/s_out_data_reg_reg[22] |
[12/06 16:09:23   3737s] |        |         |          |          |         |            |        |                           |         | /D                                                 |
[12/06 16:09:24   3737s] |  -0.724|   -0.724|  -353.786|  -353.786|   34.11%|   0:00:01.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[3].torus_switch_xy/s_out_data_reg_reg[22] |
[12/06 16:09:24   3737s] |        |         |          |          |         |            |        |                           |         | /D                                                 |
[12/06 16:09:24   3737s] |  -0.722|   -0.722|  -353.785|  -353.785|   34.11%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[3].torus_switch_xy/s_out_data_reg_reg[22] |
[12/06 16:09:24   3737s] |        |         |          |          |         |            |        |                           |         | /D                                                 |
[12/06 16:09:24   3738s] |  -0.719|   -0.719|  -352.572|  -352.572|   34.11%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[3].torus_switch_xy/s_out_data_reg_reg[22] |
[12/06 16:09:24   3738s] |        |         |          |          |         |            |        |                           |         | /D                                                 |
[12/06 16:09:26   3739s] |  -0.716|   -0.716|  -350.794|  -350.794|   34.11%|   0:00:02.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[3].torus_switch_xy/s_out_data_reg_reg[22] |
[12/06 16:09:26   3739s] |        |         |          |          |         |            |        |                           |         | /D                                                 |
[12/06 16:09:27   3740s] |  -0.718|   -0.718|  -339.445|  -339.445|   34.11%|   0:00:01.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[3].torus_switch_xy/s_out_data_reg_reg[22] |
[12/06 16:09:27   3740s] |        |         |          |          |         |            |        |                           |         | /D                                                 |
[12/06 16:09:27   3741s] |  -0.713|   -0.713|  -339.441|  -339.441|   34.11%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[3].torus_switch_xy/s_out_data_reg_reg[22] |
[12/06 16:09:27   3741s] |        |         |          |          |         |            |        |                           |         | /D                                                 |
[12/06 16:09:28   3742s] |  -0.711|   -0.711|  -339.439|  -339.439|   34.12%|   0:00:01.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[3].torus_switch_xy/s_out_data_reg_reg[22] |
[12/06 16:09:28   3742s] |        |         |          |          |         |            |        |                           |         | /D                                                 |
[12/06 16:09:30   3744s] |  -0.710|   -0.710|  -338.574|  -338.574|   34.12%|   0:00:02.0| 3896.0M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[3].torus_switch_xy/s_out_data_reg_reg[22] |
[12/06 16:09:30   3744s] |        |         |          |          |         |            |        |                           |         | /D                                                 |
[12/06 16:09:31   3744s] |  -0.706|   -0.706|  -338.321|  -338.321|   34.12%|   0:00:01.0| 3896.0M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[3].torus_switch_xy/s_out_data_reg_reg[22] |
[12/06 16:09:31   3744s] |        |         |          |          |         |            |        |                           |         | /D                                                 |
[12/06 16:09:32   3745s] |  -0.706|   -0.706|  -338.125|  -338.125|   34.12%|   0:00:01.0| 3896.0M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[3].torus_switch_xy/s_out_data_reg_reg[22] |
[12/06 16:09:32   3745s] |        |         |          |          |         |            |        |                           |         | /D                                                 |
[12/06 16:09:33   3747s] |  -0.705|   -0.705|  -338.128|  -338.128|   34.12%|   0:00:01.0| 3896.0M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[3].torus_switch_xy/s_out_data_reg_reg[22] |
[12/06 16:09:33   3747s] |        |         |          |          |         |            |        |                           |         | /D                                                 |
[12/06 16:09:33   3747s] |  -0.701|   -0.701|  -338.070|  -338.070|   34.12%|   0:00:00.0| 3896.0M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[3].torus_switch_xy/s_out_data_reg_reg[22] |
[12/06 16:09:33   3747s] |        |         |          |          |         |            |        |                           |         | /D                                                 |
[12/06 16:09:34   3748s] |  -0.698|   -0.698|  -337.797|  -337.797|   34.12%|   0:00:01.0| 3896.0M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/06 16:09:34   3748s] |        |         |          |          |         |            |        |                           |         | gic[2].vc_fifo/fifo_data_reg[9][29]/D              |
[12/06 16:09:35   3749s] |  -0.693|   -0.693|  -335.540|  -335.540|   34.12%|   0:00:01.0| 3896.0M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[3].torus_switch_xy/s_out_data_reg_reg[22] |
[12/06 16:09:35   3749s] |        |         |          |          |         |            |        |                           |         | /D                                                 |
[12/06 16:09:37   3751s] |  -0.692|   -0.692|  -335.572|  -335.572|   34.12%|   0:00:02.0| 3896.0M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[3].torus_switch_xy/s_out_data_reg_reg[22] |
[12/06 16:09:37   3751s] |        |         |          |          |         |            |        |                           |         | /D                                                 |
[12/06 16:09:38   3752s] |  -0.691|   -0.691|  -335.552|  -335.552|   34.12%|   0:00:01.0| 3896.0M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[3].torus_switch_xy/s_out_data_reg_reg[22] |
[12/06 16:09:38   3752s] |        |         |          |          |         |            |        |                           |         | /D                                                 |
[12/06 16:09:40   3753s] |  -0.690|   -0.690|  -335.540|  -335.540|   34.12%|   0:00:02.0| 3896.0M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[3].torus_switch_xy/s_out_data_reg_reg[22] |
[12/06 16:09:40   3753s] |        |         |          |          |         |            |        |                           |         | /D                                                 |
[12/06 16:09:40   3754s] |  -0.687|   -0.687|  -335.537|  -335.537|   34.12%|   0:00:00.0| 3896.0M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[3].torus_switch_xy/s_out_data_reg_reg[22] |
[12/06 16:09:40   3754s] |        |         |          |          |         |            |        |                           |         | /D                                                 |
[12/06 16:09:41   3755s] |  -0.685|   -0.685|  -335.576|  -335.576|   34.13%|   0:00:01.0| 3896.0M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[3].torus_switch_xy/s_out_data_reg_reg[22] |
[12/06 16:09:41   3755s] |        |         |          |          |         |            |        |                           |         | /D                                                 |
[12/06 16:09:42   3756s] |  -0.684|   -0.684|  -335.561|  -335.561|   34.13%|   0:00:01.0| 3896.0M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[3].torus_switch_xy/s_out_data_reg_reg[22] |
[12/06 16:09:42   3756s] |        |         |          |          |         |            |        |                           |         | /D                                                 |
[12/06 16:09:44   3757s] |  -0.684|   -0.684|  -335.558|  -335.558|   34.13%|   0:00:02.0| 3896.0M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[3].torus_switch_xy/s_out_data_reg_reg[22] |
[12/06 16:09:44   3757s] |        |         |          |          |         |            |        |                           |         | /D                                                 |
[12/06 16:09:46   3759s] |  -0.684|   -0.684|  -335.556|  -335.556|   34.13%|   0:00:02.0| 3896.0M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[3].torus_switch_xy/s_out_data_reg_reg[22] |
[12/06 16:09:46   3759s] |        |         |          |          |         |            |        |                           |         | /D                                                 |
[12/06 16:09:47   3761s] Starting generalSmallTnsOpt
[12/06 16:09:47   3761s] Ending generalSmallTnsOpt End
[12/06 16:09:47   3761s] |  -0.684|   -0.684|  -335.604|  -335.604|   34.13%|   0:00:01.0| 3896.0M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[3].torus_switch_xy/s_out_data_reg_reg[22] |
[12/06 16:09:47   3761s] |        |         |          |          |         |            |        |                           |         | /D                                                 |
[12/06 16:09:47   3761s] +--------+---------+----------+----------+---------+------------+--------+---------------------------+---------+----------------------------------------------------+
[12/06 16:09:47   3761s] **INFO: Starting Blocking QThread with 1 CPU
[12/06 16:09:47   3761s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[12/06 16:09:47   3761s] *** QThread Job [begin] (WnsOpt #1 / ccopt_design #1) : mem = 0.0M
[12/06 16:09:47   3761s] 
[12/06 16:09:47   3761s] TimeStamp Deleting Cell Server Begin ...
[12/06 16:09:47   3761s] Deleting Lib Analyzer.
[12/06 16:09:47   3761s] 
[12/06 16:09:47   3761s] TimeStamp Deleting Cell Server End ...
[12/06 16:09:47   3761s] *** Enable all active views. ***
[12/06 16:09:47   3761s] OPTC: user 20.0
[12/06 16:09:47   3761s] Starting delay calculation for Hold views
[12/06 16:09:47   3761s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/06 16:09:47   3761s] #################################################################################
[12/06 16:09:47   3761s] # Design Stage: PreRoute
[12/06 16:09:47   3761s] # Design Name: torus_credit_D_W32
[12/06 16:09:47   3761s] # Design Mode: 90nm
[12/06 16:09:47   3761s] # Analysis Mode: MMMC Non-OCV 
[12/06 16:09:47   3761s] # Parasitics Mode: No SPEF/RCDB 
[12/06 16:09:47   3761s] # Signoff Settings: SI Off 
[12/06 16:09:47   3761s] #################################################################################
[12/06 16:09:47   3761s] AAE_INFO: 1 threads acquired from CTE.
[12/06 16:09:47   3761s] Calculate delays in Single mode...
[12/06 16:09:47   3761s] Calculate delays in Single mode...
[12/06 16:09:47   3761s] Topological Sorting (REAL = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[12/06 16:09:47   3761s] Start delay calculation (fullDC) (1 T). (MEM=0)
[12/06 16:09:47   3761s] End AAE Lib Interpolated Model. (MEM=0 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/06 16:09:47   3761s] Total number of fetched objects 119896
[12/06 16:09:47   3761s] Total number of fetched objects 119896
[12/06 16:09:47   3761s] End Timing Check Calculation. (CPU Time=0:00:00.8, Real Time=0:00:01.0)
[12/06 16:09:47   3761s] End Timing Check Calculation. (CPU Time=0:00:00.9, Real Time=0:00:00.0)
[12/06 16:09:47   3761s] End delay calculation. (MEM=0 CPU=0:00:33.9 REAL=0:00:33.0)
[12/06 16:09:47   3761s] End delay calculation (fullDC). (MEM=0 CPU=0:00:40.6 REAL=0:00:40.0)
[12/06 16:09:47   3761s] *** CDM Built up (cpu=0:00:47.5  real=0:00:47.0  mem= 0.0M) ***
[12/06 16:09:47   3761s] *** Done Building Timing Graph (cpu=0:00:52.5 real=0:00:52.0 totSessionCpu=0:00:53.6 mem=0.0M)
[12/06 16:09:47   3761s] 
------------------------------------------------------------------
     Design Initial Hold Timing
------------------------------------------------------------------

Hold views included:
 view_functional_wcl_slow view_functional_wcl_fast 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.041  |  0.036  | -0.041  |
|           TNS (ns):| -0.796  |  0.000  | -0.796  |
|    Violating Paths:|   76    |    0    |   76    |
|          All Paths:|1.15e+05 |1.14e+05 |  2912   |
+--------------------+---------+---------+---------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/06 16:09:47   3761s] Density: 34.131%
Routing Overflow: 0.04% H and 0.06% V
------------------------------------------------------------------

[12/06 16:09:47   3761s] *** QThread Job [finish] (WnsOpt #1 / ccopt_design #1) : cpu/real = 0:00:57.6/0:00:57.4 (1.0), mem = 0.0M
[12/06 16:09:47   3761s] 
[12/06 16:09:47   3761s] =============================================================================================
[12/06 16:09:47   3761s]  Step TAT Report : QThreadWorker #1 / WnsOpt #1 / ccopt_design #1               21.17-s075_1
[12/06 16:09:47   3761s] =============================================================================================
[12/06 16:09:47   3761s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/06 16:09:47   3761s] ---------------------------------------------------------------------------------------------
[12/06 16:09:47   3761s] [ OptSummaryReport       ]      1   0:00:00.1  (   0.1 % )     0:00:54.5 /  0:00:54.7    1.0
[12/06 16:09:47   3761s] [ TimingUpdate           ]      1   0:00:05.0  (   8.7 % )     0:00:52.3 /  0:00:52.5    1.0
[12/06 16:09:47   3761s] [ FullDelayCalc          ]      1   0:00:47.3  (  82.4 % )     0:00:47.3 /  0:00:47.5    1.0
[12/06 16:09:47   3761s] [ TimingReport           ]      1   0:00:02.2  (   3.8 % )     0:00:02.2 /  0:00:02.2    1.0
[12/06 16:09:47   3761s] [ MISC                   ]          0:00:02.8  (   4.9 % )     0:00:02.8 /  0:00:02.8    1.0
[12/06 16:09:47   3761s] ---------------------------------------------------------------------------------------------
[12/06 16:09:47   3761s]  QThreadWorker #1 TOTAL             0:00:57.4  ( 100.0 % )     0:00:57.4 /  0:00:57.6    1.0
[12/06 16:09:47   3761s] ---------------------------------------------------------------------------------------------
[12/06 16:09:47   3761s] 
[12/06 16:10:44   3817s]  
_______________________________________________________________________
[12/06 16:11:05   3837s] skewClock has sized CTS_ccl_a_buf_01305 (BUFFD4)
[12/06 16:11:05   3837s] skewClock has sized CTS_ccl_a_buf_01371 (BUFFD16)
[12/06 16:11:05   3837s] skewClock has sized CTS_ccl_a_buf_01376 (BUFFD12)
[12/06 16:11:05   3837s] skewClock has sized CTS_ccl_a_buf_01391 (BUFFD8)
[12/06 16:11:05   3837s] skewClock has sized CTS_ccl_buf_01396 (BUFFD16)
[12/06 16:11:05   3837s] skewClock has sized CTS_ccl_buf_01401 (BUFFD12)
[12/06 16:11:05   3837s] skewClock has sized ys[0].xs[0].torus_switch_xy/CTS_ccl_a_buf_01362 (BUFFD8)
[12/06 16:11:05   3837s] skewClock has sized ys[0].xs[0].torus_switch_xy/CTS_ccl_a_buf_01363 (BUFFD8)
[12/06 16:11:05   3837s] skewClock has sized ys[0].xs[0].torus_switch_xy/west_conn_rx/CTS_ccl_a_buf_01202 (BUFFD8)
[12/06 16:11:05   3837s] skewClock has sized ys[0].xs[0].torus_switch_xy/west_conn_rx/CTS_ccl_a_buf_01217 (BUFFD8)
[12/06 16:11:05   3837s] skewClock has sized ys[1].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/CTS_ccl_a_buf_00878 (BUFFD8)
[12/06 16:11:05   3837s] skewClock has sized ys[1].xs[3].torus_switch_xy/west_conn_rx/CTS_ccl_a_buf_01323 (BUFFD8)
[12/06 16:11:05   3837s] skewClock has sized ys[2].xs[2].torus_switch_xy/CTS_ccl_a_buf_00407 (BUFFD2)
[12/06 16:11:05   3837s] skewClock has sized ys[2].xs[2].torus_switch_xy/CTS_csf_buf_01750 (BUFFD6)
[12/06 16:11:05   3837s] skewClock has sized ys[3].xs[0].torus_switch_xy/CTS_ccl_a_buf_00258 (BUFFD8)
[12/06 16:11:05   3837s] skewClock has sized ys[3].xs[1].torus_switch_xy/west_conn_rx/CTS_ccl_a_buf_00192 (BUFFD6)
[12/06 16:11:05   3837s] skewClock has inserted FE_USKC11511_CTS_93 (CKBD3)
[12/06 16:11:05   3837s] skewClock has inserted ys[0].xs[3].torus_switch_xy/FE_USKC11512_CTS_18 (CKBD6)
[12/06 16:11:05   3837s] skewClock has inserted FE_USKC11513_CTS_92 (CKBD3)
[12/06 16:11:05   3837s] skewClock has inserted FE_USKC11514_CTS_49 (CKBD3)
[12/06 16:11:05   3837s] skewClock has inserted FE_USKC11515_CTS_36 (BUFFD4)
[12/06 16:11:05   3837s] skewClock has inserted FE_USKC11516_CTS_35 (CKBD6)
[12/06 16:11:05   3837s] skewClock has inserted FE_USKC11517_CTS_12 (CKBD2)
[12/06 16:11:05   3837s] skewClock has inserted FE_USKC11518_CTS_11 (BUFFD4)
[12/06 16:11:05   3837s] skewClock has inserted FE_USKC11519_CTS_14 (BUFFD4)
[12/06 16:11:05   3837s] skewClock has inserted ys[2].xs[1].torus_switch_xy/west_conn_rx/FE_USKC11520_CTS_13 (BUFFD4)
[12/06 16:11:05   3837s] skewClock has inserted ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/FE_USKC11521_CTS_12 (BUFFD4)
[12/06 16:11:05   3837s] skewClock has inserted ys[2].xs[1].torus_switch_xy/west_conn_rx/FE_USKC11522_CTS_15 (BUFFD6)
[12/06 16:11:05   3837s] skewClock has inserted ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/FE_USKC11523_CTS_21 (BUFFD4)
[12/06 16:11:05   3837s] skewClock has inserted ys[2].xs[1].torus_switch_xy/west_conn_rx/FE_USKC11524_CTS_10 (BUFFD4)
[12/06 16:11:05   3837s] skewClock has inserted FE_USKC11525_CTS_50 (CKBD2)
[12/06 16:11:05   3837s] skewClock has inserted FE_USKC11526_CTS_48 (BUFFD4)
[12/06 16:11:05   3837s] skewClock has inserted ys[1].xs[0].torus_switch_xy/west_conn_rx/FE_USKC11527_CTS_37 (BUFFD0)
[12/06 16:11:05   3837s] skewClock has inserted ys[1].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/FE_USKC11528_CTS_6 (BUFFD6)
[12/06 16:11:05   3837s] skewClock has inserted FE_USKC11529_CTS_29 (CKBD6)
[12/06 16:11:05   3837s] skewClock has inserted ys[1].xs[3].torus_switch_xy/FE_USKC11530_CTS_3 (CKBD6)
[12/06 16:11:05   3837s] skewClock has inserted ys[3].xs[0].torus_switch_xy/FE_USKC11531_CTS_18 (CKBD6)
[12/06 16:11:05   3837s] skewClock has inserted FE_USKC11532_CTS_36 (BUFFD4)
[12/06 16:11:05   3837s] skewClock has inserted FE_USKC11533_CTS_35 (BUFFD6)
[12/06 16:11:05   3837s] skewClock has inserted FE_USKC11534_CTS_50 (CKBD2)
[12/06 16:11:05   3837s] skewClock has inserted FE_USKC11535_CTS_48 (BUFFD4)
[12/06 16:11:05   3837s] skewClock has inserted FE_USKC11536_CTS_12 (BUFFD4)
[12/06 16:11:05   3837s] skewClock has inserted FE_USKC11537_CTS_11 (BUFFD4)
[12/06 16:11:05   3837s] skewClock has inserted FE_USKC11538_CTS_68 (CKBD3)
[12/06 16:11:05   3837s] skewClock has inserted FE_USKC11539_CTS_34 (BUFFD4)
[12/06 16:11:05   3837s] skewClock has inserted FE_USKC11540_CTS_22 (CKBD3)
[12/06 16:11:05   3837s] skewClock has inserted FE_USKC11541_CTS_20 (CKBD2)
[12/06 16:11:05   3837s] skewClock has inserted ys[2].xs[1].torus_switch_xy/west_conn_rx/FE_USKC11542_CTS_13 (BUFFD4)
[12/06 16:11:05   3837s] skewClock has inserted ys[1].xs[0].torus_switch_xy/west_conn_rx/FE_USKC11543_CTS_6 (CKBD3)
[12/06 16:11:05   3837s] skewClock has inserted FE_USKC11544_CTS_56 (BUFFD4)
[12/06 16:11:05   3837s] skewClock has inserted ys[2].xs[1].torus_switch_xy/west_conn_rx/FE_USKC11545_CTS_4 (BUFFD4)
[12/06 16:11:05   3837s] skewClock has inserted ys[3].xs[2].torus_switch_xy/west_conn_rx/FE_USKC11546_CTS_34 (BUFFD1)
[12/06 16:11:05   3837s] skewClock has inserted ys[3].xs[2].torus_switch_xy/west_conn_rx/FE_USKC11547_CTS_33 (CKBD2)
[12/06 16:11:05   3837s] skewClock has inserted ys[1].xs[0].torus_switch_xy/west_conn_rx/FE_USKC11548_CTS_32 (CKBD3)
[12/06 16:11:05   3837s] skewClock has inserted ys[1].xs[0].torus_switch_xy/FE_USKC11549_CTS_3 (BUFFD4)
[12/06 16:11:05   3837s] skewClock has inserted ys[2].xs[1].torus_switch_xy/FE_USKC11550_CTS_3 (CKBD3)
[12/06 16:11:05   3837s] skewClock has inserted ys[2].xs[1].torus_switch_xy/FE_USKC11551_CTS_2 (CKBD3)
[12/06 16:11:05   3837s] skewClock has inserted FE_USKC11552_CTS_9 (BUFFD4)
[12/06 16:11:05   3837s] skewClock has inserted ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/FE_USKC11553_CTS_12 (BUFFD4)
[12/06 16:11:05   3837s] skewClock has inserted FE_USKC11554_CTS_47 (CKBD2)
[12/06 16:11:05   3837s] skewClock sized 16 and inserted 44 insts
[12/06 16:11:11   3844s] +--------+---------+----------+----------+---------+------------+--------+---------------------------+---------+----------------------------------------------------+
[12/06 16:11:11   3844s] |  WNS   | All WNS |   TNS    | All TNS  | Density |    Real    |  Mem   |        Worst View         |Pathgroup|                     End Point                      |
[12/06 16:11:11   3844s] +--------+---------+----------+----------+---------+------------+--------+---------------------------+---------+----------------------------------------------------+
[12/06 16:11:11   3844s] |  -0.629|   -0.629|  -161.594|  -161.594|   34.13%|   0:01:25.0| 3950.1M|   view_functional_wcl_slow|  reg2reg| ys[3].xs[0].torus_switch_xy/s_out_data_reg_reg[5]/ |
[12/06 16:11:11   3844s] |        |         |          |          |         |            |        |                           |         | D                                                  |
[12/06 16:11:12   3844s] |  -0.619|   -0.619|  -161.528|  -161.528|   34.13%|   0:01:26.0| 3950.1M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[3].torus_switch_xy/s_out_data_reg_reg[26] |
[12/06 16:11:12   3844s] |        |         |          |          |         |            |        |                           |         | /D                                                 |
[12/06 16:11:12   3844s] |  -0.596|   -0.596|  -161.438|  -161.438|   34.13%|   0:00:00.0| 3950.1M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[0].torus_switch_xy/s_out_data_reg_reg[31] |
[12/06 16:11:12   3844s] |        |         |          |          |         |            |        |                           |         | /D                                                 |
[12/06 16:11:12   3845s] |  -0.581|   -0.581|  -167.263|  -167.263|   34.13%|   0:00:00.0| 3950.1M|   view_functional_wcl_slow|  reg2reg| ys[3].xs[0].torus_switch_xy/s_out_data_reg_reg[5]/ |
[12/06 16:11:12   3845s] |        |         |          |          |         |            |        |                           |         | D                                                  |
[12/06 16:11:12   3845s] |  -0.565|   -0.565|  -167.226|  -167.226|   34.13%|   0:00:00.0| 3950.1M|   view_functional_wcl_slow|  reg2reg| ys[3].xs[0].torus_switch_xy/s_out_data_reg_reg[5]/ |
[12/06 16:11:12   3845s] |        |         |          |          |         |            |        |                           |         | D                                                  |
[12/06 16:11:12   3845s] |  -0.555|   -0.555|  -167.261|  -167.261|   34.13%|   0:00:00.0| 3950.1M|   view_functional_wcl_slow|  reg2reg| ys[3].xs[0].torus_switch_xy/s_out_data_reg_reg[5]/ |
[12/06 16:11:12   3845s] |        |         |          |          |         |            |        |                           |         | D                                                  |
[12/06 16:11:12   3845s] |  -0.542|   -0.542|  -167.309|  -167.309|   34.13%|   0:00:00.0| 3950.1M|   view_functional_wcl_slow|  reg2reg| ys[3].xs[0].torus_switch_xy/s_out_data_reg_reg[5]/ |
[12/06 16:11:12   3845s] |        |         |          |          |         |            |        |                           |         | D                                                  |
[12/06 16:11:12   3845s] |  -0.533|   -0.533|  -167.293|  -167.293|   34.13%|   0:00:00.0| 3950.1M|   view_functional_wcl_slow|  reg2reg| ys[3].xs[0].torus_switch_xy/s_out_data_reg_reg[5]/ |
[12/06 16:11:12   3845s] |        |         |          |          |         |            |        |                           |         | D                                                  |
[12/06 16:11:13   3845s] |  -0.517|   -0.517|  -166.456|  -166.456|   34.13%|   0:00:01.0| 3950.1M|   view_functional_wcl_slow|  reg2reg| ys[3].xs[0].torus_switch_xy/s_out_data_reg_reg[5]/ |
[12/06 16:11:13   3845s] |        |         |          |          |         |            |        |                           |         | D                                                  |
[12/06 16:11:13   3846s] |  -0.512|   -0.512|  -165.785|  -165.785|   34.13%|   0:00:00.0| 3950.1M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[3].torus_switch_xy/s_out_data_reg_reg[22] |
[12/06 16:11:13   3846s] |        |         |          |          |         |            |        |                           |         | /D                                                 |
[12/06 16:11:15   3847s] Starting generalSmallTnsOpt
[12/06 16:11:15   3847s] Ending generalSmallTnsOpt End
[12/06 16:11:15   3847s] |  -0.512|   -0.512|  -165.895|  -165.895|   34.13%|   0:00:02.0| 3969.2M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[3].torus_switch_xy/s_out_data_reg_reg[22] |
[12/06 16:11:15   3847s] |        |         |          |          |         |            |        |                           |         | /D                                                 |
[12/06 16:11:15   3847s] +--------+---------+----------+----------+---------+------------+--------+---------------------------+---------+----------------------------------------------------+
[12/06 16:11:34   3867s] skewClock has sized CTS_ccl_a_buf_01326 (BUFFD8)
[12/06 16:11:34   3867s] skewClock has sized CTS_ccl_a_buf_01375 (BUFFD6)
[12/06 16:11:34   3867s] skewClock has sized CTS_ccl_a_buf_01377 (BUFFD6)
[12/06 16:11:34   3867s] skewClock has sized CTS_ccl_a_buf_01391 (BUFFD16)
[12/06 16:11:34   3867s] skewClock has sized CTS_ccl_buf_01394 (BUFFD8)
[12/06 16:11:34   3867s] skewClock has sized CTS_ccl_buf_01398 (BUFFD16)
[12/06 16:11:34   3867s] skewClock has sized ys[1].xs[0].torus_switch_xy/west_conn_rx/CTS_cdb_buf_01869 (BUFFD4)
[12/06 16:11:34   3867s] skewClock has sized ys[1].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/CTS_ccl_a_buf_00878 (BUFFD16)
[12/06 16:11:34   3867s] skewClock has sized ys[1].xs[3].torus_switch_xy/west_conn_rx/CTS_ccl_a_buf_00645 (BUFFD8)
[12/06 16:11:34   3867s] skewClock has sized ys[2].xs[3].torus_switch_xy/west_conn_rx/CTS_ccl_a_buf_00359 (BUFFD8)
[12/06 16:11:34   3867s] skewClock has sized ys[3].xs[0].torus_switch_xy/CTS_ccl_a_buf_00258 (BUFFD16)
[12/06 16:11:34   3867s] skewClock has sized ys[3].xs[0].torus_switch_xy/FE_USKC11531_CTS_18 (CKBD12)
[12/06 16:11:34   3867s] skewClock has sized ys[3].xs[1].torus_switch_xy/west_conn_rx/CTS_ccl_a_buf_00182 (BUFFD8)
[12/06 16:11:34   3867s] skewClock has inserted FE_USKC11555_CTS_93 (BUFFD1)
[12/06 16:11:34   3867s] skewClock has inserted FE_USKC11556_CTS_93 (CKBD2)
[12/06 16:11:34   3867s] skewClock has inserted ys[0].xs[3].torus_switch_xy/FE_USKC11557_CTS_18 (CKBD2)
[12/06 16:11:34   3867s] skewClock has inserted ys[0].xs[3].torus_switch_xy/FE_USKC11558_CTS_18 (BUFFD6)
[12/06 16:11:34   3867s] skewClock has inserted FE_USKC11559_CTS_49 (CKBD2)
[12/06 16:11:34   3867s] skewClock has inserted FE_USKC11560_CTS_92 (CKBD2)
[12/06 16:11:34   3867s] skewClock has inserted FE_USKC11561_CTS_92 (CKBD2)
[12/06 16:11:34   3867s] skewClock has inserted FE_USKC11562_CTS_49 (CKBD3)
[12/06 16:11:34   3867s] skewClock has inserted FE_USKC11563_CTS_48 (CKBD2)
[12/06 16:11:34   3867s] skewClock has inserted FE_USKC11564_CTS_50 (BUFFD1)
[12/06 16:11:34   3867s] skewClock has inserted FE_USKC11565_CTS_48 (CKBD2)
[12/06 16:11:34   3867s] skewClock has inserted FE_USKC11566_CTS_50 (BUFFD1)
[12/06 16:11:34   3867s] skewClock has inserted FE_USKC11567_CTS_50 (CKBD2)
[12/06 16:11:34   3867s] skewClock has inserted FE_USKC11568_CTS_48 (BUFFD4)
[12/06 16:11:34   3867s] skewClock has inserted ys[1].xs[0].torus_switch_xy/west_conn_rx/FE_USKC11569_CTS_35 (CKBD2)
[12/06 16:11:34   3867s] skewClock has inserted ys[1].xs[0].torus_switch_xy/west_conn_rx/FE_USKC11570_CTS_24 (BUFFD4)
[12/06 16:11:34   3867s] skewClock has inserted ys[1].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/FE_USKC11571_CTS_4 (CKBD6)
[12/06 16:11:34   3867s] skewClock has inserted ys[3].xs[0].torus_switch_xy/FE_USKC11572_CTS_24 (BUFFD1)
[12/06 16:11:34   3867s] skewClock has inserted ys[3].xs[0].torus_switch_xy/FE_USKC11573_CTS_22 (BUFFD4)
[12/06 16:11:34   3867s] skewClock has inserted FE_USKC11574_CTS_29 (CKBD2)
[12/06 16:11:34   3867s] skewClock has inserted FE_USKC11575_CTS_29 (BUFFD6)
[12/06 16:11:34   3867s] skewClock has inserted ys[1].xs[3].torus_switch_xy/FE_USKC11576_CTS_3 (CKBD2)
[12/06 16:11:34   3867s] skewClock has inserted ys[1].xs[3].torus_switch_xy/FE_USKC11577_CTS_3 (BUFFD6)
[12/06 16:11:34   3867s] skewClock has inserted ys[3].xs[0].torus_switch_xy/FE_USKC11578_CTS_18 (CKBD0)
[12/06 16:11:34   3867s] skewClock has inserted FE_USKC11579_CTS_24 (CKBD6)
[12/06 16:11:34   3867s] skewClock has inserted FE_USKC11580_CTS_35 (CKBD2)
[12/06 16:11:34   3867s] skewClock has inserted FE_USKC11581_CTS_48 (BUFFD4)
[12/06 16:11:34   3867s] skewClock has inserted FE_USKC11582_CTS_50 (CKBD2)
[12/06 16:11:34   3867s] skewClock has inserted FE_USKC11583_CTS_48 (BUFFD4)
[12/06 16:11:34   3867s] skewClock has inserted FE_USKC11584_CTS_50 (CKBD2)
[12/06 16:11:34   3867s] skewClock has inserted FE_USKC11585_CTS_22 (BUFFD1)
[12/06 16:11:34   3867s] skewClock has inserted FE_USKC11586_CTS_34 (CKBD2)
[12/06 16:11:34   3867s] skewClock has inserted FE_USKC11587_CTS_22 (CKBD3)
[12/06 16:11:34   3867s] skewClock has inserted FE_USKC11588_CTS_56 (CKBD2)
[12/06 16:11:34   3867s] skewClock has inserted FE_USKC11589_CTS_56 (BUFFD4)
[12/06 16:11:34   3867s] skewClock has inserted ys[2].xs[1].torus_switch_xy/west_conn_rx/FE_USKC11590_CTS_4 (CKBD1)
[12/06 16:11:34   3867s] skewClock has inserted ys[2].xs[1].torus_switch_xy/west_conn_rx/FE_USKC11591_CTS_4 (BUFFD4)
[12/06 16:11:34   3867s] skewClock has inserted ys[2].xs[1].torus_switch_xy/FE_USKC11592_CTS_2 (BUFFD1)
[12/06 16:11:34   3867s] skewClock has inserted ys[2].xs[1].torus_switch_xy/FE_USKC11593_CTS_3 (BUFFD1)
[12/06 16:11:34   3867s] skewClock has inserted ys[2].xs[1].torus_switch_xy/FE_USKC11594_CTS_3 (BUFFD2)
[12/06 16:11:34   3867s] skewClock has inserted ys[2].xs[1].torus_switch_xy/FE_USKC11595_CTS_2 (CKBD3)
[12/06 16:11:34   3867s] skewClock has inserted ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/FE_USKC11596_CTS_12 (BUFFD1)
[12/06 16:11:34   3867s] skewClock has inserted ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/FE_USKC11597_CTS_12 (BUFFD1)
[12/06 16:11:34   3867s] skewClock has inserted ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/FE_USKC11598_CTS_12 (BUFFD4)
[12/06 16:11:34   3867s] skewClock has inserted FE_USKC11599_CTS_21 (BUFFD4)
[12/06 16:11:34   3867s] skewClock has inserted ys[1].xs[0].torus_switch_xy/west_conn_rx/FE_USKC11600_CTS_6 (BUFFD1)
[12/06 16:11:34   3867s] skewClock has inserted ys[1].xs[0].torus_switch_xy/west_conn_rx/FE_USKC11601_CTS_6 (CKBD3)
[12/06 16:11:34   3867s] skewClock sized 13 and inserted 47 insts
[12/06 16:11:39   3872s] +--------+---------+----------+----------+---------+------------+--------+---------------------------+---------+----------------------------------------------------+
[12/06 16:11:39   3872s] |  WNS   | All WNS |   TNS    | All TNS  | Density |    Real    |  Mem   |        Worst View         |Pathgroup|                     End Point                      |
[12/06 16:11:39   3872s] +--------+---------+----------+----------+---------+------------+--------+---------------------------+---------+----------------------------------------------------+
[12/06 16:11:39   3872s] |  -0.456|   -0.456|   -67.946|   -67.946|   34.13%|   0:00:26.0| 3998.7M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[2].torus_switch_xy/s_out_data_reg_reg[20] |
[12/06 16:11:39   3872s] |        |         |          |          |         |            |        |                           |         | /D                                                 |
[12/06 16:11:39   3872s] |  -0.438|   -0.438|   -67.911|   -67.911|   34.13%|   0:00:26.0| 3998.7M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[0].torus_switch_xy/s_out_data_reg_reg[10] |
[12/06 16:11:39   3872s] |        |         |          |          |         |            |        |                           |         | /D                                                 |
[12/06 16:11:39   3872s] |  -0.426|   -0.426|   -67.473|   -67.473|   34.13%|   0:00:00.0| 3998.7M|   view_functional_wcl_slow|  reg2reg| ys[3].xs[0].torus_switch_xy/s_out_data_reg_reg[2]/ |
[12/06 16:11:39   3872s] |        |         |          |          |         |            |        |                           |         | D                                                  |
[12/06 16:11:40   3872s] |  -0.419|   -0.419|   -67.022|   -67.022|   34.14%|   0:00:01.0| 3998.7M|   view_functional_wcl_slow|  reg2reg| ys[3].xs[0].torus_switch_xy/s_out_data_reg_reg[5]/ |
[12/06 16:11:40   3872s] |        |         |          |          |         |            |        |                           |         | D                                                  |
[12/06 16:11:40   3872s] |  -0.412|   -0.412|   -66.276|   -66.276|   34.14%|   0:00:00.0| 3998.7M|   view_functional_wcl_slow|  reg2reg| ys[3].xs[0].torus_switch_xy/s_out_data_reg_reg[5]/ |
[12/06 16:11:40   3872s] |        |         |          |          |         |            |        |                           |         | D                                                  |
[12/06 16:11:40   3873s] |  -0.403|   -0.403|   -65.554|   -65.554|   34.14%|   0:00:00.0| 3998.7M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[2].torus_switch_xy/s_out_data_reg_reg[20] |
[12/06 16:11:40   3873s] |        |         |          |          |         |            |        |                           |         | /D                                                 |
[12/06 16:11:40   3873s] |  -0.394|   -0.394|   -65.029|   -65.029|   34.14%|   0:00:00.0| 3998.7M|   view_functional_wcl_slow|  reg2reg| ys[3].xs[0].torus_switch_xy/s_out_data_reg_reg[5]/ |
[12/06 16:11:40   3873s] |        |         |          |          |         |            |        |                           |         | D                                                  |
[12/06 16:11:41   3873s] |  -0.389|   -0.389|   -64.608|   -64.608|   34.14%|   0:00:01.0| 3998.7M|   view_functional_wcl_slow|  reg2reg| ys[3].xs[0].torus_switch_xy/s_out_data_reg_reg[5]/ |
[12/06 16:11:41   3873s] |        |         |          |          |         |            |        |                           |         | D                                                  |
[12/06 16:11:41   3874s] |  -0.380|   -0.380|   -64.218|   -64.218|   34.14%|   0:00:00.0| 3998.7M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[2].torus_switch_xy/s_out_data_reg_reg[20] |
[12/06 16:11:41   3874s] |        |         |          |          |         |            |        |                           |         | /D                                                 |
[12/06 16:11:41   3874s] |  -0.349|   -0.349|   -63.839|   -63.839|   34.14%|   0:00:00.0| 3998.7M|   view_functional_wcl_slow|  reg2reg| ys[3].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/06 16:11:41   3874s] |        |         |          |          |         |            |        |                           |         | gic[0].vc_fifo/fifo_data_reg[14][31]/D             |
[12/06 16:11:41   3874s] |  -0.329|   -0.329|   -32.996|   -32.996|   34.14%|   0:00:00.0| 3998.7M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[2].torus_switch_xy/s_out_data_reg_reg[18] |
[12/06 16:11:41   3874s] |        |         |          |          |         |            |        |                           |         | /D                                                 |
[12/06 16:11:41   3874s] |  -0.291|   -0.291|   -19.435|   -19.435|   34.14%|   0:00:00.0| 3998.7M|   view_functional_wcl_slow|  reg2reg| ys[3].xs[0].torus_switch_xy/s_out_data_reg_reg[14] |
[12/06 16:11:41   3874s] |        |         |          |          |         |            |        |                           |         | /D                                                 |
[12/06 16:11:41   3874s] |  -0.247|   -0.247|   -19.144|   -19.144|   34.14%|   0:00:00.0| 3998.7M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/06 16:11:41   3874s] |        |         |          |          |         |            |        |                           |         | gic[2].vc_fifo/fifo_data_reg[5][29]/D              |
[12/06 16:11:41   3874s] |  -0.237|   -0.237|   -21.168|   -21.168|   34.14%|   0:00:00.0| 3998.7M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/06 16:11:41   3874s] |        |         |          |          |         |            |        |                           |         | gic[2].vc_fifo/fifo_data_reg[5][29]/D              |
[12/06 16:11:41   3874s] |  -0.230|   -0.230|   -21.634|   -21.634|   34.14%|   0:00:00.0| 3998.7M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/06 16:11:41   3874s] |        |         |          |          |         |            |        |                           |         | gic[2].vc_fifo/fifo_data_reg[5][29]/D              |
[12/06 16:11:42   3874s] |  -0.228|   -0.228|   -21.569|   -21.569|   34.14%|   0:00:01.0| 3998.7M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/06 16:11:42   3874s] |        |         |          |          |         |            |        |                           |         | gic[2].vc_fifo/fifo_data_reg[5][29]/D              |
[12/06 16:11:42   3875s] |  -0.225|   -0.225|   -20.448|   -20.448|   34.14%|   0:00:00.0| 3998.7M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/06 16:11:42   3875s] |        |         |          |          |         |            |        |                           |         | gic[2].vc_fifo/fifo_data_reg[5][29]/D              |
[12/06 16:11:42   3875s] |  -0.217|   -0.217|   -20.642|   -20.642|   34.14%|   0:00:00.0| 3998.7M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/06 16:11:42   3875s] |        |         |          |          |         |            |        |                           |         | gic[2].vc_fifo/fifo_data_reg[5][29]/D              |
[12/06 16:11:42   3875s] |  -0.191|   -0.191|   -18.821|   -18.821|   34.14%|   0:00:00.0| 3998.7M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/06 16:11:42   3875s] |        |         |          |          |         |            |        |                           |         | gic[0].vc_fifo/fifo_data_reg[8][29]/D              |
[12/06 16:11:42   3875s] |  -0.185|   -0.185|   -20.807|   -20.807|   34.14%|   0:00:00.0| 3998.7M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/06 16:11:42   3875s] |        |         |          |          |         |            |        |                           |         | gic[2].vc_fifo/fifo_data_reg[28][29]/D             |
[12/06 16:11:43   3875s] |  -0.180|   -0.180|   -20.439|   -20.439|   34.14%|   0:00:01.0| 3998.7M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/06 16:11:43   3875s] |        |         |          |          |         |            |        |                           |         | gic[2].vc_fifo/fifo_data_reg[28][29]/D             |
[12/06 16:11:43   3876s] |  -0.178|   -0.178|   -20.442|   -20.442|   34.14%|   0:00:00.0| 3998.7M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/06 16:11:43   3876s] |        |         |          |          |         |            |        |                           |         | gic[2].vc_fifo/fifo_data_reg[28][29]/D             |
[12/06 16:11:44   3876s] |  -0.175|   -0.175|   -19.355|   -19.355|   34.14%|   0:00:01.0| 3998.7M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/06 16:11:44   3876s] |        |         |          |          |         |            |        |                           |         | gic[2].vc_fifo/fifo_data_reg[28][29]/D             |
[12/06 16:11:44   3877s] |  -0.172|   -0.172|   -19.023|   -19.023|   34.14%|   0:00:00.0| 3998.7M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/06 16:11:44   3877s] |        |         |          |          |         |            |        |                           |         | gic[2].vc_fifo/fifo_data_reg[28][29]/D             |
[12/06 16:11:49   3881s] |  -0.170|   -0.170|   -18.837|   -18.837|   34.14%|   0:00:05.0| 4017.8M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/06 16:11:49   3881s] |        |         |          |          |         |            |        |                           |         | gic[2].vc_fifo/fifo_data_reg[28][29]/D             |
[12/06 16:11:49   3882s] |  -0.168|   -0.168|   -18.549|   -18.549|   34.15%|   0:00:00.0| 4017.8M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[3].torus_switch_xy/s_out_data_reg_reg[22] |
[12/06 16:11:49   3882s] |        |         |          |          |         |            |        |                           |         | /D                                                 |
[12/06 16:11:51   3884s] |  -0.168|   -0.168|   -18.260|   -18.260|   34.15%|   0:00:02.0| 4017.8M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[3].torus_switch_xy/s_out_data_reg_reg[22] |
[12/06 16:11:51   3884s] |        |         |          |          |         |            |        |                           |         | /D                                                 |
[12/06 16:11:53   3886s] Starting generalSmallTnsOpt
[12/06 16:11:53   3886s] Ending generalSmallTnsOpt End
[12/06 16:11:53   3886s] |  -0.168|   -0.168|   -18.289|   -18.289|   34.15%|   0:00:02.0| 4017.8M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[3].torus_switch_xy/s_out_data_reg_reg[22] |
[12/06 16:11:53   3886s] |        |         |          |          |         |            |        |                           |         | /D                                                 |
[12/06 16:11:53   3886s] +--------+---------+----------+----------+---------+------------+--------+---------------------------+---------+----------------------------------------------------+
[12/06 16:11:53   3886s] 
[12/06 16:11:53   3886s] *** Finish Core Optimize Step (cpu=0:03:13 real=0:03:14 mem=4017.8M) ***
[12/06 16:11:53   3886s] 
[12/06 16:11:53   3886s] *** Finished Optimize Step Cumulative (cpu=0:03:13 real=0:03:14 mem=4017.8M) ***
[12/06 16:11:53   3886s] Deleting 0 temporary hard placement blockage(s).
[12/06 16:11:53   3886s] OptDebug: End of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 3.252|  0.000|
|reg2reg   |-0.168|-18.289|
|HEPG      |-0.168|-18.289|
|All Paths |-0.168|-18.289|
+----------+------+-------+

[12/06 16:11:54   3887s] CCOptDebug: End of Optimizer WNS Pass 0: reg2reg* WNS -0.168ns TNS -18.289ns; HEPG WNS -0.168ns TNS -18.289ns; all paths WNS -0.168ns TNS -18.289ns; Real time 0:42:57
[12/06 16:11:54   3887s] ** GigaOpt Optimizer WNS Slack -0.168 TNS Slack -18.289 Density 34.15
[12/06 16:11:54   3887s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.1664445.1
[12/06 16:11:54   3887s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4017.8M, EPOCH TIME: 1733519514.422473
[12/06 16:11:54   3887s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:121297).
[12/06 16:11:54   3887s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 16:11:54   3887s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 16:11:54   3887s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 16:11:54   3887s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.385, REAL:0.386, MEM:3986.8M, EPOCH TIME: 1733519514.808590
[12/06 16:11:54   3887s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3986.8M, EPOCH TIME: 1733519514.892755
[12/06 16:11:54   3887s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3986.8M, EPOCH TIME: 1733519514.892868
[12/06 16:11:54   3887s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3986.8M, EPOCH TIME: 1733519514.986377
[12/06 16:11:54   3887s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 16:11:54   3887s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 16:11:55   3887s] 
[12/06 16:11:55   3887s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/06 16:11:55   3887s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.115, REAL:0.116, MEM:3986.8M, EPOCH TIME: 1733519515.102048
[12/06 16:11:55   3887s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:3986.8M, EPOCH TIME: 1733519515.102152
[12/06 16:11:55   3887s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.001, MEM:3986.8M, EPOCH TIME: 1733519515.102660
[12/06 16:11:55   3887s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.240, REAL:0.241, MEM:3986.8M, EPOCH TIME: 1733519515.133781
[12/06 16:11:55   3887s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.240, REAL:0.241, MEM:3986.8M, EPOCH TIME: 1733519515.133825
[12/06 16:11:55   3887s] TDRefine: refinePlace mode is spiral
[12/06 16:11:55   3887s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1664445.9
[12/06 16:11:55   3887s] OPERPROF: Starting RefinePlace at level 1, MEM:3986.8M, EPOCH TIME: 1733519515.133920
[12/06 16:11:55   3887s] *** Starting refinePlace (1:04:48 mem=3986.8M) ***
[12/06 16:11:55   3887s] Total net bbox length = 5.428e+06 (2.854e+06 2.573e+06) (ext = 1.707e+04)
[12/06 16:11:55   3887s] 
[12/06 16:11:55   3887s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/06 16:11:55   3887s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/06 16:11:55   3887s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/06 16:11:55   3887s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/06 16:11:55   3887s] 
[12/06 16:11:55   3887s] Starting Small incrNP...
[12/06 16:11:55   3887s] User Input Parameters:
[12/06 16:11:55   3887s] - Congestion Driven    : Off
[12/06 16:11:55   3887s] - Timing Driven        : Off
[12/06 16:11:55   3887s] - Area-Violation Based : Off
[12/06 16:11:55   3887s] - Start Rollback Level : -5
[12/06 16:11:55   3887s] - Legalized            : On
[12/06 16:11:55   3887s] - Window Based         : Off
[12/06 16:11:55   3887s] - eDen incr mode       : Off
[12/06 16:11:55   3887s] - Small incr mode      : On
[12/06 16:11:55   3887s] 
[12/06 16:11:55   3887s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:3986.8M, EPOCH TIME: 1733519515.312475
[12/06 16:11:55   3887s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:3986.8M, EPOCH TIME: 1733519515.337569
[12/06 16:11:55   3888s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.043, REAL:0.044, MEM:3986.8M, EPOCH TIME: 1733519515.381175
[12/06 16:11:55   3888s] default core: bins with density > 0.750 = 30.64 % ( 2162 / 7056 )
[12/06 16:11:55   3888s] Density distribution unevenness ratio = 60.618%
[12/06 16:11:55   3888s] Density distribution unevenness ratio (U70) = 24.499%
[12/06 16:11:55   3888s] Density distribution unevenness ratio (U80) = 15.495%
[12/06 16:11:55   3888s] Density distribution unevenness ratio (U90) = 7.071%
[12/06 16:11:55   3888s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.069, REAL:0.069, MEM:3986.8M, EPOCH TIME: 1733519515.381449
[12/06 16:11:55   3888s] cost 1.150000, thresh 1.000000
[12/06 16:11:55   3888s] OPERPROF:   Starting spMPad at level 2, MEM:3986.8M, EPOCH TIME: 1733519515.381960
[12/06 16:11:55   3888s] OPERPROF:     Starting spContextMPad at level 3, MEM:3986.8M, EPOCH TIME: 1733519515.389104
[12/06 16:11:55   3888s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:3986.8M, EPOCH TIME: 1733519515.389157
[12/06 16:11:55   3888s] MP Top (116104): mp=1.050. U=0.340.
[12/06 16:11:55   3888s] OPERPROF:   Finished spMPad at level 2, CPU:0.043, REAL:0.043, MEM:3986.8M, EPOCH TIME: 1733519515.424583
[12/06 16:11:55   3888s] MPU (116104) 0.340 -> 0.357
[12/06 16:11:55   3888s] incrNP th 1.000, 0.100
[12/06 16:11:55   3888s] Legalizing MH Cells... 0 / 0 (level 100)
[12/06 16:11:55   3888s] No instances found in the vector
[12/06 16:11:55   3888s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3986.8M, DRC: 0)
[12/06 16:11:55   3888s] 0 (out of 0) MH cells were successfully legalized.
[12/06 16:11:55   3888s] clkAW=1 clkAWMode=2 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.050 maxM=-1 pMaxM=3
[12/06 16:11:55   3888s] OPERPROF:   Starting IPInitSPData at level 2, MEM:3986.8M, EPOCH TIME: 1733519515.505208
[12/06 16:11:55   3888s] OPERPROF:     Starting spInitNetWt at level 3, MEM:3986.8M, EPOCH TIME: 1733519515.521801
[12/06 16:11:55   3888s] no activity file in design. spp won't run.
[12/06 16:11:55   3888s] [spp] 0
[12/06 16:11:55   3888s] [adp] 0:1:1:3
[12/06 16:11:55   3888s] OPERPROF:     Finished spInitNetWt at level 3, CPU:0.038, REAL:0.038, MEM:3986.8M, EPOCH TIME: 1733519515.559420
[12/06 16:11:55   3888s] SP #FI/SF FL/PI 1975/50713 33164/32227
[12/06 16:11:55   3888s] OPERPROF:   Finished IPInitSPData at level 2, CPU:0.077, REAL:0.078, MEM:3986.8M, EPOCH TIME: 1733519515.582721
[12/06 16:11:55   3888s] NP #FI/FS/SF FL/PI: 52688/0/50713 65391/32227
[12/06 16:11:56   3888s] RPlace IncrNP: Rollback Lev = -3
[12/06 16:11:56   3888s] OPERPROF:   Starting npPlace at level 2, MEM:4034.4M, EPOCH TIME: 1733519516.029418
[12/06 16:12:21   3914s] GP RA stats: MHOnly 0 nrInst 65391 nrDH 291 nrMH 531 (nrMH3Cnt 531 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 291, nrHgtY0Cnt 291
[12/06 16:12:32   3925s] OPERPROF:   Finished npPlace at level 2, CPU:36.371, REAL:36.767, MEM:4185.4M, EPOCH TIME: 1733519552.796679
[12/06 16:12:33   3925s] OPERPROF:   Starting IPDeleteSPData at level 2, MEM:4185.4M, EPOCH TIME: 1733519553.191203
[12/06 16:12:33   3925s] OPERPROF:   Finished IPDeleteSPData at level 2, CPU:0.001, REAL:0.001, MEM:4185.4M, EPOCH TIME: 1733519553.192207
[12/06 16:12:33   3925s] 
[12/06 16:12:33   3925s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:4185.4M, EPOCH TIME: 1733519553.202140
[12/06 16:12:33   3925s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:4185.4M, EPOCH TIME: 1733519553.229160
[12/06 16:12:33   3925s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.048, REAL:0.048, MEM:4185.4M, EPOCH TIME: 1733519553.277036
[12/06 16:12:33   3925s] default core: bins with density > 0.750 = 31.68 % ( 2235 / 7056 )
[12/06 16:12:33   3925s] Density distribution unevenness ratio = 59.098%
[12/06 16:12:33   3925s] Density distribution unevenness ratio (U70) = 21.657%
[12/06 16:12:33   3925s] Density distribution unevenness ratio (U80) = 12.344%
[12/06 16:12:33   3925s] Density distribution unevenness ratio (U90) = 3.957%
[12/06 16:12:33   3925s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.075, REAL:0.075, MEM:4185.4M, EPOCH TIME: 1733519553.277336
[12/06 16:12:33   3925s] RPlace postIncrNP: Density = 1.150000 -> 1.087778.
[12/06 16:12:33   3925s] RPlace postIncrNP Info: Density distribution changes:
[12/06 16:12:33   3925s] [1.10+      ] :	 5 (0.07%) -> 0 (0.00%)
[12/06 16:12:33   3925s] [1.05 - 1.10] :	 27 (0.38%) -> 6 (0.09%)
[12/06 16:12:33   3925s] [1.00 - 1.05] :	 203 (2.88%) -> 41 (0.58%)
[12/06 16:12:33   3925s] [0.95 - 1.00] :	 1571 (22.26%) -> 909 (12.88%)
[12/06 16:12:33   3925s] [0.90 - 0.95] :	 144 (2.04%) -> 695 (9.85%)
[12/06 16:12:33   3925s] [0.85 - 0.90] :	 104 (1.47%) -> 446 (6.32%)
[12/06 16:12:33   3925s] [0.80 - 0.85] :	 76 (1.08%) -> 110 (1.56%)
[12/06 16:12:33   3925s] Move report: incrNP moves 65280 insts, mean move: 17.01 um, max move: 234.20 um 
[12/06 16:12:33   3925s] 	Max move on inst (ys[2].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/U617): (338.20, 1434.80) --> (210.20, 1328.60)
[12/06 16:12:33   3925s] Finished incrNP (cpu=0:00:37.6, real=0:00:38.0, mem=4185.4M)
[12/06 16:12:33   3925s] End of Small incrNP (cpu=0:00:37.6, real=0:00:38.0)
[12/06 16:12:33   3925s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:4185.4M, EPOCH TIME: 1733519553.297579
[12/06 16:12:33   3925s] Starting refinePlace ...
[12/06 16:12:33   3925s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/06 16:12:33   3925s] Rule aware DDP is turned off due to no Spiral.
[12/06 16:12:33   3925s] Rule aware DDP is turned off.
[12/06 16:12:33   3925s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/06 16:12:33   3925s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:4185.4M, EPOCH TIME: 1733519553.603849
[12/06 16:12:33   3925s] DDP initSite1 nrRow 831 nrJob 831
[12/06 16:12:33   3925s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:4185.4M, EPOCH TIME: 1733519553.603948
[12/06 16:12:33   3925s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.013, REAL:0.013, MEM:4185.4M, EPOCH TIME: 1733519553.617138
[12/06 16:12:33   3925s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:4185.4M, EPOCH TIME: 1733519553.617178
[12/06 16:12:33   3925s] DDP markSite nrRow 831 nrJob 831
[12/06 16:12:33   3925s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.018, REAL:0.018, MEM:4185.4M, EPOCH TIME: 1733519553.635012
[12/06 16:12:33   3925s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.031, REAL:0.031, MEM:4185.4M, EPOCH TIME: 1733519553.635111
[12/06 16:12:33   3925s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:4185.4M, EPOCH TIME: 1733519553.692686
[12/06 16:12:33   3925s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:4185.4M, EPOCH TIME: 1733519553.692762
[12/06 16:12:33   3925s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.055, REAL:0.055, MEM:4185.4M, EPOCH TIME: 1733519553.747834
[12/06 16:12:33   3925s] ** Cut row section cpu time 0:00:00.1.
[12/06 16:12:33   3925s]  ** Cut row section real time 0:00:00.0.
[12/06 16:12:33   3925s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.055, REAL:0.056, MEM:4185.4M, EPOCH TIME: 1733519553.748323
[12/06 16:12:33   3926s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:4185.4M, EPOCH TIME: 1733519553.832831
[12/06 16:12:33   3926s] OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.000, MEM:4185.4M, EPOCH TIME: 1733519553.833055
[12/06 16:12:33   3926s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:4185.4M, EPOCH TIME: 1733519553.847344
[12/06 16:12:33   3926s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:4185.4M, EPOCH TIME: 1733519553.847412
[12/06 16:12:33   3926s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.099, REAL:0.100, MEM:4185.4M, EPOCH TIME: 1733519553.947002
[12/06 16:12:33   3926s] ** Cut row section cpu time 0:00:00.1.
[12/06 16:12:33   3926s]  ** Cut row section real time 0:00:00.0.
[12/06 16:12:33   3926s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.101, REAL:0.101, MEM:4185.4M, EPOCH TIME: 1733519553.948670
[12/06 16:12:35   3928s]   Spread Effort: high, standalone mode, useDDP on.
[12/06 16:12:35   3928s] [CPU] RefinePlace/preRPlace (cpu=0:00:02.7, real=0:00:02.0, mem=4185.4MB) @(1:05:26 - 1:05:28).
[12/06 16:12:35   3928s] Move report: preRPlace moves 32334 insts, mean move: 1.01 um, max move: 15.20 um 
[12/06 16:12:35   3928s] 	Max move on inst (ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg[2][11]): (297.20, 216.20) --> (287.40, 210.80)
[12/06 16:12:35   3928s] 	Length: 26 sites, height: 1 rows, site name: core, cell type: EDFQD1
[12/06 16:12:35   3928s] Move report: Detail placement moves 32334 insts, mean move: 1.01 um, max move: 15.20 um 
[12/06 16:12:35   3928s] 	Max move on inst (ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg[2][11]): (297.20, 216.20) --> (287.40, 210.80)
[12/06 16:12:35   3928s] 	Runtime: CPU: 0:00:02.7 REAL: 0:00:02.0 MEM: 4185.4MB
[12/06 16:12:36   3928s] Statistics of distance of Instance movement in refine placement:
[12/06 16:12:36   3928s]   maximum (X+Y) =       234.20 um
[12/06 16:12:36   3928s]   inst (ys[2].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/U617) with max move: (338.2, 1434.8) -> (210.2, 1328.6)
[12/06 16:12:36   3928s]   mean    (X+Y) =        15.76 um
[12/06 16:12:36   3928s] Total instances flipped for legalization: 84
[12/06 16:12:36   3928s] Summary Report:
[12/06 16:12:36   3928s] Instances move: 70938 (out of 116104 movable)
[12/06 16:12:36   3928s] Instances flipped: 84
[12/06 16:12:36   3928s] Mean displacement: 15.76 um
[12/06 16:12:36   3928s] Max displacement: 234.20 um (Instance: ys[2].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/U617) (338.2, 1434.8) -> (210.2, 1328.6)
[12/06 16:12:36   3928s] 	Length: 8 sites, height: 1 rows, site name: core, cell type: AO22D0
[12/06 16:12:36   3928s] Total instances moved : 70938
[12/06 16:12:36   3928s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:2.715, REAL:2.721, MEM:4185.4M, EPOCH TIME: 1733519556.018589
[12/06 16:12:36   3928s] Total net bbox length = 4.061e+06 (2.117e+06 1.944e+06) (ext = 1.715e+04)
[12/06 16:12:36   3928s] Runtime: CPU: 0:00:40.5 REAL: 0:00:41.0 MEM: 4185.4MB
[12/06 16:12:36   3928s] [CPU] RefinePlace/total (cpu=0:00:40.5, real=0:00:41.0, mem=4185.4MB) @(1:04:48 - 1:05:28).
[12/06 16:12:36   3928s] *** Finished refinePlace (1:05:28 mem=4185.4M) ***
[12/06 16:12:36   3928s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1664445.9
[12/06 16:12:36   3928s] OPERPROF: Finished RefinePlace at level 1, CPU:40.536, REAL:40.941, MEM:4185.4M, EPOCH TIME: 1733519556.075331
[12/06 16:12:36   3928s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4185.4M, EPOCH TIME: 1733519556.763649
[12/06 16:12:36   3928s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1975).
[12/06 16:12:36   3928s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 16:12:36   3929s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 16:12:36   3929s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 16:12:37   3929s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.251, REAL:0.252, MEM:4008.4M, EPOCH TIME: 1733519557.015221
[12/06 16:12:37   3929s] *** maximum move = 234.20 um ***
[12/06 16:12:38   3931s] *** Finished re-routing un-routed nets (4008.4M) ***
[12/06 16:12:52   3944s] OPERPROF: Starting DPlace-Init at level 1, MEM:4010.4M, EPOCH TIME: 1733519572.643867
[12/06 16:12:52   3944s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4010.4M, EPOCH TIME: 1733519572.738860
[12/06 16:12:52   3944s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 16:12:52   3944s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 16:12:52   3945s] 
[12/06 16:12:52   3945s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/06 16:12:52   3945s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.115, REAL:0.115, MEM:4010.4M, EPOCH TIME: 1733519572.853860
[12/06 16:12:52   3945s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:4010.4M, EPOCH TIME: 1733519572.853967
[12/06 16:12:52   3945s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:4010.4M, EPOCH TIME: 1733519572.854420
[12/06 16:12:52   3945s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.241, REAL:0.242, MEM:4010.4M, EPOCH TIME: 1733519572.885815
[12/06 16:12:53   3945s] 
[12/06 16:12:53   3945s] *** Finish Physical Update (cpu=0:00:58.9 real=0:00:59.0 mem=4010.4M) ***
[12/06 16:12:53   3945s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.1664445.1
[12/06 16:12:56   3948s] ** GigaOpt Optimizer WNS Slack -2.042 TNS Slack -495.977 Density 34.17
[12/06 16:12:56   3948s] Skipped Place ECO bump recovery (WNS opt)
[12/06 16:12:56   3948s] Optimizer WNS Pass 1
[12/06 16:12:56   3948s] OptDebug: Start of Optimizer WNS Pass 1:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   | 3.403|   0.000|
|reg2reg   |-2.042|-495.977|
|HEPG      |-2.042|-495.977|
|All Paths |-2.042|-495.977|
+----------+------+--------+

[12/06 16:12:56   3948s] CCOptDebug: Start of Optimizer WNS Pass 1: reg2reg* WNS -2.042ns TNS -495.977ns; HEPG WNS -2.042ns TNS -495.977ns; all paths WNS -2.042ns TNS -495.977ns; Real time 0:43:59
[12/06 16:12:56   3948s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:4010.4M, EPOCH TIME: 1733519576.571330
[12/06 16:12:56   3948s] Found 0 hard placement blockage before merging.
[12/06 16:12:56   3948s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.004, REAL:0.004, MEM:4010.4M, EPOCH TIME: 1733519576.574905
[12/06 16:12:57   3949s] Active Path Group: reg2reg  
[12/06 16:12:57   3949s] +--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+----------------------------------------------------+
[12/06 16:12:57   3949s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |        Worst View         |Pathgroup|                     End Point                      |
[12/06 16:12:57   3949s] +--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+----------------------------------------------------+
[12/06 16:12:57   3949s] |  -2.042|   -2.042|-495.977| -495.977|   34.17%|   0:00:00.0| 4010.4M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/06 16:12:57   3949s] |        |         |        |         |         |            |        |                           |         | gic[2].vc_fifo/fifo_data_reg[28][29]/D             |
[12/06 16:12:57   3949s] |  -1.690|   -1.690|-309.724| -309.724|   34.17%|   0:00:00.0| 4010.4M|   view_functional_wcl_slow|  reg2reg| ys[3].xs[2].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/06 16:12:57   3949s] |        |         |        |         |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[18][23]/D             |
[12/06 16:12:57   3950s] |  -0.671|   -0.671|-154.428| -154.428|   34.17%|   0:00:00.0| 4010.4M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/06 16:12:57   3950s] |        |         |        |         |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[28][1]/D              |
[12/06 16:12:57   3950s] |  -0.593|   -0.593| -96.585|  -96.585|   34.17%|   0:00:00.0| 4010.4M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/06 16:12:57   3950s] |        |         |        |         |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[19][29]/D             |
[12/06 16:12:58   3950s] |  -0.506|   -0.506| -61.360|  -61.360|   34.17%|   0:00:01.0| 4010.4M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[3].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/06 16:12:58   3950s] |        |         |        |         |         |            |        |                           |         | gic[2].vc_fifo/fifo_data_reg[3][15]/D              |
[12/06 16:12:58   3950s] |  -0.350|   -0.350| -18.537|  -18.537|   34.17%|   0:00:00.0| 4010.4M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[3].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/06 16:12:58   3950s] |        |         |        |         |         |            |        |                           |         | gic[2].vc_fifo/fifo_data_reg[1][29]/D              |
[12/06 16:12:58   3950s] |  -0.044|   -0.044|  -0.977|   -0.977|   34.17%|   0:00:00.0| 4010.4M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[3].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/06 16:12:58   3950s] |        |         |        |         |         |            |        |                           |         | gic[2].vc_fifo/fifo_data_reg[11][7]/D              |
[12/06 16:12:58   3950s] |  -0.035|   -0.035|  -0.035|   -0.035|   34.17%|   0:00:00.0| 4010.4M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[2].torus_switch_xy/s_out_data_reg_reg[24] |
[12/06 16:12:58   3950s] |        |         |        |         |         |            |        |                           |         | /D                                                 |
[12/06 16:12:58   3950s] |   0.020|    0.052|   0.000|    0.000|   34.17%|   0:00:00.0| 4010.4M|                         NA|       NA| NA                                                 |
[12/06 16:12:58   3950s] |   0.020|    0.052|   0.000|    0.000|   34.17%|   0:00:00.0| 4010.4M|   view_functional_wcl_slow|       NA| NA                                                 |
[12/06 16:12:58   3950s] +--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+----------------------------------------------------+
[12/06 16:12:58   3950s] 
[12/06 16:12:58   3950s] *** Finish Core Optimize Step (cpu=0:00:01.0 real=0:00:01.0 mem=4010.4M) ***
[12/06 16:12:58   3950s] 
[12/06 16:12:58   3950s] *** Finished Optimize Step Cumulative (cpu=0:00:01.1 real=0:00:01.0 mem=4010.4M) ***
[12/06 16:12:58   3950s] Deleting 0 temporary hard placement blockage(s).
[12/06 16:12:58   3950s] OptDebug: End of Optimizer WNS Pass 1:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |3.402|0.000|
|reg2reg   |0.052|0.000|
|HEPG      |0.052|0.000|
|All Paths |0.052|0.000|
+----------+-----+-----+

[12/06 16:12:58   3951s] CCOptDebug: End of Optimizer WNS Pass 1: reg2reg* WNS 0.052ns TNS 0.000ns; HEPG WNS 0.052ns TNS 0.000ns; all paths WNS 0.052ns TNS 0.000ns; Real time 0:44:01
[12/06 16:12:58   3951s] ** GigaOpt Optimizer WNS Slack 0.020 TNS Slack 0.000 Density 34.17
[12/06 16:12:58   3951s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.1664445.2
[12/06 16:12:59   3951s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4010.4M, EPOCH TIME: 1733519579.078915
[12/06 16:12:59   3951s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:121315).
[12/06 16:12:59   3951s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 16:12:59   3951s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 16:12:59   3951s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 16:12:59   3951s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.330, REAL:0.331, MEM:4010.4M, EPOCH TIME: 1733519579.409584
[12/06 16:12:59   3951s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:4010.4M, EPOCH TIME: 1733519579.493534
[12/06 16:12:59   3951s] OPERPROF:   Starting DPlace-Init at level 2, MEM:4010.4M, EPOCH TIME: 1733519579.493654
[12/06 16:12:59   3951s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:4010.4M, EPOCH TIME: 1733519579.583208
[12/06 16:12:59   3951s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 16:12:59   3951s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 16:12:59   3951s] 
[12/06 16:12:59   3951s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/06 16:12:59   3951s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.111, REAL:0.111, MEM:4010.4M, EPOCH TIME: 1733519579.694511
[12/06 16:12:59   3951s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:4010.4M, EPOCH TIME: 1733519579.694616
[12/06 16:12:59   3951s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:4010.4M, EPOCH TIME: 1733519579.694990
[12/06 16:12:59   3951s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.232, REAL:0.233, MEM:4010.4M, EPOCH TIME: 1733519579.726163
[12/06 16:12:59   3951s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.232, REAL:0.233, MEM:4010.4M, EPOCH TIME: 1733519579.726210
[12/06 16:12:59   3951s] TDRefine: refinePlace mode is spiral
[12/06 16:12:59   3951s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1664445.10
[12/06 16:12:59   3951s] OPERPROF: Starting RefinePlace at level 1, MEM:4010.4M, EPOCH TIME: 1733519579.726284
[12/06 16:12:59   3951s] *** Starting refinePlace (1:05:52 mem=4010.4M) ***
[12/06 16:12:59   3951s] Total net bbox length = 4.061e+06 (2.117e+06 1.944e+06) (ext = 1.715e+04)
[12/06 16:12:59   3951s] 
[12/06 16:12:59   3951s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/06 16:12:59   3952s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/06 16:12:59   3952s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/06 16:12:59   3952s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/06 16:12:59   3952s] 
[12/06 16:12:59   3952s] Starting Small incrNP...
[12/06 16:12:59   3952s] User Input Parameters:
[12/06 16:12:59   3952s] - Congestion Driven    : Off
[12/06 16:12:59   3952s] - Timing Driven        : Off
[12/06 16:12:59   3952s] - Area-Violation Based : Off
[12/06 16:12:59   3952s] - Start Rollback Level : -5
[12/06 16:12:59   3952s] - Legalized            : On
[12/06 16:12:59   3952s] - Window Based         : Off
[12/06 16:12:59   3952s] - eDen incr mode       : Off
[12/06 16:12:59   3952s] - Small incr mode      : On
[12/06 16:12:59   3952s] 
[12/06 16:12:59   3952s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:4010.4M, EPOCH TIME: 1733519579.906120
[12/06 16:12:59   3952s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:4010.4M, EPOCH TIME: 1733519579.931342
[12/06 16:12:59   3952s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.063, REAL:0.046, MEM:4010.4M, EPOCH TIME: 1733519579.977491
[12/06 16:12:59   3952s] default core: bins with density > 0.750 = 31.72 % ( 2238 / 7056 )
[12/06 16:12:59   3952s] Density distribution unevenness ratio = 59.084%
[12/06 16:12:59   3952s] Density distribution unevenness ratio (U70) = 21.633%
[12/06 16:12:59   3952s] Density distribution unevenness ratio (U80) = 12.312%
[12/06 16:12:59   3952s] Density distribution unevenness ratio (U90) = 3.901%
[12/06 16:12:59   3952s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.089, REAL:0.072, MEM:4010.4M, EPOCH TIME: 1733519579.977781
[12/06 16:12:59   3952s] cost 1.087778, thresh 1.000000
[12/06 16:12:59   3952s] OPERPROF:   Starting spMPad at level 2, MEM:4010.4M, EPOCH TIME: 1733519579.978360
[12/06 16:12:59   3952s] OPERPROF:     Starting spContextMPad at level 3, MEM:4010.4M, EPOCH TIME: 1733519579.986067
[12/06 16:12:59   3952s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:4010.4M, EPOCH TIME: 1733519579.986124
[12/06 16:13:00   3952s] MP Top (116110): mp=1.050. U=0.340.
[12/06 16:13:00   3952s] OPERPROF:   Finished spMPad at level 2, CPU:0.057, REAL:0.043, MEM:4010.4M, EPOCH TIME: 1733519580.021741
[12/06 16:13:00   3952s] MPU (116110) 0.340 -> 0.357
[12/06 16:13:00   3952s] incrNP th 1.000, 0.100
[12/06 16:13:00   3952s] Legalizing MH Cells... 0 / 0 (level 100)
[12/06 16:13:00   3952s] No instances found in the vector
[12/06 16:13:00   3952s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=4010.4M, DRC: 0)
[12/06 16:13:00   3952s] 0 (out of 0) MH cells were successfully legalized.
[12/06 16:13:00   3952s] clkAW=1 clkAWMode=2 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.050 maxM=-1 pMaxM=3
[12/06 16:13:00   3952s] OPERPROF:   Starting IPInitSPData at level 2, MEM:4010.4M, EPOCH TIME: 1733519580.093949
[12/06 16:13:00   3952s] OPERPROF:     Starting spInitNetWt at level 3, MEM:4010.4M, EPOCH TIME: 1733519580.109253
[12/06 16:13:00   3952s] no activity file in design. spp won't run.
[12/06 16:13:00   3952s] [spp] 0
[12/06 16:13:00   3952s] [adp] 0:1:1:3
[12/06 16:13:00   3952s] OPERPROF:     Finished spInitNetWt at level 3, CPU:0.038, REAL:0.038, MEM:4010.4M, EPOCH TIME: 1733519580.147524
[12/06 16:13:00   3952s] SP #FI/SF FL/PI 1975/103856 6709/5545
[12/06 16:13:00   3952s] OPERPROF:   Finished IPInitSPData at level 2, CPU:0.078, REAL:0.078, MEM:4010.4M, EPOCH TIME: 1733519580.171903
[12/06 16:13:00   3952s] NP #FI/FS/SF FL/PI: 105831/0/103856 12254/5545
[12/06 16:13:00   3952s] RPlace IncrNP: Rollback Lev = -3
[12/06 16:13:00   3952s] OPERPROF:   Starting npPlace at level 2, MEM:4047.5M, EPOCH TIME: 1733519580.557681
[12/06 16:13:10   3962s] GP RA stats: MHOnly 0 nrInst 12254 nrDH 165 nrMH 172 (nrMH3Cnt 172 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 165, nrHgtY0Cnt 165
[12/06 16:13:17   3969s] OPERPROF:   Finished npPlace at level 2, CPU:16.320, REAL:16.626, MEM:4135.9M, EPOCH TIME: 1733519597.184017
[12/06 16:13:17   3969s] OPERPROF:   Starting IPDeleteSPData at level 2, MEM:4135.9M, EPOCH TIME: 1733519597.544621
[12/06 16:13:17   3969s] OPERPROF:   Finished IPDeleteSPData at level 2, CPU:0.000, REAL:0.000, MEM:4135.9M, EPOCH TIME: 1733519597.545105
[12/06 16:13:17   3969s] 
[12/06 16:13:17   3969s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:4135.9M, EPOCH TIME: 1733519597.553133
[12/06 16:13:17   3969s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:4135.9M, EPOCH TIME: 1733519597.579661
[12/06 16:13:17   3969s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.046, REAL:0.046, MEM:4135.9M, EPOCH TIME: 1733519597.625801
[12/06 16:13:17   3969s] default core: bins with density > 0.750 = 31.83 % ( 2246 / 7056 )
[12/06 16:13:17   3969s] Density distribution unevenness ratio = 58.864%
[12/06 16:13:17   3969s] Density distribution unevenness ratio (U70) = 21.134%
[12/06 16:13:17   3969s] Density distribution unevenness ratio (U80) = 11.784%
[12/06 16:13:17   3969s] Density distribution unevenness ratio (U90) = 3.559%
[12/06 16:13:17   3969s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.073, REAL:0.073, MEM:4135.9M, EPOCH TIME: 1733519597.626152
[12/06 16:13:17   3969s] RPlace postIncrNP: Density = 1.087778 -> 1.013333.
[12/06 16:13:17   3969s] RPlace postIncrNP Info: Density distribution changes:
[12/06 16:13:17   3969s] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[12/06 16:13:17   3969s] [1.05 - 1.10] :	 2 (0.03%) -> 0 (0.00%)
[12/06 16:13:17   3969s] [1.00 - 1.05] :	 6 (0.09%) -> 2 (0.03%)
[12/06 16:13:17   3969s] [0.95 - 1.00] :	 934 (13.24%) -> 847 (12.00%)
[12/06 16:13:17   3969s] [0.90 - 0.95] :	 709 (10.05%) -> 695 (9.85%)
[12/06 16:13:17   3969s] [0.85 - 0.90] :	 443 (6.28%) -> 510 (7.23%)
[12/06 16:13:17   3969s] [0.80 - 0.85] :	 117 (1.66%) -> 154 (2.18%)
[12/06 16:13:17   3969s] Move report: incrNP moves 12196 insts, mean move: 7.96 um, max move: 108.80 um 
[12/06 16:13:17   3969s] 	Max move on inst (ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/U837): (377.20, 272.00) --> (306.20, 309.80)
[12/06 16:13:17   3969s] Finished incrNP (cpu=0:00:17.4, real=0:00:18.0, mem=4135.9M)
[12/06 16:13:17   3969s] End of Small incrNP (cpu=0:00:17.5, real=0:00:18.0)
[12/06 16:13:17   3969s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:4135.9M, EPOCH TIME: 1733519597.641875
[12/06 16:13:17   3969s] Starting refinePlace ...
[12/06 16:13:17   3969s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/06 16:13:17   3969s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/06 16:13:17   3969s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:4135.9M, EPOCH TIME: 1733519597.946250
[12/06 16:13:17   3969s] DDP initSite1 nrRow 831 nrJob 831
[12/06 16:13:17   3969s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:4135.9M, EPOCH TIME: 1733519597.946351
[12/06 16:13:17   3969s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.009, REAL:0.009, MEM:4135.9M, EPOCH TIME: 1733519597.955510
[12/06 16:13:17   3969s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:4135.9M, EPOCH TIME: 1733519597.955542
[12/06 16:13:17   3969s] DDP markSite nrRow 831 nrJob 831
[12/06 16:13:17   3969s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.019, REAL:0.019, MEM:4135.9M, EPOCH TIME: 1733519597.974407
[12/06 16:13:17   3969s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.028, REAL:0.028, MEM:4135.9M, EPOCH TIME: 1733519597.974511
[12/06 16:13:18   3970s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[12/06 16:13:18   3970s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:4135.9M, EPOCH TIME: 1733519598.156469
[12/06 16:13:18   3970s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:4135.9M, EPOCH TIME: 1733519598.156551
[12/06 16:13:18   3970s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.052, REAL:0.052, MEM:4135.9M, EPOCH TIME: 1733519598.208663
[12/06 16:13:18   3970s] ** Cut row section cpu time 0:00:00.1.
[12/06 16:13:18   3970s]  ** Cut row section real time 0:00:00.0.
[12/06 16:13:18   3970s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.053, REAL:0.053, MEM:4135.9M, EPOCH TIME: 1733519598.209160
[12/06 16:13:18   3970s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[12/06 16:13:18   3970s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:4135.9M, EPOCH TIME: 1733519598.289404
[12/06 16:13:18   3970s] OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.000, MEM:4135.9M, EPOCH TIME: 1733519598.289622
[12/06 16:13:18   3970s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[12/06 16:13:18   3970s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:4135.9M, EPOCH TIME: 1733519598.303282
[12/06 16:13:18   3970s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:4135.9M, EPOCH TIME: 1733519598.303345
[12/06 16:13:18   3970s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.100, REAL:0.100, MEM:4135.9M, EPOCH TIME: 1733519598.403306
[12/06 16:13:18   3970s] ** Cut row section cpu time 0:00:00.1.
[12/06 16:13:18   3970s]  ** Cut row section real time 0:00:00.0.
[12/06 16:13:18   3970s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.101, REAL:0.102, MEM:4135.9M, EPOCH TIME: 1733519598.404788
[12/06 16:13:20   3972s]   Spread Effort: high, standalone mode, useDDP on.
[12/06 16:13:20   3972s] [CPU] RefinePlace/preRPlace (cpu=0:00:02.7, real=0:00:03.0, mem=4135.9MB) @(1:06:10 - 1:06:12).
[12/06 16:13:20   3972s] Move report: preRPlace moves 5983 insts, mean move: 0.81 um, max move: 9.20 um 
[12/06 16:13:20   3972s] 	Max move on inst (ys[3].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg[5][8]): (1272.20, 660.80) --> (1268.40, 666.20)
[12/06 16:13:20   3972s] 	Length: 30 sites, height: 1 rows, site name: core, cell type: EDFQD4
[12/06 16:13:20   3972s] wireLenOptFixPriorityInst 58185 inst fixed
[12/06 16:13:20   3972s] Placement tweakage begins.
[12/06 16:13:20   3972s] wire length = 5.168e+06
[12/06 16:13:22   3974s] wire length = 5.086e+06
[12/06 16:13:22   3974s] Placement tweakage ends.
[12/06 16:13:22   3974s] Move report: tweak moves 16479 insts, mean move: 2.27 um, max move: 12.20 um 
[12/06 16:13:22   3974s] 	Max move on inst (ys[1].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/U247): (1083.80, 947.00) --> (1096.00, 947.00)
[12/06 16:13:22   3974s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:02.5, real=0:00:02.0, mem=4135.9MB) @(1:06:12 - 1:06:15).
[12/06 16:13:23   3975s] 
[12/06 16:13:23   3975s] Running Spiral with 1 thread in Normal Mode  fetchWidth=1024 
[12/06 16:13:28   3979s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7ff4581f0e08.
[12/06 16:13:28   3979s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 16:13:28   3979s] Move report: legalization moves 3537 insts, mean move: 4.68 um, max move: 96.30 um spiral
[12/06 16:13:28   3979s] 	Max move on inst (ys[3].xs[2].conns_vc_info[1].west_tx_g): (1490.60, 637.40) --> (1490.60, 733.70)
[12/06 16:13:28   3979s] [CPU] RefinePlace/Spiral (cpu=0:00:02.3, real=0:00:04.0)
[12/06 16:13:28   3979s] [CPU] RefinePlace/Commit (cpu=0:00:02.5, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:02.4, real=0:00:01.0), leftOver(cpu=0:00:00.1, real=0:00:00.0)
[12/06 16:13:28   3979s] [CPU] RefinePlace/Legalization (cpu=0:00:05.1, real=0:00:06.0, mem=4103.9MB) @(1:06:15 - 1:06:20).
[12/06 16:13:28   3979s] Move report: Detail placement moves 23877 insts, mean move: 2.40 um, max move: 96.30 um 
[12/06 16:13:28   3979s] 	Max move on inst (ys[3].xs[2].conns_vc_info[1].west_tx_g): (1490.60, 637.40) --> (1490.60, 733.70)
[12/06 16:13:28   3979s] 	Runtime: CPU: 0:00:10.4 REAL: 0:00:11.0 MEM: 4103.9MB
[12/06 16:13:28   3979s] Statistics of distance of Instance movement in refine placement:
[12/06 16:13:28   3979s]   maximum (X+Y) =       113.80 um
[12/06 16:13:28   3979s]   inst (ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/U302) with max move: (342.4, 300.8) -> (280.8, 353)
[12/06 16:13:28   3979s]   mean    (X+Y) =         4.72 um
[12/06 16:13:28   3979s] Total instances flipped for legalization: 33365
[12/06 16:13:28   3979s] Summary Report:
[12/06 16:13:28   3979s] Instances move: 31067 (out of 116110 movable)
[12/06 16:13:28   3979s] Instances flipped: 33365
[12/06 16:13:28   3979s] Mean displacement: 4.72 um
[12/06 16:13:28   3979s] Max displacement: 113.80 um (Instance: ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/U302) (342.4, 300.8) -> (280.8, 353)
[12/06 16:13:28   3979s] 	Length: 9 sites, height: 1 rows, site name: core, cell type: AOI221D1
[12/06 16:13:28   3979s] Total instances moved : 31067
[12/06 16:13:28   3979s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:10.463, REAL:10.492, MEM:4103.9M, EPOCH TIME: 1733519608.134337
[12/06 16:13:28   3980s] Total net bbox length = 3.973e+06 (2.038e+06 1.934e+06) (ext = 1.734e+04)
[12/06 16:13:28   3980s] Runtime: CPU: 0:00:28.1 REAL: 0:00:29.0 MEM: 4103.9MB
[12/06 16:13:28   3980s] [CPU] RefinePlace/total (cpu=0:00:28.1, real=0:00:29.0, mem=4103.9MB) @(1:05:52 - 1:06:20).
[12/06 16:13:28   3980s] *** Finished refinePlace (1:06:20 mem=4103.9M) ***
[12/06 16:13:28   3980s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1664445.10
[12/06 16:13:28   3980s] OPERPROF: Finished RefinePlace at level 1, CPU:28.155, REAL:28.463, MEM:4103.9M, EPOCH TIME: 1733519608.188847
[12/06 16:13:28   3980s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4103.9M, EPOCH TIME: 1733519608.672564
[12/06 16:13:28   3980s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:121315).
[12/06 16:13:28   3980s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 16:13:28   3980s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 16:13:28   3980s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 16:13:29   3980s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.338, REAL:0.339, MEM:3979.9M, EPOCH TIME: 1733519609.011193
[12/06 16:13:29   3980s] *** maximum move = 113.80 um ***
[12/06 16:13:29   3981s] *** Finished re-routing un-routed nets (3979.9M) ***
[12/06 16:13:32   3984s] OPERPROF: Starting DPlace-Init at level 1, MEM:3979.9M, EPOCH TIME: 1733519612.307072
[12/06 16:13:32   3984s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3979.9M, EPOCH TIME: 1733519612.400254
[12/06 16:13:32   3984s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 16:13:32   3984s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 16:13:32   3984s] 
[12/06 16:13:32   3984s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/06 16:13:32   3984s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.111, REAL:0.111, MEM:3979.9M, EPOCH TIME: 1733519612.511522
[12/06 16:13:32   3984s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3979.9M, EPOCH TIME: 1733519612.511628
[12/06 16:13:32   3984s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.001, MEM:3995.9M, EPOCH TIME: 1733519612.512298
[12/06 16:13:32   3984s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.236, REAL:0.236, MEM:3995.9M, EPOCH TIME: 1733519612.543494
[12/06 16:13:33   3985s] 
[12/06 16:13:33   3985s] *** Finish Physical Update (cpu=0:00:34.1 real=0:00:35.0 mem=3995.9M) ***
[12/06 16:13:33   3985s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.1664445.2
[12/06 16:13:34   3986s] ** GigaOpt Optimizer WNS Slack -2.052 TNS Slack -439.799 Density 34.17
[12/06 16:13:35   3986s] Skipped Place ECO bump recovery (WNS opt)
[12/06 16:13:35   3986s] Optimizer WNS Pass 2
[12/06 16:13:35   3986s] OptDebug: Start of Optimizer WNS Pass 2:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   | 3.402|   0.000|
|reg2reg   |-2.052|-439.799|
|HEPG      |-2.052|-439.799|
|All Paths |-2.052|-439.799|
+----------+------+--------+

[12/06 16:13:35   3987s] CCOptDebug: Start of Optimizer WNS Pass 2: reg2reg* WNS -2.052ns TNS -439.799ns; HEPG WNS -2.052ns TNS -439.799ns; all paths WNS -2.052ns TNS -439.799ns; Real time 0:44:38
[12/06 16:13:35   3987s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3995.9M, EPOCH TIME: 1733519615.408928
[12/06 16:13:35   3987s] Found 0 hard placement blockage before merging.
[12/06 16:13:35   3987s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.003, REAL:0.003, MEM:3995.9M, EPOCH TIME: 1733519615.412423
[12/06 16:13:36   3988s] Active Path Group: reg2reg  
[12/06 16:13:36   3988s] +--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+----------------------------------------------------+
[12/06 16:13:36   3988s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |        Worst View         |Pathgroup|                     End Point                      |
[12/06 16:13:36   3988s] +--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+----------------------------------------------------+
[12/06 16:13:36   3988s] |  -2.052|   -2.052|-439.799| -439.799|   34.17%|   0:00:00.0| 3995.9M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/06 16:13:36   3988s] |        |         |        |         |         |            |        |                           |         | gic[2].vc_fifo/fifo_data_reg[27][16]/D             |
[12/06 16:13:36   3988s] |  -2.009|   -2.009|-436.470| -436.470|   34.18%|   0:00:00.0| 3995.9M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/06 16:13:36   3988s] |        |         |        |         |         |            |        |                           |         | gic[2].vc_fifo/fifo_data_reg[27][16]/D             |
[12/06 16:13:36   3988s] |  -1.999|   -1.999|-435.539| -435.539|   34.17%|   0:00:00.0| 3995.9M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/06 16:13:36   3988s] |        |         |        |         |         |            |        |                           |         | gic[2].vc_fifo/fifo_data_reg[27][16]/D             |
[12/06 16:13:37   3988s] |  -1.977|   -1.977|-433.427| -433.427|   34.18%|   0:00:01.0| 3995.9M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/06 16:13:37   3988s] |        |         |        |         |         |            |        |                           |         | gic[2].vc_fifo/fifo_data_reg[27][16]/D             |
[12/06 16:13:37   3989s] |  -1.970|   -1.970|-432.812| -432.812|   34.18%|   0:00:00.0| 3995.9M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/06 16:13:37   3989s] |        |         |        |         |         |            |        |                           |         | gic[2].vc_fifo/fifo_data_reg[27][16]/D             |
[12/06 16:13:37   3989s] |  -1.963|   -1.963|-432.102| -432.102|   34.18%|   0:00:00.0| 3995.9M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/06 16:13:37   3989s] |        |         |        |         |         |            |        |                           |         | gic[2].vc_fifo/fifo_data_reg[27][16]/D             |
[12/06 16:13:37   3989s] |  -1.949|   -1.949|-430.729| -430.729|   34.18%|   0:00:00.0| 3995.9M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/06 16:13:37   3989s] |        |         |        |         |         |            |        |                           |         | gic[2].vc_fifo/fifo_data_reg[27][16]/D             |
[12/06 16:13:37   3989s] |  -1.939|   -1.939|-429.817| -429.817|   34.18%|   0:00:00.0| 3995.9M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/06 16:13:37   3989s] |        |         |        |         |         |            |        |                           |         | gic[2].vc_fifo/fifo_data_reg[27][16]/D             |
[12/06 16:13:37   3989s] |  -1.920|   -1.920|-427.945| -427.945|   34.18%|   0:00:00.0| 3995.9M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/06 16:13:37   3989s] |        |         |        |         |         |            |        |                           |         | gic[2].vc_fifo/fifo_data_reg[27][16]/D             |
[12/06 16:13:37   3989s] |  -1.908|   -1.908|-426.860| -426.860|   34.18%|   0:00:00.0| 3995.9M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/06 16:13:37   3989s] |        |         |        |         |         |            |        |                           |         | gic[2].vc_fifo/fifo_data_reg[27][16]/D             |
[12/06 16:13:38   3990s] |  -1.900|   -1.900|-425.873| -425.873|   34.18%|   0:00:01.0| 3995.9M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/06 16:13:38   3990s] |        |         |        |         |         |            |        |                           |         | gic[2].vc_fifo/fifo_data_reg[27][16]/D             |
[12/06 16:13:38   3990s] |  -1.893|   -1.893|-425.240| -425.240|   34.18%|   0:00:00.0| 3995.9M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/06 16:13:38   3990s] |        |         |        |         |         |            |        |                           |         | gic[2].vc_fifo/fifo_data_reg[27][16]/D             |
[12/06 16:13:38   3990s] |  -1.883|   -1.883|-424.289| -424.289|   34.18%|   0:00:00.0| 3995.9M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/06 16:13:38   3990s] |        |         |        |         |         |            |        |                           |         | gic[2].vc_fifo/fifo_data_reg[27][16]/D             |
[12/06 16:13:38   3990s] |  -1.881|   -1.881|-424.116| -424.116|   34.18%|   0:00:00.0| 3995.9M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/06 16:13:38   3990s] |        |         |        |         |         |            |        |                           |         | gic[2].vc_fifo/fifo_data_reg[27][16]/D             |
[12/06 16:13:38   3990s] |  -1.871|   -1.871|-423.079| -423.079|   34.18%|   0:00:00.0| 3995.9M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/06 16:13:38   3990s] |        |         |        |         |         |            |        |                           |         | gic[2].vc_fifo/fifo_data_reg[27][16]/D             |
[12/06 16:13:39   3990s] |  -1.856|   -1.856|-421.659| -421.659|   34.18%|   0:00:01.0| 3995.9M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/06 16:13:39   3990s] |        |         |        |         |         |            |        |                           |         | gic[2].vc_fifo/fifo_data_reg[27][16]/D             |
[12/06 16:13:39   3991s] |  -1.849|   -1.849|-421.025| -421.025|   34.18%|   0:00:00.0| 3995.9M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/06 16:13:39   3991s] |        |         |        |         |         |            |        |                           |         | gic[2].vc_fifo/fifo_data_reg[27][16]/D             |
[12/06 16:13:39   3991s] |  -1.544|   -1.544|-246.655| -246.655|   34.18%|   0:00:00.0| 3995.9M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[0].torus_switch_xy/s_out_data_reg_reg[18] |
[12/06 16:13:39   3991s] |        |         |        |         |         |            |        |                           |         | /D                                                 |
[12/06 16:13:39   3991s] |  -1.196|   -1.196|-245.276| -245.276|   34.18%|   0:00:00.0| 3995.9M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/06 16:13:39   3991s] |        |         |        |         |         |            |        |                           |         | gic[2].vc_fifo/fifo_data_reg[31][12]/D             |
[12/06 16:13:39   3991s] |  -0.786|   -0.786|-145.038| -145.038|   34.18%|   0:00:00.0| 3995.9M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/06 16:13:39   3991s] |        |         |        |         |         |            |        |                           |         | gic[2].vc_fifo/fifo_data_reg[2][10]/D              |
[12/06 16:13:39   3991s] |  -0.765|   -0.765| -89.810|  -89.810|   34.18%|   0:00:00.0| 3995.9M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/06 16:13:39   3991s] |        |         |        |         |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[19][29]/D             |
[12/06 16:13:39   3991s] |  -0.586|   -0.586| -38.101|  -38.101|   34.18%|   0:00:00.0| 3995.9M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/06 16:13:39   3991s] |        |         |        |         |         |            |        |                           |         | gic[0].vc_fifo/fifo_data_reg[14][17]/D             |
[12/06 16:13:39   3991s] |  -0.165|   -0.165|  -0.165|   -0.165|   34.18%|   0:00:00.0| 3995.9M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[0].torus_switch_xy/s_out_data_reg_reg[18] |
[12/06 16:13:39   3991s] |        |         |        |         |         |            |        |                           |         | /D                                                 |
[12/06 16:13:39   3991s] |  -0.010|   -0.010|  -0.010|   -0.010|   34.18%|   0:00:00.0| 3995.9M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[0].torus_switch_xy/s_out_data_reg_reg[18] |
[12/06 16:13:39   3991s] |        |         |        |         |         |            |        |                           |         | /D                                                 |
[12/06 16:13:40   3991s] |   0.020|    0.052|   0.000|    0.000|   34.18%|   0:00:01.0| 3995.9M|                         NA|       NA| NA                                                 |
[12/06 16:13:40   3991s] |   0.020|    0.052|   0.000|    0.000|   34.18%|   0:00:00.0| 3995.9M|   view_functional_wcl_slow|       NA| NA                                                 |
[12/06 16:13:40   3991s] +--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+----------------------------------------------------+
[12/06 16:13:40   3991s] 
[12/06 16:13:40   3991s] *** Finish Core Optimize Step (cpu=0:00:03.7 real=0:00:04.0 mem=3995.9M) ***
[12/06 16:13:40   3992s] 
[12/06 16:13:40   3992s] *** Finished Optimize Step Cumulative (cpu=0:00:03.9 real=0:00:04.0 mem=3995.9M) ***
[12/06 16:13:40   3992s] Deleting 0 temporary hard placement blockage(s).
[12/06 16:13:40   3992s] OptDebug: End of Optimizer WNS Pass 2:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |3.402|0.000|
|reg2reg   |0.052|0.000|
|HEPG      |0.052|0.000|
|All Paths |0.052|0.000|
+----------+-----+-----+

[12/06 16:13:40   3992s] CCOptDebug: End of Optimizer WNS Pass 2: reg2reg* WNS 0.052ns TNS 0.000ns; HEPG WNS 0.052ns TNS 0.000ns; all paths WNS 0.052ns TNS 0.000ns; Real time 0:44:43
[12/06 16:13:40   3992s] ** GigaOpt Optimizer WNS Slack 0.020 TNS Slack 0.000 Density 34.18
[12/06 16:13:40   3992s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.1664445.3
[12/06 16:13:40   3992s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3995.9M, EPOCH TIME: 1733519620.619428
[12/06 16:13:40   3992s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:121341).
[12/06 16:13:40   3992s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 16:13:40   3992s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 16:13:40   3992s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 16:13:40   3992s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.330, REAL:0.330, MEM:3993.9M, EPOCH TIME: 1733519620.949769
[12/06 16:13:41   3992s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3993.9M, EPOCH TIME: 1733519621.033470
[12/06 16:13:41   3992s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3993.9M, EPOCH TIME: 1733519621.033589
[12/06 16:13:41   3992s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3993.9M, EPOCH TIME: 1733519621.123172
[12/06 16:13:41   3992s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 16:13:41   3992s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 16:13:41   3993s] 
[12/06 16:13:41   3993s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/06 16:13:41   3993s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.112, REAL:0.112, MEM:3993.9M, EPOCH TIME: 1733519621.235413
[12/06 16:13:41   3993s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:3993.9M, EPOCH TIME: 1733519621.235524
[12/06 16:13:41   3993s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:3993.9M, EPOCH TIME: 1733519621.235903
[12/06 16:13:41   3993s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.233, REAL:0.233, MEM:3993.9M, EPOCH TIME: 1733519621.267067
[12/06 16:13:41   3993s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.233, REAL:0.234, MEM:3993.9M, EPOCH TIME: 1733519621.267113
[12/06 16:13:41   3993s] TDRefine: refinePlace mode is spiral
[12/06 16:13:41   3993s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1664445.11
[12/06 16:13:41   3993s] OPERPROF: Starting RefinePlace at level 1, MEM:3993.9M, EPOCH TIME: 1733519621.267180
[12/06 16:13:41   3993s] *** Starting refinePlace (1:06:33 mem=3993.9M) ***
[12/06 16:13:41   3993s] Total net bbox length = 3.973e+06 (2.039e+06 1.934e+06) (ext = 1.734e+04)
[12/06 16:13:41   3993s] 
[12/06 16:13:41   3993s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/06 16:13:41   3993s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/06 16:13:41   3993s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/06 16:13:41   3993s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/06 16:13:41   3993s] 
[12/06 16:13:41   3993s] Starting Small incrNP...
[12/06 16:13:41   3993s] User Input Parameters:
[12/06 16:13:41   3993s] - Congestion Driven    : Off
[12/06 16:13:41   3993s] - Timing Driven        : Off
[12/06 16:13:41   3993s] - Area-Violation Based : Off
[12/06 16:13:41   3993s] - Start Rollback Level : -5
[12/06 16:13:41   3993s] - Legalized            : On
[12/06 16:13:41   3993s] - Window Based         : Off
[12/06 16:13:41   3993s] - eDen incr mode       : Off
[12/06 16:13:41   3993s] - Small incr mode      : On
[12/06 16:13:41   3993s] 
[12/06 16:13:41   3993s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:3993.9M, EPOCH TIME: 1733519621.446615
[12/06 16:13:41   3993s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:3993.9M, EPOCH TIME: 1733519621.471692
[12/06 16:13:41   3993s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.045, REAL:0.045, MEM:3993.9M, EPOCH TIME: 1733519621.516972
[12/06 16:13:41   3993s] default core: bins with density > 0.750 = 31.55 % ( 2226 / 7056 )
[12/06 16:13:41   3993s] Density distribution unevenness ratio = 58.668%
[12/06 16:13:41   3993s] Density distribution unevenness ratio (U70) = 20.973%
[12/06 16:13:41   3993s] Density distribution unevenness ratio (U80) = 11.704%
[12/06 16:13:41   3993s] Density distribution unevenness ratio (U90) = 3.558%
[12/06 16:13:41   3993s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.070, REAL:0.071, MEM:3993.9M, EPOCH TIME: 1733519621.517251
[12/06 16:13:41   3993s] cost 1.084444, thresh 1.000000
[12/06 16:13:41   3993s] OPERPROF:   Starting spMPad at level 2, MEM:3993.9M, EPOCH TIME: 1733519621.517822
[12/06 16:13:41   3993s] OPERPROF:     Starting spContextMPad at level 3, MEM:3993.9M, EPOCH TIME: 1733519621.525317
[12/06 16:13:41   3993s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:3993.9M, EPOCH TIME: 1733519621.525386
[12/06 16:13:41   3993s] MP Top (116132): mp=1.050. U=0.340.
[12/06 16:13:41   3993s] OPERPROF:   Finished spMPad at level 2, CPU:0.044, REAL:0.044, MEM:3993.9M, EPOCH TIME: 1733519621.561794
[12/06 16:13:41   3993s] MPU (116132) 0.340 -> 0.357
[12/06 16:13:41   3993s] incrNP th 1.000, 0.100
[12/06 16:13:41   3993s] Legalizing MH Cells... 0 / 0 (level 100)
[12/06 16:13:41   3993s] No instances found in the vector
[12/06 16:13:41   3993s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3993.9M, DRC: 0)
[12/06 16:13:41   3993s] 0 (out of 0) MH cells were successfully legalized.
[12/06 16:13:41   3993s] clkAW=1 clkAWMode=2 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.050 maxM=-1 pMaxM=3
[12/06 16:13:41   3993s] OPERPROF:   Starting IPInitSPData at level 2, MEM:3993.9M, EPOCH TIME: 1733519621.631607
[12/06 16:13:41   3993s] OPERPROF:     Starting spInitNetWt at level 3, MEM:3993.9M, EPOCH TIME: 1733519621.647046
[12/06 16:13:41   3993s] no activity file in design. spp won't run.
[12/06 16:13:41   3993s] [spp] 0
[12/06 16:13:41   3993s] [adp] 0:1:1:3
[12/06 16:13:41   3993s] OPERPROF:     Finished spInitNetWt at level 3, CPU:0.038, REAL:0.038, MEM:3993.9M, EPOCH TIME: 1733519621.685073
[12/06 16:13:41   3993s] SP #FI/SF FL/PI 1975/111103 2843/2186
[12/06 16:13:41   3993s] OPERPROF:   Finished IPInitSPData at level 2, CPU:0.078, REAL:0.078, MEM:3993.9M, EPOCH TIME: 1733519621.709486
[12/06 16:13:41   3993s] NP #FI/FS/SF FL/PI: 113078/0/111103 5029/2186
[12/06 16:13:42   3993s] RPlace IncrNP: Rollback Lev = -3
[12/06 16:13:42   3993s] OPERPROF:   Starting npPlace at level 2, MEM:4031.0M, EPOCH TIME: 1733519622.085860
[12/06 16:13:49   4000s] GP RA stats: MHOnly 0 nrInst 5029 nrDH 103 nrMH 77 (nrMH3Cnt 77 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 103, nrHgtY0Cnt 103
[12/06 16:13:55   4006s] OPERPROF:   Finished npPlace at level 2, CPU:12.919, REAL:13.195, MEM:4131.0M, EPOCH TIME: 1733519635.280549
[12/06 16:13:55   4007s] OPERPROF:   Starting IPDeleteSPData at level 2, MEM:4131.0M, EPOCH TIME: 1733519635.617607
[12/06 16:13:55   4007s] OPERPROF:   Finished IPDeleteSPData at level 2, CPU:0.000, REAL:0.000, MEM:4131.0M, EPOCH TIME: 1733519635.617797
[12/06 16:13:55   4007s] 
[12/06 16:13:55   4007s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:4131.0M, EPOCH TIME: 1733519635.625572
[12/06 16:13:55   4007s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:4131.0M, EPOCH TIME: 1733519635.650911
[12/06 16:13:55   4007s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.047, REAL:0.047, MEM:4131.0M, EPOCH TIME: 1733519635.697844
[12/06 16:13:55   4007s] default core: bins with density > 0.750 = 31.68 % ( 2235 / 7056 )
[12/06 16:13:55   4007s] Density distribution unevenness ratio = 58.594%
[12/06 16:13:55   4007s] Density distribution unevenness ratio (U70) = 20.808%
[12/06 16:13:55   4007s] Density distribution unevenness ratio (U80) = 11.505%
[12/06 16:13:55   4007s] Density distribution unevenness ratio (U90) = 3.449%
[12/06 16:13:55   4007s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.072, REAL:0.073, MEM:4131.0M, EPOCH TIME: 1733519635.698202
[12/06 16:13:55   4007s] RPlace postIncrNP: Density = 1.084444 -> 1.033333.
[12/06 16:13:55   4007s] RPlace postIncrNP Info: Density distribution changes:
[12/06 16:13:55   4007s] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[12/06 16:13:55   4007s] [1.05 - 1.10] :	 2 (0.03%) -> 0 (0.00%)
[12/06 16:13:55   4007s] [1.00 - 1.05] :	 4 (0.06%) -> 2 (0.03%)
[12/06 16:13:55   4007s] [0.95 - 1.00] :	 840 (11.90%) -> 824 (11.68%)
[12/06 16:13:55   4007s] [0.90 - 0.95] :	 697 (9.88%) -> 666 (9.44%)
[12/06 16:13:55   4007s] [0.85 - 0.90] :	 487 (6.90%) -> 518 (7.34%)
[12/06 16:13:55   4007s] [0.80 - 0.85] :	 158 (2.24%) -> 183 (2.59%)
[12/06 16:13:55   4007s] Move report: incrNP moves 4991 insts, mean move: 8.82 um, max move: 123.40 um 
[12/06 16:13:55   4007s] 	Max move on inst (ys[1].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/U878): (287.80, 938.00) --> (360.80, 988.40)
[12/06 16:13:55   4007s] Finished incrNP (cpu=0:00:14.0, real=0:00:14.0, mem=4131.0M)
[12/06 16:13:55   4007s] End of Small incrNP (cpu=0:00:14.0, real=0:00:14.0)
[12/06 16:13:55   4007s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:4131.0M, EPOCH TIME: 1733519635.713120
[12/06 16:13:55   4007s] Starting refinePlace ...
[12/06 16:13:55   4007s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/06 16:13:55   4007s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/06 16:13:56   4007s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:4131.0M, EPOCH TIME: 1733519636.016097
[12/06 16:13:56   4007s] DDP initSite1 nrRow 831 nrJob 831
[12/06 16:13:56   4007s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:4131.0M, EPOCH TIME: 1733519636.016189
[12/06 16:13:56   4007s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.012, REAL:0.012, MEM:4131.0M, EPOCH TIME: 1733519636.027908
[12/06 16:13:56   4007s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:4131.0M, EPOCH TIME: 1733519636.027982
[12/06 16:13:56   4007s] DDP markSite nrRow 831 nrJob 831
[12/06 16:13:56   4007s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.020, REAL:0.020, MEM:4131.0M, EPOCH TIME: 1733519636.048176
[12/06 16:13:56   4007s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.032, REAL:0.032, MEM:4131.0M, EPOCH TIME: 1733519636.048273
[12/06 16:13:56   4007s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[12/06 16:13:56   4007s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:4131.0M, EPOCH TIME: 1733519636.231627
[12/06 16:13:56   4007s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:4131.0M, EPOCH TIME: 1733519636.231704
[12/06 16:13:56   4007s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.057, REAL:0.057, MEM:4131.0M, EPOCH TIME: 1733519636.288592
[12/06 16:13:56   4007s] ** Cut row section cpu time 0:00:00.1.
[12/06 16:13:56   4007s]  ** Cut row section real time 0:00:00.0.
[12/06 16:13:56   4007s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.057, REAL:0.058, MEM:4131.0M, EPOCH TIME: 1733519636.289221
[12/06 16:13:56   4007s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[12/06 16:13:56   4007s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:4131.0M, EPOCH TIME: 1733519636.369736
[12/06 16:13:56   4007s] OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.000, MEM:4131.0M, EPOCH TIME: 1733519636.369972
[12/06 16:13:56   4007s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[12/06 16:13:56   4007s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:4131.0M, EPOCH TIME: 1733519636.383484
[12/06 16:13:56   4007s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:4131.0M, EPOCH TIME: 1733519636.383550
[12/06 16:13:56   4008s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.106, REAL:0.106, MEM:4131.0M, EPOCH TIME: 1733519636.489424
[12/06 16:13:56   4008s] ** Cut row section cpu time 0:00:00.1.
[12/06 16:13:56   4008s]  ** Cut row section real time 0:00:00.0.
[12/06 16:13:56   4008s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.107, REAL:0.108, MEM:4131.0M, EPOCH TIME: 1733519636.490991
[12/06 16:13:58   4009s]   Spread Effort: high, standalone mode, useDDP on.
[12/06 16:13:58   4009s] [CPU] RefinePlace/preRPlace (cpu=0:00:02.7, real=0:00:03.0, mem=4131.0MB) @(1:06:47 - 1:06:50).
[12/06 16:13:58   4009s] Move report: preRPlace moves 4514 insts, mean move: 0.55 um, max move: 9.00 um 
[12/06 16:13:58   4009s] 	Max move on inst (ys[0].xs[3].torus_switch_xy/s_out_data_reg_reg[23]): (517.80, 248.60) --> (512.40, 245.00)
[12/06 16:13:58   4009s] 	Length: 19 sites, height: 1 rows, site name: core, cell type: DFQD1
[12/06 16:13:58   4010s] wireLenOptFixPriorityInst 58185 inst fixed
[12/06 16:13:58   4010s] Placement tweakage begins.
[12/06 16:13:59   4010s] wire length = 5.095e+06
[12/06 16:14:00   4012s] wire length = 5.085e+06
[12/06 16:14:00   4012s] Placement tweakage ends.
[12/06 16:14:00   4012s] Move report: tweak moves 3236 insts, mean move: 2.18 um, max move: 14.00 um 
[12/06 16:14:00   4012s] 	Max move on inst (ys[0].xs[1].torus_switch_xy/west_conn_rx/U21): (952.80, 257.60) --> (966.80, 257.60)
[12/06 16:14:00   4012s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:02.5, real=0:00:02.0, mem=4131.0MB) @(1:06:50 - 1:06:53).
[12/06 16:14:01   4012s] 
[12/06 16:14:01   4012s] Running Spiral with 1 thread in Normal Mode  fetchWidth=1024 
[12/06 16:14:05   4017s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7ff4581f0e08.
[12/06 16:14:05   4017s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 16:14:05   4017s] Move report: legalization moves 1315 insts, mean move: 3.77 um, max move: 62.50 um spiral
[12/06 16:14:05   4017s] 	Max move on inst (FE_OCPC12331_ys_0__xs_3__noc_if_inst_east_packet_payload__data__16): (555.80, 232.40) --> (555.40, 294.50)
[12/06 16:14:05   4017s] [CPU] RefinePlace/Spiral (cpu=0:00:02.0, real=0:00:00.0)
[12/06 16:14:05   4017s] [CPU] RefinePlace/Commit (cpu=0:00:02.4, real=0:00:04.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:02.4, real=0:00:04.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/06 16:14:05   4017s] [CPU] RefinePlace/Legalization (cpu=0:00:04.7, real=0:00:05.0, mem=4099.0MB) @(1:06:53 - 1:06:57).
[12/06 16:14:05   4017s] Move report: Detail placement moves 7874 insts, mean move: 1.75 um, max move: 62.50 um 
[12/06 16:14:05   4017s] 	Max move on inst (FE_OCPC12331_ys_0__xs_3__noc_if_inst_east_packet_payload__data__16): (555.80, 232.40) --> (555.40, 294.50)
[12/06 16:14:05   4017s] 	Runtime: CPU: 0:00:10.0 REAL: 0:00:10.0 MEM: 4099.0MB
[12/06 16:14:05   4017s] Statistics of distance of Instance movement in refine placement:
[12/06 16:14:05   4017s]   maximum (X+Y) =       126.00 um
[12/06 16:14:05   4017s]   inst (ys[1].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/U878) with max move: (287.8, 938) -> (363.4, 988.4)
[12/06 16:14:05   4017s]   mean    (X+Y) =         4.85 um
[12/06 16:14:05   4017s] Total instances flipped for legalization: 646
[12/06 16:14:05   4017s] Summary Report:
[12/06 16:14:05   4017s] Instances move: 10829 (out of 116132 movable)
[12/06 16:14:05   4017s] Instances flipped: 646
[12/06 16:14:05   4017s] Mean displacement: 4.85 um
[12/06 16:14:05   4017s] Max displacement: 126.00 um (Instance: ys[1].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/U878) (287.8, 938) -> (363.4, 988.4)
[12/06 16:14:05   4017s] 	Length: 4 sites, height: 1 rows, site name: core, cell type: NR2D0
[12/06 16:14:05   4017s] Total instances moved : 10829
[12/06 16:14:05   4017s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:10.064, REAL:10.056, MEM:4099.0M, EPOCH TIME: 1733519645.769012
[12/06 16:14:05   4017s] Total net bbox length = 3.955e+06 (2.029e+06 1.927e+06) (ext = 1.734e+04)
[12/06 16:14:05   4017s] Runtime: CPU: 0:00:24.2 REAL: 0:00:24.0 MEM: 4099.0MB
[12/06 16:14:05   4017s] [CPU] RefinePlace/total (cpu=0:00:24.2, real=0:00:24.0, mem=4099.0MB) @(1:06:33 - 1:06:57).
[12/06 16:14:05   4017s] *** Finished refinePlace (1:06:57 mem=4099.0M) ***
[12/06 16:14:05   4017s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1664445.11
[12/06 16:14:05   4017s] OPERPROF: Finished RefinePlace at level 1, CPU:24.284, REAL:24.555, MEM:4099.0M, EPOCH TIME: 1733519645.822578
[12/06 16:14:06   4017s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4099.0M, EPOCH TIME: 1733519646.268481
[12/06 16:14:06   4017s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:121341).
[12/06 16:14:06   4017s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 16:14:06   4018s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 16:14:06   4018s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 16:14:06   4018s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.340, REAL:0.340, MEM:3977.0M, EPOCH TIME: 1733519646.608692
[12/06 16:14:06   4018s] *** maximum move = 126.00 um ***
[12/06 16:14:06   4018s] *** Finished re-routing un-routed nets (3977.0M) ***
[12/06 16:14:08   4019s] OPERPROF: Starting DPlace-Init at level 1, MEM:3977.0M, EPOCH TIME: 1733519648.147569
[12/06 16:14:08   4019s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3977.0M, EPOCH TIME: 1733519648.241416
[12/06 16:14:08   4019s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 16:14:08   4019s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 16:14:08   4019s] 
[12/06 16:14:08   4019s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/06 16:14:08   4019s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.114, REAL:0.114, MEM:3977.0M, EPOCH TIME: 1733519648.355600
[12/06 16:14:08   4019s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3977.0M, EPOCH TIME: 1733519648.355696
[12/06 16:14:08   4019s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.001, MEM:3993.0M, EPOCH TIME: 1733519648.356327
[12/06 16:14:08   4019s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.239, REAL:0.240, MEM:3993.0M, EPOCH TIME: 1733519648.387470
[12/06 16:14:09   4020s] 
[12/06 16:14:09   4020s] *** Finish Physical Update (cpu=0:00:28.4 real=0:00:29.0 mem=3993.0M) ***
[12/06 16:14:09   4020s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.1664445.3
[12/06 16:14:10   4021s] ** GigaOpt Optimizer WNS Slack -1.729 TNS Slack -490.589 Density 34.18
[12/06 16:14:10   4022s] Recovering Place ECO bump
[12/06 16:14:10   4022s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3993.0M, EPOCH TIME: 1733519650.452439
[12/06 16:14:10   4022s] Found 0 hard placement blockage before merging.
[12/06 16:14:10   4022s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.002, REAL:0.002, MEM:3993.0M, EPOCH TIME: 1733519650.454763
[12/06 16:14:11   4022s] Active Path Group: reg2reg  
[12/06 16:14:11   4023s] +--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+----------------------------------------------------+
[12/06 16:14:11   4023s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |        Worst View         |Pathgroup|                     End Point                      |
[12/06 16:14:11   4023s] +--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+----------------------------------------------------+
[12/06 16:14:11   4023s] |  -1.729|   -1.729|-490.589| -490.589|   34.18%|   0:00:00.0| 3993.0M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/06 16:14:11   4023s] |        |         |        |         |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[17][30]/D             |
[12/06 16:14:11   4023s] |  -1.401|   -1.401|-347.060| -347.060|   34.18%|   0:00:00.0| 3993.0M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/06 16:14:11   4023s] |        |         |        |         |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[14][4]/D              |
[12/06 16:14:11   4023s] |  -1.299|   -1.299|-226.884| -226.884|   34.18%|   0:00:00.0| 3993.0M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/06 16:14:11   4023s] |        |         |        |         |         |            |        |                           |         | gic[0].vc_fifo/fifo_data_reg[3][12]/D              |
[12/06 16:14:11   4023s] |  -1.231|   -1.231|-114.983| -114.983|   34.18%|   0:00:00.0| 3993.0M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/06 16:14:11   4023s] |        |         |        |         |         |            |        |                           |         | gic[2].vc_fifo/fifo_data_reg[27][16]/D             |
[12/06 16:14:12   4023s] |  -1.214|   -1.214|-114.791| -114.791|   34.18%|   0:00:01.0| 3993.0M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/06 16:14:12   4023s] |        |         |        |         |         |            |        |                           |         | gic[2].vc_fifo/fifo_data_reg[9][16]/D              |
[12/06 16:14:12   4023s] |  -1.199|   -1.199|-113.695| -113.695|   34.18%|   0:00:00.0| 3993.0M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/06 16:14:12   4023s] |        |         |        |         |         |            |        |                           |         | gic[0].vc_fifo/fifo_data_reg[16][16]/D             |
[12/06 16:14:12   4024s] |  -1.194|   -1.194|-112.473| -112.473|   34.19%|   0:00:00.0| 3993.0M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/06 16:14:12   4024s] |        |         |        |         |         |            |        |                           |         | gic[0].vc_fifo/fifo_data_reg[16][16]/D             |
[12/06 16:14:12   4024s] |  -1.185|   -1.185|-111.551| -111.551|   34.19%|   0:00:00.0| 3993.0M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/06 16:14:12   4024s] |        |         |        |         |         |            |        |                           |         | gic[0].vc_fifo/fifo_data_reg[16][16]/D             |
[12/06 16:14:13   4024s] |  -1.178|   -1.178|-110.868| -110.868|   34.19%|   0:00:01.0| 4012.1M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/06 16:14:13   4024s] |        |         |        |         |         |            |        |                           |         | gic[0].vc_fifo/fifo_data_reg[16][16]/D             |
[12/06 16:14:13   4025s] |   0.020|    0.029|   0.000|    0.000|   34.19%|   0:00:00.0| 4012.1M|                         NA|       NA| NA                                                 |
[12/06 16:14:13   4025s] |   0.020|    0.029|   0.000|    0.000|   34.19%|   0:00:00.0| 4012.1M|   view_functional_wcl_slow|       NA| NA                                                 |
[12/06 16:14:13   4025s] +--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+----------------------------------------------------+
[12/06 16:14:13   4025s] 
[12/06 16:14:13   4025s] *** Finish Core Optimize Step (cpu=0:00:02.5 real=0:00:02.0 mem=4012.1M) ***
[12/06 16:14:13   4025s] 
[12/06 16:14:13   4025s] *** Finished Optimize Step Cumulative (cpu=0:00:02.7 real=0:00:02.0 mem=4012.1M) ***
[12/06 16:14:13   4025s] Deleting 0 temporary hard placement blockage(s).
[12/06 16:14:13   4025s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4012.1M, EPOCH TIME: 1733519653.975387
[12/06 16:14:13   4025s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:121359).
[12/06 16:14:14   4025s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 16:14:14   4025s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 16:14:14   4025s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 16:14:14   4025s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.333, REAL:0.334, MEM:3993.1M, EPOCH TIME: 1733519654.309568
[12/06 16:14:14   4025s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3993.1M, EPOCH TIME: 1733519654.395279
[12/06 16:14:14   4025s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3993.1M, EPOCH TIME: 1733519654.395383
[12/06 16:14:14   4026s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3993.1M, EPOCH TIME: 1733519654.485196
[12/06 16:14:14   4026s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 16:14:14   4026s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 16:14:14   4026s] 
[12/06 16:14:14   4026s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/06 16:14:14   4026s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.113, REAL:0.114, MEM:3993.1M, EPOCH TIME: 1733519654.599054
[12/06 16:14:14   4026s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:3993.1M, EPOCH TIME: 1733519654.599158
[12/06 16:14:14   4026s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:3993.1M, EPOCH TIME: 1733519654.599505
[12/06 16:14:14   4026s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.235, REAL:0.235, MEM:3993.1M, EPOCH TIME: 1733519654.630652
[12/06 16:14:14   4026s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.235, REAL:0.235, MEM:3993.1M, EPOCH TIME: 1733519654.630700
[12/06 16:14:14   4026s] TDRefine: refinePlace mode is spiral
[12/06 16:14:14   4026s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1664445.12
[12/06 16:14:14   4026s] OPERPROF: Starting RefinePlace at level 1, MEM:3993.1M, EPOCH TIME: 1733519654.630768
[12/06 16:14:14   4026s] *** Starting refinePlace (1:07:06 mem=3993.1M) ***
[12/06 16:14:14   4026s] Total net bbox length = 3.956e+06 (2.029e+06 1.927e+06) (ext = 1.734e+04)
[12/06 16:14:14   4026s] 
[12/06 16:14:14   4026s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/06 16:14:14   4026s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/06 16:14:14   4026s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/06 16:14:14   4026s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/06 16:14:14   4026s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3993.1M, EPOCH TIME: 1733519654.812401
[12/06 16:14:14   4026s] Starting refinePlace ...
[12/06 16:14:14   4026s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/06 16:14:14   4026s] One DDP V2 for no tweak run.
[12/06 16:14:15   4026s] 
[12/06 16:14:15   4026s] Running Spiral with 1 thread in Normal Mode  fetchWidth=1024 
[12/06 16:14:19   4031s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7ff4581f0e08.
[12/06 16:14:19   4031s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 16:14:19   4031s] Move report: legalization moves 277 insts, mean move: 5.68 um, max move: 50.00 um spiral
[12/06 16:14:19   4031s] 	Max move on inst (ys[2].xs[2].torus_switch_xy/xbar_gen[9].xbar_inst): (1284.92, 1346.60) --> (1270.92, 1382.60)
[12/06 16:14:19   4031s] [CPU] RefinePlace/Spiral (cpu=0:00:01.9, real=0:00:02.0)
[12/06 16:14:19   4031s] [CPU] RefinePlace/Commit (cpu=0:00:02.4, real=0:00:02.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:02.4, real=0:00:02.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/06 16:14:19   4031s] [CPU] RefinePlace/Legalization (cpu=0:00:04.7, real=0:00:05.0, mem=3980.2MB) @(1:07:06 - 1:07:11).
[12/06 16:14:19   4031s] Move report: Detail placement moves 277 insts, mean move: 5.68 um, max move: 50.00 um 
[12/06 16:14:19   4031s] 	Max move on inst (ys[2].xs[2].torus_switch_xy/xbar_gen[9].xbar_inst): (1284.92, 1346.60) --> (1270.92, 1382.60)
[12/06 16:14:19   4031s] 	Runtime: CPU: 0:00:04.8 REAL: 0:00:05.0 MEM: 3980.2MB
[12/06 16:14:19   4031s] Statistics of distance of Instance movement in refine placement:
[12/06 16:14:19   4031s]   maximum (X+Y) =        50.00 um
[12/06 16:14:19   4031s]   inst (ys[2].xs[2].torus_switch_xy/xbar_gen[9].xbar_inst) with max move: (1284.92, 1346.6) -> (1270.92, 1382.6)
[12/06 16:14:19   4031s]   mean    (X+Y) =         5.68 um
[12/06 16:14:19   4031s] Summary Report:
[12/06 16:14:19   4031s] Instances move: 277 (out of 116144 movable)
[12/06 16:14:19   4031s] Instances flipped: 0
[12/06 16:14:19   4031s] Mean displacement: 5.68 um
[12/06 16:14:19   4031s] Max displacement: 50.00 um (Instance: ys[2].xs[2].torus_switch_xy/xbar_gen[9].xbar_inst) (1284.92, 1346.6) -> (1270.92, 1382.6)
[12/06 16:14:19   4031s] 	Length: 28 sites, height: 2 rows, site name: core, cell type: torus_xbar_1b
[12/06 16:14:19   4031s] Total instances moved : 277
[12/06 16:14:19   4031s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:4.797, REAL:4.817, MEM:3980.2M, EPOCH TIME: 1733519659.629897
[12/06 16:14:19   4031s] Total net bbox length = 3.958e+06 (2.029e+06 1.928e+06) (ext = 1.734e+04)
[12/06 16:14:19   4031s] Runtime: CPU: 0:00:05.0 REAL: 0:00:05.0 MEM: 3980.2MB
[12/06 16:14:19   4031s] [CPU] RefinePlace/total (cpu=0:00:05.0, real=0:00:05.0, mem=3980.2MB) @(1:07:06 - 1:07:11).
[12/06 16:14:19   4031s] *** Finished refinePlace (1:07:11 mem=3980.2M) ***
[12/06 16:14:19   4031s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1664445.12
[12/06 16:14:19   4031s] OPERPROF: Finished RefinePlace at level 1, CPU:5.032, REAL:5.053, MEM:3980.2M, EPOCH TIME: 1733519659.683535
[12/06 16:14:20   4031s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3980.2M, EPOCH TIME: 1733519660.127170
[12/06 16:14:20   4031s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:121359).
[12/06 16:14:20   4031s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 16:14:20   4031s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 16:14:20   4031s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 16:14:20   4032s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.338, REAL:0.339, MEM:3977.2M, EPOCH TIME: 1733519660.465678
[12/06 16:14:20   4032s] *** maximum move = 50.00 um ***
[12/06 16:14:20   4032s] *** Finished re-routing un-routed nets (3977.2M) ***
[12/06 16:14:20   4032s] OPERPROF: Starting DPlace-Init at level 1, MEM:3977.2M, EPOCH TIME: 1733519660.897868
[12/06 16:14:20   4032s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3977.2M, EPOCH TIME: 1733519660.991296
[12/06 16:14:20   4032s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 16:14:20   4032s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 16:14:21   4032s] 
[12/06 16:14:21   4032s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/06 16:14:21   4032s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.111, REAL:0.112, MEM:3977.2M, EPOCH TIME: 1733519661.102912
[12/06 16:14:21   4032s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3977.2M, EPOCH TIME: 1733519661.103016
[12/06 16:14:21   4032s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.001, MEM:3993.2M, EPOCH TIME: 1733519661.103658
[12/06 16:14:21   4032s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.236, REAL:0.237, MEM:3993.2M, EPOCH TIME: 1733519661.134711
[12/06 16:14:22   4033s] 
[12/06 16:14:22   4033s] *** Finish Physical Update (cpu=0:00:08.0 real=0:00:09.0 mem=3993.2M) ***
[12/06 16:14:22   4034s] ** GigaOpt Optimizer WNS Slack -1.127 TNS Slack -208.793 Density 34.19
[12/06 16:14:22   4034s] OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   | 3.402|   0.000|
|reg2reg   |-1.127|-208.793|
|HEPG      |-1.127|-208.793|
|All Paths |-1.127|-208.793|
+----------+------+--------+

[12/06 16:14:22   4034s] Bottom Preferred Layer:
[12/06 16:14:22   4034s] +-----------+------------+------------+------------+----------+
[12/06 16:14:22   4034s] |   Layer   |     DB     |   OPT_LA   |    CLK     |   Rule   |
[12/06 16:14:22   4034s] +-----------+------------+------------+------------+----------+
[12/06 16:14:22   4034s] | M3 (z=3)  |          0 |          0 |       2092 | default  |
[12/06 16:14:22   4034s] | M8 (z=8)  |       1524 |          9 |          0 | default  |
[12/06 16:14:22   4034s] +-----------+------------+------------+------------+----------+
[12/06 16:14:22   4034s] Via Pillar Rule:
[12/06 16:14:22   4034s]     None
[12/06 16:14:22   4034s] 
[12/06 16:14:22   4034s] *** Finish post-CTS Setup Fixing (cpu=0:05:43 real=0:05:45 mem=3993.2M) ***
[12/06 16:14:22   4034s] 
[12/06 16:14:22   4034s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.1664445.1
[12/06 16:14:23   4034s] Total-nets :: 119490, Stn-nets :: 62509, ratio :: 52.3132 %, Total-len 4.98334e+06, Stn-len 3.05036e+06
[12/06 16:14:23   4034s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3974.1M, EPOCH TIME: 1733519663.020058
[12/06 16:14:23   4034s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1975).
[12/06 16:14:23   4034s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 16:14:23   4034s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 16:14:23   4034s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 16:14:23   4034s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.303, REAL:0.304, MEM:3877.1M, EPOCH TIME: 1733519663.323868
[12/06 16:14:23   4034s] TotalInstCnt at PhyDesignMc Destruction: 118119
[12/06 16:14:23   4034s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1664445.8
[12/06 16:14:23   4034s] *** WnsOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:05:48.5/0:05:50.9 (1.0), totSession cpu/real = 1:07:14.9/1:07:28.4 (1.0), mem = 3877.1M
[12/06 16:14:23   4034s] 
[12/06 16:14:23   4034s] =============================================================================================
[12/06 16:14:23   4034s]  Step TAT Report : WnsOpt #1 / ccopt_design #1                                  21.17-s075_1
[12/06 16:14:23   4034s] =============================================================================================
[12/06 16:14:23   4034s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/06 16:14:23   4034s] ---------------------------------------------------------------------------------------------
[12/06 16:14:23   4034s] [ SkewClock              ]      2   0:00:51.6  (  14.7 % )     0:01:49.0 /  0:01:48.0    1.0
[12/06 16:14:23   4034s] [ SlackTraversorInit     ]      5   0:00:06.7  (   1.9 % )     0:00:06.7 /  0:00:06.7    1.0
[12/06 16:14:23   4034s] [ LibAnalyzerInit        ]      1   0:00:00.8  (   0.2 % )     0:00:00.8 /  0:00:00.8    1.0
[12/06 16:14:23   4034s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/06 16:14:23   4034s] [ PlacerInterfaceInit    ]      1   0:00:01.0  (   0.3 % )     0:00:01.0 /  0:00:01.0    1.0
[12/06 16:14:23   4034s] [ PlacerPlacementInit    ]      4   0:00:01.1  (   0.3 % )     0:00:01.1 /  0:00:01.1    1.0
[12/06 16:14:23   4034s] [ RouteCongInterfaceInit ]      1   0:00:00.6  (   0.2 % )     0:00:01.3 /  0:00:01.3    1.0
[12/06 16:14:23   4034s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/06 16:14:23   4034s] [ TransformInit          ]      1   0:00:02.5  (   0.7 % )     0:00:02.5 /  0:00:02.5    1.0
[12/06 16:14:23   4034s] [ OptimizationStep       ]      4   0:00:01.7  (   0.5 % )     0:03:22.4 /  0:03:21.0    1.0
[12/06 16:14:23   4034s] [ SmallTnsOpt            ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/06 16:14:23   4034s] [ OptSingleIteration     ]    314   0:00:00.6  (   0.2 % )     0:01:31.6 /  0:01:31.2    1.0
[12/06 16:14:23   4034s] [ OptGetWeight           ]    314   0:00:02.3  (   0.6 % )     0:00:02.3 /  0:00:02.3    1.0
[12/06 16:14:23   4034s] [ OptEval                ]    314   0:00:54.9  (  15.6 % )     0:00:54.9 /  0:00:54.8    1.0
[12/06 16:14:23   4034s] [ OptCommit              ]    314   0:00:01.2  (   0.3 % )     0:00:01.2 /  0:00:01.2    1.0
[12/06 16:14:23   4034s] [ PostCommitDelayUpdate  ]    314   0:00:00.7  (   0.2 % )     0:00:12.8 /  0:00:12.8    1.0
[12/06 16:14:23   4034s] [ IncrDelayCalc          ]   1418   0:00:12.1  (   3.4 % )     0:00:12.1 /  0:00:12.1    1.0
[12/06 16:14:23   4034s] [ SetupOptGetWorkingSet  ]    803   0:00:01.5  (   0.4 % )     0:00:01.5 /  0:00:01.3    0.9
[12/06 16:14:23   4034s] [ SetupOptGetActiveNode  ]    803   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.2
[12/06 16:14:23   4034s] [ SetupOptSlackGraph     ]    314   0:00:01.4  (   0.4 % )     0:00:01.4 /  0:00:01.4    1.0
[12/06 16:14:23   4034s] [ RefinePlace            ]      4   0:02:06.8  (  36.1 % )     0:02:10.5 /  0:02:09.4    1.0
[12/06 16:14:23   4034s] [ TimingUpdate           ]      4   0:00:03.7  (   1.1 % )     0:00:03.7 /  0:00:03.7    1.0
[12/06 16:14:23   4034s] [ IncrTimingUpdate       ]    325   0:00:17.0  (   4.8 % )     0:00:17.0 /  0:00:16.9    1.0
[12/06 16:14:23   4034s] [ QThreadWait            ]      1   0:00:57.5  (  16.4 % )     0:00:57.5 /  0:00:56.5      *
[12/06 16:14:23   4034s] [ MISC                   ]          0:00:05.3  (   1.5 % )     0:00:05.3 /  0:00:05.3    1.0
[12/06 16:14:23   4034s] ---------------------------------------------------------------------------------------------
[12/06 16:14:23   4034s]  WnsOpt #1 TOTAL                    0:05:50.9  ( 100.0 % )     0:05:50.9 /  0:05:48.5    1.0
[12/06 16:14:23   4034s] ---------------------------------------------------------------------------------------------
[12/06 16:14:23   4034s] 
[12/06 16:14:23   4034s] End: GigaOpt Optimization in WNS mode
[12/06 16:14:23   4034s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/06 16:14:23   4034s] Deleting Lib Analyzer.
[12/06 16:14:23   4035s] Begin: GigaOpt Optimization in TNS mode
[12/06 16:14:23   4035s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.95 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -postCTS -pgMode all -nativePathGroupFlow -wtns -nonLegalPlaceEcoBumpRecoveryInTNSOpt -NDROptEffortAuto -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1
[12/06 16:14:23   4035s] Info: 1999 nets with fixed/cover wires excluded.
[12/06 16:14:23   4035s] Info: 2092 clock nets excluded from IPO operation.
[12/06 16:14:23   4035s] *** TnsOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 1:07:15.4/1:07:29.0 (1.0), mem = 3877.1M
[12/06 16:14:23   4035s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1664445.9
[12/06 16:14:23   4035s] PhyDesignGrid: maxLocalDensity 0.95, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/06 16:14:23   4035s] ### Creating PhyDesignMc. totSessionCpu=1:07:15 mem=3877.1M
[12/06 16:14:23   4035s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/06 16:14:23   4035s] OPERPROF: Starting DPlace-Init at level 1, MEM:3877.1M, EPOCH TIME: 1733519663.890398
[12/06 16:14:23   4035s] Processing tracks to init pin-track alignment.
[12/06 16:14:23   4035s] z: 2, totalTracks: 1
[12/06 16:14:23   4035s] z: 4, totalTracks: 1
[12/06 16:14:23   4035s] z: 6, totalTracks: 1
[12/06 16:14:23   4035s] z: 8, totalTracks: 1
[12/06 16:14:23   4035s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/06 16:14:23   4035s] # Floorplan has 32 instGroups (with no HInst) out of 80 Groups
[12/06 16:14:23   4035s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3877.1M, EPOCH TIME: 1733519663.983701
[12/06 16:14:23   4035s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 16:14:23   4035s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 16:14:23   4035s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[12/06 16:14:24   4035s] 
[12/06 16:14:24   4035s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/06 16:14:24   4035s] 
[12/06 16:14:24   4035s]  Skipping Bad Lib Cell Checking (CMU) !
[12/06 16:14:24   4035s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.117, REAL:0.117, MEM:3877.1M, EPOCH TIME: 1733519664.101098
[12/06 16:14:24   4035s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3877.1M, EPOCH TIME: 1733519664.101199
[12/06 16:14:24   4035s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.001, MEM:3877.1M, EPOCH TIME: 1733519664.101858
[12/06 16:14:24   4035s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:01.0, mem=3877.1MB).
[12/06 16:14:24   4035s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.242, REAL:0.243, MEM:3877.1M, EPOCH TIME: 1733519664.132915
[12/06 16:14:24   4036s] TotalInstCnt at PhyDesignMc Initialization: 118119
[12/06 16:14:24   4036s] ### Creating PhyDesignMc, finished. totSessionCpu=1:07:16 mem=3877.1M
[12/06 16:14:24   4036s] ### Creating RouteCongInterface, started
[12/06 16:14:24   4036s] 
[12/06 16:14:24   4036s] Creating Lib Analyzer ...
[12/06 16:14:25   4036s] Total number of usable buffers from Lib Analyzer: 10 ( CKBD1 CKBD2 BUFFD2 CKBD4 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 low_swing_rx)
[12/06 16:14:25   4036s] Total number of usable inverters from Lib Analyzer: 15 ( INVD1 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 CKND12 CKND16)
[12/06 16:14:25   4036s] Total number of usable delay cells from Lib Analyzer: 18 ( CKBD0 BUFFD1 BUFFD0 DEL005 CKBD3 BUFFD3 DEL01 DEL015 CKBD6 DEL02 DEL0 CKBD8 DEL1 CKBD12 DEL2 CKBD16 DEL3 DEL4)
[12/06 16:14:25   4036s] 
[12/06 16:14:25   4036s] {RT rc_corner 0 10 10 {8 0} {9 0} 2}
[12/06 16:14:25   4037s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:07:17 mem=3879.1M
[12/06 16:14:25   4037s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:07:17 mem=3879.1M
[12/06 16:14:25   4037s] Creating Lib Analyzer, finished. 
[12/06 16:14:26   4037s] 
[12/06 16:14:26   4037s] #optDebug:  {2, 1.000, 0.8500} {3, 0.847, 0.8500} {4, 0.694, 0.8500} {5, 0.541, 0.8500} {6, 0.388, 0.8500} {7, 0.083, 0.8500} {8, 0.083, 0.8500} {9, 0.006, 0.8500} {10, 0.006, 0.8500} 
[12/06 16:14:26   4037s] 
[12/06 16:14:26   4037s] #optDebug: {0, 1.000}
[12/06 16:14:26   4037s] ### Creating RouteCongInterface, finished
[12/06 16:14:26   4037s] {MG  {8 0 1.8 0.133347}  {9 0 17 1.25} }
[12/06 16:14:26   4037s] ### Creating LA Mngr. totSessionCpu=1:07:18 mem=3879.1M
[12/06 16:14:26   4037s] ### Creating LA Mngr, finished. totSessionCpu=1:07:18 mem=3879.1M
[12/06 16:14:26   4038s] *info: 2092 clock nets excluded
[12/06 16:14:27   4038s] *info: 1357 no-driver nets excluded.
[12/06 16:14:27   4038s] *info: 1999 nets with fixed/cover wires excluded.
[12/06 16:14:28   4040s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.1664445.2
[12/06 16:14:28   4040s] PathGroup :  reg2reg  TargetSlack : 0.0136 
[12/06 16:14:29   4040s] ** GigaOpt Optimizer WNS Slack -1.127 TNS Slack -208.793 Density 34.19
[12/06 16:14:29   4041s] Optimizer TNS Opt
[12/06 16:14:29   4041s] OptDebug: Start of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   | 3.402|   0.000|
|reg2reg   |-1.127|-208.793|
|HEPG      |-1.127|-208.793|
|All Paths |-1.127|-208.793|
+----------+------+--------+

[12/06 16:14:29   4041s] CCOptDebug: Start of Optimizer TNS Pass: reg2reg* WNS -1.127ns TNS -208.793ns; HEPG WNS -1.127ns TNS -208.793ns; all paths WNS -1.127ns TNS -208.793ns; Real time 0:45:32
[12/06 16:14:29   4041s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3946.0M, EPOCH TIME: 1733519669.904628
[12/06 16:14:29   4041s] Found 0 hard placement blockage before merging.
[12/06 16:14:29   4041s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.004, REAL:0.004, MEM:3946.0M, EPOCH TIME: 1733519669.908217
[12/06 16:14:41   4053s] Active Path Group: reg2reg  
[12/06 16:14:42   4053s] +--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+----------------------------------------------------+
[12/06 16:14:42   4053s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |        Worst View         |Pathgroup|                     End Point                      |
[12/06 16:14:42   4053s] +--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+----------------------------------------------------+
[12/06 16:14:42   4053s] |  -1.127|   -1.127|-208.793| -208.793|   34.19%|   0:00:01.0| 3946.0M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/06 16:14:42   4053s] |        |         |        |         |         |            |        |                           |         | gic[2].vc_fifo/fifo_data_reg[28][8]/D              |
[12/06 16:14:42   4053s] |  -0.875|   -0.875|-116.658| -116.658|   34.19%|   0:00:00.0| 3965.0M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/06 16:14:42   4053s] |        |         |        |         |         |            |        |                           |         | gic[2].vc_fifo/fifo_data_reg[31][12]/D             |
[12/06 16:14:42   4053s] |  -0.590|   -0.590| -47.253|  -47.253|   34.19%|   0:00:00.0| 3969.6M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/06 16:14:42   4053s] |        |         |        |         |         |            |        |                           |         | gic[2].vc_fifo/fifo_data_reg[24][24]/D             |
[12/06 16:14:42   4053s] |   0.020|    0.029|   0.000|    0.000|   34.19%|   0:00:00.0| 3969.6M|                         NA|       NA| NA                                                 |
[12/06 16:14:43   4055s] |   0.020|    0.029|   0.000|    0.000|   34.19%|   0:00:01.0| 3969.6M|   view_functional_wcl_slow|       NA| NA                                                 |
[12/06 16:14:43   4055s] +--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+----------------------------------------------------+
[12/06 16:14:43   4055s] 
[12/06 16:14:43   4055s] *** Finish Core Optimize Step (cpu=0:00:02.1 real=0:00:02.0 mem=3969.6M) ***
[12/06 16:14:53   4065s] 
[12/06 16:14:53   4065s] *** Finished Optimize Step Cumulative (cpu=0:00:23.0 real=0:00:23.0 mem=3969.6M) ***
[12/06 16:14:53   4065s] Deleting 0 temporary hard placement blockage(s).
[12/06 16:14:53   4065s] OptDebug: End of Optimizer TNS Pass:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |3.402|0.000|
|reg2reg   |0.029|0.000|
|HEPG      |0.029|0.000|
|All Paths |0.029|0.000|
+----------+-----+-----+

[12/06 16:14:54   4065s] CCOptDebug: End of Optimizer TNS Pass: reg2reg* WNS 0.029ns TNS 0.000ns; HEPG WNS 0.029ns TNS 0.000ns; all paths WNS 0.029ns TNS 0.000ns; Real time 0:45:57
[12/06 16:14:54   4065s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.1664445.4
[12/06 16:14:54   4065s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3969.6M, EPOCH TIME: 1733519694.220262
[12/06 16:14:54   4065s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:121359).
[12/06 16:14:54   4065s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 16:14:54   4066s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 16:14:54   4066s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 16:14:54   4066s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.350, REAL:0.351, MEM:3969.6M, EPOCH TIME: 1733519694.570844
[12/06 16:14:54   4066s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3969.6M, EPOCH TIME: 1733519694.654393
[12/06 16:14:54   4066s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3969.6M, EPOCH TIME: 1733519694.654522
[12/06 16:14:54   4066s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3969.6M, EPOCH TIME: 1733519694.745591
[12/06 16:14:54   4066s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 16:14:54   4066s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 16:14:54   4066s] 
[12/06 16:14:54   4066s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/06 16:14:54   4066s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.109, REAL:0.110, MEM:3969.6M, EPOCH TIME: 1733519694.855521
[12/06 16:14:54   4066s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:3969.6M, EPOCH TIME: 1733519694.855634
[12/06 16:14:54   4066s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:3969.6M, EPOCH TIME: 1733519694.856021
[12/06 16:14:54   4066s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.232, REAL:0.233, MEM:3969.6M, EPOCH TIME: 1733519694.887326
[12/06 16:14:54   4066s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.232, REAL:0.233, MEM:3969.6M, EPOCH TIME: 1733519694.887374
[12/06 16:14:54   4066s] TDRefine: refinePlace mode is spiral
[12/06 16:14:54   4066s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1664445.13
[12/06 16:14:54   4066s] OPERPROF: Starting RefinePlace at level 1, MEM:3969.6M, EPOCH TIME: 1733519694.887442
[12/06 16:14:54   4066s] *** Starting refinePlace (1:07:46 mem=3969.6M) ***
[12/06 16:14:54   4066s] Total net bbox length = 3.958e+06 (2.029e+06 1.928e+06) (ext = 1.734e+04)
[12/06 16:14:54   4066s] 
[12/06 16:14:54   4066s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/06 16:14:55   4066s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/06 16:14:55   4066s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/06 16:14:55   4066s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/06 16:14:55   4066s] 
[12/06 16:14:55   4066s] Starting Small incrNP...
[12/06 16:14:55   4066s] User Input Parameters:
[12/06 16:14:55   4066s] - Congestion Driven    : Off
[12/06 16:14:55   4066s] - Timing Driven        : Off
[12/06 16:14:55   4066s] - Area-Violation Based : Off
[12/06 16:14:55   4066s] - Start Rollback Level : -5
[12/06 16:14:55   4066s] - Legalized            : On
[12/06 16:14:55   4066s] - Window Based         : Off
[12/06 16:14:55   4066s] - eDen incr mode       : Off
[12/06 16:14:55   4066s] - Small incr mode      : On
[12/06 16:14:55   4066s] 
[12/06 16:14:55   4066s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:3969.6M, EPOCH TIME: 1733519695.067516
[12/06 16:14:55   4066s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:3969.6M, EPOCH TIME: 1733519695.092793
[12/06 16:14:55   4066s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.046, REAL:0.046, MEM:3969.6M, EPOCH TIME: 1733519695.139231
[12/06 16:14:55   4066s] default core: bins with density > 0.750 = 31.56 % ( 2227 / 7056 )
[12/06 16:14:55   4066s] Density distribution unevenness ratio = 58.574%
[12/06 16:14:55   4066s] Density distribution unevenness ratio (U70) = 20.786%
[12/06 16:14:55   4066s] Density distribution unevenness ratio (U80) = 11.515%
[12/06 16:14:55   4066s] Density distribution unevenness ratio (U90) = 3.458%
[12/06 16:14:55   4066s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.072, REAL:0.072, MEM:3969.6M, EPOCH TIME: 1733519695.139618
[12/06 16:14:55   4066s] cost 1.000000, thresh 1.000000
[12/06 16:14:55   4066s] Skipped incrNP (cpu=0:00:00.1, real=0:00:00.0, mem=3969.6M)
[12/06 16:14:55   4066s] End of Small incrNP (cpu=0:00:00.1, real=0:00:00.0)
[12/06 16:14:55   4066s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3969.6M, EPOCH TIME: 1733519695.147266
[12/06 16:14:55   4066s] Starting refinePlace ...
[12/06 16:14:55   4066s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/06 16:14:55   4066s] One DDP V2 for no tweak run.
[12/06 16:14:55   4066s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/06 16:14:55   4066s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:3988.6M, EPOCH TIME: 1733519695.463204
[12/06 16:14:55   4066s] DDP initSite1 nrRow 831 nrJob 831
[12/06 16:14:55   4066s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:3988.6M, EPOCH TIME: 1733519695.463308
[12/06 16:14:55   4066s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.013, REAL:0.013, MEM:3988.6M, EPOCH TIME: 1733519695.476193
[12/06 16:14:55   4066s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:3988.6M, EPOCH TIME: 1733519695.476271
[12/06 16:14:55   4066s] DDP markSite nrRow 831 nrJob 831
[12/06 16:14:55   4067s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.019, REAL:0.019, MEM:3988.6M, EPOCH TIME: 1733519695.495729
[12/06 16:14:55   4067s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.032, REAL:0.033, MEM:3988.6M, EPOCH TIME: 1733519695.495858
[12/06 16:14:55   4067s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[12/06 16:14:55   4067s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:4004.5M, EPOCH TIME: 1733519695.682750
[12/06 16:14:55   4067s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:4004.5M, EPOCH TIME: 1733519695.682832
[12/06 16:14:55   4067s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.057, REAL:0.057, MEM:4004.5M, EPOCH TIME: 1733519695.739947
[12/06 16:14:55   4067s] ** Cut row section cpu time 0:00:00.1.
[12/06 16:14:55   4067s]  ** Cut row section real time 0:00:00.0.
[12/06 16:14:55   4067s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.058, REAL:0.058, MEM:4004.5M, EPOCH TIME: 1733519695.740451
[12/06 16:14:55   4067s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[12/06 16:14:55   4067s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:4004.5M, EPOCH TIME: 1733519695.814891
[12/06 16:14:55   4067s] OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.000, MEM:4004.5M, EPOCH TIME: 1733519695.815103
[12/06 16:14:55   4067s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[12/06 16:14:55   4067s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:4004.5M, EPOCH TIME: 1733519695.829544
[12/06 16:14:55   4067s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:4004.5M, EPOCH TIME: 1733519695.829619
[12/06 16:14:55   4067s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.101, REAL:0.101, MEM:4004.5M, EPOCH TIME: 1733519695.930655
[12/06 16:14:55   4067s] ** Cut row section cpu time 0:00:00.1.
[12/06 16:14:55   4067s]  ** Cut row section real time 0:00:00.0.
[12/06 16:14:55   4067s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.103, REAL:0.103, MEM:4004.5M, EPOCH TIME: 1733519695.932469
[12/06 16:14:57   4069s]   Spread Effort: high, standalone mode, useDDP on.
[12/06 16:14:57   4069s] [CPU] RefinePlace/preRPlace (cpu=0:00:02.7, real=0:00:02.0, mem=4004.5MB) @(1:07:47 - 1:07:49).
[12/06 16:14:57   4069s] Move report: preRPlace moves 3650 insts, mean move: 0.25 um, max move: 6.20 um 
[12/06 16:14:57   4069s] 	Max move on inst (ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/U654): (1070.20, 1287.20) --> (1071.00, 1281.80)
[12/06 16:14:57   4069s] 	Length: 8 sites, height: 1 rows, site name: core, cell type: AO22D0
[12/06 16:14:57   4069s] wireLenOptFixPriorityInst 58185 inst fixed
[12/06 16:14:58   4069s] 
[12/06 16:14:58   4069s] Running Spiral with 1 thread in Normal Mode  fetchWidth=1024 
[12/06 16:15:02   4074s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7ff4581f0e08.
[12/06 16:15:02   4074s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 16:15:02   4074s] Move report: legalization moves 499 insts, mean move: 0.87 um, max move: 38.09 um spiral
[12/06 16:15:02   4074s] 	Max move on inst (FE_OCPC12347_ys_2__xs_2__noc_if_inst_east_packet_payload__data__24): (1301.80, 1379.00) --> (1273.60, 1388.89)
[12/06 16:15:02   4074s] [CPU] RefinePlace/Spiral (cpu=0:00:02.1, real=0:00:01.0)
[12/06 16:15:02   4074s] [CPU] RefinePlace/Commit (cpu=0:00:02.3, real=0:00:03.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:02.3, real=0:00:03.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/06 16:15:02   4074s] [CPU] RefinePlace/Legalization (cpu=0:00:04.8, real=0:00:05.0, mem=3988.5MB) @(1:07:49 - 1:07:54).
[12/06 16:15:02   4074s] Move report: Detail placement moves 3689 insts, mean move: 0.36 um, max move: 38.09 um 
[12/06 16:15:02   4074s] 	Max move on inst (FE_OCPC12347_ys_2__xs_2__noc_if_inst_east_packet_payload__data__24): (1301.80, 1379.00) --> (1273.60, 1388.89)
[12/06 16:15:02   4074s] 	Runtime: CPU: 0:00:07.6 REAL: 0:00:07.0 MEM: 3988.5MB
[12/06 16:15:02   4074s] Statistics of distance of Instance movement in refine placement:
[12/06 16:15:02   4074s]   maximum (X+Y) =        38.09 um
[12/06 16:15:02   4074s]   inst (FE_OCPC12347_ys_2__xs_2__noc_if_inst_east_packet_payload__data__24) with max move: (1301.8, 1379) -> (1273.6, 1388.89)
[12/06 16:15:02   4074s]   mean    (X+Y) =         0.36 um
[12/06 16:15:02   4074s] Summary Report:
[12/06 16:15:02   4074s] Instances move: 3689 (out of 116144 movable)
[12/06 16:15:02   4074s] Instances flipped: 0
[12/06 16:15:02   4074s] Mean displacement: 0.36 um
[12/06 16:15:02   4074s] Max displacement: 38.09 um (Instance: FE_OCPC12347_ys_2__xs_2__noc_if_inst_east_packet_payload__data__24) (1301.8, 1379) -> (1273.6, 1388.89)
[12/06 16:15:02   4074s] 	Length: 28 sites, height: 3 rows, site name: core, cell type: low_swing_rx
[12/06 16:15:02   4074s] Total instances moved : 3689
[12/06 16:15:02   4074s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:7.636, REAL:7.632, MEM:3988.5M, EPOCH TIME: 1733519702.779206
[12/06 16:15:02   4074s] Total net bbox length = 3.958e+06 (2.030e+06 1.928e+06) (ext = 1.734e+04)
[12/06 16:15:02   4074s] Runtime: CPU: 0:00:07.9 REAL: 0:00:08.0 MEM: 3988.5MB
[12/06 16:15:02   4074s] [CPU] RefinePlace/total (cpu=0:00:07.9, real=0:00:08.0, mem=3988.5MB) @(1:07:46 - 1:07:54).
[12/06 16:15:02   4074s] *** Finished refinePlace (1:07:54 mem=3988.5M) ***
[12/06 16:15:02   4074s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1664445.13
[12/06 16:15:02   4074s] OPERPROF: Finished RefinePlace at level 1, CPU:7.950, REAL:7.946, MEM:3988.5M, EPOCH TIME: 1733519702.833815
[12/06 16:15:03   4074s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3988.5M, EPOCH TIME: 1733519703.264584
[12/06 16:15:03   4074s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:121359).
[12/06 16:15:03   4074s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 16:15:03   4075s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 16:15:03   4075s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 16:15:03   4075s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.343, REAL:0.344, MEM:3954.5M, EPOCH TIME: 1733519703.608117
[12/06 16:15:03   4075s] *** maximum move = 38.09 um ***
[12/06 16:15:03   4075s] *** Finished re-routing un-routed nets (3954.5M) ***
[12/06 16:15:03   4075s] OPERPROF: Starting DPlace-Init at level 1, MEM:3954.5M, EPOCH TIME: 1733519703.812313
[12/06 16:15:03   4075s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3954.5M, EPOCH TIME: 1733519703.906680
[12/06 16:15:03   4075s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 16:15:03   4075s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 16:15:03   4075s] 
[12/06 16:15:03   4075s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/06 16:15:04   4075s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.113, REAL:0.113, MEM:3954.5M, EPOCH TIME: 1733519704.019890
[12/06 16:15:04   4075s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3954.5M, EPOCH TIME: 1733519704.020015
[12/06 16:15:04   4075s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.001, MEM:3970.5M, EPOCH TIME: 1733519704.020682
[12/06 16:15:04   4075s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.239, REAL:0.240, MEM:3970.5M, EPOCH TIME: 1733519704.052080
[12/06 16:15:04   4076s] 
[12/06 16:15:04   4076s] *** Finish Physical Update (cpu=0:00:10.7 real=0:00:10.0 mem=3970.5M) ***
[12/06 16:15:04   4076s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.1664445.4
[12/06 16:15:05   4077s] ** GigaOpt Optimizer WNS Slack -1.673 TNS Slack -151.438 Density 34.19
[12/06 16:15:05   4077s] Recovering Place ECO bump
[12/06 16:15:05   4077s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3970.5M, EPOCH TIME: 1733519705.764596
[12/06 16:15:05   4077s] Found 0 hard placement blockage before merging.
[12/06 16:15:05   4077s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.002, REAL:0.002, MEM:3970.5M, EPOCH TIME: 1733519705.766951
[12/06 16:15:06   4078s] Active Path Group: reg2reg  
[12/06 16:15:06   4078s] +--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+----------------------------------------------------+
[12/06 16:15:06   4078s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |        Worst View         |Pathgroup|                     End Point                      |
[12/06 16:15:06   4078s] +--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+----------------------------------------------------+
[12/06 16:15:06   4078s] |  -1.673|   -1.673|-151.438| -151.438|   34.19%|   0:00:00.0| 3970.5M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_lo |
[12/06 16:15:06   4078s] |        |         |        |         |         |            |        |                           |         | gic[2].vc_fifo/fifo_data_reg[24][24]/D             |
[12/06 16:15:07   4078s] |  -0.245|   -0.245|  -0.245|   -0.245|   34.19%|   0:00:01.0| 3970.5M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[2].torus_switch_xy/s_out_data_reg_reg[12] |
[12/06 16:15:07   4078s] |        |         |        |         |         |            |        |                           |         | /D                                                 |
[12/06 16:15:07   4078s] |   0.020|    0.029|   0.000|    0.000|   34.19%|   0:00:00.0| 3970.5M|                         NA|       NA| NA                                                 |
[12/06 16:15:07   4078s] |   0.020|    0.029|   0.000|    0.000|   34.19%|   0:00:00.0| 3970.5M|   view_functional_wcl_slow|       NA| NA                                                 |
[12/06 16:15:07   4078s] +--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+----------------------------------------------------+
[12/06 16:15:07   4078s] 
[12/06 16:15:07   4078s] *** Finish Core Optimize Step (cpu=0:00:00.4 real=0:00:01.0 mem=3970.5M) ***
[12/06 16:15:07   4078s] 
[12/06 16:15:07   4078s] *** Finished Optimize Step Cumulative (cpu=0:00:00.6 real=0:00:01.0 mem=3970.5M) ***
[12/06 16:15:07   4078s] Deleting 0 temporary hard placement blockage(s).
[12/06 16:15:07   4078s] ** GigaOpt Optimizer WNS Slack 0.020 TNS Slack 0.000 Density 34.19
[12/06 16:15:07   4078s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3970.5M, EPOCH TIME: 1733519707.224340
[12/06 16:15:07   4078s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:121362).
[12/06 16:15:07   4078s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 16:15:07   4079s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 16:15:07   4079s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 16:15:07   4079s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.327, REAL:0.327, MEM:3970.5M, EPOCH TIME: 1733519707.551776
[12/06 16:15:07   4079s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3970.5M, EPOCH TIME: 1733519707.637478
[12/06 16:15:07   4079s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3970.5M, EPOCH TIME: 1733519707.637607
[12/06 16:15:07   4079s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3970.5M, EPOCH TIME: 1733519707.729538
[12/06 16:15:07   4079s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 16:15:07   4079s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 16:15:07   4079s] 
[12/06 16:15:07   4079s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/06 16:15:07   4079s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.113, REAL:0.114, MEM:3970.5M, EPOCH TIME: 1733519707.843213
[12/06 16:15:07   4079s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:3970.5M, EPOCH TIME: 1733519707.843323
[12/06 16:15:07   4079s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:3970.5M, EPOCH TIME: 1733519707.843712
[12/06 16:15:07   4079s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.237, REAL:0.238, MEM:3970.5M, EPOCH TIME: 1733519707.875229
[12/06 16:15:07   4079s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.237, REAL:0.238, MEM:3970.5M, EPOCH TIME: 1733519707.875277
[12/06 16:15:07   4079s] TDRefine: refinePlace mode is spiral
[12/06 16:15:07   4079s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1664445.14
[12/06 16:15:07   4079s] OPERPROF: Starting RefinePlace at level 1, MEM:3970.5M, EPOCH TIME: 1733519707.875354
[12/06 16:15:07   4079s] *** Starting refinePlace (1:07:59 mem=3970.5M) ***
[12/06 16:15:07   4079s] Total net bbox length = 3.958e+06 (2.030e+06 1.928e+06) (ext = 1.734e+04)
[12/06 16:15:07   4079s] 
[12/06 16:15:07   4079s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/06 16:15:08   4079s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/06 16:15:08   4079s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/06 16:15:08   4079s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/06 16:15:08   4079s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3970.5M, EPOCH TIME: 1733519708.058794
[12/06 16:15:08   4079s] Starting refinePlace ...
[12/06 16:15:08   4079s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/06 16:15:08   4079s] One DDP V2 for no tweak run.
[12/06 16:15:08   4079s] 
[12/06 16:15:08   4079s] Running Spiral with 1 thread in Normal Mode  fetchWidth=1024 
[12/06 16:15:12   4084s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7ff4581f0e08.
[12/06 16:15:12   4084s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 16:15:12   4084s] Move report: legalization moves 29 insts, mean move: 8.64 um, max move: 52.90 um spiral
[12/06 16:15:12   4084s] 	Max move on inst (FE_OCPC12348_ys_2__xs_2__noc_if_inst_east_packet_payload__data__24): (1302.00, 1379.00) --> (1266.20, 1396.10)
[12/06 16:15:12   4084s] [CPU] RefinePlace/Spiral (cpu=0:00:02.1, real=0:00:02.0)
[12/06 16:15:12   4084s] [CPU] RefinePlace/Commit (cpu=0:00:02.3, real=0:00:02.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:02.3, real=0:00:02.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/06 16:15:12   4084s] [CPU] RefinePlace/Legalization (cpu=0:00:04.7, real=0:00:04.0, mem=3957.6MB) @(1:08:00 - 1:08:04).
[12/06 16:15:12   4084s] Move report: Detail placement moves 29 insts, mean move: 8.64 um, max move: 52.90 um 
[12/06 16:15:12   4084s] 	Max move on inst (FE_OCPC12348_ys_2__xs_2__noc_if_inst_east_packet_payload__data__24): (1302.00, 1379.00) --> (1266.20, 1396.10)
[12/06 16:15:12   4084s] 	Runtime: CPU: 0:00:04.8 REAL: 0:00:04.0 MEM: 3957.6MB
[12/06 16:15:12   4084s] Statistics of distance of Instance movement in refine placement:
[12/06 16:15:12   4084s]   maximum (X+Y) =        52.90 um
[12/06 16:15:12   4084s]   inst (FE_OCPC12348_ys_2__xs_2__noc_if_inst_east_packet_payload__data__24) with max move: (1302, 1379) -> (1266.2, 1396.1)
[12/06 16:15:12   4084s]   mean    (X+Y) =         8.64 um
[12/06 16:15:12   4084s] Summary Report:
[12/06 16:15:12   4084s] Instances move: 29 (out of 116145 movable)
[12/06 16:15:12   4084s] Instances flipped: 0
[12/06 16:15:12   4084s] Mean displacement: 8.64 um
[12/06 16:15:12   4084s] Max displacement: 52.90 um (Instance: FE_OCPC12348_ys_2__xs_2__noc_if_inst_east_packet_payload__data__24) (1302, 1379) -> (1266.2, 1396.1)
[12/06 16:15:12   4084s] 	Length: 28 sites, height: 3 rows, site name: core, cell type: low_swing_rx
[12/06 16:15:12   4084s] Total instances moved : 29
[12/06 16:15:12   4084s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:4.821, REAL:4.843, MEM:3957.6M, EPOCH TIME: 1733519712.902111
[12/06 16:15:12   4084s] Total net bbox length = 3.958e+06 (2.030e+06 1.928e+06) (ext = 1.734e+04)
[12/06 16:15:12   4084s] Runtime: CPU: 0:00:05.0 REAL: 0:00:05.0 MEM: 3957.6MB
[12/06 16:15:12   4084s] [CPU] RefinePlace/total (cpu=0:00:05.0, real=0:00:05.0, mem=3957.6MB) @(1:07:59 - 1:08:04).
[12/06 16:15:12   4084s] *** Finished refinePlace (1:08:04 mem=3957.6M) ***
[12/06 16:15:12   4084s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1664445.14
[12/06 16:15:12   4084s] OPERPROF: Finished RefinePlace at level 1, CPU:5.060, REAL:5.082, MEM:3957.6M, EPOCH TIME: 1733519712.957584
[12/06 16:15:13   4084s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3957.6M, EPOCH TIME: 1733519713.392265
[12/06 16:15:13   4084s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:121362).
[12/06 16:15:13   4084s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 16:15:13   4085s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 16:15:13   4085s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 16:15:13   4085s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.347, REAL:0.348, MEM:3954.6M, EPOCH TIME: 1733519713.740286
[12/06 16:15:13   4085s] *** maximum move = 52.90 um ***
[12/06 16:15:13   4085s] *** Finished re-routing un-routed nets (3954.6M) ***
[12/06 16:15:14   4085s] OPERPROF: Starting DPlace-Init at level 1, MEM:3954.6M, EPOCH TIME: 1733519714.071867
[12/06 16:15:14   4085s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3954.6M, EPOCH TIME: 1733519714.169084
[12/06 16:15:14   4085s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 16:15:14   4085s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 16:15:14   4085s] 
[12/06 16:15:14   4085s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/06 16:15:14   4085s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.122, REAL:0.122, MEM:3954.6M, EPOCH TIME: 1733519714.291193
[12/06 16:15:14   4085s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3954.6M, EPOCH TIME: 1733519714.291288
[12/06 16:15:14   4085s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.001, MEM:3970.6M, EPOCH TIME: 1733519714.291942
[12/06 16:15:14   4085s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.251, REAL:0.252, MEM:3970.6M, EPOCH TIME: 1733519714.323549
[12/06 16:15:15   4086s] 
[12/06 16:15:15   4086s] *** Finish Physical Update (cpu=0:00:08.0 real=0:00:08.0 mem=3970.6M) ***
[12/06 16:15:16   4087s] ** GigaOpt Optimizer WNS Slack -2.958 TNS Slack -356.367 Density 34.19
[12/06 16:15:16   4087s] OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   | 3.402|   0.000|
|reg2reg   |-2.958|-356.367|
|HEPG      |-2.958|-356.367|
|All Paths |-2.958|-356.367|
+----------+------+--------+

[12/06 16:15:16   4087s] Bottom Preferred Layer:
[12/06 16:15:16   4087s] +-----------+------------+------------+------------+----------+
[12/06 16:15:16   4087s] |   Layer   |     DB     |   OPT_LA   |    CLK     |   Rule   |
[12/06 16:15:16   4087s] +-----------+------------+------------+------------+----------+
[12/06 16:15:16   4087s] | M3 (z=3)  |          0 |          0 |       2092 | default  |
[12/06 16:15:16   4087s] | M8 (z=8)  |       1524 |          9 |          0 | default  |
[12/06 16:15:16   4087s] +-----------+------------+------------+------------+----------+
[12/06 16:15:16   4087s] Via Pillar Rule:
[12/06 16:15:16   4087s]     None
[12/06 16:15:16   4087s] 
[12/06 16:15:16   4087s] *** Finish post-CTS Setup Fixing (cpu=0:00:47.4 real=0:00:48.0 mem=3970.6M) ***
[12/06 16:15:16   4087s] 
[12/06 16:15:16   4087s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.1664445.2
[12/06 16:15:16   4087s] Total-nets :: 119491, Stn-nets :: 62519, ratio :: 52.3211 %, Total-len 4.98343e+06, Stn-len 3.05076e+06
[12/06 16:15:16   4087s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3951.5M, EPOCH TIME: 1733519716.179644
[12/06 16:15:16   4087s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1975).
[12/06 16:15:16   4087s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 16:15:16   4087s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 16:15:16   4087s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 16:15:16   4087s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.301, REAL:0.302, MEM:3879.5M, EPOCH TIME: 1733519716.481701
[12/06 16:15:16   4087s] TotalInstCnt at PhyDesignMc Destruction: 118120
[12/06 16:15:16   4087s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1664445.9
[12/06 16:15:16   4087s] *** TnsOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:52.5/0:00:52.6 (1.0), totSession cpu/real = 1:08:08.0/1:08:21.6 (1.0), mem = 3879.5M
[12/06 16:15:16   4087s] 
[12/06 16:15:16   4087s] =============================================================================================
[12/06 16:15:16   4087s]  Step TAT Report : TnsOpt #1 / ccopt_design #1                                  21.17-s075_1
[12/06 16:15:16   4087s] =============================================================================================
[12/06 16:15:16   4087s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/06 16:15:16   4087s] ---------------------------------------------------------------------------------------------
[12/06 16:15:16   4087s] [ SlackTraversorInit     ]      5   0:00:09.9  (  18.8 % )     0:00:09.9 /  0:00:09.9    1.0
[12/06 16:15:16   4087s] [ LibAnalyzerInit        ]      1   0:00:00.7  (   1.3 % )     0:00:00.7 /  0:00:00.7    1.0
[12/06 16:15:16   4087s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/06 16:15:16   4087s] [ PlacerInterfaceInit    ]      1   0:00:01.0  (   2.0 % )     0:00:01.0 /  0:00:01.0    1.0
[12/06 16:15:16   4087s] [ PlacerPlacementInit    ]      2   0:00:00.6  (   1.1 % )     0:00:00.6 /  0:00:00.6    1.0
[12/06 16:15:16   4087s] [ RouteCongInterfaceInit ]      1   0:00:00.5  (   1.0 % )     0:00:01.2 /  0:00:01.2    1.0
[12/06 16:15:16   4087s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/06 16:15:16   4087s] [ TransformInit          ]      1   0:00:02.5  (   4.8 % )     0:00:02.5 /  0:00:02.5    1.0
[12/06 16:15:16   4087s] [ OptimizationStep       ]      2   0:00:00.9  (   1.7 % )     0:00:02.8 /  0:00:02.8    1.0
[12/06 16:15:16   4087s] [ OptSingleIteration     ]      5   0:00:00.0  (   0.0 % )     0:00:00.5 /  0:00:00.5    1.0
[12/06 16:15:16   4087s] [ OptGetWeight           ]      5   0:00:00.2  (   0.3 % )     0:00:00.2 /  0:00:00.2    0.9
[12/06 16:15:16   4087s] [ OptEval                ]      5   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.0
[12/06 16:15:16   4087s] [ OptCommit              ]      5   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/06 16:15:16   4087s] [ PostCommitDelayUpdate  ]      5   0:00:00.0  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.0
[12/06 16:15:16   4087s] [ IncrDelayCalc          ]     26   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.0
[12/06 16:15:16   4087s] [ SetupOptGetWorkingSet  ]     15   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.5
[12/06 16:15:16   4087s] [ SetupOptGetActiveNode  ]     15   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/06 16:15:16   4087s] [ SetupOptSlackGraph     ]      5   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.6
[12/06 16:15:16   4087s] [ RefinePlace            ]      2   0:00:18.4  (  35.0 % )     0:00:18.7 /  0:00:18.7    1.0
[12/06 16:15:16   4087s] [ TimingUpdate           ]      4   0:00:12.9  (  24.6 % )     0:00:12.9 /  0:00:12.9    1.0
[12/06 16:15:16   4087s] [ IncrTimingUpdate       ]     13   0:00:01.5  (   2.8 % )     0:00:01.5 /  0:00:01.5    1.0
[12/06 16:15:16   4087s] [ MISC                   ]          0:00:03.2  (   6.1 % )     0:00:03.2 /  0:00:03.2    1.0
[12/06 16:15:16   4087s] ---------------------------------------------------------------------------------------------
[12/06 16:15:16   4087s]  TnsOpt #1 TOTAL                    0:00:52.6  ( 100.0 % )     0:00:52.6 /  0:00:52.5    1.0
[12/06 16:15:16   4087s] ---------------------------------------------------------------------------------------------
[12/06 16:15:16   4087s] 
[12/06 16:15:16   4087s] End: GigaOpt Optimization in TNS mode
[12/06 16:15:17   4088s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[12/06 16:15:17   4088s] Info: 1999 nets with fixed/cover wires excluded.
[12/06 16:15:17   4089s] Info: 2092 clock nets excluded from IPO operation.
[12/06 16:15:17   4089s] ### Creating LA Mngr. totSessionCpu=1:08:09 mem=3889.1M
[12/06 16:15:17   4089s] ### Creating LA Mngr, finished. totSessionCpu=1:08:09 mem=3889.1M
[12/06 16:15:17   4089s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[12/06 16:15:17   4089s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/06 16:15:17   4089s] ### Creating PhyDesignMc. totSessionCpu=1:08:09 mem=3946.4M
[12/06 16:15:17   4089s] OPERPROF: Starting DPlace-Init at level 1, MEM:3946.4M, EPOCH TIME: 1733519717.645598
[12/06 16:15:17   4089s] Processing tracks to init pin-track alignment.
[12/06 16:15:17   4089s] z: 2, totalTracks: 1
[12/06 16:15:17   4089s] z: 4, totalTracks: 1
[12/06 16:15:17   4089s] z: 6, totalTracks: 1
[12/06 16:15:17   4089s] z: 8, totalTracks: 1
[12/06 16:15:17   4089s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/06 16:15:17   4089s] # Floorplan has 32 instGroups (with no HInst) out of 80 Groups
[12/06 16:15:17   4089s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3946.4M, EPOCH TIME: 1733519717.737347
[12/06 16:15:17   4089s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 16:15:17   4089s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 16:15:17   4089s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[12/06 16:15:17   4089s] 
[12/06 16:15:17   4089s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/06 16:15:17   4089s] 
[12/06 16:15:17   4089s]  Skipping Bad Lib Cell Checking (CMU) !
[12/06 16:15:17   4089s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.109, REAL:0.109, MEM:3946.4M, EPOCH TIME: 1733519717.846846
[12/06 16:15:17   4089s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3946.4M, EPOCH TIME: 1733519717.846952
[12/06 16:15:17   4089s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3946.4M, EPOCH TIME: 1733519717.847349
[12/06 16:15:17   4089s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3946.4MB).
[12/06 16:15:17   4089s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.232, REAL:0.233, MEM:3946.4M, EPOCH TIME: 1733519717.878723
[12/06 16:15:18   4090s] TotalInstCnt at PhyDesignMc Initialization: 118120
[12/06 16:15:18   4090s] ### Creating PhyDesignMc, finished. totSessionCpu=1:08:10 mem=3946.4M
[12/06 16:15:18   4090s] Begin: Area Reclaim Optimization
[12/06 16:15:18   4090s] *** AreaOpt #2 [begin] (ccopt_design #1) : totSession cpu/real = 1:08:10.1/1:08:23.7 (1.0), mem = 3946.4M
[12/06 16:15:18   4090s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1664445.10
[12/06 16:15:18   4090s] ### Creating RouteCongInterface, started
[12/06 16:15:19   4090s] 
[12/06 16:15:19   4090s] #optDebug:  {2, 1.000, 0.8500} {3, 0.847, 0.8500} {4, 0.694, 0.8500} {5, 0.541, 0.8500} {6, 0.388, 0.8500} {7, 0.083, 0.4861} {8, 0.083, 0.4861} {9, 0.006, 0.4061} {10, 0.006, 0.4061} 
[12/06 16:15:19   4090s] 
[12/06 16:15:19   4090s] #optDebug: {0, 1.000}
[12/06 16:15:19   4090s] ### Creating RouteCongInterface, finished
[12/06 16:15:19   4090s] {MG  {8 0 1.8 0.133347}  {9 0 17 1.25} }
[12/06 16:15:19   4090s] ### Creating LA Mngr. totSessionCpu=1:08:11 mem=3946.4M
[12/06 16:15:19   4090s] ### Creating LA Mngr, finished. totSessionCpu=1:08:11 mem=3946.4M
[12/06 16:15:19   4090s] Usable buffer cells for single buffer setup transform:
[12/06 16:15:19   4090s] CKBD1 CKBD2 BUFFD2 CKBD4 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 low_swing_rx 
[12/06 16:15:19   4090s] Number of usable buffer cells above: 10
[12/06 16:15:19   4090s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3946.4M, EPOCH TIME: 1733519719.458645
[12/06 16:15:19   4090s] Found 0 hard placement blockage before merging.
[12/06 16:15:19   4090s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.003, REAL:0.003, MEM:3946.4M, EPOCH TIME: 1733519719.461465
[12/06 16:15:20   4091s] Reclaim Optimization WNS Slack -2.958  TNS Slack -356.367 Density 34.19
[12/06 16:15:20   4091s] +---------+---------+--------+--------+------------+--------+
[12/06 16:15:20   4091s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[12/06 16:15:20   4091s] +---------+---------+--------+--------+------------+--------+
[12/06 16:15:20   4091s] |   34.19%|        -|  -2.958|-356.367|   0:00:00.0| 3946.4M|
[12/06 16:15:23   4095s] |   34.19%|        2|  -2.958|-356.367|   0:00:03.0| 3981.6M|
[12/06 16:15:23   4095s] #optDebug: <stH: 1.8000 MiSeL: 33.9170>
[12/06 16:15:24   4096s] |   34.19%|        9|  -2.958|-356.367|   0:00:01.0| 3981.6M|
[12/06 16:15:38   4109s] |   34.04%|     1071|  -2.831|-341.496|   0:00:14.0| 3981.6M|
[12/06 16:16:47   4179s] |   33.18%|    11656|  -2.831|-341.506|   0:01:09.0| 3984.4M|
[12/06 16:16:58   4189s] |   33.17%|      339|  -2.831|-341.506|   0:00:11.0| 3984.4M|
[12/06 16:16:59   4190s] |   33.17%|        8|  -2.831|-341.506|   0:00:01.0| 3984.4M|
[12/06 16:16:59   4191s] |   33.17%|        0|  -2.831|-341.506|   0:00:00.0| 3984.4M|
[12/06 16:16:59   4191s] #optDebug: <stH: 1.8000 MiSeL: 33.9170>
[12/06 16:16:59   4191s] #optDebug: RTR_SNLTF <10.0000 1.8000> <18.0000> 
[12/06 16:17:00   4191s] |   33.17%|        0|  -2.831|-341.506|   0:00:01.0| 3984.4M|
[12/06 16:17:00   4191s] +---------+---------+--------+--------+------------+--------+
[12/06 16:17:00   4191s] Reclaim Optimization End WNS Slack -2.831  TNS Slack -341.506 Density 33.17
[12/06 16:17:00   4191s] 
[12/06 16:17:00   4191s] ** Summary: Restruct = 2 Buffer Deletion = 1011 Declone = 111 Resize = 11857 **
[12/06 16:17:00   4191s] --------------------------------------------------------------
[12/06 16:17:00   4191s] |                                   | Total     | Sequential |
[12/06 16:17:00   4191s] --------------------------------------------------------------
[12/06 16:17:00   4191s] | Num insts resized                 |   11561  |    3607    |
[12/06 16:17:00   4191s] | Num insts undone                  |     146  |       0    |
[12/06 16:17:00   4191s] | Num insts Downsized               |   11561  |    3607    |
[12/06 16:17:00   4191s] | Num insts Samesized               |       0  |       0    |
[12/06 16:17:00   4191s] | Num insts Upsized                 |       0  |       0    |
[12/06 16:17:00   4191s] | Num multiple commits+uncommits    |     296  |       -    |
[12/06 16:17:00   4191s] --------------------------------------------------------------
[12/06 16:17:00   4192s] Bottom Preferred Layer:
[12/06 16:17:00   4192s] +-----------+------------+------------+----------+
[12/06 16:17:00   4192s] |   Layer   |     DB     |    CLK     |   Rule   |
[12/06 16:17:00   4192s] +-----------+------------+------------+----------+
[12/06 16:17:00   4192s] | M3 (z=3)  |          0 |       2092 | default  |
[12/06 16:17:00   4192s] | M8 (z=8)  |       1517 |          0 | default  |
[12/06 16:17:00   4192s] +-----------+------------+------------+----------+
[12/06 16:17:00   4192s] Via Pillar Rule:
[12/06 16:17:00   4192s]     None
[12/06 16:17:00   4192s] 
[12/06 16:17:00   4192s] Number of times islegalLocAvaiable called = 32559 skipped = 0, called in commitmove = 12003, skipped in commitmove = 0
[12/06 16:17:00   4192s] End: Core Area Reclaim Optimization (cpu = 0:01:42) (real = 0:01:42) **
[12/06 16:17:00   4192s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3984.4M, EPOCH TIME: 1733519820.756653
[12/06 16:17:00   4192s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:120217).
[12/06 16:17:00   4192s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 16:17:01   4192s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 16:17:01   4192s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 16:17:01   4192s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.335, REAL:0.336, MEM:3969.4M, EPOCH TIME: 1733519821.092245
[12/06 16:17:01   4192s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3969.4M, EPOCH TIME: 1733519821.168818
[12/06 16:17:01   4192s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3969.4M, EPOCH TIME: 1733519821.168929
[12/06 16:17:01   4192s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3969.4M, EPOCH TIME: 1733519821.259408
[12/06 16:17:01   4192s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 16:17:01   4192s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 16:17:01   4192s] 
[12/06 16:17:01   4192s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/06 16:17:01   4192s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.103, REAL:0.103, MEM:3969.4M, EPOCH TIME: 1733519821.362867
[12/06 16:17:01   4192s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:3969.4M, EPOCH TIME: 1733519821.362983
[12/06 16:17:01   4192s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:3969.4M, EPOCH TIME: 1733519821.363348
[12/06 16:17:01   4192s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:3969.4M, EPOCH TIME: 1733519821.394198
[12/06 16:17:01   4192s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.002, REAL:0.002, MEM:3969.4M, EPOCH TIME: 1733519821.396469
[12/06 16:17:01   4192s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.227, REAL:0.228, MEM:3969.4M, EPOCH TIME: 1733519821.396547
[12/06 16:17:01   4192s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.227, REAL:0.228, MEM:3969.4M, EPOCH TIME: 1733519821.396573
[12/06 16:17:01   4192s] TDRefine: refinePlace mode is spiral
[12/06 16:17:01   4192s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1664445.15
[12/06 16:17:01   4192s] OPERPROF: Starting RefinePlace at level 1, MEM:3969.4M, EPOCH TIME: 1733519821.396650
[12/06 16:17:01   4192s] *** Starting refinePlace (1:09:53 mem=3969.4M) ***
[12/06 16:17:01   4192s] Total net bbox length = 3.957e+06 (2.032e+06 1.925e+06) (ext = 1.734e+04)
[12/06 16:17:01   4192s] 
[12/06 16:17:01   4192s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/06 16:17:01   4192s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/06 16:17:01   4192s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/06 16:17:01   4192s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/06 16:17:01   4192s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3969.4M, EPOCH TIME: 1733519821.575595
[12/06 16:17:01   4192s] Starting refinePlace ...
[12/06 16:17:01   4192s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/06 16:17:01   4192s] One DDP V2 for no tweak run.
[12/06 16:17:01   4193s] 
[12/06 16:17:01   4193s] Running Spiral with 1 thread in Normal Mode  fetchWidth=1024 
[12/06 16:17:06   4197s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7ff4581f0e08.
[12/06 16:17:06   4197s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 16:17:06   4197s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/06 16:17:06   4197s] [CPU] RefinePlace/Spiral (cpu=0:00:02.0, real=0:00:00.0)
[12/06 16:17:06   4197s] [CPU] RefinePlace/Commit (cpu=0:00:02.3, real=0:00:04.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:02.3, real=0:00:04.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/06 16:17:06   4197s] [CPU] RefinePlace/Legalization (cpu=0:00:04.6, real=0:00:05.0, mem=3953.4MB) @(1:09:53 - 1:09:57).
[12/06 16:17:06   4197s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/06 16:17:06   4197s] 	Runtime: CPU: 0:00:04.7 REAL: 0:00:05.0 MEM: 3953.4MB
[12/06 16:17:06   4197s] Statistics of distance of Instance movement in refine placement:
[12/06 16:17:06   4197s]   maximum (X+Y) =         0.00 um
[12/06 16:17:06   4197s]   mean    (X+Y) =         0.00 um
[12/06 16:17:06   4197s] Summary Report:
[12/06 16:17:06   4197s] Instances move: 0 (out of 115038 movable)
[12/06 16:17:06   4197s] Instances flipped: 0
[12/06 16:17:06   4197s] Mean displacement: 0.00 um
[12/06 16:17:06   4197s] Max displacement: 0.00 um 
[12/06 16:17:06   4197s] Total instances moved : 0
[12/06 16:17:06   4197s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:4.725, REAL:4.745, MEM:3953.4M, EPOCH TIME: 1733519826.320620
[12/06 16:17:06   4197s] Total net bbox length = 3.957e+06 (2.032e+06 1.925e+06) (ext = 1.734e+04)
[12/06 16:17:06   4197s] Runtime: CPU: 0:00:04.9 REAL: 0:00:05.0 MEM: 3953.4MB
[12/06 16:17:06   4197s] [CPU] RefinePlace/total (cpu=0:00:04.9, real=0:00:05.0, mem=3953.4MB) @(1:09:53 - 1:09:58).
[12/06 16:17:06   4197s] *** Finished refinePlace (1:09:58 mem=3953.4M) ***
[12/06 16:17:06   4197s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1664445.15
[12/06 16:17:06   4197s] OPERPROF: Finished RefinePlace at level 1, CPU:4.956, REAL:4.977, MEM:3953.4M, EPOCH TIME: 1733519826.373311
[12/06 16:17:06   4198s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3953.4M, EPOCH TIME: 1733519826.801436
[12/06 16:17:06   4198s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:120217).
[12/06 16:17:06   4198s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 16:17:07   4198s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 16:17:07   4198s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 16:17:07   4198s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.332, REAL:0.333, MEM:3953.4M, EPOCH TIME: 1733519827.134687
[12/06 16:17:07   4198s] *** maximum move = 0.00 um ***
[12/06 16:17:07   4198s] *** Finished re-routing un-routed nets (3953.4M) ***
[12/06 16:17:07   4198s] OPERPROF: Starting DPlace-Init at level 1, MEM:3953.4M, EPOCH TIME: 1733519827.552524
[12/06 16:17:07   4198s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3953.4M, EPOCH TIME: 1733519827.645520
[12/06 16:17:07   4198s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 16:17:07   4198s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 16:17:07   4198s] 
[12/06 16:17:07   4198s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/06 16:17:07   4198s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.109, REAL:0.110, MEM:3953.4M, EPOCH TIME: 1733519827.755105
[12/06 16:17:07   4198s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3953.4M, EPOCH TIME: 1733519827.755217
[12/06 16:17:07   4199s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.001, MEM:3969.4M, EPOCH TIME: 1733519827.755869
[12/06 16:17:07   4199s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:3969.4M, EPOCH TIME: 1733519827.786924
[12/06 16:17:07   4199s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.002, REAL:0.002, MEM:3969.4M, EPOCH TIME: 1733519827.789178
[12/06 16:17:07   4199s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.236, REAL:0.237, MEM:3969.4M, EPOCH TIME: 1733519827.789253
[12/06 16:17:08   4199s] 
[12/06 16:17:08   4199s] *** Finish Physical Update (cpu=0:00:07.9 real=0:00:08.0 mem=3969.4M) ***
[12/06 16:17:08   4199s] Deleting 0 temporary hard placement blockage(s).
[12/06 16:17:08   4199s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1664445.10
[12/06 16:17:08   4199s] *** AreaOpt #2 [finish] (ccopt_design #1) : cpu/real = 0:01:49.7/0:01:50.0 (1.0), totSession cpu/real = 1:09:59.9/1:10:13.7 (1.0), mem = 3969.4M
[12/06 16:17:08   4199s] 
[12/06 16:17:08   4199s] =============================================================================================
[12/06 16:17:08   4199s]  Step TAT Report : AreaOpt #2 / ccopt_design #1                                 21.17-s075_1
[12/06 16:17:08   4199s] =============================================================================================
[12/06 16:17:08   4199s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/06 16:17:08   4199s] ---------------------------------------------------------------------------------------------
[12/06 16:17:08   4199s] [ SlackTraversorInit     ]      1   0:00:00.8  (   0.7 % )     0:00:00.8 /  0:00:00.8    1.0
[12/06 16:17:08   4199s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/06 16:17:08   4199s] [ PlacerPlacementInit    ]      1   0:00:00.3  (   0.3 % )     0:00:00.3 /  0:00:00.3    1.0
[12/06 16:17:08   4199s] [ RouteCongInterfaceInit ]      1   0:00:00.5  (   0.5 % )     0:00:00.5 /  0:00:00.5    1.0
[12/06 16:17:08   4199s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/06 16:17:08   4199s] [ OptimizationStep       ]      1   0:00:02.8  (   2.5 % )     0:01:40.2 /  0:01:40.0    1.0
[12/06 16:17:08   4199s] [ OptSingleIteration     ]      8   0:00:01.6  (   1.5 % )     0:01:37.4 /  0:01:37.1    1.0
[12/06 16:17:08   4199s] [ OptGetWeight           ]    322   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.1    2.3
[12/06 16:17:08   4199s] [ OptEval                ]    322   0:00:19.6  (  17.8 % )     0:00:19.6 /  0:00:19.5    1.0
[12/06 16:17:08   4199s] [ OptCommit              ]    322   0:00:01.9  (   1.7 % )     0:00:01.9 /  0:00:01.9    1.0
[12/06 16:17:08   4199s] [ PostCommitDelayUpdate  ]    345   0:00:03.9  (   3.6 % )     0:00:40.3 /  0:00:40.2    1.0
[12/06 16:17:08   4199s] [ IncrDelayCalc          ]    708   0:00:36.4  (  33.1 % )     0:00:36.4 /  0:00:36.2    1.0
[12/06 16:17:08   4199s] [ RefinePlace            ]      1   0:00:07.6  (   6.9 % )     0:00:07.9 /  0:00:07.9    1.0
[12/06 16:17:08   4199s] [ TimingUpdate           ]      1   0:00:00.3  (   0.2 % )     0:00:00.3 /  0:00:00.3    1.0
[12/06 16:17:08   4199s] [ IncrTimingUpdate       ]    177   0:00:33.9  (  30.8 % )     0:00:33.9 /  0:00:34.0    1.0
[12/06 16:17:08   4199s] [ MISC                   ]          0:00:00.3  (   0.3 % )     0:00:00.3 /  0:00:00.3    0.9
[12/06 16:17:08   4199s] ---------------------------------------------------------------------------------------------
[12/06 16:17:08   4199s]  AreaOpt #2 TOTAL                   0:01:50.0  ( 100.0 % )     0:01:50.0 /  0:01:49.7    1.0
[12/06 16:17:08   4199s] ---------------------------------------------------------------------------------------------
[12/06 16:17:08   4199s] 
[12/06 16:17:08   4199s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3950.3M, EPOCH TIME: 1733519828.650209
[12/06 16:17:08   4199s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1975).
[12/06 16:17:08   4199s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 16:17:08   4200s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 16:17:08   4200s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 16:17:08   4200s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.298, REAL:0.299, MEM:3882.3M, EPOCH TIME: 1733519828.949228
[12/06 16:17:08   4200s] TotalInstCnt at PhyDesignMc Destruction: 117013
[12/06 16:17:08   4200s] End: Area Reclaim Optimization (cpu=0:01:50, real=0:01:50, mem=3882.31M, totSessionCpu=1:10:00).
[12/06 16:17:08   4200s] postCtsLateCongRepair #1 0
[12/06 16:17:08   4200s] postCtsLateCongRepair #1 0
[12/06 16:17:08   4200s] postCtsLateCongRepair #1 0
[12/06 16:17:08   4200s] postCtsLateCongRepair #1 0
[12/06 16:17:08   4200s] Starting local wire reclaim
[12/06 16:17:08   4200s] OPERPROF: Starting RefinePlace2 at level 1, MEM:3882.3M, EPOCH TIME: 1733519828.983383
[12/06 16:17:08   4200s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:3882.3M, EPOCH TIME: 1733519828.983440
[12/06 16:17:08   4200s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3882.3M, EPOCH TIME: 1733519828.983486
[12/06 16:17:08   4200s] Processing tracks to init pin-track alignment.
[12/06 16:17:08   4200s] z: 2, totalTracks: 1
[12/06 16:17:08   4200s] z: 4, totalTracks: 1
[12/06 16:17:08   4200s] z: 6, totalTracks: 1
[12/06 16:17:08   4200s] z: 8, totalTracks: 1
[12/06 16:17:08   4200s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[12/06 16:17:09   4200s] # Floorplan has 32 instGroups (with no HInst) out of 80 Groups
[12/06 16:17:09   4200s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:3882.3M, EPOCH TIME: 1733519829.073273
[12/06 16:17:09   4200s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 16:17:09   4200s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 16:17:09   4200s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[12/06 16:17:09   4200s] 
[12/06 16:17:09   4200s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/06 16:17:09   4200s] 
[12/06 16:17:09   4200s]  Skipping Bad Lib Cell Checking (CMU) !
[12/06 16:17:09   4200s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.118, REAL:0.118, MEM:3882.3M, EPOCH TIME: 1733519829.191516
[12/06 16:17:09   4200s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:3882.3M, EPOCH TIME: 1733519829.191619
[12/06 16:17:09   4200s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.001, REAL:0.001, MEM:3882.3M, EPOCH TIME: 1733519829.192173
[12/06 16:17:09   4200s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:01.0, mem=3882.3MB).
[12/06 16:17:09   4200s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.240, REAL:0.240, MEM:3882.3M, EPOCH TIME: 1733519829.223923
[12/06 16:17:09   4200s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.240, REAL:0.241, MEM:3882.3M, EPOCH TIME: 1733519829.223953
[12/06 16:17:09   4200s] TDRefine: refinePlace mode is spiral
[12/06 16:17:09   4200s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1664445.16
[12/06 16:17:09   4200s] OPERPROF:   Starting RefinePlace at level 2, MEM:3882.3M, EPOCH TIME: 1733519829.224030
[12/06 16:17:09   4200s] *** Starting refinePlace (1:10:00 mem=3882.3M) ***
[12/06 16:17:09   4200s] Total net bbox length = 3.957e+06 (2.032e+06 1.925e+06) (ext = 1.734e+04)
[12/06 16:17:09   4200s] 
[12/06 16:17:09   4200s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/06 16:17:09   4200s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/06 16:17:09   4200s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/06 16:17:09   4200s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:3882.3M, EPOCH TIME: 1733519829.411941
[12/06 16:17:09   4200s] Starting refinePlace ...
[12/06 16:17:09   4200s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/06 16:17:09   4200s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/06 16:17:09   4200s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:3901.2M, EPOCH TIME: 1733519829.742544
[12/06 16:17:09   4200s] DDP initSite1 nrRow 831 nrJob 831
[12/06 16:17:09   4200s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:3901.2M, EPOCH TIME: 1733519829.742654
[12/06 16:17:09   4200s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.013, REAL:0.013, MEM:3901.2M, EPOCH TIME: 1733519829.756145
[12/06 16:17:09   4200s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:3901.2M, EPOCH TIME: 1733519829.756176
[12/06 16:17:09   4200s] DDP markSite nrRow 831 nrJob 831
[12/06 16:17:09   4201s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.020, REAL:0.020, MEM:3901.2M, EPOCH TIME: 1733519829.776250
[12/06 16:17:09   4201s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.034, REAL:0.034, MEM:3901.2M, EPOCH TIME: 1733519829.776353
[12/06 16:17:09   4201s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[12/06 16:17:09   4201s] OPERPROF:       Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, MEM:3917.0M, EPOCH TIME: 1733519829.959785
[12/06 16:17:09   4201s] OPERPROF:         Starting AdvanceRowAssigner::cut row at level 5, MEM:3917.0M, EPOCH TIME: 1733519829.959870
[12/06 16:17:10   4201s] OPERPROF:         Finished AdvanceRowAssigner::cut row at level 5, CPU:0.054, REAL:0.054, MEM:3917.0M, EPOCH TIME: 1733519830.014078
[12/06 16:17:10   4201s] ** Cut row section cpu time 0:00:00.1.
[12/06 16:17:10   4201s]  ** Cut row section real time 0:00:01.0.
[12/06 16:17:10   4201s]  OPERPROF:       Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, CPU:0.055, REAL:0.055, MEM:3917.0M, EPOCH TIME: 1733519830.014723
[12/06 16:17:10   4201s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[12/06 16:17:10   4201s] OPERPROF:       Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, MEM:3917.0M, EPOCH TIME: 1733519830.094508
[12/06 16:17:10   4201s] OPERPROF:       Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, CPU:0.000, REAL:0.000, MEM:3917.0M, EPOCH TIME: 1733519830.094727
[12/06 16:17:10   4201s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[12/06 16:17:10   4201s] OPERPROF:       Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, MEM:3917.0M, EPOCH TIME: 1733519830.107165
[12/06 16:17:10   4201s] OPERPROF:         Starting AdvanceRowAssigner::cut row at level 5, MEM:3917.0M, EPOCH TIME: 1733519830.107229
[12/06 16:17:10   4201s] OPERPROF:         Finished AdvanceRowAssigner::cut row at level 5, CPU:0.100, REAL:0.100, MEM:3917.0M, EPOCH TIME: 1733519830.207022
[12/06 16:17:10   4201s] ** Cut row section cpu time 0:00:00.1.
[12/06 16:17:10   4201s]  ** Cut row section real time 0:00:00.0.
[12/06 16:17:10   4201s]  OPERPROF:       Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, CPU:0.101, REAL:0.101, MEM:3917.0M, EPOCH TIME: 1733519830.208547
[12/06 16:17:12   4203s]   Spread Effort: high, pre-route mode, useDDP on.
[12/06 16:17:12   4203s] [CPU] RefinePlace/preRPlace (cpu=0:00:02.6, real=0:00:03.0, mem=3917.0MB) @(1:10:01 - 1:10:03).
[12/06 16:17:12   4203s] Move report: preRPlace moves 3067 insts, mean move: 0.30 um, max move: 6.00 um 
[12/06 16:17:12   4203s] 	Max move on inst (ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/U717): (1356.80, 196.40) --> (1354.40, 192.80)
[12/06 16:17:12   4203s] 	Length: 8 sites, height: 1 rows, site name: core, cell type: AO22D0
[12/06 16:17:12   4203s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:3917.0M, EPOCH TIME: 1733519832.100924
[12/06 16:17:12   4203s] OPERPROF:         Starting spMPad at level 5, MEM:3965.8M, EPOCH TIME: 1733519832.373076
[12/06 16:17:12   4203s] OPERPROF:           Starting spContextMPad at level 6, MEM:3965.8M, EPOCH TIME: 1733519832.380559
[12/06 16:17:12   4203s] OPERPROF:           Finished spContextMPad at level 6, CPU:0.000, REAL:0.000, MEM:3965.8M, EPOCH TIME: 1733519832.380618
[12/06 16:17:12   4203s] MP Top (115038): mp=1.050. U=0.330.
[12/06 16:17:12   4203s] OPERPROF:         Finished spMPad at level 5, CPU:0.045, REAL:0.045, MEM:3965.8M, EPOCH TIME: 1733519832.418421
[12/06 16:17:12   4203s] OPERPROF:         Starting spsTweakCongDB::buildTimingInfo at level 5, MEM:3965.8M, EPOCH TIME: 1733519832.433622
[12/06 16:17:12   4203s] OPERPROF:           Starting initAAETimingInfo at level 6, MEM:3965.8M, EPOCH TIME: 1733519832.433675
[12/06 16:17:12   4203s] OPERPROF:             Starting InitSKP at level 7, MEM:3965.8M, EPOCH TIME: 1733519832.434102
[12/06 16:17:12   4203s] no activity file in design. spp won't run.
[12/06 16:17:12   4203s] no activity file in design. spp won't run.
[12/06 16:17:14   4205s] **WARN: [IO pin not placed] clk
[12/06 16:17:14   4205s] **WARN: [IO pin not placed] rst
[12/06 16:17:14   4205s] **WARN: [IO pin not placed] out_v
[12/06 16:17:14   4205s] **WARN: [IO pin not placed] out[31]
[12/06 16:17:14   4205s] **WARN: [IO pin not placed] out[30]
[12/06 16:17:14   4205s] **WARN: [IO pin not placed] out[29]
[12/06 16:17:14   4205s] **WARN: [IO pin not placed] out[28]
[12/06 16:17:14   4205s] **WARN: [IO pin not placed] out[27]
[12/06 16:17:14   4205s] **WARN: [IO pin not placed] out[26]
[12/06 16:17:14   4205s] **WARN: [IO pin not placed] out[25]
[12/06 16:17:14   4205s] **WARN: [IO pin not placed] ...
[12/06 16:17:14   4205s] **WARN: [IO pin not placed] The ratio of IO pins are not placed: 36 / 36 = 100.00%
[12/06 16:17:21   4212s] *** Finished SKP initialization (cpu=0:00:08.6, real=0:00:09.0)***
[12/06 16:17:21   4212s] OPERPROF:             Finished InitSKP at level 7, CPU:8.606, REAL:8.620, MEM:4290.3M, EPOCH TIME: 1733519841.053684
[12/06 16:17:23   4214s] Timing cost in AAE based: 7022973.7679995205253363
[12/06 16:17:23   4214s] OPERPROF:           Finished initAAETimingInfo at level 6, CPU:11.030, REAL:11.046, MEM:4375.0M, EPOCH TIME: 1733519843.479979
[12/06 16:17:23   4214s] OPERPROF:         Finished spsTweakCongDB::buildTimingInfo at level 5, CPU:11.048, REAL:11.065, MEM:4375.0M, EPOCH TIME: 1733519843.498128
[12/06 16:17:23   4214s] SKP cleared!
[12/06 16:17:23   4214s] AAE Timing clean up.
[12/06 16:17:23   4214s] Tweakage: fix icg 1, fix clk 0.
[12/06 16:17:23   4214s] Tweakage: density cost 1, scale 0.4.
[12/06 16:17:23   4214s] Tweakage: activity cost 0, scale 1.0.
[12/06 16:17:23   4214s] Tweakage: timing cost on, scale 1.0.
[12/06 16:17:23   4214s] OPERPROF:         Starting CoreOperation at level 5, MEM:4375.0M, EPOCH TIME: 1733519843.606540
[12/06 16:17:23   4214s] OPERPROF:           Starting spsTweakCongEngine::runCongAwareTweak at level 6, MEM:4375.0M, EPOCH TIME: 1733519843.746954
[12/06 16:17:25   4216s] Tweakage swap 6886 pairs.
[12/06 16:17:26   4217s] Tweakage swap 5571 pairs.
[12/06 16:17:28   4219s] Tweakage swap 5991 pairs.
[12/06 16:17:29   4220s] Tweakage swap 4299 pairs.
[12/06 16:17:30   4221s] Tweakage swap 2910 pairs.
[12/06 16:17:31   4222s] Tweakage swap 2403 pairs.
[12/06 16:17:32   4223s] Tweakage swap 2585 pairs.
[12/06 16:17:33   4224s] Tweakage swap 1834 pairs.
[12/06 16:17:34   4225s] Tweakage swap 1208 pairs.
[12/06 16:17:35   4226s] Tweakage swap 1045 pairs.
[12/06 16:17:36   4227s] Tweakage swap 1086 pairs.
[12/06 16:17:37   4228s] Tweakage swap 789 pairs.
[12/06 16:17:38   4229s] Tweakage swap 1816 pairs.
[12/06 16:17:39   4230s] Tweakage swap 1419 pairs.
[12/06 16:17:40   4231s] Tweakage swap 1375 pairs.
[12/06 16:17:40   4231s] Tweakage swap 1105 pairs.
[12/06 16:17:41   4232s] Tweakage swap 524 pairs.
[12/06 16:17:42   4233s] Tweakage swap 387 pairs.
[12/06 16:17:42   4234s] Tweakage swap 433 pairs.
[12/06 16:17:43   4234s] Tweakage swap 311 pairs.
[12/06 16:17:44   4235s] Tweakage swap 185 pairs.
[12/06 16:17:44   4236s] Tweakage swap 137 pairs.
[12/06 16:17:45   4236s] Tweakage swap 130 pairs.
[12/06 16:17:46   4237s] Tweakage swap 95 pairs.
[12/06 16:17:46   4237s] Tweakage move 2805 insts.
[12/06 16:17:46   4238s] Tweakage move 996 insts.
[12/06 16:17:47   4238s] Tweakage move 300 insts.
[12/06 16:17:47   4238s] Tweakage move 96 insts.
[12/06 16:17:47   4238s] OPERPROF:           Finished spsTweakCongEngine::runCongAwareTweak at level 6, CPU:23.678, REAL:23.721, MEM:4391.0M, EPOCH TIME: 1733519867.467699
[12/06 16:17:47   4238s] OPERPROF:         Finished CoreOperation at level 5, CPU:23.848, REAL:23.890, MEM:4391.0M, EPOCH TIME: 1733519867.497027
[12/06 16:17:47   4238s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:35.387, REAL:35.448, MEM:4383.0M, EPOCH TIME: 1733519867.548634
[12/06 16:17:47   4238s] Move report: Congestion aware Tweak moves 33127 insts, mean move: 12.38 um, max move: 36.88 um 
[12/06 16:17:47   4238s] 	Max move on inst (ys[3].xs[1].msg_txrx[16].south_tx): (956.82, 744.50) --> (985.60, 736.40)
[12/06 16:17:47   4238s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:35.4, real=0:00:35.0, mem=4383.0mb) @(1:10:03 - 1:10:39).
[12/06 16:17:47   4238s] wireLenOptFixPriorityInst 58185 inst fixed
[12/06 16:17:47   4238s] Placement tweakage begins.
[12/06 16:17:48   4239s] wire length = 4.688e+06
[12/06 16:17:49   4240s] wire length = 4.675e+06
[12/06 16:17:49   4240s] Placement tweakage ends.
[12/06 16:17:49   4240s] Move report: tweak moves 3786 insts, mean move: 2.07 um, max move: 34.80 um 
[12/06 16:17:49   4240s] 	Max move on inst (ys[0].xs[1].torus_switch_xy/west_conn_rx/FE_OFC5968_yss_0__xss_0__noc_if_inst_conn_packet_payload__data__19): (791.60, 178.40) --> (826.40, 178.40)
[12/06 16:17:49   4240s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:02.2, real=0:00:02.0, mem=4383.0MB) @(1:10:39 - 1:10:41).
[12/06 16:17:50   4241s] 
[12/06 16:17:50   4241s] Running Spiral with 1 thread in Normal Mode  fetchWidth=1024 
[12/06 16:17:54   4245s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7ff4581f0e08.
[12/06 16:17:54   4245s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 16:17:54   4245s] Move report: legalization moves 1165 insts, mean move: 1.30 um, max move: 35.80 um spiral
[12/06 16:17:54   4245s] 	Max move on inst (ys[1].xs[3].msg_txrx[29].south_tx): (609.00, 910.10) --> (605.60, 942.50)
[12/06 16:17:54   4245s] [CPU] RefinePlace/Spiral (cpu=0:00:02.0, real=0:00:03.0)
[12/06 16:17:54   4245s] [CPU] RefinePlace/Commit (cpu=0:00:02.4, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:02.4, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/06 16:17:54   4245s] [CPU] RefinePlace/Legalization (cpu=0:00:04.7, real=0:00:05.0, mem=4351.0MB) @(1:10:41 - 1:10:46).
[12/06 16:17:54   4245s] Move report: Detail placement moves 35855 insts, mean move: 11.48 um, max move: 55.40 um 
[12/06 16:17:54   4245s] 	Max move on inst (ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/U836): (544.60, 1359.20) --> (596.40, 1355.60)
[12/06 16:17:54   4245s] 	Runtime: CPU: 0:00:45.1 REAL: 0:00:45.0 MEM: 4351.0MB
[12/06 16:17:54   4245s] Statistics of distance of Instance movement in refine placement:
[12/06 16:17:54   4245s]   maximum (X+Y) =        55.40 um
[12/06 16:17:54   4245s]   inst (ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/U836) with max move: (544.6, 1359.2) -> (596.4, 1355.6)
[12/06 16:17:54   4245s]   mean    (X+Y) =        11.48 um
[12/06 16:17:54   4245s] Total instances flipped for legalization: 2064
[12/06 16:17:54   4245s] Summary Report:
[12/06 16:17:54   4245s] Instances move: 35855 (out of 115038 movable)
[12/06 16:17:54   4245s] Instances flipped: 2064
[12/06 16:17:54   4245s] Mean displacement: 11.48 um
[12/06 16:17:54   4245s] Max displacement: 55.40 um (Instance: ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/U836) (544.6, 1359.2) -> (596.4, 1355.6)
[12/06 16:17:54   4245s] 	Length: 6 sites, height: 1 rows, site name: core, cell type: OR2D1
[12/06 16:17:54   4245s] Total instances moved : 35855
[12/06 16:17:54   4245s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:45.105, REAL:45.198, MEM:4351.0M, EPOCH TIME: 1733519874.610092
[12/06 16:17:54   4245s] Total net bbox length = 3.561e+06 (1.832e+06 1.729e+06) (ext = 1.734e+04)
[12/06 16:17:54   4245s] Runtime: CPU: 0:00:45.3 REAL: 0:00:45.0 MEM: 4351.0MB
[12/06 16:17:54   4245s] [CPU] RefinePlace/total (cpu=0:00:45.3, real=0:00:45.0, mem=4351.0MB) @(1:10:00 - 1:10:46).
[12/06 16:17:54   4245s] *** Finished refinePlace (1:10:46 mem=4351.0M) ***
[12/06 16:17:54   4245s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1664445.16
[12/06 16:17:54   4245s] OPERPROF:   Finished RefinePlace at level 2, CPU:45.344, REAL:45.438, MEM:4351.0M, EPOCH TIME: 1733519874.661801
[12/06 16:17:54   4245s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:4351.0M, EPOCH TIME: 1733519874.661837
[12/06 16:17:54   4245s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:120217).
[12/06 16:17:54   4245s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 16:17:54   4246s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 16:17:54   4246s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 16:17:55   4246s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.348, REAL:0.349, MEM:3869.0M, EPOCH TIME: 1733519875.010835
[12/06 16:17:55   4246s] OPERPROF: Finished RefinePlace2 at level 1, CPU:45.932, REAL:46.028, MEM:3869.0M, EPOCH TIME: 1733519875.010950
[12/06 16:17:56   4247s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/06 16:17:56   4247s] #################################################################################
[12/06 16:17:56   4247s] # Design Stage: PreRoute
[12/06 16:17:56   4247s] # Design Name: torus_credit_D_W32
[12/06 16:17:56   4247s] # Design Mode: 90nm
[12/06 16:17:56   4247s] # Analysis Mode: MMMC Non-OCV 
[12/06 16:17:56   4247s] # Parasitics Mode: No SPEF/RCDB 
[12/06 16:17:56   4247s] # Signoff Settings: SI Off 
[12/06 16:17:56   4247s] #################################################################################
[12/06 16:18:02   4253s] Calculate delays in Single mode...
[12/06 16:18:02   4253s] Topological Sorting (REAL = 0:00:00.0, MEM = 3844.2M, InitMEM = 3844.2M)
[12/06 16:18:02   4253s] Start delay calculation (fullDC) (1 T). (MEM=3844.23)
[12/06 16:18:03   4254s] End AAE Lib Interpolated Model. (MEM=3861.04 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/06 16:18:21   4272s] Total number of fetched objects 119001
[12/06 16:18:22   4273s] End Timing Check Calculation. (CPU Time=0:00:01.0, Real Time=0:00:01.0)
[12/06 16:18:22   4273s] End delay calculation. (MEM=3899.2 CPU=0:00:16.1 REAL=0:00:16.0)
[12/06 16:18:22   4273s] End delay calculation (fullDC). (MEM=3899.2 CPU=0:00:19.9 REAL=0:00:20.0)
[12/06 16:18:22   4273s] *** CDM Built up (cpu=0:00:26.4  real=0:00:26.0  mem= 3899.2M) ***
[12/06 16:18:29   4280s] eGR doReRoute: optGuide
[12/06 16:18:29   4280s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:3899.2M, EPOCH TIME: 1733519909.080466
[12/06 16:18:29   4280s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 16:18:29   4280s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 16:18:29   4280s] All LLGs are deleted
[12/06 16:18:29   4280s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 16:18:29   4280s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 16:18:29   4280s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3899.2M, EPOCH TIME: 1733519909.080586
[12/06 16:18:29   4280s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3868.8M, EPOCH TIME: 1733519909.080899
[12/06 16:18:29   4280s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.002, REAL:0.002, MEM:3816.8M, EPOCH TIME: 1733519909.082766
[12/06 16:18:29   4280s] {MMLU 1958 3609 118384}
[12/06 16:18:29   4280s] ### Creating LA Mngr. totSessionCpu=1:11:20 mem=3816.8M
[12/06 16:18:29   4280s] ### Creating LA Mngr, finished. totSessionCpu=1:11:20 mem=3816.8M
[12/06 16:18:29   4280s] [PSP]    Started Early Global Route kernel ( Curr Mem: 3816.76 MB )
[12/06 16:18:29   4280s] (I)      ==================== Layers =====================
[12/06 16:18:29   4280s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 16:18:29   4280s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/06 16:18:29   4280s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 16:18:29   4280s] (I)      |  33 |  0 |      CO |     cut |      1 |       |
[12/06 16:18:29   4280s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/06 16:18:29   4280s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/06 16:18:29   4280s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/06 16:18:29   4280s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/06 16:18:29   4280s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/06 16:18:29   4280s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/06 16:18:29   4280s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/06 16:18:29   4280s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/06 16:18:29   4280s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/06 16:18:29   4280s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/06 16:18:29   4280s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/06 16:18:29   4280s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/06 16:18:29   4280s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/06 16:18:29   4280s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/06 16:18:29   4280s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/06 16:18:29   4280s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/06 16:18:29   4280s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/06 16:18:29   4280s] (I)      |  42 |  9 |      RV |     cut |      1 |       |
[12/06 16:18:29   4280s] (I)      |  10 | 10 |      AP |    wire |      1 |       |
[12/06 16:18:29   4280s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 16:18:29   4280s] (I)      |   0 |  0 |      PO |   other |        |    MS |
[12/06 16:18:29   4280s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[12/06 16:18:29   4280s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 16:18:29   4280s] (I)      Started Import and model ( Curr Mem: 3816.76 MB )
[12/06 16:18:29   4280s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/06 16:18:29   4280s] (I)      == Non-default Options ==
[12/06 16:18:29   4280s] (I)      Maximum routing layer                              : 10
[12/06 16:18:29   4280s] (I)      Number of threads                                  : 1
[12/06 16:18:29   4280s] (I)      Method to set GCell size                           : row
[12/06 16:18:29   4280s] (I)      Counted 1175906 PG shapes. We will not process PG shapes layer by layer.
[12/06 16:18:29   4280s] (I)      Use row-based GCell size
[12/06 16:18:29   4280s] (I)      Use row-based GCell align
[12/06 16:18:29   4280s] (I)      layer 0 area = 168000
[12/06 16:18:29   4280s] (I)      layer 1 area = 208000
[12/06 16:18:29   4280s] (I)      layer 2 area = 208000
[12/06 16:18:29   4280s] (I)      layer 3 area = 208000
[12/06 16:18:29   4280s] (I)      layer 4 area = 208000
[12/06 16:18:29   4280s] (I)      layer 5 area = 208000
[12/06 16:18:29   4280s] (I)      layer 6 area = 208000
[12/06 16:18:29   4280s] (I)      layer 7 area = 2259999
[12/06 16:18:29   4280s] (I)      layer 8 area = 2259999
[12/06 16:18:29   4280s] (I)      layer 9 area = 0
[12/06 16:18:29   4280s] (I)      GCell unit size   : 3600
[12/06 16:18:29   4280s] (I)      GCell multiplier  : 1
[12/06 16:18:29   4280s] (I)      GCell row height  : 3600
[12/06 16:18:29   4280s] (I)      Actual row height : 3600
[12/06 16:18:29   4280s] (I)      GCell align ref   : 4000 4000
[12/06 16:18:29   4280s] [NR-eGR] Track table information for default rule: 
[12/06 16:18:29   4280s] [NR-eGR] M1 has single uniform track structure
[12/06 16:18:29   4280s] [NR-eGR] M2 has single uniform track structure
[12/06 16:18:29   4280s] [NR-eGR] M3 has single uniform track structure
[12/06 16:18:29   4280s] [NR-eGR] M4 has single uniform track structure
[12/06 16:18:29   4280s] [NR-eGR] M5 has single uniform track structure
[12/06 16:18:29   4280s] [NR-eGR] M6 has single uniform track structure
[12/06 16:18:29   4280s] [NR-eGR] M7 has single uniform track structure
[12/06 16:18:29   4280s] [NR-eGR] M8 has single uniform track structure
[12/06 16:18:29   4280s] [NR-eGR] M9 has single uniform track structure
[12/06 16:18:29   4280s] [NR-eGR] AP has single uniform track structure
[12/06 16:18:29   4280s] (I)      ================= Default via =================
[12/06 16:18:29   4280s] (I)      +---+--------------------+--------------------+
[12/06 16:18:29   4280s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut    |
[12/06 16:18:29   4280s] (I)      +---+--------------------+--------------------+
[12/06 16:18:29   4280s] (I)      | 1 |    3  VIA12_1cut_V |   11  VIA12_2cut_N |
[12/06 16:18:29   4280s] (I)      | 2 |   18  VIA23_1cut   |   27  VIA23_2cut_E |
[12/06 16:18:29   4280s] (I)      | 3 |   32  VIA34_1cut   |   41  VIA34_2cut_E |
[12/06 16:18:29   4280s] (I)      | 4 |   46  VIA45_1cut   |   55  VIA45_2cut_E |
[12/06 16:18:29   4280s] (I)      | 5 |   60  VIA56_1cut   |   71  VIA56_2cut_N |
[12/06 16:18:29   4280s] (I)      | 6 |   74  VIA67_1cut   |   83  VIA67_2cut_E |
[12/06 16:18:29   4280s] (I)      | 7 |   90  VIA78_1cut   |   97  VIA78_2cut_E |
[12/06 16:18:29   4280s] (I)      | 8 |  102  VIA89_1cut   |  111  VIA89_2cut_E |
[12/06 16:18:29   4280s] (I)      | 9 |  118  VIA9AP_1cut  |  118  VIA9AP_1cut  |
[12/06 16:18:29   4280s] (I)      +---+--------------------+--------------------+
[12/06 16:18:29   4280s] (I)      1517 nets have been assigned with the same min and max preferred routing layer. We relaxed the assignment.
[12/06 16:18:29   4281s] [NR-eGR] Read 2100180 PG shapes
[12/06 16:18:29   4281s] [NR-eGR] Read 0 clock shapes
[12/06 16:18:29   4281s] [NR-eGR] Read 0 other shapes
[12/06 16:18:29   4281s] [NR-eGR] #Routing Blockages  : 0
[12/06 16:18:29   4281s] [NR-eGR] #Instance Blockages : 3792
[12/06 16:18:29   4281s] [NR-eGR] #PG Blockages       : 2100180
[12/06 16:18:29   4281s] [NR-eGR] #Halo Blockages     : 0
[12/06 16:18:29   4281s] [NR-eGR] #Boundary Blockages : 0
[12/06 16:18:29   4281s] [NR-eGR] #Clock Blockages    : 0
[12/06 16:18:29   4281s] [NR-eGR] #Other Blockages    : 0
[12/06 16:18:29   4281s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/06 16:18:30   4281s] [NR-eGR] Num Prerouted Nets = 1999  Num Prerouted Wires = 158157
[12/06 16:18:30   4281s] [NR-eGR] Read 118383 nets ( ignored 1999 )
[12/06 16:18:30   4281s] (I)      early_global_route_priority property id does not exist.
[12/06 16:18:30   4281s] (I)      Read Num Blocks=2103972  Num Prerouted Wires=158157  Num CS=0
[12/06 16:18:30   4281s] (I)      Layer 1 (V) : #blockages 501328 : #preroutes 78361
[12/06 16:18:30   4281s] (I)      Layer 2 (H) : #blockages 497536 : #preroutes 70578
[12/06 16:18:30   4281s] (I)      Layer 3 (V) : #blockages 497536 : #preroutes 9124
[12/06 16:18:30   4281s] (I)      Layer 4 (H) : #blockages 428170 : #preroutes 25
[12/06 16:18:30   4281s] (I)      Layer 5 (V) : #blockages 179402 : #preroutes 26
[12/06 16:18:30   4281s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 36
[12/06 16:18:30   4281s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 7
[12/06 16:18:30   4281s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[12/06 16:18:30   4281s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[12/06 16:18:30   4281s] (I)      Number of ignored nets                =   1999
[12/06 16:18:30   4281s] (I)      Number of connected nets              =      0
[12/06 16:18:30   4281s] (I)      Number of fixed nets                  =   1999.  Ignored: Yes
[12/06 16:18:30   4281s] (I)      Number of clock nets                  =   2092.  Ignored: No
[12/06 16:18:30   4281s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/06 16:18:30   4281s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/06 16:18:30   4281s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/06 16:18:30   4281s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/06 16:18:30   4281s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/06 16:18:30   4281s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/06 16:18:30   4281s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/06 16:18:30   4281s] [NR-eGR] There are 93 clock nets ( 93 with NDR ).
[12/06 16:18:30   4281s] (I)      Ndr track 0 does not exist
[12/06 16:18:30   4281s] (I)      Ndr track 0 does not exist
[12/06 16:18:30   4281s] (I)      ---------------------Grid Graph Info--------------------
[12/06 16:18:30   4281s] (I)      Routing area        : (0, 0) - (3000000, 3000000)
[12/06 16:18:30   4281s] (I)      Core area           : (4000, 4000) - (2996000, 2996000)
[12/06 16:18:30   4281s] (I)      Site width          :   400  (dbu)
[12/06 16:18:30   4281s] (I)      Row height          :  3600  (dbu)
[12/06 16:18:30   4281s] (I)      GCell row height    :  3600  (dbu)
[12/06 16:18:30   4281s] (I)      GCell width         :  3600  (dbu)
[12/06 16:18:30   4281s] (I)      GCell height        :  3600  (dbu)
[12/06 16:18:30   4281s] (I)      Grid                :   834   834    10
[12/06 16:18:30   4281s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[12/06 16:18:30   4281s] (I)      Vertical capacity   :     0  3600     0  3600     0  3600     0  3600     0  3600
[12/06 16:18:30   4281s] (I)      Horizontal capacity :     0     0  3600     0  3600     0  3600     0  3600     0
[12/06 16:18:30   4281s] (I)      Default wire width  :   180   200   200   200   200   200   200   800   800  6000
[12/06 16:18:30   4281s] (I)      Default wire space  :   180   200   200   200   200   200   200   800   800  4000
[12/06 16:18:30   4281s] (I)      Default wire pitch  :   360   400   400   400   400   400   400  1600  1600 10000
[12/06 16:18:30   4281s] (I)      Default pitch size  :   360   400   400   400   400   400   400  1600  1600 13000
[12/06 16:18:30   4281s] (I)      First track coord   :   400   200   400   200   400   200   400  1000   800 17200
[12/06 16:18:30   4281s] (I)      Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25  0.28
[12/06 16:18:30   4281s] (I)      Total num of tracks :  7499  7500  7499  7500  7499  7500  7499  1875  1875   230
[12/06 16:18:30   4281s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[12/06 16:18:30   4281s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[12/06 16:18:30   4281s] (I)      --------------------------------------------------------
[12/06 16:18:30   4281s] 
[12/06 16:18:30   4281s] [NR-eGR] ============ Routing rule table ============
[12/06 16:18:30   4281s] [NR-eGR] Rule id: 0  Nets: 116291
[12/06 16:18:30   4281s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/06 16:18:30   4281s] (I)                    Layer    2    3    4    5    6    7     8     9     10 
[12/06 16:18:30   4281s] (I)                    Pitch  400  400  400  400  400  400  1600  1600  13000 
[12/06 16:18:30   4281s] (I)             #Used tracks    1    1    1    1    1    1     1     1      1 
[12/06 16:18:30   4281s] (I)       #Fully used tracks    1    1    1    1    1    1     1     1      1 
[12/06 16:18:30   4281s] [NR-eGR] Rule id: 1  Nets: 93
[12/06 16:18:30   4281s] (I)      ID:1 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[12/06 16:18:30   4281s] (I)                    Layer    2    3    4    5    6    7     8     9     10 
[12/06 16:18:30   4281s] (I)                    Pitch  800  800  800  800  800  800  3200  3200  26000 
[12/06 16:18:30   4281s] (I)             #Used tracks    2    2    2    2    2    2     2     2      2 
[12/06 16:18:30   4281s] (I)       #Fully used tracks    1    1    1    1    1    1     1     1      1 
[12/06 16:18:30   4281s] [NR-eGR] ========================================
[12/06 16:18:30   4281s] [NR-eGR] 
[12/06 16:18:30   4281s] (I)      =============== Blocked Tracks ===============
[12/06 16:18:30   4281s] (I)      +-------+---------+----------+---------------+
[12/06 16:18:30   4281s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/06 16:18:30   4281s] (I)      +-------+---------+----------+---------------+
[12/06 16:18:30   4281s] (I)      |     1 |       0 |        0 |         0.00% |
[12/06 16:18:30   4281s] (I)      |     2 | 6255000 |  1796108 |        28.71% |
[12/06 16:18:30   4281s] (I)      |     3 | 6254166 |   953074 |        15.24% |
[12/06 16:18:30   4281s] (I)      |     4 | 6255000 |  1741376 |        27.84% |
[12/06 16:18:30   4281s] (I)      |     5 | 6254166 |  3987373 |        63.76% |
[12/06 16:18:30   4281s] (I)      |     6 | 6255000 |  3987906 |        63.76% |
[12/06 16:18:30   4281s] (I)      |     7 | 6254166 |        0 |         0.00% |
[12/06 16:18:30   4281s] (I)      |     8 | 1563750 |        0 |         0.00% |
[12/06 16:18:30   4281s] (I)      |     9 | 1563750 |        0 |         0.00% |
[12/06 16:18:30   4281s] (I)      |    10 |  191820 |        0 |         0.00% |
[12/06 16:18:30   4281s] (I)      +-------+---------+----------+---------------+
[12/06 16:18:30   4281s] (I)      Finished Import and model ( CPU: 1.59 sec, Real: 1.57 sec, Curr Mem: 4033.73 MB )
[12/06 16:18:30   4281s] (I)      Reset routing kernel
[12/06 16:18:30   4281s] (I)      Started Global Routing ( Curr Mem: 4033.73 MB )
[12/06 16:18:30   4282s] (I)      totalPins=421538  totalGlobalPin=412033 (97.75%)
[12/06 16:18:30   4282s] (I)      total 2D Cap : 7817916 = (6254166 H, 1563750 V)
[12/06 16:18:30   4282s] [NR-eGR] Layer group 1: route 1517 net(s) in layer range [7, 8]
[12/06 16:18:30   4282s] (I)      
[12/06 16:18:30   4282s] (I)      ============  Phase 1a Route ============
[12/06 16:18:30   4282s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/06 16:18:30   4282s] (I)      Usage: 198713 = (10272 H, 188441 V) = (0.16% H, 12.05% V) = (1.849e+04um H, 3.392e+05um V)
[12/06 16:18:30   4282s] (I)      
[12/06 16:18:30   4282s] (I)      ============  Phase 1b Route ============
[12/06 16:18:30   4282s] (I)      Usage: 198713 = (10272 H, 188441 V) = (0.16% H, 12.05% V) = (1.849e+04um H, 3.392e+05um V)
[12/06 16:18:30   4282s] (I)      Overflow of layer group 1: 0.00% H + 0.09% V. EstWL: 3.576834e+05um
[12/06 16:18:30   4282s] (I)      
[12/06 16:18:30   4282s] (I)      ============  Phase 1c Route ============
[12/06 16:18:30   4282s] (I)      Level2 Grid: 167 x 167
[12/06 16:18:30   4282s] (I)      Usage: 198727 = (10286 H, 188441 V) = (0.16% H, 12.05% V) = (1.851e+04um H, 3.392e+05um V)
[12/06 16:18:30   4282s] (I)      
[12/06 16:18:30   4282s] (I)      ============  Phase 1d Route ============
[12/06 16:18:30   4282s] (I)      Usage: 198727 = (10286 H, 188441 V) = (0.16% H, 12.05% V) = (1.851e+04um H, 3.392e+05um V)
[12/06 16:18:30   4282s] (I)      
[12/06 16:18:30   4282s] (I)      ============  Phase 1e Route ============
[12/06 16:18:30   4282s] (I)      Usage: 198727 = (10286 H, 188441 V) = (0.16% H, 12.05% V) = (1.851e+04um H, 3.392e+05um V)
[12/06 16:18:30   4282s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.577086e+05um
[12/06 16:18:30   4282s] (I)      
[12/06 16:18:30   4282s] (I)      ============  Phase 1l Route ============
[12/06 16:18:30   4282s] (I)      total 2D Cap : 10863987 = (5494433 H, 5369554 V)
[12/06 16:18:30   4282s] [NR-eGR] Layer group 2: route 93 net(s) in layer range [3, 4]
[12/06 16:18:30   4282s] (I)      
[12/06 16:18:30   4282s] (I)      ============  Phase 1a Route ============
[12/06 16:18:30   4282s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/06 16:18:30   4282s] (I)      Usage: 198906 = (10377 H, 188529 V) = (0.19% H, 3.51% V) = (1.868e+04um H, 3.394e+05um V)
[12/06 16:18:30   4282s] (I)      
[12/06 16:18:30   4282s] (I)      ============  Phase 1b Route ============
[12/06 16:18:30   4282s] (I)      Usage: 198906 = (10377 H, 188529 V) = (0.19% H, 3.51% V) = (1.868e+04um H, 3.394e+05um V)
[12/06 16:18:30   4282s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.580308e+05um
[12/06 16:18:30   4282s] (I)      
[12/06 16:18:30   4282s] (I)      ============  Phase 1c Route ============
[12/06 16:18:30   4282s] (I)      Level2 Grid: 167 x 167
[12/06 16:18:30   4282s] (I)      Usage: 198906 = (10377 H, 188529 V) = (0.19% H, 3.51% V) = (1.868e+04um H, 3.394e+05um V)
[12/06 16:18:30   4282s] (I)      
[12/06 16:18:30   4282s] (I)      ============  Phase 1d Route ============
[12/06 16:18:30   4282s] (I)      Usage: 198906 = (10377 H, 188529 V) = (0.19% H, 3.51% V) = (1.868e+04um H, 3.394e+05um V)
[12/06 16:18:30   4282s] (I)      
[12/06 16:18:30   4282s] (I)      ============  Phase 1e Route ============
[12/06 16:18:30   4282s] (I)      Usage: 198906 = (10377 H, 188529 V) = (0.19% H, 3.51% V) = (1.868e+04um H, 3.394e+05um V)
[12/06 16:18:30   4282s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.580308e+05um
[12/06 16:18:30   4282s] (I)      
[12/06 16:18:30   4282s] (I)      ============  Phase 1l Route ============
[12/06 16:18:31   4282s] (I)      total 2D Cap : 34392069 = (17412463 H, 16979606 V)
[12/06 16:18:31   4282s] [NR-eGR] Layer group 3: route 114774 net(s) in layer range [2, 10]
[12/06 16:18:31   4282s] (I)      
[12/06 16:18:31   4282s] (I)      ============  Phase 1a Route ============
[12/06 16:18:31   4283s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/06 16:18:31   4283s] (I)      Usage: 2368172 = (1208904 H, 1159268 V) = (6.94% H, 6.83% V) = (2.176e+06um H, 2.087e+06um V)
[12/06 16:18:31   4283s] (I)      
[12/06 16:18:31   4283s] (I)      ============  Phase 1b Route ============
[12/06 16:18:32   4283s] (I)      Usage: 2368714 = (1209188 H, 1159526 V) = (6.94% H, 6.83% V) = (2.177e+06um H, 2.087e+06um V)
[12/06 16:18:32   4283s] (I)      Overflow of layer group 3: 0.07% H + 0.01% V. EstWL: 4.263685e+06um
[12/06 16:18:32   4283s] (I)      Congestion metric : 0.07%H 0.01%V, 0.08%HV
[12/06 16:18:32   4283s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/06 16:18:32   4283s] (I)      
[12/06 16:18:32   4283s] (I)      ============  Phase 1c Route ============
[12/06 16:18:32   4283s] (I)      Level2 Grid: 167 x 167
[12/06 16:18:32   4283s] (I)      Usage: 2368717 = (1209190 H, 1159527 V) = (6.94% H, 6.83% V) = (2.177e+06um H, 2.087e+06um V)
[12/06 16:18:32   4283s] (I)      
[12/06 16:18:32   4283s] (I)      ============  Phase 1d Route ============
[12/06 16:18:32   4283s] (I)      Usage: 2369274 = (1209360 H, 1159914 V) = (6.95% H, 6.83% V) = (2.177e+06um H, 2.088e+06um V)
[12/06 16:18:32   4283s] (I)      
[12/06 16:18:32   4283s] (I)      ============  Phase 1e Route ============
[12/06 16:18:32   4283s] (I)      Usage: 2369274 = (1209360 H, 1159914 V) = (6.95% H, 6.83% V) = (2.177e+06um H, 2.088e+06um V)
[12/06 16:18:32   4283s] [NR-eGR] Early Global Route overflow of layer group 3: 0.06% H + 0.01% V. EstWL: 4.264693e+06um
[12/06 16:18:32   4283s] (I)      
[12/06 16:18:32   4283s] (I)      ============  Phase 1l Route ============
[12/06 16:18:33   4285s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/06 16:18:33   4285s] (I)      Layer  2:    5606720    734455       898           0     6252498    ( 0.00%) 
[12/06 16:18:33   4285s] (I)      Layer  3:    5717469    899398       979           0     6252498    ( 0.00%) 
[12/06 16:18:33   4285s] (I)      Layer  4:    5655432    525988       112           0     6252498    ( 0.00%) 
[12/06 16:18:34   4285s] (I)      Layer  5:    4127728    170627      1284           0     6252498    ( 0.00%) 
[12/06 16:18:34   4285s] (I)      Layer  6:    4332235    171457      1108           0     6252498    ( 0.00%) 
[12/06 16:18:34   4285s] (I)      Layer  7:    6246667    502159       287           0     6252498    ( 0.00%) 
[12/06 16:18:34   4285s] (I)      Layer  8:    1561875    224923        15           0     1563124    ( 0.00%) 
[12/06 16:18:34   4285s] (I)      Layer  9:    1561875     15963         0           0     1563124    ( 0.00%) 
[12/06 16:18:34   4285s] (I)      Layer 10:     191590         0         0      139329       53056    (72.42%) 
[12/06 16:18:34   4285s] (I)      Total:      35001591   3244970      4683      139328    40694291    ( 0.34%) 
[12/06 16:18:34   4285s] (I)      
[12/06 16:18:34   4285s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/06 16:18:34   4285s] [NR-eGR]                        OverCon           OverCon           OverCon            
[12/06 16:18:34   4285s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[12/06 16:18:34   4285s] [NR-eGR]        Layer             (1-2)             (3-4)               (5)    OverCon
[12/06 16:18:34   4285s] [NR-eGR] --------------------------------------------------------------------------------
[12/06 16:18:34   4285s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/06 16:18:34   4285s] [NR-eGR]      M2 ( 2)       678( 0.10%)        30( 0.00%)         0( 0.00%)   ( 0.10%) 
[12/06 16:18:34   4285s] [NR-eGR]      M3 ( 3)       753( 0.11%)        30( 0.00%)         1( 0.00%)   ( 0.11%) 
[12/06 16:18:34   4285s] [NR-eGR]      M4 ( 4)        99( 0.01%)         1( 0.00%)         0( 0.00%)   ( 0.01%) 
[12/06 16:18:34   4285s] [NR-eGR]      M5 ( 5)      1100( 0.16%)        19( 0.00%)         0( 0.00%)   ( 0.16%) 
[12/06 16:18:34   4285s] [NR-eGR]      M6 ( 6)       909( 0.13%)        19( 0.00%)         0( 0.00%)   ( 0.13%) 
[12/06 16:18:34   4285s] [NR-eGR]      M7 ( 7)       172( 0.02%)        23( 0.00%)         0( 0.00%)   ( 0.03%) 
[12/06 16:18:34   4285s] [NR-eGR]      M8 ( 8)        13( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/06 16:18:34   4285s] [NR-eGR]      M9 ( 9)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/06 16:18:34   4285s] [NR-eGR]      AP (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/06 16:18:34   4285s] [NR-eGR] --------------------------------------------------------------------------------
[12/06 16:18:34   4285s] [NR-eGR]        Total      3724( 0.06%)       122( 0.00%)         1( 0.00%)   ( 0.07%) 
[12/06 16:18:34   4285s] [NR-eGR] 
[12/06 16:18:34   4285s] (I)      Finished Global Routing ( CPU: 3.42 sec, Real: 3.43 sec, Curr Mem: 4089.73 MB )
[12/06 16:18:34   4285s] (I)      total 2D Cap : 35077041 = (17696835 H, 17380206 V)
[12/06 16:18:34   4285s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/06 16:18:34   4285s] (I)      ============= Track Assignment ============
[12/06 16:18:34   4285s] (I)      Started Track Assignment (1T) ( Curr Mem: 4089.73 MB )
[12/06 16:18:34   4285s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[12/06 16:18:34   4285s] (I)      Run Multi-thread track assignment
[12/06 16:18:36   4287s] (I)      Finished Track Assignment (1T) ( CPU: 1.77 sec, Real: 1.78 sec, Curr Mem: 4089.73 MB )
[12/06 16:18:36   4287s] (I)      Started Export ( Curr Mem: 4089.73 MB )
[12/06 16:18:37   4288s] [NR-eGR]             Length (um)     Vias 
[12/06 16:18:37   4288s] [NR-eGR] ---------------------------------
[12/06 16:18:37   4288s] [NR-eGR]  M1  (1H)           130   483678 
[12/06 16:18:37   4288s] [NR-eGR]  M2  (2V)        875868   700797 
[12/06 16:18:37   4288s] [NR-eGR]  M3  (3H)       1233683   182227 
[12/06 16:18:37   4288s] [NR-eGR]  M4  (4V)        704067    99320 
[12/06 16:18:37   4288s] [NR-eGR]  M5  (5H)        234763    57469 
[12/06 16:18:37   4288s] [NR-eGR]  M6  (6V)        262486    54713 
[12/06 16:18:37   4288s] [NR-eGR]  M7  (7H)        876290     6529 
[12/06 16:18:37   4288s] [NR-eGR]  M8  (8V)        404630      342 
[12/06 16:18:37   4288s] [NR-eGR]  M9  (9H)         28748        0 
[12/06 16:18:37   4288s] [NR-eGR]  AP  (10V)            0        0 
[12/06 16:18:37   4288s] [NR-eGR] ---------------------------------
[12/06 16:18:37   4288s] [NR-eGR]      Total      4620664  1585075 
[12/06 16:18:37   4288s] [NR-eGR] --------------------------------------------------------------------------
[12/06 16:18:37   4288s] [NR-eGR] Total half perimeter of net bounding box: 3560983um
[12/06 16:18:37   4288s] [NR-eGR] Total length: 4620664um, number of vias: 1585075
[12/06 16:18:37   4288s] [NR-eGR] --------------------------------------------------------------------------
[12/06 16:18:37   4288s] [NR-eGR] Total eGR-routed clock nets wire length: 344um, number of vias: 468
[12/06 16:18:37   4288s] [NR-eGR] --------------------------------------------------------------------------
[12/06 16:18:38   4289s] (I)      Finished Export ( CPU: 1.92 sec, Real: 1.92 sec, Curr Mem: 4074.93 MB )
[12/06 16:18:38   4289s] [NR-eGR] Finished Early Global Route kernel ( CPU: 9.20 sec, Real: 9.18 sec, Curr Mem: 3836.93 MB )
[12/06 16:18:38   4289s] (I)      ========================================= Runtime Summary =========================================
[12/06 16:18:38   4289s] (I)       Step                                              %        Start       Finish      Real       CPU 
[12/06 16:18:38   4289s] (I)      ---------------------------------------------------------------------------------------------------
[12/06 16:18:38   4289s] (I)       Early Global Route kernel                   100.00%  3896.43 sec  3905.61 sec  9.18 sec  9.20 sec 
[12/06 16:18:38   4289s] (I)       +-Import and model                           17.05%  3896.44 sec  3898.00 sec  1.57 sec  1.59 sec 
[12/06 16:18:38   4289s] (I)       | +-Create place DB                           5.61%  3896.44 sec  3896.95 sec  0.51 sec  0.51 sec 
[12/06 16:18:38   4289s] (I)       | | +-Import place data                       5.61%  3896.44 sec  3896.95 sec  0.51 sec  0.51 sec 
[12/06 16:18:38   4289s] (I)       | | | +-Read instances and placement          1.28%  3896.44 sec  3896.55 sec  0.12 sec  0.12 sec 
[12/06 16:18:38   4289s] (I)       | | | +-Read nets                             4.32%  3896.55 sec  3896.95 sec  0.40 sec  0.40 sec 
[12/06 16:18:38   4289s] (I)       | +-Create route DB                          10.54%  3896.95 sec  3897.92 sec  0.97 sec  1.00 sec 
[12/06 16:18:38   4289s] (I)       | | +-Import route data (1T)                 10.54%  3896.95 sec  3897.92 sec  0.97 sec  1.00 sec 
[12/06 16:18:38   4289s] (I)       | | | +-Read blockages ( Layer 2-10 )         2.52%  3897.00 sec  3897.24 sec  0.23 sec  0.23 sec 
[12/06 16:18:38   4289s] (I)       | | | | +-Read routing blockages              0.00%  3897.00 sec  3897.00 sec  0.00 sec  0.00 sec 
[12/06 16:18:38   4289s] (I)       | | | | +-Read instance blockages             0.22%  3897.00 sec  3897.02 sec  0.02 sec  0.02 sec 
[12/06 16:18:38   4289s] (I)       | | | | +-Read PG blockages                   2.26%  3897.02 sec  3897.23 sec  0.21 sec  0.21 sec 
[12/06 16:18:38   4289s] (I)       | | | | +-Read clock blockages                0.00%  3897.23 sec  3897.23 sec  0.00 sec  0.00 sec 
[12/06 16:18:38   4289s] (I)       | | | | +-Read other blockages                0.00%  3897.23 sec  3897.23 sec  0.00 sec  0.00 sec 
[12/06 16:18:38   4289s] (I)       | | | | +-Read halo blockages                 0.04%  3897.23 sec  3897.24 sec  0.00 sec  0.00 sec 
[12/06 16:18:38   4289s] (I)       | | | | +-Read boundary cut boxes             0.00%  3897.24 sec  3897.24 sec  0.00 sec  0.00 sec 
[12/06 16:18:38   4289s] (I)       | | | +-Read blackboxes                       0.00%  3897.24 sec  3897.24 sec  0.00 sec  0.00 sec 
[12/06 16:18:38   4289s] (I)       | | | +-Read prerouted                        1.15%  3897.24 sec  3897.34 sec  0.11 sec  0.11 sec 
[12/06 16:18:38   4289s] (I)       | | | +-Read unlegalized nets                 0.26%  3897.34 sec  3897.36 sec  0.02 sec  0.02 sec 
[12/06 16:18:38   4289s] (I)       | | | +-Read nets                             0.41%  3897.36 sec  3897.40 sec  0.04 sec  0.04 sec 
[12/06 16:18:38   4289s] (I)       | | | +-Set up via pillars                    0.01%  3897.41 sec  3897.41 sec  0.00 sec  0.00 sec 
[12/06 16:18:38   4289s] (I)       | | | +-Initialize 3D grid graph              0.20%  3897.42 sec  3897.44 sec  0.02 sec  0.02 sec 
[12/06 16:18:38   4289s] (I)       | | | +-Model blockage capacity               5.10%  3897.44 sec  3897.91 sec  0.47 sec  0.50 sec 
[12/06 16:18:38   4289s] (I)       | | | | +-Initialize 3D capacity              4.84%  3897.44 sec  3897.88 sec  0.44 sec  0.48 sec 
[12/06 16:18:38   4289s] (I)       | +-Read aux data                             0.00%  3897.92 sec  3897.92 sec  0.00 sec  0.00 sec 
[12/06 16:18:38   4289s] (I)       | +-Others data preparation                   0.13%  3897.92 sec  3897.93 sec  0.01 sec  0.01 sec 
[12/06 16:18:38   4289s] (I)       | +-Create route kernel                       0.57%  3897.93 sec  3897.98 sec  0.05 sec  0.05 sec 
[12/06 16:18:38   4289s] (I)       +-Global Routing                             37.36%  3898.00 sec  3901.43 sec  3.43 sec  3.42 sec 
[12/06 16:18:38   4289s] (I)       | +-Initialization                            0.64%  3898.00 sec  3898.06 sec  0.06 sec  0.06 sec 
[12/06 16:18:38   4289s] (I)       | +-Net group 1                               1.65%  3898.06 sec  3898.22 sec  0.15 sec  0.15 sec 
[12/06 16:18:38   4289s] (I)       | | +-Generate topology                       0.00%  3898.06 sec  3898.06 sec  0.00 sec  0.00 sec 
[12/06 16:18:38   4289s] (I)       | | +-Phase 1a                                0.26%  3898.10 sec  3898.12 sec  0.02 sec  0.02 sec 
[12/06 16:18:38   4289s] (I)       | | | +-Pattern routing (1T)                  0.14%  3898.10 sec  3898.11 sec  0.01 sec  0.01 sec 
[12/06 16:18:38   4289s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.12%  3898.11 sec  3898.12 sec  0.01 sec  0.01 sec 
[12/06 16:18:38   4289s] (I)       | | +-Phase 1b                                0.18%  3898.12 sec  3898.14 sec  0.02 sec  0.02 sec 
[12/06 16:18:38   4289s] (I)       | | | +-Monotonic routing (1T)                0.16%  3898.12 sec  3898.13 sec  0.01 sec  0.01 sec 
[12/06 16:18:38   4289s] (I)       | | +-Phase 1c                                0.24%  3898.14 sec  3898.16 sec  0.02 sec  0.02 sec 
[12/06 16:18:38   4289s] (I)       | | | +-Two level Routing                     0.24%  3898.14 sec  3898.16 sec  0.02 sec  0.02 sec 
[12/06 16:18:38   4289s] (I)       | | | | +-Two Level Routing (Regular)         0.15%  3898.14 sec  3898.15 sec  0.01 sec  0.01 sec 
[12/06 16:18:38   4289s] (I)       | | | | +-Two Level Routing (Strong)          0.03%  3898.15 sec  3898.16 sec  0.00 sec  0.00 sec 
[12/06 16:18:38   4289s] (I)       | | +-Phase 1d                                0.09%  3898.16 sec  3898.17 sec  0.01 sec  0.01 sec 
[12/06 16:18:38   4289s] (I)       | | | +-Detoured routing (1T)                 0.09%  3898.16 sec  3898.17 sec  0.01 sec  0.01 sec 
[12/06 16:18:38   4289s] (I)       | | +-Phase 1e                                0.02%  3898.17 sec  3898.17 sec  0.00 sec  0.00 sec 
[12/06 16:18:38   4289s] (I)       | | | +-Route legalization                    0.00%  3898.17 sec  3898.17 sec  0.00 sec  0.00 sec 
[12/06 16:18:38   4289s] (I)       | | +-Phase 1l                                0.51%  3898.17 sec  3898.22 sec  0.05 sec  0.05 sec 
[12/06 16:18:38   4289s] (I)       | | | +-Layer assignment (1T)                 0.51%  3898.17 sec  3898.22 sec  0.05 sec  0.05 sec 
[12/06 16:18:38   4289s] (I)       | +-Net group 2                               0.76%  3898.22 sec  3898.28 sec  0.07 sec  0.07 sec 
[12/06 16:18:38   4289s] (I)       | | +-Generate topology                       0.00%  3898.22 sec  3898.22 sec  0.00 sec  0.00 sec 
[12/06 16:18:38   4289s] (I)       | | +-Phase 1a                                0.12%  3898.24 sec  3898.25 sec  0.01 sec  0.01 sec 
[12/06 16:18:38   4289s] (I)       | | | +-Pattern routing (1T)                  0.04%  3898.24 sec  3898.25 sec  0.00 sec  0.00 sec 
[12/06 16:18:38   4289s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.08%  3898.25 sec  3898.25 sec  0.01 sec  0.01 sec 
[12/06 16:18:38   4289s] (I)       | | +-Phase 1b                                0.06%  3898.25 sec  3898.26 sec  0.01 sec  0.01 sec 
[12/06 16:18:38   4289s] (I)       | | | +-Monotonic routing (1T)                0.04%  3898.25 sec  3898.26 sec  0.00 sec  0.00 sec 
[12/06 16:18:38   4289s] (I)       | | +-Phase 1c                                0.12%  3898.26 sec  3898.27 sec  0.01 sec  0.01 sec 
[12/06 16:18:38   4289s] (I)       | | | +-Two level Routing                     0.12%  3898.26 sec  3898.27 sec  0.01 sec  0.01 sec 
[12/06 16:18:38   4289s] (I)       | | | | +-Two Level Routing (Regular)         0.03%  3898.26 sec  3898.27 sec  0.00 sec  0.00 sec 
[12/06 16:18:38   4289s] (I)       | | | | +-Two Level Routing (Strong)          0.03%  3898.27 sec  3898.27 sec  0.00 sec  0.00 sec 
[12/06 16:18:38   4289s] (I)       | | +-Phase 1d                                0.04%  3898.27 sec  3898.27 sec  0.00 sec  0.00 sec 
[12/06 16:18:38   4289s] (I)       | | | +-Detoured routing (1T)                 0.04%  3898.27 sec  3898.27 sec  0.00 sec  0.00 sec 
[12/06 16:18:38   4289s] (I)       | | +-Phase 1e                                0.02%  3898.27 sec  3898.28 sec  0.00 sec  0.00 sec 
[12/06 16:18:38   4289s] (I)       | | | +-Route legalization                    0.00%  3898.27 sec  3898.27 sec  0.00 sec  0.00 sec 
[12/06 16:18:38   4289s] (I)       | | +-Phase 1l                                0.10%  3898.28 sec  3898.28 sec  0.01 sec  0.01 sec 
[12/06 16:18:38   4289s] (I)       | | | +-Layer assignment (1T)                 0.10%  3898.28 sec  3898.28 sec  0.01 sec  0.01 sec 
[12/06 16:18:38   4289s] (I)       | +-Net group 3                              32.67%  3898.28 sec  3901.28 sec  3.00 sec  2.99 sec 
[12/06 16:18:38   4289s] (I)       | | +-Generate topology                       1.54%  3898.28 sec  3898.43 sec  0.14 sec  0.14 sec 
[12/06 16:18:38   4289s] (I)       | | +-Phase 1a                                7.48%  3898.51 sec  3899.19 sec  0.69 sec  0.69 sec 
[12/06 16:18:38   4289s] (I)       | | | +-Pattern routing (1T)                  5.78%  3898.51 sec  3899.04 sec  0.53 sec  0.53 sec 
[12/06 16:18:38   4289s] (I)       | | | +-Pattern Routing Avoiding Blockages    1.03%  3899.04 sec  3899.13 sec  0.09 sec  0.09 sec 
[12/06 16:18:38   4289s] (I)       | | | +-Add via demand to 2D                  0.64%  3899.14 sec  3899.19 sec  0.06 sec  0.06 sec 
[12/06 16:18:38   4289s] (I)       | | +-Phase 1b                                2.37%  3899.19 sec  3899.41 sec  0.22 sec  0.22 sec 
[12/06 16:18:38   4289s] (I)       | | | +-Monotonic routing (1T)                2.33%  3899.19 sec  3899.41 sec  0.21 sec  0.21 sec 
[12/06 16:18:38   4289s] (I)       | | +-Phase 1c                                0.74%  3899.41 sec  3899.48 sec  0.07 sec  0.07 sec 
[12/06 16:18:38   4289s] (I)       | | | +-Two level Routing                     0.74%  3899.41 sec  3899.48 sec  0.07 sec  0.07 sec 
[12/06 16:18:38   4289s] (I)       | | | | +-Two Level Routing (Regular)         0.58%  3899.42 sec  3899.47 sec  0.05 sec  0.05 sec 
[12/06 16:18:38   4289s] (I)       | | | | +-Two Level Routing (Strong)          0.11%  3899.47 sec  3899.48 sec  0.01 sec  0.01 sec 
[12/06 16:18:38   4289s] (I)       | | +-Phase 1d                                3.12%  3899.48 sec  3899.77 sec  0.29 sec  0.29 sec 
[12/06 16:18:38   4289s] (I)       | | | +-Detoured routing (1T)                 3.12%  3899.48 sec  3899.77 sec  0.29 sec  0.29 sec 
[12/06 16:18:38   4289s] (I)       | | +-Phase 1e                                0.02%  3899.77 sec  3899.77 sec  0.00 sec  0.00 sec 
[12/06 16:18:38   4289s] (I)       | | | +-Route legalization                    0.00%  3899.77 sec  3899.77 sec  0.00 sec  0.00 sec 
[12/06 16:18:38   4289s] (I)       | | +-Phase 1l                               16.51%  3899.77 sec  3901.28 sec  1.52 sec  1.51 sec 
[12/06 16:18:38   4289s] (I)       | | | +-Layer assignment (1T)                15.91%  3899.82 sec  3901.28 sec  1.46 sec  1.46 sec 
[12/06 16:18:38   4289s] (I)       | +-Clean cong LA                             0.00%  3901.28 sec  3901.28 sec  0.00 sec  0.00 sec 
[12/06 16:18:38   4289s] (I)       +-Export 3D cong map                          2.25%  3901.43 sec  3901.64 sec  0.21 sec  0.21 sec 
[12/06 16:18:38   4289s] (I)       | +-Export 2D cong map                        0.18%  3901.62 sec  3901.64 sec  0.02 sec  0.02 sec 
[12/06 16:18:38   4289s] (I)       +-Extract Global 3D Wires                     0.57%  3901.82 sec  3901.87 sec  0.05 sec  0.05 sec 
[12/06 16:18:38   4289s] (I)       +-Track Assignment (1T)                      19.35%  3901.87 sec  3903.65 sec  1.78 sec  1.77 sec 
[12/06 16:18:38   4289s] (I)       | +-Initialization                            0.08%  3901.87 sec  3901.88 sec  0.01 sec  0.01 sec 
[12/06 16:18:38   4289s] (I)       | +-Track Assignment Kernel                  18.96%  3901.88 sec  3903.62 sec  1.74 sec  1.74 sec 
[12/06 16:18:38   4289s] (I)       | +-Free Memory                               0.00%  3903.65 sec  3903.65 sec  0.00 sec  0.00 sec 
[12/06 16:18:38   4289s] (I)       +-Export                                     20.90%  3903.65 sec  3905.57 sec  1.92 sec  1.92 sec 
[12/06 16:18:38   4289s] (I)       | +-Export DB wires                           6.52%  3903.65 sec  3904.25 sec  0.60 sec  0.60 sec 
[12/06 16:18:38   4289s] (I)       | | +-Export all nets                         4.66%  3903.68 sec  3904.10 sec  0.43 sec  0.43 sec 
[12/06 16:18:38   4289s] (I)       | | +-Set wire vias                           1.54%  3904.11 sec  3904.25 sec  0.14 sec  0.14 sec 
[12/06 16:18:38   4289s] (I)       | +-Report wirelength                         2.94%  3904.25 sec  3904.52 sec  0.27 sec  0.27 sec 
[12/06 16:18:38   4289s] (I)       | +-Update net boxes                          3.08%  3904.52 sec  3904.80 sec  0.28 sec  0.28 sec 
[12/06 16:18:38   4289s] (I)       | +-Update timing                             8.36%  3904.80 sec  3905.57 sec  0.77 sec  0.77 sec 
[12/06 16:18:38   4289s] (I)       +-Postprocess design                          0.17%  3905.57 sec  3905.58 sec  0.02 sec  0.02 sec 
[12/06 16:18:38   4289s] (I)      ======================= Summary by functions ========================
[12/06 16:18:38   4289s] (I)       Lv  Step                                      %      Real       CPU 
[12/06 16:18:38   4289s] (I)      ---------------------------------------------------------------------
[12/06 16:18:38   4289s] (I)        0  Early Global Route kernel           100.00%  9.18 sec  9.20 sec 
[12/06 16:18:38   4289s] (I)        1  Global Routing                       37.36%  3.43 sec  3.42 sec 
[12/06 16:18:38   4289s] (I)        1  Export                               20.90%  1.92 sec  1.92 sec 
[12/06 16:18:38   4289s] (I)        1  Track Assignment (1T)                19.35%  1.78 sec  1.77 sec 
[12/06 16:18:38   4289s] (I)        1  Import and model                     17.05%  1.57 sec  1.59 sec 
[12/06 16:18:38   4289s] (I)        1  Export 3D cong map                    2.25%  0.21 sec  0.21 sec 
[12/06 16:18:38   4289s] (I)        1  Extract Global 3D Wires               0.57%  0.05 sec  0.05 sec 
[12/06 16:18:38   4289s] (I)        1  Postprocess design                    0.17%  0.02 sec  0.02 sec 
[12/06 16:18:38   4289s] (I)        2  Net group 3                          32.67%  3.00 sec  2.99 sec 
[12/06 16:18:38   4289s] (I)        2  Track Assignment Kernel              18.96%  1.74 sec  1.74 sec 
[12/06 16:18:38   4289s] (I)        2  Create route DB                      10.54%  0.97 sec  1.00 sec 
[12/06 16:18:38   4289s] (I)        2  Update timing                         8.36%  0.77 sec  0.77 sec 
[12/06 16:18:38   4289s] (I)        2  Export DB wires                       6.52%  0.60 sec  0.60 sec 
[12/06 16:18:38   4289s] (I)        2  Create place DB                       5.61%  0.51 sec  0.51 sec 
[12/06 16:18:38   4289s] (I)        2  Update net boxes                      3.08%  0.28 sec  0.28 sec 
[12/06 16:18:38   4289s] (I)        2  Report wirelength                     2.94%  0.27 sec  0.27 sec 
[12/06 16:18:38   4289s] (I)        2  Net group 1                           1.65%  0.15 sec  0.15 sec 
[12/06 16:18:38   4289s] (I)        2  Net group 2                           0.76%  0.07 sec  0.07 sec 
[12/06 16:18:38   4289s] (I)        2  Initialization                        0.72%  0.07 sec  0.07 sec 
[12/06 16:18:38   4289s] (I)        2  Create route kernel                   0.57%  0.05 sec  0.05 sec 
[12/06 16:18:38   4289s] (I)        2  Export 2D cong map                    0.18%  0.02 sec  0.02 sec 
[12/06 16:18:38   4289s] (I)        2  Others data preparation               0.13%  0.01 sec  0.01 sec 
[12/06 16:18:38   4289s] (I)        2  Free Memory                           0.00%  0.00 sec  0.00 sec 
[12/06 16:18:38   4289s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[12/06 16:18:38   4289s] (I)        2  Clean cong LA                         0.00%  0.00 sec  0.00 sec 
[12/06 16:18:38   4289s] (I)        3  Phase 1l                             17.12%  1.57 sec  1.57 sec 
[12/06 16:18:38   4289s] (I)        3  Import route data (1T)               10.54%  0.97 sec  1.00 sec 
[12/06 16:18:38   4289s] (I)        3  Phase 1a                              7.87%  0.72 sec  0.72 sec 
[12/06 16:18:38   4289s] (I)        3  Import place data                     5.61%  0.51 sec  0.51 sec 
[12/06 16:18:38   4289s] (I)        3  Export all nets                       4.66%  0.43 sec  0.43 sec 
[12/06 16:18:38   4289s] (I)        3  Phase 1d                              3.25%  0.30 sec  0.30 sec 
[12/06 16:18:38   4289s] (I)        3  Phase 1b                              2.60%  0.24 sec  0.24 sec 
[12/06 16:18:38   4289s] (I)        3  Generate topology                     1.55%  0.14 sec  0.14 sec 
[12/06 16:18:38   4289s] (I)        3  Set wire vias                         1.54%  0.14 sec  0.14 sec 
[12/06 16:18:38   4289s] (I)        3  Phase 1c                              1.10%  0.10 sec  0.10 sec 
[12/06 16:18:38   4289s] (I)        3  Phase 1e                              0.07%  0.01 sec  0.01 sec 
[12/06 16:18:38   4289s] (I)        4  Layer assignment (1T)                16.51%  1.52 sec  1.51 sec 
[12/06 16:18:38   4289s] (I)        4  Pattern routing (1T)                  5.96%  0.55 sec  0.55 sec 
[12/06 16:18:38   4289s] (I)        4  Model blockage capacity               5.10%  0.47 sec  0.50 sec 
[12/06 16:18:38   4289s] (I)        4  Read nets                             4.73%  0.43 sec  0.43 sec 
[12/06 16:18:38   4289s] (I)        4  Detoured routing (1T)                 3.25%  0.30 sec  0.30 sec 
[12/06 16:18:38   4289s] (I)        4  Monotonic routing (1T)                2.52%  0.23 sec  0.23 sec 
[12/06 16:18:38   4289s] (I)        4  Read blockages ( Layer 2-10 )         2.52%  0.23 sec  0.23 sec 
[12/06 16:18:38   4289s] (I)        4  Read instances and placement          1.28%  0.12 sec  0.12 sec 
[12/06 16:18:38   4289s] (I)        4  Pattern Routing Avoiding Blockages    1.23%  0.11 sec  0.11 sec 
[12/06 16:18:38   4289s] (I)        4  Read prerouted                        1.15%  0.11 sec  0.11 sec 
[12/06 16:18:38   4289s] (I)        4  Two level Routing                     1.10%  0.10 sec  0.10 sec 
[12/06 16:18:38   4289s] (I)        4  Add via demand to 2D                  0.64%  0.06 sec  0.06 sec 
[12/06 16:18:38   4289s] (I)        4  Read unlegalized nets                 0.26%  0.02 sec  0.02 sec 
[12/06 16:18:38   4289s] (I)        4  Initialize 3D grid graph              0.20%  0.02 sec  0.02 sec 
[12/06 16:18:38   4289s] (I)        4  Set up via pillars                    0.01%  0.00 sec  0.00 sec 
[12/06 16:18:38   4289s] (I)        4  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[12/06 16:18:38   4289s] (I)        4  Route legalization                    0.00%  0.00 sec  0.00 sec 
[12/06 16:18:38   4289s] (I)        5  Initialize 3D capacity                4.84%  0.44 sec  0.48 sec 
[12/06 16:18:38   4289s] (I)        5  Read PG blockages                     2.26%  0.21 sec  0.21 sec 
[12/06 16:18:38   4289s] (I)        5  Two Level Routing (Regular)           0.75%  0.07 sec  0.07 sec 
[12/06 16:18:38   4289s] (I)        5  Read instance blockages               0.22%  0.02 sec  0.02 sec 
[12/06 16:18:38   4289s] (I)        5  Two Level Routing (Strong)            0.18%  0.02 sec  0.02 sec 
[12/06 16:18:38   4289s] (I)        5  Read halo blockages                   0.04%  0.00 sec  0.00 sec 
[12/06 16:18:38   4289s] (I)        5  Read clock blockages                  0.00%  0.00 sec  0.00 sec 
[12/06 16:18:38   4289s] (I)        5  Read other blockages                  0.00%  0.00 sec  0.00 sec 
[12/06 16:18:38   4289s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[12/06 16:18:38   4289s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[12/06 16:18:38   4289s] Extraction called for design 'torus_credit_D_W32' of instances=117013 and nets=119762 using extraction engine 'preRoute' .
[12/06 16:18:38   4289s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/06 16:18:38   4289s] Type 'man IMPEXT-3530' for more detail.
[12/06 16:18:38   4289s] PreRoute RC Extraction called for design torus_credit_D_W32.
[12/06 16:18:38   4289s] RC Extraction called in multi-corner(1) mode.
[12/06 16:18:38   4289s] RCMode: PreRoute
[12/06 16:18:38   4289s]       RC Corner Indexes            0   
[12/06 16:18:38   4289s] Capacitance Scaling Factor   : 1.00000 
[12/06 16:18:38   4289s] Resistance Scaling Factor    : 1.00000 
[12/06 16:18:38   4289s] Clock Cap. Scaling Factor    : 1.00000 
[12/06 16:18:38   4289s] Clock Res. Scaling Factor    : 1.00000 
[12/06 16:18:38   4289s] Shrink Factor                : 1.00000
[12/06 16:18:38   4289s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/06 16:18:38   4289s] Using capacitance table file ...
[12/06 16:18:38   4289s] 
[12/06 16:18:38   4289s] Trim Metal Layers:
[12/06 16:18:38   4289s] LayerId::1 widthSet size::4
[12/06 16:18:38   4289s] LayerId::2 widthSet size::4
[12/06 16:18:38   4289s] LayerId::3 widthSet size::4
[12/06 16:18:38   4289s] LayerId::4 widthSet size::4
[12/06 16:18:38   4289s] LayerId::5 widthSet size::4
[12/06 16:18:38   4289s] LayerId::6 widthSet size::4
[12/06 16:18:38   4289s] LayerId::7 widthSet size::4
[12/06 16:18:38   4289s] LayerId::8 widthSet size::4
[12/06 16:18:38   4289s] LayerId::9 widthSet size::4
[12/06 16:18:38   4289s] LayerId::10 widthSet size::2
[12/06 16:18:38   4289s] Updating RC grid for preRoute extraction ...
[12/06 16:18:38   4289s] eee: pegSigSF::1.070000
[12/06 16:18:38   4289s] Initializing multi-corner capacitance tables ... 
[12/06 16:18:38   4289s] Initializing multi-corner resistance tables ...
[12/06 16:18:38   4290s] eee: l::1 avDens::0.110248 usedTrk::70012.114458 availTrk::635040.000000 sigTrk::70012.114458
[12/06 16:18:38   4290s] eee: l::2 avDens::0.160951 usedTrk::48975.864700 availTrk::304290.000000 sigTrk::48975.864700
[12/06 16:18:38   4290s] eee: l::3 avDens::0.187014 usedTrk::68789.393607 availTrk::367830.000000 sigTrk::68789.393607
[12/06 16:18:38   4290s] eee: l::4 avDens::0.134664 usedTrk::39316.547218 availTrk::291960.000000 sigTrk::39316.547218
[12/06 16:18:38   4290s] eee: l::5 avDens::0.022390 usedTrk::14218.500011 availTrk::635040.000000 sigTrk::14218.500011
[12/06 16:18:38   4290s] eee: l::6 avDens::0.024894 usedTrk::15808.567506 availTrk::635040.000000 sigTrk::15808.567506
[12/06 16:18:38   4290s] eee: l::7 avDens::0.129536 usedTrk::48812.977774 availTrk::376830.000000 sigTrk::48812.977774
[12/06 16:18:38   4290s] eee: l::8 avDens::0.278260 usedTrk::22539.020305 availTrk::81000.000000 sigTrk::22539.020305
[12/06 16:18:38   4290s] eee: l::9 avDens::0.090586 usedTrk::1597.938887 availTrk::17640.000000 sigTrk::1597.938887
[12/06 16:18:38   4290s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/06 16:18:38   4290s] {RT rc_corner 0 10 10 {8 0} {9 0} 2}
[12/06 16:18:39   4290s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.318931 uaWl=0.917900 uaWlH=0.474886 aWlH=0.082100 lMod=0 pMax=0.876100 pMod=80 wcR=0.693800 newSi=0.003200 wHLS=1.912000 siPrev=0 viaL=0.000000 crit=0.118333 shortMod=0.591666 fMod=0.029583 
[12/06 16:18:39   4291s] PreRoute RC Extraction DONE (CPU Time: 0:00:01.5  Real Time: 0:00:01.0  MEM: 3728.926M)
[12/06 16:18:44   4295s] Compute RC Scale Done ...
[12/06 16:18:44   4295s] OPERPROF: Starting HotSpotCal at level 1, MEM:3748.0M, EPOCH TIME: 1733519924.505590
[12/06 16:18:44   4295s] [hotspot] +------------+---------------+---------------+
[12/06 16:18:44   4295s] [hotspot] |            |   max hotspot | total hotspot |
[12/06 16:18:44   4295s] [hotspot] +------------+---------------+---------------+
[12/06 16:18:44   4295s] [hotspot] | normalized |          0.00 |          0.00 |
[12/06 16:18:44   4295s] [hotspot] +------------+---------------+---------------+
[12/06 16:18:44   4295s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/06 16:18:44   4295s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/06 16:18:44   4295s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.042, REAL:0.043, MEM:3764.0M, EPOCH TIME: 1733519924.548323
[12/06 16:18:44   4295s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -resetVeryShortNets -rescheduleForAdherence  
[12/06 16:18:44   4295s] Begin: GigaOpt Route Type Constraints Refinement
[12/06 16:18:44   4295s] *** CongRefineRouteType #2 [begin] (ccopt_design #1) : totSession cpu/real = 1:11:35.8/1:11:49.6 (1.0), mem = 3764.0M
[12/06 16:18:44   4295s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1664445.11
[12/06 16:18:44   4295s] ### Creating RouteCongInterface, started
[12/06 16:18:45   4296s] 
[12/06 16:18:45   4296s] #optDebug:  {2, 1.000, 0.8500} {3, 0.847, 0.8500} {4, 0.694, 0.8500} {5, 0.541, 0.8500} {6, 0.388, 0.8500} {7, 0.083, 0.4861} {8, 0.083, 0.4861} {9, 0.006, 0.4061} {10, 0.006, 0.4061} 
[12/06 16:18:45   4296s] 
[12/06 16:18:45   4296s] #optDebug: {0, 1.000}
[12/06 16:18:45   4296s] ### Creating RouteCongInterface, finished
[12/06 16:18:45   4296s] Updated routing constraints on 0 nets.
[12/06 16:18:45   4296s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1664445.11
[12/06 16:18:45   4296s] Bottom Preferred Layer:
[12/06 16:18:45   4296s] +-----------+------------+------------+----------+
[12/06 16:18:45   4296s] |   Layer   |     DB     |    CLK     |   Rule   |
[12/06 16:18:45   4296s] +-----------+------------+------------+----------+
[12/06 16:18:45   4296s] | M3 (z=3)  |          0 |       2092 | default  |
[12/06 16:18:45   4296s] | M8 (z=8)  |       1517 |          0 | default  |
[12/06 16:18:45   4296s] +-----------+------------+------------+----------+
[12/06 16:18:45   4296s] Via Pillar Rule:
[12/06 16:18:45   4296s]     None
[12/06 16:18:45   4296s] *** CongRefineRouteType #2 [finish] (ccopt_design #1) : cpu/real = 0:00:00.7/0:00:00.7 (1.0), totSession cpu/real = 1:11:36.5/1:11:50.3 (1.0), mem = 3764.0M
[12/06 16:18:45   4296s] 
[12/06 16:18:45   4296s] =============================================================================================
[12/06 16:18:45   4296s]  Step TAT Report : CongRefineRouteType #2 / ccopt_design #1                     21.17-s075_1
[12/06 16:18:45   4296s] =============================================================================================
[12/06 16:18:45   4296s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/06 16:18:45   4296s] ---------------------------------------------------------------------------------------------
[12/06 16:18:45   4296s] [ RouteCongInterfaceInit ]      1   0:00:00.6  (  80.6 % )     0:00:00.6 /  0:00:00.6    1.0
[12/06 16:18:45   4296s] [ MISC                   ]          0:00:00.1  (  19.4 % )     0:00:00.1 /  0:00:00.1    1.0
[12/06 16:18:45   4296s] ---------------------------------------------------------------------------------------------
[12/06 16:18:45   4296s]  CongRefineRouteType #2 TOTAL       0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.7    1.0
[12/06 16:18:45   4296s] ---------------------------------------------------------------------------------------------
[12/06 16:18:45   4296s] 
[12/06 16:18:45   4296s] End: GigaOpt Route Type Constraints Refinement
[12/06 16:18:45   4296s] skip EGR on cluster skew clock nets.
[12/06 16:18:45   4296s] OPTC: user 20.0
[12/06 16:18:45   4296s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/06 16:18:45   4296s] #################################################################################
[12/06 16:18:45   4296s] # Design Stage: PreRoute
[12/06 16:18:45   4296s] # Design Name: torus_credit_D_W32
[12/06 16:18:45   4296s] # Design Mode: 90nm
[12/06 16:18:45   4296s] # Analysis Mode: MMMC Non-OCV 
[12/06 16:18:45   4296s] # Parasitics Mode: No SPEF/RCDB 
[12/06 16:18:45   4296s] # Signoff Settings: SI Off 
[12/06 16:18:45   4296s] #################################################################################
[12/06 16:18:51   4302s] Calculate delays in Single mode...
[12/06 16:18:51   4303s] Topological Sorting (REAL = 0:00:00.0, MEM = 3768.0M, InitMEM = 3768.0M)
[12/06 16:18:51   4303s] Start delay calculation (fullDC) (1 T). (MEM=3768.03)
[12/06 16:18:52   4303s] End AAE Lib Interpolated Model. (MEM=3784.83 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/06 16:19:10   4322s] Total number of fetched objects 119001
[12/06 16:19:11   4323s] End Timing Check Calculation. (CPU Time=0:00:01.0, Real Time=0:00:01.0)
[12/06 16:19:11   4323s] End delay calculation. (MEM=3861.78 CPU=0:00:16.3 REAL=0:00:16.0)
[12/06 16:19:11   4323s] End delay calculation (fullDC). (MEM=3861.78 CPU=0:00:20.1 REAL=0:00:20.0)
[12/06 16:19:11   4323s] *** CDM Built up (cpu=0:00:26.7  real=0:00:26.0  mem= 3861.8M) ***
[12/06 16:19:15   4326s] Begin: GigaOpt postEco DRV Optimization
[12/06 16:19:15   4326s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -postCTS
[12/06 16:19:15   4326s] *** DrvOpt #4 [begin] (ccopt_design #1) : totSession cpu/real = 1:12:06.7/1:12:20.4 (1.0), mem = 3861.8M
[12/06 16:19:15   4326s] Info: 1999 nets with fixed/cover wires excluded.
[12/06 16:19:15   4327s] Info: 2092 clock nets excluded from IPO operation.
[12/06 16:19:15   4327s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1664445.12
[12/06 16:19:15   4327s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/06 16:19:15   4327s] ### Creating PhyDesignMc. totSessionCpu=1:12:07 mem=3861.8M
[12/06 16:19:15   4327s] OPERPROF: Starting DPlace-Init at level 1, MEM:3861.8M, EPOCH TIME: 1733519955.611526
[12/06 16:19:15   4327s] Processing tracks to init pin-track alignment.
[12/06 16:19:15   4327s] z: 2, totalTracks: 1
[12/06 16:19:15   4327s] z: 4, totalTracks: 1
[12/06 16:19:15   4327s] z: 6, totalTracks: 1
[12/06 16:19:15   4327s] z: 8, totalTracks: 1
[12/06 16:19:15   4327s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[12/06 16:19:15   4327s] All LLGs are deleted
[12/06 16:19:15   4327s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 16:19:15   4327s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 16:19:15   4327s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3861.8M, EPOCH TIME: 1733519955.683839
[12/06 16:19:15   4327s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3861.8M, EPOCH TIME: 1733519955.684269
[12/06 16:19:15   4327s] # Building torus_credit_D_W32 llgBox search-tree.
[12/06 16:19:15   4327s] # Floorplan has 32 instGroups (with no HInst) out of 80 Groups
[12/06 16:19:15   4327s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3861.8M, EPOCH TIME: 1733519955.713506
[12/06 16:19:15   4327s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 16:19:15   4327s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 16:19:15   4327s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3861.8M, EPOCH TIME: 1733519955.716987
[12/06 16:19:15   4327s] Max number of tech site patterns supported in site array is 256.
[12/06 16:19:15   4327s] Core basic site is core
[12/06 16:19:15   4327s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[12/06 16:19:15   4327s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3861.8M, EPOCH TIME: 1733519955.739540
[12/06 16:19:15   4327s] After signature check, allow fast init is true, keep pre-filter is true.
[12/06 16:19:15   4327s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[12/06 16:19:15   4327s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.179, REAL:0.180, MEM:3861.8M, EPOCH TIME: 1733519955.919212
[12/06 16:19:15   4327s] SiteArray: non-trimmed site array dimensions = 831 x 7480
[12/06 16:19:15   4327s] SiteArray: use 31,911,936 bytes
[12/06 16:19:15   4327s] SiteArray: current memory after site array memory allocation 3892.2M
[12/06 16:19:15   4327s] SiteArray: FP blocked sites are writable
[12/06 16:19:15   4327s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/06 16:19:15   4327s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:3892.2M, EPOCH TIME: 1733519955.992122
[12/06 16:19:17   4328s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:1.579, REAL:1.581, MEM:3892.2M, EPOCH TIME: 1733519957.573353
[12/06 16:19:17   4329s] SiteArray: number of non floorplan blocked sites for llg default is 6215880
[12/06 16:19:17   4329s] Atter site array init, number of instance map data is 0.
[12/06 16:19:17   4329s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:1.913, REAL:1.916, MEM:3892.2M, EPOCH TIME: 1733519957.632948
[12/06 16:19:17   4329s] 
[12/06 16:19:17   4329s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/06 16:19:17   4329s] 
[12/06 16:19:17   4329s]  Skipping Bad Lib Cell Checking (CMU) !
[12/06 16:19:17   4329s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:1.979, REAL:1.983, MEM:3892.2M, EPOCH TIME: 1733519957.696128
[12/06 16:19:17   4329s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3892.2M, EPOCH TIME: 1733519957.696212
[12/06 16:19:17   4329s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.001, MEM:3908.2M, EPOCH TIME: 1733519957.697383
[12/06 16:19:17   4329s] [CPU] DPlace-Init (cpu=0:00:02.1, real=0:00:02.0, mem=3908.2MB).
[12/06 16:19:17   4329s] OPERPROF: Finished DPlace-Init at level 1, CPU:2.114, REAL:2.117, MEM:3908.2M, EPOCH TIME: 1733519957.729007
[12/06 16:19:18   4329s] TotalInstCnt at PhyDesignMc Initialization: 117013
[12/06 16:19:18   4329s] ### Creating PhyDesignMc, finished. totSessionCpu=1:12:10 mem=3908.2M
[12/06 16:19:18   4329s] ### Creating RouteCongInterface, started
[12/06 16:19:19   4330s] 
[12/06 16:19:19   4330s] #optDebug:  {2, 1.000, 0.8500} {3, 0.847, 0.8500} {4, 0.694, 0.8500} {5, 0.541, 0.8500} {6, 0.388, 0.6997} {7, 0.083, 0.3889} {8, 0.083, 0.3889} {9, 0.006, 0.3249} {10, 0.006, 0.3249} 
[12/06 16:19:19   4330s] 
[12/06 16:19:19   4330s] #optDebug: {0, 1.000}
[12/06 16:19:19   4330s] ### Creating RouteCongInterface, finished
[12/06 16:19:19   4330s] {MG  {8 0 1.8 0.133347}  {9 0 17 1.25} }
[12/06 16:19:19   4330s] ### Creating LA Mngr. totSessionCpu=1:12:10 mem=3908.2M
[12/06 16:19:19   4330s] ### Creating LA Mngr, finished. totSessionCpu=1:12:10 mem=3908.2M
[12/06 16:19:21   4333s] [GPS-DRV] Optimizer parameters ============================= 
[12/06 16:19:21   4333s] [GPS-DRV] maxDensity (design): 0.95
[12/06 16:19:21   4333s] [GPS-DRV] maxLocalDensity: 0.98
[12/06 16:19:21   4333s] [GPS-DRV] MaxBufDistForPlaceBlk: 360 Microns
[12/06 16:19:21   4333s] [GPS-DRV] All active and enabled setup views
[12/06 16:19:21   4333s] [GPS-DRV]     view_functional_wcl_slow
[12/06 16:19:21   4333s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[12/06 16:19:21   4333s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[12/06 16:19:21   4333s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[12/06 16:19:21   4333s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[12/06 16:19:21   4333s] [GPS-DRV] timing-driven DRV settings {0 0 0 0 0 0}
[12/06 16:19:21   4333s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3927.3M, EPOCH TIME: 1733519961.776369
[12/06 16:19:21   4333s] Found 0 hard placement blockage before merging.
[12/06 16:19:21   4333s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.003, REAL:0.003, MEM:3927.3M, EPOCH TIME: 1733519961.779033
[12/06 16:19:25   4336s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/06 16:19:25   4336s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/06 16:19:25   4336s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/06 16:19:25   4336s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/06 16:19:25   4336s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/06 16:19:26   4337s] Info: violation cost 52356.519531 (cap = 23.857698, tran = 52327.652344, len = 0.000000, fanout load = 0.000000, fanout count = 5.000000, glitch 0.000000)
[12/06 16:19:26   4337s] |  1983|  4873|   -51.07|    90|    90|    -0.21|     0|     0|     0|     0|    -1.65|  -432.33|       0|       0|       0| 33.17%|          |         |
[12/06 16:19:38   4349s] Info: violation cost 23211.712891 (cap = 7.638167, tran = 23199.074219, len = 0.000000, fanout load = 0.000000, fanout count = 5.000000, glitch 0.000000)
[12/06 16:19:38   4350s] |  1718|  3362|   -28.87|     5|     5|    -0.21|     0|     0|     0|     0|     0.91|     0.00|    1101|     244|      80| 33.25%| 0:00:12.0|  4129.1M|
[12/06 16:19:47   4359s] Info: violation cost 23084.376953 (cap = 6.238319, tran = 23073.138672, len = 0.000000, fanout load = 0.000000, fanout count = 5.000000, glitch 0.000000)
[12/06 16:19:47   4359s] |  1702|  3277|   -28.87|     3|     3|    -0.21|     0|     0|     0|     0|     0.91|     0.00|      62|       2|       4| 33.26%| 0:00:09.0|  4129.1M|
[12/06 16:19:55   4367s] Info: violation cost 23084.376953 (cap = 6.238319, tran = 23073.138672, len = 0.000000, fanout load = 0.000000, fanout count = 5.000000, glitch 0.000000)
[12/06 16:19:56   4367s] |  1702|  3277|   -28.87|     3|     3|    -0.21|     0|     0|     0|     0|     0.91|     0.00|       0|       0|       0| 33.26%| 0:00:08.0|  4129.1M|
[12/06 16:19:56   4367s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/06 16:19:56   4367s] 
[12/06 16:19:56   4367s] ###############################################################################
[12/06 16:19:56   4367s] #
[12/06 16:19:56   4367s] #  Large fanout net report:  
[12/06 16:19:56   4367s] #     - there are 14 high fanout ( > 75) nets in the design. (excluding clock nets)
[12/06 16:19:56   4367s] #     - current density: 33.26
[12/06 16:19:56   4367s] #
[12/06 16:19:56   4367s] #  List of high fanout nets:
[12/06 16:19:56   4367s] #        Net(1):  rst: (fanouts = 496)
[12/06 16:19:56   4367s] #        Net(2):  ys[1].xs[2].torus_switch_xy/FE_DBTN6_rst: (fanouts = 112)
[12/06 16:19:56   4367s] #        Net(3):  ys[0].xs[3].torus_switch_xy/FE_DBTN3_rst: (fanouts = 112)
[12/06 16:19:56   4367s] #        Net(4):  ys[0].xs[2].torus_switch_xy/FE_DBTN2_rst: (fanouts = 112)
[12/06 16:19:56   4367s] #        Net(5):  ys[2].xs[0].torus_switch_xy/west_conn_rx/FE_OFN5603_yss_2__xss_3__noc_if_inst_conn_packet_payload__data__11: (fanouts = 96)
[12/06 16:19:56   4367s] #        Net(6):  ys[3].xs[0].torus_switch_xy/west_conn_rx/FE_OFN5570_yss_3__xss_3__noc_if_inst_conn_packet_payload__data__16: (fanouts = 96)
[12/06 16:19:56   4367s] #        Net(7):  ys[3].xs[0].torus_switch_xy/west_conn_rx/FE_OFN7541_yss_3__xss_3__noc_if_inst_conn_packet_payload__data__12: (fanouts = 85)
[12/06 16:19:56   4367s] #        Net(8):  ys[1].xs[0].torus_switch_xy/west_conn_rx/FE_OFN3604_yss_1__xss_3__noc_if_inst_conn_packet_payload__data__21: (fanouts = 84)
[12/06 16:19:56   4367s] #        Net(9):  ys[2].xs[0].torus_switch_xy/west_conn_rx/FE_OFN5598_yss_2__xss_3__noc_if_inst_conn_packet_payload__data__17: (fanouts = 82)
[12/06 16:19:56   4367s] #        Net(10):  ys[2].xs[0].torus_switch_xy/FE_DBTN8_rst: (fanouts = 82)
[12/06 16:19:56   4367s] #        Net(11):  ys[3].xs[2].torus_switch_xy/west_conn_rx/FE_OFN7702_yss_3__xss_1__noc_if_inst_conn_packet_payload__data__4: (fanouts = 81)
[12/06 16:19:56   4367s] #        Net(12):  ys[0].xs[0].torus_switch_xy/west_conn_rx/FE_OFN7318_yss_0__xss_3__noc_if_inst_conn_packet_payload__data__14: (fanouts = 81)
[12/06 16:19:56   4367s] #        Net(13):  ys[0].xs[0].torus_switch_xy/west_conn_rx/FE_OFN4472_yss_0__xss_3__noc_if_inst_conn_packet_payload__data__30: (fanouts = 81)
[12/06 16:19:56   4367s] #        Net(14):  ys[0].xs[2].torus_switch_xy/west_conn_rx/FE_OFN9731_yss_0__xss_1__noc_if_inst_conn_packet_payload__data__20: (fanouts = 78)
[12/06 16:19:56   4367s] #
[12/06 16:19:56   4367s] ###############################################################################
[12/06 16:19:56   4367s] Bottom Preferred Layer:
[12/06 16:19:56   4367s] +-----------+------------+------------+----------+
[12/06 16:19:56   4367s] |   Layer   |     DB     |    CLK     |   Rule   |
[12/06 16:19:56   4367s] +-----------+------------+------------+----------+
[12/06 16:19:56   4367s] | M3 (z=3)  |          0 |       2092 | default  |
[12/06 16:19:56   4367s] | M8 (z=8)  |       1519 |          0 | default  |
[12/06 16:19:56   4367s] +-----------+------------+------------+----------+
[12/06 16:19:56   4367s] Via Pillar Rule:
[12/06 16:19:56   4367s]     None
[12/06 16:19:56   4367s] 
[12/06 16:19:56   4367s] 
[12/06 16:19:56   4367s] =======================================================================
[12/06 16:19:56   4367s]                 Reasons for remaining drv violations
[12/06 16:19:56   4367s] =======================================================================
[12/06 16:19:56   4367s] *info: Total 1713 net(s) have violations which can't be fixed by DRV optimization.
[12/06 16:19:56   4367s] 
[12/06 16:19:56   4367s] MultiBuffering failure reasons
[12/06 16:19:56   4367s] ------------------------------------------------
[12/06 16:19:56   4367s] *info:     2 net(s): Could not be fixed because the routing congestion check has rejected the solution.
[12/06 16:19:56   4367s] *info:  1615 net(s): Could not be fixed because the gain is not enough.
[12/06 16:19:56   4367s] *info:     1 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.
[12/06 16:19:56   4367s] *info:    22 net(s): Could not be fixed because of exceeding max local density.
[12/06 16:19:56   4367s] *info:    72 net(s): Could not be fixed because buffering engine can't find a solution.
[12/06 16:19:56   4367s] 
[12/06 16:19:56   4367s] 
[12/06 16:19:56   4367s] *** Finish DRV Fixing (cpu=0:00:34.4 real=0:00:35.0 mem=4129.1M) ***
[12/06 16:19:56   4367s] 
[12/06 16:19:56   4367s] Deleting 0 temporary hard placement blockage(s).
[12/06 16:19:56   4367s] Total-nets :: 119793, Stn-nets :: 1310, ratio :: 1.09355 %, Total-len 4.62035e+06, Stn-len 177614
[12/06 16:19:56   4367s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4110.1M, EPOCH TIME: 1733519996.379303
[12/06 16:19:56   4367s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:121626).
[12/06 16:19:56   4367s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 16:19:56   4368s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 16:19:56   4368s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 16:19:56   4368s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.405, REAL:0.406, MEM:3885.1M, EPOCH TIME: 1733519996.784983
[12/06 16:19:56   4368s] TotalInstCnt at PhyDesignMc Destruction: 118422
[12/06 16:19:56   4368s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1664445.12
[12/06 16:19:56   4368s] *** DrvOpt #4 [finish] (ccopt_design #1) : cpu/real = 0:00:41.4/0:00:41.5 (1.0), totSession cpu/real = 1:12:48.1/1:13:01.9 (1.0), mem = 3885.1M
[12/06 16:19:56   4368s] 
[12/06 16:19:56   4368s] =============================================================================================
[12/06 16:19:56   4368s]  Step TAT Report : DrvOpt #4 / ccopt_design #1                                  21.17-s075_1
[12/06 16:19:56   4368s] =============================================================================================
[12/06 16:19:56   4368s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/06 16:19:56   4368s] ---------------------------------------------------------------------------------------------
[12/06 16:19:56   4368s] [ SlackTraversorInit     ]      1   0:00:03.4  (   8.3 % )     0:00:03.4 /  0:00:03.4    1.0
[12/06 16:19:56   4368s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/06 16:19:56   4368s] [ PlacerInterfaceInit    ]      1   0:00:02.9  (   7.0 % )     0:00:02.9 /  0:00:02.9    1.0
[12/06 16:19:56   4368s] [ PlacerPlacementInit    ]      1   0:00:00.3  (   0.7 % )     0:00:00.3 /  0:00:00.3    1.0
[12/06 16:19:56   4368s] [ RouteCongInterfaceInit ]      1   0:00:00.6  (   1.4 % )     0:00:00.6 /  0:00:00.6    1.0
[12/06 16:19:56   4368s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/06 16:19:56   4368s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:30.6 /  0:00:30.6    1.0
[12/06 16:19:56   4368s] [ OptSingleIteration     ]      3   0:00:00.0  (   0.0 % )     0:00:29.2 /  0:00:29.1    1.0
[12/06 16:19:56   4368s] [ OptGetWeight           ]     10   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/06 16:19:56   4368s] [ OptEval                ]     10   0:00:23.7  (  57.2 % )     0:00:23.7 /  0:00:23.6    1.0
[12/06 16:19:56   4368s] [ OptCommit              ]     10   0:00:00.5  (   1.3 % )     0:00:00.5 /  0:00:00.6    1.1
[12/06 16:19:56   4368s] [ PostCommitDelayUpdate  ]      5   0:00:00.2  (   0.5 % )     0:00:02.1 /  0:00:02.1    1.0
[12/06 16:19:56   4368s] [ IncrDelayCalc          ]     41   0:00:01.9  (   4.5 % )     0:00:01.9 /  0:00:01.9    1.0
[12/06 16:19:56   4368s] [ DrvFindVioNets         ]      4   0:00:00.8  (   1.9 % )     0:00:00.8 /  0:00:00.8    1.0
[12/06 16:19:56   4368s] [ DrvComputeSummary      ]      4   0:00:00.7  (   1.7 % )     0:00:00.7 /  0:00:00.7    1.0
[12/06 16:19:56   4368s] [ IncrTimingUpdate       ]      5   0:00:02.8  (   6.6 % )     0:00:02.8 /  0:00:02.8    1.0
[12/06 16:19:56   4368s] [ MISC                   ]          0:00:03.7  (   8.9 % )     0:00:03.7 /  0:00:03.7    1.0
[12/06 16:19:56   4368s] ---------------------------------------------------------------------------------------------
[12/06 16:19:56   4368s]  DrvOpt #4 TOTAL                    0:00:41.5  ( 100.0 % )     0:00:41.5 /  0:00:41.4    1.0
[12/06 16:19:56   4368s] ---------------------------------------------------------------------------------------------
[12/06 16:19:56   4368s] 
[12/06 16:19:56   4368s] End: GigaOpt postEco DRV Optimization
[12/06 16:19:56   4368s] **INFO: Flow update: Design timing is met.
[12/06 16:19:56   4368s] Running refinePlace -preserveRouting true -hardFence false
[12/06 16:19:56   4368s] OPERPROF: Starting RefinePlace2 at level 1, MEM:3885.1M, EPOCH TIME: 1733519996.863473
[12/06 16:19:56   4368s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:3885.1M, EPOCH TIME: 1733519996.863516
[12/06 16:19:56   4368s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3885.1M, EPOCH TIME: 1733519996.863562
[12/06 16:19:56   4368s] Processing tracks to init pin-track alignment.
[12/06 16:19:56   4368s] z: 2, totalTracks: 1
[12/06 16:19:56   4368s] z: 4, totalTracks: 1
[12/06 16:19:56   4368s] z: 6, totalTracks: 1
[12/06 16:19:56   4368s] z: 8, totalTracks: 1
[12/06 16:19:56   4368s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[12/06 16:19:56   4368s] # Floorplan has 32 instGroups (with no HInst) out of 80 Groups
[12/06 16:19:56   4368s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:3885.1M, EPOCH TIME: 1733519996.959058
[12/06 16:19:56   4368s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 16:19:56   4368s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 16:19:56   4368s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[12/06 16:19:57   4368s] 
[12/06 16:19:57   4368s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/06 16:19:57   4368s] 
[12/06 16:19:57   4368s]  Skipping Bad Lib Cell Checking (CMU) !
[12/06 16:19:57   4368s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.116, REAL:0.117, MEM:3885.1M, EPOCH TIME: 1733519997.075792
[12/06 16:19:57   4368s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:3885.1M, EPOCH TIME: 1733519997.075886
[12/06 16:19:57   4368s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.001, MEM:3885.1M, EPOCH TIME: 1733519997.076415
[12/06 16:19:57   4368s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:01.0, mem=3885.1MB).
[12/06 16:19:57   4368s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.244, REAL:0.244, MEM:3885.1M, EPOCH TIME: 1733519997.107915
[12/06 16:19:57   4368s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.244, REAL:0.244, MEM:3885.1M, EPOCH TIME: 1733519997.107945
[12/06 16:19:57   4368s] TDRefine: refinePlace mode is spiral
[12/06 16:19:57   4368s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1664445.17
[12/06 16:19:57   4368s] OPERPROF:   Starting RefinePlace at level 2, MEM:3885.1M, EPOCH TIME: 1733519997.108023
[12/06 16:19:57   4368s] *** Starting refinePlace (1:12:48 mem=3885.1M) ***
[12/06 16:19:57   4368s] Total net bbox length = 3.565e+06 (1.834e+06 1.731e+06) (ext = 1.734e+04)
[12/06 16:19:57   4368s] 
[12/06 16:19:57   4368s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/06 16:19:57   4368s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/06 16:19:57   4368s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/06 16:19:57   4368s] 
[12/06 16:19:57   4368s] Starting Small incrNP...
[12/06 16:19:57   4368s] User Input Parameters:
[12/06 16:19:57   4368s] - Congestion Driven    : Off
[12/06 16:19:57   4368s] - Timing Driven        : Off
[12/06 16:19:57   4368s] - Area-Violation Based : Off
[12/06 16:19:57   4368s] - Start Rollback Level : -5
[12/06 16:19:57   4368s] - Legalized            : On
[12/06 16:19:57   4368s] - Window Based         : Off
[12/06 16:19:57   4368s] - eDen incr mode       : Off
[12/06 16:19:57   4368s] - Small incr mode      : On
[12/06 16:19:57   4368s] 
[12/06 16:19:57   4368s] OPERPROF:     Starting spReportDensityMap (exclude fixed instaces) at level 3, MEM:3885.1M, EPOCH TIME: 1733519997.294221
[12/06 16:19:57   4368s] OPERPROF:       Starting Cal-LLG-Density-Map at level 4, MEM:3886.9M, EPOCH TIME: 1733519997.319540
[12/06 16:19:57   4368s] OPERPROF:       Finished Cal-LLG-Density-Map at level 4, CPU:0.047, REAL:0.047, MEM:3886.9M, EPOCH TIME: 1733519997.366964
[12/06 16:19:57   4368s] default core: bins with density > 0.750 = 30.92 % ( 2182 / 7056 )
[12/06 16:19:57   4368s] Density distribution unevenness ratio = 58.609%
[12/06 16:19:57   4368s] Density distribution unevenness ratio (U70) = 19.023%
[12/06 16:19:57   4368s] Density distribution unevenness ratio (U80) = 9.726%
[12/06 16:19:57   4368s] Density distribution unevenness ratio (U90) = 2.543%
[12/06 16:19:57   4368s] OPERPROF:     Finished spReportDensityMap (exclude fixed instaces) at level 3, CPU:0.073, REAL:0.073, MEM:3886.9M, EPOCH TIME: 1733519997.367256
[12/06 16:19:57   4368s] cost 1.018889, thresh 1.000000
[12/06 16:19:57   4368s] OPERPROF:     Starting spMPad at level 3, MEM:3886.9M, EPOCH TIME: 1733519997.367879
[12/06 16:19:57   4368s] OPERPROF:       Starting spContextMPad at level 4, MEM:3886.9M, EPOCH TIME: 1733519997.375588
[12/06 16:19:57   4368s] OPERPROF:       Finished spContextMPad at level 4, CPU:0.000, REAL:0.000, MEM:3886.9M, EPOCH TIME: 1733519997.375653
[12/06 16:19:57   4368s] MP Top (116447): mp=1.050. U=0.331.
[12/06 16:19:57   4368s] OPERPROF:     Finished spMPad at level 3, CPU:0.044, REAL:0.044, MEM:3886.9M, EPOCH TIME: 1733519997.412224
[12/06 16:19:57   4368s] MPU (116447) 0.331 -> 0.347
[12/06 16:19:57   4368s] incrNP th 1.000, 0.100
[12/06 16:19:57   4368s] Legalizing MH Cells... 0 / 0 (level 100)
[12/06 16:19:57   4368s] No instances found in the vector
[12/06 16:19:57   4368s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3886.9M, DRC: 0)
[12/06 16:19:57   4368s] 0 (out of 0) MH cells were successfully legalized.
[12/06 16:19:57   4368s] clkAW=1 clkAWMode=2 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.050 maxM=-1 pMaxM=3
[12/06 16:19:57   4368s] OPERPROF:     Starting IPInitSPData at level 3, MEM:3886.9M, EPOCH TIME: 1733519997.481651
[12/06 16:19:57   4368s] OPERPROF:       Starting spInitNetWt at level 4, MEM:3886.9M, EPOCH TIME: 1733519997.496214
[12/06 16:19:57   4368s] no activity file in design. spp won't run.
[12/06 16:19:57   4368s] [spp] 0
[12/06 16:19:57   4368s] [adp] 0:1:1:3
[12/06 16:19:57   4368s] OPERPROF:       Finished spInitNetWt at level 4, CPU:0.038, REAL:0.038, MEM:3886.9M, EPOCH TIME: 1733519997.534606
[12/06 16:19:57   4368s] SP #FI/SF FL/PI 1975/110774 3048/2625
[12/06 16:19:57   4368s] OPERPROF:     Finished IPInitSPData at level 3, CPU:0.077, REAL:0.077, MEM:3886.9M, EPOCH TIME: 1733519997.558961
[12/06 16:19:57   4368s] NP #FI/FS/SF FL/PI: 112749/0/110774 5673/2625
[12/06 16:19:57   4369s] RPlace IncrNP: Rollback Lev = -3
[12/06 16:19:57   4369s] OPERPROF:     Starting npPlace at level 3, MEM:3924.1M, EPOCH TIME: 1733519997.931562
[12/06 16:20:04   4375s] GP RA stats: MHOnly 0 nrInst 5673 nrDH 78 nrMH 107 (nrMH3Cnt 107 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 78, nrHgtY0Cnt 78
[12/06 16:20:10   4381s] OPERPROF:     Finished npPlace at level 3, CPU:12.249, REAL:12.446, MEM:4010.1M, EPOCH TIME: 1733520010.377086
[12/06 16:20:10   4381s] OPERPROF:     Starting IPDeleteSPData at level 3, MEM:4010.1M, EPOCH TIME: 1733520010.747809
[12/06 16:20:10   4381s] OPERPROF:     Finished IPDeleteSPData at level 3, CPU:0.000, REAL:0.000, MEM:4010.1M, EPOCH TIME: 1733520010.748010
[12/06 16:20:10   4381s] 
[12/06 16:20:10   4381s] OPERPROF:     Starting spReportDensityMap (exclude fixed instaces) at level 3, MEM:4010.1M, EPOCH TIME: 1733520010.756487
[12/06 16:20:10   4381s] OPERPROF:       Starting Cal-LLG-Density-Map at level 4, MEM:4010.1M, EPOCH TIME: 1733520010.786317
[12/06 16:20:10   4381s] OPERPROF:       Finished Cal-LLG-Density-Map at level 4, CPU:0.047, REAL:0.047, MEM:4010.1M, EPOCH TIME: 1733520010.833308
[12/06 16:20:10   4381s] default core: bins with density > 0.750 = 31.07 % ( 2192 / 7056 )
[12/06 16:20:10   4381s] Density distribution unevenness ratio = 58.511%
[12/06 16:20:10   4381s] Density distribution unevenness ratio (U70) = 18.776%
[12/06 16:20:10   4381s] Density distribution unevenness ratio (U80) = 9.444%
[12/06 16:20:10   4381s] Density distribution unevenness ratio (U90) = 2.313%
[12/06 16:20:10   4381s] OPERPROF:     Finished spReportDensityMap (exclude fixed instaces) at level 3, CPU:0.077, REAL:0.077, MEM:4010.1M, EPOCH TIME: 1733520010.833643
[12/06 16:20:10   4381s] RPlace postIncrNP: Density = 1.018889 -> 1.072222.
[12/06 16:20:10   4381s] RPlace postIncrNP Info: Density distribution changes:
[12/06 16:20:10   4381s] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[12/06 16:20:10   4381s] [1.05 - 1.10] :	 0 (0.00%) -> 1 (0.01%)
[12/06 16:20:10   4381s] [1.00 - 1.05] :	 4 (0.06%) -> 3 (0.04%)
[12/06 16:20:10   4381s] [0.95 - 1.00] :	 621 (8.80%) -> 546 (7.74%)
[12/06 16:20:10   4381s] [0.90 - 0.95] :	 545 (7.72%) -> 576 (8.16%)
[12/06 16:20:10   4381s] [0.85 - 0.90] :	 569 (8.06%) -> 602 (8.53%)
[12/06 16:20:10   4381s] [0.80 - 0.85] :	 328 (4.65%) -> 346 (4.90%)
[12/06 16:20:10   4381s] Move report: incrNP moves 5656 insts, mean move: 11.89 um, max move: 115.60 um 
[12/06 16:20:10   4381s] 	Max move on inst (ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/FE_DBTC103_yss_0_xss_1_noc_if_inst_conn_vc_target_0): (1336.00, 207.20) --> (1404.80, 254.00)
[12/06 16:20:10   4381s] Finished incrNP (cpu=0:00:13.3, real=0:00:13.0, mem=4010.1M)
[12/06 16:20:10   4381s] End of Small incrNP (cpu=0:00:13.4, real=0:00:13.0)
[12/06 16:20:10   4381s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:4010.1M, EPOCH TIME: 1733520010.848395
[12/06 16:20:10   4381s] Starting refinePlace ...
[12/06 16:20:10   4381s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/06 16:20:10   4382s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/06 16:20:11   4382s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:4010.1M, EPOCH TIME: 1733520011.163429
[12/06 16:20:11   4382s] DDP initSite1 nrRow 831 nrJob 831
[12/06 16:20:11   4382s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:4010.1M, EPOCH TIME: 1733520011.163523
[12/06 16:20:11   4382s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.012, REAL:0.012, MEM:4010.1M, EPOCH TIME: 1733520011.175512
[12/06 16:20:11   4382s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:4010.1M, EPOCH TIME: 1733520011.175542
[12/06 16:20:11   4382s] DDP markSite nrRow 831 nrJob 831
[12/06 16:20:11   4382s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.020, REAL:0.020, MEM:4010.1M, EPOCH TIME: 1733520011.195471
[12/06 16:20:11   4382s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.032, REAL:0.032, MEM:4010.1M, EPOCH TIME: 1733520011.195584
[12/06 16:20:11   4382s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[12/06 16:20:11   4382s] OPERPROF:       Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, MEM:4010.1M, EPOCH TIME: 1733520011.376302
[12/06 16:20:11   4382s] OPERPROF:         Starting AdvanceRowAssigner::cut row at level 5, MEM:4010.1M, EPOCH TIME: 1733520011.376385
[12/06 16:20:11   4382s] OPERPROF:         Finished AdvanceRowAssigner::cut row at level 5, CPU:0.053, REAL:0.053, MEM:4010.1M, EPOCH TIME: 1733520011.429090
[12/06 16:20:11   4382s] ** Cut row section cpu time 0:00:00.1.
[12/06 16:20:11   4382s]  ** Cut row section real time 0:00:00.0.
[12/06 16:20:11   4382s]  OPERPROF:       Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, CPU:0.053, REAL:0.053, MEM:4010.1M, EPOCH TIME: 1733520011.429611
[12/06 16:20:11   4382s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[12/06 16:20:11   4382s] OPERPROF:       Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, MEM:4010.1M, EPOCH TIME: 1733520011.525013
[12/06 16:20:11   4382s] OPERPROF:       Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, CPU:0.000, REAL:0.000, MEM:4010.1M, EPOCH TIME: 1733520011.525260
[12/06 16:20:11   4382s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[12/06 16:20:11   4382s] OPERPROF:       Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, MEM:4010.1M, EPOCH TIME: 1733520011.539495
[12/06 16:20:11   4382s] OPERPROF:         Starting AdvanceRowAssigner::cut row at level 5, MEM:4010.1M, EPOCH TIME: 1733520011.539574
[12/06 16:20:11   4382s] OPERPROF:         Finished AdvanceRowAssigner::cut row at level 5, CPU:0.099, REAL:0.100, MEM:4010.1M, EPOCH TIME: 1733520011.639229
[12/06 16:20:11   4382s] ** Cut row section cpu time 0:00:00.1.
[12/06 16:20:11   4382s]  ** Cut row section real time 0:00:00.0.
[12/06 16:20:11   4382s]  OPERPROF:       Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, CPU:0.101, REAL:0.102, MEM:4010.1M, EPOCH TIME: 1733520011.641135
[12/06 16:20:13   4384s]   Spread Effort: high, pre-route mode, useDDP on.
[12/06 16:20:13   4384s] [CPU] RefinePlace/preRPlace (cpu=0:00:02.7, real=0:00:03.0, mem=4010.1MB) @(1:13:02 - 1:13:05).
[12/06 16:20:13   4384s] Move report: preRPlace moves 7804 insts, mean move: 1.06 um, max move: 8.80 um 
[12/06 16:20:13   4384s] 	Max move on inst (FE_OFC13013_ys_1__xs_1__noc_if_inst_east_packet_payload__data__8): (1089.80, 914.60) --> (1093.20, 909.20)
[12/06 16:20:13   4384s] 	Length: 4 sites, height: 1 rows, site name: core, cell type: CKBD1
[12/06 16:20:13   4384s] wireLenOptFixPriorityInst 58185 inst fixed
[12/06 16:20:13   4384s] Placement tweakage begins.
[12/06 16:20:14   4385s] wire length = 4.647e+06
[12/06 16:20:16   4387s] wire length = 4.631e+06
[12/06 16:20:16   4387s] Placement tweakage ends.
[12/06 16:20:16   4387s] Move report: tweak moves 7728 insts, mean move: 2.06 um, max move: 12.80 um 
[12/06 16:20:16   4387s] 	Max move on inst (ys[0].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/U3): (948.00, 246.80) --> (960.80, 246.80)
[12/06 16:20:16   4387s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:02.6, real=0:00:03.0, mem=4010.1MB) @(1:13:05 - 1:13:07).
[12/06 16:20:16   4387s] 
[12/06 16:20:16   4387s] Running Spiral with 1 thread in Normal Mode  fetchWidth=1024 
[12/06 16:20:21   4392s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7ff4581f0e08.
[12/06 16:20:21   4392s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 16:20:21   4392s] Move report: legalization moves 1584 insts, mean move: 3.01 um, max move: 53.68 um spiral
[12/06 16:20:21   4392s] 	Max move on inst (ys[3].xs[2].torus_switch_xy/xbar_gen[0].xbar_inst): (1293.60, 695.00) --> (1254.32, 709.40)
[12/06 16:20:21   4392s] [CPU] RefinePlace/Spiral (cpu=0:00:02.1, real=0:00:02.0)
[12/06 16:20:21   4392s] [CPU] RefinePlace/Commit (cpu=0:00:02.3, real=0:00:03.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:02.3, real=0:00:03.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/06 16:20:21   4392s] [CPU] RefinePlace/Legalization (cpu=0:00:04.8, real=0:00:05.0, mem=3978.1MB) @(1:13:07 - 1:13:12).
[12/06 16:20:21   4392s] Move report: Detail placement moves 14763 insts, mean move: 1.86 um, max move: 55.40 um 
[12/06 16:20:21   4392s] 	Max move on inst (ys[3].xs[2].torus_switch_xy/xbar_gen[0].xbar_inst): (1295.32, 695.00) --> (1254.32, 709.40)
[12/06 16:20:21   4392s] 	Runtime: CPU: 0:00:10.3 REAL: 0:00:11.0 MEM: 3978.1MB
[12/06 16:20:21   4392s] Statistics of distance of Instance movement in refine placement:
[12/06 16:20:21   4392s]   maximum (X+Y) =       117.60 um
[12/06 16:20:21   4392s]   inst (ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/FE_DBTC103_yss_0_xss_1_noc_if_inst_conn_vc_target_0) with max move: (1336, 207.2) -> (1406.8, 254)
[12/06 16:20:21   4392s]   mean    (X+Y) =         5.09 um
[12/06 16:20:21   4392s] Total instances flipped for legalization: 894
[12/06 16:20:21   4392s] Summary Report:
[12/06 16:20:21   4392s] Instances move: 17815 (out of 116447 movable)
[12/06 16:20:21   4392s] Instances flipped: 894
[12/06 16:20:21   4392s] Mean displacement: 5.09 um
[12/06 16:20:21   4392s] Max displacement: 117.60 um (Instance: ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/FE_DBTC103_yss_0_xss_1_noc_if_inst_conn_vc_target_0) (1336, 207.2) -> (1406.8, 254)
[12/06 16:20:21   4392s] 	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
[12/06 16:20:21   4392s] Total instances moved : 17815
[12/06 16:20:21   4392s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:10.283, REAL:10.318, MEM:3978.1M, EPOCH TIME: 1733520021.165999
[12/06 16:20:21   4392s] Total net bbox length = 3.524e+06 (1.803e+06 1.721e+06) (ext = 1.734e+04)
[12/06 16:20:21   4392s] Runtime: CPU: 0:00:23.8 REAL: 0:00:24.0 MEM: 3978.1MB
[12/06 16:20:21   4392s] [CPU] RefinePlace/total (cpu=0:00:23.8, real=0:00:24.0, mem=3978.1MB) @(1:12:48 - 1:13:12).
[12/06 16:20:21   4392s] *** Finished refinePlace (1:13:12 mem=3978.1M) ***
[12/06 16:20:21   4392s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1664445.17
[12/06 16:20:21   4392s] OPERPROF:   Finished RefinePlace at level 2, CPU:23.877, REAL:24.111, MEM:3978.1M, EPOCH TIME: 1733520021.218804
[12/06 16:20:21   4392s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:3978.1M, EPOCH TIME: 1733520021.218839
[12/06 16:20:21   4392s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:121626).
[12/06 16:20:21   4392s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 16:20:21   4392s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 16:20:21   4392s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 16:20:21   4392s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.367, REAL:0.368, MEM:3855.1M, EPOCH TIME: 1733520021.586609
[12/06 16:20:21   4392s] OPERPROF: Finished RefinePlace2 at level 1, CPU:24.488, REAL:24.723, MEM:3855.1M, EPOCH TIME: 1733520021.586724
[12/06 16:20:21   4392s] **INFO: Flow update: Design timing is met.
[12/06 16:20:21   4392s] **INFO: Flow update: Design timing is met.
[12/06 16:20:21   4392s] **INFO: Flow update: Design timing is met.
[12/06 16:20:21   4392s] #optDebug: fT-D <X 1 0 0 0>
[12/06 16:20:21   4392s] Register exp ratio and priority group on 0 nets on 119793 nets : 
[12/06 16:20:23   4394s] 
[12/06 16:20:23   4394s] Active setup views:
[12/06 16:20:23   4394s]  view_functional_wcl_slow
[12/06 16:20:23   4394s]   Dominating endpoints: 0
[12/06 16:20:23   4394s]   Dominating TNS: -0.000
[12/06 16:20:23   4394s] 
[12/06 16:20:23   4395s] Extraction called for design 'torus_credit_D_W32' of instances=118422 and nets=121184 using extraction engine 'preRoute' .
[12/06 16:20:23   4395s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/06 16:20:23   4395s] Type 'man IMPEXT-3530' for more detail.
[12/06 16:20:23   4395s] PreRoute RC Extraction called for design torus_credit_D_W32.
[12/06 16:20:23   4395s] RC Extraction called in multi-corner(1) mode.
[12/06 16:20:23   4395s] RCMode: PreRoute
[12/06 16:20:23   4395s]       RC Corner Indexes            0   
[12/06 16:20:23   4395s] Capacitance Scaling Factor   : 1.00000 
[12/06 16:20:23   4395s] Resistance Scaling Factor    : 1.00000 
[12/06 16:20:23   4395s] Clock Cap. Scaling Factor    : 1.00000 
[12/06 16:20:23   4395s] Clock Res. Scaling Factor    : 1.00000 
[12/06 16:20:23   4395s] Shrink Factor                : 1.00000
[12/06 16:20:23   4395s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/06 16:20:23   4395s] Using capacitance table file ...
[12/06 16:20:23   4395s] RC Grid backup saved.
[12/06 16:20:23   4395s] 
[12/06 16:20:23   4395s] Trim Metal Layers:
[12/06 16:20:24   4395s] LayerId::1 widthSet size::4
[12/06 16:20:24   4395s] LayerId::2 widthSet size::4
[12/06 16:20:24   4395s] LayerId::3 widthSet size::4
[12/06 16:20:24   4395s] LayerId::4 widthSet size::4
[12/06 16:20:24   4395s] LayerId::5 widthSet size::4
[12/06 16:20:24   4395s] LayerId::6 widthSet size::4
[12/06 16:20:24   4395s] LayerId::7 widthSet size::4
[12/06 16:20:24   4395s] LayerId::8 widthSet size::4
[12/06 16:20:24   4395s] LayerId::9 widthSet size::4
[12/06 16:20:24   4395s] LayerId::10 widthSet size::2
[12/06 16:20:24   4395s] Skipped RC grid update for preRoute extraction.
[12/06 16:20:24   4395s] eee: pegSigSF::1.070000
[12/06 16:20:24   4395s] Initializing multi-corner capacitance tables ... 
[12/06 16:20:24   4395s] Initializing multi-corner resistance tables ...
[12/06 16:20:24   4395s] eee: l::1 avDens::0.110248 usedTrk::70012.114458 availTrk::635040.000000 sigTrk::70012.114458
[12/06 16:20:24   4395s] eee: l::2 avDens::0.160951 usedTrk::48975.864700 availTrk::304290.000000 sigTrk::48975.864700
[12/06 16:20:24   4395s] eee: l::3 avDens::0.187014 usedTrk::68789.393607 availTrk::367830.000000 sigTrk::68789.393607
[12/06 16:20:24   4395s] eee: l::4 avDens::0.134664 usedTrk::39316.547218 availTrk::291960.000000 sigTrk::39316.547218
[12/06 16:20:24   4395s] eee: l::5 avDens::0.022390 usedTrk::14218.500011 availTrk::635040.000000 sigTrk::14218.500011
[12/06 16:20:24   4395s] eee: l::6 avDens::0.024894 usedTrk::15808.567506 availTrk::635040.000000 sigTrk::15808.567506
[12/06 16:20:24   4395s] eee: l::7 avDens::0.129536 usedTrk::48812.977774 availTrk::376830.000000 sigTrk::48812.977774
[12/06 16:20:24   4395s] eee: l::8 avDens::0.278260 usedTrk::22539.020305 availTrk::81000.000000 sigTrk::22539.020305
[12/06 16:20:24   4395s] eee: l::9 avDens::0.090586 usedTrk::1597.938887 availTrk::17640.000000 sigTrk::1597.938887
[12/06 16:20:24   4395s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/06 16:20:24   4395s] {RT rc_corner 0 10 10 {8 0} {9 0} 2}
[12/06 16:20:24   4395s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.318931 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.876100 pMod=80 wcR=0.693800 newSi=0.003200 wHLS=1.912000 siPrev=0 viaL=0.000000 crit=0.118333 shortMod=0.591666 fMod=0.029583 
[12/06 16:20:25   4396s] PreRoute RC Extraction DONE (CPU Time: 0:00:01.5  Real Time: 0:00:02.0  MEM: 3792.125M)
[12/06 16:20:25   4396s] Starting delay calculation for Setup views
[12/06 16:20:25   4396s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/06 16:20:25   4396s] #################################################################################
[12/06 16:20:25   4396s] # Design Stage: PreRoute
[12/06 16:20:25   4396s] # Design Name: torus_credit_D_W32
[12/06 16:20:25   4396s] # Design Mode: 90nm
[12/06 16:20:25   4396s] # Analysis Mode: MMMC Non-OCV 
[12/06 16:20:25   4396s] # Parasitics Mode: No SPEF/RCDB 
[12/06 16:20:25   4396s] # Signoff Settings: SI Off 
[12/06 16:20:25   4396s] #################################################################################
[12/06 16:20:31   4403s] Calculate delays in Single mode...
[12/06 16:20:32   4403s] Topological Sorting (REAL = 0:00:01.0, MEM = 3814.2M, InitMEM = 3814.2M)
[12/06 16:20:32   4403s] Start delay calculation (fullDC) (1 T). (MEM=3814.22)
[12/06 16:20:32   4403s] End AAE Lib Interpolated Model. (MEM=3831.02 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/06 16:20:51   4422s] Total number of fetched objects 120410
[12/06 16:20:52   4423s] End Timing Check Calculation. (CPU Time=0:00:01.0, Real Time=0:00:01.0)
[12/06 16:20:52   4423s] End delay calculation. (MEM=3898.38 CPU=0:00:16.6 REAL=0:00:16.0)
[12/06 16:20:52   4423s] End delay calculation (fullDC). (MEM=3898.38 CPU=0:00:20.4 REAL=0:00:20.0)
[12/06 16:20:52   4423s] *** CDM Built up (cpu=0:00:26.9  real=0:00:27.0  mem= 3898.4M) ***
[12/06 16:20:55   4427s] *** Done Building Timing Graph (cpu=0:00:30.5 real=0:00:30.0 totSessionCpu=1:13:47 mem=3898.4M)
[12/06 16:20:55   4427s] OPTC: user 20.0
[12/06 16:20:56   4427s] [PSP]    Started Early Global Route kernel ( Curr Mem: 3898.38 MB )
[12/06 16:20:56   4427s] (I)      ==================== Layers =====================
[12/06 16:20:56   4427s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 16:20:56   4427s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/06 16:20:56   4427s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 16:20:56   4427s] (I)      |  33 |  0 |      CO |     cut |      1 |       |
[12/06 16:20:56   4427s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/06 16:20:56   4427s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/06 16:20:56   4427s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/06 16:20:56   4427s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/06 16:20:56   4427s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/06 16:20:56   4427s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/06 16:20:56   4427s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/06 16:20:56   4427s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/06 16:20:56   4427s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/06 16:20:56   4427s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/06 16:20:56   4427s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/06 16:20:56   4427s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/06 16:20:56   4427s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/06 16:20:56   4427s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/06 16:20:56   4427s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/06 16:20:56   4427s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/06 16:20:56   4427s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/06 16:20:56   4427s] (I)      |  42 |  9 |      RV |     cut |      1 |       |
[12/06 16:20:56   4427s] (I)      |  10 | 10 |      AP |    wire |      1 |       |
[12/06 16:20:56   4427s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 16:20:56   4427s] (I)      |   0 |  0 |      PO |   other |        |    MS |
[12/06 16:20:56   4427s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[12/06 16:20:56   4427s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 16:20:56   4427s] (I)      Started Import and model ( Curr Mem: 3898.38 MB )
[12/06 16:20:56   4427s] (I)      Default pattern map key = torus_credit_D_W32_default.
[12/06 16:20:56   4427s] (I)      == Non-default Options ==
[12/06 16:20:56   4427s] (I)      Build term to term wires                           : false
[12/06 16:20:56   4427s] (I)      Maximum routing layer                              : 10
[12/06 16:20:56   4427s] (I)      Number of threads                                  : 1
[12/06 16:20:56   4427s] (I)      Method to set GCell size                           : row
[12/06 16:20:56   4427s] (I)      Counted 1175906 PG shapes. We will not process PG shapes layer by layer.
[12/06 16:20:56   4427s] (I)      Use row-based GCell size
[12/06 16:20:56   4427s] (I)      Use row-based GCell align
[12/06 16:20:56   4427s] (I)      layer 0 area = 168000
[12/06 16:20:56   4427s] (I)      layer 1 area = 208000
[12/06 16:20:56   4427s] (I)      layer 2 area = 208000
[12/06 16:20:56   4427s] (I)      layer 3 area = 208000
[12/06 16:20:56   4427s] (I)      layer 4 area = 208000
[12/06 16:20:56   4427s] (I)      layer 5 area = 208000
[12/06 16:20:56   4427s] (I)      layer 6 area = 208000
[12/06 16:20:56   4427s] (I)      layer 7 area = 2259999
[12/06 16:20:56   4427s] (I)      layer 8 area = 2259999
[12/06 16:20:56   4427s] (I)      layer 9 area = 0
[12/06 16:20:56   4427s] (I)      GCell unit size   : 3600
[12/06 16:20:56   4427s] (I)      GCell multiplier  : 1
[12/06 16:20:56   4427s] (I)      GCell row height  : 3600
[12/06 16:20:56   4427s] (I)      Actual row height : 3600
[12/06 16:20:56   4427s] (I)      GCell align ref   : 4000 4000
[12/06 16:20:56   4427s] [NR-eGR] Track table information for default rule: 
[12/06 16:20:56   4427s] [NR-eGR] M1 has single uniform track structure
[12/06 16:20:56   4427s] [NR-eGR] M2 has single uniform track structure
[12/06 16:20:56   4427s] [NR-eGR] M3 has single uniform track structure
[12/06 16:20:56   4427s] [NR-eGR] M4 has single uniform track structure
[12/06 16:20:56   4427s] [NR-eGR] M5 has single uniform track structure
[12/06 16:20:56   4427s] [NR-eGR] M6 has single uniform track structure
[12/06 16:20:56   4427s] [NR-eGR] M7 has single uniform track structure
[12/06 16:20:56   4427s] [NR-eGR] M8 has single uniform track structure
[12/06 16:20:56   4427s] [NR-eGR] M9 has single uniform track structure
[12/06 16:20:56   4427s] [NR-eGR] AP has single uniform track structure
[12/06 16:20:56   4427s] (I)      ================= Default via =================
[12/06 16:20:56   4427s] (I)      +---+--------------------+--------------------+
[12/06 16:20:56   4427s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut    |
[12/06 16:20:56   4427s] (I)      +---+--------------------+--------------------+
[12/06 16:20:56   4427s] (I)      | 1 |    3  VIA12_1cut_V |   11  VIA12_2cut_N |
[12/06 16:20:56   4427s] (I)      | 2 |   18  VIA23_1cut   |   27  VIA23_2cut_E |
[12/06 16:20:56   4427s] (I)      | 3 |   32  VIA34_1cut   |   41  VIA34_2cut_E |
[12/06 16:20:56   4427s] (I)      | 4 |   46  VIA45_1cut   |   55  VIA45_2cut_E |
[12/06 16:20:56   4427s] (I)      | 5 |   60  VIA56_1cut   |   71  VIA56_2cut_N |
[12/06 16:20:56   4427s] (I)      | 6 |   74  VIA67_1cut   |   83  VIA67_2cut_E |
[12/06 16:20:56   4427s] (I)      | 7 |   90  VIA78_1cut   |   97  VIA78_2cut_E |
[12/06 16:20:56   4427s] (I)      | 8 |  102  VIA89_1cut   |  111  VIA89_2cut_E |
[12/06 16:20:56   4427s] (I)      | 9 |  118  VIA9AP_1cut  |  118  VIA9AP_1cut  |
[12/06 16:20:56   4427s] (I)      +---+--------------------+--------------------+
[12/06 16:20:56   4427s] (I)      1519 nets have been assigned with the same min and max preferred routing layer. We relaxed the assignment.
[12/06 16:20:56   4428s] [NR-eGR] Read 2100180 PG shapes
[12/06 16:20:56   4428s] [NR-eGR] Read 0 clock shapes
[12/06 16:20:56   4428s] [NR-eGR] Read 0 other shapes
[12/06 16:20:56   4428s] [NR-eGR] #Routing Blockages  : 0
[12/06 16:20:56   4428s] [NR-eGR] #Instance Blockages : 3792
[12/06 16:20:56   4428s] [NR-eGR] #PG Blockages       : 2100180
[12/06 16:20:56   4428s] [NR-eGR] #Halo Blockages     : 0
[12/06 16:20:56   4428s] [NR-eGR] #Boundary Blockages : 0
[12/06 16:20:56   4428s] [NR-eGR] #Clock Blockages    : 0
[12/06 16:20:56   4428s] [NR-eGR] #Other Blockages    : 0
[12/06 16:20:56   4428s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/06 16:20:56   4428s] [NR-eGR] Num Prerouted Nets = 1999  Num Prerouted Wires = 158157
[12/06 16:20:57   4428s] [NR-eGR] Read 119792 nets ( ignored 1999 )
[12/06 16:20:57   4428s] (I)      early_global_route_priority property id does not exist.
[12/06 16:20:57   4428s] (I)      Read Num Blocks=2103972  Num Prerouted Wires=158157  Num CS=0
[12/06 16:20:57   4428s] (I)      Layer 1 (V) : #blockages 501328 : #preroutes 78361
[12/06 16:20:57   4428s] (I)      Layer 2 (H) : #blockages 497536 : #preroutes 70578
[12/06 16:20:57   4428s] (I)      Layer 3 (V) : #blockages 497536 : #preroutes 9124
[12/06 16:20:57   4428s] (I)      Layer 4 (H) : #blockages 428170 : #preroutes 25
[12/06 16:20:57   4428s] (I)      Layer 5 (V) : #blockages 179402 : #preroutes 26
[12/06 16:20:57   4428s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 36
[12/06 16:20:57   4428s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 7
[12/06 16:20:57   4428s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[12/06 16:20:57   4428s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[12/06 16:20:57   4428s] (I)      Number of ignored nets                =   1999
[12/06 16:20:57   4428s] (I)      Number of connected nets              =      0
[12/06 16:20:57   4428s] (I)      Number of fixed nets                  =   1999.  Ignored: Yes
[12/06 16:20:57   4428s] (I)      Number of clock nets                  =   2092.  Ignored: No
[12/06 16:20:57   4428s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/06 16:20:57   4428s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/06 16:20:57   4428s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/06 16:20:57   4428s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/06 16:20:57   4428s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/06 16:20:57   4428s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/06 16:20:57   4428s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/06 16:20:57   4428s] [NR-eGR] There are 93 clock nets ( 93 with NDR ).
[12/06 16:20:57   4428s] (I)      Ndr track 0 does not exist
[12/06 16:20:57   4428s] (I)      Ndr track 0 does not exist
[12/06 16:20:57   4428s] (I)      ---------------------Grid Graph Info--------------------
[12/06 16:20:57   4428s] (I)      Routing area        : (0, 0) - (3000000, 3000000)
[12/06 16:20:57   4428s] (I)      Core area           : (4000, 4000) - (2996000, 2996000)
[12/06 16:20:57   4428s] (I)      Site width          :   400  (dbu)
[12/06 16:20:57   4428s] (I)      Row height          :  3600  (dbu)
[12/06 16:20:57   4428s] (I)      GCell row height    :  3600  (dbu)
[12/06 16:20:57   4428s] (I)      GCell width         :  3600  (dbu)
[12/06 16:20:57   4428s] (I)      GCell height        :  3600  (dbu)
[12/06 16:20:57   4428s] (I)      Grid                :   834   834    10
[12/06 16:20:57   4428s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[12/06 16:20:57   4428s] (I)      Vertical capacity   :     0  3600     0  3600     0  3600     0  3600     0  3600
[12/06 16:20:57   4428s] (I)      Horizontal capacity :     0     0  3600     0  3600     0  3600     0  3600     0
[12/06 16:20:57   4428s] (I)      Default wire width  :   180   200   200   200   200   200   200   800   800  6000
[12/06 16:20:57   4428s] (I)      Default wire space  :   180   200   200   200   200   200   200   800   800  4000
[12/06 16:20:57   4428s] (I)      Default wire pitch  :   360   400   400   400   400   400   400  1600  1600 10000
[12/06 16:20:57   4428s] (I)      Default pitch size  :   360   400   400   400   400   400   400  1600  1600 13000
[12/06 16:20:57   4428s] (I)      First track coord   :   400   200   400   200   400   200   400  1000   800 17200
[12/06 16:20:57   4428s] (I)      Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25  0.28
[12/06 16:20:57   4428s] (I)      Total num of tracks :  7499  7500  7499  7500  7499  7500  7499  1875  1875   230
[12/06 16:20:57   4428s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[12/06 16:20:57   4428s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[12/06 16:20:57   4428s] (I)      --------------------------------------------------------
[12/06 16:20:57   4428s] 
[12/06 16:20:57   4428s] [NR-eGR] ============ Routing rule table ============
[12/06 16:20:57   4428s] [NR-eGR] Rule id: 0  Nets: 117700
[12/06 16:20:57   4428s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/06 16:20:57   4428s] (I)                    Layer    2    3    4    5    6    7     8     9     10 
[12/06 16:20:57   4428s] (I)                    Pitch  400  400  400  400  400  400  1600  1600  13000 
[12/06 16:20:57   4428s] (I)             #Used tracks    1    1    1    1    1    1     1     1      1 
[12/06 16:20:57   4428s] (I)       #Fully used tracks    1    1    1    1    1    1     1     1      1 
[12/06 16:20:57   4428s] [NR-eGR] Rule id: 1  Nets: 93
[12/06 16:20:57   4428s] (I)      ID:1 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[12/06 16:20:57   4428s] (I)                    Layer    2    3    4    5    6    7     8     9     10 
[12/06 16:20:57   4428s] (I)                    Pitch  800  800  800  800  800  800  3200  3200  26000 
[12/06 16:20:57   4428s] (I)             #Used tracks    2    2    2    2    2    2     2     2      2 
[12/06 16:20:57   4428s] (I)       #Fully used tracks    1    1    1    1    1    1     1     1      1 
[12/06 16:20:57   4428s] [NR-eGR] ========================================
[12/06 16:20:57   4428s] [NR-eGR] 
[12/06 16:20:57   4428s] (I)      =============== Blocked Tracks ===============
[12/06 16:20:57   4428s] (I)      +-------+---------+----------+---------------+
[12/06 16:20:57   4428s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/06 16:20:57   4428s] (I)      +-------+---------+----------+---------------+
[12/06 16:20:57   4428s] (I)      |     1 |       0 |        0 |         0.00% |
[12/06 16:20:57   4428s] (I)      |     2 | 6255000 |  1796016 |        28.71% |
[12/06 16:20:57   4428s] (I)      |     3 | 6254166 |   953074 |        15.24% |
[12/06 16:20:57   4428s] (I)      |     4 | 6255000 |  1741376 |        27.84% |
[12/06 16:20:57   4428s] (I)      |     5 | 6254166 |  3987373 |        63.76% |
[12/06 16:20:57   4428s] (I)      |     6 | 6255000 |  3987906 |        63.76% |
[12/06 16:20:57   4428s] (I)      |     7 | 6254166 |        0 |         0.00% |
[12/06 16:20:57   4428s] (I)      |     8 | 1563750 |        0 |         0.00% |
[12/06 16:20:57   4428s] (I)      |     9 | 1563750 |        0 |         0.00% |
[12/06 16:20:57   4428s] (I)      |    10 |  191820 |        0 |         0.00% |
[12/06 16:20:57   4428s] (I)      +-------+---------+----------+---------------+
[12/06 16:20:57   4428s] (I)      Finished Import and model ( CPU: 1.56 sec, Real: 1.57 sec, Curr Mem: 4063.82 MB )
[12/06 16:20:57   4428s] (I)      Reset routing kernel
[12/06 16:20:57   4428s] (I)      Started Global Routing ( Curr Mem: 4063.82 MB )
[12/06 16:20:57   4428s] (I)      totalPins=424356  totalGlobalPin=414176 (97.60%)
[12/06 16:20:57   4428s] (I)      total 2D Cap : 7817916 = (6254166 H, 1563750 V)
[12/06 16:20:57   4428s] [NR-eGR] Layer group 1: route 1519 net(s) in layer range [7, 8]
[12/06 16:20:57   4428s] (I)      
[12/06 16:20:57   4428s] (I)      ============  Phase 1a Route ============
[12/06 16:20:57   4428s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/06 16:20:57   4428s] (I)      Usage: 198630 = (10145 H, 188485 V) = (0.16% H, 12.05% V) = (1.826e+04um H, 3.393e+05um V)
[12/06 16:20:57   4428s] (I)      
[12/06 16:20:57   4428s] (I)      ============  Phase 1b Route ============
[12/06 16:20:57   4428s] (I)      Usage: 198630 = (10145 H, 188485 V) = (0.16% H, 12.05% V) = (1.826e+04um H, 3.393e+05um V)
[12/06 16:20:57   4428s] (I)      Overflow of layer group 1: 0.00% H + 0.07% V. EstWL: 3.575340e+05um
[12/06 16:20:57   4428s] (I)      
[12/06 16:20:57   4428s] (I)      ============  Phase 1c Route ============
[12/06 16:20:57   4428s] (I)      Level2 Grid: 167 x 167
[12/06 16:20:57   4428s] (I)      Usage: 198650 = (10165 H, 188485 V) = (0.16% H, 12.05% V) = (1.830e+04um H, 3.393e+05um V)
[12/06 16:20:57   4428s] (I)      
[12/06 16:20:57   4428s] (I)      ============  Phase 1d Route ============
[12/06 16:20:57   4428s] (I)      Usage: 198650 = (10165 H, 188485 V) = (0.16% H, 12.05% V) = (1.830e+04um H, 3.393e+05um V)
[12/06 16:20:57   4428s] (I)      
[12/06 16:20:57   4428s] (I)      ============  Phase 1e Route ============
[12/06 16:20:57   4428s] (I)      Usage: 198650 = (10165 H, 188485 V) = (0.16% H, 12.05% V) = (1.830e+04um H, 3.393e+05um V)
[12/06 16:20:57   4428s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 3.575700e+05um
[12/06 16:20:57   4428s] (I)      
[12/06 16:20:57   4428s] (I)      ============  Phase 1l Route ============
[12/06 16:20:57   4429s] (I)      total 2D Cap : 10863987 = (5494433 H, 5369554 V)
[12/06 16:20:57   4429s] [NR-eGR] Layer group 2: route 93 net(s) in layer range [3, 4]
[12/06 16:20:57   4429s] (I)      
[12/06 16:20:57   4429s] (I)      ============  Phase 1a Route ============
[12/06 16:20:57   4429s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/06 16:20:57   4429s] (I)      Usage: 198826 = (10253 H, 188573 V) = (0.19% H, 3.51% V) = (1.846e+04um H, 3.394e+05um V)
[12/06 16:20:57   4429s] (I)      
[12/06 16:20:57   4429s] (I)      ============  Phase 1b Route ============
[12/06 16:20:57   4429s] (I)      Usage: 198826 = (10253 H, 188573 V) = (0.19% H, 3.51% V) = (1.846e+04um H, 3.394e+05um V)
[12/06 16:20:57   4429s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.578868e+05um
[12/06 16:20:57   4429s] (I)      
[12/06 16:20:57   4429s] (I)      ============  Phase 1c Route ============
[12/06 16:20:57   4429s] (I)      Level2 Grid: 167 x 167
[12/06 16:20:57   4429s] (I)      Usage: 198826 = (10253 H, 188573 V) = (0.19% H, 3.51% V) = (1.846e+04um H, 3.394e+05um V)
[12/06 16:20:57   4429s] (I)      
[12/06 16:20:57   4429s] (I)      ============  Phase 1d Route ============
[12/06 16:20:57   4429s] (I)      Usage: 198826 = (10253 H, 188573 V) = (0.19% H, 3.51% V) = (1.846e+04um H, 3.394e+05um V)
[12/06 16:20:57   4429s] (I)      
[12/06 16:20:57   4429s] (I)      ============  Phase 1e Route ============
[12/06 16:20:57   4429s] (I)      Usage: 198826 = (10253 H, 188573 V) = (0.19% H, 3.51% V) = (1.846e+04um H, 3.394e+05um V)
[12/06 16:20:57   4429s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.578868e+05um
[12/06 16:20:57   4429s] (I)      
[12/06 16:20:57   4429s] (I)      ============  Phase 1l Route ============
[12/06 16:20:58   4429s] (I)      total 2D Cap : 34392098 = (17412463 H, 16979635 V)
[12/06 16:20:58   4429s] [NR-eGR] Layer group 3: route 116181 net(s) in layer range [2, 10]
[12/06 16:20:58   4429s] (I)      
[12/06 16:20:58   4429s] (I)      ============  Phase 1a Route ============
[12/06 16:20:58   4429s] (I)      Usage: 2345885 = (1192041 H, 1153844 V) = (6.85% H, 6.80% V) = (2.146e+06um H, 2.077e+06um V)
[12/06 16:20:58   4429s] (I)      
[12/06 16:20:58   4429s] (I)      ============  Phase 1b Route ============
[12/06 16:20:58   4429s] (I)      Usage: 2345885 = (1192041 H, 1153844 V) = (6.85% H, 6.80% V) = (2.146e+06um H, 2.077e+06um V)
[12/06 16:20:58   4429s] (I)      Overflow of layer group 3: 0.12% H + 0.03% V. EstWL: 4.222593e+06um
[12/06 16:20:58   4429s] (I)      Congestion metric : 0.12%H 0.03%V, 0.15%HV
[12/06 16:20:58   4429s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/06 16:20:58   4429s] (I)      
[12/06 16:20:58   4429s] (I)      ============  Phase 1c Route ============
[12/06 16:20:58   4429s] (I)      Usage: 2345885 = (1192041 H, 1153844 V) = (6.85% H, 6.80% V) = (2.146e+06um H, 2.077e+06um V)
[12/06 16:20:58   4429s] (I)      
[12/06 16:20:58   4429s] (I)      ============  Phase 1d Route ============
[12/06 16:20:58   4429s] (I)      Usage: 2345885 = (1192041 H, 1153844 V) = (6.85% H, 6.80% V) = (2.146e+06um H, 2.077e+06um V)
[12/06 16:20:58   4429s] (I)      
[12/06 16:20:58   4429s] (I)      ============  Phase 1e Route ============
[12/06 16:20:58   4429s] (I)      Usage: 2345885 = (1192041 H, 1153844 V) = (6.85% H, 6.80% V) = (2.146e+06um H, 2.077e+06um V)
[12/06 16:20:58   4429s] [NR-eGR] Early Global Route overflow of layer group 3: 0.12% H + 0.03% V. EstWL: 4.222593e+06um
[12/06 16:20:58   4429s] (I)      
[12/06 16:20:58   4429s] (I)      ============  Phase 1l Route ============
[12/06 16:21:00   4431s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/06 16:21:00   4431s] (I)      Layer  2:    5606732    735161       827           0     6252498    ( 0.00%) 
[12/06 16:21:00   4431s] (I)      Layer  3:    5717469    896961       897           0     6252498    ( 0.00%) 
[12/06 16:21:00   4431s] (I)      Layer  4:    5655432    524713       107           0     6252498    ( 0.00%) 
[12/06 16:21:00   4431s] (I)      Layer  5:    4127728    165087      1051           0     6252498    ( 0.00%) 
[12/06 16:21:00   4431s] (I)      Layer  6:    4332235    167525      1125           0     6252498    ( 0.00%) 
[12/06 16:21:00   4431s] (I)      Layer  7:    6246667    492451       190           0     6252498    ( 0.00%) 
[12/06 16:21:00   4431s] (I)      Layer  8:    1561875    222228        87           0     1563124    ( 0.00%) 
[12/06 16:21:00   4431s] (I)      Layer  9:    1561875     13646         0           0     1563124    ( 0.00%) 
[12/06 16:21:00   4431s] (I)      Layer 10:     191590         0         0      139329       53056    (72.42%) 
[12/06 16:21:00   4431s] (I)      Total:      35001603   3217772      4284      139328    40694291    ( 0.34%) 
[12/06 16:21:00   4431s] (I)      
[12/06 16:21:00   4431s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/06 16:21:00   4431s] [NR-eGR]                        OverCon           OverCon           OverCon            
[12/06 16:21:00   4431s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[12/06 16:21:00   4431s] [NR-eGR]        Layer             (1-2)             (3-4)             (5-6)    OverCon
[12/06 16:21:00   4431s] [NR-eGR] --------------------------------------------------------------------------------
[12/06 16:21:00   4431s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/06 16:21:00   4431s] [NR-eGR]      M2 ( 2)       631( 0.09%)        23( 0.00%)         2( 0.00%)   ( 0.09%) 
[12/06 16:21:00   4431s] [NR-eGR]      M3 ( 3)       676( 0.10%)        30( 0.00%)         0( 0.00%)   ( 0.10%) 
[12/06 16:21:00   4431s] [NR-eGR]      M4 ( 4)        94( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[12/06 16:21:00   4431s] [NR-eGR]      M5 ( 5)       922( 0.13%)        15( 0.00%)         0( 0.00%)   ( 0.13%) 
[12/06 16:21:00   4431s] [NR-eGR]      M6 ( 6)       929( 0.13%)        17( 0.00%)         0( 0.00%)   ( 0.14%) 
[12/06 16:21:00   4431s] [NR-eGR]      M7 ( 7)       128( 0.02%)        10( 0.00%)         0( 0.00%)   ( 0.02%) 
[12/06 16:21:00   4431s] [NR-eGR]      M8 ( 8)        87( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[12/06 16:21:00   4431s] [NR-eGR]      M9 ( 9)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/06 16:21:00   4431s] [NR-eGR]      AP (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/06 16:21:00   4431s] [NR-eGR] --------------------------------------------------------------------------------
[12/06 16:21:00   4431s] [NR-eGR]        Total      3467( 0.06%)        95( 0.00%)         2( 0.00%)   ( 0.06%) 
[12/06 16:21:00   4431s] [NR-eGR] 
[12/06 16:21:00   4431s] (I)      Finished Global Routing ( CPU: 2.78 sec, Real: 2.78 sec, Curr Mem: 4143.82 MB )
[12/06 16:21:00   4431s] (I)      total 2D Cap : 35077033 = (17696835 H, 17380198 V)
[12/06 16:21:00   4431s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/06 16:21:00   4431s] [NR-eGR] Finished Early Global Route kernel ( CPU: 4.60 sec, Real: 4.58 sec, Curr Mem: 4143.82 MB )
[12/06 16:21:00   4431s] (I)      ========================================= Runtime Summary =========================================
[12/06 16:21:00   4431s] (I)       Step                                              %        Start       Finish      Real       CPU 
[12/06 16:21:00   4431s] (I)      ---------------------------------------------------------------------------------------------------
[12/06 16:21:00   4431s] (I)       Early Global Route kernel                   100.00%  4043.35 sec  4047.93 sec  4.58 sec  4.60 sec 
[12/06 16:21:00   4431s] (I)       +-Import and model                           34.21%  4043.35 sec  4044.92 sec  1.57 sec  1.56 sec 
[12/06 16:21:00   4431s] (I)       | +-Create place DB                          11.25%  4043.35 sec  4043.87 sec  0.51 sec  0.51 sec 
[12/06 16:21:00   4431s] (I)       | | +-Import place data                      11.25%  4043.35 sec  4043.87 sec  0.51 sec  0.51 sec 
[12/06 16:21:00   4431s] (I)       | | | +-Read instances and placement          2.49%  4043.35 sec  4043.47 sec  0.11 sec  0.11 sec 
[12/06 16:21:00   4431s] (I)       | | | +-Read nets                             8.75%  4043.47 sec  4043.87 sec  0.40 sec  0.40 sec 
[12/06 16:21:00   4431s] (I)       | +-Create route DB                          21.14%  4043.87 sec  4044.83 sec  0.97 sec  0.97 sec 
[12/06 16:21:00   4431s] (I)       | | +-Import route data (1T)                 21.13%  4043.87 sec  4044.83 sec  0.97 sec  0.97 sec 
[12/06 16:21:00   4431s] (I)       | | | +-Read blockages ( Layer 2-10 )         4.85%  4043.92 sec  4044.14 sec  0.22 sec  0.22 sec 
[12/06 16:21:00   4431s] (I)       | | | | +-Read routing blockages              0.00%  4043.92 sec  4043.92 sec  0.00 sec  0.00 sec 
[12/06 16:21:00   4431s] (I)       | | | | +-Read instance blockages             0.44%  4043.92 sec  4043.94 sec  0.02 sec  0.02 sec 
[12/06 16:21:00   4431s] (I)       | | | | +-Read PG blockages                   4.32%  4043.94 sec  4044.14 sec  0.20 sec  0.20 sec 
[12/06 16:21:00   4431s] (I)       | | | | +-Read clock blockages                0.00%  4044.14 sec  4044.14 sec  0.00 sec  0.00 sec 
[12/06 16:21:00   4431s] (I)       | | | | +-Read other blockages                0.00%  4044.14 sec  4044.14 sec  0.00 sec  0.00 sec 
[12/06 16:21:00   4431s] (I)       | | | | +-Read halo blockages                 0.08%  4044.14 sec  4044.14 sec  0.00 sec  0.00 sec 
[12/06 16:21:00   4431s] (I)       | | | | +-Read boundary cut boxes             0.00%  4044.14 sec  4044.14 sec  0.00 sec  0.00 sec 
[12/06 16:21:00   4431s] (I)       | | | +-Read blackboxes                       0.00%  4044.14 sec  4044.14 sec  0.00 sec  0.00 sec 
[12/06 16:21:00   4431s] (I)       | | | +-Read prerouted                        2.47%  4044.14 sec  4044.25 sec  0.11 sec  0.11 sec 
[12/06 16:21:00   4431s] (I)       | | | +-Read unlegalized nets                 0.52%  4044.25 sec  4044.28 sec  0.02 sec  0.02 sec 
[12/06 16:21:00   4431s] (I)       | | | +-Read nets                             0.83%  4044.28 sec  4044.32 sec  0.04 sec  0.04 sec 
[12/06 16:21:00   4431s] (I)       | | | +-Set up via pillars                    0.03%  4044.33 sec  4044.33 sec  0.00 sec  0.00 sec 
[12/06 16:21:00   4431s] (I)       | | | +-Initialize 3D grid graph              0.41%  4044.34 sec  4044.36 sec  0.02 sec  0.02 sec 
[12/06 16:21:00   4431s] (I)       | | | +-Model blockage capacity              10.22%  4044.36 sec  4044.82 sec  0.47 sec  0.47 sec 
[12/06 16:21:00   4431s] (I)       | | | | +-Initialize 3D capacity              9.70%  4044.36 sec  4044.80 sec  0.44 sec  0.44 sec 
[12/06 16:21:00   4431s] (I)       | +-Read aux data                             0.00%  4044.83 sec  4044.83 sec  0.00 sec  0.00 sec 
[12/06 16:21:00   4431s] (I)       | +-Others data preparation                   0.26%  4044.83 sec  4044.85 sec  0.01 sec  0.01 sec 
[12/06 16:21:00   4431s] (I)       | +-Create route kernel                       1.14%  4044.85 sec  4044.90 sec  0.05 sec  0.05 sec 
[12/06 16:21:00   4431s] (I)       +-Global Routing                             60.84%  4044.92 sec  4047.70 sec  2.78 sec  2.78 sec 
[12/06 16:21:00   4431s] (I)       | +-Initialization                            1.30%  4044.92 sec  4044.98 sec  0.06 sec  0.06 sec 
[12/06 16:21:00   4431s] (I)       | +-Net group 1                               3.20%  4044.98 sec  4045.13 sec  0.15 sec  0.15 sec 
[12/06 16:21:00   4431s] (I)       | | +-Generate topology                       0.01%  4044.98 sec  4044.98 sec  0.00 sec  0.00 sec 
[12/06 16:21:00   4431s] (I)       | | +-Phase 1a                                0.47%  4045.01 sec  4045.03 sec  0.02 sec  0.02 sec 
[12/06 16:21:00   4431s] (I)       | | | +-Pattern routing (1T)                  0.28%  4045.01 sec  4045.02 sec  0.01 sec  0.01 sec 
[12/06 16:21:00   4431s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.19%  4045.02 sec  4045.03 sec  0.01 sec  0.01 sec 
[12/06 16:21:00   4431s] (I)       | | +-Phase 1b                                0.25%  4045.03 sec  4045.04 sec  0.01 sec  0.01 sec 
[12/06 16:21:00   4431s] (I)       | | | +-Monotonic routing (1T)                0.21%  4045.03 sec  4045.04 sec  0.01 sec  0.01 sec 
[12/06 16:21:00   4431s] (I)       | | +-Phase 1c                                0.56%  4045.04 sec  4045.07 sec  0.03 sec  0.03 sec 
[12/06 16:21:00   4431s] (I)       | | | +-Two level Routing                     0.56%  4045.04 sec  4045.07 sec  0.03 sec  0.03 sec 
[12/06 16:21:00   4431s] (I)       | | | | +-Two Level Routing (Regular)         0.38%  4045.05 sec  4045.07 sec  0.02 sec  0.02 sec 
[12/06 16:21:00   4431s] (I)       | | | | +-Two Level Routing (Strong)          0.07%  4045.07 sec  4045.07 sec  0.00 sec  0.00 sec 
[12/06 16:21:00   4431s] (I)       | | +-Phase 1d                                0.17%  4045.07 sec  4045.08 sec  0.01 sec  0.01 sec 
[12/06 16:21:00   4431s] (I)       | | | +-Detoured routing (1T)                 0.17%  4045.07 sec  4045.08 sec  0.01 sec  0.01 sec 
[12/06 16:21:00   4431s] (I)       | | +-Phase 1e                                0.04%  4045.08 sec  4045.08 sec  0.00 sec  0.00 sec 
[12/06 16:21:00   4431s] (I)       | | | +-Route legalization                    0.00%  4045.08 sec  4045.08 sec  0.00 sec  0.00 sec 
[12/06 16:21:00   4431s] (I)       | | +-Phase 1l                                1.02%  4045.08 sec  4045.13 sec  0.05 sec  0.05 sec 
[12/06 16:21:00   4431s] (I)       | | | +-Layer assignment (1T)                 1.02%  4045.08 sec  4045.13 sec  0.05 sec  0.05 sec 
[12/06 16:21:00   4431s] (I)       | +-Net group 2                               1.50%  4045.13 sec  4045.20 sec  0.07 sec  0.07 sec 
[12/06 16:21:00   4431s] (I)       | | +-Generate topology                       0.00%  4045.13 sec  4045.13 sec  0.00 sec  0.00 sec 
[12/06 16:21:00   4431s] (I)       | | +-Phase 1a                                0.23%  4045.15 sec  4045.17 sec  0.01 sec  0.01 sec 
[12/06 16:21:00   4431s] (I)       | | | +-Pattern routing (1T)                  0.08%  4045.15 sec  4045.16 sec  0.00 sec  0.00 sec 
[12/06 16:21:00   4431s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.15%  4045.16 sec  4045.17 sec  0.01 sec  0.01 sec 
[12/06 16:21:00   4431s] (I)       | | +-Phase 1b                                0.12%  4045.17 sec  4045.17 sec  0.01 sec  0.01 sec 
[12/06 16:21:00   4431s] (I)       | | | +-Monotonic routing (1T)                0.07%  4045.17 sec  4045.17 sec  0.00 sec  0.00 sec 
[12/06 16:21:00   4431s] (I)       | | +-Phase 1c                                0.24%  4045.17 sec  4045.18 sec  0.01 sec  0.01 sec 
[12/06 16:21:00   4431s] (I)       | | | +-Two level Routing                     0.24%  4045.17 sec  4045.18 sec  0.01 sec  0.01 sec 
[12/06 16:21:00   4431s] (I)       | | | | +-Two Level Routing (Regular)         0.07%  4045.18 sec  4045.18 sec  0.00 sec  0.00 sec 
[12/06 16:21:00   4431s] (I)       | | | | +-Two Level Routing (Strong)          0.07%  4045.18 sec  4045.18 sec  0.00 sec  0.00 sec 
[12/06 16:21:00   4431s] (I)       | | +-Phase 1d                                0.08%  4045.18 sec  4045.19 sec  0.00 sec  0.00 sec 
[12/06 16:21:00   4431s] (I)       | | | +-Detoured routing (1T)                 0.08%  4045.18 sec  4045.19 sec  0.00 sec  0.00 sec 
[12/06 16:21:00   4431s] (I)       | | +-Phase 1e                                0.04%  4045.19 sec  4045.19 sec  0.00 sec  0.00 sec 
[12/06 16:21:00   4431s] (I)       | | | +-Route legalization                    0.00%  4045.19 sec  4045.19 sec  0.00 sec  0.00 sec 
[12/06 16:21:00   4431s] (I)       | | +-Phase 1l                                0.17%  4045.19 sec  4045.20 sec  0.01 sec  0.01 sec 
[12/06 16:21:00   4431s] (I)       | | | +-Layer assignment (1T)                 0.17%  4045.19 sec  4045.20 sec  0.01 sec  0.01 sec 
[12/06 16:21:00   4431s] (I)       | +-Net group 3                              51.44%  4045.20 sec  4047.55 sec  2.35 sec  2.35 sec 
[12/06 16:21:00   4431s] (I)       | | +-Generate topology                       3.12%  4045.20 sec  4045.34 sec  0.14 sec  0.14 sec 
[12/06 16:21:00   4431s] (I)       | | +-Phase 1a                               13.33%  4045.42 sec  4046.03 sec  0.61 sec  0.61 sec 
[12/06 16:21:00   4431s] (I)       | | | +-Pattern routing (1T)                 11.93%  4045.42 sec  4045.96 sec  0.55 sec  0.55 sec 
[12/06 16:21:00   4431s] (I)       | | | +-Add via demand to 2D                  1.33%  4045.97 sec  4046.03 sec  0.06 sec  0.06 sec 
[12/06 16:21:00   4431s] (I)       | | +-Phase 1b                                0.07%  4046.03 sec  4046.03 sec  0.00 sec  0.00 sec 
[12/06 16:21:00   4431s] (I)       | | +-Phase 1c                                0.00%  4046.03 sec  4046.03 sec  0.00 sec  0.00 sec 
[12/06 16:21:00   4431s] (I)       | | +-Phase 1d                                0.00%  4046.03 sec  4046.03 sec  0.00 sec  0.00 sec 
[12/06 16:21:00   4431s] (I)       | | +-Phase 1e                                0.04%  4046.03 sec  4046.03 sec  0.00 sec  0.00 sec 
[12/06 16:21:00   4431s] (I)       | | | +-Route legalization                    0.00%  4046.03 sec  4046.03 sec  0.00 sec  0.00 sec 
[12/06 16:21:00   4431s] (I)       | | +-Phase 1l                               33.10%  4046.03 sec  4047.55 sec  1.52 sec  1.51 sec 
[12/06 16:21:00   4431s] (I)       | | | +-Layer assignment (1T)                31.94%  4046.09 sec  4047.55 sec  1.46 sec  1.46 sec 
[12/06 16:21:00   4431s] (I)       | +-Clean cong LA                             0.00%  4047.55 sec  4047.55 sec  0.00 sec  0.00 sec 
[12/06 16:21:00   4431s] (I)       +-Export 3D cong map                          4.50%  4047.70 sec  4047.91 sec  0.21 sec  0.24 sec 
[12/06 16:21:00   4431s] (I)       | +-Export 2D cong map                        0.35%  4047.89 sec  4047.91 sec  0.02 sec  0.02 sec 
[12/06 16:21:00   4431s] (I)      ======================= Summary by functions ========================
[12/06 16:21:00   4431s] (I)       Lv  Step                                      %      Real       CPU 
[12/06 16:21:00   4431s] (I)      ---------------------------------------------------------------------
[12/06 16:21:00   4431s] (I)        0  Early Global Route kernel           100.00%  4.58 sec  4.60 sec 
[12/06 16:21:00   4431s] (I)        1  Global Routing                       60.84%  2.78 sec  2.78 sec 
[12/06 16:21:00   4431s] (I)        1  Import and model                     34.21%  1.57 sec  1.56 sec 
[12/06 16:21:00   4431s] (I)        1  Export 3D cong map                    4.50%  0.21 sec  0.24 sec 
[12/06 16:21:00   4431s] (I)        2  Net group 3                          51.44%  2.35 sec  2.35 sec 
[12/06 16:21:00   4431s] (I)        2  Create route DB                      21.14%  0.97 sec  0.97 sec 
[12/06 16:21:00   4431s] (I)        2  Create place DB                      11.25%  0.51 sec  0.51 sec 
[12/06 16:21:00   4431s] (I)        2  Net group 1                           3.20%  0.15 sec  0.15 sec 
[12/06 16:21:00   4431s] (I)        2  Net group 2                           1.50%  0.07 sec  0.07 sec 
[12/06 16:21:00   4431s] (I)        2  Initialization                        1.30%  0.06 sec  0.06 sec 
[12/06 16:21:00   4431s] (I)        2  Create route kernel                   1.14%  0.05 sec  0.05 sec 
[12/06 16:21:00   4431s] (I)        2  Export 2D cong map                    0.35%  0.02 sec  0.02 sec 
[12/06 16:21:00   4431s] (I)        2  Others data preparation               0.26%  0.01 sec  0.01 sec 
[12/06 16:21:00   4431s] (I)        2  Clean cong LA                         0.00%  0.00 sec  0.00 sec 
[12/06 16:21:00   4431s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[12/06 16:21:00   4431s] (I)        3  Phase 1l                             34.29%  1.57 sec  1.57 sec 
[12/06 16:21:00   4431s] (I)        3  Import route data (1T)               21.13%  0.97 sec  0.97 sec 
[12/06 16:21:00   4431s] (I)        3  Phase 1a                             14.03%  0.64 sec  0.64 sec 
[12/06 16:21:00   4431s] (I)        3  Import place data                    11.25%  0.51 sec  0.51 sec 
[12/06 16:21:00   4431s] (I)        3  Generate topology                     3.13%  0.14 sec  0.14 sec 
[12/06 16:21:00   4431s] (I)        3  Phase 1c                              0.80%  0.04 sec  0.04 sec 
[12/06 16:21:00   4431s] (I)        3  Phase 1b                              0.44%  0.02 sec  0.02 sec 
[12/06 16:21:00   4431s] (I)        3  Phase 1d                              0.26%  0.01 sec  0.01 sec 
[12/06 16:21:00   4431s] (I)        3  Phase 1e                              0.13%  0.01 sec  0.01 sec 
[12/06 16:21:00   4431s] (I)        4  Layer assignment (1T)                33.12%  1.52 sec  1.51 sec 
[12/06 16:21:00   4431s] (I)        4  Pattern routing (1T)                 12.28%  0.56 sec  0.56 sec 
[12/06 16:21:00   4431s] (I)        4  Model blockage capacity              10.22%  0.47 sec  0.47 sec 
[12/06 16:21:00   4431s] (I)        4  Read nets                             9.58%  0.44 sec  0.44 sec 
[12/06 16:21:00   4431s] (I)        4  Read blockages ( Layer 2-10 )         4.85%  0.22 sec  0.22 sec 
[12/06 16:21:00   4431s] (I)        4  Read instances and placement          2.49%  0.11 sec  0.11 sec 
[12/06 16:21:00   4431s] (I)        4  Read prerouted                        2.47%  0.11 sec  0.11 sec 
[12/06 16:21:00   4431s] (I)        4  Add via demand to 2D                  1.33%  0.06 sec  0.06 sec 
[12/06 16:21:00   4431s] (I)        4  Two level Routing                     0.80%  0.04 sec  0.04 sec 
[12/06 16:21:00   4431s] (I)        4  Read unlegalized nets                 0.52%  0.02 sec  0.02 sec 
[12/06 16:21:00   4431s] (I)        4  Initialize 3D grid graph              0.41%  0.02 sec  0.02 sec 
[12/06 16:21:00   4431s] (I)        4  Pattern Routing Avoiding Blockages    0.34%  0.02 sec  0.02 sec 
[12/06 16:21:00   4431s] (I)        4  Monotonic routing (1T)                0.28%  0.01 sec  0.01 sec 
[12/06 16:21:00   4431s] (I)        4  Detoured routing (1T)                 0.25%  0.01 sec  0.01 sec 
[12/06 16:21:00   4431s] (I)        4  Set up via pillars                    0.03%  0.00 sec  0.00 sec 
[12/06 16:21:00   4431s] (I)        4  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[12/06 16:21:00   4431s] (I)        4  Route legalization                    0.00%  0.00 sec  0.00 sec 
[12/06 16:21:00   4431s] (I)        5  Initialize 3D capacity                9.70%  0.44 sec  0.44 sec 
[12/06 16:21:00   4431s] (I)        5  Read PG blockages                     4.32%  0.20 sec  0.20 sec 
[12/06 16:21:00   4431s] (I)        5  Two Level Routing (Regular)           0.45%  0.02 sec  0.02 sec 
[12/06 16:21:00   4431s] (I)        5  Read instance blockages               0.44%  0.02 sec  0.02 sec 
[12/06 16:21:00   4431s] (I)        5  Two Level Routing (Strong)            0.14%  0.01 sec  0.01 sec 
[12/06 16:21:00   4431s] (I)        5  Read halo blockages                   0.08%  0.00 sec  0.00 sec 
[12/06 16:21:00   4431s] (I)        5  Read clock blockages                  0.00%  0.00 sec  0.00 sec 
[12/06 16:21:00   4431s] (I)        5  Read other blockages                  0.00%  0.00 sec  0.00 sec 
[12/06 16:21:00   4431s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[12/06 16:21:00   4431s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[12/06 16:21:00   4431s] OPERPROF: Starting HotSpotCal at level 1, MEM:4143.8M, EPOCH TIME: 1733520060.616744
[12/06 16:21:00   4431s] [hotspot] +------------+---------------+---------------+
[12/06 16:21:00   4431s] [hotspot] |            |   max hotspot | total hotspot |
[12/06 16:21:00   4431s] [hotspot] +------------+---------------+---------------+
[12/06 16:21:00   4431s] [hotspot] | normalized |          0.00 |          0.00 |
[12/06 16:21:00   4431s] [hotspot] +------------+---------------+---------------+
[12/06 16:21:00   4431s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/06 16:21:00   4431s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/06 16:21:00   4431s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.041, REAL:0.041, MEM:4159.8M, EPOCH TIME: 1733520060.657924
[12/06 16:21:00   4431s] [hotspot] Hotspot report including placement blocked areas
[12/06 16:21:00   4431s] OPERPROF: Starting HotSpotCal at level 1, MEM:4159.8M, EPOCH TIME: 1733520060.658129
[12/06 16:21:00   4431s] [hotspot] +------------+---------------+---------------+
[12/06 16:21:00   4431s] [hotspot] |            |   max hotspot | total hotspot |
[12/06 16:21:00   4431s] [hotspot] +------------+---------------+---------------+
[12/06 16:21:00   4431s] [hotspot] | normalized |          0.00 |          0.00 |
[12/06 16:21:00   4431s] [hotspot] +------------+---------------+---------------+
[12/06 16:21:00   4431s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/06 16:21:00   4431s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/06 16:21:00   4431s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.036, REAL:0.036, MEM:4159.8M, EPOCH TIME: 1733520060.694144
[12/06 16:21:00   4431s] Reported timing to dir ./timingReports
[12/06 16:21:00   4431s] **optDesign ... cpu = 0:39:07, real = 0:39:12, mem = 3575.0M, totSessionCpu=1:13:52 **
[12/06 16:21:00   4432s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3877.8M, EPOCH TIME: 1733520060.806683
[12/06 16:21:00   4432s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 16:21:00   4432s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 16:21:00   4432s] 
[12/06 16:21:00   4432s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/06 16:21:00   4432s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.116, REAL:0.116, MEM:3877.8M, EPOCH TIME: 1733520060.923125
[12/06 16:21:00   4432s] 
[12/06 16:21:01   4432s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1975).
[12/06 16:21:01   4432s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 16:21:12   4442s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 view_functional_wcl_slow 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.908  |  0.908  |  3.648  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|1.15e+05 |1.14e+05 |  2912   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      3 (3)       |   -0.194   |      3 (3)       |
|   max_tran     |   1200 (2137)    |  -28.729   |   1200 (2681)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:3878.0M, EPOCH TIME: 1733520072.774163
[12/06 16:21:12   4442s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 16:21:12   4442s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 16:21:12   4442s] 
[12/06 16:21:12   4442s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/06 16:21:12   4442s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.115, REAL:0.116, MEM:3878.0M, EPOCH TIME: 1733520072.890003
[12/06 16:21:12   4442s] 
[12/06 16:21:13   4442s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1975).
[12/06 16:21:13   4442s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 16:21:13   4442s] Density: 33.258%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------

[12/06 16:21:13   4442s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3878.0M, EPOCH TIME: 1733520073.105619
[12/06 16:21:13   4442s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 16:21:13   4442s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 16:21:13   4442s] 
[12/06 16:21:13   4442s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/06 16:21:13   4442s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.111, REAL:0.111, MEM:3878.0M, EPOCH TIME: 1733520073.216612
[12/06 16:21:13   4442s] 
[12/06 16:21:13   4443s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1975).
[12/06 16:21:13   4443s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 16:21:13   4443s] **optDesign ... cpu = 0:39:18, real = 0:39:25, mem = 3576.9M, totSessionCpu=1:14:03 **
[12/06 16:21:13   4443s] 
[12/06 16:21:13   4443s] TimeStamp Deleting Cell Server Begin ...
[12/06 16:21:13   4443s] Deleting Lib Analyzer.
[12/06 16:21:13   4443s] 
[12/06 16:21:13   4443s] TimeStamp Deleting Cell Server End ...
[12/06 16:21:13   4443s] *** Finished optDesign ***
[12/06 16:21:13   4443s] 
[12/06 16:21:13   4443s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:51:29 real=  0:51:37)
[12/06 16:21:13   4443s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=  0:10:34 real=  0:10:35)
[12/06 16:21:13   4443s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=  0:03:43 real=  0:03:43)
[12/06 16:21:13   4443s] 	OPT_RUNTIME:                wns (count =  1): (cpu=  0:05:49 real=  0:05:51)
[12/06 16:21:13   4443s] 	OPT_RUNTIME:                tns (count =  1): (cpu=0:00:52.9 real=0:00:52.9)
[12/06 16:21:13   4443s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=  0:01:36 real=  0:01:37)
[12/06 16:21:13   4443s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/06 16:21:13   4443s] Info: Destroy the CCOpt slew target map.
[12/06 16:21:13   4443s] clean pInstBBox. size 0
[12/06 16:21:13   4443s] Removing temporary dont_use automatically set for cells with technology sites with no row.
[12/06 16:21:13   4443s] Set place::cacheFPlanSiteMark to 0
[12/06 16:21:13   4443s] All LLGs are deleted
[12/06 16:21:13   4443s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 16:21:13   4443s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 16:21:13   4443s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3878.0M, EPOCH TIME: 1733520073.811706
[12/06 16:21:13   4443s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3847.6M, EPOCH TIME: 1733520073.812197
[12/06 16:21:13   4443s] Info: pop threads available for lower-level modules during optimization.
[12/06 16:21:13   4443s] 
[12/06 16:21:13   4443s] *** Summary of all messages that are not suppressed in this session:
[12/06 16:21:13   4443s] Severity  ID               Count  Summary                                  
[12/06 16:21:13   4443s] WARNING   IMPEXT-3530          5  The process node is not set. Use the com...
[12/06 16:21:13   4443s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[12/06 16:21:13   4443s] WARNING   IMPOPT-576           1  %d nets have unplaced terms.             
[12/06 16:21:13   4443s] WARNING   IMPOPT-665          36  %s : Net has unplaced terms or is connec...
[12/06 16:21:13   4443s] WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
[12/06 16:21:13   4443s] WARNING   IMPCCOPT-1127        2  The skew group %s has been identified as...
[12/06 16:21:13   4443s] ERROR     IMPCCOPT-2215        1  The route/traversal graph for net '%s' i...
[12/06 16:21:13   4443s] WARNING   IMPCCOPT-2231        2  CCOpt data structures have been affected...
[12/06 16:21:13   4443s] WARNING   IMPCCOPT-2245        1  Cannot perform post-route optimization o...
[12/06 16:21:13   4443s] WARNING   IMPCCOPT-2030        1  Found placement violations. Run checkPla...
[12/06 16:21:13   4443s] WARNING   IMPCCOPT-1007      100  Did not meet the max transition constrai...
[12/06 16:21:13   4443s] WARNING   IMPCCOPT-1023        1  Did not meet the skew target of %s       
[12/06 16:21:13   4443s] WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
[12/06 16:21:13   4443s] *** Message Summary: 153 warning(s), 1 error(s)
[12/06 16:21:13   4443s] 
[12/06 16:21:13   4443s] *** ccopt_design #1 [finish] : cpu/real = 0:52:08.6/0:52:16.0 (1.0), totSession cpu/real = 1:14:03.5/1:14:18.9 (1.0), mem = 3847.6M
[12/06 16:21:13   4443s] 
[12/06 16:21:13   4443s] =============================================================================================
[12/06 16:21:13   4443s]  Final TAT Report : ccopt_design #1                                             21.17-s075_1
[12/06 16:21:13   4443s] =============================================================================================
[12/06 16:21:13   4443s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/06 16:21:13   4443s] ---------------------------------------------------------------------------------------------
[12/06 16:21:13   4443s] [ InitOpt                ]      1   0:00:19.5  (   0.6 % )     0:01:41.3 /  0:01:41.7    1.0
[12/06 16:21:13   4443s] [ WnsOpt                 ]      1   0:01:51.4  (   3.6 % )     0:05:50.9 /  0:05:48.5    1.0
[12/06 16:21:13   4443s] [ TnsOpt                 ]      1   0:00:21.3  (   0.7 % )     0:00:52.6 /  0:00:52.5    1.0
[12/06 16:21:13   4443s] [ GlobalOpt              ]      1   0:10:34.8  (  20.2 % )     0:10:34.8 /  0:10:33.5    1.0
[12/06 16:21:13   4443s] [ DrvOpt                 ]      4   0:11:46.2  (  22.5 % )     0:12:19.9 /  0:12:18.5    1.0
[12/06 16:21:13   4443s] [ SimplifyNetlist        ]      1   0:00:04.6  (   0.1 % )     0:00:04.6 /  0:00:04.6    1.0
[12/06 16:21:13   4443s] [ SkewClock              ]      2   0:00:51.6  (   1.6 % )     0:01:49.0 /  0:01:48.0    1.0
[12/06 16:21:13   4443s] [ AreaOpt                ]      2   0:03:31.6  (   6.7 % )     0:03:39.5 /  0:03:39.0    1.0
[12/06 16:21:13   4443s] [ ViewPruning            ]      8   0:00:12.4  (   0.4 % )     0:00:30.3 /  0:00:30.3    1.0
[12/06 16:21:13   4443s] [ OptSummaryReport       ]      3   0:00:04.2  (   0.1 % )     0:01:39.4 /  0:01:38.3    1.0
[12/06 16:21:13   4443s] [ DrvReport              ]      3   0:00:12.0  (   0.4 % )     0:00:12.0 /  0:00:10.5    0.9
[12/06 16:21:13   4443s] [ CongRefineRouteType    ]      2   0:00:03.9  (   0.1 % )     0:00:03.9 /  0:00:03.9    1.0
[12/06 16:21:13   4443s] [ SlackTraversorInit     ]      4   0:00:06.0  (   0.2 % )     0:00:06.0 /  0:00:06.0    1.0
[12/06 16:21:13   4443s] [ PowerInterfaceInit     ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/06 16:21:13   4443s] [ PlacerInterfaceInit    ]      2   0:00:02.0  (   0.1 % )     0:00:02.0 /  0:00:02.1    1.0
[12/06 16:21:13   4443s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/06 16:21:13   4443s] [ ReportCapViolation     ]      2   0:00:01.8  (   0.1 % )     0:00:01.8 /  0:00:01.8    1.0
[12/06 16:21:13   4443s] [ IncrReplace            ]      1   0:00:09.7  (   0.3 % )     0:00:09.7 /  0:00:09.6    1.0
[12/06 16:21:13   4443s] [ RefinePlace            ]     10   0:03:28.3  (   6.6 % )     0:03:35.6 /  0:03:34.2    1.0
[12/06 16:21:13   4443s] [ CTS                    ]      1   0:11:17.3  (  21.6 % )     0:12:35.7 /  0:12:35.1    1.0
[12/06 16:21:13   4443s] [ EarlyGlobalRoute       ]      7   0:00:47.9  (   1.5 % )     0:00:47.9 /  0:00:47.9    1.0
[12/06 16:21:13   4443s] [ ExtractRC              ]      5   0:00:07.2  (   0.2 % )     0:00:07.2 /  0:00:07.2    1.0
[12/06 16:21:13   4443s] [ TimingUpdate           ]     42   0:01:03.7  (   2.0 % )     0:02:37.4 /  0:02:37.9    1.0
[12/06 16:21:13   4443s] [ FullDelayCalc          ]      5   0:02:56.8  (   5.6 % )     0:02:56.8 /  0:02:57.9    1.0
[12/06 16:21:13   4443s] [ TimingReport           ]      3   0:00:06.4  (   0.2 % )     0:00:06.4 /  0:00:06.3    1.0
[12/06 16:21:13   4443s] [ GenerateReports        ]      1   0:00:00.6  (   0.0 % )     0:00:00.6 /  0:00:00.6    1.0
[12/06 16:21:13   4443s] [ QThreadWait            ]      1   0:00:57.5  (   1.8 % )     0:00:57.5 /  0:00:56.5      *
[12/06 16:21:13   4443s] [ MISC                   ]          0:01:17.5  (   2.5 % )     0:01:17.5 /  0:01:17.4    1.0
[12/06 16:21:13   4443s] ---------------------------------------------------------------------------------------------
[12/06 16:21:13   4443s]  ccopt_design #1 TOTAL              0:52:16.0  ( 100.0 % )     0:52:16.0 /  0:52:08.6    1.0
[12/06 16:21:13   4443s] ---------------------------------------------------------------------------------------------
[12/06 16:21:13   4443s] 
[12/06 16:21:13   4443s] #% End ccopt_design (date=12/06 16:21:13, total cpu=0:52:09, real=0:52:16, peak res=4105.1M, current mem=3437.6M)
[12/06 16:21:13   4443s] <CMD> routeDesign
[12/06 16:21:13   4443s] #% Begin routeDesign (date=12/06 16:21:13, mem=3437.6M)
[12/06 16:21:13   4443s] ### Time Record (routeDesign) is installed.
[12/06 16:21:13   4443s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3437.64 (MB), peak = 4105.07 (MB)
[12/06 16:21:13   4443s] AAE_INFO: Pre Route call back at the beginning of routeDesign
[12/06 16:21:13   4443s] #**INFO: setDesignMode -flowEffort standard
[12/06 16:21:13   4443s] #**INFO: setDesignMode -powerEffort none
[12/06 16:21:13   4443s] **INFO: User settings:
[12/06 16:21:13   4443s] setNanoRouteMode -extractThirdPartyCompatible  false
[12/06 16:21:13   4443s] setNanoRouteMode -grouteExpTdStdDelay          13.6
[12/06 16:21:13   4443s] setExtractRCMode -engine                       preRoute
[12/06 16:21:13   4443s] setDelayCalMode -enable_high_fanout            true
[12/06 16:21:13   4443s] setDelayCalMode -engine                        aae
[12/06 16:21:13   4443s] setDelayCalMode -ignoreNetLoad                 false
[12/06 16:21:13   4443s] setDelayCalMode -socv_accuracy_mode            low
[12/06 16:21:13   4443s] setSIMode -separate_delta_delay_on_data        true
[12/06 16:21:13   4443s] 
[12/06 16:21:13   4443s] #rc_corner has no qx tech file defined
[12/06 16:21:13   4443s] #No active RC corner or QRC tech file is missing.
[12/06 16:21:13   4443s] #**INFO: multi-cut via swapping will be performed after routing.
[12/06 16:21:13   4443s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[12/06 16:21:13   4443s] OPERPROF: Starting checkPlace at level 1, MEM:3768.6M, EPOCH TIME: 1733520073.892242
[12/06 16:21:13   4443s] Processing tracks to init pin-track alignment.
[12/06 16:21:13   4443s] z: 2, totalTracks: 1
[12/06 16:21:13   4443s] z: 4, totalTracks: 1
[12/06 16:21:13   4443s] z: 6, totalTracks: 1
[12/06 16:21:13   4443s] z: 8, totalTracks: 1
[12/06 16:21:13   4443s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[12/06 16:21:13   4443s] All LLGs are deleted
[12/06 16:21:13   4443s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 16:21:13   4443s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 16:21:13   4443s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3768.6M, EPOCH TIME: 1733520073.955731
[12/06 16:21:13   4443s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3768.6M, EPOCH TIME: 1733520073.956201
[12/06 16:21:13   4443s] # Building torus_credit_D_W32 llgBox search-tree.
[12/06 16:21:13   4443s] # Floorplan has 32 instGroups (with no HInst) out of 80 Groups
[12/06 16:21:13   4443s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3768.6M, EPOCH TIME: 1733520073.959728
[12/06 16:21:13   4443s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 16:21:13   4443s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 16:21:13   4443s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3768.6M, EPOCH TIME: 1733520073.962929
[12/06 16:21:13   4443s] Max number of tech site patterns supported in site array is 256.
[12/06 16:21:13   4443s] Core basic site is core
[12/06 16:21:13   4443s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3768.6M, EPOCH TIME: 1733520073.968134
[12/06 16:21:14   4443s] After signature check, allow fast init is false, keep pre-filter is true.
[12/06 16:21:14   4443s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[12/06 16:21:14   4443s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.174, REAL:0.175, MEM:3768.6M, EPOCH TIME: 1733520074.142654
[12/06 16:21:14   4443s] SiteArray: non-trimmed site array dimensions = 831 x 7480
[12/06 16:21:14   4443s] SiteArray: use 31,911,936 bytes
[12/06 16:21:14   4443s] SiteArray: current memory after site array memory allocation 3799.0M
[12/06 16:21:14   4443s] SiteArray: FP blocked sites are writable
[12/06 16:21:14   4443s] SiteArray: number of non floorplan blocked sites for llg default is 6215880
[12/06 16:21:14   4443s] Atter site array init, number of instance map data is 0.
[12/06 16:21:14   4443s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.301, REAL:0.302, MEM:3799.0M, EPOCH TIME: 1733520074.264594
[12/06 16:21:14   4443s] 
[12/06 16:21:14   4443s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/06 16:21:14   4443s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.333, REAL:0.334, MEM:3799.0M, EPOCH TIME: 1733520074.293612
[12/06 16:21:14   4443s] Begin checking placement ... (start mem=3768.6M, init mem=3799.0M)
[12/06 16:21:14   4443s] Begin checking exclusive groups violation ...
[12/06 16:21:14   4443s] There are 0 groups to check, max #box is 0, total #box is 0
[12/06 16:21:14   4443s] Finished checking exclusive groups violations. Found 0 Vio.
[12/06 16:21:14   4444s] 
[12/06 16:21:14   4444s] Running CheckPlace using 1 thread in normal mode...
[12/06 16:21:15   4444s] 
[12/06 16:21:15   4444s] ...checkPlace normal is done!
[12/06 16:21:15   4444s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:3799.0M, EPOCH TIME: 1733520075.239224
[12/06 16:21:15   4444s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.060, REAL:0.060, MEM:3799.0M, EPOCH TIME: 1733520075.298928
[12/06 16:21:15   4444s] *info: Placed = 118422         (Fixed = 1975)
[12/06 16:21:15   4444s] *info: Unplaced = 0           
[12/06 16:21:15   4445s] Placement Density:33.26%(744220/2237717)
[12/06 16:21:15   4445s] Placement Density (including fixed std cells):33.26%(744220/2237717)
[12/06 16:21:15   4445s] All LLGs are deleted
[12/06 16:21:15   4445s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:121626).
[12/06 16:21:15   4445s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 16:21:15   4445s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3799.0M, EPOCH TIME: 1733520075.375900
[12/06 16:21:15   4445s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:3799.0M, EPOCH TIME: 1733520075.376418
[12/06 16:21:15   4445s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 16:21:15   4445s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 16:21:15   4445s] Finished checkPlace (total: cpu=0:00:01.5, real=0:00:02.0; vio checks: cpu=0:00:01.0, real=0:00:01.0; mem=3799.0M)
[12/06 16:21:15   4445s] OPERPROF: Finished checkPlace at level 1, CPU:1.493, REAL:1.497, MEM:3799.0M, EPOCH TIME: 1733520075.389435
[12/06 16:21:15   4445s] 
[12/06 16:21:15   4445s] changeUseClockNetStatus Option :  -noFixedNetWires 
[12/06 16:21:15   4445s] *** Changed status on (1999) nets in Clock.
[12/06 16:21:15   4445s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=3799.0M) ***
[12/06 16:21:15   4445s] #Start route 2092 clock and analog nets...
[12/06 16:21:15   4445s] % Begin globalDetailRoute (date=12/06 16:21:15, mem=3454.8M)
[12/06 16:21:15   4445s] 
[12/06 16:21:15   4445s] globalDetailRoute
[12/06 16:21:15   4445s] 
[12/06 16:21:15   4445s] #Start globalDetailRoute on Fri Dec  6 16:21:15 2024
[12/06 16:21:15   4445s] #
[12/06 16:21:15   4445s] ### Time Record (globalDetailRoute) is installed.
[12/06 16:21:15   4445s] ### Time Record (Pre Callback) is installed.
[12/06 16:21:15   4445s] ### Time Record (Pre Callback) is uninstalled.
[12/06 16:21:15   4445s] ### Time Record (DB Import) is installed.
[12/06 16:21:15   4445s] ### Time Record (Timing Data Generation) is installed.
[12/06 16:21:15   4445s] ### Time Record (Timing Data Generation) is uninstalled.
[12/06 16:21:15   4445s] 
[12/06 16:21:15   4445s] Trim Metal Layers:
[12/06 16:21:15   4445s] LayerId::1 widthSet size::4
[12/06 16:21:15   4445s] LayerId::2 widthSet size::4
[12/06 16:21:15   4445s] LayerId::3 widthSet size::4
[12/06 16:21:15   4445s] LayerId::4 widthSet size::4
[12/06 16:21:15   4445s] LayerId::5 widthSet size::4
[12/06 16:21:15   4445s] LayerId::6 widthSet size::4
[12/06 16:21:15   4445s] LayerId::7 widthSet size::4
[12/06 16:21:15   4445s] LayerId::8 widthSet size::4
[12/06 16:21:15   4445s] LayerId::9 widthSet size::4
[12/06 16:21:15   4445s] LayerId::10 widthSet size::2
[12/06 16:21:15   4445s] Skipped RC grid update for preRoute extraction.
[12/06 16:21:15   4445s] eee: pegSigSF::1.070000
[12/06 16:21:15   4445s] Initializing multi-corner capacitance tables ... 
[12/06 16:21:15   4445s] Initializing multi-corner resistance tables ...
[12/06 16:21:16   4445s] eee: l::1 avDens::0.110248 usedTrk::70012.114458 availTrk::635040.000000 sigTrk::70012.114458
[12/06 16:21:16   4445s] eee: l::2 avDens::0.160951 usedTrk::48975.864700 availTrk::304290.000000 sigTrk::48975.864700
[12/06 16:21:16   4445s] eee: l::3 avDens::0.187014 usedTrk::68789.393607 availTrk::367830.000000 sigTrk::68789.393607
[12/06 16:21:16   4445s] eee: l::4 avDens::0.134664 usedTrk::39316.547218 availTrk::291960.000000 sigTrk::39316.547218
[12/06 16:21:16   4445s] eee: l::5 avDens::0.022390 usedTrk::14218.500011 availTrk::635040.000000 sigTrk::14218.500011
[12/06 16:21:16   4445s] eee: l::6 avDens::0.024894 usedTrk::15808.567506 availTrk::635040.000000 sigTrk::15808.567506
[12/06 16:21:16   4445s] eee: l::7 avDens::0.129536 usedTrk::48812.977774 availTrk::376830.000000 sigTrk::48812.977774
[12/06 16:21:16   4445s] eee: l::8 avDens::0.278260 usedTrk::22539.020305 availTrk::81000.000000 sigTrk::22539.020305
[12/06 16:21:16   4445s] eee: l::9 avDens::0.090586 usedTrk::1597.938887 availTrk::17640.000000 sigTrk::1597.938887
[12/06 16:21:16   4445s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/06 16:21:16   4445s] {RT rc_corner 0 10 10 {8 0} {9 0} 2}
[12/06 16:21:16   4445s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.318931 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.876100 pMod=80 wcR=0.693800 newSi=0.003200 wHLS=1.912000 siPrev=0 viaL=0.000000 crit=0.118333 shortMod=0.591666 fMod=0.029583 
[12/06 16:21:16   4446s] #WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
[12/06 16:21:17   4447s] ### Net info: total nets: 121184
[12/06 16:21:17   4447s] ### Net info: dirty nets: 1394
[12/06 16:21:17   4447s] ### Net info: marked as disconnected nets: 0
[12/06 16:21:18   4448s] #num needed restored net=119092
[12/06 16:21:18   4448s] #need_extraction net=0 (total=121184)
[12/06 16:21:18   4448s] ### Net info: fully routed nets: 1999
[12/06 16:21:18   4448s] ### Net info: trivial (< 2 pins) nets: 1392
[12/06 16:21:18   4448s] ### Net info: unrouted nets: 117793
[12/06 16:21:18   4448s] ### Net info: re-extraction nets: 0
[12/06 16:21:18   4448s] ### Net info: ignored nets: 0
[12/06 16:21:18   4448s] ### Net info: skip routing nets: 119092
[12/06 16:21:18   4448s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[35].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/06 16:21:18   4448s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[34].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/06 16:21:18   4448s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[33].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/06 16:21:18   4448s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[32].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/06 16:21:18   4448s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[31].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/06 16:21:18   4448s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[30].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/06 16:21:18   4448s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[29].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/06 16:21:18   4448s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[28].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/06 16:21:18   4448s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[27].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/06 16:21:18   4448s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[26].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/06 16:21:18   4448s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[25].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/06 16:21:18   4448s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[24].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/06 16:21:18   4448s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[23].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/06 16:21:18   4448s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[22].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/06 16:21:18   4448s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[21].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/06 16:21:18   4448s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[20].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/06 16:21:18   4448s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[19].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/06 16:21:18   4448s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[18].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/06 16:21:18   4448s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[17].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/06 16:21:18   4448s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[16].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/06 16:21:18   4448s] #WARNING (EMS-27) Message (NRDB-629) has exceeded the current message display limit of 20.
[12/06 16:21:18   4448s] #To increase the message display limit, refer to the product command reference manual.
[12/06 16:21:19   4449s] ### import design signature (14): route=1928889043 fixed_route=2019111933 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1116748143 dirty_area=0 del_dirty_area=0 cell=1370622106 placement=1415662325 pin_access=1830947917 inst_pattern=1 via=1358398383 routing_via=1758926022
[12/06 16:21:19   4449s] ### Time Record (DB Import) is uninstalled.
[12/06 16:21:19   4449s] #NanoRoute Version 21.17-s075_1 NR230308-2354/21_17-UB
[12/06 16:21:19   4449s] #RTESIG:78da9592414bc33014c73def533cb21d2a6c33efa549daabb0abca50af23dab42b742934
[12/06 16:21:19   4449s] #       e9c16f6f441026b5b1b9be1fbfff3fc95b6f5e0f4760847bd43bcfb53c213c1c4970c18b
[12/06 16:21:19   4449s] #       1d0999df119ee2e8e59eadd69bc7a7675d406d3a6f217bebfb6e0bd5873397f61d2a5b9b
[12/06 16:21:19   4449s] #       b10be06d08ad6b6ebf69122548c85a176c63872d8cde0ebf10c1f912a328348461fca127
[12/06 16:21:19   4449s] #       8cb922e0f3a1654e4b4291235ef3134e44a1aeaa259c287119bec81eff2fdd586a0928f6
[12/06 16:21:19   4449s] #       8a7f1dc8eaae37619a549c52cf8e0aff11a97499867429819ddbe6cc20f361889369ae88
[12/06 16:21:19   4449s] #       cbc07c30ae32431559ebc6cb5f6401ccf5cece5184c453b7a4a84a33a50236df3d32c945
[12/06 16:21:19   4449s] #       26e2737d6e3e0100e027ae
[12/06 16:21:19   4449s] #
[12/06 16:21:19   4449s] #Skip comparing routing design signature in db-snapshot flow
[12/06 16:21:19   4449s] ### Time Record (Data Preparation) is installed.
[12/06 16:21:19   4449s] #RTESIG:78da9592c14ac43010863dfb1443760f1576d7cca4499aabe0556551af4bd6a6dd423785
[12/06 16:21:19   4449s] #       263df8f6560561a53636d7f9f8bf9fc9acd6aff77b60843bd4dbc0b53c203cec4970c18b
[12/06 16:21:19   4449s] #       2d0999df121ec6d1cb1dbb5ead1f9f9e7501956d8383ecd875ed06ca776fcfcd1b94aeb2
[12/06 16:21:19   4449s] #       431b21b8181b5fdf7cd3240c48c81a1f5dedfa0d0cc1f5bf10c1f99244516888fdf0434f
[12/06 16:21:19   4449s] #       24e68a80cf4b4d4e4ba4c8112ff9894c44a12eaa253251e2327c51faf87fe9c6524b40b1
[12/06 16:21:19   4449s] #       53fcf34156b59d8dd3a4e2945a3b2afc8752699386b491c04e4d7d629085d88f9369ae18
[12/06 16:21:19   4449s] #       8f8185687d69fb72649d1fce7f910530df79374b1941c0bedacd8b0989a7d641a333cd18
[12/06 16:21:19   4449s] #       052ce532c98b27e2737dae3e006a173461
[12/06 16:21:19   4449s] #
[12/06 16:21:19   4449s] ### Time Record (Data Preparation) is uninstalled.
[12/06 16:21:19   4449s] ### Time Record (Global Routing) is installed.
[12/06 16:21:19   4449s] ### Time Record (Global Routing) is uninstalled.
[12/06 16:21:19   4449s] #Total number of trivial nets (e.g. < 2 pins) = 1392 (skipped).
[12/06 16:21:19   4449s] #Total number of nets with skipped attribute = 117700 (skipped).
[12/06 16:21:19   4449s] #Total number of routable nets = 2092.
[12/06 16:21:19   4449s] #Total number of nets in the design = 121184.
[12/06 16:21:19   4449s] #1805 routable nets do not have any wires.
[12/06 16:21:19   4449s] #287 routable nets have routed wires.
[12/06 16:21:19   4449s] #117700 skipped nets have only detail routed wires.
[12/06 16:21:19   4449s] #1805 nets will be global routed.
[12/06 16:21:19   4449s] #1805 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[12/06 16:21:19   4449s] #287 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[12/06 16:21:19   4449s] ### Time Record (Data Preparation) is installed.
[12/06 16:21:19   4449s] #Start routing data preparation on Fri Dec  6 16:21:19 2024
[12/06 16:21:19   4449s] #
[12/06 16:21:20   4449s] #Minimum voltage of a net in the design = 0.000.
[12/06 16:21:20   4449s] #Maximum voltage of a net in the design = 1.100.
[12/06 16:21:20   4449s] #Voltage range [0.000 - 1.100] has 121182 nets.
[12/06 16:21:20   4449s] #Voltage range [0.900 - 1.100] has 1 net.
[12/06 16:21:20   4449s] #Voltage range [0.000 - 0.000] has 1 net.
[12/06 16:21:20   4450s] #Build and mark too close pins for the same net.
[12/06 16:21:20   4450s] ### Time Record (Cell Pin Access) is installed.
[12/06 16:21:20   4450s] #Rebuild pin access data for design.
[12/06 16:21:20   4450s] #Initial pin access analysis.
[12/06 16:21:32   4462s] #Detail pin access analysis.
[12/06 16:21:32   4462s] ### Time Record (Cell Pin Access) is uninstalled.
[12/06 16:21:34   4463s] # M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
[12/06 16:21:34   4463s] # M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/06 16:21:34   4463s] # M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/06 16:21:34   4463s] # M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/06 16:21:34   4463s] # M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/06 16:21:34   4463s] # M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/06 16:21:34   4463s] # M7           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/06 16:21:34   4463s] # M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[12/06 16:21:34   4463s] # M9           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[12/06 16:21:34   4463s] # AP           V   Track-Pitch = 6.50000    Line-2-Via Pitch = 6.50000
[12/06 16:21:34   4463s] #Bottom routing layer index=1(M1), bottom routing layer for shielding=1(M1), bottom shield layer=1(M1)
[12/06 16:21:34   4463s] #shield_bottom_stripe_layer=1(M1), shield_top_stripe_layer=10(AP)
[12/06 16:21:34   4463s] #pin_access_rlayer=2(M2)
[12/06 16:21:34   4463s] #shield_top_dpt_rlayer=-1 top_rlayer=10 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[12/06 16:21:34   4463s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[12/06 16:21:35   4464s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3468.82 (MB), peak = 4105.07 (MB)
[12/06 16:21:35   4465s] #Regenerating Ggrids automatically.
[12/06 16:21:35   4465s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
[12/06 16:21:35   4465s] #Using automatically generated G-grids.
[12/06 16:21:36   4466s] #Done routing data preparation.
[12/06 16:21:36   4466s] #cpu time = 00:00:17, elapsed time = 00:00:17, memory = 3473.46 (MB), peak = 4105.07 (MB)
[12/06 16:21:36   4466s] #
[12/06 16:21:36   4466s] #Finished routing data preparation on Fri Dec  6 16:21:36 2024
[12/06 16:21:36   4466s] #
[12/06 16:21:36   4466s] #Cpu time = 00:00:17
[12/06 16:21:36   4466s] #Elapsed time = 00:00:17
[12/06 16:21:36   4466s] #Increased memory = 12.12 (MB)
[12/06 16:21:36   4466s] #Total memory = 3473.46 (MB)
[12/06 16:21:36   4466s] #Peak memory = 4105.07 (MB)
[12/06 16:21:36   4466s] #
[12/06 16:21:36   4466s] ### Time Record (Data Preparation) is uninstalled.
[12/06 16:21:36   4466s] ### Time Record (Global Routing) is installed.
[12/06 16:21:36   4466s] #
[12/06 16:21:36   4466s] #Start global routing on Fri Dec  6 16:21:36 2024
[12/06 16:21:36   4466s] #
[12/06 16:21:36   4466s] #
[12/06 16:21:36   4466s] #Start global routing initialization on Fri Dec  6 16:21:36 2024
[12/06 16:21:36   4466s] #
[12/06 16:21:36   4466s] #Number of eco nets is 1712
[12/06 16:21:36   4466s] #
[12/06 16:21:36   4466s] #Start global routing data preparation on Fri Dec  6 16:21:36 2024
[12/06 16:21:36   4466s] #
[12/06 16:21:37   4466s] ### build_merged_routing_blockage_rect_list starts on Fri Dec  6 16:21:37 2024 with memory = 3477.55 (MB), peak = 4105.07 (MB)
[12/06 16:21:37   4466s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:4.0 GB
[12/06 16:21:37   4466s] #Start routing resource analysis on Fri Dec  6 16:21:37 2024
[12/06 16:21:37   4466s] #
[12/06 16:21:37   4466s] ### init_is_bin_blocked starts on Fri Dec  6 16:21:37 2024 with memory = 3477.55 (MB), peak = 4105.07 (MB)
[12/06 16:21:37   4466s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:4.0 GB
[12/06 16:21:37   4466s] ### PDHT_Row_Thread::compute_flow_cap starts on Fri Dec  6 16:21:37 2024 with memory = 3510.83 (MB), peak = 4105.07 (MB)
[12/06 16:21:39   4469s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:03, real:00:00:03, mem:3.4 GB, peak:4.0 GB
[12/06 16:21:39   4469s] ### adjust_flow_cap starts on Fri Dec  6 16:21:39 2024 with memory = 3530.68 (MB), peak = 4105.07 (MB)
[12/06 16:21:39   4469s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:4.0 GB
[12/06 16:21:39   4469s] ### adjust_flow_per_partial_route_obs starts on Fri Dec  6 16:21:39 2024 with memory = 3530.68 (MB), peak = 4105.07 (MB)
[12/06 16:21:39   4469s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:4.0 GB
[12/06 16:21:39   4469s] ### set_via_blocked starts on Fri Dec  6 16:21:39 2024 with memory = 3530.68 (MB), peak = 4105.07 (MB)
[12/06 16:21:39   4469s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:4.0 GB
[12/06 16:21:39   4469s] ### copy_flow starts on Fri Dec  6 16:21:39 2024 with memory = 3530.68 (MB), peak = 4105.07 (MB)
[12/06 16:21:39   4469s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:4.0 GB
[12/06 16:21:39   4469s] #Routing resource analysis is done on Fri Dec  6 16:21:39 2024
[12/06 16:21:39   4469s] #
[12/06 16:21:39   4469s] ### report_flow_cap starts on Fri Dec  6 16:21:39 2024 with memory = 3530.68 (MB), peak = 4105.07 (MB)
[12/06 16:21:39   4469s] #  Resource Analysis:
[12/06 16:21:39   4469s] #
[12/06 16:21:39   4469s] #               Routing  #Avail      #Track     #Total     %Gcell
[12/06 16:21:39   4469s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[12/06 16:21:39   4469s] #  --------------------------------------------------------------
[12/06 16:21:39   4469s] #  M1             H        3129        4370      250000    34.66%
[12/06 16:21:39   4469s] #  M2             V        5350        2150      250000     0.33%
[12/06 16:21:39   4469s] #  M3             H        5999        1500      250000     0.00%
[12/06 16:21:39   4469s] #  M4             V        5404        2096      250000     0.00%
[12/06 16:21:39   4469s] #  M5             H        1514        5985      250000    79.68%
[12/06 16:21:39   4469s] #  M6             V        1514        5986      250000    79.68%
[12/06 16:21:39   4469s] #  M7             H        7498           1      250000     0.00%
[12/06 16:21:39   4469s] #  M8             V        1874           1      250000     0.00%
[12/06 16:21:39   4469s] #  M9             H        1875           0      250000     0.00%
[12/06 16:21:39   4469s] #  AP             V         230           0      250000    54.00%
[12/06 16:21:39   4469s] #  --------------------------------------------------------------
[12/06 16:21:39   4469s] #  Total                  34388      29.45%     2500000    24.83%
[12/06 16:21:39   4469s] #
[12/06 16:21:39   4469s] #  2092 nets (1.73%) with 1 preferred extra spacing.
[12/06 16:21:39   4469s] #
[12/06 16:21:39   4469s] #
[12/06 16:21:39   4469s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:4.0 GB
[12/06 16:21:39   4469s] ### analyze_m2_tracks starts on Fri Dec  6 16:21:39 2024 with memory = 3530.68 (MB), peak = 4105.07 (MB)
[12/06 16:21:39   4469s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:4.0 GB
[12/06 16:21:39   4469s] ### report_initial_resource starts on Fri Dec  6 16:21:39 2024 with memory = 3530.68 (MB), peak = 4105.07 (MB)
[12/06 16:21:39   4469s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:4.0 GB
[12/06 16:21:39   4469s] ### mark_pg_pins_accessibility starts on Fri Dec  6 16:21:39 2024 with memory = 3530.93 (MB), peak = 4105.07 (MB)
[12/06 16:21:40   4469s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:4.0 GB
[12/06 16:21:40   4469s] ### set_net_region starts on Fri Dec  6 16:21:40 2024 with memory = 3530.93 (MB), peak = 4105.07 (MB)
[12/06 16:21:40   4469s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:4.0 GB
[12/06 16:21:40   4469s] #
[12/06 16:21:40   4469s] #Global routing data preparation is done on Fri Dec  6 16:21:40 2024
[12/06 16:21:40   4469s] #
[12/06 16:21:40   4469s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 3530.93 (MB), peak = 4105.07 (MB)
[12/06 16:21:40   4469s] #
[12/06 16:21:40   4469s] ### prepare_level starts on Fri Dec  6 16:21:40 2024 with memory = 3530.93 (MB), peak = 4105.07 (MB)
[12/06 16:21:40   4469s] ### init level 1 starts on Fri Dec  6 16:21:40 2024 with memory = 3530.93 (MB), peak = 4105.07 (MB)
[12/06 16:21:40   4469s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:4.0 GB
[12/06 16:21:40   4469s] ### Level 1 hgrid = 500 X 500
[12/06 16:21:40   4469s] ### init level 2 starts on Fri Dec  6 16:21:40 2024 with memory = 3530.93 (MB), peak = 4105.07 (MB)
[12/06 16:21:40   4469s] ### init level 2 cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.0 GB
[12/06 16:21:40   4469s] ### Level 2 hgrid = 125 X 125
[12/06 16:21:40   4469s] ### prepare_level_flow starts on Fri Dec  6 16:21:40 2024 with memory = 3537.13 (MB), peak = 4105.07 (MB)
[12/06 16:21:40   4469s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.0 GB
[12/06 16:21:40   4469s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.0 GB
[12/06 16:21:40   4469s] #
[12/06 16:21:40   4469s] #Global routing initialization is done on Fri Dec  6 16:21:40 2024
[12/06 16:21:40   4469s] #
[12/06 16:21:40   4469s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 3537.13 (MB), peak = 4105.07 (MB)
[12/06 16:21:40   4469s] #
[12/06 16:21:40   4469s] #start global routing iteration 1...
[12/06 16:21:40   4470s] ### init_flow_edge starts on Fri Dec  6 16:21:40 2024 with memory = 3537.13 (MB), peak = 4105.07 (MB)
[12/06 16:21:40   4470s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.0 GB
[12/06 16:21:40   4470s] ### Uniform Hboxes (7x7)
[12/06 16:21:40   4470s] ### routing at level 1 iter 0 for 0 hboxes
[12/06 16:21:44   4474s] ### measure_qor starts on Fri Dec  6 16:21:44 2024 with memory = 3590.43 (MB), peak = 4105.07 (MB)
[12/06 16:21:44   4474s] ### measure_congestion starts on Fri Dec  6 16:21:44 2024 with memory = 3590.43 (MB), peak = 4105.07 (MB)
[12/06 16:21:44   4474s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.0 GB
[12/06 16:21:44   4474s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.0 GB
[12/06 16:21:44   4474s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 3573.77 (MB), peak = 4105.07 (MB)
[12/06 16:21:44   4474s] #
[12/06 16:21:44   4474s] #start global routing iteration 2...
[12/06 16:21:44   4474s] ### init_flow_edge starts on Fri Dec  6 16:21:44 2024 with memory = 3573.77 (MB), peak = 4105.07 (MB)
[12/06 16:21:44   4474s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.0 GB
[12/06 16:21:44   4474s] ### routing at level 2 (topmost level) iter 0
[12/06 16:21:45   4475s] ### measure_qor starts on Fri Dec  6 16:21:45 2024 with memory = 3573.79 (MB), peak = 4105.07 (MB)
[12/06 16:21:45   4475s] ### measure_congestion starts on Fri Dec  6 16:21:45 2024 with memory = 3573.79 (MB), peak = 4105.07 (MB)
[12/06 16:21:45   4475s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.0 GB
[12/06 16:21:45   4475s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.0 GB
[12/06 16:21:45   4475s] ### routing at level 2 (topmost level) iter 1
[12/06 16:21:45   4475s] ### measure_qor starts on Fri Dec  6 16:21:45 2024 with memory = 3573.79 (MB), peak = 4105.07 (MB)
[12/06 16:21:45   4475s] ### measure_congestion starts on Fri Dec  6 16:21:45 2024 with memory = 3573.79 (MB), peak = 4105.07 (MB)
[12/06 16:21:45   4475s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.0 GB
[12/06 16:21:45   4475s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.0 GB
[12/06 16:21:45   4475s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3573.79 (MB), peak = 4105.07 (MB)
[12/06 16:21:45   4475s] #
[12/06 16:21:45   4475s] #start global routing iteration 3...
[12/06 16:21:45   4475s] ### Uniform Hboxes (7x7)
[12/06 16:21:45   4475s] ### routing at level 1 iter 0 for 0 hboxes
[12/06 16:21:47   4476s] ### measure_qor starts on Fri Dec  6 16:21:47 2024 with memory = 3585.08 (MB), peak = 4105.07 (MB)
[12/06 16:21:47   4476s] ### measure_congestion starts on Fri Dec  6 16:21:47 2024 with memory = 3585.08 (MB), peak = 4105.07 (MB)
[12/06 16:21:47   4476s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.0 GB
[12/06 16:21:47   4476s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.0 GB
[12/06 16:21:47   4476s] ### measure_congestion starts on Fri Dec  6 16:21:47 2024 with memory = 3572.72 (MB), peak = 4105.07 (MB)
[12/06 16:21:47   4476s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.0 GB
[12/06 16:21:47   4477s] ### Uniform Hboxes (7x7)
[12/06 16:21:47   4477s] ### routing at level 1 iter 1 for 0 hboxes
[12/06 16:21:47   4477s] ### measure_qor starts on Fri Dec  6 16:21:47 2024 with memory = 3572.72 (MB), peak = 4105.07 (MB)
[12/06 16:21:47   4477s] ### measure_congestion starts on Fri Dec  6 16:21:47 2024 with memory = 3572.72 (MB), peak = 4105.07 (MB)
[12/06 16:21:47   4477s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.0 GB
[12/06 16:21:47   4477s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.0 GB
[12/06 16:21:47   4477s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3572.72 (MB), peak = 4105.07 (MB)
[12/06 16:21:47   4477s] #
[12/06 16:21:47   4477s] ### route_end starts on Fri Dec  6 16:21:47 2024 with memory = 3572.72 (MB), peak = 4105.07 (MB)
[12/06 16:21:47   4477s] #
[12/06 16:21:47   4477s] #Total number of trivial nets (e.g. < 2 pins) = 1392 (skipped).
[12/06 16:21:47   4477s] #Total number of nets with skipped attribute = 117700 (skipped).
[12/06 16:21:47   4477s] #Total number of routable nets = 2092.
[12/06 16:21:47   4477s] #Total number of nets in the design = 121184.
[12/06 16:21:47   4477s] #
[12/06 16:21:47   4477s] #2092 routable nets have routed wires.
[12/06 16:21:47   4477s] #117700 skipped nets have only detail routed wires.
[12/06 16:21:47   4477s] #1805 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[12/06 16:21:47   4477s] #287 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[12/06 16:21:47   4477s] #
[12/06 16:21:47   4477s] #Routed net constraints summary:
[12/06 16:21:47   4477s] #------------------------------------------------
[12/06 16:21:47   4477s] #        Rules   Pref Extra Space   Unconstrained  
[12/06 16:21:47   4477s] #------------------------------------------------
[12/06 16:21:47   4477s] #      Default               1805               0  
[12/06 16:21:47   4477s] #------------------------------------------------
[12/06 16:21:47   4477s] #        Total               1805               0  
[12/06 16:21:47   4477s] #------------------------------------------------
[12/06 16:21:47   4477s] #
[12/06 16:21:47   4477s] #Routing constraints summary of the whole design:
[12/06 16:21:47   4477s] #-------------------------------------------------------------
[12/06 16:21:47   4477s] #        Rules   Pref Extra Space   Pref Layer   Unconstrained  
[12/06 16:21:47   4477s] #-------------------------------------------------------------
[12/06 16:21:47   4477s] #      Default               2092         1519          116181  
[12/06 16:21:47   4477s] #-------------------------------------------------------------
[12/06 16:21:47   4477s] #        Total               2092         1519          116181  
[12/06 16:21:47   4477s] #-------------------------------------------------------------
[12/06 16:21:47   4477s] #
[12/06 16:21:47   4477s] ### adjust_flow_per_partial_route_obs starts on Fri Dec  6 16:21:47 2024 with memory = 3572.72 (MB), peak = 4105.07 (MB)
[12/06 16:21:47   4477s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.0 GB
[12/06 16:21:47   4477s] ### cal_base_flow starts on Fri Dec  6 16:21:47 2024 with memory = 3572.72 (MB), peak = 4105.07 (MB)
[12/06 16:21:47   4477s] ### init_flow_edge starts on Fri Dec  6 16:21:47 2024 with memory = 3572.72 (MB), peak = 4105.07 (MB)
[12/06 16:21:47   4477s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.0 GB
[12/06 16:21:47   4477s] ### cal_flow starts on Fri Dec  6 16:21:47 2024 with memory = 3572.72 (MB), peak = 4105.07 (MB)
[12/06 16:21:47   4477s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.0 GB
[12/06 16:21:47   4477s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.0 GB
[12/06 16:21:47   4477s] ### report_overcon starts on Fri Dec  6 16:21:47 2024 with memory = 3572.72 (MB), peak = 4105.07 (MB)
[12/06 16:21:48   4477s] #
[12/06 16:21:48   4477s] #  Congestion Analysis: (blocked Gcells are excluded)
[12/06 16:21:48   4477s] #
[12/06 16:21:48   4477s] #                 OverCon          
[12/06 16:21:48   4477s] #                  #Gcell    %Gcell
[12/06 16:21:48   4477s] #     Layer           (1)   OverCon  Flow/Cap
[12/06 16:21:48   4477s] #  ----------------------------------------------
[12/06 16:21:48   4477s] #  M1            0(0.00%)   (0.00%)     0.39  
[12/06 16:21:48   4477s] #  M2            0(0.00%)   (0.00%)     0.29  
[12/06 16:21:48   4477s] #  M3            0(0.00%)   (0.00%)     0.21  
[12/06 16:21:48   4477s] #  M4            0(0.00%)   (0.00%)     0.28  
[12/06 16:21:48   4477s] #  M5            0(0.00%)   (0.00%)     0.80  
[12/06 16:21:48   4477s] #  M6            0(0.00%)   (0.00%)     0.80  
[12/06 16:21:48   4477s] #  M7            0(0.00%)   (0.00%)     0.00  
[12/06 16:21:48   4477s] #  M8            0(0.00%)   (0.00%)     0.00  
[12/06 16:21:48   4477s] #  M9            0(0.00%)   (0.00%)     0.00  
[12/06 16:21:48   4477s] #  AP            0(0.00%)   (0.00%)     0.00  
[12/06 16:21:48   4477s] #  ----------------------------------------------
[12/06 16:21:48   4477s] #     Total      0(0.00%)   (0.00%)
[12/06 16:21:48   4477s] #
[12/06 16:21:48   4477s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[12/06 16:21:48   4477s] #  Overflow after GR: 0.00% H + 0.00% V
[12/06 16:21:48   4477s] #
[12/06 16:21:48   4477s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.0 GB
[12/06 16:21:48   4477s] ### cal_base_flow starts on Fri Dec  6 16:21:48 2024 with memory = 3572.72 (MB), peak = 4105.07 (MB)
[12/06 16:21:48   4477s] ### init_flow_edge starts on Fri Dec  6 16:21:48 2024 with memory = 3572.72 (MB), peak = 4105.07 (MB)
[12/06 16:21:48   4477s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.0 GB
[12/06 16:21:48   4477s] ### cal_flow starts on Fri Dec  6 16:21:48 2024 with memory = 3572.72 (MB), peak = 4105.07 (MB)
[12/06 16:21:48   4477s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.0 GB
[12/06 16:21:48   4477s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.0 GB
[12/06 16:21:48   4477s] ### generate_cong_map_content starts on Fri Dec  6 16:21:48 2024 with memory = 3572.72 (MB), peak = 4105.07 (MB)
[12/06 16:21:48   4477s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.0 GB
[12/06 16:21:48   4477s] ### update starts on Fri Dec  6 16:21:48 2024 with memory = 3558.13 (MB), peak = 4105.07 (MB)
[12/06 16:21:48   4477s] #Complete Global Routing.
[12/06 16:21:48   4477s] #Total number of nets with non-default rule or having extra spacing = 2092
[12/06 16:21:48   4477s] #Total wire length = 277860 um.
[12/06 16:21:48   4477s] #Total half perimeter of net bounding box = 112678 um.
[12/06 16:21:48   4477s] #Total wire length on LAYER M1 = 39 um.
[12/06 16:21:48   4477s] #Total wire length on LAYER M2 = 21986 um.
[12/06 16:21:48   4477s] #Total wire length on LAYER M3 = 175781 um.
[12/06 16:21:48   4477s] #Total wire length on LAYER M4 = 79855 um.
[12/06 16:21:48   4477s] #Total wire length on LAYER M5 = 8 um.
[12/06 16:21:48   4477s] #Total wire length on LAYER M6 = 6 um.
[12/06 16:21:48   4477s] #Total wire length on LAYER M7 = 142 um.
[12/06 16:21:48   4477s] #Total wire length on LAYER M8 = 44 um.
[12/06 16:21:48   4477s] #Total wire length on LAYER M9 = 0 um.
[12/06 16:21:48   4477s] #Total wire length on LAYER AP = 0 um.
[12/06 16:21:48   4477s] #Total number of vias = 145148
[12/06 16:21:48   4477s] #Total number of multi-cut vias = 1485 (  1.0%)
[12/06 16:21:48   4477s] #Total number of single cut vias = 143663 ( 99.0%)
[12/06 16:21:48   4477s] #Up-Via Summary (total 145148):
[12/06 16:21:48   4477s] #                   single-cut          multi-cut      Total
[12/06 16:21:48   4477s] #-----------------------------------------------------------
[12/06 16:21:48   4477s] # M1             56202 ( 97.4%)      1478 (  2.6%)      57680
[12/06 16:21:48   4477s] # M2             55292 (100.0%)         0 (  0.0%)      55292
[12/06 16:21:48   4477s] # M3             32094 (100.0%)         0 (  0.0%)      32094
[12/06 16:21:48   4477s] # M4                26 (100.0%)         0 (  0.0%)         26
[12/06 16:21:48   4477s] # M5                22 (100.0%)         0 (  0.0%)         22
[12/06 16:21:48   4477s] # M6                15 ( 68.2%)         7 ( 31.8%)         22
[12/06 16:21:48   4477s] # M7                12 (100.0%)         0 (  0.0%)         12
[12/06 16:21:48   4477s] #-----------------------------------------------------------
[12/06 16:21:48   4477s] #               143663 ( 99.0%)      1485 (  1.0%)     145148 
[12/06 16:21:48   4477s] #
[12/06 16:21:48   4477s] #Total number of involved priority nets 1805
[12/06 16:21:48   4477s] #Maximum src to sink distance for priority net 387.5
[12/06 16:21:48   4477s] #Average of max src_to_sink distance for priority net 46.3
[12/06 16:21:48   4477s] #Average of ave src_to_sink distance for priority net 28.4
[12/06 16:21:48   4477s] ### update cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.0 GB
[12/06 16:21:48   4477s] ### report_overcon starts on Fri Dec  6 16:21:48 2024 with memory = 3558.13 (MB), peak = 4105.07 (MB)
[12/06 16:21:48   4477s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.0 GB
[12/06 16:21:48   4477s] ### report_overcon starts on Fri Dec  6 16:21:48 2024 with memory = 3558.13 (MB), peak = 4105.07 (MB)
[12/06 16:21:48   4477s] #Max overcon = 0 track.
[12/06 16:21:48   4477s] #Total overcon = 0.00%.
[12/06 16:21:48   4477s] #Worst layer Gcell overcon rate = 0.00%.
[12/06 16:21:48   4477s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.0 GB
[12/06 16:21:48   4478s] ### route_end cpu:00:00:01, real:00:00:01, mem:3.5 GB, peak:4.0 GB
[12/06 16:21:48   4478s] ### global_route design signature (17): route=1017520758 net_attr=1705657971
[12/06 16:21:48   4478s] #
[12/06 16:21:48   4478s] #Global routing statistics:
[12/06 16:21:48   4478s] #Cpu time = 00:00:12
[12/06 16:21:48   4478s] #Elapsed time = 00:00:12
[12/06 16:21:48   4478s] #Increased memory = 78.44 (MB)
[12/06 16:21:48   4478s] #Total memory = 3551.91 (MB)
[12/06 16:21:48   4478s] #Peak memory = 4105.07 (MB)
[12/06 16:21:48   4478s] #
[12/06 16:21:48   4478s] #Finished global routing on Fri Dec  6 16:21:48 2024
[12/06 16:21:48   4478s] #
[12/06 16:21:48   4478s] #
[12/06 16:21:48   4478s] ### Time Record (Global Routing) is uninstalled.
[12/06 16:21:48   4478s] ### Time Record (Data Preparation) is installed.
[12/06 16:21:48   4478s] ### Time Record (Data Preparation) is uninstalled.
[12/06 16:21:48   4478s] ### track-assign external-init starts on Fri Dec  6 16:21:48 2024 with memory = 3519.40 (MB), peak = 4105.07 (MB)
[12/06 16:21:48   4478s] ### Time Record (Track Assignment) is installed.
[12/06 16:21:48   4478s] ### Time Record (Track Assignment) is uninstalled.
[12/06 16:21:48   4478s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:4.0 GB
[12/06 16:21:49   4478s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3519.40 (MB), peak = 4105.07 (MB)
[12/06 16:21:49   4478s] ### track-assign engine-init starts on Fri Dec  6 16:21:49 2024 with memory = 3519.40 (MB), peak = 4105.07 (MB)
[12/06 16:21:49   4478s] ### Time Record (Track Assignment) is installed.
[12/06 16:21:49   4478s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:4.0 GB
[12/06 16:21:49   4478s] ### track-assign core-engine starts on Fri Dec  6 16:21:49 2024 with memory = 3519.40 (MB), peak = 4105.07 (MB)
[12/06 16:21:49   4478s] #Start Track Assignment.
[12/06 16:21:51   4481s] #Done with 17147 horizontal wires in 16 hboxes and 2936 vertical wires in 16 hboxes.
[12/06 16:21:53   4483s] #Done with 222 horizontal wires in 16 hboxes and 123 vertical wires in 16 hboxes.
[12/06 16:21:54   4483s] #Complete Track Assignment.
[12/06 16:21:54   4483s] #Total number of nets with non-default rule or having extra spacing = 2092
[12/06 16:21:54   4483s] #Total wire length = 277329 um.
[12/06 16:21:54   4483s] #Total half perimeter of net bounding box = 112678 um.
[12/06 16:21:54   4483s] #Total wire length on LAYER M1 = 39 um.
[12/06 16:21:54   4483s] #Total wire length on LAYER M2 = 21986 um.
[12/06 16:21:54   4483s] #Total wire length on LAYER M3 = 175665 um.
[12/06 16:21:54   4483s] #Total wire length on LAYER M4 = 79440 um.
[12/06 16:21:54   4483s] #Total wire length on LAYER M5 = 8 um.
[12/06 16:21:54   4483s] #Total wire length on LAYER M6 = 6 um.
[12/06 16:21:54   4483s] #Total wire length on LAYER M7 = 142 um.
[12/06 16:21:54   4483s] #Total wire length on LAYER M8 = 44 um.
[12/06 16:21:54   4483s] #Total wire length on LAYER M9 = 0 um.
[12/06 16:21:54   4483s] #Total wire length on LAYER AP = 0 um.
[12/06 16:21:54   4483s] #Total number of vias = 145148
[12/06 16:21:54   4483s] #Total number of multi-cut vias = 1485 (  1.0%)
[12/06 16:21:54   4483s] #Total number of single cut vias = 143663 ( 99.0%)
[12/06 16:21:54   4483s] #Up-Via Summary (total 145148):
[12/06 16:21:54   4483s] #                   single-cut          multi-cut      Total
[12/06 16:21:54   4483s] #-----------------------------------------------------------
[12/06 16:21:54   4483s] # M1             56202 ( 97.4%)      1478 (  2.6%)      57680
[12/06 16:21:54   4483s] # M2             55292 (100.0%)         0 (  0.0%)      55292
[12/06 16:21:54   4483s] # M3             32094 (100.0%)         0 (  0.0%)      32094
[12/06 16:21:54   4483s] # M4                26 (100.0%)         0 (  0.0%)         26
[12/06 16:21:54   4483s] # M5                22 (100.0%)         0 (  0.0%)         22
[12/06 16:21:54   4483s] # M6                15 ( 68.2%)         7 ( 31.8%)         22
[12/06 16:21:54   4483s] # M7                12 (100.0%)         0 (  0.0%)         12
[12/06 16:21:54   4483s] #-----------------------------------------------------------
[12/06 16:21:54   4483s] #               143663 ( 99.0%)      1485 (  1.0%)     145148 
[12/06 16:21:54   4483s] #
[12/06 16:21:54   4483s] ### track_assign design signature (20): route=1774392089
[12/06 16:21:54   4483s] ### track-assign core-engine cpu:00:00:05, real:00:00:05, mem:3.5 GB, peak:4.0 GB
[12/06 16:21:54   4483s] ### Time Record (Track Assignment) is uninstalled.
[12/06 16:21:54   4484s] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 3615.86 (MB), peak = 4105.07 (MB)
[12/06 16:21:54   4484s] #
[12/06 16:21:54   4484s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[12/06 16:21:54   4484s] #Cpu time = 00:00:35
[12/06 16:21:54   4484s] #Elapsed time = 00:00:35
[12/06 16:21:54   4484s] #Increased memory = 154.51 (MB)
[12/06 16:21:54   4484s] #Total memory = 3615.86 (MB)
[12/06 16:21:54   4484s] #Peak memory = 4105.07 (MB)
[12/06 16:21:54   4484s] ### Time Record (Detail Routing) is installed.
[12/06 16:21:55   4484s] ### drc_pitch = 17000 ( 8.50000 um) drc_range = 10000 ( 5.00000 um) route_pitch = 16000 ( 8.00000 um) patch_pitch = 10400 ( 5.20000 um) top_route_layer = 10 top_pin_layer = 10
[12/06 16:21:55   4484s] #
[12/06 16:21:55   4484s] #Start Detail Routing..
[12/06 16:21:55   4485s] #start initial detail routing ...
[12/06 16:21:55   4485s] ### Design has 2092 dirty nets, 293523 dirty-areas)
[12/06 16:22:19   4508s] #    completing 10% with 12 violations
[12/06 16:22:19   4508s] #    elapsed time = 00:00:24, memory = 3660.84 (MB)
[12/06 16:22:50   4539s] #    completing 20% with 16 violations
[12/06 16:22:50   4539s] #    elapsed time = 00:00:55, memory = 3656.44 (MB)
[12/06 16:23:16   4566s] #    completing 30% with 21 violations
[12/06 16:23:16   4566s] #    elapsed time = 00:01:21, memory = 3659.86 (MB)
[12/06 16:23:41   4591s] #    completing 40% with 31 violations
[12/06 16:23:41   4591s] #    elapsed time = 00:01:46, memory = 3658.22 (MB)
[12/06 16:24:13   4623s] #    completing 50% with 31 violations
[12/06 16:24:13   4623s] #    elapsed time = 00:02:18, memory = 3658.50 (MB)
[12/06 16:24:35   4644s] #    completing 60% with 25 violations
[12/06 16:24:35   4644s] #    elapsed time = 00:02:40, memory = 3657.02 (MB)
[12/06 16:25:05   4675s] #    completing 70% with 29 violations
[12/06 16:25:05   4675s] #    elapsed time = 00:03:10, memory = 3657.73 (MB)
[12/06 16:25:30   4699s] #    completing 80% with 24 violations
[12/06 16:25:30   4699s] #    elapsed time = 00:03:35, memory = 3654.80 (MB)
[12/06 16:25:52   4722s] #    completing 90% with 11 violations
[12/06 16:25:52   4722s] #    elapsed time = 00:03:57, memory = 3654.86 (MB)
[12/06 16:26:23   4752s] #    completing 100% with 5 violations
[12/06 16:26:23   4752s] #    elapsed time = 00:04:28, memory = 3655.65 (MB)
[12/06 16:26:23   4752s] # ECO: 4.01% of the total area was rechecked for DRC, and 40.62% required routing.
[12/06 16:26:23   4753s] #   number of violations = 5
[12/06 16:26:23   4753s] #
[12/06 16:26:23   4753s] #    By Layer and Type :
[12/06 16:26:23   4753s] #	         MetSpc    Short   Totals
[12/06 16:26:23   4753s] #	M1            2        3        5
[12/06 16:26:23   4753s] #	Totals        2        3        5
[12/06 16:26:23   4753s] #115379 out of 118422 instances (97.4%) need to be verified(marked ipoed), dirty area = 37.7%.
[12/06 16:26:58   4787s] ### Routing stats: routing = 41.74% drc-check-only = 4.27% dirty-area = 40.34%
[12/06 16:26:58   4787s] #   number of violations = 5
[12/06 16:26:58   4787s] #
[12/06 16:26:58   4787s] #    By Layer and Type :
[12/06 16:26:58   4787s] #	         MetSpc    Short   Totals
[12/06 16:26:58   4787s] #	M1            2        3        5
[12/06 16:26:58   4787s] #	Totals        2        3        5
[12/06 16:26:58   4787s] #cpu time = 00:05:03, elapsed time = 00:05:03, memory = 3605.54 (MB), peak = 4105.07 (MB)
[12/06 16:27:00   4789s] #start 1st optimization iteration ...
[12/06 16:27:00   4789s] ### Routing stats: routing = 41.74% drc-check-only = 4.27% dirty-area = 40.34%
[12/06 16:27:00   4789s] #   number of violations = 0
[12/06 16:27:00   4789s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3606.99 (MB), peak = 4105.07 (MB)
[12/06 16:27:00   4789s] #Complete Detail Routing.
[12/06 16:27:00   4789s] #Total number of nets with non-default rule or having extra spacing = 2092
[12/06 16:27:00   4789s] #Total wire length = 314551 um.
[12/06 16:27:00   4789s] #Total half perimeter of net bounding box = 112678 um.
[12/06 16:27:00   4789s] #Total wire length on LAYER M1 = 91 um.
[12/06 16:27:00   4789s] #Total wire length on LAYER M2 = 29911 um.
[12/06 16:27:00   4789s] #Total wire length on LAYER M3 = 191064 um.
[12/06 16:27:00   4789s] #Total wire length on LAYER M4 = 93286 um.
[12/06 16:27:00   4789s] #Total wire length on LAYER M5 = 8 um.
[12/06 16:27:00   4789s] #Total wire length on LAYER M6 = 6 um.
[12/06 16:27:00   4789s] #Total wire length on LAYER M7 = 142 um.
[12/06 16:27:00   4789s] #Total wire length on LAYER M8 = 44 um.
[12/06 16:27:00   4789s] #Total wire length on LAYER M9 = 0 um.
[12/06 16:27:00   4789s] #Total wire length on LAYER AP = 0 um.
[12/06 16:27:00   4789s] #Total number of vias = 176956
[12/06 16:27:00   4789s] #Total number of multi-cut vias = 1714 (  1.0%)
[12/06 16:27:00   4789s] #Total number of single cut vias = 175242 ( 99.0%)
[12/06 16:27:00   4789s] #Up-Via Summary (total 176956):
[12/06 16:27:00   4789s] #                   single-cut          multi-cut      Total
[12/06 16:27:00   4789s] #-----------------------------------------------------------
[12/06 16:27:00   4789s] # M1             60558 ( 97.3%)      1707 (  2.7%)      62265
[12/06 16:27:00   4789s] # M2             65845 (100.0%)         0 (  0.0%)      65845
[12/06 16:27:00   4789s] # M3             48764 (100.0%)         0 (  0.0%)      48764
[12/06 16:27:00   4789s] # M4                26 (100.0%)         0 (  0.0%)         26
[12/06 16:27:00   4789s] # M5                22 (100.0%)         0 (  0.0%)         22
[12/06 16:27:00   4789s] # M6                15 ( 68.2%)         7 ( 31.8%)         22
[12/06 16:27:00   4789s] # M7                12 (100.0%)         0 (  0.0%)         12
[12/06 16:27:00   4789s] #-----------------------------------------------------------
[12/06 16:27:00   4789s] #               175242 ( 99.0%)      1714 (  1.0%)     176956 
[12/06 16:27:00   4789s] #
[12/06 16:27:00   4789s] #Total number of DRC violations = 0
[12/06 16:27:00   4789s] ### Time Record (Detail Routing) is uninstalled.
[12/06 16:27:00   4789s] #Cpu time = 00:05:06
[12/06 16:27:00   4789s] #Elapsed time = 00:05:06
[12/06 16:27:00   4789s] #Increased memory = -8.87 (MB)
[12/06 16:27:00   4789s] #Total memory = 3606.99 (MB)
[12/06 16:27:00   4789s] #Peak memory = 4105.07 (MB)
[12/06 16:27:00   4790s] #detailRoute Statistics:
[12/06 16:27:00   4790s] #Cpu time = 00:05:06
[12/06 16:27:00   4790s] #Elapsed time = 00:05:06
[12/06 16:27:00   4790s] #Increased memory = -8.87 (MB)
[12/06 16:27:00   4790s] #Total memory = 3606.99 (MB)
[12/06 16:27:00   4790s] #Peak memory = 4105.07 (MB)
[12/06 16:27:00   4790s] #Skip updating routing design signature in db-snapshot flow
[12/06 16:27:00   4790s] ### global_detail_route design signature (30): route=1451047484 flt_obj=0 vio=1905142130 shield_wire=1
[12/06 16:27:00   4790s] ### Time Record (DB Export) is installed.
[12/06 16:27:01   4790s] ### export design design signature (31): route=1451047484 fixed_route=2019111933 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1551245981 dirty_area=0 del_dirty_area=0 cell=1370622106 placement=1415662325 pin_access=1687339570 inst_pattern=1 via=1358398383 routing_via=1758926022
[12/06 16:27:02   4791s] ### Time Record (DB Export) is uninstalled.
[12/06 16:27:02   4791s] ### Time Record (Post Callback) is installed.
[12/06 16:27:02   4792s] ### Time Record (Post Callback) is uninstalled.
[12/06 16:27:02   4792s] #
[12/06 16:27:02   4792s] #globalDetailRoute statistics:
[12/06 16:27:02   4792s] #Cpu time = 00:05:47
[12/06 16:27:02   4792s] #Elapsed time = 00:05:47
[12/06 16:27:02   4792s] #Increased memory = -0.32 (MB)
[12/06 16:27:02   4792s] #Total memory = 3454.48 (MB)
[12/06 16:27:02   4792s] #Peak memory = 4105.07 (MB)
[12/06 16:27:02   4792s] #Number of warnings = 22
[12/06 16:27:02   4792s] #Total number of warnings = 115
[12/06 16:27:02   4792s] #Number of fails = 0
[12/06 16:27:02   4792s] #Total number of fails = 0
[12/06 16:27:02   4792s] #Complete globalDetailRoute on Fri Dec  6 16:27:02 2024
[12/06 16:27:02   4792s] #
[12/06 16:27:03   4792s] ### import design signature (32): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1687339570 inst_pattern=1 via=1358398383 routing_via=1758926022
[12/06 16:27:03   4792s] ### Time Record (globalDetailRoute) is uninstalled.
[12/06 16:27:03   4792s] % End globalDetailRoute (date=12/06 16:27:03, total cpu=0:05:47, real=0:05:48, peak res=3660.3M, current mem=3451.0M)
[12/06 16:27:03   4792s] #**INFO: auto set of droutePostRouteSwapVia to multiCut
[12/06 16:27:03   4792s] % Begin globalDetailRoute (date=12/06 16:27:03, mem=3451.0M)
[12/06 16:27:03   4792s] 
[12/06 16:27:03   4792s] globalDetailRoute
[12/06 16:27:03   4792s] 
[12/06 16:27:03   4792s] #Start globalDetailRoute on Fri Dec  6 16:27:03 2024
[12/06 16:27:03   4792s] #
[12/06 16:27:03   4792s] ### Time Record (globalDetailRoute) is installed.
[12/06 16:27:03   4792s] ### Time Record (Pre Callback) is installed.
[12/06 16:27:03   4792s] Saved RC grid cleaned up.
[12/06 16:27:03   4792s] ### Time Record (Pre Callback) is uninstalled.
[12/06 16:27:03   4792s] ### Time Record (DB Import) is installed.
[12/06 16:27:03   4792s] ### Time Record (Timing Data Generation) is installed.
[12/06 16:27:03   4792s] #Generating timing data, please wait...
[12/06 16:27:03   4792s] #119793 total nets, 2092 already routed, 2092 will ignore in trialRoute
[12/06 16:27:03   4792s] ### run_trial_route starts on Fri Dec  6 16:27:03 2024 with memory = 3448.68 (MB), peak = 4105.07 (MB)
[12/06 16:27:10   4799s] ### run_trial_route cpu:00:00:08, real:00:00:08, mem:3.3 GB, peak:4.0 GB
[12/06 16:27:10   4799s] ### dump_timing_file starts on Fri Dec  6 16:27:10 2024 with memory = 3427.87 (MB), peak = 4105.07 (MB)
[12/06 16:27:10   4799s] ### extractRC starts on Fri Dec  6 16:27:10 2024 with memory = 3427.87 (MB), peak = 4105.07 (MB)
[12/06 16:27:10   4799s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/06 16:27:11   4800s] {RT rc_corner 0 10 10 {8 0} {9 0} 2}
[12/06 16:27:12   4801s] ### extractRC cpu:00:00:02, real:00:00:02, mem:3.3 GB, peak:4.0 GB
[12/06 16:27:12   4801s] #Dump tif for version 2.1
[12/06 16:27:19   4808s] End AAE Lib Interpolated Model. (MEM=3868.55 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/06 16:27:24   4813s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[23]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/06 16:27:24   4813s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[21]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/06 16:27:38   4827s] Total number of fetched objects 120410
[12/06 16:27:39   4828s] End Timing Check Calculation. (CPU Time=0:00:01.0, Real Time=0:00:01.0)
[12/06 16:27:39   4828s] End delay calculation. (MEM=3952.74 CPU=0:00:16.5 REAL=0:00:17.0)
[12/06 16:27:56   4845s] #Generating timing data took: cpu time = 00:00:46, elapsed time = 00:00:46, memory = 3437.19 (MB), peak = 4105.07 (MB)
[12/06 16:27:56   4845s] ### dump_timing_file cpu:00:00:46, real:00:00:46, mem:3.4 GB, peak:4.0 GB
[12/06 16:27:56   4845s] #Done generating timing data.
[12/06 16:27:56   4845s] ### Time Record (Timing Data Generation) is uninstalled.
[12/06 16:27:56   4845s] #WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
[12/06 16:27:57   4846s] ### Net info: total nets: 121184
[12/06 16:27:57   4846s] ### Net info: dirty nets: 85
[12/06 16:27:57   4846s] ### Net info: marked as disconnected nets: 0
[12/06 16:27:57   4847s] #num needed restored net=0
[12/06 16:27:57   4847s] #need_extraction net=0 (total=121184)
[12/06 16:27:57   4847s] ### Net info: fully routed nets: 2092
[12/06 16:27:57   4847s] ### Net info: trivial (< 2 pins) nets: 1392
[12/06 16:27:57   4847s] ### Net info: unrouted nets: 117700
[12/06 16:27:57   4847s] ### Net info: re-extraction nets: 0
[12/06 16:27:57   4847s] ### Net info: ignored nets: 0
[12/06 16:27:57   4847s] ### Net info: skip routing nets: 0
[12/06 16:27:57   4847s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[35].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/06 16:27:57   4847s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[34].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/06 16:27:57   4847s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[33].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/06 16:27:57   4847s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[32].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/06 16:27:57   4847s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[31].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/06 16:27:57   4847s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[30].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/06 16:27:57   4847s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[29].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/06 16:27:57   4847s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[28].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/06 16:27:57   4847s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[27].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/06 16:27:57   4847s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[26].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/06 16:27:57   4847s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[25].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/06 16:27:57   4847s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[24].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/06 16:27:57   4847s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[23].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/06 16:27:57   4847s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[22].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/06 16:27:57   4847s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[21].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/06 16:27:57   4847s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[20].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/06 16:27:57   4847s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[19].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/06 16:27:57   4847s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[18].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/06 16:27:57   4847s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[17].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/06 16:27:57   4847s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[16].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/06 16:27:57   4847s] #WARNING (EMS-27) Message (NRDB-629) has exceeded the current message display limit of 20.
[12/06 16:27:57   4847s] #To increase the message display limit, refer to the product command reference manual.
[12/06 16:27:58   4847s] #Start reading timing information from file .timing_file_1664445.tif.gz ...
[12/06 16:27:59   4848s] #Read in timing information for 36 ports, 118422 instances from timing file .timing_file_1664445.tif.gz.
[12/06 16:27:59   4849s] ### import design signature (33): route=1181375516 fixed_route=2019111933 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=2101472230 dirty_area=0 del_dirty_area=0 cell=1370622106 placement=1415662325 pin_access=1687339570 inst_pattern=1 via=1358398383 routing_via=1758926022
[12/06 16:27:59   4849s] ### Time Record (DB Import) is uninstalled.
[12/06 16:27:59   4849s] #NanoRoute Version 21.17-s075_1 NR230308-2354/21_17-UB
[12/06 16:27:59   4849s] #RTESIG:78da95d1c14ec3300c0660ce3c8595ed50a46dd84e93b45710574013ec3a059a7695da54
[12/06 16:27:59   4849s] #       6ad2036f4f11a7a1b2aeb9facb6fc759ad0f4f7b104c3b32db80461d099ef72c5162b665
[12/06 16:27:59   4849s] #       a9d27ba6e3587a7f10b7abf5cbeb9bc9a0b44d70907c745db381e2cbdbb6fe84c2957668
[12/06 16:27:59   4849s] #       22041763edabbb5f2d1197f054332024b58fae72fd0686e0fa3fc46006a21dafd68f4314
[12/06 16:27:59   4849s] #       9084d88fc5499aa7bca43921d1b99fc824921a623f5c9b498a96f145e9ca2820b9d3f873
[12/06 16:27:59   4849s] #       20299bcec6e9b135f2fcdbb4c9e791c91588535d9d2e2f9fb2cc8008d1fac2f6c5689d1f
[12/06 16:27:59   4849s] #       daffe4f8a5bef3ee9262623c5bcda491f29ad998720d62d698d97e8c9766baf9065c9309
[12/06 16:27:59   4849s] #       fc
[12/06 16:27:59   4849s] #
[12/06 16:27:59   4849s] ### Time Record (Data Preparation) is installed.
[12/06 16:27:59   4849s] #RTESIG:78da95d1bd4ec330100060669ee2e47608525beeceb19dac20564015b056863869a4d491
[12/06 16:27:59   4849s] #       6267e0ed09301585a4f17adffd7ab57e7bd88360da91d90634ea40f0b8678912b32d4b95
[12/06 16:27:59   4849s] #       de321d86d0eb9db85ead9f9e5f4c06a56d8283e4bd6d9b0d149fde9eea0f285c69fb2642
[12/06 16:27:59   4849s] #       7031d6bebaf9d51271094f35034252fbe82ad76da00faefb430c66204e436a7ddf470149
[12/06 16:27:59   4849s] #       88dd101ca579ca4b9a13129dfb919a445243ecfa4b6b92a2657c5175651490dc69fc7e90
[12/06 16:27:59   4849s] #       944d6be3f8d81a797e376df279647205e25857c7e9e353961910215a5fd8ae18acf3fde9
[12/06 16:27:59   4849s] #       3f397ca96fbd9b54b964103fd34d3766623cbbe1a891f2922598720d62d698d97e8c5333
[12/06 16:27:59   4849s] #       5d7d010d0b16af
[12/06 16:27:59   4849s] #
[12/06 16:27:59   4849s] ### Time Record (Data Preparation) is uninstalled.
[12/06 16:28:00   4849s] ### Time Record (Global Routing) is installed.
[12/06 16:28:00   4849s] ### Time Record (Global Routing) is uninstalled.
[12/06 16:28:00   4849s] #Total number of trivial nets (e.g. < 2 pins) = 1392 (skipped).
[12/06 16:28:00   4849s] #Total number of routable nets = 119792.
[12/06 16:28:00   4849s] #Total number of nets in the design = 121184.
[12/06 16:28:00   4849s] #117700 routable nets do not have any wires.
[12/06 16:28:00   4849s] #2092 routable nets have routed wires.
[12/06 16:28:00   4849s] #117700 nets will be global routed.
[12/06 16:28:00   4849s] #1519 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[12/06 16:28:00   4849s] #2092 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[12/06 16:28:00   4849s] ### Time Record (Data Preparation) is installed.
[12/06 16:28:00   4849s] #Start routing data preparation on Fri Dec  6 16:28:00 2024
[12/06 16:28:00   4849s] #
[12/06 16:28:00   4849s] #Minimum voltage of a net in the design = 0.000.
[12/06 16:28:00   4849s] #Maximum voltage of a net in the design = 1.100.
[12/06 16:28:00   4849s] #Voltage range [0.000 - 1.100] has 121182 nets.
[12/06 16:28:00   4849s] #Voltage range [0.900 - 1.100] has 1 net.
[12/06 16:28:00   4849s] #Voltage range [0.000 - 0.000] has 1 net.
[12/06 16:28:00   4850s] #Build and mark too close pins for the same net.
[12/06 16:28:01   4850s] ### Time Record (Cell Pin Access) is installed.
[12/06 16:28:01   4850s] #Initial pin access analysis.
[12/06 16:28:01   4850s] #Detail pin access analysis.
[12/06 16:28:01   4850s] ### Time Record (Cell Pin Access) is uninstalled.
[12/06 16:28:02   4851s] # M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
[12/06 16:28:02   4851s] # M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/06 16:28:02   4851s] # M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/06 16:28:02   4851s] # M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/06 16:28:02   4851s] # M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/06 16:28:02   4851s] # M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/06 16:28:02   4851s] # M7           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/06 16:28:02   4851s] # M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[12/06 16:28:02   4851s] # M9           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[12/06 16:28:02   4851s] # AP           V   Track-Pitch = 6.50000    Line-2-Via Pitch = 6.50000
[12/06 16:28:02   4851s] #Bottom routing layer index=1(M1), bottom routing layer for shielding=1(M1), bottom shield layer=1(M1)
[12/06 16:28:02   4851s] #shield_bottom_stripe_layer=1(M1), shield_top_stripe_layer=10(AP)
[12/06 16:28:02   4851s] #pin_access_rlayer=2(M2)
[12/06 16:28:02   4851s] #shield_top_dpt_rlayer=-1 top_rlayer=10 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[12/06 16:28:02   4851s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[12/06 16:28:03   4853s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3447.86 (MB), peak = 4105.07 (MB)
[12/06 16:28:04   4853s] #Regenerating Ggrids automatically.
[12/06 16:28:04   4853s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
[12/06 16:28:04   4853s] #Using automatically generated G-grids.
[12/06 16:28:05   4854s] #Done routing data preparation.
[12/06 16:28:05   4854s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 3452.02 (MB), peak = 4105.07 (MB)
[12/06 16:28:05   4855s] #
[12/06 16:28:05   4855s] #Finished routing data preparation on Fri Dec  6 16:28:05 2024
[12/06 16:28:05   4855s] #
[12/06 16:28:05   4855s] #Cpu time = 00:00:06
[12/06 16:28:05   4855s] #Elapsed time = 00:00:06
[12/06 16:28:05   4855s] #Increased memory = 9.67 (MB)
[12/06 16:28:05   4855s] #Total memory = 3452.02 (MB)
[12/06 16:28:05   4855s] #Peak memory = 4105.07 (MB)
[12/06 16:28:05   4855s] #
[12/06 16:28:05   4855s] ### Time Record (Data Preparation) is uninstalled.
[12/06 16:28:05   4855s] ### Time Record (Global Routing) is installed.
[12/06 16:28:05   4855s] #
[12/06 16:28:05   4855s] #Start global routing on Fri Dec  6 16:28:05 2024
[12/06 16:28:05   4855s] #
[12/06 16:28:05   4855s] #
[12/06 16:28:05   4855s] #Start global routing initialization on Fri Dec  6 16:28:05 2024
[12/06 16:28:05   4855s] #
[12/06 16:28:05   4855s] #Number of eco nets is 0
[12/06 16:28:05   4855s] #
[12/06 16:28:05   4855s] #Start global routing data preparation on Fri Dec  6 16:28:05 2024
[12/06 16:28:05   4855s] #
[12/06 16:28:05   4855s] ### build_merged_routing_blockage_rect_list starts on Fri Dec  6 16:28:05 2024 with memory = 3452.35 (MB), peak = 4105.07 (MB)
[12/06 16:28:05   4855s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:4.0 GB
[12/06 16:28:05   4855s] #Start routing resource analysis on Fri Dec  6 16:28:05 2024
[12/06 16:28:05   4855s] #
[12/06 16:28:05   4855s] ### init_is_bin_blocked starts on Fri Dec  6 16:28:05 2024 with memory = 3452.35 (MB), peak = 4105.07 (MB)
[12/06 16:28:05   4855s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:4.0 GB
[12/06 16:28:06   4855s] ### PDHT_Row_Thread::compute_flow_cap starts on Fri Dec  6 16:28:06 2024 with memory = 3484.86 (MB), peak = 4105.07 (MB)
[12/06 16:28:09   4858s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:03, real:00:00:03, mem:3.4 GB, peak:4.0 GB
[12/06 16:28:09   4858s] ### adjust_flow_cap starts on Fri Dec  6 16:28:09 2024 with memory = 3472.12 (MB), peak = 4105.07 (MB)
[12/06 16:28:09   4858s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:4.0 GB
[12/06 16:28:09   4858s] ### adjust_flow_per_partial_route_obs starts on Fri Dec  6 16:28:09 2024 with memory = 3469.06 (MB), peak = 4105.07 (MB)
[12/06 16:28:09   4858s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:4.0 GB
[12/06 16:28:09   4858s] ### set_via_blocked starts on Fri Dec  6 16:28:09 2024 with memory = 3469.06 (MB), peak = 4105.07 (MB)
[12/06 16:28:09   4858s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:4.0 GB
[12/06 16:28:09   4858s] ### copy_flow starts on Fri Dec  6 16:28:09 2024 with memory = 3469.06 (MB), peak = 4105.07 (MB)
[12/06 16:28:09   4858s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:4.0 GB
[12/06 16:28:09   4858s] #Routing resource analysis is done on Fri Dec  6 16:28:09 2024
[12/06 16:28:09   4858s] #
[12/06 16:28:09   4858s] ### report_flow_cap starts on Fri Dec  6 16:28:09 2024 with memory = 3469.06 (MB), peak = 4105.07 (MB)
[12/06 16:28:09   4858s] #  Resource Analysis:
[12/06 16:28:09   4858s] #
[12/06 16:28:09   4858s] #               Routing  #Avail      #Track     #Total     %Gcell
[12/06 16:28:09   4858s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[12/06 16:28:09   4858s] #  --------------------------------------------------------------
[12/06 16:28:09   4858s] #  M1             H        3129        4370      250000    34.66%
[12/06 16:28:09   4858s] #  M2             V        5240        2260      250000     0.33%
[12/06 16:28:09   4858s] #  M3             H        5797        1702      250000     0.00%
[12/06 16:28:09   4858s] #  M4             V        5326        2174      250000     0.00%
[12/06 16:28:09   4858s] #  M5             H        1514        5985      250000    79.68%
[12/06 16:28:09   4858s] #  M6             V        1514        5986      250000    79.68%
[12/06 16:28:09   4858s] #  M7             H        7498           1      250000     0.00%
[12/06 16:28:09   4858s] #  M8             V        1874           1      250000     0.00%
[12/06 16:28:09   4858s] #  M9             H        1875           0      250000     0.00%
[12/06 16:28:09   4858s] #  AP             V         230           0      250000    54.00%
[12/06 16:28:09   4858s] #  --------------------------------------------------------------
[12/06 16:28:09   4858s] #  Total                  33999      29.97%     2500000    24.83%
[12/06 16:28:09   4858s] #
[12/06 16:28:09   4858s] #  2092 nets (1.73%) with 1 preferred extra spacing.
[12/06 16:28:09   4858s] #
[12/06 16:28:09   4858s] #
[12/06 16:28:09   4858s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:4.0 GB
[12/06 16:28:09   4858s] ### analyze_m2_tracks starts on Fri Dec  6 16:28:09 2024 with memory = 3469.06 (MB), peak = 4105.07 (MB)
[12/06 16:28:09   4858s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:4.0 GB
[12/06 16:28:09   4858s] ### report_initial_resource starts on Fri Dec  6 16:28:09 2024 with memory = 3469.06 (MB), peak = 4105.07 (MB)
[12/06 16:28:09   4858s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:4.0 GB
[12/06 16:28:09   4858s] ### mark_pg_pins_accessibility starts on Fri Dec  6 16:28:09 2024 with memory = 3469.06 (MB), peak = 4105.07 (MB)
[12/06 16:28:09   4858s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:4.0 GB
[12/06 16:28:09   4858s] ### set_net_region starts on Fri Dec  6 16:28:09 2024 with memory = 3469.06 (MB), peak = 4105.07 (MB)
[12/06 16:28:09   4858s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:4.0 GB
[12/06 16:28:09   4858s] #
[12/06 16:28:09   4858s] #Global routing data preparation is done on Fri Dec  6 16:28:09 2024
[12/06 16:28:09   4858s] #
[12/06 16:28:09   4858s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 3469.06 (MB), peak = 4105.07 (MB)
[12/06 16:28:09   4858s] #
[12/06 16:28:09   4858s] ### prepare_level starts on Fri Dec  6 16:28:09 2024 with memory = 3469.06 (MB), peak = 4105.07 (MB)
[12/06 16:28:09   4858s] ### init level 1 starts on Fri Dec  6 16:28:09 2024 with memory = 3469.06 (MB), peak = 4105.07 (MB)
[12/06 16:28:09   4858s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:4.0 GB
[12/06 16:28:09   4858s] ### Level 1 hgrid = 500 X 500
[12/06 16:28:09   4858s] ### init level 2 starts on Fri Dec  6 16:28:09 2024 with memory = 3469.06 (MB), peak = 4105.07 (MB)
[12/06 16:28:09   4858s] ### init level 2 cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:4.0 GB
[12/06 16:28:09   4858s] ### Level 2 hgrid = 125 X 125
[12/06 16:28:09   4858s] ### init level 3 starts on Fri Dec  6 16:28:09 2024 with memory = 3475.21 (MB), peak = 4105.07 (MB)
[12/06 16:28:09   4858s] ### init level 3 cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:4.0 GB
[12/06 16:28:09   4858s] ### Level 3 hgrid = 32 X 32  (large_net only)
[12/06 16:28:09   4858s] ### prepare_level_flow starts on Fri Dec  6 16:28:09 2024 with memory = 3475.46 (MB), peak = 4105.07 (MB)
[12/06 16:28:09   4858s] ### init_flow_edge starts on Fri Dec  6 16:28:09 2024 with memory = 3475.46 (MB), peak = 4105.07 (MB)
[12/06 16:28:09   4858s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:4.0 GB
[12/06 16:28:09   4858s] ### init_flow_edge starts on Fri Dec  6 16:28:09 2024 with memory = 3476.22 (MB), peak = 4105.07 (MB)
[12/06 16:28:09   4858s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:4.0 GB
[12/06 16:28:09   4858s] ### init_flow_edge starts on Fri Dec  6 16:28:09 2024 with memory = 3476.22 (MB), peak = 4105.07 (MB)
[12/06 16:28:09   4858s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:4.0 GB
[12/06 16:28:09   4858s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:4.0 GB
[12/06 16:28:09   4858s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:4.0 GB
[12/06 16:28:09   4858s] #
[12/06 16:28:09   4858s] #Global routing initialization is done on Fri Dec  6 16:28:09 2024
[12/06 16:28:09   4858s] #
[12/06 16:28:09   4858s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 3476.22 (MB), peak = 4105.07 (MB)
[12/06 16:28:09   4858s] #
[12/06 16:28:09   4858s] ### routing large nets 
[12/06 16:28:09   4858s] #start global routing iteration 1...
[12/06 16:28:09   4858s] ### init_flow_edge starts on Fri Dec  6 16:28:09 2024 with memory = 3476.22 (MB), peak = 4105.07 (MB)
[12/06 16:28:09   4858s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:4.0 GB
[12/06 16:28:09   4858s] ### routing at level 3 (topmost level) iter 0
[12/06 16:28:09   4859s] ### Uniform Hboxes (8x8)
[12/06 16:28:09   4859s] ### routing at level 2 iter 0 for 0 hboxes
[12/06 16:28:10   4859s] ### Uniform Hboxes (31x31)
[12/06 16:28:10   4859s] ### routing at level 1 iter 0 for 0 hboxes
[12/06 16:28:11   4860s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3480.55 (MB), peak = 4105.07 (MB)
[12/06 16:28:11   4860s] #
[12/06 16:28:11   4860s] #start global routing iteration 2...
[12/06 16:28:11   4860s] ### init_flow_edge starts on Fri Dec  6 16:28:11 2024 with memory = 3480.55 (MB), peak = 4105.07 (MB)
[12/06 16:28:11   4860s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:4.0 GB
[12/06 16:28:11   4860s] ### cal_flow starts on Fri Dec  6 16:28:11 2024 with memory = 3480.83 (MB), peak = 4105.07 (MB)
[12/06 16:28:11   4860s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:4.0 GB
[12/06 16:28:11   4860s] ### Uniform Hboxes (7x7)
[12/06 16:28:11   4860s] ### routing at level 1 iter 0 for 0 hboxes
[12/06 16:28:35   4884s] ### measure_qor starts on Fri Dec  6 16:28:35 2024 with memory = 3612.04 (MB), peak = 4105.07 (MB)
[12/06 16:28:35   4884s] ### measure_congestion starts on Fri Dec  6 16:28:35 2024 with memory = 3612.04 (MB), peak = 4105.07 (MB)
[12/06 16:28:35   4884s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:4.0 GB
[12/06 16:28:35   4885s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:4.0 GB
[12/06 16:28:35   4885s] #cpu time = 00:00:25, elapsed time = 00:00:25, memory = 3513.59 (MB), peak = 4105.07 (MB)
[12/06 16:28:35   4885s] #
[12/06 16:28:35   4885s] #start global routing iteration 3...
[12/06 16:28:36   4885s] ### init_flow_edge starts on Fri Dec  6 16:28:36 2024 with memory = 3513.59 (MB), peak = 4105.07 (MB)
[12/06 16:28:36   4885s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:4.0 GB
[12/06 16:28:36   4885s] ### cal_flow starts on Fri Dec  6 16:28:36 2024 with memory = 3513.59 (MB), peak = 4105.07 (MB)
[12/06 16:28:36   4885s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:4.0 GB
[12/06 16:28:36   4885s] ### routing at level 2 (topmost level) iter 0
[12/06 16:28:55   4904s] ### measure_qor starts on Fri Dec  6 16:28:55 2024 with memory = 3524.20 (MB), peak = 4105.07 (MB)
[12/06 16:28:55   4904s] ### measure_congestion starts on Fri Dec  6 16:28:55 2024 with memory = 3524.20 (MB), peak = 4105.07 (MB)
[12/06 16:28:55   4904s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:4.0 GB
[12/06 16:28:55   4904s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:4.0 GB
[12/06 16:28:55   4904s] ### routing at level 2 (topmost level) iter 1
[12/06 16:29:00   4909s] ### measure_qor starts on Fri Dec  6 16:29:00 2024 with memory = 3525.87 (MB), peak = 4105.07 (MB)
[12/06 16:29:00   4909s] ### measure_congestion starts on Fri Dec  6 16:29:00 2024 with memory = 3525.87 (MB), peak = 4105.07 (MB)
[12/06 16:29:00   4909s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:4.0 GB
[12/06 16:29:00   4909s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:4.0 GB
[12/06 16:29:00   4909s] #cpu time = 00:00:24, elapsed time = 00:00:24, memory = 3521.38 (MB), peak = 4105.07 (MB)
[12/06 16:29:00   4909s] #
[12/06 16:29:00   4909s] #start global routing iteration 4...
[12/06 16:29:00   4909s] ### Uniform Hboxes (7x7)
[12/06 16:29:00   4909s] ### routing at level 1 iter 0 for 0 hboxes
[12/06 16:29:34   4943s] ### measure_qor starts on Fri Dec  6 16:29:34 2024 with memory = 3591.10 (MB), peak = 4105.07 (MB)
[12/06 16:29:34   4943s] ### measure_congestion starts on Fri Dec  6 16:29:34 2024 with memory = 3591.10 (MB), peak = 4105.07 (MB)
[12/06 16:29:34   4943s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.0 GB
[12/06 16:29:34   4943s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.0 GB
[12/06 16:29:34   4943s] ### measure_congestion starts on Fri Dec  6 16:29:34 2024 with memory = 3550.90 (MB), peak = 4105.07 (MB)
[12/06 16:29:34   4943s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.0 GB
[12/06 16:29:35   4944s] ### Uniform Hboxes (7x7)
[12/06 16:29:35   4944s] ### routing at level 1 iter 1 for 0 hboxes
[12/06 16:34:08   5217s] ### measure_qor starts on Fri Dec  6 16:34:08 2024 with memory = 3863.49 (MB), peak = 4105.07 (MB)
[12/06 16:34:08   5217s] ### measure_congestion starts on Fri Dec  6 16:34:08 2024 with memory = 3863.49 (MB), peak = 4105.07 (MB)
[12/06 16:34:08   5217s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.6 GB, peak:4.0 GB
[12/06 16:34:08   5217s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:3.6 GB, peak:4.0 GB
[12/06 16:34:08   5217s] #cpu time = 00:05:08, elapsed time = 00:05:08, memory = 3698.63 (MB), peak = 4105.07 (MB)
[12/06 16:34:08   5217s] #
[12/06 16:34:08   5217s] ### route_end starts on Fri Dec  6 16:34:08 2024 with memory = 3698.63 (MB), peak = 4105.07 (MB)
[12/06 16:34:08   5217s] #
[12/06 16:34:08   5217s] #Total number of trivial nets (e.g. < 2 pins) = 1392 (skipped).
[12/06 16:34:08   5217s] #Total number of routable nets = 119792.
[12/06 16:34:08   5217s] #Total number of nets in the design = 121184.
[12/06 16:34:08   5217s] #
[12/06 16:34:08   5217s] #119792 routable nets have routed wires.
[12/06 16:34:08   5217s] #1519 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[12/06 16:34:08   5217s] #2092 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[12/06 16:34:08   5217s] #
[12/06 16:34:08   5217s] #Routed nets constraints summary:
[12/06 16:34:08   5217s] #------------------------------------------
[12/06 16:34:08   5217s] #        Rules   Pref Layer   Unconstrained  
[12/06 16:34:08   5217s] #------------------------------------------
[12/06 16:34:08   5217s] #      Default         1519          116181  
[12/06 16:34:08   5217s] #------------------------------------------
[12/06 16:34:08   5217s] #        Total         1519          116181  
[12/06 16:34:08   5217s] #------------------------------------------
[12/06 16:34:08   5217s] #
[12/06 16:34:08   5217s] #Routing constraints summary of the whole design:
[12/06 16:34:08   5217s] #-------------------------------------------------------------
[12/06 16:34:08   5217s] #        Rules   Pref Extra Space   Pref Layer   Unconstrained  
[12/06 16:34:08   5217s] #-------------------------------------------------------------
[12/06 16:34:08   5217s] #      Default               2092         1519          116181  
[12/06 16:34:08   5217s] #-------------------------------------------------------------
[12/06 16:34:08   5217s] #        Total               2092         1519          116181  
[12/06 16:34:08   5217s] #-------------------------------------------------------------
[12/06 16:34:08   5217s] #
[12/06 16:34:09   5217s] ### adjust_flow_per_partial_route_obs starts on Fri Dec  6 16:34:09 2024 with memory = 3698.63 (MB), peak = 4105.07 (MB)
[12/06 16:34:09   5217s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:3.6 GB, peak:4.0 GB
[12/06 16:34:09   5217s] ### cal_base_flow starts on Fri Dec  6 16:34:09 2024 with memory = 3698.63 (MB), peak = 4105.07 (MB)
[12/06 16:34:09   5217s] ### init_flow_edge starts on Fri Dec  6 16:34:09 2024 with memory = 3698.63 (MB), peak = 4105.07 (MB)
[12/06 16:34:09   5218s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.6 GB, peak:4.0 GB
[12/06 16:34:09   5218s] ### cal_flow starts on Fri Dec  6 16:34:09 2024 with memory = 3698.63 (MB), peak = 4105.07 (MB)
[12/06 16:34:09   5218s] ### cal_flow cpu:00:00:01, real:00:00:01, mem:3.6 GB, peak:4.0 GB
[12/06 16:34:09   5218s] ### cal_base_flow cpu:00:00:01, real:00:00:01, mem:3.6 GB, peak:4.0 GB
[12/06 16:34:09   5218s] ### report_overcon starts on Fri Dec  6 16:34:09 2024 with memory = 3698.63 (MB), peak = 4105.07 (MB)
[12/06 16:34:09   5218s] #
[12/06 16:34:09   5218s] #  Congestion Analysis: (blocked Gcells are excluded)
[12/06 16:34:09   5218s] #
[12/06 16:34:09   5218s] #                 OverCon       OverCon       OverCon       OverCon          
[12/06 16:34:09   5218s] #                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
[12/06 16:34:09   5218s] #     Layer         (1-2)         (3-4)         (5-6)           (7)   OverCon  Flow/Cap
[12/06 16:34:09   5218s] #  ----------------------------------------------------------------------------------------
[12/06 16:34:09   5218s] #  M1            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.39  
[12/06 16:34:09   5218s] #  M2          923(0.37%)    135(0.05%)     20(0.01%)      2(0.00%)   (0.43%)     0.45  
[12/06 16:34:09   5218s] #  M3         1764(0.71%)     53(0.02%)      0(0.00%)      0(0.00%)   (0.73%)     0.42  
[12/06 16:34:09   5218s] #  M4          128(0.05%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.05%)     0.42  
[12/06 16:34:09   5218s] #  M5         2611(1.04%)      1(0.00%)      0(0.00%)      0(0.00%)   (1.04%)     0.81  
[12/06 16:34:09   5218s] #  M6         2706(1.08%)      1(0.00%)      0(0.00%)      0(0.00%)   (1.08%)     0.81  
[12/06 16:34:09   5218s] #  M7            7(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.09  
[12/06 16:34:09   5218s] #  M8           17(0.01%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.01%)     0.20  
[12/06 16:34:09   5218s] #  M9            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.04  
[12/06 16:34:09   5218s] #  AP            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.00  
[12/06 16:34:09   5218s] #  ----------------------------------------------------------------------------------------
[12/06 16:34:09   5218s] #     Total   8156(0.36%)    190(0.01%)     20(0.00%)      2(0.00%)   (0.37%)
[12/06 16:34:09   5218s] #
[12/06 16:34:09   5218s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 7
[12/06 16:34:09   5218s] #  Overflow after GR: 0.19% H + 0.17% V
[12/06 16:34:09   5218s] #
[12/06 16:34:09   5218s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.6 GB, peak:4.0 GB
[12/06 16:34:09   5218s] ### cal_base_flow starts on Fri Dec  6 16:34:09 2024 with memory = 3698.63 (MB), peak = 4105.07 (MB)
[12/06 16:34:09   5218s] ### init_flow_edge starts on Fri Dec  6 16:34:09 2024 with memory = 3698.63 (MB), peak = 4105.07 (MB)
[12/06 16:34:09   5218s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.6 GB, peak:4.0 GB
[12/06 16:34:09   5218s] ### cal_flow starts on Fri Dec  6 16:34:09 2024 with memory = 3698.63 (MB), peak = 4105.07 (MB)
[12/06 16:34:10   5219s] ### cal_flow cpu:00:00:01, real:00:00:01, mem:3.6 GB, peak:4.0 GB
[12/06 16:34:10   5219s] ### cal_base_flow cpu:00:00:01, real:00:00:01, mem:3.6 GB, peak:4.0 GB
[12/06 16:34:10   5219s] ### generate_cong_map_content starts on Fri Dec  6 16:34:10 2024 with memory = 3698.63 (MB), peak = 4105.07 (MB)
[12/06 16:34:10   5219s] ### Sync with Inovus CongMap starts on Fri Dec  6 16:34:10 2024 with memory = 3704.37 (MB), peak = 4105.07 (MB)
[12/06 16:34:10   5219s] #Hotspot report including placement blocked areas
[12/06 16:34:10   5219s] OPERPROF: Starting HotSpotCal at level 1, MEM:4059.2M, EPOCH TIME: 1733520850.377192
[12/06 16:34:10   5219s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[12/06 16:34:10   5219s] [hotspot] |   layer    |  max hotspot  | total hotspot |            hotspot bbox             |
[12/06 16:34:10   5219s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[12/06 16:34:10   5219s] [hotspot] |   M1(H)    |          0.79 |          3.41 |  1483.19   273.60  1500.01   302.39 |
[12/06 16:34:10   5219s] [hotspot] |   M2(V)    |          0.52 |          2.89 |   921.60   216.00   950.39   244.80 |
[12/06 16:34:10   5219s] [hotspot] |   M3(H)    |         26.75 |         87.67 |   921.60   230.40   964.80   273.60 |
[12/06 16:34:10   5219s] [hotspot] |   M4(V)    |          4.46 |          6.56 |   936.00   230.40   964.80   259.19 |
[12/06 16:34:10   5219s] [hotspot] |   M5(H)    |        284.00 |       5231.15 |   648.00   604.79   720.00   676.79 |
[12/06 16:34:10   5219s] [hotspot] |   M6(V)    |        241.84 |       5329.90 |   907.20   187.19  1008.00   288.00 |
[12/06 16:34:10   5219s] [hotspot] |   M7(H)    |          0.00 |          0.00 |   (none)                            |
[12/06 16:34:10   5219s] [hotspot] |   M8(V)    |          4.72 |         12.33 |   936.00   216.00   964.80   244.80 |
[12/06 16:34:10   5219s] [hotspot] |   M9(H)    |          0.00 |          0.00 |   (none)                            |
[12/06 16:34:10   5219s] [hotspot] |   AP(V)    |          0.00 |          0.00 |   (none)                            |
[12/06 16:34:10   5219s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[12/06 16:34:10   5219s] [hotspot] |   worst    | (M5)   284.00 | (M6)  5329.90 |                                     |
[12/06 16:34:10   5219s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[12/06 16:34:10   5219s] [hotspot] | all layers |          4.59 |          7.48 |                                     |
[12/06 16:34:10   5219s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[12/06 16:34:10   5219s] Local HotSpot Analysis (blockage included) (3d): normalized max congestion hotspot area = 4.59, normalized total congestion hotspot area = 7.48 (area is in unit of 4 std-cell row bins)
[12/06 16:34:10   5219s] Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 4.59/7.48 (area is in unit of 4 std-cell row bins)
[12/06 16:34:10   5219s] [hotspot] max/total 4.59/7.48, big hotspot (>10) total 3.28
[12/06 16:34:10   5219s] [hotspot] top 3 congestion hotspot bounding boxes and scores of all layers hotspot
[12/06 16:34:10   5219s] [hotspot] +-----+-------------------------------------+---------------+
[12/06 16:34:10   5219s] [hotspot] | top |            hotspot bbox             | hotspot score |
[12/06 16:34:10   5219s] [hotspot] +-----+-------------------------------------+---------------+
[12/06 16:34:10   5219s] [hotspot] |  1  |   662.39   633.60   691.20   662.39 |        3.93   |
[12/06 16:34:10   5219s] [hotspot] +-----+-------------------------------------+---------------+
[12/06 16:34:10   5219s] [hotspot] |  2  |   936.00   230.40   964.80   259.19 |        2.62   |
[12/06 16:34:10   5219s] [hotspot] +-----+-------------------------------------+---------------+
[12/06 16:34:10   5219s] [hotspot] |  3  |   907.20   244.80   936.00   273.60 |        0.26   |
[12/06 16:34:10   5219s] [hotspot] +-----+-------------------------------------+---------------+
[12/06 16:34:10   5219s] Top 3 hotspots total area: 6.82
[12/06 16:34:10   5219s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.495, REAL:0.497, MEM:4075.2M, EPOCH TIME: 1733520850.873756
[12/06 16:34:10   5219s] ### Sync with Inovus CongMap cpu:00:00:00, real:00:00:01, mem:3.6 GB, peak:4.0 GB
[12/06 16:34:10   5219s] ### generate_cong_map_content cpu:00:00:01, real:00:00:01, mem:3.6 GB, peak:4.0 GB
[12/06 16:34:10   5219s] ### update starts on Fri Dec  6 16:34:10 2024 with memory = 3683.58 (MB), peak = 4105.07 (MB)
[12/06 16:34:11   5219s] #Complete Global Routing.
[12/06 16:34:11   5220s] #Total number of nets with non-default rule or having extra spacing = 2092
[12/06 16:34:11   5220s] #Total wire length = 5065655 um.
[12/06 16:34:11   5220s] #Total half perimeter of net bounding box = 3632277 um.
[12/06 16:34:11   5220s] #Total wire length on LAYER M1 = 29692 um.
[12/06 16:34:11   5220s] #Total wire length on LAYER M2 = 848201 um.
[12/06 16:34:11   5220s] #Total wire length on LAYER M3 = 1591752 um.
[12/06 16:34:11   5220s] #Total wire length on LAYER M4 = 1263961 um.
[12/06 16:34:11   5220s] #Total wire length on LAYER M5 = 512 um.
[12/06 16:34:11   5220s] #Total wire length on LAYER M6 = 213 um.
[12/06 16:34:11   5220s] #Total wire length on LAYER M7 = 721981 um.
[12/06 16:34:11   5220s] #Total wire length on LAYER M8 = 516254 um.
[12/06 16:34:11   5220s] #Total wire length on LAYER M9 = 93090 um.
[12/06 16:34:11   5220s] #Total wire length on LAYER AP = 0 um.
[12/06 16:34:11   5220s] #Total number of vias = 1208451
[12/06 16:34:11   5220s] #Total number of multi-cut vias = 1714 (  0.1%)
[12/06 16:34:11   5220s] #Total number of single cut vias = 1206737 ( 99.9%)
[12/06 16:34:11   5220s] #Up-Via Summary (total 1208451):
[12/06 16:34:11   5220s] #                   single-cut          multi-cut      Total
[12/06 16:34:11   5220s] #-----------------------------------------------------------
[12/06 16:34:11   5220s] # M1            474452 ( 99.6%)      1707 (  0.4%)     476159
[12/06 16:34:11   5220s] # M2            410830 (100.0%)         0 (  0.0%)     410830
[12/06 16:34:11   5220s] # M3            201279 (100.0%)         0 (  0.0%)     201279
[12/06 16:34:11   5220s] # M4             28752 (100.0%)         0 (  0.0%)      28752
[12/06 16:34:11   5220s] # M5             28730 (100.0%)         0 (  0.0%)      28730
[12/06 16:34:11   5220s] # M6             28723 (100.0%)         7 (  0.0%)      28730
[12/06 16:34:11   5220s] # M7             26839 (100.0%)         0 (  0.0%)      26839
[12/06 16:34:11   5220s] # M8              7132 (100.0%)         0 (  0.0%)       7132
[12/06 16:34:11   5220s] #-----------------------------------------------------------
[12/06 16:34:11   5220s] #              1206737 ( 99.9%)      1714 (  0.1%)    1208451 
[12/06 16:34:11   5220s] #
[12/06 16:34:11   5220s] ### update cpu:00:00:00, real:00:00:00, mem:3.6 GB, peak:4.0 GB
[12/06 16:34:11   5220s] ### report_overcon starts on Fri Dec  6 16:34:11 2024 with memory = 3683.58 (MB), peak = 4105.07 (MB)
[12/06 16:34:11   5220s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.6 GB, peak:4.0 GB
[12/06 16:34:11   5220s] ### report_overcon starts on Fri Dec  6 16:34:11 2024 with memory = 3683.58 (MB), peak = 4105.07 (MB)
[12/06 16:34:11   5220s] #Max overcon = 7 tracks.
[12/06 16:34:11   5220s] #Total overcon = 0.37%.
[12/06 16:34:11   5220s] #Worst layer Gcell overcon rate = 1.08%.
[12/06 16:34:11   5220s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.6 GB, peak:4.0 GB
[12/06 16:34:11   5220s] ### route_end cpu:00:00:03, real:00:00:03, mem:3.6 GB, peak:4.0 GB
[12/06 16:34:12   5221s] ### global_route design signature (36): route=280917463 net_attr=1429291807
[12/06 16:34:12   5221s] #
[12/06 16:34:12   5221s] #Global routing statistics:
[12/06 16:34:12   5221s] #Cpu time = 00:06:06
[12/06 16:34:12   5221s] #Elapsed time = 00:06:07
[12/06 16:34:12   5221s] #Increased memory = 225.33 (MB)
[12/06 16:34:12   5221s] #Total memory = 3677.36 (MB)
[12/06 16:34:12   5221s] #Peak memory = 4105.07 (MB)
[12/06 16:34:12   5221s] #
[12/06 16:34:12   5221s] #Finished global routing on Fri Dec  6 16:34:12 2024
[12/06 16:34:12   5221s] #
[12/06 16:34:12   5221s] #
[12/06 16:34:12   5221s] ### Time Record (Global Routing) is uninstalled.
[12/06 16:34:12   5221s] ### Time Record (Data Preparation) is installed.
[12/06 16:34:12   5221s] ### Time Record (Data Preparation) is uninstalled.
[12/06 16:34:13   5222s] ### track-assign external-init starts on Fri Dec  6 16:34:13 2024 with memory = 3644.87 (MB), peak = 4105.07 (MB)
[12/06 16:34:13   5222s] ### Time Record (Track Assignment) is installed.
[12/06 16:34:13   5222s] ### Time Record (Track Assignment) is uninstalled.
[12/06 16:34:13   5222s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:3.6 GB, peak:4.0 GB
[12/06 16:34:13   5222s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3644.87 (MB), peak = 4105.07 (MB)
[12/06 16:34:13   5222s] ### track-assign engine-init starts on Fri Dec  6 16:34:13 2024 with memory = 3644.87 (MB), peak = 4105.07 (MB)
[12/06 16:34:13   5222s] ### Time Record (Track Assignment) is installed.
[12/06 16:34:14   5222s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:3.6 GB, peak:4.0 GB
[12/06 16:34:14   5222s] ### track-assign core-engine starts on Fri Dec  6 16:34:14 2024 with memory = 3644.87 (MB), peak = 4105.07 (MB)
[12/06 16:34:14   5222s] #Start Track Assignment.
[12/06 16:34:38   5247s] #Done with 271099 horizontal wires in 16 hboxes and 300335 vertical wires in 16 hboxes.
[12/06 16:35:05   5274s] #Done with 73136 horizontal wires in 16 hboxes and 57770 vertical wires in 16 hboxes.
[12/06 16:35:11   5280s] #Done with 16 horizontal wires in 16 hboxes and 16 vertical wires in 16 hboxes.
[12/06 16:35:11   5280s] #
[12/06 16:35:11   5280s] #Track assignment summary:
[12/06 16:35:11   5280s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[12/06 16:35:11   5280s] #------------------------------------------------------------------------
[12/06 16:35:11   5280s] # M1         29495.27 	  0.44%  	  0.00% 	  0.20%
[12/06 16:35:11   5280s] # M2        811136.14 	  0.14%  	  0.00% 	  0.02%
[12/06 16:35:11   5280s] # M3       1391936.47 	  0.42%  	  0.00% 	  0.07%
[12/06 16:35:11   5280s] # M4       1161741.36 	  0.18%  	  0.00% 	  0.07%
[12/06 16:35:11   5280s] # M5           496.50 	  0.00%  	  0.00% 	  0.00%
[12/06 16:35:11   5280s] # M6           200.40 	  0.05%  	  0.00% 	  0.00%
[12/06 16:35:11   5280s] # M7        717113.43 	  0.03%  	  0.00% 	  0.00%
[12/06 16:35:11   5280s] # M8        516094.32 	  0.06%  	  0.00% 	  0.00%
[12/06 16:35:11   5280s] # M9         93930.20 	  0.16%  	  0.10% 	  0.00%
[12/06 16:35:11   5280s] # AP             0.00 	  0.00%  	  0.00% 	  0.00%
[12/06 16:35:11   5280s] #------------------------------------------------------------------------
[12/06 16:35:11   5280s] # All     4722144.09  	  0.21% 	  0.00% 	  0.00%
[12/06 16:35:11   5280s] #Complete Track Assignment.
[12/06 16:35:12   5280s] #Total number of nets with non-default rule or having extra spacing = 2092
[12/06 16:35:12   5280s] #Total wire length = 5014393 um.
[12/06 16:35:12   5280s] #Total half perimeter of net bounding box = 3632277 um.
[12/06 16:35:12   5280s] #Total wire length on LAYER M1 = 29520 um.
[12/06 16:35:12   5280s] #Total wire length on LAYER M2 = 831687 um.
[12/06 16:35:12   5280s] #Total wire length on LAYER M3 = 1580664 um.
[12/06 16:35:12   5280s] #Total wire length on LAYER M4 = 1253547 um.
[12/06 16:35:12   5280s] #Total wire length on LAYER M5 = 503 um.
[12/06 16:35:12   5280s] #Total wire length on LAYER M6 = 201 um.
[12/06 16:35:12   5280s] #Total wire length on LAYER M7 = 715689 um.
[12/06 16:35:12   5280s] #Total wire length on LAYER M8 = 510098 um.
[12/06 16:35:12   5280s] #Total wire length on LAYER M9 = 92485 um.
[12/06 16:35:12   5280s] #Total wire length on LAYER AP = 0 um.
[12/06 16:35:12   5280s] #Total number of vias = 1208451
[12/06 16:35:12   5280s] #Total number of multi-cut vias = 1714 (  0.1%)
[12/06 16:35:12   5280s] #Total number of single cut vias = 1206737 ( 99.9%)
[12/06 16:35:12   5280s] #Up-Via Summary (total 1208451):
[12/06 16:35:12   5280s] #                   single-cut          multi-cut      Total
[12/06 16:35:12   5280s] #-----------------------------------------------------------
[12/06 16:35:12   5280s] # M1            474452 ( 99.6%)      1707 (  0.4%)     476159
[12/06 16:35:12   5280s] # M2            410830 (100.0%)         0 (  0.0%)     410830
[12/06 16:35:12   5280s] # M3            201279 (100.0%)         0 (  0.0%)     201279
[12/06 16:35:12   5280s] # M4             28752 (100.0%)         0 (  0.0%)      28752
[12/06 16:35:12   5280s] # M5             28730 (100.0%)         0 (  0.0%)      28730
[12/06 16:35:12   5280s] # M6             28723 (100.0%)         7 (  0.0%)      28730
[12/06 16:35:12   5280s] # M7             26839 (100.0%)         0 (  0.0%)      26839
[12/06 16:35:12   5280s] # M8              7132 (100.0%)         0 (  0.0%)       7132
[12/06 16:35:12   5280s] #-----------------------------------------------------------
[12/06 16:35:12   5280s] #              1206737 ( 99.9%)      1714 (  0.1%)    1208451 
[12/06 16:35:12   5280s] #
[12/06 16:35:12   5281s] ### track_assign design signature (39): route=2129363087
[12/06 16:35:12   5281s] ### track-assign core-engine cpu:00:00:58, real:00:00:58, mem:3.6 GB, peak:4.0 GB
[12/06 16:35:12   5281s] ### Time Record (Track Assignment) is uninstalled.
[12/06 16:35:13   5281s] #cpu time = 00:00:59, elapsed time = 00:00:59, memory = 3675.60 (MB), peak = 4105.07 (MB)
[12/06 16:35:13   5281s] #
[12/06 16:35:13   5281s] #number of short segments in preferred routing layers
[12/06 16:35:13   5281s] #	M8        Total 
[12/06 16:35:13   5281s] #	251       251       
[12/06 16:35:13   5281s] #
[12/06 16:35:13   5282s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[12/06 16:35:13   5282s] #Cpu time = 00:07:13
[12/06 16:35:13   5282s] #Elapsed time = 00:07:14
[12/06 16:35:13   5282s] #Increased memory = 236.02 (MB)
[12/06 16:35:13   5282s] #Total memory = 3678.38 (MB)
[12/06 16:35:13   5282s] #Peak memory = 4105.07 (MB)
[12/06 16:35:14   5283s] ### Time Record (Detail Routing) is installed.
[12/06 16:35:15   5284s] ### drc_pitch = 17000 ( 8.50000 um) drc_range = 10000 ( 5.00000 um) route_pitch = 16000 ( 8.00000 um) patch_pitch = 10400 ( 5.20000 um) top_route_layer = 10 top_pin_layer = 10
[12/06 16:35:16   5285s] #
[12/06 16:35:16   5285s] #Start Detail Routing..
[12/06 16:35:16   5285s] #start initial detail routing ...
[12/06 16:35:16   5285s] ### Design has 0 dirty nets, 191203 dirty-areas)
[12/06 16:37:15   5403s] #    completing 10% with 492 violations
[12/06 16:37:15   5403s] #    elapsed time = 00:01:59, memory = 3847.11 (MB)
[12/06 16:39:29   5537s] #    completing 20% with 837 violations
[12/06 16:39:29   5537s] #    elapsed time = 00:04:13, memory = 3846.07 (MB)
[12/06 16:41:30   5658s] #    completing 30% with 908 violations
[12/06 16:41:30   5658s] #    elapsed time = 00:06:14, memory = 3860.93 (MB)
[12/06 16:43:36   5783s] #    completing 40% with 1142 violations
[12/06 16:43:36   5783s] #    elapsed time = 00:08:20, memory = 3858.81 (MB)
[12/06 16:45:45   5913s] #    completing 50% with 1420 violations
[12/06 16:45:45   5913s] #    elapsed time = 00:10:29, memory = 3865.98 (MB)
[12/06 16:47:47   6034s] #    completing 60% with 1561 violations
[12/06 16:47:47   6034s] #    elapsed time = 00:12:31, memory = 3866.23 (MB)
[12/06 16:50:09   6176s] #    completing 70% with 1582 violations
[12/06 16:50:09   6176s] #    elapsed time = 00:14:52, memory = 3861.79 (MB)
[12/06 16:52:13   6300s] #    completing 80% with 1832 violations
[12/06 16:52:13   6300s] #    elapsed time = 00:16:57, memory = 3858.80 (MB)
[12/06 16:54:17   6423s] #    completing 90% with 1845 violations
[12/06 16:54:17   6423s] #    elapsed time = 00:19:00, memory = 3862.58 (MB)
[12/06 16:56:24   6551s] #    completing 100% with 1731 violations
[12/06 16:56:24   6551s] #    elapsed time = 00:21:08, memory = 3859.00 (MB)
[12/06 16:56:27   6553s] ### Routing stats: routing = 61.72% drc-check-only = 13.17% dirty-area = 63.18%
[12/06 16:56:27   6553s] #   number of violations = 1732
[12/06 16:56:27   6553s] #
[12/06 16:56:27   6553s] #    By Layer and Type :
[12/06 16:56:27   6553s] #	         MetSpc   EOLSpc    Short   CutSpc   MinCut      Mar   Totals
[12/06 16:56:27   6553s] #	M1            1        2        2      179        0        0      184
[12/06 16:56:27   6553s] #	M2          111       53     1281        0        0       42     1487
[12/06 16:56:27   6553s] #	M3            3        1       20        0        0        0       24
[12/06 16:56:27   6553s] #	M4            0        0        5        0        0        0        5
[12/06 16:56:27   6553s] #	M5            0        0        0        0        0        0        0
[12/06 16:56:27   6553s] #	M6            0        0        0        0        2        0        2
[12/06 16:56:27   6553s] #	M7            3        1       26        0        0        0       30
[12/06 16:56:27   6553s] #	Totals      118       57     1334      179        2       42     1732
[12/06 16:56:27   6553s] #cpu time = 00:21:08, elapsed time = 00:21:11, memory = 3669.13 (MB), peak = 4105.07 (MB)
[12/06 16:56:38   6564s] #start 1st optimization iteration ...
[12/06 16:57:32   6619s] ### Routing stats: routing = 61.72% drc-check-only = 13.17% dirty-area = 63.18%
[12/06 16:57:32   6619s] #   number of violations = 1508
[12/06 16:57:32   6619s] #
[12/06 16:57:32   6619s] #    By Layer and Type :
[12/06 16:57:32   6619s] #	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Totals
[12/06 16:57:32   6619s] #	M1           18       12        0        0        1        0       31
[12/06 16:57:32   6619s] #	M2          226       44     1050       68        1       78     1467
[12/06 16:57:32   6619s] #	M3            0        0        3        0        0        0        3
[12/06 16:57:32   6619s] #	M4            0        0        0        0        0        0        0
[12/06 16:57:32   6619s] #	M5            0        0        0        0        0        0        0
[12/06 16:57:32   6619s] #	M6            0        0        0        0        0        0        0
[12/06 16:57:32   6619s] #	M7            0        0        7        0        0        0        7
[12/06 16:57:32   6619s] #	Totals      244       56     1060       68        2       78     1508
[12/06 16:57:32   6619s] #    number of process antenna violations = 170
[12/06 16:57:32   6619s] #cpu time = 00:00:55, elapsed time = 00:00:55, memory = 3669.14 (MB), peak = 4105.07 (MB)
[12/06 16:57:32   6619s] #start 2nd optimization iteration ...
[12/06 16:58:32   6678s] ### Routing stats: routing = 61.72% drc-check-only = 13.17% dirty-area = 63.18%
[12/06 16:58:32   6678s] #   number of violations = 1655
[12/06 16:58:32   6678s] #
[12/06 16:58:32   6678s] #    By Layer and Type :
[12/06 16:58:32   6678s] #	         MetSpc   EOLSpc    Short   MinStp      Mar   Totals
[12/06 16:58:32   6678s] #	M1            2        1        0        0        0        3
[12/06 16:58:32   6678s] #	M2          328       62     1022      163       74     1649
[12/06 16:58:32   6678s] #	M3            0        0        0        0        0        0
[12/06 16:58:32   6678s] #	M4            0        0        0        0        0        0
[12/06 16:58:32   6678s] #	M5            0        0        0        0        0        0
[12/06 16:58:32   6678s] #	M6            0        0        0        0        0        0
[12/06 16:58:32   6678s] #	M7            0        0        3        0        0        3
[12/06 16:58:32   6678s] #	Totals      330       63     1025      163       74     1655
[12/06 16:58:32   6678s] #cpu time = 00:00:59, elapsed time = 00:00:59, memory = 3669.44 (MB), peak = 4105.07 (MB)
[12/06 16:58:32   6678s] #start 3rd optimization iteration ...
[12/06 16:59:47   6753s] ### Routing stats: routing = 61.72% drc-check-only = 13.17% dirty-area = 63.18%
[12/06 16:59:47   6753s] #   number of violations = 14
[12/06 16:59:47   6753s] #
[12/06 16:59:47   6753s] #    By Layer and Type :
[12/06 16:59:47   6753s] #	         MetSpc   EOLSpc    Short     Loop   Totals
[12/06 16:59:47   6753s] #	M1            0        0        0        0        0
[12/06 16:59:47   6753s] #	M2            6        1        2        2       11
[12/06 16:59:47   6753s] #	M3            0        0        1        0        1
[12/06 16:59:47   6753s] #	M4            0        0        0        0        0
[12/06 16:59:47   6753s] #	M5            0        0        0        0        0
[12/06 16:59:47   6753s] #	M6            0        0        0        0        0
[12/06 16:59:47   6753s] #	M7            0        0        2        0        2
[12/06 16:59:47   6753s] #	Totals        6        1        5        2       14
[12/06 16:59:47   6753s] #cpu time = 00:01:15, elapsed time = 00:01:15, memory = 3668.69 (MB), peak = 4105.07 (MB)
[12/06 16:59:47   6753s] #start 4th optimization iteration ...
[12/06 16:59:49   6755s] ### Routing stats: routing = 61.72% drc-check-only = 13.17% dirty-area = 63.18%
[12/06 16:59:49   6755s] #   number of violations = 2
[12/06 16:59:49   6755s] #
[12/06 16:59:49   6755s] #    By Layer and Type :
[12/06 16:59:49   6755s] #	          Short   Totals
[12/06 16:59:49   6755s] #	M1            0        0
[12/06 16:59:49   6755s] #	M2            0        0
[12/06 16:59:49   6755s] #	M3            0        0
[12/06 16:59:49   6755s] #	M4            0        0
[12/06 16:59:49   6755s] #	M5            0        0
[12/06 16:59:49   6755s] #	M6            0        0
[12/06 16:59:49   6755s] #	M7            2        2
[12/06 16:59:49   6755s] #	Totals        2        2
[12/06 16:59:49   6755s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3670.06 (MB), peak = 4105.07 (MB)
[12/06 16:59:49   6755s] #start 5th optimization iteration ...
[12/06 16:59:50   6756s] ### Routing stats: routing = 61.72% drc-check-only = 13.17% dirty-area = 63.18%
[12/06 16:59:50   6756s] #   number of violations = 2
[12/06 16:59:50   6756s] #
[12/06 16:59:50   6756s] #    By Layer and Type :
[12/06 16:59:50   6756s] #	          Short   Totals
[12/06 16:59:50   6756s] #	M1            0        0
[12/06 16:59:50   6756s] #	M2            0        0
[12/06 16:59:50   6756s] #	M3            0        0
[12/06 16:59:50   6756s] #	M4            0        0
[12/06 16:59:50   6756s] #	M5            0        0
[12/06 16:59:50   6756s] #	M6            0        0
[12/06 16:59:50   6756s] #	M7            2        2
[12/06 16:59:50   6756s] #	Totals        2        2
[12/06 16:59:50   6756s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3670.45 (MB), peak = 4105.07 (MB)
[12/06 16:59:50   6756s] #start 6th optimization iteration ...
[12/06 16:59:51   6757s] ### Routing stats: routing = 61.72% drc-check-only = 13.17% dirty-area = 63.18%
[12/06 16:59:51   6757s] #   number of violations = 2
[12/06 16:59:51   6757s] #
[12/06 16:59:51   6757s] #    By Layer and Type :
[12/06 16:59:51   6757s] #	          Short   Totals
[12/06 16:59:51   6757s] #	M1            0        0
[12/06 16:59:51   6757s] #	M2            0        0
[12/06 16:59:51   6757s] #	M3            0        0
[12/06 16:59:51   6757s] #	M4            0        0
[12/06 16:59:51   6757s] #	M5            0        0
[12/06 16:59:51   6757s] #	M6            0        0
[12/06 16:59:51   6757s] #	M7            2        2
[12/06 16:59:51   6757s] #	Totals        2        2
[12/06 16:59:51   6757s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3670.40 (MB), peak = 4105.07 (MB)
[12/06 16:59:51   6757s] #start 7th optimization iteration ...
[12/06 16:59:52   6758s] ### Routing stats: routing = 61.72% drc-check-only = 13.17% dirty-area = 63.18%
[12/06 16:59:52   6758s] #   number of violations = 2
[12/06 16:59:52   6758s] #
[12/06 16:59:52   6758s] #    By Layer and Type :
[12/06 16:59:52   6758s] #	          Short   Totals
[12/06 16:59:52   6758s] #	M1            0        0
[12/06 16:59:52   6758s] #	M2            0        0
[12/06 16:59:52   6758s] #	M3            0        0
[12/06 16:59:52   6758s] #	M4            0        0
[12/06 16:59:52   6758s] #	M5            0        0
[12/06 16:59:52   6758s] #	M6            0        0
[12/06 16:59:52   6758s] #	M7            2        2
[12/06 16:59:52   6758s] #	Totals        2        2
[12/06 16:59:52   6758s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3671.25 (MB), peak = 4105.07 (MB)
[12/06 16:59:52   6758s] #start 8th optimization iteration ...
[12/06 16:59:53   6759s] ### Routing stats: routing = 61.72% drc-check-only = 13.17% dirty-area = 63.18%
[12/06 16:59:53   6759s] #   number of violations = 1
[12/06 16:59:53   6759s] #
[12/06 16:59:53   6759s] #    By Layer and Type :
[12/06 16:59:53   6759s] #	          Short   Totals
[12/06 16:59:53   6759s] #	M1            0        0
[12/06 16:59:53   6759s] #	M2            0        0
[12/06 16:59:53   6759s] #	M3            0        0
[12/06 16:59:53   6759s] #	M4            0        0
[12/06 16:59:53   6759s] #	M5            0        0
[12/06 16:59:53   6759s] #	M6            0        0
[12/06 16:59:53   6759s] #	M7            1        1
[12/06 16:59:53   6759s] #	Totals        1        1
[12/06 16:59:53   6759s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3671.25 (MB), peak = 4105.07 (MB)
[12/06 16:59:53   6759s] #start 9th optimization iteration ...
[12/06 16:59:54   6760s] ### Routing stats: routing = 61.72% drc-check-only = 13.17% dirty-area = 63.18%
[12/06 16:59:54   6760s] #   number of violations = 1
[12/06 16:59:54   6760s] #
[12/06 16:59:54   6760s] #    By Layer and Type :
[12/06 16:59:54   6760s] #	          Short   Totals
[12/06 16:59:54   6760s] #	M1            0        0
[12/06 16:59:54   6760s] #	M2            0        0
[12/06 16:59:54   6760s] #	M3            0        0
[12/06 16:59:54   6760s] #	M4            0        0
[12/06 16:59:54   6760s] #	M5            0        0
[12/06 16:59:54   6760s] #	M6            0        0
[12/06 16:59:54   6760s] #	M7            1        1
[12/06 16:59:54   6760s] #	Totals        1        1
[12/06 16:59:54   6760s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3671.36 (MB), peak = 4105.07 (MB)
[12/06 16:59:54   6760s] #start 10th optimization iteration ...
[12/06 16:59:55   6761s] ### Routing stats: routing = 61.72% drc-check-only = 13.17% dirty-area = 63.18%
[12/06 16:59:55   6761s] #   number of violations = 0
[12/06 16:59:55   6761s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3669.78 (MB), peak = 4105.07 (MB)
[12/06 16:59:56   6762s] #Complete Detail Routing.
[12/06 16:59:56   6763s] #Total number of nets with non-default rule or having extra spacing = 2092
[12/06 16:59:56   6763s] #Total wire length = 5059368 um.
[12/06 16:59:56   6763s] #Total half perimeter of net bounding box = 3632277 um.
[12/06 16:59:56   6763s] #Total wire length on LAYER M1 = 56868 um.
[12/06 16:59:56   6763s] #Total wire length on LAYER M2 = 1021430 um.
[12/06 16:59:56   6763s] #Total wire length on LAYER M3 = 1584781 um.
[12/06 16:59:56   6763s] #Total wire length on LAYER M4 = 1130579 um.
[12/06 16:59:56   6763s] #Total wire length on LAYER M5 = 8888 um.
[12/06 16:59:56   6763s] #Total wire length on LAYER M6 = 13008 um.
[12/06 16:59:56   6763s] #Total wire length on LAYER M7 = 689116 um.
[12/06 16:59:56   6763s] #Total wire length on LAYER M8 = 471114 um.
[12/06 16:59:56   6763s] #Total wire length on LAYER M9 = 83585 um.
[12/06 16:59:56   6763s] #Total wire length on LAYER AP = 0 um.
[12/06 16:59:56   6763s] #Total number of vias = 1255292
[12/06 16:59:56   6763s] #Total number of multi-cut vias = 5872 (  0.5%)
[12/06 16:59:56   6763s] #Total number of single cut vias = 1249420 ( 99.5%)
[12/06 16:59:56   6763s] #Up-Via Summary (total 1255292):
[12/06 16:59:56   6763s] #                   single-cut          multi-cut      Total
[12/06 16:59:56   6763s] #-----------------------------------------------------------
[12/06 16:59:56   6763s] # M1            482270 ( 99.5%)      2653 (  0.5%)     484923
[12/06 16:59:56   6763s] # M2            470916 (100.0%)         0 (  0.0%)     470916
[12/06 16:59:56   6763s] # M3            188539 (100.0%)         0 (  0.0%)     188539
[12/06 16:59:56   6763s] # M4             30969 (100.0%)         0 (  0.0%)      30969
[12/06 16:59:56   6763s] # M5             29536 (100.0%)         0 (  0.0%)      29536
[12/06 16:59:56   6763s] # M6             27411 ( 89.5%)      3219 ( 10.5%)      30630
[12/06 16:59:56   6763s] # M7             14411 (100.0%)         0 (  0.0%)      14411
[12/06 16:59:56   6763s] # M8              5368 (100.0%)         0 (  0.0%)       5368
[12/06 16:59:56   6763s] #-----------------------------------------------------------
[12/06 16:59:56   6763s] #              1249420 ( 99.5%)      5872 (  0.5%)    1255292 
[12/06 16:59:56   6763s] #
[12/06 16:59:57   6763s] #Total number of DRC violations = 0
[12/06 16:59:57   6763s] ### Time Record (Detail Routing) is uninstalled.
[12/06 16:59:57   6763s] #Cpu time = 00:24:41
[12/06 16:59:57   6763s] #Elapsed time = 00:24:44
[12/06 16:59:57   6763s] #Increased memory = -8.58 (MB)
[12/06 16:59:57   6763s] #Total memory = 3669.87 (MB)
[12/06 16:59:57   6763s] #Peak memory = 4105.07 (MB)
[12/06 16:59:57   6763s] ### Time Record (Antenna Fixing) is installed.
[12/06 16:59:58   6764s] #
[12/06 16:59:58   6764s] #start routing for process antenna violation fix ...
[12/06 16:59:59   6765s] ### drc_pitch = 17000 ( 8.50000 um) drc_range = 10000 ( 5.00000 um) route_pitch = 16000 ( 8.00000 um) patch_pitch = 10400 ( 5.20000 um) top_route_layer = 10 top_pin_layer = 10
[12/06 17:00:15   6781s] #cpu time = 00:00:17, elapsed time = 00:00:17, memory = 3668.27 (MB), peak = 4105.07 (MB)
[12/06 17:00:15   6781s] #
[12/06 17:00:15   6781s] #Total number of nets with non-default rule or having extra spacing = 2092
[12/06 17:00:15   6781s] #Total wire length = 5059461 um.
[12/06 17:00:15   6781s] #Total half perimeter of net bounding box = 3632277 um.
[12/06 17:00:15   6781s] #Total wire length on LAYER M1 = 56868 um.
[12/06 17:00:15   6781s] #Total wire length on LAYER M2 = 1021419 um.
[12/06 17:00:15   6781s] #Total wire length on LAYER M3 = 1584781 um.
[12/06 17:00:15   6781s] #Total wire length on LAYER M4 = 1130590 um.
[12/06 17:00:15   6781s] #Total wire length on LAYER M5 = 8890 um.
[12/06 17:00:15   6781s] #Total wire length on LAYER M6 = 13008 um.
[12/06 17:00:15   6781s] #Total wire length on LAYER M7 = 689113 um.
[12/06 17:00:15   6781s] #Total wire length on LAYER M8 = 471121 um.
[12/06 17:00:15   6781s] #Total wire length on LAYER M9 = 83670 um.
[12/06 17:00:15   6781s] #Total wire length on LAYER AP = 0 um.
[12/06 17:00:15   6781s] #Total number of vias = 1255520
[12/06 17:00:15   6781s] #Total number of multi-cut vias = 5872 (  0.5%)
[12/06 17:00:15   6781s] #Total number of single cut vias = 1249648 ( 99.5%)
[12/06 17:00:15   6781s] #Up-Via Summary (total 1255520):
[12/06 17:00:15   6781s] #                   single-cut          multi-cut      Total
[12/06 17:00:15   6781s] #-----------------------------------------------------------
[12/06 17:00:15   6781s] # M1            482270 ( 99.5%)      2653 (  0.5%)     484923
[12/06 17:00:15   6781s] # M2            470920 (100.0%)         0 (  0.0%)     470920
[12/06 17:00:15   6781s] # M3            188547 (100.0%)         0 (  0.0%)     188547
[12/06 17:00:15   6781s] # M4             30985 (100.0%)         0 (  0.0%)      30985
[12/06 17:00:15   6781s] # M5             29536 (100.0%)         0 (  0.0%)      29536
[12/06 17:00:15   6781s] # M6             27411 ( 89.5%)      3219 ( 10.5%)      30630
[12/06 17:00:15   6781s] # M7             14429 (100.0%)         0 (  0.0%)      14429
[12/06 17:00:15   6781s] # M8              5550 (100.0%)         0 (  0.0%)       5550
[12/06 17:00:15   6781s] #-----------------------------------------------------------
[12/06 17:00:15   6781s] #              1249648 ( 99.5%)      5872 (  0.5%)    1255520 
[12/06 17:00:15   6781s] #
[12/06 17:00:15   6781s] #Total number of DRC violations = 0
[12/06 17:00:15   6781s] #Total number of process antenna violations = 0
[12/06 17:00:15   6781s] #Total number of net violated process antenna rule = 0
[12/06 17:00:15   6781s] #
[12/06 17:00:27   6793s] #
[12/06 17:00:27   6793s] #Total number of nets with non-default rule or having extra spacing = 2092
[12/06 17:00:27   6793s] #Total wire length = 5059461 um.
[12/06 17:00:27   6793s] #Total half perimeter of net bounding box = 3632277 um.
[12/06 17:00:27   6793s] #Total wire length on LAYER M1 = 56868 um.
[12/06 17:00:27   6793s] #Total wire length on LAYER M2 = 1021419 um.
[12/06 17:00:27   6793s] #Total wire length on LAYER M3 = 1584781 um.
[12/06 17:00:27   6793s] #Total wire length on LAYER M4 = 1130590 um.
[12/06 17:00:27   6793s] #Total wire length on LAYER M5 = 8890 um.
[12/06 17:00:27   6793s] #Total wire length on LAYER M6 = 13008 um.
[12/06 17:00:27   6793s] #Total wire length on LAYER M7 = 689113 um.
[12/06 17:00:27   6793s] #Total wire length on LAYER M8 = 471121 um.
[12/06 17:00:27   6793s] #Total wire length on LAYER M9 = 83670 um.
[12/06 17:00:27   6793s] #Total wire length on LAYER AP = 0 um.
[12/06 17:00:27   6793s] #Total number of vias = 1255520
[12/06 17:00:27   6793s] #Total number of multi-cut vias = 5872 (  0.5%)
[12/06 17:00:27   6793s] #Total number of single cut vias = 1249648 ( 99.5%)
[12/06 17:00:27   6793s] #Up-Via Summary (total 1255520):
[12/06 17:00:27   6793s] #                   single-cut          multi-cut      Total
[12/06 17:00:27   6793s] #-----------------------------------------------------------
[12/06 17:00:27   6793s] # M1            482270 ( 99.5%)      2653 (  0.5%)     484923
[12/06 17:00:27   6793s] # M2            470920 (100.0%)         0 (  0.0%)     470920
[12/06 17:00:27   6793s] # M3            188547 (100.0%)         0 (  0.0%)     188547
[12/06 17:00:27   6793s] # M4             30985 (100.0%)         0 (  0.0%)      30985
[12/06 17:00:27   6793s] # M5             29536 (100.0%)         0 (  0.0%)      29536
[12/06 17:00:27   6793s] # M6             27411 ( 89.5%)      3219 ( 10.5%)      30630
[12/06 17:00:27   6793s] # M7             14429 (100.0%)         0 (  0.0%)      14429
[12/06 17:00:27   6793s] # M8              5550 (100.0%)         0 (  0.0%)       5550
[12/06 17:00:27   6793s] #-----------------------------------------------------------
[12/06 17:00:27   6793s] #              1249648 ( 99.5%)      5872 (  0.5%)    1255520 
[12/06 17:00:27   6793s] #
[12/06 17:00:28   6793s] #Total number of DRC violations = 0
[12/06 17:00:28   6793s] #Total number of process antenna violations = 0
[12/06 17:00:28   6793s] #Total number of net violated process antenna rule = 0
[12/06 17:00:28   6793s] #
[12/06 17:00:28   6793s] ### Time Record (Antenna Fixing) is uninstalled.
[12/06 17:00:29   6795s] ### Time Record (Post Route Via Swapping) is installed.
[12/06 17:00:29   6795s] ### drc_pitch = 17000 ( 8.50000 um) drc_range = 10000 ( 5.00000 um) route_pitch = 16000 ( 8.00000 um) patch_pitch = 10400 ( 5.20000 um) top_route_layer = 10 top_pin_layer = 10
[12/06 17:00:30   6796s] #
[12/06 17:00:30   6796s] #Start Post Route via swapping...
[12/06 17:00:30   6796s] #61.75% of area are rerouted by ECO routing.
[12/06 17:03:32   6978s] #   number of violations = 0
[12/06 17:03:32   6978s] #cpu time = 00:03:02, elapsed time = 00:03:03, memory = 3666.34 (MB), peak = 4105.07 (MB)
[12/06 17:03:32   6978s] #CELL_VIEW torus_credit_D_W32,init has no DRC violation.
[12/06 17:03:32   6978s] #Total number of DRC violations = 0
[12/06 17:03:32   6978s] #Total number of process antenna violations = 0
[12/06 17:03:32   6978s] #Total number of net violated process antenna rule = 0
[12/06 17:03:32   6978s] #Post Route via swapping is done.
[12/06 17:03:32   6978s] ### Time Record (Post Route Via Swapping) is uninstalled.
[12/06 17:03:33   6978s] #Total number of nets with non-default rule or having extra spacing = 2092
[12/06 17:03:33   6978s] #Total wire length = 5059461 um.
[12/06 17:03:33   6978s] #Total half perimeter of net bounding box = 3632277 um.
[12/06 17:03:33   6978s] #Total wire length on LAYER M1 = 56868 um.
[12/06 17:03:33   6978s] #Total wire length on LAYER M2 = 1021419 um.
[12/06 17:03:33   6978s] #Total wire length on LAYER M3 = 1584781 um.
[12/06 17:03:33   6978s] #Total wire length on LAYER M4 = 1130590 um.
[12/06 17:03:33   6978s] #Total wire length on LAYER M5 = 8890 um.
[12/06 17:03:33   6978s] #Total wire length on LAYER M6 = 13008 um.
[12/06 17:03:33   6978s] #Total wire length on LAYER M7 = 689113 um.
[12/06 17:03:33   6978s] #Total wire length on LAYER M8 = 471121 um.
[12/06 17:03:33   6978s] #Total wire length on LAYER M9 = 83670 um.
[12/06 17:03:33   6978s] #Total wire length on LAYER AP = 0 um.
[12/06 17:03:33   6978s] #Total number of vias = 1255520
[12/06 17:03:33   6978s] #Total number of multi-cut vias = 985274 ( 78.5%)
[12/06 17:03:33   6978s] #Total number of single cut vias = 270246 ( 21.5%)
[12/06 17:03:33   6978s] #Up-Via Summary (total 1255520):
[12/06 17:03:33   6978s] #                   single-cut          multi-cut      Total
[12/06 17:03:33   6978s] #-----------------------------------------------------------
[12/06 17:03:33   6978s] # M1            250094 ( 51.6%)    234829 ( 48.4%)     484923
[12/06 17:03:33   6978s] # M2             14794 (  3.1%)    456126 ( 96.9%)     470920
[12/06 17:03:33   6978s] # M3              3099 (  1.6%)    185448 ( 98.4%)     188547
[12/06 17:03:33   6978s] # M4                16 (  0.1%)     30969 ( 99.9%)      30985
[12/06 17:03:33   6978s] # M5                56 (  0.2%)     29480 ( 99.8%)      29536
[12/06 17:03:33   6978s] # M6                42 (  0.1%)     30588 ( 99.9%)      30630
[12/06 17:03:33   6978s] # M7              1945 ( 13.5%)     12484 ( 86.5%)      14429
[12/06 17:03:33   6978s] # M8               200 (  3.6%)      5350 ( 96.4%)       5550
[12/06 17:03:33   6978s] #-----------------------------------------------------------
[12/06 17:03:33   6978s] #               270246 ( 21.5%)    985274 ( 78.5%)    1255520 
[12/06 17:03:33   6978s] #
[12/06 17:03:35   6980s] ### Time Record (Post Route Wire Spreading) is installed.
[12/06 17:03:35   6981s] ### drc_pitch = 17000 ( 8.50000 um) drc_range = 10000 ( 5.00000 um) route_pitch = 16000 ( 8.00000 um) patch_pitch = 10400 ( 5.20000 um) top_route_layer = 10 top_pin_layer = 10
[12/06 17:03:35   6981s] #
[12/06 17:03:35   6981s] #Start Post Route wire spreading..
[12/06 17:03:37   6982s] ### drc_pitch = 17000 ( 8.50000 um) drc_range = 10000 ( 5.00000 um) route_pitch = 16000 ( 8.00000 um) patch_pitch = 10400 ( 5.20000 um) top_route_layer = 10 top_pin_layer = 10
[12/06 17:03:37   6982s] #
[12/06 17:03:37   6982s] #Start DRC checking..
[12/06 17:05:31   7096s] #   number of violations = 0
[12/06 17:05:31   7096s] #cpu time = 00:01:54, elapsed time = 00:01:54, memory = 3666.90 (MB), peak = 4105.07 (MB)
[12/06 17:05:31   7096s] #CELL_VIEW torus_credit_D_W32,init has no DRC violation.
[12/06 17:05:31   7096s] #Total number of DRC violations = 0
[12/06 17:05:31   7096s] #Total number of process antenna violations = 0
[12/06 17:05:31   7096s] #Total number of net violated process antenna rule = 0
[12/06 17:05:32   7097s] #
[12/06 17:05:32   7097s] #Start data preparation for wire spreading...
[12/06 17:05:32   7097s] #
[12/06 17:05:32   7097s] #Data preparation is done on Fri Dec  6 17:05:32 2024
[12/06 17:05:32   7097s] #
[12/06 17:05:32   7097s] ### track-assign engine-init starts on Fri Dec  6 17:05:32 2024 with memory = 3666.90 (MB), peak = 4105.07 (MB)
[12/06 17:05:33   7098s] ### track-assign engine-init cpu:00:00:01, real:00:00:01, mem:3.6 GB, peak:4.0 GB
[12/06 17:05:33   7098s] #
[12/06 17:05:33   7098s] #Start Post Route Wire Spread.
[12/06 17:06:03   7129s] #Done with 52447 horizontal wires in 31 hboxes and 57467 vertical wires in 31 hboxes.
[12/06 17:06:05   7130s] #Complete Post Route Wire Spread.
[12/06 17:06:05   7130s] #
[12/06 17:06:05   7130s] #Total number of nets with non-default rule or having extra spacing = 2092
[12/06 17:06:05   7130s] #Total wire length = 5110183 um.
[12/06 17:06:05   7130s] #Total half perimeter of net bounding box = 3632277 um.
[12/06 17:06:05   7130s] #Total wire length on LAYER M1 = 57150 um.
[12/06 17:06:05   7130s] #Total wire length on LAYER M2 = 1027228 um.
[12/06 17:06:05   7130s] #Total wire length on LAYER M3 = 1598483 um.
[12/06 17:06:05   7130s] #Total wire length on LAYER M4 = 1149678 um.
[12/06 17:06:05   7130s] #Total wire length on LAYER M5 = 8903 um.
[12/06 17:06:05   7130s] #Total wire length on LAYER M6 = 13020 um.
[12/06 17:06:05   7130s] #Total wire length on LAYER M7 = 695686 um.
[12/06 17:06:05   7130s] #Total wire length on LAYER M8 = 475370 um.
[12/06 17:06:05   7130s] #Total wire length on LAYER M9 = 84665 um.
[12/06 17:06:05   7130s] #Total wire length on LAYER AP = 0 um.
[12/06 17:06:05   7130s] #Total number of vias = 1255520
[12/06 17:06:05   7130s] #Total number of multi-cut vias = 985274 ( 78.5%)
[12/06 17:06:05   7130s] #Total number of single cut vias = 270246 ( 21.5%)
[12/06 17:06:05   7130s] #Up-Via Summary (total 1255520):
[12/06 17:06:05   7130s] #                   single-cut          multi-cut      Total
[12/06 17:06:05   7130s] #-----------------------------------------------------------
[12/06 17:06:05   7130s] # M1            250094 ( 51.6%)    234829 ( 48.4%)     484923
[12/06 17:06:05   7130s] # M2             14794 (  3.1%)    456126 ( 96.9%)     470920
[12/06 17:06:05   7130s] # M3              3099 (  1.6%)    185448 ( 98.4%)     188547
[12/06 17:06:05   7130s] # M4                16 (  0.1%)     30969 ( 99.9%)      30985
[12/06 17:06:05   7130s] # M5                56 (  0.2%)     29480 ( 99.8%)      29536
[12/06 17:06:05   7130s] # M6                42 (  0.1%)     30588 ( 99.9%)      30630
[12/06 17:06:05   7130s] # M7              1945 ( 13.5%)     12484 ( 86.5%)      14429
[12/06 17:06:05   7130s] # M8               200 (  3.6%)      5350 ( 96.4%)       5550
[12/06 17:06:05   7130s] #-----------------------------------------------------------
[12/06 17:06:05   7130s] #               270246 ( 21.5%)    985274 ( 78.5%)    1255520 
[12/06 17:06:05   7130s] #
[12/06 17:06:08   7134s] ### drc_pitch = 17000 ( 8.50000 um) drc_range = 10000 ( 5.00000 um) route_pitch = 16000 ( 8.00000 um) patch_pitch = 10400 ( 5.20000 um) top_route_layer = 10 top_pin_layer = 10
[12/06 17:06:08   7134s] #
[12/06 17:06:08   7134s] #Start DRC checking..
[12/06 17:08:07   7252s] #   number of violations = 0
[12/06 17:08:07   7252s] #cpu time = 00:01:59, elapsed time = 00:01:59, memory = 3665.85 (MB), peak = 4105.07 (MB)
[12/06 17:08:07   7252s] #CELL_VIEW torus_credit_D_W32,init has no DRC violation.
[12/06 17:08:07   7252s] #Total number of DRC violations = 0
[12/06 17:08:07   7252s] #Total number of process antenna violations = 0
[12/06 17:08:07   7252s] #Total number of net violated process antenna rule = 0
[12/06 17:08:22   7268s] #   number of violations = 0
[12/06 17:08:22   7268s] #cpu time = 00:02:50, elapsed time = 00:02:51, memory = 3665.18 (MB), peak = 4105.07 (MB)
[12/06 17:08:22   7268s] #CELL_VIEW torus_credit_D_W32,init has no DRC violation.
[12/06 17:08:22   7268s] #Total number of DRC violations = 0
[12/06 17:08:22   7268s] #Total number of process antenna violations = 0
[12/06 17:08:22   7268s] #Total number of net violated process antenna rule = 0
[12/06 17:08:22   7268s] #Post Route wire spread is done.
[12/06 17:08:22   7268s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[12/06 17:08:23   7268s] #Total number of nets with non-default rule or having extra spacing = 2092
[12/06 17:08:23   7268s] #Total wire length = 5110183 um.
[12/06 17:08:23   7268s] #Total half perimeter of net bounding box = 3632277 um.
[12/06 17:08:23   7268s] #Total wire length on LAYER M1 = 57150 um.
[12/06 17:08:23   7268s] #Total wire length on LAYER M2 = 1027228 um.
[12/06 17:08:23   7268s] #Total wire length on LAYER M3 = 1598483 um.
[12/06 17:08:23   7268s] #Total wire length on LAYER M4 = 1149678 um.
[12/06 17:08:23   7268s] #Total wire length on LAYER M5 = 8903 um.
[12/06 17:08:23   7268s] #Total wire length on LAYER M6 = 13020 um.
[12/06 17:08:23   7268s] #Total wire length on LAYER M7 = 695686 um.
[12/06 17:08:23   7268s] #Total wire length on LAYER M8 = 475370 um.
[12/06 17:08:23   7268s] #Total wire length on LAYER M9 = 84665 um.
[12/06 17:08:23   7268s] #Total wire length on LAYER AP = 0 um.
[12/06 17:08:23   7268s] #Total number of vias = 1255520
[12/06 17:08:23   7268s] #Total number of multi-cut vias = 985274 ( 78.5%)
[12/06 17:08:23   7268s] #Total number of single cut vias = 270246 ( 21.5%)
[12/06 17:08:23   7268s] #Up-Via Summary (total 1255520):
[12/06 17:08:23   7268s] #                   single-cut          multi-cut      Total
[12/06 17:08:23   7268s] #-----------------------------------------------------------
[12/06 17:08:23   7268s] # M1            250094 ( 51.6%)    234829 ( 48.4%)     484923
[12/06 17:08:23   7268s] # M2             14794 (  3.1%)    456126 ( 96.9%)     470920
[12/06 17:08:23   7268s] # M3              3099 (  1.6%)    185448 ( 98.4%)     188547
[12/06 17:08:23   7268s] # M4                16 (  0.1%)     30969 ( 99.9%)      30985
[12/06 17:08:23   7268s] # M5                56 (  0.2%)     29480 ( 99.8%)      29536
[12/06 17:08:23   7268s] # M6                42 (  0.1%)     30588 ( 99.9%)      30630
[12/06 17:08:23   7268s] # M7              1945 ( 13.5%)     12484 ( 86.5%)      14429
[12/06 17:08:23   7268s] # M8               200 (  3.6%)      5350 ( 96.4%)       5550
[12/06 17:08:23   7268s] #-----------------------------------------------------------
[12/06 17:08:23   7268s] #               270246 ( 21.5%)    985274 ( 78.5%)    1255520 
[12/06 17:08:23   7268s] #
[12/06 17:08:24   7269s] #detailRoute Statistics:
[12/06 17:08:24   7269s] #Cpu time = 00:33:07
[12/06 17:08:24   7269s] #Elapsed time = 00:33:10
[12/06 17:08:24   7269s] #Increased memory = -13.20 (MB)
[12/06 17:08:24   7269s] #Total memory = 3665.18 (MB)
[12/06 17:08:24   7269s] #Peak memory = 4105.07 (MB)
[12/06 17:08:25   7270s] ### global_detail_route design signature (88): route=1969735562 flt_obj=0 vio=1905142130 shield_wire=1
[12/06 17:08:25   7270s] ### Time Record (DB Export) is installed.
[12/06 17:08:26   7271s] ### export design design signature (89): route=1969735562 fixed_route=2019111933 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1610535812 dirty_area=0 del_dirty_area=0 cell=1370622106 placement=1415662325 pin_access=1687339570 inst_pattern=1 via=1358398383 routing_via=1758926022
[12/06 17:08:30   7275s] ### Time Record (DB Export) is uninstalled.
[12/06 17:08:30   7275s] ### Time Record (Post Callback) is installed.
[12/06 17:08:30   7275s] ### Time Record (Post Callback) is uninstalled.
[12/06 17:08:30   7275s] #
[12/06 17:08:30   7275s] #globalDetailRoute statistics:
[12/06 17:08:30   7275s] #Cpu time = 00:41:23
[12/06 17:08:30   7275s] #Elapsed time = 00:41:27
[12/06 17:08:30   7275s] #Increased memory = 140.07 (MB)
[12/06 17:08:30   7275s] #Total memory = 3591.09 (MB)
[12/06 17:08:30   7275s] #Peak memory = 4105.07 (MB)
[12/06 17:08:30   7275s] #Number of warnings = 22
[12/06 17:08:30   7275s] #Total number of warnings = 138
[12/06 17:08:30   7275s] #Number of fails = 0
[12/06 17:08:30   7275s] #Total number of fails = 0
[12/06 17:08:30   7275s] #Complete globalDetailRoute on Fri Dec  6 17:08:30 2024
[12/06 17:08:30   7275s] #
[12/06 17:08:30   7275s] ### import design signature (90): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1687339570 inst_pattern=1 via=1358398383 routing_via=1758926022
[12/06 17:08:30   7275s] ### Time Record (globalDetailRoute) is uninstalled.
[12/06 17:08:30   7275s] % End globalDetailRoute (date=12/06 17:08:30, total cpu=0:41:23, real=0:41:27, peak res=3865.8M, current mem=3584.7M)
[12/06 17:08:30   7275s] #Default setup view is reset to view_functional_wcl_slow.
[12/06 17:08:30   7275s] #Default setup view is reset to view_functional_wcl_slow.
[12/06 17:08:30   7275s] AAE_INFO: Post Route call back at the end of routeDesign
[12/06 17:08:30   7275s] #routeDesign: cpu time = 00:47:12, elapsed time = 00:47:17, memory = 3478.11 (MB), peak = 4105.07 (MB)
[12/06 17:08:30   7275s] 
[12/06 17:08:30   7275s] *** Summary of all messages that are not suppressed in this session:
[12/06 17:08:30   7275s] Severity  ID               Count  Summary                                  
[12/06 17:08:30   7275s] WARNING   IMPEXT-3530          1  The process node is not set. Use the com...
[12/06 17:08:30   7275s] WARNING   IMPESI-3014          2  The RC network is incomplete for net %s....
[12/06 17:08:30   7275s] WARNING   NRDB-629           576  NanoRoute cannot route PIN %s of INST %s...
[12/06 17:08:30   7275s] WARNING   NRIG-1303            1  The congestion map does not match the GC...
[12/06 17:08:30   7275s] *** Message Summary: 580 warning(s), 0 error(s)
[12/06 17:08:30   7275s] 
[12/06 17:08:30   7275s] ### Time Record (routeDesign) is uninstalled.
[12/06 17:08:30   7275s] ### 
[12/06 17:08:30   7275s] ###   Scalability Statistics
[12/06 17:08:30   7275s] ### 
[12/06 17:08:30   7275s] ### --------------------------------+----------------+----------------+----------------+
[12/06 17:08:30   7275s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[12/06 17:08:30   7275s] ### --------------------------------+----------------+----------------+----------------+
[12/06 17:08:30   7275s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[12/06 17:08:30   7275s] ###   Post Callback                 |        00:00:01|        00:00:01|             1.0|
[12/06 17:08:30   7275s] ###   Timing Data Generation        |        00:00:54|        00:00:53|             1.0|
[12/06 17:08:30   7275s] ###   DB Import                     |        00:00:07|        00:00:07|             1.0|
[12/06 17:08:30   7275s] ###   DB Export                     |        00:00:06|        00:00:06|             1.0|
[12/06 17:08:30   7275s] ###   Cell Pin Access               |        00:00:12|        00:00:12|             1.0|
[12/06 17:08:30   7275s] ###   Data Preparation              |        00:00:11|        00:00:11|             1.0|
[12/06 17:08:30   7275s] ###   Global Routing                |        00:06:18|        00:06:18|             1.0|
[12/06 17:08:30   7275s] ###   Track Assignment              |        00:01:05|        00:01:05|             1.0|
[12/06 17:08:30   7275s] ###   Detail Routing                |        00:29:46|        00:29:49|             1.0|
[12/06 17:08:30   7275s] ###   Antenna Fixing                |        00:00:30|        00:00:30|             1.0|
[12/06 17:08:30   7275s] ###   Post Route Via Swapping       |        00:03:03|        00:03:03|             1.0|
[12/06 17:08:30   7275s] ###   Post Route Wire Spreading     |        00:04:47|        00:04:48|             1.0|
[12/06 17:08:30   7275s] ###   Entire Command                |        00:47:12|        00:47:17|             1.0|
[12/06 17:08:30   7275s] ### --------------------------------+----------------+----------------+----------------+
[12/06 17:08:30   7275s] ### 
[12/06 17:08:30   7275s] #% End routeDesign (date=12/06 17:08:30, total cpu=0:47:12, real=0:47:17, peak res=3865.8M, current mem=3478.1M)
[12/06 17:08:30   7275s] <CMD> setFillerMode -corePrefix FILL -core {FILL1 FILL2 FILL4}
[12/06 17:08:30   7275s] <CMD> addFiller
[12/06 17:08:30   7275s] **WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
[12/06 17:08:30   7275s] Type 'man IMPSP-5217' for more detail.
[12/06 17:08:30   7275s] OPERPROF: Starting PlacementAddFillerCore
 at level 1, MEM:3889.2M, EPOCH TIME: 1733522910.851164
[12/06 17:08:30   7275s] OPERPROF:   Starting DPlace-Init-For-Physical at level 2, MEM:3889.2M, EPOCH TIME: 1733522910.854878
[12/06 17:08:30   7275s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3889.2M, EPOCH TIME: 1733522910.854946
[12/06 17:08:30   7275s] Processing tracks to init pin-track alignment.
[12/06 17:08:30   7275s] z: 2, totalTracks: 1
[12/06 17:08:30   7275s] z: 4, totalTracks: 1
[12/06 17:08:30   7275s] z: 6, totalTracks: 1
[12/06 17:08:30   7275s] z: 8, totalTracks: 1
[12/06 17:08:30   7275s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[12/06 17:08:30   7275s] All LLGs are deleted
[12/06 17:08:30   7275s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 17:08:30   7275s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 17:08:30   7275s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:3889.2M, EPOCH TIME: 1733522910.923926
[12/06 17:08:30   7275s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:3889.2M, EPOCH TIME: 1733522910.924358
[12/06 17:08:30   7275s] # Floorplan has 32 instGroups (with no HInst) out of 80 Groups
[12/06 17:08:30   7275s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:3889.2M, EPOCH TIME: 1733522910.929215
[12/06 17:08:30   7275s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 17:08:30   7275s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 17:08:30   7275s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:3889.2M, EPOCH TIME: 1733522910.929522
[12/06 17:08:30   7275s] Max number of tech site patterns supported in site array is 256.
[12/06 17:08:30   7275s] Core basic site is core
[12/06 17:08:30   7275s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[12/06 17:08:30   7275s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:3889.2M, EPOCH TIME: 1733522910.950314
[12/06 17:08:31   7277s] After signature check, allow fast init is false, keep pre-filter is true.
[12/06 17:08:31   7277s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[12/06 17:08:31   7277s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:1.041, REAL:1.043, MEM:3889.2M, EPOCH TIME: 1733522911.993089
[12/06 17:08:32   7277s] SiteArray: non-trimmed site array dimensions = 831 x 7480
[12/06 17:08:32   7277s] SiteArray: use 31,911,936 bytes
[12/06 17:08:32   7277s] SiteArray: current memory after site array memory allocation 3889.2M
[12/06 17:08:32   7277s] SiteArray: FP blocked sites are writable
[12/06 17:08:32   7277s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/06 17:08:32   7277s] OPERPROF:           Starting RoutingBlockageFromWireViaStBox at level 6, MEM:3889.2M, EPOCH TIME: 1733522912.070302
[12/06 17:08:34   7279s] Process 4757836 wires and vias for routing blockage and capacity analysis
[12/06 17:08:34   7279s] OPERPROF:           Finished RoutingBlockageFromWireViaStBox at level 6, CPU:2.759, REAL:2.728, MEM:3889.2M, EPOCH TIME: 1733522914.798536
[12/06 17:08:34   7279s] SiteArray: number of non floorplan blocked sites for llg default is 6215880
[12/06 17:08:34   7279s] Atter site array init, number of instance map data is 0.
[12/06 17:08:34   7279s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:3.957, REAL:3.929, MEM:3889.2M, EPOCH TIME: 1733522914.858188
[12/06 17:08:34   7279s] 
[12/06 17:08:34   7279s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/06 17:08:34   7279s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:4.022, REAL:3.994, MEM:3889.2M, EPOCH TIME: 1733522914.922727
[12/06 17:08:34   7279s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:3889.2M, EPOCH TIME: 1733522914.922793
[12/06 17:08:34   7279s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.001, REAL:0.001, MEM:3889.2M, EPOCH TIME: 1733522914.923435
[12/06 17:08:34   7279s] [CPU] DPlace-Init (cpu=0:00:04.1, real=0:00:04.0, mem=3889.2MB).
[12/06 17:08:34   7279s] OPERPROF:     Finished DPlace-Init at level 3, CPU:4.113, REAL:4.084, MEM:3889.2M, EPOCH TIME: 1733522914.939417
[12/06 17:08:34   7279s] OPERPROF:   Finished DPlace-Init-For-Physical at level 2, CPU:4.113, REAL:4.085, MEM:3889.2M, EPOCH TIME: 1733522914.939451
[12/06 17:08:34   7279s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:3889.2M, EPOCH TIME: 1733522914.939477
[12/06 17:08:36   7281s]   Signal wire search tree: 3583769 elements. (cpu=0:00:01.4, mem=0.0M)
[12/06 17:08:36   7281s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:1.428, REAL:1.430, MEM:3889.2M, EPOCH TIME: 1733522916.369407
[12/06 17:08:36   7281s] OPERPROF:   Starting AddFillerWithCallMap at level 2, MEM:3889.2M, EPOCH TIME: 1733522916.605707
[12/06 17:08:36   7281s] OPERPROF:     Starting AddFillerWithCallMap-Iter-1 at level 3, MEM:3889.2M, EPOCH TIME: 1733522916.605817
[12/06 17:08:36   7281s] OPERPROF:       Starting AddFillerWithCallMap/AddFiller at level 4, MEM:3889.2M, EPOCH TIME: 1733522916.608072
[12/06 17:08:36   7281s] *INFO: Adding fillers to module ys[0].xs[0].torus_switch_xy.
[12/06 17:08:36   7281s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:3889.2M, EPOCH TIME: 1733522916.610000
[12/06 17:08:36   7281s] AddFiller init all instances time CPU:0.011, REAL:0.011
[12/06 17:08:36   7281s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7ff4581f0e08.
[12/06 17:08:36   7281s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 17:08:36   7281s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7ff4581f0e08.
[12/06 17:08:36   7281s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 17:08:36   7281s] AddFiller main function time CPU:0.253, REAL:0.269
[12/06 17:08:36   7281s] Filler instance commit time CPU:0.049, REAL:0.049
[12/06 17:08:36   7281s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.290, REAL:0.286, MEM:3857.2M, EPOCH TIME: 1733522916.896478
[12/06 17:08:36   7281s] *INFO:   Added 2306 filler insts (cell FILL4 / prefix FILL).
[12/06 17:08:36   7281s] *INFO:   Added 1690 filler insts (cell FILL2 / prefix FILL).
[12/06 17:08:36   7281s] *INFO:   Added 1892 filler insts (cell FILL1 / prefix FILL).
[12/06 17:08:36   7281s] *INFO: Adding fillers to module ys[0].xs[0].client_xy.
[12/06 17:08:36   7281s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:3857.2M, EPOCH TIME: 1733522916.896734
[12/06 17:08:36   7281s] AddFiller init all instances time CPU:0.011, REAL:0.012
[12/06 17:08:37   7282s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7ff4581f0e08.
[12/06 17:08:37   7282s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 17:08:37   7282s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7ff4581f0e08.
[12/06 17:08:37   7282s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 17:08:37   7282s] AddFiller main function time CPU:0.490, REAL:0.501
[12/06 17:08:37   7282s] Filler instance commit time CPU:0.219, REAL:0.219
[12/06 17:08:37   7282s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.523, REAL:0.521, MEM:3857.2M, EPOCH TIME: 1733522917.417750
[12/06 17:08:37   7282s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:3857.2M, EPOCH TIME: 1733522917.417868
[12/06 17:08:37   7282s] AddFiller init all instances time CPU:0.014, REAL:0.014
[12/06 17:08:37   7282s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7ff4581f0e08.
[12/06 17:08:37   7282s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 17:08:37   7282s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7ff4581f0e08.
[12/06 17:08:37   7282s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 17:08:37   7282s] AddFiller main function time CPU:0.344, REAL:0.356
[12/06 17:08:37   7282s] Filler instance commit time CPU:0.149, REAL:0.149
[12/06 17:08:37   7282s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.382, REAL:0.380, MEM:3857.2M, EPOCH TIME: 1733522917.798170
[12/06 17:08:37   7282s] *INFO:   Added 57344 filler insts (cell FILL4 / prefix FILL).
[12/06 17:08:37   7282s] *INFO:   Added 188 filler insts (cell FILL2 / prefix FILL).
[12/06 17:08:37   7282s] *INFO:   Added 179 filler insts (cell FILL1 / prefix FILL).
[12/06 17:08:37   7282s] *INFO: Adding fillers to module ys[1].xs[0].torus_switch_xy.
[12/06 17:08:37   7282s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:3857.2M, EPOCH TIME: 1733522917.798399
[12/06 17:08:37   7282s] AddFiller init all instances time CPU:0.015, REAL:0.015
[12/06 17:08:38   7283s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7ff4581f0e08.
[12/06 17:08:38   7283s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 17:08:38   7283s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7ff4581f0e08.
[12/06 17:08:38   7283s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 17:08:38   7283s] AddFiller main function time CPU:0.204, REAL:0.217
[12/06 17:08:38   7283s] Filler instance commit time CPU:0.034, REAL:0.034
[12/06 17:08:38   7283s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.246, REAL:0.245, MEM:3857.2M, EPOCH TIME: 1733522918.043313
[12/06 17:08:38   7283s] *INFO:   Added 1882 filler insts (cell FILL4 / prefix FILL).
[12/06 17:08:38   7283s] *INFO:   Added 1293 filler insts (cell FILL2 / prefix FILL).
[12/06 17:08:38   7283s] *INFO:   Added 1535 filler insts (cell FILL1 / prefix FILL).
[12/06 17:08:38   7283s] *INFO: Adding fillers to module ys[1].xs[0].client_xy.
[12/06 17:08:38   7283s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:3857.2M, EPOCH TIME: 1733522918.043617
[12/06 17:08:38   7283s] AddFiller init all instances time CPU:0.015, REAL:0.015
[12/06 17:08:38   7283s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7ff4581f0e08.
[12/06 17:08:38   7283s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 17:08:38   7283s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7ff4581f0e08.
[12/06 17:08:38   7283s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 17:08:38   7283s] AddFiller main function time CPU:0.601, REAL:0.614
[12/06 17:08:38   7283s] Filler instance commit time CPU:0.223, REAL:0.223
[12/06 17:08:38   7283s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.644, REAL:0.643, MEM:3857.2M, EPOCH TIME: 1733522918.686218
[12/06 17:08:38   7283s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:3857.2M, EPOCH TIME: 1733522918.686333
[12/06 17:08:38   7283s] AddFiller init all instances time CPU:0.018, REAL:0.018
[12/06 17:08:39   7284s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7ff4581f0e08.
[12/06 17:08:39   7284s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 17:08:39   7284s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7ff4581f0e08.
[12/06 17:08:39   7284s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 17:08:39   7284s] AddFiller main function time CPU:0.335, REAL:0.346
[12/06 17:08:39   7284s] Filler instance commit time CPU:0.144, REAL:0.144
[12/06 17:08:39   7284s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.381, REAL:0.379, MEM:3857.2M, EPOCH TIME: 1733522919.065474
[12/06 17:08:39   7284s] *INFO:   Added 57062 filler insts (cell FILL4 / prefix FILL).
[12/06 17:08:39   7284s] *INFO:   Added 261 filler insts (cell FILL2 / prefix FILL).
[12/06 17:08:39   7284s] *INFO:   Added 255 filler insts (cell FILL1 / prefix FILL).
[12/06 17:08:39   7284s] *INFO: Adding fillers to module ys[2].xs[0].torus_switch_xy.
[12/06 17:08:39   7284s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:3857.2M, EPOCH TIME: 1733522919.065627
[12/06 17:08:39   7284s] AddFiller init all instances time CPU:0.019, REAL:0.019
[12/06 17:08:39   7284s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7ff4581f0e08.
[12/06 17:08:39   7284s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 17:08:39   7284s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7ff4581f0e08.
[12/06 17:08:39   7284s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 17:08:39   7284s] AddFiller main function time CPU:0.251, REAL:0.264
[12/06 17:08:39   7284s] Filler instance commit time CPU:0.046, REAL:0.046
[12/06 17:08:39   7284s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.298, REAL:0.297, MEM:3857.2M, EPOCH TIME: 1733522919.362569
[12/06 17:08:39   7284s] *INFO:   Added 2682 filler insts (cell FILL4 / prefix FILL).
[12/06 17:08:39   7284s] *INFO:   Added 1573 filler insts (cell FILL2 / prefix FILL).
[12/06 17:08:39   7284s] *INFO:   Added 1783 filler insts (cell FILL1 / prefix FILL).
[12/06 17:08:39   7284s] *INFO: Adding fillers to module ys[2].xs[0].client_xy.
[12/06 17:08:39   7284s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:3857.2M, EPOCH TIME: 1733522919.362815
[12/06 17:08:39   7284s] AddFiller init all instances time CPU:0.020, REAL:0.020
[12/06 17:08:39   7285s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7ff4581f0e08.
[12/06 17:08:39   7285s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 17:08:39   7285s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7ff4581f0e08.
[12/06 17:08:39   7285s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 17:08:39   7285s] AddFiller main function time CPU:0.586, REAL:0.599
[12/06 17:08:39   7285s] Filler instance commit time CPU:0.229, REAL:0.229
[12/06 17:08:39   7285s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.637, REAL:0.635, MEM:3857.2M, EPOCH TIME: 1733522919.997963
[12/06 17:08:39   7285s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:3857.2M, EPOCH TIME: 1733522919.998077
[12/06 17:08:40   7285s] AddFiller init all instances time CPU:0.022, REAL:0.022
[12/06 17:08:40   7285s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7ff4581f0e08.
[12/06 17:08:40   7285s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 17:08:40   7285s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7ff4581f0e08.
[12/06 17:08:40   7285s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 17:08:40   7285s] AddFiller main function time CPU:0.332, REAL:0.345
[12/06 17:08:40   7285s] Filler instance commit time CPU:0.142, REAL:0.142
[12/06 17:08:40   7285s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.386, REAL:0.385, MEM:3857.2M, EPOCH TIME: 1733522920.382767
[12/06 17:08:40   7285s] *INFO:   Added 58009 filler insts (cell FILL4 / prefix FILL).
[12/06 17:08:40   7285s] *INFO:   Added 164 filler insts (cell FILL2 / prefix FILL).
[12/06 17:08:40   7285s] *INFO:   Added 186 filler insts (cell FILL1 / prefix FILL).
[12/06 17:08:40   7285s] *INFO: Adding fillers to module ys[3].xs[0].torus_switch_xy.
[12/06 17:08:40   7285s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:3857.2M, EPOCH TIME: 1733522920.383019
[12/06 17:08:40   7285s] AddFiller init all instances time CPU:0.024, REAL:0.024
[12/06 17:08:40   7285s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7ff4581f0e08.
[12/06 17:08:40   7285s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 17:08:40   7285s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7ff4581f0e08.
[12/06 17:08:40   7285s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 17:08:40   7285s] AddFiller main function time CPU:0.191, REAL:0.204
[12/06 17:08:40   7285s] Filler instance commit time CPU:0.031, REAL:0.031
[12/06 17:08:40   7285s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.249, REAL:0.247, MEM:3857.2M, EPOCH TIME: 1733522920.629793
[12/06 17:08:40   7285s] *INFO:   Added 1615 filler insts (cell FILL4 / prefix FILL).
[12/06 17:08:40   7285s] *INFO:   Added 1059 filler insts (cell FILL2 / prefix FILL).
[12/06 17:08:40   7285s] *INFO:   Added 1342 filler insts (cell FILL1 / prefix FILL).
[12/06 17:08:40   7285s] *INFO: Adding fillers to module ys[3].xs[0].client_xy.
[12/06 17:08:40   7285s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:3857.2M, EPOCH TIME: 1733522920.630087
[12/06 17:08:40   7285s] AddFiller init all instances time CPU:0.024, REAL:0.024
[12/06 17:08:41   7286s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7ff4581f0e08.
[12/06 17:08:41   7286s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 17:08:41   7286s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7ff4581f0e08.
[12/06 17:08:41   7286s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 17:08:41   7286s] AddFiller main function time CPU:0.603, REAL:0.616
[12/06 17:08:41   7286s] Filler instance commit time CPU:0.231, REAL:0.232
[12/06 17:08:41   7286s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.659, REAL:0.658, MEM:3857.2M, EPOCH TIME: 1733522921.287983
[12/06 17:08:41   7286s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:3857.2M, EPOCH TIME: 1733522921.288067
[12/06 17:08:41   7286s] AddFiller init all instances time CPU:0.027, REAL:0.027
[12/06 17:08:41   7286s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7ff4581f0e08.
[12/06 17:08:41   7286s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 17:08:41   7286s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7ff4581f0e08.
[12/06 17:08:41   7286s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 17:08:41   7286s] AddFiller main function time CPU:0.339, REAL:0.351
[12/06 17:08:41   7286s] Filler instance commit time CPU:0.145, REAL:0.145
[12/06 17:08:41   7286s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.399, REAL:0.398, MEM:3857.2M, EPOCH TIME: 1733522921.686055
[12/06 17:08:41   7286s] *INFO:   Added 58369 filler insts (cell FILL4 / prefix FILL).
[12/06 17:08:41   7286s] *INFO:   Added 184 filler insts (cell FILL2 / prefix FILL).
[12/06 17:08:41   7286s] *INFO:   Added 170 filler insts (cell FILL1 / prefix FILL).
[12/06 17:08:41   7286s] *INFO: Adding fillers to module ys[0].xs[1].torus_switch_xy.
[12/06 17:08:41   7286s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:3857.2M, EPOCH TIME: 1733522921.686313
[12/06 17:08:41   7286s] AddFiller init all instances time CPU:0.028, REAL:0.028
[12/06 17:08:41   7286s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7ff4581f0e08.
[12/06 17:08:41   7286s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 17:08:41   7286s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7ff4581f0e08.
[12/06 17:08:41   7286s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 17:08:41   7286s] AddFiller main function time CPU:0.126, REAL:0.137
[12/06 17:08:41   7286s] Filler instance commit time CPU:0.017, REAL:0.017
[12/06 17:08:41   7286s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.189, REAL:0.187, MEM:3857.2M, EPOCH TIME: 1733522921.873218
[12/06 17:08:41   7286s] *INFO:   Added 918 filler insts (cell FILL4 / prefix FILL).
[12/06 17:08:41   7286s] *INFO:   Added 491 filler insts (cell FILL2 / prefix FILL).
[12/06 17:08:41   7286s] *INFO:   Added 625 filler insts (cell FILL1 / prefix FILL).
[12/06 17:08:41   7286s] *INFO: Adding fillers to module ys[0].xs[1].client_xy.
[12/06 17:08:41   7286s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:3857.2M, EPOCH TIME: 1733522921.873372
[12/06 17:08:41   7286s] AddFiller init all instances time CPU:0.028, REAL:0.028
[12/06 17:08:42   7287s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7ff4581f0e08.
[12/06 17:08:42   7287s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 17:08:42   7287s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7ff4581f0e08.
[12/06 17:08:42   7287s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 17:08:42   7287s] AddFiller main function time CPU:0.505, REAL:0.517
[12/06 17:08:42   7287s] Filler instance commit time CPU:0.223, REAL:0.223
[12/06 17:08:42   7287s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.569, REAL:0.567, MEM:3857.2M, EPOCH TIME: 1733522922.440002
[12/06 17:08:42   7287s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:3857.2M, EPOCH TIME: 1733522922.440097
[12/06 17:08:42   7287s] AddFiller init all instances time CPU:0.030, REAL:0.030
[12/06 17:08:42   7288s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7ff4581f0e08.
[12/06 17:08:42   7288s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 17:08:42   7288s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7ff4581f0e08.
[12/06 17:08:42   7288s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 17:08:42   7288s] AddFiller main function time CPU:0.478, REAL:0.491
[12/06 17:08:42   7288s] Filler instance commit time CPU:0.155, REAL:0.155
[12/06 17:08:42   7288s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.546, REAL:0.545, MEM:3857.2M, EPOCH TIME: 1733522922.984691
[12/06 17:08:42   7288s] *INFO:   Added 57673 filler insts (cell FILL4 / prefix FILL).
[12/06 17:08:42   7288s] *INFO:   Added 206 filler insts (cell FILL2 / prefix FILL).
[12/06 17:08:42   7288s] *INFO:   Added 167 filler insts (cell FILL1 / prefix FILL).
[12/06 17:08:42   7288s] *INFO: Adding fillers to module ys[1].xs[1].torus_switch_xy.
[12/06 17:08:42   7288s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:3857.2M, EPOCH TIME: 1733522922.984856
[12/06 17:08:43   7288s] AddFiller init all instances time CPU:0.032, REAL:0.032
[12/06 17:08:43   7288s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7ff4581f0e08.
[12/06 17:08:43   7288s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 17:08:43   7288s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7ff4581f0e08.
[12/06 17:08:43   7288s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 17:08:43   7288s] AddFiller main function time CPU:0.107, REAL:0.119
[12/06 17:08:43   7288s] Filler instance commit time CPU:0.014, REAL:0.014
[12/06 17:08:43   7288s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.177, REAL:0.175, MEM:3857.2M, EPOCH TIME: 1733522923.160183
[12/06 17:08:43   7288s] *INFO:   Added 740 filler insts (cell FILL4 / prefix FILL).
[12/06 17:08:43   7288s] *INFO:   Added 424 filler insts (cell FILL2 / prefix FILL).
[12/06 17:08:43   7288s] *INFO:   Added 503 filler insts (cell FILL1 / prefix FILL).
[12/06 17:08:43   7288s] *INFO: Adding fillers to module ys[1].xs[1].client_xy.
[12/06 17:08:43   7288s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:3857.2M, EPOCH TIME: 1733522923.160438
[12/06 17:08:43   7288s] AddFiller init all instances time CPU:0.032, REAL:0.033
[12/06 17:08:43   7288s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7ff4581f0e08.
[12/06 17:08:43   7288s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 17:08:43   7288s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7ff4581f0e08.
[12/06 17:08:43   7288s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 17:08:43   7288s] AddFiller main function time CPU:0.686, REAL:0.700
[12/06 17:08:43   7288s] Filler instance commit time CPU:0.232, REAL:0.232
[12/06 17:08:43   7288s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.758, REAL:0.759, MEM:3857.2M, EPOCH TIME: 1733522923.919511
[12/06 17:08:43   7288s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:3857.2M, EPOCH TIME: 1733522923.919655
[12/06 17:08:43   7289s] AddFiller init all instances time CPU:0.035, REAL:0.035
[12/06 17:08:44   7289s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7ff4581f0e08.
[12/06 17:08:44   7289s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 17:08:44   7289s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7ff4581f0e08.
[12/06 17:08:44   7289s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 17:08:44   7289s] AddFiller main function time CPU:0.476, REAL:0.493
[12/06 17:08:44   7289s] Filler instance commit time CPU:0.151, REAL:0.152
[12/06 17:08:44   7289s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.553, REAL:0.555, MEM:3857.2M, EPOCH TIME: 1733522924.474995
[12/06 17:08:44   7289s] *INFO:   Added 58139 filler insts (cell FILL4 / prefix FILL).
[12/06 17:08:44   7289s] *INFO:   Added 167 filler insts (cell FILL2 / prefix FILL).
[12/06 17:08:44   7289s] *INFO:   Added 180 filler insts (cell FILL1 / prefix FILL).
[12/06 17:08:44   7289s] *INFO: Adding fillers to module ys[2].xs[1].torus_switch_xy.
[12/06 17:08:44   7289s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:3857.2M, EPOCH TIME: 1733522924.475286
[12/06 17:08:44   7289s] AddFiller init all instances time CPU:0.036, REAL:0.036
[12/06 17:08:44   7289s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7ff4581f0e08.
[12/06 17:08:44   7289s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 17:08:44   7289s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7ff4581f0e08.
[12/06 17:08:44   7289s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 17:08:44   7289s] AddFiller main function time CPU:0.209, REAL:0.221
[12/06 17:08:44   7289s] Filler instance commit time CPU:0.035, REAL:0.035
[12/06 17:08:44   7289s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.287, REAL:0.286, MEM:3857.2M, EPOCH TIME: 1733522924.761078
[12/06 17:08:44   7289s] *INFO:   Added 1468 filler insts (cell FILL4 / prefix FILL).
[12/06 17:08:44   7289s] *INFO:   Added 1406 filler insts (cell FILL2 / prefix FILL).
[12/06 17:08:44   7289s] *INFO:   Added 1643 filler insts (cell FILL1 / prefix FILL).
[12/06 17:08:44   7289s] *INFO: Adding fillers to module ys[2].xs[1].client_xy.
[12/06 17:08:44   7289s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:3857.2M, EPOCH TIME: 1733522924.761242
[12/06 17:08:44   7289s] AddFiller init all instances time CPU:0.037, REAL:0.037
[12/06 17:08:45   7290s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7ff4581f0e08.
[12/06 17:08:45   7290s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 17:08:45   7290s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7ff4581f0e08.
[12/06 17:08:45   7290s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 17:08:45   7290s] AddFiller main function time CPU:0.650, REAL:0.664
[12/06 17:08:45   7290s] Filler instance commit time CPU:0.239, REAL:0.240
[12/06 17:08:45   7290s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.729, REAL:0.727, MEM:3857.2M, EPOCH TIME: 1733522925.488659
[12/06 17:08:45   7290s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:3857.2M, EPOCH TIME: 1733522925.488745
[12/06 17:08:45   7290s] AddFiller init all instances time CPU:0.038, REAL:0.039
[12/06 17:08:46   7291s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7ff4581f0e08.
[12/06 17:08:46   7291s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 17:08:46   7291s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7ff4581f0e08.
[12/06 17:08:46   7291s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 17:08:46   7291s] AddFiller main function time CPU:0.467, REAL:0.477
[12/06 17:08:46   7291s] Filler instance commit time CPU:0.153, REAL:0.153
[12/06 17:08:46   7291s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.546, REAL:0.545, MEM:3857.2M, EPOCH TIME: 1733522926.033762
[12/06 17:08:46   7291s] *INFO:   Added 58398 filler insts (cell FILL4 / prefix FILL).
[12/06 17:08:46   7291s] *INFO:   Added 147 filler insts (cell FILL2 / prefix FILL).
[12/06 17:08:46   7291s] *INFO:   Added 189 filler insts (cell FILL1 / prefix FILL).
[12/06 17:08:46   7291s] *INFO: Adding fillers to module ys[3].xs[1].torus_switch_xy.
[12/06 17:08:46   7291s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:3857.2M, EPOCH TIME: 1733522926.033913
[12/06 17:08:46   7291s] AddFiller init all instances time CPU:0.040, REAL:0.041
[12/06 17:08:46   7291s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7ff4581f0e08.
[12/06 17:08:46   7291s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 17:08:46   7291s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7ff4581f0e08.
[12/06 17:08:46   7291s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 17:08:46   7291s] AddFiller main function time CPU:0.238, REAL:0.251
[12/06 17:08:46   7291s] Filler instance commit time CPU:0.041, REAL:0.041
[12/06 17:08:46   7291s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.323, REAL:0.321, MEM:3857.2M, EPOCH TIME: 1733522926.355204
[12/06 17:08:46   7291s] *INFO:   Added 1978 filler insts (cell FILL4 / prefix FILL).
[12/06 17:08:46   7291s] *INFO:   Added 1558 filler insts (cell FILL2 / prefix FILL).
[12/06 17:08:46   7291s] *INFO:   Added 1731 filler insts (cell FILL1 / prefix FILL).
[12/06 17:08:46   7291s] *INFO: Adding fillers to module ys[3].xs[1].client_xy.
[12/06 17:08:46   7291s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:3857.2M, EPOCH TIME: 1733522926.355511
[12/06 17:08:46   7291s] AddFiller init all instances time CPU:0.040, REAL:0.040
[12/06 17:08:47   7292s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7ff4581f0e08.
[12/06 17:08:47   7292s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 17:08:47   7292s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7ff4581f0e08.
[12/06 17:08:47   7292s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 17:08:47   7292s] AddFiller main function time CPU:0.672, REAL:0.686
[12/06 17:08:47   7292s] Filler instance commit time CPU:0.238, REAL:0.238
[12/06 17:08:47   7292s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.758, REAL:0.757, MEM:3860.2M, EPOCH TIME: 1733522927.112459
[12/06 17:08:47   7292s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:3860.2M, EPOCH TIME: 1733522927.112624
[12/06 17:08:47   7292s] AddFiller init all instances time CPU:0.043, REAL:0.043
[12/06 17:08:47   7292s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7ff4581f0e08.
[12/06 17:08:47   7292s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 17:08:47   7292s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7ff4581f0e08.
[12/06 17:08:47   7292s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 17:08:47   7292s] AddFiller main function time CPU:0.478, REAL:0.491
[12/06 17:08:47   7292s] Filler instance commit time CPU:0.152, REAL:0.152
[12/06 17:08:47   7292s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.569, REAL:0.568, MEM:3863.2M, EPOCH TIME: 1733522927.680244
[12/06 17:08:47   7292s] *INFO:   Added 58834 filler insts (cell FILL4 / prefix FILL).
[12/06 17:08:47   7292s] *INFO:   Added 187 filler insts (cell FILL2 / prefix FILL).
[12/06 17:08:47   7292s] *INFO:   Added 179 filler insts (cell FILL1 / prefix FILL).
[12/06 17:08:47   7292s] *INFO: Adding fillers to module ys[0].xs[2].torus_switch_xy.
[12/06 17:08:47   7292s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:3863.2M, EPOCH TIME: 1733522927.680557
[12/06 17:08:47   7292s] AddFiller init all instances time CPU:0.044, REAL:0.044
[12/06 17:08:47   7292s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7ff4581f0e08.
[12/06 17:08:47   7292s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 17:08:47   7292s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7ff4581f0e08.
[12/06 17:08:47   7292s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 17:08:47   7292s] AddFiller main function time CPU:0.141, REAL:0.154
[12/06 17:08:47   7292s] Filler instance commit time CPU:0.022, REAL:0.022
[12/06 17:08:47   7292s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.233, REAL:0.231, MEM:3864.2M, EPOCH TIME: 1733522927.911492
[12/06 17:08:47   7292s] *INFO:   Added 764 filler insts (cell FILL4 / prefix FILL).
[12/06 17:08:47   7292s] *INFO:   Added 892 filler insts (cell FILL2 / prefix FILL).
[12/06 17:08:47   7292s] *INFO:   Added 1001 filler insts (cell FILL1 / prefix FILL).
[12/06 17:08:47   7292s] *INFO: Adding fillers to module ys[0].xs[2].client_xy.
[12/06 17:08:47   7292s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:3864.2M, EPOCH TIME: 1733522927.911797
[12/06 17:08:47   7293s] AddFiller init all instances time CPU:0.045, REAL:0.045
[12/06 17:08:48   7293s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7ff4581f0e08.
[12/06 17:08:48   7293s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 17:08:48   7293s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7ff4581f0e08.
[12/06 17:08:48   7293s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 17:08:48   7293s] AddFiller main function time CPU:0.515, REAL:0.529
[12/06 17:08:48   7293s] Filler instance commit time CPU:0.227, REAL:0.227
[12/06 17:08:48   7293s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.608, REAL:0.607, MEM:3868.2M, EPOCH TIME: 1733522928.519281
[12/06 17:08:48   7293s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:3868.2M, EPOCH TIME: 1733522928.519392
[12/06 17:08:48   7293s] AddFiller init all instances time CPU:0.047, REAL:0.047
[12/06 17:08:49   7294s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7ff4581f0e08.
[12/06 17:08:49   7294s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 17:08:49   7294s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7ff4581f0e08.
[12/06 17:08:49   7294s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 17:08:49   7294s] AddFiller main function time CPU:0.446, REAL:0.459
[12/06 17:08:49   7294s] Filler instance commit time CPU:0.142, REAL:0.143
[12/06 17:08:49   7294s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.543, REAL:0.542, MEM:3870.2M, EPOCH TIME: 1733522929.061426
[12/06 17:08:49   7294s] *INFO:   Added 56181 filler insts (cell FILL4 / prefix FILL).
[12/06 17:08:49   7294s] *INFO:   Added 204 filler insts (cell FILL2 / prefix FILL).
[12/06 17:08:49   7294s] *INFO:   Added 296 filler insts (cell FILL1 / prefix FILL).
[12/06 17:08:49   7294s] *INFO: Adding fillers to module ys[1].xs[2].torus_switch_xy.
[12/06 17:08:49   7294s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:3870.2M, EPOCH TIME: 1733522929.061706
[12/06 17:08:49   7294s] AddFiller init all instances time CPU:0.049, REAL:0.049
[12/06 17:08:49   7294s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7ff4581f0e08.
[12/06 17:08:49   7294s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 17:08:49   7294s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7ff4581f0e08.
[12/06 17:08:49   7294s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 17:08:49   7294s] AddFiller main function time CPU:0.244, REAL:0.257
[12/06 17:08:49   7294s] Filler instance commit time CPU:0.043, REAL:0.043
[12/06 17:08:49   7294s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.345, REAL:0.344, MEM:3871.2M, EPOCH TIME: 1733522929.405409
[12/06 17:08:49   7294s] *INFO:   Added 2115 filler insts (cell FILL4 / prefix FILL).
[12/06 17:08:49   7294s] *INFO:   Added 1700 filler insts (cell FILL2 / prefix FILL).
[12/06 17:08:49   7294s] *INFO:   Added 1874 filler insts (cell FILL1 / prefix FILL).
[12/06 17:08:49   7294s] *INFO: Adding fillers to module ys[1].xs[2].client_xy.
[12/06 17:08:49   7294s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:3871.2M, EPOCH TIME: 1733522929.405716
[12/06 17:08:49   7294s] AddFiller init all instances time CPU:0.048, REAL:0.049
[12/06 17:08:50   7295s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7ff4581f0e08.
[12/06 17:08:50   7295s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 17:08:50   7295s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7ff4581f0e08.
[12/06 17:08:50   7295s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 17:08:50   7295s] AddFiller main function time CPU:0.642, REAL:0.655
[12/06 17:08:50   7295s] Filler instance commit time CPU:0.232, REAL:0.232
[12/06 17:08:50   7295s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.742, REAL:0.741, MEM:3875.2M, EPOCH TIME: 1733522930.146944
[12/06 17:08:50   7295s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:3875.2M, EPOCH TIME: 1733522930.147032
[12/06 17:08:50   7295s] AddFiller init all instances time CPU:0.051, REAL:0.051
[12/06 17:08:50   7295s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7ff4581f0e08.
[12/06 17:08:50   7295s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 17:08:50   7295s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7ff4581f0e08.
[12/06 17:08:50   7295s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 17:08:50   7295s] AddFiller main function time CPU:0.456, REAL:0.470
[12/06 17:08:50   7295s] Filler instance commit time CPU:0.142, REAL:0.142
[12/06 17:08:50   7295s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.561, REAL:0.560, MEM:3878.2M, EPOCH TIME: 1733522930.707400
[12/06 17:08:50   7295s] *INFO:   Added 54948 filler insts (cell FILL4 / prefix FILL).
[12/06 17:08:50   7295s] *INFO:   Added 332 filler insts (cell FILL2 / prefix FILL).
[12/06 17:08:50   7295s] *INFO:   Added 409 filler insts (cell FILL1 / prefix FILL).
[12/06 17:08:50   7295s] *INFO: Adding fillers to module ys[2].xs[2].torus_switch_xy.
[12/06 17:08:50   7295s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:3878.2M, EPOCH TIME: 1733522930.707734
[12/06 17:08:50   7295s] AddFiller init all instances time CPU:0.052, REAL:0.052
[12/06 17:08:50   7296s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7ff4581f0e08.
[12/06 17:08:50   7296s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 17:08:50   7296s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7ff4581f0e08.
[12/06 17:08:50   7296s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 17:08:50   7296s] AddFiller main function time CPU:0.123, REAL:0.136
[12/06 17:08:50   7296s] Filler instance commit time CPU:0.018, REAL:0.018
[12/06 17:08:50   7296s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.236, REAL:0.234, MEM:3878.2M, EPOCH TIME: 1733522930.942110
[12/06 17:08:50   7296s] *INFO:   Added 763 filler insts (cell FILL4 / prefix FILL).
[12/06 17:08:50   7296s] *INFO:   Added 740 filler insts (cell FILL2 / prefix FILL).
[12/06 17:08:50   7296s] *INFO:   Added 824 filler insts (cell FILL1 / prefix FILL).
[12/06 17:08:50   7296s] *INFO: Adding fillers to module ys[2].xs[2].client_xy.
[12/06 17:08:50   7296s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:3878.2M, EPOCH TIME: 1733522930.942411
[12/06 17:08:51   7296s] AddFiller init all instances time CPU:0.053, REAL:0.053
[12/06 17:08:51   7296s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7ff4581f0e08.
[12/06 17:08:51   7296s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 17:08:51   7296s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7ff4581f0e08.
[12/06 17:08:51   7296s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 17:08:51   7296s] AddFiller main function time CPU:0.669, REAL:0.682
[12/06 17:08:51   7296s] Filler instance commit time CPU:0.237, REAL:0.237
[12/06 17:08:51   7296s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.776, REAL:0.775, MEM:3883.2M, EPOCH TIME: 1733522931.717311
[12/06 17:08:51   7296s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:3883.2M, EPOCH TIME: 1733522931.717446
[12/06 17:08:51   7296s] AddFiller init all instances time CPU:0.054, REAL:0.055
[12/06 17:08:52   7297s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7ff4581f0e08.
[12/06 17:08:52   7297s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 17:08:52   7297s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7ff4581f0e08.
[12/06 17:08:52   7297s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 17:08:52   7297s] AddFiller main function time CPU:0.442, REAL:0.456
[12/06 17:08:52   7297s] Filler instance commit time CPU:0.138, REAL:0.138
[12/06 17:08:52   7297s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.554, REAL:0.554, MEM:3885.2M, EPOCH TIME: 1733522932.271283
[12/06 17:08:52   7297s] *INFO:   Added 55952 filler insts (cell FILL4 / prefix FILL).
[12/06 17:08:52   7297s] *INFO:   Added 273 filler insts (cell FILL2 / prefix FILL).
[12/06 17:08:52   7297s] *INFO:   Added 362 filler insts (cell FILL1 / prefix FILL).
[12/06 17:08:52   7297s] *INFO: Adding fillers to module ys[3].xs[2].torus_switch_xy.
[12/06 17:08:52   7297s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:3885.2M, EPOCH TIME: 1733522932.271601
[12/06 17:08:52   7297s] AddFiller init all instances time CPU:0.057, REAL:0.057
[12/06 17:08:52   7297s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7ff4581f0e08.
[12/06 17:08:52   7297s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 17:08:52   7297s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7ff4581f0e08.
[12/06 17:08:52   7297s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 17:08:52   7297s] AddFiller main function time CPU:0.153, REAL:0.165
[12/06 17:08:52   7297s] Filler instance commit time CPU:0.024, REAL:0.023
[12/06 17:08:52   7297s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.268, REAL:0.267, MEM:3885.2M, EPOCH TIME: 1733522932.538806
[12/06 17:08:52   7297s] *INFO:   Added 1074 filler insts (cell FILL4 / prefix FILL).
[12/06 17:08:52   7297s] *INFO:   Added 795 filler insts (cell FILL2 / prefix FILL).
[12/06 17:08:52   7297s] *INFO:   Added 1033 filler insts (cell FILL1 / prefix FILL).
[12/06 17:08:52   7297s] *INFO: Adding fillers to module ys[3].xs[2].client_xy.
[12/06 17:08:52   7297s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:3885.2M, EPOCH TIME: 1733522932.539096
[12/06 17:08:52   7297s] AddFiller init all instances time CPU:0.057, REAL:0.057
[12/06 17:08:53   7298s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7ff4581f0e08.
[12/06 17:08:53   7298s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 17:08:53   7298s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7ff4581f0e08.
[12/06 17:08:53   7298s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 17:08:53   7298s] AddFiller main function time CPU:0.657, REAL:0.670
[12/06 17:08:53   7298s] Filler instance commit time CPU:0.238, REAL:0.238
[12/06 17:08:53   7298s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.771, REAL:0.770, MEM:3890.2M, EPOCH TIME: 1733522933.309489
[12/06 17:08:53   7298s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:3890.2M, EPOCH TIME: 1733522933.309579
[12/06 17:08:53   7298s] AddFiller init all instances time CPU:0.059, REAL:0.059
[12/06 17:08:53   7298s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7ff4581f0e08.
[12/06 17:08:53   7298s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 17:08:53   7298s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7ff4581f0e08.
[12/06 17:08:53   7298s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 17:08:53   7298s] AddFiller main function time CPU:0.420, REAL:0.433
[12/06 17:08:53   7298s] Filler instance commit time CPU:0.139, REAL:0.139
[12/06 17:08:53   7298s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.538, REAL:0.537, MEM:3892.2M, EPOCH TIME: 1733522933.846262
[12/06 17:08:53   7298s] *INFO:   Added 56946 filler insts (cell FILL4 / prefix FILL).
[12/06 17:08:53   7298s] *INFO:   Added 241 filler insts (cell FILL2 / prefix FILL).
[12/06 17:08:53   7298s] *INFO:   Added 319 filler insts (cell FILL1 / prefix FILL).
[12/06 17:08:53   7298s] *INFO: Adding fillers to module ys[0].xs[3].torus_switch_xy.
[12/06 17:08:53   7298s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:3892.2M, EPOCH TIME: 1733522933.846531
[12/06 17:08:53   7299s] AddFiller init all instances time CPU:0.060, REAL:0.060
[12/06 17:08:54   7299s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7ff4581f0e08.
[12/06 17:08:54   7299s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 17:08:54   7299s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7ff4581f0e08.
[12/06 17:08:54   7299s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 17:08:54   7299s] AddFiller main function time CPU:0.268, REAL:0.281
[12/06 17:08:54   7299s] Filler instance commit time CPU:0.047, REAL:0.047
[12/06 17:08:54   7299s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.389, REAL:0.388, MEM:3893.2M, EPOCH TIME: 1733522934.234705
[12/06 17:08:54   7299s] *INFO:   Added 2637 filler insts (cell FILL4 / prefix FILL).
[12/06 17:08:54   7299s] *INFO:   Added 1752 filler insts (cell FILL2 / prefix FILL).
[12/06 17:08:54   7299s] *INFO:   Added 1832 filler insts (cell FILL1 / prefix FILL).
[12/06 17:08:54   7299s] *INFO: Adding fillers to module ys[0].xs[3].client_xy.
[12/06 17:08:54   7299s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:3893.2M, EPOCH TIME: 1733522934.234994
[12/06 17:08:54   7299s] AddFiller init all instances time CPU:0.061, REAL:0.062
[12/06 17:08:54   7299s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7ff4581f0e08.
[12/06 17:08:54   7299s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 17:08:54   7299s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7ff4581f0e08.
[12/06 17:08:54   7299s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 17:08:54   7299s] AddFiller main function time CPU:0.541, REAL:0.553
[12/06 17:08:54   7299s] Filler instance commit time CPU:0.232, REAL:0.232
[12/06 17:08:54   7299s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.663, REAL:0.662, MEM:3898.2M, EPOCH TIME: 1733522934.897099
[12/06 17:08:54   7299s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:3898.2M, EPOCH TIME: 1733522934.897198
[12/06 17:08:55   7300s] AddFiller init all instances time CPU:0.062, REAL:0.062
[12/06 17:08:55   7300s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7ff4581f0e08.
[12/06 17:08:55   7300s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 17:08:55   7300s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7ff4581f0e08.
[12/06 17:08:55   7300s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 17:08:55   7300s] AddFiller main function time CPU:0.441, REAL:0.454
[12/06 17:08:55   7300s] Filler instance commit time CPU:0.136, REAL:0.136
[12/06 17:08:55   7300s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.566, REAL:0.565, MEM:3900.2M, EPOCH TIME: 1733522935.461734
[12/06 17:08:55   7300s] *INFO:   Added 54607 filler insts (cell FILL4 / prefix FILL).
[12/06 17:08:55   7300s] *INFO:   Added 438 filler insts (cell FILL2 / prefix FILL).
[12/06 17:08:55   7300s] *INFO:   Added 391 filler insts (cell FILL1 / prefix FILL).
[12/06 17:08:55   7300s] *INFO: Adding fillers to module ys[1].xs[3].torus_switch_xy.
[12/06 17:08:55   7300s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:3900.2M, EPOCH TIME: 1733522935.461913
[12/06 17:08:55   7300s] AddFiller init all instances time CPU:0.065, REAL:0.065
[12/06 17:08:55   7300s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7ff4581f0e08.
[12/06 17:08:55   7300s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 17:08:55   7300s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7ff4581f0e08.
[12/06 17:08:55   7300s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 17:08:55   7300s] AddFiller main function time CPU:0.238, REAL:0.250
[12/06 17:08:55   7300s] Filler instance commit time CPU:0.040, REAL:0.040
[12/06 17:08:55   7300s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.365, REAL:0.364, MEM:3901.2M, EPOCH TIME: 1733522935.826125
[12/06 17:08:55   7300s] *INFO:   Added 1842 filler insts (cell FILL4 / prefix FILL).
[12/06 17:08:55   7300s] *INFO:   Added 1491 filler insts (cell FILL2 / prefix FILL).
[12/06 17:08:55   7300s] *INFO:   Added 1695 filler insts (cell FILL1 / prefix FILL).
[12/06 17:08:55   7300s] *INFO: Adding fillers to module ys[1].xs[3].client_xy.
[12/06 17:08:55   7300s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:3901.2M, EPOCH TIME: 1733522935.826325
[12/06 17:08:55   7301s] AddFiller init all instances time CPU:0.064, REAL:0.065
[12/06 17:08:56   7301s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7ff4581f0e08.
[12/06 17:08:56   7301s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 17:08:56   7301s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7ff4581f0e08.
[12/06 17:08:56   7301s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 17:08:56   7301s] AddFiller main function time CPU:0.702, REAL:0.715
[12/06 17:08:56   7301s] Filler instance commit time CPU:0.235, REAL:0.236
[12/06 17:08:56   7301s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.828, REAL:0.828, MEM:3905.2M, EPOCH TIME: 1733522936.654755
[12/06 17:08:56   7301s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:3905.2M, EPOCH TIME: 1733522936.654858
[12/06 17:08:56   7301s] AddFiller init all instances time CPU:0.068, REAL:0.068
[12/06 17:08:57   7302s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7ff4581f0e08.
[12/06 17:08:57   7302s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 17:08:57   7302s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7ff4581f0e08.
[12/06 17:08:57   7302s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 17:08:57   7302s] AddFiller main function time CPU:0.455, REAL:0.467
[12/06 17:08:57   7302s] Filler instance commit time CPU:0.142, REAL:0.142
[12/06 17:08:57   7302s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.588, REAL:0.587, MEM:3907.2M, EPOCH TIME: 1733522937.241407
[12/06 17:08:57   7302s] *INFO:   Added 55325 filler insts (cell FILL4 / prefix FILL).
[12/06 17:08:57   7302s] *INFO:   Added 420 filler insts (cell FILL2 / prefix FILL).
[12/06 17:08:57   7302s] *INFO:   Added 380 filler insts (cell FILL1 / prefix FILL).
[12/06 17:08:57   7302s] *INFO: Adding fillers to module ys[2].xs[3].torus_switch_xy.
[12/06 17:08:57   7302s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:3907.2M, EPOCH TIME: 1733522937.241633
[12/06 17:08:57   7302s] AddFiller init all instances time CPU:0.068, REAL:0.068
[12/06 17:08:57   7302s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7ff4581f0e08.
[12/06 17:08:57   7302s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 17:08:57   7302s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7ff4581f0e08.
[12/06 17:08:57   7302s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 17:08:57   7302s] AddFiller main function time CPU:0.143, REAL:0.155
[12/06 17:08:57   7302s] Filler instance commit time CPU:0.022, REAL:0.022
[12/06 17:08:57   7302s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.277, REAL:0.275, MEM:3908.2M, EPOCH TIME: 1733522937.517121
[12/06 17:08:57   7302s] *INFO:   Added 777 filler insts (cell FILL4 / prefix FILL).
[12/06 17:08:57   7302s] *INFO:   Added 798 filler insts (cell FILL2 / prefix FILL).
[12/06 17:08:57   7302s] *INFO:   Added 991 filler insts (cell FILL1 / prefix FILL).
[12/06 17:08:57   7302s] *INFO: Adding fillers to module ys[2].xs[3].client_xy.
[12/06 17:08:57   7302s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:3908.2M, EPOCH TIME: 1733522937.517490
[12/06 17:08:57   7302s] AddFiller init all instances time CPU:0.076, REAL:0.076
[12/06 17:08:58   7303s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7ff4581f0e08.
[12/06 17:08:58   7303s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 17:08:58   7303s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7ff4581f0e08.
[12/06 17:08:58   7303s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 17:08:58   7303s] AddFiller main function time CPU:0.756, REAL:0.770
[12/06 17:08:58   7303s] Filler instance commit time CPU:0.246, REAL:0.246
[12/06 17:08:58   7303s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.905, REAL:0.906, MEM:3919.2M, EPOCH TIME: 1733522938.423143
[12/06 17:08:58   7303s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:3919.2M, EPOCH TIME: 1733522938.423250
[12/06 17:08:58   7303s] AddFiller init all instances time CPU:0.071, REAL:0.071
[12/06 17:08:58   7304s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7ff4581f0e08.
[12/06 17:08:58   7304s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 17:08:59   7304s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7ff4581f0e08.
[12/06 17:08:59   7304s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 17:08:59   7304s] AddFiller main function time CPU:0.449, REAL:0.462
[12/06 17:08:59   7304s] Filler instance commit time CPU:0.143, REAL:0.143
[12/06 17:08:59   7304s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.588, REAL:0.587, MEM:3931.2M, EPOCH TIME: 1733522939.010447
[12/06 17:08:59   7304s] *INFO:   Added 56323 filler insts (cell FILL4 / prefix FILL).
[12/06 17:08:59   7304s] *INFO:   Added 315 filler insts (cell FILL2 / prefix FILL).
[12/06 17:08:59   7304s] *INFO:   Added 258 filler insts (cell FILL1 / prefix FILL).
[12/06 17:08:59   7304s] *INFO: Adding fillers to module ys[3].xs[3].torus_switch_xy.
[12/06 17:08:59   7304s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:3931.2M, EPOCH TIME: 1733522939.010708
[12/06 17:08:59   7304s] AddFiller init all instances time CPU:0.073, REAL:0.073
[12/06 17:08:59   7304s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7ff4581f0e08.
[12/06 17:08:59   7304s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 17:08:59   7304s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7ff4581f0e08.
[12/06 17:08:59   7304s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 17:08:59   7304s] AddFiller main function time CPU:0.111, REAL:0.123
[12/06 17:08:59   7304s] Filler instance commit time CPU:0.014, REAL:0.014
[12/06 17:08:59   7304s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.253, REAL:0.252, MEM:3932.2M, EPOCH TIME: 1733522939.262259
[12/06 17:08:59   7304s] *INFO:   Added 704 filler insts (cell FILL4 / prefix FILL).
[12/06 17:08:59   7304s] *INFO:   Added 499 filler insts (cell FILL2 / prefix FILL).
[12/06 17:08:59   7304s] *INFO:   Added 532 filler insts (cell FILL1 / prefix FILL).
[12/06 17:08:59   7304s] *INFO: Adding fillers to module ys[3].xs[3].client_xy.
[12/06 17:08:59   7304s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:3932.2M, EPOCH TIME: 1733522939.262510
[12/06 17:08:59   7304s] AddFiller init all instances time CPU:0.076, REAL:0.076
[12/06 17:09:00   7305s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7ff4581f0e08.
[12/06 17:09:00   7305s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 17:09:00   7305s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7ff4581f0e08.
[12/06 17:09:00   7305s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 17:09:00   7305s] AddFiller main function time CPU:0.723, REAL:0.737
[12/06 17:09:00   7305s] Filler instance commit time CPU:0.249, REAL:0.250
[12/06 17:09:00   7305s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.874, REAL:0.873, MEM:3952.2M, EPOCH TIME: 1733522940.135165
[12/06 17:09:00   7305s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:3952.2M, EPOCH TIME: 1733522940.135308
[12/06 17:09:00   7305s] AddFiller init all instances time CPU:0.076, REAL:0.076
[12/06 17:09:00   7305s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7ff4581f0e08.
[12/06 17:09:00   7305s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 17:09:00   7305s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7ff4581f0e08.
[12/06 17:09:00   7305s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 17:09:00   7305s] AddFiller main function time CPU:0.470, REAL:0.483
[12/06 17:09:00   7305s] Filler instance commit time CPU:0.144, REAL:0.144
[12/06 17:09:00   7305s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.618, REAL:0.617, MEM:3964.2M, EPOCH TIME: 1733522940.752169
[12/06 17:09:00   7305s] *INFO:   Added 56877 filler insts (cell FILL4 / prefix FILL).
[12/06 17:09:00   7305s] *INFO:   Added 344 filler insts (cell FILL2 / prefix FILL).
[12/06 17:09:00   7305s] *INFO:   Added 343 filler insts (cell FILL1 / prefix FILL).
[12/06 17:09:00   7305s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:3964.2M, EPOCH TIME: 1733522940.760249
[12/06 17:09:00   7305s] AddFiller init all instances time CPU:0.077, REAL:0.077
[12/06 17:09:03   7308s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7ff4581f0e08.
[12/06 17:09:03   7308s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 17:09:03   7308s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7ff4581f0e08.
[12/06 17:09:03   7308s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 17:09:03   7308s] AddFiller main function time CPU:2.657, REAL:2.677
[12/06 17:09:03   7308s] Filler instance commit time CPU:0.573, REAL:0.574
[12/06 17:09:03   7308s] *INFO: Adding fillers to top-module.
[12/06 17:09:03   7308s] *INFO:   Added 69255 filler insts (cell FILL4 / prefix FILL).
[12/06 17:09:03   7308s] *INFO:   Added 7717 filler insts (cell FILL2 / prefix FILL).
[12/06 17:09:03   7308s] *INFO:   Added 8942 filler insts (cell FILL1 / prefix FILL).
[12/06 17:09:03   7308s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:2.806, REAL:2.811, MEM:4011.2M, EPOCH TIME: 1733522943.571383
[12/06 17:09:03   7308s] *INFO: Total 1068497 filler insts added - prefix FILL (CPU: 0:00:32.8).
[12/06 17:09:03   7308s] OPERPROF:       Finished AddFillerWithCallMap/AddFiller at level 4, CPU:27.010, REAL:26.963, MEM:4011.2M, EPOCH TIME: 1733522943.571486
[12/06 17:09:03   7308s] OPERPROF:       Starting AddFillerWithCellMap/BatchGNCProcess at level 4, MEM:4011.2M, EPOCH TIME: 1733522943.571535
[12/06 17:09:04   7309s] For 1068497 new insts, OPERPROF:       Finished AddFillerWithCellMap/BatchGNCProcess at level 4, CPU:0.958, REAL:0.922, MEM:4027.2M, EPOCH TIME: 1733522944.493216
[12/06 17:09:04   7309s] OPERPROF:     Finished AddFillerWithCallMap-Iter-1 at level 3, CPU:27.971, REAL:27.887, MEM:4027.2M, EPOCH TIME: 1733522944.493289
[12/06 17:09:04   7309s] OPERPROF:   Finished AddFillerWithCallMap at level 2, CPU:27.971, REAL:27.888, MEM:4027.2M, EPOCH TIME: 1733522944.493318
[12/06 17:09:04   7309s] OPERPROF:   Starting spDPlaceCleanup(full) at level 2, MEM:4027.2M, EPOCH TIME: 1733522944.496877
[12/06 17:09:04   7309s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1190123).
[12/06 17:09:04   7309s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 17:09:05   7310s] All LLGs are deleted
[12/06 17:09:05   7310s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 17:09:05   7310s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 17:09:05   7310s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:4027.2M, EPOCH TIME: 1733522945.391616
[12/06 17:09:05   7310s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.001, REAL:0.001, MEM:3996.8M, EPOCH TIME: 1733522945.393085
[12/06 17:09:05   7310s] OPERPROF:   Finished spDPlaceCleanup(full) at level 2, CPU:0.921, REAL:0.924, MEM:3996.8M, EPOCH TIME: 1733522945.421250
[12/06 17:09:05   7310s] OPERPROF: Finished PlacementAddFillerCore
 at level 1, CPU:34.676, REAL:34.570, MEM:3996.8M, EPOCH TIME: 1733522945.421326
[12/06 17:09:05   7310s] <CMD> verifyConnectivity
[12/06 17:09:05   7310s] VERIFY_CONNECTIVITY use new engine.
[12/06 17:09:05   7310s] 
[12/06 17:09:05   7310s] ******** Start: VERIFY CONNECTIVITY ********
[12/06 17:09:05   7310s] Start Time: Fri Dec  6 17:09:05 2024
[12/06 17:09:05   7310s] 
[12/06 17:09:05   7310s] Design Name: torus_credit_D_W32
[12/06 17:09:05   7310s] Database Units: 2000
[12/06 17:09:05   7310s] Design Boundary: (0.0000, 0.0000) (1500.0000, 1500.0000)
[12/06 17:09:05   7310s] Error Limit = 1000; Warning Limit = 50
[12/06 17:09:05   7310s] Check all nets
[12/06 17:09:06   7311s] **** 17:09:06 **** Processed 5000 nets.
[12/06 17:09:06   7311s] **** 17:09:06 **** Processed 10000 nets.
[12/06 17:09:07   7312s] **WARN: (IMPVFC-97):	IO pin clk of net clk has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[12/06 17:09:07   7312s] **WARN: (IMPVFC-97):	IO pin rst of net rst has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[12/06 17:09:07   7312s] **WARN: (IMPVFC-97):	IO pin out_v of net out_v has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[12/06 17:09:07   7312s] **WARN: (IMPVFC-97):	IO pin out[31] of net out[31] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[12/06 17:09:07   7312s] **WARN: (IMPVFC-97):	IO pin out[30] of net out[30] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[12/06 17:09:07   7312s] **WARN: (IMPVFC-97):	IO pin out[29] of net out[29] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[12/06 17:09:07   7312s] **WARN: (IMPVFC-97):	IO pin out[28] of net out[28] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[12/06 17:09:07   7312s] **WARN: (IMPVFC-97):	IO pin out[27] of net out[27] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[12/06 17:09:07   7312s] **WARN: (IMPVFC-97):	IO pin out[26] of net out[26] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[12/06 17:09:07   7312s] **WARN: (IMPVFC-97):	IO pin out[25] of net out[25] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[12/06 17:09:07   7312s] **WARN: (IMPVFC-97):	IO pin out[24] of net out[24] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[12/06 17:09:07   7312s] **WARN: (IMPVFC-97):	IO pin out[23] of net out[23] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[12/06 17:09:07   7312s] **WARN: (IMPVFC-97):	IO pin out[22] of net out[22] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[12/06 17:09:07   7312s] **WARN: (IMPVFC-97):	IO pin out[21] of net out[21] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[12/06 17:09:07   7312s] **WARN: (IMPVFC-97):	IO pin out[20] of net out[20] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[12/06 17:09:07   7312s] **WARN: (IMPVFC-97):	IO pin out[19] of net out[19] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[12/06 17:09:07   7312s] **WARN: (IMPVFC-97):	IO pin out[18] of net out[18] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[12/06 17:09:07   7312s] **WARN: (IMPVFC-97):	IO pin out[17] of net out[17] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[12/06 17:09:07   7312s] **WARN: (IMPVFC-97):	IO pin out[16] of net out[16] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[12/06 17:09:07   7312s] **WARN: (IMPVFC-97):	IO pin out[15] of net out[15] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[12/06 17:09:07   7312s] **WARN: (EMS-27):	Message (IMPVFC-97) has exceeded the current message display limit of 20.
[12/06 17:09:07   7312s] To increase the message display limit, refer to the product command reference manual.
[12/06 17:09:07   7312s] **** 17:09:07 **** Processed 15000 nets.
[12/06 17:09:07   7312s] **** 17:09:07 **** Processed 20000 nets.
[12/06 17:09:07   7312s] **** 17:09:07 **** Processed 25000 nets.
[12/06 17:09:08   7313s] **** 17:09:08 **** Processed 30000 nets.
[12/06 17:09:08   7313s] **** 17:09:08 **** Processed 35000 nets.
[12/06 17:09:08   7313s] **** 17:09:08 **** Processed 40000 nets.
[12/06 17:09:08   7313s] **** 17:09:08 **** Processed 45000 nets.
[12/06 17:09:08   7313s] **** 17:09:08 **** Processed 50000 nets.
[12/06 17:09:08   7313s] **** 17:09:08 **** Processed 55000 nets.
[12/06 17:09:08   7314s] **** 17:09:08 **** Processed 60000 nets.
[12/06 17:09:09   7314s] **** 17:09:09 **** Processed 65000 nets.
[12/06 17:09:09   7314s] **** 17:09:09 **** Processed 70000 nets.
[12/06 17:09:09   7314s] **** 17:09:09 **** Processed 75000 nets.
[12/06 17:09:09   7314s] **** 17:09:09 **** Processed 80000 nets.
[12/06 17:09:09   7314s] **** 17:09:09 **** Processed 85000 nets.
[12/06 17:09:09   7314s] **** 17:09:09 **** Processed 90000 nets.
[12/06 17:09:09   7315s] **** 17:09:09 **** Processed 95000 nets.
[12/06 17:09:10   7315s] **** 17:09:10 **** Processed 100000 nets.
[12/06 17:09:10   7315s] **** 17:09:10 **** Processed 105000 nets.
[12/06 17:09:10   7315s] **** 17:09:10 **** Processed 110000 nets.
[12/06 17:09:10   7315s] **** 17:09:10 **** Processed 115000 nets.
[12/06 17:09:10   7315s] **** 17:09:10 **** Processed 120000 nets.
[12/06 17:09:11   7316s] *** 17:09:11 *** Building data for Net VDD
[12/06 17:09:11   7316s] *** 17:09:11 *** Building data for Net VDD
[12/06 17:09:14   7319s] Net VDD: has an unconnected terminal.
[12/06 17:09:14   7319s] **WARN: (IMPVFC-3):	Verify Connectivity stopped: Number of errors exceeds the limit 1000
[12/06 17:09:14   7319s] Type 'man IMPVFC-3' for more detail.
[12/06 17:09:14   7319s] 
[12/06 17:09:14   7319s] Begin Summary 
[12/06 17:09:14   7319s]     1000 Problem(s) (IMPVFC-96): Terminal(s) are not connected.
[12/06 17:09:14   7319s]     1000 total info(s) created.
[12/06 17:09:14   7319s] End Summary
[12/06 17:09:14   7319s] 
[12/06 17:09:14   7319s] End Time: Fri Dec  6 17:09:14 2024
[12/06 17:09:14   7319s] Time Elapsed: 0:00:09.0
[12/06 17:09:14   7319s] 
[12/06 17:09:14   7319s] ******** End: VERIFY CONNECTIVITY ********
[12/06 17:09:14   7319s]   Verification Complete : 1000 Viols.  0 Wrngs.
[12/06 17:09:14   7319s]   (CPU Time: 0:00:09.2  MEM: 414.184M)
[12/06 17:09:14   7319s] 
[12/06 17:09:14   7319s] <CMD> verify_drc
[12/06 17:09:14   7319s] #-check_same_via_cell true               # bool, default=false, user setting
[12/06 17:09:14   7319s]  *** Starting Verify DRC (MEM: 4411.8) ***
[12/06 17:09:14   7319s] 
[12/06 17:09:14   7319s]   VERIFY DRC ...... Starting Verification
[12/06 17:09:14   7319s]   VERIFY DRC ...... Initializing
[12/06 17:09:14   7319s]   VERIFY DRC ...... Deleting Existing Violations
[12/06 17:09:14   7319s]   VERIFY DRC ...... Creating Sub-Areas
[12/06 17:09:14   7319s]   VERIFY DRC ...... Using new threading
[12/06 17:09:16   7321s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 83.520 83.520} 1 of 324
[12/06 17:09:16   7321s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[12/06 17:09:16   7321s]   VERIFY DRC ...... Sub-Area: {83.520 0.000 167.040 83.520} 2 of 324
[12/06 17:09:16   7321s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[12/06 17:09:16   7321s]   VERIFY DRC ...... Sub-Area: {167.040 0.000 250.560 83.520} 3 of 324
[12/06 17:09:16   7321s]   VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
[12/06 17:09:16   7321s]   VERIFY DRC ...... Sub-Area: {250.560 0.000 334.080 83.520} 4 of 324
[12/06 17:09:16   7321s]   VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
[12/06 17:09:16   7321s]   VERIFY DRC ...... Sub-Area: {334.080 0.000 417.600 83.520} 5 of 324
[12/06 17:09:16   7321s]   VERIFY DRC ...... Sub-Area : 5 complete 0 Viols.
[12/06 17:09:16   7321s]   VERIFY DRC ...... Sub-Area: {417.600 0.000 501.120 83.520} 6 of 324
[12/06 17:09:16   7321s]   VERIFY DRC ...... Sub-Area : 6 complete 0 Viols.
[12/06 17:09:16   7321s]   VERIFY DRC ...... Sub-Area: {501.120 0.000 584.640 83.520} 7 of 324
[12/06 17:09:16   7321s]   VERIFY DRC ...... Sub-Area : 7 complete 0 Viols.
[12/06 17:09:16   7321s]   VERIFY DRC ...... Sub-Area: {584.640 0.000 668.160 83.520} 8 of 324
[12/06 17:09:16   7321s]   VERIFY DRC ...... Sub-Area : 8 complete 0 Viols.
[12/06 17:09:16   7321s]   VERIFY DRC ...... Sub-Area: {668.160 0.000 751.680 83.520} 9 of 324
[12/06 17:09:16   7321s]   VERIFY DRC ...... Sub-Area : 9 complete 0 Viols.
[12/06 17:09:16   7321s]   VERIFY DRC ...... Sub-Area: {751.680 0.000 835.200 83.520} 10 of 324
[12/06 17:09:16   7321s]   VERIFY DRC ...... Sub-Area : 10 complete 0 Viols.
[12/06 17:09:16   7321s]   VERIFY DRC ...... Sub-Area: {835.200 0.000 918.720 83.520} 11 of 324
[12/06 17:09:16   7321s]   VERIFY DRC ...... Sub-Area : 11 complete 0 Viols.
[12/06 17:09:16   7321s]   VERIFY DRC ...... Sub-Area: {918.720 0.000 1002.240 83.520} 12 of 324
[12/06 17:09:16   7321s]   VERIFY DRC ...... Sub-Area : 12 complete 0 Viols.
[12/06 17:09:16   7321s]   VERIFY DRC ...... Sub-Area: {1002.240 0.000 1085.760 83.520} 13 of 324
[12/06 17:09:16   7321s]   VERIFY DRC ...... Sub-Area : 13 complete 0 Viols.
[12/06 17:09:16   7321s]   VERIFY DRC ...... Sub-Area: {1085.760 0.000 1169.280 83.520} 14 of 324
[12/06 17:09:16   7321s]   VERIFY DRC ...... Sub-Area : 14 complete 0 Viols.
[12/06 17:09:16   7321s]   VERIFY DRC ...... Sub-Area: {1169.280 0.000 1252.800 83.520} 15 of 324
[12/06 17:09:16   7321s]   VERIFY DRC ...... Sub-Area : 15 complete 0 Viols.
[12/06 17:09:16   7321s]   VERIFY DRC ...... Sub-Area: {1252.800 0.000 1336.320 83.520} 16 of 324
[12/06 17:09:16   7321s]   VERIFY DRC ...... Sub-Area : 16 complete 0 Viols.
[12/06 17:09:16   7321s]   VERIFY DRC ...... Sub-Area: {1336.320 0.000 1419.840 83.520} 17 of 324
[12/06 17:09:16   7321s]   VERIFY DRC ...... Sub-Area : 17 complete 0 Viols.
[12/06 17:09:16   7321s]   VERIFY DRC ...... Sub-Area: {1419.840 0.000 1500.000 83.520} 18 of 324
[12/06 17:09:16   7321s]   VERIFY DRC ...... Sub-Area : 18 complete 0 Viols.
[12/06 17:09:16   7321s]   VERIFY DRC ...... Sub-Area: {0.000 83.520 83.520 167.040} 19 of 324
[12/06 17:09:16   7322s]   VERIFY DRC ...... Sub-Area : 19 complete 0 Viols.
[12/06 17:09:16   7322s]   VERIFY DRC ...... Sub-Area: {83.520 83.520 167.040 167.040} 20 of 324
[12/06 17:09:16   7322s]   VERIFY DRC ...... Sub-Area : 20 complete 0 Viols.
[12/06 17:09:16   7322s]   VERIFY DRC ...... Sub-Area: {167.040 83.520 250.560 167.040} 21 of 324
[12/06 17:09:17   7322s]   VERIFY DRC ...... Sub-Area : 21 complete 205 Viols.
[12/06 17:09:17   7322s]   VERIFY DRC ...... Sub-Area: {250.560 83.520 334.080 167.040} 22 of 324
[12/06 17:09:17   7322s]   VERIFY DRC ...... Sub-Area : 22 complete 700 Viols.
[12/06 17:09:17   7322s]   VERIFY DRC ...... Sub-Area: {334.080 83.520 417.600 167.040} 23 of 324
[12/06 17:09:17   7322s] **WARN: (IMPVFG-1103):	VERIFY DRC did not complete: Number of violations exceeds the Error Limit [1000]
[12/06 17:09:17   7322s] 
[12/06 17:09:17   7322s]   Verification Complete : 1000 Viols.
[12/06 17:09:17   7322s] 
[12/06 17:09:17   7322s]  Violation Summary By Layer and Type:
[12/06 17:09:17   7322s] 
[12/06 17:09:17   7322s] 	          Short   MinCut   MetSpc   CutSpc   CShort   EOLSpc   Totals
[12/06 17:09:17   7322s] 	M1          685      210       31        0        0        0      926
[12/06 17:09:17   7322s] 	VIA1          0        0        0       19        3        0       22
[12/06 17:09:17   7322s] 	M2           35       15        1        0        0        1       52
[12/06 17:09:17   7322s] 	Totals      720      225       32       19        3        1     1000
[12/06 17:09:17   7322s] 
[12/06 17:09:17   7322s]  *** End Verify DRC (CPU: 0:00:02.5  ELAPSED TIME: 3.00  MEM: 264.1M) ***
[12/06 17:09:17   7322s] 
[12/06 17:09:17   7322s] <CMD> saveNetlist asic-post-par.torus_credit.32.v
[12/06 17:09:17   7322s] Writing Netlist "asic-post-par.torus_credit.32.v" ...
[12/06 17:09:17   7322s] <CMD> extractRC
[12/06 17:09:17   7322s] Extraction called for design 'torus_credit_D_W32' of instances=1186919 and nets=121184 using extraction engine 'preRoute' .
[12/06 17:09:17   7322s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/06 17:09:17   7322s] Type 'man IMPEXT-3530' for more detail.
[12/06 17:09:17   7322s] PreRoute RC Extraction called for design torus_credit_D_W32.
[12/06 17:09:17   7322s] RC Extraction called in multi-corner(1) mode.
[12/06 17:09:17   7322s] RCMode: PreRoute
[12/06 17:09:17   7322s]       RC Corner Indexes            0   
[12/06 17:09:17   7322s] Capacitance Scaling Factor   : 1.00000 
[12/06 17:09:17   7322s] Resistance Scaling Factor    : 1.00000 
[12/06 17:09:17   7322s] Clock Cap. Scaling Factor    : 1.00000 
[12/06 17:09:17   7322s] Clock Res. Scaling Factor    : 1.00000 
[12/06 17:09:17   7322s] Shrink Factor                : 1.00000
[12/06 17:09:17   7322s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/06 17:09:17   7322s] Using capacitance table file ...
[12/06 17:09:17   7322s] 
[12/06 17:09:17   7322s] Trim Metal Layers:
[12/06 17:09:18   7323s] LayerId::1 widthSet size::4
[12/06 17:09:18   7323s] LayerId::2 widthSet size::4
[12/06 17:09:18   7323s] LayerId::3 widthSet size::4
[12/06 17:09:18   7323s] LayerId::4 widthSet size::4
[12/06 17:09:18   7323s] LayerId::5 widthSet size::4
[12/06 17:09:18   7323s] LayerId::6 widthSet size::4
[12/06 17:09:18   7323s] LayerId::7 widthSet size::4
[12/06 17:09:18   7323s] LayerId::8 widthSet size::4
[12/06 17:09:18   7323s] LayerId::9 widthSet size::4
[12/06 17:09:18   7323s] LayerId::10 widthSet size::2
[12/06 17:09:18   7323s] Updating RC grid for preRoute extraction ...
[12/06 17:09:18   7323s] eee: pegSigSF::1.070000
[12/06 17:09:18   7323s] Initializing multi-corner capacitance tables ... 
[12/06 17:09:18   7323s] Initializing multi-corner resistance tables ...
[12/06 17:09:18   7323s] eee: l::1 avDens::0.115454 usedTrk::73317.726425 availTrk::635040.000000 sigTrk::73317.726425
[12/06 17:09:18   7323s] eee: l::2 avDens::0.168079 usedTrk::57619.279100 availTrk::342810.000000 sigTrk::57619.279100
[12/06 17:09:18   7323s] eee: l::3 avDens::0.220382 usedTrk::89492.612258 availTrk::406080.000000 sigTrk::89492.612258
[12/06 17:09:18   7323s] eee: l::4 avDens::0.182976 usedTrk::64306.844441 availTrk::351450.000000 sigTrk::64306.844441
[12/06 17:09:18   7323s] eee: l::5 avDens::0.002674 usedTrk::1698.033369 availTrk::635040.000000 sigTrk::1698.033369
[12/06 17:09:18   7323s] eee: l::6 avDens::0.002994 usedTrk::1901.411149 availTrk::635040.000000 sigTrk::1901.411149
[12/06 17:09:18   7323s] eee: l::7 avDens::0.109606 usedTrk::38856.288938 availTrk::354510.000000 sigTrk::38856.288938
[12/06 17:09:18   7323s] eee: l::8 avDens::0.308552 usedTrk::26471.444445 availTrk::85792.500000 sigTrk::26471.444445
[12/06 17:09:18   7323s] eee: l::9 avDens::0.097585 usedTrk::4762.399993 availTrk::48802.500000 sigTrk::4762.399993
[12/06 17:09:18   7323s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/06 17:09:18   7323s] {RT rc_corner 0 10 10 {8 0} {9 0} 2}
[12/06 17:09:18   7323s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.324585 uaWl=0.923749 uaWlH=0.408593 aWlH=0.074738 lMod=0 pMax=0.858900 pMod=81 wcR=0.693800 newSi=0.003000 wHLS=1.896084 siPrev=0 viaL=0.000000 crit=0.107722 shortMod=0.538612 fMod=0.026931 
[12/06 17:09:20   7325s] PreRoute RC Extraction DONE (CPU Time: 0:00:02.9  Real Time: 0:00:03.0  MEM: 4201.887M)
[12/06 17:09:20   7325s] <CMD> write_sdf post-par.sdf -interconn all -setuphold split
[12/06 17:09:20   7325s] **WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_delay_calc'. This setting is recommended for generating SDF for functional  simulation applications.
[12/06 17:09:20   7325s] AAE_INFO: opIsDesignInPostRouteState() is 1
[12/06 17:09:20   7325s] AAE_INFO: deleting AAE DB due to opIsDesignInPostRouteState() is changed ...
[12/06 17:09:21   7326s] AAE DB initialization (MEM=4247.61 CPU=0:00:00.1 REAL=0:00:01.0) 
[12/06 17:09:21   7326s] #################################################################################
[12/06 17:09:21   7326s] # Design Stage: PostRoute
[12/06 17:09:21   7326s] # Design Name: torus_credit_D_W32
[12/06 17:09:21   7326s] # Design Mode: 90nm
[12/06 17:09:21   7326s] # Analysis Mode: MMMC Non-OCV 
[12/06 17:09:21   7326s] # Parasitics Mode: No SPEF/RCDB 
[12/06 17:09:21   7326s] # Signoff Settings: SI Off 
[12/06 17:09:21   7326s] #################################################################################
[12/06 17:09:27   7332s] Topological Sorting (REAL = 0:00:00.0, MEM = 4295.3M, InitMEM = 4295.3M)
[12/06 17:09:27   7332s] Start delay calculation (fullDC) (1 T). (MEM=4295.32)
[12/06 17:09:28   7333s] siFlow : Timing analysis mode is single, using late cdB files
[12/06 17:09:28   7333s] Start AAE Lib Loading. (MEM=4320.11)
[12/06 17:09:28   7333s] End AAE Lib Loading. (MEM=4348.73 CPU=0:00:00.1 Real=0:00:00.0)
[12/06 17:09:28   7333s] End AAE Lib Interpolated Model. (MEM=4348.73 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/06 17:09:35   7340s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[23]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/06 17:09:35   7340s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[21]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/06 17:09:56   7361s] Total number of fetched objects 120410
[12/06 17:09:59   7364s] End Timing Check Calculation. (CPU Time=0:00:03.2, Real Time=0:00:03.0)
[12/06 17:09:59   7364s] End delay calculation. (MEM=4608.66 CPU=0:00:26.6 REAL=0:00:27.0)
[12/06 17:09:59   7364s] End delay calculation (fullDC). (MEM=4608.66 CPU=0:00:32.1 REAL=0:00:32.0)
[12/06 17:09:59   7364s] *** CDM Built up (cpu=0:00:38.6  real=0:00:38.0  mem= 4608.7M) ***
[12/06 17:10:07   7372s] <CMD> streamOut post-par.torus_credit.32.gds -merge {/CMC/kits/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Back_End/gds/tcbn65gplus_140a/tcbn65gplus.gds torus_xbar_1b.gds low_swing_tx.gds low_swing_rx.gds}
[12/06 17:10:07   7372s] Merge file: /CMC/kits/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Back_End/gds/tcbn65gplus_140a/tcbn65gplus.gds has version number: 5
[12/06 17:10:07   7372s] Merge file: torus_xbar_1b.gds has version number: 5
[12/06 17:10:07   7372s] Merge file: low_swing_tx.gds has version number: 5
[12/06 17:10:07   7372s] Merge file: low_swing_rx.gds has version number: 5
[12/06 17:10:07   7372s] Parse flat map file...
[12/06 17:10:07   7372s] Writing GDSII file ...
[12/06 17:10:07   7372s] 	****** db unit per micron = 2000 ******
[12/06 17:10:07   7372s] 	****** output gds2 file unit per micron = 2000 ******
[12/06 17:10:07   7372s] 	****** unit scaling factor = 1 ******
[12/06 17:10:07   7372s] Output for instance
[12/06 17:10:09   7374s] Output for bump
[12/06 17:10:09   7374s] Output for physical terminals
[12/06 17:10:09   7374s] Output for logical terminals
[12/06 17:10:09   7374s] Output for regular nets
[12/06 17:10:12   7377s] Output for special nets and metal fills
[12/06 17:10:12   7377s] Output for via structure generation total number 68
[12/06 17:10:12   7377s] Statistics for GDS generated (version 5)
[12/06 17:10:12   7377s] ----------------------------------------
[12/06 17:10:12   7377s] Stream Out Layer Mapping Information:
[12/06 17:10:12   7377s] GDS Layer Number          GDS Layer Name
[12/06 17:10:12   7377s] ----------------------------------------
[12/06 17:10:12   7377s]     212                             COMP
[12/06 17:10:12   7377s]     213                          DIEAREA
[12/06 17:10:12   7377s]     202                               AP
[12/06 17:10:12   7377s]     200                               AP
[12/06 17:10:12   7377s]     199                               AP
[12/06 17:10:12   7377s]     198                               AP
[12/06 17:10:12   7377s]     197                               AP
[12/06 17:10:12   7377s]     196                               RV
[12/06 17:10:12   7377s]     195                               RV
[12/06 17:10:12   7377s]     191                               RV
[12/06 17:10:12   7377s]     181                               M9
[12/06 17:10:12   7377s]     179                               M9
[12/06 17:10:12   7377s]     178                               M9
[12/06 17:10:12   7377s]     177                               M9
[12/06 17:10:12   7377s]     176                               M9
[12/06 17:10:12   7377s]     175                             VIA8
[12/06 17:10:12   7377s]     174                             VIA8
[12/06 17:10:12   7377s]     170                             VIA8
[12/06 17:10:12   7377s]     160                               M8
[12/06 17:10:12   7377s]     158                               M8
[12/06 17:10:12   7377s]     157                               M8
[12/06 17:10:12   7377s]     156                               M8
[12/06 17:10:12   7377s]     155                               M8
[12/06 17:10:12   7377s]     154                             VIA7
[12/06 17:10:12   7377s]     153                             VIA7
[12/06 17:10:12   7377s]     149                             VIA7
[12/06 17:10:12   7377s]     139                               M7
[12/06 17:10:12   7377s]     137                               M7
[12/06 17:10:12   7377s]     136                               M7
[12/06 17:10:12   7377s]     135                               M7
[12/06 17:10:12   7377s]     134                               M7
[12/06 17:10:12   7377s]     133                             VIA6
[12/06 17:10:12   7377s]     132                             VIA6
[12/06 17:10:12   7377s]     131                             VIA6
[12/06 17:10:12   7377s]     130                             VIA6
[12/06 17:10:12   7377s]     129                             VIA6
[12/06 17:10:12   7377s]     128                             VIA6
[12/06 17:10:12   7377s]     127                             VIA6
[12/06 17:10:12   7377s]     122                               M6
[12/06 17:10:12   7377s]     121                               M6
[12/06 17:10:12   7377s]     120                               M6
[12/06 17:10:12   7377s]     119                               M6
[12/06 17:10:12   7377s]     118                               M6
[12/06 17:10:12   7377s]     53                                M3
[12/06 17:10:12   7377s]     52                                M3
[12/06 17:10:12   7377s]     185                               M9
[12/06 17:10:12   7377s]     48                              VIA2
[12/06 17:10:12   7377s]     29                                M2
[12/06 17:10:12   7377s]     180                               M9
[12/06 17:10:12   7377s]     47                              VIA2
[12/06 17:10:12   7377s]     182                               M9
[12/06 17:10:12   7377s]     44                              VIA2
[12/06 17:10:12   7377s]     43                              VIA2
[12/06 17:10:12   7377s]     172                             VIA8
[12/06 17:10:12   7377s]     38                                M2
[12/06 17:10:12   7377s]     95                                M5
[12/06 17:10:12   7377s]     36                                M2
[12/06 17:10:12   7377s]     93                                M5
[12/06 17:10:12   7377s]     112                             VIA5
[12/06 17:10:12   7377s]     194                               RV
[12/06 17:10:12   7377s]     55                                M3
[12/06 17:10:12   7377s]     113                               M6
[12/06 17:10:12   7377s]     32                                M2
[12/06 17:10:12   7377s]     54                                M3
[12/06 17:10:12   7377s]     31                                M2
[12/06 17:10:12   7377s]     107                             VIA5
[12/06 17:10:12   7377s]     30                                M2
[12/06 17:10:12   7377s]     49                              VIA2
[12/06 17:10:12   7377s]     106                             VIA5
[12/06 17:10:12   7377s]     33                                M2
[12/06 17:10:12   7377s]     109                             VIA5
[12/06 17:10:12   7377s]     10                                M1
[12/06 17:10:12   7377s]     86                              VIA4
[12/06 17:10:12   7377s]     50                                M3
[12/06 17:10:12   7377s]     206                               AP
[12/06 17:10:12   7377s]     69                              VIA3
[12/06 17:10:12   7377s]     143                               M7
[12/06 17:10:12   7377s]     6                                 CO
[12/06 17:10:12   7377s]     169                             VIA8
[12/06 17:10:12   7377s]     35                                M2
[12/06 17:10:12   7377s]     8                                 M1
[12/06 17:10:12   7377s]     164                               M8
[12/06 17:10:12   7377s]     27                              VIA1
[12/06 17:10:12   7377s]     141                               M7
[12/06 17:10:12   7377s]     3                                 CO
[12/06 17:10:12   7377s]     51                                M3
[12/06 17:10:12   7377s]     70                              VIA3
[12/06 17:10:12   7377s]     7                                 CO
[12/06 17:10:12   7377s]     64                              VIA3
[12/06 17:10:12   7377s]     173                             VIA8
[12/06 17:10:12   7377s]     34                                M2
[12/06 17:10:12   7377s]     92                                M5
[12/06 17:10:12   7377s]     111                             VIA5
[12/06 17:10:12   7377s]     11                                M1
[12/06 17:10:12   7377s]     142                               M7
[12/06 17:10:12   7377s]     4                                 CO
[12/06 17:10:12   7377s]     9                                 M1
[12/06 17:10:12   7377s]     28                              VIA1
[12/06 17:10:12   7377s]     85                              VIA4
[12/06 17:10:12   7377s]     138                               M7
[12/06 17:10:12   7377s]     5                                 CO
[12/06 17:10:12   7377s]     12                                M1
[12/06 17:10:12   7377s]     88                              VIA4
[12/06 17:10:12   7377s]     183                               M9
[12/06 17:10:12   7377s]     45                              VIA2
[12/06 17:10:12   7377s]     22                              VIA1
[12/06 17:10:12   7377s]     152                             VIA7
[12/06 17:10:12   7377s]     13                                M1
[12/06 17:10:12   7377s]     71                                M4
[12/06 17:10:12   7377s]     90                              VIA4
[12/06 17:10:12   7377s]     184                               M9
[12/06 17:10:12   7377s]     46                              VIA2
[12/06 17:10:12   7377s]     161                               M8
[12/06 17:10:12   7377s]     23                              VIA1
[12/06 17:10:12   7377s]     171                             VIA8
[12/06 17:10:12   7377s]     37                                M2
[12/06 17:10:12   7377s]     94                                M5
[12/06 17:10:12   7377s]     148                             VIA7
[12/06 17:10:12   7377s]     14                                M1
[12/06 17:10:12   7377s]     15                                M1
[12/06 17:10:12   7377s]     72                                M4
[12/06 17:10:12   7377s]     91                              VIA4
[12/06 17:10:12   7377s]     150                             VIA7
[12/06 17:10:12   7377s]     16                                M1
[12/06 17:10:12   7377s]     73                                M4
[12/06 17:10:12   7377s]     159                               M8
[12/06 17:10:12   7377s]     26                              VIA1
[12/06 17:10:12   7377s]     151                             VIA7
[12/06 17:10:12   7377s]     17                                M1
[12/06 17:10:12   7377s]     74                                M4
[12/06 17:10:12   7377s]     1                                 CO
[12/06 17:10:12   7377s]     162                               M8
[12/06 17:10:12   7377s]     24                              VIA1
[12/06 17:10:12   7377s]     140                               M7
[12/06 17:10:12   7377s]     2                                 CO
[12/06 17:10:12   7377s]     163                               M8
[12/06 17:10:12   7377s]     25                              VIA1
[12/06 17:10:12   7377s]     190                               RV
[12/06 17:10:12   7377s]     56                                M3
[12/06 17:10:12   7377s]     57                                M3
[12/06 17:10:12   7377s]     114                               M6
[12/06 17:10:12   7377s]     192                               RV
[12/06 17:10:12   7377s]     58                                M3
[12/06 17:10:12   7377s]     115                               M6
[12/06 17:10:12   7377s]     193                               RV
[12/06 17:10:12   7377s]     59                                M3
[12/06 17:10:12   7377s]     116                               M6
[12/06 17:10:12   7377s]     203                               AP
[12/06 17:10:12   7377s]     65                              VIA3
[12/06 17:10:12   7377s]     204                               AP
[12/06 17:10:12   7377s]     66                              VIA3
[12/06 17:10:12   7377s]     205                               AP
[12/06 17:10:12   7377s]     67                              VIA3
[12/06 17:10:12   7377s]     201                               AP
[12/06 17:10:12   7377s]     68                              VIA3
[12/06 17:10:12   7377s]     75                                M4
[12/06 17:10:12   7377s]     76                                M4
[12/06 17:10:12   7377s]     77                                M4
[12/06 17:10:12   7377s]     78                                M4
[12/06 17:10:12   7377s]     79                                M4
[12/06 17:10:12   7377s]     80                                M4
[12/06 17:10:12   7377s]     87                              VIA4
[12/06 17:10:12   7377s]     89                              VIA4
[12/06 17:10:12   7377s]     96                                M5
[12/06 17:10:12   7377s]     97                                M5
[12/06 17:10:12   7377s]     98                                M5
[12/06 17:10:12   7377s]     99                                M5
[12/06 17:10:12   7377s]     100                               M5
[12/06 17:10:12   7377s]     101                               M5
[12/06 17:10:12   7377s]     108                             VIA5
[12/06 17:10:12   7377s]     110                             VIA5
[12/06 17:10:12   7377s]     117                               M6
[12/06 17:10:12   7377s]     210                               AP
[12/06 17:10:12   7377s]     209                               AP
[12/06 17:10:12   7377s]     208                               AP
[12/06 17:10:12   7377s]     207                               AP
[12/06 17:10:12   7377s]     189                               M9
[12/06 17:10:12   7377s]     188                               M9
[12/06 17:10:12   7377s]     187                               M9
[12/06 17:10:12   7377s]     186                               M9
[12/06 17:10:12   7377s]     168                               M8
[12/06 17:10:12   7377s]     167                               M8
[12/06 17:10:12   7377s]     166                               M8
[12/06 17:10:12   7377s]     165                               M8
[12/06 17:10:12   7377s]     147                               M7
[12/06 17:10:12   7377s]     146                               M7
[12/06 17:10:12   7377s]     145                               M7
[12/06 17:10:12   7377s]     144                               M7
[12/06 17:10:12   7377s]     63                                M3
[12/06 17:10:12   7377s]     62                                M3
[12/06 17:10:12   7377s]     39                                M2
[12/06 17:10:12   7377s]     105                               M5
[12/06 17:10:12   7377s]     103                               M5
[12/06 17:10:12   7377s]     123                               M6
[12/06 17:10:12   7377s]     42                                M2
[12/06 17:10:12   7377s]     41                                M2
[12/06 17:10:12   7377s]     40                                M2
[12/06 17:10:12   7377s]     20                                M1
[12/06 17:10:12   7377s]     60                                M3
[12/06 17:10:12   7377s]     18                                M1
[12/06 17:10:12   7377s]     61                                M3
[12/06 17:10:12   7377s]     102                               M5
[12/06 17:10:12   7377s]     21                                M1
[12/06 17:10:12   7377s]     19                                M1
[12/06 17:10:12   7377s]     81                                M4
[12/06 17:10:12   7377s]     104                               M5
[12/06 17:10:12   7377s]     82                                M4
[12/06 17:10:12   7377s]     83                                M4
[12/06 17:10:12   7377s]     84                                M4
[12/06 17:10:12   7377s]     124                               M6
[12/06 17:10:12   7377s]     125                               M6
[12/06 17:10:12   7377s]     126                               M6
[12/06 17:10:12   7377s] 
[12/06 17:10:12   7377s] 
[12/06 17:10:12   7377s] Stream Out Information Processed for GDS version 5:
[12/06 17:10:12   7377s] Units: 2000 DBU
[12/06 17:10:12   7377s] 
[12/06 17:10:12   7377s] Object                             Count
[12/06 17:10:12   7377s] ----------------------------------------
[12/06 17:10:12   7377s] Instances                        1186919
[12/06 17:10:12   7377s] 
[12/06 17:10:12   7377s] Ports/Pins                             0
[12/06 17:10:12   7377s] 
[12/06 17:10:12   7377s] Nets                             2328182
[12/06 17:10:12   7377s]     metal layer M1                 28529
[12/06 17:10:12   7377s]     metal layer M2                975422
[12/06 17:10:12   7377s]     metal layer M3                732084
[12/06 17:10:12   7377s]     metal layer M4                385109
[12/06 17:10:12   7377s]     metal layer M5                 32952
[12/06 17:10:12   7377s]     metal layer M6                 30405
[12/06 17:10:12   7377s]     metal layer M7                108679
[12/06 17:10:12   7377s]     metal layer M8                 28583
[12/06 17:10:12   7377s]     metal layer M9                  6419
[12/06 17:10:12   7377s] 
[12/06 17:10:12   7377s]     Via Instances                1255587
[12/06 17:10:12   7377s] 
[12/06 17:10:12   7377s] Special Nets                        2032
[12/06 17:10:12   7377s]     metal layer M1                   832
[12/06 17:10:12   7377s]     metal layer M5                   600
[12/06 17:10:12   7377s]     metal layer M6                   600
[12/06 17:10:12   7377s] 
[12/06 17:10:12   7377s]     Via Instances                1173874
[12/06 17:10:12   7377s] 
[12/06 17:10:12   7377s] Metal Fills                            0
[12/06 17:10:12   7377s] 
[12/06 17:10:12   7377s]     Via Instances                      0
[12/06 17:10:12   7377s] 
[12/06 17:10:12   7377s] Metal FillOPCs                         0
[12/06 17:10:12   7377s] 
[12/06 17:10:12   7377s]     Via Instances                      0
[12/06 17:10:12   7377s] 
[12/06 17:10:12   7377s] Metal FillDRCs                         0
[12/06 17:10:12   7377s] 
[12/06 17:10:12   7377s]     Via Instances                      0
[12/06 17:10:12   7377s] 
[12/06 17:10:12   7377s] Text                              119830
[12/06 17:10:12   7377s]     metal layer M1                  6808
[12/06 17:10:12   7377s]     metal layer M2                 76067
[12/06 17:10:12   7377s]     metal layer M3                 29135
[12/06 17:10:12   7377s]     metal layer M4                  5143
[12/06 17:10:12   7377s]     metal layer M5                   256
[12/06 17:10:12   7377s]     metal layer M6                   277
[12/06 17:10:12   7377s]     metal layer M7                  1189
[12/06 17:10:12   7377s]     metal layer M8                   863
[12/06 17:10:12   7377s]     metal layer M9                    92
[12/06 17:10:12   7377s] 
[12/06 17:10:12   7377s] 
[12/06 17:10:12   7377s] Blockages                              0
[12/06 17:10:12   7377s] 
[12/06 17:10:12   7377s] 
[12/06 17:10:12   7377s] Custom Text                            0
[12/06 17:10:12   7377s] 
[12/06 17:10:12   7377s] 
[12/06 17:10:12   7377s] Custom Box                             0
[12/06 17:10:12   7377s] 
[12/06 17:10:12   7377s] Trim Metal                             0
[12/06 17:10:12   7377s] 
[12/06 17:10:12   7377s] Scanning GDS file /CMC/kits/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Back_End/gds/tcbn65gplus_140a/tcbn65gplus.gds to register cell name ......
[12/06 17:10:12   7377s] Scanning GDS file torus_xbar_1b.gds to register cell name ......
[12/06 17:10:12   7377s] Scanning GDS file low_swing_tx.gds to register cell name ......
[12/06 17:10:12   7377s] Scanning GDS file low_swing_rx.gds to register cell name ......
[12/06 17:10:12   7377s] Merging GDS file /CMC/kits/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Back_End/gds/tcbn65gplus_140a/tcbn65gplus.gds ......
[12/06 17:10:12   7377s] 	****** Merge file: /CMC/kits/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Back_End/gds/tcbn65gplus_140a/tcbn65gplus.gds has version number: 5.
[12/06 17:10:12   7377s] 	****** Merge file: /CMC/kits/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Back_End/gds/tcbn65gplus_140a/tcbn65gplus.gds has units: 1000 per micron.
[12/06 17:10:12   7377s] 	****** unit scaling factor = 2 ******
[12/06 17:10:12   7377s] Merging GDS file torus_xbar_1b.gds ......
[12/06 17:10:12   7377s] 	****** Merge file: torus_xbar_1b.gds has version number: 5.
[12/06 17:10:12   7377s] 	****** Merge file: torus_xbar_1b.gds has units: 1000 per micron.
[12/06 17:10:12   7377s] 	****** unit scaling factor = 2 ******
[12/06 17:10:12   7377s] Merging GDS file low_swing_tx.gds ......
[12/06 17:10:12   7377s] 	****** Merge file: low_swing_tx.gds has version number: 5.
[12/06 17:10:12   7377s] 	****** Merge file: low_swing_tx.gds has units: 1000 per micron.
[12/06 17:10:12   7377s] 	****** unit scaling factor = 2 ******
[12/06 17:10:12   7377s] Merging GDS file low_swing_rx.gds ......
[12/06 17:10:12   7377s] 	****** Merge file: low_swing_rx.gds has version number: 5.
[12/06 17:10:12   7377s] 	****** Merge file: low_swing_rx.gds has units: 1000 per micron.
[12/06 17:10:12   7377s] 	****** unit scaling factor = 2 ******
[12/06 17:10:13   7377s] ######Streamout is finished!
[12/06 17:10:13   7377s] <CMD> report_timing > asic-post-par-timing.$asictop.$datawidth.rpt
[12/06 17:10:13   7378s] AAE_INFO: opIsDesignInPostRouteState() is 1
[12/06 17:10:13   7378s] #################################################################################
[12/06 17:10:13   7378s] # Design Stage: PostRoute
[12/06 17:10:13   7378s] # Design Name: torus_credit_D_W32
[12/06 17:10:13   7378s] # Design Mode: 90nm
[12/06 17:10:13   7378s] # Analysis Mode: MMMC Non-OCV 
[12/06 17:10:13   7378s] # Parasitics Mode: No SPEF/RCDB 
[12/06 17:10:13   7378s] # Signoff Settings: SI Off 
[12/06 17:10:13   7378s] #################################################################################
[12/06 17:10:19   7384s] Calculate delays in Single mode...
[12/06 17:10:19   7384s] Topological Sorting (REAL = 0:00:00.0, MEM = 4575.9M, InitMEM = 4575.9M)
[12/06 17:10:19   7384s] Start delay calculation (fullDC) (1 T). (MEM=4575.87)
[12/06 17:10:20   7385s] End AAE Lib Interpolated Model. (MEM=4592.68 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/06 17:10:26   7390s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[23]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/06 17:10:26   7390s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[21]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/06 17:10:41   7406s] Total number of fetched objects 120410
[12/06 17:10:42   7407s] End Timing Check Calculation. (CPU Time=0:00:01.1, Real Time=0:00:01.0)
[12/06 17:10:42   7407s] End delay calculation. (MEM=4592.68 CPU=0:00:18.4 REAL=0:00:18.0)
[12/06 17:10:42   7407s] End delay calculation (fullDC). (MEM=4592.68 CPU=0:00:23.1 REAL=0:00:23.0)
[12/06 17:10:42   7407s] *** CDM Built up (cpu=0:00:29.4  real=0:00:29.0  mem= 4592.7M) ***
[12/06 17:10:45   7410s] <CMD> report_area > asic-post-par-area.torus_credit.32.rpt
[12/06 17:10:48   7413s] <CMD> report_power -hierarchy all > asic-post-par-power.torus_credit.32.rpt
[12/06 17:10:48   7413s] env CDS_WORKAREA is set to /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell
[12/06 17:10:48   7413s] 
[12/06 17:10:48   7413s] Power Net Detected:
[12/06 17:10:48   7413s]         Voltage	    Name
[12/06 17:10:48   7413s]              0V	    VSS
[12/06 17:10:48   7413s]            0.9V	    VDD
[12/06 17:10:48   7413s] 
[12/06 17:10:48   7413s] Begin Power Analysis
[12/06 17:10:48   7413s] 
[12/06 17:10:49   7414s]              0V	    VSS
[12/06 17:10:49   7414s]            0.9V	    VDD
[12/06 17:10:49   7414s] Begin Processing Timing Library for Power Calculation
[12/06 17:10:49   7414s] 
[12/06 17:10:49   7414s] Begin Processing Timing Library for Power Calculation
[12/06 17:10:49   7414s] 
[12/06 17:10:49   7414s] 
[12/06 17:10:49   7414s] 
[12/06 17:10:49   7414s] Begin Processing Power Net/Grid for Power Calculation
[12/06 17:10:49   7414s] 
[12/06 17:10:49   7414s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4280.45MB/5953.41MB/4280.45MB)
[12/06 17:10:49   7414s] 
[12/06 17:10:49   7414s] Begin Processing Timing Window Data for Power Calculation
[12/06 17:10:49   7414s] 
[12/06 17:10:49   7414s] ideal_clock(166.667MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=4290.45MB/5953.41MB/4290.45MB)
[12/06 17:10:50   7415s] 
[12/06 17:10:51   7415s] Begin Processing User Attributes
[12/06 17:10:51   7415s] 
[12/06 17:10:51   7416s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4290.58MB/5953.41MB/4290.58MB)
[12/06 17:10:51   7416s] 
[12/06 17:10:51   7416s] Begin Processing Signal Activity
[12/06 17:10:51   7416s] 
[12/06 17:10:57   7422s] Ended Processing Signal Activity: (cpu=0:00:06, real=0:00:06, mem(process/total/peak)=4294.57MB/5953.41MB/4294.57MB)
[12/06 17:10:57   7422s] 
[12/06 17:10:57   7422s] Begin Power Computation
[12/06 17:10:57   7422s] 
[12/06 17:10:57   7422s]       ----------------------------------------------------------
[12/06 17:10:57   7422s]       # of cell(s) missing both power/leakage table: 0
[12/06 17:10:57   7422s]       # of cell(s) missing power table: 2
[12/06 17:10:57   7422s]       # of cell(s) missing leakage table: 0
[12/06 17:10:57   7422s]       ----------------------------------------------------------
[12/06 17:10:57   7422s] CellName                                  Missing Table(s)
[12/06 17:10:57   7422s] TIEH                                      internal power, 
[12/06 17:10:57   7422s] TIEL                                      internal power, 
[12/06 17:10:57   7422s] 
[12/06 17:10:57   7422s] 
[12/06 17:11:21   7445s]       # of MSMV cell(s) missing power_level: 0
[12/06 17:11:21   7445s] Ended Power Computation: (cpu=0:00:23, real=0:00:23, mem(process/total/peak)=4296.07MB/5961.42MB/4296.07MB)
[12/06 17:11:21   7445s] 
[12/06 17:11:21   7445s] Begin Processing User Attributes
[12/06 17:11:21   7445s] 
[12/06 17:11:21   7446s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4296.19MB/5961.42MB/4296.19MB)
[12/06 17:11:21   7446s] 
[12/06 17:11:21   7446s] Ended Power Analysis: (cpu=0:00:31, real=0:00:32, mem(process/total/peak)=4296.25MB/5961.42MB/4296.25MB)
[12/06 17:11:21   7446s] 
[12/06 17:11:22   7447s] *



[12/06 17:11:22   7447s] Total Power
[12/06 17:11:22   7447s] -----------------------------------------------------------------------------------------
[12/06 17:11:22   7447s] Total Internal Power:       60.81172066 	   69.6999%
[12/06 17:11:22   7447s] Total Switching Power:      21.91706583 	   25.1204%
[12/06 17:11:22   7447s] Total Leakage Power:         4.51919773 	    5.1797%
[12/06 17:11:22   7447s] Total Power:                87.24798422
[12/06 17:11:22   7447s] -----------------------------------------------------------------------------------------
[12/06 17:11:23   7448s] Processing average sequential pin duty cycle 
[12/06 17:11:23   7448s] 
[12/06 17:11:23   7448s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/06 17:11:23   7448s] Summary for sequential cells identification: 
[12/06 17:11:23   7448s]   Identified SBFF number: 199
[12/06 17:11:23   7448s]   Identified MBFF number: 0
[12/06 17:11:23   7448s]   Identified SB Latch number: 0
[12/06 17:11:23   7448s]   Identified MB Latch number: 0
[12/06 17:11:23   7448s]   Not identified SBFF number: 0
[12/06 17:11:23   7448s]   Not identified MBFF number: 0
[12/06 17:11:23   7448s]   Not identified SB Latch number: 0
[12/06 17:11:23   7448s]   Not identified MB Latch number: 0
[12/06 17:11:23   7448s]   Number of sequential cells which are not FFs: 104
[12/06 17:11:23   7448s]  Visiting view : view_functional_wcl_slow
[12/06 17:11:23   7448s]    : PowerDomain = none : Weighted F : unweighted  = 13.60 (1.000) with rcCorner = 0
[12/06 17:11:23   7448s]    : PowerDomain = none : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = -1
[12/06 17:11:23   7448s]  Visiting view : view_functional_wcl_slow
[12/06 17:11:23   7448s]    : PowerDomain = none : Weighted F : unweighted  = 13.60 (1.000) with rcCorner = 0
[12/06 17:11:23   7448s]    : PowerDomain = none : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = -1
[12/06 17:11:23   7448s] TLC MultiMap info (StdDelay):
[12/06 17:11:23   7448s]   : delay_corner_wcl_slow + wcl_slow + 1 + no RcCorner := 10.9ps
[12/06 17:11:23   7448s]   : delay_corner_wcl_slow + wcl_slow + 1 + rc_corner := 13.6ps
[12/06 17:11:23   7448s]  Setting StdDelay to: 13.6ps
[12/06 17:11:23   7448s] 
[12/06 17:11:23   7448s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/06 17:11:23   7448s] 
[12/06 17:11:23   7448s] *** Memory Usage v#1 (Current mem = 4453.676M, initial mem = 486.906M) ***
[12/06 17:11:23   7448s] 
[12/06 17:11:23   7448s] *** Summary of all messages that are not suppressed in this session:
[12/06 17:11:23   7448s] Severity  ID               Count  Summary                                  
[12/06 17:11:23   7448s] WARNING   IMPLF-200           11  Pin '%s' in macro '%s' has no ANTENNAGAT...
[12/06 17:11:23   7448s] WARNING   IMPLF-201            4  Pin '%s' in macro '%s' has no ANTENNADIF...
[12/06 17:11:23   7448s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[12/06 17:11:23   7448s] WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
[12/06 17:11:23   7448s] WARNING   IMPEXT-3530          7  The process node is not set. Use the com...
[12/06 17:11:23   7448s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[12/06 17:11:23   7448s] WARNING   IMPESI-3014          6  The RC network is incomplete for net %s....
[12/06 17:11:23   7448s] WARNING   IMPVFC-3             1  Verify Connectivity stopped: Number of e...
[12/06 17:11:23   7448s] WARNING   IMPVFC-97           36  IO pin %s of net %s has not been assigne...
[12/06 17:11:23   7448s] WARNING   IMPVFG-1103          1  VERIFY DRC did not complete:             
[12/06 17:11:23   7448s] WARNING   IMPPP-532          117  ViaGen Warning: The top layer and bottom...
[12/06 17:11:23   7448s] WARNING   IMPPP-4051           1  Failed to add rings, because the IO cell...
[12/06 17:11:23   7448s] WARNING   IMPPP-220            1  The power planner does not create core r...
[12/06 17:11:23   7448s] WARNING   IMPSR-4302           1  Cap-table/qrcTechFile is found in the de...
[12/06 17:11:23   7448s] WARNING   IMPSR-1254           2  Unable to connect the specified objects,...
[12/06 17:11:23   7448s] WARNING   IMPSR-1256           2  Unable to find any CORE class pad pin of...
[12/06 17:11:23   7448s] WARNING   IMPSP-5217           1  addFiller command is running on a postRo...
[12/06 17:11:23   7448s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[12/06 17:11:23   7448s] WARNING   IMPSP-452           16  Density for module '%s' (%s = {%.3f %.3f...
[12/06 17:11:23   7448s] ERROR     IMPSP-2021           2  Could not legalize <%d> instances in the...
[12/06 17:11:23   7448s] WARNING   IMPSP-2020          38  Cannot find a legal location for instanc...
[12/06 17:11:23   7448s] WARNING   IMPOPT-576           1  %d nets have unplaced terms.             
[12/06 17:11:23   7448s] WARNING   IMPOPT-665          36  %s : Net has unplaced terms or is connec...
[12/06 17:11:23   7448s] WARNING   IMPOPT-801           1  Genus executable not found in PATH%s. In...
[12/06 17:11:23   7448s] WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
[12/06 17:11:23   7448s] WARNING   IMPCCOPT-1127        2  The skew group %s has been identified as...
[12/06 17:11:23   7448s] ERROR     IMPCCOPT-2215        1  The route/traversal graph for net '%s' i...
[12/06 17:11:23   7448s] WARNING   IMPCCOPT-2231        2  CCOpt data structures have been affected...
[12/06 17:11:23   7448s] WARNING   IMPCCOPT-2245        1  Cannot perform post-route optimization o...
[12/06 17:11:23   7448s] WARNING   IMPCCOPT-2030        1  Found placement violations. Run checkPla...
[12/06 17:11:23   7448s] WARNING   IMPCCOPT-1007      100  Did not meet the max transition constrai...
[12/06 17:11:23   7448s] WARNING   IMPCCOPT-1023        1  Did not meet the skew target of %s       
[12/06 17:11:23   7448s] WARNING   NRDB-629           576  NanoRoute cannot route PIN %s of INST %s...
[12/06 17:11:23   7448s] WARNING   NRDB-733             1  %s %s in %s %s does not have a physical ...
[12/06 17:11:23   7448s] WARNING   NRIG-1303            1  The congestion map does not match the GC...
[12/06 17:11:23   7448s] WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
[12/06 17:11:23   7448s] WARNING   SDF-808              1  The software is currently operating in a...
[12/06 17:11:23   7448s] WARNING   TECHLIB-302         30  No function defined for cell '%s'. The c...
[12/06 17:11:23   7448s] WARNING   TECHLIB-606       3276  An inconsistency was found during interp...
[12/06 17:11:23   7448s] ERROR     TECHLIB-1171        30  The attribute '%s' of group '%s' has one...
[12/06 17:11:23   7448s] *** Message Summary: 4287 warning(s), 33 error(s)
[12/06 17:11:23   7448s] 
[12/06 17:11:23   7448s] --- Ending "Innovus" (totcpu=2:04:09, real=2:04:29, mem=4453.7M) ---
