.include "macros.inc"

.section .sbss

.balign 8

.global xmath_inited
xmath_inited:
	.skip 0x4
.global xmath_exited
xmath_exited:
	.skip 0x4
.global rndseed
rndseed:
	.skip 0xC
.global lbl_803CEEFC
lbl_803CEEFC:
	.skip 0x4

.section .sdata2

.global _esc__2_854_1
_esc__2_854_1:
	.incbin "baserom.dol", 0x32F048, 0x4
.global _esc__2_855_2
_esc__2_855_2:
	.incbin "baserom.dol", 0x32F04C, 0x4
.global _esc__2_856_0
_esc__2_856_0:
	.incbin "baserom.dol", 0x32F050, 0x4
.global _esc__2_857_0
_esc__2_857_0:
	.incbin "baserom.dol", 0x32F054, 0x4
.global _esc__2_858_0
_esc__2_858_0:
	.incbin "baserom.dol", 0x32F058, 0x4
.global _esc__2_863
_esc__2_863:
	.incbin "baserom.dol", 0x32F05C, 0x4
.global _esc__2_865
_esc__2_865:
	.incbin "baserom.dol", 0x32F060, 0x8
.global _esc__2_905
_esc__2_905:
	.incbin "baserom.dol", 0x32F068, 0x8
.global _esc__2_923
_esc__2_923:
	.incbin "baserom.dol", 0x32F070, 0x4
.global _esc__2_972_1
_esc__2_972_1:
	.incbin "baserom.dol", 0x32F074, 0x4
.global _esc__2_999
_esc__2_999:
	.incbin "baserom.dol", 0x32F078, 0x4
.global _esc__2_1010
_esc__2_1010:
	.incbin "baserom.dol", 0x32F07C, 0x4
.global _esc__2_1031
_esc__2_1031:
	.incbin "baserom.dol", 0x32F080, 0x4
.global _esc__2_1116
_esc__2_1116:
	.incbin "baserom.dol", 0x32F084, 0x4
.global _esc__2_1313
_esc__2_1313:
	.incbin "baserom.dol", 0x32F088, 0x4
.global _esc__2_1396
_esc__2_1396:
	.incbin "baserom.dol", 0x32F08C, 0x4
.global _esc__2_1514
_esc__2_1514:
	.incbin "baserom.dol", 0x32F090, 0x4
.global _esc__2_1515
_esc__2_1515:
	.incbin "baserom.dol", 0x32F094, 0x4
.global _esc__2_1516
_esc__2_1516:
	.incbin "baserom.dol", 0x32F098, 0x4
.global _esc__2_1517
_esc__2_1517:
	.incbin "baserom.dol", 0x32F09C, 0x4

.if 0

.section .text

.global xMathInit__Fv
xMathInit__Fv:
/* 80043510 00040310  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 80043514 00040314  7C 08 02 A6 */	mflr r0
/* 80043518 00040318  90 01 00 14 */	stw r0, 0x14(r1)
/* 8004351C 0004031C  80 0D BA 68 */	lwz r0, xmath_inited@sda21(r13)
/* 80043520 00040320  2C 00 00 00 */	cmpwi r0, 0
/* 80043524 00040324  40 82 00 18 */	bne lbl_8004353C
/* 80043528 00040328  38 60 00 01 */	li r3, 1
/* 8004352C 0004032C  38 00 00 00 */	li r0, 0
/* 80043530 00040330  90 6D BA 68 */	stw r3, xmath_inited@sda21(r13)
/* 80043534 00040334  90 0D BA 70 */	stw r0, rndseed@sda21(r13)
/* 80043538 00040338  48 00 02 61 */	bl xBinomInit__Fv
lbl_8004353C:
/* 8004353C 0004033C  80 01 00 14 */	lwz r0, 0x14(r1)
/* 80043540 00040340  7C 08 03 A6 */	mtlr r0
/* 80043544 00040344  38 21 00 10 */	addi r1, r1, 0x10
/* 80043548 00040348  4E 80 00 20 */	blr 

.global xMathExit__Fv
xMathExit__Fv:
/* 8004354C 0004034C  80 0D BA 6C */	lwz r0, xmath_exited@sda21(r13)
/* 80043550 00040350  2C 00 00 00 */	cmpwi r0, 0
/* 80043554 00040354  4C 82 00 20 */	bnelr 
/* 80043558 00040358  38 00 00 01 */	li r0, 1
/* 8004355C 0004035C  90 0D BA 6C */	stw r0, xmath_exited@sda21(r13)
/* 80043560 00040360  4E 80 00 20 */	blr 

.global xatof__FPCc
xatof__FPCc:
/* 80043564 00040364  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 80043568 00040368  7C 08 02 A6 */	mflr r0
/* 8004356C 0004036C  90 01 00 14 */	stw r0, 0x14(r1)
/* 80043570 00040370  48 27 90 59 */	bl atof
/* 80043574 00040374  80 01 00 14 */	lwz r0, 0x14(r1)
/* 80043578 00040378  FC 20 08 18 */	frsp f1, f1
/* 8004357C 0004037C  7C 08 03 A6 */	mtlr r0
/* 80043580 00040380  38 21 00 10 */	addi r1, r1, 0x10
/* 80043584 00040384  4E 80 00 20 */	blr 

.global xMathSolveQuadratic__FfffPfPf
xMathSolveQuadratic__FfffPfPf:
/* 80043588 00040388  94 21 FF D0 */	stwu r1, -0x30(r1)
/* 8004358C 0004038C  7C 08 02 A6 */	mflr r0
/* 80043590 00040390  90 01 00 34 */	stw r0, 0x34(r1)
/* 80043594 00040394  DB E1 00 20 */	stfd f31, 0x20(r1)
/* 80043598 00040398  F3 E1 00 28 */	psq_st f31, 40(r1), 0, qr0
/* 8004359C 0004039C  DB C1 00 10 */	stfd f30, 0x10(r1)
/* 800435A0 000403A0  F3 C1 00 18 */	psq_st f30, 24(r1), 0, qr0
/* 800435A4 000403A4  BF C1 00 08 */	stmw r30, 8(r1)
/* 800435A8 000403A8  FF C0 08 90 */	fmr f30, f1
/* 800435AC 000403AC  C0 A2 89 78 */	lfs f5, _esc__2_858_0@sda21(r2)
/* 800435B0 000403B0  7C 7E 1B 78 */	mr r30, r3
/* 800435B4 000403B4  7C 9F 23 78 */	mr r31, r4
/* 800435B8 000403B8  FC 05 F0 00 */	fcmpu cr0, f5, f30
/* 800435BC 000403BC  40 82 00 28 */	bne lbl_800435E4
/* 800435C0 000403C0  FC 05 10 00 */	fcmpu cr0, f5, f2
/* 800435C4 000403C4  40 82 00 0C */	bne lbl_800435D0
/* 800435C8 000403C8  38 60 00 00 */	li r3, 0
/* 800435CC 000403CC  48 00 00 B8 */	b lbl_80043684
lbl_800435D0:
/* 800435D0 000403D0  FC 00 18 50 */	fneg f0, f3
/* 800435D4 000403D4  38 60 00 01 */	li r3, 1
/* 800435D8 000403D8  EC 00 10 24 */	fdivs f0, f0, f2
/* 800435DC 000403DC  D0 1E 00 00 */	stfs f0, 0(r30)
/* 800435E0 000403E0  48 00 00 A4 */	b lbl_80043684
lbl_800435E4:
/* 800435E4 000403E4  C0 02 89 90 */	lfs f0, _esc__2_923@sda21(r2)
/* 800435E8 000403E8  EC 00 07 B2 */	fmuls f0, f0, f30
/* 800435EC 000403EC  EC 00 00 F2 */	fmuls f0, f0, f3
/* 800435F0 000403F0  EC 22 00 B8 */	fmsubs f1, f2, f2, f0
/* 800435F4 000403F4  FC 01 28 40 */	fcmpo cr0, f1, f5
/* 800435F8 000403F8  40 80 00 0C */	bge lbl_80043604
/* 800435FC 000403FC  38 60 00 00 */	li r3, 0
/* 80043600 00040400  48 00 00 84 */	b lbl_80043684
lbl_80043604:
/* 80043604 00040404  C0 62 89 74 */	lfs f3, _esc__2_857_0@sda21(r2)
/* 80043608 00040408  FC 00 10 50 */	fneg f0, f2
/* 8004360C 0004040C  C0 82 89 70 */	lfs f4, _esc__2_856_0@sda21(r2)
/* 80043610 00040410  FC 05 08 00 */	fcmpu cr0, f5, f1
/* 80043614 00040414  EC 43 07 B2 */	fmuls f2, f3, f30
/* 80043618 00040418  EF E4 10 24 */	fdivs f31, f4, f2
/* 8004361C 0004041C  EC 00 07 F2 */	fmuls f0, f0, f31
/* 80043620 00040420  D0 1E 00 00 */	stfs f0, 0(r30)
/* 80043624 00040424  40 82 00 0C */	bne lbl_80043630
/* 80043628 00040428  38 60 00 01 */	li r3, 1
/* 8004362C 0004042C  48 00 00 58 */	b lbl_80043684
lbl_80043630:
/* 80043630 00040430  C0 1E 00 00 */	lfs f0, 0(r30)
/* 80043634 00040434  D0 1F 00 00 */	stfs f0, 0(r31)
/* 80043638 00040438  4B FC 7E 41 */	bl xsqrt__Ff
/* 8004363C 0004043C  C0 02 89 78 */	lfs f0, _esc__2_858_0@sda21(r2)
/* 80043640 00040440  EC 3F 00 72 */	fmuls f1, f31, f1
/* 80043644 00040444  FC 1E 00 40 */	fcmpo cr0, f30, f0
/* 80043648 00040448  40 81 00 20 */	ble lbl_80043668
/* 8004364C 0004044C  C0 1E 00 00 */	lfs f0, 0(r30)
/* 80043650 00040450  EC 00 08 28 */	fsubs f0, f0, f1
/* 80043654 00040454  D0 1E 00 00 */	stfs f0, 0(r30)
/* 80043658 00040458  C0 1F 00 00 */	lfs f0, 0(r31)
/* 8004365C 0004045C  EC 00 08 2A */	fadds f0, f0, f1
/* 80043660 00040460  D0 1F 00 00 */	stfs f0, 0(r31)
/* 80043664 00040464  48 00 00 1C */	b lbl_80043680
lbl_80043668:
/* 80043668 00040468  C0 1E 00 00 */	lfs f0, 0(r30)
/* 8004366C 0004046C  EC 00 08 2A */	fadds f0, f0, f1
/* 80043670 00040470  D0 1E 00 00 */	stfs f0, 0(r30)
/* 80043674 00040474  C0 1F 00 00 */	lfs f0, 0(r31)
/* 80043678 00040478  EC 00 08 28 */	fsubs f0, f0, f1
/* 8004367C 0004047C  D0 1F 00 00 */	stfs f0, 0(r31)
lbl_80043680:
/* 80043680 00040480  38 60 00 02 */	li r3, 2
lbl_80043684:
/* 80043684 00040484  E3 E1 00 28 */	psq_l f31, 40(r1), 0, qr0
/* 80043688 00040488  CB E1 00 20 */	lfd f31, 0x20(r1)
/* 8004368C 0004048C  E3 C1 00 18 */	psq_l f30, 24(r1), 0, qr0
/* 80043690 00040490  CB C1 00 10 */	lfd f30, 0x10(r1)
/* 80043694 00040494  BB C1 00 08 */	lmw r30, 8(r1)
/* 80043698 00040498  80 01 00 34 */	lwz r0, 0x34(r1)
/* 8004369C 0004049C  7C 08 03 A6 */	mtlr r0
/* 800436A0 000404A0  38 21 00 30 */	addi r1, r1, 0x30
/* 800436A4 000404A4  4E 80 00 20 */	blr 

.global xAngleClamp__Ff
xAngleClamp__Ff:
/* 800436A8 000404A8  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 800436AC 000404AC  7C 08 02 A6 */	mflr r0
/* 800436B0 000404B0  C0 42 89 9C */	lfs f2, _esc__2_1010@sda21(r2)
/* 800436B4 000404B4  90 01 00 14 */	stw r0, 0x14(r1)
/* 800436B8 000404B8  4B FF B9 95 */	bl xfmod__Fff
/* 800436BC 000404BC  C0 02 89 78 */	lfs f0, _esc__2_858_0@sda21(r2)
/* 800436C0 000404C0  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 800436C4 000404C4  40 80 00 0C */	bge lbl_800436D0
/* 800436C8 000404C8  C0 02 89 9C */	lfs f0, _esc__2_1010@sda21(r2)
/* 800436CC 000404CC  EC 21 00 2A */	fadds f1, f1, f0
lbl_800436D0:
/* 800436D0 000404D0  80 01 00 14 */	lwz r0, 0x14(r1)
/* 800436D4 000404D4  7C 08 03 A6 */	mtlr r0
/* 800436D8 000404D8  38 21 00 10 */	addi r1, r1, 0x10
/* 800436DC 000404DC  4E 80 00 20 */	blr 

.global xAngleClampFast__Ff
xAngleClampFast__Ff:
/* 800436E0 000404E0  C0 02 89 78 */	lfs f0, _esc__2_858_0@sda21(r2)
/* 800436E4 000404E4  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 800436E8 000404E8  40 80 00 10 */	bge lbl_800436F8
/* 800436EC 000404EC  C0 02 89 9C */	lfs f0, _esc__2_1010@sda21(r2)
/* 800436F0 000404F0  EC 21 00 2A */	fadds f1, f1, f0
/* 800436F4 000404F4  4E 80 00 20 */	blr 
lbl_800436F8:
/* 800436F8 000404F8  C0 02 89 9C */	lfs f0, _esc__2_1010@sda21(r2)
/* 800436FC 000404FC  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 80043700 00040500  4C 41 13 82 */	cror 2, 1, 2
/* 80043704 00040504  4C 82 00 20 */	bnelr 
/* 80043708 00040508  EC 21 00 28 */	fsubs f1, f1, f0
/* 8004370C 0004050C  4E 80 00 20 */	blr 

.global xDangleClamp__Ff
xDangleClamp__Ff:
/* 80043710 00040510  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 80043714 00040514  7C 08 02 A6 */	mflr r0
/* 80043718 00040518  C0 42 89 9C */	lfs f2, _esc__2_1010@sda21(r2)
/* 8004371C 0004051C  90 01 00 14 */	stw r0, 0x14(r1)
/* 80043720 00040520  4B FF B9 2D */	bl xfmod__Fff
/* 80043724 00040524  C0 02 89 94 */	lfs f0, _esc__2_972_1@sda21(r2)
/* 80043728 00040528  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 8004372C 0004052C  4C 41 13 82 */	cror 2, 1, 2
/* 80043730 00040530  40 82 00 10 */	bne lbl_80043740
/* 80043734 00040534  C0 02 89 9C */	lfs f0, _esc__2_1010@sda21(r2)
/* 80043738 00040538  EC 21 00 28 */	fsubs f1, f1, f0
/* 8004373C 0004053C  48 00 00 18 */	b lbl_80043754
lbl_80043740:
/* 80043740 00040540  C0 02 89 A0 */	lfs f0, _esc__2_1031@sda21(r2)
/* 80043744 00040544  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 80043748 00040548  40 80 00 0C */	bge lbl_80043754
/* 8004374C 0004054C  C0 02 89 9C */	lfs f0, _esc__2_1010@sda21(r2)
/* 80043750 00040550  EC 21 00 2A */	fadds f1, f1, f0
lbl_80043754:
/* 80043754 00040554  80 01 00 14 */	lwz r0, 0x14(r1)
/* 80043758 00040558  7C 08 03 A6 */	mtlr r0
/* 8004375C 0004055C  38 21 00 10 */	addi r1, r1, 0x10
/* 80043760 00040560  4E 80 00 20 */	blr 

.global xDangleClampFast__Ff
xDangleClampFast__Ff:
/* 80043764 00040564  C0 02 89 94 */	lfs f0, _esc__2_972_1@sda21(r2)
/* 80043768 00040568  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 8004376C 0004056C  4C 41 13 82 */	cror 2, 1, 2
/* 80043770 00040570  40 82 00 10 */	bne lbl_80043780
/* 80043774 00040574  C0 02 89 9C */	lfs f0, _esc__2_1010@sda21(r2)
/* 80043778 00040578  EC 21 00 28 */	fsubs f1, f1, f0
/* 8004377C 0004057C  4E 80 00 20 */	blr 
lbl_80043780:
/* 80043780 00040580  C0 02 89 A0 */	lfs f0, _esc__2_1031@sda21(r2)
/* 80043784 00040584  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 80043788 00040588  4C 80 00 20 */	bgelr 
/* 8004378C 0004058C  C0 02 89 9C */	lfs f0, _esc__2_1010@sda21(r2)
/* 80043790 00040590  EC 21 00 2A */	fadds f1, f1, f0
/* 80043794 00040594  4E 80 00 20 */	blr 

.global xBinomInit__Fv
xBinomInit__Fv:
/* 80043798 00040598  38 00 00 01 */	li r0, 1
/* 8004379C 0004059C  3C 60 80 34 */	lis r3, binom_triangle@ha
/* 800437A0 000405A0  94 03 FA 20 */	stwu r0, binom_triangle@l(r3)
/* 800437A4 000405A4  39 00 00 01 */	li r8, 1
/* 800437A8 000405A8  7C 66 1B 78 */	mr r6, r3
/* 800437AC 000405AC  38 E3 00 04 */	addi r7, r3, 4
/* 800437B0 000405B0  38 60 00 04 */	li r3, 4
lbl_800437B4:
/* 800437B4 000405B4  7C A7 1A 14 */	add r5, r7, r3
/* 800437B8 000405B8  38 80 00 01 */	li r4, 1
/* 800437BC 000405BC  39 47 00 04 */	addi r10, r7, 4
/* 800437C0 000405C0  90 85 00 00 */	stw r4, 0(r5)
/* 800437C4 000405C4  38 05 00 03 */	addi r0, r5, 3
/* 800437C8 000405C8  39 26 00 04 */	addi r9, r6, 4
/* 800437CC 000405CC  7C 0A 00 50 */	subf r0, r10, r0
/* 800437D0 000405D0  90 87 00 00 */	stw r4, 0(r7)
/* 800437D4 000405D4  54 00 F0 BE */	srwi r0, r0, 2
/* 800437D8 000405D8  7C 09 03 A6 */	mtctr r0
/* 800437DC 000405DC  7C 0A 28 40 */	cmplw r10, r5
/* 800437E0 000405E0  40 80 00 24 */	bge lbl_80043804
lbl_800437E4:
/* 800437E4 000405E4  80 86 00 00 */	lwz r4, 0(r6)
/* 800437E8 000405E8  38 C6 00 04 */	addi r6, r6, 4
/* 800437EC 000405EC  80 09 00 00 */	lwz r0, 0(r9)
/* 800437F0 000405F0  39 29 00 04 */	addi r9, r9, 4
/* 800437F4 000405F4  7C 04 02 14 */	add r0, r4, r0
/* 800437F8 000405F8  90 0A 00 00 */	stw r0, 0(r10)
/* 800437FC 000405FC  39 4A 00 04 */	addi r10, r10, 4
/* 80043800 00040600  42 00 FF E4 */	bdnz lbl_800437E4
lbl_80043804:
/* 80043804 00040604  38 08 00 01 */	addi r0, r8, 1
/* 80043808 00040608  39 08 00 01 */	addi r8, r8, 1
/* 8004380C 0004060C  2C 08 00 20 */	cmpwi r8, 0x20
/* 80043810 00040610  7C E6 3B 78 */	mr r6, r7
/* 80043814 00040614  54 00 10 3A */	slwi r0, r0, 2
/* 80043818 00040618  38 63 00 04 */	addi r3, r3, 4
/* 8004381C 0004061C  7C E7 02 14 */	add r7, r7, r0
/* 80043820 00040620  41 80 FF 94 */	blt lbl_800437B4
/* 80043824 00040624  4E 80 00 20 */	blr 

.global xAccelMove__FRfRfffff
xAccelMove__FRfRfffff:
/* 80043828 00040628  94 21 FF 80 */	stwu r1, -0x80(r1)
/* 8004382C 0004062C  7C 08 02 A6 */	mflr r0
/* 80043830 00040630  90 01 00 84 */	stw r0, 0x84(r1)
/* 80043834 00040634  DB E1 00 70 */	stfd f31, 0x70(r1)
/* 80043838 00040638  F3 E1 00 78 */	psq_st f31, 120(r1), 0, qr0
/* 8004383C 0004063C  DB C1 00 60 */	stfd f30, 0x60(r1)
/* 80043840 00040640  F3 C1 00 68 */	psq_st f30, 104(r1), 0, qr0
/* 80043844 00040644  DB A1 00 50 */	stfd f29, 0x50(r1)
/* 80043848 00040648  F3 A1 00 58 */	psq_st f29, 88(r1), 0, qr0
/* 8004384C 0004064C  DB 81 00 40 */	stfd f28, 0x40(r1)
/* 80043850 00040650  F3 81 00 48 */	psq_st f28, 72(r1), 0, qr0
/* 80043854 00040654  DB 61 00 30 */	stfd f27, 0x30(r1)
/* 80043858 00040658  F3 61 00 38 */	psq_st f27, 56(r1), 0, qr0
/* 8004385C 0004065C  DB 41 00 20 */	stfd f26, 0x20(r1)
/* 80043860 00040660  F3 41 00 28 */	psq_st f26, 40(r1), 0, qr0
/* 80043864 00040664  DB 21 00 10 */	stfd f25, 0x10(r1)
/* 80043868 00040668  F3 21 00 18 */	psq_st f25, 24(r1), 0, qr0
/* 8004386C 0004066C  BF C1 00 08 */	stmw r30, 8(r1)
/* 80043870 00040670  C0 A4 00 00 */	lfs f5, 0(r4)
/* 80043874 00040674  FF 20 08 90 */	fmr f25, f1
/* 80043878 00040678  FF 60 18 90 */	fmr f27, f3
/* 8004387C 0004067C  C0 63 00 00 */	lfs f3, 0(r3)
/* 80043880 00040680  FC 20 2A 10 */	fabs f1, f5
/* 80043884 00040684  7C 7E 1B 78 */	mr r30, r3
/* 80043888 00040688  C0 02 89 A4 */	lfs f0, _esc__2_1116@sda21(r2)
/* 8004388C 0004068C  FF 40 10 90 */	fmr f26, f2
/* 80043890 00040690  FC 20 08 18 */	frsp f1, f1
/* 80043894 00040694  7C 9F 23 78 */	mr r31, r4
/* 80043898 00040698  EF BB 18 28 */	fsubs f29, f27, f3
/* 8004389C 0004069C  38 60 00 01 */	li r3, 1
/* 800438A0 000406A0  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 800438A4 000406A4  41 80 00 40 */	blt lbl_800438E4
/* 800438A8 000406A8  C0 02 89 78 */	lfs f0, _esc__2_858_0@sda21(r2)
/* 800438AC 000406AC  FC 05 00 40 */	fcmpo cr0, f5, f0
/* 800438B0 000406B0  40 80 00 0C */	bge lbl_800438BC
/* 800438B4 000406B4  7C 64 1B 78 */	mr r4, r3
/* 800438B8 000406B8  48 00 00 08 */	b lbl_800438C0
lbl_800438BC:
/* 800438BC 000406BC  38 80 00 00 */	li r4, 0
lbl_800438C0:
/* 800438C0 000406C0  C0 02 89 78 */	lfs f0, _esc__2_858_0@sda21(r2)
/* 800438C4 000406C4  FC 1D 00 40 */	fcmpo cr0, f29, f0
/* 800438C8 000406C8  40 80 00 0C */	bge lbl_800438D4
/* 800438CC 000406CC  38 00 00 01 */	li r0, 1
/* 800438D0 000406D0  48 00 00 08 */	b lbl_800438D8
lbl_800438D4:
/* 800438D4 000406D4  38 00 00 00 */	li r0, 0
lbl_800438D8:
/* 800438D8 000406D8  7C 00 20 00 */	cmpw r0, r4
/* 800438DC 000406DC  40 82 00 08 */	bne lbl_800438E4
/* 800438E0 000406E0  38 60 00 00 */	li r3, 0
lbl_800438E4:
/* 800438E4 000406E4  54 60 06 3F */	clrlwi. r0, r3, 0x18
/* 800438E8 000406E8  41 82 00 0C */	beq lbl_800438F4
/* 800438EC 000406EC  C3 E2 89 68 */	lfs f31, _esc__2_854_1@sda21(r2)
/* 800438F0 000406F0  48 00 00 0C */	b lbl_800438FC
lbl_800438F4:
/* 800438F4 000406F4  C0 1F 00 00 */	lfs f0, 0(r31)
/* 800438F8 000406F8  EF FD 00 24 */	fdivs f31, f29, f0
lbl_800438FC:
/* 800438FC 000406FC  C0 1F 00 00 */	lfs f0, 0(r31)
/* 80043900 00040700  EC 00 C8 24 */	fdivs f0, f0, f25
/* 80043904 00040704  FF 80 02 10 */	fabs f28, f0
/* 80043908 00040708  FF 80 E0 18 */	frsp f28, f28
/* 8004390C 0004070C  FC 1F E0 40 */	fcmpo cr0, f31, f28
/* 80043910 00040710  40 80 00 0C */	bge lbl_8004391C
/* 80043914 00040714  C0 02 89 98 */	lfs f0, _esc__2_999@sda21(r2)
/* 80043918 00040718  EF 39 00 32 */	fmuls f25, f25, f0
lbl_8004391C:
/* 8004391C 0004071C  C0 02 89 78 */	lfs f0, _esc__2_858_0@sda21(r2)
/* 80043920 00040720  FC 1D 00 40 */	fcmpo cr0, f29, f0
/* 80043924 00040724  40 80 00 0C */	bge lbl_80043930
/* 80043928 00040728  C0 02 89 98 */	lfs f0, _esc__2_999@sda21(r2)
/* 8004392C 0004072C  EF 39 00 32 */	fmuls f25, f25, f0
lbl_80043930:
/* 80043930 00040730  EC 59 06 B2 */	fmuls f2, f25, f26
/* 80043934 00040734  C3 DF 00 00 */	lfs f30, 0(r31)
/* 80043938 00040738  EC 3E 10 2A */	fadds f1, f30, f2
/* 8004393C 0004073C  FC 00 0A 10 */	fabs f0, f1
/* 80043940 00040740  FC 00 00 18 */	frsp f0, f0
/* 80043944 00040744  FC 00 20 40 */	fcmpo cr0, f0, f4
/* 80043948 00040748  4C 40 13 82 */	cror 2, 0, 2
/* 8004394C 0004074C  40 82 00 18 */	bne lbl_80043964
/* 80043950 00040750  C0 02 89 6C */	lfs f0, _esc__2_855_2@sda21(r2)
/* 80043954 00040754  D0 3F 00 00 */	stfs f1, 0(r31)
/* 80043958 00040758  EC 00 00 B2 */	fmuls f0, f0, f2
/* 8004395C 0004075C  EC 00 06 B2 */	fmuls f0, f0, f26
/* 80043960 00040760  48 00 00 A8 */	b lbl_80043A08
lbl_80043964:
/* 80043964 00040764  C0 1F 00 00 */	lfs f0, 0(r31)
/* 80043968 00040768  FC 00 02 10 */	fabs f0, f0
/* 8004396C 0004076C  FC 00 00 18 */	frsp f0, f0
/* 80043970 00040770  FC 00 20 40 */	fcmpo cr0, f0, f4
/* 80043974 00040774  4C 40 13 82 */	cror 2, 0, 2
/* 80043978 00040778  40 82 00 40 */	bne lbl_800439B8
/* 8004397C 0004077C  FC 60 20 90 */	fmr f3, f4
/* 80043980 00040780  FC 40 20 50 */	fneg f2, f4
/* 80043984 00040784  4B FC C9 9D */	bl range_limit_esc__0_f_esc__1___Ffff
/* 80043988 00040788  D0 3F 00 00 */	stfs f1, 0(r31)
/* 8004398C 0004078C  C0 1F 00 00 */	lfs f0, 0(r31)
/* 80043990 00040790  FC 1E 00 00 */	fcmpu cr0, f30, f0
/* 80043994 00040794  41 82 00 1C */	beq lbl_800439B0
/* 80043998 00040798  EC 20 F0 28 */	fsubs f1, f0, f30
/* 8004399C 0004079C  C0 02 89 6C */	lfs f0, _esc__2_855_2@sda21(r2)
/* 800439A0 000407A0  EC 00 00 72 */	fmuls f0, f0, f1
/* 800439A4 000407A4  EC 00 00 72 */	fmuls f0, f0, f1
/* 800439A8 000407A8  EC 00 C8 24 */	fdivs f0, f0, f25
/* 800439AC 000407AC  48 00 00 5C */	b lbl_80043A08
lbl_800439B0:
/* 800439B0 000407B0  C0 02 89 78 */	lfs f0, _esc__2_858_0@sda21(r2)
/* 800439B4 000407B4  48 00 00 54 */	b lbl_80043A08
lbl_800439B8:
/* 800439B8 000407B8  C0 02 89 78 */	lfs f0, _esc__2_858_0@sda21(r2)
/* 800439BC 000407BC  FC 02 00 40 */	fcmpo cr0, f2, f0
/* 800439C0 000407C0  40 80 00 0C */	bge lbl_800439CC
/* 800439C4 000407C4  38 60 00 01 */	li r3, 1
/* 800439C8 000407C8  48 00 00 08 */	b lbl_800439D0
lbl_800439CC:
/* 800439CC 000407CC  38 60 00 00 */	li r3, 0
lbl_800439D0:
/* 800439D0 000407D0  C0 02 89 78 */	lfs f0, _esc__2_858_0@sda21(r2)
/* 800439D4 000407D4  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 800439D8 000407D8  40 80 00 0C */	bge lbl_800439E4
/* 800439DC 000407DC  38 00 00 01 */	li r0, 1
/* 800439E0 000407E0  48 00 00 08 */	b lbl_800439E8
lbl_800439E4:
/* 800439E4 000407E4  38 00 00 00 */	li r0, 0
lbl_800439E8:
/* 800439E8 000407E8  7C 00 18 00 */	cmpw r0, r3
/* 800439EC 000407EC  41 82 00 18 */	beq lbl_80043A04
/* 800439F0 000407F0  C0 02 89 6C */	lfs f0, _esc__2_855_2@sda21(r2)
/* 800439F4 000407F4  D0 3F 00 00 */	stfs f1, 0(r31)
/* 800439F8 000407F8  EC 00 00 B2 */	fmuls f0, f0, f2
/* 800439FC 000407FC  EC 00 06 B2 */	fmuls f0, f0, f26
/* 80043A00 00040800  48 00 00 08 */	b lbl_80043A08
lbl_80043A04:
/* 80043A04 00040804  C0 02 89 78 */	lfs f0, _esc__2_858_0@sda21(r2)
lbl_80043A08:
/* 80043A08 00040808  FC 1F E0 40 */	fcmpo cr0, f31, f28
/* 80043A0C 0004080C  EC 5E 06 BA */	fmadds f2, f30, f26, f0
/* 80043A10 00040810  40 81 00 64 */	ble lbl_80043A74
/* 80043A14 00040814  C0 02 89 78 */	lfs f0, _esc__2_858_0@sda21(r2)
/* 80043A18 00040818  FC 1D 00 40 */	fcmpo cr0, f29, f0
/* 80043A1C 0004081C  40 80 00 0C */	bge lbl_80043A28
/* 80043A20 00040820  38 60 00 01 */	li r3, 1
/* 80043A24 00040824  48 00 00 08 */	b lbl_80043A2C
lbl_80043A28:
/* 80043A28 00040828  38 60 00 00 */	li r3, 0
lbl_80043A2C:
/* 80043A2C 0004082C  C0 02 89 78 */	lfs f0, _esc__2_858_0@sda21(r2)
/* 80043A30 00040830  FC 02 00 40 */	fcmpo cr0, f2, f0
/* 80043A34 00040834  40 80 00 0C */	bge lbl_80043A40
/* 80043A38 00040838  38 00 00 01 */	li r0, 1
/* 80043A3C 0004083C  48 00 00 08 */	b lbl_80043A44
lbl_80043A40:
/* 80043A40 00040840  38 00 00 00 */	li r0, 0
lbl_80043A44:
/* 80043A44 00040844  7C 00 18 00 */	cmpw r0, r3
/* 80043A48 00040848  40 82 00 74 */	bne lbl_80043ABC
/* 80043A4C 0004084C  FC 20 12 10 */	fabs f1, f2
/* 80043A50 00040850  FC 00 EA 10 */	fabs f0, f29
/* 80043A54 00040854  FC 20 08 18 */	frsp f1, f1
/* 80043A58 00040858  FC 00 00 18 */	frsp f0, f0
/* 80043A5C 0004085C  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 80043A60 00040860  40 81 00 5C */	ble lbl_80043ABC
/* 80043A64 00040864  D3 7E 00 00 */	stfs f27, 0(r30)
/* 80043A68 00040868  C0 02 89 78 */	lfs f0, _esc__2_858_0@sda21(r2)
/* 80043A6C 0004086C  D0 1F 00 00 */	stfs f0, 0(r31)
/* 80043A70 00040870  48 00 00 58 */	b lbl_80043AC8
lbl_80043A74:
/* 80043A74 00040874  C0 02 89 78 */	lfs f0, _esc__2_858_0@sda21(r2)
/* 80043A78 00040878  FC 1D 00 40 */	fcmpo cr0, f29, f0
/* 80043A7C 0004087C  40 80 00 0C */	bge lbl_80043A88
/* 80043A80 00040880  38 60 00 01 */	li r3, 1
/* 80043A84 00040884  48 00 00 08 */	b lbl_80043A8C
lbl_80043A88:
/* 80043A88 00040888  38 60 00 00 */	li r3, 0
lbl_80043A8C:
/* 80043A8C 0004088C  C0 02 89 78 */	lfs f0, _esc__2_858_0@sda21(r2)
/* 80043A90 00040890  FC 02 00 40 */	fcmpo cr0, f2, f0
/* 80043A94 00040894  40 80 00 0C */	bge lbl_80043AA0
/* 80043A98 00040898  38 00 00 01 */	li r0, 1
/* 80043A9C 0004089C  48 00 00 08 */	b lbl_80043AA4
lbl_80043AA0:
/* 80043AA0 000408A0  38 00 00 00 */	li r0, 0
lbl_80043AA4:
/* 80043AA4 000408A4  7C 00 18 00 */	cmpw r0, r3
/* 80043AA8 000408A8  41 82 00 14 */	beq lbl_80043ABC
/* 80043AAC 000408AC  D3 7E 00 00 */	stfs f27, 0(r30)
/* 80043AB0 000408B0  C0 02 89 78 */	lfs f0, _esc__2_858_0@sda21(r2)
/* 80043AB4 000408B4  D0 1F 00 00 */	stfs f0, 0(r31)
/* 80043AB8 000408B8  48 00 00 10 */	b lbl_80043AC8
lbl_80043ABC:
/* 80043ABC 000408BC  C0 1E 00 00 */	lfs f0, 0(r30)
/* 80043AC0 000408C0  EC 00 10 2A */	fadds f0, f0, f2
/* 80043AC4 000408C4  D0 1E 00 00 */	stfs f0, 0(r30)
lbl_80043AC8:
/* 80043AC8 000408C8  E3 E1 00 78 */	psq_l f31, 120(r1), 0, qr0
/* 80043ACC 000408CC  CB E1 00 70 */	lfd f31, 0x70(r1)
/* 80043AD0 000408D0  E3 C1 00 68 */	psq_l f30, 104(r1), 0, qr0
/* 80043AD4 000408D4  CB C1 00 60 */	lfd f30, 0x60(r1)
/* 80043AD8 000408D8  E3 A1 00 58 */	psq_l f29, 88(r1), 0, qr0
/* 80043ADC 000408DC  CB A1 00 50 */	lfd f29, 0x50(r1)
/* 80043AE0 000408E0  E3 81 00 48 */	psq_l f28, 72(r1), 0, qr0
/* 80043AE4 000408E4  CB 81 00 40 */	lfd f28, 0x40(r1)
/* 80043AE8 000408E8  E3 61 00 38 */	psq_l f27, 56(r1), 0, qr0
/* 80043AEC 000408EC  CB 61 00 30 */	lfd f27, 0x30(r1)
/* 80043AF0 000408F0  E3 41 00 28 */	psq_l f26, 40(r1), 0, qr0
/* 80043AF4 000408F4  CB 41 00 20 */	lfd f26, 0x20(r1)
/* 80043AF8 000408F8  E3 21 00 18 */	psq_l f25, 24(r1), 0, qr0
/* 80043AFC 000408FC  CB 21 00 10 */	lfd f25, 0x10(r1)
/* 80043B00 00040900  BB C1 00 08 */	lmw r30, 8(r1)
/* 80043B04 00040904  80 01 00 84 */	lwz r0, 0x84(r1)
/* 80043B08 00040908  7C 08 03 A6 */	mtlr r0
/* 80043B0C 0004090C  38 21 00 80 */	addi r1, r1, 0x80
/* 80043B10 00040910  4E 80 00 20 */	blr 

.global xAccelMove2__FRfRffffff
xAccelMove2__FRfRffffff:
/* 80043B14 00040914  94 21 FF 80 */	stwu r1, -0x80(r1)
/* 80043B18 00040918  7C 08 02 A6 */	mflr r0
/* 80043B1C 0004091C  90 01 00 84 */	stw r0, 0x84(r1)
/* 80043B20 00040920  DB E1 00 70 */	stfd f31, 0x70(r1)
/* 80043B24 00040924  F3 E1 00 78 */	psq_st f31, 120(r1), 0, qr0
/* 80043B28 00040928  DB C1 00 60 */	stfd f30, 0x60(r1)
/* 80043B2C 0004092C  F3 C1 00 68 */	psq_st f30, 104(r1), 0, qr0
/* 80043B30 00040930  DB A1 00 50 */	stfd f29, 0x50(r1)
/* 80043B34 00040934  F3 A1 00 58 */	psq_st f29, 88(r1), 0, qr0
/* 80043B38 00040938  DB 81 00 40 */	stfd f28, 0x40(r1)
/* 80043B3C 0004093C  F3 81 00 48 */	psq_st f28, 72(r1), 0, qr0
/* 80043B40 00040940  DB 61 00 30 */	stfd f27, 0x30(r1)
/* 80043B44 00040944  F3 61 00 38 */	psq_st f27, 56(r1), 0, qr0
/* 80043B48 00040948  DB 41 00 20 */	stfd f26, 0x20(r1)
/* 80043B4C 0004094C  F3 41 00 28 */	psq_st f26, 40(r1), 0, qr0
/* 80043B50 00040950  DB 21 00 10 */	stfd f25, 0x10(r1)
/* 80043B54 00040954  F3 21 00 18 */	psq_st f25, 24(r1), 0, qr0
/* 80043B58 00040958  BF C1 00 08 */	stmw r30, 8(r1)
/* 80043B5C 0004095C  C0 C4 00 00 */	lfs f6, 0(r4)
/* 80043B60 00040960  FF 40 20 90 */	fmr f26, f4
/* 80043B64 00040964  C0 E3 00 00 */	lfs f7, 0(r3)
/* 80043B68 00040968  7C 7E 1B 78 */	mr r30, r3
/* 80043B6C 0004096C  FC 80 32 10 */	fabs f4, f6
/* 80043B70 00040970  C0 02 89 A4 */	lfs f0, _esc__2_1116@sda21(r2)
/* 80043B74 00040974  FF 20 18 90 */	fmr f25, f3
/* 80043B78 00040978  EF BA 38 28 */	fsubs f29, f26, f7
/* 80043B7C 0004097C  7C 9F 23 78 */	mr r31, r4
/* 80043B80 00040980  FC 60 20 18 */	frsp f3, f4
/* 80043B84 00040984  38 60 00 01 */	li r3, 1
/* 80043B88 00040988  FC 03 00 40 */	fcmpo cr0, f3, f0
/* 80043B8C 0004098C  41 80 00 40 */	blt lbl_80043BCC
/* 80043B90 00040990  C0 02 89 78 */	lfs f0, _esc__2_858_0@sda21(r2)
/* 80043B94 00040994  FC 06 00 40 */	fcmpo cr0, f6, f0
/* 80043B98 00040998  40 80 00 0C */	bge lbl_80043BA4
/* 80043B9C 0004099C  7C 64 1B 78 */	mr r4, r3
/* 80043BA0 000409A0  48 00 00 08 */	b lbl_80043BA8
lbl_80043BA4:
/* 80043BA4 000409A4  38 80 00 00 */	li r4, 0
lbl_80043BA8:
/* 80043BA8 000409A8  C0 02 89 78 */	lfs f0, _esc__2_858_0@sda21(r2)
/* 80043BAC 000409AC  FC 1D 00 40 */	fcmpo cr0, f29, f0
/* 80043BB0 000409B0  40 80 00 0C */	bge lbl_80043BBC
/* 80043BB4 000409B4  38 00 00 01 */	li r0, 1
/* 80043BB8 000409B8  48 00 00 08 */	b lbl_80043BC0
lbl_80043BBC:
/* 80043BBC 000409BC  38 00 00 00 */	li r0, 0
lbl_80043BC0:
/* 80043BC0 000409C0  7C 00 20 00 */	cmpw r0, r4
/* 80043BC4 000409C4  40 82 00 08 */	bne lbl_80043BCC
/* 80043BC8 000409C8  38 60 00 00 */	li r3, 0
lbl_80043BCC:
/* 80043BCC 000409CC  54 60 06 3F */	clrlwi. r0, r3, 0x18
/* 80043BD0 000409D0  41 82 00 0C */	beq lbl_80043BDC
/* 80043BD4 000409D4  C3 E2 89 68 */	lfs f31, _esc__2_854_1@sda21(r2)
/* 80043BD8 000409D8  48 00 00 0C */	b lbl_80043BE4
lbl_80043BDC:
/* 80043BDC 000409DC  C0 1F 00 00 */	lfs f0, 0(r31)
/* 80043BE0 000409E0  EF FD 00 24 */	fdivs f31, f29, f0
lbl_80043BE4:
/* 80043BE4 000409E4  C0 1F 00 00 */	lfs f0, 0(r31)
/* 80043BE8 000409E8  EC 00 08 24 */	fdivs f0, f0, f1
/* 80043BEC 000409EC  FF 80 02 10 */	fabs f28, f0
/* 80043BF0 000409F0  FF 80 E0 18 */	frsp f28, f28
/* 80043BF4 000409F4  FC 1F E0 40 */	fcmpo cr0, f31, f28
/* 80043BF8 000409F8  40 80 00 0C */	bge lbl_80043C04
/* 80043BFC 000409FC  FF 60 08 90 */	fmr f27, f1
/* 80043C00 00040A00  48 00 00 08 */	b lbl_80043C08
lbl_80043C04:
/* 80043C04 00040A04  FF 60 10 90 */	fmr f27, f2
lbl_80043C08:
/* 80043C08 00040A08  C0 02 89 78 */	lfs f0, _esc__2_858_0@sda21(r2)
/* 80043C0C 00040A0C  FC 1D 00 40 */	fcmpo cr0, f29, f0
/* 80043C10 00040A10  40 80 00 0C */	bge lbl_80043C1C
/* 80043C14 00040A14  C0 02 89 98 */	lfs f0, _esc__2_999@sda21(r2)
/* 80043C18 00040A18  EF 7B 00 32 */	fmuls f27, f27, f0
lbl_80043C1C:
/* 80043C1C 00040A1C  EC 5B 06 72 */	fmuls f2, f27, f25
/* 80043C20 00040A20  C3 DF 00 00 */	lfs f30, 0(r31)
/* 80043C24 00040A24  EC 3E 10 2A */	fadds f1, f30, f2
/* 80043C28 00040A28  FC 00 0A 10 */	fabs f0, f1
/* 80043C2C 00040A2C  FC 00 00 18 */	frsp f0, f0
/* 80043C30 00040A30  FC 00 28 40 */	fcmpo cr0, f0, f5
/* 80043C34 00040A34  4C 40 13 82 */	cror 2, 0, 2
/* 80043C38 00040A38  40 82 00 18 */	bne lbl_80043C50
/* 80043C3C 00040A3C  C0 02 89 6C */	lfs f0, _esc__2_855_2@sda21(r2)
/* 80043C40 00040A40  D0 3F 00 00 */	stfs f1, 0(r31)
/* 80043C44 00040A44  EC 00 00 B2 */	fmuls f0, f0, f2
/* 80043C48 00040A48  EC 00 06 72 */	fmuls f0, f0, f25
/* 80043C4C 00040A4C  48 00 00 A8 */	b lbl_80043CF4
lbl_80043C50:
/* 80043C50 00040A50  C0 1F 00 00 */	lfs f0, 0(r31)
/* 80043C54 00040A54  FC 00 02 10 */	fabs f0, f0
/* 80043C58 00040A58  FC 00 00 18 */	frsp f0, f0
/* 80043C5C 00040A5C  FC 00 28 40 */	fcmpo cr0, f0, f5
/* 80043C60 00040A60  4C 40 13 82 */	cror 2, 0, 2
/* 80043C64 00040A64  40 82 00 40 */	bne lbl_80043CA4
/* 80043C68 00040A68  FC 60 28 90 */	fmr f3, f5
/* 80043C6C 00040A6C  FC 40 28 50 */	fneg f2, f5
/* 80043C70 00040A70  4B FC C6 B1 */	bl range_limit_esc__0_f_esc__1___Ffff
/* 80043C74 00040A74  D0 3F 00 00 */	stfs f1, 0(r31)
/* 80043C78 00040A78  C0 1F 00 00 */	lfs f0, 0(r31)
/* 80043C7C 00040A7C  FC 1E 00 00 */	fcmpu cr0, f30, f0
/* 80043C80 00040A80  41 82 00 1C */	beq lbl_80043C9C
/* 80043C84 00040A84  EC 20 F0 28 */	fsubs f1, f0, f30
/* 80043C88 00040A88  C0 02 89 6C */	lfs f0, _esc__2_855_2@sda21(r2)
/* 80043C8C 00040A8C  EC 00 00 72 */	fmuls f0, f0, f1
/* 80043C90 00040A90  EC 00 00 72 */	fmuls f0, f0, f1
/* 80043C94 00040A94  EC 00 D8 24 */	fdivs f0, f0, f27
/* 80043C98 00040A98  48 00 00 5C */	b lbl_80043CF4
lbl_80043C9C:
/* 80043C9C 00040A9C  C0 02 89 78 */	lfs f0, _esc__2_858_0@sda21(r2)
/* 80043CA0 00040AA0  48 00 00 54 */	b lbl_80043CF4
lbl_80043CA4:
/* 80043CA4 00040AA4  C0 02 89 78 */	lfs f0, _esc__2_858_0@sda21(r2)
/* 80043CA8 00040AA8  FC 02 00 40 */	fcmpo cr0, f2, f0
/* 80043CAC 00040AAC  40 80 00 0C */	bge lbl_80043CB8
/* 80043CB0 00040AB0  38 60 00 01 */	li r3, 1
/* 80043CB4 00040AB4  48 00 00 08 */	b lbl_80043CBC
lbl_80043CB8:
/* 80043CB8 00040AB8  38 60 00 00 */	li r3, 0
lbl_80043CBC:
/* 80043CBC 00040ABC  C0 02 89 78 */	lfs f0, _esc__2_858_0@sda21(r2)
/* 80043CC0 00040AC0  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 80043CC4 00040AC4  40 80 00 0C */	bge lbl_80043CD0
/* 80043CC8 00040AC8  38 00 00 01 */	li r0, 1
/* 80043CCC 00040ACC  48 00 00 08 */	b lbl_80043CD4
lbl_80043CD0:
/* 80043CD0 00040AD0  38 00 00 00 */	li r0, 0
lbl_80043CD4:
/* 80043CD4 00040AD4  7C 00 18 00 */	cmpw r0, r3
/* 80043CD8 00040AD8  41 82 00 18 */	beq lbl_80043CF0
/* 80043CDC 00040ADC  C0 02 89 6C */	lfs f0, _esc__2_855_2@sda21(r2)
/* 80043CE0 00040AE0  D0 3F 00 00 */	stfs f1, 0(r31)
/* 80043CE4 00040AE4  EC 00 00 B2 */	fmuls f0, f0, f2
/* 80043CE8 00040AE8  EC 00 06 72 */	fmuls f0, f0, f25
/* 80043CEC 00040AEC  48 00 00 08 */	b lbl_80043CF4
lbl_80043CF0:
/* 80043CF0 00040AF0  C0 02 89 78 */	lfs f0, _esc__2_858_0@sda21(r2)
lbl_80043CF4:
/* 80043CF4 00040AF4  FC 1F E0 40 */	fcmpo cr0, f31, f28
/* 80043CF8 00040AF8  EC 5E 06 7A */	fmadds f2, f30, f25, f0
/* 80043CFC 00040AFC  40 81 00 64 */	ble lbl_80043D60
/* 80043D00 00040B00  C0 02 89 78 */	lfs f0, _esc__2_858_0@sda21(r2)
/* 80043D04 00040B04  FC 1D 00 40 */	fcmpo cr0, f29, f0
/* 80043D08 00040B08  40 80 00 0C */	bge lbl_80043D14
/* 80043D0C 00040B0C  38 60 00 01 */	li r3, 1
/* 80043D10 00040B10  48 00 00 08 */	b lbl_80043D18
lbl_80043D14:
/* 80043D14 00040B14  38 60 00 00 */	li r3, 0
lbl_80043D18:
/* 80043D18 00040B18  C0 02 89 78 */	lfs f0, _esc__2_858_0@sda21(r2)
/* 80043D1C 00040B1C  FC 02 00 40 */	fcmpo cr0, f2, f0
/* 80043D20 00040B20  40 80 00 0C */	bge lbl_80043D2C
/* 80043D24 00040B24  38 00 00 01 */	li r0, 1
/* 80043D28 00040B28  48 00 00 08 */	b lbl_80043D30
lbl_80043D2C:
/* 80043D2C 00040B2C  38 00 00 00 */	li r0, 0
lbl_80043D30:
/* 80043D30 00040B30  7C 00 18 00 */	cmpw r0, r3
/* 80043D34 00040B34  40 82 00 74 */	bne lbl_80043DA8
/* 80043D38 00040B38  FC 20 12 10 */	fabs f1, f2
/* 80043D3C 00040B3C  FC 00 EA 10 */	fabs f0, f29
/* 80043D40 00040B40  FC 20 08 18 */	frsp f1, f1
/* 80043D44 00040B44  FC 00 00 18 */	frsp f0, f0
/* 80043D48 00040B48  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 80043D4C 00040B4C  40 81 00 5C */	ble lbl_80043DA8
/* 80043D50 00040B50  D3 5E 00 00 */	stfs f26, 0(r30)
/* 80043D54 00040B54  C0 02 89 78 */	lfs f0, _esc__2_858_0@sda21(r2)
/* 80043D58 00040B58  D0 1F 00 00 */	stfs f0, 0(r31)
/* 80043D5C 00040B5C  48 00 00 58 */	b lbl_80043DB4
lbl_80043D60:
/* 80043D60 00040B60  C0 02 89 78 */	lfs f0, _esc__2_858_0@sda21(r2)
/* 80043D64 00040B64  FC 1D 00 40 */	fcmpo cr0, f29, f0
/* 80043D68 00040B68  40 80 00 0C */	bge lbl_80043D74
/* 80043D6C 00040B6C  38 60 00 01 */	li r3, 1
/* 80043D70 00040B70  48 00 00 08 */	b lbl_80043D78
lbl_80043D74:
/* 80043D74 00040B74  38 60 00 00 */	li r3, 0
lbl_80043D78:
/* 80043D78 00040B78  C0 02 89 78 */	lfs f0, _esc__2_858_0@sda21(r2)
/* 80043D7C 00040B7C  FC 02 00 40 */	fcmpo cr0, f2, f0
/* 80043D80 00040B80  40 80 00 0C */	bge lbl_80043D8C
/* 80043D84 00040B84  38 00 00 01 */	li r0, 1
/* 80043D88 00040B88  48 00 00 08 */	b lbl_80043D90
lbl_80043D8C:
/* 80043D8C 00040B8C  38 00 00 00 */	li r0, 0
lbl_80043D90:
/* 80043D90 00040B90  7C 00 18 00 */	cmpw r0, r3
/* 80043D94 00040B94  41 82 00 14 */	beq lbl_80043DA8
/* 80043D98 00040B98  D3 5E 00 00 */	stfs f26, 0(r30)
/* 80043D9C 00040B9C  C0 02 89 78 */	lfs f0, _esc__2_858_0@sda21(r2)
/* 80043DA0 00040BA0  D0 1F 00 00 */	stfs f0, 0(r31)
/* 80043DA4 00040BA4  48 00 00 10 */	b lbl_80043DB4
lbl_80043DA8:
/* 80043DA8 00040BA8  C0 1E 00 00 */	lfs f0, 0(r30)
/* 80043DAC 00040BAC  EC 00 10 2A */	fadds f0, f0, f2
/* 80043DB0 00040BB0  D0 1E 00 00 */	stfs f0, 0(r30)
lbl_80043DB4:
/* 80043DB4 00040BB4  E3 E1 00 78 */	psq_l f31, 120(r1), 0, qr0
/* 80043DB8 00040BB8  CB E1 00 70 */	lfd f31, 0x70(r1)
/* 80043DBC 00040BBC  E3 C1 00 68 */	psq_l f30, 104(r1), 0, qr0
/* 80043DC0 00040BC0  CB C1 00 60 */	lfd f30, 0x60(r1)
/* 80043DC4 00040BC4  E3 A1 00 58 */	psq_l f29, 88(r1), 0, qr0
/* 80043DC8 00040BC8  CB A1 00 50 */	lfd f29, 0x50(r1)
/* 80043DCC 00040BCC  E3 81 00 48 */	psq_l f28, 72(r1), 0, qr0
/* 80043DD0 00040BD0  CB 81 00 40 */	lfd f28, 0x40(r1)
/* 80043DD4 00040BD4  E3 61 00 38 */	psq_l f27, 56(r1), 0, qr0
/* 80043DD8 00040BD8  CB 61 00 30 */	lfd f27, 0x30(r1)
/* 80043DDC 00040BDC  E3 41 00 28 */	psq_l f26, 40(r1), 0, qr0
/* 80043DE0 00040BE0  CB 41 00 20 */	lfd f26, 0x20(r1)
/* 80043DE4 00040BE4  E3 21 00 18 */	psq_l f25, 24(r1), 0, qr0
/* 80043DE8 00040BE8  CB 21 00 10 */	lfd f25, 0x10(r1)
/* 80043DEC 00040BEC  BB C1 00 08 */	lmw r30, 8(r1)
/* 80043DF0 00040BF0  80 01 00 84 */	lwz r0, 0x84(r1)
/* 80043DF4 00040BF4  7C 08 03 A6 */	mtlr r0
/* 80043DF8 00040BF8  38 21 00 80 */	addi r1, r1, 0x80
/* 80043DFC 00040BFC  4E 80 00 20 */	blr 

.global xAccelMoveTime__Fffff
xAccelMoveTime__Fffff:
/* 80043E00 00040C00  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 80043E04 00040C04  7C 08 02 A6 */	mflr r0
/* 80043E08 00040C08  EC A4 10 24 */	fdivs f5, f4, f2
/* 80043E0C 00040C0C  C0 62 89 6C */	lfs f3, _esc__2_855_2@sda21(r2)
/* 80043E10 00040C10  90 01 00 14 */	stw r0, 0x14(r1)
/* 80043E14 00040C14  EC 03 00 B2 */	fmuls f0, f3, f2
/* 80043E18 00040C18  EC 21 00 F2 */	fmuls f1, f1, f3
/* 80043E1C 00040C1C  EC 00 01 72 */	fmuls f0, f0, f5
/* 80043E20 00040C20  EC 05 00 32 */	fmuls f0, f5, f0
/* 80043E24 00040C24  FC 00 08 40 */	fcmpo cr0, f0, f1
/* 80043E28 00040C28  40 80 00 18 */	bge lbl_80043E40
/* 80043E2C 00040C2C  C0 02 89 74 */	lfs f0, _esc__2_857_0@sda21(r2)
/* 80043E30 00040C30  EC 00 00 72 */	fmuls f0, f0, f1
/* 80043E34 00040C34  EC 20 10 24 */	fdivs f1, f0, f2
/* 80043E38 00040C38  4B FC 76 41 */	bl xsqrt__Ff
/* 80043E3C 00040C3C  48 00 00 10 */	b lbl_80043E4C
lbl_80043E40:
/* 80043E40 00040C40  EC 01 00 28 */	fsubs f0, f1, f0
/* 80043E44 00040C44  EC 00 20 24 */	fdivs f0, f0, f4
/* 80043E48 00040C48  EC 25 00 2A */	fadds f1, f5, f0
lbl_80043E4C:
/* 80043E4C 00040C4C  C0 02 89 74 */	lfs f0, _esc__2_857_0@sda21(r2)
/* 80043E50 00040C50  80 01 00 14 */	lwz r0, 0x14(r1)
/* 80043E54 00040C54  EC 20 00 72 */	fmuls f1, f0, f1
/* 80043E58 00040C58  7C 08 03 A6 */	mtlr r0
/* 80043E5C 00040C5C  38 21 00 10 */	addi r1, r1, 0x10
/* 80043E60 00040C60  4E 80 00 20 */	blr 

.global xAccelMove__FRfRffff
xAccelMove__FRfRffff:
/* 80043E64 00040C64  C0 A4 00 00 */	lfs f5, 0(r4)
/* 80043E68 00040C68  FC 00 1A 10 */	fabs f0, f3
/* 80043E6C 00040C6C  FC 80 2A 10 */	fabs f4, f5
/* 80043E70 00040C70  FC 00 00 18 */	frsp f0, f0
/* 80043E74 00040C74  FC 80 20 18 */	frsp f4, f4
/* 80043E78 00040C78  FC 04 00 40 */	fcmpo cr0, f4, f0
/* 80043E7C 00040C7C  40 81 00 30 */	ble lbl_80043EAC
/* 80043E80 00040C80  C0 02 89 78 */	lfs f0, _esc__2_858_0@sda21(r2)
/* 80043E84 00040C84  FC 05 00 40 */	fcmpo cr0, f5, f0
/* 80043E88 00040C88  40 80 00 14 */	bge lbl_80043E9C
/* 80043E8C 00040C8C  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 80043E90 00040C90  40 81 00 18 */	ble lbl_80043EA8
/* 80043E94 00040C94  FC 20 08 50 */	fneg f1, f1
/* 80043E98 00040C98  48 00 00 10 */	b lbl_80043EA8
lbl_80043E9C:
/* 80043E9C 00040C9C  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 80043EA0 00040CA0  40 80 00 08 */	bge lbl_80043EA8
/* 80043EA4 00040CA4  FC 20 08 50 */	fneg f1, f1
lbl_80043EA8:
/* 80043EA8 00040CA8  FC 20 08 50 */	fneg f1, f1
lbl_80043EAC:
/* 80043EAC 00040CAC  C0 02 89 78 */	lfs f0, _esc__2_858_0@sda21(r2)
/* 80043EB0 00040CB0  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 80043EB4 00040CB4  40 80 00 14 */	bge lbl_80043EC8
/* 80043EB8 00040CB8  FC 03 00 40 */	fcmpo cr0, f3, f0
/* 80043EBC 00040CBC  40 81 00 18 */	ble lbl_80043ED4
/* 80043EC0 00040CC0  FC 60 18 50 */	fneg f3, f3
/* 80043EC4 00040CC4  48 00 00 10 */	b lbl_80043ED4
lbl_80043EC8:
/* 80043EC8 00040CC8  FC 03 00 40 */	fcmpo cr0, f3, f0
/* 80043ECC 00040CCC  40 80 00 08 */	bge lbl_80043ED4
/* 80043ED0 00040CD0  FC 60 18 50 */	fneg f3, f3
lbl_80043ED4:
/* 80043ED4 00040CD4  C0 A4 00 00 */	lfs f5, 0(r4)
/* 80043ED8 00040CD8  EC E1 00 B2 */	fmuls f7, f1, f2
/* 80043EDC 00040CDC  EC C3 28 28 */	fsubs f6, f3, f5
/* 80043EE0 00040CE0  FC 00 3A 10 */	fabs f0, f7
/* 80043EE4 00040CE4  FC 80 32 10 */	fabs f4, f6
/* 80043EE8 00040CE8  FC 00 00 18 */	frsp f0, f0
/* 80043EEC 00040CEC  FC 80 20 18 */	frsp f4, f4
/* 80043EF0 00040CF0  FC 04 00 40 */	fcmpo cr0, f4, f0
/* 80043EF4 00040CF4  40 80 00 2C */	bge lbl_80043F20
/* 80043EF8 00040CF8  C0 02 89 6C */	lfs f0, _esc__2_855_2@sda21(r2)
/* 80043EFC 00040CFC  C0 83 00 00 */	lfs f4, 0(r3)
/* 80043F00 00040D00  EC 00 01 B2 */	fmuls f0, f0, f6
/* 80043F04 00040D04  EC 00 01 B2 */	fmuls f0, f0, f6
/* 80043F08 00040D08  EC 00 08 24 */	fdivs f0, f0, f1
/* 80043F0C 00040D0C  EC 05 00 BA */	fmadds f0, f5, f2, f0
/* 80043F10 00040D10  EC 04 00 2A */	fadds f0, f4, f0
/* 80043F14 00040D14  D0 03 00 00 */	stfs f0, 0(r3)
/* 80043F18 00040D18  D0 64 00 00 */	stfs f3, 0(r4)
/* 80043F1C 00040D1C  4E 80 00 20 */	blr 
lbl_80043F20:
/* 80043F20 00040D20  C0 62 89 6C */	lfs f3, _esc__2_855_2@sda21(r2)
/* 80043F24 00040D24  EC 05 00 B2 */	fmuls f0, f5, f2
/* 80043F28 00040D28  C0 83 00 00 */	lfs f4, 0(r3)
/* 80043F2C 00040D2C  EC 23 00 72 */	fmuls f1, f3, f1
/* 80043F30 00040D30  EC 21 00 B2 */	fmuls f1, f1, f2
/* 80043F34 00040D34  EC 02 00 7A */	fmadds f0, f2, f1, f0
/* 80043F38 00040D38  EC 04 00 2A */	fadds f0, f4, f0
/* 80043F3C 00040D3C  D0 03 00 00 */	stfs f0, 0(r3)
/* 80043F40 00040D40  C0 04 00 00 */	lfs f0, 0(r4)
/* 80043F44 00040D44  EC 00 38 2A */	fadds f0, f0, f7
/* 80043F48 00040D48  D0 04 00 00 */	stfs f0, 0(r4)
/* 80043F4C 00040D4C  4E 80 00 20 */	blr 

.global xAccelMoveRange__FRfRffffff
xAccelMoveRange__FRfRffffff:
/* 80043F50 00040D50  94 21 FF 90 */	stwu r1, -0x70(r1)
/* 80043F54 00040D54  7C 08 02 A6 */	mflr r0
/* 80043F58 00040D58  90 01 00 74 */	stw r0, 0x74(r1)
/* 80043F5C 00040D5C  DB E1 00 60 */	stfd f31, 0x60(r1)
/* 80043F60 00040D60  F3 E1 00 68 */	psq_st f31, 104(r1), 0, qr0
/* 80043F64 00040D64  DB C1 00 50 */	stfd f30, 0x50(r1)
/* 80043F68 00040D68  F3 C1 00 58 */	psq_st f30, 88(r1), 0, qr0
/* 80043F6C 00040D6C  DB A1 00 40 */	stfd f29, 0x40(r1)
/* 80043F70 00040D70  F3 A1 00 48 */	psq_st f29, 72(r1), 0, qr0
/* 80043F74 00040D74  DB 81 00 30 */	stfd f28, 0x30(r1)
/* 80043F78 00040D78  F3 81 00 38 */	psq_st f28, 56(r1), 0, qr0
/* 80043F7C 00040D7C  DB 61 00 20 */	stfd f27, 0x20(r1)
/* 80043F80 00040D80  F3 61 00 28 */	psq_st f27, 40(r1), 0, qr0
/* 80043F84 00040D84  DB 41 00 10 */	stfd f26, 0x10(r1)
/* 80043F88 00040D88  F3 41 00 18 */	psq_st f26, 24(r1), 0, qr0
/* 80043F8C 00040D8C  BF C1 00 08 */	stmw r30, 8(r1)
/* 80043F90 00040D90  C0 E4 00 00 */	lfs f7, 0(r4)
/* 80043F94 00040D94  FF 60 18 90 */	fmr f27, f3
/* 80043F98 00040D98  C1 03 00 00 */	lfs f8, 0(r3)
/* 80043F9C 00040D9C  7C 7E 1B 78 */	mr r30, r3
/* 80043FA0 00040DA0  FC C0 3A 10 */	fabs f6, f7
/* 80043FA4 00040DA4  C0 02 89 A4 */	lfs f0, _esc__2_1116@sda21(r2)
/* 80043FA8 00040DA8  EF 84 40 28 */	fsubs f28, f4, f8
/* 80043FAC 00040DAC  7C 9F 23 78 */	mr r31, r4
/* 80043FB0 00040DB0  38 60 00 01 */	li r3, 1
/* 80043FB4 00040DB4  FC 60 30 18 */	frsp f3, f6
/* 80043FB8 00040DB8  FC 03 00 40 */	fcmpo cr0, f3, f0
/* 80043FBC 00040DBC  41 80 00 40 */	blt lbl_80043FFC
/* 80043FC0 00040DC0  C0 02 89 78 */	lfs f0, _esc__2_858_0@sda21(r2)
/* 80043FC4 00040DC4  FC 07 00 40 */	fcmpo cr0, f7, f0
/* 80043FC8 00040DC8  40 80 00 0C */	bge lbl_80043FD4
/* 80043FCC 00040DCC  7C 64 1B 78 */	mr r4, r3
/* 80043FD0 00040DD0  48 00 00 08 */	b lbl_80043FD8
lbl_80043FD4:
/* 80043FD4 00040DD4  38 80 00 00 */	li r4, 0
lbl_80043FD8:
/* 80043FD8 00040DD8  C0 02 89 78 */	lfs f0, _esc__2_858_0@sda21(r2)
/* 80043FDC 00040DDC  FC 1C 00 40 */	fcmpo cr0, f28, f0
/* 80043FE0 00040DE0  40 80 00 0C */	bge lbl_80043FEC
/* 80043FE4 00040DE4  38 00 00 01 */	li r0, 1
/* 80043FE8 00040DE8  48 00 00 08 */	b lbl_80043FF0
lbl_80043FEC:
/* 80043FEC 00040DEC  38 00 00 00 */	li r0, 0
lbl_80043FF0:
/* 80043FF0 00040DF0  7C 00 20 00 */	cmpw r0, r4
/* 80043FF4 00040DF4  40 82 00 08 */	bne lbl_80043FFC
/* 80043FF8 00040DF8  38 60 00 00 */	li r3, 0
lbl_80043FFC:
/* 80043FFC 00040DFC  54 60 06 3F */	clrlwi. r0, r3, 0x18
/* 80044000 00040E00  41 82 00 0C */	beq lbl_8004400C
/* 80044004 00040E04  C3 E2 89 68 */	lfs f31, _esc__2_854_1@sda21(r2)
/* 80044008 00040E08  48 00 00 0C */	b lbl_80044014
lbl_8004400C:
/* 8004400C 00040E0C  C0 1F 00 00 */	lfs f0, 0(r31)
/* 80044010 00040E10  EF FC 00 24 */	fdivs f31, f28, f0
lbl_80044014:
/* 80044014 00040E14  C3 BF 00 00 */	lfs f29, 0(r31)
/* 80044018 00040E18  C0 02 89 78 */	lfs f0, _esc__2_858_0@sda21(r2)
/* 8004401C 00040E1C  FC 1D 00 40 */	fcmpo cr0, f29, f0
/* 80044020 00040E20  4C 41 13 82 */	cror 2, 1, 2
/* 80044024 00040E24  40 82 00 10 */	bne lbl_80044034
/* 80044028 00040E28  FC 00 E8 50 */	fneg f0, f29
/* 8004402C 00040E2C  EF C0 08 24 */	fdivs f30, f0, f1
/* 80044030 00040E30  48 00 00 0C */	b lbl_8004403C
lbl_80044034:
/* 80044034 00040E34  FC 00 E8 50 */	fneg f0, f29
/* 80044038 00040E38  EF C0 10 24 */	fdivs f30, f0, f2
lbl_8004403C:
/* 8004403C 00040E3C  FC 1F F0 40 */	fcmpo cr0, f31, f30
/* 80044040 00040E40  4C 41 13 82 */	cror 2, 1, 2
/* 80044044 00040E44  40 82 00 20 */	bne lbl_80044064
/* 80044048 00040E48  C0 02 89 78 */	lfs f0, _esc__2_858_0@sda21(r2)
/* 8004404C 00040E4C  FC 1C 00 40 */	fcmpo cr0, f28, f0
/* 80044050 00040E50  40 80 00 0C */	bge lbl_8004405C
/* 80044054 00040E54  FF 40 08 90 */	fmr f26, f1
/* 80044058 00040E58  48 00 00 24 */	b lbl_8004407C
lbl_8004405C:
/* 8004405C 00040E5C  FF 40 10 90 */	fmr f26, f2
/* 80044060 00040E60  48 00 00 1C */	b lbl_8004407C
lbl_80044064:
/* 80044064 00040E64  C0 02 89 78 */	lfs f0, _esc__2_858_0@sda21(r2)
/* 80044068 00040E68  FC 1C 00 40 */	fcmpo cr0, f28, f0
/* 8004406C 00040E6C  40 80 00 0C */	bge lbl_80044078
/* 80044070 00040E70  FF 40 10 90 */	fmr f26, f2
/* 80044074 00040E74  48 00 00 08 */	b lbl_8004407C
lbl_80044078:
/* 80044078 00040E78  FF 40 08 90 */	fmr f26, f1
lbl_8004407C:
/* 8004407C 00040E7C  EC 5A 06 F2 */	fmuls f2, f26, f27
/* 80044080 00040E80  EC 3D 10 2A */	fadds f1, f29, f2
/* 80044084 00040E84  FC 00 0A 10 */	fabs f0, f1
/* 80044088 00040E88  FC 00 00 18 */	frsp f0, f0
/* 8004408C 00040E8C  FC 00 28 40 */	fcmpo cr0, f0, f5
/* 80044090 00040E90  4C 40 13 82 */	cror 2, 0, 2
/* 80044094 00040E94  40 82 00 18 */	bne lbl_800440AC
/* 80044098 00040E98  C0 02 89 6C */	lfs f0, _esc__2_855_2@sda21(r2)
/* 8004409C 00040E9C  D0 3F 00 00 */	stfs f1, 0(r31)
/* 800440A0 00040EA0  EC 00 00 B2 */	fmuls f0, f0, f2
/* 800440A4 00040EA4  EC 00 06 F2 */	fmuls f0, f0, f27
/* 800440A8 00040EA8  48 00 00 A8 */	b lbl_80044150
lbl_800440AC:
/* 800440AC 00040EAC  C0 1F 00 00 */	lfs f0, 0(r31)
/* 800440B0 00040EB0  FC 00 02 10 */	fabs f0, f0
/* 800440B4 00040EB4  FC 00 00 18 */	frsp f0, f0
/* 800440B8 00040EB8  FC 00 28 40 */	fcmpo cr0, f0, f5
/* 800440BC 00040EBC  4C 40 13 82 */	cror 2, 0, 2
/* 800440C0 00040EC0  40 82 00 40 */	bne lbl_80044100
/* 800440C4 00040EC4  FC 60 28 90 */	fmr f3, f5
/* 800440C8 00040EC8  FC 40 28 50 */	fneg f2, f5
/* 800440CC 00040ECC  4B FC C2 55 */	bl range_limit_esc__0_f_esc__1___Ffff
/* 800440D0 00040ED0  D0 3F 00 00 */	stfs f1, 0(r31)
/* 800440D4 00040ED4  C0 1F 00 00 */	lfs f0, 0(r31)
/* 800440D8 00040ED8  FC 1D 00 00 */	fcmpu cr0, f29, f0
/* 800440DC 00040EDC  41 82 00 1C */	beq lbl_800440F8
/* 800440E0 00040EE0  EC 20 E8 28 */	fsubs f1, f0, f29
/* 800440E4 00040EE4  C0 02 89 6C */	lfs f0, _esc__2_855_2@sda21(r2)
/* 800440E8 00040EE8  EC 00 00 72 */	fmuls f0, f0, f1
/* 800440EC 00040EEC  EC 00 00 72 */	fmuls f0, f0, f1
/* 800440F0 00040EF0  EC 00 D0 24 */	fdivs f0, f0, f26
/* 800440F4 00040EF4  48 00 00 5C */	b lbl_80044150
lbl_800440F8:
/* 800440F8 00040EF8  C0 02 89 78 */	lfs f0, _esc__2_858_0@sda21(r2)
/* 800440FC 00040EFC  48 00 00 54 */	b lbl_80044150
lbl_80044100:
/* 80044100 00040F00  C0 02 89 78 */	lfs f0, _esc__2_858_0@sda21(r2)
/* 80044104 00040F04  FC 02 00 40 */	fcmpo cr0, f2, f0
/* 80044108 00040F08  40 80 00 0C */	bge lbl_80044114
/* 8004410C 00040F0C  38 60 00 01 */	li r3, 1
/* 80044110 00040F10  48 00 00 08 */	b lbl_80044118
lbl_80044114:
/* 80044114 00040F14  38 60 00 00 */	li r3, 0
lbl_80044118:
/* 80044118 00040F18  C0 02 89 78 */	lfs f0, _esc__2_858_0@sda21(r2)
/* 8004411C 00040F1C  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 80044120 00040F20  40 80 00 0C */	bge lbl_8004412C
/* 80044124 00040F24  38 00 00 01 */	li r0, 1
/* 80044128 00040F28  48 00 00 08 */	b lbl_80044130
lbl_8004412C:
/* 8004412C 00040F2C  38 00 00 00 */	li r0, 0
lbl_80044130:
/* 80044130 00040F30  7C 00 18 00 */	cmpw r0, r3
/* 80044134 00040F34  41 82 00 18 */	beq lbl_8004414C
/* 80044138 00040F38  C0 02 89 6C */	lfs f0, _esc__2_855_2@sda21(r2)
/* 8004413C 00040F3C  D0 3F 00 00 */	stfs f1, 0(r31)
/* 80044140 00040F40  EC 00 00 B2 */	fmuls f0, f0, f2
/* 80044144 00040F44  EC 00 06 F2 */	fmuls f0, f0, f27
/* 80044148 00040F48  48 00 00 08 */	b lbl_80044150
lbl_8004414C:
/* 8004414C 00040F4C  C0 02 89 78 */	lfs f0, _esc__2_858_0@sda21(r2)
lbl_80044150:
/* 80044150 00040F50  FC 1F F0 40 */	fcmpo cr0, f31, f30
/* 80044154 00040F54  EC 5D 06 FA */	fmadds f2, f29, f27, f0
/* 80044158 00040F58  40 81 00 64 */	ble lbl_800441BC
/* 8004415C 00040F5C  C0 02 89 78 */	lfs f0, _esc__2_858_0@sda21(r2)
/* 80044160 00040F60  FC 1C 00 40 */	fcmpo cr0, f28, f0
/* 80044164 00040F64  40 80 00 0C */	bge lbl_80044170
/* 80044168 00040F68  38 60 00 01 */	li r3, 1
/* 8004416C 00040F6C  48 00 00 08 */	b lbl_80044174
lbl_80044170:
/* 80044170 00040F70  38 60 00 00 */	li r3, 0
lbl_80044174:
/* 80044174 00040F74  C0 02 89 78 */	lfs f0, _esc__2_858_0@sda21(r2)
/* 80044178 00040F78  FC 02 00 40 */	fcmpo cr0, f2, f0
/* 8004417C 00040F7C  40 80 00 0C */	bge lbl_80044188
/* 80044180 00040F80  38 00 00 01 */	li r0, 1
/* 80044184 00040F84  48 00 00 08 */	b lbl_8004418C
lbl_80044188:
/* 80044188 00040F88  38 00 00 00 */	li r0, 0
lbl_8004418C:
/* 8004418C 00040F8C  7C 00 18 00 */	cmpw r0, r3
/* 80044190 00040F90  40 82 00 70 */	bne lbl_80044200
/* 80044194 00040F94  FC 20 12 10 */	fabs f1, f2
/* 80044198 00040F98  FC 00 E2 10 */	fabs f0, f28
/* 8004419C 00040F9C  FC 20 08 18 */	frsp f1, f1
/* 800441A0 00040FA0  FC 00 00 18 */	frsp f0, f0
/* 800441A4 00040FA4  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 800441A8 00040FA8  40 81 00 58 */	ble lbl_80044200
/* 800441AC 00040FAC  C0 02 89 78 */	lfs f0, _esc__2_858_0@sda21(r2)
/* 800441B0 00040FB0  FC 40 E0 90 */	fmr f2, f28
/* 800441B4 00040FB4  D0 1F 00 00 */	stfs f0, 0(r31)
/* 800441B8 00040FB8  48 00 00 48 */	b lbl_80044200
lbl_800441BC:
/* 800441BC 00040FBC  C0 02 89 78 */	lfs f0, _esc__2_858_0@sda21(r2)
/* 800441C0 00040FC0  FC 1C 00 40 */	fcmpo cr0, f28, f0
/* 800441C4 00040FC4  40 80 00 0C */	bge lbl_800441D0
/* 800441C8 00040FC8  38 60 00 01 */	li r3, 1
/* 800441CC 00040FCC  48 00 00 08 */	b lbl_800441D4
lbl_800441D0:
/* 800441D0 00040FD0  38 60 00 00 */	li r3, 0
lbl_800441D4:
/* 800441D4 00040FD4  C0 02 89 78 */	lfs f0, _esc__2_858_0@sda21(r2)
/* 800441D8 00040FD8  FC 02 00 40 */	fcmpo cr0, f2, f0
/* 800441DC 00040FDC  40 80 00 0C */	bge lbl_800441E8
/* 800441E0 00040FE0  38 00 00 01 */	li r0, 1
/* 800441E4 00040FE4  48 00 00 08 */	b lbl_800441EC
lbl_800441E8:
/* 800441E8 00040FE8  38 00 00 00 */	li r0, 0
lbl_800441EC:
/* 800441EC 00040FEC  7C 00 18 00 */	cmpw r0, r3
/* 800441F0 00040FF0  41 82 00 10 */	beq lbl_80044200
/* 800441F4 00040FF4  C0 02 89 78 */	lfs f0, _esc__2_858_0@sda21(r2)
/* 800441F8 00040FF8  FC 40 E0 90 */	fmr f2, f28
/* 800441FC 00040FFC  D0 1F 00 00 */	stfs f0, 0(r31)
lbl_80044200:
/* 80044200 00041000  C0 1E 00 00 */	lfs f0, 0(r30)
/* 80044204 00041004  EC 00 10 2A */	fadds f0, f0, f2
/* 80044208 00041008  D0 1E 00 00 */	stfs f0, 0(r30)
/* 8004420C 0004100C  E3 E1 00 68 */	psq_l f31, 104(r1), 0, qr0
/* 80044210 00041010  CB E1 00 60 */	lfd f31, 0x60(r1)
/* 80044214 00041014  E3 C1 00 58 */	psq_l f30, 88(r1), 0, qr0
/* 80044218 00041018  CB C1 00 50 */	lfd f30, 0x50(r1)
/* 8004421C 0004101C  E3 A1 00 48 */	psq_l f29, 72(r1), 0, qr0
/* 80044220 00041020  CB A1 00 40 */	lfd f29, 0x40(r1)
/* 80044224 00041024  E3 81 00 38 */	psq_l f28, 56(r1), 0, qr0
/* 80044228 00041028  CB 81 00 30 */	lfd f28, 0x30(r1)
/* 8004422C 0004102C  E3 61 00 28 */	psq_l f27, 40(r1), 0, qr0
/* 80044230 00041030  CB 61 00 20 */	lfd f27, 0x20(r1)
/* 80044234 00041034  E3 41 00 18 */	psq_l f26, 24(r1), 0, qr0
/* 80044238 00041038  CB 41 00 10 */	lfd f26, 0x10(r1)
/* 8004423C 0004103C  BB C1 00 08 */	lmw r30, 8(r1)
/* 80044240 00041040  80 01 00 74 */	lwz r0, 0x74(r1)
/* 80044244 00041044  7C 08 03 A6 */	mtlr r0
/* 80044248 00041048  38 21 00 70 */	addi r1, r1, 0x70
/* 8004424C 0004104C  4E 80 00 20 */	blr 

.global xAccelStop__FRfRfff
xAccelStop__FRfRfff:
/* 80044250 00041050  C0 84 00 00 */	lfs f4, 0(r4)
/* 80044254 00041054  C0 02 89 A8 */	lfs f0, _esc__2_1313@sda21(r2)
/* 80044258 00041058  FC 04 00 40 */	fcmpo cr0, f4, f0
/* 8004425C 0004105C  4C 41 13 82 */	cror 2, 1, 2
/* 80044260 00041060  40 82 00 14 */	bne lbl_80044274
/* 80044264 00041064  C0 02 89 80 */	lfs f0, _esc__2_865@sda21(r2)
/* 80044268 00041068  FC 04 00 40 */	fcmpo cr0, f4, f0
/* 8004426C 0004106C  4C 40 13 82 */	cror 2, 0, 2
/* 80044270 00041070  4D 82 00 20 */	beqlr 
lbl_80044274:
/* 80044274 00041074  C0 02 89 78 */	lfs f0, _esc__2_858_0@sda21(r2)
/* 80044278 00041078  FC 04 00 40 */	fcmpo cr0, f4, f0
/* 8004427C 0004107C  40 80 00 14 */	bge lbl_80044290
/* 80044280 00041080  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 80044284 00041084  40 81 00 18 */	ble lbl_8004429C
/* 80044288 00041088  FC 20 08 50 */	fneg f1, f1
/* 8004428C 0004108C  48 00 00 10 */	b lbl_8004429C
lbl_80044290:
/* 80044290 00041090  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 80044294 00041094  40 80 00 08 */	bge lbl_8004429C
/* 80044298 00041098  FC 20 08 50 */	fneg f1, f1
lbl_8004429C:
/* 8004429C 0004109C  FC 20 08 50 */	fneg f1, f1
/* 800442A0 000410A0  C0 64 00 00 */	lfs f3, 0(r4)
/* 800442A4 000410A4  C0 02 89 78 */	lfs f0, _esc__2_858_0@sda21(r2)
/* 800442A8 000410A8  EC 61 18 BA */	fmadds f3, f1, f2, f3
/* 800442AC 000410AC  D0 64 00 00 */	stfs f3, 0(r4)
/* 800442B0 000410B0  C0 64 00 00 */	lfs f3, 0(r4)
/* 800442B4 000410B4  FC 03 00 40 */	fcmpo cr0, f3, f0
/* 800442B8 000410B8  40 80 00 0C */	bge lbl_800442C4
/* 800442BC 000410BC  38 A0 00 01 */	li r5, 1
/* 800442C0 000410C0  48 00 00 08 */	b lbl_800442C8
lbl_800442C4:
/* 800442C4 000410C4  38 A0 00 00 */	li r5, 0
lbl_800442C8:
/* 800442C8 000410C8  C0 02 89 78 */	lfs f0, _esc__2_858_0@sda21(r2)
/* 800442CC 000410CC  FC 04 00 40 */	fcmpo cr0, f4, f0
/* 800442D0 000410D0  40 80 00 0C */	bge lbl_800442DC
/* 800442D4 000410D4  38 00 00 01 */	li r0, 1
/* 800442D8 000410D8  48 00 00 08 */	b lbl_800442E0
lbl_800442DC:
/* 800442DC 000410DC  38 00 00 00 */	li r0, 0
lbl_800442E0:
/* 800442E0 000410E0  7C 00 28 00 */	cmpw r0, r5
/* 800442E4 000410E4  40 82 00 28 */	bne lbl_8004430C
/* 800442E8 000410E8  C0 62 89 6C */	lfs f3, _esc__2_855_2@sda21(r2)
/* 800442EC 000410EC  EC 04 00 B2 */	fmuls f0, f4, f2
/* 800442F0 000410F0  C0 83 00 00 */	lfs f4, 0(r3)
/* 800442F4 000410F4  EC 63 00 B2 */	fmuls f3, f3, f2
/* 800442F8 000410F8  EC 43 00 B2 */	fmuls f2, f3, f2
/* 800442FC 000410FC  EC 01 00 BA */	fmadds f0, f1, f2, f0
/* 80044300 00041100  EC 04 00 2A */	fadds f0, f4, f0
/* 80044304 00041104  D0 03 00 00 */	stfs f0, 0(r3)
/* 80044308 00041108  4E 80 00 20 */	blr 
lbl_8004430C:
/* 8004430C 0004110C  C0 02 89 A8 */	lfs f0, _esc__2_1313@sda21(r2)
/* 80044310 00041110  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 80044314 00041114  4C 41 13 82 */	cror 2, 1, 2
/* 80044318 00041118  40 82 00 14 */	bne lbl_8004432C
/* 8004431C 0004111C  C0 02 89 80 */	lfs f0, _esc__2_865@sda21(r2)
/* 80044320 00041120  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 80044324 00041124  4C 40 13 82 */	cror 2, 0, 2
/* 80044328 00041128  41 82 00 20 */	beq lbl_80044348
lbl_8004432C:
/* 8004432C 0004112C  C0 02 89 6C */	lfs f0, _esc__2_855_2@sda21(r2)
/* 80044330 00041130  C0 43 00 00 */	lfs f2, 0(r3)
/* 80044334 00041134  EC 00 01 32 */	fmuls f0, f0, f4
/* 80044338 00041138  EC 00 01 32 */	fmuls f0, f0, f4
/* 8004433C 0004113C  EC 00 08 24 */	fdivs f0, f0, f1
/* 80044340 00041140  EC 02 00 28 */	fsubs f0, f2, f0
/* 80044344 00041144  D0 03 00 00 */	stfs f0, 0(r3)
lbl_80044348:
/* 80044348 00041148  C0 02 89 78 */	lfs f0, _esc__2_858_0@sda21(r2)
/* 8004434C 0004114C  D0 04 00 00 */	stfs f0, 0(r4)
/* 80044350 00041150  4E 80 00 20 */	blr 

.global xFuncPiece_Eval__FP10xFuncPiecefPP10xFuncPiece
xFuncPiece_Eval__FP10xFuncPiecefPP10xFuncPiece:
/* 80044354 00041154  C0 02 89 80 */	lfs f0, _esc__2_865@sda21(r2)
/* 80044358 00041158  EC 01 00 28 */	fsubs f0, f1, f0
/* 8004435C 0004115C  48 00 00 08 */	b lbl_80044364
lbl_80044360:
/* 80044360 00041160  80 63 00 1C */	lwz r3, 0x1c(r3)
lbl_80044364:
/* 80044364 00041164  28 03 00 00 */	cmplwi r3, 0
/* 80044368 00041168  41 82 00 10 */	beq lbl_80044378
/* 8004436C 0004116C  C0 43 00 14 */	lfs f2, 0x14(r3)
/* 80044370 00041170  FC 02 00 40 */	fcmpo cr0, f2, f0
/* 80044374 00041174  41 80 FF EC */	blt lbl_80044360
lbl_80044378:
/* 80044378 00041178  28 03 00 00 */	cmplwi r3, 0
/* 8004437C 0004117C  41 82 00 44 */	beq lbl_800443C0
/* 80044380 00041180  80 A3 00 18 */	lwz r5, 0x18(r3)
/* 80044384 00041184  34 C5 FF FF */	addic. r6, r5, -1
/* 80044388 00041188  54 A5 10 3A */	slwi r5, r5, 2
/* 8004438C 0004118C  7C 43 2C 2E */	lfsx f2, r3, r5
/* 80044390 00041190  38 06 00 01 */	addi r0, r6, 1
/* 80044394 00041194  54 C5 10 3A */	slwi r5, r6, 2
/* 80044398 00041198  7C 09 03 A6 */	mtctr r0
/* 8004439C 0004119C  41 80 00 14 */	blt lbl_800443B0
lbl_800443A0:
/* 800443A0 000411A0  7C 03 2C 2E */	lfsx f0, r3, r5
/* 800443A4 000411A4  38 A5 FF FC */	addi r5, r5, -4
/* 800443A8 000411A8  EC 42 00 7A */	fmadds f2, f2, f1, f0
/* 800443AC 000411AC  42 00 FF F4 */	bdnz lbl_800443A0
lbl_800443B0:
/* 800443B0 000411B0  28 04 00 00 */	cmplwi r4, 0
/* 800443B4 000411B4  41 82 00 20 */	beq lbl_800443D4
/* 800443B8 000411B8  90 64 00 00 */	stw r3, 0(r4)
/* 800443BC 000411BC  48 00 00 18 */	b lbl_800443D4
lbl_800443C0:
/* 800443C0 000411C0  28 04 00 00 */	cmplwi r4, 0
/* 800443C4 000411C4  C0 42 89 78 */	lfs f2, _esc__2_858_0@sda21(r2)
/* 800443C8 000411C8  41 82 00 0C */	beq lbl_800443D4
/* 800443CC 000411CC  38 00 00 00 */	li r0, 0
/* 800443D0 000411D0  90 04 00 00 */	stw r0, 0(r4)
lbl_800443D4:
/* 800443D4 000411D4  FC 20 10 90 */	fmr f1, f2
/* 800443D8 000411D8  4E 80 00 20 */	blr 

.global xFuncPiece_Derivative__FP10xFuncPieceP10xFuncPiece
xFuncPiece_Derivative__FP10xFuncPieceP10xFuncPiece:
/* 800443DC 000411DC  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 800443E0 000411E0  48 00 00 8C */	b lbl_8004446C
lbl_800443E4:
/* 800443E4 000411E4  80 A4 00 18 */	lwz r5, 0x18(r4)
/* 800443E8 000411E8  2C 05 00 00 */	cmpwi r5, 0
/* 800443EC 000411EC  41 82 00 68 */	beq lbl_80044454
/* 800443F0 000411F0  38 05 FF FF */	addi r0, r5, -1
/* 800443F4 000411F4  C8 42 89 88 */	lfd f2, _esc__2_905@sda21(r2)
/* 800443F8 000411F8  90 03 00 18 */	stw r0, 0x18(r3)
/* 800443FC 000411FC  39 00 00 00 */	li r8, 0
/* 80044400 00041200  38 A0 00 00 */	li r5, 0
/* 80044404 00041204  3C C0 43 30 */	lis r6, 0x4330
/* 80044408 00041208  C0 04 00 14 */	lfs f0, 0x14(r4)
/* 8004440C 0004120C  D0 03 00 14 */	stfs f0, 0x14(r3)
/* 80044410 00041210  48 00 00 34 */	b lbl_80044444
lbl_80044414:
/* 80044414 00041214  38 E8 00 01 */	addi r7, r8, 1
/* 80044418 00041218  38 05 00 04 */	addi r0, r5, 4
/* 8004441C 0004121C  6C E7 80 00 */	xoris r7, r7, 0x8000
/* 80044420 00041220  90 C1 00 08 */	stw r6, 8(r1)
/* 80044424 00041224  7C 04 04 2E */	lfsx f0, r4, r0
/* 80044428 00041228  39 08 00 01 */	addi r8, r8, 1
/* 8004442C 0004122C  90 E1 00 0C */	stw r7, 0xc(r1)
/* 80044430 00041230  C8 21 00 08 */	lfd f1, 8(r1)
/* 80044434 00041234  EC 21 10 28 */	fsubs f1, f1, f2
/* 80044438 00041238  EC 01 00 32 */	fmuls f0, f1, f0
/* 8004443C 0004123C  7C 03 2D 2E */	stfsx f0, r3, r5
/* 80044440 00041240  38 A5 00 04 */	addi r5, r5, 4
lbl_80044444:
/* 80044444 00041244  80 03 00 18 */	lwz r0, 0x18(r3)
/* 80044448 00041248  7C 08 00 00 */	cmpw r8, r0
/* 8004444C 0004124C  40 81 FF C8 */	ble lbl_80044414
/* 80044450 00041250  48 00 00 14 */	b lbl_80044464
lbl_80044454:
/* 80044454 00041254  38 00 00 00 */	li r0, 0
/* 80044458 00041258  C0 02 89 78 */	lfs f0, _esc__2_858_0@sda21(r2)
/* 8004445C 0004125C  90 03 00 18 */	stw r0, 0x18(r3)
/* 80044460 00041260  D0 03 00 00 */	stfs f0, 0(r3)
lbl_80044464:
/* 80044464 00041264  80 84 00 1C */	lwz r4, 0x1c(r4)
/* 80044468 00041268  80 63 00 1C */	lwz r3, 0x1c(r3)
lbl_8004446C:
/* 8004446C 0004126C  28 04 00 00 */	cmplwi r4, 0
/* 80044470 00041270  41 82 00 0C */	beq lbl_8004447C
/* 80044474 00041274  28 03 00 00 */	cmplwi r3, 0
/* 80044478 00041278  40 82 FF 6C */	bne lbl_800443E4
lbl_8004447C:
/* 8004447C 0004127C  38 21 00 10 */	addi r1, r1, 0x10
/* 80044480 00041280  4E 80 00 20 */	blr 

.global xFuncPiece_EndPoints__FP10xFuncPieceffff
xFuncPiece_EndPoints__FP10xFuncPieceffff:
/* 80044484 00041284  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 80044488 00041288  7C 08 02 A6 */	mflr r0
/* 8004448C 0004128C  EC 42 08 28 */	fsubs f2, f2, f1
/* 80044490 00041290  C0 A2 89 70 */	lfs f5, _esc__2_856_0@sda21(r2)
/* 80044494 00041294  90 01 00 14 */	stw r0, 0x14(r1)
/* 80044498 00041298  EC 04 18 28 */	fsubs f0, f4, f3
/* 8004449C 0004129C  38 00 00 01 */	li r0, 1
/* 800444A0 000412A0  FC 20 08 50 */	fneg f1, f1
/* 800444A4 000412A4  D0 43 00 14 */	stfs f2, 0x14(r3)
/* 800444A8 000412A8  7C 64 1B 78 */	mr r4, r3
/* 800444AC 000412AC  C0 43 00 14 */	lfs f2, 0x14(r3)
/* 800444B0 000412B0  EC 45 10 24 */	fdivs f2, f5, f2
/* 800444B4 000412B4  90 03 00 18 */	stw r0, 0x18(r3)
/* 800444B8 000412B8  D0 63 00 00 */	stfs f3, 0(r3)
/* 800444BC 000412BC  EC 00 00 B2 */	fmuls f0, f0, f2
/* 800444C0 000412C0  D0 03 00 04 */	stfs f0, 4(r3)
/* 800444C4 000412C4  48 00 01 15 */	bl xFuncPiece_ShiftPiece__FP10xFuncPieceP10xFuncPiecef
/* 800444C8 000412C8  80 01 00 14 */	lwz r0, 0x14(r1)
/* 800444CC 000412CC  7C 08 03 A6 */	mtlr r0
/* 800444D0 000412D0  38 21 00 10 */	addi r1, r1, 0x10
/* 800444D4 000412D4  4E 80 00 20 */	blr 

.global xFuncPiece_EndPointsAndSlopes__FP10xFuncPieceffffff
xFuncPiece_EndPointsAndSlopes__FP10xFuncPieceffffff:
/* 800444D8 000412D8  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 800444DC 000412DC  7C 08 02 A6 */	mflr r0
/* 800444E0 000412E0  ED 22 08 28 */	fsubs f9, f2, f1
/* 800444E4 000412E4  C0 E2 89 74 */	lfs f7, _esc__2_857_0@sda21(r2)
/* 800444E8 000412E8  90 01 00 14 */	stw r0, 0x14(r1)
/* 800444EC 000412EC  ED 44 18 28 */	fsubs f10, f4, f3
/* 800444F0 000412F0  EC 05 30 2A */	fadds f0, f5, f6
/* 800444F4 000412F4  C0 82 89 7C */	lfs f4, _esc__2_863@sda21(r2)
/* 800444F8 000412F8  C0 42 89 AC */	lfs f2, _esc__2_1396@sda21(r2)
/* 800444FC 000412FC  EC C7 31 7A */	fmadds f6, f7, f5, f6
/* 80044500 00041300  EC E4 02 B2 */	fmuls f7, f4, f10
/* 80044504 00041304  D1 23 00 14 */	stfs f9, 0x14(r3)
/* 80044508 00041308  EC 82 02 B2 */	fmuls f4, f2, f10
/* 8004450C 0004130C  C1 02 89 70 */	lfs f8, _esc__2_856_0@sda21(r2)
/* 80044510 00041310  C0 43 00 14 */	lfs f2, 0x14(r3)
/* 80044514 00041314  38 00 00 03 */	li r0, 3
/* 80044518 00041318  EC 48 10 24 */	fdivs f2, f8, f2
/* 8004451C 0004131C  90 03 00 18 */	stw r0, 0x18(r3)
/* 80044520 00041320  7C 64 1B 78 */	mr r4, r3
/* 80044524 00041324  D0 63 00 00 */	stfs f3, 0(r3)
/* 80044528 00041328  D0 A3 00 04 */	stfs f5, 4(r3)
/* 8004452C 0004132C  EC A2 00 B2 */	fmuls f5, f2, f2
/* 80044530 00041330  EC 62 01 B2 */	fmuls f3, f2, f6
/* 80044534 00041334  FC 20 08 50 */	fneg f1, f1
/* 80044538 00041338  EC 45 00 B2 */	fmuls f2, f5, f2
/* 8004453C 0004133C  EC 05 00 32 */	fmuls f0, f5, f0
/* 80044540 00041340  EC 67 19 78 */	fmsubs f3, f7, f5, f3
/* 80044544 00041344  EC 04 00 BA */	fmadds f0, f4, f2, f0
/* 80044548 00041348  D0 63 00 08 */	stfs f3, 8(r3)
/* 8004454C 0004134C  D0 03 00 0C */	stfs f0, 0xc(r3)
/* 80044550 00041350  48 00 00 89 */	bl xFuncPiece_ShiftPiece__FP10xFuncPieceP10xFuncPiecef
/* 80044554 00041354  80 01 00 14 */	lwz r0, 0x14(r1)
/* 80044558 00041358  7C 08 03 A6 */	mtlr r0
/* 8004455C 0004135C  38 21 00 10 */	addi r1, r1, 0x10
/* 80044560 00041360  4E 80 00 20 */	blr 

.global xFuncPiece_EndPointsAllInitial__FP10xFuncPieceffffff
xFuncPiece_EndPointsAllInitial__FP10xFuncPieceffffff:
/* 80044564 00041364  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 80044568 00041368  7C 08 02 A6 */	mflr r0
/* 8004456C 0004136C  EC 42 08 28 */	fsubs f2, f2, f1
/* 80044570 00041370  C0 02 89 6C */	lfs f0, _esc__2_855_2@sda21(r2)
/* 80044574 00041374  90 01 00 14 */	stw r0, 0x14(r1)
/* 80044578 00041378  EC 84 18 28 */	fsubs f4, f4, f3
/* 8004457C 0004137C  C0 E2 89 70 */	lfs f7, _esc__2_856_0@sda21(r2)
/* 80044580 00041380  EC C0 01 B2 */	fmuls f6, f0, f6
/* 80044584 00041384  D0 43 00 14 */	stfs f2, 0x14(r3)
/* 80044588 00041388  38 00 00 03 */	li r0, 3
/* 8004458C 0004138C  FC 20 08 50 */	fneg f1, f1
/* 80044590 00041390  7C 64 1B 78 */	mr r4, r3
/* 80044594 00041394  C0 03 00 14 */	lfs f0, 0x14(r3)
/* 80044598 00041398  EC E7 00 24 */	fdivs f7, f7, f0
/* 8004459C 0004139C  90 03 00 18 */	stw r0, 0x18(r3)
/* 800445A0 000413A0  D0 63 00 00 */	stfs f3, 0(r3)
/* 800445A4 000413A4  D0 A3 00 04 */	stfs f5, 4(r3)
/* 800445A8 000413A8  D0 C3 00 08 */	stfs f6, 8(r3)
/* 800445AC 000413AC  EC 07 01 F2 */	fmuls f0, f7, f7
/* 800445B0 000413B0  EC 40 01 F2 */	fmuls f2, f0, f7
/* 800445B4 000413B4  EC 05 00 32 */	fmuls f0, f5, f0
/* 800445B8 000413B8  EC 04 00 B8 */	fmsubs f0, f4, f2, f0
/* 800445BC 000413BC  EC 06 01 FC */	fnmsubs f0, f6, f7, f0
/* 800445C0 000413C0  D0 03 00 0C */	stfs f0, 0xc(r3)
/* 800445C4 000413C4  48 00 00 15 */	bl xFuncPiece_ShiftPiece__FP10xFuncPieceP10xFuncPiecef
/* 800445C8 000413C8  80 01 00 14 */	lwz r0, 0x14(r1)
/* 800445CC 000413CC  7C 08 03 A6 */	mtlr r0
/* 800445D0 000413D0  38 21 00 10 */	addi r1, r1, 0x10
/* 800445D4 000413D4  4E 80 00 20 */	blr 

.global xFuncPiece_ShiftPiece__FP10xFuncPieceP10xFuncPiecef
xFuncPiece_ShiftPiece__FP10xFuncPieceP10xFuncPiecef:
/* 800445D8 000413D8  94 21 FF D0 */	stwu r1, -0x30(r1)
/* 800445DC 000413DC  39 00 00 00 */	li r8, 0
/* 800445E0 000413E0  C0 02 89 78 */	lfs f0, _esc__2_858_0@sda21(r2)
/* 800445E4 000413E4  38 A0 00 00 */	li r5, 0
/* 800445E8 000413E8  38 C1 00 08 */	addi r6, r1, 8
/* 800445EC 000413EC  48 00 00 10 */	b lbl_800445FC
lbl_800445F0:
/* 800445F0 000413F0  7C 06 2D 2E */	stfsx f0, r6, r5
/* 800445F4 000413F4  39 08 00 01 */	addi r8, r8, 1
/* 800445F8 000413F8  38 A5 00 04 */	addi r5, r5, 4
lbl_800445FC:
/* 800445FC 000413FC  80 E4 00 18 */	lwz r7, 0x18(r4)
/* 80044600 00041400  7C 08 38 00 */	cmpw r8, r7
/* 80044604 00041404  41 80 FF EC */	blt lbl_800445F0
/* 80044608 00041408  35 27 FF FF */	addic. r9, r7, -1
/* 8004460C 0004140C  54 E6 10 3A */	slwi r6, r7, 2
/* 80044610 00041410  7C 04 34 2E */	lfsx f0, r4, r6
/* 80044614 00041414  38 E1 00 08 */	addi r7, r1, 8
/* 80044618 00041418  38 09 00 01 */	addi r0, r9, 1
/* 8004461C 0004141C  55 25 10 3A */	slwi r5, r9, 2
/* 80044620 00041420  7C 07 35 2E */	stfsx f0, r7, r6
/* 80044624 00041424  7C 09 03 A6 */	mtctr r0
/* 80044628 00041428  41 80 00 58 */	blt lbl_80044680
lbl_8004462C:
/* 8004462C 0004142C  7D 2A 4B 78 */	mr r10, r9
/* 80044630 00041430  55 26 10 3A */	slwi r6, r9, 2
/* 80044634 00041434  48 00 00 24 */	b lbl_80044658
lbl_80044638:
/* 80044638 00041438  39 01 00 08 */	addi r8, r1, 8
/* 8004463C 0004143C  39 4A 00 01 */	addi r10, r10, 1
/* 80044640 00041440  7D 08 32 14 */	add r8, r8, r6
/* 80044644 00041444  38 C6 00 04 */	addi r6, r6, 4
/* 80044648 00041448  C0 48 00 04 */	lfs f2, 4(r8)
/* 8004464C 0004144C  C0 08 00 00 */	lfs f0, 0(r8)
/* 80044650 00041450  EC 01 00 BA */	fmadds f0, f1, f2, f0
/* 80044654 00041454  D0 08 00 00 */	stfs f0, 0(r8)
lbl_80044658:
/* 80044658 00041458  80 04 00 18 */	lwz r0, 0x18(r4)
/* 8004465C 0004145C  7C 0A 00 00 */	cmpw r10, r0
/* 80044660 00041460  41 80 FF D8 */	blt lbl_80044638
/* 80044664 00041464  7C 47 2C 2E */	lfsx f2, r7, r5
/* 80044668 00041468  39 29 FF FF */	addi r9, r9, -1
/* 8004466C 0004146C  7C 04 2C 2E */	lfsx f0, r4, r5
/* 80044670 00041470  EC 02 00 2A */	fadds f0, f2, f0
/* 80044674 00041474  7C 07 2D 2E */	stfsx f0, r7, r5
/* 80044678 00041478  38 A5 FF FC */	addi r5, r5, -4
/* 8004467C 0004147C  42 00 FF B0 */	bdnz lbl_8004462C
lbl_80044680:
/* 80044680 00041480  80 04 00 18 */	lwz r0, 0x18(r4)
/* 80044684 00041484  38 C1 00 08 */	addi r6, r1, 8
/* 80044688 00041488  38 E0 00 00 */	li r7, 0
/* 8004468C 0004148C  38 A0 00 00 */	li r5, 0
/* 80044690 00041490  90 03 00 18 */	stw r0, 0x18(r3)
/* 80044694 00041494  48 00 00 14 */	b lbl_800446A8
lbl_80044698:
/* 80044698 00041498  7C 06 2C 2E */	lfsx f0, r6, r5
/* 8004469C 0004149C  38 E7 00 01 */	addi r7, r7, 1
/* 800446A0 000414A0  7C 03 2D 2E */	stfsx f0, r3, r5
/* 800446A4 000414A4  38 A5 00 04 */	addi r5, r5, 4
lbl_800446A8:
/* 800446A8 000414A8  80 03 00 18 */	lwz r0, 0x18(r3)
/* 800446AC 000414AC  7C 07 00 00 */	cmpw r7, r0
/* 800446B0 000414B0  40 81 FF E8 */	ble lbl_80044698
/* 800446B4 000414B4  C0 04 00 14 */	lfs f0, 0x14(r4)
/* 800446B8 000414B8  EC 00 08 28 */	fsubs f0, f0, f1
/* 800446BC 000414BC  D0 03 00 14 */	stfs f0, 0x14(r3)
/* 800446C0 000414C0  38 21 00 30 */	addi r1, r1, 0x30
/* 800446C4 000414C4  4E 80 00 20 */	blr 

.global reset__14xResponseCurveFUiPCvUi
reset__14xResponseCurveFUiPCvUi:
/* 800446C8 000414C8  90 83 00 00 */	stw r4, 0(r3)
/* 800446CC 000414CC  38 00 00 00 */	li r0, 0
/* 800446D0 000414D0  90 A3 00 04 */	stw r5, 4(r3)
/* 800446D4 000414D4  90 C3 00 08 */	stw r6, 8(r3)
/* 800446D8 000414D8  90 03 00 0C */	stw r0, 0xc(r3)
/* 800446DC 000414DC  4E 80 00 20 */	blr 

.global eval_linear__14xResponseCurveCFfPf
eval_linear__14xResponseCurveCFfPf:
/* 800446E0 000414E0  94 21 FF D0 */	stwu r1, -0x30(r1)
/* 800446E4 000414E4  7C 08 02 A6 */	mflr r0
/* 800446E8 000414E8  90 01 00 34 */	stw r0, 0x34(r1)
/* 800446EC 000414EC  DB E1 00 20 */	stfd f31, 0x20(r1)
/* 800446F0 000414F0  F3 E1 00 28 */	psq_st f31, 40(r1), 0, qr0
/* 800446F4 000414F4  BF 81 00 10 */	stmw r28, 0x10(r1)
/* 800446F8 000414F8  7C 7C 1B 78 */	mr r28, r3
/* 800446FC 000414FC  FF E0 08 90 */	fmr f31, f1
/* 80044700 00041500  80 03 00 00 */	lwz r0, 0(r3)
/* 80044704 00041504  7C 9D 23 78 */	mr r29, r4
/* 80044708 00041508  54 05 10 3A */	slwi r5, r0, 2
/* 8004470C 0004150C  3B C5 00 04 */	addi r30, r5, 4
/* 80044710 00041510  7F C4 F3 78 */	mr r4, r30
/* 80044714 00041514  7F FD 2A 14 */	add r31, r29, r5
/* 80044718 00041518  48 00 00 C1 */	bl find_active_node__14xResponseCurveCFfUl
/* 8004471C 0004151C  80 1C 00 0C */	lwz r0, 0xc(r28)
/* 80044720 00041520  80 7C 00 04 */	lwz r3, 4(r28)
/* 80044724 00041524  7C 00 F1 D6 */	mullw r0, r0, r30
/* 80044728 00041528  C0 02 89 A8 */	lfs f0, _esc__2_1313@sda21(r2)
/* 8004472C 0004152C  7C 63 02 14 */	add r3, r3, r0
/* 80044730 00041530  7C 83 F2 14 */	add r4, r3, r30
/* 80044734 00041534  C0 43 00 00 */	lfs f2, 0(r3)
/* 80044738 00041538  C0 24 00 00 */	lfs f1, 0(r4)
/* 8004473C 0004153C  EC 21 10 28 */	fsubs f1, f1, f2
/* 80044740 00041540  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 80044744 00041544  4C 41 13 82 */	cror 2, 1, 2
/* 80044748 00041548  40 82 00 38 */	bne lbl_80044780
/* 8004474C 0004154C  C0 02 89 80 */	lfs f0, _esc__2_865@sda21(r2)
/* 80044750 00041550  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 80044754 00041554  4C 40 13 82 */	cror 2, 0, 2
/* 80044758 00041558  40 82 00 28 */	bne lbl_80044780
/* 8004475C 0004155C  38 63 00 04 */	addi r3, r3, 4
/* 80044760 00041560  48 00 00 14 */	b lbl_80044774
lbl_80044764:
/* 80044764 00041564  C0 03 00 00 */	lfs f0, 0(r3)
/* 80044768 00041568  38 63 00 04 */	addi r3, r3, 4
/* 8004476C 0004156C  D0 1D 00 00 */	stfs f0, 0(r29)
/* 80044770 00041570  3B BD 00 04 */	addi r29, r29, 4
lbl_80044774:
/* 80044774 00041574  7C 1D F8 40 */	cmplw r29, r31
/* 80044778 00041578  40 82 FF EC */	bne lbl_80044764
/* 8004477C 0004157C  48 00 00 40 */	b lbl_800447BC
lbl_80044780:
/* 80044780 00041580  EC 1F 10 28 */	fsubs f0, f31, f2
/* 80044784 00041584  38 63 00 04 */	addi r3, r3, 4
/* 80044788 00041588  38 84 00 04 */	addi r4, r4, 4
/* 8004478C 0004158C  EC 40 08 24 */	fdivs f2, f0, f1
/* 80044790 00041590  48 00 00 24 */	b lbl_800447B4
lbl_80044794:
/* 80044794 00041594  C0 23 00 00 */	lfs f1, 0(r3)
/* 80044798 00041598  38 63 00 04 */	addi r3, r3, 4
/* 8004479C 0004159C  C0 04 00 00 */	lfs f0, 0(r4)
/* 800447A0 000415A0  38 84 00 04 */	addi r4, r4, 4
/* 800447A4 000415A4  EC 00 08 28 */	fsubs f0, f0, f1
/* 800447A8 000415A8  EC 02 08 3A */	fmadds f0, f2, f0, f1
/* 800447AC 000415AC  D0 1D 00 00 */	stfs f0, 0(r29)
/* 800447B0 000415B0  3B BD 00 04 */	addi r29, r29, 4
lbl_800447B4:
/* 800447B4 000415B4  7C 1D F8 40 */	cmplw r29, r31
/* 800447B8 000415B8  40 82 FF DC */	bne lbl_80044794
lbl_800447BC:
/* 800447BC 000415BC  E3 E1 00 28 */	psq_l f31, 40(r1), 0, qr0
/* 800447C0 000415C0  CB E1 00 20 */	lfd f31, 0x20(r1)
/* 800447C4 000415C4  BB 81 00 10 */	lmw r28, 0x10(r1)
/* 800447C8 000415C8  80 01 00 34 */	lwz r0, 0x34(r1)
/* 800447CC 000415CC  7C 08 03 A6 */	mtlr r0
/* 800447D0 000415D0  38 21 00 30 */	addi r1, r1, 0x30
/* 800447D4 000415D4  4E 80 00 20 */	blr 

.global find_active_node__14xResponseCurveCFfUl
find_active_node__14xResponseCurveCFfUl:
/* 800447D8 000415D8  80 03 00 0C */	lwz r0, 0xc(r3)
/* 800447DC 000415DC  80 C3 00 08 */	lwz r6, 8(r3)
/* 800447E0 000415E0  7C 04 01 D6 */	mullw r0, r4, r0
/* 800447E4 000415E4  80 A3 00 04 */	lwz r5, 4(r3)
/* 800447E8 000415E8  38 C6 FF FE */	addi r6, r6, -2
/* 800447EC 000415EC  7C E5 02 14 */	add r7, r5, r0
lbl_800447F0:
/* 800447F0 000415F0  C0 07 00 00 */	lfs f0, 0(r7)
/* 800447F4 000415F4  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 800447F8 000415F8  40 80 00 20 */	bge lbl_80044818
/* 800447FC 000415FC  80 A3 00 0C */	lwz r5, 0xc(r3)
/* 80044800 00041600  28 05 00 00 */	cmplwi r5, 0
/* 80044804 00041604  4D 82 00 20 */	beqlr 
/* 80044808 00041608  38 05 FF FF */	addi r0, r5, -1
/* 8004480C 0004160C  7C E4 38 50 */	subf r7, r4, r7
/* 80044810 00041610  90 03 00 0C */	stw r0, 0xc(r3)
/* 80044814 00041614  4B FF FF DC */	b lbl_800447F0
lbl_80044818:
/* 80044818 00041618  7C 07 24 2E */	lfsx f0, r7, r4
/* 8004481C 0004161C  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 80044820 00041620  4C 81 00 20 */	blelr 
/* 80044824 00041624  80 A3 00 0C */	lwz r5, 0xc(r3)
/* 80044828 00041628  7C 05 30 40 */	cmplw r5, r6
/* 8004482C 0004162C  4C 80 00 20 */	bgelr 
/* 80044830 00041630  38 05 00 01 */	addi r0, r5, 1
/* 80044834 00041634  7C E7 22 14 */	add r7, r7, r4
/* 80044838 00041638  90 03 00 0C */	stw r0, 0xc(r3)
/* 8004483C 0004163C  4B FF FF B4 */	b lbl_800447F0
/* 80044840 00041640  4E 80 00 20 */	blr 

.global eval_smooth__14xResponseCurveCFfPf
eval_smooth__14xResponseCurveCFfPf:
/* 80044844 00041644  94 21 FF D0 */	stwu r1, -0x30(r1)
/* 80044848 00041648  7C 08 02 A6 */	mflr r0
/* 8004484C 0004164C  90 01 00 34 */	stw r0, 0x34(r1)
/* 80044850 00041650  DB E1 00 20 */	stfd f31, 0x20(r1)
/* 80044854 00041654  F3 E1 00 28 */	psq_st f31, 40(r1), 0, qr0
/* 80044858 00041658  BF 81 00 10 */	stmw r28, 0x10(r1)
/* 8004485C 0004165C  7C 7C 1B 78 */	mr r28, r3
/* 80044860 00041660  FF E0 08 90 */	fmr f31, f1
/* 80044864 00041664  80 03 00 08 */	lwz r0, 8(r3)
/* 80044868 00041668  7C 9F 23 78 */	mr r31, r4
/* 8004486C 0004166C  28 00 00 02 */	cmplwi r0, 2
/* 80044870 00041670  40 82 00 0C */	bne lbl_8004487C
/* 80044874 00041674  4B FF FE 6D */	bl eval_linear__14xResponseCurveCFfPf
/* 80044878 00041678  48 00 02 10 */	b lbl_80044A88
lbl_8004487C:
/* 8004487C 0004167C  80 1C 00 00 */	lwz r0, 0(r28)
/* 80044880 00041680  54 05 10 3A */	slwi r5, r0, 2
/* 80044884 00041684  3B A5 00 04 */	addi r29, r5, 4
/* 80044888 00041688  7F A4 EB 78 */	mr r4, r29
/* 8004488C 0004168C  7F DF 2A 14 */	add r30, r31, r5
/* 80044890 00041690  4B FF FF 49 */	bl find_active_node__14xResponseCurveCFfUl
/* 80044894 00041694  80 9C 00 0C */	lwz r4, 0xc(r28)
/* 80044898 00041698  80 BC 00 04 */	lwz r5, 4(r28)
/* 8004489C 0004169C  7C 04 E9 D6 */	mullw r0, r4, r29
/* 800448A0 000416A0  C0 02 89 A8 */	lfs f0, _esc__2_1313@sda21(r2)
/* 800448A4 000416A4  7C C5 02 14 */	add r6, r5, r0
/* 800448A8 000416A8  7C E6 EA 14 */	add r7, r6, r29
/* 800448AC 000416AC  C0 46 00 00 */	lfs f2, 0(r6)
/* 800448B0 000416B0  C0 27 00 00 */	lfs f1, 0(r7)
/* 800448B4 000416B4  EC 81 10 28 */	fsubs f4, f1, f2
/* 800448B8 000416B8  FC 04 00 40 */	fcmpo cr0, f4, f0
/* 800448BC 000416BC  4C 41 13 82 */	cror 2, 1, 2
/* 800448C0 000416C0  40 82 00 38 */	bne lbl_800448F8
/* 800448C4 000416C4  C0 02 89 80 */	lfs f0, _esc__2_865@sda21(r2)
/* 800448C8 000416C8  FC 04 00 40 */	fcmpo cr0, f4, f0
/* 800448CC 000416CC  4C 40 13 82 */	cror 2, 0, 2
/* 800448D0 000416D0  40 82 00 28 */	bne lbl_800448F8
/* 800448D4 000416D4  38 66 00 04 */	addi r3, r6, 4
/* 800448D8 000416D8  48 00 00 14 */	b lbl_800448EC
lbl_800448DC:
/* 800448DC 000416DC  C0 03 00 00 */	lfs f0, 0(r3)
/* 800448E0 000416E0  38 63 00 04 */	addi r3, r3, 4
/* 800448E4 000416E4  D0 1F 00 00 */	stfs f0, 0(r31)
/* 800448E8 000416E8  3B FF 00 04 */	addi r31, r31, 4
lbl_800448EC:
/* 800448EC 000416EC  7C 1F F0 40 */	cmplw r31, r30
/* 800448F0 000416F0  40 82 FF EC */	bne lbl_800448DC
/* 800448F4 000416F4  48 00 01 94 */	b lbl_80044A88
lbl_800448F8:
/* 800448F8 000416F8  EC 3F 10 28 */	fsubs f1, f31, f2
/* 800448FC 000416FC  C0 62 89 B8 */	lfs f3, _esc__2_1516@sda21(r2)
/* 80044900 00041700  C0 02 89 74 */	lfs f0, _esc__2_857_0@sda21(r2)
/* 80044904 00041704  28 04 00 00 */	cmplwi r4, 0
/* 80044908 00041708  C0 E2 89 B0 */	lfs f7, _esc__2_1514@sda21(r2)
/* 8004490C 0004170C  ED 01 20 24 */	fdivs f8, f1, f4
/* 80044910 00041710  C0 82 89 B4 */	lfs f4, _esc__2_1515@sda21(r2)
/* 80044914 00041714  C0 22 89 BC */	lfs f1, _esc__2_1517@sda21(r2)
/* 80044918 00041718  C0 A2 89 70 */	lfs f5, _esc__2_856_0@sda21(r2)
/* 8004491C 0004171C  C0 42 89 6C */	lfs f2, _esc__2_855_2@sda21(r2)
/* 80044920 00041720  ED 28 02 32 */	fmuls f9, f8, f8
/* 80044924 00041724  ED 49 02 32 */	fmuls f10, f9, f8
/* 80044928 00041728  EC 63 02 72 */	fmuls f3, f3, f9
/* 8004492C 0004172C  EC 00 02 72 */	fmuls f0, f0, f9
/* 80044930 00041730  EC C7 4A BA */	fmadds f6, f7, f10, f9
/* 80044934 00041734  EC 64 1A BA */	fmadds f3, f4, f10, f3
/* 80044938 00041738  EC 21 02 BA */	fmadds f1, f1, f10, f0
/* 8004493C 0004173C  EC 07 02 72 */	fmuls f0, f7, f9
/* 80044940 00041740  EC 87 32 3A */	fmadds f4, f7, f8, f6
/* 80044944 00041744  EC A5 18 2A */	fadds f5, f5, f3
/* 80044948 00041748  EC C2 0A 3A */	fmadds f6, f2, f8, f1
/* 8004494C 0004174C  EC E2 02 BA */	fmadds f7, f2, f10, f0
/* 80044950 00041750  41 82 00 84 */	beq lbl_800449D4
/* 80044954 00041754  80 7C 00 08 */	lwz r3, 8(r28)
/* 80044958 00041758  38 03 FF FE */	addi r0, r3, -2
/* 8004495C 0004175C  7C 04 00 40 */	cmplw r4, r0
/* 80044960 00041760  40 80 00 74 */	bge lbl_800449D4
/* 80044964 00041764  38 64 FF FF */	addi r3, r4, -1
/* 80044968 00041768  38 04 00 02 */	addi r0, r4, 2
/* 8004496C 0004176C  54 64 18 38 */	slwi r4, r3, 3
/* 80044970 00041770  38 C6 00 04 */	addi r6, r6, 4
/* 80044974 00041774  54 03 18 38 */	slwi r3, r0, 3
/* 80044978 00041778  38 E7 00 04 */	addi r7, r7, 4
/* 8004497C 0004177C  38 84 00 04 */	addi r4, r4, 4
/* 80044980 00041780  38 63 00 04 */	addi r3, r3, 4
/* 80044984 00041784  7C 85 22 14 */	add r4, r5, r4
/* 80044988 00041788  7C 65 1A 14 */	add r3, r5, r3
/* 8004498C 0004178C  48 00 00 3C */	b lbl_800449C8
lbl_80044990:
/* 80044990 00041790  C0 06 00 00 */	lfs f0, 0(r6)
/* 80044994 00041794  38 C6 00 04 */	addi r6, r6, 4
/* 80044998 00041798  C0 24 00 00 */	lfs f1, 0(r4)
/* 8004499C 0004179C  38 84 00 04 */	addi r4, r4, 4
/* 800449A0 000417A0  EC 05 00 32 */	fmuls f0, f5, f0
/* 800449A4 000417A4  C0 47 00 00 */	lfs f2, 0(r7)
/* 800449A8 000417A8  C0 63 00 00 */	lfs f3, 0(r3)
/* 800449AC 000417AC  38 E7 00 04 */	addi r7, r7, 4
/* 800449B0 000417B0  38 63 00 04 */	addi r3, r3, 4
/* 800449B4 000417B4  EC 04 00 7A */	fmadds f0, f4, f1, f0
/* 800449B8 000417B8  EC 06 00 BA */	fmadds f0, f6, f2, f0
/* 800449BC 000417BC  EC 07 00 FA */	fmadds f0, f7, f3, f0
/* 800449C0 000417C0  D0 1F 00 00 */	stfs f0, 0(r31)
/* 800449C4 000417C4  3B FF 00 04 */	addi r31, r31, 4
lbl_800449C8:
/* 800449C8 000417C8  7C 1F F0 40 */	cmplw r31, r30
/* 800449CC 000417CC  40 82 FF C4 */	bne lbl_80044990
/* 800449D0 000417D0  48 00 00 B8 */	b lbl_80044A88
lbl_800449D4:
/* 800449D4 000417D4  28 04 00 00 */	cmplwi r4, 0
/* 800449D8 000417D8  41 82 00 5C */	beq lbl_80044A34
/* 800449DC 000417DC  38 04 FF FF */	addi r0, r4, -1
/* 800449E0 000417E0  EC 66 38 2A */	fadds f3, f6, f7
/* 800449E4 000417E4  54 03 18 38 */	slwi r3, r0, 3
/* 800449E8 000417E8  38 86 00 04 */	addi r4, r6, 4
/* 800449EC 000417EC  38 63 00 04 */	addi r3, r3, 4
/* 800449F0 000417F0  38 C7 00 04 */	addi r6, r7, 4
/* 800449F4 000417F4  7C 65 1A 14 */	add r3, r5, r3
/* 800449F8 000417F8  48 00 00 30 */	b lbl_80044A28
lbl_800449FC:
/* 800449FC 000417FC  C0 04 00 00 */	lfs f0, 0(r4)
/* 80044A00 00041800  38 84 00 04 */	addi r4, r4, 4
/* 80044A04 00041804  C0 23 00 00 */	lfs f1, 0(r3)
/* 80044A08 00041808  38 63 00 04 */	addi r3, r3, 4
/* 80044A0C 0004180C  EC 05 00 32 */	fmuls f0, f5, f0
/* 80044A10 00041810  C0 46 00 00 */	lfs f2, 0(r6)
/* 80044A14 00041814  38 C6 00 04 */	addi r6, r6, 4
/* 80044A18 00041818  EC 04 00 7A */	fmadds f0, f4, f1, f0
/* 80044A1C 0004181C  EC 03 00 BA */	fmadds f0, f3, f2, f0
/* 80044A20 00041820  D0 1F 00 00 */	stfs f0, 0(r31)
/* 80044A24 00041824  3B FF 00 04 */	addi r31, r31, 4
lbl_80044A28:
/* 80044A28 00041828  7C 1F F0 40 */	cmplw r31, r30
/* 80044A2C 0004182C  40 82 FF D0 */	bne lbl_800449FC
/* 80044A30 00041830  48 00 00 58 */	b lbl_80044A88
lbl_80044A34:
/* 80044A34 00041834  38 04 00 02 */	addi r0, r4, 2
/* 80044A38 00041838  EC 64 28 2A */	fadds f3, f4, f5
/* 80044A3C 0004183C  54 03 18 38 */	slwi r3, r0, 3
/* 80044A40 00041840  38 86 00 04 */	addi r4, r6, 4
/* 80044A44 00041844  38 C3 00 04 */	addi r6, r3, 4
/* 80044A48 00041848  38 67 00 04 */	addi r3, r7, 4
/* 80044A4C 0004184C  7C C5 32 14 */	add r6, r5, r6
/* 80044A50 00041850  48 00 00 30 */	b lbl_80044A80
lbl_80044A54:
/* 80044A54 00041854  C0 03 00 00 */	lfs f0, 0(r3)
/* 80044A58 00041858  38 63 00 04 */	addi r3, r3, 4
/* 80044A5C 0004185C  C0 24 00 00 */	lfs f1, 0(r4)
/* 80044A60 00041860  38 84 00 04 */	addi r4, r4, 4
/* 80044A64 00041864  EC 06 00 32 */	fmuls f0, f6, f0
/* 80044A68 00041868  C0 46 00 00 */	lfs f2, 0(r6)
/* 80044A6C 0004186C  38 C6 00 04 */	addi r6, r6, 4
/* 80044A70 00041870  EC 03 00 7A */	fmadds f0, f3, f1, f0
/* 80044A74 00041874  EC 07 00 BA */	fmadds f0, f7, f2, f0
/* 80044A78 00041878  D0 1F 00 00 */	stfs f0, 0(r31)
/* 80044A7C 0004187C  3B FF 00 04 */	addi r31, r31, 4
lbl_80044A80:
/* 80044A80 00041880  7C 1F F0 40 */	cmplw r31, r30
/* 80044A84 00041884  40 82 FF D0 */	bne lbl_80044A54
lbl_80044A88:
/* 80044A88 00041888  E3 E1 00 28 */	psq_l f31, 40(r1), 0, qr0
/* 80044A8C 0004188C  CB E1 00 20 */	lfd f31, 0x20(r1)
/* 80044A90 00041890  BB 81 00 10 */	lmw r28, 0x10(r1)
/* 80044A94 00041894  80 01 00 34 */	lwz r0, 0x34(r1)
/* 80044A98 00041898  7C 08 03 A6 */	mtlr r0
/* 80044A9C 0004189C  38 21 00 30 */	addi r1, r1, 0x30
/* 80044AA0 000418A0  4E 80 00 20 */	blr 

.endif

