
22_gatekeeper.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005e1c  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000011c  08005fbc  08005fbc  00015fbc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080060d8  080060d8  00020074  2**0
                  CONTENTS
  4 .ARM          00000008  080060d8  080060d8  000160d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080060e0  080060e0  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080060e0  080060e0  000160e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080060e4  080060e4  000160e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  080060e8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004a1c  20000074  0800615c  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20004a90  0800615c  00024a90  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001892e  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003638  00000000  00000000  000389d2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000014f8  00000000  00000000  0003c010  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000013a0  00000000  00000000  0003d508  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001906a  00000000  00000000  0003e8a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00018b67  00000000  00000000  00057912  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000999b4  00000000  00000000  00070479  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00109e2d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005f68  00000000  00000000  00109e80  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000074 	.word	0x20000074
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08005fa4 	.word	0x08005fa4

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000078 	.word	0x20000078
 80001dc:	08005fa4 	.word	0x08005fa4

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000290:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000294:	f000 b974 	b.w	8000580 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	4604      	mov	r4, r0
 80002b8:	468e      	mov	lr, r1
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	d14d      	bne.n	800035a <__udivmoddi4+0xaa>
 80002be:	428a      	cmp	r2, r1
 80002c0:	4694      	mov	ip, r2
 80002c2:	d969      	bls.n	8000398 <__udivmoddi4+0xe8>
 80002c4:	fab2 f282 	clz	r2, r2
 80002c8:	b152      	cbz	r2, 80002e0 <__udivmoddi4+0x30>
 80002ca:	fa01 f302 	lsl.w	r3, r1, r2
 80002ce:	f1c2 0120 	rsb	r1, r2, #32
 80002d2:	fa20 f101 	lsr.w	r1, r0, r1
 80002d6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002da:	ea41 0e03 	orr.w	lr, r1, r3
 80002de:	4094      	lsls	r4, r2
 80002e0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002e4:	0c21      	lsrs	r1, r4, #16
 80002e6:	fbbe f6f8 	udiv	r6, lr, r8
 80002ea:	fa1f f78c 	uxth.w	r7, ip
 80002ee:	fb08 e316 	mls	r3, r8, r6, lr
 80002f2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80002f6:	fb06 f107 	mul.w	r1, r6, r7
 80002fa:	4299      	cmp	r1, r3
 80002fc:	d90a      	bls.n	8000314 <__udivmoddi4+0x64>
 80002fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000302:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000306:	f080 811f 	bcs.w	8000548 <__udivmoddi4+0x298>
 800030a:	4299      	cmp	r1, r3
 800030c:	f240 811c 	bls.w	8000548 <__udivmoddi4+0x298>
 8000310:	3e02      	subs	r6, #2
 8000312:	4463      	add	r3, ip
 8000314:	1a5b      	subs	r3, r3, r1
 8000316:	b2a4      	uxth	r4, r4
 8000318:	fbb3 f0f8 	udiv	r0, r3, r8
 800031c:	fb08 3310 	mls	r3, r8, r0, r3
 8000320:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000324:	fb00 f707 	mul.w	r7, r0, r7
 8000328:	42a7      	cmp	r7, r4
 800032a:	d90a      	bls.n	8000342 <__udivmoddi4+0x92>
 800032c:	eb1c 0404 	adds.w	r4, ip, r4
 8000330:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000334:	f080 810a 	bcs.w	800054c <__udivmoddi4+0x29c>
 8000338:	42a7      	cmp	r7, r4
 800033a:	f240 8107 	bls.w	800054c <__udivmoddi4+0x29c>
 800033e:	4464      	add	r4, ip
 8000340:	3802      	subs	r0, #2
 8000342:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000346:	1be4      	subs	r4, r4, r7
 8000348:	2600      	movs	r6, #0
 800034a:	b11d      	cbz	r5, 8000354 <__udivmoddi4+0xa4>
 800034c:	40d4      	lsrs	r4, r2
 800034e:	2300      	movs	r3, #0
 8000350:	e9c5 4300 	strd	r4, r3, [r5]
 8000354:	4631      	mov	r1, r6
 8000356:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035a:	428b      	cmp	r3, r1
 800035c:	d909      	bls.n	8000372 <__udivmoddi4+0xc2>
 800035e:	2d00      	cmp	r5, #0
 8000360:	f000 80ef 	beq.w	8000542 <__udivmoddi4+0x292>
 8000364:	2600      	movs	r6, #0
 8000366:	e9c5 0100 	strd	r0, r1, [r5]
 800036a:	4630      	mov	r0, r6
 800036c:	4631      	mov	r1, r6
 800036e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000372:	fab3 f683 	clz	r6, r3
 8000376:	2e00      	cmp	r6, #0
 8000378:	d14a      	bne.n	8000410 <__udivmoddi4+0x160>
 800037a:	428b      	cmp	r3, r1
 800037c:	d302      	bcc.n	8000384 <__udivmoddi4+0xd4>
 800037e:	4282      	cmp	r2, r0
 8000380:	f200 80f9 	bhi.w	8000576 <__udivmoddi4+0x2c6>
 8000384:	1a84      	subs	r4, r0, r2
 8000386:	eb61 0303 	sbc.w	r3, r1, r3
 800038a:	2001      	movs	r0, #1
 800038c:	469e      	mov	lr, r3
 800038e:	2d00      	cmp	r5, #0
 8000390:	d0e0      	beq.n	8000354 <__udivmoddi4+0xa4>
 8000392:	e9c5 4e00 	strd	r4, lr, [r5]
 8000396:	e7dd      	b.n	8000354 <__udivmoddi4+0xa4>
 8000398:	b902      	cbnz	r2, 800039c <__udivmoddi4+0xec>
 800039a:	deff      	udf	#255	; 0xff
 800039c:	fab2 f282 	clz	r2, r2
 80003a0:	2a00      	cmp	r2, #0
 80003a2:	f040 8092 	bne.w	80004ca <__udivmoddi4+0x21a>
 80003a6:	eba1 010c 	sub.w	r1, r1, ip
 80003aa:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003ae:	fa1f fe8c 	uxth.w	lr, ip
 80003b2:	2601      	movs	r6, #1
 80003b4:	0c20      	lsrs	r0, r4, #16
 80003b6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003ba:	fb07 1113 	mls	r1, r7, r3, r1
 80003be:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003c2:	fb0e f003 	mul.w	r0, lr, r3
 80003c6:	4288      	cmp	r0, r1
 80003c8:	d908      	bls.n	80003dc <__udivmoddi4+0x12c>
 80003ca:	eb1c 0101 	adds.w	r1, ip, r1
 80003ce:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 80003d2:	d202      	bcs.n	80003da <__udivmoddi4+0x12a>
 80003d4:	4288      	cmp	r0, r1
 80003d6:	f200 80cb 	bhi.w	8000570 <__udivmoddi4+0x2c0>
 80003da:	4643      	mov	r3, r8
 80003dc:	1a09      	subs	r1, r1, r0
 80003de:	b2a4      	uxth	r4, r4
 80003e0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003e4:	fb07 1110 	mls	r1, r7, r0, r1
 80003e8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003ec:	fb0e fe00 	mul.w	lr, lr, r0
 80003f0:	45a6      	cmp	lr, r4
 80003f2:	d908      	bls.n	8000406 <__udivmoddi4+0x156>
 80003f4:	eb1c 0404 	adds.w	r4, ip, r4
 80003f8:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 80003fc:	d202      	bcs.n	8000404 <__udivmoddi4+0x154>
 80003fe:	45a6      	cmp	lr, r4
 8000400:	f200 80bb 	bhi.w	800057a <__udivmoddi4+0x2ca>
 8000404:	4608      	mov	r0, r1
 8000406:	eba4 040e 	sub.w	r4, r4, lr
 800040a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800040e:	e79c      	b.n	800034a <__udivmoddi4+0x9a>
 8000410:	f1c6 0720 	rsb	r7, r6, #32
 8000414:	40b3      	lsls	r3, r6
 8000416:	fa22 fc07 	lsr.w	ip, r2, r7
 800041a:	ea4c 0c03 	orr.w	ip, ip, r3
 800041e:	fa20 f407 	lsr.w	r4, r0, r7
 8000422:	fa01 f306 	lsl.w	r3, r1, r6
 8000426:	431c      	orrs	r4, r3
 8000428:	40f9      	lsrs	r1, r7
 800042a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800042e:	fa00 f306 	lsl.w	r3, r0, r6
 8000432:	fbb1 f8f9 	udiv	r8, r1, r9
 8000436:	0c20      	lsrs	r0, r4, #16
 8000438:	fa1f fe8c 	uxth.w	lr, ip
 800043c:	fb09 1118 	mls	r1, r9, r8, r1
 8000440:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000444:	fb08 f00e 	mul.w	r0, r8, lr
 8000448:	4288      	cmp	r0, r1
 800044a:	fa02 f206 	lsl.w	r2, r2, r6
 800044e:	d90b      	bls.n	8000468 <__udivmoddi4+0x1b8>
 8000450:	eb1c 0101 	adds.w	r1, ip, r1
 8000454:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000458:	f080 8088 	bcs.w	800056c <__udivmoddi4+0x2bc>
 800045c:	4288      	cmp	r0, r1
 800045e:	f240 8085 	bls.w	800056c <__udivmoddi4+0x2bc>
 8000462:	f1a8 0802 	sub.w	r8, r8, #2
 8000466:	4461      	add	r1, ip
 8000468:	1a09      	subs	r1, r1, r0
 800046a:	b2a4      	uxth	r4, r4
 800046c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000470:	fb09 1110 	mls	r1, r9, r0, r1
 8000474:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000478:	fb00 fe0e 	mul.w	lr, r0, lr
 800047c:	458e      	cmp	lr, r1
 800047e:	d908      	bls.n	8000492 <__udivmoddi4+0x1e2>
 8000480:	eb1c 0101 	adds.w	r1, ip, r1
 8000484:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 8000488:	d26c      	bcs.n	8000564 <__udivmoddi4+0x2b4>
 800048a:	458e      	cmp	lr, r1
 800048c:	d96a      	bls.n	8000564 <__udivmoddi4+0x2b4>
 800048e:	3802      	subs	r0, #2
 8000490:	4461      	add	r1, ip
 8000492:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000496:	fba0 9402 	umull	r9, r4, r0, r2
 800049a:	eba1 010e 	sub.w	r1, r1, lr
 800049e:	42a1      	cmp	r1, r4
 80004a0:	46c8      	mov	r8, r9
 80004a2:	46a6      	mov	lr, r4
 80004a4:	d356      	bcc.n	8000554 <__udivmoddi4+0x2a4>
 80004a6:	d053      	beq.n	8000550 <__udivmoddi4+0x2a0>
 80004a8:	b15d      	cbz	r5, 80004c2 <__udivmoddi4+0x212>
 80004aa:	ebb3 0208 	subs.w	r2, r3, r8
 80004ae:	eb61 010e 	sbc.w	r1, r1, lr
 80004b2:	fa01 f707 	lsl.w	r7, r1, r7
 80004b6:	fa22 f306 	lsr.w	r3, r2, r6
 80004ba:	40f1      	lsrs	r1, r6
 80004bc:	431f      	orrs	r7, r3
 80004be:	e9c5 7100 	strd	r7, r1, [r5]
 80004c2:	2600      	movs	r6, #0
 80004c4:	4631      	mov	r1, r6
 80004c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ca:	f1c2 0320 	rsb	r3, r2, #32
 80004ce:	40d8      	lsrs	r0, r3
 80004d0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004d4:	fa21 f303 	lsr.w	r3, r1, r3
 80004d8:	4091      	lsls	r1, r2
 80004da:	4301      	orrs	r1, r0
 80004dc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004e0:	fa1f fe8c 	uxth.w	lr, ip
 80004e4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004e8:	fb07 3610 	mls	r6, r7, r0, r3
 80004ec:	0c0b      	lsrs	r3, r1, #16
 80004ee:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80004f2:	fb00 f60e 	mul.w	r6, r0, lr
 80004f6:	429e      	cmp	r6, r3
 80004f8:	fa04 f402 	lsl.w	r4, r4, r2
 80004fc:	d908      	bls.n	8000510 <__udivmoddi4+0x260>
 80004fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000502:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000506:	d22f      	bcs.n	8000568 <__udivmoddi4+0x2b8>
 8000508:	429e      	cmp	r6, r3
 800050a:	d92d      	bls.n	8000568 <__udivmoddi4+0x2b8>
 800050c:	3802      	subs	r0, #2
 800050e:	4463      	add	r3, ip
 8000510:	1b9b      	subs	r3, r3, r6
 8000512:	b289      	uxth	r1, r1
 8000514:	fbb3 f6f7 	udiv	r6, r3, r7
 8000518:	fb07 3316 	mls	r3, r7, r6, r3
 800051c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000520:	fb06 f30e 	mul.w	r3, r6, lr
 8000524:	428b      	cmp	r3, r1
 8000526:	d908      	bls.n	800053a <__udivmoddi4+0x28a>
 8000528:	eb1c 0101 	adds.w	r1, ip, r1
 800052c:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000530:	d216      	bcs.n	8000560 <__udivmoddi4+0x2b0>
 8000532:	428b      	cmp	r3, r1
 8000534:	d914      	bls.n	8000560 <__udivmoddi4+0x2b0>
 8000536:	3e02      	subs	r6, #2
 8000538:	4461      	add	r1, ip
 800053a:	1ac9      	subs	r1, r1, r3
 800053c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000540:	e738      	b.n	80003b4 <__udivmoddi4+0x104>
 8000542:	462e      	mov	r6, r5
 8000544:	4628      	mov	r0, r5
 8000546:	e705      	b.n	8000354 <__udivmoddi4+0xa4>
 8000548:	4606      	mov	r6, r0
 800054a:	e6e3      	b.n	8000314 <__udivmoddi4+0x64>
 800054c:	4618      	mov	r0, r3
 800054e:	e6f8      	b.n	8000342 <__udivmoddi4+0x92>
 8000550:	454b      	cmp	r3, r9
 8000552:	d2a9      	bcs.n	80004a8 <__udivmoddi4+0x1f8>
 8000554:	ebb9 0802 	subs.w	r8, r9, r2
 8000558:	eb64 0e0c 	sbc.w	lr, r4, ip
 800055c:	3801      	subs	r0, #1
 800055e:	e7a3      	b.n	80004a8 <__udivmoddi4+0x1f8>
 8000560:	4646      	mov	r6, r8
 8000562:	e7ea      	b.n	800053a <__udivmoddi4+0x28a>
 8000564:	4620      	mov	r0, r4
 8000566:	e794      	b.n	8000492 <__udivmoddi4+0x1e2>
 8000568:	4640      	mov	r0, r8
 800056a:	e7d1      	b.n	8000510 <__udivmoddi4+0x260>
 800056c:	46d0      	mov	r8, sl
 800056e:	e77b      	b.n	8000468 <__udivmoddi4+0x1b8>
 8000570:	3b02      	subs	r3, #2
 8000572:	4461      	add	r1, ip
 8000574:	e732      	b.n	80003dc <__udivmoddi4+0x12c>
 8000576:	4630      	mov	r0, r6
 8000578:	e709      	b.n	800038e <__udivmoddi4+0xde>
 800057a:	4464      	add	r4, ip
 800057c:	3802      	subs	r0, #2
 800057e:	e742      	b.n	8000406 <__udivmoddi4+0x156>

08000580 <__aeabi_idiv0>:
 8000580:	4770      	bx	lr
 8000582:	bf00      	nop

08000584 <adc_init>:

#define ADC_CH1			(1U<<0)
#define ADC_SEQ_LEN_1	 0x00

void adc_init()
	{
 8000584:	b480      	push	{r7}
 8000586:	af00      	add	r7, sp, #0
	RCC->AHB1ENR|=RCC_AHB1ENR_GPIOAEN;
 8000588:	4b12      	ldr	r3, [pc, #72]	; (80005d4 <adc_init+0x50>)
 800058a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800058c:	4a11      	ldr	r2, [pc, #68]	; (80005d4 <adc_init+0x50>)
 800058e:	f043 0301 	orr.w	r3, r3, #1
 8000592:	6313      	str	r3, [r2, #48]	; 0x30
	RCC->APB2ENR|=RCC_APB2ENR_ADC1EN;
 8000594:	4b0f      	ldr	r3, [pc, #60]	; (80005d4 <adc_init+0x50>)
 8000596:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000598:	4a0e      	ldr	r2, [pc, #56]	; (80005d4 <adc_init+0x50>)
 800059a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800059e:	6453      	str	r3, [r2, #68]	; 0x44
	GPIOA->MODER|=GPIO_MODER_MODE1;
 80005a0:	4b0d      	ldr	r3, [pc, #52]	; (80005d8 <adc_init+0x54>)
 80005a2:	681b      	ldr	r3, [r3, #0]
 80005a4:	4a0c      	ldr	r2, [pc, #48]	; (80005d8 <adc_init+0x54>)
 80005a6:	f043 030c 	orr.w	r3, r3, #12
 80005aa:	6013      	str	r3, [r2, #0]

	ADC1->CR2=0;
 80005ac:	4b0b      	ldr	r3, [pc, #44]	; (80005dc <adc_init+0x58>)
 80005ae:	2200      	movs	r2, #0
 80005b0:	609a      	str	r2, [r3, #8]

	/*Conversion sequence start*/
	ADC1->SQR3 = ADC_CH1;
 80005b2:	4b0a      	ldr	r3, [pc, #40]	; (80005dc <adc_init+0x58>)
 80005b4:	2201      	movs	r2, #1
 80005b6:	635a      	str	r2, [r3, #52]	; 0x34

	/*Conversion sequence length*/
	ADC1->SQR1 = ADC_SEQ_LEN_1;
 80005b8:	4b08      	ldr	r3, [pc, #32]	; (80005dc <adc_init+0x58>)
 80005ba:	2200      	movs	r2, #0
 80005bc:	62da      	str	r2, [r3, #44]	; 0x2c

	/*Enable ADC module*/
	ADC1->CR2 |= ADC_CR2_ADON;
 80005be:	4b07      	ldr	r3, [pc, #28]	; (80005dc <adc_init+0x58>)
 80005c0:	689b      	ldr	r3, [r3, #8]
 80005c2:	4a06      	ldr	r2, [pc, #24]	; (80005dc <adc_init+0x58>)
 80005c4:	f043 0301 	orr.w	r3, r3, #1
 80005c8:	6093      	str	r3, [r2, #8]

	}
 80005ca:	bf00      	nop
 80005cc:	46bd      	mov	sp, r7
 80005ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005d2:	4770      	bx	lr
 80005d4:	40023800 	.word	0x40023800
 80005d8:	40020000 	.word	0x40020000
 80005dc:	40012000 	.word	0x40012000

080005e0 <read_analog_sensor>:

uint32_t read_analog_sensor(void)
	{
 80005e0:	b480      	push	{r7}
 80005e2:	af00      	add	r7, sp, #0
	ADC1->CR2|=ADC_CR2_SWSTART;
 80005e4:	4b09      	ldr	r3, [pc, #36]	; (800060c <read_analog_sensor+0x2c>)
 80005e6:	689b      	ldr	r3, [r3, #8]
 80005e8:	4a08      	ldr	r2, [pc, #32]	; (800060c <read_analog_sensor+0x2c>)
 80005ea:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80005ee:	6093      	str	r3, [r2, #8]
	/*Wait for conversion to be complete*/
	while(!(ADC1->SR & ADC_SR_EOC)){}
 80005f0:	bf00      	nop
 80005f2:	4b06      	ldr	r3, [pc, #24]	; (800060c <read_analog_sensor+0x2c>)
 80005f4:	681b      	ldr	r3, [r3, #0]
 80005f6:	f003 0302 	and.w	r3, r3, #2
 80005fa:	2b00      	cmp	r3, #0
 80005fc:	d0f9      	beq.n	80005f2 <read_analog_sensor+0x12>

	/*Read converted result*/
	return (ADC1->DR);
 80005fe:	4b03      	ldr	r3, [pc, #12]	; (800060c <read_analog_sensor+0x2c>)
 8000600:	6cdb      	ldr	r3, [r3, #76]	; 0x4c

	}
 8000602:	4618      	mov	r0, r3
 8000604:	46bd      	mov	sp, r7
 8000606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800060a:	4770      	bx	lr
 800060c:	40012000 	.word	0x40012000

08000610 <gpio_init>:
	__enable_irq();

}

void gpio_init()
	{
 8000610:	b480      	push	{r7}
 8000612:	af00      	add	r7, sp, #0
	/*Enable clock access for GPIOC*/
	RCC->AHB1ENR |=GPIOCEN;
 8000614:	4b0b      	ldr	r3, [pc, #44]	; (8000644 <gpio_init+0x34>)
 8000616:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000618:	4a0a      	ldr	r2, [pc, #40]	; (8000644 <gpio_init+0x34>)
 800061a:	f043 0304 	orr.w	r3, r3, #4
 800061e:	6313      	str	r3, [r2, #48]	; 0x30
	/*Set PC13 as input*/
	GPIOC->MODER &=~(1U<<26);
 8000620:	4b09      	ldr	r3, [pc, #36]	; (8000648 <gpio_init+0x38>)
 8000622:	681b      	ldr	r3, [r3, #0]
 8000624:	4a08      	ldr	r2, [pc, #32]	; (8000648 <gpio_init+0x38>)
 8000626:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800062a:	6013      	str	r3, [r2, #0]
	GPIOC->MODER &=~(1U<<27);
 800062c:	4b06      	ldr	r3, [pc, #24]	; (8000648 <gpio_init+0x38>)
 800062e:	681b      	ldr	r3, [r3, #0]
 8000630:	4a05      	ldr	r2, [pc, #20]	; (8000648 <gpio_init+0x38>)
 8000632:	f023 6300 	bic.w	r3, r3, #134217728	; 0x8000000
 8000636:	6013      	str	r3, [r2, #0]


	}
 8000638:	bf00      	nop
 800063a:	46bd      	mov	sp, r7
 800063c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000640:	4770      	bx	lr
 8000642:	bf00      	nop
 8000644:	40023800 	.word	0x40023800
 8000648:	40020800 	.word	0x40020800

0800064c <read_digital_sensor>:

uint8_t read_digital_sensor()
	{
 800064c:	b480      	push	{r7}
 800064e:	af00      	add	r7, sp, #0

	if (GPIOC->IDR & GPIO_IDR_ID13)
 8000650:	4b06      	ldr	r3, [pc, #24]	; (800066c <read_digital_sensor+0x20>)
 8000652:	691b      	ldr	r3, [r3, #16]
 8000654:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000658:	2b00      	cmp	r3, #0
 800065a:	d001      	beq.n	8000660 <read_digital_sensor+0x14>
		{
		return 1;
 800065c:	2301      	movs	r3, #1
 800065e:	e000      	b.n	8000662 <read_digital_sensor+0x16>
		}
	else return 0;
 8000660:	2300      	movs	r3, #0
	}
 8000662:	4618      	mov	r0, r3
 8000664:	46bd      	mov	sp, r7
 8000666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800066a:	4770      	bx	lr
 800066c:	40020800 	.word	0x40020800

08000670 <main>:
void analog_sensor_task(void *pvParameters);
void lcd_task(void *pvParameters);


int main(void)
{
 8000670:	b580      	push	{r7, lr}
 8000672:	b082      	sub	sp, #8
 8000674:	af02      	add	r7, sp, #8

  HAL_Init();
 8000676:	f000 fb3d 	bl	8000cf4 <HAL_Init>
  SystemClock_Config();
 800067a:	f000 f891 	bl	80007a0 <SystemClock_Config>
  MX_GPIO_Init();
 800067e:	f000 f8ed 	bl	800085c <MX_GPIO_Init>
  USART2_UART_TX_Init();
 8000682:	f000 fabf 	bl	8000c04 <USART2_UART_TX_Init>
  printf("system initializing........\r\n");
 8000686:	4816      	ldr	r0, [pc, #88]	; (80006e0 <main+0x70>)
 8000688:	f004 fd0e 	bl	80050a8 <puts>
  xprintQueue=xQueueCreate(2, sizeof(int32_t));
 800068c:	2200      	movs	r2, #0
 800068e:	2104      	movs	r1, #4
 8000690:	2002      	movs	r0, #2
 8000692:	f002 f97b 	bl	800298c <xQueueGenericCreate>
 8000696:	4603      	mov	r3, r0
 8000698:	4a12      	ldr	r2, [pc, #72]	; (80006e4 <main+0x74>)
 800069a:	6013      	str	r3, [r2, #0]
  xTaskCreate(digital_sensor_task,"buttonRead",128,NULL,1,NULL);
 800069c:	2300      	movs	r3, #0
 800069e:	9301      	str	r3, [sp, #4]
 80006a0:	2301      	movs	r3, #1
 80006a2:	9300      	str	r3, [sp, #0]
 80006a4:	2300      	movs	r3, #0
 80006a6:	2280      	movs	r2, #128	; 0x80
 80006a8:	490f      	ldr	r1, [pc, #60]	; (80006e8 <main+0x78>)
 80006aa:	4810      	ldr	r0, [pc, #64]	; (80006ec <main+0x7c>)
 80006ac:	f002 fe11 	bl	80032d2 <xTaskCreate>
  xTaskCreate(analog_sensor_task,"SensorRead",128,NULL,2,NULL);
 80006b0:	2300      	movs	r3, #0
 80006b2:	9301      	str	r3, [sp, #4]
 80006b4:	2302      	movs	r3, #2
 80006b6:	9300      	str	r3, [sp, #0]
 80006b8:	2300      	movs	r3, #0
 80006ba:	2280      	movs	r2, #128	; 0x80
 80006bc:	490c      	ldr	r1, [pc, #48]	; (80006f0 <main+0x80>)
 80006be:	480d      	ldr	r0, [pc, #52]	; (80006f4 <main+0x84>)
 80006c0:	f002 fe07 	bl	80032d2 <xTaskCreate>
  xTaskCreate(lcd_task,"GateKeeper",128,NULL,0,NULL);
 80006c4:	2300      	movs	r3, #0
 80006c6:	9301      	str	r3, [sp, #4]
 80006c8:	2300      	movs	r3, #0
 80006ca:	9300      	str	r3, [sp, #0]
 80006cc:	2300      	movs	r3, #0
 80006ce:	2280      	movs	r2, #128	; 0x80
 80006d0:	4909      	ldr	r1, [pc, #36]	; (80006f8 <main+0x88>)
 80006d2:	480a      	ldr	r0, [pc, #40]	; (80006fc <main+0x8c>)
 80006d4:	f002 fdfd 	bl	80032d2 <xTaskCreate>
  vTaskStartScheduler();
 80006d8:	f002 ff74 	bl	80035c4 <vTaskStartScheduler>

  while (1)
 80006dc:	e7fe      	b.n	80006dc <main+0x6c>
 80006de:	bf00      	nop
 80006e0:	08005fbc 	.word	0x08005fbc
 80006e4:	200000dc 	.word	0x200000dc
 80006e8:	08005fdc 	.word	0x08005fdc
 80006ec:	08000701 	.word	0x08000701
 80006f0:	08005fe8 	.word	0x08005fe8
 80006f4:	08000739 	.word	0x08000739
 80006f8:	08005ff4 	.word	0x08005ff4
 80006fc:	0800076d 	.word	0x0800076d

08000700 <digital_sensor_task>:




void digital_sensor_task(void *pvParameters)
	{
 8000700:	b580      	push	{r7, lr}
 8000702:	b082      	sub	sp, #8
 8000704:	af00      	add	r7, sp, #0
 8000706:	6078      	str	r0, [r7, #4]

	  gpio_init();
 8000708:	f7ff ff82 	bl	8000610 <gpio_init>
	while(1)
		{
		btn_state=read_digital_sensor();
 800070c:	f7ff ff9e 	bl	800064c <read_digital_sensor>
 8000710:	4603      	mov	r3, r0
 8000712:	461a      	mov	r2, r3
 8000714:	4b06      	ldr	r3, [pc, #24]	; (8000730 <digital_sensor_task+0x30>)
 8000716:	701a      	strb	r2, [r3, #0]
		xQueueSendToBack(xprintQueue,&btn_state,0);
 8000718:	4b06      	ldr	r3, [pc, #24]	; (8000734 <digital_sensor_task+0x34>)
 800071a:	6818      	ldr	r0, [r3, #0]
 800071c:	2300      	movs	r3, #0
 800071e:	2200      	movs	r2, #0
 8000720:	4903      	ldr	r1, [pc, #12]	; (8000730 <digital_sensor_task+0x30>)
 8000722:	f002 f991 	bl	8002a48 <xQueueGenericSend>
		vTaskDelay(100);
 8000726:	2064      	movs	r0, #100	; 0x64
 8000728:	f002 ff18 	bl	800355c <vTaskDelay>
		btn_state=read_digital_sensor();
 800072c:	e7ee      	b.n	800070c <digital_sensor_task+0xc>
 800072e:	bf00      	nop
 8000730:	200000d4 	.word	0x200000d4
 8000734:	200000dc 	.word	0x200000dc

08000738 <analog_sensor_task>:
		}

	}

void analog_sensor_task(void *pvParameters)
	{
 8000738:	b580      	push	{r7, lr}
 800073a:	b082      	sub	sp, #8
 800073c:	af00      	add	r7, sp, #0
 800073e:	6078      	str	r0, [r7, #4]
	adc_init();
 8000740:	f7ff ff20 	bl	8000584 <adc_init>
	while(1)
		{
		sensor_value=read_analog_sensor();
 8000744:	f7ff ff4c 	bl	80005e0 <read_analog_sensor>
 8000748:	4603      	mov	r3, r0
 800074a:	4a06      	ldr	r2, [pc, #24]	; (8000764 <analog_sensor_task+0x2c>)
 800074c:	6013      	str	r3, [r2, #0]
		xQueueSendToBack(xprintQueue,&sensor_value,0);
 800074e:	4b06      	ldr	r3, [pc, #24]	; (8000768 <analog_sensor_task+0x30>)
 8000750:	6818      	ldr	r0, [r3, #0]
 8000752:	2300      	movs	r3, #0
 8000754:	2200      	movs	r2, #0
 8000756:	4903      	ldr	r1, [pc, #12]	; (8000764 <analog_sensor_task+0x2c>)
 8000758:	f002 f976 	bl	8002a48 <xQueueGenericSend>
		vTaskDelay(100);
 800075c:	2064      	movs	r0, #100	; 0x64
 800075e:	f002 fefd 	bl	800355c <vTaskDelay>
		sensor_value=read_analog_sensor();
 8000762:	e7ef      	b.n	8000744 <analog_sensor_task+0xc>
 8000764:	200000d8 	.word	0x200000d8
 8000768:	200000dc 	.word	0x200000dc

0800076c <lcd_task>:
	}


int value_to_print;
void lcd_task(void *pvParameters)
	{
 800076c:	b580      	push	{r7, lr}
 800076e:	b082      	sub	sp, #8
 8000770:	af00      	add	r7, sp, #0
 8000772:	6078      	str	r0, [r7, #4]


	while(1)
		{
		xQueueReceive(xprintQueue, &value_to_print, portMAX_DELAY);
 8000774:	4b07      	ldr	r3, [pc, #28]	; (8000794 <lcd_task+0x28>)
 8000776:	681b      	ldr	r3, [r3, #0]
 8000778:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800077c:	4906      	ldr	r1, [pc, #24]	; (8000798 <lcd_task+0x2c>)
 800077e:	4618      	mov	r0, r3
 8000780:	f002 fafc 	bl	8002d7c <xQueueReceive>
		printf("New Value %d\r\n",value_to_print);
 8000784:	4b04      	ldr	r3, [pc, #16]	; (8000798 <lcd_task+0x2c>)
 8000786:	681b      	ldr	r3, [r3, #0]
 8000788:	4619      	mov	r1, r3
 800078a:	4804      	ldr	r0, [pc, #16]	; (800079c <lcd_task+0x30>)
 800078c:	f004 fc06 	bl	8004f9c <iprintf>
		xQueueReceive(xprintQueue, &value_to_print, portMAX_DELAY);
 8000790:	e7f0      	b.n	8000774 <lcd_task+0x8>
 8000792:	bf00      	nop
 8000794:	200000dc 	.word	0x200000dc
 8000798:	200000e0 	.word	0x200000e0
 800079c:	08006000 	.word	0x08006000

080007a0 <SystemClock_Config>:
	}



void SystemClock_Config(void)
{
 80007a0:	b580      	push	{r7, lr}
 80007a2:	b094      	sub	sp, #80	; 0x50
 80007a4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80007a6:	f107 0320 	add.w	r3, r7, #32
 80007aa:	2230      	movs	r2, #48	; 0x30
 80007ac:	2100      	movs	r1, #0
 80007ae:	4618      	mov	r0, r3
 80007b0:	f004 fbec 	bl	8004f8c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80007b4:	f107 030c 	add.w	r3, r7, #12
 80007b8:	2200      	movs	r2, #0
 80007ba:	601a      	str	r2, [r3, #0]
 80007bc:	605a      	str	r2, [r3, #4]
 80007be:	609a      	str	r2, [r3, #8]
 80007c0:	60da      	str	r2, [r3, #12]
 80007c2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80007c4:	2300      	movs	r3, #0
 80007c6:	60bb      	str	r3, [r7, #8]
 80007c8:	4b22      	ldr	r3, [pc, #136]	; (8000854 <SystemClock_Config+0xb4>)
 80007ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007cc:	4a21      	ldr	r2, [pc, #132]	; (8000854 <SystemClock_Config+0xb4>)
 80007ce:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80007d2:	6413      	str	r3, [r2, #64]	; 0x40
 80007d4:	4b1f      	ldr	r3, [pc, #124]	; (8000854 <SystemClock_Config+0xb4>)
 80007d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007d8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80007dc:	60bb      	str	r3, [r7, #8]
 80007de:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80007e0:	2300      	movs	r3, #0
 80007e2:	607b      	str	r3, [r7, #4]
 80007e4:	4b1c      	ldr	r3, [pc, #112]	; (8000858 <SystemClock_Config+0xb8>)
 80007e6:	681b      	ldr	r3, [r3, #0]
 80007e8:	4a1b      	ldr	r2, [pc, #108]	; (8000858 <SystemClock_Config+0xb8>)
 80007ea:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80007ee:	6013      	str	r3, [r2, #0]
 80007f0:	4b19      	ldr	r3, [pc, #100]	; (8000858 <SystemClock_Config+0xb8>)
 80007f2:	681b      	ldr	r3, [r3, #0]
 80007f4:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80007f8:	607b      	str	r3, [r7, #4]
 80007fa:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80007fc:	2302      	movs	r3, #2
 80007fe:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000800:	2301      	movs	r3, #1
 8000802:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000804:	2310      	movs	r3, #16
 8000806:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000808:	2300      	movs	r3, #0
 800080a:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800080c:	f107 0320 	add.w	r3, r7, #32
 8000810:	4618      	mov	r0, r3
 8000812:	f000 fd17 	bl	8001244 <HAL_RCC_OscConfig>
 8000816:	4603      	mov	r3, r0
 8000818:	2b00      	cmp	r3, #0
 800081a:	d001      	beq.n	8000820 <SystemClock_Config+0x80>
  {
    Error_Handler();
 800081c:	f000 f84a 	bl	80008b4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000820:	230f      	movs	r3, #15
 8000822:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000824:	2300      	movs	r3, #0
 8000826:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000828:	2300      	movs	r3, #0
 800082a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800082c:	2300      	movs	r3, #0
 800082e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000830:	2300      	movs	r3, #0
 8000832:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000834:	f107 030c 	add.w	r3, r7, #12
 8000838:	2100      	movs	r1, #0
 800083a:	4618      	mov	r0, r3
 800083c:	f000 ff7a 	bl	8001734 <HAL_RCC_ClockConfig>
 8000840:	4603      	mov	r3, r0
 8000842:	2b00      	cmp	r3, #0
 8000844:	d001      	beq.n	800084a <SystemClock_Config+0xaa>
  {
    Error_Handler();
 8000846:	f000 f835 	bl	80008b4 <Error_Handler>
  }
}
 800084a:	bf00      	nop
 800084c:	3750      	adds	r7, #80	; 0x50
 800084e:	46bd      	mov	sp, r7
 8000850:	bd80      	pop	{r7, pc}
 8000852:	bf00      	nop
 8000854:	40023800 	.word	0x40023800
 8000858:	40007000 	.word	0x40007000

0800085c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800085c:	b480      	push	{r7}
 800085e:	b083      	sub	sp, #12
 8000860:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000862:	2300      	movs	r3, #0
 8000864:	607b      	str	r3, [r7, #4]
 8000866:	4b09      	ldr	r3, [pc, #36]	; (800088c <MX_GPIO_Init+0x30>)
 8000868:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800086a:	4a08      	ldr	r2, [pc, #32]	; (800088c <MX_GPIO_Init+0x30>)
 800086c:	f043 0301 	orr.w	r3, r3, #1
 8000870:	6313      	str	r3, [r2, #48]	; 0x30
 8000872:	4b06      	ldr	r3, [pc, #24]	; (800088c <MX_GPIO_Init+0x30>)
 8000874:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000876:	f003 0301 	and.w	r3, r3, #1
 800087a:	607b      	str	r3, [r7, #4]
 800087c:	687b      	ldr	r3, [r7, #4]

}
 800087e:	bf00      	nop
 8000880:	370c      	adds	r7, #12
 8000882:	46bd      	mov	sp, r7
 8000884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000888:	4770      	bx	lr
 800088a:	bf00      	nop
 800088c:	40023800 	.word	0x40023800

08000890 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000890:	b580      	push	{r7, lr}
 8000892:	b082      	sub	sp, #8
 8000894:	af00      	add	r7, sp, #0
 8000896:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM11) {
 8000898:	687b      	ldr	r3, [r7, #4]
 800089a:	681b      	ldr	r3, [r3, #0]
 800089c:	4a04      	ldr	r2, [pc, #16]	; (80008b0 <HAL_TIM_PeriodElapsedCallback+0x20>)
 800089e:	4293      	cmp	r3, r2
 80008a0:	d101      	bne.n	80008a6 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80008a2:	f000 fa49 	bl	8000d38 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80008a6:	bf00      	nop
 80008a8:	3708      	adds	r7, #8
 80008aa:	46bd      	mov	sp, r7
 80008ac:	bd80      	pop	{r7, pc}
 80008ae:	bf00      	nop
 80008b0:	40014800 	.word	0x40014800

080008b4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80008b4:	b480      	push	{r7}
 80008b6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80008b8:	b672      	cpsid	i
}
 80008ba:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80008bc:	e7fe      	b.n	80008bc <Error_Handler+0x8>
	...

080008c0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80008c0:	b580      	push	{r7, lr}
 80008c2:	b082      	sub	sp, #8
 80008c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80008c6:	2300      	movs	r3, #0
 80008c8:	607b      	str	r3, [r7, #4]
 80008ca:	4b12      	ldr	r3, [pc, #72]	; (8000914 <HAL_MspInit+0x54>)
 80008cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80008ce:	4a11      	ldr	r2, [pc, #68]	; (8000914 <HAL_MspInit+0x54>)
 80008d0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80008d4:	6453      	str	r3, [r2, #68]	; 0x44
 80008d6:	4b0f      	ldr	r3, [pc, #60]	; (8000914 <HAL_MspInit+0x54>)
 80008d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80008da:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80008de:	607b      	str	r3, [r7, #4]
 80008e0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80008e2:	2300      	movs	r3, #0
 80008e4:	603b      	str	r3, [r7, #0]
 80008e6:	4b0b      	ldr	r3, [pc, #44]	; (8000914 <HAL_MspInit+0x54>)
 80008e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008ea:	4a0a      	ldr	r2, [pc, #40]	; (8000914 <HAL_MspInit+0x54>)
 80008ec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80008f0:	6413      	str	r3, [r2, #64]	; 0x40
 80008f2:	4b08      	ldr	r3, [pc, #32]	; (8000914 <HAL_MspInit+0x54>)
 80008f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80008fa:	603b      	str	r3, [r7, #0]
 80008fc:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80008fe:	2200      	movs	r2, #0
 8000900:	210f      	movs	r1, #15
 8000902:	f06f 0001 	mvn.w	r0, #1
 8000906:	f000 faef 	bl	8000ee8 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800090a:	bf00      	nop
 800090c:	3708      	adds	r7, #8
 800090e:	46bd      	mov	sp, r7
 8000910:	bd80      	pop	{r7, pc}
 8000912:	bf00      	nop
 8000914:	40023800 	.word	0x40023800

08000918 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000918:	b580      	push	{r7, lr}
 800091a:	b08a      	sub	sp, #40	; 0x28
 800091c:	af00      	add	r7, sp, #0
 800091e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000920:	f107 0314 	add.w	r3, r7, #20
 8000924:	2200      	movs	r2, #0
 8000926:	601a      	str	r2, [r3, #0]
 8000928:	605a      	str	r2, [r3, #4]
 800092a:	609a      	str	r2, [r3, #8]
 800092c:	60da      	str	r2, [r3, #12]
 800092e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000930:	687b      	ldr	r3, [r7, #4]
 8000932:	681b      	ldr	r3, [r3, #0]
 8000934:	4a19      	ldr	r2, [pc, #100]	; (800099c <HAL_UART_MspInit+0x84>)
 8000936:	4293      	cmp	r3, r2
 8000938:	d12b      	bne.n	8000992 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800093a:	2300      	movs	r3, #0
 800093c:	613b      	str	r3, [r7, #16]
 800093e:	4b18      	ldr	r3, [pc, #96]	; (80009a0 <HAL_UART_MspInit+0x88>)
 8000940:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000942:	4a17      	ldr	r2, [pc, #92]	; (80009a0 <HAL_UART_MspInit+0x88>)
 8000944:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000948:	6413      	str	r3, [r2, #64]	; 0x40
 800094a:	4b15      	ldr	r3, [pc, #84]	; (80009a0 <HAL_UART_MspInit+0x88>)
 800094c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800094e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000952:	613b      	str	r3, [r7, #16]
 8000954:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000956:	2300      	movs	r3, #0
 8000958:	60fb      	str	r3, [r7, #12]
 800095a:	4b11      	ldr	r3, [pc, #68]	; (80009a0 <HAL_UART_MspInit+0x88>)
 800095c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800095e:	4a10      	ldr	r2, [pc, #64]	; (80009a0 <HAL_UART_MspInit+0x88>)
 8000960:	f043 0301 	orr.w	r3, r3, #1
 8000964:	6313      	str	r3, [r2, #48]	; 0x30
 8000966:	4b0e      	ldr	r3, [pc, #56]	; (80009a0 <HAL_UART_MspInit+0x88>)
 8000968:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800096a:	f003 0301 	and.w	r3, r3, #1
 800096e:	60fb      	str	r3, [r7, #12]
 8000970:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000972:	230c      	movs	r3, #12
 8000974:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000976:	2302      	movs	r3, #2
 8000978:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800097a:	2300      	movs	r3, #0
 800097c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800097e:	2303      	movs	r3, #3
 8000980:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000982:	2307      	movs	r3, #7
 8000984:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000986:	f107 0314 	add.w	r3, r7, #20
 800098a:	4619      	mov	r1, r3
 800098c:	4805      	ldr	r0, [pc, #20]	; (80009a4 <HAL_UART_MspInit+0x8c>)
 800098e:	f000 fad5 	bl	8000f3c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000992:	bf00      	nop
 8000994:	3728      	adds	r7, #40	; 0x28
 8000996:	46bd      	mov	sp, r7
 8000998:	bd80      	pop	{r7, pc}
 800099a:	bf00      	nop
 800099c:	40004400 	.word	0x40004400
 80009a0:	40023800 	.word	0x40023800
 80009a4:	40020000 	.word	0x40020000

080009a8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80009a8:	b580      	push	{r7, lr}
 80009aa:	b08c      	sub	sp, #48	; 0x30
 80009ac:	af00      	add	r7, sp, #0
 80009ae:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 80009b0:	2300      	movs	r3, #0
 80009b2:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 80009b4:	2300      	movs	r3, #0
 80009b6:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM11 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, TickPriority ,0);
 80009b8:	2200      	movs	r2, #0
 80009ba:	6879      	ldr	r1, [r7, #4]
 80009bc:	201a      	movs	r0, #26
 80009be:	f000 fa93 	bl	8000ee8 <HAL_NVIC_SetPriority>

  /* Enable the TIM11 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 80009c2:	201a      	movs	r0, #26
 80009c4:	f000 faac 	bl	8000f20 <HAL_NVIC_EnableIRQ>

  /* Enable TIM11 clock */
  __HAL_RCC_TIM11_CLK_ENABLE();
 80009c8:	2300      	movs	r3, #0
 80009ca:	60fb      	str	r3, [r7, #12]
 80009cc:	4b1e      	ldr	r3, [pc, #120]	; (8000a48 <HAL_InitTick+0xa0>)
 80009ce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80009d0:	4a1d      	ldr	r2, [pc, #116]	; (8000a48 <HAL_InitTick+0xa0>)
 80009d2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80009d6:	6453      	str	r3, [r2, #68]	; 0x44
 80009d8:	4b1b      	ldr	r3, [pc, #108]	; (8000a48 <HAL_InitTick+0xa0>)
 80009da:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80009dc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80009e0:	60fb      	str	r3, [r7, #12]
 80009e2:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80009e4:	f107 0210 	add.w	r2, r7, #16
 80009e8:	f107 0314 	add.w	r3, r7, #20
 80009ec:	4611      	mov	r1, r2
 80009ee:	4618      	mov	r0, r3
 80009f0:	f001 f880 	bl	8001af4 <HAL_RCC_GetClockConfig>

  /* Compute TIM11 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 80009f4:	f001 f86a 	bl	8001acc <HAL_RCC_GetPCLK2Freq>
 80009f8:	62f8      	str	r0, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM11 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80009fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80009fc:	4a13      	ldr	r2, [pc, #76]	; (8000a4c <HAL_InitTick+0xa4>)
 80009fe:	fba2 2303 	umull	r2, r3, r2, r3
 8000a02:	0c9b      	lsrs	r3, r3, #18
 8000a04:	3b01      	subs	r3, #1
 8000a06:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM11 */
  htim11.Instance = TIM11;
 8000a08:	4b11      	ldr	r3, [pc, #68]	; (8000a50 <HAL_InitTick+0xa8>)
 8000a0a:	4a12      	ldr	r2, [pc, #72]	; (8000a54 <HAL_InitTick+0xac>)
 8000a0c:	601a      	str	r2, [r3, #0]
  + Period = [(TIM11CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim11.Init.Period = (1000000U / 1000U) - 1U;
 8000a0e:	4b10      	ldr	r3, [pc, #64]	; (8000a50 <HAL_InitTick+0xa8>)
 8000a10:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000a14:	60da      	str	r2, [r3, #12]
  htim11.Init.Prescaler = uwPrescalerValue;
 8000a16:	4a0e      	ldr	r2, [pc, #56]	; (8000a50 <HAL_InitTick+0xa8>)
 8000a18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000a1a:	6053      	str	r3, [r2, #4]
  htim11.Init.ClockDivision = 0;
 8000a1c:	4b0c      	ldr	r3, [pc, #48]	; (8000a50 <HAL_InitTick+0xa8>)
 8000a1e:	2200      	movs	r2, #0
 8000a20:	611a      	str	r2, [r3, #16]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a22:	4b0b      	ldr	r3, [pc, #44]	; (8000a50 <HAL_InitTick+0xa8>)
 8000a24:	2200      	movs	r2, #0
 8000a26:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim11) == HAL_OK)
 8000a28:	4809      	ldr	r0, [pc, #36]	; (8000a50 <HAL_InitTick+0xa8>)
 8000a2a:	f001 f895 	bl	8001b58 <HAL_TIM_Base_Init>
 8000a2e:	4603      	mov	r3, r0
 8000a30:	2b00      	cmp	r3, #0
 8000a32:	d104      	bne.n	8000a3e <HAL_InitTick+0x96>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim11);
 8000a34:	4806      	ldr	r0, [pc, #24]	; (8000a50 <HAL_InitTick+0xa8>)
 8000a36:	f001 f8e9 	bl	8001c0c <HAL_TIM_Base_Start_IT>
 8000a3a:	4603      	mov	r3, r0
 8000a3c:	e000      	b.n	8000a40 <HAL_InitTick+0x98>
  }

  /* Return function status */
  return HAL_ERROR;
 8000a3e:	2301      	movs	r3, #1
}
 8000a40:	4618      	mov	r0, r3
 8000a42:	3730      	adds	r7, #48	; 0x30
 8000a44:	46bd      	mov	sp, r7
 8000a46:	bd80      	pop	{r7, pc}
 8000a48:	40023800 	.word	0x40023800
 8000a4c:	431bde83 	.word	0x431bde83
 8000a50:	200000e4 	.word	0x200000e4
 8000a54:	40014800 	.word	0x40014800

08000a58 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000a58:	b480      	push	{r7}
 8000a5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000a5c:	e7fe      	b.n	8000a5c <NMI_Handler+0x4>

08000a5e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000a5e:	b480      	push	{r7}
 8000a60:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000a62:	e7fe      	b.n	8000a62 <HardFault_Handler+0x4>

08000a64 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000a64:	b480      	push	{r7}
 8000a66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000a68:	e7fe      	b.n	8000a68 <MemManage_Handler+0x4>

08000a6a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000a6a:	b480      	push	{r7}
 8000a6c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000a6e:	e7fe      	b.n	8000a6e <BusFault_Handler+0x4>

08000a70 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000a70:	b480      	push	{r7}
 8000a72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000a74:	e7fe      	b.n	8000a74 <UsageFault_Handler+0x4>

08000a76 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000a76:	b480      	push	{r7}
 8000a78:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000a7a:	bf00      	nop
 8000a7c:	46bd      	mov	sp, r7
 8000a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a82:	4770      	bx	lr

08000a84 <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 8000a84:	b580      	push	{r7, lr}
 8000a86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim11);
 8000a88:	4802      	ldr	r0, [pc, #8]	; (8000a94 <TIM1_TRG_COM_TIM11_IRQHandler+0x10>)
 8000a8a:	f001 f921 	bl	8001cd0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 8000a8e:	bf00      	nop
 8000a90:	bd80      	pop	{r7, pc}
 8000a92:	bf00      	nop
 8000a94:	200000e4 	.word	0x200000e4

08000a98 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000a98:	b580      	push	{r7, lr}
 8000a9a:	b086      	sub	sp, #24
 8000a9c:	af00      	add	r7, sp, #0
 8000a9e:	60f8      	str	r0, [r7, #12]
 8000aa0:	60b9      	str	r1, [r7, #8]
 8000aa2:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000aa4:	2300      	movs	r3, #0
 8000aa6:	617b      	str	r3, [r7, #20]
 8000aa8:	e00a      	b.n	8000ac0 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000aaa:	f3af 8000 	nop.w
 8000aae:	4601      	mov	r1, r0
 8000ab0:	68bb      	ldr	r3, [r7, #8]
 8000ab2:	1c5a      	adds	r2, r3, #1
 8000ab4:	60ba      	str	r2, [r7, #8]
 8000ab6:	b2ca      	uxtb	r2, r1
 8000ab8:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000aba:	697b      	ldr	r3, [r7, #20]
 8000abc:	3301      	adds	r3, #1
 8000abe:	617b      	str	r3, [r7, #20]
 8000ac0:	697a      	ldr	r2, [r7, #20]
 8000ac2:	687b      	ldr	r3, [r7, #4]
 8000ac4:	429a      	cmp	r2, r3
 8000ac6:	dbf0      	blt.n	8000aaa <_read+0x12>
	}

return len;
 8000ac8:	687b      	ldr	r3, [r7, #4]
}
 8000aca:	4618      	mov	r0, r3
 8000acc:	3718      	adds	r7, #24
 8000ace:	46bd      	mov	sp, r7
 8000ad0:	bd80      	pop	{r7, pc}

08000ad2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000ad2:	b580      	push	{r7, lr}
 8000ad4:	b086      	sub	sp, #24
 8000ad6:	af00      	add	r7, sp, #0
 8000ad8:	60f8      	str	r0, [r7, #12]
 8000ada:	60b9      	str	r1, [r7, #8]
 8000adc:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ade:	2300      	movs	r3, #0
 8000ae0:	617b      	str	r3, [r7, #20]
 8000ae2:	e009      	b.n	8000af8 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8000ae4:	68bb      	ldr	r3, [r7, #8]
 8000ae6:	1c5a      	adds	r2, r3, #1
 8000ae8:	60ba      	str	r2, [r7, #8]
 8000aea:	781b      	ldrb	r3, [r3, #0]
 8000aec:	4618      	mov	r0, r3
 8000aee:	f000 f8cb 	bl	8000c88 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000af2:	697b      	ldr	r3, [r7, #20]
 8000af4:	3301      	adds	r3, #1
 8000af6:	617b      	str	r3, [r7, #20]
 8000af8:	697a      	ldr	r2, [r7, #20]
 8000afa:	687b      	ldr	r3, [r7, #4]
 8000afc:	429a      	cmp	r2, r3
 8000afe:	dbf1      	blt.n	8000ae4 <_write+0x12>
	}
	return len;
 8000b00:	687b      	ldr	r3, [r7, #4]
}
 8000b02:	4618      	mov	r0, r3
 8000b04:	3718      	adds	r7, #24
 8000b06:	46bd      	mov	sp, r7
 8000b08:	bd80      	pop	{r7, pc}

08000b0a <_close>:

int _close(int file)
{
 8000b0a:	b480      	push	{r7}
 8000b0c:	b083      	sub	sp, #12
 8000b0e:	af00      	add	r7, sp, #0
 8000b10:	6078      	str	r0, [r7, #4]
	return -1;
 8000b12:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8000b16:	4618      	mov	r0, r3
 8000b18:	370c      	adds	r7, #12
 8000b1a:	46bd      	mov	sp, r7
 8000b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b20:	4770      	bx	lr

08000b22 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000b22:	b480      	push	{r7}
 8000b24:	b083      	sub	sp, #12
 8000b26:	af00      	add	r7, sp, #0
 8000b28:	6078      	str	r0, [r7, #4]
 8000b2a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000b2c:	683b      	ldr	r3, [r7, #0]
 8000b2e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000b32:	605a      	str	r2, [r3, #4]
	return 0;
 8000b34:	2300      	movs	r3, #0
}
 8000b36:	4618      	mov	r0, r3
 8000b38:	370c      	adds	r7, #12
 8000b3a:	46bd      	mov	sp, r7
 8000b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b40:	4770      	bx	lr

08000b42 <_isatty>:

int _isatty(int file)
{
 8000b42:	b480      	push	{r7}
 8000b44:	b083      	sub	sp, #12
 8000b46:	af00      	add	r7, sp, #0
 8000b48:	6078      	str	r0, [r7, #4]
	return 1;
 8000b4a:	2301      	movs	r3, #1
}
 8000b4c:	4618      	mov	r0, r3
 8000b4e:	370c      	adds	r7, #12
 8000b50:	46bd      	mov	sp, r7
 8000b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b56:	4770      	bx	lr

08000b58 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000b58:	b480      	push	{r7}
 8000b5a:	b085      	sub	sp, #20
 8000b5c:	af00      	add	r7, sp, #0
 8000b5e:	60f8      	str	r0, [r7, #12]
 8000b60:	60b9      	str	r1, [r7, #8]
 8000b62:	607a      	str	r2, [r7, #4]
	return 0;
 8000b64:	2300      	movs	r3, #0
}
 8000b66:	4618      	mov	r0, r3
 8000b68:	3714      	adds	r7, #20
 8000b6a:	46bd      	mov	sp, r7
 8000b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b70:	4770      	bx	lr
	...

08000b74 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000b74:	b580      	push	{r7, lr}
 8000b76:	b086      	sub	sp, #24
 8000b78:	af00      	add	r7, sp, #0
 8000b7a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000b7c:	4a14      	ldr	r2, [pc, #80]	; (8000bd0 <_sbrk+0x5c>)
 8000b7e:	4b15      	ldr	r3, [pc, #84]	; (8000bd4 <_sbrk+0x60>)
 8000b80:	1ad3      	subs	r3, r2, r3
 8000b82:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000b84:	697b      	ldr	r3, [r7, #20]
 8000b86:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000b88:	4b13      	ldr	r3, [pc, #76]	; (8000bd8 <_sbrk+0x64>)
 8000b8a:	681b      	ldr	r3, [r3, #0]
 8000b8c:	2b00      	cmp	r3, #0
 8000b8e:	d102      	bne.n	8000b96 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000b90:	4b11      	ldr	r3, [pc, #68]	; (8000bd8 <_sbrk+0x64>)
 8000b92:	4a12      	ldr	r2, [pc, #72]	; (8000bdc <_sbrk+0x68>)
 8000b94:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000b96:	4b10      	ldr	r3, [pc, #64]	; (8000bd8 <_sbrk+0x64>)
 8000b98:	681a      	ldr	r2, [r3, #0]
 8000b9a:	687b      	ldr	r3, [r7, #4]
 8000b9c:	4413      	add	r3, r2
 8000b9e:	693a      	ldr	r2, [r7, #16]
 8000ba0:	429a      	cmp	r2, r3
 8000ba2:	d207      	bcs.n	8000bb4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000ba4:	f004 f9ba 	bl	8004f1c <__errno>
 8000ba8:	4603      	mov	r3, r0
 8000baa:	220c      	movs	r2, #12
 8000bac:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000bae:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000bb2:	e009      	b.n	8000bc8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000bb4:	4b08      	ldr	r3, [pc, #32]	; (8000bd8 <_sbrk+0x64>)
 8000bb6:	681b      	ldr	r3, [r3, #0]
 8000bb8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000bba:	4b07      	ldr	r3, [pc, #28]	; (8000bd8 <_sbrk+0x64>)
 8000bbc:	681a      	ldr	r2, [r3, #0]
 8000bbe:	687b      	ldr	r3, [r7, #4]
 8000bc0:	4413      	add	r3, r2
 8000bc2:	4a05      	ldr	r2, [pc, #20]	; (8000bd8 <_sbrk+0x64>)
 8000bc4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000bc6:	68fb      	ldr	r3, [r7, #12]
}
 8000bc8:	4618      	mov	r0, r3
 8000bca:	3718      	adds	r7, #24
 8000bcc:	46bd      	mov	sp, r7
 8000bce:	bd80      	pop	{r7, pc}
 8000bd0:	20020000 	.word	0x20020000
 8000bd4:	00000400 	.word	0x00000400
 8000bd8:	2000012c 	.word	0x2000012c
 8000bdc:	20004a90 	.word	0x20004a90

08000be0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000be0:	b480      	push	{r7}
 8000be2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000be4:	4b06      	ldr	r3, [pc, #24]	; (8000c00 <SystemInit+0x20>)
 8000be6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000bea:	4a05      	ldr	r2, [pc, #20]	; (8000c00 <SystemInit+0x20>)
 8000bec:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000bf0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000bf4:	bf00      	nop
 8000bf6:	46bd      	mov	sp, r7
 8000bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bfc:	4770      	bx	lr
 8000bfe:	bf00      	nop
 8000c00:	e000ed00 	.word	0xe000ed00

08000c04 <USART2_UART_TX_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
 void USART2_UART_TX_Init(void)
{
 8000c04:	b580      	push	{r7, lr}
 8000c06:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000c08:	4b11      	ldr	r3, [pc, #68]	; (8000c50 <USART2_UART_TX_Init+0x4c>)
 8000c0a:	4a12      	ldr	r2, [pc, #72]	; (8000c54 <USART2_UART_TX_Init+0x50>)
 8000c0c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000c0e:	4b10      	ldr	r3, [pc, #64]	; (8000c50 <USART2_UART_TX_Init+0x4c>)
 8000c10:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000c14:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000c16:	4b0e      	ldr	r3, [pc, #56]	; (8000c50 <USART2_UART_TX_Init+0x4c>)
 8000c18:	2200      	movs	r2, #0
 8000c1a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000c1c:	4b0c      	ldr	r3, [pc, #48]	; (8000c50 <USART2_UART_TX_Init+0x4c>)
 8000c1e:	2200      	movs	r2, #0
 8000c20:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000c22:	4b0b      	ldr	r3, [pc, #44]	; (8000c50 <USART2_UART_TX_Init+0x4c>)
 8000c24:	2200      	movs	r2, #0
 8000c26:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX;
 8000c28:	4b09      	ldr	r3, [pc, #36]	; (8000c50 <USART2_UART_TX_Init+0x4c>)
 8000c2a:	2208      	movs	r2, #8
 8000c2c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000c2e:	4b08      	ldr	r3, [pc, #32]	; (8000c50 <USART2_UART_TX_Init+0x4c>)
 8000c30:	2200      	movs	r2, #0
 8000c32:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000c34:	4b06      	ldr	r3, [pc, #24]	; (8000c50 <USART2_UART_TX_Init+0x4c>)
 8000c36:	2200      	movs	r2, #0
 8000c38:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000c3a:	4805      	ldr	r0, [pc, #20]	; (8000c50 <USART2_UART_TX_Init+0x4c>)
 8000c3c:	f001 fa0c 	bl	8002058 <HAL_UART_Init>
 8000c40:	4603      	mov	r3, r0
 8000c42:	2b00      	cmp	r3, #0
 8000c44:	d001      	beq.n	8000c4a <USART2_UART_TX_Init+0x46>
  {
    Error_Handler();
 8000c46:	f7ff fe35 	bl	80008b4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000c4a:	bf00      	nop
 8000c4c:	bd80      	pop	{r7, pc}
 8000c4e:	bf00      	nop
 8000c50:	20000090 	.word	0x20000090
 8000c54:	40004400 	.word	0x40004400

08000c58 <uart2_write>:




 int uart2_write(int ch)
 	{
 8000c58:	b480      	push	{r7}
 8000c5a:	b083      	sub	sp, #12
 8000c5c:	af00      	add	r7, sp, #0
 8000c5e:	6078      	str	r0, [r7, #4]
 	/*Make sure the transmit data register is empty*/
 	while(!(USART2->SR & USART_SR_TXE)){}
 8000c60:	bf00      	nop
 8000c62:	4b08      	ldr	r3, [pc, #32]	; (8000c84 <uart2_write+0x2c>)
 8000c64:	681b      	ldr	r3, [r3, #0]
 8000c66:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000c6a:	2b00      	cmp	r3, #0
 8000c6c:	d0f9      	beq.n	8000c62 <uart2_write+0xa>

 	 /*Write to transmit data register*/
 	USART2->DR	=  (ch & 0xFF);
 8000c6e:	687b      	ldr	r3, [r7, #4]
 8000c70:	4a04      	ldr	r2, [pc, #16]	; (8000c84 <uart2_write+0x2c>)
 8000c72:	b2db      	uxtb	r3, r3
 8000c74:	6053      	str	r3, [r2, #4]
 	return ch;
 8000c76:	687b      	ldr	r3, [r7, #4]
 	}
 8000c78:	4618      	mov	r0, r3
 8000c7a:	370c      	adds	r7, #12
 8000c7c:	46bd      	mov	sp, r7
 8000c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c82:	4770      	bx	lr
 8000c84:	40004400 	.word	0x40004400

08000c88 <__io_putchar>:


 int __io_putchar(int ch)
 	{
 8000c88:	b580      	push	{r7, lr}
 8000c8a:	b082      	sub	sp, #8
 8000c8c:	af00      	add	r7, sp, #0
 8000c8e:	6078      	str	r0, [r7, #4]
	 uart2_write(ch);
 8000c90:	6878      	ldr	r0, [r7, #4]
 8000c92:	f7ff ffe1 	bl	8000c58 <uart2_write>
 	return ch;
 8000c96:	687b      	ldr	r3, [r7, #4]
 	}
 8000c98:	4618      	mov	r0, r3
 8000c9a:	3708      	adds	r7, #8
 8000c9c:	46bd      	mov	sp, r7
 8000c9e:	bd80      	pop	{r7, pc}

08000ca0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000ca0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000cd8 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000ca4:	480d      	ldr	r0, [pc, #52]	; (8000cdc <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000ca6:	490e      	ldr	r1, [pc, #56]	; (8000ce0 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000ca8:	4a0e      	ldr	r2, [pc, #56]	; (8000ce4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000caa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000cac:	e002      	b.n	8000cb4 <LoopCopyDataInit>

08000cae <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000cae:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000cb0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000cb2:	3304      	adds	r3, #4

08000cb4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000cb4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000cb6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000cb8:	d3f9      	bcc.n	8000cae <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000cba:	4a0b      	ldr	r2, [pc, #44]	; (8000ce8 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000cbc:	4c0b      	ldr	r4, [pc, #44]	; (8000cec <LoopFillZerobss+0x26>)
  movs r3, #0
 8000cbe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000cc0:	e001      	b.n	8000cc6 <LoopFillZerobss>

08000cc2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000cc2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000cc4:	3204      	adds	r2, #4

08000cc6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000cc6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000cc8:	d3fb      	bcc.n	8000cc2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8000cca:	f7ff ff89 	bl	8000be0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000cce:	f004 f92b 	bl	8004f28 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000cd2:	f7ff fccd 	bl	8000670 <main>
  bx  lr    
 8000cd6:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000cd8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000cdc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000ce0:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8000ce4:	080060e8 	.word	0x080060e8
  ldr r2, =_sbss
 8000ce8:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 8000cec:	20004a90 	.word	0x20004a90

08000cf0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000cf0:	e7fe      	b.n	8000cf0 <ADC_IRQHandler>
	...

08000cf4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000cf4:	b580      	push	{r7, lr}
 8000cf6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000cf8:	4b0e      	ldr	r3, [pc, #56]	; (8000d34 <HAL_Init+0x40>)
 8000cfa:	681b      	ldr	r3, [r3, #0]
 8000cfc:	4a0d      	ldr	r2, [pc, #52]	; (8000d34 <HAL_Init+0x40>)
 8000cfe:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000d02:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000d04:	4b0b      	ldr	r3, [pc, #44]	; (8000d34 <HAL_Init+0x40>)
 8000d06:	681b      	ldr	r3, [r3, #0]
 8000d08:	4a0a      	ldr	r2, [pc, #40]	; (8000d34 <HAL_Init+0x40>)
 8000d0a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000d0e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000d10:	4b08      	ldr	r3, [pc, #32]	; (8000d34 <HAL_Init+0x40>)
 8000d12:	681b      	ldr	r3, [r3, #0]
 8000d14:	4a07      	ldr	r2, [pc, #28]	; (8000d34 <HAL_Init+0x40>)
 8000d16:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000d1a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000d1c:	2003      	movs	r0, #3
 8000d1e:	f000 f8d8 	bl	8000ed2 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000d22:	200f      	movs	r0, #15
 8000d24:	f7ff fe40 	bl	80009a8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000d28:	f7ff fdca 	bl	80008c0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000d2c:	2300      	movs	r3, #0
}
 8000d2e:	4618      	mov	r0, r3
 8000d30:	bd80      	pop	{r7, pc}
 8000d32:	bf00      	nop
 8000d34:	40023c00 	.word	0x40023c00

08000d38 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000d38:	b480      	push	{r7}
 8000d3a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000d3c:	4b06      	ldr	r3, [pc, #24]	; (8000d58 <HAL_IncTick+0x20>)
 8000d3e:	781b      	ldrb	r3, [r3, #0]
 8000d40:	461a      	mov	r2, r3
 8000d42:	4b06      	ldr	r3, [pc, #24]	; (8000d5c <HAL_IncTick+0x24>)
 8000d44:	681b      	ldr	r3, [r3, #0]
 8000d46:	4413      	add	r3, r2
 8000d48:	4a04      	ldr	r2, [pc, #16]	; (8000d5c <HAL_IncTick+0x24>)
 8000d4a:	6013      	str	r3, [r2, #0]
}
 8000d4c:	bf00      	nop
 8000d4e:	46bd      	mov	sp, r7
 8000d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d54:	4770      	bx	lr
 8000d56:	bf00      	nop
 8000d58:	20000008 	.word	0x20000008
 8000d5c:	20000130 	.word	0x20000130

08000d60 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000d60:	b480      	push	{r7}
 8000d62:	af00      	add	r7, sp, #0
  return uwTick;
 8000d64:	4b03      	ldr	r3, [pc, #12]	; (8000d74 <HAL_GetTick+0x14>)
 8000d66:	681b      	ldr	r3, [r3, #0]
}
 8000d68:	4618      	mov	r0, r3
 8000d6a:	46bd      	mov	sp, r7
 8000d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d70:	4770      	bx	lr
 8000d72:	bf00      	nop
 8000d74:	20000130 	.word	0x20000130

08000d78 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d78:	b480      	push	{r7}
 8000d7a:	b085      	sub	sp, #20
 8000d7c:	af00      	add	r7, sp, #0
 8000d7e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000d80:	687b      	ldr	r3, [r7, #4]
 8000d82:	f003 0307 	and.w	r3, r3, #7
 8000d86:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000d88:	4b0c      	ldr	r3, [pc, #48]	; (8000dbc <__NVIC_SetPriorityGrouping+0x44>)
 8000d8a:	68db      	ldr	r3, [r3, #12]
 8000d8c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000d8e:	68ba      	ldr	r2, [r7, #8]
 8000d90:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000d94:	4013      	ands	r3, r2
 8000d96:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000d98:	68fb      	ldr	r3, [r7, #12]
 8000d9a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000d9c:	68bb      	ldr	r3, [r7, #8]
 8000d9e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000da0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000da4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000da8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000daa:	4a04      	ldr	r2, [pc, #16]	; (8000dbc <__NVIC_SetPriorityGrouping+0x44>)
 8000dac:	68bb      	ldr	r3, [r7, #8]
 8000dae:	60d3      	str	r3, [r2, #12]
}
 8000db0:	bf00      	nop
 8000db2:	3714      	adds	r7, #20
 8000db4:	46bd      	mov	sp, r7
 8000db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dba:	4770      	bx	lr
 8000dbc:	e000ed00 	.word	0xe000ed00

08000dc0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000dc0:	b480      	push	{r7}
 8000dc2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000dc4:	4b04      	ldr	r3, [pc, #16]	; (8000dd8 <__NVIC_GetPriorityGrouping+0x18>)
 8000dc6:	68db      	ldr	r3, [r3, #12]
 8000dc8:	0a1b      	lsrs	r3, r3, #8
 8000dca:	f003 0307 	and.w	r3, r3, #7
}
 8000dce:	4618      	mov	r0, r3
 8000dd0:	46bd      	mov	sp, r7
 8000dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dd6:	4770      	bx	lr
 8000dd8:	e000ed00 	.word	0xe000ed00

08000ddc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000ddc:	b480      	push	{r7}
 8000dde:	b083      	sub	sp, #12
 8000de0:	af00      	add	r7, sp, #0
 8000de2:	4603      	mov	r3, r0
 8000de4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000de6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dea:	2b00      	cmp	r3, #0
 8000dec:	db0b      	blt.n	8000e06 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000dee:	79fb      	ldrb	r3, [r7, #7]
 8000df0:	f003 021f 	and.w	r2, r3, #31
 8000df4:	4907      	ldr	r1, [pc, #28]	; (8000e14 <__NVIC_EnableIRQ+0x38>)
 8000df6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dfa:	095b      	lsrs	r3, r3, #5
 8000dfc:	2001      	movs	r0, #1
 8000dfe:	fa00 f202 	lsl.w	r2, r0, r2
 8000e02:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000e06:	bf00      	nop
 8000e08:	370c      	adds	r7, #12
 8000e0a:	46bd      	mov	sp, r7
 8000e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e10:	4770      	bx	lr
 8000e12:	bf00      	nop
 8000e14:	e000e100 	.word	0xe000e100

08000e18 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000e18:	b480      	push	{r7}
 8000e1a:	b083      	sub	sp, #12
 8000e1c:	af00      	add	r7, sp, #0
 8000e1e:	4603      	mov	r3, r0
 8000e20:	6039      	str	r1, [r7, #0]
 8000e22:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e24:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e28:	2b00      	cmp	r3, #0
 8000e2a:	db0a      	blt.n	8000e42 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e2c:	683b      	ldr	r3, [r7, #0]
 8000e2e:	b2da      	uxtb	r2, r3
 8000e30:	490c      	ldr	r1, [pc, #48]	; (8000e64 <__NVIC_SetPriority+0x4c>)
 8000e32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e36:	0112      	lsls	r2, r2, #4
 8000e38:	b2d2      	uxtb	r2, r2
 8000e3a:	440b      	add	r3, r1
 8000e3c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000e40:	e00a      	b.n	8000e58 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e42:	683b      	ldr	r3, [r7, #0]
 8000e44:	b2da      	uxtb	r2, r3
 8000e46:	4908      	ldr	r1, [pc, #32]	; (8000e68 <__NVIC_SetPriority+0x50>)
 8000e48:	79fb      	ldrb	r3, [r7, #7]
 8000e4a:	f003 030f 	and.w	r3, r3, #15
 8000e4e:	3b04      	subs	r3, #4
 8000e50:	0112      	lsls	r2, r2, #4
 8000e52:	b2d2      	uxtb	r2, r2
 8000e54:	440b      	add	r3, r1
 8000e56:	761a      	strb	r2, [r3, #24]
}
 8000e58:	bf00      	nop
 8000e5a:	370c      	adds	r7, #12
 8000e5c:	46bd      	mov	sp, r7
 8000e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e62:	4770      	bx	lr
 8000e64:	e000e100 	.word	0xe000e100
 8000e68:	e000ed00 	.word	0xe000ed00

08000e6c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e6c:	b480      	push	{r7}
 8000e6e:	b089      	sub	sp, #36	; 0x24
 8000e70:	af00      	add	r7, sp, #0
 8000e72:	60f8      	str	r0, [r7, #12]
 8000e74:	60b9      	str	r1, [r7, #8]
 8000e76:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000e78:	68fb      	ldr	r3, [r7, #12]
 8000e7a:	f003 0307 	and.w	r3, r3, #7
 8000e7e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000e80:	69fb      	ldr	r3, [r7, #28]
 8000e82:	f1c3 0307 	rsb	r3, r3, #7
 8000e86:	2b04      	cmp	r3, #4
 8000e88:	bf28      	it	cs
 8000e8a:	2304      	movcs	r3, #4
 8000e8c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000e8e:	69fb      	ldr	r3, [r7, #28]
 8000e90:	3304      	adds	r3, #4
 8000e92:	2b06      	cmp	r3, #6
 8000e94:	d902      	bls.n	8000e9c <NVIC_EncodePriority+0x30>
 8000e96:	69fb      	ldr	r3, [r7, #28]
 8000e98:	3b03      	subs	r3, #3
 8000e9a:	e000      	b.n	8000e9e <NVIC_EncodePriority+0x32>
 8000e9c:	2300      	movs	r3, #0
 8000e9e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ea0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000ea4:	69bb      	ldr	r3, [r7, #24]
 8000ea6:	fa02 f303 	lsl.w	r3, r2, r3
 8000eaa:	43da      	mvns	r2, r3
 8000eac:	68bb      	ldr	r3, [r7, #8]
 8000eae:	401a      	ands	r2, r3
 8000eb0:	697b      	ldr	r3, [r7, #20]
 8000eb2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000eb4:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000eb8:	697b      	ldr	r3, [r7, #20]
 8000eba:	fa01 f303 	lsl.w	r3, r1, r3
 8000ebe:	43d9      	mvns	r1, r3
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ec4:	4313      	orrs	r3, r2
         );
}
 8000ec6:	4618      	mov	r0, r3
 8000ec8:	3724      	adds	r7, #36	; 0x24
 8000eca:	46bd      	mov	sp, r7
 8000ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ed0:	4770      	bx	lr

08000ed2 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ed2:	b580      	push	{r7, lr}
 8000ed4:	b082      	sub	sp, #8
 8000ed6:	af00      	add	r7, sp, #0
 8000ed8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000eda:	6878      	ldr	r0, [r7, #4]
 8000edc:	f7ff ff4c 	bl	8000d78 <__NVIC_SetPriorityGrouping>
}
 8000ee0:	bf00      	nop
 8000ee2:	3708      	adds	r7, #8
 8000ee4:	46bd      	mov	sp, r7
 8000ee6:	bd80      	pop	{r7, pc}

08000ee8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000ee8:	b580      	push	{r7, lr}
 8000eea:	b086      	sub	sp, #24
 8000eec:	af00      	add	r7, sp, #0
 8000eee:	4603      	mov	r3, r0
 8000ef0:	60b9      	str	r1, [r7, #8]
 8000ef2:	607a      	str	r2, [r7, #4]
 8000ef4:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000ef6:	2300      	movs	r3, #0
 8000ef8:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000efa:	f7ff ff61 	bl	8000dc0 <__NVIC_GetPriorityGrouping>
 8000efe:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000f00:	687a      	ldr	r2, [r7, #4]
 8000f02:	68b9      	ldr	r1, [r7, #8]
 8000f04:	6978      	ldr	r0, [r7, #20]
 8000f06:	f7ff ffb1 	bl	8000e6c <NVIC_EncodePriority>
 8000f0a:	4602      	mov	r2, r0
 8000f0c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f10:	4611      	mov	r1, r2
 8000f12:	4618      	mov	r0, r3
 8000f14:	f7ff ff80 	bl	8000e18 <__NVIC_SetPriority>
}
 8000f18:	bf00      	nop
 8000f1a:	3718      	adds	r7, #24
 8000f1c:	46bd      	mov	sp, r7
 8000f1e:	bd80      	pop	{r7, pc}

08000f20 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f20:	b580      	push	{r7, lr}
 8000f22:	b082      	sub	sp, #8
 8000f24:	af00      	add	r7, sp, #0
 8000f26:	4603      	mov	r3, r0
 8000f28:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000f2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f2e:	4618      	mov	r0, r3
 8000f30:	f7ff ff54 	bl	8000ddc <__NVIC_EnableIRQ>
}
 8000f34:	bf00      	nop
 8000f36:	3708      	adds	r7, #8
 8000f38:	46bd      	mov	sp, r7
 8000f3a:	bd80      	pop	{r7, pc}

08000f3c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000f3c:	b480      	push	{r7}
 8000f3e:	b089      	sub	sp, #36	; 0x24
 8000f40:	af00      	add	r7, sp, #0
 8000f42:	6078      	str	r0, [r7, #4]
 8000f44:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000f46:	2300      	movs	r3, #0
 8000f48:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000f4a:	2300      	movs	r3, #0
 8000f4c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000f4e:	2300      	movs	r3, #0
 8000f50:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000f52:	2300      	movs	r3, #0
 8000f54:	61fb      	str	r3, [r7, #28]
 8000f56:	e159      	b.n	800120c <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000f58:	2201      	movs	r2, #1
 8000f5a:	69fb      	ldr	r3, [r7, #28]
 8000f5c:	fa02 f303 	lsl.w	r3, r2, r3
 8000f60:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000f62:	683b      	ldr	r3, [r7, #0]
 8000f64:	681b      	ldr	r3, [r3, #0]
 8000f66:	697a      	ldr	r2, [r7, #20]
 8000f68:	4013      	ands	r3, r2
 8000f6a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000f6c:	693a      	ldr	r2, [r7, #16]
 8000f6e:	697b      	ldr	r3, [r7, #20]
 8000f70:	429a      	cmp	r2, r3
 8000f72:	f040 8148 	bne.w	8001206 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000f76:	683b      	ldr	r3, [r7, #0]
 8000f78:	685b      	ldr	r3, [r3, #4]
 8000f7a:	f003 0303 	and.w	r3, r3, #3
 8000f7e:	2b01      	cmp	r3, #1
 8000f80:	d005      	beq.n	8000f8e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000f82:	683b      	ldr	r3, [r7, #0]
 8000f84:	685b      	ldr	r3, [r3, #4]
 8000f86:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000f8a:	2b02      	cmp	r3, #2
 8000f8c:	d130      	bne.n	8000ff0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	689b      	ldr	r3, [r3, #8]
 8000f92:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000f94:	69fb      	ldr	r3, [r7, #28]
 8000f96:	005b      	lsls	r3, r3, #1
 8000f98:	2203      	movs	r2, #3
 8000f9a:	fa02 f303 	lsl.w	r3, r2, r3
 8000f9e:	43db      	mvns	r3, r3
 8000fa0:	69ba      	ldr	r2, [r7, #24]
 8000fa2:	4013      	ands	r3, r2
 8000fa4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000fa6:	683b      	ldr	r3, [r7, #0]
 8000fa8:	68da      	ldr	r2, [r3, #12]
 8000faa:	69fb      	ldr	r3, [r7, #28]
 8000fac:	005b      	lsls	r3, r3, #1
 8000fae:	fa02 f303 	lsl.w	r3, r2, r3
 8000fb2:	69ba      	ldr	r2, [r7, #24]
 8000fb4:	4313      	orrs	r3, r2
 8000fb6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	69ba      	ldr	r2, [r7, #24]
 8000fbc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	685b      	ldr	r3, [r3, #4]
 8000fc2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000fc4:	2201      	movs	r2, #1
 8000fc6:	69fb      	ldr	r3, [r7, #28]
 8000fc8:	fa02 f303 	lsl.w	r3, r2, r3
 8000fcc:	43db      	mvns	r3, r3
 8000fce:	69ba      	ldr	r2, [r7, #24]
 8000fd0:	4013      	ands	r3, r2
 8000fd2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000fd4:	683b      	ldr	r3, [r7, #0]
 8000fd6:	685b      	ldr	r3, [r3, #4]
 8000fd8:	091b      	lsrs	r3, r3, #4
 8000fda:	f003 0201 	and.w	r2, r3, #1
 8000fde:	69fb      	ldr	r3, [r7, #28]
 8000fe0:	fa02 f303 	lsl.w	r3, r2, r3
 8000fe4:	69ba      	ldr	r2, [r7, #24]
 8000fe6:	4313      	orrs	r3, r2
 8000fe8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	69ba      	ldr	r2, [r7, #24]
 8000fee:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000ff0:	683b      	ldr	r3, [r7, #0]
 8000ff2:	685b      	ldr	r3, [r3, #4]
 8000ff4:	f003 0303 	and.w	r3, r3, #3
 8000ff8:	2b03      	cmp	r3, #3
 8000ffa:	d017      	beq.n	800102c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	68db      	ldr	r3, [r3, #12]
 8001000:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001002:	69fb      	ldr	r3, [r7, #28]
 8001004:	005b      	lsls	r3, r3, #1
 8001006:	2203      	movs	r2, #3
 8001008:	fa02 f303 	lsl.w	r3, r2, r3
 800100c:	43db      	mvns	r3, r3
 800100e:	69ba      	ldr	r2, [r7, #24]
 8001010:	4013      	ands	r3, r2
 8001012:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001014:	683b      	ldr	r3, [r7, #0]
 8001016:	689a      	ldr	r2, [r3, #8]
 8001018:	69fb      	ldr	r3, [r7, #28]
 800101a:	005b      	lsls	r3, r3, #1
 800101c:	fa02 f303 	lsl.w	r3, r2, r3
 8001020:	69ba      	ldr	r2, [r7, #24]
 8001022:	4313      	orrs	r3, r2
 8001024:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	69ba      	ldr	r2, [r7, #24]
 800102a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800102c:	683b      	ldr	r3, [r7, #0]
 800102e:	685b      	ldr	r3, [r3, #4]
 8001030:	f003 0303 	and.w	r3, r3, #3
 8001034:	2b02      	cmp	r3, #2
 8001036:	d123      	bne.n	8001080 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001038:	69fb      	ldr	r3, [r7, #28]
 800103a:	08da      	lsrs	r2, r3, #3
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	3208      	adds	r2, #8
 8001040:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001044:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001046:	69fb      	ldr	r3, [r7, #28]
 8001048:	f003 0307 	and.w	r3, r3, #7
 800104c:	009b      	lsls	r3, r3, #2
 800104e:	220f      	movs	r2, #15
 8001050:	fa02 f303 	lsl.w	r3, r2, r3
 8001054:	43db      	mvns	r3, r3
 8001056:	69ba      	ldr	r2, [r7, #24]
 8001058:	4013      	ands	r3, r2
 800105a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800105c:	683b      	ldr	r3, [r7, #0]
 800105e:	691a      	ldr	r2, [r3, #16]
 8001060:	69fb      	ldr	r3, [r7, #28]
 8001062:	f003 0307 	and.w	r3, r3, #7
 8001066:	009b      	lsls	r3, r3, #2
 8001068:	fa02 f303 	lsl.w	r3, r2, r3
 800106c:	69ba      	ldr	r2, [r7, #24]
 800106e:	4313      	orrs	r3, r2
 8001070:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001072:	69fb      	ldr	r3, [r7, #28]
 8001074:	08da      	lsrs	r2, r3, #3
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	3208      	adds	r2, #8
 800107a:	69b9      	ldr	r1, [r7, #24]
 800107c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	681b      	ldr	r3, [r3, #0]
 8001084:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001086:	69fb      	ldr	r3, [r7, #28]
 8001088:	005b      	lsls	r3, r3, #1
 800108a:	2203      	movs	r2, #3
 800108c:	fa02 f303 	lsl.w	r3, r2, r3
 8001090:	43db      	mvns	r3, r3
 8001092:	69ba      	ldr	r2, [r7, #24]
 8001094:	4013      	ands	r3, r2
 8001096:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001098:	683b      	ldr	r3, [r7, #0]
 800109a:	685b      	ldr	r3, [r3, #4]
 800109c:	f003 0203 	and.w	r2, r3, #3
 80010a0:	69fb      	ldr	r3, [r7, #28]
 80010a2:	005b      	lsls	r3, r3, #1
 80010a4:	fa02 f303 	lsl.w	r3, r2, r3
 80010a8:	69ba      	ldr	r2, [r7, #24]
 80010aa:	4313      	orrs	r3, r2
 80010ac:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	69ba      	ldr	r2, [r7, #24]
 80010b2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80010b4:	683b      	ldr	r3, [r7, #0]
 80010b6:	685b      	ldr	r3, [r3, #4]
 80010b8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80010bc:	2b00      	cmp	r3, #0
 80010be:	f000 80a2 	beq.w	8001206 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80010c2:	2300      	movs	r3, #0
 80010c4:	60fb      	str	r3, [r7, #12]
 80010c6:	4b57      	ldr	r3, [pc, #348]	; (8001224 <HAL_GPIO_Init+0x2e8>)
 80010c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010ca:	4a56      	ldr	r2, [pc, #344]	; (8001224 <HAL_GPIO_Init+0x2e8>)
 80010cc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80010d0:	6453      	str	r3, [r2, #68]	; 0x44
 80010d2:	4b54      	ldr	r3, [pc, #336]	; (8001224 <HAL_GPIO_Init+0x2e8>)
 80010d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010d6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80010da:	60fb      	str	r3, [r7, #12]
 80010dc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80010de:	4a52      	ldr	r2, [pc, #328]	; (8001228 <HAL_GPIO_Init+0x2ec>)
 80010e0:	69fb      	ldr	r3, [r7, #28]
 80010e2:	089b      	lsrs	r3, r3, #2
 80010e4:	3302      	adds	r3, #2
 80010e6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80010ea:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80010ec:	69fb      	ldr	r3, [r7, #28]
 80010ee:	f003 0303 	and.w	r3, r3, #3
 80010f2:	009b      	lsls	r3, r3, #2
 80010f4:	220f      	movs	r2, #15
 80010f6:	fa02 f303 	lsl.w	r3, r2, r3
 80010fa:	43db      	mvns	r3, r3
 80010fc:	69ba      	ldr	r2, [r7, #24]
 80010fe:	4013      	ands	r3, r2
 8001100:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	4a49      	ldr	r2, [pc, #292]	; (800122c <HAL_GPIO_Init+0x2f0>)
 8001106:	4293      	cmp	r3, r2
 8001108:	d019      	beq.n	800113e <HAL_GPIO_Init+0x202>
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	4a48      	ldr	r2, [pc, #288]	; (8001230 <HAL_GPIO_Init+0x2f4>)
 800110e:	4293      	cmp	r3, r2
 8001110:	d013      	beq.n	800113a <HAL_GPIO_Init+0x1fe>
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	4a47      	ldr	r2, [pc, #284]	; (8001234 <HAL_GPIO_Init+0x2f8>)
 8001116:	4293      	cmp	r3, r2
 8001118:	d00d      	beq.n	8001136 <HAL_GPIO_Init+0x1fa>
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	4a46      	ldr	r2, [pc, #280]	; (8001238 <HAL_GPIO_Init+0x2fc>)
 800111e:	4293      	cmp	r3, r2
 8001120:	d007      	beq.n	8001132 <HAL_GPIO_Init+0x1f6>
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	4a45      	ldr	r2, [pc, #276]	; (800123c <HAL_GPIO_Init+0x300>)
 8001126:	4293      	cmp	r3, r2
 8001128:	d101      	bne.n	800112e <HAL_GPIO_Init+0x1f2>
 800112a:	2304      	movs	r3, #4
 800112c:	e008      	b.n	8001140 <HAL_GPIO_Init+0x204>
 800112e:	2307      	movs	r3, #7
 8001130:	e006      	b.n	8001140 <HAL_GPIO_Init+0x204>
 8001132:	2303      	movs	r3, #3
 8001134:	e004      	b.n	8001140 <HAL_GPIO_Init+0x204>
 8001136:	2302      	movs	r3, #2
 8001138:	e002      	b.n	8001140 <HAL_GPIO_Init+0x204>
 800113a:	2301      	movs	r3, #1
 800113c:	e000      	b.n	8001140 <HAL_GPIO_Init+0x204>
 800113e:	2300      	movs	r3, #0
 8001140:	69fa      	ldr	r2, [r7, #28]
 8001142:	f002 0203 	and.w	r2, r2, #3
 8001146:	0092      	lsls	r2, r2, #2
 8001148:	4093      	lsls	r3, r2
 800114a:	69ba      	ldr	r2, [r7, #24]
 800114c:	4313      	orrs	r3, r2
 800114e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001150:	4935      	ldr	r1, [pc, #212]	; (8001228 <HAL_GPIO_Init+0x2ec>)
 8001152:	69fb      	ldr	r3, [r7, #28]
 8001154:	089b      	lsrs	r3, r3, #2
 8001156:	3302      	adds	r3, #2
 8001158:	69ba      	ldr	r2, [r7, #24]
 800115a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800115e:	4b38      	ldr	r3, [pc, #224]	; (8001240 <HAL_GPIO_Init+0x304>)
 8001160:	681b      	ldr	r3, [r3, #0]
 8001162:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001164:	693b      	ldr	r3, [r7, #16]
 8001166:	43db      	mvns	r3, r3
 8001168:	69ba      	ldr	r2, [r7, #24]
 800116a:	4013      	ands	r3, r2
 800116c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800116e:	683b      	ldr	r3, [r7, #0]
 8001170:	685b      	ldr	r3, [r3, #4]
 8001172:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001176:	2b00      	cmp	r3, #0
 8001178:	d003      	beq.n	8001182 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800117a:	69ba      	ldr	r2, [r7, #24]
 800117c:	693b      	ldr	r3, [r7, #16]
 800117e:	4313      	orrs	r3, r2
 8001180:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001182:	4a2f      	ldr	r2, [pc, #188]	; (8001240 <HAL_GPIO_Init+0x304>)
 8001184:	69bb      	ldr	r3, [r7, #24]
 8001186:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001188:	4b2d      	ldr	r3, [pc, #180]	; (8001240 <HAL_GPIO_Init+0x304>)
 800118a:	685b      	ldr	r3, [r3, #4]
 800118c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800118e:	693b      	ldr	r3, [r7, #16]
 8001190:	43db      	mvns	r3, r3
 8001192:	69ba      	ldr	r2, [r7, #24]
 8001194:	4013      	ands	r3, r2
 8001196:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001198:	683b      	ldr	r3, [r7, #0]
 800119a:	685b      	ldr	r3, [r3, #4]
 800119c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80011a0:	2b00      	cmp	r3, #0
 80011a2:	d003      	beq.n	80011ac <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80011a4:	69ba      	ldr	r2, [r7, #24]
 80011a6:	693b      	ldr	r3, [r7, #16]
 80011a8:	4313      	orrs	r3, r2
 80011aa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80011ac:	4a24      	ldr	r2, [pc, #144]	; (8001240 <HAL_GPIO_Init+0x304>)
 80011ae:	69bb      	ldr	r3, [r7, #24]
 80011b0:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80011b2:	4b23      	ldr	r3, [pc, #140]	; (8001240 <HAL_GPIO_Init+0x304>)
 80011b4:	689b      	ldr	r3, [r3, #8]
 80011b6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80011b8:	693b      	ldr	r3, [r7, #16]
 80011ba:	43db      	mvns	r3, r3
 80011bc:	69ba      	ldr	r2, [r7, #24]
 80011be:	4013      	ands	r3, r2
 80011c0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80011c2:	683b      	ldr	r3, [r7, #0]
 80011c4:	685b      	ldr	r3, [r3, #4]
 80011c6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	d003      	beq.n	80011d6 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80011ce:	69ba      	ldr	r2, [r7, #24]
 80011d0:	693b      	ldr	r3, [r7, #16]
 80011d2:	4313      	orrs	r3, r2
 80011d4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80011d6:	4a1a      	ldr	r2, [pc, #104]	; (8001240 <HAL_GPIO_Init+0x304>)
 80011d8:	69bb      	ldr	r3, [r7, #24]
 80011da:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80011dc:	4b18      	ldr	r3, [pc, #96]	; (8001240 <HAL_GPIO_Init+0x304>)
 80011de:	68db      	ldr	r3, [r3, #12]
 80011e0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80011e2:	693b      	ldr	r3, [r7, #16]
 80011e4:	43db      	mvns	r3, r3
 80011e6:	69ba      	ldr	r2, [r7, #24]
 80011e8:	4013      	ands	r3, r2
 80011ea:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80011ec:	683b      	ldr	r3, [r7, #0]
 80011ee:	685b      	ldr	r3, [r3, #4]
 80011f0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80011f4:	2b00      	cmp	r3, #0
 80011f6:	d003      	beq.n	8001200 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80011f8:	69ba      	ldr	r2, [r7, #24]
 80011fa:	693b      	ldr	r3, [r7, #16]
 80011fc:	4313      	orrs	r3, r2
 80011fe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001200:	4a0f      	ldr	r2, [pc, #60]	; (8001240 <HAL_GPIO_Init+0x304>)
 8001202:	69bb      	ldr	r3, [r7, #24]
 8001204:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001206:	69fb      	ldr	r3, [r7, #28]
 8001208:	3301      	adds	r3, #1
 800120a:	61fb      	str	r3, [r7, #28]
 800120c:	69fb      	ldr	r3, [r7, #28]
 800120e:	2b0f      	cmp	r3, #15
 8001210:	f67f aea2 	bls.w	8000f58 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001214:	bf00      	nop
 8001216:	bf00      	nop
 8001218:	3724      	adds	r7, #36	; 0x24
 800121a:	46bd      	mov	sp, r7
 800121c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001220:	4770      	bx	lr
 8001222:	bf00      	nop
 8001224:	40023800 	.word	0x40023800
 8001228:	40013800 	.word	0x40013800
 800122c:	40020000 	.word	0x40020000
 8001230:	40020400 	.word	0x40020400
 8001234:	40020800 	.word	0x40020800
 8001238:	40020c00 	.word	0x40020c00
 800123c:	40021000 	.word	0x40021000
 8001240:	40013c00 	.word	0x40013c00

08001244 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001244:	b580      	push	{r7, lr}
 8001246:	b086      	sub	sp, #24
 8001248:	af00      	add	r7, sp, #0
 800124a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	2b00      	cmp	r3, #0
 8001250:	d101      	bne.n	8001256 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001252:	2301      	movs	r3, #1
 8001254:	e267      	b.n	8001726 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	681b      	ldr	r3, [r3, #0]
 800125a:	f003 0301 	and.w	r3, r3, #1
 800125e:	2b00      	cmp	r3, #0
 8001260:	d075      	beq.n	800134e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001262:	4b88      	ldr	r3, [pc, #544]	; (8001484 <HAL_RCC_OscConfig+0x240>)
 8001264:	689b      	ldr	r3, [r3, #8]
 8001266:	f003 030c 	and.w	r3, r3, #12
 800126a:	2b04      	cmp	r3, #4
 800126c:	d00c      	beq.n	8001288 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800126e:	4b85      	ldr	r3, [pc, #532]	; (8001484 <HAL_RCC_OscConfig+0x240>)
 8001270:	689b      	ldr	r3, [r3, #8]
 8001272:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001276:	2b08      	cmp	r3, #8
 8001278:	d112      	bne.n	80012a0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800127a:	4b82      	ldr	r3, [pc, #520]	; (8001484 <HAL_RCC_OscConfig+0x240>)
 800127c:	685b      	ldr	r3, [r3, #4]
 800127e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001282:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001286:	d10b      	bne.n	80012a0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001288:	4b7e      	ldr	r3, [pc, #504]	; (8001484 <HAL_RCC_OscConfig+0x240>)
 800128a:	681b      	ldr	r3, [r3, #0]
 800128c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001290:	2b00      	cmp	r3, #0
 8001292:	d05b      	beq.n	800134c <HAL_RCC_OscConfig+0x108>
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	685b      	ldr	r3, [r3, #4]
 8001298:	2b00      	cmp	r3, #0
 800129a:	d157      	bne.n	800134c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800129c:	2301      	movs	r3, #1
 800129e:	e242      	b.n	8001726 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	685b      	ldr	r3, [r3, #4]
 80012a4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80012a8:	d106      	bne.n	80012b8 <HAL_RCC_OscConfig+0x74>
 80012aa:	4b76      	ldr	r3, [pc, #472]	; (8001484 <HAL_RCC_OscConfig+0x240>)
 80012ac:	681b      	ldr	r3, [r3, #0]
 80012ae:	4a75      	ldr	r2, [pc, #468]	; (8001484 <HAL_RCC_OscConfig+0x240>)
 80012b0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80012b4:	6013      	str	r3, [r2, #0]
 80012b6:	e01d      	b.n	80012f4 <HAL_RCC_OscConfig+0xb0>
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	685b      	ldr	r3, [r3, #4]
 80012bc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80012c0:	d10c      	bne.n	80012dc <HAL_RCC_OscConfig+0x98>
 80012c2:	4b70      	ldr	r3, [pc, #448]	; (8001484 <HAL_RCC_OscConfig+0x240>)
 80012c4:	681b      	ldr	r3, [r3, #0]
 80012c6:	4a6f      	ldr	r2, [pc, #444]	; (8001484 <HAL_RCC_OscConfig+0x240>)
 80012c8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80012cc:	6013      	str	r3, [r2, #0]
 80012ce:	4b6d      	ldr	r3, [pc, #436]	; (8001484 <HAL_RCC_OscConfig+0x240>)
 80012d0:	681b      	ldr	r3, [r3, #0]
 80012d2:	4a6c      	ldr	r2, [pc, #432]	; (8001484 <HAL_RCC_OscConfig+0x240>)
 80012d4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80012d8:	6013      	str	r3, [r2, #0]
 80012da:	e00b      	b.n	80012f4 <HAL_RCC_OscConfig+0xb0>
 80012dc:	4b69      	ldr	r3, [pc, #420]	; (8001484 <HAL_RCC_OscConfig+0x240>)
 80012de:	681b      	ldr	r3, [r3, #0]
 80012e0:	4a68      	ldr	r2, [pc, #416]	; (8001484 <HAL_RCC_OscConfig+0x240>)
 80012e2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80012e6:	6013      	str	r3, [r2, #0]
 80012e8:	4b66      	ldr	r3, [pc, #408]	; (8001484 <HAL_RCC_OscConfig+0x240>)
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	4a65      	ldr	r2, [pc, #404]	; (8001484 <HAL_RCC_OscConfig+0x240>)
 80012ee:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80012f2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	685b      	ldr	r3, [r3, #4]
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	d013      	beq.n	8001324 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80012fc:	f7ff fd30 	bl	8000d60 <HAL_GetTick>
 8001300:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001302:	e008      	b.n	8001316 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001304:	f7ff fd2c 	bl	8000d60 <HAL_GetTick>
 8001308:	4602      	mov	r2, r0
 800130a:	693b      	ldr	r3, [r7, #16]
 800130c:	1ad3      	subs	r3, r2, r3
 800130e:	2b64      	cmp	r3, #100	; 0x64
 8001310:	d901      	bls.n	8001316 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001312:	2303      	movs	r3, #3
 8001314:	e207      	b.n	8001726 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001316:	4b5b      	ldr	r3, [pc, #364]	; (8001484 <HAL_RCC_OscConfig+0x240>)
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800131e:	2b00      	cmp	r3, #0
 8001320:	d0f0      	beq.n	8001304 <HAL_RCC_OscConfig+0xc0>
 8001322:	e014      	b.n	800134e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001324:	f7ff fd1c 	bl	8000d60 <HAL_GetTick>
 8001328:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800132a:	e008      	b.n	800133e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800132c:	f7ff fd18 	bl	8000d60 <HAL_GetTick>
 8001330:	4602      	mov	r2, r0
 8001332:	693b      	ldr	r3, [r7, #16]
 8001334:	1ad3      	subs	r3, r2, r3
 8001336:	2b64      	cmp	r3, #100	; 0x64
 8001338:	d901      	bls.n	800133e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800133a:	2303      	movs	r3, #3
 800133c:	e1f3      	b.n	8001726 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800133e:	4b51      	ldr	r3, [pc, #324]	; (8001484 <HAL_RCC_OscConfig+0x240>)
 8001340:	681b      	ldr	r3, [r3, #0]
 8001342:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001346:	2b00      	cmp	r3, #0
 8001348:	d1f0      	bne.n	800132c <HAL_RCC_OscConfig+0xe8>
 800134a:	e000      	b.n	800134e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800134c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	f003 0302 	and.w	r3, r3, #2
 8001356:	2b00      	cmp	r3, #0
 8001358:	d063      	beq.n	8001422 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800135a:	4b4a      	ldr	r3, [pc, #296]	; (8001484 <HAL_RCC_OscConfig+0x240>)
 800135c:	689b      	ldr	r3, [r3, #8]
 800135e:	f003 030c 	and.w	r3, r3, #12
 8001362:	2b00      	cmp	r3, #0
 8001364:	d00b      	beq.n	800137e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001366:	4b47      	ldr	r3, [pc, #284]	; (8001484 <HAL_RCC_OscConfig+0x240>)
 8001368:	689b      	ldr	r3, [r3, #8]
 800136a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800136e:	2b08      	cmp	r3, #8
 8001370:	d11c      	bne.n	80013ac <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001372:	4b44      	ldr	r3, [pc, #272]	; (8001484 <HAL_RCC_OscConfig+0x240>)
 8001374:	685b      	ldr	r3, [r3, #4]
 8001376:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800137a:	2b00      	cmp	r3, #0
 800137c:	d116      	bne.n	80013ac <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800137e:	4b41      	ldr	r3, [pc, #260]	; (8001484 <HAL_RCC_OscConfig+0x240>)
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	f003 0302 	and.w	r3, r3, #2
 8001386:	2b00      	cmp	r3, #0
 8001388:	d005      	beq.n	8001396 <HAL_RCC_OscConfig+0x152>
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	68db      	ldr	r3, [r3, #12]
 800138e:	2b01      	cmp	r3, #1
 8001390:	d001      	beq.n	8001396 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001392:	2301      	movs	r3, #1
 8001394:	e1c7      	b.n	8001726 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001396:	4b3b      	ldr	r3, [pc, #236]	; (8001484 <HAL_RCC_OscConfig+0x240>)
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	691b      	ldr	r3, [r3, #16]
 80013a2:	00db      	lsls	r3, r3, #3
 80013a4:	4937      	ldr	r1, [pc, #220]	; (8001484 <HAL_RCC_OscConfig+0x240>)
 80013a6:	4313      	orrs	r3, r2
 80013a8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80013aa:	e03a      	b.n	8001422 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	68db      	ldr	r3, [r3, #12]
 80013b0:	2b00      	cmp	r3, #0
 80013b2:	d020      	beq.n	80013f6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80013b4:	4b34      	ldr	r3, [pc, #208]	; (8001488 <HAL_RCC_OscConfig+0x244>)
 80013b6:	2201      	movs	r2, #1
 80013b8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80013ba:	f7ff fcd1 	bl	8000d60 <HAL_GetTick>
 80013be:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80013c0:	e008      	b.n	80013d4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80013c2:	f7ff fccd 	bl	8000d60 <HAL_GetTick>
 80013c6:	4602      	mov	r2, r0
 80013c8:	693b      	ldr	r3, [r7, #16]
 80013ca:	1ad3      	subs	r3, r2, r3
 80013cc:	2b02      	cmp	r3, #2
 80013ce:	d901      	bls.n	80013d4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80013d0:	2303      	movs	r3, #3
 80013d2:	e1a8      	b.n	8001726 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80013d4:	4b2b      	ldr	r3, [pc, #172]	; (8001484 <HAL_RCC_OscConfig+0x240>)
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	f003 0302 	and.w	r3, r3, #2
 80013dc:	2b00      	cmp	r3, #0
 80013de:	d0f0      	beq.n	80013c2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80013e0:	4b28      	ldr	r3, [pc, #160]	; (8001484 <HAL_RCC_OscConfig+0x240>)
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	691b      	ldr	r3, [r3, #16]
 80013ec:	00db      	lsls	r3, r3, #3
 80013ee:	4925      	ldr	r1, [pc, #148]	; (8001484 <HAL_RCC_OscConfig+0x240>)
 80013f0:	4313      	orrs	r3, r2
 80013f2:	600b      	str	r3, [r1, #0]
 80013f4:	e015      	b.n	8001422 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80013f6:	4b24      	ldr	r3, [pc, #144]	; (8001488 <HAL_RCC_OscConfig+0x244>)
 80013f8:	2200      	movs	r2, #0
 80013fa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80013fc:	f7ff fcb0 	bl	8000d60 <HAL_GetTick>
 8001400:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001402:	e008      	b.n	8001416 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001404:	f7ff fcac 	bl	8000d60 <HAL_GetTick>
 8001408:	4602      	mov	r2, r0
 800140a:	693b      	ldr	r3, [r7, #16]
 800140c:	1ad3      	subs	r3, r2, r3
 800140e:	2b02      	cmp	r3, #2
 8001410:	d901      	bls.n	8001416 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001412:	2303      	movs	r3, #3
 8001414:	e187      	b.n	8001726 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001416:	4b1b      	ldr	r3, [pc, #108]	; (8001484 <HAL_RCC_OscConfig+0x240>)
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	f003 0302 	and.w	r3, r3, #2
 800141e:	2b00      	cmp	r3, #0
 8001420:	d1f0      	bne.n	8001404 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	681b      	ldr	r3, [r3, #0]
 8001426:	f003 0308 	and.w	r3, r3, #8
 800142a:	2b00      	cmp	r3, #0
 800142c:	d036      	beq.n	800149c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	695b      	ldr	r3, [r3, #20]
 8001432:	2b00      	cmp	r3, #0
 8001434:	d016      	beq.n	8001464 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001436:	4b15      	ldr	r3, [pc, #84]	; (800148c <HAL_RCC_OscConfig+0x248>)
 8001438:	2201      	movs	r2, #1
 800143a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800143c:	f7ff fc90 	bl	8000d60 <HAL_GetTick>
 8001440:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001442:	e008      	b.n	8001456 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001444:	f7ff fc8c 	bl	8000d60 <HAL_GetTick>
 8001448:	4602      	mov	r2, r0
 800144a:	693b      	ldr	r3, [r7, #16]
 800144c:	1ad3      	subs	r3, r2, r3
 800144e:	2b02      	cmp	r3, #2
 8001450:	d901      	bls.n	8001456 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001452:	2303      	movs	r3, #3
 8001454:	e167      	b.n	8001726 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001456:	4b0b      	ldr	r3, [pc, #44]	; (8001484 <HAL_RCC_OscConfig+0x240>)
 8001458:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800145a:	f003 0302 	and.w	r3, r3, #2
 800145e:	2b00      	cmp	r3, #0
 8001460:	d0f0      	beq.n	8001444 <HAL_RCC_OscConfig+0x200>
 8001462:	e01b      	b.n	800149c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001464:	4b09      	ldr	r3, [pc, #36]	; (800148c <HAL_RCC_OscConfig+0x248>)
 8001466:	2200      	movs	r2, #0
 8001468:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800146a:	f7ff fc79 	bl	8000d60 <HAL_GetTick>
 800146e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001470:	e00e      	b.n	8001490 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001472:	f7ff fc75 	bl	8000d60 <HAL_GetTick>
 8001476:	4602      	mov	r2, r0
 8001478:	693b      	ldr	r3, [r7, #16]
 800147a:	1ad3      	subs	r3, r2, r3
 800147c:	2b02      	cmp	r3, #2
 800147e:	d907      	bls.n	8001490 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001480:	2303      	movs	r3, #3
 8001482:	e150      	b.n	8001726 <HAL_RCC_OscConfig+0x4e2>
 8001484:	40023800 	.word	0x40023800
 8001488:	42470000 	.word	0x42470000
 800148c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001490:	4b88      	ldr	r3, [pc, #544]	; (80016b4 <HAL_RCC_OscConfig+0x470>)
 8001492:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001494:	f003 0302 	and.w	r3, r3, #2
 8001498:	2b00      	cmp	r3, #0
 800149a:	d1ea      	bne.n	8001472 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	f003 0304 	and.w	r3, r3, #4
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	f000 8097 	beq.w	80015d8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80014aa:	2300      	movs	r3, #0
 80014ac:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80014ae:	4b81      	ldr	r3, [pc, #516]	; (80016b4 <HAL_RCC_OscConfig+0x470>)
 80014b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014b2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80014b6:	2b00      	cmp	r3, #0
 80014b8:	d10f      	bne.n	80014da <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80014ba:	2300      	movs	r3, #0
 80014bc:	60bb      	str	r3, [r7, #8]
 80014be:	4b7d      	ldr	r3, [pc, #500]	; (80016b4 <HAL_RCC_OscConfig+0x470>)
 80014c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014c2:	4a7c      	ldr	r2, [pc, #496]	; (80016b4 <HAL_RCC_OscConfig+0x470>)
 80014c4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80014c8:	6413      	str	r3, [r2, #64]	; 0x40
 80014ca:	4b7a      	ldr	r3, [pc, #488]	; (80016b4 <HAL_RCC_OscConfig+0x470>)
 80014cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80014d2:	60bb      	str	r3, [r7, #8]
 80014d4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80014d6:	2301      	movs	r3, #1
 80014d8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80014da:	4b77      	ldr	r3, [pc, #476]	; (80016b8 <HAL_RCC_OscConfig+0x474>)
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	d118      	bne.n	8001518 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80014e6:	4b74      	ldr	r3, [pc, #464]	; (80016b8 <HAL_RCC_OscConfig+0x474>)
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	4a73      	ldr	r2, [pc, #460]	; (80016b8 <HAL_RCC_OscConfig+0x474>)
 80014ec:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80014f0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80014f2:	f7ff fc35 	bl	8000d60 <HAL_GetTick>
 80014f6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80014f8:	e008      	b.n	800150c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80014fa:	f7ff fc31 	bl	8000d60 <HAL_GetTick>
 80014fe:	4602      	mov	r2, r0
 8001500:	693b      	ldr	r3, [r7, #16]
 8001502:	1ad3      	subs	r3, r2, r3
 8001504:	2b02      	cmp	r3, #2
 8001506:	d901      	bls.n	800150c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001508:	2303      	movs	r3, #3
 800150a:	e10c      	b.n	8001726 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800150c:	4b6a      	ldr	r3, [pc, #424]	; (80016b8 <HAL_RCC_OscConfig+0x474>)
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001514:	2b00      	cmp	r3, #0
 8001516:	d0f0      	beq.n	80014fa <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	689b      	ldr	r3, [r3, #8]
 800151c:	2b01      	cmp	r3, #1
 800151e:	d106      	bne.n	800152e <HAL_RCC_OscConfig+0x2ea>
 8001520:	4b64      	ldr	r3, [pc, #400]	; (80016b4 <HAL_RCC_OscConfig+0x470>)
 8001522:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001524:	4a63      	ldr	r2, [pc, #396]	; (80016b4 <HAL_RCC_OscConfig+0x470>)
 8001526:	f043 0301 	orr.w	r3, r3, #1
 800152a:	6713      	str	r3, [r2, #112]	; 0x70
 800152c:	e01c      	b.n	8001568 <HAL_RCC_OscConfig+0x324>
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	689b      	ldr	r3, [r3, #8]
 8001532:	2b05      	cmp	r3, #5
 8001534:	d10c      	bne.n	8001550 <HAL_RCC_OscConfig+0x30c>
 8001536:	4b5f      	ldr	r3, [pc, #380]	; (80016b4 <HAL_RCC_OscConfig+0x470>)
 8001538:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800153a:	4a5e      	ldr	r2, [pc, #376]	; (80016b4 <HAL_RCC_OscConfig+0x470>)
 800153c:	f043 0304 	orr.w	r3, r3, #4
 8001540:	6713      	str	r3, [r2, #112]	; 0x70
 8001542:	4b5c      	ldr	r3, [pc, #368]	; (80016b4 <HAL_RCC_OscConfig+0x470>)
 8001544:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001546:	4a5b      	ldr	r2, [pc, #364]	; (80016b4 <HAL_RCC_OscConfig+0x470>)
 8001548:	f043 0301 	orr.w	r3, r3, #1
 800154c:	6713      	str	r3, [r2, #112]	; 0x70
 800154e:	e00b      	b.n	8001568 <HAL_RCC_OscConfig+0x324>
 8001550:	4b58      	ldr	r3, [pc, #352]	; (80016b4 <HAL_RCC_OscConfig+0x470>)
 8001552:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001554:	4a57      	ldr	r2, [pc, #348]	; (80016b4 <HAL_RCC_OscConfig+0x470>)
 8001556:	f023 0301 	bic.w	r3, r3, #1
 800155a:	6713      	str	r3, [r2, #112]	; 0x70
 800155c:	4b55      	ldr	r3, [pc, #340]	; (80016b4 <HAL_RCC_OscConfig+0x470>)
 800155e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001560:	4a54      	ldr	r2, [pc, #336]	; (80016b4 <HAL_RCC_OscConfig+0x470>)
 8001562:	f023 0304 	bic.w	r3, r3, #4
 8001566:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	689b      	ldr	r3, [r3, #8]
 800156c:	2b00      	cmp	r3, #0
 800156e:	d015      	beq.n	800159c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001570:	f7ff fbf6 	bl	8000d60 <HAL_GetTick>
 8001574:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001576:	e00a      	b.n	800158e <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001578:	f7ff fbf2 	bl	8000d60 <HAL_GetTick>
 800157c:	4602      	mov	r2, r0
 800157e:	693b      	ldr	r3, [r7, #16]
 8001580:	1ad3      	subs	r3, r2, r3
 8001582:	f241 3288 	movw	r2, #5000	; 0x1388
 8001586:	4293      	cmp	r3, r2
 8001588:	d901      	bls.n	800158e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800158a:	2303      	movs	r3, #3
 800158c:	e0cb      	b.n	8001726 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800158e:	4b49      	ldr	r3, [pc, #292]	; (80016b4 <HAL_RCC_OscConfig+0x470>)
 8001590:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001592:	f003 0302 	and.w	r3, r3, #2
 8001596:	2b00      	cmp	r3, #0
 8001598:	d0ee      	beq.n	8001578 <HAL_RCC_OscConfig+0x334>
 800159a:	e014      	b.n	80015c6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800159c:	f7ff fbe0 	bl	8000d60 <HAL_GetTick>
 80015a0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80015a2:	e00a      	b.n	80015ba <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80015a4:	f7ff fbdc 	bl	8000d60 <HAL_GetTick>
 80015a8:	4602      	mov	r2, r0
 80015aa:	693b      	ldr	r3, [r7, #16]
 80015ac:	1ad3      	subs	r3, r2, r3
 80015ae:	f241 3288 	movw	r2, #5000	; 0x1388
 80015b2:	4293      	cmp	r3, r2
 80015b4:	d901      	bls.n	80015ba <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80015b6:	2303      	movs	r3, #3
 80015b8:	e0b5      	b.n	8001726 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80015ba:	4b3e      	ldr	r3, [pc, #248]	; (80016b4 <HAL_RCC_OscConfig+0x470>)
 80015bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80015be:	f003 0302 	and.w	r3, r3, #2
 80015c2:	2b00      	cmp	r3, #0
 80015c4:	d1ee      	bne.n	80015a4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80015c6:	7dfb      	ldrb	r3, [r7, #23]
 80015c8:	2b01      	cmp	r3, #1
 80015ca:	d105      	bne.n	80015d8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80015cc:	4b39      	ldr	r3, [pc, #228]	; (80016b4 <HAL_RCC_OscConfig+0x470>)
 80015ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015d0:	4a38      	ldr	r2, [pc, #224]	; (80016b4 <HAL_RCC_OscConfig+0x470>)
 80015d2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80015d6:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	699b      	ldr	r3, [r3, #24]
 80015dc:	2b00      	cmp	r3, #0
 80015de:	f000 80a1 	beq.w	8001724 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80015e2:	4b34      	ldr	r3, [pc, #208]	; (80016b4 <HAL_RCC_OscConfig+0x470>)
 80015e4:	689b      	ldr	r3, [r3, #8]
 80015e6:	f003 030c 	and.w	r3, r3, #12
 80015ea:	2b08      	cmp	r3, #8
 80015ec:	d05c      	beq.n	80016a8 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	699b      	ldr	r3, [r3, #24]
 80015f2:	2b02      	cmp	r3, #2
 80015f4:	d141      	bne.n	800167a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80015f6:	4b31      	ldr	r3, [pc, #196]	; (80016bc <HAL_RCC_OscConfig+0x478>)
 80015f8:	2200      	movs	r2, #0
 80015fa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015fc:	f7ff fbb0 	bl	8000d60 <HAL_GetTick>
 8001600:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001602:	e008      	b.n	8001616 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001604:	f7ff fbac 	bl	8000d60 <HAL_GetTick>
 8001608:	4602      	mov	r2, r0
 800160a:	693b      	ldr	r3, [r7, #16]
 800160c:	1ad3      	subs	r3, r2, r3
 800160e:	2b02      	cmp	r3, #2
 8001610:	d901      	bls.n	8001616 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8001612:	2303      	movs	r3, #3
 8001614:	e087      	b.n	8001726 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001616:	4b27      	ldr	r3, [pc, #156]	; (80016b4 <HAL_RCC_OscConfig+0x470>)
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800161e:	2b00      	cmp	r3, #0
 8001620:	d1f0      	bne.n	8001604 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	69da      	ldr	r2, [r3, #28]
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	6a1b      	ldr	r3, [r3, #32]
 800162a:	431a      	orrs	r2, r3
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001630:	019b      	lsls	r3, r3, #6
 8001632:	431a      	orrs	r2, r3
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001638:	085b      	lsrs	r3, r3, #1
 800163a:	3b01      	subs	r3, #1
 800163c:	041b      	lsls	r3, r3, #16
 800163e:	431a      	orrs	r2, r3
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001644:	061b      	lsls	r3, r3, #24
 8001646:	491b      	ldr	r1, [pc, #108]	; (80016b4 <HAL_RCC_OscConfig+0x470>)
 8001648:	4313      	orrs	r3, r2
 800164a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800164c:	4b1b      	ldr	r3, [pc, #108]	; (80016bc <HAL_RCC_OscConfig+0x478>)
 800164e:	2201      	movs	r2, #1
 8001650:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001652:	f7ff fb85 	bl	8000d60 <HAL_GetTick>
 8001656:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001658:	e008      	b.n	800166c <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800165a:	f7ff fb81 	bl	8000d60 <HAL_GetTick>
 800165e:	4602      	mov	r2, r0
 8001660:	693b      	ldr	r3, [r7, #16]
 8001662:	1ad3      	subs	r3, r2, r3
 8001664:	2b02      	cmp	r3, #2
 8001666:	d901      	bls.n	800166c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001668:	2303      	movs	r3, #3
 800166a:	e05c      	b.n	8001726 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800166c:	4b11      	ldr	r3, [pc, #68]	; (80016b4 <HAL_RCC_OscConfig+0x470>)
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001674:	2b00      	cmp	r3, #0
 8001676:	d0f0      	beq.n	800165a <HAL_RCC_OscConfig+0x416>
 8001678:	e054      	b.n	8001724 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800167a:	4b10      	ldr	r3, [pc, #64]	; (80016bc <HAL_RCC_OscConfig+0x478>)
 800167c:	2200      	movs	r2, #0
 800167e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001680:	f7ff fb6e 	bl	8000d60 <HAL_GetTick>
 8001684:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001686:	e008      	b.n	800169a <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001688:	f7ff fb6a 	bl	8000d60 <HAL_GetTick>
 800168c:	4602      	mov	r2, r0
 800168e:	693b      	ldr	r3, [r7, #16]
 8001690:	1ad3      	subs	r3, r2, r3
 8001692:	2b02      	cmp	r3, #2
 8001694:	d901      	bls.n	800169a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8001696:	2303      	movs	r3, #3
 8001698:	e045      	b.n	8001726 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800169a:	4b06      	ldr	r3, [pc, #24]	; (80016b4 <HAL_RCC_OscConfig+0x470>)
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	d1f0      	bne.n	8001688 <HAL_RCC_OscConfig+0x444>
 80016a6:	e03d      	b.n	8001724 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	699b      	ldr	r3, [r3, #24]
 80016ac:	2b01      	cmp	r3, #1
 80016ae:	d107      	bne.n	80016c0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80016b0:	2301      	movs	r3, #1
 80016b2:	e038      	b.n	8001726 <HAL_RCC_OscConfig+0x4e2>
 80016b4:	40023800 	.word	0x40023800
 80016b8:	40007000 	.word	0x40007000
 80016bc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80016c0:	4b1b      	ldr	r3, [pc, #108]	; (8001730 <HAL_RCC_OscConfig+0x4ec>)
 80016c2:	685b      	ldr	r3, [r3, #4]
 80016c4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	699b      	ldr	r3, [r3, #24]
 80016ca:	2b01      	cmp	r3, #1
 80016cc:	d028      	beq.n	8001720 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80016ce:	68fb      	ldr	r3, [r7, #12]
 80016d0:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80016d8:	429a      	cmp	r2, r3
 80016da:	d121      	bne.n	8001720 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80016dc:	68fb      	ldr	r3, [r7, #12]
 80016de:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80016e6:	429a      	cmp	r2, r3
 80016e8:	d11a      	bne.n	8001720 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80016ea:	68fa      	ldr	r2, [r7, #12]
 80016ec:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80016f0:	4013      	ands	r3, r2
 80016f2:	687a      	ldr	r2, [r7, #4]
 80016f4:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80016f6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80016f8:	4293      	cmp	r3, r2
 80016fa:	d111      	bne.n	8001720 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80016fc:	68fb      	ldr	r3, [r7, #12]
 80016fe:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001706:	085b      	lsrs	r3, r3, #1
 8001708:	3b01      	subs	r3, #1
 800170a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800170c:	429a      	cmp	r2, r3
 800170e:	d107      	bne.n	8001720 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001710:	68fb      	ldr	r3, [r7, #12]
 8001712:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800171a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800171c:	429a      	cmp	r2, r3
 800171e:	d001      	beq.n	8001724 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8001720:	2301      	movs	r3, #1
 8001722:	e000      	b.n	8001726 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8001724:	2300      	movs	r3, #0
}
 8001726:	4618      	mov	r0, r3
 8001728:	3718      	adds	r7, #24
 800172a:	46bd      	mov	sp, r7
 800172c:	bd80      	pop	{r7, pc}
 800172e:	bf00      	nop
 8001730:	40023800 	.word	0x40023800

08001734 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001734:	b580      	push	{r7, lr}
 8001736:	b084      	sub	sp, #16
 8001738:	af00      	add	r7, sp, #0
 800173a:	6078      	str	r0, [r7, #4]
 800173c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	2b00      	cmp	r3, #0
 8001742:	d101      	bne.n	8001748 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001744:	2301      	movs	r3, #1
 8001746:	e0cc      	b.n	80018e2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001748:	4b68      	ldr	r3, [pc, #416]	; (80018ec <HAL_RCC_ClockConfig+0x1b8>)
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	f003 0307 	and.w	r3, r3, #7
 8001750:	683a      	ldr	r2, [r7, #0]
 8001752:	429a      	cmp	r2, r3
 8001754:	d90c      	bls.n	8001770 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001756:	4b65      	ldr	r3, [pc, #404]	; (80018ec <HAL_RCC_ClockConfig+0x1b8>)
 8001758:	683a      	ldr	r2, [r7, #0]
 800175a:	b2d2      	uxtb	r2, r2
 800175c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800175e:	4b63      	ldr	r3, [pc, #396]	; (80018ec <HAL_RCC_ClockConfig+0x1b8>)
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	f003 0307 	and.w	r3, r3, #7
 8001766:	683a      	ldr	r2, [r7, #0]
 8001768:	429a      	cmp	r2, r3
 800176a:	d001      	beq.n	8001770 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800176c:	2301      	movs	r3, #1
 800176e:	e0b8      	b.n	80018e2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	f003 0302 	and.w	r3, r3, #2
 8001778:	2b00      	cmp	r3, #0
 800177a:	d020      	beq.n	80017be <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	f003 0304 	and.w	r3, r3, #4
 8001784:	2b00      	cmp	r3, #0
 8001786:	d005      	beq.n	8001794 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001788:	4b59      	ldr	r3, [pc, #356]	; (80018f0 <HAL_RCC_ClockConfig+0x1bc>)
 800178a:	689b      	ldr	r3, [r3, #8]
 800178c:	4a58      	ldr	r2, [pc, #352]	; (80018f0 <HAL_RCC_ClockConfig+0x1bc>)
 800178e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001792:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	f003 0308 	and.w	r3, r3, #8
 800179c:	2b00      	cmp	r3, #0
 800179e:	d005      	beq.n	80017ac <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80017a0:	4b53      	ldr	r3, [pc, #332]	; (80018f0 <HAL_RCC_ClockConfig+0x1bc>)
 80017a2:	689b      	ldr	r3, [r3, #8]
 80017a4:	4a52      	ldr	r2, [pc, #328]	; (80018f0 <HAL_RCC_ClockConfig+0x1bc>)
 80017a6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80017aa:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80017ac:	4b50      	ldr	r3, [pc, #320]	; (80018f0 <HAL_RCC_ClockConfig+0x1bc>)
 80017ae:	689b      	ldr	r3, [r3, #8]
 80017b0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	689b      	ldr	r3, [r3, #8]
 80017b8:	494d      	ldr	r1, [pc, #308]	; (80018f0 <HAL_RCC_ClockConfig+0x1bc>)
 80017ba:	4313      	orrs	r3, r2
 80017bc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	f003 0301 	and.w	r3, r3, #1
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d044      	beq.n	8001854 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	685b      	ldr	r3, [r3, #4]
 80017ce:	2b01      	cmp	r3, #1
 80017d0:	d107      	bne.n	80017e2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80017d2:	4b47      	ldr	r3, [pc, #284]	; (80018f0 <HAL_RCC_ClockConfig+0x1bc>)
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80017da:	2b00      	cmp	r3, #0
 80017dc:	d119      	bne.n	8001812 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80017de:	2301      	movs	r3, #1
 80017e0:	e07f      	b.n	80018e2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	685b      	ldr	r3, [r3, #4]
 80017e6:	2b02      	cmp	r3, #2
 80017e8:	d003      	beq.n	80017f2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80017ee:	2b03      	cmp	r3, #3
 80017f0:	d107      	bne.n	8001802 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80017f2:	4b3f      	ldr	r3, [pc, #252]	; (80018f0 <HAL_RCC_ClockConfig+0x1bc>)
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80017fa:	2b00      	cmp	r3, #0
 80017fc:	d109      	bne.n	8001812 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80017fe:	2301      	movs	r3, #1
 8001800:	e06f      	b.n	80018e2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001802:	4b3b      	ldr	r3, [pc, #236]	; (80018f0 <HAL_RCC_ClockConfig+0x1bc>)
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	f003 0302 	and.w	r3, r3, #2
 800180a:	2b00      	cmp	r3, #0
 800180c:	d101      	bne.n	8001812 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800180e:	2301      	movs	r3, #1
 8001810:	e067      	b.n	80018e2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001812:	4b37      	ldr	r3, [pc, #220]	; (80018f0 <HAL_RCC_ClockConfig+0x1bc>)
 8001814:	689b      	ldr	r3, [r3, #8]
 8001816:	f023 0203 	bic.w	r2, r3, #3
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	685b      	ldr	r3, [r3, #4]
 800181e:	4934      	ldr	r1, [pc, #208]	; (80018f0 <HAL_RCC_ClockConfig+0x1bc>)
 8001820:	4313      	orrs	r3, r2
 8001822:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001824:	f7ff fa9c 	bl	8000d60 <HAL_GetTick>
 8001828:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800182a:	e00a      	b.n	8001842 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800182c:	f7ff fa98 	bl	8000d60 <HAL_GetTick>
 8001830:	4602      	mov	r2, r0
 8001832:	68fb      	ldr	r3, [r7, #12]
 8001834:	1ad3      	subs	r3, r2, r3
 8001836:	f241 3288 	movw	r2, #5000	; 0x1388
 800183a:	4293      	cmp	r3, r2
 800183c:	d901      	bls.n	8001842 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800183e:	2303      	movs	r3, #3
 8001840:	e04f      	b.n	80018e2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001842:	4b2b      	ldr	r3, [pc, #172]	; (80018f0 <HAL_RCC_ClockConfig+0x1bc>)
 8001844:	689b      	ldr	r3, [r3, #8]
 8001846:	f003 020c 	and.w	r2, r3, #12
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	685b      	ldr	r3, [r3, #4]
 800184e:	009b      	lsls	r3, r3, #2
 8001850:	429a      	cmp	r2, r3
 8001852:	d1eb      	bne.n	800182c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001854:	4b25      	ldr	r3, [pc, #148]	; (80018ec <HAL_RCC_ClockConfig+0x1b8>)
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	f003 0307 	and.w	r3, r3, #7
 800185c:	683a      	ldr	r2, [r7, #0]
 800185e:	429a      	cmp	r2, r3
 8001860:	d20c      	bcs.n	800187c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001862:	4b22      	ldr	r3, [pc, #136]	; (80018ec <HAL_RCC_ClockConfig+0x1b8>)
 8001864:	683a      	ldr	r2, [r7, #0]
 8001866:	b2d2      	uxtb	r2, r2
 8001868:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800186a:	4b20      	ldr	r3, [pc, #128]	; (80018ec <HAL_RCC_ClockConfig+0x1b8>)
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	f003 0307 	and.w	r3, r3, #7
 8001872:	683a      	ldr	r2, [r7, #0]
 8001874:	429a      	cmp	r2, r3
 8001876:	d001      	beq.n	800187c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001878:	2301      	movs	r3, #1
 800187a:	e032      	b.n	80018e2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	f003 0304 	and.w	r3, r3, #4
 8001884:	2b00      	cmp	r3, #0
 8001886:	d008      	beq.n	800189a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001888:	4b19      	ldr	r3, [pc, #100]	; (80018f0 <HAL_RCC_ClockConfig+0x1bc>)
 800188a:	689b      	ldr	r3, [r3, #8]
 800188c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	68db      	ldr	r3, [r3, #12]
 8001894:	4916      	ldr	r1, [pc, #88]	; (80018f0 <HAL_RCC_ClockConfig+0x1bc>)
 8001896:	4313      	orrs	r3, r2
 8001898:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	f003 0308 	and.w	r3, r3, #8
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	d009      	beq.n	80018ba <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80018a6:	4b12      	ldr	r3, [pc, #72]	; (80018f0 <HAL_RCC_ClockConfig+0x1bc>)
 80018a8:	689b      	ldr	r3, [r3, #8]
 80018aa:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	691b      	ldr	r3, [r3, #16]
 80018b2:	00db      	lsls	r3, r3, #3
 80018b4:	490e      	ldr	r1, [pc, #56]	; (80018f0 <HAL_RCC_ClockConfig+0x1bc>)
 80018b6:	4313      	orrs	r3, r2
 80018b8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80018ba:	f000 f821 	bl	8001900 <HAL_RCC_GetSysClockFreq>
 80018be:	4602      	mov	r2, r0
 80018c0:	4b0b      	ldr	r3, [pc, #44]	; (80018f0 <HAL_RCC_ClockConfig+0x1bc>)
 80018c2:	689b      	ldr	r3, [r3, #8]
 80018c4:	091b      	lsrs	r3, r3, #4
 80018c6:	f003 030f 	and.w	r3, r3, #15
 80018ca:	490a      	ldr	r1, [pc, #40]	; (80018f4 <HAL_RCC_ClockConfig+0x1c0>)
 80018cc:	5ccb      	ldrb	r3, [r1, r3]
 80018ce:	fa22 f303 	lsr.w	r3, r2, r3
 80018d2:	4a09      	ldr	r2, [pc, #36]	; (80018f8 <HAL_RCC_ClockConfig+0x1c4>)
 80018d4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80018d6:	4b09      	ldr	r3, [pc, #36]	; (80018fc <HAL_RCC_ClockConfig+0x1c8>)
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	4618      	mov	r0, r3
 80018dc:	f7ff f864 	bl	80009a8 <HAL_InitTick>

  return HAL_OK;
 80018e0:	2300      	movs	r3, #0
}
 80018e2:	4618      	mov	r0, r3
 80018e4:	3710      	adds	r7, #16
 80018e6:	46bd      	mov	sp, r7
 80018e8:	bd80      	pop	{r7, pc}
 80018ea:	bf00      	nop
 80018ec:	40023c00 	.word	0x40023c00
 80018f0:	40023800 	.word	0x40023800
 80018f4:	08006028 	.word	0x08006028
 80018f8:	20000000 	.word	0x20000000
 80018fc:	20000004 	.word	0x20000004

08001900 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001900:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001904:	b090      	sub	sp, #64	; 0x40
 8001906:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8001908:	2300      	movs	r3, #0
 800190a:	637b      	str	r3, [r7, #52]	; 0x34
 800190c:	2300      	movs	r3, #0
 800190e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001910:	2300      	movs	r3, #0
 8001912:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8001914:	2300      	movs	r3, #0
 8001916:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001918:	4b59      	ldr	r3, [pc, #356]	; (8001a80 <HAL_RCC_GetSysClockFreq+0x180>)
 800191a:	689b      	ldr	r3, [r3, #8]
 800191c:	f003 030c 	and.w	r3, r3, #12
 8001920:	2b08      	cmp	r3, #8
 8001922:	d00d      	beq.n	8001940 <HAL_RCC_GetSysClockFreq+0x40>
 8001924:	2b08      	cmp	r3, #8
 8001926:	f200 80a1 	bhi.w	8001a6c <HAL_RCC_GetSysClockFreq+0x16c>
 800192a:	2b00      	cmp	r3, #0
 800192c:	d002      	beq.n	8001934 <HAL_RCC_GetSysClockFreq+0x34>
 800192e:	2b04      	cmp	r3, #4
 8001930:	d003      	beq.n	800193a <HAL_RCC_GetSysClockFreq+0x3a>
 8001932:	e09b      	b.n	8001a6c <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001934:	4b53      	ldr	r3, [pc, #332]	; (8001a84 <HAL_RCC_GetSysClockFreq+0x184>)
 8001936:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8001938:	e09b      	b.n	8001a72 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800193a:	4b53      	ldr	r3, [pc, #332]	; (8001a88 <HAL_RCC_GetSysClockFreq+0x188>)
 800193c:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800193e:	e098      	b.n	8001a72 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001940:	4b4f      	ldr	r3, [pc, #316]	; (8001a80 <HAL_RCC_GetSysClockFreq+0x180>)
 8001942:	685b      	ldr	r3, [r3, #4]
 8001944:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001948:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800194a:	4b4d      	ldr	r3, [pc, #308]	; (8001a80 <HAL_RCC_GetSysClockFreq+0x180>)
 800194c:	685b      	ldr	r3, [r3, #4]
 800194e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001952:	2b00      	cmp	r3, #0
 8001954:	d028      	beq.n	80019a8 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001956:	4b4a      	ldr	r3, [pc, #296]	; (8001a80 <HAL_RCC_GetSysClockFreq+0x180>)
 8001958:	685b      	ldr	r3, [r3, #4]
 800195a:	099b      	lsrs	r3, r3, #6
 800195c:	2200      	movs	r2, #0
 800195e:	623b      	str	r3, [r7, #32]
 8001960:	627a      	str	r2, [r7, #36]	; 0x24
 8001962:	6a3b      	ldr	r3, [r7, #32]
 8001964:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8001968:	2100      	movs	r1, #0
 800196a:	4b47      	ldr	r3, [pc, #284]	; (8001a88 <HAL_RCC_GetSysClockFreq+0x188>)
 800196c:	fb03 f201 	mul.w	r2, r3, r1
 8001970:	2300      	movs	r3, #0
 8001972:	fb00 f303 	mul.w	r3, r0, r3
 8001976:	4413      	add	r3, r2
 8001978:	4a43      	ldr	r2, [pc, #268]	; (8001a88 <HAL_RCC_GetSysClockFreq+0x188>)
 800197a:	fba0 1202 	umull	r1, r2, r0, r2
 800197e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8001980:	460a      	mov	r2, r1
 8001982:	62ba      	str	r2, [r7, #40]	; 0x28
 8001984:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001986:	4413      	add	r3, r2
 8001988:	62fb      	str	r3, [r7, #44]	; 0x2c
 800198a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800198c:	2200      	movs	r2, #0
 800198e:	61bb      	str	r3, [r7, #24]
 8001990:	61fa      	str	r2, [r7, #28]
 8001992:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001996:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800199a:	f7fe fc71 	bl	8000280 <__aeabi_uldivmod>
 800199e:	4602      	mov	r2, r0
 80019a0:	460b      	mov	r3, r1
 80019a2:	4613      	mov	r3, r2
 80019a4:	63fb      	str	r3, [r7, #60]	; 0x3c
 80019a6:	e053      	b.n	8001a50 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80019a8:	4b35      	ldr	r3, [pc, #212]	; (8001a80 <HAL_RCC_GetSysClockFreq+0x180>)
 80019aa:	685b      	ldr	r3, [r3, #4]
 80019ac:	099b      	lsrs	r3, r3, #6
 80019ae:	2200      	movs	r2, #0
 80019b0:	613b      	str	r3, [r7, #16]
 80019b2:	617a      	str	r2, [r7, #20]
 80019b4:	693b      	ldr	r3, [r7, #16]
 80019b6:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80019ba:	f04f 0b00 	mov.w	fp, #0
 80019be:	4652      	mov	r2, sl
 80019c0:	465b      	mov	r3, fp
 80019c2:	f04f 0000 	mov.w	r0, #0
 80019c6:	f04f 0100 	mov.w	r1, #0
 80019ca:	0159      	lsls	r1, r3, #5
 80019cc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80019d0:	0150      	lsls	r0, r2, #5
 80019d2:	4602      	mov	r2, r0
 80019d4:	460b      	mov	r3, r1
 80019d6:	ebb2 080a 	subs.w	r8, r2, sl
 80019da:	eb63 090b 	sbc.w	r9, r3, fp
 80019de:	f04f 0200 	mov.w	r2, #0
 80019e2:	f04f 0300 	mov.w	r3, #0
 80019e6:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80019ea:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80019ee:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80019f2:	ebb2 0408 	subs.w	r4, r2, r8
 80019f6:	eb63 0509 	sbc.w	r5, r3, r9
 80019fa:	f04f 0200 	mov.w	r2, #0
 80019fe:	f04f 0300 	mov.w	r3, #0
 8001a02:	00eb      	lsls	r3, r5, #3
 8001a04:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001a08:	00e2      	lsls	r2, r4, #3
 8001a0a:	4614      	mov	r4, r2
 8001a0c:	461d      	mov	r5, r3
 8001a0e:	eb14 030a 	adds.w	r3, r4, sl
 8001a12:	603b      	str	r3, [r7, #0]
 8001a14:	eb45 030b 	adc.w	r3, r5, fp
 8001a18:	607b      	str	r3, [r7, #4]
 8001a1a:	f04f 0200 	mov.w	r2, #0
 8001a1e:	f04f 0300 	mov.w	r3, #0
 8001a22:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001a26:	4629      	mov	r1, r5
 8001a28:	028b      	lsls	r3, r1, #10
 8001a2a:	4621      	mov	r1, r4
 8001a2c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001a30:	4621      	mov	r1, r4
 8001a32:	028a      	lsls	r2, r1, #10
 8001a34:	4610      	mov	r0, r2
 8001a36:	4619      	mov	r1, r3
 8001a38:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001a3a:	2200      	movs	r2, #0
 8001a3c:	60bb      	str	r3, [r7, #8]
 8001a3e:	60fa      	str	r2, [r7, #12]
 8001a40:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001a44:	f7fe fc1c 	bl	8000280 <__aeabi_uldivmod>
 8001a48:	4602      	mov	r2, r0
 8001a4a:	460b      	mov	r3, r1
 8001a4c:	4613      	mov	r3, r2
 8001a4e:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001a50:	4b0b      	ldr	r3, [pc, #44]	; (8001a80 <HAL_RCC_GetSysClockFreq+0x180>)
 8001a52:	685b      	ldr	r3, [r3, #4]
 8001a54:	0c1b      	lsrs	r3, r3, #16
 8001a56:	f003 0303 	and.w	r3, r3, #3
 8001a5a:	3301      	adds	r3, #1
 8001a5c:	005b      	lsls	r3, r3, #1
 8001a5e:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8001a60:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8001a62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001a64:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a68:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8001a6a:	e002      	b.n	8001a72 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001a6c:	4b05      	ldr	r3, [pc, #20]	; (8001a84 <HAL_RCC_GetSysClockFreq+0x184>)
 8001a6e:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8001a70:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001a72:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8001a74:	4618      	mov	r0, r3
 8001a76:	3740      	adds	r7, #64	; 0x40
 8001a78:	46bd      	mov	sp, r7
 8001a7a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001a7e:	bf00      	nop
 8001a80:	40023800 	.word	0x40023800
 8001a84:	00f42400 	.word	0x00f42400
 8001a88:	017d7840 	.word	0x017d7840

08001a8c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001a8c:	b480      	push	{r7}
 8001a8e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001a90:	4b03      	ldr	r3, [pc, #12]	; (8001aa0 <HAL_RCC_GetHCLKFreq+0x14>)
 8001a92:	681b      	ldr	r3, [r3, #0]
}
 8001a94:	4618      	mov	r0, r3
 8001a96:	46bd      	mov	sp, r7
 8001a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a9c:	4770      	bx	lr
 8001a9e:	bf00      	nop
 8001aa0:	20000000 	.word	0x20000000

08001aa4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001aa4:	b580      	push	{r7, lr}
 8001aa6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001aa8:	f7ff fff0 	bl	8001a8c <HAL_RCC_GetHCLKFreq>
 8001aac:	4602      	mov	r2, r0
 8001aae:	4b05      	ldr	r3, [pc, #20]	; (8001ac4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001ab0:	689b      	ldr	r3, [r3, #8]
 8001ab2:	0a9b      	lsrs	r3, r3, #10
 8001ab4:	f003 0307 	and.w	r3, r3, #7
 8001ab8:	4903      	ldr	r1, [pc, #12]	; (8001ac8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001aba:	5ccb      	ldrb	r3, [r1, r3]
 8001abc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001ac0:	4618      	mov	r0, r3
 8001ac2:	bd80      	pop	{r7, pc}
 8001ac4:	40023800 	.word	0x40023800
 8001ac8:	08006038 	.word	0x08006038

08001acc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001acc:	b580      	push	{r7, lr}
 8001ace:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001ad0:	f7ff ffdc 	bl	8001a8c <HAL_RCC_GetHCLKFreq>
 8001ad4:	4602      	mov	r2, r0
 8001ad6:	4b05      	ldr	r3, [pc, #20]	; (8001aec <HAL_RCC_GetPCLK2Freq+0x20>)
 8001ad8:	689b      	ldr	r3, [r3, #8]
 8001ada:	0b5b      	lsrs	r3, r3, #13
 8001adc:	f003 0307 	and.w	r3, r3, #7
 8001ae0:	4903      	ldr	r1, [pc, #12]	; (8001af0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001ae2:	5ccb      	ldrb	r3, [r1, r3]
 8001ae4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001ae8:	4618      	mov	r0, r3
 8001aea:	bd80      	pop	{r7, pc}
 8001aec:	40023800 	.word	0x40023800
 8001af0:	08006038 	.word	0x08006038

08001af4 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001af4:	b480      	push	{r7}
 8001af6:	b083      	sub	sp, #12
 8001af8:	af00      	add	r7, sp, #0
 8001afa:	6078      	str	r0, [r7, #4]
 8001afc:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	220f      	movs	r2, #15
 8001b02:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001b04:	4b12      	ldr	r3, [pc, #72]	; (8001b50 <HAL_RCC_GetClockConfig+0x5c>)
 8001b06:	689b      	ldr	r3, [r3, #8]
 8001b08:	f003 0203 	and.w	r2, r3, #3
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001b10:	4b0f      	ldr	r3, [pc, #60]	; (8001b50 <HAL_RCC_GetClockConfig+0x5c>)
 8001b12:	689b      	ldr	r3, [r3, #8]
 8001b14:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001b1c:	4b0c      	ldr	r3, [pc, #48]	; (8001b50 <HAL_RCC_GetClockConfig+0x5c>)
 8001b1e:	689b      	ldr	r3, [r3, #8]
 8001b20:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8001b28:	4b09      	ldr	r3, [pc, #36]	; (8001b50 <HAL_RCC_GetClockConfig+0x5c>)
 8001b2a:	689b      	ldr	r3, [r3, #8]
 8001b2c:	08db      	lsrs	r3, r3, #3
 8001b2e:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8001b36:	4b07      	ldr	r3, [pc, #28]	; (8001b54 <HAL_RCC_GetClockConfig+0x60>)
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	f003 0207 	and.w	r2, r3, #7
 8001b3e:	683b      	ldr	r3, [r7, #0]
 8001b40:	601a      	str	r2, [r3, #0]
}
 8001b42:	bf00      	nop
 8001b44:	370c      	adds	r7, #12
 8001b46:	46bd      	mov	sp, r7
 8001b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b4c:	4770      	bx	lr
 8001b4e:	bf00      	nop
 8001b50:	40023800 	.word	0x40023800
 8001b54:	40023c00 	.word	0x40023c00

08001b58 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001b58:	b580      	push	{r7, lr}
 8001b5a:	b082      	sub	sp, #8
 8001b5c:	af00      	add	r7, sp, #0
 8001b5e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d101      	bne.n	8001b6a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001b66:	2301      	movs	r3, #1
 8001b68:	e041      	b.n	8001bee <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001b70:	b2db      	uxtb	r3, r3
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d106      	bne.n	8001b84 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	2200      	movs	r2, #0
 8001b7a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001b7e:	6878      	ldr	r0, [r7, #4]
 8001b80:	f000 f839 	bl	8001bf6 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	2202      	movs	r2, #2
 8001b88:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	681a      	ldr	r2, [r3, #0]
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	3304      	adds	r3, #4
 8001b94:	4619      	mov	r1, r3
 8001b96:	4610      	mov	r0, r2
 8001b98:	f000 f9ca 	bl	8001f30 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	2201      	movs	r2, #1
 8001ba0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	2201      	movs	r2, #1
 8001ba8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	2201      	movs	r2, #1
 8001bb0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	2201      	movs	r2, #1
 8001bb8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	2201      	movs	r2, #1
 8001bc0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	2201      	movs	r2, #1
 8001bc8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	2201      	movs	r2, #1
 8001bd0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	2201      	movs	r2, #1
 8001bd8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	2201      	movs	r2, #1
 8001be0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	2201      	movs	r2, #1
 8001be8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001bec:	2300      	movs	r3, #0
}
 8001bee:	4618      	mov	r0, r3
 8001bf0:	3708      	adds	r7, #8
 8001bf2:	46bd      	mov	sp, r7
 8001bf4:	bd80      	pop	{r7, pc}

08001bf6 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8001bf6:	b480      	push	{r7}
 8001bf8:	b083      	sub	sp, #12
 8001bfa:	af00      	add	r7, sp, #0
 8001bfc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8001bfe:	bf00      	nop
 8001c00:	370c      	adds	r7, #12
 8001c02:	46bd      	mov	sp, r7
 8001c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c08:	4770      	bx	lr
	...

08001c0c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001c0c:	b480      	push	{r7}
 8001c0e:	b085      	sub	sp, #20
 8001c10:	af00      	add	r7, sp, #0
 8001c12:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001c1a:	b2db      	uxtb	r3, r3
 8001c1c:	2b01      	cmp	r3, #1
 8001c1e:	d001      	beq.n	8001c24 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001c20:	2301      	movs	r3, #1
 8001c22:	e044      	b.n	8001cae <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	2202      	movs	r2, #2
 8001c28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	68da      	ldr	r2, [r3, #12]
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	f042 0201 	orr.w	r2, r2, #1
 8001c3a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	4a1e      	ldr	r2, [pc, #120]	; (8001cbc <HAL_TIM_Base_Start_IT+0xb0>)
 8001c42:	4293      	cmp	r3, r2
 8001c44:	d018      	beq.n	8001c78 <HAL_TIM_Base_Start_IT+0x6c>
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001c4e:	d013      	beq.n	8001c78 <HAL_TIM_Base_Start_IT+0x6c>
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	4a1a      	ldr	r2, [pc, #104]	; (8001cc0 <HAL_TIM_Base_Start_IT+0xb4>)
 8001c56:	4293      	cmp	r3, r2
 8001c58:	d00e      	beq.n	8001c78 <HAL_TIM_Base_Start_IT+0x6c>
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	4a19      	ldr	r2, [pc, #100]	; (8001cc4 <HAL_TIM_Base_Start_IT+0xb8>)
 8001c60:	4293      	cmp	r3, r2
 8001c62:	d009      	beq.n	8001c78 <HAL_TIM_Base_Start_IT+0x6c>
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	4a17      	ldr	r2, [pc, #92]	; (8001cc8 <HAL_TIM_Base_Start_IT+0xbc>)
 8001c6a:	4293      	cmp	r3, r2
 8001c6c:	d004      	beq.n	8001c78 <HAL_TIM_Base_Start_IT+0x6c>
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	4a16      	ldr	r2, [pc, #88]	; (8001ccc <HAL_TIM_Base_Start_IT+0xc0>)
 8001c74:	4293      	cmp	r3, r2
 8001c76:	d111      	bne.n	8001c9c <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	689b      	ldr	r3, [r3, #8]
 8001c7e:	f003 0307 	and.w	r3, r3, #7
 8001c82:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001c84:	68fb      	ldr	r3, [r7, #12]
 8001c86:	2b06      	cmp	r3, #6
 8001c88:	d010      	beq.n	8001cac <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	681a      	ldr	r2, [r3, #0]
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	f042 0201 	orr.w	r2, r2, #1
 8001c98:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001c9a:	e007      	b.n	8001cac <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	681a      	ldr	r2, [r3, #0]
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	f042 0201 	orr.w	r2, r2, #1
 8001caa:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001cac:	2300      	movs	r3, #0
}
 8001cae:	4618      	mov	r0, r3
 8001cb0:	3714      	adds	r7, #20
 8001cb2:	46bd      	mov	sp, r7
 8001cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb8:	4770      	bx	lr
 8001cba:	bf00      	nop
 8001cbc:	40010000 	.word	0x40010000
 8001cc0:	40000400 	.word	0x40000400
 8001cc4:	40000800 	.word	0x40000800
 8001cc8:	40000c00 	.word	0x40000c00
 8001ccc:	40014000 	.word	0x40014000

08001cd0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001cd0:	b580      	push	{r7, lr}
 8001cd2:	b082      	sub	sp, #8
 8001cd4:	af00      	add	r7, sp, #0
 8001cd6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	691b      	ldr	r3, [r3, #16]
 8001cde:	f003 0302 	and.w	r3, r3, #2
 8001ce2:	2b02      	cmp	r3, #2
 8001ce4:	d122      	bne.n	8001d2c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	68db      	ldr	r3, [r3, #12]
 8001cec:	f003 0302 	and.w	r3, r3, #2
 8001cf0:	2b02      	cmp	r3, #2
 8001cf2:	d11b      	bne.n	8001d2c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	f06f 0202 	mvn.w	r2, #2
 8001cfc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	2201      	movs	r2, #1
 8001d02:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	699b      	ldr	r3, [r3, #24]
 8001d0a:	f003 0303 	and.w	r3, r3, #3
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d003      	beq.n	8001d1a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001d12:	6878      	ldr	r0, [r7, #4]
 8001d14:	f000 f8ee 	bl	8001ef4 <HAL_TIM_IC_CaptureCallback>
 8001d18:	e005      	b.n	8001d26 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001d1a:	6878      	ldr	r0, [r7, #4]
 8001d1c:	f000 f8e0 	bl	8001ee0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001d20:	6878      	ldr	r0, [r7, #4]
 8001d22:	f000 f8f1 	bl	8001f08 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	2200      	movs	r2, #0
 8001d2a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	691b      	ldr	r3, [r3, #16]
 8001d32:	f003 0304 	and.w	r3, r3, #4
 8001d36:	2b04      	cmp	r3, #4
 8001d38:	d122      	bne.n	8001d80 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	68db      	ldr	r3, [r3, #12]
 8001d40:	f003 0304 	and.w	r3, r3, #4
 8001d44:	2b04      	cmp	r3, #4
 8001d46:	d11b      	bne.n	8001d80 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	f06f 0204 	mvn.w	r2, #4
 8001d50:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	2202      	movs	r2, #2
 8001d56:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	699b      	ldr	r3, [r3, #24]
 8001d5e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	d003      	beq.n	8001d6e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001d66:	6878      	ldr	r0, [r7, #4]
 8001d68:	f000 f8c4 	bl	8001ef4 <HAL_TIM_IC_CaptureCallback>
 8001d6c:	e005      	b.n	8001d7a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001d6e:	6878      	ldr	r0, [r7, #4]
 8001d70:	f000 f8b6 	bl	8001ee0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001d74:	6878      	ldr	r0, [r7, #4]
 8001d76:	f000 f8c7 	bl	8001f08 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	2200      	movs	r2, #0
 8001d7e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	691b      	ldr	r3, [r3, #16]
 8001d86:	f003 0308 	and.w	r3, r3, #8
 8001d8a:	2b08      	cmp	r3, #8
 8001d8c:	d122      	bne.n	8001dd4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	68db      	ldr	r3, [r3, #12]
 8001d94:	f003 0308 	and.w	r3, r3, #8
 8001d98:	2b08      	cmp	r3, #8
 8001d9a:	d11b      	bne.n	8001dd4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	f06f 0208 	mvn.w	r2, #8
 8001da4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	2204      	movs	r2, #4
 8001daa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	69db      	ldr	r3, [r3, #28]
 8001db2:	f003 0303 	and.w	r3, r3, #3
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d003      	beq.n	8001dc2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001dba:	6878      	ldr	r0, [r7, #4]
 8001dbc:	f000 f89a 	bl	8001ef4 <HAL_TIM_IC_CaptureCallback>
 8001dc0:	e005      	b.n	8001dce <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001dc2:	6878      	ldr	r0, [r7, #4]
 8001dc4:	f000 f88c 	bl	8001ee0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001dc8:	6878      	ldr	r0, [r7, #4]
 8001dca:	f000 f89d 	bl	8001f08 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	2200      	movs	r2, #0
 8001dd2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	691b      	ldr	r3, [r3, #16]
 8001dda:	f003 0310 	and.w	r3, r3, #16
 8001dde:	2b10      	cmp	r3, #16
 8001de0:	d122      	bne.n	8001e28 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	68db      	ldr	r3, [r3, #12]
 8001de8:	f003 0310 	and.w	r3, r3, #16
 8001dec:	2b10      	cmp	r3, #16
 8001dee:	d11b      	bne.n	8001e28 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	f06f 0210 	mvn.w	r2, #16
 8001df8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	2208      	movs	r2, #8
 8001dfe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	69db      	ldr	r3, [r3, #28]
 8001e06:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d003      	beq.n	8001e16 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001e0e:	6878      	ldr	r0, [r7, #4]
 8001e10:	f000 f870 	bl	8001ef4 <HAL_TIM_IC_CaptureCallback>
 8001e14:	e005      	b.n	8001e22 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001e16:	6878      	ldr	r0, [r7, #4]
 8001e18:	f000 f862 	bl	8001ee0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001e1c:	6878      	ldr	r0, [r7, #4]
 8001e1e:	f000 f873 	bl	8001f08 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	2200      	movs	r2, #0
 8001e26:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	691b      	ldr	r3, [r3, #16]
 8001e2e:	f003 0301 	and.w	r3, r3, #1
 8001e32:	2b01      	cmp	r3, #1
 8001e34:	d10e      	bne.n	8001e54 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	68db      	ldr	r3, [r3, #12]
 8001e3c:	f003 0301 	and.w	r3, r3, #1
 8001e40:	2b01      	cmp	r3, #1
 8001e42:	d107      	bne.n	8001e54 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	f06f 0201 	mvn.w	r2, #1
 8001e4c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001e4e:	6878      	ldr	r0, [r7, #4]
 8001e50:	f7fe fd1e 	bl	8000890 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	691b      	ldr	r3, [r3, #16]
 8001e5a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001e5e:	2b80      	cmp	r3, #128	; 0x80
 8001e60:	d10e      	bne.n	8001e80 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	68db      	ldr	r3, [r3, #12]
 8001e68:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001e6c:	2b80      	cmp	r3, #128	; 0x80
 8001e6e:	d107      	bne.n	8001e80 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8001e78:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001e7a:	6878      	ldr	r0, [r7, #4]
 8001e7c:	f000 f8e2 	bl	8002044 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	691b      	ldr	r3, [r3, #16]
 8001e86:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001e8a:	2b40      	cmp	r3, #64	; 0x40
 8001e8c:	d10e      	bne.n	8001eac <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	68db      	ldr	r3, [r3, #12]
 8001e94:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001e98:	2b40      	cmp	r3, #64	; 0x40
 8001e9a:	d107      	bne.n	8001eac <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8001ea4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001ea6:	6878      	ldr	r0, [r7, #4]
 8001ea8:	f000 f838 	bl	8001f1c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	691b      	ldr	r3, [r3, #16]
 8001eb2:	f003 0320 	and.w	r3, r3, #32
 8001eb6:	2b20      	cmp	r3, #32
 8001eb8:	d10e      	bne.n	8001ed8 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	68db      	ldr	r3, [r3, #12]
 8001ec0:	f003 0320 	and.w	r3, r3, #32
 8001ec4:	2b20      	cmp	r3, #32
 8001ec6:	d107      	bne.n	8001ed8 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	f06f 0220 	mvn.w	r2, #32
 8001ed0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001ed2:	6878      	ldr	r0, [r7, #4]
 8001ed4:	f000 f8ac 	bl	8002030 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001ed8:	bf00      	nop
 8001eda:	3708      	adds	r7, #8
 8001edc:	46bd      	mov	sp, r7
 8001ede:	bd80      	pop	{r7, pc}

08001ee0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001ee0:	b480      	push	{r7}
 8001ee2:	b083      	sub	sp, #12
 8001ee4:	af00      	add	r7, sp, #0
 8001ee6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8001ee8:	bf00      	nop
 8001eea:	370c      	adds	r7, #12
 8001eec:	46bd      	mov	sp, r7
 8001eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef2:	4770      	bx	lr

08001ef4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001ef4:	b480      	push	{r7}
 8001ef6:	b083      	sub	sp, #12
 8001ef8:	af00      	add	r7, sp, #0
 8001efa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8001efc:	bf00      	nop
 8001efe:	370c      	adds	r7, #12
 8001f00:	46bd      	mov	sp, r7
 8001f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f06:	4770      	bx	lr

08001f08 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001f08:	b480      	push	{r7}
 8001f0a:	b083      	sub	sp, #12
 8001f0c:	af00      	add	r7, sp, #0
 8001f0e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8001f10:	bf00      	nop
 8001f12:	370c      	adds	r7, #12
 8001f14:	46bd      	mov	sp, r7
 8001f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f1a:	4770      	bx	lr

08001f1c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8001f1c:	b480      	push	{r7}
 8001f1e:	b083      	sub	sp, #12
 8001f20:	af00      	add	r7, sp, #0
 8001f22:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8001f24:	bf00      	nop
 8001f26:	370c      	adds	r7, #12
 8001f28:	46bd      	mov	sp, r7
 8001f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f2e:	4770      	bx	lr

08001f30 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8001f30:	b480      	push	{r7}
 8001f32:	b085      	sub	sp, #20
 8001f34:	af00      	add	r7, sp, #0
 8001f36:	6078      	str	r0, [r7, #4]
 8001f38:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	4a34      	ldr	r2, [pc, #208]	; (8002014 <TIM_Base_SetConfig+0xe4>)
 8001f44:	4293      	cmp	r3, r2
 8001f46:	d00f      	beq.n	8001f68 <TIM_Base_SetConfig+0x38>
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001f4e:	d00b      	beq.n	8001f68 <TIM_Base_SetConfig+0x38>
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	4a31      	ldr	r2, [pc, #196]	; (8002018 <TIM_Base_SetConfig+0xe8>)
 8001f54:	4293      	cmp	r3, r2
 8001f56:	d007      	beq.n	8001f68 <TIM_Base_SetConfig+0x38>
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	4a30      	ldr	r2, [pc, #192]	; (800201c <TIM_Base_SetConfig+0xec>)
 8001f5c:	4293      	cmp	r3, r2
 8001f5e:	d003      	beq.n	8001f68 <TIM_Base_SetConfig+0x38>
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	4a2f      	ldr	r2, [pc, #188]	; (8002020 <TIM_Base_SetConfig+0xf0>)
 8001f64:	4293      	cmp	r3, r2
 8001f66:	d108      	bne.n	8001f7a <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001f68:	68fb      	ldr	r3, [r7, #12]
 8001f6a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001f6e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001f70:	683b      	ldr	r3, [r7, #0]
 8001f72:	685b      	ldr	r3, [r3, #4]
 8001f74:	68fa      	ldr	r2, [r7, #12]
 8001f76:	4313      	orrs	r3, r2
 8001f78:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	4a25      	ldr	r2, [pc, #148]	; (8002014 <TIM_Base_SetConfig+0xe4>)
 8001f7e:	4293      	cmp	r3, r2
 8001f80:	d01b      	beq.n	8001fba <TIM_Base_SetConfig+0x8a>
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001f88:	d017      	beq.n	8001fba <TIM_Base_SetConfig+0x8a>
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	4a22      	ldr	r2, [pc, #136]	; (8002018 <TIM_Base_SetConfig+0xe8>)
 8001f8e:	4293      	cmp	r3, r2
 8001f90:	d013      	beq.n	8001fba <TIM_Base_SetConfig+0x8a>
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	4a21      	ldr	r2, [pc, #132]	; (800201c <TIM_Base_SetConfig+0xec>)
 8001f96:	4293      	cmp	r3, r2
 8001f98:	d00f      	beq.n	8001fba <TIM_Base_SetConfig+0x8a>
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	4a20      	ldr	r2, [pc, #128]	; (8002020 <TIM_Base_SetConfig+0xf0>)
 8001f9e:	4293      	cmp	r3, r2
 8001fa0:	d00b      	beq.n	8001fba <TIM_Base_SetConfig+0x8a>
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	4a1f      	ldr	r2, [pc, #124]	; (8002024 <TIM_Base_SetConfig+0xf4>)
 8001fa6:	4293      	cmp	r3, r2
 8001fa8:	d007      	beq.n	8001fba <TIM_Base_SetConfig+0x8a>
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	4a1e      	ldr	r2, [pc, #120]	; (8002028 <TIM_Base_SetConfig+0xf8>)
 8001fae:	4293      	cmp	r3, r2
 8001fb0:	d003      	beq.n	8001fba <TIM_Base_SetConfig+0x8a>
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	4a1d      	ldr	r2, [pc, #116]	; (800202c <TIM_Base_SetConfig+0xfc>)
 8001fb6:	4293      	cmp	r3, r2
 8001fb8:	d108      	bne.n	8001fcc <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001fba:	68fb      	ldr	r3, [r7, #12]
 8001fbc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001fc0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001fc2:	683b      	ldr	r3, [r7, #0]
 8001fc4:	68db      	ldr	r3, [r3, #12]
 8001fc6:	68fa      	ldr	r2, [r7, #12]
 8001fc8:	4313      	orrs	r3, r2
 8001fca:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001fcc:	68fb      	ldr	r3, [r7, #12]
 8001fce:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8001fd2:	683b      	ldr	r3, [r7, #0]
 8001fd4:	695b      	ldr	r3, [r3, #20]
 8001fd6:	4313      	orrs	r3, r2
 8001fd8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	68fa      	ldr	r2, [r7, #12]
 8001fde:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001fe0:	683b      	ldr	r3, [r7, #0]
 8001fe2:	689a      	ldr	r2, [r3, #8]
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001fe8:	683b      	ldr	r3, [r7, #0]
 8001fea:	681a      	ldr	r2, [r3, #0]
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	4a08      	ldr	r2, [pc, #32]	; (8002014 <TIM_Base_SetConfig+0xe4>)
 8001ff4:	4293      	cmp	r3, r2
 8001ff6:	d103      	bne.n	8002000 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001ff8:	683b      	ldr	r3, [r7, #0]
 8001ffa:	691a      	ldr	r2, [r3, #16]
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	2201      	movs	r2, #1
 8002004:	615a      	str	r2, [r3, #20]
}
 8002006:	bf00      	nop
 8002008:	3714      	adds	r7, #20
 800200a:	46bd      	mov	sp, r7
 800200c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002010:	4770      	bx	lr
 8002012:	bf00      	nop
 8002014:	40010000 	.word	0x40010000
 8002018:	40000400 	.word	0x40000400
 800201c:	40000800 	.word	0x40000800
 8002020:	40000c00 	.word	0x40000c00
 8002024:	40014000 	.word	0x40014000
 8002028:	40014400 	.word	0x40014400
 800202c:	40014800 	.word	0x40014800

08002030 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002030:	b480      	push	{r7}
 8002032:	b083      	sub	sp, #12
 8002034:	af00      	add	r7, sp, #0
 8002036:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002038:	bf00      	nop
 800203a:	370c      	adds	r7, #12
 800203c:	46bd      	mov	sp, r7
 800203e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002042:	4770      	bx	lr

08002044 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002044:	b480      	push	{r7}
 8002046:	b083      	sub	sp, #12
 8002048:	af00      	add	r7, sp, #0
 800204a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800204c:	bf00      	nop
 800204e:	370c      	adds	r7, #12
 8002050:	46bd      	mov	sp, r7
 8002052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002056:	4770      	bx	lr

08002058 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002058:	b580      	push	{r7, lr}
 800205a:	b082      	sub	sp, #8
 800205c:	af00      	add	r7, sp, #0
 800205e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	2b00      	cmp	r3, #0
 8002064:	d101      	bne.n	800206a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002066:	2301      	movs	r3, #1
 8002068:	e03f      	b.n	80020ea <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002070:	b2db      	uxtb	r3, r3
 8002072:	2b00      	cmp	r3, #0
 8002074:	d106      	bne.n	8002084 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	2200      	movs	r2, #0
 800207a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800207e:	6878      	ldr	r0, [r7, #4]
 8002080:	f7fe fc4a 	bl	8000918 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	2224      	movs	r2, #36	; 0x24
 8002088:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	68da      	ldr	r2, [r3, #12]
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800209a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800209c:	6878      	ldr	r0, [r7, #4]
 800209e:	f000 f829 	bl	80020f4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	691a      	ldr	r2, [r3, #16]
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80020b0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	695a      	ldr	r2, [r3, #20]
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80020c0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	68da      	ldr	r2, [r3, #12]
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80020d0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	2200      	movs	r2, #0
 80020d6:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	2220      	movs	r2, #32
 80020dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	2220      	movs	r2, #32
 80020e4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80020e8:	2300      	movs	r3, #0
}
 80020ea:	4618      	mov	r0, r3
 80020ec:	3708      	adds	r7, #8
 80020ee:	46bd      	mov	sp, r7
 80020f0:	bd80      	pop	{r7, pc}
	...

080020f4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80020f4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80020f8:	b0c0      	sub	sp, #256	; 0x100
 80020fa:	af00      	add	r7, sp, #0
 80020fc:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002100:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	691b      	ldr	r3, [r3, #16]
 8002108:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800210c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002110:	68d9      	ldr	r1, [r3, #12]
 8002112:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002116:	681a      	ldr	r2, [r3, #0]
 8002118:	ea40 0301 	orr.w	r3, r0, r1
 800211c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800211e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002122:	689a      	ldr	r2, [r3, #8]
 8002124:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002128:	691b      	ldr	r3, [r3, #16]
 800212a:	431a      	orrs	r2, r3
 800212c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002130:	695b      	ldr	r3, [r3, #20]
 8002132:	431a      	orrs	r2, r3
 8002134:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002138:	69db      	ldr	r3, [r3, #28]
 800213a:	4313      	orrs	r3, r2
 800213c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8002140:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	68db      	ldr	r3, [r3, #12]
 8002148:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800214c:	f021 010c 	bic.w	r1, r1, #12
 8002150:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002154:	681a      	ldr	r2, [r3, #0]
 8002156:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800215a:	430b      	orrs	r3, r1
 800215c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800215e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	695b      	ldr	r3, [r3, #20]
 8002166:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800216a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800216e:	6999      	ldr	r1, [r3, #24]
 8002170:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002174:	681a      	ldr	r2, [r3, #0]
 8002176:	ea40 0301 	orr.w	r3, r0, r1
 800217a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800217c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002180:	681a      	ldr	r2, [r3, #0]
 8002182:	4b8f      	ldr	r3, [pc, #572]	; (80023c0 <UART_SetConfig+0x2cc>)
 8002184:	429a      	cmp	r2, r3
 8002186:	d005      	beq.n	8002194 <UART_SetConfig+0xa0>
 8002188:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800218c:	681a      	ldr	r2, [r3, #0]
 800218e:	4b8d      	ldr	r3, [pc, #564]	; (80023c4 <UART_SetConfig+0x2d0>)
 8002190:	429a      	cmp	r2, r3
 8002192:	d104      	bne.n	800219e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002194:	f7ff fc9a 	bl	8001acc <HAL_RCC_GetPCLK2Freq>
 8002198:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 800219c:	e003      	b.n	80021a6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800219e:	f7ff fc81 	bl	8001aa4 <HAL_RCC_GetPCLK1Freq>
 80021a2:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80021a6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80021aa:	69db      	ldr	r3, [r3, #28]
 80021ac:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80021b0:	f040 810c 	bne.w	80023cc <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80021b4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80021b8:	2200      	movs	r2, #0
 80021ba:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80021be:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80021c2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80021c6:	4622      	mov	r2, r4
 80021c8:	462b      	mov	r3, r5
 80021ca:	1891      	adds	r1, r2, r2
 80021cc:	65b9      	str	r1, [r7, #88]	; 0x58
 80021ce:	415b      	adcs	r3, r3
 80021d0:	65fb      	str	r3, [r7, #92]	; 0x5c
 80021d2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80021d6:	4621      	mov	r1, r4
 80021d8:	eb12 0801 	adds.w	r8, r2, r1
 80021dc:	4629      	mov	r1, r5
 80021de:	eb43 0901 	adc.w	r9, r3, r1
 80021e2:	f04f 0200 	mov.w	r2, #0
 80021e6:	f04f 0300 	mov.w	r3, #0
 80021ea:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80021ee:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80021f2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80021f6:	4690      	mov	r8, r2
 80021f8:	4699      	mov	r9, r3
 80021fa:	4623      	mov	r3, r4
 80021fc:	eb18 0303 	adds.w	r3, r8, r3
 8002200:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8002204:	462b      	mov	r3, r5
 8002206:	eb49 0303 	adc.w	r3, r9, r3
 800220a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800220e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002212:	685b      	ldr	r3, [r3, #4]
 8002214:	2200      	movs	r2, #0
 8002216:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800221a:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800221e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8002222:	460b      	mov	r3, r1
 8002224:	18db      	adds	r3, r3, r3
 8002226:	653b      	str	r3, [r7, #80]	; 0x50
 8002228:	4613      	mov	r3, r2
 800222a:	eb42 0303 	adc.w	r3, r2, r3
 800222e:	657b      	str	r3, [r7, #84]	; 0x54
 8002230:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8002234:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8002238:	f7fe f822 	bl	8000280 <__aeabi_uldivmod>
 800223c:	4602      	mov	r2, r0
 800223e:	460b      	mov	r3, r1
 8002240:	4b61      	ldr	r3, [pc, #388]	; (80023c8 <UART_SetConfig+0x2d4>)
 8002242:	fba3 2302 	umull	r2, r3, r3, r2
 8002246:	095b      	lsrs	r3, r3, #5
 8002248:	011c      	lsls	r4, r3, #4
 800224a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800224e:	2200      	movs	r2, #0
 8002250:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8002254:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8002258:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 800225c:	4642      	mov	r2, r8
 800225e:	464b      	mov	r3, r9
 8002260:	1891      	adds	r1, r2, r2
 8002262:	64b9      	str	r1, [r7, #72]	; 0x48
 8002264:	415b      	adcs	r3, r3
 8002266:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002268:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800226c:	4641      	mov	r1, r8
 800226e:	eb12 0a01 	adds.w	sl, r2, r1
 8002272:	4649      	mov	r1, r9
 8002274:	eb43 0b01 	adc.w	fp, r3, r1
 8002278:	f04f 0200 	mov.w	r2, #0
 800227c:	f04f 0300 	mov.w	r3, #0
 8002280:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002284:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002288:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800228c:	4692      	mov	sl, r2
 800228e:	469b      	mov	fp, r3
 8002290:	4643      	mov	r3, r8
 8002292:	eb1a 0303 	adds.w	r3, sl, r3
 8002296:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800229a:	464b      	mov	r3, r9
 800229c:	eb4b 0303 	adc.w	r3, fp, r3
 80022a0:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80022a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80022a8:	685b      	ldr	r3, [r3, #4]
 80022aa:	2200      	movs	r2, #0
 80022ac:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80022b0:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80022b4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 80022b8:	460b      	mov	r3, r1
 80022ba:	18db      	adds	r3, r3, r3
 80022bc:	643b      	str	r3, [r7, #64]	; 0x40
 80022be:	4613      	mov	r3, r2
 80022c0:	eb42 0303 	adc.w	r3, r2, r3
 80022c4:	647b      	str	r3, [r7, #68]	; 0x44
 80022c6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80022ca:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80022ce:	f7fd ffd7 	bl	8000280 <__aeabi_uldivmod>
 80022d2:	4602      	mov	r2, r0
 80022d4:	460b      	mov	r3, r1
 80022d6:	4611      	mov	r1, r2
 80022d8:	4b3b      	ldr	r3, [pc, #236]	; (80023c8 <UART_SetConfig+0x2d4>)
 80022da:	fba3 2301 	umull	r2, r3, r3, r1
 80022de:	095b      	lsrs	r3, r3, #5
 80022e0:	2264      	movs	r2, #100	; 0x64
 80022e2:	fb02 f303 	mul.w	r3, r2, r3
 80022e6:	1acb      	subs	r3, r1, r3
 80022e8:	00db      	lsls	r3, r3, #3
 80022ea:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80022ee:	4b36      	ldr	r3, [pc, #216]	; (80023c8 <UART_SetConfig+0x2d4>)
 80022f0:	fba3 2302 	umull	r2, r3, r3, r2
 80022f4:	095b      	lsrs	r3, r3, #5
 80022f6:	005b      	lsls	r3, r3, #1
 80022f8:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80022fc:	441c      	add	r4, r3
 80022fe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002302:	2200      	movs	r2, #0
 8002304:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8002308:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 800230c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8002310:	4642      	mov	r2, r8
 8002312:	464b      	mov	r3, r9
 8002314:	1891      	adds	r1, r2, r2
 8002316:	63b9      	str	r1, [r7, #56]	; 0x38
 8002318:	415b      	adcs	r3, r3
 800231a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800231c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8002320:	4641      	mov	r1, r8
 8002322:	1851      	adds	r1, r2, r1
 8002324:	6339      	str	r1, [r7, #48]	; 0x30
 8002326:	4649      	mov	r1, r9
 8002328:	414b      	adcs	r3, r1
 800232a:	637b      	str	r3, [r7, #52]	; 0x34
 800232c:	f04f 0200 	mov.w	r2, #0
 8002330:	f04f 0300 	mov.w	r3, #0
 8002334:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8002338:	4659      	mov	r1, fp
 800233a:	00cb      	lsls	r3, r1, #3
 800233c:	4651      	mov	r1, sl
 800233e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002342:	4651      	mov	r1, sl
 8002344:	00ca      	lsls	r2, r1, #3
 8002346:	4610      	mov	r0, r2
 8002348:	4619      	mov	r1, r3
 800234a:	4603      	mov	r3, r0
 800234c:	4642      	mov	r2, r8
 800234e:	189b      	adds	r3, r3, r2
 8002350:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8002354:	464b      	mov	r3, r9
 8002356:	460a      	mov	r2, r1
 8002358:	eb42 0303 	adc.w	r3, r2, r3
 800235c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8002360:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002364:	685b      	ldr	r3, [r3, #4]
 8002366:	2200      	movs	r2, #0
 8002368:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800236c:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8002370:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8002374:	460b      	mov	r3, r1
 8002376:	18db      	adds	r3, r3, r3
 8002378:	62bb      	str	r3, [r7, #40]	; 0x28
 800237a:	4613      	mov	r3, r2
 800237c:	eb42 0303 	adc.w	r3, r2, r3
 8002380:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002382:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002386:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800238a:	f7fd ff79 	bl	8000280 <__aeabi_uldivmod>
 800238e:	4602      	mov	r2, r0
 8002390:	460b      	mov	r3, r1
 8002392:	4b0d      	ldr	r3, [pc, #52]	; (80023c8 <UART_SetConfig+0x2d4>)
 8002394:	fba3 1302 	umull	r1, r3, r3, r2
 8002398:	095b      	lsrs	r3, r3, #5
 800239a:	2164      	movs	r1, #100	; 0x64
 800239c:	fb01 f303 	mul.w	r3, r1, r3
 80023a0:	1ad3      	subs	r3, r2, r3
 80023a2:	00db      	lsls	r3, r3, #3
 80023a4:	3332      	adds	r3, #50	; 0x32
 80023a6:	4a08      	ldr	r2, [pc, #32]	; (80023c8 <UART_SetConfig+0x2d4>)
 80023a8:	fba2 2303 	umull	r2, r3, r2, r3
 80023ac:	095b      	lsrs	r3, r3, #5
 80023ae:	f003 0207 	and.w	r2, r3, #7
 80023b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	4422      	add	r2, r4
 80023ba:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80023bc:	e105      	b.n	80025ca <UART_SetConfig+0x4d6>
 80023be:	bf00      	nop
 80023c0:	40011000 	.word	0x40011000
 80023c4:	40011400 	.word	0x40011400
 80023c8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80023cc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80023d0:	2200      	movs	r2, #0
 80023d2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80023d6:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80023da:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80023de:	4642      	mov	r2, r8
 80023e0:	464b      	mov	r3, r9
 80023e2:	1891      	adds	r1, r2, r2
 80023e4:	6239      	str	r1, [r7, #32]
 80023e6:	415b      	adcs	r3, r3
 80023e8:	627b      	str	r3, [r7, #36]	; 0x24
 80023ea:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80023ee:	4641      	mov	r1, r8
 80023f0:	1854      	adds	r4, r2, r1
 80023f2:	4649      	mov	r1, r9
 80023f4:	eb43 0501 	adc.w	r5, r3, r1
 80023f8:	f04f 0200 	mov.w	r2, #0
 80023fc:	f04f 0300 	mov.w	r3, #0
 8002400:	00eb      	lsls	r3, r5, #3
 8002402:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002406:	00e2      	lsls	r2, r4, #3
 8002408:	4614      	mov	r4, r2
 800240a:	461d      	mov	r5, r3
 800240c:	4643      	mov	r3, r8
 800240e:	18e3      	adds	r3, r4, r3
 8002410:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8002414:	464b      	mov	r3, r9
 8002416:	eb45 0303 	adc.w	r3, r5, r3
 800241a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800241e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002422:	685b      	ldr	r3, [r3, #4]
 8002424:	2200      	movs	r2, #0
 8002426:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800242a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800242e:	f04f 0200 	mov.w	r2, #0
 8002432:	f04f 0300 	mov.w	r3, #0
 8002436:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800243a:	4629      	mov	r1, r5
 800243c:	008b      	lsls	r3, r1, #2
 800243e:	4621      	mov	r1, r4
 8002440:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002444:	4621      	mov	r1, r4
 8002446:	008a      	lsls	r2, r1, #2
 8002448:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800244c:	f7fd ff18 	bl	8000280 <__aeabi_uldivmod>
 8002450:	4602      	mov	r2, r0
 8002452:	460b      	mov	r3, r1
 8002454:	4b60      	ldr	r3, [pc, #384]	; (80025d8 <UART_SetConfig+0x4e4>)
 8002456:	fba3 2302 	umull	r2, r3, r3, r2
 800245a:	095b      	lsrs	r3, r3, #5
 800245c:	011c      	lsls	r4, r3, #4
 800245e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002462:	2200      	movs	r2, #0
 8002464:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8002468:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800246c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8002470:	4642      	mov	r2, r8
 8002472:	464b      	mov	r3, r9
 8002474:	1891      	adds	r1, r2, r2
 8002476:	61b9      	str	r1, [r7, #24]
 8002478:	415b      	adcs	r3, r3
 800247a:	61fb      	str	r3, [r7, #28]
 800247c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002480:	4641      	mov	r1, r8
 8002482:	1851      	adds	r1, r2, r1
 8002484:	6139      	str	r1, [r7, #16]
 8002486:	4649      	mov	r1, r9
 8002488:	414b      	adcs	r3, r1
 800248a:	617b      	str	r3, [r7, #20]
 800248c:	f04f 0200 	mov.w	r2, #0
 8002490:	f04f 0300 	mov.w	r3, #0
 8002494:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002498:	4659      	mov	r1, fp
 800249a:	00cb      	lsls	r3, r1, #3
 800249c:	4651      	mov	r1, sl
 800249e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80024a2:	4651      	mov	r1, sl
 80024a4:	00ca      	lsls	r2, r1, #3
 80024a6:	4610      	mov	r0, r2
 80024a8:	4619      	mov	r1, r3
 80024aa:	4603      	mov	r3, r0
 80024ac:	4642      	mov	r2, r8
 80024ae:	189b      	adds	r3, r3, r2
 80024b0:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80024b4:	464b      	mov	r3, r9
 80024b6:	460a      	mov	r2, r1
 80024b8:	eb42 0303 	adc.w	r3, r2, r3
 80024bc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80024c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80024c4:	685b      	ldr	r3, [r3, #4]
 80024c6:	2200      	movs	r2, #0
 80024c8:	67bb      	str	r3, [r7, #120]	; 0x78
 80024ca:	67fa      	str	r2, [r7, #124]	; 0x7c
 80024cc:	f04f 0200 	mov.w	r2, #0
 80024d0:	f04f 0300 	mov.w	r3, #0
 80024d4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80024d8:	4649      	mov	r1, r9
 80024da:	008b      	lsls	r3, r1, #2
 80024dc:	4641      	mov	r1, r8
 80024de:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80024e2:	4641      	mov	r1, r8
 80024e4:	008a      	lsls	r2, r1, #2
 80024e6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80024ea:	f7fd fec9 	bl	8000280 <__aeabi_uldivmod>
 80024ee:	4602      	mov	r2, r0
 80024f0:	460b      	mov	r3, r1
 80024f2:	4b39      	ldr	r3, [pc, #228]	; (80025d8 <UART_SetConfig+0x4e4>)
 80024f4:	fba3 1302 	umull	r1, r3, r3, r2
 80024f8:	095b      	lsrs	r3, r3, #5
 80024fa:	2164      	movs	r1, #100	; 0x64
 80024fc:	fb01 f303 	mul.w	r3, r1, r3
 8002500:	1ad3      	subs	r3, r2, r3
 8002502:	011b      	lsls	r3, r3, #4
 8002504:	3332      	adds	r3, #50	; 0x32
 8002506:	4a34      	ldr	r2, [pc, #208]	; (80025d8 <UART_SetConfig+0x4e4>)
 8002508:	fba2 2303 	umull	r2, r3, r2, r3
 800250c:	095b      	lsrs	r3, r3, #5
 800250e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002512:	441c      	add	r4, r3
 8002514:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002518:	2200      	movs	r2, #0
 800251a:	673b      	str	r3, [r7, #112]	; 0x70
 800251c:	677a      	str	r2, [r7, #116]	; 0x74
 800251e:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8002522:	4642      	mov	r2, r8
 8002524:	464b      	mov	r3, r9
 8002526:	1891      	adds	r1, r2, r2
 8002528:	60b9      	str	r1, [r7, #8]
 800252a:	415b      	adcs	r3, r3
 800252c:	60fb      	str	r3, [r7, #12]
 800252e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002532:	4641      	mov	r1, r8
 8002534:	1851      	adds	r1, r2, r1
 8002536:	6039      	str	r1, [r7, #0]
 8002538:	4649      	mov	r1, r9
 800253a:	414b      	adcs	r3, r1
 800253c:	607b      	str	r3, [r7, #4]
 800253e:	f04f 0200 	mov.w	r2, #0
 8002542:	f04f 0300 	mov.w	r3, #0
 8002546:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800254a:	4659      	mov	r1, fp
 800254c:	00cb      	lsls	r3, r1, #3
 800254e:	4651      	mov	r1, sl
 8002550:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002554:	4651      	mov	r1, sl
 8002556:	00ca      	lsls	r2, r1, #3
 8002558:	4610      	mov	r0, r2
 800255a:	4619      	mov	r1, r3
 800255c:	4603      	mov	r3, r0
 800255e:	4642      	mov	r2, r8
 8002560:	189b      	adds	r3, r3, r2
 8002562:	66bb      	str	r3, [r7, #104]	; 0x68
 8002564:	464b      	mov	r3, r9
 8002566:	460a      	mov	r2, r1
 8002568:	eb42 0303 	adc.w	r3, r2, r3
 800256c:	66fb      	str	r3, [r7, #108]	; 0x6c
 800256e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002572:	685b      	ldr	r3, [r3, #4]
 8002574:	2200      	movs	r2, #0
 8002576:	663b      	str	r3, [r7, #96]	; 0x60
 8002578:	667a      	str	r2, [r7, #100]	; 0x64
 800257a:	f04f 0200 	mov.w	r2, #0
 800257e:	f04f 0300 	mov.w	r3, #0
 8002582:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8002586:	4649      	mov	r1, r9
 8002588:	008b      	lsls	r3, r1, #2
 800258a:	4641      	mov	r1, r8
 800258c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002590:	4641      	mov	r1, r8
 8002592:	008a      	lsls	r2, r1, #2
 8002594:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8002598:	f7fd fe72 	bl	8000280 <__aeabi_uldivmod>
 800259c:	4602      	mov	r2, r0
 800259e:	460b      	mov	r3, r1
 80025a0:	4b0d      	ldr	r3, [pc, #52]	; (80025d8 <UART_SetConfig+0x4e4>)
 80025a2:	fba3 1302 	umull	r1, r3, r3, r2
 80025a6:	095b      	lsrs	r3, r3, #5
 80025a8:	2164      	movs	r1, #100	; 0x64
 80025aa:	fb01 f303 	mul.w	r3, r1, r3
 80025ae:	1ad3      	subs	r3, r2, r3
 80025b0:	011b      	lsls	r3, r3, #4
 80025b2:	3332      	adds	r3, #50	; 0x32
 80025b4:	4a08      	ldr	r2, [pc, #32]	; (80025d8 <UART_SetConfig+0x4e4>)
 80025b6:	fba2 2303 	umull	r2, r3, r2, r3
 80025ba:	095b      	lsrs	r3, r3, #5
 80025bc:	f003 020f 	and.w	r2, r3, #15
 80025c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	4422      	add	r2, r4
 80025c8:	609a      	str	r2, [r3, #8]
}
 80025ca:	bf00      	nop
 80025cc:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80025d0:	46bd      	mov	sp, r7
 80025d2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80025d6:	bf00      	nop
 80025d8:	51eb851f 	.word	0x51eb851f

080025dc <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 80025dc:	b580      	push	{r7, lr}
 80025de:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 80025e0:	4b05      	ldr	r3, [pc, #20]	; (80025f8 <SysTick_Handler+0x1c>)
 80025e2:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 80025e4:	f001 fc36 	bl	8003e54 <xTaskGetSchedulerState>
 80025e8:	4603      	mov	r3, r0
 80025ea:	2b01      	cmp	r3, #1
 80025ec:	d001      	beq.n	80025f2 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 80025ee:	f002 fa1b 	bl	8004a28 <xPortSysTickHandler>
  }
}
 80025f2:	bf00      	nop
 80025f4:	bd80      	pop	{r7, pc}
 80025f6:	bf00      	nop
 80025f8:	e000e010 	.word	0xe000e010

080025fc <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80025fc:	b480      	push	{r7}
 80025fe:	b085      	sub	sp, #20
 8002600:	af00      	add	r7, sp, #0
 8002602:	60f8      	str	r0, [r7, #12]
 8002604:	60b9      	str	r1, [r7, #8]
 8002606:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	4a07      	ldr	r2, [pc, #28]	; (8002628 <vApplicationGetIdleTaskMemory+0x2c>)
 800260c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800260e:	68bb      	ldr	r3, [r7, #8]
 8002610:	4a06      	ldr	r2, [pc, #24]	; (800262c <vApplicationGetIdleTaskMemory+0x30>)
 8002612:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	2280      	movs	r2, #128	; 0x80
 8002618:	601a      	str	r2, [r3, #0]
}
 800261a:	bf00      	nop
 800261c:	3714      	adds	r7, #20
 800261e:	46bd      	mov	sp, r7
 8002620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002624:	4770      	bx	lr
 8002626:	bf00      	nop
 8002628:	20000134 	.word	0x20000134
 800262c:	20000190 	.word	0x20000190

08002630 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8002630:	b480      	push	{r7}
 8002632:	b085      	sub	sp, #20
 8002634:	af00      	add	r7, sp, #0
 8002636:	60f8      	str	r0, [r7, #12]
 8002638:	60b9      	str	r1, [r7, #8]
 800263a:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800263c:	68fb      	ldr	r3, [r7, #12]
 800263e:	4a07      	ldr	r2, [pc, #28]	; (800265c <vApplicationGetTimerTaskMemory+0x2c>)
 8002640:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8002642:	68bb      	ldr	r3, [r7, #8]
 8002644:	4a06      	ldr	r2, [pc, #24]	; (8002660 <vApplicationGetTimerTaskMemory+0x30>)
 8002646:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800264e:	601a      	str	r2, [r3, #0]
}
 8002650:	bf00      	nop
 8002652:	3714      	adds	r7, #20
 8002654:	46bd      	mov	sp, r7
 8002656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800265a:	4770      	bx	lr
 800265c:	20000390 	.word	0x20000390
 8002660:	200003ec 	.word	0x200003ec

08002664 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8002664:	b480      	push	{r7}
 8002666:	b083      	sub	sp, #12
 8002668:	af00      	add	r7, sp, #0
 800266a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	f103 0208 	add.w	r2, r3, #8
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800267c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	f103 0208 	add.w	r2, r3, #8
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	f103 0208 	add.w	r2, r3, #8
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	2200      	movs	r2, #0
 8002696:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8002698:	bf00      	nop
 800269a:	370c      	adds	r7, #12
 800269c:	46bd      	mov	sp, r7
 800269e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a2:	4770      	bx	lr

080026a4 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80026a4:	b480      	push	{r7}
 80026a6:	b083      	sub	sp, #12
 80026a8:	af00      	add	r7, sp, #0
 80026aa:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	2200      	movs	r2, #0
 80026b0:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80026b2:	bf00      	nop
 80026b4:	370c      	adds	r7, #12
 80026b6:	46bd      	mov	sp, r7
 80026b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026bc:	4770      	bx	lr

080026be <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80026be:	b480      	push	{r7}
 80026c0:	b085      	sub	sp, #20
 80026c2:	af00      	add	r7, sp, #0
 80026c4:	6078      	str	r0, [r7, #4]
 80026c6:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	685b      	ldr	r3, [r3, #4]
 80026cc:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80026ce:	683b      	ldr	r3, [r7, #0]
 80026d0:	68fa      	ldr	r2, [r7, #12]
 80026d2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	689a      	ldr	r2, [r3, #8]
 80026d8:	683b      	ldr	r3, [r7, #0]
 80026da:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	689b      	ldr	r3, [r3, #8]
 80026e0:	683a      	ldr	r2, [r7, #0]
 80026e2:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	683a      	ldr	r2, [r7, #0]
 80026e8:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80026ea:	683b      	ldr	r3, [r7, #0]
 80026ec:	687a      	ldr	r2, [r7, #4]
 80026ee:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	1c5a      	adds	r2, r3, #1
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	601a      	str	r2, [r3, #0]
}
 80026fa:	bf00      	nop
 80026fc:	3714      	adds	r7, #20
 80026fe:	46bd      	mov	sp, r7
 8002700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002704:	4770      	bx	lr

08002706 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002706:	b480      	push	{r7}
 8002708:	b085      	sub	sp, #20
 800270a:	af00      	add	r7, sp, #0
 800270c:	6078      	str	r0, [r7, #4]
 800270e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8002710:	683b      	ldr	r3, [r7, #0]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8002716:	68bb      	ldr	r3, [r7, #8]
 8002718:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800271c:	d103      	bne.n	8002726 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	691b      	ldr	r3, [r3, #16]
 8002722:	60fb      	str	r3, [r7, #12]
 8002724:	e00c      	b.n	8002740 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	3308      	adds	r3, #8
 800272a:	60fb      	str	r3, [r7, #12]
 800272c:	e002      	b.n	8002734 <vListInsert+0x2e>
 800272e:	68fb      	ldr	r3, [r7, #12]
 8002730:	685b      	ldr	r3, [r3, #4]
 8002732:	60fb      	str	r3, [r7, #12]
 8002734:	68fb      	ldr	r3, [r7, #12]
 8002736:	685b      	ldr	r3, [r3, #4]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	68ba      	ldr	r2, [r7, #8]
 800273c:	429a      	cmp	r2, r3
 800273e:	d2f6      	bcs.n	800272e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	685a      	ldr	r2, [r3, #4]
 8002744:	683b      	ldr	r3, [r7, #0]
 8002746:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8002748:	683b      	ldr	r3, [r7, #0]
 800274a:	685b      	ldr	r3, [r3, #4]
 800274c:	683a      	ldr	r2, [r7, #0]
 800274e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8002750:	683b      	ldr	r3, [r7, #0]
 8002752:	68fa      	ldr	r2, [r7, #12]
 8002754:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8002756:	68fb      	ldr	r3, [r7, #12]
 8002758:	683a      	ldr	r2, [r7, #0]
 800275a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800275c:	683b      	ldr	r3, [r7, #0]
 800275e:	687a      	ldr	r2, [r7, #4]
 8002760:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	1c5a      	adds	r2, r3, #1
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	601a      	str	r2, [r3, #0]
}
 800276c:	bf00      	nop
 800276e:	3714      	adds	r7, #20
 8002770:	46bd      	mov	sp, r7
 8002772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002776:	4770      	bx	lr

08002778 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8002778:	b480      	push	{r7}
 800277a:	b085      	sub	sp, #20
 800277c:	af00      	add	r7, sp, #0
 800277e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	691b      	ldr	r3, [r3, #16]
 8002784:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	685b      	ldr	r3, [r3, #4]
 800278a:	687a      	ldr	r2, [r7, #4]
 800278c:	6892      	ldr	r2, [r2, #8]
 800278e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	689b      	ldr	r3, [r3, #8]
 8002794:	687a      	ldr	r2, [r7, #4]
 8002796:	6852      	ldr	r2, [r2, #4]
 8002798:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800279a:	68fb      	ldr	r3, [r7, #12]
 800279c:	685b      	ldr	r3, [r3, #4]
 800279e:	687a      	ldr	r2, [r7, #4]
 80027a0:	429a      	cmp	r2, r3
 80027a2:	d103      	bne.n	80027ac <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	689a      	ldr	r2, [r3, #8]
 80027a8:	68fb      	ldr	r3, [r7, #12]
 80027aa:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	2200      	movs	r2, #0
 80027b0:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80027b2:	68fb      	ldr	r3, [r7, #12]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	1e5a      	subs	r2, r3, #1
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	681b      	ldr	r3, [r3, #0]
}
 80027c0:	4618      	mov	r0, r3
 80027c2:	3714      	adds	r7, #20
 80027c4:	46bd      	mov	sp, r7
 80027c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ca:	4770      	bx	lr

080027cc <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80027cc:	b580      	push	{r7, lr}
 80027ce:	b084      	sub	sp, #16
 80027d0:	af00      	add	r7, sp, #0
 80027d2:	6078      	str	r0, [r7, #4]
 80027d4:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80027da:	68fb      	ldr	r3, [r7, #12]
 80027dc:	2b00      	cmp	r3, #0
 80027de:	d10a      	bne.n	80027f6 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80027e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80027e4:	f383 8811 	msr	BASEPRI, r3
 80027e8:	f3bf 8f6f 	isb	sy
 80027ec:	f3bf 8f4f 	dsb	sy
 80027f0:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80027f2:	bf00      	nop
 80027f4:	e7fe      	b.n	80027f4 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80027f6:	f002 f885 	bl	8004904 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80027fa:	68fb      	ldr	r3, [r7, #12]
 80027fc:	681a      	ldr	r2, [r3, #0]
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002802:	68f9      	ldr	r1, [r7, #12]
 8002804:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8002806:	fb01 f303 	mul.w	r3, r1, r3
 800280a:	441a      	add	r2, r3
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	2200      	movs	r2, #0
 8002814:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8002816:	68fb      	ldr	r3, [r7, #12]
 8002818:	681a      	ldr	r2, [r3, #0]
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	681a      	ldr	r2, [r3, #0]
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002826:	3b01      	subs	r3, #1
 8002828:	68f9      	ldr	r1, [r7, #12]
 800282a:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800282c:	fb01 f303 	mul.w	r3, r1, r3
 8002830:	441a      	add	r2, r3
 8002832:	68fb      	ldr	r3, [r7, #12]
 8002834:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	22ff      	movs	r2, #255	; 0xff
 800283a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800283e:	68fb      	ldr	r3, [r7, #12]
 8002840:	22ff      	movs	r2, #255	; 0xff
 8002842:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8002846:	683b      	ldr	r3, [r7, #0]
 8002848:	2b00      	cmp	r3, #0
 800284a:	d114      	bne.n	8002876 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800284c:	68fb      	ldr	r3, [r7, #12]
 800284e:	691b      	ldr	r3, [r3, #16]
 8002850:	2b00      	cmp	r3, #0
 8002852:	d01a      	beq.n	800288a <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	3310      	adds	r3, #16
 8002858:	4618      	mov	r0, r3
 800285a:	f001 f93d 	bl	8003ad8 <xTaskRemoveFromEventList>
 800285e:	4603      	mov	r3, r0
 8002860:	2b00      	cmp	r3, #0
 8002862:	d012      	beq.n	800288a <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8002864:	4b0c      	ldr	r3, [pc, #48]	; (8002898 <xQueueGenericReset+0xcc>)
 8002866:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800286a:	601a      	str	r2, [r3, #0]
 800286c:	f3bf 8f4f 	dsb	sy
 8002870:	f3bf 8f6f 	isb	sy
 8002874:	e009      	b.n	800288a <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	3310      	adds	r3, #16
 800287a:	4618      	mov	r0, r3
 800287c:	f7ff fef2 	bl	8002664 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	3324      	adds	r3, #36	; 0x24
 8002884:	4618      	mov	r0, r3
 8002886:	f7ff feed 	bl	8002664 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800288a:	f002 f86b 	bl	8004964 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800288e:	2301      	movs	r3, #1
}
 8002890:	4618      	mov	r0, r3
 8002892:	3710      	adds	r7, #16
 8002894:	46bd      	mov	sp, r7
 8002896:	bd80      	pop	{r7, pc}
 8002898:	e000ed04 	.word	0xe000ed04

0800289c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800289c:	b580      	push	{r7, lr}
 800289e:	b08e      	sub	sp, #56	; 0x38
 80028a0:	af02      	add	r7, sp, #8
 80028a2:	60f8      	str	r0, [r7, #12]
 80028a4:	60b9      	str	r1, [r7, #8]
 80028a6:	607a      	str	r2, [r7, #4]
 80028a8:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80028aa:	68fb      	ldr	r3, [r7, #12]
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	d10a      	bne.n	80028c6 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 80028b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80028b4:	f383 8811 	msr	BASEPRI, r3
 80028b8:	f3bf 8f6f 	isb	sy
 80028bc:	f3bf 8f4f 	dsb	sy
 80028c0:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80028c2:	bf00      	nop
 80028c4:	e7fe      	b.n	80028c4 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80028c6:	683b      	ldr	r3, [r7, #0]
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d10a      	bne.n	80028e2 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 80028cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80028d0:	f383 8811 	msr	BASEPRI, r3
 80028d4:	f3bf 8f6f 	isb	sy
 80028d8:	f3bf 8f4f 	dsb	sy
 80028dc:	627b      	str	r3, [r7, #36]	; 0x24
}
 80028de:	bf00      	nop
 80028e0:	e7fe      	b.n	80028e0 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	d002      	beq.n	80028ee <xQueueGenericCreateStatic+0x52>
 80028e8:	68bb      	ldr	r3, [r7, #8]
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d001      	beq.n	80028f2 <xQueueGenericCreateStatic+0x56>
 80028ee:	2301      	movs	r3, #1
 80028f0:	e000      	b.n	80028f4 <xQueueGenericCreateStatic+0x58>
 80028f2:	2300      	movs	r3, #0
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	d10a      	bne.n	800290e <xQueueGenericCreateStatic+0x72>
	__asm volatile
 80028f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80028fc:	f383 8811 	msr	BASEPRI, r3
 8002900:	f3bf 8f6f 	isb	sy
 8002904:	f3bf 8f4f 	dsb	sy
 8002908:	623b      	str	r3, [r7, #32]
}
 800290a:	bf00      	nop
 800290c:	e7fe      	b.n	800290c <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	2b00      	cmp	r3, #0
 8002912:	d102      	bne.n	800291a <xQueueGenericCreateStatic+0x7e>
 8002914:	68bb      	ldr	r3, [r7, #8]
 8002916:	2b00      	cmp	r3, #0
 8002918:	d101      	bne.n	800291e <xQueueGenericCreateStatic+0x82>
 800291a:	2301      	movs	r3, #1
 800291c:	e000      	b.n	8002920 <xQueueGenericCreateStatic+0x84>
 800291e:	2300      	movs	r3, #0
 8002920:	2b00      	cmp	r3, #0
 8002922:	d10a      	bne.n	800293a <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8002924:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002928:	f383 8811 	msr	BASEPRI, r3
 800292c:	f3bf 8f6f 	isb	sy
 8002930:	f3bf 8f4f 	dsb	sy
 8002934:	61fb      	str	r3, [r7, #28]
}
 8002936:	bf00      	nop
 8002938:	e7fe      	b.n	8002938 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800293a:	2350      	movs	r3, #80	; 0x50
 800293c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800293e:	697b      	ldr	r3, [r7, #20]
 8002940:	2b50      	cmp	r3, #80	; 0x50
 8002942:	d00a      	beq.n	800295a <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8002944:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002948:	f383 8811 	msr	BASEPRI, r3
 800294c:	f3bf 8f6f 	isb	sy
 8002950:	f3bf 8f4f 	dsb	sy
 8002954:	61bb      	str	r3, [r7, #24]
}
 8002956:	bf00      	nop
 8002958:	e7fe      	b.n	8002958 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800295a:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800295c:	683b      	ldr	r3, [r7, #0]
 800295e:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8002960:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002962:	2b00      	cmp	r3, #0
 8002964:	d00d      	beq.n	8002982 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8002966:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002968:	2201      	movs	r2, #1
 800296a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800296e:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8002972:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002974:	9300      	str	r3, [sp, #0]
 8002976:	4613      	mov	r3, r2
 8002978:	687a      	ldr	r2, [r7, #4]
 800297a:	68b9      	ldr	r1, [r7, #8]
 800297c:	68f8      	ldr	r0, [r7, #12]
 800297e:	f000 f83f 	bl	8002a00 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8002982:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8002984:	4618      	mov	r0, r3
 8002986:	3730      	adds	r7, #48	; 0x30
 8002988:	46bd      	mov	sp, r7
 800298a:	bd80      	pop	{r7, pc}

0800298c <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800298c:	b580      	push	{r7, lr}
 800298e:	b08a      	sub	sp, #40	; 0x28
 8002990:	af02      	add	r7, sp, #8
 8002992:	60f8      	str	r0, [r7, #12]
 8002994:	60b9      	str	r1, [r7, #8]
 8002996:	4613      	mov	r3, r2
 8002998:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	2b00      	cmp	r3, #0
 800299e:	d10a      	bne.n	80029b6 <xQueueGenericCreate+0x2a>
	__asm volatile
 80029a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80029a4:	f383 8811 	msr	BASEPRI, r3
 80029a8:	f3bf 8f6f 	isb	sy
 80029ac:	f3bf 8f4f 	dsb	sy
 80029b0:	613b      	str	r3, [r7, #16]
}
 80029b2:	bf00      	nop
 80029b4:	e7fe      	b.n	80029b4 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	68ba      	ldr	r2, [r7, #8]
 80029ba:	fb02 f303 	mul.w	r3, r2, r3
 80029be:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80029c0:	69fb      	ldr	r3, [r7, #28]
 80029c2:	3350      	adds	r3, #80	; 0x50
 80029c4:	4618      	mov	r0, r3
 80029c6:	f002 f8bf 	bl	8004b48 <pvPortMalloc>
 80029ca:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80029cc:	69bb      	ldr	r3, [r7, #24]
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d011      	beq.n	80029f6 <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80029d2:	69bb      	ldr	r3, [r7, #24]
 80029d4:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80029d6:	697b      	ldr	r3, [r7, #20]
 80029d8:	3350      	adds	r3, #80	; 0x50
 80029da:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80029dc:	69bb      	ldr	r3, [r7, #24]
 80029de:	2200      	movs	r2, #0
 80029e0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80029e4:	79fa      	ldrb	r2, [r7, #7]
 80029e6:	69bb      	ldr	r3, [r7, #24]
 80029e8:	9300      	str	r3, [sp, #0]
 80029ea:	4613      	mov	r3, r2
 80029ec:	697a      	ldr	r2, [r7, #20]
 80029ee:	68b9      	ldr	r1, [r7, #8]
 80029f0:	68f8      	ldr	r0, [r7, #12]
 80029f2:	f000 f805 	bl	8002a00 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80029f6:	69bb      	ldr	r3, [r7, #24]
	}
 80029f8:	4618      	mov	r0, r3
 80029fa:	3720      	adds	r7, #32
 80029fc:	46bd      	mov	sp, r7
 80029fe:	bd80      	pop	{r7, pc}

08002a00 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8002a00:	b580      	push	{r7, lr}
 8002a02:	b084      	sub	sp, #16
 8002a04:	af00      	add	r7, sp, #0
 8002a06:	60f8      	str	r0, [r7, #12]
 8002a08:	60b9      	str	r1, [r7, #8]
 8002a0a:	607a      	str	r2, [r7, #4]
 8002a0c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8002a0e:	68bb      	ldr	r3, [r7, #8]
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d103      	bne.n	8002a1c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8002a14:	69bb      	ldr	r3, [r7, #24]
 8002a16:	69ba      	ldr	r2, [r7, #24]
 8002a18:	601a      	str	r2, [r3, #0]
 8002a1a:	e002      	b.n	8002a22 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8002a1c:	69bb      	ldr	r3, [r7, #24]
 8002a1e:	687a      	ldr	r2, [r7, #4]
 8002a20:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8002a22:	69bb      	ldr	r3, [r7, #24]
 8002a24:	68fa      	ldr	r2, [r7, #12]
 8002a26:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8002a28:	69bb      	ldr	r3, [r7, #24]
 8002a2a:	68ba      	ldr	r2, [r7, #8]
 8002a2c:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8002a2e:	2101      	movs	r1, #1
 8002a30:	69b8      	ldr	r0, [r7, #24]
 8002a32:	f7ff fecb 	bl	80027cc <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8002a36:	69bb      	ldr	r3, [r7, #24]
 8002a38:	78fa      	ldrb	r2, [r7, #3]
 8002a3a:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8002a3e:	bf00      	nop
 8002a40:	3710      	adds	r7, #16
 8002a42:	46bd      	mov	sp, r7
 8002a44:	bd80      	pop	{r7, pc}
	...

08002a48 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8002a48:	b580      	push	{r7, lr}
 8002a4a:	b08e      	sub	sp, #56	; 0x38
 8002a4c:	af00      	add	r7, sp, #0
 8002a4e:	60f8      	str	r0, [r7, #12]
 8002a50:	60b9      	str	r1, [r7, #8]
 8002a52:	607a      	str	r2, [r7, #4]
 8002a54:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8002a56:	2300      	movs	r3, #0
 8002a58:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8002a5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d10a      	bne.n	8002a7a <xQueueGenericSend+0x32>
	__asm volatile
 8002a64:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002a68:	f383 8811 	msr	BASEPRI, r3
 8002a6c:	f3bf 8f6f 	isb	sy
 8002a70:	f3bf 8f4f 	dsb	sy
 8002a74:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8002a76:	bf00      	nop
 8002a78:	e7fe      	b.n	8002a78 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002a7a:	68bb      	ldr	r3, [r7, #8]
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d103      	bne.n	8002a88 <xQueueGenericSend+0x40>
 8002a80:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002a82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d101      	bne.n	8002a8c <xQueueGenericSend+0x44>
 8002a88:	2301      	movs	r3, #1
 8002a8a:	e000      	b.n	8002a8e <xQueueGenericSend+0x46>
 8002a8c:	2300      	movs	r3, #0
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d10a      	bne.n	8002aa8 <xQueueGenericSend+0x60>
	__asm volatile
 8002a92:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002a96:	f383 8811 	msr	BASEPRI, r3
 8002a9a:	f3bf 8f6f 	isb	sy
 8002a9e:	f3bf 8f4f 	dsb	sy
 8002aa2:	627b      	str	r3, [r7, #36]	; 0x24
}
 8002aa4:	bf00      	nop
 8002aa6:	e7fe      	b.n	8002aa6 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8002aa8:	683b      	ldr	r3, [r7, #0]
 8002aaa:	2b02      	cmp	r3, #2
 8002aac:	d103      	bne.n	8002ab6 <xQueueGenericSend+0x6e>
 8002aae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ab0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002ab2:	2b01      	cmp	r3, #1
 8002ab4:	d101      	bne.n	8002aba <xQueueGenericSend+0x72>
 8002ab6:	2301      	movs	r3, #1
 8002ab8:	e000      	b.n	8002abc <xQueueGenericSend+0x74>
 8002aba:	2300      	movs	r3, #0
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d10a      	bne.n	8002ad6 <xQueueGenericSend+0x8e>
	__asm volatile
 8002ac0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002ac4:	f383 8811 	msr	BASEPRI, r3
 8002ac8:	f3bf 8f6f 	isb	sy
 8002acc:	f3bf 8f4f 	dsb	sy
 8002ad0:	623b      	str	r3, [r7, #32]
}
 8002ad2:	bf00      	nop
 8002ad4:	e7fe      	b.n	8002ad4 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002ad6:	f001 f9bd 	bl	8003e54 <xTaskGetSchedulerState>
 8002ada:	4603      	mov	r3, r0
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d102      	bne.n	8002ae6 <xQueueGenericSend+0x9e>
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d101      	bne.n	8002aea <xQueueGenericSend+0xa2>
 8002ae6:	2301      	movs	r3, #1
 8002ae8:	e000      	b.n	8002aec <xQueueGenericSend+0xa4>
 8002aea:	2300      	movs	r3, #0
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d10a      	bne.n	8002b06 <xQueueGenericSend+0xbe>
	__asm volatile
 8002af0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002af4:	f383 8811 	msr	BASEPRI, r3
 8002af8:	f3bf 8f6f 	isb	sy
 8002afc:	f3bf 8f4f 	dsb	sy
 8002b00:	61fb      	str	r3, [r7, #28]
}
 8002b02:	bf00      	nop
 8002b04:	e7fe      	b.n	8002b04 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8002b06:	f001 fefd 	bl	8004904 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8002b0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002b0c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002b0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002b10:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b12:	429a      	cmp	r2, r3
 8002b14:	d302      	bcc.n	8002b1c <xQueueGenericSend+0xd4>
 8002b16:	683b      	ldr	r3, [r7, #0]
 8002b18:	2b02      	cmp	r3, #2
 8002b1a:	d129      	bne.n	8002b70 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002b1c:	683a      	ldr	r2, [r7, #0]
 8002b1e:	68b9      	ldr	r1, [r7, #8]
 8002b20:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002b22:	f000 fa0b 	bl	8002f3c <prvCopyDataToQueue>
 8002b26:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002b28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002b2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d010      	beq.n	8002b52 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002b30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002b32:	3324      	adds	r3, #36	; 0x24
 8002b34:	4618      	mov	r0, r3
 8002b36:	f000 ffcf 	bl	8003ad8 <xTaskRemoveFromEventList>
 8002b3a:	4603      	mov	r3, r0
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d013      	beq.n	8002b68 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8002b40:	4b3f      	ldr	r3, [pc, #252]	; (8002c40 <xQueueGenericSend+0x1f8>)
 8002b42:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002b46:	601a      	str	r2, [r3, #0]
 8002b48:	f3bf 8f4f 	dsb	sy
 8002b4c:	f3bf 8f6f 	isb	sy
 8002b50:	e00a      	b.n	8002b68 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8002b52:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d007      	beq.n	8002b68 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8002b58:	4b39      	ldr	r3, [pc, #228]	; (8002c40 <xQueueGenericSend+0x1f8>)
 8002b5a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002b5e:	601a      	str	r2, [r3, #0]
 8002b60:	f3bf 8f4f 	dsb	sy
 8002b64:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8002b68:	f001 fefc 	bl	8004964 <vPortExitCritical>
				return pdPASS;
 8002b6c:	2301      	movs	r3, #1
 8002b6e:	e063      	b.n	8002c38 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d103      	bne.n	8002b7e <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8002b76:	f001 fef5 	bl	8004964 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8002b7a:	2300      	movs	r3, #0
 8002b7c:	e05c      	b.n	8002c38 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8002b7e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d106      	bne.n	8002b92 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8002b84:	f107 0314 	add.w	r3, r7, #20
 8002b88:	4618      	mov	r0, r3
 8002b8a:	f001 f809 	bl	8003ba0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8002b8e:	2301      	movs	r3, #1
 8002b90:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8002b92:	f001 fee7 	bl	8004964 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8002b96:	f000 fd7b 	bl	8003690 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8002b9a:	f001 feb3 	bl	8004904 <vPortEnterCritical>
 8002b9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ba0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002ba4:	b25b      	sxtb	r3, r3
 8002ba6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002baa:	d103      	bne.n	8002bb4 <xQueueGenericSend+0x16c>
 8002bac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002bae:	2200      	movs	r2, #0
 8002bb0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002bb4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002bb6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002bba:	b25b      	sxtb	r3, r3
 8002bbc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002bc0:	d103      	bne.n	8002bca <xQueueGenericSend+0x182>
 8002bc2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002bc4:	2200      	movs	r2, #0
 8002bc6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002bca:	f001 fecb 	bl	8004964 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002bce:	1d3a      	adds	r2, r7, #4
 8002bd0:	f107 0314 	add.w	r3, r7, #20
 8002bd4:	4611      	mov	r1, r2
 8002bd6:	4618      	mov	r0, r3
 8002bd8:	f000 fff8 	bl	8003bcc <xTaskCheckForTimeOut>
 8002bdc:	4603      	mov	r3, r0
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d124      	bne.n	8002c2c <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8002be2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002be4:	f000 faa2 	bl	800312c <prvIsQueueFull>
 8002be8:	4603      	mov	r3, r0
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d018      	beq.n	8002c20 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8002bee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002bf0:	3310      	adds	r3, #16
 8002bf2:	687a      	ldr	r2, [r7, #4]
 8002bf4:	4611      	mov	r1, r2
 8002bf6:	4618      	mov	r0, r3
 8002bf8:	f000 ff1e 	bl	8003a38 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8002bfc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002bfe:	f000 fa2d 	bl	800305c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8002c02:	f000 fd53 	bl	80036ac <xTaskResumeAll>
 8002c06:	4603      	mov	r3, r0
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	f47f af7c 	bne.w	8002b06 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8002c0e:	4b0c      	ldr	r3, [pc, #48]	; (8002c40 <xQueueGenericSend+0x1f8>)
 8002c10:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002c14:	601a      	str	r2, [r3, #0]
 8002c16:	f3bf 8f4f 	dsb	sy
 8002c1a:	f3bf 8f6f 	isb	sy
 8002c1e:	e772      	b.n	8002b06 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8002c20:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002c22:	f000 fa1b 	bl	800305c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8002c26:	f000 fd41 	bl	80036ac <xTaskResumeAll>
 8002c2a:	e76c      	b.n	8002b06 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8002c2c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002c2e:	f000 fa15 	bl	800305c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8002c32:	f000 fd3b 	bl	80036ac <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8002c36:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8002c38:	4618      	mov	r0, r3
 8002c3a:	3738      	adds	r7, #56	; 0x38
 8002c3c:	46bd      	mov	sp, r7
 8002c3e:	bd80      	pop	{r7, pc}
 8002c40:	e000ed04 	.word	0xe000ed04

08002c44 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8002c44:	b580      	push	{r7, lr}
 8002c46:	b090      	sub	sp, #64	; 0x40
 8002c48:	af00      	add	r7, sp, #0
 8002c4a:	60f8      	str	r0, [r7, #12]
 8002c4c:	60b9      	str	r1, [r7, #8]
 8002c4e:	607a      	str	r2, [r7, #4]
 8002c50:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8002c56:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d10a      	bne.n	8002c72 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8002c5c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002c60:	f383 8811 	msr	BASEPRI, r3
 8002c64:	f3bf 8f6f 	isb	sy
 8002c68:	f3bf 8f4f 	dsb	sy
 8002c6c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8002c6e:	bf00      	nop
 8002c70:	e7fe      	b.n	8002c70 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002c72:	68bb      	ldr	r3, [r7, #8]
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	d103      	bne.n	8002c80 <xQueueGenericSendFromISR+0x3c>
 8002c78:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002c7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	d101      	bne.n	8002c84 <xQueueGenericSendFromISR+0x40>
 8002c80:	2301      	movs	r3, #1
 8002c82:	e000      	b.n	8002c86 <xQueueGenericSendFromISR+0x42>
 8002c84:	2300      	movs	r3, #0
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d10a      	bne.n	8002ca0 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8002c8a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002c8e:	f383 8811 	msr	BASEPRI, r3
 8002c92:	f3bf 8f6f 	isb	sy
 8002c96:	f3bf 8f4f 	dsb	sy
 8002c9a:	627b      	str	r3, [r7, #36]	; 0x24
}
 8002c9c:	bf00      	nop
 8002c9e:	e7fe      	b.n	8002c9e <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8002ca0:	683b      	ldr	r3, [r7, #0]
 8002ca2:	2b02      	cmp	r3, #2
 8002ca4:	d103      	bne.n	8002cae <xQueueGenericSendFromISR+0x6a>
 8002ca6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002ca8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002caa:	2b01      	cmp	r3, #1
 8002cac:	d101      	bne.n	8002cb2 <xQueueGenericSendFromISR+0x6e>
 8002cae:	2301      	movs	r3, #1
 8002cb0:	e000      	b.n	8002cb4 <xQueueGenericSendFromISR+0x70>
 8002cb2:	2300      	movs	r3, #0
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d10a      	bne.n	8002cce <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8002cb8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002cbc:	f383 8811 	msr	BASEPRI, r3
 8002cc0:	f3bf 8f6f 	isb	sy
 8002cc4:	f3bf 8f4f 	dsb	sy
 8002cc8:	623b      	str	r3, [r7, #32]
}
 8002cca:	bf00      	nop
 8002ccc:	e7fe      	b.n	8002ccc <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8002cce:	f001 fefb 	bl	8004ac8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8002cd2:	f3ef 8211 	mrs	r2, BASEPRI
 8002cd6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002cda:	f383 8811 	msr	BASEPRI, r3
 8002cde:	f3bf 8f6f 	isb	sy
 8002ce2:	f3bf 8f4f 	dsb	sy
 8002ce6:	61fa      	str	r2, [r7, #28]
 8002ce8:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8002cea:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8002cec:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8002cee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002cf0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002cf2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002cf4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002cf6:	429a      	cmp	r2, r3
 8002cf8:	d302      	bcc.n	8002d00 <xQueueGenericSendFromISR+0xbc>
 8002cfa:	683b      	ldr	r3, [r7, #0]
 8002cfc:	2b02      	cmp	r3, #2
 8002cfe:	d12f      	bne.n	8002d60 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8002d00:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002d02:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002d06:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002d0a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002d0c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d0e:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002d10:	683a      	ldr	r2, [r7, #0]
 8002d12:	68b9      	ldr	r1, [r7, #8]
 8002d14:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8002d16:	f000 f911 	bl	8002f3c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8002d1a:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8002d1e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002d22:	d112      	bne.n	8002d4a <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002d24:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002d26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	d016      	beq.n	8002d5a <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002d2c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002d2e:	3324      	adds	r3, #36	; 0x24
 8002d30:	4618      	mov	r0, r3
 8002d32:	f000 fed1 	bl	8003ad8 <xTaskRemoveFromEventList>
 8002d36:	4603      	mov	r3, r0
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	d00e      	beq.n	8002d5a <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d00b      	beq.n	8002d5a <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	2201      	movs	r2, #1
 8002d46:	601a      	str	r2, [r3, #0]
 8002d48:	e007      	b.n	8002d5a <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8002d4a:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8002d4e:	3301      	adds	r3, #1
 8002d50:	b2db      	uxtb	r3, r3
 8002d52:	b25a      	sxtb	r2, r3
 8002d54:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002d56:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8002d5a:	2301      	movs	r3, #1
 8002d5c:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 8002d5e:	e001      	b.n	8002d64 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8002d60:	2300      	movs	r3, #0
 8002d62:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002d64:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002d66:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8002d68:	697b      	ldr	r3, [r7, #20]
 8002d6a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8002d6e:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8002d70:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8002d72:	4618      	mov	r0, r3
 8002d74:	3740      	adds	r7, #64	; 0x40
 8002d76:	46bd      	mov	sp, r7
 8002d78:	bd80      	pop	{r7, pc}
	...

08002d7c <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8002d7c:	b580      	push	{r7, lr}
 8002d7e:	b08c      	sub	sp, #48	; 0x30
 8002d80:	af00      	add	r7, sp, #0
 8002d82:	60f8      	str	r0, [r7, #12]
 8002d84:	60b9      	str	r1, [r7, #8]
 8002d86:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8002d88:	2300      	movs	r3, #0
 8002d8a:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8002d90:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d10a      	bne.n	8002dac <xQueueReceive+0x30>
	__asm volatile
 8002d96:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002d9a:	f383 8811 	msr	BASEPRI, r3
 8002d9e:	f3bf 8f6f 	isb	sy
 8002da2:	f3bf 8f4f 	dsb	sy
 8002da6:	623b      	str	r3, [r7, #32]
}
 8002da8:	bf00      	nop
 8002daa:	e7fe      	b.n	8002daa <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002dac:	68bb      	ldr	r3, [r7, #8]
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d103      	bne.n	8002dba <xQueueReceive+0x3e>
 8002db2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002db4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d101      	bne.n	8002dbe <xQueueReceive+0x42>
 8002dba:	2301      	movs	r3, #1
 8002dbc:	e000      	b.n	8002dc0 <xQueueReceive+0x44>
 8002dbe:	2300      	movs	r3, #0
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d10a      	bne.n	8002dda <xQueueReceive+0x5e>
	__asm volatile
 8002dc4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002dc8:	f383 8811 	msr	BASEPRI, r3
 8002dcc:	f3bf 8f6f 	isb	sy
 8002dd0:	f3bf 8f4f 	dsb	sy
 8002dd4:	61fb      	str	r3, [r7, #28]
}
 8002dd6:	bf00      	nop
 8002dd8:	e7fe      	b.n	8002dd8 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002dda:	f001 f83b 	bl	8003e54 <xTaskGetSchedulerState>
 8002dde:	4603      	mov	r3, r0
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	d102      	bne.n	8002dea <xQueueReceive+0x6e>
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d101      	bne.n	8002dee <xQueueReceive+0x72>
 8002dea:	2301      	movs	r3, #1
 8002dec:	e000      	b.n	8002df0 <xQueueReceive+0x74>
 8002dee:	2300      	movs	r3, #0
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	d10a      	bne.n	8002e0a <xQueueReceive+0x8e>
	__asm volatile
 8002df4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002df8:	f383 8811 	msr	BASEPRI, r3
 8002dfc:	f3bf 8f6f 	isb	sy
 8002e00:	f3bf 8f4f 	dsb	sy
 8002e04:	61bb      	str	r3, [r7, #24]
}
 8002e06:	bf00      	nop
 8002e08:	e7fe      	b.n	8002e08 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8002e0a:	f001 fd7b 	bl	8004904 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002e0e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002e10:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e12:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8002e14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d01f      	beq.n	8002e5a <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8002e1a:	68b9      	ldr	r1, [r7, #8]
 8002e1c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002e1e:	f000 f8f7 	bl	8003010 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8002e22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e24:	1e5a      	subs	r2, r3, #1
 8002e26:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002e28:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002e2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002e2c:	691b      	ldr	r3, [r3, #16]
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	d00f      	beq.n	8002e52 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002e32:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002e34:	3310      	adds	r3, #16
 8002e36:	4618      	mov	r0, r3
 8002e38:	f000 fe4e 	bl	8003ad8 <xTaskRemoveFromEventList>
 8002e3c:	4603      	mov	r3, r0
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d007      	beq.n	8002e52 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8002e42:	4b3d      	ldr	r3, [pc, #244]	; (8002f38 <xQueueReceive+0x1bc>)
 8002e44:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002e48:	601a      	str	r2, [r3, #0]
 8002e4a:	f3bf 8f4f 	dsb	sy
 8002e4e:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8002e52:	f001 fd87 	bl	8004964 <vPortExitCritical>
				return pdPASS;
 8002e56:	2301      	movs	r3, #1
 8002e58:	e069      	b.n	8002f2e <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d103      	bne.n	8002e68 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8002e60:	f001 fd80 	bl	8004964 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8002e64:	2300      	movs	r3, #0
 8002e66:	e062      	b.n	8002f2e <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8002e68:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d106      	bne.n	8002e7c <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8002e6e:	f107 0310 	add.w	r3, r7, #16
 8002e72:	4618      	mov	r0, r3
 8002e74:	f000 fe94 	bl	8003ba0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8002e78:	2301      	movs	r3, #1
 8002e7a:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8002e7c:	f001 fd72 	bl	8004964 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8002e80:	f000 fc06 	bl	8003690 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8002e84:	f001 fd3e 	bl	8004904 <vPortEnterCritical>
 8002e88:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002e8a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002e8e:	b25b      	sxtb	r3, r3
 8002e90:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002e94:	d103      	bne.n	8002e9e <xQueueReceive+0x122>
 8002e96:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002e98:	2200      	movs	r2, #0
 8002e9a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002e9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002ea0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002ea4:	b25b      	sxtb	r3, r3
 8002ea6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002eaa:	d103      	bne.n	8002eb4 <xQueueReceive+0x138>
 8002eac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002eae:	2200      	movs	r2, #0
 8002eb0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002eb4:	f001 fd56 	bl	8004964 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002eb8:	1d3a      	adds	r2, r7, #4
 8002eba:	f107 0310 	add.w	r3, r7, #16
 8002ebe:	4611      	mov	r1, r2
 8002ec0:	4618      	mov	r0, r3
 8002ec2:	f000 fe83 	bl	8003bcc <xTaskCheckForTimeOut>
 8002ec6:	4603      	mov	r3, r0
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d123      	bne.n	8002f14 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8002ecc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002ece:	f000 f917 	bl	8003100 <prvIsQueueEmpty>
 8002ed2:	4603      	mov	r3, r0
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d017      	beq.n	8002f08 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8002ed8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002eda:	3324      	adds	r3, #36	; 0x24
 8002edc:	687a      	ldr	r2, [r7, #4]
 8002ede:	4611      	mov	r1, r2
 8002ee0:	4618      	mov	r0, r3
 8002ee2:	f000 fda9 	bl	8003a38 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8002ee6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002ee8:	f000 f8b8 	bl	800305c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8002eec:	f000 fbde 	bl	80036ac <xTaskResumeAll>
 8002ef0:	4603      	mov	r3, r0
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d189      	bne.n	8002e0a <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8002ef6:	4b10      	ldr	r3, [pc, #64]	; (8002f38 <xQueueReceive+0x1bc>)
 8002ef8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002efc:	601a      	str	r2, [r3, #0]
 8002efe:	f3bf 8f4f 	dsb	sy
 8002f02:	f3bf 8f6f 	isb	sy
 8002f06:	e780      	b.n	8002e0a <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8002f08:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002f0a:	f000 f8a7 	bl	800305c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8002f0e:	f000 fbcd 	bl	80036ac <xTaskResumeAll>
 8002f12:	e77a      	b.n	8002e0a <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8002f14:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002f16:	f000 f8a1 	bl	800305c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8002f1a:	f000 fbc7 	bl	80036ac <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8002f1e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002f20:	f000 f8ee 	bl	8003100 <prvIsQueueEmpty>
 8002f24:	4603      	mov	r3, r0
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	f43f af6f 	beq.w	8002e0a <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8002f2c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8002f2e:	4618      	mov	r0, r3
 8002f30:	3730      	adds	r7, #48	; 0x30
 8002f32:	46bd      	mov	sp, r7
 8002f34:	bd80      	pop	{r7, pc}
 8002f36:	bf00      	nop
 8002f38:	e000ed04 	.word	0xe000ed04

08002f3c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8002f3c:	b580      	push	{r7, lr}
 8002f3e:	b086      	sub	sp, #24
 8002f40:	af00      	add	r7, sp, #0
 8002f42:	60f8      	str	r0, [r7, #12]
 8002f44:	60b9      	str	r1, [r7, #8]
 8002f46:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8002f48:	2300      	movs	r3, #0
 8002f4a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f50:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	d10d      	bne.n	8002f76 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d14d      	bne.n	8002ffe <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	689b      	ldr	r3, [r3, #8]
 8002f66:	4618      	mov	r0, r3
 8002f68:	f000 ff92 	bl	8003e90 <xTaskPriorityDisinherit>
 8002f6c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	2200      	movs	r2, #0
 8002f72:	609a      	str	r2, [r3, #8]
 8002f74:	e043      	b.n	8002ffe <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d119      	bne.n	8002fb0 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	6858      	ldr	r0, [r3, #4]
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f84:	461a      	mov	r2, r3
 8002f86:	68b9      	ldr	r1, [r7, #8]
 8002f88:	f001 fff2 	bl	8004f70 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	685a      	ldr	r2, [r3, #4]
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f94:	441a      	add	r2, r3
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	685a      	ldr	r2, [r3, #4]
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	689b      	ldr	r3, [r3, #8]
 8002fa2:	429a      	cmp	r2, r3
 8002fa4:	d32b      	bcc.n	8002ffe <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	681a      	ldr	r2, [r3, #0]
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	605a      	str	r2, [r3, #4]
 8002fae:	e026      	b.n	8002ffe <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	68d8      	ldr	r0, [r3, #12]
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fb8:	461a      	mov	r2, r3
 8002fba:	68b9      	ldr	r1, [r7, #8]
 8002fbc:	f001 ffd8 	bl	8004f70 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	68da      	ldr	r2, [r3, #12]
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fc8:	425b      	negs	r3, r3
 8002fca:	441a      	add	r2, r3
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	68da      	ldr	r2, [r3, #12]
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	429a      	cmp	r2, r3
 8002fda:	d207      	bcs.n	8002fec <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	689a      	ldr	r2, [r3, #8]
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fe4:	425b      	negs	r3, r3
 8002fe6:	441a      	add	r2, r3
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	2b02      	cmp	r3, #2
 8002ff0:	d105      	bne.n	8002ffe <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8002ff2:	693b      	ldr	r3, [r7, #16]
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	d002      	beq.n	8002ffe <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8002ff8:	693b      	ldr	r3, [r7, #16]
 8002ffa:	3b01      	subs	r3, #1
 8002ffc:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8002ffe:	693b      	ldr	r3, [r7, #16]
 8003000:	1c5a      	adds	r2, r3, #1
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8003006:	697b      	ldr	r3, [r7, #20]
}
 8003008:	4618      	mov	r0, r3
 800300a:	3718      	adds	r7, #24
 800300c:	46bd      	mov	sp, r7
 800300e:	bd80      	pop	{r7, pc}

08003010 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8003010:	b580      	push	{r7, lr}
 8003012:	b082      	sub	sp, #8
 8003014:	af00      	add	r7, sp, #0
 8003016:	6078      	str	r0, [r7, #4]
 8003018:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800301e:	2b00      	cmp	r3, #0
 8003020:	d018      	beq.n	8003054 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	68da      	ldr	r2, [r3, #12]
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800302a:	441a      	add	r2, r3
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	68da      	ldr	r2, [r3, #12]
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	689b      	ldr	r3, [r3, #8]
 8003038:	429a      	cmp	r2, r3
 800303a:	d303      	bcc.n	8003044 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	681a      	ldr	r2, [r3, #0]
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	68d9      	ldr	r1, [r3, #12]
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800304c:	461a      	mov	r2, r3
 800304e:	6838      	ldr	r0, [r7, #0]
 8003050:	f001 ff8e 	bl	8004f70 <memcpy>
	}
}
 8003054:	bf00      	nop
 8003056:	3708      	adds	r7, #8
 8003058:	46bd      	mov	sp, r7
 800305a:	bd80      	pop	{r7, pc}

0800305c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800305c:	b580      	push	{r7, lr}
 800305e:	b084      	sub	sp, #16
 8003060:	af00      	add	r7, sp, #0
 8003062:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8003064:	f001 fc4e 	bl	8004904 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800306e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8003070:	e011      	b.n	8003096 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003076:	2b00      	cmp	r3, #0
 8003078:	d012      	beq.n	80030a0 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	3324      	adds	r3, #36	; 0x24
 800307e:	4618      	mov	r0, r3
 8003080:	f000 fd2a 	bl	8003ad8 <xTaskRemoveFromEventList>
 8003084:	4603      	mov	r3, r0
 8003086:	2b00      	cmp	r3, #0
 8003088:	d001      	beq.n	800308e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800308a:	f000 fe01 	bl	8003c90 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800308e:	7bfb      	ldrb	r3, [r7, #15]
 8003090:	3b01      	subs	r3, #1
 8003092:	b2db      	uxtb	r3, r3
 8003094:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8003096:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800309a:	2b00      	cmp	r3, #0
 800309c:	dce9      	bgt.n	8003072 <prvUnlockQueue+0x16>
 800309e:	e000      	b.n	80030a2 <prvUnlockQueue+0x46>
					break;
 80030a0:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	22ff      	movs	r2, #255	; 0xff
 80030a6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 80030aa:	f001 fc5b 	bl	8004964 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80030ae:	f001 fc29 	bl	8004904 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80030b8:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80030ba:	e011      	b.n	80030e0 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	691b      	ldr	r3, [r3, #16]
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d012      	beq.n	80030ea <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	3310      	adds	r3, #16
 80030c8:	4618      	mov	r0, r3
 80030ca:	f000 fd05 	bl	8003ad8 <xTaskRemoveFromEventList>
 80030ce:	4603      	mov	r3, r0
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d001      	beq.n	80030d8 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80030d4:	f000 fddc 	bl	8003c90 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80030d8:	7bbb      	ldrb	r3, [r7, #14]
 80030da:	3b01      	subs	r3, #1
 80030dc:	b2db      	uxtb	r3, r3
 80030de:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80030e0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	dce9      	bgt.n	80030bc <prvUnlockQueue+0x60>
 80030e8:	e000      	b.n	80030ec <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80030ea:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	22ff      	movs	r2, #255	; 0xff
 80030f0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 80030f4:	f001 fc36 	bl	8004964 <vPortExitCritical>
}
 80030f8:	bf00      	nop
 80030fa:	3710      	adds	r7, #16
 80030fc:	46bd      	mov	sp, r7
 80030fe:	bd80      	pop	{r7, pc}

08003100 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8003100:	b580      	push	{r7, lr}
 8003102:	b084      	sub	sp, #16
 8003104:	af00      	add	r7, sp, #0
 8003106:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003108:	f001 fbfc 	bl	8004904 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003110:	2b00      	cmp	r3, #0
 8003112:	d102      	bne.n	800311a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8003114:	2301      	movs	r3, #1
 8003116:	60fb      	str	r3, [r7, #12]
 8003118:	e001      	b.n	800311e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800311a:	2300      	movs	r3, #0
 800311c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800311e:	f001 fc21 	bl	8004964 <vPortExitCritical>

	return xReturn;
 8003122:	68fb      	ldr	r3, [r7, #12]
}
 8003124:	4618      	mov	r0, r3
 8003126:	3710      	adds	r7, #16
 8003128:	46bd      	mov	sp, r7
 800312a:	bd80      	pop	{r7, pc}

0800312c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800312c:	b580      	push	{r7, lr}
 800312e:	b084      	sub	sp, #16
 8003130:	af00      	add	r7, sp, #0
 8003132:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003134:	f001 fbe6 	bl	8004904 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003140:	429a      	cmp	r2, r3
 8003142:	d102      	bne.n	800314a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8003144:	2301      	movs	r3, #1
 8003146:	60fb      	str	r3, [r7, #12]
 8003148:	e001      	b.n	800314e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800314a:	2300      	movs	r3, #0
 800314c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800314e:	f001 fc09 	bl	8004964 <vPortExitCritical>

	return xReturn;
 8003152:	68fb      	ldr	r3, [r7, #12]
}
 8003154:	4618      	mov	r0, r3
 8003156:	3710      	adds	r7, #16
 8003158:	46bd      	mov	sp, r7
 800315a:	bd80      	pop	{r7, pc}

0800315c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800315c:	b480      	push	{r7}
 800315e:	b085      	sub	sp, #20
 8003160:	af00      	add	r7, sp, #0
 8003162:	6078      	str	r0, [r7, #4]
 8003164:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8003166:	2300      	movs	r3, #0
 8003168:	60fb      	str	r3, [r7, #12]
 800316a:	e014      	b.n	8003196 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800316c:	4a0f      	ldr	r2, [pc, #60]	; (80031ac <vQueueAddToRegistry+0x50>)
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8003174:	2b00      	cmp	r3, #0
 8003176:	d10b      	bne.n	8003190 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8003178:	490c      	ldr	r1, [pc, #48]	; (80031ac <vQueueAddToRegistry+0x50>)
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	683a      	ldr	r2, [r7, #0]
 800317e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8003182:	4a0a      	ldr	r2, [pc, #40]	; (80031ac <vQueueAddToRegistry+0x50>)
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	00db      	lsls	r3, r3, #3
 8003188:	4413      	add	r3, r2
 800318a:	687a      	ldr	r2, [r7, #4]
 800318c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800318e:	e006      	b.n	800319e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	3301      	adds	r3, #1
 8003194:	60fb      	str	r3, [r7, #12]
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	2b07      	cmp	r3, #7
 800319a:	d9e7      	bls.n	800316c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800319c:	bf00      	nop
 800319e:	bf00      	nop
 80031a0:	3714      	adds	r7, #20
 80031a2:	46bd      	mov	sp, r7
 80031a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031a8:	4770      	bx	lr
 80031aa:	bf00      	nop
 80031ac:	200007ec 	.word	0x200007ec

080031b0 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80031b0:	b580      	push	{r7, lr}
 80031b2:	b086      	sub	sp, #24
 80031b4:	af00      	add	r7, sp, #0
 80031b6:	60f8      	str	r0, [r7, #12]
 80031b8:	60b9      	str	r1, [r7, #8]
 80031ba:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80031c0:	f001 fba0 	bl	8004904 <vPortEnterCritical>
 80031c4:	697b      	ldr	r3, [r7, #20]
 80031c6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80031ca:	b25b      	sxtb	r3, r3
 80031cc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80031d0:	d103      	bne.n	80031da <vQueueWaitForMessageRestricted+0x2a>
 80031d2:	697b      	ldr	r3, [r7, #20]
 80031d4:	2200      	movs	r2, #0
 80031d6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80031da:	697b      	ldr	r3, [r7, #20]
 80031dc:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80031e0:	b25b      	sxtb	r3, r3
 80031e2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80031e6:	d103      	bne.n	80031f0 <vQueueWaitForMessageRestricted+0x40>
 80031e8:	697b      	ldr	r3, [r7, #20]
 80031ea:	2200      	movs	r2, #0
 80031ec:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80031f0:	f001 fbb8 	bl	8004964 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80031f4:	697b      	ldr	r3, [r7, #20]
 80031f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d106      	bne.n	800320a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80031fc:	697b      	ldr	r3, [r7, #20]
 80031fe:	3324      	adds	r3, #36	; 0x24
 8003200:	687a      	ldr	r2, [r7, #4]
 8003202:	68b9      	ldr	r1, [r7, #8]
 8003204:	4618      	mov	r0, r3
 8003206:	f000 fc3b 	bl	8003a80 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800320a:	6978      	ldr	r0, [r7, #20]
 800320c:	f7ff ff26 	bl	800305c <prvUnlockQueue>
	}
 8003210:	bf00      	nop
 8003212:	3718      	adds	r7, #24
 8003214:	46bd      	mov	sp, r7
 8003216:	bd80      	pop	{r7, pc}

08003218 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8003218:	b580      	push	{r7, lr}
 800321a:	b08e      	sub	sp, #56	; 0x38
 800321c:	af04      	add	r7, sp, #16
 800321e:	60f8      	str	r0, [r7, #12]
 8003220:	60b9      	str	r1, [r7, #8]
 8003222:	607a      	str	r2, [r7, #4]
 8003224:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8003226:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003228:	2b00      	cmp	r3, #0
 800322a:	d10a      	bne.n	8003242 <xTaskCreateStatic+0x2a>
	__asm volatile
 800322c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003230:	f383 8811 	msr	BASEPRI, r3
 8003234:	f3bf 8f6f 	isb	sy
 8003238:	f3bf 8f4f 	dsb	sy
 800323c:	623b      	str	r3, [r7, #32]
}
 800323e:	bf00      	nop
 8003240:	e7fe      	b.n	8003240 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8003242:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003244:	2b00      	cmp	r3, #0
 8003246:	d10a      	bne.n	800325e <xTaskCreateStatic+0x46>
	__asm volatile
 8003248:	f04f 0350 	mov.w	r3, #80	; 0x50
 800324c:	f383 8811 	msr	BASEPRI, r3
 8003250:	f3bf 8f6f 	isb	sy
 8003254:	f3bf 8f4f 	dsb	sy
 8003258:	61fb      	str	r3, [r7, #28]
}
 800325a:	bf00      	nop
 800325c:	e7fe      	b.n	800325c <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800325e:	235c      	movs	r3, #92	; 0x5c
 8003260:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8003262:	693b      	ldr	r3, [r7, #16]
 8003264:	2b5c      	cmp	r3, #92	; 0x5c
 8003266:	d00a      	beq.n	800327e <xTaskCreateStatic+0x66>
	__asm volatile
 8003268:	f04f 0350 	mov.w	r3, #80	; 0x50
 800326c:	f383 8811 	msr	BASEPRI, r3
 8003270:	f3bf 8f6f 	isb	sy
 8003274:	f3bf 8f4f 	dsb	sy
 8003278:	61bb      	str	r3, [r7, #24]
}
 800327a:	bf00      	nop
 800327c:	e7fe      	b.n	800327c <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800327e:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8003280:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003282:	2b00      	cmp	r3, #0
 8003284:	d01e      	beq.n	80032c4 <xTaskCreateStatic+0xac>
 8003286:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003288:	2b00      	cmp	r3, #0
 800328a:	d01b      	beq.n	80032c4 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800328c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800328e:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8003290:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003292:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003294:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8003296:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003298:	2202      	movs	r2, #2
 800329a:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800329e:	2300      	movs	r3, #0
 80032a0:	9303      	str	r3, [sp, #12]
 80032a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032a4:	9302      	str	r3, [sp, #8]
 80032a6:	f107 0314 	add.w	r3, r7, #20
 80032aa:	9301      	str	r3, [sp, #4]
 80032ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80032ae:	9300      	str	r3, [sp, #0]
 80032b0:	683b      	ldr	r3, [r7, #0]
 80032b2:	687a      	ldr	r2, [r7, #4]
 80032b4:	68b9      	ldr	r1, [r7, #8]
 80032b6:	68f8      	ldr	r0, [r7, #12]
 80032b8:	f000 f850 	bl	800335c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80032bc:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80032be:	f000 f8dd 	bl	800347c <prvAddNewTaskToReadyList>
 80032c2:	e001      	b.n	80032c8 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 80032c4:	2300      	movs	r3, #0
 80032c6:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80032c8:	697b      	ldr	r3, [r7, #20]
	}
 80032ca:	4618      	mov	r0, r3
 80032cc:	3728      	adds	r7, #40	; 0x28
 80032ce:	46bd      	mov	sp, r7
 80032d0:	bd80      	pop	{r7, pc}

080032d2 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80032d2:	b580      	push	{r7, lr}
 80032d4:	b08c      	sub	sp, #48	; 0x30
 80032d6:	af04      	add	r7, sp, #16
 80032d8:	60f8      	str	r0, [r7, #12]
 80032da:	60b9      	str	r1, [r7, #8]
 80032dc:	603b      	str	r3, [r7, #0]
 80032de:	4613      	mov	r3, r2
 80032e0:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80032e2:	88fb      	ldrh	r3, [r7, #6]
 80032e4:	009b      	lsls	r3, r3, #2
 80032e6:	4618      	mov	r0, r3
 80032e8:	f001 fc2e 	bl	8004b48 <pvPortMalloc>
 80032ec:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80032ee:	697b      	ldr	r3, [r7, #20]
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	d00e      	beq.n	8003312 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80032f4:	205c      	movs	r0, #92	; 0x5c
 80032f6:	f001 fc27 	bl	8004b48 <pvPortMalloc>
 80032fa:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80032fc:	69fb      	ldr	r3, [r7, #28]
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d003      	beq.n	800330a <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8003302:	69fb      	ldr	r3, [r7, #28]
 8003304:	697a      	ldr	r2, [r7, #20]
 8003306:	631a      	str	r2, [r3, #48]	; 0x30
 8003308:	e005      	b.n	8003316 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800330a:	6978      	ldr	r0, [r7, #20]
 800330c:	f001 fce8 	bl	8004ce0 <vPortFree>
 8003310:	e001      	b.n	8003316 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8003312:	2300      	movs	r3, #0
 8003314:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8003316:	69fb      	ldr	r3, [r7, #28]
 8003318:	2b00      	cmp	r3, #0
 800331a:	d017      	beq.n	800334c <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800331c:	69fb      	ldr	r3, [r7, #28]
 800331e:	2200      	movs	r2, #0
 8003320:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8003324:	88fa      	ldrh	r2, [r7, #6]
 8003326:	2300      	movs	r3, #0
 8003328:	9303      	str	r3, [sp, #12]
 800332a:	69fb      	ldr	r3, [r7, #28]
 800332c:	9302      	str	r3, [sp, #8]
 800332e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003330:	9301      	str	r3, [sp, #4]
 8003332:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003334:	9300      	str	r3, [sp, #0]
 8003336:	683b      	ldr	r3, [r7, #0]
 8003338:	68b9      	ldr	r1, [r7, #8]
 800333a:	68f8      	ldr	r0, [r7, #12]
 800333c:	f000 f80e 	bl	800335c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003340:	69f8      	ldr	r0, [r7, #28]
 8003342:	f000 f89b 	bl	800347c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8003346:	2301      	movs	r3, #1
 8003348:	61bb      	str	r3, [r7, #24]
 800334a:	e002      	b.n	8003352 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800334c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003350:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8003352:	69bb      	ldr	r3, [r7, #24]
	}
 8003354:	4618      	mov	r0, r3
 8003356:	3720      	adds	r7, #32
 8003358:	46bd      	mov	sp, r7
 800335a:	bd80      	pop	{r7, pc}

0800335c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800335c:	b580      	push	{r7, lr}
 800335e:	b088      	sub	sp, #32
 8003360:	af00      	add	r7, sp, #0
 8003362:	60f8      	str	r0, [r7, #12]
 8003364:	60b9      	str	r1, [r7, #8]
 8003366:	607a      	str	r2, [r7, #4]
 8003368:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800336a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800336c:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	009b      	lsls	r3, r3, #2
 8003372:	461a      	mov	r2, r3
 8003374:	21a5      	movs	r1, #165	; 0xa5
 8003376:	f001 fe09 	bl	8004f8c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800337a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800337c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8003384:	3b01      	subs	r3, #1
 8003386:	009b      	lsls	r3, r3, #2
 8003388:	4413      	add	r3, r2
 800338a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800338c:	69bb      	ldr	r3, [r7, #24]
 800338e:	f023 0307 	bic.w	r3, r3, #7
 8003392:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8003394:	69bb      	ldr	r3, [r7, #24]
 8003396:	f003 0307 	and.w	r3, r3, #7
 800339a:	2b00      	cmp	r3, #0
 800339c:	d00a      	beq.n	80033b4 <prvInitialiseNewTask+0x58>
	__asm volatile
 800339e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80033a2:	f383 8811 	msr	BASEPRI, r3
 80033a6:	f3bf 8f6f 	isb	sy
 80033aa:	f3bf 8f4f 	dsb	sy
 80033ae:	617b      	str	r3, [r7, #20]
}
 80033b0:	bf00      	nop
 80033b2:	e7fe      	b.n	80033b2 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80033b4:	68bb      	ldr	r3, [r7, #8]
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d01f      	beq.n	80033fa <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80033ba:	2300      	movs	r3, #0
 80033bc:	61fb      	str	r3, [r7, #28]
 80033be:	e012      	b.n	80033e6 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80033c0:	68ba      	ldr	r2, [r7, #8]
 80033c2:	69fb      	ldr	r3, [r7, #28]
 80033c4:	4413      	add	r3, r2
 80033c6:	7819      	ldrb	r1, [r3, #0]
 80033c8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80033ca:	69fb      	ldr	r3, [r7, #28]
 80033cc:	4413      	add	r3, r2
 80033ce:	3334      	adds	r3, #52	; 0x34
 80033d0:	460a      	mov	r2, r1
 80033d2:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80033d4:	68ba      	ldr	r2, [r7, #8]
 80033d6:	69fb      	ldr	r3, [r7, #28]
 80033d8:	4413      	add	r3, r2
 80033da:	781b      	ldrb	r3, [r3, #0]
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d006      	beq.n	80033ee <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80033e0:	69fb      	ldr	r3, [r7, #28]
 80033e2:	3301      	adds	r3, #1
 80033e4:	61fb      	str	r3, [r7, #28]
 80033e6:	69fb      	ldr	r3, [r7, #28]
 80033e8:	2b0f      	cmp	r3, #15
 80033ea:	d9e9      	bls.n	80033c0 <prvInitialiseNewTask+0x64>
 80033ec:	e000      	b.n	80033f0 <prvInitialiseNewTask+0x94>
			{
				break;
 80033ee:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80033f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80033f2:	2200      	movs	r2, #0
 80033f4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80033f8:	e003      	b.n	8003402 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80033fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80033fc:	2200      	movs	r2, #0
 80033fe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8003402:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003404:	2b37      	cmp	r3, #55	; 0x37
 8003406:	d901      	bls.n	800340c <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8003408:	2337      	movs	r3, #55	; 0x37
 800340a:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800340c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800340e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003410:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8003412:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003414:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003416:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8003418:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800341a:	2200      	movs	r2, #0
 800341c:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800341e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003420:	3304      	adds	r3, #4
 8003422:	4618      	mov	r0, r3
 8003424:	f7ff f93e 	bl	80026a4 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8003428:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800342a:	3318      	adds	r3, #24
 800342c:	4618      	mov	r0, r3
 800342e:	f7ff f939 	bl	80026a4 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8003432:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003434:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003436:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003438:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800343a:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800343e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003440:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8003442:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003444:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003446:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8003448:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800344a:	2200      	movs	r2, #0
 800344c:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800344e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003450:	2200      	movs	r2, #0
 8003452:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8003456:	683a      	ldr	r2, [r7, #0]
 8003458:	68f9      	ldr	r1, [r7, #12]
 800345a:	69b8      	ldr	r0, [r7, #24]
 800345c:	f001 f928 	bl	80046b0 <pxPortInitialiseStack>
 8003460:	4602      	mov	r2, r0
 8003462:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003464:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8003466:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003468:	2b00      	cmp	r3, #0
 800346a:	d002      	beq.n	8003472 <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800346c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800346e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003470:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003472:	bf00      	nop
 8003474:	3720      	adds	r7, #32
 8003476:	46bd      	mov	sp, r7
 8003478:	bd80      	pop	{r7, pc}
	...

0800347c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800347c:	b580      	push	{r7, lr}
 800347e:	b082      	sub	sp, #8
 8003480:	af00      	add	r7, sp, #0
 8003482:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8003484:	f001 fa3e 	bl	8004904 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8003488:	4b2d      	ldr	r3, [pc, #180]	; (8003540 <prvAddNewTaskToReadyList+0xc4>)
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	3301      	adds	r3, #1
 800348e:	4a2c      	ldr	r2, [pc, #176]	; (8003540 <prvAddNewTaskToReadyList+0xc4>)
 8003490:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8003492:	4b2c      	ldr	r3, [pc, #176]	; (8003544 <prvAddNewTaskToReadyList+0xc8>)
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	2b00      	cmp	r3, #0
 8003498:	d109      	bne.n	80034ae <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800349a:	4a2a      	ldr	r2, [pc, #168]	; (8003544 <prvAddNewTaskToReadyList+0xc8>)
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80034a0:	4b27      	ldr	r3, [pc, #156]	; (8003540 <prvAddNewTaskToReadyList+0xc4>)
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	2b01      	cmp	r3, #1
 80034a6:	d110      	bne.n	80034ca <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80034a8:	f000 fc16 	bl	8003cd8 <prvInitialiseTaskLists>
 80034ac:	e00d      	b.n	80034ca <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80034ae:	4b26      	ldr	r3, [pc, #152]	; (8003548 <prvAddNewTaskToReadyList+0xcc>)
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d109      	bne.n	80034ca <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80034b6:	4b23      	ldr	r3, [pc, #140]	; (8003544 <prvAddNewTaskToReadyList+0xc8>)
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034c0:	429a      	cmp	r2, r3
 80034c2:	d802      	bhi.n	80034ca <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80034c4:	4a1f      	ldr	r2, [pc, #124]	; (8003544 <prvAddNewTaskToReadyList+0xc8>)
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80034ca:	4b20      	ldr	r3, [pc, #128]	; (800354c <prvAddNewTaskToReadyList+0xd0>)
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	3301      	adds	r3, #1
 80034d0:	4a1e      	ldr	r2, [pc, #120]	; (800354c <prvAddNewTaskToReadyList+0xd0>)
 80034d2:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80034d4:	4b1d      	ldr	r3, [pc, #116]	; (800354c <prvAddNewTaskToReadyList+0xd0>)
 80034d6:	681a      	ldr	r2, [r3, #0]
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80034e0:	4b1b      	ldr	r3, [pc, #108]	; (8003550 <prvAddNewTaskToReadyList+0xd4>)
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	429a      	cmp	r2, r3
 80034e6:	d903      	bls.n	80034f0 <prvAddNewTaskToReadyList+0x74>
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034ec:	4a18      	ldr	r2, [pc, #96]	; (8003550 <prvAddNewTaskToReadyList+0xd4>)
 80034ee:	6013      	str	r3, [r2, #0]
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80034f4:	4613      	mov	r3, r2
 80034f6:	009b      	lsls	r3, r3, #2
 80034f8:	4413      	add	r3, r2
 80034fa:	009b      	lsls	r3, r3, #2
 80034fc:	4a15      	ldr	r2, [pc, #84]	; (8003554 <prvAddNewTaskToReadyList+0xd8>)
 80034fe:	441a      	add	r2, r3
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	3304      	adds	r3, #4
 8003504:	4619      	mov	r1, r3
 8003506:	4610      	mov	r0, r2
 8003508:	f7ff f8d9 	bl	80026be <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800350c:	f001 fa2a 	bl	8004964 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8003510:	4b0d      	ldr	r3, [pc, #52]	; (8003548 <prvAddNewTaskToReadyList+0xcc>)
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	2b00      	cmp	r3, #0
 8003516:	d00e      	beq.n	8003536 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8003518:	4b0a      	ldr	r3, [pc, #40]	; (8003544 <prvAddNewTaskToReadyList+0xc8>)
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003522:	429a      	cmp	r2, r3
 8003524:	d207      	bcs.n	8003536 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8003526:	4b0c      	ldr	r3, [pc, #48]	; (8003558 <prvAddNewTaskToReadyList+0xdc>)
 8003528:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800352c:	601a      	str	r2, [r3, #0]
 800352e:	f3bf 8f4f 	dsb	sy
 8003532:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003536:	bf00      	nop
 8003538:	3708      	adds	r7, #8
 800353a:	46bd      	mov	sp, r7
 800353c:	bd80      	pop	{r7, pc}
 800353e:	bf00      	nop
 8003540:	20000d00 	.word	0x20000d00
 8003544:	2000082c 	.word	0x2000082c
 8003548:	20000d0c 	.word	0x20000d0c
 800354c:	20000d1c 	.word	0x20000d1c
 8003550:	20000d08 	.word	0x20000d08
 8003554:	20000830 	.word	0x20000830
 8003558:	e000ed04 	.word	0xe000ed04

0800355c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800355c:	b580      	push	{r7, lr}
 800355e:	b084      	sub	sp, #16
 8003560:	af00      	add	r7, sp, #0
 8003562:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8003564:	2300      	movs	r3, #0
 8003566:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	2b00      	cmp	r3, #0
 800356c:	d017      	beq.n	800359e <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800356e:	4b13      	ldr	r3, [pc, #76]	; (80035bc <vTaskDelay+0x60>)
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	2b00      	cmp	r3, #0
 8003574:	d00a      	beq.n	800358c <vTaskDelay+0x30>
	__asm volatile
 8003576:	f04f 0350 	mov.w	r3, #80	; 0x50
 800357a:	f383 8811 	msr	BASEPRI, r3
 800357e:	f3bf 8f6f 	isb	sy
 8003582:	f3bf 8f4f 	dsb	sy
 8003586:	60bb      	str	r3, [r7, #8]
}
 8003588:	bf00      	nop
 800358a:	e7fe      	b.n	800358a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800358c:	f000 f880 	bl	8003690 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8003590:	2100      	movs	r1, #0
 8003592:	6878      	ldr	r0, [r7, #4]
 8003594:	f000 fcea 	bl	8003f6c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8003598:	f000 f888 	bl	80036ac <xTaskResumeAll>
 800359c:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	d107      	bne.n	80035b4 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 80035a4:	4b06      	ldr	r3, [pc, #24]	; (80035c0 <vTaskDelay+0x64>)
 80035a6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80035aa:	601a      	str	r2, [r3, #0]
 80035ac:	f3bf 8f4f 	dsb	sy
 80035b0:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80035b4:	bf00      	nop
 80035b6:	3710      	adds	r7, #16
 80035b8:	46bd      	mov	sp, r7
 80035ba:	bd80      	pop	{r7, pc}
 80035bc:	20000d28 	.word	0x20000d28
 80035c0:	e000ed04 	.word	0xe000ed04

080035c4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80035c4:	b580      	push	{r7, lr}
 80035c6:	b08a      	sub	sp, #40	; 0x28
 80035c8:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80035ca:	2300      	movs	r3, #0
 80035cc:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80035ce:	2300      	movs	r3, #0
 80035d0:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80035d2:	463a      	mov	r2, r7
 80035d4:	1d39      	adds	r1, r7, #4
 80035d6:	f107 0308 	add.w	r3, r7, #8
 80035da:	4618      	mov	r0, r3
 80035dc:	f7ff f80e 	bl	80025fc <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80035e0:	6839      	ldr	r1, [r7, #0]
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	68ba      	ldr	r2, [r7, #8]
 80035e6:	9202      	str	r2, [sp, #8]
 80035e8:	9301      	str	r3, [sp, #4]
 80035ea:	2300      	movs	r3, #0
 80035ec:	9300      	str	r3, [sp, #0]
 80035ee:	2300      	movs	r3, #0
 80035f0:	460a      	mov	r2, r1
 80035f2:	4921      	ldr	r1, [pc, #132]	; (8003678 <vTaskStartScheduler+0xb4>)
 80035f4:	4821      	ldr	r0, [pc, #132]	; (800367c <vTaskStartScheduler+0xb8>)
 80035f6:	f7ff fe0f 	bl	8003218 <xTaskCreateStatic>
 80035fa:	4603      	mov	r3, r0
 80035fc:	4a20      	ldr	r2, [pc, #128]	; (8003680 <vTaskStartScheduler+0xbc>)
 80035fe:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8003600:	4b1f      	ldr	r3, [pc, #124]	; (8003680 <vTaskStartScheduler+0xbc>)
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	2b00      	cmp	r3, #0
 8003606:	d002      	beq.n	800360e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8003608:	2301      	movs	r3, #1
 800360a:	617b      	str	r3, [r7, #20]
 800360c:	e001      	b.n	8003612 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800360e:	2300      	movs	r3, #0
 8003610:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8003612:	697b      	ldr	r3, [r7, #20]
 8003614:	2b01      	cmp	r3, #1
 8003616:	d102      	bne.n	800361e <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8003618:	f000 fcfc 	bl	8004014 <xTimerCreateTimerTask>
 800361c:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800361e:	697b      	ldr	r3, [r7, #20]
 8003620:	2b01      	cmp	r3, #1
 8003622:	d116      	bne.n	8003652 <vTaskStartScheduler+0x8e>
	__asm volatile
 8003624:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003628:	f383 8811 	msr	BASEPRI, r3
 800362c:	f3bf 8f6f 	isb	sy
 8003630:	f3bf 8f4f 	dsb	sy
 8003634:	613b      	str	r3, [r7, #16]
}
 8003636:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8003638:	4b12      	ldr	r3, [pc, #72]	; (8003684 <vTaskStartScheduler+0xc0>)
 800363a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800363e:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8003640:	4b11      	ldr	r3, [pc, #68]	; (8003688 <vTaskStartScheduler+0xc4>)
 8003642:	2201      	movs	r2, #1
 8003644:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8003646:	4b11      	ldr	r3, [pc, #68]	; (800368c <vTaskStartScheduler+0xc8>)
 8003648:	2200      	movs	r2, #0
 800364a:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800364c:	f001 f8b8 	bl	80047c0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8003650:	e00e      	b.n	8003670 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8003652:	697b      	ldr	r3, [r7, #20]
 8003654:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003658:	d10a      	bne.n	8003670 <vTaskStartScheduler+0xac>
	__asm volatile
 800365a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800365e:	f383 8811 	msr	BASEPRI, r3
 8003662:	f3bf 8f6f 	isb	sy
 8003666:	f3bf 8f4f 	dsb	sy
 800366a:	60fb      	str	r3, [r7, #12]
}
 800366c:	bf00      	nop
 800366e:	e7fe      	b.n	800366e <vTaskStartScheduler+0xaa>
}
 8003670:	bf00      	nop
 8003672:	3718      	adds	r7, #24
 8003674:	46bd      	mov	sp, r7
 8003676:	bd80      	pop	{r7, pc}
 8003678:	08006010 	.word	0x08006010
 800367c:	08003ca9 	.word	0x08003ca9
 8003680:	20000d24 	.word	0x20000d24
 8003684:	20000d20 	.word	0x20000d20
 8003688:	20000d0c 	.word	0x20000d0c
 800368c:	20000d04 	.word	0x20000d04

08003690 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8003690:	b480      	push	{r7}
 8003692:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8003694:	4b04      	ldr	r3, [pc, #16]	; (80036a8 <vTaskSuspendAll+0x18>)
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	3301      	adds	r3, #1
 800369a:	4a03      	ldr	r2, [pc, #12]	; (80036a8 <vTaskSuspendAll+0x18>)
 800369c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800369e:	bf00      	nop
 80036a0:	46bd      	mov	sp, r7
 80036a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036a6:	4770      	bx	lr
 80036a8:	20000d28 	.word	0x20000d28

080036ac <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80036ac:	b580      	push	{r7, lr}
 80036ae:	b084      	sub	sp, #16
 80036b0:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80036b2:	2300      	movs	r3, #0
 80036b4:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80036b6:	2300      	movs	r3, #0
 80036b8:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80036ba:	4b42      	ldr	r3, [pc, #264]	; (80037c4 <xTaskResumeAll+0x118>)
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d10a      	bne.n	80036d8 <xTaskResumeAll+0x2c>
	__asm volatile
 80036c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80036c6:	f383 8811 	msr	BASEPRI, r3
 80036ca:	f3bf 8f6f 	isb	sy
 80036ce:	f3bf 8f4f 	dsb	sy
 80036d2:	603b      	str	r3, [r7, #0]
}
 80036d4:	bf00      	nop
 80036d6:	e7fe      	b.n	80036d6 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80036d8:	f001 f914 	bl	8004904 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80036dc:	4b39      	ldr	r3, [pc, #228]	; (80037c4 <xTaskResumeAll+0x118>)
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	3b01      	subs	r3, #1
 80036e2:	4a38      	ldr	r2, [pc, #224]	; (80037c4 <xTaskResumeAll+0x118>)
 80036e4:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80036e6:	4b37      	ldr	r3, [pc, #220]	; (80037c4 <xTaskResumeAll+0x118>)
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d162      	bne.n	80037b4 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80036ee:	4b36      	ldr	r3, [pc, #216]	; (80037c8 <xTaskResumeAll+0x11c>)
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d05e      	beq.n	80037b4 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80036f6:	e02f      	b.n	8003758 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80036f8:	4b34      	ldr	r3, [pc, #208]	; (80037cc <xTaskResumeAll+0x120>)
 80036fa:	68db      	ldr	r3, [r3, #12]
 80036fc:	68db      	ldr	r3, [r3, #12]
 80036fe:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	3318      	adds	r3, #24
 8003704:	4618      	mov	r0, r3
 8003706:	f7ff f837 	bl	8002778 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	3304      	adds	r3, #4
 800370e:	4618      	mov	r0, r3
 8003710:	f7ff f832 	bl	8002778 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003718:	4b2d      	ldr	r3, [pc, #180]	; (80037d0 <xTaskResumeAll+0x124>)
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	429a      	cmp	r2, r3
 800371e:	d903      	bls.n	8003728 <xTaskResumeAll+0x7c>
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003724:	4a2a      	ldr	r2, [pc, #168]	; (80037d0 <xTaskResumeAll+0x124>)
 8003726:	6013      	str	r3, [r2, #0]
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800372c:	4613      	mov	r3, r2
 800372e:	009b      	lsls	r3, r3, #2
 8003730:	4413      	add	r3, r2
 8003732:	009b      	lsls	r3, r3, #2
 8003734:	4a27      	ldr	r2, [pc, #156]	; (80037d4 <xTaskResumeAll+0x128>)
 8003736:	441a      	add	r2, r3
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	3304      	adds	r3, #4
 800373c:	4619      	mov	r1, r3
 800373e:	4610      	mov	r0, r2
 8003740:	f7fe ffbd 	bl	80026be <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003748:	4b23      	ldr	r3, [pc, #140]	; (80037d8 <xTaskResumeAll+0x12c>)
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800374e:	429a      	cmp	r2, r3
 8003750:	d302      	bcc.n	8003758 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8003752:	4b22      	ldr	r3, [pc, #136]	; (80037dc <xTaskResumeAll+0x130>)
 8003754:	2201      	movs	r2, #1
 8003756:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003758:	4b1c      	ldr	r3, [pc, #112]	; (80037cc <xTaskResumeAll+0x120>)
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	2b00      	cmp	r3, #0
 800375e:	d1cb      	bne.n	80036f8 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	2b00      	cmp	r3, #0
 8003764:	d001      	beq.n	800376a <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8003766:	f000 fb55 	bl	8003e14 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800376a:	4b1d      	ldr	r3, [pc, #116]	; (80037e0 <xTaskResumeAll+0x134>)
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	2b00      	cmp	r3, #0
 8003774:	d010      	beq.n	8003798 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8003776:	f000 f847 	bl	8003808 <xTaskIncrementTick>
 800377a:	4603      	mov	r3, r0
 800377c:	2b00      	cmp	r3, #0
 800377e:	d002      	beq.n	8003786 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8003780:	4b16      	ldr	r3, [pc, #88]	; (80037dc <xTaskResumeAll+0x130>)
 8003782:	2201      	movs	r2, #1
 8003784:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	3b01      	subs	r3, #1
 800378a:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	2b00      	cmp	r3, #0
 8003790:	d1f1      	bne.n	8003776 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8003792:	4b13      	ldr	r3, [pc, #76]	; (80037e0 <xTaskResumeAll+0x134>)
 8003794:	2200      	movs	r2, #0
 8003796:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8003798:	4b10      	ldr	r3, [pc, #64]	; (80037dc <xTaskResumeAll+0x130>)
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	2b00      	cmp	r3, #0
 800379e:	d009      	beq.n	80037b4 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80037a0:	2301      	movs	r3, #1
 80037a2:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80037a4:	4b0f      	ldr	r3, [pc, #60]	; (80037e4 <xTaskResumeAll+0x138>)
 80037a6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80037aa:	601a      	str	r2, [r3, #0]
 80037ac:	f3bf 8f4f 	dsb	sy
 80037b0:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80037b4:	f001 f8d6 	bl	8004964 <vPortExitCritical>

	return xAlreadyYielded;
 80037b8:	68bb      	ldr	r3, [r7, #8]
}
 80037ba:	4618      	mov	r0, r3
 80037bc:	3710      	adds	r7, #16
 80037be:	46bd      	mov	sp, r7
 80037c0:	bd80      	pop	{r7, pc}
 80037c2:	bf00      	nop
 80037c4:	20000d28 	.word	0x20000d28
 80037c8:	20000d00 	.word	0x20000d00
 80037cc:	20000cc0 	.word	0x20000cc0
 80037d0:	20000d08 	.word	0x20000d08
 80037d4:	20000830 	.word	0x20000830
 80037d8:	2000082c 	.word	0x2000082c
 80037dc:	20000d14 	.word	0x20000d14
 80037e0:	20000d10 	.word	0x20000d10
 80037e4:	e000ed04 	.word	0xe000ed04

080037e8 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80037e8:	b480      	push	{r7}
 80037ea:	b083      	sub	sp, #12
 80037ec:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80037ee:	4b05      	ldr	r3, [pc, #20]	; (8003804 <xTaskGetTickCount+0x1c>)
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80037f4:	687b      	ldr	r3, [r7, #4]
}
 80037f6:	4618      	mov	r0, r3
 80037f8:	370c      	adds	r7, #12
 80037fa:	46bd      	mov	sp, r7
 80037fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003800:	4770      	bx	lr
 8003802:	bf00      	nop
 8003804:	20000d04 	.word	0x20000d04

08003808 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8003808:	b580      	push	{r7, lr}
 800380a:	b086      	sub	sp, #24
 800380c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800380e:	2300      	movs	r3, #0
 8003810:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003812:	4b4f      	ldr	r3, [pc, #316]	; (8003950 <xTaskIncrementTick+0x148>)
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	2b00      	cmp	r3, #0
 8003818:	f040 808f 	bne.w	800393a <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800381c:	4b4d      	ldr	r3, [pc, #308]	; (8003954 <xTaskIncrementTick+0x14c>)
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	3301      	adds	r3, #1
 8003822:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8003824:	4a4b      	ldr	r2, [pc, #300]	; (8003954 <xTaskIncrementTick+0x14c>)
 8003826:	693b      	ldr	r3, [r7, #16]
 8003828:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800382a:	693b      	ldr	r3, [r7, #16]
 800382c:	2b00      	cmp	r3, #0
 800382e:	d120      	bne.n	8003872 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8003830:	4b49      	ldr	r3, [pc, #292]	; (8003958 <xTaskIncrementTick+0x150>)
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	2b00      	cmp	r3, #0
 8003838:	d00a      	beq.n	8003850 <xTaskIncrementTick+0x48>
	__asm volatile
 800383a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800383e:	f383 8811 	msr	BASEPRI, r3
 8003842:	f3bf 8f6f 	isb	sy
 8003846:	f3bf 8f4f 	dsb	sy
 800384a:	603b      	str	r3, [r7, #0]
}
 800384c:	bf00      	nop
 800384e:	e7fe      	b.n	800384e <xTaskIncrementTick+0x46>
 8003850:	4b41      	ldr	r3, [pc, #260]	; (8003958 <xTaskIncrementTick+0x150>)
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	60fb      	str	r3, [r7, #12]
 8003856:	4b41      	ldr	r3, [pc, #260]	; (800395c <xTaskIncrementTick+0x154>)
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	4a3f      	ldr	r2, [pc, #252]	; (8003958 <xTaskIncrementTick+0x150>)
 800385c:	6013      	str	r3, [r2, #0]
 800385e:	4a3f      	ldr	r2, [pc, #252]	; (800395c <xTaskIncrementTick+0x154>)
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	6013      	str	r3, [r2, #0]
 8003864:	4b3e      	ldr	r3, [pc, #248]	; (8003960 <xTaskIncrementTick+0x158>)
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	3301      	adds	r3, #1
 800386a:	4a3d      	ldr	r2, [pc, #244]	; (8003960 <xTaskIncrementTick+0x158>)
 800386c:	6013      	str	r3, [r2, #0]
 800386e:	f000 fad1 	bl	8003e14 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8003872:	4b3c      	ldr	r3, [pc, #240]	; (8003964 <xTaskIncrementTick+0x15c>)
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	693a      	ldr	r2, [r7, #16]
 8003878:	429a      	cmp	r2, r3
 800387a:	d349      	bcc.n	8003910 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800387c:	4b36      	ldr	r3, [pc, #216]	; (8003958 <xTaskIncrementTick+0x150>)
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	2b00      	cmp	r3, #0
 8003884:	d104      	bne.n	8003890 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003886:	4b37      	ldr	r3, [pc, #220]	; (8003964 <xTaskIncrementTick+0x15c>)
 8003888:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800388c:	601a      	str	r2, [r3, #0]
					break;
 800388e:	e03f      	b.n	8003910 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003890:	4b31      	ldr	r3, [pc, #196]	; (8003958 <xTaskIncrementTick+0x150>)
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	68db      	ldr	r3, [r3, #12]
 8003896:	68db      	ldr	r3, [r3, #12]
 8003898:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800389a:	68bb      	ldr	r3, [r7, #8]
 800389c:	685b      	ldr	r3, [r3, #4]
 800389e:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80038a0:	693a      	ldr	r2, [r7, #16]
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	429a      	cmp	r2, r3
 80038a6:	d203      	bcs.n	80038b0 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80038a8:	4a2e      	ldr	r2, [pc, #184]	; (8003964 <xTaskIncrementTick+0x15c>)
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80038ae:	e02f      	b.n	8003910 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80038b0:	68bb      	ldr	r3, [r7, #8]
 80038b2:	3304      	adds	r3, #4
 80038b4:	4618      	mov	r0, r3
 80038b6:	f7fe ff5f 	bl	8002778 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80038ba:	68bb      	ldr	r3, [r7, #8]
 80038bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d004      	beq.n	80038cc <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80038c2:	68bb      	ldr	r3, [r7, #8]
 80038c4:	3318      	adds	r3, #24
 80038c6:	4618      	mov	r0, r3
 80038c8:	f7fe ff56 	bl	8002778 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80038cc:	68bb      	ldr	r3, [r7, #8]
 80038ce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80038d0:	4b25      	ldr	r3, [pc, #148]	; (8003968 <xTaskIncrementTick+0x160>)
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	429a      	cmp	r2, r3
 80038d6:	d903      	bls.n	80038e0 <xTaskIncrementTick+0xd8>
 80038d8:	68bb      	ldr	r3, [r7, #8]
 80038da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80038dc:	4a22      	ldr	r2, [pc, #136]	; (8003968 <xTaskIncrementTick+0x160>)
 80038de:	6013      	str	r3, [r2, #0]
 80038e0:	68bb      	ldr	r3, [r7, #8]
 80038e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80038e4:	4613      	mov	r3, r2
 80038e6:	009b      	lsls	r3, r3, #2
 80038e8:	4413      	add	r3, r2
 80038ea:	009b      	lsls	r3, r3, #2
 80038ec:	4a1f      	ldr	r2, [pc, #124]	; (800396c <xTaskIncrementTick+0x164>)
 80038ee:	441a      	add	r2, r3
 80038f0:	68bb      	ldr	r3, [r7, #8]
 80038f2:	3304      	adds	r3, #4
 80038f4:	4619      	mov	r1, r3
 80038f6:	4610      	mov	r0, r2
 80038f8:	f7fe fee1 	bl	80026be <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80038fc:	68bb      	ldr	r3, [r7, #8]
 80038fe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003900:	4b1b      	ldr	r3, [pc, #108]	; (8003970 <xTaskIncrementTick+0x168>)
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003906:	429a      	cmp	r2, r3
 8003908:	d3b8      	bcc.n	800387c <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800390a:	2301      	movs	r3, #1
 800390c:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800390e:	e7b5      	b.n	800387c <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8003910:	4b17      	ldr	r3, [pc, #92]	; (8003970 <xTaskIncrementTick+0x168>)
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003916:	4915      	ldr	r1, [pc, #84]	; (800396c <xTaskIncrementTick+0x164>)
 8003918:	4613      	mov	r3, r2
 800391a:	009b      	lsls	r3, r3, #2
 800391c:	4413      	add	r3, r2
 800391e:	009b      	lsls	r3, r3, #2
 8003920:	440b      	add	r3, r1
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	2b01      	cmp	r3, #1
 8003926:	d901      	bls.n	800392c <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8003928:	2301      	movs	r3, #1
 800392a:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800392c:	4b11      	ldr	r3, [pc, #68]	; (8003974 <xTaskIncrementTick+0x16c>)
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	2b00      	cmp	r3, #0
 8003932:	d007      	beq.n	8003944 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8003934:	2301      	movs	r3, #1
 8003936:	617b      	str	r3, [r7, #20]
 8003938:	e004      	b.n	8003944 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800393a:	4b0f      	ldr	r3, [pc, #60]	; (8003978 <xTaskIncrementTick+0x170>)
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	3301      	adds	r3, #1
 8003940:	4a0d      	ldr	r2, [pc, #52]	; (8003978 <xTaskIncrementTick+0x170>)
 8003942:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8003944:	697b      	ldr	r3, [r7, #20]
}
 8003946:	4618      	mov	r0, r3
 8003948:	3718      	adds	r7, #24
 800394a:	46bd      	mov	sp, r7
 800394c:	bd80      	pop	{r7, pc}
 800394e:	bf00      	nop
 8003950:	20000d28 	.word	0x20000d28
 8003954:	20000d04 	.word	0x20000d04
 8003958:	20000cb8 	.word	0x20000cb8
 800395c:	20000cbc 	.word	0x20000cbc
 8003960:	20000d18 	.word	0x20000d18
 8003964:	20000d20 	.word	0x20000d20
 8003968:	20000d08 	.word	0x20000d08
 800396c:	20000830 	.word	0x20000830
 8003970:	2000082c 	.word	0x2000082c
 8003974:	20000d14 	.word	0x20000d14
 8003978:	20000d10 	.word	0x20000d10

0800397c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800397c:	b480      	push	{r7}
 800397e:	b085      	sub	sp, #20
 8003980:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8003982:	4b28      	ldr	r3, [pc, #160]	; (8003a24 <vTaskSwitchContext+0xa8>)
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	2b00      	cmp	r3, #0
 8003988:	d003      	beq.n	8003992 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800398a:	4b27      	ldr	r3, [pc, #156]	; (8003a28 <vTaskSwitchContext+0xac>)
 800398c:	2201      	movs	r2, #1
 800398e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8003990:	e041      	b.n	8003a16 <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 8003992:	4b25      	ldr	r3, [pc, #148]	; (8003a28 <vTaskSwitchContext+0xac>)
 8003994:	2200      	movs	r2, #0
 8003996:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003998:	4b24      	ldr	r3, [pc, #144]	; (8003a2c <vTaskSwitchContext+0xb0>)
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	60fb      	str	r3, [r7, #12]
 800399e:	e010      	b.n	80039c2 <vTaskSwitchContext+0x46>
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d10a      	bne.n	80039bc <vTaskSwitchContext+0x40>
	__asm volatile
 80039a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80039aa:	f383 8811 	msr	BASEPRI, r3
 80039ae:	f3bf 8f6f 	isb	sy
 80039b2:	f3bf 8f4f 	dsb	sy
 80039b6:	607b      	str	r3, [r7, #4]
}
 80039b8:	bf00      	nop
 80039ba:	e7fe      	b.n	80039ba <vTaskSwitchContext+0x3e>
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	3b01      	subs	r3, #1
 80039c0:	60fb      	str	r3, [r7, #12]
 80039c2:	491b      	ldr	r1, [pc, #108]	; (8003a30 <vTaskSwitchContext+0xb4>)
 80039c4:	68fa      	ldr	r2, [r7, #12]
 80039c6:	4613      	mov	r3, r2
 80039c8:	009b      	lsls	r3, r3, #2
 80039ca:	4413      	add	r3, r2
 80039cc:	009b      	lsls	r3, r3, #2
 80039ce:	440b      	add	r3, r1
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d0e4      	beq.n	80039a0 <vTaskSwitchContext+0x24>
 80039d6:	68fa      	ldr	r2, [r7, #12]
 80039d8:	4613      	mov	r3, r2
 80039da:	009b      	lsls	r3, r3, #2
 80039dc:	4413      	add	r3, r2
 80039de:	009b      	lsls	r3, r3, #2
 80039e0:	4a13      	ldr	r2, [pc, #76]	; (8003a30 <vTaskSwitchContext+0xb4>)
 80039e2:	4413      	add	r3, r2
 80039e4:	60bb      	str	r3, [r7, #8]
 80039e6:	68bb      	ldr	r3, [r7, #8]
 80039e8:	685b      	ldr	r3, [r3, #4]
 80039ea:	685a      	ldr	r2, [r3, #4]
 80039ec:	68bb      	ldr	r3, [r7, #8]
 80039ee:	605a      	str	r2, [r3, #4]
 80039f0:	68bb      	ldr	r3, [r7, #8]
 80039f2:	685a      	ldr	r2, [r3, #4]
 80039f4:	68bb      	ldr	r3, [r7, #8]
 80039f6:	3308      	adds	r3, #8
 80039f8:	429a      	cmp	r2, r3
 80039fa:	d104      	bne.n	8003a06 <vTaskSwitchContext+0x8a>
 80039fc:	68bb      	ldr	r3, [r7, #8]
 80039fe:	685b      	ldr	r3, [r3, #4]
 8003a00:	685a      	ldr	r2, [r3, #4]
 8003a02:	68bb      	ldr	r3, [r7, #8]
 8003a04:	605a      	str	r2, [r3, #4]
 8003a06:	68bb      	ldr	r3, [r7, #8]
 8003a08:	685b      	ldr	r3, [r3, #4]
 8003a0a:	68db      	ldr	r3, [r3, #12]
 8003a0c:	4a09      	ldr	r2, [pc, #36]	; (8003a34 <vTaskSwitchContext+0xb8>)
 8003a0e:	6013      	str	r3, [r2, #0]
 8003a10:	4a06      	ldr	r2, [pc, #24]	; (8003a2c <vTaskSwitchContext+0xb0>)
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	6013      	str	r3, [r2, #0]
}
 8003a16:	bf00      	nop
 8003a18:	3714      	adds	r7, #20
 8003a1a:	46bd      	mov	sp, r7
 8003a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a20:	4770      	bx	lr
 8003a22:	bf00      	nop
 8003a24:	20000d28 	.word	0x20000d28
 8003a28:	20000d14 	.word	0x20000d14
 8003a2c:	20000d08 	.word	0x20000d08
 8003a30:	20000830 	.word	0x20000830
 8003a34:	2000082c 	.word	0x2000082c

08003a38 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8003a38:	b580      	push	{r7, lr}
 8003a3a:	b084      	sub	sp, #16
 8003a3c:	af00      	add	r7, sp, #0
 8003a3e:	6078      	str	r0, [r7, #4]
 8003a40:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d10a      	bne.n	8003a5e <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8003a48:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003a4c:	f383 8811 	msr	BASEPRI, r3
 8003a50:	f3bf 8f6f 	isb	sy
 8003a54:	f3bf 8f4f 	dsb	sy
 8003a58:	60fb      	str	r3, [r7, #12]
}
 8003a5a:	bf00      	nop
 8003a5c:	e7fe      	b.n	8003a5c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003a5e:	4b07      	ldr	r3, [pc, #28]	; (8003a7c <vTaskPlaceOnEventList+0x44>)
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	3318      	adds	r3, #24
 8003a64:	4619      	mov	r1, r3
 8003a66:	6878      	ldr	r0, [r7, #4]
 8003a68:	f7fe fe4d 	bl	8002706 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8003a6c:	2101      	movs	r1, #1
 8003a6e:	6838      	ldr	r0, [r7, #0]
 8003a70:	f000 fa7c 	bl	8003f6c <prvAddCurrentTaskToDelayedList>
}
 8003a74:	bf00      	nop
 8003a76:	3710      	adds	r7, #16
 8003a78:	46bd      	mov	sp, r7
 8003a7a:	bd80      	pop	{r7, pc}
 8003a7c:	2000082c 	.word	0x2000082c

08003a80 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8003a80:	b580      	push	{r7, lr}
 8003a82:	b086      	sub	sp, #24
 8003a84:	af00      	add	r7, sp, #0
 8003a86:	60f8      	str	r0, [r7, #12]
 8003a88:	60b9      	str	r1, [r7, #8]
 8003a8a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d10a      	bne.n	8003aa8 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 8003a92:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003a96:	f383 8811 	msr	BASEPRI, r3
 8003a9a:	f3bf 8f6f 	isb	sy
 8003a9e:	f3bf 8f4f 	dsb	sy
 8003aa2:	617b      	str	r3, [r7, #20]
}
 8003aa4:	bf00      	nop
 8003aa6:	e7fe      	b.n	8003aa6 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003aa8:	4b0a      	ldr	r3, [pc, #40]	; (8003ad4 <vTaskPlaceOnEventListRestricted+0x54>)
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	3318      	adds	r3, #24
 8003aae:	4619      	mov	r1, r3
 8003ab0:	68f8      	ldr	r0, [r7, #12]
 8003ab2:	f7fe fe04 	bl	80026be <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	d002      	beq.n	8003ac2 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8003abc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003ac0:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8003ac2:	6879      	ldr	r1, [r7, #4]
 8003ac4:	68b8      	ldr	r0, [r7, #8]
 8003ac6:	f000 fa51 	bl	8003f6c <prvAddCurrentTaskToDelayedList>
	}
 8003aca:	bf00      	nop
 8003acc:	3718      	adds	r7, #24
 8003ace:	46bd      	mov	sp, r7
 8003ad0:	bd80      	pop	{r7, pc}
 8003ad2:	bf00      	nop
 8003ad4:	2000082c 	.word	0x2000082c

08003ad8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8003ad8:	b580      	push	{r7, lr}
 8003ada:	b086      	sub	sp, #24
 8003adc:	af00      	add	r7, sp, #0
 8003ade:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	68db      	ldr	r3, [r3, #12]
 8003ae4:	68db      	ldr	r3, [r3, #12]
 8003ae6:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8003ae8:	693b      	ldr	r3, [r7, #16]
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d10a      	bne.n	8003b04 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8003aee:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003af2:	f383 8811 	msr	BASEPRI, r3
 8003af6:	f3bf 8f6f 	isb	sy
 8003afa:	f3bf 8f4f 	dsb	sy
 8003afe:	60fb      	str	r3, [r7, #12]
}
 8003b00:	bf00      	nop
 8003b02:	e7fe      	b.n	8003b02 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8003b04:	693b      	ldr	r3, [r7, #16]
 8003b06:	3318      	adds	r3, #24
 8003b08:	4618      	mov	r0, r3
 8003b0a:	f7fe fe35 	bl	8002778 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003b0e:	4b1e      	ldr	r3, [pc, #120]	; (8003b88 <xTaskRemoveFromEventList+0xb0>)
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d11d      	bne.n	8003b52 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8003b16:	693b      	ldr	r3, [r7, #16]
 8003b18:	3304      	adds	r3, #4
 8003b1a:	4618      	mov	r0, r3
 8003b1c:	f7fe fe2c 	bl	8002778 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8003b20:	693b      	ldr	r3, [r7, #16]
 8003b22:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003b24:	4b19      	ldr	r3, [pc, #100]	; (8003b8c <xTaskRemoveFromEventList+0xb4>)
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	429a      	cmp	r2, r3
 8003b2a:	d903      	bls.n	8003b34 <xTaskRemoveFromEventList+0x5c>
 8003b2c:	693b      	ldr	r3, [r7, #16]
 8003b2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b30:	4a16      	ldr	r2, [pc, #88]	; (8003b8c <xTaskRemoveFromEventList+0xb4>)
 8003b32:	6013      	str	r3, [r2, #0]
 8003b34:	693b      	ldr	r3, [r7, #16]
 8003b36:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003b38:	4613      	mov	r3, r2
 8003b3a:	009b      	lsls	r3, r3, #2
 8003b3c:	4413      	add	r3, r2
 8003b3e:	009b      	lsls	r3, r3, #2
 8003b40:	4a13      	ldr	r2, [pc, #76]	; (8003b90 <xTaskRemoveFromEventList+0xb8>)
 8003b42:	441a      	add	r2, r3
 8003b44:	693b      	ldr	r3, [r7, #16]
 8003b46:	3304      	adds	r3, #4
 8003b48:	4619      	mov	r1, r3
 8003b4a:	4610      	mov	r0, r2
 8003b4c:	f7fe fdb7 	bl	80026be <vListInsertEnd>
 8003b50:	e005      	b.n	8003b5e <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8003b52:	693b      	ldr	r3, [r7, #16]
 8003b54:	3318      	adds	r3, #24
 8003b56:	4619      	mov	r1, r3
 8003b58:	480e      	ldr	r0, [pc, #56]	; (8003b94 <xTaskRemoveFromEventList+0xbc>)
 8003b5a:	f7fe fdb0 	bl	80026be <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8003b5e:	693b      	ldr	r3, [r7, #16]
 8003b60:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003b62:	4b0d      	ldr	r3, [pc, #52]	; (8003b98 <xTaskRemoveFromEventList+0xc0>)
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b68:	429a      	cmp	r2, r3
 8003b6a:	d905      	bls.n	8003b78 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8003b6c:	2301      	movs	r3, #1
 8003b6e:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8003b70:	4b0a      	ldr	r3, [pc, #40]	; (8003b9c <xTaskRemoveFromEventList+0xc4>)
 8003b72:	2201      	movs	r2, #1
 8003b74:	601a      	str	r2, [r3, #0]
 8003b76:	e001      	b.n	8003b7c <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8003b78:	2300      	movs	r3, #0
 8003b7a:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8003b7c:	697b      	ldr	r3, [r7, #20]
}
 8003b7e:	4618      	mov	r0, r3
 8003b80:	3718      	adds	r7, #24
 8003b82:	46bd      	mov	sp, r7
 8003b84:	bd80      	pop	{r7, pc}
 8003b86:	bf00      	nop
 8003b88:	20000d28 	.word	0x20000d28
 8003b8c:	20000d08 	.word	0x20000d08
 8003b90:	20000830 	.word	0x20000830
 8003b94:	20000cc0 	.word	0x20000cc0
 8003b98:	2000082c 	.word	0x2000082c
 8003b9c:	20000d14 	.word	0x20000d14

08003ba0 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8003ba0:	b480      	push	{r7}
 8003ba2:	b083      	sub	sp, #12
 8003ba4:	af00      	add	r7, sp, #0
 8003ba6:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8003ba8:	4b06      	ldr	r3, [pc, #24]	; (8003bc4 <vTaskInternalSetTimeOutState+0x24>)
 8003baa:	681a      	ldr	r2, [r3, #0]
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8003bb0:	4b05      	ldr	r3, [pc, #20]	; (8003bc8 <vTaskInternalSetTimeOutState+0x28>)
 8003bb2:	681a      	ldr	r2, [r3, #0]
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	605a      	str	r2, [r3, #4]
}
 8003bb8:	bf00      	nop
 8003bba:	370c      	adds	r7, #12
 8003bbc:	46bd      	mov	sp, r7
 8003bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bc2:	4770      	bx	lr
 8003bc4:	20000d18 	.word	0x20000d18
 8003bc8:	20000d04 	.word	0x20000d04

08003bcc <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8003bcc:	b580      	push	{r7, lr}
 8003bce:	b088      	sub	sp, #32
 8003bd0:	af00      	add	r7, sp, #0
 8003bd2:	6078      	str	r0, [r7, #4]
 8003bd4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	d10a      	bne.n	8003bf2 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8003bdc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003be0:	f383 8811 	msr	BASEPRI, r3
 8003be4:	f3bf 8f6f 	isb	sy
 8003be8:	f3bf 8f4f 	dsb	sy
 8003bec:	613b      	str	r3, [r7, #16]
}
 8003bee:	bf00      	nop
 8003bf0:	e7fe      	b.n	8003bf0 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8003bf2:	683b      	ldr	r3, [r7, #0]
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	d10a      	bne.n	8003c0e <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8003bf8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003bfc:	f383 8811 	msr	BASEPRI, r3
 8003c00:	f3bf 8f6f 	isb	sy
 8003c04:	f3bf 8f4f 	dsb	sy
 8003c08:	60fb      	str	r3, [r7, #12]
}
 8003c0a:	bf00      	nop
 8003c0c:	e7fe      	b.n	8003c0c <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8003c0e:	f000 fe79 	bl	8004904 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8003c12:	4b1d      	ldr	r3, [pc, #116]	; (8003c88 <xTaskCheckForTimeOut+0xbc>)
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	685b      	ldr	r3, [r3, #4]
 8003c1c:	69ba      	ldr	r2, [r7, #24]
 8003c1e:	1ad3      	subs	r3, r2, r3
 8003c20:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8003c22:	683b      	ldr	r3, [r7, #0]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003c2a:	d102      	bne.n	8003c32 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8003c2c:	2300      	movs	r3, #0
 8003c2e:	61fb      	str	r3, [r7, #28]
 8003c30:	e023      	b.n	8003c7a <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	681a      	ldr	r2, [r3, #0]
 8003c36:	4b15      	ldr	r3, [pc, #84]	; (8003c8c <xTaskCheckForTimeOut+0xc0>)
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	429a      	cmp	r2, r3
 8003c3c:	d007      	beq.n	8003c4e <xTaskCheckForTimeOut+0x82>
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	685b      	ldr	r3, [r3, #4]
 8003c42:	69ba      	ldr	r2, [r7, #24]
 8003c44:	429a      	cmp	r2, r3
 8003c46:	d302      	bcc.n	8003c4e <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8003c48:	2301      	movs	r3, #1
 8003c4a:	61fb      	str	r3, [r7, #28]
 8003c4c:	e015      	b.n	8003c7a <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8003c4e:	683b      	ldr	r3, [r7, #0]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	697a      	ldr	r2, [r7, #20]
 8003c54:	429a      	cmp	r2, r3
 8003c56:	d20b      	bcs.n	8003c70 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8003c58:	683b      	ldr	r3, [r7, #0]
 8003c5a:	681a      	ldr	r2, [r3, #0]
 8003c5c:	697b      	ldr	r3, [r7, #20]
 8003c5e:	1ad2      	subs	r2, r2, r3
 8003c60:	683b      	ldr	r3, [r7, #0]
 8003c62:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8003c64:	6878      	ldr	r0, [r7, #4]
 8003c66:	f7ff ff9b 	bl	8003ba0 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8003c6a:	2300      	movs	r3, #0
 8003c6c:	61fb      	str	r3, [r7, #28]
 8003c6e:	e004      	b.n	8003c7a <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8003c70:	683b      	ldr	r3, [r7, #0]
 8003c72:	2200      	movs	r2, #0
 8003c74:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8003c76:	2301      	movs	r3, #1
 8003c78:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8003c7a:	f000 fe73 	bl	8004964 <vPortExitCritical>

	return xReturn;
 8003c7e:	69fb      	ldr	r3, [r7, #28]
}
 8003c80:	4618      	mov	r0, r3
 8003c82:	3720      	adds	r7, #32
 8003c84:	46bd      	mov	sp, r7
 8003c86:	bd80      	pop	{r7, pc}
 8003c88:	20000d04 	.word	0x20000d04
 8003c8c:	20000d18 	.word	0x20000d18

08003c90 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8003c90:	b480      	push	{r7}
 8003c92:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8003c94:	4b03      	ldr	r3, [pc, #12]	; (8003ca4 <vTaskMissedYield+0x14>)
 8003c96:	2201      	movs	r2, #1
 8003c98:	601a      	str	r2, [r3, #0]
}
 8003c9a:	bf00      	nop
 8003c9c:	46bd      	mov	sp, r7
 8003c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ca2:	4770      	bx	lr
 8003ca4:	20000d14 	.word	0x20000d14

08003ca8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8003ca8:	b580      	push	{r7, lr}
 8003caa:	b082      	sub	sp, #8
 8003cac:	af00      	add	r7, sp, #0
 8003cae:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8003cb0:	f000 f852 	bl	8003d58 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8003cb4:	4b06      	ldr	r3, [pc, #24]	; (8003cd0 <prvIdleTask+0x28>)
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	2b01      	cmp	r3, #1
 8003cba:	d9f9      	bls.n	8003cb0 <prvIdleTask+0x8>
			{
				taskYIELD();
 8003cbc:	4b05      	ldr	r3, [pc, #20]	; (8003cd4 <prvIdleTask+0x2c>)
 8003cbe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003cc2:	601a      	str	r2, [r3, #0]
 8003cc4:	f3bf 8f4f 	dsb	sy
 8003cc8:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8003ccc:	e7f0      	b.n	8003cb0 <prvIdleTask+0x8>
 8003cce:	bf00      	nop
 8003cd0:	20000830 	.word	0x20000830
 8003cd4:	e000ed04 	.word	0xe000ed04

08003cd8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8003cd8:	b580      	push	{r7, lr}
 8003cda:	b082      	sub	sp, #8
 8003cdc:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003cde:	2300      	movs	r3, #0
 8003ce0:	607b      	str	r3, [r7, #4]
 8003ce2:	e00c      	b.n	8003cfe <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8003ce4:	687a      	ldr	r2, [r7, #4]
 8003ce6:	4613      	mov	r3, r2
 8003ce8:	009b      	lsls	r3, r3, #2
 8003cea:	4413      	add	r3, r2
 8003cec:	009b      	lsls	r3, r3, #2
 8003cee:	4a12      	ldr	r2, [pc, #72]	; (8003d38 <prvInitialiseTaskLists+0x60>)
 8003cf0:	4413      	add	r3, r2
 8003cf2:	4618      	mov	r0, r3
 8003cf4:	f7fe fcb6 	bl	8002664 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	3301      	adds	r3, #1
 8003cfc:	607b      	str	r3, [r7, #4]
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	2b37      	cmp	r3, #55	; 0x37
 8003d02:	d9ef      	bls.n	8003ce4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8003d04:	480d      	ldr	r0, [pc, #52]	; (8003d3c <prvInitialiseTaskLists+0x64>)
 8003d06:	f7fe fcad 	bl	8002664 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8003d0a:	480d      	ldr	r0, [pc, #52]	; (8003d40 <prvInitialiseTaskLists+0x68>)
 8003d0c:	f7fe fcaa 	bl	8002664 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8003d10:	480c      	ldr	r0, [pc, #48]	; (8003d44 <prvInitialiseTaskLists+0x6c>)
 8003d12:	f7fe fca7 	bl	8002664 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8003d16:	480c      	ldr	r0, [pc, #48]	; (8003d48 <prvInitialiseTaskLists+0x70>)
 8003d18:	f7fe fca4 	bl	8002664 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8003d1c:	480b      	ldr	r0, [pc, #44]	; (8003d4c <prvInitialiseTaskLists+0x74>)
 8003d1e:	f7fe fca1 	bl	8002664 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8003d22:	4b0b      	ldr	r3, [pc, #44]	; (8003d50 <prvInitialiseTaskLists+0x78>)
 8003d24:	4a05      	ldr	r2, [pc, #20]	; (8003d3c <prvInitialiseTaskLists+0x64>)
 8003d26:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8003d28:	4b0a      	ldr	r3, [pc, #40]	; (8003d54 <prvInitialiseTaskLists+0x7c>)
 8003d2a:	4a05      	ldr	r2, [pc, #20]	; (8003d40 <prvInitialiseTaskLists+0x68>)
 8003d2c:	601a      	str	r2, [r3, #0]
}
 8003d2e:	bf00      	nop
 8003d30:	3708      	adds	r7, #8
 8003d32:	46bd      	mov	sp, r7
 8003d34:	bd80      	pop	{r7, pc}
 8003d36:	bf00      	nop
 8003d38:	20000830 	.word	0x20000830
 8003d3c:	20000c90 	.word	0x20000c90
 8003d40:	20000ca4 	.word	0x20000ca4
 8003d44:	20000cc0 	.word	0x20000cc0
 8003d48:	20000cd4 	.word	0x20000cd4
 8003d4c:	20000cec 	.word	0x20000cec
 8003d50:	20000cb8 	.word	0x20000cb8
 8003d54:	20000cbc 	.word	0x20000cbc

08003d58 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8003d58:	b580      	push	{r7, lr}
 8003d5a:	b082      	sub	sp, #8
 8003d5c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003d5e:	e019      	b.n	8003d94 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8003d60:	f000 fdd0 	bl	8004904 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003d64:	4b10      	ldr	r3, [pc, #64]	; (8003da8 <prvCheckTasksWaitingTermination+0x50>)
 8003d66:	68db      	ldr	r3, [r3, #12]
 8003d68:	68db      	ldr	r3, [r3, #12]
 8003d6a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	3304      	adds	r3, #4
 8003d70:	4618      	mov	r0, r3
 8003d72:	f7fe fd01 	bl	8002778 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8003d76:	4b0d      	ldr	r3, [pc, #52]	; (8003dac <prvCheckTasksWaitingTermination+0x54>)
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	3b01      	subs	r3, #1
 8003d7c:	4a0b      	ldr	r2, [pc, #44]	; (8003dac <prvCheckTasksWaitingTermination+0x54>)
 8003d7e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8003d80:	4b0b      	ldr	r3, [pc, #44]	; (8003db0 <prvCheckTasksWaitingTermination+0x58>)
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	3b01      	subs	r3, #1
 8003d86:	4a0a      	ldr	r2, [pc, #40]	; (8003db0 <prvCheckTasksWaitingTermination+0x58>)
 8003d88:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8003d8a:	f000 fdeb 	bl	8004964 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8003d8e:	6878      	ldr	r0, [r7, #4]
 8003d90:	f000 f810 	bl	8003db4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003d94:	4b06      	ldr	r3, [pc, #24]	; (8003db0 <prvCheckTasksWaitingTermination+0x58>)
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	d1e1      	bne.n	8003d60 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8003d9c:	bf00      	nop
 8003d9e:	bf00      	nop
 8003da0:	3708      	adds	r7, #8
 8003da2:	46bd      	mov	sp, r7
 8003da4:	bd80      	pop	{r7, pc}
 8003da6:	bf00      	nop
 8003da8:	20000cd4 	.word	0x20000cd4
 8003dac:	20000d00 	.word	0x20000d00
 8003db0:	20000ce8 	.word	0x20000ce8

08003db4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8003db4:	b580      	push	{r7, lr}
 8003db6:	b084      	sub	sp, #16
 8003db8:	af00      	add	r7, sp, #0
 8003dba:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d108      	bne.n	8003dd8 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003dca:	4618      	mov	r0, r3
 8003dcc:	f000 ff88 	bl	8004ce0 <vPortFree>
				vPortFree( pxTCB );
 8003dd0:	6878      	ldr	r0, [r7, #4]
 8003dd2:	f000 ff85 	bl	8004ce0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8003dd6:	e018      	b.n	8003e0a <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8003dde:	2b01      	cmp	r3, #1
 8003de0:	d103      	bne.n	8003dea <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8003de2:	6878      	ldr	r0, [r7, #4]
 8003de4:	f000 ff7c 	bl	8004ce0 <vPortFree>
	}
 8003de8:	e00f      	b.n	8003e0a <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8003df0:	2b02      	cmp	r3, #2
 8003df2:	d00a      	beq.n	8003e0a <prvDeleteTCB+0x56>
	__asm volatile
 8003df4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003df8:	f383 8811 	msr	BASEPRI, r3
 8003dfc:	f3bf 8f6f 	isb	sy
 8003e00:	f3bf 8f4f 	dsb	sy
 8003e04:	60fb      	str	r3, [r7, #12]
}
 8003e06:	bf00      	nop
 8003e08:	e7fe      	b.n	8003e08 <prvDeleteTCB+0x54>
	}
 8003e0a:	bf00      	nop
 8003e0c:	3710      	adds	r7, #16
 8003e0e:	46bd      	mov	sp, r7
 8003e10:	bd80      	pop	{r7, pc}
	...

08003e14 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8003e14:	b480      	push	{r7}
 8003e16:	b083      	sub	sp, #12
 8003e18:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003e1a:	4b0c      	ldr	r3, [pc, #48]	; (8003e4c <prvResetNextTaskUnblockTime+0x38>)
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	d104      	bne.n	8003e2e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8003e24:	4b0a      	ldr	r3, [pc, #40]	; (8003e50 <prvResetNextTaskUnblockTime+0x3c>)
 8003e26:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003e2a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8003e2c:	e008      	b.n	8003e40 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003e2e:	4b07      	ldr	r3, [pc, #28]	; (8003e4c <prvResetNextTaskUnblockTime+0x38>)
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	68db      	ldr	r3, [r3, #12]
 8003e34:	68db      	ldr	r3, [r3, #12]
 8003e36:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	685b      	ldr	r3, [r3, #4]
 8003e3c:	4a04      	ldr	r2, [pc, #16]	; (8003e50 <prvResetNextTaskUnblockTime+0x3c>)
 8003e3e:	6013      	str	r3, [r2, #0]
}
 8003e40:	bf00      	nop
 8003e42:	370c      	adds	r7, #12
 8003e44:	46bd      	mov	sp, r7
 8003e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e4a:	4770      	bx	lr
 8003e4c:	20000cb8 	.word	0x20000cb8
 8003e50:	20000d20 	.word	0x20000d20

08003e54 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8003e54:	b480      	push	{r7}
 8003e56:	b083      	sub	sp, #12
 8003e58:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8003e5a:	4b0b      	ldr	r3, [pc, #44]	; (8003e88 <xTaskGetSchedulerState+0x34>)
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d102      	bne.n	8003e68 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8003e62:	2301      	movs	r3, #1
 8003e64:	607b      	str	r3, [r7, #4]
 8003e66:	e008      	b.n	8003e7a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003e68:	4b08      	ldr	r3, [pc, #32]	; (8003e8c <xTaskGetSchedulerState+0x38>)
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	d102      	bne.n	8003e76 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8003e70:	2302      	movs	r3, #2
 8003e72:	607b      	str	r3, [r7, #4]
 8003e74:	e001      	b.n	8003e7a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8003e76:	2300      	movs	r3, #0
 8003e78:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8003e7a:	687b      	ldr	r3, [r7, #4]
	}
 8003e7c:	4618      	mov	r0, r3
 8003e7e:	370c      	adds	r7, #12
 8003e80:	46bd      	mov	sp, r7
 8003e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e86:	4770      	bx	lr
 8003e88:	20000d0c 	.word	0x20000d0c
 8003e8c:	20000d28 	.word	0x20000d28

08003e90 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8003e90:	b580      	push	{r7, lr}
 8003e92:	b086      	sub	sp, #24
 8003e94:	af00      	add	r7, sp, #0
 8003e96:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8003e9c:	2300      	movs	r3, #0
 8003e9e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d056      	beq.n	8003f54 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8003ea6:	4b2e      	ldr	r3, [pc, #184]	; (8003f60 <xTaskPriorityDisinherit+0xd0>)
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	693a      	ldr	r2, [r7, #16]
 8003eac:	429a      	cmp	r2, r3
 8003eae:	d00a      	beq.n	8003ec6 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8003eb0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003eb4:	f383 8811 	msr	BASEPRI, r3
 8003eb8:	f3bf 8f6f 	isb	sy
 8003ebc:	f3bf 8f4f 	dsb	sy
 8003ec0:	60fb      	str	r3, [r7, #12]
}
 8003ec2:	bf00      	nop
 8003ec4:	e7fe      	b.n	8003ec4 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8003ec6:	693b      	ldr	r3, [r7, #16]
 8003ec8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d10a      	bne.n	8003ee4 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8003ece:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ed2:	f383 8811 	msr	BASEPRI, r3
 8003ed6:	f3bf 8f6f 	isb	sy
 8003eda:	f3bf 8f4f 	dsb	sy
 8003ede:	60bb      	str	r3, [r7, #8]
}
 8003ee0:	bf00      	nop
 8003ee2:	e7fe      	b.n	8003ee2 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8003ee4:	693b      	ldr	r3, [r7, #16]
 8003ee6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003ee8:	1e5a      	subs	r2, r3, #1
 8003eea:	693b      	ldr	r3, [r7, #16]
 8003eec:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8003eee:	693b      	ldr	r3, [r7, #16]
 8003ef0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003ef2:	693b      	ldr	r3, [r7, #16]
 8003ef4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003ef6:	429a      	cmp	r2, r3
 8003ef8:	d02c      	beq.n	8003f54 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8003efa:	693b      	ldr	r3, [r7, #16]
 8003efc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d128      	bne.n	8003f54 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003f02:	693b      	ldr	r3, [r7, #16]
 8003f04:	3304      	adds	r3, #4
 8003f06:	4618      	mov	r0, r3
 8003f08:	f7fe fc36 	bl	8002778 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8003f0c:	693b      	ldr	r3, [r7, #16]
 8003f0e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003f10:	693b      	ldr	r3, [r7, #16]
 8003f12:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003f14:	693b      	ldr	r3, [r7, #16]
 8003f16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f18:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8003f1c:	693b      	ldr	r3, [r7, #16]
 8003f1e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8003f20:	693b      	ldr	r3, [r7, #16]
 8003f22:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003f24:	4b0f      	ldr	r3, [pc, #60]	; (8003f64 <xTaskPriorityDisinherit+0xd4>)
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	429a      	cmp	r2, r3
 8003f2a:	d903      	bls.n	8003f34 <xTaskPriorityDisinherit+0xa4>
 8003f2c:	693b      	ldr	r3, [r7, #16]
 8003f2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f30:	4a0c      	ldr	r2, [pc, #48]	; (8003f64 <xTaskPriorityDisinherit+0xd4>)
 8003f32:	6013      	str	r3, [r2, #0]
 8003f34:	693b      	ldr	r3, [r7, #16]
 8003f36:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003f38:	4613      	mov	r3, r2
 8003f3a:	009b      	lsls	r3, r3, #2
 8003f3c:	4413      	add	r3, r2
 8003f3e:	009b      	lsls	r3, r3, #2
 8003f40:	4a09      	ldr	r2, [pc, #36]	; (8003f68 <xTaskPriorityDisinherit+0xd8>)
 8003f42:	441a      	add	r2, r3
 8003f44:	693b      	ldr	r3, [r7, #16]
 8003f46:	3304      	adds	r3, #4
 8003f48:	4619      	mov	r1, r3
 8003f4a:	4610      	mov	r0, r2
 8003f4c:	f7fe fbb7 	bl	80026be <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8003f50:	2301      	movs	r3, #1
 8003f52:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8003f54:	697b      	ldr	r3, [r7, #20]
	}
 8003f56:	4618      	mov	r0, r3
 8003f58:	3718      	adds	r7, #24
 8003f5a:	46bd      	mov	sp, r7
 8003f5c:	bd80      	pop	{r7, pc}
 8003f5e:	bf00      	nop
 8003f60:	2000082c 	.word	0x2000082c
 8003f64:	20000d08 	.word	0x20000d08
 8003f68:	20000830 	.word	0x20000830

08003f6c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8003f6c:	b580      	push	{r7, lr}
 8003f6e:	b084      	sub	sp, #16
 8003f70:	af00      	add	r7, sp, #0
 8003f72:	6078      	str	r0, [r7, #4]
 8003f74:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8003f76:	4b21      	ldr	r3, [pc, #132]	; (8003ffc <prvAddCurrentTaskToDelayedList+0x90>)
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003f7c:	4b20      	ldr	r3, [pc, #128]	; (8004000 <prvAddCurrentTaskToDelayedList+0x94>)
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	3304      	adds	r3, #4
 8003f82:	4618      	mov	r0, r3
 8003f84:	f7fe fbf8 	bl	8002778 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003f8e:	d10a      	bne.n	8003fa6 <prvAddCurrentTaskToDelayedList+0x3a>
 8003f90:	683b      	ldr	r3, [r7, #0]
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d007      	beq.n	8003fa6 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003f96:	4b1a      	ldr	r3, [pc, #104]	; (8004000 <prvAddCurrentTaskToDelayedList+0x94>)
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	3304      	adds	r3, #4
 8003f9c:	4619      	mov	r1, r3
 8003f9e:	4819      	ldr	r0, [pc, #100]	; (8004004 <prvAddCurrentTaskToDelayedList+0x98>)
 8003fa0:	f7fe fb8d 	bl	80026be <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8003fa4:	e026      	b.n	8003ff4 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8003fa6:	68fa      	ldr	r2, [r7, #12]
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	4413      	add	r3, r2
 8003fac:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8003fae:	4b14      	ldr	r3, [pc, #80]	; (8004000 <prvAddCurrentTaskToDelayedList+0x94>)
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	68ba      	ldr	r2, [r7, #8]
 8003fb4:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8003fb6:	68ba      	ldr	r2, [r7, #8]
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	429a      	cmp	r2, r3
 8003fbc:	d209      	bcs.n	8003fd2 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003fbe:	4b12      	ldr	r3, [pc, #72]	; (8004008 <prvAddCurrentTaskToDelayedList+0x9c>)
 8003fc0:	681a      	ldr	r2, [r3, #0]
 8003fc2:	4b0f      	ldr	r3, [pc, #60]	; (8004000 <prvAddCurrentTaskToDelayedList+0x94>)
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	3304      	adds	r3, #4
 8003fc8:	4619      	mov	r1, r3
 8003fca:	4610      	mov	r0, r2
 8003fcc:	f7fe fb9b 	bl	8002706 <vListInsert>
}
 8003fd0:	e010      	b.n	8003ff4 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003fd2:	4b0e      	ldr	r3, [pc, #56]	; (800400c <prvAddCurrentTaskToDelayedList+0xa0>)
 8003fd4:	681a      	ldr	r2, [r3, #0]
 8003fd6:	4b0a      	ldr	r3, [pc, #40]	; (8004000 <prvAddCurrentTaskToDelayedList+0x94>)
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	3304      	adds	r3, #4
 8003fdc:	4619      	mov	r1, r3
 8003fde:	4610      	mov	r0, r2
 8003fe0:	f7fe fb91 	bl	8002706 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8003fe4:	4b0a      	ldr	r3, [pc, #40]	; (8004010 <prvAddCurrentTaskToDelayedList+0xa4>)
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	68ba      	ldr	r2, [r7, #8]
 8003fea:	429a      	cmp	r2, r3
 8003fec:	d202      	bcs.n	8003ff4 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8003fee:	4a08      	ldr	r2, [pc, #32]	; (8004010 <prvAddCurrentTaskToDelayedList+0xa4>)
 8003ff0:	68bb      	ldr	r3, [r7, #8]
 8003ff2:	6013      	str	r3, [r2, #0]
}
 8003ff4:	bf00      	nop
 8003ff6:	3710      	adds	r7, #16
 8003ff8:	46bd      	mov	sp, r7
 8003ffa:	bd80      	pop	{r7, pc}
 8003ffc:	20000d04 	.word	0x20000d04
 8004000:	2000082c 	.word	0x2000082c
 8004004:	20000cec 	.word	0x20000cec
 8004008:	20000cbc 	.word	0x20000cbc
 800400c:	20000cb8 	.word	0x20000cb8
 8004010:	20000d20 	.word	0x20000d20

08004014 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8004014:	b580      	push	{r7, lr}
 8004016:	b08a      	sub	sp, #40	; 0x28
 8004018:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800401a:	2300      	movs	r3, #0
 800401c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800401e:	f000 fb07 	bl	8004630 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8004022:	4b1c      	ldr	r3, [pc, #112]	; (8004094 <xTimerCreateTimerTask+0x80>)
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	2b00      	cmp	r3, #0
 8004028:	d021      	beq.n	800406e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800402a:	2300      	movs	r3, #0
 800402c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800402e:	2300      	movs	r3, #0
 8004030:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8004032:	1d3a      	adds	r2, r7, #4
 8004034:	f107 0108 	add.w	r1, r7, #8
 8004038:	f107 030c 	add.w	r3, r7, #12
 800403c:	4618      	mov	r0, r3
 800403e:	f7fe faf7 	bl	8002630 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8004042:	6879      	ldr	r1, [r7, #4]
 8004044:	68bb      	ldr	r3, [r7, #8]
 8004046:	68fa      	ldr	r2, [r7, #12]
 8004048:	9202      	str	r2, [sp, #8]
 800404a:	9301      	str	r3, [sp, #4]
 800404c:	2302      	movs	r3, #2
 800404e:	9300      	str	r3, [sp, #0]
 8004050:	2300      	movs	r3, #0
 8004052:	460a      	mov	r2, r1
 8004054:	4910      	ldr	r1, [pc, #64]	; (8004098 <xTimerCreateTimerTask+0x84>)
 8004056:	4811      	ldr	r0, [pc, #68]	; (800409c <xTimerCreateTimerTask+0x88>)
 8004058:	f7ff f8de 	bl	8003218 <xTaskCreateStatic>
 800405c:	4603      	mov	r3, r0
 800405e:	4a10      	ldr	r2, [pc, #64]	; (80040a0 <xTimerCreateTimerTask+0x8c>)
 8004060:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8004062:	4b0f      	ldr	r3, [pc, #60]	; (80040a0 <xTimerCreateTimerTask+0x8c>)
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	2b00      	cmp	r3, #0
 8004068:	d001      	beq.n	800406e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800406a:	2301      	movs	r3, #1
 800406c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800406e:	697b      	ldr	r3, [r7, #20]
 8004070:	2b00      	cmp	r3, #0
 8004072:	d10a      	bne.n	800408a <xTimerCreateTimerTask+0x76>
	__asm volatile
 8004074:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004078:	f383 8811 	msr	BASEPRI, r3
 800407c:	f3bf 8f6f 	isb	sy
 8004080:	f3bf 8f4f 	dsb	sy
 8004084:	613b      	str	r3, [r7, #16]
}
 8004086:	bf00      	nop
 8004088:	e7fe      	b.n	8004088 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800408a:	697b      	ldr	r3, [r7, #20]
}
 800408c:	4618      	mov	r0, r3
 800408e:	3718      	adds	r7, #24
 8004090:	46bd      	mov	sp, r7
 8004092:	bd80      	pop	{r7, pc}
 8004094:	20000d5c 	.word	0x20000d5c
 8004098:	08006018 	.word	0x08006018
 800409c:	080041d9 	.word	0x080041d9
 80040a0:	20000d60 	.word	0x20000d60

080040a4 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80040a4:	b580      	push	{r7, lr}
 80040a6:	b08a      	sub	sp, #40	; 0x28
 80040a8:	af00      	add	r7, sp, #0
 80040aa:	60f8      	str	r0, [r7, #12]
 80040ac:	60b9      	str	r1, [r7, #8]
 80040ae:	607a      	str	r2, [r7, #4]
 80040b0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80040b2:	2300      	movs	r3, #0
 80040b4:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	d10a      	bne.n	80040d2 <xTimerGenericCommand+0x2e>
	__asm volatile
 80040bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80040c0:	f383 8811 	msr	BASEPRI, r3
 80040c4:	f3bf 8f6f 	isb	sy
 80040c8:	f3bf 8f4f 	dsb	sy
 80040cc:	623b      	str	r3, [r7, #32]
}
 80040ce:	bf00      	nop
 80040d0:	e7fe      	b.n	80040d0 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80040d2:	4b1a      	ldr	r3, [pc, #104]	; (800413c <xTimerGenericCommand+0x98>)
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d02a      	beq.n	8004130 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80040da:	68bb      	ldr	r3, [r7, #8]
 80040dc:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80040e6:	68bb      	ldr	r3, [r7, #8]
 80040e8:	2b05      	cmp	r3, #5
 80040ea:	dc18      	bgt.n	800411e <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80040ec:	f7ff feb2 	bl	8003e54 <xTaskGetSchedulerState>
 80040f0:	4603      	mov	r3, r0
 80040f2:	2b02      	cmp	r3, #2
 80040f4:	d109      	bne.n	800410a <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80040f6:	4b11      	ldr	r3, [pc, #68]	; (800413c <xTimerGenericCommand+0x98>)
 80040f8:	6818      	ldr	r0, [r3, #0]
 80040fa:	f107 0110 	add.w	r1, r7, #16
 80040fe:	2300      	movs	r3, #0
 8004100:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004102:	f7fe fca1 	bl	8002a48 <xQueueGenericSend>
 8004106:	6278      	str	r0, [r7, #36]	; 0x24
 8004108:	e012      	b.n	8004130 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800410a:	4b0c      	ldr	r3, [pc, #48]	; (800413c <xTimerGenericCommand+0x98>)
 800410c:	6818      	ldr	r0, [r3, #0]
 800410e:	f107 0110 	add.w	r1, r7, #16
 8004112:	2300      	movs	r3, #0
 8004114:	2200      	movs	r2, #0
 8004116:	f7fe fc97 	bl	8002a48 <xQueueGenericSend>
 800411a:	6278      	str	r0, [r7, #36]	; 0x24
 800411c:	e008      	b.n	8004130 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800411e:	4b07      	ldr	r3, [pc, #28]	; (800413c <xTimerGenericCommand+0x98>)
 8004120:	6818      	ldr	r0, [r3, #0]
 8004122:	f107 0110 	add.w	r1, r7, #16
 8004126:	2300      	movs	r3, #0
 8004128:	683a      	ldr	r2, [r7, #0]
 800412a:	f7fe fd8b 	bl	8002c44 <xQueueGenericSendFromISR>
 800412e:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8004130:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8004132:	4618      	mov	r0, r3
 8004134:	3728      	adds	r7, #40	; 0x28
 8004136:	46bd      	mov	sp, r7
 8004138:	bd80      	pop	{r7, pc}
 800413a:	bf00      	nop
 800413c:	20000d5c 	.word	0x20000d5c

08004140 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8004140:	b580      	push	{r7, lr}
 8004142:	b088      	sub	sp, #32
 8004144:	af02      	add	r7, sp, #8
 8004146:	6078      	str	r0, [r7, #4]
 8004148:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800414a:	4b22      	ldr	r3, [pc, #136]	; (80041d4 <prvProcessExpiredTimer+0x94>)
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	68db      	ldr	r3, [r3, #12]
 8004150:	68db      	ldr	r3, [r3, #12]
 8004152:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004154:	697b      	ldr	r3, [r7, #20]
 8004156:	3304      	adds	r3, #4
 8004158:	4618      	mov	r0, r3
 800415a:	f7fe fb0d 	bl	8002778 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800415e:	697b      	ldr	r3, [r7, #20]
 8004160:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004164:	f003 0304 	and.w	r3, r3, #4
 8004168:	2b00      	cmp	r3, #0
 800416a:	d022      	beq.n	80041b2 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800416c:	697b      	ldr	r3, [r7, #20]
 800416e:	699a      	ldr	r2, [r3, #24]
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	18d1      	adds	r1, r2, r3
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	683a      	ldr	r2, [r7, #0]
 8004178:	6978      	ldr	r0, [r7, #20]
 800417a:	f000 f8d1 	bl	8004320 <prvInsertTimerInActiveList>
 800417e:	4603      	mov	r3, r0
 8004180:	2b00      	cmp	r3, #0
 8004182:	d01f      	beq.n	80041c4 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8004184:	2300      	movs	r3, #0
 8004186:	9300      	str	r3, [sp, #0]
 8004188:	2300      	movs	r3, #0
 800418a:	687a      	ldr	r2, [r7, #4]
 800418c:	2100      	movs	r1, #0
 800418e:	6978      	ldr	r0, [r7, #20]
 8004190:	f7ff ff88 	bl	80040a4 <xTimerGenericCommand>
 8004194:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8004196:	693b      	ldr	r3, [r7, #16]
 8004198:	2b00      	cmp	r3, #0
 800419a:	d113      	bne.n	80041c4 <prvProcessExpiredTimer+0x84>
	__asm volatile
 800419c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80041a0:	f383 8811 	msr	BASEPRI, r3
 80041a4:	f3bf 8f6f 	isb	sy
 80041a8:	f3bf 8f4f 	dsb	sy
 80041ac:	60fb      	str	r3, [r7, #12]
}
 80041ae:	bf00      	nop
 80041b0:	e7fe      	b.n	80041b0 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80041b2:	697b      	ldr	r3, [r7, #20]
 80041b4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80041b8:	f023 0301 	bic.w	r3, r3, #1
 80041bc:	b2da      	uxtb	r2, r3
 80041be:	697b      	ldr	r3, [r7, #20]
 80041c0:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80041c4:	697b      	ldr	r3, [r7, #20]
 80041c6:	6a1b      	ldr	r3, [r3, #32]
 80041c8:	6978      	ldr	r0, [r7, #20]
 80041ca:	4798      	blx	r3
}
 80041cc:	bf00      	nop
 80041ce:	3718      	adds	r7, #24
 80041d0:	46bd      	mov	sp, r7
 80041d2:	bd80      	pop	{r7, pc}
 80041d4:	20000d54 	.word	0x20000d54

080041d8 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 80041d8:	b580      	push	{r7, lr}
 80041da:	b084      	sub	sp, #16
 80041dc:	af00      	add	r7, sp, #0
 80041de:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80041e0:	f107 0308 	add.w	r3, r7, #8
 80041e4:	4618      	mov	r0, r3
 80041e6:	f000 f857 	bl	8004298 <prvGetNextExpireTime>
 80041ea:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80041ec:	68bb      	ldr	r3, [r7, #8]
 80041ee:	4619      	mov	r1, r3
 80041f0:	68f8      	ldr	r0, [r7, #12]
 80041f2:	f000 f803 	bl	80041fc <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80041f6:	f000 f8d5 	bl	80043a4 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80041fa:	e7f1      	b.n	80041e0 <prvTimerTask+0x8>

080041fc <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80041fc:	b580      	push	{r7, lr}
 80041fe:	b084      	sub	sp, #16
 8004200:	af00      	add	r7, sp, #0
 8004202:	6078      	str	r0, [r7, #4]
 8004204:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8004206:	f7ff fa43 	bl	8003690 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800420a:	f107 0308 	add.w	r3, r7, #8
 800420e:	4618      	mov	r0, r3
 8004210:	f000 f866 	bl	80042e0 <prvSampleTimeNow>
 8004214:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8004216:	68bb      	ldr	r3, [r7, #8]
 8004218:	2b00      	cmp	r3, #0
 800421a:	d130      	bne.n	800427e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800421c:	683b      	ldr	r3, [r7, #0]
 800421e:	2b00      	cmp	r3, #0
 8004220:	d10a      	bne.n	8004238 <prvProcessTimerOrBlockTask+0x3c>
 8004222:	687a      	ldr	r2, [r7, #4]
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	429a      	cmp	r2, r3
 8004228:	d806      	bhi.n	8004238 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800422a:	f7ff fa3f 	bl	80036ac <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800422e:	68f9      	ldr	r1, [r7, #12]
 8004230:	6878      	ldr	r0, [r7, #4]
 8004232:	f7ff ff85 	bl	8004140 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8004236:	e024      	b.n	8004282 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8004238:	683b      	ldr	r3, [r7, #0]
 800423a:	2b00      	cmp	r3, #0
 800423c:	d008      	beq.n	8004250 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800423e:	4b13      	ldr	r3, [pc, #76]	; (800428c <prvProcessTimerOrBlockTask+0x90>)
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	2b00      	cmp	r3, #0
 8004246:	d101      	bne.n	800424c <prvProcessTimerOrBlockTask+0x50>
 8004248:	2301      	movs	r3, #1
 800424a:	e000      	b.n	800424e <prvProcessTimerOrBlockTask+0x52>
 800424c:	2300      	movs	r3, #0
 800424e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8004250:	4b0f      	ldr	r3, [pc, #60]	; (8004290 <prvProcessTimerOrBlockTask+0x94>)
 8004252:	6818      	ldr	r0, [r3, #0]
 8004254:	687a      	ldr	r2, [r7, #4]
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	1ad3      	subs	r3, r2, r3
 800425a:	683a      	ldr	r2, [r7, #0]
 800425c:	4619      	mov	r1, r3
 800425e:	f7fe ffa7 	bl	80031b0 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8004262:	f7ff fa23 	bl	80036ac <xTaskResumeAll>
 8004266:	4603      	mov	r3, r0
 8004268:	2b00      	cmp	r3, #0
 800426a:	d10a      	bne.n	8004282 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800426c:	4b09      	ldr	r3, [pc, #36]	; (8004294 <prvProcessTimerOrBlockTask+0x98>)
 800426e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004272:	601a      	str	r2, [r3, #0]
 8004274:	f3bf 8f4f 	dsb	sy
 8004278:	f3bf 8f6f 	isb	sy
}
 800427c:	e001      	b.n	8004282 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800427e:	f7ff fa15 	bl	80036ac <xTaskResumeAll>
}
 8004282:	bf00      	nop
 8004284:	3710      	adds	r7, #16
 8004286:	46bd      	mov	sp, r7
 8004288:	bd80      	pop	{r7, pc}
 800428a:	bf00      	nop
 800428c:	20000d58 	.word	0x20000d58
 8004290:	20000d5c 	.word	0x20000d5c
 8004294:	e000ed04 	.word	0xe000ed04

08004298 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8004298:	b480      	push	{r7}
 800429a:	b085      	sub	sp, #20
 800429c:	af00      	add	r7, sp, #0
 800429e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80042a0:	4b0e      	ldr	r3, [pc, #56]	; (80042dc <prvGetNextExpireTime+0x44>)
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d101      	bne.n	80042ae <prvGetNextExpireTime+0x16>
 80042aa:	2201      	movs	r2, #1
 80042ac:	e000      	b.n	80042b0 <prvGetNextExpireTime+0x18>
 80042ae:	2200      	movs	r2, #0
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	d105      	bne.n	80042c8 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80042bc:	4b07      	ldr	r3, [pc, #28]	; (80042dc <prvGetNextExpireTime+0x44>)
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	68db      	ldr	r3, [r3, #12]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	60fb      	str	r3, [r7, #12]
 80042c6:	e001      	b.n	80042cc <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80042c8:	2300      	movs	r3, #0
 80042ca:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80042cc:	68fb      	ldr	r3, [r7, #12]
}
 80042ce:	4618      	mov	r0, r3
 80042d0:	3714      	adds	r7, #20
 80042d2:	46bd      	mov	sp, r7
 80042d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042d8:	4770      	bx	lr
 80042da:	bf00      	nop
 80042dc:	20000d54 	.word	0x20000d54

080042e0 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80042e0:	b580      	push	{r7, lr}
 80042e2:	b084      	sub	sp, #16
 80042e4:	af00      	add	r7, sp, #0
 80042e6:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80042e8:	f7ff fa7e 	bl	80037e8 <xTaskGetTickCount>
 80042ec:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80042ee:	4b0b      	ldr	r3, [pc, #44]	; (800431c <prvSampleTimeNow+0x3c>)
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	68fa      	ldr	r2, [r7, #12]
 80042f4:	429a      	cmp	r2, r3
 80042f6:	d205      	bcs.n	8004304 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80042f8:	f000 f936 	bl	8004568 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	2201      	movs	r2, #1
 8004300:	601a      	str	r2, [r3, #0]
 8004302:	e002      	b.n	800430a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	2200      	movs	r2, #0
 8004308:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800430a:	4a04      	ldr	r2, [pc, #16]	; (800431c <prvSampleTimeNow+0x3c>)
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8004310:	68fb      	ldr	r3, [r7, #12]
}
 8004312:	4618      	mov	r0, r3
 8004314:	3710      	adds	r7, #16
 8004316:	46bd      	mov	sp, r7
 8004318:	bd80      	pop	{r7, pc}
 800431a:	bf00      	nop
 800431c:	20000d64 	.word	0x20000d64

08004320 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8004320:	b580      	push	{r7, lr}
 8004322:	b086      	sub	sp, #24
 8004324:	af00      	add	r7, sp, #0
 8004326:	60f8      	str	r0, [r7, #12]
 8004328:	60b9      	str	r1, [r7, #8]
 800432a:	607a      	str	r2, [r7, #4]
 800432c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800432e:	2300      	movs	r3, #0
 8004330:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	68ba      	ldr	r2, [r7, #8]
 8004336:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	68fa      	ldr	r2, [r7, #12]
 800433c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800433e:	68ba      	ldr	r2, [r7, #8]
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	429a      	cmp	r2, r3
 8004344:	d812      	bhi.n	800436c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004346:	687a      	ldr	r2, [r7, #4]
 8004348:	683b      	ldr	r3, [r7, #0]
 800434a:	1ad2      	subs	r2, r2, r3
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	699b      	ldr	r3, [r3, #24]
 8004350:	429a      	cmp	r2, r3
 8004352:	d302      	bcc.n	800435a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8004354:	2301      	movs	r3, #1
 8004356:	617b      	str	r3, [r7, #20]
 8004358:	e01b      	b.n	8004392 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800435a:	4b10      	ldr	r3, [pc, #64]	; (800439c <prvInsertTimerInActiveList+0x7c>)
 800435c:	681a      	ldr	r2, [r3, #0]
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	3304      	adds	r3, #4
 8004362:	4619      	mov	r1, r3
 8004364:	4610      	mov	r0, r2
 8004366:	f7fe f9ce 	bl	8002706 <vListInsert>
 800436a:	e012      	b.n	8004392 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800436c:	687a      	ldr	r2, [r7, #4]
 800436e:	683b      	ldr	r3, [r7, #0]
 8004370:	429a      	cmp	r2, r3
 8004372:	d206      	bcs.n	8004382 <prvInsertTimerInActiveList+0x62>
 8004374:	68ba      	ldr	r2, [r7, #8]
 8004376:	683b      	ldr	r3, [r7, #0]
 8004378:	429a      	cmp	r2, r3
 800437a:	d302      	bcc.n	8004382 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800437c:	2301      	movs	r3, #1
 800437e:	617b      	str	r3, [r7, #20]
 8004380:	e007      	b.n	8004392 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8004382:	4b07      	ldr	r3, [pc, #28]	; (80043a0 <prvInsertTimerInActiveList+0x80>)
 8004384:	681a      	ldr	r2, [r3, #0]
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	3304      	adds	r3, #4
 800438a:	4619      	mov	r1, r3
 800438c:	4610      	mov	r0, r2
 800438e:	f7fe f9ba 	bl	8002706 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8004392:	697b      	ldr	r3, [r7, #20]
}
 8004394:	4618      	mov	r0, r3
 8004396:	3718      	adds	r7, #24
 8004398:	46bd      	mov	sp, r7
 800439a:	bd80      	pop	{r7, pc}
 800439c:	20000d58 	.word	0x20000d58
 80043a0:	20000d54 	.word	0x20000d54

080043a4 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80043a4:	b580      	push	{r7, lr}
 80043a6:	b08e      	sub	sp, #56	; 0x38
 80043a8:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80043aa:	e0ca      	b.n	8004542 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	da18      	bge.n	80043e4 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80043b2:	1d3b      	adds	r3, r7, #4
 80043b4:	3304      	adds	r3, #4
 80043b6:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80043b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	d10a      	bne.n	80043d4 <prvProcessReceivedCommands+0x30>
	__asm volatile
 80043be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80043c2:	f383 8811 	msr	BASEPRI, r3
 80043c6:	f3bf 8f6f 	isb	sy
 80043ca:	f3bf 8f4f 	dsb	sy
 80043ce:	61fb      	str	r3, [r7, #28]
}
 80043d0:	bf00      	nop
 80043d2:	e7fe      	b.n	80043d2 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80043d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80043da:	6850      	ldr	r0, [r2, #4]
 80043dc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80043de:	6892      	ldr	r2, [r2, #8]
 80043e0:	4611      	mov	r1, r2
 80043e2:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	f2c0 80aa 	blt.w	8004540 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80043f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80043f2:	695b      	ldr	r3, [r3, #20]
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d004      	beq.n	8004402 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80043f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80043fa:	3304      	adds	r3, #4
 80043fc:	4618      	mov	r0, r3
 80043fe:	f7fe f9bb 	bl	8002778 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8004402:	463b      	mov	r3, r7
 8004404:	4618      	mov	r0, r3
 8004406:	f7ff ff6b 	bl	80042e0 <prvSampleTimeNow>
 800440a:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	2b09      	cmp	r3, #9
 8004410:	f200 8097 	bhi.w	8004542 <prvProcessReceivedCommands+0x19e>
 8004414:	a201      	add	r2, pc, #4	; (adr r2, 800441c <prvProcessReceivedCommands+0x78>)
 8004416:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800441a:	bf00      	nop
 800441c:	08004445 	.word	0x08004445
 8004420:	08004445 	.word	0x08004445
 8004424:	08004445 	.word	0x08004445
 8004428:	080044b9 	.word	0x080044b9
 800442c:	080044cd 	.word	0x080044cd
 8004430:	08004517 	.word	0x08004517
 8004434:	08004445 	.word	0x08004445
 8004438:	08004445 	.word	0x08004445
 800443c:	080044b9 	.word	0x080044b9
 8004440:	080044cd 	.word	0x080044cd
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8004444:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004446:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800444a:	f043 0301 	orr.w	r3, r3, #1
 800444e:	b2da      	uxtb	r2, r3
 8004450:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004452:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8004456:	68ba      	ldr	r2, [r7, #8]
 8004458:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800445a:	699b      	ldr	r3, [r3, #24]
 800445c:	18d1      	adds	r1, r2, r3
 800445e:	68bb      	ldr	r3, [r7, #8]
 8004460:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004462:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004464:	f7ff ff5c 	bl	8004320 <prvInsertTimerInActiveList>
 8004468:	4603      	mov	r3, r0
 800446a:	2b00      	cmp	r3, #0
 800446c:	d069      	beq.n	8004542 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800446e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004470:	6a1b      	ldr	r3, [r3, #32]
 8004472:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004474:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8004476:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004478:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800447c:	f003 0304 	and.w	r3, r3, #4
 8004480:	2b00      	cmp	r3, #0
 8004482:	d05e      	beq.n	8004542 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8004484:	68ba      	ldr	r2, [r7, #8]
 8004486:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004488:	699b      	ldr	r3, [r3, #24]
 800448a:	441a      	add	r2, r3
 800448c:	2300      	movs	r3, #0
 800448e:	9300      	str	r3, [sp, #0]
 8004490:	2300      	movs	r3, #0
 8004492:	2100      	movs	r1, #0
 8004494:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004496:	f7ff fe05 	bl	80040a4 <xTimerGenericCommand>
 800449a:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800449c:	6a3b      	ldr	r3, [r7, #32]
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d14f      	bne.n	8004542 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 80044a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80044a6:	f383 8811 	msr	BASEPRI, r3
 80044aa:	f3bf 8f6f 	isb	sy
 80044ae:	f3bf 8f4f 	dsb	sy
 80044b2:	61bb      	str	r3, [r7, #24]
}
 80044b4:	bf00      	nop
 80044b6:	e7fe      	b.n	80044b6 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80044b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80044ba:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80044be:	f023 0301 	bic.w	r3, r3, #1
 80044c2:	b2da      	uxtb	r2, r3
 80044c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80044c6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 80044ca:	e03a      	b.n	8004542 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80044cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80044ce:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80044d2:	f043 0301 	orr.w	r3, r3, #1
 80044d6:	b2da      	uxtb	r2, r3
 80044d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80044da:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80044de:	68ba      	ldr	r2, [r7, #8]
 80044e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80044e2:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80044e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80044e6:	699b      	ldr	r3, [r3, #24]
 80044e8:	2b00      	cmp	r3, #0
 80044ea:	d10a      	bne.n	8004502 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 80044ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80044f0:	f383 8811 	msr	BASEPRI, r3
 80044f4:	f3bf 8f6f 	isb	sy
 80044f8:	f3bf 8f4f 	dsb	sy
 80044fc:	617b      	str	r3, [r7, #20]
}
 80044fe:	bf00      	nop
 8004500:	e7fe      	b.n	8004500 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8004502:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004504:	699a      	ldr	r2, [r3, #24]
 8004506:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004508:	18d1      	adds	r1, r2, r3
 800450a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800450c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800450e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004510:	f7ff ff06 	bl	8004320 <prvInsertTimerInActiveList>
					break;
 8004514:	e015      	b.n	8004542 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8004516:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004518:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800451c:	f003 0302 	and.w	r3, r3, #2
 8004520:	2b00      	cmp	r3, #0
 8004522:	d103      	bne.n	800452c <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 8004524:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004526:	f000 fbdb 	bl	8004ce0 <vPortFree>
 800452a:	e00a      	b.n	8004542 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800452c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800452e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004532:	f023 0301 	bic.w	r3, r3, #1
 8004536:	b2da      	uxtb	r2, r3
 8004538:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800453a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800453e:	e000      	b.n	8004542 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8004540:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8004542:	4b08      	ldr	r3, [pc, #32]	; (8004564 <prvProcessReceivedCommands+0x1c0>)
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	1d39      	adds	r1, r7, #4
 8004548:	2200      	movs	r2, #0
 800454a:	4618      	mov	r0, r3
 800454c:	f7fe fc16 	bl	8002d7c <xQueueReceive>
 8004550:	4603      	mov	r3, r0
 8004552:	2b00      	cmp	r3, #0
 8004554:	f47f af2a 	bne.w	80043ac <prvProcessReceivedCommands+0x8>
	}
}
 8004558:	bf00      	nop
 800455a:	bf00      	nop
 800455c:	3730      	adds	r7, #48	; 0x30
 800455e:	46bd      	mov	sp, r7
 8004560:	bd80      	pop	{r7, pc}
 8004562:	bf00      	nop
 8004564:	20000d5c 	.word	0x20000d5c

08004568 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8004568:	b580      	push	{r7, lr}
 800456a:	b088      	sub	sp, #32
 800456c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800456e:	e048      	b.n	8004602 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004570:	4b2d      	ldr	r3, [pc, #180]	; (8004628 <prvSwitchTimerLists+0xc0>)
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	68db      	ldr	r3, [r3, #12]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800457a:	4b2b      	ldr	r3, [pc, #172]	; (8004628 <prvSwitchTimerLists+0xc0>)
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	68db      	ldr	r3, [r3, #12]
 8004580:	68db      	ldr	r3, [r3, #12]
 8004582:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	3304      	adds	r3, #4
 8004588:	4618      	mov	r0, r3
 800458a:	f7fe f8f5 	bl	8002778 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	6a1b      	ldr	r3, [r3, #32]
 8004592:	68f8      	ldr	r0, [r7, #12]
 8004594:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800459c:	f003 0304 	and.w	r3, r3, #4
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	d02e      	beq.n	8004602 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	699b      	ldr	r3, [r3, #24]
 80045a8:	693a      	ldr	r2, [r7, #16]
 80045aa:	4413      	add	r3, r2
 80045ac:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80045ae:	68ba      	ldr	r2, [r7, #8]
 80045b0:	693b      	ldr	r3, [r7, #16]
 80045b2:	429a      	cmp	r2, r3
 80045b4:	d90e      	bls.n	80045d4 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	68ba      	ldr	r2, [r7, #8]
 80045ba:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	68fa      	ldr	r2, [r7, #12]
 80045c0:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80045c2:	4b19      	ldr	r3, [pc, #100]	; (8004628 <prvSwitchTimerLists+0xc0>)
 80045c4:	681a      	ldr	r2, [r3, #0]
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	3304      	adds	r3, #4
 80045ca:	4619      	mov	r1, r3
 80045cc:	4610      	mov	r0, r2
 80045ce:	f7fe f89a 	bl	8002706 <vListInsert>
 80045d2:	e016      	b.n	8004602 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80045d4:	2300      	movs	r3, #0
 80045d6:	9300      	str	r3, [sp, #0]
 80045d8:	2300      	movs	r3, #0
 80045da:	693a      	ldr	r2, [r7, #16]
 80045dc:	2100      	movs	r1, #0
 80045de:	68f8      	ldr	r0, [r7, #12]
 80045e0:	f7ff fd60 	bl	80040a4 <xTimerGenericCommand>
 80045e4:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	d10a      	bne.n	8004602 <prvSwitchTimerLists+0x9a>
	__asm volatile
 80045ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80045f0:	f383 8811 	msr	BASEPRI, r3
 80045f4:	f3bf 8f6f 	isb	sy
 80045f8:	f3bf 8f4f 	dsb	sy
 80045fc:	603b      	str	r3, [r7, #0]
}
 80045fe:	bf00      	nop
 8004600:	e7fe      	b.n	8004600 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8004602:	4b09      	ldr	r3, [pc, #36]	; (8004628 <prvSwitchTimerLists+0xc0>)
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	2b00      	cmp	r3, #0
 800460a:	d1b1      	bne.n	8004570 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800460c:	4b06      	ldr	r3, [pc, #24]	; (8004628 <prvSwitchTimerLists+0xc0>)
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8004612:	4b06      	ldr	r3, [pc, #24]	; (800462c <prvSwitchTimerLists+0xc4>)
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	4a04      	ldr	r2, [pc, #16]	; (8004628 <prvSwitchTimerLists+0xc0>)
 8004618:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800461a:	4a04      	ldr	r2, [pc, #16]	; (800462c <prvSwitchTimerLists+0xc4>)
 800461c:	697b      	ldr	r3, [r7, #20]
 800461e:	6013      	str	r3, [r2, #0]
}
 8004620:	bf00      	nop
 8004622:	3718      	adds	r7, #24
 8004624:	46bd      	mov	sp, r7
 8004626:	bd80      	pop	{r7, pc}
 8004628:	20000d54 	.word	0x20000d54
 800462c:	20000d58 	.word	0x20000d58

08004630 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8004630:	b580      	push	{r7, lr}
 8004632:	b082      	sub	sp, #8
 8004634:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8004636:	f000 f965 	bl	8004904 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800463a:	4b15      	ldr	r3, [pc, #84]	; (8004690 <prvCheckForValidListAndQueue+0x60>)
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	2b00      	cmp	r3, #0
 8004640:	d120      	bne.n	8004684 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8004642:	4814      	ldr	r0, [pc, #80]	; (8004694 <prvCheckForValidListAndQueue+0x64>)
 8004644:	f7fe f80e 	bl	8002664 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8004648:	4813      	ldr	r0, [pc, #76]	; (8004698 <prvCheckForValidListAndQueue+0x68>)
 800464a:	f7fe f80b 	bl	8002664 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800464e:	4b13      	ldr	r3, [pc, #76]	; (800469c <prvCheckForValidListAndQueue+0x6c>)
 8004650:	4a10      	ldr	r2, [pc, #64]	; (8004694 <prvCheckForValidListAndQueue+0x64>)
 8004652:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8004654:	4b12      	ldr	r3, [pc, #72]	; (80046a0 <prvCheckForValidListAndQueue+0x70>)
 8004656:	4a10      	ldr	r2, [pc, #64]	; (8004698 <prvCheckForValidListAndQueue+0x68>)
 8004658:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800465a:	2300      	movs	r3, #0
 800465c:	9300      	str	r3, [sp, #0]
 800465e:	4b11      	ldr	r3, [pc, #68]	; (80046a4 <prvCheckForValidListAndQueue+0x74>)
 8004660:	4a11      	ldr	r2, [pc, #68]	; (80046a8 <prvCheckForValidListAndQueue+0x78>)
 8004662:	2110      	movs	r1, #16
 8004664:	200a      	movs	r0, #10
 8004666:	f7fe f919 	bl	800289c <xQueueGenericCreateStatic>
 800466a:	4603      	mov	r3, r0
 800466c:	4a08      	ldr	r2, [pc, #32]	; (8004690 <prvCheckForValidListAndQueue+0x60>)
 800466e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8004670:	4b07      	ldr	r3, [pc, #28]	; (8004690 <prvCheckForValidListAndQueue+0x60>)
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	2b00      	cmp	r3, #0
 8004676:	d005      	beq.n	8004684 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8004678:	4b05      	ldr	r3, [pc, #20]	; (8004690 <prvCheckForValidListAndQueue+0x60>)
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	490b      	ldr	r1, [pc, #44]	; (80046ac <prvCheckForValidListAndQueue+0x7c>)
 800467e:	4618      	mov	r0, r3
 8004680:	f7fe fd6c 	bl	800315c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8004684:	f000 f96e 	bl	8004964 <vPortExitCritical>
}
 8004688:	bf00      	nop
 800468a:	46bd      	mov	sp, r7
 800468c:	bd80      	pop	{r7, pc}
 800468e:	bf00      	nop
 8004690:	20000d5c 	.word	0x20000d5c
 8004694:	20000d2c 	.word	0x20000d2c
 8004698:	20000d40 	.word	0x20000d40
 800469c:	20000d54 	.word	0x20000d54
 80046a0:	20000d58 	.word	0x20000d58
 80046a4:	20000e08 	.word	0x20000e08
 80046a8:	20000d68 	.word	0x20000d68
 80046ac:	08006020 	.word	0x08006020

080046b0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80046b0:	b480      	push	{r7}
 80046b2:	b085      	sub	sp, #20
 80046b4:	af00      	add	r7, sp, #0
 80046b6:	60f8      	str	r0, [r7, #12]
 80046b8:	60b9      	str	r1, [r7, #8]
 80046ba:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	3b04      	subs	r3, #4
 80046c0:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80046c8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	3b04      	subs	r3, #4
 80046ce:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80046d0:	68bb      	ldr	r3, [r7, #8]
 80046d2:	f023 0201 	bic.w	r2, r3, #1
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	3b04      	subs	r3, #4
 80046de:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80046e0:	4a0c      	ldr	r2, [pc, #48]	; (8004714 <pxPortInitialiseStack+0x64>)
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	3b14      	subs	r3, #20
 80046ea:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80046ec:	687a      	ldr	r2, [r7, #4]
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	3b04      	subs	r3, #4
 80046f6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	f06f 0202 	mvn.w	r2, #2
 80046fe:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	3b20      	subs	r3, #32
 8004704:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8004706:	68fb      	ldr	r3, [r7, #12]
}
 8004708:	4618      	mov	r0, r3
 800470a:	3714      	adds	r7, #20
 800470c:	46bd      	mov	sp, r7
 800470e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004712:	4770      	bx	lr
 8004714:	08004719 	.word	0x08004719

08004718 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8004718:	b480      	push	{r7}
 800471a:	b085      	sub	sp, #20
 800471c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800471e:	2300      	movs	r3, #0
 8004720:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8004722:	4b12      	ldr	r3, [pc, #72]	; (800476c <prvTaskExitError+0x54>)
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800472a:	d00a      	beq.n	8004742 <prvTaskExitError+0x2a>
	__asm volatile
 800472c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004730:	f383 8811 	msr	BASEPRI, r3
 8004734:	f3bf 8f6f 	isb	sy
 8004738:	f3bf 8f4f 	dsb	sy
 800473c:	60fb      	str	r3, [r7, #12]
}
 800473e:	bf00      	nop
 8004740:	e7fe      	b.n	8004740 <prvTaskExitError+0x28>
	__asm volatile
 8004742:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004746:	f383 8811 	msr	BASEPRI, r3
 800474a:	f3bf 8f6f 	isb	sy
 800474e:	f3bf 8f4f 	dsb	sy
 8004752:	60bb      	str	r3, [r7, #8]
}
 8004754:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8004756:	bf00      	nop
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	2b00      	cmp	r3, #0
 800475c:	d0fc      	beq.n	8004758 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800475e:	bf00      	nop
 8004760:	bf00      	nop
 8004762:	3714      	adds	r7, #20
 8004764:	46bd      	mov	sp, r7
 8004766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800476a:	4770      	bx	lr
 800476c:	2000000c 	.word	0x2000000c

08004770 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8004770:	4b07      	ldr	r3, [pc, #28]	; (8004790 <pxCurrentTCBConst2>)
 8004772:	6819      	ldr	r1, [r3, #0]
 8004774:	6808      	ldr	r0, [r1, #0]
 8004776:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800477a:	f380 8809 	msr	PSP, r0
 800477e:	f3bf 8f6f 	isb	sy
 8004782:	f04f 0000 	mov.w	r0, #0
 8004786:	f380 8811 	msr	BASEPRI, r0
 800478a:	4770      	bx	lr
 800478c:	f3af 8000 	nop.w

08004790 <pxCurrentTCBConst2>:
 8004790:	2000082c 	.word	0x2000082c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8004794:	bf00      	nop
 8004796:	bf00      	nop

08004798 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8004798:	4808      	ldr	r0, [pc, #32]	; (80047bc <prvPortStartFirstTask+0x24>)
 800479a:	6800      	ldr	r0, [r0, #0]
 800479c:	6800      	ldr	r0, [r0, #0]
 800479e:	f380 8808 	msr	MSP, r0
 80047a2:	f04f 0000 	mov.w	r0, #0
 80047a6:	f380 8814 	msr	CONTROL, r0
 80047aa:	b662      	cpsie	i
 80047ac:	b661      	cpsie	f
 80047ae:	f3bf 8f4f 	dsb	sy
 80047b2:	f3bf 8f6f 	isb	sy
 80047b6:	df00      	svc	0
 80047b8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80047ba:	bf00      	nop
 80047bc:	e000ed08 	.word	0xe000ed08

080047c0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80047c0:	b580      	push	{r7, lr}
 80047c2:	b086      	sub	sp, #24
 80047c4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80047c6:	4b46      	ldr	r3, [pc, #280]	; (80048e0 <xPortStartScheduler+0x120>)
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	4a46      	ldr	r2, [pc, #280]	; (80048e4 <xPortStartScheduler+0x124>)
 80047cc:	4293      	cmp	r3, r2
 80047ce:	d10a      	bne.n	80047e6 <xPortStartScheduler+0x26>
	__asm volatile
 80047d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80047d4:	f383 8811 	msr	BASEPRI, r3
 80047d8:	f3bf 8f6f 	isb	sy
 80047dc:	f3bf 8f4f 	dsb	sy
 80047e0:	613b      	str	r3, [r7, #16]
}
 80047e2:	bf00      	nop
 80047e4:	e7fe      	b.n	80047e4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80047e6:	4b3e      	ldr	r3, [pc, #248]	; (80048e0 <xPortStartScheduler+0x120>)
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	4a3f      	ldr	r2, [pc, #252]	; (80048e8 <xPortStartScheduler+0x128>)
 80047ec:	4293      	cmp	r3, r2
 80047ee:	d10a      	bne.n	8004806 <xPortStartScheduler+0x46>
	__asm volatile
 80047f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80047f4:	f383 8811 	msr	BASEPRI, r3
 80047f8:	f3bf 8f6f 	isb	sy
 80047fc:	f3bf 8f4f 	dsb	sy
 8004800:	60fb      	str	r3, [r7, #12]
}
 8004802:	bf00      	nop
 8004804:	e7fe      	b.n	8004804 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8004806:	4b39      	ldr	r3, [pc, #228]	; (80048ec <xPortStartScheduler+0x12c>)
 8004808:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800480a:	697b      	ldr	r3, [r7, #20]
 800480c:	781b      	ldrb	r3, [r3, #0]
 800480e:	b2db      	uxtb	r3, r3
 8004810:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8004812:	697b      	ldr	r3, [r7, #20]
 8004814:	22ff      	movs	r2, #255	; 0xff
 8004816:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8004818:	697b      	ldr	r3, [r7, #20]
 800481a:	781b      	ldrb	r3, [r3, #0]
 800481c:	b2db      	uxtb	r3, r3
 800481e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8004820:	78fb      	ldrb	r3, [r7, #3]
 8004822:	b2db      	uxtb	r3, r3
 8004824:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8004828:	b2da      	uxtb	r2, r3
 800482a:	4b31      	ldr	r3, [pc, #196]	; (80048f0 <xPortStartScheduler+0x130>)
 800482c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800482e:	4b31      	ldr	r3, [pc, #196]	; (80048f4 <xPortStartScheduler+0x134>)
 8004830:	2207      	movs	r2, #7
 8004832:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004834:	e009      	b.n	800484a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8004836:	4b2f      	ldr	r3, [pc, #188]	; (80048f4 <xPortStartScheduler+0x134>)
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	3b01      	subs	r3, #1
 800483c:	4a2d      	ldr	r2, [pc, #180]	; (80048f4 <xPortStartScheduler+0x134>)
 800483e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8004840:	78fb      	ldrb	r3, [r7, #3]
 8004842:	b2db      	uxtb	r3, r3
 8004844:	005b      	lsls	r3, r3, #1
 8004846:	b2db      	uxtb	r3, r3
 8004848:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800484a:	78fb      	ldrb	r3, [r7, #3]
 800484c:	b2db      	uxtb	r3, r3
 800484e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004852:	2b80      	cmp	r3, #128	; 0x80
 8004854:	d0ef      	beq.n	8004836 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8004856:	4b27      	ldr	r3, [pc, #156]	; (80048f4 <xPortStartScheduler+0x134>)
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	f1c3 0307 	rsb	r3, r3, #7
 800485e:	2b04      	cmp	r3, #4
 8004860:	d00a      	beq.n	8004878 <xPortStartScheduler+0xb8>
	__asm volatile
 8004862:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004866:	f383 8811 	msr	BASEPRI, r3
 800486a:	f3bf 8f6f 	isb	sy
 800486e:	f3bf 8f4f 	dsb	sy
 8004872:	60bb      	str	r3, [r7, #8]
}
 8004874:	bf00      	nop
 8004876:	e7fe      	b.n	8004876 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8004878:	4b1e      	ldr	r3, [pc, #120]	; (80048f4 <xPortStartScheduler+0x134>)
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	021b      	lsls	r3, r3, #8
 800487e:	4a1d      	ldr	r2, [pc, #116]	; (80048f4 <xPortStartScheduler+0x134>)
 8004880:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8004882:	4b1c      	ldr	r3, [pc, #112]	; (80048f4 <xPortStartScheduler+0x134>)
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800488a:	4a1a      	ldr	r2, [pc, #104]	; (80048f4 <xPortStartScheduler+0x134>)
 800488c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	b2da      	uxtb	r2, r3
 8004892:	697b      	ldr	r3, [r7, #20]
 8004894:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8004896:	4b18      	ldr	r3, [pc, #96]	; (80048f8 <xPortStartScheduler+0x138>)
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	4a17      	ldr	r2, [pc, #92]	; (80048f8 <xPortStartScheduler+0x138>)
 800489c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80048a0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80048a2:	4b15      	ldr	r3, [pc, #84]	; (80048f8 <xPortStartScheduler+0x138>)
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	4a14      	ldr	r2, [pc, #80]	; (80048f8 <xPortStartScheduler+0x138>)
 80048a8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80048ac:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80048ae:	f000 f8dd 	bl	8004a6c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80048b2:	4b12      	ldr	r3, [pc, #72]	; (80048fc <xPortStartScheduler+0x13c>)
 80048b4:	2200      	movs	r2, #0
 80048b6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80048b8:	f000 f8fc 	bl	8004ab4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80048bc:	4b10      	ldr	r3, [pc, #64]	; (8004900 <xPortStartScheduler+0x140>)
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	4a0f      	ldr	r2, [pc, #60]	; (8004900 <xPortStartScheduler+0x140>)
 80048c2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 80048c6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80048c8:	f7ff ff66 	bl	8004798 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80048cc:	f7ff f856 	bl	800397c <vTaskSwitchContext>
	prvTaskExitError();
 80048d0:	f7ff ff22 	bl	8004718 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80048d4:	2300      	movs	r3, #0
}
 80048d6:	4618      	mov	r0, r3
 80048d8:	3718      	adds	r7, #24
 80048da:	46bd      	mov	sp, r7
 80048dc:	bd80      	pop	{r7, pc}
 80048de:	bf00      	nop
 80048e0:	e000ed00 	.word	0xe000ed00
 80048e4:	410fc271 	.word	0x410fc271
 80048e8:	410fc270 	.word	0x410fc270
 80048ec:	e000e400 	.word	0xe000e400
 80048f0:	20000e58 	.word	0x20000e58
 80048f4:	20000e5c 	.word	0x20000e5c
 80048f8:	e000ed20 	.word	0xe000ed20
 80048fc:	2000000c 	.word	0x2000000c
 8004900:	e000ef34 	.word	0xe000ef34

08004904 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8004904:	b480      	push	{r7}
 8004906:	b083      	sub	sp, #12
 8004908:	af00      	add	r7, sp, #0
	__asm volatile
 800490a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800490e:	f383 8811 	msr	BASEPRI, r3
 8004912:	f3bf 8f6f 	isb	sy
 8004916:	f3bf 8f4f 	dsb	sy
 800491a:	607b      	str	r3, [r7, #4]
}
 800491c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800491e:	4b0f      	ldr	r3, [pc, #60]	; (800495c <vPortEnterCritical+0x58>)
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	3301      	adds	r3, #1
 8004924:	4a0d      	ldr	r2, [pc, #52]	; (800495c <vPortEnterCritical+0x58>)
 8004926:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8004928:	4b0c      	ldr	r3, [pc, #48]	; (800495c <vPortEnterCritical+0x58>)
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	2b01      	cmp	r3, #1
 800492e:	d10f      	bne.n	8004950 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8004930:	4b0b      	ldr	r3, [pc, #44]	; (8004960 <vPortEnterCritical+0x5c>)
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	b2db      	uxtb	r3, r3
 8004936:	2b00      	cmp	r3, #0
 8004938:	d00a      	beq.n	8004950 <vPortEnterCritical+0x4c>
	__asm volatile
 800493a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800493e:	f383 8811 	msr	BASEPRI, r3
 8004942:	f3bf 8f6f 	isb	sy
 8004946:	f3bf 8f4f 	dsb	sy
 800494a:	603b      	str	r3, [r7, #0]
}
 800494c:	bf00      	nop
 800494e:	e7fe      	b.n	800494e <vPortEnterCritical+0x4a>
	}
}
 8004950:	bf00      	nop
 8004952:	370c      	adds	r7, #12
 8004954:	46bd      	mov	sp, r7
 8004956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800495a:	4770      	bx	lr
 800495c:	2000000c 	.word	0x2000000c
 8004960:	e000ed04 	.word	0xe000ed04

08004964 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8004964:	b480      	push	{r7}
 8004966:	b083      	sub	sp, #12
 8004968:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800496a:	4b12      	ldr	r3, [pc, #72]	; (80049b4 <vPortExitCritical+0x50>)
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	2b00      	cmp	r3, #0
 8004970:	d10a      	bne.n	8004988 <vPortExitCritical+0x24>
	__asm volatile
 8004972:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004976:	f383 8811 	msr	BASEPRI, r3
 800497a:	f3bf 8f6f 	isb	sy
 800497e:	f3bf 8f4f 	dsb	sy
 8004982:	607b      	str	r3, [r7, #4]
}
 8004984:	bf00      	nop
 8004986:	e7fe      	b.n	8004986 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8004988:	4b0a      	ldr	r3, [pc, #40]	; (80049b4 <vPortExitCritical+0x50>)
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	3b01      	subs	r3, #1
 800498e:	4a09      	ldr	r2, [pc, #36]	; (80049b4 <vPortExitCritical+0x50>)
 8004990:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8004992:	4b08      	ldr	r3, [pc, #32]	; (80049b4 <vPortExitCritical+0x50>)
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	2b00      	cmp	r3, #0
 8004998:	d105      	bne.n	80049a6 <vPortExitCritical+0x42>
 800499a:	2300      	movs	r3, #0
 800499c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800499e:	683b      	ldr	r3, [r7, #0]
 80049a0:	f383 8811 	msr	BASEPRI, r3
}
 80049a4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80049a6:	bf00      	nop
 80049a8:	370c      	adds	r7, #12
 80049aa:	46bd      	mov	sp, r7
 80049ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049b0:	4770      	bx	lr
 80049b2:	bf00      	nop
 80049b4:	2000000c 	.word	0x2000000c
	...

080049c0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80049c0:	f3ef 8009 	mrs	r0, PSP
 80049c4:	f3bf 8f6f 	isb	sy
 80049c8:	4b15      	ldr	r3, [pc, #84]	; (8004a20 <pxCurrentTCBConst>)
 80049ca:	681a      	ldr	r2, [r3, #0]
 80049cc:	f01e 0f10 	tst.w	lr, #16
 80049d0:	bf08      	it	eq
 80049d2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80049d6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80049da:	6010      	str	r0, [r2, #0]
 80049dc:	e92d 0009 	stmdb	sp!, {r0, r3}
 80049e0:	f04f 0050 	mov.w	r0, #80	; 0x50
 80049e4:	f380 8811 	msr	BASEPRI, r0
 80049e8:	f3bf 8f4f 	dsb	sy
 80049ec:	f3bf 8f6f 	isb	sy
 80049f0:	f7fe ffc4 	bl	800397c <vTaskSwitchContext>
 80049f4:	f04f 0000 	mov.w	r0, #0
 80049f8:	f380 8811 	msr	BASEPRI, r0
 80049fc:	bc09      	pop	{r0, r3}
 80049fe:	6819      	ldr	r1, [r3, #0]
 8004a00:	6808      	ldr	r0, [r1, #0]
 8004a02:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004a06:	f01e 0f10 	tst.w	lr, #16
 8004a0a:	bf08      	it	eq
 8004a0c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8004a10:	f380 8809 	msr	PSP, r0
 8004a14:	f3bf 8f6f 	isb	sy
 8004a18:	4770      	bx	lr
 8004a1a:	bf00      	nop
 8004a1c:	f3af 8000 	nop.w

08004a20 <pxCurrentTCBConst>:
 8004a20:	2000082c 	.word	0x2000082c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8004a24:	bf00      	nop
 8004a26:	bf00      	nop

08004a28 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8004a28:	b580      	push	{r7, lr}
 8004a2a:	b082      	sub	sp, #8
 8004a2c:	af00      	add	r7, sp, #0
	__asm volatile
 8004a2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a32:	f383 8811 	msr	BASEPRI, r3
 8004a36:	f3bf 8f6f 	isb	sy
 8004a3a:	f3bf 8f4f 	dsb	sy
 8004a3e:	607b      	str	r3, [r7, #4]
}
 8004a40:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8004a42:	f7fe fee1 	bl	8003808 <xTaskIncrementTick>
 8004a46:	4603      	mov	r3, r0
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	d003      	beq.n	8004a54 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8004a4c:	4b06      	ldr	r3, [pc, #24]	; (8004a68 <xPortSysTickHandler+0x40>)
 8004a4e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004a52:	601a      	str	r2, [r3, #0]
 8004a54:	2300      	movs	r3, #0
 8004a56:	603b      	str	r3, [r7, #0]
	__asm volatile
 8004a58:	683b      	ldr	r3, [r7, #0]
 8004a5a:	f383 8811 	msr	BASEPRI, r3
}
 8004a5e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8004a60:	bf00      	nop
 8004a62:	3708      	adds	r7, #8
 8004a64:	46bd      	mov	sp, r7
 8004a66:	bd80      	pop	{r7, pc}
 8004a68:	e000ed04 	.word	0xe000ed04

08004a6c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8004a6c:	b480      	push	{r7}
 8004a6e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8004a70:	4b0b      	ldr	r3, [pc, #44]	; (8004aa0 <vPortSetupTimerInterrupt+0x34>)
 8004a72:	2200      	movs	r2, #0
 8004a74:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8004a76:	4b0b      	ldr	r3, [pc, #44]	; (8004aa4 <vPortSetupTimerInterrupt+0x38>)
 8004a78:	2200      	movs	r2, #0
 8004a7a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8004a7c:	4b0a      	ldr	r3, [pc, #40]	; (8004aa8 <vPortSetupTimerInterrupt+0x3c>)
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	4a0a      	ldr	r2, [pc, #40]	; (8004aac <vPortSetupTimerInterrupt+0x40>)
 8004a82:	fba2 2303 	umull	r2, r3, r2, r3
 8004a86:	099b      	lsrs	r3, r3, #6
 8004a88:	4a09      	ldr	r2, [pc, #36]	; (8004ab0 <vPortSetupTimerInterrupt+0x44>)
 8004a8a:	3b01      	subs	r3, #1
 8004a8c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8004a8e:	4b04      	ldr	r3, [pc, #16]	; (8004aa0 <vPortSetupTimerInterrupt+0x34>)
 8004a90:	2207      	movs	r2, #7
 8004a92:	601a      	str	r2, [r3, #0]
}
 8004a94:	bf00      	nop
 8004a96:	46bd      	mov	sp, r7
 8004a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a9c:	4770      	bx	lr
 8004a9e:	bf00      	nop
 8004aa0:	e000e010 	.word	0xe000e010
 8004aa4:	e000e018 	.word	0xe000e018
 8004aa8:	20000000 	.word	0x20000000
 8004aac:	10624dd3 	.word	0x10624dd3
 8004ab0:	e000e014 	.word	0xe000e014

08004ab4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8004ab4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8004ac4 <vPortEnableVFP+0x10>
 8004ab8:	6801      	ldr	r1, [r0, #0]
 8004aba:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8004abe:	6001      	str	r1, [r0, #0]
 8004ac0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8004ac2:	bf00      	nop
 8004ac4:	e000ed88 	.word	0xe000ed88

08004ac8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8004ac8:	b480      	push	{r7}
 8004aca:	b085      	sub	sp, #20
 8004acc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8004ace:	f3ef 8305 	mrs	r3, IPSR
 8004ad2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	2b0f      	cmp	r3, #15
 8004ad8:	d914      	bls.n	8004b04 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8004ada:	4a17      	ldr	r2, [pc, #92]	; (8004b38 <vPortValidateInterruptPriority+0x70>)
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	4413      	add	r3, r2
 8004ae0:	781b      	ldrb	r3, [r3, #0]
 8004ae2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8004ae4:	4b15      	ldr	r3, [pc, #84]	; (8004b3c <vPortValidateInterruptPriority+0x74>)
 8004ae6:	781b      	ldrb	r3, [r3, #0]
 8004ae8:	7afa      	ldrb	r2, [r7, #11]
 8004aea:	429a      	cmp	r2, r3
 8004aec:	d20a      	bcs.n	8004b04 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 8004aee:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004af2:	f383 8811 	msr	BASEPRI, r3
 8004af6:	f3bf 8f6f 	isb	sy
 8004afa:	f3bf 8f4f 	dsb	sy
 8004afe:	607b      	str	r3, [r7, #4]
}
 8004b00:	bf00      	nop
 8004b02:	e7fe      	b.n	8004b02 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8004b04:	4b0e      	ldr	r3, [pc, #56]	; (8004b40 <vPortValidateInterruptPriority+0x78>)
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8004b0c:	4b0d      	ldr	r3, [pc, #52]	; (8004b44 <vPortValidateInterruptPriority+0x7c>)
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	429a      	cmp	r2, r3
 8004b12:	d90a      	bls.n	8004b2a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8004b14:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b18:	f383 8811 	msr	BASEPRI, r3
 8004b1c:	f3bf 8f6f 	isb	sy
 8004b20:	f3bf 8f4f 	dsb	sy
 8004b24:	603b      	str	r3, [r7, #0]
}
 8004b26:	bf00      	nop
 8004b28:	e7fe      	b.n	8004b28 <vPortValidateInterruptPriority+0x60>
	}
 8004b2a:	bf00      	nop
 8004b2c:	3714      	adds	r7, #20
 8004b2e:	46bd      	mov	sp, r7
 8004b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b34:	4770      	bx	lr
 8004b36:	bf00      	nop
 8004b38:	e000e3f0 	.word	0xe000e3f0
 8004b3c:	20000e58 	.word	0x20000e58
 8004b40:	e000ed0c 	.word	0xe000ed0c
 8004b44:	20000e5c 	.word	0x20000e5c

08004b48 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8004b48:	b580      	push	{r7, lr}
 8004b4a:	b08a      	sub	sp, #40	; 0x28
 8004b4c:	af00      	add	r7, sp, #0
 8004b4e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8004b50:	2300      	movs	r3, #0
 8004b52:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8004b54:	f7fe fd9c 	bl	8003690 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8004b58:	4b5b      	ldr	r3, [pc, #364]	; (8004cc8 <pvPortMalloc+0x180>)
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	d101      	bne.n	8004b64 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8004b60:	f000 f920 	bl	8004da4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8004b64:	4b59      	ldr	r3, [pc, #356]	; (8004ccc <pvPortMalloc+0x184>)
 8004b66:	681a      	ldr	r2, [r3, #0]
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	4013      	ands	r3, r2
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	f040 8093 	bne.w	8004c98 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	d01d      	beq.n	8004bb4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8004b78:	2208      	movs	r2, #8
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	4413      	add	r3, r2
 8004b7e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	f003 0307 	and.w	r3, r3, #7
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	d014      	beq.n	8004bb4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	f023 0307 	bic.w	r3, r3, #7
 8004b90:	3308      	adds	r3, #8
 8004b92:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	f003 0307 	and.w	r3, r3, #7
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	d00a      	beq.n	8004bb4 <pvPortMalloc+0x6c>
	__asm volatile
 8004b9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ba2:	f383 8811 	msr	BASEPRI, r3
 8004ba6:	f3bf 8f6f 	isb	sy
 8004baa:	f3bf 8f4f 	dsb	sy
 8004bae:	617b      	str	r3, [r7, #20]
}
 8004bb0:	bf00      	nop
 8004bb2:	e7fe      	b.n	8004bb2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d06e      	beq.n	8004c98 <pvPortMalloc+0x150>
 8004bba:	4b45      	ldr	r3, [pc, #276]	; (8004cd0 <pvPortMalloc+0x188>)
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	687a      	ldr	r2, [r7, #4]
 8004bc0:	429a      	cmp	r2, r3
 8004bc2:	d869      	bhi.n	8004c98 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8004bc4:	4b43      	ldr	r3, [pc, #268]	; (8004cd4 <pvPortMalloc+0x18c>)
 8004bc6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8004bc8:	4b42      	ldr	r3, [pc, #264]	; (8004cd4 <pvPortMalloc+0x18c>)
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004bce:	e004      	b.n	8004bda <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8004bd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bd2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8004bd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004bda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bdc:	685b      	ldr	r3, [r3, #4]
 8004bde:	687a      	ldr	r2, [r7, #4]
 8004be0:	429a      	cmp	r2, r3
 8004be2:	d903      	bls.n	8004bec <pvPortMalloc+0xa4>
 8004be4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	2b00      	cmp	r3, #0
 8004bea:	d1f1      	bne.n	8004bd0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8004bec:	4b36      	ldr	r3, [pc, #216]	; (8004cc8 <pvPortMalloc+0x180>)
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004bf2:	429a      	cmp	r2, r3
 8004bf4:	d050      	beq.n	8004c98 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8004bf6:	6a3b      	ldr	r3, [r7, #32]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	2208      	movs	r2, #8
 8004bfc:	4413      	add	r3, r2
 8004bfe:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8004c00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c02:	681a      	ldr	r2, [r3, #0]
 8004c04:	6a3b      	ldr	r3, [r7, #32]
 8004c06:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8004c08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c0a:	685a      	ldr	r2, [r3, #4]
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	1ad2      	subs	r2, r2, r3
 8004c10:	2308      	movs	r3, #8
 8004c12:	005b      	lsls	r3, r3, #1
 8004c14:	429a      	cmp	r2, r3
 8004c16:	d91f      	bls.n	8004c58 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8004c18:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	4413      	add	r3, r2
 8004c1e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004c20:	69bb      	ldr	r3, [r7, #24]
 8004c22:	f003 0307 	and.w	r3, r3, #7
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	d00a      	beq.n	8004c40 <pvPortMalloc+0xf8>
	__asm volatile
 8004c2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c2e:	f383 8811 	msr	BASEPRI, r3
 8004c32:	f3bf 8f6f 	isb	sy
 8004c36:	f3bf 8f4f 	dsb	sy
 8004c3a:	613b      	str	r3, [r7, #16]
}
 8004c3c:	bf00      	nop
 8004c3e:	e7fe      	b.n	8004c3e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8004c40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c42:	685a      	ldr	r2, [r3, #4]
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	1ad2      	subs	r2, r2, r3
 8004c48:	69bb      	ldr	r3, [r7, #24]
 8004c4a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8004c4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c4e:	687a      	ldr	r2, [r7, #4]
 8004c50:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8004c52:	69b8      	ldr	r0, [r7, #24]
 8004c54:	f000 f908 	bl	8004e68 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8004c58:	4b1d      	ldr	r3, [pc, #116]	; (8004cd0 <pvPortMalloc+0x188>)
 8004c5a:	681a      	ldr	r2, [r3, #0]
 8004c5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c5e:	685b      	ldr	r3, [r3, #4]
 8004c60:	1ad3      	subs	r3, r2, r3
 8004c62:	4a1b      	ldr	r2, [pc, #108]	; (8004cd0 <pvPortMalloc+0x188>)
 8004c64:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8004c66:	4b1a      	ldr	r3, [pc, #104]	; (8004cd0 <pvPortMalloc+0x188>)
 8004c68:	681a      	ldr	r2, [r3, #0]
 8004c6a:	4b1b      	ldr	r3, [pc, #108]	; (8004cd8 <pvPortMalloc+0x190>)
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	429a      	cmp	r2, r3
 8004c70:	d203      	bcs.n	8004c7a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8004c72:	4b17      	ldr	r3, [pc, #92]	; (8004cd0 <pvPortMalloc+0x188>)
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	4a18      	ldr	r2, [pc, #96]	; (8004cd8 <pvPortMalloc+0x190>)
 8004c78:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8004c7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c7c:	685a      	ldr	r2, [r3, #4]
 8004c7e:	4b13      	ldr	r3, [pc, #76]	; (8004ccc <pvPortMalloc+0x184>)
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	431a      	orrs	r2, r3
 8004c84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c86:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8004c88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c8a:	2200      	movs	r2, #0
 8004c8c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8004c8e:	4b13      	ldr	r3, [pc, #76]	; (8004cdc <pvPortMalloc+0x194>)
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	3301      	adds	r3, #1
 8004c94:	4a11      	ldr	r2, [pc, #68]	; (8004cdc <pvPortMalloc+0x194>)
 8004c96:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8004c98:	f7fe fd08 	bl	80036ac <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8004c9c:	69fb      	ldr	r3, [r7, #28]
 8004c9e:	f003 0307 	and.w	r3, r3, #7
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	d00a      	beq.n	8004cbc <pvPortMalloc+0x174>
	__asm volatile
 8004ca6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004caa:	f383 8811 	msr	BASEPRI, r3
 8004cae:	f3bf 8f6f 	isb	sy
 8004cb2:	f3bf 8f4f 	dsb	sy
 8004cb6:	60fb      	str	r3, [r7, #12]
}
 8004cb8:	bf00      	nop
 8004cba:	e7fe      	b.n	8004cba <pvPortMalloc+0x172>
	return pvReturn;
 8004cbc:	69fb      	ldr	r3, [r7, #28]
}
 8004cbe:	4618      	mov	r0, r3
 8004cc0:	3728      	adds	r7, #40	; 0x28
 8004cc2:	46bd      	mov	sp, r7
 8004cc4:	bd80      	pop	{r7, pc}
 8004cc6:	bf00      	nop
 8004cc8:	20004a68 	.word	0x20004a68
 8004ccc:	20004a7c 	.word	0x20004a7c
 8004cd0:	20004a6c 	.word	0x20004a6c
 8004cd4:	20004a60 	.word	0x20004a60
 8004cd8:	20004a70 	.word	0x20004a70
 8004cdc:	20004a74 	.word	0x20004a74

08004ce0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8004ce0:	b580      	push	{r7, lr}
 8004ce2:	b086      	sub	sp, #24
 8004ce4:	af00      	add	r7, sp, #0
 8004ce6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	d04d      	beq.n	8004d8e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8004cf2:	2308      	movs	r3, #8
 8004cf4:	425b      	negs	r3, r3
 8004cf6:	697a      	ldr	r2, [r7, #20]
 8004cf8:	4413      	add	r3, r2
 8004cfa:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8004cfc:	697b      	ldr	r3, [r7, #20]
 8004cfe:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8004d00:	693b      	ldr	r3, [r7, #16]
 8004d02:	685a      	ldr	r2, [r3, #4]
 8004d04:	4b24      	ldr	r3, [pc, #144]	; (8004d98 <vPortFree+0xb8>)
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	4013      	ands	r3, r2
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d10a      	bne.n	8004d24 <vPortFree+0x44>
	__asm volatile
 8004d0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d12:	f383 8811 	msr	BASEPRI, r3
 8004d16:	f3bf 8f6f 	isb	sy
 8004d1a:	f3bf 8f4f 	dsb	sy
 8004d1e:	60fb      	str	r3, [r7, #12]
}
 8004d20:	bf00      	nop
 8004d22:	e7fe      	b.n	8004d22 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8004d24:	693b      	ldr	r3, [r7, #16]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	2b00      	cmp	r3, #0
 8004d2a:	d00a      	beq.n	8004d42 <vPortFree+0x62>
	__asm volatile
 8004d2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d30:	f383 8811 	msr	BASEPRI, r3
 8004d34:	f3bf 8f6f 	isb	sy
 8004d38:	f3bf 8f4f 	dsb	sy
 8004d3c:	60bb      	str	r3, [r7, #8]
}
 8004d3e:	bf00      	nop
 8004d40:	e7fe      	b.n	8004d40 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8004d42:	693b      	ldr	r3, [r7, #16]
 8004d44:	685a      	ldr	r2, [r3, #4]
 8004d46:	4b14      	ldr	r3, [pc, #80]	; (8004d98 <vPortFree+0xb8>)
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	4013      	ands	r3, r2
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	d01e      	beq.n	8004d8e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8004d50:	693b      	ldr	r3, [r7, #16]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	2b00      	cmp	r3, #0
 8004d56:	d11a      	bne.n	8004d8e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8004d58:	693b      	ldr	r3, [r7, #16]
 8004d5a:	685a      	ldr	r2, [r3, #4]
 8004d5c:	4b0e      	ldr	r3, [pc, #56]	; (8004d98 <vPortFree+0xb8>)
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	43db      	mvns	r3, r3
 8004d62:	401a      	ands	r2, r3
 8004d64:	693b      	ldr	r3, [r7, #16]
 8004d66:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8004d68:	f7fe fc92 	bl	8003690 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8004d6c:	693b      	ldr	r3, [r7, #16]
 8004d6e:	685a      	ldr	r2, [r3, #4]
 8004d70:	4b0a      	ldr	r3, [pc, #40]	; (8004d9c <vPortFree+0xbc>)
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	4413      	add	r3, r2
 8004d76:	4a09      	ldr	r2, [pc, #36]	; (8004d9c <vPortFree+0xbc>)
 8004d78:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8004d7a:	6938      	ldr	r0, [r7, #16]
 8004d7c:	f000 f874 	bl	8004e68 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8004d80:	4b07      	ldr	r3, [pc, #28]	; (8004da0 <vPortFree+0xc0>)
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	3301      	adds	r3, #1
 8004d86:	4a06      	ldr	r2, [pc, #24]	; (8004da0 <vPortFree+0xc0>)
 8004d88:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8004d8a:	f7fe fc8f 	bl	80036ac <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8004d8e:	bf00      	nop
 8004d90:	3718      	adds	r7, #24
 8004d92:	46bd      	mov	sp, r7
 8004d94:	bd80      	pop	{r7, pc}
 8004d96:	bf00      	nop
 8004d98:	20004a7c 	.word	0x20004a7c
 8004d9c:	20004a6c 	.word	0x20004a6c
 8004da0:	20004a78 	.word	0x20004a78

08004da4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8004da4:	b480      	push	{r7}
 8004da6:	b085      	sub	sp, #20
 8004da8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8004daa:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8004dae:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8004db0:	4b27      	ldr	r3, [pc, #156]	; (8004e50 <prvHeapInit+0xac>)
 8004db2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	f003 0307 	and.w	r3, r3, #7
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	d00c      	beq.n	8004dd8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	3307      	adds	r3, #7
 8004dc2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	f023 0307 	bic.w	r3, r3, #7
 8004dca:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8004dcc:	68ba      	ldr	r2, [r7, #8]
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	1ad3      	subs	r3, r2, r3
 8004dd2:	4a1f      	ldr	r2, [pc, #124]	; (8004e50 <prvHeapInit+0xac>)
 8004dd4:	4413      	add	r3, r2
 8004dd6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8004ddc:	4a1d      	ldr	r2, [pc, #116]	; (8004e54 <prvHeapInit+0xb0>)
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8004de2:	4b1c      	ldr	r3, [pc, #112]	; (8004e54 <prvHeapInit+0xb0>)
 8004de4:	2200      	movs	r2, #0
 8004de6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	68ba      	ldr	r2, [r7, #8]
 8004dec:	4413      	add	r3, r2
 8004dee:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8004df0:	2208      	movs	r2, #8
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	1a9b      	subs	r3, r3, r2
 8004df6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	f023 0307 	bic.w	r3, r3, #7
 8004dfe:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	4a15      	ldr	r2, [pc, #84]	; (8004e58 <prvHeapInit+0xb4>)
 8004e04:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8004e06:	4b14      	ldr	r3, [pc, #80]	; (8004e58 <prvHeapInit+0xb4>)
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	2200      	movs	r2, #0
 8004e0c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8004e0e:	4b12      	ldr	r3, [pc, #72]	; (8004e58 <prvHeapInit+0xb4>)
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	2200      	movs	r2, #0
 8004e14:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8004e1a:	683b      	ldr	r3, [r7, #0]
 8004e1c:	68fa      	ldr	r2, [r7, #12]
 8004e1e:	1ad2      	subs	r2, r2, r3
 8004e20:	683b      	ldr	r3, [r7, #0]
 8004e22:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8004e24:	4b0c      	ldr	r3, [pc, #48]	; (8004e58 <prvHeapInit+0xb4>)
 8004e26:	681a      	ldr	r2, [r3, #0]
 8004e28:	683b      	ldr	r3, [r7, #0]
 8004e2a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004e2c:	683b      	ldr	r3, [r7, #0]
 8004e2e:	685b      	ldr	r3, [r3, #4]
 8004e30:	4a0a      	ldr	r2, [pc, #40]	; (8004e5c <prvHeapInit+0xb8>)
 8004e32:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004e34:	683b      	ldr	r3, [r7, #0]
 8004e36:	685b      	ldr	r3, [r3, #4]
 8004e38:	4a09      	ldr	r2, [pc, #36]	; (8004e60 <prvHeapInit+0xbc>)
 8004e3a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8004e3c:	4b09      	ldr	r3, [pc, #36]	; (8004e64 <prvHeapInit+0xc0>)
 8004e3e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8004e42:	601a      	str	r2, [r3, #0]
}
 8004e44:	bf00      	nop
 8004e46:	3714      	adds	r7, #20
 8004e48:	46bd      	mov	sp, r7
 8004e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e4e:	4770      	bx	lr
 8004e50:	20000e60 	.word	0x20000e60
 8004e54:	20004a60 	.word	0x20004a60
 8004e58:	20004a68 	.word	0x20004a68
 8004e5c:	20004a70 	.word	0x20004a70
 8004e60:	20004a6c 	.word	0x20004a6c
 8004e64:	20004a7c 	.word	0x20004a7c

08004e68 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8004e68:	b480      	push	{r7}
 8004e6a:	b085      	sub	sp, #20
 8004e6c:	af00      	add	r7, sp, #0
 8004e6e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8004e70:	4b28      	ldr	r3, [pc, #160]	; (8004f14 <prvInsertBlockIntoFreeList+0xac>)
 8004e72:	60fb      	str	r3, [r7, #12]
 8004e74:	e002      	b.n	8004e7c <prvInsertBlockIntoFreeList+0x14>
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	60fb      	str	r3, [r7, #12]
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	687a      	ldr	r2, [r7, #4]
 8004e82:	429a      	cmp	r2, r3
 8004e84:	d8f7      	bhi.n	8004e76 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	685b      	ldr	r3, [r3, #4]
 8004e8e:	68ba      	ldr	r2, [r7, #8]
 8004e90:	4413      	add	r3, r2
 8004e92:	687a      	ldr	r2, [r7, #4]
 8004e94:	429a      	cmp	r2, r3
 8004e96:	d108      	bne.n	8004eaa <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	685a      	ldr	r2, [r3, #4]
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	685b      	ldr	r3, [r3, #4]
 8004ea0:	441a      	add	r2, r3
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	685b      	ldr	r3, [r3, #4]
 8004eb2:	68ba      	ldr	r2, [r7, #8]
 8004eb4:	441a      	add	r2, r3
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	429a      	cmp	r2, r3
 8004ebc:	d118      	bne.n	8004ef0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	681a      	ldr	r2, [r3, #0]
 8004ec2:	4b15      	ldr	r3, [pc, #84]	; (8004f18 <prvInsertBlockIntoFreeList+0xb0>)
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	429a      	cmp	r2, r3
 8004ec8:	d00d      	beq.n	8004ee6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	685a      	ldr	r2, [r3, #4]
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	685b      	ldr	r3, [r3, #4]
 8004ed4:	441a      	add	r2, r3
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	681a      	ldr	r2, [r3, #0]
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	601a      	str	r2, [r3, #0]
 8004ee4:	e008      	b.n	8004ef8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8004ee6:	4b0c      	ldr	r3, [pc, #48]	; (8004f18 <prvInsertBlockIntoFreeList+0xb0>)
 8004ee8:	681a      	ldr	r2, [r3, #0]
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	601a      	str	r2, [r3, #0]
 8004eee:	e003      	b.n	8004ef8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	681a      	ldr	r2, [r3, #0]
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8004ef8:	68fa      	ldr	r2, [r7, #12]
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	429a      	cmp	r2, r3
 8004efe:	d002      	beq.n	8004f06 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	687a      	ldr	r2, [r7, #4]
 8004f04:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004f06:	bf00      	nop
 8004f08:	3714      	adds	r7, #20
 8004f0a:	46bd      	mov	sp, r7
 8004f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f10:	4770      	bx	lr
 8004f12:	bf00      	nop
 8004f14:	20004a60 	.word	0x20004a60
 8004f18:	20004a68 	.word	0x20004a68

08004f1c <__errno>:
 8004f1c:	4b01      	ldr	r3, [pc, #4]	; (8004f24 <__errno+0x8>)
 8004f1e:	6818      	ldr	r0, [r3, #0]
 8004f20:	4770      	bx	lr
 8004f22:	bf00      	nop
 8004f24:	20000010 	.word	0x20000010

08004f28 <__libc_init_array>:
 8004f28:	b570      	push	{r4, r5, r6, lr}
 8004f2a:	4d0d      	ldr	r5, [pc, #52]	; (8004f60 <__libc_init_array+0x38>)
 8004f2c:	4c0d      	ldr	r4, [pc, #52]	; (8004f64 <__libc_init_array+0x3c>)
 8004f2e:	1b64      	subs	r4, r4, r5
 8004f30:	10a4      	asrs	r4, r4, #2
 8004f32:	2600      	movs	r6, #0
 8004f34:	42a6      	cmp	r6, r4
 8004f36:	d109      	bne.n	8004f4c <__libc_init_array+0x24>
 8004f38:	4d0b      	ldr	r5, [pc, #44]	; (8004f68 <__libc_init_array+0x40>)
 8004f3a:	4c0c      	ldr	r4, [pc, #48]	; (8004f6c <__libc_init_array+0x44>)
 8004f3c:	f001 f832 	bl	8005fa4 <_init>
 8004f40:	1b64      	subs	r4, r4, r5
 8004f42:	10a4      	asrs	r4, r4, #2
 8004f44:	2600      	movs	r6, #0
 8004f46:	42a6      	cmp	r6, r4
 8004f48:	d105      	bne.n	8004f56 <__libc_init_array+0x2e>
 8004f4a:	bd70      	pop	{r4, r5, r6, pc}
 8004f4c:	f855 3b04 	ldr.w	r3, [r5], #4
 8004f50:	4798      	blx	r3
 8004f52:	3601      	adds	r6, #1
 8004f54:	e7ee      	b.n	8004f34 <__libc_init_array+0xc>
 8004f56:	f855 3b04 	ldr.w	r3, [r5], #4
 8004f5a:	4798      	blx	r3
 8004f5c:	3601      	adds	r6, #1
 8004f5e:	e7f2      	b.n	8004f46 <__libc_init_array+0x1e>
 8004f60:	080060e0 	.word	0x080060e0
 8004f64:	080060e0 	.word	0x080060e0
 8004f68:	080060e0 	.word	0x080060e0
 8004f6c:	080060e4 	.word	0x080060e4

08004f70 <memcpy>:
 8004f70:	440a      	add	r2, r1
 8004f72:	4291      	cmp	r1, r2
 8004f74:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8004f78:	d100      	bne.n	8004f7c <memcpy+0xc>
 8004f7a:	4770      	bx	lr
 8004f7c:	b510      	push	{r4, lr}
 8004f7e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004f82:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004f86:	4291      	cmp	r1, r2
 8004f88:	d1f9      	bne.n	8004f7e <memcpy+0xe>
 8004f8a:	bd10      	pop	{r4, pc}

08004f8c <memset>:
 8004f8c:	4402      	add	r2, r0
 8004f8e:	4603      	mov	r3, r0
 8004f90:	4293      	cmp	r3, r2
 8004f92:	d100      	bne.n	8004f96 <memset+0xa>
 8004f94:	4770      	bx	lr
 8004f96:	f803 1b01 	strb.w	r1, [r3], #1
 8004f9a:	e7f9      	b.n	8004f90 <memset+0x4>

08004f9c <iprintf>:
 8004f9c:	b40f      	push	{r0, r1, r2, r3}
 8004f9e:	4b0a      	ldr	r3, [pc, #40]	; (8004fc8 <iprintf+0x2c>)
 8004fa0:	b513      	push	{r0, r1, r4, lr}
 8004fa2:	681c      	ldr	r4, [r3, #0]
 8004fa4:	b124      	cbz	r4, 8004fb0 <iprintf+0x14>
 8004fa6:	69a3      	ldr	r3, [r4, #24]
 8004fa8:	b913      	cbnz	r3, 8004fb0 <iprintf+0x14>
 8004faa:	4620      	mov	r0, r4
 8004fac:	f000 fa5e 	bl	800546c <__sinit>
 8004fb0:	ab05      	add	r3, sp, #20
 8004fb2:	9a04      	ldr	r2, [sp, #16]
 8004fb4:	68a1      	ldr	r1, [r4, #8]
 8004fb6:	9301      	str	r3, [sp, #4]
 8004fb8:	4620      	mov	r0, r4
 8004fba:	f000 fc67 	bl	800588c <_vfiprintf_r>
 8004fbe:	b002      	add	sp, #8
 8004fc0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004fc4:	b004      	add	sp, #16
 8004fc6:	4770      	bx	lr
 8004fc8:	20000010 	.word	0x20000010

08004fcc <_puts_r>:
 8004fcc:	b570      	push	{r4, r5, r6, lr}
 8004fce:	460e      	mov	r6, r1
 8004fd0:	4605      	mov	r5, r0
 8004fd2:	b118      	cbz	r0, 8004fdc <_puts_r+0x10>
 8004fd4:	6983      	ldr	r3, [r0, #24]
 8004fd6:	b90b      	cbnz	r3, 8004fdc <_puts_r+0x10>
 8004fd8:	f000 fa48 	bl	800546c <__sinit>
 8004fdc:	69ab      	ldr	r3, [r5, #24]
 8004fde:	68ac      	ldr	r4, [r5, #8]
 8004fe0:	b913      	cbnz	r3, 8004fe8 <_puts_r+0x1c>
 8004fe2:	4628      	mov	r0, r5
 8004fe4:	f000 fa42 	bl	800546c <__sinit>
 8004fe8:	4b2c      	ldr	r3, [pc, #176]	; (800509c <_puts_r+0xd0>)
 8004fea:	429c      	cmp	r4, r3
 8004fec:	d120      	bne.n	8005030 <_puts_r+0x64>
 8004fee:	686c      	ldr	r4, [r5, #4]
 8004ff0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004ff2:	07db      	lsls	r3, r3, #31
 8004ff4:	d405      	bmi.n	8005002 <_puts_r+0x36>
 8004ff6:	89a3      	ldrh	r3, [r4, #12]
 8004ff8:	0598      	lsls	r0, r3, #22
 8004ffa:	d402      	bmi.n	8005002 <_puts_r+0x36>
 8004ffc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004ffe:	f000 fad3 	bl	80055a8 <__retarget_lock_acquire_recursive>
 8005002:	89a3      	ldrh	r3, [r4, #12]
 8005004:	0719      	lsls	r1, r3, #28
 8005006:	d51d      	bpl.n	8005044 <_puts_r+0x78>
 8005008:	6923      	ldr	r3, [r4, #16]
 800500a:	b1db      	cbz	r3, 8005044 <_puts_r+0x78>
 800500c:	3e01      	subs	r6, #1
 800500e:	68a3      	ldr	r3, [r4, #8]
 8005010:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8005014:	3b01      	subs	r3, #1
 8005016:	60a3      	str	r3, [r4, #8]
 8005018:	bb39      	cbnz	r1, 800506a <_puts_r+0x9e>
 800501a:	2b00      	cmp	r3, #0
 800501c:	da38      	bge.n	8005090 <_puts_r+0xc4>
 800501e:	4622      	mov	r2, r4
 8005020:	210a      	movs	r1, #10
 8005022:	4628      	mov	r0, r5
 8005024:	f000 f848 	bl	80050b8 <__swbuf_r>
 8005028:	3001      	adds	r0, #1
 800502a:	d011      	beq.n	8005050 <_puts_r+0x84>
 800502c:	250a      	movs	r5, #10
 800502e:	e011      	b.n	8005054 <_puts_r+0x88>
 8005030:	4b1b      	ldr	r3, [pc, #108]	; (80050a0 <_puts_r+0xd4>)
 8005032:	429c      	cmp	r4, r3
 8005034:	d101      	bne.n	800503a <_puts_r+0x6e>
 8005036:	68ac      	ldr	r4, [r5, #8]
 8005038:	e7da      	b.n	8004ff0 <_puts_r+0x24>
 800503a:	4b1a      	ldr	r3, [pc, #104]	; (80050a4 <_puts_r+0xd8>)
 800503c:	429c      	cmp	r4, r3
 800503e:	bf08      	it	eq
 8005040:	68ec      	ldreq	r4, [r5, #12]
 8005042:	e7d5      	b.n	8004ff0 <_puts_r+0x24>
 8005044:	4621      	mov	r1, r4
 8005046:	4628      	mov	r0, r5
 8005048:	f000 f888 	bl	800515c <__swsetup_r>
 800504c:	2800      	cmp	r0, #0
 800504e:	d0dd      	beq.n	800500c <_puts_r+0x40>
 8005050:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8005054:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005056:	07da      	lsls	r2, r3, #31
 8005058:	d405      	bmi.n	8005066 <_puts_r+0x9a>
 800505a:	89a3      	ldrh	r3, [r4, #12]
 800505c:	059b      	lsls	r3, r3, #22
 800505e:	d402      	bmi.n	8005066 <_puts_r+0x9a>
 8005060:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005062:	f000 faa2 	bl	80055aa <__retarget_lock_release_recursive>
 8005066:	4628      	mov	r0, r5
 8005068:	bd70      	pop	{r4, r5, r6, pc}
 800506a:	2b00      	cmp	r3, #0
 800506c:	da04      	bge.n	8005078 <_puts_r+0xac>
 800506e:	69a2      	ldr	r2, [r4, #24]
 8005070:	429a      	cmp	r2, r3
 8005072:	dc06      	bgt.n	8005082 <_puts_r+0xb6>
 8005074:	290a      	cmp	r1, #10
 8005076:	d004      	beq.n	8005082 <_puts_r+0xb6>
 8005078:	6823      	ldr	r3, [r4, #0]
 800507a:	1c5a      	adds	r2, r3, #1
 800507c:	6022      	str	r2, [r4, #0]
 800507e:	7019      	strb	r1, [r3, #0]
 8005080:	e7c5      	b.n	800500e <_puts_r+0x42>
 8005082:	4622      	mov	r2, r4
 8005084:	4628      	mov	r0, r5
 8005086:	f000 f817 	bl	80050b8 <__swbuf_r>
 800508a:	3001      	adds	r0, #1
 800508c:	d1bf      	bne.n	800500e <_puts_r+0x42>
 800508e:	e7df      	b.n	8005050 <_puts_r+0x84>
 8005090:	6823      	ldr	r3, [r4, #0]
 8005092:	250a      	movs	r5, #10
 8005094:	1c5a      	adds	r2, r3, #1
 8005096:	6022      	str	r2, [r4, #0]
 8005098:	701d      	strb	r5, [r3, #0]
 800509a:	e7db      	b.n	8005054 <_puts_r+0x88>
 800509c:	08006064 	.word	0x08006064
 80050a0:	08006084 	.word	0x08006084
 80050a4:	08006044 	.word	0x08006044

080050a8 <puts>:
 80050a8:	4b02      	ldr	r3, [pc, #8]	; (80050b4 <puts+0xc>)
 80050aa:	4601      	mov	r1, r0
 80050ac:	6818      	ldr	r0, [r3, #0]
 80050ae:	f7ff bf8d 	b.w	8004fcc <_puts_r>
 80050b2:	bf00      	nop
 80050b4:	20000010 	.word	0x20000010

080050b8 <__swbuf_r>:
 80050b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80050ba:	460e      	mov	r6, r1
 80050bc:	4614      	mov	r4, r2
 80050be:	4605      	mov	r5, r0
 80050c0:	b118      	cbz	r0, 80050ca <__swbuf_r+0x12>
 80050c2:	6983      	ldr	r3, [r0, #24]
 80050c4:	b90b      	cbnz	r3, 80050ca <__swbuf_r+0x12>
 80050c6:	f000 f9d1 	bl	800546c <__sinit>
 80050ca:	4b21      	ldr	r3, [pc, #132]	; (8005150 <__swbuf_r+0x98>)
 80050cc:	429c      	cmp	r4, r3
 80050ce:	d12b      	bne.n	8005128 <__swbuf_r+0x70>
 80050d0:	686c      	ldr	r4, [r5, #4]
 80050d2:	69a3      	ldr	r3, [r4, #24]
 80050d4:	60a3      	str	r3, [r4, #8]
 80050d6:	89a3      	ldrh	r3, [r4, #12]
 80050d8:	071a      	lsls	r2, r3, #28
 80050da:	d52f      	bpl.n	800513c <__swbuf_r+0x84>
 80050dc:	6923      	ldr	r3, [r4, #16]
 80050de:	b36b      	cbz	r3, 800513c <__swbuf_r+0x84>
 80050e0:	6923      	ldr	r3, [r4, #16]
 80050e2:	6820      	ldr	r0, [r4, #0]
 80050e4:	1ac0      	subs	r0, r0, r3
 80050e6:	6963      	ldr	r3, [r4, #20]
 80050e8:	b2f6      	uxtb	r6, r6
 80050ea:	4283      	cmp	r3, r0
 80050ec:	4637      	mov	r7, r6
 80050ee:	dc04      	bgt.n	80050fa <__swbuf_r+0x42>
 80050f0:	4621      	mov	r1, r4
 80050f2:	4628      	mov	r0, r5
 80050f4:	f000 f926 	bl	8005344 <_fflush_r>
 80050f8:	bb30      	cbnz	r0, 8005148 <__swbuf_r+0x90>
 80050fa:	68a3      	ldr	r3, [r4, #8]
 80050fc:	3b01      	subs	r3, #1
 80050fe:	60a3      	str	r3, [r4, #8]
 8005100:	6823      	ldr	r3, [r4, #0]
 8005102:	1c5a      	adds	r2, r3, #1
 8005104:	6022      	str	r2, [r4, #0]
 8005106:	701e      	strb	r6, [r3, #0]
 8005108:	6963      	ldr	r3, [r4, #20]
 800510a:	3001      	adds	r0, #1
 800510c:	4283      	cmp	r3, r0
 800510e:	d004      	beq.n	800511a <__swbuf_r+0x62>
 8005110:	89a3      	ldrh	r3, [r4, #12]
 8005112:	07db      	lsls	r3, r3, #31
 8005114:	d506      	bpl.n	8005124 <__swbuf_r+0x6c>
 8005116:	2e0a      	cmp	r6, #10
 8005118:	d104      	bne.n	8005124 <__swbuf_r+0x6c>
 800511a:	4621      	mov	r1, r4
 800511c:	4628      	mov	r0, r5
 800511e:	f000 f911 	bl	8005344 <_fflush_r>
 8005122:	b988      	cbnz	r0, 8005148 <__swbuf_r+0x90>
 8005124:	4638      	mov	r0, r7
 8005126:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005128:	4b0a      	ldr	r3, [pc, #40]	; (8005154 <__swbuf_r+0x9c>)
 800512a:	429c      	cmp	r4, r3
 800512c:	d101      	bne.n	8005132 <__swbuf_r+0x7a>
 800512e:	68ac      	ldr	r4, [r5, #8]
 8005130:	e7cf      	b.n	80050d2 <__swbuf_r+0x1a>
 8005132:	4b09      	ldr	r3, [pc, #36]	; (8005158 <__swbuf_r+0xa0>)
 8005134:	429c      	cmp	r4, r3
 8005136:	bf08      	it	eq
 8005138:	68ec      	ldreq	r4, [r5, #12]
 800513a:	e7ca      	b.n	80050d2 <__swbuf_r+0x1a>
 800513c:	4621      	mov	r1, r4
 800513e:	4628      	mov	r0, r5
 8005140:	f000 f80c 	bl	800515c <__swsetup_r>
 8005144:	2800      	cmp	r0, #0
 8005146:	d0cb      	beq.n	80050e0 <__swbuf_r+0x28>
 8005148:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800514c:	e7ea      	b.n	8005124 <__swbuf_r+0x6c>
 800514e:	bf00      	nop
 8005150:	08006064 	.word	0x08006064
 8005154:	08006084 	.word	0x08006084
 8005158:	08006044 	.word	0x08006044

0800515c <__swsetup_r>:
 800515c:	4b32      	ldr	r3, [pc, #200]	; (8005228 <__swsetup_r+0xcc>)
 800515e:	b570      	push	{r4, r5, r6, lr}
 8005160:	681d      	ldr	r5, [r3, #0]
 8005162:	4606      	mov	r6, r0
 8005164:	460c      	mov	r4, r1
 8005166:	b125      	cbz	r5, 8005172 <__swsetup_r+0x16>
 8005168:	69ab      	ldr	r3, [r5, #24]
 800516a:	b913      	cbnz	r3, 8005172 <__swsetup_r+0x16>
 800516c:	4628      	mov	r0, r5
 800516e:	f000 f97d 	bl	800546c <__sinit>
 8005172:	4b2e      	ldr	r3, [pc, #184]	; (800522c <__swsetup_r+0xd0>)
 8005174:	429c      	cmp	r4, r3
 8005176:	d10f      	bne.n	8005198 <__swsetup_r+0x3c>
 8005178:	686c      	ldr	r4, [r5, #4]
 800517a:	89a3      	ldrh	r3, [r4, #12]
 800517c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005180:	0719      	lsls	r1, r3, #28
 8005182:	d42c      	bmi.n	80051de <__swsetup_r+0x82>
 8005184:	06dd      	lsls	r5, r3, #27
 8005186:	d411      	bmi.n	80051ac <__swsetup_r+0x50>
 8005188:	2309      	movs	r3, #9
 800518a:	6033      	str	r3, [r6, #0]
 800518c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8005190:	81a3      	strh	r3, [r4, #12]
 8005192:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005196:	e03e      	b.n	8005216 <__swsetup_r+0xba>
 8005198:	4b25      	ldr	r3, [pc, #148]	; (8005230 <__swsetup_r+0xd4>)
 800519a:	429c      	cmp	r4, r3
 800519c:	d101      	bne.n	80051a2 <__swsetup_r+0x46>
 800519e:	68ac      	ldr	r4, [r5, #8]
 80051a0:	e7eb      	b.n	800517a <__swsetup_r+0x1e>
 80051a2:	4b24      	ldr	r3, [pc, #144]	; (8005234 <__swsetup_r+0xd8>)
 80051a4:	429c      	cmp	r4, r3
 80051a6:	bf08      	it	eq
 80051a8:	68ec      	ldreq	r4, [r5, #12]
 80051aa:	e7e6      	b.n	800517a <__swsetup_r+0x1e>
 80051ac:	0758      	lsls	r0, r3, #29
 80051ae:	d512      	bpl.n	80051d6 <__swsetup_r+0x7a>
 80051b0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80051b2:	b141      	cbz	r1, 80051c6 <__swsetup_r+0x6a>
 80051b4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80051b8:	4299      	cmp	r1, r3
 80051ba:	d002      	beq.n	80051c2 <__swsetup_r+0x66>
 80051bc:	4630      	mov	r0, r6
 80051be:	f000 fa5b 	bl	8005678 <_free_r>
 80051c2:	2300      	movs	r3, #0
 80051c4:	6363      	str	r3, [r4, #52]	; 0x34
 80051c6:	89a3      	ldrh	r3, [r4, #12]
 80051c8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80051cc:	81a3      	strh	r3, [r4, #12]
 80051ce:	2300      	movs	r3, #0
 80051d0:	6063      	str	r3, [r4, #4]
 80051d2:	6923      	ldr	r3, [r4, #16]
 80051d4:	6023      	str	r3, [r4, #0]
 80051d6:	89a3      	ldrh	r3, [r4, #12]
 80051d8:	f043 0308 	orr.w	r3, r3, #8
 80051dc:	81a3      	strh	r3, [r4, #12]
 80051de:	6923      	ldr	r3, [r4, #16]
 80051e0:	b94b      	cbnz	r3, 80051f6 <__swsetup_r+0x9a>
 80051e2:	89a3      	ldrh	r3, [r4, #12]
 80051e4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80051e8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80051ec:	d003      	beq.n	80051f6 <__swsetup_r+0x9a>
 80051ee:	4621      	mov	r1, r4
 80051f0:	4630      	mov	r0, r6
 80051f2:	f000 fa01 	bl	80055f8 <__smakebuf_r>
 80051f6:	89a0      	ldrh	r0, [r4, #12]
 80051f8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80051fc:	f010 0301 	ands.w	r3, r0, #1
 8005200:	d00a      	beq.n	8005218 <__swsetup_r+0xbc>
 8005202:	2300      	movs	r3, #0
 8005204:	60a3      	str	r3, [r4, #8]
 8005206:	6963      	ldr	r3, [r4, #20]
 8005208:	425b      	negs	r3, r3
 800520a:	61a3      	str	r3, [r4, #24]
 800520c:	6923      	ldr	r3, [r4, #16]
 800520e:	b943      	cbnz	r3, 8005222 <__swsetup_r+0xc6>
 8005210:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8005214:	d1ba      	bne.n	800518c <__swsetup_r+0x30>
 8005216:	bd70      	pop	{r4, r5, r6, pc}
 8005218:	0781      	lsls	r1, r0, #30
 800521a:	bf58      	it	pl
 800521c:	6963      	ldrpl	r3, [r4, #20]
 800521e:	60a3      	str	r3, [r4, #8]
 8005220:	e7f4      	b.n	800520c <__swsetup_r+0xb0>
 8005222:	2000      	movs	r0, #0
 8005224:	e7f7      	b.n	8005216 <__swsetup_r+0xba>
 8005226:	bf00      	nop
 8005228:	20000010 	.word	0x20000010
 800522c:	08006064 	.word	0x08006064
 8005230:	08006084 	.word	0x08006084
 8005234:	08006044 	.word	0x08006044

08005238 <__sflush_r>:
 8005238:	898a      	ldrh	r2, [r1, #12]
 800523a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800523e:	4605      	mov	r5, r0
 8005240:	0710      	lsls	r0, r2, #28
 8005242:	460c      	mov	r4, r1
 8005244:	d458      	bmi.n	80052f8 <__sflush_r+0xc0>
 8005246:	684b      	ldr	r3, [r1, #4]
 8005248:	2b00      	cmp	r3, #0
 800524a:	dc05      	bgt.n	8005258 <__sflush_r+0x20>
 800524c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800524e:	2b00      	cmp	r3, #0
 8005250:	dc02      	bgt.n	8005258 <__sflush_r+0x20>
 8005252:	2000      	movs	r0, #0
 8005254:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005258:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800525a:	2e00      	cmp	r6, #0
 800525c:	d0f9      	beq.n	8005252 <__sflush_r+0x1a>
 800525e:	2300      	movs	r3, #0
 8005260:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8005264:	682f      	ldr	r7, [r5, #0]
 8005266:	602b      	str	r3, [r5, #0]
 8005268:	d032      	beq.n	80052d0 <__sflush_r+0x98>
 800526a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800526c:	89a3      	ldrh	r3, [r4, #12]
 800526e:	075a      	lsls	r2, r3, #29
 8005270:	d505      	bpl.n	800527e <__sflush_r+0x46>
 8005272:	6863      	ldr	r3, [r4, #4]
 8005274:	1ac0      	subs	r0, r0, r3
 8005276:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8005278:	b10b      	cbz	r3, 800527e <__sflush_r+0x46>
 800527a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800527c:	1ac0      	subs	r0, r0, r3
 800527e:	2300      	movs	r3, #0
 8005280:	4602      	mov	r2, r0
 8005282:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005284:	6a21      	ldr	r1, [r4, #32]
 8005286:	4628      	mov	r0, r5
 8005288:	47b0      	blx	r6
 800528a:	1c43      	adds	r3, r0, #1
 800528c:	89a3      	ldrh	r3, [r4, #12]
 800528e:	d106      	bne.n	800529e <__sflush_r+0x66>
 8005290:	6829      	ldr	r1, [r5, #0]
 8005292:	291d      	cmp	r1, #29
 8005294:	d82c      	bhi.n	80052f0 <__sflush_r+0xb8>
 8005296:	4a2a      	ldr	r2, [pc, #168]	; (8005340 <__sflush_r+0x108>)
 8005298:	40ca      	lsrs	r2, r1
 800529a:	07d6      	lsls	r6, r2, #31
 800529c:	d528      	bpl.n	80052f0 <__sflush_r+0xb8>
 800529e:	2200      	movs	r2, #0
 80052a0:	6062      	str	r2, [r4, #4]
 80052a2:	04d9      	lsls	r1, r3, #19
 80052a4:	6922      	ldr	r2, [r4, #16]
 80052a6:	6022      	str	r2, [r4, #0]
 80052a8:	d504      	bpl.n	80052b4 <__sflush_r+0x7c>
 80052aa:	1c42      	adds	r2, r0, #1
 80052ac:	d101      	bne.n	80052b2 <__sflush_r+0x7a>
 80052ae:	682b      	ldr	r3, [r5, #0]
 80052b0:	b903      	cbnz	r3, 80052b4 <__sflush_r+0x7c>
 80052b2:	6560      	str	r0, [r4, #84]	; 0x54
 80052b4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80052b6:	602f      	str	r7, [r5, #0]
 80052b8:	2900      	cmp	r1, #0
 80052ba:	d0ca      	beq.n	8005252 <__sflush_r+0x1a>
 80052bc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80052c0:	4299      	cmp	r1, r3
 80052c2:	d002      	beq.n	80052ca <__sflush_r+0x92>
 80052c4:	4628      	mov	r0, r5
 80052c6:	f000 f9d7 	bl	8005678 <_free_r>
 80052ca:	2000      	movs	r0, #0
 80052cc:	6360      	str	r0, [r4, #52]	; 0x34
 80052ce:	e7c1      	b.n	8005254 <__sflush_r+0x1c>
 80052d0:	6a21      	ldr	r1, [r4, #32]
 80052d2:	2301      	movs	r3, #1
 80052d4:	4628      	mov	r0, r5
 80052d6:	47b0      	blx	r6
 80052d8:	1c41      	adds	r1, r0, #1
 80052da:	d1c7      	bne.n	800526c <__sflush_r+0x34>
 80052dc:	682b      	ldr	r3, [r5, #0]
 80052de:	2b00      	cmp	r3, #0
 80052e0:	d0c4      	beq.n	800526c <__sflush_r+0x34>
 80052e2:	2b1d      	cmp	r3, #29
 80052e4:	d001      	beq.n	80052ea <__sflush_r+0xb2>
 80052e6:	2b16      	cmp	r3, #22
 80052e8:	d101      	bne.n	80052ee <__sflush_r+0xb6>
 80052ea:	602f      	str	r7, [r5, #0]
 80052ec:	e7b1      	b.n	8005252 <__sflush_r+0x1a>
 80052ee:	89a3      	ldrh	r3, [r4, #12]
 80052f0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80052f4:	81a3      	strh	r3, [r4, #12]
 80052f6:	e7ad      	b.n	8005254 <__sflush_r+0x1c>
 80052f8:	690f      	ldr	r7, [r1, #16]
 80052fa:	2f00      	cmp	r7, #0
 80052fc:	d0a9      	beq.n	8005252 <__sflush_r+0x1a>
 80052fe:	0793      	lsls	r3, r2, #30
 8005300:	680e      	ldr	r6, [r1, #0]
 8005302:	bf08      	it	eq
 8005304:	694b      	ldreq	r3, [r1, #20]
 8005306:	600f      	str	r7, [r1, #0]
 8005308:	bf18      	it	ne
 800530a:	2300      	movne	r3, #0
 800530c:	eba6 0807 	sub.w	r8, r6, r7
 8005310:	608b      	str	r3, [r1, #8]
 8005312:	f1b8 0f00 	cmp.w	r8, #0
 8005316:	dd9c      	ble.n	8005252 <__sflush_r+0x1a>
 8005318:	6a21      	ldr	r1, [r4, #32]
 800531a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800531c:	4643      	mov	r3, r8
 800531e:	463a      	mov	r2, r7
 8005320:	4628      	mov	r0, r5
 8005322:	47b0      	blx	r6
 8005324:	2800      	cmp	r0, #0
 8005326:	dc06      	bgt.n	8005336 <__sflush_r+0xfe>
 8005328:	89a3      	ldrh	r3, [r4, #12]
 800532a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800532e:	81a3      	strh	r3, [r4, #12]
 8005330:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005334:	e78e      	b.n	8005254 <__sflush_r+0x1c>
 8005336:	4407      	add	r7, r0
 8005338:	eba8 0800 	sub.w	r8, r8, r0
 800533c:	e7e9      	b.n	8005312 <__sflush_r+0xda>
 800533e:	bf00      	nop
 8005340:	20400001 	.word	0x20400001

08005344 <_fflush_r>:
 8005344:	b538      	push	{r3, r4, r5, lr}
 8005346:	690b      	ldr	r3, [r1, #16]
 8005348:	4605      	mov	r5, r0
 800534a:	460c      	mov	r4, r1
 800534c:	b913      	cbnz	r3, 8005354 <_fflush_r+0x10>
 800534e:	2500      	movs	r5, #0
 8005350:	4628      	mov	r0, r5
 8005352:	bd38      	pop	{r3, r4, r5, pc}
 8005354:	b118      	cbz	r0, 800535e <_fflush_r+0x1a>
 8005356:	6983      	ldr	r3, [r0, #24]
 8005358:	b90b      	cbnz	r3, 800535e <_fflush_r+0x1a>
 800535a:	f000 f887 	bl	800546c <__sinit>
 800535e:	4b14      	ldr	r3, [pc, #80]	; (80053b0 <_fflush_r+0x6c>)
 8005360:	429c      	cmp	r4, r3
 8005362:	d11b      	bne.n	800539c <_fflush_r+0x58>
 8005364:	686c      	ldr	r4, [r5, #4]
 8005366:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800536a:	2b00      	cmp	r3, #0
 800536c:	d0ef      	beq.n	800534e <_fflush_r+0xa>
 800536e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8005370:	07d0      	lsls	r0, r2, #31
 8005372:	d404      	bmi.n	800537e <_fflush_r+0x3a>
 8005374:	0599      	lsls	r1, r3, #22
 8005376:	d402      	bmi.n	800537e <_fflush_r+0x3a>
 8005378:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800537a:	f000 f915 	bl	80055a8 <__retarget_lock_acquire_recursive>
 800537e:	4628      	mov	r0, r5
 8005380:	4621      	mov	r1, r4
 8005382:	f7ff ff59 	bl	8005238 <__sflush_r>
 8005386:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005388:	07da      	lsls	r2, r3, #31
 800538a:	4605      	mov	r5, r0
 800538c:	d4e0      	bmi.n	8005350 <_fflush_r+0xc>
 800538e:	89a3      	ldrh	r3, [r4, #12]
 8005390:	059b      	lsls	r3, r3, #22
 8005392:	d4dd      	bmi.n	8005350 <_fflush_r+0xc>
 8005394:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005396:	f000 f908 	bl	80055aa <__retarget_lock_release_recursive>
 800539a:	e7d9      	b.n	8005350 <_fflush_r+0xc>
 800539c:	4b05      	ldr	r3, [pc, #20]	; (80053b4 <_fflush_r+0x70>)
 800539e:	429c      	cmp	r4, r3
 80053a0:	d101      	bne.n	80053a6 <_fflush_r+0x62>
 80053a2:	68ac      	ldr	r4, [r5, #8]
 80053a4:	e7df      	b.n	8005366 <_fflush_r+0x22>
 80053a6:	4b04      	ldr	r3, [pc, #16]	; (80053b8 <_fflush_r+0x74>)
 80053a8:	429c      	cmp	r4, r3
 80053aa:	bf08      	it	eq
 80053ac:	68ec      	ldreq	r4, [r5, #12]
 80053ae:	e7da      	b.n	8005366 <_fflush_r+0x22>
 80053b0:	08006064 	.word	0x08006064
 80053b4:	08006084 	.word	0x08006084
 80053b8:	08006044 	.word	0x08006044

080053bc <std>:
 80053bc:	2300      	movs	r3, #0
 80053be:	b510      	push	{r4, lr}
 80053c0:	4604      	mov	r4, r0
 80053c2:	e9c0 3300 	strd	r3, r3, [r0]
 80053c6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80053ca:	6083      	str	r3, [r0, #8]
 80053cc:	8181      	strh	r1, [r0, #12]
 80053ce:	6643      	str	r3, [r0, #100]	; 0x64
 80053d0:	81c2      	strh	r2, [r0, #14]
 80053d2:	6183      	str	r3, [r0, #24]
 80053d4:	4619      	mov	r1, r3
 80053d6:	2208      	movs	r2, #8
 80053d8:	305c      	adds	r0, #92	; 0x5c
 80053da:	f7ff fdd7 	bl	8004f8c <memset>
 80053de:	4b05      	ldr	r3, [pc, #20]	; (80053f4 <std+0x38>)
 80053e0:	6263      	str	r3, [r4, #36]	; 0x24
 80053e2:	4b05      	ldr	r3, [pc, #20]	; (80053f8 <std+0x3c>)
 80053e4:	62a3      	str	r3, [r4, #40]	; 0x28
 80053e6:	4b05      	ldr	r3, [pc, #20]	; (80053fc <std+0x40>)
 80053e8:	62e3      	str	r3, [r4, #44]	; 0x2c
 80053ea:	4b05      	ldr	r3, [pc, #20]	; (8005400 <std+0x44>)
 80053ec:	6224      	str	r4, [r4, #32]
 80053ee:	6323      	str	r3, [r4, #48]	; 0x30
 80053f0:	bd10      	pop	{r4, pc}
 80053f2:	bf00      	nop
 80053f4:	08005e35 	.word	0x08005e35
 80053f8:	08005e57 	.word	0x08005e57
 80053fc:	08005e8f 	.word	0x08005e8f
 8005400:	08005eb3 	.word	0x08005eb3

08005404 <_cleanup_r>:
 8005404:	4901      	ldr	r1, [pc, #4]	; (800540c <_cleanup_r+0x8>)
 8005406:	f000 b8af 	b.w	8005568 <_fwalk_reent>
 800540a:	bf00      	nop
 800540c:	08005345 	.word	0x08005345

08005410 <__sfmoreglue>:
 8005410:	b570      	push	{r4, r5, r6, lr}
 8005412:	2268      	movs	r2, #104	; 0x68
 8005414:	1e4d      	subs	r5, r1, #1
 8005416:	4355      	muls	r5, r2
 8005418:	460e      	mov	r6, r1
 800541a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800541e:	f000 f997 	bl	8005750 <_malloc_r>
 8005422:	4604      	mov	r4, r0
 8005424:	b140      	cbz	r0, 8005438 <__sfmoreglue+0x28>
 8005426:	2100      	movs	r1, #0
 8005428:	e9c0 1600 	strd	r1, r6, [r0]
 800542c:	300c      	adds	r0, #12
 800542e:	60a0      	str	r0, [r4, #8]
 8005430:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8005434:	f7ff fdaa 	bl	8004f8c <memset>
 8005438:	4620      	mov	r0, r4
 800543a:	bd70      	pop	{r4, r5, r6, pc}

0800543c <__sfp_lock_acquire>:
 800543c:	4801      	ldr	r0, [pc, #4]	; (8005444 <__sfp_lock_acquire+0x8>)
 800543e:	f000 b8b3 	b.w	80055a8 <__retarget_lock_acquire_recursive>
 8005442:	bf00      	nop
 8005444:	20004a81 	.word	0x20004a81

08005448 <__sfp_lock_release>:
 8005448:	4801      	ldr	r0, [pc, #4]	; (8005450 <__sfp_lock_release+0x8>)
 800544a:	f000 b8ae 	b.w	80055aa <__retarget_lock_release_recursive>
 800544e:	bf00      	nop
 8005450:	20004a81 	.word	0x20004a81

08005454 <__sinit_lock_acquire>:
 8005454:	4801      	ldr	r0, [pc, #4]	; (800545c <__sinit_lock_acquire+0x8>)
 8005456:	f000 b8a7 	b.w	80055a8 <__retarget_lock_acquire_recursive>
 800545a:	bf00      	nop
 800545c:	20004a82 	.word	0x20004a82

08005460 <__sinit_lock_release>:
 8005460:	4801      	ldr	r0, [pc, #4]	; (8005468 <__sinit_lock_release+0x8>)
 8005462:	f000 b8a2 	b.w	80055aa <__retarget_lock_release_recursive>
 8005466:	bf00      	nop
 8005468:	20004a82 	.word	0x20004a82

0800546c <__sinit>:
 800546c:	b510      	push	{r4, lr}
 800546e:	4604      	mov	r4, r0
 8005470:	f7ff fff0 	bl	8005454 <__sinit_lock_acquire>
 8005474:	69a3      	ldr	r3, [r4, #24]
 8005476:	b11b      	cbz	r3, 8005480 <__sinit+0x14>
 8005478:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800547c:	f7ff bff0 	b.w	8005460 <__sinit_lock_release>
 8005480:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8005484:	6523      	str	r3, [r4, #80]	; 0x50
 8005486:	4b13      	ldr	r3, [pc, #76]	; (80054d4 <__sinit+0x68>)
 8005488:	4a13      	ldr	r2, [pc, #76]	; (80054d8 <__sinit+0x6c>)
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	62a2      	str	r2, [r4, #40]	; 0x28
 800548e:	42a3      	cmp	r3, r4
 8005490:	bf04      	itt	eq
 8005492:	2301      	moveq	r3, #1
 8005494:	61a3      	streq	r3, [r4, #24]
 8005496:	4620      	mov	r0, r4
 8005498:	f000 f820 	bl	80054dc <__sfp>
 800549c:	6060      	str	r0, [r4, #4]
 800549e:	4620      	mov	r0, r4
 80054a0:	f000 f81c 	bl	80054dc <__sfp>
 80054a4:	60a0      	str	r0, [r4, #8]
 80054a6:	4620      	mov	r0, r4
 80054a8:	f000 f818 	bl	80054dc <__sfp>
 80054ac:	2200      	movs	r2, #0
 80054ae:	60e0      	str	r0, [r4, #12]
 80054b0:	2104      	movs	r1, #4
 80054b2:	6860      	ldr	r0, [r4, #4]
 80054b4:	f7ff ff82 	bl	80053bc <std>
 80054b8:	68a0      	ldr	r0, [r4, #8]
 80054ba:	2201      	movs	r2, #1
 80054bc:	2109      	movs	r1, #9
 80054be:	f7ff ff7d 	bl	80053bc <std>
 80054c2:	68e0      	ldr	r0, [r4, #12]
 80054c4:	2202      	movs	r2, #2
 80054c6:	2112      	movs	r1, #18
 80054c8:	f7ff ff78 	bl	80053bc <std>
 80054cc:	2301      	movs	r3, #1
 80054ce:	61a3      	str	r3, [r4, #24]
 80054d0:	e7d2      	b.n	8005478 <__sinit+0xc>
 80054d2:	bf00      	nop
 80054d4:	08006040 	.word	0x08006040
 80054d8:	08005405 	.word	0x08005405

080054dc <__sfp>:
 80054dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80054de:	4607      	mov	r7, r0
 80054e0:	f7ff ffac 	bl	800543c <__sfp_lock_acquire>
 80054e4:	4b1e      	ldr	r3, [pc, #120]	; (8005560 <__sfp+0x84>)
 80054e6:	681e      	ldr	r6, [r3, #0]
 80054e8:	69b3      	ldr	r3, [r6, #24]
 80054ea:	b913      	cbnz	r3, 80054f2 <__sfp+0x16>
 80054ec:	4630      	mov	r0, r6
 80054ee:	f7ff ffbd 	bl	800546c <__sinit>
 80054f2:	3648      	adds	r6, #72	; 0x48
 80054f4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80054f8:	3b01      	subs	r3, #1
 80054fa:	d503      	bpl.n	8005504 <__sfp+0x28>
 80054fc:	6833      	ldr	r3, [r6, #0]
 80054fe:	b30b      	cbz	r3, 8005544 <__sfp+0x68>
 8005500:	6836      	ldr	r6, [r6, #0]
 8005502:	e7f7      	b.n	80054f4 <__sfp+0x18>
 8005504:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8005508:	b9d5      	cbnz	r5, 8005540 <__sfp+0x64>
 800550a:	4b16      	ldr	r3, [pc, #88]	; (8005564 <__sfp+0x88>)
 800550c:	60e3      	str	r3, [r4, #12]
 800550e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8005512:	6665      	str	r5, [r4, #100]	; 0x64
 8005514:	f000 f847 	bl	80055a6 <__retarget_lock_init_recursive>
 8005518:	f7ff ff96 	bl	8005448 <__sfp_lock_release>
 800551c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8005520:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8005524:	6025      	str	r5, [r4, #0]
 8005526:	61a5      	str	r5, [r4, #24]
 8005528:	2208      	movs	r2, #8
 800552a:	4629      	mov	r1, r5
 800552c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8005530:	f7ff fd2c 	bl	8004f8c <memset>
 8005534:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8005538:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800553c:	4620      	mov	r0, r4
 800553e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005540:	3468      	adds	r4, #104	; 0x68
 8005542:	e7d9      	b.n	80054f8 <__sfp+0x1c>
 8005544:	2104      	movs	r1, #4
 8005546:	4638      	mov	r0, r7
 8005548:	f7ff ff62 	bl	8005410 <__sfmoreglue>
 800554c:	4604      	mov	r4, r0
 800554e:	6030      	str	r0, [r6, #0]
 8005550:	2800      	cmp	r0, #0
 8005552:	d1d5      	bne.n	8005500 <__sfp+0x24>
 8005554:	f7ff ff78 	bl	8005448 <__sfp_lock_release>
 8005558:	230c      	movs	r3, #12
 800555a:	603b      	str	r3, [r7, #0]
 800555c:	e7ee      	b.n	800553c <__sfp+0x60>
 800555e:	bf00      	nop
 8005560:	08006040 	.word	0x08006040
 8005564:	ffff0001 	.word	0xffff0001

08005568 <_fwalk_reent>:
 8005568:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800556c:	4606      	mov	r6, r0
 800556e:	4688      	mov	r8, r1
 8005570:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8005574:	2700      	movs	r7, #0
 8005576:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800557a:	f1b9 0901 	subs.w	r9, r9, #1
 800557e:	d505      	bpl.n	800558c <_fwalk_reent+0x24>
 8005580:	6824      	ldr	r4, [r4, #0]
 8005582:	2c00      	cmp	r4, #0
 8005584:	d1f7      	bne.n	8005576 <_fwalk_reent+0xe>
 8005586:	4638      	mov	r0, r7
 8005588:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800558c:	89ab      	ldrh	r3, [r5, #12]
 800558e:	2b01      	cmp	r3, #1
 8005590:	d907      	bls.n	80055a2 <_fwalk_reent+0x3a>
 8005592:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005596:	3301      	adds	r3, #1
 8005598:	d003      	beq.n	80055a2 <_fwalk_reent+0x3a>
 800559a:	4629      	mov	r1, r5
 800559c:	4630      	mov	r0, r6
 800559e:	47c0      	blx	r8
 80055a0:	4307      	orrs	r7, r0
 80055a2:	3568      	adds	r5, #104	; 0x68
 80055a4:	e7e9      	b.n	800557a <_fwalk_reent+0x12>

080055a6 <__retarget_lock_init_recursive>:
 80055a6:	4770      	bx	lr

080055a8 <__retarget_lock_acquire_recursive>:
 80055a8:	4770      	bx	lr

080055aa <__retarget_lock_release_recursive>:
 80055aa:	4770      	bx	lr

080055ac <__swhatbuf_r>:
 80055ac:	b570      	push	{r4, r5, r6, lr}
 80055ae:	460e      	mov	r6, r1
 80055b0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80055b4:	2900      	cmp	r1, #0
 80055b6:	b096      	sub	sp, #88	; 0x58
 80055b8:	4614      	mov	r4, r2
 80055ba:	461d      	mov	r5, r3
 80055bc:	da08      	bge.n	80055d0 <__swhatbuf_r+0x24>
 80055be:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80055c2:	2200      	movs	r2, #0
 80055c4:	602a      	str	r2, [r5, #0]
 80055c6:	061a      	lsls	r2, r3, #24
 80055c8:	d410      	bmi.n	80055ec <__swhatbuf_r+0x40>
 80055ca:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80055ce:	e00e      	b.n	80055ee <__swhatbuf_r+0x42>
 80055d0:	466a      	mov	r2, sp
 80055d2:	f000 fc95 	bl	8005f00 <_fstat_r>
 80055d6:	2800      	cmp	r0, #0
 80055d8:	dbf1      	blt.n	80055be <__swhatbuf_r+0x12>
 80055da:	9a01      	ldr	r2, [sp, #4]
 80055dc:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80055e0:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80055e4:	425a      	negs	r2, r3
 80055e6:	415a      	adcs	r2, r3
 80055e8:	602a      	str	r2, [r5, #0]
 80055ea:	e7ee      	b.n	80055ca <__swhatbuf_r+0x1e>
 80055ec:	2340      	movs	r3, #64	; 0x40
 80055ee:	2000      	movs	r0, #0
 80055f0:	6023      	str	r3, [r4, #0]
 80055f2:	b016      	add	sp, #88	; 0x58
 80055f4:	bd70      	pop	{r4, r5, r6, pc}
	...

080055f8 <__smakebuf_r>:
 80055f8:	898b      	ldrh	r3, [r1, #12]
 80055fa:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80055fc:	079d      	lsls	r5, r3, #30
 80055fe:	4606      	mov	r6, r0
 8005600:	460c      	mov	r4, r1
 8005602:	d507      	bpl.n	8005614 <__smakebuf_r+0x1c>
 8005604:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8005608:	6023      	str	r3, [r4, #0]
 800560a:	6123      	str	r3, [r4, #16]
 800560c:	2301      	movs	r3, #1
 800560e:	6163      	str	r3, [r4, #20]
 8005610:	b002      	add	sp, #8
 8005612:	bd70      	pop	{r4, r5, r6, pc}
 8005614:	ab01      	add	r3, sp, #4
 8005616:	466a      	mov	r2, sp
 8005618:	f7ff ffc8 	bl	80055ac <__swhatbuf_r>
 800561c:	9900      	ldr	r1, [sp, #0]
 800561e:	4605      	mov	r5, r0
 8005620:	4630      	mov	r0, r6
 8005622:	f000 f895 	bl	8005750 <_malloc_r>
 8005626:	b948      	cbnz	r0, 800563c <__smakebuf_r+0x44>
 8005628:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800562c:	059a      	lsls	r2, r3, #22
 800562e:	d4ef      	bmi.n	8005610 <__smakebuf_r+0x18>
 8005630:	f023 0303 	bic.w	r3, r3, #3
 8005634:	f043 0302 	orr.w	r3, r3, #2
 8005638:	81a3      	strh	r3, [r4, #12]
 800563a:	e7e3      	b.n	8005604 <__smakebuf_r+0xc>
 800563c:	4b0d      	ldr	r3, [pc, #52]	; (8005674 <__smakebuf_r+0x7c>)
 800563e:	62b3      	str	r3, [r6, #40]	; 0x28
 8005640:	89a3      	ldrh	r3, [r4, #12]
 8005642:	6020      	str	r0, [r4, #0]
 8005644:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005648:	81a3      	strh	r3, [r4, #12]
 800564a:	9b00      	ldr	r3, [sp, #0]
 800564c:	6163      	str	r3, [r4, #20]
 800564e:	9b01      	ldr	r3, [sp, #4]
 8005650:	6120      	str	r0, [r4, #16]
 8005652:	b15b      	cbz	r3, 800566c <__smakebuf_r+0x74>
 8005654:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005658:	4630      	mov	r0, r6
 800565a:	f000 fc63 	bl	8005f24 <_isatty_r>
 800565e:	b128      	cbz	r0, 800566c <__smakebuf_r+0x74>
 8005660:	89a3      	ldrh	r3, [r4, #12]
 8005662:	f023 0303 	bic.w	r3, r3, #3
 8005666:	f043 0301 	orr.w	r3, r3, #1
 800566a:	81a3      	strh	r3, [r4, #12]
 800566c:	89a0      	ldrh	r0, [r4, #12]
 800566e:	4305      	orrs	r5, r0
 8005670:	81a5      	strh	r5, [r4, #12]
 8005672:	e7cd      	b.n	8005610 <__smakebuf_r+0x18>
 8005674:	08005405 	.word	0x08005405

08005678 <_free_r>:
 8005678:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800567a:	2900      	cmp	r1, #0
 800567c:	d044      	beq.n	8005708 <_free_r+0x90>
 800567e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005682:	9001      	str	r0, [sp, #4]
 8005684:	2b00      	cmp	r3, #0
 8005686:	f1a1 0404 	sub.w	r4, r1, #4
 800568a:	bfb8      	it	lt
 800568c:	18e4      	addlt	r4, r4, r3
 800568e:	f000 fc6b 	bl	8005f68 <__malloc_lock>
 8005692:	4a1e      	ldr	r2, [pc, #120]	; (800570c <_free_r+0x94>)
 8005694:	9801      	ldr	r0, [sp, #4]
 8005696:	6813      	ldr	r3, [r2, #0]
 8005698:	b933      	cbnz	r3, 80056a8 <_free_r+0x30>
 800569a:	6063      	str	r3, [r4, #4]
 800569c:	6014      	str	r4, [r2, #0]
 800569e:	b003      	add	sp, #12
 80056a0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80056a4:	f000 bc66 	b.w	8005f74 <__malloc_unlock>
 80056a8:	42a3      	cmp	r3, r4
 80056aa:	d908      	bls.n	80056be <_free_r+0x46>
 80056ac:	6825      	ldr	r5, [r4, #0]
 80056ae:	1961      	adds	r1, r4, r5
 80056b0:	428b      	cmp	r3, r1
 80056b2:	bf01      	itttt	eq
 80056b4:	6819      	ldreq	r1, [r3, #0]
 80056b6:	685b      	ldreq	r3, [r3, #4]
 80056b8:	1949      	addeq	r1, r1, r5
 80056ba:	6021      	streq	r1, [r4, #0]
 80056bc:	e7ed      	b.n	800569a <_free_r+0x22>
 80056be:	461a      	mov	r2, r3
 80056c0:	685b      	ldr	r3, [r3, #4]
 80056c2:	b10b      	cbz	r3, 80056c8 <_free_r+0x50>
 80056c4:	42a3      	cmp	r3, r4
 80056c6:	d9fa      	bls.n	80056be <_free_r+0x46>
 80056c8:	6811      	ldr	r1, [r2, #0]
 80056ca:	1855      	adds	r5, r2, r1
 80056cc:	42a5      	cmp	r5, r4
 80056ce:	d10b      	bne.n	80056e8 <_free_r+0x70>
 80056d0:	6824      	ldr	r4, [r4, #0]
 80056d2:	4421      	add	r1, r4
 80056d4:	1854      	adds	r4, r2, r1
 80056d6:	42a3      	cmp	r3, r4
 80056d8:	6011      	str	r1, [r2, #0]
 80056da:	d1e0      	bne.n	800569e <_free_r+0x26>
 80056dc:	681c      	ldr	r4, [r3, #0]
 80056de:	685b      	ldr	r3, [r3, #4]
 80056e0:	6053      	str	r3, [r2, #4]
 80056e2:	4421      	add	r1, r4
 80056e4:	6011      	str	r1, [r2, #0]
 80056e6:	e7da      	b.n	800569e <_free_r+0x26>
 80056e8:	d902      	bls.n	80056f0 <_free_r+0x78>
 80056ea:	230c      	movs	r3, #12
 80056ec:	6003      	str	r3, [r0, #0]
 80056ee:	e7d6      	b.n	800569e <_free_r+0x26>
 80056f0:	6825      	ldr	r5, [r4, #0]
 80056f2:	1961      	adds	r1, r4, r5
 80056f4:	428b      	cmp	r3, r1
 80056f6:	bf04      	itt	eq
 80056f8:	6819      	ldreq	r1, [r3, #0]
 80056fa:	685b      	ldreq	r3, [r3, #4]
 80056fc:	6063      	str	r3, [r4, #4]
 80056fe:	bf04      	itt	eq
 8005700:	1949      	addeq	r1, r1, r5
 8005702:	6021      	streq	r1, [r4, #0]
 8005704:	6054      	str	r4, [r2, #4]
 8005706:	e7ca      	b.n	800569e <_free_r+0x26>
 8005708:	b003      	add	sp, #12
 800570a:	bd30      	pop	{r4, r5, pc}
 800570c:	20004a84 	.word	0x20004a84

08005710 <sbrk_aligned>:
 8005710:	b570      	push	{r4, r5, r6, lr}
 8005712:	4e0e      	ldr	r6, [pc, #56]	; (800574c <sbrk_aligned+0x3c>)
 8005714:	460c      	mov	r4, r1
 8005716:	6831      	ldr	r1, [r6, #0]
 8005718:	4605      	mov	r5, r0
 800571a:	b911      	cbnz	r1, 8005722 <sbrk_aligned+0x12>
 800571c:	f000 fb7a 	bl	8005e14 <_sbrk_r>
 8005720:	6030      	str	r0, [r6, #0]
 8005722:	4621      	mov	r1, r4
 8005724:	4628      	mov	r0, r5
 8005726:	f000 fb75 	bl	8005e14 <_sbrk_r>
 800572a:	1c43      	adds	r3, r0, #1
 800572c:	d00a      	beq.n	8005744 <sbrk_aligned+0x34>
 800572e:	1cc4      	adds	r4, r0, #3
 8005730:	f024 0403 	bic.w	r4, r4, #3
 8005734:	42a0      	cmp	r0, r4
 8005736:	d007      	beq.n	8005748 <sbrk_aligned+0x38>
 8005738:	1a21      	subs	r1, r4, r0
 800573a:	4628      	mov	r0, r5
 800573c:	f000 fb6a 	bl	8005e14 <_sbrk_r>
 8005740:	3001      	adds	r0, #1
 8005742:	d101      	bne.n	8005748 <sbrk_aligned+0x38>
 8005744:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8005748:	4620      	mov	r0, r4
 800574a:	bd70      	pop	{r4, r5, r6, pc}
 800574c:	20004a88 	.word	0x20004a88

08005750 <_malloc_r>:
 8005750:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005754:	1ccd      	adds	r5, r1, #3
 8005756:	f025 0503 	bic.w	r5, r5, #3
 800575a:	3508      	adds	r5, #8
 800575c:	2d0c      	cmp	r5, #12
 800575e:	bf38      	it	cc
 8005760:	250c      	movcc	r5, #12
 8005762:	2d00      	cmp	r5, #0
 8005764:	4607      	mov	r7, r0
 8005766:	db01      	blt.n	800576c <_malloc_r+0x1c>
 8005768:	42a9      	cmp	r1, r5
 800576a:	d905      	bls.n	8005778 <_malloc_r+0x28>
 800576c:	230c      	movs	r3, #12
 800576e:	603b      	str	r3, [r7, #0]
 8005770:	2600      	movs	r6, #0
 8005772:	4630      	mov	r0, r6
 8005774:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005778:	4e2e      	ldr	r6, [pc, #184]	; (8005834 <_malloc_r+0xe4>)
 800577a:	f000 fbf5 	bl	8005f68 <__malloc_lock>
 800577e:	6833      	ldr	r3, [r6, #0]
 8005780:	461c      	mov	r4, r3
 8005782:	bb34      	cbnz	r4, 80057d2 <_malloc_r+0x82>
 8005784:	4629      	mov	r1, r5
 8005786:	4638      	mov	r0, r7
 8005788:	f7ff ffc2 	bl	8005710 <sbrk_aligned>
 800578c:	1c43      	adds	r3, r0, #1
 800578e:	4604      	mov	r4, r0
 8005790:	d14d      	bne.n	800582e <_malloc_r+0xde>
 8005792:	6834      	ldr	r4, [r6, #0]
 8005794:	4626      	mov	r6, r4
 8005796:	2e00      	cmp	r6, #0
 8005798:	d140      	bne.n	800581c <_malloc_r+0xcc>
 800579a:	6823      	ldr	r3, [r4, #0]
 800579c:	4631      	mov	r1, r6
 800579e:	4638      	mov	r0, r7
 80057a0:	eb04 0803 	add.w	r8, r4, r3
 80057a4:	f000 fb36 	bl	8005e14 <_sbrk_r>
 80057a8:	4580      	cmp	r8, r0
 80057aa:	d13a      	bne.n	8005822 <_malloc_r+0xd2>
 80057ac:	6821      	ldr	r1, [r4, #0]
 80057ae:	3503      	adds	r5, #3
 80057b0:	1a6d      	subs	r5, r5, r1
 80057b2:	f025 0503 	bic.w	r5, r5, #3
 80057b6:	3508      	adds	r5, #8
 80057b8:	2d0c      	cmp	r5, #12
 80057ba:	bf38      	it	cc
 80057bc:	250c      	movcc	r5, #12
 80057be:	4629      	mov	r1, r5
 80057c0:	4638      	mov	r0, r7
 80057c2:	f7ff ffa5 	bl	8005710 <sbrk_aligned>
 80057c6:	3001      	adds	r0, #1
 80057c8:	d02b      	beq.n	8005822 <_malloc_r+0xd2>
 80057ca:	6823      	ldr	r3, [r4, #0]
 80057cc:	442b      	add	r3, r5
 80057ce:	6023      	str	r3, [r4, #0]
 80057d0:	e00e      	b.n	80057f0 <_malloc_r+0xa0>
 80057d2:	6822      	ldr	r2, [r4, #0]
 80057d4:	1b52      	subs	r2, r2, r5
 80057d6:	d41e      	bmi.n	8005816 <_malloc_r+0xc6>
 80057d8:	2a0b      	cmp	r2, #11
 80057da:	d916      	bls.n	800580a <_malloc_r+0xba>
 80057dc:	1961      	adds	r1, r4, r5
 80057de:	42a3      	cmp	r3, r4
 80057e0:	6025      	str	r5, [r4, #0]
 80057e2:	bf18      	it	ne
 80057e4:	6059      	strne	r1, [r3, #4]
 80057e6:	6863      	ldr	r3, [r4, #4]
 80057e8:	bf08      	it	eq
 80057ea:	6031      	streq	r1, [r6, #0]
 80057ec:	5162      	str	r2, [r4, r5]
 80057ee:	604b      	str	r3, [r1, #4]
 80057f0:	4638      	mov	r0, r7
 80057f2:	f104 060b 	add.w	r6, r4, #11
 80057f6:	f000 fbbd 	bl	8005f74 <__malloc_unlock>
 80057fa:	f026 0607 	bic.w	r6, r6, #7
 80057fe:	1d23      	adds	r3, r4, #4
 8005800:	1af2      	subs	r2, r6, r3
 8005802:	d0b6      	beq.n	8005772 <_malloc_r+0x22>
 8005804:	1b9b      	subs	r3, r3, r6
 8005806:	50a3      	str	r3, [r4, r2]
 8005808:	e7b3      	b.n	8005772 <_malloc_r+0x22>
 800580a:	6862      	ldr	r2, [r4, #4]
 800580c:	42a3      	cmp	r3, r4
 800580e:	bf0c      	ite	eq
 8005810:	6032      	streq	r2, [r6, #0]
 8005812:	605a      	strne	r2, [r3, #4]
 8005814:	e7ec      	b.n	80057f0 <_malloc_r+0xa0>
 8005816:	4623      	mov	r3, r4
 8005818:	6864      	ldr	r4, [r4, #4]
 800581a:	e7b2      	b.n	8005782 <_malloc_r+0x32>
 800581c:	4634      	mov	r4, r6
 800581e:	6876      	ldr	r6, [r6, #4]
 8005820:	e7b9      	b.n	8005796 <_malloc_r+0x46>
 8005822:	230c      	movs	r3, #12
 8005824:	603b      	str	r3, [r7, #0]
 8005826:	4638      	mov	r0, r7
 8005828:	f000 fba4 	bl	8005f74 <__malloc_unlock>
 800582c:	e7a1      	b.n	8005772 <_malloc_r+0x22>
 800582e:	6025      	str	r5, [r4, #0]
 8005830:	e7de      	b.n	80057f0 <_malloc_r+0xa0>
 8005832:	bf00      	nop
 8005834:	20004a84 	.word	0x20004a84

08005838 <__sfputc_r>:
 8005838:	6893      	ldr	r3, [r2, #8]
 800583a:	3b01      	subs	r3, #1
 800583c:	2b00      	cmp	r3, #0
 800583e:	b410      	push	{r4}
 8005840:	6093      	str	r3, [r2, #8]
 8005842:	da08      	bge.n	8005856 <__sfputc_r+0x1e>
 8005844:	6994      	ldr	r4, [r2, #24]
 8005846:	42a3      	cmp	r3, r4
 8005848:	db01      	blt.n	800584e <__sfputc_r+0x16>
 800584a:	290a      	cmp	r1, #10
 800584c:	d103      	bne.n	8005856 <__sfputc_r+0x1e>
 800584e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005852:	f7ff bc31 	b.w	80050b8 <__swbuf_r>
 8005856:	6813      	ldr	r3, [r2, #0]
 8005858:	1c58      	adds	r0, r3, #1
 800585a:	6010      	str	r0, [r2, #0]
 800585c:	7019      	strb	r1, [r3, #0]
 800585e:	4608      	mov	r0, r1
 8005860:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005864:	4770      	bx	lr

08005866 <__sfputs_r>:
 8005866:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005868:	4606      	mov	r6, r0
 800586a:	460f      	mov	r7, r1
 800586c:	4614      	mov	r4, r2
 800586e:	18d5      	adds	r5, r2, r3
 8005870:	42ac      	cmp	r4, r5
 8005872:	d101      	bne.n	8005878 <__sfputs_r+0x12>
 8005874:	2000      	movs	r0, #0
 8005876:	e007      	b.n	8005888 <__sfputs_r+0x22>
 8005878:	f814 1b01 	ldrb.w	r1, [r4], #1
 800587c:	463a      	mov	r2, r7
 800587e:	4630      	mov	r0, r6
 8005880:	f7ff ffda 	bl	8005838 <__sfputc_r>
 8005884:	1c43      	adds	r3, r0, #1
 8005886:	d1f3      	bne.n	8005870 <__sfputs_r+0xa>
 8005888:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800588c <_vfiprintf_r>:
 800588c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005890:	460d      	mov	r5, r1
 8005892:	b09d      	sub	sp, #116	; 0x74
 8005894:	4614      	mov	r4, r2
 8005896:	4698      	mov	r8, r3
 8005898:	4606      	mov	r6, r0
 800589a:	b118      	cbz	r0, 80058a4 <_vfiprintf_r+0x18>
 800589c:	6983      	ldr	r3, [r0, #24]
 800589e:	b90b      	cbnz	r3, 80058a4 <_vfiprintf_r+0x18>
 80058a0:	f7ff fde4 	bl	800546c <__sinit>
 80058a4:	4b89      	ldr	r3, [pc, #548]	; (8005acc <_vfiprintf_r+0x240>)
 80058a6:	429d      	cmp	r5, r3
 80058a8:	d11b      	bne.n	80058e2 <_vfiprintf_r+0x56>
 80058aa:	6875      	ldr	r5, [r6, #4]
 80058ac:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80058ae:	07d9      	lsls	r1, r3, #31
 80058b0:	d405      	bmi.n	80058be <_vfiprintf_r+0x32>
 80058b2:	89ab      	ldrh	r3, [r5, #12]
 80058b4:	059a      	lsls	r2, r3, #22
 80058b6:	d402      	bmi.n	80058be <_vfiprintf_r+0x32>
 80058b8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80058ba:	f7ff fe75 	bl	80055a8 <__retarget_lock_acquire_recursive>
 80058be:	89ab      	ldrh	r3, [r5, #12]
 80058c0:	071b      	lsls	r3, r3, #28
 80058c2:	d501      	bpl.n	80058c8 <_vfiprintf_r+0x3c>
 80058c4:	692b      	ldr	r3, [r5, #16]
 80058c6:	b9eb      	cbnz	r3, 8005904 <_vfiprintf_r+0x78>
 80058c8:	4629      	mov	r1, r5
 80058ca:	4630      	mov	r0, r6
 80058cc:	f7ff fc46 	bl	800515c <__swsetup_r>
 80058d0:	b1c0      	cbz	r0, 8005904 <_vfiprintf_r+0x78>
 80058d2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80058d4:	07dc      	lsls	r4, r3, #31
 80058d6:	d50e      	bpl.n	80058f6 <_vfiprintf_r+0x6a>
 80058d8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80058dc:	b01d      	add	sp, #116	; 0x74
 80058de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80058e2:	4b7b      	ldr	r3, [pc, #492]	; (8005ad0 <_vfiprintf_r+0x244>)
 80058e4:	429d      	cmp	r5, r3
 80058e6:	d101      	bne.n	80058ec <_vfiprintf_r+0x60>
 80058e8:	68b5      	ldr	r5, [r6, #8]
 80058ea:	e7df      	b.n	80058ac <_vfiprintf_r+0x20>
 80058ec:	4b79      	ldr	r3, [pc, #484]	; (8005ad4 <_vfiprintf_r+0x248>)
 80058ee:	429d      	cmp	r5, r3
 80058f0:	bf08      	it	eq
 80058f2:	68f5      	ldreq	r5, [r6, #12]
 80058f4:	e7da      	b.n	80058ac <_vfiprintf_r+0x20>
 80058f6:	89ab      	ldrh	r3, [r5, #12]
 80058f8:	0598      	lsls	r0, r3, #22
 80058fa:	d4ed      	bmi.n	80058d8 <_vfiprintf_r+0x4c>
 80058fc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80058fe:	f7ff fe54 	bl	80055aa <__retarget_lock_release_recursive>
 8005902:	e7e9      	b.n	80058d8 <_vfiprintf_r+0x4c>
 8005904:	2300      	movs	r3, #0
 8005906:	9309      	str	r3, [sp, #36]	; 0x24
 8005908:	2320      	movs	r3, #32
 800590a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800590e:	f8cd 800c 	str.w	r8, [sp, #12]
 8005912:	2330      	movs	r3, #48	; 0x30
 8005914:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8005ad8 <_vfiprintf_r+0x24c>
 8005918:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800591c:	f04f 0901 	mov.w	r9, #1
 8005920:	4623      	mov	r3, r4
 8005922:	469a      	mov	sl, r3
 8005924:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005928:	b10a      	cbz	r2, 800592e <_vfiprintf_r+0xa2>
 800592a:	2a25      	cmp	r2, #37	; 0x25
 800592c:	d1f9      	bne.n	8005922 <_vfiprintf_r+0x96>
 800592e:	ebba 0b04 	subs.w	fp, sl, r4
 8005932:	d00b      	beq.n	800594c <_vfiprintf_r+0xc0>
 8005934:	465b      	mov	r3, fp
 8005936:	4622      	mov	r2, r4
 8005938:	4629      	mov	r1, r5
 800593a:	4630      	mov	r0, r6
 800593c:	f7ff ff93 	bl	8005866 <__sfputs_r>
 8005940:	3001      	adds	r0, #1
 8005942:	f000 80aa 	beq.w	8005a9a <_vfiprintf_r+0x20e>
 8005946:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005948:	445a      	add	r2, fp
 800594a:	9209      	str	r2, [sp, #36]	; 0x24
 800594c:	f89a 3000 	ldrb.w	r3, [sl]
 8005950:	2b00      	cmp	r3, #0
 8005952:	f000 80a2 	beq.w	8005a9a <_vfiprintf_r+0x20e>
 8005956:	2300      	movs	r3, #0
 8005958:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800595c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005960:	f10a 0a01 	add.w	sl, sl, #1
 8005964:	9304      	str	r3, [sp, #16]
 8005966:	9307      	str	r3, [sp, #28]
 8005968:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800596c:	931a      	str	r3, [sp, #104]	; 0x68
 800596e:	4654      	mov	r4, sl
 8005970:	2205      	movs	r2, #5
 8005972:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005976:	4858      	ldr	r0, [pc, #352]	; (8005ad8 <_vfiprintf_r+0x24c>)
 8005978:	f7fa fc32 	bl	80001e0 <memchr>
 800597c:	9a04      	ldr	r2, [sp, #16]
 800597e:	b9d8      	cbnz	r0, 80059b8 <_vfiprintf_r+0x12c>
 8005980:	06d1      	lsls	r1, r2, #27
 8005982:	bf44      	itt	mi
 8005984:	2320      	movmi	r3, #32
 8005986:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800598a:	0713      	lsls	r3, r2, #28
 800598c:	bf44      	itt	mi
 800598e:	232b      	movmi	r3, #43	; 0x2b
 8005990:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005994:	f89a 3000 	ldrb.w	r3, [sl]
 8005998:	2b2a      	cmp	r3, #42	; 0x2a
 800599a:	d015      	beq.n	80059c8 <_vfiprintf_r+0x13c>
 800599c:	9a07      	ldr	r2, [sp, #28]
 800599e:	4654      	mov	r4, sl
 80059a0:	2000      	movs	r0, #0
 80059a2:	f04f 0c0a 	mov.w	ip, #10
 80059a6:	4621      	mov	r1, r4
 80059a8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80059ac:	3b30      	subs	r3, #48	; 0x30
 80059ae:	2b09      	cmp	r3, #9
 80059b0:	d94e      	bls.n	8005a50 <_vfiprintf_r+0x1c4>
 80059b2:	b1b0      	cbz	r0, 80059e2 <_vfiprintf_r+0x156>
 80059b4:	9207      	str	r2, [sp, #28]
 80059b6:	e014      	b.n	80059e2 <_vfiprintf_r+0x156>
 80059b8:	eba0 0308 	sub.w	r3, r0, r8
 80059bc:	fa09 f303 	lsl.w	r3, r9, r3
 80059c0:	4313      	orrs	r3, r2
 80059c2:	9304      	str	r3, [sp, #16]
 80059c4:	46a2      	mov	sl, r4
 80059c6:	e7d2      	b.n	800596e <_vfiprintf_r+0xe2>
 80059c8:	9b03      	ldr	r3, [sp, #12]
 80059ca:	1d19      	adds	r1, r3, #4
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	9103      	str	r1, [sp, #12]
 80059d0:	2b00      	cmp	r3, #0
 80059d2:	bfbb      	ittet	lt
 80059d4:	425b      	neglt	r3, r3
 80059d6:	f042 0202 	orrlt.w	r2, r2, #2
 80059da:	9307      	strge	r3, [sp, #28]
 80059dc:	9307      	strlt	r3, [sp, #28]
 80059de:	bfb8      	it	lt
 80059e0:	9204      	strlt	r2, [sp, #16]
 80059e2:	7823      	ldrb	r3, [r4, #0]
 80059e4:	2b2e      	cmp	r3, #46	; 0x2e
 80059e6:	d10c      	bne.n	8005a02 <_vfiprintf_r+0x176>
 80059e8:	7863      	ldrb	r3, [r4, #1]
 80059ea:	2b2a      	cmp	r3, #42	; 0x2a
 80059ec:	d135      	bne.n	8005a5a <_vfiprintf_r+0x1ce>
 80059ee:	9b03      	ldr	r3, [sp, #12]
 80059f0:	1d1a      	adds	r2, r3, #4
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	9203      	str	r2, [sp, #12]
 80059f6:	2b00      	cmp	r3, #0
 80059f8:	bfb8      	it	lt
 80059fa:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 80059fe:	3402      	adds	r4, #2
 8005a00:	9305      	str	r3, [sp, #20]
 8005a02:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8005ae8 <_vfiprintf_r+0x25c>
 8005a06:	7821      	ldrb	r1, [r4, #0]
 8005a08:	2203      	movs	r2, #3
 8005a0a:	4650      	mov	r0, sl
 8005a0c:	f7fa fbe8 	bl	80001e0 <memchr>
 8005a10:	b140      	cbz	r0, 8005a24 <_vfiprintf_r+0x198>
 8005a12:	2340      	movs	r3, #64	; 0x40
 8005a14:	eba0 000a 	sub.w	r0, r0, sl
 8005a18:	fa03 f000 	lsl.w	r0, r3, r0
 8005a1c:	9b04      	ldr	r3, [sp, #16]
 8005a1e:	4303      	orrs	r3, r0
 8005a20:	3401      	adds	r4, #1
 8005a22:	9304      	str	r3, [sp, #16]
 8005a24:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005a28:	482c      	ldr	r0, [pc, #176]	; (8005adc <_vfiprintf_r+0x250>)
 8005a2a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005a2e:	2206      	movs	r2, #6
 8005a30:	f7fa fbd6 	bl	80001e0 <memchr>
 8005a34:	2800      	cmp	r0, #0
 8005a36:	d03f      	beq.n	8005ab8 <_vfiprintf_r+0x22c>
 8005a38:	4b29      	ldr	r3, [pc, #164]	; (8005ae0 <_vfiprintf_r+0x254>)
 8005a3a:	bb1b      	cbnz	r3, 8005a84 <_vfiprintf_r+0x1f8>
 8005a3c:	9b03      	ldr	r3, [sp, #12]
 8005a3e:	3307      	adds	r3, #7
 8005a40:	f023 0307 	bic.w	r3, r3, #7
 8005a44:	3308      	adds	r3, #8
 8005a46:	9303      	str	r3, [sp, #12]
 8005a48:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005a4a:	443b      	add	r3, r7
 8005a4c:	9309      	str	r3, [sp, #36]	; 0x24
 8005a4e:	e767      	b.n	8005920 <_vfiprintf_r+0x94>
 8005a50:	fb0c 3202 	mla	r2, ip, r2, r3
 8005a54:	460c      	mov	r4, r1
 8005a56:	2001      	movs	r0, #1
 8005a58:	e7a5      	b.n	80059a6 <_vfiprintf_r+0x11a>
 8005a5a:	2300      	movs	r3, #0
 8005a5c:	3401      	adds	r4, #1
 8005a5e:	9305      	str	r3, [sp, #20]
 8005a60:	4619      	mov	r1, r3
 8005a62:	f04f 0c0a 	mov.w	ip, #10
 8005a66:	4620      	mov	r0, r4
 8005a68:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005a6c:	3a30      	subs	r2, #48	; 0x30
 8005a6e:	2a09      	cmp	r2, #9
 8005a70:	d903      	bls.n	8005a7a <_vfiprintf_r+0x1ee>
 8005a72:	2b00      	cmp	r3, #0
 8005a74:	d0c5      	beq.n	8005a02 <_vfiprintf_r+0x176>
 8005a76:	9105      	str	r1, [sp, #20]
 8005a78:	e7c3      	b.n	8005a02 <_vfiprintf_r+0x176>
 8005a7a:	fb0c 2101 	mla	r1, ip, r1, r2
 8005a7e:	4604      	mov	r4, r0
 8005a80:	2301      	movs	r3, #1
 8005a82:	e7f0      	b.n	8005a66 <_vfiprintf_r+0x1da>
 8005a84:	ab03      	add	r3, sp, #12
 8005a86:	9300      	str	r3, [sp, #0]
 8005a88:	462a      	mov	r2, r5
 8005a8a:	4b16      	ldr	r3, [pc, #88]	; (8005ae4 <_vfiprintf_r+0x258>)
 8005a8c:	a904      	add	r1, sp, #16
 8005a8e:	4630      	mov	r0, r6
 8005a90:	f3af 8000 	nop.w
 8005a94:	4607      	mov	r7, r0
 8005a96:	1c78      	adds	r0, r7, #1
 8005a98:	d1d6      	bne.n	8005a48 <_vfiprintf_r+0x1bc>
 8005a9a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005a9c:	07d9      	lsls	r1, r3, #31
 8005a9e:	d405      	bmi.n	8005aac <_vfiprintf_r+0x220>
 8005aa0:	89ab      	ldrh	r3, [r5, #12]
 8005aa2:	059a      	lsls	r2, r3, #22
 8005aa4:	d402      	bmi.n	8005aac <_vfiprintf_r+0x220>
 8005aa6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005aa8:	f7ff fd7f 	bl	80055aa <__retarget_lock_release_recursive>
 8005aac:	89ab      	ldrh	r3, [r5, #12]
 8005aae:	065b      	lsls	r3, r3, #25
 8005ab0:	f53f af12 	bmi.w	80058d8 <_vfiprintf_r+0x4c>
 8005ab4:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005ab6:	e711      	b.n	80058dc <_vfiprintf_r+0x50>
 8005ab8:	ab03      	add	r3, sp, #12
 8005aba:	9300      	str	r3, [sp, #0]
 8005abc:	462a      	mov	r2, r5
 8005abe:	4b09      	ldr	r3, [pc, #36]	; (8005ae4 <_vfiprintf_r+0x258>)
 8005ac0:	a904      	add	r1, sp, #16
 8005ac2:	4630      	mov	r0, r6
 8005ac4:	f000 f880 	bl	8005bc8 <_printf_i>
 8005ac8:	e7e4      	b.n	8005a94 <_vfiprintf_r+0x208>
 8005aca:	bf00      	nop
 8005acc:	08006064 	.word	0x08006064
 8005ad0:	08006084 	.word	0x08006084
 8005ad4:	08006044 	.word	0x08006044
 8005ad8:	080060a4 	.word	0x080060a4
 8005adc:	080060ae 	.word	0x080060ae
 8005ae0:	00000000 	.word	0x00000000
 8005ae4:	08005867 	.word	0x08005867
 8005ae8:	080060aa 	.word	0x080060aa

08005aec <_printf_common>:
 8005aec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005af0:	4616      	mov	r6, r2
 8005af2:	4699      	mov	r9, r3
 8005af4:	688a      	ldr	r2, [r1, #8]
 8005af6:	690b      	ldr	r3, [r1, #16]
 8005af8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005afc:	4293      	cmp	r3, r2
 8005afe:	bfb8      	it	lt
 8005b00:	4613      	movlt	r3, r2
 8005b02:	6033      	str	r3, [r6, #0]
 8005b04:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005b08:	4607      	mov	r7, r0
 8005b0a:	460c      	mov	r4, r1
 8005b0c:	b10a      	cbz	r2, 8005b12 <_printf_common+0x26>
 8005b0e:	3301      	adds	r3, #1
 8005b10:	6033      	str	r3, [r6, #0]
 8005b12:	6823      	ldr	r3, [r4, #0]
 8005b14:	0699      	lsls	r1, r3, #26
 8005b16:	bf42      	ittt	mi
 8005b18:	6833      	ldrmi	r3, [r6, #0]
 8005b1a:	3302      	addmi	r3, #2
 8005b1c:	6033      	strmi	r3, [r6, #0]
 8005b1e:	6825      	ldr	r5, [r4, #0]
 8005b20:	f015 0506 	ands.w	r5, r5, #6
 8005b24:	d106      	bne.n	8005b34 <_printf_common+0x48>
 8005b26:	f104 0a19 	add.w	sl, r4, #25
 8005b2a:	68e3      	ldr	r3, [r4, #12]
 8005b2c:	6832      	ldr	r2, [r6, #0]
 8005b2e:	1a9b      	subs	r3, r3, r2
 8005b30:	42ab      	cmp	r3, r5
 8005b32:	dc26      	bgt.n	8005b82 <_printf_common+0x96>
 8005b34:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005b38:	1e13      	subs	r3, r2, #0
 8005b3a:	6822      	ldr	r2, [r4, #0]
 8005b3c:	bf18      	it	ne
 8005b3e:	2301      	movne	r3, #1
 8005b40:	0692      	lsls	r2, r2, #26
 8005b42:	d42b      	bmi.n	8005b9c <_printf_common+0xb0>
 8005b44:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005b48:	4649      	mov	r1, r9
 8005b4a:	4638      	mov	r0, r7
 8005b4c:	47c0      	blx	r8
 8005b4e:	3001      	adds	r0, #1
 8005b50:	d01e      	beq.n	8005b90 <_printf_common+0xa4>
 8005b52:	6823      	ldr	r3, [r4, #0]
 8005b54:	68e5      	ldr	r5, [r4, #12]
 8005b56:	6832      	ldr	r2, [r6, #0]
 8005b58:	f003 0306 	and.w	r3, r3, #6
 8005b5c:	2b04      	cmp	r3, #4
 8005b5e:	bf08      	it	eq
 8005b60:	1aad      	subeq	r5, r5, r2
 8005b62:	68a3      	ldr	r3, [r4, #8]
 8005b64:	6922      	ldr	r2, [r4, #16]
 8005b66:	bf0c      	ite	eq
 8005b68:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005b6c:	2500      	movne	r5, #0
 8005b6e:	4293      	cmp	r3, r2
 8005b70:	bfc4      	itt	gt
 8005b72:	1a9b      	subgt	r3, r3, r2
 8005b74:	18ed      	addgt	r5, r5, r3
 8005b76:	2600      	movs	r6, #0
 8005b78:	341a      	adds	r4, #26
 8005b7a:	42b5      	cmp	r5, r6
 8005b7c:	d11a      	bne.n	8005bb4 <_printf_common+0xc8>
 8005b7e:	2000      	movs	r0, #0
 8005b80:	e008      	b.n	8005b94 <_printf_common+0xa8>
 8005b82:	2301      	movs	r3, #1
 8005b84:	4652      	mov	r2, sl
 8005b86:	4649      	mov	r1, r9
 8005b88:	4638      	mov	r0, r7
 8005b8a:	47c0      	blx	r8
 8005b8c:	3001      	adds	r0, #1
 8005b8e:	d103      	bne.n	8005b98 <_printf_common+0xac>
 8005b90:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005b94:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005b98:	3501      	adds	r5, #1
 8005b9a:	e7c6      	b.n	8005b2a <_printf_common+0x3e>
 8005b9c:	18e1      	adds	r1, r4, r3
 8005b9e:	1c5a      	adds	r2, r3, #1
 8005ba0:	2030      	movs	r0, #48	; 0x30
 8005ba2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005ba6:	4422      	add	r2, r4
 8005ba8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005bac:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005bb0:	3302      	adds	r3, #2
 8005bb2:	e7c7      	b.n	8005b44 <_printf_common+0x58>
 8005bb4:	2301      	movs	r3, #1
 8005bb6:	4622      	mov	r2, r4
 8005bb8:	4649      	mov	r1, r9
 8005bba:	4638      	mov	r0, r7
 8005bbc:	47c0      	blx	r8
 8005bbe:	3001      	adds	r0, #1
 8005bc0:	d0e6      	beq.n	8005b90 <_printf_common+0xa4>
 8005bc2:	3601      	adds	r6, #1
 8005bc4:	e7d9      	b.n	8005b7a <_printf_common+0x8e>
	...

08005bc8 <_printf_i>:
 8005bc8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005bcc:	7e0f      	ldrb	r7, [r1, #24]
 8005bce:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005bd0:	2f78      	cmp	r7, #120	; 0x78
 8005bd2:	4691      	mov	r9, r2
 8005bd4:	4680      	mov	r8, r0
 8005bd6:	460c      	mov	r4, r1
 8005bd8:	469a      	mov	sl, r3
 8005bda:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8005bde:	d807      	bhi.n	8005bf0 <_printf_i+0x28>
 8005be0:	2f62      	cmp	r7, #98	; 0x62
 8005be2:	d80a      	bhi.n	8005bfa <_printf_i+0x32>
 8005be4:	2f00      	cmp	r7, #0
 8005be6:	f000 80d8 	beq.w	8005d9a <_printf_i+0x1d2>
 8005bea:	2f58      	cmp	r7, #88	; 0x58
 8005bec:	f000 80a3 	beq.w	8005d36 <_printf_i+0x16e>
 8005bf0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005bf4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005bf8:	e03a      	b.n	8005c70 <_printf_i+0xa8>
 8005bfa:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005bfe:	2b15      	cmp	r3, #21
 8005c00:	d8f6      	bhi.n	8005bf0 <_printf_i+0x28>
 8005c02:	a101      	add	r1, pc, #4	; (adr r1, 8005c08 <_printf_i+0x40>)
 8005c04:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005c08:	08005c61 	.word	0x08005c61
 8005c0c:	08005c75 	.word	0x08005c75
 8005c10:	08005bf1 	.word	0x08005bf1
 8005c14:	08005bf1 	.word	0x08005bf1
 8005c18:	08005bf1 	.word	0x08005bf1
 8005c1c:	08005bf1 	.word	0x08005bf1
 8005c20:	08005c75 	.word	0x08005c75
 8005c24:	08005bf1 	.word	0x08005bf1
 8005c28:	08005bf1 	.word	0x08005bf1
 8005c2c:	08005bf1 	.word	0x08005bf1
 8005c30:	08005bf1 	.word	0x08005bf1
 8005c34:	08005d81 	.word	0x08005d81
 8005c38:	08005ca5 	.word	0x08005ca5
 8005c3c:	08005d63 	.word	0x08005d63
 8005c40:	08005bf1 	.word	0x08005bf1
 8005c44:	08005bf1 	.word	0x08005bf1
 8005c48:	08005da3 	.word	0x08005da3
 8005c4c:	08005bf1 	.word	0x08005bf1
 8005c50:	08005ca5 	.word	0x08005ca5
 8005c54:	08005bf1 	.word	0x08005bf1
 8005c58:	08005bf1 	.word	0x08005bf1
 8005c5c:	08005d6b 	.word	0x08005d6b
 8005c60:	682b      	ldr	r3, [r5, #0]
 8005c62:	1d1a      	adds	r2, r3, #4
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	602a      	str	r2, [r5, #0]
 8005c68:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005c6c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005c70:	2301      	movs	r3, #1
 8005c72:	e0a3      	b.n	8005dbc <_printf_i+0x1f4>
 8005c74:	6820      	ldr	r0, [r4, #0]
 8005c76:	6829      	ldr	r1, [r5, #0]
 8005c78:	0606      	lsls	r6, r0, #24
 8005c7a:	f101 0304 	add.w	r3, r1, #4
 8005c7e:	d50a      	bpl.n	8005c96 <_printf_i+0xce>
 8005c80:	680e      	ldr	r6, [r1, #0]
 8005c82:	602b      	str	r3, [r5, #0]
 8005c84:	2e00      	cmp	r6, #0
 8005c86:	da03      	bge.n	8005c90 <_printf_i+0xc8>
 8005c88:	232d      	movs	r3, #45	; 0x2d
 8005c8a:	4276      	negs	r6, r6
 8005c8c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005c90:	485e      	ldr	r0, [pc, #376]	; (8005e0c <_printf_i+0x244>)
 8005c92:	230a      	movs	r3, #10
 8005c94:	e019      	b.n	8005cca <_printf_i+0x102>
 8005c96:	680e      	ldr	r6, [r1, #0]
 8005c98:	602b      	str	r3, [r5, #0]
 8005c9a:	f010 0f40 	tst.w	r0, #64	; 0x40
 8005c9e:	bf18      	it	ne
 8005ca0:	b236      	sxthne	r6, r6
 8005ca2:	e7ef      	b.n	8005c84 <_printf_i+0xbc>
 8005ca4:	682b      	ldr	r3, [r5, #0]
 8005ca6:	6820      	ldr	r0, [r4, #0]
 8005ca8:	1d19      	adds	r1, r3, #4
 8005caa:	6029      	str	r1, [r5, #0]
 8005cac:	0601      	lsls	r1, r0, #24
 8005cae:	d501      	bpl.n	8005cb4 <_printf_i+0xec>
 8005cb0:	681e      	ldr	r6, [r3, #0]
 8005cb2:	e002      	b.n	8005cba <_printf_i+0xf2>
 8005cb4:	0646      	lsls	r6, r0, #25
 8005cb6:	d5fb      	bpl.n	8005cb0 <_printf_i+0xe8>
 8005cb8:	881e      	ldrh	r6, [r3, #0]
 8005cba:	4854      	ldr	r0, [pc, #336]	; (8005e0c <_printf_i+0x244>)
 8005cbc:	2f6f      	cmp	r7, #111	; 0x6f
 8005cbe:	bf0c      	ite	eq
 8005cc0:	2308      	moveq	r3, #8
 8005cc2:	230a      	movne	r3, #10
 8005cc4:	2100      	movs	r1, #0
 8005cc6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005cca:	6865      	ldr	r5, [r4, #4]
 8005ccc:	60a5      	str	r5, [r4, #8]
 8005cce:	2d00      	cmp	r5, #0
 8005cd0:	bfa2      	ittt	ge
 8005cd2:	6821      	ldrge	r1, [r4, #0]
 8005cd4:	f021 0104 	bicge.w	r1, r1, #4
 8005cd8:	6021      	strge	r1, [r4, #0]
 8005cda:	b90e      	cbnz	r6, 8005ce0 <_printf_i+0x118>
 8005cdc:	2d00      	cmp	r5, #0
 8005cde:	d04d      	beq.n	8005d7c <_printf_i+0x1b4>
 8005ce0:	4615      	mov	r5, r2
 8005ce2:	fbb6 f1f3 	udiv	r1, r6, r3
 8005ce6:	fb03 6711 	mls	r7, r3, r1, r6
 8005cea:	5dc7      	ldrb	r7, [r0, r7]
 8005cec:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8005cf0:	4637      	mov	r7, r6
 8005cf2:	42bb      	cmp	r3, r7
 8005cf4:	460e      	mov	r6, r1
 8005cf6:	d9f4      	bls.n	8005ce2 <_printf_i+0x11a>
 8005cf8:	2b08      	cmp	r3, #8
 8005cfa:	d10b      	bne.n	8005d14 <_printf_i+0x14c>
 8005cfc:	6823      	ldr	r3, [r4, #0]
 8005cfe:	07de      	lsls	r6, r3, #31
 8005d00:	d508      	bpl.n	8005d14 <_printf_i+0x14c>
 8005d02:	6923      	ldr	r3, [r4, #16]
 8005d04:	6861      	ldr	r1, [r4, #4]
 8005d06:	4299      	cmp	r1, r3
 8005d08:	bfde      	ittt	le
 8005d0a:	2330      	movle	r3, #48	; 0x30
 8005d0c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005d10:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8005d14:	1b52      	subs	r2, r2, r5
 8005d16:	6122      	str	r2, [r4, #16]
 8005d18:	f8cd a000 	str.w	sl, [sp]
 8005d1c:	464b      	mov	r3, r9
 8005d1e:	aa03      	add	r2, sp, #12
 8005d20:	4621      	mov	r1, r4
 8005d22:	4640      	mov	r0, r8
 8005d24:	f7ff fee2 	bl	8005aec <_printf_common>
 8005d28:	3001      	adds	r0, #1
 8005d2a:	d14c      	bne.n	8005dc6 <_printf_i+0x1fe>
 8005d2c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005d30:	b004      	add	sp, #16
 8005d32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005d36:	4835      	ldr	r0, [pc, #212]	; (8005e0c <_printf_i+0x244>)
 8005d38:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8005d3c:	6829      	ldr	r1, [r5, #0]
 8005d3e:	6823      	ldr	r3, [r4, #0]
 8005d40:	f851 6b04 	ldr.w	r6, [r1], #4
 8005d44:	6029      	str	r1, [r5, #0]
 8005d46:	061d      	lsls	r5, r3, #24
 8005d48:	d514      	bpl.n	8005d74 <_printf_i+0x1ac>
 8005d4a:	07df      	lsls	r7, r3, #31
 8005d4c:	bf44      	itt	mi
 8005d4e:	f043 0320 	orrmi.w	r3, r3, #32
 8005d52:	6023      	strmi	r3, [r4, #0]
 8005d54:	b91e      	cbnz	r6, 8005d5e <_printf_i+0x196>
 8005d56:	6823      	ldr	r3, [r4, #0]
 8005d58:	f023 0320 	bic.w	r3, r3, #32
 8005d5c:	6023      	str	r3, [r4, #0]
 8005d5e:	2310      	movs	r3, #16
 8005d60:	e7b0      	b.n	8005cc4 <_printf_i+0xfc>
 8005d62:	6823      	ldr	r3, [r4, #0]
 8005d64:	f043 0320 	orr.w	r3, r3, #32
 8005d68:	6023      	str	r3, [r4, #0]
 8005d6a:	2378      	movs	r3, #120	; 0x78
 8005d6c:	4828      	ldr	r0, [pc, #160]	; (8005e10 <_printf_i+0x248>)
 8005d6e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005d72:	e7e3      	b.n	8005d3c <_printf_i+0x174>
 8005d74:	0659      	lsls	r1, r3, #25
 8005d76:	bf48      	it	mi
 8005d78:	b2b6      	uxthmi	r6, r6
 8005d7a:	e7e6      	b.n	8005d4a <_printf_i+0x182>
 8005d7c:	4615      	mov	r5, r2
 8005d7e:	e7bb      	b.n	8005cf8 <_printf_i+0x130>
 8005d80:	682b      	ldr	r3, [r5, #0]
 8005d82:	6826      	ldr	r6, [r4, #0]
 8005d84:	6961      	ldr	r1, [r4, #20]
 8005d86:	1d18      	adds	r0, r3, #4
 8005d88:	6028      	str	r0, [r5, #0]
 8005d8a:	0635      	lsls	r5, r6, #24
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	d501      	bpl.n	8005d94 <_printf_i+0x1cc>
 8005d90:	6019      	str	r1, [r3, #0]
 8005d92:	e002      	b.n	8005d9a <_printf_i+0x1d2>
 8005d94:	0670      	lsls	r0, r6, #25
 8005d96:	d5fb      	bpl.n	8005d90 <_printf_i+0x1c8>
 8005d98:	8019      	strh	r1, [r3, #0]
 8005d9a:	2300      	movs	r3, #0
 8005d9c:	6123      	str	r3, [r4, #16]
 8005d9e:	4615      	mov	r5, r2
 8005da0:	e7ba      	b.n	8005d18 <_printf_i+0x150>
 8005da2:	682b      	ldr	r3, [r5, #0]
 8005da4:	1d1a      	adds	r2, r3, #4
 8005da6:	602a      	str	r2, [r5, #0]
 8005da8:	681d      	ldr	r5, [r3, #0]
 8005daa:	6862      	ldr	r2, [r4, #4]
 8005dac:	2100      	movs	r1, #0
 8005dae:	4628      	mov	r0, r5
 8005db0:	f7fa fa16 	bl	80001e0 <memchr>
 8005db4:	b108      	cbz	r0, 8005dba <_printf_i+0x1f2>
 8005db6:	1b40      	subs	r0, r0, r5
 8005db8:	6060      	str	r0, [r4, #4]
 8005dba:	6863      	ldr	r3, [r4, #4]
 8005dbc:	6123      	str	r3, [r4, #16]
 8005dbe:	2300      	movs	r3, #0
 8005dc0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005dc4:	e7a8      	b.n	8005d18 <_printf_i+0x150>
 8005dc6:	6923      	ldr	r3, [r4, #16]
 8005dc8:	462a      	mov	r2, r5
 8005dca:	4649      	mov	r1, r9
 8005dcc:	4640      	mov	r0, r8
 8005dce:	47d0      	blx	sl
 8005dd0:	3001      	adds	r0, #1
 8005dd2:	d0ab      	beq.n	8005d2c <_printf_i+0x164>
 8005dd4:	6823      	ldr	r3, [r4, #0]
 8005dd6:	079b      	lsls	r3, r3, #30
 8005dd8:	d413      	bmi.n	8005e02 <_printf_i+0x23a>
 8005dda:	68e0      	ldr	r0, [r4, #12]
 8005ddc:	9b03      	ldr	r3, [sp, #12]
 8005dde:	4298      	cmp	r0, r3
 8005de0:	bfb8      	it	lt
 8005de2:	4618      	movlt	r0, r3
 8005de4:	e7a4      	b.n	8005d30 <_printf_i+0x168>
 8005de6:	2301      	movs	r3, #1
 8005de8:	4632      	mov	r2, r6
 8005dea:	4649      	mov	r1, r9
 8005dec:	4640      	mov	r0, r8
 8005dee:	47d0      	blx	sl
 8005df0:	3001      	adds	r0, #1
 8005df2:	d09b      	beq.n	8005d2c <_printf_i+0x164>
 8005df4:	3501      	adds	r5, #1
 8005df6:	68e3      	ldr	r3, [r4, #12]
 8005df8:	9903      	ldr	r1, [sp, #12]
 8005dfa:	1a5b      	subs	r3, r3, r1
 8005dfc:	42ab      	cmp	r3, r5
 8005dfe:	dcf2      	bgt.n	8005de6 <_printf_i+0x21e>
 8005e00:	e7eb      	b.n	8005dda <_printf_i+0x212>
 8005e02:	2500      	movs	r5, #0
 8005e04:	f104 0619 	add.w	r6, r4, #25
 8005e08:	e7f5      	b.n	8005df6 <_printf_i+0x22e>
 8005e0a:	bf00      	nop
 8005e0c:	080060b5 	.word	0x080060b5
 8005e10:	080060c6 	.word	0x080060c6

08005e14 <_sbrk_r>:
 8005e14:	b538      	push	{r3, r4, r5, lr}
 8005e16:	4d06      	ldr	r5, [pc, #24]	; (8005e30 <_sbrk_r+0x1c>)
 8005e18:	2300      	movs	r3, #0
 8005e1a:	4604      	mov	r4, r0
 8005e1c:	4608      	mov	r0, r1
 8005e1e:	602b      	str	r3, [r5, #0]
 8005e20:	f7fa fea8 	bl	8000b74 <_sbrk>
 8005e24:	1c43      	adds	r3, r0, #1
 8005e26:	d102      	bne.n	8005e2e <_sbrk_r+0x1a>
 8005e28:	682b      	ldr	r3, [r5, #0]
 8005e2a:	b103      	cbz	r3, 8005e2e <_sbrk_r+0x1a>
 8005e2c:	6023      	str	r3, [r4, #0]
 8005e2e:	bd38      	pop	{r3, r4, r5, pc}
 8005e30:	20004a8c 	.word	0x20004a8c

08005e34 <__sread>:
 8005e34:	b510      	push	{r4, lr}
 8005e36:	460c      	mov	r4, r1
 8005e38:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005e3c:	f000 f8a0 	bl	8005f80 <_read_r>
 8005e40:	2800      	cmp	r0, #0
 8005e42:	bfab      	itete	ge
 8005e44:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8005e46:	89a3      	ldrhlt	r3, [r4, #12]
 8005e48:	181b      	addge	r3, r3, r0
 8005e4a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8005e4e:	bfac      	ite	ge
 8005e50:	6563      	strge	r3, [r4, #84]	; 0x54
 8005e52:	81a3      	strhlt	r3, [r4, #12]
 8005e54:	bd10      	pop	{r4, pc}

08005e56 <__swrite>:
 8005e56:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005e5a:	461f      	mov	r7, r3
 8005e5c:	898b      	ldrh	r3, [r1, #12]
 8005e5e:	05db      	lsls	r3, r3, #23
 8005e60:	4605      	mov	r5, r0
 8005e62:	460c      	mov	r4, r1
 8005e64:	4616      	mov	r6, r2
 8005e66:	d505      	bpl.n	8005e74 <__swrite+0x1e>
 8005e68:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005e6c:	2302      	movs	r3, #2
 8005e6e:	2200      	movs	r2, #0
 8005e70:	f000 f868 	bl	8005f44 <_lseek_r>
 8005e74:	89a3      	ldrh	r3, [r4, #12]
 8005e76:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005e7a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005e7e:	81a3      	strh	r3, [r4, #12]
 8005e80:	4632      	mov	r2, r6
 8005e82:	463b      	mov	r3, r7
 8005e84:	4628      	mov	r0, r5
 8005e86:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005e8a:	f000 b817 	b.w	8005ebc <_write_r>

08005e8e <__sseek>:
 8005e8e:	b510      	push	{r4, lr}
 8005e90:	460c      	mov	r4, r1
 8005e92:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005e96:	f000 f855 	bl	8005f44 <_lseek_r>
 8005e9a:	1c43      	adds	r3, r0, #1
 8005e9c:	89a3      	ldrh	r3, [r4, #12]
 8005e9e:	bf15      	itete	ne
 8005ea0:	6560      	strne	r0, [r4, #84]	; 0x54
 8005ea2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8005ea6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8005eaa:	81a3      	strheq	r3, [r4, #12]
 8005eac:	bf18      	it	ne
 8005eae:	81a3      	strhne	r3, [r4, #12]
 8005eb0:	bd10      	pop	{r4, pc}

08005eb2 <__sclose>:
 8005eb2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005eb6:	f000 b813 	b.w	8005ee0 <_close_r>
	...

08005ebc <_write_r>:
 8005ebc:	b538      	push	{r3, r4, r5, lr}
 8005ebe:	4d07      	ldr	r5, [pc, #28]	; (8005edc <_write_r+0x20>)
 8005ec0:	4604      	mov	r4, r0
 8005ec2:	4608      	mov	r0, r1
 8005ec4:	4611      	mov	r1, r2
 8005ec6:	2200      	movs	r2, #0
 8005ec8:	602a      	str	r2, [r5, #0]
 8005eca:	461a      	mov	r2, r3
 8005ecc:	f7fa fe01 	bl	8000ad2 <_write>
 8005ed0:	1c43      	adds	r3, r0, #1
 8005ed2:	d102      	bne.n	8005eda <_write_r+0x1e>
 8005ed4:	682b      	ldr	r3, [r5, #0]
 8005ed6:	b103      	cbz	r3, 8005eda <_write_r+0x1e>
 8005ed8:	6023      	str	r3, [r4, #0]
 8005eda:	bd38      	pop	{r3, r4, r5, pc}
 8005edc:	20004a8c 	.word	0x20004a8c

08005ee0 <_close_r>:
 8005ee0:	b538      	push	{r3, r4, r5, lr}
 8005ee2:	4d06      	ldr	r5, [pc, #24]	; (8005efc <_close_r+0x1c>)
 8005ee4:	2300      	movs	r3, #0
 8005ee6:	4604      	mov	r4, r0
 8005ee8:	4608      	mov	r0, r1
 8005eea:	602b      	str	r3, [r5, #0]
 8005eec:	f7fa fe0d 	bl	8000b0a <_close>
 8005ef0:	1c43      	adds	r3, r0, #1
 8005ef2:	d102      	bne.n	8005efa <_close_r+0x1a>
 8005ef4:	682b      	ldr	r3, [r5, #0]
 8005ef6:	b103      	cbz	r3, 8005efa <_close_r+0x1a>
 8005ef8:	6023      	str	r3, [r4, #0]
 8005efa:	bd38      	pop	{r3, r4, r5, pc}
 8005efc:	20004a8c 	.word	0x20004a8c

08005f00 <_fstat_r>:
 8005f00:	b538      	push	{r3, r4, r5, lr}
 8005f02:	4d07      	ldr	r5, [pc, #28]	; (8005f20 <_fstat_r+0x20>)
 8005f04:	2300      	movs	r3, #0
 8005f06:	4604      	mov	r4, r0
 8005f08:	4608      	mov	r0, r1
 8005f0a:	4611      	mov	r1, r2
 8005f0c:	602b      	str	r3, [r5, #0]
 8005f0e:	f7fa fe08 	bl	8000b22 <_fstat>
 8005f12:	1c43      	adds	r3, r0, #1
 8005f14:	d102      	bne.n	8005f1c <_fstat_r+0x1c>
 8005f16:	682b      	ldr	r3, [r5, #0]
 8005f18:	b103      	cbz	r3, 8005f1c <_fstat_r+0x1c>
 8005f1a:	6023      	str	r3, [r4, #0]
 8005f1c:	bd38      	pop	{r3, r4, r5, pc}
 8005f1e:	bf00      	nop
 8005f20:	20004a8c 	.word	0x20004a8c

08005f24 <_isatty_r>:
 8005f24:	b538      	push	{r3, r4, r5, lr}
 8005f26:	4d06      	ldr	r5, [pc, #24]	; (8005f40 <_isatty_r+0x1c>)
 8005f28:	2300      	movs	r3, #0
 8005f2a:	4604      	mov	r4, r0
 8005f2c:	4608      	mov	r0, r1
 8005f2e:	602b      	str	r3, [r5, #0]
 8005f30:	f7fa fe07 	bl	8000b42 <_isatty>
 8005f34:	1c43      	adds	r3, r0, #1
 8005f36:	d102      	bne.n	8005f3e <_isatty_r+0x1a>
 8005f38:	682b      	ldr	r3, [r5, #0]
 8005f3a:	b103      	cbz	r3, 8005f3e <_isatty_r+0x1a>
 8005f3c:	6023      	str	r3, [r4, #0]
 8005f3e:	bd38      	pop	{r3, r4, r5, pc}
 8005f40:	20004a8c 	.word	0x20004a8c

08005f44 <_lseek_r>:
 8005f44:	b538      	push	{r3, r4, r5, lr}
 8005f46:	4d07      	ldr	r5, [pc, #28]	; (8005f64 <_lseek_r+0x20>)
 8005f48:	4604      	mov	r4, r0
 8005f4a:	4608      	mov	r0, r1
 8005f4c:	4611      	mov	r1, r2
 8005f4e:	2200      	movs	r2, #0
 8005f50:	602a      	str	r2, [r5, #0]
 8005f52:	461a      	mov	r2, r3
 8005f54:	f7fa fe00 	bl	8000b58 <_lseek>
 8005f58:	1c43      	adds	r3, r0, #1
 8005f5a:	d102      	bne.n	8005f62 <_lseek_r+0x1e>
 8005f5c:	682b      	ldr	r3, [r5, #0]
 8005f5e:	b103      	cbz	r3, 8005f62 <_lseek_r+0x1e>
 8005f60:	6023      	str	r3, [r4, #0]
 8005f62:	bd38      	pop	{r3, r4, r5, pc}
 8005f64:	20004a8c 	.word	0x20004a8c

08005f68 <__malloc_lock>:
 8005f68:	4801      	ldr	r0, [pc, #4]	; (8005f70 <__malloc_lock+0x8>)
 8005f6a:	f7ff bb1d 	b.w	80055a8 <__retarget_lock_acquire_recursive>
 8005f6e:	bf00      	nop
 8005f70:	20004a80 	.word	0x20004a80

08005f74 <__malloc_unlock>:
 8005f74:	4801      	ldr	r0, [pc, #4]	; (8005f7c <__malloc_unlock+0x8>)
 8005f76:	f7ff bb18 	b.w	80055aa <__retarget_lock_release_recursive>
 8005f7a:	bf00      	nop
 8005f7c:	20004a80 	.word	0x20004a80

08005f80 <_read_r>:
 8005f80:	b538      	push	{r3, r4, r5, lr}
 8005f82:	4d07      	ldr	r5, [pc, #28]	; (8005fa0 <_read_r+0x20>)
 8005f84:	4604      	mov	r4, r0
 8005f86:	4608      	mov	r0, r1
 8005f88:	4611      	mov	r1, r2
 8005f8a:	2200      	movs	r2, #0
 8005f8c:	602a      	str	r2, [r5, #0]
 8005f8e:	461a      	mov	r2, r3
 8005f90:	f7fa fd82 	bl	8000a98 <_read>
 8005f94:	1c43      	adds	r3, r0, #1
 8005f96:	d102      	bne.n	8005f9e <_read_r+0x1e>
 8005f98:	682b      	ldr	r3, [r5, #0]
 8005f9a:	b103      	cbz	r3, 8005f9e <_read_r+0x1e>
 8005f9c:	6023      	str	r3, [r4, #0]
 8005f9e:	bd38      	pop	{r3, r4, r5, pc}
 8005fa0:	20004a8c 	.word	0x20004a8c

08005fa4 <_init>:
 8005fa4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005fa6:	bf00      	nop
 8005fa8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005faa:	bc08      	pop	{r3}
 8005fac:	469e      	mov	lr, r3
 8005fae:	4770      	bx	lr

08005fb0 <_fini>:
 8005fb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005fb2:	bf00      	nop
 8005fb4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005fb6:	bc08      	pop	{r3}
 8005fb8:	469e      	mov	lr, r3
 8005fba:	4770      	bx	lr
