#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Feb 14 15:46:33 2019
# Process ID: 6452
# Current directory: C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Integer_Datapath_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9220 C:\Users\Jesus Luciano\Desktop\Computer_Architecture\Integer_Datapath_1\Integer_Datapath_1.xpr
# Log file: C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Integer_Datapath_1/vivado.log
# Journal file: C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Integer_Datapath_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Integer_Datapath_1/Integer_Datapath_1.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 793.133 ; gain = 86.664
update_compile_order -fileset sources_1
close [ open {C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Integer_Datapath_1/Integer_Datapath_1.srcs/sources_1/new/reg32.v} w ]
add_files {{C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Integer_Datapath_1/Integer_Datapath_1.srcs/sources_1/new/reg32.v}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Integer_Datapath_1/Integer_Datapath_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Integer_Datapath_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Integer_Datapath_1/Integer_Datapath_1.sim/sim_1/behav/xsim/IntReg_Lab3.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Integer_Datapath_1/Integer_Datapath_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Integer_Datapath_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Integer_Datapath_1/Integer_Datapath_1.srcs/sources_1/imports/Computer_Architecture/ALU/ALU.srcs/sources_1/new/DIV_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Integer_Datapath_1/Integer_Datapath_1.srcs/sources_1/new/Integer_Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Integer_Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Integer_Datapath_1/Integer_Datapath_1.srcs/sources_1/imports/Computer_Architecture/ALU/ALU.srcs/sources_1/new/MIPS_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Integer_Datapath_1/Integer_Datapath_1.srcs/sources_1/imports/Computer_Architecture/ALU/ALU.srcs/sources_1/new/MPY_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPY_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Integer_Datapath_1/Integer_Datapath_1.srcs/sources_1/imports/Computer_Architecture/ALU/ALU.srcs/sources_1/new/alu_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Integer_Datapath_1/Integer_Datapath_1.srcs/sources_1/new/reg32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Integer_Datapath_1/Integer_Datapath_1.srcs/sources_1/imports/Computer_Architecture/Register_File/Register_File.srcs/sources_1/new/regfile32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Integer_Datapath_1/Integer_Datapath_1.srcs/sim_1/new/Integer_Datapath_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Integer_Datapath_TB
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Integer_Datapath_1/Integer_Datapath_1.srcs/sim_1/new/Integer_Datapath_TB.v:160]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Integer_Datapath_1/Integer_Datapath_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto e19c1396e3c24296913adf574472e627 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Integer_Datapath_TB_behav xil_defaultlib.Integer_Datapath_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg32
Compiling module xil_defaultlib.MIPS_32
Compiling module xil_defaultlib.DIV_32
Compiling module xil_defaultlib.MPY_32
Compiling module xil_defaultlib.alu_32
Compiling module xil_defaultlib.regfile32
Compiling module xil_defaultlib.Integer_Datapath
Compiling module xil_defaultlib.Integer_Datapath_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Integer_Datapath_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Integer_Datapath_1/Integer_Datapath_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Integer_Datapath_TB_behav -key {Behavioral:sim_1:Functional:Integer_Datapath_TB} -tclbatch {Integer_Datapath_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Integer_Datapath_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 
 ( 1 ) - I n i t i a l  C o n t e n t s  o f  M e m o r y
 
Time:   36.0 ps  | Register[ 0] = 00000000
Time:   46.0 ps  | Register[ 1] = 12345678
Time:   56.0 ps  | Register[ 2] = 89abcdef
Time:   66.0 ps  | Register[ 3] = a5a5a5a5
Time:   76.0 ps  | Register[ 4] = 5a5a5a5a
Time:   86.0 ps  | Register[ 5] = 2468ace0
Time:   96.0 ps  | Register[ 6] = 13579bdf
Time:  106.0 ps  | Register[ 7] = 0f0f0f0f
Time:  116.0 ps  | Register[ 8] = f0f0f0f0
Time:  126.0 ps  | Register[ 9] = 00000009
Time:  136.0 ps  | Register[10] = 0000000a
Time:  146.0 ps  | Register[11] = 0000000b
Time:  156.0 ps  | Register[12] = 0000000c
Time:  166.0 ps  | Register[13] = 0000000d
Time:  176.0 ps  | Register[14] = fffffff8
Time:  186.0 ps  | Register[15] = 000075cc
 
Displaying Final Contents of Memory
Time:  356.0 ps  | Register[ 0] = 00000000
Time:  366.0 ps  | Register[ 1] = ffffffff
Time:  376.0 ps  | Register[ 2] = 00000007
Time:  386.0 ps  | Register[ 3] = 2d2d2d2d
Time:  396.0 ps  | Register[ 4] = 48d159c0
Time:  406.0 ps  | Register[ 5] = fffff147
Time:  416.0 ps  | Register[ 6] = 00000004
Time:  426.0 ps  | Register[ 7] = ffffffc9
Time:  436.0 ps  | Register[ 8] = ffffffff
Time:  446.0 ps  | Register[ 9] = ffffffea
Time:  456.0 ps  | Register[10] = fffffff6
Time:  466.0 ps  | Register[11] = fffffff4
Time:  476.0 ps  | Register[12] = abcdef01
Time:  486.0 ps  | Register[13] = 100100c0
Time:  496.0 ps  | Register[14] = fffffff8
Time:  506.0 ps  | Register[15] = 000075cc
 
$finish called at time : 506 ns : File "C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Integer_Datapath_1/Integer_Datapath_1.srcs/sim_1/new/Integer_Datapath_TB.v" Line 140
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Integer_Datapath_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 853.652 ; gain = 16.574
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Integer_Datapath_1/Integer_Datapath_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Integer_Datapath_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Integer_Datapath_1/Integer_Datapath_1.sim/sim_1/behav/xsim/IntReg_Lab3.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Integer_Datapath_1/Integer_Datapath_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Integer_Datapath_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Integer_Datapath_1/Integer_Datapath_1.srcs/sources_1/imports/Computer_Architecture/ALU/ALU.srcs/sources_1/new/DIV_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Integer_Datapath_1/Integer_Datapath_1.srcs/sources_1/new/Integer_Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Integer_Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Integer_Datapath_1/Integer_Datapath_1.srcs/sources_1/imports/Computer_Architecture/ALU/ALU.srcs/sources_1/new/MIPS_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Integer_Datapath_1/Integer_Datapath_1.srcs/sources_1/imports/Computer_Architecture/ALU/ALU.srcs/sources_1/new/MPY_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPY_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Integer_Datapath_1/Integer_Datapath_1.srcs/sources_1/imports/Computer_Architecture/ALU/ALU.srcs/sources_1/new/alu_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Integer_Datapath_1/Integer_Datapath_1.srcs/sources_1/new/reg32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Integer_Datapath_1/Integer_Datapath_1.srcs/sources_1/imports/Computer_Architecture/Register_File/Register_File.srcs/sources_1/new/regfile32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Integer_Datapath_1/Integer_Datapath_1.srcs/sim_1/new/Integer_Datapath_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Integer_Datapath_TB
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Integer_Datapath_1/Integer_Datapath_1.srcs/sim_1/new/Integer_Datapath_TB.v:233]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Integer_Datapath_1/Integer_Datapath_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto e19c1396e3c24296913adf574472e627 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Integer_Datapath_TB_behav xil_defaultlib.Integer_Datapath_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg32
Compiling module xil_defaultlib.MIPS_32
Compiling module xil_defaultlib.DIV_32
Compiling module xil_defaultlib.MPY_32
Compiling module xil_defaultlib.alu_32
Compiling module xil_defaultlib.regfile32
Compiling module xil_defaultlib.Integer_Datapath
Compiling module xil_defaultlib.Integer_Datapath_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Integer_Datapath_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Integer_Datapath_1/Integer_Datapath_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Integer_Datapath_TB_behav -key {Behavioral:sim_1:Functional:Integer_Datapath_TB} -tclbatch {Integer_Datapath_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Integer_Datapath_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 
 ( 1 ) - I n i t i a l  C o n t e n t s  o f  M e m o r y
 
Time:   36.0 ps  | Register[ 0] = 00000000
Time:   46.0 ps  | Register[ 1] = 12345678
Time:   56.0 ps  | Register[ 2] = 89abcdef
Time:   66.0 ps  | Register[ 3] = a5a5a5a5
Time:   76.0 ps  | Register[ 4] = 5a5a5a5a
Time:   86.0 ps  | Register[ 5] = 2468ace0
Time:   96.0 ps  | Register[ 6] = 13579bdf
Time:  106.0 ps  | Register[ 7] = 0f0f0f0f
Time:  116.0 ps  | Register[ 8] = f0f0f0f0
Time:  126.0 ps  | Register[ 9] = 00000009
Time:  136.0 ps  | Register[10] = 0000000a
Time:  146.0 ps  | Register[11] = 0000000b
Time:  156.0 ps  | Register[12] = 0000000c
Time:  166.0 ps  | Register[13] = 0000000d
Time:  176.0 ps  | Register[14] = fffffff8
Time:  186.0 ps  | Register[15] = 000075cc
 
 (2) F i n a l  C o n t e n t s  o f  M e m o r y 
Time:  356.0 ps  | Register[ 0] = 00000000
Time:  366.0 ps  | Register[ 1] = ffffffff
Time:  376.0 ps  | Register[ 2] = 00000007
Time:  386.0 ps  | Register[ 3] = 2d2d2d2d
Time:  396.0 ps  | Register[ 4] = 48d159c0
Time:  406.0 ps  | Register[ 5] = fffff147
Time:  416.0 ps  | Register[ 6] = 00000004
Time:  426.0 ps  | Register[ 7] = ffffffc9
Time:  436.0 ps  | Register[ 8] = ffffffff
Time:  446.0 ps  | Register[ 9] = ffffffea
Time:  456.0 ps  | Register[10] = fffffff6
Time:  466.0 ps  | Register[11] = fffffff4
Time:  476.0 ps  | Register[12] = abcdef01
Time:  486.0 ps  | Register[13] = 100100c0
Time:  496.0 ps  | Register[14] = fffffff8
Time:  506.0 ps  | Register[15] = 000075cc
 
$finish called at time : 506 ns : File "C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Integer_Datapath_1/Integer_Datapath_1.srcs/sim_1/new/Integer_Datapath_TB.v" Line 213
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Integer_Datapath_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 860.547 ; gain = 2.938
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Integer_Datapath_1/Integer_Datapath_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Integer_Datapath_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Integer_Datapath_1/Integer_Datapath_1.sim/sim_1/behav/xsim/IntReg_Lab3.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Integer_Datapath_1/Integer_Datapath_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Integer_Datapath_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Integer_Datapath_1/Integer_Datapath_1.srcs/sources_1/imports/Computer_Architecture/ALU/ALU.srcs/sources_1/new/DIV_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Integer_Datapath_1/Integer_Datapath_1.srcs/sources_1/new/Integer_Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Integer_Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Integer_Datapath_1/Integer_Datapath_1.srcs/sources_1/imports/Computer_Architecture/ALU/ALU.srcs/sources_1/new/MIPS_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Integer_Datapath_1/Integer_Datapath_1.srcs/sources_1/imports/Computer_Architecture/ALU/ALU.srcs/sources_1/new/MPY_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPY_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Integer_Datapath_1/Integer_Datapath_1.srcs/sources_1/imports/Computer_Architecture/ALU/ALU.srcs/sources_1/new/alu_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Integer_Datapath_1/Integer_Datapath_1.srcs/sources_1/new/reg32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Integer_Datapath_1/Integer_Datapath_1.srcs/sources_1/imports/Computer_Architecture/Register_File/Register_File.srcs/sources_1/new/regfile32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Integer_Datapath_1/Integer_Datapath_1.srcs/sim_1/new/Integer_Datapath_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Integer_Datapath_TB
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Integer_Datapath_1/Integer_Datapath_1.srcs/sim_1/new/Integer_Datapath_TB.v:234]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Integer_Datapath_1/Integer_Datapath_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto e19c1396e3c24296913adf574472e627 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Integer_Datapath_TB_behav xil_defaultlib.Integer_Datapath_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg32
Compiling module xil_defaultlib.MIPS_32
Compiling module xil_defaultlib.DIV_32
Compiling module xil_defaultlib.MPY_32
Compiling module xil_defaultlib.alu_32
Compiling module xil_defaultlib.regfile32
Compiling module xil_defaultlib.Integer_Datapath
Compiling module xil_defaultlib.Integer_Datapath_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Integer_Datapath_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Integer_Datapath_1/Integer_Datapath_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Integer_Datapath_TB_behav -key {Behavioral:sim_1:Functional:Integer_Datapath_TB} -tclbatch {Integer_Datapath_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Integer_Datapath_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 
 ( 1 ) - I n i t i a l  C o n t e n t s  o f  M e m o r y
 
Time:   36.0 ps  | Register[ 0] = 00000000
Time:   46.0 ps  | Register[ 1] = 12345678
Time:   56.0 ps  | Register[ 2] = 89abcdef
Time:   66.0 ps  | Register[ 3] = a5a5a5a5
Time:   76.0 ps  | Register[ 4] = 5a5a5a5a
Time:   86.0 ps  | Register[ 5] = 2468ace0
Time:   96.0 ps  | Register[ 6] = 13579bdf
Time:  106.0 ps  | Register[ 7] = 0f0f0f0f
Time:  116.0 ps  | Register[ 8] = f0f0f0f0
Time:  126.0 ps  | Register[ 9] = 00000009
Time:  136.0 ps  | Register[10] = 0000000a
Time:  146.0 ps  | Register[11] = 0000000b
Time:  156.0 ps  | Register[12] = 0000000c
Time:  166.0 ps  | Register[13] = 0000000d
Time:  176.0 ps  | Register[14] = fffffff8
Time:  186.0 ps  | Register[15] = 000075cc
 
 (2) F i n a l  C o n t e n t s  o f  M e m o r y 
 
Time:  356.0 ps  | Register[ 0] = 00000000
Time:  366.0 ps  | Register[ 1] = ffffffff
Time:  376.0 ps  | Register[ 2] = 00000007
Time:  386.0 ps  | Register[ 3] = 2d2d2d2d
Time:  396.0 ps  | Register[ 4] = 48d159c0
Time:  406.0 ps  | Register[ 5] = fffff147
Time:  416.0 ps  | Register[ 6] = 00000004
Time:  426.0 ps  | Register[ 7] = ffffffc9
Time:  436.0 ps  | Register[ 8] = ffffffff
Time:  446.0 ps  | Register[ 9] = ffffffea
Time:  456.0 ps  | Register[10] = fffffff6
Time:  466.0 ps  | Register[11] = fffffff4
Time:  476.0 ps  | Register[12] = abcdef01
Time:  486.0 ps  | Register[13] = 100100c0
Time:  496.0 ps  | Register[14] = fffffff8
Time:  506.0 ps  | Register[15] = 000075cc
 
$finish called at time : 506 ns : File "C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Integer_Datapath_1/Integer_Datapath_1.srcs/sim_1/new/Integer_Datapath_TB.v" Line 214
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Integer_Datapath_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 861.398 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Integer_Datapath_1/Integer_Datapath_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Integer_Datapath_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Integer_Datapath_1/Integer_Datapath_1.sim/sim_1/behav/xsim/IntReg_Lab3.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Integer_Datapath_1/Integer_Datapath_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Integer_Datapath_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Integer_Datapath_1/Integer_Datapath_1.srcs/sources_1/imports/Computer_Architecture/ALU/ALU.srcs/sources_1/new/DIV_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Integer_Datapath_1/Integer_Datapath_1.srcs/sources_1/new/Integer_Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Integer_Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Integer_Datapath_1/Integer_Datapath_1.srcs/sources_1/imports/Computer_Architecture/ALU/ALU.srcs/sources_1/new/MIPS_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Integer_Datapath_1/Integer_Datapath_1.srcs/sources_1/imports/Computer_Architecture/ALU/ALU.srcs/sources_1/new/MPY_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPY_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Integer_Datapath_1/Integer_Datapath_1.srcs/sources_1/imports/Computer_Architecture/ALU/ALU.srcs/sources_1/new/alu_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Integer_Datapath_1/Integer_Datapath_1.srcs/sources_1/new/reg32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Integer_Datapath_1/Integer_Datapath_1.srcs/sources_1/imports/Computer_Architecture/Register_File/Register_File.srcs/sources_1/new/regfile32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Integer_Datapath_1/Integer_Datapath_1.srcs/sim_1/new/Integer_Datapath_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Integer_Datapath_TB
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Integer_Datapath_1/Integer_Datapath_1.srcs/sim_1/new/Integer_Datapath_TB.v:234]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Integer_Datapath_1/Integer_Datapath_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto e19c1396e3c24296913adf574472e627 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Integer_Datapath_TB_behav xil_defaultlib.Integer_Datapath_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg32
Compiling module xil_defaultlib.MIPS_32
Compiling module xil_defaultlib.DIV_32
Compiling module xil_defaultlib.MPY_32
Compiling module xil_defaultlib.alu_32
Compiling module xil_defaultlib.regfile32
Compiling module xil_defaultlib.Integer_Datapath
Compiling module xil_defaultlib.Integer_Datapath_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Integer_Datapath_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Integer_Datapath_1/Integer_Datapath_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Integer_Datapath_TB_behav -key {Behavioral:sim_1:Functional:Integer_Datapath_TB} -tclbatch {Integer_Datapath_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Integer_Datapath_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 
 ( 1 ) - I n i t i a l  C o n t e n t s  o f  M e m o r y
 
Time:   36.0 ps  | Register[ 0] = 00000000
Time:   46.0 ps  | Register[ 1] = 12345678
Time:   56.0 ps  | Register[ 2] = 89abcdef
Time:   66.0 ps  | Register[ 3] = a5a5a5a5
Time:   76.0 ps  | Register[ 4] = 5a5a5a5a
Time:   86.0 ps  | Register[ 5] = 2468ace0
Time:   96.0 ps  | Register[ 6] = 13579bdf
Time:  106.0 ps  | Register[ 7] = 0f0f0f0f
Time:  116.0 ps  | Register[ 8] = f0f0f0f0
Time:  126.0 ps  | Register[ 9] = 00000009
Time:  136.0 ps  | Register[10] = 0000000a
Time:  146.0 ps  | Register[11] = 0000000b
Time:  156.0 ps  | Register[12] = 0000000c
Time:  166.0 ps  | Register[13] = 0000000d
Time:  176.0 ps  | Register[14] = fffffff8
Time:  186.0 ps  | Register[15] = 000075cc
 
 (2) - F i n a l  C o n t e n t s  o f  M e m o r y 
 
Time:  356.0 ps  | Register[ 0] = 00000000
Time:  366.0 ps  | Register[ 1] = ffffffff
Time:  376.0 ps  | Register[ 2] = 00000007
Time:  386.0 ps  | Register[ 3] = 2d2d2d2d
Time:  396.0 ps  | Register[ 4] = 48d159c0
Time:  406.0 ps  | Register[ 5] = fffff147
Time:  416.0 ps  | Register[ 6] = 00000004
Time:  426.0 ps  | Register[ 7] = ffffffc9
Time:  436.0 ps  | Register[ 8] = ffffffff
Time:  446.0 ps  | Register[ 9] = ffffffea
Time:  456.0 ps  | Register[10] = fffffff6
Time:  466.0 ps  | Register[11] = fffffff4
Time:  476.0 ps  | Register[12] = abcdef01
Time:  486.0 ps  | Register[13] = 100100c0
Time:  496.0 ps  | Register[14] = fffffff8
Time:  506.0 ps  | Register[15] = 000075cc
 
$finish called at time : 506 ns : File "C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Integer_Datapath_1/Integer_Datapath_1.srcs/sim_1/new/Integer_Datapath_TB.v" Line 214
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Integer_Datapath_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 862.027 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Feb 14 16:41:17 2019...
