// Seed: 2263618094
module module_0 (
    input tri1 id_0,
    input supply0 id_1,
    output wand id_2,
    output tri1 id_3,
    input supply1 id_4,
    input wor id_5,
    input tri1 id_6,
    output uwire id_7,
    input uwire id_8,
    output supply0 id_9,
    input wire id_10,
    input tri0 id_11
    , id_34,
    output tri id_12,
    output wand id_13,
    output tri id_14,
    input tri0 id_15,
    input uwire id_16,
    output tri0 id_17,
    output supply1 id_18,
    input tri1 id_19,
    input tri1 id_20
    , id_35,
    input tri id_21,
    input supply0 id_22,
    input tri0 id_23,
    input supply1 id_24,
    output tri1 id_25,
    input supply0 id_26,
    input wor id_27,
    output wor id_28,
    input supply0 id_29,
    input wor id_30,
    output wor id_31,
    input wire id_32
);
endmodule
module module_1 #(
    parameter id_0 = 32'd28,
    parameter id_3 = 32'd41,
    parameter id_6 = 32'd50
) (
    input tri _id_0,
    input uwire id_1,
    output supply0 id_2,
    input wor _id_3,
    output supply0 id_4
);
  wire _id_6;
  assign id_4 = 1'b0;
  wire  [1 'd0 : id_3] id_7;
  logic [ id_6 : id_0] id_8;
  ;
  always disable id_9;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_4,
      id_2,
      id_1,
      id_1,
      id_1,
      id_4,
      id_1,
      id_2,
      id_1,
      id_1,
      id_2,
      id_2,
      id_2,
      id_1,
      id_1,
      id_4,
      id_4,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_4,
      id_1,
      id_1,
      id_2,
      id_1,
      id_1,
      id_4,
      id_1
  );
endmodule
