Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /nfs/xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot test_pulse_gen_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.test_pulse_gen xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "test_pulse_gen_time_impl.sdf", for root module "test_pulse_gen/pgen0".
WARNING: [XSIM 43-3477] Unable to find hierarchical path /test_pulse_gen/pgen0/ppulse.cpt[0]_i_1 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /test_pulse_gen/pgen0/ppulse.cpt[1]_i_1 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /test_pulse_gen/pgen0/ppulse.cpt[2]_i_1 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /test_pulse_gen/pgen0/ppulse.cpt_reg[0] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /test_pulse_gen/pgen0/ppulse.cpt_reg[1] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /test_pulse_gen/pgen0/ppulse.cpt_reg[2] in the HDL hierarchy, annotation will be skipped.
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "test_pulse_gen_time_impl.sdf", for root module "test_pulse_gen/pgen0".
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1(INIT=2'b01)
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2(INIT=4'b010)
Compiling module simprims_ver.LUT4(INIT=16'b010101010000000)
Compiling module xil_defaultlib.pulse_gen
Compiling architecture behaviour of entity xil_defaultlib.test_pulse_gen
Built simulation snapshot test_pulse_gen_time_impl
