verilog xil_defaultlib --include "C:/Xilinx/Vivado/2020.2/data/xilinx_vip/include" --include "../../../../reduced_version.gen/sources_1/bd/base/ipshared/ec67/hdl" --include "../../../../reduced_version.gen/sources_1/bd/base/ipshared/7860/hdl" --include "../../../../reduced_version.gen/sources_1/bd/base/ipshared/8713/hdl" --include "../../../../reduced_version.gen/sources_1/bd/base/ipshared/34f8/hdl" --include "../../../../reduced_version.gen/sources_1/bd/base/ipshared/d0f7" \
"../../../../reduced_version.gen/sources_1/bd/base/ip/base_xbar_6/sim/base_xbar_6.v" \
"../../../../reduced_version.gen/sources_1/bd/base/ip/base_xbar_9/sim/base_xbar_9.v" \
"../../../../reduced_version.gen/sources_1/bd/base/ip/base_xbar_10/sim/base_xbar_10.v" \
"../../../../reduced_version.gen/sources_1/bd/base/ip/base_axis_register_slice_0_0/sim/base_axis_register_slice_0_0.v" \
"../../../../reduced_version.gen/sources_1/bd/base/ipshared/a035/hdl/verilog/color_convert_control_s_axi.v" \
"../../../../reduced_version.gen/sources_1/bd/base/ipshared/a035/hdl/verilog/color_convert_mul_10s_8ns_18_1_1.v" \
"../../../../reduced_version.gen/sources_1/bd/base/ipshared/a035/hdl/verilog/color_convert_regslice_both.v" \
"../../../../reduced_version.gen/sources_1/bd/base/ipshared/a035/hdl/verilog/color_convert.v" \
"../../../../reduced_version.gen/sources_1/bd/base/ip/base_color_convert_0/sim/base_color_convert_0.v" \
"../../../../reduced_version.gen/sources_1/bd/base/ipshared/4b6f/color_swap.v" \
"../../../../reduced_version.gen/sources_1/bd/base/ip/base_color_swap_0_0/sim/base_color_swap_0_0.v" \
"../../../../reduced_version.gen/sources_1/bd/base/ip/base_v_vid_in_axi4s_0_0/sim/base_v_vid_in_axi4s_0_0.v" \
"../../../../reduced_version.gen/sources_1/bd/base/ipshared/431d/hdl/verilog/pixel_pack_control_s_axi.v" \
"../../../../reduced_version.gen/sources_1/bd/base/ipshared/431d/hdl/verilog/pixel_pack_regslice_both.v" \
"../../../../reduced_version.gen/sources_1/bd/base/ipshared/431d/hdl/verilog/pixel_pack.v" \
"../../../../reduced_version.gen/sources_1/bd/base/ip/base_pixel_pack_0/sim/base_pixel_pack_0.v" \
"../../../../reduced_version.gen/sources_1/bd/base/ip/base_axis_register_slice_0_1/sim/base_axis_register_slice_0_1.v" \
"../../../../reduced_version.gen/sources_1/bd/base/ip/base_color_convert_1/sim/base_color_convert_1.v" \
"../../../../reduced_version.gen/sources_1/bd/base/ipshared/9097/src/mmcme2_drp.v" \
"../../../../reduced_version.gen/sources_1/bd/base/ip/base_color_swap_0_1/sim/base_color_swap_0_1.v" \
"../../../../reduced_version.gen/sources_1/bd/base/ip/base_v_axi4s_vid_out_0_0/sim/base_v_axi4s_vid_out_0_0.v" \
"../../../../reduced_version.gen/sources_1/bd/base/ipshared/0fad/hdl/verilog/pixel_unpack_control_s_axi.v" \
"../../../../reduced_version.gen/sources_1/bd/base/ipshared/0fad/hdl/verilog/pixel_unpack_regslice_both.v" \
"../../../../reduced_version.gen/sources_1/bd/base/ipshared/0fad/hdl/verilog/pixel_unpack.v" \
"../../../../reduced_version.gen/sources_1/bd/base/ip/base_pixel_unpack_0/sim/base_pixel_unpack_0.v" \
"../../../../reduced_version.gen/sources_1/bd/base/ip/base_xlconcat_0_0/sim/base_xlconcat_0_0.v" \
"../../../../reduced_version.gen/sources_1/bd/base/ip/base_ps7_0_0/sim/base_ps7_0_0.v" \
"../../../../reduced_version.gen/sources_1/bd/base/ip/base_clk_wiz_0_0/base_clk_wiz_0_0_clk_wiz.v" \
"../../../../reduced_version.gen/sources_1/bd/base/ip/base_clk_wiz_0_0/base_clk_wiz_0_0.v" \
"../../../../reduced_version.gen/sources_1/bd/base/ip/base_xadc_wiz_0_0/base_xadc_wiz_0_0.v" \
"../../../../reduced_version.gen/sources_1/bd/base/ip/base_axis_subset_converter_0_0/hdl/tdata_base_axis_subset_converter_0_0.v" \
"../../../../reduced_version.gen/sources_1/bd/base/ip/base_axis_subset_converter_0_0/hdl/tuser_base_axis_subset_converter_0_0.v" \
"../../../../reduced_version.gen/sources_1/bd/base/ip/base_axis_subset_converter_0_0/hdl/tstrb_base_axis_subset_converter_0_0.v" \
"../../../../reduced_version.gen/sources_1/bd/base/ip/base_axis_subset_converter_0_0/hdl/tkeep_base_axis_subset_converter_0_0.v" \
"../../../../reduced_version.gen/sources_1/bd/base/ip/base_axis_subset_converter_0_0/hdl/tid_base_axis_subset_converter_0_0.v" \
"../../../../reduced_version.gen/sources_1/bd/base/ip/base_axis_subset_converter_0_0/hdl/tdest_base_axis_subset_converter_0_0.v" \
"../../../../reduced_version.gen/sources_1/bd/base/ip/base_axis_subset_converter_0_0/hdl/tlast_base_axis_subset_converter_0_0.v" \
"../../../../reduced_version.gen/sources_1/bd/base/ip/base_axis_subset_converter_0_0/hdl/top_base_axis_subset_converter_0_0.v" \
"../../../../reduced_version.gen/sources_1/bd/base/ip/base_axis_subset_converter_0_0/sim/base_axis_subset_converter_0_0.v" \
"../../../../reduced_version.gen/sources_1/bd/base/sim/base.v" \
"../../../../reduced_version.gen/sources_1/bd/base/ip/base_xbar_11/sim/base_xbar_11.v" \
"../../../../reduced_version.gen/sources_1/bd/base/ip/base_xlconcat_0_1/sim/base_xlconcat_0_1.v" \
"../../../../reduced_version.gen/sources_1/bd/base/ip/base_s00_regslice_52/sim/base_s00_regslice_52.v" \
"../../../../reduced_version.gen/sources_1/bd/base/ip/base_auto_pc_1/sim/base_auto_pc_1.v" \
"../../../../reduced_version.gen/sources_1/bd/base/ip/base_m00_regslice_52/sim/base_m00_regslice_52.v" \
"../../../../reduced_version.gen/sources_1/bd/base/ip/base_auto_pc_0/sim/base_auto_pc_0.v" \
"../../../../reduced_version.gen/sources_1/bd/base/ip/base_m01_regslice_52/sim/base_m01_regslice_52.v" \
"../../../../reduced_version.gen/sources_1/bd/base/ip/base_s00_regslice_53/sim/base_s00_regslice_53.v" \
"../../../../reduced_version.gen/sources_1/bd/base/ip/base_auto_pc_2/sim/base_auto_pc_2.v" \
"../../../../reduced_version.gen/sources_1/bd/base/ip/base_m00_regslice_53/sim/base_m00_regslice_53.v" \
"../../../../reduced_version.gen/sources_1/bd/base/ip/base_m01_regslice_53/sim/base_m01_regslice_53.v" \
"../../../../reduced_version.gen/sources_1/bd/base/ip/base_auto_cc_0/sim/base_auto_cc_0.v" \
"../../../../reduced_version.gen/sources_1/bd/base/ip/base_m02_regslice_0/sim/base_m02_regslice_0.v" \
"../../../../reduced_version.gen/sources_1/bd/base/ip/base_auto_cc_1/sim/base_auto_cc_1.v" \
"../../../../reduced_version.gen/sources_1/bd/base/ip/base_m03_regslice_0/sim/base_m03_regslice_0.v" \
"../../../../reduced_version.gen/sources_1/bd/base/ip/base_m04_regslice_0/sim/base_m04_regslice_0.v" \
"../../../../reduced_version.gen/sources_1/bd/base/ip/base_m05_regslice_0/sim/base_m05_regslice_0.v" \
"../../../../reduced_version.gen/sources_1/bd/base/ip/base_m06_regslice_0/sim/base_m06_regslice_0.v" \
"../../../../reduced_version.gen/sources_1/bd/base/ip/base_auto_cc_2/sim/base_auto_cc_2.v" \
"../../../../reduced_version.gen/sources_1/bd/base/ip/base_m07_regslice_0/sim/base_m07_regslice_0.v" \
"../../../../reduced_version.gen/sources_1/bd/base/ip/base_auto_cc_3/sim/base_auto_cc_3.v" \
"../../../../reduced_version.gen/sources_1/bd/base/ip/base_m08_regslice_0/sim/base_m08_regslice_0.v" \
"../../../../reduced_version.gen/sources_1/bd/base/ip/base_m09_regslice_0/sim/base_m09_regslice_0.v" \
"../../../../reduced_version.gen/sources_1/bd/base/ip/base_auto_us_0/sim/base_auto_us_0.v" \
"../../../../reduced_version.gen/sources_1/bd/base/ip/base_auto_pc_3/sim/base_auto_pc_3.v" \
"../../../../reduced_version.gen/sources_1/bd/base/ip/base_auto_pc_4/sim/base_auto_pc_4.v" \
"../../../../reduced_version.gen/sources_1/bd/base/ip/base_auto_us_1/sim/base_auto_us_1.v" \
"../../../../reduced_version.gen/sources_1/bd/base/ip/base_auto_pc_5/sim/base_auto_pc_5.v" \

verilog xil_defaultlib "glbl.v"

nosort
