# do ev20QUARTUS.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:43:02 on Jun 08,2020
# vlog -work work ev20QUARTUS.vo 
# -- Compiling module ev20main
# 
# Top level modules:
# 	ev20main
# End time: 02:43:04 on Jun 08,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:43:04 on Jun 08,2020
# vlog -work work Waveform39.vwf.vt 
# -- Compiling module ev20main_vlg_vec_tst
# 
# Top level modules:
# 	ev20main_vlg_vec_tst
# End time: 02:43:04 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L cycloneive_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.ev20main_vlg_vec_tst 
# Start time: 02:43:04 on Jun 08,2020
# Loading work.ev20main_vlg_vec_tst
# Loading work.ev20main
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: Design size of 10432 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# after#25
# Simulation time: 0 ps
# Simulation time: 0 ps
# Simulation time: 0 ps
# Simulation time: 0 ps
# Simulation time: 0 ps
# Simulation time: 0 ps
# ** Note: $finish    : Waveform39.vwf.vt(108)
#    Time: 1 us  Iteration: 0  Instance: /ev20main_vlg_vec_tst
# End time: 02:43:23 on Jun 08,2020, Elapsed time: 0:00:19
# Errors: 0, Warnings: 1
