--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2L
-n 3 -fastpaths -xml OExp12_MSOC.twx OExp12_MSOC.ncd -o OExp12_MSOC.twr
OExp12_MSOC.pcf -ucf ok.ucf

Design file:              OExp12_MSOC.ncd
Physical constraint file: OExp12_MSOC.pcf
Device,package,speed:     xc7k160t,fbg676,C,-2L (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 10196 paths analyzed, 922 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.022ns.
--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_55 (SLICE_X53Y54.A6), 124 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.978ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_55 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.616ns (Levels of Logic = 6)
  Clock Path Skew:      -0.371ns (0.991 - 1.362)
  Source Clock:         clk_100MHz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_55
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y9.DOADO5   Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X72Y41.B2      net (fanout=1)        0.894   ram_data_out<5>
    SLICE_X72Y41.B       Tilo                  0.043   Data_in<5>
                                                       U4/Mmux_Cpu_data4bus281
    SLICE_X72Y41.C6      net (fanout=3)        0.112   Data_in<5>
    SLICE_X72Y41.CMUX    Tilo                  0.239   Data_in<5>
                                                       U5/MUX1_DispData/Mmux_o_325
                                                       U5/MUX1_DispData/Mmux_o_2_f7_24
    SLICE_X52Y49.A2      net (fanout=13)       1.016   Disp_num<5>
    SLICE_X52Y49.A       Tilo                  0.043   U6/SM1/M1/MSEG/XLXN_26
                                                       U6/SM1/M1/MSEG/XLXI_6
    SLICE_X52Y50.A1      net (fanout=2)        0.621   U6/SM1/M1/MSEG/XLXN_26
    SLICE_X52Y50.A       Tilo                  0.043   U6/XLXN_9<54>
                                                       U6/SM1/M1/MSEG/XLXI_47
    SLICE_X53Y54.C2      net (fanout=1)        0.652   U6/XLXN_9<55>
    SLICE_X53Y54.C       Tilo                  0.043   U6/M2/buffer<23>
                                                       U6/XLXI_6/Mmux_o511
    SLICE_X53Y54.A6      net (fanout=1)        0.101   U6/SEGMENT<55>
    SLICE_X53Y54.CLK     Tas                   0.009   U6/M2/buffer<23>
                                                       U6/M2/buffer_55_rstpot
                                                       U6/M2/buffer_55
    -------------------------------------------------  ---------------------------
    Total                                      5.616ns (2.220ns logic, 3.396ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.051ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_55 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.543ns (Levels of Logic = 6)
  Clock Path Skew:      -0.371ns (0.991 - 1.362)
  Source Clock:         clk_100MHz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_55
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y9.DOADO5   Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X72Y41.B2      net (fanout=1)        0.894   ram_data_out<5>
    SLICE_X72Y41.B       Tilo                  0.043   Data_in<5>
                                                       U4/Mmux_Cpu_data4bus281
    SLICE_X72Y41.C6      net (fanout=3)        0.112   Data_in<5>
    SLICE_X72Y41.CMUX    Tilo                  0.239   Data_in<5>
                                                       U5/MUX1_DispData/Mmux_o_325
                                                       U5/MUX1_DispData/Mmux_o_2_f7_24
    SLICE_X53Y49.A2      net (fanout=13)       1.016   Disp_num<5>
    SLICE_X53Y49.A       Tilo                  0.043   U6/SM1/M1/MSEG/XLXN_211
                                                       U6/SM1/M1/MSEG/XLXI_5
    SLICE_X52Y50.A2      net (fanout=2)        0.548   U6/SM1/M1/MSEG/XLXN_119
    SLICE_X52Y50.A       Tilo                  0.043   U6/XLXN_9<54>
                                                       U6/SM1/M1/MSEG/XLXI_47
    SLICE_X53Y54.C2      net (fanout=1)        0.652   U6/XLXN_9<55>
    SLICE_X53Y54.C       Tilo                  0.043   U6/M2/buffer<23>
                                                       U6/XLXI_6/Mmux_o511
    SLICE_X53Y54.A6      net (fanout=1)        0.101   U6/SEGMENT<55>
    SLICE_X53Y54.CLK     Tas                   0.009   U6/M2/buffer<23>
                                                       U6/M2/buffer_55_rstpot
                                                       U6/M2/buffer_55
    -------------------------------------------------  ---------------------------
    Total                                      5.543ns (2.220ns logic, 3.323ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.240ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_55 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.354ns (Levels of Logic = 6)
  Clock Path Skew:      -0.371ns (0.991 - 1.362)
  Source Clock:         clk_100MHz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_55
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y9.DOADO7   Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X71Y42.B4      net (fanout=1)        0.759   ram_data_out<7>
    SLICE_X71Y42.B       Tilo                  0.043   Data_in<7>
                                                       U4/Mmux_Cpu_data4bus301
    SLICE_X71Y42.C6      net (fanout=3)        0.104   Data_in<7>
    SLICE_X71Y42.CMUX    Tilo                  0.244   Data_in<7>
                                                       U5/MUX1_DispData/Mmux_o_327
                                                       U5/MUX1_DispData/Mmux_o_2_f7_26
    SLICE_X53Y50.C1      net (fanout=14)       1.148   Disp_num<7>
    SLICE_X53Y50.C       Tilo                  0.043   U6/XLXN_9<50>
                                                       U6/SM1/M1/MSEG/XLXI_7
    SLICE_X52Y50.A3      net (fanout=2)        0.365   U6/SM1/M1/MSEG/XLXN_27
    SLICE_X52Y50.A       Tilo                  0.043   U6/XLXN_9<54>
                                                       U6/SM1/M1/MSEG/XLXI_47
    SLICE_X53Y54.C2      net (fanout=1)        0.652   U6/XLXN_9<55>
    SLICE_X53Y54.C       Tilo                  0.043   U6/M2/buffer<23>
                                                       U6/XLXI_6/Mmux_o511
    SLICE_X53Y54.A6      net (fanout=1)        0.101   U6/SEGMENT<55>
    SLICE_X53Y54.CLK     Tas                   0.009   U6/M2/buffer<23>
                                                       U6/M2/buffer_55_rstpot
                                                       U6/M2/buffer_55
    -------------------------------------------------  ---------------------------
    Total                                      5.354ns (2.225ns logic, 3.129ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_39 (SLICE_X52Y61.A5), 124 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.998ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_39 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.592ns (Levels of Logic = 6)
  Clock Path Skew:      -0.375ns (0.987 - 1.362)
  Source Clock:         clk_100MHz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y9.DOADO12  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X75Y45.B1      net (fanout=1)        0.706   ram_data_out<12>
    SLICE_X75Y45.B       Tilo                  0.043   Data_in<12>
                                                       U4/Mmux_Cpu_data4bus41
    SLICE_X75Y45.C6      net (fanout=3)        0.104   Data_in<12>
    SLICE_X75Y45.CMUX    Tilo                  0.244   Data_in<12>
                                                       U5/MUX1_DispData/Mmux_o_33
                                                       U5/MUX1_DispData/Mmux_o_2_f7_2
    SLICE_X60Y57.A2      net (fanout=14)       1.348   Disp_num<12>
    SLICE_X60Y57.A       Tilo                  0.043   U6/SM1/M3/MSEG/XLXN_28
                                                       U6/SM1/M3/MSEG/XLXI_8
    SLICE_X58Y57.D3      net (fanout=1)        0.467   U6/SM1/M3/MSEG/XLXN_28
    SLICE_X58Y57.D       Tilo                  0.043   U6/XLXN_9<39>
                                                       U6/SM1/M3/MSEG/XLXI_47
    SLICE_X52Y61.C3      net (fanout=1)        0.489   U6/XLXN_9<39>
    SLICE_X52Y61.CMUX    Tilo                  0.141   U6/M2/buffer<7>
                                                       U6/XLXI_6/Mmux_o331
    SLICE_X52Y61.A5      net (fanout=1)        0.155   U6/SEGMENT<39>
    SLICE_X52Y61.CLK     Tas                   0.009   U6/M2/buffer<7>
                                                       U6/M2/buffer_39_rstpot
                                                       U6/M2/buffer_39
    -------------------------------------------------  ---------------------------
    Total                                      5.592ns (2.323ns logic, 3.269ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.117ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_39 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.473ns (Levels of Logic = 6)
  Clock Path Skew:      -0.375ns (0.987 - 1.362)
  Source Clock:         clk_100MHz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y9.DOADO15  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X77Y45.B1      net (fanout=1)        0.805   ram_data_out<15>
    SLICE_X77Y45.B       Tilo                  0.043   Data_in<15>
                                                       U4/Mmux_Cpu_data4bus71
    SLICE_X77Y45.C6      net (fanout=3)        0.098   Data_in<15>
    SLICE_X77Y45.CMUX    Tilo                  0.244   Data_in<15>
                                                       U5/MUX1_DispData/Mmux_o_36
                                                       U5/MUX1_DispData/Mmux_o_2_f7_5
    SLICE_X59Y57.A3      net (fanout=14)       1.154   Disp_num<15>
    SLICE_X59Y57.A       Tilo                  0.043   U6/XLXN_9<34>
                                                       U6/SM1/M3/MSEG/XLXI_7
    SLICE_X58Y57.D2      net (fanout=2)        0.449   U6/SM1/M3/MSEG/XLXN_27
    SLICE_X58Y57.D       Tilo                  0.043   U6/XLXN_9<39>
                                                       U6/SM1/M3/MSEG/XLXI_47
    SLICE_X52Y61.C3      net (fanout=1)        0.489   U6/XLXN_9<39>
    SLICE_X52Y61.CMUX    Tilo                  0.141   U6/M2/buffer<7>
                                                       U6/XLXI_6/Mmux_o331
    SLICE_X52Y61.A5      net (fanout=1)        0.155   U6/SEGMENT<39>
    SLICE_X52Y61.CLK     Tas                   0.009   U6/M2/buffer<7>
                                                       U6/M2/buffer_39_rstpot
                                                       U6/M2/buffer_39
    -------------------------------------------------  ---------------------------
    Total                                      5.473ns (2.323ns logic, 3.150ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.131ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_39 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.459ns (Levels of Logic = 6)
  Clock Path Skew:      -0.375ns (0.987 - 1.362)
  Source Clock:         clk_100MHz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y9.DOADO15  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X77Y45.B1      net (fanout=1)        0.805   ram_data_out<15>
    SLICE_X77Y45.B       Tilo                  0.043   Data_in<15>
                                                       U4/Mmux_Cpu_data4bus71
    SLICE_X77Y45.C6      net (fanout=3)        0.098   Data_in<15>
    SLICE_X77Y45.CMUX    Tilo                  0.244   Data_in<15>
                                                       U5/MUX1_DispData/Mmux_o_36
                                                       U5/MUX1_DispData/Mmux_o_2_f7_5
    SLICE_X60Y57.A3      net (fanout=14)       1.122   Disp_num<15>
    SLICE_X60Y57.A       Tilo                  0.043   U6/SM1/M3/MSEG/XLXN_28
                                                       U6/SM1/M3/MSEG/XLXI_8
    SLICE_X58Y57.D3      net (fanout=1)        0.467   U6/SM1/M3/MSEG/XLXN_28
    SLICE_X58Y57.D       Tilo                  0.043   U6/XLXN_9<39>
                                                       U6/SM1/M3/MSEG/XLXI_47
    SLICE_X52Y61.C3      net (fanout=1)        0.489   U6/XLXN_9<39>
    SLICE_X52Y61.CMUX    Tilo                  0.141   U6/M2/buffer<7>
                                                       U6/XLXI_6/Mmux_o331
    SLICE_X52Y61.A5      net (fanout=1)        0.155   U6/SEGMENT<39>
    SLICE_X52Y61.CLK     Tas                   0.009   U6/M2/buffer<7>
                                                       U6/M2/buffer_39_rstpot
                                                       U6/M2/buffer_39
    -------------------------------------------------  ---------------------------
    Total                                      5.459ns (2.323ns logic, 3.136ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_54 (SLICE_X55Y54.B1), 61 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.109ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_54 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.483ns (Levels of Logic = 6)
  Clock Path Skew:      -0.373ns (0.989 - 1.362)
  Source Clock:         clk_100MHz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_54
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y9.DOADO4   Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X70Y42.B5      net (fanout=1)        0.677   ram_data_out<4>
    SLICE_X70Y42.B       Tilo                  0.043   Data_in<4>
                                                       U4/Mmux_Cpu_data4bus271
    SLICE_X70Y42.C6      net (fanout=3)        0.112   Data_in<4>
    SLICE_X70Y42.CMUX    Tilo                  0.239   Data_in<4>
                                                       U5/MUX1_DispData/Mmux_o_324
                                                       U5/MUX1_DispData/Mmux_o_2_f7_23
    SLICE_X53Y50.A1      net (fanout=14)       1.186   Disp_num<4>
    SLICE_X53Y50.A       Tilo                  0.043   U6/XLXN_9<50>
                                                       U6/SM1/M1/MSEG/XLXI_20
    SLICE_X52Y50.D2      net (fanout=2)        0.454   U6/SM1/M1/MSEG/XLXN_74
    SLICE_X52Y50.D       Tilo                  0.043   U6/XLXN_9<54>
                                                       U6/SM1/M1/MSEG/XLXI_48
    SLICE_X55Y54.D3      net (fanout=1)        0.478   U6/XLXN_9<54>
    SLICE_X55Y54.D       Tilo                  0.043   U6/M2/buffer<22>
                                                       U6/XLXI_6/Mmux_o501
    SLICE_X55Y54.B1      net (fanout=1)        0.355   U6/SEGMENT<54>
    SLICE_X55Y54.CLK     Tas                   0.010   U6/M2/buffer<22>
                                                       U6/M2/buffer_54_rstpot
                                                       U6/M2/buffer_54
    -------------------------------------------------  ---------------------------
    Total                                      5.483ns (2.221ns logic, 3.262ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.198ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_54 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.394ns (Levels of Logic = 6)
  Clock Path Skew:      -0.373ns (0.989 - 1.362)
  Source Clock:         clk_100MHz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_54
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y9.DOADO6   Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X71Y43.B4      net (fanout=1)        0.712   ram_data_out<6>
    SLICE_X71Y43.B       Tilo                  0.043   Data_in<6>
                                                       U4/Mmux_Cpu_data4bus291
    SLICE_X71Y43.C6      net (fanout=3)        0.104   Data_in<6>
    SLICE_X71Y43.CMUX    Tilo                  0.244   Data_in<6>
                                                       U5/MUX1_DispData/Mmux_o_326
                                                       U5/MUX1_DispData/Mmux_o_2_f7_25
    SLICE_X53Y50.A4      net (fanout=14)       1.065   Disp_num<6>
    SLICE_X53Y50.A       Tilo                  0.043   U6/XLXN_9<50>
                                                       U6/SM1/M1/MSEG/XLXI_20
    SLICE_X52Y50.D2      net (fanout=2)        0.454   U6/SM1/M1/MSEG/XLXN_74
    SLICE_X52Y50.D       Tilo                  0.043   U6/XLXN_9<54>
                                                       U6/SM1/M1/MSEG/XLXI_48
    SLICE_X55Y54.D3      net (fanout=1)        0.478   U6/XLXN_9<54>
    SLICE_X55Y54.D       Tilo                  0.043   U6/M2/buffer<22>
                                                       U6/XLXI_6/Mmux_o501
    SLICE_X55Y54.B1      net (fanout=1)        0.355   U6/SEGMENT<54>
    SLICE_X55Y54.CLK     Tas                   0.010   U6/M2/buffer<22>
                                                       U6/M2/buffer_54_rstpot
                                                       U6/M2/buffer_54
    -------------------------------------------------  ---------------------------
    Total                                      5.394ns (2.226ns logic, 3.168ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.410ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_54 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.182ns (Levels of Logic = 6)
  Clock Path Skew:      -0.373ns (0.989 - 1.362)
  Source Clock:         clk_100MHz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_54
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y9.DOADO7   Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X71Y42.B4      net (fanout=1)        0.759   ram_data_out<7>
    SLICE_X71Y42.B       Tilo                  0.043   Data_in<7>
                                                       U4/Mmux_Cpu_data4bus301
    SLICE_X71Y42.C6      net (fanout=3)        0.104   Data_in<7>
    SLICE_X71Y42.CMUX    Tilo                  0.244   Data_in<7>
                                                       U5/MUX1_DispData/Mmux_o_327
                                                       U5/MUX1_DispData/Mmux_o_2_f7_26
    SLICE_X53Y50.A5      net (fanout=14)       0.806   Disp_num<7>
    SLICE_X53Y50.A       Tilo                  0.043   U6/XLXN_9<50>
                                                       U6/SM1/M1/MSEG/XLXI_20
    SLICE_X52Y50.D2      net (fanout=2)        0.454   U6/SM1/M1/MSEG/XLXN_74
    SLICE_X52Y50.D       Tilo                  0.043   U6/XLXN_9<54>
                                                       U6/SM1/M1/MSEG/XLXI_48
    SLICE_X55Y54.D3      net (fanout=1)        0.478   U6/XLXN_9<54>
    SLICE_X55Y54.D       Tilo                  0.043   U6/M2/buffer<22>
                                                       U6/XLXI_6/Mmux_o501
    SLICE_X55Y54.B1      net (fanout=1)        0.355   U6/SEGMENT<54>
    SLICE_X55Y54.CLK     Tas                   0.010   U6/M2/buffer<22>
                                                       U6/M2/buffer_54_rstpot
                                                       U6/M2/buffer_54
    -------------------------------------------------  ---------------------------
    Total                                      5.182ns (2.226ns logic, 2.956ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_26 (SLICE_X55Y51.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.065ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/buffer_27 (FF)
  Destination:          U6/M2/buffer_26 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.256ns (Levels of Logic = 1)
  Clock Path Skew:      0.191ns (0.673 - 0.482)
  Source Clock:         clk_100MHz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/buffer_27 to U6/M2/buffer_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y51.AQ      Tcko                  0.100   U6/M2/buffer<28>
                                                       U6/M2/buffer_27
    SLICE_X55Y51.C5      net (fanout=2)        0.189   U6/M2/buffer<27>
    SLICE_X55Y51.CLK     Tah         (-Th)     0.033   U6/M2/buffer<26>
                                                       U6/M2/buffer_26_rstpot
                                                       U6/M2/buffer_26
    -------------------------------------------------  ---------------------------
    Total                                      0.256ns (0.067ns logic, 0.189ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_35 (SLICE_X54Y61.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.080ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/buffer_36 (FF)
  Destination:          U6/M2/buffer_35 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.270ns (Levels of Logic = 1)
  Clock Path Skew:      0.190ns (0.670 - 0.480)
  Source Clock:         clk_100MHz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/buffer_36 to U6/M2/buffer_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y59.AQ      Tcko                  0.100   U6/M2/buffer<36>
                                                       U6/M2/buffer_36
    SLICE_X54Y61.A4      net (fanout=2)        0.229   U6/M2/buffer<36>
    SLICE_X54Y61.CLK     Tah         (-Th)     0.059   U6/M2/buffer<3>
                                                       U6/M2/buffer_35_rstpot
                                                       U6/M2/buffer_35
    -------------------------------------------------  ---------------------------
    Total                                      0.270ns (0.041ns logic, 0.229ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_33 (SLICE_X56Y60.C4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.087ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/buffer_34 (FF)
  Destination:          U6/M2/buffer_33 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.278ns (Levels of Logic = 1)
  Clock Path Skew:      0.191ns (0.670 - 0.479)
  Source Clock:         clk_100MHz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/buffer_34 to U6/M2/buffer_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y61.AQ      Tcko                  0.100   U6/M2/buffer<2>
                                                       U6/M2/buffer_34
    SLICE_X56Y60.C4      net (fanout=2)        0.211   U6/M2/buffer<34>
    SLICE_X56Y60.CLK     Tah         (-Th)     0.033   U6/M2/buffer<33>
                                                       U6/M2/buffer_33_rstpot
                                                       U6/M2/buffer_33
    -------------------------------------------------  ---------------------------
    Total                                      0.278ns (0.067ns logic, 0.211ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X4Y9.CLKARDCLKL
  Clock network: clk_100MHz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X4Y9.CLKARDCLKU
  Clock network: clk_100MHz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X4Y9.CLKBWRCLKL
  Clock network: clk_100MHz_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_100MHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100MHz     |    6.022|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 10196 paths, 0 nets, and 2093 connections

Design statistics:
   Minimum period:   6.022ns{1}   (Maximum frequency: 166.058MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Jun 12 17:29:11 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 5119 MB



