/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire [10:0] _08_;
  wire [41:0] _09_;
  wire [41:0] _10_;
  wire [5:0] _11_;
  wire [3:0] _12_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [16:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [2:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  reg [8:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [7:0] celloutsig_0_33z;
  wire [4:0] celloutsig_0_34z;
  wire [4:0] celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire [8:0] celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire [14:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire celloutsig_0_44z;
  wire celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire celloutsig_0_53z;
  wire celloutsig_0_54z;
  wire [2:0] celloutsig_0_55z;
  wire celloutsig_0_56z;
  wire [6:0] celloutsig_0_57z;
  wire [3:0] celloutsig_0_58z;
  wire celloutsig_0_5z;
  wire celloutsig_0_60z;
  wire celloutsig_0_63z;
  wire [3:0] celloutsig_0_65z;
  wire celloutsig_0_6z;
  reg [3:0] celloutsig_0_71z;
  wire [11:0] celloutsig_0_72z;
  wire [10:0] celloutsig_0_75z;
  wire celloutsig_0_7z;
  wire celloutsig_0_86z;
  wire celloutsig_0_88z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [4:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [26:0] celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_41z = ~(celloutsig_0_11z & celloutsig_0_28z);
  assign celloutsig_0_60z = ~(celloutsig_0_48z & _00_);
  assign celloutsig_1_1z = ~(in_data[161] & celloutsig_1_0z);
  assign celloutsig_1_0z = ~in_data[115];
  assign celloutsig_0_13z = ~_01_;
  assign celloutsig_0_1z = ~celloutsig_0_0z;
  assign celloutsig_0_25z = ~_02_;
  assign celloutsig_1_2z = celloutsig_1_0z | ~(celloutsig_1_1z);
  assign celloutsig_0_18z = celloutsig_0_1z | ~(celloutsig_0_11z);
  assign celloutsig_0_38z = celloutsig_0_4z | celloutsig_0_36z;
  assign celloutsig_0_6z = celloutsig_0_1z | celloutsig_0_4z;
  assign celloutsig_0_7z = in_data[20] | celloutsig_0_6z;
  assign celloutsig_1_3z = in_data[153] | celloutsig_1_0z;
  assign celloutsig_1_4z = celloutsig_1_3z | celloutsig_1_0z;
  assign celloutsig_1_15z = celloutsig_1_4z | celloutsig_1_2z;
  assign celloutsig_0_17z = celloutsig_0_11z | _02_;
  assign celloutsig_0_21z = celloutsig_0_6z | celloutsig_0_7z;
  assign celloutsig_0_22z = celloutsig_0_6z | _03_;
  assign celloutsig_0_32z = celloutsig_0_26z ^ in_data[11];
  assign celloutsig_0_4z = celloutsig_0_3z[11] ^ celloutsig_0_1z;
  assign celloutsig_0_86z = celloutsig_0_9z ^ celloutsig_0_31z;
  assign celloutsig_1_10z = celloutsig_1_6z ^ celloutsig_1_1z;
  assign celloutsig_0_16z = _05_ ^ in_data[72];
  assign celloutsig_0_23z = _06_ ^ celloutsig_0_17z;
  assign celloutsig_0_27z = _07_ ^ celloutsig_0_5z;
  assign celloutsig_1_5z = ~(celloutsig_1_2z ^ celloutsig_1_4z);
  assign celloutsig_0_10z = ~(celloutsig_0_6z ^ in_data[55]);
  assign celloutsig_0_20z = ~(celloutsig_0_17z ^ celloutsig_0_1z);
  assign celloutsig_0_28z = ~(celloutsig_0_12z[10] ^ celloutsig_0_23z);
  assign celloutsig_0_31z = ~(in_data[33] ^ celloutsig_0_2z[7]);
  reg [10:0] _43_;
  always_ff @(posedge clkin_data[64], negedge clkin_data[0])
    if (!clkin_data[0]) _43_ <= 11'h000;
    else _43_ <= { celloutsig_0_37z, celloutsig_0_31z, celloutsig_0_44z };
  assign { _00_, _08_[9:5], _04_, _08_[3:0] } = _43_;
  reg [5:0] _44_;
  always_ff @(posedge clkin_data[96], negedge clkin_data[0])
    if (!clkin_data[0]) _44_ <= 6'h00;
    else _44_ <= { in_data[56:52], celloutsig_0_0z };
  assign { _01_, _11_[4], _03_, _11_[2], _07_, _11_[0] } = _44_;
  reg [41:0] _45_;
  always_ff @(posedge clkin_data[64], negedge clkin_data[32])
    if (!clkin_data[32]) _45_ <= 42'h00000000000;
    else _45_ <= { celloutsig_0_71z[3], celloutsig_0_65z, celloutsig_0_27z, celloutsig_0_86z, celloutsig_0_22z, celloutsig_0_37z, _09_[24:14], _06_, _09_[12:5], celloutsig_0_27z, celloutsig_0_48z, celloutsig_0_16z, celloutsig_0_53z, celloutsig_0_44z };
  assign { _10_[41:39], out_data[31:0], _10_[6:0] } = _45_;
  reg [3:0] _46_;
  always_ff @(negedge clkin_data[96], posedge clkin_data[32])
    if (clkin_data[32]) _46_ <= 4'h0;
    else _46_ <= { celloutsig_0_3z[6:5], celloutsig_0_0z, celloutsig_0_11z };
  assign { _12_[3], _05_, _02_, _12_[0] } = _46_;
  reg [19:0] _47_;
  always_ff @(negedge clkin_data[64], posedge clkin_data[32])
    if (clkin_data[32]) _47_ <= 20'h00000;
    else _47_ <= { celloutsig_0_3z, _12_[3], _05_, _02_, _12_[0], celloutsig_0_0z };
  assign { _09_[24:14], _06_, _09_[12:5] } = _47_;
  assign celloutsig_0_34z = { celloutsig_0_10z, celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_22z, celloutsig_0_26z } & { celloutsig_0_33z[7:5], celloutsig_0_27z, celloutsig_0_4z };
  assign celloutsig_0_37z = { celloutsig_0_25z, celloutsig_0_26z, celloutsig_0_23z, celloutsig_0_30z, celloutsig_0_20z, celloutsig_0_24z, celloutsig_0_28z } & { _11_[2], celloutsig_0_7z, celloutsig_0_27z, celloutsig_0_30z, celloutsig_0_17z, celloutsig_0_36z, celloutsig_0_4z, celloutsig_0_17z, celloutsig_0_20z };
  assign celloutsig_0_24z = { celloutsig_0_3z[9], celloutsig_0_23z, celloutsig_0_5z } / { 1'h1, celloutsig_0_4z, in_data[0] };
  assign celloutsig_0_54z = { celloutsig_0_12z[8:7], celloutsig_0_38z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_34z, celloutsig_0_13z, celloutsig_0_13z, celloutsig_0_7z } == celloutsig_0_12z[16:4];
  assign celloutsig_0_88z = { celloutsig_0_75z[3:2], celloutsig_0_35z } == { celloutsig_0_12z[13], celloutsig_0_35z, celloutsig_0_63z };
  assign celloutsig_1_6z = { in_data[105], celloutsig_1_3z, celloutsig_1_0z } > { celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_5z };
  assign celloutsig_1_7z = { celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_2z } > { in_data[136:134], celloutsig_1_2z };
  assign celloutsig_1_19z = { in_data[119:114], celloutsig_1_14z, celloutsig_1_15z, celloutsig_1_10z, celloutsig_1_0z, celloutsig_1_15z, celloutsig_1_12z } > { in_data[122:114], celloutsig_1_13z, celloutsig_1_5z, celloutsig_1_15z };
  assign celloutsig_0_29z = { celloutsig_0_19z, celloutsig_0_19z, celloutsig_0_19z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_6z } > { celloutsig_0_23z, celloutsig_0_19z, celloutsig_0_5z, celloutsig_0_28z, celloutsig_0_28z, celloutsig_0_21z };
  assign celloutsig_0_30z = { in_data[29:27], celloutsig_0_26z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_20z } > in_data[26:20];
  assign celloutsig_0_48z = ! { celloutsig_0_36z, celloutsig_0_35z, celloutsig_0_0z, celloutsig_0_44z, celloutsig_0_1z };
  assign celloutsig_0_9z = ! in_data[13:8];
  assign celloutsig_0_53z = { celloutsig_0_37z[8:7], celloutsig_0_28z } != { _05_, _02_, _12_[0] };
  assign celloutsig_0_33z = - { celloutsig_0_2z[6:0], celloutsig_0_5z };
  assign celloutsig_1_11z = & { celloutsig_1_15z, celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_1_12z = & in_data[178:176];
  assign celloutsig_1_13z = & celloutsig_1_8z[16:12];
  assign celloutsig_0_36z = | { celloutsig_0_12z[16:14], celloutsig_0_31z };
  assign celloutsig_0_44z = | { celloutsig_0_40z, celloutsig_0_36z, celloutsig_0_30z };
  assign celloutsig_0_40z = celloutsig_0_18z & celloutsig_0_38z;
  assign celloutsig_0_5z = celloutsig_0_2z[6] & celloutsig_0_1z;
  assign celloutsig_0_63z = celloutsig_0_58z[3] & celloutsig_0_32z;
  assign celloutsig_1_14z = celloutsig_1_0z & celloutsig_1_12z;
  assign celloutsig_0_11z = in_data[61] & celloutsig_0_7z;
  assign celloutsig_0_19z = in_data[19] & celloutsig_0_11z;
  assign celloutsig_0_26z = celloutsig_0_21z & celloutsig_0_24z[2];
  assign celloutsig_0_57z = { _08_[7:5], _04_, _08_[3:1] } >> { celloutsig_0_37z[5:1], celloutsig_0_17z, celloutsig_0_39z };
  assign celloutsig_0_65z = { celloutsig_0_55z, celloutsig_0_21z } >> { celloutsig_0_24z, celloutsig_0_9z };
  assign celloutsig_0_35z = { _09_[7:5], celloutsig_0_27z, celloutsig_0_6z } <<< celloutsig_0_34z;
  assign celloutsig_0_58z = { _11_[2], _07_, _11_[0], celloutsig_0_39z } <<< _08_[3:0];
  assign celloutsig_0_72z = { celloutsig_0_34z[3:0], celloutsig_0_13z, celloutsig_0_13z, celloutsig_0_56z, celloutsig_0_22z, celloutsig_0_1z, celloutsig_0_38z, celloutsig_0_6z, celloutsig_0_56z } <<< { celloutsig_0_37z[8:1], celloutsig_0_5z, celloutsig_0_41z, celloutsig_0_20z, celloutsig_0_26z };
  assign celloutsig_0_3z = { in_data[92:89], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z } >>> { in_data[18:8], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_55z = { celloutsig_0_12z[0], celloutsig_0_13z, celloutsig_0_16z } >>> { celloutsig_0_54z, celloutsig_0_0z, celloutsig_0_39z };
  assign celloutsig_1_18z = { celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_11z, celloutsig_1_13z, celloutsig_1_10z } >>> { celloutsig_1_8z[11:10], celloutsig_1_10z, celloutsig_1_6z, celloutsig_1_10z };
  assign celloutsig_0_75z = { celloutsig_0_72z[10:1], celloutsig_0_9z } - { celloutsig_0_25z, celloutsig_0_11z, celloutsig_0_4z, celloutsig_0_60z, celloutsig_0_57z };
  assign celloutsig_1_8z = { in_data[142:138], celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_0z } - { in_data[134:109], celloutsig_1_6z };
  assign celloutsig_0_12z = { celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_11z } ~^ { in_data[23:8], celloutsig_0_0z };
  assign celloutsig_0_0z = ~((in_data[90] & in_data[82]) | in_data[26]);
  assign celloutsig_0_39z = ~((celloutsig_0_22z & _09_[22]) | celloutsig_0_30z);
  assign celloutsig_0_56z = ~((celloutsig_0_55z[0] & celloutsig_0_7z) | celloutsig_0_29z);
  always_latch
    if (!clkin_data[0]) celloutsig_0_71z = 4'h0;
    else if (!celloutsig_1_19z) celloutsig_0_71z = { celloutsig_0_37z[2:0], celloutsig_0_9z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_2z = 9'h000;
    else if (!celloutsig_1_19z) celloutsig_0_2z = in_data[43:35];
  assign { _08_[10], _08_[4] } = { _00_, _04_ };
  assign { _09_[41:25], _09_[13], _09_[4:0] } = { celloutsig_0_71z[3], celloutsig_0_65z, celloutsig_0_27z, celloutsig_0_86z, celloutsig_0_22z, celloutsig_0_37z, _06_, celloutsig_0_27z, celloutsig_0_48z, celloutsig_0_16z, celloutsig_0_53z, celloutsig_0_44z };
  assign _10_[38:7] = out_data[31:0];
  assign { _11_[5], _11_[3], _11_[1] } = { _01_, _03_, _07_ };
  assign _12_[2:1] = { _05_, _02_ };
  assign { out_data[132:128], out_data[96], out_data[32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_88z };
endmodule
