<profile>

<section name = "Vitis HLS Report for 'traitCoul'" level="0">
<item name = "Date">Fri Mar 28 16:56:53 2025
</item>
<item name = "Version">2023.2 (Build 4023990 on Oct 11 2023)</item>
<item name = "Project">tp3</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">15.00 ns, 10.722 ns, 4.05 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">1, 1, 15.000 ns, 15.000 ns, 1, 1, yes</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_detectCoul_fu_81">detectCoul, 1, 1, 15.000 ns, 15.000 ns, 1, 1, yes</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 338, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 197, 1466, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, -, -</column>
<column name="Register">-, -, 98, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, 3, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_detectCoul_fu_81">detectCoul, 0, 0, 197, 1466, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="icmp_ln15_1_fu_123_p2">icmp, 0, 0, 39, 32, 32</column>
<column name="icmp_ln15_fu_119_p2">icmp, 0, 0, 39, 32, 32</column>
<column name="icmp_ln16_1_fu_144_p2">icmp, 0, 0, 39, 32, 32</column>
<column name="icmp_ln16_fu_140_p2">icmp, 0, 0, 39, 32, 32</column>
<column name="icmp_ln17_1_fu_165_p2">icmp, 0, 0, 39, 32, 32</column>
<column name="icmp_ln17_fu_161_p2">icmp, 0, 0, 39, 32, 32</column>
<column name="or_ln15_fu_127_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln16_fu_148_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln17_fu_169_p2">or, 0, 0, 2, 1, 1</column>
<column name="resB_fu_175_p3">select, 0, 0, 32, 1, 1</column>
<column name="resG_fu_154_p3">select, 0, 0, 32, 1, 1</column>
<column name="resR_fu_133_p3">select, 0, 0, 32, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="valB_reg_221">32, 0, 32, 0</column>
<column name="valG_reg_212">32, 0, 32, 0</column>
<column name="valR_reg_203">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, traitCoul, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, traitCoul, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, traitCoul, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, traitCoul, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, traitCoul, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, traitCoul, return value</column>
<column name="pixIn">in, 96, ap_none, pixIn, pointer</column>
<column name="pixOut">out, 96, ap_vld, pixOut, pointer</column>
<column name="pixOut_ap_vld">out, 1, ap_vld, pixOut, pointer</column>
<column name="resultats">out, 8, ap_vld, resultats, pointer</column>
<column name="resultats_ap_vld">out, 1, ap_vld, resultats, pointer</column>
<column name="valid">out, 8, ap_vld, valid, pointer</column>
<column name="valid_ap_vld">out, 1, ap_vld, valid, pointer</column>
</table>
</item>
</section>
</profile>
