vendor_name = ModelSim
source_file = 1, C:/Users/eidos/Desktop/Complete/UART_MAXV_TEST_1.0.0/src/UART_MAXV_TEST_TOP.v
source_file = 1, C:/Users/eidos/Desktop/Complete/UART_MAXV_TEST_1.0.0/src/async_transmitter.v
source_file = 1, C:/Users/eidos/Desktop/Complete/UART_MAXV_TEST_1.0.0/src/async_receiver.v
source_file = 1, C:/Users/eidos/Desktop/Complete/UART_MAXV_TEST_1.0.0/src/BaudTickGen.v
source_file = 1, C:/Users/eidos/Desktop/Complete/UART_MAXV_TEST_1.0.0/src/UART_MAXV_TEST.sdc
source_file = 1, C:/Users/eidos/Desktop/Complete/UART_MAXV_TEST_1.0.0/db/UART_MAXV_TEST.cbx.xml
design_name = UART_MAXV_TEST
instance = comp, \clk~I , clk, UART_MAXV_TEST, 1
instance = comp, \~GND , ~GND, UART_MAXV_TEST, 1
instance = comp, \TX|Mux0~3 , TX|Mux0~3, UART_MAXV_TEST, 1
instance = comp, \TX|TxD_state[3] , TX|TxD_state[3], UART_MAXV_TEST, 1
instance = comp, \TX|Mux2~0 , TX|Mux2~0, UART_MAXV_TEST, 1
instance = comp, \TX|TxD_state[1] , TX|TxD_state[1], UART_MAXV_TEST, 1
instance = comp, \TX|Equal0~0 , TX|Equal0~0, UART_MAXV_TEST, 1
instance = comp, \TX|tickgen|Acc[0] , TX|tickgen|Acc[0], UART_MAXV_TEST, 1
instance = comp, \TX|tickgen|Acc[1] , TX|tickgen|Acc[1], UART_MAXV_TEST, 1
instance = comp, \TX|tickgen|Acc[2] , TX|tickgen|Acc[2], UART_MAXV_TEST, 1
instance = comp, \TX|tickgen|Acc[3] , TX|tickgen|Acc[3], UART_MAXV_TEST, 1
instance = comp, \TX|tickgen|Acc[4] , TX|tickgen|Acc[4], UART_MAXV_TEST, 1
instance = comp, \TX|tickgen|Acc[5] , TX|tickgen|Acc[5], UART_MAXV_TEST, 1
instance = comp, \TX|tickgen|Acc[6] , TX|tickgen|Acc[6], UART_MAXV_TEST, 1
instance = comp, \TX|tickgen|Acc[7] , TX|tickgen|Acc[7], UART_MAXV_TEST, 1
instance = comp, \TX|tickgen|Acc[8] , TX|tickgen|Acc[8], UART_MAXV_TEST, 1
instance = comp, \TX|tickgen|Acc[9] , TX|tickgen|Acc[9], UART_MAXV_TEST, 1
instance = comp, \TX|tickgen|Acc[10] , TX|tickgen|Acc[10], UART_MAXV_TEST, 1
instance = comp, \TX|tickgen|Acc[11] , TX|tickgen|Acc[11], UART_MAXV_TEST, 1
instance = comp, \TX|tickgen|Acc[12] , TX|tickgen|Acc[12], UART_MAXV_TEST, 1
instance = comp, \TX|tickgen|Acc[13] , TX|tickgen|Acc[13], UART_MAXV_TEST, 1
instance = comp, \TX|tickgen|Acc[14] , TX|tickgen|Acc[14], UART_MAXV_TEST, 1
instance = comp, \TX|tickgen|Acc[15] , TX|tickgen|Acc[15], UART_MAXV_TEST, 1
instance = comp, \TX|tickgen|Acc[16] , TX|tickgen|Acc[16], UART_MAXV_TEST, 1
instance = comp, \TX|tickgen|Acc[17] , TX|tickgen|Acc[17], UART_MAXV_TEST, 1
instance = comp, \TX|tickgen|Acc[18] , TX|tickgen|Acc[18], UART_MAXV_TEST, 1
instance = comp, \TX|tickgen|Acc[19] , TX|tickgen|Acc[19], UART_MAXV_TEST, 1
instance = comp, \TX|tickgen|Acc[20] , TX|tickgen|Acc[20], UART_MAXV_TEST, 1
instance = comp, \TX|tickgen|Acc[21] , TX|tickgen|Acc[21], UART_MAXV_TEST, 1
instance = comp, \TX|Mux1~4 , TX|Mux1~4, UART_MAXV_TEST, 1
instance = comp, \TX|TxD_state[0] , TX|TxD_state[0], UART_MAXV_TEST, 1
instance = comp, \TX|Mux1~0 , TX|Mux1~0, UART_MAXV_TEST, 1
instance = comp, \TX|Mux1~1 , TX|Mux1~1, UART_MAXV_TEST, 1
instance = comp, \TX|Mux0~2 , TX|Mux0~2, UART_MAXV_TEST, 1
instance = comp, \RX|RxD_state[2] , RX|RxD_state[2], UART_MAXV_TEST, 1
instance = comp, \RxD~I , RxD, UART_MAXV_TEST, 1
instance = comp, \RX|tickgen|Acc[3] , RX|tickgen|Acc[3], UART_MAXV_TEST, 1
instance = comp, \RX|tickgen|Acc[4] , RX|tickgen|Acc[4], UART_MAXV_TEST, 1
instance = comp, \RX|tickgen|Acc[5] , RX|tickgen|Acc[5], UART_MAXV_TEST, 1
instance = comp, \RX|tickgen|Acc[6] , RX|tickgen|Acc[6], UART_MAXV_TEST, 1
instance = comp, \RX|tickgen|Acc[7] , RX|tickgen|Acc[7], UART_MAXV_TEST, 1
instance = comp, \RX|tickgen|Acc[8] , RX|tickgen|Acc[8], UART_MAXV_TEST, 1
instance = comp, \RX|tickgen|Acc[9] , RX|tickgen|Acc[9], UART_MAXV_TEST, 1
instance = comp, \RX|tickgen|Acc[10] , RX|tickgen|Acc[10], UART_MAXV_TEST, 1
instance = comp, \RX|tickgen|Acc[11] , RX|tickgen|Acc[11], UART_MAXV_TEST, 1
instance = comp, \RX|tickgen|Acc[12] , RX|tickgen|Acc[12], UART_MAXV_TEST, 1
instance = comp, \RX|tickgen|Acc[13] , RX|tickgen|Acc[13], UART_MAXV_TEST, 1
instance = comp, \RX|tickgen|Acc[14] , RX|tickgen|Acc[14], UART_MAXV_TEST, 1
instance = comp, \RX|tickgen|Acc[15] , RX|tickgen|Acc[15], UART_MAXV_TEST, 1
instance = comp, \RX|tickgen|Acc[16] , RX|tickgen|Acc[16], UART_MAXV_TEST, 1
instance = comp, \RX|tickgen|Acc[17] , RX|tickgen|Acc[17], UART_MAXV_TEST, 1
instance = comp, \RX|tickgen|Acc[18] , RX|tickgen|Acc[18], UART_MAXV_TEST, 1
instance = comp, \RX|tickgen|Acc[19] , RX|tickgen|Acc[19], UART_MAXV_TEST, 1
instance = comp, \RX|tickgen|Acc[20] , RX|tickgen|Acc[20], UART_MAXV_TEST, 1
instance = comp, \RX|tickgen|Acc[21] , RX|tickgen|Acc[21], UART_MAXV_TEST, 1
instance = comp, \RX|RxD_sync[0] , RX|RxD_sync[0], UART_MAXV_TEST, 1
instance = comp, \RX|RxD_sync[1] , RX|RxD_sync[1], UART_MAXV_TEST, 1
instance = comp, \RX|Filter_cnt[1] , RX|Filter_cnt[1], UART_MAXV_TEST, 1
instance = comp, \RX|Filter_cnt[0] , RX|Filter_cnt[0], UART_MAXV_TEST, 1
instance = comp, \RX|RxD_bit , RX|RxD_bit, UART_MAXV_TEST, 1
instance = comp, \RX|Mux3~0 , RX|Mux3~0, UART_MAXV_TEST, 1
instance = comp, \RX|Equal4~0 , RX|Equal4~0, UART_MAXV_TEST, 1
instance = comp, \RX|OversamplingCnt[0] , RX|OversamplingCnt[0], UART_MAXV_TEST, 1
instance = comp, \RX|OversamplingCnt[1] , RX|OversamplingCnt[1], UART_MAXV_TEST, 1
instance = comp, \RX|OversamplingCnt[2] , RX|OversamplingCnt[2], UART_MAXV_TEST, 1
instance = comp, \RX|sampleNow~0 , RX|sampleNow~0, UART_MAXV_TEST, 1
instance = comp, \RX|RxD_state[0] , RX|RxD_state[0], UART_MAXV_TEST, 1
instance = comp, \RX|Mux1~0 , RX|Mux1~0, UART_MAXV_TEST, 1
instance = comp, \RX|Mux2~0 , RX|Mux2~0, UART_MAXV_TEST, 1
instance = comp, \RX|RxD_state[1] , RX|RxD_state[1], UART_MAXV_TEST, 1
instance = comp, \RX|RxD_state[3] , RX|RxD_state[3], UART_MAXV_TEST, 1
instance = comp, \RX|RxD_data_ready~0 , RX|RxD_data_ready~0, UART_MAXV_TEST, 1
instance = comp, \RX|RxD_data_ready , RX|RxD_data_ready, UART_MAXV_TEST, 1
instance = comp, \TX|Mux1~2 , TX|Mux1~2, UART_MAXV_TEST, 1
instance = comp, \TX|TxD_state[2] , TX|TxD_state[2], UART_MAXV_TEST, 1
instance = comp, \TX|always0~0 , TX|always0~0, UART_MAXV_TEST, 1
instance = comp, \GPin[0]~I , GPin[0], UART_MAXV_TEST, 1
instance = comp, \GPin[1]~I , GPin[1], UART_MAXV_TEST, 1
instance = comp, \GPin[3]~I , GPin[3], UART_MAXV_TEST, 1
instance = comp, \GPin[7]~I , GPin[7], UART_MAXV_TEST, 1
instance = comp, \TX|always0~1 , TX|always0~1, UART_MAXV_TEST, 1
instance = comp, \TX|TxD_shift[7] , TX|TxD_shift[7], UART_MAXV_TEST, 1
instance = comp, \GPin[6]~I , GPin[6], UART_MAXV_TEST, 1
instance = comp, \TX|TxD_shift[0]~10 , TX|TxD_shift[0]~10, UART_MAXV_TEST, 1
instance = comp, \TX|TxD_shift[6] , TX|TxD_shift[6], UART_MAXV_TEST, 1
instance = comp, \GPin[5]~I , GPin[5], UART_MAXV_TEST, 1
instance = comp, \TX|TxD_shift[5] , TX|TxD_shift[5], UART_MAXV_TEST, 1
instance = comp, \GPin[4]~I , GPin[4], UART_MAXV_TEST, 1
instance = comp, \TX|TxD_shift[4] , TX|TxD_shift[4], UART_MAXV_TEST, 1
instance = comp, \TX|TxD_shift[3] , TX|TxD_shift[3], UART_MAXV_TEST, 1
instance = comp, \GPin[2]~I , GPin[2], UART_MAXV_TEST, 1
instance = comp, \TX|TxD_shift[2] , TX|TxD_shift[2], UART_MAXV_TEST, 1
instance = comp, \TX|TxD_shift[1] , TX|TxD_shift[1], UART_MAXV_TEST, 1
instance = comp, \TX|TxD_shift[0] , TX|TxD_shift[0], UART_MAXV_TEST, 1
instance = comp, \TX|TxD~0 , TX|TxD~0, UART_MAXV_TEST, 1
instance = comp, \RX|always4~0 , RX|always4~0, UART_MAXV_TEST, 1
instance = comp, \RX|RxD_data[7] , RX|RxD_data[7], UART_MAXV_TEST, 1
instance = comp, \RX|RxD_data[6] , RX|RxD_data[6], UART_MAXV_TEST, 1
instance = comp, \RX|RxD_data[5] , RX|RxD_data[5], UART_MAXV_TEST, 1
instance = comp, \RX|RxD_data[4] , RX|RxD_data[4], UART_MAXV_TEST, 1
instance = comp, \RX|RxD_data[3] , RX|RxD_data[3], UART_MAXV_TEST, 1
instance = comp, \RX|RxD_data[2] , RX|RxD_data[2], UART_MAXV_TEST, 1
instance = comp, \RX|RxD_data[1] , RX|RxD_data[1], UART_MAXV_TEST, 1
instance = comp, \RX|RxD_data[0] , RX|RxD_data[0], UART_MAXV_TEST, 1
instance = comp, \GPout[0]~reg0 , GPout[0]~reg0, UART_MAXV_TEST, 1
instance = comp, \GPout[1]~reg0 , GPout[1]~reg0, UART_MAXV_TEST, 1
instance = comp, \GPout[2]~reg0 , GPout[2]~reg0, UART_MAXV_TEST, 1
instance = comp, \GPout[3]~reg0 , GPout[3]~reg0, UART_MAXV_TEST, 1
instance = comp, \GPout[4]~reg0 , GPout[4]~reg0, UART_MAXV_TEST, 1
instance = comp, \GPout[5]~reg0 , GPout[5]~reg0, UART_MAXV_TEST, 1
instance = comp, \GPout[6]~reg0 , GPout[6]~reg0, UART_MAXV_TEST, 1
instance = comp, \GPout[7]~reg0 , GPout[7]~reg0, UART_MAXV_TEST, 1
instance = comp, \Add0~100 , Add0~100, UART_MAXV_TEST, 1
instance = comp, \led_count[21] , led_count[21], UART_MAXV_TEST, 1
instance = comp, \Add0~105 , Add0~105, UART_MAXV_TEST, 1
instance = comp, \led_count[22] , led_count[22], UART_MAXV_TEST, 1
instance = comp, \Add0~110 , Add0~110, UART_MAXV_TEST, 1
instance = comp, \led_count[23] , led_count[23], UART_MAXV_TEST, 1
instance = comp, \Add0~5 , Add0~5, UART_MAXV_TEST, 1
instance = comp, \led_count[0] , led_count[0], UART_MAXV_TEST, 1
instance = comp, \Add0~20 , Add0~20, UART_MAXV_TEST, 1
instance = comp, \led_count[6] , led_count[6], UART_MAXV_TEST, 1
instance = comp, \Add0~25 , Add0~25, UART_MAXV_TEST, 1
instance = comp, \led_count[7] , led_count[7], UART_MAXV_TEST, 1
instance = comp, \Add0~0 , Add0~0, UART_MAXV_TEST, 1
instance = comp, \led_count[1] , led_count[1], UART_MAXV_TEST, 1
instance = comp, \Add0~10 , Add0~10, UART_MAXV_TEST, 1
instance = comp, \led_count[2] , led_count[2], UART_MAXV_TEST, 1
instance = comp, \Add0~15 , Add0~15, UART_MAXV_TEST, 1
instance = comp, \led_count[3] , led_count[3], UART_MAXV_TEST, 1
instance = comp, \Add0~30 , Add0~30, UART_MAXV_TEST, 1
instance = comp, \led_count[4] , led_count[4], UART_MAXV_TEST, 1
instance = comp, \Add0~35 , Add0~35, UART_MAXV_TEST, 1
instance = comp, \led_count[5] , led_count[5], UART_MAXV_TEST, 1
instance = comp, \Add0~55 , Add0~55, UART_MAXV_TEST, 1
instance = comp, \led_count[11] , led_count[11], UART_MAXV_TEST, 1
instance = comp, \Add0~45 , Add0~45, UART_MAXV_TEST, 1
instance = comp, \led_count[8] , led_count[8], UART_MAXV_TEST, 1
instance = comp, \Add0~50 , Add0~50, UART_MAXV_TEST, 1
instance = comp, \led_count[9] , led_count[9], UART_MAXV_TEST, 1
instance = comp, \Add0~40 , Add0~40, UART_MAXV_TEST, 1
instance = comp, \led_count[10] , led_count[10], UART_MAXV_TEST, 1
instance = comp, \Add0~60 , Add0~60, UART_MAXV_TEST, 1
instance = comp, \led_count[12] , led_count[12], UART_MAXV_TEST, 1
instance = comp, \Add0~65 , Add0~65, UART_MAXV_TEST, 1
instance = comp, \led_count[13] , led_count[13], UART_MAXV_TEST, 1
instance = comp, \Add0~70 , Add0~70, UART_MAXV_TEST, 1
instance = comp, \led_count[14] , led_count[14], UART_MAXV_TEST, 1
instance = comp, \Add0~75 , Add0~75, UART_MAXV_TEST, 1
instance = comp, \led_count[15] , led_count[15], UART_MAXV_TEST, 1
instance = comp, \Add0~80 , Add0~80, UART_MAXV_TEST, 1
instance = comp, \led_count[16] , led_count[16], UART_MAXV_TEST, 1
instance = comp, \Add0~85 , Add0~85, UART_MAXV_TEST, 1
instance = comp, \led_count[17] , led_count[17], UART_MAXV_TEST, 1
instance = comp, \Add0~90 , Add0~90, UART_MAXV_TEST, 1
instance = comp, \led_count[18] , led_count[18], UART_MAXV_TEST, 1
instance = comp, \Add0~95 , Add0~95, UART_MAXV_TEST, 1
instance = comp, \led_count[19] , led_count[19], UART_MAXV_TEST, 1
instance = comp, \Add0~115 , Add0~115, UART_MAXV_TEST, 1
instance = comp, \led_count[20] , led_count[20], UART_MAXV_TEST, 1
instance = comp, \Add0~120 , Add0~120, UART_MAXV_TEST, 1
instance = comp, \led_count[24] , led_count[24], UART_MAXV_TEST, 1
instance = comp, \Add0~125 , Add0~125, UART_MAXV_TEST, 1
instance = comp, \led_count[25] , led_count[25], UART_MAXV_TEST, 1
instance = comp, \Add0~130 , Add0~130, UART_MAXV_TEST, 1
instance = comp, \led_count[26] , led_count[26], UART_MAXV_TEST, 1
instance = comp, \Add0~135 , Add0~135, UART_MAXV_TEST, 1
instance = comp, \led_count[27] , led_count[27], UART_MAXV_TEST, 1
instance = comp, \Add0~140 , Add0~140, UART_MAXV_TEST, 1
instance = comp, \led_count[28] , led_count[28], UART_MAXV_TEST, 1
instance = comp, \Add0~145 , Add0~145, UART_MAXV_TEST, 1
instance = comp, \led_count[29] , led_count[29], UART_MAXV_TEST, 1
instance = comp, \Add0~150 , Add0~150, UART_MAXV_TEST, 1
instance = comp, \led_count[30] , led_count[30], UART_MAXV_TEST, 1
instance = comp, \Add0~155 , Add0~155, UART_MAXV_TEST, 1
instance = comp, \led_count[31] , led_count[31], UART_MAXV_TEST, 1
instance = comp, \Equal1~4 , Equal1~4, UART_MAXV_TEST, 1
instance = comp, \Equal1~5 , Equal1~5, UART_MAXV_TEST, 1
instance = comp, \Equal1~7 , Equal1~7, UART_MAXV_TEST, 1
instance = comp, \Equal1~10 , Equal1~10, UART_MAXV_TEST, 1
instance = comp, \LED[1]~reg0 , LED[1]~reg0, UART_MAXV_TEST, 1
instance = comp, \Add1~0 , Add1~0, UART_MAXV_TEST, 1
instance = comp, \LED[2]~reg0 , LED[2]~reg0, UART_MAXV_TEST, 1
instance = comp, \LED[3]~reg0 , LED[3]~reg0, UART_MAXV_TEST, 1
instance = comp, \LED[3]~0 , LED[3]~0, UART_MAXV_TEST, 1
instance = comp, \LED[0]~reg0 , LED[0]~reg0, UART_MAXV_TEST, 1
instance = comp, \TxD~I , TxD, UART_MAXV_TEST, 1
instance = comp, \GPout[0]~I , GPout[0], UART_MAXV_TEST, 1
instance = comp, \GPout[1]~I , GPout[1], UART_MAXV_TEST, 1
instance = comp, \GPout[2]~I , GPout[2], UART_MAXV_TEST, 1
instance = comp, \GPout[3]~I , GPout[3], UART_MAXV_TEST, 1
instance = comp, \GPout[4]~I , GPout[4], UART_MAXV_TEST, 1
instance = comp, \GPout[5]~I , GPout[5], UART_MAXV_TEST, 1
instance = comp, \GPout[6]~I , GPout[6], UART_MAXV_TEST, 1
instance = comp, \GPout[7]~I , GPout[7], UART_MAXV_TEST, 1
instance = comp, \SW_USER_1~I , SW_USER_1, UART_MAXV_TEST, 1
instance = comp, \SW_USER_2~I , SW_USER_2, UART_MAXV_TEST, 1
instance = comp, \TR_DIR_1~I , TR_DIR_1, UART_MAXV_TEST, 1
instance = comp, \TR_OE_1~I , TR_OE_1, UART_MAXV_TEST, 1
instance = comp, \TR_DIR_2~I , TR_DIR_2, UART_MAXV_TEST, 1
instance = comp, \TR_OE_2~I , TR_OE_2, UART_MAXV_TEST, 1
instance = comp, \TR_DIR_3~I , TR_DIR_3, UART_MAXV_TEST, 1
instance = comp, \TR_OE_3~I , TR_OE_3, UART_MAXV_TEST, 1
instance = comp, \LED[0]~I , LED[0], UART_MAXV_TEST, 1
instance = comp, \LED[1]~I , LED[1], UART_MAXV_TEST, 1
instance = comp, \LED[2]~I , LED[2], UART_MAXV_TEST, 1
instance = comp, \LED[3]~I , LED[3], UART_MAXV_TEST, 1
