library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity V1 is
port(
	iclock : in std_logic;
	muxctrl : in std_logic_vector(1 downto 0);
	V1ctrl : in std_logic_vector(1 downto 0);
	xiin,outin,yin : in std_logic_vector(15 downto 0);
	xiout,outout,yout: out std_logic_vector(15 downto 0)
	);
end V1;

architecture behavioural of V1 is 

component Mux16 is
port(
	xiin,outin,yin: in std_logic_vector(15 downto 0);
	output: out std_logic_vector(15 downto 0);
	ctrl: in std_logic_vector(1 downto 0)
	);
end component;

component Mux17 is
port(
	xiout,outout,yout: out std_logic_vector(15 downto 0);
	regin: in std_logic_vector(15 downto 0);
	ctrl: in std_logic_vector(1 downto 0)
	);
end component;

signal muxout : std_logic_vector(15 downto 0);


signal regout : std_logic_vector(15 downto 0);

begin
	c1: Mux16 port map(xiin,outin,yin,muxout,muxctrl);
	c2: mux17 port map(xiout,outout,yout,regout,muxctrl);
	
	
	process(iclock)

	begin
		if rising_edge(iclock) then 
			if V1ctrl = '1' then 
				regin <= muxout;
			end if;
		
		end if;
	end process;


end architecture;