
****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/cc/eecs151/fa22/class/eecs151-adv/fpga_labs_fa22/lab2/../scripts/impl.tcl
# source ../target.tcl
## set ABS_TOP                         /home/cc/eecs151/fa22/class/eecs151-adv/fpga_labs_fa22/lab2
## set TOP                            z1top
## set FPGA_PART                      xc7z020clg400-1
## set_param general.maxThreads       4
## set_param general.maxBackupLogs    0
## set RTL { /home/cc/eecs151/fa22/class/eecs151-adv/fpga_labs_fa22/lab2/src/adder_tester.v /home/cc/eecs151/fa22/class/eecs151-adv/fpga_labs_fa22/lab2/src/behavioral_adder.v /home/cc/eecs151/fa22/class/eecs151-adv/fpga_labs_fa22/lab2/src/counter.v /home/cc/eecs151/fa22/class/eecs151-adv/fpga_labs_fa22/lab2/src/full_adder.v /home/cc/eecs151/fa22/class/eecs151-adv/fpga_labs_fa22/lab2/src/structural_adder.v /home/cc/eecs151/fa22/class/eecs151-adv/fpga_labs_fa22/lab2/src/z1top.v }
## set CONSTRAINTS { /home/cc/eecs151/fa22/class/eecs151-adv/fpga_labs_fa22/lab2/src/z1top.xdc }
# open_checkpoint ${ABS_TOP}/build/synth/${TOP}.dcp
Command: open_checkpoint /home/cc/eecs151/fa22/class/eecs151-adv/fpga_labs_fa22/lab2/build/synth/z1top.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2556.453 ; gain = 0.000 ; free physical = 8235 ; free virtual = 17833
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2562.758 ; gain = 0.000 ; free physical = 7862 ; free virtual = 17474
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2570.605 ; gain = 0.000 ; free physical = 7349 ; free virtual = 16991
Restored from archive | CPU: 0.140000 secs | Memory: 1.161804 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2570.605 ; gain = 0.000 ; free physical = 7349 ; free virtual = 16991
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2570.605 ; gain = 0.000 ; free physical = 7349 ; free virtual = 16991
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2021.1 (64-bit) build 3247384
open_checkpoint: Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 2570.605 ; gain = 14.156 ; free physical = 7349 ; free virtual = 16991
# if {[string trim ${CONSTRAINTS}] ne ""} {
#   read_xdc ${CONSTRAINTS}
# }
Parsing XDC File [/home/cc/eecs151/fa22/class/eecs151-adv/fpga_labs_fa22/lab2/src/z1top.xdc]
Finished Parsing XDC File [/home/cc/eecs151/fa22/class/eecs151-adv/fpga_labs_fa22/lab2/src/z1top.xdc]
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2645.238 ; gain = 74.633 ; free physical = 7337 ; free virtual = 16982

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 104825991

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2703.051 ; gain = 57.812 ; free physical = 7337 ; free virtual = 16982

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 104825991

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2862.051 ; gain = 0.004 ; free physical = 7160 ; free virtual = 16809
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 104825991

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2862.051 ; gain = 0.004 ; free physical = 7160 ; free virtual = 16809
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: fb10a42f

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2862.051 ; gain = 0.004 ; free physical = 7160 ; free virtual = 16809
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: fb10a42f

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2862.051 ; gain = 0.004 ; free physical = 7160 ; free virtual = 16809
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: fb10a42f

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2862.051 ; gain = 0.004 ; free physical = 7160 ; free virtual = 16809
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: fb10a42f

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2862.051 ; gain = 0.004 ; free physical = 7160 ; free virtual = 16809
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2862.051 ; gain = 0.000 ; free physical = 7160 ; free virtual = 16809
Ending Logic Optimization Task | Checksum: f1629678

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2862.051 ; gain = 0.004 ; free physical = 7160 ; free virtual = 16809

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: f1629678

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2862.051 ; gain = 0.000 ; free physical = 7160 ; free virtual = 16809

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: f1629678

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2862.051 ; gain = 0.000 ; free physical = 7160 ; free virtual = 16809

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2862.051 ; gain = 0.000 ; free physical = 7160 ; free virtual = 16809
Ending Netlist Obfuscation Task | Checksum: f1629678

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2862.051 ; gain = 0.000 ; free physical = 7160 ; free virtual = 16809
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2862.051 ; gain = 291.445 ; free physical = 7160 ; free virtual = 16809
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2947.598 ; gain = 0.000 ; free physical = 7109 ; free virtual = 16760
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: e14b2713

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2947.598 ; gain = 0.000 ; free physical = 7109 ; free virtual = 16760
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2947.598 ; gain = 0.000 ; free physical = 7109 ; free virtual = 16760

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: cfbf50ea

Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2947.598 ; gain = 0.000 ; free physical = 7134 ; free virtual = 16785

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1447dc5fa

Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2971.609 ; gain = 24.012 ; free physical = 7147 ; free virtual = 16798

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1447dc5fa

Time (s): cpu = 00:00:00.70 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2971.609 ; gain = 24.012 ; free physical = 7147 ; free virtual = 16798
Phase 1 Placer Initialization | Checksum: 1447dc5fa

Time (s): cpu = 00:00:00.70 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2971.609 ; gain = 24.012 ; free physical = 7147 ; free virtual = 16798

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 153686cec

Time (s): cpu = 00:00:00.89 ; elapsed = 00:00:00.68 . Memory (MB): peak = 2971.609 ; gain = 24.012 ; free physical = 7146 ; free virtual = 16797

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 159bf4a7b

Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.70 . Memory (MB): peak = 2971.609 ; gain = 24.012 ; free physical = 7146 ; free virtual = 16797

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 159bf4a7b

Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.70 . Memory (MB): peak = 2971.609 ; gain = 24.012 ; free physical = 7146 ; free virtual = 16797

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 0 net or LUT. Breaked 0 LUT, combined 0 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2971.609 ; gain = 0.000 ; free physical = 7127 ; free virtual = 16780

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              0  |                     0  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 1729f7474

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2971.609 ; gain = 24.012 ; free physical = 7128 ; free virtual = 16780
Phase 2.4 Global Placement Core | Checksum: 19869750c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2971.609 ; gain = 24.012 ; free physical = 7125 ; free virtual = 16780
Phase 2 Global Placement | Checksum: 19869750c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2971.609 ; gain = 24.012 ; free physical = 7126 ; free virtual = 16781

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: fe194e58

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2971.609 ; gain = 24.012 ; free physical = 7126 ; free virtual = 16781

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 139cf3836

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2971.609 ; gain = 24.012 ; free physical = 7126 ; free virtual = 16781

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 15e9d04e1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2971.609 ; gain = 24.012 ; free physical = 7126 ; free virtual = 16781

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 15e9d04e1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2971.609 ; gain = 24.012 ; free physical = 7126 ; free virtual = 16781

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 240ac650a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2972.613 ; gain = 25.016 ; free physical = 7122 ; free virtual = 16777

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 220098b3f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2972.613 ; gain = 25.016 ; free physical = 7122 ; free virtual = 16777

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 220098b3f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2972.613 ; gain = 25.016 ; free physical = 7122 ; free virtual = 16777
Phase 3 Detail Placement | Checksum: 220098b3f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2972.613 ; gain = 25.016 ; free physical = 7122 ; free virtual = 16777

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2602b8e34

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.504 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1d64d46d3

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2972.613 ; gain = 0.000 ; free physical = 7121 ; free virtual = 16777
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 18f76b3fe

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2972.613 ; gain = 0.000 ; free physical = 7121 ; free virtual = 16777
Phase 4.1.1.1 BUFG Insertion | Checksum: 2602b8e34

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2972.613 ; gain = 25.016 ; free physical = 7121 ; free virtual = 16777

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.504. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 19c648788

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2972.613 ; gain = 25.016 ; free physical = 7121 ; free virtual = 16777

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2972.613 ; gain = 25.016 ; free physical = 7122 ; free virtual = 16777
Phase 4.1 Post Commit Optimization | Checksum: 19c648788

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2972.613 ; gain = 25.016 ; free physical = 7122 ; free virtual = 16777

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 19c648788

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2972.613 ; gain = 25.016 ; free physical = 7122 ; free virtual = 16778

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 19c648788

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2972.613 ; gain = 25.016 ; free physical = 7122 ; free virtual = 16778
Phase 4.3 Placer Reporting | Checksum: 19c648788

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2972.613 ; gain = 25.016 ; free physical = 7122 ; free virtual = 16778

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2972.613 ; gain = 0.000 ; free physical = 7121 ; free virtual = 16778

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2972.613 ; gain = 25.016 ; free physical = 7121 ; free virtual = 16778
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 19c648788

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2972.613 ; gain = 25.016 ; free physical = 7121 ; free virtual = 16778
Ending Placer Task | Checksum: 17f5f4499

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2972.613 ; gain = 25.016 ; free physical = 7121 ; free virtual = 16778
INFO: [Common 17-83] Releasing license: Implementation
28 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# write_checkpoint -force ${TOP}_placed.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2980.617 ; gain = 0.004 ; free physical = 7134 ; free virtual = 16792
INFO: [Common 17-1381] The checkpoint '/home/cc/eecs151/fa22/class/eecs151-adv/fpga_labs_fa22/lab2/build/impl/z1top_placed.dcp' has been generated.
# report_utilization -file post_place_utilization.rpt
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 99f5b6c6 ConstDB: 0 ShapeSum: e5698dd3 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 10f76f075

Time (s): cpu = 00:00:37 ; elapsed = 00:00:33 . Memory (MB): peak = 3061.145 ; gain = 69.688 ; free physical = 6916 ; free virtual = 16630
Post Restoration Checksum: NetGraph: bb64ae9b NumContArr: 541241da Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 10f76f075

Time (s): cpu = 00:00:37 ; elapsed = 00:00:33 . Memory (MB): peak = 3061.145 ; gain = 69.688 ; free physical = 6918 ; free virtual = 16631

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 10f76f075

Time (s): cpu = 00:00:37 ; elapsed = 00:00:33 . Memory (MB): peak = 3069.141 ; gain = 77.684 ; free physical = 6900 ; free virtual = 16614

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 10f76f075

Time (s): cpu = 00:00:37 ; elapsed = 00:00:33 . Memory (MB): peak = 3069.141 ; gain = 77.684 ; free physical = 6900 ; free virtual = 16614
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 2303f3a33

Time (s): cpu = 00:00:38 ; elapsed = 00:00:34 . Memory (MB): peak = 3093.023 ; gain = 101.566 ; free physical = 6889 ; free virtual = 16605
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.553  | TNS=0.000  | WHS=-0.001 | THS=-0.006 |

Phase 2 Router Initialization | Checksum: 1918fa1a0

Time (s): cpu = 00:00:38 ; elapsed = 00:00:34 . Memory (MB): peak = 3093.023 ; gain = 101.566 ; free physical = 6888 ; free virtual = 16604

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 92
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 92
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1918fa1a0

Time (s): cpu = 00:00:38 ; elapsed = 00:00:34 . Memory (MB): peak = 3093.023 ; gain = 101.566 ; free physical = 6885 ; free virtual = 16601
Phase 3 Initial Routing | Checksum: fcb823ff

Time (s): cpu = 00:00:38 ; elapsed = 00:00:34 . Memory (MB): peak = 3093.023 ; gain = 101.566 ; free physical = 6889 ; free virtual = 16605

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.924  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 19d1dc6ca

Time (s): cpu = 00:00:39 ; elapsed = 00:00:35 . Memory (MB): peak = 3093.023 ; gain = 101.566 ; free physical = 6886 ; free virtual = 16603
Phase 4 Rip-up And Reroute | Checksum: 19d1dc6ca

Time (s): cpu = 00:00:39 ; elapsed = 00:00:35 . Memory (MB): peak = 3093.023 ; gain = 101.566 ; free physical = 6886 ; free virtual = 16603

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 19d1dc6ca

Time (s): cpu = 00:00:39 ; elapsed = 00:00:35 . Memory (MB): peak = 3093.023 ; gain = 101.566 ; free physical = 6886 ; free virtual = 16603

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 19d1dc6ca

Time (s): cpu = 00:00:39 ; elapsed = 00:00:35 . Memory (MB): peak = 3093.023 ; gain = 101.566 ; free physical = 6886 ; free virtual = 16603
Phase 5 Delay and Skew Optimization | Checksum: 19d1dc6ca

Time (s): cpu = 00:00:39 ; elapsed = 00:00:35 . Memory (MB): peak = 3093.023 ; gain = 101.566 ; free physical = 6886 ; free virtual = 16603

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1c51c42f6

Time (s): cpu = 00:00:39 ; elapsed = 00:00:35 . Memory (MB): peak = 3093.023 ; gain = 101.566 ; free physical = 6888 ; free virtual = 16605
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.013  | TNS=0.000  | WHS=0.093  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1c51c42f6

Time (s): cpu = 00:00:39 ; elapsed = 00:00:35 . Memory (MB): peak = 3093.023 ; gain = 101.566 ; free physical = 6888 ; free virtual = 16605
Phase 6 Post Hold Fix | Checksum: 1c51c42f6

Time (s): cpu = 00:00:39 ; elapsed = 00:00:35 . Memory (MB): peak = 3093.023 ; gain = 101.566 ; free physical = 6888 ; free virtual = 16605

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0172932 %
  Global Horizontal Routing Utilization  = 0.0122549 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 151f2729d

Time (s): cpu = 00:00:39 ; elapsed = 00:00:35 . Memory (MB): peak = 3093.023 ; gain = 101.566 ; free physical = 6888 ; free virtual = 16605

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 151f2729d

Time (s): cpu = 00:00:39 ; elapsed = 00:00:35 . Memory (MB): peak = 3093.023 ; gain = 101.566 ; free physical = 6887 ; free virtual = 16604

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1a72ae811

Time (s): cpu = 00:00:39 ; elapsed = 00:00:35 . Memory (MB): peak = 3093.023 ; gain = 101.566 ; free physical = 6887 ; free virtual = 16604

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.013  | TNS=0.000  | WHS=0.093  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1a72ae811

Time (s): cpu = 00:00:39 ; elapsed = 00:00:35 . Memory (MB): peak = 3093.023 ; gain = 101.566 ; free physical = 6887 ; free virtual = 16604
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:39 ; elapsed = 00:00:35 . Memory (MB): peak = 3093.023 ; gain = 101.566 ; free physical = 6907 ; free virtual = 16624

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:37 . Memory (MB): peak = 3093.023 ; gain = 112.406 ; free physical = 6908 ; free virtual = 16625
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# write_checkpoint -force ${TOP}_routed.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3103.996 ; gain = 2.973 ; free physical = 6902 ; free virtual = 16620
INFO: [Common 17-1381] The checkpoint '/home/cc/eecs151/fa22/class/eecs151-adv/fpga_labs_fa22/lab2/build/impl/z1top_routed.dcp' has been generated.
# write_verilog -force post_route.v
# write_xdc -force post_route.xdc
# report_drc -file post_route_drc.rpt
Command: report_drc -file post_route_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/share/instsww/xilinx/Vivado/2021.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/cc/eecs151/fa22/class/eecs151-adv/fpga_labs_fa22/lab2/build/impl/post_route_drc.rpt.
report_drc completed successfully
# report_timing_summary -warn_on_violation -file post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
# write_bitstream -force ${TOP}.bit
Command: write_bitstream -force z1top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./z1top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [#UNDEF] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/cc/eecs151/fa22/class/eecs151-adv/fpga_labs_fa22/lab2/build/impl/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Mon Sep 12 12:09:06 2022. For additional details about this file, please refer to the WebTalk help file at /share/instsww/xilinx/Vivado/2021.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
10 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:17 ; elapsed = 00:00:28 . Memory (MB): peak = 3463.434 ; gain = 331.750 ; free physical = 6796 ; free virtual = 16598
INFO: [Common 17-206] Exiting Vivado at Mon Sep 12 12:09:06 2022...
