Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Thu Apr 07 04:52:57 2016
| Host         : Emre-Bilgisayar running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
| Design       : system_wrapper
| Device       : xc7a35ti
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |   690 |
| Minimum Number of register sites lost to control set restrictions |  1980 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            3088 |          945 |
| No           | No                    | Yes                    |             608 |          186 |
| No           | Yes                   | No                     |            2367 |          851 |
| Yes          | No                    | No                     |            2056 |          605 |
| Yes          | No                    | Yes                    |             454 |           93 |
| Yes          | Yes                   | No                     |            3639 |         1155 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                  Clock Signal                                  |                                                                                                                              Enable Signal                                                                                                                             |                                                                                                                    Set/Reset Signal                                                                                                                   | Slice Load Count | Bel Load Count |
+--------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/axi_quad_spi_1/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                        |                1 |              1 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/axi_quad_spi_1/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                        |                1 |              1 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/axi_quad_spi_1/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                        |                1 |              1 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/axi_intc_0/U0/INTC_CORE_I/p_32_out                                                                                                                                                                                                           |                1 |              1 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[34]_i_1_n_0                                                                                                      | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/zq_cntrl.zq_request_logic.zq_request_r_reg                                                                                                                                  |                1 |              1 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/init_dec_cnt                                                                                               | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/maintenance_request.maint_zq_r_lcl_reg                                                                                                                                      |                1 |              1 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/axi_intc_0/U0/INTC_CORE_I/p_26_out                                                                                                                                                                                                           |                1 |              1 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                     |                1 |              1 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/PmodACL_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                         |                1 |              1 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/push                                                                                                                                                                                        |                                                                                                                                                                                                                                                       |                1 |              1 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/one_dec_min_limit_reg[1][0]                                                                                                                                                 |                1 |              1 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                        |                1 |              1 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                     |                1 |              1 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/axi_quad_spi_1/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                        |                1 |              1 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                     |                1 |              1 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/PmodACL_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                         |                1 |              1 |
| ~system_i/mdm_1/U0/Ext_JTAG_DRCK                                               | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CE                                                                                                                                                                                                                        | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/D                                                                                                                                                                                                        |                1 |              1 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                     |                1 |              1 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/axi_intc_0/U0/INTC_CORE_I/p_28_out                                                                                                                                                                                                           |                1 |              1 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/PmodACL_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                         |                1 |              1 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/axi_intc_0/U0/INTC_CORE_I/p_30_out                                                                                                                                                                                                           |                1 |              1 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                        |                1 |              1 |
|  system_i/mdm_1/U0/Ext_JTAG_UPDATE                                             | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                      | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_reg_n_0                                                                                                                          |                1 |              1 |
|  system_i/mdm_1/U0/Ext_JTAG_UPDATE                                             | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                      | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_cmd_i_reg_n_0                                                                                                                           |                1 |              1 |
|  system_i/mdm_1/U0/Ext_JTAG_UPDATE                                             | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                      | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_cmd_i_reg_n_0                                                                                                                          |                1 |              1 |
|  system_i/mdm_1/U0/Ext_JTAG_UPDATE                                             | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                      | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                                                                                                                          |                1 |              1 |
| ~system_i/mdm_1/U0/Ext_JTAG_UPDATE                                             |                                                                                                                                                                                                                                                                        | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/I0                                                                                                                                                                                                       |                1 |              1 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/PmodACL_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                         |                1 |              1 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                          |                                                                                                                                                                                                                                                       |                1 |              1 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/PmodACL_1/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                         |                1 |              1 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/PmodACL_1/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                         |                1 |              1 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR0_GENERATE[23].TCSR0_FF_I_0                                                                                                                                                      |                1 |              1 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                        |                1 |              1 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/PmodACL_1/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                         |                1 |              1 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/PmodACL_1/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                         |                1 |              1 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                        |                1 |              1 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR1_GENERATE[23].TCSR1_FF_I                                                                                                                                                        |                1 |              1 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/capture_1                                                                                                                                          |                1 |              1 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/flush_pipe                                                                                                                                                                                       |                1 |              1 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/p_3_in                                                                                                                                                                                                                        | system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                               |                1 |              1 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                      |                                                                                                                                                                                                                                                       |                1 |              1 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r_pipe/p_1_in                                                                                                                                                              |                                                                                                                                                                                                                                                       |                1 |              2 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce_int[0]                                                                                                                                                          | system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                                   |                1 |              2 |
|  system_i/mdm_1/U0/Ext_JTAG_UPDATE                                             | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                                                                                      | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                                                                                                                                  |                1 |              2 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/PmodACL_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0_n_0     |                1 |              2 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/PmodACL_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                              |                1 |              2 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                             |                1 |              2 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0    |                1 |              2 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                          |                1 |              2 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0_n_0                    |                1 |              2 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/PmodACL_1/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0        |                1 |              2 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/PmodACL_1/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                              |                1 |              2 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                             |                1 |              2 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0                       |                1 |              2 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/axi_quad_spi_1/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                             |                1 |              2 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/axi_quad_spi_1/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0_n_0                    |                1 |              2 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/PmodACL_1/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0_n_0     |                1 |              2 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/PmodACL_1/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                              |                1 |              2 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/PmodACL_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce_int[0]                                                                                                                                           | system_i/PmodACL_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                    |                1 |              2 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/axi_quad_spi_1/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                             |                1 |              2 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_quad_spi_1/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce_int[0]                                                                                                                                                          | system_i/axi_quad_spi_1/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                                   |                1 |              2 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/axi_quad_spi_1/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0                       |                1 |              2 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/PmodACL_1/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce_int[0]                                                                                                                                           | system_i/PmodACL_1/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                    |                1 |              2 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0_n_0 |                1 |              2 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                          |                1 |              2 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/PmodACL_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0        |                1 |              2 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/CI                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                       |                1 |              2 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/PmodACL_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                              |                1 |              2 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce_int[0]                                                                                                                                       | system_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                |                1 |              2 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[1][5]_i_1_n_0                                                                                                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/fine_inc_reg[0][2][0]                                                                                                                                                       |                2 |              2 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[0][5]_i_1_n_0                                                                                                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/fine_inc_reg[0][2][0]                                                                                                                                                       |                1 |              2 |
|  system_i/mdm_1/U0/Ext_JTAG_UPDATE                                             |                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                       |                1 |              3 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0_n_0 |                2 |              3 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/PmodACL_1/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0        |                1 |              3 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/axi_quad_spi_1/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0_n_0                    |                1 |              3 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/axi_quad_spi_1/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0                       |                1 |              3 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state[3]_i_1_n_0                                                                                                                  | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/SR[0]                                                                                                                       |                1 |              3 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0    |                1 |              3 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/PmodACL_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0_n_0     |                1 |              3 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0                       |                2 |              3 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/PmodACL_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0        |                1 |              3 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/r_push                                                                                                                                                              |                                                                                                                                                                                                                                                       |                1 |              3 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/PmodACL_1/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0_n_0     |                1 |              3 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/FSM_onehot_state[3]_i_1__0_n_0                                                                                                           | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/SR[0]                                                                                                                   |                1 |              3 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/E[0]                                                                                                                                              |                                                                                                                                                                                                                                                       |                1 |              3 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/FSM_onehot_state[3]_i_1__1_n_0                                                                                                           | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/SR[0]                                                                                                                   |                2 |              3 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0_n_0                    |                2 |              3 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/PmodACL_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SYNC_SPIXFER_DONE_S2AX_1/icount_out_reg[0]_0                                                                                           |                                                                                                                                                                                                                                                       |                2 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r[3]_i_2_n_0                                                                                                                 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r[3]_i_1_n_0                                                                                                |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/p_0_in7_in                                                                                                                                | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_1_n_0                                                                                                   |                2 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/p_0_in3_in                                                                                                                                | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_1_n_0                                                                                                  |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh0                                                                                                                              | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh[3]_i_1_n_0                                                                                                   |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/PmodACL_1/inst/axi_gpio_0/U0/gpio_core_1/Read_Reg_Rst                                                                                                                                                                                        |                3 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/PmodACL_1/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                                                                                                                                     |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/PmodACL_1/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                | system_i/PmodACL_1/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                           |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/PmodACL_1/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_OE_reg[0][0]                                                                                                                                                          | system_i/PmodACL_1/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                           |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/PmodACL_1/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                                                 | system_i/PmodACL_1/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                           |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec[3]_i_1_n_0                                                                                                          | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/cnt_pwron_r_reg[0][0]                                                                                                                                                       |                2 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt0                                                                                             | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt[3]_i_1_n_0                                                                  |                2 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/PmodGPS_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                                                                                                                                     |                2 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/FSM_sequential_fine_adj_state_r_reg[3]_i_1_n_0                                                             | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/cnt_pwron_r_reg[0][0]                                                                                                                                                       |                3 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r0                                                                                                    | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r[3]_i_1_n_0                                                                         |                2 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/cnt_read[3]_i_1__1_n_0                                                                                                                                    | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                              |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/PmodOLEDrgb_0/inst/axi_gpio_0/U0/gpio_core_1/Read_Reg_Rst                                                                                                                                                                                    |                2 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/PmodOLEDrgb_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                                                                                                                                 |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/DIBDI[0]                                                                                                                                                         | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/addr_Tag_Bits_reg[13][0]                                                                                                                        |                2 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/PmodACL_1/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/icount_out_reg[0]_1                                                                                                                                                    |                                                                                                                                                                                                                                                       |                2 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/PmodACL_1/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SYNC_SPIXFER_DONE_S2AX_1/icount_out_reg[0]_0                                                                                           |                                                                                                                                                                                                                                                       |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/p_1_out                                                                                                                                                          | system_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                                                          |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_read_fifo_addr[0]_i_1_n_0                                                                                                                            | system_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                                                          |                2 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_read_fifo_addr[0]_i_1_n_0                                                         | system_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                                                          |                2 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.exist_bit_FDRE/E[0]                                                                  | system_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                                                          |                2 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[2].Addr_bit_FDSE/E[0]                                                       | system_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                                                          |                2 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                       |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/PmodGPS_0/inst/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                    | system_i/PmodGPS_0/inst/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                      |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                       |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/PmodGPS_0/inst/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                      |                                                                                                                                                                                                                                                       |                2 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[2].Addr_bit_FDSE/Using_New_CacheInterface_for_AXI.valid_Bits_1_reg[3]       | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[2].Addr_bit_FDSE/SR[0]                                     |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                       |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                                     |                                                                                                                                                                                                                                                       |                4 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                                                                                                                                                    |                2 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/PmodOLEDrgb_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                            | system_i/PmodOLEDrgb_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                       |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/PmodOLEDrgb_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_OE_reg[0][0]                                                                                                                                                      | system_i/PmodOLEDrgb_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                       |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/PmodOLEDrgb_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                                             | system_i/PmodOLEDrgb_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                       |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                  |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                   | system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                     |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/CE031_out                                                                                                                                                                                             | system_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/SR[0]                                                                                                                                                                                         |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                       |                2 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_quad_spi_1/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/icount_out_reg[0]_1                                                                                                                                                                   |                                                                                                                                                                                                                                                       |                2 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_quad_spi_1/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/icount_out_reg[0]                                       |                                                                                                                                                                                                                                                       |                2 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/icount_out_reg[0]_0                                                                                                                                                        |                                                                                                                                                                                                                                                       |                2 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/icount_out_reg[0]_1                                                                                                                                                                   |                                                                                                                                                                                                                                                       |                2 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/icount_out_reg[0]_1                                                                                                                                                |                                                                                                                                                                                                                                                       |                2 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SYNC_SPIXFER_DONE_S2AX_1/icount_out_reg[0]_0                                                                                       |                                                                                                                                                                                                                                                       |                2 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/gen_master_slots[0].r_issuing_cnt_reg[0]                                                                                                                            | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                      |                2 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio2_Data_Out_reg[0][0]                                                                                                                                                                      | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]_0                                                                                                                                                                      |                2 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio_OE_reg[0][0]                                                                                                                                                                             | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]_0                                                                                                                                                                      |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                               | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]_0                                                                                                                                                                      |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                                                                | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]_0                                                                                                                                                                      |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                                   | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                      |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[0].w_issuing_cnt_reg[0]                                                                                                                                                    | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                      |                2 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio_OE_reg[0][0]                                                                                                                                                                             | system_i/axi_gpio_1/U0/bus2ip_reset                                                                                                                                                                                                                   |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/rst_mig_7series_0_83M/U0/bus_struct_reset[0]                                                                                                                                                                                                 |                2 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/PmodACL_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                                                 | system_i/PmodACL_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                           |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                                   | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                      |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/FSM_sequential_scl_state[3]_i_2_n_0                                                                                                                                                                                          | system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/SR[0]                                                                                                                                                                                                     |                3 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/BITCNT/q_int[0]_i_1__0_n_0                                                                                                                                                                                                   | system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/SR[0]                                                                                                                                                                                                     |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/PmodACL_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_OE_reg[0][0]                                                                                                                                                          | system_i/PmodACL_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                           |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/PmodACL_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                | system_i/PmodACL_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                           |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[8]                                                                                                                                                               | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                        |                2 |              4 |
|  system_i/mdm_1/U0/Ext_JTAG_DRCK                                               | system_i/mdm_1/U0/MDM_Core_I1/TDI_Shifter0                                                                                                                                                                                                                             | system_i/mdm_1/U0/MDM_Core_I1/sel_n_reset                                                                                                                                                                                                             |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[0].FDRE_I_0                                                                                                                                                                                                | system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                               |                1 |              4 |
|  system_i/mdm_1/U0/Ext_JTAG_UPDATE                                             | system_i/mdm_1/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                                                                                                  | system_i/mdm_1/U0/MDM_Core_I1/sel_n_reset                                                                                                                                                                                                             |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_single_thread.accept_cnt[3]_i_1_n_0                                                                                                                    | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                      |                1 |              4 |
| ~system_i/mdm_1/U0/Ext_JTAG_UPDATE                                             |                                                                                                                                                                                                                                                                        | system_i/mdm_1/U0/MDM_Core_I1/sel_n_reset                                                                                                                                                                                                             |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/cnt_shift_r1540_out                                                                                                                      | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/cnt_shift_r_reg[0][0]                                                                                                                                                       |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/Tx_data_exists                                                                                                                                                                                                                | system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                               |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/sync_cntr[3]_i_2_n_0                                                                                                                                                                    | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/sync_cntr0                                                                                                                                                             |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/data_buf_address_counter.data_buf_addr_cnt_r_reg[3][0]                                                                                                                          | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                   |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/E[0]                                                                                                                                                                              | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                   |                2 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wait_cnt0                                                                                                                  | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/wait_cnt_reg[3][0]                                                                                                                                                          |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt                                                                                                                 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt0                                                                                               |                2 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[1][5]_i_1_n_0                                                                                                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/fine_inc_reg[0][2][1]                                                                                                                                                       |                2 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/PmodACL_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                                                                                                                                     |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[0][5]_i_1_n_0                                                                                                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/fine_inc_reg[0][2][1]                                                                                                                                                       |                2 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/PmodACL_0/inst/axi_gpio_0/U0/gpio_core_1/Read_Reg_Rst                                                                                                                                                                                        |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_wait_cnt[3]_i_1_n_0                                                                                              |                2 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ocal_act_wait_cnt[3]_i_1_n_0                                                                                             |                2 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/Rc_Data_Exists                                                                                                                                                                                                                 | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                        |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r                                                                                                                             | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/wrcal_sanity_chk_done_reg                                                                                                                                                   |                3 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/tap_inc_wait_cnt[3]_i_1_n_0                                                                                             |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/incdec_wait_cnt[3]_i_1_n_0                                                                                |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/PmodACL_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/icount_out_reg[0]_1                                                                                                                                                    |                                                                                                                                                                                                                                                       |                3 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/wait_cnt_r0                                                                                                                              | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/wait_cnt_r_reg[3][0]                                                                                                                                                        |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/PmodACL_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[6]_i_1_n_0                                                                                                                                               | system_i/PmodACL_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                    |                1 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/rst_mig_7series_0_83M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                     |                1 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/pb_cnt_eye_size_r                                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0                                                                  |                2 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[6]_i_1_n_0                                                                                                                                           | system_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                |                1 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/axi_quad_spi_1/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                                               |                2 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_quad_spi_1/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[6]_i_1_n_0                                                                                                                                                              | system_i/axi_quad_spi_1/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                   |                1 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                            |                2 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/PmodACL_1/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_2_n_0                                                                                                               | system_i/PmodACL_1/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_1_n_0                                                                                              |                2 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/init_dec_cnt                                                                                               | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/wrcal_sanity_chk_done_reg                                                                                                                                                   |                1 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/PmodACL_1/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[6]_i_1_n_0                                                                                                                                               | system_i/PmodACL_1/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                    |                2 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/PmodACL_1/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                                |                2 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/req_data_buf_addr_r_reg[0][0]                                                                                                          |                                                                                                                                                                                                                                                       |                1 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_2_n_0                                                                                                                              | system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_1_n_0                                                                                                             |                1 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/addr_q                                                                                                               | system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/rresp_wrap_buffer_reg[0]_0                                                                           |                2 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/SR[0]                                                                                                                                                                                         |                1 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/addr_q                                                                                                               | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/rresp_wrap_buffer_reg[0]_0                                                                           |                2 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/addr_q                                                                                                             | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/rresp_wrap_buffer_reg[0]_0                                                                           |                2 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                                               |                2 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/E[0]                                                                                                                                    | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/maintenance_request.maint_zq_r_lcl_reg                                                                                                                                      |                1 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/PmodACL_1/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                                |                2 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/cmd_pipe_plus.mc_data_offset_reg[0]                                                                                    |                1 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/req_data_buf_addr_r_reg[0][0]                                                                                                          |                                                                                                                                                                                                                                                       |                2 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[11]                                                                                                                                                              | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                        |                1 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_dec[4]_i_2_n_0                                                                                                         | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/complex_row0_rd_done1                                                                                                                                                       |                2 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt                                                                                                                           | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0                                                                         |                2 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/PmodACL_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                                |                1 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Performace_Debug_Control.dbg_hit_reg[15]                                                                                                                                                          | system_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                                                          |                2 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                                               |                1 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[6]_i_1_n_0                                                                                                                                                              | system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                   |                2 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_MSR_i_reg[30][0]                                                                                                                                                                               | system_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                                                          |                1 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                            |                2 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_2_n_0                                                                                                           | system_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_1_n_0                                                                                          |                1 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/PmodACL_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_2_n_0                                                                                                               | system_i/PmodACL_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_1_n_0                                                                                              |                1 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                            | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/SR[0]                                                                                                                                 |                1 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                            | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/SR[0]                                                                                                                                 |                1 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/rd_accepted                                                                                                                                                                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                   |                2 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/PmodACL_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                                |                2 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/sel                                                                                                                                                       | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/maint_prescaler.maint_prescaler_r[4]_i_1_n_0                                                                                             |                1 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__0_n_0            | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                           |                2 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1_n_0               | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                           |                1 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty[4]_i_1__0_n_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                                           |                1 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_quad_spi_1/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/E[0]                                                                                                                                                                       | system_i/axi_quad_spi_1/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/p_3_out                                                                                                                              |                1 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/req_data_buf_addr_r_reg[0][0]                                                                                                          |                                                                                                                                                                                                                                                       |                2 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0                                                                                   | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0                                                                  |                2 |              5 |
|  system_i/mdm_1/U0/Ext_JTAG_UPDATE                                             | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                      |                                                                                                                                                                                                                                                       |                3 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0[5]_i_1_n_0                                                                                           |                1 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0                                                                                   | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0                                                                  |                2 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0                                                                                   | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0                                                                  |                2 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r_reg[4]_i_1_n_0                                                                                   | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/wrcal_sanity_chk_done_reg                                                                                                                                                   |                3 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0                                                                                   | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0                                                                  |                1 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0                                                                                   | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0                                                                  |                2 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/cal1_wait_cnt_r[4]_i_1_n_0                                                                                              |                1 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/req_data_buf_addr_r_reg[0][0]                                                                                                          |                                                                                                                                                                                                                                                       |                2 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0                                                                                   | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0                                                                  |                1 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0                                                                                   | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0                                                                  |                1 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/not_empty_wait_cnt[4]_i_1_n_0                                                                                           |                2 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/axi_quad_spi_1/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                                               |                2 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.pending_write[4]_i_1_n_0                                                             | system_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                                                          |                2 |              5 |
|  system_i/clk_wiz_0/inst/clk_out2                                              |                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                       |                3 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/idel_dec_cnt[4]_i_1_n_0                                                                                                                  | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                             |                3 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/maint_controller.maint_wip_r_lcl_reg                                                                                                     |                4 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_tap_count_r[5]_i_1_n_0                                                                                                  | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/fine_inc_reg[0][2][1]                                                                                                                                                       |                4 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/PmodGPS_0/inst/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                     |                3 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer_r0_0                                                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/SS[0]                                                                                                                                   |                2 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/PmodGPS_0/inst/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                     |                3 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/cnt_read_reg[5][0]                                                                                                                                                          | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                              |                2 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/rst_mig_7series_0_83M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                       | system_i/rst_mig_7series_0_83M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                               |                2 |              6 |
|  system_i/mdm_1/U0/Ext_JTAG_DRCK                                               | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_status[15]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                                       |                1 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                             |                2 |              6 |
|  system_i/mdm_1/U0/Ext_JTAG_DRCK                                               | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/count[0]__0_i_1_n_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                                       |                2 |              6 |
|  system_i/mdm_1/U0/Ext_JTAG_DRCK                                               | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sample_1[15]_i_1_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                       |                1 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                |                2 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/pi_stg2_reg_l_timing[5]_i_1_n_0                                                                                         |                1 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[5]_i_1_n_0                                                                                                            |                                                                                                                                                                                                                                                       |                3 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/cnt_read[5]_i_1__0_n_0                                                                                                                            | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                              |                2 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r0                                                                                                | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r[5]_i_1_n_0                                                                     |                2 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[5]_i_1_n_0                                                                                         | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/dqs_po_en_stg2_f_reg                                                                                                                                                        |                3 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/axi_quad_spi_1/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                |                2 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                          | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/dqs_po_en_stg2_f_reg                                                                                                                                                        |                2 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/inc_cnt                                                                                                    | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/wrcal_sanity_chk_done_reg                                                                                                                                                   |                3 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/PmodACL_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                 |                2 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/p_0_in22_out                                                                                               | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/dqs_po_en_stg2_f_reg                                                                                                                                                        |                1 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset[0][5]_i_1_n_0                                                         |                2 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/stable_pass_cnt                                                                                            | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/wrcal_sanity_chk_done_reg                                                                                                                                                   |                2 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/p_1_out[5]                                                                                                 |                                                                                                                                                                                                                                                       |                2 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_2_n_0                                                                                                             | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/first_edge_taps_r[5]_i_1_n_0                                                                                                            |                2 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/pi_rdval_cnt[5]_i_1_n_0                                                                                                                  | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/zq_cntrl.zq_request_logic.zq_request_r_reg                                                                                                                                  |                2 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/AXI_Bus2IP_Reset                                                                                                                                                                             |                1 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                          |                1 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r                                                                                                                      | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/zq_cntrl.zq_request_logic.zq_request_r_reg                                                                                                                                  |                1 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                               |                3 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/PmodACL_1/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                 |                2 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0                                                                                                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                             |                2 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                    |                2 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/right_edge_taps_r[5]_i_1_n_0                                                                                                             | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                             |                3 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                    |                3 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_2_n_0                                                                                                            | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/second_edge_taps_r[5]_i_1_n_0                                                                                                           |                1 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/tap_cnt_cpt_r                                                                                                                            | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/tap_cnt_cpt_r_reg[0][0]                                                                                                                                                     |                2 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_dec_cnt_reg[5]_i_1_n_0                                                                                                | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/dqs_po_en_stg2_f_reg                                                                                                                                                        |                4 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[0][5]_i_1_n_0                                                                                                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/fine_inc_reg[0][2][0]                                                                                                                                                       |                2 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[1][5]_i_1_n_0                                                                                                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/fine_inc_reg[0][2][0]                                                                                                                                                       |                2 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset_TxFIFO_ptr_int                                                                                                                              |                1 |              7 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                     | system_i/axi_gpio_1/U0/bus2ip_reset                                                                                                                                                                                                                   |                1 |              7 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_quad_spi_1/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.C_SPI_MODE_1_MIXED_ROM_I/synth_options.dist_mem_inst/gen_rom.rom_inst/E[0]                                                 | system_i/axi_quad_spi_1/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                            |                1 |              7 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/rx_fifo_reset                                                                                                                          |                3 |              7 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/PmodACL_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset_TxFIFO_ptr_int                                                                                                                                  |                1 |              7 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/PmodACL_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/rx_fifo_reset                                                                                                                              |                2 |              7 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/BITCNT/E[0]                                                                                                                                                                                                                  | system_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/state0                                                                                                                                                                                                      |                4 |              7 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[9]                                                                                                                                                               | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                        |                2 |              7 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                     | system_i/axi_gpio_2/U0/bus2ip_reset                                                                                                                                                                                                                   |                1 |              7 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset_TxFIFO_ptr_int                                                                                                                                                 |                2 |              7 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r[6]_i_1_n_0                                                                                                     |                2 |              7 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/rx_fifo_reset                                                                                                                                             |                2 |              7 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                     | system_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                         |                1 |              7 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/axi_quad_spi_1/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset_TxFIFO_ptr_int                                                                                                                                                 |                2 |              7 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/axi_quad_spi_1/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/rx_fifo_reset                                                                                                                                             |                2 |              7 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/PmodACL_1/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset_TxFIFO_ptr_int                                                                                                                                  |                1 |              7 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/PmodACL_1/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/rx_fifo_reset                                                                                                                              |                2 |              7 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                          | system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                            |                2 |              7 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_quad_spi_1/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/E[0]                                                                                                                                                  | system_i/axi_quad_spi_1/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                                               |                1 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_quad_spi_1/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/receive_Data_int                                                                                                                                      | system_i/axi_quad_spi_1/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                            |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/E[0]                                                                                                                                            | system_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                            |                1 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpr1.dout_i_reg[7][0]                | system_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                            |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_quad_spi_1/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/CONTROL_REG_5_9_GENERATE[9].SPICR_data_int_reg[9]_0                                                                                                                         | system_i/axi_quad_spi_1/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                                   |                3 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_quad_spi_1/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Shift_Reg[0]_i_1_n_0                                                                        | system_i/axi_quad_spi_1/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                            |                5 |              8 |
|  system_i/mdm_1/U0/Ext_JTAG_DRCK                                               | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                                                                              |                                                                                                                                                                                                                                                       |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_quad_spi_1/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/CE                                                                                                                                                    | system_i/axi_quad_spi_1/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/R                                                                                                                                                     |                2 |              8 |
|  system_i/mdm_1/U0/Ext_JTAG_DRCK                                               | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/Compare[1].SRLC16E_I/Performace_Debug_Control.ex_dbg_hit_reg[0]                                                   |                                                                                                                                                                                                                                                       |                7 |              8 |
|  system_i/mdm_1/U0/Ext_JTAG_UPDATE                                             | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1[0]_i_1_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                       |                1 |              8 |
| ~system_i/mdm_1/U0/Ext_JTAG_UPDATE                                             | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0                                                                                                                                                                                                        |                                                                                                                                                                                                                                                       |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                                                                              |                                                                                                                                                                                                                                                       |                1 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                 | system_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                            |                1 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/E[0]                                                                                                                                                               | system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                                               |                1 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1_n_0                                                                                                        |                                                                                                                                                                                                                                                       |                4 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/p_30_out                                                                                                                                                           | system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                            |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_1_n_0                                                                                                       | system_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                         |                3 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/p_28_out                                                                                                                                                           | system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                            |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d1                                                                                                                                          |                                                                                                                                                                                                                                                       |                3 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                    | system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                                               |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d1                                                                                                                       |                                                                                                                                                                                                                                                       |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/mpr_rd_rise0_prev_r0                                                                                                                     |                                                                                                                                                                                                                                                       |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpr1.dout_i_reg[7][0]                                   | system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                                               |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/PmodGPS_0/inst/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                                                               |                                                                                                                                                                                                                                                       |                1 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                    | system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                                               |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/PmodACL_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/CONTROL_REG_5_9_GENERATE[9].SPICR_data_int_reg[9]_0                                                                                                          | system_i/PmodACL_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                    |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/PmodGPS_0/inst/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                      |                4 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/PmodACL_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                     | system_i/PmodACL_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                                |                1 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/PmodACL_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpr1.dout_i_reg[7][0]                    | system_i/PmodACL_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                                |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/PmodACL_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                     | system_i/PmodACL_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                                |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/CONTROL_REG_5_9_GENERATE[9].SPICR_data_int_reg[9]_0                                                                                                                         | system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                                   |                3 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/CI                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                       |                1 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads[7]_i_2_n_0                                                                                                                    | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads05_out                                                                                                        |                3 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_1_n_0                                                                                                                          | system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                            |                3 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/CONTROL_REG_5_9_GENERATE[9].SPICR_data_int_reg[9]_0                                                                                                      | system_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                |                1 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/PmodACL_1/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/p_28_out                                                                                                                                            | system_i/PmodACL_1/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                             |                1 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/PmodACL_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_1_n_0                                                                                                           | system_i/PmodACL_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                             |                3 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Read_Reg_Rst                                                                                                                                                                      |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                 | system_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                            |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/PmodACL_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d1                                                                                                                           |                                                                                                                                                                                                                                                       |                3 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[7]_i_1_n_0                                                                                                                                                                                 | system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                     |                3 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/PmodACL_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/p_28_out                                                                                                                                            | system_i/PmodACL_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                             |                1 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/sel                                                                                                                                                                                            |                                                                                                                                                                                                                                                       |                1 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/PmodACL_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/p_30_out                                                                                                                                            | system_i/PmodACL_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                             |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/LOAD_REG_GEN[8].LOAD_REG_I                                                                                                                                                                                           | system_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/SR[0]                                                                                                                                                                                         |                3 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                    |                4 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/LOAD_REG_GEN[24].LOAD_REG_I                                                                                                                                                                                          | system_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/SR[0]                                                                                                                                                                                         |                3 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                         |                3 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/p_30_out                                                                                                                                        | system_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                         |                1 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal                                                                                                                      | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal0                                                                                                    |                3 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/PmodACL_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/E[0]                                                                                                                                                | system_i/PmodACL_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                                |                1 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/rdByteCntr[0]_i_1_n_0                                                                                                                                                                                                         | system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                               |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/LOAD_REG_GEN[16].LOAD_REG_I                                                                                                                                                                                          | system_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/SR[0]                                                                                                                                                                                         |                3 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1_n_0           | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                           |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/PmodACL_1/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/CONTROL_REG_5_9_GENERATE[9].SPICR_data_int_reg[9]_0                                                                                                          | system_i/PmodACL_1/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                    |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                            | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                           |                3 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__2_n_0        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                           |                3 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/axi_mem_intercon/xbar/inst/gen_master_slots[1].reg_slice_mi/reset                                                                                                                                                                            |                3 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                            | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                           |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/LOAD_REG_GEN[0].LOAD_REG_I_0                                                                                                                                                                                         | system_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/SR[0]                                                                                                                                                                                         |                3 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr0                            | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                           |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                            | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                           |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty[4]_i_1_n_0    | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst                                           |                1 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr0                            | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                           |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                            | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                           |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/PmodACL_1/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                     | system_i/PmodACL_1/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                                |                1 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/PmodACL_1/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpr1.dout_i_reg[7][0]                    | system_i/PmodACL_1/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                                |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/rd_buf_we_r1                                                                                                                                                                |                                                                                                                                                                                                                                                       |                1 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                     |                3 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                              | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                      |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/PmodACL_1/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                     | system_i/PmodACL_1/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                                |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/CI                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                       |                1 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_addr_le                                                                                                                                                             | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                   |                3 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[0]_0[0]                                                                                                                                  | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                              |                4 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR1_GENERATE[22].TCSR1_FF_I                                                                                                                                                                         | system_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/SR[0]                                                                                                                                                                                         |                3 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                   | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                              |                5 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                          | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                        |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int[7]_i_1_n_0                                                                                                                                                                                              | system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/SR[0]                                                                                                                                                                                                     |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/PmodACL_1/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_1_n_0                                                                                                           | system_i/PmodACL_1/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                             |                3 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/data_i2c_i0                                                                                                                                                                                                                  | system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/SR[0]                                                                                                                                                                                                     |                1 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/i2c_header_en                                                                                                                                                                                                                | system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/SR[0]                                                                                                                                                                                                     |                1 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/PmodACL_1/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d1                                                                                                                           |                                                                                                                                                                                                                                                       |                3 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/PmodACL_1/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/p_30_out                                                                                                                                            | system_i/PmodACL_1/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                             |                1 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/PmodACL_1/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/E[0]                                                                                                                                                | system_i/PmodACL_1/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                                |                1 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/PmodGPS_0/inst/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/sel                                                                                                                                                                             |                                                                                                                                                                                                                                                       |                1 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                               | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]                                                                                             |                1 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg[15][0]                            | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]                                                                                             |                1 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[23][0]                            | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]                                                                                             |                1 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[31][0]                            | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]                                                                                             |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[39][0]                            | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]                                                                                             |                1 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg[47][0]                            | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]                                                                                             |                1 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[55][0]                            | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]                                                                                             |                1 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[63][0]                            | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]                                                                                             |                1 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[71][0]                            | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]                                                                                             |                1 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg[79][0]                            | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]                                                                                             |                1 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[87][0]                            | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]                                                                                             |                1 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[95][0]                            | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]                                                                                             |                1 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[103][0]                           | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]                                                                                             |                1 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg[111][0]                           | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]                                                                                             |                1 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[119][0]                           | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]                                                                                             |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[127][0]                           | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]                                                                                             |                1 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/p_28_out                                                                                                                                        | system_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                         |                1 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/PmodGPS_0/inst/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[7]_i_1_n_0                                                                                                                                                                  | system_i/PmodGPS_0/inst/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                      |                4 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_quad_spi_1/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                    | system_i/axi_quad_spi_1/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                                               |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_quad_spi_1/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpr1.dout_i_reg[7][0]                                   | system_i/axi_quad_spi_1/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                                               |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_0                      | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/rresp_wrap_buffer_reg[0]_0                                                                           |                3 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1_n_0                     | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/rresp_wrap_buffer_reg[0]_0                                                                           |                3 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1_n_0                     | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/rresp_wrap_buffer_reg[0]_0                                                                           |                3 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1_n_0                     | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/rresp_wrap_buffer_reg[0]_0                                                                           |                3 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1_n_0                     | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/rresp_wrap_buffer_reg[0]_0                                                                           |                3 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1_n_0                     | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/rresp_wrap_buffer_reg[0]_0                                                                           |                3 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1_n_0                     | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/rresp_wrap_buffer_reg[0]_0                                                                           |                3 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_1_n_0                     | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/rresp_wrap_buffer_reg[0]_0                                                                           |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[71]_i_1_n_0                     | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/rresp_wrap_buffer_reg[0]_0                                                                           |                3 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[79]_i_1_n_0                     | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/rresp_wrap_buffer_reg[0]_0                                                                           |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[87]_i_1_n_0                     | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/rresp_wrap_buffer_reg[0]_0                                                                           |                3 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[95]_i_1_n_0                     | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/rresp_wrap_buffer_reg[0]_0                                                                           |                3 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[103]_i_1_n_0                    | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/rresp_wrap_buffer_reg[0]_0                                                                           |                3 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[111]_i_1_n_0                    | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/rresp_wrap_buffer_reg[0]_0                                                                           |                3 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[119]_i_1_n_0                    | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/rresp_wrap_buffer_reg[0]_0                                                                           |                3 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[127]_i_2_n_0                    | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/rresp_wrap_buffer_reg[0]_0                                                                           |                3 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_quad_spi_1/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                    | system_i/axi_quad_spi_1/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                                               |                1 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt                                                                                                               | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/fine_inc_reg[0][2][0]                                                                                                                                                       |                3 |              9 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt[0][1][2]_i_1_n_0                                                                                              | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/fine_inc_reg[0][2][1]                                                                                                                                                       |                2 |              9 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR0_GENERATE[20].TCSR0_FF_I                                                                                                                                                                         | system_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/SR[0]                                                                                                                                                                                         |                4 |              9 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_rdval_cnt[8]_i_1_n_0                                                                                                    | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/fine_inc_reg[0][2][1]                                                                                                                                                       |                4 |              9 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                        | system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                                   |                3 |              9 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/pop_mi_data                                                                                                          | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/rresp_wrap_buffer_reg[0]_0                                                                           |                5 |              9 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                    |                2 |              9 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_r[7]_i_1_n_0                                                                                             |                3 |              9 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                     | system_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                |                2 |              9 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                                           |                3 |              9 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst                                           |                4 |              9 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/pop_si_data                                                                                                         | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/rresp_wrap_buffer_reg[0]_0                                                                           |                4 |              9 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_LENGTH.first_mi_word_q_reg_0                                                                               | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/rresp_wrap_buffer_reg[0]_0                                                                           |                5 |              9 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/USE_RTL_LENGTH.first_mi_word_q_i_1_n_0                                                                                | system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/rresp_wrap_buffer_reg[0]_0                                                                           |                4 |              9 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/p_15_in                                                                                                               | system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/rresp_wrap_buffer_reg[0]_0                                                                           |                4 |              9 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/PmodACL_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                         | system_i/PmodACL_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                    |                2 |              9 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/p_15_in                                                                                                               | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/rresp_wrap_buffer_reg[0]_0                                                                           |                3 |              9 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[8]_i_1_n_0                                                                                                                 |                                                                                                                                                                                                                                                       |                5 |              9 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pwron_ce_r                                                                                                                                | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/cnt_pwron_r_reg[0][0]                                                                                                                                                       |                3 |              9 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/rresp_wrap_buffer_reg[0]_0                                                                           |                4 |              9 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/clear                                                                                                                    |                3 |              9 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/PmodACL_1/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                         | system_i/PmodACL_1/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                    |                3 |              9 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/fine_inc_reg[0][2][0]                                                                                                                                                       |                4 |              9 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.rd_starve_cnt[8]_i_2_n_0                                                                                                                                | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.rd_starve_cnt_reg[0]_0[0]                                                                                                              |                2 |              9 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.wr_starve_cnt[8]_i_2_n_0                                                                                                                                | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/SR[0]                                                                                                                                             |                2 |              9 |
|  system_i/mdm_1/U0/Ext_JTAG_DRCK                                               | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_status[9]_i_1_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                                       |                3 |             10 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/PmodGPS_0/inst/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                      | system_i/PmodGPS_0/inst/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                                                                                                                         |                2 |             10 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                                     | system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                                                                                                                                        |                2 |             10 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[7]                                                                                                                                                               | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                        |                4 |             10 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[6]                                                                                                                                                               | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                        |                3 |             10 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[5]                                                                                                                                                               | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                        |                3 |             10 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_address0                                                                                                                          | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/en_cnt_div4.enable_wrlvl_cnt_reg[2]                                                                                                                                         |                4 |             10 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[4]                                                                                                                                                               | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                        |                3 |             10 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[3]                                                                                                                                                               | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                        |                4 |             10 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[2]                                                                                                                                                               | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                        |                3 |             10 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[1]                                                                                                                                                               | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                        |                3 |             10 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_1__1_n_0                                                                                                                                                                                                   | system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/SR[0]                                                                                                                                                                                                     |                3 |             10 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int[0]_i_1_n_0                                                                                                                                                                                                   | system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/SR[0]                                                                                                                                                                                                     |                3 |             10 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[0]                                                                                                                                                               | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                        |                3 |             10 |
|  system_i/clk_wiz_0/inst/clk_out2                                              | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/sample_timer_en                                                                                                                                                                         | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/sample_timer0                                                                                                                                                          |                2 |             11 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                                           | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                    |                7 |             11 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_nxt                                                                                                                      | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/two_inc_max_limit_reg[1][0]                                                                                                                                                 |                3 |             11 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/PmodACL_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                          | system_i/PmodACL_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                    |                4 |             11 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                            |                4 |             11 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                                         | system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                   |                2 |             11 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                      | system_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                |                4 |             11 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/PmodACL_1/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                          | system_i/PmodACL_1/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                    |                3 |             11 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/microblaze_0_axi_periph/tier2_xbar_2/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                   |                5 |             11 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/sr_valid_r2                                                                                                                              | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/samp_edge_cnt0_r_reg[11]_0                                                                                                                                                  |                3 |             12 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/E[0]                                                                                                                                     |                                                                                                                                                                                                                                                       |                3 |             12 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/p_21_out                                                                                                                   | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/fine_inc_reg[0][2][0]                                                                                                                                                       |                3 |             12 |
|  system_i/clk_wiz_0/inst/clk_out2                                              | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature[11]_i_1_n_0                                                                                                                                       | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/rst_r2                                                                                                                                                                 |                2 |             12 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/axi_intc_0/U0/INTC_CORE_I/SR[0]                                                                                                                                                                                                              |                4 |             12 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_quad_spi_1/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gc1.count_reg[3][0]                                     | system_i/axi_quad_spi_1/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                                               |                3 |             12 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio2_OE_reg[0][0]                                                                                                                                                                            | system_i/axi_gpio_1/U0/bus2ip_reset                                                                                                                                                                                                                   |                3 |             12 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio2_Data_Out_reg[0][0]                                                                                                                                                                      | system_i/axi_gpio_1/U0/bus2ip_reset                                                                                                                                                                                                                   |                2 |             12 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gc1.count_reg[3][0]                                     | system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                                               |                2 |             12 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gc1.count_reg[3][0]                                     | system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                                               |                4 |             12 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/two_inc_max_limit_reg[1][0]                                                                                                                                                 |                3 |             12 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gc1.count_reg[3][0]                  | system_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                            |                2 |             12 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gc1.count_reg[3][0]                  | system_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                            |                2 |             12 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_quad_spi_1/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gc1.count_reg[3][0]                                     | system_i/axi_quad_spi_1/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                                               |                2 |             12 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/PmodACL_1/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gc1.count_reg[3][0]                      | system_i/PmodACL_1/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                                |                2 |             12 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/PmodACL_1/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gc1.count_reg[3][0]                      | system_i/PmodACL_1/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                                |                2 |             12 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/PmodACL_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gc1.count_reg[3][0]                      | system_i/PmodACL_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                                |                2 |             12 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/PmodACL_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gc1.count_reg[3][0]                      | system_i/PmodACL_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                                |                3 |             12 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/samp_edge_cnt1_en_r                                                                                                                      | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/samp_edge_cnt0_r_reg[11]_0                                                                                                                                                  |                3 |             12 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                                                                                       |               12 |             12 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/mcGo_r_reg[15]                                                                                                                                                              |                3 |             12 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                                                                | system_i/axi_gpio_1/U0/bus2ip_reset                                                                                                                                                                                                                   |                4 |             13 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                           |                7 |             13 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                              |                6 |             14 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_quad_spi_1/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                        | system_i/axi_quad_spi_1/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                                   |                3 |             14 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/fine_inc_reg[0][2][1]                                                                                                                                                       |               10 |             14 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_quad_spi_1/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                                         | system_i/axi_quad_spi_1/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                   |                9 |             15 |
|  system_i/clk_wiz_0/inst/clk_out2                                              |                                                                                                                                                                                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/rst_r2                                                                                                                                                                 |                4 |             15 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/zq_cntrl.zq_request_logic.zq_request_r_reg                                                                                                                                  |                7 |             15 |
|  system_i/clk_wiz_0/inst/clk_out2                                              |                                                                                                                                                                                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_iodelay_ctrl/AS[0]                                                                                                                                                                              |                2 |             15 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/PmodACL_1/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/gic0.gc1.count_d1_reg[3][0]                                                                                                                         |                                                                                                                                                                                                                                                       |                2 |             16 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/axi_quad_spi_1/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc1.count_d3_reg[0][0]                                        |                3 |             16 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt[15]_i_1_n_0                                                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                   |                4 |             16 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/axi_quad_spi_1/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                               |                3 |             16 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio2_Data_Out_reg[0][0]                                                                                                                                                                      | system_i/axi_gpio_2/U0/bus2ip_reset                                                                                                                                                                                                                   |                8 |             16 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/imm_reg_reg[15]_0[0]                                                                                                                                              | system_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                                                          |                7 |             16 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/axi_quad_spi_1/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc1.count_reg[2][0]                                           |                4 |             16 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/axi_quad_spi_1/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                               |                3 |             16 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/PmodACL_1/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/gic0.gc1.count_d1_reg[3][0]                                                                                                                         | system_i/PmodACL_1/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc1.count_reg[2][1]                            |                3 |             16 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc1.count_d3_reg[0][0]                                        |                4 |             16 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                               |                4 |             16 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc1.count_reg[2][0]                                           |                4 |             16 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                               |                3 |             16 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/PmodACL_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/gic0.gc1.count_d1_reg[3][0]                                                                                                                         | system_i/PmodACL_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc1.count_reg[2][1]                            |                3 |             16 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/PmodACL_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/gic0.gc1.count_d1_reg[3][0]                                                                                                                         |                                                                                                                                                                                                                                                       |                2 |             16 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[15]              |                6 |             16 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio2_OE_reg[0][0]                                                                                                                                                                            | system_i/axi_gpio_2/U0/bus2ip_reset                                                                                                                                                                                                                   |                5 |             16 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/axi_gpio_1/U0/gpio_core_1/Read_Reg_Rst                                                                                                                                                                                                       |                4 |             16 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/PmodACL_1/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                     | system_i/PmodACL_1/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc1.count_d3_reg[0][1]                         |                3 |             16 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc1.count_d3_reg[0][0]                     |                5 |             16 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                            |                4 |             16 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/PmodACL_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                     | system_i/PmodACL_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc1.count_d3_reg[0][1]                         |                3 |             16 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/PmodACL_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                     |                                                                                                                                                                                                                                                       |                2 |             16 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc1.count_reg[2][0]                        |                3 |             16 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                            |                5 |             16 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                    | system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc1.count_d3_reg[0][1]                                        |                3 |             16 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/PmodACL_1/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc1.count_d3_reg[0][0]                         |                3 |             16 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/PmodACL_1/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                |                5 |             16 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/PmodACL_1/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc1.count_reg[2][0]                            |                3 |             16 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/PmodACL_1/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                |                3 |             16 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                    |                                                                                                                                                                                                                                                       |                2 |             16 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/gic0.gc1.count_d1_reg[3][0]                                                                                                                     | system_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc1.count_reg[2][1]                        |                3 |             16 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/PmodACL_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc1.count_d3_reg[0][0]                         |                3 |             16 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/PmodACL_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                |                4 |             16 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/PmodACL_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc1.count_reg[2][0]                            |                3 |             16 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0                                                             |                4 |             16 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/PmodACL_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                |                3 |             16 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_quad_spi_1/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/gic0.gc1.count_d1_reg[3][0]                                                                                                                           |                                                                                                                                                                                                                                                       |                2 |             16 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/PmodACL_1/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                     |                                                                                                                                                                                                                                                       |                2 |             16 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_quad_spi_1/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                    |                                                                                                                                                                                                                                                       |                2 |             16 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_quad_spi_1/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                    | system_i/axi_quad_spi_1/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc1.count_d3_reg[0][1]                                        |                3 |             16 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/gic0.gc1.count_d1_reg[3][0]                                                                                                                                        |                                                                                                                                                                                                                                                       |                2 |             16 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/gic0.gc1.count_d1_reg[3][0]                                                                                                                                        | system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc1.count_reg[2][1]                                           |                3 |             16 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                 | system_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc1.count_d3_reg[0][1]                     |                3 |             16 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/gic0.gc1.count_d1_reg[3][0]                                                                                                                     |                                                                                                                                                                                                                                                       |                2 |             16 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_quad_spi_1/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/gic0.gc1.count_d1_reg[3][0]                                                                                                                           | system_i/axi_quad_spi_1/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc1.count_reg[2][1]                                           |                4 |             16 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/pointer_we                                                                                                                                                                        |                                                                                                                                                                                                                                                       |                2 |             16 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                       | system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                         |                6 |             16 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                 |                                                                                                                                                                                                                                                       |                2 |             16 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                       | system_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                         |                5 |             16 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/microblaze_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                   |                7 |             17 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/rresp_wrap_buffer_reg[0]_0                                                                           |                9 |             17 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                   |                5 |             17 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                       | system_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                         |                4 |             17 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/microblaze_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                   |                6 |             17 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]_0                                                                                                                                                                      |                7 |             19 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/PmodACL_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                           |                6 |             19 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/PmodACL_1/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                           |                6 |             19 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/PmodOLEDrgb_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                       |                6 |             19 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_41                                                                                                                                                    | system_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                                                          |                8 |             20 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/wrcal_sanity_chk_done_reg                                                                                                                                                   |                9 |             20 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Read_Req_Granted                                                                                             |                                                                                                                                                                                                                                                       |                5 |             20 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/read_req_granted                                                                                                                                                 |                                                                                                                                                                                                                                                       |                5 |             20 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r[0]_i_2_n_0                                                                                                                   | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/zq_timer_r0                                                                                                                              |                5 |             20 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                               | system_i/axi_gpio_2/U0/bus2ip_reset                                                                                                                                                                                                                   |                7 |             20 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio_OE_reg[0][0]                                                                                                                                                                             | system_i/axi_gpio_2/U0/bus2ip_reset                                                                                                                                                                                                                   |                6 |             20 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                                                                | system_i/axi_gpio_2/U0/bus2ip_reset                                                                                                                                                                                                                   |                6 |             21 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/microblaze_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                      |                                                                                                                                                                                                                                                       |                6 |             22 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/PmodACL_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                             |                8 |             22 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                         |                9 |             22 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/PmodACL_1/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                             |                9 |             22 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/dqs_po_en_stg2_f_reg                                                                                                                                                        |               13 |             22 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/cnt_pwron_r_reg[0][0]                                                                                                                                                       |                5 |             22 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                  | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                    |                8 |             22 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/microblaze_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                                       |                5 |             22 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                          |                7 |             23 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/PmodGPS_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                           |                7 |             23 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/microblaze_0_axi_periph/tier2_xbar_2/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                               | system_i/microblaze_0_axi_periph/tier2_xbar_2/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                   |                6 |             23 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/two_inc_max_limit_reg[1][0]                                                                                                                                                 |                8 |             23 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[34]_i_1_n_0                                                                                                      | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/mcGo_r_reg[15]                                                                                                                                                              |               11 |             23 |
|  system_i/mdm_1/U0/Ext_JTAG_DRCK                                               |                                                                                                                                                                                                                                                                        | system_i/mdm_1/U0/MDM_Core_I1/shift_n_reset                                                                                                                                                                                                           |                6 |             23 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[4].MUXCY_I/E[0]                                                                                                                | system_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                                                          |                5 |             24 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/addr_Tag_Bits_reg[13][0]                                                                                                                                         |                                                                                                                                                                                                                                                       |                4 |             24 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/E[0]                                                                                                                                                               | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                   |               14 |             24 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                            | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                   |                8 |             25 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_Latch_AS_Logic_1.AND2B1L_I1/E[0]                                                                                                                           | system_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                                                          |                9 |             25 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/out[3]                                                                                                                  |               14 |             25 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[2].Addr_bit_FDSE/SR[0]                                                      | system_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                                                          |                6 |             25 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/microblaze_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                               | system_i/microblaze_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                   |                5 |             25 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/microblaze_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                               | system_i/microblaze_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                   |                7 |             26 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                             |               14 |             26 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/E[0]                                                                                                                                   |                                                                                                                                                                                                                                                       |                7 |             27 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                   |                7 |             27 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/axi_quad_spi_1/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                   |                7 |             27 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/E[0]                                                                                                                                   |                                                                                                                                                                                                                                                       |                9 |             27 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/E[0]                                                                                                                                   |                                                                                                                                                                                                                                                       |               10 |             27 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/E[0]                                                                                                                                   |                                                                                                                                                                                                                                                       |                7 |             27 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/PmodACL_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                    |                7 |             27 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/PmodACL_1/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                    |                7 |             27 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                |                8 |             27 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                      | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                      |                7 |             27 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/PmodGPS_0/inst/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                                                                                                                         |                9 |             29 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                       | system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                           |                6 |             29 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                                                                                                                                        |               11 |             30 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_and/MUXCY_I/valid_addr_strobe_q_reg                                                                                                               |                                                                                                                                                                                                                                                       |               11 |             30 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses3.xx_access_read_miss/MUXCY_I/Read_Req                                                                                                            | system_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                                                          |                9 |             31 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[4].MUXCY_I/Using_AXI.M_AXI_ARLEN_reg[0]                                                                                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                                                          |               10 |             31 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                             | system_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                               |               13 |             32 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/E[0]                                                                                                                                                                                              | system_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/SR[0]                                                                                                                                                                                         |                9 |             32 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/PmodACL_1/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                 | system_i/PmodACL_1/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                   |               13 |             32 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/SR[0]                                                                                                                                                                                            |               13 |             32 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_iodelay_ctrl/rst_sync_r1_reg                                                                                                                                                                    |               12 |             32 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31]_i_1_n_0                                                                                                                                                                                       | system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                            |               32 |             32 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[2].Addr_bit_FDSE/Write_Data_Valid                                           |                                                                                                                                                                                                                                                       |                4 |             32 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]                                                                                                                                                                  | system_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                                                          |                6 |             32 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                | system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                  |               14 |             32 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_quad_spi_1/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                | system_i/axi_quad_spi_1/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                  |               11 |             32 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/LOAD_REG_GEN[0].LOAD_REG_I                                                                                                                                                                            | system_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/SR[0]                                                                                                                                                                                         |               10 |             32 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                                                                              | system_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                                                          |               11 |             32 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/INFERRED_GEN.icount_out_reg[0][0]                                                                                                                                                                 | system_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/SR[0]                                                                                                                                                                                         |                5 |             32 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_pc_reg[0][0]                                                                                                                                                   | system_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                                                          |                7 |             32 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/E[0]                                                                                                                                                             | system_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                                                          |               15 |             32 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/PmodACL_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                 | system_i/PmodACL_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                   |                9 |             32 |
|  system_i/mdm_1/U0/Ext_JTAG_DRCK                                               | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK                                                                                                                                                   |                                                                                                                                                                                                                                                       |               11 |             32 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                                                                | system_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                         |               10 |             32 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_41                                                                                                                                                    |                                                                                                                                                                                                                                                       |                7 |             32 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_41                                                                                                                                                    | system_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/WB_MEM_Result_reg[31][0]                                                                                                                                                                         |                7 |             32 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/mem_pc_i_reg[0][0]                                                                                                                                          | system_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                                                          |                5 |             32 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/lopt_3                                                                                                                                                      | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                                                                                                                                |                9 |             32 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                                                                  | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                              |               12 |             33 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                       |                6 |             33 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                          |                                                                                                                                                                                                                                                       |                9 |             33 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/microblaze_0_axi_periph/tier2_xbar_2/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                                       |               15 |             33 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                   | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                              |               10 |             33 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][0]_srl32_i_1_n_0                                                                     |                                                                                                                                                                                                                                                       |                9 |             33 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/microblaze_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                      |                                                                                                                                                                                                                                                       |                9 |             33 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/microblaze_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                                       |               10 |             33 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                              |                                                                                                                                                                                                                                                       |                6 |             33 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/microblaze_0_axi_periph/tier2_xbar_2/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                      |                                                                                                                                                                                                                                                       |               13 |             33 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][0]_srl32_i_1__0_n_0                                                                    |                                                                                                                                                                                                                                                       |                9 |             33 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                      | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                      |               11 |             34 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q[34]_i_1_n_0                                                            | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/rresp_wrap_buffer_reg[0]_0                                                                           |               10 |             34 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q[34]_i_1__0_n_0                                                           | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/rresp_wrap_buffer_reg[0]_0                                                                           |               10 |             34 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[34]                                                                   | system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/rresp_wrap_buffer_reg[0]_0                                                                           |               10 |             34 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/axi_gpio_2/U0/gpio_core_1/Read_Reg_Rst                                                                                                                                                                                                       |               16 |             36 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/m_payload_i[31]_i_1_n_0                                                                                                               |                                                                                                                                                                                                                                                       |                7 |             36 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/en_cnt_div4.enable_wrlvl_cnt_reg[2]                                                                                                                                         |               19 |             36 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                      |               20 |             38 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/maintenance_request.maint_zq_r_lcl_reg                                                                                                                                      |               24 |             40 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                            |                                                                                                                                                                                                                                                       |               10 |             40 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/m_payload_i[31]_i_1_n_0                                                                                                               |                                                                                                                                                                                                                                                       |                8 |             41 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/SR[0]                                                                                                                                                                                                     |               14 |             41 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                        |               16 |             44 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/one_dec_min_limit_reg[1][0]                                                                                                                                                 |               16 |             45 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                            |               12 |             46 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/neutral_max_limit_reg[11][0]                                                                                                                                                |               12 |             46 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/init_state_r_reg[0][0]                                                                                                                                                      |               26 |             46 |
|  system_i/mdm_1/U0/Ext_JTAG_DRCK                                               | system_i/mdm_1/U0/Dbg_Capture_0                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                       |               10 |             46 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/four_inc_max_limit_reg[11][0]                                                                                                                                               |               14 |             46 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/axi_gpio_1/U0/bus2ip_reset                                                                                                                                                                                                                   |               12 |             48 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/axi_quad_spi_1/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                            |               19 |             58 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[0].prev_sr_fall0_r_reg[0][0]_0                                                                                |                                                                                                                                                                                                                                                       |               20 |             64 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[2].Addr_bit_FDSE/Using_New_CacheInterface_for_AXI.valid_Bits_1_reg[3]       |                                                                                                                                                                                                                                                       |                8 |             64 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/mux_rd_valid_r_reg_n_0                                                                                                                   |                                                                                                                                                                                                                                                       |               14 |             64 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/store_sr_r0                                                                                                                                              |                                                                                                                                                                                                                                                       |               20 |             64 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/PmodACL_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                    |               17 |             65 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/PmodACL_1/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                    |               17 |             65 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                |               17 |             65 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.Using_Latch_AS_Logic.AND2B1L_I1/if_ready                                                                                                                                 |                                                                                                                                                                                                                                                       |               10 |             75 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                                   |               20 |             80 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/axi_quad_spi_1/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                                   |               18 |             84 |
|  system_i/mdm_1/U0/Ext_JTAG_DRCK                                               |                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                       |               26 |             86 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/axi_gpio_2/U0/bus2ip_reset                                                                                                                                                                                                                   |               29 |             88 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                  |                                                                                                                                                                                                                                                       |               11 |             88 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                  |                                                                                                                                                                                                                                                       |               11 |             88 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/lopt_3                                                                                                                                                      | system_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                                                          |               36 |             97 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/write_req_granted                                                                                            |                                                                                                                                                                                                                                                       |               23 |            101 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                              |                                                                                                                                                                                                                                                       |               14 |            112 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                              |                                                                                                                                                                                                                                                       |               14 |            112 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                              |                                                                                                                                                                                                                                                       |               14 |            112 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                              |                                                                                                                                                                                                                                                       |               14 |            112 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/D[30]                                                                                                                                                                                             |                                                                                                                                                                                                                                                       |               16 |            128 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_AXI_RDATA_I_reg[127]_0[0]                                                                                          | system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/rresp_wrap_buffer_reg[0]_0                                                                           |               32 |            128 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_AXI_RDATA_I_reg[127][0]                                                                                            | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/rresp_wrap_buffer_reg[0]_0                                                                           |               31 |            128 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.occupied_counter.occ_cnt_r_reg[0]_0                                                                                                                         |                                                                                                                                                                                                                                                       |               33 |            128 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/skid_buffer_reg[130]_0                                                                                 |                                                                                                                                                                                                                                                       |               29 |            129 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                                 |                                                                                                                                                                                                                                                       |               24 |            129 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/skid_buffer_reg[130]_0                                                                                 |                                                                                                                                                                                                                                                       |               35 |            129 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                                 |                                                                                                                                                                                                                                                       |               36 |            129 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/skid_buffer_reg[0]_0                                                                                                                                                |                                                                                                                                                                                                                                                       |               40 |            130 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/p_1_in                                                                                                                                                              |                                                                                                                                                                                                                                                       |               40 |            130 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_mask_r1_reg[0]_0                                                                                                                                                    |                                                                                                                                                                                                                                                       |               64 |            144 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_buf_we              |                                                                                                                                                                                                                                                       |               22 |            176 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/wdf_rdy_ns                                                                                                                                                                  |                                                                                                                                                                                                                                                       |               24 |            192 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[8].OF_Piperun_Stage/MUXCY_I/lopt_3                                                                                                                                                      | system_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                                                          |               79 |            224 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                                                          |              113 |            266 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                       |              935 |           3055 |
+--------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


