/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.06
Build    : 1.1.13
Hash     : 89b90d9
Date     : Jun 21 2024
Type     : Engineering
Log Time   : Sat Jun 22 07:07:40 2024 GMT

INFO: Created design: up5bit_counter_dual_clock. Project type: rtl
INFO: Target device: GEMINI_COMPACT_22x4
INFO: Device version: v1.6.244
INFO: Adding VERILOG_2001 /nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/up5bit_counter_dual_clock/./rtl/up5bit_counter_dual_clock.v
INFO: ANL: ##################################################
INFO: ANL: Analysis for design: up5bit_counter_dual_clock
INFO: ANL: ##################################################
INFO: ANL: Analyze command: /nfs_eda_sw/softwares/Raptor/instl_dir/06_21_2024_09_15_01/bin/yosys -s /nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/up5bit_counter_dual_clock/up5bit_counter_dual_clock/run_1/synth_1_1/analysis/up5bit_counter_dual_clock_analyzer.cmd
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/06_21_2024_09_15_01/bin/yosys -s /nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/up5bit_counter_dual_clock/up5bit_counter_dual_clock/run_1/synth_1_1/analysis/up5bit_counter_dual_clock_analyzer.cmd

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.38 (git sha1 945241a2f, gcc 11.2.1 -fPIC -Os)


-- Executing script file `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/up5bit_counter_dual_clock/up5bit_counter_dual_clock/run_1/synth_1_1/analysis/up5bit_counter_dual_clock_analyzer.cmd' --

1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_21_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_21_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Generating RTLIL representation for module `\CARRY'.
Generating RTLIL representation for module `\CLK_BUF'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DSP19X2'.
Generating RTLIL representation for module `\DSP38'.
Generating RTLIL representation for module `\FCLK_BUF'.
Generating RTLIL representation for module `\FIFO18KX2'.
Generating RTLIL representation for module `\FIFO36K'.
Generating RTLIL representation for module `\I_BUF_DS'.
Generating RTLIL representation for module `\I_BUF'.
Generating RTLIL representation for module `\I_DDR'.
Generating RTLIL representation for module `\I_DELAY'.
Generating RTLIL representation for module `\I_SERDES'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\O_BUF_DS'.
Generating RTLIL representation for module `\O_BUFT_DS'.
Generating RTLIL representation for module `\O_BUFT'.
Generating RTLIL representation for module `\O_BUF'.
Generating RTLIL representation for module `\O_DDR'.
Generating RTLIL representation for module `\O_DELAY'.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Generating RTLIL representation for module `\O_SERDES'.
Generating RTLIL representation for module `\PLL'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\TDP_RAM36K'.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/up5bit_counter_dual_clock/./rtl/up5bit_counter_dual_clock.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/up5bit_counter_dual_clock/./rtl/up5bit_counter_dual_clock.v' to AST representation.
Generating RTLIL representation for module `\up5bit_counter_dual_clock'.
Successfully finished Verilog frontend.

-- Running command `hierarchy -top up5bit_counter_dual_clock' --

3. Executing HIERARCHY pass (managing design hierarchy).

3.1. Analyzing design hierarchy..
Top module:  \up5bit_counter_dual_clock

3.2. Analyzing design hierarchy..
Top module:  \up5bit_counter_dual_clock
Removed 0 unused modules.

Dumping file hier_info.json ...
Dumping file port_info.json ...

End of script. Logfile hash: 3e589a4ce4, CPU: user 0.03s system 0.01s, MEM: 15.88 MB peak
Yosys 0.38 (git sha1 945241a2f, gcc 11.2.1 -fPIC -Os)
Time spent: 94% 4x read_verilog (0 sec), 3% 1x analyze (0 sec), ...
INFO: ANL: Design up5bit_counter_dual_clock is analyzed
INFO: ANL: Top Modules: up5bit_counter_dual_clock

INFO: SYN: ##################################################
INFO: SYN: Synthesis for design: up5bit_counter_dual_clock
INFO: SYN: ##################################################
INFO: SYN: RS Synthesis
INFO: SYN: Synthesis command: /nfs_eda_sw/softwares/Raptor/instl_dir/06_21_2024_09_15_01/bin/yosys -s up5bit_counter_dual_clock.ys -l up5bit_counter_dual_clock_synth.log
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/06_21_2024_09_15_01/bin/yosys -s up5bit_counter_dual_clock.ys -l up5bit_counter_dual_clock_synth.log

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.38 (git sha1 945241a2f, gcc 11.2.1 -fPIC -Os)


-- Executing script file `up5bit_counter_dual_clock.ys' --

1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_21_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_21_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Generating RTLIL representation for module `\CARRY'.
Generating RTLIL representation for module `\CLK_BUF'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DSP19X2'.
Generating RTLIL representation for module `\DSP38'.
Generating RTLIL representation for module `\FCLK_BUF'.
Generating RTLIL representation for module `\FIFO18KX2'.
Generating RTLIL representation for module `\FIFO36K'.
Generating RTLIL representation for module `\I_BUF_DS'.
Generating RTLIL representation for module `\I_BUF'.
Generating RTLIL representation for module `\I_DDR'.
Generating RTLIL representation for module `\I_DELAY'.
Generating RTLIL representation for module `\I_SERDES'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\O_BUF_DS'.
Generating RTLIL representation for module `\O_BUFT_DS'.
Generating RTLIL representation for module `\O_BUFT'.
Generating RTLIL representation for module `\O_BUF'.
Generating RTLIL representation for module `\O_DDR'.
Generating RTLIL representation for module `\O_DELAY'.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Generating RTLIL representation for module `\O_SERDES'.
Generating RTLIL representation for module `\PLL'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\TDP_RAM36K'.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/up5bit_counter_dual_clock/./rtl/up5bit_counter_dual_clock.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/up5bit_counter_dual_clock/./rtl/up5bit_counter_dual_clock.v' to AST representation.
Generating RTLIL representation for module `\up5bit_counter_dual_clock'.
Successfully finished Verilog frontend.

3. Executing HIERARCHY pass (managing design hierarchy).

3.1. Analyzing design hierarchy..
Top module:  \up5bit_counter_dual_clock

3.2. Analyzing design hierarchy..
Top module:  \up5bit_counter_dual_clock
Removed 0 unused modules.

4. Executing synth_rs pass: v0.4.218

4.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

4.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v' to AST representation.
Replacing existing blackbox module `\CARRY' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v:10.1-19.10.
Generating RTLIL representation for module `\CARRY'.
Successfully finished Verilog frontend.

4.3. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v' to AST representation.
Replacing existing blackbox module `\LATCH' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:20.1-34.10.
Generating RTLIL representation for module `\LATCH'.
Replacing existing blackbox module `\LATCHN' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:48.1-62.10.
Generating RTLIL representation for module `\LATCHN'.
Replacing existing blackbox module `\LATCHR' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:81.1-97.10.
Generating RTLIL representation for module `\LATCHR'.
Replacing existing blackbox module `\LATCHS' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:115.1-131.10.
Generating RTLIL representation for module `\LATCHS'.
Replacing existing blackbox module `\LATCHNR' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:150.1-166.10.
Generating RTLIL representation for module `\LATCHNR'.
Replacing existing blackbox module `\LATCHNS' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:184.1-200.10.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\LATCHSRE'.
Generating RTLIL representation for module `\LATCHNSRE'.
Successfully finished Verilog frontend.

4.4. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v' to AST representation.
Replacing existing blackbox module `\DFFRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v:11.1-25.10.
Generating RTLIL representation for module `\DFFRE'.
Successfully finished Verilog frontend.

4.5. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v' to AST representation.
Replacing existing blackbox module `\DFFNRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v:11.1-25.10.
Generating RTLIL representation for module `\DFFNRE'.
Successfully finished Verilog frontend.

4.6. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v' to AST representation.
Replacing existing blackbox module `\LUT1' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v:10.1-20.10.
Generating RTLIL representation for module `\LUT1'.
Successfully finished Verilog frontend.

4.7. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v' to AST representation.
Replacing existing blackbox module `\LUT2' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v:10.1-21.10.
Generating RTLIL representation for module `\LUT2'.
Successfully finished Verilog frontend.

4.8. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v' to AST representation.
Replacing existing blackbox module `\LUT3' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v:10.1-22.10.
Generating RTLIL representation for module `\LUT3'.
Successfully finished Verilog frontend.

4.9. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v' to AST representation.
Replacing existing blackbox module `\LUT4' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v:11.1-25.10.
Generating RTLIL representation for module `\LUT4'.
Successfully finished Verilog frontend.

4.10. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v' to AST representation.
Replacing existing blackbox module `\LUT5' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v:10.1-24.10.
Generating RTLIL representation for module `\LUT5'.
Successfully finished Verilog frontend.

4.11. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v' to AST representation.
Replacing existing blackbox module `\LUT6' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v:10.1-25.10.
Generating RTLIL representation for module `\LUT6'.
Successfully finished Verilog frontend.

4.12. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v' to AST representation.
Replacing existing blackbox module `\CLK_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v:10.1-17.10.
Generating RTLIL representation for module `\CLK_BUF'.
Successfully finished Verilog frontend.

4.13. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v' to AST representation.
Replacing existing blackbox module `\O_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v:10.1-22.10.
Generating RTLIL representation for module `\O_BUF'.
Successfully finished Verilog frontend.

4.14. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v' to AST representation.
Replacing existing blackbox module `\DSP38' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v:10.1-324.10.
Generating RTLIL representation for module `\DSP38'.
Successfully finished Verilog frontend.

4.15. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v' to AST representation.
Replacing existing blackbox module `\TDP_RAM36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:2.1-29.10.
Generating RTLIL representation for module `\TDP_RAM36K'.
Replacing existing blackbox module `\TDP_RAM18KX2' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:33.1-84.10.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\RS_DSP3'.
Replacing existing blackbox module `\DSP19X2' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:116.1-149.10.
Generating RTLIL representation for module `\DSP19X2'.
Successfully finished Verilog frontend.

4.16. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v' to AST representation.
Generating RTLIL representation for module `\TDP_BRAM18'.
Replacing existing blackbox module `\BRAM2x18_TDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:112.1-540.10.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Replacing existing blackbox module `\BRAM2x18_SDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:542.1-951.10.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Replacing existing blackbox module `\_$_mem_v2_asymmetric' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:953.1-1356.10.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

4.17. Executing HIERARCHY pass (managing design hierarchy).

4.17.1. Analyzing design hierarchy..
Top module:  \up5bit_counter_dual_clock

4.17.2. Analyzing design hierarchy..
Top module:  \up5bit_counter_dual_clock
Removed 0 unused modules.

4.18. Executing PROC pass (convert processes to netlists).

4.18.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.18.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/up5bit_counter_dual_clock/./rtl/up5bit_counter_dual_clock.v:18$3 in module up5bit_counter_dual_clock.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/up5bit_counter_dual_clock/./rtl/up5bit_counter_dual_clock.v:10$1 in module up5bit_counter_dual_clock.
Removed a total of 0 dead cases.

4.18.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 2 redundant assignments.
Promoted 0 assignments to connections.

4.18.4. Executing PROC_INIT pass (extract init attributes).

4.18.5. Executing PROC_ARST pass (detect async resets in processes).

4.18.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~2 debug messages>

4.18.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\up5bit_counter_dual_clock.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/up5bit_counter_dual_clock/./rtl/up5bit_counter_dual_clock.v:18$3'.
     1/1: $0\out1[4:0]
Creating decoders for process `\up5bit_counter_dual_clock.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/up5bit_counter_dual_clock/./rtl/up5bit_counter_dual_clock.v:10$1'.
     1/1: $0\out0[4:0]

4.18.8. Executing PROC_DLATCH pass (convert process syncs to latches).

4.18.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\up5bit_counter_dual_clock.\out1' using process `\up5bit_counter_dual_clock.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/up5bit_counter_dual_clock/./rtl/up5bit_counter_dual_clock.v:18$3'.
  created $dff cell `$procdff$11' with positive edge clock.
Creating register for signal `\up5bit_counter_dual_clock.\out0' using process `\up5bit_counter_dual_clock.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/up5bit_counter_dual_clock/./rtl/up5bit_counter_dual_clock.v:10$1'.
  created $dff cell `$procdff$12' with positive edge clock.

4.18.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

4.18.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\up5bit_counter_dual_clock.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/up5bit_counter_dual_clock/./rtl/up5bit_counter_dual_clock.v:18$3'.
Removing empty process `up5bit_counter_dual_clock.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/up5bit_counter_dual_clock/./rtl/up5bit_counter_dual_clock.v:18$3'.
Found and cleaned up 1 empty switch in `\up5bit_counter_dual_clock.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/up5bit_counter_dual_clock/./rtl/up5bit_counter_dual_clock.v:10$1'.
Removing empty process `up5bit_counter_dual_clock.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/up5bit_counter_dual_clock/./rtl/up5bit_counter_dual_clock.v:10$1'.
Cleaned up 2 empty switches.

4.18.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module up5bit_counter_dual_clock.

4.19. Executing FLATTEN pass (flatten design).

# -------------------- 
#  Design entry stats  
# -------------------- 

4.20. Printing statistics.

=== up5bit_counter_dual_clock ===

   Number of wires:                 13
   Number of wire bits:             99
   Number of public wires:           5
   Number of public wire bits:      13
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $add                            2
     $dff                            2
     $mux                            2

4.21. Executing SPLITNETS pass (splitting up multi-bit signals).

4.22. Executing DEMUXMAP pass.

4.23. Executing FLATTEN pass (flatten design).

4.24. Executing DEMUXMAP pass.

4.25. Executing TRIBUF pass.
Warning: Ignored -no_iobuf because -keep_tribuf is used.

4.26. Executing DEMINOUT pass (demote inout ports to input or output).

4.27. Executing OPT_EXPR pass (perform const folding).
Optimizing module up5bit_counter_dual_clock.

4.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \up5bit_counter_dual_clock..
Removed 0 unused cells and 4 unused wires.
<suppressed ~1 debug messages>

4.29. Executing CHECK pass (checking for obvious problems).
Checking module up5bit_counter_dual_clock...
Found and reported 0 problems.

4.30. Printing statistics.

=== up5bit_counter_dual_clock ===

   Number of wires:                  9
   Number of wire bits:             87
   Number of public wires:           5
   Number of public wire bits:      13
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $add                            2
     $dff                            2
     $mux                            2

4.31. Executing OPT_EXPR pass (perform const folding).
Optimizing module up5bit_counter_dual_clock.

4.32. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\up5bit_counter_dual_clock'.
Removed a total of 0 cells.

4.33. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \up5bit_counter_dual_clock..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

4.34. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \up5bit_counter_dual_clock.
Performed a total of 0 changes.

4.35. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\up5bit_counter_dual_clock'.
Removed a total of 0 cells.

4.36. Executing OPT_SHARE pass.

4.37. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2, #solve=0, #remove=0, time=0.00 sec.]

4.38. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \up5bit_counter_dual_clock..

4.39. Executing OPT_EXPR pass (perform const folding).
Optimizing module up5bit_counter_dual_clock.

RUN-OPT ITERATIONS DONE : 1

4.40. Executing FSM pass (extract and optimize FSM).

4.40.1. Executing FSM_DETECT pass (finding FSMs in design).

4.40.2. Executing FSM_EXTRACT pass (extracting FSM from design).

4.40.3. Executing FSM_OPT pass (simple optimizations of FSMs).

4.40.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \up5bit_counter_dual_clock..

4.40.5. Executing FSM_OPT pass (simple optimizations of FSMs).

4.40.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

4.40.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

4.40.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

4.41. Executing WREDUCE pass (reducing word size of cells).
Removed top 31 bits (of 32) from port B of cell up5bit_counter_dual_clock.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/up5bit_counter_dual_clock/./rtl/up5bit_counter_dual_clock.v:15$2 ($add).
Removed top 27 bits (of 32) from port Y of cell up5bit_counter_dual_clock.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/up5bit_counter_dual_clock/./rtl/up5bit_counter_dual_clock.v:15$2 ($add).
Removed top 31 bits (of 32) from port B of cell up5bit_counter_dual_clock.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/up5bit_counter_dual_clock/./rtl/up5bit_counter_dual_clock.v:23$4 ($add).
Removed top 27 bits (of 32) from port Y of cell up5bit_counter_dual_clock.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/up5bit_counter_dual_clock/./rtl/up5bit_counter_dual_clock.v:23$4 ($add).
Removed top 27 bits (of 32) from wire up5bit_counter_dual_clock.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/up5bit_counter_dual_clock/./rtl/up5bit_counter_dual_clock.v:15$2_Y.

4.42. Executing PEEPOPT pass (run peephole optimizers).

4.43. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \up5bit_counter_dual_clock..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

4.44. Executing OPT_EXPR pass (perform const folding).
Optimizing module up5bit_counter_dual_clock.

4.45. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\up5bit_counter_dual_clock'.
Removed a total of 0 cells.

4.46. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \up5bit_counter_dual_clock..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

4.47. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \up5bit_counter_dual_clock.
Performed a total of 0 changes.

4.48. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\up5bit_counter_dual_clock'.
Removed a total of 0 cells.

4.49. Executing OPT_SHARE pass.

4.50. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$12 ($dff) from module up5bit_counter_dual_clock (D = $add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/up5bit_counter_dual_clock/./rtl/up5bit_counter_dual_clock.v:15$2_Y, Q = \out0, rval = 5'00000).
Adding SRST signal on $procdff$11 ($dff) from module up5bit_counter_dual_clock (D = $add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/up5bit_counter_dual_clock/./rtl/up5bit_counter_dual_clock.v:23$4_Y [4:0], Q = \out1, rval = 5'00000).
[#visit=2, #solve=0, #remove=0, time=0.00 sec.]

4.51. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \up5bit_counter_dual_clock..
Removed 2 unused cells and 2 unused wires.
<suppressed ~3 debug messages>

4.52. Executing OPT_EXPR pass (perform const folding).
Optimizing module up5bit_counter_dual_clock.

4.53. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \up5bit_counter_dual_clock..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.54. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \up5bit_counter_dual_clock.
Performed a total of 0 changes.

4.55. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\up5bit_counter_dual_clock'.
Removed a total of 0 cells.

4.56. Executing OPT_SHARE pass.

4.57. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2, #solve=0, #remove=0, time=0.00 sec.]

4.58. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \up5bit_counter_dual_clock..

4.59. Executing OPT_EXPR pass (perform const folding).
Optimizing module up5bit_counter_dual_clock.

RUN-OPT ITERATIONS DONE : 2

4.60. Executing OPT_EXPR pass (perform const folding).
Optimizing module up5bit_counter_dual_clock.

4.61. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\up5bit_counter_dual_clock'.
Removed a total of 0 cells.

4.62. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \up5bit_counter_dual_clock..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.63. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \up5bit_counter_dual_clock.
Performed a total of 0 changes.

4.64. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\up5bit_counter_dual_clock'.
Removed a total of 0 cells.

4.65. Executing OPT_SHARE pass.

4.66. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2, #solve=0, #remove=0, time=0.00 sec.]

4.67. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \up5bit_counter_dual_clock..

4.68. Executing OPT_EXPR pass (perform const folding).
Optimizing module up5bit_counter_dual_clock.

RUN-OPT ITERATIONS DONE : 1

4.69. Executing OPT_EXPR pass (perform const folding).
Optimizing module up5bit_counter_dual_clock.

4.70. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\up5bit_counter_dual_clock'.
Removed a total of 0 cells.

4.71. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \up5bit_counter_dual_clock..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.72. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \up5bit_counter_dual_clock.
Performed a total of 0 changes.

4.73. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\up5bit_counter_dual_clock'.
Removed a total of 0 cells.

4.74. Executing OPT_SHARE pass.

4.75. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2, #solve=0, #remove=0, time=0.00 sec.]

4.76. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2, #solve=10, #remove=0, time=0.00 sec.]

4.77. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \up5bit_counter_dual_clock..

4.78. Executing OPT_EXPR pass (perform const folding).
Optimizing module up5bit_counter_dual_clock.

RUN-OPT ITERATIONS DONE : 1

4.79. Executing WREDUCE pass (reducing word size of cells).
Removed top 27 bits (of 32) from wire up5bit_counter_dual_clock.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/up5bit_counter_dual_clock/./rtl/up5bit_counter_dual_clock.v:23$4_Y.

4.80. Executing PEEPOPT pass (run peephole optimizers).

4.81. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \up5bit_counter_dual_clock..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

4.82. Executing DEMUXMAP pass.

4.83. Executing SPLITNETS pass (splitting up multi-bit signals).

4.84. Printing statistics.

=== up5bit_counter_dual_clock ===

   Number of wires:                  7
   Number of wire bits:             23
   Number of public wires:           5
   Number of public wire bits:      13
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $add                            2
     $sdff                           2

4.85. Executing RS_DSP_MULTADD pass.

4.86. Executing WREDUCE pass (reducing word size of cells).

4.87. Executing RS_DSP_MACC pass.
Warning: The synchronous register element Generic DFF $auto$ff.cc:298:slice$14 (type: $sdff) cannot be merged in RS_DSP due to architectural limitations. Please address this issue in the RTL at line "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/up5bit_counter_dual_clock/./rtl/up5bit_counter_dual_clock.v:10.5-16.12"
Warning: The synchronous register element Generic DFF $auto$ff.cc:298:slice$15 (type: $sdff) cannot be merged in RS_DSP due to architectural limitations. Please address this issue in the RTL at line "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/up5bit_counter_dual_clock/./rtl/up5bit_counter_dual_clock.v:18.5-24.12"

4.88. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \up5bit_counter_dual_clock..

4.89. Executing TECHMAP pass (map to technology primitives).

4.89.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_21_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_21_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.89.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.90. Printing statistics.

=== up5bit_counter_dual_clock ===

   Number of wires:                  7
   Number of wire bits:             23
   Number of public wires:           5
   Number of public wire bits:      13
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $add                            2
     $sdff                           2

4.91. Executing TECHMAP pass (map to technology primitives).

4.91.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_21_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_21_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.91.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.92. Printing statistics.

=== up5bit_counter_dual_clock ===

   Number of wires:                  7
   Number of wire bits:             23
   Number of public wires:           5
   Number of public wire bits:      13
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $add                            2
     $sdff                           2

4.93. Executing TECHMAP pass (map to technology primitives).

4.93.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_21_2024_09_15_01/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_21_2024_09_15_01/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.93.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.94. Executing TECHMAP pass (map to technology primitives).

4.94.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_21_2024_09_15_01/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_21_2024_09_15_01/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.94.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.95. Executing TECHMAP pass (map to technology primitives).

4.95.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v' to AST representation.
Generating RTLIL representation for module `\$__RS_MUL20X18'.
Generating RTLIL representation for module `\$__RS_MUL10X9'.
Successfully finished Verilog frontend.

4.95.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.96. Executing RS_DSP_SIMD pass.

4.97. Executing TECHMAP pass (map to technology primitives).

4.97.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v' to AST representation.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_ports'.
Generating RTLIL representation for module `\dsp_t1_10x9x32_cfg_params'.
Successfully finished Verilog frontend.

4.97.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.98. Executing TECHMAP pass (map to technology primitives).

4.98.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC'.
Generating RTLIL representation for module `\RS_DSPX2_MULT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3'.
Successfully finished Verilog frontend.

4.98.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~15 debug messages>

4.99. Executing rs_pack_dsp_regs pass.

4.100. Executing RS_DSP_IO_REGS pass.

4.101. Executing TECHMAP pass (map to technology primitives).

4.101.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp38_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp38_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSP_MULTACC'.
Generating RTLIL representation for module `\RS_DSP_MULT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN_REGOUT'.
Successfully finished Verilog frontend.

4.101.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~14 debug messages>

4.102. Executing TECHMAP pass (map to technology primitives).

4.102.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC'.
Generating RTLIL representation for module `\RS_DSPX2_MULT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3'.
Successfully finished Verilog frontend.

4.102.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~15 debug messages>

4.103. Printing statistics.

=== up5bit_counter_dual_clock ===

   Number of wires:                  7
   Number of wire bits:             23
   Number of public wires:           5
   Number of public wire bits:      13
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $add                            2
     $sdff                           2

4.104. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module up5bit_counter_dual_clock:
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/up5bit_counter_dual_clock/./rtl/up5bit_counter_dual_clock.v:15$2 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/up5bit_counter_dual_clock/./rtl/up5bit_counter_dual_clock.v:23$4 ($add).
  creating $alu model for $macc $add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/up5bit_counter_dual_clock/./rtl/up5bit_counter_dual_clock.v:23$4.
  creating $alu model for $macc $add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/up5bit_counter_dual_clock/./rtl/up5bit_counter_dual_clock.v:15$2.
  creating $alu cell for $add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/up5bit_counter_dual_clock/./rtl/up5bit_counter_dual_clock.v:15$2: $auto$alumacc.cc:485:replace_alu$17
  creating $alu cell for $add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/up5bit_counter_dual_clock/./rtl/up5bit_counter_dual_clock.v:23$4: $auto$alumacc.cc:485:replace_alu$20
  created 2 $alu and 0 $macc cells.

4.105. Executing OPT_EXPR pass (perform const folding).
Optimizing module up5bit_counter_dual_clock.

4.106. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\up5bit_counter_dual_clock'.
Removed a total of 0 cells.

4.107. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \up5bit_counter_dual_clock..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.108. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \up5bit_counter_dual_clock.
Performed a total of 0 changes.

4.109. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\up5bit_counter_dual_clock'.
Removed a total of 0 cells.

4.110. Executing OPT_SHARE pass.

4.111. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2, #solve=0, #remove=0, time=0.00 sec.]

4.112. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \up5bit_counter_dual_clock..

4.113. Executing OPT_EXPR pass (perform const folding).
Optimizing module up5bit_counter_dual_clock.

RUN-OPT ITERATIONS DONE : 1

4.114. Printing statistics.

=== up5bit_counter_dual_clock ===

   Number of wires:                 11
   Number of wire bits:             43
   Number of public wires:           5
   Number of public wire bits:      13
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $alu                            2
     $sdff                           2

4.115. Executing MEMORY pass.

4.115.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

4.115.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

4.115.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

4.115.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

4.115.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

4.115.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \up5bit_counter_dual_clock..

4.115.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

4.115.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

4.115.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \up5bit_counter_dual_clock..

4.115.10. Executing MEMORY_COLLECT pass (generating $mem cells).

4.116. Printing statistics.

=== up5bit_counter_dual_clock ===

   Number of wires:                 11
   Number of wire bits:             43
   Number of public wires:           5
   Number of public wire bits:      13
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $alu                            2
     $sdff                           2

4.117. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.

4.118. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \up5bit_counter_dual_clock..

4.119. Executing MEMORY_LIBMAP pass (mapping memories to cells).

4.120. Executing MEMORY_LIBMAP pass (mapping memories to cells).

4.121. Executing Rs_BRAM_Split pass.

4.122. Executing TECHMAP pass (map to technology primitives).

4.122.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v' to AST representation.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_SDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_SDP'.
Successfully finished Verilog frontend.

4.122.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~6 debug messages>

4.123. Executing TECHMAP pass (map to technology primitives).

4.123.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v' to AST representation.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Successfully finished Verilog frontend.

4.123.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.124. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

4.125. Executing OPT_EXPR pass (perform const folding).
Optimizing module up5bit_counter_dual_clock.

4.126. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\up5bit_counter_dual_clock'.
Removed a total of 0 cells.

4.127. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \up5bit_counter_dual_clock..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

4.128. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \up5bit_counter_dual_clock.
Performed a total of 0 changes.

4.129. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\up5bit_counter_dual_clock'.
Removed a total of 0 cells.

4.130. Executing OPT_SHARE pass.

4.131. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2, #solve=0, #remove=0, time=0.00 sec.]

4.132. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \up5bit_counter_dual_clock..

4.133. Executing OPT_EXPR pass (perform const folding).
Optimizing module up5bit_counter_dual_clock.

RUN-OPT ITERATIONS DONE : 1

4.134. Executing PMUXTREE pass.

4.135. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.
<suppressed ~2 debug messages>

4.136. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

4.137. Executing TECHMAP pass (map to technology primitives).

4.137.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_21_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_21_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.137.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_rs_alu'.
Successfully finished Verilog frontend.

4.137.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $pos.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $or.
No more expansions possible.
<suppressed ~282 debug messages>

4.138. Printing statistics.

=== up5bit_counter_dual_clock ===

   Number of wires:                 79
   Number of wire bits:           2435
   Number of public wires:           5
   Number of public wire bits:      13
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 98
     $_AND_                         24
     $_DFF_P_                       10
     $_MUX_                         20
     $_NOT_                         10
     $_OR_                          12
     $_XOR_                         22

4.139. Executing OPT_EXPR pass (perform const folding).
Optimizing module up5bit_counter_dual_clock.
<suppressed ~50 debug messages>

4.140. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\up5bit_counter_dual_clock'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

4.141. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \up5bit_counter_dual_clock..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.142. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \up5bit_counter_dual_clock.
Performed a total of 0 changes.

4.143. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\up5bit_counter_dual_clock'.
Removed a total of 0 cells.

4.144. Executing OPT_SHARE pass.

4.145. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=10, #solve=0, #remove=0, time=0.00 sec.]

4.146. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \up5bit_counter_dual_clock..
Removed 10 unused cells and 66 unused wires.
<suppressed ~11 debug messages>

4.147. Executing OPT_EXPR pass (perform const folding).
Optimizing module up5bit_counter_dual_clock.

4.148. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \up5bit_counter_dual_clock..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.149. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \up5bit_counter_dual_clock.
Performed a total of 0 changes.

4.150. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\up5bit_counter_dual_clock'.
Removed a total of 0 cells.

4.151. Executing OPT_SHARE pass.

4.152. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=10, #solve=0, #remove=0, time=0.00 sec.]

4.153. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \up5bit_counter_dual_clock..

4.154. Executing OPT_EXPR pass (perform const folding).
Optimizing module up5bit_counter_dual_clock.

RUN-OPT ITERATIONS DONE : 2

4.155. Executing OPT_EXPR pass (perform const folding).
Optimizing module up5bit_counter_dual_clock.

4.156. Executing TECHMAP pass (map to technology primitives).

4.156.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_21_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_21_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.156.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~73 debug messages>

4.157. Printing statistics.

=== up5bit_counter_dual_clock ===

   Number of wires:                 15
   Number of wire bits:             55
   Number of public wires:           5
   Number of public wire bits:      13
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 38
     $_AND_                          8
     $_DFF_P_                       10
     $_MUX_                         10
     $_NOT_                          2
     $_XOR_                          8

4.158. Executing OPT_EXPR pass (perform const folding).
Optimizing module up5bit_counter_dual_clock.

4.159. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\up5bit_counter_dual_clock'.
Removed a total of 0 cells.

4.160. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \up5bit_counter_dual_clock..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.161. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \up5bit_counter_dual_clock.
Performed a total of 0 changes.

4.162. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\up5bit_counter_dual_clock'.
Removed a total of 0 cells.

4.163. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=10, #solve=0, #remove=0, time=0.00 sec.]

4.164. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \up5bit_counter_dual_clock..

4.165. Executing OPT_EXPR pass (perform const folding).
Optimizing module up5bit_counter_dual_clock.

RUN-OPT ITERATIONS DONE : 1

4.166. Executing OPT_EXPR pass (perform const folding).
Optimizing module up5bit_counter_dual_clock.

4.167. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\up5bit_counter_dual_clock'.
Removed a total of 0 cells.

4.168. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \up5bit_counter_dual_clock..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.169. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \up5bit_counter_dual_clock.
Performed a total of 0 changes.

4.170. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\up5bit_counter_dual_clock'.
Removed a total of 0 cells.

4.171. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=10, #solve=0, #remove=0, time=0.00 sec.]

4.172. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \up5bit_counter_dual_clock..

4.173. Executing OPT_EXPR pass (perform const folding).
Optimizing module up5bit_counter_dual_clock.

RUN-OPT ITERATIONS DONE : 1

4.174. Executing OPT_EXPR pass (perform const folding).
Optimizing module up5bit_counter_dual_clock.

4.175. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\up5bit_counter_dual_clock'.
Removed a total of 0 cells.

4.176. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \up5bit_counter_dual_clock..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.177. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \up5bit_counter_dual_clock.
Performed a total of 0 changes.

4.178. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\up5bit_counter_dual_clock'.
Removed a total of 0 cells.

4.179. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=10, #solve=0, #remove=0, time=0.00 sec.]

4.180. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=10, #solve=0, #remove=0, time=0.00 sec.]

4.181. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \up5bit_counter_dual_clock..

4.182. Executing OPT_EXPR pass (perform const folding).
Optimizing module up5bit_counter_dual_clock.

RUN-OPT ITERATIONS DONE : 1

4.183. Printing statistics.

=== up5bit_counter_dual_clock ===

   Number of wires:                 15
   Number of wire bits:             55
   Number of public wires:           5
   Number of public wire bits:      13
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 38
     $_AND_                          8
     $_DFF_P_                       10
     $_MUX_                         10
     $_NOT_                          2
     $_XOR_                          8

   Number of Generic REGs:          10

ABC-DFF iteration : 1

4.184. Executing ABC pass (technology mapping using ABC).

4.184.1. Summary of detected clock domains:
  19 cells in clk=\clk1, en={ }, arst={ }, srst={ }
  19 cells in clk=\clk0, en={ }, arst={ }, srst={ }

  #logic partitions = 2

4.184.2. Extracting gate netlist of module `\up5bit_counter_dual_clock' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk1
Extracted 19 gates and 21 wires to a netlist network with 1 inputs and 5 outputs (dfl=1).

4.184.2.1. Executing ABC.
[Time = 0.07 sec.]

4.184.3. Extracting gate netlist of module `\up5bit_counter_dual_clock' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk0
Extracted 19 gates and 21 wires to a netlist network with 1 inputs and 5 outputs (dfl=1).

4.184.3.1. Executing ABC.
[Time = 0.06 sec.]

4.185. Executing OPT_EXPR pass (perform const folding).
Optimizing module up5bit_counter_dual_clock.

4.186. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\up5bit_counter_dual_clock'.
Removed a total of 0 cells.

4.187. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \up5bit_counter_dual_clock..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.188. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \up5bit_counter_dual_clock.
Performed a total of 0 changes.

4.189. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\up5bit_counter_dual_clock'.
Removed a total of 0 cells.

4.190. Executing OPT_SHARE pass.

4.191. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=10, #solve=0, #remove=0, time=0.00 sec.]

4.192. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \up5bit_counter_dual_clock..
Removed 0 unused cells and 32 unused wires.
<suppressed ~1 debug messages>

4.193. Executing OPT_EXPR pass (perform const folding).
Optimizing module up5bit_counter_dual_clock.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 2

4.194. Executing ABC pass (technology mapping using ABC).

4.194.1. Summary of detected clock domains:
  18 cells in clk=\clk0, en={ }, arst={ }, srst={ }
  18 cells in clk=\clk1, en={ }, arst={ }, srst={ }

  #logic partitions = 2

4.194.2. Extracting gate netlist of module `\up5bit_counter_dual_clock' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk0
Extracted 18 gates and 19 wires to a netlist network with 1 inputs and 5 outputs (dfl=1).

4.194.2.1. Executing ABC.
[Time = 0.05 sec.]

4.194.3. Extracting gate netlist of module `\up5bit_counter_dual_clock' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk1
Extracted 18 gates and 19 wires to a netlist network with 1 inputs and 5 outputs (dfl=1).

4.194.3.1. Executing ABC.
[Time = 0.04 sec.]

4.195. Executing OPT_EXPR pass (perform const folding).
Optimizing module up5bit_counter_dual_clock.

4.196. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\up5bit_counter_dual_clock'.
Removed a total of 0 cells.

4.197. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \up5bit_counter_dual_clock..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.198. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \up5bit_counter_dual_clock.
Performed a total of 0 changes.

4.199. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\up5bit_counter_dual_clock'.
Removed a total of 0 cells.

4.200. Executing OPT_SHARE pass.

4.201. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=10, #solve=0, #remove=0, time=0.00 sec.]

4.202. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \up5bit_counter_dual_clock..
Removed 0 unused cells and 48 unused wires.
<suppressed ~1 debug messages>

4.203. Executing OPT_EXPR pass (perform const folding).
Optimizing module up5bit_counter_dual_clock.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 3

4.204. Executing ABC pass (technology mapping using ABC).

4.204.1. Summary of detected clock domains:
  17 cells in clk=\clk1, en={ }, arst={ }, srst={ }
  17 cells in clk=\clk0, en={ }, arst={ }, srst={ }

  #logic partitions = 2

4.204.2. Extracting gate netlist of module `\up5bit_counter_dual_clock' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk1
Extracted 17 gates and 18 wires to a netlist network with 1 inputs and 5 outputs (dfl=2).

4.204.2.1. Executing ABC.
[Time = 0.05 sec.]

4.204.3. Extracting gate netlist of module `\up5bit_counter_dual_clock' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk0
Extracted 17 gates and 18 wires to a netlist network with 1 inputs and 5 outputs (dfl=2).

4.204.3.1. Executing ABC.
[Time = 0.05 sec.]

4.205. Executing OPT_EXPR pass (perform const folding).
Optimizing module up5bit_counter_dual_clock.

4.206. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\up5bit_counter_dual_clock'.
Removed a total of 0 cells.

4.207. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \up5bit_counter_dual_clock..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.208. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \up5bit_counter_dual_clock.
Performed a total of 0 changes.

4.209. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\up5bit_counter_dual_clock'.
Removed a total of 0 cells.

4.210. Executing OPT_SHARE pass.

4.211. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=10, #solve=0, #remove=0, time=0.00 sec.]

4.212. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \up5bit_counter_dual_clock..
Removed 0 unused cells and 46 unused wires.
<suppressed ~1 debug messages>

4.213. Executing OPT_EXPR pass (perform const folding).
Optimizing module up5bit_counter_dual_clock.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 4

4.214. Executing ABC pass (technology mapping using ABC).

4.214.1. Summary of detected clock domains:
  20 cells in clk=\clk0, en={ }, arst={ }, srst={ }
  20 cells in clk=\clk1, en={ }, arst={ }, srst={ }

  #logic partitions = 2

4.214.2. Extracting gate netlist of module `\up5bit_counter_dual_clock' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk0
Extracted 20 gates and 21 wires to a netlist network with 1 inputs and 5 outputs (dfl=2).

4.214.2.1. Executing ABC.
[Time = 0.05 sec.]

4.214.3. Extracting gate netlist of module `\up5bit_counter_dual_clock' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk1
Extracted 20 gates and 21 wires to a netlist network with 1 inputs and 5 outputs (dfl=2).

4.214.3.1. Executing ABC.
[Time = 0.05 sec.]

4.215. Executing OPT_EXPR pass (perform const folding).
Optimizing module up5bit_counter_dual_clock.

4.216. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\up5bit_counter_dual_clock'.
Removed a total of 0 cells.

4.217. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \up5bit_counter_dual_clock..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.218. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \up5bit_counter_dual_clock.
Performed a total of 0 changes.

4.219. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\up5bit_counter_dual_clock'.
Removed a total of 0 cells.

4.220. Executing OPT_SHARE pass.

4.221. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=10, #solve=0, #remove=0, time=0.00 sec.]

4.222. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \up5bit_counter_dual_clock..
Removed 0 unused cells and 52 unused wires.
<suppressed ~1 debug messages>

4.223. Executing OPT_EXPR pass (perform const folding).
Optimizing module up5bit_counter_dual_clock.

RUN-OPT ITERATIONS DONE : 1
select with DFL1 synthesis (thresh_logic=0.920000, thresh_dff=0.980000)

4.224. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

4.225. Executing OPT_EXPR pass (perform const folding).
Optimizing module up5bit_counter_dual_clock.

4.226. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\up5bit_counter_dual_clock'.
Removed a total of 0 cells.

4.227. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \up5bit_counter_dual_clock..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.228. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \up5bit_counter_dual_clock.
Performed a total of 0 changes.

4.229. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\up5bit_counter_dual_clock'.
Removed a total of 0 cells.

4.230. Executing OPT_SHARE pass.

4.231. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=10, #solve=0, #remove=0, time=0.00 sec.]

4.232. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \up5bit_counter_dual_clock..

4.233. Executing OPT_EXPR pass (perform const folding).
Optimizing module up5bit_counter_dual_clock.

RUN-OPT ITERATIONS DONE : 1

4.234. Executing OPT_EXPR pass (perform const folding).
Optimizing module up5bit_counter_dual_clock.

4.235. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\up5bit_counter_dual_clock'.
Removed a total of 0 cells.

4.236. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \up5bit_counter_dual_clock..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.237. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \up5bit_counter_dual_clock.
Performed a total of 0 changes.

4.238. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\up5bit_counter_dual_clock'.
Removed a total of 0 cells.

4.239. Executing OPT_SHARE pass.

4.240. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=10, #solve=0, #remove=0, time=0.00 sec.]

4.241. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \up5bit_counter_dual_clock..

4.242. Executing OPT_EXPR pass (perform const folding).
Optimizing module up5bit_counter_dual_clock.

RUN-OPT ITERATIONS DONE : 1

4.243. Executing OPT_EXPR pass (perform const folding).
Optimizing module up5bit_counter_dual_clock.

4.244. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\up5bit_counter_dual_clock'.
Removed a total of 0 cells.

4.245. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \up5bit_counter_dual_clock..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.246. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \up5bit_counter_dual_clock.
Performed a total of 0 changes.

4.247. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\up5bit_counter_dual_clock'.
Removed a total of 0 cells.

4.248. Executing OPT_SHARE pass.

4.249. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=10, #solve=0, #remove=0, time=0.00 sec.]

4.250. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=10, #solve=0, #remove=0, time=0.00 sec.]

4.251. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \up5bit_counter_dual_clock..

4.252. Executing OPT_EXPR pass (perform const folding).
Optimizing module up5bit_counter_dual_clock.

RUN-OPT ITERATIONS DONE : 1

4.253. Executing BMUXMAP pass.

4.254. Executing DEMUXMAP pass.

4.255. Executing SPLITNETS pass (splitting up multi-bit signals).

4.256. Executing ABC pass (technology mapping using ABC).

4.256.1. Extracting gate netlist of module `\up5bit_counter_dual_clock' to `<abc-temp-dir>/input.blif'..
Extracted 24 gates and 35 wires to a netlist network with 11 inputs and 10 outputs (dfl=1).

4.256.1.1. Executing ABC.
DE:   Version : 7.7
DE:   #PIs =  11  #Luts =    10  Max Lvl =   1  Avg Lvl =   1.00  [   0.06 sec. at Pass 0]{firstMap}[1]
DE:   #PIs =  11  #Luts =    10  Max Lvl =   1  Avg Lvl =   1.00  [   0.08 sec. at Pass 1]{initMapFlow}[3]
DE:   #PIs =  11  #Luts =    10  Max Lvl =   1  Avg Lvl =   1.00  [   0.14 sec. at Pass 2]{map}[9]
DE:   #PIs =  11  #Luts =    10  Max Lvl =   1  Avg Lvl =   1.00  [   0.19 sec. at Pass 3]{postMap}[18]
DE:   #PIs =  11  #Luts =    10  Max Lvl =   1  Avg Lvl =   1.00  [   0.26 sec. at Pass 4]{map}[54]
DE:   #PIs =  11  #Luts =    10  Max Lvl =   1  Avg Lvl =   1.00  [   0.77 sec. at Pass 5]{postMap}[100]
DE:   #PIs =  11  #Luts =    10  Max Lvl =   1  Avg Lvl =   1.00  [   0.68 sec. at Pass 6]{pushMap}[100]
DE:   #PIs =  11  #Luts =    10  Max Lvl =   1  Avg Lvl =   1.00  [   0.68 sec. at Pass 7]{pushMap}[100]
DE:   #PIs =  11  #Luts =    10  Max Lvl =   1  Avg Lvl =   1.00  [   0.68 sec. at Pass 7]{pushMap}[100]
DE:   #PIs =  11  #Luts =    10  Max Lvl =   1  Avg Lvl =   1.00  [   0.60 sec. at Pass 8]{finalMap}[100]
DE:   
DE:   total time =    4.38 sec.
[Time = 6.43 sec.]

4.257. Executing OPT_EXPR pass (perform const folding).
Optimizing module up5bit_counter_dual_clock.

4.258. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\up5bit_counter_dual_clock'.
Removed a total of 0 cells.

4.259. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \up5bit_counter_dual_clock..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.260. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \up5bit_counter_dual_clock.
Performed a total of 0 changes.

4.261. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\up5bit_counter_dual_clock'.
Removed a total of 0 cells.

4.262. Executing OPT_SHARE pass.

4.263. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=10, #solve=0, #remove=0, time=0.00 sec.]

4.264. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \up5bit_counter_dual_clock..
Removed 0 unused cells and 35 unused wires.
<suppressed ~1 debug messages>

4.265. Executing OPT_EXPR pass (perform const folding).
Optimizing module up5bit_counter_dual_clock.

RUN-OPT ITERATIONS DONE : 1

4.266. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

4.267. Executing OPT_EXPR pass (perform const folding).
Optimizing module up5bit_counter_dual_clock.

4.268. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\up5bit_counter_dual_clock'.
Removed a total of 0 cells.

4.269. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \up5bit_counter_dual_clock..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.270. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \up5bit_counter_dual_clock.
Performed a total of 0 changes.

4.271. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\up5bit_counter_dual_clock'.
Removed a total of 0 cells.

4.272. Executing OPT_SHARE pass.

4.273. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=10, #solve=0, #remove=0, time=0.00 sec.]

4.274. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \up5bit_counter_dual_clock..

4.275. Executing OPT_EXPR pass (perform const folding).
Optimizing module up5bit_counter_dual_clock.

RUN-OPT ITERATIONS DONE : 1

4.276. Executing OPT_EXPR pass (perform const folding).
Optimizing module up5bit_counter_dual_clock.

4.277. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\up5bit_counter_dual_clock'.
Removed a total of 0 cells.

4.278. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \up5bit_counter_dual_clock..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.279. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \up5bit_counter_dual_clock.
Performed a total of 0 changes.

4.280. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\up5bit_counter_dual_clock'.
Removed a total of 0 cells.

4.281. Executing OPT_SHARE pass.

4.282. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=10, #solve=0, #remove=0, time=0.00 sec.]

4.283. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=10, #solve=0, #remove=0, time=0.00 sec.]

4.284. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \up5bit_counter_dual_clock..

4.285. Executing OPT_EXPR pass (perform const folding).
Optimizing module up5bit_counter_dual_clock.

RUN-OPT ITERATIONS DONE : 1

4.286. Printing statistics.

=== up5bit_counter_dual_clock ===

   Number of wires:                 15
   Number of wire bits:             23
   Number of public wires:           5
   Number of public wire bits:      13
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 20
     $_DFF_P_                       10
     $lut                           10

4.287. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

4.288. Executing RS_DFFSR_CONV pass.

4.289. Printing statistics.

=== up5bit_counter_dual_clock ===

   Number of wires:                 15
   Number of wire bits:             23
   Number of public wires:           5
   Number of public wire bits:      13
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 20
     $_DFF_P_                       10
     $lut                           10

4.290. Executing TECHMAP pass (map to technology primitives).

4.290.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_21_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_21_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.290.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PN0P_'.
Generating RTLIL representation for module `\$_DFFE_PN0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_DFFE_PN1P_'.
Generating RTLIL representation for module `\$_DFFE_PN1N_'.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NN0P_'.
Generating RTLIL representation for module `\$_DFFE_NN0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_NN1P_'.
Generating RTLIL representation for module `\$_DFFE_NN1N_'.
Generating RTLIL representation for module `\$__SHREG_DFF_P_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PN0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NN0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_PN1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_NN1_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_PP0_'.
Generating RTLIL representation for module `\$_DLATCH_PN0_'.
Generating RTLIL representation for module `\$_DLATCH_NP0_'.
Generating RTLIL representation for module `\$_DLATCH_NN0_'.
Generating RTLIL representation for module `\$_DLATCH_PP1_'.
Generating RTLIL representation for module `\$_DLATCH_PN1_'.
Generating RTLIL representation for module `\$_DLATCH_NP1_'.
Generating RTLIL representation for module `\$_DLATCH_NN1_'.
Successfully finished Verilog frontend.

4.290.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $lut.
No more expansions possible.
<suppressed ~142 debug messages>

4.291. Executing OPT_EXPR pass (perform const folding).
Optimizing module up5bit_counter_dual_clock.
<suppressed ~176 debug messages>

4.292. Executing SIMPLEMAP pass (map simple cells to gate primitives).

4.293. Executing OPT_EXPR pass (perform const folding).
Optimizing module up5bit_counter_dual_clock.

4.294. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\up5bit_counter_dual_clock'.
<suppressed ~69 debug messages>
Removed a total of 23 cells.

4.295. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.296. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \up5bit_counter_dual_clock..
Removed 0 unused cells and 53 unused wires.
<suppressed ~1 debug messages>

4.297. Executing OPT_EXPR pass (perform const folding).
Optimizing module up5bit_counter_dual_clock.

4.298. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\up5bit_counter_dual_clock'.
Removed a total of 0 cells.

4.299. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \up5bit_counter_dual_clock..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.300. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \up5bit_counter_dual_clock.
Performed a total of 0 changes.

4.301. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\up5bit_counter_dual_clock'.
Removed a total of 0 cells.

4.302. Executing OPT_SHARE pass.

4.303. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.304. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \up5bit_counter_dual_clock..

4.305. Executing OPT_EXPR pass (perform const folding).
Optimizing module up5bit_counter_dual_clock.

RUN-OPT ITERATIONS DONE : 1

4.306. Executing TECHMAP pass (map to technology primitives).

4.306.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_21_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_21_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.306.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~73 debug messages>

4.307. Executing ABC pass (technology mapping using ABC).

4.307.1. Extracting gate netlist of module `\up5bit_counter_dual_clock' to `<abc-temp-dir>/input.blif'..
Extracted 39 gates and 52 wires to a netlist network with 11 inputs and 10 outputs (dfl=1).

4.307.1.1. Executing ABC.
DE:   Version : 7.7
DE:   #PIs =  11  #Luts =    10  Max Lvl =   1  Avg Lvl =   1.00  [   0.07 sec. at Pass 0]{firstMap}[1]
DE:   #PIs =  11  #Luts =    10  Max Lvl =   1  Avg Lvl =   1.00  [   0.08 sec. at Pass 1]{initMapFlow}[3]
DE:   #PIs =  11  #Luts =    10  Max Lvl =   1  Avg Lvl =   1.00  [   0.11 sec. at Pass 2]{map}[9]
DE:   #PIs =  11  #Luts =    10  Max Lvl =   1  Avg Lvl =   1.00  [   0.17 sec. at Pass 3]{postMap}[18]
DE:   #PIs =  11  #Luts =    10  Max Lvl =   1  Avg Lvl =   1.00  [   0.28 sec. at Pass 4]{map}[54]
DE:   #PIs =  11  #Luts =    10  Max Lvl =   1  Avg Lvl =   1.00  [   0.77 sec. at Pass 5]{postMap}[100]
DE:   #PIs =  11  #Luts =    10  Max Lvl =   1  Avg Lvl =   1.00  [   0.77 sec. at Pass 6]{pushMap}[100]
DE:   #PIs =  11  #Luts =    10  Max Lvl =   1  Avg Lvl =   1.00  [   0.83 sec. at Pass 7]{pushMap}[100]
DE:   #PIs =  11  #Luts =    10  Max Lvl =   1  Avg Lvl =   1.00  [   0.67 sec. at Pass 7]{pushMap}[100]
DE:   #PIs =  11  #Luts =    10  Max Lvl =   1  Avg Lvl =   1.00  [   0.65 sec. at Pass 8]{finalMap}[100]
DE:   
DE:   total time =    4.56 sec.
[Time = 6.61 sec.]

4.308. Executing OPT_EXPR pass (perform const folding).
Optimizing module up5bit_counter_dual_clock.

4.309. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\up5bit_counter_dual_clock'.
Removed a total of 0 cells.

4.310. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \up5bit_counter_dual_clock..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.311. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \up5bit_counter_dual_clock.
Performed a total of 0 changes.

4.312. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\up5bit_counter_dual_clock'.
Removed a total of 0 cells.

4.313. Executing OPT_SHARE pass.

4.314. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.315. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \up5bit_counter_dual_clock..
Removed 0 unused cells and 38 unused wires.
<suppressed ~1 debug messages>

4.316. Executing OPT_EXPR pass (perform const folding).
Optimizing module up5bit_counter_dual_clock.

RUN-OPT ITERATIONS DONE : 1

4.317. Executing HIERARCHY pass (managing design hierarchy).

4.317.1. Analyzing design hierarchy..
Top module:  \up5bit_counter_dual_clock

4.317.2. Analyzing design hierarchy..
Top module:  \up5bit_counter_dual_clock
Removed 0 unused modules.

4.318. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \up5bit_counter_dual_clock..

4.319. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v' to AST representation.
Generating RTLIL representation for module `\rs__CLK_BUF'.
Generating RTLIL representation for module `\rs__I_BUF'.
Generating RTLIL representation for module `\rs__O_BUF'.
Generating RTLIL representation for module `\rs__IO_BUF'.
Generating RTLIL representation for module `\rs__O_BUFT'.
Successfully finished Verilog frontend.

4.320. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Replacing existing blackbox module `\BOOT_CLOCK' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:9.1-14.10.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Replacing existing blackbox module `\CARRY' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:24.1-31.10.
Generating RTLIL representation for module `\CARRY'.
Replacing existing blackbox module `\CLK_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:41.1-46.10.
Generating RTLIL representation for module `\CLK_BUF'.
Replacing existing blackbox module `\DFFNRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:56.1-64.10.
Generating RTLIL representation for module `\DFFNRE'.
Replacing existing blackbox module `\DFFRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:74.1-82.10.
Generating RTLIL representation for module `\DFFRE'.
Replacing existing blackbox module `\DSP19X2' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:92.1-126.10.
Generating RTLIL representation for module `\DSP19X2'.
Replacing existing blackbox module `\DSP38' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:136.1-162.10.
Generating RTLIL representation for module `\DSP38'.
Replacing existing blackbox module `\FCLK_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:172.1-176.10.
Generating RTLIL representation for module `\FCLK_BUF'.
Replacing existing blackbox module `\FIFO18KX2' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:186.1-233.10.
Generating RTLIL representation for module `\FIFO18KX2'.
Replacing existing blackbox module `\FIFO36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:243.1-268.10.
Generating RTLIL representation for module `\FIFO36K'.
Replacing existing blackbox module `\I_BUF_DS' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:278.1-290.10.
Generating RTLIL representation for module `\I_BUF_DS'.
Replacing existing blackbox module `\I_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:300.1-311.10.
Generating RTLIL representation for module `\I_BUF'.
Replacing existing blackbox module `\I_DDR' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:321.1-329.10.
Generating RTLIL representation for module `\I_DDR'.
Replacing existing blackbox module `\I_DELAY' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:339.1-351.10.
Generating RTLIL representation for module `\I_DELAY'.
Replacing existing blackbox module `\I_SERDES' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:361.1-380.10.
Generating RTLIL representation for module `\I_SERDES'.
Replacing existing blackbox module `\LUT1' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:390.1-396.10.
Generating RTLIL representation for module `\LUT1'.
Replacing existing blackbox module `\LUT2' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:406.1-412.10.
Generating RTLIL representation for module `\LUT2'.
Replacing existing blackbox module `\LUT3' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:422.1-428.10.
Generating RTLIL representation for module `\LUT3'.
Replacing existing blackbox module `\LUT4' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:438.1-444.10.
Generating RTLIL representation for module `\LUT4'.
Replacing existing blackbox module `\LUT5' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:454.1-460.10.
Generating RTLIL representation for module `\LUT5'.
Replacing existing blackbox module `\LUT6' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:470.1-476.10.
Generating RTLIL representation for module `\LUT6'.
Replacing existing blackbox module `\O_BUF_DS' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:486.1-500.10.
Generating RTLIL representation for module `\O_BUF_DS'.
Replacing existing blackbox module `\O_BUFT_DS' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:510.1-524.10.
Generating RTLIL representation for module `\O_BUFT_DS'.
Replacing existing blackbox module `\O_BUFT' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:534.1-547.10.
Generating RTLIL representation for module `\O_BUFT'.
Replacing existing blackbox module `\O_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:557.1-570.10.
Generating RTLIL representation for module `\O_BUF'.
Replacing existing blackbox module `\O_DDR' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:580.1-588.10.
Generating RTLIL representation for module `\O_DDR'.
Replacing existing blackbox module `\O_DELAY' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:598.1-610.10.
Generating RTLIL representation for module `\O_DELAY'.
Replacing existing blackbox module `\O_SERDES_CLK' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:620.1-629.10.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Replacing existing blackbox module `\O_SERDES' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:639.1-656.10.
Generating RTLIL representation for module `\O_SERDES'.
Replacing existing blackbox module `\PLL' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:666.1-682.10.
Generating RTLIL representation for module `\PLL'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AHB_M' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:692.1-706.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AHB_S' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:716.1-733.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AXI_M0' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:743.1-782.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AXI_M1' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:792.1-831.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Replacing existing blackbox module `\SOC_FPGA_INTF_DMA' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:841.1-847.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Replacing existing blackbox module `\SOC_FPGA_INTF_IRQ' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:857.1-863.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Replacing existing blackbox module `\SOC_FPGA_INTF_JTAG' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:873.1-881.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Replacing existing blackbox module `\SOC_FPGA_TEMPERATURE' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:891.1-899.10.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Replacing existing blackbox module `\TDP_RAM18KX2' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:909.1-962.10.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Replacing existing blackbox module `\TDP_RAM36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:972.1-1001.10.
Generating RTLIL representation for module `\TDP_RAM36K'.
Replacing existing blackbox module `\LATCH' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1018.1-1023.10.
Generating RTLIL representation for module `\LATCH'.
Replacing existing blackbox module `\LATCHN' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1031.1-1036.10.
Generating RTLIL representation for module `\LATCHN'.
Replacing existing blackbox module `\LATCHR' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1045.1-1051.10.
Generating RTLIL representation for module `\LATCHR'.
Replacing existing blackbox module `\LATCHS' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1059.1-1065.10.
Generating RTLIL representation for module `\LATCHS'.
Replacing existing blackbox module `\LATCHNR' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1074.1-1080.10.
Generating RTLIL representation for module `\LATCHNR'.
Replacing existing blackbox module `\LATCHNS' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1089.1-1095.10.
Generating RTLIL representation for module `\LATCHNS'.
Replacing existing blackbox module `\BRAM2x18_TDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1100.1-1150.10.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Replacing existing blackbox module `\BRAM2x18_SDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1155.1-1189.10.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Replacing existing blackbox module `\_$_mem_v2_asymmetric' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1194.1-1240.12.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

4.321. Executing CLKBUFMAP pass (inserting clock buffers).
Inserting rs__CLK_BUF on up5bit_counter_dual_clock.clk0[0].
Inserting rs__CLK_BUF on up5bit_counter_dual_clock.clk1[0].

4.322. Executing TECHMAP pass (map to technology primitives).

4.322.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v' to AST representation.
Generating RTLIL representation for module `\rs__CLK_BUF'.
Generating RTLIL representation for module `\rs__I_BUF'.
Generating RTLIL representation for module `\rs__O_BUF'.
Generating RTLIL representation for module `\rs__O_BUFT'.
Successfully finished Verilog frontend.

4.322.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~8 debug messages>

4.323. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \up5bit_counter_dual_clock..
Removed 0 unused cells and 6 unused wires.
<suppressed ~1 debug messages>

4.324. Executing IOPADMAP pass (mapping inputs/outputs to IO-PAD cells).
Mapping port up5bit_counter_dual_clock.clk0 using rs__I_BUF.
Mapping port up5bit_counter_dual_clock.clk1 using rs__I_BUF.
Mapping port up5bit_counter_dual_clock.out0 using rs__O_BUF.
Mapping port up5bit_counter_dual_clock.out1 using rs__O_BUF.
Mapping port up5bit_counter_dual_clock.reset using rs__I_BUF.

4.325. Executing TECHMAP pass (map to technology primitives).

4.325.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v' to AST representation.
Generating RTLIL representation for module `\rs__CLK_BUF'.
Generating RTLIL representation for module `\rs__I_BUF'.
Generating RTLIL representation for module `\rs__O_BUF'.
Generating RTLIL representation for module `\rs__O_BUFT'.
Successfully finished Verilog frontend.

4.325.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~19 debug messages>

4.326. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \up5bit_counter_dual_clock..
Removed 0 unused cells and 39 unused wires.
<suppressed ~1 debug messages>

4.327. Executing SPLITNETS pass (splitting up multi-bit signals).

4.328. Printing statistics.

=== up5bit_counter_dual_clock ===

   Number of wires:                 22
   Number of wire bits:             38
   Number of public wires:           5
   Number of public wire bits:      13
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 35
     $lut                           10
     CLK_BUF                         2
     DFFRE                          10
     I_BUF                           3
     O_BUF                          10

4.329. Executing TECHMAP pass (map to technology primitives).

4.329.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

4.329.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~78 debug messages>

4.330. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \up5bit_counter_dual_clock..
Removed 0 unused cells and 20 unused wires.
<suppressed ~1 debug messages>

4.331. Printing statistics.

=== up5bit_counter_dual_clock ===

   Number of wires:                 22
   Number of wire bits:             38
   Number of public wires:           5
   Number of public wire bits:      13
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 35
     CLK_BUF                         2
     DFFRE                          10
     I_BUF                           3
     LUT2                            2
     LUT3                            2
     LUT4                            2
     LUT5                            2
     LUT6                            2
     O_BUF                          10

Post design clean up ... 
Split to bits ... 

4.332. Executing SPLITNETS pass (splitting up multi-bit signals).

4.333. Executing Verilog backend.
Dumping module `\up5bit_counter_dual_clock'.

Split into bits ...     [0.01 sec.]
Building Sig2cells ...  [0.00 sec.]
Building Sig2sig ...    [0.00 sec.]
Backward clean up ...   [0.00 sec.]
Before cleanup :

4.333.1. Printing statistics.

=== up5bit_counter_dual_clock ===

   Number of wires:                 30
   Number of wire bits:             38
   Number of public wires:           5
   Number of public wire bits:      13
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 35
     CLK_BUF                         2
     DFFRE                          10
     I_BUF                           3
     LUT2                            2
     LUT3                            2
     LUT4                            2
     LUT5                            2
     LUT6                            2
     O_BUF                          10

 --------------------------
   Removed assigns : 0
   Removed wires   : 0
   Removed cells   : 0
 --------------------------
After cleanup :

4.333.2. Printing statistics.

=== up5bit_counter_dual_clock ===

   Number of wires:                 30
   Number of wire bits:             38
   Number of public wires:           5
   Number of public wire bits:      13
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 35
     CLK_BUF                         2
     DFFRE                          10
     I_BUF                           3
     LUT2                            2
     LUT3                            2
     LUT4                            2
     LUT5                            2
     LUT6                            2
     O_BUF                          10

4.333.3. Executing SPLITNETS pass (splitting up multi-bit signals).

4.333.4. Executing HIERARCHY pass (managing design hierarchy).

4.333.4.1. Analyzing design hierarchy..
Top module:  \up5bit_counter_dual_clock

4.333.4.2. Analyzing design hierarchy..
Top module:  \up5bit_counter_dual_clock
Removed 0 unused modules.

Dumping port properties into 'netlist_info.json' file.

4.333.5. Printing statistics.

=== up5bit_counter_dual_clock ===

   Number of wires:                 30
   Number of wire bits:             38
   Number of public wires:           5
   Number of public wire bits:      13
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 35
     CLK_BUF                         2
     DFFRE                          10
     I_BUF                           3
     LUT2                            2
     LUT3                            2
     LUT4                            2
     LUT5                            2
     LUT6                            2
     O_BUF                          10

   Number of LUTs:                  10
   Number of REGs:                  10
   Number of CARRY ADDERs:           0

# -------------------- 
# Core Synthesis done 
# -------------------- 

4.334. Executing Verilog backend.
Dumping module `\up5bit_counter_dual_clock'.

4.334.1. Executing BLIF backend.

-- Running command `write_rtlil design.rtlil' --

4.334.2. Executing RTLIL backend.
Output filename: design.rtlil

4.334.3. Executing SPLITNETS pass (splitting up multi-bit signals).

4.334.4. Executing FLATTEN pass (flatten design).
Deleting now unused module interface_up5bit_counter_dual_clock.
<suppressed ~1 debug messages>

4.334.5. Executing Verilog backend.
Dumping module `\up5bit_counter_dual_clock'.

4.334.5.1. Executing BLIF backend.
Run Script

4.334.5.2. Executing Verilog backend.
Dumping module `\up5bit_counter_dual_clock'.

4.334.5.2.1. Executing BLIF backend.

4.334.5.2.2. Executing Verilog backend.
Dumping module `\fabric_up5bit_counter_dual_clock'.

4.334.5.2.2.1. Executing BLIF backend.

Warnings: 3 unique messages, 3 total
End of script. Logfile hash: 748b8b048c, CPU: user 0.67s system 0.06s, MEM: 22.91 MB peak
Yosys 0.38 (git sha1 945241a2f, gcc 11.2.1 -fPIC -Os)
Time spent: 99% 6x abc (219 sec), 0% 44x read_verilog (0 sec), ...
INFO: SYN: Design up5bit_counter_dual_clock is synthesized
INFO: PAC: ##################################################
INFO: PAC: Packing for design: up5bit_counter_dual_clock
INFO: PAC: ##################################################
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/06_21_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/06_21_2024_09_15_01/share/raptor/etc/devices/gemini_compact_22x4/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/up5bit_counter_dual_clock/up5bit_counter_dual_clock/run_1/synth_1_1/synthesis/fabric_up5bit_counter_dual_clock_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/up5bit_counter_dual_clock/up5bit_counter_dual_clock/run_1/synth_1_1/impl_1_1_1/packing/fabric_up5bit_counter_dual_clock_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report up5bit_counter_dual_clock_post_place_timing.rpt --device castor22x4_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top up5bit_counter_dual_clock --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/up5bit_counter_dual_clock/up5bit_counter_dual_clock/run_1/synth_1_1/impl_1_1_1/packing/fabric_up5bit_counter_dual_clock_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/up5bit_counter_dual_clock/up5bit_counter_dual_clock/run_1/synth_1_1/impl_1_1_1/placement/fabric_up5bit_counter_dual_clock_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/up5bit_counter_dual_clock/up5bit_counter_dual_clock/run_1/synth_1_1/impl_1_1_1/routing/fabric_up5bit_counter_dual_clock_post_synth.route --pack
VPR FPGA Placement and Routing.
Version: 
Revision: 
Compiled: 
Compiler: GNU 11.2.1 on Linux-3.10.0-1160.90.1.el7.x86_64 x86_64
Build Info: Release VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/nfs_eda_sw/softwares/Raptor/instl_dir/06_21_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/06_21_2024_09_15_01/share/raptor/etc/devices/gemini_compact_22x4/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/up5bit_counter_dual_clock/up5bit_counter_dual_clock/run_1/synth_1_1/synthesis/fabric_up5bit_counter_dual_clock_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/up5bit_counter_dual_clock/up5bit_counter_dual_clock/run_1/synth_1_1/impl_1_1_1/packing/fabric_up5bit_counter_dual_clock_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report up5bit_counter_dual_clock_post_place_timing.rpt --device castor22x4_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top up5bit_counter_dual_clock --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/up5bit_counter_dual_clock/up5bit_counter_dual_clock/run_1/synth_1_1/impl_1_1_1/packing/fabric_up5bit_counter_dual_clock_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/up5bit_counter_dual_clock/up5bit_counter_dual_clock/run_1/synth_1_1/impl_1_1_1/placement/fabric_up5bit_counter_dual_clock_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/up5bit_counter_dual_clock/up5bit_counter_dual_clock/run_1/synth_1_1/impl_1_1_1/routing/fabric_up5bit_counter_dual_clock_post_synth.route --pack

Using up to 1 parallel worker(s)

Architecture file: /nfs_eda_sw/softwares/Raptor/instl_dir/06_21_2024_09_15_01/share/raptor/etc/devices/gemini_compact_22x4/gemini_vpr.xml
Circuit name: fabric_up5bit_counter_dual_clock_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'dsp_phy' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 5: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 6: Model 'RS_DSP_MULT' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 7: Model 'RS_DSP_MULT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 8: Model 'RS_DSP_MULT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'RS_DSP_MULT_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 10: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 11: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 12: Model 'RS_DSP_MULT_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 13: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 14: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'RS_DSP_MULTADD' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 19: Model 'RS_DSP_MULTADD' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 20: Model 'RS_DSP_MULTADD' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 21: Model 'RS_DSP_MULTADD' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 22: Model 'RS_DSP_MULTADD' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 23: Model 'RS_DSP_MULTADD' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 24: Model 'RS_DSP_MULTADD_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 25: Model 'RS_DSP_MULTADD_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 26: Model 'RS_DSP_MULTADD_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 27: Model 'RS_DSP_MULTADD_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 28: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 29: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 30: Model 'RS_DSP_MULTADD_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 31: Model 'RS_DSP_MULTADD_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 32: Model 'RS_DSP_MULTADD_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 33: Model 'RS_DSP_MULTADD_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 34: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 35: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 36: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 37: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 38: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 39: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 40: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 41: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 42: Model 'RS_DSP_MULTACC' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 43: Model 'RS_DSP_MULTACC' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 44: Model 'RS_DSP_MULTACC' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 45: Model 'RS_DSP_MULTACC' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 46: Model 'RS_DSP_MULTACC' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 47: Model 'RS_DSP_MULTACC' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 48: Model 'RS_DSP_MULTACC_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 49: Model 'RS_DSP_MULTACC_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 50: Model 'RS_DSP_MULTACC_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 51: Model 'RS_DSP_MULTACC_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 52: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 53: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 54: Model 'RS_DSP_MULTACC_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 55: Model 'RS_DSP_MULTACC_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 56: Model 'RS_DSP_MULTACC_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 57: Model 'RS_DSP_MULTACC_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 58: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 59: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 60: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 61: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 62: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 63: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 64: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 65: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 66: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 67: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 68: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 69: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 70: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 71: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 72: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 73: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 74: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is defined by user to be disabled in packing
mode 'iopad[default]' is defined by user to be disabled in packing
mode 'fle[physical]' is defined by user to be disabled in packing
mode 'fabric[default]' is defined by user to be disabled in packing
mode 'ff_bypass[default]' is defined by user to be disabled in packing
mode 'dsp_lr[physical]' is defined by user to be disabled in packing
mode 'bram_lr[physical]' is defined by user to be disabled in packing
# Loading Architecture Description took 0.06 seconds (max_rss 17.5 MiB, delta_rss +0.0 MiB)

Timing analysis: ON
Circuit netlist file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/up5bit_counter_dual_clock/up5bit_counter_dual_clock/run_1/synth_1_1/impl_1_1_1/packing/fabric_up5bit_counter_dual_clock_post_synth.net
Circuit placement file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/up5bit_counter_dual_clock/up5bit_counter_dual_clock/run_1/synth_1_1/impl_1_1_1/placement/fabric_up5bit_counter_dual_clock_post_synth.place
Circuit routing file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/up5bit_counter_dual_clock/up5bit_counter_dual_clock/run_1/synth_1_1/impl_1_1_1/routing/fabric_up5bit_counter_dual_clock_post_synth.route
Circuit SDC file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/up5bit_counter_dual_clock/up5bit_counter_dual_clock/run_1/synth_1_1/impl_1_1_1/packing/fabric_up5bit_counter_dual_clock_openfpga.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: DISABLED
Router: DISABLED
Analysis: DISABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: true
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

# Building complex block graph
Warning 75: clb[0].sr_in[0] unconnected pin in architecture.
Warning 76: clb[0].sr_out[0] unconnected pin in architecture.
Warning 77: dsp[0].sr_in[0] unconnected pin in architecture.
Warning 78: dsp[0].sr_in[1] unconnected pin in architecture.
Warning 79: dsp[0].sr_in[2] unconnected pin in architecture.
Warning 80: dsp[0].sr_out[0] unconnected pin in architecture.
Warning 81: dsp[0].sr_out[1] unconnected pin in architecture.
Warning 82: dsp[0].sr_out[2] unconnected pin in architecture.
Warning 83: bram[0].sr_in[0] unconnected pin in architecture.
Warning 84: bram[0].sr_in[1] unconnected pin in architecture.
Warning 85: bram[0].sr_in[2] unconnected pin in architecture.
Warning 86: bram[0].sr_in[3] unconnected pin in architecture.
Warning 87: bram[0].sr_in[4] unconnected pin in architecture.
Warning 88: bram[0].sr_in[5] unconnected pin in architecture.
Warning 89: bram[0].plr_i[0] unconnected pin in architecture.
Warning 90: bram[0].plr_i[1] unconnected pin in architecture.
Warning 91: bram[0].plr_i[2] unconnected pin in architecture.
Warning 92: bram[0].plr_i[3] unconnected pin in architecture.
Warning 93: bram[0].plr_i[4] unconnected pin in architecture.
Warning 94: bram[0].plr_i[5] unconnected pin in architecture.
Warning 95: bram[0].plr_i[6] unconnected pin in architecture.
Warning 96: bram[0].plr_i[7] unconnected pin in architecture.
Warning 97: bram[0].plr_i[8] unconnected pin in architecture.
Warning 98: bram[0].plr_i[9] unconnected pin in architecture.
Warning 99: bram[0].plr_i[10] unconnected pin in architecture.
Warning 100: bram[0].plr_i[11] unconnected pin in architecture.
Warning 101: bram[0].plr_i[12] unconnected pin in architecture.
Warning 102: bram[0].plr_i[13] unconnected pin in architecture.
Warning 103: bram[0].plr_i[14] unconnected pin in architecture.
Warning 104: bram[0].plr_i[15] unconnected pin in architecture.
Warning 105: bram[0].plr_i[16] unconnected pin in architecture.
Warning 106: bram[0].plr_i[17] unconnected pin in architecture.
Warning 107: bram[0].plr_i[18] unconnected pin in architecture.
Warning 108: bram[0].plr_i[19] unconnected pin in architecture.
Warning 109: bram[0].plr_i[20] unconnected pin in architecture.
Warning 110: bram[0].plr_i[21] unconnected pin in architecture.
Warning 111: bram[0].plr_i[22] unconnected pin in architecture.
Warning 112: bram[0].plr_i[23] unconnected pin in architecture.
Warning 113: bram[0].plr_i[24] unconnected pin in architecture.
Warning 114: bram[0].plr_i[25] unconnected pin in architecture.
Warning 115: bram[0].plr_i[26] unconnected pin in architecture.
Warning 116: bram[0].plr_i[27] unconnected pin in architecture.
Warning 117: bram[0].plr_i[28] unconnected pin in architecture.
Warning 118: bram[0].plr_i[29] unconnected pin in architecture.
Warning 119: bram[0].plr_i[30] unconnected pin in architecture.
Warning 120: bram[0].plr_i[31] unconnected pin in architecture.
Warning 121: bram[0].plr_i[32] unconnected pin in architecture.
Warning 122: bram[0].plr_i[33] unconnected pin in architecture.
Warning 123: bram[0].plr_i[34] unconnected pin in architecture.
Warning 124: bram[0].plr_i[35] unconnected pin in architecture.
Warning 125: bram[0].sr_out[0] unconnected pin in architecture.
Warning 126: bram[0].sr_out[1] unconnected pin in architecture.
Warning 127: bram[0].sr_out[2] unconnected pin in architecture.
Warning 128: bram[0].sr_out[3] unconnected pin in architecture.
Warning 129: bram[0].sr_out[4] unconnected pin in architecture.
Warning 130: bram[0].sr_out[5] unconnected pin in architecture.
Warning 131: bram[0].plr_o[0] unconnected pin in architecture.
Warning 132: bram[0].plr_o[1] unconnected pin in architecture.
Warning 133: bram[0].plr_o[2] unconnected pin in architecture.
Warning 134: bram[0].plr_o[3] unconnected pin in architecture.
Warning 135: bram[0].plr_o[4] unconnected pin in architecture.
Warning 136: bram[0].plr_o[5] unconnected pin in architecture.
Warning 137: bram[0].plr_o[6] unconnected pin in architecture.
Warning 138: bram[0].plr_o[7] unconnected pin in architecture.
Warning 139: bram[0].plr_o[8] unconnected pin in architecture.
Warning 140: bram[0].plr_o[9] unconnected pin in architecture.
Warning 141: bram[0].plr_o[10] unconnected pin in architecture.
Warning 142: bram[0].plr_o[11] unconnected pin in architecture.
Warning 143: bram[0].plr_o[12] unconnected pin in architecture.
Warning 144: bram[0].plr_o[13] unconnected pin in architecture.
Warning 145: bram[0].plr_o[14] unconnected pin in architecture.
Warning 146: bram[0].plr_o[15] unconnected pin in architecture.
Warning 147: bram[0].plr_o[16] unconnected pin in architecture.
Warning 148: bram[0].plr_o[17] unconnected pin in architecture.
Warning 149: bram[0].plr_o[18] unconnected pin in architecture.
Warning 150: bram[0].plr_o[19] unconnected pin in architecture.
Warning 151: bram[0].plr_o[20] unconnected pin in architecture.
Warning 152: bram[0].plr_o[21] unconnected pin in architecture.
Warning 153: bram[0].plr_o[22] unconnected pin in architecture.
Warning 154: bram[0].plr_o[23] unconnected pin in architecture.
Warning 155: bram[0].plr_o[24] unconnected pin in architecture.
Warning 156: bram[0].plr_o[25] unconnected pin in architecture.
Warning 157: bram[0].plr_o[26] unconnected pin in architecture.
Warning 158: bram[0].plr_o[27] unconnected pin in architecture.
Warning 159: bram[0].plr_o[28] unconnected pin in architecture.
Warning 160: bram[0].plr_o[29] unconnected pin in architecture.
Warning 161: bram[0].plr_o[30] unconnected pin in architecture.
Warning 162: bram[0].plr_o[31] unconnected pin in architecture.
Warning 163: bram[0].plr_o[32] unconnected pin in architecture.
Warning 164: bram[0].plr_o[33] unconnected pin in architecture.
Warning 165: bram[0].plr_o[34] unconnected pin in architecture.
Warning 166: bram[0].plr_o[35] unconnected pin in architecture.
# Building complex block graph took 0.04 seconds (max_rss 18.2 MiB, delta_rss +0.7 MiB)
Circuit file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/up5bit_counter_dual_clock/up5bit_counter_dual_clock/run_1/synth_1_1/synthesis/fabric_up5bit_counter_dual_clock_post_synth.eblif
# Load circuit
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.00 seconds (max_rss 18.6 MiB, delta_rss +0.4 MiB)
# Clean circuit
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    3 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 2
Swept block(s)      : 2
Constant Pins Marked: 3
# Clean circuit took 0.00 seconds (max_rss 18.6 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 18.6 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 18.6 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 40
    .input :       3
    .output:      13
    0-LUT  :       1
    6-LUT  :      13
    dffre  :      10
  Nets  : 27
    Avg Fanout:     3.6
    Max Fanout:    23.0
    Min Fanout:     1.0
  Netlist Clocks: 2
# Build Timing Graph
  Timing Graph Nodes: 123
  Timing Graph Edges: 179
  Timing Graph Levels: 6
# Build Timing Graph took 0.00 seconds (max_rss 18.6 MiB, delta_rss +0.0 MiB)
Netlist contains 2 clocks
  Netlist Clock '$auto$clkbufmap.cc:317:execute$1058' Fanout: 5 pins (4.1%), 5 blocks (12.5%)
  Netlist Clock '$auto$clkbufmap.cc:317:execute$1061' Fanout: 5 pins (4.1%), 5 blocks (12.5%)
# Load Timing Constraints

SDC file '/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/up5bit_counter_dual_clock/up5bit_counter_dual_clock/run_1/synth_1_1/impl_1_1_1/packing/fabric_up5bit_counter_dual_clock_openfpga.sdc' contained no SDC commands
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on a virtual external clock 'virtual_io_clock'
   * optimize all netlist and virtual clocks to run as fast as possible
   * ignore cross netlist clock domain timing paths
Timing constraints created 3 clocks
  Constrained Clock 'virtual_io_clock' (Virtual Clock)
  Constrained Clock '$auto$clkbufmap.cc:317:execute$1058' Source: '$auto$clkbufmap.cc:317:execute$1058.inpad[0]'
  Constrained Clock '$auto$clkbufmap.cc:317:execute$1061' Source: '$auto$clkbufmap.cc:317:execute$1061.inpad[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 18.9 MiB, delta_rss +0.3 MiB)
# Packing
Warning 167: Block type 'dsp' was not specified in device grid layout
Warning 168: Block type 'bram' was not specified in device grid layout
Begin packing '/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/up5bit_counter_dual_clock/up5bit_counter_dual_clock/run_1/synth_1_1/synthesis/fabric_up5bit_counter_dual_clock_post_synth.eblif'.
Warning 169: All 2 clocks will be treated as global.

After removing unused inputs...
	total blocks: 40, total nets: 27, total inputs: 3, total outputs: 13
Begin prepacking.

There is one chain in this architecture called "carrychain" with the following starting points:
	clb[0]/clb_lr[0]/fle[0]/adder[0]/adder_carry[0].cin[0]

0 attraction groups were created during prepacking.
Finish prepacking.
Using inter-cluster delay: 8.9048e-10
Packing with pin utilization targets: io_top:1,1 io_right:1,1 io_bottom:1,1 io_left:1,1 clb:0.8,1 dsp:1,1 bram:1,1
Packing with high fanout thresholds: io_top:128 io_right:128 io_bottom:128 io_left:128 clb:32 dsp:128 bram:128
Starting Clustering - Clustering Progress: 
-------------------   --------------------------   ---------
Molecules processed   Number of clusters created   FPGA size
-------------------   --------------------------   ---------
Warning 170: Block type 'dsp' was not specified in device grid layout
Warning 171: Block type 'bram' was not specified in device grid layout
     1/30        3%                            0    24 x 6     
     2/30        6%                            1    24 x 6     
     3/30       10%                            1    24 x 6     
     4/30       13%                            1    24 x 6     
     5/30       16%                            1    24 x 6     
     6/30       20%                            1    24 x 6     
     7/30       23%                            1    24 x 6     
     8/30       26%                            1    24 x 6     
     9/30       30%                            1    24 x 6     
    10/30       33%                            1    24 x 6     
    11/30       36%                            2    24 x 6     
    12/30       40%                            2    24 x 6     
    13/30       43%                            2    24 x 6     
    14/30       46%                            2    24 x 6     
    15/30       50%                            2    24 x 6     
    16/30       53%                            3    24 x 6     
    17/30       56%                            4    24 x 6     
    18/30       60%                            5    24 x 6     
    19/30       63%                            6    24 x 6     
    20/30       66%                            7    24 x 6     
    21/30       70%                            8    24 x 6     
    22/30       73%                            9    24 x 6     
    23/30       76%                           10    24 x 6     
    24/30       80%                           11    24 x 6     
    25/30       83%                           12    24 x 6     
    26/30       86%                           13    24 x 6     
    27/30       90%                           14    24 x 6     
    28/30       93%                           15    24 x 6     
    29/30       96%                           16    24 x 6     
    30/30      100%                           17    24 x 6     

Logic Element (fle) detailed count:
  Total number of Logic Elements used : 8
  LEs used for logic and registers    : 0
  LEs used for logic only             : 8
  LEs used for registers only         : 0

Incr Slack updates 1 in 3.89e-06 sec
Full Max Req/Worst Slack updates 1 in 1.222e-05 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 1.3693e-05 sec
Warning 172: Block type 'dsp' was not specified in device grid layout
Warning 173: Block type 'bram' was not specified in device grid layout
FPGA sized to 24 x 6 (castor22x4_heterogeneous)
Device Utilization: 0.02 (target 1.00)
	Block Utilization: 0.00 Type: io
	Block Utilization: 0.05 Type: clb

Start the iterative improvement process
the iterative improvement process is done
Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io         16                                 0.8125                       0.1875   
       clb          2                                    5.5                            7   
       dsp          0                                      0                            0   
      bram          0                                      0                            0   
Absorbed logical nets 10 out of 27 nets, 17 nets not absorbed.

Netlist conversion complete.

# Packing took 0.03 seconds (max_rss 20.5 MiB, delta_rss +1.4 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file '/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/up5bit_counter_dual_clock/up5bit_counter_dual_clock/run_1/synth_1_1/impl_1_1_1/packing/fabric_up5bit_counter_dual_clock_post_synth.net'.
Detected 1 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.05 seconds).
# Load packing took 0.05 seconds (max_rss 58.6 MiB, delta_rss +38.2 MiB)
Warning 174: Netlist contains 0 global net to non-global architecture pin connections
Cluster level netlist and block usage statistics
Netlist num_nets: 17
Netlist num_blocks: 18
Netlist EMPTY blocks: 0.
Netlist io blocks: 16.
Netlist clb blocks: 2.
Netlist dsp blocks: 0.
Netlist bram blocks: 0.
Netlist inputs pins: 3
Netlist output pins: 13

Pb types usage...
  io             : 16
   io_output     : 13
    outpad       : 13
   io_input      : 3
    inpad        : 3
  clb            : 2
   clb_lr        : 2
    fle          : 8
     ble6        : 2
      lut6       : 2
       lut       : 2
      ff         : 2
       DFFRE     : 2
     ble5        : 12
      lut5       : 12
       lut       : 12
      ff         : 8
       DFFRE     : 8

# Create Device
## Build Device Grid
Warning 175: Block type 'dsp' was not specified in device grid layout
Warning 176: Block type 'bram' was not specified in device grid layout
FPGA sized to 24 x 6: 144 grid tiles (castor22x4_heterogeneous)

Resource usage...
	Netlist
		16	blocks of type: io
	Architecture
		1440	blocks of type: io_top
		288	blocks of type: io_right
		1440	blocks of type: io_bottom
		288	blocks of type: io_left
	Netlist
		2	blocks of type: clb
	Architecture
		40	blocks of type: clb
	Netlist
		0	blocks of type: dsp
	Architecture
		0	blocks of type: dsp
	Netlist
		0	blocks of type: bram
	Architecture
		0	blocks of type: bram

Device Utilization: 0.02 (target 1.00)
	Physical Tile io_top:
	Block Utilization: 0.01 Logical Block: io
	Physical Tile io_right:
	Block Utilization: 0.06 Logical Block: io
	Physical Tile io_bottom:
	Block Utilization: 0.01 Logical Block: io
	Physical Tile io_left:
	Block Utilization: 0.06 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.05 Logical Block: clb

## Build Device Grid took 0.00 seconds (max_rss 58.7 MiB, delta_rss +0.0 MiB)
Warning 177: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 160
Y-direction routing channel width is 160
Warning 178: Sized nonsensical R=0 transistor to minimum width
Warning 179: Sized nonsensical R=0 transistor to minimum width
Warning 180: Sized nonsensical R=0 transistor to minimum width
Warning 181: Sized nonsensical R=0 transistor to minimum width
## Build tileable routing resource graph took 0.60 seconds (max_rss 58.7 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 159896
  RR Graph Edges: 279220
# Create Device took 0.62 seconds (max_rss 58.7 MiB, delta_rss +0.0 MiB)


Flow timing analysis took 0.00370916 seconds (0.00366555 STA, 4.361e-05 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
VPR succeeded
The entire flow of VPR took 0.90 seconds (max_rss 58.7 MiB)
INFO: PAC: Design up5bit_counter_dual_clock is packed
INFO: PLC: ##################################################
INFO: PLC: Placement for design: up5bit_counter_dual_clock
INFO: PLC: ##################################################
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/06_21_2024_09_15_01/bin/planning --csv /nfs_eda_sw/softwares/Raptor/instl_dir/06_21_2024_09_15_01/share/raptor/etc/devices/gemini_compact_22x4/Virgo_Pin_Table.csv --blif /nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/up5bit_counter_dual_clock/up5bit_counter_dual_clock/run_1/synth_1_1/synthesis/fabric_up5bit_counter_dual_clock_post_synth.eblif --output up5bit_counter_dual_clock_pin_loc.place --assign_unconstrained_pins in_define_order --clk_map up5bit_counter_dual_clock.temp_file_clkmap --read_repack /nfs_eda_sw/softwares/Raptor/instl_dir/06_21_2024_09_15_01/share/raptor/etc/devices/gemini_compact_22x4/fpga_repack_constraints.xml --write_repack up5bit_counter_dual_clock_repack_constraints.xml --edits /nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/up5bit_counter_dual_clock/up5bit_counter_dual_clock/run_1/synth_1_1/synthesis/config.json









Command: /nfs_eda_sw/softwares/Raptor/instl_dir/06_21_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/06_21_2024_09_15_01/share/raptor/etc/devices/gemini_compact_22x4/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/up5bit_counter_dual_clock/up5bit_counter_dual_clock/run_1/synth_1_1/synthesis/fabric_up5bit_counter_dual_clock_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/up5bit_counter_dual_clock/up5bit_counter_dual_clock/run_1/synth_1_1/impl_1_1_1/packing/fabric_up5bit_counter_dual_clock_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report up5bit_counter_dual_clock_post_place_timing.rpt --device castor22x4_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top up5bit_counter_dual_clock --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/up5bit_counter_dual_clock/up5bit_counter_dual_clock/run_1/synth_1_1/impl_1_1_1/packing/fabric_up5bit_counter_dual_clock_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/up5bit_counter_dual_clock/up5bit_counter_dual_clock/run_1/synth_1_1/impl_1_1_1/placement/fabric_up5bit_counter_dual_clock_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/up5bit_counter_dual_clock/up5bit_counter_dual_clock/run_1/synth_1_1/impl_1_1_1/routing/fabric_up5bit_counter_dual_clock_post_synth.route --place --fix_clusters up5bit_counter_dual_clock_pin_loc.place
VPR FPGA Placement and Routing.
Version: 
Revision: 
Compiled: 
Compiler: GNU 11.2.1 on Linux-3.10.0-1160.90.1.el7.x86_64 x86_64
Build Info: Release VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/nfs_eda_sw/softwares/Raptor/instl_dir/06_21_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/06_21_2024_09_15_01/share/raptor/etc/devices/gemini_compact_22x4/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/up5bit_counter_dual_clock/up5bit_counter_dual_clock/run_1/synth_1_1/synthesis/fabric_up5bit_counter_dual_clock_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/up5bit_counter_dual_clock/up5bit_counter_dual_clock/run_1/synth_1_1/impl_1_1_1/packing/fabric_up5bit_counter_dual_clock_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report up5bit_counter_dual_clock_post_place_timing.rpt --device castor22x4_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top up5bit_counter_dual_clock --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/up5bit_counter_dual_clock/up5bit_counter_dual_clock/run_1/synth_1_1/impl_1_1_1/packing/fabric_up5bit_counter_dual_clock_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/up5bit_counter_dual_clock/up5bit_counter_dual_clock/run_1/synth_1_1/impl_1_1_1/placement/fabric_up5bit_counter_dual_clock_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/up5bit_counter_dual_clock/up5bit_counter_dual_clock/run_1/synth_1_1/impl_1_1_1/routing/fabric_up5bit_counter_dual_clock_post_synth.route --place --fix_clusters up5bit_counter_dual_clock_pin_loc.place

Using up to 1 parallel worker(s)

Architecture file: /nfs_eda_sw/softwares/Raptor/instl_dir/06_21_2024_09_15_01/share/raptor/etc/devices/gemini_compact_22x4/gemini_vpr.xml
Circuit name: fabric_up5bit_counter_dual_clock_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'dsp_phy' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 5: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 6: Model 'RS_DSP_MULT' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 7: Model 'RS_DSP_MULT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 8: Model 'RS_DSP_MULT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'RS_DSP_MULT_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 10: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 11: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 12: Model 'RS_DSP_MULT_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 13: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 14: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'RS_DSP_MULTADD' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 19: Model 'RS_DSP_MULTADD' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 20: Model 'RS_DSP_MULTADD' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 21: Model 'RS_DSP_MULTADD' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 22: Model 'RS_DSP_MULTADD' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 23: Model 'RS_DSP_MULTADD' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 24: Model 'RS_DSP_MULTADD_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 25: Model 'RS_DSP_MULTADD_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 26: Model 'RS_DSP_MULTADD_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 27: Model 'RS_DSP_MULTADD_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 28: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 29: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 30: Model 'RS_DSP_MULTADD_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 31: Model 'RS_DSP_MULTADD_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 32: Model 'RS_DSP_MULTADD_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 33: Model 'RS_DSP_MULTADD_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 34: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 35: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 36: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 37: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 38: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 39: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 40: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 41: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 42: Model 'RS_DSP_MULTACC' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 43: Model 'RS_DSP_MULTACC' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 44: Model 'RS_DSP_MULTACC' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 45: Model 'RS_DSP_MULTACC' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 46: Model 'RS_DSP_MULTACC' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 47: Model 'RS_DSP_MULTACC' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 48: Model 'RS_DSP_MULTACC_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 49: Model 'RS_DSP_MULTACC_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 50: Model 'RS_DSP_MULTACC_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 51: Model 'RS_DSP_MULTACC_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 52: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 53: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 54: Model 'RS_DSP_MULTACC_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 55: Model 'RS_DSP_MULTACC_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 56: Model 'RS_DSP_MULTACC_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 57: Model 'RS_DSP_MULTACC_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 58: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 59: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 60: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 61: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 62: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 63: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 64: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 65: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 66: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 67: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 68: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 69: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 70: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 71: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 72: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 73: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 74: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is defined by user to be disabled in packing
mode 'iopad[default]' is defined by user to be disabled in packing
mode 'fle[physical]' is defined by user to be disabled in packing
mode 'fabric[default]' is defined by user to be disabled in packing
mode 'ff_bypass[default]' is defined by user to be disabled in packing
mode 'dsp_lr[physical]' is defined by user to be disabled in packing
mode 'bram_lr[physical]' is defined by user to be disabled in packing
# Loading Architecture Description took 0.06 seconds (max_rss 17.5 MiB, delta_rss +0.0 MiB)

Timing analysis: ON
Circuit netlist file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/up5bit_counter_dual_clock/up5bit_counter_dual_clock/run_1/synth_1_1/impl_1_1_1/packing/fabric_up5bit_counter_dual_clock_post_synth.net
Circuit placement file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/up5bit_counter_dual_clock/up5bit_counter_dual_clock/run_1/synth_1_1/impl_1_1_1/placement/fabric_up5bit_counter_dual_clock_post_synth.place
Circuit routing file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/up5bit_counter_dual_clock/up5bit_counter_dual_clock/run_1/synth_1_1/impl_1_1_1/routing/fabric_up5bit_counter_dual_clock_post_synth.route
Circuit SDC file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/up5bit_counter_dual_clock/up5bit_counter_dual_clock/run_1/synth_1_1/impl_1_1_1/packing/fabric_up5bit_counter_dual_clock_openfpga.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: DISABLED
Analysis: DISABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: true
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: Using constraints file 'up5bit_counter_dual_clock_pin_loc.place'
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 160
PlacerOpts.inner_loop_recompute_divider: 1
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: up5bit_counter_dual_clock_post_place_timing.rpt
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: DIJKSTRA_EXPANSION
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

# Building complex block graph
Warning 75: clb[0].sr_in[0] unconnected pin in architecture.
Warning 76: clb[0].sr_out[0] unconnected pin in architecture.
Warning 77: dsp[0].sr_in[0] unconnected pin in architecture.
Warning 78: dsp[0].sr_in[1] unconnected pin in architecture.
Warning 79: dsp[0].sr_in[2] unconnected pin in architecture.
Warning 80: dsp[0].sr_out[0] unconnected pin in architecture.
Warning 81: dsp[0].sr_out[1] unconnected pin in architecture.
Warning 82: dsp[0].sr_out[2] unconnected pin in architecture.
Warning 83: bram[0].sr_in[0] unconnected pin in architecture.
Warning 84: bram[0].sr_in[1] unconnected pin in architecture.
Warning 85: bram[0].sr_in[2] unconnected pin in architecture.
Warning 86: bram[0].sr_in[3] unconnected pin in architecture.
Warning 87: bram[0].sr_in[4] unconnected pin in architecture.
Warning 88: bram[0].sr_in[5] unconnected pin in architecture.
Warning 89: bram[0].plr_i[0] unconnected pin in architecture.
Warning 90: bram[0].plr_i[1] unconnected pin in architecture.
Warning 91: bram[0].plr_i[2] unconnected pin in architecture.
Warning 92: bram[0].plr_i[3] unconnected pin in architecture.
Warning 93: bram[0].plr_i[4] unconnected pin in architecture.
Warning 94: bram[0].plr_i[5] unconnected pin in architecture.
Warning 95: bram[0].plr_i[6] unconnected pin in architecture.
Warning 96: bram[0].plr_i[7] unconnected pin in architecture.
Warning 97: bram[0].plr_i[8] unconnected pin in architecture.
Warning 98: bram[0].plr_i[9] unconnected pin in architecture.
Warning 99: bram[0].plr_i[10] unconnected pin in architecture.
Warning 100: bram[0].plr_i[11] unconnected pin in architecture.
Warning 101: bram[0].plr_i[12] unconnected pin in architecture.
Warning 102: bram[0].plr_i[13] unconnected pin in architecture.
Warning 103: bram[0].plr_i[14] unconnected pin in architecture.
Warning 104: bram[0].plr_i[15] unconnected pin in architecture.
Warning 105: bram[0].plr_i[16] unconnected pin in architecture.
Warning 106: bram[0].plr_i[17] unconnected pin in architecture.
Warning 107: bram[0].plr_i[18] unconnected pin in architecture.
Warning 108: bram[0].plr_i[19] unconnected pin in architecture.
Warning 109: bram[0].plr_i[20] unconnected pin in architecture.
Warning 110: bram[0].plr_i[21] unconnected pin in architecture.
Warning 111: bram[0].plr_i[22] unconnected pin in architecture.
Warning 112: bram[0].plr_i[23] unconnected pin in architecture.
Warning 113: bram[0].plr_i[24] unconnected pin in architecture.
Warning 114: bram[0].plr_i[25] unconnected pin in architecture.
Warning 115: bram[0].plr_i[26] unconnected pin in architecture.
Warning 116: bram[0].plr_i[27] unconnected pin in architecture.
Warning 117: bram[0].plr_i[28] unconnected pin in architecture.
Warning 118: bram[0].plr_i[29] unconnected pin in architecture.
Warning 119: bram[0].plr_i[30] unconnected pin in architecture.
Warning 120: bram[0].plr_i[31] unconnected pin in architecture.
Warning 121: bram[0].plr_i[32] unconnected pin in architecture.
Warning 122: bram[0].plr_i[33] unconnected pin in architecture.
Warning 123: bram[0].plr_i[34] unconnected pin in architecture.
Warning 124: bram[0].plr_i[35] unconnected pin in architecture.
Warning 125: bram[0].sr_out[0] unconnected pin in architecture.
Warning 126: bram[0].sr_out[1] unconnected pin in architecture.
Warning 127: bram[0].sr_out[2] unconnected pin in architecture.
Warning 128: bram[0].sr_out[3] unconnected pin in architecture.
Warning 129: bram[0].sr_out[4] unconnected pin in architecture.
Warning 130: bram[0].sr_out[5] unconnected pin in architecture.
Warning 131: bram[0].plr_o[0] unconnected pin in architecture.
Warning 132: bram[0].plr_o[1] unconnected pin in architecture.
Warning 133: bram[0].plr_o[2] unconnected pin in architecture.
Warning 134: bram[0].plr_o[3] unconnected pin in architecture.
Warning 135: bram[0].plr_o[4] unconnected pin in architecture.
Warning 136: bram[0].plr_o[5] unconnected pin in architecture.
Warning 137: bram[0].plr_o[6] unconnected pin in architecture.
Warning 138: bram[0].plr_o[7] unconnected pin in architecture.
Warning 139: bram[0].plr_o[8] unconnected pin in architecture.
Warning 140: bram[0].plr_o[9] unconnected pin in architecture.
Warning 141: bram[0].plr_o[10] unconnected pin in architecture.
Warning 142: bram[0].plr_o[11] unconnected pin in architecture.
Warning 143: bram[0].plr_o[12] unconnected pin in architecture.
Warning 144: bram[0].plr_o[13] unconnected pin in architecture.
Warning 145: bram[0].plr_o[14] unconnected pin in architecture.
Warning 146: bram[0].plr_o[15] unconnected pin in architecture.
Warning 147: bram[0].plr_o[16] unconnected pin in architecture.
Warning 148: bram[0].plr_o[17] unconnected pin in architecture.
Warning 149: bram[0].plr_o[18] unconnected pin in architecture.
Warning 150: bram[0].plr_o[19] unconnected pin in architecture.
Warning 151: bram[0].plr_o[20] unconnected pin in architecture.
Warning 152: bram[0].plr_o[21] unconnected pin in architecture.
Warning 153: bram[0].plr_o[22] unconnected pin in architecture.
Warning 154: bram[0].plr_o[23] unconnected pin in architecture.
Warning 155: bram[0].plr_o[24] unconnected pin in architecture.
Warning 156: bram[0].plr_o[25] unconnected pin in architecture.
Warning 157: bram[0].plr_o[26] unconnected pin in architecture.
Warning 158: bram[0].plr_o[27] unconnected pin in architecture.
Warning 159: bram[0].plr_o[28] unconnected pin in architecture.
Warning 160: bram[0].plr_o[29] unconnected pin in architecture.
Warning 161: bram[0].plr_o[30] unconnected pin in architecture.
Warning 162: bram[0].plr_o[31] unconnected pin in architecture.
Warning 163: bram[0].plr_o[32] unconnected pin in architecture.
Warning 164: bram[0].plr_o[33] unconnected pin in architecture.
Warning 165: bram[0].plr_o[34] unconnected pin in architecture.
Warning 166: bram[0].plr_o[35] unconnected pin in architecture.
# Building complex block graph took 0.04 seconds (max_rss 18.2 MiB, delta_rss +0.6 MiB)
Circuit file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/up5bit_counter_dual_clock/up5bit_counter_dual_clock/run_1/synth_1_1/synthesis/fabric_up5bit_counter_dual_clock_post_synth.eblif
# Load circuit
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.00 seconds (max_rss 18.6 MiB, delta_rss +0.4 MiB)
# Clean circuit
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    3 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 2
Swept block(s)      : 2
Constant Pins Marked: 3
# Clean circuit took 0.00 seconds (max_rss 18.6 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 18.6 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 18.6 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 40
    .input :       3
    .output:      13
    0-LUT  :       1
    6-LUT  :      13
    dffre  :      10
  Nets  : 27
    Avg Fanout:     3.6
    Max Fanout:    23.0
    Min Fanout:     1.0
  Netlist Clocks: 2
# Build Timing Graph
  Timing Graph Nodes: 123
  Timing Graph Edges: 179
  Timing Graph Levels: 6
# Build Timing Graph took 0.00 seconds (max_rss 18.6 MiB, delta_rss +0.0 MiB)
Netlist contains 2 clocks
  Netlist Clock '$auto$clkbufmap.cc:317:execute$1058' Fanout: 5 pins (4.1%), 5 blocks (12.5%)
  Netlist Clock '$auto$clkbufmap.cc:317:execute$1061' Fanout: 5 pins (4.1%), 5 blocks (12.5%)
# Load Timing Constraints

SDC file '/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/up5bit_counter_dual_clock/up5bit_counter_dual_clock/run_1/synth_1_1/impl_1_1_1/packing/fabric_up5bit_counter_dual_clock_openfpga.sdc' contained no SDC commands
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on a virtual external clock 'virtual_io_clock'
   * optimize all netlist and virtual clocks to run as fast as possible
   * ignore cross netlist clock domain timing paths
Timing constraints created 3 clocks
  Constrained Clock 'virtual_io_clock' (Virtual Clock)
  Constrained Clock '$auto$clkbufmap.cc:317:execute$1058' Source: '$auto$clkbufmap.cc:317:execute$1058.inpad[0]'
  Constrained Clock '$auto$clkbufmap.cc:317:execute$1061' Source: '$auto$clkbufmap.cc:317:execute$1061.inpad[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 18.9 MiB, delta_rss +0.3 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file '/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/up5bit_counter_dual_clock/up5bit_counter_dual_clock/run_1/synth_1_1/impl_1_1_1/packing/fabric_up5bit_counter_dual_clock_post_synth.net'.
Detected 1 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.05 seconds).
# Load packing took 0.05 seconds (max_rss 57.5 MiB, delta_rss +38.4 MiB)
Warning 167: Netlist contains 0 global net to non-global architecture pin connections
Cluster level netlist and block usage statistics
Netlist num_nets: 17
Netlist num_blocks: 18
Netlist EMPTY blocks: 0.
Netlist io blocks: 16.
Netlist clb blocks: 2.
Netlist dsp blocks: 0.
Netlist bram blocks: 0.
Netlist inputs pins: 3
Netlist output pins: 13

Pb types usage...
  io             : 16
   io_output     : 13
    outpad       : 13
   io_input      : 3
    inpad        : 3
  clb            : 2
   clb_lr        : 2
    fle          : 8
     ble6        : 2
      lut6       : 2
       lut       : 2
      ff         : 2
       DFFRE     : 2
     ble5        : 12
      lut5       : 12
       lut       : 12
      ff         : 8
       DFFRE     : 8

# Create Device
## Build Device Grid
Warning 168: Block type 'dsp' was not specified in device grid layout
Warning 169: Block type 'bram' was not specified in device grid layout
FPGA sized to 24 x 6: 144 grid tiles (castor22x4_heterogeneous)

Resource usage...
	Netlist
		16	blocks of type: io
	Architecture
		1440	blocks of type: io_top
		288	blocks of type: io_right
		1440	blocks of type: io_bottom
		288	blocks of type: io_left
	Netlist
		2	blocks of type: clb
	Architecture
		40	blocks of type: clb
	Netlist
		0	blocks of type: dsp
	Architecture
		0	blocks of type: dsp
	Netlist
		0	blocks of type: bram
	Architecture
		0	blocks of type: bram

Device Utilization: 0.02 (target 1.00)
	Physical Tile io_top:
	Block Utilization: 0.01 Logical Block: io
	Physical Tile io_right:
	Block Utilization: 0.06 Logical Block: io
	Physical Tile io_bottom:
	Block Utilization: 0.01 Logical Block: io
	Physical Tile io_left:
	Block Utilization: 0.06 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.05 Logical Block: clb

## Build Device Grid took 0.00 seconds (max_rss 57.8 MiB, delta_rss +0.0 MiB)
Warning 170: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 160
Y-direction routing channel width is 160
Warning 171: Sized nonsensical R=0 transistor to minimum width
Warning 172: Sized nonsensical R=0 transistor to minimum width
Warning 173: Sized nonsensical R=0 transistor to minimum width
Warning 174: Sized nonsensical R=0 transistor to minimum width
## Build tileable routing resource graph took 0.60 seconds (max_rss 57.8 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 159896
  RR Graph Edges: 279220
# Create Device took 0.62 seconds (max_rss 57.8 MiB, delta_rss +0.0 MiB)

# Computing router lookahead map
## Computing wire lookahead
## Computing wire lookahead took 0.34 seconds (max_rss 57.8 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
Warning 175: Found no more sample locations for SOURCE in io_top
Warning 176: Found no more sample locations for OPIN in io_top
Warning 177: Found no more sample locations for SOURCE in io_right
Warning 178: Found no more sample locations for OPIN in io_right
Warning 179: Found no more sample locations for SOURCE in io_bottom
Warning 180: Found no more sample locations for OPIN in io_bottom
Warning 181: Found no more sample locations for SOURCE in io_left
Warning 182: Found no more sample locations for OPIN in io_left
Warning 183: Found no more sample locations for SOURCE in clb
Warning 184: Found no more sample locations for OPIN in clb
## Computing src/opin lookahead took 0.01 seconds (max_rss 57.8 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 0.34 seconds (max_rss 57.8 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up
RR graph channel widths unchanged, skipping RR graph rebuild
## Computing delta delays
Warning 185: Unable to route between blocks at (1,1) and (1,5) to characterize delay (setting to inf)
Warning 186: Unable to route between blocks at (1,1) and (2,5) to characterize delay (setting to inf)
Warning 187: Unable to route between blocks at (1,1) and (3,5) to characterize delay (setting to inf)
Warning 188: Unable to route between blocks at (1,1) and (4,5) to characterize delay (setting to inf)
Warning 189: Unable to route between blocks at (1,1) and (5,5) to characterize delay (setting to inf)
Warning 190: Unable to route between blocks at (1,1) and (6,5) to characterize delay (setting to inf)
Warning 191: Unable to route between blocks at (1,1) and (7,5) to characterize delay (setting to inf)
Warning 192: Unable to route between blocks at (1,1) and (8,5) to characterize delay (setting to inf)
Warning 193: Unable to route between blocks at (1,1) and (9,5) to characterize delay (setting to inf)
Warning 194: Unable to route between blocks at (1,1) and (10,5) to characterize delay (setting to inf)
Warning 195: Unable to route between blocks at (1,1) and (11,5) to characterize delay (setting to inf)
Warning 196: Unable to route between blocks at (1,1) and (12,5) to characterize delay (setting to inf)
Warning 197: Unable to route between blocks at (1,1) and (13,5) to characterize delay (setting to inf)
Warning 198: Unable to route between blocks at (1,1) and (14,5) to characterize delay (setting to inf)
Warning 199: Unable to route between blocks at (1,1) and (15,5) to characterize delay (setting to inf)
Warning 200: Unable to route between blocks at (1,1) and (16,5) to characterize delay (setting to inf)
Warning 201: Unable to route between blocks at (1,1) and (17,5) to characterize delay (setting to inf)
Warning 202: Unable to route between blocks at (1,1) and (18,5) to characterize delay (setting to inf)
Warning 203: Unable to route between blocks at (1,1) and (19,5) to characterize delay (setting to inf)
Warning 204: Unable to route between blocks at (1,1) and (20,5) to characterize delay (setting to inf)
Warning 205: Unable to route between blocks at (1,1) and (21,5) to characterize delay (setting to inf)
Warning 206: Unable to route between blocks at (1,1) and (22,5) to characterize delay (setting to inf)
Warning 207: Unable to route between blocks at (1,1) and (23,1) to characterize delay (setting to inf)
Warning 208: Unable to route between blocks at (1,1) and (23,2) to characterize delay (setting to inf)
Warning 209: Unable to route between blocks at (1,1) and (23,3) to characterize delay (setting to inf)
Warning 210: Unable to route between blocks at (1,1) and (23,4) to characterize delay (setting to inf)
Warning 211: Unable to route between blocks at (1,1) and (23,5) to characterize delay (setting to inf)
Warning 212: Unable to route between blocks at (4,3) and (4,5) to characterize delay (setting to inf)
Warning 213: Unable to route between blocks at (4,3) and (5,5) to characterize delay (setting to inf)
Warning 214: Unable to route between blocks at (4,3) and (6,5) to characterize delay (setting to inf)
Warning 215: Unable to route between blocks at (4,3) and (7,5) to characterize delay (setting to inf)
Warning 216: Unable to route between blocks at (4,3) and (8,5) to characterize delay (setting to inf)
Warning 217: Unable to route between blocks at (4,3) and (9,5) to characterize delay (setting to inf)
Warning 218: Unable to route between blocks at (4,3) and (10,5) to characterize delay (setting to inf)
Warning 219: Unable to route between blocks at (4,3) and (11,5) to characterize delay (setting to inf)
Warning 220: Unable to route between blocks at (4,3) and (12,5) to characterize delay (setting to inf)
Warning 221: Unable to route between blocks at (4,3) and (13,5) to characterize delay (setting to inf)
Warning 222: Unable to route between blocks at (4,3) and (14,5) to characterize delay (setting to inf)
Warning 223: Unable to route between blocks at (4,3) and (15,5) to characterize delay (setting to inf)
Warning 224: Unable to route between blocks at (4,3) and (16,5) to characterize delay (setting to inf)
Warning 225: Unable to route between blocks at (4,3) and (17,5) to characterize delay (setting to inf)
Warning 226: Unable to route between blocks at (4,3) and (18,5) to characterize delay (setting to inf)
Warning 227: Unable to route between blocks at (4,3) and (19,5) to characterize delay (setting to inf)
Warning 228: Unable to route between blocks at (4,3) and (20,5) to characterize delay (setting to inf)
Warning 229: Unable to route between blocks at (4,3) and (21,5) to characterize delay (setting to inf)
Warning 230: Unable to route between blocks at (4,3) and (22,5) to characterize delay (setting to inf)
Warning 231: Unable to route between blocks at (4,3) and (23,3) to characterize delay (setting to inf)
Warning 232: Unable to route between blocks at (4,3) and (23,4) to characterize delay (setting to inf)
Warning 233: Unable to route between blocks at (4,3) and (23,5) to characterize delay (setting to inf)
Warning 234: Unable to route between blocks at (20,3) and (0,0) to characterize delay (setting to inf)
Warning 235: Unable to route between blocks at (20,3) and (0,1) to characterize delay (setting to inf)
Warning 236: Unable to route between blocks at (20,3) and (0,2) to characterize delay (setting to inf)
Warning 237: Unable to route between blocks at (20,3) and (0,3) to characterize delay (setting to inf)
Warning 238: Unable to route between blocks at (20,3) and (1,0) to characterize delay (setting to inf)
Warning 239: Unable to route between blocks at (20,3) and (2,0) to characterize delay (setting to inf)
Warning 240: Unable to route between blocks at (20,3) and (3,0) to characterize delay (setting to inf)
Warning 241: Unable to route between blocks at (20,3) and (4,0) to characterize delay (setting to inf)
Warning 242: Unable to route between blocks at (20,3) and (5,0) to characterize delay (setting to inf)
Warning 243: Unable to route between blocks at (20,3) and (6,0) to characterize delay (setting to inf)
Warning 244: Unable to route between blocks at (20,3) and (7,0) to characterize delay (setting to inf)
Warning 245: Unable to route between blocks at (20,3) and (8,0) to characterize delay (setting to inf)
Warning 246: Unable to route between blocks at (20,3) and (9,0) to characterize delay (setting to inf)
Warning 247: Unable to route between blocks at (20,3) and (10,0) to characterize delay (setting to inf)
Warning 248: Unable to route between blocks at (20,3) and (11,0) to characterize delay (setting to inf)
Warning 249: Unable to route between blocks at (20,3) and (12,0) to characterize delay (setting to inf)
Warning 250: Unable to route between blocks at (20,3) and (13,0) to characterize delay (setting to inf)
Warning 251: Unable to route between blocks at (20,3) and (14,0) to characterize delay (setting to inf)
Warning 252: Unable to route between blocks at (20,3) and (15,0) to characterize delay (setting to inf)
Warning 253: Unable to route between blocks at (20,3) and (16,0) to characterize delay (setting to inf)
Warning 254: Unable to route between blocks at (20,3) and (17,0) to characterize delay (setting to inf)
Warning 255: Unable to route between blocks at (20,3) and (18,0) to characterize delay (setting to inf)
Warning 256: Unable to route between blocks at (20,3) and (19,0) to characterize delay (setting to inf)
Warning 257: Unable to route between blocks at (20,3) and (20,0) to characterize delay (setting to inf)
Warning 258: Unable to route between blocks at (20,3) and (0,3) to characterize delay (setting to inf)
Warning 259: Unable to route between blocks at (20,3) and (0,4) to characterize delay (setting to inf)
Warning 260: Unable to route between blocks at (20,3) and (0,5) to characterize delay (setting to inf)
Warning 261: Unable to route between blocks at (20,3) and (1,5) to characterize delay (setting to inf)
Warning 262: Unable to route between blocks at (20,3) and (2,5) to characterize delay (setting to inf)
Warning 263: Unable to route between blocks at (20,3) and (3,5) to characterize delay (setting to inf)
Warning 264: Unable to route between blocks at (20,3) and (4,5) to characterize delay (setting to inf)
Warning 265: Unable to route between blocks at (20,3) and (5,5) to characterize delay (setting to inf)
Warning 266: Unable to route between blocks at (20,3) and (6,5) to characterize delay (setting to inf)
Warning 267: Unable to route between blocks at (20,3) and (7,5) to characterize delay (setting to inf)
Warning 268: Unable to route between blocks at (20,3) and (8,5) to characterize delay (setting to inf)
Warning 269: Unable to route between blocks at (20,3) and (9,5) to characterize delay (setting to inf)
Warning 270: Unable to route between blocks at (20,3) and (10,5) to characterize delay (setting to inf)
Warning 271: Unable to route between blocks at (20,3) and (11,5) to characterize delay (setting to inf)
Warning 272: Unable to route between blocks at (20,3) and (12,5) to characterize delay (setting to inf)
Warning 273: Unable to route between blocks at (20,3) and (13,5) to characterize delay (setting to inf)
Warning 274: Unable to route between blocks at (20,3) and (14,5) to characterize delay (setting to inf)
Warning 275: Unable to route between blocks at (20,3) and (15,5) to characterize delay (setting to inf)
Warning 276: Unable to route between blocks at (20,3) and (16,5) to characterize delay (setting to inf)
Warning 277: Unable to route between blocks at (20,3) and (17,5) to characterize delay (setting to inf)
Warning 278: Unable to route between blocks at (20,3) and (18,5) to characterize delay (setting to inf)
Warning 279: Unable to route between blocks at (20,3) and (19,5) to characterize delay (setting to inf)
Warning 280: Unable to route between blocks at (20,3) and (20,5) to characterize delay (setting to inf)
Warning 281: Unable to route between blocks at (4,3) and (4,0) to characterize delay (setting to inf)
Warning 282: Unable to route between blocks at (4,3) and (5,0) to characterize delay (setting to inf)
Warning 283: Unable to route between blocks at (4,3) and (6,0) to characterize delay (setting to inf)
Warning 284: Unable to route between blocks at (4,3) and (7,0) to characterize delay (setting to inf)
Warning 285: Unable to route between blocks at (4,3) and (8,0) to characterize delay (setting to inf)
Warning 286: Unable to route between blocks at (4,3) and (9,0) to characterize delay (setting to inf)
Warning 287: Unable to route between blocks at (4,3) and (10,0) to characterize delay (setting to inf)
Warning 288: Unable to route between blocks at (4,3) and (11,0) to characterize delay (setting to inf)
Warning 289: Unable to route between blocks at (4,3) and (12,0) to characterize delay (setting to inf)
Warning 290: Unable to route between blocks at (4,3) and (13,0) to characterize delay (setting to inf)
Warning 291: Unable to route between blocks at (4,3) and (14,0) to characterize delay (setting to inf)
Warning 292: Unable to route between blocks at (4,3) and (15,0) to characterize delay (setting to inf)
Warning 293: Unable to route between blocks at (4,3) and (16,0) to characterize delay (setting to inf)
Warning 294: Unable to route between blocks at (4,3) and (17,0) to characterize delay (setting to inf)
Warning 295: Unable to route between blocks at (4,3) and (18,0) to characterize delay (setting to inf)
Warning 296: Unable to route between blocks at (4,3) and (19,0) to characterize delay (setting to inf)
Warning 297: Unable to route between blocks at (4,3) and (20,0) to characterize delay (setting to inf)
Warning 298: Unable to route between blocks at (4,3) and (21,0) to characterize delay (setting to inf)
Warning 299: Unable to route between blocks at (4,3) and (22,0) to characterize delay (setting to inf)
Warning 300: Unable to route between blocks at (4,3) and (23,0) to characterize delay (setting to inf)
Warning 301: Unable to route between blocks at (4,3) and (23,1) to characterize delay (setting to inf)
Warning 302: Unable to route between blocks at (4,3) and (23,2) to characterize delay (setting to inf)
Warning 303: Unable to route between blocks Error 1: 
Type: Placement
File: /nfs_eda_sw/softwares/Raptor/orgnl/Raptor/Backend/OpenFPGA/vtr-verilog-to-routing/vpr/src/place/place_util.cpp
Line: 458
Message: Block $auto$clkbufmap.cc:317:execute$1058 with ID 15 is out of range at location (51, 44). 

at (4,3) and (23,3) to characterize delay (setting to inf)
## Computing delta delays took 0.67 seconds (max_rss 58.0 MiB, delta_rss +0.2 MiB)
# Computing placement delta delay look-up took 0.67 seconds (max_rss 58.0 MiB, delta_rss +0.2 MiB)

Bounding box mode is Cube

Using simple RL 'Softmax agent' for choosing move and block types
# Placement
## Initial Placement
Reading up5bit_counter_dual_clock_pin_loc.place.

## Initial Placement took 0.00 seconds (max_rss 58.3 MiB, delta_rss +0.3 MiB)
# Placement took 0.00 seconds (max_rss 58.3 MiB, delta_rss +0.3 MiB)
The entire flow of VPR took 1.89 seconds (max_rss 58.4 MiB)
ERROR: PLC: Design up5bit_counter_dual_clock placement failed
Design up5bit_counter_dual_clock placement failed
    while executing
"place"
    (file "raptor.tcl" line 15)
