

================================================================
== Vivado HLS Report for 'mandlebrot_main'
================================================================
* Date:           Thu May 17 09:28:33 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        mandelbrot-hls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      9.40|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +----------+------------+----------+------------+---------+
    |        Latency        |        Interval       | Pipeline|
    |    min   |     max    |    min   |     max    |   Type  |
    +----------+------------+----------+------------+---------+
    |  24126465|  7531930625|  24126465|  7531930625|   none  |
    +----------+------------+----------+------------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+----------+------------+------------------+-----------+-----------+---------+----------+
        |                 |        Latency        |     Iteration    |  Initiation Interval  |   Trip  |          |
        |    Loop Name    |    min   |     max    |      Latency     |  achieved |   target  |  Count  | Pipelined|
        +-----------------+----------+------------+------------------+-----------+-----------+---------+----------+
        |- Loop 1         |  24126464|  7531930624| 47122 ~ 14710802 |          -|          -|      512|    no    |
        | + Loop 1.1      |     47104|    14710784|    46 ~ 14366    |          -|          -|     1024|    no    |
        |  ++ Loop 1.1.1  |        28|       14347|                28|          -|          -| 1 ~ 512 |    no    |
        +-----------------+----------+------------+------------------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    164|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|     25|    1621|   3419|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    456|
|Register         |        -|      -|     776|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|     25|    2397|   4039|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|     11|       2|      7|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+------+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF |  LUT |
    +-------------------------+----------------------+---------+-------+-----+------+
    |mandlebrot_main_dbkb_U1  |mandlebrot_main_dbkb  |        0|      3|  445|  1149|
    |mandlebrot_main_dcud_U2  |mandlebrot_main_dcud  |        0|     11|  317|   578|
    |mandlebrot_main_dcud_U3  |mandlebrot_main_dcud  |        0|     11|  317|   578|
    |mandlebrot_main_ddEe_U4  |mandlebrot_main_ddEe  |        0|      0|  130|   469|
    |mandlebrot_main_seOg_U5  |mandlebrot_main_seOg  |        0|      0|  412|   645|
    +-------------------------+----------------------+---------+-------+-----+------+
    |Total                    |                      |        0|     25| 1621|  3419|
    +-------------------------+----------------------+---------+-------+-----+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |i_fu_227_p2          |     +    |      0|  0|  17|          10|           1|
    |tmp_8_fu_295_p2      |     +    |      0|  0|  28|          21|          21|
    |x_fu_213_p2          |     +    |      0|  0|  18|          11|           1|
    |y_fu_192_p2          |     +    |      0|  0|  17|          10|           1|
    |tmp_5_fu_268_p2      |    and   |      0|  0|   8|           1|           1|
    |exitcond1_fu_186_p2  |   icmp   |      0|  0|  13|          10|          11|
    |exitcond_fu_207_p2   |   icmp   |      0|  0|  13|          11|          12|
    |notlhs_fu_250_p2     |   icmp   |      0|  0|  13|          11|           2|
    |notrhs_fu_256_p2     |   icmp   |      0|  0|  29|          52|           1|
    |tmp_3_fu_262_p2      |    or    |      0|  0|   8|           1|           1|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 164|         138|          52|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+-----+-----------+-----+-----------+
    |        Name       | LUT | Input Size| Bits| Total Bits|
    +-------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm          |  273|         64|    1|         64|
    |grp_fu_134_opcode  |   15|          3|    2|          6|
    |grp_fu_134_p0      |   21|          4|   64|        256|
    |grp_fu_134_p1      |   33|          6|   64|        384|
    |grp_fu_140_p0      |   27|          5|   64|        320|
    |grp_fu_140_p1      |   27|          5|   64|        320|
    |grp_fu_161_p0      |   15|          3|   32|         96|
    |n_reg_98           |    9|          2|   10|         20|
    |x_assign_reg_86    |    9|          2|   11|         22|
    |y_assign_reg_74    |    9|          2|   10|         20|
    |zi_i_reg_122       |    9|          2|   64|        128|
    |zr_i_reg_110       |    9|          2|   64|        128|
    +-------------------+-----+-----------+-----+-----------+
    |Total              |  456|        100|  450|       1764|
    +-------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------+----+----+-----+-----------+
    |       Name       | FF | LUT| Bits| Const Bits|
    +------------------+----+----+-----+-----------+
    |ap_CS_fsm         |  63|   0|   63|          0|
    |ci_reg_323        |  64|   0|   64|          0|
    |cr_reg_341        |  64|   0|   64|          0|
    |i_reg_350         |  10|   0|   10|          0|
    |n_reg_98          |  10|   0|   10|          0|
    |reg_164           |  64|   0|   64|          0|
    |reg_169           |  64|   0|   64|          0|
    |reg_175           |  64|   0|   64|          0|
    |tmp_1_i4_reg_365  |  64|   0|   64|          0|
    |tmp_9_i_reg_355   |  64|   0|   64|          0|
    |tmp_cast_reg_318  |  10|   0|   21|         11|
    |tmp_i_6_reg_360   |  64|   0|   64|          0|
    |tmp_reg_346       |   1|   0|    1|          0|
    |x_assign_reg_86   |  11|   0|   11|          0|
    |x_reg_336         |  11|   0|   11|          0|
    |y_assign_reg_74   |  10|   0|   10|          0|
    |y_reg_313         |  10|   0|   10|          0|
    |zi_i_reg_122      |  64|   0|   64|          0|
    |zr_i_reg_110      |  64|   0|   64|          0|
    +------------------+----+----+-----+-----------+
    |Total             | 776|   0|  787|         11|
    +------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+-----------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+--------------+-----+-----+------------+-----------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs | mandlebrot_main | return value |
|ap_rst        |  in |    1| ap_ctrl_hs | mandlebrot_main | return value |
|ap_start      |  in |    1| ap_ctrl_hs | mandlebrot_main | return value |
|ap_done       | out |    1| ap_ctrl_hs | mandlebrot_main | return value |
|ap_idle       | out |    1| ap_ctrl_hs | mandlebrot_main | return value |
|ap_ready      | out |    1| ap_ctrl_hs | mandlebrot_main | return value |
|res_address0  | out |   19|  ap_memory |       res       |     array    |
|res_ce0       | out |    1|  ap_memory |       res       |     array    |
|res_we0       | out |    1|  ap_memory |       res       |     array    |
|res_d0        | out |   32|  ap_memory |       res       |     array    |
+--------------+-----+-----+------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 63
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond1)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / (!exitcond)
	2  / (exitcond)
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / (!tmp)
	47  / (tmp)
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / (!tmp & tmp_5)
	19  / (tmp) | (!tmp_5)
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	63  / true
63 --> 
	36  / true

* FSM state operations: 

 <State 1> : 1.77ns
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([524288 x i32]* %res) nounwind, !map !34"
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([16 x i8]* @mandlebrot_main_str) nounwind"
ST_1 : Operation 66 [1/1] (1.76ns)   --->   "br label %.loopexit" [mandelbrot-hls/mandelbrot.cpp:31]

 <State 2> : 6.28ns
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%y_assign = phi i10 [ 0, %0 ], [ %y, %.loopexit.loopexit ]"
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%y_assign_cast3 = zext i10 %y_assign to i32" [mandelbrot-hls/mandelbrot.cpp:31]
ST_2 : Operation 69 [1/1] (1.77ns)   --->   "%exitcond1 = icmp eq i10 %y_assign, -512" [mandelbrot-hls/mandelbrot.cpp:31]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 512, i64 512, i64 512) nounwind"
ST_2 : Operation 71 [1/1] (1.95ns)   --->   "%y = add i10 %y_assign, 1" [mandelbrot-hls/mandelbrot.cpp:31]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %5, label %.preheader.preheader" [mandelbrot-hls/mandelbrot.cpp:31]
ST_2 : Operation 73 [6/6] (6.28ns)   --->   "%tmp_i2 = sitofp i32 %y_assign_cast3 to double" [mandelbrot-hls/mandelbrot.cpp:11->mandelbrot-hls/mandelbrot.cpp:35]   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "ret void" [mandelbrot-hls/mandelbrot.cpp:44]

 <State 3> : 6.28ns
ST_3 : Operation 75 [5/6] (6.28ns)   --->   "%tmp_i2 = sitofp i32 %y_assign_cast3 to double" [mandelbrot-hls/mandelbrot.cpp:11->mandelbrot-hls/mandelbrot.cpp:35]   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

 <State 4> : 6.28ns
ST_4 : Operation 76 [4/6] (6.28ns)   --->   "%tmp_i2 = sitofp i32 %y_assign_cast3 to double" [mandelbrot-hls/mandelbrot.cpp:11->mandelbrot-hls/mandelbrot.cpp:35]   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

 <State 5> : 6.28ns
ST_5 : Operation 77 [3/6] (6.28ns)   --->   "%tmp_i2 = sitofp i32 %y_assign_cast3 to double" [mandelbrot-hls/mandelbrot.cpp:11->mandelbrot-hls/mandelbrot.cpp:35]   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

 <State 6> : 6.28ns
ST_6 : Operation 78 [2/6] (6.28ns)   --->   "%tmp_i2 = sitofp i32 %y_assign_cast3 to double" [mandelbrot-hls/mandelbrot.cpp:11->mandelbrot-hls/mandelbrot.cpp:35]   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

 <State 7> : 6.28ns
ST_7 : Operation 79 [1/6] (6.28ns)   --->   "%tmp_i2 = sitofp i32 %y_assign_cast3 to double" [mandelbrot-hls/mandelbrot.cpp:11->mandelbrot-hls/mandelbrot.cpp:35]   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

 <State 8> : 8.93ns
ST_8 : Operation 80 [6/6] (8.93ns)   --->   "%tmp_3_i = fmul double %tmp_i2, 3.906250e-03" [mandelbrot-hls/mandelbrot.cpp:11->mandelbrot-hls/mandelbrot.cpp:35]   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

 <State 9> : 7.79ns
ST_9 : Operation 81 [5/6] (7.78ns)   --->   "%tmp_3_i = fmul double %tmp_i2, 3.906250e-03" [mandelbrot-hls/mandelbrot.cpp:11->mandelbrot-hls/mandelbrot.cpp:35]   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

 <State 10> : 7.79ns
ST_10 : Operation 82 [4/6] (7.78ns)   --->   "%tmp_3_i = fmul double %tmp_i2, 3.906250e-03" [mandelbrot-hls/mandelbrot.cpp:11->mandelbrot-hls/mandelbrot.cpp:35]   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

 <State 11> : 7.79ns
ST_11 : Operation 83 [3/6] (7.78ns)   --->   "%tmp_3_i = fmul double %tmp_i2, 3.906250e-03" [mandelbrot-hls/mandelbrot.cpp:11->mandelbrot-hls/mandelbrot.cpp:35]   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

 <State 12> : 7.79ns
ST_12 : Operation 84 [2/6] (7.78ns)   --->   "%tmp_3_i = fmul double %tmp_i2, 3.906250e-03" [mandelbrot-hls/mandelbrot.cpp:11->mandelbrot-hls/mandelbrot.cpp:35]   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

 <State 13> : 7.79ns
ST_13 : Operation 85 [1/6] (7.78ns)   --->   "%tmp_3_i = fmul double %tmp_i2, 3.906250e-03" [mandelbrot-hls/mandelbrot.cpp:11->mandelbrot-hls/mandelbrot.cpp:35]   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

 <State 14> : 9.40ns
ST_14 : Operation 86 [5/5] (9.40ns)   --->   "%ci = fadd double %tmp_3_i, -1.000000e+00" [mandelbrot-hls/mandelbrot.cpp:11->mandelbrot-hls/mandelbrot.cpp:35]   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

 <State 15> : 8.23ns
ST_15 : Operation 87 [4/5] (8.23ns)   --->   "%ci = fadd double %tmp_3_i, -1.000000e+00" [mandelbrot-hls/mandelbrot.cpp:11->mandelbrot-hls/mandelbrot.cpp:35]   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

 <State 16> : 8.23ns
ST_16 : Operation 88 [3/5] (8.23ns)   --->   "%ci = fadd double %tmp_3_i, -1.000000e+00" [mandelbrot-hls/mandelbrot.cpp:11->mandelbrot-hls/mandelbrot.cpp:35]   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

 <State 17> : 8.23ns
ST_17 : Operation 89 [2/5] (8.23ns)   --->   "%ci = fadd double %tmp_3_i, -1.000000e+00" [mandelbrot-hls/mandelbrot.cpp:11->mandelbrot-hls/mandelbrot.cpp:35]   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

 <State 18> : 8.23ns
ST_18 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_cast = zext i10 %y_assign to i21" [mandelbrot-hls/mandelbrot.cpp:11->mandelbrot-hls/mandelbrot.cpp:35]
ST_18 : Operation 91 [1/5] (8.23ns)   --->   "%ci = fadd double %tmp_3_i, -1.000000e+00" [mandelbrot-hls/mandelbrot.cpp:11->mandelbrot-hls/mandelbrot.cpp:35]   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 92 [1/1] (1.76ns)   --->   "br label %.preheader" [mandelbrot-hls/mandelbrot.cpp:32]

 <State 19> : 6.28ns
ST_19 : Operation 93 [1/1] (0.00ns)   --->   "%x_assign = phi i11 [ %x, %findmandelbrot.exit ], [ 0, %.preheader.preheader ]"
ST_19 : Operation 94 [1/1] (0.00ns)   --->   "%x_assign_cast2 = zext i11 %x_assign to i32" [mandelbrot-hls/mandelbrot.cpp:32]
ST_19 : Operation 95 [1/1] (1.88ns)   --->   "%exitcond = icmp eq i11 %x_assign, -1024" [mandelbrot-hls/mandelbrot.cpp:32]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 96 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024) nounwind"
ST_19 : Operation 97 [1/1] (1.97ns)   --->   "%x = add i11 %x_assign, 1" [mandelbrot-hls/mandelbrot.cpp:32]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 98 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.loopexit.loopexit, label %1" [mandelbrot-hls/mandelbrot.cpp:32]
ST_19 : Operation 99 [6/6] (6.28ns)   --->   "%tmp_i = sitofp i32 %x_assign_cast2 to double" [mandelbrot-hls/mandelbrot.cpp:6->mandelbrot-hls/mandelbrot.cpp:34]   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_19 : Operation 100 [1/1] (0.00ns)   --->   "br label %.loopexit"

 <State 20> : 6.28ns
ST_20 : Operation 101 [5/6] (6.28ns)   --->   "%tmp_i = sitofp i32 %x_assign_cast2 to double" [mandelbrot-hls/mandelbrot.cpp:6->mandelbrot-hls/mandelbrot.cpp:34]   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

 <State 21> : 6.28ns
ST_21 : Operation 102 [4/6] (6.28ns)   --->   "%tmp_i = sitofp i32 %x_assign_cast2 to double" [mandelbrot-hls/mandelbrot.cpp:6->mandelbrot-hls/mandelbrot.cpp:34]   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

 <State 22> : 6.28ns
ST_22 : Operation 103 [3/6] (6.28ns)   --->   "%tmp_i = sitofp i32 %x_assign_cast2 to double" [mandelbrot-hls/mandelbrot.cpp:6->mandelbrot-hls/mandelbrot.cpp:34]   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

 <State 23> : 6.28ns
ST_23 : Operation 104 [2/6] (6.28ns)   --->   "%tmp_i = sitofp i32 %x_assign_cast2 to double" [mandelbrot-hls/mandelbrot.cpp:6->mandelbrot-hls/mandelbrot.cpp:34]   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

 <State 24> : 6.28ns
ST_24 : Operation 105 [1/6] (6.28ns)   --->   "%tmp_i = sitofp i32 %x_assign_cast2 to double" [mandelbrot-hls/mandelbrot.cpp:6->mandelbrot-hls/mandelbrot.cpp:34]   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

 <State 25> : 8.93ns
ST_25 : Operation 106 [6/6] (8.93ns)   --->   "%tmp_1_i = fmul double %tmp_i, 3.906250e-03" [mandelbrot-hls/mandelbrot.cpp:6->mandelbrot-hls/mandelbrot.cpp:34]   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

 <State 26> : 7.79ns
ST_26 : Operation 107 [5/6] (7.78ns)   --->   "%tmp_1_i = fmul double %tmp_i, 3.906250e-03" [mandelbrot-hls/mandelbrot.cpp:6->mandelbrot-hls/mandelbrot.cpp:34]   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

 <State 27> : 7.79ns
ST_27 : Operation 108 [4/6] (7.78ns)   --->   "%tmp_1_i = fmul double %tmp_i, 3.906250e-03" [mandelbrot-hls/mandelbrot.cpp:6->mandelbrot-hls/mandelbrot.cpp:34]   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

 <State 28> : 7.79ns
ST_28 : Operation 109 [3/6] (7.78ns)   --->   "%tmp_1_i = fmul double %tmp_i, 3.906250e-03" [mandelbrot-hls/mandelbrot.cpp:6->mandelbrot-hls/mandelbrot.cpp:34]   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

 <State 29> : 7.79ns
ST_29 : Operation 110 [2/6] (7.78ns)   --->   "%tmp_1_i = fmul double %tmp_i, 3.906250e-03" [mandelbrot-hls/mandelbrot.cpp:6->mandelbrot-hls/mandelbrot.cpp:34]   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

 <State 30> : 7.79ns
ST_30 : Operation 111 [1/6] (7.78ns)   --->   "%tmp_1_i = fmul double %tmp_i, 3.906250e-03" [mandelbrot-hls/mandelbrot.cpp:6->mandelbrot-hls/mandelbrot.cpp:34]   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

 <State 31> : 9.40ns
ST_31 : Operation 112 [5/5] (9.40ns)   --->   "%cr = fadd double %tmp_1_i, -2.500000e+00" [mandelbrot-hls/mandelbrot.cpp:6->mandelbrot-hls/mandelbrot.cpp:34]   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

 <State 32> : 8.23ns
ST_32 : Operation 113 [4/5] (8.23ns)   --->   "%cr = fadd double %tmp_1_i, -2.500000e+00" [mandelbrot-hls/mandelbrot.cpp:6->mandelbrot-hls/mandelbrot.cpp:34]   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

 <State 33> : 8.23ns
ST_33 : Operation 114 [3/5] (8.23ns)   --->   "%cr = fadd double %tmp_1_i, -2.500000e+00" [mandelbrot-hls/mandelbrot.cpp:6->mandelbrot-hls/mandelbrot.cpp:34]   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

 <State 34> : 8.23ns
ST_34 : Operation 115 [2/5] (8.23ns)   --->   "%cr = fadd double %tmp_1_i, -2.500000e+00" [mandelbrot-hls/mandelbrot.cpp:6->mandelbrot-hls/mandelbrot.cpp:34]   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

 <State 35> : 8.23ns
ST_35 : Operation 116 [1/5] (8.23ns)   --->   "%cr = fadd double %tmp_1_i, -2.500000e+00" [mandelbrot-hls/mandelbrot.cpp:6->mandelbrot-hls/mandelbrot.cpp:34]   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 117 [1/1] (1.76ns)   --->   "br label %2" [mandelbrot-hls/mandelbrot.cpp:18->mandelbrot-hls/mandelbrot.cpp:38]

 <State 36> : 8.93ns
ST_36 : Operation 118 [1/1] (0.00ns)   --->   "%n = phi i10 [ 0, %1 ], [ %i, %4 ]"
ST_36 : Operation 119 [1/1] (0.00ns)   --->   "%zr_i = phi double [ 0.000000e+00, %1 ], [ %temp, %4 ]"
ST_36 : Operation 120 [1/1] (0.00ns)   --->   "%zi_i = phi double [ 0.000000e+00, %1 ], [ %zi, %4 ]"
ST_36 : Operation 121 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i10.i32(i10 %n, i32 9)" [mandelbrot-hls/mandelbrot.cpp:18->mandelbrot-hls/mandelbrot.cpp:38]
ST_36 : Operation 122 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 512, i64 256) nounwind"
ST_36 : Operation 123 [1/1] (1.95ns)   --->   "%i = add i10 %n, 1" [mandelbrot-hls/mandelbrot.cpp:22->mandelbrot-hls/mandelbrot.cpp:38]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 124 [1/1] (0.00ns)   --->   "br i1 %tmp, label %findmandelbrot.exit, label %3" [mandelbrot-hls/mandelbrot.cpp:18->mandelbrot-hls/mandelbrot.cpp:38]
ST_36 : Operation 125 [6/6] (8.93ns)   --->   "%tmp_9_i = fmul double %zr_i, %zr_i" [mandelbrot-hls/mandelbrot.cpp:18->mandelbrot-hls/mandelbrot.cpp:38]   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 126 [6/6] (7.78ns)   --->   "%tmp_i_6 = fmul double %zi_i, %zi_i" [mandelbrot-hls/mandelbrot.cpp:18->mandelbrot-hls/mandelbrot.cpp:38]   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

 <State 37> : 7.79ns
ST_37 : Operation 127 [5/6] (7.78ns)   --->   "%tmp_9_i = fmul double %zr_i, %zr_i" [mandelbrot-hls/mandelbrot.cpp:18->mandelbrot-hls/mandelbrot.cpp:38]   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 128 [5/6] (7.78ns)   --->   "%tmp_i_6 = fmul double %zi_i, %zi_i" [mandelbrot-hls/mandelbrot.cpp:18->mandelbrot-hls/mandelbrot.cpp:38]   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

 <State 38> : 7.79ns
ST_38 : Operation 129 [4/6] (7.78ns)   --->   "%tmp_9_i = fmul double %zr_i, %zr_i" [mandelbrot-hls/mandelbrot.cpp:18->mandelbrot-hls/mandelbrot.cpp:38]   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 130 [4/6] (7.78ns)   --->   "%tmp_i_6 = fmul double %zi_i, %zi_i" [mandelbrot-hls/mandelbrot.cpp:18->mandelbrot-hls/mandelbrot.cpp:38]   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

 <State 39> : 7.79ns
ST_39 : Operation 131 [3/6] (7.78ns)   --->   "%tmp_9_i = fmul double %zr_i, %zr_i" [mandelbrot-hls/mandelbrot.cpp:18->mandelbrot-hls/mandelbrot.cpp:38]   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 132 [3/6] (7.78ns)   --->   "%tmp_i_6 = fmul double %zi_i, %zi_i" [mandelbrot-hls/mandelbrot.cpp:18->mandelbrot-hls/mandelbrot.cpp:38]   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

 <State 40> : 7.79ns
ST_40 : Operation 133 [2/6] (7.78ns)   --->   "%tmp_9_i = fmul double %zr_i, %zr_i" [mandelbrot-hls/mandelbrot.cpp:18->mandelbrot-hls/mandelbrot.cpp:38]   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 134 [2/6] (7.78ns)   --->   "%tmp_i_6 = fmul double %zi_i, %zi_i" [mandelbrot-hls/mandelbrot.cpp:18->mandelbrot-hls/mandelbrot.cpp:38]   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

 <State 41> : 7.79ns
ST_41 : Operation 135 [1/6] (7.78ns)   --->   "%tmp_9_i = fmul double %zr_i, %zr_i" [mandelbrot-hls/mandelbrot.cpp:18->mandelbrot-hls/mandelbrot.cpp:38]   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 136 [1/6] (7.78ns)   --->   "%tmp_i_6 = fmul double %zi_i, %zi_i" [mandelbrot-hls/mandelbrot.cpp:18->mandelbrot-hls/mandelbrot.cpp:38]   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

 <State 42> : 9.40ns
ST_42 : Operation 137 [5/5] (9.40ns)   --->   "%tmp_1_i4 = fadd double %tmp_9_i, %tmp_i_6" [mandelbrot-hls/mandelbrot.cpp:18->mandelbrot-hls/mandelbrot.cpp:38]   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

 <State 43> : 8.23ns
ST_43 : Operation 138 [4/5] (8.23ns)   --->   "%tmp_1_i4 = fadd double %tmp_9_i, %tmp_i_6" [mandelbrot-hls/mandelbrot.cpp:18->mandelbrot-hls/mandelbrot.cpp:38]   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

 <State 44> : 8.23ns
ST_44 : Operation 139 [3/5] (8.23ns)   --->   "%tmp_1_i4 = fadd double %tmp_9_i, %tmp_i_6" [mandelbrot-hls/mandelbrot.cpp:18->mandelbrot-hls/mandelbrot.cpp:38]   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

 <State 45> : 8.23ns
ST_45 : Operation 140 [2/5] (8.23ns)   --->   "%tmp_1_i4 = fadd double %tmp_9_i, %tmp_i_6" [mandelbrot-hls/mandelbrot.cpp:18->mandelbrot-hls/mandelbrot.cpp:38]   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

 <State 46> : 8.23ns
ST_46 : Operation 141 [1/5] (8.23ns)   --->   "%tmp_1_i4 = fadd double %tmp_9_i, %tmp_i_6" [mandelbrot-hls/mandelbrot.cpp:18->mandelbrot-hls/mandelbrot.cpp:38]   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

 <State 47> : 9.40ns
ST_47 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_1_i4_to_int = bitcast double %tmp_1_i4 to i64" [mandelbrot-hls/mandelbrot.cpp:18->mandelbrot-hls/mandelbrot.cpp:38]
ST_47 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_1 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %tmp_1_i4_to_int, i32 52, i32 62)" [mandelbrot-hls/mandelbrot.cpp:18->mandelbrot-hls/mandelbrot.cpp:38]
ST_47 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_2 = trunc i64 %tmp_1_i4_to_int to i52" [mandelbrot-hls/mandelbrot.cpp:18->mandelbrot-hls/mandelbrot.cpp:38]
ST_47 : Operation 145 [1/1] (1.88ns)   --->   "%notlhs = icmp ne i11 %tmp_1, -1" [mandelbrot-hls/mandelbrot.cpp:18->mandelbrot-hls/mandelbrot.cpp:38]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 146 [1/1] (2.89ns)   --->   "%notrhs = icmp eq i52 %tmp_2, 0" [mandelbrot-hls/mandelbrot.cpp:18->mandelbrot-hls/mandelbrot.cpp:38]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node tmp_5)   --->   "%tmp_3 = or i1 %notrhs, %notlhs" [mandelbrot-hls/mandelbrot.cpp:18->mandelbrot-hls/mandelbrot.cpp:38]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 148 [1/1] (6.82ns)   --->   "%tmp_4 = fcmp olt double %tmp_1_i4, 4.000000e+00" [mandelbrot-hls/mandelbrot.cpp:18->mandelbrot-hls/mandelbrot.cpp:38]   --->   Core 114 'DCmp' <Latency = 0> <II = 1> <Delay = 6.82> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 149 [1/1] (0.93ns) (out node of the LUT)   --->   "%tmp_5 = and i1 %tmp_3, %tmp_4" [mandelbrot-hls/mandelbrot.cpp:18->mandelbrot-hls/mandelbrot.cpp:38]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 150 [1/1] (0.00ns)   --->   "br i1 %tmp_5, label %4, label %findmandelbrot.exit" [mandelbrot-hls/mandelbrot.cpp:18->mandelbrot-hls/mandelbrot.cpp:38]
ST_47 : Operation 151 [5/5] (9.40ns)   --->   "%tmp_3_i6 = fsub double %tmp_9_i, %tmp_i_6" [mandelbrot-hls/mandelbrot.cpp:19->mandelbrot-hls/mandelbrot.cpp:38]   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 152 [6/6] (8.93ns)   --->   "%tmp_4_i7 = fmul double %zr_i, 2.000000e+00" [mandelbrot-hls/mandelbrot.cpp:20->mandelbrot-hls/mandelbrot.cpp:38]   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_7 = trunc i10 %n to i8" [mandelbrot-hls/mandelbrot.cpp:18->mandelbrot-hls/mandelbrot.cpp:38]
ST_47 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_6_cast = zext i8 %tmp_7 to i32" [mandelbrot-hls/mandelbrot.cpp:41]
ST_47 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_6 = call i20 @_ssdm_op_BitConcatenate.i20.i11.i9(i11 %x_assign, i9 0)" [mandelbrot-hls/mandelbrot.cpp:32]
ST_47 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_7_cast = zext i20 %tmp_6 to i21" [mandelbrot-hls/mandelbrot.cpp:41]
ST_47 : Operation 157 [1/1] (2.19ns)   --->   "%tmp_8 = add i21 %tmp_7_cast, %tmp_cast" [mandelbrot-hls/mandelbrot.cpp:41]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_8_cast = zext i21 %tmp_8 to i64" [mandelbrot-hls/mandelbrot.cpp:41]
ST_47 : Operation 159 [1/1] (0.00ns)   --->   "%res_addr = getelementptr [524288 x i32]* %res, i64 0, i64 %tmp_8_cast" [mandelbrot-hls/mandelbrot.cpp:41]
ST_47 : Operation 160 [1/1] (3.25ns)   --->   "store i32 %tmp_6_cast, i32* %res_addr, align 4" [mandelbrot-hls/mandelbrot.cpp:41]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 524288> <RAM>
ST_47 : Operation 161 [1/1] (0.00ns)   --->   "br label %.preheader" [mandelbrot-hls/mandelbrot.cpp:32]

 <State 48> : 8.23ns
ST_48 : Operation 162 [4/5] (8.23ns)   --->   "%tmp_3_i6 = fsub double %tmp_9_i, %tmp_i_6" [mandelbrot-hls/mandelbrot.cpp:19->mandelbrot-hls/mandelbrot.cpp:38]   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 163 [5/6] (7.78ns)   --->   "%tmp_4_i7 = fmul double %zr_i, 2.000000e+00" [mandelbrot-hls/mandelbrot.cpp:20->mandelbrot-hls/mandelbrot.cpp:38]   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

 <State 49> : 8.23ns
ST_49 : Operation 164 [3/5] (8.23ns)   --->   "%tmp_3_i6 = fsub double %tmp_9_i, %tmp_i_6" [mandelbrot-hls/mandelbrot.cpp:19->mandelbrot-hls/mandelbrot.cpp:38]   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 165 [4/6] (7.78ns)   --->   "%tmp_4_i7 = fmul double %zr_i, 2.000000e+00" [mandelbrot-hls/mandelbrot.cpp:20->mandelbrot-hls/mandelbrot.cpp:38]   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

 <State 50> : 8.23ns
ST_50 : Operation 166 [2/5] (8.23ns)   --->   "%tmp_3_i6 = fsub double %tmp_9_i, %tmp_i_6" [mandelbrot-hls/mandelbrot.cpp:19->mandelbrot-hls/mandelbrot.cpp:38]   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 167 [3/6] (7.78ns)   --->   "%tmp_4_i7 = fmul double %zr_i, 2.000000e+00" [mandelbrot-hls/mandelbrot.cpp:20->mandelbrot-hls/mandelbrot.cpp:38]   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

 <State 51> : 8.23ns
ST_51 : Operation 168 [1/5] (8.23ns)   --->   "%tmp_3_i6 = fsub double %tmp_9_i, %tmp_i_6" [mandelbrot-hls/mandelbrot.cpp:19->mandelbrot-hls/mandelbrot.cpp:38]   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 169 [2/6] (7.78ns)   --->   "%tmp_4_i7 = fmul double %zr_i, 2.000000e+00" [mandelbrot-hls/mandelbrot.cpp:20->mandelbrot-hls/mandelbrot.cpp:38]   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

 <State 52> : 9.40ns
ST_52 : Operation 170 [5/5] (9.40ns)   --->   "%temp = fadd double %tmp_3_i6, %cr" [mandelbrot-hls/mandelbrot.cpp:19->mandelbrot-hls/mandelbrot.cpp:38]   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 171 [1/6] (7.78ns)   --->   "%tmp_4_i7 = fmul double %zr_i, 2.000000e+00" [mandelbrot-hls/mandelbrot.cpp:20->mandelbrot-hls/mandelbrot.cpp:38]   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

 <State 53> : 8.93ns
ST_53 : Operation 172 [4/5] (8.23ns)   --->   "%temp = fadd double %tmp_3_i6, %cr" [mandelbrot-hls/mandelbrot.cpp:19->mandelbrot-hls/mandelbrot.cpp:38]   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 173 [6/6] (8.93ns)   --->   "%tmp_5_i = fmul double %tmp_4_i7, %zi_i" [mandelbrot-hls/mandelbrot.cpp:20->mandelbrot-hls/mandelbrot.cpp:38]   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

 <State 54> : 8.23ns
ST_54 : Operation 174 [3/5] (8.23ns)   --->   "%temp = fadd double %tmp_3_i6, %cr" [mandelbrot-hls/mandelbrot.cpp:19->mandelbrot-hls/mandelbrot.cpp:38]   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 175 [5/6] (7.78ns)   --->   "%tmp_5_i = fmul double %tmp_4_i7, %zi_i" [mandelbrot-hls/mandelbrot.cpp:20->mandelbrot-hls/mandelbrot.cpp:38]   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

 <State 55> : 8.23ns
ST_55 : Operation 176 [2/5] (8.23ns)   --->   "%temp = fadd double %tmp_3_i6, %cr" [mandelbrot-hls/mandelbrot.cpp:19->mandelbrot-hls/mandelbrot.cpp:38]   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 177 [4/6] (7.78ns)   --->   "%tmp_5_i = fmul double %tmp_4_i7, %zi_i" [mandelbrot-hls/mandelbrot.cpp:20->mandelbrot-hls/mandelbrot.cpp:38]   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

 <State 56> : 8.23ns
ST_56 : Operation 178 [1/5] (8.23ns)   --->   "%temp = fadd double %tmp_3_i6, %cr" [mandelbrot-hls/mandelbrot.cpp:19->mandelbrot-hls/mandelbrot.cpp:38]   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 179 [3/6] (7.78ns)   --->   "%tmp_5_i = fmul double %tmp_4_i7, %zi_i" [mandelbrot-hls/mandelbrot.cpp:20->mandelbrot-hls/mandelbrot.cpp:38]   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

 <State 57> : 7.79ns
ST_57 : Operation 180 [2/6] (7.78ns)   --->   "%tmp_5_i = fmul double %tmp_4_i7, %zi_i" [mandelbrot-hls/mandelbrot.cpp:20->mandelbrot-hls/mandelbrot.cpp:38]   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

 <State 58> : 7.79ns
ST_58 : Operation 181 [1/6] (7.78ns)   --->   "%tmp_5_i = fmul double %tmp_4_i7, %zi_i" [mandelbrot-hls/mandelbrot.cpp:20->mandelbrot-hls/mandelbrot.cpp:38]   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

 <State 59> : 9.40ns
ST_59 : Operation 182 [5/5] (9.40ns)   --->   "%zi = fadd double %tmp_5_i, %ci" [mandelbrot-hls/mandelbrot.cpp:20->mandelbrot-hls/mandelbrot.cpp:38]   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

 <State 60> : 8.23ns
ST_60 : Operation 183 [4/5] (8.23ns)   --->   "%zi = fadd double %tmp_5_i, %ci" [mandelbrot-hls/mandelbrot.cpp:20->mandelbrot-hls/mandelbrot.cpp:38]   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

 <State 61> : 8.23ns
ST_61 : Operation 184 [3/5] (8.23ns)   --->   "%zi = fadd double %tmp_5_i, %ci" [mandelbrot-hls/mandelbrot.cpp:20->mandelbrot-hls/mandelbrot.cpp:38]   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

 <State 62> : 8.23ns
ST_62 : Operation 185 [2/5] (8.23ns)   --->   "%zi = fadd double %tmp_5_i, %ci" [mandelbrot-hls/mandelbrot.cpp:20->mandelbrot-hls/mandelbrot.cpp:38]   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

 <State 63> : 8.23ns
ST_63 : Operation 186 [1/5] (8.23ns)   --->   "%zi = fadd double %tmp_5_i, %ci" [mandelbrot-hls/mandelbrot.cpp:20->mandelbrot-hls/mandelbrot.cpp:38]   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 187 [1/1] (0.00ns)   --->   "br label %2" [mandelbrot-hls/mandelbrot.cpp:23->mandelbrot-hls/mandelbrot.cpp:38]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ res]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_64     (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000000000]
StgValue_65     (spectopmodule    ) [ 0000000000000000000000000000000000000000000000000000000000000000]
StgValue_66     (br               ) [ 0111111111111111111111111111111111111111111111111111111111111111]
y_assign        (phi              ) [ 0011111111111111111000000000000000000000000000000000000000000000]
y_assign_cast3  (zext             ) [ 0001111100000000000000000000000000000000000000000000000000000000]
exitcond1       (icmp             ) [ 0011111111111111111111111111111111111111111111111111111111111111]
empty           (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000]
y               (add              ) [ 0111111111111111111111111111111111111111111111111111111111111111]
StgValue_72     (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000]
StgValue_74     (ret              ) [ 0000000000000000000000000000000000000000000000000000000000000000]
tmp_i2          (sitodp           ) [ 0000000011111100000000000000000000000000000000000000000000000000]
tmp_3_i         (dmul             ) [ 0000000000000011111000000000000000000000000000000000000000000000]
tmp_cast        (zext             ) [ 0000000000000000000111111111111111111111111111111111111111111111]
ci              (dadd             ) [ 0000000000000000000111111111111111111111111111111111111111111111]
StgValue_92     (br               ) [ 0011111111111111111111111111111111111111111111111111111111111111]
x_assign        (phi              ) [ 0000000000000000000111111111111111111111111111111111111111111111]
x_assign_cast2  (zext             ) [ 0000000000000000000011111000000000000000000000000000000000000000]
exitcond        (icmp             ) [ 0011111111111111111111111111111111111111111111111111111111111111]
empty_4         (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000]
x               (add              ) [ 0011111111111111111111111111111111111111111111111111111111111111]
StgValue_98     (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000]
StgValue_100    (br               ) [ 0111111111111111111111111111111111111111111111111111111111111111]
tmp_i           (sitodp           ) [ 0000000000000000000000000111111000000000000000000000000000000000]
tmp_1_i         (dmul             ) [ 0000000000000000000000000000000111110000000000000000000000000000]
cr              (dadd             ) [ 0000000000000000000000000000000000001111111111111111111111111111]
StgValue_117    (br               ) [ 0011111111111111111111111111111111111111111111111111111111111111]
n               (phi              ) [ 0000000000000000000000000000000000001111111111110000000000000000]
zr_i            (phi              ) [ 0000000000000000000000000000000000001111111111111111100000000000]
zi_i            (phi              ) [ 0000000000000000000000000000000000001111111111111111111111100000]
tmp             (bitselect        ) [ 0011111111111111111111111111111111111111111111111111111111111111]
empty_5         (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000]
i               (add              ) [ 0011111111111111111111111111111111111111111111111111111111111111]
StgValue_124    (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000]
tmp_9_i         (dmul             ) [ 0011111111111111111111111111111111111000001111111111111111111111]
tmp_i_6         (dmul             ) [ 0011111111111111111111111111111111111000001111111111111111111111]
tmp_1_i4        (dadd             ) [ 0011111111111111111111111111111111111000000000011111111111111111]
tmp_1_i4_to_int (bitcast          ) [ 0000000000000000000000000000000000000000000000000000000000000000]
tmp_1           (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000]
tmp_2           (trunc            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
notlhs          (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
notrhs          (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
tmp_3           (or               ) [ 0000000000000000000000000000000000000000000000000000000000000000]
tmp_4           (dcmp             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
tmp_5           (and              ) [ 0011111111111111111111111111111111111111111111111111111111111111]
StgValue_150    (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000]
tmp_7           (trunc            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
tmp_6_cast      (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
tmp_6           (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000]
tmp_7_cast      (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
tmp_8           (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000]
tmp_8_cast      (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
res_addr        (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000]
StgValue_160    (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
StgValue_161    (br               ) [ 0011111111111111111111111111111111111111111111111111111111111111]
tmp_3_i6        (dsub             ) [ 0000000000000000000000000000000000000000000000000000111110000000]
tmp_4_i7        (dmul             ) [ 0000000000000000000000000000000000000000000000000000011111100000]
temp            (dadd             ) [ 0011111111111111111111111111111111111111111111110000000001111111]
tmp_5_i         (dmul             ) [ 0000000000000000000000000000000000000000000000000000000000011111]
zi              (dadd             ) [ 0011111111111111111111111111111111111111111111111111111111111111]
StgValue_187    (br               ) [ 0011111111111111111111111111111111111111111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="res">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mandlebrot_main_str"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i10.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i20.i11.i9"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="res_addr_gep_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="0" index="1" bw="1" slack="0"/>
<pin id="65" dir="0" index="2" bw="21" slack="0"/>
<pin id="66" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_addr/47 "/>
</bind>
</comp>

<comp id="69" class="1004" name="StgValue_160_access_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="19" slack="0"/>
<pin id="71" dir="0" index="1" bw="32" slack="0"/>
<pin id="72" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_160/47 "/>
</bind>
</comp>

<comp id="74" class="1005" name="y_assign_reg_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="10" slack="1"/>
<pin id="76" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="y_assign (phireg) "/>
</bind>
</comp>

<comp id="78" class="1004" name="y_assign_phi_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="1"/>
<pin id="80" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="81" dir="0" index="2" bw="10" slack="0"/>
<pin id="82" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="83" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y_assign/2 "/>
</bind>
</comp>

<comp id="86" class="1005" name="x_assign_reg_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="11" slack="1"/>
<pin id="88" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="x_assign (phireg) "/>
</bind>
</comp>

<comp id="90" class="1004" name="x_assign_phi_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="11" slack="0"/>
<pin id="92" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="93" dir="0" index="2" bw="1" slack="1"/>
<pin id="94" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="95" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x_assign/19 "/>
</bind>
</comp>

<comp id="98" class="1005" name="n_reg_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="10" slack="1"/>
<pin id="100" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="n (phireg) "/>
</bind>
</comp>

<comp id="102" class="1004" name="n_phi_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="1"/>
<pin id="104" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="105" dir="0" index="2" bw="10" slack="0"/>
<pin id="106" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="107" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="n/36 "/>
</bind>
</comp>

<comp id="110" class="1005" name="zr_i_reg_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="64" slack="1"/>
<pin id="112" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zr_i (phireg) "/>
</bind>
</comp>

<comp id="114" class="1004" name="zr_i_phi_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="64" slack="1"/>
<pin id="116" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="117" dir="0" index="2" bw="64" slack="1"/>
<pin id="118" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="119" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="zr_i/36 "/>
</bind>
</comp>

<comp id="122" class="1005" name="zi_i_reg_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="64" slack="1"/>
<pin id="124" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zi_i (phireg) "/>
</bind>
</comp>

<comp id="126" class="1004" name="zi_i_phi_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="64" slack="1"/>
<pin id="128" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="129" dir="0" index="2" bw="64" slack="1"/>
<pin id="130" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="131" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="zi_i/36 "/>
</bind>
</comp>

<comp id="134" class="1004" name="grp_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="64" slack="1"/>
<pin id="136" dir="0" index="1" bw="64" slack="0"/>
<pin id="137" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) dsub(509) " fcode="dadd"/>
<opset="ci/14 cr/31 tmp_1_i4/42 tmp_3_i6/47 temp/52 zi/59 "/>
</bind>
</comp>

<comp id="140" class="1004" name="grp_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="64" slack="0"/>
<pin id="142" dir="0" index="1" bw="64" slack="0"/>
<pin id="143" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="tmp_3_i/8 tmp_1_i/25 tmp_9_i/36 tmp_4_i7/47 tmp_5_i/53 "/>
</bind>
</comp>

<comp id="147" class="1004" name="grp_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="64" slack="0"/>
<pin id="149" dir="0" index="1" bw="64" slack="0"/>
<pin id="150" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="tmp_i_6/36 "/>
</bind>
</comp>

<comp id="156" class="1004" name="tmp_4_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="64" slack="1"/>
<pin id="158" dir="0" index="1" bw="64" slack="0"/>
<pin id="159" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp_4/47 "/>
</bind>
</comp>

<comp id="161" class="1004" name="grp_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="11" slack="0"/>
<pin id="163" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sitodp(517) " fcode="sitodp"/>
<opset="tmp_i2/2 tmp_i/19 "/>
</bind>
</comp>

<comp id="164" class="1005" name="reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="64" slack="1"/>
<pin id="166" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i2 tmp_i "/>
</bind>
</comp>

<comp id="169" class="1005" name="reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="64" slack="1"/>
<pin id="171" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_i tmp_1_i tmp_4_i7 tmp_5_i "/>
</bind>
</comp>

<comp id="175" class="1005" name="reg_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="64" slack="1"/>
<pin id="177" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_i6 temp "/>
</bind>
</comp>

<comp id="181" class="1004" name="y_assign_cast3_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="10" slack="0"/>
<pin id="183" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="y_assign_cast3/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="exitcond1_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="10" slack="0"/>
<pin id="188" dir="0" index="1" bw="10" slack="0"/>
<pin id="189" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="y_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="10" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="tmp_cast_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="10" slack="16"/>
<pin id="200" dir="1" index="1" bw="21" slack="29"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/18 "/>
</bind>
</comp>

<comp id="202" class="1004" name="x_assign_cast2_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="11" slack="0"/>
<pin id="204" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="x_assign_cast2/19 "/>
</bind>
</comp>

<comp id="207" class="1004" name="exitcond_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="11" slack="0"/>
<pin id="209" dir="0" index="1" bw="11" slack="0"/>
<pin id="210" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/19 "/>
</bind>
</comp>

<comp id="213" class="1004" name="x_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="11" slack="0"/>
<pin id="215" dir="0" index="1" bw="1" slack="0"/>
<pin id="216" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x/19 "/>
</bind>
</comp>

<comp id="219" class="1004" name="tmp_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="0"/>
<pin id="221" dir="0" index="1" bw="10" slack="0"/>
<pin id="222" dir="0" index="2" bw="5" slack="0"/>
<pin id="223" dir="1" index="3" bw="1" slack="11"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/36 "/>
</bind>
</comp>

<comp id="227" class="1004" name="i_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="10" slack="0"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/36 "/>
</bind>
</comp>

<comp id="233" class="1004" name="tmp_1_i4_to_int_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="64" slack="1"/>
<pin id="235" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_1_i4_to_int/47 "/>
</bind>
</comp>

<comp id="236" class="1004" name="tmp_1_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="11" slack="0"/>
<pin id="238" dir="0" index="1" bw="64" slack="0"/>
<pin id="239" dir="0" index="2" bw="7" slack="0"/>
<pin id="240" dir="0" index="3" bw="7" slack="0"/>
<pin id="241" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/47 "/>
</bind>
</comp>

<comp id="246" class="1004" name="tmp_2_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="64" slack="0"/>
<pin id="248" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_2/47 "/>
</bind>
</comp>

<comp id="250" class="1004" name="notlhs_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="11" slack="0"/>
<pin id="252" dir="0" index="1" bw="11" slack="0"/>
<pin id="253" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs/47 "/>
</bind>
</comp>

<comp id="256" class="1004" name="notrhs_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="52" slack="0"/>
<pin id="258" dir="0" index="1" bw="52" slack="0"/>
<pin id="259" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs/47 "/>
</bind>
</comp>

<comp id="262" class="1004" name="tmp_3_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="0"/>
<pin id="264" dir="0" index="1" bw="1" slack="0"/>
<pin id="265" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_3/47 "/>
</bind>
</comp>

<comp id="268" class="1004" name="tmp_5_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="0"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_5/47 "/>
</bind>
</comp>

<comp id="274" class="1004" name="tmp_7_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="10" slack="11"/>
<pin id="276" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_7/47 "/>
</bind>
</comp>

<comp id="278" class="1004" name="tmp_6_cast_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="8" slack="0"/>
<pin id="280" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6_cast/47 "/>
</bind>
</comp>

<comp id="283" class="1004" name="tmp_6_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="20" slack="0"/>
<pin id="285" dir="0" index="1" bw="11" slack="28"/>
<pin id="286" dir="0" index="2" bw="1" slack="0"/>
<pin id="287" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/47 "/>
</bind>
</comp>

<comp id="291" class="1004" name="tmp_7_cast_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="20" slack="0"/>
<pin id="293" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7_cast/47 "/>
</bind>
</comp>

<comp id="295" class="1004" name="tmp_8_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="20" slack="0"/>
<pin id="297" dir="0" index="1" bw="10" slack="29"/>
<pin id="298" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_8/47 "/>
</bind>
</comp>

<comp id="300" class="1004" name="tmp_8_cast_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="21" slack="0"/>
<pin id="302" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_cast/47 "/>
</bind>
</comp>

<comp id="305" class="1005" name="y_assign_cast3_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="32" slack="1"/>
<pin id="307" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="y_assign_cast3 "/>
</bind>
</comp>

<comp id="313" class="1005" name="y_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="10" slack="0"/>
<pin id="315" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="y "/>
</bind>
</comp>

<comp id="318" class="1005" name="tmp_cast_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="21" slack="29"/>
<pin id="320" dir="1" index="1" bw="21" slack="29"/>
</pin_list>
<bind>
<opset="tmp_cast "/>
</bind>
</comp>

<comp id="323" class="1005" name="ci_reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="64" slack="41"/>
<pin id="325" dir="1" index="1" bw="64" slack="41"/>
</pin_list>
<bind>
<opset="ci "/>
</bind>
</comp>

<comp id="328" class="1005" name="x_assign_cast2_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="32" slack="1"/>
<pin id="330" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_assign_cast2 "/>
</bind>
</comp>

<comp id="336" class="1005" name="x_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="11" slack="0"/>
<pin id="338" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="341" class="1005" name="cr_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="64" slack="17"/>
<pin id="343" dir="1" index="1" bw="64" slack="17"/>
</pin_list>
<bind>
<opset="cr "/>
</bind>
</comp>

<comp id="346" class="1005" name="tmp_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="1" slack="11"/>
<pin id="348" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="350" class="1005" name="i_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="10" slack="0"/>
<pin id="352" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="355" class="1005" name="tmp_9_i_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="64" slack="1"/>
<pin id="357" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9_i "/>
</bind>
</comp>

<comp id="360" class="1005" name="tmp_i_6_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="64" slack="1"/>
<pin id="362" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_6 "/>
</bind>
</comp>

<comp id="365" class="1005" name="tmp_1_i4_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="64" slack="1"/>
<pin id="367" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_i4 "/>
</bind>
</comp>

<comp id="374" class="1005" name="zi_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="64" slack="1"/>
<pin id="376" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zi "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="67"><net_src comp="0" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="60" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="73"><net_src comp="62" pin="3"/><net_sink comp="69" pin=0"/></net>

<net id="77"><net_src comp="8" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="84"><net_src comp="74" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="78" pin="4"/><net_sink comp="74" pin=0"/></net>

<net id="89"><net_src comp="22" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="96"><net_src comp="86" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="97"><net_src comp="90" pin="4"/><net_sink comp="86" pin=0"/></net>

<net id="101"><net_src comp="8" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="108"><net_src comp="98" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="102" pin="4"/><net_sink comp="98" pin=0"/></net>

<net id="113"><net_src comp="32" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="120"><net_src comp="110" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="114" pin="4"/><net_sink comp="110" pin=0"/></net>

<net id="125"><net_src comp="32" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="132"><net_src comp="122" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="126" pin="4"/><net_sink comp="122" pin=0"/></net>

<net id="138"><net_src comp="20" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="139"><net_src comp="30" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="18" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="145"><net_src comp="114" pin="4"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="114" pin="4"/><net_sink comp="140" pin=1"/></net>

<net id="151"><net_src comp="126" pin="4"/><net_sink comp="147" pin=0"/></net>

<net id="152"><net_src comp="126" pin="4"/><net_sink comp="147" pin=1"/></net>

<net id="153"><net_src comp="110" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="154"><net_src comp="54" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="155"><net_src comp="122" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="160"><net_src comp="52" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="167"><net_src comp="161" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="168"><net_src comp="164" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="172"><net_src comp="140" pin="2"/><net_sink comp="169" pin=0"/></net>

<net id="173"><net_src comp="169" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="174"><net_src comp="169" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="178"><net_src comp="134" pin="2"/><net_sink comp="175" pin=0"/></net>

<net id="179"><net_src comp="175" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="180"><net_src comp="175" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="184"><net_src comp="78" pin="4"/><net_sink comp="181" pin=0"/></net>

<net id="185"><net_src comp="181" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="190"><net_src comp="78" pin="4"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="10" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="78" pin="4"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="16" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="201"><net_src comp="74" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="90" pin="4"/><net_sink comp="202" pin=0"/></net>

<net id="206"><net_src comp="202" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="211"><net_src comp="90" pin="4"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="24" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="217"><net_src comp="90" pin="4"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="28" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="224"><net_src comp="34" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="225"><net_src comp="102" pin="4"/><net_sink comp="219" pin=1"/></net>

<net id="226"><net_src comp="36" pin="0"/><net_sink comp="219" pin=2"/></net>

<net id="231"><net_src comp="102" pin="4"/><net_sink comp="227" pin=0"/></net>

<net id="232"><net_src comp="16" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="242"><net_src comp="42" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="243"><net_src comp="233" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="244"><net_src comp="44" pin="0"/><net_sink comp="236" pin=2"/></net>

<net id="245"><net_src comp="46" pin="0"/><net_sink comp="236" pin=3"/></net>

<net id="249"><net_src comp="233" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="254"><net_src comp="236" pin="4"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="48" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="260"><net_src comp="246" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="50" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="266"><net_src comp="256" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="250" pin="2"/><net_sink comp="262" pin=1"/></net>

<net id="272"><net_src comp="262" pin="2"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="156" pin="2"/><net_sink comp="268" pin=1"/></net>

<net id="277"><net_src comp="98" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="281"><net_src comp="274" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="69" pin=1"/></net>

<net id="288"><net_src comp="56" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="289"><net_src comp="86" pin="1"/><net_sink comp="283" pin=1"/></net>

<net id="290"><net_src comp="58" pin="0"/><net_sink comp="283" pin=2"/></net>

<net id="294"><net_src comp="283" pin="3"/><net_sink comp="291" pin=0"/></net>

<net id="299"><net_src comp="291" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="303"><net_src comp="295" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="308"><net_src comp="181" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="316"><net_src comp="192" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="321"><net_src comp="198" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="326"><net_src comp="134" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="331"><net_src comp="202" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="339"><net_src comp="213" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="344"><net_src comp="134" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="349"><net_src comp="219" pin="3"/><net_sink comp="346" pin=0"/></net>

<net id="353"><net_src comp="227" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="358"><net_src comp="140" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="363"><net_src comp="147" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="368"><net_src comp="134" pin="2"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="370"><net_src comp="365" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="377"><net_src comp="134" pin="2"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="126" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res | {47 }
 - Input state : 
  - Chain level:
	State 1
	State 2
		y_assign_cast3 : 1
		exitcond1 : 1
		y : 1
		StgValue_72 : 2
		tmp_i2 : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
		x_assign_cast2 : 1
		exitcond : 1
		x : 1
		StgValue_98 : 2
		tmp_i : 2
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
		tmp : 1
		i : 1
		StgValue_124 : 2
		tmp_9_i : 1
		tmp_i_6 : 1
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
		tmp_1 : 1
		tmp_2 : 1
		notlhs : 2
		notrhs : 2
		tmp_3 : 3
		tmp_5 : 3
		StgValue_150 : 3
		tmp_6_cast : 1
		tmp_7_cast : 1
		tmp_8 : 2
		tmp_8_cast : 3
		res_addr : 4
		StgValue_160 : 5
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|   dmul   |       grp_fu_140      |    11   |   317   |   578   |
|          |       grp_fu_147      |    11   |   317   |   578   |
|----------|-----------------------|---------|---------|---------|
|   dadd   |       grp_fu_134      |    3    |   445   |   1149  |
|----------|-----------------------|---------|---------|---------|
|  sitodp  |       grp_fu_161      |    0    |   412   |   645   |
|----------|-----------------------|---------|---------|---------|
|   dcmp   |      tmp_4_fu_156     |    0    |   130   |   469   |
|----------|-----------------------|---------|---------|---------|
|          |        y_fu_192       |    0    |    0    |    17   |
|    add   |        x_fu_213       |    0    |    0    |    18   |
|          |        i_fu_227       |    0    |    0    |    17   |
|          |      tmp_8_fu_295     |    0    |    0    |    27   |
|----------|-----------------------|---------|---------|---------|
|          |    exitcond1_fu_186   |    0    |    0    |    13   |
|   icmp   |    exitcond_fu_207    |    0    |    0    |    13   |
|          |     notlhs_fu_250     |    0    |    0    |    13   |
|          |     notrhs_fu_256     |    0    |    0    |    29   |
|----------|-----------------------|---------|---------|---------|
|    or    |      tmp_3_fu_262     |    0    |    0    |    8    |
|----------|-----------------------|---------|---------|---------|
|    and   |      tmp_5_fu_268     |    0    |    0    |    8    |
|----------|-----------------------|---------|---------|---------|
|          | y_assign_cast3_fu_181 |    0    |    0    |    0    |
|          |    tmp_cast_fu_198    |    0    |    0    |    0    |
|   zext   | x_assign_cast2_fu_202 |    0    |    0    |    0    |
|          |   tmp_6_cast_fu_278   |    0    |    0    |    0    |
|          |   tmp_7_cast_fu_291   |    0    |    0    |    0    |
|          |   tmp_8_cast_fu_300   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
| bitselect|       tmp_fu_219      |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|partselect|      tmp_1_fu_236     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   trunc  |      tmp_2_fu_246     |    0    |    0    |    0    |
|          |      tmp_7_fu_274     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|bitconcatenate|      tmp_6_fu_283     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    25   |   1621  |   3582  |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|      ci_reg_323      |   64   |
|      cr_reg_341      |   64   |
|       i_reg_350      |   10   |
|       n_reg_98       |   10   |
|        reg_164       |   64   |
|        reg_169       |   64   |
|        reg_175       |   64   |
|   tmp_1_i4_reg_365   |   64   |
|    tmp_9_i_reg_355   |   64   |
|   tmp_cast_reg_318   |   21   |
|    tmp_i_6_reg_360   |   64   |
|      tmp_reg_346     |    1   |
|x_assign_cast2_reg_328|   32   |
|    x_assign_reg_86   |   11   |
|       x_reg_336      |   11   |
|y_assign_cast3_reg_305|   32   |
|    y_assign_reg_74   |   10   |
|       y_reg_313      |   10   |
|     zi_i_reg_122     |   64   |
|      zi_reg_374      |   64   |
|     zr_i_reg_110     |   64   |
+----------------------+--------+
|         Total        |   852  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| y_assign_reg_74 |  p0  |   2  |  10  |   20   ||    9    |
| x_assign_reg_86 |  p0  |   2  |  11  |   22   ||    9    |
|     n_reg_98    |  p0  |   2  |  10  |   20   ||    9    |
|   zr_i_reg_110  |  p0  |   2  |  64  |   128  ||    9    |
|   zi_i_reg_122  |  p0  |   2  |  64  |   128  ||    9    |
|    grp_fu_134   |  p0  |   3  |  64  |   192  ||    15   |
|    grp_fu_134   |  p1  |   5  |  64  |   320  ||    21   |
|    grp_fu_140   |  p0  |   4  |  64  |   256  ||    21   |
|    grp_fu_140   |  p1  |   4  |  64  |   256  ||    15   |
|    grp_fu_161   |  p0  |   4  |  11  |   44   ||    21   |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |  1386  || 18.1475 ||   138   |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   25   |    -   |  1621  |  3582  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   18   |    -   |   138  |
|  Register |    -   |    -   |   852  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   25   |   18   |  2473  |  3720  |
+-----------+--------+--------+--------+--------+
