verilog xil_defaultlib --include "../../../../audio-effect-box.srcs/sources_1/bd/audio_processing/ipshared/85a3" --include "../../../../audio-effect-box.srcs/sources_1/bd/audio_processing/ipshared/ec67/hdl" --include "../../../../audio-effect-box.srcs/sources_1/bd/audio_processing/ipshared/70cf/hdl" --include "../../../../audio-effect-box.srcs/sources_1/bd/audio_processing/ip/audio_processing_processing_system7_0_0" \
"../../../bd/audio_processing/ipshared/8b94/hdl/adau1761_controller_v1_0_S00_AXI.v" \
"../../../bd/audio_processing/ipshared/8b94/hdl/adau1761_spi.v" \
"../../../bd/audio_processing/ipshared/8b94/hdl/adau1761_controller_v1_0.v" \
"../../../bd/audio_processing/ip/audio_processing_adau1761_controller_0_0/sim/audio_processing_adau1761_controller_0_0.v" \
"../../../bd/audio_processing/ip/audio_processing_clk_wiz_0_0/audio_processing_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/audio_processing/ip/audio_processing_clk_wiz_0_0/audio_processing_clk_wiz_0_0.v" \
"../../../bd/audio_processing/ip/audio_processing_i2s_receiver_0_0/audio_processing_i2s_receiver_0_0_sim_netlist.v" \
"../../../bd/audio_processing/ip/audio_processing_i2s_transmitter_0_0/audio_processing_i2s_transmitter_0_0_sim_netlist.v" \
"../../../bd/audio_processing/ip/audio_processing_processing_system7_0_0/sim/audio_processing_processing_system7_0_0.v" \
"../../../bd/audio_processing/ip/audio_processing_sample_scaler_0_0/sim/audio_processing_sample_scaler_0_0.v" \
"../../../bd/audio_processing/sim/audio_processing.v" \
"../../../bd/audio_processing/ip/audio_processing_stereo_to_mono_0_0/sim/audio_processing_stereo_to_mono_0_0.v" \
"../../../bd/audio_processing/ip/audio_processing_auto_pc_0/sim/audio_processing_auto_pc_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
