ARM GAS  C:\Users\Andre\AppData\Local\Temp\cc73gqSp.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.Error_Handler,"ax",%progbits
  18              		.align	1
  19              		.global	Error_Handler
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  24              	Error_Handler:
  25              	.LFB67:
  26              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2024 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** #include "spi.h"
  22:Core/Src/main.c **** #include "tim.h"
  23:Core/Src/main.c **** #include "usart.h"
  24:Core/Src/main.c **** #include "gpio.h"
  25:Core/Src/main.c **** 
  26:Core/Src/main.c **** #include "math.h"
  27:Core/Src/main.c **** 
  28:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  29:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  30:Core/Src/main.c **** #include "mb.h"
  31:Core/Src/main.c **** #include "mbport.h"
  32:Core/Src/main.c **** #include "user_mb_app.h"
ARM GAS  C:\Users\Andre\AppData\Local\Temp\cc73gqSp.s 			page 2


  33:Core/Src/main.c **** 
  34:Core/Src/main.c **** #include "math.h"
  35:Core/Src/main.c **** #include "AD7793.h"
  36:Core/Src/main.c **** /* USER CODE END Includes */
  37:Core/Src/main.c **** 
  38:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  39:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  40:Core/Src/main.c **** uint8_t dataTo[2] = {20, 80};
  41:Core/Src/main.c **** 
  42:Core/Src/main.c **** unsigned long conv;
  43:Core/Src/main.c **** float temp, tempChip; 
  44:Core/Src/main.c **** 
  45:Core/Src/main.c **** float GAIN = 1;                                           /* Gain of the AD7793 unternal instrument
  46:Core/Src/main.c **** float V;                                              /* The voltage read on the analog input chann
  47:Core/Src/main.c **** float RRTD;                                           /* The measured resistance of the RTD */ 
  48:Core/Src/main.c **** float temp, tempChip;                                 /* The temperature read on the analog input c
  49:Core/Src/main.c **** const float RREF = 2000.0;                            /* The reference resistor: here, 2.0 Kohm, 0.
  50:Core/Src/main.c **** const float Vref = 1.17;                              /* The external reference voltage applied bet
  51:Core/Src/main.c **** const float R0 = 1000.0;                              /* RTD resistance at 0C */
  52:Core/Src/main.c **** const float A = 3.9083E-3;                            /* Coefficient for t in the Callender-Van Dus
  53:Core/Src/main.c **** const float B = -5.775E-7;                            /* Coefficient for t squared in the Callender
  54:Core/Src/main.c **** /* USER CODE END PTD */
  55:Core/Src/main.c **** 
  56:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  57:Core/Src/main.c **** /* USER CODE BEGIN PD */
  58:Core/Src/main.c **** 
  59:Core/Src/main.c **** /* USER CODE END PD */
  60:Core/Src/main.c **** 
  61:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  62:Core/Src/main.c **** /* USER CODE BEGIN PM */
  63:Core/Src/main.c **** 
  64:Core/Src/main.c **** /* USER CODE END PM */
  65:Core/Src/main.c **** 
  66:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  67:Core/Src/main.c **** 
  68:Core/Src/main.c **** /* USER CODE BEGIN PV */
  69:Core/Src/main.c **** 
  70:Core/Src/main.c **** /* USER CODE END PV */
  71:Core/Src/main.c **** 
  72:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  73:Core/Src/main.c **** void SystemClock_Config(void);
  74:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  75:Core/Src/main.c **** 
  76:Core/Src/main.c **** /* USER CODE END PFP */
  77:Core/Src/main.c **** 
  78:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  79:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  80:Core/Src/main.c **** 
  81:Core/Src/main.c **** /* USER CODE END 0 */
  82:Core/Src/main.c **** 
  83:Core/Src/main.c **** /**
  84:Core/Src/main.c ****   * @brief  The application entry point.
  85:Core/Src/main.c ****   * @retval int
  86:Core/Src/main.c ****   */
  87:Core/Src/main.c **** int main(void)
  88:Core/Src/main.c **** {
  89:Core/Src/main.c **** 
ARM GAS  C:\Users\Andre\AppData\Local\Temp\cc73gqSp.s 			page 3


  90:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  91:Core/Src/main.c **** 
  92:Core/Src/main.c ****   /* USER CODE END 1 */
  93:Core/Src/main.c **** 
  94:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  95:Core/Src/main.c **** 
  96:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  97:Core/Src/main.c ****   HAL_Init();
  98:Core/Src/main.c **** 
  99:Core/Src/main.c ****   /* USER CODE BEGIN Init */
 100:Core/Src/main.c **** 
 101:Core/Src/main.c ****   /* USER CODE END Init */
 102:Core/Src/main.c **** 
 103:Core/Src/main.c ****   /* Configure the system clock */
 104:Core/Src/main.c ****   SystemClock_Config();
 105:Core/Src/main.c **** 
 106:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 107:Core/Src/main.c **** 
 108:Core/Src/main.c ****   /* USER CODE END SysInit */
 109:Core/Src/main.c **** 
 110:Core/Src/main.c ****   /* Initialize all configured peripherals */
 111:Core/Src/main.c ****   MX_GPIO_Init();
 112:Core/Src/main.c ****   MX_SPI2_Init();
 113:Core/Src/main.c ****   MX_TIM2_Init();
 114:Core/Src/main.c ****   MX_TIM3_Init();
 115:Core/Src/main.c ****   MX_USART2_UART_Init();
 116:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 117:Core/Src/main.c ****   eMBInit(MB_RTU, 1, &huart2, 115200, &htim2);
 118:Core/Src/main.c **** 	eMBEnable();
 119:Core/Src/main.c ****   /* USER CODE END 2 */
 120:Core/Src/main.c **** 
 121:Core/Src/main.c ****   /* Infinite loop */
 122:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 123:Core/Src/main.c ****   while (1)
 124:Core/Src/main.c ****   {
 125:Core/Src/main.c ****     eMBPoll();
 126:Core/Src/main.c **** 
 127:Core/Src/main.c **** 
 128:Core/Src/main.c ****      AD7793_Reset();
 129:Core/Src/main.c ****     HAL_Delay(200);
 130:Core/Src/main.c **** 
 131:Core/Src/main.c ****     AD7793_Init();
 132:Core/Src/main.c ****      HAL_Delay(200);
 133:Core/Src/main.c **** 
 134:Core/Src/main.c ****     AD7793_Configuration_Register(AD7793_VBIAS_GEN_DISABL, AD7793_GAIN_1, AD7793_REFSEL_EXT, AD7793
 135:Core/Src/main.c ****     HAL_Delay(200);
 136:Core/Src/main.c ****     AD7793_IO_Register(AD7793_DIR_IEXC1_IOUT1_IEXC2_IOUT2, AD7793_EN_IXCEN_210uA);
 137:Core/Src/main.c ****     HAL_Delay(200);
 138:Core/Src/main.c **** uint8_t mm[3] = {AD7793_REG_MODE, 0x00, 0x00};
 139:Core/Src/main.c ****     CS_Pin_OFF; 
 140:Core/Src/main.c **** 	    HAL_SPI_Transmit(&hspi2, mm, 3, 1);
 141:Core/Src/main.c ****     CS_Pin_ON; 
 142:Core/Src/main.c ****    HAL_Delay(200);
 143:Core/Src/main.c ****   //  uint8_t mn[3] = {AD7793_REG_MODE, 0x00, 0};
 144:Core/Src/main.c ****   //      CS_Pin_OFF; 
 145:Core/Src/main.c **** 	//     HAL_SPI_Transmit(&hspi2, mn, 3, 1);
 146:Core/Src/main.c ****   //   CS_Pin_ON; 
ARM GAS  C:\Users\Andre\AppData\Local\Temp\cc73gqSp.s 			page 4


 147:Core/Src/main.c ****        HAL_Delay(200);
 148:Core/Src/main.c ****     conv = AD7793_ContinuousReadAvg(2);
 149:Core/Src/main.c **** 
 150:Core/Src/main.c ****     RRTD = RREF * (conv - 8388608.0) / (8388608.0 * GAIN);                        /* Computes the R
 151:Core/Src/main.c ****     temp = (sqrt(pow(A,2) - 4*B*(1.0 - RRTD/R0))-A)/(2*B);
 152:Core/Src/main.c **** 
 153:Core/Src/main.c ****     // tempChip = (((conv - 8388608.0) / 8388608.0) * 1.17 * 1000 / 0.810) - 273;
 154:Core/Src/main.c **** 
 155:Core/Src/main.c **** 
 156:Core/Src/main.c ****     /* USER CODE END WHILE */
 157:Core/Src/main.c **** 
 158:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 159:Core/Src/main.c ****   }
 160:Core/Src/main.c ****   /* USER CODE END 3 */
 161:Core/Src/main.c **** }
 162:Core/Src/main.c **** 
 163:Core/Src/main.c **** /**
 164:Core/Src/main.c ****   * @brief System Clock Configuration
 165:Core/Src/main.c ****   * @retval None
 166:Core/Src/main.c ****   */
 167:Core/Src/main.c **** void SystemClock_Config(void)
 168:Core/Src/main.c **** {
 169:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 170:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 171:Core/Src/main.c **** 
 172:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 173:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 174:Core/Src/main.c ****   */
 175:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 176:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 177:Core/Src/main.c ****   RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 178:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 179:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 180:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 181:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL8;
 182:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 183:Core/Src/main.c ****   {
 184:Core/Src/main.c ****     Error_Handler();
 185:Core/Src/main.c ****   }
 186:Core/Src/main.c **** 
 187:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 188:Core/Src/main.c ****   */
 189:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 190:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 191:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 192:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 193:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 194:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 195:Core/Src/main.c **** 
 196:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 197:Core/Src/main.c ****   {
 198:Core/Src/main.c ****     Error_Handler();
 199:Core/Src/main.c ****   }
 200:Core/Src/main.c **** }
 201:Core/Src/main.c **** 
 202:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 203:Core/Src/main.c **** 
ARM GAS  C:\Users\Andre\AppData\Local\Temp\cc73gqSp.s 			page 5


 204:Core/Src/main.c **** /* USER CODE END 4 */
 205:Core/Src/main.c **** 
 206:Core/Src/main.c **** /**
 207:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 208:Core/Src/main.c ****   * @retval None
 209:Core/Src/main.c ****   */
 210:Core/Src/main.c **** void Error_Handler(void)
 211:Core/Src/main.c **** {
  27              		.loc 1 211 1 view -0
  28              		.cfi_startproc
  29              		@ Volatile: function does not return.
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
 212:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 213:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 214:Core/Src/main.c ****   __disable_irq();
  33              		.loc 1 214 3 view .LVU1
  34              	.LBB4:
  35              	.LBI4:
  36              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
ARM GAS  C:\Users\Andre\AppData\Local\Temp\cc73gqSp.s 			page 6


  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  C:\Users\Andre\AppData\Local\Temp\cc73gqSp.s 			page 7


  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
  37              		.loc 2 140 27 view .LVU2
  38              	.LBB5:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
  39              		.loc 2 142 3 view .LVU3
  40              		.syntax unified
  41              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
  42 0000 72B6     		cpsid i
  43              	@ 0 "" 2
  44              		.thumb
ARM GAS  C:\Users\Andre\AppData\Local\Temp\cc73gqSp.s 			page 8


  45              		.syntax unified
  46              	.L2:
  47              	.LBE5:
  48              	.LBE4:
 215:Core/Src/main.c ****   while (1)
  49              		.loc 1 215 3 discriminator 1 view .LVU4
 216:Core/Src/main.c ****   {
 217:Core/Src/main.c ****   }
  50              		.loc 1 217 3 discriminator 1 view .LVU5
 215:Core/Src/main.c ****   while (1)
  51              		.loc 1 215 9 discriminator 1 view .LVU6
  52 0002 FEE7     		b	.L2
  53              		.cfi_endproc
  54              	.LFE67:
  56              		.section	.text.SystemClock_Config,"ax",%progbits
  57              		.align	1
  58              		.global	SystemClock_Config
  59              		.syntax unified
  60              		.thumb
  61              		.thumb_func
  63              	SystemClock_Config:
  64              	.LFB66:
 168:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
  65              		.loc 1 168 1 view -0
  66              		.cfi_startproc
  67              		@ args = 0, pretend = 0, frame = 64
  68              		@ frame_needed = 0, uses_anonymous_args = 0
  69 0000 00B5     		push	{lr}
  70              	.LCFI0:
  71              		.cfi_def_cfa_offset 4
  72              		.cfi_offset 14, -4
  73 0002 91B0     		sub	sp, sp, #68
  74              	.LCFI1:
  75              		.cfi_def_cfa_offset 72
 169:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
  76              		.loc 1 169 3 view .LVU8
 169:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
  77              		.loc 1 169 22 is_stmt 0 view .LVU9
  78 0004 2822     		movs	r2, #40
  79 0006 0021     		movs	r1, #0
  80 0008 06A8     		add	r0, sp, #24
  81 000a FFF7FEFF 		bl	memset
  82              	.LVL0:
 170:Core/Src/main.c **** 
  83              		.loc 1 170 3 is_stmt 1 view .LVU10
 170:Core/Src/main.c **** 
  84              		.loc 1 170 22 is_stmt 0 view .LVU11
  85 000e 0023     		movs	r3, #0
  86 0010 0193     		str	r3, [sp, #4]
  87 0012 0293     		str	r3, [sp, #8]
  88 0014 0393     		str	r3, [sp, #12]
  89 0016 0493     		str	r3, [sp, #16]
  90 0018 0593     		str	r3, [sp, #20]
 175:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  91              		.loc 1 175 3 is_stmt 1 view .LVU12
 175:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  92              		.loc 1 175 36 is_stmt 0 view .LVU13
ARM GAS  C:\Users\Andre\AppData\Local\Temp\cc73gqSp.s 			page 9


  93 001a 0122     		movs	r2, #1
  94 001c 0692     		str	r2, [sp, #24]
 176:Core/Src/main.c ****   RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
  95              		.loc 1 176 3 is_stmt 1 view .LVU14
 176:Core/Src/main.c ****   RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
  96              		.loc 1 176 30 is_stmt 0 view .LVU15
  97 001e 4FF48033 		mov	r3, #65536
  98 0022 0793     		str	r3, [sp, #28]
 177:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  99              		.loc 1 177 3 is_stmt 1 view .LVU16
 178:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 100              		.loc 1 178 3 view .LVU17
 178:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 101              		.loc 1 178 30 is_stmt 0 view .LVU18
 102 0024 0A92     		str	r2, [sp, #40]
 179:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 103              		.loc 1 179 3 is_stmt 1 view .LVU19
 179:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 104              		.loc 1 179 34 is_stmt 0 view .LVU20
 105 0026 0222     		movs	r2, #2
 106 0028 0D92     		str	r2, [sp, #52]
 180:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL8;
 107              		.loc 1 180 3 is_stmt 1 view .LVU21
 180:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL8;
 108              		.loc 1 180 35 is_stmt 0 view .LVU22
 109 002a 0E93     		str	r3, [sp, #56]
 181:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 110              		.loc 1 181 3 is_stmt 1 view .LVU23
 181:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 111              		.loc 1 181 32 is_stmt 0 view .LVU24
 112 002c 4FF4C013 		mov	r3, #1572864
 113 0030 0F93     		str	r3, [sp, #60]
 182:Core/Src/main.c ****   {
 114              		.loc 1 182 3 is_stmt 1 view .LVU25
 182:Core/Src/main.c ****   {
 115              		.loc 1 182 7 is_stmt 0 view .LVU26
 116 0032 06A8     		add	r0, sp, #24
 117 0034 FFF7FEFF 		bl	HAL_RCC_OscConfig
 118              	.LVL1:
 182:Core/Src/main.c ****   {
 119              		.loc 1 182 6 view .LVU27
 120 0038 80B9     		cbnz	r0, .L7
 189:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 121              		.loc 1 189 3 is_stmt 1 view .LVU28
 189:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 122              		.loc 1 189 31 is_stmt 0 view .LVU29
 123 003a 0F23     		movs	r3, #15
 124 003c 0193     		str	r3, [sp, #4]
 191:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 125              		.loc 1 191 3 is_stmt 1 view .LVU30
 191:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 126              		.loc 1 191 34 is_stmt 0 view .LVU31
 127 003e 0221     		movs	r1, #2
 128 0040 0291     		str	r1, [sp, #8]
 192:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 129              		.loc 1 192 3 is_stmt 1 view .LVU32
 192:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
ARM GAS  C:\Users\Andre\AppData\Local\Temp\cc73gqSp.s 			page 10


 130              		.loc 1 192 35 is_stmt 0 view .LVU33
 131 0042 0023     		movs	r3, #0
 132 0044 0393     		str	r3, [sp, #12]
 193:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 133              		.loc 1 193 3 is_stmt 1 view .LVU34
 193:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 134              		.loc 1 193 36 is_stmt 0 view .LVU35
 135 0046 4FF48062 		mov	r2, #1024
 136 004a 0492     		str	r2, [sp, #16]
 194:Core/Src/main.c **** 
 137              		.loc 1 194 3 is_stmt 1 view .LVU36
 194:Core/Src/main.c **** 
 138              		.loc 1 194 36 is_stmt 0 view .LVU37
 139 004c 0593     		str	r3, [sp, #20]
 196:Core/Src/main.c ****   {
 140              		.loc 1 196 3 is_stmt 1 view .LVU38
 196:Core/Src/main.c ****   {
 141              		.loc 1 196 7 is_stmt 0 view .LVU39
 142 004e 01A8     		add	r0, sp, #4
 143 0050 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 144              	.LVL2:
 196:Core/Src/main.c ****   {
 145              		.loc 1 196 6 view .LVU40
 146 0054 20B9     		cbnz	r0, .L8
 200:Core/Src/main.c **** 
 147              		.loc 1 200 1 view .LVU41
 148 0056 11B0     		add	sp, sp, #68
 149              	.LCFI2:
 150              		.cfi_remember_state
 151              		.cfi_def_cfa_offset 4
 152              		@ sp needed
 153 0058 5DF804FB 		ldr	pc, [sp], #4
 154              	.L7:
 155              	.LCFI3:
 156              		.cfi_restore_state
 184:Core/Src/main.c ****   }
 157              		.loc 1 184 5 is_stmt 1 view .LVU42
 158 005c FFF7FEFF 		bl	Error_Handler
 159              	.LVL3:
 160              	.L8:
 198:Core/Src/main.c ****   }
 161              		.loc 1 198 5 view .LVU43
 162 0060 FFF7FEFF 		bl	Error_Handler
 163              	.LVL4:
 164              		.cfi_endproc
 165              	.LFE66:
 167              		.global	__aeabi_ui2d
 168              		.global	__aeabi_dsub
 169              		.global	__aeabi_dmul
 170              		.global	__aeabi_f2d
 171              		.global	__aeabi_ddiv
 172              		.global	__aeabi_d2f
 173              		.global	__aeabi_fdiv
 174              		.global	__aeabi_dadd
 175              		.section	.text.main,"ax",%progbits
 176              		.align	1
 177              		.global	main
ARM GAS  C:\Users\Andre\AppData\Local\Temp\cc73gqSp.s 			page 11


 178              		.syntax unified
 179              		.thumb
 180              		.thumb_func
 182              	main:
 183              	.LFB65:
  88:Core/Src/main.c **** 
 184              		.loc 1 88 1 view -0
 185              		.cfi_startproc
 186              		@ Volatile: function does not return.
 187              		@ args = 0, pretend = 0, frame = 8
 188              		@ frame_needed = 0, uses_anonymous_args = 0
 189 0000 00B5     		push	{lr}
 190              	.LCFI4:
 191              		.cfi_def_cfa_offset 4
 192              		.cfi_offset 14, -4
 193 0002 85B0     		sub	sp, sp, #20
 194              	.LCFI5:
 195              		.cfi_def_cfa_offset 24
  97:Core/Src/main.c **** 
 196              		.loc 1 97 3 view .LVU45
 197 0004 FFF7FEFF 		bl	HAL_Init
 198              	.LVL5:
 104:Core/Src/main.c **** 
 199              		.loc 1 104 3 view .LVU46
 200 0008 FFF7FEFF 		bl	SystemClock_Config
 201              	.LVL6:
 111:Core/Src/main.c ****   MX_SPI2_Init();
 202              		.loc 1 111 3 view .LVU47
 203 000c FFF7FEFF 		bl	MX_GPIO_Init
 204              	.LVL7:
 112:Core/Src/main.c ****   MX_TIM2_Init();
 205              		.loc 1 112 3 view .LVU48
 206 0010 FFF7FEFF 		bl	MX_SPI2_Init
 207              	.LVL8:
 113:Core/Src/main.c ****   MX_TIM3_Init();
 208              		.loc 1 113 3 view .LVU49
 209 0014 FFF7FEFF 		bl	MX_TIM2_Init
 210              	.LVL9:
 114:Core/Src/main.c ****   MX_USART2_UART_Init();
 211              		.loc 1 114 3 view .LVU50
 212 0018 FFF7FEFF 		bl	MX_TIM3_Init
 213              	.LVL10:
 115:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 214              		.loc 1 115 3 view .LVU51
 215 001c FFF7FEFF 		bl	MX_USART2_UART_Init
 216              	.LVL11:
 117:Core/Src/main.c **** 	eMBEnable();
 217              		.loc 1 117 3 view .LVU52
 218 0020 4F4B     		ldr	r3, .L12+32
 219 0022 0093     		str	r3, [sp]
 220 0024 4FF4E133 		mov	r3, #115200
 221 0028 4E4A     		ldr	r2, .L12+36
 222 002a 0121     		movs	r1, #1
 223 002c 0020     		movs	r0, #0
 224 002e FFF7FEFF 		bl	eMBInit
 225              	.LVL12:
 118:Core/Src/main.c ****   /* USER CODE END 2 */
ARM GAS  C:\Users\Andre\AppData\Local\Temp\cc73gqSp.s 			page 12


 226              		.loc 1 118 2 view .LVU53
 227 0032 FFF7FEFF 		bl	eMBEnable
 228              	.LVL13:
 229              	.L10:
 123:Core/Src/main.c ****   {
 230              		.loc 1 123 3 discriminator 1 view .LVU54
 231              	.LBB6:
 125:Core/Src/main.c **** 
 232              		.loc 1 125 5 discriminator 1 view .LVU55
 233 0036 FFF7FEFF 		bl	eMBPoll
 234              	.LVL14:
 128:Core/Src/main.c ****     HAL_Delay(200);
 235              		.loc 1 128 6 discriminator 1 view .LVU56
 236 003a FFF7FEFF 		bl	AD7793_Reset
 237              	.LVL15:
 129:Core/Src/main.c **** 
 238              		.loc 1 129 5 discriminator 1 view .LVU57
 239 003e C820     		movs	r0, #200
 240 0040 FFF7FEFF 		bl	HAL_Delay
 241              	.LVL16:
 131:Core/Src/main.c ****      HAL_Delay(200);
 242              		.loc 1 131 5 discriminator 1 view .LVU58
 243 0044 FFF7FEFF 		bl	AD7793_Init
 244              	.LVL17:
 132:Core/Src/main.c **** 
 245              		.loc 1 132 6 discriminator 1 view .LVU59
 246 0048 C820     		movs	r0, #200
 247 004a FFF7FEFF 		bl	HAL_Delay
 248              	.LVL18:
 134:Core/Src/main.c ****     HAL_Delay(200);
 249              		.loc 1 134 5 discriminator 1 view .LVU60
 250 004e 0023     		movs	r3, #0
 251 0050 1A46     		mov	r2, r3
 252 0052 1946     		mov	r1, r3
 253 0054 1846     		mov	r0, r3
 254 0056 FFF7FEFF 		bl	AD7793_Configuration_Register
 255              	.LVL19:
 135:Core/Src/main.c ****     AD7793_IO_Register(AD7793_DIR_IEXC1_IOUT1_IEXC2_IOUT2, AD7793_EN_IXCEN_210uA);
 256              		.loc 1 135 5 discriminator 1 view .LVU61
 257 005a C820     		movs	r0, #200
 258 005c FFF7FEFF 		bl	HAL_Delay
 259              	.LVL20:
 136:Core/Src/main.c ****     HAL_Delay(200);
 260              		.loc 1 136 5 discriminator 1 view .LVU62
 261 0060 0221     		movs	r1, #2
 262 0062 0020     		movs	r0, #0
 263 0064 FFF7FEFF 		bl	AD7793_IO_Register
 264              	.LVL21:
 137:Core/Src/main.c **** uint8_t mm[3] = {AD7793_REG_MODE, 0x00, 0x00};
 265              		.loc 1 137 5 discriminator 1 view .LVU63
 266 0068 C820     		movs	r0, #200
 267 006a FFF7FEFF 		bl	HAL_Delay
 268              	.LVL22:
 138:Core/Src/main.c ****     CS_Pin_OFF; 
 269              		.loc 1 138 1 discriminator 1 view .LVU64
 138:Core/Src/main.c ****     CS_Pin_OFF; 
 270              		.loc 1 138 9 is_stmt 0 discriminator 1 view .LVU65
ARM GAS  C:\Users\Andre\AppData\Local\Temp\cc73gqSp.s 			page 13


 271 006e 3E4B     		ldr	r3, .L12+40
 272 0070 1B68     		ldr	r3, [r3]
 273 0072 ADF80C30 		strh	r3, [sp, #12]	@ movhi
 274 0076 1B0C     		lsrs	r3, r3, #16
 275 0078 8DF80E30 		strb	r3, [sp, #14]
 139:Core/Src/main.c **** 	    HAL_SPI_Transmit(&hspi2, mm, 3, 1);
 276              		.loc 1 139 5 is_stmt 1 discriminator 1 view .LVU66
 277 007c 3B4C     		ldr	r4, .L12+44
 278 007e 0022     		movs	r2, #0
 279 0080 4FF48051 		mov	r1, #4096
 280 0084 2046     		mov	r0, r4
 281 0086 FFF7FEFF 		bl	HAL_GPIO_WritePin
 282              	.LVL23:
 140:Core/Src/main.c ****     CS_Pin_ON; 
 283              		.loc 1 140 6 discriminator 1 view .LVU67
 284 008a 0123     		movs	r3, #1
 285 008c 0322     		movs	r2, #3
 286 008e 03A9     		add	r1, sp, #12
 287 0090 3748     		ldr	r0, .L12+48
 288 0092 FFF7FEFF 		bl	HAL_SPI_Transmit
 289              	.LVL24:
 141:Core/Src/main.c ****    HAL_Delay(200);
 290              		.loc 1 141 5 discriminator 1 view .LVU68
 291 0096 0122     		movs	r2, #1
 292 0098 4FF48051 		mov	r1, #4096
 293 009c 2046     		mov	r0, r4
 294 009e FFF7FEFF 		bl	HAL_GPIO_WritePin
 295              	.LVL25:
 142:Core/Src/main.c ****   //  uint8_t mn[3] = {AD7793_REG_MODE, 0x00, 0};
 296              		.loc 1 142 4 discriminator 1 view .LVU69
 297 00a2 C820     		movs	r0, #200
 298 00a4 FFF7FEFF 		bl	HAL_Delay
 299              	.LVL26:
 147:Core/Src/main.c ****     conv = AD7793_ContinuousReadAvg(2);
 300              		.loc 1 147 8 discriminator 1 view .LVU70
 301 00a8 C820     		movs	r0, #200
 302 00aa FFF7FEFF 		bl	HAL_Delay
 303              	.LVL27:
 148:Core/Src/main.c **** 
 304              		.loc 1 148 5 discriminator 1 view .LVU71
 148:Core/Src/main.c **** 
 305              		.loc 1 148 12 is_stmt 0 discriminator 1 view .LVU72
 306 00ae 0220     		movs	r0, #2
 307 00b0 FFF7FEFF 		bl	AD7793_ContinuousReadAvg
 308              	.LVL28:
 148:Core/Src/main.c **** 
 309              		.loc 1 148 10 discriminator 1 view .LVU73
 310 00b4 2F4B     		ldr	r3, .L12+52
 311 00b6 1860     		str	r0, [r3]
 150:Core/Src/main.c ****     temp = (sqrt(pow(A,2) - 4*B*(1.0 - RRTD/R0))-A)/(2*B);
 312              		.loc 1 150 5 is_stmt 1 discriminator 1 view .LVU74
 150:Core/Src/main.c ****     temp = (sqrt(pow(A,2) - 4*B*(1.0 - RRTD/R0))-A)/(2*B);
 313              		.loc 1 150 25 is_stmt 0 discriminator 1 view .LVU75
 314 00b8 FFF7FEFF 		bl	__aeabi_ui2d
 315              	.LVL29:
 316 00bc 0022     		movs	r2, #0
 317 00be 2E4B     		ldr	r3, .L12+56
ARM GAS  C:\Users\Andre\AppData\Local\Temp\cc73gqSp.s 			page 14


 318 00c0 FFF7FEFF 		bl	__aeabi_dsub
 319              	.LVL30:
 150:Core/Src/main.c ****     temp = (sqrt(pow(A,2) - 4*B*(1.0 - RRTD/R0))-A)/(2*B);
 320              		.loc 1 150 17 discriminator 1 view .LVU76
 321 00c4 0022     		movs	r2, #0
 322 00c6 2D4B     		ldr	r3, .L12+60
 323 00c8 FFF7FEFF 		bl	__aeabi_dmul
 324              	.LVL31:
 325 00cc 0446     		mov	r4, r0
 326 00ce 0D46     		mov	r5, r1
 150:Core/Src/main.c ****     temp = (sqrt(pow(A,2) - 4*B*(1.0 - RRTD/R0))-A)/(2*B);
 327              		.loc 1 150 51 discriminator 1 view .LVU77
 328 00d0 2B4B     		ldr	r3, .L12+64
 329 00d2 1868     		ldr	r0, [r3]	@ float
 330 00d4 FFF7FEFF 		bl	__aeabi_f2d
 331              	.LVL32:
 332 00d8 0022     		movs	r2, #0
 333 00da 274B     		ldr	r3, .L12+56
 334 00dc FFF7FEFF 		bl	__aeabi_dmul
 335              	.LVL33:
 336 00e0 0246     		mov	r2, r0
 337 00e2 0B46     		mov	r3, r1
 150:Core/Src/main.c ****     temp = (sqrt(pow(A,2) - 4*B*(1.0 - RRTD/R0))-A)/(2*B);
 338              		.loc 1 150 38 discriminator 1 view .LVU78
 339 00e4 2046     		mov	r0, r4
 340 00e6 2946     		mov	r1, r5
 341 00e8 FFF7FEFF 		bl	__aeabi_ddiv
 342              	.LVL34:
 343 00ec FFF7FEFF 		bl	__aeabi_d2f
 344              	.LVL35:
 150:Core/Src/main.c ****     temp = (sqrt(pow(A,2) - 4*B*(1.0 - RRTD/R0))-A)/(2*B);
 345              		.loc 1 150 10 discriminator 1 view .LVU79
 346 00f0 244B     		ldr	r3, .L12+68
 347 00f2 1860     		str	r0, [r3]	@ float
 151:Core/Src/main.c **** 
 348              		.loc 1 151 5 is_stmt 1 discriminator 1 view .LVU80
 151:Core/Src/main.c **** 
 349              		.loc 1 151 44 is_stmt 0 discriminator 1 view .LVU81
 350 00f4 2449     		ldr	r1, .L12+72
 351 00f6 FFF7FEFF 		bl	__aeabi_fdiv
 352              	.LVL36:
 353 00fa FFF7FEFF 		bl	__aeabi_f2d
 354              	.LVL37:
 355 00fe 0246     		mov	r2, r0
 356 0100 0B46     		mov	r3, r1
 151:Core/Src/main.c **** 
 357              		.loc 1 151 38 discriminator 1 view .LVU82
 358 0102 0020     		movs	r0, #0
 359 0104 2149     		ldr	r1, .L12+76
 360 0106 FFF7FEFF 		bl	__aeabi_dsub
 361              	.LVL38:
 151:Core/Src/main.c **** 
 362              		.loc 1 151 32 discriminator 1 view .LVU83
 363 010a 0DA3     		adr	r3, .L12
 364 010c D3E90023 		ldrd	r2, [r3]
 365 0110 FFF7FEFF 		bl	__aeabi_dmul
 366              	.LVL39:
ARM GAS  C:\Users\Andre\AppData\Local\Temp\cc73gqSp.s 			page 15


 151:Core/Src/main.c **** 
 367              		.loc 1 151 13 discriminator 1 view .LVU84
 368 0114 0CA3     		adr	r3, .L12+8
 369 0116 D3E90023 		ldrd	r2, [r3]
 370 011a FFF7FEFF 		bl	__aeabi_dadd
 371              	.LVL40:
 372 011e FFF7FEFF 		bl	sqrt
 373              	.LVL41:
 151:Core/Src/main.c **** 
 374              		.loc 1 151 49 discriminator 1 view .LVU85
 375 0122 0BA3     		adr	r3, .L12+16
 376 0124 D3E90023 		ldrd	r2, [r3]
 377 0128 FFF7FEFF 		bl	__aeabi_dsub
 378              	.LVL42:
 151:Core/Src/main.c **** 
 379              		.loc 1 151 52 discriminator 1 view .LVU86
 380 012c 0AA3     		adr	r3, .L12+24
 381 012e D3E90023 		ldrd	r2, [r3]
 382 0132 FFF7FEFF 		bl	__aeabi_ddiv
 383              	.LVL43:
 384 0136 FFF7FEFF 		bl	__aeabi_d2f
 385              	.LVL44:
 151:Core/Src/main.c **** 
 386              		.loc 1 151 10 discriminator 1 view .LVU87
 387 013a 154B     		ldr	r3, .L12+80
 388 013c 1860     		str	r0, [r3]	@ float
 389              	.LBE6:
 123:Core/Src/main.c ****   {
 390              		.loc 1 123 9 is_stmt 1 discriminator 1 view .LVU88
 391 013e 7AE7     		b	.L10
 392              	.L13:
 393              		.align	3
 394              	.L12:
 395 0140 000000E0 		.word	-536870912
 396 0144 AF60C33E 		.word	1052991663
 397 0148 0071EBC9 		.word	-907316992
 398 014c 4C04F03E 		.word	1055917132
 399 0150 00000040 		.word	1073741824
 400 0154 2602703F 		.word	1064305190
 401 0158 000000E0 		.word	-536870912
 402 015c AF60B3BE 		.word	-1095540561
 403 0160 00000000 		.word	htim2
 404 0164 00000000 		.word	huart2
 405 0168 00000000 		.word	.LANCHOR0
 406 016c 000C0140 		.word	1073810432
 407 0170 00000000 		.word	hspi2
 408 0174 00000000 		.word	.LANCHOR1
 409 0178 00006041 		.word	1096810496
 410 017c 00409F40 		.word	1084178432
 411 0180 00000000 		.word	.LANCHOR2
 412 0184 00000000 		.word	.LANCHOR3
 413 0188 00007A44 		.word	1148846080
 414 018c 0000F03F 		.word	1072693248
 415 0190 00000000 		.word	.LANCHOR4
 416              		.cfi_endproc
 417              	.LFE65:
 419              		.global	B
ARM GAS  C:\Users\Andre\AppData\Local\Temp\cc73gqSp.s 			page 16


 420              		.global	A
 421              		.global	R0
 422              		.global	Vref
 423              		.global	RREF
 424              		.global	RRTD
 425              		.global	V
 426              		.global	GAIN
 427              		.global	tempChip
 428              		.global	temp
 429              		.global	conv
 430              		.global	dataTo
 431              		.section	.rodata
 432              		.align	2
 433              		.set	.LANCHOR0,. + 0
 434              	.LC0:
 435 0000 080000   		.ascii	"\010\000\000"
 436              		.section	.bss.RRTD,"aw",%nobits
 437              		.align	2
 438              		.set	.LANCHOR3,. + 0
 441              	RRTD:
 442 0000 00000000 		.space	4
 443              		.section	.bss.V,"aw",%nobits
 444              		.align	2
 447              	V:
 448 0000 00000000 		.space	4
 449              		.section	.bss.conv,"aw",%nobits
 450              		.align	2
 451              		.set	.LANCHOR1,. + 0
 454              	conv:
 455 0000 00000000 		.space	4
 456              		.section	.bss.temp,"aw",%nobits
 457              		.align	2
 458              		.set	.LANCHOR4,. + 0
 461              	temp:
 462 0000 00000000 		.space	4
 463              		.section	.bss.tempChip,"aw",%nobits
 464              		.align	2
 467              	tempChip:
 468 0000 00000000 		.space	4
 469              		.section	.data.GAIN,"aw"
 470              		.align	2
 471              		.set	.LANCHOR2,. + 0
 474              	GAIN:
 475 0000 0000803F 		.word	1065353216
 476              		.section	.data.dataTo,"aw"
 477              		.align	2
 480              	dataTo:
 481 0000 1450     		.ascii	"\024P"
 482              		.section	.rodata.A,"a"
 483              		.align	2
 486              	A:
 487 0000 3211803B 		.word	998248754
 488              		.section	.rodata.B,"a"
 489              		.align	2
 492              	B:
 493 0000 7F051BB5 		.word	-1256520321
 494              		.section	.rodata.R0,"a"
ARM GAS  C:\Users\Andre\AppData\Local\Temp\cc73gqSp.s 			page 17


 495              		.align	2
 498              	R0:
 499 0000 00007A44 		.word	1148846080
 500              		.section	.rodata.RREF,"a"
 501              		.align	2
 504              	RREF:
 505 0000 0000FA44 		.word	1157234688
 506              		.section	.rodata.Vref,"a"
 507              		.align	2
 510              	Vref:
 511 0000 8FC2953F 		.word	1066779279
 512              		.text
 513              	.Letext0:
 514              		.file 3 "c:\\vscodeide\\software\\armembeddedgcc\\arm-none-eabi\\include\\machine\\_default_types.
 515              		.file 4 "c:\\vscodeide\\software\\armembeddedgcc\\arm-none-eabi\\include\\sys\\_stdint.h"
 516              		.file 5 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 517              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 518              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h"
 519              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h"
 520              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 521              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 522              		.file 11 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_spi.h"
 523              		.file 12 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h"
 524              		.file 13 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_uart.h"
 525              		.file 14 "Core/Inc/spi.h"
 526              		.file 15 "Core/Inc/tim.h"
 527              		.file 16 "Core/Inc/usart.h"
 528              		.file 17 "Drivers/FreeModbus/include/mb.h"
 529              		.file 18 "Drivers/AD7793/AD7793.h"
 530              		.file 19 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h"
 531              		.file 20 "c:\\vscodeide\\software\\armembeddedgcc\\arm-none-eabi\\include\\math.h"
 532              		.file 21 "Core/Inc/gpio.h"
 533              		.file 22 "<built-in>"
ARM GAS  C:\Users\Andre\AppData\Local\Temp\cc73gqSp.s 			page 18


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
C:\Users\Andre\AppData\Local\Temp\cc73gqSp.s:18     .text.Error_Handler:00000000 $t
C:\Users\Andre\AppData\Local\Temp\cc73gqSp.s:24     .text.Error_Handler:00000000 Error_Handler
C:\Users\Andre\AppData\Local\Temp\cc73gqSp.s:57     .text.SystemClock_Config:00000000 $t
C:\Users\Andre\AppData\Local\Temp\cc73gqSp.s:63     .text.SystemClock_Config:00000000 SystemClock_Config
C:\Users\Andre\AppData\Local\Temp\cc73gqSp.s:176    .text.main:00000000 $t
C:\Users\Andre\AppData\Local\Temp\cc73gqSp.s:182    .text.main:00000000 main
C:\Users\Andre\AppData\Local\Temp\cc73gqSp.s:395    .text.main:00000140 $d
C:\Users\Andre\AppData\Local\Temp\cc73gqSp.s:492    .rodata.B:00000000 B
C:\Users\Andre\AppData\Local\Temp\cc73gqSp.s:486    .rodata.A:00000000 A
C:\Users\Andre\AppData\Local\Temp\cc73gqSp.s:498    .rodata.R0:00000000 R0
C:\Users\Andre\AppData\Local\Temp\cc73gqSp.s:510    .rodata.Vref:00000000 Vref
C:\Users\Andre\AppData\Local\Temp\cc73gqSp.s:504    .rodata.RREF:00000000 RREF
C:\Users\Andre\AppData\Local\Temp\cc73gqSp.s:441    .bss.RRTD:00000000 RRTD
C:\Users\Andre\AppData\Local\Temp\cc73gqSp.s:447    .bss.V:00000000 V
C:\Users\Andre\AppData\Local\Temp\cc73gqSp.s:474    .data.GAIN:00000000 GAIN
C:\Users\Andre\AppData\Local\Temp\cc73gqSp.s:467    .bss.tempChip:00000000 tempChip
C:\Users\Andre\AppData\Local\Temp\cc73gqSp.s:461    .bss.temp:00000000 temp
C:\Users\Andre\AppData\Local\Temp\cc73gqSp.s:454    .bss.conv:00000000 conv
C:\Users\Andre\AppData\Local\Temp\cc73gqSp.s:480    .data.dataTo:00000000 dataTo
C:\Users\Andre\AppData\Local\Temp\cc73gqSp.s:432    .rodata:00000000 $d
C:\Users\Andre\AppData\Local\Temp\cc73gqSp.s:437    .bss.RRTD:00000000 $d
C:\Users\Andre\AppData\Local\Temp\cc73gqSp.s:444    .bss.V:00000000 $d
C:\Users\Andre\AppData\Local\Temp\cc73gqSp.s:450    .bss.conv:00000000 $d
C:\Users\Andre\AppData\Local\Temp\cc73gqSp.s:457    .bss.temp:00000000 $d
C:\Users\Andre\AppData\Local\Temp\cc73gqSp.s:464    .bss.tempChip:00000000 $d
C:\Users\Andre\AppData\Local\Temp\cc73gqSp.s:470    .data.GAIN:00000000 $d
C:\Users\Andre\AppData\Local\Temp\cc73gqSp.s:477    .data.dataTo:00000000 $d
C:\Users\Andre\AppData\Local\Temp\cc73gqSp.s:483    .rodata.A:00000000 $d
C:\Users\Andre\AppData\Local\Temp\cc73gqSp.s:489    .rodata.B:00000000 $d
C:\Users\Andre\AppData\Local\Temp\cc73gqSp.s:495    .rodata.R0:00000000 $d
C:\Users\Andre\AppData\Local\Temp\cc73gqSp.s:501    .rodata.RREF:00000000 $d
C:\Users\Andre\AppData\Local\Temp\cc73gqSp.s:507    .rodata.Vref:00000000 $d

UNDEFINED SYMBOLS
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
__aeabi_ui2d
__aeabi_dsub
__aeabi_dmul
__aeabi_f2d
__aeabi_ddiv
__aeabi_d2f
__aeabi_fdiv
__aeabi_dadd
HAL_Init
MX_GPIO_Init
MX_SPI2_Init
MX_TIM2_Init
MX_TIM3_Init
MX_USART2_UART_Init
eMBInit
eMBEnable
eMBPoll
AD7793_Reset
ARM GAS  C:\Users\Andre\AppData\Local\Temp\cc73gqSp.s 			page 19


HAL_Delay
AD7793_Init
AD7793_Configuration_Register
AD7793_IO_Register
HAL_GPIO_WritePin
HAL_SPI_Transmit
AD7793_ContinuousReadAvg
sqrt
htim2
huart2
hspi2
