The fibonacci series is an infinite series which starts from 0 and 1. In this series each number is the some of two preceding ones. 
The series is 0, 1, 1, 2, 3, 5, 8, 13, 21, 34, .......

Here a valid signal, i_valid is taken as input. When reset is deasserted and i_valid is high, series will give the ouput with the each clock edges. 

<img width="650" alt="image" src="https://github.com/user-attachments/assets/189712e7-1d65-4c10-8425-81b9b91428d0">
