[12/01 19:16:10      0s] 
[12/01 19:16:10      0s] Cadence Innovus(TM) Implementation System.
[12/01 19:16:10      0s] Copyright 2020 Cadence Design Systems, Inc. All rights reserved worldwide.
[12/01 19:16:10      0s] 
[12/01 19:16:10      0s] Version:	v20.15-s105_1, built Tue Jul 27 14:15:35 PDT 2021
[12/01 19:16:10      0s] Options:	
[12/01 19:16:10      0s] Date:		Thu Dec  1 19:16:10 2022
[12/01 19:16:10      0s] Host:		lab1-15.eng.utah.edu (x86_64 w/Linux 4.18.0-372.19.1.el8_6.x86_64) (8cores*16cpus*Intel(R) Core(TM) i7-10700 CPU @ 2.90GHz 16384KB)
[12/01 19:16:10      0s] OS:		Red Hat Enterprise Linux release 8.6 (Ootpa)
[12/01 19:16:10      0s] 
[12/01 19:16:10      0s] License:
[12/01 19:16:11      0s] 		invs	Innovus Implementation System	20.1	checkout succeeded
[12/01 19:16:11      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[12/01 19:16:22      8s] @(#)CDS: Innovus v20.15-s105_1 (64bit) 07/27/2021 14:15 (Linux 2.6.32-431.11.2.el6.x86_64)
[12/01 19:16:22      8s] @(#)CDS: NanoRoute 20.15-s105_1 NR210726-1341/20_15-UB (database version 18.20.554) {superthreading v2.14}
[12/01 19:16:22      8s] @(#)CDS: AAE 20.15-s020 (64bit) 07/27/2021 (Linux 2.6.32-431.11.2.el6.x86_64)
[12/01 19:16:22      8s] @(#)CDS: CTE 20.15-s024_1 () Jul 23 2021 04:46:45 ( )
[12/01 19:16:22      8s] @(#)CDS: SYNTECH 20.15-s012_1 () Jul 12 2021 23:29:38 ( )
[12/01 19:16:22      8s] @(#)CDS: CPE v20.15-s071
[12/01 19:16:22      8s] @(#)CDS: IQuantus/TQuantus 20.1.1-s460 (64bit) Fri Mar 5 18:46:16 PST 2021 (Linux 2.6.32-431.11.2.el6.x86_64)
[12/01 19:16:22      8s] @(#)CDS: OA 22.60-p058 Tue Jun 15 18:38:04 2021
[12/01 19:16:22      8s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[12/01 19:16:22      8s] @(#)CDS: RCDB 11.15.0
[12/01 19:16:22      8s] @(#)CDS: STYLUS 20.10-p029_1 (06/24/2021 01:33 PDT)
[12/01 19:16:22      8s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_3921427_lab1-15.eng.utah.edu_u1081888_JWMqXd.

[12/01 19:16:22      8s] Change the soft stacksize limit to 0.2%RAM (128 mbytes). Set global soft_stack_size_limit to change the value.
[12/01 19:16:23      9s] 
[12/01 19:16:23      9s] **INFO:  MMMC transition support version v31-84 
[12/01 19:16:23      9s] 
[12/01 19:16:23      9s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[12/01 19:16:23      9s] <CMD> suppressMessage ENCEXT-2799
[12/01 19:16:23      9s] <CMD> win
[12/01 19:16:34     10s] <CMD> setMultiCpuUsage -localCpu max
[12/01 19:17:00     13s] <CMD> set init_lef_file {/research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/tech.lef /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/sclib_tsmc180.lef /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/padlib_tsmc180.lef /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf2hs8x8/rf2hsm1wm1.vclef /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf2hs8x8/rf2hsm1wm1_ant.lef}
[12/01 19:17:00     13s] <CMD> set init_mmmc_file CONF/project.view
[12/01 19:17:11     14s] <CMD> save_global CONF/project_final.globals
[12/01 19:17:12     14s] <CMD> set init_gnd_net VSS
[12/01 19:17:12     14s] <CMD> set init_pwr_net VDD
[12/01 19:17:12     14s] <CMD> init_design
[12/01 19:17:12     14s] #% Begin Load MMMC data ... (date=12/01 19:17:12, mem=789.5M)
[12/01 19:17:12     14s] #% End Load MMMC data ... (date=12/01 19:17:12, total cpu=0:00:00.0, real=0:00:00.0, peak res=790.1M, current mem=790.1M)
[12/01 19:17:12     14s] 
[12/01 19:17:12     14s] Loading LEF file /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/tech.lef ...
[12/01 19:17:12     14s] 
[12/01 19:17:12     14s] Loading LEF file /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/sclib_tsmc180.lef ...
[12/01 19:17:12     14s] Set DBUPerIGU to M2 pitch 1120.
[12/01 19:17:12     14s] 
[12/01 19:17:12     14s] Loading LEF file /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/padlib_tsmc180.lef ...
[12/01 19:17:12     14s] 
[12/01 19:17:12     14s] Loading LEF file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf2hs8x8/rf2hsm1wm1.vclef ...
[12/01 19:17:12     14s] WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
[12/01 19:17:12     14s] The LEF parser will ignore this statement.
[12/01 19:17:12     14s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf2hs8x8/rf2hsm1wm1.vclef at line 12.
[12/01 19:17:12     14s] WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf2hs8x8/rf2hsm1wm1.vclef at line 1034.
[12/01 19:17:12     14s] 
[12/01 19:17:12     14s] Loading LEF file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf2hs8x8/rf2hsm1wm1_ant.lef ...
[12/01 19:17:12     14s] **WARN: (IMPLF-58):	MACRO 'rf2hsm1wm1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/01 19:17:12     14s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/01 19:17:12     14s] Type 'man IMPLF-58' for more detail.
[12/01 19:17:12     14s] WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf2hs8x8/rf2hsm1wm1_ant.lef at line 81.
[12/01 19:17:12     14s] **WARN: (IMPLF-61):	1 duplicated MACRO definitions have been found in the LEF file(s). Their content except DENSITY and PIN ANTENNA* data, and certain properties, have been ignored.
[12/01 19:17:12     14s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/01 19:17:12     14s] Type 'man IMPLF-61' for more detail.
[12/01 19:17:12     14s] **WARN: (IMPLF-201):	Pin 'QA[0]' in macro 'rf2hsm1wm1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 19:17:12     14s] Type 'man IMPLF-201' for more detail.
[12/01 19:17:12     14s] **WARN: (IMPLF-201):	Pin 'QA[1]' in macro 'rf2hsm1wm1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 19:17:12     14s] Type 'man IMPLF-201' for more detail.
[12/01 19:17:12     14s] **WARN: (IMPLF-201):	Pin 'QA[2]' in macro 'rf2hsm1wm1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 19:17:12     14s] Type 'man IMPLF-201' for more detail.
[12/01 19:17:12     14s] **WARN: (IMPLF-201):	Pin 'QA[3]' in macro 'rf2hsm1wm1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 19:17:12     14s] Type 'man IMPLF-201' for more detail.
[12/01 19:17:12     14s] **WARN: (IMPLF-201):	Pin 'QA[4]' in macro 'rf2hsm1wm1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 19:17:12     14s] Type 'man IMPLF-201' for more detail.
[12/01 19:17:12     14s] **WARN: (IMPLF-201):	Pin 'QA[5]' in macro 'rf2hsm1wm1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 19:17:12     14s] Type 'man IMPLF-201' for more detail.
[12/01 19:17:12     14s] **WARN: (IMPLF-201):	Pin 'QA[6]' in macro 'rf2hsm1wm1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 19:17:12     14s] Type 'man IMPLF-201' for more detail.
[12/01 19:17:12     14s] **WARN: (IMPLF-201):	Pin 'QA[7]' in macro 'rf2hsm1wm1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 19:17:12     14s] Type 'man IMPLF-201' for more detail.
[12/01 19:17:12     14s] **WARN: (IMPLF-200):	Pin 'DataOut' in macro 'pad_out' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 19:17:12     14s] Type 'man IMPLF-200' for more detail.
[12/01 19:17:12     14s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'pad_out' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 19:17:12     14s] Type 'man IMPLF-201' for more detail.
[12/01 19:17:12     14s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'pad_out' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 19:17:12     14s] Type 'man IMPLF-200' for more detail.
[12/01 19:17:12     14s] **WARN: (IMPLF-201):	Pin 'DataIn' in macro 'pad_in' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 19:17:12     14s] Type 'man IMPLF-201' for more detail.
[12/01 19:17:12     14s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'pad_in' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 19:17:12     14s] Type 'man IMPLF-201' for more detail.
[12/01 19:17:12     14s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'pad_in' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 19:17:12     14s] Type 'man IMPLF-200' for more detail.
[12/01 19:17:12     14s] **WARN: (IMPLF-201):	Pin 'DataIn' in macro 'pad_bidirhe' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 19:17:12     14s] Type 'man IMPLF-201' for more detail.
[12/01 19:17:12     14s] **WARN: (IMPLF-200):	Pin 'DataOut' in macro 'pad_bidirhe' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 19:17:12     14s] Type 'man IMPLF-200' for more detail.
[12/01 19:17:12     14s] **WARN: (IMPLF-200):	Pin 'EN' in macro 'pad_bidirhe' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 19:17:12     14s] Type 'man IMPLF-200' for more detail.
[12/01 19:17:12     14s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'pad_bidirhe' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 19:17:12     14s] Type 'man IMPLF-201' for more detail.
[12/01 19:17:12     14s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'pad_bidirhe' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 19:17:12     14s] Type 'man IMPLF-200' for more detail.
[12/01 19:17:12     14s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'XOR2X1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 19:17:12     14s] Type 'man IMPLF-201' for more detail.
[12/01 19:17:12     14s] **WARN: (IMPLF-200):	Pin 'B' in macro 'XOR2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 19:17:12     14s] Type 'man IMPLF-200' for more detail.
[12/01 19:17:12     14s] **WARN: (IMPLF-200):	Pin 'A' in macro 'XOR2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 19:17:12     14s] Type 'man IMPLF-200' for more detail.
[12/01 19:17:12     14s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'TIE1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 19:17:12     14s] Type 'man IMPLF-201' for more detail.
[12/01 19:17:12     14s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'TIE0' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 19:17:12     14s] Type 'man IMPLF-201' for more detail.
[12/01 19:17:12     14s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'OR2X1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 19:17:12     14s] Type 'man IMPLF-201' for more detail.
[12/01 19:17:12     14s] **WARN: (IMPLF-200):	Pin 'B' in macro 'OR2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 19:17:12     14s] Type 'man IMPLF-200' for more detail.
[12/01 19:17:12     14s] **WARN: (IMPLF-200):	Pin 'A' in macro 'OR2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 19:17:12     14s] Type 'man IMPLF-200' for more detail.
[12/01 19:17:12     14s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'NOR2X1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 19:17:12     14s] Type 'man IMPLF-201' for more detail.
[12/01 19:17:12     14s] **WARN: (IMPLF-200):	Pin 'B' in macro 'NOR2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 19:17:12     14s] Type 'man IMPLF-200' for more detail.
[12/01 19:17:12     14s] **WARN: (IMPLF-200):	Pin 'A' in macro 'NOR2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 19:17:12     14s] Type 'man IMPLF-200' for more detail.
[12/01 19:17:12     14s] **WARN: (IMPLF-200):	Pin 'A' in macro 'NAND3X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 19:17:12     14s] Type 'man IMPLF-200' for more detail.
[12/01 19:17:12     14s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'NAND3X1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 19:17:12     14s] Type 'man IMPLF-201' for more detail.
[12/01 19:17:12     14s] **WARN: (IMPLF-200):	Pin 'C' in macro 'NAND3X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 19:17:12     14s] Type 'man IMPLF-200' for more detail.
[12/01 19:17:12     14s] **WARN: (IMPLF-200):	Pin 'B' in macro 'NAND3X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 19:17:12     14s] Type 'man IMPLF-200' for more detail.
[12/01 19:17:12     14s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'NAND2X1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 19:17:12     14s] Type 'man IMPLF-201' for more detail.
[12/01 19:17:12     14s] **WARN: (IMPLF-200):	Pin 'B' in macro 'NAND2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 19:17:12     14s] Type 'man IMPLF-200' for more detail.
[12/01 19:17:12     14s] **WARN: (IMPLF-200):	Pin 'A' in macro 'NAND2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 19:17:12     14s] Type 'man IMPLF-200' for more detail.
[12/01 19:17:12     14s] **WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
[12/01 19:17:12     14s] To increase the message display limit, refer to the product command reference manual.
[12/01 19:17:12     14s] **WARN: (IMPLF-200):	Pin 'S' in macro 'MUX2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 19:17:12     14s] Type 'man IMPLF-200' for more detail.
[12/01 19:17:12     14s] **WARN: (IMPLF-200):	Pin 'B' in macro 'MUX2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 19:17:12     14s] Type 'man IMPLF-200' for more detail.
[12/01 19:17:12     14s] **WARN: (IMPLF-200):	Pin 'A' in macro 'MUX2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 19:17:12     14s] Type 'man IMPLF-200' for more detail.
[12/01 19:17:12     14s] **WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
[12/01 19:17:12     14s] To increase the message display limit, refer to the product command reference manual.
[12/01 19:17:12     14s] 
[12/01 19:17:12     14s] viaInitial starts at Thu Dec  1 19:17:12 2022
viaInitial ends at Thu Dec  1 19:17:12 2022

##  Check design process and node:  
##  Both design process and tech node are not set.

[12/01 19:17:12     14s] Loading view definition file from CONF/project.view
[12/01 19:17:12     14s] Starting library reading in 'Multi-threaded flow' (with '16' threads)
[12/01 19:17:12     14s] Reading wc timing library /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ss_nldm.lib.
[12/01 19:17:12     14s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ss_nldm.lib)
[12/01 19:17:12     14s] Read 21 cells in library sclib_tsmc180_ss.
[12/01 19:17:12     14s] Reading wc timing library /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ss_nldm.lib.
[12/01 19:17:12     14s] **WARN: (TECHLIB-302):	No function defined for cell 'pad_vdd'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ss_nldm.lib)
[12/01 19:17:12     14s] **WARN: (TECHLIB-302):	No function defined for cell 'pad_gnd'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ss_nldm.lib)
[12/01 19:17:12     14s] **WARN: (TECHLIB-302):	No function defined for cell 'pad_ana'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ss_nldm.lib)
[12/01 19:17:12     14s] Read 6 cells in library padlib_tsmc180_ss.
[12/01 19:17:12     14s] Reading wc timing library /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf2hs8x8/rf2hsm1wm1_slow_syn.lib.
[12/01 19:17:12     14s] Read 1 cells in library USERLIB.
[12/01 19:17:12     14s] Library reading multithread flow ended.
[12/01 19:17:12     14s] Starting library reading in 'Multi-threaded flow' (with '16' threads)
[12/01 19:17:12     14s] Reading bc timing library /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ff_nldm.lib.
[12/01 19:17:12     14s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ff_nldm.lib)
[12/01 19:17:12     14s] Read 21 cells in library sclib_tsmc180_ff.
[12/01 19:17:12     14s] Reading bc timing library /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ff_nldm.lib.
[12/01 19:17:12     14s] **WARN: (TECHLIB-302):	No function defined for cell 'pad_vdd'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ff_nldm.lib)
[12/01 19:17:12     14s] **WARN: (TECHLIB-302):	No function defined for cell 'pad_gnd'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ff_nldm.lib)
[12/01 19:17:12     14s] **WARN: (TECHLIB-302):	No function defined for cell 'pad_ana'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ff_nldm.lib)
[12/01 19:17:12     14s] Read 6 cells in library padlib_tsmc180_ff.
[12/01 19:17:12     14s] Reading bc timing library /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf2hs8x8/rf2hsm1wm1_fast@-40C_syn.lib.
[12/01 19:17:12     14s] Read 1 cells in library USERLIB.
[12/01 19:17:12     14s] Library reading multithread flow ended.
[12/01 19:17:12     14s] Ending "PreSetAnalysisView" (total cpu=0:00:00.4, real=0:00:00.0, peak res=915.9M, current mem=814.1M)
[12/01 19:17:12     14s] *** End library_loading (cpu=0.01min, real=0.00min, mem=301.0M, fe_cpu=0.25min, fe_real=1.03min, fe_mem=1070.1M) ***
[12/01 19:17:12     14s] #% Begin Load netlist data ... (date=12/01 19:17:12, mem=813.1M)
[12/01 19:17:12     14s] *** Begin netlist parsing (mem=1070.1M) ***
[12/01 19:17:12     14s] Pin 'pad' of cell 'pad_ana' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[12/01 19:17:12     14s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'rf2hsm1wm1' is defined in LEF but not in the timing library.
[12/01 19:17:12     14s] Type 'man IMPVL-159' for more detail.
[12/01 19:17:12     14s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'rf2hsm1wm1' is defined in LEF but not in the timing library.
[12/01 19:17:12     14s] Type 'man IMPVL-159' for more detail.
[12/01 19:17:12     14s] Created 28 new cells from 6 timing libraries.
[12/01 19:17:12     14s] Reading netlist ...
[12/01 19:17:12     14s] Backslashed names will retain backslash and a trailing blank character.
[12/01 19:17:12     14s] Keeping previous port order for module pad_in.
[12/01 19:17:12     14s] Keeping previous port order for module pad_out.
[12/01 19:17:12     14s] Keeping previous port order for module pad_bidirhe.
[12/01 19:17:12     14s] Keeping previous port order for module pad_vdd.
[12/01 19:17:12     14s] Keeping previous port order for module pad_gnd.
[12/01 19:17:12     14s] Keeping previous port order for module pad_ana.
[12/01 19:17:12     15s] Reading verilog netlist '../design_compiler/HDL/GATE/MAU_mapped_pads.v'
[12/01 19:17:12     15s] 
[12/01 19:17:12     15s] *** Memory Usage v#1 (Current mem = 1107.117M, initial mem = 290.191M) ***
[12/01 19:17:12     15s] *** End netlist parsing (cpu=0:00:00.3, real=0:00:00.0, mem=1107.1M) ***
[12/01 19:17:12     15s] #% End Load netlist data ... (date=12/01 19:17:12, total cpu=0:00:00.3, real=0:00:00.0, peak res=852.3M, current mem=852.3M)
[12/01 19:17:12     15s] Ignoring unreferenced cell pad_bidirhe_buffered.
[12/01 19:17:12     15s] Warning: The top level cell is ambiguous.
[12/01 19:17:12     15s] Setting top level cell to be MAU_top_pads.
[12/01 19:17:12     15s] Hooked 56 DB cells to tlib cells.
[12/01 19:17:12     15s] Ending "BindLib:" (total cpu=0:00:00.0, real=0:00:00.0, peak res=855.2M, current mem=855.2M)
[12/01 19:17:13     15s] Starting recursive module instantiation check.
[12/01 19:17:13     15s] No recursion found.
[12/01 19:17:13     15s] Building hierarchical netlist for Cell MAU_top_pads ...
[12/01 19:17:13     15s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[12/01 19:17:13     15s] Type 'man IMPECO-560' for more detail.
[12/01 19:17:13     15s] *** Netlist is NOT unique.
[12/01 19:17:13     15s] Setting Std. cell height to 7840 DBU (smallest netlist inst).
[12/01 19:17:13     15s] ** info: there are 281 modules.
[12/01 19:17:13     15s] ** info: there are 94957 stdCell insts.
[12/01 19:17:13     15s] ** info: there are 33 Pad insts.
[12/01 19:17:13     15s] 
[12/01 19:17:13     15s] *** Memory Usage v#1 (Current mem = 1159.031M, initial mem = 290.191M) ***
[12/01 19:17:13     15s] Initializing I/O assignment ...
[12/01 19:17:13     15s] Adjusting Core to Left to: 0.3200. Core to Bottom to: 0.3200.
[12/01 19:17:13     15s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/01 19:17:13     15s] Type 'man IMPFP-3961' for more detail.
[12/01 19:17:13     15s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/01 19:17:13     15s] Type 'man IMPFP-3961' for more detail.
[12/01 19:17:13     15s] Start create_tracks
[12/01 19:17:13     15s] Generated pitch 1.12 in METAL6 is different from 0.9 defined in technology file in preferred direction.
[12/01 19:17:13     15s] Set Default Net Delay as 1000 ps.
[12/01 19:17:13     15s] Set Default Net Load as 0.5 pF. 
[12/01 19:17:13     15s] Set Default Input Pin Transition as 0.1 ps.
[12/01 19:17:13     15s] Pre-connect netlist-defined P/G connections...
[12/01 19:17:13     15s]   Updated 0 instances.
[12/01 19:17:13     15s] Extraction setup Started 
[12/01 19:17:13     15s] 
[12/01 19:17:13     15s] Trim Metal Layers:
[12/01 19:17:13     15s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[12/01 19:17:13     15s] Reading Capacitance Table File /research/ece/lnis-teaching/Designkits/tsmc180nm/pdk/captable/t018lo_1p6m_typical.captable ...
[12/01 19:17:13     15s] Reading Capacitance Table File /research/ece/lnis-teaching/Designkits/tsmc180nm/pdk/captable/t018lo_1p6m_typical.captable ...
[12/01 19:17:13     15s] Importing multi-corner RC tables ... 
[12/01 19:17:13     15s] Summary of Active RC-Corners : 
[12/01 19:17:13     15s]  
[12/01 19:17:13     15s]  Analysis View: wc
[12/01 19:17:13     15s]     RC-Corner Name        : wc
[12/01 19:17:13     15s]     RC-Corner Index       : 0
[12/01 19:17:13     15s]     RC-Corner Temperature : 25 Celsius
[12/01 19:17:13     15s]     RC-Corner Cap Table   : '/research/ece/lnis-teaching/Designkits/tsmc180nm/pdk/captable/t018lo_1p6m_typical.captable'
[12/01 19:17:13     15s]     RC-Corner PreRoute Res Factor         : 1
[12/01 19:17:13     15s]     RC-Corner PreRoute Cap Factor         : 1
[12/01 19:17:13     15s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[12/01 19:17:13     15s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[12/01 19:17:13     15s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[12/01 19:17:13     15s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[12/01 19:17:13     15s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[12/01 19:17:13     15s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[12/01 19:17:13     15s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[12/01 19:17:13     15s]  
[12/01 19:17:13     15s]  Analysis View: bc
[12/01 19:17:13     15s]     RC-Corner Name        : bc
[12/01 19:17:13     15s]     RC-Corner Index       : 1
[12/01 19:17:13     15s]     RC-Corner Temperature : 25 Celsius
[12/01 19:17:13     15s]     RC-Corner Cap Table   : '/research/ece/lnis-teaching/Designkits/tsmc180nm/pdk/captable/t018lo_1p6m_typical.captable'
[12/01 19:17:13     15s]     RC-Corner PreRoute Res Factor         : 1
[12/01 19:17:13     15s]     RC-Corner PreRoute Cap Factor         : 1
[12/01 19:17:13     15s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[12/01 19:17:13     15s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[12/01 19:17:13     15s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[12/01 19:17:13     15s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[12/01 19:17:13     15s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[12/01 19:17:13     15s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[12/01 19:17:13     15s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[12/01 19:17:13     15s] 
[12/01 19:17:13     15s] Trim Metal Layers:
[12/01 19:17:13     15s] LayerId::1 widthSet size::4
[12/01 19:17:13     15s] LayerId::2 widthSet size::4
[12/01 19:17:13     15s] LayerId::3 widthSet size::4
[12/01 19:17:13     15s] LayerId::4 widthSet size::4
[12/01 19:17:13     15s] LayerId::5 widthSet size::4
[12/01 19:17:13     15s] LayerId::6 widthSet size::3
[12/01 19:17:13     15s] Updating RC grid for preRoute extraction ...
[12/01 19:17:13     15s] eee: pegSigSF::1.070000
[12/01 19:17:13     15s] Initializing multi-corner capacitance tables ... 
[12/01 19:17:13     15s] Initializing multi-corner resistance tables ...
[12/01 19:17:13     15s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/01 19:17:13     15s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/01 19:17:13     15s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/01 19:17:13     15s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/01 19:17:13     15s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/01 19:17:13     15s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/01 19:17:13     15s] {RT wc 0 6 6 {5 0} 1}
[12/01 19:17:13     15s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.000000 ; newSi: 0.000000 ; pMod: 82 ; 
[12/01 19:17:13     15s] *Info: initialize multi-corner CTS.
[12/01 19:17:13     16s] Ending "SetAnalysisView" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1140.2M, current mem=928.4M)
[12/01 19:17:13     16s] Reading timing constraints file '../design_compiler/SDC/MAU_mapped.sdc' ...
[12/01 19:17:13     16s] Current (total cpu=0:00:16.1, real=0:01:03, peak res=1153.0M, current mem=1153.0M)
[12/01 19:17:13     16s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../design_compiler/SDC/MAU_mapped.sdc, Line 8).
[12/01 19:17:13     16s] 
[12/01 19:17:13     16s] INFO (CTE): Reading of timing constraints file ../design_compiler/SDC/MAU_mapped.sdc completed, with 1 WARNING
[12/01 19:17:13     16s] WARNING (CTE-25): Line: 9 of File ../design_compiler/SDC/MAU_mapped.sdc : Skipped unsupported command: set_max_area
[12/01 19:17:13     16s] 
[12/01 19:17:13     16s] 
[12/01 19:17:13     16s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1159.8M, current mem=1159.8M)
[12/01 19:17:13     16s] Current (total cpu=0:00:16.2, real=0:01:03, peak res=1159.8M, current mem=1159.8M)
[12/01 19:17:13     16s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[12/01 19:17:13     16s] 
[12/01 19:17:13     16s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[12/01 19:17:13     16s] Summary for sequential cells identification: 
[12/01 19:17:13     16s]   Identified SBFF number: 4
[12/01 19:17:13     16s]   Identified MBFF number: 0
[12/01 19:17:13     16s]   Identified SB Latch number: 0
[12/01 19:17:13     16s]   Identified MB Latch number: 0
[12/01 19:17:13     16s]   Not identified SBFF number: 0
[12/01 19:17:13     16s]   Not identified MBFF number: 0
[12/01 19:17:13     16s]   Not identified SB Latch number: 0
[12/01 19:17:13     16s]   Not identified MB Latch number: 0
[12/01 19:17:13     16s]   Number of sequential cells which are not FFs: 0
[12/01 19:17:13     16s] Total number of combinational cells: 17
[12/01 19:17:13     16s] Total number of sequential cells: 4
[12/01 19:17:13     16s] Total number of tristate cells: 0
[12/01 19:17:13     16s] Total number of level shifter cells: 0
[12/01 19:17:13     16s] Total number of power gating cells: 0
[12/01 19:17:13     16s] Total number of isolation cells: 0
[12/01 19:17:13     16s] Total number of power switch cells: 0
[12/01 19:17:13     16s] Total number of pulse generator cells: 0
[12/01 19:17:13     16s] Total number of always on buffers: 0
[12/01 19:17:13     16s] Total number of retention cells: 0
[12/01 19:17:13     16s] List of usable buffers: BUFX1
[12/01 19:17:13     16s] Total number of usable buffers: 1
[12/01 19:17:13     16s] List of unusable buffers:
[12/01 19:17:13     16s] Total number of unusable buffers: 0
[12/01 19:17:13     16s] List of usable inverters: INVX2 INVX1 INVX16 INVX32 INVX4 INVX8
[12/01 19:17:13     16s] Total number of usable inverters: 6
[12/01 19:17:13     16s] List of unusable inverters:
[12/01 19:17:13     16s] Total number of unusable inverters: 0
[12/01 19:17:13     16s] List of identified usable delay cells:
[12/01 19:17:13     16s] Total number of identified usable delay cells: 0
[12/01 19:17:13     16s] List of identified unusable delay cells:
[12/01 19:17:13     16s] Total number of identified unusable delay cells: 0
[12/01 19:17:13     16s] 
[12/01 19:17:13     16s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[12/01 19:17:13     16s] No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
[12/01 19:17:13     16s] 
[12/01 19:17:13     16s] TimeStamp Deleting Cell Server Begin ...
[12/01 19:17:13     16s] 
[12/01 19:17:13     16s] TimeStamp Deleting Cell Server End ...
[12/01 19:17:13     16s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1189.4M, current mem=1189.4M)
[12/01 19:17:13     16s] 
[12/01 19:17:13     16s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/01 19:17:13     16s] Summary for sequential cells identification: 
[12/01 19:17:13     16s]   Identified SBFF number: 4
[12/01 19:17:13     16s]   Identified MBFF number: 0
[12/01 19:17:13     16s]   Identified SB Latch number: 0
[12/01 19:17:13     16s]   Identified MB Latch number: 0
[12/01 19:17:13     16s]   Not identified SBFF number: 0
[12/01 19:17:13     16s]   Not identified MBFF number: 0
[12/01 19:17:13     16s]   Not identified SB Latch number: 0
[12/01 19:17:13     16s]   Not identified MB Latch number: 0
[12/01 19:17:13     16s]   Number of sequential cells which are not FFs: 0
[12/01 19:17:13     16s]  Visiting view : wc
[12/01 19:17:13     16s]    : PowerDomain = none : Weighted F : unweighted  = 40.90 (1.000) with rcCorner = 0
[12/01 19:17:13     16s]    : PowerDomain = none : Weighted F : unweighted  = 38.70 (1.000) with rcCorner = -1
[12/01 19:17:13     16s]  Visiting view : bc
[12/01 19:17:13     16s]    : PowerDomain = none : Weighted F : unweighted  = 22.20 (1.000) with rcCorner = 1
[12/01 19:17:13     16s]    : PowerDomain = none : Weighted F : unweighted  = 19.20 (1.000) with rcCorner = -1
[12/01 19:17:13     16s] TLC MultiMap info (StdDelay):
[12/01 19:17:13     16s]   : bc + bc + 1 + no RcCorner := 19.2ps
[12/01 19:17:13     16s]   : bc + bc + 1 + bc := 22.2ps
[12/01 19:17:13     16s]   : wc + wc + 1 + no RcCorner := 38.7ps
[12/01 19:17:13     16s]   : wc + wc + 1 + wc := 40.9ps
[12/01 19:17:13     16s]  Setting StdDelay to: 40.9ps
[12/01 19:17:13     16s] 
[12/01 19:17:13     16s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/01 19:17:13     16s] **WARN: (IMPSYC-2):	Timing information is not defined for cell pad_corner; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[12/01 19:17:13     16s] Type 'man IMPSYC-2' for more detail.
[12/01 19:17:13     16s] 
[12/01 19:17:13     16s] *** Summary of all messages that are not suppressed in this session:
[12/01 19:17:13     16s] Severity  ID               Count  Summary                                  
[12/01 19:17:13     16s] WARNING   IMPLF-58             1  MACRO '%s' has been found in the databas...
[12/01 19:17:13     16s] WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
[12/01 19:17:13     16s] WARNING   IMPLF-200           40  Pin '%s' in macro '%s' has no ANTENNAGAT...
[12/01 19:17:13     16s] WARNING   IMPLF-201           34  Pin '%s' in macro '%s' has no ANTENNADIF...
[12/01 19:17:13     16s] WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
[12/01 19:17:13     16s] WARNING   IMPSYC-2             1  Timing information is not defined for ce...
[12/01 19:17:13     16s] WARNING   IMPVL-159            2  Pin '%s' of cell '%s' is defined in LEF ...
[12/01 19:17:13     16s] WARNING   IMPECO-560           1  The netlist is not unique, because the m...
[12/01 19:17:13     16s] WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
[12/01 19:17:13     16s] WARNING   TECHLIB-302          8  No function defined for cell '%s'. The c...
[12/01 19:17:13     16s] *** Message Summary: 91 warning(s), 0 error(s)
[12/01 19:17:13     16s] 
[12/01 19:18:04     20s] <CMD> floorPlan -site core7T -r 0.7 20 20 20 20
[12/01 19:18:04     20s] **ERROR: (IMPSYC-989):	Syntax error after -r.

[12/01 19:18:19     20s] <CMD> floorPlan -site core7T -r 1 0.7 20 20 20 20
[12/01 19:18:19     21s] Adjusting Core to Left to: 20.4800. Core to Bottom to: 20.4800.
[12/01 19:18:19     21s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/01 19:18:19     21s] Type 'man IMPFP-3961' for more detail.
[12/01 19:18:19     21s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/01 19:18:19     21s] Type 'man IMPFP-3961' for more detail.
[12/01 19:18:19     21s] Start create_tracks
[12/01 19:18:19     21s] Generated pitch 1.12 in METAL6 is different from 0.9 defined in technology file in preferred direction.
[12/01 19:18:29     21s] <CMD> setPreference MinFPModuleSize 1
[12/01 19:18:35     22s] <CMD> setDrawView fplan
[12/01 19:18:36     22s] <CMD> zoomBox 199.04250 227.01250 1230.51650 1463.90100
[12/01 19:18:36     22s] <CMD> zoomBox -89.81750 -288.90550 1886.16300 2080.58450
[12/01 19:18:36     22s] <CMD> zoomBox 199.04250 227.01250 1230.51650 1463.90100
[12/01 19:18:37     22s] <CMD> zoomBox 286.58200 383.36200 1031.82200 1277.01400
[12/01 19:18:37     22s] <CMD> zoomBox 77.88000 10.61050 1505.52650 1722.56800
[12/01 19:18:37     22s] <CMD> zoomBox -0.60400 -127.72200 1678.98000 1886.34550
[12/01 19:18:38     22s] <CMD> zoomBox -503.78200 -994.06200 2713.77400 2864.25900
[12/01 19:18:40     23s] <CMD> pan -1006.91650 -494.85650
[12/01 19:18:41     23s] <CMD> zoomBox -1454.18350 -638.35300 521.79850 1731.13900
[12/01 19:18:42     23s] <CMD> zoomBox -1411.19100 -332.02700 -379.71550 904.86350
[12/01 19:18:42     23s] <CMD> zoomBox -1388.74900 -172.12250 -850.31200 473.54250
[12/01 19:18:43     23s] <CMD> zoomBox -1375.11550 -74.97800 -1136.20750 211.50750
[12/01 19:18:43     23s] <CMD> zoomBox -1366.60100 -39.24200 -1241.88900 110.30600
[12/01 19:18:44     23s] <CMD> pan -66.52500 1325.05300
[12/01 19:18:44     23s] <CMD> zoomBox -1528.52350 -86.53100 -1247.45300 250.51350
[12/01 19:18:45     23s] <CMD> zoomBox -1619.53450 -142.48250 -1161.85800 406.33850
[12/01 19:18:45     23s] <CMD> zoomBox -1845.70750 -269.44550 -968.94250 781.92400
[12/01 19:18:46     23s] <CMD> zoomBox -2045.93750 -359.50150 -832.42200 1095.68150
[12/01 19:18:47     24s] <CMD> pan 764.70500 1819.35300
[12/01 19:18:47     24s] <CMD> zoomBox -1532.63100 -536.71650 1202.32850 2742.90050
[12/01 19:18:48     24s] <CMD> pan 295.67100 945.33900
[12/01 19:18:49     24s] <CMD> zoomBox -1607.53200 -1675.66500 2177.87900 2863.59750
[12/01 19:18:50     24s] <CMD> pan -166.92400 357.25450
[12/01 19:18:51     24s] <CMD> pan 263.84800 524.17850
[12/01 19:19:24     27s] <CMD> clearGlobalNets
[12/01 19:19:24     27s] Pre-connect netlist-defined P/G connections...
[12/01 19:19:24     27s]   Updated 0 instances.
[12/01 19:19:24     27s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -instanceBasename * -hierarchicalInstance {}
[12/01 19:19:24     27s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -instanceBasename * -hierarchicalInstance {}
[12/01 19:19:39     28s] <CMD> set sprCreateIeRingOffset 1.0
[12/01 19:19:39     28s] <CMD> set sprCreateIeRingThreshold 1.0
[12/01 19:19:39     28s] <CMD> set sprCreateIeRingJogDistance 1.0
[12/01 19:19:39     28s] <CMD> set sprCreateIeRingLayers {}
[12/01 19:19:39     28s] <CMD> set sprCreateIeRingOffset 1.0
[12/01 19:19:39     28s] <CMD> set sprCreateIeRingThreshold 1.0
[12/01 19:19:39     28s] <CMD> set sprCreateIeRingJogDistance 1.0
[12/01 19:19:39     28s] <CMD> set sprCreateIeRingLayers {}
[12/01 19:19:39     28s] <CMD> set sprCreateIeStripeWidth 10.0
[12/01 19:19:39     28s] <CMD> set sprCreateIeStripeThreshold 1.0
[12/01 19:19:39     28s] <CMD> set sprCreateIeStripeWidth 10.0
[12/01 19:19:39     28s] <CMD> set sprCreateIeStripeThreshold 1.0
[12/01 19:19:39     28s] <CMD> set sprCreateIeRingOffset 1.0
[12/01 19:19:39     28s] <CMD> set sprCreateIeRingThreshold 1.0
[12/01 19:19:39     28s] <CMD> set sprCreateIeRingJogDistance 1.0
[12/01 19:19:39     28s] <CMD> set sprCreateIeRingLayers {}
[12/01 19:19:39     28s] <CMD> set sprCreateIeStripeWidth 10.0
[12/01 19:19:39     28s] <CMD> set sprCreateIeStripeThreshold 1.0
[12/01 19:20:17     31s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer METAL6 -stacked_via_bottom_layer METAL1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[12/01 19:20:17     31s] The ring targets are set to core/block ring wires.
[12/01 19:20:17     31s] addRing command will consider rows while creating rings.
[12/01 19:20:17     31s] addRing command will disallow rings to go over rows.
[12/01 19:20:17     31s] addRing command will ignore shorts while creating rings.
[12/01 19:20:17     31s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top METAL5 bottom METAL5 left METAL4 right METAL4} -width {top 4 bottom 4 left 4 right 4} -spacing {top 4 bottom 4 left 4 right 4} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[12/01 19:20:17     31s] 
[12/01 19:20:17     31s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1634.1M)
[12/01 19:20:17     31s] Ring generation is complete.
[12/01 19:20:17     31s] vias are now being generated.
[12/01 19:20:17     31s] addRing created 8 wires.
[12/01 19:20:17     31s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[12/01 19:20:17     31s] +--------+----------------+----------------+
[12/01 19:20:17     31s] |  Layer |     Created    |     Deleted    |
[12/01 19:20:17     31s] +--------+----------------+----------------+
[12/01 19:20:17     31s] | METAL4 |        4       |       NA       |
[12/01 19:20:17     31s] |  VIA45 |        8       |        0       |
[12/01 19:20:17     31s] | METAL5 |        4       |       NA       |
[12/01 19:20:17     31s] +--------+----------------+----------------+
[12/01 19:20:28     32s] <CMD> set sprCreateIeRingOffset 1.0
[12/01 19:20:28     32s] <CMD> set sprCreateIeRingThreshold 1.0
[12/01 19:20:28     32s] <CMD> set sprCreateIeRingJogDistance 1.0
[12/01 19:20:28     32s] <CMD> set sprCreateIeRingLayers {}
[12/01 19:20:28     32s] <CMD> set sprCreateIeRingOffset 1.0
[12/01 19:20:28     32s] <CMD> set sprCreateIeRingThreshold 1.0
[12/01 19:20:28     32s] <CMD> set sprCreateIeRingJogDistance 1.0
[12/01 19:20:28     32s] <CMD> set sprCreateIeRingLayers {}
[12/01 19:20:28     32s] <CMD> set sprCreateIeStripeWidth 10.0
[12/01 19:20:28     32s] <CMD> set sprCreateIeStripeThreshold 1.0
[12/01 19:20:28     32s] <CMD> set sprCreateIeStripeWidth 10.0
[12/01 19:20:28     32s] <CMD> set sprCreateIeStripeThreshold 1.0
[12/01 19:20:28     32s] <CMD> set sprCreateIeRingOffset 1.0
[12/01 19:20:28     32s] <CMD> set sprCreateIeRingThreshold 1.0
[12/01 19:20:28     32s] <CMD> set sprCreateIeRingJogDistance 1.0
[12/01 19:20:28     32s] <CMD> set sprCreateIeRingLayers {}
[12/01 19:20:28     32s] <CMD> set sprCreateIeStripeWidth 10.0
[12/01 19:20:28     32s] <CMD> set sprCreateIeStripeThreshold 1.0
[12/01 19:20:56     34s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer METAL6 -stacked_via_bottom_layer METAL1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[12/01 19:20:56     34s] addStripe will allow jog to connect padcore ring and block ring.
[12/01 19:20:56     34s] 
[12/01 19:20:56     34s] Stripes will stop at the boundary of the specified area.
[12/01 19:20:56     34s] When breaking rings, the power planner will consider the existence of blocks.
[12/01 19:20:56     34s] Stripes will not extend to closest target.
[12/01 19:20:56     34s] The power planner will set stripe antenna targets to none (no trimming allowed).
[12/01 19:20:56     34s] Stripes will not be created over regions without power planning wires.
[12/01 19:20:56     34s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[12/01 19:20:56     34s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[12/01 19:20:56     34s] Offset for stripe breaking is set to 0.
[12/01 19:20:56     34s] <CMD> addStripe -nets {VDD VSS} -layer METAL4 -direction vertical -width 2 -spacing 2 -number_of_sets 2 -start_from left -start_offset 50 -stop_offset 50 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit METAL6 -padcore_ring_bottom_layer_limit METAL1 -block_ring_top_layer_limit METAL6 -block_ring_bottom_layer_limit METAL1 -use_wire_group 0 -snap_wire_center_to_grid None
[12/01 19:20:56     34s] 
[12/01 19:20:56     34s] Initialize fgc environment(mem: 1639.0M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1639.0M)
[12/01 19:20:56     34s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1639.0M)
[12/01 19:20:56     34s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1639.0M)
[12/01 19:20:56     34s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1639.0M)
[12/01 19:20:56     34s] Starting stripe generation ...
[12/01 19:20:56     34s] Non-Default Mode Option Settings :
[12/01 19:20:56     34s]   NONE
[12/01 19:20:56     34s] **WARN: (IMPPP-4055):	The run time of addStripe will degrade with multiple cpu setting according to the number of stripe sets, ignore the setting of setMultiCpuUsage in addStripe.
[12/01 19:20:56     34s] Type 'man IMPPP-4055' for more detail.
[12/01 19:20:56     34s] Stripe generation is complete.
[12/01 19:20:56     34s] vias are now being generated.
[12/01 19:20:56     34s] addStripe created 4 wires.
[12/01 19:20:56     34s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[12/01 19:20:56     34s] +--------+----------------+----------------+
[12/01 19:20:56     34s] |  Layer |     Created    |     Deleted    |
[12/01 19:20:56     34s] +--------+----------------+----------------+
[12/01 19:20:56     34s] | METAL4 |        4       |       NA       |
[12/01 19:20:56     34s] |  VIA45 |        8       |        0       |
[12/01 19:20:56     34s] +--------+----------------+----------------+
[12/01 19:21:28     37s] <CMD> setSrouteMode -viaConnectToShape { noshape }
[12/01 19:21:28     37s] <CMD> sroute -connect { blockPin corePin } -layerChangeRange { METAL1(1) METAL6(6) } -blockPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -allowJogging 1 -crossoverViaLayerRange { METAL1(1) METAL6(6) } -nets { VDD VSS } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { METAL1(1) METAL6(6) }
[12/01 19:21:28     37s] *** Begin SPECIAL ROUTE on Thu Dec  1 19:21:28 2022 ***
[12/01 19:21:28     37s] SPECIAL ROUTE ran on directory: /home/u1081888/Matrix-Processing-Unit/tsmc_template/innovus
[12/01 19:21:28     37s] SPECIAL ROUTE ran on machine: lab1-15.eng.utah.edu (Linux 4.18.0-372.19.1.el8_6.x86_64 x86_64 2.90Ghz)
[12/01 19:21:28     37s] 
[12/01 19:21:28     37s] Begin option processing ...
[12/01 19:21:28     37s] srouteConnectPowerBump set to false
[12/01 19:21:28     37s] routeSelectNet set to "VDD VSS"
[12/01 19:21:28     37s] routeSpecial set to true
[12/01 19:21:28     37s] srouteBlockPin set to "useLef"
[12/01 19:21:28     37s] srouteBottomLayerLimit set to 1
[12/01 19:21:28     37s] srouteBottomTargetLayerLimit set to 1
[12/01 19:21:28     37s] srouteConnectConverterPin set to false
[12/01 19:21:28     37s] srouteConnectPadPin set to false
[12/01 19:21:28     37s] srouteConnectStripe set to false
[12/01 19:21:28     37s] srouteCrossoverViaBottomLayer set to 1
[12/01 19:21:28     37s] srouteCrossoverViaTopLayer set to 6
[12/01 19:21:28     37s] srouteFollowCorePinEnd set to 3
[12/01 19:21:28     37s] srouteFollowPadPin set to false
[12/01 19:21:28     37s] srouteJogControl set to "preferWithChanges differentLayer"
[12/01 19:21:28     37s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[12/01 19:21:28     37s] sroutePadPinAllPorts set to true
[12/01 19:21:28     37s] sroutePreserveExistingRoutes set to true
[12/01 19:21:28     37s] srouteRoutePowerBarPortOnBothDir set to true
[12/01 19:21:28     37s] srouteStopBlockPin set to "nearestTarget"
[12/01 19:21:28     37s] srouteTopLayerLimit set to 6
[12/01 19:21:28     37s] srouteTopTargetLayerLimit set to 6
[12/01 19:21:28     37s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2721.00 megs.
[12/01 19:21:28     37s] 
[12/01 19:21:28     37s] Reading DB technology information...
[12/01 19:21:28     37s] Finished reading DB technology information.
[12/01 19:21:28     37s] Reading floorplan and netlist information...
[12/01 19:21:28     37s] Finished reading floorplan and netlist information.
[12/01 19:21:28     37s] Read in 13 layers, 6 routing layers, 1 overlap layer
[12/01 19:21:28     37s] Read in 32 macros, 22 used
[12/01 19:21:28     37s] Read in 50 components
[12/01 19:21:28     37s]   17 core components: 17 unplaced, 0 placed, 0 fixed
[12/01 19:21:28     37s]   29 pad components: 0 unplaced, 29 placed, 0 fixed
[12/01 19:21:28     37s]   4 other components: 0 unplaced, 4 placed, 0 fixed
[12/01 19:21:28     37s] Read in 27 logical pins
[12/01 19:21:28     37s] Read in 27 nets
[12/01 19:21:28     37s] Read in 2 special nets, 2 routed
[12/01 19:21:28     37s] Read in 100 terminals
[12/01 19:21:28     37s] 2 nets selected.
[12/01 19:21:28     37s] 
[12/01 19:21:28     37s] Begin power routing ...
[12/01 19:21:28     37s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[12/01 19:21:28     37s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[12/01 19:21:28     37s] CPU time for FollowPin 0 seconds
[12/01 19:21:28     37s] CPU time for FollowPin 0 seconds
[12/01 19:21:28     37s]   Number of Block ports routed: 0
[12/01 19:21:28     37s]   Number of Core ports routed: 678
[12/01 19:21:28     37s]   Number of Power Bump ports routed: 0
[12/01 19:21:28     37s]   Number of Followpin connections: 339
[12/01 19:21:28     37s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2734.00 megs.
[12/01 19:21:28     37s] 
[12/01 19:21:28     37s] 
[12/01 19:21:28     37s] 
[12/01 19:21:28     37s]  Begin updating DB with routing results ...
[12/01 19:21:28     37s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[12/01 19:21:28     37s] Pin and blockage extraction finished
[12/01 19:21:28     37s] 
[12/01 19:21:28     37s] sroute created 1017 wires.
[12/01 19:21:28     37s] ViaGen created 2034 vias, deleted 0 via to avoid violation.
[12/01 19:21:28     37s] +--------+----------------+----------------+
[12/01 19:21:28     37s] |  Layer |     Created    |     Deleted    |
[12/01 19:21:28     37s] +--------+----------------+----------------+
[12/01 19:21:28     37s] | METAL1 |      1017      |       NA       |
[12/01 19:21:28     37s] |  VIA12 |       678      |        0       |
[12/01 19:21:28     37s] |  VIA23 |       678      |        0       |
[12/01 19:21:28     37s] |  VIA34 |       678      |        0       |
[12/01 19:21:28     37s] +--------+----------------+----------------+
[12/01 19:21:31     37s] <CMD> zoomBox -4864.19000 -3801.20450 3667.17300 6429.14950
[12/01 19:21:32     37s] <CMD> zoomBox -1549.45050 -1249.32850 2235.96150 3289.93500
[12/01 19:21:32     37s] <CMD> zoomBox -111.63200 -135.02050 1567.97600 1879.07550
[12/01 19:21:33     37s] <CMD> zoomBox 526.33550 359.40400 1271.58700 1253.06950
[12/01 19:21:33     37s] <CMD> zoomBox -314.01300 -291.86700 1661.99850 2077.66050
[12/01 19:21:34     37s] <CMD> zoomBox -1161.75850 -948.87000 2055.84700 2909.51050
[12/01 19:21:35     37s] <CMD> zoomBox -1539.76200 -1236.41150 2245.65650 3302.86000
[12/01 19:21:52     39s] <CMD> saveDesign DBS/mau_fplan_power.enc
[12/01 19:21:52     39s] #% Begin save design ... (date=12/01 19:21:52, mem=1302.4M)
[12/01 19:21:52     39s] % Begin Save ccopt configuration ... (date=12/01 19:21:52, mem=1305.3M)
[12/01 19:21:52     39s] % End Save ccopt configuration ... (date=12/01 19:21:52, total cpu=0:00:00.0, real=0:00:00.0, peak res=1307.1M, current mem=1307.1M)
[12/01 19:21:52     39s] % Begin Save netlist data ... (date=12/01 19:21:52, mem=1307.1M)
[12/01 19:21:52     39s] Writing Binary DB to DBS/mau_fplan_power.enc.dat/vbin/MAU_top_pads.v.bin in multi-threaded mode...
[12/01 19:21:52     39s] % End Save netlist data ... (date=12/01 19:21:52, total cpu=0:00:00.2, real=0:00:00.0, peak res=1330.9M, current mem=1312.0M)
[12/01 19:21:52     39s] Saving symbol-table file in separate thread ...
[12/01 19:21:52     39s] Saving congestion map file in separate thread ...
[12/01 19:21:52     39s] % Begin Save AAE data ... (date=12/01 19:21:52, mem=1313.9M)
[12/01 19:21:52     39s] Saving AAE Data ...
[12/01 19:21:52     39s] % End Save AAE data ... (date=12/01 19:21:52, total cpu=0:00:00.0, real=0:00:00.0, peak res=1313.9M, current mem=1313.9M)
[12/01 19:21:52     39s] Saving congestion map file DBS/mau_fplan_power.enc.dat/MAU_top_pads.route.congmap.gz ...
[12/01 19:21:52     39s] Saving preference file DBS/mau_fplan_power.enc.dat/gui.pref.tcl ...
[12/01 19:21:52     39s] Saving mode setting ...
[12/01 19:21:53     39s] Saving global file ...
[12/01 19:21:53     39s] Saving Drc markers ...
[12/01 19:21:53     39s] ... No Drc file written since there is no markers found.
[12/01 19:21:53     39s] Saving special route data file in separate thread ...
[12/01 19:21:53     39s] Saving PG file in separate thread ...
[12/01 19:21:53     39s] Saving placement file in separate thread ...
[12/01 19:21:53     39s] Saving route file in separate thread ...
[12/01 19:21:53     39s] Saving property file in separate thread ...
[12/01 19:21:53     39s] Saving PG file DBS/mau_fplan_power.enc.dat/MAU_top_pads.pg.gz, version#2, (Created by Innovus v20.15-s105_1 on Thu Dec  1 19:21:53 2022)
[12/01 19:21:53     39s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[12/01 19:21:53     39s] ** Saving stdCellPlacement_binary (version# 2) ...
[12/01 19:21:53     39s] Saving property file DBS/mau_fplan_power.enc.dat/MAU_top_pads.prop
[12/01 19:21:53     39s] Save Adaptive View Pruning View Names to Binary file
[12/01 19:21:53     39s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1722.5M) ***
[12/01 19:21:53     39s] *** Completed savePlace (cpu=0:00:00.1 real=0:00:00.0 mem=1722.5M) ***
[12/01 19:21:53     39s] *** Completed savePGFile (cpu=0:00:00.1 real=0:00:00.0 mem=1722.5M) ***
[12/01 19:21:53     39s] TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
[12/01 19:21:53     39s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[12/01 19:21:53     39s] *** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=1714.5M) ***
[12/01 19:21:53     39s] TAT_INFO: ::saveRoute REAL = 0 : CPU = 0 : MEM = 0.
[12/01 19:21:53     39s] TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
[12/01 19:21:53     39s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[12/01 19:21:53     39s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[12/01 19:21:53     39s] % Begin Save power constraints data ... (date=12/01 19:21:53, mem=1322.9M)
[12/01 19:21:53     39s] % End Save power constraints data ... (date=12/01 19:21:53, total cpu=0:00:00.0, real=0:00:00.0, peak res=1322.9M, current mem=1322.9M)
[12/01 19:21:53     39s] Generated self-contained design mau_fplan_power.enc.dat
[12/01 19:21:54     40s] #% End save design ... (date=12/01 19:21:54, total cpu=0:00:00.8, real=0:00:02.0, peak res=1355.0M, current mem=1323.9M)
[12/01 19:21:54     40s] *** Message Summary: 0 warning(s), 0 error(s)
[12/01 19:21:54     40s] 
[12/01 19:22:46     44s] <CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[12/01 19:22:46     44s] <CMD> setEndCapMode -reset
[12/01 19:22:46     44s] <CMD> setEndCapMode -boundary_tap false
[12/01 19:22:46     44s] <CMD> setNanoRouteMode -quiet -droutePostRouteSpreadWire 1
[12/01 19:22:46     44s] <CMD> setNanoRouteMode -quiet -timingEngine {}
[12/01 19:22:46     44s] <CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {BUFX1 INVX8 INVX4 INVX32 INVX2 INVX16 INVX1} -maxAllowedDelay 1
[12/01 19:22:46     44s] <CMD> setPlaceMode -reset
[12/01 19:22:46     44s] <CMD> setPlaceMode -congEffort auto -timingDriven 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 0 -placeIOPins 1 -moduleAwareSpare 0 -preserveRouting 1 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
[12/01 19:22:51     44s] <CMD> setPlaceMode -fp false
[12/01 19:22:51     44s] <CMD> place_design
[12/01 19:22:51     44s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 2083, percentage of missing scan cell = 0.00% (0 / 2083)
[12/01 19:22:51     45s] ### Time Record (colorize_geometry) is installed.
[12/01 19:22:51     45s] #Start colorize_geometry on Thu Dec  1 19:22:51 2022
[12/01 19:22:51     45s] #
[12/01 19:22:51     45s] ### Time Record (Pre Callback) is installed.
[12/01 19:22:51     45s] ### Time Record (Pre Callback) is uninstalled.
[12/01 19:22:51     45s] ### Time Record (DB Import) is installed.
[12/01 19:22:51     45s] #create default rule from bind_ndr_rule rule=0x7f1802f1b030 0x7f17cb060018
[12/01 19:22:52     45s] #WARNING (NRDB-733) PIN bf in CELL_VIEW MAU_top_pads does not have physical port.
[12/01 19:22:52     45s] #WARNING (NRDB-733) PIN clk in CELL_VIEW MAU_top_pads does not have physical port.
[12/01 19:22:52     45s] #WARNING (NRDB-733) PIN di0 in CELL_VIEW MAU_top_pads does not have physical port.
[12/01 19:22:52     45s] #WARNING (NRDB-733) PIN di1 in CELL_VIEW MAU_top_pads does not have physical port.
[12/01 19:22:52     45s] #WARNING (NRDB-733) PIN di2 in CELL_VIEW MAU_top_pads does not have physical port.
[12/01 19:22:52     45s] #WARNING (NRDB-733) PIN di3 in CELL_VIEW MAU_top_pads does not have physical port.
[12/01 19:22:52     45s] #WARNING (NRDB-733) PIN di4 in CELL_VIEW MAU_top_pads does not have physical port.
[12/01 19:22:52     45s] #WARNING (NRDB-733) PIN di5 in CELL_VIEW MAU_top_pads does not have physical port.
[12/01 19:22:52     45s] #WARNING (NRDB-733) PIN di6 in CELL_VIEW MAU_top_pads does not have physical port.
[12/01 19:22:52     45s] #WARNING (NRDB-733) PIN di7 in CELL_VIEW MAU_top_pads does not have physical port.
[12/01 19:22:52     45s] #WARNING (NRDB-733) PIN do0 in CELL_VIEW MAU_top_pads does not have physical port.
[12/01 19:22:52     45s] #WARNING (NRDB-733) PIN do1 in CELL_VIEW MAU_top_pads does not have physical port.
[12/01 19:22:52     45s] #WARNING (NRDB-733) PIN do2 in CELL_VIEW MAU_top_pads does not have physical port.
[12/01 19:22:52     45s] #WARNING (NRDB-733) PIN do3 in CELL_VIEW MAU_top_pads does not have physical port.
[12/01 19:22:52     45s] #WARNING (NRDB-733) PIN do4 in CELL_VIEW MAU_top_pads does not have physical port.
[12/01 19:22:52     45s] #WARNING (NRDB-733) PIN do5 in CELL_VIEW MAU_top_pads does not have physical port.
[12/01 19:22:52     45s] #WARNING (NRDB-733) PIN do6 in CELL_VIEW MAU_top_pads does not have physical port.
[12/01 19:22:52     45s] #WARNING (NRDB-733) PIN do7 in CELL_VIEW MAU_top_pads does not have physical port.
[12/01 19:22:52     45s] #WARNING (NRDB-733) PIN h0 in CELL_VIEW MAU_top_pads does not have physical port.
[12/01 19:22:52     45s] #WARNING (NRDB-733) PIN h1 in CELL_VIEW MAU_top_pads does not have physical port.
[12/01 19:22:52     45s] #WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
[12/01 19:22:52     45s] #To increase the message display limit, refer to the product command reference manual.
[12/01 19:22:52     45s] ### import design signature (1): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1834212905 placement=538334024 pin_access=1 inst_pattern=1 halo=0
[12/01 19:22:52     45s] ### Time Record (DB Import) is uninstalled.
[12/01 19:22:52     45s] ### Time Record (DB Export) is installed.
[12/01 19:22:52     45s] Extracting standard cell pins and blockage ...... 
[12/01 19:22:52     45s] Pin and blockage extraction finished
[12/01 19:22:52     45s] ### export design design signature (2): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1834212905 placement=538334024 pin_access=1 inst_pattern=1 halo=0
[12/01 19:22:52     45s] ### Time Record (DB Export) is uninstalled.
[12/01 19:22:52     45s] ### Time Record (Post Callback) is installed.
[12/01 19:22:52     45s] ### Time Record (Post Callback) is uninstalled.
[12/01 19:22:52     45s] #
[12/01 19:22:52     45s] #colorize_geometry statistics:
[12/01 19:22:52     45s] #Cpu time = 00:00:00
[12/01 19:22:52     45s] #Elapsed time = 00:00:00
[12/01 19:22:52     45s] #Increased memory = 9.24 (MB)
[12/01 19:22:52     45s] #Total memory = 1347.55 (MB)
[12/01 19:22:52     45s] #Peak memory = 1355.02 (MB)
[12/01 19:22:52     45s] #Number of warnings = 21
[12/01 19:22:52     45s] #Total number of warnings = 21
[12/01 19:22:52     45s] #Number of fails = 0
[12/01 19:22:52     45s] #Total number of fails = 0
[12/01 19:22:52     45s] #Complete colorize_geometry on Thu Dec  1 19:22:52 2022
[12/01 19:22:52     45s] #
[12/01 19:22:52     45s] ### Time Record (colorize_geometry) is uninstalled.
[12/01 19:22:52     45s] ### 
[12/01 19:22:52     45s] ###   Scalability Statistics
[12/01 19:22:52     45s] ### 
[12/01 19:22:52     45s] ### ------------------------+----------------+----------------+----------------+
[12/01 19:22:52     45s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[12/01 19:22:52     45s] ### ------------------------+----------------+----------------+----------------+
[12/01 19:22:52     45s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[12/01 19:22:52     45s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[12/01 19:22:52     45s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[12/01 19:22:52     45s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[12/01 19:22:52     45s] ###   Entire Command        |        00:00:00|        00:00:00|             1.1|
[12/01 19:22:52     45s] ### ------------------------+----------------+----------------+----------------+
[12/01 19:22:52     45s] ### 
[12/01 19:22:52     45s] *** Starting placeDesign default flow ***
[12/01 19:22:52     45s] ### Creating LA Mngr. totSessionCpu=0:00:45.2 mem=1710.4M
[12/01 19:22:52     45s] ### Creating LA Mngr, finished. totSessionCpu=0:00:45.2 mem=1710.4M
[12/01 19:22:52     45s] *** Start deleteBufferTree ***
[12/01 19:22:53     46s] Total CPU(s) requested: 16
[12/01 19:22:53     46s] Total CPU(s) enabled with current License(s): 8
[12/01 19:22:53     46s] Current free CPU(s): 8
[12/01 19:22:53     46s] Additional license(s) checked out: 1 Innovus_CPU_Opt license(s) for 8 CPU(s)
[12/01 19:22:53     46s] Total CPU(s) now enabled: 16
[12/01 19:22:53     46s] Multithreaded Timing Analysis is initialized with 16 threads
[12/01 19:22:53     46s] 
[12/01 19:22:53     46s] Info: Detect buffers to remove automatically.
[12/01 19:22:53     46s] Analyzing netlist ...
[12/01 19:22:54     47s] Updating netlist
[12/01 19:22:54     47s] AAE DB initialization (MEM=1906.79 CPU=0:00:00.1 REAL=0:00:00.0) 
[12/01 19:22:54     47s] Start AAE Lib Loading. (MEM=1906.79)
[12/01 19:22:54     47s] End AAE Lib Loading. (MEM=1935.4 CPU=0:00:00.0 Real=0:00:00.0)
[12/01 19:22:54     47s] 
[12/01 19:22:54     47s] *summary: 346 instances (buffers/inverters) removed
[12/01 19:22:54     47s] *** Finish deleteBufferTree (0:00:02.6) ***
[12/01 19:22:54     47s] 
[12/01 19:22:54     47s] TimeStamp Deleting Cell Server Begin ...
[12/01 19:22:54     47s] 
[12/01 19:22:54     47s] TimeStamp Deleting Cell Server End ...
[12/01 19:22:54     47s] **INFO: Enable pre-place timing setting for timing analysis
[12/01 19:22:54     47s] Set Using Default Delay Limit as 101.
[12/01 19:22:54     47s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[12/01 19:22:54     47s] Set Default Net Delay as 0 ps.
[12/01 19:22:54     47s] Set Default Net Load as 0 pF. 
[12/01 19:22:54     47s] **INFO: Analyzing IO path groups for slack adjustment
[12/01 19:22:56     49s] Effort level <high> specified for reg2reg_tmp.3921427 path_group
[12/01 19:22:56     49s] #################################################################################
[12/01 19:22:56     49s] # Design Stage: PreRoute
[12/01 19:22:56     49s] # Design Name: MAU_top_pads
[12/01 19:22:56     49s] # Design Mode: 90nm
[12/01 19:22:56     49s] # Analysis Mode: MMMC Non-OCV 
[12/01 19:22:56     49s] # Parasitics Mode: No SPEF/RCDB 
[12/01 19:22:56     49s] # Signoff Settings: SI Off 
[12/01 19:22:56     49s] #################################################################################
[12/01 19:22:56     49s] Topological Sorting (REAL = 0:00:00.0, MEM = 1969.6M, InitMEM = 1951.9M)
[12/01 19:22:56     49s] Calculate delays in BcWc mode...
[12/01 19:22:56     49s] Start delay calculation (fullDC) (16 T). (MEM=1969.61)
[12/01 19:22:56     49s] End AAE Lib Interpolated Model. (MEM=1982.12 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/01 19:22:56     49s] First Iteration Infinite Tw... 
[12/01 19:22:57     59s] Total number of fetched objects 95732
[12/01 19:22:57     59s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/01 19:22:57     59s] End delay calculation. (MEM=2810.19 CPU=0:00:08.5 REAL=0:00:01.0)
[12/01 19:22:57     59s] End delay calculation (fullDC). (MEM=2810.19 CPU=0:00:10.0 REAL=0:00:01.0)
[12/01 19:22:57     59s] *** CDM Built up (cpu=0:00:10.3  real=0:00:01.0  mem= 2810.2M) ***
[12/01 19:22:59     61s] **INFO: Disable pre-place timing setting for timing analysis
[12/01 19:22:59     61s] Set Using Default Delay Limit as 1000.
[12/01 19:22:59     61s] Set Default Net Delay as 1000 ps.
[12/01 19:22:59     61s] Set Default Net Load as 0.5 pF. 
[12/01 19:22:59     61s] **INFO: Pre-place timing setting for timing analysis already disabled
[12/01 19:22:59     61s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:2727.7M
[12/01 19:22:59     61s] Deleted 0 physical inst  (cell - / prefix -).
[12/01 19:22:59     61s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.002, REAL:0.002, MEM:2727.7M
[12/01 19:22:59     61s] INFO: #ExclusiveGroups=0
[12/01 19:22:59     61s] INFO: There are no Exclusive Groups.
[12/01 19:22:59     61s] *** Starting "NanoPlace(TM) placement v#7 (mem=2727.7M)" ...
[12/01 19:22:59     61s] Wait...
[12/01 19:22:59     61s] *** Build Buffered Sizing Timing Model
[12/01 19:22:59     61s] (cpu=0:00:00.0 mem=2855.7M) ***
[12/01 19:22:59     61s] *** Build Virtual Sizing Timing Model
[12/01 19:22:59     61s] (cpu=0:00:00.0 mem=2855.7M) ***
[12/01 19:22:59     61s] No user-set net weight.
[12/01 19:22:59     61s] Net fanout histogram:
[12/01 19:22:59     61s] 2		: 73238 (76.5%) nets
[12/01 19:22:59     61s] 3		: 11216 (11.7%) nets
[12/01 19:22:59     61s] 4     -	14	: 10656 (11.1%) nets
[12/01 19:22:59     61s] 15    -	39	: 509 (0.5%) nets
[12/01 19:22:59     61s] 40    -	79	: 35 (0.0%) nets
[12/01 19:22:59     61s] 80    -	159	: 37 (0.0%) nets
[12/01 19:22:59     61s] 160   -	319	: 0 (0.0%) nets
[12/01 19:22:59     61s] 320   -	639	: 30 (0.0%) nets
[12/01 19:22:59     61s] 640   -	1279	: 3 (0.0%) nets
[12/01 19:22:59     61s] 1280  -	2559	: 6 (0.0%) nets
[12/01 19:22:59     61s] 2560  -	5119	: 0 (0.0%) nets
[12/01 19:22:59     61s] 5120+		: 0 (0.0%) nets
[12/01 19:22:59     61s] no activity file in design. spp won't run.
[12/01 19:22:59     61s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[12/01 19:22:59     61s] **WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
[12/01 19:22:59     61s] Define the scan chains before using this option.
[12/01 19:22:59     61s] Type 'man IMPSP-9042' for more detail.
[12/01 19:22:59     61s] z: 2, totalTracks: 1
[12/01 19:22:59     61s] z: 4, totalTracks: 1
[12/01 19:22:59     61s] z: 6, totalTracks: 1
[12/01 19:22:59     61s] #spOpts: hrOri=1 hrSnap=1 
[12/01 19:22:59     61s] # Building MAU_top_pads llgBox search-tree.
[12/01 19:22:59     61s] #std cell=94640 (0 fixed + 94640 movable) #buf cell=0 #inv cell=6216 #block=0 (0 floating + 0 preplaced)
[12/01 19:22:59     61s] #ioInst=33 #net=95730 #term=289697 #term/net=3.03, #fixedIo=33, #floatIo=0, #fixedPin=27, #floatPin=0
[12/01 19:22:59     61s] stdCell: 94640 single + 0 double + 0 multi
[12/01 19:22:59     61s] Total standard cell length = 314.0564 (mm), area = 1.2311 (mm^2)
[12/01 19:22:59     61s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2855.7M
[12/01 19:22:59     61s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2855.7M
[12/01 19:22:59     61s] Core basic site is core7T
[12/01 19:22:59     61s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2855.7M
[12/01 19:22:59     61s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.008, REAL:0.004, MEM:3111.7M
[12/01 19:22:59     61s] Use non-trimmed site array because memory saving is not enough.
[12/01 19:22:59     61s] SiteArray: non-trimmed site array dimensions = 338 x 2375
[12/01 19:22:59     61s] SiteArray: use 3,461,120 bytes
[12/01 19:22:59     61s] SiteArray: current memory after site array memory allocation 3115.0M
[12/01 19:22:59     61s] SiteArray: FP blocked sites are writable
[12/01 19:22:59     61s] Estimated cell power/ground rail width = 0.551 um
[12/01 19:22:59     61s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/01 19:22:59     61s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:3115.0M
[12/01 19:22:59     61s] Process 1021 wires and vias for routing blockage analysis
[12/01 19:22:59     61s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.002, REAL:0.000, MEM:3115.0M
[12/01 19:22:59     61s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.038, REAL:0.020, MEM:3115.0M
[12/01 19:22:59     61s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.120, REAL:0.095, MEM:2294.0M
[12/01 19:22:59     61s] OPERPROF: Starting pre-place ADS at level 1, MEM:2294.0M
[12/01 19:22:59     61s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:2295.4M
[12/01 19:22:59     61s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:2295.4M
[12/01 19:22:59     61s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:2295.4M
[12/01 19:22:59     61s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:2295.4M
[12/01 19:22:59     61s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:2295.4M
[12/01 19:22:59     61s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.002, REAL:0.002, MEM:2295.4M
[12/01 19:22:59     61s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:2295.4M
[12/01 19:22:59     61s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:2295.4M
[12/01 19:22:59     61s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.003, REAL:0.003, MEM:2295.4M
[12/01 19:22:59     61s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.003, REAL:0.003, MEM:2295.4M
[12/01 19:23:00     62s] ADSU 0.699 -> 0.699. site 802750.000 -> 802750.000. GS 31.360
[12/01 19:23:00     62s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.081, REAL:0.074, MEM:2295.4M
[12/01 19:23:00     62s] Average module density = 0.699.
[12/01 19:23:00     62s] Density for the design = 0.699.
[12/01 19:23:00     62s]        = stdcell_area 560815 sites (1231101 um^2) / alloc_area 802750 sites (1762197 um^2).
[12/01 19:23:00     62s] Pin Density = 0.3609.
[12/01 19:23:00     62s]             = total # of pins 289697 / total area 802750.
[12/01 19:23:00     62s] OPERPROF: Starting spMPad at level 1, MEM:2295.4M
[12/01 19:23:00     62s] OPERPROF:   Starting spContextMPad at level 2, MEM:2295.4M
[12/01 19:23:00     62s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:2295.4M
[12/01 19:23:00     62s] OPERPROF: Finished spMPad at level 1, CPU:0.003, REAL:0.003, MEM:2295.4M
[12/01 19:23:00     62s] Initial padding reaches pin density 0.500 for top
[12/01 19:23:00     62s] InitPadU 0.699 -> 0.824 for top
[12/01 19:23:00     62s] OPERPROF: Starting spSetupSpareRegionBox at level 1, MEM:2295.4M
[12/01 19:23:00     62s] Identified 2 spare or floating instances, with no clusters.
[12/01 19:23:00     62s] OPERPROF: Finished spSetupSpareRegionBox at level 1, CPU:0.003, REAL:0.003, MEM:2295.4M
[12/01 19:23:00     62s] Enabling multi-CPU acceleration with 16 CPU(s) for placement
[12/01 19:23:00     62s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:2295.4M
[12/01 19:23:00     62s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.007, REAL:0.007, MEM:2295.4M
[12/01 19:23:00     62s] === lastAutoLevel = 10 
[12/01 19:23:00     62s] OPERPROF: Starting spInitNetWt at level 1, MEM:2295.4M
[12/01 19:23:00     62s] no activity file in design. spp won't run.
[12/01 19:23:00     62s] [spp] 0
[12/01 19:23:00     62s] [adp] 0:1:1:3
[12/01 19:23:03     69s] OPERPROF: Finished spInitNetWt at level 1, CPU:6.940, REAL:3.229, MEM:2494.7M
[12/01 19:23:03     69s] Clock gating cells determined by native netlist tracing.
[12/01 19:23:03     69s] no activity file in design. spp won't run.
[12/01 19:23:03     69s] no activity file in design. spp won't run.
[12/01 19:23:03     72s] OPERPROF: Starting npMain at level 1, MEM:2564.8M
[12/01 19:23:04     72s] OPERPROF:   Starting npPlace at level 2, MEM:3034.8M
[12/01 19:23:05     74s] Iteration  1: Total net bbox = 5.495e+04 (2.53e+04 2.96e+04)
[12/01 19:23:05     74s]               Est.  stn bbox = 6.818e+04 (3.09e+04 3.73e+04)
[12/01 19:23:05     74s]               cpu = 0:00:02.0 real = 0:00:01.0 mem = 2855.8M
[12/01 19:23:05     74s] Iteration  2: Total net bbox = 5.495e+04 (2.53e+04 2.96e+04)
[12/01 19:23:05     74s]               Est.  stn bbox = 6.818e+04 (3.09e+04 3.73e+04)
[12/01 19:23:05     74s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2857.2M
[12/01 19:23:05     74s] exp_mt_sequential is set from setPlaceMode option to 1
[12/01 19:23:05     74s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=16)
[12/01 19:23:05     74s] place_exp_mt_interval set to default 32
[12/01 19:23:05     74s] place_exp_mt_interval_bias (first half) set to default 0.750000
[12/01 19:23:07     88s] Iteration  3: Total net bbox = 5.742e+04 (2.19e+04 3.55e+04)
[12/01 19:23:07     88s]               Est.  stn bbox = 8.114e+04 (3.23e+04 4.88e+04)
[12/01 19:23:07     88s]               cpu = 0:00:14.4 real = 0:00:02.0 mem = 3495.3M
[12/01 19:23:07     88s] Total number of setup views is 1.
[12/01 19:23:07     88s] Total number of active setup views is 1.
[12/01 19:23:07     88s] Active setup views:
[12/01 19:23:07     88s]     wc
[12/01 19:23:11    130s] Iteration  4: Total net bbox = 3.639e+06 (2.01e+06 1.63e+06)
[12/01 19:23:11    130s]               Est.  stn bbox = 4.414e+06 (2.43e+06 1.99e+06)
[12/01 19:23:11    130s]               cpu = 0:00:41.2 real = 0:00:04.0 mem = 3497.2M
[12/01 19:23:15    165s] Iteration  5: Total net bbox = 3.458e+06 (1.99e+06 1.47e+06)
[12/01 19:23:15    165s]               Est.  stn bbox = 4.295e+06 (2.43e+06 1.86e+06)
[12/01 19:23:15    165s]               cpu = 0:00:35.3 real = 0:00:04.0 mem = 3496.6M
[12/01 19:23:15    165s] OPERPROF:   Finished npPlace at level 2, CPU:92.865, REAL:10.884, MEM:3272.6M
[12/01 19:23:15    165s] OPERPROF: Finished npMain at level 1, CPU:93.321, REAL:12.046, MEM:3272.6M
[12/01 19:23:15    165s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:3272.6M
[12/01 19:23:15    165s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/01 19:23:15    165s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.011, REAL:0.010, MEM:3272.6M
[12/01 19:23:15    165s] OPERPROF: Starting npMain at level 1, MEM:3272.6M
[12/01 19:23:16    166s] OPERPROF:   Starting npPlace at level 2, MEM:3496.6M
[12/01 19:23:19    199s] Iteration  6: Total net bbox = 3.347e+06 (1.90e+06 1.45e+06)
[12/01 19:23:19    199s]               Est.  stn bbox = 4.183e+06 (2.33e+06 1.85e+06)
[12/01 19:23:19    199s]               cpu = 0:00:33.2 real = 0:00:03.0 mem = 3772.2M
[12/01 19:23:19    199s] OPERPROF:   Finished npPlace at level 2, CPU:33.309, REAL:3.596, MEM:3548.2M
[12/01 19:23:19    199s] OPERPROF: Finished npMain at level 1, CPU:34.015, REAL:3.781, MEM:3292.2M
[12/01 19:23:19    199s] Iteration  7: Total net bbox = 3.372e+06 (1.92e+06 1.45e+06)
[12/01 19:23:19    199s]               Est.  stn bbox = 4.208e+06 (2.36e+06 1.85e+06)
[12/01 19:23:19    199s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 3292.2M
[12/01 19:23:23    207s] 
[12/01 19:23:23    207s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/01 19:23:23    207s] TLC MultiMap info (StdDelay):
[12/01 19:23:23    207s]   : bc + bc + 1 + no RcCorner := 19.2ps
[12/01 19:23:23    207s]   : bc + bc + 1 + bc := 22.2ps
[12/01 19:23:23    207s]   : wc + wc + 1 + no RcCorner := 38.7ps
[12/01 19:23:23    207s]   : wc + wc + 1 + wc := 40.9ps
[12/01 19:23:23    207s]  Setting StdDelay to: 40.9ps
[12/01 19:23:23    207s] 
[12/01 19:23:23    207s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/01 19:23:23    209s] nrCritNet: 5.00% ( 4786 / 95730 ) cutoffSlk: -7716.7ps stdDelay: 40.9ps
[12/01 19:23:27    218s] nrCritNet: 2.00% ( 1914 / 95730 ) cutoffSlk: -12877.4ps stdDelay: 40.9ps
[12/01 19:23:27    218s] Iteration  8: Total net bbox = 3.358e+06 (1.91e+06 1.45e+06)
[12/01 19:23:27    218s]               Est.  stn bbox = 4.194e+06 (2.35e+06 1.84e+06)
[12/01 19:23:27    218s]               cpu = 0:00:19.1 real = 0:00:08.0 mem = 3260.2M
[12/01 19:23:27    218s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:3260.2M
[12/01 19:23:27    218s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/01 19:23:27    218s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.005, REAL:0.004, MEM:3260.2M
[12/01 19:23:27    218s] OPERPROF: Starting npMain at level 1, MEM:3260.2M
[12/01 19:23:28    219s] OPERPROF:   Starting npPlace at level 2, MEM:3516.2M
[12/01 19:23:31    253s] OPERPROF:   Finished npPlace at level 2, CPU:33.894, REAL:3.678, MEM:3498.2M
[12/01 19:23:31    253s] OPERPROF: Finished npMain at level 1, CPU:34.600, REAL:3.863, MEM:3242.2M
[12/01 19:23:31    253s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:3242.2M
[12/01 19:23:31    253s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/01 19:23:31    253s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.004, REAL:0.004, MEM:3242.2M
[12/01 19:23:31    253s] OPERPROF: Starting npCallHUMEst at level 1, MEM:3242.2M
[12/01 19:23:31    253s] Starting Early Global Route rough congestion estimation: mem = 3242.2M
[12/01 19:23:31    253s] (I)       Started Import and model ( Curr Mem: 3242.25 MB )
[12/01 19:23:31    253s] (I)       Started Create place DB ( Curr Mem: 3242.25 MB )
[12/01 19:23:31    253s] (I)       Started Import place data ( Curr Mem: 3242.25 MB )
[12/01 19:23:31    253s] (I)       Started Read instances and placement ( Curr Mem: 3242.25 MB )
[12/01 19:23:31    253s] (I)       Finished Read instances and placement ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 3242.25 MB )
[12/01 19:23:31    253s] (I)       Started Read nets ( Curr Mem: 3242.25 MB )
[12/01 19:23:32    253s] (I)       Finished Read nets ( CPU: 0.10 sec, Real: 0.11 sec, Curr Mem: 3242.25 MB )
[12/01 19:23:32    253s] (I)       Finished Import place data ( CPU: 0.16 sec, Real: 0.16 sec, Curr Mem: 3242.25 MB )
[12/01 19:23:32    253s] (I)       Finished Create place DB ( CPU: 0.16 sec, Real: 0.16 sec, Curr Mem: 3242.25 MB )
[12/01 19:23:32    253s] (I)       Started Create route DB ( Curr Mem: 3242.25 MB )
[12/01 19:23:32    253s] (I)       == Non-default Options ==
[12/01 19:23:32    253s] (I)       Print mode                                         : 2
[12/01 19:23:32    253s] (I)       Stop if highly congested                           : false
[12/01 19:23:32    253s] (I)       Maximum routing layer                              : 6
[12/01 19:23:32    253s] (I)       Assign partition pins                              : false
[12/01 19:23:32    253s] (I)       Support large GCell                                : true
[12/01 19:23:32    253s] (I)       Number of threads                                  : 16
[12/01 19:23:32    253s] (I)       Number of rows per GCell                           : 11
[12/01 19:23:32    253s] (I)       Max num rows per GCell                             : 32
[12/01 19:23:32    253s] (I)       Method to set GCell size                           : row
[12/01 19:23:32    253s] (I)       Counted 3079 PG shapes. We will not process PG shapes layer by layer.
[12/01 19:23:32    253s] (I)       Started Import route data (16T) ( Curr Mem: 3242.25 MB )
[12/01 19:23:32    253s] (I)       ============== Pin Summary ==============
[12/01 19:23:32    253s] (I)       +-------+--------+---------+------------+
[12/01 19:23:32    253s] (I)       | Layer | # pins | % total |      Group |
[12/01 19:23:32    253s] (I)       +-------+--------+---------+------------+
[12/01 19:23:32    253s] (I)       |     1 | 289552 |   99.95 |        Pin |
[12/01 19:23:32    253s] (I)       |     2 |     91 |    0.03 | Pin access |
[12/01 19:23:32    253s] (I)       |     3 |      0 |    0.00 | Pin access |
[12/01 19:23:32    253s] (I)       |     4 |      0 |    0.00 |      Upper |
[12/01 19:23:32    253s] (I)       |     5 |      0 |    0.00 |      Upper |
[12/01 19:23:32    253s] (I)       |     6 |     54 |    0.02 |      Upper |
[12/01 19:23:32    253s] (I)       +-------+--------+---------+------------+
[12/01 19:23:32    253s] (I)       Use row-based GCell size
[12/01 19:23:32    253s] (I)       Use row-based GCell align
[12/01 19:23:32    253s] (I)       GCell unit size   : 7840
[12/01 19:23:32    253s] (I)       GCell multiplier  : 11
[12/01 19:23:32    253s] (I)       GCell row height  : 7840
[12/01 19:23:32    253s] (I)       Actual row height : 7840
[12/01 19:23:32    253s] (I)       GCell align ref   : 507360 507360
[12/01 19:23:32    253s] [NR-eGR] Track table information for default rule: 
[12/01 19:23:32    253s] [NR-eGR] METAL1 has no routable track
[12/01 19:23:32    253s] [NR-eGR] METAL2 has single uniform track structure
[12/01 19:23:32    253s] [NR-eGR] METAL3 has single uniform track structure
[12/01 19:23:32    253s] [NR-eGR] METAL4 has single uniform track structure
[12/01 19:23:32    253s] [NR-eGR] METAL5 has single uniform track structure
[12/01 19:23:32    253s] [NR-eGR] METAL6 has single uniform track structure
[12/01 19:23:32    253s] (I)       ============== Default via ===============
[12/01 19:23:32    253s] (I)       +---+------------------+-----------------+
[12/01 19:23:32    253s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut |
[12/01 19:23:32    253s] (I)       +---+------------------+-----------------+
[12/01 19:23:32    253s] (I)       | 1 |    4  VIA12_VV   |    4  VIA12_VV  |
[12/01 19:23:32    253s] (I)       | 2 |    5  VIA2       |    5  VIA2      |
[12/01 19:23:32    253s] (I)       | 3 |    8  VIA3       |    8  VIA3      |
[12/01 19:23:32    253s] (I)       | 4 |   11  VIA4       |   11  VIA4      |
[12/01 19:23:32    253s] (I)       | 5 |   14  VIA5       |   15  VIA5EAST  |
[12/01 19:23:32    253s] (I)       +---+------------------+-----------------+
[12/01 19:23:32    253s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 3242.25 MB )
[12/01 19:23:32    253s] (I)       Started Read routing blockages ( Curr Mem: 3242.25 MB )
[12/01 19:23:32    253s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3242.25 MB )
[12/01 19:23:32    253s] (I)       Started Read instance blockages ( Curr Mem: 3242.25 MB )
[12/01 19:23:32    253s] (I)       Finished Read instance blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3242.25 MB )
[12/01 19:23:32    253s] (I)       Started Read PG blockages ( Curr Mem: 3242.25 MB )
[12/01 19:23:32    253s] [NR-eGR] Read 3434 PG shapes
[12/01 19:23:32    253s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3242.25 MB )
[12/01 19:23:32    253s] (I)       Started Read boundary cut boxes ( Curr Mem: 3242.25 MB )
[12/01 19:23:32    253s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3242.25 MB )
[12/01 19:23:32    253s] [NR-eGR] #Routing Blockages  : 0
[12/01 19:23:32    253s] [NR-eGR] #Instance Blockages : 23024
[12/01 19:23:32    253s] [NR-eGR] #PG Blockages       : 3434
[12/01 19:23:32    253s] [NR-eGR] #Halo Blockages     : 0
[12/01 19:23:32    253s] [NR-eGR] #Boundary Blockages : 0
[12/01 19:23:32    253s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3242.25 MB )
[12/01 19:23:32    253s] (I)       Started Read blackboxes ( Curr Mem: 3242.25 MB )
[12/01 19:23:32    253s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/01 19:23:32    253s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3242.25 MB )
[12/01 19:23:32    253s] (I)       Started Read prerouted ( Curr Mem: 3242.25 MB )
[12/01 19:23:32    253s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/01 19:23:32    253s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3242.25 MB )
[12/01 19:23:32    253s] (I)       Started Read unlegalized nets ( Curr Mem: 3242.25 MB )
[12/01 19:23:32    253s] (I)       Finished Read unlegalized nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3242.25 MB )
[12/01 19:23:32    253s] (I)       Started Read nets ( Curr Mem: 3242.25 MB )
[12/01 19:23:32    253s] [NR-eGR] Read numTotalNets=95730  numIgnoredNets=0
[12/01 19:23:32    253s] (I)       Finished Read nets ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3242.25 MB )
[12/01 19:23:32    253s] (I)       Started Set up via pillars ( Curr Mem: 3242.25 MB )
[12/01 19:23:32    253s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3242.25 MB )
[12/01 19:23:32    253s] (I)       early_global_route_priority property id does not exist.
[12/01 19:23:32    253s] (I)       Started Initialize 3D grid graph ( Curr Mem: 3242.25 MB )
[12/01 19:23:32    253s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3242.25 MB )
[12/01 19:23:32    253s] (I)       Model blockages into capacity
[12/01 19:23:32    253s] (I)       Read Num Blocks=26458  Num Prerouted Wires=0  Num CS=0
[12/01 19:23:32    253s] (I)       Started Initialize 3D capacity ( Curr Mem: 3242.25 MB )
[12/01 19:23:32    253s] (I)       Layer 1 (V) : #blockages 19782 : #preroutes 0
[12/01 19:23:32    253s] (I)       Layer 2 (H) : #blockages 5764 : #preroutes 0
[12/01 19:23:32    253s] (I)       Layer 3 (V) : #blockages 768 : #preroutes 0
[12/01 19:23:32    253s] (I)       Layer 4 (H) : #blockages 82 : #preroutes 0
[12/01 19:23:32    253s] (I)       Layer 5 (V) : #blockages 62 : #preroutes 0
[12/01 19:23:32    253s] (I)       Finished Initialize 3D capacity ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3242.25 MB )
[12/01 19:23:32    253s] (I)       -- layer congestion ratio --
[12/01 19:23:32    253s] (I)       Layer 1 : 0.100000
[12/01 19:23:32    253s] (I)       Layer 2 : 0.700000
[12/01 19:23:32    253s] (I)       Layer 3 : 0.700000
[12/01 19:23:32    253s] (I)       Layer 4 : 0.700000
[12/01 19:23:32    253s] (I)       Layer 5 : 0.700000
[12/01 19:23:32    253s] (I)       Layer 6 : 0.700000
[12/01 19:23:32    253s] (I)       ----------------------------
[12/01 19:23:32    253s] (I)       Number of ignored nets                =      0
[12/01 19:23:32    253s] (I)       Number of connected nets              =      0
[12/01 19:23:32    253s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[12/01 19:23:32    253s] (I)       Number of clock nets                  =      2.  Ignored: No
[12/01 19:23:32    253s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/01 19:23:32    253s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/01 19:23:32    253s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/01 19:23:32    253s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/01 19:23:32    253s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/01 19:23:32    253s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/01 19:23:32    253s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/01 19:23:32    253s] (I)       Finished Import route data (16T) ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 3242.25 MB )
[12/01 19:23:32    253s] (I)       Finished Create route DB ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 3242.25 MB )
[12/01 19:23:32    253s] (I)       Started Read aux data ( Curr Mem: 3242.25 MB )
[12/01 19:23:32    253s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3242.25 MB )
[12/01 19:23:32    253s] (I)       Started Others data preparation ( Curr Mem: 3242.25 MB )
[12/01 19:23:32    253s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/01 19:23:32    253s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3242.25 MB )
[12/01 19:23:32    253s] (I)       Started Create route kernel ( Curr Mem: 3242.25 MB )
[12/01 19:23:32    253s] (I)       Ndr track 0 does not exist
[12/01 19:23:32    253s] (I)       ---------------------Grid Graph Info--------------------
[12/01 19:23:32    253s] (I)       Routing area        : (0, 0) - (3674080, 3664000)
[12/01 19:23:32    253s] (I)       Core area           : (507360, 507360) - (3167360, 3157280)
[12/01 19:23:32    253s] (I)       Site width          :  1120  (dbu)
[12/01 19:23:32    253s] (I)       Row height          :  7840  (dbu)
[12/01 19:23:32    253s] (I)       GCell row height    :  7840  (dbu)
[12/01 19:23:32    253s] (I)       GCell width         : 86240  (dbu)
[12/01 19:23:32    253s] (I)       GCell height        : 86240  (dbu)
[12/01 19:23:32    253s] (I)       Grid                :    43    43     6
[12/01 19:23:32    253s] (I)       Layer numbers       :     1     2     3     4     5     6
[12/01 19:23:32    253s] (I)       Vertical capacity   :     0 86240     0 86240     0 86240
[12/01 19:23:32    253s] (I)       Horizontal capacity :     0     0 86240     0 86240     0
[12/01 19:23:32    253s] (I)       Default wire width  :   460   560   560   560   560   880
[12/01 19:23:32    253s] (I)       Default wire space  :   460   560   560   560   560   920
[12/01 19:23:32    253s] (I)       Default wire pitch  :   920  1120  1120  1120  1120  1800
[12/01 19:23:32    253s] (I)       Default pitch size  :   920  1120  1120  1120  1120  2240
[12/01 19:23:32    253s] (I)       First track coord   :     0   560   560   560   560  1680
[12/01 19:23:32    253s] (I)       Num tracks per GCell: 93.74 77.00 77.00 77.00 77.00 38.50
[12/01 19:23:32    253s] (I)       Total num of tracks :     0  3280  3271  3280  3271  1640
[12/01 19:23:32    253s] (I)       Num of masks        :     1     1     1     1     1     1
[12/01 19:23:32    253s] (I)       Num of trim masks   :     0     0     0     0     0     0
[12/01 19:23:32    253s] (I)       --------------------------------------------------------
[12/01 19:23:32    253s] 
[12/01 19:23:32    253s] [NR-eGR] ============ Routing rule table ============
[12/01 19:23:32    253s] [NR-eGR] Rule id: 0  Nets: 95704 
[12/01 19:23:32    253s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/01 19:23:32    253s] (I)       Pitch:  L1=920  L2=1120  L3=1120  L4=1120  L5=1120  L6=2240
[12/01 19:23:32    253s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/01 19:23:32    253s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/01 19:23:32    253s] [NR-eGR] ========================================
[12/01 19:23:32    253s] [NR-eGR] 
[12/01 19:23:32    253s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/01 19:23:32    253s] (I)       blocked tracks on layer2 : = 54686 / 141040 (38.77%)
[12/01 19:23:32    253s] (I)       blocked tracks on layer3 : = 34657 / 140653 (24.64%)
[12/01 19:23:32    253s] (I)       blocked tracks on layer4 : = 39321 / 141040 (27.88%)
[12/01 19:23:32    253s] (I)       blocked tracks on layer5 : = 37029 / 140653 (26.33%)
[12/01 19:23:32    253s] (I)       blocked tracks on layer6 : = 18417 / 70520 (26.12%)
[12/01 19:23:32    253s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3242.25 MB )
[12/01 19:23:32    253s] (I)       Finished Import and model ( CPU: 0.23 sec, Real: 0.23 sec, Curr Mem: 3242.25 MB )
[12/01 19:23:32    253s] (I)       Reset routing kernel
[12/01 19:23:32    253s] (I)       Started Initialization ( Curr Mem: 3242.25 MB )
[12/01 19:23:32    253s] (I)       numLocalWires=258520  numGlobalNetBranches=58594  numLocalNetBranches=70743
[12/01 19:23:32    253s] (I)       totalPins=289645  totalGlobalPin=101009 (34.87%)
[12/01 19:23:32    253s] (I)       Finished Initialization ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3242.25 MB )
[12/01 19:23:32    253s] (I)       Started Generate topology (16T) ( Curr Mem: 3242.25 MB )
[12/01 19:23:32    253s] (I)       Finished Generate topology (16T) ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 3242.25 MB )
[12/01 19:23:32    253s] (I)       total 2D Cap : 489563 = (220398 H, 269165 V)
[12/01 19:23:32    253s] (I)       
[12/01 19:23:32    253s] (I)       ============  Phase 1a Route ============
[12/01 19:23:32    253s] (I)       Started Phase 1a ( Curr Mem: 3242.25 MB )
[12/01 19:23:32    253s] (I)       Started Pattern routing (16T) ( Curr Mem: 3242.25 MB )
[12/01 19:23:32    253s] (I)       Finished Pattern routing (16T) ( CPU: 0.09 sec, Real: 0.02 sec, Curr Mem: 3242.25 MB )
[12/01 19:23:32    253s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 3242.25 MB )
[12/01 19:23:32    253s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/01 19:23:32    253s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3242.25 MB )
[12/01 19:23:32    253s] (I)       Usage: 94427 = (52840 H, 41587 V) = (23.97% H, 15.45% V) = (2.278e+06um H, 1.793e+06um V)
[12/01 19:23:32    253s] (I)       Started Add via demand to 2D ( Curr Mem: 3242.25 MB )
[12/01 19:23:32    253s] (I)       Finished Add via demand to 2D ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3242.25 MB )
[12/01 19:23:32    253s] (I)       Finished Phase 1a ( CPU: 0.11 sec, Real: 0.04 sec, Curr Mem: 3242.25 MB )
[12/01 19:23:32    253s] (I)       
[12/01 19:23:32    253s] (I)       ============  Phase 1b Route ============
[12/01 19:23:32    253s] (I)       Started Phase 1b ( Curr Mem: 3242.25 MB )
[12/01 19:23:32    253s] (I)       Started Monotonic routing (16T) ( Curr Mem: 3242.25 MB )
[12/01 19:23:32    253s] (I)       Finished Monotonic routing (16T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3242.25 MB )
[12/01 19:23:32    253s] (I)       Usage: 94427 = (52840 H, 41587 V) = (23.97% H, 15.45% V) = (2.278e+06um H, 1.793e+06um V)
[12/01 19:23:32    253s] (I)       eGR overflow: 0.00% H + 0.00% V
[12/01 19:23:32    253s] 
[12/01 19:23:32    253s] (I)       Finished Phase 1b ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3242.25 MB )
[12/01 19:23:32    253s] (I)       Started Export 2D cong map ( Curr Mem: 3242.25 MB )
[12/01 19:23:32    253s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[12/01 19:23:32    253s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3242.25 MB )
[12/01 19:23:32    253s] Finished Early Global Route rough congestion estimation: mem = 3242.2M
[12/01 19:23:32    253s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.403, REAL:0.322, MEM:3242.2M
[12/01 19:23:32    253s] earlyGlobalRoute rough estimation gcell size 11 row height
[12/01 19:23:32    253s] OPERPROF: Starting CDPad at level 1, MEM:3242.2M
[12/01 19:23:32    254s] CDPadU 0.824 -> 0.824. R=0.699, N=94640, GS=43.120
[12/01 19:23:32    254s] OPERPROF: Finished CDPad at level 1, CPU:0.358, REAL:0.102, MEM:3242.2M
[12/01 19:23:32    254s] OPERPROF: Starting npMain at level 1, MEM:3242.2M
[12/01 19:23:32    254s] OPERPROF:   Starting npPlace at level 2, MEM:3466.2M
[12/01 19:23:32    254s] OPERPROF:   Finished npPlace at level 2, CPU:0.255, REAL:0.086, MEM:3544.2M
[12/01 19:23:32    255s] OPERPROF: Finished npMain at level 1, CPU:0.969, REAL:0.274, MEM:3320.2M
[12/01 19:23:32    255s] Global placement CDP skipped at cutLevel 9.
[12/01 19:23:32    255s] Iteration  9: Total net bbox = 3.294e+06 (1.85e+06 1.44e+06)
[12/01 19:23:32    255s]               Est.  stn bbox = 4.145e+06 (2.30e+06 1.85e+06)
[12/01 19:23:32    255s]               cpu = 0:00:36.4 real = 0:00:05.0 mem = 3320.2M
[12/01 19:23:37    264s] nrCritNet: 5.00% ( 4786 / 95730 ) cutoffSlk: -6409.6ps stdDelay: 40.9ps
[12/01 19:23:41    274s] nrCritNet: 2.00% ( 1912 / 95730 ) cutoffSlk: -6361.8ps stdDelay: 40.9ps
[12/01 19:23:41    274s] Iteration 10: Total net bbox = 3.313e+06 (1.86e+06 1.45e+06)
[12/01 19:23:41    274s]               Est.  stn bbox = 4.164e+06 (2.31e+06 1.85e+06)
[12/01 19:23:41    274s]               cpu = 0:00:19.1 real = 0:00:09.0 mem = 3288.2M
[12/01 19:23:41    274s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:3288.2M
[12/01 19:23:41    274s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/01 19:23:41    274s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.004, REAL:0.004, MEM:3288.2M
[12/01 19:23:41    274s] OPERPROF: Starting npMain at level 1, MEM:3288.2M
[12/01 19:23:41    274s] OPERPROF:   Starting npPlace at level 2, MEM:3544.2M
[12/01 19:23:44    309s] OPERPROF:   Finished npPlace at level 2, CPU:34.518, REAL:3.744, MEM:3576.2M
[12/01 19:23:45    309s] OPERPROF: Finished npMain at level 1, CPU:35.225, REAL:3.931, MEM:3320.2M
[12/01 19:23:45    309s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:3320.2M
[12/01 19:23:45    309s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/01 19:23:45    309s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.004, REAL:0.004, MEM:3320.2M
[12/01 19:23:45    309s] OPERPROF: Starting npCallHUMEst at level 1, MEM:3320.2M
[12/01 19:23:45    309s] Starting Early Global Route rough congestion estimation: mem = 3320.2M
[12/01 19:23:45    309s] (I)       Started Import and model ( Curr Mem: 3320.23 MB )
[12/01 19:23:45    309s] (I)       Started Create place DB ( Curr Mem: 3320.23 MB )
[12/01 19:23:45    309s] (I)       Started Import place data ( Curr Mem: 3320.23 MB )
[12/01 19:23:45    309s] (I)       Started Read instances and placement ( Curr Mem: 3320.23 MB )
[12/01 19:23:45    309s] (I)       Finished Read instances and placement ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 3320.23 MB )
[12/01 19:23:45    309s] (I)       Started Read nets ( Curr Mem: 3320.23 MB )
[12/01 19:23:45    309s] (I)       Finished Read nets ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 3320.23 MB )
[12/01 19:23:45    309s] (I)       Finished Import place data ( CPU: 0.16 sec, Real: 0.16 sec, Curr Mem: 3320.23 MB )
[12/01 19:23:45    309s] (I)       Finished Create place DB ( CPU: 0.16 sec, Real: 0.16 sec, Curr Mem: 3320.23 MB )
[12/01 19:23:45    309s] (I)       Started Create route DB ( Curr Mem: 3320.23 MB )
[12/01 19:23:45    309s] (I)       == Non-default Options ==
[12/01 19:23:45    309s] (I)       Print mode                                         : 2
[12/01 19:23:45    309s] (I)       Stop if highly congested                           : false
[12/01 19:23:45    309s] (I)       Maximum routing layer                              : 6
[12/01 19:23:45    309s] (I)       Assign partition pins                              : false
[12/01 19:23:45    309s] (I)       Support large GCell                                : true
[12/01 19:23:45    309s] (I)       Number of threads                                  : 16
[12/01 19:23:45    309s] (I)       Number of rows per GCell                           : 6
[12/01 19:23:45    309s] (I)       Max num rows per GCell                             : 32
[12/01 19:23:45    309s] (I)       Method to set GCell size                           : row
[12/01 19:23:45    309s] (I)       Counted 3079 PG shapes. We will not process PG shapes layer by layer.
[12/01 19:23:45    309s] (I)       Started Import route data (16T) ( Curr Mem: 3320.23 MB )
[12/01 19:23:45    309s] (I)       ============== Pin Summary ==============
[12/01 19:23:45    309s] (I)       +-------+--------+---------+------------+
[12/01 19:23:45    309s] (I)       | Layer | # pins | % total |      Group |
[12/01 19:23:45    309s] (I)       +-------+--------+---------+------------+
[12/01 19:23:45    309s] (I)       |     1 | 289552 |   99.95 |        Pin |
[12/01 19:23:45    309s] (I)       |     2 |     91 |    0.03 | Pin access |
[12/01 19:23:45    309s] (I)       |     3 |      0 |    0.00 | Pin access |
[12/01 19:23:45    309s] (I)       |     4 |      0 |    0.00 |      Upper |
[12/01 19:23:45    309s] (I)       |     5 |      0 |    0.00 |      Upper |
[12/01 19:23:45    309s] (I)       |     6 |     54 |    0.02 |      Upper |
[12/01 19:23:45    309s] (I)       +-------+--------+---------+------------+
[12/01 19:23:45    309s] (I)       Use row-based GCell size
[12/01 19:23:45    309s] (I)       Use row-based GCell align
[12/01 19:23:45    309s] (I)       GCell unit size   : 7840
[12/01 19:23:45    309s] (I)       GCell multiplier  : 6
[12/01 19:23:45    309s] (I)       GCell row height  : 7840
[12/01 19:23:45    309s] (I)       Actual row height : 7840
[12/01 19:23:45    309s] (I)       GCell align ref   : 507360 507360
[12/01 19:23:45    309s] [NR-eGR] Track table information for default rule: 
[12/01 19:23:45    309s] [NR-eGR] METAL1 has no routable track
[12/01 19:23:45    309s] [NR-eGR] METAL2 has single uniform track structure
[12/01 19:23:45    309s] [NR-eGR] METAL3 has single uniform track structure
[12/01 19:23:45    309s] [NR-eGR] METAL4 has single uniform track structure
[12/01 19:23:45    309s] [NR-eGR] METAL5 has single uniform track structure
[12/01 19:23:45    309s] [NR-eGR] METAL6 has single uniform track structure
[12/01 19:23:45    309s] (I)       ============== Default via ===============
[12/01 19:23:45    309s] (I)       +---+------------------+-----------------+
[12/01 19:23:45    309s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut |
[12/01 19:23:45    309s] (I)       +---+------------------+-----------------+
[12/01 19:23:45    309s] (I)       | 1 |    4  VIA12_VV   |    4  VIA12_VV  |
[12/01 19:23:45    309s] (I)       | 2 |    5  VIA2       |    5  VIA2      |
[12/01 19:23:45    309s] (I)       | 3 |    8  VIA3       |    8  VIA3      |
[12/01 19:23:45    309s] (I)       | 4 |   11  VIA4       |   11  VIA4      |
[12/01 19:23:45    309s] (I)       | 5 |   14  VIA5       |   15  VIA5EAST  |
[12/01 19:23:45    309s] (I)       +---+------------------+-----------------+
[12/01 19:23:45    309s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 3320.23 MB )
[12/01 19:23:45    309s] (I)       Started Read routing blockages ( Curr Mem: 3320.23 MB )
[12/01 19:23:45    309s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3320.23 MB )
[12/01 19:23:45    309s] (I)       Started Read instance blockages ( Curr Mem: 3320.23 MB )
[12/01 19:23:45    309s] (I)       Finished Read instance blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3320.23 MB )
[12/01 19:23:45    309s] (I)       Started Read PG blockages ( Curr Mem: 3320.23 MB )
[12/01 19:23:45    309s] [NR-eGR] Read 3434 PG shapes
[12/01 19:23:45    309s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3320.23 MB )
[12/01 19:23:45    309s] (I)       Started Read boundary cut boxes ( Curr Mem: 3320.23 MB )
[12/01 19:23:45    309s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3320.23 MB )
[12/01 19:23:45    309s] [NR-eGR] #Routing Blockages  : 0
[12/01 19:23:45    309s] [NR-eGR] #Instance Blockages : 23024
[12/01 19:23:45    309s] [NR-eGR] #PG Blockages       : 3434
[12/01 19:23:45    309s] [NR-eGR] #Halo Blockages     : 0
[12/01 19:23:45    309s] [NR-eGR] #Boundary Blockages : 0
[12/01 19:23:45    309s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3320.23 MB )
[12/01 19:23:45    309s] (I)       Started Read blackboxes ( Curr Mem: 3320.23 MB )
[12/01 19:23:45    309s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/01 19:23:45    309s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3320.23 MB )
[12/01 19:23:45    309s] (I)       Started Read prerouted ( Curr Mem: 3320.23 MB )
[12/01 19:23:45    309s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/01 19:23:45    309s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3320.23 MB )
[12/01 19:23:45    309s] (I)       Started Read unlegalized nets ( Curr Mem: 3320.23 MB )
[12/01 19:23:45    309s] (I)       Finished Read unlegalized nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3320.23 MB )
[12/01 19:23:45    309s] (I)       Started Read nets ( Curr Mem: 3320.23 MB )
[12/01 19:23:45    309s] [NR-eGR] Read numTotalNets=95730  numIgnoredNets=0
[12/01 19:23:45    309s] (I)       Finished Read nets ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3320.23 MB )
[12/01 19:23:45    309s] (I)       Started Set up via pillars ( Curr Mem: 3320.23 MB )
[12/01 19:23:45    309s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3320.23 MB )
[12/01 19:23:45    309s] (I)       early_global_route_priority property id does not exist.
[12/01 19:23:45    309s] (I)       Started Initialize 3D grid graph ( Curr Mem: 3320.23 MB )
[12/01 19:23:45    309s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3320.23 MB )
[12/01 19:23:45    309s] (I)       Model blockages into capacity
[12/01 19:23:45    309s] (I)       Read Num Blocks=26458  Num Prerouted Wires=0  Num CS=0
[12/01 19:23:45    309s] (I)       Started Initialize 3D capacity ( Curr Mem: 3320.23 MB )
[12/01 19:23:45    309s] (I)       Layer 1 (V) : #blockages 19782 : #preroutes 0
[12/01 19:23:45    309s] (I)       Layer 2 (H) : #blockages 5764 : #preroutes 0
[12/01 19:23:45    309s] (I)       Layer 3 (V) : #blockages 768 : #preroutes 0
[12/01 19:23:45    309s] (I)       Layer 4 (H) : #blockages 82 : #preroutes 0
[12/01 19:23:45    309s] (I)       Layer 5 (V) : #blockages 62 : #preroutes 0
[12/01 19:23:45    309s] (I)       Finished Initialize 3D capacity ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3320.23 MB )
[12/01 19:23:45    309s] (I)       -- layer congestion ratio --
[12/01 19:23:45    309s] (I)       Layer 1 : 0.100000
[12/01 19:23:45    309s] (I)       Layer 2 : 0.700000
[12/01 19:23:45    309s] (I)       Layer 3 : 0.700000
[12/01 19:23:45    309s] (I)       Layer 4 : 0.700000
[12/01 19:23:45    309s] (I)       Layer 5 : 0.700000
[12/01 19:23:45    309s] (I)       Layer 6 : 0.700000
[12/01 19:23:45    309s] (I)       ----------------------------
[12/01 19:23:45    309s] (I)       Number of ignored nets                =      0
[12/01 19:23:45    309s] (I)       Number of connected nets              =      0
[12/01 19:23:45    309s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[12/01 19:23:45    309s] (I)       Number of clock nets                  =      2.  Ignored: No
[12/01 19:23:45    309s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/01 19:23:45    309s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/01 19:23:45    309s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/01 19:23:45    309s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/01 19:23:45    309s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/01 19:23:45    309s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/01 19:23:45    309s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/01 19:23:45    309s] (I)       Finished Import route data (16T) ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 3320.23 MB )
[12/01 19:23:45    309s] (I)       Finished Create route DB ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 3320.23 MB )
[12/01 19:23:45    309s] (I)       Started Read aux data ( Curr Mem: 3320.23 MB )
[12/01 19:23:45    309s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3320.23 MB )
[12/01 19:23:45    309s] (I)       Started Others data preparation ( Curr Mem: 3320.23 MB )
[12/01 19:23:45    309s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/01 19:23:45    309s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3320.23 MB )
[12/01 19:23:45    309s] (I)       Started Create route kernel ( Curr Mem: 3320.23 MB )
[12/01 19:23:45    309s] (I)       Ndr track 0 does not exist
[12/01 19:23:45    309s] (I)       ---------------------Grid Graph Info--------------------
[12/01 19:23:45    309s] (I)       Routing area        : (0, 0) - (3674080, 3664000)
[12/01 19:23:45    309s] (I)       Core area           : (507360, 507360) - (3167360, 3157280)
[12/01 19:23:45    309s] (I)       Site width          :  1120  (dbu)
[12/01 19:23:45    309s] (I)       Row height          :  7840  (dbu)
[12/01 19:23:45    309s] (I)       GCell row height    :  7840  (dbu)
[12/01 19:23:45    309s] (I)       GCell width         : 47040  (dbu)
[12/01 19:23:45    309s] (I)       GCell height        : 47040  (dbu)
[12/01 19:23:45    309s] (I)       Grid                :    78    78     6
[12/01 19:23:45    309s] (I)       Layer numbers       :     1     2     3     4     5     6
[12/01 19:23:45    309s] (I)       Vertical capacity   :     0 47040     0 47040     0 47040
[12/01 19:23:45    309s] (I)       Horizontal capacity :     0     0 47040     0 47040     0
[12/01 19:23:45    309s] (I)       Default wire width  :   460   560   560   560   560   880
[12/01 19:23:45    309s] (I)       Default wire space  :   460   560   560   560   560   920
[12/01 19:23:45    309s] (I)       Default wire pitch  :   920  1120  1120  1120  1120  1800
[12/01 19:23:45    309s] (I)       Default pitch size  :   920  1120  1120  1120  1120  2240
[12/01 19:23:45    309s] (I)       First track coord   :     0   560   560   560   560  1680
[12/01 19:23:45    309s] (I)       Num tracks per GCell: 51.13 42.00 42.00 42.00 42.00 21.00
[12/01 19:23:45    309s] (I)       Total num of tracks :     0  3280  3271  3280  3271  1640
[12/01 19:23:45    309s] (I)       Num of masks        :     1     1     1     1     1     1
[12/01 19:23:45    309s] (I)       Num of trim masks   :     0     0     0     0     0     0
[12/01 19:23:45    309s] (I)       --------------------------------------------------------
[12/01 19:23:45    309s] 
[12/01 19:23:45    309s] [NR-eGR] ============ Routing rule table ============
[12/01 19:23:45    309s] [NR-eGR] Rule id: 0  Nets: 95704 
[12/01 19:23:45    309s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/01 19:23:45    309s] (I)       Pitch:  L1=920  L2=1120  L3=1120  L4=1120  L5=1120  L6=2240
[12/01 19:23:45    309s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/01 19:23:45    309s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/01 19:23:45    309s] [NR-eGR] ========================================
[12/01 19:23:45    309s] [NR-eGR] 
[12/01 19:23:45    309s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/01 19:23:45    309s] (I)       blocked tracks on layer2 : = 82468 / 255840 (32.23%)
[12/01 19:23:45    309s] (I)       blocked tracks on layer3 : = 55016 / 255138 (21.56%)
[12/01 19:23:45    309s] (I)       blocked tracks on layer4 : = 61543 / 255840 (24.06%)
[12/01 19:23:45    309s] (I)       blocked tracks on layer5 : = 61292 / 255138 (24.02%)
[12/01 19:23:45    309s] (I)       blocked tracks on layer6 : = 28777 / 127920 (22.50%)
[12/01 19:23:45    309s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3320.23 MB )
[12/01 19:23:45    309s] (I)       Finished Import and model ( CPU: 0.23 sec, Real: 0.23 sec, Curr Mem: 3320.23 MB )
[12/01 19:23:45    309s] (I)       Reset routing kernel
[12/01 19:23:45    309s] (I)       Started Initialization ( Curr Mem: 3320.23 MB )
[12/01 19:23:45    309s] (I)       numLocalWires=203428  numGlobalNetBranches=46670  numLocalNetBranches=55103
[12/01 19:23:45    309s] (I)       totalPins=289645  totalGlobalPin=139635 (48.21%)
[12/01 19:23:45    309s] (I)       Finished Initialization ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3320.23 MB )
[12/01 19:23:45    309s] (I)       Started Generate topology (16T) ( Curr Mem: 3320.23 MB )
[12/01 19:23:45    309s] (I)       Finished Generate topology (16T) ( CPU: 0.03 sec, Real: 0.01 sec, Curr Mem: 3320.23 MB )
[12/01 19:23:45    309s] (I)       total 2D Cap : 898444 = (406144 H, 492300 V)
[12/01 19:23:45    309s] (I)       
[12/01 19:23:45    309s] (I)       ============  Phase 1a Route ============
[12/01 19:23:45    309s] (I)       Started Phase 1a ( Curr Mem: 3320.23 MB )
[12/01 19:23:45    309s] (I)       Started Pattern routing (16T) ( Curr Mem: 3320.23 MB )
[12/01 19:23:45    309s] (I)       Finished Pattern routing (16T) ( CPU: 0.18 sec, Real: 0.04 sec, Curr Mem: 3320.23 MB )
[12/01 19:23:45    309s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 3320.23 MB )
[12/01 19:23:45    309s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/01 19:23:45    309s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3320.23 MB )
[12/01 19:23:45    309s] (I)       Usage: 174650 = (96889 H, 77761 V) = (23.86% H, 15.80% V) = (2.279e+06um H, 1.829e+06um V)
[12/01 19:23:45    309s] (I)       Started Add via demand to 2D ( Curr Mem: 3320.23 MB )
[12/01 19:23:45    309s] (I)       Finished Add via demand to 2D ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3320.23 MB )
[12/01 19:23:45    309s] (I)       Finished Phase 1a ( CPU: 0.20 sec, Real: 0.07 sec, Curr Mem: 3320.23 MB )
[12/01 19:23:45    309s] (I)       
[12/01 19:23:45    309s] (I)       ============  Phase 1b Route ============
[12/01 19:23:45    309s] (I)       Started Phase 1b ( Curr Mem: 3320.23 MB )
[12/01 19:23:45    309s] (I)       Started Monotonic routing (16T) ( Curr Mem: 3320.23 MB )
[12/01 19:23:45    310s] (I)       Finished Monotonic routing (16T) ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 3320.23 MB )
[12/01 19:23:45    310s] (I)       Usage: 174650 = (96889 H, 77761 V) = (23.86% H, 15.80% V) = (2.279e+06um H, 1.829e+06um V)
[12/01 19:23:45    310s] (I)       eGR overflow: 0.00% H + 0.00% V
[12/01 19:23:45    310s] 
[12/01 19:23:45    310s] (I)       Finished Phase 1b ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 3320.23 MB )
[12/01 19:23:45    310s] (I)       Started Export 2D cong map ( Curr Mem: 3320.23 MB )
[12/01 19:23:45    310s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[12/01 19:23:45    310s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3320.23 MB )
[12/01 19:23:45    310s] Finished Early Global Route rough congestion estimation: mem = 3320.2M
[12/01 19:23:45    310s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.522, REAL:0.363, MEM:3320.2M
[12/01 19:23:45    310s] earlyGlobalRoute rough estimation gcell size 6 row height
[12/01 19:23:45    310s] OPERPROF: Starting CDPad at level 1, MEM:3320.2M
[12/01 19:23:45    310s] CDPadU 0.824 -> 0.824. R=0.699, N=94640, GS=23.520
[12/01 19:23:45    310s] OPERPROF: Finished CDPad at level 1, CPU:0.383, REAL:0.105, MEM:3320.2M
[12/01 19:23:45    310s] OPERPROF: Starting npMain at level 1, MEM:3320.2M
[12/01 19:23:45    311s] OPERPROF:   Starting npPlace at level 2, MEM:3544.2M
[12/01 19:23:45    311s] OPERPROF:   Finished npPlace at level 2, CPU:0.231, REAL:0.090, MEM:3544.2M
[12/01 19:23:45    311s] OPERPROF: Finished npMain at level 1, CPU:0.948, REAL:0.282, MEM:3320.2M
[12/01 19:23:45    311s] Global placement CDP skipped at cutLevel 11.
[12/01 19:23:45    311s] Iteration 11: Total net bbox = 3.260e+06 (1.83e+06 1.43e+06)
[12/01 19:23:45    311s]               Est.  stn bbox = 4.118e+06 (2.28e+06 1.84e+06)
[12/01 19:23:45    311s]               cpu = 0:00:37.2 real = 0:00:04.0 mem = 3320.2M
[12/01 19:23:50    321s] nrCritNet: 5.00% ( 4782 / 95730 ) cutoffSlk: -6077.1ps stdDelay: 40.9ps
[12/01 19:23:54    330s] nrCritNet: 2.00% ( 1914 / 95730 ) cutoffSlk: -5992.2ps stdDelay: 40.9ps
[12/01 19:23:54    330s] Iteration 12: Total net bbox = 3.274e+06 (1.84e+06 1.43e+06)
[12/01 19:23:54    330s]               Est.  stn bbox = 4.133e+06 (2.29e+06 1.84e+06)
[12/01 19:23:54    330s]               cpu = 0:00:19.1 real = 0:00:09.0 mem = 3288.2M
[12/01 19:23:54    330s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:3288.2M
[12/01 19:23:54    330s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/01 19:23:54    330s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.005, REAL:0.004, MEM:3288.2M
[12/01 19:23:54    330s] OPERPROF: Starting npMain at level 1, MEM:3288.2M
[12/01 19:23:54    331s] OPERPROF:   Starting npPlace at level 2, MEM:3544.2M
[12/01 19:23:58    373s] OPERPROF:   Finished npPlace at level 2, CPU:42.450, REAL:4.595, MEM:3576.2M
[12/01 19:23:58    373s] OPERPROF: Finished npMain at level 1, CPU:43.160, REAL:4.786, MEM:3320.2M
[12/01 19:23:58    373s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:3320.2M
[12/01 19:23:58    373s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/01 19:23:58    373s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.004, REAL:0.004, MEM:3320.2M
[12/01 19:23:58    373s] OPERPROF: Starting npCallHUMEst at level 1, MEM:3320.2M
[12/01 19:23:58    373s] Starting Early Global Route rough congestion estimation: mem = 3320.2M
[12/01 19:23:58    373s] (I)       Started Import and model ( Curr Mem: 3320.23 MB )
[12/01 19:23:58    373s] (I)       Started Create place DB ( Curr Mem: 3320.23 MB )
[12/01 19:23:58    373s] (I)       Started Import place data ( Curr Mem: 3320.23 MB )
[12/01 19:23:58    373s] (I)       Started Read instances and placement ( Curr Mem: 3320.23 MB )
[12/01 19:23:58    373s] (I)       Finished Read instances and placement ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 3320.23 MB )
[12/01 19:23:58    373s] (I)       Started Read nets ( Curr Mem: 3320.23 MB )
[12/01 19:23:59    373s] (I)       Finished Read nets ( CPU: 0.10 sec, Real: 0.11 sec, Curr Mem: 3320.23 MB )
[12/01 19:23:59    373s] (I)       Finished Import place data ( CPU: 0.16 sec, Real: 0.17 sec, Curr Mem: 3320.23 MB )
[12/01 19:23:59    373s] (I)       Finished Create place DB ( CPU: 0.16 sec, Real: 0.17 sec, Curr Mem: 3320.23 MB )
[12/01 19:23:59    373s] (I)       Started Create route DB ( Curr Mem: 3320.23 MB )
[12/01 19:23:59    373s] (I)       == Non-default Options ==
[12/01 19:23:59    373s] (I)       Print mode                                         : 2
[12/01 19:23:59    373s] (I)       Stop if highly congested                           : false
[12/01 19:23:59    373s] (I)       Maximum routing layer                              : 6
[12/01 19:23:59    373s] (I)       Assign partition pins                              : false
[12/01 19:23:59    373s] (I)       Support large GCell                                : true
[12/01 19:23:59    373s] (I)       Number of threads                                  : 16
[12/01 19:23:59    373s] (I)       Number of rows per GCell                           : 3
[12/01 19:23:59    373s] (I)       Max num rows per GCell                             : 32
[12/01 19:23:59    373s] (I)       Method to set GCell size                           : row
[12/01 19:23:59    373s] (I)       Counted 3079 PG shapes. We will not process PG shapes layer by layer.
[12/01 19:23:59    373s] (I)       Started Import route data (16T) ( Curr Mem: 3320.23 MB )
[12/01 19:23:59    373s] (I)       ============== Pin Summary ==============
[12/01 19:23:59    373s] (I)       +-------+--------+---------+------------+
[12/01 19:23:59    373s] (I)       | Layer | # pins | % total |      Group |
[12/01 19:23:59    373s] (I)       +-------+--------+---------+------------+
[12/01 19:23:59    373s] (I)       |     1 | 289552 |   99.95 |        Pin |
[12/01 19:23:59    373s] (I)       |     2 |     91 |    0.03 | Pin access |
[12/01 19:23:59    373s] (I)       |     3 |      0 |    0.00 | Pin access |
[12/01 19:23:59    373s] (I)       |     4 |      0 |    0.00 |      Upper |
[12/01 19:23:59    373s] (I)       |     5 |      0 |    0.00 |      Upper |
[12/01 19:23:59    373s] (I)       |     6 |     54 |    0.02 |      Upper |
[12/01 19:23:59    373s] (I)       +-------+--------+---------+------------+
[12/01 19:23:59    373s] (I)       Use row-based GCell size
[12/01 19:23:59    373s] (I)       Use row-based GCell align
[12/01 19:23:59    373s] (I)       GCell unit size   : 7840
[12/01 19:23:59    373s] (I)       GCell multiplier  : 3
[12/01 19:23:59    373s] (I)       GCell row height  : 7840
[12/01 19:23:59    373s] (I)       Actual row height : 7840
[12/01 19:23:59    373s] (I)       GCell align ref   : 507360 507360
[12/01 19:23:59    373s] [NR-eGR] Track table information for default rule: 
[12/01 19:23:59    373s] [NR-eGR] METAL1 has no routable track
[12/01 19:23:59    373s] [NR-eGR] METAL2 has single uniform track structure
[12/01 19:23:59    373s] [NR-eGR] METAL3 has single uniform track structure
[12/01 19:23:59    373s] [NR-eGR] METAL4 has single uniform track structure
[12/01 19:23:59    373s] [NR-eGR] METAL5 has single uniform track structure
[12/01 19:23:59    373s] [NR-eGR] METAL6 has single uniform track structure
[12/01 19:23:59    373s] (I)       ============== Default via ===============
[12/01 19:23:59    373s] (I)       +---+------------------+-----------------+
[12/01 19:23:59    373s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut |
[12/01 19:23:59    373s] (I)       +---+------------------+-----------------+
[12/01 19:23:59    373s] (I)       | 1 |    4  VIA12_VV   |    4  VIA12_VV  |
[12/01 19:23:59    373s] (I)       | 2 |    5  VIA2       |    5  VIA2      |
[12/01 19:23:59    373s] (I)       | 3 |    8  VIA3       |    8  VIA3      |
[12/01 19:23:59    373s] (I)       | 4 |   11  VIA4       |   11  VIA4      |
[12/01 19:23:59    373s] (I)       | 5 |   14  VIA5       |   15  VIA5EAST  |
[12/01 19:23:59    373s] (I)       +---+------------------+-----------------+
[12/01 19:23:59    373s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 3320.23 MB )
[12/01 19:23:59    373s] (I)       Started Read routing blockages ( Curr Mem: 3320.23 MB )
[12/01 19:23:59    373s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3320.23 MB )
[12/01 19:23:59    373s] (I)       Started Read instance blockages ( Curr Mem: 3320.23 MB )
[12/01 19:23:59    373s] (I)       Finished Read instance blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3320.23 MB )
[12/01 19:23:59    373s] (I)       Started Read PG blockages ( Curr Mem: 3320.23 MB )
[12/01 19:23:59    373s] [NR-eGR] Read 3434 PG shapes
[12/01 19:23:59    373s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3320.23 MB )
[12/01 19:23:59    373s] (I)       Started Read boundary cut boxes ( Curr Mem: 3320.23 MB )
[12/01 19:23:59    373s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3320.23 MB )
[12/01 19:23:59    373s] [NR-eGR] #Routing Blockages  : 0
[12/01 19:23:59    373s] [NR-eGR] #Instance Blockages : 23024
[12/01 19:23:59    373s] [NR-eGR] #PG Blockages       : 3434
[12/01 19:23:59    373s] [NR-eGR] #Halo Blockages     : 0
[12/01 19:23:59    373s] [NR-eGR] #Boundary Blockages : 0
[12/01 19:23:59    373s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3320.23 MB )
[12/01 19:23:59    373s] (I)       Started Read blackboxes ( Curr Mem: 3320.23 MB )
[12/01 19:23:59    373s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/01 19:23:59    373s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3320.23 MB )
[12/01 19:23:59    373s] (I)       Started Read prerouted ( Curr Mem: 3320.23 MB )
[12/01 19:23:59    373s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/01 19:23:59    373s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3320.23 MB )
[12/01 19:23:59    373s] (I)       Started Read unlegalized nets ( Curr Mem: 3320.23 MB )
[12/01 19:23:59    373s] (I)       Finished Read unlegalized nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3320.23 MB )
[12/01 19:23:59    373s] (I)       Started Read nets ( Curr Mem: 3320.23 MB )
[12/01 19:23:59    373s] [NR-eGR] Read numTotalNets=95730  numIgnoredNets=0
[12/01 19:23:59    373s] (I)       Finished Read nets ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3320.23 MB )
[12/01 19:23:59    373s] (I)       Started Set up via pillars ( Curr Mem: 3320.23 MB )
[12/01 19:23:59    373s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3320.23 MB )
[12/01 19:23:59    373s] (I)       early_global_route_priority property id does not exist.
[12/01 19:23:59    373s] (I)       Started Initialize 3D grid graph ( Curr Mem: 3320.23 MB )
[12/01 19:23:59    373s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3320.23 MB )
[12/01 19:23:59    373s] (I)       Model blockages into capacity
[12/01 19:23:59    373s] (I)       Read Num Blocks=26458  Num Prerouted Wires=0  Num CS=0
[12/01 19:23:59    373s] (I)       Started Initialize 3D capacity ( Curr Mem: 3320.23 MB )
[12/01 19:23:59    373s] (I)       Layer 1 (V) : #blockages 19782 : #preroutes 0
[12/01 19:23:59    373s] (I)       Layer 2 (H) : #blockages 5764 : #preroutes 0
[12/01 19:23:59    373s] (I)       Layer 3 (V) : #blockages 768 : #preroutes 0
[12/01 19:23:59    373s] (I)       Layer 4 (H) : #blockages 82 : #preroutes 0
[12/01 19:23:59    373s] (I)       Layer 5 (V) : #blockages 62 : #preroutes 0
[12/01 19:23:59    373s] (I)       Finished Initialize 3D capacity ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3320.23 MB )
[12/01 19:23:59    373s] (I)       -- layer congestion ratio --
[12/01 19:23:59    373s] (I)       Layer 1 : 0.100000
[12/01 19:23:59    373s] (I)       Layer 2 : 0.700000
[12/01 19:23:59    373s] (I)       Layer 3 : 0.700000
[12/01 19:23:59    373s] (I)       Layer 4 : 0.700000
[12/01 19:23:59    373s] (I)       Layer 5 : 0.700000
[12/01 19:23:59    373s] (I)       Layer 6 : 0.700000
[12/01 19:23:59    373s] (I)       ----------------------------
[12/01 19:23:59    373s] (I)       Number of ignored nets                =      0
[12/01 19:23:59    373s] (I)       Number of connected nets              =      0
[12/01 19:23:59    373s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[12/01 19:23:59    373s] (I)       Number of clock nets                  =      2.  Ignored: No
[12/01 19:23:59    373s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/01 19:23:59    373s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/01 19:23:59    373s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/01 19:23:59    373s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/01 19:23:59    373s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/01 19:23:59    373s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/01 19:23:59    373s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/01 19:23:59    373s] (I)       Finished Import route data (16T) ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 3320.23 MB )
[12/01 19:23:59    373s] (I)       Finished Create route DB ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 3320.23 MB )
[12/01 19:23:59    373s] (I)       Started Read aux data ( Curr Mem: 3320.23 MB )
[12/01 19:23:59    373s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3320.23 MB )
[12/01 19:23:59    373s] (I)       Started Others data preparation ( Curr Mem: 3320.23 MB )
[12/01 19:23:59    373s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/01 19:23:59    373s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3320.23 MB )
[12/01 19:23:59    373s] (I)       Started Create route kernel ( Curr Mem: 3320.23 MB )
[12/01 19:23:59    373s] (I)       Ndr track 0 does not exist
[12/01 19:23:59    373s] (I)       ---------------------Grid Graph Info--------------------
[12/01 19:23:59    373s] (I)       Routing area        : (0, 0) - (3674080, 3664000)
[12/01 19:23:59    373s] (I)       Core area           : (507360, 507360) - (3167360, 3157280)
[12/01 19:23:59    373s] (I)       Site width          :  1120  (dbu)
[12/01 19:23:59    373s] (I)       Row height          :  7840  (dbu)
[12/01 19:23:59    373s] (I)       GCell row height    :  7840  (dbu)
[12/01 19:23:59    373s] (I)       GCell width         : 23520  (dbu)
[12/01 19:23:59    373s] (I)       GCell height        : 23520  (dbu)
[12/01 19:23:59    373s] (I)       Grid                :   156   156     6
[12/01 19:23:59    373s] (I)       Layer numbers       :     1     2     3     4     5     6
[12/01 19:23:59    373s] (I)       Vertical capacity   :     0 23520     0 23520     0 23520
[12/01 19:23:59    373s] (I)       Horizontal capacity :     0     0 23520     0 23520     0
[12/01 19:23:59    373s] (I)       Default wire width  :   460   560   560   560   560   880
[12/01 19:23:59    373s] (I)       Default wire space  :   460   560   560   560   560   920
[12/01 19:23:59    373s] (I)       Default wire pitch  :   920  1120  1120  1120  1120  1800
[12/01 19:23:59    373s] (I)       Default pitch size  :   920  1120  1120  1120  1120  2240
[12/01 19:23:59    373s] (I)       First track coord   :     0   560   560   560   560  1680
[12/01 19:23:59    373s] (I)       Num tracks per GCell: 25.57 21.00 21.00 21.00 21.00 10.50
[12/01 19:23:59    373s] (I)       Total num of tracks :     0  3280  3271  3280  3271  1640
[12/01 19:23:59    373s] (I)       Num of masks        :     1     1     1     1     1     1
[12/01 19:23:59    373s] (I)       Num of trim masks   :     0     0     0     0     0     0
[12/01 19:23:59    373s] (I)       --------------------------------------------------------
[12/01 19:23:59    373s] 
[12/01 19:23:59    373s] [NR-eGR] ============ Routing rule table ============
[12/01 19:23:59    373s] [NR-eGR] Rule id: 0  Nets: 95704 
[12/01 19:23:59    373s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/01 19:23:59    373s] (I)       Pitch:  L1=920  L2=1120  L3=1120  L4=1120  L5=1120  L6=2240
[12/01 19:23:59    373s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/01 19:23:59    373s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/01 19:23:59    373s] [NR-eGR] ========================================
[12/01 19:23:59    373s] [NR-eGR] 
[12/01 19:23:59    373s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/01 19:23:59    373s] (I)       blocked tracks on layer2 : = 148195 / 511680 (28.96%)
[12/01 19:23:59    373s] (I)       blocked tracks on layer3 : = 99601 / 510276 (19.52%)
[12/01 19:23:59    373s] (I)       blocked tracks on layer4 : = 116401 / 511680 (22.75%)
[12/01 19:23:59    373s] (I)       blocked tracks on layer5 : = 115134 / 510276 (22.56%)
[12/01 19:23:59    373s] (I)       blocked tracks on layer6 : = 54243 / 255840 (21.20%)
[12/01 19:23:59    373s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3320.23 MB )
[12/01 19:23:59    373s] (I)       Finished Import and model ( CPU: 0.24 sec, Real: 0.25 sec, Curr Mem: 3320.23 MB )
[12/01 19:23:59    373s] (I)       Reset routing kernel
[12/01 19:23:59    373s] (I)       Started Initialization ( Curr Mem: 3320.23 MB )
[12/01 19:23:59    373s] (I)       numLocalWires=138896  numGlobalNetBranches=30297  numLocalNetBranches=39232
[12/01 19:23:59    373s] (I)       totalPins=289645  totalGlobalPin=183932 (63.50%)
[12/01 19:23:59    373s] (I)       Finished Initialization ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3320.23 MB )
[12/01 19:23:59    373s] (I)       Started Generate topology (16T) ( Curr Mem: 3320.23 MB )
[12/01 19:23:59    374s] (I)       Finished Generate topology (16T) ( CPU: 0.04 sec, Real: 0.02 sec, Curr Mem: 3320.23 MB )
[12/01 19:23:59    374s] (I)       total 2D Cap : 1808417 = (818729 H, 989688 V)
[12/01 19:23:59    374s] (I)       
[12/01 19:23:59    374s] (I)       ============  Phase 1a Route ============
[12/01 19:23:59    374s] (I)       Started Phase 1a ( Curr Mem: 3320.23 MB )
[12/01 19:23:59    374s] (I)       Started Pattern routing (16T) ( Curr Mem: 3320.23 MB )
[12/01 19:23:59    374s] (I)       Finished Pattern routing (16T) ( CPU: 0.31 sec, Real: 0.07 sec, Curr Mem: 3320.23 MB )
[12/01 19:23:59    374s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 3320.23 MB )
[12/01 19:23:59    374s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/01 19:23:59    374s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3320.23 MB )
[12/01 19:23:59    374s] (I)       Usage: 349449 = (192345 H, 157104 V) = (23.49% H, 15.87% V) = (2.262e+06um H, 1.848e+06um V)
[12/01 19:23:59    374s] (I)       Started Add via demand to 2D ( Curr Mem: 3320.23 MB )
[12/01 19:23:59    374s] (I)       Finished Add via demand to 2D ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3320.23 MB )
[12/01 19:23:59    374s] (I)       Finished Phase 1a ( CPU: 0.35 sec, Real: 0.11 sec, Curr Mem: 3320.23 MB )
[12/01 19:23:59    374s] (I)       
[12/01 19:23:59    374s] (I)       ============  Phase 1b Route ============
[12/01 19:23:59    374s] (I)       Started Phase 1b ( Curr Mem: 3320.23 MB )
[12/01 19:23:59    374s] (I)       Started Monotonic routing (16T) ( Curr Mem: 3320.23 MB )
[12/01 19:23:59    374s] (I)       Finished Monotonic routing (16T) ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 3320.23 MB )
[12/01 19:23:59    374s] (I)       Usage: 349464 = (192346 H, 157118 V) = (23.49% H, 15.88% V) = (2.262e+06um H, 1.848e+06um V)
[12/01 19:23:59    374s] (I)       eGR overflow: 0.01% H + 0.00% V
[12/01 19:23:59    374s] 
[12/01 19:23:59    374s] (I)       Finished Phase 1b ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 3320.23 MB )
[12/01 19:23:59    374s] (I)       Started Export 2D cong map ( Curr Mem: 3320.23 MB )
[12/01 19:23:59    374s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[12/01 19:23:59    374s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3320.23 MB )
[12/01 19:23:59    374s] Finished Early Global Route rough congestion estimation: mem = 3320.2M
[12/01 19:23:59    374s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.705, REAL:0.453, MEM:3320.2M
[12/01 19:23:59    374s] earlyGlobalRoute rough estimation gcell size 3 row height
[12/01 19:23:59    374s] OPERPROF: Starting CDPad at level 1, MEM:3320.2M
[12/01 19:23:59    374s] CDPadU 0.824 -> 0.824. R=0.698, N=94640, GS=11.760
[12/01 19:23:59    374s] OPERPROF: Finished CDPad at level 1, CPU:0.412, REAL:0.112, MEM:3320.2M
[12/01 19:23:59    374s] OPERPROF: Starting npMain at level 1, MEM:3320.2M
[12/01 19:23:59    375s] OPERPROF:   Starting npPlace at level 2, MEM:3544.2M
[12/01 19:23:59    375s] AB param 11.4% (10822/94638).
[12/01 19:23:59    375s] OPERPROF:   Finished npPlace at level 2, CPU:0.266, REAL:0.122, MEM:3531.2M
[12/01 19:23:59    375s] OPERPROF: Finished npMain at level 1, CPU:0.979, REAL:0.310, MEM:3307.2M
[12/01 19:23:59    375s] Global placement CDP is working on the selected area.
[12/01 19:23:59    375s] OPERPROF: Starting npMain at level 1, MEM:3307.2M
[12/01 19:23:59    376s] OPERPROF:   Starting npPlace at level 2, MEM:3531.2M
[12/01 19:24:00    378s] OPERPROF:   Finished npPlace at level 2, CPU:2.106, REAL:0.417, MEM:3563.2M
[12/01 19:24:00    378s] OPERPROF: Finished npMain at level 1, CPU:2.638, REAL:0.572, MEM:3307.2M
[12/01 19:24:00    378s] Iteration 13: Total net bbox = 3.258e+06 (1.83e+06 1.43e+06)
[12/01 19:24:00    378s]               Est.  stn bbox = 4.120e+06 (2.28e+06 1.84e+06)
[12/01 19:24:00    378s]               cpu = 0:00:48.0 real = 0:00:06.0 mem = 3307.2M
[12/01 19:24:00    378s] Iteration 14: Total net bbox = 3.258e+06 (1.83e+06 1.43e+06)
[12/01 19:24:00    378s]               Est.  stn bbox = 4.120e+06 (2.28e+06 1.84e+06)
[12/01 19:24:00    378s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 3307.2M
[12/01 19:24:00    378s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:3307.2M
[12/01 19:24:00    378s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/01 19:24:00    378s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.005, REAL:0.004, MEM:3307.2M
[12/01 19:24:00    378s] OPERPROF: Starting npMain at level 1, MEM:3307.2M
[12/01 19:24:00    379s] OPERPROF:   Starting npPlace at level 2, MEM:3531.2M
[12/01 19:24:09    456s] OPERPROF:     Starting npBlockageAwareSnap at level 3, MEM:3787.2M
[12/01 19:24:09    456s] OPERPROF:     Finished npBlockageAwareSnap at level 3, CPU:0.001, REAL:0.000, MEM:3787.2M
[12/01 19:24:09    456s] OPERPROF:   Finished npPlace at level 2, CPU:76.869, REAL:8.755, MEM:3563.2M
[12/01 19:24:09    456s] OPERPROF: Finished npMain at level 1, CPU:77.586, REAL:8.944, MEM:3307.2M
[12/01 19:24:09    456s] Iteration 15: Total net bbox = 3.370e+06 (1.88e+06 1.49e+06)
[12/01 19:24:09    456s]               Est.  stn bbox = 4.221e+06 (2.32e+06 1.90e+06)
[12/01 19:24:09    456s]               cpu = 0:01:18 real = 0:00:09.0 mem = 3307.2M
[12/01 19:24:09    456s] [adp] clock
[12/01 19:24:09    456s] [adp] weight, nr nets, wire length
[12/01 19:24:09    456s] [adp]      0        2  2591.738500
[12/01 19:24:09    456s] [adp] data
[12/01 19:24:09    456s] [adp] weight, nr nets, wire length
[12/01 19:24:09    456s] [adp]      0    95729  3367230.002500
[12/01 19:24:09    456s] [adp] 0.000000|0.000000|0.000000
[12/01 19:24:09    456s] Iteration 16: Total net bbox = 3.370e+06 (1.88e+06 1.49e+06)
[12/01 19:24:09    456s]               Est.  stn bbox = 4.221e+06 (2.32e+06 1.90e+06)
[12/01 19:24:09    456s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 3307.2M
[12/01 19:24:09    456s] *** cost = 3.370e+06 (1.88e+06 1.49e+06) (cpu for global=0:06:27) real=0:01:06***
[12/01 19:24:09    456s] Placement multithread real runtime: 0:01:06 with 16 threads.
[12/01 19:24:09    456s] Info: 1 clock gating cells identified, 0 (on average) moved 0/8
[12/01 19:24:09    456s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3307.2M
[12/01 19:24:09    456s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.001, REAL:0.000, MEM:3307.2M
[12/01 19:24:09    456s] Solver runtime cpu: 0:05:10 real: 0:00:33.3
[12/01 19:24:09    456s] Core Placement runtime cpu: 0:05:23 real: 0:00:38.0
[12/01 19:24:09    456s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[12/01 19:24:09    456s] Type 'man IMPSP-9025' for more detail.
[12/01 19:24:09    456s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3307.2M
[12/01 19:24:09    456s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3307.2M
[12/01 19:24:09    456s] z: 2, totalTracks: 1
[12/01 19:24:09    456s] z: 4, totalTracks: 1
[12/01 19:24:09    456s] z: 6, totalTracks: 1
[12/01 19:24:09    456s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 
[12/01 19:24:09    456s] All LLGs are deleted
[12/01 19:24:09    456s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:3307.2M
[12/01 19:24:09    456s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:3307.2M
[12/01 19:24:09    456s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3307.2M
[12/01 19:24:09    456s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:3307.2M
[12/01 19:24:09    456s] Core basic site is core7T
[12/01 19:24:09    456s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:3307.2M
[12/01 19:24:09    456s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.066, REAL:0.010, MEM:3531.2M
[12/01 19:24:09    456s] Fast DP-INIT is on for default
[12/01 19:24:09    456s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/01 19:24:09    456s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.091, REAL:0.022, MEM:3531.2M
[12/01 19:24:09    456s] OPERPROF:       Starting CMU at level 4, MEM:3531.2M
[12/01 19:24:09    456s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.006, MEM:3563.2M
[12/01 19:24:09    456s] 
[12/01 19:24:09    456s] Bad Lib Cell Checking (CMU) is done! (0)
[12/01 19:24:09    456s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.113, REAL:0.041, MEM:3307.2M
[12/01 19:24:09    456s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:3307.2M
[12/01 19:24:09    456s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.003, REAL:0.002, MEM:3531.2M
[12/01 19:24:09    456s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3307.2MB).
[12/01 19:24:09    456s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.181, REAL:0.104, MEM:3307.2M
[12/01 19:24:09    456s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.182, REAL:0.104, MEM:3307.2M
[12/01 19:24:09    456s] TDRefine: refinePlace mode is spiral
[12/01 19:24:09    456s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3921427.1
[12/01 19:24:09    456s] OPERPROF: Starting RefinePlace at level 1, MEM:3307.2M
[12/01 19:24:09    456s] *** Starting refinePlace (0:07:37 mem=3307.2M) ***
[12/01 19:24:09    456s] Total net bbox length = 3.370e+06 (1.877e+06 1.493e+06) (ext = 8.217e+03)
[12/01 19:24:09    456s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/01 19:24:09    456s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3307.2M
[12/01 19:24:09    456s] Starting refinePlace ...
[12/01 19:24:10    456s] ** Cut row section cpu time 0:00:00.0.
[12/01 19:24:10    456s]    Spread Effort: high, standalone mode, useDDP on.
[12/01 19:24:10    462s] [CPU] RefinePlace/preRPlace (cpu=0:00:06.0, real=0:00:01.0, mem=3307.2MB) @(0:07:37 - 0:07:43).
[12/01 19:24:10    462s] Move report: preRPlace moves 94640 insts, mean move: 1.16 um, max move: 8.00 um 
[12/01 19:24:10    462s] 	Max move on inst (MAU_dut/B2/U7961): (392.35, 385.23) --> (394.24, 379.12)
[12/01 19:24:10    462s] 	Length: 5 sites, height: 1 rows, site name: core7T, cell type: NAND2X1
[12/01 19:24:10    462s] wireLenOptFixPriorityInst 0 inst fixed
[12/01 19:24:10    462s] tweakage running in 16 threads.
[12/01 19:24:10    462s] Placement tweakage begins.
[12/01 19:24:10    463s] wire length = 4.333e+06
[12/01 19:24:12    471s] wire length = 4.202e+06
[12/01 19:24:12    471s] Placement tweakage ends.
[12/01 19:24:12    471s] Move report: tweak moves 31722 insts, mean move: 7.04 um, max move: 52.08 um 
[12/01 19:24:12    471s] 	Max move on inst (MAU_dut/BRAM_IN_MUX/U589): (1053.36, 743.68) --> (1032.64, 775.04)
[12/01 19:24:12    471s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:09.1, real=0:00:02.0, mem=3363.2MB) @(0:07:43 - 0:07:52).
[12/01 19:24:12    472s] 
[12/01 19:24:12    472s] Running Spiral MT with 16 threads  fetchWidth=256 
[12/01 19:24:13    473s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/01 19:24:13    473s] [CPU] RefinePlace/Legalization (cpu=0:00:01.6, real=0:00:01.0, mem=3363.2MB) @(0:07:52 - 0:07:54).
[12/01 19:24:13    473s] Move report: Detail placement moves 94640 insts, mean move: 3.24 um, max move: 49.98 um 
[12/01 19:24:13    473s] 	Max move on inst (MAU_dut/BRAM_IN_MUX/U462): (789.68, 1373.19) --> (765.52, 1347.36)
[12/01 19:24:13    473s] 	Runtime: CPU: 0:00:16.8 REAL: 0:00:04.0 MEM: 3363.2MB
[12/01 19:24:13    473s] Statistics of distance of Instance movement in refine placement:
[12/01 19:24:13    473s]   maximum (X+Y) =        49.98 um
[12/01 19:24:13    473s]   inst (MAU_dut/BRAM_IN_MUX/U462) with max move: (789.677, 1373.19) -> (765.52, 1347.36)
[12/01 19:24:13    473s]   mean    (X+Y) =         3.24 um
[12/01 19:24:13    473s] Summary Report:
[12/01 19:24:13    473s] Instances move: 94640 (out of 94640 movable)
[12/01 19:24:13    473s] Instances flipped: 0
[12/01 19:24:13    473s] Mean displacement: 3.24 um
[12/01 19:24:13    473s] Max displacement: 49.98 um (Instance: MAU_dut/BRAM_IN_MUX/U462) (789.677, 1373.19) -> (765.52, 1347.36)
[12/01 19:24:13    473s] 	Length: 5 sites, height: 1 rows, site name: core7T, cell type: NAND2X1
[12/01 19:24:13    473s] Total instances moved : 94640
[12/01 19:24:13    473s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:16.858, REAL:3.838, MEM:3363.2M
[12/01 19:24:13    473s] Total net bbox length = 3.264e+06 (1.782e+06 1.482e+06) (ext = 8.226e+03)
[12/01 19:24:13    473s] Runtime: CPU: 0:00:16.9 REAL: 0:00:04.0 MEM: 3363.2MB
[12/01 19:24:13    473s] [CPU] RefinePlace/total (cpu=0:00:16.9, real=0:00:04.0, mem=3363.2MB) @(0:07:37 - 0:07:54).
[12/01 19:24:13    473s] *** Finished refinePlace (0:07:54 mem=3363.2M) ***
[12/01 19:24:13    473s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3921427.1
[12/01 19:24:13    473s] OPERPROF: Finished RefinePlace at level 1, CPU:16.961, REAL:3.941, MEM:3363.2M
[12/01 19:24:13    473s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3363.2M
[12/01 19:24:13    473s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3363.2M
[12/01 19:24:13    473s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.017, REAL:0.017, MEM:3363.2M
[12/01 19:24:13    473s] All LLGs are deleted
[12/01 19:24:13    473s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3363.2M
[12/01 19:24:13    473s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3363.2M
[12/01 19:24:13    473s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.089, REAL:0.046, MEM:3162.2M
[12/01 19:24:13    473s] *** End of Placement (cpu=0:06:52, real=0:01:14, mem=3162.2M) ***
[12/01 19:24:13    473s] z: 2, totalTracks: 1
[12/01 19:24:13    473s] z: 4, totalTracks: 1
[12/01 19:24:13    473s] z: 6, totalTracks: 1
[12/01 19:24:13    473s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 
[12/01 19:24:13    473s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3162.2M
[12/01 19:24:13    473s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3162.2M
[12/01 19:24:13    473s] Core basic site is core7T
[12/01 19:24:13    473s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3162.2M
[12/01 19:24:13    473s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.102, REAL:0.009, MEM:3386.2M
[12/01 19:24:13    473s] Fast DP-INIT is on for default
[12/01 19:24:13    473s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/01 19:24:13    473s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.126, REAL:0.023, MEM:3386.2M
[12/01 19:24:13    473s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.139, REAL:0.034, MEM:3162.2M
[12/01 19:24:13    473s] OPERPROF: Starting spReportDensityMap (include fixed instaces) at level 1, MEM:3162.2M
[12/01 19:24:13    473s] OPERPROF:   Starting Cal-LLG-Density-Map at level 2, MEM:3162.2M
[12/01 19:24:13    473s] OPERPROF:   Finished Cal-LLG-Density-Map at level 2, CPU:0.019, REAL:0.015, MEM:3162.2M
[12/01 19:24:13    473s] default core: bins with density > 0.750 = 14.53 % ( 168 / 1156 )
[12/01 19:24:13    473s] Density distribution unevenness ratio = 3.177%
[12/01 19:24:13    473s] OPERPROF: Finished spReportDensityMap (include fixed instaces) at level 1, CPU:0.028, REAL:0.022, MEM:3162.2M
[12/01 19:24:13    473s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3162.2M
[12/01 19:24:13    473s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3162.2M
[12/01 19:24:13    473s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.000, MEM:3162.2M
[12/01 19:24:13    473s] All LLGs are deleted
[12/01 19:24:13    473s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3162.2M
[12/01 19:24:13    473s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3162.2M
[12/01 19:24:13    473s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.060, REAL:0.017, MEM:3158.2M
[12/01 19:24:13    473s] *** Free Virtual Timing Model ...(mem=3158.2M)
[12/01 19:24:13    473s] Starting IO pin assignment...
[12/01 19:24:14    474s] **INFO: Enable pre-place timing setting for timing analysis
[12/01 19:24:14    474s] Set Using Default Delay Limit as 101.
[12/01 19:24:14    474s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[12/01 19:24:14    474s] Set Default Net Delay as 0 ps.
[12/01 19:24:14    474s] Set Default Net Load as 0 pF. 
[12/01 19:24:14    474s] **INFO: Analyzing IO path groups for slack adjustment
[12/01 19:24:15    475s] Effort level <high> specified for reg2reg_tmp.3921427 path_group
[12/01 19:24:15    475s] #################################################################################
[12/01 19:24:15    475s] # Design Stage: PreRoute
[12/01 19:24:15    475s] # Design Name: MAU_top_pads
[12/01 19:24:15    475s] # Design Mode: 90nm
[12/01 19:24:15    475s] # Analysis Mode: MMMC Non-OCV 
[12/01 19:24:15    475s] # Parasitics Mode: No SPEF/RCDB 
[12/01 19:24:15    475s] # Signoff Settings: SI Off 
[12/01 19:24:15    475s] #################################################################################
[12/01 19:24:15    475s] Topological Sorting (REAL = 0:00:00.0, MEM = 3159.3M, InitMEM = 3145.7M)
[12/01 19:24:15    475s] Calculate delays in BcWc mode...
[12/01 19:24:15    475s] Start delay calculation (fullDC) (16 T). (MEM=3159.34)
[12/01 19:24:15    476s] End AAE Lib Interpolated Model. (MEM=3171.86 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/01 19:24:16    485s] Total number of fetched objects 95732
[12/01 19:24:16    485s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/01 19:24:16    485s] End delay calculation. (MEM=3796.51 CPU=0:00:08.4 REAL=0:00:00.0)
[12/01 19:24:16    485s] End delay calculation (fullDC). (MEM=3796.51 CPU=0:00:09.7 REAL=0:00:01.0)
[12/01 19:24:16    485s] *** CDM Built up (cpu=0:00:09.9  real=0:00:01.0  mem= 3796.5M) ***
[12/01 19:24:18    487s] **INFO: Disable pre-place timing setting for timing analysis
[12/01 19:24:18    487s] Set Using Default Delay Limit as 1000.
[12/01 19:24:18    487s] Set Default Net Delay as 1000 ps.
[12/01 19:24:18    487s] Set Default Net Load as 0.5 pF. 
[12/01 19:24:18    487s] Info: Disable timing driven in postCTS congRepair.
[12/01 19:24:18    487s] 
[12/01 19:24:18    487s] Starting congRepair ...
[12/01 19:24:18    487s] User Input Parameters:
[12/01 19:24:18    487s] - Congestion Driven    : On
[12/01 19:24:18    487s] - Timing Driven        : Off
[12/01 19:24:18    487s] - Area-Violation Based : On
[12/01 19:24:18    487s] - Start Rollback Level : -5
[12/01 19:24:18    487s] - Legalized            : On
[12/01 19:24:18    487s] - Window Based         : Off
[12/01 19:24:18    487s] - eDen incr mode       : Off
[12/01 19:24:18    487s] - Small incr mode      : Off
[12/01 19:24:18    487s] 
[12/01 19:24:18    487s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:3786.0M
[12/01 19:24:18    487s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.020, REAL:0.021, MEM:3786.0M
[12/01 19:24:18    487s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:3786.0M
[12/01 19:24:18    487s] Starting Early Global Route congestion estimation: mem = 3786.0M
[12/01 19:24:18    487s] (I)       Started Import and model ( Curr Mem: 3785.99 MB )
[12/01 19:24:18    487s] (I)       Started Create place DB ( Curr Mem: 3785.99 MB )
[12/01 19:24:18    487s] (I)       Started Import place data ( Curr Mem: 3785.99 MB )
[12/01 19:24:18    487s] (I)       Started Read instances and placement ( Curr Mem: 3785.99 MB )
[12/01 19:24:18    487s] (I)       Finished Read instances and placement ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 3785.99 MB )
[12/01 19:24:18    487s] (I)       Started Read nets ( Curr Mem: 3785.99 MB )
[12/01 19:24:19    487s] (I)       Finished Read nets ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 3785.99 MB )
[12/01 19:24:19    487s] (I)       Finished Import place data ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 3785.99 MB )
[12/01 19:24:19    487s] (I)       Finished Create place DB ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 3785.99 MB )
[12/01 19:24:19    487s] (I)       Started Create route DB ( Curr Mem: 3785.99 MB )
[12/01 19:24:19    487s] (I)       == Non-default Options ==
[12/01 19:24:19    487s] (I)       Maximum routing layer                              : 6
[12/01 19:24:19    487s] (I)       Number of threads                                  : 16
[12/01 19:24:19    487s] (I)       Use non-blocking free Dbs wires                    : false
[12/01 19:24:19    487s] (I)       Method to set GCell size                           : row
[12/01 19:24:19    487s] (I)       Counted 3079 PG shapes. We will not process PG shapes layer by layer.
[12/01 19:24:19    487s] (I)       Started Import route data (16T) ( Curr Mem: 3785.99 MB )
[12/01 19:24:19    487s] (I)       ============== Pin Summary ==============
[12/01 19:24:19    487s] (I)       +-------+--------+---------+------------+
[12/01 19:24:19    487s] (I)       | Layer | # pins | % total |      Group |
[12/01 19:24:19    487s] (I)       +-------+--------+---------+------------+
[12/01 19:24:19    487s] (I)       |     1 | 289555 |   99.95 |        Pin |
[12/01 19:24:19    487s] (I)       |     2 |     99 |    0.03 | Pin access |
[12/01 19:24:19    487s] (I)       |     3 |      0 |    0.00 | Pin access |
[12/01 19:24:19    487s] (I)       |     4 |      0 |    0.00 |      Upper |
[12/01 19:24:19    487s] (I)       |     5 |      0 |    0.00 |      Upper |
[12/01 19:24:19    487s] (I)       |     6 |     54 |    0.02 |      Upper |
[12/01 19:24:19    487s] (I)       +-------+--------+---------+------------+
[12/01 19:24:19    487s] (I)       Use row-based GCell size
[12/01 19:24:19    487s] (I)       Use row-based GCell align
[12/01 19:24:19    487s] (I)       GCell unit size   : 7840
[12/01 19:24:19    487s] (I)       GCell multiplier  : 1
[12/01 19:24:19    487s] (I)       GCell row height  : 7840
[12/01 19:24:19    487s] (I)       Actual row height : 7840
[12/01 19:24:19    487s] (I)       GCell align ref   : 507360 507360
[12/01 19:24:19    487s] [NR-eGR] Track table information for default rule: 
[12/01 19:24:19    487s] [NR-eGR] METAL1 has no routable track
[12/01 19:24:19    487s] [NR-eGR] METAL2 has single uniform track structure
[12/01 19:24:19    487s] [NR-eGR] METAL3 has single uniform track structure
[12/01 19:24:19    487s] [NR-eGR] METAL4 has single uniform track structure
[12/01 19:24:19    487s] [NR-eGR] METAL5 has single uniform track structure
[12/01 19:24:19    487s] [NR-eGR] METAL6 has single uniform track structure
[12/01 19:24:19    487s] (I)       ============== Default via ===============
[12/01 19:24:19    487s] (I)       +---+------------------+-----------------+
[12/01 19:24:19    487s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut |
[12/01 19:24:19    487s] (I)       +---+------------------+-----------------+
[12/01 19:24:19    487s] (I)       | 1 |    4  VIA12_VV   |    4  VIA12_VV  |
[12/01 19:24:19    487s] (I)       | 2 |    5  VIA2       |    5  VIA2      |
[12/01 19:24:19    487s] (I)       | 3 |    8  VIA3       |    8  VIA3      |
[12/01 19:24:19    487s] (I)       | 4 |   11  VIA4       |   11  VIA4      |
[12/01 19:24:19    487s] (I)       | 5 |   14  VIA5       |   15  VIA5EAST  |
[12/01 19:24:19    487s] (I)       +---+------------------+-----------------+
[12/01 19:24:19    487s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 3785.99 MB )
[12/01 19:24:19    487s] (I)       Started Read routing blockages ( Curr Mem: 3785.99 MB )
[12/01 19:24:19    487s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3785.99 MB )
[12/01 19:24:19    487s] (I)       Started Read instance blockages ( Curr Mem: 3785.99 MB )
[12/01 19:24:19    487s] (I)       Finished Read instance blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3785.99 MB )
[12/01 19:24:19    487s] (I)       Started Read PG blockages ( Curr Mem: 3785.99 MB )
[12/01 19:24:19    487s] [NR-eGR] Read 3434 PG shapes
[12/01 19:24:19    487s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3785.99 MB )
[12/01 19:24:19    487s] (I)       Started Read boundary cut boxes ( Curr Mem: 3785.99 MB )
[12/01 19:24:19    487s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3785.99 MB )
[12/01 19:24:19    487s] [NR-eGR] #Routing Blockages  : 0
[12/01 19:24:19    487s] [NR-eGR] #Instance Blockages : 23024
[12/01 19:24:19    487s] [NR-eGR] #PG Blockages       : 3434
[12/01 19:24:19    487s] [NR-eGR] #Halo Blockages     : 0
[12/01 19:24:19    487s] [NR-eGR] #Boundary Blockages : 0
[12/01 19:24:19    487s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3785.99 MB )
[12/01 19:24:19    487s] (I)       Started Read blackboxes ( Curr Mem: 3785.99 MB )
[12/01 19:24:19    487s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/01 19:24:19    487s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3785.99 MB )
[12/01 19:24:19    487s] (I)       Started Read prerouted ( Curr Mem: 3785.99 MB )
[12/01 19:24:19    487s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/01 19:24:19    487s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3785.99 MB )
[12/01 19:24:19    487s] (I)       Started Read unlegalized nets ( Curr Mem: 3785.99 MB )
[12/01 19:24:19    487s] (I)       Finished Read unlegalized nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3785.99 MB )
[12/01 19:24:19    487s] (I)       Started Read nets ( Curr Mem: 3785.99 MB )
[12/01 19:24:19    488s] [NR-eGR] Read numTotalNets=95730  numIgnoredNets=0
[12/01 19:24:19    488s] (I)       Finished Read nets ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3785.99 MB )
[12/01 19:24:19    488s] (I)       Started Set up via pillars ( Curr Mem: 3785.99 MB )
[12/01 19:24:19    488s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3785.99 MB )
[12/01 19:24:19    488s] (I)       early_global_route_priority property id does not exist.
[12/01 19:24:19    488s] (I)       Started Initialize 3D grid graph ( Curr Mem: 3785.99 MB )
[12/01 19:24:19    488s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3785.99 MB )
[12/01 19:24:19    488s] (I)       Model blockages into capacity
[12/01 19:24:19    488s] (I)       Read Num Blocks=26458  Num Prerouted Wires=0  Num CS=0
[12/01 19:24:19    488s] (I)       Started Initialize 3D capacity ( Curr Mem: 3785.99 MB )
[12/01 19:24:19    488s] (I)       Layer 1 (V) : #blockages 19782 : #preroutes 0
[12/01 19:24:19    488s] (I)       Layer 2 (H) : #blockages 5764 : #preroutes 0
[12/01 19:24:19    488s] (I)       Layer 3 (V) : #blockages 768 : #preroutes 0
[12/01 19:24:19    488s] (I)       Layer 4 (H) : #blockages 82 : #preroutes 0
[12/01 19:24:19    488s] (I)       Layer 5 (V) : #blockages 62 : #preroutes 0
[12/01 19:24:19    488s] (I)       Finished Initialize 3D capacity ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 3785.99 MB )
[12/01 19:24:19    488s] (I)       -- layer congestion ratio --
[12/01 19:24:19    488s] (I)       Layer 1 : 0.100000
[12/01 19:24:19    488s] (I)       Layer 2 : 0.700000
[12/01 19:24:19    488s] (I)       Layer 3 : 0.700000
[12/01 19:24:19    488s] (I)       Layer 4 : 0.700000
[12/01 19:24:19    488s] (I)       Layer 5 : 0.700000
[12/01 19:24:19    488s] (I)       Layer 6 : 0.700000
[12/01 19:24:19    488s] (I)       ----------------------------
[12/01 19:24:19    488s] (I)       Number of ignored nets                =      0
[12/01 19:24:19    488s] (I)       Number of connected nets              =      0
[12/01 19:24:19    488s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[12/01 19:24:19    488s] (I)       Number of clock nets                  =      2.  Ignored: No
[12/01 19:24:19    488s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/01 19:24:19    488s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/01 19:24:19    488s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/01 19:24:19    488s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/01 19:24:19    488s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/01 19:24:19    488s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/01 19:24:19    488s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/01 19:24:19    488s] (I)       Finished Import route data (16T) ( CPU: 0.12 sec, Real: 0.12 sec, Curr Mem: 3785.99 MB )
[12/01 19:24:19    488s] (I)       Finished Create route DB ( CPU: 0.12 sec, Real: 0.12 sec, Curr Mem: 3785.99 MB )
[12/01 19:24:19    488s] (I)       Started Read aux data ( Curr Mem: 3785.99 MB )
[12/01 19:24:19    488s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3785.99 MB )
[12/01 19:24:19    488s] (I)       Started Others data preparation ( Curr Mem: 3785.99 MB )
[12/01 19:24:19    488s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/01 19:24:19    488s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3785.99 MB )
[12/01 19:24:19    488s] (I)       Started Create route kernel ( Curr Mem: 3785.99 MB )
[12/01 19:24:19    488s] (I)       Ndr track 0 does not exist
[12/01 19:24:19    488s] (I)       ---------------------Grid Graph Info--------------------
[12/01 19:24:19    488s] (I)       Routing area        : (0, 0) - (3674080, 3664000)
[12/01 19:24:19    488s] (I)       Core area           : (507360, 507360) - (3167360, 3157280)
[12/01 19:24:19    488s] (I)       Site width          :  1120  (dbu)
[12/01 19:24:19    488s] (I)       Row height          :  7840  (dbu)
[12/01 19:24:19    488s] (I)       GCell row height    :  7840  (dbu)
[12/01 19:24:19    488s] (I)       GCell width         :  7840  (dbu)
[12/01 19:24:19    488s] (I)       GCell height        :  7840  (dbu)
[12/01 19:24:19    488s] (I)       Grid                :   468   467     6
[12/01 19:24:19    488s] (I)       Layer numbers       :     1     2     3     4     5     6
[12/01 19:24:19    488s] (I)       Vertical capacity   :     0  7840     0  7840     0  7840
[12/01 19:24:19    488s] (I)       Horizontal capacity :     0     0  7840     0  7840     0
[12/01 19:24:19    488s] (I)       Default wire width  :   460   560   560   560   560   880
[12/01 19:24:19    488s] (I)       Default wire space  :   460   560   560   560   560   920
[12/01 19:24:19    488s] (I)       Default wire pitch  :   920  1120  1120  1120  1120  1800
[12/01 19:24:19    488s] (I)       Default pitch size  :   920  1120  1120  1120  1120  2240
[12/01 19:24:19    488s] (I)       First track coord   :     0   560   560   560   560  1680
[12/01 19:24:19    488s] (I)       Num tracks per GCell:  8.52  7.00  7.00  7.00  7.00  3.50
[12/01 19:24:19    488s] (I)       Total num of tracks :     0  3280  3271  3280  3271  1640
[12/01 19:24:19    488s] (I)       Num of masks        :     1     1     1     1     1     1
[12/01 19:24:19    488s] (I)       Num of trim masks   :     0     0     0     0     0     0
[12/01 19:24:19    488s] (I)       --------------------------------------------------------
[12/01 19:24:19    488s] 
[12/01 19:24:19    488s] [NR-eGR] ============ Routing rule table ============
[12/01 19:24:19    488s] [NR-eGR] Rule id: 0  Nets: 95704 
[12/01 19:24:19    488s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/01 19:24:19    488s] (I)       Pitch:  L1=920  L2=1120  L3=1120  L4=1120  L5=1120  L6=2240
[12/01 19:24:19    488s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/01 19:24:19    488s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/01 19:24:19    488s] [NR-eGR] ========================================
[12/01 19:24:19    488s] [NR-eGR] 
[12/01 19:24:19    488s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/01 19:24:19    488s] (I)       blocked tracks on layer2 : = 411740 / 1531760 (26.88%)
[12/01 19:24:19    488s] (I)       blocked tracks on layer3 : = 273988 / 1530828 (17.90%)
[12/01 19:24:19    488s] (I)       blocked tracks on layer4 : = 336527 / 1531760 (21.97%)
[12/01 19:24:19    488s] (I)       blocked tracks on layer5 : = 330885 / 1530828 (21.61%)
[12/01 19:24:19    488s] (I)       blocked tracks on layer6 : = 156047 / 765880 (20.37%)
[12/01 19:24:19    488s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3785.99 MB )
[12/01 19:24:19    488s] (I)       Finished Import and model ( CPU: 0.29 sec, Real: 0.30 sec, Curr Mem: 3785.99 MB )
[12/01 19:24:19    488s] (I)       Reset routing kernel
[12/01 19:24:19    488s] (I)       Started Global Routing ( Curr Mem: 3785.99 MB )
[12/01 19:24:19    488s] (I)       Started Initialization ( Curr Mem: 3785.99 MB )
[12/01 19:24:19    488s] (I)       totalPins=289645  totalGlobalPin=280602 (96.88%)
[12/01 19:24:19    488s] (I)       Finished Initialization ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3785.99 MB )
[12/01 19:24:19    488s] (I)       Started Net group 1 ( Curr Mem: 3785.99 MB )
[12/01 19:24:19    488s] (I)       Started Generate topology (16T) ( Curr Mem: 3785.99 MB )
[12/01 19:24:19    488s] (I)       Finished Generate topology (16T) ( CPU: 0.11 sec, Real: 0.04 sec, Curr Mem: 3100.99 MB )
[12/01 19:24:19    488s] (I)       total 2D Cap : 5428746 = (2467631 H, 2961115 V)
[12/01 19:24:19    488s] [NR-eGR] Layer group 1: route 95704 net(s) in layer range [2, 6]
[12/01 19:24:19    488s] (I)       
[12/01 19:24:19    488s] (I)       ============  Phase 1a Route ============
[12/01 19:24:19    488s] (I)       Started Phase 1a ( Curr Mem: 3110.33 MB )
[12/01 19:24:19    488s] (I)       Started Pattern routing (16T) ( Curr Mem: 3110.33 MB )
[12/01 19:24:19    488s] (I)       Finished Pattern routing (16T) ( CPU: 0.71 sec, Real: 0.17 sec, Curr Mem: 3195.58 MB )
[12/01 19:24:19    488s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 3195.58 MB )
[12/01 19:24:19    488s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 1
[12/01 19:24:19    488s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3195.58 MB )
[12/01 19:24:19    488s] (I)       Usage: 1051208 = (568102 H, 483106 V) = (23.02% H, 16.32% V) = (2.227e+06um H, 1.894e+06um V)
[12/01 19:24:19    488s] (I)       Started Add via demand to 2D ( Curr Mem: 3195.58 MB )
[12/01 19:24:19    489s] (I)       Finished Add via demand to 2D ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 3195.58 MB )
[12/01 19:24:19    489s] (I)       Finished Phase 1a ( CPU: 0.78 sec, Real: 0.23 sec, Curr Mem: 3195.58 MB )
[12/01 19:24:19    489s] (I)       
[12/01 19:24:19    489s] (I)       ============  Phase 1b Route ============
[12/01 19:24:19    489s] (I)       Started Phase 1b ( Curr Mem: 3195.58 MB )
[12/01 19:24:19    489s] (I)       Started Monotonic routing (16T) ( Curr Mem: 3195.58 MB )
[12/01 19:24:19    489s] (I)       Finished Monotonic routing (16T) ( CPU: 0.13 sec, Real: 0.07 sec, Curr Mem: 3195.58 MB )
[12/01 19:24:19    489s] (I)       Usage: 1051475 = (568217 H, 483258 V) = (23.03% H, 16.32% V) = (2.227e+06um H, 1.894e+06um V)
[12/01 19:24:19    489s] (I)       Overflow of layer group 1: 0.03% H + 0.00% V. EstWL: 4.121782e+06um
[12/01 19:24:19    489s] (I)       Congestion metric : 0.03%H 0.00%V, 0.03%HV
[12/01 19:24:19    489s] (I)       Congestion threshold : each 60.00, sum 90.00
[12/01 19:24:19    489s] (I)       Finished Phase 1b ( CPU: 0.13 sec, Real: 0.07 sec, Curr Mem: 3195.58 MB )
[12/01 19:24:19    489s] (I)       
[12/01 19:24:19    489s] (I)       ============  Phase 1c Route ============
[12/01 19:24:19    489s] (I)       Started Phase 1c ( Curr Mem: 3195.58 MB )
[12/01 19:24:19    489s] (I)       Started Two level routing ( Curr Mem: 3195.58 MB )
[12/01 19:24:19    489s] (I)       Level2 Grid: 94 x 94
[12/01 19:24:19    489s] (I)       Started Two Level Routing ( Curr Mem: 3195.58 MB )
[12/01 19:24:19    489s] (I)       Finished Two Level Routing ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 3195.58 MB )
[12/01 19:24:19    489s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 3195.58 MB )
[12/01 19:24:19    489s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3195.58 MB )
[12/01 19:24:19    489s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3195.58 MB )
[12/01 19:24:19    489s] (I)       Finished Two level routing ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3195.58 MB )
[12/01 19:24:19    489s] (I)       Usage: 1051475 = (568217 H, 483258 V) = (23.03% H, 16.32% V) = (2.227e+06um H, 1.894e+06um V)
[12/01 19:24:19    489s] (I)       Finished Phase 1c ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3195.58 MB )
[12/01 19:24:19    489s] (I)       
[12/01 19:24:19    489s] (I)       ============  Phase 1d Route ============
[12/01 19:24:19    489s] (I)       Started Phase 1d ( Curr Mem: 3195.58 MB )
[12/01 19:24:19    489s] (I)       Started Detoured routing ( Curr Mem: 3195.58 MB )
[12/01 19:24:19    489s] (I)       Finished Detoured routing ( CPU: 0.08 sec, Real: 0.09 sec, Curr Mem: 3195.58 MB )
[12/01 19:24:19    489s] (I)       Usage: 1051553 = (568232 H, 483321 V) = (23.03% H, 16.32% V) = (2.227e+06um H, 1.895e+06um V)
[12/01 19:24:19    489s] (I)       Finished Phase 1d ( CPU: 0.08 sec, Real: 0.09 sec, Curr Mem: 3195.58 MB )
[12/01 19:24:19    489s] (I)       
[12/01 19:24:19    489s] (I)       ============  Phase 1e Route ============
[12/01 19:24:19    489s] (I)       Started Phase 1e ( Curr Mem: 3195.58 MB )
[12/01 19:24:19    489s] (I)       Started Route legalization ( Curr Mem: 3195.58 MB )
[12/01 19:24:19    489s] (I)       Started Legalize Blockage Violations ( Curr Mem: 3195.58 MB )
[12/01 19:24:19    489s] (I)       Finished Legalize Blockage Violations ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3195.58 MB )
[12/01 19:24:19    489s] (I)       Finished Route legalization ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3195.58 MB )
[12/01 19:24:19    489s] (I)       Usage: 1051553 = (568232 H, 483321 V) = (23.03% H, 16.32% V) = (2.227e+06um H, 1.895e+06um V)
[12/01 19:24:19    489s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.122088e+06um
[12/01 19:24:19    489s] (I)       Finished Phase 1e ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3195.58 MB )
[12/01 19:24:19    489s] (I)       
[12/01 19:24:19    489s] (I)       ============  Phase 1l Route ============
[12/01 19:24:19    489s] (I)       Started Phase 1l ( Curr Mem: 3195.58 MB )
[12/01 19:24:19    489s] (I)       Started Layer assignment (16T) ( Curr Mem: 3195.58 MB )
[12/01 19:24:19    489s] (I)       Current Layer assignment (16T) [Initialization] ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 3195.58 MB )
[12/01 19:24:19    490s] (I)       Finished Layer assignment (16T) ( CPU: 1.43 sec, Real: 0.21 sec, Curr Mem: 3195.58 MB )
[12/01 19:24:19    490s] (I)       Finished Phase 1l ( CPU: 1.44 sec, Real: 0.21 sec, Curr Mem: 3195.58 MB )
[12/01 19:24:19    490s] (I)       Finished Net group 1 ( CPU: 2.62 sec, Real: 0.72 sec, Curr Mem: 3195.58 MB )
[12/01 19:24:19    490s] (I)       Started Clean cong LA ( Curr Mem: 3195.58 MB )
[12/01 19:24:19    490s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3195.58 MB )
[12/01 19:24:19    490s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[12/01 19:24:19    490s] (I)       Layer  2:    1155769    332109       495      319522     1207094    (20.93%) 
[12/01 19:24:19    490s] (I)       Layer  3:    1261904    352288       280      238553     1288070    (15.63%) 
[12/01 19:24:19    490s] (I)       Layer  4:    1198843    255831        58      300370     1226246    (19.68%) 
[12/01 19:24:19    490s] (I)       Layer  5:    1203743    270494       851      307601     1219022    (20.15%) 
[12/01 19:24:19    490s] (I)       Layer  6:     611717     79406         6      144490      618817    (18.93%) 
[12/01 19:24:19    490s] (I)       Total:       5431976   1290128      1690     1310536     5559249    (19.08%) 
[12/01 19:24:19    490s] (I)       
[12/01 19:24:19    490s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/01 19:24:19    490s] [NR-eGR]                        OverCon           OverCon           OverCon            
[12/01 19:24:19    490s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[12/01 19:24:19    490s] [NR-eGR]       Layer              (1-4)             (5-8)             (9-9)    OverCon 
[12/01 19:24:19    490s] [NR-eGR] --------------------------------------------------------------------------------
[12/01 19:24:19    490s] [NR-eGR]  METAL1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/01 19:24:19    490s] [NR-eGR]  METAL2  (2)       453( 0.26%)         0( 0.00%)         0( 0.00%)   ( 0.26%) 
[12/01 19:24:19    490s] [NR-eGR]  METAL3  (3)       256( 0.14%)         0( 0.00%)         0( 0.00%)   ( 0.14%) 
[12/01 19:24:19    490s] [NR-eGR]  METAL4  (4)        56( 0.03%)         0( 0.00%)         0( 0.00%)   ( 0.03%) 
[12/01 19:24:19    490s] [NR-eGR]  METAL5  (5)       511( 0.29%)        17( 0.01%)         1( 0.00%)   ( 0.30%) 
[12/01 19:24:19    490s] [NR-eGR]  METAL6  (6)         6( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/01 19:24:19    490s] [NR-eGR] --------------------------------------------------------------------------------
[12/01 19:24:19    490s] [NR-eGR] Total             1282( 0.15%)        17( 0.00%)         1( 0.00%)   ( 0.15%) 
[12/01 19:24:19    490s] [NR-eGR] 
[12/01 19:24:19    490s] (I)       Finished Global Routing ( CPU: 2.65 sec, Real: 0.75 sec, Curr Mem: 3195.58 MB )
[12/01 19:24:19    490s] (I)       Started Export 3D cong map ( Curr Mem: 3195.58 MB )
[12/01 19:24:19    490s] (I)       total 2D Cap : 5442845 = (2470683 H, 2972162 V)
[12/01 19:24:19    490s] (I)       Started Export 2D cong map ( Curr Mem: 3195.58 MB )
[12/01 19:24:19    490s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.11% H + 0.00% V
[12/01 19:24:19    490s] [NR-eGR] Overflow after Early Global Route 0.13% H + 0.00% V
[12/01 19:24:19    490s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3195.58 MB )
[12/01 19:24:19    490s] (I)       Finished Export 3D cong map ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3195.58 MB )
[12/01 19:24:19    490s] Early Global Route congestion estimation runtime: 1.07 seconds, mem = 3195.6M
[12/01 19:24:19    490s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:2.966, REAL:1.068, MEM:3195.6M
[12/01 19:24:19    490s] OPERPROF: Starting HotSpotCal at level 1, MEM:3195.6M
[12/01 19:24:19    490s] [hotspot] +------------+---------------+---------------+
[12/01 19:24:19    490s] [hotspot] |            |   max hotspot | total hotspot |
[12/01 19:24:19    490s] [hotspot] +------------+---------------+---------------+
[12/01 19:24:19    490s] [hotspot] | normalized |          0.00 |          0.00 |
[12/01 19:24:19    490s] [hotspot] +------------+---------------+---------------+
[12/01 19:24:19    490s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/01 19:24:19    490s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/01 19:24:19    490s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.019, REAL:0.010, MEM:3195.6M
[12/01 19:24:19    490s] Skipped repairing congestion.
[12/01 19:24:19    490s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:3195.6M
[12/01 19:24:19    490s] Starting Early Global Route wiring: mem = 3195.6M
[12/01 19:24:19    490s] (I)       ============= Track Assignment ============
[12/01 19:24:19    490s] (I)       Started Extract Global 3D Wires ( Curr Mem: 3195.58 MB )
[12/01 19:24:19    490s] (I)       Finished Extract Global 3D Wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3195.58 MB )
[12/01 19:24:19    490s] (I)       Started Track Assignment (16T) ( Curr Mem: 3195.58 MB )
[12/01 19:24:19    490s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[12/01 19:24:19    490s] (I)       Current Track Assignment (16T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3195.58 MB )
[12/01 19:24:19    490s] (I)       Run Multi-thread track assignment
[12/01 19:24:20    492s] (I)       Finished Track Assignment (16T) ( CPU: 1.56 sec, Real: 0.13 sec, Curr Mem: 3189.58 MB )
[12/01 19:24:20    492s] (I)       Started Export ( Curr Mem: 3189.58 MB )
[12/01 19:24:20    492s] [NR-eGR] Started Export DB wires ( Curr Mem: 3189.58 MB )
[12/01 19:24:20    492s] [NR-eGR] Started Export all nets (16T) ( Curr Mem: 3189.58 MB )
[12/01 19:24:20    492s] [NR-eGR] Finished Export all nets (16T) ( CPU: 0.40 sec, Real: 0.04 sec, Curr Mem: 3189.58 MB )
[12/01 19:24:20    492s] [NR-eGR] Started Set wire vias (16T) ( Curr Mem: 3189.58 MB )
[12/01 19:24:20    492s] [NR-eGR] Finished Set wire vias (16T) ( CPU: 0.10 sec, Real: 0.01 sec, Curr Mem: 3189.58 MB )
[12/01 19:24:20    492s] [NR-eGR] Finished Export DB wires ( CPU: 0.51 sec, Real: 0.07 sec, Curr Mem: 3189.58 MB )
[12/01 19:24:20    492s] [NR-eGR] --------------------------------------------------------------------------
[12/01 19:24:20    492s] [NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 289552
[12/01 19:24:20    492s] [NR-eGR] METAL2  (2V) length: 7.797402e+05um, number of vias: 365488
[12/01 19:24:20    492s] [NR-eGR] METAL3  (3H) length: 1.251111e+06um, number of vias: 74491
[12/01 19:24:20    492s] [NR-eGR] METAL4  (4V) length: 9.472208e+05um, number of vias: 35053
[12/01 19:24:20    492s] [NR-eGR] METAL5  (5H) length: 1.013655e+06um, number of vias: 5727
[12/01 19:24:20    492s] [NR-eGR] METAL6  (6V) length: 3.127213e+05um, number of vias: 0
[12/01 19:24:20    492s] [NR-eGR] Total length: 4.304448e+06um, number of vias: 770311
[12/01 19:24:20    492s] [NR-eGR] --------------------------------------------------------------------------
[12/01 19:24:20    492s] [NR-eGR] Total eGR-routed clock nets wire length: 2.868064e+04um 
[12/01 19:24:20    492s] [NR-eGR] --------------------------------------------------------------------------
[12/01 19:24:20    492s] (I)       Started Update net boxes ( Curr Mem: 3189.58 MB )
[12/01 19:24:20    493s] (I)       Finished Update net boxes ( CPU: 0.15 sec, Real: 0.02 sec, Curr Mem: 3189.58 MB )
[12/01 19:24:20    493s] (I)       Started Update timing ( Curr Mem: 3189.58 MB )
[12/01 19:24:20    493s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3189.58 MB )
[12/01 19:24:20    493s] (I)       Finished Export ( CPU: 0.72 sec, Real: 0.14 sec, Curr Mem: 3189.58 MB )
[12/01 19:24:20    493s] (I)       Started Postprocess design ( Curr Mem: 3189.58 MB )
[12/01 19:24:20    493s] (I)       Finished Postprocess design ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3147.58 MB )
[12/01 19:24:20    493s] Early Global Route wiring runtime: 0.29 seconds, mem = 3147.6M
[12/01 19:24:20    493s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:2.300, REAL:0.286, MEM:3147.6M
[12/01 19:24:20    493s] Tdgp not successfully inited but do clear! skip clearing
[12/01 19:24:20    493s] End of congRepair (cpu=0:00:05.3, real=0:00:02.0)
[12/01 19:24:20    493s] *** Finishing placeDesign default flow ***
[12/01 19:24:20    493s] **placeDesign ... cpu = 0: 7:28, real = 0: 1:29, mem = 3076.6M **
[12/01 19:24:20    493s] Tdgp not successfully inited but do clear! skip clearing
[12/01 19:24:20    493s] 
[12/01 19:24:20    493s] *** Summary of all messages that are not suppressed in this session:
[12/01 19:24:20    493s] Severity  ID               Count  Summary                                  
[12/01 19:24:20    493s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[12/01 19:24:20    493s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[12/01 19:24:20    493s] WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
[12/01 19:24:20    493s] *** Message Summary: 4 warning(s), 0 error(s)
[12/01 19:24:20    493s] 
[12/01 19:26:08    501s] <CMD> zoomBox -1645.23850 -1706.05100 3594.09550 4576.67800
[12/01 19:26:08    501s] <CMD> zoomBox -1712.31400 -2005.91750 4451.60850 5385.52850
[12/01 19:26:08    501s] <CMD> zoomBox -1539.76250 -1234.51150 2245.65650 3304.76050
[12/01 19:26:09    501s] <CMD> zoomBox -698.11900 -256.45400 1277.89400 2113.07500
[12/01 19:26:10    501s] <CMD> zoomBox -1322.73600 -942.90000 1412.23050 2336.72550
[12/01 19:26:11    501s] <CMD> setDrawView place
[12/01 19:26:14    502s] <CMD> pan 809.20800 480.98700
[12/01 19:26:15    502s] <CMD> zoomBox -132.31100 320.72450 1295.35900 2032.71000
[12/01 19:26:15    503s] <CMD> zoomBox 66.68700 927.42550 811.94000 1821.09300
[12/01 19:26:16    503s] <CMD> zoomBox 191.12000 1301.90400 521.79250 1698.42900
[12/01 19:26:16    503s] <CMD> zoomBox 246.33100 1468.06150 393.05300 1644.00250
[12/01 19:26:17    504s] <CMD> pan -85.15300 1236.75750
[12/01 19:26:18    504s] <CMD> zoomBox 210.14550 1549.09200 275.24700 1627.15850
[12/01 19:26:18    504s] <CMD> zoomBox 230.75150 1576.58800 259.63750 1611.22650
[12/01 19:26:19    504s] <CMD> zoomBox 240.75700 1590.38250 251.65200 1603.44700
[12/01 19:26:19    504s] <CMD> zoomBox 243.66350 1595.52500 248.49800 1601.32250
[12/01 19:26:20    504s] <CMD> zoomBox 243.19800 1594.12200 249.89000 1602.14650
[12/01 19:26:20    504s] <CMD> zoomBox 242.16350 1590.95150 253.06100 1604.01900
[12/01 19:26:21    504s] <CMD> zoomBox 236.51150 1573.53800 270.50650 1614.30300
[12/01 19:26:21    504s] <CMD> zoomBox 222.77400 1531.21100 312.91250 1639.30000
[12/01 19:26:22    504s] <CMD> zoomBox 202.57950 1468.98300 375.25750 1676.04950
[12/01 19:26:22    504s] <CMD> zoomBox 132.80650 1253.98750 590.65850 1803.01900
[12/01 19:26:23    504s] <CMD> zoomBox -52.19300 683.93250 1161.78850 2139.67400
[12/01 19:26:23    505s] <CMD> zoomBox -542.71150 -827.54950 2676.12200 3032.30350
[12/01 19:26:23    505s] <CMD> zoomBox -681.68900 -1255.79350 3105.17400 3285.21000
[12/01 19:26:24    505s] <CMD> zoomBox -234.73950 -752.04100 2501.26900 2528.83400
[12/01 19:26:24    505s] <CMD> zoomBox -60.18800 -555.30550 2265.41950 2233.43850
[12/01 19:26:25    506s] <CMD> pan -522.68300 -905.32450
[12/01 19:26:42    507s] <CMD> checkPlace RPT/mau.checkPlace.rpt
[12/01 19:26:42    507s] OPERPROF: Starting checkPlace at level 1, MEM:3084.1M
[12/01 19:26:42    507s] z: 2, totalTracks: 1
[12/01 19:26:42    507s] z: 4, totalTracks: 1
[12/01 19:26:42    507s] z: 6, totalTracks: 1
[12/01 19:26:42    507s] #spOpts: hrOri=1 hrSnap=1 
[12/01 19:26:42    507s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3084.1M
[12/01 19:26:42    507s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3084.1M
[12/01 19:26:42    507s] Core basic site is core7T
[12/01 19:26:42    507s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3084.1M
[12/01 19:26:42    507s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.088, REAL:0.013, MEM:3340.1M
[12/01 19:26:42    507s] SiteArray: non-trimmed site array dimensions = 338 x 2375
[12/01 19:26:42    507s] SiteArray: use 3,461,120 bytes
[12/01 19:26:42    507s] SiteArray: current memory after site array memory allocation 3340.1M
[12/01 19:26:42    507s] SiteArray: FP blocked sites are writable
[12/01 19:26:42    507s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/01 19:26:42    507s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:3340.1M
[12/01 19:26:42    507s] Process 1021 wires and vias for routing blockage analysis
[12/01 19:26:42    507s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.087, REAL:0.006, MEM:3340.1M
[12/01 19:26:42    507s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.204, REAL:0.034, MEM:3340.1M
[12/01 19:26:42    507s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.213, REAL:0.039, MEM:3084.1M
[12/01 19:26:42    507s] Begin checking placement ... (start mem=3084.1M, init mem=3084.1M)
[12/01 19:26:42    507s] Begin checking exclusive groups violation ...
[12/01 19:26:42    507s] There are 0 groups to check, max #box is 0, total #box is 0
[12/01 19:26:42    507s] Finished checking exclusive groups violations. Found 0 Vio.
[12/01 19:26:43    508s] 
[12/01 19:26:43    508s] Running CheckPlace using 16 threads!...
[12/01 19:26:43    509s] 
[12/01 19:26:43    509s] ...checkPlace MT is done!
[12/01 19:26:43    509s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:3084.1M
[12/01 19:26:43    509s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.028, REAL:0.028, MEM:3084.1M
[12/01 19:26:43    509s] IO instance overlap:4
[12/01 19:26:43    509s] *info: Placed = 94640         
[12/01 19:26:43    509s] *info: Unplaced = 0           
[12/01 19:26:43    509s] Placement Density:69.86%(1231101/1762197)
[12/01 19:26:43    509s] Placement Density (including fixed std cells):69.86%(1231101/1762197)
[12/01 19:26:43    509s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3084.1M
[12/01 19:26:43    509s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.014, REAL:0.015, MEM:3084.1M
[12/01 19:26:43    509s] Finished checkPlace (total: cpu=0:00:01.4, real=0:00:01.0; vio checks: cpu=0:00:01.1, real=0:00:01.0; mem=3084.1M)
[12/01 19:26:43    509s] OPERPROF: Finished checkPlace at level 1, CPU:1.413, REAL:0.346, MEM:3084.1M
[12/01 19:26:52    510s] <CMD> zoomBox -309.69600 -563.40900 1118.51800 1149.22900
[12/01 19:26:52    510s] <CMD> zoomBox -582.87150 -965.51300 1742.73650 1823.23200
[12/01 19:26:53    510s] <CMD> zoomBox -309.69650 -563.40900 1118.51800 1149.22950
[12/01 19:26:53    510s] <CMD> zoomBox -244.48250 -467.41600 969.50000 988.32700
[12/01 19:26:53    510s] <CMD> zoomBox -140.49550 -313.59150 736.60700 738.18300
[12/01 19:26:53    510s] <CMD> zoomBox -99.88450 -253.51700 645.65300 640.49150
[12/01 19:26:54    510s] <CMD> zoomBox -388.41100 -680.32350 1291.84400 1334.54850
[12/01 19:26:54    510s] <CMD> zoomBox -1038.67600 -1642.23600 2748.19700 2898.77950
[12/01 19:26:56    511s] <CMD> zoomBox -840.71400 -1378.01700 2378.12850 2481.84650
[12/01 19:26:56    511s] <CMD> zoomBox -672.44650 -1153.43100 2063.57000 2127.45350
[12/01 19:26:58    511s] <CMD> selectMarker 58.3000 58.3000 174.9000 174.9000 -1 12 97
[12/01 19:27:03    512s] <CMD> zoomBox -810.49500 -1380.76500 2408.34800 2479.09950
[12/01 19:27:04    512s] <CMD> zoomBox -674.50750 -1155.49200 2061.50950 2125.39300
[12/01 19:27:04    512s] <CMD> zoomBox -810.49600 -1380.76600 2408.34800 2479.09950
[12/01 19:27:05    512s] <CMD> zoomBox -460.66650 -801.25050 1516.10600 1569.18950
[12/01 19:27:05    512s] <CMD> zoomBox -194.54000 -360.39450 837.34800 876.99050
[12/01 19:27:06    512s] <CMD> zoomBox -113.89050 -226.79200 631.64900 667.21900
[12/01 19:27:07    512s] <CMD> zoomBox -37.34650 -113.74950 351.83000 352.93000
[12/01 19:27:07    512s] <CMD> zoomBox -0.92000 -57.53250 202.23300 186.07750
[12/01 19:27:08    513s] <CMD> pan -63.86450 -84.35450
[12/01 19:27:09    513s] <CMD> zoomBox -138.56600 -219.16900 319.29050 329.86800
[12/01 19:27:09    513s] <CMD> zoomBox -342.70500 -476.38400 689.18950 761.00850
[12/01 19:27:11    513s] <CMD> zoomBox -407.46300 -557.97900 806.53050 897.77700
[12/01 19:27:12    514s] <CMD> pan 359.19000 53.25550
[12/01 19:27:13    514s] <CMD> zoomBox 106.32200 -209.60800 851.86600 684.40850
[12/01 19:27:14    514s] <CMD> zoomBox 201.26250 -120.80550 659.12000 428.23250
[12/01 19:27:15    514s] <CMD> zoomBox 273.17550 -51.07250 512.18050 235.52950
[12/01 19:27:15    514s] <CMD> zoomBox 294.96850 -29.94000 467.65000 177.13050
[12/01 19:27:16    514s] <CMD> zoomBox 201.26050 -120.80800 659.12100 428.23400
[12/01 19:27:16    514s] <CMD> zoomBox 12.63400 -304.53400 1044.53700 932.86900
[12/01 19:27:17    515s] <CMD> zoomBox -201.34000 -512.05250 1478.94150 1502.85150
[12/01 19:27:17    515s] <CMD> zoomBox -549.76100 -849.96100 2186.29700 2430.97350
[12/01 19:27:18    515s] <CMD> zoomBox -709.10300 -1004.49550 2509.78900 2855.42750
[12/01 19:27:18    515s] <CMD> zoomBox -411.77900 -717.33700 1913.87050 2071.45750
[12/01 19:29:12    523s] <CMD> deselectAll
[12/01 19:29:41    526s] <CMD> setDesignMode -process 180
[12/01 19:29:41    526s] ##  Process: 180           (User Set)               
[12/01 19:29:41    526s] ##     Node: (not set)                           
[12/01 19:29:41    526s] 
##  Check design process and node:  
##  Design tech node is not set.

[12/01 19:29:41    526s] Applying the recommended capacitance filtering threshold values for 180nm process node: total_c_th=5, relative_c_th=0.03 and coupling_c_th=3.
[12/01 19:29:41    526s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[12/01 19:29:41    526s] 	For postRoute effortLevel low extraction, the coupling_c_th value will be used only when the -capFilterMode parameter of the setExtractRCMode command is set to relAndCoup or relOrCoup. Default value of -capFilterMode parameter in postRoute extraction effortLevel low is relOnly.
[12/01 19:29:41    526s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
[12/01 19:29:41    526s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
[12/01 19:30:33    529s] <CMD> timeDesign -preCTS -pathReports -drvReports -slackreports -numPaths 1 -prefix mau_preCTS -outDir RPT
[12/01 19:30:33    529s] AAE DB initialization (MEM=2979.18 CPU=0:00:00.1 REAL=0:00:00.0) 
[12/01 19:30:33    529s] #optDebug: fT-S <1 1 0 0 0>
[12/01 19:30:33    529s] *** timeDesign #1 [begin] : totSession cpu/real = 0:08:49.9/0:14:21.8 (0.6), mem = 2979.2M
[12/01 19:30:33    529s] Setting timing_disable_library_data_to_data_checks to 'true'.
[12/01 19:30:33    529s] Setting timing_disable_user_data_to_data_checks to 'true'.
[12/01 19:30:33    530s] 
[12/01 19:30:33    530s] TimeStamp Deleting Cell Server Begin ...
[12/01 19:30:33    530s] 
[12/01 19:30:33    530s] TimeStamp Deleting Cell Server End ...
[12/01 19:30:33    530s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2956.2M
[12/01 19:30:33    530s] All LLGs are deleted
[12/01 19:30:33    530s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2956.2M
[12/01 19:30:33    530s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2956.2M
[12/01 19:30:33    530s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2956.2M
[12/01 19:30:33    530s] Start to check current routing status for nets...
[12/01 19:30:34    530s] All nets are already routed correctly.
[12/01 19:30:34    530s] End to check current routing status for nets (mem=2956.2M)
[12/01 19:30:34    530s] Extraction called for design 'MAU_top_pads' of instances=94673 and nets=96394 using extraction engine 'preRoute' .
[12/01 19:30:34    530s] PreRoute RC Extraction called for design MAU_top_pads.
[12/01 19:30:34    530s] RC Extraction called in multi-corner(2) mode.
[12/01 19:30:34    530s] RCMode: PreRoute
[12/01 19:30:34    530s]       RC Corner Indexes            0       1   
[12/01 19:30:34    530s] Capacitance Scaling Factor   : 1.00000 1.00000 
[12/01 19:30:34    530s] Resistance Scaling Factor    : 1.00000 1.00000 
[12/01 19:30:34    530s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[12/01 19:30:34    530s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[12/01 19:30:34    530s] Shrink Factor                : 1.00000
[12/01 19:30:34    530s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/01 19:30:34    530s] Using capacitance table file ...
[12/01 19:30:34    530s] 
[12/01 19:30:34    530s] Trim Metal Layers:
[12/01 19:30:34    530s] LayerId::1 widthSet size::4
[12/01 19:30:34    530s] LayerId::2 widthSet size::4
[12/01 19:30:34    530s] LayerId::3 widthSet size::4
[12/01 19:30:34    530s] LayerId::4 widthSet size::4
[12/01 19:30:34    530s] LayerId::5 widthSet size::4
[12/01 19:30:34    530s] LayerId::6 widthSet size::3
[12/01 19:30:34    530s] Updating RC grid for preRoute extraction ...
[12/01 19:30:34    530s] eee: pegSigSF::1.070000
[12/01 19:30:34    530s] Initializing multi-corner capacitance tables ... 
[12/01 19:30:34    530s] Initializing multi-corner resistance tables ...
[12/01 19:30:34    530s] eee: l::1 avDens::0.137488 usedTrk::11711.899992 availTrk::85185.142788 sigTrk::11711.899992
[12/01 19:30:34    530s] eee: l::2 avDens::0.236205 usedTrk::19891.332934 availTrk::84212.082658 sigTrk::19891.332934
[12/01 19:30:34    530s] eee: l::3 avDens::0.377435 usedTrk::31916.107106 availTrk::84560.514085 sigTrk::31916.107106
[12/01 19:30:34    530s] eee: l::4 avDens::0.289325 usedTrk::24473.374761 availTrk::84587.785774 sigTrk::24473.374761
[12/01 19:30:34    530s] eee: l::5 avDens::0.323430 usedTrk::25996.731611 availTrk::80378.193745 sigTrk::25996.731611
[12/01 19:30:34    530s] eee: l::6 avDens::0.242738 usedTrk::7977.583812 availTrk::32865.000000 sigTrk::7977.583812
[12/01 19:30:34    530s] {RT wc 0 6 6 {5 0} 1}
[12/01 19:30:34    530s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.397097 ; uaWl: 1.000000 ; uaWlH: 0.528197 ; aWlH: 0.000000 ; Pmax: 0.907300 ; wcR: 0.555600 ; newSi: 0.078100 ; pMod: 78 ; 
[12/01 19:30:34    530s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:00.0  MEM: 2956.180M)
[12/01 19:30:34    530s] Effort level <high> specified for reg2reg path_group
[12/01 19:30:34    533s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3088.3M
[12/01 19:30:34    533s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3088.3M
[12/01 19:30:35    533s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3088.3M
[12/01 19:30:35    533s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.077, REAL:0.012, MEM:3344.3M
[12/01 19:30:35    533s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:3344.3M
[12/01 19:30:35    533s] Process 1021 wires and vias for routing blockage analysis
[12/01 19:30:35    533s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.104, REAL:0.007, MEM:3344.3M
[12/01 19:30:35    533s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.207, REAL:0.033, MEM:3344.3M
[12/01 19:30:35    533s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.219, REAL:0.044, MEM:3344.3M
[12/01 19:30:35    533s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3344.3M
[12/01 19:30:35    533s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3344.3M
[12/01 19:30:35    533s] Starting delay calculation for Setup views
[12/01 19:30:35    534s] #################################################################################
[12/01 19:30:35    534s] # Design Stage: PreRoute
[12/01 19:30:35    534s] # Design Name: MAU_top_pads
[12/01 19:30:35    534s] # Design Mode: 180nm
[12/01 19:30:35    534s] # Analysis Mode: MMMC Non-OCV 
[12/01 19:30:35    534s] # Parasitics Mode: No SPEF/RCDB 
[12/01 19:30:35    534s] # Signoff Settings: SI Off 
[12/01 19:30:35    534s] #################################################################################
[12/01 19:30:35    534s] Topological Sorting (REAL = 0:00:00.0, MEM = 3100.0M, InitMEM = 3086.3M)
[12/01 19:30:35    534s] Calculate delays in BcWc mode...
[12/01 19:30:35    534s] Start delay calculation (fullDC) (16 T). (MEM=3099.98)
[12/01 19:30:35    534s] Start AAE Lib Loading. (MEM=3112.5)
[12/01 19:30:35    534s] End AAE Lib Loading. (MEM=3131.57 CPU=0:00:00.0 Real=0:00:00.0)
[12/01 19:30:35    534s] End AAE Lib Interpolated Model. (MEM=3131.57 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/01 19:30:35    534s] First Iteration Infinite Tw... 
[12/01 19:30:36    547s] Total number of fetched objects 95732
[12/01 19:30:36    547s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/01 19:30:36    547s] End delay calculation. (MEM=4008.58 CPU=0:00:10.8 REAL=0:00:01.0)
[12/01 19:30:36    547s] End delay calculation (fullDC). (MEM=4008.58 CPU=0:00:13.5 REAL=0:00:01.0)
[12/01 19:30:36    547s] *** CDM Built up (cpu=0:00:13.7  real=0:00:01.0  mem= 4008.6M) ***
[12/01 19:30:36    549s] *** Done Building Timing Graph (cpu=0:00:15.1 real=0:00:01.0 totSessionCpu=0:09:09 mem=3290.6M)
[12/01 19:30:37    549s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[12/01 19:30:37    549s] **WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
[12/01 19:30:37    551s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[12/01 19:30:37    551s] **WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
[12/01 19:30:37    551s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[12/01 19:30:37    551s] **WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
[12/01 19:30:38    551s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[12/01 19:30:38    551s] **WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
[12/01 19:30:39    552s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -53.872 | -53.872 | -25.895 |
|           TNS (ns):|-1.04e+05|-1.04e+05|-44810.5 |
|    Violating Paths:|  2049   |  2049   |  2048   |
|          All Paths:|  2101   |  2083   |  2099   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    226 (226)     |   -2.737   |    227 (227)     |
|   max_tran     |  22775 (87215)   |  -43.923   |  22788 (87443)   |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/01 19:30:39    552s] Density: 69.862%
Routing Overflow: 0.13% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir RPT
[12/01 19:30:39    552s] Total CPU time: 22.39 sec
[12/01 19:30:39    552s] Total Real time: 6.0 sec
[12/01 19:30:39    552s] Total Memory Usage: 3327.535156 Mbytes
[12/01 19:30:39    552s] *** timeDesign #1 [finish] : cpu/real = 0:00:22.2/0:00:05.6 (3.9), totSession cpu/real = 0:09:12.2/0:14:27.5 (0.6), mem = 3327.5M
[12/01 19:30:39    552s] 
[12/01 19:30:39    552s] =============================================================================================
[12/01 19:30:39    552s]  Final TAT Report for timeDesign #1                                             20.15-s105_1
[12/01 19:30:39    552s] =============================================================================================
[12/01 19:30:39    552s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/01 19:30:39    552s] ---------------------------------------------------------------------------------------------
[12/01 19:30:39    552s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 19:30:39    552s] [ ExtractRC              ]      1   0:00:00.6  (   9.9 % )     0:00:00.6 /  0:00:00.6    1.0
[12/01 19:30:39    552s] [ TimingUpdate           ]      1   0:00:00.1  (   2.3 % )     0:00:01.8 /  0:00:15.2    8.3
[12/01 19:30:39    552s] [ FullDelayCalc          ]      1   0:00:01.7  (  30.2 % )     0:00:01.7 /  0:00:13.8    8.1
[12/01 19:30:39    552s] [ OptSummaryReport       ]      1   0:00:00.1  (   2.0 % )     0:00:04.3 /  0:00:18.4    4.3
[12/01 19:30:39    552s] [ TimingReport           ]      1   0:00:00.1  (   1.2 % )     0:00:00.1 /  0:00:00.2    2.4
[12/01 19:30:39    552s] [ DrvReport              ]      1   0:00:02.1  (  37.0 % )     0:00:02.1 /  0:00:02.7    1.3
[12/01 19:30:39    552s] [ GenerateReports        ]      1   0:00:00.2  (   2.8 % )     0:00:00.2 /  0:00:00.1    0.6
[12/01 19:30:39    552s] [ MISC                   ]          0:00:00.8  (  14.7 % )     0:00:00.8 /  0:00:03.2    3.9
[12/01 19:30:39    552s] ---------------------------------------------------------------------------------------------
[12/01 19:30:39    552s]  timeDesign #1 TOTAL                0:00:05.6  ( 100.0 % )     0:00:05.6 /  0:00:22.2    3.9
[12/01 19:30:39    552s] ---------------------------------------------------------------------------------------------
[12/01 19:30:39    552s] 
[12/01 19:30:39    552s] Info: pop threads available for lower-level modules during optimization.
[12/01 19:31:18    554s] <CMD> optDesign -preCTS
[12/01 19:31:18    554s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2016.8M, totSessionCpu=0:09:15 **
[12/01 19:31:18    554s] Executing: place_opt_design -opt
[12/01 19:31:18    554s] **INFO: User settings:
[12/01 19:31:18    554s] setDesignMode -process                              180
[12/01 19:31:18    554s] setExtractRCMode -coupling_c_th                     3
[12/01 19:31:18    554s] setExtractRCMode -engine                            preRoute
[12/01 19:31:18    554s] setExtractRCMode -relative_c_th                     0.03
[12/01 19:31:18    554s] setExtractRCMode -total_c_th                        5
[12/01 19:31:18    554s] setUsefulSkewMode -maxAllowedDelay                  1
[12/01 19:31:18    554s] setUsefulSkewMode -maxSkew                          false
[12/01 19:31:18    554s] setUsefulSkewMode -noBoundary                       false
[12/01 19:31:18    554s] setUsefulSkewMode -useCells                         {BUFX1 INVX1 INVX16 INVX2 INVX32 INVX4 INVX8}
[12/01 19:31:18    554s] setDelayCalMode -enable_high_fanout                 true
[12/01 19:31:18    554s] setDelayCalMode -eng_copyNetPropToNewNet            true
[12/01 19:31:18    554s] setDelayCalMode -engine                             aae
[12/01 19:31:18    554s] setDelayCalMode -ignoreNetLoad                      false
[12/01 19:31:18    554s] setDelayCalMode -socv_accuracy_mode                 low
[12/01 19:31:18    554s] setPlaceMode -place_design_floorplan_mode           false
[12/01 19:31:18    554s] setPlaceMode -place_detail_check_route              false
[12/01 19:31:18    554s] setPlaceMode -place_detail_preserve_routing         true
[12/01 19:31:18    554s] setPlaceMode -place_detail_remove_affected_routing  false
[12/01 19:31:18    554s] setPlaceMode -place_detail_swap_eeq_cells           false
[12/01 19:31:18    554s] setPlaceMode -place_global_clock_gate_aware         true
[12/01 19:31:18    554s] setPlaceMode -place_global_cong_effort              auto
[12/01 19:31:18    554s] setPlaceMode -place_global_ignore_scan              true
[12/01 19:31:18    554s] setPlaceMode -place_global_ignore_spare             false
[12/01 19:31:18    554s] setPlaceMode -place_global_module_aware_spare       false
[12/01 19:31:18    554s] setPlaceMode -place_global_place_io_pins            true
[12/01 19:31:18    554s] setPlaceMode -place_global_reorder_scan             true
[12/01 19:31:18    554s] setPlaceMode -powerDriven                           false
[12/01 19:31:18    554s] setPlaceMode -timingDriven                          true
[12/01 19:31:18    554s] setAnalysisMode -analysisType                       bcwc
[12/01 19:31:18    554s] setAnalysisMode -checkType                          setup
[12/01 19:31:18    554s] setAnalysisMode -clkSrcPath                         true
[12/01 19:31:18    554s] setAnalysisMode -clockPropagation                   forcedIdeal
[12/01 19:31:18    554s] setAnalysisMode -virtualIPO                         false
[12/01 19:31:18    554s] setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
[12/01 19:31:18    554s] setRouteMode -earlyGlobalRoutePartitionPinGuide     true
[12/01 19:31:18    554s] 
[12/01 19:31:18    554s] *** place_opt_design #1 [begin] : totSession cpu/real = 0:09:14.9/0:15:06.6 (0.6), mem = 3327.5M
[12/01 19:31:18    554s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[12/01 19:31:18    554s] *** Starting GigaPlace ***
[12/01 19:31:18    554s] #optDebug: fT-E <X 2 3 1 0>
[12/01 19:31:18    554s] OPERPROF: Starting DPlace-Init at level 1, MEM:3327.5M
[12/01 19:31:18    554s] z: 2, totalTracks: 1
[12/01 19:31:18    554s] z: 4, totalTracks: 1
[12/01 19:31:18    554s] z: 6, totalTracks: 1
[12/01 19:31:18    554s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 
[12/01 19:31:18    554s] All LLGs are deleted
[12/01 19:31:18    554s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3327.5M
[12/01 19:31:18    554s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3324.2M
[12/01 19:31:18    554s] # Building MAU_top_pads llgBox search-tree.
[12/01 19:31:18    554s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3324.2M
[12/01 19:31:18    554s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3324.2M
[12/01 19:31:18    554s] Core basic site is core7T
[12/01 19:31:18    554s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3324.2M
[12/01 19:31:18    555s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.102, REAL:0.009, MEM:3580.2M
[12/01 19:31:18    555s] SiteArray: non-trimmed site array dimensions = 338 x 2375
[12/01 19:31:18    555s] SiteArray: use 3,461,120 bytes
[12/01 19:31:18    555s] SiteArray: current memory after site array memory allocation 3583.5M
[12/01 19:31:18    555s] SiteArray: FP blocked sites are writable
[12/01 19:31:18    555s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/01 19:31:18    555s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:3583.5M
[12/01 19:31:18    555s] Process 1021 wires and vias for routing blockage analysis
[12/01 19:31:18    555s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.101, REAL:0.006, MEM:3583.5M
[12/01 19:31:18    555s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.230, REAL:0.030, MEM:3583.5M
[12/01 19:31:18    555s] OPERPROF:     Starting CMU at level 3, MEM:3583.5M
[12/01 19:31:18    555s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.007, MEM:3585.0M
[12/01 19:31:18    555s] 
[12/01 19:31:18    555s] Bad Lib Cell Checking (CMU) is done! (0)
[12/01 19:31:18    555s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.262, REAL:0.059, MEM:3585.0M
[12/01 19:31:18    555s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3585.0M
[12/01 19:31:18    555s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3585.0M
[12/01 19:31:18    555s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=3585.0MB).
[12/01 19:31:18    555s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.330, REAL:0.124, MEM:3585.0M
[12/01 19:31:18    555s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3329.0M
[12/01 19:31:18    555s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3329.0M
[12/01 19:31:18    555s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.010, MEM:3329.0M
[12/01 19:31:18    555s] All LLGs are deleted
[12/01 19:31:18    555s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3329.0M
[12/01 19:31:18    555s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3329.0M
[12/01 19:31:18    555s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.167, REAL:0.044, MEM:3329.0M
[12/01 19:31:18    555s] *** GlobalPlace #1 [begin] : totSession cpu/real = 0:09:15.4/0:15:06.8 (0.6), mem = 3329.0M
[12/01 19:31:18    555s] VSMManager cleared!
[12/01 19:31:18    555s] *** GlobalPlace #1 [finish] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:09:15.4/0:15:06.8 (0.6), mem = 3329.0M
[12/01 19:31:18    555s] 
[12/01 19:31:18    555s] =============================================================================================
[12/01 19:31:18    555s]  Step TAT Report for GlobalPlace #1                                             20.15-s105_1
[12/01 19:31:18    555s] =============================================================================================
[12/01 19:31:18    555s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/01 19:31:18    555s] ---------------------------------------------------------------------------------------------
[12/01 19:31:18    555s] [ MISC                   ]          0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 19:31:18    555s] ---------------------------------------------------------------------------------------------
[12/01 19:31:18    555s]  GlobalPlace #1 TOTAL               0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 19:31:18    555s] ---------------------------------------------------------------------------------------------
[12/01 19:31:18    555s] 
[12/01 19:31:18    555s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2017.9M, totSessionCpu=0:09:15 **
[12/01 19:31:18    555s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[12/01 19:31:18    555s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[12/01 19:31:18    555s] Type 'man IMPECO-560' for more detail.
[12/01 19:31:18    555s] *** InitOpt #1 [begin] : totSession cpu/real = 0:09:15.4/0:15:06.8 (0.6), mem = 3329.0M
[12/01 19:31:18    555s] GigaOpt running with 16 threads.
[12/01 19:31:18    555s] Info: 16 threads available for lower-level modules during optimization.
[12/01 19:31:18    555s] OPERPROF: Starting DPlace-Init at level 1, MEM:3329.0M
[12/01 19:31:18    555s] z: 2, totalTracks: 1
[12/01 19:31:18    555s] z: 4, totalTracks: 1
[12/01 19:31:18    555s] z: 6, totalTracks: 1
[12/01 19:31:18    555s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/01 19:31:18    555s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3329.0M
[12/01 19:31:18    555s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3329.0M
[12/01 19:31:18    555s] Core basic site is core7T
[12/01 19:31:18    555s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3329.0M
[12/01 19:31:18    555s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.107, REAL:0.009, MEM:3553.0M
[12/01 19:31:18    555s] Fast DP-INIT is on for default
[12/01 19:31:18    555s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/01 19:31:18    555s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.131, REAL:0.022, MEM:3553.0M
[12/01 19:31:18    555s] OPERPROF:     Starting CMU at level 3, MEM:3553.0M
[12/01 19:31:18    555s] OPERPROF:     Finished CMU at level 3, CPU:0.004, REAL:0.004, MEM:3553.0M
[12/01 19:31:18    555s] 
[12/01 19:31:18    555s] Bad Lib Cell Checking (CMU) is done! (0)
[12/01 19:31:18    555s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.147, REAL:0.038, MEM:3553.0M
[12/01 19:31:18    555s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3553.0M
[12/01 19:31:18    555s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3553.0M
[12/01 19:31:18    555s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3553.0MB).
[12/01 19:31:18    555s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.213, REAL:0.100, MEM:3553.0M
[12/01 19:31:18    555s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3329.0M
[12/01 19:31:18    555s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.163, REAL:0.029, MEM:3325.0M
[12/01 19:31:18    555s] 
[12/01 19:31:18    555s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/01 19:31:18    555s] Summary for sequential cells identification: 
[12/01 19:31:18    555s]   Identified SBFF number: 4
[12/01 19:31:18    555s]   Identified MBFF number: 0
[12/01 19:31:18    555s]   Identified SB Latch number: 0
[12/01 19:31:18    555s]   Identified MB Latch number: 0
[12/01 19:31:18    555s]   Not identified SBFF number: 0
[12/01 19:31:18    555s]   Not identified MBFF number: 0
[12/01 19:31:18    555s]   Not identified SB Latch number: 0
[12/01 19:31:18    555s]   Not identified MB Latch number: 0
[12/01 19:31:18    555s]   Number of sequential cells which are not FFs: 0
[12/01 19:31:18    555s]  Visiting view : wc
[12/01 19:31:18    555s]    : PowerDomain = none : Weighted F : unweighted  = 40.90 (1.000) with rcCorner = 0
[12/01 19:31:18    555s]    : PowerDomain = none : Weighted F : unweighted  = 38.70 (1.000) with rcCorner = -1
[12/01 19:31:18    555s]  Visiting view : bc
[12/01 19:31:18    555s]    : PowerDomain = none : Weighted F : unweighted  = 22.20 (1.000) with rcCorner = 1
[12/01 19:31:18    555s]    : PowerDomain = none : Weighted F : unweighted  = 19.20 (1.000) with rcCorner = -1
[12/01 19:31:18    555s] TLC MultiMap info (StdDelay):
[12/01 19:31:18    555s]   : bc + bc + 1 + no RcCorner := 19.2ps
[12/01 19:31:18    555s]   : bc + bc + 1 + bc := 22.2ps
[12/01 19:31:18    555s]   : wc + wc + 1 + no RcCorner := 38.7ps
[12/01 19:31:18    555s]   : wc + wc + 1 + wc := 40.9ps
[12/01 19:31:18    555s]  Setting StdDelay to: 40.9ps
[12/01 19:31:18    555s] 
[12/01 19:31:18    555s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/01 19:31:18    555s] 
[12/01 19:31:18    555s] Creating Lib Analyzer ...
[12/01 19:31:18    555s] Total number of usable buffers from Lib Analyzer: 1 ( BUFX1)
[12/01 19:31:18    555s] Total number of usable inverters from Lib Analyzer: 6 ( INVX2 INVX1 INVX4 INVX8 INVX16 INVX32)
[12/01 19:31:18    555s] Total number of usable delay cells from Lib Analyzer: 0 ()
[12/01 19:31:18    555s] 
[12/01 19:31:18    555s] {RT wc 0 6 6 {5 0} 1}
[12/01 19:31:18    555s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:09:16 mem=3331.0M
[12/01 19:31:18    555s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:09:16 mem=3331.0M
[12/01 19:31:18    555s] Creating Lib Analyzer, finished. 
[12/01 19:31:18    555s] #optDebug: fT-S <1 2 3 1 0>
[12/01 19:31:19    556s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 2022.9M, totSessionCpu=0:09:16 **
[12/01 19:31:19    556s] *** optDesign -preCTS ***
[12/01 19:31:19    556s] DRC Margin: user margin 0.0; extra margin 0.2
[12/01 19:31:19    556s] Setup Target Slack: user slack 0; extra slack 0.0
[12/01 19:31:19    556s] Hold Target Slack: user slack 0
[12/01 19:31:19    556s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3331.0M
[12/01 19:31:19    556s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.026, REAL:0.020, MEM:3587.0M
[12/01 19:31:19    556s] Multi-VT timing optimization disabled based on library information.
[12/01 19:31:19    556s] 
[12/01 19:31:19    556s] TimeStamp Deleting Cell Server Begin ...
[12/01 19:31:19    556s] Deleting Lib Analyzer.
[12/01 19:31:19    556s] 
[12/01 19:31:19    556s] TimeStamp Deleting Cell Server End ...
[12/01 19:31:19    556s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[12/01 19:31:19    556s] 
[12/01 19:31:19    556s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/01 19:31:19    556s] Summary for sequential cells identification: 
[12/01 19:31:19    556s]   Identified SBFF number: 4
[12/01 19:31:19    556s]   Identified MBFF number: 0
[12/01 19:31:19    556s]   Identified SB Latch number: 0
[12/01 19:31:19    556s]   Identified MB Latch number: 0
[12/01 19:31:19    556s]   Not identified SBFF number: 0
[12/01 19:31:19    556s]   Not identified MBFF number: 0
[12/01 19:31:19    556s]   Not identified SB Latch number: 0
[12/01 19:31:19    556s]   Not identified MB Latch number: 0
[12/01 19:31:19    556s]   Number of sequential cells which are not FFs: 0
[12/01 19:31:19    556s]  Visiting view : wc
[12/01 19:31:19    556s]    : PowerDomain = none : Weighted F : unweighted  = 40.90 (1.000) with rcCorner = 0
[12/01 19:31:19    556s]    : PowerDomain = none : Weighted F : unweighted  = 38.70 (1.000) with rcCorner = -1
[12/01 19:31:19    556s]  Visiting view : bc
[12/01 19:31:19    556s]    : PowerDomain = none : Weighted F : unweighted  = 22.20 (1.000) with rcCorner = 1
[12/01 19:31:19    556s]    : PowerDomain = none : Weighted F : unweighted  = 19.20 (1.000) with rcCorner = -1
[12/01 19:31:19    556s] TLC MultiMap info (StdDelay):
[12/01 19:31:19    556s]   : bc + bc + 1 + no RcCorner := 19.2ps
[12/01 19:31:19    556s]   : bc + bc + 1 + bc := 22.2ps
[12/01 19:31:19    556s]   : wc + wc + 1 + no RcCorner := 38.7ps
[12/01 19:31:19    556s]   : wc + wc + 1 + wc := 40.9ps
[12/01 19:31:19    556s]  Setting StdDelay to: 40.9ps
[12/01 19:31:19    556s] 
[12/01 19:31:19    556s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/01 19:31:19    556s] 
[12/01 19:31:19    556s] TimeStamp Deleting Cell Server Begin ...
[12/01 19:31:19    556s] 
[12/01 19:31:19    556s] TimeStamp Deleting Cell Server End ...
[12/01 19:31:19    556s] 
[12/01 19:31:19    556s] Creating Lib Analyzer ...
[12/01 19:31:19    556s] 
[12/01 19:31:19    556s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/01 19:31:19    556s] Summary for sequential cells identification: 
[12/01 19:31:19    556s]   Identified SBFF number: 4
[12/01 19:31:19    556s]   Identified MBFF number: 0
[12/01 19:31:19    556s]   Identified SB Latch number: 0
[12/01 19:31:19    556s]   Identified MB Latch number: 0
[12/01 19:31:19    556s]   Not identified SBFF number: 0
[12/01 19:31:19    556s]   Not identified MBFF number: 0
[12/01 19:31:19    556s]   Not identified SB Latch number: 0
[12/01 19:31:19    556s]   Not identified MB Latch number: 0
[12/01 19:31:19    556s]   Number of sequential cells which are not FFs: 0
[12/01 19:31:19    556s]  Visiting view : wc
[12/01 19:31:19    556s]    : PowerDomain = none : Weighted F : unweighted  = 40.90 (1.000) with rcCorner = 0
[12/01 19:31:19    556s]    : PowerDomain = none : Weighted F : unweighted  = 38.70 (1.000) with rcCorner = -1
[12/01 19:31:19    556s]  Visiting view : bc
[12/01 19:31:19    556s]    : PowerDomain = none : Weighted F : unweighted  = 22.20 (1.000) with rcCorner = 1
[12/01 19:31:19    556s]    : PowerDomain = none : Weighted F : unweighted  = 19.20 (1.000) with rcCorner = -1
[12/01 19:31:19    556s] TLC MultiMap info (StdDelay):
[12/01 19:31:19    556s]   : bc + bc + 1 + no RcCorner := 19.2ps
[12/01 19:31:19    556s]   : bc + bc + 1 + bc := 22.2ps
[12/01 19:31:19    556s]   : wc + wc + 1 + no RcCorner := 38.7ps
[12/01 19:31:19    556s]   : wc + wc + 1 + wc := 40.9ps
[12/01 19:31:19    556s]  Setting StdDelay to: 40.9ps
[12/01 19:31:19    556s] 
[12/01 19:31:19    556s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/01 19:31:19    556s] Total number of usable buffers from Lib Analyzer: 1 ( BUFX1)
[12/01 19:31:19    556s] Total number of usable inverters from Lib Analyzer: 6 ( INVX2 INVX1 INVX4 INVX8 INVX16 INVX32)
[12/01 19:31:19    556s] Total number of usable delay cells from Lib Analyzer: 0 ()
[12/01 19:31:19    556s] 
[12/01 19:31:19    556s] {RT wc 0 6 6 {5 0} 1}
[12/01 19:31:19    556s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:09:16 mem=3331.0M
[12/01 19:31:19    556s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:09:16 mem=3331.0M
[12/01 19:31:19    556s] Creating Lib Analyzer, finished. 
[12/01 19:31:19    556s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:3331.0M
[12/01 19:31:19    556s] All LLGs are deleted
[12/01 19:31:19    556s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3331.0M
[12/01 19:31:19    556s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3331.0M
[12/01 19:31:19    556s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.001, REAL:0.001, MEM:3331.0M
[12/01 19:31:19    556s] ### Creating LA Mngr. totSessionCpu=0:09:16 mem=3331.0M
[12/01 19:31:19    556s] ### Creating LA Mngr, finished. totSessionCpu=0:09:16 mem=3331.0M
[12/01 19:31:19    556s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 3331.03 MB )
[12/01 19:31:19    556s] (I)       Started Import and model ( Curr Mem: 3331.03 MB )
[12/01 19:31:19    556s] (I)       Started Create place DB ( Curr Mem: 3331.03 MB )
[12/01 19:31:19    556s] (I)       Started Import place data ( Curr Mem: 3331.03 MB )
[12/01 19:31:19    556s] (I)       Started Read instances and placement ( Curr Mem: 3331.03 MB )
[12/01 19:31:19    556s] (I)       Number of ignored instance 0
[12/01 19:31:19    556s] (I)       Number of inbound cells 33
[12/01 19:31:19    556s] (I)       Number of opened ILM blockages 0
[12/01 19:31:19    556s] (I)       Number of instances temporarily fixed by detailed placement 0
[12/01 19:31:19    556s] (I)       numMoveCells=94640, numMacros=33  numPads=27  numMultiRowHeightInsts=0
[12/01 19:31:19    556s] (I)       cell height: 7840, count: 94640
[12/01 19:31:19    556s] (I)       Finished Read instances and placement ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 3362.90 MB )
[12/01 19:31:19    556s] (I)       Started Read nets ( Curr Mem: 3362.90 MB )
[12/01 19:31:19    556s] (I)       Number of nets = 95730 ( 11 ignored )
[12/01 19:31:19    556s] (I)       Finished Read nets ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 3396.90 MB )
[12/01 19:31:19    556s] (I)       Read rows... (mem=3396.9M)
[12/01 19:31:19    556s] (I)       Done Read rows (cpu=0.000s, mem=3396.9M)
[12/01 19:31:19    556s] (I)       Identified Clock instances: Flop 2083, Clock buffer/inverter 1, Gate 0, Logic 0
[12/01 19:31:19    556s] (I)       Read module constraints... (mem=3396.9M)
[12/01 19:31:19    556s] (I)       Done Read module constraints (cpu=0.000s, mem=3396.9M)
[12/01 19:31:19    556s] (I)       Finished Import place data ( CPU: 0.19 sec, Real: 0.19 sec, Curr Mem: 3396.90 MB )
[12/01 19:31:19    556s] (I)       Finished Create place DB ( CPU: 0.19 sec, Real: 0.19 sec, Curr Mem: 3396.90 MB )
[12/01 19:31:19    556s] (I)       Started Create route DB ( Curr Mem: 3396.90 MB )
[12/01 19:31:19    556s] (I)       == Non-default Options ==
[12/01 19:31:19    556s] (I)       Maximum routing layer                              : 6
[12/01 19:31:19    556s] (I)       Buffering-aware routing                            : true
[12/01 19:31:19    556s] (I)       Spread congestion away from blockages              : true
[12/01 19:31:19    556s] (I)       Number of threads                                  : 16
[12/01 19:31:19    556s] (I)       Overflow penalty cost                              : 10
[12/01 19:31:19    556s] (I)       Punch through distance                             : 706.906000
[12/01 19:31:19    556s] (I)       Source-to-sink ratio                               : 0.300000
[12/01 19:31:19    556s] (I)       Method to set GCell size                           : row
[12/01 19:31:19    556s] (I)       Counted 3079 PG shapes. We will not process PG shapes layer by layer.
[12/01 19:31:19    556s] (I)       Started Import route data (16T) ( Curr Mem: 3396.90 MB )
[12/01 19:31:19    556s] (I)       ============== Pin Summary ==============
[12/01 19:31:19    556s] (I)       +-------+--------+---------+------------+
[12/01 19:31:19    556s] (I)       | Layer | # pins | % total |      Group |
[12/01 19:31:19    556s] (I)       +-------+--------+---------+------------+
[12/01 19:31:19    556s] (I)       |     1 | 289555 |   99.95 |        Pin |
[12/01 19:31:19    556s] (I)       |     2 |     99 |    0.03 | Pin access |
[12/01 19:31:19    556s] (I)       |     3 |      0 |    0.00 | Pin access |
[12/01 19:31:19    556s] (I)       |     4 |      0 |    0.00 |      Upper |
[12/01 19:31:19    556s] (I)       |     5 |      0 |    0.00 |      Upper |
[12/01 19:31:19    556s] (I)       |     6 |     54 |    0.02 |      Upper |
[12/01 19:31:19    556s] (I)       +-------+--------+---------+------------+
[12/01 19:31:19    556s] (I)       Use row-based GCell size
[12/01 19:31:19    556s] (I)       Use row-based GCell align
[12/01 19:31:19    556s] (I)       GCell unit size   : 7840
[12/01 19:31:19    556s] (I)       GCell multiplier  : 1
[12/01 19:31:19    556s] (I)       GCell row height  : 7840
[12/01 19:31:19    556s] (I)       Actual row height : 7840
[12/01 19:31:19    556s] (I)       GCell align ref   : 507360 507360
[12/01 19:31:19    556s] [NR-eGR] Track table information for default rule: 
[12/01 19:31:19    556s] [NR-eGR] METAL1 has no routable track
[12/01 19:31:19    556s] [NR-eGR] METAL2 has single uniform track structure
[12/01 19:31:19    556s] [NR-eGR] METAL3 has single uniform track structure
[12/01 19:31:19    556s] [NR-eGR] METAL4 has single uniform track structure
[12/01 19:31:19    556s] [NR-eGR] METAL5 has single uniform track structure
[12/01 19:31:19    556s] [NR-eGR] METAL6 has single uniform track structure
[12/01 19:31:19    556s] (I)       ============== Default via ===============
[12/01 19:31:19    556s] (I)       +---+------------------+-----------------+
[12/01 19:31:19    556s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut |
[12/01 19:31:19    556s] (I)       +---+------------------+-----------------+
[12/01 19:31:19    556s] (I)       | 1 |    4  VIA12_VV   |    4  VIA12_VV  |
[12/01 19:31:19    556s] (I)       | 2 |    5  VIA2       |    5  VIA2      |
[12/01 19:31:19    556s] (I)       | 3 |    8  VIA3       |    8  VIA3      |
[12/01 19:31:19    556s] (I)       | 4 |   11  VIA4       |   11  VIA4      |
[12/01 19:31:19    556s] (I)       | 5 |   14  VIA5       |   14  VIA5      |
[12/01 19:31:19    556s] (I)       +---+------------------+-----------------+
[12/01 19:31:19    556s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 3396.90 MB )
[12/01 19:31:19    556s] (I)       Started Read routing blockages ( Curr Mem: 3396.90 MB )
[12/01 19:31:19    556s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3396.90 MB )
[12/01 19:31:19    556s] (I)       Started Read instance blockages ( Curr Mem: 3396.90 MB )
[12/01 19:31:19    556s] (I)       Finished Read instance blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3396.90 MB )
[12/01 19:31:19    556s] (I)       Started Read PG blockages ( Curr Mem: 3396.90 MB )
[12/01 19:31:19    556s] [NR-eGR] Read 3434 PG shapes
[12/01 19:31:19    556s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3396.90 MB )
[12/01 19:31:19    556s] (I)       Started Read boundary cut boxes ( Curr Mem: 3396.90 MB )
[12/01 19:31:19    556s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3396.90 MB )
[12/01 19:31:19    556s] [NR-eGR] #Routing Blockages  : 0
[12/01 19:31:19    556s] [NR-eGR] #Instance Blockages : 23024
[12/01 19:31:19    556s] [NR-eGR] #PG Blockages       : 3434
[12/01 19:31:19    556s] [NR-eGR] #Halo Blockages     : 0
[12/01 19:31:19    556s] [NR-eGR] #Boundary Blockages : 0
[12/01 19:31:19    556s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3396.90 MB )
[12/01 19:31:19    556s] (I)       Started Read blackboxes ( Curr Mem: 3396.90 MB )
[12/01 19:31:19    556s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/01 19:31:19    556s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3396.90 MB )
[12/01 19:31:19    556s] (I)       Started Read prerouted ( Curr Mem: 3396.90 MB )
[12/01 19:31:19    556s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/01 19:31:19    556s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3396.90 MB )
[12/01 19:31:19    556s] (I)       Started Read unlegalized nets ( Curr Mem: 3396.90 MB )
[12/01 19:31:19    556s] (I)       Finished Read unlegalized nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3396.90 MB )
[12/01 19:31:19    556s] (I)       Started Read nets ( Curr Mem: 3396.90 MB )
[12/01 19:31:19    556s] [NR-eGR] Read numTotalNets=95730  numIgnoredNets=0
[12/01 19:31:19    556s] (I)       Finished Read nets ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3419.55 MB )
[12/01 19:31:19    556s] (I)       Started Set up via pillars ( Curr Mem: 3419.55 MB )
[12/01 19:31:19    556s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3419.55 MB )
[12/01 19:31:19    556s] (I)       early_global_route_priority property id does not exist.
[12/01 19:31:19    556s] (I)       Started Initialize 3D grid graph ( Curr Mem: 3419.55 MB )
[12/01 19:31:19    556s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3419.55 MB )
[12/01 19:31:19    556s] (I)       Model blockages into capacity
[12/01 19:31:19    556s] (I)       Read Num Blocks=26458  Num Prerouted Wires=0  Num CS=0
[12/01 19:31:19    556s] (I)       Started Initialize 3D capacity ( Curr Mem: 3419.55 MB )
[12/01 19:31:19    556s] (I)       Layer 1 (V) : #blockages 19782 : #preroutes 0
[12/01 19:31:19    556s] (I)       Layer 2 (H) : #blockages 5764 : #preroutes 0
[12/01 19:31:19    556s] (I)       Layer 3 (V) : #blockages 768 : #preroutes 0
[12/01 19:31:19    556s] (I)       Layer 4 (H) : #blockages 82 : #preroutes 0
[12/01 19:31:19    556s] (I)       Layer 5 (V) : #blockages 62 : #preroutes 0
[12/01 19:31:19    556s] (I)       Finished Initialize 3D capacity ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 3419.55 MB )
[12/01 19:31:19    556s] (I)       -- layer congestion ratio --
[12/01 19:31:19    556s] (I)       Layer 1 : 0.100000
[12/01 19:31:19    556s] (I)       Layer 2 : 0.700000
[12/01 19:31:19    556s] (I)       Layer 3 : 0.700000
[12/01 19:31:19    556s] (I)       Layer 4 : 0.700000
[12/01 19:31:19    556s] (I)       Layer 5 : 0.700000
[12/01 19:31:19    556s] (I)       Layer 6 : 0.700000
[12/01 19:31:19    556s] (I)       ----------------------------
[12/01 19:31:19    556s] (I)       Number of ignored nets                =      0
[12/01 19:31:19    556s] (I)       Number of connected nets              =      0
[12/01 19:31:19    556s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[12/01 19:31:19    556s] (I)       Number of clock nets                  =      2.  Ignored: No
[12/01 19:31:19    556s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/01 19:31:19    556s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/01 19:31:19    556s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/01 19:31:19    556s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/01 19:31:19    556s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/01 19:31:19    556s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/01 19:31:19    556s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/01 19:31:19    556s] (I)       Finished Import route data (16T) ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 3419.55 MB )
[12/01 19:31:19    556s] (I)       Finished Create route DB ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 3419.55 MB )
[12/01 19:31:19    556s] (I)       Started Read aux data ( Curr Mem: 3419.55 MB )
[12/01 19:31:19    556s] (I)       Constructing bin map
[12/01 19:31:19    556s] (I)       Initialize bin information with width=15680 height=15680
[12/01 19:31:19    556s] (I)       Done constructing bin map
[12/01 19:31:19    556s] (I)       Finished Read aux data ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3419.55 MB )
[12/01 19:31:19    556s] (I)       Started Others data preparation ( Curr Mem: 3419.55 MB )
[12/01 19:31:19    556s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/01 19:31:19    556s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 3419.55 MB )
[12/01 19:31:19    556s] (I)       Started Create route kernel ( Curr Mem: 3419.55 MB )
[12/01 19:31:19    556s] (I)       Ndr track 0 does not exist
[12/01 19:31:19    556s] (I)       ---------------------Grid Graph Info--------------------
[12/01 19:31:19    556s] (I)       Routing area        : (0, 0) - (3674080, 3664000)
[12/01 19:31:19    556s] (I)       Core area           : (507360, 507360) - (3167360, 3157280)
[12/01 19:31:19    556s] (I)       Site width          :  1120  (dbu)
[12/01 19:31:19    556s] (I)       Row height          :  7840  (dbu)
[12/01 19:31:19    556s] (I)       GCell row height    :  7840  (dbu)
[12/01 19:31:19    556s] (I)       GCell width         :  7840  (dbu)
[12/01 19:31:19    556s] (I)       GCell height        :  7840  (dbu)
[12/01 19:31:19    556s] (I)       Grid                :   468   467     6
[12/01 19:31:19    556s] (I)       Layer numbers       :     1     2     3     4     5     6
[12/01 19:31:19    556s] (I)       Vertical capacity   :     0  7840     0  7840     0  7840
[12/01 19:31:19    556s] (I)       Horizontal capacity :     0     0  7840     0  7840     0
[12/01 19:31:19    556s] (I)       Default wire width  :   460   560   560   560   560   880
[12/01 19:31:19    556s] (I)       Default wire space  :   460   560   560   560   560   920
[12/01 19:31:19    556s] (I)       Default wire pitch  :   920  1120  1120  1120  1120  1800
[12/01 19:31:19    556s] (I)       Default pitch size  :   920  1120  1120  1120  1120  2240
[12/01 19:31:19    556s] (I)       First track coord   :     0   560   560   560   560  1680
[12/01 19:31:19    556s] (I)       Num tracks per GCell:  8.52  7.00  7.00  7.00  7.00  3.50
[12/01 19:31:19    556s] (I)       Total num of tracks :     0  3280  3271  3280  3271  1640
[12/01 19:31:19    556s] (I)       Num of masks        :     1     1     1     1     1     1
[12/01 19:31:19    556s] (I)       Num of trim masks   :     0     0     0     0     0     0
[12/01 19:31:19    556s] (I)       --------------------------------------------------------
[12/01 19:31:19    556s] 
[12/01 19:31:19    556s] [NR-eGR] ============ Routing rule table ============
[12/01 19:31:19    556s] [NR-eGR] Rule id: 0  Nets: 95704 
[12/01 19:31:19    556s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/01 19:31:19    556s] (I)       Pitch:  L1=920  L2=1120  L3=1120  L4=1120  L5=1120  L6=2240
[12/01 19:31:19    556s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/01 19:31:19    556s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/01 19:31:19    556s] [NR-eGR] ========================================
[12/01 19:31:19    556s] [NR-eGR] 
[12/01 19:31:19    556s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/01 19:31:19    556s] (I)       blocked tracks on layer2 : = 411740 / 1531760 (26.88%)
[12/01 19:31:19    556s] (I)       blocked tracks on layer3 : = 273988 / 1530828 (17.90%)
[12/01 19:31:19    556s] (I)       blocked tracks on layer4 : = 336527 / 1531760 (21.97%)
[12/01 19:31:19    556s] (I)       blocked tracks on layer5 : = 330885 / 1530828 (21.61%)
[12/01 19:31:19    556s] (I)       blocked tracks on layer6 : = 156047 / 765880 (20.37%)
[12/01 19:31:19    556s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3419.55 MB )
[12/01 19:31:19    556s] (I)       Finished Import and model ( CPU: 0.33 sec, Real: 0.33 sec, Curr Mem: 3419.55 MB )
[12/01 19:31:19    556s] (I)       Reset routing kernel
[12/01 19:31:19    556s] (I)       Started Global Routing ( Curr Mem: 3419.55 MB )
[12/01 19:31:19    556s] (I)       Started Initialization ( Curr Mem: 3419.55 MB )
[12/01 19:31:19    556s] (I)       totalPins=289645  totalGlobalPin=280602 (96.88%)
[12/01 19:31:19    556s] (I)       Finished Initialization ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3419.55 MB )
[12/01 19:31:19    556s] (I)       Started Net group 1 ( Curr Mem: 3419.55 MB )
[12/01 19:31:19    556s] (I)       Started Generate topology (16T) ( Curr Mem: 3419.55 MB )
[12/01 19:31:19    556s] (I)       Finished Generate topology (16T) ( CPU: 0.08 sec, Real: 0.04 sec, Curr Mem: 3427.55 MB )
[12/01 19:31:19    556s] (I)       total 2D Cap : 5428746 = (2467631 H, 2961115 V)
[12/01 19:31:19    556s] (I)       #blocked areas for congestion spreading : 93
[12/01 19:31:19    556s] [NR-eGR] Layer group 1: route 95704 net(s) in layer range [2, 6]
[12/01 19:31:19    556s] (I)       
[12/01 19:31:19    556s] (I)       ============  Phase 1a Route ============
[12/01 19:31:19    556s] (I)       Started Phase 1a ( Curr Mem: 3427.55 MB )
[12/01 19:31:19    556s] (I)       Started Pattern routing (16T) ( Curr Mem: 3427.55 MB )
[12/01 19:31:19    557s] (I)       Finished Pattern routing (16T) ( CPU: 0.67 sec, Real: 0.17 sec, Curr Mem: 3493.55 MB )
[12/01 19:31:19    557s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 3493.55 MB )
[12/01 19:31:19    557s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 1
[12/01 19:31:19    557s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3493.55 MB )
[12/01 19:31:19    557s] (I)       Usage: 1066159 = (576419 H, 489740 V) = (23.36% H, 16.54% V) = (2.260e+06um H, 1.920e+06um V)
[12/01 19:31:19    557s] (I)       Started Add via demand to 2D ( Curr Mem: 3493.55 MB )
[12/01 19:31:19    557s] (I)       Finished Add via demand to 2D ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3493.55 MB )
[12/01 19:31:19    557s] (I)       Finished Phase 1a ( CPU: 0.74 sec, Real: 0.23 sec, Curr Mem: 3493.55 MB )
[12/01 19:31:19    557s] (I)       
[12/01 19:31:19    557s] (I)       ============  Phase 1b Route ============
[12/01 19:31:19    557s] (I)       Started Phase 1b ( Curr Mem: 3493.55 MB )
[12/01 19:31:19    557s] (I)       Started Monotonic routing (16T) ( Curr Mem: 3493.55 MB )
[12/01 19:31:19    557s] (I)       Finished Monotonic routing (16T) ( CPU: 0.14 sec, Real: 0.07 sec, Curr Mem: 3493.55 MB )
[12/01 19:31:19    557s] (I)       Usage: 1066663 = (576729 H, 489934 V) = (23.37% H, 16.55% V) = (2.261e+06um H, 1.921e+06um V)
[12/01 19:31:19    557s] (I)       Overflow of layer group 1: 0.07% H + 0.00% V. EstWL: 4.181319e+06um
[12/01 19:31:19    557s] (I)       Congestion metric : 0.07%H 0.00%V, 0.07%HV
[12/01 19:31:19    557s] (I)       Congestion threshold : each 60.00, sum 90.00
[12/01 19:31:19    557s] (I)       Finished Phase 1b ( CPU: 0.14 sec, Real: 0.08 sec, Curr Mem: 3493.55 MB )
[12/01 19:31:19    557s] (I)       
[12/01 19:31:19    557s] (I)       ============  Phase 1c Route ============
[12/01 19:31:19    557s] (I)       Started Phase 1c ( Curr Mem: 3493.55 MB )
[12/01 19:31:19    557s] (I)       Started Two level routing ( Curr Mem: 3493.55 MB )
[12/01 19:31:19    557s] (I)       Level2 Grid: 94 x 94
[12/01 19:31:19    557s] (I)       Started Two Level Routing ( Curr Mem: 3493.55 MB )
[12/01 19:31:20    557s] (I)       Finished Two Level Routing ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3493.55 MB )
[12/01 19:31:20    557s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 3493.55 MB )
[12/01 19:31:20    557s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3493.55 MB )
[12/01 19:31:20    557s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3493.55 MB )
[12/01 19:31:20    557s] (I)       Started Two Level Routing ( Reach Aware Clean ) ( Curr Mem: 3493.55 MB )
[12/01 19:31:20    557s] (I)       Finished Two Level Routing ( Reach Aware Clean ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3493.55 MB )
[12/01 19:31:20    557s] (I)       Finished Two level routing ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 3493.55 MB )
[12/01 19:31:20    557s] (I)       Usage: 1066665 = (576729 H, 489936 V) = (23.37% H, 16.55% V) = (2.261e+06um H, 1.921e+06um V)
[12/01 19:31:20    557s] (I)       Finished Phase 1c ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 3493.55 MB )
[12/01 19:31:20    557s] (I)       
[12/01 19:31:20    557s] (I)       ============  Phase 1d Route ============
[12/01 19:31:20    557s] (I)       Started Phase 1d ( Curr Mem: 3493.55 MB )
[12/01 19:31:20    557s] (I)       Started Detoured routing ( Curr Mem: 3493.55 MB )
[12/01 19:31:20    557s] (I)       Finished Detoured routing ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 3493.55 MB )
[12/01 19:31:20    557s] (I)       Usage: 1066781 = (576731 H, 490050 V) = (23.37% H, 16.55% V) = (2.261e+06um H, 1.921e+06um V)
[12/01 19:31:20    557s] (I)       Finished Phase 1d ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 3493.55 MB )
[12/01 19:31:20    557s] (I)       
[12/01 19:31:20    557s] (I)       ============  Phase 1e Route ============
[12/01 19:31:20    557s] (I)       Started Phase 1e ( Curr Mem: 3493.55 MB )
[12/01 19:31:20    557s] (I)       Started Route legalization ( Curr Mem: 3493.55 MB )
[12/01 19:31:20    557s] (I)       Started Legalize Blockage Violations ( Curr Mem: 3493.55 MB )
[12/01 19:31:20    557s] (I)       Finished Legalize Blockage Violations ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3493.55 MB )
[12/01 19:31:20    557s] (I)       Started Legalize Reach Aware Violations ( Curr Mem: 3493.55 MB )
[12/01 19:31:20    557s] (I)       Finished Legalize Reach Aware Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3493.55 MB )
[12/01 19:31:20    557s] (I)       Finished Route legalization ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3493.55 MB )
[12/01 19:31:20    557s] (I)       Usage: 1066781 = (576731 H, 490050 V) = (23.37% H, 16.55% V) = (2.261e+06um H, 1.921e+06um V)
[12/01 19:31:20    557s] [NR-eGR] Early Global Route overflow of layer group 1: 0.02% H + 0.00% V. EstWL: 4.181782e+06um
[12/01 19:31:20    557s] (I)       Finished Phase 1e ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3493.55 MB )
[12/01 19:31:20    557s] (I)       
[12/01 19:31:20    557s] (I)       ============  Phase 1l Route ============
[12/01 19:31:20    557s] (I)       Started Phase 1l ( Curr Mem: 3493.55 MB )
[12/01 19:31:20    557s] (I)       Started Layer assignment (16T) ( Curr Mem: 3493.55 MB )
[12/01 19:31:20    557s] (I)       Current Layer assignment (16T) [Initialization] ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 3493.55 MB )
[12/01 19:31:20    559s] (I)       Finished Layer assignment (16T) ( CPU: 1.47 sec, Real: 0.21 sec, Curr Mem: 3493.55 MB )
[12/01 19:31:20    559s] (I)       Finished Phase 1l ( CPU: 1.47 sec, Real: 0.21 sec, Curr Mem: 3493.55 MB )
[12/01 19:31:20    559s] (I)       Finished Net group 1 ( CPU: 2.58 sec, Real: 0.70 sec, Curr Mem: 3493.55 MB )
[12/01 19:31:20    559s] (I)       Started Clean cong LA ( Curr Mem: 3493.55 MB )
[12/01 19:31:20    559s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3493.55 MB )
[12/01 19:31:20    559s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[12/01 19:31:20    559s] (I)       Layer  2:    1155769    332298       490      319522     1207094    (20.93%) 
[12/01 19:31:20    559s] (I)       Layer  3:    1261904    357739       392      238553     1288070    (15.63%) 
[12/01 19:31:20    559s] (I)       Layer  4:    1198843    258984        55      300370     1226246    (19.68%) 
[12/01 19:31:20    559s] (I)       Layer  5:    1203743    274144      1026      307601     1219022    (20.15%) 
[12/01 19:31:20    559s] (I)       Layer  6:     611717     83254         8      144490      618817    (18.93%) 
[12/01 19:31:20    559s] (I)       Total:       5431976   1306419      1971     1310536     5559249    (19.08%) 
[12/01 19:31:20    559s] (I)       
[12/01 19:31:20    559s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/01 19:31:20    559s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[12/01 19:31:20    559s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[12/01 19:31:20    559s] [NR-eGR]       Layer              (1-2)             (3-4)             (5-6)             (7-8)    OverCon 
[12/01 19:31:20    559s] [NR-eGR] -------------------------------------------------------------------------------------------------
[12/01 19:31:20    559s] [NR-eGR]  METAL1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/01 19:31:20    559s] [NR-eGR]  METAL2  (2)       449( 0.26%)         4( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.26%) 
[12/01 19:31:20    559s] [NR-eGR]  METAL3  (3)       343( 0.19%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.19%) 
[12/01 19:31:20    559s] [NR-eGR]  METAL4  (4)        53( 0.03%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.03%) 
[12/01 19:31:20    559s] [NR-eGR]  METAL5  (5)       541( 0.31%)        68( 0.04%)        21( 0.01%)         5( 0.00%)   ( 0.36%) 
[12/01 19:31:20    559s] [NR-eGR]  METAL6  (6)         8( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/01 19:31:20    559s] [NR-eGR] -------------------------------------------------------------------------------------------------
[12/01 19:31:20    559s] [NR-eGR] Total             1394( 0.16%)        72( 0.01%)        21( 0.00%)         5( 0.00%)   ( 0.17%) 
[12/01 19:31:20    559s] [NR-eGR] 
[12/01 19:31:20    559s] (I)       Finished Global Routing ( CPU: 2.61 sec, Real: 0.73 sec, Curr Mem: 3493.55 MB )
[12/01 19:31:20    559s] (I)       Started Export 3D cong map ( Curr Mem: 3493.55 MB )
[12/01 19:31:20    559s] (I)       total 2D Cap : 5442845 = (2470683 H, 2972162 V)
[12/01 19:31:20    559s] (I)       Started Export 2D cong map ( Curr Mem: 3493.55 MB )
[12/01 19:31:20    559s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.13% H + 0.00% V
[12/01 19:31:20    559s] [NR-eGR] Overflow after Early Global Route 0.18% H + 0.00% V
[12/01 19:31:20    559s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3493.55 MB )
[12/01 19:31:20    559s] (I)       Finished Export 3D cong map ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3493.55 MB )
[12/01 19:31:20    559s] (I)       ============= Track Assignment ============
[12/01 19:31:20    559s] (I)       Started Extract Global 3D Wires ( Curr Mem: 3493.55 MB )
[12/01 19:31:20    559s] (I)       Finished Extract Global 3D Wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3493.55 MB )
[12/01 19:31:20    559s] (I)       Started Track Assignment (16T) ( Curr Mem: 3493.55 MB )
[12/01 19:31:20    559s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[12/01 19:31:20    559s] (I)       Current Track Assignment (16T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3493.55 MB )
[12/01 19:31:20    559s] (I)       Run Multi-thread track assignment
[12/01 19:31:20    560s] (I)       Finished Track Assignment (16T) ( CPU: 1.67 sec, Real: 0.14 sec, Curr Mem: 3493.55 MB )
[12/01 19:31:20    560s] (I)       Started Export ( Curr Mem: 3493.55 MB )
[12/01 19:31:20    560s] [NR-eGR] Started Export DB wires ( Curr Mem: 3485.55 MB )
[12/01 19:31:20    560s] [NR-eGR] Started Export all nets (16T) ( Curr Mem: 3485.55 MB )
[12/01 19:31:20    561s] [NR-eGR] Finished Export all nets (16T) ( CPU: 0.41 sec, Real: 0.03 sec, Curr Mem: 3485.55 MB )
[12/01 19:31:20    561s] [NR-eGR] Started Set wire vias (16T) ( Curr Mem: 3485.55 MB )
[12/01 19:31:20    561s] [NR-eGR] Finished Set wire vias (16T) ( CPU: 0.09 sec, Real: 0.01 sec, Curr Mem: 3485.55 MB )
[12/01 19:31:20    561s] [NR-eGR] Finished Export DB wires ( CPU: 0.52 sec, Real: 0.06 sec, Curr Mem: 3485.55 MB )
[12/01 19:31:20    561s] [NR-eGR] --------------------------------------------------------------------------
[12/01 19:31:20    561s] [NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 289552
[12/01 19:31:20    561s] [NR-eGR] METAL2  (2V) length: 7.804754e+05um, number of vias: 364958
[12/01 19:31:20    561s] [NR-eGR] METAL3  (3H) length: 1.271301e+06um, number of vias: 75216
[12/01 19:31:20    561s] [NR-eGR] METAL4  (4V) length: 9.599258e+05um, number of vias: 36074
[12/01 19:31:20    561s] [NR-eGR] METAL5  (5H) length: 1.026395e+06um, number of vias: 5955
[12/01 19:31:20    561s] [NR-eGR] METAL6  (6V) length: 3.277150e+05um, number of vias: 0
[12/01 19:31:20    561s] [NR-eGR] Total length: 4.365812e+06um, number of vias: 771755
[12/01 19:31:20    561s] [NR-eGR] --------------------------------------------------------------------------
[12/01 19:31:20    561s] [NR-eGR] Total eGR-routed clock nets wire length: 3.079800e+04um 
[12/01 19:31:20    561s] [NR-eGR] --------------------------------------------------------------------------
[12/01 19:31:20    561s] (I)       Started Update net boxes ( Curr Mem: 3485.55 MB )
[12/01 19:31:20    561s] (I)       Finished Update net boxes ( CPU: 0.14 sec, Real: 0.02 sec, Curr Mem: 3485.55 MB )
[12/01 19:31:20    561s] (I)       Started Update timing ( Curr Mem: 3485.55 MB )
[12/01 19:31:20    561s] (I)       Finished Update timing ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 3475.03 MB )
[12/01 19:31:20    561s] (I)       Finished Export ( CPU: 0.89 sec, Real: 0.30 sec, Curr Mem: 3475.03 MB )
[12/01 19:31:20    561s] (I)       Started Postprocess design ( Curr Mem: 3475.03 MB )
[12/01 19:31:20    561s] (I)       Finished Postprocess design ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3318.03 MB )
[12/01 19:31:20    561s] [NR-eGR] Finished Early Global Route kernel ( CPU: 5.55 sec, Real: 1.55 sec, Curr Mem: 3318.03 MB )
[12/01 19:31:20    561s] Extraction called for design 'MAU_top_pads' of instances=94673 and nets=96394 using extraction engine 'preRoute' .
[12/01 19:31:20    561s] PreRoute RC Extraction called for design MAU_top_pads.
[12/01 19:31:20    561s] RC Extraction called in multi-corner(2) mode.
[12/01 19:31:20    561s] RCMode: PreRoute
[12/01 19:31:20    561s]       RC Corner Indexes            0       1   
[12/01 19:31:20    561s] Capacitance Scaling Factor   : 1.00000 1.00000 
[12/01 19:31:20    561s] Resistance Scaling Factor    : 1.00000 1.00000 
[12/01 19:31:20    561s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[12/01 19:31:20    561s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[12/01 19:31:20    561s] Shrink Factor                : 1.00000
[12/01 19:31:20    561s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/01 19:31:20    561s] Using capacitance table file ...
[12/01 19:31:20    561s] 
[12/01 19:31:20    561s] Trim Metal Layers:
[12/01 19:31:20    561s] LayerId::1 widthSet size::4
[12/01 19:31:20    561s] LayerId::2 widthSet size::4
[12/01 19:31:20    561s] LayerId::3 widthSet size::4
[12/01 19:31:20    561s] LayerId::4 widthSet size::4
[12/01 19:31:20    561s] LayerId::5 widthSet size::4
[12/01 19:31:20    561s] LayerId::6 widthSet size::3
[12/01 19:31:20    561s] Updating RC grid for preRoute extraction ...
[12/01 19:31:20    561s] eee: pegSigSF::1.070000
[12/01 19:31:20    561s] Initializing multi-corner capacitance tables ... 
[12/01 19:31:20    561s] Initializing multi-corner resistance tables ...
[12/01 19:31:21    562s] eee: l::1 avDens::0.137488 usedTrk::11711.899992 availTrk::85185.142788 sigTrk::11711.899992
[12/01 19:31:21    562s] eee: l::2 avDens::0.236428 usedTrk::19910.087131 availTrk::84212.082658 sigTrk::19910.087131
[12/01 19:31:21    562s] eee: l::3 avDens::0.383526 usedTrk::32431.149968 availTrk::84560.514085 sigTrk::32431.149968
[12/01 19:31:21    562s] eee: l::4 avDens::0.293144 usedTrk::24797.481998 availTrk::84591.478399 sigTrk::24797.481998
[12/01 19:31:21    562s] eee: l::5 avDens::0.328906 usedTrk::26321.731654 availTrk::80028.193745 sigTrk::26321.731654
[12/01 19:31:21    562s] eee: l::6 avDens::0.255738 usedTrk::8360.075769 availTrk::32690.000000 sigTrk::8360.075769
[12/01 19:31:21    562s] {RT wc 0 6 6 {5 0} 1}
[12/01 19:31:21    562s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.401876 ; uaWl: 1.000000 ; uaWlH: 0.530036 ; aWlH: 0.000000 ; Pmax: 0.907700 ; wcR: 0.555600 ; newSi: 0.078100 ; pMod: 78 ; 
[12/01 19:31:21    562s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 3249.031M)
[12/01 19:31:21    562s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3249.0M
[12/01 19:31:21    562s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3249.0M
[12/01 19:31:21    562s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3249.0M
[12/01 19:31:21    562s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.110, REAL:0.015, MEM:3505.0M
[12/01 19:31:21    562s] Fast DP-INIT is on for default
[12/01 19:31:21    562s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.136, REAL:0.029, MEM:3505.0M
[12/01 19:31:21    562s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.148, REAL:0.040, MEM:3505.0M
[12/01 19:31:21    562s] Starting delay calculation for Setup views
[12/01 19:31:21    562s] #################################################################################
[12/01 19:31:21    562s] # Design Stage: PreRoute
[12/01 19:31:21    562s] # Design Name: MAU_top_pads
[12/01 19:31:21    562s] # Design Mode: 180nm
[12/01 19:31:21    562s] # Analysis Mode: MMMC Non-OCV 
[12/01 19:31:21    562s] # Parasitics Mode: No SPEF/RCDB 
[12/01 19:31:21    562s] # Signoff Settings: SI Off 
[12/01 19:31:21    562s] #################################################################################
[12/01 19:31:21    565s] Topological Sorting (REAL = 0:00:00.0, MEM = 3343.4M, InitMEM = 3327.7M)
[12/01 19:31:21    565s] Calculate delays in BcWc mode...
[12/01 19:31:21    565s] Start delay calculation (fullDC) (16 T). (MEM=3343.36)
[12/01 19:31:22    565s] End AAE Lib Interpolated Model. (MEM=3355.88 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/01 19:31:23    578s] Total number of fetched objects 95732
[12/01 19:31:23    578s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/01 19:31:23    578s] End delay calculation. (MEM=4053.47 CPU=0:00:10.8 REAL=0:00:01.0)
[12/01 19:31:23    578s] End delay calculation (fullDC). (MEM=4053.47 CPU=0:00:13.2 REAL=0:00:02.0)
[12/01 19:31:23    578s] *** CDM Built up (cpu=0:00:15.9  real=0:00:02.0  mem= 4053.5M) ***
[12/01 19:31:23    580s] *** Done Building Timing Graph (cpu=0:00:17.4 real=0:00:02.0 totSessionCpu=0:09:40 mem=3342.5M)
[12/01 19:31:23    580s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[12/01 19:31:23    580s] **WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
[12/01 19:31:23    581s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -55.357 |
|           TNS (ns):|-1.06e+05|
|    Violating Paths:|  2050   |
|          All Paths:|  2101   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    228 (228)     |   -2.838   |    229 (229)     |
|   max_tran     |  23478 (88757)   |  -44.981   |  23478 (88860)   |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.862%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:26, real = 0:00:05, mem = 2063.7M, totSessionCpu=0:09:42 **
[12/01 19:31:23    581s] *** InitOpt #1 [finish] : cpu/real = 0:00:26.1/0:00:05.1 (5.2), totSession cpu/real = 0:09:41.6/0:15:11.9 (0.6), mem = 3374.4M
[12/01 19:31:23    581s] 
[12/01 19:31:23    581s] =============================================================================================
[12/01 19:31:23    581s]  Step TAT Report for InitOpt #1                                                 20.15-s105_1
[12/01 19:31:23    581s] =============================================================================================
[12/01 19:31:23    581s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/01 19:31:23    581s] ---------------------------------------------------------------------------------------------
[12/01 19:31:23    581s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 19:31:23    581s] [ EarlyGlobalRoute       ]      1   0:00:01.6  (  30.7 % )     0:00:01.6 /  0:00:05.6    3.6
[12/01 19:31:23    581s] [ ExtractRC              ]      1   0:00:00.6  (  11.0 % )     0:00:00.6 /  0:00:00.6    1.0
[12/01 19:31:23    581s] [ TimingUpdate           ]      1   0:00:00.1  (   2.4 % )     0:00:01.9 /  0:00:17.4    9.2
[12/01 19:31:23    581s] [ FullDelayCalc          ]      1   0:00:01.8  (  34.7 % )     0:00:01.8 /  0:00:16.0    9.1
[12/01 19:31:23    581s] [ OptSummaryReport       ]      1   0:00:00.1  (   2.0 % )     0:00:02.3 /  0:00:19.1    8.2
[12/01 19:31:23    581s] [ TimingReport           ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.6
[12/01 19:31:23    581s] [ DrvReport              ]      1   0:00:00.3  (   6.5 % )     0:00:00.3 /  0:00:01.5    4.5
[12/01 19:31:23    581s] [ CellServerInit         ]      3   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 19:31:23    581s] [ LibAnalyzerInit        ]      2   0:00:00.1  (   2.5 % )     0:00:00.1 /  0:00:00.1    1.0
[12/01 19:31:23    581s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 19:31:23    581s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 19:31:23    581s] [ MISC                   ]          0:00:00.5  (   9.5 % )     0:00:00.5 /  0:00:00.8    1.6
[12/01 19:31:23    581s] ---------------------------------------------------------------------------------------------
[12/01 19:31:23    581s]  InitOpt #1 TOTAL                   0:00:05.1  ( 100.0 % )     0:00:05.1 /  0:00:26.1    5.2
[12/01 19:31:23    581s] ---------------------------------------------------------------------------------------------
[12/01 19:31:23    581s] 
[12/01 19:31:23    581s] ** INFO : this run is activating medium effort placeOptDesign flow
[12/01 19:31:23    581s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/01 19:31:23    581s] ### Creating PhyDesignMc. totSessionCpu=0:09:42 mem=3374.4M
[12/01 19:31:23    581s] OPERPROF: Starting DPlace-Init at level 1, MEM:3374.4M
[12/01 19:31:23    581s] z: 2, totalTracks: 1
[12/01 19:31:23    581s] z: 4, totalTracks: 1
[12/01 19:31:23    581s] z: 6, totalTracks: 1
[12/01 19:31:23    581s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/01 19:31:23    581s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3374.4M
[12/01 19:31:23    581s] OPERPROF:     Starting CMU at level 3, MEM:3630.4M
[12/01 19:31:23    581s] OPERPROF:     Finished CMU at level 3, CPU:0.004, REAL:0.004, MEM:3630.4M
[12/01 19:31:23    581s] 
[12/01 19:31:23    581s] Bad Lib Cell Checking (CMU) is done! (0)
[12/01 19:31:23    581s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.025, MEM:3630.4M
[12/01 19:31:23    581s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3630.4M
[12/01 19:31:23    581s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.000, MEM:3630.4M
[12/01 19:31:23    581s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3630.4MB).
[12/01 19:31:23    581s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.084, REAL:0.078, MEM:3630.4M
[12/01 19:31:23    581s] TotalInstCnt at PhyDesignMc Initialization: 94,640
[12/01 19:31:23    581s] ### Creating PhyDesignMc, finished. totSessionCpu=0:09:42 mem=3375.9M
[12/01 19:31:23    581s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3375.9M
[12/01 19:31:23    581s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.165, REAL:0.029, MEM:3375.9M
[12/01 19:31:23    581s] TotalInstCnt at PhyDesignMc Destruction: 94,640
[12/01 19:31:23    581s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/01 19:31:23    581s] ### Creating PhyDesignMc. totSessionCpu=0:09:42 mem=3375.9M
[12/01 19:31:23    581s] OPERPROF: Starting DPlace-Init at level 1, MEM:3375.9M
[12/01 19:31:23    581s] z: 2, totalTracks: 1
[12/01 19:31:23    581s] z: 4, totalTracks: 1
[12/01 19:31:23    581s] z: 6, totalTracks: 1
[12/01 19:31:23    581s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/01 19:31:24    581s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3375.9M
[12/01 19:31:24    582s] OPERPROF:     Starting CMU at level 3, MEM:3599.9M
[12/01 19:31:24    582s] OPERPROF:     Finished CMU at level 3, CPU:0.004, REAL:0.004, MEM:3599.9M
[12/01 19:31:24    582s] 
[12/01 19:31:24    582s] Bad Lib Cell Checking (CMU) is done! (0)
[12/01 19:31:24    582s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.033, REAL:0.027, MEM:3599.9M
[12/01 19:31:24    582s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3599.9M
[12/01 19:31:24    582s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.000, MEM:3599.9M
[12/01 19:31:24    582s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=3599.9MB).
[12/01 19:31:24    582s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.084, REAL:0.078, MEM:3599.9M
[12/01 19:31:24    582s] TotalInstCnt at PhyDesignMc Initialization: 94,640
[12/01 19:31:24    582s] ### Creating PhyDesignMc, finished. totSessionCpu=0:09:42 mem=3375.9M
[12/01 19:31:24    582s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3375.9M
[12/01 19:31:24    582s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.165, REAL:0.028, MEM:3375.9M
[12/01 19:31:24    582s] TotalInstCnt at PhyDesignMc Destruction: 94,640
[12/01 19:31:24    582s] *** Starting optimizing excluded clock nets MEM= 3375.9M) ***
[12/01 19:31:24    582s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3375.9M) ***
[12/01 19:31:24    582s] The useful skew maximum allowed delay set by user is: 1
[12/01 19:31:24    583s] Deleting Lib Analyzer.
[12/01 19:31:24    583s] *** SimplifyNetlist #1 [begin] : totSession cpu/real = 0:09:43.8/0:15:12.9 (0.6), mem = 3375.9M
[12/01 19:31:24    583s] Info: 36 multi-instantiated hierarchical instance nets excluded from IPO operation.
[12/01 19:31:24    583s] Info: 0 don't touch net , 9 undriven nets excluded from IPO operation.
[12/01 19:31:24    583s] Info: 27 io nets excluded
[12/01 19:31:24    583s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[12/01 19:31:24    583s] Type 'man IMPECO-560' for more detail.
[12/01 19:31:24    583s] **WARN: (IMPOPT-3115):	Netlist is not uniquified, optimization will be ignoring nets around modules that are not uniquified.
[12/01 19:31:24    583s] Type 'man IMPOPT-3115' for more detail.
[12/01 19:31:24    583s] *Info: 9 ununiquified hinsts
[12/01 19:31:24    583s] Info: 2 clock nets excluded from IPO operation.
[12/01 19:31:24    583s] ### Creating LA Mngr. totSessionCpu=0:09:44 mem=3375.9M
[12/01 19:31:24    583s] ### Creating LA Mngr, finished. totSessionCpu=0:09:44 mem=3375.9M
[12/01 19:31:24    583s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[12/01 19:31:24    583s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3921427.1
[12/01 19:31:24    583s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/01 19:31:24    583s] ### Creating PhyDesignMc. totSessionCpu=0:09:44 mem=3375.9M
[12/01 19:31:24    583s] OPERPROF: Starting DPlace-Init at level 1, MEM:3375.9M
[12/01 19:31:24    583s] z: 2, totalTracks: 1
[12/01 19:31:24    583s] z: 4, totalTracks: 1
[12/01 19:31:24    583s] z: 6, totalTracks: 1
[12/01 19:31:24    583s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/01 19:31:24    584s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3375.9M
[12/01 19:31:25    584s] OPERPROF:     Starting CMU at level 3, MEM:3599.9M
[12/01 19:31:25    584s] OPERPROF:     Finished CMU at level 3, CPU:0.003, REAL:0.004, MEM:3599.9M
[12/01 19:31:25    584s] 
[12/01 19:31:25    584s] Bad Lib Cell Checking (CMU) is done! (0)
[12/01 19:31:25    584s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.032, REAL:0.027, MEM:3599.9M
[12/01 19:31:25    584s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3599.9M
[12/01 19:31:25    584s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.000, MEM:3599.9M
[12/01 19:31:25    584s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=3599.9MB).
[12/01 19:31:25    584s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.083, REAL:0.077, MEM:3599.9M
[12/01 19:31:25    584s] TotalInstCnt at PhyDesignMc Initialization: 94,640
[12/01 19:31:25    584s] ### Creating PhyDesignMc, finished. totSessionCpu=0:09:45 mem=3375.9M
[12/01 19:31:25    584s] ### Creating TopoMgr, started
[12/01 19:31:25    584s] ### Creating TopoMgr, finished
[12/01 19:31:25    584s] 
[12/01 19:31:25    584s] Footprint cell information for calculating maxBufDist
[12/01 19:31:25    584s] *info: There are 1 candidate Buffer cell
[12/01 19:31:25    584s] *info: There are 6 candidate Inverter cell
[12/01 19:31:25    584s] 
[12/01 19:31:25    584s] #optDebug: Start CG creation (mem=3375.9M)
[12/01 19:31:25    584s]  ...initializing CG  maxDriveDist -0.000500 stdCellHgt 3.920000 defLenToSkip 27.440000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 27.440000 
[12/01 19:31:25    584s] (cpu=0:00:00.1, mem=3477.5M)
[12/01 19:31:25    584s]  ...processing cgPrt (cpu=0:00:00.1, mem=3477.5M)
[12/01 19:31:25    584s]  ...processing cgEgp (cpu=0:00:00.1, mem=3477.5M)
[12/01 19:31:25    584s]  ...processing cgPbk (cpu=0:00:00.1, mem=3477.5M)
[12/01 19:31:25    584s]  ...processing cgNrb(cpu=0:00:00.1, mem=3477.5M)
[12/01 19:31:25    584s]  ...processing cgObs (cpu=0:00:00.1, mem=3477.5M)
[12/01 19:31:25    584s]  ...processing cgCon (cpu=0:00:00.1, mem=3477.5M)
[12/01 19:31:25    584s]  ...processing cgPdm (cpu=0:00:00.1, mem=3477.5M)
[12/01 19:31:25    584s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=3477.5M)
[12/01 19:31:25    584s] ### Creating RouteCongInterface, started
[12/01 19:31:25    584s] 
[12/01 19:31:25    584s] Creating Lib Analyzer ...
[12/01 19:31:25    584s] Total number of usable buffers from Lib Analyzer: 1 ( BUFX1)
[12/01 19:31:25    584s] Total number of usable inverters from Lib Analyzer: 6 ( INVX2 INVX1 INVX4 INVX8 INVX16 INVX32)
[12/01 19:31:25    584s] Total number of usable delay cells from Lib Analyzer: 0 ()
[12/01 19:31:25    584s] 
[12/01 19:31:25    584s] {RT wc 0 6 6 {5 0} 1}
[12/01 19:31:25    584s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:09:45 mem=3477.5M
[12/01 19:31:25    584s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:09:45 mem=3477.5M
[12/01 19:31:25    584s] Creating Lib Analyzer, finished. 
[12/01 19:31:25    584s] 
[12/01 19:31:25    584s] #optDebug:  {2, 1.000, 0.8500} {3, 0.784, 0.8500} {4, 0.567, 0.8500} {5, 0.135, 0.5441} {6, 0.135, 0.5441} 
[12/01 19:31:25    584s] 
[12/01 19:31:25    584s] #optDebug: {0, 1.000}
[12/01 19:31:25    584s] ### Creating RouteCongInterface, finished
[12/01 19:31:26    586s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3883.8M
[12/01 19:31:26    586s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:3883.8M
[12/01 19:31:26    586s] 
[12/01 19:31:26    586s] Netlist preparation processing... 
[12/01 19:31:26    587s] Removed 2 instances
[12/01 19:31:26    587s] **WARN: (IMPOPT-7098):	WARNING: bf_pad is an undriven net with 1 fanouts.
[12/01 19:31:26    587s] **WARN: (IMPOPT-7099):	WARNING: MAU_dut/data_in[7] is an undriven net with 1148 fanouts, which will impact runtime because buffers could not be inserted into undriven nets.
[12/01 19:31:26    587s] **WARN: (IMPOPT-7099):	WARNING: MAU_dut/data_in[6] is an undriven net with 2040 fanouts, which will impact runtime because buffers could not be inserted into undriven nets.
[12/01 19:31:26    587s] **WARN: (IMPOPT-7099):	WARNING: MAU_dut/data_in[5] is an undriven net with 1580 fanouts, which will impact runtime because buffers could not be inserted into undriven nets.
[12/01 19:31:26    587s] **WARN: (IMPOPT-7099):	WARNING: MAU_dut/data_in[4] is an undriven net with 1232 fanouts, which will impact runtime because buffers could not be inserted into undriven nets.
[12/01 19:31:26    587s] **WARN: (IMPOPT-7099):	WARNING: MAU_dut/data_in[3] is an undriven net with 2028 fanouts, which will impact runtime because buffers could not be inserted into undriven nets.
[12/01 19:31:26    587s] **WARN: (IMPOPT-7099):	WARNING: MAU_dut/data_in[2] is an undriven net with 1568 fanouts, which will impact runtime because buffers could not be inserted into undriven nets.
[12/01 19:31:26    587s] **WARN: (IMPOPT-7099):	WARNING: MAU_dut/data_in[1] is an undriven net with 1564 fanouts, which will impact runtime because buffers could not be inserted into undriven nets.
[12/01 19:31:26    587s] **WARN: (IMPOPT-7099):	WARNING: MAU_dut/data_in[0] is an undriven net with 1104 fanouts, which will impact runtime because buffers could not be inserted into undriven nets.
[12/01 19:31:26    587s] *info: Marking 0 isolation instances dont touch
[12/01 19:31:26    587s] *info: Marking 0 level shifter instances dont touch
[12/01 19:31:26    587s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3743.1M
[12/01 19:31:27    587s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.165, REAL:0.030, MEM:3427.6M
[12/01 19:31:27    587s] TotalInstCnt at PhyDesignMc Destruction: 94,638
[12/01 19:31:27    587s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3921427.1
[12/01 19:31:27    587s] *** SimplifyNetlist #1 [finish] : cpu/real = 0:00:03.4/0:00:02.3 (1.5), totSession cpu/real = 0:09:47.2/0:15:15.2 (0.6), mem = 3427.6M
[12/01 19:31:27    587s] 
[12/01 19:31:27    587s] =============================================================================================
[12/01 19:31:27    587s]  Step TAT Report for SimplifyNetlist #1                                         20.15-s105_1
[12/01 19:31:27    587s] =============================================================================================
[12/01 19:31:27    587s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/01 19:31:27    587s] ---------------------------------------------------------------------------------------------
[12/01 19:31:27    587s] [ LibAnalyzerInit        ]      1   0:00:00.1  (   2.7 % )     0:00:00.1 /  0:00:00.1    1.2
[12/01 19:31:27    587s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 19:31:27    587s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (  12.1 % )     0:00:00.3 /  0:00:00.6    2.1
[12/01 19:31:27    587s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   6.1 % )     0:00:00.2 /  0:00:00.2    1.2
[12/01 19:31:27    587s] [ SteinerInterfaceInit   ]      1   0:00:00.2  (   8.8 % )     0:00:00.2 /  0:00:00.2    1.0
[12/01 19:31:27    587s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 19:31:27    587s] [ IncrDelayCalc          ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 19:31:27    587s] [ MISC                   ]          0:00:01.6  (  70.2 % )     0:00:01.6 /  0:00:02.4    1.5
[12/01 19:31:27    587s] ---------------------------------------------------------------------------------------------
[12/01 19:31:27    587s]  SimplifyNetlist #1 TOTAL           0:00:02.3  ( 100.0 % )     0:00:02.3 /  0:00:03.4    1.5
[12/01 19:31:27    587s] ---------------------------------------------------------------------------------------------
[12/01 19:31:27    587s] 
[12/01 19:31:27    587s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[12/01 19:31:27    587s] **WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
[12/01 19:31:27    587s] Deleting Lib Analyzer.
[12/01 19:31:27    587s] Begin: GigaOpt high fanout net optimization
[12/01 19:31:27    587s] GigaOpt HFN: use maxLocalDensity 1.2
[12/01 19:31:27    587s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 16 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[12/01 19:31:27    587s] *** DrvOpt #1 [begin] : totSession cpu/real = 0:09:47.9/0:15:15.6 (0.6), mem = 3427.6M
[12/01 19:31:27    587s] Info: 36 multi-instantiated hierarchical instance nets excluded from IPO operation.
[12/01 19:31:27    587s] Info: 0 don't touch net , 9 undriven nets excluded from IPO operation.
[12/01 19:31:27    587s] Info: 27 io nets excluded
[12/01 19:31:27    587s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[12/01 19:31:27    587s] Type 'man IMPECO-560' for more detail.
[12/01 19:31:27    587s] **WARN: (IMPOPT-3115):	Netlist is not uniquified, optimization will be ignoring nets around modules that are not uniquified.
[12/01 19:31:27    587s] Type 'man IMPOPT-3115' for more detail.
[12/01 19:31:27    587s] *Info: 9 ununiquified hinsts
[12/01 19:31:27    588s] Info: 2 clock nets excluded from IPO operation.
[12/01 19:31:27    588s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3921427.2
[12/01 19:31:27    588s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/01 19:31:27    588s] ### Creating PhyDesignMc. totSessionCpu=0:09:48 mem=3427.6M
[12/01 19:31:27    588s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/01 19:31:27    588s] OPERPROF: Starting DPlace-Init at level 1, MEM:3427.6M
[12/01 19:31:27    588s] z: 2, totalTracks: 1
[12/01 19:31:27    588s] z: 4, totalTracks: 1
[12/01 19:31:27    588s] z: 6, totalTracks: 1
[12/01 19:31:27    588s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/01 19:31:27    588s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3427.6M
[12/01 19:31:27    588s] OPERPROF:     Starting CMU at level 3, MEM:3651.6M
[12/01 19:31:27    588s] OPERPROF:     Finished CMU at level 3, CPU:0.005, REAL:0.004, MEM:3651.6M
[12/01 19:31:27    588s] 
[12/01 19:31:27    588s] Bad Lib Cell Checking (CMU) is done! (0)
[12/01 19:31:27    588s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.043, REAL:0.038, MEM:3651.6M
[12/01 19:31:27    588s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3651.6M
[12/01 19:31:27    588s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3651.6M
[12/01 19:31:27    588s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3651.6MB).
[12/01 19:31:27    588s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.095, REAL:0.089, MEM:3651.6M
[12/01 19:31:27    588s] TotalInstCnt at PhyDesignMc Initialization: 94,638
[12/01 19:31:27    588s] ### Creating PhyDesignMc, finished. totSessionCpu=0:09:49 mem=3427.6M
[12/01 19:31:27    588s] ### Creating RouteCongInterface, started
[12/01 19:31:27    588s] 
[12/01 19:31:27    588s] Creating Lib Analyzer ...
[12/01 19:31:27    588s] Total number of usable buffers from Lib Analyzer: 1 ( BUFX1)
[12/01 19:31:27    588s] Total number of usable inverters from Lib Analyzer: 6 ( INVX2 INVX1 INVX4 INVX8 INVX16 INVX32)
[12/01 19:31:27    588s] Total number of usable delay cells from Lib Analyzer: 0 ()
[12/01 19:31:27    588s] 
[12/01 19:31:27    588s] {RT wc 0 6 6 {5 0} 1}
[12/01 19:31:27    588s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:09:49 mem=3427.6M
[12/01 19:31:27    588s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:09:49 mem=3427.6M
[12/01 19:31:27    588s] Creating Lib Analyzer, finished. 
[12/01 19:31:28    588s] 
[12/01 19:31:28    588s] #optDebug:  {2, 1.000, 0.8500} {3, 0.784, 0.8500} {4, 0.567, 0.8500} {5, 0.135, 0.4353} {6, 0.135, 0.4353} 
[12/01 19:31:28    588s] 
[12/01 19:31:28    588s] #optDebug: {0, 1.000}
[12/01 19:31:28    588s] ### Creating RouteCongInterface, finished
[12/01 19:31:28    588s] {MG  {5 0 23.9 0.585875} }
[12/01 19:31:29    592s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 16 threads.
[12/01 19:31:29    592s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/01 19:31:29    592s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/01 19:31:29    592s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3833.9M
[12/01 19:31:29    592s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:3833.9M
[12/01 19:31:29    592s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 16 threads.
[12/01 19:31:29    592s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:31:29    592s] +---------+---------+--------+-----------+------------+--------+
[12/01 19:31:29    592s] | Density | Commits |  WNS   |    TNS    |    Real    |  Mem   |
[12/01 19:31:29    592s] +---------+---------+--------+-----------+------------+--------+
[12/01 19:31:29    592s] |   69.86%|        -| -55.357|-106326.790|   0:00:00.0| 3833.9M|
[12/01 19:31:29    592s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 16 threads.
[12/01 19:31:29    592s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/01 19:31:29    592s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/01 19:31:30    601s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:31:30    601s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 16 threads.
[12/01 19:31:30    601s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/01 19:31:30    601s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/01 19:31:30    601s] |   70.56%|      839| -20.633| -31261.740|   0:00:01.0| 4626.8M|
[12/01 19:31:30    601s] +---------+---------+--------+-----------+------------+--------+
[12/01 19:31:30    601s] 
[12/01 19:31:30    601s] *** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:08.9 real=0:00:01.0 mem=4626.8M) ***
[12/01 19:31:30    601s] Bottom Preferred Layer:
[12/01 19:31:30    601s]     None
[12/01 19:31:30    601s] Via Pillar Rule:
[12/01 19:31:30    601s]     None
[12/01 19:31:30    601s] Total-nets :: 96569, Stn-nets :: 895, ratio :: 0.926798 %
[12/01 19:31:30    601s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3594.0M
[12/01 19:31:30    601s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.166, REAL:0.031, MEM:3545.4M
[12/01 19:31:30    601s] TotalInstCnt at PhyDesignMc Destruction: 95,477
[12/01 19:31:30    601s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3921427.2
[12/01 19:31:30    601s] *** DrvOpt #1 [finish] : cpu/real = 0:00:13.7/0:00:03.5 (3.9), totSession cpu/real = 0:10:01.6/0:15:19.1 (0.7), mem = 3545.4M
[12/01 19:31:30    601s] 
[12/01 19:31:30    601s] =============================================================================================
[12/01 19:31:30    601s]  Step TAT Report for DrvOpt #1                                                  20.15-s105_1
[12/01 19:31:30    601s] =============================================================================================
[12/01 19:31:30    601s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/01 19:31:30    601s] ---------------------------------------------------------------------------------------------
[12/01 19:31:30    601s] [ SlackTraversorInit     ]      1   0:00:00.2  (   6.7 % )     0:00:00.2 /  0:00:00.2    1.0
[12/01 19:31:30    601s] [ LibAnalyzerInit        ]      1   0:00:00.1  (   1.7 % )     0:00:00.1 /  0:00:00.1    1.0
[12/01 19:31:30    601s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 19:31:30    601s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   8.1 % )     0:00:00.3 /  0:00:00.6    2.1
[12/01 19:31:30    601s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   3.9 % )     0:00:00.2 /  0:00:00.2    1.1
[12/01 19:31:30    601s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 19:31:30    601s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.1 % )     0:00:01.2 /  0:00:08.8    7.2
[12/01 19:31:30    601s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 19:31:30    601s] [ OptEval                ]      1   0:00:00.1  (   2.2 % )     0:00:00.1 /  0:00:01.1   14.3
[12/01 19:31:30    601s] [ OptCommit              ]      1   0:00:00.3  (   7.9 % )     0:00:00.3 /  0:00:00.3    1.0
[12/01 19:31:30    601s] [ IncrTimingUpdate       ]      1   0:00:00.2  (   5.4 % )     0:00:00.2 /  0:00:01.6    8.5
[12/01 19:31:30    601s] [ PostCommitDelayUpdate  ]      1   0:00:00.3  (   8.6 % )     0:00:00.7 /  0:00:05.8    8.8
[12/01 19:31:30    601s] [ IncrDelayCalc          ]     34   0:00:00.4  (  10.0 % )     0:00:00.4 /  0:00:05.4   15.3
[12/01 19:31:30    601s] [ DrvFindVioNets         ]      3   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.2    6.7
[12/01 19:31:30    601s] [ MISC                   ]          0:00:01.6  (  44.6 % )     0:00:01.6 /  0:00:03.8    2.4
[12/01 19:31:30    601s] ---------------------------------------------------------------------------------------------
[12/01 19:31:30    601s]  DrvOpt #1 TOTAL                    0:00:03.5  ( 100.0 % )     0:00:03.5 /  0:00:13.7    3.9
[12/01 19:31:30    601s] ---------------------------------------------------------------------------------------------
[12/01 19:31:30    601s] 
[12/01 19:31:30    601s] GigaOpt HFN: restore maxLocalDensity to 0.98
[12/01 19:31:30    601s] End: GigaOpt high fanout net optimization
[12/01 19:31:30    601s] Begin: GigaOpt DRV Optimization
[12/01 19:31:30    601s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 16 -largeScaleFixing -maxIter 2 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[12/01 19:31:30    601s] *** DrvOpt #2 [begin] : totSession cpu/real = 0:10:01.6/0:15:19.1 (0.7), mem = 3545.4M
[12/01 19:31:30    601s] Info: 36 multi-instantiated hierarchical instance nets excluded from IPO operation.
[12/01 19:31:31    601s] Info: 0 don't touch net , 9 undriven nets excluded from IPO operation.
[12/01 19:31:31    601s] Info: 27 io nets excluded
[12/01 19:31:31    601s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[12/01 19:31:31    601s] Type 'man IMPECO-560' for more detail.
[12/01 19:31:31    601s] **WARN: (IMPOPT-3115):	Netlist is not uniquified, optimization will be ignoring nets around modules that are not uniquified.
[12/01 19:31:31    601s] Type 'man IMPOPT-3115' for more detail.
[12/01 19:31:31    601s] *Info: 9 ununiquified hinsts
[12/01 19:31:31    601s] Info: 2 clock nets excluded from IPO operation.
[12/01 19:31:31    601s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3921427.3
[12/01 19:31:31    601s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/01 19:31:31    601s] ### Creating PhyDesignMc. totSessionCpu=0:10:02 mem=3545.4M
[12/01 19:31:31    601s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/01 19:31:31    601s] OPERPROF: Starting DPlace-Init at level 1, MEM:3545.4M
[12/01 19:31:31    601s] z: 2, totalTracks: 1
[12/01 19:31:31    601s] z: 4, totalTracks: 1
[12/01 19:31:31    601s] z: 6, totalTracks: 1
[12/01 19:31:31    601s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/01 19:31:31    601s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3545.4M
[12/01 19:31:31    601s] OPERPROF:     Starting CMU at level 3, MEM:3769.4M
[12/01 19:31:31    601s] OPERPROF:     Finished CMU at level 3, CPU:0.005, REAL:0.004, MEM:3801.4M
[12/01 19:31:31    601s] 
[12/01 19:31:31    601s] Bad Lib Cell Checking (CMU) is done! (0)
[12/01 19:31:31    601s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.044, REAL:0.039, MEM:3801.4M
[12/01 19:31:31    601s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3801.4M
[12/01 19:31:31    601s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.000, MEM:3801.4M
[12/01 19:31:31    601s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3801.4MB).
[12/01 19:31:31    601s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.094, REAL:0.089, MEM:3801.4M
[12/01 19:31:31    602s] TotalInstCnt at PhyDesignMc Initialization: 95,477
[12/01 19:31:31    602s] ### Creating PhyDesignMc, finished. totSessionCpu=0:10:02 mem=3545.4M
[12/01 19:31:31    602s] ### Creating RouteCongInterface, started
[12/01 19:31:31    602s] 
[12/01 19:31:31    602s] #optDebug:  {2, 1.000, 0.8500} {3, 0.784, 0.8500} {4, 0.567, 0.8500} {5, 0.135, 0.4353} {6, 0.135, 0.4353} 
[12/01 19:31:31    602s] 
[12/01 19:31:31    602s] #optDebug: {0, 1.000}
[12/01 19:31:31    602s] ### Creating RouteCongInterface, finished
[12/01 19:31:31    602s] {MG  {5 0 23.9 0.585875} }
[12/01 19:31:32    605s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3951.8M
[12/01 19:31:32    605s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.001, REAL:0.001, MEM:3951.8M
[12/01 19:31:33    606s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 16 threads.
[12/01 19:31:33    606s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:31:33    606s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/01 19:31:33    606s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/01 19:31:33    606s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/01 19:31:33    606s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/01 19:31:33    606s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/01 19:31:33    606s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 16 threads.
[12/01 19:31:33    606s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/01 19:31:33    606s] Info: violation cost 187455.218750 (cap = 370.795837, tran = 187084.406250, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/01 19:31:33    606s] |  9748| 47329|   -17.40|   234|   234|    -1.50|     0|     0|     0|     0|   -20.63|-31261.74|       0|       0|       0| 70.56%|          |         |
[12/01 19:31:34    617s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:31:35    624s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:31:36    633s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:31:37    637s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:31:37    640s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:31:37    640s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:31:37    640s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:31:37    640s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 16 threads.
[12/01 19:31:37    641s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/01 19:31:37    641s] Info: violation cost 3.745252 (cap = 0.000000, tran = 3.745252, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/01 19:31:37    641s] |     3|     6|    -1.00|     1|     1|    -0.00|     0|     0|     0|     0|    -6.29| -6670.44|    2099|    3003|      81| 73.34%| 0:00:04.0|  4693.7M|
[12/01 19:31:37    641s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 16 threads.
[12/01 19:31:37    641s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/01 19:31:37    641s] Info: violation cost 3.745252 (cap = 0.000000, tran = 3.745252, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/01 19:31:37    641s] |     3|     6|    -1.00|     1|     1|    -0.00|     0|     0|     0|     0|    -6.29| -6670.44|       0|       0|       0| 73.34%| 0:00:00.0|  4693.7M|
[12/01 19:31:37    641s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/01 19:31:37    641s] 
[12/01 19:31:37    641s] ###############################################################################
[12/01 19:31:37    641s] #
[12/01 19:31:37    641s] #  Large fanout net report:  
[12/01 19:31:37    641s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[12/01 19:31:37    641s] #     - current density: 73.34
[12/01 19:31:37    641s] #
[12/01 19:31:37    641s] #  List of high fanout nets:
[12/01 19:31:37    641s] #
[12/01 19:31:37    641s] ###############################################################################
[12/01 19:31:37    641s] Bottom Preferred Layer:
[12/01 19:31:37    641s]     None
[12/01 19:31:37    641s] Via Pillar Rule:
[12/01 19:31:37    641s]     None
[12/01 19:31:37    641s] 
[12/01 19:31:37    641s] 
[12/01 19:31:37    641s] =======================================================================
[12/01 19:31:37    641s]                 Reasons for remaining drv violations
[12/01 19:31:37    641s] =======================================================================
[12/01 19:31:37    641s] *info: Total 4 net(s) have violations which can't be fixed by DRV optimization.
[12/01 19:31:37    641s] 
[12/01 19:31:37    641s] MultiBuffering failure reasons
[12/01 19:31:37    641s] ------------------------------------------------
[12/01 19:31:37    641s] *info:     1 net(s): Could not be fixed because it is multi driver net.
[12/01 19:31:37    641s] *info:     2 net(s): Could not be fixed as the net is considered as IPO ignored by the process.
[12/01 19:31:37    641s] 
[12/01 19:31:37    641s] 
[12/01 19:31:37    641s] *** Finish DRV Fixing (cpu=0:00:36.0 real=0:00:05.0 mem=4693.7M) ***
[12/01 19:31:37    641s] 
[12/01 19:31:37    641s] Total-nets :: 101671, Stn-nets :: 1216, ratio :: 1.19601 %
[12/01 19:31:37    641s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3634.9M
[12/01 19:31:37    642s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.175, REAL:0.033, MEM:3593.4M
[12/01 19:31:37    642s] TotalInstCnt at PhyDesignMc Destruction: 100,579
[12/01 19:31:37    642s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3921427.3
[12/01 19:31:37    642s] *** DrvOpt #2 [finish] : cpu/real = 0:00:40.4/0:00:06.8 (6.0), totSession cpu/real = 0:10:42.0/0:15:25.9 (0.7), mem = 3593.4M
[12/01 19:31:37    642s] 
[12/01 19:31:37    642s] =============================================================================================
[12/01 19:31:37    642s]  Step TAT Report for DrvOpt #2                                                  20.15-s105_1
[12/01 19:31:37    642s] =============================================================================================
[12/01 19:31:37    642s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/01 19:31:37    642s] ---------------------------------------------------------------------------------------------
[12/01 19:31:37    642s] [ SlackTraversorInit     ]      1   0:00:00.2  (   3.5 % )     0:00:00.2 /  0:00:00.3    1.1
[12/01 19:31:37    642s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 19:31:37    642s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   4.2 % )     0:00:00.3 /  0:00:00.6    2.1
[12/01 19:31:37    642s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   2.0 % )     0:00:00.1 /  0:00:00.1    1.1
[12/01 19:31:37    642s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 19:31:37    642s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.2 % )     0:00:04.5 /  0:00:34.1    7.7
[12/01 19:31:37    642s] [ OptGetWeight           ]      9   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 19:31:37    642s] [ OptEval                ]      9   0:00:00.4  (   6.2 % )     0:00:00.4 /  0:00:06.2   14.8
[12/01 19:31:37    642s] [ OptCommit              ]      9   0:00:00.8  (  12.3 % )     0:00:00.8 /  0:00:00.9    1.0
[12/01 19:31:37    642s] [ IncrTimingUpdate       ]      7   0:00:00.8  (  11.6 % )     0:00:00.8 /  0:00:06.6    8.5
[12/01 19:31:37    642s] [ PostCommitDelayUpdate  ]      7   0:00:01.2  (  17.2 % )     0:00:02.4 /  0:00:20.4    8.5
[12/01 19:31:37    642s] [ IncrDelayCalc          ]    131   0:00:01.2  (  18.4 % )     0:00:01.2 /  0:00:19.3   15.5
[12/01 19:31:37    642s] [ DrvFindVioNets         ]      3   0:00:00.1  (   1.4 % )     0:00:00.1 /  0:00:01.1   11.6
[12/01 19:31:37    642s] [ DrvComputeSummary      ]      3   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.3   10.6
[12/01 19:31:37    642s] [ MISC                   ]          0:00:01.5  (  22.7 % )     0:00:01.5 /  0:00:03.9    2.5
[12/01 19:31:37    642s] ---------------------------------------------------------------------------------------------
[12/01 19:31:37    642s]  DrvOpt #2 TOTAL                    0:00:06.8  ( 100.0 % )     0:00:06.8 /  0:00:40.4    6.0
[12/01 19:31:37    642s] ---------------------------------------------------------------------------------------------
[12/01 19:31:37    642s] 
[12/01 19:31:37    642s] End: GigaOpt DRV Optimization
[12/01 19:31:37    642s] GigaOpt DRV: restore maxLocalDensity to 0.98
[12/01 19:31:37    642s] **optDesign ... cpu = 0:01:27, real = 0:00:19, mem = 2237.6M, totSessionCpu=0:10:42 **
[12/01 19:31:37    642s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 16 threads.
[12/01 19:31:37    642s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:31:38    642s] 
[12/01 19:31:38    642s] Active setup views:
[12/01 19:31:38    642s]  wc
[12/01 19:31:38    642s]   Dominating endpoints: 0
[12/01 19:31:38    642s]   Dominating TNS: -0.000
[12/01 19:31:38    642s] 
[12/01 19:31:38    642s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/01 19:31:38    642s] Deleting Lib Analyzer.
[12/01 19:31:38    642s] Begin: GigaOpt Global Optimization
[12/01 19:31:38    642s] *info: use new DP (enabled)
[12/01 19:31:38    642s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 16 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[12/01 19:31:38    642s] Info: 36 multi-instantiated hierarchical instance nets excluded from IPO operation.
[12/01 19:31:38    642s] Info: 0 don't touch net , 9 undriven nets excluded from IPO operation.
[12/01 19:31:38    642s] Info: 27 io nets excluded
[12/01 19:31:38    642s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[12/01 19:31:38    642s] Type 'man IMPECO-560' for more detail.
[12/01 19:31:38    642s] **WARN: (IMPOPT-3115):	Netlist is not uniquified, optimization will be ignoring nets around modules that are not uniquified.
[12/01 19:31:38    642s] Type 'man IMPOPT-3115' for more detail.
[12/01 19:31:38    642s] *Info: 9 ununiquified hinsts
[12/01 19:31:38    642s] Info: 2 clock nets excluded from IPO operation.
[12/01 19:31:38    642s] *** GlobalOpt #1 [begin] : totSession cpu/real = 0:10:42.5/0:15:26.4 (0.7), mem = 3591.9M
[12/01 19:31:38    642s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3921427.4
[12/01 19:31:38    642s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/01 19:31:38    642s] ### Creating PhyDesignMc. totSessionCpu=0:10:43 mem=3591.9M
[12/01 19:31:38    642s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/01 19:31:38    642s] OPERPROF: Starting DPlace-Init at level 1, MEM:3591.9M
[12/01 19:31:38    642s] z: 2, totalTracks: 1
[12/01 19:31:38    642s] z: 4, totalTracks: 1
[12/01 19:31:38    642s] z: 6, totalTracks: 1
[12/01 19:31:38    642s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/01 19:31:38    642s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3591.9M
[12/01 19:31:38    642s] OPERPROF:     Starting CMU at level 3, MEM:3847.9M
[12/01 19:31:38    642s] OPERPROF:     Finished CMU at level 3, CPU:0.004, REAL:0.004, MEM:3847.9M
[12/01 19:31:38    642s] 
[12/01 19:31:38    642s] Bad Lib Cell Checking (CMU) is done! (0)
[12/01 19:31:38    642s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.046, REAL:0.041, MEM:3847.9M
[12/01 19:31:38    642s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3847.9M
[12/01 19:31:38    642s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3847.9M
[12/01 19:31:38    642s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3847.9MB).
[12/01 19:31:38    642s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.101, REAL:0.096, MEM:3847.9M
[12/01 19:31:38    643s] TotalInstCnt at PhyDesignMc Initialization: 100,579
[12/01 19:31:38    643s] ### Creating PhyDesignMc, finished. totSessionCpu=0:10:43 mem=3593.4M
[12/01 19:31:38    643s] ### Creating RouteCongInterface, started
[12/01 19:31:38    643s] 
[12/01 19:31:38    643s] Creating Lib Analyzer ...
[12/01 19:31:38    643s] Total number of usable buffers from Lib Analyzer: 1 ( BUFX1)
[12/01 19:31:38    643s] Total number of usable inverters from Lib Analyzer: 6 ( INVX2 INVX1 INVX4 INVX8 INVX16 INVX32)
[12/01 19:31:38    643s] Total number of usable delay cells from Lib Analyzer: 0 ()
[12/01 19:31:38    643s] 
[12/01 19:31:38    643s] {RT wc 0 6 6 {5 0} 1}
[12/01 19:31:38    643s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:10:43 mem=3593.4M
[12/01 19:31:38    643s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:10:43 mem=3593.4M
[12/01 19:31:38    643s] Creating Lib Analyzer, finished. 
[12/01 19:31:38    643s] 
[12/01 19:31:38    643s] #optDebug:  {2, 1.000, 0.8500} {3, 0.784, 0.8500} {4, 0.567, 0.8500} {5, 0.135, 0.5441} {6, 0.135, 0.5441} 
[12/01 19:31:38    643s] 
[12/01 19:31:38    643s] #optDebug: {0, 1.000}
[12/01 19:31:38    643s] ### Creating RouteCongInterface, finished
[12/01 19:31:38    643s] {MG  {5 0 23.9 0.585875} }
[12/01 19:31:40    645s] *info: 27 io nets excluded
[12/01 19:31:40    645s] *info: 2 clock nets excluded
[12/01 19:31:40    645s] *info: 1 multi-driver net excluded.
[12/01 19:31:40    645s] *info: 662 no-driver nets excluded.
[12/01 19:31:40    645s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[12/01 19:31:40    645s] Type 'man IMPECO-560' for more detail.
[12/01 19:31:40    645s] **WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
[12/01 19:31:40    645s] Type 'man IMPOPT-3213' for more detail.
[12/01 19:31:40    645s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[12/01 19:31:40    645s] Type 'man IMPECO-560' for more detail.
[12/01 19:31:40    645s] **WARN: (IMPOPT-3115):	Netlist is not uniquified, optimization will be ignoring nets around modules that are not uniquified.
[12/01 19:31:40    645s] Type 'man IMPOPT-3115' for more detail.
[12/01 19:31:40    645s] *Info: 9 ununiquified hinsts
[12/01 19:31:40    645s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3999.7M
[12/01 19:31:40    645s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.001, REAL:0.001, MEM:3999.7M
[12/01 19:31:40    645s] Info: Begin MT loop @oiCellDelayCachingJob with 16 threads.
[12/01 19:31:40    645s] Info: End MT loop @oiCellDelayCachingJob.
[12/01 19:31:40    646s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 16 threads.
[12/01 19:31:40    646s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:31:40    646s] ** GigaOpt Global Opt WNS Slack -6.291  TNS Slack -6670.435 
[12/01 19:31:40    646s] +--------+---------+---------+------------+--------+----------+---------+---------------------------------------+
[12/01 19:31:40    646s] |  WNS   |   TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|               End Point               |
[12/01 19:31:40    646s] +--------+---------+---------+------------+--------+----------+---------+---------------------------------------+
[12/01 19:31:40    646s] |  -6.291|-6670.435|   73.34%|   0:00:00.0| 3999.7M|        wc|  default| MAU_dut/B0/ram_reg[471]/D             |
[12/01 19:31:47    687s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:31:47    687s] |  -3.153|-2189.393|   74.30%|   0:00:07.0| 4950.3M|        wc|  default| MAU_dut/B0/ram_reg[31]/D              |
[12/01 19:31:49    700s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:31:49    700s] |  -2.735|-1789.142|   74.60%|   0:00:02.0| 4957.4M|        wc|  default| MAU_dut/B0/ram_reg[31]/D              |
[12/01 19:31:49    702s] |  -2.735|-1789.142|   74.60%|   0:00:00.0| 4957.4M|        wc|  default| MAU_dut/B0/ram_reg[31]/D              |
[12/01 19:31:50    713s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:31:50    713s] |  -2.721|-1539.525|   74.84%|   0:00:01.0| 4957.4M|        wc|  default| MAU_dut/B0/ram_reg[31]/D              |
[12/01 19:31:54    736s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:31:54    736s] |  -2.301|-1211.029|   75.18%|   0:00:04.0| 5071.8M|        wc|  default| MAU_dut/B2/ram_reg[23]/D              |
[12/01 19:31:54    742s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:31:54    742s] |  -2.090|-1004.531|   75.35%|   0:00:00.0| 5071.8M|        wc|  default| MAU_dut/B2/ram_reg[23]/D              |
[12/01 19:31:54    743s] |  -2.090|-1004.531|   75.35%|   0:00:00.0| 5071.8M|        wc|  default| MAU_dut/B2/ram_reg[23]/D              |
[12/01 19:31:55    746s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:31:55    746s] |  -2.045| -918.551|   75.41%|   0:00:01.0| 5071.8M|        wc|  default| MAU_dut/B0/ram_reg[95]/D              |
[12/01 19:31:56    757s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:31:56    757s] |  -1.764| -792.391|   75.44%|   0:00:01.0| 5071.8M|        wc|  default| MAU_dut/B3/ram_reg[87]/D              |
[12/01 19:31:57    759s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:31:57    759s] |  -1.764| -754.713|   75.47%|   0:00:01.0| 5071.8M|        wc|  default| MAU_dut/B3/ram_reg[87]/D              |
[12/01 19:31:57    760s] |  -1.764| -754.713|   75.47%|   0:00:00.0| 5071.8M|        wc|  default| MAU_dut/B3/ram_reg[87]/D              |
[12/01 19:31:57    762s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:31:57    762s] |  -1.765| -722.363|   75.50%|   0:00:00.0| 5071.8M|        wc|  default| MAU_dut/B3/ram_reg[87]/D              |
[12/01 19:31:58    771s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:31:58    771s] |  -1.671| -703.129|   75.51%|   0:00:01.0| 5071.8M|        wc|  default| MAU_dut/B0/ram_reg[423]/D             |
[12/01 19:31:59    773s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:31:59    773s] |  -1.671| -695.984|   75.55%|   0:00:01.0| 5071.8M|        wc|  default| MAU_dut/B0/ram_reg[423]/D             |
[12/01 19:31:59    774s] |  -1.671| -695.984|   75.55%|   0:00:00.0| 5071.8M|        wc|  default| MAU_dut/B0/ram_reg[423]/D             |
[12/01 19:31:59    776s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:31:59    776s] |  -1.671| -640.222|   75.58%|   0:00:00.0| 5071.8M|        wc|  default| MAU_dut/B0/ram_reg[423]/D             |
[12/01 19:32:00    784s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:32:00    784s] |  -1.636| -651.738|   75.60%|   0:00:01.0| 5090.9M|        wc|  default| MAU_dut/B2/ram_reg[23]/D              |
[12/01 19:32:00    786s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:32:00    786s] |  -1.610| -608.965|   75.63%|   0:00:00.0| 5090.9M|        wc|  default| MAU_dut/B0/ram_reg[423]/D             |
[12/01 19:32:00    787s] |  -1.610| -608.965|   75.63%|   0:00:00.0| 5090.9M|        wc|  default| MAU_dut/B0/ram_reg[423]/D             |
[12/01 19:32:01    789s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:32:01    789s] |  -1.569| -587.850|   75.66%|   0:00:01.0| 5090.9M|        wc|  default| MAU_dut/B0/ram_reg[423]/D             |
[12/01 19:32:02    797s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:32:02    797s] |  -1.569| -590.640|   75.70%|   0:00:01.0| 5148.1M|        wc|  default| MAU_dut/B0/ram_reg[423]/D             |
[12/01 19:32:02    799s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:32:02    799s] |  -1.569| -574.294|   75.73%|   0:00:00.0| 5148.1M|        wc|  default| MAU_dut/B0/ram_reg[423]/D             |
[12/01 19:32:02    800s] |  -1.569| -574.294|   75.73%|   0:00:00.0| 5148.1M|        wc|  default| MAU_dut/B0/ram_reg[423]/D             |
[12/01 19:32:02    801s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:32:02    801s] |  -1.569| -565.476|   75.75%|   0:00:00.0| 5148.1M|        wc|  default| MAU_dut/B0/ram_reg[423]/D             |
[12/01 19:32:03    808s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:32:03    808s] |  -1.569| -559.608|   75.77%|   0:00:01.0| 5224.5M|        wc|  default| MAU_dut/B0/ram_reg[423]/D             |
[12/01 19:32:04    810s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:32:04    810s] |  -1.571| -564.487|   75.78%|   0:00:01.0| 5224.5M|        wc|  default| MAU_dut/B0/ram_reg[423]/D             |
[12/01 19:32:04    811s] |  -1.571| -564.487|   75.78%|   0:00:00.0| 5224.5M|        wc|  default| MAU_dut/B0/ram_reg[423]/D             |
[12/01 19:32:04    812s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:32:04    812s] |  -1.571| -547.457|   75.79%|   0:00:00.0| 5224.5M|        wc|  default| MAU_dut/B0/ram_reg[423]/D             |
[12/01 19:32:05    821s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:32:05    821s] |  -1.571| -548.769|   75.79%|   0:00:01.0| 5224.5M|        wc|  default| MAU_dut/B0/ram_reg[423]/D             |
[12/01 19:32:05    821s] +--------+---------+---------+------------+--------+----------+---------+---------------------------------------+
[12/01 19:32:05    821s] 
[12/01 19:32:05    821s] *** Finish pre-CTS Global Setup Fixing (cpu=0:02:56 real=0:00:25.0 mem=5224.5M) ***
[12/01 19:32:05    821s] 
[12/01 19:32:05    821s] *** Finish pre-CTS Setup Fixing (cpu=0:02:56 real=0:00:25.0 mem=5224.5M) ***
[12/01 19:32:05    822s] Bottom Preferred Layer:
[12/01 19:32:05    822s] +---------------+------------+----------+
[12/01 19:32:05    822s] |     Layer     |   OPT_LA   |   Rule   |
[12/01 19:32:05    822s] +---------------+------------+----------+
[12/01 19:32:05    822s] | METAL5 (z=5)  |          1 | default  |
[12/01 19:32:05    822s] +---------------+------------+----------+
[12/01 19:32:05    822s] Via Pillar Rule:
[12/01 19:32:05    822s]     None
[12/01 19:32:05    822s] ** GigaOpt Global Opt End WNS Slack -1.571  TNS Slack -548.769 
[12/01 19:32:05    822s] Total-nets :: 105416, Stn-nets :: 2290, ratio :: 2.17235 %
[12/01 19:32:05    822s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4104.6M
[12/01 19:32:05    822s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.201, REAL:0.050, MEM:3838.1M
[12/01 19:32:05    822s] TotalInstCnt at PhyDesignMc Destruction: 104,324
[12/01 19:32:05    822s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3921427.4
[12/01 19:32:05    822s] *** GlobalOpt #1 [finish] : cpu/real = 0:02:59.8/0:00:27.4 (6.6), totSession cpu/real = 0:13:42.4/0:15:53.9 (0.9), mem = 3838.1M
[12/01 19:32:05    822s] 
[12/01 19:32:05    822s] =============================================================================================
[12/01 19:32:05    822s]  Step TAT Report for GlobalOpt #1                                               20.15-s105_1
[12/01 19:32:05    822s] =============================================================================================
[12/01 19:32:05    822s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/01 19:32:05    822s] ---------------------------------------------------------------------------------------------
[12/01 19:32:05    822s] [ SlackTraversorInit     ]      1   0:00:00.2  (   0.9 % )     0:00:00.2 /  0:00:00.3    1.0
[12/01 19:32:05    822s] [ LibAnalyzerInit        ]      1   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.0
[12/01 19:32:05    822s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 19:32:05    822s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   1.1 % )     0:00:00.3 /  0:00:00.6    2.1
[12/01 19:32:05    822s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.5 % )     0:00:00.2 /  0:00:00.2    1.1
[12/01 19:32:05    822s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 19:32:05    822s] [ TransformInit          ]      1   0:00:01.5  (   5.4 % )     0:00:01.5 /  0:00:02.2    1.5
[12/01 19:32:05    822s] [ OptSingleIteration     ]     29   0:00:00.6  (   2.2 % )     0:00:24.4 /  0:02:55.4    7.2
[12/01 19:32:05    822s] [ OptGetWeight           ]     29   0:00:05.7  (  20.7 % )     0:00:05.7 /  0:00:05.7    1.0
[12/01 19:32:05    822s] [ OptEval                ]     29   0:00:06.4  (  23.3 % )     0:00:06.4 /  0:01:34.0   14.7
[12/01 19:32:05    822s] [ OptCommit              ]     29   0:00:02.5  (   9.1 % )     0:00:02.5 /  0:00:02.5    1.0
[12/01 19:32:05    822s] [ IncrTimingUpdate       ]     22   0:00:01.8  (   6.4 % )     0:00:01.8 /  0:00:16.1    9.1
[12/01 19:32:05    822s] [ PostCommitDelayUpdate  ]     29   0:00:01.4  (   5.1 % )     0:00:02.7 /  0:00:21.7    7.9
[12/01 19:32:05    822s] [ IncrDelayCalc          ]    301   0:00:01.3  (   4.9 % )     0:00:01.3 /  0:00:20.4   15.2
[12/01 19:32:05    822s] [ SetupOptGetWorkingSet  ]     29   0:00:01.4  (   5.0 % )     0:00:01.4 /  0:00:12.4    9.0
[12/01 19:32:05    822s] [ SetupOptGetActiveNode  ]     29   0:00:00.5  (   1.8 % )     0:00:00.5 /  0:00:06.1   12.4
[12/01 19:32:05    822s] [ SetupOptSlackGraph     ]     29   0:00:02.8  (  10.3 % )     0:00:02.8 /  0:00:16.4    5.8
[12/01 19:32:05    822s] [ MISC                   ]          0:00:00.8  (   3.0 % )     0:00:00.8 /  0:00:01.0    1.3
[12/01 19:32:05    822s] ---------------------------------------------------------------------------------------------
[12/01 19:32:05    822s]  GlobalOpt #1 TOTAL                 0:00:27.4  ( 100.0 % )     0:00:27.4 /  0:02:59.8    6.6
[12/01 19:32:05    822s] ---------------------------------------------------------------------------------------------
[12/01 19:32:05    822s] 
[12/01 19:32:05    822s] End: GigaOpt Global Optimization
[12/01 19:32:05    822s] *** Timing NOT met, worst failing slack is -1.571
[12/01 19:32:05    822s] *** Check timing (0:00:00.1)
[12/01 19:32:05    822s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/01 19:32:05    822s] Deleting Lib Analyzer.
[12/01 19:32:05    822s] GigaOpt Checkpoint: Internal reclaim -numThreads 16 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[12/01 19:32:05    822s] Info: 36 multi-instantiated hierarchical instance nets excluded from IPO operation.
[12/01 19:32:05    822s] Info: 0 don't touch net , 9 undriven nets excluded from IPO operation.
[12/01 19:32:05    822s] Info: 27 io nets excluded
[12/01 19:32:05    822s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[12/01 19:32:05    822s] Type 'man IMPECO-560' for more detail.
[12/01 19:32:05    822s] **WARN: (IMPOPT-3115):	Netlist is not uniquified, optimization will be ignoring nets around modules that are not uniquified.
[12/01 19:32:05    822s] Type 'man IMPOPT-3115' for more detail.
[12/01 19:32:05    822s] *Info: 9 ununiquified hinsts
[12/01 19:32:05    822s] Info: 2 clock nets excluded from IPO operation.
[12/01 19:32:05    822s] ### Creating LA Mngr. totSessionCpu=0:13:43 mem=3838.1M
[12/01 19:32:05    822s] ### Creating LA Mngr, finished. totSessionCpu=0:13:43 mem=3838.1M
[12/01 19:32:05    822s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[12/01 19:32:05    822s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/01 19:32:05    822s] ### Creating PhyDesignMc. totSessionCpu=0:13:43 mem=4213.9M
[12/01 19:32:05    822s] OPERPROF: Starting DPlace-Init at level 1, MEM:4213.9M
[12/01 19:32:05    822s] z: 2, totalTracks: 1
[12/01 19:32:05    822s] z: 4, totalTracks: 1
[12/01 19:32:05    822s] z: 6, totalTracks: 1
[12/01 19:32:05    822s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/01 19:32:05    822s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4213.9M
[12/01 19:32:06    822s] OPERPROF:     Starting CMU at level 3, MEM:4469.9M
[12/01 19:32:06    822s] OPERPROF:     Finished CMU at level 3, CPU:0.005, REAL:0.004, MEM:4469.9M
[12/01 19:32:06    822s] 
[12/01 19:32:06    822s] Bad Lib Cell Checking (CMU) is done! (0)
[12/01 19:32:06    822s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.046, MEM:4469.9M
[12/01 19:32:06    822s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:4469.9M
[12/01 19:32:06    822s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:4469.9M
[12/01 19:32:06    822s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=4469.9MB).
[12/01 19:32:06    822s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.111, REAL:0.106, MEM:4469.9M
[12/01 19:32:06    823s] TotalInstCnt at PhyDesignMc Initialization: 104,324
[12/01 19:32:06    823s] ### Creating PhyDesignMc, finished. totSessionCpu=0:13:43 mem=4245.9M
[12/01 19:32:06    823s] Begin: Area Reclaim Optimization
[12/01 19:32:06    823s] *** AreaOpt #1 [begin] : totSession cpu/real = 0:13:43.3/0:15:54.5 (0.9), mem = 4245.9M
[12/01 19:32:06    823s] 
[12/01 19:32:06    823s] Creating Lib Analyzer ...
[12/01 19:32:06    823s] Total number of usable buffers from Lib Analyzer: 1 ( BUFX1)
[12/01 19:32:06    823s] Total number of usable inverters from Lib Analyzer: 6 ( INVX2 INVX1 INVX4 INVX8 INVX16 INVX32)
[12/01 19:32:06    823s] Total number of usable delay cells from Lib Analyzer: 0 ()
[12/01 19:32:06    823s] 
[12/01 19:32:06    823s] {RT wc 0 6 6 {5 0} 1}
[12/01 19:32:06    823s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:13:43 mem=4247.9M
[12/01 19:32:06    823s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:13:43 mem=4247.9M
[12/01 19:32:06    823s] Creating Lib Analyzer, finished. 
[12/01 19:32:06    823s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3921427.5
[12/01 19:32:06    823s] ### Creating RouteCongInterface, started
[12/01 19:32:06    823s] 
[12/01 19:32:06    823s] #optDebug:  {2, 1.000, 0.8500} {3, 0.784, 0.8500} {4, 0.567, 0.8500} {5, 0.135, 0.5441} {6, 0.135, 0.5441} 
[12/01 19:32:06    823s] 
[12/01 19:32:06    823s] #optDebug: {0, 1.000}
[12/01 19:32:06    823s] ### Creating RouteCongInterface, finished
[12/01 19:32:06    823s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:4247.9M
[12/01 19:32:06    823s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.002, REAL:0.001, MEM:4247.9M
[12/01 19:32:07    823s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 16 threads.
[12/01 19:32:07    823s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:32:07    823s] Reclaim Optimization WNS Slack -1.571  TNS Slack -548.769 Density 75.79
[12/01 19:32:07    823s] +---------+---------+--------+--------+------------+--------+
[12/01 19:32:07    823s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[12/01 19:32:07    823s] +---------+---------+--------+--------+------------+--------+
[12/01 19:32:07    823s] |   75.79%|        -|  -1.571|-548.769|   0:00:00.0| 4247.9M|
[12/01 19:32:07    829s] |   75.79%|        0|  -1.571|-548.769|   0:00:00.0| 4553.2M|
[12/01 19:32:07    829s] #optDebug: <stH: 3.9200 MiSeL: 160.1280>
[12/01 19:32:07    830s] |   75.79%|        0|  -1.571|-548.769|   0:00:00.0| 4553.2M|
[12/01 19:32:08    830s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:32:08    831s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:32:08    831s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:32:08    831s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:32:08    832s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:32:08    834s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:32:08    835s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:32:08    835s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:32:08    836s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:32:09    838s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:32:09    839s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:32:09    840s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:32:09    841s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:32:09    842s] |   75.23%|     1044|  -1.564|-546.964|   0:00:02.0| 4930.8M|
[12/01 19:32:10    843s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:32:10    843s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:32:10    844s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:32:10    844s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:32:10    845s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:32:10    846s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:32:10    848s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:32:10    848s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:32:10    850s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:32:10    850s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:32:11    850s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:32:11    852s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:32:11    853s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:32:11    853s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:32:11    854s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:32:11    854s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:32:11    856s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:32:11    857s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:32:11    859s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:32:11    859s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:32:12    861s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:32:12    863s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:32:12    865s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:32:12    867s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:32:12    868s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:32:13    868s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:32:13    869s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:32:13    870s] |   74.66%|     2494|  -1.570|-551.527|   0:00:04.0| 4930.8M|
[12/01 19:32:13    870s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:32:13    871s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:32:13    871s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:32:13    871s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:32:13    871s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:32:13    872s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:32:13    872s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:32:13    873s] |   74.65%|       35|  -1.570|-551.599|   0:00:00.0| 4930.8M|
[12/01 19:32:14    874s] |   74.65%|        0|  -1.570|-551.599|   0:00:01.0| 4930.8M|
[12/01 19:32:14    874s] #optDebug: <stH: 3.9200 MiSeL: 160.1280>
[12/01 19:32:14    874s] |   74.65%|        0|  -1.570|-551.599|   0:00:00.0| 4930.8M|
[12/01 19:32:14    874s] +---------+---------+--------+--------+------------+--------+
[12/01 19:32:14    874s] Reclaim Optimization End WNS Slack -1.570  TNS Slack -551.599 Density 74.65
[12/01 19:32:14    874s] 
[12/01 19:32:14    874s] ** Summary: Restruct = 0 Buffer Deletion = 370 Declone = 808 Resize = 2422 **
[12/01 19:32:14    874s] --------------------------------------------------------------
[12/01 19:32:14    874s] |                                   | Total     | Sequential |
[12/01 19:32:14    874s] --------------------------------------------------------------
[12/01 19:32:14    874s] | Num insts resized                 |    2402  |       0    |
[12/01 19:32:14    874s] | Num insts undone                  |     106  |       0    |
[12/01 19:32:14    874s] | Num insts Downsized               |    2402  |       0    |
[12/01 19:32:14    874s] | Num insts Samesized               |       0  |       0    |
[12/01 19:32:14    874s] | Num insts Upsized                 |       0  |       0    |
[12/01 19:32:14    874s] | Num multiple commits+uncommits    |      22  |       -    |
[12/01 19:32:14    874s] --------------------------------------------------------------
[12/01 19:32:14    874s] Bottom Preferred Layer:
[12/01 19:32:14    874s] +---------------+------------+----------+
[12/01 19:32:14    874s] |     Layer     |   OPT_LA   |   Rule   |
[12/01 19:32:14    874s] +---------------+------------+----------+
[12/01 19:32:14    874s] | METAL5 (z=5)  |          1 | default  |
[12/01 19:32:14    874s] +---------------+------------+----------+
[12/01 19:32:14    874s] Via Pillar Rule:
[12/01 19:32:14    874s]     None
[12/01 19:32:14    874s] End: Core Area Reclaim Optimization (cpu = 0:00:51.1) (real = 0:00:08.0) **
[12/01 19:32:14    874s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3921427.5
[12/01 19:32:14    874s] *** AreaOpt #1 [finish] : cpu/real = 0:00:51.1/0:00:08.0 (6.4), totSession cpu/real = 0:14:34.3/0:16:02.5 (0.9), mem = 4930.8M
[12/01 19:32:14    874s] 
[12/01 19:32:14    874s] =============================================================================================
[12/01 19:32:14    874s]  Step TAT Report for AreaOpt #1                                                 20.15-s105_1
[12/01 19:32:14    874s] =============================================================================================
[12/01 19:32:14    874s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/01 19:32:14    874s] ---------------------------------------------------------------------------------------------
[12/01 19:32:14    874s] [ SlackTraversorInit     ]      1   0:00:00.3  (   3.5 % )     0:00:00.3 /  0:00:00.3    0.9
[12/01 19:32:14    874s] [ LibAnalyzerInit        ]      1   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    1.1
[12/01 19:32:14    874s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 19:32:14    874s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   1.9 % )     0:00:00.2 /  0:00:00.1    1.0
[12/01 19:32:14    874s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 19:32:14    874s] [ OptSingleIteration     ]      7   0:00:00.4  (   4.8 % )     0:00:06.1 /  0:00:49.1    8.1
[12/01 19:32:14    874s] [ OptGetWeight           ]    465   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[12/01 19:32:14    874s] [ OptEval                ]    465   0:00:01.2  (  14.5 % )     0:00:01.2 /  0:00:15.9   13.7
[12/01 19:32:14    874s] [ OptCommit              ]    465   0:00:00.4  (   4.6 % )     0:00:00.4 /  0:00:00.4    1.2
[12/01 19:32:14    874s] [ IncrTimingUpdate       ]    129   0:00:02.4  (  29.4 % )     0:00:02.4 /  0:00:18.1    7.7
[12/01 19:32:14    874s] [ PostCommitDelayUpdate  ]    483   0:00:00.9  (  11.1 % )     0:00:01.8 /  0:00:14.2    7.7
[12/01 19:32:14    874s] [ IncrDelayCalc          ]    714   0:00:00.9  (  11.9 % )     0:00:00.9 /  0:00:13.3   14.0
[12/01 19:32:14    874s] [ MISC                   ]          0:00:01.4  (  17.4 % )     0:00:01.4 /  0:00:01.4    1.0
[12/01 19:32:14    874s] ---------------------------------------------------------------------------------------------
[12/01 19:32:14    874s]  AreaOpt #1 TOTAL                   0:00:08.0  ( 100.0 % )     0:00:08.0 /  0:00:51.1    6.4
[12/01 19:32:14    874s] ---------------------------------------------------------------------------------------------
[12/01 19:32:14    874s] 
[12/01 19:32:14    874s] Executing incremental physical updates
[12/01 19:32:14    874s] Executing incremental physical updates
[12/01 19:32:14    874s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3847.5M
[12/01 19:32:14    874s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.185, REAL:0.035, MEM:3844.0M
[12/01 19:32:14    874s] TotalInstCnt at PhyDesignMc Destruction: 103,147
[12/01 19:32:14    874s] End: Area Reclaim Optimization (cpu=0:00:51, real=0:00:08, mem=3843.98M, totSessionCpu=0:14:35).
[12/01 19:32:14    875s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3844.0M
[12/01 19:32:14    875s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.045, REAL:0.039, MEM:4068.0M
[12/01 19:32:15    875s] *** IncrReplace #1 [begin] : totSession cpu/real = 0:14:35.2/0:16:03.2 (0.9), mem = 3844.0M
[12/01 19:32:15    875s] 
[12/01 19:32:15    875s] *** Start incrementalPlace ***
[12/01 19:32:15    875s] User Input Parameters:
[12/01 19:32:15    875s] - Congestion Driven    : On
[12/01 19:32:15    875s] - Timing Driven        : On
[12/01 19:32:15    875s] - Area-Violation Based : On
[12/01 19:32:15    875s] - Start Rollback Level : -5
[12/01 19:32:15    875s] - Legalized            : On
[12/01 19:32:15    875s] - Window Based         : Off
[12/01 19:32:15    875s] - eDen incr mode       : Off
[12/01 19:32:15    875s] - Small incr mode      : Off
[12/01 19:32:15    875s] 
[12/01 19:32:15    875s] no activity file in design. spp won't run.
[12/01 19:32:15    875s] 
[12/01 19:32:15    875s] TimeStamp Deleting Cell Server Begin ...
[12/01 19:32:15    875s] Deleting Lib Analyzer.
[12/01 19:32:15    875s] 
[12/01 19:32:15    875s] TimeStamp Deleting Cell Server End ...
[12/01 19:32:15    875s] Effort level <high> specified for reg2reg path_group
[12/01 19:32:15    876s] No Views given, use default active views for adaptive view pruning
[12/01 19:32:15    876s] SKP will enable view:
[12/01 19:32:15    876s]   wc
[12/01 19:32:15    876s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:3844.0M
[12/01 19:32:15    876s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.017, REAL:0.018, MEM:3844.0M
[12/01 19:32:15    876s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:3844.0M
[12/01 19:32:15    876s] Starting Early Global Route congestion estimation: mem = 3844.0M
[12/01 19:32:15    876s] (I)       Started Import and model ( Curr Mem: 3843.98 MB )
[12/01 19:32:15    876s] (I)       Started Create place DB ( Curr Mem: 3843.98 MB )
[12/01 19:32:15    876s] (I)       Started Import place data ( Curr Mem: 3843.98 MB )
[12/01 19:32:15    876s] (I)       Started Read instances and placement ( Curr Mem: 3843.98 MB )
[12/01 19:32:15    876s] (I)       Finished Read instances and placement ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 3875.86 MB )
[12/01 19:32:15    876s] (I)       Started Read nets ( Curr Mem: 3875.86 MB )
[12/01 19:32:15    876s] (I)       Finished Read nets ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 3909.86 MB )
[12/01 19:32:15    876s] (I)       Finished Import place data ( CPU: 0.20 sec, Real: 0.20 sec, Curr Mem: 3909.86 MB )
[12/01 19:32:15    876s] (I)       Finished Create place DB ( CPU: 0.20 sec, Real: 0.20 sec, Curr Mem: 3909.86 MB )
[12/01 19:32:15    876s] (I)       Started Create route DB ( Curr Mem: 3909.86 MB )
[12/01 19:32:15    876s] (I)       == Non-default Options ==
[12/01 19:32:15    876s] (I)       Maximum routing layer                              : 6
[12/01 19:32:15    876s] (I)       Number of threads                                  : 16
[12/01 19:32:15    876s] (I)       Use non-blocking free Dbs wires                    : false
[12/01 19:32:15    876s] (I)       Method to set GCell size                           : row
[12/01 19:32:15    876s] (I)       Counted 3079 PG shapes. We will not process PG shapes layer by layer.
[12/01 19:32:15    876s] (I)       Started Import route data (16T) ( Curr Mem: 3909.86 MB )
[12/01 19:32:15    876s] (I)       ============== Pin Summary ==============
[12/01 19:32:15    876s] (I)       +-------+--------+---------+------------+
[12/01 19:32:15    876s] (I)       | Layer | # pins | % total |      Group |
[12/01 19:32:15    876s] (I)       +-------+--------+---------+------------+
[12/01 19:32:15    876s] (I)       |     1 | 306566 |   99.95 |        Pin |
[12/01 19:32:15    876s] (I)       |     2 |     99 |    0.03 | Pin access |
[12/01 19:32:15    876s] (I)       |     3 |      0 |    0.00 | Pin access |
[12/01 19:32:15    876s] (I)       |     4 |      0 |    0.00 |      Upper |
[12/01 19:32:15    876s] (I)       |     5 |      0 |    0.00 |      Upper |
[12/01 19:32:15    876s] (I)       |     6 |     54 |    0.02 |      Upper |
[12/01 19:32:15    876s] (I)       +-------+--------+---------+------------+
[12/01 19:32:15    876s] (I)       Use row-based GCell size
[12/01 19:32:15    876s] (I)       Use row-based GCell align
[12/01 19:32:15    876s] (I)       GCell unit size   : 7840
[12/01 19:32:15    876s] (I)       GCell multiplier  : 1
[12/01 19:32:15    876s] (I)       GCell row height  : 7840
[12/01 19:32:15    876s] (I)       Actual row height : 7840
[12/01 19:32:15    876s] (I)       GCell align ref   : 507360 507360
[12/01 19:32:15    876s] [NR-eGR] Track table information for default rule: 
[12/01 19:32:15    876s] [NR-eGR] METAL1 has no routable track
[12/01 19:32:15    876s] [NR-eGR] METAL2 has single uniform track structure
[12/01 19:32:15    876s] [NR-eGR] METAL3 has single uniform track structure
[12/01 19:32:15    876s] [NR-eGR] METAL4 has single uniform track structure
[12/01 19:32:15    876s] [NR-eGR] METAL5 has single uniform track structure
[12/01 19:32:15    876s] [NR-eGR] METAL6 has single uniform track structure
[12/01 19:32:15    876s] (I)       ============== Default via ===============
[12/01 19:32:15    876s] (I)       +---+------------------+-----------------+
[12/01 19:32:15    876s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut |
[12/01 19:32:15    876s] (I)       +---+------------------+-----------------+
[12/01 19:32:15    876s] (I)       | 1 |    4  VIA12_VV   |    4  VIA12_VV  |
[12/01 19:32:15    876s] (I)       | 2 |    5  VIA2       |    5  VIA2      |
[12/01 19:32:15    876s] (I)       | 3 |    8  VIA3       |    8  VIA3      |
[12/01 19:32:15    876s] (I)       | 4 |   11  VIA4       |   11  VIA4      |
[12/01 19:32:15    876s] (I)       | 5 |   14  VIA5       |   14  VIA5      |
[12/01 19:32:15    876s] (I)       +---+------------------+-----------------+
[12/01 19:32:15    876s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 3909.86 MB )
[12/01 19:32:15    876s] (I)       Started Read routing blockages ( Curr Mem: 3909.86 MB )
[12/01 19:32:15    876s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3909.86 MB )
[12/01 19:32:15    876s] (I)       Started Read instance blockages ( Curr Mem: 3909.86 MB )
[12/01 19:32:15    876s] (I)       Finished Read instance blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3909.86 MB )
[12/01 19:32:15    876s] (I)       Started Read PG blockages ( Curr Mem: 3909.86 MB )
[12/01 19:32:15    876s] [NR-eGR] Read 3434 PG shapes
[12/01 19:32:15    876s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3909.86 MB )
[12/01 19:32:15    876s] (I)       Started Read boundary cut boxes ( Curr Mem: 3909.86 MB )
[12/01 19:32:15    876s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3909.86 MB )
[12/01 19:32:15    876s] [NR-eGR] #Routing Blockages  : 0
[12/01 19:32:15    876s] [NR-eGR] #Instance Blockages : 23024
[12/01 19:32:15    876s] [NR-eGR] #PG Blockages       : 3434
[12/01 19:32:15    876s] [NR-eGR] #Halo Blockages     : 0
[12/01 19:32:15    876s] [NR-eGR] #Boundary Blockages : 0
[12/01 19:32:15    876s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3909.86 MB )
[12/01 19:32:15    876s] (I)       Started Read blackboxes ( Curr Mem: 3909.86 MB )
[12/01 19:32:15    876s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/01 19:32:15    876s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3909.86 MB )
[12/01 19:32:15    876s] (I)       Started Read prerouted ( Curr Mem: 3909.86 MB )
[12/01 19:32:15    876s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/01 19:32:15    876s] (I)       Finished Read prerouted ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3909.86 MB )
[12/01 19:32:15    876s] (I)       Started Read unlegalized nets ( Curr Mem: 3909.86 MB )
[12/01 19:32:15    877s] (I)       Finished Read unlegalized nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3909.86 MB )
[12/01 19:32:15    877s] (I)       Started Read nets ( Curr Mem: 3909.86 MB )
[12/01 19:32:15    877s] [NR-eGR] Read numTotalNets=104239  numIgnoredNets=0
[12/01 19:32:15    877s] (I)       Finished Read nets ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3934.52 MB )
[12/01 19:32:15    877s] (I)       Started Set up via pillars ( Curr Mem: 3934.52 MB )
[12/01 19:32:15    877s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3934.52 MB )
[12/01 19:32:15    877s] (I)       early_global_route_priority property id does not exist.
[12/01 19:32:15    877s] (I)       Started Initialize 3D grid graph ( Curr Mem: 3934.52 MB )
[12/01 19:32:15    877s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3934.52 MB )
[12/01 19:32:15    877s] (I)       Model blockages into capacity
[12/01 19:32:15    877s] (I)       Read Num Blocks=26458  Num Prerouted Wires=0  Num CS=0
[12/01 19:32:15    877s] (I)       Started Initialize 3D capacity ( Curr Mem: 3934.52 MB )
[12/01 19:32:15    877s] (I)       Layer 1 (V) : #blockages 19782 : #preroutes 0
[12/01 19:32:15    877s] (I)       Layer 2 (H) : #blockages 5764 : #preroutes 0
[12/01 19:32:15    877s] (I)       Layer 3 (V) : #blockages 768 : #preroutes 0
[12/01 19:32:15    877s] (I)       Layer 4 (H) : #blockages 82 : #preroutes 0
[12/01 19:32:15    877s] (I)       Layer 5 (V) : #blockages 62 : #preroutes 0
[12/01 19:32:15    877s] (I)       Finished Initialize 3D capacity ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 3934.52 MB )
[12/01 19:32:15    877s] (I)       -- layer congestion ratio --
[12/01 19:32:15    877s] (I)       Layer 1 : 0.100000
[12/01 19:32:15    877s] (I)       Layer 2 : 0.700000
[12/01 19:32:15    877s] (I)       Layer 3 : 0.700000
[12/01 19:32:15    877s] (I)       Layer 4 : 0.700000
[12/01 19:32:15    877s] (I)       Layer 5 : 0.700000
[12/01 19:32:15    877s] (I)       Layer 6 : 0.700000
[12/01 19:32:15    877s] (I)       ----------------------------
[12/01 19:32:15    877s] (I)       Number of ignored nets                =      0
[12/01 19:32:15    877s] (I)       Number of connected nets              =      0
[12/01 19:32:15    877s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[12/01 19:32:15    877s] (I)       Number of clock nets                  =      2.  Ignored: No
[12/01 19:32:15    877s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/01 19:32:15    877s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/01 19:32:15    877s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/01 19:32:15    877s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/01 19:32:15    877s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/01 19:32:15    877s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/01 19:32:15    877s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/01 19:32:15    877s] (I)       Finished Import route data (16T) ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 3934.52 MB )
[12/01 19:32:15    877s] (I)       Finished Create route DB ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 3934.52 MB )
[12/01 19:32:15    877s] (I)       Started Read aux data ( Curr Mem: 3934.52 MB )
[12/01 19:32:15    877s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3934.52 MB )
[12/01 19:32:15    877s] (I)       Started Others data preparation ( Curr Mem: 3934.52 MB )
[12/01 19:32:15    877s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/01 19:32:15    877s] (I)       Finished Others data preparation ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3934.52 MB )
[12/01 19:32:15    877s] (I)       Started Create route kernel ( Curr Mem: 3934.52 MB )
[12/01 19:32:15    877s] (I)       Ndr track 0 does not exist
[12/01 19:32:15    877s] (I)       ---------------------Grid Graph Info--------------------
[12/01 19:32:15    877s] (I)       Routing area        : (0, 0) - (3674080, 3664000)
[12/01 19:32:15    877s] (I)       Core area           : (507360, 507360) - (3167360, 3157280)
[12/01 19:32:15    877s] (I)       Site width          :  1120  (dbu)
[12/01 19:32:15    877s] (I)       Row height          :  7840  (dbu)
[12/01 19:32:15    877s] (I)       GCell row height    :  7840  (dbu)
[12/01 19:32:15    877s] (I)       GCell width         :  7840  (dbu)
[12/01 19:32:15    877s] (I)       GCell height        :  7840  (dbu)
[12/01 19:32:15    877s] (I)       Grid                :   468   467     6
[12/01 19:32:15    877s] (I)       Layer numbers       :     1     2     3     4     5     6
[12/01 19:32:15    877s] (I)       Vertical capacity   :     0  7840     0  7840     0  7840
[12/01 19:32:15    877s] (I)       Horizontal capacity :     0     0  7840     0  7840     0
[12/01 19:32:15    877s] (I)       Default wire width  :   460   560   560   560   560   880
[12/01 19:32:15    877s] (I)       Default wire space  :   460   560   560   560   560   920
[12/01 19:32:15    877s] (I)       Default wire pitch  :   920  1120  1120  1120  1120  1800
[12/01 19:32:15    877s] (I)       Default pitch size  :   920  1120  1120  1120  1120  2240
[12/01 19:32:15    877s] (I)       First track coord   :     0   560   560   560   560  1680
[12/01 19:32:15    877s] (I)       Num tracks per GCell:  8.52  7.00  7.00  7.00  7.00  3.50
[12/01 19:32:15    877s] (I)       Total num of tracks :     0  3280  3271  3280  3271  1640
[12/01 19:32:15    877s] (I)       Num of masks        :     1     1     1     1     1     1
[12/01 19:32:15    877s] (I)       Num of trim masks   :     0     0     0     0     0     0
[12/01 19:32:15    877s] (I)       --------------------------------------------------------
[12/01 19:32:15    877s] 
[12/01 19:32:15    877s] [NR-eGR] ============ Routing rule table ============
[12/01 19:32:15    877s] [NR-eGR] Rule id: 0  Nets: 104009 
[12/01 19:32:15    877s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/01 19:32:15    877s] (I)       Pitch:  L1=920  L2=1120  L3=1120  L4=1120  L5=1120  L6=2240
[12/01 19:32:15    877s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/01 19:32:15    877s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/01 19:32:15    877s] [NR-eGR] ========================================
[12/01 19:32:15    877s] [NR-eGR] 
[12/01 19:32:15    877s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/01 19:32:15    877s] (I)       blocked tracks on layer2 : = 411740 / 1531760 (26.88%)
[12/01 19:32:15    877s] (I)       blocked tracks on layer3 : = 273988 / 1530828 (17.90%)
[12/01 19:32:15    877s] (I)       blocked tracks on layer4 : = 336527 / 1531760 (21.97%)
[12/01 19:32:15    877s] (I)       blocked tracks on layer5 : = 330885 / 1530828 (21.61%)
[12/01 19:32:15    877s] (I)       blocked tracks on layer6 : = 156047 / 765880 (20.37%)
[12/01 19:32:15    877s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3934.52 MB )
[12/01 19:32:15    877s] (I)       Finished Import and model ( CPU: 0.36 sec, Real: 0.36 sec, Curr Mem: 3934.52 MB )
[12/01 19:32:15    877s] (I)       Reset routing kernel
[12/01 19:32:15    877s] (I)       Started Global Routing ( Curr Mem: 3934.52 MB )
[12/01 19:32:15    877s] (I)       Started Initialization ( Curr Mem: 3934.52 MB )
[12/01 19:32:15    877s] (I)       totalPins=306250  totalGlobalPin=289704 (94.60%)
[12/01 19:32:15    877s] (I)       Finished Initialization ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3934.52 MB )
[12/01 19:32:15    877s] (I)       Started Net group 1 ( Curr Mem: 3934.52 MB )
[12/01 19:32:15    877s] (I)       Started Generate topology (16T) ( Curr Mem: 3934.52 MB )
[12/01 19:32:15    877s] (I)       Finished Generate topology (16T) ( CPU: 0.06 sec, Real: 0.02 sec, Curr Mem: 3934.52 MB )
[12/01 19:32:15    877s] (I)       total 2D Cap : 5428746 = (2467631 H, 2961115 V)
[12/01 19:32:15    877s] [NR-eGR] Layer group 1: route 104009 net(s) in layer range [2, 6]
[12/01 19:32:15    877s] (I)       
[12/01 19:32:15    877s] (I)       ============  Phase 1a Route ============
[12/01 19:32:15    877s] (I)       Started Phase 1a ( Curr Mem: 3934.52 MB )
[12/01 19:32:15    877s] (I)       Started Pattern routing (16T) ( Curr Mem: 3934.52 MB )
[12/01 19:32:15    878s] (I)       Finished Pattern routing (16T) ( CPU: 0.82 sec, Real: 0.16 sec, Curr Mem: 3978.52 MB )
[12/01 19:32:15    878s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 3978.52 MB )
[12/01 19:32:15    878s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 1
[12/01 19:32:15    878s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3978.52 MB )
[12/01 19:32:15    878s] (I)       Usage: 1104443 = (590262 H, 514181 V) = (23.92% H, 17.36% V) = (2.314e+06um H, 2.016e+06um V)
[12/01 19:32:15    878s] (I)       Started Add via demand to 2D ( Curr Mem: 3978.52 MB )
[12/01 19:32:15    878s] (I)       Finished Add via demand to 2D ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 3978.52 MB )
[12/01 19:32:15    878s] (I)       Finished Phase 1a ( CPU: 0.89 sec, Real: 0.23 sec, Curr Mem: 3978.52 MB )
[12/01 19:32:15    878s] (I)       
[12/01 19:32:15    878s] (I)       ============  Phase 1b Route ============
[12/01 19:32:15    878s] (I)       Started Phase 1b ( Curr Mem: 3978.52 MB )
[12/01 19:32:15    878s] (I)       Started Monotonic routing (16T) ( Curr Mem: 3978.52 MB )
[12/01 19:32:16    878s] (I)       Finished Monotonic routing (16T) ( CPU: 0.27 sec, Real: 0.09 sec, Curr Mem: 3978.52 MB )
[12/01 19:32:16    878s] (I)       Usage: 1104875 = (590418 H, 514457 V) = (23.93% H, 17.37% V) = (2.314e+06um H, 2.017e+06um V)
[12/01 19:32:16    878s] (I)       Overflow of layer group 1: 0.23% H + 0.06% V. EstWL: 4.331110e+06um
[12/01 19:32:16    878s] (I)       Congestion metric : 0.23%H 0.06%V, 0.29%HV
[12/01 19:32:16    878s] (I)       Congestion threshold : each 60.00, sum 90.00
[12/01 19:32:16    878s] (I)       Finished Phase 1b ( CPU: 0.27 sec, Real: 0.09 sec, Curr Mem: 3978.52 MB )
[12/01 19:32:16    878s] (I)       
[12/01 19:32:16    878s] (I)       ============  Phase 1c Route ============
[12/01 19:32:16    878s] (I)       Started Phase 1c ( Curr Mem: 3978.52 MB )
[12/01 19:32:16    878s] (I)       Started Two level routing ( Curr Mem: 3978.52 MB )
[12/01 19:32:16    878s] (I)       Level2 Grid: 94 x 94
[12/01 19:32:16    878s] (I)       Started Two Level Routing ( Curr Mem: 3978.52 MB )
[12/01 19:32:16    878s] (I)       Finished Two Level Routing ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3978.52 MB )
[12/01 19:32:16    878s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 3978.52 MB )
[12/01 19:32:16    878s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3978.52 MB )
[12/01 19:32:16    878s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3978.52 MB )
[12/01 19:32:16    878s] (I)       Finished Two level routing ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3978.52 MB )
[12/01 19:32:16    878s] (I)       Usage: 1104875 = (590418 H, 514457 V) = (23.93% H, 17.37% V) = (2.314e+06um H, 2.017e+06um V)
[12/01 19:32:16    878s] (I)       Finished Phase 1c ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3978.52 MB )
[12/01 19:32:16    878s] (I)       
[12/01 19:32:16    878s] (I)       ============  Phase 1d Route ============
[12/01 19:32:16    878s] (I)       Started Phase 1d ( Curr Mem: 3978.52 MB )
[12/01 19:32:16    878s] (I)       Started Detoured routing ( Curr Mem: 3978.52 MB )
[12/01 19:32:16    878s] (I)       Finished Detoured routing ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 3978.52 MB )
[12/01 19:32:16    878s] (I)       Usage: 1105010 = (590417 H, 514593 V) = (23.93% H, 17.38% V) = (2.314e+06um H, 2.017e+06um V)
[12/01 19:32:16    878s] (I)       Finished Phase 1d ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 3978.52 MB )
[12/01 19:32:16    878s] (I)       
[12/01 19:32:16    878s] (I)       ============  Phase 1e Route ============
[12/01 19:32:16    878s] (I)       Started Phase 1e ( Curr Mem: 3978.52 MB )
[12/01 19:32:16    878s] (I)       Started Route legalization ( Curr Mem: 3978.52 MB )
[12/01 19:32:16    878s] (I)       Started Legalize Blockage Violations ( Curr Mem: 3978.52 MB )
[12/01 19:32:16    878s] (I)       Finished Legalize Blockage Violations ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3978.52 MB )
[12/01 19:32:16    878s] (I)       Finished Route legalization ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3978.52 MB )
[12/01 19:32:16    878s] (I)       Usage: 1105010 = (590417 H, 514593 V) = (23.93% H, 17.38% V) = (2.314e+06um H, 2.017e+06um V)
[12/01 19:32:16    878s] [NR-eGR] Early Global Route overflow of layer group 1: 0.18% H + 0.06% V. EstWL: 4.331639e+06um
[12/01 19:32:16    878s] (I)       Finished Phase 1e ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3978.52 MB )
[12/01 19:32:16    878s] (I)       
[12/01 19:32:16    878s] (I)       ============  Phase 1l Route ============
[12/01 19:32:16    878s] (I)       Started Phase 1l ( Curr Mem: 3978.52 MB )
[12/01 19:32:16    878s] (I)       Started Layer assignment (16T) ( Curr Mem: 3978.52 MB )
[12/01 19:32:16    878s] (I)       Current Layer assignment (16T) [Initialization] ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 3978.52 MB )
[12/01 19:32:16    879s] (I)       Finished Layer assignment (16T) ( CPU: 1.42 sec, Real: 0.19 sec, Curr Mem: 3978.52 MB )
[12/01 19:32:16    879s] (I)       Finished Phase 1l ( CPU: 1.42 sec, Real: 0.19 sec, Curr Mem: 3978.52 MB )
[12/01 19:32:16    879s] (I)       Finished Net group 1 ( CPU: 2.78 sec, Real: 0.67 sec, Curr Mem: 3978.52 MB )
[12/01 19:32:16    879s] (I)       Started Clean cong LA ( Curr Mem: 3978.52 MB )
[12/01 19:32:16    879s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3978.52 MB )
[12/01 19:32:16    879s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[12/01 19:32:16    879s] (I)       Layer  2:    1155769    347286      2099      319522     1207094    (20.93%) 
[12/01 19:32:16    879s] (I)       Layer  3:    1261904    363038       732      238553     1288070    (15.63%) 
[12/01 19:32:16    879s] (I)       Layer  4:    1198843    277247       168      300370     1226246    (19.68%) 
[12/01 19:32:16    879s] (I)       Layer  5:    1203743    292332      1709      307601     1219022    (20.15%) 
[12/01 19:32:16    879s] (I)       Layer  6:     611717     95461        10      144490      618817    (18.93%) 
[12/01 19:32:16    879s] (I)       Total:       5431976   1375364      4718     1310536     5559249    (19.08%) 
[12/01 19:32:16    879s] (I)       
[12/01 19:32:16    879s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/01 19:32:16    879s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[12/01 19:32:16    879s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[12/01 19:32:16    879s] [NR-eGR]       Layer              (1-2)             (3-4)             (5-6)             (7-8)    OverCon 
[12/01 19:32:16    879s] [NR-eGR] -------------------------------------------------------------------------------------------------
[12/01 19:32:16    879s] [NR-eGR]  METAL1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/01 19:32:16    879s] [NR-eGR]  METAL2  (2)      1169( 0.68%)       150( 0.09%)        25( 0.01%)         6( 0.00%)   ( 0.78%) 
[12/01 19:32:16    879s] [NR-eGR]  METAL3  (3)       607( 0.33%)        13( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.34%) 
[12/01 19:32:16    879s] [NR-eGR]  METAL4  (4)       146( 0.08%)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.08%) 
[12/01 19:32:16    879s] [NR-eGR]  METAL5  (5)       813( 0.47%)       133( 0.08%)        45( 0.03%)         1( 0.00%)   ( 0.57%) 
[12/01 19:32:16    879s] [NR-eGR]  METAL6  (6)        10( 0.01%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[12/01 19:32:16    879s] [NR-eGR] -------------------------------------------------------------------------------------------------
[12/01 19:32:16    879s] [NR-eGR] Total             2745( 0.31%)       297( 0.03%)        70( 0.01%)         7( 0.00%)   ( 0.35%) 
[12/01 19:32:16    879s] [NR-eGR] 
[12/01 19:32:16    879s] (I)       Finished Global Routing ( CPU: 2.82 sec, Real: 0.71 sec, Curr Mem: 3978.52 MB )
[12/01 19:32:16    879s] (I)       Started Export 3D cong map ( Curr Mem: 3978.52 MB )
[12/01 19:32:16    879s] (I)       total 2D Cap : 5442845 = (2470683 H, 2972162 V)
[12/01 19:32:16    879s] (I)       Started Export 2D cong map ( Curr Mem: 3978.52 MB )
[12/01 19:32:16    879s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.26% H + 0.05% V
[12/01 19:32:16    879s] [NR-eGR] Overflow after Early Global Route 0.35% H + 0.06% V
[12/01 19:32:16    879s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3978.52 MB )
[12/01 19:32:16    879s] (I)       Finished Export 3D cong map ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3978.52 MB )
[12/01 19:32:16    879s] Early Global Route congestion estimation runtime: 1.09 seconds, mem = 3978.5M
[12/01 19:32:16    879s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:3.197, REAL:1.088, MEM:3978.5M
[12/01 19:32:16    879s] OPERPROF: Starting HotSpotCal at level 1, MEM:3978.5M
[12/01 19:32:16    879s] [hotspot] +------------+---------------+---------------+
[12/01 19:32:16    879s] [hotspot] |            |   max hotspot | total hotspot |
[12/01 19:32:16    879s] [hotspot] +------------+---------------+---------------+
[12/01 19:32:16    879s] [hotspot] | normalized |          0.26 |          0.26 |
[12/01 19:32:16    879s] [hotspot] +------------+---------------+---------------+
[12/01 19:32:16    879s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.26, normalized total congestion hotspot area = 0.26 (area is in unit of 4 std-cell row bins)
[12/01 19:32:16    879s] [hotspot] max/total 0.26/0.26, big hotspot (>10) total 0.00
[12/01 19:32:16    879s] [hotspot] top 1 congestion hotspot bounding boxes and scores of normalized hotspot
[12/01 19:32:16    879s] [hotspot] +-----+-------------------------------------+---------------+
[12/01 19:32:16    879s] [hotspot] | top |            hotspot bbox             | hotspot score |
[12/01 19:32:16    879s] [hotspot] +-----+-------------------------------------+---------------+
[12/01 19:32:16    879s] [hotspot] |  1  |   598.64  1131.76   661.36  1194.48 |        0.26   |
[12/01 19:32:16    879s] [hotspot] +-----+-------------------------------------+---------------+
[12/01 19:32:16    879s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.025, REAL:0.015, MEM:3978.5M
[12/01 19:32:16    879s] 
[12/01 19:32:16    879s] === incrementalPlace Internal Loop 1 ===
[12/01 19:32:16    879s] clkAW=1 clkAWMode=4 maxIt=1 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[12/01 19:32:16    879s] OPERPROF: Starting IPInitSPData at level 1, MEM:3978.5M
[12/01 19:32:16    879s] z: 2, totalTracks: 1
[12/01 19:32:16    879s] z: 4, totalTracks: 1
[12/01 19:32:16    879s] z: 6, totalTracks: 1
[12/01 19:32:16    879s] #spOpts: N=180 minPadR=1.1 hrOri=1 hrSnap=1 
[12/01 19:32:16    880s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3978.5M
[12/01 19:32:16    880s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.097, REAL:0.086, MEM:3978.5M
[12/01 19:32:16    880s] OPERPROF:   Starting post-place ADS at level 2, MEM:3978.5M
[12/01 19:32:16    880s] ADSU 0.746 -> 0.747. site 802750.000 -> 802705.200. GS 31.360
[12/01 19:32:16    880s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.110, REAL:0.102, MEM:3978.5M
[12/01 19:32:16    880s] OPERPROF:   Starting spMPad at level 2, MEM:3919.5M
[12/01 19:32:16    880s] OPERPROF:     Starting spContextMPad at level 3, MEM:3919.5M
[12/01 19:32:16    880s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.001, REAL:0.000, MEM:3919.5M
[12/01 19:32:16    880s] OPERPROF:   Finished spMPad at level 2, CPU:0.033, REAL:0.023, MEM:3919.5M
[12/01 19:32:16    880s] OPERPROF:   Starting spSetupSpareRegionBox at level 2, MEM:3919.5M
[12/01 19:32:16    880s] OPERPROF:   Finished spSetupSpareRegionBox at level 2, CPU:0.003, REAL:0.003, MEM:3919.5M
[12/01 19:32:16    880s] OPERPROF:   Starting spInitNetWt at level 2, MEM:3919.5M
[12/01 19:32:16    880s] no activity file in design. spp won't run.
[12/01 19:32:16    880s] [spp] 0
[12/01 19:32:16    880s] [adp] 0:1:1:3
[12/01 19:32:16    880s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.014, REAL:0.014, MEM:3919.5M
[12/01 19:32:16    880s] SP #FI/SF FL/PI 0/0 103147/0
[12/01 19:32:16    880s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.357, REAL:0.323, MEM:3919.5M
[12/01 19:32:16    880s] PP off. flexM 0
[12/01 19:32:16    880s] OPERPROF: Starting CDPad at level 1, MEM:3932.9M
[12/01 19:32:16    880s] 3DP is on.
[12/01 19:32:16    880s] 3DP OF M2 0.018, M4 0.001. Diff 0, Offset 0
[12/01 19:32:16    880s] design sh 0.041.
[12/01 19:32:16    880s] design sh 0.037.
[12/01 19:32:16    880s] 3DP (1, 3) DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[12/01 19:32:16    880s] design sh 0.032.
[12/01 19:32:16    881s] CDPadU 0.953 -> 0.923. R=0.746, N=103147, GS=3.920
[12/01 19:32:16    881s] OPERPROF: Finished CDPad at level 1, CPU:1.375, REAL:0.204, MEM:3975.7M
[12/01 19:32:16    881s] OPERPROF: Starting InitSKP at level 1, MEM:3975.7M
[12/01 19:32:16    881s] no activity file in design. spp won't run.
[12/01 19:32:17    884s] no activity file in design. spp won't run.
[12/01 19:32:19    889s] 
[12/01 19:32:19    889s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/01 19:32:19    889s] TLC MultiMap info (StdDelay):
[12/01 19:32:19    889s]   : bc + bc + 1 + no RcCorner := 19.2ps
[12/01 19:32:19    889s]   : bc + bc + 1 + bc := 22.2ps
[12/01 19:32:19    889s]   : wc + wc + 1 + no RcCorner := 38.7ps
[12/01 19:32:19    889s]   : wc + wc + 1 + wc := 40.9ps
[12/01 19:32:19    889s]  Setting StdDelay to: 40.9ps
[12/01 19:32:19    889s] 
[12/01 19:32:19    889s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/01 19:32:19    889s] *** Finished SKP initialization (cpu=0:00:07.9, real=0:00:03.0)***
[12/01 19:32:19    889s] OPERPROF: Finished InitSKP at level 1, CPU:7.922, REAL:2.330, MEM:4557.8M
[12/01 19:32:19    889s] NP #FI/FS/SF FL/PI: 0/33/0 103147/0
[12/01 19:32:19    889s] no activity file in design. spp won't run.
[12/01 19:32:19    890s] 
[12/01 19:32:19    890s] AB Est...
[12/01 19:32:19    890s] OPERPROF: Starting npPlace at level 1, MEM:4594.0M
[12/01 19:32:19    890s] OPERPROF: Finished npPlace at level 1, CPU:0.344, REAL:0.135, MEM:4772.1M
[12/01 19:32:19    890s] Iteration  5: Skipped, with CDP Off
[12/01 19:32:19    890s] 
[12/01 19:32:19    890s] AB Est...
[12/01 19:32:19    890s] OPERPROF: Starting npPlace at level 1, MEM:4804.1M
[12/01 19:32:19    890s] OPERPROF: Finished npPlace at level 1, CPU:0.302, REAL:0.081, MEM:4772.1M
[12/01 19:32:19    891s] Iteration  6: Skipped, with CDP Off
[12/01 19:32:19    891s] 
[12/01 19:32:19    891s] AB Est...
[12/01 19:32:19    891s] OPERPROF: Starting npPlace at level 1, MEM:4804.1M
[12/01 19:32:19    891s] OPERPROF: Finished npPlace at level 1, CPU:0.253, REAL:0.078, MEM:4772.1M
[12/01 19:32:19    891s] Iteration  7: Skipped, with CDP Off
[12/01 19:32:19    891s] OPERPROF: Starting npPlace at level 1, MEM:5028.1M
[12/01 19:32:19    892s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[12/01 19:32:19    892s] No instances found in the vector
[12/01 19:32:19    892s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=4804.1M, DRC: 0)
[12/01 19:32:19    892s] 0 (out of 0) MH cells were successfully legalized.
[12/01 19:32:30    991s] Iteration  8: Total net bbox = 3.565e+06 (1.94e+06 1.63e+06)
[12/01 19:32:30    991s]               Est.  stn bbox = 4.256e+06 (2.31e+06 1.95e+06)
[12/01 19:32:30    991s]               cpu = 0:01:39 real = 0:00:11.0 mem = 5545.2M
[12/01 19:32:30    991s] OPERPROF: Finished npPlace at level 1, CPU:99.171, REAL:10.316, MEM:5289.2M
[12/01 19:32:30    991s] no activity file in design. spp won't run.
[12/01 19:32:30    991s] NP #FI/FS/SF FL/PI: 0/33/0 103147/0
[12/01 19:32:30    991s] no activity file in design. spp won't run.
[12/01 19:32:30    992s] OPERPROF: Starting npPlace at level 1, MEM:5257.2M
[12/01 19:32:30    992s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[12/01 19:32:30    992s] No instances found in the vector
[12/01 19:32:30    992s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=5033.2M, DRC: 0)
[12/01 19:32:30    992s] 0 (out of 0) MH cells were successfully legalized.
[12/01 19:32:48   1174s] Iteration  9: Total net bbox = 3.550e+06 (1.93e+06 1.62e+06)
[12/01 19:32:48   1174s]               Est.  stn bbox = 4.235e+06 (2.29e+06 1.94e+06)
[12/01 19:32:48   1174s]               cpu = 0:03:03 real = 0:00:18.0 mem = 5546.6M
[12/01 19:32:48   1174s] OPERPROF: Finished npPlace at level 1, CPU:182.698, REAL:18.020, MEM:5290.6M
[12/01 19:32:48   1175s] no activity file in design. spp won't run.
[12/01 19:32:48   1175s] NP #FI/FS/SF FL/PI: 0/33/0 103147/0
[12/01 19:32:48   1175s] no activity file in design. spp won't run.
[12/01 19:32:48   1176s] OPERPROF: Starting npPlace at level 1, MEM:5258.6M
[12/01 19:32:48   1176s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[12/01 19:32:48   1176s] No instances found in the vector
[12/01 19:32:48   1176s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=5034.6M, DRC: 0)
[12/01 19:32:48   1176s] 0 (out of 0) MH cells were successfully legalized.
[12/01 19:32:48   1176s] Starting Early Global Route supply map. mem = 5296.4M
[12/01 19:32:49   1176s] Finished Early Global Route supply map. mem = 5338.1M
[12/01 19:33:11   1435s] Iteration 10: Total net bbox = 3.584e+06 (1.93e+06 1.65e+06)
[12/01 19:33:11   1435s]               Est.  stn bbox = 4.273e+06 (2.30e+06 1.97e+06)
[12/01 19:33:11   1435s]               cpu = 0:04:19 real = 0:00:23.0 mem = 5554.8M
[12/01 19:33:11   1435s] OPERPROF: Finished npPlace at level 1, CPU:259.158, REAL:23.169, MEM:5298.8M
[12/01 19:33:11   1435s] no activity file in design. spp won't run.
[12/01 19:33:12   1435s] NP #FI/FS/SF FL/PI: 0/33/0 103147/0
[12/01 19:33:12   1435s] no activity file in design. spp won't run.
[12/01 19:33:12   1436s] OPERPROF: Starting npPlace at level 1, MEM:5266.8M
[12/01 19:33:12   1436s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[12/01 19:33:12   1436s] No instances found in the vector
[12/01 19:33:12   1436s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=5042.8M, DRC: 0)
[12/01 19:33:12   1436s] 0 (out of 0) MH cells were successfully legalized.
[12/01 19:33:27   1610s] Iteration 11: Total net bbox = 3.707e+06 (1.99e+06 1.72e+06)
[12/01 19:33:27   1610s]               Est.  stn bbox = 4.395e+06 (2.35e+06 2.04e+06)
[12/01 19:33:27   1610s]               cpu = 0:02:54 real = 0:00:15.0 mem = 5661.1M
[12/01 19:33:27   1610s] OPERPROF: Finished npPlace at level 1, CPU:174.515, REAL:14.903, MEM:5405.1M
[12/01 19:33:27   1610s] no activity file in design. spp won't run.
[12/01 19:33:27   1610s] NP #FI/FS/SF FL/PI: 0/33/0 103147/0
[12/01 19:33:27   1611s] no activity file in design. spp won't run.
[12/01 19:33:27   1611s] OPERPROF: Starting npPlace at level 1, MEM:5373.1M
[12/01 19:33:27   1611s] Legalizing MH Cells... 0 / 0 / 0 (level 10)
[12/01 19:33:27   1611s] No instances found in the vector
[12/01 19:33:27   1611s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=5149.1M, DRC: 0)
[12/01 19:33:27   1611s] 0 (out of 0) MH cells were successfully legalized.
[12/01 19:33:30   1647s] OPERPROF:   Starting npBlockageAwareSnap at level 2, MEM:5585.3M
[12/01 19:33:30   1647s] OPERPROF:   Finished npBlockageAwareSnap at level 2, CPU:0.000, REAL:0.000, MEM:5593.3M
[12/01 19:33:30   1647s] Iteration 12: Total net bbox = 3.738e+06 (2.01e+06 1.73e+06)
[12/01 19:33:31   1647s]               Est.  stn bbox = 4.427e+06 (2.37e+06 2.05e+06)
[12/01 19:33:31   1647s]               cpu = 0:00:36.0 real = 0:00:04.0 mem = 5572.3M
[12/01 19:33:31   1647s] OPERPROF: Finished npPlace at level 1, CPU:36.196, REAL:3.689, MEM:5316.3M
[12/01 19:33:31   1648s] Move report: Timing Driven Placement moves 103147 insts, mean move: 30.33 um, max move: 1058.37 um 
[12/01 19:33:31   1648s] 	Max move on inst (MAU_dut/B1/FE_OFC212_FE_DBTN20_n18165): (431.76, 743.68) --> (1050.14, 1183.67)
[12/01 19:33:31   1648s] no activity file in design. spp won't run.
[12/01 19:33:31   1648s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:5060.3M
[12/01 19:33:31   1648s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:5060.3M
[12/01 19:33:31   1648s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.008, REAL:0.008, MEM:5060.3M
[12/01 19:33:31   1648s] OPERPROF:   Starting spMoveGatedClock at level 2, MEM:5060.3M
[12/01 19:33:31   1648s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/01 19:33:31   1648s] OPERPROF:   Finished spMoveGatedClock at level 2, CPU:0.010, REAL:0.011, MEM:5060.3M
[12/01 19:33:31   1648s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:5060.3M
[12/01 19:33:31   1648s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:5060.3M
[12/01 19:33:31   1648s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.043, REAL:0.040, MEM:5060.3M
[12/01 19:33:31   1648s] 
[12/01 19:33:31   1648s] Finished Incremental Placement (cpu=0:12:48, real=0:01:15, mem=5060.3M)
[12/01 19:33:31   1648s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[12/01 19:33:31   1648s] Type 'man IMPSP-9025' for more detail.
[12/01 19:33:31   1648s] CongRepair sets shifter mode to gplace
[12/01 19:33:31   1648s] TDRefine: refinePlace mode is spiral
[12/01 19:33:31   1648s] OPERPROF: Starting RefinePlace2 at level 1, MEM:5060.3M
[12/01 19:33:31   1648s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:5060.3M
[12/01 19:33:31   1648s] OPERPROF:     Starting DPlace-Init at level 3, MEM:5060.3M
[12/01 19:33:31   1648s] z: 2, totalTracks: 1
[12/01 19:33:31   1648s] z: 4, totalTracks: 1
[12/01 19:33:31   1648s] z: 6, totalTracks: 1
[12/01 19:33:31   1648s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/01 19:33:31   1648s] All LLGs are deleted
[12/01 19:33:31   1648s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:5060.3M
[12/01 19:33:31   1648s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:5060.3M
[12/01 19:33:31   1648s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:5060.3M
[12/01 19:33:31   1648s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:5060.3M
[12/01 19:33:31   1648s] Core basic site is core7T
[12/01 19:33:31   1648s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:5060.3M
[12/01 19:33:31   1648s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.122, REAL:0.011, MEM:5284.3M
[12/01 19:33:31   1648s] Fast DP-INIT is on for default
[12/01 19:33:31   1648s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/01 19:33:31   1648s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.149, REAL:0.025, MEM:5284.3M
[12/01 19:33:31   1648s] OPERPROF:         Starting CMU at level 5, MEM:5284.3M
[12/01 19:33:31   1648s] OPERPROF:         Finished CMU at level 5, CPU:0.005, REAL:0.004, MEM:5284.3M
[12/01 19:33:31   1648s] 
[12/01 19:33:31   1648s] Bad Lib Cell Checking (CMU) is done! (0)
[12/01 19:33:31   1648s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.170, REAL:0.044, MEM:5060.3M
[12/01 19:33:31   1648s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:5060.3M
[12/01 19:33:31   1648s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.003, REAL:0.002, MEM:5284.3M
[12/01 19:33:31   1648s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=5284.3MB).
[12/01 19:33:31   1648s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.231, REAL:0.105, MEM:5284.3M
[12/01 19:33:31   1648s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.231, REAL:0.105, MEM:5284.3M
[12/01 19:33:31   1648s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3921427.2
[12/01 19:33:31   1648s] OPERPROF:   Starting RefinePlace at level 2, MEM:5284.3M
[12/01 19:33:31   1648s] *** Starting refinePlace (0:27:28 mem=5284.3M) ***
[12/01 19:33:31   1648s] Total net bbox length = 3.771e+06 (2.040e+06 1.731e+06) (ext = 7.521e+03)
[12/01 19:33:31   1648s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/01 19:33:31   1648s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:5284.3M
[12/01 19:33:31   1648s] Starting refinePlace ...
[12/01 19:33:31   1648s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[12/01 19:33:31   1648s] ** Cut row section cpu time 0:00:00.0.
[12/01 19:33:31   1648s]    Spread Effort: high, pre-route mode, useDDP on.
[12/01 19:33:32   1655s] [CPU] RefinePlace/preRPlace (cpu=0:00:06.7, real=0:00:01.0, mem=5314.3MB) @(0:27:29 - 0:27:35).
[12/01 19:33:32   1655s] Move report: preRPlace moves 103146 insts, mean move: 1.21 um, max move: 9.25 um 
[12/01 19:33:32   1655s] 	Max move on inst (MAU_dut/B3/U15735): (1478.37, 859.84) --> (1474.48, 865.20)
[12/01 19:33:32   1655s] 	Length: 5 sites, height: 1 rows, site name: core7T, cell type: NOR2X1
[12/01 19:33:32   1655s] wireLenOptFixPriorityInst 0 inst fixed
[12/01 19:33:32   1655s] tweakage running in 16 threads.
[12/01 19:33:32   1655s] Placement tweakage begins.
[12/01 19:33:32   1655s] wire length = 4.361e+06
[12/01 19:33:33   1660s] wire length = 4.244e+06
[12/01 19:33:33   1660s] Placement tweakage ends.
[12/01 19:33:33   1660s] Move report: tweak moves 18751 insts, mean move: 4.28 um, max move: 47.60 um 
[12/01 19:33:33   1660s] 	Max move on inst (MAU_dut/B0/FE_OFC9055_n2244): (777.84, 927.92) --> (730.24, 927.92)
[12/01 19:33:33   1660s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:05.5, real=0:00:01.0, mem=5314.3MB) @(0:27:35 - 0:27:41).
[12/01 19:33:34   1660s] 
[12/01 19:33:34   1660s] Running Spiral MT with 16 threads  fetchWidth=256 
[12/01 19:33:35   1662s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/01 19:33:35   1662s] [CPU] RefinePlace/Legalization (cpu=0:00:01.9, real=0:00:02.0, mem=5314.3MB) @(0:27:41 - 0:27:43).
[12/01 19:33:35   1662s] Move report: Detail placement moves 103146 insts, mean move: 1.93 um, max move: 48.46 um 
[12/01 19:33:35   1662s] 	Max move on inst (MAU_dut/B0/FE_OFC9055_n2244): (778.01, 928.61) --> (730.24, 927.92)
[12/01 19:33:35   1662s] 	Runtime: CPU: 0:00:14.1 REAL: 0:00:04.0 MEM: 5314.3MB
[12/01 19:33:35   1662s] Statistics of distance of Instance movement in refine placement:
[12/01 19:33:35   1662s]   maximum (X+Y) =        48.46 um
[12/01 19:33:35   1662s]   inst (MAU_dut/B0/FE_OFC9055_n2244) with max move: (778.011, 928.605) -> (730.24, 927.92)
[12/01 19:33:35   1662s]   mean    (X+Y) =         1.93 um
[12/01 19:33:35   1662s] Total instances flipped for legalization: 1
[12/01 19:33:35   1662s] Summary Report:
[12/01 19:33:35   1662s] Instances move: 103146 (out of 103147 movable)
[12/01 19:33:35   1662s] Instances flipped: 1
[12/01 19:33:35   1662s] Mean displacement: 1.93 um
[12/01 19:33:35   1662s] Max displacement: 48.46 um (Instance: MAU_dut/B0/FE_OFC9055_n2244) (778.011, 928.605) -> (730.24, 927.92)
[12/01 19:33:35   1662s] 	Length: 4 sites, height: 1 rows, site name: core7T, cell type: INVX4
[12/01 19:33:35   1662s] Total instances moved : 103146
[12/01 19:33:35   1662s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:14.090, REAL:3.715, MEM:5314.3M
[12/01 19:33:35   1662s] Total net bbox length = 3.690e+06 (1.948e+06 1.742e+06) (ext = 7.508e+03)
[12/01 19:33:35   1662s] Runtime: CPU: 0:00:14.2 REAL: 0:00:04.0 MEM: 5314.3MB
[12/01 19:33:35   1662s] [CPU] RefinePlace/total (cpu=0:00:14.2, real=0:00:04.0, mem=5314.3MB) @(0:27:28 - 0:27:43).
[12/01 19:33:35   1662s] *** Finished refinePlace (0:27:43 mem=5314.3M) ***
[12/01 19:33:35   1662s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3921427.2
[12/01 19:33:35   1662s] OPERPROF:   Finished RefinePlace at level 2, CPU:14.212, REAL:3.838, MEM:5314.3M
[12/01 19:33:35   1662s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:5314.3M
[12/01 19:33:35   1662s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.200, REAL:0.049, MEM:4896.3M
[12/01 19:33:35   1662s] OPERPROF: Finished RefinePlace2 at level 1, CPU:14.644, REAL:3.992, MEM:4896.3M
[12/01 19:33:35   1662s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:4896.3M
[12/01 19:33:35   1662s] Starting Early Global Route congestion estimation: mem = 4896.3M
[12/01 19:33:35   1662s] (I)       Started Import and model ( Curr Mem: 4896.26 MB )
[12/01 19:33:35   1662s] (I)       Started Create place DB ( Curr Mem: 4896.26 MB )
[12/01 19:33:35   1662s] (I)       Started Import place data ( Curr Mem: 4896.26 MB )
[12/01 19:33:35   1662s] (I)       Started Read instances and placement ( Curr Mem: 4896.26 MB )
[12/01 19:33:35   1662s] (I)       Finished Read instances and placement ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 4928.14 MB )
[12/01 19:33:35   1662s] (I)       Started Read nets ( Curr Mem: 4928.14 MB )
[12/01 19:33:35   1663s] (I)       Finished Read nets ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 4962.14 MB )
[12/01 19:33:35   1663s] (I)       Finished Import place data ( CPU: 0.20 sec, Real: 0.20 sec, Curr Mem: 4962.14 MB )
[12/01 19:33:35   1663s] (I)       Finished Create place DB ( CPU: 0.20 sec, Real: 0.20 sec, Curr Mem: 4962.14 MB )
[12/01 19:33:35   1663s] (I)       Started Create route DB ( Curr Mem: 4962.14 MB )
[12/01 19:33:35   1663s] (I)       == Non-default Options ==
[12/01 19:33:35   1663s] (I)       Maximum routing layer                              : 6
[12/01 19:33:35   1663s] (I)       Number of threads                                  : 16
[12/01 19:33:35   1663s] (I)       Use non-blocking free Dbs wires                    : false
[12/01 19:33:35   1663s] (I)       Method to set GCell size                           : row
[12/01 19:33:35   1663s] (I)       Counted 3079 PG shapes. We will not process PG shapes layer by layer.
[12/01 19:33:35   1663s] (I)       Started Import route data (16T) ( Curr Mem: 4962.14 MB )
[12/01 19:33:35   1663s] (I)       ============== Pin Summary ==============
[12/01 19:33:35   1663s] (I)       +-------+--------+---------+------------+
[12/01 19:33:35   1663s] (I)       | Layer | # pins | % total |      Group |
[12/01 19:33:35   1663s] (I)       +-------+--------+---------+------------+
[12/01 19:33:35   1663s] (I)       |     1 | 306566 |   99.95 |        Pin |
[12/01 19:33:35   1663s] (I)       |     2 |     99 |    0.03 | Pin access |
[12/01 19:33:35   1663s] (I)       |     3 |      0 |    0.00 | Pin access |
[12/01 19:33:35   1663s] (I)       |     4 |      0 |    0.00 |      Upper |
[12/01 19:33:35   1663s] (I)       |     5 |      0 |    0.00 |      Upper |
[12/01 19:33:35   1663s] (I)       |     6 |     54 |    0.02 |      Upper |
[12/01 19:33:35   1663s] (I)       +-------+--------+---------+------------+
[12/01 19:33:35   1663s] (I)       Use row-based GCell size
[12/01 19:33:35   1663s] (I)       Use row-based GCell align
[12/01 19:33:35   1663s] (I)       GCell unit size   : 7840
[12/01 19:33:35   1663s] (I)       GCell multiplier  : 1
[12/01 19:33:35   1663s] (I)       GCell row height  : 7840
[12/01 19:33:35   1663s] (I)       Actual row height : 7840
[12/01 19:33:35   1663s] (I)       GCell align ref   : 507360 507360
[12/01 19:33:35   1663s] [NR-eGR] Track table information for default rule: 
[12/01 19:33:35   1663s] [NR-eGR] METAL1 has no routable track
[12/01 19:33:35   1663s] [NR-eGR] METAL2 has single uniform track structure
[12/01 19:33:35   1663s] [NR-eGR] METAL3 has single uniform track structure
[12/01 19:33:35   1663s] [NR-eGR] METAL4 has single uniform track structure
[12/01 19:33:35   1663s] [NR-eGR] METAL5 has single uniform track structure
[12/01 19:33:35   1663s] [NR-eGR] METAL6 has single uniform track structure
[12/01 19:33:35   1663s] (I)       ============== Default via ===============
[12/01 19:33:35   1663s] (I)       +---+------------------+-----------------+
[12/01 19:33:35   1663s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut |
[12/01 19:33:35   1663s] (I)       +---+------------------+-----------------+
[12/01 19:33:35   1663s] (I)       | 1 |    4  VIA12_VV   |    4  VIA12_VV  |
[12/01 19:33:35   1663s] (I)       | 2 |    5  VIA2       |    5  VIA2      |
[12/01 19:33:35   1663s] (I)       | 3 |    8  VIA3       |    8  VIA3      |
[12/01 19:33:35   1663s] (I)       | 4 |   11  VIA4       |   11  VIA4      |
[12/01 19:33:35   1663s] (I)       | 5 |   14  VIA5       |   14  VIA5      |
[12/01 19:33:35   1663s] (I)       +---+------------------+-----------------+
[12/01 19:33:35   1663s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 4962.14 MB )
[12/01 19:33:35   1663s] (I)       Started Read routing blockages ( Curr Mem: 4962.14 MB )
[12/01 19:33:35   1663s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4962.14 MB )
[12/01 19:33:35   1663s] (I)       Started Read instance blockages ( Curr Mem: 4962.14 MB )
[12/01 19:33:35   1663s] (I)       Finished Read instance blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4962.14 MB )
[12/01 19:33:35   1663s] (I)       Started Read PG blockages ( Curr Mem: 4962.14 MB )
[12/01 19:33:35   1663s] [NR-eGR] Read 3434 PG shapes
[12/01 19:33:35   1663s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4962.14 MB )
[12/01 19:33:35   1663s] (I)       Started Read boundary cut boxes ( Curr Mem: 4962.14 MB )
[12/01 19:33:35   1663s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4962.14 MB )
[12/01 19:33:35   1663s] [NR-eGR] #Routing Blockages  : 0
[12/01 19:33:35   1663s] [NR-eGR] #Instance Blockages : 23024
[12/01 19:33:35   1663s] [NR-eGR] #PG Blockages       : 3434
[12/01 19:33:35   1663s] [NR-eGR] #Halo Blockages     : 0
[12/01 19:33:35   1663s] [NR-eGR] #Boundary Blockages : 0
[12/01 19:33:35   1663s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4962.14 MB )
[12/01 19:33:35   1663s] (I)       Started Read blackboxes ( Curr Mem: 4962.14 MB )
[12/01 19:33:35   1663s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/01 19:33:35   1663s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4962.14 MB )
[12/01 19:33:35   1663s] (I)       Started Read prerouted ( Curr Mem: 4962.14 MB )
[12/01 19:33:35   1663s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/01 19:33:35   1663s] (I)       Finished Read prerouted ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 4962.14 MB )
[12/01 19:33:35   1663s] (I)       Started Read unlegalized nets ( Curr Mem: 4962.14 MB )
[12/01 19:33:35   1663s] (I)       Finished Read unlegalized nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4962.14 MB )
[12/01 19:33:35   1663s] (I)       Started Read nets ( Curr Mem: 4962.14 MB )
[12/01 19:33:35   1663s] [NR-eGR] Read numTotalNets=104239  numIgnoredNets=0
[12/01 19:33:35   1663s] (I)       Finished Read nets ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 4962.14 MB )
[12/01 19:33:35   1663s] (I)       Started Set up via pillars ( Curr Mem: 4962.14 MB )
[12/01 19:33:35   1663s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4962.14 MB )
[12/01 19:33:35   1663s] (I)       early_global_route_priority property id does not exist.
[12/01 19:33:35   1663s] (I)       Started Initialize 3D grid graph ( Curr Mem: 4962.14 MB )
[12/01 19:33:35   1663s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4962.14 MB )
[12/01 19:33:35   1663s] (I)       Model blockages into capacity
[12/01 19:33:35   1663s] (I)       Read Num Blocks=26458  Num Prerouted Wires=0  Num CS=0
[12/01 19:33:35   1663s] (I)       Started Initialize 3D capacity ( Curr Mem: 4962.14 MB )
[12/01 19:33:35   1663s] (I)       Layer 1 (V) : #blockages 19782 : #preroutes 0
[12/01 19:33:35   1663s] (I)       Layer 2 (H) : #blockages 5764 : #preroutes 0
[12/01 19:33:35   1663s] (I)       Layer 3 (V) : #blockages 768 : #preroutes 0
[12/01 19:33:35   1663s] (I)       Layer 4 (H) : #blockages 82 : #preroutes 0
[12/01 19:33:35   1663s] (I)       Layer 5 (V) : #blockages 62 : #preroutes 0
[12/01 19:33:35   1663s] (I)       Finished Initialize 3D capacity ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 4962.14 MB )
[12/01 19:33:35   1663s] (I)       -- layer congestion ratio --
[12/01 19:33:35   1663s] (I)       Layer 1 : 0.100000
[12/01 19:33:35   1663s] (I)       Layer 2 : 0.700000
[12/01 19:33:35   1663s] (I)       Layer 3 : 0.700000
[12/01 19:33:35   1663s] (I)       Layer 4 : 0.700000
[12/01 19:33:35   1663s] (I)       Layer 5 : 0.700000
[12/01 19:33:35   1663s] (I)       Layer 6 : 0.700000
[12/01 19:33:35   1663s] (I)       ----------------------------
[12/01 19:33:35   1663s] (I)       Number of ignored nets                =      0
[12/01 19:33:35   1663s] (I)       Number of connected nets              =      0
[12/01 19:33:35   1663s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[12/01 19:33:35   1663s] (I)       Number of clock nets                  =      2.  Ignored: No
[12/01 19:33:35   1663s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/01 19:33:35   1663s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/01 19:33:35   1663s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/01 19:33:35   1663s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/01 19:33:35   1663s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/01 19:33:35   1663s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/01 19:33:35   1663s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/01 19:33:35   1663s] (I)       Finished Import route data (16T) ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 4962.14 MB )
[12/01 19:33:35   1663s] (I)       Finished Create route DB ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 4962.14 MB )
[12/01 19:33:35   1663s] (I)       Started Read aux data ( Curr Mem: 4962.14 MB )
[12/01 19:33:35   1663s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4962.14 MB )
[12/01 19:33:35   1663s] (I)       Started Others data preparation ( Curr Mem: 4962.14 MB )
[12/01 19:33:35   1663s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/01 19:33:35   1663s] (I)       Finished Others data preparation ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4962.14 MB )
[12/01 19:33:35   1663s] (I)       Started Create route kernel ( Curr Mem: 4962.14 MB )
[12/01 19:33:35   1663s] (I)       Ndr track 0 does not exist
[12/01 19:33:35   1663s] (I)       ---------------------Grid Graph Info--------------------
[12/01 19:33:35   1663s] (I)       Routing area        : (0, 0) - (3674080, 3664000)
[12/01 19:33:35   1663s] (I)       Core area           : (507360, 507360) - (3167360, 3157280)
[12/01 19:33:35   1663s] (I)       Site width          :  1120  (dbu)
[12/01 19:33:35   1663s] (I)       Row height          :  7840  (dbu)
[12/01 19:33:35   1663s] (I)       GCell row height    :  7840  (dbu)
[12/01 19:33:35   1663s] (I)       GCell width         :  7840  (dbu)
[12/01 19:33:35   1663s] (I)       GCell height        :  7840  (dbu)
[12/01 19:33:35   1663s] (I)       Grid                :   468   467     6
[12/01 19:33:35   1663s] (I)       Layer numbers       :     1     2     3     4     5     6
[12/01 19:33:35   1663s] (I)       Vertical capacity   :     0  7840     0  7840     0  7840
[12/01 19:33:35   1663s] (I)       Horizontal capacity :     0     0  7840     0  7840     0
[12/01 19:33:35   1663s] (I)       Default wire width  :   460   560   560   560   560   880
[12/01 19:33:35   1663s] (I)       Default wire space  :   460   560   560   560   560   920
[12/01 19:33:35   1663s] (I)       Default wire pitch  :   920  1120  1120  1120  1120  1800
[12/01 19:33:35   1663s] (I)       Default pitch size  :   920  1120  1120  1120  1120  2240
[12/01 19:33:35   1663s] (I)       First track coord   :     0   560   560   560   560  1680
[12/01 19:33:35   1663s] (I)       Num tracks per GCell:  8.52  7.00  7.00  7.00  7.00  3.50
[12/01 19:33:35   1663s] (I)       Total num of tracks :     0  3280  3271  3280  3271  1640
[12/01 19:33:35   1663s] (I)       Num of masks        :     1     1     1     1     1     1
[12/01 19:33:35   1663s] (I)       Num of trim masks   :     0     0     0     0     0     0
[12/01 19:33:35   1663s] (I)       --------------------------------------------------------
[12/01 19:33:35   1663s] 
[12/01 19:33:35   1663s] [NR-eGR] ============ Routing rule table ============
[12/01 19:33:35   1663s] [NR-eGR] Rule id: 0  Nets: 104213 
[12/01 19:33:35   1663s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/01 19:33:35   1663s] (I)       Pitch:  L1=920  L2=1120  L3=1120  L4=1120  L5=1120  L6=2240
[12/01 19:33:35   1663s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/01 19:33:35   1663s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/01 19:33:35   1663s] [NR-eGR] ========================================
[12/01 19:33:35   1663s] [NR-eGR] 
[12/01 19:33:35   1663s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/01 19:33:35   1663s] (I)       blocked tracks on layer2 : = 410617 / 1531760 (26.81%)
[12/01 19:33:35   1663s] (I)       blocked tracks on layer3 : = 273988 / 1530828 (17.90%)
[12/01 19:33:35   1663s] (I)       blocked tracks on layer4 : = 336527 / 1531760 (21.97%)
[12/01 19:33:35   1663s] (I)       blocked tracks on layer5 : = 330885 / 1530828 (21.61%)
[12/01 19:33:35   1663s] (I)       blocked tracks on layer6 : = 156047 / 765880 (20.37%)
[12/01 19:33:35   1663s] (I)       Finished Create route kernel ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4962.14 MB )
[12/01 19:33:35   1663s] (I)       Finished Import and model ( CPU: 0.36 sec, Real: 0.36 sec, Curr Mem: 4962.14 MB )
[12/01 19:33:35   1663s] (I)       Reset routing kernel
[12/01 19:33:35   1663s] (I)       Started Global Routing ( Curr Mem: 4962.14 MB )
[12/01 19:33:35   1663s] (I)       Started Initialization ( Curr Mem: 4962.14 MB )
[12/01 19:33:35   1663s] (I)       totalPins=306658  totalGlobalPin=295061 (96.22%)
[12/01 19:33:35   1663s] (I)       Finished Initialization ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4962.14 MB )
[12/01 19:33:35   1663s] (I)       Started Net group 1 ( Curr Mem: 4962.14 MB )
[12/01 19:33:35   1663s] (I)       Started Generate topology (16T) ( Curr Mem: 4962.14 MB )
[12/01 19:33:35   1663s] (I)       Finished Generate topology (16T) ( CPU: 0.06 sec, Real: 0.02 sec, Curr Mem: 4962.14 MB )
[12/01 19:33:35   1663s] (I)       total 2D Cap : 5429314 = (2467631 H, 2961683 V)
[12/01 19:33:35   1663s] [NR-eGR] Layer group 1: route 104213 net(s) in layer range [2, 6]
[12/01 19:33:35   1663s] (I)       
[12/01 19:33:35   1663s] (I)       ============  Phase 1a Route ============
[12/01 19:33:35   1663s] (I)       Started Phase 1a ( Curr Mem: 4962.14 MB )
[12/01 19:33:35   1663s] (I)       Started Pattern routing (16T) ( Curr Mem: 4962.14 MB )
[12/01 19:33:35   1664s] (I)       Finished Pattern routing (16T) ( CPU: 0.82 sec, Real: 0.16 sec, Curr Mem: 5006.14 MB )
[12/01 19:33:35   1664s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 5006.14 MB )
[12/01 19:33:35   1664s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 1
[12/01 19:33:35   1664s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 5006.14 MB )
[12/01 19:33:35   1664s] (I)       Usage: 1062324 = (558827 H, 503497 V) = (22.65% H, 17.00% V) = (2.191e+06um H, 1.974e+06um V)
[12/01 19:33:35   1664s] (I)       Started Add via demand to 2D ( Curr Mem: 5006.14 MB )
[12/01 19:33:35   1664s] (I)       Finished Add via demand to 2D ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 5006.14 MB )
[12/01 19:33:35   1664s] (I)       Finished Phase 1a ( CPU: 0.89 sec, Real: 0.24 sec, Curr Mem: 5006.14 MB )
[12/01 19:33:35   1664s] (I)       
[12/01 19:33:35   1664s] (I)       ============  Phase 1b Route ============
[12/01 19:33:35   1664s] (I)       Started Phase 1b ( Curr Mem: 5006.14 MB )
[12/01 19:33:35   1664s] (I)       Started Monotonic routing (16T) ( Curr Mem: 5006.14 MB )
[12/01 19:33:35   1664s] (I)       Finished Monotonic routing (16T) ( CPU: 0.15 sec, Real: 0.07 sec, Curr Mem: 5006.14 MB )
[12/01 19:33:35   1664s] (I)       Usage: 1062390 = (558855 H, 503535 V) = (22.65% H, 17.00% V) = (2.191e+06um H, 1.974e+06um V)
[12/01 19:33:35   1664s] (I)       Overflow of layer group 1: 0.01% H + 0.00% V. EstWL: 4.164569e+06um
[12/01 19:33:35   1664s] (I)       Congestion metric : 0.01%H 0.00%V, 0.01%HV
[12/01 19:33:35   1664s] (I)       Congestion threshold : each 60.00, sum 90.00
[12/01 19:33:35   1664s] (I)       Finished Phase 1b ( CPU: 0.15 sec, Real: 0.07 sec, Curr Mem: 5006.14 MB )
[12/01 19:33:35   1664s] (I)       
[12/01 19:33:35   1664s] (I)       ============  Phase 1c Route ============
[12/01 19:33:35   1664s] (I)       Started Phase 1c ( Curr Mem: 5006.14 MB )
[12/01 19:33:35   1664s] (I)       Started Two level routing ( Curr Mem: 5006.14 MB )
[12/01 19:33:35   1664s] (I)       Level2 Grid: 94 x 94
[12/01 19:33:35   1664s] (I)       Started Two Level Routing ( Curr Mem: 5006.14 MB )
[12/01 19:33:35   1664s] (I)       Finished Two Level Routing ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 5006.14 MB )
[12/01 19:33:35   1664s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 5006.14 MB )
[12/01 19:33:35   1664s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5006.14 MB )
[12/01 19:33:35   1664s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5006.14 MB )
[12/01 19:33:35   1664s] (I)       Finished Two level routing ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 5006.14 MB )
[12/01 19:33:35   1664s] (I)       Usage: 1062390 = (558855 H, 503535 V) = (22.65% H, 17.00% V) = (2.191e+06um H, 1.974e+06um V)
[12/01 19:33:35   1664s] (I)       Finished Phase 1c ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 5006.14 MB )
[12/01 19:33:35   1664s] (I)       
[12/01 19:33:35   1664s] (I)       ============  Phase 1d Route ============
[12/01 19:33:35   1664s] (I)       Started Phase 1d ( Curr Mem: 5006.14 MB )
[12/01 19:33:35   1664s] (I)       Started Detoured routing ( Curr Mem: 5006.14 MB )
[12/01 19:33:35   1664s] (I)       Finished Detoured routing ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 5006.14 MB )
[12/01 19:33:35   1664s] (I)       Usage: 1062413 = (558860 H, 503553 V) = (22.65% H, 17.00% V) = (2.191e+06um H, 1.974e+06um V)
[12/01 19:33:35   1664s] (I)       Finished Phase 1d ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 5006.14 MB )
[12/01 19:33:35   1664s] (I)       
[12/01 19:33:35   1664s] (I)       ============  Phase 1e Route ============
[12/01 19:33:35   1664s] (I)       Started Phase 1e ( Curr Mem: 5006.14 MB )
[12/01 19:33:35   1664s] (I)       Started Route legalization ( Curr Mem: 5006.14 MB )
[12/01 19:33:35   1664s] (I)       Started Legalize Blockage Violations ( Curr Mem: 5006.14 MB )
[12/01 19:33:36   1664s] (I)       Finished Legalize Blockage Violations ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 5006.14 MB )
[12/01 19:33:36   1664s] (I)       Finished Route legalization ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 5006.14 MB )
[12/01 19:33:36   1664s] (I)       Usage: 1062413 = (558860 H, 503553 V) = (22.65% H, 17.00% V) = (2.191e+06um H, 1.974e+06um V)
[12/01 19:33:36   1664s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.164659e+06um
[12/01 19:33:36   1664s] (I)       Finished Phase 1e ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 5006.14 MB )
[12/01 19:33:36   1664s] (I)       
[12/01 19:33:36   1664s] (I)       ============  Phase 1l Route ============
[12/01 19:33:36   1664s] (I)       Started Phase 1l ( Curr Mem: 5006.14 MB )
[12/01 19:33:36   1664s] (I)       Started Layer assignment (16T) ( Curr Mem: 5006.14 MB )
[12/01 19:33:36   1664s] (I)       Current Layer assignment (16T) [Initialization] ( CPU: 0.06 sec, Real: 0.07 sec, Curr Mem: 5006.14 MB )
[12/01 19:33:36   1665s] (I)       Finished Layer assignment (16T) ( CPU: 1.36 sec, Real: 0.18 sec, Curr Mem: 5006.14 MB )
[12/01 19:33:36   1665s] (I)       Finished Phase 1l ( CPU: 1.37 sec, Real: 0.19 sec, Curr Mem: 5006.14 MB )
[12/01 19:33:36   1665s] (I)       Finished Net group 1 ( CPU: 2.63 sec, Real: 0.68 sec, Curr Mem: 5006.14 MB )
[12/01 19:33:36   1665s] (I)       Started Clean cong LA ( Curr Mem: 5006.14 MB )
[12/01 19:33:36   1665s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5006.14 MB )
[12/01 19:33:36   1665s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[12/01 19:33:36   1665s] (I)       Layer  2:    1156193    343063       591      319550     1207066    (20.93%) 
[12/01 19:33:36   1665s] (I)       Layer  3:    1261904    349171       118      238553     1288070    (15.63%) 
[12/01 19:33:36   1665s] (I)       Layer  4:    1198843    265439        52      300370     1226246    (19.68%) 
[12/01 19:33:36   1665s] (I)       Layer  5:    1203743    268058       723      307601     1219022    (20.15%) 
[12/01 19:33:36   1665s] (I)       Layer  6:     611717     84189        10      144490      618817    (18.93%) 
[12/01 19:33:36   1665s] (I)       Total:       5432400   1309920      1494     1310564     5559221    (19.08%) 
[12/01 19:33:36   1665s] (I)       
[12/01 19:33:36   1665s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/01 19:33:36   1665s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[12/01 19:33:36   1665s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[12/01 19:33:36   1665s] [NR-eGR]       Layer              (1-2)             (3-4)             (5-6)             (7-7)    OverCon 
[12/01 19:33:36   1665s] [NR-eGR] -------------------------------------------------------------------------------------------------
[12/01 19:33:36   1665s] [NR-eGR]  METAL1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/01 19:33:36   1665s] [NR-eGR]  METAL2  (2)       525( 0.30%)        10( 0.01%)         1( 0.00%)         0( 0.00%)   ( 0.31%) 
[12/01 19:33:36   1665s] [NR-eGR]  METAL3  (3)       109( 0.06%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.06%) 
[12/01 19:33:36   1665s] [NR-eGR]  METAL4  (4)        47( 0.03%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.03%) 
[12/01 19:33:36   1665s] [NR-eGR]  METAL5  (5)       395( 0.23%)        57( 0.03%)         8( 0.00%)         2( 0.00%)   ( 0.27%) 
[12/01 19:33:36   1665s] [NR-eGR]  METAL6  (6)        10( 0.01%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[12/01 19:33:36   1665s] [NR-eGR] -------------------------------------------------------------------------------------------------
[12/01 19:33:36   1665s] [NR-eGR] Total             1086( 0.12%)        67( 0.01%)         9( 0.00%)         2( 0.00%)   ( 0.13%) 
[12/01 19:33:36   1665s] [NR-eGR] 
[12/01 19:33:36   1665s] (I)       Finished Global Routing ( CPU: 2.67 sec, Real: 0.72 sec, Curr Mem: 5006.14 MB )
[12/01 19:33:36   1665s] (I)       Started Export 3D cong map ( Curr Mem: 5006.14 MB )
[12/01 19:33:36   1665s] (I)       total 2D Cap : 5443300 = (2470683 H, 2972617 V)
[12/01 19:33:36   1665s] (I)       Started Export 2D cong map ( Curr Mem: 5006.14 MB )
[12/01 19:33:36   1665s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.06% H + 0.00% V
[12/01 19:33:36   1665s] [NR-eGR] Overflow after Early Global Route 0.08% H + 0.00% V
[12/01 19:33:36   1665s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5006.14 MB )
[12/01 19:33:36   1665s] (I)       Finished Export 3D cong map ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 5006.14 MB )
[12/01 19:33:36   1665s] Early Global Route congestion estimation runtime: 1.11 seconds, mem = 5006.1M
[12/01 19:33:36   1665s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:3.055, REAL:1.105, MEM:5006.1M
[12/01 19:33:36   1665s] OPERPROF: Starting HotSpotCal at level 1, MEM:5006.1M
[12/01 19:33:36   1665s] [hotspot] +------------+---------------+---------------+
[12/01 19:33:36   1665s] [hotspot] |            |   max hotspot | total hotspot |
[12/01 19:33:36   1665s] [hotspot] +------------+---------------+---------------+
[12/01 19:33:36   1665s] [hotspot] | normalized |          0.00 |          0.00 |
[12/01 19:33:36   1665s] [hotspot] +------------+---------------+---------------+
[12/01 19:33:36   1665s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/01 19:33:36   1665s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/01 19:33:36   1665s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.021, REAL:0.011, MEM:5006.1M
[12/01 19:33:36   1665s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:5006.1M
[12/01 19:33:36   1665s] Starting Early Global Route wiring: mem = 5006.1M
[12/01 19:33:36   1666s] (I)       ============= Track Assignment ============
[12/01 19:33:36   1666s] (I)       Started Extract Global 3D Wires ( Curr Mem: 5006.14 MB )
[12/01 19:33:36   1666s] (I)       Finished Extract Global 3D Wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 5006.14 MB )
[12/01 19:33:36   1666s] (I)       Started Track Assignment (16T) ( Curr Mem: 5006.14 MB )
[12/01 19:33:36   1666s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[12/01 19:33:36   1666s] (I)       Current Track Assignment (16T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5006.14 MB )
[12/01 19:33:36   1666s] (I)       Run Multi-thread track assignment
[12/01 19:33:36   1667s] (I)       Finished Track Assignment (16T) ( CPU: 1.56 sec, Real: 0.14 sec, Curr Mem: 5006.14 MB )
[12/01 19:33:36   1667s] (I)       Started Export ( Curr Mem: 5006.14 MB )
[12/01 19:33:36   1667s] [NR-eGR] Started Export DB wires ( Curr Mem: 5006.14 MB )
[12/01 19:33:36   1667s] [NR-eGR] Started Export all nets (16T) ( Curr Mem: 5006.14 MB )
[12/01 19:33:36   1668s] [NR-eGR] Finished Export all nets (16T) ( CPU: 0.49 sec, Real: 0.08 sec, Curr Mem: 5006.14 MB )
[12/01 19:33:36   1668s] [NR-eGR] Started Set wire vias (16T) ( Curr Mem: 5006.14 MB )
[12/01 19:33:36   1668s] [NR-eGR] Finished Set wire vias (16T) ( CPU: 0.13 sec, Real: 0.01 sec, Curr Mem: 5006.14 MB )
[12/01 19:33:36   1668s] [NR-eGR] Finished Export DB wires ( CPU: 0.64 sec, Real: 0.12 sec, Curr Mem: 5006.14 MB )
[12/01 19:33:36   1668s] [NR-eGR] --------------------------------------------------------------------------
[12/01 19:33:36   1668s] [NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 306565
[12/01 19:33:36   1668s] [NR-eGR] METAL2  (2V) length: 8.074564e+05um, number of vias: 384363
[12/01 19:33:36   1668s] [NR-eGR] METAL3  (3H) length: 1.229837e+06um, number of vias: 77694
[12/01 19:33:36   1668s] [NR-eGR] METAL4  (4V) length: 9.829982e+05um, number of vias: 34839
[12/01 19:33:36   1668s] [NR-eGR] METAL5  (5H) length: 9.993071e+05um, number of vias: 5847
[12/01 19:33:36   1668s] [NR-eGR] METAL6  (6V) length: 3.311569e+05um, number of vias: 0
[12/01 19:33:36   1668s] [NR-eGR] Total length: 4.350756e+06um, number of vias: 809308
[12/01 19:33:36   1668s] [NR-eGR] --------------------------------------------------------------------------
[12/01 19:33:36   1668s] [NR-eGR] Total eGR-routed clock nets wire length: 2.896736e+04um 
[12/01 19:33:36   1668s] [NR-eGR] --------------------------------------------------------------------------
[12/01 19:33:36   1668s] (I)       Started Update net boxes ( Curr Mem: 5006.14 MB )
[12/01 19:33:36   1668s] (I)       Finished Update net boxes ( CPU: 0.19 sec, Real: 0.03 sec, Curr Mem: 5006.14 MB )
[12/01 19:33:36   1668s] (I)       Started Update timing ( Curr Mem: 5006.14 MB )
[12/01 19:33:36   1668s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5006.14 MB )
[12/01 19:33:36   1668s] (I)       Finished Export ( CPU: 0.90 sec, Real: 0.22 sec, Curr Mem: 5006.14 MB )
[12/01 19:33:36   1668s] (I)       Started Postprocess design ( Curr Mem: 5006.14 MB )
[12/01 19:33:36   1668s] (I)       Finished Postprocess design ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4890.14 MB )
[12/01 19:33:36   1668s] Early Global Route wiring runtime: 0.48 seconds, mem = 4890.1M
[12/01 19:33:36   1668s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:2.595, REAL:0.482, MEM:4890.1M
[12/01 19:33:36   1668s] 0 delay mode for cte disabled.
[12/01 19:33:36   1668s] SKP cleared!
[12/01 19:33:36   1668s] 
[12/01 19:33:36   1668s] *** Finished incrementalPlace (cpu=0:13:13, real=0:01:21)***
[12/01 19:33:36   1668s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:4234.1M
[12/01 19:33:36   1668s] All LLGs are deleted
[12/01 19:33:36   1668s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:4234.1M
[12/01 19:33:36   1668s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.020, REAL:0.020, MEM:4234.1M
[12/01 19:33:36   1668s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.040, REAL:0.040, MEM:3910.1M
[12/01 19:33:36   1668s] Start to check current routing status for nets...
[12/01 19:33:37   1668s] All nets are already routed correctly.
[12/01 19:33:37   1668s] End to check current routing status for nets (mem=3910.1M)
[12/01 19:33:37   1668s] 
[12/01 19:33:37   1668s] Creating Lib Analyzer ...
[12/01 19:33:37   1668s] 
[12/01 19:33:37   1668s] Trim Metal Layers:
[12/01 19:33:37   1669s] LayerId::1 widthSet size::4
[12/01 19:33:37   1669s] LayerId::2 widthSet size::4
[12/01 19:33:37   1669s] LayerId::3 widthSet size::4
[12/01 19:33:37   1669s] LayerId::4 widthSet size::4
[12/01 19:33:37   1669s] LayerId::5 widthSet size::4
[12/01 19:33:37   1669s] LayerId::6 widthSet size::3
[12/01 19:33:37   1669s] Updating RC grid for preRoute extraction ...
[12/01 19:33:37   1669s] eee: pegSigSF::1.070000
[12/01 19:33:37   1669s] Initializing multi-corner capacitance tables ... 
[12/01 19:33:37   1669s] Initializing multi-corner resistance tables ...
[12/01 19:33:37   1669s] eee: l::1 avDens::0.137488 usedTrk::11711.899992 availTrk::85185.142788 sigTrk::11711.899992
[12/01 19:33:37   1669s] eee: l::2 avDens::0.243877 usedTrk::20598.377431 availTrk::84462.143363 sigTrk::20598.377431
[12/01 19:33:37   1669s] eee: l::3 avDens::0.369158 usedTrk::31373.400036 availTrk::84986.391005 sigTrk::31373.400036
[12/01 19:33:37   1669s] eee: l::4 avDens::0.298374 usedTrk::25386.063651 availTrk::85081.325892 sigTrk::25386.063651
[12/01 19:33:37   1669s] eee: l::5 avDens::0.319134 usedTrk::25630.724503 availTrk::80313.259252 sigTrk::25630.724503
[12/01 19:33:37   1669s] eee: l::6 avDens::0.248376 usedTrk::8447.879227 availTrk::34012.499962 sigTrk::8447.879227
[12/01 19:33:37   1669s] {RT wc 0 6 6 {5 0} 1}
[12/01 19:33:37   1669s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.394872 ; uaWl: 0.999947 ; uaWlH: 0.531685 ; aWlH: 0.000053 ; Pmax: 0.908000 ; wcR: 0.555600 ; newSi: 0.078100 ; pMod: 78 ; 
[12/01 19:33:37   1669s] Total number of usable buffers from Lib Analyzer: 1 ( BUFX1)
[12/01 19:33:37   1669s] Total number of usable inverters from Lib Analyzer: 6 ( INVX2 INVX1 INVX4 INVX8 INVX16 INVX32)
[12/01 19:33:37   1669s] Total number of usable delay cells from Lib Analyzer: 0 ()
[12/01 19:33:37   1669s] 
[12/01 19:33:37   1669s] {RT wc 0 6 6 {5 0} 1}
[12/01 19:33:37   1669s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:27:50 mem=3920.7M
[12/01 19:33:37   1669s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:27:50 mem=3920.7M
[12/01 19:33:37   1669s] Creating Lib Analyzer, finished. 
[12/01 19:33:37   1669s] Extraction called for design 'MAU_top_pads' of instances=103180 and nets=104964 using extraction engine 'preRoute' .
[12/01 19:33:37   1669s] PreRoute RC Extraction called for design MAU_top_pads.
[12/01 19:33:37   1669s] RC Extraction called in multi-corner(2) mode.
[12/01 19:33:37   1669s] RCMode: PreRoute
[12/01 19:33:37   1669s]       RC Corner Indexes            0       1   
[12/01 19:33:37   1669s] Capacitance Scaling Factor   : 1.00000 1.00000 
[12/01 19:33:37   1669s] Resistance Scaling Factor    : 1.00000 1.00000 
[12/01 19:33:37   1669s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[12/01 19:33:37   1669s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[12/01 19:33:37   1669s] Shrink Factor                : 1.00000
[12/01 19:33:37   1669s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/01 19:33:37   1669s] Using capacitance table file ...
[12/01 19:33:37   1669s] 
[12/01 19:33:37   1669s] Trim Metal Layers:
[12/01 19:33:37   1669s] LayerId::1 widthSet size::4
[12/01 19:33:37   1669s] LayerId::2 widthSet size::4
[12/01 19:33:37   1669s] LayerId::3 widthSet size::4
[12/01 19:33:37   1669s] LayerId::4 widthSet size::4
[12/01 19:33:37   1669s] LayerId::5 widthSet size::4
[12/01 19:33:37   1669s] LayerId::6 widthSet size::3
[12/01 19:33:37   1669s] Updating RC grid for preRoute extraction ...
[12/01 19:33:37   1669s] eee: pegSigSF::1.070000
[12/01 19:33:37   1669s] Initializing multi-corner capacitance tables ... 
[12/01 19:33:37   1669s] Initializing multi-corner resistance tables ...
[12/01 19:33:37   1669s] eee: l::1 avDens::0.137488 usedTrk::11711.899992 availTrk::85185.142788 sigTrk::11711.899992
[12/01 19:33:37   1669s] eee: l::2 avDens::0.243877 usedTrk::20598.377431 availTrk::84462.143363 sigTrk::20598.377431
[12/01 19:33:37   1669s] eee: l::3 avDens::0.369158 usedTrk::31373.400036 availTrk::84986.391005 sigTrk::31373.400036
[12/01 19:33:37   1669s] eee: l::4 avDens::0.298374 usedTrk::25386.063651 availTrk::85081.325892 sigTrk::25386.063651
[12/01 19:33:37   1669s] eee: l::5 avDens::0.319134 usedTrk::25630.724503 availTrk::80313.259252 sigTrk::25630.724503
[12/01 19:33:37   1669s] eee: l::6 avDens::0.248376 usedTrk::8447.879227 availTrk::34012.499962 sigTrk::8447.879227
[12/01 19:33:37   1669s] {RT wc 0 6 6 {5 0} 1}
[12/01 19:33:37   1669s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.394872 ; uaWl: 0.999947 ; uaWlH: 0.531685 ; aWlH: 0.000053 ; Pmax: 0.908000 ; wcR: 0.555600 ; newSi: 0.078100 ; pMod: 78 ; 
[12/01 19:33:38   1670s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 3916.691M)
[12/01 19:33:41   1673s] Compute RC Scale Done ...
[12/01 19:33:41   1673s] **optDesign ... cpu = 0:18:38, real = 0:02:23, mem = 2161.3M, totSessionCpu=0:27:53 **
[12/01 19:33:41   1673s] #################################################################################
[12/01 19:33:41   1673s] # Design Stage: PreRoute
[12/01 19:33:41   1673s] # Design Name: MAU_top_pads
[12/01 19:33:41   1673s] # Design Mode: 180nm
[12/01 19:33:41   1673s] # Analysis Mode: MMMC Non-OCV 
[12/01 19:33:41   1673s] # Parasitics Mode: No SPEF/RCDB 
[12/01 19:33:41   1673s] # Signoff Settings: SI Off 
[12/01 19:33:41   1673s] #################################################################################
[12/01 19:33:41   1676s] Topological Sorting (REAL = 0:00:00.0, MEM = 3975.8M, InitMEM = 3960.0M)
[12/01 19:33:41   1676s] Calculate delays in BcWc mode...
[12/01 19:33:41   1676s] Start delay calculation (fullDC) (16 T). (MEM=3975.79)
[12/01 19:33:42   1676s] End AAE Lib Interpolated Model. (MEM=3988.3 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/01 19:33:43   1690s] Total number of fetched objects 104239
[12/01 19:33:43   1690s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/01 19:33:43   1690s] End delay calculation. (MEM=4656.72 CPU=0:00:11.3 REAL=0:00:01.0)
[12/01 19:33:43   1690s] End delay calculation (fullDC). (MEM=4656.72 CPU=0:00:13.8 REAL=0:00:02.0)
[12/01 19:33:43   1690s] *** CDM Built up (cpu=0:00:17.1  real=0:00:02.0  mem= 4656.7M) ***
[12/01 19:33:43   1691s] *** IncrReplace #1 [finish] : cpu/real = 0:13:36.6/0:01:28.3 (9.3), totSession cpu/real = 0:28:11.8/0:17:31.4 (1.6), mem = 3971.7M
[12/01 19:33:43   1691s] 
[12/01 19:33:43   1691s] =============================================================================================
[12/01 19:33:43   1691s]  Step TAT Report for IncrReplace #1                                             20.15-s105_1
[12/01 19:33:43   1691s] =============================================================================================
[12/01 19:33:43   1691s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/01 19:33:43   1691s] ---------------------------------------------------------------------------------------------
[12/01 19:33:43   1691s] [ ExtractRC              ]      1   0:00:00.6  (   0.7 % )     0:00:00.6 /  0:00:00.6    1.0
[12/01 19:33:43   1691s] [ FullDelayCalc          ]      1   0:00:01.3  (   1.5 % )     0:00:01.3 /  0:00:13.8   10.3
[12/01 19:33:43   1691s] [ CellServerInit         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 19:33:43   1691s] [ LibAnalyzerInit        ]      1   0:00:00.6  (   0.6 % )     0:00:00.6 /  0:00:00.6    1.0
[12/01 19:33:43   1691s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 19:33:43   1691s] [ MISC                   ]          0:01:25.7  (  97.1 % )     0:01:25.7 /  0:13:21.5    9.3
[12/01 19:33:43   1691s] ---------------------------------------------------------------------------------------------
[12/01 19:33:43   1691s]  IncrReplace #1 TOTAL               0:01:28.3  ( 100.0 % )     0:01:28.3 /  0:13:36.6    9.3
[12/01 19:33:43   1691s] ---------------------------------------------------------------------------------------------
[12/01 19:33:43   1691s] 
[12/01 19:33:43   1693s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[12/01 19:33:43   1693s] **WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
[12/01 19:33:43   1693s] Deleting Lib Analyzer.
[12/01 19:33:43   1693s] Begin: GigaOpt DRV Optimization
[12/01 19:33:43   1693s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 16 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[12/01 19:33:43   1693s] *** DrvOpt #3 [begin] : totSession cpu/real = 0:28:13.7/0:17:32.1 (1.6), mem = 4003.7M
[12/01 19:33:43   1693s] Info: 36 multi-instantiated hierarchical instance nets excluded from IPO operation.
[12/01 19:33:43   1693s] Info: 0 don't touch net , 9 undriven nets excluded from IPO operation.
[12/01 19:33:44   1693s] Info: 27 io nets excluded
[12/01 19:33:44   1693s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[12/01 19:33:44   1693s] Type 'man IMPECO-560' for more detail.
[12/01 19:33:44   1693s] **WARN: (IMPOPT-3115):	Netlist is not uniquified, optimization will be ignoring nets around modules that are not uniquified.
[12/01 19:33:44   1693s] Type 'man IMPOPT-3115' for more detail.
[12/01 19:33:44   1693s] *Info: 9 ununiquified hinsts
[12/01 19:33:44   1693s] Info: 2 clock nets excluded from IPO operation.
[12/01 19:33:44   1693s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3921427.6
[12/01 19:33:44   1693s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/01 19:33:44   1693s] ### Creating PhyDesignMc. totSessionCpu=0:28:14 mem=4003.7M
[12/01 19:33:44   1693s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/01 19:33:44   1693s] OPERPROF: Starting DPlace-Init at level 1, MEM:4003.7M
[12/01 19:33:44   1693s] z: 2, totalTracks: 1
[12/01 19:33:44   1693s] z: 4, totalTracks: 1
[12/01 19:33:44   1693s] z: 6, totalTracks: 1
[12/01 19:33:44   1693s] #spOpts: N=180 minPadR=1.1 hrOri=1 hrSnap=1 
[12/01 19:33:44   1693s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4003.7M
[12/01 19:33:44   1693s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:4003.7M
[12/01 19:33:44   1693s] Core basic site is core7T
[12/01 19:33:44   1693s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:4003.7M
[12/01 19:33:44   1694s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.131, REAL:0.011, MEM:4227.7M
[12/01 19:33:44   1694s] Fast DP-INIT is on for default
[12/01 19:33:44   1694s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/01 19:33:44   1694s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.157, REAL:0.026, MEM:4227.7M
[12/01 19:33:44   1694s] OPERPROF:     Starting CMU at level 3, MEM:4227.7M
[12/01 19:33:44   1694s] OPERPROF:     Finished CMU at level 3, CPU:0.004, REAL:0.004, MEM:4227.7M
[12/01 19:33:44   1694s] 
[12/01 19:33:44   1694s] Bad Lib Cell Checking (CMU) is done! (0)
[12/01 19:33:44   1694s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.176, REAL:0.044, MEM:4227.7M
[12/01 19:33:44   1694s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:4227.7M
[12/01 19:33:44   1694s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.000, MEM:4227.7M
[12/01 19:33:44   1694s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=4227.7MB).
[12/01 19:33:44   1694s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.235, REAL:0.103, MEM:4227.7M
[12/01 19:33:44   1694s] TotalInstCnt at PhyDesignMc Initialization: 103,147
[12/01 19:33:44   1694s] ### Creating PhyDesignMc, finished. totSessionCpu=0:28:15 mem=4003.7M
[12/01 19:33:44   1694s] ### Creating RouteCongInterface, started
[12/01 19:33:44   1694s] 
[12/01 19:33:44   1694s] Creating Lib Analyzer ...
[12/01 19:33:44   1694s] Total number of usable buffers from Lib Analyzer: 1 ( BUFX1)
[12/01 19:33:44   1694s] Total number of usable inverters from Lib Analyzer: 6 ( INVX2 INVX1 INVX4 INVX8 INVX16 INVX32)
[12/01 19:33:44   1694s] Total number of usable delay cells from Lib Analyzer: 0 ()
[12/01 19:33:44   1694s] 
[12/01 19:33:44   1694s] {RT wc 0 6 6 {5 0} 1}
[12/01 19:33:44   1694s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:28:15 mem=4003.7M
[12/01 19:33:44   1694s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:28:15 mem=4003.7M
[12/01 19:33:44   1694s] Creating Lib Analyzer, finished. 
[12/01 19:33:44   1694s] 
[12/01 19:33:44   1694s] #optDebug:  {2, 1.000, 0.8500} {3, 0.784, 0.8500} {4, 0.567, 0.8500} {5, 0.135, 0.4353} {6, 0.135, 0.4353} 
[12/01 19:33:44   1694s] 
[12/01 19:33:44   1694s] #optDebug: {0, 1.000}
[12/01 19:33:44   1694s] ### Creating RouteCongInterface, finished
[12/01 19:33:44   1694s] {MG  {5 0 23.9 0.585875} }
[12/01 19:33:44   1694s] ### Creating LA Mngr. totSessionCpu=0:28:15 mem=4003.7M
[12/01 19:33:44   1694s] ### Creating LA Mngr, finished. totSessionCpu=0:28:15 mem=4003.7M
[12/01 19:33:45   1698s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:4410.1M
[12/01 19:33:45   1698s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:4410.1M
[12/01 19:33:46   1699s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 16 threads.
[12/01 19:33:46   1699s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:33:46   1699s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/01 19:33:46   1699s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/01 19:33:46   1699s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/01 19:33:46   1699s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/01 19:33:46   1699s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/01 19:33:46   1699s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 16 threads.
[12/01 19:33:46   1699s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/01 19:33:46   1699s] Info: violation cost 25.783134 (cap = 2.254928, tran = 23.528208, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/01 19:33:46   1699s] |    28|   179|    -0.87|    16|    16|    -0.15|     0|     0|     0|     0|    -1.70| -1483.73|       0|       0|       0| 74.65%|          |         |
[12/01 19:33:46   1701s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:33:46   1701s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:33:46   1701s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 16 threads.
[12/01 19:33:46   1701s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/01 19:33:46   1701s] Info: violation cost 0.805676 (cap = 0.721429, tran = 0.084247, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/01 19:33:46   1702s] |     1|     4|    -0.03|     7|     7|    -0.11|     0|     0|     0|     0|    -2.10| -1566.33|      28|      23|       3| 74.68%| 0:00:00.0|  5189.8M|
[12/01 19:33:46   1702s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:33:46   1702s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 16 threads.
[12/01 19:33:46   1702s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/01 19:33:46   1702s] Info: violation cost 0.309845 (cap = 0.309845, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/01 19:33:46   1703s] |     0|     0|     0.00|     3|     3|    -0.07|     0|     0|     0|     0|    -2.11| -1646.86|       7|       2|       1| 74.69%| 0:00:00.0|  5189.8M|
[12/01 19:33:47   1703s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:33:47   1703s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 16 threads.
[12/01 19:33:47   1703s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/01 19:33:47   1703s] Info: violation cost 0.064480 (cap = 0.064480, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/01 19:33:47   1703s] |     0|     0|     0.00|     1|     1|    -0.02|     0|     0|     0|     0|    -2.10| -1671.89|       3|       0|       0| 74.69%| 0:00:01.0|  5189.8M|
[12/01 19:33:47   1703s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/01 19:33:47   1703s] 
[12/01 19:33:47   1703s] ###############################################################################
[12/01 19:33:47   1703s] #
[12/01 19:33:47   1703s] #  Large fanout net report:  
[12/01 19:33:47   1703s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[12/01 19:33:47   1703s] #     - current density: 74.69
[12/01 19:33:47   1703s] #
[12/01 19:33:47   1703s] #  List of high fanout nets:
[12/01 19:33:47   1703s] #
[12/01 19:33:47   1703s] ###############################################################################
[12/01 19:33:47   1703s] Bottom Preferred Layer:
[12/01 19:33:47   1703s] +---------------+------------+----------+
[12/01 19:33:47   1703s] |     Layer     |   OPT_LA   |   Rule   |
[12/01 19:33:47   1703s] +---------------+------------+----------+
[12/01 19:33:47   1703s] | METAL5 (z=5)  |          1 | default  |
[12/01 19:33:47   1703s] +---------------+------------+----------+
[12/01 19:33:47   1703s] Via Pillar Rule:
[12/01 19:33:47   1703s]     None
[12/01 19:33:47   1703s] 
[12/01 19:33:47   1703s] 
[12/01 19:33:47   1703s] =======================================================================
[12/01 19:33:47   1703s]                 Reasons for remaining drv violations
[12/01 19:33:47   1703s] =======================================================================
[12/01 19:33:47   1703s] *info: Total 1 net(s) have violations which can't be fixed by DRV optimization.
[12/01 19:33:47   1703s] 
[12/01 19:33:47   1703s] MultiBuffering failure reasons
[12/01 19:33:47   1703s] ------------------------------------------------
[12/01 19:33:47   1703s] *info:     1 net(s): Could not be fixed because the gain is not enough.
[12/01 19:33:47   1703s] 
[12/01 19:33:47   1703s] 
[12/01 19:33:47   1703s] *** Finish DRV Fixing (cpu=0:00:05.0 real=0:00:02.0 mem=5189.8M) ***
[12/01 19:33:47   1703s] 
[12/01 19:33:47   1703s] Total-nets :: 104302, Stn-nets :: 81, ratio :: 0.0776591 %
[12/01 19:33:47   1703s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4049.0M
[12/01 19:33:47   1703s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.213, REAL:0.037, MEM:4040.5M
[12/01 19:33:47   1703s] TotalInstCnt at PhyDesignMc Destruction: 103,210
[12/01 19:33:47   1703s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3921427.6
[12/01 19:33:47   1703s] *** DrvOpt #3 [finish] : cpu/real = 0:00:10.1/0:00:03.2 (3.2), totSession cpu/real = 0:28:23.9/0:17:35.3 (1.6), mem = 4040.5M
[12/01 19:33:47   1703s] 
[12/01 19:33:47   1703s] =============================================================================================
[12/01 19:33:47   1703s]  Step TAT Report for DrvOpt #3                                                  20.15-s105_1
[12/01 19:33:47   1703s] =============================================================================================
[12/01 19:33:47   1703s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/01 19:33:47   1703s] ---------------------------------------------------------------------------------------------
[12/01 19:33:47   1703s] [ SlackTraversorInit     ]      1   0:00:00.3  (   8.0 % )     0:00:00.3 /  0:00:00.3    1.0
[12/01 19:33:47   1703s] [ LibAnalyzerInit        ]      1   0:00:00.1  (   2.1 % )     0:00:00.1 /  0:00:00.1    1.2
[12/01 19:33:47   1703s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 19:33:47   1703s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (  10.7 % )     0:00:00.3 /  0:00:00.8    2.4
[12/01 19:33:47   1703s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   5.6 % )     0:00:00.2 /  0:00:00.3    1.1
[12/01 19:33:47   1703s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 19:33:47   1703s] [ OptSingleIteration     ]      3   0:00:00.0  (   0.2 % )     0:00:00.5 /  0:00:03.3    6.6
[12/01 19:33:47   1703s] [ OptGetWeight           ]      5   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 19:33:47   1703s] [ OptEval                ]      5   0:00:00.2  (   7.5 % )     0:00:00.2 /  0:00:01.1    4.8
[12/01 19:33:47   1703s] [ OptCommit              ]      5   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.3
[12/01 19:33:47   1703s] [ IncrTimingUpdate       ]      5   0:00:00.2  (   5.1 % )     0:00:00.2 /  0:00:01.5    9.3
[12/01 19:33:47   1703s] [ PostCommitDelayUpdate  ]      5   0:00:00.0  (   1.0 % )     0:00:00.1 /  0:00:00.6    8.0
[12/01 19:33:47   1703s] [ IncrDelayCalc          ]     29   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.6   12.6
[12/01 19:33:47   1703s] [ DrvFindVioNets         ]      4   0:00:00.1  (   3.0 % )     0:00:00.1 /  0:00:00.7    7.7
[12/01 19:33:47   1703s] [ DrvComputeSummary      ]      4   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.4   10.7
[12/01 19:33:47   1703s] [ MISC                   ]          0:00:01.7  (  53.5 % )     0:00:01.7 /  0:00:04.3    2.5
[12/01 19:33:47   1703s] ---------------------------------------------------------------------------------------------
[12/01 19:33:47   1703s]  DrvOpt #3 TOTAL                    0:00:03.2  ( 100.0 % )     0:00:03.2 /  0:00:10.1    3.2
[12/01 19:33:47   1703s] ---------------------------------------------------------------------------------------------
[12/01 19:33:47   1703s] 
[12/01 19:33:47   1703s] End: GigaOpt DRV Optimization
[12/01 19:33:47   1703s] GigaOpt DRV: restore maxLocalDensity to 0.98
[12/01 19:33:47   1703s] **optDesign ... cpu = 0:19:08, real = 0:02:29, mem = 2358.3M, totSessionCpu=0:28:24 **
[12/01 19:33:47   1703s] *** Timing NOT met, worst failing slack is -2.102
[12/01 19:33:47   1703s] *** Check timing (0:00:00.1)
[12/01 19:33:47   1703s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/01 19:33:47   1703s] Deleting Lib Analyzer.
[12/01 19:33:47   1703s] Begin: GigaOpt Optimization in TNS mode
[12/01 19:33:47   1708s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.95 -maxLocalDensityForHardenOpt 0.92 -numThreads 16 -preCTS -lowEffort -pgMode all -nativePathGroupFlow -skipLowEffortCategoryOptimization -qftns -ftns -integratedAreaOpt -nonLegalPlaceEcoBumpRecoveryInTNSOpt -ipoTgtSlackCoef 0 -effTgtSlackCoef 0
[12/01 19:33:47   1708s] Info: 36 multi-instantiated hierarchical instance nets excluded from IPO operation.
[12/01 19:33:48   1708s] Info: 0 don't touch net , 9 undriven nets excluded from IPO operation.
[12/01 19:33:48   1708s] Info: 27 io nets excluded
[12/01 19:33:48   1708s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[12/01 19:33:48   1708s] Type 'man IMPECO-560' for more detail.
[12/01 19:33:48   1708s] **WARN: (IMPOPT-3115):	Netlist is not uniquified, optimization will be ignoring nets around modules that are not uniquified.
[12/01 19:33:48   1708s] Type 'man IMPOPT-3115' for more detail.
[12/01 19:33:48   1708s] *Info: 9 ununiquified hinsts
[12/01 19:33:48   1708s] Info: 2 clock nets excluded from IPO operation.
[12/01 19:33:48   1708s] *** TnsOpt #1 [begin] : totSession cpu/real = 0:28:28.6/0:17:36.3 (1.6), mem = 4008.5M
[12/01 19:33:48   1708s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3921427.7
[12/01 19:33:48   1708s] PhyDesignGrid: maxLocalDensity 0.95, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/01 19:33:48   1708s] ### Creating PhyDesignMc. totSessionCpu=0:28:29 mem=4008.5M
[12/01 19:33:48   1708s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/01 19:33:48   1708s] OPERPROF: Starting DPlace-Init at level 1, MEM:4008.5M
[12/01 19:33:48   1708s] z: 2, totalTracks: 1
[12/01 19:33:48   1708s] z: 4, totalTracks: 1
[12/01 19:33:48   1708s] z: 6, totalTracks: 1
[12/01 19:33:48   1708s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/01 19:33:48   1708s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4008.5M
[12/01 19:33:48   1708s] OPERPROF:     Starting CMU at level 3, MEM:4264.5M
[12/01 19:33:48   1708s] OPERPROF:     Finished CMU at level 3, CPU:0.004, REAL:0.004, MEM:4264.5M
[12/01 19:33:48   1708s] 
[12/01 19:33:48   1708s] Bad Lib Cell Checking (CMU) is done! (0)
[12/01 19:33:48   1708s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.051, REAL:0.044, MEM:4264.5M
[12/01 19:33:48   1708s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:4264.5M
[12/01 19:33:48   1708s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.000, MEM:4264.5M
[12/01 19:33:48   1708s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4264.5MB).
[12/01 19:33:48   1708s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.111, REAL:0.104, MEM:4264.5M
[12/01 19:33:48   1709s] TotalInstCnt at PhyDesignMc Initialization: 103,210
[12/01 19:33:48   1709s] ### Creating PhyDesignMc, finished. totSessionCpu=0:28:29 mem=4040.5M
[12/01 19:33:48   1709s] ### Creating RouteCongInterface, started
[12/01 19:33:48   1709s] 
[12/01 19:33:48   1709s] Creating Lib Analyzer ...
[12/01 19:33:48   1709s] Total number of usable buffers from Lib Analyzer: 1 ( BUFX1)
[12/01 19:33:48   1709s] Total number of usable inverters from Lib Analyzer: 6 ( INVX2 INVX1 INVX4 INVX8 INVX16 INVX32)
[12/01 19:33:48   1709s] Total number of usable delay cells from Lib Analyzer: 0 ()
[12/01 19:33:48   1709s] 
[12/01 19:33:48   1709s] {RT wc 0 6 6 {5 0} 1}
[12/01 19:33:48   1709s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:28:29 mem=4040.5M
[12/01 19:33:48   1709s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:28:29 mem=4040.5M
[12/01 19:33:48   1709s] Creating Lib Analyzer, finished. 
[12/01 19:33:48   1709s] 
[12/01 19:33:48   1709s] #optDebug:  {2, 1.000, 0.8500} {3, 0.784, 0.8500} {4, 0.567, 0.8500} {5, 0.135, 0.8500} {6, 0.135, 0.8500} 
[12/01 19:33:48   1709s] 
[12/01 19:33:48   1709s] #optDebug: {0, 1.000}
[12/01 19:33:48   1709s] ### Creating RouteCongInterface, finished
[12/01 19:33:48   1709s] {MG  {5 0 23.9 0.585875} }
[12/01 19:33:48   1709s] ### Creating LA Mngr. totSessionCpu=0:28:30 mem=4040.5M
[12/01 19:33:48   1709s] ### Creating LA Mngr, finished. totSessionCpu=0:28:30 mem=4040.5M
[12/01 19:33:50   1711s] *info: 27 io nets excluded
[12/01 19:33:50   1711s] *info: 2 clock nets excluded
[12/01 19:33:50   1711s] *info: 1 multi-driver net excluded.
[12/01 19:33:50   1711s] *info: 723 no-driver nets excluded.
[12/01 19:33:50   1711s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[12/01 19:33:50   1711s] Type 'man IMPECO-560' for more detail.
[12/01 19:33:50   1711s] **WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
[12/01 19:33:50   1711s] Type 'man IMPOPT-3213' for more detail.
[12/01 19:33:50   1711s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[12/01 19:33:50   1711s] Type 'man IMPECO-560' for more detail.
[12/01 19:33:50   1711s] **WARN: (IMPOPT-3115):	Netlist is not uniquified, optimization will be ignoring nets around modules that are not uniquified.
[12/01 19:33:50   1711s] Type 'man IMPOPT-3115' for more detail.
[12/01 19:33:50   1711s] *Info: 9 ununiquified hinsts
[12/01 19:33:50   1711s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.3921427.1
[12/01 19:33:50   1711s] PathGroup :  reg2reg  TargetSlack : 0 
[12/01 19:33:50   1712s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 16 threads.
[12/01 19:33:50   1712s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:33:50   1712s] ** GigaOpt Optimizer WNS Slack -2.102 TNS Slack -1671.889 Density 74.69
[12/01 19:33:50   1712s] Optimizer TNS Opt
[12/01 19:33:50   1712s] OptDebug: Start of Optimizer TNS Pass:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-2.102| -869.223|
|reg2reg   |-1.695|-1289.193|
|HEPG      |-1.695|-1289.193|
|All Paths |-2.102|-1671.889|
+----------+------+---------+

[12/01 19:33:50   1712s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:4446.8M
[12/01 19:33:50   1712s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.001, REAL:0.001, MEM:4446.8M
[12/01 19:33:50   1712s] Info: Begin MT loop @oiCellDelayCachingJob with 16 threads.
[12/01 19:33:50   1712s] Info: End MT loop @oiCellDelayCachingJob.
[12/01 19:33:50   1712s] Active Path Group: reg2reg  
[12/01 19:33:51   1712s] +--------+---------+---------+---------+---------+------------+--------+----------+---------+---------------------------------------+
[12/01 19:33:51   1712s] |  WNS   | All WNS |   TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|               End Point               |
[12/01 19:33:51   1712s] +--------+---------+---------+---------+---------+------------+--------+----------+---------+---------------------------------------+
[12/01 19:33:51   1712s] |  -1.695|   -2.102|-1289.193|-1671.889|   74.69%|   0:00:01.0| 4446.8M|        wc|  reg2reg| MAU_dut/B0/ram_reg[354]/D             |
[12/01 19:33:51   1713s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:33:51   1713s] |  -1.316|   -2.102| -880.477|-1389.070|   74.69%|   0:00:00.0| 5132.2M|        wc|  reg2reg| MAU_dut/B1/ram_reg[64]/D              |
[12/01 19:33:51   1714s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:33:51   1714s] |  -1.251|   -2.102| -840.337|-1362.254|   74.69%|   0:00:00.0| 5189.4M|        wc|  reg2reg| MAU_dut/B1/ram_reg[64]/D              |
[12/01 19:33:51   1715s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:33:51   1715s] |  -1.251|   -2.102| -654.288|-1236.291|   74.69%|   0:00:00.0| 5323.0M|        wc|  reg2reg| MAU_dut/B1/ram_reg[64]/D              |
[12/01 19:33:51   1715s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:33:51   1715s] |  -1.148|   -2.102| -636.304|-1224.842|   74.69%|   0:00:00.0| 5323.0M|        wc|  reg2reg| MAU_dut/B1/ram_reg[64]/D              |
[12/01 19:33:51   1716s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:33:51   1716s] |  -1.128|   -2.102| -616.617|-1212.761|   74.69%|   0:00:00.0| 5323.0M|        wc|  reg2reg| MAU_dut/B2/ram_reg[256]/D             |
[12/01 19:33:51   1717s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:33:51   1717s] |  -1.053|   -2.102| -578.015|-1187.065|   74.69%|   0:00:00.0| 5323.0M|        wc|  reg2reg| MAU_dut/B3/ram_reg[321]/D             |
[12/01 19:33:52   1718s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:33:52   1718s] |  -1.031|   -2.102| -548.767|-1168.707|   74.70%|   0:00:01.0| 5323.0M|        wc|  reg2reg| MAU_dut/B3/ram_reg[321]/D             |
[12/01 19:33:52   1718s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:33:52   1718s] |  -1.002|   -2.102| -567.975|-1181.957|   74.70%|   0:00:00.0| 5323.0M|        wc|  reg2reg| MAU_dut/B3/ram_reg[321]/D             |
[12/01 19:33:52   1719s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:33:52   1719s] |  -0.943|   -2.102| -550.252|-1170.399|   74.70%|   0:00:00.0| 5323.0M|        wc|  reg2reg| MAU_dut/B3/ram_reg[321]/D             |
[12/01 19:33:52   1720s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:33:52   1720s] |  -0.920|   -2.102| -501.871|-1140.110|   74.71%|   0:00:00.0| 5323.0M|        wc|  reg2reg| MAU_dut/B3/ram_reg[321]/D             |
[12/01 19:33:52   1721s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:33:52   1721s] |  -0.865|   -2.102| -457.630|-1110.076|   74.72%|   0:00:00.0| 5304.0M|        wc|  reg2reg| MAU_dut/B3/ram_reg[321]/D             |
[12/01 19:33:52   1721s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:33:52   1721s] |  -0.839|   -2.102| -411.989|-1082.434|   74.73%|   0:00:00.0| 5304.0M|        wc|  reg2reg| MAU_dut/B1/ram_reg[192]/D             |
[12/01 19:33:52   1722s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:33:52   1722s] |  -0.839|   -2.102| -377.084|-1057.439|   74.73%|   0:00:00.0| 5304.0M|        wc|  reg2reg| MAU_dut/B1/ram_reg[192]/D             |
[12/01 19:33:52   1723s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:33:52   1723s] |  -0.774|   -2.102| -366.943|-1050.414|   74.74%|   0:00:00.0| 5304.0M|        wc|  reg2reg| MAU_dut/B0/ram_reg[258]/D             |
[12/01 19:33:52   1724s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:33:52   1724s] |  -0.751|   -2.102| -324.386|-1025.821|   74.74%|   0:00:00.0| 5304.0M|        wc|  reg2reg| MAU_dut/B2/ram_reg[65]/D              |
[12/01 19:33:52   1725s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:33:52   1725s] |  -0.751|   -2.102| -316.036|-1019.068|   74.74%|   0:00:00.0| 5304.0M|        wc|  reg2reg| MAU_dut/B2/ram_reg[65]/D              |
[12/01 19:33:53   1725s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:33:53   1725s] |  -0.712|   -2.102| -323.177|-1023.998|   74.74%|   0:00:01.0| 5304.0M|        wc|  reg2reg| MAU_dut/B2/ram_reg[65]/D              |
[12/01 19:33:53   1726s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:33:53   1726s] |  -0.666|   -2.102| -296.268|-1007.057|   74.75%|   0:00:00.0| 5304.0M|        wc|  reg2reg| MAU_dut/B2/ram_reg[65]/D              |
[12/01 19:33:53   1727s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:33:53   1727s] |  -0.666|   -2.102| -276.962| -995.016|   74.75%|   0:00:00.0| 5304.0M|        wc|  reg2reg| MAU_dut/B2/ram_reg[65]/D              |
[12/01 19:33:53   1727s] |  -0.624|   -2.102| -272.892| -992.341|   74.76%|   0:00:00.0| 5304.0M|        wc|  reg2reg| MAU_dut/B2/ram_reg[65]/D              |
[12/01 19:33:53   1728s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:33:53   1728s] |  -0.613|   -2.102| -240.912| -973.647|   74.77%|   0:00:00.0| 5304.0M|        wc|  reg2reg| MAU_dut/B2/ram_reg[65]/D              |
[12/01 19:33:53   1729s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:33:53   1729s] |  -0.538|   -2.102| -229.814| -967.836|   74.77%|   0:00:00.0| 5304.0M|        wc|  reg2reg| MAU_dut/B1/ram_reg[320]/D             |
[12/01 19:33:53   1731s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:33:53   1731s] |  -0.538|   -2.102| -185.377| -943.341|   74.79%|   0:00:00.0| 5304.0M|        wc|  reg2reg| MAU_dut/B1/ram_reg[320]/D             |
[12/01 19:33:53   1731s] |  -0.504|   -2.102| -181.921| -941.352|   74.80%|   0:00:00.0| 5304.0M|        wc|  reg2reg| MAU_dut/B3/ram_reg[157]/D             |
[12/01 19:33:53   1732s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:33:53   1732s] |  -0.459|   -2.102| -160.330| -929.967|   74.81%|   0:00:00.0| 5304.0M|        wc|  reg2reg| MAU_dut/B1/ram_reg[263]/D             |
[12/01 19:33:54   1734s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:33:54   1734s] |  -0.439|   -2.100| -111.235| -895.588|   74.84%|   0:00:01.0| 5304.0M|        wc|  reg2reg| MAU_dut/B1/ram_reg[263]/D             |
[12/01 19:33:54   1735s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:33:54   1735s] |  -0.393|   -1.941|  -98.395| -888.112|   74.85%|   0:00:00.0| 5304.0M|        wc|  reg2reg| MAU_dut/B1/ram_reg[263]/D             |
[12/01 19:33:54   1736s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:33:54   1736s] |  -0.379|   -1.941|  -85.474| -880.380|   74.87%|   0:00:00.0| 5304.0M|        wc|  reg2reg| MAU_dut/B1/ram_reg[263]/D             |
[12/01 19:33:54   1737s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:33:54   1737s] |  -0.323|   -1.941|  -77.564| -875.643|   74.88%|   0:00:00.0| 5304.0M|        wc|  reg2reg| MAU_dut/B0/ram_reg[58]/D              |
[12/01 19:33:54   1738s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:33:54   1738s] |  -0.272|   -1.941|  -62.039| -865.664|   74.91%|   0:00:00.0| 5304.0M|        wc|  reg2reg| MAU_dut/B0/ram_reg[326]/D             |
[12/01 19:33:54   1740s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:33:54   1740s] |  -0.249|   -1.940|  -42.085| -848.577|   74.94%|   0:00:00.0| 5304.0M|        wc|  reg2reg| MAU_dut/B3/ram_reg[264]/D             |
[12/01 19:33:55   1741s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:33:55   1741s] |  -0.218|   -1.940|  -34.295| -844.129|   74.96%|   0:00:01.0| 5304.0M|        wc|  reg2reg| MAU_dut/B0/ram_reg[223]/D             |
[12/01 19:33:55   1742s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:33:55   1742s] |  -0.195|   -1.940|  -24.371| -837.198|   75.00%|   0:00:00.0| 5304.0M|        wc|  reg2reg| MAU_dut/B0/ram_reg[223]/D             |
[12/01 19:33:55   1744s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:33:55   1744s] |  -0.175|   -1.940|  -18.572| -829.198|   75.02%|   0:00:00.0| 5304.0M|        wc|  reg2reg| MAU_dut/B0/ram_reg[223]/D             |
[12/01 19:33:55   1745s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:33:55   1745s] |  -0.160|   -1.905|  -13.516| -820.036|   75.04%|   0:00:00.0| 5304.0M|        wc|  reg2reg| MAU_dut/B0/ram_reg[223]/D             |
[12/01 19:33:55   1747s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:33:55   1747s] |  -0.156|   -1.905|   -9.362| -814.054|   75.06%|   0:00:00.0| 5304.0M|        wc|  reg2reg| MAU_dut/B0/ram_reg[223]/D             |
[12/01 19:33:55   1747s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:33:55   1747s] |  -0.144|   -1.903|   -8.756| -814.463|   75.07%|   0:00:00.0| 5304.0M|        wc|  reg2reg| MAU_dut/B0/ram_reg[223]/D             |
[12/01 19:33:55   1748s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:33:55   1748s] |  -0.113|   -1.903|   -6.685| -810.609|   75.08%|   0:00:00.0| 5304.0M|        wc|  reg2reg| MAU_dut/B0/ram_reg[223]/D             |
[12/01 19:33:56   1749s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:33:56   1749s] |  -0.107|   -1.903|   -3.580| -806.996|   75.10%|   0:00:01.0| 5304.0M|        wc|  reg2reg| MAU_dut/B1/ram_reg[263]/D             |
[12/01 19:33:56   1750s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:33:56   1750s] |  -0.104|   -1.903|   -2.406| -804.011|   75.12%|   0:00:00.0| 5304.0M|        wc|  reg2reg| MAU_dut/B1/ram_reg[327]/D             |
[12/01 19:33:56   1751s] |  -0.093|   -1.903|   -1.846| -803.431|   75.13%|   0:00:00.0| 5304.0M|        wc|  reg2reg| MAU_dut/B0/ram_reg[223]/D             |
[12/01 19:33:56   1751s] |  -0.085|   -1.903|   -1.291| -802.533|   75.13%|   0:00:00.0| 5304.0M|        wc|  reg2reg| MAU_dut/B1/ram_reg[263]/D             |
[12/01 19:33:56   1752s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:33:56   1752s] |  -0.082|   -1.903|   -0.838| -801.933|   75.15%|   0:00:00.0| 5304.0M|        wc|  reg2reg| MAU_dut/B1/ram_reg[327]/D             |
[12/01 19:33:56   1752s] |  -0.059|   -1.903|   -0.640| -801.639|   75.16%|   0:00:00.0| 5304.0M|        wc|  reg2reg| MAU_dut/B1/ram_reg[287]/D             |
[12/01 19:33:56   1754s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:33:56   1754s] |  -0.044|   -1.903|   -0.112| -795.979|   75.19%|   0:00:00.0| 5304.0M|        wc|  reg2reg| MAU_dut/B1/ram_reg[327]/D             |
[12/01 19:33:56   1754s] |  -0.044|   -1.903|   -0.107| -795.979|   75.19%|   0:00:00.0| 5304.0M|        wc|  reg2reg| MAU_dut/B1/ram_reg[327]/D             |
[12/01 19:33:56   1754s] |  -0.044|   -1.903|   -0.107| -795.979|   75.19%|   0:00:00.0| 5304.0M|        wc|  reg2reg| MAU_dut/B1/ram_reg[327]/D             |
[12/01 19:33:56   1754s] +--------+---------+---------+---------+---------+------------+--------+----------+---------+---------------------------------------+
[12/01 19:33:56   1754s] 
[12/01 19:33:56   1754s] *** Finish Core Optimize Step (cpu=0:00:42.1 real=0:00:06.0 mem=5304.0M) ***
[12/01 19:33:56   1754s] 
[12/01 19:33:56   1754s] *** Finished Optimize Step Cumulative (cpu=0:00:42.2 real=0:00:06.0 mem=5304.0M) ***
[12/01 19:33:56   1754s] OptDebug: End of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-1.903|-795.979|
|reg2reg   |-0.044|  -0.107|
|HEPG      |-0.044|  -0.107|
|All Paths |-1.903|-795.979|
+----------+------+--------+

[12/01 19:33:56   1754s] ** GigaOpt Optimizer WNS Slack -1.903 TNS Slack -795.979 Density 75.19
[12/01 19:33:56   1754s] Placement Snapshot: Density distribution:
[12/01 19:33:56   1754s] [1.00 -  +++]: 0 (0.00%)
[12/01 19:33:56   1754s] [0.95 - 1.00]: 0 (0.00%)
[12/01 19:33:56   1754s] [0.90 - 0.95]: 0 (0.00%)
[12/01 19:33:56   1754s] [0.85 - 0.90]: 0 (0.00%)
[12/01 19:33:56   1754s] [0.80 - 0.85]: 0 (0.00%)
[12/01 19:33:56   1754s] [0.75 - 0.80]: 0 (0.00%)
[12/01 19:33:56   1754s] [0.70 - 0.75]: 0 (0.00%)
[12/01 19:33:56   1754s] [0.65 - 0.70]: 0 (0.00%)
[12/01 19:33:56   1754s] [0.60 - 0.65]: 4 (0.35%)
[12/01 19:33:56   1754s] [0.55 - 0.60]: 8 (0.69%)
[12/01 19:33:56   1754s] [0.50 - 0.55]: 8 (0.69%)
[12/01 19:33:56   1754s] [0.45 - 0.50]: 17 (1.47%)
[12/01 19:33:56   1754s] [0.40 - 0.45]: 23 (1.99%)
[12/01 19:33:56   1754s] [0.35 - 0.40]: 76 (6.57%)
[12/01 19:33:56   1754s] [0.30 - 0.35]: 359 (31.06%)
[12/01 19:33:56   1754s] [0.25 - 0.30]: 444 (38.41%)
[12/01 19:33:56   1754s] [0.20 - 0.25]: 188 (16.26%)
[12/01 19:33:56   1754s] [0.15 - 0.20]: 27 (2.34%)
[12/01 19:33:56   1754s] [0.10 - 0.15]: 2 (0.17%)
[12/01 19:33:56   1754s] [0.05 - 0.10]: 0 (0.00%)
[12/01 19:33:56   1754s] [0.00 - 0.05]: 0 (0.00%)
[12/01 19:33:56   1754s] Begin: Area Reclaim Optimization
[12/01 19:33:56   1754s] *** AreaOpt #2 [begin] : totSession cpu/real = 0:29:14.6/0:17:45.0 (1.6), mem = 5304.0M
[12/01 19:33:56   1754s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:5304.0M
[12/01 19:33:56   1754s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.001, REAL:0.001, MEM:5304.0M
[12/01 19:33:57   1755s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 16 threads.
[12/01 19:33:57   1755s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:33:57   1755s] Reclaim Optimization WNS Slack -1.903  TNS Slack -795.979 Density 75.19
[12/01 19:33:57   1755s] +---------+---------+--------+--------+------------+--------+
[12/01 19:33:57   1755s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[12/01 19:33:57   1755s] +---------+---------+--------+--------+------------+--------+
[12/01 19:33:57   1755s] |   75.19%|        -|  -1.903|-795.979|   0:00:00.0| 5304.0M|
[12/01 19:33:57   1755s] #optDebug: <stH: 3.9200 MiSeL: 160.1280>
[12/01 19:33:57   1755s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:33:57   1755s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:33:57   1756s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:33:57   1756s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:33:57   1757s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:33:57   1757s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:33:57   1758s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:33:57   1759s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:33:58   1759s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:33:58   1760s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:33:58   1763s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:33:58   1764s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:33:59   1767s] |   74.92%|      504|  -1.746|-731.099|   0:00:02.0| 5304.0M|
[12/01 19:33:59   1767s] |   74.92%|        0|  -1.746|-731.099|   0:00:00.0| 5304.0M|
[12/01 19:33:59   1767s] +---------+---------+--------+--------+------------+--------+
[12/01 19:33:59   1767s] Reclaim Optimization End WNS Slack -1.746  TNS Slack -731.100 Density 74.92
[12/01 19:33:59   1767s] 
[12/01 19:33:59   1767s] ** Summary: Restruct = 0 Buffer Deletion = 196 Declone = 345 Resize = 0 **
[12/01 19:33:59   1767s] --------------------------------------------------------------
[12/01 19:33:59   1767s] |                                   | Total     | Sequential |
[12/01 19:33:59   1767s] --------------------------------------------------------------
[12/01 19:33:59   1767s] | Num insts resized                 |       0  |       0    |
[12/01 19:33:59   1767s] | Num insts undone                  |       0  |       0    |
[12/01 19:33:59   1767s] | Num insts Downsized               |       0  |       0    |
[12/01 19:33:59   1767s] | Num insts Samesized               |       0  |       0    |
[12/01 19:33:59   1767s] | Num insts Upsized                 |       0  |       0    |
[12/01 19:33:59   1767s] | Num multiple commits+uncommits    |       0  |       -    |
[12/01 19:33:59   1767s] --------------------------------------------------------------
[12/01 19:33:59   1767s] Bottom Preferred Layer:
[12/01 19:33:59   1767s]     None
[12/01 19:33:59   1767s] Via Pillar Rule:
[12/01 19:33:59   1767s]     None
[12/01 19:33:59   1767s] End: Core Area Reclaim Optimization (cpu = 0:00:12.6) (real = 0:00:03.0) **
[12/01 19:33:59   1767s] *** AreaOpt #2 [finish] : cpu/real = 0:00:12.6/0:00:02.4 (5.3), totSession cpu/real = 0:29:27.3/0:17:47.4 (1.7), mem = 5304.0M
[12/01 19:33:59   1767s] 
[12/01 19:33:59   1767s] =============================================================================================
[12/01 19:33:59   1767s]  Step TAT Report for AreaOpt #2                                                 20.15-s105_1
[12/01 19:33:59   1767s] =============================================================================================
[12/01 19:33:59   1767s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/01 19:33:59   1767s] ---------------------------------------------------------------------------------------------
[12/01 19:33:59   1767s] [ SlackTraversorInit     ]      1   0:00:00.3  (  10.8 % )     0:00:00.3 /  0:00:00.3    1.0
[12/01 19:33:59   1767s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 19:33:59   1767s] [ OptSingleIteration     ]      2   0:00:00.2  (   7.3 % )     0:00:01.7 /  0:00:11.9    7.0
[12/01 19:33:59   1767s] [ OptGetWeight           ]    147   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 19:33:59   1767s] [ OptEval                ]    147   0:00:00.5  (  21.7 % )     0:00:00.5 /  0:00:06.3   12.1
[12/01 19:33:59   1767s] [ OptCommit              ]    147   0:00:00.2  (   7.2 % )     0:00:00.2 /  0:00:00.2    1.1
[12/01 19:33:59   1767s] [ IncrTimingUpdate       ]     49   0:00:00.6  (  26.3 % )     0:00:00.6 /  0:00:04.0    6.4
[12/01 19:33:59   1767s] [ PostCommitDelayUpdate  ]    147   0:00:00.1  (   3.4 % )     0:00:00.2 /  0:00:01.2    6.5
[12/01 19:33:59   1767s] [ IncrDelayCalc          ]    213   0:00:00.1  (   4.5 % )     0:00:00.1 /  0:00:01.1   10.6
[12/01 19:33:59   1767s] [ MISC                   ]          0:00:00.4  (  18.6 % )     0:00:00.4 /  0:00:00.5    1.1
[12/01 19:33:59   1767s] ---------------------------------------------------------------------------------------------
[12/01 19:33:59   1767s]  AreaOpt #2 TOTAL                   0:00:02.4  ( 100.0 % )     0:00:02.4 /  0:00:12.6    5.3
[12/01 19:33:59   1767s] ---------------------------------------------------------------------------------------------
[12/01 19:33:59   1767s] 
[12/01 19:33:59   1767s] End: Area Reclaim Optimization (cpu=0:00:13, real=0:00:03, mem=5132.98M, totSessionCpu=0:29:27).
[12/01 19:33:59   1767s] Placement Snapshot: Density distribution:
[12/01 19:33:59   1767s] [1.00 -  +++]: 0 (0.00%)
[12/01 19:33:59   1767s] [0.95 - 1.00]: 0 (0.00%)
[12/01 19:33:59   1767s] [0.90 - 0.95]: 0 (0.00%)
[12/01 19:33:59   1767s] [0.85 - 0.90]: 0 (0.00%)
[12/01 19:33:59   1767s] [0.80 - 0.85]: 0 (0.00%)
[12/01 19:33:59   1767s] [0.75 - 0.80]: 0 (0.00%)
[12/01 19:33:59   1767s] [0.70 - 0.75]: 0 (0.00%)
[12/01 19:33:59   1767s] [0.65 - 0.70]: 2 (0.17%)
[12/01 19:33:59   1767s] [0.60 - 0.65]: 2 (0.17%)
[12/01 19:33:59   1767s] [0.55 - 0.60]: 8 (0.69%)
[12/01 19:33:59   1767s] [0.50 - 0.55]: 11 (0.95%)
[12/01 19:33:59   1767s] [0.45 - 0.50]: 18 (1.56%)
[12/01 19:33:59   1767s] [0.40 - 0.45]: 26 (2.25%)
[12/01 19:33:59   1767s] [0.35 - 0.40]: 85 (7.35%)
[12/01 19:33:59   1767s] [0.30 - 0.35]: 372 (32.18%)
[12/01 19:33:59   1767s] [0.25 - 0.30]: 429 (37.11%)
[12/01 19:33:59   1767s] [0.20 - 0.25]: 176 (15.22%)
[12/01 19:33:59   1767s] [0.15 - 0.20]: 26 (2.25%)
[12/01 19:33:59   1767s] [0.10 - 0.15]: 1 (0.09%)
[12/01 19:33:59   1767s] [0.05 - 0.10]: 0 (0.00%)
[12/01 19:33:59   1767s] [0.00 - 0.05]: 0 (0.00%)
[12/01 19:33:59   1767s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.3921427.1
[12/01 19:33:59   1767s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.3921427.1
[12/01 19:33:59   1767s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 16 threads.
[12/01 19:33:59   1767s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:33:59   1767s] ** GigaOpt Optimizer WNS Slack -1.746 TNS Slack -731.100 Density 74.92
[12/01 19:33:59   1767s] OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-1.746|-731.096|
|reg2reg   |-0.044|  -0.120|
|HEPG      |-0.044|  -0.120|
|All Paths |-1.746|-731.100|
+----------+------+--------+

[12/01 19:33:59   1767s] Bottom Preferred Layer:
[12/01 19:33:59   1767s]     None
[12/01 19:33:59   1767s] Via Pillar Rule:
[12/01 19:33:59   1767s]     None
[12/01 19:33:59   1767s] 
[12/01 19:33:59   1767s] *** Finish pre-CTS Setup Fixing (cpu=0:00:55.7 real=0:00:09.0 mem=5133.0M) ***
[12/01 19:33:59   1767s] 
[12/01 19:33:59   1767s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.3921427.1
[12/01 19:33:59   1767s] Total-nets :: 104540, Stn-nets :: 2305, ratio :: 2.2049 %
[12/01 19:33:59   1767s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4721.1M
[12/01 19:33:59   1767s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.237, REAL:0.054, MEM:4040.6M
[12/01 19:33:59   1767s] TotalInstCnt at PhyDesignMc Destruction: 103,448
[12/01 19:33:59   1767s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3921427.7
[12/01 19:33:59   1767s] *** TnsOpt #1 [finish] : cpu/real = 0:00:59.3/0:00:11.5 (5.2), totSession cpu/real = 0:29:27.9/0:17:47.7 (1.7), mem = 4040.6M
[12/01 19:33:59   1767s] 
[12/01 19:33:59   1767s] =============================================================================================
[12/01 19:33:59   1767s]  Step TAT Report for TnsOpt #1                                                  20.15-s105_1
[12/01 19:33:59   1767s] =============================================================================================
[12/01 19:33:59   1767s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/01 19:33:59   1767s] ---------------------------------------------------------------------------------------------
[12/01 19:33:59   1767s] [ AreaOpt                ]      1   0:00:02.4  (  21.0 % )     0:00:02.4 /  0:00:12.6    5.3
[12/01 19:33:59   1767s] [ RefinePlace            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 19:33:59   1767s] [ SlackTraversorInit     ]      2   0:00:00.5  (   4.6 % )     0:00:00.5 /  0:00:00.5    1.0
[12/01 19:33:59   1767s] [ LibAnalyzerInit        ]      1   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    1.0
[12/01 19:33:59   1767s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 19:33:59   1767s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   3.0 % )     0:00:00.3 /  0:00:00.7    2.0
[12/01 19:33:59   1767s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   1.5 % )     0:00:00.2 /  0:00:00.3    1.1
[12/01 19:33:59   1767s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 19:33:59   1767s] [ TransformInit          ]      1   0:00:01.7  (  14.8 % )     0:00:01.7 /  0:00:02.4    1.4
[12/01 19:33:59   1767s] [ OptimizationStep       ]      1   0:00:00.3  (   2.3 % )     0:00:05.9 /  0:00:42.2    7.2
[12/01 19:33:59   1767s] [ OptSingleIteration     ]     48   0:00:00.1  (   0.6 % )     0:00:05.6 /  0:00:41.6    7.4
[12/01 19:33:59   1767s] [ OptGetWeight           ]     48   0:00:00.5  (   4.3 % )     0:00:00.5 /  0:00:00.5    1.0
[12/01 19:33:59   1767s] [ OptEval                ]     48   0:00:02.6  (  22.5 % )     0:00:02.6 /  0:00:21.9    8.5
[12/01 19:33:59   1767s] [ OptCommit              ]     48   0:00:00.3  (   2.6 % )     0:00:00.3 /  0:00:00.3    1.1
[12/01 19:33:59   1767s] [ IncrTimingUpdate       ]     51   0:00:01.6  (  13.8 % )     0:00:01.6 /  0:00:14.9    9.5
[12/01 19:33:59   1767s] [ PostCommitDelayUpdate  ]     48   0:00:00.2  (   1.5 % )     0:00:00.4 /  0:00:02.8    7.1
[12/01 19:33:59   1767s] [ IncrDelayCalc          ]    346   0:00:00.2  (   2.0 % )     0:00:00.2 /  0:00:02.7   11.9
[12/01 19:33:59   1767s] [ SetupOptGetWorkingSet  ]    121   0:00:00.2  (   1.5 % )     0:00:00.2 /  0:00:00.8    4.8
[12/01 19:33:59   1767s] [ SetupOptGetActiveNode  ]    121   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 19:33:59   1767s] [ SetupOptSlackGraph     ]     48   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.2    8.0
[12/01 19:33:59   1767s] [ MISC                   ]          0:00:00.3  (   3.0 % )     0:00:00.3 /  0:00:00.6    1.7
[12/01 19:33:59   1767s] ---------------------------------------------------------------------------------------------
[12/01 19:33:59   1767s]  TnsOpt #1 TOTAL                    0:00:11.5  ( 100.0 % )     0:00:11.5 /  0:00:59.3    5.2
[12/01 19:33:59   1767s] ---------------------------------------------------------------------------------------------
[12/01 19:33:59   1767s] 
[12/01 19:33:59   1767s] End: GigaOpt Optimization in TNS mode
[12/01 19:34:00   1768s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4040.6M
[12/01 19:34:00   1768s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.044, REAL:0.040, MEM:4264.6M
[12/01 19:34:00   1768s] **INFO: Flow update: Design is easy to close.
[12/01 19:34:00   1768s] *** IncrReplace #2 [begin] : totSession cpu/real = 0:29:28.9/0:17:48.8 (1.7), mem = 4040.6M
[12/01 19:34:00   1768s] 
[12/01 19:34:00   1768s] *** Start incrementalPlace ***
[12/01 19:34:00   1768s] User Input Parameters:
[12/01 19:34:00   1768s] - Congestion Driven    : On
[12/01 19:34:00   1768s] - Timing Driven        : On
[12/01 19:34:00   1768s] - Area-Violation Based : On
[12/01 19:34:00   1768s] - Start Rollback Level : -5
[12/01 19:34:00   1768s] - Legalized            : On
[12/01 19:34:00   1768s] - Window Based         : Off
[12/01 19:34:00   1768s] - eDen incr mode       : Off
[12/01 19:34:00   1768s] - Small incr mode      : Off
[12/01 19:34:00   1768s] 
[12/01 19:34:00   1768s] no activity file in design. spp won't run.
[12/01 19:34:00   1768s] 
[12/01 19:34:00   1768s] TimeStamp Deleting Cell Server Begin ...
[12/01 19:34:00   1768s] Deleting Lib Analyzer.
[12/01 19:34:00   1768s] 
[12/01 19:34:00   1768s] TimeStamp Deleting Cell Server End ...
[12/01 19:34:00   1768s] No Views given, use default active views for adaptive view pruning
[12/01 19:34:00   1768s] SKP will enable view:
[12/01 19:34:00   1768s]   wc
[12/01 19:34:00   1768s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:4040.6M
[12/01 19:34:00   1768s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.017, REAL:0.019, MEM:4040.6M
[12/01 19:34:00   1768s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:4040.6M
[12/01 19:34:00   1768s] Starting Early Global Route congestion estimation: mem = 4040.6M
[12/01 19:34:00   1768s] (I)       Started Import and model ( Curr Mem: 4040.62 MB )
[12/01 19:34:00   1768s] (I)       Started Create place DB ( Curr Mem: 4040.62 MB )
[12/01 19:34:00   1768s] (I)       Started Import place data ( Curr Mem: 4040.62 MB )
[12/01 19:34:00   1768s] (I)       Started Read instances and placement ( Curr Mem: 4040.62 MB )
[12/01 19:34:00   1769s] (I)       Finished Read instances and placement ( CPU: 0.06 sec, Real: 0.07 sec, Curr Mem: 4070.38 MB )
[12/01 19:34:00   1769s] (I)       Started Read nets ( Curr Mem: 4070.38 MB )
[12/01 19:34:00   1769s] (I)       Finished Read nets ( CPU: 0.14 sec, Real: 0.16 sec, Curr Mem: 4101.38 MB )
[12/01 19:34:00   1769s] (I)       Finished Import place data ( CPU: 0.21 sec, Real: 0.22 sec, Curr Mem: 4101.38 MB )
[12/01 19:34:00   1769s] (I)       Finished Create place DB ( CPU: 0.21 sec, Real: 0.22 sec, Curr Mem: 4101.38 MB )
[12/01 19:34:00   1769s] (I)       Started Create route DB ( Curr Mem: 4101.38 MB )
[12/01 19:34:00   1769s] (I)       == Non-default Options ==
[12/01 19:34:00   1769s] (I)       Maximum routing layer                              : 6
[12/01 19:34:00   1769s] (I)       Number of threads                                  : 16
[12/01 19:34:00   1769s] (I)       Use non-blocking free Dbs wires                    : false
[12/01 19:34:00   1769s] (I)       Method to set GCell size                           : row
[12/01 19:34:00   1769s] (I)       Counted 3079 PG shapes. We will not process PG shapes layer by layer.
[12/01 19:34:00   1769s] (I)       Started Import route data (16T) ( Curr Mem: 4101.38 MB )
[12/01 19:34:00   1769s] (I)       ============== Pin Summary ==============
[12/01 19:34:00   1769s] (I)       +-------+--------+---------+------------+
[12/01 19:34:00   1769s] (I)       | Layer | # pins | % total |      Group |
[12/01 19:34:00   1769s] (I)       +-------+--------+---------+------------+
[12/01 19:34:00   1769s] (I)       |     1 | 307166 |   99.95 |        Pin |
[12/01 19:34:00   1769s] (I)       |     2 |     99 |    0.03 | Pin access |
[12/01 19:34:00   1769s] (I)       |     3 |      0 |    0.00 | Pin access |
[12/01 19:34:00   1769s] (I)       |     4 |      0 |    0.00 |      Upper |
[12/01 19:34:00   1769s] (I)       |     5 |      0 |    0.00 |      Upper |
[12/01 19:34:00   1769s] (I)       |     6 |     54 |    0.02 |      Upper |
[12/01 19:34:00   1769s] (I)       +-------+--------+---------+------------+
[12/01 19:34:00   1769s] (I)       Use row-based GCell size
[12/01 19:34:00   1769s] (I)       Use row-based GCell align
[12/01 19:34:00   1769s] (I)       GCell unit size   : 7840
[12/01 19:34:00   1769s] (I)       GCell multiplier  : 1
[12/01 19:34:00   1769s] (I)       GCell row height  : 7840
[12/01 19:34:00   1769s] (I)       Actual row height : 7840
[12/01 19:34:00   1769s] (I)       GCell align ref   : 507360 507360
[12/01 19:34:00   1769s] [NR-eGR] Track table information for default rule: 
[12/01 19:34:00   1769s] [NR-eGR] METAL1 has no routable track
[12/01 19:34:00   1769s] [NR-eGR] METAL2 has single uniform track structure
[12/01 19:34:00   1769s] [NR-eGR] METAL3 has single uniform track structure
[12/01 19:34:00   1769s] [NR-eGR] METAL4 has single uniform track structure
[12/01 19:34:00   1769s] [NR-eGR] METAL5 has single uniform track structure
[12/01 19:34:00   1769s] [NR-eGR] METAL6 has single uniform track structure
[12/01 19:34:00   1769s] (I)       ============== Default via ===============
[12/01 19:34:00   1769s] (I)       +---+------------------+-----------------+
[12/01 19:34:00   1769s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut |
[12/01 19:34:00   1769s] (I)       +---+------------------+-----------------+
[12/01 19:34:00   1769s] (I)       | 1 |    4  VIA12_VV   |    4  VIA12_VV  |
[12/01 19:34:00   1769s] (I)       | 2 |    5  VIA2       |    5  VIA2      |
[12/01 19:34:00   1769s] (I)       | 3 |    8  VIA3       |    8  VIA3      |
[12/01 19:34:00   1769s] (I)       | 4 |   11  VIA4       |   11  VIA4      |
[12/01 19:34:00   1769s] (I)       | 5 |   14  VIA5       |   14  VIA5      |
[12/01 19:34:00   1769s] (I)       +---+------------------+-----------------+
[12/01 19:34:00   1769s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 4101.38 MB )
[12/01 19:34:00   1769s] (I)       Started Read routing blockages ( Curr Mem: 4101.38 MB )
[12/01 19:34:00   1769s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4101.38 MB )
[12/01 19:34:00   1769s] (I)       Started Read instance blockages ( Curr Mem: 4101.38 MB )
[12/01 19:34:00   1769s] (I)       Finished Read instance blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4101.38 MB )
[12/01 19:34:00   1769s] (I)       Started Read PG blockages ( Curr Mem: 4101.38 MB )
[12/01 19:34:00   1769s] [NR-eGR] Read 3434 PG shapes
[12/01 19:34:00   1769s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4101.38 MB )
[12/01 19:34:00   1769s] (I)       Started Read boundary cut boxes ( Curr Mem: 4101.38 MB )
[12/01 19:34:00   1769s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4101.38 MB )
[12/01 19:34:00   1769s] [NR-eGR] #Routing Blockages  : 0
[12/01 19:34:00   1769s] [NR-eGR] #Instance Blockages : 23024
[12/01 19:34:00   1769s] [NR-eGR] #PG Blockages       : 3434
[12/01 19:34:00   1769s] [NR-eGR] #Halo Blockages     : 0
[12/01 19:34:00   1769s] [NR-eGR] #Boundary Blockages : 0
[12/01 19:34:00   1769s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4101.38 MB )
[12/01 19:34:00   1769s] (I)       Started Read blackboxes ( Curr Mem: 4101.38 MB )
[12/01 19:34:00   1769s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/01 19:34:00   1769s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4101.38 MB )
[12/01 19:34:00   1769s] (I)       Started Read prerouted ( Curr Mem: 4101.38 MB )
[12/01 19:34:01   1769s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/01 19:34:01   1769s] (I)       Finished Read prerouted ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 4101.38 MB )
[12/01 19:34:01   1769s] (I)       Started Read unlegalized nets ( Curr Mem: 4101.38 MB )
[12/01 19:34:01   1769s] (I)       Finished Read unlegalized nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4101.38 MB )
[12/01 19:34:01   1769s] (I)       Started Read nets ( Curr Mem: 4101.38 MB )
[12/01 19:34:01   1769s] [NR-eGR] Read numTotalNets=104540  numIgnoredNets=0
[12/01 19:34:01   1769s] (I)       Finished Read nets ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 4126.10 MB )
[12/01 19:34:01   1769s] (I)       Started Set up via pillars ( Curr Mem: 4126.10 MB )
[12/01 19:34:01   1769s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4126.10 MB )
[12/01 19:34:01   1769s] (I)       early_global_route_priority property id does not exist.
[12/01 19:34:01   1769s] (I)       Started Initialize 3D grid graph ( Curr Mem: 4126.10 MB )
[12/01 19:34:01   1769s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4126.10 MB )
[12/01 19:34:01   1769s] (I)       Model blockages into capacity
[12/01 19:34:01   1769s] (I)       Read Num Blocks=26458  Num Prerouted Wires=0  Num CS=0
[12/01 19:34:01   1769s] (I)       Started Initialize 3D capacity ( Curr Mem: 4126.10 MB )
[12/01 19:34:01   1769s] (I)       Layer 1 (V) : #blockages 19782 : #preroutes 0
[12/01 19:34:01   1769s] (I)       Layer 2 (H) : #blockages 5764 : #preroutes 0
[12/01 19:34:01   1769s] (I)       Layer 3 (V) : #blockages 768 : #preroutes 0
[12/01 19:34:01   1769s] (I)       Layer 4 (H) : #blockages 82 : #preroutes 0
[12/01 19:34:01   1769s] (I)       Layer 5 (V) : #blockages 62 : #preroutes 0
[12/01 19:34:01   1769s] (I)       Finished Initialize 3D capacity ( CPU: 0.04 sec, Real: 0.05 sec, Curr Mem: 4126.10 MB )
[12/01 19:34:01   1769s] (I)       -- layer congestion ratio --
[12/01 19:34:01   1769s] (I)       Layer 1 : 0.100000
[12/01 19:34:01   1769s] (I)       Layer 2 : 0.700000
[12/01 19:34:01   1769s] (I)       Layer 3 : 0.700000
[12/01 19:34:01   1769s] (I)       Layer 4 : 0.700000
[12/01 19:34:01   1769s] (I)       Layer 5 : 0.700000
[12/01 19:34:01   1769s] (I)       Layer 6 : 0.700000
[12/01 19:34:01   1769s] (I)       ----------------------------
[12/01 19:34:01   1769s] (I)       Number of ignored nets                =      0
[12/01 19:34:01   1769s] (I)       Number of connected nets              =      0
[12/01 19:34:01   1769s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[12/01 19:34:01   1769s] (I)       Number of clock nets                  =      2.  Ignored: No
[12/01 19:34:01   1769s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/01 19:34:01   1769s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/01 19:34:01   1769s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/01 19:34:01   1769s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/01 19:34:01   1769s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/01 19:34:01   1769s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/01 19:34:01   1769s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/01 19:34:01   1769s] (I)       Finished Import route data (16T) ( CPU: 0.15 sec, Real: 0.16 sec, Curr Mem: 4126.10 MB )
[12/01 19:34:01   1769s] (I)       Finished Create route DB ( CPU: 0.15 sec, Real: 0.16 sec, Curr Mem: 4126.10 MB )
[12/01 19:34:01   1769s] (I)       Started Read aux data ( Curr Mem: 4126.10 MB )
[12/01 19:34:01   1769s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4126.10 MB )
[12/01 19:34:01   1769s] (I)       Started Others data preparation ( Curr Mem: 4126.10 MB )
[12/01 19:34:01   1769s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/01 19:34:01   1769s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 4126.10 MB )
[12/01 19:34:01   1769s] (I)       Started Create route kernel ( Curr Mem: 4126.10 MB )
[12/01 19:34:01   1769s] (I)       Ndr track 0 does not exist
[12/01 19:34:01   1769s] (I)       ---------------------Grid Graph Info--------------------
[12/01 19:34:01   1769s] (I)       Routing area        : (0, 0) - (3674080, 3664000)
[12/01 19:34:01   1769s] (I)       Core area           : (507360, 507360) - (3167360, 3157280)
[12/01 19:34:01   1769s] (I)       Site width          :  1120  (dbu)
[12/01 19:34:01   1769s] (I)       Row height          :  7840  (dbu)
[12/01 19:34:01   1769s] (I)       GCell row height    :  7840  (dbu)
[12/01 19:34:01   1769s] (I)       GCell width         :  7840  (dbu)
[12/01 19:34:01   1769s] (I)       GCell height        :  7840  (dbu)
[12/01 19:34:01   1769s] (I)       Grid                :   468   467     6
[12/01 19:34:01   1769s] (I)       Layer numbers       :     1     2     3     4     5     6
[12/01 19:34:01   1769s] (I)       Vertical capacity   :     0  7840     0  7840     0  7840
[12/01 19:34:01   1769s] (I)       Horizontal capacity :     0     0  7840     0  7840     0
[12/01 19:34:01   1769s] (I)       Default wire width  :   460   560   560   560   560   880
[12/01 19:34:01   1769s] (I)       Default wire space  :   460   560   560   560   560   920
[12/01 19:34:01   1769s] (I)       Default wire pitch  :   920  1120  1120  1120  1120  1800
[12/01 19:34:01   1769s] (I)       Default pitch size  :   920  1120  1120  1120  1120  2240
[12/01 19:34:01   1769s] (I)       First track coord   :     0   560   560   560   560  1680
[12/01 19:34:01   1769s] (I)       Num tracks per GCell:  8.52  7.00  7.00  7.00  7.00  3.50
[12/01 19:34:01   1769s] (I)       Total num of tracks :     0  3280  3271  3280  3271  1640
[12/01 19:34:01   1769s] (I)       Num of masks        :     1     1     1     1     1     1
[12/01 19:34:01   1769s] (I)       Num of trim masks   :     0     0     0     0     0     0
[12/01 19:34:01   1769s] (I)       --------------------------------------------------------
[12/01 19:34:01   1769s] 
[12/01 19:34:01   1769s] [NR-eGR] ============ Routing rule table ============
[12/01 19:34:01   1769s] [NR-eGR] Rule id: 0  Nets: 104494 
[12/01 19:34:01   1769s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/01 19:34:01   1769s] (I)       Pitch:  L1=920  L2=1120  L3=1120  L4=1120  L5=1120  L6=2240
[12/01 19:34:01   1769s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/01 19:34:01   1769s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/01 19:34:01   1769s] [NR-eGR] ========================================
[12/01 19:34:01   1769s] [NR-eGR] 
[12/01 19:34:01   1769s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/01 19:34:01   1769s] (I)       blocked tracks on layer2 : = 410617 / 1531760 (26.81%)
[12/01 19:34:01   1769s] (I)       blocked tracks on layer3 : = 273988 / 1530828 (17.90%)
[12/01 19:34:01   1769s] (I)       blocked tracks on layer4 : = 336527 / 1531760 (21.97%)
[12/01 19:34:01   1769s] (I)       blocked tracks on layer5 : = 330885 / 1530828 (21.61%)
[12/01 19:34:01   1769s] (I)       blocked tracks on layer6 : = 156047 / 765880 (20.37%)
[12/01 19:34:01   1769s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4126.10 MB )
[12/01 19:34:01   1769s] (I)       Finished Import and model ( CPU: 0.38 sec, Real: 0.40 sec, Curr Mem: 4126.10 MB )
[12/01 19:34:01   1769s] (I)       Reset routing kernel
[12/01 19:34:01   1769s] (I)       Started Global Routing ( Curr Mem: 4126.10 MB )
[12/01 19:34:01   1769s] (I)       Started Initialization ( Curr Mem: 4126.10 MB )
[12/01 19:34:01   1769s] (I)       totalPins=307218  totalGlobalPin=294929 (96.00%)
[12/01 19:34:01   1769s] (I)       Finished Initialization ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 4126.10 MB )
[12/01 19:34:01   1769s] (I)       Started Net group 1 ( Curr Mem: 4126.10 MB )
[12/01 19:34:01   1769s] (I)       Started Generate topology (16T) ( Curr Mem: 4126.10 MB )
[12/01 19:34:01   1769s] (I)       Finished Generate topology (16T) ( CPU: 0.07 sec, Real: 0.03 sec, Curr Mem: 4126.10 MB )
[12/01 19:34:01   1769s] (I)       total 2D Cap : 5429314 = (2467631 H, 2961683 V)
[12/01 19:34:01   1769s] [NR-eGR] Layer group 1: route 104494 net(s) in layer range [2, 6]
[12/01 19:34:01   1769s] (I)       
[12/01 19:34:01   1769s] (I)       ============  Phase 1a Route ============
[12/01 19:34:01   1769s] (I)       Started Phase 1a ( Curr Mem: 4126.10 MB )
[12/01 19:34:01   1769s] (I)       Started Pattern routing (16T) ( Curr Mem: 4126.10 MB )
[12/01 19:34:01   1770s] (I)       Finished Pattern routing (16T) ( CPU: 0.86 sec, Real: 0.17 sec, Curr Mem: 4170.10 MB )
[12/01 19:34:01   1770s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 4170.10 MB )
[12/01 19:34:01   1770s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 1
[12/01 19:34:01   1770s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 4170.10 MB )
[12/01 19:34:01   1770s] (I)       Usage: 1068897 = (562557 H, 506340 V) = (22.80% H, 17.10% V) = (2.205e+06um H, 1.985e+06um V)
[12/01 19:34:01   1770s] (I)       Started Add via demand to 2D ( Curr Mem: 4170.10 MB )
[12/01 19:34:01   1770s] (I)       Finished Add via demand to 2D ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 4170.10 MB )
[12/01 19:34:01   1770s] (I)       Finished Phase 1a ( CPU: 0.93 sec, Real: 0.24 sec, Curr Mem: 4170.10 MB )
[12/01 19:34:01   1770s] (I)       
[12/01 19:34:01   1770s] (I)       ============  Phase 1b Route ============
[12/01 19:34:01   1770s] (I)       Started Phase 1b ( Curr Mem: 4170.10 MB )
[12/01 19:34:01   1770s] (I)       Started Monotonic routing (16T) ( Curr Mem: 4170.10 MB )
[12/01 19:34:01   1770s] (I)       Finished Monotonic routing (16T) ( CPU: 0.16 sec, Real: 0.07 sec, Curr Mem: 4170.10 MB )
[12/01 19:34:01   1770s] (I)       Usage: 1068998 = (562582 H, 506416 V) = (22.80% H, 17.10% V) = (2.205e+06um H, 1.985e+06um V)
[12/01 19:34:01   1770s] (I)       Overflow of layer group 1: 0.02% H + 0.01% V. EstWL: 4.190472e+06um
[12/01 19:34:01   1770s] (I)       Congestion metric : 0.02%H 0.01%V, 0.02%HV
[12/01 19:34:01   1770s] (I)       Congestion threshold : each 60.00, sum 90.00
[12/01 19:34:01   1770s] (I)       Finished Phase 1b ( CPU: 0.16 sec, Real: 0.07 sec, Curr Mem: 4170.10 MB )
[12/01 19:34:01   1770s] (I)       
[12/01 19:34:01   1770s] (I)       ============  Phase 1c Route ============
[12/01 19:34:01   1770s] (I)       Started Phase 1c ( Curr Mem: 4170.10 MB )
[12/01 19:34:01   1770s] (I)       Started Two level routing ( Curr Mem: 4170.10 MB )
[12/01 19:34:01   1770s] (I)       Level2 Grid: 94 x 94
[12/01 19:34:01   1770s] (I)       Started Two Level Routing ( Curr Mem: 4170.10 MB )
[12/01 19:34:01   1770s] (I)       Finished Two Level Routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 4170.10 MB )
[12/01 19:34:01   1770s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 4170.10 MB )
[12/01 19:34:01   1770s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4170.10 MB )
[12/01 19:34:01   1770s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4170.10 MB )
[12/01 19:34:01   1770s] (I)       Finished Two level routing ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 4170.10 MB )
[12/01 19:34:01   1770s] (I)       Usage: 1068998 = (562582 H, 506416 V) = (22.80% H, 17.10% V) = (2.205e+06um H, 1.985e+06um V)
[12/01 19:34:01   1770s] (I)       Finished Phase 1c ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 4170.10 MB )
[12/01 19:34:01   1770s] (I)       
[12/01 19:34:01   1770s] (I)       ============  Phase 1d Route ============
[12/01 19:34:01   1770s] (I)       Started Phase 1d ( Curr Mem: 4170.10 MB )
[12/01 19:34:01   1770s] (I)       Started Detoured routing ( Curr Mem: 4170.10 MB )
[12/01 19:34:01   1770s] (I)       Finished Detoured routing ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 4170.10 MB )
[12/01 19:34:01   1770s] (I)       Usage: 1069067 = (562622 H, 506445 V) = (22.80% H, 17.10% V) = (2.205e+06um H, 1.985e+06um V)
[12/01 19:34:01   1770s] (I)       Finished Phase 1d ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 4170.10 MB )
[12/01 19:34:01   1770s] (I)       
[12/01 19:34:01   1770s] (I)       ============  Phase 1e Route ============
[12/01 19:34:01   1770s] (I)       Started Phase 1e ( Curr Mem: 4170.10 MB )
[12/01 19:34:01   1770s] (I)       Started Route legalization ( Curr Mem: 4170.10 MB )
[12/01 19:34:01   1770s] (I)       Started Legalize Blockage Violations ( Curr Mem: 4170.10 MB )
[12/01 19:34:01   1770s] (I)       Finished Legalize Blockage Violations ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 4170.10 MB )
[12/01 19:34:01   1770s] (I)       Finished Route legalization ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 4170.10 MB )
[12/01 19:34:01   1770s] (I)       Usage: 1069067 = (562622 H, 506445 V) = (22.80% H, 17.10% V) = (2.205e+06um H, 1.985e+06um V)
[12/01 19:34:01   1770s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.190743e+06um
[12/01 19:34:01   1770s] (I)       Finished Phase 1e ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 4170.10 MB )
[12/01 19:34:01   1770s] (I)       
[12/01 19:34:01   1770s] (I)       ============  Phase 1l Route ============
[12/01 19:34:01   1770s] (I)       Started Phase 1l ( Curr Mem: 4170.10 MB )
[12/01 19:34:01   1770s] (I)       Started Layer assignment (16T) ( Curr Mem: 4170.10 MB )
[12/01 19:34:01   1770s] (I)       Current Layer assignment (16T) [Initialization] ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 4170.10 MB )
[12/01 19:34:01   1772s] (I)       Finished Layer assignment (16T) ( CPU: 1.38 sec, Real: 0.19 sec, Curr Mem: 4170.10 MB )
[12/01 19:34:01   1772s] (I)       Finished Phase 1l ( CPU: 1.38 sec, Real: 0.19 sec, Curr Mem: 4170.10 MB )
[12/01 19:34:01   1772s] (I)       Finished Net group 1 ( CPU: 2.67 sec, Real: 0.67 sec, Curr Mem: 4170.10 MB )
[12/01 19:34:01   1772s] (I)       Started Clean cong LA ( Curr Mem: 4170.10 MB )
[12/01 19:34:01   1772s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4170.10 MB )
[12/01 19:34:01   1772s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[12/01 19:34:01   1772s] (I)       Layer  2:    1156193    343865       772      319550     1207066    (20.93%) 
[12/01 19:34:01   1772s] (I)       Layer  3:    1261904    351591       202      238553     1288070    (15.63%) 
[12/01 19:34:01   1772s] (I)       Layer  4:    1198843    266564        57      300370     1226246    (19.68%) 
[12/01 19:34:01   1772s] (I)       Layer  5:    1203743    270258       831      307601     1219022    (20.15%) 
[12/01 19:34:01   1772s] (I)       Layer  6:     611717     86583         8      144490      618817    (18.93%) 
[12/01 19:34:01   1772s] (I)       Total:       5432400   1318861      1870     1310564     5559221    (19.08%) 
[12/01 19:34:01   1772s] (I)       
[12/01 19:34:01   1772s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/01 19:34:01   1772s] [NR-eGR]                        OverCon           OverCon           OverCon            
[12/01 19:34:01   1772s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[12/01 19:34:01   1772s] [NR-eGR]       Layer              (1-4)             (5-8)            (9-10)    OverCon 
[12/01 19:34:01   1772s] [NR-eGR] --------------------------------------------------------------------------------
[12/01 19:34:01   1772s] [NR-eGR]  METAL1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/01 19:34:01   1772s] [NR-eGR]  METAL2  (2)       617( 0.36%)         5( 0.00%)         1( 0.00%)   ( 0.36%) 
[12/01 19:34:01   1772s] [NR-eGR]  METAL3  (3)       174( 0.09%)         1( 0.00%)         0( 0.00%)   ( 0.10%) 
[12/01 19:34:01   1772s] [NR-eGR]  METAL4  (4)        51( 0.03%)         0( 0.00%)         0( 0.00%)   ( 0.03%) 
[12/01 19:34:01   1772s] [NR-eGR]  METAL5  (5)       525( 0.30%)        10( 0.01%)         0( 0.00%)   ( 0.31%) 
[12/01 19:34:01   1772s] [NR-eGR]  METAL6  (6)         8( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/01 19:34:01   1772s] [NR-eGR] --------------------------------------------------------------------------------
[12/01 19:34:01   1772s] [NR-eGR] Total             1375( 0.16%)        16( 0.00%)         1( 0.00%)   ( 0.16%) 
[12/01 19:34:01   1772s] [NR-eGR] 
[12/01 19:34:01   1772s] (I)       Finished Global Routing ( CPU: 2.71 sec, Real: 0.70 sec, Curr Mem: 4170.10 MB )
[12/01 19:34:01   1772s] (I)       Started Export 3D cong map ( Curr Mem: 4170.10 MB )
[12/01 19:34:01   1772s] (I)       total 2D Cap : 5443300 = (2470683 H, 2972617 V)
[12/01 19:34:01   1772s] (I)       Started Export 2D cong map ( Curr Mem: 4170.10 MB )
[12/01 19:34:01   1772s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.08% H + 0.01% V
[12/01 19:34:01   1772s] [NR-eGR] Overflow after Early Global Route 0.10% H + 0.01% V
[12/01 19:34:01   1772s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4170.10 MB )
[12/01 19:34:01   1772s] (I)       Finished Export 3D cong map ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 4170.10 MB )
[12/01 19:34:01   1772s] Early Global Route congestion estimation runtime: 1.13 seconds, mem = 4170.1M
[12/01 19:34:01   1772s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:3.105, REAL:1.131, MEM:4170.1M
[12/01 19:34:01   1772s] OPERPROF: Starting HotSpotCal at level 1, MEM:4170.1M
[12/01 19:34:01   1772s] [hotspot] +------------+---------------+---------------+
[12/01 19:34:01   1772s] [hotspot] |            |   max hotspot | total hotspot |
[12/01 19:34:01   1772s] [hotspot] +------------+---------------+---------------+
[12/01 19:34:01   1772s] [hotspot] | normalized |          0.00 |          0.00 |
[12/01 19:34:01   1772s] [hotspot] +------------+---------------+---------------+
[12/01 19:34:01   1772s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/01 19:34:01   1772s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/01 19:34:01   1772s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.022, REAL:0.012, MEM:4170.1M
[12/01 19:34:01   1772s] 
[12/01 19:34:01   1772s] === incrementalPlace Internal Loop 1 ===
[12/01 19:34:01   1772s] clkAW=1 clkAWMode=4 maxIt=1 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[12/01 19:34:01   1772s] OPERPROF: Starting IPInitSPData at level 1, MEM:4170.1M
[12/01 19:34:01   1772s] z: 2, totalTracks: 1
[12/01 19:34:01   1772s] z: 4, totalTracks: 1
[12/01 19:34:01   1772s] z: 6, totalTracks: 1
[12/01 19:34:01   1772s] #spOpts: N=180 minPadR=1.1 hrOri=1 hrSnap=1 
[12/01 19:34:01   1772s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4170.1M
[12/01 19:34:02   1772s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.098, REAL:0.087, MEM:4170.1M
[12/01 19:34:02   1772s] OPERPROF:   Starting post-place ADS at level 2, MEM:4170.1M
[12/01 19:34:02   1772s] ADSU 0.749 -> 0.749. site 802750.000 -> 802750.000. GS 31.360
[12/01 19:34:02   1772s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.113, REAL:0.107, MEM:4170.1M
[12/01 19:34:02   1772s] OPERPROF:   Starting spMPad at level 2, MEM:4117.1M
[12/01 19:34:02   1772s] OPERPROF:     Starting spContextMPad at level 3, MEM:4117.1M
[12/01 19:34:02   1772s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.001, REAL:0.000, MEM:4117.1M
[12/01 19:34:02   1772s] OPERPROF:   Finished spMPad at level 2, CPU:0.031, REAL:0.023, MEM:4117.1M
[12/01 19:34:02   1772s] OPERPROF:   Starting spSetupSpareRegionBox at level 2, MEM:4117.1M
[12/01 19:34:02   1772s] OPERPROF:   Finished spSetupSpareRegionBox at level 2, CPU:0.003, REAL:0.003, MEM:4117.1M
[12/01 19:34:02   1772s] OPERPROF:   Starting spInitNetWt at level 2, MEM:4117.1M
[12/01 19:34:02   1772s] no activity file in design. spp won't run.
[12/01 19:34:02   1772s] [spp] 0
[12/01 19:34:02   1772s] [adp] 0:1:1:3
[12/01 19:34:02   1772s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.015, REAL:0.015, MEM:4117.1M
[12/01 19:34:02   1772s] SP #FI/SF FL/PI 0/0 103448/0
[12/01 19:34:02   1772s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.361, REAL:0.330, MEM:4117.1M
[12/01 19:34:02   1772s] PP off. flexM 0
[12/01 19:34:02   1772s] OPERPROF: Starting CDPad at level 1, MEM:4130.5M
[12/01 19:34:02   1772s] 3DP is on.
[12/01 19:34:02   1772s] 3DP OF M2 0.010, M4 0.000. Diff 0, Offset 0
[12/01 19:34:02   1772s] design sh 0.057.
[12/01 19:34:02   1772s] design sh 0.054.
[12/01 19:34:02   1772s] 3DP (1, 3) DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[12/01 19:34:02   1772s] design sh 0.026.
[12/01 19:34:02   1773s] CDPadU 0.952 -> 0.929. R=0.749, N=103448, GS=3.920
[12/01 19:34:02   1773s] OPERPROF: Finished CDPad at level 1, CPU:1.359, REAL:0.200, MEM:4173.5M
[12/01 19:34:02   1773s] OPERPROF: Starting InitSKP at level 1, MEM:4173.5M
[12/01 19:34:02   1773s] no activity file in design. spp won't run.
[12/01 19:34:02   1778s] no activity file in design. spp won't run.
[12/01 19:34:04   1783s] 
[12/01 19:34:04   1783s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/01 19:34:04   1783s] TLC MultiMap info (StdDelay):
[12/01 19:34:04   1783s]   : bc + bc + 1 + no RcCorner := 19.2ps
[12/01 19:34:04   1783s]   : bc + bc + 1 + bc := 22.2ps
[12/01 19:34:04   1783s]   : wc + wc + 1 + no RcCorner := 38.7ps
[12/01 19:34:04   1783s]   : wc + wc + 1 + wc := 40.9ps
[12/01 19:34:04   1783s]  Setting StdDelay to: 40.9ps
[12/01 19:34:04   1783s] 
[12/01 19:34:04   1783s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/01 19:34:04   1783s] *** Finished SKP initialization (cpu=0:00:09.9, real=0:00:02.0)***
[12/01 19:34:04   1783s] OPERPROF: Finished InitSKP at level 1, CPU:9.874, REAL:2.540, MEM:4877.1M
[12/01 19:34:04   1783s] NP #FI/FS/SF FL/PI: 0/33/0 103448/0
[12/01 19:34:05   1784s] no activity file in design. spp won't run.
[12/01 19:34:05   1784s] 
[12/01 19:34:05   1784s] AB Est...
[12/01 19:34:05   1784s] OPERPROF: Starting npPlace at level 1, MEM:4913.4M
[12/01 19:34:05   1784s] OPERPROF: Finished npPlace at level 1, CPU:0.337, REAL:0.134, MEM:5096.0M
[12/01 19:34:05   1784s] Iteration  5: Skipped, with CDP Off
[12/01 19:34:05   1784s] 
[12/01 19:34:05   1784s] AB Est...
[12/01 19:34:05   1784s] OPERPROF: Starting npPlace at level 1, MEM:5128.0M
[12/01 19:34:05   1784s] OPERPROF: Finished npPlace at level 1, CPU:0.298, REAL:0.080, MEM:5096.0M
[12/01 19:34:05   1785s] Iteration  6: Skipped, with CDP Off
[12/01 19:34:05   1785s] 
[12/01 19:34:05   1785s] AB Est...
[12/01 19:34:05   1785s] OPERPROF: Starting npPlace at level 1, MEM:5128.0M
[12/01 19:34:05   1785s] OPERPROF: Finished npPlace at level 1, CPU:0.248, REAL:0.078, MEM:5096.0M
[12/01 19:34:05   1785s] Iteration  7: Skipped, with CDP Off
[12/01 19:34:05   1786s] OPERPROF: Starting npPlace at level 1, MEM:5352.0M
[12/01 19:34:05   1786s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[12/01 19:34:05   1786s] No instances found in the vector
[12/01 19:34:05   1786s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=5128.0M, DRC: 0)
[12/01 19:34:05   1786s] 0 (out of 0) MH cells were successfully legalized.
[12/01 19:34:13   1860s] Iteration  8: Total net bbox = 3.562e+06 (1.93e+06 1.63e+06)
[12/01 19:34:13   1860s]               Est.  stn bbox = 4.254e+06 (2.30e+06 1.95e+06)
[12/01 19:34:13   1860s]               cpu = 0:01:14 real = 0:00:08.0 mem = 5603.7M
[12/01 19:34:13   1860s] OPERPROF: Finished npPlace at level 1, CPU:74.398, REAL:7.882, MEM:5347.7M
[12/01 19:34:13   1860s] no activity file in design. spp won't run.
[12/01 19:34:13   1860s] NP #FI/FS/SF FL/PI: 0/33/0 103448/0
[12/01 19:34:13   1861s] no activity file in design. spp won't run.
[12/01 19:34:13   1861s] OPERPROF: Starting npPlace at level 1, MEM:5315.7M
[12/01 19:34:13   1861s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[12/01 19:34:13   1861s] No instances found in the vector
[12/01 19:34:13   1861s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=5091.7M, DRC: 0)
[12/01 19:34:13   1861s] 0 (out of 0) MH cells were successfully legalized.
[12/01 19:34:31   2042s] Iteration  9: Total net bbox = 3.548e+06 (1.93e+06 1.62e+06)
[12/01 19:34:31   2042s]               Est.  stn bbox = 4.239e+06 (2.29e+06 1.95e+06)
[12/01 19:34:31   2042s]               cpu = 0:03:01 real = 0:00:18.0 mem = 5605.5M
[12/01 19:34:31   2042s] OPERPROF: Finished npPlace at level 1, CPU:180.773, REAL:17.954, MEM:5349.5M
[12/01 19:34:31   2042s] no activity file in design. spp won't run.
[12/01 19:34:31   2042s] NP #FI/FS/SF FL/PI: 0/33/0 103448/0
[12/01 19:34:31   2042s] no activity file in design. spp won't run.
[12/01 19:34:31   2043s] OPERPROF: Starting npPlace at level 1, MEM:5317.5M
[12/01 19:34:31   2043s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[12/01 19:34:31   2043s] No instances found in the vector
[12/01 19:34:31   2043s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=5093.5M, DRC: 0)
[12/01 19:34:31   2043s] 0 (out of 0) MH cells were successfully legalized.
[12/01 19:34:32   2043s] Starting Early Global Route supply map. mem = 5355.4M
[12/01 19:34:32   2044s] Finished Early Global Route supply map. mem = 5386.4M
[12/01 19:34:53   2276s] Iteration 10: Total net bbox = 3.588e+06 (1.93e+06 1.65e+06)
[12/01 19:34:53   2277s]               Est.  stn bbox = 4.282e+06 (2.30e+06 1.98e+06)
[12/01 19:34:53   2277s]               cpu = 0:03:53 real = 0:00:22.0 mem = 5608.5M
[12/01 19:34:53   2277s] OPERPROF: Finished npPlace at level 1, CPU:233.492, REAL:21.185, MEM:5352.5M
[12/01 19:34:53   2277s] no activity file in design. spp won't run.
[12/01 19:34:53   2277s] NP #FI/FS/SF FL/PI: 0/33/0 103448/0
[12/01 19:34:53   2277s] no activity file in design. spp won't run.
[12/01 19:34:53   2278s] OPERPROF: Starting npPlace at level 1, MEM:5320.5M
[12/01 19:34:53   2278s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[12/01 19:34:53   2278s] No instances found in the vector
[12/01 19:34:53   2278s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=5096.5M, DRC: 0)
[12/01 19:34:53   2278s] 0 (out of 0) MH cells were successfully legalized.
[12/01 19:35:09   2461s] Iteration 11: Total net bbox = 3.712e+06 (1.99e+06 1.72e+06)
[12/01 19:35:09   2461s]               Est.  stn bbox = 4.406e+06 (2.36e+06 2.05e+06)
[12/01 19:35:09   2461s]               cpu = 0:03:04 real = 0:00:16.0 mem = 5709.9M
[12/01 19:35:09   2461s] OPERPROF: Finished npPlace at level 1, CPU:183.809, REAL:15.723, MEM:5453.9M
[12/01 19:35:09   2462s] no activity file in design. spp won't run.
[12/01 19:35:09   2462s] NP #FI/FS/SF FL/PI: 0/33/0 103448/0
[12/01 19:35:09   2462s] no activity file in design. spp won't run.
[12/01 19:35:09   2462s] OPERPROF: Starting npPlace at level 1, MEM:5421.9M
[12/01 19:35:09   2463s] Legalizing MH Cells... 0 / 0 / 0 (level 10)
[12/01 19:35:09   2463s] No instances found in the vector
[12/01 19:35:09   2463s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=5197.9M, DRC: 0)
[12/01 19:35:09   2463s] 0 (out of 0) MH cells were successfully legalized.
[12/01 19:35:12   2498s] OPERPROF:   Starting npBlockageAwareSnap at level 2, MEM:5634.0M
[12/01 19:35:12   2498s] OPERPROF:   Finished npBlockageAwareSnap at level 2, CPU:0.000, REAL:0.000, MEM:5642.0M
[12/01 19:35:12   2498s] Iteration 12: Total net bbox = 3.742e+06 (2.01e+06 1.73e+06)
[12/01 19:35:12   2498s]               Est.  stn bbox = 4.436e+06 (2.38e+06 2.06e+06)
[12/01 19:35:12   2498s]               cpu = 0:00:35.3 real = 0:00:03.0 mem = 5622.0M
[12/01 19:35:12   2498s] OPERPROF: Finished npPlace at level 1, CPU:35.421, REAL:3.601, MEM:5366.0M
[12/01 19:35:12   2498s] Move report: Timing Driven Placement moves 103448 insts, mean move: 12.42 um, max move: 720.35 um 
[12/01 19:35:12   2498s] 	Max move on inst (MAU_dut/ARITHMETIC_MUX/FE_OFC776_FE_DBTN1_n8): (857.36, 304.64) --> (861.36, 1020.99)
[12/01 19:35:13   2498s] no activity file in design. spp won't run.
[12/01 19:35:13   2498s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:5110.0M
[12/01 19:35:13   2498s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:5110.0M
[12/01 19:35:13   2498s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.008, REAL:0.008, MEM:5110.0M
[12/01 19:35:13   2498s] OPERPROF:   Starting spMoveGatedClock at level 2, MEM:5110.0M
[12/01 19:35:13   2498s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/01 19:35:13   2498s] OPERPROF:   Finished spMoveGatedClock at level 2, CPU:0.011, REAL:0.011, MEM:5110.0M
[12/01 19:35:13   2498s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:5110.0M
[12/01 19:35:13   2498s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:5110.0M
[12/01 19:35:13   2498s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.044, REAL:0.039, MEM:5110.0M
[12/01 19:35:13   2498s] 
[12/01 19:35:13   2498s] Finished Incremental Placement (cpu=0:12:07, real=0:01:12, mem=5110.0M)
[12/01 19:35:13   2498s] CongRepair sets shifter mode to gplace
[12/01 19:35:13   2498s] TDRefine: refinePlace mode is spiral
[12/01 19:35:13   2498s] OPERPROF: Starting RefinePlace2 at level 1, MEM:5110.0M
[12/01 19:35:13   2498s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:5110.0M
[12/01 19:35:13   2498s] OPERPROF:     Starting DPlace-Init at level 3, MEM:5110.0M
[12/01 19:35:13   2498s] z: 2, totalTracks: 1
[12/01 19:35:13   2498s] z: 4, totalTracks: 1
[12/01 19:35:13   2498s] z: 6, totalTracks: 1
[12/01 19:35:13   2498s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/01 19:35:13   2498s] All LLGs are deleted
[12/01 19:35:13   2498s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:5110.0M
[12/01 19:35:13   2498s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:5110.0M
[12/01 19:35:13   2498s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:5110.0M
[12/01 19:35:13   2498s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:5110.0M
[12/01 19:35:13   2498s] Core basic site is core7T
[12/01 19:35:13   2498s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:5110.0M
[12/01 19:35:13   2498s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.128, REAL:0.011, MEM:5334.0M
[12/01 19:35:13   2498s] Fast DP-INIT is on for default
[12/01 19:35:13   2498s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/01 19:35:13   2498s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.153, REAL:0.026, MEM:5334.0M
[12/01 19:35:13   2498s] OPERPROF:         Starting CMU at level 5, MEM:5334.0M
[12/01 19:35:13   2498s] OPERPROF:         Finished CMU at level 5, CPU:0.005, REAL:0.004, MEM:5334.0M
[12/01 19:35:13   2498s] 
[12/01 19:35:13   2498s] Bad Lib Cell Checking (CMU) is done! (0)
[12/01 19:35:13   2498s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.173, REAL:0.045, MEM:5110.0M
[12/01 19:35:13   2498s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:5110.0M
[12/01 19:35:13   2498s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.003, REAL:0.002, MEM:5334.0M
[12/01 19:35:13   2498s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=5334.0MB).
[12/01 19:35:13   2498s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.237, REAL:0.107, MEM:5334.0M
[12/01 19:35:13   2498s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.237, REAL:0.107, MEM:5334.0M
[12/01 19:35:13   2498s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3921427.3
[12/01 19:35:13   2498s] OPERPROF:   Starting RefinePlace at level 2, MEM:5334.0M
[12/01 19:35:13   2498s] *** Starting refinePlace (0:41:39 mem=5334.0M) ***
[12/01 19:35:13   2498s] Total net bbox length = 3.775e+06 (2.041e+06 1.734e+06) (ext = 7.453e+03)
[12/01 19:35:13   2499s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/01 19:35:13   2499s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:5334.0M
[12/01 19:35:13   2499s] Starting refinePlace ...
[12/01 19:35:13   2499s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[12/01 19:35:13   2499s] ** Cut row section cpu time 0:00:00.0.
[12/01 19:35:13   2499s]    Spread Effort: high, pre-route mode, useDDP on.
[12/01 19:35:14   2505s] [CPU] RefinePlace/preRPlace (cpu=0:00:06.6, real=0:00:01.0, mem=5362.0MB) @(0:41:39 - 0:41:46).
[12/01 19:35:14   2505s] Move report: preRPlace moves 103448 insts, mean move: 1.19 um, max move: 9.48 um 
[12/01 19:35:14   2505s] 	Max move on inst (MAU_dut/B3/ram_reg[401]): (1453.15, 1126.17) --> (1449.84, 1120.00)
[12/01 19:35:14   2505s] 	Length: 22 sites, height: 1 rows, site name: core7T, cell type: DFFQX1
[12/01 19:35:14   2505s] wireLenOptFixPriorityInst 0 inst fixed
[12/01 19:35:14   2505s] tweakage running in 16 threads.
[12/01 19:35:14   2505s] Placement tweakage begins.
[12/01 19:35:14   2506s] wire length = 4.358e+06
[12/01 19:35:15   2511s] wire length = 4.241e+06
[12/01 19:35:15   2511s] Placement tweakage ends.
[12/01 19:35:15   2511s] Move report: tweak moves 18856 insts, mean move: 4.25 um, max move: 38.64 um 
[12/01 19:35:15   2511s] 	Max move on inst (MAU_dut/B0/FE_OFC13526_n10714): (610.40, 657.44) --> (649.04, 657.44)
[12/01 19:35:15   2511s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:05.6, real=0:00:01.0, mem=5362.0MB) @(0:41:46 - 0:41:51).
[12/01 19:35:16   2511s] 
[12/01 19:35:16   2511s] Running Spiral MT with 16 threads  fetchWidth=256 
[12/01 19:35:16   2513s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/01 19:35:16   2513s] [CPU] RefinePlace/Legalization (cpu=0:00:01.9, real=0:00:01.0, mem=5362.0MB) @(0:41:51 - 0:41:53).
[12/01 19:35:17   2513s] Move report: Detail placement moves 103448 insts, mean move: 1.90 um, max move: 40.30 um 
[12/01 19:35:17   2513s] 	Max move on inst (MAU_dut/B0/FE_OFC13526_n10714): (610.34, 659.04) --> (649.04, 657.44)
[12/01 19:35:17   2513s] 	Runtime: CPU: 0:00:14.2 REAL: 0:00:04.0 MEM: 5362.0MB
[12/01 19:35:17   2513s] Statistics of distance of Instance movement in refine placement:
[12/01 19:35:17   2513s]   maximum (X+Y) =        40.30 um
[12/01 19:35:17   2513s]   inst (MAU_dut/B0/FE_OFC13526_n10714) with max move: (610.337, 659.038) -> (649.04, 657.44)
[12/01 19:35:17   2513s]   mean    (X+Y) =         1.90 um
[12/01 19:35:17   2513s] Summary Report:
[12/01 19:35:17   2513s] Instances move: 103448 (out of 103448 movable)
[12/01 19:35:17   2513s] Instances flipped: 0
[12/01 19:35:17   2513s] Mean displacement: 1.90 um
[12/01 19:35:17   2513s] Max displacement: 40.30 um (Instance: MAU_dut/B0/FE_OFC13526_n10714) (610.337, 659.038) -> (649.04, 657.44)
[12/01 19:35:17   2513s] 	Length: 4 sites, height: 1 rows, site name: core7T, cell type: INVX4
[12/01 19:35:17   2513s] Total instances moved : 103448
[12/01 19:35:17   2513s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:14.173, REAL:3.738, MEM:5362.0M
[12/01 19:35:17   2513s] Total net bbox length = 3.694e+06 (1.949e+06 1.744e+06) (ext = 7.435e+03)
[12/01 19:35:17   2513s] Runtime: CPU: 0:00:14.3 REAL: 0:00:04.0 MEM: 5362.0MB
[12/01 19:35:17   2513s] [CPU] RefinePlace/total (cpu=0:00:14.3, real=0:00:04.0, mem=5362.0MB) @(0:41:39 - 0:41:53).
[12/01 19:35:17   2513s] *** Finished refinePlace (0:41:53 mem=5362.0M) ***
[12/01 19:35:17   2513s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3921427.3
[12/01 19:35:17   2513s] OPERPROF:   Finished RefinePlace at level 2, CPU:14.303, REAL:3.869, MEM:5362.0M
[12/01 19:35:17   2513s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:5362.0M
[12/01 19:35:17   2513s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.228, REAL:0.052, MEM:4944.0M
[12/01 19:35:17   2513s] OPERPROF: Finished RefinePlace2 at level 1, CPU:14.769, REAL:4.028, MEM:4944.0M
[12/01 19:35:17   2513s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:4944.0M
[12/01 19:35:17   2513s] Starting Early Global Route congestion estimation: mem = 4944.0M
[12/01 19:35:17   2513s] (I)       Started Import and model ( Curr Mem: 4944.00 MB )
[12/01 19:35:17   2513s] (I)       Started Create place DB ( Curr Mem: 4944.00 MB )
[12/01 19:35:17   2513s] (I)       Started Import place data ( Curr Mem: 4944.00 MB )
[12/01 19:35:17   2513s] (I)       Started Read instances and placement ( Curr Mem: 4944.00 MB )
[12/01 19:35:17   2513s] (I)       Finished Read instances and placement ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 4975.88 MB )
[12/01 19:35:17   2513s] (I)       Started Read nets ( Curr Mem: 4975.88 MB )
[12/01 19:35:17   2513s] (I)       Finished Read nets ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 5009.88 MB )
[12/01 19:35:17   2513s] (I)       Finished Import place data ( CPU: 0.21 sec, Real: 0.22 sec, Curr Mem: 5009.88 MB )
[12/01 19:35:17   2513s] (I)       Finished Create place DB ( CPU: 0.21 sec, Real: 0.22 sec, Curr Mem: 5009.88 MB )
[12/01 19:35:17   2513s] (I)       Started Create route DB ( Curr Mem: 5009.88 MB )
[12/01 19:35:17   2513s] (I)       == Non-default Options ==
[12/01 19:35:17   2513s] (I)       Maximum routing layer                              : 6
[12/01 19:35:17   2513s] (I)       Number of threads                                  : 16
[12/01 19:35:17   2513s] (I)       Use non-blocking free Dbs wires                    : false
[12/01 19:35:17   2513s] (I)       Method to set GCell size                           : row
[12/01 19:35:17   2513s] (I)       Counted 3079 PG shapes. We will not process PG shapes layer by layer.
[12/01 19:35:17   2513s] (I)       Started Import route data (16T) ( Curr Mem: 5009.88 MB )
[12/01 19:35:17   2513s] (I)       ============== Pin Summary ==============
[12/01 19:35:17   2513s] (I)       +-------+--------+---------+------------+
[12/01 19:35:17   2513s] (I)       | Layer | # pins | % total |      Group |
[12/01 19:35:17   2513s] (I)       +-------+--------+---------+------------+
[12/01 19:35:17   2513s] (I)       |     1 | 307166 |   99.95 |        Pin |
[12/01 19:35:17   2513s] (I)       |     2 |     99 |    0.03 | Pin access |
[12/01 19:35:17   2513s] (I)       |     3 |      0 |    0.00 | Pin access |
[12/01 19:35:17   2513s] (I)       |     4 |      0 |    0.00 |      Upper |
[12/01 19:35:17   2513s] (I)       |     5 |      0 |    0.00 |      Upper |
[12/01 19:35:17   2513s] (I)       |     6 |     54 |    0.02 |      Upper |
[12/01 19:35:17   2513s] (I)       +-------+--------+---------+------------+
[12/01 19:35:17   2513s] (I)       Use row-based GCell size
[12/01 19:35:17   2513s] (I)       Use row-based GCell align
[12/01 19:35:17   2513s] (I)       GCell unit size   : 7840
[12/01 19:35:17   2513s] (I)       GCell multiplier  : 1
[12/01 19:35:17   2513s] (I)       GCell row height  : 7840
[12/01 19:35:17   2513s] (I)       Actual row height : 7840
[12/01 19:35:17   2513s] (I)       GCell align ref   : 507360 507360
[12/01 19:35:17   2513s] [NR-eGR] Track table information for default rule: 
[12/01 19:35:17   2513s] [NR-eGR] METAL1 has no routable track
[12/01 19:35:17   2513s] [NR-eGR] METAL2 has single uniform track structure
[12/01 19:35:17   2513s] [NR-eGR] METAL3 has single uniform track structure
[12/01 19:35:17   2513s] [NR-eGR] METAL4 has single uniform track structure
[12/01 19:35:17   2513s] [NR-eGR] METAL5 has single uniform track structure
[12/01 19:35:17   2513s] [NR-eGR] METAL6 has single uniform track structure
[12/01 19:35:17   2513s] (I)       ============== Default via ===============
[12/01 19:35:17   2513s] (I)       +---+------------------+-----------------+
[12/01 19:35:17   2513s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut |
[12/01 19:35:17   2513s] (I)       +---+------------------+-----------------+
[12/01 19:35:17   2513s] (I)       | 1 |    4  VIA12_VV   |    4  VIA12_VV  |
[12/01 19:35:17   2513s] (I)       | 2 |    5  VIA2       |    5  VIA2      |
[12/01 19:35:17   2513s] (I)       | 3 |    8  VIA3       |    8  VIA3      |
[12/01 19:35:17   2513s] (I)       | 4 |   11  VIA4       |   11  VIA4      |
[12/01 19:35:17   2513s] (I)       | 5 |   14  VIA5       |   14  VIA5      |
[12/01 19:35:17   2513s] (I)       +---+------------------+-----------------+
[12/01 19:35:17   2513s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 5009.88 MB )
[12/01 19:35:17   2513s] (I)       Started Read routing blockages ( Curr Mem: 5009.88 MB )
[12/01 19:35:17   2513s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5009.88 MB )
[12/01 19:35:17   2513s] (I)       Started Read instance blockages ( Curr Mem: 5009.88 MB )
[12/01 19:35:17   2513s] (I)       Finished Read instance blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 5009.88 MB )
[12/01 19:35:17   2513s] (I)       Started Read PG blockages ( Curr Mem: 5009.88 MB )
[12/01 19:35:17   2513s] [NR-eGR] Read 3434 PG shapes
[12/01 19:35:17   2513s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5009.88 MB )
[12/01 19:35:17   2513s] (I)       Started Read boundary cut boxes ( Curr Mem: 5009.88 MB )
[12/01 19:35:17   2513s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5009.88 MB )
[12/01 19:35:17   2513s] [NR-eGR] #Routing Blockages  : 0
[12/01 19:35:17   2513s] [NR-eGR] #Instance Blockages : 23024
[12/01 19:35:17   2513s] [NR-eGR] #PG Blockages       : 3434
[12/01 19:35:17   2513s] [NR-eGR] #Halo Blockages     : 0
[12/01 19:35:17   2513s] [NR-eGR] #Boundary Blockages : 0
[12/01 19:35:17   2513s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 5009.88 MB )
[12/01 19:35:17   2513s] (I)       Started Read blackboxes ( Curr Mem: 5009.88 MB )
[12/01 19:35:17   2513s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/01 19:35:17   2513s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5009.88 MB )
[12/01 19:35:17   2513s] (I)       Started Read prerouted ( Curr Mem: 5009.88 MB )
[12/01 19:35:17   2513s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/01 19:35:17   2513s] (I)       Finished Read prerouted ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 5009.88 MB )
[12/01 19:35:17   2513s] (I)       Started Read unlegalized nets ( Curr Mem: 5009.88 MB )
[12/01 19:35:17   2513s] (I)       Finished Read unlegalized nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 5009.88 MB )
[12/01 19:35:17   2513s] (I)       Started Read nets ( Curr Mem: 5009.88 MB )
[12/01 19:35:17   2513s] [NR-eGR] Read numTotalNets=104540  numIgnoredNets=0
[12/01 19:35:17   2513s] (I)       Finished Read nets ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 5009.88 MB )
[12/01 19:35:17   2513s] (I)       Started Set up via pillars ( Curr Mem: 5009.88 MB )
[12/01 19:35:17   2513s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5009.88 MB )
[12/01 19:35:17   2513s] (I)       early_global_route_priority property id does not exist.
[12/01 19:35:17   2513s] (I)       Started Initialize 3D grid graph ( Curr Mem: 5009.88 MB )
[12/01 19:35:17   2513s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5009.88 MB )
[12/01 19:35:17   2513s] (I)       Model blockages into capacity
[12/01 19:35:17   2513s] (I)       Read Num Blocks=26458  Num Prerouted Wires=0  Num CS=0
[12/01 19:35:17   2513s] (I)       Started Initialize 3D capacity ( Curr Mem: 5009.88 MB )
[12/01 19:35:17   2513s] (I)       Layer 1 (V) : #blockages 19782 : #preroutes 0
[12/01 19:35:17   2513s] (I)       Layer 2 (H) : #blockages 5764 : #preroutes 0
[12/01 19:35:17   2513s] (I)       Layer 3 (V) : #blockages 768 : #preroutes 0
[12/01 19:35:17   2513s] (I)       Layer 4 (H) : #blockages 82 : #preroutes 0
[12/01 19:35:17   2513s] (I)       Layer 5 (V) : #blockages 62 : #preroutes 0
[12/01 19:35:17   2513s] (I)       Finished Initialize 3D capacity ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 5009.88 MB )
[12/01 19:35:17   2513s] (I)       -- layer congestion ratio --
[12/01 19:35:17   2513s] (I)       Layer 1 : 0.100000
[12/01 19:35:17   2513s] (I)       Layer 2 : 0.700000
[12/01 19:35:17   2513s] (I)       Layer 3 : 0.700000
[12/01 19:35:17   2513s] (I)       Layer 4 : 0.700000
[12/01 19:35:17   2513s] (I)       Layer 5 : 0.700000
[12/01 19:35:17   2513s] (I)       Layer 6 : 0.700000
[12/01 19:35:17   2513s] (I)       ----------------------------
[12/01 19:35:17   2513s] (I)       Number of ignored nets                =      0
[12/01 19:35:17   2513s] (I)       Number of connected nets              =      0
[12/01 19:35:17   2513s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[12/01 19:35:17   2513s] (I)       Number of clock nets                  =      2.  Ignored: No
[12/01 19:35:17   2513s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/01 19:35:17   2513s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/01 19:35:17   2513s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/01 19:35:17   2513s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/01 19:35:17   2513s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/01 19:35:17   2513s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/01 19:35:17   2513s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/01 19:35:17   2513s] (I)       Finished Import route data (16T) ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 5009.88 MB )
[12/01 19:35:17   2513s] (I)       Finished Create route DB ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 5009.88 MB )
[12/01 19:35:17   2513s] (I)       Started Read aux data ( Curr Mem: 5009.88 MB )
[12/01 19:35:17   2513s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5009.88 MB )
[12/01 19:35:17   2513s] (I)       Started Others data preparation ( Curr Mem: 5009.88 MB )
[12/01 19:35:17   2513s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/01 19:35:17   2513s] (I)       Finished Others data preparation ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 5009.88 MB )
[12/01 19:35:17   2513s] (I)       Started Create route kernel ( Curr Mem: 5009.88 MB )
[12/01 19:35:17   2513s] (I)       Ndr track 0 does not exist
[12/01 19:35:17   2513s] (I)       ---------------------Grid Graph Info--------------------
[12/01 19:35:17   2513s] (I)       Routing area        : (0, 0) - (3674080, 3664000)
[12/01 19:35:17   2513s] (I)       Core area           : (507360, 507360) - (3167360, 3157280)
[12/01 19:35:17   2513s] (I)       Site width          :  1120  (dbu)
[12/01 19:35:17   2513s] (I)       Row height          :  7840  (dbu)
[12/01 19:35:17   2513s] (I)       GCell row height    :  7840  (dbu)
[12/01 19:35:17   2513s] (I)       GCell width         :  7840  (dbu)
[12/01 19:35:17   2513s] (I)       GCell height        :  7840  (dbu)
[12/01 19:35:17   2513s] (I)       Grid                :   468   467     6
[12/01 19:35:17   2513s] (I)       Layer numbers       :     1     2     3     4     5     6
[12/01 19:35:17   2513s] (I)       Vertical capacity   :     0  7840     0  7840     0  7840
[12/01 19:35:17   2513s] (I)       Horizontal capacity :     0     0  7840     0  7840     0
[12/01 19:35:17   2513s] (I)       Default wire width  :   460   560   560   560   560   880
[12/01 19:35:17   2513s] (I)       Default wire space  :   460   560   560   560   560   920
[12/01 19:35:17   2513s] (I)       Default wire pitch  :   920  1120  1120  1120  1120  1800
[12/01 19:35:17   2513s] (I)       Default pitch size  :   920  1120  1120  1120  1120  2240
[12/01 19:35:17   2513s] (I)       First track coord   :     0   560   560   560   560  1680
[12/01 19:35:17   2513s] (I)       Num tracks per GCell:  8.52  7.00  7.00  7.00  7.00  3.50
[12/01 19:35:17   2513s] (I)       Total num of tracks :     0  3280  3271  3280  3271  1640
[12/01 19:35:17   2513s] (I)       Num of masks        :     1     1     1     1     1     1
[12/01 19:35:17   2513s] (I)       Num of trim masks   :     0     0     0     0     0     0
[12/01 19:35:17   2513s] (I)       --------------------------------------------------------
[12/01 19:35:17   2513s] 
[12/01 19:35:17   2513s] [NR-eGR] ============ Routing rule table ============
[12/01 19:35:17   2513s] [NR-eGR] Rule id: 0  Nets: 104514 
[12/01 19:35:17   2513s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/01 19:35:17   2513s] (I)       Pitch:  L1=920  L2=1120  L3=1120  L4=1120  L5=1120  L6=2240
[12/01 19:35:17   2513s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/01 19:35:17   2513s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/01 19:35:17   2513s] [NR-eGR] ========================================
[12/01 19:35:17   2513s] [NR-eGR] 
[12/01 19:35:17   2513s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/01 19:35:17   2513s] (I)       blocked tracks on layer2 : = 412521 / 1531760 (26.93%)
[12/01 19:35:17   2513s] (I)       blocked tracks on layer3 : = 273988 / 1530828 (17.90%)
[12/01 19:35:17   2513s] (I)       blocked tracks on layer4 : = 336527 / 1531760 (21.97%)
[12/01 19:35:17   2513s] (I)       blocked tracks on layer5 : = 330885 / 1530828 (21.61%)
[12/01 19:35:17   2513s] (I)       blocked tracks on layer6 : = 156047 / 765880 (20.37%)
[12/01 19:35:17   2513s] (I)       Finished Create route kernel ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 5009.88 MB )
[12/01 19:35:17   2513s] (I)       Finished Import and model ( CPU: 0.39 sec, Real: 0.39 sec, Curr Mem: 5009.88 MB )
[12/01 19:35:17   2513s] (I)       Reset routing kernel
[12/01 19:35:17   2513s] (I)       Started Global Routing ( Curr Mem: 5009.88 MB )
[12/01 19:35:17   2513s] (I)       Started Initialization ( Curr Mem: 5009.88 MB )
[12/01 19:35:17   2513s] (I)       totalPins=307258  totalGlobalPin=295356 (96.13%)
[12/01 19:35:17   2513s] (I)       Finished Initialization ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 5009.88 MB )
[12/01 19:35:17   2513s] (I)       Started Net group 1 ( Curr Mem: 5009.88 MB )
[12/01 19:35:17   2513s] (I)       Started Generate topology (16T) ( Curr Mem: 5009.88 MB )
[12/01 19:35:17   2513s] (I)       Finished Generate topology (16T) ( CPU: 0.06 sec, Real: 0.02 sec, Curr Mem: 5009.88 MB )
[12/01 19:35:17   2513s] (I)       total 2D Cap : 5428184 = (2467631 H, 2960553 V)
[12/01 19:35:17   2513s] [NR-eGR] Layer group 1: route 104514 net(s) in layer range [2, 6]
[12/01 19:35:17   2513s] (I)       
[12/01 19:35:17   2513s] (I)       ============  Phase 1a Route ============
[12/01 19:35:17   2513s] (I)       Started Phase 1a ( Curr Mem: 5009.88 MB )
[12/01 19:35:17   2513s] (I)       Started Pattern routing (16T) ( Curr Mem: 5009.88 MB )
[12/01 19:35:17   2514s] (I)       Finished Pattern routing (16T) ( CPU: 0.87 sec, Real: 0.17 sec, Curr Mem: 5053.88 MB )
[12/01 19:35:17   2514s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 5053.88 MB )
[12/01 19:35:17   2514s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 1
[12/01 19:35:17   2514s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 5053.88 MB )
[12/01 19:35:17   2514s] (I)       Usage: 1061915 = (558048 H, 503867 V) = (22.61% H, 17.02% V) = (2.188e+06um H, 1.975e+06um V)
[12/01 19:35:17   2514s] (I)       Started Add via demand to 2D ( Curr Mem: 5053.88 MB )
[12/01 19:35:17   2514s] (I)       Finished Add via demand to 2D ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 5053.88 MB )
[12/01 19:35:17   2514s] (I)       Finished Phase 1a ( CPU: 0.94 sec, Real: 0.24 sec, Curr Mem: 5053.88 MB )
[12/01 19:35:17   2514s] (I)       
[12/01 19:35:17   2514s] (I)       ============  Phase 1b Route ============
[12/01 19:35:17   2514s] (I)       Started Phase 1b ( Curr Mem: 5053.88 MB )
[12/01 19:35:17   2514s] (I)       Started Monotonic routing (16T) ( Curr Mem: 5053.88 MB )
[12/01 19:35:17   2515s] (I)       Finished Monotonic routing (16T) ( CPU: 0.15 sec, Real: 0.07 sec, Curr Mem: 5053.88 MB )
[12/01 19:35:17   2515s] (I)       Usage: 1062014 = (558072 H, 503942 V) = (22.62% H, 17.02% V) = (2.188e+06um H, 1.975e+06um V)
[12/01 19:35:17   2515s] (I)       Overflow of layer group 1: 0.01% H + 0.00% V. EstWL: 4.163095e+06um
[12/01 19:35:17   2515s] (I)       Congestion metric : 0.01%H 0.00%V, 0.01%HV
[12/01 19:35:17   2515s] (I)       Congestion threshold : each 60.00, sum 90.00
[12/01 19:35:17   2515s] (I)       Finished Phase 1b ( CPU: 0.15 sec, Real: 0.07 sec, Curr Mem: 5053.88 MB )
[12/01 19:35:17   2515s] (I)       
[12/01 19:35:17   2515s] (I)       ============  Phase 1c Route ============
[12/01 19:35:17   2515s] (I)       Started Phase 1c ( Curr Mem: 5053.88 MB )
[12/01 19:35:17   2515s] (I)       Started Two level routing ( Curr Mem: 5053.88 MB )
[12/01 19:35:17   2515s] (I)       Level2 Grid: 94 x 94
[12/01 19:35:17   2515s] (I)       Started Two Level Routing ( Curr Mem: 5053.88 MB )
[12/01 19:35:17   2515s] (I)       Finished Two Level Routing ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 5053.88 MB )
[12/01 19:35:17   2515s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 5053.88 MB )
[12/01 19:35:17   2515s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5053.88 MB )
[12/01 19:35:17   2515s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5053.88 MB )
[12/01 19:35:17   2515s] (I)       Finished Two level routing ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 5053.88 MB )
[12/01 19:35:17   2515s] (I)       Usage: 1062020 = (558078 H, 503942 V) = (22.62% H, 17.02% V) = (2.188e+06um H, 1.975e+06um V)
[12/01 19:35:17   2515s] (I)       Finished Phase 1c ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 5053.88 MB )
[12/01 19:35:17   2515s] (I)       
[12/01 19:35:17   2515s] (I)       ============  Phase 1d Route ============
[12/01 19:35:17   2515s] (I)       Started Phase 1d ( Curr Mem: 5053.88 MB )
[12/01 19:35:17   2515s] (I)       Started Detoured routing ( Curr Mem: 5053.88 MB )
[12/01 19:35:18   2515s] (I)       Finished Detoured routing ( CPU: 0.27 sec, Real: 0.28 sec, Curr Mem: 5053.88 MB )
[12/01 19:35:18   2515s] (I)       Usage: 1062055 = (558075 H, 503980 V) = (22.62% H, 17.02% V) = (2.188e+06um H, 1.976e+06um V)
[12/01 19:35:18   2515s] (I)       Finished Phase 1d ( CPU: 0.28 sec, Real: 0.28 sec, Curr Mem: 5053.88 MB )
[12/01 19:35:18   2515s] (I)       
[12/01 19:35:18   2515s] (I)       ============  Phase 1e Route ============
[12/01 19:35:18   2515s] (I)       Started Phase 1e ( Curr Mem: 5053.88 MB )
[12/01 19:35:18   2515s] (I)       Started Route legalization ( Curr Mem: 5053.88 MB )
[12/01 19:35:18   2515s] (I)       Started Legalize Blockage Violations ( Curr Mem: 5053.88 MB )
[12/01 19:35:18   2515s] (I)       Finished Legalize Blockage Violations ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 5053.88 MB )
[12/01 19:35:18   2515s] (I)       Finished Route legalization ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 5053.88 MB )
[12/01 19:35:18   2515s] (I)       Usage: 1062055 = (558075 H, 503980 V) = (22.62% H, 17.02% V) = (2.188e+06um H, 1.976e+06um V)
[12/01 19:35:18   2515s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.163256e+06um
[12/01 19:35:18   2515s] (I)       Finished Phase 1e ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 5053.88 MB )
[12/01 19:35:18   2515s] (I)       
[12/01 19:35:18   2515s] (I)       ============  Phase 1l Route ============
[12/01 19:35:18   2515s] (I)       Started Phase 1l ( Curr Mem: 5053.88 MB )
[12/01 19:35:18   2515s] (I)       Started Layer assignment (16T) ( Curr Mem: 5053.88 MB )
[12/01 19:35:18   2515s] (I)       Current Layer assignment (16T) [Initialization] ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 5053.88 MB )
[12/01 19:35:18   2516s] (I)       Finished Layer assignment (16T) ( CPU: 1.35 sec, Real: 0.18 sec, Curr Mem: 5053.88 MB )
[12/01 19:35:18   2516s] (I)       Finished Phase 1l ( CPU: 1.35 sec, Real: 0.19 sec, Curr Mem: 5053.88 MB )
[12/01 19:35:18   2516s] (I)       Finished Net group 1 ( CPU: 2.86 sec, Real: 0.88 sec, Curr Mem: 5053.88 MB )
[12/01 19:35:18   2516s] (I)       Started Clean cong LA ( Curr Mem: 5053.88 MB )
[12/01 19:35:18   2516s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5053.88 MB )
[12/01 19:35:18   2516s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[12/01 19:35:18   2516s] (I)       Layer  2:    1155338    342967       534      319578     1207038    (20.93%) 
[12/01 19:35:18   2516s] (I)       Layer  3:    1261904    347862       102      238553     1288070    (15.63%) 
[12/01 19:35:18   2516s] (I)       Layer  4:    1198843    265747        31      300370     1226246    (19.68%) 
[12/01 19:35:18   2516s] (I)       Layer  5:    1203743    268838       698      307601     1219022    (20.15%) 
[12/01 19:35:18   2516s] (I)       Layer  6:     611717     85079         0      144490      618817    (18.93%) 
[12/01 19:35:18   2516s] (I)       Total:       5431545   1310493      1365     1310592     5559193    (19.08%) 
[12/01 19:35:18   2516s] (I)       
[12/01 19:35:18   2516s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/01 19:35:18   2516s] [NR-eGR]                        OverCon           OverCon           OverCon            
[12/01 19:35:18   2516s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[12/01 19:35:18   2516s] [NR-eGR]       Layer              (1-2)             (3-4)             (5-6)    OverCon 
[12/01 19:35:18   2516s] [NR-eGR] --------------------------------------------------------------------------------
[12/01 19:35:18   2516s] [NR-eGR]  METAL1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/01 19:35:18   2516s] [NR-eGR]  METAL2  (2)       473( 0.27%)         9( 0.01%)         0( 0.00%)   ( 0.28%) 
[12/01 19:35:18   2516s] [NR-eGR]  METAL3  (3)        89( 0.05%)         0( 0.00%)         0( 0.00%)   ( 0.05%) 
[12/01 19:35:18   2516s] [NR-eGR]  METAL4  (4)        29( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[12/01 19:35:18   2516s] [NR-eGR]  METAL5  (5)       352( 0.20%)        63( 0.04%)        15( 0.01%)   ( 0.25%) 
[12/01 19:35:18   2516s] [NR-eGR]  METAL6  (6)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/01 19:35:18   2516s] [NR-eGR] --------------------------------------------------------------------------------
[12/01 19:35:18   2516s] [NR-eGR] Total              943( 0.11%)        72( 0.01%)        15( 0.00%)   ( 0.12%) 
[12/01 19:35:18   2516s] [NR-eGR] 
[12/01 19:35:18   2516s] (I)       Finished Global Routing ( CPU: 2.89 sec, Real: 0.92 sec, Curr Mem: 5053.88 MB )
[12/01 19:35:18   2516s] (I)       Started Export 3D cong map ( Curr Mem: 5053.88 MB )
[12/01 19:35:18   2516s] (I)       total 2D Cap : 5442460 = (2470683 H, 2971777 V)
[12/01 19:35:18   2516s] (I)       Started Export 2D cong map ( Curr Mem: 5053.88 MB )
[12/01 19:35:18   2516s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.06% H + 0.00% V
[12/01 19:35:18   2516s] [NR-eGR] Overflow after Early Global Route 0.08% H + 0.00% V
[12/01 19:35:18   2516s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5053.88 MB )
[12/01 19:35:18   2516s] (I)       Finished Export 3D cong map ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 5053.88 MB )
[12/01 19:35:18   2516s] Early Global Route congestion estimation runtime: 1.33 seconds, mem = 5053.9M
[12/01 19:35:18   2516s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:3.305, REAL:1.331, MEM:5053.9M
[12/01 19:35:18   2516s] OPERPROF: Starting HotSpotCal at level 1, MEM:5053.9M
[12/01 19:35:18   2516s] [hotspot] +------------+---------------+---------------+
[12/01 19:35:18   2516s] [hotspot] |            |   max hotspot | total hotspot |
[12/01 19:35:18   2516s] [hotspot] +------------+---------------+---------------+
[12/01 19:35:18   2516s] [hotspot] | normalized |          0.00 |          0.00 |
[12/01 19:35:18   2516s] [hotspot] +------------+---------------+---------------+
[12/01 19:35:18   2516s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/01 19:35:18   2516s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/01 19:35:18   2516s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.021, REAL:0.011, MEM:5053.9M
[12/01 19:35:18   2516s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:5053.9M
[12/01 19:35:18   2516s] Starting Early Global Route wiring: mem = 5053.9M
[12/01 19:35:18   2516s] (I)       ============= Track Assignment ============
[12/01 19:35:18   2516s] (I)       Started Extract Global 3D Wires ( Curr Mem: 5053.88 MB )
[12/01 19:35:18   2516s] (I)       Finished Extract Global 3D Wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 5053.88 MB )
[12/01 19:35:18   2516s] (I)       Started Track Assignment (16T) ( Curr Mem: 5053.88 MB )
[12/01 19:35:18   2516s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[12/01 19:35:18   2516s] (I)       Current Track Assignment (16T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5053.88 MB )
[12/01 19:35:18   2516s] (I)       Run Multi-thread track assignment
[12/01 19:35:18   2518s] (I)       Finished Track Assignment (16T) ( CPU: 1.55 sec, Real: 0.13 sec, Curr Mem: 5053.88 MB )
[12/01 19:35:18   2518s] (I)       Started Export ( Curr Mem: 5053.88 MB )
[12/01 19:35:18   2518s] [NR-eGR] Started Export DB wires ( Curr Mem: 5053.88 MB )
[12/01 19:35:18   2518s] [NR-eGR] Started Export all nets (16T) ( Curr Mem: 5053.88 MB )
[12/01 19:35:18   2519s] [NR-eGR] Finished Export all nets (16T) ( CPU: 0.51 sec, Real: 0.09 sec, Curr Mem: 5053.88 MB )
[12/01 19:35:18   2519s] [NR-eGR] Started Set wire vias (16T) ( Curr Mem: 5053.88 MB )
[12/01 19:35:18   2519s] [NR-eGR] Finished Set wire vias (16T) ( CPU: 0.15 sec, Real: 0.01 sec, Curr Mem: 5053.88 MB )
[12/01 19:35:18   2519s] [NR-eGR] Finished Export DB wires ( CPU: 0.68 sec, Real: 0.13 sec, Curr Mem: 5053.88 MB )
[12/01 19:35:18   2519s] [NR-eGR] --------------------------------------------------------------------------
[12/01 19:35:18   2519s] [NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 307165
[12/01 19:35:18   2519s] [NR-eGR] METAL2  (2V) length: 8.038469e+05um, number of vias: 385177
[12/01 19:35:18   2519s] [NR-eGR] METAL3  (3H) length: 1.224419e+06um, number of vias: 77939
[12/01 19:35:18   2519s] [NR-eGR] METAL4  (4V) length: 9.839068e+05um, number of vias: 34554
[12/01 19:35:18   2519s] [NR-eGR] METAL5  (5H) length: 1.002067e+06um, number of vias: 5971
[12/01 19:35:18   2519s] [NR-eGR] METAL6  (6V) length: 3.345966e+05um, number of vias: 0
[12/01 19:35:18   2519s] [NR-eGR] Total length: 4.348836e+06um, number of vias: 810806
[12/01 19:35:18   2519s] [NR-eGR] --------------------------------------------------------------------------
[12/01 19:35:18   2519s] [NR-eGR] Total eGR-routed clock nets wire length: 2.982248e+04um 
[12/01 19:35:18   2519s] [NR-eGR] --------------------------------------------------------------------------
[12/01 19:35:18   2519s] (I)       Started Update net boxes ( Curr Mem: 5053.88 MB )
[12/01 19:35:18   2519s] (I)       Finished Update net boxes ( CPU: 0.22 sec, Real: 0.03 sec, Curr Mem: 5053.88 MB )
[12/01 19:35:18   2519s] (I)       Started Update timing ( Curr Mem: 5053.88 MB )
[12/01 19:35:18   2519s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5053.88 MB )
[12/01 19:35:18   2519s] (I)       Finished Export ( CPU: 0.98 sec, Real: 0.24 sec, Curr Mem: 5053.88 MB )
[12/01 19:35:18   2519s] (I)       Started Postprocess design ( Curr Mem: 5053.88 MB )
[12/01 19:35:18   2519s] (I)       Finished Postprocess design ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4933.88 MB )
[12/01 19:35:18   2519s] Early Global Route wiring runtime: 0.50 seconds, mem = 4933.9M
[12/01 19:35:18   2519s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:2.670, REAL:0.504, MEM:4933.9M
[12/01 19:35:18   2519s] 0 delay mode for cte disabled.
[12/01 19:35:18   2519s] SKP cleared!
[12/01 19:35:18   2519s] 
[12/01 19:35:18   2519s] *** Finished incrementalPlace (cpu=0:12:31, real=0:01:18)***
[12/01 19:35:18   2519s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:4277.9M
[12/01 19:35:18   2519s] All LLGs are deleted
[12/01 19:35:18   2519s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:4277.9M
[12/01 19:35:19   2519s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.018, REAL:0.019, MEM:4277.9M
[12/01 19:35:19   2519s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.039, REAL:0.040, MEM:3962.9M
[12/01 19:35:19   2519s] Start to check current routing status for nets...
[12/01 19:35:19   2519s] All nets are already routed correctly.
[12/01 19:35:19   2519s] End to check current routing status for nets (mem=3962.9M)
[12/01 19:35:19   2519s] 
[12/01 19:35:19   2519s] Creating Lib Analyzer ...
[12/01 19:35:19   2519s] 
[12/01 19:35:19   2519s] Trim Metal Layers:
[12/01 19:35:19   2520s] LayerId::1 widthSet size::4
[12/01 19:35:19   2520s] LayerId::2 widthSet size::4
[12/01 19:35:19   2520s] LayerId::3 widthSet size::4
[12/01 19:35:19   2520s] LayerId::4 widthSet size::4
[12/01 19:35:19   2520s] LayerId::5 widthSet size::4
[12/01 19:35:19   2520s] LayerId::6 widthSet size::3
[12/01 19:35:19   2520s] Updating RC grid for preRoute extraction ...
[12/01 19:35:19   2520s] eee: pegSigSF::1.070000
[12/01 19:35:19   2520s] Initializing multi-corner capacitance tables ... 
[12/01 19:35:19   2520s] Initializing multi-corner resistance tables ...
[12/01 19:35:19   2520s] eee: l::1 avDens::0.137488 usedTrk::11711.899992 availTrk::85185.142788 sigTrk::11711.899992
[12/01 19:35:19   2520s] eee: l::2 avDens::0.242787 usedTrk::20506.297834 availTrk::84462.143363 sigTrk::20506.297834
[12/01 19:35:19   2520s] eee: l::3 avDens::0.367229 usedTrk::31235.178585 availTrk::85056.391005 sigTrk::31235.178585
[12/01 19:35:19   2520s] eee: l::4 avDens::0.298620 usedTrk::25409.242721 availTrk::85088.986907 sigTrk::25409.242721
[12/01 19:35:19   2520s] eee: l::5 avDens::0.319999 usedTrk::25701.131599 availTrk::80316.320412 sigTrk::25701.131599
[12/01 19:35:19   2520s] eee: l::6 avDens::0.245453 usedTrk::8535.628451 availTrk::34774.999924 sigTrk::8535.628451
[12/01 19:35:19   2520s] {RT wc 0 6 6 {5 0} 1}
[12/01 19:35:19   2520s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.394214 ; uaWl: 1.000000 ; uaWlH: 0.533607 ; aWlH: 0.000000 ; Pmax: 0.908400 ; wcR: 0.555600 ; newSi: 0.078100 ; pMod: 78 ; 
[12/01 19:35:19   2520s] Total number of usable buffers from Lib Analyzer: 1 ( BUFX1)
[12/01 19:35:19   2520s] Total number of usable inverters from Lib Analyzer: 6 ( INVX2 INVX1 INVX4 INVX8 INVX16 INVX32)
[12/01 19:35:19   2520s] Total number of usable delay cells from Lib Analyzer: 0 ()
[12/01 19:35:19   2520s] 
[12/01 19:35:19   2520s] {RT wc 0 6 6 {5 0} 1}
[12/01 19:35:19   2520s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:42:00 mem=3968.9M
[12/01 19:35:19   2520s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:42:00 mem=3968.9M
[12/01 19:35:19   2520s] Creating Lib Analyzer, finished. 
[12/01 19:35:19   2520s] Extraction called for design 'MAU_top_pads' of instances=103481 and nets=105272 using extraction engine 'preRoute' .
[12/01 19:35:19   2520s] PreRoute RC Extraction called for design MAU_top_pads.
[12/01 19:35:19   2520s] RC Extraction called in multi-corner(2) mode.
[12/01 19:35:19   2520s] RCMode: PreRoute
[12/01 19:35:19   2520s]       RC Corner Indexes            0       1   
[12/01 19:35:19   2520s] Capacitance Scaling Factor   : 1.00000 1.00000 
[12/01 19:35:19   2520s] Resistance Scaling Factor    : 1.00000 1.00000 
[12/01 19:35:19   2520s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[12/01 19:35:19   2520s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[12/01 19:35:19   2520s] Shrink Factor                : 1.00000
[12/01 19:35:19   2520s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/01 19:35:19   2520s] Using capacitance table file ...
[12/01 19:35:19   2520s] 
[12/01 19:35:19   2520s] Trim Metal Layers:
[12/01 19:35:20   2520s] LayerId::1 widthSet size::4
[12/01 19:35:20   2520s] LayerId::2 widthSet size::4
[12/01 19:35:20   2520s] LayerId::3 widthSet size::4
[12/01 19:35:20   2520s] LayerId::4 widthSet size::4
[12/01 19:35:20   2520s] LayerId::5 widthSet size::4
[12/01 19:35:20   2520s] LayerId::6 widthSet size::3
[12/01 19:35:20   2520s] Updating RC grid for preRoute extraction ...
[12/01 19:35:20   2520s] eee: pegSigSF::1.070000
[12/01 19:35:20   2520s] Initializing multi-corner capacitance tables ... 
[12/01 19:35:20   2520s] Initializing multi-corner resistance tables ...
[12/01 19:35:20   2520s] eee: l::1 avDens::0.137488 usedTrk::11711.899992 availTrk::85185.142788 sigTrk::11711.899992
[12/01 19:35:20   2520s] eee: l::2 avDens::0.242787 usedTrk::20506.297834 availTrk::84462.143363 sigTrk::20506.297834
[12/01 19:35:20   2520s] eee: l::3 avDens::0.367229 usedTrk::31235.178585 availTrk::85056.391005 sigTrk::31235.178585
[12/01 19:35:20   2520s] eee: l::4 avDens::0.298620 usedTrk::25409.242721 availTrk::85088.986907 sigTrk::25409.242721
[12/01 19:35:20   2520s] eee: l::5 avDens::0.319999 usedTrk::25701.131599 availTrk::80316.320412 sigTrk::25701.131599
[12/01 19:35:20   2520s] eee: l::6 avDens::0.245453 usedTrk::8535.628451 availTrk::34774.999924 sigTrk::8535.628451
[12/01 19:35:20   2520s] {RT wc 0 6 6 {5 0} 1}
[12/01 19:35:20   2520s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.394214 ; uaWl: 1.000000 ; uaWlH: 0.533607 ; aWlH: 0.000000 ; Pmax: 0.908400 ; wcR: 0.555600 ; newSi: 0.078100 ; pMod: 78 ; 
[12/01 19:35:20   2521s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 3966.895M)
[12/01 19:35:23   2523s] Compute RC Scale Done ...
[12/01 19:35:23   2523s] **optDesign ... cpu = 0:32:49, real = 0:04:05, mem = 2198.2M, totSessionCpu=0:42:04 **
[12/01 19:35:23   2524s] #################################################################################
[12/01 19:35:23   2524s] # Design Stage: PreRoute
[12/01 19:35:23   2524s] # Design Name: MAU_top_pads
[12/01 19:35:23   2524s] # Design Mode: 180nm
[12/01 19:35:23   2524s] # Analysis Mode: MMMC Non-OCV 
[12/01 19:35:23   2524s] # Parasitics Mode: No SPEF/RCDB 
[12/01 19:35:23   2524s] # Signoff Settings: SI Off 
[12/01 19:35:23   2524s] #################################################################################
[12/01 19:35:23   2527s] Topological Sorting (REAL = 0:00:00.0, MEM = 4006.8M, InitMEM = 3993.0M)
[12/01 19:35:23   2527s] Calculate delays in BcWc mode...
[12/01 19:35:23   2527s] Start delay calculation (fullDC) (16 T). (MEM=4006.82)
[12/01 19:35:24   2527s] End AAE Lib Interpolated Model. (MEM=4019.34 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/01 19:35:25   2541s] Total number of fetched objects 104540
[12/01 19:35:25   2541s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/01 19:35:25   2541s] End delay calculation. (MEM=4676.73 CPU=0:00:11.4 REAL=0:00:01.0)
[12/01 19:35:25   2541s] End delay calculation (fullDC). (MEM=4676.73 CPU=0:00:13.9 REAL=0:00:02.0)
[12/01 19:35:25   2541s] *** CDM Built up (cpu=0:00:17.4  real=0:00:02.0  mem= 4676.7M) ***
[12/01 19:35:25   2542s] *** IncrReplace #2 [finish] : cpu/real = 0:12:54.1/0:01:24.8 (9.1), totSession cpu/real = 0:42:23.0/0:19:13.6 (2.2), mem = 4676.7M
[12/01 19:35:25   2542s] 
[12/01 19:35:25   2542s] =============================================================================================
[12/01 19:35:25   2542s]  Step TAT Report for IncrReplace #2                                             20.15-s105_1
[12/01 19:35:25   2542s] =============================================================================================
[12/01 19:35:25   2542s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/01 19:35:25   2542s] ---------------------------------------------------------------------------------------------
[12/01 19:35:25   2542s] [ ExtractRC              ]      1   0:00:00.6  (   0.8 % )     0:00:00.6 /  0:00:00.7    1.0
[12/01 19:35:25   2542s] [ FullDelayCalc          ]      1   0:00:01.4  (   1.6 % )     0:00:01.4 /  0:00:13.9   10.2
[12/01 19:35:25   2542s] [ CellServerInit         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 19:35:25   2542s] [ LibAnalyzerInit        ]      1   0:00:00.6  (   0.7 % )     0:00:00.6 /  0:00:00.6    1.0
[12/01 19:35:25   2542s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 19:35:25   2542s] [ MISC                   ]          0:01:22.2  (  97.0 % )     0:01:22.2 /  0:12:39.0    9.2
[12/01 19:35:25   2542s] ---------------------------------------------------------------------------------------------
[12/01 19:35:25   2542s]  IncrReplace #2 TOTAL               0:01:24.8  ( 100.0 % )     0:01:24.8 /  0:12:54.1    9.1
[12/01 19:35:25   2542s] ---------------------------------------------------------------------------------------------
[12/01 19:35:25   2542s] 
[12/01 19:35:26   2544s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[12/01 19:35:26   2544s] **WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
[12/01 19:35:26   2544s] Deleting Lib Analyzer.
[12/01 19:35:26   2544s] Begin: GigaOpt DRV Optimization
[12/01 19:35:26   2544s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 16 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -preCTS
[12/01 19:35:26   2544s] *** DrvOpt #4 [begin] : totSession cpu/real = 0:42:25.0/0:19:14.3 (2.2), mem = 4708.7M
[12/01 19:35:26   2544s] Info: 36 multi-instantiated hierarchical instance nets excluded from IPO operation.
[12/01 19:35:26   2545s] Info: 0 don't touch net , 9 undriven nets excluded from IPO operation.
[12/01 19:35:26   2545s] Info: 27 io nets excluded
[12/01 19:35:26   2545s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[12/01 19:35:26   2545s] Type 'man IMPECO-560' for more detail.
[12/01 19:35:26   2545s] **WARN: (IMPOPT-3115):	Netlist is not uniquified, optimization will be ignoring nets around modules that are not uniquified.
[12/01 19:35:26   2545s] Type 'man IMPOPT-3115' for more detail.
[12/01 19:35:26   2545s] *Info: 9 ununiquified hinsts
[12/01 19:35:26   2545s] Info: 2 clock nets excluded from IPO operation.
[12/01 19:35:26   2545s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3921427.8
[12/01 19:35:26   2545s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/01 19:35:26   2545s] ### Creating PhyDesignMc. totSessionCpu=0:42:25 mem=4708.7M
[12/01 19:35:26   2545s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/01 19:35:26   2545s] OPERPROF: Starting DPlace-Init at level 1, MEM:4708.7M
[12/01 19:35:26   2545s] z: 2, totalTracks: 1
[12/01 19:35:26   2545s] z: 4, totalTracks: 1
[12/01 19:35:26   2545s] z: 6, totalTracks: 1
[12/01 19:35:26   2545s] #spOpts: N=180 minPadR=1.1 hrOri=1 hrSnap=1 
[12/01 19:35:26   2545s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4708.7M
[12/01 19:35:26   2545s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:4708.7M
[12/01 19:35:26   2545s] Core basic site is core7T
[12/01 19:35:26   2545s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:4708.7M
[12/01 19:35:26   2545s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.127, REAL:0.011, MEM:4932.7M
[12/01 19:35:26   2545s] Fast DP-INIT is on for default
[12/01 19:35:26   2545s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/01 19:35:26   2545s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.154, REAL:0.026, MEM:4932.7M
[12/01 19:35:26   2545s] OPERPROF:     Starting CMU at level 3, MEM:4932.7M
[12/01 19:35:26   2545s] OPERPROF:     Finished CMU at level 3, CPU:0.005, REAL:0.004, MEM:4932.7M
[12/01 19:35:26   2545s] 
[12/01 19:35:26   2545s] Bad Lib Cell Checking (CMU) is done! (0)
[12/01 19:35:26   2545s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.172, REAL:0.045, MEM:4932.7M
[12/01 19:35:26   2545s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:4932.7M
[12/01 19:35:26   2545s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.000, MEM:4932.7M
[12/01 19:35:26   2545s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=4932.7MB).
[12/01 19:35:26   2545s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.230, REAL:0.103, MEM:4932.7M
[12/01 19:35:26   2545s] TotalInstCnt at PhyDesignMc Initialization: 103,448
[12/01 19:35:26   2545s] ### Creating PhyDesignMc, finished. totSessionCpu=0:42:26 mem=4708.7M
[12/01 19:35:26   2545s] ### Creating RouteCongInterface, started
[12/01 19:35:26   2545s] 
[12/01 19:35:26   2545s] Creating Lib Analyzer ...
[12/01 19:35:26   2545s] Total number of usable buffers from Lib Analyzer: 1 ( BUFX1)
[12/01 19:35:26   2545s] Total number of usable inverters from Lib Analyzer: 6 ( INVX2 INVX1 INVX4 INVX8 INVX16 INVX32)
[12/01 19:35:26   2545s] Total number of usable delay cells from Lib Analyzer: 0 ()
[12/01 19:35:26   2545s] 
[12/01 19:35:26   2545s] {RT wc 0 6 6 {5 0} 1}
[12/01 19:35:26   2545s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:42:26 mem=4708.7M
[12/01 19:35:26   2545s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:42:26 mem=4708.7M
[12/01 19:35:26   2545s] Creating Lib Analyzer, finished. 
[12/01 19:35:26   2546s] 
[12/01 19:35:26   2546s] #optDebug:  {2, 1.000, 0.8500} {3, 0.784, 0.8500} {4, 0.567, 0.8500} {5, 0.135, 0.4353} {6, 0.135, 0.4353} 
[12/01 19:35:26   2546s] 
[12/01 19:35:26   2546s] #optDebug: {0, 1.000}
[12/01 19:35:26   2546s] ### Creating RouteCongInterface, finished
[12/01 19:35:26   2546s] {MG  {5 0 23.9 0.585875} }
[12/01 19:35:26   2546s] ### Creating LA Mngr. totSessionCpu=0:42:26 mem=4708.7M
[12/01 19:35:26   2546s] ### Creating LA Mngr, finished. totSessionCpu=0:42:26 mem=4708.7M
[12/01 19:35:28   2549s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:5115.1M
[12/01 19:35:28   2549s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.001, REAL:0.001, MEM:5115.1M
[12/01 19:35:28   2550s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 16 threads.
[12/01 19:35:28   2550s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:35:28   2550s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/01 19:35:28   2550s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/01 19:35:28   2550s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/01 19:35:28   2550s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/01 19:35:28   2550s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/01 19:35:28   2550s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 16 threads.
[12/01 19:35:28   2550s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/01 19:35:28   2550s] Info: violation cost 147.727936 (cap = 9.134537, tran = 138.593353, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/01 19:35:28   2551s] |   223|  1174|    -3.82|    83|    83|    -0.20|     0|     0|     0|     0|    -1.36|  -577.45|       0|       0|       0| 74.92%|          |         |
[12/01 19:35:29   2556s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:35:29   2557s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:35:29   2557s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 16 threads.
[12/01 19:35:29   2557s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/01 19:35:29   2557s] Info: violation cost 1.763797 (cap = 1.403663, tran = 0.360134, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/01 19:35:29   2558s] |     4|    10|    -0.24|    11|    11|    -0.10|     0|     0|     0|     0|    -1.76|  -722.83|     253|     106|      41| 75.12%| 0:00:01.0|  5291.3M|
[12/01 19:35:29   2558s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:35:29   2558s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:35:29   2558s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 16 threads.
[12/01 19:35:29   2558s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/01 19:35:29   2558s] Info: violation cost 0.538967 (cap = 0.538967, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/01 19:35:29   2559s] |     2|     3|    -0.24|     6|     6|    -0.06|     0|     0|     0|     0|    -1.78|  -812.05|      12|       0|       0| 75.13%| 0:00:00.0|  5291.3M|
[12/01 19:35:29   2559s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:35:29   2559s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:35:29   2559s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 16 threads.
[12/01 19:35:29   2559s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/01 19:35:29   2559s] Info: violation cost 0.261115 (cap = 0.261115, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/01 19:35:29   2559s] |     2|     3|    -0.24|     3|     3|    -0.04|     0|     0|     0|     0|    -1.93|  -867.48|       5|       0|       0| 75.13%| 0:00:00.0|  5291.3M|
[12/01 19:35:29   2559s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/01 19:35:29   2559s] 
[12/01 19:35:29   2559s] ###############################################################################
[12/01 19:35:29   2559s] #
[12/01 19:35:29   2559s] #  Large fanout net report:  
[12/01 19:35:29   2559s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[12/01 19:35:29   2559s] #     - current density: 75.13
[12/01 19:35:29   2559s] #
[12/01 19:35:29   2559s] #  List of high fanout nets:
[12/01 19:35:29   2559s] #
[12/01 19:35:29   2559s] ###############################################################################
[12/01 19:35:29   2559s] Bottom Preferred Layer:
[12/01 19:35:29   2559s]     None
[12/01 19:35:29   2559s] Via Pillar Rule:
[12/01 19:35:29   2559s]     None
[12/01 19:35:29   2559s] 
[12/01 19:35:29   2559s] 
[12/01 19:35:29   2559s] =======================================================================
[12/01 19:35:29   2559s]                 Reasons for remaining drv violations
[12/01 19:35:29   2559s] =======================================================================
[12/01 19:35:29   2559s] *info: Total 5 net(s) have violations which can't be fixed by DRV optimization.
[12/01 19:35:29   2559s] 
[12/01 19:35:29   2559s] MultiBuffering failure reasons
[12/01 19:35:29   2559s] ------------------------------------------------
[12/01 19:35:29   2559s] *info:     2 net(s): Could not be fixed because the gain is not enough.
[12/01 19:35:29   2559s] *info:     1 net(s): Could not be fixed because it is multi driver net.
[12/01 19:35:29   2559s] *info:     2 net(s): Could not be fixed as the net is considered as IPO ignored by the process.
[12/01 19:35:29   2559s] 
[12/01 19:35:29   2559s] 
[12/01 19:35:29   2559s] *** Finish DRV Fixing (cpu=0:00:09.8 real=0:00:01.0 mem=5291.3M) ***
[12/01 19:35:29   2559s] 
[12/01 19:35:29   2559s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:5291.3M
[12/01 19:35:29   2560s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.233, REAL:0.041, MEM:5151.3M
[12/01 19:35:29   2560s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:5151.3M
[12/01 19:35:29   2560s] OPERPROF:   Starting DPlace-Init at level 2, MEM:5151.3M
[12/01 19:35:29   2560s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:5151.3M
[12/01 19:35:29   2560s] OPERPROF:       Starting CMU at level 4, MEM:5375.3M
[12/01 19:35:29   2560s] OPERPROF:       Finished CMU at level 4, CPU:0.005, REAL:0.005, MEM:5375.3M
[12/01 19:35:29   2560s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.051, REAL:0.047, MEM:5151.3M
[12/01 19:35:29   2560s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:5151.3M
[12/01 19:35:29   2560s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.003, REAL:0.002, MEM:5375.3M
[12/01 19:35:29   2560s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:5375.3M
[12/01 19:35:29   2560s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.001, REAL:0.001, MEM:5375.3M
[12/01 19:35:29   2560s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.113, REAL:0.112, MEM:5375.3M
[12/01 19:35:29   2560s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.113, REAL:0.112, MEM:5375.3M
[12/01 19:35:29   2560s] TDRefine: refinePlace mode is spiral
[12/01 19:35:29   2560s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3921427.4
[12/01 19:35:29   2560s] OPERPROF: Starting RefinePlace at level 1, MEM:5375.3M
[12/01 19:35:29   2560s] *** Starting refinePlace (0:42:40 mem=5375.3M) ***
[12/01 19:35:29   2560s] Total net bbox length = 3.708e+06 (1.957e+06 1.751e+06) (ext = 7.435e+03)
[12/01 19:35:29   2560s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/01 19:35:29   2560s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:5375.3M
[12/01 19:35:29   2560s] Starting refinePlace ...
[12/01 19:35:29   2560s] One DDP V2 for no tweak run.
[12/01 19:35:30   2560s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[12/01 19:35:30   2560s] ** Cut row section cpu time 0:00:00.0.
[12/01 19:35:30   2560s]    Spread Effort: high, pre-route mode, useDDP on.
[12/01 19:35:30   2566s] [CPU] RefinePlace/preRPlace (cpu=0:00:06.6, real=0:00:01.0, mem=5526.2MB) @(0:42:40 - 0:42:47).
[12/01 19:35:30   2566s] Move report: preRPlace moves 1203 insts, mean move: 0.99 um, max move: 6.16 um 
[12/01 19:35:30   2566s] 	Max move on inst (MAU_dut/B0/FE_OFC4596_n15449): (406.00, 696.64) --> (408.24, 700.56)
[12/01 19:35:30   2566s] 	Length: 5 sites, height: 1 rows, site name: core7T, cell type: BUFX1
[12/01 19:35:30   2566s] wireLenOptFixPriorityInst 0 inst fixed
[12/01 19:35:30   2567s] 
[12/01 19:35:30   2567s] Running Spiral MT with 16 threads  fetchWidth=256 
[12/01 19:35:31   2568s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/01 19:35:31   2568s] [CPU] RefinePlace/Legalization (cpu=0:00:01.3, real=0:00:01.0, mem=5526.2MB) @(0:42:47 - 0:42:48).
[12/01 19:35:31   2568s] Move report: Detail placement moves 1203 insts, mean move: 0.99 um, max move: 6.16 um 
[12/01 19:35:31   2568s] 	Max move on inst (MAU_dut/B0/FE_OFC4596_n15449): (406.00, 696.64) --> (408.24, 700.56)
[12/01 19:35:31   2568s] 	Runtime: CPU: 0:00:08.0 REAL: 0:00:02.0 MEM: 5526.2MB
[12/01 19:35:31   2568s] Statistics of distance of Instance movement in refine placement:
[12/01 19:35:31   2568s]   maximum (X+Y) =         6.16 um
[12/01 19:35:31   2568s]   inst (MAU_dut/B0/FE_OFC4596_n15449) with max move: (406, 696.64) -> (408.24, 700.56)
[12/01 19:35:31   2568s]   mean    (X+Y) =         0.99 um
[12/01 19:35:31   2568s] Summary Report:
[12/01 19:35:31   2568s] Instances move: 1203 (out of 103824 movable)
[12/01 19:35:31   2568s] Instances flipped: 0
[12/01 19:35:31   2568s] Mean displacement: 0.99 um
[12/01 19:35:31   2568s] Max displacement: 6.16 um (Instance: MAU_dut/B0/FE_OFC4596_n15449) (406, 696.64) -> (408.24, 700.56)
[12/01 19:35:31   2568s] 	Length: 5 sites, height: 1 rows, site name: core7T, cell type: BUFX1
[12/01 19:35:31   2568s] Total instances moved : 1203
[12/01 19:35:31   2568s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:8.024, REAL:1.574, MEM:5526.2M
[12/01 19:35:31   2568s] Total net bbox length = 3.708e+06 (1.957e+06 1.751e+06) (ext = 7.435e+03)
[12/01 19:35:31   2568s] Runtime: CPU: 0:00:08.1 REAL: 0:00:02.0 MEM: 5526.2MB
[12/01 19:35:31   2568s] [CPU] RefinePlace/total (cpu=0:00:08.1, real=0:00:02.0, mem=5526.2MB) @(0:42:40 - 0:42:48).
[12/01 19:35:31   2568s] *** Finished refinePlace (0:42:48 mem=5526.2M) ***
[12/01 19:35:31   2568s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3921427.4
[12/01 19:35:31   2568s] OPERPROF: Finished RefinePlace at level 1, CPU:8.143, REAL:1.693, MEM:5526.2M
[12/01 19:35:31   2568s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:5526.2M
[12/01 19:35:31   2568s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.238, REAL:0.045, MEM:5207.2M
[12/01 19:35:31   2568s] *** maximum move = 6.16 um ***
[12/01 19:35:31   2568s] *** Finished re-routing un-routed nets (5207.2M) ***
[12/01 19:35:32   2568s] TotalInstCnt at stopUpdate before init: 103,824
[12/01 19:35:32   2568s] OPERPROF: Starting DPlace-Init at level 1, MEM:5207.2M
[12/01 19:35:32   2568s] z: 2, totalTracks: 1
[12/01 19:35:32   2568s] z: 4, totalTracks: 1
[12/01 19:35:32   2568s] z: 6, totalTracks: 1
[12/01 19:35:32   2568s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/01 19:35:32   2569s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:5207.2M
[12/01 19:35:32   2569s] OPERPROF:     Starting CMU at level 3, MEM:5431.2M
[12/01 19:35:32   2569s] OPERPROF:     Finished CMU at level 3, CPU:0.004, REAL:0.004, MEM:5431.2M
[12/01 19:35:32   2569s] 
[12/01 19:35:32   2569s] Bad Lib Cell Checking (CMU) is done! (0)
[12/01 19:35:32   2569s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.054, REAL:0.048, MEM:5431.2M
[12/01 19:35:32   2569s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:5431.2M
[12/01 19:35:32   2569s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.000, MEM:5431.2M
[12/01 19:35:32   2569s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:5431.2M
[12/01 19:35:32   2569s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.001, REAL:0.001, MEM:5431.2M
[12/01 19:35:32   2569s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=5431.2MB).
[12/01 19:35:32   2569s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.114, REAL:0.107, MEM:5431.2M
[12/01 19:35:32   2569s] TotalInstCnt at stopUpdate after init: 103,824
[12/01 19:35:32   2569s] 
[12/01 19:35:32   2569s] *** Finish Physical Update (cpu=0:00:09.9 real=0:00:03.0 mem=5207.2M) ***
[12/01 19:35:32   2569s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 16 threads.
[12/01 19:35:32   2569s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:35:32   2569s] Total-nets :: 104916, Stn-nets :: 211, ratio :: 0.201113 %
[12/01 19:35:32   2569s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4795.4M
[12/01 19:35:32   2570s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.247, REAL:0.046, MEM:4111.9M
[12/01 19:35:32   2570s] TotalInstCnt at PhyDesignMc Destruction: 103,824
[12/01 19:35:32   2570s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3921427.8
[12/01 19:35:32   2570s] *** DrvOpt #4 [finish] : cpu/real = 0:00:25.2/0:00:06.6 (3.8), totSession cpu/real = 0:42:50.2/0:19:20.9 (2.2), mem = 4111.9M
[12/01 19:35:32   2570s] 
[12/01 19:35:32   2570s] =============================================================================================
[12/01 19:35:32   2570s]  Step TAT Report for DrvOpt #4                                                  20.15-s105_1
[12/01 19:35:32   2570s] =============================================================================================
[12/01 19:35:32   2570s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/01 19:35:32   2570s] ---------------------------------------------------------------------------------------------
[12/01 19:35:32   2570s] [ RefinePlace            ]      1   0:00:02.7  (  40.9 % )     0:00:02.7 /  0:00:09.9    3.7
[12/01 19:35:32   2570s] [ SlackTraversorInit     ]      2   0:00:00.5  (   7.8 % )     0:00:00.5 /  0:00:00.5    1.0
[12/01 19:35:32   2570s] [ LibAnalyzerInit        ]      1   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.1    1.1
[12/01 19:35:32   2570s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 19:35:32   2570s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   5.1 % )     0:00:00.3 /  0:00:00.8    2.3
[12/01 19:35:32   2570s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   2.7 % )     0:00:00.2 /  0:00:00.3    1.1
[12/01 19:35:32   2570s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 19:35:32   2570s] [ OptSingleIteration     ]      3   0:00:00.0  (   0.1 % )     0:00:00.9 /  0:00:08.1    8.6
[12/01 19:35:32   2570s] [ OptGetWeight           ]      8   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 19:35:32   2570s] [ OptEval                ]      8   0:00:00.4  (   6.0 % )     0:00:00.4 /  0:00:03.9    9.7
[12/01 19:35:32   2570s] [ OptCommit              ]      8   0:00:00.1  (   1.3 % )     0:00:00.1 /  0:00:00.1    1.1
[12/01 19:35:32   2570s] [ IncrTimingUpdate       ]      8   0:00:00.3  (   4.2 % )     0:00:00.3 /  0:00:02.7    9.6
[12/01 19:35:32   2570s] [ PostCommitDelayUpdate  ]      8   0:00:00.1  (   1.2 % )     0:00:00.2 /  0:00:01.5    8.4
[12/01 19:35:32   2570s] [ IncrDelayCalc          ]     51   0:00:00.1  (   1.5 % )     0:00:00.1 /  0:00:01.4   14.1
[12/01 19:35:32   2570s] [ DrvFindVioNets         ]      4   0:00:00.1  (   1.4 % )     0:00:00.1 /  0:00:00.8    8.4
[12/01 19:35:32   2570s] [ DrvComputeSummary      ]      4   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.4    9.9
[12/01 19:35:32   2570s] [ MISC                   ]          0:00:01.7  (  26.2 % )     0:00:01.7 /  0:00:04.4    2.5
[12/01 19:35:32   2570s] ---------------------------------------------------------------------------------------------
[12/01 19:35:32   2570s]  DrvOpt #4 TOTAL                    0:00:06.6  ( 100.0 % )     0:00:06.6 /  0:00:25.2    3.8
[12/01 19:35:32   2570s] ---------------------------------------------------------------------------------------------
[12/01 19:35:32   2570s] 
[12/01 19:35:32   2570s] End: GigaOpt DRV Optimization
[12/01 19:35:32   2570s] GigaOpt DRV: restore maxLocalDensity to 0.98
[12/01 19:35:32   2570s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4111.9M
[12/01 19:35:32   2570s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.029, REAL:0.024, MEM:4335.9M
[12/01 19:35:33   2570s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[12/01 19:35:33   2570s] **WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
[12/01 19:35:33   2572s] 
------------------------------------------------------------------
     Summary (cpu=0.42min real=0.10min mem=4111.9M)
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.928  | -0.837  | -1.928  |
|           TNS (ns):|-867.477 | -87.526 |-830.674 |
|    Violating Paths:|  1355   |   594   |  1136   |
|          All Paths:|  2101   |  2083   |  2099   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/01 19:35:33   2572s] Density: 75.130%
Routing Overflow: 0.08% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:33:37, real = 0:04:15, mem = 2381.0M, totSessionCpu=0:42:52 **
[12/01 19:35:33   2572s] *** Timing NOT met, worst failing slack is -1.928
[12/01 19:35:33   2572s] *** Check timing (0:00:00.0)
[12/01 19:35:33   2572s] Deleting Lib Analyzer.
[12/01 19:35:33   2572s] Begin: GigaOpt Optimization in WNS mode
[12/01 19:35:33   2572s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 16 -preCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew -nonLegalPlaceEcoBumpRecoveryInWNSOpt
[12/01 19:35:33   2572s] Info: 36 multi-instantiated hierarchical instance nets excluded from IPO operation.
[12/01 19:35:33   2572s] Info: 0 don't touch net , 9 undriven nets excluded from IPO operation.
[12/01 19:35:33   2572s] Info: 27 io nets excluded
[12/01 19:35:33   2572s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[12/01 19:35:33   2572s] Type 'man IMPECO-560' for more detail.
[12/01 19:35:33   2572s] **WARN: (IMPOPT-3115):	Netlist is not uniquified, optimization will be ignoring nets around modules that are not uniquified.
[12/01 19:35:33   2572s] Type 'man IMPOPT-3115' for more detail.
[12/01 19:35:33   2572s] *Info: 9 ununiquified hinsts
[12/01 19:35:33   2572s] Info: 2 clock nets excluded from IPO operation.
[12/01 19:35:33   2572s] *** WnsOpt #1 [begin] : totSession cpu/real = 0:42:52.2/0:19:21.6 (2.2), mem = 4110.9M
[12/01 19:35:33   2572s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3921427.9
[12/01 19:35:33   2572s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/01 19:35:33   2572s] ### Creating PhyDesignMc. totSessionCpu=0:42:52 mem=4110.9M
[12/01 19:35:33   2572s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/01 19:35:33   2572s] OPERPROF: Starting DPlace-Init at level 1, MEM:4110.9M
[12/01 19:35:33   2572s] z: 2, totalTracks: 1
[12/01 19:35:33   2572s] z: 4, totalTracks: 1
[12/01 19:35:33   2572s] z: 6, totalTracks: 1
[12/01 19:35:33   2572s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/01 19:35:33   2572s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4110.9M
[12/01 19:35:33   2572s] OPERPROF:     Starting CMU at level 3, MEM:4366.9M
[12/01 19:35:33   2572s] OPERPROF:     Finished CMU at level 3, CPU:0.004, REAL:0.004, MEM:4366.9M
[12/01 19:35:33   2572s] 
[12/01 19:35:33   2572s] Bad Lib Cell Checking (CMU) is done! (0)
[12/01 19:35:33   2572s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.032, REAL:0.028, MEM:4366.9M
[12/01 19:35:33   2572s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:4366.9M
[12/01 19:35:33   2572s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.000, MEM:4366.9M
[12/01 19:35:33   2572s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4366.9MB).
[12/01 19:35:33   2572s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.091, REAL:0.085, MEM:4366.9M
[12/01 19:35:33   2572s] TotalInstCnt at PhyDesignMc Initialization: 103,824
[12/01 19:35:33   2572s] ### Creating PhyDesignMc, finished. totSessionCpu=0:42:53 mem=4112.3M
[12/01 19:35:33   2572s] ### Creating RouteCongInterface, started
[12/01 19:35:33   2572s] 
[12/01 19:35:33   2572s] Creating Lib Analyzer ...
[12/01 19:35:33   2572s] Total number of usable buffers from Lib Analyzer: 1 ( BUFX1)
[12/01 19:35:33   2572s] Total number of usable inverters from Lib Analyzer: 6 ( INVX2 INVX1 INVX4 INVX8 INVX16 INVX32)
[12/01 19:35:33   2572s] Total number of usable delay cells from Lib Analyzer: 0 ()
[12/01 19:35:33   2572s] 
[12/01 19:35:33   2572s] {RT wc 0 6 6 {5 0} 1}
[12/01 19:35:33   2572s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:42:53 mem=4112.3M
[12/01 19:35:33   2572s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:42:53 mem=4112.3M
[12/01 19:35:33   2572s] Creating Lib Analyzer, finished. 
[12/01 19:35:33   2573s] 
[12/01 19:35:33   2573s] #optDebug:  {2, 1.000, 0.8500} {3, 0.784, 0.8500} {4, 0.567, 0.8500} {5, 0.135, 0.8500} {6, 0.135, 0.8500} 
[12/01 19:35:33   2573s] 
[12/01 19:35:33   2573s] #optDebug: {0, 1.000}
[12/01 19:35:33   2573s] ### Creating RouteCongInterface, finished
[12/01 19:35:33   2573s] {MG  {5 0 23.9 0.585875} }
[12/01 19:35:33   2573s] ### Creating LA Mngr. totSessionCpu=0:42:53 mem=4112.3M
[12/01 19:35:33   2573s] ### Creating LA Mngr, finished. totSessionCpu=0:42:53 mem=4112.3M
[12/01 19:35:35   2575s] *info: 27 io nets excluded
[12/01 19:35:35   2575s] *info: 2 clock nets excluded
[12/01 19:35:35   2575s] *info: 1 multi-driver net excluded.
[12/01 19:35:35   2575s] *info: 730 no-driver nets excluded.
[12/01 19:35:35   2575s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[12/01 19:35:35   2575s] Type 'man IMPECO-560' for more detail.
[12/01 19:35:35   2575s] **WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
[12/01 19:35:35   2575s] Type 'man IMPOPT-3213' for more detail.
[12/01 19:35:35   2575s] **WARN: (EMS-27):	Message (IMPECO-560) has exceeded the current message display limit of 20.
[12/01 19:35:35   2575s] To increase the message display limit, refer to the product command reference manual.
[12/01 19:35:35   2575s] **WARN: (IMPOPT-3115):	Netlist is not uniquified, optimization will be ignoring nets around modules that are not uniquified.
[12/01 19:35:35   2575s] Type 'man IMPOPT-3115' for more detail.
[12/01 19:35:35   2575s] *Info: 9 ununiquified hinsts
[12/01 19:35:35   2575s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.3921427.2
[12/01 19:35:35   2575s] PathGroup :  reg2reg  TargetSlack : 0.0409 
[12/01 19:35:35   2575s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 16 threads.
[12/01 19:35:35   2575s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:35:35   2575s] ** GigaOpt Optimizer WNS Slack -1.928 TNS Slack -867.476 Density 75.13
[12/01 19:35:35   2575s] Optimizer WNS Pass 0
[12/01 19:35:35   2575s] OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-1.928|-830.674|
|reg2reg   |-0.837| -87.526|
|HEPG      |-0.837| -87.526|
|All Paths |-1.928|-867.476|
+----------+------+--------+

[12/01 19:35:35   2575s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:4518.7M
[12/01 19:35:35   2575s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.001, REAL:0.001, MEM:4518.7M
[12/01 19:35:36   2576s] Info: Begin MT loop @oiCellDelayCachingJob with 16 threads.
[12/01 19:35:36   2576s] Info: End MT loop @oiCellDelayCachingJob.
[12/01 19:35:36   2576s] Active Path Group: reg2reg  
[12/01 19:35:36   2576s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+---------------------------------------+
[12/01 19:35:36   2576s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|               End Point               |
[12/01 19:35:36   2576s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+---------------------------------------+
[12/01 19:35:36   2576s] |  -0.837|   -1.928| -87.526| -867.476|   75.13%|   0:00:00.0| 4518.7M|        wc|  reg2reg| MAU_dut/B0/ram_reg[112]/D             |
[12/01 19:35:36   2576s] |  -0.796|   -1.928| -76.124| -862.497|   75.13%|   0:00:00.0| 5201.6M|        wc|  reg2reg| MAU_dut/B1/ram_reg[319]/D             |
[12/01 19:35:36   2576s] |  -0.531|   -1.928| -67.006| -857.508|   75.13%|   0:00:00.0| 5220.6M|        wc|  reg2reg| MAU_dut/B1/ram_reg[321]/D             |
[12/01 19:35:36   2576s] |  -0.469|   -1.928| -63.370| -855.658|   75.13%|   0:00:00.0| 5239.7M|        wc|  reg2reg| MAU_dut/B1/ram_reg[321]/D             |
[12/01 19:35:36   2577s] |  -0.415|   -1.928| -60.700| -854.309|   75.13%|   0:00:00.0| 5239.7M|        wc|  reg2reg| MAU_dut/B3/ram_reg[447]/D             |
[12/01 19:35:36   2577s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:35:36   2577s] |  -0.381|   -1.928| -53.244| -851.726|   75.13%|   0:00:00.0| 5239.7M|        wc|  reg2reg| MAU_dut/B1/ram_reg[65]/D              |
[12/01 19:35:36   2578s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:35:36   2578s] |  -0.371|   -1.928| -34.082| -844.523|   75.14%|   0:00:00.0| 5277.9M|        wc|  reg2reg| MAU_dut/B3/ram_reg[131]/D             |
[12/01 19:35:36   2578s] |  -0.340|   -1.928| -33.232| -844.195|   75.14%|   0:00:00.0| 5277.9M|        wc|  reg2reg| MAU_dut/B3/ram_reg[83]/D              |
[12/01 19:35:36   2579s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:35:36   2579s] |  -0.314|   -1.928| -28.294| -842.240|   75.14%|   0:00:00.0| 5277.9M|        wc|  reg2reg| MAU_dut/B2/ram_reg[321]/D             |
[12/01 19:35:36   2579s] |  -0.288|   -1.928| -27.396| -841.772|   75.14%|   0:00:00.0| 5277.9M|        wc|  reg2reg| MAU_dut/B0/ram_reg[429]/D             |
[12/01 19:35:36   2580s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:35:36   2580s] |  -0.284|   -1.928| -22.962| -839.211|   75.14%|   0:00:00.0| 5277.9M|        wc|  reg2reg| MAU_dut/B3/ram_reg[447]/D             |
[12/01 19:35:36   2580s] |  -0.259|   -1.928| -22.063| -839.211|   75.14%|   0:00:00.0| 5277.9M|        wc|  reg2reg| MAU_dut/B1/ram_reg[321]/D             |
[12/01 19:35:36   2581s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:35:36   2581s] |  -0.239|   -1.928| -21.319| -838.586|   75.15%|   0:00:00.0| 5277.9M|        wc|  reg2reg| MAU_dut/B0/ram_reg[325]/D             |
[12/01 19:35:37   2581s] |  -0.218|   -1.928| -19.646| -838.526|   75.15%|   0:00:01.0| 5277.9M|        wc|  reg2reg| MAU_dut/B1/ram_reg[156]/D             |
[12/01 19:35:37   2581s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:35:37   2581s] |  -0.196|   -1.928| -15.797| -836.653|   75.15%|   0:00:00.0| 5277.9M|        wc|  reg2reg| MAU_dut/B3/ram_reg[255]/D             |
[12/01 19:35:37   2581s] |  -0.174|   -1.928| -13.092| -835.215|   75.16%|   0:00:00.0| 5277.9M|        wc|  reg2reg| MAU_dut/B3/ram_reg[83]/D              |
[12/01 19:35:37   2582s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:35:37   2582s] |  -0.145|   -1.928| -10.858| -834.370|   75.17%|   0:00:00.0| 5277.9M|        wc|  reg2reg| MAU_dut/B3/ram_reg[175]/D             |
[12/01 19:35:37   2582s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:35:37   2582s] |  -0.120|   -1.928|  -6.485| -832.608|   75.18%|   0:00:00.0| 5277.9M|        wc|  reg2reg| MAU_dut/B0/ram_reg[463]/D             |
[12/01 19:35:37   2583s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:35:37   2583s] |  -0.099|   -1.928|  -4.973| -832.094|   75.19%|   0:00:00.0| 5277.9M|        wc|  reg2reg| MAU_dut/B1/ram_reg[56]/D              |
[12/01 19:35:37   2583s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:35:37   2583s] |  -0.082|   -1.928|  -3.550| -831.269|   75.20%|   0:00:00.0| 5277.9M|        wc|  reg2reg| MAU_dut/B1/ram_reg[287]/D             |
[12/01 19:35:37   2584s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:35:37   2584s] |  -0.059|   -1.928|  -2.382| -830.333|   75.21%|   0:00:00.0| 5277.9M|        wc|  reg2reg| MAU_dut/B3/ram_reg[27]/D              |
[12/01 19:35:37   2585s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:35:37   2585s] |  -0.039|   -1.925|  -1.064| -829.380|   75.23%|   0:00:00.0| 5277.9M|        wc|  reg2reg| MAU_dut/B1/ram_reg[189]/D             |
[12/01 19:35:37   2586s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:35:37   2586s] |  -0.018|   -1.925|  -0.184| -828.272|   75.25%|   0:00:00.0| 5277.9M|        wc|  reg2reg| MAU_dut/B0/ram_reg[30]/D              |
[12/01 19:35:37   2587s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:35:37   2587s] |   0.002|   -1.925|   0.000| -827.966|   75.27%|   0:00:00.0| 5277.9M|        wc|  reg2reg| MAU_dut/B0/ram_reg[351]/D             |
[12/01 19:35:37   2588s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:35:37   2588s] |   0.025|   -1.917|   0.000| -828.028|   75.31%|   0:00:00.0| 5277.9M|        wc|  reg2reg| MAU_dut/B1/ram_reg[255]/D             |
[12/01 19:35:38   2589s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:35:38   2589s] |   0.029|   -1.917|   0.000| -826.751|   75.35%|   0:00:01.0| 5277.9M|        wc|  reg2reg| MAU_dut/B2/ram_reg[256]/D             |
[12/01 19:35:38   2590s] |   0.040|   -1.917|   0.000| -825.934|   75.36%|   0:00:00.0| 5277.9M|        wc|  reg2reg| MAU_dut/B0/ram_reg[351]/D             |
[12/01 19:35:38   2591s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:35:38   2591s] |   0.061|   -1.917|   0.000| -825.289|   75.38%|   0:00:00.0| 5277.9M|        wc|  reg2reg| MAU_dut/B0/ram_reg[351]/D             |
[12/01 19:35:38   2591s] |   0.061|   -1.917|   0.000| -825.289|   75.38%|   0:00:00.0| 5277.9M|        wc|  reg2reg| MAU_dut/B0/ram_reg[351]/D             |
[12/01 19:35:38   2591s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+---------------------------------------+
[12/01 19:35:38   2591s] 
[12/01 19:35:38   2591s] *** Finish Core Optimize Step (cpu=0:00:15.0 real=0:00:02.0 mem=5277.9M) ***
[12/01 19:35:38   2591s] Active Path Group: default 
[12/01 19:35:38   2591s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+---------------------------------------+
[12/01 19:35:38   2591s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|               End Point               |
[12/01 19:35:38   2591s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+---------------------------------------+
[12/01 19:35:38   2591s] |  -1.917|   -1.917|-825.289| -825.289|   75.38%|   0:00:00.0| 5277.9M|        wc|  default| MAU_dut/B1/ram_reg[223]/D             |
[12/01 19:35:38   2591s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:35:38   2591s] |  -1.756|   -1.756|-768.225| -768.225|   75.38%|   0:00:00.0| 5277.9M|        wc|  default| MAU_dut/B2/ram_reg[511]/D             |
[12/01 19:35:38   2592s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:35:38   2592s] |  -1.707|   -1.707|-751.014| -751.014|   75.38%|   0:00:00.0| 5277.9M|        wc|  default| MAU_dut/B2/ram_reg[231]/D             |
[12/01 19:35:38   2592s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:35:38   2592s] |  -1.682|   -1.682|-787.969| -787.969|   75.38%|   0:00:00.0| 5277.9M|        wc|  default| MAU_dut/B1/ram_reg[239]/D             |
[12/01 19:35:38   2593s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:35:38   2593s] |  -1.654|   -1.654|-782.432| -782.432|   75.38%|   0:00:00.0| 5277.9M|        wc|  default| MAU_dut/B2/ram_reg[231]/D             |
[12/01 19:35:39   2593s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:35:39   2593s] |  -1.620|   -1.620|-785.908| -785.908|   75.38%|   0:00:01.0| 5277.9M|        wc|  default| MAU_dut/B1/ram_reg[239]/D             |
[12/01 19:35:39   2594s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:35:39   2594s] |  -1.594|   -1.594|-732.098| -732.098|   75.39%|   0:00:00.0| 5277.9M|        wc|  default| MAU_dut/B2/ram_reg[511]/D             |
[12/01 19:35:39   2594s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:35:39   2594s] |  -1.537|   -1.537|-702.755| -702.755|   75.39%|   0:00:00.0| 5277.9M|        wc|  default| MAU_dut/B2/ram_reg[231]/D             |
[12/01 19:35:39   2595s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:35:39   2595s] |  -1.506|   -1.506|-729.544| -729.544|   75.39%|   0:00:00.0| 5277.9M|        wc|  default| MAU_dut/B0/ram_reg[447]/D             |
[12/01 19:35:39   2595s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:35:39   2595s] |  -1.484|   -1.484|-627.009| -627.009|   75.39%|   0:00:00.0| 5258.9M|        wc|  default| MAU_dut/B3/ram_reg[407]/D             |
[12/01 19:35:39   2596s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:35:39   2596s] |  -1.464|   -1.464|-598.037| -598.037|   75.39%|   0:00:00.0| 5258.9M|        wc|  default| MAU_dut/B3/ram_reg[103]/D             |
[12/01 19:35:39   2597s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:35:39   2597s] |  -1.408|   -1.408|-621.133| -621.133|   75.40%|   0:00:00.0| 5258.9M|        wc|  default| MAU_dut/B0/ram_reg[447]/D             |
[12/01 19:35:39   2597s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:35:39   2597s] |  -1.387|   -1.387|-619.390| -619.390|   75.40%|   0:00:00.0| 5258.9M|        wc|  default| MAU_dut/B1/ram_reg[223]/D             |
[12/01 19:35:39   2597s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:35:39   2597s] |  -1.361|   -1.361|-622.656| -622.656|   75.41%|   0:00:00.0| 5258.9M|        wc|  default| MAU_dut/B3/ram_reg[103]/D             |
[12/01 19:35:39   2598s] |  -1.337|   -1.337|-622.795| -622.795|   75.41%|   0:00:00.0| 5258.9M|        wc|  default| MAU_dut/B3/ram_reg[407]/D             |
[12/01 19:35:39   2599s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:35:39   2599s] |  -1.314|   -1.314|-618.559| -618.559|   75.42%|   0:00:00.0| 5258.9M|        wc|  default| MAU_dut/B2/ram_reg[95]/D              |
[12/01 19:35:39   2599s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:35:39   2599s] |  -1.309|   -1.309|-613.824| -613.824|   75.43%|   0:00:00.0| 5258.9M|        wc|  default| MAU_dut/B1/ram_reg[223]/D             |
[12/01 19:35:39   2600s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:35:39   2600s] |  -1.285|   -1.285|-611.785| -611.785|   75.44%|   0:00:00.0| 5258.9M|        wc|  default| MAU_dut/B2/ram_reg[335]/D             |
[12/01 19:35:39   2600s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:35:39   2600s] |  -1.262|   -1.262|-608.958| -608.958|   75.45%|   0:00:00.0| 5258.9M|        wc|  default| MAU_dut/B1/ram_reg[127]/D             |
[12/01 19:35:40   2601s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:35:40   2601s] |  -1.241|   -1.241|-585.248| -585.248|   75.47%|   0:00:01.0| 5258.9M|        wc|  default| MAU_dut/B2/ram_reg[15]/D              |
[12/01 19:35:40   2602s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:35:40   2602s] |  -1.227|   -1.227|-583.542| -583.542|   75.48%|   0:00:00.0| 5258.9M|        wc|  default| MAU_dut/B1/ram_reg[223]/D             |
[12/01 19:35:40   2603s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:35:40   2603s] |  -1.207|   -1.207|-573.331| -573.331|   75.50%|   0:00:00.0| 5258.9M|        wc|  default| MAU_dut/B2/ram_reg[383]/D             |
[12/01 19:35:40   2603s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:35:40   2603s] |  -1.186|   -1.186|-560.168| -560.168|   75.50%|   0:00:00.0| 5258.9M|        wc|  default| MAU_dut/B3/ram_reg[207]/D             |
[12/01 19:35:40   2604s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:35:40   2604s] |  -1.174|   -1.174|-548.344| -548.344|   75.52%|   0:00:00.0| 5258.9M|        wc|  default| MAU_dut/B0/ram_reg[487]/D             |
[12/01 19:35:40   2605s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:35:40   2605s] |  -1.145|   -1.145|-543.684| -543.684|   75.53%|   0:00:00.0| 5258.9M|        wc|  default| MAU_dut/B2/ram_reg[335]/D             |
[12/01 19:35:40   2606s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:35:40   2606s] |  -1.125|   -1.125|-532.138| -532.138|   75.55%|   0:00:00.0| 5258.9M|        wc|  default| MAU_dut/B0/ram_reg[375]/D             |
[12/01 19:35:40   2607s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:35:40   2607s] |  -1.121|   -1.121|-525.597| -525.597|   75.56%|   0:00:00.0| 5258.9M|        wc|  default| MAU_dut/B1/ram_reg[223]/D             |
[12/01 19:35:40   2607s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:35:40   2607s] |  -1.098|   -1.098|-514.206| -514.206|   75.57%|   0:00:00.0| 5258.9M|        wc|  default| MAU_dut/B2/ram_reg[383]/D             |
[12/01 19:35:41   2608s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:35:41   2608s] |  -1.076|   -1.076|-486.010| -486.010|   75.59%|   0:00:01.0| 5258.9M|        wc|  default| MAU_dut/B0/ram_reg[471]/D             |
[12/01 19:35:41   2610s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:35:41   2610s] |  -1.056|   -1.056|-488.908| -488.908|   75.63%|   0:00:00.0| 5258.9M|        wc|  default| MAU_dut/B0/ram_reg[279]/D             |
[12/01 19:35:41   2611s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:35:41   2611s] |  -1.035|   -1.035|-476.857| -476.857|   75.65%|   0:00:00.0| 5258.9M|        wc|  default| MAU_dut/B1/ram_reg[391]/D             |
[12/01 19:35:41   2612s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:35:41   2612s] |  -1.032|   -1.032|-471.044| -471.044|   75.68%|   0:00:00.0| 5258.9M|        wc|  default| MAU_dut/B0/ram_reg[455]/D             |
[12/01 19:35:41   2613s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:35:41   2613s] |  -1.010|   -1.010|-469.943| -469.943|   75.69%|   0:00:00.0| 5258.9M|        wc|  default| MAU_dut/B2/ram_reg[231]/D             |
[12/01 19:35:42   2615s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:35:42   2615s] |  -0.989|   -0.989|-466.622| -466.622|   75.72%|   0:00:01.0| 5258.9M|        wc|  default| MAU_dut/B2/ram_reg[383]/D             |
[12/01 19:35:42   2617s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:35:42   2617s] |  -0.969|   -0.969|-427.101| -427.101|   75.77%|   0:00:00.0| 5258.9M|        wc|  default| MAU_dut/B2/ram_reg[335]/D             |
[12/01 19:35:42   2618s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:35:42   2618s] |  -0.948|   -0.948|-422.098| -422.098|   75.80%|   0:00:00.0| 5258.9M|        wc|  default| MAU_dut/B3/ram_reg[207]/D             |
[12/01 19:35:42   2620s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:35:42   2620s] |  -0.936|   -0.936|-413.173| -413.173|   75.86%|   0:00:00.0| 5258.9M|        wc|  default| MAU_dut/B1/ram_reg[223]/D             |
[12/01 19:35:42   2621s] |  -0.917|   -0.917|-412.245| -412.245|   75.87%|   0:00:00.0| 5258.9M|        wc|  default| MAU_dut/B0/ram_reg[87]/D              |
[12/01 19:35:43   2623s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:35:43   2623s] |  -0.900|   -0.900|-406.003| -406.003|   75.93%|   0:00:01.0| 5258.9M|        wc|  default| MAU_dut/B1/ram_reg[318]/D             |
[12/01 19:35:43   2625s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:35:43   2625s] |  -0.897|   -0.897|-398.443| -398.443|   75.98%|   0:00:00.0| 5258.9M|        wc|  default| MAU_dut/B0/ram_reg[183]/D             |
[12/01 19:35:43   2627s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:35:43   2627s] |  -0.884|   -0.884|-396.791| -396.791|   76.00%|   0:00:00.0| 5316.1M|        wc|  default| MAU_dut/B3/ram_reg[55]/D              |
[12/01 19:35:44   2628s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:35:44   2628s] |  -0.874|   -0.874|-391.407| -391.407|   76.04%|   0:00:01.0| 5316.1M|        wc|  default| MAU_dut/B2/ram_reg[231]/D             |
[12/01 19:35:44   2629s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:35:44   2629s] |  -0.872|   -0.872|-387.272| -387.272|   76.07%|   0:00:00.0| 5316.1M|        wc|  default| MAU_dut/B0/ram_reg[375]/D             |
[12/01 19:35:44   2630s] |  -0.850|   -0.850|-385.984| -385.984|   76.09%|   0:00:00.0| 5316.1M|        wc|  default| MAU_dut/B0/ram_reg[455]/D             |
[12/01 19:35:44   2633s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:35:44   2633s] |  -0.839|   -0.839|-376.816| -376.816|   76.16%|   0:00:00.0| 5316.1M|        wc|  default| MAU_dut/B0/ram_reg[415]/D             |
[12/01 19:35:44   2634s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:35:44   2634s] |  -0.833|   -0.833|-372.611| -372.611|   76.20%|   0:00:00.0| 5316.1M|        wc|  default| MAU_dut/B0/ram_reg[415]/D             |
[12/01 19:35:45   2635s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:35:45   2635s] |  -0.819|   -0.819|-368.308| -368.308|   76.22%|   0:00:01.0| 5316.1M|        wc|  default| MAU_dut/B1/ram_reg[295]/D             |
[12/01 19:35:45   2636s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:35:45   2636s] |  -0.807|   -0.807|-362.107| -362.107|   76.26%|   0:00:00.0| 5316.1M|        wc|  default| MAU_dut/B0/ram_reg[351]/D             |
[12/01 19:35:45   2638s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:35:45   2638s] |  -0.796|   -0.796|-353.497| -353.497|   76.30%|   0:00:00.0| 5316.1M|        wc|  default| MAU_dut/B0/ram_reg[375]/D             |
[12/01 19:35:45   2640s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:35:45   2640s] |  -0.789|   -0.789|-344.106| -344.106|   76.34%|   0:00:00.0| 5316.1M|        wc|  default| MAU_dut/B3/ram_reg[103]/D             |
[12/01 19:35:46   2643s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:35:46   2643s] |  -0.769|   -0.769|-332.816| -332.816|   76.35%|   0:00:01.0| 5373.3M|        wc|  default| MAU_dut/B2/ram_reg[231]/D             |
[12/01 19:35:46   2645s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:35:46   2645s] |  -0.746|   -0.746|-324.772| -324.772|   76.40%|   0:00:00.0| 5373.3M|        wc|  default| MAU_dut/B1/ram_reg[151]/D             |
[12/01 19:35:46   2648s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:35:46   2648s] |  -0.730|   -0.730|-315.800| -315.800|   76.46%|   0:00:00.0| 5373.3M|        wc|  default| MAU_dut/B0/ram_reg[463]/D             |
[12/01 19:35:47   2650s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:35:47   2650s] |  -0.723|   -0.723|-305.922| -305.922|   76.52%|   0:00:01.0| 5373.3M|        wc|  default| MAU_dut/B0/ram_reg[463]/D             |
[12/01 19:35:47   2652s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:35:47   2652s] |  -0.712|   -0.712|-298.840| -298.840|   76.54%|   0:00:00.0| 5373.3M|        wc|  default| MAU_dut/B1/ram_reg[223]/D             |
[12/01 19:35:47   2654s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:35:47   2654s] |  -0.698|   -0.698|-294.690| -294.690|   76.57%|   0:00:00.0| 5373.3M|        wc|  default| MAU_dut/B1/ram_reg[503]/D             |
[12/01 19:35:48   2657s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:35:48   2657s] |  -0.687|   -0.687|-290.769| -290.769|   76.63%|   0:00:01.0| 5373.3M|        wc|  default| MAU_dut/B0/ram_reg[375]/D             |
[12/01 19:35:48   2659s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:35:48   2659s] |  -0.665|   -0.665|-271.366| -271.366|   76.66%|   0:00:00.0| 5373.3M|        wc|  default| MAU_dut/B0/ram_reg[311]/D             |
[12/01 19:35:49   2662s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:35:49   2662s] |  -0.663|   -0.663|-262.378| -262.378|   76.72%|   0:00:01.0| 5373.3M|        wc|  default| MAU_dut/B0/ram_reg[351]/D             |
[12/01 19:35:49   2663s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:35:49   2663s] |  -0.653|   -0.653|-263.614| -263.614|   76.72%|   0:00:00.0| 5373.3M|        wc|  default| MAU_dut/B1/ram_reg[71]/D              |
[12/01 19:35:49   2664s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:35:49   2664s] |  -0.636|   -0.636|-259.517| -259.517|   76.74%|   0:00:00.0| 5373.3M|        wc|  default| MAU_dut/B0/ram_reg[375]/D             |
[12/01 19:35:49   2666s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:35:49   2666s] |  -0.626|   -0.626|-254.000| -254.000|   76.77%|   0:00:00.0| 5373.3M|        wc|  default| MAU_dut/B0/ram_reg[351]/D             |
[12/01 19:35:49   2667s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:35:49   2667s] |  -0.623|   -0.623|-250.578| -250.578|   76.79%|   0:00:00.0| 5373.3M|        wc|  default| MAU_dut/B2/ram_reg[383]/D             |
[12/01 19:35:50   2669s] |  -0.612|   -0.612|-245.020| -245.020|   76.80%|   0:00:01.0| 5373.3M|        wc|  default| MAU_dut/B1/ram_reg[71]/D              |
[12/01 19:35:50   2670s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:35:50   2670s] |  -0.597|   -0.597|-243.644| -243.644|   76.81%|   0:00:00.0| 5373.3M|        wc|  default| MAU_dut/B1/ram_reg[319]/D             |
[12/01 19:35:50   2671s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:35:50   2671s] |  -0.587|   -0.587|-235.432| -235.432|   76.85%|   0:00:00.0| 5373.3M|        wc|  default| MAU_dut/B3/ram_reg[191]/D             |
[12/01 19:35:50   2674s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:35:50   2674s] |  -0.576|   -0.576|-231.183| -231.183|   76.88%|   0:00:00.0| 5373.3M|        wc|  default| MAU_dut/B2/ram_reg[383]/D             |
[12/01 19:35:51   2676s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:35:51   2676s] |  -0.572|   -0.572|-226.164| -226.164|   76.91%|   0:00:01.0| 5373.3M|        wc|  default| MAU_dut/B3/ram_reg[55]/D              |
[12/01 19:35:51   2678s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:35:51   2678s] |  -0.568|   -0.568|-222.323| -222.323|   76.93%|   0:00:00.0| 5373.3M|        wc|  default| MAU_dut/B0/ram_reg[471]/D             |
[12/01 19:35:51   2679s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:35:51   2679s] |  -0.560|   -0.560|-215.790| -215.790|   76.94%|   0:00:00.0| 5373.3M|        wc|  default| MAU_dut/B0/ram_reg[455]/D             |
[12/01 19:35:52   2681s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:35:52   2681s] |  -0.557|   -0.557|-213.839| -213.839|   76.94%|   0:00:01.0| 5373.3M|        wc|  default| MAU_dut/B1/ram_reg[71]/D              |
[12/01 19:35:52   2683s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:35:52   2683s] |  -0.541|   -0.541|-211.193| -211.193|   76.95%|   0:00:00.0| 5373.3M|        wc|  default| MAU_dut/B2/ram_reg[431]/D             |
[12/01 19:35:53   2686s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:35:53   2686s] |  -0.537|   -0.537|-205.786| -205.786|   76.98%|   0:00:01.0| 5392.4M|        wc|  default| MAU_dut/B0/ram_reg[487]/D             |
[12/01 19:35:53   2687s] |  -0.525|   -0.525|-203.784| -203.784|   77.00%|   0:00:00.0| 5392.4M|        wc|  default| MAU_dut/B0/ram_reg[375]/D             |
[12/01 19:35:54   2691s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:35:54   2691s] |  -0.511|   -0.511|-197.952| -197.952|   77.03%|   0:00:01.0| 5468.7M|        wc|  default| MAU_dut/B0/ram_reg[415]/D             |
[12/01 19:35:54   2694s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:35:54   2694s] |  -0.511|   -0.511|-191.715| -191.715|   77.07%|   0:00:00.0| 5468.7M|        wc|  default| MAU_dut/B0/ram_reg[487]/D             |
[12/01 19:35:54   2695s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:35:54   2695s] |  -0.495|   -0.495|-189.490| -189.490|   77.08%|   0:00:00.0| 5468.7M|        wc|  default| MAU_dut/B0/ram_reg[375]/D             |
[12/01 19:35:55   2699s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:35:55   2699s] |  -0.486|   -0.486|-182.256| -182.256|   77.11%|   0:00:01.0| 5506.9M|        wc|  default| MAU_dut/B0/ram_reg[303]/D             |
[12/01 19:35:55   2701s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:35:55   2701s] |  -0.475|   -0.475|-176.644| -176.644|   77.13%|   0:00:00.0| 5506.9M|        wc|  default| MAU_dut/B0/ram_reg[471]/D             |
[12/01 19:35:56   2702s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:35:56   2702s] |  -0.470|   -0.470|-173.168| -173.168|   77.14%|   0:00:01.0| 5506.9M|        wc|  default| MAU_dut/B0/ram_reg[471]/D             |
[12/01 19:35:56   2704s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:35:56   2704s] |  -0.459|   -0.459|-172.052| -172.052|   77.15%|   0:00:00.0| 5506.9M|        wc|  default| MAU_dut/B0/ram_reg[415]/D             |
[12/01 19:35:56   2705s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:35:56   2705s] |  -0.450|   -0.450|-167.255| -167.255|   77.19%|   0:00:00.0| 5506.9M|        wc|  default| MAU_dut/B0/ram_reg[447]/D             |
[12/01 19:35:56   2708s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:35:56   2708s] |  -0.439|   -0.439|-159.820| -159.820|   77.23%|   0:00:00.0| 5506.9M|        wc|  default| MAU_dut/B2/ram_reg[383]/D             |
[12/01 19:35:57   2711s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:35:57   2711s] |  -0.431|   -0.431|-157.098| -157.098|   77.28%|   0:00:01.0| 5506.9M|        wc|  default| MAU_dut/B0/ram_reg[351]/D             |
[12/01 19:35:57   2714s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:35:57   2714s] |  -0.416|   -0.416|-153.192| -153.192|   77.30%|   0:00:00.0| 5506.9M|        wc|  default| MAU_dut/B3/ram_reg[55]/D              |
[12/01 19:35:58   2718s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:35:58   2718s] |  -0.406|   -0.406|-147.336| -147.336|   77.36%|   0:00:01.0| 5506.9M|        wc|  default| MAU_dut/B0/ram_reg[351]/D             |
[12/01 19:35:58   2721s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:35:58   2721s] |  -0.394|   -0.394|-143.963| -143.963|   77.41%|   0:00:00.0| 5506.9M|        wc|  default| MAU_dut/B1/ram_reg[263]/D             |
[12/01 19:35:59   2725s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:35:59   2725s] |  -0.391|   -0.391|-138.570| -138.570|   77.45%|   0:00:01.0| 5506.9M|        wc|  default| MAU_dut/B1/ram_reg[263]/D             |
[12/01 19:35:59   2727s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:35:59   2727s] |  -0.381|   -0.381|-135.637| -135.637|   77.47%|   0:00:00.0| 5503.9M|        wc|  default| MAU_dut/B2/ram_reg[431]/D             |
[12/01 19:36:00   2731s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:36:00   2731s] |  -0.375|   -0.375|-130.980| -130.980|   77.50%|   0:00:01.0| 5503.9M|        wc|  default| MAU_dut/B2/ram_reg[95]/D              |
[12/01 19:36:00   2732s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:36:00   2732s] |  -0.364|   -0.364|-129.679| -129.679|   77.52%|   0:00:00.0| 5503.9M|        wc|  default| MAU_dut/B1/ram_reg[367]/D             |
[12/01 19:36:01   2735s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:36:01   2735s] |  -0.351|   -0.351|-124.933| -124.933|   77.56%|   0:00:01.0| 5503.9M|        wc|  default| MAU_dut/B1/ram_reg[71]/D              |
[12/01 19:36:02   2741s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:36:02   2741s] |  -0.350|   -0.350|-119.312| -119.312|   77.61%|   0:00:01.0| 5492.9M|        wc|  default| MAU_dut/B3/ram_reg[327]/D             |
[12/01 19:36:02   2742s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:36:02   2742s] |  -0.339|   -0.339|-118.789| -118.789|   77.62%|   0:00:00.0| 5492.9M|        wc|  default| MAU_dut/B2/ram_reg[471]/D             |
[12/01 19:36:02   2744s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:36:02   2744s] |  -0.326|   -0.326|-112.407| -112.407|   77.66%|   0:00:00.0| 5492.9M|        wc|  default| MAU_dut/B1/ram_reg[391]/D             |
[12/01 19:36:03   2747s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:36:03   2747s] |  -0.326|   -0.326|-105.279| -105.279|   77.67%|   0:00:01.0| 5492.9M|        wc|  default| MAU_dut/B0/ram_reg[375]/D             |
[12/01 19:36:03   2748s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:36:03   2748s] |  -0.314|   -0.314|-103.119| -103.119|   77.68%|   0:00:00.0| 5492.9M|        wc|  default| MAU_dut/B0/ram_reg[239]/D             |
[12/01 19:36:03   2752s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:36:03   2752s] |  -0.298|   -0.298| -91.062|  -91.062|   77.66%|   0:00:00.0| 5492.9M|        wc|  default| MAU_dut/B1/ram_reg[6]/D               |
[12/01 19:36:04   2756s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:36:04   2756s] |  -0.294|   -0.294| -83.167|  -83.167|   77.69%|   0:00:01.0| 5492.9M|        wc|  default| MAU_dut/B0/ram_reg[351]/D             |
[12/01 19:36:04   2757s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:36:04   2757s] |  -0.273|   -0.273| -81.527|  -81.527|   77.70%|   0:00:00.0| 5492.9M|        wc|  default| MAU_dut/B1/ram_reg[103]/D             |
[12/01 19:36:04   2763s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:36:04   2763s] |  -0.270|   -0.270| -72.133|  -72.133|   77.73%|   0:00:00.0| 5489.9M|        wc|  default| MAU_dut/B2/ram_reg[383]/D             |
[12/01 19:36:05   2764s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:36:05   2764s] |  -0.266|   -0.266| -69.009|  -69.009|   77.74%|   0:00:01.0| 5489.9M|        wc|  default| MAU_dut/B1/ram_reg[383]/D             |
[12/01 19:36:05   2765s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:36:05   2765s] |  -0.246|   -0.246| -67.341|  -67.341|   77.75%|   0:00:00.0| 5489.9M|        wc|  default| MAU_dut/B1/ram_reg[383]/D             |
[12/01 19:36:05   2769s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:36:05   2769s] |  -0.240|   -0.240| -63.163|  -63.163|   77.76%|   0:00:00.0| 5489.9M|        wc|  default| MAU_dut/B3/ram_reg[207]/D             |
[12/01 19:36:06   2772s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:36:06   2772s] |  -0.235|   -0.235| -60.912|  -60.912|   77.77%|   0:00:01.0| 5489.9M|        wc|  default| MAU_dut/B0/ram_reg[495]/D             |
[12/01 19:36:06   2775s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:36:06   2775s] |  -0.216|   -0.216| -58.723|  -58.723|   77.77%|   0:00:00.0| 5489.9M|        wc|  default| MAU_dut/B0/ram_reg[351]/D             |
[12/01 19:36:07   2779s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:36:07   2779s] |  -0.216|   -0.216| -52.042|  -52.042|   77.80%|   0:00:01.0| 5489.9M|        wc|  default| MAU_dut/B0/ram_reg[351]/D             |
[12/01 19:36:07   2780s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:36:07   2780s] |  -0.216|   -0.216| -50.900|  -50.900|   77.80%|   0:00:00.0| 5489.9M|        wc|  default| MAU_dut/B0/ram_reg[351]/D             |
[12/01 19:36:07   2781s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:36:07   2781s] |  -0.208|   -0.208| -50.901|  -50.901|   77.80%|   0:00:00.0| 5489.9M|        wc|  default| MAU_dut/B0/ram_reg[351]/D             |
[12/01 19:36:07   2783s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:36:07   2783s] |  -0.200|   -0.200| -48.190|  -48.190|   77.82%|   0:00:00.0| 5489.9M|        wc|  default| MAU_dut/B0/ram_reg[471]/D             |
[12/01 19:36:08   2785s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:36:08   2785s] |  -0.179|   -0.179| -45.293|  -45.293|   77.84%|   0:00:01.0| 5489.9M|        wc|  default| MAU_dut/B3/ram_reg[207]/D             |
[12/01 19:36:08   2789s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:36:08   2789s] |  -0.171|   -0.171| -41.225|  -41.225|   77.89%|   0:00:00.0| 5489.9M|        wc|  default| MAU_dut/B1/ram_reg[294]/D             |
[12/01 19:36:08   2792s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:36:08   2792s] |  -0.167|   -0.167| -38.087|  -38.087|   77.91%|   0:00:00.0| 5489.9M|        wc|  default| MAU_dut/B1/ram_reg[199]/D             |
[12/01 19:36:09   2794s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:36:09   2794s] |  -0.147|   -0.147| -35.811|  -35.811|   77.92%|   0:00:01.0| 5489.9M|        wc|  default| MAU_dut/B0/ram_reg[111]/D             |
[12/01 19:36:09   2798s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:36:09   2798s] |  -0.147|   -0.147| -30.583|  -30.583|   77.98%|   0:00:00.0| 5489.9M|        wc|  default| MAU_dut/B0/ram_reg[111]/D             |
[12/01 19:36:09   2799s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:36:09   2799s] |  -0.127|   -0.127| -29.500|  -29.500|   77.98%|   0:00:00.0| 5489.9M|        wc|  default| MAU_dut/B0/ram_reg[119]/D             |
[12/01 19:36:10   2805s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:36:10   2805s] |  -0.125|   -0.125| -24.555|  -24.555|   78.04%|   0:00:01.0| 5489.9M|        wc|  default| MAU_dut/B0/ram_reg[455]/D             |
[12/01 19:36:10   2807s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:36:10   2807s] |  -0.125|   -0.125| -22.461|  -22.461|   78.06%|   0:00:00.0| 5489.9M|        wc|  default| MAU_dut/B0/ram_reg[455]/D             |
[12/01 19:36:10   2807s] |  -0.115|   -0.115| -22.237|  -22.237|   78.06%|   0:00:00.0| 5489.9M|        wc|  default| MAU_dut/B1/ram_reg[503]/D             |
[12/01 19:36:11   2811s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:36:11   2811s] |  -0.115|   -0.115| -19.186|  -19.186|   78.10%|   0:00:01.0| 5489.9M|        wc|  default| MAU_dut/B1/ram_reg[503]/D             |
[12/01 19:36:11   2811s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:36:11   2811s] |  -0.094|   -0.094| -18.820|  -18.820|   78.10%|   0:00:00.0| 5489.9M|        wc|  default| MAU_dut/B0/ram_reg[135]/D             |
[12/01 19:36:12   2818s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:36:12   2818s] |  -0.093|   -0.093| -13.831|  -13.831|   78.20%|   0:00:01.0| 5489.9M|        wc|  default| MAU_dut/B3/ram_reg[103]/D             |
[12/01 19:36:12   2819s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:36:12   2819s] |  -0.092|   -0.092| -12.895|  -12.895|   78.21%|   0:00:00.0| 5489.9M|        wc|  default| MAU_dut/B3/ram_reg[103]/D             |
[12/01 19:36:12   2820s] |  -0.087|   -0.087| -11.912|  -11.912|   78.22%|   0:00:00.0| 5489.9M|        wc|  default| MAU_dut/B3/ram_reg[103]/D             |
[12/01 19:36:12   2823s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:36:12   2823s] |  -0.071|   -0.071| -10.239|  -10.239|   78.23%|   0:00:00.0| 5489.9M|        wc|  default| MAU_dut/B3/ram_reg[383]/D             |
[12/01 19:36:13   2828s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:36:13   2828s] |  -0.071|   -0.071|  -6.633|   -6.633|   78.26%|   0:00:01.0| 5489.9M|        wc|  default| MAU_dut/B3/ram_reg[383]/D             |
[12/01 19:36:13   2829s] |  -0.050|   -0.050|  -5.996|   -5.996|   78.26%|   0:00:00.0| 5489.9M|        wc|  default| MAU_dut/B0/ram_reg[463]/D             |
[12/01 19:36:14   2836s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:36:14   2836s] |  -0.038|   -0.038|  -2.259|   -2.259|   78.37%|   0:00:01.0| 5489.9M|        wc|  default| MAU_dut/B0/ram_reg[63]/D              |
[12/01 19:36:14   2841s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:36:14   2841s] |  -0.024|   -0.024|  -0.878|   -0.878|   78.41%|   0:00:00.0| 5489.9M|        wc|  default| MAU_dut/B0/ram_reg[487]/D             |
[12/01 19:36:15   2848s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:36:15   2848s] |  -0.015|   -0.015|  -0.113|   -0.113|   78.49%|   0:00:01.0| 5489.9M|        wc|  default| MAU_dut/B0/ram_reg[487]/D             |
[12/01 19:36:16   2851s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:36:16   2851s] |  -0.004|   -0.004|  -0.008|   -0.008|   78.52%|   0:00:01.0| 5489.9M|        wc|  default| MAU_dut/B1/ram_reg[263]/D             |
[12/01 19:36:16   2856s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:36:16   2856s] |  -0.001|   -0.001|  -0.001|   -0.001|   78.55%|   0:00:00.0| 5489.9M|        wc|  default| MAU_dut/B2/ram_reg[231]/D             |
[12/01 19:36:16   2857s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:36:16   2857s] |   0.020|    0.020|   0.000|    0.000|   78.57%|   0:00:00.0| 5489.9M|        wc|  default| MAU_dut/B0/ram_reg[375]/D             |
[12/01 19:36:17   2865s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:36:17   2865s] |   0.027|    0.027|   0.000|    0.000|   78.61%|   0:00:01.0| 5489.9M|        wc|  default| MAU_dut/B0/ram_reg[111]/D             |
[12/01 19:36:18   2868s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:36:18   2868s] |   0.028|    0.028|   0.000|    0.000|   78.64%|   0:00:01.0| 5489.9M|        wc|  default| MAU_dut/B0/ram_reg[351]/D             |
[12/01 19:36:18   2869s] |   0.040|    0.040|   0.000|    0.000|   78.65%|   0:00:00.0| 5489.9M|        wc|  default| MAU_dut/B1/ram_reg[263]/D             |
[12/01 19:36:18   2873s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:36:18   2873s] |   0.045|    0.045|   0.000|    0.000|   78.69%|   0:00:00.0| 5489.9M|        wc|  default| MAU_dut/B0/ram_reg[119]/D             |
[12/01 19:36:18   2873s] |   0.045|    0.045|   0.000|    0.000|   78.69%|   0:00:00.0| 5489.9M|        wc|  default| MAU_dut/B0/ram_reg[119]/D             |
[12/01 19:36:18   2873s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+---------------------------------------+
[12/01 19:36:18   2873s] 
[12/01 19:36:18   2873s] *** Finish Core Optimize Step (cpu=0:04:43 real=0:00:40.0 mem=5489.9M) ***
[12/01 19:36:18   2873s] 
[12/01 19:36:18   2873s] *** Finished Optimize Step Cumulative (cpu=0:04:58 real=0:00:42.0 mem=5489.9M) ***
[12/01 19:36:18   2873s] OptDebug: End of Optimizer WNS Pass 0:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.045|0.000|
|reg2reg   |0.062|0.000|
|HEPG      |0.062|0.000|
|All Paths |0.045|0.000|
+----------+-----+-----+

[12/01 19:36:18   2873s] ** GigaOpt Optimizer WNS Slack 0.045 TNS Slack 0.000 Density 78.69
[12/01 19:36:18   2873s] Placement Snapshot: Density distribution:
[12/01 19:36:18   2873s] [1.00 -  +++]: 0 (0.00%)
[12/01 19:36:18   2873s] [0.95 - 1.00]: 0 (0.00%)
[12/01 19:36:18   2873s] [0.90 - 0.95]: 0 (0.00%)
[12/01 19:36:18   2873s] [0.85 - 0.90]: 0 (0.00%)
[12/01 19:36:18   2873s] [0.80 - 0.85]: 0 (0.00%)
[12/01 19:36:18   2873s] [0.75 - 0.80]: 0 (0.00%)
[12/01 19:36:18   2873s] [0.70 - 0.75]: 0 (0.00%)
[12/01 19:36:18   2873s] [0.65 - 0.70]: 1 (0.09%)
[12/01 19:36:18   2873s] [0.60 - 0.65]: 2 (0.17%)
[12/01 19:36:18   2873s] [0.55 - 0.60]: 10 (0.87%)
[12/01 19:36:18   2873s] [0.50 - 0.55]: 6 (0.52%)
[12/01 19:36:18   2873s] [0.45 - 0.50]: 18 (1.56%)
[12/01 19:36:18   2873s] [0.40 - 0.45]: 27 (2.34%)
[12/01 19:36:18   2873s] [0.35 - 0.40]: 88 (7.61%)
[12/01 19:36:18   2873s] [0.30 - 0.35]: 265 (22.92%)
[12/01 19:36:18   2873s] [0.25 - 0.30]: 267 (23.10%)
[12/01 19:36:18   2873s] [0.20 - 0.25]: 181 (15.66%)
[12/01 19:36:18   2873s] [0.15 - 0.20]: 127 (10.99%)
[12/01 19:36:18   2873s] [0.10 - 0.15]: 99 (8.56%)
[12/01 19:36:18   2873s] [0.05 - 0.10]: 49 (4.24%)
[12/01 19:36:18   2873s] [0.00 - 0.05]: 16 (1.38%)
[12/01 19:36:18   2873s] Begin: Area Reclaim Optimization
[12/01 19:36:18   2873s] *** AreaOpt #3 [begin] : totSession cpu/real = 0:47:53.7/0:20:06.9 (2.4), mem = 5489.9M
[12/01 19:36:18   2873s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:5489.9M
[12/01 19:36:18   2873s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.002, REAL:0.002, MEM:5489.9M
[12/01 19:36:19   2874s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 16 threads.
[12/01 19:36:19   2874s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:36:19   2874s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 78.69
[12/01 19:36:19   2874s] +---------+---------+--------+--------+------------+--------+
[12/01 19:36:19   2874s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[12/01 19:36:19   2874s] +---------+---------+--------+--------+------------+--------+
[12/01 19:36:19   2874s] |   78.69%|        -|   0.000|   0.000|   0:00:00.0| 5489.9M|
[12/01 19:36:19   2874s] #optDebug: <stH: 3.9200 MiSeL: 160.1280>
[12/01 19:36:19   2874s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:36:19   2875s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:36:19   2875s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:36:19   2876s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:36:19   2876s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:36:19   2876s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:36:19   2877s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:36:19   2877s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:36:19   2878s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:36:19   2879s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:36:20   2879s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:36:20   2880s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:36:20   2881s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:36:20   2882s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:36:20   2882s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:36:20   2883s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:36:20   2883s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:36:20   2884s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:36:20   2884s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:36:20   2884s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:36:20   2885s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:36:20   2886s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:36:21   2886s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:36:21   2887s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:36:21   2889s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:36:21   2890s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:36:21   2890s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:36:21   2891s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:36:22   2893s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:36:22   2894s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:36:22   2895s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:36:22   2896s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:36:23   2898s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:36:23   2899s] |   76.76%|     2621|  -0.017|  -0.045|   0:00:04.0| 5489.9M|
[12/01 19:36:23   2901s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:36:24   2902s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:36:24   2903s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:36:24   2904s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:36:24   2904s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:36:24   2905s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:36:24   2906s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:36:24   2906s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:36:24   2907s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:36:24   2907s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:36:24   2907s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:36:24   2908s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:36:25   2908s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:36:25   2908s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:36:25   2908s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:36:25   2909s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:36:25   2909s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:36:25   2909s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:36:25   2909s] |   76.55%|      830|  -0.019|  -0.093|   0:00:02.0| 5489.9M|
[12/01 19:36:25   2910s] |   76.55%|       20|  -0.019|  -0.094|   0:00:00.0| 5489.9M|
[12/01 19:36:25   2910s] |   76.55%|        0|  -0.019|  -0.094|   0:00:00.0| 5489.9M|
[12/01 19:36:25   2910s] +---------+---------+--------+--------+------------+--------+
[12/01 19:36:25   2910s] Reclaim Optimization End WNS Slack -0.019  TNS Slack -0.094 Density 76.55
[12/01 19:36:25   2910s] 
[12/01 19:36:25   2910s] ** Summary: Restruct = 0 Buffer Deletion = 2741 Declone = 492 Resize = 791 **
[12/01 19:36:25   2910s] --------------------------------------------------------------
[12/01 19:36:25   2910s] |                                   | Total     | Sequential |
[12/01 19:36:25   2910s] --------------------------------------------------------------
[12/01 19:36:25   2910s] | Num insts resized                 |     774  |       0    |
[12/01 19:36:25   2910s] | Num insts undone                  |      56  |       0    |
[12/01 19:36:25   2910s] | Num insts Downsized               |     774  |       0    |
[12/01 19:36:25   2910s] | Num insts Samesized               |       0  |       0    |
[12/01 19:36:25   2910s] | Num insts Upsized                 |       0  |       0    |
[12/01 19:36:25   2910s] | Num multiple commits+uncommits    |      23  |       -    |
[12/01 19:36:25   2910s] --------------------------------------------------------------
[12/01 19:36:25   2911s] Bottom Preferred Layer:
[12/01 19:36:25   2911s]     None
[12/01 19:36:25   2911s] Via Pillar Rule:
[12/01 19:36:25   2911s]     None
[12/01 19:36:25   2911s] End: Core Area Reclaim Optimization (cpu = 0:00:37.3) (real = 0:00:07.0) **
[12/01 19:36:25   2911s] *** AreaOpt #3 [finish] : cpu/real = 0:00:37.3/0:00:06.9 (5.4), totSession cpu/real = 0:48:31.0/0:20:13.8 (2.4), mem = 5489.9M
[12/01 19:36:25   2911s] 
[12/01 19:36:25   2911s] =============================================================================================
[12/01 19:36:25   2911s]  Step TAT Report for AreaOpt #3                                                 20.15-s105_1
[12/01 19:36:25   2911s] =============================================================================================
[12/01 19:36:25   2911s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/01 19:36:25   2911s] ---------------------------------------------------------------------------------------------
[12/01 19:36:25   2911s] [ SlackTraversorInit     ]      1   0:00:00.3  (   4.0 % )     0:00:00.3 /  0:00:00.3    1.0
[12/01 19:36:25   2911s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 19:36:25   2911s] [ OptSingleIteration     ]      4   0:00:00.3  (   5.0 % )     0:00:05.9 /  0:00:36.2    6.1
[12/01 19:36:25   2911s] [ OptGetWeight           ]    444   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 19:36:25   2911s] [ OptEval                ]    444   0:00:01.0  (  13.8 % )     0:00:01.0 /  0:00:11.1   11.6
[12/01 19:36:25   2911s] [ OptCommit              ]    444   0:00:01.0  (  15.0 % )     0:00:01.0 /  0:00:01.3    1.2
[12/01 19:36:25   2911s] [ IncrTimingUpdate       ]    204   0:00:02.8  (  40.6 % )     0:00:02.8 /  0:00:18.5    6.6
[12/01 19:36:25   2911s] [ PostCommitDelayUpdate  ]    456   0:00:00.3  (   4.9 % )     0:00:00.8 /  0:00:05.0    6.7
[12/01 19:36:25   2911s] [ IncrDelayCalc          ]    821   0:00:00.4  (   6.0 % )     0:00:00.4 /  0:00:04.8   11.5
[12/01 19:36:25   2911s] [ MISC                   ]          0:00:00.7  (  10.6 % )     0:00:00.7 /  0:00:00.8    1.1
[12/01 19:36:25   2911s] ---------------------------------------------------------------------------------------------
[12/01 19:36:25   2911s]  AreaOpt #3 TOTAL                   0:00:06.9  ( 100.0 % )     0:00:06.9 /  0:00:37.3    5.4
[12/01 19:36:25   2911s] ---------------------------------------------------------------------------------------------
[12/01 19:36:25   2911s] 
[12/01 19:36:25   2911s] End: Area Reclaim Optimization (cpu=0:00:37, real=0:00:07, mem=5247.88M, totSessionCpu=0:48:31).
[12/01 19:36:25   2911s] Placement Snapshot: Density distribution:
[12/01 19:36:25   2911s] [1.00 -  +++]: 0 (0.00%)
[12/01 19:36:25   2911s] [0.95 - 1.00]: 0 (0.00%)
[12/01 19:36:25   2911s] [0.90 - 0.95]: 0 (0.00%)
[12/01 19:36:25   2911s] [0.85 - 0.90]: 0 (0.00%)
[12/01 19:36:25   2911s] [0.80 - 0.85]: 0 (0.00%)
[12/01 19:36:25   2911s] [0.75 - 0.80]: 0 (0.00%)
[12/01 19:36:25   2911s] [0.70 - 0.75]: 0 (0.00%)
[12/01 19:36:25   2911s] [0.65 - 0.70]: 2 (0.17%)
[12/01 19:36:25   2911s] [0.60 - 0.65]: 2 (0.17%)
[12/01 19:36:25   2911s] [0.55 - 0.60]: 10 (0.87%)
[12/01 19:36:25   2911s] [0.50 - 0.55]: 8 (0.69%)
[12/01 19:36:25   2911s] [0.45 - 0.50]: 19 (1.64%)
[12/01 19:36:25   2911s] [0.40 - 0.45]: 31 (2.68%)
[12/01 19:36:25   2911s] [0.35 - 0.40]: 99 (8.56%)
[12/01 19:36:25   2911s] [0.30 - 0.35]: 287 (24.83%)
[12/01 19:36:25   2911s] [0.25 - 0.30]: 310 (26.82%)
[12/01 19:36:25   2911s] [0.20 - 0.25]: 230 (19.90%)
[12/01 19:36:25   2911s] [0.15 - 0.20]: 125 (10.81%)
[12/01 19:36:25   2911s] [0.10 - 0.15]: 24 (2.08%)
[12/01 19:36:25   2911s] [0.05 - 0.10]: 8 (0.69%)
[12/01 19:36:25   2911s] [0.00 - 0.05]: 1 (0.09%)
[12/01 19:36:25   2911s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.3921427.2
[12/01 19:36:25   2911s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:5247.9M
[12/01 19:36:25   2911s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.232, REAL:0.040, MEM:5247.9M
[12/01 19:36:25   2911s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:5247.9M
[12/01 19:36:25   2911s] OPERPROF:   Starting DPlace-Init at level 2, MEM:5247.9M
[12/01 19:36:25   2911s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:5247.9M
[12/01 19:36:25   2911s] OPERPROF:       Starting CMU at level 4, MEM:5471.9M
[12/01 19:36:25   2911s] OPERPROF:       Finished CMU at level 4, CPU:0.005, REAL:0.005, MEM:5471.9M
[12/01 19:36:25   2911s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.054, REAL:0.051, MEM:5247.9M
[12/01 19:36:25   2911s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:5247.9M
[12/01 19:36:25   2911s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.003, REAL:0.002, MEM:5471.9M
[12/01 19:36:25   2911s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.123, REAL:0.123, MEM:5471.9M
[12/01 19:36:25   2911s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.123, REAL:0.123, MEM:5471.9M
[12/01 19:36:25   2911s] TDRefine: refinePlace mode is spiral
[12/01 19:36:25   2911s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3921427.5
[12/01 19:36:25   2911s] OPERPROF: Starting RefinePlace at level 1, MEM:5471.9M
[12/01 19:36:25   2911s] *** Starting refinePlace (0:48:31 mem=5471.9M) ***
[12/01 19:36:25   2911s] Total net bbox length = 3.817e+06 (2.025e+06 1.793e+06) (ext = 7.384e+03)
[12/01 19:36:25   2911s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/01 19:36:25   2911s] 
[12/01 19:36:25   2911s] Starting Small incrNP...
[12/01 19:36:25   2911s] User Input Parameters:
[12/01 19:36:25   2911s] - Congestion Driven    : Off
[12/01 19:36:25   2911s] - Timing Driven        : Off
[12/01 19:36:25   2911s] - Area-Violation Based : Off
[12/01 19:36:25   2911s] - Start Rollback Level : -5
[12/01 19:36:25   2911s] - Legalized            : On
[12/01 19:36:25   2911s] - Window Based         : Off
[12/01 19:36:25   2911s] - eDen incr mode       : Off
[12/01 19:36:25   2911s] - Small incr mode      : On
[12/01 19:36:25   2911s] 
[12/01 19:36:25   2911s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:5471.9M
[12/01 19:36:25   2911s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:5471.9M
[12/01 19:36:26   2911s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.022, REAL:0.018, MEM:5503.9M
[12/01 19:36:26   2911s] default core: bins with density > 0.750 = 59.52 % ( 688 / 1156 )
[12/01 19:36:26   2911s] Density distribution unevenness ratio = 3.966%
[12/01 19:36:26   2911s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.032, REAL:0.029, MEM:5503.9M
[12/01 19:36:26   2911s] cost 1.055714, thresh 1.000000
[12/01 19:36:26   2911s] OPERPROF:   Starting spMPad at level 2, MEM:5503.9M
[12/01 19:36:26   2911s] OPERPROF:     Starting spContextMPad at level 3, MEM:5503.9M
[12/01 19:36:26   2911s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:5503.9M
[12/01 19:36:26   2911s] MP Top (106460): mp=1.050. U=0.765.
[12/01 19:36:26   2911s] OPERPROF:   Finished spMPad at level 2, CPU:0.016, REAL:0.017, MEM:5503.9M
[12/01 19:36:26   2911s] MPU (106460) 0.765 -> 0.804
[12/01 19:36:26   2911s] incrNP th 1.000, 0.100
[12/01 19:36:26   2911s] clkAW=1 clkAWMode=2 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[12/01 19:36:26   2911s] OPERPROF:   Starting IPInitSPData at level 2, MEM:5503.9M
[12/01 19:36:26   2911s] OPERPROF:     Starting spInitNetWt at level 3, MEM:5503.9M
[12/01 19:36:26   2911s] no activity file in design. spp won't run.
[12/01 19:36:26   2911s] [spp] 0
[12/01 19:36:26   2911s] [adp] 0:1:1:3
[12/01 19:36:26   2911s] OPERPROF:     Finished spInitNetWt at level 3, CPU:0.018, REAL:0.019, MEM:5503.9M
[12/01 19:36:26   2911s] SP #FI/SF FL/PI 0/104716 1704/40
[12/01 19:36:26   2911s] OPERPROF:   Finished IPInitSPData at level 2, CPU:0.045, REAL:0.048, MEM:5503.9M
[12/01 19:36:26   2911s] NP #FI/FS/SF FL/PI: 104716/33/104716 1744/40
[12/01 19:36:26   2911s] no activity file in design. spp won't run.
[12/01 19:36:26   2911s] RPlace IncrNP: Rollback Lev = -3
[12/01 19:36:26   2911s] OPERPROF:   Starting npPlace at level 2, MEM:5531.6M
[12/01 19:36:26   2912s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[12/01 19:36:26   2912s] No instances found in the vector
[12/01 19:36:26   2912s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=5295.6M, DRC: 0)
[12/01 19:36:26   2912s] 0 (out of 0) MH cells were successfully legalized.
[12/01 19:36:26   2913s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[12/01 19:36:26   2913s] No instances found in the vector
[12/01 19:36:26   2913s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=5775.6M, DRC: 0)
[12/01 19:36:26   2913s] 0 (out of 0) MH cells were successfully legalized.
[12/01 19:36:26   2913s] Legalizing MH Cells... 0 / 0 / 0 (level 10)
[12/01 19:36:26   2913s] No instances found in the vector
[12/01 19:36:26   2913s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=5775.6M, DRC: 0)
[12/01 19:36:26   2913s] 0 (out of 0) MH cells were successfully legalized.
[12/01 19:36:26   2916s] OPERPROF:   Finished npPlace at level 2, CPU:4.244, REAL:0.660, MEM:5551.6M
[12/01 19:36:26   2916s] no activity file in design. spp won't run.
[12/01 19:36:26   2916s] OPERPROF:   Starting IPDeleteSPData at level 2, MEM:5551.6M
[12/01 19:36:26   2916s] OPERPROF:   Finished IPDeleteSPData at level 2, CPU:0.000, REAL:0.000, MEM:5551.6M
[12/01 19:36:26   2916s] 
[12/01 19:36:26   2916s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:5551.6M
[12/01 19:36:26   2916s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:5551.6M
[12/01 19:36:27   2916s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.022, REAL:0.017, MEM:5551.6M
[12/01 19:36:27   2916s] default core: bins with density > 0.750 = 59.78 % ( 691 / 1156 )
[12/01 19:36:27   2916s] Density distribution unevenness ratio = 3.934%
[12/01 19:36:27   2916s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.034, REAL:0.028, MEM:5551.6M
[12/01 19:36:27   2916s] RPlace postIncrNP: Density = 1.055714 -> 0.988571.
[12/01 19:36:27   2916s] RPlace postIncrNP Info: Density distribution changes:
[12/01 19:36:27   2916s] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[12/01 19:36:27   2916s] [1.05 - 1.10] :	 1 (0.09%) -> 0 (0.00%)
[12/01 19:36:27   2916s] [1.00 - 1.05] :	 1 (0.09%) -> 0 (0.00%)
[12/01 19:36:27   2916s] [0.95 - 1.00] :	 7 (0.61%) -> 7 (0.61%)
[12/01 19:36:27   2916s] [0.90 - 0.95] :	 21 (1.82%) -> 21 (1.82%)
[12/01 19:36:27   2916s] [0.85 - 0.90] :	 127 (10.99%) -> 125 (10.81%)
[12/01 19:36:27   2916s] [0.80 - 0.85] :	 225 (19.46%) -> 232 (20.07%)
[12/01 19:36:27   2916s] Move report: incrNP moves 1697 insts, mean move: 6.86 um, max move: 46.48 um 
[12/01 19:36:27   2916s] 	Max move on inst (MAU_dut/B3/FE_OFC2701_n372): (764.96, 1123.92) --> (780.08, 1092.56)
[12/01 19:36:27   2916s] Finished incrNP (cpu=0:00:04.9, real=0:00:02.0, mem=5551.6M)
[12/01 19:36:27   2916s] End of Small incrNP (cpu=0:00:04.9, real=0:00:02.0)
[12/01 19:36:27   2916s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:5551.6M
[12/01 19:36:27   2916s] Starting refinePlace ...
[12/01 19:36:27   2916s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[12/01 19:36:27   2916s] ** Cut row section cpu time 0:00:00.0.
[12/01 19:36:27   2916s]    Spread Effort: high, pre-route mode, useDDP on.
[12/01 19:36:27   2923s] [CPU] RefinePlace/preRPlace (cpu=0:00:06.8, real=0:00:00.0, mem=5719.6MB) @(0:48:36 - 0:48:43).
[12/01 19:36:27   2923s] Move report: preRPlace moves 17992 insts, mean move: 1.69 um, max move: 12.32 um 
[12/01 19:36:27   2923s] 	Max move on inst (MAU_dut/MULTIPLIER/mult_10_G39/FE_RC_6990_0): (259.84, 1072.96) --> (264.32, 1080.80)
[12/01 19:36:27   2923s] 	Length: 3 sites, height: 1 rows, site name: core7T, cell type: INVX2
[12/01 19:36:27   2923s] wireLenOptFixPriorityInst 2083 inst fixed
[12/01 19:36:27   2923s] tweakage running in 16 threads.
[12/01 19:36:27   2923s] Placement tweakage begins.
[12/01 19:36:28   2923s] wire length = 4.372e+06
[12/01 19:36:29   2928s] wire length = 4.341e+06
[12/01 19:36:29   2928s] Placement tweakage ends.
[12/01 19:36:29   2928s] Move report: tweak moves 13799 insts, mean move: 4.16 um, max move: 28.00 um 
[12/01 19:36:29   2928s] 	Max move on inst (MAU_dut/MULTIPLIER/mult_10_G10/FE_OCPC22276_FE_OFN21215_dd_mux_out_72): (1512.56, 916.16) --> (1540.56, 916.16)
[12/01 19:36:29   2928s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:05.4, real=0:00:02.0, mem=5781.1MB) @(0:48:43 - 0:48:49).
[12/01 19:36:29   2928s] 
[12/01 19:36:29   2928s] Running Spiral MT with 16 threads  fetchWidth=256 
[12/01 19:36:30   2930s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/01 19:36:30   2930s] [CPU] RefinePlace/Legalization (cpu=0:00:02.0, real=0:00:01.0, mem=5781.1MB) @(0:48:49 - 0:48:51).
[12/01 19:36:30   2930s] Move report: Detail placement moves 25098 insts, mean move: 2.98 um, max move: 29.68 um 
[12/01 19:36:30   2930s] 	Max move on inst (MAU_dut/SUBTRACTOR/sub_10_G19/FE_RC_6695_0): (1506.40, 1468.88) --> (1532.16, 1464.96)
[12/01 19:36:30   2930s] 	Runtime: CPU: 0:00:14.2 REAL: 0:00:03.0 MEM: 5781.1MB
[12/01 19:36:30   2930s] Statistics of distance of Instance movement in refine placement:
[12/01 19:36:30   2930s]   maximum (X+Y) =        44.24 um
[12/01 19:36:30   2930s]   inst (MAU_dut/B3/FE_OFC2701_n372) with max move: (764.96, 1123.92) -> (777.84, 1092.56)
[12/01 19:36:30   2930s]   mean    (X+Y) =         3.23 um
[12/01 19:36:30   2930s] Total instances flipped for legalization: 3569
[12/01 19:36:30   2930s] Summary Report:
[12/01 19:36:30   2930s] Instances move: 26298 (out of 106460 movable)
[12/01 19:36:30   2930s] Instances flipped: 3569
[12/01 19:36:30   2930s] Mean displacement: 3.23 um
[12/01 19:36:30   2930s] Max displacement: 44.24 um (Instance: MAU_dut/B3/FE_OFC2701_n372) (764.96, 1123.92) -> (777.84, 1092.56)
[12/01 19:36:30   2930s] 	Length: 3 sites, height: 1 rows, site name: core7T, cell type: INVX2
[12/01 19:36:30   2930s] Total instances moved : 26298
[12/01 19:36:30   2930s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:14.240, REAL:3.787, MEM:5781.1M
[12/01 19:36:30   2930s] Total net bbox length = 3.808e+06 (2.009e+06 1.799e+06) (ext = 7.388e+03)
[12/01 19:36:30   2930s] Runtime: CPU: 0:00:19.3 REAL: 0:00:05.0 MEM: 5781.1MB
[12/01 19:36:30   2930s] [CPU] RefinePlace/total (cpu=0:00:19.3, real=0:00:05.0, mem=5781.1MB) @(0:48:31 - 0:48:51).
[12/01 19:36:30   2930s] *** Finished refinePlace (0:48:51 mem=5781.1M) ***
[12/01 19:36:30   2930s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3921427.5
[12/01 19:36:30   2930s] OPERPROF: Finished RefinePlace at level 1, CPU:19.295, REAL:4.964, MEM:5781.1M
[12/01 19:36:31   2931s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:5781.1M
[12/01 19:36:31   2931s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.244, REAL:0.051, MEM:5322.1M
[12/01 19:36:31   2931s] *** maximum move = 44.24 um ***
[12/01 19:36:31   2931s] *** Finished re-routing un-routed nets (5322.1M) ***
[12/01 19:36:31   2931s] TotalInstCnt at stopUpdate before init: 106,460
[12/01 19:36:31   2931s] OPERPROF: Starting DPlace-Init at level 1, MEM:5322.1M
[12/01 19:36:31   2931s] z: 2, totalTracks: 1
[12/01 19:36:31   2931s] z: 4, totalTracks: 1
[12/01 19:36:31   2931s] z: 6, totalTracks: 1
[12/01 19:36:31   2931s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/01 19:36:31   2931s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:5322.1M
[12/01 19:36:31   2931s] OPERPROF:     Starting CMU at level 3, MEM:5546.1M
[12/01 19:36:31   2931s] OPERPROF:     Finished CMU at level 3, CPU:0.004, REAL:0.005, MEM:5546.1M
[12/01 19:36:31   2931s] 
[12/01 19:36:31   2931s] Bad Lib Cell Checking (CMU) is done! (0)
[12/01 19:36:31   2931s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.055, REAL:0.050, MEM:5546.1M
[12/01 19:36:31   2931s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:5546.1M
[12/01 19:36:31   2931s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.000, MEM:5546.1M
[12/01 19:36:31   2931s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=5546.1MB).
[12/01 19:36:31   2931s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.120, REAL:0.114, MEM:5546.1M
[12/01 19:36:31   2932s] TotalInstCnt at stopUpdate after init: 106,460
[12/01 19:36:31   2932s] 
[12/01 19:36:31   2932s] *** Finish Physical Update (cpu=0:00:21.2 real=0:00:06.0 mem=5322.1M) ***
[12/01 19:36:31   2932s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.3921427.2
[12/01 19:36:32   2932s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 16 threads.
[12/01 19:36:32   2932s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:36:32   2932s] ** GigaOpt Optimizer WNS Slack -0.024 TNS Slack -0.159 Density 76.55
[12/01 19:36:32   2932s] Skipped Place ECO bump recovery (WNS opt)
[12/01 19:36:32   2932s] Optimizer WNS Pass 1
[12/01 19:36:32   2932s] OptDebug: Start of Optimizer WNS Pass 1:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.024|-0.126|
|reg2reg   |-0.019|-0.033|
|HEPG      |-0.019|-0.033|
|All Paths |-0.024|-0.159|
+----------+------+------+

[12/01 19:36:32   2932s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:5322.1M
[12/01 19:36:32   2932s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.001, REAL:0.001, MEM:5322.1M
[12/01 19:36:32   2932s] Info: Begin MT loop @oiCellDelayCachingJob with 16 threads.
[12/01 19:36:32   2932s] Info: End MT loop @oiCellDelayCachingJob.
[12/01 19:36:32   2932s] Active Path Group: reg2reg  
[12/01 19:36:32   2932s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+---------------------------------------+
[12/01 19:36:32   2932s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|               End Point               |
[12/01 19:36:32   2932s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+---------------------------------------+
[12/01 19:36:32   2932s] |  -0.019|   -0.024|  -0.033|   -0.159|   76.55%|   0:00:00.0| 5322.1M|        wc|  reg2reg| MAU_dut/B3/ram_reg[251]/D             |
[12/01 19:36:32   2933s] |   0.002|   -0.024|   0.000|   -0.126|   76.55%|   0:00:00.0| 5379.3M|        wc|  reg2reg| MAU_dut/B0/ram_reg[5]/D               |
[12/01 19:36:32   2933s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:36:32   2933s] |   0.022|   -0.024|   0.000|   -0.126|   76.56%|   0:00:00.0| 5455.6M|        wc|  reg2reg| MAU_dut/B2/ram_reg[29]/D              |
[12/01 19:36:32   2935s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:36:32   2935s] |   0.042|   -0.024|   0.000|   -0.148|   76.58%|   0:00:00.0| 5455.6M|        wc|  reg2reg| MAU_dut/B3/ram_reg[32]/D              |
[12/01 19:36:32   2935s] |   0.042|   -0.024|   0.000|   -0.148|   76.58%|   0:00:00.0| 5455.6M|        wc|  reg2reg| MAU_dut/B3/ram_reg[32]/D              |
[12/01 19:36:32   2935s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+---------------------------------------+
[12/01 19:36:32   2935s] 
[12/01 19:36:32   2935s] *** Finish Core Optimize Step (cpu=0:00:02.3 real=0:00:00.0 mem=5455.6M) ***
[12/01 19:36:32   2935s] Active Path Group: default 
[12/01 19:36:32   2935s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+---------------------------------------+
[12/01 19:36:32   2935s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|               End Point               |
[12/01 19:36:32   2935s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+---------------------------------------+
[12/01 19:36:32   2935s] |  -0.024|   -0.024|  -0.148|   -0.148|   76.58%|   0:00:00.0| 5455.6M|        wc|  default| MAU_dut/B0/ram_reg[375]/D             |
[12/01 19:36:33   2938s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:36:34   2950s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:36:34   2951s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:36:34   2951s] |   0.014|    0.014|   0.000|    0.000|   76.65%|   0:00:02.0| 5474.7M|        wc|  default| MAU_dut/B1/ram_reg[167]/D             |
[12/01 19:36:35   2959s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:36:35   2959s] |   0.019|    0.019|   0.000|    0.000|   76.68%|   0:00:01.0| 5474.7M|        wc|  default| MAU_dut/B2/ram_reg[189]/D             |
[12/01 19:36:35   2960s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:36:35   2960s] |   0.032|    0.032|   0.000|    0.000|   76.69%|   0:00:00.0| 5474.7M|        wc|  default| MAU_dut/B3/ram_reg[103]/D             |
[12/01 19:36:36   2966s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:36:36   2966s] |   0.041|    0.041|   0.000|    0.000|   76.72%|   0:00:01.0| 5474.7M|        wc|  default| MAU_dut/B0/ram_reg[375]/D             |
[12/01 19:36:36   2970s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:36:36   2970s] |   0.052|    0.042|   0.000|    0.000|   76.75%|   0:00:00.0| 5474.7M|        wc|  default| MAU_dut/B3/ram_reg[471]/D             |
[12/01 19:36:36   2970s] |   0.052|    0.042|   0.000|    0.000|   76.75%|   0:00:00.0| 5474.7M|        wc|  default| MAU_dut/B3/ram_reg[471]/D             |
[12/01 19:36:36   2970s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+---------------------------------------+
[12/01 19:36:36   2970s] 
[12/01 19:36:36   2970s] *** Finish Core Optimize Step (cpu=0:00:35.5 real=0:00:04.0 mem=5474.7M) ***
[12/01 19:36:36   2970s] 
[12/01 19:36:36   2970s] *** Finished Optimize Step Cumulative (cpu=0:00:38.0 real=0:00:04.0 mem=5474.7M) ***
[12/01 19:36:36   2970s] OptDebug: End of Optimizer WNS Pass 1:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.052|0.000|
|reg2reg   |0.042|0.000|
|HEPG      |0.042|0.000|
|All Paths |0.042|0.000|
+----------+-----+-----+

[12/01 19:36:36   2970s] ** GigaOpt Optimizer WNS Slack 0.042 TNS Slack 0.000 Density 76.75
[12/01 19:36:36   2970s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.3921427.3
[12/01 19:36:36   2970s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:5474.7M
[12/01 19:36:36   2971s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.244, REAL:0.051, MEM:5302.7M
[12/01 19:36:36   2971s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:5302.7M
[12/01 19:36:36   2971s] OPERPROF:   Starting DPlace-Init at level 2, MEM:5302.7M
[12/01 19:36:36   2971s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:5302.7M
[12/01 19:36:36   2971s] OPERPROF:       Starting CMU at level 4, MEM:5526.7M
[12/01 19:36:36   2971s] OPERPROF:       Finished CMU at level 4, CPU:0.004, REAL:0.005, MEM:5526.7M
[12/01 19:36:36   2971s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.054, REAL:0.048, MEM:5302.7M
[12/01 19:36:36   2971s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:5302.7M
[12/01 19:36:36   2971s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.004, REAL:0.002, MEM:5526.7M
[12/01 19:36:36   2971s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.124, REAL:0.115, MEM:5526.7M
[12/01 19:36:36   2971s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.124, REAL:0.116, MEM:5526.7M
[12/01 19:36:36   2971s] TDRefine: refinePlace mode is spiral
[12/01 19:36:36   2971s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3921427.6
[12/01 19:36:36   2971s] OPERPROF: Starting RefinePlace at level 1, MEM:5526.7M
[12/01 19:36:36   2971s] *** Starting refinePlace (0:49:31 mem=5526.7M) ***
[12/01 19:36:36   2971s] Total net bbox length = 3.816e+06 (2.013e+06 1.802e+06) (ext = 7.359e+03)
[12/01 19:36:36   2971s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/01 19:36:36   2971s] 
[12/01 19:36:36   2971s] Starting Small incrNP...
[12/01 19:36:36   2971s] User Input Parameters:
[12/01 19:36:36   2971s] - Congestion Driven    : Off
[12/01 19:36:36   2971s] - Timing Driven        : Off
[12/01 19:36:36   2971s] - Area-Violation Based : Off
[12/01 19:36:36   2971s] - Start Rollback Level : -5
[12/01 19:36:36   2971s] - Legalized            : On
[12/01 19:36:36   2971s] - Window Based         : Off
[12/01 19:36:36   2971s] - eDen incr mode       : Off
[12/01 19:36:36   2971s] - Small incr mode      : On
[12/01 19:36:36   2971s] 
[12/01 19:36:36   2971s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:5526.7M
[12/01 19:36:36   2971s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:5526.7M
[12/01 19:36:36   2971s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.022, REAL:0.017, MEM:5558.7M
[12/01 19:36:36   2971s] default core: bins with density > 0.750 = 60.99 % ( 705 / 1156 )
[12/01 19:36:36   2971s] Density distribution unevenness ratio = 3.940%
[12/01 19:36:36   2971s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.033, REAL:0.027, MEM:5558.7M
[12/01 19:36:36   2971s] cost 0.970000, thresh 1.000000
[12/01 19:36:36   2971s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=5558.7M)
[12/01 19:36:36   2971s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[12/01 19:36:36   2971s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:5558.7M
[12/01 19:36:36   2971s] Starting refinePlace ...
[12/01 19:36:36   2971s] One DDP V2 for no tweak run.
[12/01 19:36:37   2971s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[12/01 19:36:37   2971s] ** Cut row section cpu time 0:00:00.0.
[12/01 19:36:37   2971s]    Spread Effort: high, pre-route mode, useDDP on.
[12/01 19:36:37   2978s] [CPU] RefinePlace/preRPlace (cpu=0:00:06.8, real=0:00:01.0, mem=5721.9MB) @(0:49:31 - 0:49:38).
[12/01 19:36:37   2978s] Move report: preRPlace moves 3414 insts, mean move: 1.26 um, max move: 7.84 um 
[12/01 19:36:37   2978s] 	Max move on inst (MAU_dut/MULTIPLIER/mult_10_G24/FE_RC_8448_0): (295.68, 1092.56) --> (291.76, 1088.64)
[12/01 19:36:37   2978s] 	Length: 11 sites, height: 1 rows, site name: core7T, cell type: XOR2X1
[12/01 19:36:37   2978s] wireLenOptFixPriorityInst 2083 inst fixed
[12/01 19:36:37   2978s] 
[12/01 19:36:37   2978s] Running Spiral MT with 16 threads  fetchWidth=256 
[12/01 19:36:38   2979s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/01 19:36:38   2979s] [CPU] RefinePlace/Legalization (cpu=0:00:01.3, real=0:00:01.0, mem=5721.9MB) @(0:49:38 - 0:49:39).
[12/01 19:36:38   2979s] Move report: Detail placement moves 3414 insts, mean move: 1.26 um, max move: 7.84 um 
[12/01 19:36:38   2979s] 	Max move on inst (MAU_dut/MULTIPLIER/mult_10_G24/FE_RC_8448_0): (295.68, 1092.56) --> (291.76, 1088.64)
[12/01 19:36:38   2979s] 	Runtime: CPU: 0:00:08.2 REAL: 0:00:02.0 MEM: 5721.9MB
[12/01 19:36:38   2979s] Statistics of distance of Instance movement in refine placement:
[12/01 19:36:38   2979s]   maximum (X+Y) =         7.84 um
[12/01 19:36:38   2979s]   inst (MAU_dut/MULTIPLIER/mult_10_G24/FE_RC_8448_0) with max move: (295.68, 1092.56) -> (291.76, 1088.64)
[12/01 19:36:38   2979s]   mean    (X+Y) =         1.26 um
[12/01 19:36:38   2979s] Summary Report:
[12/01 19:36:38   2979s] Instances move: 3414 (out of 106684 movable)
[12/01 19:36:38   2979s] Instances flipped: 0
[12/01 19:36:38   2979s] Mean displacement: 1.26 um
[12/01 19:36:38   2979s] Max displacement: 7.84 um (Instance: MAU_dut/MULTIPLIER/mult_10_G24/FE_RC_8448_0) (295.68, 1092.56) -> (291.76, 1088.64)
[12/01 19:36:38   2979s] 	Length: 11 sites, height: 1 rows, site name: core7T, cell type: XOR2X1
[12/01 19:36:38   2979s] Total instances moved : 3414
[12/01 19:36:38   2979s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:8.189, REAL:1.635, MEM:5721.9M
[12/01 19:36:38   2979s] Total net bbox length = 3.818e+06 (2.015e+06 1.803e+06) (ext = 7.358e+03)
[12/01 19:36:38   2979s] Runtime: CPU: 0:00:08.3 REAL: 0:00:02.0 MEM: 5721.9MB
[12/01 19:36:38   2979s] [CPU] RefinePlace/total (cpu=0:00:08.3, real=0:00:02.0, mem=5721.9MB) @(0:49:31 - 0:49:40).
[12/01 19:36:38   2979s] *** Finished refinePlace (0:49:40 mem=5721.9M) ***
[12/01 19:36:38   2979s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3921427.6
[12/01 19:36:38   2979s] OPERPROF: Finished RefinePlace at level 1, CPU:8.369, REAL:1.809, MEM:5721.9M
[12/01 19:36:38   2979s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:5721.9M
[12/01 19:36:38   2980s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.242, REAL:0.050, MEM:5358.9M
[12/01 19:36:38   2980s] *** maximum move = 7.84 um ***
[12/01 19:36:38   2980s] *** Finished re-routing un-routed nets (5358.9M) ***
[12/01 19:36:39   2980s] TotalInstCnt at stopUpdate before init: 106,684
[12/01 19:36:39   2980s] OPERPROF: Starting DPlace-Init at level 1, MEM:5358.9M
[12/01 19:36:39   2980s] z: 2, totalTracks: 1
[12/01 19:36:39   2980s] z: 4, totalTracks: 1
[12/01 19:36:39   2980s] z: 6, totalTracks: 1
[12/01 19:36:39   2980s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/01 19:36:39   2980s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:5358.9M
[12/01 19:36:39   2980s] OPERPROF:     Starting CMU at level 3, MEM:5582.9M
[12/01 19:36:39   2980s] OPERPROF:     Finished CMU at level 3, CPU:0.005, REAL:0.005, MEM:5582.9M
[12/01 19:36:39   2980s] 
[12/01 19:36:39   2980s] Bad Lib Cell Checking (CMU) is done! (0)
[12/01 19:36:39   2980s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.055, REAL:0.051, MEM:5582.9M
[12/01 19:36:39   2980s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:5582.9M
[12/01 19:36:39   2980s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:5582.9M
[12/01 19:36:39   2980s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=5582.9MB).
[12/01 19:36:39   2980s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.121, REAL:0.115, MEM:5582.9M
[12/01 19:36:39   2981s] TotalInstCnt at stopUpdate after init: 106,684
[12/01 19:36:39   2981s] 
[12/01 19:36:39   2981s] *** Finish Physical Update (cpu=0:00:10.2 real=0:00:03.0 mem=5358.9M) ***
[12/01 19:36:39   2981s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.3921427.3
[12/01 19:36:39   2981s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 16 threads.
[12/01 19:36:39   2981s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:36:39   2981s] ** GigaOpt Optimizer WNS Slack 0.042 TNS Slack 0.000 Density 76.75
[12/01 19:36:39   2981s] OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.052|0.000|
|reg2reg   |0.042|0.000|
|HEPG      |0.042|0.000|
|All Paths |0.042|0.000|
+----------+-----+-----+

[12/01 19:36:39   2981s] Bottom Preferred Layer:
[12/01 19:36:39   2981s]     None
[12/01 19:36:39   2981s] Via Pillar Rule:
[12/01 19:36:39   2981s]     None
[12/01 19:36:39   2981s] 
[12/01 19:36:39   2981s] *** Finish pre-CTS Setup Fixing (cpu=0:06:46 real=0:01:04 mem=5358.9M) ***
[12/01 19:36:39   2981s] 
[12/01 19:36:39   2981s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.3921427.2
[12/01 19:36:39   2981s] Total-nets :: 107776, Stn-nets :: 18267, ratio :: 16.949 %
[12/01 19:36:39   2981s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4951.1M
[12/01 19:36:39   2981s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.259, REAL:0.057, MEM:4264.6M
[12/01 19:36:39   2981s] TotalInstCnt at PhyDesignMc Destruction: 106,684
[12/01 19:36:39   2981s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3921427.9
[12/01 19:36:39   2981s] *** WnsOpt #1 [finish] : cpu/real = 0:06:49.5/0:01:06.4 (6.2), totSession cpu/real = 0:49:41.7/0:20:27.9 (2.4), mem = 4264.6M
[12/01 19:36:39   2981s] 
[12/01 19:36:39   2981s] =============================================================================================
[12/01 19:36:39   2981s]  Step TAT Report for WnsOpt #1                                                  20.15-s105_1
[12/01 19:36:39   2981s] =============================================================================================
[12/01 19:36:39   2981s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/01 19:36:39   2981s] ---------------------------------------------------------------------------------------------
[12/01 19:36:39   2981s] [ AreaOpt                ]      1   0:00:06.9  (  10.4 % )     0:00:06.9 /  0:00:37.3    5.4
[12/01 19:36:39   2981s] [ RefinePlace            ]      2   0:00:08.9  (  13.5 % )     0:00:08.9 /  0:00:31.4    3.5
[12/01 19:36:39   2981s] [ SlackTraversorInit     ]      3   0:00:00.8  (   1.2 % )     0:00:00.8 /  0:00:00.8    1.0
[12/01 19:36:39   2981s] [ LibAnalyzerInit        ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[12/01 19:36:39   2981s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 19:36:39   2981s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   0.5 % )     0:00:00.3 /  0:00:00.7    2.1
[12/01 19:36:39   2981s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   0.3 % )     0:00:00.2 /  0:00:00.3    1.0
[12/01 19:36:39   2981s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 19:36:39   2981s] [ TransformInit          ]      1   0:00:01.6  (   2.5 % )     0:00:01.6 /  0:00:02.5    1.5
[12/01 19:36:39   2981s] [ OptimizationStep       ]      4   0:00:01.2  (   1.9 % )     0:00:46.9 /  0:05:35.7    7.2
[12/01 19:36:39   2981s] [ OptSingleIteration     ]    175   0:00:00.5  (   0.8 % )     0:00:45.7 /  0:05:31.8    7.3
[12/01 19:36:39   2981s] [ OptGetWeight           ]    175   0:00:01.3  (   1.9 % )     0:00:01.3 /  0:00:01.3    1.0
[12/01 19:36:39   2981s] [ OptEval                ]    175   0:00:30.2  (  45.5 % )     0:00:30.2 /  0:04:07.3    8.2
[12/01 19:36:39   2981s] [ OptCommit              ]    175   0:00:03.6  (   5.5 % )     0:00:03.6 /  0:00:03.6    1.0
[12/01 19:36:39   2981s] [ IncrTimingUpdate       ]    187   0:00:06.1  (   9.2 % )     0:00:06.1 /  0:00:52.4    8.6
[12/01 19:36:39   2981s] [ PostCommitDelayUpdate  ]    175   0:00:01.2  (   1.8 % )     0:00:02.5 /  0:00:17.7    7.2
[12/01 19:36:39   2981s] [ IncrDelayCalc          ]   1579   0:00:01.3  (   1.9 % )     0:00:01.3 /  0:00:16.5   12.9
[12/01 19:36:39   2981s] [ SetupOptGetWorkingSet  ]    514   0:00:01.2  (   1.8 % )     0:00:01.2 /  0:00:06.6    5.6
[12/01 19:36:39   2981s] [ SetupOptGetActiveNode  ]    514   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 19:36:39   2981s] [ SetupOptSlackGraph     ]    175   0:00:00.3  (   0.5 % )     0:00:00.3 /  0:00:02.5    8.0
[12/01 19:36:39   2981s] [ MISC                   ]          0:00:00.5  (   0.8 % )     0:00:00.5 /  0:00:00.8    1.5
[12/01 19:36:39   2981s] ---------------------------------------------------------------------------------------------
[12/01 19:36:39   2981s]  WnsOpt #1 TOTAL                    0:01:06.4  ( 100.0 % )     0:01:06.4 /  0:06:49.5    6.2
[12/01 19:36:39   2981s] ---------------------------------------------------------------------------------------------
[12/01 19:36:39   2981s] 
[12/01 19:36:39   2981s] End: GigaOpt Optimization in WNS mode
[12/01 19:36:39   2981s] *** Timing Is met
[12/01 19:36:39   2981s] *** Check timing (0:00:00.0)
[12/01 19:36:40   2981s] GigaOpt Checkpoint: Internal reclaim -numThreads 16 -customPhyUpdate -noGCompAndPhase -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[12/01 19:36:40   2981s] Info: 36 multi-instantiated hierarchical instance nets excluded from IPO operation.
[12/01 19:36:40   2981s] Info: 0 don't touch net , 9 undriven nets excluded from IPO operation.
[12/01 19:36:40   2982s] Info: 27 io nets excluded
[12/01 19:36:40   2982s] **WARN: (IMPOPT-3115):	Netlist is not uniquified, optimization will be ignoring nets around modules that are not uniquified.
[12/01 19:36:40   2982s] Type 'man IMPOPT-3115' for more detail.
[12/01 19:36:40   2982s] *Info: 9 ununiquified hinsts
[12/01 19:36:40   2982s] Info: 2 clock nets excluded from IPO operation.
[12/01 19:36:40   2982s] ### Creating LA Mngr. totSessionCpu=0:49:42 mem=4260.6M
[12/01 19:36:40   2982s] ### Creating LA Mngr, finished. totSessionCpu=0:49:42 mem=4260.6M
[12/01 19:36:40   2982s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[12/01 19:36:40   2982s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/01 19:36:40   2982s] ### Creating PhyDesignMc. totSessionCpu=0:49:42 mem=4636.4M
[12/01 19:36:40   2982s] OPERPROF: Starting DPlace-Init at level 1, MEM:4636.4M
[12/01 19:36:40   2982s] z: 2, totalTracks: 1
[12/01 19:36:40   2982s] z: 4, totalTracks: 1
[12/01 19:36:40   2982s] z: 6, totalTracks: 1
[12/01 19:36:40   2982s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/01 19:36:40   2982s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4636.4M
[12/01 19:36:40   2982s] OPERPROF:     Starting CMU at level 3, MEM:4892.4M
[12/01 19:36:40   2982s] OPERPROF:     Finished CMU at level 3, CPU:0.005, REAL:0.005, MEM:4892.4M
[12/01 19:36:40   2982s] 
[12/01 19:36:40   2982s] Bad Lib Cell Checking (CMU) is done! (0)
[12/01 19:36:40   2982s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.038, REAL:0.033, MEM:4892.4M
[12/01 19:36:40   2982s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:4892.4M
[12/01 19:36:40   2982s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.000, MEM:4892.4M
[12/01 19:36:40   2982s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4892.4MB).
[12/01 19:36:40   2982s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.105, REAL:0.099, MEM:4892.4M
[12/01 19:36:40   2982s] TotalInstCnt at PhyDesignMc Initialization: 106,684
[12/01 19:36:40   2982s] ### Creating PhyDesignMc, finished. totSessionCpu=0:49:43 mem=4668.4M
[12/01 19:36:40   2982s] Begin: Area Reclaim Optimization
[12/01 19:36:40   2982s] *** AreaOpt #4 [begin] : totSession cpu/real = 0:49:42.8/0:20:28.7 (2.4), mem = 4668.4M
[12/01 19:36:40   2982s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3921427.10
[12/01 19:36:40   2982s] ### Creating RouteCongInterface, started
[12/01 19:36:40   2983s] 
[12/01 19:36:40   2983s] #optDebug:  {2, 1.000, 0.8500} {3, 0.784, 0.8500} {4, 0.567, 0.8500} {5, 0.135, 0.5441} {6, 0.135, 0.5441} 
[12/01 19:36:40   2983s] 
[12/01 19:36:40   2983s] #optDebug: {0, 1.000}
[12/01 19:36:40   2983s] ### Creating RouteCongInterface, finished
[12/01 19:36:40   2983s] ### Creating LA Mngr. totSessionCpu=0:49:43 mem=4668.4M
[12/01 19:36:40   2983s] ### Creating LA Mngr, finished. totSessionCpu=0:49:43 mem=4668.4M
[12/01 19:36:41   2985s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:4668.4M
[12/01 19:36:41   2985s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.002, REAL:0.002, MEM:4668.4M
[12/01 19:36:42   2985s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 16 threads.
[12/01 19:36:42   2985s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:36:42   2985s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 76.75
[12/01 19:36:42   2985s] +---------+---------+--------+--------+------------+--------+
[12/01 19:36:42   2985s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[12/01 19:36:42   2985s] +---------+---------+--------+--------+------------+--------+
[12/01 19:36:42   2985s] |   76.75%|        -|   0.000|   0.000|   0:00:00.0| 4668.4M|
[12/01 19:36:42   2985s] #optDebug: <stH: 3.9200 MiSeL: 160.1280>
[12/01 19:36:42   2985s] |   76.75%|        0|   0.000|   0.000|   0:00:00.0| 4668.4M|
[12/01 19:36:42   2986s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:36:42   2987s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:36:43   2987s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:36:43   2988s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:36:43   2988s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:36:43   2990s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:36:43   2990s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:36:43   2991s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:36:43   2991s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:36:43   2992s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:36:43   2993s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:36:43   2994s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:36:43   2994s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:36:44   2998s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:36:44   2999s] |   76.27%|      757|  -0.027|  -0.075|   0:00:02.0| 5351.3M|
[12/01 19:36:44   2999s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:36:44   2999s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:36:44   2999s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:36:44   3000s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:36:45   3000s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:36:45   3000s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:36:45   3001s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:36:45   3002s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:36:45   3002s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:36:45   3003s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:36:45   3003s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:36:45   3004s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:36:45   3005s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:36:45   3006s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:36:45   3006s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:36:45   3008s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:36:46   3008s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:36:46   3009s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:36:46   3010s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:36:46   3010s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:36:46   3011s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:36:46   3012s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:36:46   3013s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:36:46   3014s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:36:46   3014s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:36:47   3016s] |   75.93%|     1276|  -0.024|  -0.249|   0:00:03.0| 5351.3M|
[12/01 19:36:47   3019s] |   75.92%|       53|  -0.024|  -0.252|   0:00:00.0| 5351.3M|
[12/01 19:36:48   3020s] |   75.92%|        1|  -0.024|  -0.252|   0:00:01.0| 5351.3M|
[12/01 19:36:48   3020s] |   75.92%|        0|  -0.024|  -0.252|   0:00:00.0| 5351.3M|
[12/01 19:36:48   3020s] #optDebug: <stH: 3.9200 MiSeL: 160.1280>
[12/01 19:36:48   3021s] |   75.92%|        0|  -0.024|  -0.252|   0:00:00.0| 5351.3M|
[12/01 19:36:48   3021s] +---------+---------+--------+--------+------------+--------+
[12/01 19:36:48   3021s] Reclaim Optimization End WNS Slack -0.024  TNS Slack -0.252 Density 75.92
[12/01 19:36:48   3021s] 
[12/01 19:36:48   3021s] ** Summary: Restruct = 0 Buffer Deletion = 543 Declone = 287 Resize = 1224 **
[12/01 19:36:48   3021s] --------------------------------------------------------------
[12/01 19:36:48   3021s] |                                   | Total     | Sequential |
[12/01 19:36:48   3021s] --------------------------------------------------------------
[12/01 19:36:48   3021s] | Num insts resized                 |    1193  |       0    |
[12/01 19:36:48   3021s] | Num insts undone                  |     102  |       0    |
[12/01 19:36:48   3021s] | Num insts Downsized               |    1193  |       0    |
[12/01 19:36:48   3021s] | Num insts Samesized               |       0  |       0    |
[12/01 19:36:48   3021s] | Num insts Upsized                 |       0  |       0    |
[12/01 19:36:48   3021s] | Num multiple commits+uncommits    |      39  |       -    |
[12/01 19:36:48   3021s] --------------------------------------------------------------
[12/01 19:36:48   3021s] Bottom Preferred Layer:
[12/01 19:36:48   3021s]     None
[12/01 19:36:48   3021s] Via Pillar Rule:
[12/01 19:36:48   3021s]     None
[12/01 19:36:48   3021s] End: Core Area Reclaim Optimization (cpu = 0:00:38.5) (real = 0:00:08.0) **
[12/01 19:36:48   3021s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:5351.3M
[12/01 19:36:48   3021s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.235, REAL:0.040, MEM:5344.3M
[12/01 19:36:48   3021s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:5344.3M
[12/01 19:36:48   3021s] OPERPROF:   Starting DPlace-Init at level 2, MEM:5344.3M
[12/01 19:36:48   3021s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:5344.3M
[12/01 19:36:48   3021s] OPERPROF:       Starting CMU at level 4, MEM:5568.3M
[12/01 19:36:48   3021s] OPERPROF:       Finished CMU at level 4, CPU:0.004, REAL:0.005, MEM:5568.3M
[12/01 19:36:48   3021s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.054, REAL:0.048, MEM:5344.3M
[12/01 19:36:48   3021s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:5344.3M
[12/01 19:36:48   3021s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.003, REAL:0.002, MEM:5568.3M
[12/01 19:36:48   3021s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:5568.3M
[12/01 19:36:48   3021s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.001, REAL:0.001, MEM:5568.3M
[12/01 19:36:48   3021s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.123, REAL:0.116, MEM:5568.3M
[12/01 19:36:48   3021s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.124, REAL:0.116, MEM:5568.3M
[12/01 19:36:48   3021s] TDRefine: refinePlace mode is spiral
[12/01 19:36:48   3021s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3921427.7
[12/01 19:36:48   3021s] OPERPROF: Starting RefinePlace at level 1, MEM:5568.3M
[12/01 19:36:48   3021s] *** Starting refinePlace (0:50:22 mem=5568.3M) ***
[12/01 19:36:48   3021s] Total net bbox length = 3.809e+06 (2.009e+06 1.800e+06) (ext = 7.401e+03)
[12/01 19:36:48   3021s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/01 19:36:48   3021s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:5568.3M
[12/01 19:36:48   3021s] Starting refinePlace ...
[12/01 19:36:48   3021s] One DDP V2 for no tweak run.
[12/01 19:36:49   3022s] 
[12/01 19:36:49   3022s] Running Spiral MT with 16 threads  fetchWidth=256 
[12/01 19:36:49   3023s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/01 19:36:49   3023s] [CPU] RefinePlace/Legalization (cpu=0:00:01.4, real=0:00:01.0, mem=5600.3MB) @(0:50:22 - 0:50:23).
[12/01 19:36:49   3023s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/01 19:36:49   3023s] 	Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 5600.3MB
[12/01 19:36:49   3023s] Statistics of distance of Instance movement in refine placement:
[12/01 19:36:49   3023s]   maximum (X+Y) =         0.00 um
[12/01 19:36:49   3023s]   mean    (X+Y) =         0.00 um
[12/01 19:36:49   3023s] Summary Report:
[12/01 19:36:49   3023s] Instances move: 0 (out of 105854 movable)
[12/01 19:36:49   3023s] Instances flipped: 0
[12/01 19:36:49   3023s] Mean displacement: 0.00 um
[12/01 19:36:49   3023s] Max displacement: 0.00 um 
[12/01 19:36:49   3023s] Total instances moved : 0
[12/01 19:36:49   3023s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.415, REAL:0.802, MEM:5600.3M
[12/01 19:36:49   3023s] Total net bbox length = 3.809e+06 (2.009e+06 1.800e+06) (ext = 7.401e+03)
[12/01 19:36:49   3023s] Runtime: CPU: 0:00:01.5 REAL: 0:00:01.0 MEM: 5600.3MB
[12/01 19:36:49   3023s] [CPU] RefinePlace/total (cpu=0:00:01.5, real=0:00:01.0, mem=5600.3MB) @(0:50:22 - 0:50:23).
[12/01 19:36:49   3023s] *** Finished refinePlace (0:50:23 mem=5600.3M) ***
[12/01 19:36:49   3023s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3921427.7
[12/01 19:36:49   3023s] OPERPROF: Finished RefinePlace at level 1, CPU:1.554, REAL:0.940, MEM:5600.3M
[12/01 19:36:50   3023s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:5600.3M
[12/01 19:36:50   3023s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.228, REAL:0.046, MEM:5342.3M
[12/01 19:36:50   3023s] *** maximum move = 0.00 um ***
[12/01 19:36:50   3023s] *** Finished re-routing un-routed nets (5342.3M) ***
[12/01 19:36:50   3023s] TotalInstCnt at stopUpdate before init: 105,854
[12/01 19:36:50   3023s] OPERPROF: Starting DPlace-Init at level 1, MEM:5342.3M
[12/01 19:36:50   3023s] z: 2, totalTracks: 1
[12/01 19:36:50   3023s] z: 4, totalTracks: 1
[12/01 19:36:50   3023s] z: 6, totalTracks: 1
[12/01 19:36:50   3023s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/01 19:36:50   3024s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:5342.3M
[12/01 19:36:50   3024s] OPERPROF:     Starting CMU at level 3, MEM:5566.3M
[12/01 19:36:50   3024s] OPERPROF:     Finished CMU at level 3, CPU:0.005, REAL:0.005, MEM:5566.3M
[12/01 19:36:50   3024s] 
[12/01 19:36:50   3024s] Bad Lib Cell Checking (CMU) is done! (0)
[12/01 19:36:50   3024s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.057, REAL:0.050, MEM:5566.3M
[12/01 19:36:50   3024s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:5566.3M
[12/01 19:36:50   3024s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.000, MEM:5566.3M
[12/01 19:36:50   3024s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:5566.3M
[12/01 19:36:50   3024s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.001, REAL:0.001, MEM:5566.3M
[12/01 19:36:50   3024s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=5566.3MB).
[12/01 19:36:50   3024s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.122, REAL:0.115, MEM:5566.3M
[12/01 19:36:50   3024s] TotalInstCnt at stopUpdate after init: 105,854
[12/01 19:36:50   3024s] 
[12/01 19:36:50   3024s] *** Finish Physical Update (cpu=0:00:03.4 real=0:00:02.0 mem=5342.3M) ***
[12/01 19:36:50   3024s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3921427.10
[12/01 19:36:50   3024s] *** AreaOpt #4 [finish] : cpu/real = 0:00:41.9/0:00:10.0 (4.2), totSession cpu/real = 0:50:24.7/0:20:38.8 (2.4), mem = 5342.3M
[12/01 19:36:50   3024s] 
[12/01 19:36:50   3024s] =============================================================================================
[12/01 19:36:50   3024s]  Step TAT Report for AreaOpt #4                                                 20.15-s105_1
[12/01 19:36:50   3024s] =============================================================================================
[12/01 19:36:50   3024s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/01 19:36:50   3024s] ---------------------------------------------------------------------------------------------
[12/01 19:36:50   3024s] [ RefinePlace            ]      1   0:00:02.0  (  20.1 % )     0:00:02.0 /  0:00:03.4    1.7
[12/01 19:36:50   3024s] [ SlackTraversorInit     ]      1   0:00:00.3  (   2.8 % )     0:00:00.3 /  0:00:00.3    1.0
[12/01 19:36:50   3024s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 19:36:50   3024s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   1.8 % )     0:00:00.2 /  0:00:00.2    1.1
[12/01 19:36:50   3024s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 19:36:50   3024s] [ OptSingleIteration     ]      7   0:00:00.4  (   3.8 % )     0:00:04.9 /  0:00:34.3    7.0
[12/01 19:36:50   3024s] [ OptGetWeight           ]    409   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    2.9
[12/01 19:36:50   3024s] [ OptEval                ]    409   0:00:00.9  (   9.4 % )     0:00:00.9 /  0:00:12.1   12.8
[12/01 19:36:50   3024s] [ OptCommit              ]    409   0:00:00.5  (   5.3 % )     0:00:00.5 /  0:00:00.5    1.0
[12/01 19:36:50   3024s] [ IncrTimingUpdate       ]    142   0:00:02.3  (  22.5 % )     0:00:02.3 /  0:00:15.8    7.0
[12/01 19:36:50   3024s] [ PostCommitDelayUpdate  ]    433   0:00:00.4  (   3.5 % )     0:00:00.8 /  0:00:05.4    7.1
[12/01 19:36:50   3024s] [ IncrDelayCalc          ]    655   0:00:00.4  (   4.1 % )     0:00:00.4 /  0:00:05.0   12.1
[12/01 19:36:50   3024s] [ MISC                   ]          0:00:02.7  (  26.6 % )     0:00:02.7 /  0:00:03.7    1.4
[12/01 19:36:50   3024s] ---------------------------------------------------------------------------------------------
[12/01 19:36:50   3024s]  AreaOpt #4 TOTAL                   0:00:10.0  ( 100.0 % )     0:00:10.0 /  0:00:41.9    4.2
[12/01 19:36:50   3024s] ---------------------------------------------------------------------------------------------
[12/01 19:36:50   3024s] 
[12/01 19:36:50   3024s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4933.0M
[12/01 19:36:50   3024s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.244, REAL:0.049, MEM:4245.4M
[12/01 19:36:50   3024s] TotalInstCnt at PhyDesignMc Destruction: 105,854
[12/01 19:36:50   3024s] End: Area Reclaim Optimization (cpu=0:00:42, real=0:00:10, mem=4245.45M, totSessionCpu=0:50:25).
[12/01 19:36:50   3025s] Begin: GigaOpt postEco DRV Optimization
[12/01 19:36:50   3025s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 16 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -preCTS
[12/01 19:36:50   3025s] *** DrvOpt #5 [begin] : totSession cpu/real = 0:50:25.2/0:20:39.1 (2.4), mem = 4245.4M
[12/01 19:36:50   3025s] Info: 36 multi-instantiated hierarchical instance nets excluded from IPO operation.
[12/01 19:36:50   3025s] Info: 0 don't touch net , 9 undriven nets excluded from IPO operation.
[12/01 19:36:51   3025s] Info: 27 io nets excluded
[12/01 19:36:51   3025s] **WARN: (IMPOPT-3115):	Netlist is not uniquified, optimization will be ignoring nets around modules that are not uniquified.
[12/01 19:36:51   3025s] Type 'man IMPOPT-3115' for more detail.
[12/01 19:36:51   3025s] *Info: 9 ununiquified hinsts
[12/01 19:36:51   3025s] Info: 2 clock nets excluded from IPO operation.
[12/01 19:36:51   3025s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3921427.11
[12/01 19:36:51   3025s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/01 19:36:51   3025s] ### Creating PhyDesignMc. totSessionCpu=0:50:25 mem=4245.4M
[12/01 19:36:51   3025s] OPERPROF: Starting DPlace-Init at level 1, MEM:4245.4M
[12/01 19:36:51   3025s] z: 2, totalTracks: 1
[12/01 19:36:51   3025s] z: 4, totalTracks: 1
[12/01 19:36:51   3025s] z: 6, totalTracks: 1
[12/01 19:36:51   3025s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/01 19:36:51   3025s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4245.4M
[12/01 19:36:51   3025s] OPERPROF:     Starting CMU at level 3, MEM:4469.4M
[12/01 19:36:51   3025s] OPERPROF:     Finished CMU at level 3, CPU:0.004, REAL:0.005, MEM:4469.4M
[12/01 19:36:51   3025s] 
[12/01 19:36:51   3025s] Bad Lib Cell Checking (CMU) is done! (0)
[12/01 19:36:51   3025s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.038, REAL:0.033, MEM:4469.4M
[12/01 19:36:51   3025s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:4469.4M
[12/01 19:36:51   3025s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.000, MEM:4469.4M
[12/01 19:36:51   3025s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4469.4MB).
[12/01 19:36:51   3025s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.105, REAL:0.099, MEM:4469.4M
[12/01 19:36:51   3026s] TotalInstCnt at PhyDesignMc Initialization: 105,854
[12/01 19:36:51   3026s] ### Creating PhyDesignMc, finished. totSessionCpu=0:50:26 mem=4245.4M
[12/01 19:36:51   3026s] ### Creating RouteCongInterface, started
[12/01 19:36:51   3026s] 
[12/01 19:36:51   3026s] #optDebug:  {2, 1.000, 0.8500} {3, 0.784, 0.8500} {4, 0.567, 0.8500} {5, 0.135, 0.4353} {6, 0.135, 0.4353} 
[12/01 19:36:51   3026s] 
[12/01 19:36:51   3026s] #optDebug: {0, 1.000}
[12/01 19:36:51   3026s] ### Creating RouteCongInterface, finished
[12/01 19:36:51   3026s] {MG  {5 0 23.9 0.585875} }
[12/01 19:36:51   3026s] ### Creating LA Mngr. totSessionCpu=0:50:26 mem=4245.4M
[12/01 19:36:51   3026s] ### Creating LA Mngr, finished. totSessionCpu=0:50:26 mem=4245.4M
[12/01 19:36:53   3030s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:4651.8M
[12/01 19:36:53   3030s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.001, REAL:0.001, MEM:4651.8M
[12/01 19:36:53   3030s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 16 threads.
[12/01 19:36:53   3030s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:36:53   3030s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/01 19:36:53   3030s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/01 19:36:53   3030s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/01 19:36:53   3030s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/01 19:36:53   3030s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/01 19:36:53   3030s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 16 threads.
[12/01 19:36:53   3031s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/01 19:36:53   3031s] Info: violation cost 0.083671 (cap = 0.000000, tran = 0.083671, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/01 19:36:53   3031s] |     8|    44|    -0.24|     1|     1|    -0.01|     0|     0|     0|     0|    -0.02|    -0.25|       0|       0|       0| 75.92%|          |         |
[12/01 19:36:53   3031s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 16 threads.
[12/01 19:36:53   3031s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/01 19:36:53   3031s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/01 19:36:53   3031s] |     2|     3|    -0.24|     1|     1|    -0.01|     0|     0|     0|     0|    -0.11|    -0.47|       6|       0|       0| 75.93%| 0:00:00.0|  5298.5M|
[12/01 19:36:53   3031s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 16 threads.
[12/01 19:36:53   3031s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/01 19:36:53   3031s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/01 19:36:53   3032s] |     2|     3|    -0.24|     1|     1|    -0.01|     0|     0|     0|     0|    -0.11|    -0.47|       0|       0|       0| 75.93%| 0:00:00.0|  5298.5M|
[12/01 19:36:53   3032s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/01 19:36:53   3032s] 
[12/01 19:36:53   3032s] ###############################################################################
[12/01 19:36:53   3032s] #
[12/01 19:36:53   3032s] #  Large fanout net report:  
[12/01 19:36:53   3032s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[12/01 19:36:53   3032s] #     - current density: 75.93
[12/01 19:36:53   3032s] #
[12/01 19:36:53   3032s] #  List of high fanout nets:
[12/01 19:36:53   3032s] #
[12/01 19:36:53   3032s] ###############################################################################
[12/01 19:36:53   3032s] Bottom Preferred Layer:
[12/01 19:36:53   3032s]     None
[12/01 19:36:53   3032s] Via Pillar Rule:
[12/01 19:36:53   3032s]     None
[12/01 19:36:53   3032s] 
[12/01 19:36:53   3032s] 
[12/01 19:36:53   3032s] =======================================================================
[12/01 19:36:53   3032s]                 Reasons for remaining drv violations
[12/01 19:36:53   3032s] =======================================================================
[12/01 19:36:53   3032s] *info: Total 3 net(s) have violations which can't be fixed by DRV optimization.
[12/01 19:36:53   3032s] 
[12/01 19:36:53   3032s] MultiBuffering failure reasons
[12/01 19:36:53   3032s] ------------------------------------------------
[12/01 19:36:53   3032s] *info:     1 net(s): Could not be fixed because it is multi driver net.
[12/01 19:36:53   3032s] *info:     2 net(s): Could not be fixed as the net is considered as IPO ignored by the process.
[12/01 19:36:53   3032s] 
[12/01 19:36:53   3032s] 
[12/01 19:36:53   3032s] *** Finish DRV Fixing (cpu=0:00:01.8 real=0:00:00.0 mem=5298.5M) ***
[12/01 19:36:53   3032s] 
[12/01 19:36:53   3032s] Total-nets :: 106952, Stn-nets :: 17603, ratio :: 16.4588 %
[12/01 19:36:53   3032s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4890.7M
[12/01 19:36:53   3032s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.236, REAL:0.047, MEM:4244.1M
[12/01 19:36:53   3032s] TotalInstCnt at PhyDesignMc Destruction: 105,860
[12/01 19:36:53   3032s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3921427.11
[12/01 19:36:53   3032s] *** DrvOpt #5 [finish] : cpu/real = 0:00:07.2/0:00:02.8 (2.5), totSession cpu/real = 0:50:32.4/0:20:41.9 (2.4), mem = 4244.1M
[12/01 19:36:53   3032s] 
[12/01 19:36:53   3032s] =============================================================================================
[12/01 19:36:53   3032s]  Step TAT Report for DrvOpt #5                                                  20.15-s105_1
[12/01 19:36:53   3032s] =============================================================================================
[12/01 19:36:53   3032s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/01 19:36:53   3032s] ---------------------------------------------------------------------------------------------
[12/01 19:36:53   3032s] [ SlackTraversorInit     ]      1   0:00:00.3  (  10.1 % )     0:00:00.3 /  0:00:00.3    1.0
[12/01 19:36:53   3032s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 19:36:53   3032s] [ PlacerInterfaceInit    ]      1   0:00:00.4  (  12.7 % )     0:00:00.4 /  0:00:00.7    2.0
[12/01 19:36:53   3032s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   6.3 % )     0:00:00.2 /  0:00:00.2    1.1
[12/01 19:36:53   3032s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 19:36:53   3032s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.1 % )     0:00:00.1 /  0:00:00.1    3.0
[12/01 19:36:53   3032s] [ OptGetWeight           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 19:36:53   3032s] [ OptEval                ]      2   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.1    2.1
[12/01 19:36:53   3032s] [ OptCommit              ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 19:36:53   3032s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.1    4.1
[12/01 19:36:53   3032s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 19:36:53   3032s] [ IncrDelayCalc          ]      7   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 19:36:53   3032s] [ DrvFindVioNets         ]      3   0:00:00.1  (   3.3 % )     0:00:00.1 /  0:00:00.7    8.1
[12/01 19:36:53   3032s] [ DrvComputeSummary      ]      3   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.3    9.5
[12/01 19:36:53   3032s] [ MISC                   ]          0:00:01.8  (  64.5 % )     0:00:01.8 /  0:00:04.7    2.6
[12/01 19:36:53   3032s] ---------------------------------------------------------------------------------------------
[12/01 19:36:53   3032s]  DrvOpt #5 TOTAL                    0:00:02.8  ( 100.0 % )     0:00:02.8 /  0:00:07.2    2.5
[12/01 19:36:53   3032s] ---------------------------------------------------------------------------------------------
[12/01 19:36:53   3032s] 
[12/01 19:36:53   3032s] End: GigaOpt postEco DRV Optimization
[12/01 19:36:54   3032s] GigaOpt: WNS changes after postEco optimization: -0.012 -> -0.108 (bump = 0.096)
[12/01 19:36:54   3032s] Begin: GigaOpt nonLegal postEco optimization
[12/01 19:36:54   3032s] GigaOpt Checkpoint: Internal optTiming -setupRecovery -newSetupRecovery -maxLocalDensity 1.0 -numThreads 16 -maxSmoothenIter 1 -nativePathGroupFlow  -NDROptEffortAuto -ipoTgtSlackCoef 0 -effTgtSlackCoef 0
[12/01 19:36:54   3032s] Info: 36 multi-instantiated hierarchical instance nets excluded from IPO operation.
[12/01 19:36:54   3033s] Info: 0 don't touch net , 9 undriven nets excluded from IPO operation.
[12/01 19:36:54   3033s] Info: 27 io nets excluded
[12/01 19:36:54   3033s] **WARN: (IMPOPT-3115):	Netlist is not uniquified, optimization will be ignoring nets around modules that are not uniquified.
[12/01 19:36:54   3033s] Type 'man IMPOPT-3115' for more detail.
[12/01 19:36:54   3033s] *Info: 9 ununiquified hinsts
[12/01 19:36:54   3033s] Info: 2 clock nets excluded from IPO operation.
[12/01 19:36:54   3033s] *** WnsOpt #2 [begin] : totSession cpu/real = 0:50:33.1/0:20:42.7 (2.4), mem = 4244.1M
[12/01 19:36:54   3033s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3921427.12
[12/01 19:36:54   3033s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/01 19:36:54   3033s] ### Creating PhyDesignMc. totSessionCpu=0:50:33 mem=4244.1M
[12/01 19:36:54   3033s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/01 19:36:54   3033s] OPERPROF: Starting DPlace-Init at level 1, MEM:4244.1M
[12/01 19:36:54   3033s] z: 2, totalTracks: 1
[12/01 19:36:54   3033s] z: 4, totalTracks: 1
[12/01 19:36:54   3033s] z: 6, totalTracks: 1
[12/01 19:36:54   3033s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/01 19:36:54   3033s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4244.1M
[12/01 19:36:54   3033s] OPERPROF:     Starting CMU at level 3, MEM:4468.1M
[12/01 19:36:54   3033s] OPERPROF:     Finished CMU at level 3, CPU:0.004, REAL:0.005, MEM:4468.1M
[12/01 19:36:54   3033s] 
[12/01 19:36:54   3033s] Bad Lib Cell Checking (CMU) is done! (0)
[12/01 19:36:54   3033s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.051, REAL:0.046, MEM:4468.1M
[12/01 19:36:54   3033s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:4468.1M
[12/01 19:36:54   3033s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:4468.1M
[12/01 19:36:54   3033s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4468.1MB).
[12/01 19:36:54   3033s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.116, REAL:0.110, MEM:4468.1M
[12/01 19:36:54   3033s] TotalInstCnt at PhyDesignMc Initialization: 105,860
[12/01 19:36:54   3033s] ### Creating PhyDesignMc, finished. totSessionCpu=0:50:34 mem=4244.1M
[12/01 19:36:54   3033s] ### Creating RouteCongInterface, started
[12/01 19:36:55   3034s] 
[12/01 19:36:55   3034s] #optDebug:  {2, 1.000, 0.8500} {3, 0.784, 0.8500} {4, 0.567, 0.8500} {5, 0.135, 0.8500} {6, 0.135, 0.8500} 
[12/01 19:36:55   3034s] 
[12/01 19:36:55   3034s] #optDebug: {0, 1.000}
[12/01 19:36:55   3034s] ### Creating RouteCongInterface, finished
[12/01 19:36:55   3034s] {MG  {5 0 23.9 0.585875} }
[12/01 19:36:55   3034s] ### Creating LA Mngr. totSessionCpu=0:50:34 mem=4244.1M
[12/01 19:36:55   3034s] ### Creating LA Mngr, finished. totSessionCpu=0:50:34 mem=4244.1M
[12/01 19:36:56   3036s] *info: 27 io nets excluded
[12/01 19:36:56   3036s] *info: 2 clock nets excluded
[12/01 19:36:56   3036s] *info: 1 multi-driver net excluded.
[12/01 19:36:56   3036s] *info: 767 no-driver nets excluded.
[12/01 19:36:56   3036s] **WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
[12/01 19:36:56   3036s] Type 'man IMPOPT-3213' for more detail.
[12/01 19:36:56   3036s] **WARN: (IMPOPT-3115):	Netlist is not uniquified, optimization will be ignoring nets around modules that are not uniquified.
[12/01 19:36:56   3036s] Type 'man IMPOPT-3115' for more detail.
[12/01 19:36:56   3036s] *Info: 9 ununiquified hinsts
[12/01 19:36:56   3036s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.3921427.3
[12/01 19:36:56   3036s] PathGroup :  reg2reg  TargetSlack : 0 
[12/01 19:36:57   3036s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 16 threads.
[12/01 19:36:57   3036s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:36:57   3036s] ** GigaOpt Optimizer WNS Slack -0.109 TNS Slack -0.467 Density 75.93
[12/01 19:36:57   3037s] Optimizer WNS Pass 0
[12/01 19:36:57   3037s] OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.024|-0.233|
|reg2reg   |-0.109|-0.234|
|HEPG      |-0.109|-0.234|
|All Paths |-0.109|-0.467|
+----------+------+------+

[12/01 19:36:57   3037s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:4652.5M
[12/01 19:36:57   3037s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.001, REAL:0.001, MEM:4652.5M
[12/01 19:36:57   3037s] Info: Begin MT loop @oiCellDelayCachingJob with 16 threads.
[12/01 19:36:57   3037s] Info: End MT loop @oiCellDelayCachingJob.
[12/01 19:36:57   3037s] Active Path Group: reg2reg  
[12/01 19:36:57   3037s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+---------------------------------------+
[12/01 19:36:57   3037s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|               End Point               |
[12/01 19:36:57   3037s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+---------------------------------------+
[12/01 19:36:57   3037s] |  -0.109|   -0.109|  -0.234|   -0.467|   75.93%|   0:00:00.0| 4652.5M|        wc|  reg2reg| MAU_dut/B1/ram_reg[233]/D             |
[12/01 19:36:57   3037s] |   0.000|   -0.024|   0.000|   -0.233|   75.93%|   0:00:00.0| 5330.8M|        wc|       NA| NA                                    |
[12/01 19:36:57   3037s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+---------------------------------------+
[12/01 19:36:57   3037s] 
[12/01 19:36:57   3037s] *** Finish Core Optimize Step (cpu=0:00:00.4 real=0:00:00.0 mem=5330.8M) ***
[12/01 19:36:57   3037s] Active Path Group: default 
[12/01 19:36:57   3037s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+---------------------------------------+
[12/01 19:36:57   3037s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|               End Point               |
[12/01 19:36:57   3037s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+---------------------------------------+
[12/01 19:36:57   3037s] |  -0.024|   -0.024|  -0.233|   -0.233|   75.93%|   0:00:00.0| 5330.8M|        wc|  default| MAU_dut/B1/ram_reg[295]/D             |
[12/01 19:36:57   3039s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:36:57   3039s] |   0.000|    0.000|   0.000|    0.000|   75.93%|   0:00:00.0| 5392.6M|        wc|       NA| NA                                    |
[12/01 19:36:57   3039s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+---------------------------------------+
[12/01 19:36:57   3039s] 
[12/01 19:36:57   3039s] *** Finish Core Optimize Step (cpu=0:00:02.3 real=0:00:00.0 mem=5392.6M) ***
[12/01 19:36:57   3040s] 
[12/01 19:36:57   3040s] *** Finished Optimize Step Cumulative (cpu=0:00:02.8 real=0:00:00.0 mem=5392.6M) ***
[12/01 19:36:57   3040s] OptDebug: End of Optimizer WNS Pass 0:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.000|0.000|
|reg2reg   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+

[12/01 19:36:57   3040s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 75.93
[12/01 19:36:57   3040s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.3921427.4
[12/01 19:36:57   3040s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:5392.6M
[12/01 19:36:58   3040s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.230, REAL:0.043, MEM:5333.6M
[12/01 19:36:58   3040s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:5333.6M
[12/01 19:36:58   3040s] OPERPROF:   Starting DPlace-Init at level 2, MEM:5333.6M
[12/01 19:36:58   3040s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:5333.6M
[12/01 19:36:58   3040s] OPERPROF:       Starting CMU at level 4, MEM:5557.6M
[12/01 19:36:58   3040s] OPERPROF:       Finished CMU at level 4, CPU:0.004, REAL:0.005, MEM:5557.6M
[12/01 19:36:58   3040s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.053, REAL:0.046, MEM:5333.6M
[12/01 19:36:58   3040s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:5333.6M
[12/01 19:36:58   3040s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.003, REAL:0.002, MEM:5557.6M
[12/01 19:36:58   3040s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.119, REAL:0.112, MEM:5557.6M
[12/01 19:36:58   3040s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.120, REAL:0.112, MEM:5557.6M
[12/01 19:36:58   3040s] TDRefine: refinePlace mode is spiral
[12/01 19:36:58   3040s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3921427.8
[12/01 19:36:58   3040s] OPERPROF: Starting RefinePlace at level 1, MEM:5557.6M
[12/01 19:36:58   3040s] *** Starting refinePlace (0:50:40 mem=5557.6M) ***
[12/01 19:36:58   3040s] Total net bbox length = 3.809e+06 (2.010e+06 1.800e+06) (ext = 7.363e+03)
[12/01 19:36:58   3040s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/01 19:36:58   3040s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:5557.6M
[12/01 19:36:58   3040s] Starting refinePlace ...
[12/01 19:36:58   3040s] One DDP V2 for no tweak run.
[12/01 19:36:58   3040s]   Spread Effort: high, pre-route mode, useDDP on.
[12/01 19:36:58   3040s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=5582.6MB) @(0:50:41 - 0:50:41).
[12/01 19:36:58   3040s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/01 19:36:58   3040s] wireLenOptFixPriorityInst 0 inst fixed
[12/01 19:36:58   3040s] 
[12/01 19:36:58   3040s] Running Spiral MT with 16 threads  fetchWidth=256 
[12/01 19:36:59   3042s] Move report: legalization moves 83 insts, mean move: 3.25 um, max move: 9.52 um spiral
[12/01 19:36:59   3042s] 	Max move on inst (MAU_dut/SUBTRACTOR/sub_10_G31/U1): (311.36, 669.20) --> (313.04, 661.36)
[12/01 19:36:59   3042s] [CPU] RefinePlace/Legalization (cpu=0:00:01.5, real=0:00:01.0, mem=5639.1MB) @(0:50:41 - 0:50:42).
[12/01 19:36:59   3042s] Move report: Detail placement moves 83 insts, mean move: 3.25 um, max move: 9.52 um 
[12/01 19:36:59   3042s] 	Max move on inst (MAU_dut/SUBTRACTOR/sub_10_G31/U1): (311.36, 669.20) --> (313.04, 661.36)
[12/01 19:36:59   3042s] 	Runtime: CPU: 0:00:01.7 REAL: 0:00:01.0 MEM: 5639.1MB
[12/01 19:36:59   3042s] Statistics of distance of Instance movement in refine placement:
[12/01 19:36:59   3042s]   maximum (X+Y) =         9.52 um
[12/01 19:36:59   3042s]   inst (MAU_dut/SUBTRACTOR/sub_10_G31/U1) with max move: (311.36, 669.2) -> (313.04, 661.36)
[12/01 19:36:59   3042s]   mean    (X+Y) =         3.25 um
[12/01 19:36:59   3042s] Summary Report:
[12/01 19:36:59   3042s] Instances move: 83 (out of 105869 movable)
[12/01 19:36:59   3042s] Instances flipped: 0
[12/01 19:36:59   3042s] Mean displacement: 3.25 um
[12/01 19:36:59   3042s] Max displacement: 9.52 um (Instance: MAU_dut/SUBTRACTOR/sub_10_G31/U1) (311.36, 669.2) -> (313.04, 661.36)
[12/01 19:36:59   3042s] 	Length: 3 sites, height: 1 rows, site name: core7T, cell type: INVX2
[12/01 19:36:59   3042s] Total instances moved : 83
[12/01 19:36:59   3042s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.729, REAL:1.026, MEM:5639.1M
[12/01 19:36:59   3042s] Total net bbox length = 3.810e+06 (2.010e+06 1.800e+06) (ext = 7.363e+03)
[12/01 19:36:59   3042s] Runtime: CPU: 0:00:01.8 REAL: 0:00:01.0 MEM: 5639.1MB
[12/01 19:36:59   3042s] [CPU] RefinePlace/total (cpu=0:00:01.8, real=0:00:01.0, mem=5639.1MB) @(0:50:40 - 0:50:42).
[12/01 19:36:59   3042s] *** Finished refinePlace (0:50:42 mem=5639.1M) ***
[12/01 19:36:59   3042s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3921427.8
[12/01 19:36:59   3042s] OPERPROF: Finished RefinePlace at level 1, CPU:1.867, REAL:1.167, MEM:5639.1M
[12/01 19:36:59   3042s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:5639.1M
[12/01 19:36:59   3042s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.235, REAL:0.042, MEM:5332.1M
[12/01 19:36:59   3042s] *** maximum move = 9.52 um ***
[12/01 19:36:59   3042s] *** Finished re-routing un-routed nets (5332.1M) ***
[12/01 19:36:59   3042s] TotalInstCnt at stopUpdate before init: 105,869
[12/01 19:36:59   3042s] OPERPROF: Starting DPlace-Init at level 1, MEM:5332.1M
[12/01 19:36:59   3042s] z: 2, totalTracks: 1
[12/01 19:36:59   3042s] z: 4, totalTracks: 1
[12/01 19:36:59   3042s] z: 6, totalTracks: 1
[12/01 19:36:59   3042s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/01 19:36:59   3043s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:5332.1M
[12/01 19:36:59   3043s] OPERPROF:     Starting CMU at level 3, MEM:5556.1M
[12/01 19:36:59   3043s] OPERPROF:     Finished CMU at level 3, CPU:0.004, REAL:0.005, MEM:5556.1M
[12/01 19:36:59   3043s] 
[12/01 19:36:59   3043s] Bad Lib Cell Checking (CMU) is done! (0)
[12/01 19:36:59   3043s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.055, REAL:0.050, MEM:5556.1M
[12/01 19:36:59   3043s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:5556.1M
[12/01 19:36:59   3043s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.000, MEM:5556.1M
[12/01 19:36:59   3043s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=5556.1MB).
[12/01 19:36:59   3043s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.118, REAL:0.113, MEM:5556.1M
[12/01 19:37:00   3043s] TotalInstCnt at stopUpdate after init: 105,869
[12/01 19:37:00   3043s] 
[12/01 19:37:00   3043s] *** Finish Physical Update (cpu=0:00:03.7 real=0:00:03.0 mem=5332.1M) ***
[12/01 19:37:00   3043s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.3921427.4
[12/01 19:37:00   3043s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 16 threads.
[12/01 19:37:00   3043s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:37:00   3043s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 75.93
[12/01 19:37:00   3043s] OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.000|0.000|
|reg2reg   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+

[12/01 19:37:00   3044s] Bottom Preferred Layer:
[12/01 19:37:00   3044s]     None
[12/01 19:37:00   3044s] Via Pillar Rule:
[12/01 19:37:00   3044s]     None
[12/01 19:37:00   3044s] 
[12/01 19:37:00   3044s] *** Finish pre-CTS Setup Fixing (cpu=0:00:07.3 real=0:00:04.0 mem=5332.1M) ***
[12/01 19:37:00   3044s] 
[12/01 19:37:00   3044s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.3921427.3
[12/01 19:37:00   3044s] Total-nets :: 106961, Stn-nets :: 17652, ratio :: 16.5032 %
[12/01 19:37:00   3044s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4924.3M
[12/01 19:37:00   3044s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.515, REAL:0.072, MEM:4236.7M
[12/01 19:37:00   3044s] TotalInstCnt at PhyDesignMc Destruction: 105,869
[12/01 19:37:00   3044s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3921427.12
[12/01 19:37:00   3044s] *** WnsOpt #2 [finish] : cpu/real = 0:00:11.5/0:00:06.1 (1.9), totSession cpu/real = 0:50:44.6/0:20:48.8 (2.4), mem = 4236.7M
[12/01 19:37:00   3044s] 
[12/01 19:37:00   3044s] =============================================================================================
[12/01 19:37:00   3044s]  Step TAT Report for WnsOpt #2                                                  20.15-s105_1
[12/01 19:37:00   3044s] =============================================================================================
[12/01 19:37:00   3044s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/01 19:37:00   3044s] ---------------------------------------------------------------------------------------------
[12/01 19:37:00   3044s] [ RefinePlace            ]      1   0:00:02.2  (  36.9 % )     0:00:02.2 /  0:00:03.7    1.7
[12/01 19:37:00   3044s] [ SlackTraversorInit     ]      2   0:00:00.5  (   8.9 % )     0:00:00.5 /  0:00:00.5    1.0
[12/01 19:37:00   3044s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 19:37:00   3044s] [ PlacerInterfaceInit    ]      1   0:00:00.4  (   6.0 % )     0:00:00.4 /  0:00:00.7    2.0
[12/01 19:37:00   3044s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   3.0 % )     0:00:00.2 /  0:00:00.2    1.1
[12/01 19:37:00   3044s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 19:37:00   3044s] [ TransformInit          ]      1   0:00:01.7  (  28.8 % )     0:00:01.7 /  0:00:02.6    1.5
[12/01 19:37:00   3044s] [ OptimizationStep       ]      2   0:00:00.4  (   5.8 % )     0:00:00.7 /  0:00:02.8    4.3
[12/01 19:37:00   3044s] [ OptSingleIteration     ]      4   0:00:00.0  (   0.1 % )     0:00:00.3 /  0:00:02.4    8.1
[12/01 19:37:00   3044s] [ OptGetWeight           ]      4   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.2
[12/01 19:37:00   3044s] [ OptEval                ]      4   0:00:00.2  (   2.7 % )     0:00:00.2 /  0:00:01.8   10.8
[12/01 19:37:00   3044s] [ OptCommit              ]      4   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 19:37:00   3044s] [ IncrTimingUpdate       ]     10   0:00:00.1  (   1.2 % )     0:00:00.1 /  0:00:00.4    6.2
[12/01 19:37:00   3044s] [ PostCommitDelayUpdate  ]      4   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 19:37:00   3044s] [ IncrDelayCalc          ]     20   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 19:37:00   3044s] [ SetupOptGetWorkingSet  ]     12   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.1    4.3
[12/01 19:37:00   3044s] [ SetupOptGetActiveNode  ]     12   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 19:37:00   3044s] [ SetupOptSlackGraph     ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 19:37:00   3044s] [ MISC                   ]          0:00:00.3  (   5.5 % )     0:00:00.3 /  0:00:00.8    2.5
[12/01 19:37:00   3044s] ---------------------------------------------------------------------------------------------
[12/01 19:37:00   3044s]  WnsOpt #2 TOTAL                    0:00:06.1  ( 100.0 % )     0:00:06.1 /  0:00:11.5    1.9
[12/01 19:37:00   3044s] ---------------------------------------------------------------------------------------------
[12/01 19:37:00   3044s] 
[12/01 19:37:00   3044s] End: GigaOpt nonLegal postEco optimization
[12/01 19:37:01   3045s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 16 threads.
[12/01 19:37:01   3045s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 19:37:01   3045s] 
[12/01 19:37:01   3045s] Active setup views:
[12/01 19:37:01   3045s]  wc
[12/01 19:37:01   3045s]   Dominating endpoints: 0
[12/01 19:37:01   3045s]   Dominating TNS: -0.000
[12/01 19:37:01   3045s] 
[12/01 19:37:01   3045s] Extraction called for design 'MAU_top_pads' of instances=105902 and nets=107730 using extraction engine 'preRoute' .
[12/01 19:37:01   3045s] PreRoute RC Extraction called for design MAU_top_pads.
[12/01 19:37:01   3045s] RC Extraction called in multi-corner(2) mode.
[12/01 19:37:01   3045s] RCMode: PreRoute
[12/01 19:37:01   3045s]       RC Corner Indexes            0       1   
[12/01 19:37:01   3045s] Capacitance Scaling Factor   : 1.00000 1.00000 
[12/01 19:37:01   3045s] Resistance Scaling Factor    : 1.00000 1.00000 
[12/01 19:37:01   3045s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[12/01 19:37:01   3045s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[12/01 19:37:01   3045s] Shrink Factor                : 1.00000
[12/01 19:37:01   3045s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/01 19:37:01   3045s] Using capacitance table file ...
[12/01 19:37:01   3045s] RC Grid backup saved.
[12/01 19:37:01   3045s] 
[12/01 19:37:01   3045s] Trim Metal Layers:
[12/01 19:37:01   3045s] LayerId::1 widthSet size::4
[12/01 19:37:01   3045s] LayerId::2 widthSet size::4
[12/01 19:37:01   3045s] LayerId::3 widthSet size::4
[12/01 19:37:01   3045s] LayerId::4 widthSet size::4
[12/01 19:37:01   3045s] LayerId::5 widthSet size::4
[12/01 19:37:01   3045s] LayerId::6 widthSet size::3
[12/01 19:37:01   3045s] Skipped RC grid update for preRoute extraction.
[12/01 19:37:01   3045s] eee: pegSigSF::1.070000
[12/01 19:37:01   3045s] Initializing multi-corner capacitance tables ... 
[12/01 19:37:01   3045s] Initializing multi-corner resistance tables ...
[12/01 19:37:01   3045s] eee: l::1 avDens::0.137488 usedTrk::11711.899992 availTrk::85185.142788 sigTrk::11711.899992
[12/01 19:37:01   3045s] eee: l::2 avDens::0.242787 usedTrk::20506.297834 availTrk::84462.143363 sigTrk::20506.297834
[12/01 19:37:01   3045s] eee: l::3 avDens::0.367229 usedTrk::31235.178585 availTrk::85056.391005 sigTrk::31235.178585
[12/01 19:37:01   3045s] eee: l::4 avDens::0.298620 usedTrk::25409.242721 availTrk::85088.986907 sigTrk::25409.242721
[12/01 19:37:01   3045s] eee: l::5 avDens::0.319999 usedTrk::25701.131599 availTrk::80316.320412 sigTrk::25701.131599
[12/01 19:37:01   3045s] eee: l::6 avDens::0.245453 usedTrk::8535.628451 availTrk::34774.999924 sigTrk::8535.628451
[12/01 19:37:01   3045s] {RT wc 0 6 6 {5 0} 1}
[12/01 19:37:01   3045s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.394214 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.908400 ; wcR: 0.555600 ; newSi: 0.078100 ; pMod: 78 ; 
[12/01 19:37:02   3046s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 4166.066M)
[12/01 19:37:02   3046s] Skewing Data Summary (End_of_FINAL)
[12/01 19:37:02   3048s] --------------------------------------------------
[12/01 19:37:02   3048s]  Total skewed count:0
[12/01 19:37:02   3048s] --------------------------------------------------
[12/01 19:37:02   3048s] Starting delay calculation for Setup views
[12/01 19:37:02   3048s] #################################################################################
[12/01 19:37:02   3048s] # Design Stage: PreRoute
[12/01 19:37:02   3048s] # Design Name: MAU_top_pads
[12/01 19:37:02   3048s] # Design Mode: 180nm
[12/01 19:37:02   3048s] # Analysis Mode: MMMC Non-OCV 
[12/01 19:37:02   3048s] # Parasitics Mode: No SPEF/RCDB 
[12/01 19:37:02   3048s] # Signoff Settings: SI Off 
[12/01 19:37:02   3048s] #################################################################################
[12/01 19:37:02   3050s] Topological Sorting (REAL = 0:00:00.0, MEM = 4193.9M, InitMEM = 4193.9M)
[12/01 19:37:02   3050s] Calculate delays in BcWc mode...
[12/01 19:37:03   3050s] Start delay calculation (fullDC) (16 T). (MEM=4193.94)
[12/01 19:37:03   3050s] End AAE Lib Interpolated Model. (MEM=4206.46 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/01 19:37:04   3064s] Total number of fetched objects 106961
[12/01 19:37:04   3064s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/01 19:37:04   3064s] End delay calculation. (MEM=4863.27 CPU=0:00:11.6 REAL=0:00:01.0)
[12/01 19:37:04   3064s] End delay calculation (fullDC). (MEM=4863.27 CPU=0:00:14.1 REAL=0:00:01.0)
[12/01 19:37:04   3064s] *** CDM Built up (cpu=0:00:16.0  real=0:00:02.0  mem= 4863.3M) ***
[12/01 19:37:04   3066s] *** Done Building Timing Graph (cpu=0:00:17.7 real=0:00:02.0 totSessionCpu=0:51:06 mem=4863.3M)
[12/01 19:37:04   3066s] [PSP]    Started Early Global Route kernel ( Curr Mem: 4863.27 MB )
[12/01 19:37:04   3066s] (I)       Started Import and model ( Curr Mem: 4863.27 MB )
[12/01 19:37:04   3066s] (I)       Started Create place DB ( Curr Mem: 4863.27 MB )
[12/01 19:37:04   3066s] (I)       Started Import place data ( Curr Mem: 4863.27 MB )
[12/01 19:37:04   3066s] (I)       Started Read instances and placement ( Curr Mem: 4863.27 MB )
[12/01 19:37:04   3066s] (I)       Finished Read instances and placement ( CPU: 0.06 sec, Real: 0.07 sec, Curr Mem: 4863.27 MB )
[12/01 19:37:04   3066s] (I)       Started Read nets ( Curr Mem: 4863.27 MB )
[12/01 19:37:04   3066s] (I)       Finished Read nets ( CPU: 0.16 sec, Real: 0.16 sec, Curr Mem: 4863.27 MB )
[12/01 19:37:04   3066s] (I)       Finished Import place data ( CPU: 0.22 sec, Real: 0.22 sec, Curr Mem: 4863.27 MB )
[12/01 19:37:04   3066s] (I)       Finished Create place DB ( CPU: 0.22 sec, Real: 0.22 sec, Curr Mem: 4863.27 MB )
[12/01 19:37:04   3066s] (I)       Started Create route DB ( Curr Mem: 4863.27 MB )
[12/01 19:37:04   3066s] (I)       == Non-default Options ==
[12/01 19:37:04   3066s] (I)       Build term to term wires                           : false
[12/01 19:37:04   3066s] (I)       Maximum routing layer                              : 6
[12/01 19:37:04   3066s] (I)       Number of threads                                  : 16
[12/01 19:37:04   3066s] (I)       Method to set GCell size                           : row
[12/01 19:37:04   3066s] (I)       Counted 3079 PG shapes. We will not process PG shapes layer by layer.
[12/01 19:37:04   3066s] (I)       Started Import route data (16T) ( Curr Mem: 4863.27 MB )
[12/01 19:37:04   3066s] (I)       ============== Pin Summary ==============
[12/01 19:37:04   3066s] (I)       +-------+--------+---------+------------+
[12/01 19:37:04   3066s] (I)       | Layer | # pins | % total |      Group |
[12/01 19:37:04   3066s] (I)       +-------+--------+---------+------------+
[12/01 19:37:04   3066s] (I)       |     1 | 312611 |   99.95 |        Pin |
[12/01 19:37:04   3066s] (I)       |     2 |     99 |    0.03 | Pin access |
[12/01 19:37:04   3066s] (I)       |     3 |      0 |    0.00 | Pin access |
[12/01 19:37:04   3066s] (I)       |     4 |      0 |    0.00 |      Upper |
[12/01 19:37:04   3066s] (I)       |     5 |      0 |    0.00 |      Upper |
[12/01 19:37:04   3066s] (I)       |     6 |     54 |    0.02 |      Upper |
[12/01 19:37:04   3066s] (I)       +-------+--------+---------+------------+
[12/01 19:37:04   3066s] (I)       Use row-based GCell size
[12/01 19:37:04   3066s] (I)       Use row-based GCell align
[12/01 19:37:04   3066s] (I)       GCell unit size   : 7840
[12/01 19:37:04   3066s] (I)       GCell multiplier  : 1
[12/01 19:37:04   3066s] (I)       GCell row height  : 7840
[12/01 19:37:04   3066s] (I)       Actual row height : 7840
[12/01 19:37:04   3066s] (I)       GCell align ref   : 507360 507360
[12/01 19:37:04   3066s] [NR-eGR] Track table information for default rule: 
[12/01 19:37:04   3066s] [NR-eGR] METAL1 has no routable track
[12/01 19:37:04   3066s] [NR-eGR] METAL2 has single uniform track structure
[12/01 19:37:04   3066s] [NR-eGR] METAL3 has single uniform track structure
[12/01 19:37:04   3066s] [NR-eGR] METAL4 has single uniform track structure
[12/01 19:37:04   3066s] [NR-eGR] METAL5 has single uniform track structure
[12/01 19:37:04   3066s] [NR-eGR] METAL6 has single uniform track structure
[12/01 19:37:04   3066s] (I)       ============== Default via ===============
[12/01 19:37:04   3066s] (I)       +---+------------------+-----------------+
[12/01 19:37:04   3066s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut |
[12/01 19:37:04   3066s] (I)       +---+------------------+-----------------+
[12/01 19:37:04   3066s] (I)       | 1 |    4  VIA12_VV   |    4  VIA12_VV  |
[12/01 19:37:04   3066s] (I)       | 2 |    5  VIA2       |    5  VIA2      |
[12/01 19:37:04   3066s] (I)       | 3 |    8  VIA3       |    8  VIA3      |
[12/01 19:37:04   3066s] (I)       | 4 |   11  VIA4       |   11  VIA4      |
[12/01 19:37:04   3066s] (I)       | 5 |   14  VIA5       |   14  VIA5      |
[12/01 19:37:04   3066s] (I)       +---+------------------+-----------------+
[12/01 19:37:04   3066s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 4863.27 MB )
[12/01 19:37:04   3066s] (I)       Started Read routing blockages ( Curr Mem: 4863.27 MB )
[12/01 19:37:04   3066s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4863.27 MB )
[12/01 19:37:04   3066s] (I)       Started Read instance blockages ( Curr Mem: 4863.27 MB )
[12/01 19:37:04   3066s] (I)       Finished Read instance blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4863.27 MB )
[12/01 19:37:04   3066s] (I)       Started Read PG blockages ( Curr Mem: 4863.27 MB )
[12/01 19:37:04   3066s] [NR-eGR] Read 3434 PG shapes
[12/01 19:37:04   3066s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4863.27 MB )
[12/01 19:37:04   3066s] (I)       Started Read boundary cut boxes ( Curr Mem: 4863.27 MB )
[12/01 19:37:04   3066s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4863.27 MB )
[12/01 19:37:04   3066s] [NR-eGR] #Routing Blockages  : 0
[12/01 19:37:04   3066s] [NR-eGR] #Instance Blockages : 23024
[12/01 19:37:04   3066s] [NR-eGR] #PG Blockages       : 3434
[12/01 19:37:04   3066s] [NR-eGR] #Halo Blockages     : 0
[12/01 19:37:04   3066s] [NR-eGR] #Boundary Blockages : 0
[12/01 19:37:04   3066s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4863.27 MB )
[12/01 19:37:04   3066s] (I)       Started Read blackboxes ( Curr Mem: 4863.27 MB )
[12/01 19:37:04   3066s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/01 19:37:04   3066s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4863.27 MB )
[12/01 19:37:04   3066s] (I)       Started Read prerouted ( Curr Mem: 4863.27 MB )
[12/01 19:37:04   3066s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/01 19:37:04   3066s] (I)       Finished Read prerouted ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 4863.27 MB )
[12/01 19:37:04   3066s] (I)       Started Read unlegalized nets ( Curr Mem: 4863.27 MB )
[12/01 19:37:04   3066s] (I)       Finished Read unlegalized nets ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 4863.27 MB )
[12/01 19:37:04   3066s] (I)       Started Read nets ( Curr Mem: 4863.27 MB )
[12/01 19:37:04   3066s] [NR-eGR] Read numTotalNets=106961  numIgnoredNets=0
[12/01 19:37:04   3066s] (I)       Finished Read nets ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 4863.27 MB )
[12/01 19:37:04   3066s] (I)       Started Set up via pillars ( Curr Mem: 4863.27 MB )
[12/01 19:37:04   3066s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4863.27 MB )
[12/01 19:37:04   3066s] (I)       early_global_route_priority property id does not exist.
[12/01 19:37:04   3066s] (I)       Started Initialize 3D grid graph ( Curr Mem: 4863.27 MB )
[12/01 19:37:04   3066s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4863.27 MB )
[12/01 19:37:04   3066s] (I)       Model blockages into capacity
[12/01 19:37:04   3066s] (I)       Read Num Blocks=26458  Num Prerouted Wires=0  Num CS=0
[12/01 19:37:04   3066s] (I)       Started Initialize 3D capacity ( Curr Mem: 4863.27 MB )
[12/01 19:37:04   3066s] (I)       Layer 1 (V) : #blockages 19782 : #preroutes 0
[12/01 19:37:04   3066s] (I)       Layer 2 (H) : #blockages 5764 : #preroutes 0
[12/01 19:37:04   3066s] (I)       Layer 3 (V) : #blockages 768 : #preroutes 0
[12/01 19:37:04   3066s] (I)       Layer 4 (H) : #blockages 82 : #preroutes 0
[12/01 19:37:04   3066s] (I)       Layer 5 (V) : #blockages 62 : #preroutes 0
[12/01 19:37:04   3066s] (I)       Finished Initialize 3D capacity ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 4863.27 MB )
[12/01 19:37:04   3066s] (I)       -- layer congestion ratio --
[12/01 19:37:04   3066s] (I)       Layer 1 : 0.100000
[12/01 19:37:04   3066s] (I)       Layer 2 : 0.700000
[12/01 19:37:04   3066s] (I)       Layer 3 : 0.700000
[12/01 19:37:04   3066s] (I)       Layer 4 : 0.700000
[12/01 19:37:04   3066s] (I)       Layer 5 : 0.700000
[12/01 19:37:04   3066s] (I)       Layer 6 : 0.700000
[12/01 19:37:04   3066s] (I)       ----------------------------
[12/01 19:37:04   3066s] (I)       Number of ignored nets                =      0
[12/01 19:37:04   3066s] (I)       Number of connected nets              =      0
[12/01 19:37:04   3066s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[12/01 19:37:04   3066s] (I)       Number of clock nets                  =      2.  Ignored: No
[12/01 19:37:04   3066s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/01 19:37:04   3066s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/01 19:37:04   3066s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/01 19:37:04   3066s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/01 19:37:04   3066s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/01 19:37:04   3066s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/01 19:37:04   3066s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/01 19:37:04   3066s] (I)       Finished Import route data (16T) ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 4863.27 MB )
[12/01 19:37:04   3066s] (I)       Finished Create route DB ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 4863.27 MB )
[12/01 19:37:04   3066s] (I)       Started Read aux data ( Curr Mem: 4863.27 MB )
[12/01 19:37:04   3066s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4863.27 MB )
[12/01 19:37:04   3066s] (I)       Started Others data preparation ( Curr Mem: 4863.27 MB )
[12/01 19:37:04   3066s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/01 19:37:04   3066s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 4863.27 MB )
[12/01 19:37:04   3066s] (I)       Started Create route kernel ( Curr Mem: 4863.27 MB )
[12/01 19:37:04   3066s] (I)       Ndr track 0 does not exist
[12/01 19:37:04   3066s] (I)       ---------------------Grid Graph Info--------------------
[12/01 19:37:04   3066s] (I)       Routing area        : (0, 0) - (3674080, 3664000)
[12/01 19:37:04   3066s] (I)       Core area           : (507360, 507360) - (3167360, 3157280)
[12/01 19:37:04   3066s] (I)       Site width          :  1120  (dbu)
[12/01 19:37:04   3066s] (I)       Row height          :  7840  (dbu)
[12/01 19:37:04   3066s] (I)       GCell row height    :  7840  (dbu)
[12/01 19:37:04   3066s] (I)       GCell width         :  7840  (dbu)
[12/01 19:37:04   3066s] (I)       GCell height        :  7840  (dbu)
[12/01 19:37:04   3066s] (I)       Grid                :   468   467     6
[12/01 19:37:04   3066s] (I)       Layer numbers       :     1     2     3     4     5     6
[12/01 19:37:04   3066s] (I)       Vertical capacity   :     0  7840     0  7840     0  7840
[12/01 19:37:04   3066s] (I)       Horizontal capacity :     0     0  7840     0  7840     0
[12/01 19:37:04   3066s] (I)       Default wire width  :   460   560   560   560   560   880
[12/01 19:37:04   3066s] (I)       Default wire space  :   460   560   560   560   560   920
[12/01 19:37:04   3066s] (I)       Default wire pitch  :   920  1120  1120  1120  1120  1800
[12/01 19:37:04   3066s] (I)       Default pitch size  :   920  1120  1120  1120  1120  2240
[12/01 19:37:04   3066s] (I)       First track coord   :     0   560   560   560   560  1680
[12/01 19:37:04   3066s] (I)       Num tracks per GCell:  8.52  7.00  7.00  7.00  7.00  3.50
[12/01 19:37:04   3066s] (I)       Total num of tracks :     0  3280  3271  3280  3271  1640
[12/01 19:37:04   3066s] (I)       Num of masks        :     1     1     1     1     1     1
[12/01 19:37:04   3066s] (I)       Num of trim masks   :     0     0     0     0     0     0
[12/01 19:37:04   3066s] (I)       --------------------------------------------------------
[12/01 19:37:04   3066s] 
[12/01 19:37:04   3066s] [NR-eGR] ============ Routing rule table ============
[12/01 19:37:04   3066s] [NR-eGR] Rule id: 0  Nets: 106935 
[12/01 19:37:04   3066s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/01 19:37:04   3066s] (I)       Pitch:  L1=920  L2=1120  L3=1120  L4=1120  L5=1120  L6=2240
[12/01 19:37:04   3066s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/01 19:37:04   3066s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/01 19:37:04   3066s] [NR-eGR] ========================================
[12/01 19:37:04   3066s] [NR-eGR] 
[12/01 19:37:04   3066s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/01 19:37:04   3066s] (I)       blocked tracks on layer2 : = 412508 / 1531760 (26.93%)
[12/01 19:37:04   3066s] (I)       blocked tracks on layer3 : = 273988 / 1530828 (17.90%)
[12/01 19:37:04   3066s] (I)       blocked tracks on layer4 : = 336527 / 1531760 (21.97%)
[12/01 19:37:04   3066s] (I)       blocked tracks on layer5 : = 330885 / 1530828 (21.61%)
[12/01 19:37:04   3066s] (I)       blocked tracks on layer6 : = 156047 / 765880 (20.37%)
[12/01 19:37:04   3066s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4863.27 MB )
[12/01 19:37:04   3066s] (I)       Finished Import and model ( CPU: 0.41 sec, Real: 0.41 sec, Curr Mem: 4863.27 MB )
[12/01 19:37:04   3066s] (I)       Reset routing kernel
[12/01 19:37:04   3066s] (I)       Started Global Routing ( Curr Mem: 4863.27 MB )
[12/01 19:37:04   3066s] (I)       Started Initialization ( Curr Mem: 4863.27 MB )
[12/01 19:37:04   3066s] (I)       totalPins=312703  totalGlobalPin=299041 (95.63%)
[12/01 19:37:04   3066s] (I)       Finished Initialization ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 4863.27 MB )
[12/01 19:37:04   3066s] (I)       Started Net group 1 ( Curr Mem: 4863.27 MB )
[12/01 19:37:04   3066s] (I)       Started Generate topology (16T) ( Curr Mem: 4863.27 MB )
[12/01 19:37:04   3066s] (I)       Finished Generate topology (16T) ( CPU: 0.06 sec, Real: 0.03 sec, Curr Mem: 4895.27 MB )
[12/01 19:37:04   3066s] (I)       total 2D Cap : 5428217 = (2467631 H, 2960586 V)
[12/01 19:37:04   3066s] [NR-eGR] Layer group 1: route 106935 net(s) in layer range [2, 6]
[12/01 19:37:04   3066s] (I)       
[12/01 19:37:04   3066s] (I)       ============  Phase 1a Route ============
[12/01 19:37:04   3066s] (I)       Started Phase 1a ( Curr Mem: 4895.27 MB )
[12/01 19:37:04   3066s] (I)       Started Pattern routing (16T) ( Curr Mem: 4895.27 MB )
[12/01 19:37:05   3067s] (I)       Finished Pattern routing (16T) ( CPU: 0.89 sec, Real: 0.18 sec, Curr Mem: 4895.27 MB )
[12/01 19:37:05   3067s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 4895.27 MB )
[12/01 19:37:05   3067s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 1
[12/01 19:37:05   3067s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 4895.27 MB )
[12/01 19:37:05   3067s] (I)       Usage: 1087766 = (571867 H, 515899 V) = (23.17% H, 17.43% V) = (2.242e+06um H, 2.022e+06um V)
[12/01 19:37:05   3067s] (I)       Started Add via demand to 2D ( Curr Mem: 4895.27 MB )
[12/01 19:37:05   3067s] (I)       Finished Add via demand to 2D ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 4895.27 MB )
[12/01 19:37:05   3067s] (I)       Finished Phase 1a ( CPU: 0.97 sec, Real: 0.26 sec, Curr Mem: 4895.27 MB )
[12/01 19:37:05   3067s] (I)       
[12/01 19:37:05   3067s] (I)       ============  Phase 1b Route ============
[12/01 19:37:05   3067s] (I)       Started Phase 1b ( Curr Mem: 4895.27 MB )
[12/01 19:37:05   3067s] (I)       Started Monotonic routing (16T) ( Curr Mem: 4895.27 MB )
[12/01 19:37:05   3067s] (I)       Finished Monotonic routing (16T) ( CPU: 0.15 sec, Real: 0.07 sec, Curr Mem: 4895.27 MB )
[12/01 19:37:05   3067s] (I)       Usage: 1087846 = (571890 H, 515956 V) = (23.18% H, 17.43% V) = (2.242e+06um H, 2.023e+06um V)
[12/01 19:37:05   3067s] (I)       Overflow of layer group 1: 0.01% H + 0.00% V. EstWL: 4.264356e+06um
[12/01 19:37:05   3067s] (I)       Congestion metric : 0.01%H 0.00%V, 0.02%HV
[12/01 19:37:05   3067s] (I)       Congestion threshold : each 60.00, sum 90.00
[12/01 19:37:05   3067s] (I)       Finished Phase 1b ( CPU: 0.15 sec, Real: 0.07 sec, Curr Mem: 4895.27 MB )
[12/01 19:37:05   3067s] (I)       
[12/01 19:37:05   3067s] (I)       ============  Phase 1c Route ============
[12/01 19:37:05   3067s] (I)       Started Phase 1c ( Curr Mem: 4895.27 MB )
[12/01 19:37:05   3067s] (I)       Started Two level routing ( Curr Mem: 4895.27 MB )
[12/01 19:37:05   3067s] (I)       Level2 Grid: 94 x 94
[12/01 19:37:05   3067s] (I)       Started Two Level Routing ( Curr Mem: 4895.27 MB )
[12/01 19:37:05   3067s] (I)       Finished Two Level Routing ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 4895.27 MB )
[12/01 19:37:05   3067s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 4895.27 MB )
[12/01 19:37:05   3067s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4895.27 MB )
[12/01 19:37:05   3067s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4895.27 MB )
[12/01 19:37:05   3067s] (I)       Finished Two level routing ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 4895.27 MB )
[12/01 19:37:05   3067s] (I)       Usage: 1087852 = (571896 H, 515956 V) = (23.18% H, 17.43% V) = (2.242e+06um H, 2.023e+06um V)
[12/01 19:37:05   3067s] (I)       Finished Phase 1c ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 4895.27 MB )
[12/01 19:37:05   3067s] (I)       
[12/01 19:37:05   3067s] (I)       ============  Phase 1d Route ============
[12/01 19:37:05   3067s] (I)       Started Phase 1d ( Curr Mem: 4895.27 MB )
[12/01 19:37:05   3067s] (I)       Started Detoured routing ( Curr Mem: 4895.27 MB )
[12/01 19:37:05   3068s] (I)       Finished Detoured routing ( CPU: 0.27 sec, Real: 0.27 sec, Curr Mem: 4895.27 MB )
[12/01 19:37:05   3068s] (I)       Usage: 1087889 = (571904 H, 515985 V) = (23.18% H, 17.43% V) = (2.242e+06um H, 2.023e+06um V)
[12/01 19:37:05   3068s] (I)       Finished Phase 1d ( CPU: 0.27 sec, Real: 0.27 sec, Curr Mem: 4895.27 MB )
[12/01 19:37:05   3068s] (I)       
[12/01 19:37:05   3068s] (I)       ============  Phase 1e Route ============
[12/01 19:37:05   3068s] (I)       Started Phase 1e ( Curr Mem: 4895.27 MB )
[12/01 19:37:05   3068s] (I)       Started Route legalization ( Curr Mem: 4895.27 MB )
[12/01 19:37:05   3068s] (I)       Started Legalize Blockage Violations ( Curr Mem: 4895.27 MB )
[12/01 19:37:05   3068s] (I)       Finished Legalize Blockage Violations ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 4895.27 MB )
[12/01 19:37:05   3068s] (I)       Finished Route legalization ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 4895.27 MB )
[12/01 19:37:05   3068s] (I)       Usage: 1087889 = (571904 H, 515985 V) = (23.18% H, 17.43% V) = (2.242e+06um H, 2.023e+06um V)
[12/01 19:37:05   3068s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.264525e+06um
[12/01 19:37:05   3068s] (I)       Finished Phase 1e ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 4895.27 MB )
[12/01 19:37:05   3068s] (I)       
[12/01 19:37:05   3068s] (I)       ============  Phase 1l Route ============
[12/01 19:37:05   3068s] (I)       Started Phase 1l ( Curr Mem: 4895.27 MB )
[12/01 19:37:05   3068s] (I)       Started Layer assignment (16T) ( Curr Mem: 4895.27 MB )
[12/01 19:37:05   3068s] (I)       Current Layer assignment (16T) [Initialization] ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 4895.27 MB )
[12/01 19:37:05   3069s] (I)       Finished Layer assignment (16T) ( CPU: 1.43 sec, Real: 0.19 sec, Curr Mem: 4895.27 MB )
[12/01 19:37:05   3069s] (I)       Finished Phase 1l ( CPU: 1.44 sec, Real: 0.20 sec, Curr Mem: 4895.27 MB )
[12/01 19:37:05   3069s] (I)       Finished Net group 1 ( CPU: 2.97 sec, Real: 0.91 sec, Curr Mem: 4895.27 MB )
[12/01 19:37:05   3069s] (I)       Started Clean cong LA ( Curr Mem: 4895.27 MB )
[12/01 19:37:05   3069s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4895.27 MB )
[12/01 19:37:05   3069s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[12/01 19:37:05   3069s] (I)       Layer  2:    1155345    347769       632      319487     1207129    (20.93%) 
[12/01 19:37:05   3069s] (I)       Layer  3:    1261904    353899       163      238553     1288070    (15.63%) 
[12/01 19:37:05   3069s] (I)       Layer  4:    1198843    275814        47      300370     1226246    (19.68%) 
[12/01 19:37:05   3069s] (I)       Layer  5:    1203743    280050       865      307601     1219022    (20.15%) 
[12/01 19:37:05   3069s] (I)       Layer  6:     611717     89711         6      144490      618817    (18.93%) 
[12/01 19:37:05   3069s] (I)       Total:       5431552   1347243      1713     1310501     5559284    (19.08%) 
[12/01 19:37:05   3069s] (I)       
[12/01 19:37:05   3069s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/01 19:37:05   3069s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[12/01 19:37:05   3069s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[12/01 19:37:05   3069s] [NR-eGR]       Layer              (1-2)             (3-4)             (5-6)             (7-7)    OverCon 
[12/01 19:37:05   3069s] [NR-eGR] -------------------------------------------------------------------------------------------------
[12/01 19:37:05   3069s] [NR-eGR]  METAL1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/01 19:37:05   3069s] [NR-eGR]  METAL2  (2)       560( 0.32%)         9( 0.01%)         1( 0.00%)         0( 0.00%)   ( 0.33%) 
[12/01 19:37:05   3069s] [NR-eGR]  METAL3  (3)       149( 0.08%)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.08%) 
[12/01 19:37:05   3069s] [NR-eGR]  METAL4  (4)        46( 0.03%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.03%) 
[12/01 19:37:05   3069s] [NR-eGR]  METAL5  (5)       388( 0.22%)        96( 0.06%)         9( 0.01%)         1( 0.00%)   ( 0.28%) 
[12/01 19:37:05   3069s] [NR-eGR]  METAL6  (6)         6( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/01 19:37:05   3069s] [NR-eGR] -------------------------------------------------------------------------------------------------
[12/01 19:37:05   3069s] [NR-eGR] Total             1149( 0.13%)       106( 0.01%)        10( 0.00%)         1( 0.00%)   ( 0.14%) 
[12/01 19:37:05   3069s] [NR-eGR] 
[12/01 19:37:05   3069s] (I)       Finished Global Routing ( CPU: 3.01 sec, Real: 0.95 sec, Curr Mem: 4895.27 MB )
[12/01 19:37:05   3069s] (I)       Started Export 3D cong map ( Curr Mem: 4895.27 MB )
[12/01 19:37:05   3069s] (I)       total 2D Cap : 5442440 = (2470683 H, 2971757 V)
[12/01 19:37:05   3069s] (I)       Started Export 2D cong map ( Curr Mem: 4895.27 MB )
[12/01 19:37:05   3069s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.07% H + 0.00% V
[12/01 19:37:05   3069s] [NR-eGR] Overflow after Early Global Route 0.10% H + 0.00% V
[12/01 19:37:05   3069s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4895.27 MB )
[12/01 19:37:05   3069s] (I)       Finished Export 3D cong map ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 4895.27 MB )
[12/01 19:37:05   3069s] [NR-eGR] Finished Early Global Route kernel ( CPU: 3.45 sec, Real: 1.38 sec, Curr Mem: 4895.27 MB )
[12/01 19:37:05   3069s] OPERPROF: Starting HotSpotCal at level 1, MEM:4895.3M
[12/01 19:37:05   3069s] [hotspot] +------------+---------------+---------------+
[12/01 19:37:05   3069s] [hotspot] |            |   max hotspot | total hotspot |
[12/01 19:37:05   3069s] [hotspot] +------------+---------------+---------------+
[12/01 19:37:05   3069s] [hotspot] | normalized |          0.00 |          0.00 |
[12/01 19:37:05   3069s] [hotspot] +------------+---------------+---------------+
[12/01 19:37:05   3069s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/01 19:37:05   3069s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/01 19:37:05   3069s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.324, REAL:0.034, MEM:4190.3M
[12/01 19:37:05   3069s] Reported timing to dir ./timingReports
[12/01 19:37:05   3069s] **optDesign ... cpu = 0:41:55, real = 0:05:47, mem = 2438.0M, totSessionCpu=0:51:10 **
[12/01 19:37:05   3070s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4190.3M
[12/01 19:37:05   3070s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.031, REAL:0.025, MEM:4414.3M
[12/01 19:37:06   3070s] **WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
[12/01 19:37:07   3072s] **WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
[12/01 19:37:07   3072s] **WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
[12/01 19:37:07   3072s] **WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
[12/01 19:37:08   3073s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.015  | -0.002  | -0.015  |
|           TNS (ns):| -0.225  | -0.004  | -0.221  |
|    Violating Paths:|   49    |    3    |   46    |
|          All Paths:|  2101   |  2083   |  2099   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/01 19:37:08   3073s] Density: 75.932%
Routing Overflow: 0.10% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:41:58, real = 0:05:50, mem = 2426.0M, totSessionCpu=0:51:13 **
[12/01 19:37:08   3073s] *** Finished optDesign ***
[12/01 19:37:08   3073s] 
[12/01 19:37:08   3073s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:42:25 real=  0:05:55)
[12/01 19:37:08   3073s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:03.4 real=0:00:02.3)
[12/01 19:37:08   3073s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=  0:03:00 real=0:00:27.6)
[12/01 19:37:08   3073s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=  0:01:35 real=0:00:19.1)
[12/01 19:37:08   3073s] 	OPT_RUNTIME:            rePlace (count =  2): (cpu=  0:25:53 real=  0:02:49)
[12/01 19:37:08   3073s] 	OPT_RUNTIME:                tns (count =  1): (cpu=0:00:59.5 real=0:00:11.6)
[12/01 19:37:08   3073s] 	OPT_RUNTIME:                wns (count =  1): (cpu=  0:06:50 real=  0:01:07)
[12/01 19:37:08   3073s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:19.9 real=0:00:10.2)
[12/01 19:37:08   3073s] Info: pop threads available for lower-level modules during optimization.
[12/01 19:37:08   3073s] Deleting Lib Analyzer.
[12/01 19:37:08   3073s] clean pInstBBox. size 0
[12/01 19:37:08   3073s] All LLGs are deleted
[12/01 19:37:08   3073s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:4190.2M
[12/01 19:37:08   3073s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:4190.2M
[12/01 19:37:08   3073s] 
[12/01 19:37:08   3073s] TimeStamp Deleting Cell Server Begin ...
[12/01 19:37:08   3073s] 
[12/01 19:37:08   3073s] TimeStamp Deleting Cell Server End ...
[12/01 19:37:08   3073s] #optDebug: fT-D <X 1 0 0 0>
[12/01 19:37:08   3073s] VSMManager cleared!
[12/01 19:37:08   3073s] **place_opt_design ... cpu = 0:41:58, real = 0:05:50, mem = 4138.2M **
[12/01 19:37:08   3073s] *** Finished GigaPlace ***
[12/01 19:37:08   3073s] 
[12/01 19:37:08   3073s] *** Summary of all messages that are not suppressed in this session:
[12/01 19:37:08   3073s] Severity  ID               Count  Summary                                  
[12/01 19:37:08   3073s] WARNING   IMPECO-560          30  The netlist is not unique, because the m...
[12/01 19:37:08   3073s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[12/01 19:37:08   3073s] WARNING   IMPOPT-3115         16  Netlist is not uniquified, optimization ...
[12/01 19:37:08   3073s] WARNING   IMPOPT-3213         13  The netlist contains multi-instanciated ...
[12/01 19:37:08   3073s] WARNING   IMPOPT-7098          1  WARNING: %s is an undriven net with %d f...
[12/01 19:37:08   3073s] WARNING   IMPOPT-7099          8  WARNING: %s is an undriven net with %d f...
[12/01 19:37:08   3073s] *** Message Summary: 69 warning(s), 0 error(s)
[12/01 19:37:08   3073s] 
[12/01 19:37:08   3073s] *** place_opt_design #1 [finish] : cpu/real = 0:41:58.2/0:05:49.9 (7.2), totSession cpu/real = 0:51:13.1/0:20:56.5 (2.4), mem = 4138.2M
[12/01 19:37:08   3073s] 
[12/01 19:37:08   3073s] =============================================================================================
[12/01 19:37:08   3073s]  Final TAT Report for place_opt_design #1                                       20.15-s105_1
[12/01 19:37:08   3073s] =============================================================================================
[12/01 19:37:08   3073s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/01 19:37:08   3073s] ---------------------------------------------------------------------------------------------
[12/01 19:37:08   3073s] [ InitOpt                ]      1   0:00:00.6  (   0.2 % )     0:00:05.1 /  0:00:26.1    5.2
[12/01 19:37:08   3073s] [ WnsOpt                 ]      2   0:00:54.3  (  15.5 % )     0:01:12.4 /  0:07:00.9    5.8
[12/01 19:37:08   3073s] [ TnsOpt                 ]      1   0:00:09.0  (   2.6 % )     0:00:11.5 /  0:00:59.3    5.2
[12/01 19:37:08   3073s] [ GlobalOpt              ]      1   0:00:27.4  (   7.8 % )     0:00:27.4 /  0:02:59.8    6.6
[12/01 19:37:08   3073s] [ DrvOpt                 ]      5   0:00:20.2  (   5.8 % )     0:00:22.9 /  0:01:36.6    4.2
[12/01 19:37:08   3073s] [ SimplifyNetlist        ]      1   0:00:02.3  (   0.6 % )     0:00:02.3 /  0:00:03.4    1.5
[12/01 19:37:08   3073s] [ SkewPreCTSReport       ]      1   0:00:00.3  (   0.1 % )     0:00:00.3 /  0:00:02.1    6.4
[12/01 19:37:08   3073s] [ AreaOpt                ]      4   0:00:25.3  (   7.2 % )     0:00:27.3 /  0:02:22.9    5.2
[12/01 19:37:08   3073s] [ ViewPruning            ]      8   0:00:00.8  (   0.2 % )     0:00:00.8 /  0:00:00.8    1.0
[12/01 19:37:08   3073s] [ GlobalPlace            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 19:37:08   3073s] [ IncrReplace            ]      2   0:02:49.1  (  48.3 % )     0:02:53.1 /  0:26:30.7    9.2
[12/01 19:37:08   3073s] [ RefinePlace            ]      6   0:00:15.9  (   4.5 % )     0:00:15.9 /  0:00:48.4    3.0
[12/01 19:37:08   3073s] [ EarlyGlobalRoute       ]      2   0:00:02.9  (   0.8 % )     0:00:02.9 /  0:00:09.0    3.1
[12/01 19:37:08   3073s] [ ExtractRC              ]      4   0:00:02.4  (   0.7 % )     0:00:02.4 /  0:00:02.5    1.0
[12/01 19:37:08   3073s] [ TimingUpdate           ]      5   0:00:00.3  (   0.1 % )     0:00:03.6 /  0:00:35.0    9.7
[12/01 19:37:08   3073s] [ FullDelayCalc          ]      4   0:00:06.1  (   1.7 % )     0:00:06.1 /  0:00:59.9    9.9
[12/01 19:37:08   3073s] [ OptSummaryReport       ]      3   0:00:00.3  (   0.1 % )     0:00:05.2 /  0:00:24.0    4.6
[12/01 19:37:08   3073s] [ TimingReport           ]      3   0:00:00.2  (   0.1 % )     0:00:00.2 /  0:00:00.4    2.3
[12/01 19:37:08   3073s] [ DrvReport              ]      3   0:00:02.5  (   0.7 % )     0:00:02.5 /  0:00:05.5    2.2
[12/01 19:37:08   3073s] [ GenerateReports        ]      1   0:00:00.3  (   0.1 % )     0:00:00.3 /  0:00:00.3    0.8
[12/01 19:37:08   3073s] [ SlackTraversorInit     ]     13   0:00:04.1  (   1.2 % )     0:00:04.1 /  0:00:07.1    1.7
[12/01 19:37:08   3073s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 19:37:08   3073s] [ PlacerInterfaceInit    ]      2   0:00:00.7  (   0.2 % )     0:00:00.7 /  0:00:01.4    2.0
[12/01 19:37:08   3073s] [ ReportCapViolation     ]      3   0:00:00.5  (   0.2 % )     0:00:00.5 /  0:00:01.4    2.6
[12/01 19:37:08   3073s] [ MISC                   ]          0:00:04.2  (   1.2 % )     0:00:04.2 /  0:00:09.1    2.1
[12/01 19:37:08   3073s] ---------------------------------------------------------------------------------------------
[12/01 19:37:08   3073s]  place_opt_design #1 TOTAL          0:05:49.9  ( 100.0 % )     0:05:49.9 /  0:41:58.2    7.2
[12/01 19:37:08   3073s] ---------------------------------------------------------------------------------------------
[12/01 19:37:08   3073s] 
[12/01 19:38:22   3078s] <CMD> saveDesign DBS/mau_place.enc
[12/01 19:38:22   3078s] #% Begin save design ... (date=12/01 19:38:22, mem=2347.3M)
[12/01 19:38:22   3078s] % Begin Save ccopt configuration ... (date=12/01 19:38:22, mem=2347.3M)
[12/01 19:38:22   3078s] % End Save ccopt configuration ... (date=12/01 19:38:22, total cpu=0:00:00.0, real=0:00:00.0, peak res=2347.3M, current mem=2343.5M)
[12/01 19:38:22   3078s] % Begin Save netlist data ... (date=12/01 19:38:22, mem=2343.5M)
[12/01 19:38:22   3078s] Writing Binary DB to DBS/mau_place.enc.dat.tmp/vbin/MAU_top_pads.v.bin in multi-threaded mode...
[12/01 19:38:22   3078s] % End Save netlist data ... (date=12/01 19:38:22, total cpu=0:00:00.2, real=0:00:00.0, peak res=2344.1M, current mem=2344.1M)
[12/01 19:38:22   3078s] Saving symbol-table file in separate thread ...
[12/01 19:38:22   3078s] Saving congestion map file in separate thread ...
[12/01 19:38:22   3079s] % Begin Save AAE data ... (date=12/01 19:38:22, mem=2345.6M)
[12/01 19:38:22   3079s] Saving AAE Data ...
[12/01 19:38:22   3079s] Saving congestion map file DBS/mau_place.enc.dat.tmp/MAU_top_pads.route.congmap.gz ...
[12/01 19:38:22   3079s] % End Save AAE data ... (date=12/01 19:38:22, total cpu=0:00:00.0, real=0:00:00.0, peak res=2345.6M, current mem=2345.6M)
[12/01 19:38:22   3079s] Saving preference file DBS/mau_place.enc.dat.tmp/gui.pref.tcl ...
[12/01 19:38:22   3079s] Saving mode setting ...
[12/01 19:38:22   3079s] Saving global file ...
[12/01 19:38:22   3079s] Saving Drc markers ...
[12/01 19:38:22   3079s] ... No Drc file written since there is no markers found.
[12/01 19:38:22   3079s] Saving special route data file in separate thread ...
[12/01 19:38:22   3079s] Saving PG file in separate thread ...
[12/01 19:38:22   3079s] Saving placement file in separate thread ...
[12/01 19:38:22   3079s] Saving route file in separate thread ...
[12/01 19:38:22   3079s] Saving property file in separate thread ...
[12/01 19:38:22   3079s] Saving PG file DBS/mau_place.enc.dat.tmp/MAU_top_pads.pg.gz, version#2, (Created by Innovus v20.15-s105_1 on Thu Dec  1 19:38:22 2022)
[12/01 19:38:22   3079s] ** Saving stdCellPlacement_binary (version# 2) ...
[12/01 19:38:22   3079s] Saving property file DBS/mau_place.enc.dat.tmp/MAU_top_pads.prop
[12/01 19:38:22   3079s] Save Adaptive View Pruning View Names to Binary file
[12/01 19:38:22   3079s] *** Completed savePlace (cpu=0:00:00.1 real=0:00:00.0 mem=4214.9M) ***
[12/01 19:38:22   3079s] *** Completed saveProperty (cpu=0:00:00.1 real=0:00:00.0 mem=4214.9M) ***
[12/01 19:38:22   3079s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[12/01 19:38:23   3079s] *** Completed savePGFile (cpu=0:00:00.2 real=0:00:01.0 mem=4214.9M) ***
[12/01 19:38:23   3079s] TAT_INFO: ::savePGFile REAL = 1 : CPU = 0 : MEM = 0.
[12/01 19:38:23   3079s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[12/01 19:38:23   3079s] *** Completed saveRoute (cpu=0:00:00.6 real=0:00:01.0 mem=4206.9M) ***
[12/01 19:38:23   3079s] TAT_INFO: ::saveRoute REAL = 1 : CPU = 0 : MEM = 0.
[12/01 19:38:23   3079s] TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
[12/01 19:38:23   3080s] Saving rc congestion map DBS/mau_place.enc.dat.tmp/MAU_top_pads.congmap.gz ...
[12/01 19:38:23   3080s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[12/01 19:38:23   3080s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[12/01 19:38:23   3080s] % Begin Save power constraints data ... (date=12/01 19:38:23, mem=2346.7M)
[12/01 19:38:24   3080s] % End Save power constraints data ... (date=12/01 19:38:24, total cpu=0:00:00.0, real=0:00:01.0, peak res=2346.7M, current mem=2346.7M)
[12/01 19:38:24   3080s] Generated self-contained design mau_place.enc.dat.tmp
[12/01 19:38:25   3080s] #% End save design ... (date=12/01 19:38:25, total cpu=0:00:01.6, real=0:00:03.0, peak res=2347.9M, current mem=2347.9M)
[12/01 19:38:25   3080s] *** Message Summary: 0 warning(s), 0 error(s)
[12/01 19:38:25   3080s] 
[12/01 19:38:42   3081s] <CMD> ccopt_design -cts
[12/01 19:38:42   3081s] #% Begin ccopt_design (date=12/01 19:38:42, mem=2348.2M)
[12/01 19:38:42   3081s] Turning off fast DC mode.
[12/01 19:38:42   3081s] *** ccopt_design #1 [begin] : totSession cpu/real = 0:51:21.7/0:22:30.6 (2.3), mem = 4148.4M
[12/01 19:38:42   3081s] Runtime...
[12/01 19:38:42   3081s] **INFO: User's settings:
[12/01 19:38:42   3081s] setNanoRouteMode -droutePostRouteSpreadWire         1
[12/01 19:38:42   3081s] setNanoRouteMode -extractThirdPartyCompatible       false
[12/01 19:38:42   3081s] setNanoRouteMode -grouteExpTdStdDelay               40.9
[12/01 19:38:42   3081s] setNanoRouteMode -timingEngine                      {}
[12/01 19:38:42   3081s] setDesignMode -process                              180
[12/01 19:38:42   3081s] setExtractRCMode -coupling_c_th                     3
[12/01 19:38:42   3081s] setExtractRCMode -engine                            preRoute
[12/01 19:38:42   3081s] setExtractRCMode -relative_c_th                     0.03
[12/01 19:38:42   3081s] setExtractRCMode -total_c_th                        5
[12/01 19:38:42   3081s] setDelayCalMode -enable_high_fanout                 true
[12/01 19:38:42   3081s] setDelayCalMode -eng_copyNetPropToNewNet            true
[12/01 19:38:42   3081s] setDelayCalMode -engine                             aae
[12/01 19:38:42   3081s] setDelayCalMode -ignoreNetLoad                      false
[12/01 19:38:42   3081s] setDelayCalMode -socv_accuracy_mode                 low
[12/01 19:38:42   3081s] setPlaceMode -place_design_floorplan_mode           false
[12/01 19:38:42   3081s] setPlaceMode -place_detail_check_route              false
[12/01 19:38:42   3081s] setPlaceMode -place_detail_preserve_routing         true
[12/01 19:38:42   3081s] setPlaceMode -place_detail_remove_affected_routing  false
[12/01 19:38:42   3081s] setPlaceMode -place_detail_swap_eeq_cells           false
[12/01 19:38:42   3081s] setPlaceMode -place_global_clock_gate_aware         true
[12/01 19:38:42   3081s] setPlaceMode -place_global_cong_effort              auto
[12/01 19:38:42   3081s] setPlaceMode -place_global_ignore_scan              true
[12/01 19:38:42   3081s] setPlaceMode -place_global_ignore_spare             false
[12/01 19:38:42   3081s] setPlaceMode -place_global_module_aware_spare       false
[12/01 19:38:42   3081s] setPlaceMode -place_global_place_io_pins            true
[12/01 19:38:42   3081s] setPlaceMode -place_global_reorder_scan             true
[12/01 19:38:42   3081s] setPlaceMode -powerDriven                           false
[12/01 19:38:42   3081s] setPlaceMode -timingDriven                          true
[12/01 19:38:42   3081s] setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
[12/01 19:38:42   3081s] setRouteMode -earlyGlobalRoutePartitionPinGuide     true
[12/01 19:38:42   3081s] 
[12/01 19:38:42   3081s] (ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
[12/01 19:38:42   3081s] (ccopt_design): create_ccopt_clock_tree_spec
[12/01 19:38:42   3081s] Creating clock tree spec for modes (timing configs): constraint
[12/01 19:38:42   3081s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[12/01 19:38:42   3081s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[12/01 19:38:42   3081s] 
[12/01 19:38:42   3081s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/01 19:38:42   3081s] Summary for sequential cells identification: 
[12/01 19:38:42   3081s]   Identified SBFF number: 4
[12/01 19:38:42   3081s]   Identified MBFF number: 0
[12/01 19:38:42   3081s]   Identified SB Latch number: 0
[12/01 19:38:42   3081s]   Identified MB Latch number: 0
[12/01 19:38:42   3081s]   Not identified SBFF number: 0
[12/01 19:38:42   3081s]   Not identified MBFF number: 0
[12/01 19:38:42   3081s]   Not identified SB Latch number: 0
[12/01 19:38:42   3081s]   Not identified MB Latch number: 0
[12/01 19:38:42   3081s]   Number of sequential cells which are not FFs: 0
[12/01 19:38:42   3081s]  Visiting view : wc
[12/01 19:38:42   3081s]    : PowerDomain = none : Weighted F : unweighted  = 40.90 (1.000) with rcCorner = 0
[12/01 19:38:42   3081s]    : PowerDomain = none : Weighted F : unweighted  = 38.70 (1.000) with rcCorner = -1
[12/01 19:38:42   3081s]  Visiting view : bc
[12/01 19:38:42   3081s]    : PowerDomain = none : Weighted F : unweighted  = 22.20 (1.000) with rcCorner = 1
[12/01 19:38:42   3081s]    : PowerDomain = none : Weighted F : unweighted  = 19.20 (1.000) with rcCorner = -1
[12/01 19:38:42   3081s] TLC MultiMap info (StdDelay):
[12/01 19:38:42   3081s]   : bc + bc + 1 + no RcCorner := 19.2ps
[12/01 19:38:42   3081s]   : bc + bc + 1 + bc := 22.2ps
[12/01 19:38:42   3081s]   : wc + wc + 1 + no RcCorner := 38.7ps
[12/01 19:38:42   3081s]   : wc + wc + 1 + wc := 40.9ps
[12/01 19:38:42   3081s]  Setting StdDelay to: 40.9ps
[12/01 19:38:42   3081s] 
[12/01 19:38:42   3081s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/01 19:38:42   3081s] Reset timing graph...
[12/01 19:38:42   3081s] Ignoring AAE DB Resetting ...
[12/01 19:38:42   3081s] Reset timing graph done.
[12/01 19:38:42   3081s] Ignoring AAE DB Resetting ...
[12/01 19:38:43   3083s] Analyzing clock structure...
[12/01 19:38:43   3083s] Analyzing clock structure done.
[12/01 19:38:44   3083s] Reset timing graph...
[12/01 19:38:44   3083s] Ignoring AAE DB Resetting ...
[12/01 19:38:44   3083s] Reset timing graph done.
[12/01 19:38:44   3083s] Extracting original clock gating for clk...
[12/01 19:38:44   3083s]   clock_tree clk contains 2083 sinks and 0 clock gates.
[12/01 19:38:44   3083s]   Extraction for clk complete.
[12/01 19:38:44   3083s] Extracting original clock gating for clk done.
[12/01 19:38:44   3083s] The skew group clk/constraint was created. It contains 2083 sinks and 1 sources.
[12/01 19:38:44   3083s] Checking clock tree convergence...
[12/01 19:38:44   3083s] Checking clock tree convergence done.
[12/01 19:38:44   3083s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[12/01 19:38:44   3083s] Set place::cacheFPlanSiteMark to 1
[12/01 19:38:44   3083s] CCOpt::Phase::Initialization...
[12/01 19:38:44   3083s] Check Prerequisites...
[12/01 19:38:44   3083s] Leaving CCOpt scope - CheckPlace...
[12/01 19:38:44   3083s] OPERPROF: Starting checkPlace at level 1, MEM:4148.4M
[12/01 19:38:44   3083s] z: 2, totalTracks: 1
[12/01 19:38:44   3083s] z: 4, totalTracks: 1
[12/01 19:38:44   3083s] z: 6, totalTracks: 1
[12/01 19:38:44   3083s] #spOpts: N=180 hrOri=1 hrSnap=1 
[12/01 19:38:44   3083s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4148.4M
[12/01 19:38:44   3083s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:4148.4M
[12/01 19:38:44   3083s] Core basic site is core7T
[12/01 19:38:44   3083s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:4148.4M
[12/01 19:38:44   3083s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.121, REAL:0.011, MEM:4404.4M
[12/01 19:38:44   3083s] SiteArray: non-trimmed site array dimensions = 338 x 2375
[12/01 19:38:44   3083s] SiteArray: use 3,461,120 bytes
[12/01 19:38:44   3083s] SiteArray: current memory after site array memory allocation 4404.4M
[12/01 19:38:44   3083s] SiteArray: FP blocked sites are writable
[12/01 19:38:44   3083s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.146, REAL:0.024, MEM:4404.4M
[12/01 19:38:44   3083s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.153, REAL:0.030, MEM:4148.4M
[12/01 19:38:44   3083s] Begin checking placement ... (start mem=4148.4M, init mem=4148.4M)
[12/01 19:38:44   3083s] Begin checking exclusive groups violation ...
[12/01 19:38:44   3083s] There are 0 groups to check, max #box is 0, total #box is 0
[12/01 19:38:44   3083s] Finished checking exclusive groups violations. Found 0 Vio.
[12/01 19:38:44   3083s] 
[12/01 19:38:44   3083s] Running CheckPlace using 16 threads!...
[12/01 19:38:44   3084s] 
[12/01 19:38:44   3084s] ...checkPlace MT is done!
[12/01 19:38:44   3084s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:4148.4M
[12/01 19:38:44   3084s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.029, REAL:0.030, MEM:4148.4M
[12/01 19:38:44   3084s] IO instance overlap:4
[12/01 19:38:44   3084s] *info: Placed = 105869        
[12/01 19:38:44   3084s] *info: Unplaced = 0           
[12/01 19:38:44   3084s] Placement Density:75.93%(1338078/1762197)
[12/01 19:38:44   3084s] Placement Density (including fixed std cells):75.93%(1338078/1762197)
[12/01 19:38:44   3084s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:4148.4M
[12/01 19:38:44   3084s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.017, REAL:0.018, MEM:4148.4M
[12/01 19:38:44   3084s] Finished checkPlace (total: cpu=0:00:01.2, real=0:00:00.0; vio checks: cpu=0:00:00.9, real=0:00:00.0; mem=4148.4M)
[12/01 19:38:44   3084s] OPERPROF: Finished checkPlace at level 1, CPU:1.170, REAL:0.356, MEM:4148.4M
[12/01 19:38:44   3084s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:01.2 real=0:00:00.4)
[12/01 19:38:44   3084s] Innovus will update I/O latencies
[12/01 19:38:44   3084s] Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.
[12/01 19:38:44   3084s] 
[12/01 19:38:44   3084s] 
[12/01 19:38:44   3084s] 
[12/01 19:38:44   3084s] Check Prerequisites done. (took cpu=0:00:01.2 real=0:00:00.4)
[12/01 19:38:44   3084s] CCOpt::Phase::Initialization done. (took cpu=0:00:01.2 real=0:00:00.4)
[12/01 19:38:44   3084s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[12/01 19:38:44   3084s] Type 'man IMPECO-560' for more detail.
[12/01 19:38:44   3084s] **ERROR: (IMPCCOPT-4255):	Netlist must be uniquified before running 'ccopt_engine'.

[12/01 19:38:44   3084s] *** Summary of all messages that are not suppressed in this session:
[12/01 19:38:44   3084s] Severity  ID               Count  Summary                                  
[12/01 19:38:44   3084s] WARNING   IMPECO-560           1  The netlist is not unique, because the m...
[12/01 19:38:44   3084s] ERROR     IMPCCOPT-4255        1  Netlist must be uniquified before runnin...
[12/01 19:38:44   3084s] *** Message Summary: 1 warning(s), 1 error(s)
[12/01 19:38:44   3084s] 
[12/01 19:38:44   3084s] *** ccopt_design #1 [finish] : cpu/real = 0:00:03.0/0:00:02.3 (1.3), totSession cpu/real = 0:51:24.8/0:22:32.9 (2.3), mem = 4148.4M
[12/01 19:38:44   3084s] 
[12/01 19:38:44   3084s] =============================================================================================
[12/01 19:38:44   3084s]  Final TAT Report for ccopt_design #1                                           20.15-s105_1
[12/01 19:38:44   3084s] =============================================================================================
[12/01 19:38:44   3084s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/01 19:38:44   3084s] ---------------------------------------------------------------------------------------------
[12/01 19:38:44   3084s] [ CellServerInit         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 19:38:44   3084s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 19:38:44   3084s] [ MISC                   ]          0:00:02.3  (  99.8 % )     0:00:02.3 /  0:00:03.0    1.3
[12/01 19:38:44   3084s] ---------------------------------------------------------------------------------------------
[12/01 19:38:44   3084s]  ccopt_design #1 TOTAL              0:00:02.3  ( 100.0 % )     0:00:02.3 /  0:00:03.0    1.3
[12/01 19:38:44   3084s] ---------------------------------------------------------------------------------------------
[12/01 19:38:44   3084s] 
[12/01 19:38:44   3084s] #% End ccopt_design (date=12/01 19:38:44, total cpu=0:00:03.3, real=0:00:02.0, peak res=2348.2M, current mem=2216.0M)
[12/01 19:38:44   3084s] 
[12/01 19:40:17   3091s] invalid command name "do_steps"
[12/01 19:40:22   3091s] 
[12/01 19:40:22   3091s] *** Memory Usage v#1 (Current mem = 4109.980M, initial mem = 290.191M) ***
[12/01 19:40:22   3091s] 
[12/01 19:40:22   3091s] *** Summary of all messages that are not suppressed in this session:
[12/01 19:40:22   3091s] Severity  ID               Count  Summary                                  
[12/01 19:40:22   3091s] WARNING   IMPLF-58             1  MACRO '%s' has been found in the databas...
[12/01 19:40:22   3091s] WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
[12/01 19:40:22   3091s] WARNING   IMPLF-200           40  Pin '%s' in macro '%s' has no ANTENNAGAT...
[12/01 19:40:22   3091s] WARNING   IMPLF-201           34  Pin '%s' in macro '%s' has no ANTENNADIF...
[12/01 19:40:22   3091s] WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
[12/01 19:40:22   3091s] WARNING   IMPSYC-2             1  Timing information is not defined for ce...
[12/01 19:40:22   3091s] ERROR     IMPSYC-989           1  Syntax error after -r.                   
[12/01 19:40:22   3091s] WARNING   IMPVL-159            2  Pin '%s' of cell '%s' is defined in LEF ...
[12/01 19:40:22   3091s] WARNING   IMPECO-560          36  The netlist is not unique, because the m...
[12/01 19:40:22   3091s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[12/01 19:40:22   3091s] WARNING   IMPPP-4055           1  The run time of addStripe will degrade w...
[12/01 19:40:22   3091s] WARNING   IMPSR-1254           2  Unable to connect the specified objects,...
[12/01 19:40:22   3091s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[12/01 19:40:22   3091s] WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
[12/01 19:40:22   3091s] WARNING   IMPOPT-3115         16  Netlist is not uniquified, optimization ...
[12/01 19:40:22   3091s] WARNING   IMPOPT-3213         17  The netlist contains multi-instanciated ...
[12/01 19:40:22   3091s] WARNING   IMPOPT-7098          1  WARNING: %s is an undriven net with %d f...
[12/01 19:40:22   3091s] WARNING   IMPOPT-7099          8  WARNING: %s is an undriven net with %d f...
[12/01 19:40:22   3091s] ERROR     IMPCCOPT-4255        1  Netlist must be uniquified before runnin...
[12/01 19:40:22   3091s] WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
[12/01 19:40:22   3091s] WARNING   TECHLIB-302          8  No function defined for cell '%s'. The c...
[12/01 19:40:22   3091s] *** Message Summary: 178 warning(s), 2 error(s)
[12/01 19:40:22   3091s] 
[12/01 19:40:22   3091s] --- Ending "Innovus" (totcpu=0:51:32, real=0:24:12, mem=4110.0M) ---
