[PS] Methods for improving main memory performance - Ryerson University,http://www.ee.ryerson.ca/~nmekhiel/dram.ps
[PS] Lecture 3: Dynamic Circuits,http://pages.hmc.edu/harris/class/ucb/handouts/lect3.ps
[PS] High-Speed Interconnect Schemes for A Pipelined FPGA - Stanford ...,http://i.stanford.edu/pub/cstr/reports/csl/tr/99/786/CSL-TR-99-786.ps
"[PS] High Speed 64-b CMOS Datapath - University of California, Berkeley",https://digitalassets.lib.berkeley.edu/techreports/ucb/text/CSD-93-750.ps
[PS] Design Techniques for High-Speed Datapaths,https://digitalassets.lib.berkeley.edu/techreports/ucb/text/CSD-93-748.ps
[PS] get I1 get get I2 I3 I1 time 1 cycle 1 cycle reg read reg read ...,https://web.cs.ucdavis.edu/~matloff/matloff/public_html/50/PLN/IIPipe.eps
[PS] High-Throughput Asynchronous Pipelines for Fine-Grain Dynamic ...,http://www.cs.unc.edu/~montek/pubs/singh-nowick-async2000.ps
[PS] (Memory design-2),http://people.ee.duke.edu/~krish/teaching/memory-2.ps
[PS] THE UNIVERSITY OF MICHIGAN,https://web.eecs.umich.edu/techreports/cse/1996.bak/CSE-TR-295-96.ps.gz
[PS] Asynchronous DRAM Design and Synthesis - Computer Systems ...,https://csl.yale.edu/~rajit/ps/dram.ps.gz
