--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 63650 paths analyzed, 1560 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.567ns.
--------------------------------------------------------------------------------
Slack:                  11.433ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/mod1/M_data_reg_q_50 (FF)
  Destination:          display/mod1/spi/M_data_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.528ns (Levels of Logic = 6)
  Clock Path Skew:      -0.004ns (0.336 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/mod1/M_data_reg_q_50 to display/mod1/spi/M_data_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y45.CQ       Tcko                  0.525   display/mod1/M_data_reg_q[50]
                                                       display/mod1/M_data_reg_q_50
    SLICE_X5Y43.B3       net (fanout=4)        1.137   display/mod1/M_data_reg_q[50]
    SLICE_X5Y43.B        Tilo                  0.259   display/mod1/n0018
                                                       display/mod1/n0014<63>121
    SLICE_X7Y43.B5       net (fanout=14)       0.984   display/mod1/n0014<63>12
    SLICE_X7Y43.B        Tilo                  0.259   display/mod1/Mmux_M_spi_start_6
                                                       display/mod1/n0014<63>13
    SLICE_X7Y43.A3       net (fanout=3)        0.579   display/mod1/n0014<63>1
    SLICE_X7Y43.A        Tilo                  0.259   display/mod1/Mmux_M_spi_start_6
                                                       display/mod1/Mmux_M_spi_start_7
    SLICE_X7Y52.C2       net (fanout=3)        1.223   display/mod1/Mmux_M_spi_start_7
    SLICE_X7Y52.C        Tilo                  0.259   display/mod1/spi/M_data_q[60]
                                                       display/mod1/M_state_q<3>1_SW2
    SLICE_X4Y48.B1       net (fanout=15)       1.223   display/mod1/N114
    SLICE_X4Y48.B        Tilo                  0.254   display/mod1/spi/M_data_q[34]
                                                       display/mod1/spi/_n0086_inv11_1
    SLICE_X3Y44.A4       net (fanout=18)       1.194   display/mod1/spi/_n0086_inv11
    SLICE_X3Y44.CLK      Tas                   0.373   display/mod1/spi/M_data_q[27]
                                                       display/mod1/spi/M_data_q_24_rstpot
                                                       display/mod1/spi/M_data_q_24
    -------------------------------------------------  ---------------------------
    Total                                      8.528ns (2.188ns logic, 6.340ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack:                  11.441ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/mod1/M_data_reg_q_50 (FF)
  Destination:          display/mod1/spi/M_data_q_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.520ns (Levels of Logic = 6)
  Clock Path Skew:      -0.004ns (0.336 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/mod1/M_data_reg_q_50 to display/mod1/spi/M_data_q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y45.CQ       Tcko                  0.525   display/mod1/M_data_reg_q[50]
                                                       display/mod1/M_data_reg_q_50
    SLICE_X5Y43.B3       net (fanout=4)        1.137   display/mod1/M_data_reg_q[50]
    SLICE_X5Y43.B        Tilo                  0.259   display/mod1/n0018
                                                       display/mod1/n0014<63>121
    SLICE_X7Y43.B5       net (fanout=14)       0.984   display/mod1/n0014<63>12
    SLICE_X7Y43.B        Tilo                  0.259   display/mod1/Mmux_M_spi_start_6
                                                       display/mod1/n0014<63>13
    SLICE_X7Y43.A3       net (fanout=3)        0.579   display/mod1/n0014<63>1
    SLICE_X7Y43.A        Tilo                  0.259   display/mod1/Mmux_M_spi_start_6
                                                       display/mod1/Mmux_M_spi_start_7
    SLICE_X7Y52.C2       net (fanout=3)        1.223   display/mod1/Mmux_M_spi_start_7
    SLICE_X7Y52.C        Tilo                  0.259   display/mod1/spi/M_data_q[60]
                                                       display/mod1/M_state_q<3>1_SW2
    SLICE_X4Y48.B1       net (fanout=15)       1.223   display/mod1/N114
    SLICE_X4Y48.B        Tilo                  0.254   display/mod1/spi/M_data_q[34]
                                                       display/mod1/spi/_n0086_inv11_1
    SLICE_X3Y44.D4       net (fanout=18)       1.186   display/mod1/spi/_n0086_inv11
    SLICE_X3Y44.CLK      Tas                   0.373   display/mod1/spi/M_data_q[27]
                                                       display/mod1/spi/M_data_q_27_rstpot
                                                       display/mod1/spi/M_data_q_27
    -------------------------------------------------  ---------------------------
    Total                                      8.520ns (2.188ns logic, 6.332ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack:                  11.465ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/mod1/M_data_reg_q_50 (FF)
  Destination:          display/mod1/spi/M_data_q_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.489ns (Levels of Logic = 6)
  Clock Path Skew:      -0.011ns (0.329 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/mod1/M_data_reg_q_50 to display/mod1/spi/M_data_q_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y45.CQ       Tcko                  0.525   display/mod1/M_data_reg_q[50]
                                                       display/mod1/M_data_reg_q_50
    SLICE_X5Y43.B3       net (fanout=4)        1.137   display/mod1/M_data_reg_q[50]
    SLICE_X5Y43.B        Tilo                  0.259   display/mod1/n0018
                                                       display/mod1/n0014<63>121
    SLICE_X7Y43.B5       net (fanout=14)       0.984   display/mod1/n0014<63>12
    SLICE_X7Y43.B        Tilo                  0.259   display/mod1/Mmux_M_spi_start_6
                                                       display/mod1/n0014<63>13
    SLICE_X7Y43.A3       net (fanout=3)        0.579   display/mod1/n0014<63>1
    SLICE_X7Y43.A        Tilo                  0.259   display/mod1/Mmux_M_spi_start_6
                                                       display/mod1/Mmux_M_spi_start_7
    SLICE_X7Y52.C2       net (fanout=3)        1.223   display/mod1/Mmux_M_spi_start_7
    SLICE_X7Y52.C        Tilo                  0.259   display/mod1/spi/M_data_q[60]
                                                       display/mod1/M_state_q<3>1_SW2
    SLICE_X4Y48.B1       net (fanout=15)       1.223   display/mod1/N114
    SLICE_X4Y48.B        Tilo                  0.254   display/mod1/spi/M_data_q[34]
                                                       display/mod1/spi/_n0086_inv11_1
    SLICE_X5Y44.C1       net (fanout=18)       1.155   display/mod1/spi/_n0086_inv11
    SLICE_X5Y44.CLK      Tas                   0.373   display/mod1/spi/M_data_q[23]
                                                       display/mod1/spi/M_data_q_22_rstpot
                                                       display/mod1/spi/M_data_q_22
    -------------------------------------------------  ---------------------------
    Total                                      8.489ns (2.188ns logic, 6.301ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Slack:                  11.480ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/mod1/M_data_reg_q_52 (FF)
  Destination:          display/mod1/spi/M_data_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.481ns (Levels of Logic = 6)
  Clock Path Skew:      -0.004ns (0.336 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/mod1/M_data_reg_q_52 to display/mod1/spi/M_data_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y45.BQ       Tcko                  0.525   display/mod1/M_data_reg_q[50]
                                                       display/mod1/M_data_reg_q_52
    SLICE_X5Y40.B3       net (fanout=16)       1.580   display/mod1/M_data_reg_q[52]
    SLICE_X5Y40.B        Tilo                  0.259   display/mod1/M_data_reg_q[11]
                                                       display/mod1/n0014<63>11_SW4
    SLICE_X5Y43.C1       net (fanout=1)        1.105   display/mod1/N130
    SLICE_X5Y43.C        Tilo                  0.259   display/mod1/n0018
                                                       display/mod1/n0014<63>1
    SLICE_X7Y43.D6       net (fanout=2)        0.355   display/mod1/n0014
    SLICE_X7Y43.D        Tilo                  0.259   display/mod1/Mmux_M_spi_start_6
                                                       display/mod1/Mmux_M_spi_start_6
    SLICE_X7Y52.C6       net (fanout=3)        0.836   display/mod1/Mmux_M_spi_start_6
    SLICE_X7Y52.C        Tilo                  0.259   display/mod1/spi/M_data_q[60]
                                                       display/mod1/M_state_q<3>1_SW2
    SLICE_X4Y48.B1       net (fanout=15)       1.223   display/mod1/N114
    SLICE_X4Y48.B        Tilo                  0.254   display/mod1/spi/M_data_q[34]
                                                       display/mod1/spi/_n0086_inv11_1
    SLICE_X3Y44.A4       net (fanout=18)       1.194   display/mod1/spi/_n0086_inv11
    SLICE_X3Y44.CLK      Tas                   0.373   display/mod1/spi/M_data_q[27]
                                                       display/mod1/spi/M_data_q_24_rstpot
                                                       display/mod1/spi/M_data_q_24
    -------------------------------------------------  ---------------------------
    Total                                      8.481ns (2.188ns logic, 6.293ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Slack:                  11.486ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/mod1/M_data_reg_q_34 (FF)
  Destination:          display/mod1/spi/M_data_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.478ns (Levels of Logic = 6)
  Clock Path Skew:      -0.001ns (0.336 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/mod1/M_data_reg_q_34 to display/mod1/spi/M_data_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y43.BMUX     Tshcko                0.518   display/mod1/M_data_reg_q[48]
                                                       display/mod1/M_data_reg_q_34
    SLICE_X5Y43.B1       net (fanout=8)        1.094   display/mod1/M_data_reg_q[34]
    SLICE_X5Y43.B        Tilo                  0.259   display/mod1/n0018
                                                       display/mod1/n0014<63>121
    SLICE_X7Y43.B5       net (fanout=14)       0.984   display/mod1/n0014<63>12
    SLICE_X7Y43.B        Tilo                  0.259   display/mod1/Mmux_M_spi_start_6
                                                       display/mod1/n0014<63>13
    SLICE_X7Y43.A3       net (fanout=3)        0.579   display/mod1/n0014<63>1
    SLICE_X7Y43.A        Tilo                  0.259   display/mod1/Mmux_M_spi_start_6
                                                       display/mod1/Mmux_M_spi_start_7
    SLICE_X7Y52.C2       net (fanout=3)        1.223   display/mod1/Mmux_M_spi_start_7
    SLICE_X7Y52.C        Tilo                  0.259   display/mod1/spi/M_data_q[60]
                                                       display/mod1/M_state_q<3>1_SW2
    SLICE_X4Y48.B1       net (fanout=15)       1.223   display/mod1/N114
    SLICE_X4Y48.B        Tilo                  0.254   display/mod1/spi/M_data_q[34]
                                                       display/mod1/spi/_n0086_inv11_1
    SLICE_X3Y44.A4       net (fanout=18)       1.194   display/mod1/spi/_n0086_inv11
    SLICE_X3Y44.CLK      Tas                   0.373   display/mod1/spi/M_data_q[27]
                                                       display/mod1/spi/M_data_q_24_rstpot
                                                       display/mod1/spi/M_data_q_24
    -------------------------------------------------  ---------------------------
    Total                                      8.478ns (2.181ns logic, 6.297ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack:                  11.488ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/mod1/M_data_reg_q_52 (FF)
  Destination:          display/mod1/spi/M_data_q_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.473ns (Levels of Logic = 6)
  Clock Path Skew:      -0.004ns (0.336 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/mod1/M_data_reg_q_52 to display/mod1/spi/M_data_q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y45.BQ       Tcko                  0.525   display/mod1/M_data_reg_q[50]
                                                       display/mod1/M_data_reg_q_52
    SLICE_X5Y40.B3       net (fanout=16)       1.580   display/mod1/M_data_reg_q[52]
    SLICE_X5Y40.B        Tilo                  0.259   display/mod1/M_data_reg_q[11]
                                                       display/mod1/n0014<63>11_SW4
    SLICE_X5Y43.C1       net (fanout=1)        1.105   display/mod1/N130
    SLICE_X5Y43.C        Tilo                  0.259   display/mod1/n0018
                                                       display/mod1/n0014<63>1
    SLICE_X7Y43.D6       net (fanout=2)        0.355   display/mod1/n0014
    SLICE_X7Y43.D        Tilo                  0.259   display/mod1/Mmux_M_spi_start_6
                                                       display/mod1/Mmux_M_spi_start_6
    SLICE_X7Y52.C6       net (fanout=3)        0.836   display/mod1/Mmux_M_spi_start_6
    SLICE_X7Y52.C        Tilo                  0.259   display/mod1/spi/M_data_q[60]
                                                       display/mod1/M_state_q<3>1_SW2
    SLICE_X4Y48.B1       net (fanout=15)       1.223   display/mod1/N114
    SLICE_X4Y48.B        Tilo                  0.254   display/mod1/spi/M_data_q[34]
                                                       display/mod1/spi/_n0086_inv11_1
    SLICE_X3Y44.D4       net (fanout=18)       1.186   display/mod1/spi/_n0086_inv11
    SLICE_X3Y44.CLK      Tas                   0.373   display/mod1/spi/M_data_q[27]
                                                       display/mod1/spi/M_data_q_27_rstpot
                                                       display/mod1/spi/M_data_q_27
    -------------------------------------------------  ---------------------------
    Total                                      8.473ns (2.188ns logic, 6.285ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Slack:                  11.494ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/mod1/M_data_reg_q_34 (FF)
  Destination:          display/mod1/spi/M_data_q_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.470ns (Levels of Logic = 6)
  Clock Path Skew:      -0.001ns (0.336 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/mod1/M_data_reg_q_34 to display/mod1/spi/M_data_q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y43.BMUX     Tshcko                0.518   display/mod1/M_data_reg_q[48]
                                                       display/mod1/M_data_reg_q_34
    SLICE_X5Y43.B1       net (fanout=8)        1.094   display/mod1/M_data_reg_q[34]
    SLICE_X5Y43.B        Tilo                  0.259   display/mod1/n0018
                                                       display/mod1/n0014<63>121
    SLICE_X7Y43.B5       net (fanout=14)       0.984   display/mod1/n0014<63>12
    SLICE_X7Y43.B        Tilo                  0.259   display/mod1/Mmux_M_spi_start_6
                                                       display/mod1/n0014<63>13
    SLICE_X7Y43.A3       net (fanout=3)        0.579   display/mod1/n0014<63>1
    SLICE_X7Y43.A        Tilo                  0.259   display/mod1/Mmux_M_spi_start_6
                                                       display/mod1/Mmux_M_spi_start_7
    SLICE_X7Y52.C2       net (fanout=3)        1.223   display/mod1/Mmux_M_spi_start_7
    SLICE_X7Y52.C        Tilo                  0.259   display/mod1/spi/M_data_q[60]
                                                       display/mod1/M_state_q<3>1_SW2
    SLICE_X4Y48.B1       net (fanout=15)       1.223   display/mod1/N114
    SLICE_X4Y48.B        Tilo                  0.254   display/mod1/spi/M_data_q[34]
                                                       display/mod1/spi/_n0086_inv11_1
    SLICE_X3Y44.D4       net (fanout=18)       1.186   display/mod1/spi/_n0086_inv11
    SLICE_X3Y44.CLK      Tas                   0.373   display/mod1/spi/M_data_q[27]
                                                       display/mod1/spi/M_data_q_27_rstpot
                                                       display/mod1/spi/M_data_q_27
    -------------------------------------------------  ---------------------------
    Total                                      8.470ns (2.181ns logic, 6.289ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack:                  11.496ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/mod1/M_data_reg_q_50 (FF)
  Destination:          display/mod1/spi/M_data_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.465ns (Levels of Logic = 6)
  Clock Path Skew:      -0.004ns (0.336 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/mod1/M_data_reg_q_50 to display/mod1/spi/M_data_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y45.CQ       Tcko                  0.525   display/mod1/M_data_reg_q[50]
                                                       display/mod1/M_data_reg_q_50
    SLICE_X5Y43.B3       net (fanout=4)        1.137   display/mod1/M_data_reg_q[50]
    SLICE_X5Y43.B        Tilo                  0.259   display/mod1/n0018
                                                       display/mod1/n0014<63>121
    SLICE_X7Y43.B5       net (fanout=14)       0.984   display/mod1/n0014<63>12
    SLICE_X7Y43.B        Tilo                  0.259   display/mod1/Mmux_M_spi_start_6
                                                       display/mod1/n0014<63>13
    SLICE_X7Y43.A3       net (fanout=3)        0.579   display/mod1/n0014<63>1
    SLICE_X7Y43.A        Tilo                  0.259   display/mod1/Mmux_M_spi_start_6
                                                       display/mod1/Mmux_M_spi_start_7
    SLICE_X7Y52.C2       net (fanout=3)        1.223   display/mod1/Mmux_M_spi_start_7
    SLICE_X7Y52.C        Tilo                  0.259   display/mod1/spi/M_data_q[60]
                                                       display/mod1/M_state_q<3>1_SW2
    SLICE_X4Y48.B1       net (fanout=15)       1.223   display/mod1/N114
    SLICE_X4Y48.B        Tilo                  0.254   display/mod1/spi/M_data_q[34]
                                                       display/mod1/spi/_n0086_inv11_1
    SLICE_X3Y44.B5       net (fanout=18)       1.131   display/mod1/spi/_n0086_inv11
    SLICE_X3Y44.CLK      Tas                   0.373   display/mod1/spi/M_data_q[27]
                                                       display/mod1/spi/M_data_q_25_rstpot
                                                       display/mod1/spi/M_data_q_25
    -------------------------------------------------  ---------------------------
    Total                                      8.465ns (2.188ns logic, 6.277ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Slack:                  11.512ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/mod1/M_data_reg_q_52 (FF)
  Destination:          display/mod1/spi/M_data_q_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.442ns (Levels of Logic = 6)
  Clock Path Skew:      -0.011ns (0.329 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/mod1/M_data_reg_q_52 to display/mod1/spi/M_data_q_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y45.BQ       Tcko                  0.525   display/mod1/M_data_reg_q[50]
                                                       display/mod1/M_data_reg_q_52
    SLICE_X5Y40.B3       net (fanout=16)       1.580   display/mod1/M_data_reg_q[52]
    SLICE_X5Y40.B        Tilo                  0.259   display/mod1/M_data_reg_q[11]
                                                       display/mod1/n0014<63>11_SW4
    SLICE_X5Y43.C1       net (fanout=1)        1.105   display/mod1/N130
    SLICE_X5Y43.C        Tilo                  0.259   display/mod1/n0018
                                                       display/mod1/n0014<63>1
    SLICE_X7Y43.D6       net (fanout=2)        0.355   display/mod1/n0014
    SLICE_X7Y43.D        Tilo                  0.259   display/mod1/Mmux_M_spi_start_6
                                                       display/mod1/Mmux_M_spi_start_6
    SLICE_X7Y52.C6       net (fanout=3)        0.836   display/mod1/Mmux_M_spi_start_6
    SLICE_X7Y52.C        Tilo                  0.259   display/mod1/spi/M_data_q[60]
                                                       display/mod1/M_state_q<3>1_SW2
    SLICE_X4Y48.B1       net (fanout=15)       1.223   display/mod1/N114
    SLICE_X4Y48.B        Tilo                  0.254   display/mod1/spi/M_data_q[34]
                                                       display/mod1/spi/_n0086_inv11_1
    SLICE_X5Y44.C1       net (fanout=18)       1.155   display/mod1/spi/_n0086_inv11
    SLICE_X5Y44.CLK      Tas                   0.373   display/mod1/spi/M_data_q[23]
                                                       display/mod1/spi/M_data_q_22_rstpot
                                                       display/mod1/spi/M_data_q_22
    -------------------------------------------------  ---------------------------
    Total                                      8.442ns (2.188ns logic, 6.254ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack:                  11.518ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/mod1/M_data_reg_q_34 (FF)
  Destination:          display/mod1/spi/M_data_q_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.439ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.329 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/mod1/M_data_reg_q_34 to display/mod1/spi/M_data_q_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y43.BMUX     Tshcko                0.518   display/mod1/M_data_reg_q[48]
                                                       display/mod1/M_data_reg_q_34
    SLICE_X5Y43.B1       net (fanout=8)        1.094   display/mod1/M_data_reg_q[34]
    SLICE_X5Y43.B        Tilo                  0.259   display/mod1/n0018
                                                       display/mod1/n0014<63>121
    SLICE_X7Y43.B5       net (fanout=14)       0.984   display/mod1/n0014<63>12
    SLICE_X7Y43.B        Tilo                  0.259   display/mod1/Mmux_M_spi_start_6
                                                       display/mod1/n0014<63>13
    SLICE_X7Y43.A3       net (fanout=3)        0.579   display/mod1/n0014<63>1
    SLICE_X7Y43.A        Tilo                  0.259   display/mod1/Mmux_M_spi_start_6
                                                       display/mod1/Mmux_M_spi_start_7
    SLICE_X7Y52.C2       net (fanout=3)        1.223   display/mod1/Mmux_M_spi_start_7
    SLICE_X7Y52.C        Tilo                  0.259   display/mod1/spi/M_data_q[60]
                                                       display/mod1/M_state_q<3>1_SW2
    SLICE_X4Y48.B1       net (fanout=15)       1.223   display/mod1/N114
    SLICE_X4Y48.B        Tilo                  0.254   display/mod1/spi/M_data_q[34]
                                                       display/mod1/spi/_n0086_inv11_1
    SLICE_X5Y44.C1       net (fanout=18)       1.155   display/mod1/spi/_n0086_inv11
    SLICE_X5Y44.CLK      Tas                   0.373   display/mod1/spi/M_data_q[23]
                                                       display/mod1/spi/M_data_q_22_rstpot
                                                       display/mod1/spi/M_data_q_22
    -------------------------------------------------  ---------------------------
    Total                                      8.439ns (2.181ns logic, 6.258ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Slack:                  11.530ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/mod1/M_data_reg_q_50 (FF)
  Destination:          display/mod1/spi/M_data_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.431ns (Levels of Logic = 6)
  Clock Path Skew:      -0.004ns (0.336 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/mod1/M_data_reg_q_50 to display/mod1/spi/M_data_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y45.CQ       Tcko                  0.525   display/mod1/M_data_reg_q[50]
                                                       display/mod1/M_data_reg_q_50
    SLICE_X5Y43.B3       net (fanout=4)        1.137   display/mod1/M_data_reg_q[50]
    SLICE_X5Y43.B        Tilo                  0.259   display/mod1/n0018
                                                       display/mod1/n0014<63>121
    SLICE_X7Y43.B5       net (fanout=14)       0.984   display/mod1/n0014<63>12
    SLICE_X7Y43.B        Tilo                  0.259   display/mod1/Mmux_M_spi_start_6
                                                       display/mod1/n0014<63>13
    SLICE_X7Y43.A3       net (fanout=3)        0.579   display/mod1/n0014<63>1
    SLICE_X7Y43.A        Tilo                  0.259   display/mod1/Mmux_M_spi_start_6
                                                       display/mod1/Mmux_M_spi_start_7
    SLICE_X7Y52.C2       net (fanout=3)        1.223   display/mod1/Mmux_M_spi_start_7
    SLICE_X7Y52.C        Tilo                  0.259   display/mod1/spi/M_data_q[60]
                                                       display/mod1/M_state_q<3>1_SW2
    SLICE_X4Y48.B1       net (fanout=15)       1.223   display/mod1/N114
    SLICE_X4Y48.B        Tilo                  0.254   display/mod1/spi/M_data_q[34]
                                                       display/mod1/spi/_n0086_inv11_1
    SLICE_X3Y44.C5       net (fanout=18)       1.097   display/mod1/spi/_n0086_inv11
    SLICE_X3Y44.CLK      Tas                   0.373   display/mod1/spi/M_data_q[27]
                                                       display/mod1/spi/M_data_q_26_rstpot
                                                       display/mod1/spi/M_data_q_26
    -------------------------------------------------  ---------------------------
    Total                                      8.431ns (2.188ns logic, 6.243ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack:                  11.536ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/mod2/M_data_reg_q_10 (FF)
  Destination:          display/mod2/spi/M_data_q_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.417ns (Levels of Logic = 5)
  Clock Path Skew:      -0.012ns (0.291 - 0.303)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/mod2/M_data_reg_q_10 to display/mod2/spi/M_data_q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y38.BMUX    Tshcko                0.576   display/mod2/M_data_reg_q[9]
                                                       display/mod2/M_data_reg_q_10
    SLICE_X14Y40.C1      net (fanout=17)       1.415   display/mod2/M_data_reg_q[10]
    SLICE_X14Y40.C       Tilo                  0.235   display/mod2/n0045
                                                       display/mod2/n0014<63>13_SW0
    SLICE_X16Y39.A4      net (fanout=4)        0.584   display/mod2/N78
    SLICE_X16Y39.A       Tilo                  0.254   display/mod2/n0014<63>1
                                                       display/mod2/n0049<63>1
    SLICE_X15Y41.B2      net (fanout=3)        0.980   display/mod2/n0049
    SLICE_X15Y41.B       Tilo                  0.259   display/mod2/M_spi_busy
                                                       display/mod2/Mmux_M_spi_start_71
    SLICE_X14Y41.D2      net (fanout=2)        1.176   display/mod2/Mmux_M_spi_start_71
    SLICE_X14Y41.CMUX    Topdc                 0.402   display/mod2/n0041
                                                       display/mod2/spi/_n0086_inv11_F
                                                       display/mod2/spi/_n0086_inv11
    SLICE_X20Y38.A1      net (fanout=64)       2.197   display/mod2/spi/_n0086_inv
    SLICE_X20Y38.CLK     Tas                   0.339   display/mod2/spi/M_data_q[24]
                                                       display/mod2/spi/M_data_q_21_rstpot
                                                       display/mod2/spi/M_data_q_21
    -------------------------------------------------  ---------------------------
    Total                                      8.417ns (2.065ns logic, 6.352ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack:                  11.543ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/mod1/M_data_reg_q_52 (FF)
  Destination:          display/mod1/spi/M_data_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.418ns (Levels of Logic = 6)
  Clock Path Skew:      -0.004ns (0.336 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/mod1/M_data_reg_q_52 to display/mod1/spi/M_data_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y45.BQ       Tcko                  0.525   display/mod1/M_data_reg_q[50]
                                                       display/mod1/M_data_reg_q_52
    SLICE_X5Y40.B3       net (fanout=16)       1.580   display/mod1/M_data_reg_q[52]
    SLICE_X5Y40.B        Tilo                  0.259   display/mod1/M_data_reg_q[11]
                                                       display/mod1/n0014<63>11_SW4
    SLICE_X5Y43.C1       net (fanout=1)        1.105   display/mod1/N130
    SLICE_X5Y43.C        Tilo                  0.259   display/mod1/n0018
                                                       display/mod1/n0014<63>1
    SLICE_X7Y43.D6       net (fanout=2)        0.355   display/mod1/n0014
    SLICE_X7Y43.D        Tilo                  0.259   display/mod1/Mmux_M_spi_start_6
                                                       display/mod1/Mmux_M_spi_start_6
    SLICE_X7Y52.C6       net (fanout=3)        0.836   display/mod1/Mmux_M_spi_start_6
    SLICE_X7Y52.C        Tilo                  0.259   display/mod1/spi/M_data_q[60]
                                                       display/mod1/M_state_q<3>1_SW2
    SLICE_X4Y48.B1       net (fanout=15)       1.223   display/mod1/N114
    SLICE_X4Y48.B        Tilo                  0.254   display/mod1/spi/M_data_q[34]
                                                       display/mod1/spi/_n0086_inv11_1
    SLICE_X3Y44.B5       net (fanout=18)       1.131   display/mod1/spi/_n0086_inv11
    SLICE_X3Y44.CLK      Tas                   0.373   display/mod1/spi/M_data_q[27]
                                                       display/mod1/spi/M_data_q_25_rstpot
                                                       display/mod1/spi/M_data_q_25
    -------------------------------------------------  ---------------------------
    Total                                      8.418ns (2.188ns logic, 6.230ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack:                  11.549ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/mod1/M_data_reg_q_34 (FF)
  Destination:          display/mod1/spi/M_data_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.415ns (Levels of Logic = 6)
  Clock Path Skew:      -0.001ns (0.336 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/mod1/M_data_reg_q_34 to display/mod1/spi/M_data_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y43.BMUX     Tshcko                0.518   display/mod1/M_data_reg_q[48]
                                                       display/mod1/M_data_reg_q_34
    SLICE_X5Y43.B1       net (fanout=8)        1.094   display/mod1/M_data_reg_q[34]
    SLICE_X5Y43.B        Tilo                  0.259   display/mod1/n0018
                                                       display/mod1/n0014<63>121
    SLICE_X7Y43.B5       net (fanout=14)       0.984   display/mod1/n0014<63>12
    SLICE_X7Y43.B        Tilo                  0.259   display/mod1/Mmux_M_spi_start_6
                                                       display/mod1/n0014<63>13
    SLICE_X7Y43.A3       net (fanout=3)        0.579   display/mod1/n0014<63>1
    SLICE_X7Y43.A        Tilo                  0.259   display/mod1/Mmux_M_spi_start_6
                                                       display/mod1/Mmux_M_spi_start_7
    SLICE_X7Y52.C2       net (fanout=3)        1.223   display/mod1/Mmux_M_spi_start_7
    SLICE_X7Y52.C        Tilo                  0.259   display/mod1/spi/M_data_q[60]
                                                       display/mod1/M_state_q<3>1_SW2
    SLICE_X4Y48.B1       net (fanout=15)       1.223   display/mod1/N114
    SLICE_X4Y48.B        Tilo                  0.254   display/mod1/spi/M_data_q[34]
                                                       display/mod1/spi/_n0086_inv11_1
    SLICE_X3Y44.B5       net (fanout=18)       1.131   display/mod1/spi/_n0086_inv11
    SLICE_X3Y44.CLK      Tas                   0.373   display/mod1/spi/M_data_q[27]
                                                       display/mod1/spi/M_data_q_25_rstpot
                                                       display/mod1/spi/M_data_q_25
    -------------------------------------------------  ---------------------------
    Total                                      8.415ns (2.181ns logic, 6.234ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack:                  11.577ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/mod1/M_data_reg_q_52 (FF)
  Destination:          display/mod1/spi/M_data_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.384ns (Levels of Logic = 6)
  Clock Path Skew:      -0.004ns (0.336 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/mod1/M_data_reg_q_52 to display/mod1/spi/M_data_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y45.BQ       Tcko                  0.525   display/mod1/M_data_reg_q[50]
                                                       display/mod1/M_data_reg_q_52
    SLICE_X5Y40.B3       net (fanout=16)       1.580   display/mod1/M_data_reg_q[52]
    SLICE_X5Y40.B        Tilo                  0.259   display/mod1/M_data_reg_q[11]
                                                       display/mod1/n0014<63>11_SW4
    SLICE_X5Y43.C1       net (fanout=1)        1.105   display/mod1/N130
    SLICE_X5Y43.C        Tilo                  0.259   display/mod1/n0018
                                                       display/mod1/n0014<63>1
    SLICE_X7Y43.D6       net (fanout=2)        0.355   display/mod1/n0014
    SLICE_X7Y43.D        Tilo                  0.259   display/mod1/Mmux_M_spi_start_6
                                                       display/mod1/Mmux_M_spi_start_6
    SLICE_X7Y52.C6       net (fanout=3)        0.836   display/mod1/Mmux_M_spi_start_6
    SLICE_X7Y52.C        Tilo                  0.259   display/mod1/spi/M_data_q[60]
                                                       display/mod1/M_state_q<3>1_SW2
    SLICE_X4Y48.B1       net (fanout=15)       1.223   display/mod1/N114
    SLICE_X4Y48.B        Tilo                  0.254   display/mod1/spi/M_data_q[34]
                                                       display/mod1/spi/_n0086_inv11_1
    SLICE_X3Y44.C5       net (fanout=18)       1.097   display/mod1/spi/_n0086_inv11
    SLICE_X3Y44.CLK      Tas                   0.373   display/mod1/spi/M_data_q[27]
                                                       display/mod1/spi/M_data_q_26_rstpot
                                                       display/mod1/spi/M_data_q_26
    -------------------------------------------------  ---------------------------
    Total                                      8.384ns (2.188ns logic, 6.196ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack:                  11.583ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/mod1/M_data_reg_q_34 (FF)
  Destination:          display/mod1/spi/M_data_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.381ns (Levels of Logic = 6)
  Clock Path Skew:      -0.001ns (0.336 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/mod1/M_data_reg_q_34 to display/mod1/spi/M_data_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y43.BMUX     Tshcko                0.518   display/mod1/M_data_reg_q[48]
                                                       display/mod1/M_data_reg_q_34
    SLICE_X5Y43.B1       net (fanout=8)        1.094   display/mod1/M_data_reg_q[34]
    SLICE_X5Y43.B        Tilo                  0.259   display/mod1/n0018
                                                       display/mod1/n0014<63>121
    SLICE_X7Y43.B5       net (fanout=14)       0.984   display/mod1/n0014<63>12
    SLICE_X7Y43.B        Tilo                  0.259   display/mod1/Mmux_M_spi_start_6
                                                       display/mod1/n0014<63>13
    SLICE_X7Y43.A3       net (fanout=3)        0.579   display/mod1/n0014<63>1
    SLICE_X7Y43.A        Tilo                  0.259   display/mod1/Mmux_M_spi_start_6
                                                       display/mod1/Mmux_M_spi_start_7
    SLICE_X7Y52.C2       net (fanout=3)        1.223   display/mod1/Mmux_M_spi_start_7
    SLICE_X7Y52.C        Tilo                  0.259   display/mod1/spi/M_data_q[60]
                                                       display/mod1/M_state_q<3>1_SW2
    SLICE_X4Y48.B1       net (fanout=15)       1.223   display/mod1/N114
    SLICE_X4Y48.B        Tilo                  0.254   display/mod1/spi/M_data_q[34]
                                                       display/mod1/spi/_n0086_inv11_1
    SLICE_X3Y44.C5       net (fanout=18)       1.097   display/mod1/spi/_n0086_inv11
    SLICE_X3Y44.CLK      Tas                   0.373   display/mod1/spi/M_data_q[27]
                                                       display/mod1/spi/M_data_q_26_rstpot
                                                       display/mod1/spi/M_data_q_26
    -------------------------------------------------  ---------------------------
    Total                                      8.381ns (2.181ns logic, 6.200ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack:                  11.612ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/mod1/M_data_reg_q_50 (FF)
  Destination:          display/mod1/spi/M_data_q_30 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.352ns (Levels of Logic = 6)
  Clock Path Skew:      -0.001ns (0.339 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/mod1/M_data_reg_q_50 to display/mod1/spi/M_data_q_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y45.CQ       Tcko                  0.525   display/mod1/M_data_reg_q[50]
                                                       display/mod1/M_data_reg_q_50
    SLICE_X5Y43.B3       net (fanout=4)        1.137   display/mod1/M_data_reg_q[50]
    SLICE_X5Y43.B        Tilo                  0.259   display/mod1/n0018
                                                       display/mod1/n0014<63>121
    SLICE_X7Y43.B5       net (fanout=14)       0.984   display/mod1/n0014<63>12
    SLICE_X7Y43.B        Tilo                  0.259   display/mod1/Mmux_M_spi_start_6
                                                       display/mod1/n0014<63>13
    SLICE_X7Y43.A3       net (fanout=3)        0.579   display/mod1/n0014<63>1
    SLICE_X7Y43.A        Tilo                  0.259   display/mod1/Mmux_M_spi_start_6
                                                       display/mod1/Mmux_M_spi_start_7
    SLICE_X7Y52.C2       net (fanout=3)        1.223   display/mod1/Mmux_M_spi_start_7
    SLICE_X7Y52.C        Tilo                  0.259   display/mod1/spi/M_data_q[60]
                                                       display/mod1/M_state_q<3>1_SW2
    SLICE_X4Y48.B1       net (fanout=15)       1.223   display/mod1/N114
    SLICE_X4Y48.B        Tilo                  0.254   display/mod1/spi/M_data_q[34]
                                                       display/mod1/spi/_n0086_inv11_1
    SLICE_X2Y46.C4       net (fanout=18)       1.042   display/mod1/spi/_n0086_inv11
    SLICE_X2Y46.CLK      Tas                   0.349   display/mod1/spi/M_data_q[31]
                                                       display/mod1/spi/M_data_q_30_rstpot
                                                       display/mod1/spi/M_data_q_30
    -------------------------------------------------  ---------------------------
    Total                                      8.352ns (2.164ns logic, 6.188ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack:                  11.615ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/mod1/M_data_reg_q_50 (FF)
  Destination:          display/mod1/spi/M_data_q_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.339ns (Levels of Logic = 6)
  Clock Path Skew:      -0.011ns (0.329 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/mod1/M_data_reg_q_50 to display/mod1/spi/M_data_q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y45.CQ       Tcko                  0.525   display/mod1/M_data_reg_q[50]
                                                       display/mod1/M_data_reg_q_50
    SLICE_X5Y43.B3       net (fanout=4)        1.137   display/mod1/M_data_reg_q[50]
    SLICE_X5Y43.B        Tilo                  0.259   display/mod1/n0018
                                                       display/mod1/n0014<63>121
    SLICE_X7Y43.B5       net (fanout=14)       0.984   display/mod1/n0014<63>12
    SLICE_X7Y43.B        Tilo                  0.259   display/mod1/Mmux_M_spi_start_6
                                                       display/mod1/n0014<63>13
    SLICE_X7Y43.A3       net (fanout=3)        0.579   display/mod1/n0014<63>1
    SLICE_X7Y43.A        Tilo                  0.259   display/mod1/Mmux_M_spi_start_6
                                                       display/mod1/Mmux_M_spi_start_7
    SLICE_X7Y52.C2       net (fanout=3)        1.223   display/mod1/Mmux_M_spi_start_7
    SLICE_X7Y52.C        Tilo                  0.259   display/mod1/spi/M_data_q[60]
                                                       display/mod1/M_state_q<3>1_SW2
    SLICE_X4Y48.B1       net (fanout=15)       1.223   display/mod1/N114
    SLICE_X4Y48.B        Tilo                  0.254   display/mod1/spi/M_data_q[34]
                                                       display/mod1/spi/_n0086_inv11_1
    SLICE_X5Y44.B3       net (fanout=18)       1.005   display/mod1/spi/_n0086_inv11
    SLICE_X5Y44.CLK      Tas                   0.373   display/mod1/spi/M_data_q[23]
                                                       display/mod1/spi/M_data_q_21_rstpot
                                                       display/mod1/spi/M_data_q_21
    -------------------------------------------------  ---------------------------
    Total                                      8.339ns (2.188ns logic, 6.151ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack:                  11.635ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/mod1/M_data_reg_q_50 (FF)
  Destination:          display/mod1/spi/M_data_q_29 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.329ns (Levels of Logic = 6)
  Clock Path Skew:      -0.001ns (0.339 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/mod1/M_data_reg_q_50 to display/mod1/spi/M_data_q_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y45.CQ       Tcko                  0.525   display/mod1/M_data_reg_q[50]
                                                       display/mod1/M_data_reg_q_50
    SLICE_X5Y43.B3       net (fanout=4)        1.137   display/mod1/M_data_reg_q[50]
    SLICE_X5Y43.B        Tilo                  0.259   display/mod1/n0018
                                                       display/mod1/n0014<63>121
    SLICE_X7Y43.B5       net (fanout=14)       0.984   display/mod1/n0014<63>12
    SLICE_X7Y43.B        Tilo                  0.259   display/mod1/Mmux_M_spi_start_6
                                                       display/mod1/n0014<63>13
    SLICE_X7Y43.A3       net (fanout=3)        0.579   display/mod1/n0014<63>1
    SLICE_X7Y43.A        Tilo                  0.259   display/mod1/Mmux_M_spi_start_6
                                                       display/mod1/Mmux_M_spi_start_7
    SLICE_X7Y52.C2       net (fanout=3)        1.223   display/mod1/Mmux_M_spi_start_7
    SLICE_X7Y52.C        Tilo                  0.259   display/mod1/spi/M_data_q[60]
                                                       display/mod1/M_state_q<3>1_SW2
    SLICE_X4Y48.B1       net (fanout=15)       1.223   display/mod1/N114
    SLICE_X4Y48.B        Tilo                  0.254   display/mod1/spi/M_data_q[34]
                                                       display/mod1/spi/_n0086_inv11_1
    SLICE_X2Y46.B6       net (fanout=18)       1.019   display/mod1/spi/_n0086_inv11
    SLICE_X2Y46.CLK      Tas                   0.349   display/mod1/spi/M_data_q[31]
                                                       display/mod1/spi/M_data_q_29_rstpot
                                                       display/mod1/spi/M_data_q_29
    -------------------------------------------------  ---------------------------
    Total                                      8.329ns (2.164ns logic, 6.165ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack:                  11.645ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/mod1/M_data_reg_q_52 (FF)
  Destination:          display/mod1/spi/M_data_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.316ns (Levels of Logic = 6)
  Clock Path Skew:      -0.004ns (0.336 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/mod1/M_data_reg_q_52 to display/mod1/spi/M_data_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y45.BQ       Tcko                  0.525   display/mod1/M_data_reg_q[50]
                                                       display/mod1/M_data_reg_q_52
    SLICE_X5Y40.A5       net (fanout=16)       1.286   display/mod1/M_data_reg_q[52]
    SLICE_X5Y40.A        Tilo                  0.259   display/mod1/M_data_reg_q[11]
                                                       display/mod1/n0014<63>11_SW3
    SLICE_X5Y43.D1       net (fanout=1)        1.134   display/mod1/N128
    SLICE_X5Y43.D        Tilo                  0.259   display/mod1/n0018
                                                       display/mod1/n0018<63>1
    SLICE_X7Y43.D5       net (fanout=3)        0.455   display/mod1/n0018
    SLICE_X7Y43.D        Tilo                  0.259   display/mod1/Mmux_M_spi_start_6
                                                       display/mod1/Mmux_M_spi_start_6
    SLICE_X7Y52.C6       net (fanout=3)        0.836   display/mod1/Mmux_M_spi_start_6
    SLICE_X7Y52.C        Tilo                  0.259   display/mod1/spi/M_data_q[60]
                                                       display/mod1/M_state_q<3>1_SW2
    SLICE_X4Y48.B1       net (fanout=15)       1.223   display/mod1/N114
    SLICE_X4Y48.B        Tilo                  0.254   display/mod1/spi/M_data_q[34]
                                                       display/mod1/spi/_n0086_inv11_1
    SLICE_X3Y44.A4       net (fanout=18)       1.194   display/mod1/spi/_n0086_inv11
    SLICE_X3Y44.CLK      Tas                   0.373   display/mod1/spi/M_data_q[27]
                                                       display/mod1/spi/M_data_q_24_rstpot
                                                       display/mod1/spi/M_data_q_24
    -------------------------------------------------  ---------------------------
    Total                                      8.316ns (2.188ns logic, 6.128ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack:                  11.648ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/mod1/M_data_reg_q_1 (FF)
  Destination:          display/mod1/spi/M_data_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.316ns (Levels of Logic = 6)
  Clock Path Skew:      -0.001ns (0.336 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/mod1/M_data_reg_q_1 to display/mod1/spi/M_data_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y40.AQ       Tcko                  0.430   display/mod1/M_data_reg_q[6]
                                                       display/mod1/M_data_reg_q_1
    SLICE_X5Y43.B4       net (fanout=8)        1.020   display/mod1/M_data_reg_q[1]
    SLICE_X5Y43.B        Tilo                  0.259   display/mod1/n0018
                                                       display/mod1/n0014<63>121
    SLICE_X7Y43.B5       net (fanout=14)       0.984   display/mod1/n0014<63>12
    SLICE_X7Y43.B        Tilo                  0.259   display/mod1/Mmux_M_spi_start_6
                                                       display/mod1/n0014<63>13
    SLICE_X7Y43.A3       net (fanout=3)        0.579   display/mod1/n0014<63>1
    SLICE_X7Y43.A        Tilo                  0.259   display/mod1/Mmux_M_spi_start_6
                                                       display/mod1/Mmux_M_spi_start_7
    SLICE_X7Y52.C2       net (fanout=3)        1.223   display/mod1/Mmux_M_spi_start_7
    SLICE_X7Y52.C        Tilo                  0.259   display/mod1/spi/M_data_q[60]
                                                       display/mod1/M_state_q<3>1_SW2
    SLICE_X4Y48.B1       net (fanout=15)       1.223   display/mod1/N114
    SLICE_X4Y48.B        Tilo                  0.254   display/mod1/spi/M_data_q[34]
                                                       display/mod1/spi/_n0086_inv11_1
    SLICE_X3Y44.A4       net (fanout=18)       1.194   display/mod1/spi/_n0086_inv11
    SLICE_X3Y44.CLK      Tas                   0.373   display/mod1/spi/M_data_q[27]
                                                       display/mod1/spi/M_data_q_24_rstpot
                                                       display/mod1/spi/M_data_q_24
    -------------------------------------------------  ---------------------------
    Total                                      8.316ns (2.093ns logic, 6.223ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack:                  11.653ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/mod1/M_data_reg_q_52 (FF)
  Destination:          display/mod1/spi/M_data_q_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.308ns (Levels of Logic = 6)
  Clock Path Skew:      -0.004ns (0.336 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/mod1/M_data_reg_q_52 to display/mod1/spi/M_data_q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y45.BQ       Tcko                  0.525   display/mod1/M_data_reg_q[50]
                                                       display/mod1/M_data_reg_q_52
    SLICE_X5Y40.A5       net (fanout=16)       1.286   display/mod1/M_data_reg_q[52]
    SLICE_X5Y40.A        Tilo                  0.259   display/mod1/M_data_reg_q[11]
                                                       display/mod1/n0014<63>11_SW3
    SLICE_X5Y43.D1       net (fanout=1)        1.134   display/mod1/N128
    SLICE_X5Y43.D        Tilo                  0.259   display/mod1/n0018
                                                       display/mod1/n0018<63>1
    SLICE_X7Y43.D5       net (fanout=3)        0.455   display/mod1/n0018
    SLICE_X7Y43.D        Tilo                  0.259   display/mod1/Mmux_M_spi_start_6
                                                       display/mod1/Mmux_M_spi_start_6
    SLICE_X7Y52.C6       net (fanout=3)        0.836   display/mod1/Mmux_M_spi_start_6
    SLICE_X7Y52.C        Tilo                  0.259   display/mod1/spi/M_data_q[60]
                                                       display/mod1/M_state_q<3>1_SW2
    SLICE_X4Y48.B1       net (fanout=15)       1.223   display/mod1/N114
    SLICE_X4Y48.B        Tilo                  0.254   display/mod1/spi/M_data_q[34]
                                                       display/mod1/spi/_n0086_inv11_1
    SLICE_X3Y44.D4       net (fanout=18)       1.186   display/mod1/spi/_n0086_inv11
    SLICE_X3Y44.CLK      Tas                   0.373   display/mod1/spi/M_data_q[27]
                                                       display/mod1/spi/M_data_q_27_rstpot
                                                       display/mod1/spi/M_data_q_27
    -------------------------------------------------  ---------------------------
    Total                                      8.308ns (2.188ns logic, 6.120ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack:                  11.656ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/mod1/M_data_reg_q_1 (FF)
  Destination:          display/mod1/spi/M_data_q_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.308ns (Levels of Logic = 6)
  Clock Path Skew:      -0.001ns (0.336 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/mod1/M_data_reg_q_1 to display/mod1/spi/M_data_q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y40.AQ       Tcko                  0.430   display/mod1/M_data_reg_q[6]
                                                       display/mod1/M_data_reg_q_1
    SLICE_X5Y43.B4       net (fanout=8)        1.020   display/mod1/M_data_reg_q[1]
    SLICE_X5Y43.B        Tilo                  0.259   display/mod1/n0018
                                                       display/mod1/n0014<63>121
    SLICE_X7Y43.B5       net (fanout=14)       0.984   display/mod1/n0014<63>12
    SLICE_X7Y43.B        Tilo                  0.259   display/mod1/Mmux_M_spi_start_6
                                                       display/mod1/n0014<63>13
    SLICE_X7Y43.A3       net (fanout=3)        0.579   display/mod1/n0014<63>1
    SLICE_X7Y43.A        Tilo                  0.259   display/mod1/Mmux_M_spi_start_6
                                                       display/mod1/Mmux_M_spi_start_7
    SLICE_X7Y52.C2       net (fanout=3)        1.223   display/mod1/Mmux_M_spi_start_7
    SLICE_X7Y52.C        Tilo                  0.259   display/mod1/spi/M_data_q[60]
                                                       display/mod1/M_state_q<3>1_SW2
    SLICE_X4Y48.B1       net (fanout=15)       1.223   display/mod1/N114
    SLICE_X4Y48.B        Tilo                  0.254   display/mod1/spi/M_data_q[34]
                                                       display/mod1/spi/_n0086_inv11_1
    SLICE_X3Y44.D4       net (fanout=18)       1.186   display/mod1/spi/_n0086_inv11
    SLICE_X3Y44.CLK      Tas                   0.373   display/mod1/spi/M_data_q[27]
                                                       display/mod1/spi/M_data_q_27_rstpot
                                                       display/mod1/spi/M_data_q_27
    -------------------------------------------------  ---------------------------
    Total                                      8.308ns (2.093ns logic, 6.215ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack:                  11.659ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/mod1/M_data_reg_q_52 (FF)
  Destination:          display/mod1/spi/M_data_q_30 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.305ns (Levels of Logic = 6)
  Clock Path Skew:      -0.001ns (0.339 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/mod1/M_data_reg_q_52 to display/mod1/spi/M_data_q_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y45.BQ       Tcko                  0.525   display/mod1/M_data_reg_q[50]
                                                       display/mod1/M_data_reg_q_52
    SLICE_X5Y40.B3       net (fanout=16)       1.580   display/mod1/M_data_reg_q[52]
    SLICE_X5Y40.B        Tilo                  0.259   display/mod1/M_data_reg_q[11]
                                                       display/mod1/n0014<63>11_SW4
    SLICE_X5Y43.C1       net (fanout=1)        1.105   display/mod1/N130
    SLICE_X5Y43.C        Tilo                  0.259   display/mod1/n0018
                                                       display/mod1/n0014<63>1
    SLICE_X7Y43.D6       net (fanout=2)        0.355   display/mod1/n0014
    SLICE_X7Y43.D        Tilo                  0.259   display/mod1/Mmux_M_spi_start_6
                                                       display/mod1/Mmux_M_spi_start_6
    SLICE_X7Y52.C6       net (fanout=3)        0.836   display/mod1/Mmux_M_spi_start_6
    SLICE_X7Y52.C        Tilo                  0.259   display/mod1/spi/M_data_q[60]
                                                       display/mod1/M_state_q<3>1_SW2
    SLICE_X4Y48.B1       net (fanout=15)       1.223   display/mod1/N114
    SLICE_X4Y48.B        Tilo                  0.254   display/mod1/spi/M_data_q[34]
                                                       display/mod1/spi/_n0086_inv11_1
    SLICE_X2Y46.C4       net (fanout=18)       1.042   display/mod1/spi/_n0086_inv11
    SLICE_X2Y46.CLK      Tas                   0.349   display/mod1/spi/M_data_q[31]
                                                       display/mod1/spi/M_data_q_30_rstpot
                                                       display/mod1/spi/M_data_q_30
    -------------------------------------------------  ---------------------------
    Total                                      8.305ns (2.164ns logic, 6.141ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack:                  11.662ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/mod1/M_data_reg_q_52 (FF)
  Destination:          display/mod1/spi/M_data_q_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.292ns (Levels of Logic = 6)
  Clock Path Skew:      -0.011ns (0.329 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/mod1/M_data_reg_q_52 to display/mod1/spi/M_data_q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y45.BQ       Tcko                  0.525   display/mod1/M_data_reg_q[50]
                                                       display/mod1/M_data_reg_q_52
    SLICE_X5Y40.B3       net (fanout=16)       1.580   display/mod1/M_data_reg_q[52]
    SLICE_X5Y40.B        Tilo                  0.259   display/mod1/M_data_reg_q[11]
                                                       display/mod1/n0014<63>11_SW4
    SLICE_X5Y43.C1       net (fanout=1)        1.105   display/mod1/N130
    SLICE_X5Y43.C        Tilo                  0.259   display/mod1/n0018
                                                       display/mod1/n0014<63>1
    SLICE_X7Y43.D6       net (fanout=2)        0.355   display/mod1/n0014
    SLICE_X7Y43.D        Tilo                  0.259   display/mod1/Mmux_M_spi_start_6
                                                       display/mod1/Mmux_M_spi_start_6
    SLICE_X7Y52.C6       net (fanout=3)        0.836   display/mod1/Mmux_M_spi_start_6
    SLICE_X7Y52.C        Tilo                  0.259   display/mod1/spi/M_data_q[60]
                                                       display/mod1/M_state_q<3>1_SW2
    SLICE_X4Y48.B1       net (fanout=15)       1.223   display/mod1/N114
    SLICE_X4Y48.B        Tilo                  0.254   display/mod1/spi/M_data_q[34]
                                                       display/mod1/spi/_n0086_inv11_1
    SLICE_X5Y44.B3       net (fanout=18)       1.005   display/mod1/spi/_n0086_inv11
    SLICE_X5Y44.CLK      Tas                   0.373   display/mod1/spi/M_data_q[23]
                                                       display/mod1/spi/M_data_q_21_rstpot
                                                       display/mod1/spi/M_data_q_21
    -------------------------------------------------  ---------------------------
    Total                                      8.292ns (2.188ns logic, 6.104ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack:                  11.665ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/mod1/M_data_reg_q_34 (FF)
  Destination:          display/mod1/spi/M_data_q_30 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.302ns (Levels of Logic = 6)
  Clock Path Skew:      0.002ns (0.339 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/mod1/M_data_reg_q_34 to display/mod1/spi/M_data_q_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y43.BMUX     Tshcko                0.518   display/mod1/M_data_reg_q[48]
                                                       display/mod1/M_data_reg_q_34
    SLICE_X5Y43.B1       net (fanout=8)        1.094   display/mod1/M_data_reg_q[34]
    SLICE_X5Y43.B        Tilo                  0.259   display/mod1/n0018
                                                       display/mod1/n0014<63>121
    SLICE_X7Y43.B5       net (fanout=14)       0.984   display/mod1/n0014<63>12
    SLICE_X7Y43.B        Tilo                  0.259   display/mod1/Mmux_M_spi_start_6
                                                       display/mod1/n0014<63>13
    SLICE_X7Y43.A3       net (fanout=3)        0.579   display/mod1/n0014<63>1
    SLICE_X7Y43.A        Tilo                  0.259   display/mod1/Mmux_M_spi_start_6
                                                       display/mod1/Mmux_M_spi_start_7
    SLICE_X7Y52.C2       net (fanout=3)        1.223   display/mod1/Mmux_M_spi_start_7
    SLICE_X7Y52.C        Tilo                  0.259   display/mod1/spi/M_data_q[60]
                                                       display/mod1/M_state_q<3>1_SW2
    SLICE_X4Y48.B1       net (fanout=15)       1.223   display/mod1/N114
    SLICE_X4Y48.B        Tilo                  0.254   display/mod1/spi/M_data_q[34]
                                                       display/mod1/spi/_n0086_inv11_1
    SLICE_X2Y46.C4       net (fanout=18)       1.042   display/mod1/spi/_n0086_inv11
    SLICE_X2Y46.CLK      Tas                   0.349   display/mod1/spi/M_data_q[31]
                                                       display/mod1/spi/M_data_q_30_rstpot
                                                       display/mod1/spi/M_data_q_30
    -------------------------------------------------  ---------------------------
    Total                                      8.302ns (2.157ns logic, 6.145ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack:                  11.668ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/mod1/M_data_reg_q_34 (FF)
  Destination:          display/mod1/spi/M_data_q_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.289ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.329 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/mod1/M_data_reg_q_34 to display/mod1/spi/M_data_q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y43.BMUX     Tshcko                0.518   display/mod1/M_data_reg_q[48]
                                                       display/mod1/M_data_reg_q_34
    SLICE_X5Y43.B1       net (fanout=8)        1.094   display/mod1/M_data_reg_q[34]
    SLICE_X5Y43.B        Tilo                  0.259   display/mod1/n0018
                                                       display/mod1/n0014<63>121
    SLICE_X7Y43.B5       net (fanout=14)       0.984   display/mod1/n0014<63>12
    SLICE_X7Y43.B        Tilo                  0.259   display/mod1/Mmux_M_spi_start_6
                                                       display/mod1/n0014<63>13
    SLICE_X7Y43.A3       net (fanout=3)        0.579   display/mod1/n0014<63>1
    SLICE_X7Y43.A        Tilo                  0.259   display/mod1/Mmux_M_spi_start_6
                                                       display/mod1/Mmux_M_spi_start_7
    SLICE_X7Y52.C2       net (fanout=3)        1.223   display/mod1/Mmux_M_spi_start_7
    SLICE_X7Y52.C        Tilo                  0.259   display/mod1/spi/M_data_q[60]
                                                       display/mod1/M_state_q<3>1_SW2
    SLICE_X4Y48.B1       net (fanout=15)       1.223   display/mod1/N114
    SLICE_X4Y48.B        Tilo                  0.254   display/mod1/spi/M_data_q[34]
                                                       display/mod1/spi/_n0086_inv11_1
    SLICE_X5Y44.B3       net (fanout=18)       1.005   display/mod1/spi/_n0086_inv11
    SLICE_X5Y44.CLK      Tas                   0.373   display/mod1/spi/M_data_q[23]
                                                       display/mod1/spi/M_data_q_21_rstpot
                                                       display/mod1/spi/M_data_q_21
    -------------------------------------------------  ---------------------------
    Total                                      8.289ns (2.181ns logic, 6.108ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack:                  11.677ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/mod1/M_data_reg_q_52 (FF)
  Destination:          display/mod1/spi/M_data_q_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.277ns (Levels of Logic = 6)
  Clock Path Skew:      -0.011ns (0.329 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/mod1/M_data_reg_q_52 to display/mod1/spi/M_data_q_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y45.BQ       Tcko                  0.525   display/mod1/M_data_reg_q[50]
                                                       display/mod1/M_data_reg_q_52
    SLICE_X5Y40.A5       net (fanout=16)       1.286   display/mod1/M_data_reg_q[52]
    SLICE_X5Y40.A        Tilo                  0.259   display/mod1/M_data_reg_q[11]
                                                       display/mod1/n0014<63>11_SW3
    SLICE_X5Y43.D1       net (fanout=1)        1.134   display/mod1/N128
    SLICE_X5Y43.D        Tilo                  0.259   display/mod1/n0018
                                                       display/mod1/n0018<63>1
    SLICE_X7Y43.D5       net (fanout=3)        0.455   display/mod1/n0018
    SLICE_X7Y43.D        Tilo                  0.259   display/mod1/Mmux_M_spi_start_6
                                                       display/mod1/Mmux_M_spi_start_6
    SLICE_X7Y52.C6       net (fanout=3)        0.836   display/mod1/Mmux_M_spi_start_6
    SLICE_X7Y52.C        Tilo                  0.259   display/mod1/spi/M_data_q[60]
                                                       display/mod1/M_state_q<3>1_SW2
    SLICE_X4Y48.B1       net (fanout=15)       1.223   display/mod1/N114
    SLICE_X4Y48.B        Tilo                  0.254   display/mod1/spi/M_data_q[34]
                                                       display/mod1/spi/_n0086_inv11_1
    SLICE_X5Y44.C1       net (fanout=18)       1.155   display/mod1/spi/_n0086_inv11
    SLICE_X5Y44.CLK      Tas                   0.373   display/mod1/spi/M_data_q[23]
                                                       display/mod1/spi/M_data_q_22_rstpot
                                                       display/mod1/spi/M_data_q_22
    -------------------------------------------------  ---------------------------
    Total                                      8.277ns (2.188ns logic, 6.089ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack:                  11.680ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/mod1/M_data_reg_q_1 (FF)
  Destination:          display/mod1/spi/M_data_q_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.277ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.329 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/mod1/M_data_reg_q_1 to display/mod1/spi/M_data_q_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y40.AQ       Tcko                  0.430   display/mod1/M_data_reg_q[6]
                                                       display/mod1/M_data_reg_q_1
    SLICE_X5Y43.B4       net (fanout=8)        1.020   display/mod1/M_data_reg_q[1]
    SLICE_X5Y43.B        Tilo                  0.259   display/mod1/n0018
                                                       display/mod1/n0014<63>121
    SLICE_X7Y43.B5       net (fanout=14)       0.984   display/mod1/n0014<63>12
    SLICE_X7Y43.B        Tilo                  0.259   display/mod1/Mmux_M_spi_start_6
                                                       display/mod1/n0014<63>13
    SLICE_X7Y43.A3       net (fanout=3)        0.579   display/mod1/n0014<63>1
    SLICE_X7Y43.A        Tilo                  0.259   display/mod1/Mmux_M_spi_start_6
                                                       display/mod1/Mmux_M_spi_start_7
    SLICE_X7Y52.C2       net (fanout=3)        1.223   display/mod1/Mmux_M_spi_start_7
    SLICE_X7Y52.C        Tilo                  0.259   display/mod1/spi/M_data_q[60]
                                                       display/mod1/M_state_q<3>1_SW2
    SLICE_X4Y48.B1       net (fanout=15)       1.223   display/mod1/N114
    SLICE_X4Y48.B        Tilo                  0.254   display/mod1/spi/M_data_q[34]
                                                       display/mod1/spi/_n0086_inv11_1
    SLICE_X5Y44.C1       net (fanout=18)       1.155   display/mod1/spi/_n0086_inv11
    SLICE_X5Y44.CLK      Tas                   0.373   display/mod1/spi/M_data_q[23]
                                                       display/mod1/spi/M_data_q_22_rstpot
                                                       display/mod1/spi/M_data_q_22
    -------------------------------------------------  ---------------------------
    Total                                      8.277ns (2.093ns logic, 6.184ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack:                  11.682ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/mod1/M_data_reg_q_52 (FF)
  Destination:          display/mod1/spi/M_data_q_29 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.282ns (Levels of Logic = 6)
  Clock Path Skew:      -0.001ns (0.339 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/mod1/M_data_reg_q_52 to display/mod1/spi/M_data_q_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y45.BQ       Tcko                  0.525   display/mod1/M_data_reg_q[50]
                                                       display/mod1/M_data_reg_q_52
    SLICE_X5Y40.B3       net (fanout=16)       1.580   display/mod1/M_data_reg_q[52]
    SLICE_X5Y40.B        Tilo                  0.259   display/mod1/M_data_reg_q[11]
                                                       display/mod1/n0014<63>11_SW4
    SLICE_X5Y43.C1       net (fanout=1)        1.105   display/mod1/N130
    SLICE_X5Y43.C        Tilo                  0.259   display/mod1/n0018
                                                       display/mod1/n0014<63>1
    SLICE_X7Y43.D6       net (fanout=2)        0.355   display/mod1/n0014
    SLICE_X7Y43.D        Tilo                  0.259   display/mod1/Mmux_M_spi_start_6
                                                       display/mod1/Mmux_M_spi_start_6
    SLICE_X7Y52.C6       net (fanout=3)        0.836   display/mod1/Mmux_M_spi_start_6
    SLICE_X7Y52.C        Tilo                  0.259   display/mod1/spi/M_data_q[60]
                                                       display/mod1/M_state_q<3>1_SW2
    SLICE_X4Y48.B1       net (fanout=15)       1.223   display/mod1/N114
    SLICE_X4Y48.B        Tilo                  0.254   display/mod1/spi/M_data_q[34]
                                                       display/mod1/spi/_n0086_inv11_1
    SLICE_X2Y46.B6       net (fanout=18)       1.019   display/mod1/spi/_n0086_inv11
    SLICE_X2Y46.CLK      Tas                   0.349   display/mod1/spi/M_data_q[31]
                                                       display/mod1/spi/M_data_q_29_rstpot
                                                       display/mod1/spi/M_data_q_29
    -------------------------------------------------  ---------------------------
    Total                                      8.282ns (2.164ns logic, 6.118ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: display/mod2/spi/M_sck_reg_q[3]/CLK
  Logical resource: display/mod2/spi/M_sck_reg_q_0/CK
  Location pin: SLICE_X12Y49.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: display/mod2/spi/M_sck_reg_q[3]/CLK
  Logical resource: display/mod2/spi/M_sck_reg_q_1/CK
  Location pin: SLICE_X12Y49.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: display/mod2/spi/M_sck_reg_q[3]/CLK
  Logical resource: display/mod2/spi/M_sck_reg_q_2/CK
  Location pin: SLICE_X12Y49.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: display/mod2/spi/M_sck_reg_q[3]/CLK
  Logical resource: display/mod2/spi/M_sck_reg_q_3/CK
  Location pin: SLICE_X12Y49.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: display/mod2/spi/M_sck_reg_q[7]/CLK
  Logical resource: display/mod2/spi/M_sck_reg_q_4/CK
  Location pin: SLICE_X12Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: display/mod2/spi/M_sck_reg_q[7]/CLK
  Logical resource: display/mod2/spi/M_sck_reg_q_5/CK
  Location pin: SLICE_X12Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: display/mod2/spi/M_sck_reg_q[7]/CLK
  Logical resource: display/mod2/spi/M_sck_reg_q_6/CK
  Location pin: SLICE_X12Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: display/mod2/spi/M_sck_reg_q[7]/CLK
  Logical resource: display/mod2/spi/M_sck_reg_q_7/CK
  Location pin: SLICE_X12Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: display/mod2/spi/M_sck_reg_q[8]/CLK
  Logical resource: display/mod2/spi/M_sck_reg_q_8/CK
  Location pin: SLICE_X12Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: display/mod1/M_data_reg_q_11_1/CLK
  Logical resource: display/mod1/M_data_reg_q_11_1/CK
  Location pin: SLICE_X4Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: display/mod1/spi/M_data_q[34]/CLK
  Logical resource: display/mod1/spi/M_data_q_32/CK
  Location pin: SLICE_X4Y48.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: display/mod1/spi/M_data_q[34]/CLK
  Logical resource: display/mod1/spi/M_data_q_33/CK
  Location pin: SLICE_X4Y48.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: display/mod1/spi/M_data_q[34]/CLK
  Logical resource: display/mod1/spi/M_data_q_34/CK
  Location pin: SLICE_X4Y48.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: display/mod1/spi/M_data_q[38]/CLK
  Logical resource: display/mod1/spi/M_data_q_35/CK
  Location pin: SLICE_X4Y49.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: display/mod1/spi/M_data_q[38]/CLK
  Logical resource: display/mod1/spi/M_data_q_36/CK
  Location pin: SLICE_X4Y49.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: display/mod1/spi/M_data_q[38]/CLK
  Logical resource: display/mod1/spi/M_data_q_37/CK
  Location pin: SLICE_X4Y49.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: display/mod1/spi/M_data_q[38]/CLK
  Logical resource: display/mod1/spi/M_data_q_38/CK
  Location pin: SLICE_X4Y49.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: display/mod1/spi/M_data_q[42]/CLK
  Logical resource: display/mod1/spi/M_data_q_39/CK
  Location pin: SLICE_X4Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: display/mod1/spi/M_data_q[42]/CLK
  Logical resource: display/mod1/spi/M_data_q_40/CK
  Location pin: SLICE_X4Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: display/mod1/spi/M_data_q[42]/CLK
  Logical resource: display/mod1/spi/M_data_q_41/CK
  Location pin: SLICE_X4Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: display/mod1/spi/M_data_q[42]/CLK
  Logical resource: display/mod1/spi/M_data_q_42/CK
  Location pin: SLICE_X4Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: display/mod1/spi/M_data_q[57]/CLK
  Logical resource: display/mod1/spi/M_data_q_54/CK
  Location pin: SLICE_X4Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: display/mod1/spi/M_data_q[57]/CLK
  Logical resource: display/mod1/spi/M_data_q_55/CK
  Location pin: SLICE_X4Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: display/mod1/spi/M_data_q[57]/CLK
  Logical resource: display/mod1/spi/M_data_q_56/CK
  Location pin: SLICE_X4Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: display/mod1/spi/M_data_q[57]/CLK
  Logical resource: display/mod1/spi/M_data_q_57/CK
  Location pin: SLICE_X4Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: display/mod1/spi/M_data_q[63]/CLK
  Logical resource: display/mod1/spi/M_data_q_61/CK
  Location pin: SLICE_X4Y54.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: display/mod1/spi/M_data_q[63]/CLK
  Logical resource: display/mod1/spi/M_data_q_62/CK
  Location pin: SLICE_X4Y54.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: display/mod1/spi/M_data_q[63]/CLK
  Logical resource: display/mod1/spi/M_data_q_63/CK
  Location pin: SLICE_X4Y54.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: display/mod0/M_sck_reg_q_0/CLK
  Logical resource: display/mod0/spi/M_sck_reg_q_1/CK
  Location pin: SLICE_X8Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.567|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 63650 paths, 0 nets, and 2832 connections

Design statistics:
   Minimum period:   8.567ns{1}   (Maximum frequency: 116.727MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Dec 01 02:19:04 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 226 MB



