{"Source Block": ["hdl/projects/arradio/c5soc/system_top.v@156:166@HdlIdDef", "\n  wire              sys_resetn;\n  wire    [ 31:0]   sys_gpio_bd_i;\n  wire    [ 31:0]   sys_gpio_bd_o;\n  wire    [ 31:0]   sys_gpio_i;\n  wire    [ 31:0]   sys_gpio_o;\n\n  wire              i2c0_out_data;\n  wire              i2c0_sda;\n  wire              i2c0_out_clk;\n  wire              i2c0_scl_in_clk;\n"], "Clone Blocks": [["hdl/projects/arradio/c5soc/system_top.v@155:165", "  // internal signals\n\n  wire              sys_resetn;\n  wire    [ 31:0]   sys_gpio_bd_i;\n  wire    [ 31:0]   sys_gpio_bd_o;\n  wire    [ 31:0]   sys_gpio_i;\n  wire    [ 31:0]   sys_gpio_o;\n\n  wire              i2c0_out_data;\n  wire              i2c0_sda;\n  wire              i2c0_out_clk;\n"], ["hdl/projects/arradio/c5soc/system_top.v@153:163", "  input             spi_miso);\n\n  // internal signals\n\n  wire              sys_resetn;\n  wire    [ 31:0]   sys_gpio_bd_i;\n  wire    [ 31:0]   sys_gpio_bd_o;\n  wire    [ 31:0]   sys_gpio_i;\n  wire    [ 31:0]   sys_gpio_o;\n\n  wire              i2c0_out_data;\n"], ["hdl/projects/arradio/c5soc/system_top.v@159:169", "  wire    [ 31:0]   sys_gpio_bd_o;\n  wire    [ 31:0]   sys_gpio_i;\n  wire    [ 31:0]   sys_gpio_o;\n\n  wire              i2c0_out_data;\n  wire              i2c0_sda;\n  wire              i2c0_out_clk;\n  wire              i2c0_scl_in_clk;\n\n  // defaults\n\n"], ["hdl/projects/arradio/c5soc/system_top.v@154:164", "\n  // internal signals\n\n  wire              sys_resetn;\n  wire    [ 31:0]   sys_gpio_bd_i;\n  wire    [ 31:0]   sys_gpio_bd_o;\n  wire    [ 31:0]   sys_gpio_i;\n  wire    [ 31:0]   sys_gpio_o;\n\n  wire              i2c0_out_data;\n  wire              i2c0_sda;\n"], ["hdl/projects/arradio/c5soc/system_top.v@158:168", "  wire    [ 31:0]   sys_gpio_bd_i;\n  wire    [ 31:0]   sys_gpio_bd_o;\n  wire    [ 31:0]   sys_gpio_i;\n  wire    [ 31:0]   sys_gpio_o;\n\n  wire              i2c0_out_data;\n  wire              i2c0_sda;\n  wire              i2c0_out_clk;\n  wire              i2c0_scl_in_clk;\n\n  // defaults\n"], ["hdl/projects/arradio/c5soc/system_top.v@152:162", "  output            spi_mosi,\n  input             spi_miso);\n\n  // internal signals\n\n  wire              sys_resetn;\n  wire    [ 31:0]   sys_gpio_bd_i;\n  wire    [ 31:0]   sys_gpio_bd_o;\n  wire    [ 31:0]   sys_gpio_i;\n  wire    [ 31:0]   sys_gpio_o;\n\n"]], "Diff Content": {"Delete": [[161, "  wire    [ 31:0]   sys_gpio_o;\n"]], "Add": [[161, "  wire              clk;\n"], [161, "  wire              adc_enable_i0;\n"], [161, "  wire              adc_enable_q0;\n"], [161, "  wire              adc_enable_i1;\n"], [161, "  wire              adc_enable_q1;\n"], [161, "  wire              adc_valid_i0;\n"], [161, "  wire              adc_valid_q0;\n"], [161, "  wire              adc_valid_i1;\n"], [161, "  wire              adc_valid_q1;\n"], [161, "  wire              adc_dwr;\n"], [161, "  wire              adc_dsync;\n"], [161, "  wire    [ 15:0]   adc_chan_i0;\n"], [161, "  wire    [ 15:0]   adc_chan_q0;\n"], [161, "  wire    [ 15:0]   adc_chan_i1;\n"], [161, "  wire    [ 15:0]   adc_chan_q1;\n"], [161, "  wire    [ 63:0]   adc_ddata;\n"], [161, "  wire              adc_dovf;\n"], [161, "  wire              dac_enable_i0;\n"], [161, "  wire              dac_enable_q0;\n"], [161, "  wire              dac_enable_i1;\n"], [161, "  wire              dac_enable_q1;\n"], [161, "  wire              dac_valid_i0;\n"], [161, "  wire              dac_valid_q0;\n"], [161, "  wire              dac_valid_i1;\n"], [161, "  wire              dac_valid_q1;\n"], [161, "  wire    [ 15:0]   dac_data_i0;\n"], [161, "  wire    [ 15:0]   dac_data_q0;\n"], [161, "  wire    [ 15:0]   dac_data_i1;\n"], [161, "  wire    [ 15:0]   dac_data_q1;\n"], [161, "  wire    [ 63:0]   dac_ddata;\n"], [161, "  wire              dac_dunf;\n"], [161, "  wire              dac_rd_en;\n"], [161, "  wire              dac_fifo_valid;  \n"], [161, "  wire              vga_pixel_clock;\n"], [161, "  wire              vid_v_sync;\n"], [161, "  wire              vid_h_sync;\n"], [161, "  wire    [7:0]     vid_r,vid_g,vid_b;\n"]]}}