

================================================================
== Vivado HLS Report for 'HystThresholdComp'
================================================================
* Date:           Fri May 26 21:01:36 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cannyRectangle
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  11.00|     6.888|        1.38|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  2077921|  2077921|  2077921|  2077921|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  2077920|  2077920|      1924|          -|          -|  1080|    no    |
        | + Loop 1.1  |     1921|     1921|         3|          1|          1|  1920|    yes   |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 6 5 
5 --> 3 
6 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%window_buf_0_1 = alloca i8"   --->   Operation 7 'alloca' 'window_buf_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%window_buf_0_1_3 = alloca i8"   --->   Operation 8 'alloca' 'window_buf_0_1_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%window_buf_1_1 = alloca i8"   --->   Operation 9 'alloca' 'window_buf_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%window_buf_1_1_3 = alloca i8"   --->   Operation 10 'alloca' 'window_buf_1_1_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%window_buf_2_1 = alloca i8"   --->   Operation 11 'alloca' 'window_buf_2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%window_buf_2_1_3 = alloca i8"   --->   Operation 12 'alloca' 'window_buf_2_1_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* @fifo7, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str141, i32 0, i32 0, [1 x i8]* @p_str142, [1 x i8]* @p_str143, [1 x i8]* @p_str144, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str145, [1 x i8]* @p_str146)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* @fifo6, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str150, i32 0, i32 0, [1 x i8]* @p_str151, [1 x i8]* @p_str152, [1 x i8]* @p_str153, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str154, [1 x i8]* @p_str155)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (3.25ns)   --->   "%line_buf = alloca [1920 x i24], align 4" [cannyRectangle/HlsImProc.hpp:424]   --->   Operation 15 'alloca' 'line_buf' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1920> <RAM>
ST_1 : Operation 16 [1/1] (1.76ns)   --->   "br label %.loopexit" [cannyRectangle/HlsImProc.hpp:431]   --->   Operation 16 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.85>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%yi_0_i = phi i11 [ 0, %entry ], [ %yi, %.loopexit.loopexit ]"   --->   Operation 17 'phi' 'yi_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.88ns)   --->   "%icmp_ln431 = icmp eq i11 %yi_0_i, -968" [cannyRectangle/HlsImProc.hpp:431]   --->   Operation 18 'icmp' 'icmp_ln431' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1080, i64 1080, i64 1080)"   --->   Operation 19 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.63ns)   --->   "%yi = add i11 %yi_0_i, 1" [cannyRectangle/HlsImProc.hpp:431]   --->   Operation 20 'add' 'yi' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "br i1 %icmp_ln431, label %"HystThresholdComp<1920u, 1080u>.exit", label %.preheader4.i.preheader" [cannyRectangle/HlsImProc.hpp:431]   --->   Operation 21 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.76ns)   --->   "br label %.preheader4.i"   --->   Operation 22 'br' <Predicate = (!icmp_ln431)> <Delay = 1.76>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 23 'ret' <Predicate = (icmp_ln431)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%xi_0_i = phi i11 [ %xi, %hls_label_6 ], [ 0, %.preheader4.i.preheader ]"   --->   Operation 24 'phi' 'xi_0_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (1.88ns)   --->   "%icmp_ln432 = icmp eq i11 %xi_0_i, -128" [cannyRectangle/HlsImProc.hpp:432]   --->   Operation 25 'icmp' 'icmp_ln432' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (1.63ns)   --->   "%xi = add i11 %xi_0_i, 1" [cannyRectangle/HlsImProc.hpp:432]   --->   Operation 26 'add' 'xi' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln441 = zext i11 %xi_0_i to i64" [cannyRectangle/HlsImProc.hpp:441]   --->   Operation 27 'zext' 'zext_ln441' <Predicate = (!icmp_ln432)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%line_buf_addr = getelementptr [1920 x i24]* %line_buf, i64 0, i64 %zext_ln441" [cannyRectangle/HlsImProc.hpp:441]   --->   Operation 28 'getelementptr' 'line_buf_addr' <Predicate = (!icmp_ln432)> <Delay = 0.00>
ST_3 : Operation 29 [2/2] (3.25ns)   --->   "%line_buf_load = load i24* %line_buf_addr, align 4" [cannyRectangle/HlsImProc.hpp:444]   --->   Operation 29 'load' 'line_buf_load' <Predicate = (!icmp_ln432)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1920> <RAM>

State 4 <SV = 3> <Delay = 6.88>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%window_buf_0_1_4 = load i8* %window_buf_0_1_3"   --->   Operation 30 'load' 'window_buf_0_1_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%window_buf_1_1_4 = load i8* %window_buf_1_1_3"   --->   Operation 31 'load' 'window_buf_1_1_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%window_buf_2_1_4 = load i8* %window_buf_2_1_3"   --->   Operation 32 'load' 'window_buf_2_1_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%empty_102 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1920, i64 1920, i64 1920)"   --->   Operation 33 'speclooptripcount' 'empty_102' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "br i1 %icmp_ln432, label %.loopexit.loopexit, label %hls_label_6" [cannyRectangle/HlsImProc.hpp:432]   --->   Operation 34 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%window_buf_0_1_loa = load i8* %window_buf_0_1" [cannyRectangle/HlsImProc.hpp:461]   --->   Operation 35 'load' 'window_buf_0_1_loa' <Predicate = (!icmp_ln432)> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%window_buf_1_1_loa = load i8* %window_buf_1_1" [cannyRectangle/HlsImProc.hpp:461]   --->   Operation 36 'load' 'window_buf_1_1_loa' <Predicate = (!icmp_ln432)> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%window_buf_2_1_loa = load i8* %window_buf_2_1" [cannyRectangle/HlsImProc.hpp:461]   --->   Operation 37 'load' 'window_buf_2_1_loa' <Predicate = (!icmp_ln432)> <Delay = 0.00>
ST_4 : Operation 38 [1/2] (3.25ns)   --->   "%line_buf_load = load i24* %line_buf_addr, align 4" [cannyRectangle/HlsImProc.hpp:444]   --->   Operation 38 'load' 'line_buf_load' <Predicate = (!icmp_ln432)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1920> <RAM>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%window_buf_0_2 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %line_buf_load, i32 8, i32 15)" [cannyRectangle/HlsImProc.hpp:441]   --->   Operation 39 'partselect' 'window_buf_0_2' <Predicate = (!icmp_ln432)> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%window_buf_1_2 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %line_buf_load, i32 16, i32 23)" [cannyRectangle/HlsImProc.hpp:441]   --->   Operation 40 'partselect' 'window_buf_1_2' <Predicate = (!icmp_ln432)> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (3.63ns)   --->   "%window_buf_2_2 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* @fifo6)" [cannyRectangle/HlsImProc.hpp:444]   --->   Operation 41 'read' 'window_buf_2_2' <Predicate = (!icmp_ln432)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%tmp = call i16 @_ssdm_op_PartSelect.i16.i24.i32.i32(i24 %line_buf_load, i32 8, i32 23)" [cannyRectangle/HlsImProc.hpp:444]   --->   Operation 42 'partselect' 'tmp' <Predicate = (!icmp_ln432)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_10_i = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %window_buf_2_2, i16 %tmp)" [cannyRectangle/HlsImProc.hpp:444]   --->   Operation 43 'bitconcatenate' 'tmp_10_i' <Predicate = (!icmp_ln432)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (3.25ns)   --->   "store i24 %tmp_10_i, i24* %line_buf_addr, align 4" [cannyRectangle/HlsImProc.hpp:444]   --->   Operation 44 'store' <Predicate = (!icmp_ln432)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1920> <RAM>
ST_4 : Operation 45 [1/1] (1.55ns)   --->   "%icmp_ln461 = icmp eq i8 %window_buf_0_1_loa, -1" [cannyRectangle/HlsImProc.hpp:461]   --->   Operation 45 'icmp' 'icmp_ln461' <Predicate = (!icmp_ln432)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (1.55ns)   --->   "%icmp_ln460 = icmp ne i8 %window_buf_1_1_4, 0" [cannyRectangle/HlsImProc.hpp:460]   --->   Operation 46 'icmp' 'icmp_ln460' <Predicate = (!icmp_ln432)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (1.55ns)   --->   "%icmp_ln461_1 = icmp eq i8 %window_buf_0_1_4, -1" [cannyRectangle/HlsImProc.hpp:461]   --->   Operation 47 'icmp' 'icmp_ln461_1' <Predicate = (!icmp_ln432)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (1.55ns)   --->   "%icmp_ln461_2 = icmp eq i8 %window_buf_0_2, -1" [cannyRectangle/HlsImProc.hpp:461]   --->   Operation 48 'icmp' 'icmp_ln461_2' <Predicate = (!icmp_ln432)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (1.55ns)   --->   "%icmp_ln461_3 = icmp eq i8 %window_buf_1_1_loa, -1" [cannyRectangle/HlsImProc.hpp:461]   --->   Operation 49 'icmp' 'icmp_ln461_3' <Predicate = (!icmp_ln432)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node and_ln460)   --->   "%or_ln460 = or i1 %icmp_ln461, %icmp_ln461_1" [cannyRectangle/HlsImProc.hpp:460]   --->   Operation 50 'or' 'or_ln460' <Predicate = (!icmp_ln432)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node and_ln460)   --->   "%or_ln460_1 = or i1 %icmp_ln461_2, %icmp_ln461_3" [cannyRectangle/HlsImProc.hpp:460]   --->   Operation 51 'or' 'or_ln460_1' <Predicate = (!icmp_ln432)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node and_ln460)   --->   "%or_ln460_2 = or i1 %or_ln460_1, %or_ln460" [cannyRectangle/HlsImProc.hpp:460]   --->   Operation 52 'or' 'or_ln460_2' <Predicate = (!icmp_ln432)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln460 = and i1 %or_ln460_2, %icmp_ln460" [cannyRectangle/HlsImProc.hpp:460]   --->   Operation 53 'and' 'and_ln460' <Predicate = (!icmp_ln432)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (1.55ns)   --->   "%icmp_ln461_4 = icmp eq i8 %window_buf_1_1_4, -1" [cannyRectangle/HlsImProc.hpp:461]   --->   Operation 54 'icmp' 'icmp_ln461_4' <Predicate = (!icmp_ln432)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (1.55ns)   --->   "%icmp_ln461_5 = icmp eq i8 %window_buf_1_2, -1" [cannyRectangle/HlsImProc.hpp:461]   --->   Operation 55 'icmp' 'icmp_ln461_5' <Predicate = (!icmp_ln432)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node or_ln460_4)   --->   "%and_ln460_1 = and i1 %icmp_ln461_5, %icmp_ln460" [cannyRectangle/HlsImProc.hpp:460]   --->   Operation 56 'and' 'and_ln460_1' <Predicate = (!icmp_ln432)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (1.55ns)   --->   "%icmp_ln461_6 = icmp eq i8 %window_buf_2_1_loa, -1" [cannyRectangle/HlsImProc.hpp:461]   --->   Operation 57 'icmp' 'icmp_ln461_6' <Predicate = (!icmp_ln432)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (1.55ns)   --->   "%icmp_ln461_7 = icmp eq i8 %window_buf_2_1_4, -1" [cannyRectangle/HlsImProc.hpp:461]   --->   Operation 58 'icmp' 'icmp_ln461_7' <Predicate = (!icmp_ln432)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (1.55ns)   --->   "%icmp_ln461_8 = icmp eq i8 %window_buf_2_2, -1" [cannyRectangle/HlsImProc.hpp:461]   --->   Operation 59 'icmp' 'icmp_ln461_8' <Predicate = (!icmp_ln432)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node or_ln460_4)   --->   "%or_ln460_3 = or i1 %icmp_ln461_4, %and_ln460_1" [cannyRectangle/HlsImProc.hpp:460]   --->   Operation 60 'or' 'or_ln460_3' <Predicate = (!icmp_ln432)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln460_4 = or i1 %or_ln460_3, %and_ln460" [cannyRectangle/HlsImProc.hpp:460]   --->   Operation 61 'or' 'or_ln460_4' <Predicate = (!icmp_ln432)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "store i8 %window_buf_2_2, i8* %window_buf_2_1_3" [cannyRectangle/HlsImProc.hpp:432]   --->   Operation 62 'store' <Predicate = (!icmp_ln432)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "store i8 %window_buf_2_1_4, i8* %window_buf_2_1" [cannyRectangle/HlsImProc.hpp:432]   --->   Operation 63 'store' <Predicate = (!icmp_ln432)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "store i8 %window_buf_1_2, i8* %window_buf_1_1_3" [cannyRectangle/HlsImProc.hpp:432]   --->   Operation 64 'store' <Predicate = (!icmp_ln432)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "store i8 %window_buf_1_1_4, i8* %window_buf_1_1" [cannyRectangle/HlsImProc.hpp:432]   --->   Operation 65 'store' <Predicate = (!icmp_ln432)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "store i8 %window_buf_0_2, i8* %window_buf_0_1_3" [cannyRectangle/HlsImProc.hpp:432]   --->   Operation 66 'store' <Predicate = (!icmp_ln432)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "store i8 %window_buf_0_1_4, i8* %window_buf_0_1" [cannyRectangle/HlsImProc.hpp:432]   --->   Operation 67 'store' <Predicate = (!icmp_ln432)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 4.62>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6)" [cannyRectangle/HlsImProc.hpp:432]   --->   Operation 68 'specregionbegin' 'tmp_i' <Predicate = (!icmp_ln432)> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [cannyRectangle/HlsImProc.hpp:433]   --->   Operation 69 'specpipeline' <Predicate = (!icmp_ln432)> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node select_ln469)   --->   "%or_ln460_5 = or i1 %icmp_ln461_7, %icmp_ln461_8" [cannyRectangle/HlsImProc.hpp:460]   --->   Operation 70 'or' 'or_ln460_5' <Predicate = (!icmp_ln432)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node select_ln469)   --->   "%or_ln460_6 = or i1 %or_ln460_5, %icmp_ln461_6" [cannyRectangle/HlsImProc.hpp:460]   --->   Operation 71 'or' 'or_ln460_6' <Predicate = (!icmp_ln432)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node select_ln469)   --->   "%and_ln460_2 = and i1 %or_ln460_6, %icmp_ln460" [cannyRectangle/HlsImProc.hpp:460]   --->   Operation 72 'and' 'and_ln460_2' <Predicate = (!icmp_ln432)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node select_ln469)   --->   "%or_ln460_7 = or i1 %and_ln460_2, %or_ln460_4" [cannyRectangle/HlsImProc.hpp:460]   --->   Operation 73 'or' 'or_ln460_7' <Predicate = (!icmp_ln432)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 74 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln469 = select i1 %or_ln460_7, i8 -1, i8 0" [cannyRectangle/HlsImProc.hpp:469]   --->   Operation 74 'select' 'select_ln469' <Predicate = (!icmp_ln432)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 75 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* @fifo7, i8 %select_ln469)" [cannyRectangle/HlsImProc.hpp:469]   --->   Operation 75 'write' <Predicate = (!icmp_ln432)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%empty_103 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_i)" [cannyRectangle/HlsImProc.hpp:470]   --->   Operation 76 'specregionend' 'empty_103' <Predicate = (!icmp_ln432)> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "br label %.preheader4.i" [cannyRectangle/HlsImProc.hpp:432]   --->   Operation 77 'br' <Predicate = (!icmp_ln432)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 78 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fifo6]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=0; visibility=0; IO mode=ap_fifo:ce=0
Port [ fifo7]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=0; visibility=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
window_buf_0_1     (alloca           ) [ 0011111]
window_buf_0_1_3   (alloca           ) [ 0011111]
window_buf_1_1     (alloca           ) [ 0011111]
window_buf_1_1_3   (alloca           ) [ 0011111]
window_buf_2_1     (alloca           ) [ 0011111]
window_buf_2_1_3   (alloca           ) [ 0011111]
specinterface_ln0  (specinterface    ) [ 0000000]
specinterface_ln0  (specinterface    ) [ 0000000]
line_buf           (alloca           ) [ 0011111]
br_ln431           (br               ) [ 0111111]
yi_0_i             (phi              ) [ 0010000]
icmp_ln431         (icmp             ) [ 0011111]
empty              (speclooptripcount) [ 0000000]
yi                 (add              ) [ 0111111]
br_ln431           (br               ) [ 0000000]
br_ln0             (br               ) [ 0011111]
ret_ln0            (ret              ) [ 0000000]
xi_0_i             (phi              ) [ 0001000]
icmp_ln432         (icmp             ) [ 0011111]
xi                 (add              ) [ 0011111]
zext_ln441         (zext             ) [ 0000000]
line_buf_addr      (getelementptr    ) [ 0001100]
window_buf_0_1_4   (load             ) [ 0000000]
window_buf_1_1_4   (load             ) [ 0000000]
window_buf_2_1_4   (load             ) [ 0000000]
empty_102          (speclooptripcount) [ 0000000]
br_ln432           (br               ) [ 0000000]
window_buf_0_1_loa (load             ) [ 0000000]
window_buf_1_1_loa (load             ) [ 0000000]
window_buf_2_1_loa (load             ) [ 0000000]
line_buf_load      (load             ) [ 0000000]
window_buf_0_2     (partselect       ) [ 0000000]
window_buf_1_2     (partselect       ) [ 0000000]
window_buf_2_2     (read             ) [ 0000000]
tmp                (partselect       ) [ 0000000]
tmp_10_i           (bitconcatenate   ) [ 0000000]
store_ln444        (store            ) [ 0000000]
icmp_ln461         (icmp             ) [ 0000000]
icmp_ln460         (icmp             ) [ 0001010]
icmp_ln461_1       (icmp             ) [ 0000000]
icmp_ln461_2       (icmp             ) [ 0000000]
icmp_ln461_3       (icmp             ) [ 0000000]
or_ln460           (or               ) [ 0000000]
or_ln460_1         (or               ) [ 0000000]
or_ln460_2         (or               ) [ 0000000]
and_ln460          (and              ) [ 0000000]
icmp_ln461_4       (icmp             ) [ 0000000]
icmp_ln461_5       (icmp             ) [ 0000000]
and_ln460_1        (and              ) [ 0000000]
icmp_ln461_6       (icmp             ) [ 0001010]
icmp_ln461_7       (icmp             ) [ 0001010]
icmp_ln461_8       (icmp             ) [ 0001010]
or_ln460_3         (or               ) [ 0000000]
or_ln460_4         (or               ) [ 0001010]
store_ln432        (store            ) [ 0000000]
store_ln432        (store            ) [ 0000000]
store_ln432        (store            ) [ 0000000]
store_ln432        (store            ) [ 0000000]
store_ln432        (store            ) [ 0000000]
store_ln432        (store            ) [ 0000000]
tmp_i              (specregionbegin  ) [ 0000000]
specpipeline_ln433 (specpipeline     ) [ 0000000]
or_ln460_5         (or               ) [ 0000000]
or_ln460_6         (or               ) [ 0000000]
and_ln460_2        (and              ) [ 0000000]
or_ln460_7         (or               ) [ 0000000]
select_ln469       (select           ) [ 0000000]
write_ln469        (write            ) [ 0000000]
empty_103          (specregionend    ) [ 0000000]
br_ln432           (br               ) [ 0011111]
br_ln0             (br               ) [ 0111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fifo6">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo6"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fifo7">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo7"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str141"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str142"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str143"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str144"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str145"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str146"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str150"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str151"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str152"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str153"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str154"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str155"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i8.i16"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="88" class="1004" name="window_buf_0_1_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_buf_0_1/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="window_buf_0_1_3_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_buf_0_1_3/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="window_buf_1_1_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_buf_1_1/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="window_buf_1_1_3_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_buf_1_1_3/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="window_buf_2_1_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_buf_2_1/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="window_buf_2_1_3_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_buf_2_1_3/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="line_buf_alloca_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="line_buf/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="window_buf_2_2_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="8" slack="0"/>
<pin id="118" dir="0" index="1" bw="8" slack="0"/>
<pin id="119" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="window_buf_2_2/4 "/>
</bind>
</comp>

<comp id="122" class="1004" name="write_ln469_write_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="0" slack="0"/>
<pin id="124" dir="0" index="1" bw="8" slack="0"/>
<pin id="125" dir="0" index="2" bw="8" slack="0"/>
<pin id="126" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln469/5 "/>
</bind>
</comp>

<comp id="129" class="1004" name="line_buf_addr_gep_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="24" slack="2147483647"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="0" index="2" bw="11" slack="0"/>
<pin id="133" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buf_addr/3 "/>
</bind>
</comp>

<comp id="135" class="1004" name="grp_access_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="11" slack="0"/>
<pin id="137" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="138" dir="0" index="2" bw="0" slack="1"/>
<pin id="141" dir="0" index="4" bw="11" slack="0"/>
<pin id="142" dir="0" index="5" bw="24" slack="2147483647"/>
<pin id="143" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="139" dir="1" index="3" bw="24" slack="0"/>
<pin id="144" dir="1" index="7" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="line_buf_load/3 store_ln444/4 "/>
</bind>
</comp>

<comp id="145" class="1005" name="yi_0_i_reg_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="11" slack="1"/>
<pin id="147" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="yi_0_i (phireg) "/>
</bind>
</comp>

<comp id="149" class="1004" name="yi_0_i_phi_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="1" slack="1"/>
<pin id="151" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="152" dir="0" index="2" bw="11" slack="0"/>
<pin id="153" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="154" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="yi_0_i/2 "/>
</bind>
</comp>

<comp id="156" class="1005" name="xi_0_i_reg_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="11" slack="1"/>
<pin id="158" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="xi_0_i (phireg) "/>
</bind>
</comp>

<comp id="160" class="1004" name="xi_0_i_phi_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="11" slack="0"/>
<pin id="162" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="163" dir="0" index="2" bw="1" slack="1"/>
<pin id="164" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="165" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="xi_0_i/3 "/>
</bind>
</comp>

<comp id="167" class="1004" name="icmp_ln431_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="11" slack="0"/>
<pin id="169" dir="0" index="1" bw="11" slack="0"/>
<pin id="170" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln431/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="yi_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="11" slack="0"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="yi/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="icmp_ln432_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="11" slack="0"/>
<pin id="181" dir="0" index="1" bw="8" slack="0"/>
<pin id="182" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln432/3 "/>
</bind>
</comp>

<comp id="185" class="1004" name="xi_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="11" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="xi/3 "/>
</bind>
</comp>

<comp id="191" class="1004" name="zext_ln441_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="11" slack="0"/>
<pin id="193" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln441/3 "/>
</bind>
</comp>

<comp id="196" class="1004" name="window_buf_0_1_4_load_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="8" slack="3"/>
<pin id="198" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_buf_0_1_4/4 "/>
</bind>
</comp>

<comp id="199" class="1004" name="window_buf_1_1_4_load_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="8" slack="3"/>
<pin id="201" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_buf_1_1_4/4 "/>
</bind>
</comp>

<comp id="202" class="1004" name="window_buf_2_1_4_load_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="8" slack="3"/>
<pin id="204" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_buf_2_1_4/4 "/>
</bind>
</comp>

<comp id="205" class="1004" name="window_buf_0_1_loa_load_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="8" slack="3"/>
<pin id="207" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_buf_0_1_loa/4 "/>
</bind>
</comp>

<comp id="208" class="1004" name="window_buf_1_1_loa_load_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="8" slack="3"/>
<pin id="210" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_buf_1_1_loa/4 "/>
</bind>
</comp>

<comp id="211" class="1004" name="window_buf_2_1_loa_load_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="8" slack="3"/>
<pin id="213" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_buf_2_1_loa/4 "/>
</bind>
</comp>

<comp id="214" class="1004" name="window_buf_0_2_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="8" slack="0"/>
<pin id="216" dir="0" index="1" bw="24" slack="0"/>
<pin id="217" dir="0" index="2" bw="5" slack="0"/>
<pin id="218" dir="0" index="3" bw="5" slack="0"/>
<pin id="219" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="window_buf_0_2/4 "/>
</bind>
</comp>

<comp id="224" class="1004" name="window_buf_1_2_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="8" slack="0"/>
<pin id="226" dir="0" index="1" bw="24" slack="0"/>
<pin id="227" dir="0" index="2" bw="6" slack="0"/>
<pin id="228" dir="0" index="3" bw="6" slack="0"/>
<pin id="229" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="window_buf_1_2/4 "/>
</bind>
</comp>

<comp id="234" class="1004" name="tmp_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="16" slack="0"/>
<pin id="236" dir="0" index="1" bw="24" slack="0"/>
<pin id="237" dir="0" index="2" bw="5" slack="0"/>
<pin id="238" dir="0" index="3" bw="6" slack="0"/>
<pin id="239" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="244" class="1004" name="tmp_10_i_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="24" slack="0"/>
<pin id="246" dir="0" index="1" bw="8" slack="0"/>
<pin id="247" dir="0" index="2" bw="16" slack="0"/>
<pin id="248" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_10_i/4 "/>
</bind>
</comp>

<comp id="253" class="1004" name="icmp_ln461_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="8" slack="0"/>
<pin id="255" dir="0" index="1" bw="1" slack="0"/>
<pin id="256" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln461/4 "/>
</bind>
</comp>

<comp id="259" class="1004" name="icmp_ln460_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="8" slack="0"/>
<pin id="261" dir="0" index="1" bw="1" slack="0"/>
<pin id="262" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln460/4 "/>
</bind>
</comp>

<comp id="265" class="1004" name="icmp_ln461_1_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="8" slack="0"/>
<pin id="267" dir="0" index="1" bw="1" slack="0"/>
<pin id="268" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln461_1/4 "/>
</bind>
</comp>

<comp id="271" class="1004" name="icmp_ln461_2_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="8" slack="0"/>
<pin id="273" dir="0" index="1" bw="1" slack="0"/>
<pin id="274" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln461_2/4 "/>
</bind>
</comp>

<comp id="277" class="1004" name="icmp_ln461_3_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="8" slack="0"/>
<pin id="279" dir="0" index="1" bw="1" slack="0"/>
<pin id="280" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln461_3/4 "/>
</bind>
</comp>

<comp id="283" class="1004" name="or_ln460_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="1" slack="0"/>
<pin id="285" dir="0" index="1" bw="1" slack="0"/>
<pin id="286" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln460/4 "/>
</bind>
</comp>

<comp id="289" class="1004" name="or_ln460_1_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="1" slack="0"/>
<pin id="291" dir="0" index="1" bw="1" slack="0"/>
<pin id="292" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln460_1/4 "/>
</bind>
</comp>

<comp id="295" class="1004" name="or_ln460_2_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="1" slack="0"/>
<pin id="297" dir="0" index="1" bw="1" slack="0"/>
<pin id="298" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln460_2/4 "/>
</bind>
</comp>

<comp id="301" class="1004" name="and_ln460_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="1" slack="0"/>
<pin id="303" dir="0" index="1" bw="1" slack="0"/>
<pin id="304" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln460/4 "/>
</bind>
</comp>

<comp id="307" class="1004" name="icmp_ln461_4_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="8" slack="0"/>
<pin id="309" dir="0" index="1" bw="1" slack="0"/>
<pin id="310" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln461_4/4 "/>
</bind>
</comp>

<comp id="313" class="1004" name="icmp_ln461_5_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="8" slack="0"/>
<pin id="315" dir="0" index="1" bw="1" slack="0"/>
<pin id="316" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln461_5/4 "/>
</bind>
</comp>

<comp id="319" class="1004" name="and_ln460_1_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="1" slack="0"/>
<pin id="321" dir="0" index="1" bw="1" slack="0"/>
<pin id="322" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln460_1/4 "/>
</bind>
</comp>

<comp id="325" class="1004" name="icmp_ln461_6_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="8" slack="0"/>
<pin id="327" dir="0" index="1" bw="1" slack="0"/>
<pin id="328" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln461_6/4 "/>
</bind>
</comp>

<comp id="331" class="1004" name="icmp_ln461_7_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="8" slack="0"/>
<pin id="333" dir="0" index="1" bw="1" slack="0"/>
<pin id="334" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln461_7/4 "/>
</bind>
</comp>

<comp id="337" class="1004" name="icmp_ln461_8_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="8" slack="0"/>
<pin id="339" dir="0" index="1" bw="1" slack="0"/>
<pin id="340" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln461_8/4 "/>
</bind>
</comp>

<comp id="343" class="1004" name="or_ln460_3_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="1" slack="0"/>
<pin id="345" dir="0" index="1" bw="1" slack="0"/>
<pin id="346" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln460_3/4 "/>
</bind>
</comp>

<comp id="349" class="1004" name="or_ln460_4_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="1" slack="0"/>
<pin id="351" dir="0" index="1" bw="1" slack="0"/>
<pin id="352" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln460_4/4 "/>
</bind>
</comp>

<comp id="355" class="1004" name="store_ln432_store_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="8" slack="0"/>
<pin id="357" dir="0" index="1" bw="8" slack="3"/>
<pin id="358" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln432/4 "/>
</bind>
</comp>

<comp id="360" class="1004" name="store_ln432_store_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="8" slack="0"/>
<pin id="362" dir="0" index="1" bw="8" slack="3"/>
<pin id="363" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln432/4 "/>
</bind>
</comp>

<comp id="365" class="1004" name="store_ln432_store_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="8" slack="0"/>
<pin id="367" dir="0" index="1" bw="8" slack="3"/>
<pin id="368" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln432/4 "/>
</bind>
</comp>

<comp id="370" class="1004" name="store_ln432_store_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="8" slack="0"/>
<pin id="372" dir="0" index="1" bw="8" slack="3"/>
<pin id="373" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln432/4 "/>
</bind>
</comp>

<comp id="375" class="1004" name="store_ln432_store_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="8" slack="0"/>
<pin id="377" dir="0" index="1" bw="8" slack="3"/>
<pin id="378" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln432/4 "/>
</bind>
</comp>

<comp id="380" class="1004" name="store_ln432_store_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="8" slack="0"/>
<pin id="382" dir="0" index="1" bw="8" slack="3"/>
<pin id="383" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln432/4 "/>
</bind>
</comp>

<comp id="385" class="1004" name="or_ln460_5_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="1" slack="1"/>
<pin id="387" dir="0" index="1" bw="1" slack="1"/>
<pin id="388" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln460_5/5 "/>
</bind>
</comp>

<comp id="389" class="1004" name="or_ln460_6_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="1" slack="0"/>
<pin id="391" dir="0" index="1" bw="1" slack="1"/>
<pin id="392" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln460_6/5 "/>
</bind>
</comp>

<comp id="394" class="1004" name="and_ln460_2_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="1" slack="0"/>
<pin id="396" dir="0" index="1" bw="1" slack="1"/>
<pin id="397" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln460_2/5 "/>
</bind>
</comp>

<comp id="399" class="1004" name="or_ln460_7_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="1" slack="0"/>
<pin id="401" dir="0" index="1" bw="1" slack="1"/>
<pin id="402" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln460_7/5 "/>
</bind>
</comp>

<comp id="404" class="1004" name="select_ln469_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="1" slack="0"/>
<pin id="406" dir="0" index="1" bw="1" slack="0"/>
<pin id="407" dir="0" index="2" bw="1" slack="0"/>
<pin id="408" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln469/5 "/>
</bind>
</comp>

<comp id="413" class="1005" name="window_buf_0_1_reg_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="8" slack="3"/>
<pin id="415" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="window_buf_0_1 "/>
</bind>
</comp>

<comp id="419" class="1005" name="window_buf_0_1_3_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="8" slack="3"/>
<pin id="421" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="window_buf_0_1_3 "/>
</bind>
</comp>

<comp id="425" class="1005" name="window_buf_1_1_reg_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="8" slack="3"/>
<pin id="427" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="window_buf_1_1 "/>
</bind>
</comp>

<comp id="431" class="1005" name="window_buf_1_1_3_reg_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="8" slack="3"/>
<pin id="433" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="window_buf_1_1_3 "/>
</bind>
</comp>

<comp id="437" class="1005" name="window_buf_2_1_reg_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="8" slack="3"/>
<pin id="439" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="window_buf_2_1 "/>
</bind>
</comp>

<comp id="443" class="1005" name="window_buf_2_1_3_reg_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="8" slack="3"/>
<pin id="445" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="window_buf_2_1_3 "/>
</bind>
</comp>

<comp id="449" class="1005" name="icmp_ln431_reg_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="1" slack="1"/>
<pin id="451" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln431 "/>
</bind>
</comp>

<comp id="453" class="1005" name="yi_reg_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="11" slack="0"/>
<pin id="455" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="yi "/>
</bind>
</comp>

<comp id="458" class="1005" name="icmp_ln432_reg_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="1" slack="1"/>
<pin id="460" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln432 "/>
</bind>
</comp>

<comp id="462" class="1005" name="xi_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="11" slack="0"/>
<pin id="464" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="xi "/>
</bind>
</comp>

<comp id="467" class="1005" name="line_buf_addr_reg_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="11" slack="1"/>
<pin id="469" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="line_buf_addr "/>
</bind>
</comp>

<comp id="473" class="1005" name="icmp_ln460_reg_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="1" slack="1"/>
<pin id="475" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln460 "/>
</bind>
</comp>

<comp id="478" class="1005" name="icmp_ln461_6_reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="1" slack="1"/>
<pin id="480" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln461_6 "/>
</bind>
</comp>

<comp id="483" class="1005" name="icmp_ln461_7_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="1" slack="1"/>
<pin id="485" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln461_7 "/>
</bind>
</comp>

<comp id="488" class="1005" name="icmp_ln461_8_reg_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="1" slack="1"/>
<pin id="490" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln461_8 "/>
</bind>
</comp>

<comp id="493" class="1005" name="or_ln460_4_reg_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="1" slack="1"/>
<pin id="495" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln460_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="91"><net_src comp="4" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="4" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="4" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="4" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="4" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="4" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="40" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="120"><net_src comp="66" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="0" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="127"><net_src comp="84" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="2" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="134"><net_src comp="54" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="140"><net_src comp="129" pin="3"/><net_sink comp="135" pin=0"/></net>

<net id="148"><net_src comp="42" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="155"><net_src comp="145" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="159"><net_src comp="42" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="166"><net_src comp="156" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="171"><net_src comp="149" pin="4"/><net_sink comp="167" pin=0"/></net>

<net id="172"><net_src comp="44" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="177"><net_src comp="149" pin="4"/><net_sink comp="173" pin=0"/></net>

<net id="178"><net_src comp="50" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="183"><net_src comp="160" pin="4"/><net_sink comp="179" pin=0"/></net>

<net id="184"><net_src comp="52" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="189"><net_src comp="160" pin="4"/><net_sink comp="185" pin=0"/></net>

<net id="190"><net_src comp="50" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="194"><net_src comp="160" pin="4"/><net_sink comp="191" pin=0"/></net>

<net id="195"><net_src comp="191" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="220"><net_src comp="58" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="221"><net_src comp="135" pin="3"/><net_sink comp="214" pin=1"/></net>

<net id="222"><net_src comp="60" pin="0"/><net_sink comp="214" pin=2"/></net>

<net id="223"><net_src comp="62" pin="0"/><net_sink comp="214" pin=3"/></net>

<net id="230"><net_src comp="58" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="231"><net_src comp="135" pin="3"/><net_sink comp="224" pin=1"/></net>

<net id="232"><net_src comp="22" pin="0"/><net_sink comp="224" pin=2"/></net>

<net id="233"><net_src comp="64" pin="0"/><net_sink comp="224" pin=3"/></net>

<net id="240"><net_src comp="68" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="241"><net_src comp="135" pin="3"/><net_sink comp="234" pin=1"/></net>

<net id="242"><net_src comp="60" pin="0"/><net_sink comp="234" pin=2"/></net>

<net id="243"><net_src comp="64" pin="0"/><net_sink comp="234" pin=3"/></net>

<net id="249"><net_src comp="70" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="116" pin="2"/><net_sink comp="244" pin=1"/></net>

<net id="251"><net_src comp="234" pin="4"/><net_sink comp="244" pin=2"/></net>

<net id="252"><net_src comp="244" pin="3"/><net_sink comp="135" pin=4"/></net>

<net id="257"><net_src comp="205" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="72" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="263"><net_src comp="199" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="264"><net_src comp="74" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="269"><net_src comp="196" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="270"><net_src comp="72" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="275"><net_src comp="214" pin="4"/><net_sink comp="271" pin=0"/></net>

<net id="276"><net_src comp="72" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="281"><net_src comp="208" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="72" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="287"><net_src comp="253" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="265" pin="2"/><net_sink comp="283" pin=1"/></net>

<net id="293"><net_src comp="271" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="277" pin="2"/><net_sink comp="289" pin=1"/></net>

<net id="299"><net_src comp="289" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="283" pin="2"/><net_sink comp="295" pin=1"/></net>

<net id="305"><net_src comp="295" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="306"><net_src comp="259" pin="2"/><net_sink comp="301" pin=1"/></net>

<net id="311"><net_src comp="199" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="72" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="317"><net_src comp="224" pin="4"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="72" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="323"><net_src comp="313" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="324"><net_src comp="259" pin="2"/><net_sink comp="319" pin=1"/></net>

<net id="329"><net_src comp="211" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="330"><net_src comp="72" pin="0"/><net_sink comp="325" pin=1"/></net>

<net id="335"><net_src comp="202" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="336"><net_src comp="72" pin="0"/><net_sink comp="331" pin=1"/></net>

<net id="341"><net_src comp="116" pin="2"/><net_sink comp="337" pin=0"/></net>

<net id="342"><net_src comp="72" pin="0"/><net_sink comp="337" pin=1"/></net>

<net id="347"><net_src comp="307" pin="2"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="319" pin="2"/><net_sink comp="343" pin=1"/></net>

<net id="353"><net_src comp="343" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="354"><net_src comp="301" pin="2"/><net_sink comp="349" pin=1"/></net>

<net id="359"><net_src comp="116" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="364"><net_src comp="202" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="369"><net_src comp="224" pin="4"/><net_sink comp="365" pin=0"/></net>

<net id="374"><net_src comp="199" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="379"><net_src comp="214" pin="4"/><net_sink comp="375" pin=0"/></net>

<net id="384"><net_src comp="196" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="393"><net_src comp="385" pin="2"/><net_sink comp="389" pin=0"/></net>

<net id="398"><net_src comp="389" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="403"><net_src comp="394" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="409"><net_src comp="399" pin="2"/><net_sink comp="404" pin=0"/></net>

<net id="410"><net_src comp="72" pin="0"/><net_sink comp="404" pin=1"/></net>

<net id="411"><net_src comp="74" pin="0"/><net_sink comp="404" pin=2"/></net>

<net id="412"><net_src comp="404" pin="3"/><net_sink comp="122" pin=2"/></net>

<net id="416"><net_src comp="88" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="418"><net_src comp="413" pin="1"/><net_sink comp="380" pin=1"/></net>

<net id="422"><net_src comp="92" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="424"><net_src comp="419" pin="1"/><net_sink comp="375" pin=1"/></net>

<net id="428"><net_src comp="96" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="429"><net_src comp="425" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="430"><net_src comp="425" pin="1"/><net_sink comp="370" pin=1"/></net>

<net id="434"><net_src comp="100" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="435"><net_src comp="431" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="436"><net_src comp="431" pin="1"/><net_sink comp="365" pin=1"/></net>

<net id="440"><net_src comp="104" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="441"><net_src comp="437" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="442"><net_src comp="437" pin="1"/><net_sink comp="360" pin=1"/></net>

<net id="446"><net_src comp="108" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="447"><net_src comp="443" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="448"><net_src comp="443" pin="1"/><net_sink comp="355" pin=1"/></net>

<net id="452"><net_src comp="167" pin="2"/><net_sink comp="449" pin=0"/></net>

<net id="456"><net_src comp="173" pin="2"/><net_sink comp="453" pin=0"/></net>

<net id="457"><net_src comp="453" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="461"><net_src comp="179" pin="2"/><net_sink comp="458" pin=0"/></net>

<net id="465"><net_src comp="185" pin="2"/><net_sink comp="462" pin=0"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="470"><net_src comp="129" pin="3"/><net_sink comp="467" pin=0"/></net>

<net id="471"><net_src comp="467" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="472"><net_src comp="467" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="476"><net_src comp="259" pin="2"/><net_sink comp="473" pin=0"/></net>

<net id="477"><net_src comp="473" pin="1"/><net_sink comp="394" pin=1"/></net>

<net id="481"><net_src comp="325" pin="2"/><net_sink comp="478" pin=0"/></net>

<net id="482"><net_src comp="478" pin="1"/><net_sink comp="389" pin=1"/></net>

<net id="486"><net_src comp="331" pin="2"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="491"><net_src comp="337" pin="2"/><net_sink comp="488" pin=0"/></net>

<net id="492"><net_src comp="488" pin="1"/><net_sink comp="385" pin=1"/></net>

<net id="496"><net_src comp="349" pin="2"/><net_sink comp="493" pin=0"/></net>

<net id="497"><net_src comp="493" pin="1"/><net_sink comp="399" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fifo7 | {5 }
 - Input state : 
	Port: HystThresholdComp : fifo6 | {4 }
  - Chain level:
	State 1
	State 2
		icmp_ln431 : 1
		yi : 1
		br_ln431 : 2
	State 3
		icmp_ln432 : 1
		xi : 1
		zext_ln441 : 1
		line_buf_addr : 2
		line_buf_load : 3
	State 4
		window_buf_0_2 : 1
		window_buf_1_2 : 1
		tmp : 1
		tmp_10_i : 2
		store_ln444 : 3
		icmp_ln461 : 1
		icmp_ln460 : 1
		icmp_ln461_1 : 1
		icmp_ln461_2 : 2
		icmp_ln461_3 : 1
		or_ln460 : 2
		or_ln460_1 : 3
		or_ln460_2 : 3
		and_ln460 : 3
		icmp_ln461_4 : 1
		icmp_ln461_5 : 2
		and_ln460_1 : 3
		icmp_ln461_6 : 1
		icmp_ln461_7 : 1
		or_ln460_3 : 3
		or_ln460_4 : 3
		store_ln432 : 1
		store_ln432 : 2
		store_ln432 : 1
		store_ln432 : 2
		store_ln432 : 1
	State 5
		write_ln469 : 1
		empty_103 : 1
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |      icmp_ln431_fu_167     |    0    |    13   |
|          |      icmp_ln432_fu_179     |    0    |    13   |
|          |      icmp_ln461_fu_253     |    0    |    11   |
|          |      icmp_ln460_fu_259     |    0    |    11   |
|          |     icmp_ln461_1_fu_265    |    0    |    11   |
|   icmp   |     icmp_ln461_2_fu_271    |    0    |    11   |
|          |     icmp_ln461_3_fu_277    |    0    |    11   |
|          |     icmp_ln461_4_fu_307    |    0    |    11   |
|          |     icmp_ln461_5_fu_313    |    0    |    11   |
|          |     icmp_ln461_6_fu_325    |    0    |    11   |
|          |     icmp_ln461_7_fu_331    |    0    |    11   |
|          |     icmp_ln461_8_fu_337    |    0    |    11   |
|----------|----------------------------|---------|---------|
|    add   |          yi_fu_173         |    0    |    13   |
|          |          xi_fu_185         |    0    |    13   |
|----------|----------------------------|---------|---------|
|          |       or_ln460_fu_283      |    0    |    2    |
|          |      or_ln460_1_fu_289     |    0    |    2    |
|          |      or_ln460_2_fu_295     |    0    |    2    |
|    or    |      or_ln460_3_fu_343     |    0    |    2    |
|          |      or_ln460_4_fu_349     |    0    |    2    |
|          |      or_ln460_5_fu_385     |    0    |    2    |
|          |      or_ln460_6_fu_389     |    0    |    2    |
|          |      or_ln460_7_fu_399     |    0    |    2    |
|----------|----------------------------|---------|---------|
|          |      and_ln460_fu_301      |    0    |    2    |
|    and   |     and_ln460_1_fu_319     |    0    |    2    |
|          |     and_ln460_2_fu_394     |    0    |    2    |
|----------|----------------------------|---------|---------|
|  select  |     select_ln469_fu_404    |    0    |    2    |
|----------|----------------------------|---------|---------|
|   read   | window_buf_2_2_read_fu_116 |    0    |    0    |
|----------|----------------------------|---------|---------|
|   write  |  write_ln469_write_fu_122  |    0    |    0    |
|----------|----------------------------|---------|---------|
|   zext   |      zext_ln441_fu_191     |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |    window_buf_0_2_fu_214   |    0    |    0    |
|partselect|    window_buf_1_2_fu_224   |    0    |    0    |
|          |         tmp_fu_234         |    0    |    0    |
|----------|----------------------------|---------|---------|
|bitconcatenate|       tmp_10_i_fu_244      |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   186   |
|----------|----------------------------|---------|---------|

Memories:
+--------+--------+--------+--------+--------+
|        |  BRAM  |   FF   |   LUT  |  URAM  |
+--------+--------+--------+--------+--------+
|line_buf|    3   |    0   |    0   |    0   |
+--------+--------+--------+--------+--------+
|  Total |    3   |    0   |    0   |    0   |
+--------+--------+--------+--------+--------+

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|   icmp_ln431_reg_449   |    1   |
|   icmp_ln432_reg_458   |    1   |
|   icmp_ln460_reg_473   |    1   |
|  icmp_ln461_6_reg_478  |    1   |
|  icmp_ln461_7_reg_483  |    1   |
|  icmp_ln461_8_reg_488  |    1   |
|  line_buf_addr_reg_467 |   11   |
|   or_ln460_4_reg_493   |    1   |
|window_buf_0_1_3_reg_419|    8   |
| window_buf_0_1_reg_413 |    8   |
|window_buf_1_1_3_reg_431|    8   |
| window_buf_1_1_reg_425 |    8   |
|window_buf_2_1_3_reg_443|    8   |
| window_buf_2_1_reg_437 |    8   |
|     xi_0_i_reg_156     |   11   |
|       xi_reg_462       |   11   |
|     yi_0_i_reg_145     |   11   |
|       yi_reg_453       |   11   |
+------------------------+--------+
|          Total         |   110  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_135 |  p0  |   2  |  11  |   22   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   22   ||  1.769  ||    9    |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   186  |    -   |
|   Memory  |    3   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    1   |    -   |    9   |    -   |
|  Register |    -   |    -   |   110  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    3   |    1   |   110  |   195  |    0   |
+-----------+--------+--------+--------+--------+--------+
