// Seed: 3731378857
module module_0 (
    input  tri0 id_0,
    input  wire id_1,
    output wire id_2,
    input  wire id_3,
    input  wire id_4,
    input  tri0 id_5
);
  wor  id_7;
  wire id_8;
  assign #id_9 id_7 = 1'b0;
  assign id_7 = 1'b0;
  wire id_10;
  wire id_11;
  wire id_12, id_13, id_14;
  supply0 id_15, id_16 = id_1;
  wire id_17;
  id_18(
      id_15, 1
  );
endmodule
module module_1 (
    output wand id_0,
    output supply1 id_1,
    input supply0 id_2,
    input supply1 id_3
    , id_9,
    input supply0 id_4,
    input wor id_5,
    input wire id_6,
    output supply1 id_7
);
  id_10 :
  assert property (@(negedge {1{id_9}} - !id_4) id_2)
  else $display;
  tri  id_11 = id_6;
  wire id_12;
  module_0(
      id_10, id_3, id_7, id_4, id_5, id_4
  );
  wor  id_13;
  wire id_14;
  assign id_13 = id_2;
endmodule
