[{"name": "\u8b1d\u98db\u864e", "email": "", "latestUpdate": "2007-10-11 11:14:43", "objective": "\u672c\u8ab2\u7a0b\u70ba\u5927\u5b78\u90e8\u8cc7\u8a0a\u9818\u57df\u57fa\u790e\u8ab2\u7a0b\uff0c\u6559\u5b78\u76ee\u6a19\u5982\u4e0b\uff1a\r\n1.\u50b3\u6388\u5b78\u751f\u5404\u7a2e\u6578\u4f4d\u908f\u8f2f\u5143\u4ef6\u8207\u6578\u4f4d\u908f\u8f2f\u96fb\u8def\u4e4b\u5de5\u4f5c\u539f\u7406\u3002\r\n2.\u57f9\u80b2\u5b78\u751f\u80fd\u5c07\u6240\u5b78\u4e4b\u6578\u4f4d\u908f\u8f2f\u77e5\u8b58\uff0c\u61c9\u7528\u65bc\u5404\u7a2e\u6578\u4f4d\u7cfb\u7d71\u4e4b\u5206\u6790\u3001\u8a2d\u8a08\u3001\r\n\u6574\u5408\u53ca\u5275\u65b0\u3002\r\n\u8ab2\u7a0b\u5927\u7db1\uff1a\u5be6\u969b\u4e0a\u8ab2\u9032\u5ea6\u6703\u4f9d\u64da\u6388\u8ab2\u6642\u9593\u8abf\u6574\u3002\r\n\u2022\u6578\u4f4d\u908f\u8f2f\u8ab2\u7a0b\u7c21\u4ecb\u3002\r\n\u2022\u4e8c\u9032\u4f4d\u7cfb\u7d71\uff08Binary systems\uff09\r\n\u2022\u5e03\u6797\u4ee3\u6578\u8207\u908f\u8f2f\u9598\uff08Boolean algebra and logic gates\uff09\r\n\u2022\u9598\u968e\u5c64\u4e4b\u7c21\u5316\uff08Gate-level minimization\uff09\r\n\u2022\u7d44\u5408\u908f\u8f2f\uff08Combinational logic\uff09\r\n\u2022\u540c\u6b65\u5faa\u5e8f\u908f\u8f2f\uff08Synchronous sequential logic\uff09\r\n\u2022\u66ab\u5b58\u5668(\u8a18\u9304\u5668)\u8207\u8a08\u6578\u5668\uff08Registers and counters\uff09\r\n\u2022\u8a18\u61b6\u9ad4\u548c\u53ef\u898f\u5283\u908f\u8f2f\uff08Memory and programmable logic\uff09\r\n\u2022\u66ab\u5b58\u5668\u8f49\u63db\u968e\u5c64\uff08Register transfer level\uff09\r\n\u2022\u975e\u540c\u6b65\u5faa\u5e8f\u908f\u8f2f\uff08Asynchronous sequential logic\uff09\r\n", "schedule": "\u8ab2\u7a0b\u9032\u5ea6\u5982\u4e0b\uff0c\u5be6\u969b\u4e0a\u8ab2\u9032\u5ea6\u6703\u4f9d\u64da\u6388\u8ab2\u6642\u9593\u8abf\u6574\u3002\r\n\u9031\u6b21 \u55ae\u5143\u4e3b\u984c\r\n1. Binary systems\r\n2. Boolean algebra and Logic gates (1)\r\n3. Boolean algebra and Logic gates (2)\r\n4. Gate level Minimization (1)\u00a0\r\n5. Gate level Minimization (2)\r\n6. Combinational Logic (1)\u00a0\r\n7. Combinational Logic (2)\r\n8. Synchronous sequential logic (1)\r\n9. Synchronous sequential logic(2), \u671f\u4e2d\u8003\r\n10. Register and Counter (1)\u00a0\r\n11. Register and Counter (2)\r\n12. Memory and Programmable Logic (1)\r\n13. Memory and Programmable Logic (2)\r\n14. Register Transfer Level (1)\r\n15. Register Transfer Level (2)\r\n16. Asynchronous sequential logic (1)\u00a0\r\n17. Asynchronous sequential logic (2)\r\n18. \u671f\u672b\u8003", "scorePolicy": "1.\u5e73\u6642\u6210\u7e3e\uff1a20%\uff0c\u9ede\u540d\u5341\u6b21\uff0c\u6bcf\u6b21\u5168\u7a0b\u5230\u8005\u52a02\u5206\u3002\r\n2.\u4f5c\u696d\uff1a 20%\uff0c\u5341\u6b21\uff0c\u6bcf\u6b212\u5206\u3002\r\n3.\u671f\u4e2d\u8003\uff1a30% \uff0c\u80035\u984c\u3002\r\n4.\u671f\u672b\u8003\uff1a30% \uff0c\u80035\u984c\u3002\r\n5.\u7b46\u8a18\u3001\u5206\u7d44\u5831\u544a\u3001\u4e0a\u7db2\u8a0e\u8ad6\u4e92\u52d5\u53ca\u5176\u4ed6\u7279\u6b8a\u8868\u73fe\u52a0\u5206\u3002\r\n", "materials": "\u6559\u6750 M. Morris Mano, Digital Design, 4/E \u3002\r\n\u53c3\u8003\u6559\u6750 William Kleitz, Digital Electronics: A Practical Approach,\r\n8/E\u3002", "foreignLanguageTextbooks": false}]