#! /c/iverilog/bin/vvp
:ivl_version "0.9.5 " "(v0_9_5)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0036BBC8 .scope module, "main" "main" 2 35;
 .timescale 0 0;
RS_0079319C/0/0 .resolv tri, L_007BF558, L_007BF608, L_007BF6B8, L_007BF768;
RS_0079319C/0/4 .resolv tri, L_007BF818, C4<zzzzz>, C4<zzzzz>, C4<zzzzz>;
RS_0079319C .resolv tri, RS_0079319C/0/0, RS_0079319C/0/4, C4<zzzzz>, C4<zzzzz>;
v007BED18_0 .net8 "S", 4 0, RS_0079319C; 5 drivers
v007BED70_0 .var "clear", 0 0;
v007BEDC8_0 .net "clock", 0 0, v007BE500_0; 1 drivers
v007BEE20_0 .var "i", 0 0;
v007BEE78_0 .var "preset", 0 0;
S_0036BAB8 .scope module, "Ex3" "CDD" 2 41, 2 9, S_0036BBC8;
 .timescale 0 0;
L_00792430/0/0 .functor AND 1, L_007924A0, L_007BEF28, L_007925B8, L_007BEFD8;
L_00792430/0/4 .functor AND 1, L_00792580, C4<1>, C4<1>, C4<1>;
L_00792430 .functor AND 1, L_00792430/0/0, L_00792430/0/4, C4<1>, C4<1>;
L_007924A0 .functor NOT 1, L_007BEED0, C4<0>, C4<0>, C4<0>;
L_007925B8 .functor NOT 1, L_007BEF80, C4<0>, C4<0>, C4<0>;
L_00792580 .functor NOT 1, L_007BF030, C4<0>, C4<0>, C4<0>;
L_00792708 .functor OR 1, L_00792778, L_00792430, C4<0>, C4<0>;
L_00792778 .functor NOT 1, v007BEE20_0, C4<0>, C4<0>, C4<0>;
v007BE558_0 .alias "Resposta", 4 0, v007BED18_0;
v007BE5B0_0 .net *"_s1", 0 0, L_007BEED0; 1 drivers
v007BE608_0 .net *"_s11", 0 0, L_007BEFD8; 1 drivers
v007BE660_0 .net *"_s13", 0 0, L_007BF030; 1 drivers
v007BE6B8_0 .net *"_s14", 0 0, L_00792580; 1 drivers
v007BE710_0 .net *"_s16", 0 0, L_00792778; 1 drivers
v007BE768_0 .net *"_s2", 0 0, L_007924A0; 1 drivers
v007BE7C0_0 .net *"_s49", 0 0, L_007BF5B0; 1 drivers
v007BE818_0 .net *"_s5", 0 0, L_007BEF28; 1 drivers
v007BE870_0 .net *"_s53", 0 0, L_007BF660; 1 drivers
v007BE8C8_0 .net *"_s57", 0 0, L_007BF710; 1 drivers
v007BE920_0 .net *"_s61", 0 0, L_007BF7C0; 1 drivers
v007BE978_0 .net *"_s65", 0 0, L_007BF870; 1 drivers
v007BE9D0_0 .net *"_s7", 0 0, L_007BEF80; 1 drivers
v007BEA28_0 .net *"_s8", 0 0, L_007925B8; 1 drivers
v007BEA80_0 .net "clear", 0 0, v007BED70_0; 1 drivers
v007BEAD8_0 .alias "clock", 0 0, v007BEDC8_0;
v007BEB30_0 .net "i", 0 0, v007BEE20_0; 1 drivers
RS_00793304/0/0 .resolv tri, L_007BF088, L_007BF138, L_007BF240, L_007BF348;
RS_00793304/0/4 .resolv tri, L_007BF450, C4<zzzzz>, C4<zzzzz>, C4<zzzzz>;
RS_00793304 .resolv tri, RS_00793304/0/0, RS_00793304/0/4, C4<zzzzz>, C4<zzzzz>;
v007BEB88_0 .net8 "q", 4 0, RS_00793304; 5 drivers
RS_0079331C/0/0 .resolv tri, L_007BF0E0, L_007BF190, L_007BF298, L_007BF3A0;
RS_0079331C/0/4 .resolv tri, L_007BF4A8, C4<zzzzz>, C4<zzzzz>, C4<zzzzz>;
RS_0079331C .resolv tri, RS_0079331C/0/0, RS_0079331C/0/4, C4<zzzzz>, C4<zzzzz>;
v007BEC10_0 .net8 "qnot", 4 0, RS_0079331C; 5 drivers
v007BEC68_0 .net "y", 0 0, L_00792430; 1 drivers
v007BECC0_0 .net "y2", 0 0, L_00792708; 1 drivers
L_007BEED0 .part RS_0079331C, 4, 1;
L_007BEF28 .part RS_0079331C, 3, 1;
L_007BEF80 .part RS_0079331C, 2, 1;
L_007BEFD8 .part RS_0079331C, 1, 1;
L_007BF030 .part RS_0079331C, 0, 1;
L_007BF088 .part/pv v007BE450_0, 0, 1, 5;
L_007BF0E0 .part/pv v007BE4A8_0, 0, 1, 5;
L_007BF138 .part/pv v007BE1E8_0, 1, 1, 5;
L_007BF190 .part/pv v007BE240_0, 1, 1, 5;
L_007BF1E8 .part RS_00793304, 0, 1;
L_007BF240 .part/pv v007BDF80_0, 2, 1, 5;
L_007BF298 .part/pv v007BDFD8_0, 2, 1, 5;
L_007BF2F0 .part RS_00793304, 1, 1;
L_007BF348 .part/pv v007BDD18_0, 3, 1, 5;
L_007BF3A0 .part/pv v007BDD70_0, 3, 1, 5;
L_007BF3F8 .part RS_00793304, 2, 1;
L_007BF450 .part/pv v00362F28_0, 4, 1, 5;
L_007BF4A8 .part/pv v00362F80_0, 4, 1, 5;
L_007BF500 .part RS_00793304, 3, 1;
L_007BF558 .part/pv L_007BF5B0, 0, 1, 5;
L_007BF5B0 .part RS_00793304, 0, 1;
L_007BF608 .part/pv L_007BF660, 1, 1, 5;
L_007BF660 .part RS_00793304, 1, 1;
L_007BF6B8 .part/pv L_007BF710, 2, 1, 5;
L_007BF710 .part RS_00793304, 2, 1;
L_007BF768 .part/pv L_007BF7C0, 3, 1, 5;
L_007BF7C0 .part RS_00793304, 3, 1;
L_007BF818 .part/pv L_007BF870, 4, 1, 5;
L_007BF870 .part RS_00793304, 4, 1;
S_0036B788 .scope module, "CLK" "Clock" 2 19, 3 5, S_0036BAB8;
 .timescale 0 0;
v007BE500_0 .var "clk", 0 0;
S_0036B810 .scope module, "JK0" "FFJK" 2 21, 4 5, S_0036BAB8;
 .timescale 0 0;
v007BE298_0 .alias "clear", 0 0, v007BEA80_0;
v007BE2F0_0 .alias "clock", 0 0, v007BEDC8_0;
v007BE348_0 .alias "j", 0 0, v007BEB30_0;
v007BE3A0_0 .alias "k", 0 0, v007BEB30_0;
v007BE3F8_0 .alias "preset", 0 0, v007BECC0_0;
v007BE450_0 .var "q", 0 0;
v007BE4A8_0 .var "qnot", 0 0;
E_00783280 .event posedge, v007870A8_0, v007BE2F0_0;
S_0036B898 .scope module, "JK1" "FFJK" 2 22, 4 5, S_0036BAB8;
 .timescale 0 0;
v007BE030_0 .alias "clear", 0 0, v007BEA80_0;
v007BE088_0 .net "clock", 0 0, L_007BF1E8; 1 drivers
v007BE0E0_0 .alias "j", 0 0, v007BEB30_0;
v007BE138_0 .alias "k", 0 0, v007BEB30_0;
v007BE190_0 .alias "preset", 0 0, v007BECC0_0;
v007BE1E8_0 .var "q", 0 0;
v007BE240_0 .var "qnot", 0 0;
E_00783200 .event posedge, v007870A8_0, v007BE088_0;
S_0036B920 .scope module, "JK2" "FFJK" 2 23, 4 5, S_0036BAB8;
 .timescale 0 0;
v007BDDC8_0 .alias "clear", 0 0, v007BEA80_0;
v007BDE20_0 .net "clock", 0 0, L_007BF2F0; 1 drivers
v007BDE78_0 .alias "j", 0 0, v007BEB30_0;
v007BDED0_0 .alias "k", 0 0, v007BEB30_0;
v007BDF28_0 .alias "preset", 0 0, v007BECC0_0;
v007BDF80_0 .var "q", 0 0;
v007BDFD8_0 .var "qnot", 0 0;
E_00783220 .event posedge, v007870A8_0, v007BDE20_0;
S_0036B9A8 .scope module, "JK3" "FFJK" 2 24, 4 5, S_0036BAB8;
 .timescale 0 0;
v0036D568_0 .alias "clear", 0 0, v007BEA80_0;
v0036D5C0_0 .net "clock", 0 0, L_007BF3F8; 1 drivers
v007BDC10_0 .alias "j", 0 0, v007BEB30_0;
v007BDC68_0 .alias "k", 0 0, v007BEB30_0;
v007BDCC0_0 .alias "preset", 0 0, v007BECC0_0;
v007BDD18_0 .var "q", 0 0;
v007BDD70_0 .var "qnot", 0 0;
E_007832C0 .event posedge, v007870A8_0, v0036D5C0_0;
S_0036BA30 .scope module, "JK4" "FFJK" 2 25, 4 5, S_0036BAB8;
 .timescale 0 0;
v007870A8_0 .alias "clear", 0 0, v007BEA80_0;
v0078F058_0 .net "clock", 0 0, L_007BF500; 1 drivers
v0078F0B0_0 .alias "j", 0 0, v007BEB30_0;
v0078F108_0 .alias "k", 0 0, v007BEB30_0;
v00362ED0_0 .alias "preset", 0 0, v007BECC0_0;
v00362F28_0 .var "q", 0 0;
v00362F80_0 .var "qnot", 0 0;
E_007832E0 .event posedge, v007870A8_0, v0078F058_0;
S_0036BB40 .scope begin, "start" "start" 2 43, 2 43, S_0036BBC8;
 .timescale 0 0;
    .scope S_0036B788;
T_0 ;
    %set/v v007BE500_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0036B788;
T_1 ;
    %delay 5, 0;
    %load/v 8, v007BE500_0, 1;
    %inv 8, 1;
    %set/v v007BE500_0, 8, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0036B810;
T_2 ;
    %wait E_00783280;
    %load/v 8, v007BE298_0, 1;
    %jmp/0xz  T_2.0, 8;
    %set/v v007BE450_0, 0, 1;
    %set/v v007BE4A8_0, 1, 1;
    %jmp T_2.1;
T_2.0 ;
    %load/v 8, v007BE3F8_0, 1;
    %jmp/0xz  T_2.2, 8;
    %set/v v007BE450_0, 1, 1;
    %set/v v007BE4A8_0, 0, 1;
    %jmp T_2.3;
T_2.2 ;
    %load/v 8, v007BE348_0, 1;
    %load/v 9, v007BE3A0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_2.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007BE450_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007BE4A8_0, 0, 0;
    %jmp T_2.5;
T_2.4 ;
    %load/v 8, v007BE348_0, 1;
    %inv 8, 1;
    %load/v 9, v007BE3A0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_2.6, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007BE450_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007BE4A8_0, 0, 1;
    %jmp T_2.7;
T_2.6 ;
    %load/v 8, v007BE348_0, 1;
    %load/v 9, v007BE3A0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_2.8, 8;
    %load/v 8, v007BE450_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007BE450_0, 0, 8;
    %load/v 8, v007BE4A8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007BE4A8_0, 0, 8;
T_2.8 ;
T_2.7 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0036B898;
T_3 ;
    %wait E_00783200;
    %load/v 8, v007BE030_0, 1;
    %jmp/0xz  T_3.0, 8;
    %set/v v007BE1E8_0, 0, 1;
    %set/v v007BE240_0, 1, 1;
    %jmp T_3.1;
T_3.0 ;
    %load/v 8, v007BE190_0, 1;
    %jmp/0xz  T_3.2, 8;
    %set/v v007BE1E8_0, 1, 1;
    %set/v v007BE240_0, 0, 1;
    %jmp T_3.3;
T_3.2 ;
    %load/v 8, v007BE0E0_0, 1;
    %load/v 9, v007BE138_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_3.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007BE1E8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007BE240_0, 0, 0;
    %jmp T_3.5;
T_3.4 ;
    %load/v 8, v007BE0E0_0, 1;
    %inv 8, 1;
    %load/v 9, v007BE138_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_3.6, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007BE1E8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007BE240_0, 0, 1;
    %jmp T_3.7;
T_3.6 ;
    %load/v 8, v007BE0E0_0, 1;
    %load/v 9, v007BE138_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_3.8, 8;
    %load/v 8, v007BE1E8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007BE1E8_0, 0, 8;
    %load/v 8, v007BE240_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007BE240_0, 0, 8;
T_3.8 ;
T_3.7 ;
T_3.5 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0036B920;
T_4 ;
    %wait E_00783220;
    %load/v 8, v007BDDC8_0, 1;
    %jmp/0xz  T_4.0, 8;
    %set/v v007BDF80_0, 0, 1;
    %set/v v007BDFD8_0, 1, 1;
    %jmp T_4.1;
T_4.0 ;
    %load/v 8, v007BDF28_0, 1;
    %jmp/0xz  T_4.2, 8;
    %set/v v007BDF80_0, 1, 1;
    %set/v v007BDFD8_0, 0, 1;
    %jmp T_4.3;
T_4.2 ;
    %load/v 8, v007BDE78_0, 1;
    %load/v 9, v007BDED0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_4.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007BDF80_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007BDFD8_0, 0, 0;
    %jmp T_4.5;
T_4.4 ;
    %load/v 8, v007BDE78_0, 1;
    %inv 8, 1;
    %load/v 9, v007BDED0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_4.6, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007BDF80_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007BDFD8_0, 0, 1;
    %jmp T_4.7;
T_4.6 ;
    %load/v 8, v007BDE78_0, 1;
    %load/v 9, v007BDED0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_4.8, 8;
    %load/v 8, v007BDF80_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007BDF80_0, 0, 8;
    %load/v 8, v007BDFD8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007BDFD8_0, 0, 8;
T_4.8 ;
T_4.7 ;
T_4.5 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0036B9A8;
T_5 ;
    %wait E_007832C0;
    %load/v 8, v0036D568_0, 1;
    %jmp/0xz  T_5.0, 8;
    %set/v v007BDD18_0, 0, 1;
    %set/v v007BDD70_0, 1, 1;
    %jmp T_5.1;
T_5.0 ;
    %load/v 8, v007BDCC0_0, 1;
    %jmp/0xz  T_5.2, 8;
    %set/v v007BDD18_0, 1, 1;
    %set/v v007BDD70_0, 0, 1;
    %jmp T_5.3;
T_5.2 ;
    %load/v 8, v007BDC10_0, 1;
    %load/v 9, v007BDC68_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_5.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007BDD18_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007BDD70_0, 0, 0;
    %jmp T_5.5;
T_5.4 ;
    %load/v 8, v007BDC10_0, 1;
    %inv 8, 1;
    %load/v 9, v007BDC68_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_5.6, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007BDD18_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007BDD70_0, 0, 1;
    %jmp T_5.7;
T_5.6 ;
    %load/v 8, v007BDC10_0, 1;
    %load/v 9, v007BDC68_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_5.8, 8;
    %load/v 8, v007BDD18_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007BDD18_0, 0, 8;
    %load/v 8, v007BDD70_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007BDD70_0, 0, 8;
T_5.8 ;
T_5.7 ;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0036BA30;
T_6 ;
    %wait E_007832E0;
    %load/v 8, v007870A8_0, 1;
    %jmp/0xz  T_6.0, 8;
    %set/v v00362F28_0, 0, 1;
    %set/v v00362F80_0, 1, 1;
    %jmp T_6.1;
T_6.0 ;
    %load/v 8, v00362ED0_0, 1;
    %jmp/0xz  T_6.2, 8;
    %set/v v00362F28_0, 1, 1;
    %set/v v00362F80_0, 0, 1;
    %jmp T_6.3;
T_6.2 ;
    %load/v 8, v0078F0B0_0, 1;
    %load/v 9, v0078F108_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_6.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00362F28_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00362F80_0, 0, 0;
    %jmp T_6.5;
T_6.4 ;
    %load/v 8, v0078F0B0_0, 1;
    %inv 8, 1;
    %load/v 9, v0078F108_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_6.6, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00362F28_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00362F80_0, 0, 1;
    %jmp T_6.7;
T_6.6 ;
    %load/v 8, v0078F0B0_0, 1;
    %load/v 9, v0078F108_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_6.8, 8;
    %load/v 8, v00362F28_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00362F28_0, 0, 8;
    %load/v 8, v00362F80_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00362F80_0, 0, 8;
T_6.8 ;
T_6.7 ;
T_6.5 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0036BBC8;
T_7 ;
    %fork t_1, S_0036BB40;
    %jmp t_0;
    .scope S_0036BB40;
t_1 ;
    %set/v v007BEE20_0, 1, 1;
    %set/v v007BEE78_0, 0, 1;
    %set/v v007BED70_0, 0, 1;
    %end;
    .scope S_0036BBC8;
t_0 %join;
    %end;
    .thread T_7;
    .scope S_0036BBC8;
T_8 ;
    %delay 110, 0;
    %set/v v007BED70_0, 1, 1;
    %jmp T_8;
    .thread T_8;
    .scope S_0036BBC8;
T_9 ;
    %delay 115, 0;
    %set/v v007BED70_0, 0, 1;
    %jmp T_9;
    .thread T_9;
    .scope S_0036BBC8;
T_10 ;
    %vpi_call 2 56 "$display", "Arquitetura de Computadores 1";
    %vpi_call 2 57 "$display", "Contador Decadico Decrescente:";
    %vpi_call 2 58 "$monitor", "%b %d", v007BED18_0, v007BED18_0;
    %vpi_call 2 59 "$display", "\000";
    %delay 5, 0;
    %set/v v007BED70_0, 1, 1;
    %delay 5, 0;
    %set/v v007BED70_0, 0, 1;
    %delay 350, 0;
    %vpi_call 2 63 "$finish";
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "E:\Guia 9\03.v";
    "./Clock.v";
    "./FFJK.v";
