# CMAKE generated file: DO NOT EDIT!
# Generated by "Unix Makefiles" Generator, CMake Version 3.16

# Delete rule output on recipe failure.
.DELETE_ON_ERROR:


#=============================================================================
# Special targets provided by cmake.

# Disable implicit rules so canonical targets will work.
.SUFFIXES:


# Remove some rules from gmake that .SUFFIXES does not remove.
SUFFIXES =

.SUFFIXES: .hpux_make_needs_suffix_list


# Suppress display of executed commands.
$(VERBOSE).SILENT:


# A target that is always out of date.
cmake_force:

.PHONY : cmake_force

#=============================================================================
# Set environment variables for the build.

# The shell in which to execute make rules.
SHELL = /bin/sh

# The CMake executable.
CMAKE_COMMAND = /usr/bin/cmake

# The command to remove a file.
RM = /usr/bin/cmake -E remove -f

# Escaping for special characters.
EQUALS = =

# The top-level source directory on which CMake was run.
CMAKE_SOURCE_DIR = /ollvm6.0/ollvm-tll

# The top-level build directory on which CMake was run.
CMAKE_BINARY_DIR = /ollvm6.0/build

# Utility rule file for MipsCommonTableGen.

# Include the progress variables for this target.
include lib/Target/Mips/CMakeFiles/MipsCommonTableGen.dir/progress.make

lib/Target/Mips/CMakeFiles/MipsCommonTableGen: lib/Target/Mips/MipsGenRegisterInfo.inc
lib/Target/Mips/CMakeFiles/MipsCommonTableGen: lib/Target/Mips/MipsGenInstrInfo.inc
lib/Target/Mips/CMakeFiles/MipsCommonTableGen: lib/Target/Mips/MipsGenDisassemblerTables.inc
lib/Target/Mips/CMakeFiles/MipsCommonTableGen: lib/Target/Mips/MipsGenMCCodeEmitter.inc
lib/Target/Mips/CMakeFiles/MipsCommonTableGen: lib/Target/Mips/MipsGenAsmWriter.inc
lib/Target/Mips/CMakeFiles/MipsCommonTableGen: lib/Target/Mips/MipsGenDAGISel.inc
lib/Target/Mips/CMakeFiles/MipsCommonTableGen: lib/Target/Mips/MipsGenFastISel.inc
lib/Target/Mips/CMakeFiles/MipsCommonTableGen: lib/Target/Mips/MipsGenCallingConv.inc
lib/Target/Mips/CMakeFiles/MipsCommonTableGen: lib/Target/Mips/MipsGenSubtargetInfo.inc
lib/Target/Mips/CMakeFiles/MipsCommonTableGen: lib/Target/Mips/MipsGenAsmMatcher.inc
lib/Target/Mips/CMakeFiles/MipsCommonTableGen: lib/Target/Mips/MipsGenMCPseudoLowering.inc


lib/Target/Mips/MipsGenRegisterInfo.inc: lib/Target/Mips/MipsGenRegisterInfo.inc.tmp
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --blue --bold --progress-dir=/ollvm6.0/build/CMakeFiles --progress-num=$(CMAKE_PROGRESS_1) "Updating MipsGenRegisterInfo.inc..."
	cd /ollvm6.0/build/lib/Target/Mips && /usr/bin/cmake -E copy_if_different /ollvm6.0/build/lib/Target/Mips/MipsGenRegisterInfo.inc.tmp /ollvm6.0/build/lib/Target/Mips/MipsGenRegisterInfo.inc

lib/Target/Mips/MipsGenInstrInfo.inc: lib/Target/Mips/MipsGenInstrInfo.inc.tmp
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --blue --bold --progress-dir=/ollvm6.0/build/CMakeFiles --progress-num=$(CMAKE_PROGRESS_2) "Updating MipsGenInstrInfo.inc..."
	cd /ollvm6.0/build/lib/Target/Mips && /usr/bin/cmake -E copy_if_different /ollvm6.0/build/lib/Target/Mips/MipsGenInstrInfo.inc.tmp /ollvm6.0/build/lib/Target/Mips/MipsGenInstrInfo.inc

lib/Target/Mips/MipsGenDisassemblerTables.inc: lib/Target/Mips/MipsGenDisassemblerTables.inc.tmp
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --blue --bold --progress-dir=/ollvm6.0/build/CMakeFiles --progress-num=$(CMAKE_PROGRESS_3) "Updating MipsGenDisassemblerTables.inc..."
	cd /ollvm6.0/build/lib/Target/Mips && /usr/bin/cmake -E copy_if_different /ollvm6.0/build/lib/Target/Mips/MipsGenDisassemblerTables.inc.tmp /ollvm6.0/build/lib/Target/Mips/MipsGenDisassemblerTables.inc

lib/Target/Mips/MipsGenMCCodeEmitter.inc: lib/Target/Mips/MipsGenMCCodeEmitter.inc.tmp
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --blue --bold --progress-dir=/ollvm6.0/build/CMakeFiles --progress-num=$(CMAKE_PROGRESS_4) "Updating MipsGenMCCodeEmitter.inc..."
	cd /ollvm6.0/build/lib/Target/Mips && /usr/bin/cmake -E copy_if_different /ollvm6.0/build/lib/Target/Mips/MipsGenMCCodeEmitter.inc.tmp /ollvm6.0/build/lib/Target/Mips/MipsGenMCCodeEmitter.inc

lib/Target/Mips/MipsGenAsmWriter.inc: lib/Target/Mips/MipsGenAsmWriter.inc.tmp
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --blue --bold --progress-dir=/ollvm6.0/build/CMakeFiles --progress-num=$(CMAKE_PROGRESS_5) "Updating MipsGenAsmWriter.inc..."
	cd /ollvm6.0/build/lib/Target/Mips && /usr/bin/cmake -E copy_if_different /ollvm6.0/build/lib/Target/Mips/MipsGenAsmWriter.inc.tmp /ollvm6.0/build/lib/Target/Mips/MipsGenAsmWriter.inc

lib/Target/Mips/MipsGenDAGISel.inc: lib/Target/Mips/MipsGenDAGISel.inc.tmp
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --blue --bold --progress-dir=/ollvm6.0/build/CMakeFiles --progress-num=$(CMAKE_PROGRESS_6) "Updating MipsGenDAGISel.inc..."
	cd /ollvm6.0/build/lib/Target/Mips && /usr/bin/cmake -E copy_if_different /ollvm6.0/build/lib/Target/Mips/MipsGenDAGISel.inc.tmp /ollvm6.0/build/lib/Target/Mips/MipsGenDAGISel.inc

lib/Target/Mips/MipsGenFastISel.inc: lib/Target/Mips/MipsGenFastISel.inc.tmp
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --blue --bold --progress-dir=/ollvm6.0/build/CMakeFiles --progress-num=$(CMAKE_PROGRESS_7) "Updating MipsGenFastISel.inc..."
	cd /ollvm6.0/build/lib/Target/Mips && /usr/bin/cmake -E copy_if_different /ollvm6.0/build/lib/Target/Mips/MipsGenFastISel.inc.tmp /ollvm6.0/build/lib/Target/Mips/MipsGenFastISel.inc

lib/Target/Mips/MipsGenCallingConv.inc: lib/Target/Mips/MipsGenCallingConv.inc.tmp
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --blue --bold --progress-dir=/ollvm6.0/build/CMakeFiles --progress-num=$(CMAKE_PROGRESS_8) "Updating MipsGenCallingConv.inc..."
	cd /ollvm6.0/build/lib/Target/Mips && /usr/bin/cmake -E copy_if_different /ollvm6.0/build/lib/Target/Mips/MipsGenCallingConv.inc.tmp /ollvm6.0/build/lib/Target/Mips/MipsGenCallingConv.inc

lib/Target/Mips/MipsGenSubtargetInfo.inc: lib/Target/Mips/MipsGenSubtargetInfo.inc.tmp
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --blue --bold --progress-dir=/ollvm6.0/build/CMakeFiles --progress-num=$(CMAKE_PROGRESS_9) "Updating MipsGenSubtargetInfo.inc..."
	cd /ollvm6.0/build/lib/Target/Mips && /usr/bin/cmake -E copy_if_different /ollvm6.0/build/lib/Target/Mips/MipsGenSubtargetInfo.inc.tmp /ollvm6.0/build/lib/Target/Mips/MipsGenSubtargetInfo.inc

lib/Target/Mips/MipsGenAsmMatcher.inc: lib/Target/Mips/MipsGenAsmMatcher.inc.tmp
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --blue --bold --progress-dir=/ollvm6.0/build/CMakeFiles --progress-num=$(CMAKE_PROGRESS_10) "Updating MipsGenAsmMatcher.inc..."
	cd /ollvm6.0/build/lib/Target/Mips && /usr/bin/cmake -E copy_if_different /ollvm6.0/build/lib/Target/Mips/MipsGenAsmMatcher.inc.tmp /ollvm6.0/build/lib/Target/Mips/MipsGenAsmMatcher.inc

lib/Target/Mips/MipsGenMCPseudoLowering.inc: lib/Target/Mips/MipsGenMCPseudoLowering.inc.tmp
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --blue --bold --progress-dir=/ollvm6.0/build/CMakeFiles --progress-num=$(CMAKE_PROGRESS_11) "Updating MipsGenMCPseudoLowering.inc..."
	cd /ollvm6.0/build/lib/Target/Mips && /usr/bin/cmake -E copy_if_different /ollvm6.0/build/lib/Target/Mips/MipsGenMCPseudoLowering.inc.tmp /ollvm6.0/build/lib/Target/Mips/MipsGenMCPseudoLowering.inc

lib/Target/Mips/MipsGenRegisterInfo.inc.tmp: bin/llvm-tblgen
lib/Target/Mips/MipsGenRegisterInfo.inc.tmp: bin/llvm-tblgen
lib/Target/Mips/MipsGenRegisterInfo.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MicroMips32r6InstrFormats.td
lib/Target/Mips/MipsGenRegisterInfo.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MicroMips32r6InstrInfo.td
lib/Target/Mips/MipsGenRegisterInfo.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MicroMipsDSPInstrFormats.td
lib/Target/Mips/MipsGenRegisterInfo.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MicroMipsDSPInstrInfo.td
lib/Target/Mips/MipsGenRegisterInfo.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MicroMipsInstrFPU.td
lib/Target/Mips/MipsGenRegisterInfo.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MicroMipsInstrFormats.td
lib/Target/Mips/MipsGenRegisterInfo.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MicroMipsInstrInfo.td
lib/Target/Mips/MipsGenRegisterInfo.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/Mips.td
lib/Target/Mips/MipsGenRegisterInfo.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/Mips16InstrFormats.td
lib/Target/Mips/MipsGenRegisterInfo.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/Mips16InstrInfo.td
lib/Target/Mips/MipsGenRegisterInfo.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/Mips32r6InstrFormats.td
lib/Target/Mips/MipsGenRegisterInfo.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/Mips32r6InstrInfo.td
lib/Target/Mips/MipsGenRegisterInfo.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/Mips64InstrInfo.td
lib/Target/Mips/MipsGenRegisterInfo.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/Mips64r6InstrInfo.td
lib/Target/Mips/MipsGenRegisterInfo.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsCallingConv.td
lib/Target/Mips/MipsGenRegisterInfo.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsCondMov.td
lib/Target/Mips/MipsGenRegisterInfo.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsDSPInstrFormats.td
lib/Target/Mips/MipsGenRegisterInfo.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsDSPInstrInfo.td
lib/Target/Mips/MipsGenRegisterInfo.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsEVAInstrFormats.td
lib/Target/Mips/MipsGenRegisterInfo.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsEVAInstrInfo.td
lib/Target/Mips/MipsGenRegisterInfo.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsInstrFPU.td
lib/Target/Mips/MipsGenRegisterInfo.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsInstrFormats.td
lib/Target/Mips/MipsGenRegisterInfo.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsInstrInfo.td
lib/Target/Mips/MipsGenRegisterInfo.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsMSAInstrFormats.td
lib/Target/Mips/MipsGenRegisterInfo.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsMSAInstrInfo.td
lib/Target/Mips/MipsGenRegisterInfo.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsMTInstrFormats.td
lib/Target/Mips/MipsGenRegisterInfo.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsMTInstrInfo.td
lib/Target/Mips/MipsGenRegisterInfo.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsRegisterInfo.td
lib/Target/Mips/MipsGenRegisterInfo.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsSchedule.td
lib/Target/Mips/MipsGenRegisterInfo.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsScheduleGeneric.td
lib/Target/Mips/MipsGenRegisterInfo.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsScheduleP5600.td
lib/Target/Mips/MipsGenRegisterInfo.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/CodeGen/SDNodeProperties.td
lib/Target/Mips/MipsGenRegisterInfo.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/CodeGen/ValueTypes.td
lib/Target/Mips/MipsGenRegisterInfo.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/IR/Attributes.td
lib/Target/Mips/MipsGenRegisterInfo.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/IR/Intrinsics.td
lib/Target/Mips/MipsGenRegisterInfo.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/IR/IntrinsicsAArch64.td
lib/Target/Mips/MipsGenRegisterInfo.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/IR/IntrinsicsAMDGPU.td
lib/Target/Mips/MipsGenRegisterInfo.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/IR/IntrinsicsARM.td
lib/Target/Mips/MipsGenRegisterInfo.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/IR/IntrinsicsBPF.td
lib/Target/Mips/MipsGenRegisterInfo.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/IR/IntrinsicsHexagon.td
lib/Target/Mips/MipsGenRegisterInfo.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/IR/IntrinsicsMips.td
lib/Target/Mips/MipsGenRegisterInfo.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/IR/IntrinsicsNVVM.td
lib/Target/Mips/MipsGenRegisterInfo.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/IR/IntrinsicsPowerPC.td
lib/Target/Mips/MipsGenRegisterInfo.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/IR/IntrinsicsSystemZ.td
lib/Target/Mips/MipsGenRegisterInfo.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/IR/IntrinsicsWebAssembly.td
lib/Target/Mips/MipsGenRegisterInfo.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/IR/IntrinsicsX86.td
lib/Target/Mips/MipsGenRegisterInfo.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/IR/IntrinsicsXCore.td
lib/Target/Mips/MipsGenRegisterInfo.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/Option/OptParser.td
lib/Target/Mips/MipsGenRegisterInfo.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/TableGen/SearchableTable.td
lib/Target/Mips/MipsGenRegisterInfo.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/Target/GenericOpcodes.td
lib/Target/Mips/MipsGenRegisterInfo.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/Target/GlobalISel/RegisterBank.td
lib/Target/Mips/MipsGenRegisterInfo.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
lib/Target/Mips/MipsGenRegisterInfo.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/Target/GlobalISel/Target.td
lib/Target/Mips/MipsGenRegisterInfo.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/Target/Target.td
lib/Target/Mips/MipsGenRegisterInfo.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/Target/TargetCallingConv.td
lib/Target/Mips/MipsGenRegisterInfo.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/Target/TargetItinerary.td
lib/Target/Mips/MipsGenRegisterInfo.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/Target/TargetSchedule.td
lib/Target/Mips/MipsGenRegisterInfo.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/Target/TargetSelectionDAG.td
lib/Target/Mips/MipsGenRegisterInfo.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/Mips.td
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --blue --bold --progress-dir=/ollvm6.0/build/CMakeFiles --progress-num=$(CMAKE_PROGRESS_12) "Building MipsGenRegisterInfo.inc..."
	cd /ollvm6.0/build/lib/Target/Mips && ../../../bin/llvm-tblgen -gen-register-info -I /ollvm6.0/ollvm-tll/lib/Target/Mips -I /ollvm6.0/ollvm-tll/include -I /ollvm6.0/ollvm-tll/lib/Target /ollvm6.0/ollvm-tll/lib/Target/Mips/Mips.td -o /ollvm6.0/build/lib/Target/Mips/MipsGenRegisterInfo.inc.tmp

lib/Target/Mips/MipsGenInstrInfo.inc.tmp: bin/llvm-tblgen
lib/Target/Mips/MipsGenInstrInfo.inc.tmp: bin/llvm-tblgen
lib/Target/Mips/MipsGenInstrInfo.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MicroMips32r6InstrFormats.td
lib/Target/Mips/MipsGenInstrInfo.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MicroMips32r6InstrInfo.td
lib/Target/Mips/MipsGenInstrInfo.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MicroMipsDSPInstrFormats.td
lib/Target/Mips/MipsGenInstrInfo.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MicroMipsDSPInstrInfo.td
lib/Target/Mips/MipsGenInstrInfo.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MicroMipsInstrFPU.td
lib/Target/Mips/MipsGenInstrInfo.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MicroMipsInstrFormats.td
lib/Target/Mips/MipsGenInstrInfo.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MicroMipsInstrInfo.td
lib/Target/Mips/MipsGenInstrInfo.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/Mips.td
lib/Target/Mips/MipsGenInstrInfo.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/Mips16InstrFormats.td
lib/Target/Mips/MipsGenInstrInfo.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/Mips16InstrInfo.td
lib/Target/Mips/MipsGenInstrInfo.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/Mips32r6InstrFormats.td
lib/Target/Mips/MipsGenInstrInfo.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/Mips32r6InstrInfo.td
lib/Target/Mips/MipsGenInstrInfo.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/Mips64InstrInfo.td
lib/Target/Mips/MipsGenInstrInfo.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/Mips64r6InstrInfo.td
lib/Target/Mips/MipsGenInstrInfo.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsCallingConv.td
lib/Target/Mips/MipsGenInstrInfo.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsCondMov.td
lib/Target/Mips/MipsGenInstrInfo.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsDSPInstrFormats.td
lib/Target/Mips/MipsGenInstrInfo.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsDSPInstrInfo.td
lib/Target/Mips/MipsGenInstrInfo.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsEVAInstrFormats.td
lib/Target/Mips/MipsGenInstrInfo.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsEVAInstrInfo.td
lib/Target/Mips/MipsGenInstrInfo.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsInstrFPU.td
lib/Target/Mips/MipsGenInstrInfo.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsInstrFormats.td
lib/Target/Mips/MipsGenInstrInfo.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsInstrInfo.td
lib/Target/Mips/MipsGenInstrInfo.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsMSAInstrFormats.td
lib/Target/Mips/MipsGenInstrInfo.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsMSAInstrInfo.td
lib/Target/Mips/MipsGenInstrInfo.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsMTInstrFormats.td
lib/Target/Mips/MipsGenInstrInfo.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsMTInstrInfo.td
lib/Target/Mips/MipsGenInstrInfo.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsRegisterInfo.td
lib/Target/Mips/MipsGenInstrInfo.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsSchedule.td
lib/Target/Mips/MipsGenInstrInfo.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsScheduleGeneric.td
lib/Target/Mips/MipsGenInstrInfo.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsScheduleP5600.td
lib/Target/Mips/MipsGenInstrInfo.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/CodeGen/SDNodeProperties.td
lib/Target/Mips/MipsGenInstrInfo.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/CodeGen/ValueTypes.td
lib/Target/Mips/MipsGenInstrInfo.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/IR/Attributes.td
lib/Target/Mips/MipsGenInstrInfo.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/IR/Intrinsics.td
lib/Target/Mips/MipsGenInstrInfo.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/IR/IntrinsicsAArch64.td
lib/Target/Mips/MipsGenInstrInfo.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/IR/IntrinsicsAMDGPU.td
lib/Target/Mips/MipsGenInstrInfo.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/IR/IntrinsicsARM.td
lib/Target/Mips/MipsGenInstrInfo.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/IR/IntrinsicsBPF.td
lib/Target/Mips/MipsGenInstrInfo.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/IR/IntrinsicsHexagon.td
lib/Target/Mips/MipsGenInstrInfo.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/IR/IntrinsicsMips.td
lib/Target/Mips/MipsGenInstrInfo.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/IR/IntrinsicsNVVM.td
lib/Target/Mips/MipsGenInstrInfo.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/IR/IntrinsicsPowerPC.td
lib/Target/Mips/MipsGenInstrInfo.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/IR/IntrinsicsSystemZ.td
lib/Target/Mips/MipsGenInstrInfo.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/IR/IntrinsicsWebAssembly.td
lib/Target/Mips/MipsGenInstrInfo.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/IR/IntrinsicsX86.td
lib/Target/Mips/MipsGenInstrInfo.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/IR/IntrinsicsXCore.td
lib/Target/Mips/MipsGenInstrInfo.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/Option/OptParser.td
lib/Target/Mips/MipsGenInstrInfo.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/TableGen/SearchableTable.td
lib/Target/Mips/MipsGenInstrInfo.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/Target/GenericOpcodes.td
lib/Target/Mips/MipsGenInstrInfo.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/Target/GlobalISel/RegisterBank.td
lib/Target/Mips/MipsGenInstrInfo.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
lib/Target/Mips/MipsGenInstrInfo.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/Target/GlobalISel/Target.td
lib/Target/Mips/MipsGenInstrInfo.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/Target/Target.td
lib/Target/Mips/MipsGenInstrInfo.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/Target/TargetCallingConv.td
lib/Target/Mips/MipsGenInstrInfo.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/Target/TargetItinerary.td
lib/Target/Mips/MipsGenInstrInfo.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/Target/TargetSchedule.td
lib/Target/Mips/MipsGenInstrInfo.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/Target/TargetSelectionDAG.td
lib/Target/Mips/MipsGenInstrInfo.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/Mips.td
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --blue --bold --progress-dir=/ollvm6.0/build/CMakeFiles --progress-num=$(CMAKE_PROGRESS_13) "Building MipsGenInstrInfo.inc..."
	cd /ollvm6.0/build/lib/Target/Mips && ../../../bin/llvm-tblgen -gen-instr-info -I /ollvm6.0/ollvm-tll/lib/Target/Mips -I /ollvm6.0/ollvm-tll/include -I /ollvm6.0/ollvm-tll/lib/Target /ollvm6.0/ollvm-tll/lib/Target/Mips/Mips.td -o /ollvm6.0/build/lib/Target/Mips/MipsGenInstrInfo.inc.tmp

lib/Target/Mips/MipsGenDisassemblerTables.inc.tmp: bin/llvm-tblgen
lib/Target/Mips/MipsGenDisassemblerTables.inc.tmp: bin/llvm-tblgen
lib/Target/Mips/MipsGenDisassemblerTables.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MicroMips32r6InstrFormats.td
lib/Target/Mips/MipsGenDisassemblerTables.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MicroMips32r6InstrInfo.td
lib/Target/Mips/MipsGenDisassemblerTables.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MicroMipsDSPInstrFormats.td
lib/Target/Mips/MipsGenDisassemblerTables.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MicroMipsDSPInstrInfo.td
lib/Target/Mips/MipsGenDisassemblerTables.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MicroMipsInstrFPU.td
lib/Target/Mips/MipsGenDisassemblerTables.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MicroMipsInstrFormats.td
lib/Target/Mips/MipsGenDisassemblerTables.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MicroMipsInstrInfo.td
lib/Target/Mips/MipsGenDisassemblerTables.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/Mips.td
lib/Target/Mips/MipsGenDisassemblerTables.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/Mips16InstrFormats.td
lib/Target/Mips/MipsGenDisassemblerTables.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/Mips16InstrInfo.td
lib/Target/Mips/MipsGenDisassemblerTables.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/Mips32r6InstrFormats.td
lib/Target/Mips/MipsGenDisassemblerTables.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/Mips32r6InstrInfo.td
lib/Target/Mips/MipsGenDisassemblerTables.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/Mips64InstrInfo.td
lib/Target/Mips/MipsGenDisassemblerTables.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/Mips64r6InstrInfo.td
lib/Target/Mips/MipsGenDisassemblerTables.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsCallingConv.td
lib/Target/Mips/MipsGenDisassemblerTables.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsCondMov.td
lib/Target/Mips/MipsGenDisassemblerTables.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsDSPInstrFormats.td
lib/Target/Mips/MipsGenDisassemblerTables.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsDSPInstrInfo.td
lib/Target/Mips/MipsGenDisassemblerTables.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsEVAInstrFormats.td
lib/Target/Mips/MipsGenDisassemblerTables.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsEVAInstrInfo.td
lib/Target/Mips/MipsGenDisassemblerTables.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsInstrFPU.td
lib/Target/Mips/MipsGenDisassemblerTables.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsInstrFormats.td
lib/Target/Mips/MipsGenDisassemblerTables.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsInstrInfo.td
lib/Target/Mips/MipsGenDisassemblerTables.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsMSAInstrFormats.td
lib/Target/Mips/MipsGenDisassemblerTables.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsMSAInstrInfo.td
lib/Target/Mips/MipsGenDisassemblerTables.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsMTInstrFormats.td
lib/Target/Mips/MipsGenDisassemblerTables.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsMTInstrInfo.td
lib/Target/Mips/MipsGenDisassemblerTables.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsRegisterInfo.td
lib/Target/Mips/MipsGenDisassemblerTables.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsSchedule.td
lib/Target/Mips/MipsGenDisassemblerTables.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsScheduleGeneric.td
lib/Target/Mips/MipsGenDisassemblerTables.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsScheduleP5600.td
lib/Target/Mips/MipsGenDisassemblerTables.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/CodeGen/SDNodeProperties.td
lib/Target/Mips/MipsGenDisassemblerTables.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/CodeGen/ValueTypes.td
lib/Target/Mips/MipsGenDisassemblerTables.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/IR/Attributes.td
lib/Target/Mips/MipsGenDisassemblerTables.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/IR/Intrinsics.td
lib/Target/Mips/MipsGenDisassemblerTables.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/IR/IntrinsicsAArch64.td
lib/Target/Mips/MipsGenDisassemblerTables.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/IR/IntrinsicsAMDGPU.td
lib/Target/Mips/MipsGenDisassemblerTables.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/IR/IntrinsicsARM.td
lib/Target/Mips/MipsGenDisassemblerTables.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/IR/IntrinsicsBPF.td
lib/Target/Mips/MipsGenDisassemblerTables.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/IR/IntrinsicsHexagon.td
lib/Target/Mips/MipsGenDisassemblerTables.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/IR/IntrinsicsMips.td
lib/Target/Mips/MipsGenDisassemblerTables.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/IR/IntrinsicsNVVM.td
lib/Target/Mips/MipsGenDisassemblerTables.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/IR/IntrinsicsPowerPC.td
lib/Target/Mips/MipsGenDisassemblerTables.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/IR/IntrinsicsSystemZ.td
lib/Target/Mips/MipsGenDisassemblerTables.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/IR/IntrinsicsWebAssembly.td
lib/Target/Mips/MipsGenDisassemblerTables.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/IR/IntrinsicsX86.td
lib/Target/Mips/MipsGenDisassemblerTables.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/IR/IntrinsicsXCore.td
lib/Target/Mips/MipsGenDisassemblerTables.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/Option/OptParser.td
lib/Target/Mips/MipsGenDisassemblerTables.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/TableGen/SearchableTable.td
lib/Target/Mips/MipsGenDisassemblerTables.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/Target/GenericOpcodes.td
lib/Target/Mips/MipsGenDisassemblerTables.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/Target/GlobalISel/RegisterBank.td
lib/Target/Mips/MipsGenDisassemblerTables.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
lib/Target/Mips/MipsGenDisassemblerTables.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/Target/GlobalISel/Target.td
lib/Target/Mips/MipsGenDisassemblerTables.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/Target/Target.td
lib/Target/Mips/MipsGenDisassemblerTables.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/Target/TargetCallingConv.td
lib/Target/Mips/MipsGenDisassemblerTables.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/Target/TargetItinerary.td
lib/Target/Mips/MipsGenDisassemblerTables.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/Target/TargetSchedule.td
lib/Target/Mips/MipsGenDisassemblerTables.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/Target/TargetSelectionDAG.td
lib/Target/Mips/MipsGenDisassemblerTables.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/Mips.td
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --blue --bold --progress-dir=/ollvm6.0/build/CMakeFiles --progress-num=$(CMAKE_PROGRESS_14) "Building MipsGenDisassemblerTables.inc..."
	cd /ollvm6.0/build/lib/Target/Mips && ../../../bin/llvm-tblgen -gen-disassembler -I /ollvm6.0/ollvm-tll/lib/Target/Mips -I /ollvm6.0/ollvm-tll/include -I /ollvm6.0/ollvm-tll/lib/Target /ollvm6.0/ollvm-tll/lib/Target/Mips/Mips.td -o /ollvm6.0/build/lib/Target/Mips/MipsGenDisassemblerTables.inc.tmp

lib/Target/Mips/MipsGenMCCodeEmitter.inc.tmp: bin/llvm-tblgen
lib/Target/Mips/MipsGenMCCodeEmitter.inc.tmp: bin/llvm-tblgen
lib/Target/Mips/MipsGenMCCodeEmitter.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MicroMips32r6InstrFormats.td
lib/Target/Mips/MipsGenMCCodeEmitter.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MicroMips32r6InstrInfo.td
lib/Target/Mips/MipsGenMCCodeEmitter.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MicroMipsDSPInstrFormats.td
lib/Target/Mips/MipsGenMCCodeEmitter.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MicroMipsDSPInstrInfo.td
lib/Target/Mips/MipsGenMCCodeEmitter.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MicroMipsInstrFPU.td
lib/Target/Mips/MipsGenMCCodeEmitter.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MicroMipsInstrFormats.td
lib/Target/Mips/MipsGenMCCodeEmitter.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MicroMipsInstrInfo.td
lib/Target/Mips/MipsGenMCCodeEmitter.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/Mips.td
lib/Target/Mips/MipsGenMCCodeEmitter.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/Mips16InstrFormats.td
lib/Target/Mips/MipsGenMCCodeEmitter.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/Mips16InstrInfo.td
lib/Target/Mips/MipsGenMCCodeEmitter.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/Mips32r6InstrFormats.td
lib/Target/Mips/MipsGenMCCodeEmitter.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/Mips32r6InstrInfo.td
lib/Target/Mips/MipsGenMCCodeEmitter.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/Mips64InstrInfo.td
lib/Target/Mips/MipsGenMCCodeEmitter.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/Mips64r6InstrInfo.td
lib/Target/Mips/MipsGenMCCodeEmitter.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsCallingConv.td
lib/Target/Mips/MipsGenMCCodeEmitter.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsCondMov.td
lib/Target/Mips/MipsGenMCCodeEmitter.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsDSPInstrFormats.td
lib/Target/Mips/MipsGenMCCodeEmitter.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsDSPInstrInfo.td
lib/Target/Mips/MipsGenMCCodeEmitter.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsEVAInstrFormats.td
lib/Target/Mips/MipsGenMCCodeEmitter.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsEVAInstrInfo.td
lib/Target/Mips/MipsGenMCCodeEmitter.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsInstrFPU.td
lib/Target/Mips/MipsGenMCCodeEmitter.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsInstrFormats.td
lib/Target/Mips/MipsGenMCCodeEmitter.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsInstrInfo.td
lib/Target/Mips/MipsGenMCCodeEmitter.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsMSAInstrFormats.td
lib/Target/Mips/MipsGenMCCodeEmitter.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsMSAInstrInfo.td
lib/Target/Mips/MipsGenMCCodeEmitter.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsMTInstrFormats.td
lib/Target/Mips/MipsGenMCCodeEmitter.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsMTInstrInfo.td
lib/Target/Mips/MipsGenMCCodeEmitter.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsRegisterInfo.td
lib/Target/Mips/MipsGenMCCodeEmitter.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsSchedule.td
lib/Target/Mips/MipsGenMCCodeEmitter.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsScheduleGeneric.td
lib/Target/Mips/MipsGenMCCodeEmitter.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsScheduleP5600.td
lib/Target/Mips/MipsGenMCCodeEmitter.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/CodeGen/SDNodeProperties.td
lib/Target/Mips/MipsGenMCCodeEmitter.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/CodeGen/ValueTypes.td
lib/Target/Mips/MipsGenMCCodeEmitter.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/IR/Attributes.td
lib/Target/Mips/MipsGenMCCodeEmitter.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/IR/Intrinsics.td
lib/Target/Mips/MipsGenMCCodeEmitter.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/IR/IntrinsicsAArch64.td
lib/Target/Mips/MipsGenMCCodeEmitter.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/IR/IntrinsicsAMDGPU.td
lib/Target/Mips/MipsGenMCCodeEmitter.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/IR/IntrinsicsARM.td
lib/Target/Mips/MipsGenMCCodeEmitter.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/IR/IntrinsicsBPF.td
lib/Target/Mips/MipsGenMCCodeEmitter.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/IR/IntrinsicsHexagon.td
lib/Target/Mips/MipsGenMCCodeEmitter.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/IR/IntrinsicsMips.td
lib/Target/Mips/MipsGenMCCodeEmitter.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/IR/IntrinsicsNVVM.td
lib/Target/Mips/MipsGenMCCodeEmitter.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/IR/IntrinsicsPowerPC.td
lib/Target/Mips/MipsGenMCCodeEmitter.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/IR/IntrinsicsSystemZ.td
lib/Target/Mips/MipsGenMCCodeEmitter.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/IR/IntrinsicsWebAssembly.td
lib/Target/Mips/MipsGenMCCodeEmitter.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/IR/IntrinsicsX86.td
lib/Target/Mips/MipsGenMCCodeEmitter.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/IR/IntrinsicsXCore.td
lib/Target/Mips/MipsGenMCCodeEmitter.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/Option/OptParser.td
lib/Target/Mips/MipsGenMCCodeEmitter.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/TableGen/SearchableTable.td
lib/Target/Mips/MipsGenMCCodeEmitter.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/Target/GenericOpcodes.td
lib/Target/Mips/MipsGenMCCodeEmitter.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/Target/GlobalISel/RegisterBank.td
lib/Target/Mips/MipsGenMCCodeEmitter.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
lib/Target/Mips/MipsGenMCCodeEmitter.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/Target/GlobalISel/Target.td
lib/Target/Mips/MipsGenMCCodeEmitter.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/Target/Target.td
lib/Target/Mips/MipsGenMCCodeEmitter.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/Target/TargetCallingConv.td
lib/Target/Mips/MipsGenMCCodeEmitter.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/Target/TargetItinerary.td
lib/Target/Mips/MipsGenMCCodeEmitter.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/Target/TargetSchedule.td
lib/Target/Mips/MipsGenMCCodeEmitter.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/Target/TargetSelectionDAG.td
lib/Target/Mips/MipsGenMCCodeEmitter.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/Mips.td
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --blue --bold --progress-dir=/ollvm6.0/build/CMakeFiles --progress-num=$(CMAKE_PROGRESS_15) "Building MipsGenMCCodeEmitter.inc..."
	cd /ollvm6.0/build/lib/Target/Mips && ../../../bin/llvm-tblgen -gen-emitter -I /ollvm6.0/ollvm-tll/lib/Target/Mips -I /ollvm6.0/ollvm-tll/include -I /ollvm6.0/ollvm-tll/lib/Target /ollvm6.0/ollvm-tll/lib/Target/Mips/Mips.td -o /ollvm6.0/build/lib/Target/Mips/MipsGenMCCodeEmitter.inc.tmp

lib/Target/Mips/MipsGenAsmWriter.inc.tmp: bin/llvm-tblgen
lib/Target/Mips/MipsGenAsmWriter.inc.tmp: bin/llvm-tblgen
lib/Target/Mips/MipsGenAsmWriter.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MicroMips32r6InstrFormats.td
lib/Target/Mips/MipsGenAsmWriter.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MicroMips32r6InstrInfo.td
lib/Target/Mips/MipsGenAsmWriter.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MicroMipsDSPInstrFormats.td
lib/Target/Mips/MipsGenAsmWriter.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MicroMipsDSPInstrInfo.td
lib/Target/Mips/MipsGenAsmWriter.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MicroMipsInstrFPU.td
lib/Target/Mips/MipsGenAsmWriter.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MicroMipsInstrFormats.td
lib/Target/Mips/MipsGenAsmWriter.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MicroMipsInstrInfo.td
lib/Target/Mips/MipsGenAsmWriter.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/Mips.td
lib/Target/Mips/MipsGenAsmWriter.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/Mips16InstrFormats.td
lib/Target/Mips/MipsGenAsmWriter.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/Mips16InstrInfo.td
lib/Target/Mips/MipsGenAsmWriter.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/Mips32r6InstrFormats.td
lib/Target/Mips/MipsGenAsmWriter.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/Mips32r6InstrInfo.td
lib/Target/Mips/MipsGenAsmWriter.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/Mips64InstrInfo.td
lib/Target/Mips/MipsGenAsmWriter.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/Mips64r6InstrInfo.td
lib/Target/Mips/MipsGenAsmWriter.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsCallingConv.td
lib/Target/Mips/MipsGenAsmWriter.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsCondMov.td
lib/Target/Mips/MipsGenAsmWriter.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsDSPInstrFormats.td
lib/Target/Mips/MipsGenAsmWriter.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsDSPInstrInfo.td
lib/Target/Mips/MipsGenAsmWriter.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsEVAInstrFormats.td
lib/Target/Mips/MipsGenAsmWriter.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsEVAInstrInfo.td
lib/Target/Mips/MipsGenAsmWriter.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsInstrFPU.td
lib/Target/Mips/MipsGenAsmWriter.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsInstrFormats.td
lib/Target/Mips/MipsGenAsmWriter.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsInstrInfo.td
lib/Target/Mips/MipsGenAsmWriter.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsMSAInstrFormats.td
lib/Target/Mips/MipsGenAsmWriter.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsMSAInstrInfo.td
lib/Target/Mips/MipsGenAsmWriter.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsMTInstrFormats.td
lib/Target/Mips/MipsGenAsmWriter.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsMTInstrInfo.td
lib/Target/Mips/MipsGenAsmWriter.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsRegisterInfo.td
lib/Target/Mips/MipsGenAsmWriter.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsSchedule.td
lib/Target/Mips/MipsGenAsmWriter.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsScheduleGeneric.td
lib/Target/Mips/MipsGenAsmWriter.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsScheduleP5600.td
lib/Target/Mips/MipsGenAsmWriter.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/CodeGen/SDNodeProperties.td
lib/Target/Mips/MipsGenAsmWriter.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/CodeGen/ValueTypes.td
lib/Target/Mips/MipsGenAsmWriter.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/IR/Attributes.td
lib/Target/Mips/MipsGenAsmWriter.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/IR/Intrinsics.td
lib/Target/Mips/MipsGenAsmWriter.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/IR/IntrinsicsAArch64.td
lib/Target/Mips/MipsGenAsmWriter.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/IR/IntrinsicsAMDGPU.td
lib/Target/Mips/MipsGenAsmWriter.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/IR/IntrinsicsARM.td
lib/Target/Mips/MipsGenAsmWriter.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/IR/IntrinsicsBPF.td
lib/Target/Mips/MipsGenAsmWriter.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/IR/IntrinsicsHexagon.td
lib/Target/Mips/MipsGenAsmWriter.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/IR/IntrinsicsMips.td
lib/Target/Mips/MipsGenAsmWriter.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/IR/IntrinsicsNVVM.td
lib/Target/Mips/MipsGenAsmWriter.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/IR/IntrinsicsPowerPC.td
lib/Target/Mips/MipsGenAsmWriter.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/IR/IntrinsicsSystemZ.td
lib/Target/Mips/MipsGenAsmWriter.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/IR/IntrinsicsWebAssembly.td
lib/Target/Mips/MipsGenAsmWriter.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/IR/IntrinsicsX86.td
lib/Target/Mips/MipsGenAsmWriter.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/IR/IntrinsicsXCore.td
lib/Target/Mips/MipsGenAsmWriter.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/Option/OptParser.td
lib/Target/Mips/MipsGenAsmWriter.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/TableGen/SearchableTable.td
lib/Target/Mips/MipsGenAsmWriter.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/Target/GenericOpcodes.td
lib/Target/Mips/MipsGenAsmWriter.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/Target/GlobalISel/RegisterBank.td
lib/Target/Mips/MipsGenAsmWriter.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
lib/Target/Mips/MipsGenAsmWriter.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/Target/GlobalISel/Target.td
lib/Target/Mips/MipsGenAsmWriter.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/Target/Target.td
lib/Target/Mips/MipsGenAsmWriter.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/Target/TargetCallingConv.td
lib/Target/Mips/MipsGenAsmWriter.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/Target/TargetItinerary.td
lib/Target/Mips/MipsGenAsmWriter.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/Target/TargetSchedule.td
lib/Target/Mips/MipsGenAsmWriter.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/Target/TargetSelectionDAG.td
lib/Target/Mips/MipsGenAsmWriter.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/Mips.td
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --blue --bold --progress-dir=/ollvm6.0/build/CMakeFiles --progress-num=$(CMAKE_PROGRESS_16) "Building MipsGenAsmWriter.inc..."
	cd /ollvm6.0/build/lib/Target/Mips && ../../../bin/llvm-tblgen -gen-asm-writer -I /ollvm6.0/ollvm-tll/lib/Target/Mips -I /ollvm6.0/ollvm-tll/include -I /ollvm6.0/ollvm-tll/lib/Target /ollvm6.0/ollvm-tll/lib/Target/Mips/Mips.td -o /ollvm6.0/build/lib/Target/Mips/MipsGenAsmWriter.inc.tmp

lib/Target/Mips/MipsGenDAGISel.inc.tmp: bin/llvm-tblgen
lib/Target/Mips/MipsGenDAGISel.inc.tmp: bin/llvm-tblgen
lib/Target/Mips/MipsGenDAGISel.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MicroMips32r6InstrFormats.td
lib/Target/Mips/MipsGenDAGISel.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MicroMips32r6InstrInfo.td
lib/Target/Mips/MipsGenDAGISel.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MicroMipsDSPInstrFormats.td
lib/Target/Mips/MipsGenDAGISel.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MicroMipsDSPInstrInfo.td
lib/Target/Mips/MipsGenDAGISel.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MicroMipsInstrFPU.td
lib/Target/Mips/MipsGenDAGISel.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MicroMipsInstrFormats.td
lib/Target/Mips/MipsGenDAGISel.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MicroMipsInstrInfo.td
lib/Target/Mips/MipsGenDAGISel.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/Mips.td
lib/Target/Mips/MipsGenDAGISel.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/Mips16InstrFormats.td
lib/Target/Mips/MipsGenDAGISel.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/Mips16InstrInfo.td
lib/Target/Mips/MipsGenDAGISel.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/Mips32r6InstrFormats.td
lib/Target/Mips/MipsGenDAGISel.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/Mips32r6InstrInfo.td
lib/Target/Mips/MipsGenDAGISel.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/Mips64InstrInfo.td
lib/Target/Mips/MipsGenDAGISel.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/Mips64r6InstrInfo.td
lib/Target/Mips/MipsGenDAGISel.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsCallingConv.td
lib/Target/Mips/MipsGenDAGISel.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsCondMov.td
lib/Target/Mips/MipsGenDAGISel.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsDSPInstrFormats.td
lib/Target/Mips/MipsGenDAGISel.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsDSPInstrInfo.td
lib/Target/Mips/MipsGenDAGISel.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsEVAInstrFormats.td
lib/Target/Mips/MipsGenDAGISel.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsEVAInstrInfo.td
lib/Target/Mips/MipsGenDAGISel.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsInstrFPU.td
lib/Target/Mips/MipsGenDAGISel.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsInstrFormats.td
lib/Target/Mips/MipsGenDAGISel.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsInstrInfo.td
lib/Target/Mips/MipsGenDAGISel.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsMSAInstrFormats.td
lib/Target/Mips/MipsGenDAGISel.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsMSAInstrInfo.td
lib/Target/Mips/MipsGenDAGISel.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsMTInstrFormats.td
lib/Target/Mips/MipsGenDAGISel.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsMTInstrInfo.td
lib/Target/Mips/MipsGenDAGISel.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsRegisterInfo.td
lib/Target/Mips/MipsGenDAGISel.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsSchedule.td
lib/Target/Mips/MipsGenDAGISel.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsScheduleGeneric.td
lib/Target/Mips/MipsGenDAGISel.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsScheduleP5600.td
lib/Target/Mips/MipsGenDAGISel.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/CodeGen/SDNodeProperties.td
lib/Target/Mips/MipsGenDAGISel.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/CodeGen/ValueTypes.td
lib/Target/Mips/MipsGenDAGISel.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/IR/Attributes.td
lib/Target/Mips/MipsGenDAGISel.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/IR/Intrinsics.td
lib/Target/Mips/MipsGenDAGISel.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/IR/IntrinsicsAArch64.td
lib/Target/Mips/MipsGenDAGISel.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/IR/IntrinsicsAMDGPU.td
lib/Target/Mips/MipsGenDAGISel.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/IR/IntrinsicsARM.td
lib/Target/Mips/MipsGenDAGISel.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/IR/IntrinsicsBPF.td
lib/Target/Mips/MipsGenDAGISel.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/IR/IntrinsicsHexagon.td
lib/Target/Mips/MipsGenDAGISel.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/IR/IntrinsicsMips.td
lib/Target/Mips/MipsGenDAGISel.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/IR/IntrinsicsNVVM.td
lib/Target/Mips/MipsGenDAGISel.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/IR/IntrinsicsPowerPC.td
lib/Target/Mips/MipsGenDAGISel.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/IR/IntrinsicsSystemZ.td
lib/Target/Mips/MipsGenDAGISel.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/IR/IntrinsicsWebAssembly.td
lib/Target/Mips/MipsGenDAGISel.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/IR/IntrinsicsX86.td
lib/Target/Mips/MipsGenDAGISel.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/IR/IntrinsicsXCore.td
lib/Target/Mips/MipsGenDAGISel.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/Option/OptParser.td
lib/Target/Mips/MipsGenDAGISel.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/TableGen/SearchableTable.td
lib/Target/Mips/MipsGenDAGISel.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/Target/GenericOpcodes.td
lib/Target/Mips/MipsGenDAGISel.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/Target/GlobalISel/RegisterBank.td
lib/Target/Mips/MipsGenDAGISel.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
lib/Target/Mips/MipsGenDAGISel.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/Target/GlobalISel/Target.td
lib/Target/Mips/MipsGenDAGISel.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/Target/Target.td
lib/Target/Mips/MipsGenDAGISel.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/Target/TargetCallingConv.td
lib/Target/Mips/MipsGenDAGISel.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/Target/TargetItinerary.td
lib/Target/Mips/MipsGenDAGISel.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/Target/TargetSchedule.td
lib/Target/Mips/MipsGenDAGISel.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/Target/TargetSelectionDAG.td
lib/Target/Mips/MipsGenDAGISel.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/Mips.td
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --blue --bold --progress-dir=/ollvm6.0/build/CMakeFiles --progress-num=$(CMAKE_PROGRESS_17) "Building MipsGenDAGISel.inc..."
	cd /ollvm6.0/build/lib/Target/Mips && ../../../bin/llvm-tblgen -gen-dag-isel -I /ollvm6.0/ollvm-tll/lib/Target/Mips -I /ollvm6.0/ollvm-tll/include -I /ollvm6.0/ollvm-tll/lib/Target /ollvm6.0/ollvm-tll/lib/Target/Mips/Mips.td -o /ollvm6.0/build/lib/Target/Mips/MipsGenDAGISel.inc.tmp

lib/Target/Mips/MipsGenFastISel.inc.tmp: bin/llvm-tblgen
lib/Target/Mips/MipsGenFastISel.inc.tmp: bin/llvm-tblgen
lib/Target/Mips/MipsGenFastISel.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MicroMips32r6InstrFormats.td
lib/Target/Mips/MipsGenFastISel.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MicroMips32r6InstrInfo.td
lib/Target/Mips/MipsGenFastISel.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MicroMipsDSPInstrFormats.td
lib/Target/Mips/MipsGenFastISel.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MicroMipsDSPInstrInfo.td
lib/Target/Mips/MipsGenFastISel.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MicroMipsInstrFPU.td
lib/Target/Mips/MipsGenFastISel.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MicroMipsInstrFormats.td
lib/Target/Mips/MipsGenFastISel.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MicroMipsInstrInfo.td
lib/Target/Mips/MipsGenFastISel.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/Mips.td
lib/Target/Mips/MipsGenFastISel.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/Mips16InstrFormats.td
lib/Target/Mips/MipsGenFastISel.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/Mips16InstrInfo.td
lib/Target/Mips/MipsGenFastISel.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/Mips32r6InstrFormats.td
lib/Target/Mips/MipsGenFastISel.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/Mips32r6InstrInfo.td
lib/Target/Mips/MipsGenFastISel.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/Mips64InstrInfo.td
lib/Target/Mips/MipsGenFastISel.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/Mips64r6InstrInfo.td
lib/Target/Mips/MipsGenFastISel.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsCallingConv.td
lib/Target/Mips/MipsGenFastISel.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsCondMov.td
lib/Target/Mips/MipsGenFastISel.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsDSPInstrFormats.td
lib/Target/Mips/MipsGenFastISel.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsDSPInstrInfo.td
lib/Target/Mips/MipsGenFastISel.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsEVAInstrFormats.td
lib/Target/Mips/MipsGenFastISel.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsEVAInstrInfo.td
lib/Target/Mips/MipsGenFastISel.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsInstrFPU.td
lib/Target/Mips/MipsGenFastISel.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsInstrFormats.td
lib/Target/Mips/MipsGenFastISel.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsInstrInfo.td
lib/Target/Mips/MipsGenFastISel.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsMSAInstrFormats.td
lib/Target/Mips/MipsGenFastISel.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsMSAInstrInfo.td
lib/Target/Mips/MipsGenFastISel.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsMTInstrFormats.td
lib/Target/Mips/MipsGenFastISel.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsMTInstrInfo.td
lib/Target/Mips/MipsGenFastISel.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsRegisterInfo.td
lib/Target/Mips/MipsGenFastISel.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsSchedule.td
lib/Target/Mips/MipsGenFastISel.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsScheduleGeneric.td
lib/Target/Mips/MipsGenFastISel.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsScheduleP5600.td
lib/Target/Mips/MipsGenFastISel.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/CodeGen/SDNodeProperties.td
lib/Target/Mips/MipsGenFastISel.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/CodeGen/ValueTypes.td
lib/Target/Mips/MipsGenFastISel.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/IR/Attributes.td
lib/Target/Mips/MipsGenFastISel.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/IR/Intrinsics.td
lib/Target/Mips/MipsGenFastISel.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/IR/IntrinsicsAArch64.td
lib/Target/Mips/MipsGenFastISel.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/IR/IntrinsicsAMDGPU.td
lib/Target/Mips/MipsGenFastISel.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/IR/IntrinsicsARM.td
lib/Target/Mips/MipsGenFastISel.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/IR/IntrinsicsBPF.td
lib/Target/Mips/MipsGenFastISel.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/IR/IntrinsicsHexagon.td
lib/Target/Mips/MipsGenFastISel.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/IR/IntrinsicsMips.td
lib/Target/Mips/MipsGenFastISel.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/IR/IntrinsicsNVVM.td
lib/Target/Mips/MipsGenFastISel.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/IR/IntrinsicsPowerPC.td
lib/Target/Mips/MipsGenFastISel.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/IR/IntrinsicsSystemZ.td
lib/Target/Mips/MipsGenFastISel.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/IR/IntrinsicsWebAssembly.td
lib/Target/Mips/MipsGenFastISel.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/IR/IntrinsicsX86.td
lib/Target/Mips/MipsGenFastISel.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/IR/IntrinsicsXCore.td
lib/Target/Mips/MipsGenFastISel.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/Option/OptParser.td
lib/Target/Mips/MipsGenFastISel.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/TableGen/SearchableTable.td
lib/Target/Mips/MipsGenFastISel.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/Target/GenericOpcodes.td
lib/Target/Mips/MipsGenFastISel.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/Target/GlobalISel/RegisterBank.td
lib/Target/Mips/MipsGenFastISel.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
lib/Target/Mips/MipsGenFastISel.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/Target/GlobalISel/Target.td
lib/Target/Mips/MipsGenFastISel.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/Target/Target.td
lib/Target/Mips/MipsGenFastISel.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/Target/TargetCallingConv.td
lib/Target/Mips/MipsGenFastISel.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/Target/TargetItinerary.td
lib/Target/Mips/MipsGenFastISel.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/Target/TargetSchedule.td
lib/Target/Mips/MipsGenFastISel.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/Target/TargetSelectionDAG.td
lib/Target/Mips/MipsGenFastISel.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/Mips.td
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --blue --bold --progress-dir=/ollvm6.0/build/CMakeFiles --progress-num=$(CMAKE_PROGRESS_18) "Building MipsGenFastISel.inc..."
	cd /ollvm6.0/build/lib/Target/Mips && ../../../bin/llvm-tblgen -gen-fast-isel -I /ollvm6.0/ollvm-tll/lib/Target/Mips -I /ollvm6.0/ollvm-tll/include -I /ollvm6.0/ollvm-tll/lib/Target /ollvm6.0/ollvm-tll/lib/Target/Mips/Mips.td -o /ollvm6.0/build/lib/Target/Mips/MipsGenFastISel.inc.tmp

lib/Target/Mips/MipsGenCallingConv.inc.tmp: bin/llvm-tblgen
lib/Target/Mips/MipsGenCallingConv.inc.tmp: bin/llvm-tblgen
lib/Target/Mips/MipsGenCallingConv.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MicroMips32r6InstrFormats.td
lib/Target/Mips/MipsGenCallingConv.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MicroMips32r6InstrInfo.td
lib/Target/Mips/MipsGenCallingConv.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MicroMipsDSPInstrFormats.td
lib/Target/Mips/MipsGenCallingConv.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MicroMipsDSPInstrInfo.td
lib/Target/Mips/MipsGenCallingConv.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MicroMipsInstrFPU.td
lib/Target/Mips/MipsGenCallingConv.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MicroMipsInstrFormats.td
lib/Target/Mips/MipsGenCallingConv.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MicroMipsInstrInfo.td
lib/Target/Mips/MipsGenCallingConv.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/Mips.td
lib/Target/Mips/MipsGenCallingConv.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/Mips16InstrFormats.td
lib/Target/Mips/MipsGenCallingConv.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/Mips16InstrInfo.td
lib/Target/Mips/MipsGenCallingConv.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/Mips32r6InstrFormats.td
lib/Target/Mips/MipsGenCallingConv.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/Mips32r6InstrInfo.td
lib/Target/Mips/MipsGenCallingConv.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/Mips64InstrInfo.td
lib/Target/Mips/MipsGenCallingConv.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/Mips64r6InstrInfo.td
lib/Target/Mips/MipsGenCallingConv.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsCallingConv.td
lib/Target/Mips/MipsGenCallingConv.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsCondMov.td
lib/Target/Mips/MipsGenCallingConv.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsDSPInstrFormats.td
lib/Target/Mips/MipsGenCallingConv.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsDSPInstrInfo.td
lib/Target/Mips/MipsGenCallingConv.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsEVAInstrFormats.td
lib/Target/Mips/MipsGenCallingConv.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsEVAInstrInfo.td
lib/Target/Mips/MipsGenCallingConv.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsInstrFPU.td
lib/Target/Mips/MipsGenCallingConv.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsInstrFormats.td
lib/Target/Mips/MipsGenCallingConv.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsInstrInfo.td
lib/Target/Mips/MipsGenCallingConv.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsMSAInstrFormats.td
lib/Target/Mips/MipsGenCallingConv.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsMSAInstrInfo.td
lib/Target/Mips/MipsGenCallingConv.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsMTInstrFormats.td
lib/Target/Mips/MipsGenCallingConv.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsMTInstrInfo.td
lib/Target/Mips/MipsGenCallingConv.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsRegisterInfo.td
lib/Target/Mips/MipsGenCallingConv.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsSchedule.td
lib/Target/Mips/MipsGenCallingConv.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsScheduleGeneric.td
lib/Target/Mips/MipsGenCallingConv.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsScheduleP5600.td
lib/Target/Mips/MipsGenCallingConv.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/CodeGen/SDNodeProperties.td
lib/Target/Mips/MipsGenCallingConv.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/CodeGen/ValueTypes.td
lib/Target/Mips/MipsGenCallingConv.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/IR/Attributes.td
lib/Target/Mips/MipsGenCallingConv.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/IR/Intrinsics.td
lib/Target/Mips/MipsGenCallingConv.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/IR/IntrinsicsAArch64.td
lib/Target/Mips/MipsGenCallingConv.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/IR/IntrinsicsAMDGPU.td
lib/Target/Mips/MipsGenCallingConv.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/IR/IntrinsicsARM.td
lib/Target/Mips/MipsGenCallingConv.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/IR/IntrinsicsBPF.td
lib/Target/Mips/MipsGenCallingConv.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/IR/IntrinsicsHexagon.td
lib/Target/Mips/MipsGenCallingConv.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/IR/IntrinsicsMips.td
lib/Target/Mips/MipsGenCallingConv.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/IR/IntrinsicsNVVM.td
lib/Target/Mips/MipsGenCallingConv.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/IR/IntrinsicsPowerPC.td
lib/Target/Mips/MipsGenCallingConv.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/IR/IntrinsicsSystemZ.td
lib/Target/Mips/MipsGenCallingConv.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/IR/IntrinsicsWebAssembly.td
lib/Target/Mips/MipsGenCallingConv.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/IR/IntrinsicsX86.td
lib/Target/Mips/MipsGenCallingConv.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/IR/IntrinsicsXCore.td
lib/Target/Mips/MipsGenCallingConv.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/Option/OptParser.td
lib/Target/Mips/MipsGenCallingConv.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/TableGen/SearchableTable.td
lib/Target/Mips/MipsGenCallingConv.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/Target/GenericOpcodes.td
lib/Target/Mips/MipsGenCallingConv.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/Target/GlobalISel/RegisterBank.td
lib/Target/Mips/MipsGenCallingConv.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
lib/Target/Mips/MipsGenCallingConv.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/Target/GlobalISel/Target.td
lib/Target/Mips/MipsGenCallingConv.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/Target/Target.td
lib/Target/Mips/MipsGenCallingConv.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/Target/TargetCallingConv.td
lib/Target/Mips/MipsGenCallingConv.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/Target/TargetItinerary.td
lib/Target/Mips/MipsGenCallingConv.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/Target/TargetSchedule.td
lib/Target/Mips/MipsGenCallingConv.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/Target/TargetSelectionDAG.td
lib/Target/Mips/MipsGenCallingConv.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/Mips.td
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --blue --bold --progress-dir=/ollvm6.0/build/CMakeFiles --progress-num=$(CMAKE_PROGRESS_19) "Building MipsGenCallingConv.inc..."
	cd /ollvm6.0/build/lib/Target/Mips && ../../../bin/llvm-tblgen -gen-callingconv -I /ollvm6.0/ollvm-tll/lib/Target/Mips -I /ollvm6.0/ollvm-tll/include -I /ollvm6.0/ollvm-tll/lib/Target /ollvm6.0/ollvm-tll/lib/Target/Mips/Mips.td -o /ollvm6.0/build/lib/Target/Mips/MipsGenCallingConv.inc.tmp

lib/Target/Mips/MipsGenSubtargetInfo.inc.tmp: bin/llvm-tblgen
lib/Target/Mips/MipsGenSubtargetInfo.inc.tmp: bin/llvm-tblgen
lib/Target/Mips/MipsGenSubtargetInfo.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MicroMips32r6InstrFormats.td
lib/Target/Mips/MipsGenSubtargetInfo.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MicroMips32r6InstrInfo.td
lib/Target/Mips/MipsGenSubtargetInfo.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MicroMipsDSPInstrFormats.td
lib/Target/Mips/MipsGenSubtargetInfo.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MicroMipsDSPInstrInfo.td
lib/Target/Mips/MipsGenSubtargetInfo.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MicroMipsInstrFPU.td
lib/Target/Mips/MipsGenSubtargetInfo.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MicroMipsInstrFormats.td
lib/Target/Mips/MipsGenSubtargetInfo.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MicroMipsInstrInfo.td
lib/Target/Mips/MipsGenSubtargetInfo.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/Mips.td
lib/Target/Mips/MipsGenSubtargetInfo.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/Mips16InstrFormats.td
lib/Target/Mips/MipsGenSubtargetInfo.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/Mips16InstrInfo.td
lib/Target/Mips/MipsGenSubtargetInfo.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/Mips32r6InstrFormats.td
lib/Target/Mips/MipsGenSubtargetInfo.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/Mips32r6InstrInfo.td
lib/Target/Mips/MipsGenSubtargetInfo.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/Mips64InstrInfo.td
lib/Target/Mips/MipsGenSubtargetInfo.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/Mips64r6InstrInfo.td
lib/Target/Mips/MipsGenSubtargetInfo.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsCallingConv.td
lib/Target/Mips/MipsGenSubtargetInfo.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsCondMov.td
lib/Target/Mips/MipsGenSubtargetInfo.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsDSPInstrFormats.td
lib/Target/Mips/MipsGenSubtargetInfo.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsDSPInstrInfo.td
lib/Target/Mips/MipsGenSubtargetInfo.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsEVAInstrFormats.td
lib/Target/Mips/MipsGenSubtargetInfo.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsEVAInstrInfo.td
lib/Target/Mips/MipsGenSubtargetInfo.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsInstrFPU.td
lib/Target/Mips/MipsGenSubtargetInfo.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsInstrFormats.td
lib/Target/Mips/MipsGenSubtargetInfo.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsInstrInfo.td
lib/Target/Mips/MipsGenSubtargetInfo.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsMSAInstrFormats.td
lib/Target/Mips/MipsGenSubtargetInfo.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsMSAInstrInfo.td
lib/Target/Mips/MipsGenSubtargetInfo.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsMTInstrFormats.td
lib/Target/Mips/MipsGenSubtargetInfo.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsMTInstrInfo.td
lib/Target/Mips/MipsGenSubtargetInfo.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsRegisterInfo.td
lib/Target/Mips/MipsGenSubtargetInfo.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsSchedule.td
lib/Target/Mips/MipsGenSubtargetInfo.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsScheduleGeneric.td
lib/Target/Mips/MipsGenSubtargetInfo.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsScheduleP5600.td
lib/Target/Mips/MipsGenSubtargetInfo.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/CodeGen/SDNodeProperties.td
lib/Target/Mips/MipsGenSubtargetInfo.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/CodeGen/ValueTypes.td
lib/Target/Mips/MipsGenSubtargetInfo.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/IR/Attributes.td
lib/Target/Mips/MipsGenSubtargetInfo.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/IR/Intrinsics.td
lib/Target/Mips/MipsGenSubtargetInfo.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/IR/IntrinsicsAArch64.td
lib/Target/Mips/MipsGenSubtargetInfo.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/IR/IntrinsicsAMDGPU.td
lib/Target/Mips/MipsGenSubtargetInfo.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/IR/IntrinsicsARM.td
lib/Target/Mips/MipsGenSubtargetInfo.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/IR/IntrinsicsBPF.td
lib/Target/Mips/MipsGenSubtargetInfo.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/IR/IntrinsicsHexagon.td
lib/Target/Mips/MipsGenSubtargetInfo.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/IR/IntrinsicsMips.td
lib/Target/Mips/MipsGenSubtargetInfo.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/IR/IntrinsicsNVVM.td
lib/Target/Mips/MipsGenSubtargetInfo.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/IR/IntrinsicsPowerPC.td
lib/Target/Mips/MipsGenSubtargetInfo.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/IR/IntrinsicsSystemZ.td
lib/Target/Mips/MipsGenSubtargetInfo.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/IR/IntrinsicsWebAssembly.td
lib/Target/Mips/MipsGenSubtargetInfo.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/IR/IntrinsicsX86.td
lib/Target/Mips/MipsGenSubtargetInfo.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/IR/IntrinsicsXCore.td
lib/Target/Mips/MipsGenSubtargetInfo.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/Option/OptParser.td
lib/Target/Mips/MipsGenSubtargetInfo.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/TableGen/SearchableTable.td
lib/Target/Mips/MipsGenSubtargetInfo.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/Target/GenericOpcodes.td
lib/Target/Mips/MipsGenSubtargetInfo.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/Target/GlobalISel/RegisterBank.td
lib/Target/Mips/MipsGenSubtargetInfo.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
lib/Target/Mips/MipsGenSubtargetInfo.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/Target/GlobalISel/Target.td
lib/Target/Mips/MipsGenSubtargetInfo.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/Target/Target.td
lib/Target/Mips/MipsGenSubtargetInfo.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/Target/TargetCallingConv.td
lib/Target/Mips/MipsGenSubtargetInfo.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/Target/TargetItinerary.td
lib/Target/Mips/MipsGenSubtargetInfo.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/Target/TargetSchedule.td
lib/Target/Mips/MipsGenSubtargetInfo.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/Target/TargetSelectionDAG.td
lib/Target/Mips/MipsGenSubtargetInfo.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/Mips.td
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --blue --bold --progress-dir=/ollvm6.0/build/CMakeFiles --progress-num=$(CMAKE_PROGRESS_20) "Building MipsGenSubtargetInfo.inc..."
	cd /ollvm6.0/build/lib/Target/Mips && ../../../bin/llvm-tblgen -gen-subtarget -I /ollvm6.0/ollvm-tll/lib/Target/Mips -I /ollvm6.0/ollvm-tll/include -I /ollvm6.0/ollvm-tll/lib/Target /ollvm6.0/ollvm-tll/lib/Target/Mips/Mips.td -o /ollvm6.0/build/lib/Target/Mips/MipsGenSubtargetInfo.inc.tmp

lib/Target/Mips/MipsGenAsmMatcher.inc.tmp: bin/llvm-tblgen
lib/Target/Mips/MipsGenAsmMatcher.inc.tmp: bin/llvm-tblgen
lib/Target/Mips/MipsGenAsmMatcher.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MicroMips32r6InstrFormats.td
lib/Target/Mips/MipsGenAsmMatcher.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MicroMips32r6InstrInfo.td
lib/Target/Mips/MipsGenAsmMatcher.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MicroMipsDSPInstrFormats.td
lib/Target/Mips/MipsGenAsmMatcher.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MicroMipsDSPInstrInfo.td
lib/Target/Mips/MipsGenAsmMatcher.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MicroMipsInstrFPU.td
lib/Target/Mips/MipsGenAsmMatcher.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MicroMipsInstrFormats.td
lib/Target/Mips/MipsGenAsmMatcher.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MicroMipsInstrInfo.td
lib/Target/Mips/MipsGenAsmMatcher.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/Mips.td
lib/Target/Mips/MipsGenAsmMatcher.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/Mips16InstrFormats.td
lib/Target/Mips/MipsGenAsmMatcher.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/Mips16InstrInfo.td
lib/Target/Mips/MipsGenAsmMatcher.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/Mips32r6InstrFormats.td
lib/Target/Mips/MipsGenAsmMatcher.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/Mips32r6InstrInfo.td
lib/Target/Mips/MipsGenAsmMatcher.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/Mips64InstrInfo.td
lib/Target/Mips/MipsGenAsmMatcher.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/Mips64r6InstrInfo.td
lib/Target/Mips/MipsGenAsmMatcher.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsCallingConv.td
lib/Target/Mips/MipsGenAsmMatcher.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsCondMov.td
lib/Target/Mips/MipsGenAsmMatcher.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsDSPInstrFormats.td
lib/Target/Mips/MipsGenAsmMatcher.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsDSPInstrInfo.td
lib/Target/Mips/MipsGenAsmMatcher.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsEVAInstrFormats.td
lib/Target/Mips/MipsGenAsmMatcher.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsEVAInstrInfo.td
lib/Target/Mips/MipsGenAsmMatcher.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsInstrFPU.td
lib/Target/Mips/MipsGenAsmMatcher.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsInstrFormats.td
lib/Target/Mips/MipsGenAsmMatcher.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsInstrInfo.td
lib/Target/Mips/MipsGenAsmMatcher.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsMSAInstrFormats.td
lib/Target/Mips/MipsGenAsmMatcher.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsMSAInstrInfo.td
lib/Target/Mips/MipsGenAsmMatcher.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsMTInstrFormats.td
lib/Target/Mips/MipsGenAsmMatcher.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsMTInstrInfo.td
lib/Target/Mips/MipsGenAsmMatcher.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsRegisterInfo.td
lib/Target/Mips/MipsGenAsmMatcher.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsSchedule.td
lib/Target/Mips/MipsGenAsmMatcher.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsScheduleGeneric.td
lib/Target/Mips/MipsGenAsmMatcher.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsScheduleP5600.td
lib/Target/Mips/MipsGenAsmMatcher.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/CodeGen/SDNodeProperties.td
lib/Target/Mips/MipsGenAsmMatcher.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/CodeGen/ValueTypes.td
lib/Target/Mips/MipsGenAsmMatcher.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/IR/Attributes.td
lib/Target/Mips/MipsGenAsmMatcher.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/IR/Intrinsics.td
lib/Target/Mips/MipsGenAsmMatcher.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/IR/IntrinsicsAArch64.td
lib/Target/Mips/MipsGenAsmMatcher.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/IR/IntrinsicsAMDGPU.td
lib/Target/Mips/MipsGenAsmMatcher.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/IR/IntrinsicsARM.td
lib/Target/Mips/MipsGenAsmMatcher.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/IR/IntrinsicsBPF.td
lib/Target/Mips/MipsGenAsmMatcher.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/IR/IntrinsicsHexagon.td
lib/Target/Mips/MipsGenAsmMatcher.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/IR/IntrinsicsMips.td
lib/Target/Mips/MipsGenAsmMatcher.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/IR/IntrinsicsNVVM.td
lib/Target/Mips/MipsGenAsmMatcher.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/IR/IntrinsicsPowerPC.td
lib/Target/Mips/MipsGenAsmMatcher.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/IR/IntrinsicsSystemZ.td
lib/Target/Mips/MipsGenAsmMatcher.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/IR/IntrinsicsWebAssembly.td
lib/Target/Mips/MipsGenAsmMatcher.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/IR/IntrinsicsX86.td
lib/Target/Mips/MipsGenAsmMatcher.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/IR/IntrinsicsXCore.td
lib/Target/Mips/MipsGenAsmMatcher.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/Option/OptParser.td
lib/Target/Mips/MipsGenAsmMatcher.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/TableGen/SearchableTable.td
lib/Target/Mips/MipsGenAsmMatcher.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/Target/GenericOpcodes.td
lib/Target/Mips/MipsGenAsmMatcher.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/Target/GlobalISel/RegisterBank.td
lib/Target/Mips/MipsGenAsmMatcher.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
lib/Target/Mips/MipsGenAsmMatcher.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/Target/GlobalISel/Target.td
lib/Target/Mips/MipsGenAsmMatcher.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/Target/Target.td
lib/Target/Mips/MipsGenAsmMatcher.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/Target/TargetCallingConv.td
lib/Target/Mips/MipsGenAsmMatcher.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/Target/TargetItinerary.td
lib/Target/Mips/MipsGenAsmMatcher.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/Target/TargetSchedule.td
lib/Target/Mips/MipsGenAsmMatcher.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/Target/TargetSelectionDAG.td
lib/Target/Mips/MipsGenAsmMatcher.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/Mips.td
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --blue --bold --progress-dir=/ollvm6.0/build/CMakeFiles --progress-num=$(CMAKE_PROGRESS_21) "Building MipsGenAsmMatcher.inc..."
	cd /ollvm6.0/build/lib/Target/Mips && ../../../bin/llvm-tblgen -gen-asm-matcher -I /ollvm6.0/ollvm-tll/lib/Target/Mips -I /ollvm6.0/ollvm-tll/include -I /ollvm6.0/ollvm-tll/lib/Target /ollvm6.0/ollvm-tll/lib/Target/Mips/Mips.td -o /ollvm6.0/build/lib/Target/Mips/MipsGenAsmMatcher.inc.tmp

lib/Target/Mips/MipsGenMCPseudoLowering.inc.tmp: bin/llvm-tblgen
lib/Target/Mips/MipsGenMCPseudoLowering.inc.tmp: bin/llvm-tblgen
lib/Target/Mips/MipsGenMCPseudoLowering.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MicroMips32r6InstrFormats.td
lib/Target/Mips/MipsGenMCPseudoLowering.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MicroMips32r6InstrInfo.td
lib/Target/Mips/MipsGenMCPseudoLowering.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MicroMipsDSPInstrFormats.td
lib/Target/Mips/MipsGenMCPseudoLowering.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MicroMipsDSPInstrInfo.td
lib/Target/Mips/MipsGenMCPseudoLowering.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MicroMipsInstrFPU.td
lib/Target/Mips/MipsGenMCPseudoLowering.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MicroMipsInstrFormats.td
lib/Target/Mips/MipsGenMCPseudoLowering.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MicroMipsInstrInfo.td
lib/Target/Mips/MipsGenMCPseudoLowering.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/Mips.td
lib/Target/Mips/MipsGenMCPseudoLowering.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/Mips16InstrFormats.td
lib/Target/Mips/MipsGenMCPseudoLowering.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/Mips16InstrInfo.td
lib/Target/Mips/MipsGenMCPseudoLowering.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/Mips32r6InstrFormats.td
lib/Target/Mips/MipsGenMCPseudoLowering.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/Mips32r6InstrInfo.td
lib/Target/Mips/MipsGenMCPseudoLowering.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/Mips64InstrInfo.td
lib/Target/Mips/MipsGenMCPseudoLowering.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/Mips64r6InstrInfo.td
lib/Target/Mips/MipsGenMCPseudoLowering.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsCallingConv.td
lib/Target/Mips/MipsGenMCPseudoLowering.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsCondMov.td
lib/Target/Mips/MipsGenMCPseudoLowering.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsDSPInstrFormats.td
lib/Target/Mips/MipsGenMCPseudoLowering.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsDSPInstrInfo.td
lib/Target/Mips/MipsGenMCPseudoLowering.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsEVAInstrFormats.td
lib/Target/Mips/MipsGenMCPseudoLowering.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsEVAInstrInfo.td
lib/Target/Mips/MipsGenMCPseudoLowering.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsInstrFPU.td
lib/Target/Mips/MipsGenMCPseudoLowering.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsInstrFormats.td
lib/Target/Mips/MipsGenMCPseudoLowering.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsInstrInfo.td
lib/Target/Mips/MipsGenMCPseudoLowering.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsMSAInstrFormats.td
lib/Target/Mips/MipsGenMCPseudoLowering.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsMSAInstrInfo.td
lib/Target/Mips/MipsGenMCPseudoLowering.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsMTInstrFormats.td
lib/Target/Mips/MipsGenMCPseudoLowering.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsMTInstrInfo.td
lib/Target/Mips/MipsGenMCPseudoLowering.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsRegisterInfo.td
lib/Target/Mips/MipsGenMCPseudoLowering.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsSchedule.td
lib/Target/Mips/MipsGenMCPseudoLowering.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsScheduleGeneric.td
lib/Target/Mips/MipsGenMCPseudoLowering.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/MipsScheduleP5600.td
lib/Target/Mips/MipsGenMCPseudoLowering.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/CodeGen/SDNodeProperties.td
lib/Target/Mips/MipsGenMCPseudoLowering.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/CodeGen/ValueTypes.td
lib/Target/Mips/MipsGenMCPseudoLowering.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/IR/Attributes.td
lib/Target/Mips/MipsGenMCPseudoLowering.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/IR/Intrinsics.td
lib/Target/Mips/MipsGenMCPseudoLowering.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/IR/IntrinsicsAArch64.td
lib/Target/Mips/MipsGenMCPseudoLowering.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/IR/IntrinsicsAMDGPU.td
lib/Target/Mips/MipsGenMCPseudoLowering.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/IR/IntrinsicsARM.td
lib/Target/Mips/MipsGenMCPseudoLowering.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/IR/IntrinsicsBPF.td
lib/Target/Mips/MipsGenMCPseudoLowering.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/IR/IntrinsicsHexagon.td
lib/Target/Mips/MipsGenMCPseudoLowering.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/IR/IntrinsicsMips.td
lib/Target/Mips/MipsGenMCPseudoLowering.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/IR/IntrinsicsNVVM.td
lib/Target/Mips/MipsGenMCPseudoLowering.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/IR/IntrinsicsPowerPC.td
lib/Target/Mips/MipsGenMCPseudoLowering.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/IR/IntrinsicsSystemZ.td
lib/Target/Mips/MipsGenMCPseudoLowering.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/IR/IntrinsicsWebAssembly.td
lib/Target/Mips/MipsGenMCPseudoLowering.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/IR/IntrinsicsX86.td
lib/Target/Mips/MipsGenMCPseudoLowering.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/IR/IntrinsicsXCore.td
lib/Target/Mips/MipsGenMCPseudoLowering.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/Option/OptParser.td
lib/Target/Mips/MipsGenMCPseudoLowering.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/TableGen/SearchableTable.td
lib/Target/Mips/MipsGenMCPseudoLowering.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/Target/GenericOpcodes.td
lib/Target/Mips/MipsGenMCPseudoLowering.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/Target/GlobalISel/RegisterBank.td
lib/Target/Mips/MipsGenMCPseudoLowering.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
lib/Target/Mips/MipsGenMCPseudoLowering.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/Target/GlobalISel/Target.td
lib/Target/Mips/MipsGenMCPseudoLowering.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/Target/Target.td
lib/Target/Mips/MipsGenMCPseudoLowering.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/Target/TargetCallingConv.td
lib/Target/Mips/MipsGenMCPseudoLowering.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/Target/TargetItinerary.td
lib/Target/Mips/MipsGenMCPseudoLowering.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/Target/TargetSchedule.td
lib/Target/Mips/MipsGenMCPseudoLowering.inc.tmp: /ollvm6.0/ollvm-tll/include/llvm/Target/TargetSelectionDAG.td
lib/Target/Mips/MipsGenMCPseudoLowering.inc.tmp: /ollvm6.0/ollvm-tll/lib/Target/Mips/Mips.td
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --blue --bold --progress-dir=/ollvm6.0/build/CMakeFiles --progress-num=$(CMAKE_PROGRESS_22) "Building MipsGenMCPseudoLowering.inc..."
	cd /ollvm6.0/build/lib/Target/Mips && ../../../bin/llvm-tblgen -gen-pseudo-lowering -I /ollvm6.0/ollvm-tll/lib/Target/Mips -I /ollvm6.0/ollvm-tll/include -I /ollvm6.0/ollvm-tll/lib/Target /ollvm6.0/ollvm-tll/lib/Target/Mips/Mips.td -o /ollvm6.0/build/lib/Target/Mips/MipsGenMCPseudoLowering.inc.tmp

MipsCommonTableGen: lib/Target/Mips/CMakeFiles/MipsCommonTableGen
MipsCommonTableGen: lib/Target/Mips/MipsGenRegisterInfo.inc
MipsCommonTableGen: lib/Target/Mips/MipsGenInstrInfo.inc
MipsCommonTableGen: lib/Target/Mips/MipsGenDisassemblerTables.inc
MipsCommonTableGen: lib/Target/Mips/MipsGenMCCodeEmitter.inc
MipsCommonTableGen: lib/Target/Mips/MipsGenAsmWriter.inc
MipsCommonTableGen: lib/Target/Mips/MipsGenDAGISel.inc
MipsCommonTableGen: lib/Target/Mips/MipsGenFastISel.inc
MipsCommonTableGen: lib/Target/Mips/MipsGenCallingConv.inc
MipsCommonTableGen: lib/Target/Mips/MipsGenSubtargetInfo.inc
MipsCommonTableGen: lib/Target/Mips/MipsGenAsmMatcher.inc
MipsCommonTableGen: lib/Target/Mips/MipsGenMCPseudoLowering.inc
MipsCommonTableGen: lib/Target/Mips/MipsGenRegisterInfo.inc.tmp
MipsCommonTableGen: lib/Target/Mips/MipsGenInstrInfo.inc.tmp
MipsCommonTableGen: lib/Target/Mips/MipsGenDisassemblerTables.inc.tmp
MipsCommonTableGen: lib/Target/Mips/MipsGenMCCodeEmitter.inc.tmp
MipsCommonTableGen: lib/Target/Mips/MipsGenAsmWriter.inc.tmp
MipsCommonTableGen: lib/Target/Mips/MipsGenDAGISel.inc.tmp
MipsCommonTableGen: lib/Target/Mips/MipsGenFastISel.inc.tmp
MipsCommonTableGen: lib/Target/Mips/MipsGenCallingConv.inc.tmp
MipsCommonTableGen: lib/Target/Mips/MipsGenSubtargetInfo.inc.tmp
MipsCommonTableGen: lib/Target/Mips/MipsGenAsmMatcher.inc.tmp
MipsCommonTableGen: lib/Target/Mips/MipsGenMCPseudoLowering.inc.tmp
MipsCommonTableGen: lib/Target/Mips/CMakeFiles/MipsCommonTableGen.dir/build.make

.PHONY : MipsCommonTableGen

# Rule to build all files generated by this target.
lib/Target/Mips/CMakeFiles/MipsCommonTableGen.dir/build: MipsCommonTableGen

.PHONY : lib/Target/Mips/CMakeFiles/MipsCommonTableGen.dir/build

lib/Target/Mips/CMakeFiles/MipsCommonTableGen.dir/clean:
	cd /ollvm6.0/build/lib/Target/Mips && $(CMAKE_COMMAND) -P CMakeFiles/MipsCommonTableGen.dir/cmake_clean.cmake
.PHONY : lib/Target/Mips/CMakeFiles/MipsCommonTableGen.dir/clean

lib/Target/Mips/CMakeFiles/MipsCommonTableGen.dir/depend:
	cd /ollvm6.0/build && $(CMAKE_COMMAND) -E cmake_depends "Unix Makefiles" /ollvm6.0/ollvm-tll /ollvm6.0/ollvm-tll/lib/Target/Mips /ollvm6.0/build /ollvm6.0/build/lib/Target/Mips /ollvm6.0/build/lib/Target/Mips/CMakeFiles/MipsCommonTableGen.dir/DependInfo.cmake --color=$(COLOR)
.PHONY : lib/Target/Mips/CMakeFiles/MipsCommonTableGen.dir/depend

