# 8bit-ALU-SystemVerilog
ğŸš€ Overview

This project implements an 8-bit Pipelined ALU capable of performing arithmetic and logical operations.
The ALU is written in SystemVerilog and verified with a complete testbench in ModelSim (Intel FPGA Starter Edition).

The design includes:

âœ”ï¸ Combinational ALU logic

âœ”ï¸ 1-cycle pipelined output register

âœ”ï¸ Zero flag generation

âœ”ï¸ Clock-driven testbench

âœ”ï¸ Waveform-based functional verification

ğŸ§© Features
ğŸ”§ Supported Operations
ALU_Sel	Operation	Description
000	ADD	A + B
001	SUB	A - B
010	AND	Bitwise AND
011	OR	Bitwise OR
100	XOR	Bitwise XOR
101	NOT	Bitwise NOT (A only)
110	SHL	Logical Shift Left
111	SHR	Logical Shift Right
ğŸ—ï¸ Architecture
ğŸ’¡ 1. Combinational Block (result_comb)

Implements ALU logic using a case statement.

âš™ï¸ 2. Pipeline Register (result_reg)

Registered output updated on posedge clk, giving the ALU a 1-cycle latency.

ğŸ” 3. Zero Flag

Asserted when the pipelined output equals zero.

ğŸ“‚ Project Structure
ğŸ“ project/
â”‚â”€â”€ alu.sv             # Main ALU design
â”‚â”€â”€ tb_alu.sv          # Testbench
â”‚â”€â”€ README.md
â””â”€â”€ /waveforms         # Waveform screenshots (optional)

ğŸ§ª Simulation & Verification
âœ” Written in SystemVerilog
âœ” Simulated using ModelSim
âœ” Clock generation: 100 MHz
âœ” All signals added to wave window
âœ” $monitor prints runtime logs
âœ” Validated using multiple test vectors
ğŸ–¥ï¸ How to Run the Simulation
1ï¸âƒ£ Compile
Compile â†’ Compile All

2ï¸âƒ£ Simulate
Simulate â†’ Start Simulation
work â†’ tb_alu

3ï¸âƒ£ Add Signals
Objects â†’ Select All â†’ Add â†’ To Wave â†’ Signals

4ï¸âƒ£ Run
run 500ns


or

run -all

ğŸ“Š Waveform Explanation

When viewed in ModelSim:

result_comb updates immediately

result_reg and ALU_Out update 1 clock cycle later

Zero_Flag becomes HIGH when output is zero

Each ALU operation shows correct behavior
<img width="946" height="805" alt="image" src="https://github.com/user-attachments/assets/4afb0ac9-c995-49b9-a99d-ecac107b41a5" />


<img width="1892" height="1006" alt="image" src="https://github.com/user-attachments/assets/e0195743-043b-40ca-84b6-ad00fbc0ba84" />


âœ¨ Example Output
Time= 50ns | A=10 | B=5 | Sel=000 | Out=15 | Zero=0
Time= 60ns | A=10 | B=5 | Sel=001 | Out=5  | Zero=0
Time= 70ns | A=10 | B=5 | Sel=010 | Out=0  | Zero=1
...

ğŸ› ï¸ Tools Used

SystemVerilog

ModelSim â€“ Intel FPGA Starter Edition

Windows 10/11

Git/GitHub

ğŸŒŸ Future Improvements

Add Carry, Overflow, and Parity flags

Add signed arithmetic

Add randomized testbench

Add functional coverage (SystemVerilog covergroups)

Implement multi-stage pipelining

ğŸ‘¤ Author
Srivarshini
ğŸ“ India

â­ If you like this project

Give it a star â­ on GitHub to support!
