// Generated by CIRCT 42e53322a
module bsg_concentrate_static_1d(	// /tmp/tmp.iB7l9LoHnz/11112_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_concentrate_static_1d.cleaned.mlir:2:3
  input  [4:0] i,	// /tmp/tmp.iB7l9LoHnz/11112_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_concentrate_static_1d.cleaned.mlir:2:43
  output [3:0] o	// /tmp/tmp.iB7l9LoHnz/11112_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_concentrate_static_1d.cleaned.mlir:2:56
);

  assign o = {i[4:2], i[0]};	// /tmp/tmp.iB7l9LoHnz/11112_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_concentrate_static_1d.cleaned.mlir:3:10, :4:10, :5:10, :6:5
endmodule

