<?xml version="1.0" encoding="utf-8" standalone="yes"?>
<rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom" xmlns:content="http://purl.org/rss/1.0/modules/content/">
  <channel>
    <title>Professionals on Alexander Marquardt</title>
    <link>http://localhost:1313/professional/</link>
    <description>Recent content in Professionals on Alexander Marquardt</description>
    <generator>Hugo -- 0.153.4</generator>
    <language>en-us</language>
    <lastBuildDate>Fri, 26 Dec 2025 00:00:00 +0000</lastBuildDate>
    <atom:link href="http://localhost:1313/professional/index.xml" rel="self" type="application/rss+xml" />
    <item>
      <title></title>
      <link>http://localhost:1313/professional/scientific-publications-patents-awards-and-education/</link>
      <pubDate>Fri, 26 Dec 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/professional/scientific-publications-patents-awards-and-education/</guid>
      <description>&lt;h1 id=&#34;professional-record-and-publications&#34;&gt;Professional Record and Publications&lt;/h1&gt;
&lt;p&gt;This page provides supporting material for my professional background, including selected publications, patents, open-source contributions, and formal education.&lt;/p&gt;
&lt;h2 id=&#34;profiles&#34;&gt;Profiles&lt;/h2&gt;
&lt;ul&gt;
&lt;li&gt;
&lt;p&gt;&lt;a href=&#34;https://www.linkedin.com/in/alexandermarquardt/&#34;&gt;LinkedIn Profile&lt;/a&gt;&lt;/p&gt;
&lt;/li&gt;
&lt;li&gt;
&lt;p&gt;&lt;a href=&#34;https://github.com/alexander-marquardt/&#34;&gt;Github page&lt;/a&gt;&lt;/p&gt;
&lt;/li&gt;
&lt;/ul&gt;
&lt;h2 id=&#34;recognition&#34;&gt;Recognition&lt;/h2&gt;
&lt;ul&gt;
&lt;li&gt;Author of three papers that were selected to be amongst the &lt;a href=&#34;https://tcfpga.org/books/recommended-reading/page/fpga-20-reading-list&#34;&gt;25 most significant FPGA papers of the past 20 years&lt;/a&gt; at the 20th anniversary of the International Symposium on Field-Programmable Gate Arrays in 2012.&lt;/li&gt;
&lt;/ul&gt;
&lt;h2 id=&#34;scientific-publications&#34;&gt;Scientific Publications&lt;/h2&gt;
&lt;p&gt;The publications listed below have been &lt;strong&gt;cited over 3600 times&lt;/strong&gt; according to &lt;a href=&#34;https://scholar.google.co.uk/citations?user=d-dosjEAAAAJ&amp;amp;hl=en&#34;&gt;Google Scholar.&lt;/a&gt; These publications reflect early work in FPGA architecture, placement, and routing algorithms.&lt;/p&gt;</description>
    </item>
    <item>
      <title>Patents</title>
      <link>http://localhost:1313/professional/patents/</link>
      <pubDate>Fri, 29 Mar 2019 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/professional/patents/</guid>
      <description>&lt;h4 id=&#34;method-and-system-for-estimating-the-reliability-of-blacklists-of-botnet-infected-computers&#34;&gt;Method and system for estimating the reliability of blacklists of botnet-infected computers&lt;/h4&gt;
&lt;ul&gt;
&lt;li&gt;US patent 8,516,595.&lt;/li&gt;
&lt;li&gt;Issued Aug 20, 2013&lt;/li&gt;
&lt;li&gt;&lt;a href=&#34;http://patft.uspto.gov/netacgi/nph-Parser?Sect1=PTO1&amp;amp;Sect2=HITOFF&amp;amp;d=PALL&amp;amp;p=1&amp;amp;u=%2Fnetahtml%2FPTO%2Fsrchnum.htm&amp;amp;r=1&amp;amp;f=G&amp;amp;l=50&amp;amp;s1=8516595.PN.&amp;amp;OS=PN/8516595&amp;amp;RS=PN/8516595&#34;&gt;See patent.&lt;/a&gt;&lt;/li&gt;
&lt;/ul&gt;
&lt;h4 id=&#34;versatile-logic-element-and-logic-array-block&#34;&gt;Versatile logic element and logic array block&lt;/h4&gt;
&lt;ul&gt;
&lt;li&gt;US patent 7,218,133&lt;/li&gt;
&lt;li&gt;Issued May 15, 2007 &lt;/li&gt;
&lt;li&gt;&lt;a href=&#34;http://patft.uspto.gov/netacgi/nph-Parser?Sect1=PTO1&amp;amp;Sect2=HITOFF&amp;amp;d=PALL&amp;amp;p=1&amp;amp;u=%2Fnetahtml%2FPTO%2Fsrchnum.htm&amp;amp;r=1&amp;amp;f=G&amp;amp;l=50&amp;amp;s1=7218133.PN.&amp;amp;OS=PN/7218133&amp;amp;RS=PN/7218133&#34;&gt;See patent.&lt;/a&gt;&lt;/li&gt;
&lt;/ul&gt;
&lt;h4 id=&#34;routing-architecture-for-a-programmable-logic-device&#34;&gt;Routing Architecture For A Programmable Logic Device&lt;/h4&gt;
&lt;ul&gt;
&lt;li&gt;US patent 6,970,014 &lt;/li&gt;
&lt;li&gt;Issued Nov 29, 2005&lt;/li&gt;
&lt;li&gt;&lt;a href=&#34;http://patft.uspto.gov/netacgi/nph-Parser?Sect1=PTO1&amp;amp;Sect2=HITOFF&amp;amp;d=PALL&amp;amp;p=1&amp;amp;u=%2Fnetahtml%2FPTO%2Fsrchnum.htm&amp;amp;r=1&amp;amp;f=G&amp;amp;l=50&amp;amp;s1=6970014.PN.&amp;amp;OS=PN/6970014&amp;amp;RS=PN/6970014&#34;&gt;See patent.&lt;/a&gt;&lt;/li&gt;
&lt;/ul&gt;</description>
    </item>
    <item>
      <title>Publications</title>
      <link>http://localhost:1313/professional/publications/</link>
      <pubDate>Fri, 22 Mar 2019 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/professional/publications/</guid>
      <description>&lt;h2 id=&#34;book&#34;&gt;Book&lt;/h2&gt;
&lt;h4 id=&#34;architecture-and-cad-for-deep-sub-micron-fpgas&#34;&gt;Architecture and CAD for Deep Sub-Micron FPGAs&lt;/h4&gt;
&lt;ul&gt;
&lt;li&gt;Mar 1999 &amp;ndash; This book covers the software and hardware that is used for architecting and programming/re-configuring FPGAs.&lt;/li&gt;
&lt;li&gt;&lt;a href=&#34;http://www.amazon.com/Architecture-Deep-Submicron-Springer-International-Engineering/dp/0792384601?lipi=urn%3Ali%3Apage%3Ad_flagship3_profile_view_base%3BJQDFjH2rTFyqLTVXSfr%2Bqg%3D%3D&#34;&gt;See book on Amazon.com.&lt;/a&gt;&lt;/li&gt;
&lt;li&gt;&lt;a href=&#34;https://scholar.google.co.uk/scholar?cites=5046844827750126682&amp;amp;as_sdt=2005&amp;amp;sciodt=0,5&amp;amp;hl=en&#34;&gt;Cited by 1402 scientific publications&lt;/a&gt; as of October 2017.&lt;/li&gt;
&lt;/ul&gt;
&lt;h2 id=&#34;thesis&#34;&gt;Thesis&lt;/h2&gt;
&lt;h4 id=&#34;cluster-based-architecture-timing-driven-packing-and-timing-driven-placement-for-fpgas&#34;&gt;Cluster-Based Architecture, Timing-Driven Packing, and Timing-Driven Placement for FPGAs&lt;/h4&gt;
&lt;ul&gt;
&lt;li&gt;Apr 1999 &amp;ndash; M.A.Sc Thesis - National Library of Canada.&lt;/li&gt;
&lt;li&gt;&lt;a href=&#34;http://www.collectionscanada.ca/obj/s4/f2/dsk1/tape8/PQDD_0004/MQ45993.pdf&#34;&gt;See publication.&lt;/a&gt;&lt;/li&gt;
&lt;li&gt;&lt;a href=&#34;https://scholar.google.co.uk/scholar?cites=5625098770910011035&amp;amp;as_sdt=2005&amp;amp;sciodt=0,5&amp;amp;hl=en&#34;&gt;Cited by 15 scientific publications&lt;/a&gt; as of October 2017.&lt;/li&gt;
&lt;/ul&gt;
&lt;h2 id=&#34;scientific-papers&#34;&gt;Scientific Papers&lt;/h2&gt;
&lt;h4 id=&#34;the-stratix-ii-logic-and-routing-architecture&#34;&gt;The Stratix II Logic and Routing Architecture&lt;/h4&gt;
&lt;ul&gt;
&lt;li&gt;Nov 2005  -- ACM/Sigda 13th International Symposium on Field-Programmabel Gate Arrays&lt;/li&gt;
&lt;li&gt;&lt;a href=&#34;http://www.eecg.toronto.edu/~jayar/pubs/lewis/lewisfpga05.pdf&#34;&gt;See publication.&lt;/a&gt;&lt;/li&gt;
&lt;li&gt;&lt;a href=&#34;https://scholar.google.co.uk/scholar?cites=5968923824677940858&amp;amp;as_sdt=2005&amp;amp;sciodt=0,5&amp;amp;hl=en&#34;&gt;Cited by 213 scientific publications&lt;/a&gt; as of October 2017.&lt;/li&gt;
&lt;/ul&gt;
&lt;h4 id=&#34;the-stratix-routing-and-logic-architecture&#34;&gt;The Stratix Routing and Logic Architecture&lt;/h4&gt;
&lt;ul&gt;
&lt;li&gt;Feb 2003  -- ACM/Sigda International Symposium on Field-Programmable Gate Arrays, 2003&lt;/li&gt;
&lt;li&gt;&lt;a href=&#34;http://www.eecg.utoronto.ca/~vaughn/papers/fpga_2003.pdf&#34;&gt;See publication.&lt;/a&gt;&lt;/li&gt;
&lt;li&gt;Voted as one of the &lt;a href=&#34;http://tcfpga.org/fpga20/fpga20.html&#34;&gt;25 most significant FPGA papers of the past 20 years&lt;/a&gt; at the 20th anniversary of the International Symposium on Field-Programmable Gate Arrays in 2012. &lt;a href=&#34;http://tcfpga.org/fpga20/p222.pdf&#34;&gt;See endorsement.&lt;/a&gt;&lt;/li&gt;
&lt;li&gt;&lt;a href=&#34;https://scholar.google.co.uk/scholar?cites=14159395481451854012&amp;amp;as_sdt=2005&amp;amp;sciodt=0,5&amp;amp;hl=en&#34;&gt;Cited by 146 scientific publications&lt;/a&gt; as of October 2017.&lt;/li&gt;
&lt;/ul&gt;
&lt;h4 id=&#34;speed-and-area-trade-offs-in-cluster-based-fpga-architectures&#34;&gt;Speed and Area Trade-Offs in Cluster-Based FPGA Architectures&lt;/h4&gt;
&lt;ul&gt;
&lt;li&gt;Feb 2000  -- IEEE Transactions on VLSI&lt;/li&gt;
&lt;li&gt;&lt;a href=&#34;http://www.eecg.toronto.edu/~vaughn/papers/tvlsi2000_arm.pdf&#34;&gt;See publication.&lt;/a&gt;&lt;/li&gt;
&lt;li&gt;&lt;a href=&#34;https://scholar.google.co.uk/scholar?cites=12206654961109400147&amp;amp;as_sdt=2005&amp;amp;sciodt=0,5&amp;amp;hl=en&#34;&gt;Cited by 72 scientific publications&lt;/a&gt; as of October 2017.&lt;/li&gt;
&lt;/ul&gt;
&lt;h4 id=&#34;timing-driven-placement-for-fpgas&#34;&gt;Timing-Driven Placement for FPGAs&lt;/h4&gt;
&lt;ul&gt;
&lt;li&gt;Feb 2000 &amp;ndash; Proc. 8th. ACM/SIGDA Intl. Symposium on FPGAs.&lt;/li&gt;
&lt;li&gt;&lt;a href=&#34;http://www.eecg.toronto.edu/~vaughn/papers/fpga2000_arm.pdf?lipi=urn%3Ali%3Apage%3Ad_flagship3_profile_view_base%3BJQDFjH2rTFyqLTVXSfr%2Bqg%3D%3D&#34;&gt;See publication.&lt;/a&gt;&lt;/li&gt;
&lt;li&gt;Voted as one of the &lt;a href=&#34;http://tcfpga.org/fpga20/fpga20.html&#34;&gt;25 most significant FPGA papers of the past 20 years&lt;/a&gt; at the 20th anniversary of the International Symposium on Field-Programmable Gate Arrays in 2012. &lt;a href=&#34;http://tcfpga.org/fpga20/p174.pdf&#34;&gt;See endorsement.&lt;/a&gt;&lt;/li&gt;
&lt;li&gt;&lt;a href=&#34;https://scholar.google.co.uk/scholar?cites=9315566072038561579&amp;amp;as_sdt=2005&amp;amp;sciodt=0,5&amp;amp;hl=en&#34;&gt;Cited by 285 scientific publications&lt;/a&gt; as of October 2017.&lt;/li&gt;
&lt;/ul&gt;
&lt;h4 id=&#34;using-cluster-based-logic-blocks-and-timing-driven-packing-to-improve-fpga-speed-and-density&#34;&gt;Using Cluster Based Logic Blocks and Timing-Driven Packing to Improve FPGA Speed and Density&lt;/h4&gt;
&lt;ul&gt;
&lt;li&gt;Feb 1999  -- Proc. 7th ACM/SIGDA Intl. Symposium on FPGAs&lt;/li&gt;
&lt;li&gt;&lt;a href=&#34;http://www2.engr.arizona.edu/~ece506/readings/project-reading/6-cad/fpga99marq.pdf&#34;&gt;See publication.&lt;/a&gt;&lt;/li&gt;
&lt;li&gt;Voted as one of the &lt;a href=&#34;http://tcfpga.org/fpga20/fpga20.html&#34;&gt;25 most significant FPGA papers of the past 20 years&lt;/a&gt; at the 20th anniversary of the International Symposium on Field-Programmable Gate Arrays in 2012. &lt;a href=&#34;http://tcfpga.org/fpga20/p138.pdf&#34;&gt;See endorsement.&lt;/a&gt;&lt;/li&gt;
&lt;li&gt;&lt;a href=&#34;https://scholar.google.co.uk/scholar?cites=253764427430804918&amp;amp;as_sdt=2005&amp;amp;sciodt=0,5&amp;amp;hl=en&#34;&gt;Cited by 264 scientific publications&lt;/a&gt; as of October 2017.&lt;/li&gt;
&lt;/ul&gt;</description>
    </item>
    <item>
      <title>Contact</title>
      <link>http://localhost:1313/professional/contact/</link>
      <pubDate>Wed, 25 Jan 2017 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/professional/contact/</guid>
      <description>&lt;p&gt;Alexander Marquardt’s LinkedIn profile can be found at &lt;a href=&#34;https://www.linkedin.com/in/alexandermarquardt/&#34;&gt;https://www.linkedin.com/in/alexandermarquardt/&lt;/a&gt;&lt;/p&gt;</description>
    </item>
  </channel>
</rss>
