// Seed: 2280782620
module module_0 (
    input  tri0  id_0,
    output wor   id_1,
    input  wor   id_2,
    input  uwire id_3,
    output uwire id_4,
    output wire  id_5,
    output uwire id_6
);
  wire id_8;
  uwire id_9 = 1;
  logic [7:0] id_10;
  assign id_10[1] = 1;
endmodule
module module_1 (
    input tri1 id_0,
    output supply0 id_1
);
  wire id_3;
  tri1 id_4;
  module_0(
      id_0, id_1, id_0, id_0, id_1, id_1, id_1
  );
  initial $display;
  assign id_4 = id_0 && 1;
  assign id_4 = 1;
  wire id_5;
  wire id_6, id_7;
  wor id_8 = 1'h0;
endmodule
