// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s_HH_
#define _pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "myproject_axi_mux_42_32_1_1.h"
#include "pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s_line_btde.h"

namespace ap_rtl {

struct pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s : public sc_module {
    // Port declarations 34
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_in< sc_logic > start_full_n;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > start_out;
    sc_out< sc_logic > start_write;
    sc_in< sc_lv<6> > data_V_data_0_V_dout;
    sc_in< sc_logic > data_V_data_0_V_empty_n;
    sc_out< sc_logic > data_V_data_0_V_read;
    sc_in< sc_lv<6> > data_V_data_1_V_dout;
    sc_in< sc_logic > data_V_data_1_V_empty_n;
    sc_out< sc_logic > data_V_data_1_V_read;
    sc_in< sc_lv<6> > data_V_data_2_V_dout;
    sc_in< sc_logic > data_V_data_2_V_empty_n;
    sc_out< sc_logic > data_V_data_2_V_read;
    sc_in< sc_lv<6> > data_V_data_3_V_dout;
    sc_in< sc_logic > data_V_data_3_V_empty_n;
    sc_out< sc_logic > data_V_data_3_V_read;
    sc_out< sc_lv<16> > res_V_data_0_V_din;
    sc_in< sc_logic > res_V_data_0_V_full_n;
    sc_out< sc_logic > res_V_data_0_V_write;
    sc_out< sc_lv<16> > res_V_data_1_V_din;
    sc_in< sc_logic > res_V_data_1_V_full_n;
    sc_out< sc_logic > res_V_data_1_V_write;
    sc_out< sc_lv<16> > res_V_data_2_V_din;
    sc_in< sc_logic > res_V_data_2_V_full_n;
    sc_out< sc_logic > res_V_data_2_V_write;
    sc_out< sc_lv<16> > res_V_data_3_V_din;
    sc_in< sc_logic > res_V_data_3_V_full_n;
    sc_out< sc_logic > res_V_data_3_V_write;
    sc_signal< sc_lv<5> > ap_var_for_const0;


    // Module declarations
    pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s(sc_module_name name);
    SC_HAS_PROCESS(pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s);

    ~pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s();

    sc_trace_file* mVcdFile;

    pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s_line_btde* line_buffer_Array_V_3_0_0_U;
    pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s_line_btde* line_buffer_Array_V_3_0_1_U;
    pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s_line_btde* line_buffer_Array_V_3_0_2_U;
    pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s_line_btde* line_buffer_Array_V_3_0_3_U;
    myproject_axi_mux_42_32_1_1<1,1,32,32,32,32,2,32>* myproject_axi_mux_42_32_1_1_U193;
    myproject_axi_mux_42_32_1_1<1,1,32,32,32,32,2,32>* myproject_axi_mux_42_32_1_1_U194;
    myproject_axi_mux_42_32_1_1<1,1,32,32,32,32,2,32>* myproject_axi_mux_42_32_1_1_U195;
    myproject_axi_mux_42_32_1_1<1,1,32,32,32,32,2,32>* myproject_axi_mux_42_32_1_1_U196;
    sc_signal< sc_logic > real_start;
    sc_signal< sc_logic > start_once_reg;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<3> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > internal_ap_ready;
    sc_signal< sc_lv<32> > pX;
    sc_signal< sc_lv<32> > sX;
    sc_signal< sc_lv<32> > pY;
    sc_signal< sc_lv<32> > sY;
    sc_signal< sc_lv<6> > kernel_data_V_3_4;
    sc_signal< sc_lv<6> > kernel_data_V_3_5;
    sc_signal< sc_lv<6> > kernel_data_V_3_6;
    sc_signal< sc_lv<6> > kernel_data_V_3_7;
    sc_signal< sc_lv<6> > kernel_data_V_3_12;
    sc_signal< sc_lv<6> > kernel_data_V_3_13;
    sc_signal< sc_lv<6> > kernel_data_V_3_14;
    sc_signal< sc_lv<6> > kernel_data_V_3_15;
    sc_signal< sc_logic > line_buffer_Array_V_3_0_0_ce0;
    sc_signal< sc_logic > line_buffer_Array_V_3_0_0_we0;
    sc_signal< sc_lv<6> > line_buffer_Array_V_3_0_0_q0;
    sc_signal< sc_logic > line_buffer_Array_V_3_0_1_ce0;
    sc_signal< sc_logic > line_buffer_Array_V_3_0_1_we0;
    sc_signal< sc_lv<6> > line_buffer_Array_V_3_0_1_q0;
    sc_signal< sc_logic > line_buffer_Array_V_3_0_2_ce0;
    sc_signal< sc_logic > line_buffer_Array_V_3_0_2_we0;
    sc_signal< sc_lv<6> > line_buffer_Array_V_3_0_2_q0;
    sc_signal< sc_logic > line_buffer_Array_V_3_0_3_ce0;
    sc_signal< sc_logic > line_buffer_Array_V_3_0_3_we0;
    sc_signal< sc_lv<6> > line_buffer_Array_V_3_0_3_q0;
    sc_signal< sc_logic > data_V_data_0_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<1> > icmp_ln241_reg_1024;
    sc_signal< sc_logic > data_V_data_1_V_blk_n;
    sc_signal< sc_logic > data_V_data_2_V_blk_n;
    sc_signal< sc_logic > data_V_data_3_V_blk_n;
    sc_signal< sc_logic > res_V_data_0_V_blk_n;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_lv<1> > and_ln191_2_reg_1033;
    sc_signal< sc_logic > res_V_data_1_V_blk_n;
    sc_signal< sc_logic > res_V_data_2_V_blk_n;
    sc_signal< sc_logic > res_V_data_3_V_blk_n;
    sc_signal< sc_lv<10> > indvar_flatten_reg_242;
    sc_signal< sc_lv<1> > icmp_ln241_fu_264_p2;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< sc_logic > io_acc_block_signal_op19;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter1;
    sc_signal< sc_logic > io_acc_block_signal_op152;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter2;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<10> > add_ln241_fu_270_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<1> > and_ln191_2_fu_464_p2;
    sc_signal< sc_lv<16> > pool_window_0_V_fu_470_p3;
    sc_signal< sc_lv<16> > pool_window_0_V_reg_1037;
    sc_signal< sc_lv<16> > pool_window_1_V_fu_478_p3;
    sc_signal< sc_lv<16> > pool_window_1_V_reg_1043;
    sc_signal< sc_lv<16> > pool_window_2_V_fu_486_p3;
    sc_signal< sc_lv<16> > pool_window_2_V_reg_1049;
    sc_signal< sc_lv<16> > pool_window_3_V_fu_494_p3;
    sc_signal< sc_lv<16> > pool_window_3_V_reg_1055;
    sc_signal< sc_lv<1> > icmp_ln1496_fu_502_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_reg_1061;
    sc_signal< sc_lv<1> > icmp_ln1496_1_fu_508_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_1_reg_1067;
    sc_signal< sc_lv<16> > pool_window_0_V_2_fu_514_p3;
    sc_signal< sc_lv<16> > pool_window_0_V_2_reg_1073;
    sc_signal< sc_lv<16> > pool_window_1_V_2_fu_522_p3;
    sc_signal< sc_lv<16> > pool_window_1_V_2_reg_1079;
    sc_signal< sc_lv<16> > pool_window_2_V_2_fu_530_p3;
    sc_signal< sc_lv<16> > pool_window_2_V_2_reg_1085;
    sc_signal< sc_lv<16> > pool_window_3_V_2_fu_538_p3;
    sc_signal< sc_lv<16> > pool_window_3_V_2_reg_1091;
    sc_signal< sc_lv<1> > icmp_ln1496_4_fu_546_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_4_reg_1097;
    sc_signal< sc_lv<1> > icmp_ln1496_5_fu_552_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_5_reg_1103;
    sc_signal< sc_lv<16> > pool_window_0_V_4_fu_558_p3;
    sc_signal< sc_lv<16> > pool_window_0_V_4_reg_1109;
    sc_signal< sc_lv<16> > pool_window_1_V_4_fu_566_p3;
    sc_signal< sc_lv<16> > pool_window_1_V_4_reg_1115;
    sc_signal< sc_lv<16> > pool_window_2_V_4_fu_574_p3;
    sc_signal< sc_lv<16> > pool_window_2_V_4_reg_1121;
    sc_signal< sc_lv<16> > pool_window_3_V_4_fu_582_p3;
    sc_signal< sc_lv<16> > pool_window_3_V_4_reg_1127;
    sc_signal< sc_lv<1> > icmp_ln1496_7_fu_590_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_7_reg_1133;
    sc_signal< sc_lv<1> > icmp_ln1496_8_fu_596_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_8_reg_1139;
    sc_signal< sc_lv<16> > pool_window_0_V_6_fu_602_p3;
    sc_signal< sc_lv<16> > pool_window_0_V_6_reg_1145;
    sc_signal< sc_lv<16> > pool_window_1_V_6_fu_610_p3;
    sc_signal< sc_lv<16> > pool_window_1_V_6_reg_1151;
    sc_signal< sc_lv<16> > pool_window_2_V_6_fu_618_p3;
    sc_signal< sc_lv<16> > pool_window_2_V_6_reg_1157;
    sc_signal< sc_lv<16> > pool_window_3_V_6_fu_626_p3;
    sc_signal< sc_lv<16> > pool_window_3_V_6_reg_1163;
    sc_signal< sc_lv<1> > icmp_ln1496_3_fu_634_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_3_reg_1169;
    sc_signal< sc_lv<1> > icmp_ln1496_10_fu_640_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_10_reg_1175;
    sc_signal< sc_lv<1> > icmp_ln212_fu_646_p2;
    sc_signal< sc_lv<1> > icmp_ln212_reg_1181;
    sc_signal< sc_lv<1> > icmp_ln216_fu_696_p2;
    sc_signal< sc_lv<32> > select_ln222_fu_720_p3;
    sc_signal< bool > ap_block_state1;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter0_storemerge_i_i_reg_253;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter1_storemerge_i_i_reg_253;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter2_storemerge_i_i_reg_253;
    sc_signal< sc_lv<32> > add_ln225_fu_652_p2;
    sc_signal< sc_lv<32> > select_ln227_fu_670_p3;
    sc_signal< sc_lv<32> > add_ln220_fu_702_p2;
    sc_signal< sc_lv<32> > ap_sig_allocacmp_sY_load;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_lv<1> > icmp_ln191_fu_416_p2;
    sc_signal< sc_lv<1> > icmp_ln191_1_fu_426_p2;
    sc_signal< sc_lv<1> > icmp_ln191_2_fu_436_p2;
    sc_signal< sc_lv<1> > icmp_ln191_3_fu_446_p2;
    sc_signal< sc_lv<1> > and_ln191_1_fu_458_p2;
    sc_signal< sc_lv<1> > and_ln191_fu_452_p2;
    sc_signal< sc_lv<32> > add_ln227_fu_664_p2;
    sc_signal< sc_lv<32> > add_ln222_fu_714_p2;
    sc_signal< sc_lv<16> > select_ln65_fu_746_p3;
    sc_signal< sc_lv<16> > select_ln65_2_fu_758_p3;
    sc_signal< sc_lv<1> > icmp_ln1496_2_fu_763_p2;
    sc_signal< sc_lv<2> > select_ln65_13_fu_751_p3;
    sc_signal< sc_lv<2> > zext_ln65_fu_769_p1;
    sc_signal< sc_lv<32> > tmp_27_fu_780_p1;
    sc_signal< sc_lv<32> > tmp_27_fu_780_p2;
    sc_signal< sc_lv<32> > tmp_27_fu_780_p3;
    sc_signal< sc_lv<32> > tmp_27_fu_780_p4;
    sc_signal< sc_lv<2> > tmp_27_fu_780_p5;
    sc_signal< sc_lv<32> > tmp_27_fu_780_p6;
    sc_signal< sc_lv<16> > select_ln65_4_fu_817_p3;
    sc_signal< sc_lv<16> > select_ln65_6_fu_829_p3;
    sc_signal< sc_lv<1> > icmp_ln1496_6_fu_834_p2;
    sc_signal< sc_lv<2> > select_ln65_16_fu_822_p3;
    sc_signal< sc_lv<2> > zext_ln65_1_fu_840_p1;
    sc_signal< sc_lv<32> > tmp_28_fu_851_p1;
    sc_signal< sc_lv<32> > tmp_28_fu_851_p2;
    sc_signal< sc_lv<32> > tmp_28_fu_851_p3;
    sc_signal< sc_lv<32> > tmp_28_fu_851_p4;
    sc_signal< sc_lv<2> > tmp_28_fu_851_p5;
    sc_signal< sc_lv<32> > tmp_28_fu_851_p6;
    sc_signal< sc_lv<16> > select_ln65_8_fu_888_p3;
    sc_signal< sc_lv<16> > select_ln65_10_fu_900_p3;
    sc_signal< sc_lv<1> > icmp_ln1496_9_fu_905_p2;
    sc_signal< sc_lv<2> > select_ln65_18_fu_893_p3;
    sc_signal< sc_lv<2> > zext_ln65_2_fu_911_p1;
    sc_signal< sc_lv<32> > tmp_29_fu_922_p1;
    sc_signal< sc_lv<32> > tmp_29_fu_922_p2;
    sc_signal< sc_lv<32> > tmp_29_fu_922_p3;
    sc_signal< sc_lv<32> > tmp_29_fu_922_p4;
    sc_signal< sc_lv<2> > tmp_29_fu_922_p5;
    sc_signal< sc_lv<32> > tmp_29_fu_922_p6;
    sc_signal< sc_lv<16> > select_ln65_12_fu_959_p3;
    sc_signal< sc_lv<16> > select_ln65_14_fu_971_p3;
    sc_signal< sc_lv<1> > icmp_ln1496_11_fu_976_p2;
    sc_signal< sc_lv<2> > select_ln65_20_fu_964_p3;
    sc_signal< sc_lv<2> > zext_ln65_3_fu_982_p1;
    sc_signal< sc_lv<32> > tmp_30_fu_993_p1;
    sc_signal< sc_lv<32> > tmp_30_fu_993_p2;
    sc_signal< sc_lv<32> > tmp_30_fu_993_p3;
    sc_signal< sc_lv<32> > tmp_30_fu_993_p4;
    sc_signal< sc_lv<2> > tmp_30_fu_993_p5;
    sc_signal< sc_lv<32> > tmp_30_fu_993_p6;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<3> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< bool > ap_condition_242;
    sc_signal< bool > ap_condition_271;
    sc_signal< bool > ap_condition_267;
    sc_signal< bool > ap_condition_747;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<3> ap_ST_fsm_state1;
    static const sc_lv<3> ap_ST_fsm_pp0_stage0;
    static const sc_lv<3> ap_ST_fsm_state5;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<5> ap_const_lv5_1C;
    static const sc_lv<10> ap_const_lv10_349;
    static const sc_lv<10> ap_const_lv10_1;
    static const sc_lv<32> ap_const_lv32_1C;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_15;
    static const sc_lv<32> ap_const_lv32_2;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_add_ln220_fu_702_p2();
    void thread_add_ln222_fu_714_p2();
    void thread_add_ln225_fu_652_p2();
    void thread_add_ln227_fu_664_p2();
    void thread_add_ln241_fu_270_p2();
    void thread_and_ln191_1_fu_458_p2();
    void thread_and_ln191_2_fu_464_p2();
    void thread_and_ln191_fu_452_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state5();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state1();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage0_iter1();
    void thread_ap_block_state4_pp0_stage0_iter2();
    void thread_ap_condition_242();
    void thread_ap_condition_267();
    void thread_ap_condition_271();
    void thread_ap_condition_747();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_reg_pp0_iter0_storemerge_i_i_reg_253();
    void thread_ap_ready();
    void thread_ap_sig_allocacmp_sY_load();
    void thread_data_V_data_0_V_blk_n();
    void thread_data_V_data_0_V_read();
    void thread_data_V_data_1_V_blk_n();
    void thread_data_V_data_1_V_read();
    void thread_data_V_data_2_V_blk_n();
    void thread_data_V_data_2_V_read();
    void thread_data_V_data_3_V_blk_n();
    void thread_data_V_data_3_V_read();
    void thread_icmp_ln1496_10_fu_640_p2();
    void thread_icmp_ln1496_11_fu_976_p2();
    void thread_icmp_ln1496_1_fu_508_p2();
    void thread_icmp_ln1496_2_fu_763_p2();
    void thread_icmp_ln1496_3_fu_634_p2();
    void thread_icmp_ln1496_4_fu_546_p2();
    void thread_icmp_ln1496_5_fu_552_p2();
    void thread_icmp_ln1496_6_fu_834_p2();
    void thread_icmp_ln1496_7_fu_590_p2();
    void thread_icmp_ln1496_8_fu_596_p2();
    void thread_icmp_ln1496_9_fu_905_p2();
    void thread_icmp_ln1496_fu_502_p2();
    void thread_icmp_ln191_1_fu_426_p2();
    void thread_icmp_ln191_2_fu_436_p2();
    void thread_icmp_ln191_3_fu_446_p2();
    void thread_icmp_ln191_fu_416_p2();
    void thread_icmp_ln212_fu_646_p2();
    void thread_icmp_ln216_fu_696_p2();
    void thread_icmp_ln241_fu_264_p2();
    void thread_internal_ap_ready();
    void thread_io_acc_block_signal_op152();
    void thread_io_acc_block_signal_op19();
    void thread_line_buffer_Array_V_3_0_0_ce0();
    void thread_line_buffer_Array_V_3_0_0_we0();
    void thread_line_buffer_Array_V_3_0_1_ce0();
    void thread_line_buffer_Array_V_3_0_1_we0();
    void thread_line_buffer_Array_V_3_0_2_ce0();
    void thread_line_buffer_Array_V_3_0_2_we0();
    void thread_line_buffer_Array_V_3_0_3_ce0();
    void thread_line_buffer_Array_V_3_0_3_we0();
    void thread_pool_window_0_V_2_fu_514_p3();
    void thread_pool_window_0_V_4_fu_558_p3();
    void thread_pool_window_0_V_6_fu_602_p3();
    void thread_pool_window_0_V_fu_470_p3();
    void thread_pool_window_1_V_2_fu_522_p3();
    void thread_pool_window_1_V_4_fu_566_p3();
    void thread_pool_window_1_V_6_fu_610_p3();
    void thread_pool_window_1_V_fu_478_p3();
    void thread_pool_window_2_V_2_fu_530_p3();
    void thread_pool_window_2_V_4_fu_574_p3();
    void thread_pool_window_2_V_6_fu_618_p3();
    void thread_pool_window_2_V_fu_486_p3();
    void thread_pool_window_3_V_2_fu_538_p3();
    void thread_pool_window_3_V_4_fu_582_p3();
    void thread_pool_window_3_V_6_fu_626_p3();
    void thread_pool_window_3_V_fu_494_p3();
    void thread_real_start();
    void thread_res_V_data_0_V_blk_n();
    void thread_res_V_data_0_V_din();
    void thread_res_V_data_0_V_write();
    void thread_res_V_data_1_V_blk_n();
    void thread_res_V_data_1_V_din();
    void thread_res_V_data_1_V_write();
    void thread_res_V_data_2_V_blk_n();
    void thread_res_V_data_2_V_din();
    void thread_res_V_data_2_V_write();
    void thread_res_V_data_3_V_blk_n();
    void thread_res_V_data_3_V_din();
    void thread_res_V_data_3_V_write();
    void thread_select_ln222_fu_720_p3();
    void thread_select_ln227_fu_670_p3();
    void thread_select_ln65_10_fu_900_p3();
    void thread_select_ln65_12_fu_959_p3();
    void thread_select_ln65_13_fu_751_p3();
    void thread_select_ln65_14_fu_971_p3();
    void thread_select_ln65_16_fu_822_p3();
    void thread_select_ln65_18_fu_893_p3();
    void thread_select_ln65_20_fu_964_p3();
    void thread_select_ln65_2_fu_758_p3();
    void thread_select_ln65_4_fu_817_p3();
    void thread_select_ln65_6_fu_829_p3();
    void thread_select_ln65_8_fu_888_p3();
    void thread_select_ln65_fu_746_p3();
    void thread_start_out();
    void thread_start_write();
    void thread_tmp_27_fu_780_p1();
    void thread_tmp_27_fu_780_p2();
    void thread_tmp_27_fu_780_p3();
    void thread_tmp_27_fu_780_p4();
    void thread_tmp_27_fu_780_p5();
    void thread_tmp_28_fu_851_p1();
    void thread_tmp_28_fu_851_p2();
    void thread_tmp_28_fu_851_p3();
    void thread_tmp_28_fu_851_p4();
    void thread_tmp_28_fu_851_p5();
    void thread_tmp_29_fu_922_p1();
    void thread_tmp_29_fu_922_p2();
    void thread_tmp_29_fu_922_p3();
    void thread_tmp_29_fu_922_p4();
    void thread_tmp_29_fu_922_p5();
    void thread_tmp_30_fu_993_p1();
    void thread_tmp_30_fu_993_p2();
    void thread_tmp_30_fu_993_p3();
    void thread_tmp_30_fu_993_p4();
    void thread_tmp_30_fu_993_p5();
    void thread_zext_ln65_1_fu_840_p1();
    void thread_zext_ln65_2_fu_911_p1();
    void thread_zext_ln65_3_fu_982_p1();
    void thread_zext_ln65_fu_769_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
