/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_1_0z;
  wire [2:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  reg [6:0] celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [11:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [6:0] celloutsig_1_3z;
  wire celloutsig_1_7z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ~in_data[65];
  assign celloutsig_1_0z = in_data[127] ^ in_data[97];
  assign celloutsig_0_3z = celloutsig_0_0z ^ in_data[16];
  reg [7:0] _03_;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[0])
    if (!clkin_data[0]) _03_ <= 8'h00;
    else _03_ <= in_data[86:79];
  assign out_data[7:0] = _03_;
  assign celloutsig_1_1z = { in_data[147:137], celloutsig_1_0z } / { 1'h1, in_data[146:138], celloutsig_1_0z, in_data[96] };
  assign celloutsig_1_2z = in_data[139:136] == celloutsig_1_1z[7:4];
  assign celloutsig_1_13z = ! in_data[136:103];
  assign celloutsig_1_19z = celloutsig_1_0z & ~(celloutsig_1_15z[5]);
  assign celloutsig_1_18z = ^ { celloutsig_1_12z, celloutsig_1_13z, celloutsig_1_7z };
  assign celloutsig_1_12z = celloutsig_1_3z[4:2] >>> celloutsig_1_3z[6:4];
  assign celloutsig_1_3z = { celloutsig_1_1z[10:9], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z } ~^ celloutsig_1_1z[8:2];
  assign celloutsig_1_7z = ~((celloutsig_1_2z & celloutsig_1_0z) | celloutsig_1_0z);
  always_latch
    if (clkin_data[32]) celloutsig_1_15z = 7'h00;
    else if (!clkin_data[96]) celloutsig_1_15z = in_data[116:110];
  assign celloutsig_0_4z = ~((in_data[31] & celloutsig_0_3z) | (celloutsig_0_3z & in_data[16]));
  assign { out_data[128], out_data[96], out_data[32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_4z };
endmodule
