{
  "design": {
    "design_info": {
      "boundary_crc": "0xA0856B5D2C55AC67",
      "device": "xc7z020clg484-1",
      "gen_directory": "../../../../CPU_Rev3.gen/sources_1/bd/CPU",
      "name": "CPU",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2024.1.2",
      "validated": "true"
    },
    "design_tree": {
      "processing_system7_0": "",
      "gmii_to_rgmii_0": "",
      "util_vector_logic_0": "",
      "proc_sys_reset_0": "",
      "IO_Controller_0": "",
      "CPU_Clock_Control": "",
      "ram": "",
      "LCD_Controller_0": "",
      "framebuffer": "",
      "ClockSplitter": "",
      "CPU_Module_0": ""
    },
    "interface_ports": {
      "DDR": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:ddrx:1.0",
        "vlnv": "xilinx.com:interface:ddrx_rtl:1.0",
        "parameters": {
          "AXI_ARBITRATION_SCHEME": {
            "value": "TDM",
            "value_src": "default"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "default"
          },
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CAS_WRITE_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_MASK_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "8",
            "value_src": "default"
          },
          "MEMORY_TYPE": {
            "value": "COMPONENTS",
            "value_src": "default"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "default"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "default"
          },
          "TIMEPERIOD_PS": {
            "value": "1250",
            "value_src": "default"
          }
        },
        "port_maps": {
          "CAS_N": {
            "physical_name": "DDR_cas_n",
            "direction": "IO"
          },
          "CKE": {
            "physical_name": "DDR_cke",
            "direction": "IO"
          },
          "CK_N": {
            "physical_name": "DDR_ck_n",
            "direction": "IO"
          },
          "CK_P": {
            "physical_name": "DDR_ck_p",
            "direction": "IO"
          },
          "CS_N": {
            "physical_name": "DDR_cs_n",
            "direction": "IO"
          },
          "RESET_N": {
            "physical_name": "DDR_reset_n",
            "direction": "IO"
          },
          "ODT": {
            "physical_name": "DDR_odt",
            "direction": "IO"
          },
          "RAS_N": {
            "physical_name": "DDR_ras_n",
            "direction": "IO"
          },
          "WE_N": {
            "physical_name": "DDR_we_n",
            "direction": "IO"
          },
          "BA": {
            "physical_name": "DDR_ba",
            "direction": "IO",
            "left": "2",
            "right": "0"
          },
          "ADDR": {
            "physical_name": "DDR_addr",
            "direction": "IO",
            "left": "14",
            "right": "0"
          },
          "DM": {
            "physical_name": "DDR_dm",
            "direction": "IO",
            "left": "3",
            "right": "0"
          },
          "DQ": {
            "physical_name": "DDR_dq",
            "direction": "IO",
            "left": "31",
            "right": "0"
          },
          "DQS_N": {
            "physical_name": "DDR_dqs_n",
            "direction": "IO",
            "left": "3",
            "right": "0"
          },
          "DQS_P": {
            "physical_name": "DDR_dqs_p",
            "direction": "IO",
            "left": "3",
            "right": "0"
          }
        }
      },
      "FIXED_IO": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:display_processing_system7:fixedio:1.0",
        "vlnv": "xilinx.com:display_processing_system7:fixedio_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        },
        "port_maps": {
          "MIO": {
            "physical_name": "FIXED_IO_mio",
            "direction": "IO",
            "left": "53",
            "right": "0"
          },
          "DDR_VRN": {
            "physical_name": "FIXED_IO_ddr_vrn",
            "direction": "IO"
          },
          "DDR_VRP": {
            "physical_name": "FIXED_IO_ddr_vrp",
            "direction": "IO"
          },
          "PS_SRSTB": {
            "physical_name": "FIXED_IO_ps_srstb",
            "direction": "IO"
          },
          "PS_CLK": {
            "physical_name": "FIXED_IO_ps_clk",
            "direction": "IO"
          },
          "PS_PORB": {
            "physical_name": "FIXED_IO_ps_porb",
            "direction": "IO"
          }
        }
      },
      "MDIO_PHY_0": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:mdio:1.0",
        "vlnv": "xilinx.com:interface:mdio_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        },
        "port_maps": {
          "MDC": {
            "physical_name": "MDIO_PHY_0_mdc",
            "direction": "O"
          },
          "MDIO_I": {
            "physical_name": "MDIO_PHY_0_mdio_i",
            "direction": "I"
          },
          "MDIO_O": {
            "physical_name": "MDIO_PHY_0_mdio_o",
            "direction": "O"
          },
          "MDIO_T": {
            "physical_name": "MDIO_PHY_0_mdio_t",
            "direction": "O"
          }
        }
      },
      "RGMII_0": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:rgmii:1.0",
        "vlnv": "xilinx.com:interface:rgmii_rtl:1.0",
        "port_maps": {
          "RD": {
            "physical_name": "RGMII_0_rd",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "RX_CTL": {
            "physical_name": "RGMII_0_rx_ctl",
            "direction": "I"
          },
          "RXC": {
            "physical_name": "RGMII_0_rxc",
            "direction": "I"
          },
          "TD": {
            "physical_name": "RGMII_0_td",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "TX_CTL": {
            "physical_name": "RGMII_0_tx_ctl",
            "direction": "O"
          },
          "TXC": {
            "physical_name": "RGMII_0_txc",
            "direction": "O"
          }
        }
      },
      "UART_0_0": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:uart:1.0",
        "vlnv": "xilinx.com:interface:uart_rtl:1.0",
        "port_maps": {
          "TxD": {
            "physical_name": "UART_0_0_txd",
            "direction": "O"
          },
          "RxD": {
            "physical_name": "UART_0_0_rxd",
            "direction": "I"
          }
        }
      }
    },
    "ports": {
      "btn_0": {
        "direction": "I"
      },
      "led_0": {
        "direction": "O"
      },
      "btn_1": {
        "direction": "I"
      },
      "led_1": {
        "direction": "O"
      },
      "LCD_SCL": {
        "direction": "O"
      },
      "LCD_SDA": {
        "direction": "O"
      },
      "LCD_CS": {
        "direction": "O"
      },
      "LCD_DC": {
        "direction": "O"
      },
      "LCD_BLK": {
        "direction": "O"
      },
      "LCD_RES": {
        "direction": "O"
      }
    },
    "components": {
      "processing_system7_0": {
        "vlnv": "xilinx.com:ip:processing_system7:5.5",
        "ip_revision": "6",
        "xci_name": "CPU_processing_system7_0_0",
        "xci_path": "ip\\CPU_processing_system7_0_0\\CPU_processing_system7_0_0.xci",
        "inst_hier_path": "processing_system7_0",
        "parameters": {
          "PCW_ACT_APU_PERIPHERAL_FREQMHZ": {
            "value": "666.666687"
          },
          "PCW_ACT_CAN_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_DCI_PERIPHERAL_FREQMHZ": {
            "value": "10.158730"
          },
          "PCW_ACT_ENET0_PERIPHERAL_FREQMHZ": {
            "value": "125.000000"
          },
          "PCW_ACT_ENET1_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_PCAP_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_QSPI_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_SDIO_PERIPHERAL_FREQMHZ": {
            "value": "100.000000"
          },
          "PCW_ACT_SMC_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_SPI_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_TPIU_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_UART_PERIPHERAL_FREQMHZ": {
            "value": "100.000000"
          },
          "PCW_ACT_WDT_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_CLK0_FREQ": {
            "value": "200000000"
          },
          "PCW_CLK1_FREQ": {
            "value": "10000000"
          },
          "PCW_CLK2_FREQ": {
            "value": "10000000"
          },
          "PCW_CLK3_FREQ": {
            "value": "10000000"
          },
          "PCW_DDR_RAM_HIGHADDR": {
            "value": "0x1FFFFFFF"
          },
          "PCW_ENET0_ENET0_IO": {
            "value": "EMIO"
          },
          "PCW_ENET0_GRP_MDIO_ENABLE": {
            "value": "1"
          },
          "PCW_ENET0_GRP_MDIO_IO": {
            "value": "EMIO"
          },
          "PCW_ENET0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_ENET0_PERIPHERAL_FREQMHZ": {
            "value": "1000 Mbps"
          },
          "PCW_ENET_RESET_ENABLE": {
            "value": "0"
          },
          "PCW_EN_CLK1_PORT": {
            "value": "0"
          },
          "PCW_EN_EMIO_ENET0": {
            "value": "1"
          },
          "PCW_EN_EMIO_UART0": {
            "value": "1"
          },
          "PCW_EN_ENET0": {
            "value": "1"
          },
          "PCW_EN_GPIO": {
            "value": "1"
          },
          "PCW_EN_SDIO0": {
            "value": "1"
          },
          "PCW_EN_UART0": {
            "value": "1"
          },
          "PCW_EN_USB0": {
            "value": "1"
          },
          "PCW_FPGA0_PERIPHERAL_FREQMHZ": {
            "value": "200"
          },
          "PCW_FPGA_FCLK0_ENABLE": {
            "value": "1"
          },
          "PCW_GPIO_MIO_GPIO_ENABLE": {
            "value": "1"
          },
          "PCW_GPIO_MIO_GPIO_IO": {
            "value": "MIO"
          },
          "PCW_I2C_RESET_ENABLE": {
            "value": "0"
          },
          "PCW_MIO_0_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_0_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_0_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_10_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_10_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_10_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_11_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_11_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_11_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_12_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_12_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_12_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_13_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_13_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_13_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_14_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_14_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_14_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_15_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_15_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_15_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_16_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_16_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_16_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_17_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_17_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_17_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_18_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_18_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_18_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_19_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_19_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_19_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_1_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_1_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_1_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_20_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_20_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_20_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_21_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_21_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_21_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_22_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_22_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_22_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_23_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_23_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_23_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_24_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_24_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_24_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_25_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_25_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_25_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_26_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_26_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_26_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_27_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_27_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_27_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_28_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_28_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_28_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_29_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_29_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_29_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_2_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_2_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_30_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_30_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_30_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_31_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_31_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_31_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_32_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_32_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_32_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_33_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_33_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_33_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_34_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_34_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_34_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_35_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_35_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_35_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_36_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_36_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_36_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_37_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_37_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_37_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_38_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_38_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_38_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_39_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_39_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_39_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_3_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_3_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_40_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_40_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_40_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_41_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_41_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_41_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_42_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_42_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_42_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_43_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_43_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_43_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_44_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_44_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_44_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_45_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_45_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_45_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_46_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_46_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_46_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_47_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_47_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_47_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_48_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_48_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_48_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_49_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_49_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_49_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_4_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_4_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_50_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_50_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_50_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_51_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_51_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_51_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_52_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_52_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_52_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_53_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_53_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_53_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_5_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_5_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_6_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_6_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_7_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_7_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_8_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_8_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_9_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_9_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_9_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_TREE_PERIPHERALS": {
            "value": [
              "GPIO#GPIO#GPIO#GPIO#USB Reset#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB",
              "0#USB 0#USB 0#USB 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO"
            ]
          },
          "PCW_MIO_TREE_SIGNALS": {
            "value": "gpio[0]#gpio[1]#gpio[2]#gpio[3]#reset#gpio[5]#gpio[6]#gpio[7]#gpio[8]#gpio[9]#gpio[10]#gpio[11]#gpio[12]#gpio[13]#gpio[14]#gpio[15]#gpio[16]#gpio[17]#gpio[18]#gpio[19]#gpio[20]#gpio[21]#gpio[22]#gpio[23]#gpio[24]#gpio[25]#gpio[26]#gpio[27]#data[4]#dir#stp#nxt#data[0]#data[1]#data[2]#data[3]#clk#data[5]#data[6]#data[7]#clk#cmd#data[0]#data[1]#data[2]#data[3]#gpio[46]#gpio[47]#gpio[48]#gpio[49]#gpio[50]#gpio[51]#gpio[52]#gpio[53]"
          },
          "PCW_SD0_GRP_CD_ENABLE": {
            "value": "0"
          },
          "PCW_SD0_GRP_POW_ENABLE": {
            "value": "0"
          },
          "PCW_SD0_GRP_WP_ENABLE": {
            "value": "0"
          },
          "PCW_SD0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_SD0_SD0_IO": {
            "value": "MIO 40 .. 45"
          },
          "PCW_SDIO_PERIPHERAL_FREQMHZ": {
            "value": "100"
          },
          "PCW_SDIO_PERIPHERAL_VALID": {
            "value": "1"
          },
          "PCW_UART0_GRP_FULL_ENABLE": {
            "value": "0"
          },
          "PCW_UART0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_UART0_UART0_IO": {
            "value": "EMIO"
          },
          "PCW_UART_PERIPHERAL_FREQMHZ": {
            "value": "100"
          },
          "PCW_UART_PERIPHERAL_VALID": {
            "value": "1"
          },
          "PCW_UIPARAM_ACT_DDR_FREQ_MHZ": {
            "value": "533.333374"
          },
          "PCW_UIPARAM_DDR_BUS_WIDTH": {
            "value": "16 Bit"
          },
          "PCW_UIPARAM_DDR_ECC": {
            "value": "Disabled"
          },
          "PCW_UIPARAM_DDR_PARTNO": {
            "value": "MT41K256M16 RE-125"
          },
          "PCW_USB0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_USB0_RESET_ENABLE": {
            "value": "1"
          },
          "PCW_USB0_RESET_IO": {
            "value": "MIO 4"
          },
          "PCW_USB0_USB0_IO": {
            "value": "MIO 28 .. 39"
          },
          "PCW_USB_RESET_ENABLE": {
            "value": "1"
          },
          "PCW_USB_RESET_SELECT": {
            "value": "Share reset pin"
          },
          "PCW_USE_M_AXI_GP0": {
            "value": "0"
          }
        }
      },
      "gmii_to_rgmii_0": {
        "vlnv": "xilinx.com:ip:gmii_to_rgmii:4.1",
        "ip_revision": "16",
        "xci_name": "CPU_gmii_to_rgmii_0_0",
        "xci_path": "ip\\CPU_gmii_to_rgmii_0_0\\CPU_gmii_to_rgmii_0_0.xci",
        "inst_hier_path": "gmii_to_rgmii_0",
        "parameters": {
          "SupportLevel": {
            "value": "Include_Shared_Logic_in_Core"
          }
        }
      },
      "util_vector_logic_0": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "ip_revision": "4",
        "xci_name": "CPU_util_vector_logic_0_0",
        "xci_path": "ip\\CPU_util_vector_logic_0_0\\CPU_util_vector_logic_0_0.xci",
        "inst_hier_path": "util_vector_logic_0",
        "parameters": {
          "C_OPERATION": {
            "value": "not"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "proc_sys_reset_0": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "ip_revision": "15",
        "xci_name": "CPU_proc_sys_reset_0_0",
        "xci_path": "ip\\CPU_proc_sys_reset_0_0\\CPU_proc_sys_reset_0_0.xci",
        "inst_hier_path": "proc_sys_reset_0"
      },
      "IO_Controller_0": {
        "vlnv": "xilinx.com:module_ref:IO_Controller:1.0",
        "ip_revision": "1",
        "xci_name": "CPU_IO_Controller_0_0",
        "xci_path": "ip\\CPU_IO_Controller_0_0\\CPU_IO_Controller_0_0.xci",
        "inst_hier_path": "IO_Controller_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "IO_Controller",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "reset",
                "value_src": "constant"
              }
            }
          },
          "ena": {
            "direction": "I"
          },
          "sel": {
            "direction": "I",
            "left": "4",
            "right": "0"
          },
          "data_in": {
            "direction": "I",
            "left": "63",
            "right": "0"
          },
          "data_out": {
            "direction": "O",
            "left": "63",
            "right": "0"
          },
          "reset": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "default_prop"
              }
            }
          },
          "led_0": {
            "direction": "O"
          },
          "led_1": {
            "direction": "O"
          },
          "btn_0": {
            "direction": "I"
          },
          "btn_1": {
            "direction": "I"
          },
          "done": {
            "direction": "O"
          }
        }
      },
      "CPU_Clock_Control": {
        "vlnv": "xilinx.com:module_ref:ClockDivider:1.0",
        "ip_revision": "1",
        "xci_name": "CPU_ClockDivider_0_0",
        "xci_path": "ip\\CPU_ClockDivider_0_0\\CPU_ClockDivider_0_0.xci",
        "inst_hier_path": "CPU_Clock_Control",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "ClockDivider",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "reset",
                "value_src": "constant"
              }
            }
          },
          "reset": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_HIGH",
                "value_src": "const_prop"
              }
            }
          },
          "clk_div": {
            "direction": "O"
          }
        }
      },
      "ram": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "ip_revision": "8",
        "xci_name": "CPU_blk_mem_gen_0_0",
        "xci_path": "ip\\CPU_blk_mem_gen_0_0\\CPU_blk_mem_gen_0_0.xci",
        "inst_hier_path": "ram",
        "parameters": {
          "Byte_Size": {
            "value": "8"
          },
          "Coe_File": {
            "value": "../../../../../../../output.coe"
          },
          "Disable_Collision_Warnings": {
            "value": "false"
          },
          "Enable_32bit_Address": {
            "value": "false"
          },
          "Fill_Remaining_Memory_Locations": {
            "value": "true"
          },
          "Load_Init_File": {
            "value": "true"
          },
          "Use_Byte_Write_Enable": {
            "value": "true"
          },
          "Write_Depth_A": {
            "value": "65536"
          },
          "Write_Width_A": {
            "value": "64"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "LCD_Controller_0": {
        "vlnv": "xilinx.com:module_ref:LCD_Controller:1.0",
        "ip_revision": "1",
        "xci_name": "CPU_LCD_Controller_0_0",
        "xci_path": "ip\\CPU_LCD_Controller_0_0\\CPU_LCD_Controller_0_0.xci",
        "inst_hier_path": "LCD_Controller_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "LCD_Controller",
          "boundary_crc": "0x0"
        },
        "ports": {
          "reset": {
            "type": "rst",
            "direction": "I"
          },
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "reset",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "200000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "CPU_processing_system7_0_0_FCLK_CLK0",
                "value_src": "default_prop"
              }
            }
          },
          "scl": {
            "direction": "O"
          },
          "sda": {
            "direction": "O"
          },
          "cs": {
            "direction": "O"
          },
          "dc": {
            "direction": "O"
          },
          "blk": {
            "direction": "O"
          },
          "res": {
            "direction": "O"
          },
          "fb_we": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "fb_en": {
            "direction": "O"
          },
          "fb_din": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "fb_dout": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "fb_addr": {
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        }
      },
      "framebuffer": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "ip_revision": "8",
        "xci_name": "CPU_blk_mem_gen_1_0",
        "xci_path": "ip\\CPU_blk_mem_gen_1_0\\CPU_blk_mem_gen_1_0.xci",
        "inst_hier_path": "framebuffer",
        "parameters": {
          "Assume_Synchronous_Clk": {
            "value": "true"
          },
          "Coe_File": {
            "value": "../../../../../../../image.coe"
          },
          "Fill_Remaining_Memory_Locations": {
            "value": "true"
          },
          "Load_Init_File": {
            "value": "true"
          },
          "Memory_Type": {
            "value": "True_Dual_Port_RAM"
          },
          "Use_Byte_Write_Enable": {
            "value": "false"
          },
          "Write_Depth_A": {
            "value": "55040"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "ClockSplitter": {
        "vlnv": "xilinx.com:module_ref:ClockSplitter:1.0",
        "ip_revision": "1",
        "xci_name": "CPU_ClockSplitter_1_0",
        "xci_path": "ip\\CPU_ClockSplitter_1_0\\CPU_ClockSplitter_1_0.xci",
        "inst_hier_path": "ClockSplitter",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "ClockSplitter",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "reset",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "200000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "CPU_processing_system7_0_0_FCLK_CLK0",
                "value_src": "default_prop"
              }
            }
          },
          "reset": {
            "type": "rst",
            "direction": "I"
          },
          "reset_through": {
            "type": "rst",
            "direction": "O"
          },
          "clk_0": {
            "direction": "O"
          },
          "clk_1": {
            "direction": "O"
          }
        }
      },
      "CPU_Module_0": {
        "vlnv": "xilinx.com:module_ref:CPU_Module:1.0",
        "ip_revision": "1",
        "xci_name": "CPU_CPU_Module_0_1",
        "xci_path": "ip\\CPU_CPU_Module_0_1\\CPU_CPU_Module_0_1.xci",
        "inst_hier_path": "CPU_Module_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "CPU_Module",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "reset",
                "value_src": "constant"
              }
            }
          },
          "reset": {
            "type": "rst",
            "direction": "I"
          },
          "interrupt": {
            "type": "intr",
            "direction": "I",
            "left": "31",
            "right": "0",
            "parameters": {
              "SENSITIVITY": {
                "value": "LEVEL_HIGH",
                "value_src": "constant"
              }
            }
          },
          "resetOut": {
            "direction": "O"
          },
          "bram_we": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "bram_en": {
            "direction": "O"
          },
          "bram_din": {
            "direction": "I",
            "left": "63",
            "right": "0"
          },
          "bram_dout": {
            "direction": "O",
            "left": "63",
            "right": "0"
          },
          "bram_addr": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "framebuffer_en": {
            "direction": "O"
          },
          "fb_din": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "IO_Enable": {
            "direction": "O"
          },
          "IO_DONE": {
            "direction": "I"
          },
          "IO_In": {
            "direction": "I",
            "left": "63",
            "right": "0"
          },
          "IO_Out": {
            "direction": "O",
            "left": "63",
            "right": "0"
          },
          "IO_Select": {
            "direction": "O",
            "left": "4",
            "right": "0"
          }
        }
      }
    },
    "interface_nets": {
      "gmii_to_rgmii_0_MDIO_PHY": {
        "interface_ports": [
          "MDIO_PHY_0",
          "gmii_to_rgmii_0/MDIO_PHY"
        ]
      },
      "gmii_to_rgmii_0_RGMII": {
        "interface_ports": [
          "RGMII_0",
          "gmii_to_rgmii_0/RGMII"
        ]
      },
      "processing_system7_0_DDR": {
        "interface_ports": [
          "DDR",
          "processing_system7_0/DDR"
        ]
      },
      "processing_system7_0_FIXED_IO": {
        "interface_ports": [
          "FIXED_IO",
          "processing_system7_0/FIXED_IO"
        ]
      },
      "processing_system7_0_GMII_ETHERNET_0": {
        "interface_ports": [
          "processing_system7_0/GMII_ETHERNET_0",
          "gmii_to_rgmii_0/GMII"
        ]
      },
      "processing_system7_0_MDIO_ETHERNET_0": {
        "interface_ports": [
          "processing_system7_0/MDIO_ETHERNET_0",
          "gmii_to_rgmii_0/MDIO_GEM"
        ]
      },
      "processing_system7_0_UART_0": {
        "interface_ports": [
          "UART_0_0",
          "processing_system7_0/UART_0"
        ]
      }
    },
    "nets": {
      "CPU_Clock_Control_clk_div": {
        "ports": [
          "CPU_Clock_Control/clk_div",
          "CPU_Module_0/clk"
        ]
      },
      "CPU_Module_0_IO_Enable": {
        "ports": [
          "CPU_Module_0/IO_Enable",
          "IO_Controller_0/ena"
        ]
      },
      "CPU_Module_0_IO_Out": {
        "ports": [
          "CPU_Module_0/IO_Out",
          "IO_Controller_0/data_in"
        ]
      },
      "CPU_Module_0_IO_Select": {
        "ports": [
          "CPU_Module_0/IO_Select",
          "IO_Controller_0/sel"
        ]
      },
      "CPU_Module_0_bram_addr": {
        "ports": [
          "CPU_Module_0/bram_addr",
          "ram/addra",
          "framebuffer/addra"
        ]
      },
      "CPU_Module_0_bram_dout": {
        "ports": [
          "CPU_Module_0/bram_dout",
          "ram/dina",
          "framebuffer/dina"
        ]
      },
      "CPU_Module_0_bram_en": {
        "ports": [
          "CPU_Module_0/bram_en",
          "ram/ena"
        ]
      },
      "CPU_Module_0_bram_we": {
        "ports": [
          "CPU_Module_0/bram_we",
          "ram/wea",
          "framebuffer/wea"
        ]
      },
      "CPU_Module_0_framebuffer_en": {
        "ports": [
          "CPU_Module_0/framebuffer_en",
          "framebuffer/ena"
        ]
      },
      "CPU_Module_0_resetOut": {
        "ports": [
          "CPU_Module_0/resetOut",
          "proc_sys_reset_0/mb_debug_sys_rst"
        ]
      },
      "ClockSplitter_0_clk_1": {
        "ports": [
          "ClockSplitter/clk_1",
          "ram/clka",
          "IO_Controller_0/clk",
          "framebuffer/clka",
          "framebuffer/clkb"
        ]
      },
      "ClockSplitter_clk_0": {
        "ports": [
          "ClockSplitter/clk_0",
          "CPU_Clock_Control/clk"
        ]
      },
      "ClockSplitter_reset_through": {
        "ports": [
          "ClockSplitter/reset_through",
          "IO_Controller_0/reset",
          "CPU_Module_0/reset",
          "LCD_Controller_0/reset"
        ]
      },
      "IO_Controller_0_data_out": {
        "ports": [
          "IO_Controller_0/data_out",
          "CPU_Module_0/IO_In"
        ]
      },
      "IO_Controller_0_done": {
        "ports": [
          "IO_Controller_0/done",
          "CPU_Module_0/IO_DONE"
        ]
      },
      "IO_Controller_0_led_0": {
        "ports": [
          "IO_Controller_0/led_0",
          "led_0"
        ]
      },
      "IO_Controller_0_led_1": {
        "ports": [
          "IO_Controller_0/led_1",
          "led_1"
        ]
      },
      "LCD_Controller_0_blk": {
        "ports": [
          "LCD_Controller_0/blk",
          "LCD_BLK"
        ]
      },
      "LCD_Controller_0_cs": {
        "ports": [
          "LCD_Controller_0/cs",
          "LCD_CS"
        ]
      },
      "LCD_Controller_0_dc": {
        "ports": [
          "LCD_Controller_0/dc",
          "LCD_DC"
        ]
      },
      "LCD_Controller_0_fb_addr": {
        "ports": [
          "LCD_Controller_0/fb_addr",
          "framebuffer/addrb"
        ]
      },
      "LCD_Controller_0_fb_dout": {
        "ports": [
          "LCD_Controller_0/fb_dout",
          "framebuffer/dinb"
        ]
      },
      "LCD_Controller_0_fb_en": {
        "ports": [
          "LCD_Controller_0/fb_en",
          "framebuffer/enb"
        ]
      },
      "LCD_Controller_0_fb_we": {
        "ports": [
          "LCD_Controller_0/fb_we",
          "framebuffer/web"
        ]
      },
      "LCD_Controller_0_res": {
        "ports": [
          "LCD_Controller_0/res",
          "LCD_RES"
        ]
      },
      "LCD_Controller_0_scl": {
        "ports": [
          "LCD_Controller_0/scl",
          "LCD_SCL"
        ]
      },
      "LCD_Controller_0_sda": {
        "ports": [
          "LCD_Controller_0/sda",
          "LCD_SDA"
        ]
      },
      "blk_mem_gen_0_douta": {
        "ports": [
          "ram/douta",
          "CPU_Module_0/bram_din"
        ]
      },
      "btn_0_1": {
        "ports": [
          "btn_0",
          "IO_Controller_0/btn_0"
        ]
      },
      "btn_1_0_1": {
        "ports": [
          "btn_1",
          "IO_Controller_0/btn_1"
        ]
      },
      "framebuffer_douta": {
        "ports": [
          "framebuffer/douta",
          "CPU_Module_0/fb_din"
        ]
      },
      "framebuffer_doutb": {
        "ports": [
          "framebuffer/doutb",
          "LCD_Controller_0/fb_din"
        ]
      },
      "proc_sys_reset_0_mb_reset": {
        "ports": [
          "proc_sys_reset_0/mb_reset",
          "CPU_Clock_Control/reset"
        ]
      },
      "processing_system7_0_FCLK_CLK0": {
        "ports": [
          "processing_system7_0/FCLK_CLK0",
          "proc_sys_reset_0/slowest_sync_clk",
          "gmii_to_rgmii_0/clkin",
          "ClockSplitter/clk",
          "LCD_Controller_0/clk"
        ]
      },
      "processing_system7_0_FCLK_RESET0_N": {
        "ports": [
          "processing_system7_0/FCLK_RESET0_N",
          "util_vector_logic_0/Op1",
          "proc_sys_reset_0/ext_reset_in"
        ]
      },
      "util_vector_logic_0_Res": {
        "ports": [
          "util_vector_logic_0/Res",
          "gmii_to_rgmii_0/tx_reset",
          "gmii_to_rgmii_0/rx_reset"
        ]
      }
    }
  }
}