// Seed: 3609719950
module module_0 (
    id_1
);
  inout wire id_1;
  assign id_1 = id_1;
  logic id_2, id_3 = -1;
endmodule
module module_1 #(
    parameter id_4 = 32'd37,
    parameter id_5 = 32'd59
) (
    id_1,
    id_2,
    id_3,
    _id_4
);
  input wire _id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  parameter id_5 = -1;
  module_0 modCall_1 (id_1);
  wire [id_4 : id_5] id_6;
  parameter id_7 = id_5;
  wire id_8;
  wire id_9;
  wire id_10;
endmodule
