

================================================================
== Vivado HLS Report for 'maxpool_layer'
================================================================
* Date:           Sun Mar 31 17:02:38 2019

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        maxpool_proj
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a200tsbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|      3.50|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |          Loop Name          | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1                     |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 1.1                  |    ?|    ?|         ?|          -|          -|     ?|    no    |
        |  ++ Loop 1.1.1              |    ?|    ?|         ?|          -|          -|     ?|    no    |
        |   +++ Loop 1.1.1.1          |    ?|    ?|         ?|          -|          -|     ?|    no    |
        |    ++++ Loop 1.1.1.1.1      |    ?|    ?|         ?|          -|          -|     ?|    no    |
        |     +++++ Loop 1.1.1.1.1.1  |    ?|    ?|        16|          -|          -|     ?|    no    |
        +-----------------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|    2008|     906|
|FIFO             |        -|      -|       -|       -|
|Instance         |        2|     16|    2029|    1466|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     405|
|Register         |        -|      -|    1583|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        2|     16|    5620|    2777|
+-----------------+---------+-------+--------+--------+
|Available        |      730|    740|  269200|  129000|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |    ~0   |      2|       2|       2|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +--------------------------------+------------------------------+---------+-------+-----+-----+
    |            Instance            |            Module            | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------------------+------------------------------+---------+-------+-----+-----+
    |maxpool_layer_CTRL_BUS_s_axi_U  |maxpool_layer_CTRL_BUS_s_axi  |        0|      0|  454|  744|
    |maxpool_layer_fcmbkb_U0         |maxpool_layer_fcmbkb          |        0|      0|   75|   66|
    |maxpool_layer_mem_m_axi_U       |maxpool_layer_mem_m_axi       |        2|      0|  512|  580|
    |maxpool_layer_mulcud_U1         |maxpool_layer_mulcud          |        0|      4|  247|   19|
    |maxpool_layer_mulcud_U2         |maxpool_layer_mulcud          |        0|      4|  247|   19|
    |maxpool_layer_mulcud_U3         |maxpool_layer_mulcud          |        0|      4|  247|   19|
    |maxpool_layer_mulcud_U4         |maxpool_layer_mulcud          |        0|      4|  247|   19|
    +--------------------------------+------------------------------+---------+-------+-----+-----+
    |Total                           |                              |        2|     16| 2029| 1466|
    +--------------------------------+------------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+-----+----+------------+------------+
    |       Variable Name      | Operation| DSP48E|  FF | LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+-----+----+------------+------------+
    |b_1_fu_357_p2             |     +    |      0|   98|  36|          31|           1|
    |i_x_1_fu_485_p2           |     +    |      0|  101|  37|           1|          32|
    |i_y_1_fu_491_p2           |     +    |      0|  101|  37|          32|           1|
    |next_mul2_fu_398_p2       |     +    |      0|  101|  37|          32|          32|
    |next_mul4_fu_343_p2       |     +    |      0|  101|  37|          32|          32|
    |next_mul6_fu_338_p2       |     +    |      0|  101|  37|          32|          32|
    |next_mul_fu_432_p2        |     +    |      0|  101|  37|          32|          32|
    |o_d_fu_372_p2             |     +    |      0|   98|  36|          31|           1|
    |o_x_1_fu_446_p2           |     +    |      0|   98|  36|          31|           1|
    |o_y_1_fu_412_p2           |     +    |      0|   98|  36|          31|           1|
    |tmp10_fu_467_p2           |     +    |      0|  101|  37|          32|          32|
    |tmp2_fu_480_p2            |     +    |      0|  101|  37|          32|          32|
    |tmp3_fu_462_p2            |     +    |      0|  101|  37|          32|          32|
    |tmp4_fu_378_p2            |     +    |      0|  101|  37|          32|          32|
    |tmp8_fu_418_p2            |     +    |      0|  101|  37|          32|          32|
    |tmp9_fu_384_p2            |     +    |      0|  101|  37|          32|          32|
    |tmp_11_fu_591_p2          |     +    |      0|  101|  37|          32|          32|
    |tmp_14_fu_497_p2          |     +    |      0|  101|  37|          32|          32|
    |tmp_7_fu_452_p2           |     +    |      0|  101|  37|          32|          32|
    |tmp_s_fu_427_p2           |     +    |      0|  101|  37|          32|          32|
    |tmp_21_fu_574_p2          |    and   |      0|    0|   2|           1|           1|
    |tmp_23_fu_580_p2          |    and   |      0|    0|   2|           1|           1|
    |notlhs1_fu_554_p2         |   icmp   |      0|    0|   4|           8|           2|
    |notlhs_fu_542_p2          |   icmp   |      0|    0|   4|           8|           2|
    |notrhs1_fu_560_p2         |   icmp   |      0|    0|  13|          23|           1|
    |notrhs_fu_548_p2          |   icmp   |      0|    0|  13|          23|           1|
    |tmp_10_fu_457_p2          |   icmp   |      0|    0|  16|          32|          32|
    |tmp_13_fu_475_p2          |   icmp   |      0|    0|  16|          32|          32|
    |tmp_2_fu_352_p2           |   icmp   |      0|    0|  16|          32|          32|
    |tmp_5_fu_367_p2           |   icmp   |      0|    0|  16|          32|          32|
    |tmp_6_fu_441_p2           |   icmp   |      0|    0|  16|          32|          32|
    |tmp_9_fu_407_p2           |   icmp   |      0|    0|  16|          32|          32|
    |tmp_19_fu_566_p2          |    or    |      0|    0|   2|           1|           1|
    |tmp_20_fu_570_p2          |    or    |      0|    0|   2|           1|           1|
    |output_element_fu_585_p3  |  select  |      0|    0|  32|           1|          32|
    +--------------------------+----------+-------+-----+----+------------+------------+
    |Total                     |          |      0| 2008| 906|         864|         719|
    +--------------------------+----------+-------+-----+----+------------+------------+

    * Multiplexer: 
    +----------------------------+-----+-----------+-----+-----------+
    |            Name            | LUT | Input Size| Bits| Total Bits|
    +----------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                   |  225|         52|    1|         52|
    |ap_sig_ioackin_mem_ARREADY  |    9|          2|    1|          2|
    |ap_sig_ioackin_mem_AWREADY  |    9|          2|    1|          2|
    |ap_sig_ioackin_mem_WREADY   |    9|          2|    1|          2|
    |b_s_reg_167                 |    9|          2|   31|         62|
    |i_d_reg_202                 |    9|          2|   31|         62|
    |i_x1_reg_295                |    9|          2|   32|         64|
    |i_x_reg_247                 |    9|          2|   32|         64|
    |i_y1_reg_272                |    9|          2|   32|         64|
    |i_y_reg_224                 |    9|          2|   32|         64|
    |mem_blk_n_AR                |    9|          2|    1|          2|
    |mem_blk_n_AW                |    9|          2|    1|          2|
    |mem_blk_n_B                 |    9|          2|    1|          2|
    |mem_blk_n_R                 |    9|          2|    1|          2|
    |mem_blk_n_W                 |    9|          2|    1|          2|
    |o_x_reg_236                 |    9|          2|   31|         62|
    |o_y_reg_213                 |    9|          2|   31|         62|
    |phi_mul3_reg_178            |    9|          2|   32|         64|
    |phi_mul5_reg_190            |    9|          2|   32|         64|
    |tmp_12_reg_283              |    9|          2|   32|         64|
    |tmp_8_reg_259               |    9|          2|   32|         64|
    +----------------------------+-----+-----------+-----+-----------+
    |Total                       |  405|         92|  389|        828|
    +----------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                   |  51|   0|   51|          0|
    |ap_reg_ioackin_mem_ARREADY  |   1|   0|    1|          0|
    |ap_reg_ioackin_mem_AWREADY  |   1|   0|    1|          0|
    |ap_reg_ioackin_mem_WREADY   |   1|   0|    1|          0|
    |b_1_reg_674                 |  31|   0|   31|          0|
    |b_read_reg_646              |  32|   0|   32|          0|
    |b_s_reg_167                 |  31|   0|   31|          0|
    |i_d_reg_202                 |  31|   0|   31|          0|
    |i_x1_reg_295                |  32|   0|   32|          0|
    |i_x_1_reg_784               |  32|   0|   32|          0|
    |i_x_reg_247                 |  32|   0|   32|          0|
    |i_y1_reg_272                |  32|   0|   32|          0|
    |i_y_reg_224                 |  32|   0|   32|          0|
    |id_read_reg_623             |  32|   0|   32|          0|
    |ix_read_reg_618             |  32|   0|   32|          0|
    |iy_read_reg_613             |  32|   0|   32|          0|
    |k_read_reg_601              |  32|   0|   32|          0|
    |next_mul2_reg_707           |  32|   0|   32|          0|
    |next_mul4_reg_666           |  32|   0|   32|          0|
    |next_mul6_reg_661           |  32|   0|   32|          0|
    |next_mul_reg_735            |  32|   0|   32|          0|
    |notlhs1_reg_822             |   1|   0|    1|          0|
    |notlhs_reg_812              |   1|   0|    1|          0|
    |notrhs1_reg_827             |   1|   0|    1|          0|
    |notrhs_reg_817              |   1|   0|    1|          0|
    |o_d_reg_682                 |  31|   0|   31|          0|
    |o_x_1_reg_748               |  31|   0|   31|          0|
    |o_x_cast_reg_740            |  31|   0|   32|          1|
    |o_x_reg_236                 |  31|   0|   31|          0|
    |o_y_1_reg_715               |  31|   0|   31|          0|
    |o_y_reg_213                 |  31|   0|   31|          0|
    |od_read_reg_640             |  32|   0|   32|          0|
    |ox_read_reg_634             |  32|   0|   32|          0|
    |oy_read_reg_628             |  32|   0|   32|          0|
    |phi_mul3_reg_178            |  32|   0|   32|          0|
    |phi_mul5_reg_190            |  32|   0|   32|          0|
    |s_read_reg_607              |  32|   0|   32|          0|
    |temp_reg_805                |  32|   0|   32|          0|
    |tmp10_reg_766               |  32|   0|   32|          0|
    |tmp1_reg_730                |  32|   0|   32|          0|
    |tmp2_reg_779                |  32|   0|   32|          0|
    |tmp3_reg_761                |  32|   0|   32|          0|
    |tmp4_reg_687                |  32|   0|   32|          0|
    |tmp5_reg_697                |  32|   0|   32|          0|
    |tmp6_reg_771                |  32|   0|   32|          0|
    |tmp7_reg_702                |  32|   0|   32|          0|
    |tmp8_reg_720                |  32|   0|   32|          0|
    |tmp9_reg_692                |  32|   0|   32|          0|
    |tmp_11_reg_847              |  32|   0|   32|          0|
    |tmp_12_reg_283              |  32|   0|   32|          0|
    |tmp_14_reg_794              |  32|   0|   32|          0|
    |tmp_22_reg_832              |   1|   0|    1|          0|
    |tmp_23_reg_837              |   1|   0|    1|          0|
    |tmp_3_reg_651               |  30|   0|   32|          2|
    |tmp_4_reg_656               |  30|   0|   32|          2|
    |tmp_7_reg_753               |  32|   0|   32|          0|
    |tmp_8_reg_259               |  32|   0|   32|          0|
    |tmp_s_reg_725               |  32|   0|   32|          0|
    +----------------------------+----+----+-----+-----------+
    |Total                       |1583|   0| 1588|          5|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------------------+-----+-----+------------+---------------+--------------+
|s_axi_CTRL_BUS_AWVALID  |  in |    1|    s_axi   |    CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_AWREADY  | out |    1|    s_axi   |    CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_AWADDR   |  in |    7|    s_axi   |    CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_WVALID   |  in |    1|    s_axi   |    CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_WREADY   | out |    1|    s_axi   |    CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_WDATA    |  in |   32|    s_axi   |    CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_WSTRB    |  in |    4|    s_axi   |    CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_ARVALID  |  in |    1|    s_axi   |    CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_ARREADY  | out |    1|    s_axi   |    CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_ARADDR   |  in |    7|    s_axi   |    CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_RVALID   | out |    1|    s_axi   |    CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_RREADY   |  in |    1|    s_axi   |    CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_RDATA    | out |   32|    s_axi   |    CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_RRESP    | out |    2|    s_axi   |    CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_BVALID   | out |    1|    s_axi   |    CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_BREADY   |  in |    1|    s_axi   |    CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_BRESP    | out |    2|    s_axi   |    CTRL_BUS   |    scalar    |
|ap_clk                  |  in |    1| ap_ctrl_hs | maxpool_layer | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs | maxpool_layer | return value |
|interrupt               | out |    1| ap_ctrl_hs | maxpool_layer | return value |
|m_axi_mem_AWVALID       | out |    1|    m_axi   |      mem      |    pointer   |
|m_axi_mem_AWREADY       |  in |    1|    m_axi   |      mem      |    pointer   |
|m_axi_mem_AWADDR        | out |   32|    m_axi   |      mem      |    pointer   |
|m_axi_mem_AWID          | out |    1|    m_axi   |      mem      |    pointer   |
|m_axi_mem_AWLEN         | out |    8|    m_axi   |      mem      |    pointer   |
|m_axi_mem_AWSIZE        | out |    3|    m_axi   |      mem      |    pointer   |
|m_axi_mem_AWBURST       | out |    2|    m_axi   |      mem      |    pointer   |
|m_axi_mem_AWLOCK        | out |    2|    m_axi   |      mem      |    pointer   |
|m_axi_mem_AWCACHE       | out |    4|    m_axi   |      mem      |    pointer   |
|m_axi_mem_AWPROT        | out |    3|    m_axi   |      mem      |    pointer   |
|m_axi_mem_AWQOS         | out |    4|    m_axi   |      mem      |    pointer   |
|m_axi_mem_AWREGION      | out |    4|    m_axi   |      mem      |    pointer   |
|m_axi_mem_AWUSER        | out |    1|    m_axi   |      mem      |    pointer   |
|m_axi_mem_WVALID        | out |    1|    m_axi   |      mem      |    pointer   |
|m_axi_mem_WREADY        |  in |    1|    m_axi   |      mem      |    pointer   |
|m_axi_mem_WDATA         | out |   32|    m_axi   |      mem      |    pointer   |
|m_axi_mem_WSTRB         | out |    4|    m_axi   |      mem      |    pointer   |
|m_axi_mem_WLAST         | out |    1|    m_axi   |      mem      |    pointer   |
|m_axi_mem_WID           | out |    1|    m_axi   |      mem      |    pointer   |
|m_axi_mem_WUSER         | out |    1|    m_axi   |      mem      |    pointer   |
|m_axi_mem_ARVALID       | out |    1|    m_axi   |      mem      |    pointer   |
|m_axi_mem_ARREADY       |  in |    1|    m_axi   |      mem      |    pointer   |
|m_axi_mem_ARADDR        | out |   32|    m_axi   |      mem      |    pointer   |
|m_axi_mem_ARID          | out |    1|    m_axi   |      mem      |    pointer   |
|m_axi_mem_ARLEN         | out |    8|    m_axi   |      mem      |    pointer   |
|m_axi_mem_ARSIZE        | out |    3|    m_axi   |      mem      |    pointer   |
|m_axi_mem_ARBURST       | out |    2|    m_axi   |      mem      |    pointer   |
|m_axi_mem_ARLOCK        | out |    2|    m_axi   |      mem      |    pointer   |
|m_axi_mem_ARCACHE       | out |    4|    m_axi   |      mem      |    pointer   |
|m_axi_mem_ARPROT        | out |    3|    m_axi   |      mem      |    pointer   |
|m_axi_mem_ARQOS         | out |    4|    m_axi   |      mem      |    pointer   |
|m_axi_mem_ARREGION      | out |    4|    m_axi   |      mem      |    pointer   |
|m_axi_mem_ARUSER        | out |    1|    m_axi   |      mem      |    pointer   |
|m_axi_mem_RVALID        |  in |    1|    m_axi   |      mem      |    pointer   |
|m_axi_mem_RREADY        | out |    1|    m_axi   |      mem      |    pointer   |
|m_axi_mem_RDATA         |  in |   32|    m_axi   |      mem      |    pointer   |
|m_axi_mem_RLAST         |  in |    1|    m_axi   |      mem      |    pointer   |
|m_axi_mem_RID           |  in |    1|    m_axi   |      mem      |    pointer   |
|m_axi_mem_RUSER         |  in |    1|    m_axi   |      mem      |    pointer   |
|m_axi_mem_RRESP         |  in |    2|    m_axi   |      mem      |    pointer   |
|m_axi_mem_BVALID        |  in |    1|    m_axi   |      mem      |    pointer   |
|m_axi_mem_BREADY        | out |    1|    m_axi   |      mem      |    pointer   |
|m_axi_mem_BRESP         |  in |    2|    m_axi   |      mem      |    pointer   |
|m_axi_mem_BID           |  in |    1|    m_axi   |      mem      |    pointer   |
|m_axi_mem_BUSER         |  in |    1|    m_axi   |      mem      |    pointer   |
+------------------------+-----+-----+------------+---------------+--------------+

