platform=xilinx_u280_xdma_201920_3
debug=1
save-temps=1
# profile_kernel=data:all:all:all # only for vitis 2020.1
## The original example uses DDR memory. We can use HBM since U280 supports that.
[connectivity]
# nk=gcn_hls:1:gcn_hls_1
nk=gcn_hls:2
sp=gcn_hls_1.nod_src:HBM[0:3]
sp=gcn_hls_1.edge_src:HBM[0:3]
sp=gcn_hls_1.ft_in_mat:HBM[4:15]
sp=gcn_hls_1.w_mat:PLRAM[0]
sp=gcn_hls_1.rst_mat:HBM[16:30]

sp=gcn_hls_2.nod_src:HBM[0:3]
sp=gcn_hls_2.edge_src:HBM[0:3]
sp=gcn_hls_2.ft_in_mat:HBM[4:15]
sp=gcn_hls_2.w_mat:PLRAM[0]
sp=gcn_hls_2.rst_mat:HBM[16:30]

[profile]
data=all:all:all
stall=all:all

[hls]
pre_tcl=../config/hls_config.tcl

[advanced]
param=compiler.userPreSysLinkOverlayTcl=../config/preSysLink.tcl
