IC, bit [17]<BR>Instruction cache enable. This is a global enable bit for instruction caches in the selected Security state.<BR>This bit is banked between Security states.<BR>The possible values of this bit are:<BR>0 Instruction caches disabled for the selected Security state.<BR>1 Instruction caches enabled for the selected Security state.<BR>If the PE does not implement instruction caches, this bit is RAZ/WI.<BR>This bit resets to zero on a Warm reset.