# Generated by Yosys 0.9+2406 (git sha1 b6513521, clang 6.0.0-1ubuntu2 -fPIC -Os)

.model top
.inputs PIN_1 PIN_2 PIN_3 PIN_4 PIN_5 PIN_6 PIN_7 PIN_8 PIN_17 PIN_18 PIN_19 PIN_20 PIN_21 CLK
.outputs PIN_9 PIN_10 PIN_11 PIN_12 PIN_13 PIN_14 PIN_15 PIN_16 PIN_22 USBPU
.names $false
.names $true
1
.names $undef
.gate SB_DFFESR C=CLK D=myrisc.cpu.mem_wdata[1] E=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O Q=PIN_10 R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:144.7-154.6|gio.v:24.5-36.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.mem_wdata[2] E=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O Q=PIN_11 R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:144.7-154.6|gio.v:24.5-36.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.mem_wdata[3] E=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O Q=PIN_12 R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:144.7-154.6|gio.v:24.5-36.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.mem_wdata[4] E=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O Q=PIN_13 R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:144.7-154.6|gio.v:24.5-36.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.mem_wdata[5] E=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O Q=PIN_14 R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:144.7-154.6|gio.v:24.5-36.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.mem_wdata[6] E=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O Q=PIN_15 R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:144.7-154.6|gio.v:24.5-36.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.mem_wdata[7] E=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O Q=PIN_16 R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:144.7-154.6|gio.v:24.5-36.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=myrisc.cpu.irq_pending[7] I1=PIN_17 I2=myrisc.cpu.irq_mask[7] I3=PIN_19_SB_LUT4_I1_I3[0] O=myrisc.cpu.irq_pending_SB_DFFSR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110000011101110
.gate SB_LUT4 I0=myrisc.cpu.irq_pending[6] I1=PIN_18 I2=myrisc.cpu.irq_mask[6] I3=PIN_19_SB_LUT4_I1_I3[0] O=PIN_18_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110000011101110
.gate SB_LUT4 I0=myrisc.cpu.irq_pending[5] I1=PIN_19 I2=myrisc.cpu.irq_mask[5] I3=PIN_19_SB_LUT4_I1_I3[0] O=PIN_19_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110000011101110
.gate SB_LUT4 I0=$false I1=$false I2=PIN_19_SB_LUT4_I1_I3[0] I3=resetn O=PIN_19_SB_LUT4_I1_I3_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=PIN_20 O=resetn_meta_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_DFFESR C=CLK D=myrisc.cpu.mem_wdata[0] E=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O Q=PIN_9 R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:144.7-154.6|gio.v:24.5-36.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=myrisc.cpu.alu_out_SB_LUT4_O_I0[2] I1=myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O[1] I2=myrisc.cpu.alu_out_SB_LUT4_O_I2[2] I3=myrisc.cpu.alu_out_SB_LUT4_O_I2[3] O=myrisc.cpu.alu_out[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0010111111111111
.gate SB_LUT4 I0=myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O[0] I1=myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O[1] I2=myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O[2] I3=myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O[3] O=myrisc.cpu.alu_out[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011111111111111
.gate SB_LUT4 I0=myrisc.cpu.alu_out_SB_LUT4_O_10_I0[1] I1=myrisc.cpu.reg_op2[4] I2=myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_I1_O[2] I3=myrisc.cpu.alu_out_SB_LUT4_O_10_I3[3] O=myrisc.cpu.alu_out[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000111011111111
.gate SB_LUT4 I0=$false I1=myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_1_O[0] I2=myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_1_O[1] I3=myrisc.cpu.reg_op2[3] O=myrisc.cpu.alu_out_SB_LUT4_O_10_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=myrisc.cpu.instr_sra_SB_LUT4_I2_O[0] I2=myrisc.cpu.alu_out_SB_LUT4_O_16_I1_SB_LUT4_O_1_I1[0] I3=myrisc.cpu.reg_op2[3] O=myrisc.cpu.alu_out_SB_LUT4_O_10_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=myrisc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0] I1=myrisc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[1] I2=myrisc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[2] I3=myrisc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[3] O=myrisc.cpu.alu_out_SB_LUT4_O_10_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=myrisc.cpu.alu_out_SB_LUT4_O_I0[2] I1=myrisc.cpu.alu_out_SB_LUT4_O_25_I1[1] I2=myrisc.cpu.alu_out_SB_LUT4_O_11_I2[2] I3=myrisc.cpu.alu_out_SB_LUT4_O_11_I2[3] O=myrisc.cpu.alu_out[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$false I1=myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O[0] I2=myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O[1] I3=myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O[2] O=myrisc.cpu.alu_out_SB_LUT4_O_11_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_op2[4] I2=myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[0] I3=myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_I1_O[2] O=myrisc.cpu.alu_out_SB_LUT4_O_11_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000011111100
.gate SB_LUT4 I0=$false I1=myrisc.cpu.instr_or_SB_LUT4_I2_O[2] I2=myrisc.cpu.alu_out_SB_LUT4_O_12_I2[1] I3=myrisc.cpu.alu_out_SB_LUT4_O_12_I3[2] O=myrisc.cpu.alu_out[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000011111111
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.reg_op2[30] I3=myrisc.cpu.reg_op1[30] O=myrisc.cpu.alu_out_SB_LUT4_O_12_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.reg_op2[3] I3=myrisc.cpu.reg_op1[3] O=myrisc.cpu.alu_out_SB_LUT4_O_12_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.reg_op2[23] I3=myrisc.cpu.reg_op1[23] O=myrisc.cpu.alu_out_SB_LUT4_O_12_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.reg_op2[7] I3=myrisc.cpu.reg_op1[7] O=myrisc.cpu.alu_out_SB_LUT4_O_12_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=myrisc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I0_O[0] I1=myrisc.cpu.reg_op2[4] I2=myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_I1_O[2] I3=myrisc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I0_O[3] O=myrisc.cpu.alu_out_SB_LUT4_O_12_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000100000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.alu_out_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_O[0] I2=myrisc.cpu.alu_out_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_O[1] I3=myrisc.cpu.alu_out_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_O[2] O=myrisc.cpu.alu_out[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110011111111
.gate SB_LUT4 I0=$false I1=myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_O[0] I2=myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_O[1] I3=myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_O[2] O=myrisc.cpu.alu_out[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110011111111
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.alu_out_SB_LUT4_O_15_I2[0] I3=myrisc.cpu.alu_out_SB_LUT4_O_15_I2[1] O=myrisc.cpu.alu_out[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000011111111
.gate SB_LUT4 I0=myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I0[0] I1=myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I1[0] I2=myrisc.cpu.reg_op2[3] I3=myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O[0] O=myrisc.cpu.alu_out_SB_LUT4_O_15_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=myrisc.cpu.reg_op2[4] I1=myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_1_I1[1] I2=myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_I1_O[2] I3=myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_1_I3[3] O=myrisc.cpu.alu_out_SB_LUT4_O_15_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O[0] I2=myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O[1] I3=myrisc.cpu.reg_op2[3] O=myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_1_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000000110011
.gate SB_LUT4 I0=$false I1=myrisc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[0] I2=myrisc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[1] I3=myrisc.cpu.reg_op2[3] O=myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_1_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011001111110000
.gate SB_LUT4 I0=myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0[0] I1=myrisc.cpu.reg_op2[3] I2=myrisc.cpu.alu_out_SB_LUT4_O_I0[2] I3=myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3[3] O=myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_1_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0[0] I2=myrisc.cpu.reg_op2[3] I3=myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O[0] O=myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_1_I1[0] I1=myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_1_I1[1] I2=myrisc.cpu.instr_srl_SB_LUT4_I1_O[2] I3=myrisc.cpu.reg_op2[4] O=myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=myrisc.cpu.instr_or_SB_LUT4_I2_O[2] I1=myrisc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_I1[2] I2=myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I2[2] I3=myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3] O=myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=myrisc.cpu.instr_or_SB_LUT4_I2_O[0] I1=myrisc.cpu.instr_or_SB_LUT4_I2_O[3] I2=myrisc.cpu.reg_op2[4] I3=myrisc.cpu.reg_op1[4] O=myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000110011001111
.gate SB_LUT4 I0=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I0[4] I1=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I1[4] I2=myrisc.cpu.instr_sub I3=myrisc.cpu.is_compare_SB_LUT4_I1_O[3] O=myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=myrisc.cpu.reg_op2[1] I1=myrisc.cpu.alu_out_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1] I2=myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I2[2] I3=myrisc.cpu.reg_op2[2] O=myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011101111110000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[0] I2=myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[0] I3=myrisc.cpu.reg_op2[1] O=myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_op1[4] I2=myrisc.cpu.reg_op1[3] I3=myrisc.cpu.reg_op2[0] O=myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[0] I2=myrisc.cpu.alu_out_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1] I3=myrisc.cpu.reg_op2[1] O=myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111111001100
.gate SB_LUT4 I0=myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[0] I1=myrisc.cpu.reg_op2[2] I2=myrisc.cpu.alu_out_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O[1] I3=myrisc.cpu.reg_op2[3] O=myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110111011110000
.gate SB_LUT4 I0=myrisc.cpu.instr_or_SB_LUT4_I2_O[2] I1=myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[2] I2=myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I2[2] I3=myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I2[3] O=myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=myrisc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I0[0] I1=myrisc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I0[1] I2=myrisc.cpu.instr_srl_SB_LUT4_I1_O[2] I3=myrisc.cpu.reg_op2[4] O=myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111010111111100
.gate SB_LUT4 I0=myrisc.cpu.instr_or_SB_LUT4_I2_O[0] I1=myrisc.cpu.instr_or_SB_LUT4_I2_O[3] I2=myrisc.cpu.reg_op2[10] I3=myrisc.cpu.reg_op1[10] O=myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000110011001111
.gate SB_LUT4 I0=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I0[10] I1=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I1[10] I2=myrisc.cpu.instr_sub I3=myrisc.cpu.is_compare_SB_LUT4_I1_O[3] O=myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[0] I2=myrisc.cpu.reg_op2[2] I3=myrisc.cpu.reg_op2[3] O=myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=myrisc.cpu.instr_or_SB_LUT4_I2_O[2] I1=myrisc.cpu.instr_or_SB_LUT4_I2_O[3] I2=myrisc.cpu.reg_op2[2] I3=myrisc.cpu.reg_op1[2] O=myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100100010001111
.gate SB_LUT4 I0=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I0[2] I1=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I1[2] I2=myrisc.cpu.instr_sub I3=myrisc.cpu.is_compare_SB_LUT4_I1_O[3] O=myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.instr_or_SB_LUT4_I2_O[1] I3=myrisc.cpu.reg_op2[4] O=myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_op1[2] I2=myrisc.cpu.reg_op1[1] I3=myrisc.cpu.reg_op2[0] O=myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=myrisc.cpu.instr_or_SB_LUT4_I2_O[2] I1=myrisc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_I1[3] I2=myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[2] I3=myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[3] O=myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=myrisc.cpu.instr_or_SB_LUT4_I2_O[0] I1=myrisc.cpu.instr_or_SB_LUT4_I2_O[3] I2=myrisc.cpu.reg_op2[20] I3=myrisc.cpu.reg_op1[20] O=myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000110011001111
.gate SB_LUT4 I0=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I0[20] I1=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I1[20] I2=myrisc.cpu.instr_sub I3=myrisc.cpu.is_compare_SB_LUT4_I1_O[3] O=myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.alu_out_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[0] I2=myrisc.cpu.alu_out_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[1] I3=myrisc.cpu.reg_op2[2] O=myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I1[0] I2=myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0[0] I3=myrisc.cpu.reg_op2[3] O=myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=myrisc.cpu.instr_or_SB_LUT4_I2_O[2] I1=myrisc.cpu.reg_op2[12] I2=myrisc.cpu.reg_op1[12] I3=myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3[3] O=myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110101100000000
.gate SB_LUT4 I0=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I0[12] I1=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I1[12] I2=myrisc.cpu.instr_sub I3=myrisc.cpu.is_compare_SB_LUT4_I1_O[3] O=myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=myrisc.cpu.instr_or_SB_LUT4_I2_O[0] I1=myrisc.cpu.instr_or_SB_LUT4_I2_O[3] I2=myrisc.cpu.reg_op2[12] I3=myrisc.cpu.reg_op1[12] O=myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000110011001111
.gate SB_LUT4 I0=$false I1=myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[0] I2=myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0] I3=myrisc.cpu.reg_op2[2] O=myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=myrisc.cpu.alu_out_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[1] I2=myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[0] I3=myrisc.cpu.reg_op2[2] O=myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0[0] I1=myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[1] I2=myrisc.cpu.reg_op2[3] I3=myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O[0] O=myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101011111111
.gate SB_LUT4 I0=myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O[1] I1=myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[1] I2=myrisc.cpu.reg_op2[4] I3=myrisc.cpu.reg_op2[3] O=myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000010111110011
.gate SB_LUT4 I0=myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O[0] I1=myrisc.cpu.reg_op2[4] I2=myrisc.cpu.instr_or_SB_LUT4_I2_O[1] I3=myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_1_O[3] O=myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111010011111111
.gate SB_LUT4 I0=myrisc.cpu.reg_op2[4] I1=myrisc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I0[1] I2=myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_I1_O[2] I3=myrisc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I0[3] O=myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I0[16] I1=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I1[16] I2=myrisc.cpu.instr_sub I3=myrisc.cpu.is_compare_SB_LUT4_I1_O[3] O=myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[2] I2=myrisc.cpu.alu_out_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[0] I3=myrisc.cpu.reg_op2[2] O=myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O[1] I1=myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O[0] I2=myrisc.cpu.reg_op2[3] I3=myrisc.cpu.alu_out_SB_LUT4_O_I0[2] O=myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011101011111111
.gate SB_LUT4 I0=myrisc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_O[2] I1=myrisc.cpu.reg_op2[4] I2=myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_I1_O[2] I3=myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I3[3] O=myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000100000000
.gate SB_LUT4 I0=myrisc.cpu.reg_op2[24] I1=myrisc.cpu.reg_op1[24] I2=myrisc.cpu.instr_or_SB_LUT4_I2_O[3] I3=myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[3] O=myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000100000000
.gate SB_LUT4 I0=myrisc.cpu.instr_or_SB_LUT4_I2_O[0] I1=myrisc.cpu.instr_or_SB_LUT4_I2_O[2] I2=myrisc.cpu.reg_op2[24] I3=myrisc.cpu.reg_op1[24] O=myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010110011001111
.gate SB_LUT4 I0=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I0[24] I1=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I1[24] I2=myrisc.cpu.instr_sub I3=myrisc.cpu.is_compare_SB_LUT4_I1_O[3] O=myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[0] I2=myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[1] I3=myrisc.cpu.reg_op2[1] O=myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_op1[12] I2=myrisc.cpu.reg_op1[11] I3=myrisc.cpu.reg_op2[0] O=myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_op1[10] I2=myrisc.cpu.reg_op1[9] I3=myrisc.cpu.reg_op2[0] O=myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0] I2=myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I2[2] I3=myrisc.cpu.reg_op2[2] O=myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O[0] I1=myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O[1] I2=myrisc.cpu.reg_op2[3] I3=myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O[0] O=myrisc.cpu.alu_out_SB_LUT4_O_26_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010001100000000
.gate SB_LUT4 I0=myrisc.cpu.reg_op2[3] I1=myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O[0] I2=myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O[0] I3=myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_I3[3] O=myrisc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_1_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000010111111
.gate SB_LUT4 I0=$false I1=myrisc.cpu.instr_or_SB_LUT4_I2_O[0] I2=myrisc.cpu.reg_op1[0] I3=myrisc.cpu.reg_op2[0] O=myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.alu_out_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0] I3=myrisc.cpu.alu_out_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1] O=myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0] I2=myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[0] I3=myrisc.cpu.reg_op2[1] O=myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[1] I2=myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0] I3=myrisc.cpu.reg_op2[1] O=myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1[0] I2=myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[0] I3=myrisc.cpu.reg_op2[1] O=myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_op1[14] I2=myrisc.cpu.reg_op1[13] I3=myrisc.cpu.reg_op2[0] O=myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_op1[8] I2=myrisc.cpu.reg_op1[7] I3=myrisc.cpu.reg_op2[0] O=myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[0] I2=myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[0] I3=myrisc.cpu.reg_op2[1] O=myrisc.cpu.alu_out_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_op1[6] I2=myrisc.cpu.reg_op1[5] I3=myrisc.cpu.reg_op2[0] O=myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=myrisc.cpu.reg_op2[4] I1=myrisc.cpu.alu_out_SB_LUT4_O_16_I1[0] I2=myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_I1_O[2] I3=myrisc.cpu.alu_out_SB_LUT4_O_16_I3[3] O=myrisc.cpu.alu_out[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101111111111
.gate SB_LUT4 I0=myrisc.cpu.alu_out_SB_LUT4_O_16_I1_SB_LUT4_O_I0[0] I1=myrisc.cpu.alu_out_SB_LUT4_O_16_I1_SB_LUT4_O_I0[1] I2=myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_1_O[0] I3=myrisc.cpu.reg_op2[3] O=myrisc.cpu.alu_out_SB_LUT4_O_16_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=$false I1=myrisc.cpu.alu_out_SB_LUT4_O_16_I1_SB_LUT4_O_1_I1[0] I2=myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_1_O[1] I3=myrisc.cpu.reg_op2[3] O=myrisc.cpu.alu_out_SB_LUT4_O_16_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011001111110000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.alu_out_SB_LUT4_O_16_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I1[0] I2=myrisc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[0] I3=myrisc.cpu.reg_op2[2] O=myrisc.cpu.alu_out_SB_LUT4_O_16_I1_SB_LUT4_O_1_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011001100001111
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_op2[1] I2=myrisc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[1] I3=myrisc.cpu.instr_sra_SB_LUT4_I2_O[0] O=myrisc.cpu.alu_out_SB_LUT4_O_16_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000011001111
.gate SB_LUT4 I0=myrisc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[0] I1=myrisc.cpu.reg_op2[1] I2=myrisc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[2] I3=myrisc.cpu.reg_op2[2] O=myrisc.cpu.alu_out_SB_LUT4_O_16_I1_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000010111011
.gate SB_LUT4 I0=myrisc.cpu.reg_op1[3] I1=myrisc.cpu.reg_op1[4] I2=myrisc.cpu.reg_op2[0] I3=myrisc.cpu.alu_out_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0] O=myrisc.cpu.alu_out_SB_LUT4_O_16_I1_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.reg_op2[0] I3=myrisc.cpu.reg_op1[0] O=myrisc.cpu.alu_out_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.reg_op2[1] I3=myrisc.cpu.reg_op2[2] O=myrisc.cpu.alu_out_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=myrisc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I0_O[0] I1=myrisc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I0_O[1] I2=myrisc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I0_O[2] I3=myrisc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I0_O[3] O=myrisc.cpu.alu_out_SB_LUT4_O_16_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.alu_out_SB_LUT4_O_17_I1[0] I2=myrisc.cpu.alu_out_SB_LUT4_O_17_I1[1] I3=myrisc.cpu.alu_out_SB_LUT4_O_17_I1[2] O=myrisc.cpu.alu_out[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110011111111
.gate SB_LUT4 I0=myrisc.cpu.instr_or_SB_LUT4_I2_O[2] I1=myrisc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_I1[1] I2=myrisc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_I2[2] I3=myrisc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_I2[3] O=myrisc.cpu.alu_out_SB_LUT4_O_17_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_op2[4] I2=myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1] I3=myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_I1_O[2] O=myrisc.cpu.alu_out_SB_LUT4_O_17_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000011001111
.gate SB_LUT4 I0=myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O[1] I1=myrisc.cpu.alu_out_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O[1] I2=myrisc.cpu.instr_or_SB_LUT4_I2_O[1] I3=myrisc.cpu.reg_op2[4] O=myrisc.cpu.alu_out_SB_LUT4_O_17_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101000000011
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.reg_op2[20] I3=myrisc.cpu.reg_op1[20] O=myrisc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_I1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.reg_op2[4] I3=myrisc.cpu.reg_op1[4] O=myrisc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.reg_op2[18] I3=myrisc.cpu.reg_op1[18] O=myrisc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.reg_op1[1] I3=myrisc.cpu.reg_op2[1] O=myrisc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=myrisc.cpu.instr_or_SB_LUT4_I2_O[0] I1=myrisc.cpu.instr_or_SB_LUT4_I2_O[3] I2=myrisc.cpu.reg_op2[18] I3=myrisc.cpu.reg_op1[18] O=myrisc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000110011001111
.gate SB_LUT4 I0=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I0[18] I1=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I1[18] I2=myrisc.cpu.instr_sub I3=myrisc.cpu.is_compare_SB_LUT4_I1_O[3] O=myrisc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.alu_out_SB_LUT4_O_18_I1[0] I2=myrisc.cpu.alu_out_SB_LUT4_O_18_I1[1] I3=myrisc.cpu.alu_out_SB_LUT4_O_18_I1[2] O=myrisc.cpu.alu_out[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110011111111
.gate SB_LUT4 I0=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I0[17] I1=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I1[17] I2=myrisc.cpu.instr_sub I3=myrisc.cpu.is_compare_SB_LUT4_I1_O[3] O=myrisc.cpu.alu_out_SB_LUT4_O_18_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=myrisc.cpu.reg_op2[4] I1=myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_I1_O[1] I2=myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_I1_O[2] I3=myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_I1_O[3] O=myrisc.cpu.alu_out_SB_LUT4_O_18_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_op1[9] I2=myrisc.cpu.reg_op2[9] I3=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[9] O=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I0[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1218.50-1218.67|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_op1[8] I2=myrisc.cpu.reg_op2[8] I3=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[8] O=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I0[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1218.50-1218.67|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_op1[29] I2=myrisc.cpu.reg_op2[29] I3=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[29] O=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I0[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1218.50-1218.67|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_op1[28] I2=myrisc.cpu.reg_op2[28] I3=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[28] O=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I0[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1218.50-1218.67|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_op1[27] I2=myrisc.cpu.reg_op2[27] I3=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[27] O=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I0[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1218.50-1218.67|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_op1[26] I2=myrisc.cpu.reg_op2[26] I3=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[26] O=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I0[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1218.50-1218.67|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_op1[25] I2=myrisc.cpu.reg_op2[25] I3=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[25] O=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I0[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1218.50-1218.67|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_op1[24] I2=myrisc.cpu.reg_op2[24] I3=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[24] O=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I0[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1218.50-1218.67|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_op1[23] I2=myrisc.cpu.reg_op2[23] I3=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[23] O=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I0[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1218.50-1218.67|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_op1[22] I2=myrisc.cpu.reg_op2[22] I3=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[22] O=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I0[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1218.50-1218.67|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_op1[21] I2=myrisc.cpu.reg_op2[21] I3=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[21] O=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I0[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1218.50-1218.67|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_op1[20] I2=myrisc.cpu.reg_op2[20] I3=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[20] O=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I0[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1218.50-1218.67|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_op1[7] I2=myrisc.cpu.reg_op2[7] I3=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[7] O=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I0[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1218.50-1218.67|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_op1[1] I2=myrisc.cpu.reg_op2[1] I3=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[1] O=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1218.50-1218.67|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_op1[19] I2=myrisc.cpu.reg_op2[19] I3=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[19] O=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I0[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1218.50-1218.67|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_op1[18] I2=myrisc.cpu.reg_op2[18] I3=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[18] O=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I0[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1218.50-1218.67|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_op1[17] I2=myrisc.cpu.reg_op2[17] I3=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[17] O=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I0[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1218.50-1218.67|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_op1[16] I2=myrisc.cpu.reg_op2[16] I3=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[16] O=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I0[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1218.50-1218.67|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_op1[15] I2=myrisc.cpu.reg_op2[15] I3=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[15] O=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I0[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1218.50-1218.67|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_op1[14] I2=myrisc.cpu.reg_op2[14] I3=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[14] O=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I0[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1218.50-1218.67|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_op1[13] I2=myrisc.cpu.reg_op2[13] I3=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[13] O=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I0[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1218.50-1218.67|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_op1[12] I2=myrisc.cpu.reg_op2[12] I3=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[12] O=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I0[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1218.50-1218.67|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_op1[11] I2=myrisc.cpu.reg_op2[11] I3=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[11] O=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I0[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1218.50-1218.67|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_op1[6] I2=myrisc.cpu.reg_op2[6] I3=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[6] O=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I0[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1218.50-1218.67|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_op1[10] I2=myrisc.cpu.reg_op2[10] I3=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[10] O=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I0[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1218.50-1218.67|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_op1[0] I2=myrisc.cpu.reg_op2[0] I3=$false O=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1218.50-1218.67|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_op1[5] I2=myrisc.cpu.reg_op2[5] I3=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[5] O=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I0[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1218.50-1218.67|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_op1[4] I2=myrisc.cpu.reg_op2[4] I3=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[4] O=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I0[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1218.50-1218.67|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_op1[3] I2=myrisc.cpu.reg_op2[3] I3=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[3] O=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1218.50-1218.67|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_op1[31] I2=myrisc.cpu.reg_op2[31] I3=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[31] O=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I0[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1218.50-1218.67|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_op1[30] I2=myrisc.cpu.reg_op2[30] I3=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[30] O=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I0[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1218.50-1218.67|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_op1[2] I2=myrisc.cpu.reg_op2[2] I3=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2] O=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1218.50-1218.67|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[9] CO=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[10] I0=myrisc.cpu.reg_op1[9] I1=myrisc.cpu.reg_op2[9]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1218.50-1218.67|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[8] CO=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[9] I0=myrisc.cpu.reg_op1[8] I1=myrisc.cpu.reg_op2[8]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1218.50-1218.67|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[28] CO=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[29] I0=myrisc.cpu.reg_op1[28] I1=myrisc.cpu.reg_op2[28]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1218.50-1218.67|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[27] CO=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[28] I0=myrisc.cpu.reg_op1[27] I1=myrisc.cpu.reg_op2[27]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1218.50-1218.67|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[26] CO=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[27] I0=myrisc.cpu.reg_op1[26] I1=myrisc.cpu.reg_op2[26]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1218.50-1218.67|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[25] CO=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[26] I0=myrisc.cpu.reg_op1[25] I1=myrisc.cpu.reg_op2[25]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1218.50-1218.67|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[24] CO=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[25] I0=myrisc.cpu.reg_op1[24] I1=myrisc.cpu.reg_op2[24]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1218.50-1218.67|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[23] CO=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[24] I0=myrisc.cpu.reg_op1[23] I1=myrisc.cpu.reg_op2[23]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1218.50-1218.67|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[22] CO=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[23] I0=myrisc.cpu.reg_op1[22] I1=myrisc.cpu.reg_op2[22]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1218.50-1218.67|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[21] CO=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[22] I0=myrisc.cpu.reg_op1[21] I1=myrisc.cpu.reg_op2[21]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1218.50-1218.67|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[20] CO=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[21] I0=myrisc.cpu.reg_op1[20] I1=myrisc.cpu.reg_op2[20]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1218.50-1218.67|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[1] CO=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2] I0=myrisc.cpu.reg_op1[1] I1=myrisc.cpu.reg_op2[1]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1218.50-1218.67|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[7] CO=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[8] I0=myrisc.cpu.reg_op1[7] I1=myrisc.cpu.reg_op2[7]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1218.50-1218.67|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[19] CO=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[20] I0=myrisc.cpu.reg_op1[19] I1=myrisc.cpu.reg_op2[19]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1218.50-1218.67|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[18] CO=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[19] I0=myrisc.cpu.reg_op1[18] I1=myrisc.cpu.reg_op2[18]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1218.50-1218.67|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[17] CO=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[18] I0=myrisc.cpu.reg_op1[17] I1=myrisc.cpu.reg_op2[17]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1218.50-1218.67|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[16] CO=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[17] I0=myrisc.cpu.reg_op1[16] I1=myrisc.cpu.reg_op2[16]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1218.50-1218.67|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[15] CO=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[16] I0=myrisc.cpu.reg_op1[15] I1=myrisc.cpu.reg_op2[15]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1218.50-1218.67|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[14] CO=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[15] I0=myrisc.cpu.reg_op1[14] I1=myrisc.cpu.reg_op2[14]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1218.50-1218.67|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[13] CO=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[14] I0=myrisc.cpu.reg_op1[13] I1=myrisc.cpu.reg_op2[13]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1218.50-1218.67|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[12] CO=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[13] I0=myrisc.cpu.reg_op1[12] I1=myrisc.cpu.reg_op2[12]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1218.50-1218.67|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[11] CO=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[12] I0=myrisc.cpu.reg_op1[11] I1=myrisc.cpu.reg_op2[11]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1218.50-1218.67|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[10] CO=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[11] I0=myrisc.cpu.reg_op1[10] I1=myrisc.cpu.reg_op2[10]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1218.50-1218.67|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[6] CO=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[7] I0=myrisc.cpu.reg_op1[6] I1=myrisc.cpu.reg_op2[6]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1218.50-1218.67|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=$false CO=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[1] I0=myrisc.cpu.reg_op1[0] I1=myrisc.cpu.reg_op2[0]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1218.50-1218.67|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[5] CO=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[6] I0=myrisc.cpu.reg_op1[5] I1=myrisc.cpu.reg_op2[5]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1218.50-1218.67|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[4] CO=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[5] I0=myrisc.cpu.reg_op1[4] I1=myrisc.cpu.reg_op2[4]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1218.50-1218.67|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[3] CO=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[4] I0=myrisc.cpu.reg_op1[3] I1=myrisc.cpu.reg_op2[3]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1218.50-1218.67|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[30] CO=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[31] I0=myrisc.cpu.reg_op1[30] I1=myrisc.cpu.reg_op2[30]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1218.50-1218.67|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2] CO=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[3] I0=myrisc.cpu.reg_op1[2] I1=myrisc.cpu.reg_op2[2]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1218.50-1218.67|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[29] CO=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[30] I0=myrisc.cpu.reg_op1[29] I1=myrisc.cpu.reg_op2[29]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1218.50-1218.67|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_op1[9] I2=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[9] I3=myrisc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_I3_SB_CARRY_CO_CI[9] O=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I1[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1218.30-1218.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_op1[8] I2=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[8] I3=myrisc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_I3_SB_CARRY_CO_CI[8] O=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I1[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1218.30-1218.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_op1[29] I2=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[29] I3=myrisc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_I3_SB_CARRY_CO_CI[29] O=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I1[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1218.30-1218.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_op1[28] I2=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[28] I3=myrisc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_I3_SB_CARRY_CO_CI[28] O=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I1[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1218.30-1218.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_op1[27] I2=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[27] I3=myrisc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_I3_SB_CARRY_CO_CI[27] O=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I1[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1218.30-1218.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_op1[26] I2=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[26] I3=myrisc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_I3_SB_CARRY_CO_CI[26] O=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I1[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1218.30-1218.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_op1[25] I2=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[25] I3=myrisc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_I3_SB_CARRY_CO_CI[25] O=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I1[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1218.30-1218.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_op1[24] I2=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[24] I3=myrisc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_I3_SB_CARRY_CO_CI[24] O=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I1[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1218.30-1218.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_op1[23] I2=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[23] I3=myrisc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_I3_SB_CARRY_CO_CI[23] O=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I1[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1218.30-1218.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_op1[22] I2=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[22] I3=myrisc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_I3_SB_CARRY_CO_CI[22] O=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I1[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1218.30-1218.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_op1[21] I2=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[21] I3=myrisc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_I3_SB_CARRY_CO_CI[21] O=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I1[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1218.30-1218.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_op1[20] I2=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[20] I3=myrisc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_I3_SB_CARRY_CO_CI[20] O=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I1[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1218.30-1218.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_op1[7] I2=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[7] I3=myrisc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_I3_SB_CARRY_CO_CI[7] O=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I1[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1218.30-1218.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_op1[1] I2=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[1] I3=myrisc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_I3_SB_CARRY_CO_CI[1] O=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1218.30-1218.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_op1[19] I2=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[19] I3=myrisc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_I3_SB_CARRY_CO_CI[19] O=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I1[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1218.30-1218.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_op1[18] I2=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[18] I3=myrisc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_I3_SB_CARRY_CO_CI[18] O=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I1[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1218.30-1218.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_op1[17] I2=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[17] I3=myrisc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_I3_SB_CARRY_CO_CI[17] O=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I1[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1218.30-1218.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_op1[16] I2=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[16] I3=myrisc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_I3_SB_CARRY_CO_CI[16] O=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I1[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1218.30-1218.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_op1[15] I2=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[15] I3=myrisc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_I3_SB_CARRY_CO_CI[15] O=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I1[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1218.30-1218.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_op1[14] I2=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[14] I3=myrisc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_I3_SB_CARRY_CO_CI[14] O=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I1[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1218.30-1218.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_op1[13] I2=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[13] I3=myrisc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_I3_SB_CARRY_CO_CI[13] O=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I1[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1218.30-1218.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_op1[12] I2=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[12] I3=myrisc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_I3_SB_CARRY_CO_CI[12] O=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I1[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1218.30-1218.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_op1[11] I2=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[11] I3=myrisc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_I3_SB_CARRY_CO_CI[11] O=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I1[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1218.30-1218.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_op1[6] I2=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[6] I3=myrisc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_I3_SB_CARRY_CO_CI[6] O=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I1[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1218.30-1218.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_op1[10] I2=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[10] I3=myrisc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_I3_SB_CARRY_CO_CI[10] O=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I1[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1218.30-1218.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_op1[0] I2=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[0] I3=$true O=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1218.30-1218.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_op1[5] I2=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[5] I3=myrisc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_I3_SB_CARRY_CO_CI[5] O=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I1[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1218.30-1218.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_op1[4] I2=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[4] I3=myrisc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_I3_SB_CARRY_CO_CI[4] O=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I1[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1218.30-1218.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_op1[3] I2=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[3] I3=myrisc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_I3_SB_CARRY_CO_CI[3] O=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1218.30-1218.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_op1[31] I2=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[31] I3=myrisc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_I3_SB_CARRY_CO_CI[31] O=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I1[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1218.30-1218.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_op1[30] I2=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[30] I3=myrisc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_I3_SB_CARRY_CO_CI[30] O=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I1[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1218.30-1218.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_op1[2] I2=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[2] I3=myrisc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_I3_SB_CARRY_CO_CI[2] O=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1218.30-1218.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_O[0] I2=myrisc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_O[1] I3=myrisc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_O[2] O=myrisc.cpu.alu_out[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111111111111
.gate SB_LUT4 I0=$false I1=myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O[0] I2=myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O[1] I3=myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O[2] O=myrisc.cpu.alu_out[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111111111111
.gate SB_LUT4 I0=myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O[0] I1=myrisc.cpu.alu_out_SB_LUT4_O_20_I1[1] I2=myrisc.cpu.alu_out_SB_LUT4_O_20_I1[2] I3=myrisc.cpu.alu_out_SB_LUT4_O_20_I1[3] O=myrisc.cpu.alu_out[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111001011111111
.gate SB_LUT4 I0=myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[0] I1=myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[1] I2=myrisc.cpu.reg_op2[3] I3=myrisc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_O[1] O=myrisc.cpu.alu_out_SB_LUT4_O_20_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I2_O[0] I1=myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I2_O[1] I2=myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I2_O[2] I3=myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I2_O[3] O=myrisc.cpu.alu_out_SB_LUT4_O_20_I1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I2_O[0] I1=myrisc.cpu.alu_out_SB_LUT4_O_8_I0[1] I2=myrisc.cpu.alu_out_SB_LUT4_O_8_I0[2] I3=myrisc.cpu.alu_out_SB_LUT4_O_8_I0[3] O=myrisc.cpu.alu_out[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$false I1=myrisc.cpu.instr_srl_SB_LUT4_I1_O[2] I2=myrisc.cpu.alu_out_SB_LUT4_O_22_I2[1] I3=myrisc.cpu.alu_out_SB_LUT4_O_22_I2[2] O=myrisc.cpu.alu_out[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000011111111
.gate SB_LUT4 I0=myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O[0] I1=myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[1] I2=myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[2] I3=myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[3] O=myrisc.cpu.alu_out_SB_LUT4_O_22_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.alu_out_SB_LUT4_O_9_I2_SB_LUT4_O_I0[0] I2=myrisc.cpu.alu_out_SB_LUT4_O_9_I2_SB_LUT4_O_I0[1] I3=myrisc.cpu.reg_op2[4] O=myrisc.cpu.alu_out_SB_LUT4_O_22_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=myrisc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I0_O[0] I1=myrisc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I0_O[1] I2=myrisc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I0_O[2] I3=myrisc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I0_O[3] O=myrisc.cpu.alu_out[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110111111111111
.gate SB_LUT4 I0=myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O[0] I1=myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O[1] I2=myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O[2] I3=myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O[3] O=myrisc.cpu.alu_out[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0010111111111111
.gate SB_LUT4 I0=myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O[0] I1=myrisc.cpu.alu_out_SB_LUT4_O_25_I1[1] I2=myrisc.cpu.alu_out_SB_LUT4_O_25_I1[2] I3=myrisc.cpu.alu_out_SB_LUT4_O_25_I1[3] O=myrisc.cpu.alu_out[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=myrisc.cpu.instr_or_SB_LUT4_I2_O[2] I1=myrisc.cpu.alu_out_SB_LUT4_O_25_I1_SB_LUT4_O_I1[0] I2=myrisc.cpu.alu_out_SB_LUT4_O_25_I1_SB_LUT4_O_I2[2] I3=myrisc.cpu.alu_out_SB_LUT4_O_25_I1_SB_LUT4_O_I2[3] O=myrisc.cpu.alu_out_SB_LUT4_O_25_I1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.reg_op2[9] I3=myrisc.cpu.reg_op1[9] O=myrisc.cpu.alu_out_SB_LUT4_O_25_I1_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=myrisc.cpu.reg_op2[2] I1=myrisc.cpu.reg_op1[2] I2=myrisc.cpu.reg_op2[13] I3=myrisc.cpu.reg_op1[13] O=myrisc.cpu.alu_out_SB_LUT4_O_25_I1_SB_LUT4_O_I1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=myrisc.cpu.instr_or_SB_LUT4_I2_O[0] I1=myrisc.cpu.instr_or_SB_LUT4_I2_O[3] I2=myrisc.cpu.reg_op2[9] I3=myrisc.cpu.reg_op1[9] O=myrisc.cpu.alu_out_SB_LUT4_O_25_I1_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000110011001111
.gate SB_LUT4 I0=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I0[9] I1=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I1[9] I2=myrisc.cpu.instr_sub I3=myrisc.cpu.is_compare_SB_LUT4_I1_O[3] O=myrisc.cpu.alu_out_SB_LUT4_O_25_I1_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=myrisc.cpu.alu_out_SB_LUT4_O_26_I0[0] I1=myrisc.cpu.alu_out_SB_LUT4_O_26_I0[1] I2=myrisc.cpu.alu_out_SB_LUT4_O_26_I0[2] I3=myrisc.cpu.alu_out_SB_LUT4_O_26_I0[3] O=myrisc.cpu.alu_out[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110111111111111
.gate SB_LUT4 I0=$false I1=myrisc.cpu.instr_or_SB_LUT4_I2_O[2] I2=myrisc.cpu.alu_out_SB_LUT4_O_26_I0_SB_LUT4_O_I2[0] I3=myrisc.cpu.alu_out_SB_LUT4_O_26_I0_SB_LUT4_O_I3[2] O=myrisc.cpu.alu_out_SB_LUT4_O_26_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111100000000
.gate SB_LUT4 I0=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I0[8] I1=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I1[8] I2=myrisc.cpu.instr_sub I3=myrisc.cpu.is_compare_SB_LUT4_I1_O[3] O=myrisc.cpu.alu_out_SB_LUT4_O_26_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=myrisc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_O[0] I1=myrisc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_O[1] I2=myrisc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_O[2] I3=myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I2_O[0] O=myrisc.cpu.alu_out_SB_LUT4_O_26_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.reg_op2[29] I3=myrisc.cpu.reg_op1[29] O=myrisc.cpu.alu_out_SB_LUT4_O_26_I0_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.reg_op2[21] I3=myrisc.cpu.reg_op1[21] O=myrisc.cpu.alu_out_SB_LUT4_O_26_I0_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.reg_op2[25] I3=myrisc.cpu.reg_op1[25] O=myrisc.cpu.alu_out_SB_LUT4_O_26_I0_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.reg_op2[8] I3=myrisc.cpu.reg_op1[8] O=myrisc.cpu.alu_out_SB_LUT4_O_26_I0_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=myrisc.cpu.instr_or_SB_LUT4_I2_O[0] I1=myrisc.cpu.instr_or_SB_LUT4_I2_O[3] I2=myrisc.cpu.reg_op2[8] I3=myrisc.cpu.reg_op1[8] O=myrisc.cpu.alu_out_SB_LUT4_O_26_I0_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000110011001111
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.alu_out_SB_LUT4_O_27_I2[0] I3=myrisc.cpu.alu_out_SB_LUT4_O_27_I2[1] O=myrisc.cpu.alu_out[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000011111111
.gate SB_LUT4 I0=myrisc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I0[0] I1=myrisc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I1[1] I2=myrisc.cpu.reg_op2[3] I3=myrisc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_O[1] O=myrisc.cpu.alu_out_SB_LUT4_O_27_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011101000000000
.gate SB_LUT4 I0=myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I2_O[0] I1=myrisc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I0_O[0] I2=myrisc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_1_I2[2] I3=myrisc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_1_I2[3] O=myrisc.cpu.alu_out_SB_LUT4_O_27_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.alu_out_SB_LUT4_O_6_I0_SB_LUT4_I0_I1[1] I2=myrisc.cpu.reg_op2[3] I3=myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O[0] O=myrisc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=myrisc.cpu.instr_or_SB_LUT4_I2_O[2] I1=myrisc.cpu.alu_out_SB_LUT4_O_12_I2[0] I2=myrisc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2] I3=myrisc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[3] O=myrisc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_1_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=myrisc.cpu.instr_or_SB_LUT4_I2_O[0] I1=myrisc.cpu.instr_or_SB_LUT4_I2_O[3] I2=myrisc.cpu.reg_op2[7] I3=myrisc.cpu.reg_op1[7] O=myrisc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000110011001111
.gate SB_LUT4 I0=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I0[7] I1=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I1[7] I2=myrisc.cpu.instr_sub I3=myrisc.cpu.is_compare_SB_LUT4_I1_O[3] O=myrisc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_I1_O[1] I2=myrisc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[2] I3=myrisc.cpu.reg_op2[2] O=myrisc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011001100001111
.gate SB_LUT4 I0=$false I1=myrisc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[0] I2=myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1] I3=myrisc.cpu.reg_op2[1] O=myrisc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_op1[5] I2=myrisc.cpu.reg_op1[6] I3=myrisc.cpu.reg_op2[0] O=myrisc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_op1[7] I2=myrisc.cpu.reg_op1[8] I3=myrisc.cpu.reg_op2[0] O=myrisc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=myrisc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[0] I2=myrisc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0] I3=myrisc.cpu.reg_op2[2] O=myrisc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[2] I2=myrisc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2[0] I3=myrisc.cpu.reg_op2[1] O=myrisc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_op1[27] I2=myrisc.cpu.reg_op1[28] I3=myrisc.cpu.reg_op2[0] O=myrisc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_op1[25] I2=myrisc.cpu.reg_op1[26] I3=myrisc.cpu.reg_op2[0] O=myrisc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=myrisc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2[1] I2=myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1[0] I3=myrisc.cpu.reg_op2[1] O=myrisc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.alu_out_SB_LUT4_O_28_I2[0] I3=myrisc.cpu.alu_out_SB_LUT4_O_28_I2[1] O=myrisc.cpu.alu_out[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000011111111
.gate SB_LUT4 I0=myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I0[0] I1=myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I1[1] I2=myrisc.cpu.instr_srl_SB_LUT4_I1_O[2] I3=myrisc.cpu.reg_op2[4] O=myrisc.cpu.alu_out_SB_LUT4_O_28_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O[0] I1=myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_1_I1[1] I2=myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_1_I1[2] I3=myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_1_I1[3] O=myrisc.cpu.alu_out_SB_LUT4_O_28_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=myrisc.cpu.instr_or_SB_LUT4_I2_O[2] I1=myrisc.cpu.reg_op2[6] I2=myrisc.cpu.reg_op1[6] I3=myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3] O=myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_1_I1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110101100000000
.gate SB_LUT4 I0=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I0[6] I1=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I1[6] I2=myrisc.cpu.instr_sub I3=myrisc.cpu.is_compare_SB_LUT4_I1_O[3] O=myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_1_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=myrisc.cpu.instr_or_SB_LUT4_I2_O[0] I1=myrisc.cpu.instr_or_SB_LUT4_I2_O[3] I2=myrisc.cpu.reg_op2[6] I3=myrisc.cpu.reg_op1[6] O=myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000110011001111
.gate SB_LUT4 I0=$false I1=myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[0] I2=myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[1] I3=myrisc.cpu.reg_op2[3] O=myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I1[0] I2=myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I1[1] I3=myrisc.cpu.reg_op2[2] O=myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[0] I2=myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[1] I3=myrisc.cpu.reg_op2[2] O=myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O[0] I2=myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[1] I3=myrisc.cpu.reg_op2[2] O=myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I1[0] I2=myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[1] I3=myrisc.cpu.reg_op2[2] O=myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O_I1[1] I2=myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[0] I3=myrisc.cpu.reg_op2[1] O=myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O_1_I1[0] I2=myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O_1_I1[1] I3=myrisc.cpu.reg_op2[1] O=myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_op1[20] I2=myrisc.cpu.reg_op1[21] I3=myrisc.cpu.reg_op2[0] O=myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O_1_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_op1[18] I2=myrisc.cpu.reg_op1[19] I3=myrisc.cpu.reg_op2[0] O=myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O_1_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O_1_I1[1] I2=myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O_I1[1] I3=myrisc.cpu.reg_op2[1] O=myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[0] I2=myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[1] I3=myrisc.cpu.reg_op2[1] O=myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_op1[16] I2=myrisc.cpu.reg_op1[17] I3=myrisc.cpu.reg_op2[0] O=myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0] I2=myrisc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I1_O[1] I3=myrisc.cpu.reg_op2[3] O=myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0] I2=myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1] I3=myrisc.cpu.reg_op2[3] O=myrisc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=myrisc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[0] I2=myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1] I3=myrisc.cpu.reg_op2[3] O=myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[1] I2=myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I1[1] I3=myrisc.cpu.reg_op2[2] O=myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I1[1] I2=myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2[0] I3=myrisc.cpu.reg_op2[1] O=myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2[1] I2=myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0] I3=myrisc.cpu.reg_op2[1] O=myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0] I2=myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O_1_I1[0] I3=myrisc.cpu.reg_op2[1] O=myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2[0] I2=myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2[1] I3=myrisc.cpu.reg_op2[1] O=myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_op1[22] I2=myrisc.cpu.reg_op1[23] I3=myrisc.cpu.reg_op2[0] O=myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=myrisc.cpu.instr_sra_SB_LUT4_I2_O[1] I2=myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I1[1] I3=myrisc.cpu.reg_op2[1] O=myrisc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_op1[28] I2=myrisc.cpu.reg_op1[29] I3=myrisc.cpu.reg_op2[0] O=myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_op1[26] I2=myrisc.cpu.reg_op1[27] I3=myrisc.cpu.reg_op2[0] O=myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_op1[24] I2=myrisc.cpu.reg_op1[25] I3=myrisc.cpu.reg_op2[0] O=myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[1] I2=myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[0] I3=myrisc.cpu.reg_op2[1] O=myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_op1[14] I2=myrisc.cpu.reg_op1[15] I3=myrisc.cpu.reg_op2[0] O=myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_op1[12] I2=myrisc.cpu.reg_op1[13] I3=myrisc.cpu.reg_op2[0] O=myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[0] I2=myrisc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I1[1] I3=myrisc.cpu.reg_op2[1] O=myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[0] I2=myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[1] I3=myrisc.cpu.reg_op2[2] O=myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[0] I2=myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[1] I3=myrisc.cpu.reg_op2[2] O=myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[1] I2=myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[1] I3=myrisc.cpu.reg_op2[2] O=myrisc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I1[0] I2=myrisc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_I2[1] I3=myrisc.cpu.reg_op2[1] O=myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_op1[10] I2=myrisc.cpu.reg_op1[11] I3=myrisc.cpu.reg_op2[0] O=myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=myrisc.cpu.instr_or_SB_LUT4_I2_O[2] I1=myrisc.cpu.reg_op2[22] I2=myrisc.cpu.reg_op1[22] I3=myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[3] O=myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110101100000000
.gate SB_LUT4 I0=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I0[22] I1=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I1[22] I2=myrisc.cpu.instr_sub I3=myrisc.cpu.is_compare_SB_LUT4_I1_O[3] O=myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I1[1] I2=myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[1] I3=myrisc.cpu.reg_op2[3] O=myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011001111110000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.instr_sra_SB_LUT4_I2_O[0] I2=myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I1[1] I3=myrisc.cpu.reg_op2[3] O=myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=myrisc.cpu.instr_or_SB_LUT4_I2_O[0] I1=myrisc.cpu.reg_op2[14] I2=myrisc.cpu.reg_op1[14] I3=myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[3] O=myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011111100000000
.gate SB_LUT4 I0=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I0[14] I1=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I1[14] I2=myrisc.cpu.instr_sub I3=myrisc.cpu.is_compare_SB_LUT4_I1_O[3] O=myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.instr_srl_SB_LUT4_I1_O[2] I3=myrisc.cpu.reg_op2[4] O=myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=myrisc.cpu.instr_or_SB_LUT4_I2_O[2] I1=myrisc.cpu.instr_or_SB_LUT4_I2_O[3] I2=myrisc.cpu.reg_op2[14] I3=myrisc.cpu.reg_op1[14] O=myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100100010001111
.gate SB_LUT4 I0=$false I1=myrisc.cpu.instr_sra_SB_LUT4_I2_O[0] I2=myrisc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[1] I3=myrisc.cpu.reg_op2[2] O=myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=myrisc.cpu.instr_or_SB_LUT4_I2_O[0] I1=myrisc.cpu.instr_or_SB_LUT4_I2_O[3] I2=myrisc.cpu.reg_op2[22] I3=myrisc.cpu.reg_op1[22] O=myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000110011001111
.gate SB_LUT4 I0=myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I2_O[0] I1=myrisc.cpu.alu_out_SB_LUT4_O_29_I1[1] I2=myrisc.cpu.alu_out_SB_LUT4_O_29_I2[2] I3=myrisc.cpu.alu_out_SB_LUT4_O_29_I2[3] O=myrisc.cpu.alu_out[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111001011111111
.gate SB_LUT4 I0=myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_1_I0[0] I1=myrisc.cpu.reg_op2[3] I2=myrisc.cpu.alu_out_SB_LUT4_O_I0[2] I3=myrisc.cpu.alu_out_SB_LUT4_O_29_I1_SB_LUT4_O_I3[3] O=myrisc.cpu.alu_out_SB_LUT4_O_29_I1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.instr_or_SB_LUT4_I2_O[2] I2=myrisc.cpu.alu_out_SB_LUT4_O_26_I0_SB_LUT4_O_I2[2] I3=myrisc.cpu.alu_out_SB_LUT4_O_29_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[2] O=myrisc.cpu.alu_out_SB_LUT4_O_29_I1_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111100000000
.gate SB_LUT4 I0=myrisc.cpu.instr_or_SB_LUT4_I2_O[0] I1=myrisc.cpu.instr_or_SB_LUT4_I2_O[3] I2=myrisc.cpu.reg_op2[21] I3=myrisc.cpu.reg_op1[21] O=myrisc.cpu.alu_out_SB_LUT4_O_29_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000110011001111
.gate SB_LUT4 I0=myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O[0] I1=myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1[1] I2=myrisc.cpu.reg_op2[3] I3=myrisc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_O[1] O=myrisc.cpu.alu_out_SB_LUT4_O_29_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_1_I0[0] I1=myrisc.cpu.reg_op2[3] I2=myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O[0] I3=myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_1_I0[3] O=myrisc.cpu.alu_out_SB_LUT4_O_29_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[0] I1=myrisc.cpu.reg_op2[1] I2=myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[2] I3=myrisc.cpu.reg_op2[2] O=myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_1_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110111011110000
.gate SB_LUT4 I0=myrisc.cpu.instr_or_SB_LUT4_I2_O[2] I1=myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[0] I2=myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[2] I3=myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[3] O=myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_1_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.reg_op2[11] I3=myrisc.cpu.reg_op1[11] O=myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.reg_op2[10] I3=myrisc.cpu.reg_op1[10] O=myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.reg_op1[0] I3=myrisc.cpu.reg_op2[0] O=myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.reg_op2[5] I3=myrisc.cpu.reg_op1[5] O=myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=myrisc.cpu.instr_or_SB_LUT4_I2_O[0] I1=myrisc.cpu.instr_or_SB_LUT4_I2_O[3] I2=myrisc.cpu.reg_op2[5] I3=myrisc.cpu.reg_op1[5] O=myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000110011001111
.gate SB_LUT4 I0=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I0[5] I1=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I1[5] I2=myrisc.cpu.instr_sub I3=myrisc.cpu.is_compare_SB_LUT4_I1_O[3] O=myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1] I2=myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1] I3=myrisc.cpu.reg_op2[2] O=myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=myrisc.cpu.reg_op1[2] I1=myrisc.cpu.reg_op1[1] I2=myrisc.cpu.reg_op2[0] I3=myrisc.cpu.alu_out_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0] O=myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[0] I2=myrisc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[0] I3=myrisc.cpu.reg_op2[1] O=myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1[0] I2=myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1] I3=myrisc.cpu.reg_op2[2] O=myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1[0] I2=myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I1_I2[1] I3=myrisc.cpu.reg_op2[2] O=myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1[0] I2=myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1[1] I3=myrisc.cpu.reg_op2[1] O=myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I1_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2[0] I2=myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2[1] I3=myrisc.cpu.reg_op2[1] O=myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I1_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_op1[23] I2=myrisc.cpu.reg_op1[24] I3=myrisc.cpu.reg_op2[0] O=myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_op1[21] I2=myrisc.cpu.reg_op1[22] I3=myrisc.cpu.reg_op2[0] O=myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O[0] I1=myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O[1] I2=myrisc.cpu.reg_op2[3] I3=myrisc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_O[1] O=myrisc.cpu.alu_out_SB_LUT4_O_8_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.alu_out_SB_LUT4_O_8_I0_SB_LUT4_O_I2[1] I2=myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O[1] I3=myrisc.cpu.reg_op2[3] O=myrisc.cpu.alu_out_SB_LUT4_O_29_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011001111110000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[1] I2=myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I1_I2[0] I3=myrisc.cpu.reg_op2[2] O=myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=myrisc.cpu.instr_sra_SB_LUT4_I2_O[0] I1=myrisc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[1] I2=myrisc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[2] I3=myrisc.cpu.reg_op2[1] O=myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110111000001111
.gate SB_LUT4 I0=$false I1=myrisc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2[0] I2=myrisc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2[1] I3=myrisc.cpu.reg_op2[1] O=myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O_I1[0] I2=myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O_I2[0] I3=myrisc.cpu.reg_op2[1] O=myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O_I1[0] I2=myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2[1] I3=myrisc.cpu.reg_op2[1] O=myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1[1] I2=myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2[0] I3=myrisc.cpu.reg_op2[1] O=myrisc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_op1[19] I2=myrisc.cpu.reg_op1[20] I3=myrisc.cpu.reg_op2[0] O=myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_op1[17] I2=myrisc.cpu.reg_op1[18] I3=myrisc.cpu.reg_op2[0] O=myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_op1[15] I2=myrisc.cpu.reg_op1[16] I3=myrisc.cpu.reg_op2[0] O=myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O_I2[0] I2=myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0] I3=myrisc.cpu.reg_op2[1] O=myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_I1_O[0] I2=myrisc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1] I3=myrisc.cpu.reg_op2[2] O=myrisc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_I1_O[0] I2=myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_I1_O[1] I3=myrisc.cpu.reg_op2[2] O=myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0] I2=myrisc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1] I3=myrisc.cpu.reg_op2[2] O=myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_op1[13] I2=myrisc.cpu.reg_op1[14] I3=myrisc.cpu.reg_op2[0] O=myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[0] I2=myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_I2[1] I3=myrisc.cpu.reg_op2[3] O=myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_I2[0] I2=myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_I2[1] I3=myrisc.cpu.reg_op2[3] O=myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=myrisc.cpu.instr_or_SB_LUT4_I2_O[2] I1=myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_I1_O_SB_LUT4_O_I1[0] I2=myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[2] I3=myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[3] O=myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_O[1] I3=myrisc.cpu.instr_sra_SB_LUT4_I2_O[0] O=myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_I1_O_SB_LUT4_O_I1[0] I1=myrisc.cpu.reg_op2[14] I2=myrisc.cpu.reg_op1[14] I3=myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_I1_O_SB_LUT4_O_I1[3] O=myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100000100000000
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.reg_op2[31] I3=myrisc.cpu.reg_op1[31] O=myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.reg_op2[27] I3=myrisc.cpu.reg_op1[27] O=myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=myrisc.cpu.reg_op2[12] I1=myrisc.cpu.reg_op1[12] I2=myrisc.cpu.reg_op2[24] I3=myrisc.cpu.reg_op1[24] O=myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.reg_op2[17] I3=myrisc.cpu.reg_op1[17] O=myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=myrisc.cpu.reg_op2[19] I1=myrisc.cpu.reg_op1[19] I2=myrisc.cpu.reg_op2[28] I3=myrisc.cpu.reg_op1[28] O=myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_I1_O_SB_LUT4_O_I1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=myrisc.cpu.instr_or_SB_LUT4_I2_O[0] I1=myrisc.cpu.instr_or_SB_LUT4_I2_O[3] I2=myrisc.cpu.reg_op2[17] I3=myrisc.cpu.reg_op1[17] O=myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000110011001111
.gate SB_LUT4 I0=myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[0] I1=myrisc.cpu.reg_op2[3] I2=myrisc.cpu.alu_out_SB_LUT4_O_I0[2] I3=myrisc.cpu.alu_out_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0] O=myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[0] I2=myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[1] I3=myrisc.cpu.reg_op2[2] O=myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011001111110000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I1_I2[0] I2=myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I1_I2[1] I3=myrisc.cpu.reg_op2[2] O=myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[0] I1=myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[1] I2=myrisc.cpu.instr_srl_SB_LUT4_I1_O[2] I3=myrisc.cpu.reg_op2[4] O=myrisc.cpu.alu_out_SB_LUT4_O_25_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101000000011
.gate SB_LUT4 I0=$false I1=myrisc.cpu.instr_sra_SB_LUT4_I2_O[0] I2=myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_I2[0] I3=myrisc.cpu.reg_op2[3] O=myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110000001111
.gate SB_LUT4 I0=$false I1=myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_I1[0] I2=myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[0] I3=myrisc.cpu.reg_op2[3] O=myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=myrisc.cpu.reg_op2[2] I1=myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1] I2=myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[2] I3=myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[3] O=myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000001101
.gate SB_LUT4 I0=myrisc.cpu.instr_or_SB_LUT4_I2_O[2] I1=myrisc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_I1[0] I2=myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[2] I3=myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[3] O=myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I0[1] I1=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I1[1] I2=myrisc.cpu.instr_sub I3=myrisc.cpu.is_compare_SB_LUT4_I1_O[3] O=myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=myrisc.cpu.instr_or_SB_LUT4_I2_O[0] I1=myrisc.cpu.instr_or_SB_LUT4_I2_O[3] I2=myrisc.cpu.reg_op1[1] I3=myrisc.cpu.reg_op2[1] O=myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000110011001111
.gate SB_LUT4 I0=myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[0] I1=myrisc.cpu.reg_op2[3] I2=myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O[0] I3=myrisc.cpu.alu_out_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0] O=myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0] I2=myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1] I3=myrisc.cpu.reg_op2[1] O=myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_op1[11] I2=myrisc.cpu.reg_op1[12] I3=myrisc.cpu.reg_op2[0] O=myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_op1[9] I2=myrisc.cpu.reg_op1[10] I3=myrisc.cpu.reg_op2[0] O=myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.alu_out_SB_LUT4_O_3_I2[0] I3=myrisc.cpu.alu_out_SB_LUT4_O_3_I2[1] O=myrisc.cpu.alu_out[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=$false I1=myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_I1_O[0] I2=myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_I1_O[1] I3=myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_I1_O[2] O=myrisc.cpu.alu_out[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110011111111
.gate SB_LUT4 I0=$false I1=myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_I1_O[1] I2=myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I2_O[0] I3=myrisc.cpu.alu_out_SB_LUT4_O_31_I3[2] O=myrisc.cpu.alu_out[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000011111111
.gate SB_LUT4 I0=myrisc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_O[1] I1=myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1] I2=myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[2] I3=myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[3] O=myrisc.cpu.alu_out_SB_LUT4_O_31_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=myrisc.cpu.reg_op2[3] I1=myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O[0] I2=myrisc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I2[2] I3=myrisc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I2[3] O=myrisc.cpu.alu_out_SB_LUT4_O_3_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011111100000000
.gate SB_LUT4 I0=myrisc.cpu.alu_out_SB_LUT4_O_16_I1[0] I1=myrisc.cpu.alu_out_SB_LUT4_O_16_I1[1] I2=myrisc.cpu.instr_srl_SB_LUT4_I1_O[2] I3=myrisc.cpu.reg_op2[4] O=myrisc.cpu.alu_out_SB_LUT4_O_3_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111101011111100
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_I2[1] I3=myrisc.cpu.reg_op2[2] O=myrisc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=myrisc.cpu.instr_or_SB_LUT4_I2_O[2] I1=myrisc.cpu.alu_out_SB_LUT4_O_12_I2[2] I2=myrisc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2] I3=myrisc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3] O=myrisc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=myrisc.cpu.instr_or_SB_LUT4_I2_O[0] I1=myrisc.cpu.instr_or_SB_LUT4_I2_O[3] I2=myrisc.cpu.reg_op2[3] I3=myrisc.cpu.reg_op1[3] O=myrisc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000110011001111
.gate SB_LUT4 I0=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I0[3] I1=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I1[3] I2=myrisc.cpu.instr_sub I3=myrisc.cpu.is_compare_SB_LUT4_I1_O[3] O=myrisc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.alu_out_SB_LUT4_O_4_I1[0] I2=myrisc.cpu.alu_out_SB_LUT4_O_4_I1[1] I3=myrisc.cpu.alu_out_SB_LUT4_O_4_I1[2] O=myrisc.cpu.alu_out[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111111111111
.gate SB_LUT4 I0=myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1] I1=myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[1] I2=myrisc.cpu.instr_srl_SB_LUT4_I1_O[2] I3=myrisc.cpu.reg_op2[4] O=myrisc.cpu.alu_out_SB_LUT4_O_4_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111101011111100
.gate SB_LUT4 I0=$false I1=myrisc.cpu.instr_or_SB_LUT4_I2_O[0] I2=myrisc.cpu.reg_op2[2] I3=myrisc.cpu.reg_op1[2] O=myrisc.cpu.alu_out_SB_LUT4_O_4_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O[0] I1=myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O[1] I2=myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O[2] I3=myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O[3] O=myrisc.cpu.alu_out_SB_LUT4_O_4_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=myrisc.cpu.latched_store_SB_LUT4_I0_O[1] I1=myrisc.cpu.is_compare I2=myrisc.cpu.alu_out_SB_LUT4_O_5_I2[2] I3=myrisc.cpu.alu_out_SB_LUT4_O_5_I2[3] O=myrisc.cpu.alu_out[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100111111111111
.gate SB_LUT4 I0=myrisc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I0[1] I1=myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I2_O[0] I2=myrisc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I2[2] I3=myrisc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_O[1] O=myrisc.cpu.alu_out_SB_LUT4_O_5_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=$false I1=myrisc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_1_I1[0] I2=myrisc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_1_I1[1] I3=myrisc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_1_I1[2] O=myrisc.cpu.alu_out_SB_LUT4_O_5_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=myrisc.cpu.instr_or_SB_LUT4_I2_O[2] I1=myrisc.cpu.instr_or_SB_LUT4_I2_O[3] I2=myrisc.cpu.reg_op1[0] I3=myrisc.cpu.reg_op2[0] O=myrisc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_1_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100100010001111
.gate SB_LUT4 I0=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I0[0] I1=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I1[0] I2=myrisc.cpu.instr_sub I3=myrisc.cpu.is_compare_SB_LUT4_I1_O[3] O=myrisc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_1_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=myrisc.cpu.instr_or_SB_LUT4_I2_O[2] I1=myrisc.cpu.reg_op2[16] I2=myrisc.cpu.reg_op1[16] I3=myrisc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[3] O=myrisc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110101100000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1] I2=myrisc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[0] I3=myrisc.cpu.reg_op2[3] O=myrisc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.instr_sra_SB_LUT4_I2_O[0] I2=myrisc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1] I3=myrisc.cpu.reg_op2[3] O=myrisc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110000001111
.gate SB_LUT4 I0=$false I1=myrisc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[0] I2=myrisc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1] I3=myrisc.cpu.reg_op2[3] O=myrisc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.instr_srl_SB_LUT4_I1_O[2] I3=myrisc.cpu.reg_op2[4] O=myrisc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=myrisc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1] I2=myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O[0] I3=myrisc.cpu.reg_op2[2] O=myrisc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.instr_sra_SB_LUT4_I2_O[0] I2=myrisc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1] I3=myrisc.cpu.reg_op2[2] O=myrisc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110000001111
.gate SB_LUT4 I0=$false I1=myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O[0] I2=myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O[1] I3=myrisc.cpu.reg_op2[2] O=myrisc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=myrisc.cpu.instr_or_SB_LUT4_I2_O[0] I1=myrisc.cpu.instr_or_SB_LUT4_I2_O[3] I2=myrisc.cpu.reg_op2[16] I3=myrisc.cpu.reg_op1[16] O=myrisc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000110011001111
.gate SB_LUT4 I0=myrisc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[0] I1=myrisc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[1] I2=myrisc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1] I3=myrisc.cpu.reg_op2[3] O=myrisc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000111101110111
.gate SB_LUT4 I0=myrisc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[0] I1=myrisc.cpu.reg_op2[1] I2=myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[0] I3=myrisc.cpu.reg_op2[2] O=myrisc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000010111011
.gate SB_LUT4 I0=myrisc.cpu.reg_op1[0] I1=myrisc.cpu.reg_op1[1] I2=myrisc.cpu.reg_op2[0] I3=myrisc.cpu.alu_out_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0] O=myrisc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=$false I1=myrisc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[0] I2=myrisc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_I2[1] I3=myrisc.cpu.reg_op2[1] O=myrisc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_op1[4] I2=myrisc.cpu.reg_op1[5] I3=myrisc.cpu.reg_op2[0] O=myrisc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=myrisc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O[0] I2=myrisc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O[1] I3=myrisc.cpu.reg_op2[2] O=myrisc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I1[0] I2=myrisc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I1[1] I3=myrisc.cpu.reg_op2[1] O=myrisc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_op1[8] I2=myrisc.cpu.reg_op1[9] I3=myrisc.cpu.reg_op2[0] O=myrisc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_op1[6] I2=myrisc.cpu.reg_op1[7] I3=myrisc.cpu.reg_op2[0] O=myrisc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_op1[2] I2=myrisc.cpu.reg_op1[3] I3=myrisc.cpu.reg_op2[0] O=myrisc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O[1] I2=myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[0] I3=myrisc.cpu.reg_op2[2] O=myrisc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=myrisc.cpu.alu_out_SB_LUT4_O_6_I0[0] I1=myrisc.cpu.reg_op2[3] I2=myrisc.cpu.alu_out_SB_LUT4_O_6_I2[2] I3=myrisc.cpu.alu_out_SB_LUT4_O_6_I2[3] O=myrisc.cpu.alu_out[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0111000011111111
.gate SB_LUT4 I0=myrisc.cpu.alu_out_SB_LUT4_O_6_I0[0] I1=myrisc.cpu.alu_out_SB_LUT4_O_6_I0_SB_LUT4_I0_I1[0] I2=myrisc.cpu.reg_op2[3] I3=myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O[0] O=myrisc.cpu.alu_out_SB_LUT4_O_6_I0_SB_LUT4_I0_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_I2[0] I2=myrisc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_I2[1] I3=myrisc.cpu.reg_op2[2] O=myrisc.cpu.alu_out_SB_LUT4_O_6_I0_SB_LUT4_I0_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=myrisc.cpu.instr_or_SB_LUT4_I2_O[0] I1=myrisc.cpu.instr_or_SB_LUT4_I2_O[3] I2=myrisc.cpu.reg_op2[23] I3=myrisc.cpu.reg_op1[23] O=myrisc.cpu.alu_out_SB_LUT4_O_6_I0_SB_LUT4_I0_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000110011001111
.gate SB_LUT4 I0=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I0[23] I1=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I1[23] I2=myrisc.cpu.instr_sub I3=myrisc.cpu.is_compare_SB_LUT4_I1_O[3] O=myrisc.cpu.alu_out_SB_LUT4_O_6_I0_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.alu_out_SB_LUT4_O_6_I0_SB_LUT4_I0_I1[1] I2=myrisc.cpu.reg_op2[3] I3=myrisc.cpu.alu_out_SB_LUT4_O_I0[2] O=myrisc.cpu.alu_out_SB_LUT4_O_6_I0_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[0] I2=myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[1] I3=myrisc.cpu.reg_op2[2] O=myrisc.cpu.alu_out_SB_LUT4_O_6_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=myrisc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I0[0] I1=myrisc.cpu.reg_op2[2] I2=myrisc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I2[2] I3=myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O[0] O=myrisc.cpu.alu_out_SB_LUT4_O_6_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=myrisc.cpu.alu_out_SB_LUT4_O_I0[2] I1=myrisc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_1_I1[1] I2=myrisc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_1_I2[2] I3=myrisc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_1_I2[3] O=myrisc.cpu.alu_out_SB_LUT4_O_6_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=myrisc.cpu.instr_or_SB_LUT4_I2_O[0] I1=myrisc.cpu.instr_or_SB_LUT4_I2_O[2] I2=myrisc.cpu.reg_op2[15] I3=myrisc.cpu.reg_op1[15] O=myrisc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_1_I1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010110011001111
.gate SB_LUT4 I0=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I0[15] I1=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I1[15] I2=myrisc.cpu.instr_sub I3=myrisc.cpu.is_compare_SB_LUT4_I1_O[3] O=myrisc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_1_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.alu_out_SB_LUT4_O_6_I0_SB_LUT4_I0_I1[0] I2=myrisc.cpu.alu_out_SB_LUT4_O_6_I0_SB_LUT4_I0_I1[1] I3=myrisc.cpu.reg_op2[3] O=myrisc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_1_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=myrisc.cpu.reg_op2[3] I1=myrisc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_O[1] I2=myrisc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0] I3=myrisc.cpu.instr_sra_SB_LUT4_I2_O[0] O=myrisc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111101000000
.gate SB_LUT4 I0=myrisc.cpu.instr_or_SB_LUT4_I2_O[2] I1=myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O[1] I2=myrisc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2] I3=myrisc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[3] O=myrisc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_1_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=myrisc.cpu.instr_or_SB_LUT4_I2_O[0] I1=myrisc.cpu.instr_or_SB_LUT4_I2_O[3] I2=myrisc.cpu.reg_op2[31] I3=myrisc.cpu.reg_op1[31] O=myrisc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000110011001111
.gate SB_LUT4 I0=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I0[31] I1=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I1[31] I2=myrisc.cpu.instr_sub I3=myrisc.cpu.is_compare_SB_LUT4_I1_O[3] O=myrisc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=myrisc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0] I1=myrisc.cpu.instr_sra_SB_LUT4_I2_O[0] I2=myrisc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I1[0] I3=myrisc.cpu.reg_op2[3] O=myrisc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110111000001111
.gate SB_LUT4 I0=myrisc.cpu.alu_out_SB_LUT4_O_6_I0_SB_LUT4_I0_O[0] I1=myrisc.cpu.alu_out_SB_LUT4_O_6_I0_SB_LUT4_I0_O[1] I2=myrisc.cpu.alu_out_SB_LUT4_O_6_I0_SB_LUT4_I0_O[2] I3=myrisc.cpu.alu_out_SB_LUT4_O_6_I0_SB_LUT4_I0_O[3] O=myrisc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I0_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=myrisc.cpu.reg_op2[3] I1=myrisc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0] I2=myrisc.cpu.instr_sra_SB_LUT4_I2_O[0] I3=myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I2_O[0] O=myrisc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=myrisc.cpu.reg_op2[15] I1=myrisc.cpu.reg_op1[15] I2=myrisc.cpu.instr_or_SB_LUT4_I2_O[3] I3=myrisc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[3] O=myrisc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000011110001
.gate SB_LUT4 I0=myrisc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I1[0] I1=myrisc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I1[1] I2=myrisc.cpu.reg_op2[3] I3=myrisc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_O[1] O=myrisc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O[0] I1=myrisc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_1_I1[1] I2=myrisc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_1_I1[2] I3=myrisc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_1_I1[3] O=myrisc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.alu_out_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0] I3=myrisc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[1] O=myrisc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_op1[29] I2=myrisc.cpu.reg_op1[30] I3=myrisc.cpu.reg_op2[0] O=myrisc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.reg_op2[0] I3=myrisc.cpu.reg_op1[31] O=myrisc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I0[0] I2=myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[0] I3=myrisc.cpu.reg_op2[2] O=myrisc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=myrisc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[0] I1=myrisc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_I1[0] I2=myrisc.cpu.reg_op2[3] I3=myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O[0] O=myrisc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=myrisc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_I1[0] I1=myrisc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0[0] I2=myrisc.cpu.reg_op2[3] I3=myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O[0] O=myrisc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I0_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=myrisc.cpu.instr_or_SB_LUT4_I2_O[2] I1=myrisc.cpu.reg_op2[19] I2=myrisc.cpu.reg_op1[19] I3=myrisc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[3] O=myrisc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I0_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110101100000000
.gate SB_LUT4 I0=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I0[19] I1=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I1[19] I2=myrisc.cpu.instr_sub I3=myrisc.cpu.is_compare_SB_LUT4_I1_O[3] O=myrisc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_op2[3] I2=myrisc.cpu.alu_out_SB_LUT4_O_I0[2] I3=myrisc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I2[2] O=myrisc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=myrisc.cpu.instr_or_SB_LUT4_I2_O[0] I1=myrisc.cpu.instr_or_SB_LUT4_I2_O[3] I2=myrisc.cpu.reg_op2[19] I3=myrisc.cpu.reg_op1[19] O=myrisc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000110011001111
.gate SB_LUT4 I0=$false I1=myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[1] I2=myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[0] I3=myrisc.cpu.reg_op2[2] O=myrisc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=myrisc.cpu.instr_or_SB_LUT4_I2_O[2] I2=myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O[0] I3=myrisc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2] O=myrisc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111100000000
.gate SB_LUT4 I0=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I0[27] I1=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I1[27] I2=myrisc.cpu.instr_sub I3=myrisc.cpu.is_compare_SB_LUT4_I1_O[3] O=myrisc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=myrisc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0[0] I1=myrisc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I2[2] I2=myrisc.cpu.reg_op2[3] I3=myrisc.cpu.alu_out_SB_LUT4_O_I0[2] O=myrisc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100010100000000
.gate SB_LUT4 I0=myrisc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0[0] I1=myrisc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I2[2] I2=myrisc.cpu.reg_op2[3] I3=myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O[0] O=myrisc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I0_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100010100000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.instr_or_SB_LUT4_I2_O[2] I2=myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[3] I3=myrisc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I0_O_SB_LUT4_O_I3[2] O=myrisc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I0_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111100000000
.gate SB_LUT4 I0=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I0[11] I1=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I1[11] I2=myrisc.cpu.instr_sub I3=myrisc.cpu.is_compare_SB_LUT4_I1_O[3] O=myrisc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=myrisc.cpu.alu_out_SB_LUT4_O_10_I0[0] I1=myrisc.cpu.alu_out_SB_LUT4_O_10_I0[1] I2=myrisc.cpu.instr_srl_SB_LUT4_I1_O[2] I3=myrisc.cpu.reg_op2[4] O=myrisc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=myrisc.cpu.instr_or_SB_LUT4_I2_O[0] I1=myrisc.cpu.instr_or_SB_LUT4_I2_O[3] I2=myrisc.cpu.reg_op2[11] I3=myrisc.cpu.reg_op1[11] O=myrisc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000110011001111
.gate SB_LUT4 I0=$false I1=myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[1] I2=myrisc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_I2[0] I3=myrisc.cpu.reg_op2[2] O=myrisc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[1] I2=myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I1[0] I3=myrisc.cpu.reg_op2[1] O=myrisc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I1[1] I2=myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[0] I3=myrisc.cpu.reg_op2[1] O=myrisc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=myrisc.cpu.instr_or_SB_LUT4_I2_O[0] I1=myrisc.cpu.instr_or_SB_LUT4_I2_O[3] I2=myrisc.cpu.reg_op2[27] I3=myrisc.cpu.reg_op1[27] O=myrisc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000110011001111
.gate SB_LUT4 I0=$false I1=myrisc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[0] I2=myrisc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[0] I3=myrisc.cpu.reg_op2[1] O=myrisc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_op1[27] I2=myrisc.cpu.reg_op1[26] I3=myrisc.cpu.reg_op2[0] O=myrisc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_op1[25] I2=myrisc.cpu.reg_op1[24] I3=myrisc.cpu.reg_op2[0] O=myrisc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=myrisc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[0] I1=myrisc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[1] I2=myrisc.cpu.reg_op2[3] I3=myrisc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[3] O=myrisc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_op1[29] I2=myrisc.cpu.reg_op1[28] I3=myrisc.cpu.reg_op2[0] O=myrisc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=myrisc.cpu.reg_op1[31] I1=myrisc.cpu.reg_op1[30] I2=myrisc.cpu.reg_op2[0] I3=myrisc.cpu.alu_out_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0] O=myrisc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I2_O[1] I1=myrisc.cpu.reg_op2[4] I2=myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_I1_O[2] I3=myrisc.cpu.alu_out_SB_LUT4_O_7_I3[3] O=myrisc.cpu.alu_out[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000111011111111
.gate SB_LUT4 I0=myrisc.cpu.alu_out_SB_LUT4_O_I0[2] I1=myrisc.cpu.alu_out_SB_LUT4_O_20_I1[1] I2=myrisc.cpu.alu_out_SB_LUT4_O_7_I3_SB_LUT4_O_I2[2] I3=myrisc.cpu.alu_out_SB_LUT4_O_7_I3_SB_LUT4_O_I2[3] O=myrisc.cpu.alu_out_SB_LUT4_O_7_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=myrisc.cpu.alu_out_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_I0[0] I1=myrisc.cpu.alu_out_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[0] I2=myrisc.cpu.reg_op2[3] I3=myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O[0] O=myrisc.cpu.alu_out_SB_LUT4_O_7_I3_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=myrisc.cpu.instr_or_SB_LUT4_I2_O[2] I1=myrisc.cpu.alu_out_SB_LUT4_O_12_I2[3] I2=myrisc.cpu.alu_out_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2] I3=myrisc.cpu.alu_out_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3] O=myrisc.cpu.alu_out_SB_LUT4_O_7_I3_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=myrisc.cpu.instr_or_SB_LUT4_I2_O[0] I1=myrisc.cpu.instr_or_SB_LUT4_I2_O[3] I2=myrisc.cpu.reg_op2[30] I3=myrisc.cpu.reg_op1[30] O=myrisc.cpu.alu_out_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000110011001111
.gate SB_LUT4 I0=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I0[30] I1=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I1[30] I2=myrisc.cpu.instr_sub I3=myrisc.cpu.is_compare_SB_LUT4_I1_O[3] O=myrisc.cpu.alu_out_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_op2[2] I2=myrisc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1] I3=myrisc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[2] O=myrisc.cpu.alu_out_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111001100000000
.gate SB_LUT4 I0=myrisc.cpu.alu_out_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[0] I1=myrisc.cpu.alu_out_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I1_O[0] I2=myrisc.cpu.reg_op2[3] I3=myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O[0] O=myrisc.cpu.alu_out_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_I1_O[2] I1=myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I1[1] I2=myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I1[2] I3=myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I1[3] O=myrisc.cpu.alu_out_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000111000000000
.gate SB_LUT4 I0=myrisc.cpu.instr_or_SB_LUT4_I2_O[1] I1=myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_1_I1[1] I2=myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_I1_O[2] I3=myrisc.cpu.reg_op2[4] O=myrisc.cpu.alu_out_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1] I2=myrisc.cpu.alu_out_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0] I3=myrisc.cpu.reg_op2[2] O=myrisc.cpu.alu_out_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=myrisc.cpu.alu_out_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0] I2=myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[0] I3=myrisc.cpu.reg_op2[2] O=myrisc.cpu.alu_out_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=myrisc.cpu.alu_out_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O[0] I2=myrisc.cpu.alu_out_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O[1] I3=myrisc.cpu.reg_op2[3] O=myrisc.cpu.alu_out_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[1] I2=myrisc.cpu.alu_out_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[0] I3=myrisc.cpu.reg_op2[2] O=myrisc.cpu.alu_out_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=myrisc.cpu.alu_out_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[0] I2=myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[0] I3=myrisc.cpu.reg_op2[2] O=myrisc.cpu.alu_out_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=myrisc.cpu.alu_out_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I1_O[0] I2=myrisc.cpu.alu_out_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I1_O[1] I3=myrisc.cpu.reg_op2[3] O=myrisc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.alu_out_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I1_O[1] I3=myrisc.cpu.reg_op2[3] O=myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_1_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[0] I2=myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[1] I3=myrisc.cpu.reg_op2[2] O=myrisc.cpu.alu_out_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=myrisc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1] I2=myrisc.cpu.alu_out_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[0] I3=myrisc.cpu.reg_op2[1] O=myrisc.cpu.alu_out_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=myrisc.cpu.alu_out_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[0] I2=myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1[0] I3=myrisc.cpu.reg_op2[1] O=myrisc.cpu.alu_out_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=myrisc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[0] I2=myrisc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1] I3=myrisc.cpu.reg_op2[1] O=myrisc.cpu.alu_out_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_op1[16] I2=myrisc.cpu.reg_op1[15] I3=myrisc.cpu.reg_op2[0] O=myrisc.cpu.alu_out_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=myrisc.cpu.alu_out_SB_LUT4_O_8_I0[1] I1=myrisc.cpu.reg_op2[4] I2=myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_I1_O[2] I3=myrisc.cpu.alu_out_SB_LUT4_O_8_I3[3] O=myrisc.cpu.alu_out[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000111011111111
.gate SB_LUT4 I0=$false I1=myrisc.cpu.instr_sra_SB_LUT4_I2_O[0] I2=myrisc.cpu.alu_out_SB_LUT4_O_8_I0_SB_LUT4_O_I2[1] I3=myrisc.cpu.reg_op2[3] O=myrisc.cpu.alu_out_SB_LUT4_O_8_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.instr_sra_SB_LUT4_I2_O[0] I2=myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[0] I3=myrisc.cpu.reg_op2[2] O=myrisc.cpu.alu_out_SB_LUT4_O_8_I0_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=myrisc.cpu.alu_out_SB_LUT4_O_I0[2] I1=myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I1_O[1] I2=myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2[2] I3=myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2[3] O=myrisc.cpu.alu_out_SB_LUT4_O_8_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I0[0] I1=myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[0] I2=myrisc.cpu.reg_op2[3] I3=myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O[0] O=myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=myrisc.cpu.instr_or_SB_LUT4_I2_O[2] I1=myrisc.cpu.alu_out_SB_LUT4_O_26_I0_SB_LUT4_O_I2[3] I2=myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2] I3=myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3] O=myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=myrisc.cpu.instr_or_SB_LUT4_I2_O[0] I1=myrisc.cpu.instr_or_SB_LUT4_I2_O[3] I2=myrisc.cpu.reg_op2[29] I3=myrisc.cpu.reg_op1[29] O=myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000110011001111
.gate SB_LUT4 I0=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I0[29] I1=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I1[29] I2=myrisc.cpu.instr_sub I3=myrisc.cpu.is_compare_SB_LUT4_I1_O[3] O=myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_op2[2] I2=myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[0] I3=myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2] O=myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111001100000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[0] I2=myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[0] I3=myrisc.cpu.reg_op2[2] O=myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O[0] I1=myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O[0] I2=myrisc.cpu.reg_op2[3] I3=myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O[0] O=myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011101000000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.instr_or_SB_LUT4_I2_O[2] I2=myrisc.cpu.alu_out_SB_LUT4_O_26_I0_SB_LUT4_O_I2[1] I3=myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2] O=myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111100000000
.gate SB_LUT4 I0=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I0[25] I1=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I1[25] I2=myrisc.cpu.instr_sub I3=myrisc.cpu.is_compare_SB_LUT4_I1_O[3] O=myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=myrisc.cpu.instr_or_SB_LUT4_I2_O[0] I1=myrisc.cpu.instr_or_SB_LUT4_I2_O[3] I2=myrisc.cpu.reg_op2[25] I3=myrisc.cpu.reg_op1[25] O=myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000110011001111
.gate SB_LUT4 I0=$false I1=myrisc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[0] I2=myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[0] I3=myrisc.cpu.reg_op2[1] O=myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[0] I2=myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[0] I3=myrisc.cpu.reg_op2[1] O=myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_op1[23] I2=myrisc.cpu.reg_op1[22] I3=myrisc.cpu.reg_op2[0] O=myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=myrisc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[0] I1=myrisc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[0] I2=myrisc.cpu.reg_op2[2] I3=myrisc.cpu.reg_op2[1] O=myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111110011111010
.gate SB_LUT4 I0=myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[0] I1=myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_I1[0] I2=myrisc.cpu.reg_op2[3] I3=myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O[0] O=myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_I1[0] I2=myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_1_I0[0] I3=myrisc.cpu.reg_op2[3] O=myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O[0] I1=myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I1_O[1] I2=myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I1_O[2] I3=myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I1_O[3] O=myrisc.cpu.alu_out_SB_LUT4_O_8_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=myrisc.cpu.instr_or_SB_LUT4_I2_O[2] I1=myrisc.cpu.reg_op2[13] I2=myrisc.cpu.reg_op1[13] I3=myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I3[3] O=myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110101100000000
.gate SB_LUT4 I0=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I0[13] I1=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I1[13] I2=myrisc.cpu.instr_sub I3=myrisc.cpu.is_compare_SB_LUT4_I1_O[3] O=myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=myrisc.cpu.instr_or_SB_LUT4_I2_O[0] I1=myrisc.cpu.instr_or_SB_LUT4_I2_O[3] I2=myrisc.cpu.reg_op2[13] I3=myrisc.cpu.reg_op1[13] O=myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000110011001111
.gate SB_LUT4 I0=$false I1=myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_O_I1[0] I2=myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_O_I1[1] I3=myrisc.cpu.reg_op2[2] O=myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_I2[0] I2=myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_I2[1] I3=myrisc.cpu.reg_op2[1] O=myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[0] I2=myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[1] I3=myrisc.cpu.reg_op2[1] O=myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I0[21] I1=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I1[21] I2=myrisc.cpu.instr_sub I3=myrisc.cpu.is_compare_SB_LUT4_I1_O[3] O=myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=myrisc.cpu.reg_op2[4] I1=myrisc.cpu.alu_out_SB_LUT4_O_29_I1[1] I2=myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_I1_O[2] I3=myrisc.cpu.alu_out_SB_LUT4_O_29_I1[3] O=myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[0] I2=myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0] I3=myrisc.cpu.reg_op2[2] O=myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[0] I2=myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[1] I3=myrisc.cpu.reg_op2[1] O=myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_op1[21] I2=myrisc.cpu.reg_op1[20] I3=myrisc.cpu.reg_op2[0] O=myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_op1[19] I2=myrisc.cpu.reg_op1[18] I3=myrisc.cpu.reg_op2[0] O=myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0] I2=myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_O_I1[0] I3=myrisc.cpu.reg_op2[2] O=myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O[0] I1=myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O[1] I2=myrisc.cpu.reg_op2[3] I3=myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O[0] O=myrisc.cpu.alu_out_SB_LUT4_O_18_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[0] I1=myrisc.cpu.alu_out_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0] I2=myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O[1] I3=myrisc.cpu.reg_op2[3] O=myrisc.cpu.alu_out_SB_LUT4_O_25_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100010000001111
.gate SB_LUT4 I0=$false I1=myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_O_I1[1] I2=myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[2] I3=myrisc.cpu.reg_op2[2] O=myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I1[0] I2=myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I1[1] I3=myrisc.cpu.reg_op2[1] O=myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_op1[0] I2=myrisc.cpu.reg_op1[1] I3=myrisc.cpu.reg_op2[0] O=myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011001100001111
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_op1[5] I2=myrisc.cpu.reg_op1[4] I3=myrisc.cpu.reg_op2[0] O=myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_op1[3] I2=myrisc.cpu.reg_op1[2] I3=myrisc.cpu.reg_op2[0] O=myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0] I2=myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[0] I3=myrisc.cpu.reg_op2[1] O=myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[1] I2=myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0] I3=myrisc.cpu.reg_op2[1] O=myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_op1[17] I2=myrisc.cpu.reg_op1[16] I3=myrisc.cpu.reg_op2[0] O=myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[0] I2=myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_I2[0] I3=myrisc.cpu.reg_op2[1] O=myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_op1[13] I2=myrisc.cpu.reg_op1[12] I3=myrisc.cpu.reg_op2[0] O=myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_op1[11] I2=myrisc.cpu.reg_op1[10] I3=myrisc.cpu.reg_op2[0] O=myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[0] I2=myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[1] I3=myrisc.cpu.reg_op2[2] O=myrisc.cpu.alu_out_SB_LUT4_O_6_I0_SB_LUT4_I0_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_I2[1] I2=myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[0] I3=myrisc.cpu.reg_op2[1] O=myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_op1[9] I2=myrisc.cpu.reg_op1[8] I3=myrisc.cpu.reg_op2[0] O=myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_op1[7] I2=myrisc.cpu.reg_op1[6] I3=myrisc.cpu.reg_op2[0] O=myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_op1[15] I2=myrisc.cpu.reg_op1[14] I3=myrisc.cpu.reg_op2[0] O=myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.alu_out_SB_LUT4_O_9_I2[0] I3=myrisc.cpu.alu_out_SB_LUT4_O_9_I2[1] O=myrisc.cpu.alu_out[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=myrisc.cpu.alu_out_SB_LUT4_O_9_I2_SB_LUT4_O_I0[1] I1=myrisc.cpu.reg_op2[4] I2=myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_I1_O[2] I3=myrisc.cpu.alu_out_SB_LUT4_O_9_I2_SB_LUT4_O_I3[3] O=myrisc.cpu.alu_out_SB_LUT4_O_9_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000011110001
.gate SB_LUT4 I0=myrisc.cpu.alu_out_SB_LUT4_O_I0[2] I1=myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[1] I2=myrisc.cpu.alu_out_SB_LUT4_O_9_I2_SB_LUT4_O_1_I2[2] I3=myrisc.cpu.alu_out_SB_LUT4_O_9_I2_SB_LUT4_O_1_I2[3] O=myrisc.cpu.alu_out_SB_LUT4_O_9_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=myrisc.cpu.instr_or_SB_LUT4_I2_O[0] I1=myrisc.cpu.reg_op2[28] I2=myrisc.cpu.reg_op1[28] I3=myrisc.cpu.alu_out_SB_LUT4_O_9_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[3] O=myrisc.cpu.alu_out_SB_LUT4_O_9_I2_SB_LUT4_O_1_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000010111111
.gate SB_LUT4 I0=myrisc.cpu.reg_op2[3] I1=myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I0[0] I2=myrisc.cpu.alu_out_SB_LUT4_O_9_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2] I3=myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O[0] O=myrisc.cpu.alu_out_SB_LUT4_O_9_I2_SB_LUT4_O_1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=myrisc.cpu.alu_out_SB_LUT4_O_9_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0] I1=myrisc.cpu.alu_out_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0] I2=myrisc.cpu.reg_op2[3] I3=myrisc.cpu.alu_out_SB_LUT4_O_9_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[3] O=myrisc.cpu.alu_out_SB_LUT4_O_9_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_op1[28] I2=myrisc.cpu.reg_op1[27] I3=myrisc.cpu.reg_op2[0] O=myrisc.cpu.alu_out_SB_LUT4_O_9_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I0[28] I1=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I1[28] I2=myrisc.cpu.instr_sub I3=myrisc.cpu.is_compare_SB_LUT4_I1_O[3] O=myrisc.cpu.alu_out_SB_LUT4_O_9_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O[1] I2=myrisc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[1] I3=myrisc.cpu.reg_op2[3] O=myrisc.cpu.alu_out_SB_LUT4_O_9_I2_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=myrisc.cpu.instr_sra_SB_LUT4_I2_O[0] I2=myrisc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[0] I3=myrisc.cpu.reg_op2[3] O=myrisc.cpu.alu_out_SB_LUT4_O_9_I2_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=myrisc.cpu.instr_or_SB_LUT4_I2_O[2] I1=myrisc.cpu.instr_or_SB_LUT4_I2_O[3] I2=myrisc.cpu.reg_op2[28] I3=myrisc.cpu.reg_op1[28] O=myrisc.cpu.alu_out_SB_LUT4_O_9_I2_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011011101110000
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.instr_or_SB_LUT4_I2_O[1] I3=myrisc.cpu.reg_op2[4] O=myrisc.cpu.alu_out_SB_LUT4_O_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=myrisc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I0[0] I1=myrisc.cpu.reg_op2[4] I2=myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_I1_O[2] I3=myrisc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[3] O=myrisc.cpu.alu_out_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000100000000
.gate SB_LUT4 I0=myrisc.cpu.alu_out_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O[0] I1=myrisc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1] I2=myrisc.cpu.reg_op2[3] I3=myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O[0] O=myrisc.cpu.alu_out_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010110011111111
.gate SB_LUT4 I0=$false I1=myrisc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1] I2=myrisc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1] I3=myrisc.cpu.reg_op2[2] O=myrisc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=myrisc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[0] I1=myrisc.cpu.alu_out_SB_LUT4_O_9_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0] I2=myrisc.cpu.reg_op2[2] I3=myrisc.cpu.reg_op2[1] O=myrisc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111110011111010
.gate SB_LUT4 I0=$false I1=myrisc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_I1[0] I2=myrisc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_I1[1] I3=myrisc.cpu.reg_op2[1] O=myrisc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_op1[30] I2=myrisc.cpu.reg_op1[29] I3=myrisc.cpu.reg_op2[0] O=myrisc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=myrisc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0] I2=myrisc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[0] I3=myrisc.cpu.reg_op2[1] O=myrisc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=myrisc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_I1[1] I2=myrisc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0] I3=myrisc.cpu.reg_op2[1] O=myrisc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_op1[26] I2=myrisc.cpu.reg_op1[25] I3=myrisc.cpu.reg_op2[0] O=myrisc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_op1[24] I2=myrisc.cpu.reg_op1[23] I3=myrisc.cpu.reg_op2[0] O=myrisc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=myrisc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_I1[0] I1=myrisc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[1] I2=myrisc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[2] I3=myrisc.cpu.reg_op2[2] O=myrisc.cpu.alu_out_SB_LUT4_O_9_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=myrisc.cpu.reg_op1[3] I1=myrisc.cpu.reg_op1[4] I2=myrisc.cpu.reg_op2[0] I3=myrisc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[1] O=myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.reg_op2[2] I3=myrisc.cpu.reg_op2[1] O=myrisc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_op1[22] I2=myrisc.cpu.reg_op1[21] I3=myrisc.cpu.reg_op2[0] O=myrisc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_op1[20] I2=myrisc.cpu.reg_op1[19] I3=myrisc.cpu.reg_op2[0] O=myrisc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_op1[18] I2=myrisc.cpu.reg_op1[17] I3=myrisc.cpu.reg_op2[0] O=myrisc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=myrisc.cpu.instr_sra_SB_LUT4_I2_O[0] I2=myrisc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[0] I3=myrisc.cpu.reg_op2[3] O=myrisc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110000001111
.gate SB_LUT4 I0=$false I1=myrisc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[1] I2=myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[0] I3=myrisc.cpu.reg_op2[2] O=myrisc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011001111110000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.instr_sra_SB_LUT4_I2_O[0] I2=myrisc.cpu.instr_sra_SB_LUT4_I2_O[1] I3=myrisc.cpu.reg_op2[1] O=myrisc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110000001111
.gate SB_LUT4 I0=myrisc.cpu.instr_or_SB_LUT4_I2_O[2] I1=myrisc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[0] I2=myrisc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[2] I3=myrisc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[3] O=myrisc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=myrisc.cpu.reg_op2[6] I1=myrisc.cpu.reg_op1[6] I2=myrisc.cpu.reg_op2[15] I3=myrisc.cpu.reg_op1[15] O=myrisc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.reg_op2[26] I3=myrisc.cpu.reg_op1[26] O=myrisc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=myrisc.cpu.instr_or_SB_LUT4_I2_O[0] I1=myrisc.cpu.instr_or_SB_LUT4_I2_O[3] I2=myrisc.cpu.reg_op2[26] I3=myrisc.cpu.reg_op1[26] O=myrisc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000110011001111
.gate SB_LUT4 I0=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I0[26] I1=myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I1[26] I2=myrisc.cpu.instr_sub I3=myrisc.cpu.is_compare_SB_LUT4_I1_O[3] O=myrisc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_DFF C=CLK D=myrisc.cpu.alu_out[31] Q=myrisc.cpu.alu_out_q[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=CLK D=myrisc.cpu.alu_out[30] Q=myrisc.cpu.alu_out_q[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=CLK D=myrisc.cpu.alu_out[21] Q=myrisc.cpu.alu_out_q[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=CLK D=myrisc.cpu.alu_out[20] Q=myrisc.cpu.alu_out_q[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=CLK D=myrisc.cpu.alu_out[19] Q=myrisc.cpu.alu_out_q[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=CLK D=myrisc.cpu.alu_out[18] Q=myrisc.cpu.alu_out_q[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=CLK D=myrisc.cpu.alu_out[17] Q=myrisc.cpu.alu_out_q[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=CLK D=myrisc.cpu.alu_out[16] Q=myrisc.cpu.alu_out_q[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=CLK D=myrisc.cpu.alu_out[15] Q=myrisc.cpu.alu_out_q[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=CLK D=myrisc.cpu.alu_out[14] Q=myrisc.cpu.alu_out_q[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=CLK D=myrisc.cpu.alu_out[13] Q=myrisc.cpu.alu_out_q[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=CLK D=myrisc.cpu.alu_out[12] Q=myrisc.cpu.alu_out_q[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=CLK D=myrisc.cpu.alu_out[29] Q=myrisc.cpu.alu_out_q[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=CLK D=myrisc.cpu.alu_out[11] Q=myrisc.cpu.alu_out_q[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=CLK D=myrisc.cpu.alu_out[10] Q=myrisc.cpu.alu_out_q[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=CLK D=myrisc.cpu.alu_out[9] Q=myrisc.cpu.alu_out_q[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=CLK D=myrisc.cpu.alu_out[8] Q=myrisc.cpu.alu_out_q[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=CLK D=myrisc.cpu.alu_out[7] Q=myrisc.cpu.alu_out_q[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=CLK D=myrisc.cpu.alu_out[6] Q=myrisc.cpu.alu_out_q[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=CLK D=myrisc.cpu.alu_out[5] Q=myrisc.cpu.alu_out_q[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=CLK D=myrisc.cpu.alu_out[4] Q=myrisc.cpu.alu_out_q[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=CLK D=myrisc.cpu.alu_out[3] Q=myrisc.cpu.alu_out_q[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=CLK D=myrisc.cpu.alu_out[2] Q=myrisc.cpu.alu_out_q[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=CLK D=myrisc.cpu.alu_out[28] Q=myrisc.cpu.alu_out_q[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=CLK D=myrisc.cpu.alu_out[1] Q=myrisc.cpu.alu_out_q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=CLK D=myrisc.cpu.alu_out[0] Q=myrisc.cpu.alu_out_q[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=CLK D=myrisc.cpu.alu_out[27] Q=myrisc.cpu.alu_out_q[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=CLK D=myrisc.cpu.alu_out[26] Q=myrisc.cpu.alu_out_q[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=CLK D=myrisc.cpu.alu_out[25] Q=myrisc.cpu.alu_out_q[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=CLK D=myrisc.cpu.alu_out[24] Q=myrisc.cpu.alu_out_q[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=CLK D=myrisc.cpu.alu_out[23] Q=myrisc.cpu.alu_out_q[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=CLK D=myrisc.cpu.alu_out[22] Q=myrisc.cpu.alu_out_q[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.trap_SB_LUT4_I2_1_O[0] I2=myrisc.cpu.clear_prefetched_high_word I3=myrisc.cpu.trap_SB_LUT4_I2_1_O[2] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110011111111
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.clear_prefetched_high_word_SB_LUT4_O_I2[0] I3=myrisc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0] O=myrisc.cpu.clear_prefetched_high_word
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=myrisc.cpu.irq_state[0] I1=myrisc.cpu.latched_branch I2=myrisc.cpu.irq_state[1] I3=resetn O=myrisc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111011111111
.gate SB_DFFSS C=CLK D=myrisc.cpu.clear_prefetched_high_word_SB_LUT4_O_I2[0] Q=myrisc.cpu.clear_prefetched_high_word_q S=myrisc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1271.2-1271.83|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFFE C=CLK D=myrisc.cpu.decoded_rs1_SB_DFFESR_Q_R E=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I0_O[2] Q=myrisc.cpu.compressed_instr
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:839.2-1145.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_CARRY CI=myrisc.cpu.count_cycle[0] CO=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[2] I0=$false I1=myrisc.cpu.count_cycle[1]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1405.28-1405.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[9] CO=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[10] I0=$false I1=myrisc.cpu.count_cycle[9]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1405.28-1405.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[8] CO=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[9] I0=$false I1=myrisc.cpu.count_cycle[8]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1405.28-1405.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[57] CO=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[58] I0=$false I1=myrisc.cpu.count_cycle[57]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1405.28-1405.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[56] CO=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[57] I0=$false I1=myrisc.cpu.count_cycle[56]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1405.28-1405.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[55] CO=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[56] I0=$false I1=myrisc.cpu.count_cycle[55]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1405.28-1405.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[54] CO=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[55] I0=$false I1=myrisc.cpu.count_cycle[54]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1405.28-1405.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[53] CO=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[54] I0=$false I1=myrisc.cpu.count_cycle[53]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1405.28-1405.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[52] CO=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[53] I0=$false I1=myrisc.cpu.count_cycle[52]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1405.28-1405.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[51] CO=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[52] I0=$false I1=myrisc.cpu.count_cycle[51]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1405.28-1405.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[50] CO=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[51] I0=$false I1=myrisc.cpu.count_cycle[50]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1405.28-1405.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[4] CO=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[5] I0=$false I1=myrisc.cpu.count_cycle[4]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1405.28-1405.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[49] CO=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[50] I0=$false I1=myrisc.cpu.count_cycle[49]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1405.28-1405.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[7] CO=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[8] I0=$false I1=myrisc.cpu.count_cycle[7]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1405.28-1405.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[48] CO=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[49] I0=$false I1=myrisc.cpu.count_cycle[48]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1405.28-1405.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[47] CO=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[48] I0=$false I1=myrisc.cpu.count_cycle[47]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1405.28-1405.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[46] CO=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[47] I0=$false I1=myrisc.cpu.count_cycle[46]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1405.28-1405.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[45] CO=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[46] I0=$false I1=myrisc.cpu.count_cycle[45]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1405.28-1405.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[44] CO=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[45] I0=$false I1=myrisc.cpu.count_cycle[44]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1405.28-1405.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[43] CO=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[44] I0=$false I1=myrisc.cpu.count_cycle[43]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1405.28-1405.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[42] CO=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[43] I0=$false I1=myrisc.cpu.count_cycle[42]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1405.28-1405.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[41] CO=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[42] I0=$false I1=myrisc.cpu.count_cycle[41]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1405.28-1405.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[40] CO=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[41] I0=$false I1=myrisc.cpu.count_cycle[40]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1405.28-1405.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[3] CO=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[4] I0=$false I1=myrisc.cpu.count_cycle[3]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1405.28-1405.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[6] CO=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[7] I0=$false I1=myrisc.cpu.count_cycle[6]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1405.28-1405.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[39] CO=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[40] I0=$false I1=myrisc.cpu.count_cycle[39]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1405.28-1405.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[38] CO=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[39] I0=$false I1=myrisc.cpu.count_cycle[38]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1405.28-1405.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[37] CO=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[38] I0=$false I1=myrisc.cpu.count_cycle[37]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1405.28-1405.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[36] CO=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[37] I0=$false I1=myrisc.cpu.count_cycle[36]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1405.28-1405.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[35] CO=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[36] I0=$false I1=myrisc.cpu.count_cycle[35]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1405.28-1405.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[34] CO=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[35] I0=$false I1=myrisc.cpu.count_cycle[34]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1405.28-1405.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[33] CO=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[34] I0=$false I1=myrisc.cpu.count_cycle[33]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1405.28-1405.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[32] CO=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[33] I0=$false I1=myrisc.cpu.count_cycle[32]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1405.28-1405.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[31] CO=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[32] I0=$false I1=myrisc.cpu.count_cycle[31]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1405.28-1405.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[30] CO=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[31] I0=$false I1=myrisc.cpu.count_cycle[30]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1405.28-1405.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[62] CO=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[63] I0=$false I1=myrisc.cpu.count_cycle[62]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1405.28-1405.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[2] CO=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[3] I0=$false I1=myrisc.cpu.count_cycle[2]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1405.28-1405.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[29] CO=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[30] I0=$false I1=myrisc.cpu.count_cycle[29]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1405.28-1405.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[28] CO=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[29] I0=$false I1=myrisc.cpu.count_cycle[28]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1405.28-1405.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[27] CO=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[28] I0=$false I1=myrisc.cpu.count_cycle[27]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1405.28-1405.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[26] CO=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[27] I0=$false I1=myrisc.cpu.count_cycle[26]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1405.28-1405.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[25] CO=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[26] I0=$false I1=myrisc.cpu.count_cycle[25]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1405.28-1405.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[24] CO=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[25] I0=$false I1=myrisc.cpu.count_cycle[24]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1405.28-1405.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[23] CO=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[24] I0=$false I1=myrisc.cpu.count_cycle[23]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1405.28-1405.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[22] CO=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[23] I0=$false I1=myrisc.cpu.count_cycle[22]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1405.28-1405.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[21] CO=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[22] I0=$false I1=myrisc.cpu.count_cycle[21]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1405.28-1405.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[61] CO=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[62] I0=$false I1=myrisc.cpu.count_cycle[61]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1405.28-1405.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[20] CO=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[21] I0=$false I1=myrisc.cpu.count_cycle[20]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1405.28-1405.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[19] CO=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[20] I0=$false I1=myrisc.cpu.count_cycle[19]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1405.28-1405.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[18] CO=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[19] I0=$false I1=myrisc.cpu.count_cycle[18]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1405.28-1405.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[17] CO=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[18] I0=$false I1=myrisc.cpu.count_cycle[17]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1405.28-1405.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[16] CO=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[17] I0=$false I1=myrisc.cpu.count_cycle[16]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1405.28-1405.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[15] CO=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[16] I0=$false I1=myrisc.cpu.count_cycle[15]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1405.28-1405.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[14] CO=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[15] I0=$false I1=myrisc.cpu.count_cycle[14]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1405.28-1405.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[13] CO=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[14] I0=$false I1=myrisc.cpu.count_cycle[13]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1405.28-1405.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[12] CO=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[13] I0=$false I1=myrisc.cpu.count_cycle[12]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1405.28-1405.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[11] CO=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[12] I0=$false I1=myrisc.cpu.count_cycle[11]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1405.28-1405.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[60] CO=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[61] I0=$false I1=myrisc.cpu.count_cycle[60]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1405.28-1405.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[10] CO=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[11] I0=$false I1=myrisc.cpu.count_cycle[10]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1405.28-1405.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[5] CO=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[6] I0=$false I1=myrisc.cpu.count_cycle[5]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1405.28-1405.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[59] CO=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[60] I0=$false I1=myrisc.cpu.count_cycle[59]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1405.28-1405.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[58] CO=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[59] I0=$false I1=myrisc.cpu.count_cycle[58]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1405.28-1405.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=CLK D=myrisc.cpu.count_cycle_SB_DFFSR_Q_D[63] Q=myrisc.cpu.count_cycle[63] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFFSR C=CLK D=myrisc.cpu.count_cycle_SB_DFFSR_Q_D[62] Q=myrisc.cpu.count_cycle[62] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFFSR C=CLK D=myrisc.cpu.count_cycle_SB_DFFSR_Q_D[53] Q=myrisc.cpu.count_cycle[53] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFFSR C=CLK D=myrisc.cpu.count_cycle_SB_DFFSR_Q_D[52] Q=myrisc.cpu.count_cycle[52] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFFSR C=CLK D=myrisc.cpu.count_cycle_SB_DFFSR_Q_D[51] Q=myrisc.cpu.count_cycle[51] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFFSR C=CLK D=myrisc.cpu.count_cycle_SB_DFFSR_Q_D[50] Q=myrisc.cpu.count_cycle[50] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFFSR C=CLK D=myrisc.cpu.count_cycle_SB_DFFSR_Q_D[49] Q=myrisc.cpu.count_cycle[49] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFFSR C=CLK D=myrisc.cpu.count_cycle_SB_DFFSR_Q_D[48] Q=myrisc.cpu.count_cycle[48] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFFSR C=CLK D=myrisc.cpu.count_cycle_SB_DFFSR_Q_D[47] Q=myrisc.cpu.count_cycle[47] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFFSR C=CLK D=myrisc.cpu.count_cycle_SB_DFFSR_Q_D[46] Q=myrisc.cpu.count_cycle[46] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFFSR C=CLK D=myrisc.cpu.count_cycle_SB_DFFSR_Q_D[45] Q=myrisc.cpu.count_cycle[45] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFFSR C=CLK D=myrisc.cpu.count_cycle_SB_DFFSR_Q_D[44] Q=myrisc.cpu.count_cycle[44] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFFSR C=CLK D=myrisc.cpu.count_cycle_SB_DFFSR_Q_D[61] Q=myrisc.cpu.count_cycle[61] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFFSR C=CLK D=myrisc.cpu.count_cycle_SB_DFFSR_Q_D[43] Q=myrisc.cpu.count_cycle[43] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFFSR C=CLK D=myrisc.cpu.count_cycle_SB_DFFSR_Q_D[42] Q=myrisc.cpu.count_cycle[42] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFFSR C=CLK D=myrisc.cpu.count_cycle_SB_DFFSR_Q_D[41] Q=myrisc.cpu.count_cycle[41] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFFSR C=CLK D=myrisc.cpu.count_cycle_SB_DFFSR_Q_D[40] Q=myrisc.cpu.count_cycle[40] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFFSR C=CLK D=myrisc.cpu.count_cycle_SB_DFFSR_Q_D[39] Q=myrisc.cpu.count_cycle[39] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFFSR C=CLK D=myrisc.cpu.count_cycle_SB_DFFSR_Q_D[38] Q=myrisc.cpu.count_cycle[38] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFFSR C=CLK D=myrisc.cpu.count_cycle_SB_DFFSR_Q_D[37] Q=myrisc.cpu.count_cycle[37] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFFSR C=CLK D=myrisc.cpu.count_cycle_SB_DFFSR_Q_D[36] Q=myrisc.cpu.count_cycle[36] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFFSR C=CLK D=myrisc.cpu.count_cycle_SB_DFFSR_Q_D[35] Q=myrisc.cpu.count_cycle[35] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFFSR C=CLK D=myrisc.cpu.count_cycle_SB_DFFSR_Q_D[34] Q=myrisc.cpu.count_cycle[34] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFFSR C=CLK D=myrisc.cpu.count_cycle_SB_DFFSR_Q_D[60] Q=myrisc.cpu.count_cycle[60] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFFSR C=CLK D=myrisc.cpu.count_cycle_SB_DFFSR_Q_D[33] Q=myrisc.cpu.count_cycle[33] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFFSR C=CLK D=myrisc.cpu.count_cycle_SB_DFFSR_Q_D[32] Q=myrisc.cpu.count_cycle[32] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFFSR C=CLK D=myrisc.cpu.count_cycle_SB_DFFSR_Q_D[31] Q=myrisc.cpu.count_cycle[31] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFFSR C=CLK D=myrisc.cpu.count_cycle_SB_DFFSR_Q_D[30] Q=myrisc.cpu.count_cycle[30] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFFSR C=CLK D=myrisc.cpu.count_cycle_SB_DFFSR_Q_D[29] Q=myrisc.cpu.count_cycle[29] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFFSR C=CLK D=myrisc.cpu.count_cycle_SB_DFFSR_Q_D[28] Q=myrisc.cpu.count_cycle[28] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFFSR C=CLK D=myrisc.cpu.count_cycle_SB_DFFSR_Q_D[27] Q=myrisc.cpu.count_cycle[27] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFFSR C=CLK D=myrisc.cpu.count_cycle_SB_DFFSR_Q_D[26] Q=myrisc.cpu.count_cycle[26] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFFSR C=CLK D=myrisc.cpu.count_cycle_SB_DFFSR_Q_D[25] Q=myrisc.cpu.count_cycle[25] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFFSR C=CLK D=myrisc.cpu.count_cycle_SB_DFFSR_Q_D[24] Q=myrisc.cpu.count_cycle[24] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFFSR C=CLK D=myrisc.cpu.count_cycle_SB_DFFSR_Q_D[59] Q=myrisc.cpu.count_cycle[59] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFFSR C=CLK D=myrisc.cpu.count_cycle_SB_DFFSR_Q_D[23] Q=myrisc.cpu.count_cycle[23] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFFSR C=CLK D=myrisc.cpu.count_cycle_SB_DFFSR_Q_D[22] Q=myrisc.cpu.count_cycle[22] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFFSR C=CLK D=myrisc.cpu.count_cycle_SB_DFFSR_Q_D[21] Q=myrisc.cpu.count_cycle[21] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFFSR C=CLK D=myrisc.cpu.count_cycle_SB_DFFSR_Q_D[20] Q=myrisc.cpu.count_cycle[20] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFFSR C=CLK D=myrisc.cpu.count_cycle_SB_DFFSR_Q_D[19] Q=myrisc.cpu.count_cycle[19] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFFSR C=CLK D=myrisc.cpu.count_cycle_SB_DFFSR_Q_D[18] Q=myrisc.cpu.count_cycle[18] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFFSR C=CLK D=myrisc.cpu.count_cycle_SB_DFFSR_Q_D[17] Q=myrisc.cpu.count_cycle[17] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFFSR C=CLK D=myrisc.cpu.count_cycle_SB_DFFSR_Q_D[16] Q=myrisc.cpu.count_cycle[16] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFFSR C=CLK D=myrisc.cpu.count_cycle_SB_DFFSR_Q_D[15] Q=myrisc.cpu.count_cycle[15] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFFSR C=CLK D=myrisc.cpu.count_cycle_SB_DFFSR_Q_D[14] Q=myrisc.cpu.count_cycle[14] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFFSR C=CLK D=myrisc.cpu.count_cycle_SB_DFFSR_Q_D[58] Q=myrisc.cpu.count_cycle[58] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFFSR C=CLK D=myrisc.cpu.count_cycle_SB_DFFSR_Q_D[13] Q=myrisc.cpu.count_cycle[13] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFFSR C=CLK D=myrisc.cpu.count_cycle_SB_DFFSR_Q_D[12] Q=myrisc.cpu.count_cycle[12] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFFSR C=CLK D=myrisc.cpu.count_cycle_SB_DFFSR_Q_D[11] Q=myrisc.cpu.count_cycle[11] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFFSR C=CLK D=myrisc.cpu.count_cycle_SB_DFFSR_Q_D[10] Q=myrisc.cpu.count_cycle[10] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFFSR C=CLK D=myrisc.cpu.count_cycle_SB_DFFSR_Q_D[9] Q=myrisc.cpu.count_cycle[9] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFFSR C=CLK D=myrisc.cpu.count_cycle_SB_DFFSR_Q_D[8] Q=myrisc.cpu.count_cycle[8] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFFSR C=CLK D=myrisc.cpu.count_cycle_SB_DFFSR_Q_D[7] Q=myrisc.cpu.count_cycle[7] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFFSR C=CLK D=myrisc.cpu.count_cycle_SB_DFFSR_Q_D[6] Q=myrisc.cpu.count_cycle[6] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFFSR C=CLK D=myrisc.cpu.count_cycle_SB_DFFSR_Q_D[5] Q=myrisc.cpu.count_cycle[5] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFFSR C=CLK D=myrisc.cpu.count_cycle_SB_DFFSR_Q_D[4] Q=myrisc.cpu.count_cycle[4] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFFSR C=CLK D=myrisc.cpu.count_cycle_SB_DFFSR_Q_D[57] Q=myrisc.cpu.count_cycle[57] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFFSR C=CLK D=myrisc.cpu.count_cycle_SB_DFFSR_Q_D[3] Q=myrisc.cpu.count_cycle[3] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFFSR C=CLK D=myrisc.cpu.count_cycle_SB_DFFSR_Q_D[2] Q=myrisc.cpu.count_cycle[2] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFFSR C=CLK D=myrisc.cpu.count_cycle_SB_DFFSR_Q_D[1] Q=myrisc.cpu.count_cycle[1] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFFSR C=CLK D=myrisc.cpu.count_cycle_SB_DFFSR_Q_D[0] Q=myrisc.cpu.count_cycle[0] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFFSR C=CLK D=myrisc.cpu.count_cycle_SB_DFFSR_Q_D[56] Q=myrisc.cpu.count_cycle[56] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFFSR C=CLK D=myrisc.cpu.count_cycle_SB_DFFSR_Q_D[55] Q=myrisc.cpu.count_cycle[55] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFFSR C=CLK D=myrisc.cpu.count_cycle_SB_DFFSR_Q_D[54] Q=myrisc.cpu.count_cycle[54] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.count_cycle[9] I3=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[9] O=myrisc.cpu.count_cycle_SB_DFFSR_Q_D[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1405.28-1405.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.count_cycle[8] I3=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[8] O=myrisc.cpu.count_cycle_SB_DFFSR_Q_D[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1405.28-1405.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.count_cycle[58] I3=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[58] O=myrisc.cpu.count_cycle_SB_DFFSR_Q_D[58]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1405.28-1405.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.count_cycle[57] I3=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[57] O=myrisc.cpu.count_cycle_SB_DFFSR_Q_D[57]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1405.28-1405.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.count_cycle[56] I3=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[56] O=myrisc.cpu.count_cycle_SB_DFFSR_Q_D[56]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1405.28-1405.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.count_cycle[55] I3=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[55] O=myrisc.cpu.count_cycle_SB_DFFSR_Q_D[55]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1405.28-1405.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.count_cycle[54] I3=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[54] O=myrisc.cpu.count_cycle_SB_DFFSR_Q_D[54]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1405.28-1405.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.count_cycle[53] I3=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[53] O=myrisc.cpu.count_cycle_SB_DFFSR_Q_D[53]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1405.28-1405.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.count_cycle[52] I3=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[52] O=myrisc.cpu.count_cycle_SB_DFFSR_Q_D[52]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1405.28-1405.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.count_cycle[51] I3=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[51] O=myrisc.cpu.count_cycle_SB_DFFSR_Q_D[51]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1405.28-1405.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.count_cycle[50] I3=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[50] O=myrisc.cpu.count_cycle_SB_DFFSR_Q_D[50]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1405.28-1405.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.count_cycle[4] I3=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[4] O=myrisc.cpu.count_cycle_SB_DFFSR_Q_D[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1405.28-1405.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.count_cycle[7] I3=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[7] O=myrisc.cpu.count_cycle_SB_DFFSR_Q_D[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1405.28-1405.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.count_cycle[49] I3=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[49] O=myrisc.cpu.count_cycle_SB_DFFSR_Q_D[49]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1405.28-1405.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.count_cycle[48] I3=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[48] O=myrisc.cpu.count_cycle_SB_DFFSR_Q_D[48]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1405.28-1405.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.count_cycle[47] I3=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[47] O=myrisc.cpu.count_cycle_SB_DFFSR_Q_D[47]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1405.28-1405.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.count_cycle[46] I3=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[46] O=myrisc.cpu.count_cycle_SB_DFFSR_Q_D[46]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1405.28-1405.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.count_cycle[45] I3=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[45] O=myrisc.cpu.count_cycle_SB_DFFSR_Q_D[45]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1405.28-1405.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.count_cycle[44] I3=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[44] O=myrisc.cpu.count_cycle_SB_DFFSR_Q_D[44]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1405.28-1405.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.count_cycle[43] I3=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[43] O=myrisc.cpu.count_cycle_SB_DFFSR_Q_D[43]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1405.28-1405.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.count_cycle[42] I3=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[42] O=myrisc.cpu.count_cycle_SB_DFFSR_Q_D[42]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1405.28-1405.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.count_cycle[41] I3=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[41] O=myrisc.cpu.count_cycle_SB_DFFSR_Q_D[41]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1405.28-1405.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.count_cycle[40] I3=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[40] O=myrisc.cpu.count_cycle_SB_DFFSR_Q_D[40]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1405.28-1405.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.count_cycle[6] I3=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[6] O=myrisc.cpu.count_cycle_SB_DFFSR_Q_D[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1405.28-1405.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.count_cycle[3] I3=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[3] O=myrisc.cpu.count_cycle_SB_DFFSR_Q_D[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1405.28-1405.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.count_cycle[39] I3=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[39] O=myrisc.cpu.count_cycle_SB_DFFSR_Q_D[39]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1405.28-1405.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.count_cycle[38] I3=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[38] O=myrisc.cpu.count_cycle_SB_DFFSR_Q_D[38]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1405.28-1405.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.count_cycle[37] I3=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[37] O=myrisc.cpu.count_cycle_SB_DFFSR_Q_D[37]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1405.28-1405.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.count_cycle[36] I3=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[36] O=myrisc.cpu.count_cycle_SB_DFFSR_Q_D[36]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1405.28-1405.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.count_cycle[35] I3=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[35] O=myrisc.cpu.count_cycle_SB_DFFSR_Q_D[35]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1405.28-1405.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.count_cycle[34] I3=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[34] O=myrisc.cpu.count_cycle_SB_DFFSR_Q_D[34]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1405.28-1405.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.count_cycle[33] I3=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[33] O=myrisc.cpu.count_cycle_SB_DFFSR_Q_D[33]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1405.28-1405.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.count_cycle[32] I3=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[32] O=myrisc.cpu.count_cycle_SB_DFFSR_Q_D[32]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1405.28-1405.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.count_cycle[31] I3=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[31] O=myrisc.cpu.count_cycle_SB_DFFSR_Q_D[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1405.28-1405.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.count_cycle[63] I3=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[63] O=myrisc.cpu.count_cycle_SB_DFFSR_Q_D[63]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1405.28-1405.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.count_cycle[30] I3=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[30] O=myrisc.cpu.count_cycle_SB_DFFSR_Q_D[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1405.28-1405.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.count_cycle[2] I3=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[2] O=myrisc.cpu.count_cycle_SB_DFFSR_Q_D[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1405.28-1405.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.count_cycle[29] I3=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[29] O=myrisc.cpu.count_cycle_SB_DFFSR_Q_D[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1405.28-1405.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.count_cycle[28] I3=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[28] O=myrisc.cpu.count_cycle_SB_DFFSR_Q_D[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1405.28-1405.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.count_cycle[27] I3=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[27] O=myrisc.cpu.count_cycle_SB_DFFSR_Q_D[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1405.28-1405.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.count_cycle[26] I3=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[26] O=myrisc.cpu.count_cycle_SB_DFFSR_Q_D[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1405.28-1405.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.count_cycle[25] I3=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[25] O=myrisc.cpu.count_cycle_SB_DFFSR_Q_D[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1405.28-1405.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.count_cycle[24] I3=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[24] O=myrisc.cpu.count_cycle_SB_DFFSR_Q_D[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1405.28-1405.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.count_cycle[23] I3=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[23] O=myrisc.cpu.count_cycle_SB_DFFSR_Q_D[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1405.28-1405.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.count_cycle[22] I3=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[22] O=myrisc.cpu.count_cycle_SB_DFFSR_Q_D[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1405.28-1405.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.count_cycle[62] I3=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[62] O=myrisc.cpu.count_cycle_SB_DFFSR_Q_D[62]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1405.28-1405.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.count_cycle[21] I3=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[21] O=myrisc.cpu.count_cycle_SB_DFFSR_Q_D[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1405.28-1405.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.count_cycle[20] I3=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[20] O=myrisc.cpu.count_cycle_SB_DFFSR_Q_D[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1405.28-1405.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.count_cycle[1] I3=myrisc.cpu.count_cycle[0] O=myrisc.cpu.count_cycle_SB_DFFSR_Q_D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1405.28-1405.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.count_cycle[19] I3=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[19] O=myrisc.cpu.count_cycle_SB_DFFSR_Q_D[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1405.28-1405.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.count_cycle[18] I3=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[18] O=myrisc.cpu.count_cycle_SB_DFFSR_Q_D[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1405.28-1405.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.count_cycle[17] I3=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[17] O=myrisc.cpu.count_cycle_SB_DFFSR_Q_D[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1405.28-1405.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.count_cycle[16] I3=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[16] O=myrisc.cpu.count_cycle_SB_DFFSR_Q_D[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1405.28-1405.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.count_cycle[15] I3=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[15] O=myrisc.cpu.count_cycle_SB_DFFSR_Q_D[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1405.28-1405.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.count_cycle[14] I3=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[14] O=myrisc.cpu.count_cycle_SB_DFFSR_Q_D[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1405.28-1405.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.count_cycle[13] I3=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[13] O=myrisc.cpu.count_cycle_SB_DFFSR_Q_D[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1405.28-1405.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.count_cycle[61] I3=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[61] O=myrisc.cpu.count_cycle_SB_DFFSR_Q_D[61]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1405.28-1405.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.count_cycle[12] I3=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[12] O=myrisc.cpu.count_cycle_SB_DFFSR_Q_D[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1405.28-1405.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.count_cycle[11] I3=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[11] O=myrisc.cpu.count_cycle_SB_DFFSR_Q_D[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1405.28-1405.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.count_cycle[10] I3=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[10] O=myrisc.cpu.count_cycle_SB_DFFSR_Q_D[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1405.28-1405.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.count_cycle[0] O=myrisc.cpu.count_cycle_SB_DFFSR_Q_D[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.count_cycle[60] I3=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[60] O=myrisc.cpu.count_cycle_SB_DFFSR_Q_D[60]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1405.28-1405.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.count_cycle[5] I3=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[5] O=myrisc.cpu.count_cycle_SB_DFFSR_Q_D[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1405.28-1405.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.count_cycle[59] I3=myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[59] O=myrisc.cpu.count_cycle_SB_DFFSR_Q_D[59]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1405.28-1405.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=myrisc.cpu.count_instr[0] CO=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[2] I0=$false I1=myrisc.cpu.count_instr[1]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1542.22-1542.37|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[9] CO=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[10] I0=$false I1=myrisc.cpu.count_instr[9]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1542.22-1542.37|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[8] CO=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[9] I0=$false I1=myrisc.cpu.count_instr[8]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1542.22-1542.37|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[57] CO=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[58] I0=$false I1=myrisc.cpu.count_instr[57]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1542.22-1542.37|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[56] CO=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[57] I0=$false I1=myrisc.cpu.count_instr[56]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1542.22-1542.37|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[55] CO=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[56] I0=$false I1=myrisc.cpu.count_instr[55]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1542.22-1542.37|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[54] CO=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[55] I0=$false I1=myrisc.cpu.count_instr[54]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1542.22-1542.37|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[53] CO=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[54] I0=$false I1=myrisc.cpu.count_instr[53]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1542.22-1542.37|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[52] CO=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[53] I0=$false I1=myrisc.cpu.count_instr[52]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1542.22-1542.37|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[51] CO=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[52] I0=$false I1=myrisc.cpu.count_instr[51]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1542.22-1542.37|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[50] CO=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[51] I0=$false I1=myrisc.cpu.count_instr[50]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1542.22-1542.37|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[4] CO=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[5] I0=$false I1=myrisc.cpu.count_instr[4]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1542.22-1542.37|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[49] CO=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[50] I0=$false I1=myrisc.cpu.count_instr[49]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1542.22-1542.37|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[7] CO=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[8] I0=$false I1=myrisc.cpu.count_instr[7]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1542.22-1542.37|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[48] CO=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[49] I0=$false I1=myrisc.cpu.count_instr[48]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1542.22-1542.37|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[47] CO=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[48] I0=$false I1=myrisc.cpu.count_instr[47]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1542.22-1542.37|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[46] CO=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[47] I0=$false I1=myrisc.cpu.count_instr[46]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1542.22-1542.37|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[45] CO=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[46] I0=$false I1=myrisc.cpu.count_instr[45]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1542.22-1542.37|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[44] CO=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[45] I0=$false I1=myrisc.cpu.count_instr[44]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1542.22-1542.37|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[43] CO=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[44] I0=$false I1=myrisc.cpu.count_instr[43]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1542.22-1542.37|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[42] CO=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[43] I0=$false I1=myrisc.cpu.count_instr[42]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1542.22-1542.37|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[41] CO=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[42] I0=$false I1=myrisc.cpu.count_instr[41]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1542.22-1542.37|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[40] CO=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[41] I0=$false I1=myrisc.cpu.count_instr[40]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1542.22-1542.37|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[3] CO=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[4] I0=$false I1=myrisc.cpu.count_instr[3]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1542.22-1542.37|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[6] CO=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[7] I0=$false I1=myrisc.cpu.count_instr[6]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1542.22-1542.37|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[39] CO=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[40] I0=$false I1=myrisc.cpu.count_instr[39]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1542.22-1542.37|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[38] CO=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[39] I0=$false I1=myrisc.cpu.count_instr[38]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1542.22-1542.37|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[37] CO=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[38] I0=$false I1=myrisc.cpu.count_instr[37]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1542.22-1542.37|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[36] CO=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[37] I0=$false I1=myrisc.cpu.count_instr[36]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1542.22-1542.37|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[35] CO=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[36] I0=$false I1=myrisc.cpu.count_instr[35]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1542.22-1542.37|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[34] CO=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[35] I0=$false I1=myrisc.cpu.count_instr[34]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1542.22-1542.37|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[33] CO=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[34] I0=$false I1=myrisc.cpu.count_instr[33]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1542.22-1542.37|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[32] CO=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[33] I0=$false I1=myrisc.cpu.count_instr[32]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1542.22-1542.37|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[31] CO=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[32] I0=$false I1=myrisc.cpu.count_instr[31]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1542.22-1542.37|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[30] CO=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[31] I0=$false I1=myrisc.cpu.count_instr[30]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1542.22-1542.37|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[62] CO=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[63] I0=$false I1=myrisc.cpu.count_instr[62]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1542.22-1542.37|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[2] CO=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[3] I0=$false I1=myrisc.cpu.count_instr[2]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1542.22-1542.37|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[29] CO=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[30] I0=$false I1=myrisc.cpu.count_instr[29]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1542.22-1542.37|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[28] CO=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[29] I0=$false I1=myrisc.cpu.count_instr[28]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1542.22-1542.37|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[27] CO=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[28] I0=$false I1=myrisc.cpu.count_instr[27]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1542.22-1542.37|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[26] CO=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[27] I0=$false I1=myrisc.cpu.count_instr[26]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1542.22-1542.37|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[25] CO=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[26] I0=$false I1=myrisc.cpu.count_instr[25]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1542.22-1542.37|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[24] CO=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[25] I0=$false I1=myrisc.cpu.count_instr[24]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1542.22-1542.37|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[23] CO=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[24] I0=$false I1=myrisc.cpu.count_instr[23]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1542.22-1542.37|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[22] CO=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[23] I0=$false I1=myrisc.cpu.count_instr[22]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1542.22-1542.37|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[21] CO=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[22] I0=$false I1=myrisc.cpu.count_instr[21]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1542.22-1542.37|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[61] CO=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[62] I0=$false I1=myrisc.cpu.count_instr[61]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1542.22-1542.37|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[20] CO=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[21] I0=$false I1=myrisc.cpu.count_instr[20]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1542.22-1542.37|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[19] CO=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[20] I0=$false I1=myrisc.cpu.count_instr[19]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1542.22-1542.37|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[18] CO=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[19] I0=$false I1=myrisc.cpu.count_instr[18]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1542.22-1542.37|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[17] CO=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[18] I0=$false I1=myrisc.cpu.count_instr[17]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1542.22-1542.37|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[16] CO=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[17] I0=$false I1=myrisc.cpu.count_instr[16]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1542.22-1542.37|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[15] CO=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[16] I0=$false I1=myrisc.cpu.count_instr[15]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1542.22-1542.37|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[14] CO=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[15] I0=$false I1=myrisc.cpu.count_instr[14]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1542.22-1542.37|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[13] CO=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[14] I0=$false I1=myrisc.cpu.count_instr[13]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1542.22-1542.37|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[12] CO=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[13] I0=$false I1=myrisc.cpu.count_instr[12]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1542.22-1542.37|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[11] CO=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[12] I0=$false I1=myrisc.cpu.count_instr[11]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1542.22-1542.37|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[60] CO=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[61] I0=$false I1=myrisc.cpu.count_instr[60]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1542.22-1542.37|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[10] CO=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[11] I0=$false I1=myrisc.cpu.count_instr[10]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1542.22-1542.37|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[5] CO=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[6] I0=$false I1=myrisc.cpu.count_instr[5]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1542.22-1542.37|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[59] CO=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[60] I0=$false I1=myrisc.cpu.count_instr[59]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1542.22-1542.37|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[58] CO=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[59] I0=$false I1=myrisc.cpu.count_instr[58]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1542.22-1542.37|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=CLK D=myrisc.cpu.count_instr_SB_DFFESR_Q_D[63] E=myrisc.cpu.do_waitirq_SB_LUT4_I1_2_O_SB_LUT4_I2_O_SB_LUT4_I1_O Q=myrisc.cpu.count_instr[63] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.count_instr_SB_DFFESR_Q_D[62] E=myrisc.cpu.do_waitirq_SB_LUT4_I1_2_O_SB_LUT4_I2_O_SB_LUT4_I1_O Q=myrisc.cpu.count_instr[62] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.count_instr_SB_DFFESR_Q_D[53] E=myrisc.cpu.do_waitirq_SB_LUT4_I1_2_O_SB_LUT4_I2_O_SB_LUT4_I1_O Q=myrisc.cpu.count_instr[53] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.count_instr_SB_DFFESR_Q_D[52] E=myrisc.cpu.do_waitirq_SB_LUT4_I1_2_O_SB_LUT4_I2_O_SB_LUT4_I1_O Q=myrisc.cpu.count_instr[52] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.count_instr_SB_DFFESR_Q_D[51] E=myrisc.cpu.do_waitirq_SB_LUT4_I1_2_O_SB_LUT4_I2_O_SB_LUT4_I1_O Q=myrisc.cpu.count_instr[51] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.count_instr_SB_DFFESR_Q_D[50] E=myrisc.cpu.do_waitirq_SB_LUT4_I1_2_O_SB_LUT4_I2_O_SB_LUT4_I1_O Q=myrisc.cpu.count_instr[50] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.count_instr_SB_DFFESR_Q_D[49] E=myrisc.cpu.do_waitirq_SB_LUT4_I1_2_O_SB_LUT4_I2_O_SB_LUT4_I1_O Q=myrisc.cpu.count_instr[49] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.count_instr_SB_DFFESR_Q_D[48] E=myrisc.cpu.do_waitirq_SB_LUT4_I1_2_O_SB_LUT4_I2_O_SB_LUT4_I1_O Q=myrisc.cpu.count_instr[48] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.count_instr_SB_DFFESR_Q_D[47] E=myrisc.cpu.do_waitirq_SB_LUT4_I1_2_O_SB_LUT4_I2_O_SB_LUT4_I1_O Q=myrisc.cpu.count_instr[47] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.count_instr_SB_DFFESR_Q_D[46] E=myrisc.cpu.do_waitirq_SB_LUT4_I1_2_O_SB_LUT4_I2_O_SB_LUT4_I1_O Q=myrisc.cpu.count_instr[46] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.count_instr_SB_DFFESR_Q_D[45] E=myrisc.cpu.do_waitirq_SB_LUT4_I1_2_O_SB_LUT4_I2_O_SB_LUT4_I1_O Q=myrisc.cpu.count_instr[45] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.count_instr_SB_DFFESR_Q_D[44] E=myrisc.cpu.do_waitirq_SB_LUT4_I1_2_O_SB_LUT4_I2_O_SB_LUT4_I1_O Q=myrisc.cpu.count_instr[44] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.count_instr_SB_DFFESR_Q_D[61] E=myrisc.cpu.do_waitirq_SB_LUT4_I1_2_O_SB_LUT4_I2_O_SB_LUT4_I1_O Q=myrisc.cpu.count_instr[61] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.count_instr_SB_DFFESR_Q_D[43] E=myrisc.cpu.do_waitirq_SB_LUT4_I1_2_O_SB_LUT4_I2_O_SB_LUT4_I1_O Q=myrisc.cpu.count_instr[43] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.count_instr_SB_DFFESR_Q_D[42] E=myrisc.cpu.do_waitirq_SB_LUT4_I1_2_O_SB_LUT4_I2_O_SB_LUT4_I1_O Q=myrisc.cpu.count_instr[42] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.count_instr_SB_DFFESR_Q_D[41] E=myrisc.cpu.do_waitirq_SB_LUT4_I1_2_O_SB_LUT4_I2_O_SB_LUT4_I1_O Q=myrisc.cpu.count_instr[41] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.count_instr_SB_DFFESR_Q_D[40] E=myrisc.cpu.do_waitirq_SB_LUT4_I1_2_O_SB_LUT4_I2_O_SB_LUT4_I1_O Q=myrisc.cpu.count_instr[40] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.count_instr_SB_DFFESR_Q_D[39] E=myrisc.cpu.do_waitirq_SB_LUT4_I1_2_O_SB_LUT4_I2_O_SB_LUT4_I1_O Q=myrisc.cpu.count_instr[39] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.count_instr_SB_DFFESR_Q_D[38] E=myrisc.cpu.do_waitirq_SB_LUT4_I1_2_O_SB_LUT4_I2_O_SB_LUT4_I1_O Q=myrisc.cpu.count_instr[38] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.count_instr_SB_DFFESR_Q_D[37] E=myrisc.cpu.do_waitirq_SB_LUT4_I1_2_O_SB_LUT4_I2_O_SB_LUT4_I1_O Q=myrisc.cpu.count_instr[37] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.count_instr_SB_DFFESR_Q_D[36] E=myrisc.cpu.do_waitirq_SB_LUT4_I1_2_O_SB_LUT4_I2_O_SB_LUT4_I1_O Q=myrisc.cpu.count_instr[36] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.count_instr_SB_DFFESR_Q_D[35] E=myrisc.cpu.do_waitirq_SB_LUT4_I1_2_O_SB_LUT4_I2_O_SB_LUT4_I1_O Q=myrisc.cpu.count_instr[35] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.count_instr_SB_DFFESR_Q_D[34] E=myrisc.cpu.do_waitirq_SB_LUT4_I1_2_O_SB_LUT4_I2_O_SB_LUT4_I1_O Q=myrisc.cpu.count_instr[34] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.count_instr_SB_DFFESR_Q_D[60] E=myrisc.cpu.do_waitirq_SB_LUT4_I1_2_O_SB_LUT4_I2_O_SB_LUT4_I1_O Q=myrisc.cpu.count_instr[60] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.count_instr_SB_DFFESR_Q_D[33] E=myrisc.cpu.do_waitirq_SB_LUT4_I1_2_O_SB_LUT4_I2_O_SB_LUT4_I1_O Q=myrisc.cpu.count_instr[33] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.count_instr_SB_DFFESR_Q_D[32] E=myrisc.cpu.do_waitirq_SB_LUT4_I1_2_O_SB_LUT4_I2_O_SB_LUT4_I1_O Q=myrisc.cpu.count_instr[32] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.count_instr_SB_DFFESR_Q_D[31] E=myrisc.cpu.do_waitirq_SB_LUT4_I1_2_O_SB_LUT4_I2_O_SB_LUT4_I1_O Q=myrisc.cpu.count_instr[31] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.count_instr_SB_DFFESR_Q_D[30] E=myrisc.cpu.do_waitirq_SB_LUT4_I1_2_O_SB_LUT4_I2_O_SB_LUT4_I1_O Q=myrisc.cpu.count_instr[30] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.count_instr_SB_DFFESR_Q_D[29] E=myrisc.cpu.do_waitirq_SB_LUT4_I1_2_O_SB_LUT4_I2_O_SB_LUT4_I1_O Q=myrisc.cpu.count_instr[29] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.count_instr_SB_DFFESR_Q_D[28] E=myrisc.cpu.do_waitirq_SB_LUT4_I1_2_O_SB_LUT4_I2_O_SB_LUT4_I1_O Q=myrisc.cpu.count_instr[28] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.count_instr_SB_DFFESR_Q_D[27] E=myrisc.cpu.do_waitirq_SB_LUT4_I1_2_O_SB_LUT4_I2_O_SB_LUT4_I1_O Q=myrisc.cpu.count_instr[27] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.count_instr_SB_DFFESR_Q_D[26] E=myrisc.cpu.do_waitirq_SB_LUT4_I1_2_O_SB_LUT4_I2_O_SB_LUT4_I1_O Q=myrisc.cpu.count_instr[26] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.count_instr_SB_DFFESR_Q_D[25] E=myrisc.cpu.do_waitirq_SB_LUT4_I1_2_O_SB_LUT4_I2_O_SB_LUT4_I1_O Q=myrisc.cpu.count_instr[25] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.count_instr_SB_DFFESR_Q_D[24] E=myrisc.cpu.do_waitirq_SB_LUT4_I1_2_O_SB_LUT4_I2_O_SB_LUT4_I1_O Q=myrisc.cpu.count_instr[24] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.count_instr_SB_DFFESR_Q_D[59] E=myrisc.cpu.do_waitirq_SB_LUT4_I1_2_O_SB_LUT4_I2_O_SB_LUT4_I1_O Q=myrisc.cpu.count_instr[59] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.count_instr_SB_DFFESR_Q_D[23] E=myrisc.cpu.do_waitirq_SB_LUT4_I1_2_O_SB_LUT4_I2_O_SB_LUT4_I1_O Q=myrisc.cpu.count_instr[23] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.count_instr_SB_DFFESR_Q_D[22] E=myrisc.cpu.do_waitirq_SB_LUT4_I1_2_O_SB_LUT4_I2_O_SB_LUT4_I1_O Q=myrisc.cpu.count_instr[22] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.count_instr_SB_DFFESR_Q_D[21] E=myrisc.cpu.do_waitirq_SB_LUT4_I1_2_O_SB_LUT4_I2_O_SB_LUT4_I1_O Q=myrisc.cpu.count_instr[21] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.count_instr_SB_DFFESR_Q_D[20] E=myrisc.cpu.do_waitirq_SB_LUT4_I1_2_O_SB_LUT4_I2_O_SB_LUT4_I1_O Q=myrisc.cpu.count_instr[20] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.count_instr_SB_DFFESR_Q_D[19] E=myrisc.cpu.do_waitirq_SB_LUT4_I1_2_O_SB_LUT4_I2_O_SB_LUT4_I1_O Q=myrisc.cpu.count_instr[19] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.count_instr_SB_DFFESR_Q_D[18] E=myrisc.cpu.do_waitirq_SB_LUT4_I1_2_O_SB_LUT4_I2_O_SB_LUT4_I1_O Q=myrisc.cpu.count_instr[18] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.count_instr_SB_DFFESR_Q_D[17] E=myrisc.cpu.do_waitirq_SB_LUT4_I1_2_O_SB_LUT4_I2_O_SB_LUT4_I1_O Q=myrisc.cpu.count_instr[17] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.count_instr_SB_DFFESR_Q_D[16] E=myrisc.cpu.do_waitirq_SB_LUT4_I1_2_O_SB_LUT4_I2_O_SB_LUT4_I1_O Q=myrisc.cpu.count_instr[16] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.count_instr_SB_DFFESR_Q_D[15] E=myrisc.cpu.do_waitirq_SB_LUT4_I1_2_O_SB_LUT4_I2_O_SB_LUT4_I1_O Q=myrisc.cpu.count_instr[15] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.count_instr_SB_DFFESR_Q_D[14] E=myrisc.cpu.do_waitirq_SB_LUT4_I1_2_O_SB_LUT4_I2_O_SB_LUT4_I1_O Q=myrisc.cpu.count_instr[14] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.count_instr_SB_DFFESR_Q_D[58] E=myrisc.cpu.do_waitirq_SB_LUT4_I1_2_O_SB_LUT4_I2_O_SB_LUT4_I1_O Q=myrisc.cpu.count_instr[58] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.count_instr_SB_DFFESR_Q_D[13] E=myrisc.cpu.do_waitirq_SB_LUT4_I1_2_O_SB_LUT4_I2_O_SB_LUT4_I1_O Q=myrisc.cpu.count_instr[13] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.count_instr_SB_DFFESR_Q_D[12] E=myrisc.cpu.do_waitirq_SB_LUT4_I1_2_O_SB_LUT4_I2_O_SB_LUT4_I1_O Q=myrisc.cpu.count_instr[12] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.count_instr_SB_DFFESR_Q_D[11] E=myrisc.cpu.do_waitirq_SB_LUT4_I1_2_O_SB_LUT4_I2_O_SB_LUT4_I1_O Q=myrisc.cpu.count_instr[11] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.count_instr_SB_DFFESR_Q_D[10] E=myrisc.cpu.do_waitirq_SB_LUT4_I1_2_O_SB_LUT4_I2_O_SB_LUT4_I1_O Q=myrisc.cpu.count_instr[10] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.count_instr_SB_DFFESR_Q_D[9] E=myrisc.cpu.do_waitirq_SB_LUT4_I1_2_O_SB_LUT4_I2_O_SB_LUT4_I1_O Q=myrisc.cpu.count_instr[9] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.count_instr_SB_DFFESR_Q_D[8] E=myrisc.cpu.do_waitirq_SB_LUT4_I1_2_O_SB_LUT4_I2_O_SB_LUT4_I1_O Q=myrisc.cpu.count_instr[8] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.count_instr_SB_DFFESR_Q_D[7] E=myrisc.cpu.do_waitirq_SB_LUT4_I1_2_O_SB_LUT4_I2_O_SB_LUT4_I1_O Q=myrisc.cpu.count_instr[7] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.count_instr_SB_DFFESR_Q_D[6] E=myrisc.cpu.do_waitirq_SB_LUT4_I1_2_O_SB_LUT4_I2_O_SB_LUT4_I1_O Q=myrisc.cpu.count_instr[6] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.count_instr_SB_DFFESR_Q_D[5] E=myrisc.cpu.do_waitirq_SB_LUT4_I1_2_O_SB_LUT4_I2_O_SB_LUT4_I1_O Q=myrisc.cpu.count_instr[5] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.count_instr_SB_DFFESR_Q_D[4] E=myrisc.cpu.do_waitirq_SB_LUT4_I1_2_O_SB_LUT4_I2_O_SB_LUT4_I1_O Q=myrisc.cpu.count_instr[4] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.count_instr_SB_DFFESR_Q_D[57] E=myrisc.cpu.do_waitirq_SB_LUT4_I1_2_O_SB_LUT4_I2_O_SB_LUT4_I1_O Q=myrisc.cpu.count_instr[57] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.count_instr_SB_DFFESR_Q_D[3] E=myrisc.cpu.do_waitirq_SB_LUT4_I1_2_O_SB_LUT4_I2_O_SB_LUT4_I1_O Q=myrisc.cpu.count_instr[3] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.count_instr_SB_DFFESR_Q_D[2] E=myrisc.cpu.do_waitirq_SB_LUT4_I1_2_O_SB_LUT4_I2_O_SB_LUT4_I1_O Q=myrisc.cpu.count_instr[2] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.count_instr_SB_DFFESR_Q_D[1] E=myrisc.cpu.do_waitirq_SB_LUT4_I1_2_O_SB_LUT4_I2_O_SB_LUT4_I1_O Q=myrisc.cpu.count_instr[1] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.count_instr_SB_DFFESR_Q_D[0] E=myrisc.cpu.do_waitirq_SB_LUT4_I1_2_O_SB_LUT4_I2_O_SB_LUT4_I1_O Q=myrisc.cpu.count_instr[0] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.count_instr_SB_DFFESR_Q_D[56] E=myrisc.cpu.do_waitirq_SB_LUT4_I1_2_O_SB_LUT4_I2_O_SB_LUT4_I1_O Q=myrisc.cpu.count_instr[56] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.count_instr_SB_DFFESR_Q_D[55] E=myrisc.cpu.do_waitirq_SB_LUT4_I1_2_O_SB_LUT4_I2_O_SB_LUT4_I1_O Q=myrisc.cpu.count_instr[55] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.count_instr_SB_DFFESR_Q_D[54] E=myrisc.cpu.do_waitirq_SB_LUT4_I1_2_O_SB_LUT4_I2_O_SB_LUT4_I1_O Q=myrisc.cpu.count_instr[54] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.count_instr[9] I3=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[9] O=myrisc.cpu.count_instr_SB_DFFESR_Q_D[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1542.22-1542.37|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.count_instr[8] I3=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[8] O=myrisc.cpu.count_instr_SB_DFFESR_Q_D[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1542.22-1542.37|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.count_instr[58] I3=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[58] O=myrisc.cpu.count_instr_SB_DFFESR_Q_D[58]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1542.22-1542.37|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.count_instr[57] I3=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[57] O=myrisc.cpu.count_instr_SB_DFFESR_Q_D[57]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1542.22-1542.37|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.count_instr[56] I3=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[56] O=myrisc.cpu.count_instr_SB_DFFESR_Q_D[56]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1542.22-1542.37|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.count_instr[55] I3=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[55] O=myrisc.cpu.count_instr_SB_DFFESR_Q_D[55]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1542.22-1542.37|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.count_instr[54] I3=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[54] O=myrisc.cpu.count_instr_SB_DFFESR_Q_D[54]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1542.22-1542.37|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.count_instr[53] I3=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[53] O=myrisc.cpu.count_instr_SB_DFFESR_Q_D[53]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1542.22-1542.37|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.count_instr[52] I3=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[52] O=myrisc.cpu.count_instr_SB_DFFESR_Q_D[52]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1542.22-1542.37|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.count_instr[51] I3=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[51] O=myrisc.cpu.count_instr_SB_DFFESR_Q_D[51]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1542.22-1542.37|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.count_instr[50] I3=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[50] O=myrisc.cpu.count_instr_SB_DFFESR_Q_D[50]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1542.22-1542.37|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.count_instr[4] I3=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[4] O=myrisc.cpu.count_instr_SB_DFFESR_Q_D[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1542.22-1542.37|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.count_instr[7] I3=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[7] O=myrisc.cpu.count_instr_SB_DFFESR_Q_D[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1542.22-1542.37|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.count_instr[49] I3=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[49] O=myrisc.cpu.count_instr_SB_DFFESR_Q_D[49]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1542.22-1542.37|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.count_instr[48] I3=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[48] O=myrisc.cpu.count_instr_SB_DFFESR_Q_D[48]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1542.22-1542.37|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.count_instr[47] I3=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[47] O=myrisc.cpu.count_instr_SB_DFFESR_Q_D[47]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1542.22-1542.37|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.count_instr[46] I3=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[46] O=myrisc.cpu.count_instr_SB_DFFESR_Q_D[46]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1542.22-1542.37|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.count_instr[45] I3=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[45] O=myrisc.cpu.count_instr_SB_DFFESR_Q_D[45]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1542.22-1542.37|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.count_instr[44] I3=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[44] O=myrisc.cpu.count_instr_SB_DFFESR_Q_D[44]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1542.22-1542.37|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.count_instr[43] I3=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[43] O=myrisc.cpu.count_instr_SB_DFFESR_Q_D[43]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1542.22-1542.37|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.count_instr[42] I3=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[42] O=myrisc.cpu.count_instr_SB_DFFESR_Q_D[42]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1542.22-1542.37|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.count_instr[41] I3=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[41] O=myrisc.cpu.count_instr_SB_DFFESR_Q_D[41]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1542.22-1542.37|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.count_instr[40] I3=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[40] O=myrisc.cpu.count_instr_SB_DFFESR_Q_D[40]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1542.22-1542.37|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.count_instr[6] I3=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[6] O=myrisc.cpu.count_instr_SB_DFFESR_Q_D[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1542.22-1542.37|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.count_instr[3] I3=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[3] O=myrisc.cpu.count_instr_SB_DFFESR_Q_D[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1542.22-1542.37|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.count_instr[39] I3=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[39] O=myrisc.cpu.count_instr_SB_DFFESR_Q_D[39]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1542.22-1542.37|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.count_instr[38] I3=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[38] O=myrisc.cpu.count_instr_SB_DFFESR_Q_D[38]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1542.22-1542.37|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.count_instr[37] I3=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[37] O=myrisc.cpu.count_instr_SB_DFFESR_Q_D[37]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1542.22-1542.37|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.count_instr[36] I3=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[36] O=myrisc.cpu.count_instr_SB_DFFESR_Q_D[36]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1542.22-1542.37|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.count_instr[35] I3=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[35] O=myrisc.cpu.count_instr_SB_DFFESR_Q_D[35]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1542.22-1542.37|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.count_instr[34] I3=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[34] O=myrisc.cpu.count_instr_SB_DFFESR_Q_D[34]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1542.22-1542.37|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.count_instr[33] I3=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[33] O=myrisc.cpu.count_instr_SB_DFFESR_Q_D[33]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1542.22-1542.37|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.count_instr[32] I3=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[32] O=myrisc.cpu.count_instr_SB_DFFESR_Q_D[32]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1542.22-1542.37|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.count_instr[31] I3=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[31] O=myrisc.cpu.count_instr_SB_DFFESR_Q_D[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1542.22-1542.37|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.count_instr[63] I3=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[63] O=myrisc.cpu.count_instr_SB_DFFESR_Q_D[63]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1542.22-1542.37|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.count_instr[30] I3=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[30] O=myrisc.cpu.count_instr_SB_DFFESR_Q_D[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1542.22-1542.37|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.count_instr[2] I3=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[2] O=myrisc.cpu.count_instr_SB_DFFESR_Q_D[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1542.22-1542.37|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.count_instr[29] I3=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[29] O=myrisc.cpu.count_instr_SB_DFFESR_Q_D[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1542.22-1542.37|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.count_instr[28] I3=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[28] O=myrisc.cpu.count_instr_SB_DFFESR_Q_D[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1542.22-1542.37|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.count_instr[27] I3=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[27] O=myrisc.cpu.count_instr_SB_DFFESR_Q_D[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1542.22-1542.37|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.count_instr[26] I3=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[26] O=myrisc.cpu.count_instr_SB_DFFESR_Q_D[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1542.22-1542.37|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.count_instr[25] I3=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[25] O=myrisc.cpu.count_instr_SB_DFFESR_Q_D[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1542.22-1542.37|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.count_instr[24] I3=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[24] O=myrisc.cpu.count_instr_SB_DFFESR_Q_D[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1542.22-1542.37|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.count_instr[23] I3=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[23] O=myrisc.cpu.count_instr_SB_DFFESR_Q_D[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1542.22-1542.37|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.count_instr[22] I3=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[22] O=myrisc.cpu.count_instr_SB_DFFESR_Q_D[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1542.22-1542.37|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.count_instr[62] I3=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[62] O=myrisc.cpu.count_instr_SB_DFFESR_Q_D[62]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1542.22-1542.37|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.count_instr[21] I3=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[21] O=myrisc.cpu.count_instr_SB_DFFESR_Q_D[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1542.22-1542.37|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.count_instr[20] I3=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[20] O=myrisc.cpu.count_instr_SB_DFFESR_Q_D[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1542.22-1542.37|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.count_instr[1] I3=myrisc.cpu.count_instr[0] O=myrisc.cpu.count_instr_SB_DFFESR_Q_D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1542.22-1542.37|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.count_instr[19] I3=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[19] O=myrisc.cpu.count_instr_SB_DFFESR_Q_D[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1542.22-1542.37|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.count_instr[18] I3=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[18] O=myrisc.cpu.count_instr_SB_DFFESR_Q_D[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1542.22-1542.37|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.count_instr[17] I3=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[17] O=myrisc.cpu.count_instr_SB_DFFESR_Q_D[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1542.22-1542.37|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.count_instr[16] I3=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[16] O=myrisc.cpu.count_instr_SB_DFFESR_Q_D[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1542.22-1542.37|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.count_instr[15] I3=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[15] O=myrisc.cpu.count_instr_SB_DFFESR_Q_D[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1542.22-1542.37|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.count_instr[14] I3=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[14] O=myrisc.cpu.count_instr_SB_DFFESR_Q_D[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1542.22-1542.37|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.count_instr[13] I3=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[13] O=myrisc.cpu.count_instr_SB_DFFESR_Q_D[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1542.22-1542.37|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.count_instr[61] I3=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[61] O=myrisc.cpu.count_instr_SB_DFFESR_Q_D[61]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1542.22-1542.37|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.count_instr[12] I3=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[12] O=myrisc.cpu.count_instr_SB_DFFESR_Q_D[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1542.22-1542.37|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.count_instr[11] I3=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[11] O=myrisc.cpu.count_instr_SB_DFFESR_Q_D[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1542.22-1542.37|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.count_instr[10] I3=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[10] O=myrisc.cpu.count_instr_SB_DFFESR_Q_D[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1542.22-1542.37|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.count_instr[0] O=myrisc.cpu.count_instr_SB_DFFESR_Q_D[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.count_instr[60] I3=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[60] O=myrisc.cpu.count_instr_SB_DFFESR_Q_D[60]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1542.22-1542.37|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.count_instr[5] I3=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[5] O=myrisc.cpu.count_instr_SB_DFFESR_Q_D[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1542.22-1542.37|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.count_instr[59] I3=myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[59] O=myrisc.cpu.count_instr_SB_DFFESR_Q_D[59]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1542.22-1542.37|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_DFF C=CLK D=myrisc.cpu.cpu_state_SB_DFF_Q_D Q=myrisc.cpu.cpu_state[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=CLK D=myrisc.cpu.cpu_state_SB_DFF_Q_1_D Q=myrisc.cpu.cpu_state[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[0] I2=myrisc.cpu.cpu_state[4] I3=myrisc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[2] O=myrisc.cpu.cpu_state_SB_DFF_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=myrisc.cpu.do_waitirq_SB_LUT4_I1_1_O_SB_LUT4_O_I0[3] I1=myrisc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I1[0] I2=myrisc.cpu.pcpi_mul.pcpi_wr_SB_LUT4_I1_O[1] I3=myrisc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3[3] O=myrisc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I1[0] I3=myrisc.cpu.do_waitirq_SB_LUT4_I1_1_O_SB_LUT4_O_I0[3] O=myrisc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.mem_do_prefetch I2=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_I2[0] I3=myrisc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0[3] O=myrisc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000011001111
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0[3] I3=myrisc.cpu.cpu_state[2] O=myrisc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I1_O[3] I3=myrisc.cpu.is_sb_sh_sw O=myrisc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_DFF C=CLK D=myrisc.cpu.cpu_state_SB_DFF_Q_2_D Q=myrisc.cpu.cpu_state[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=myrisc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0[3] I1=myrisc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I1[1] I2=myrisc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I1[2] I3=myrisc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I1[3] O=myrisc.cpu.cpu_state_SB_DFF_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111100010000
.gate SB_LUT4 I0=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_I2[0] I1=myrisc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0[3] I2=myrisc.cpu.is_beq_bne_blt_bge_bltu_bgeu I3=myrisc.cpu.cpu_state[3] O=myrisc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001000000000000
.gate SB_DFF C=CLK D=myrisc.cpu.cpu_state_SB_DFF_Q_3_D Q=myrisc.cpu.cpu_state[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=myrisc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[1] I1=myrisc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I1[1] I2=myrisc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0] I3=myrisc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[1] O=myrisc.cpu.cpu_state_SB_DFF_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110000011101110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.instr_waitirq I2=myrisc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1] I3=myrisc.cpu.do_waitirq_SB_LUT4_I1_2_O_SB_LUT4_I3_I2_SB_LUT4_I2_O[0] O=myrisc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.instr_jal I3=myrisc.cpu.decoder_trigger O=myrisc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.pcpi_valid_SB_DFFESR_Q_E_SB_LUT4_O_I2[2] I3=myrisc.cpu.pcpi_valid_SB_DFFESR_Q_D[1] O=myrisc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0] I3=myrisc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O[1] O=myrisc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I0_O[0] I2=myrisc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I0_O[1] I3=myrisc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I0_O[2] O=myrisc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000000011
.gate SB_DFF C=CLK D=myrisc.cpu.cpu_state_SB_DFF_Q_4_D Q=myrisc.cpu.cpu_state[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_I3_O_SB_LUT4_I1_O[0] I2=myrisc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_I3_O_SB_LUT4_I1_O[1] I3=myrisc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_I3_O_SB_LUT4_I1_O[2] O=myrisc.cpu.cpu_state_SB_DFF_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111111111111
.gate SB_DFF C=CLK D=myrisc.cpu.cpu_state_SB_DFF_Q_5_D Q=myrisc.cpu.cpu_state[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=myrisc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0[0] I1=myrisc.cpu.cpu_state[0] I2=resetn I3=myrisc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0[3] O=myrisc.cpu.cpu_state_SB_DFF_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000011101110
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0] I3=myrisc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[1] O=myrisc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[0] I2=myrisc.cpu.cpu_state[5] I3=myrisc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[2] O=myrisc.cpu.cpu_state_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111000000
.gate SB_RAM40_4K MASK[0]=myrisc.cpu.cpuregs.wen_SB_LUT4_I3_O MASK[1]=myrisc.cpu.cpuregs.wen_SB_LUT4_I3_O MASK[2]=myrisc.cpu.cpuregs.wen_SB_LUT4_I3_O MASK[3]=myrisc.cpu.cpuregs.wen_SB_LUT4_I3_O MASK[4]=myrisc.cpu.cpuregs.wen_SB_LUT4_I3_O MASK[5]=myrisc.cpu.cpuregs.wen_SB_LUT4_I3_O MASK[6]=myrisc.cpu.cpuregs.wen_SB_LUT4_I3_O MASK[7]=myrisc.cpu.cpuregs.wen_SB_LUT4_I3_O MASK[8]=myrisc.cpu.cpuregs.wen_SB_LUT4_I3_O MASK[9]=myrisc.cpu.cpuregs.wen_SB_LUT4_I3_O MASK[10]=myrisc.cpu.cpuregs.wen_SB_LUT4_I3_O MASK[11]=myrisc.cpu.cpuregs.wen_SB_LUT4_I3_O MASK[12]=myrisc.cpu.cpuregs.wen_SB_LUT4_I3_O MASK[13]=myrisc.cpu.cpuregs.wen_SB_LUT4_I3_O MASK[14]=myrisc.cpu.cpuregs.wen_SB_LUT4_I3_O MASK[15]=myrisc.cpu.cpuregs.wen_SB_LUT4_I3_O RADDR[0]=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_20_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O[0] RADDR[1]=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I0_O[3] RADDR[2]=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_20_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O[2] RADDR[3]=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I0_O[0] RADDR[4]=myrisc.cpu.decoded_rs2_SB_DFF_Q_D RADDR[5]=$false RADDR[6]=$false RADDR[7]=$false RADDR[8]=$false RADDR[9]=$false RADDR[10]=$false RCLK=CLK RCLKE=$true RDATA[0]=myrisc.cpu.cpuregs.regs.0.0.0_RDATA_15[0] RDATA[1]=myrisc.cpu.cpuregs.regs.0.0.0_RDATA_14[0] RDATA[2]=myrisc.cpu.cpuregs.regs.0.0.0_RDATA_13[0] RDATA[3]=myrisc.cpu.cpuregs.regs.0.0.0_RDATA_12[0] RDATA[4]=myrisc.cpu.cpuregs.regs.0.0.0_RDATA_11[0] RDATA[5]=myrisc.cpu.cpuregs.regs.0.0.0_RDATA_10[0] RDATA[6]=myrisc.cpu.cpuregs.regs.0.0.0_RDATA_9[0] RDATA[7]=myrisc.cpu.cpuregs.regs.0.0.0_RDATA_8[0] RDATA[8]=myrisc.cpu.cpuregs.regs.0.0.0_RDATA_7[0] RDATA[9]=myrisc.cpu.cpuregs.regs.0.0.0_RDATA_6[0] RDATA[10]=myrisc.cpu.cpuregs.regs.0.0.0_RDATA_5[0] RDATA[11]=myrisc.cpu.cpuregs.regs.0.0.0_RDATA_4[0] RDATA[12]=myrisc.cpu.cpuregs.regs.0.0.0_RDATA_3[0] RDATA[13]=myrisc.cpu.cpuregs.regs.0.0.0_RDATA_2[1] RDATA[14]=myrisc.cpu.cpuregs.regs.0.0.0_RDATA_1[0] RDATA[15]=myrisc.cpu.cpuregs.regs.0.0.0_RDATA[0] RE=$true WADDR[0]=myrisc.cpu.latched_rd[0] WADDR[1]=myrisc.cpu.latched_rd[1] WADDR[2]=myrisc.cpu.latched_rd[2] WADDR[3]=myrisc.cpu.latched_rd[3] WADDR[4]=myrisc.cpu.latched_rd[4] WADDR[5]=$false WADDR[6]=$false WADDR[7]=$false WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=CLK WCLKE=myrisc.cpu.cpuregs.wen WDATA[0]=myrisc.cpu.cpuregs.wdata[0] WDATA[1]=myrisc.cpu.cpuregs.wdata[1] WDATA[2]=myrisc.cpu.cpuregs.wdata[2] WDATA[3]=myrisc.cpu.cpuregs.wdata[3] WDATA[4]=myrisc.cpu.cpuregs.wdata[4] WDATA[5]=myrisc.cpu.cpuregs.wdata[5] WDATA[6]=myrisc.cpu.cpuregs.wdata[6] WDATA[7]=myrisc.cpu.cpuregs.wdata[7] WDATA[8]=myrisc.cpu.cpuregs.wdata[8] WDATA[9]=myrisc.cpu.cpuregs.wdata[9] WDATA[10]=myrisc.cpu.cpuregs.wdata[10] WDATA[11]=myrisc.cpu.cpuregs.wdata[11] WDATA[12]=myrisc.cpu.cpuregs.wdata[12] WDATA[13]=myrisc.cpu.cpuregs.wdata[13] WDATA[14]=myrisc.cpu.cpuregs.wdata[14] WDATA[15]=myrisc.cpu.cpuregs.wdata[15] WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:212.4-224.3|/usr/local/bin/../share/yosys/ice40/brams_map.v:54.7-66.6"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 00
.param WRITE_MODE 00
.gate SB_LUT4 I0=myrisc.cpu.cpuregs.regs.0.0.0_RDATA_10[0] I1=myrisc.cpu.cpuregs.regs.0.0.1_RDATA_10[1] I2=myrisc.cpu.cpuregs.regs.1.0.0_RDATA_12[2] I3=myrisc.cpu.cpuregs.regs.1.0.0_RDATA_12[3] O=myrisc.cpu.cpuregs.regs.0.0.0_RDATA_10_SB_LUT4_I0_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.cpuregs.regs.0.0.0_RDATA_10_SB_LUT4_I0_O[0] I3=myrisc.cpu.cpuregs.regs.0.0.0_RDATA_10_SB_LUT4_I0_O[1] O=myrisc.cpu.cpuregs.regs.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000011111111
.gate SB_LUT4 I0=myrisc.cpu.decoded_rs2[5] I1=myrisc.cpu.is_slli_srli_srai I2=myrisc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O[2] I3=myrisc.cpu.decoded_imm[5] O=myrisc.cpu.cpuregs.regs.0.0.0_RDATA_10_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=myrisc.cpu.cpuregs.regs.0.0.0_RDATA_11[0] I1=myrisc.cpu.cpuregs.regs.0.0.1_RDATA_11[1] I2=myrisc.cpu.cpuregs.regs.1.0.0_RDATA_12[2] I3=myrisc.cpu.cpuregs.regs.1.0.0_RDATA_12[3] O=myrisc.cpu.cpuregs.regs.0.0.0_RDATA_11_SB_LUT4_I0_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.cpuregs.regs.0.0.0_RDATA_11_SB_LUT4_I0_O[0] I3=myrisc.cpu.cpuregs.regs.0.0.0_RDATA_11_SB_LUT4_I0_O[1] O=myrisc.cpu.cpuregs.regs.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000011111111
.gate SB_LUT4 I0=myrisc.cpu.decoded_rs2[4] I1=myrisc.cpu.is_slli_srli_srai I2=myrisc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O[2] I3=myrisc.cpu.decoded_imm[4] O=myrisc.cpu.cpuregs.regs.0.0.0_RDATA_11_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=myrisc.cpu.cpuregs.regs.0.0.0_RDATA_12[0] I1=myrisc.cpu.cpuregs.regs.0.0.1_RDATA_12[1] I2=myrisc.cpu.cpuregs.regs.1.0.0_RDATA_12[2] I3=myrisc.cpu.cpuregs.regs.1.0.0_RDATA_12[3] O=myrisc.cpu.cpuregs.regs.0.0.0_RDATA_12_SB_LUT4_I0_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.cpuregs.regs.0.0.0_RDATA_12_SB_LUT4_I0_O[0] I3=myrisc.cpu.cpuregs.regs.0.0.0_RDATA_12_SB_LUT4_I0_O[1] O=myrisc.cpu.cpuregs.regs.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000011111111
.gate SB_LUT4 I0=myrisc.cpu.decoded_rs2[3] I1=myrisc.cpu.is_slli_srli_srai I2=myrisc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O[2] I3=myrisc.cpu.decoded_imm[3] O=myrisc.cpu.cpuregs.regs.0.0.0_RDATA_12_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=myrisc.cpu.cpuregs.regs.0.0.0_RDATA_13[0] I1=myrisc.cpu.cpuregs.regs.0.0.1_RDATA_13[1] I2=myrisc.cpu.cpuregs.regs.1.0.0_RDATA_12[2] I3=myrisc.cpu.cpuregs.regs.1.0.0_RDATA_12[3] O=myrisc.cpu.cpuregs.regs.0.0.0_RDATA_13_SB_LUT4_I0_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.cpuregs.regs.0.0.0_RDATA_13_SB_LUT4_I0_O[0] I3=myrisc.cpu.cpuregs.regs.0.0.0_RDATA_13_SB_LUT4_I0_O[1] O=myrisc.cpu.cpuregs.regs.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000011111111
.gate SB_LUT4 I0=myrisc.cpu.decoded_rs2[2] I1=myrisc.cpu.is_slli_srli_srai I2=myrisc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O[2] I3=myrisc.cpu.decoded_imm[2] O=myrisc.cpu.cpuregs.regs.0.0.0_RDATA_13_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=myrisc.cpu.cpuregs.regs.0.0.0_RDATA_14[0] I1=myrisc.cpu.cpuregs.regs.0.0.1_RDATA_14[1] I2=myrisc.cpu.cpuregs.regs.1.0.0_RDATA_12[2] I3=myrisc.cpu.cpuregs.regs.1.0.0_RDATA_12[3] O=myrisc.cpu.cpuregs.regs.0.0.0_RDATA_14_SB_LUT4_I0_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.cpuregs.regs.0.0.0_RDATA_14_SB_LUT4_I0_O[0] I3=myrisc.cpu.cpuregs.regs.0.0.0_RDATA_14_SB_LUT4_I0_O[1] O=myrisc.cpu.cpuregs.regs.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000011111111
.gate SB_LUT4 I0=myrisc.cpu.decoded_rs2[1] I1=myrisc.cpu.is_slli_srli_srai I2=myrisc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O[2] I3=myrisc.cpu.decoded_imm[1] O=myrisc.cpu.cpuregs.regs.0.0.0_RDATA_14_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=myrisc.cpu.cpuregs.regs.0.0.0_RDATA_15[0] I1=myrisc.cpu.cpuregs.regs.0.0.1_RDATA_15[1] I2=myrisc.cpu.cpuregs.regs.1.0.0_RDATA_12[2] I3=myrisc.cpu.cpuregs.regs.1.0.0_RDATA_12[3] O=myrisc.cpu.cpuregs.regs.0.0.0_RDATA_15_SB_LUT4_I0_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.cpuregs.regs.0.0.0_RDATA_15_SB_LUT4_I0_O[0] I3=myrisc.cpu.cpuregs.regs.0.0.0_RDATA_15_SB_LUT4_I0_O[1] O=myrisc.cpu.cpuregs.regs.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000011111111
.gate SB_LUT4 I0=myrisc.cpu.decoded_rs2[0] I1=myrisc.cpu.is_slli_srli_srai I2=myrisc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O[2] I3=myrisc.cpu.decoded_imm[0] O=myrisc.cpu.cpuregs.regs.0.0.0_RDATA_15_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=myrisc.cpu.cpuregs.regs.0.0.0_RDATA_1[0] I1=myrisc.cpu.cpuregs.regs.0.0.1_RDATA_1[1] I2=myrisc.cpu.cpuregs.regs.1.0.0_RDATA_12[2] I3=myrisc.cpu.cpuregs.regs.1.0.0_RDATA_12[3] O=myrisc.cpu.cpuregs.regs.0.0.0_RDATA_1_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O[2] I2=myrisc.cpu.decoded_imm[14] I3=myrisc.cpu.cpuregs.regs.0.0.0_RDATA_1_SB_LUT4_I0_O[2] O=myrisc.cpu.cpuregs.regs.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111100110000
.gate SB_LUT4 I0=myrisc.cpu.cpuregs.regs.0.0.1_RDATA_2[1] I1=myrisc.cpu.cpuregs.regs.0.0.0_RDATA_2[1] I2=myrisc.cpu.cpuregs.regs.1.0.0_RDATA_12[2] I3=myrisc.cpu.cpuregs.regs.1.0.0_RDATA_12[3] O=myrisc.cpu.cpuregs.regs.0.0.0_RDATA_2_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O[2] I2=myrisc.cpu.decoded_imm[13] I3=myrisc.cpu.cpuregs.regs.0.0.0_RDATA_2_SB_LUT4_I1_O[2] O=myrisc.cpu.cpuregs.regs.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111100110000
.gate SB_LUT4 I0=myrisc.cpu.cpuregs.regs.0.0.0_RDATA_3[0] I1=myrisc.cpu.cpuregs.regs.0.0.1_RDATA_3[1] I2=myrisc.cpu.cpuregs.regs.1.0.0_RDATA_12[2] I3=myrisc.cpu.cpuregs.regs.1.0.0_RDATA_12[3] O=myrisc.cpu.cpuregs.regs.0.0.0_RDATA_3_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O[2] I2=myrisc.cpu.decoded_imm[12] I3=myrisc.cpu.cpuregs.regs.0.0.0_RDATA_3_SB_LUT4_I0_O[2] O=myrisc.cpu.cpuregs.regs.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111100110000
.gate SB_LUT4 I0=myrisc.cpu.cpuregs.regs.0.0.0_RDATA_4[0] I1=myrisc.cpu.cpuregs.regs.0.0.1_RDATA_4[1] I2=myrisc.cpu.cpuregs.regs.1.0.0_RDATA_12[2] I3=myrisc.cpu.cpuregs.regs.1.0.0_RDATA_12[3] O=myrisc.cpu.cpuregs.regs.0.0.0_RDATA_4_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O[2] I2=myrisc.cpu.decoded_imm[11] I3=myrisc.cpu.cpuregs.regs.0.0.0_RDATA_4_SB_LUT4_I0_O[2] O=myrisc.cpu.cpuregs.regs.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111100110000
.gate SB_LUT4 I0=myrisc.cpu.cpuregs.regs.0.0.0_RDATA_5[0] I1=myrisc.cpu.cpuregs.regs.0.0.1_RDATA_5[1] I2=myrisc.cpu.cpuregs.regs.1.0.0_RDATA_12[2] I3=myrisc.cpu.cpuregs.regs.1.0.0_RDATA_12[3] O=myrisc.cpu.cpuregs.regs.0.0.0_RDATA_5_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O[2] I2=myrisc.cpu.decoded_imm[10] I3=myrisc.cpu.cpuregs.regs.0.0.0_RDATA_5_SB_LUT4_I0_O[2] O=myrisc.cpu.cpuregs.regs.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111100110000
.gate SB_LUT4 I0=myrisc.cpu.cpuregs.regs.0.0.0_RDATA_6[0] I1=myrisc.cpu.cpuregs.regs.0.0.1_RDATA_6[1] I2=myrisc.cpu.cpuregs.regs.1.0.0_RDATA_12[2] I3=myrisc.cpu.cpuregs.regs.1.0.0_RDATA_12[3] O=myrisc.cpu.cpuregs.regs.0.0.0_RDATA_6_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O[2] I2=myrisc.cpu.decoded_imm[9] I3=myrisc.cpu.cpuregs.regs.0.0.0_RDATA_6_SB_LUT4_I0_O[2] O=myrisc.cpu.cpuregs.regs.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111100110000
.gate SB_LUT4 I0=myrisc.cpu.cpuregs.regs.0.0.0_RDATA_7[0] I1=myrisc.cpu.cpuregs.regs.0.0.1_RDATA_7[1] I2=myrisc.cpu.cpuregs.regs.1.0.0_RDATA_12[2] I3=myrisc.cpu.cpuregs.regs.1.0.0_RDATA_12[3] O=myrisc.cpu.cpuregs.regs.0.0.0_RDATA_7_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O[2] I2=myrisc.cpu.decoded_imm[8] I3=myrisc.cpu.cpuregs.regs.0.0.0_RDATA_7_SB_LUT4_I0_O[2] O=myrisc.cpu.cpuregs.regs.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111100110000
.gate SB_LUT4 I0=myrisc.cpu.cpuregs.regs.0.0.0_RDATA_8[0] I1=myrisc.cpu.cpuregs.regs.0.0.1_RDATA_8[1] I2=myrisc.cpu.cpuregs.regs.1.0.0_RDATA_12[2] I3=myrisc.cpu.cpuregs.regs.1.0.0_RDATA_12[3] O=myrisc.cpu.cpuregs.regs.0.0.0_RDATA_8_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O[2] I2=myrisc.cpu.decoded_imm[7] I3=myrisc.cpu.cpuregs.regs.0.0.0_RDATA_8_SB_LUT4_I0_O[2] O=myrisc.cpu.cpuregs.regs.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111100110000
.gate SB_LUT4 I0=myrisc.cpu.cpuregs.regs.0.0.0_RDATA_9[0] I1=myrisc.cpu.cpuregs.regs.0.0.1_RDATA_9[0] I2=myrisc.cpu.cpuregs.regs.1.0.0_RDATA_12[2] I3=myrisc.cpu.cpuregs.regs.1.0.0_RDATA_12[3] O=myrisc.cpu.cpuregs.regs.0.0.0_RDATA_9_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O[2] I2=myrisc.cpu.decoded_imm[6] I3=myrisc.cpu.cpuregs.regs.0.0.0_RDATA_9_SB_LUT4_I0_O[2] O=myrisc.cpu.cpuregs.regs.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111100110000
.gate SB_LUT4 I0=myrisc.cpu.cpuregs.regs.0.0.0_RDATA[0] I1=myrisc.cpu.cpuregs.regs.0.0.1_RDATA[1] I2=myrisc.cpu.cpuregs.regs.1.0.0_RDATA_12[2] I3=myrisc.cpu.cpuregs.regs.1.0.0_RDATA_12[3] O=myrisc.cpu.cpuregs.regs.0.0.0_RDATA_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O[2] I2=myrisc.cpu.decoded_imm[15] I3=myrisc.cpu.cpuregs.regs.0.0.0_RDATA_SB_LUT4_I0_O[2] O=myrisc.cpu.cpuregs.regs.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111100110000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O[2] I2=myrisc.cpu.decoded_imm[19] I3=myrisc.cpu.cpuregs.regs.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I3[2] O=myrisc.cpu.cpuregs.regs.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111100110000
.gate SB_LUT4 I0=myrisc.cpu.cpuregs.regs.1.0.0_RDATA_12[0] I1=myrisc.cpu.cpuregs.regs.1.0.1_RDATA_12[1] I2=myrisc.cpu.cpuregs.regs.1.0.0_RDATA_12[2] I3=myrisc.cpu.cpuregs.regs.1.0.0_RDATA_12[3] O=myrisc.cpu.cpuregs.regs.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_RAM40_4K MASK[0]=myrisc.cpu.cpuregs.wen_SB_LUT4_I3_O MASK[1]=myrisc.cpu.cpuregs.wen_SB_LUT4_I3_O MASK[2]=myrisc.cpu.cpuregs.wen_SB_LUT4_I3_O MASK[3]=myrisc.cpu.cpuregs.wen_SB_LUT4_I3_O MASK[4]=myrisc.cpu.cpuregs.wen_SB_LUT4_I3_O MASK[5]=myrisc.cpu.cpuregs.wen_SB_LUT4_I3_O MASK[6]=myrisc.cpu.cpuregs.wen_SB_LUT4_I3_O MASK[7]=myrisc.cpu.cpuregs.wen_SB_LUT4_I3_O MASK[8]=myrisc.cpu.cpuregs.wen_SB_LUT4_I3_O MASK[9]=myrisc.cpu.cpuregs.wen_SB_LUT4_I3_O MASK[10]=myrisc.cpu.cpuregs.wen_SB_LUT4_I3_O MASK[11]=myrisc.cpu.cpuregs.wen_SB_LUT4_I3_O MASK[12]=myrisc.cpu.cpuregs.wen_SB_LUT4_I3_O MASK[13]=myrisc.cpu.cpuregs.wen_SB_LUT4_I3_O MASK[14]=myrisc.cpu.cpuregs.wen_SB_LUT4_I3_O MASK[15]=myrisc.cpu.cpuregs.wen_SB_LUT4_I3_O RADDR[0]=myrisc.cpu.decoded_rs1_SB_DFF_Q_4_D RADDR[1]=myrisc.cpu.decoded_rs1_SB_DFF_Q_3_D RADDR[2]=myrisc.cpu.decoded_rs1_SB_DFF_Q_2_D RADDR[3]=myrisc.cpu.decoded_rs1_SB_DFF_Q_1_D RADDR[4]=myrisc.cpu.decoded_rs1_SB_DFF_Q_D RADDR[5]=$false RADDR[6]=$false RADDR[7]=$false RADDR[8]=$false RADDR[9]=$false RADDR[10]=$false RCLK=CLK RCLKE=$true RDATA[0]=myrisc.cpu.cpuregs.regs.0.0.1_RDATA_15[0] RDATA[1]=myrisc.cpu.cpuregs.regs.0.0.1_RDATA_14[0] RDATA[2]=myrisc.cpu.cpuregs.regs.0.0.1_RDATA_13[0] RDATA[3]=myrisc.cpu.cpuregs.regs.0.0.1_RDATA_12[0] RDATA[4]=myrisc.cpu.cpuregs.regs.0.0.1_RDATA_11[0] RDATA[5]=myrisc.cpu.cpuregs.regs.0.0.1_RDATA_10[0] RDATA[6]=myrisc.cpu.cpuregs.regs.0.0.1_RDATA_9[1] RDATA[7]=myrisc.cpu.cpuregs.regs.0.0.1_RDATA_8[0] RDATA[8]=myrisc.cpu.cpuregs.regs.0.0.1_RDATA_7[0] RDATA[9]=myrisc.cpu.cpuregs.regs.0.0.1_RDATA_6[0] RDATA[10]=myrisc.cpu.cpuregs.regs.0.0.1_RDATA_5[0] RDATA[11]=myrisc.cpu.cpuregs.regs.0.0.1_RDATA_4[0] RDATA[12]=myrisc.cpu.cpuregs.regs.0.0.1_RDATA_3[0] RDATA[13]=myrisc.cpu.cpuregs.regs.0.0.1_RDATA_2[0] RDATA[14]=myrisc.cpu.cpuregs.regs.0.0.1_RDATA_1[0] RDATA[15]=myrisc.cpu.cpuregs.regs.0.0.1_RDATA[0] RE=$true WADDR[0]=myrisc.cpu.latched_rd[0] WADDR[1]=myrisc.cpu.latched_rd[1] WADDR[2]=myrisc.cpu.latched_rd[2] WADDR[3]=myrisc.cpu.latched_rd[3] WADDR[4]=myrisc.cpu.latched_rd[4] WADDR[5]=$false WADDR[6]=$false WADDR[7]=$false WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=CLK WCLKE=myrisc.cpu.cpuregs.wen WDATA[0]=myrisc.cpu.cpuregs.wdata[0] WDATA[1]=myrisc.cpu.cpuregs.wdata[1] WDATA[2]=myrisc.cpu.cpuregs.wdata[2] WDATA[3]=myrisc.cpu.cpuregs.wdata[3] WDATA[4]=myrisc.cpu.cpuregs.wdata[4] WDATA[5]=myrisc.cpu.cpuregs.wdata[5] WDATA[6]=myrisc.cpu.cpuregs.wdata[6] WDATA[7]=myrisc.cpu.cpuregs.wdata[7] WDATA[8]=myrisc.cpu.cpuregs.wdata[8] WDATA[9]=myrisc.cpu.cpuregs.wdata[9] WDATA[10]=myrisc.cpu.cpuregs.wdata[10] WDATA[11]=myrisc.cpu.cpuregs.wdata[11] WDATA[12]=myrisc.cpu.cpuregs.wdata[12] WDATA[13]=myrisc.cpu.cpuregs.wdata[13] WDATA[14]=myrisc.cpu.cpuregs.wdata[14] WDATA[15]=myrisc.cpu.cpuregs.wdata[15] WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:212.4-224.3|/usr/local/bin/../share/yosys/ice40/brams_map.v:54.7-66.6"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 00
.param WRITE_MODE 00
.gate SB_DFF C=CLK D=myrisc.cpu.cpuregs.wdata[5] Q=myrisc.cpu.cpuregs.regs.0.0.1_RDATA_10[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=CLK D=myrisc.cpu.cpuregs.wdata[4] Q=myrisc.cpu.cpuregs.regs.0.0.1_RDATA_11[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=CLK D=myrisc.cpu.cpuregs.wdata[3] Q=myrisc.cpu.cpuregs.regs.0.0.1_RDATA_12[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=CLK D=myrisc.cpu.cpuregs.wdata[2] Q=myrisc.cpu.cpuregs.regs.0.0.1_RDATA_13[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=CLK D=myrisc.cpu.cpuregs.wdata[1] Q=myrisc.cpu.cpuregs.regs.0.0.1_RDATA_14[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=CLK D=myrisc.cpu.cpuregs.wdata[0] Q=myrisc.cpu.cpuregs.regs.0.0.1_RDATA_15[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=CLK D=myrisc.cpu.cpuregs.wdata[14] Q=myrisc.cpu.cpuregs.regs.0.0.1_RDATA_1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=CLK D=myrisc.cpu.cpuregs.wdata[13] Q=myrisc.cpu.cpuregs.regs.0.0.1_RDATA_2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=CLK D=myrisc.cpu.cpuregs.wdata[12] Q=myrisc.cpu.cpuregs.regs.0.0.1_RDATA_3[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFFSR C=CLK D=myrisc.cpu.cpuregs.wen Q=myrisc.cpu.cpuregs.regs.0.0.1_RDATA_4[3] R=myrisc.cpu.cpuregs.regs.0.0.1_RDATA_4_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=myrisc.cpu.cpuregs.regs.0.0.1_RDATA_4_SB_DFFSR_Q_R_SB_LUT4_O_I0[0] I1=myrisc.cpu.cpuregs.regs.0.0.1_RDATA_4_SB_DFFSR_Q_R_SB_LUT4_O_I0[1] I2=myrisc.cpu.cpuregs.regs.0.0.1_RDATA_4_SB_DFFSR_Q_R_SB_LUT4_O_I0[2] I3=myrisc.cpu.cpuregs.regs.0.0.1_RDATA_4_SB_DFFSR_Q_R_SB_LUT4_O_I0[3] O=myrisc.cpu.cpuregs.regs.0.0.1_RDATA_4_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111011111111
.gate SB_LUT4 I0=myrisc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I1[0] I1=myrisc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I1[1] I2=myrisc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I1[2] I3=myrisc.cpu.latched_rd[1] O=myrisc.cpu.cpuregs.regs.0.0.1_RDATA_4_SB_DFFSR_Q_R_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111010000001011
.gate SB_LUT4 I0=myrisc.cpu.decoded_rs1_SB_DFF_Q_1_D_SB_LUT4_O_I2[0] I1=myrisc.cpu.decoded_rs1_SB_DFF_Q_1_D_SB_LUT4_O_I2[1] I2=myrisc.cpu.decoded_rs1_SB_DFF_Q_1_D_SB_LUT4_O_I2[2] I3=myrisc.cpu.latched_rd[3] O=myrisc.cpu.cpuregs.regs.0.0.1_RDATA_4_SB_DFFSR_Q_R_SB_LUT4_O_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000100001110
.gate SB_LUT4 I0=myrisc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I1[0] I1=myrisc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I1[1] I2=myrisc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I1[2] I3=myrisc.cpu.latched_rd[0] O=myrisc.cpu.cpuregs.regs.0.0.1_RDATA_4_SB_DFFSR_Q_R_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111010000001011
.gate SB_DFF C=CLK D=myrisc.cpu.cpuregs.wdata[11] Q=myrisc.cpu.cpuregs.regs.0.0.1_RDATA_4[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.decoded_rs1[0] I2=myrisc.cpu.decoded_rs1[1] I3=myrisc.cpu.cpuregs.regs.0.0.1_RDATA_4_SB_LUT4_O_I3[2] O=myrisc.cpu.cpuregs.regs.0.0.1_RDATA_4[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=myrisc.cpu.decoded_rs1[2] I1=myrisc.cpu.decoded_rs1[3] I2=myrisc.cpu.decoded_rs1[4] I3=myrisc.cpu.decoded_rs1[5] O=myrisc.cpu.cpuregs.regs.0.0.1_RDATA_4_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_DFF C=CLK D=myrisc.cpu.cpuregs.wdata[10] Q=myrisc.cpu.cpuregs.regs.0.0.1_RDATA_5[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=CLK D=myrisc.cpu.cpuregs.wdata[9] Q=myrisc.cpu.cpuregs.regs.0.0.1_RDATA_6[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=CLK D=myrisc.cpu.cpuregs.wdata[8] Q=myrisc.cpu.cpuregs.regs.0.0.1_RDATA_7[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=CLK D=myrisc.cpu.cpuregs.wdata[7] Q=myrisc.cpu.cpuregs.regs.0.0.1_RDATA_8[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=CLK D=myrisc.cpu.cpuregs.wdata[6] Q=myrisc.cpu.cpuregs.regs.0.0.1_RDATA_9[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=CLK D=myrisc.cpu.cpuregs.wdata[15] Q=myrisc.cpu.cpuregs.regs.0.0.1_RDATA[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_RAM40_4K MASK[0]=myrisc.cpu.cpuregs.wen_SB_LUT4_I3_O MASK[1]=myrisc.cpu.cpuregs.wen_SB_LUT4_I3_O MASK[2]=myrisc.cpu.cpuregs.wen_SB_LUT4_I3_O MASK[3]=myrisc.cpu.cpuregs.wen_SB_LUT4_I3_O MASK[4]=myrisc.cpu.cpuregs.wen_SB_LUT4_I3_O MASK[5]=myrisc.cpu.cpuregs.wen_SB_LUT4_I3_O MASK[6]=myrisc.cpu.cpuregs.wen_SB_LUT4_I3_O MASK[7]=myrisc.cpu.cpuregs.wen_SB_LUT4_I3_O MASK[8]=myrisc.cpu.cpuregs.wen_SB_LUT4_I3_O MASK[9]=myrisc.cpu.cpuregs.wen_SB_LUT4_I3_O MASK[10]=myrisc.cpu.cpuregs.wen_SB_LUT4_I3_O MASK[11]=myrisc.cpu.cpuregs.wen_SB_LUT4_I3_O MASK[12]=myrisc.cpu.cpuregs.wen_SB_LUT4_I3_O MASK[13]=myrisc.cpu.cpuregs.wen_SB_LUT4_I3_O MASK[14]=myrisc.cpu.cpuregs.wen_SB_LUT4_I3_O MASK[15]=myrisc.cpu.cpuregs.wen_SB_LUT4_I3_O RADDR[0]=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_20_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O[0] RADDR[1]=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I0_O[3] RADDR[2]=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_20_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O[2] RADDR[3]=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I0_O[0] RADDR[4]=myrisc.cpu.decoded_rs2_SB_DFF_Q_D RADDR[5]=$false RADDR[6]=$false RADDR[7]=$false RADDR[8]=$false RADDR[9]=$false RADDR[10]=$false RCLK=CLK RCLKE=$true RDATA[0]=myrisc.cpu.cpuregs.regs.1.0.0_RDATA_15[0] RDATA[1]=myrisc.cpu.cpuregs.regs.1.0.0_RDATA_14[0] RDATA[2]=myrisc.cpu.cpuregs.regs.1.0.0_RDATA_13[0] RDATA[3]=myrisc.cpu.cpuregs.regs.1.0.0_RDATA_12[0] RDATA[4]=myrisc.cpu.cpuregs.regs.1.0.0_RDATA_11[0] RDATA[5]=myrisc.cpu.cpuregs.regs.1.0.0_RDATA_10[0] RDATA[6]=myrisc.cpu.cpuregs.regs.1.0.0_RDATA_9[0] RDATA[7]=myrisc.cpu.cpuregs.regs.1.0.0_RDATA_8[0] RDATA[8]=myrisc.cpu.cpuregs.regs.1.0.0_RDATA_7[0] RDATA[9]=myrisc.cpu.cpuregs.regs.1.0.0_RDATA_6[0] RDATA[10]=myrisc.cpu.cpuregs.regs.1.0.0_RDATA_5[0] RDATA[11]=myrisc.cpu.cpuregs.regs.1.0.0_RDATA_4[0] RDATA[12]=myrisc.cpu.cpuregs.regs.1.0.0_RDATA_3[0] RDATA[13]=myrisc.cpu.cpuregs.regs.1.0.0_RDATA_2[0] RDATA[14]=myrisc.cpu.cpuregs.regs.1.0.0_RDATA_1[0] RDATA[15]=myrisc.cpu.cpuregs.regs.1.0.0_RDATA[0] RE=$true WADDR[0]=myrisc.cpu.latched_rd[0] WADDR[1]=myrisc.cpu.latched_rd[1] WADDR[2]=myrisc.cpu.latched_rd[2] WADDR[3]=myrisc.cpu.latched_rd[3] WADDR[4]=myrisc.cpu.latched_rd[4] WADDR[5]=$false WADDR[6]=$false WADDR[7]=$false WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=CLK WCLKE=myrisc.cpu.cpuregs.wen WDATA[0]=myrisc.cpu.cpuregs.wdata[16] WDATA[1]=myrisc.cpu.cpuregs.wdata[17] WDATA[2]=myrisc.cpu.cpuregs.wdata[18] WDATA[3]=myrisc.cpu.cpuregs.wdata[19] WDATA[4]=myrisc.cpu.cpuregs.wdata[20] WDATA[5]=myrisc.cpu.cpuregs.wdata[21] WDATA[6]=myrisc.cpu.cpuregs.wdata[22] WDATA[7]=myrisc.cpu.cpuregs.wdata[23] WDATA[8]=myrisc.cpu.cpuregs.wdata[24] WDATA[9]=myrisc.cpu.cpuregs.wdata[25] WDATA[10]=myrisc.cpu.cpuregs.wdata[26] WDATA[11]=myrisc.cpu.cpuregs.wdata[27] WDATA[12]=myrisc.cpu.cpuregs.wdata[28] WDATA[13]=myrisc.cpu.cpuregs.wdata[29] WDATA[14]=myrisc.cpu.cpuregs.wdata[30] WDATA[15]=myrisc.cpu.cpuregs.wdata[31] WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:212.4-224.3|/usr/local/bin/../share/yosys/ice40/brams_map.v:54.7-66.6"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 00
.param WRITE_MODE 00
.gate SB_LUT4 I0=myrisc.cpu.cpuregs.regs.1.0.0_RDATA_10[0] I1=myrisc.cpu.cpuregs.regs.1.0.1_RDATA_10[1] I2=myrisc.cpu.cpuregs.regs.1.0.0_RDATA_12[2] I3=myrisc.cpu.cpuregs.regs.1.0.0_RDATA_12[3] O=myrisc.cpu.cpuregs.regs.1.0.0_RDATA_10_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O[2] I2=myrisc.cpu.decoded_imm[21] I3=myrisc.cpu.cpuregs.regs.1.0.0_RDATA_10_SB_LUT4_I0_O[2] O=myrisc.cpu.cpuregs.regs.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111100110000
.gate SB_LUT4 I0=myrisc.cpu.cpuregs.regs.1.0.0_RDATA_11[0] I1=myrisc.cpu.cpuregs.regs.1.0.1_RDATA_11[1] I2=myrisc.cpu.cpuregs.regs.1.0.0_RDATA_12[2] I3=myrisc.cpu.cpuregs.regs.1.0.0_RDATA_12[3] O=myrisc.cpu.cpuregs.regs.1.0.0_RDATA_11_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O[2] I2=myrisc.cpu.decoded_imm[20] I3=myrisc.cpu.cpuregs.regs.1.0.0_RDATA_11_SB_LUT4_I0_O[2] O=myrisc.cpu.cpuregs.regs.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111100110000
.gate SB_DFFSR C=CLK D=myrisc.cpu.cpuregs.wen Q=myrisc.cpu.cpuregs.regs.1.0.0_RDATA_12[2] R=myrisc.cpu.cpuregs.regs.1.0.0_RDATA_12_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.cpuregs.regs.1.0.0_RDATA_12_SB_DFFSR_Q_R_SB_LUT4_O_I1[0] I2=myrisc.cpu.cpuregs.regs.1.0.0_RDATA_12_SB_DFFSR_Q_R_SB_LUT4_O_I1[1] I3=myrisc.cpu.cpuregs.regs.1.0.0_RDATA_12_SB_DFFSR_Q_R_SB_LUT4_O_I1[2] O=myrisc.cpu.cpuregs.regs.1.0.0_RDATA_12_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111111111111
.gate SB_LUT4 I0=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I0_O[0] I1=myrisc.cpu.latched_rd[3] I2=myrisc.cpu.latched_rd[1] I3=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I0_O[3] O=myrisc.cpu.cpuregs.regs.1.0.0_RDATA_12_SB_DFFSR_Q_R_SB_LUT4_O_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_20_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O[0] I1=myrisc.cpu.latched_rd[0] I2=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_20_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O[2] I3=myrisc.cpu.latched_rd[2] O=myrisc.cpu.cpuregs.regs.1.0.0_RDATA_12_SB_DFFSR_Q_R_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I0_O[0] I1=myrisc.cpu.decoded_rs2[4] I2=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I0_O[2] I3=myrisc.cpu.latched_rd[4] O=myrisc.cpu.cpuregs.regs.1.0.0_RDATA_12_SB_DFFSR_Q_R_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010001101011100
.gate SB_LUT4 I0=myrisc.cpu.decoded_rs2[0] I1=myrisc.cpu.decoded_rs2[1] I2=myrisc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I1_O[2] I3=myrisc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I1_O[3] O=myrisc.cpu.cpuregs.regs.1.0.0_RDATA_12[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=myrisc.cpu.cpuregs.regs.1.0.0_RDATA_13[0] I1=myrisc.cpu.cpuregs.regs.1.0.1_RDATA_13[1] I2=myrisc.cpu.cpuregs.regs.1.0.0_RDATA_12[2] I3=myrisc.cpu.cpuregs.regs.1.0.0_RDATA_12[3] O=myrisc.cpu.cpuregs.regs.1.0.0_RDATA_13_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O[2] I2=myrisc.cpu.decoded_imm[18] I3=myrisc.cpu.cpuregs.regs.1.0.0_RDATA_13_SB_LUT4_I0_O[2] O=myrisc.cpu.cpuregs.regs.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111100110000
.gate SB_LUT4 I0=myrisc.cpu.cpuregs.regs.1.0.0_RDATA_14[0] I1=myrisc.cpu.cpuregs.regs.1.0.1_RDATA_14[1] I2=myrisc.cpu.cpuregs.regs.1.0.0_RDATA_12[2] I3=myrisc.cpu.cpuregs.regs.1.0.0_RDATA_12[3] O=myrisc.cpu.cpuregs.regs.1.0.0_RDATA_14_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O[2] I2=myrisc.cpu.decoded_imm[17] I3=myrisc.cpu.cpuregs.regs.1.0.0_RDATA_14_SB_LUT4_I0_O[2] O=myrisc.cpu.cpuregs.regs.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111100110000
.gate SB_LUT4 I0=myrisc.cpu.cpuregs.regs.1.0.0_RDATA_15[0] I1=myrisc.cpu.cpuregs.regs.1.0.1_RDATA_15[1] I2=myrisc.cpu.cpuregs.regs.1.0.0_RDATA_12[2] I3=myrisc.cpu.cpuregs.regs.1.0.0_RDATA_12[3] O=myrisc.cpu.cpuregs.regs.1.0.0_RDATA_15_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O[2] I2=myrisc.cpu.decoded_imm[16] I3=myrisc.cpu.cpuregs.regs.1.0.0_RDATA_15_SB_LUT4_I0_O[2] O=myrisc.cpu.cpuregs.regs.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111100110000
.gate SB_LUT4 I0=myrisc.cpu.cpuregs.regs.1.0.0_RDATA_1[0] I1=myrisc.cpu.cpuregs.regs.1.0.1_RDATA_1[1] I2=myrisc.cpu.cpuregs.regs.1.0.0_RDATA_12[2] I3=myrisc.cpu.cpuregs.regs.1.0.0_RDATA_12[3] O=myrisc.cpu.cpuregs.regs.1.0.0_RDATA_1_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O[2] I2=myrisc.cpu.decoded_imm[30] I3=myrisc.cpu.cpuregs.regs.1.0.0_RDATA_1_SB_LUT4_I0_O[2] O=myrisc.cpu.cpuregs.regs.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111100110000
.gate SB_LUT4 I0=myrisc.cpu.cpuregs.regs.1.0.0_RDATA_2[0] I1=myrisc.cpu.cpuregs.regs.1.0.1_RDATA_2[1] I2=myrisc.cpu.cpuregs.regs.1.0.0_RDATA_12[2] I3=myrisc.cpu.cpuregs.regs.1.0.0_RDATA_12[3] O=myrisc.cpu.cpuregs.regs.1.0.0_RDATA_2_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O[2] I2=myrisc.cpu.decoded_imm[29] I3=myrisc.cpu.cpuregs.regs.1.0.0_RDATA_2_SB_LUT4_I0_O[2] O=myrisc.cpu.cpuregs.regs.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111100110000
.gate SB_LUT4 I0=myrisc.cpu.cpuregs.regs.1.0.0_RDATA_3[0] I1=myrisc.cpu.cpuregs.regs.1.0.1_RDATA_3[1] I2=myrisc.cpu.cpuregs.regs.1.0.0_RDATA_12[2] I3=myrisc.cpu.cpuregs.regs.1.0.0_RDATA_12[3] O=myrisc.cpu.cpuregs.regs.1.0.0_RDATA_3_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O[2] I2=myrisc.cpu.decoded_imm[28] I3=myrisc.cpu.cpuregs.regs.1.0.0_RDATA_3_SB_LUT4_I0_O[2] O=myrisc.cpu.cpuregs.regs.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111100110000
.gate SB_LUT4 I0=myrisc.cpu.cpuregs.regs.1.0.0_RDATA_4[0] I1=myrisc.cpu.cpuregs.regs.1.0.1_RDATA_4[1] I2=myrisc.cpu.cpuregs.regs.1.0.0_RDATA_12[2] I3=myrisc.cpu.cpuregs.regs.1.0.0_RDATA_12[3] O=myrisc.cpu.cpuregs.regs.1.0.0_RDATA_4_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O[2] I2=myrisc.cpu.decoded_imm[27] I3=myrisc.cpu.cpuregs.regs.1.0.0_RDATA_4_SB_LUT4_I0_O[2] O=myrisc.cpu.cpuregs.regs.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111100110000
.gate SB_LUT4 I0=myrisc.cpu.cpuregs.regs.1.0.0_RDATA_5[0] I1=myrisc.cpu.cpuregs.regs.1.0.1_RDATA_5[1] I2=myrisc.cpu.cpuregs.regs.1.0.0_RDATA_12[2] I3=myrisc.cpu.cpuregs.regs.1.0.0_RDATA_12[3] O=myrisc.cpu.cpuregs.regs.1.0.0_RDATA_5_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O[2] I2=myrisc.cpu.decoded_imm[26] I3=myrisc.cpu.cpuregs.regs.1.0.0_RDATA_5_SB_LUT4_I0_O[2] O=myrisc.cpu.cpuregs.regs.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111100110000
.gate SB_LUT4 I0=myrisc.cpu.cpuregs.regs.1.0.0_RDATA_6[0] I1=myrisc.cpu.cpuregs.regs.1.0.1_RDATA_6[1] I2=myrisc.cpu.cpuregs.regs.1.0.0_RDATA_12[2] I3=myrisc.cpu.cpuregs.regs.1.0.0_RDATA_12[3] O=myrisc.cpu.cpuregs.regs.1.0.0_RDATA_6_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O[2] I2=myrisc.cpu.decoded_imm[25] I3=myrisc.cpu.cpuregs.regs.1.0.0_RDATA_6_SB_LUT4_I0_O[2] O=myrisc.cpu.cpuregs.regs.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111100110000
.gate SB_LUT4 I0=myrisc.cpu.cpuregs.regs.1.0.0_RDATA_7[0] I1=myrisc.cpu.cpuregs.regs.1.0.1_RDATA_7[1] I2=myrisc.cpu.cpuregs.regs.1.0.0_RDATA_12[2] I3=myrisc.cpu.cpuregs.regs.1.0.0_RDATA_12[3] O=myrisc.cpu.cpuregs.regs.1.0.0_RDATA_7_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O[2] I2=myrisc.cpu.decoded_imm[24] I3=myrisc.cpu.cpuregs.regs.1.0.0_RDATA_7_SB_LUT4_I0_O[2] O=myrisc.cpu.cpuregs.regs.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111100110000
.gate SB_LUT4 I0=myrisc.cpu.cpuregs.regs.1.0.0_RDATA_8[0] I1=myrisc.cpu.cpuregs.regs.1.0.1_RDATA_8[1] I2=myrisc.cpu.cpuregs.regs.1.0.0_RDATA_12[2] I3=myrisc.cpu.cpuregs.regs.1.0.0_RDATA_12[3] O=myrisc.cpu.cpuregs.regs.1.0.0_RDATA_8_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O[2] I2=myrisc.cpu.decoded_imm[23] I3=myrisc.cpu.cpuregs.regs.1.0.0_RDATA_8_SB_LUT4_I0_O[2] O=myrisc.cpu.cpuregs.regs.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111100110000
.gate SB_LUT4 I0=myrisc.cpu.cpuregs.regs.1.0.0_RDATA_9[0] I1=myrisc.cpu.cpuregs.regs.1.0.1_RDATA_9[1] I2=myrisc.cpu.cpuregs.regs.1.0.0_RDATA_12[2] I3=myrisc.cpu.cpuregs.regs.1.0.0_RDATA_12[3] O=myrisc.cpu.cpuregs.regs.1.0.0_RDATA_9_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O[2] I2=myrisc.cpu.decoded_imm[22] I3=myrisc.cpu.cpuregs.regs.1.0.0_RDATA_9_SB_LUT4_I0_O[2] O=myrisc.cpu.cpuregs.regs.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111100110000
.gate SB_LUT4 I0=myrisc.cpu.cpuregs.regs.1.0.0_RDATA[0] I1=myrisc.cpu.cpuregs.regs.1.0.1_RDATA[1] I2=myrisc.cpu.cpuregs.regs.1.0.0_RDATA_12[2] I3=myrisc.cpu.cpuregs.regs.1.0.0_RDATA_12[3] O=myrisc.cpu.cpuregs.regs.1.0.0_RDATA_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O[2] I2=myrisc.cpu.decoded_imm[31] I3=myrisc.cpu.cpuregs.regs.1.0.0_RDATA_SB_LUT4_I0_O[2] O=myrisc.cpu.cpuregs.regs.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111100110000
.gate SB_RAM40_4K MASK[0]=myrisc.cpu.cpuregs.wen_SB_LUT4_I3_O MASK[1]=myrisc.cpu.cpuregs.wen_SB_LUT4_I3_O MASK[2]=myrisc.cpu.cpuregs.wen_SB_LUT4_I3_O MASK[3]=myrisc.cpu.cpuregs.wen_SB_LUT4_I3_O MASK[4]=myrisc.cpu.cpuregs.wen_SB_LUT4_I3_O MASK[5]=myrisc.cpu.cpuregs.wen_SB_LUT4_I3_O MASK[6]=myrisc.cpu.cpuregs.wen_SB_LUT4_I3_O MASK[7]=myrisc.cpu.cpuregs.wen_SB_LUT4_I3_O MASK[8]=myrisc.cpu.cpuregs.wen_SB_LUT4_I3_O MASK[9]=myrisc.cpu.cpuregs.wen_SB_LUT4_I3_O MASK[10]=myrisc.cpu.cpuregs.wen_SB_LUT4_I3_O MASK[11]=myrisc.cpu.cpuregs.wen_SB_LUT4_I3_O MASK[12]=myrisc.cpu.cpuregs.wen_SB_LUT4_I3_O MASK[13]=myrisc.cpu.cpuregs.wen_SB_LUT4_I3_O MASK[14]=myrisc.cpu.cpuregs.wen_SB_LUT4_I3_O MASK[15]=myrisc.cpu.cpuregs.wen_SB_LUT4_I3_O RADDR[0]=myrisc.cpu.decoded_rs1_SB_DFF_Q_4_D RADDR[1]=myrisc.cpu.decoded_rs1_SB_DFF_Q_3_D RADDR[2]=myrisc.cpu.decoded_rs1_SB_DFF_Q_2_D RADDR[3]=myrisc.cpu.decoded_rs1_SB_DFF_Q_1_D RADDR[4]=myrisc.cpu.decoded_rs1_SB_DFF_Q_D RADDR[5]=$false RADDR[6]=$false RADDR[7]=$false RADDR[8]=$false RADDR[9]=$false RADDR[10]=$false RCLK=CLK RCLKE=$true RDATA[0]=myrisc.cpu.cpuregs.regs.1.0.1_RDATA_15[0] RDATA[1]=myrisc.cpu.cpuregs.regs.1.0.1_RDATA_14[0] RDATA[2]=myrisc.cpu.cpuregs.regs.1.0.1_RDATA_13[0] RDATA[3]=myrisc.cpu.cpuregs.regs.1.0.1_RDATA_12[0] RDATA[4]=myrisc.cpu.cpuregs.regs.1.0.1_RDATA_11[0] RDATA[5]=myrisc.cpu.cpuregs.regs.1.0.1_RDATA_10[0] RDATA[6]=myrisc.cpu.cpuregs.regs.1.0.1_RDATA_9[0] RDATA[7]=myrisc.cpu.cpuregs.regs.1.0.1_RDATA_8[0] RDATA[8]=myrisc.cpu.cpuregs.regs.1.0.1_RDATA_7[0] RDATA[9]=myrisc.cpu.cpuregs.regs.1.0.1_RDATA_6[0] RDATA[10]=myrisc.cpu.cpuregs.regs.1.0.1_RDATA_5[0] RDATA[11]=myrisc.cpu.cpuregs.regs.1.0.1_RDATA_4[0] RDATA[12]=myrisc.cpu.cpuregs.regs.1.0.1_RDATA_3[0] RDATA[13]=myrisc.cpu.cpuregs.regs.1.0.1_RDATA_2[0] RDATA[14]=myrisc.cpu.cpuregs.regs.1.0.1_RDATA_1[0] RDATA[15]=myrisc.cpu.cpuregs.regs.1.0.1_RDATA[0] RE=$true WADDR[0]=myrisc.cpu.latched_rd[0] WADDR[1]=myrisc.cpu.latched_rd[1] WADDR[2]=myrisc.cpu.latched_rd[2] WADDR[3]=myrisc.cpu.latched_rd[3] WADDR[4]=myrisc.cpu.latched_rd[4] WADDR[5]=$false WADDR[6]=$false WADDR[7]=$false WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=CLK WCLKE=myrisc.cpu.cpuregs.wen WDATA[0]=myrisc.cpu.cpuregs.wdata[16] WDATA[1]=myrisc.cpu.cpuregs.wdata[17] WDATA[2]=myrisc.cpu.cpuregs.wdata[18] WDATA[3]=myrisc.cpu.cpuregs.wdata[19] WDATA[4]=myrisc.cpu.cpuregs.wdata[20] WDATA[5]=myrisc.cpu.cpuregs.wdata[21] WDATA[6]=myrisc.cpu.cpuregs.wdata[22] WDATA[7]=myrisc.cpu.cpuregs.wdata[23] WDATA[8]=myrisc.cpu.cpuregs.wdata[24] WDATA[9]=myrisc.cpu.cpuregs.wdata[25] WDATA[10]=myrisc.cpu.cpuregs.wdata[26] WDATA[11]=myrisc.cpu.cpuregs.wdata[27] WDATA[12]=myrisc.cpu.cpuregs.wdata[28] WDATA[13]=myrisc.cpu.cpuregs.wdata[29] WDATA[14]=myrisc.cpu.cpuregs.wdata[30] WDATA[15]=myrisc.cpu.cpuregs.wdata[31] WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:212.4-224.3|/usr/local/bin/../share/yosys/ice40/brams_map.v:54.7-66.6"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 00
.param WRITE_MODE 00
.gate SB_DFF C=CLK D=myrisc.cpu.cpuregs.wdata[21] Q=myrisc.cpu.cpuregs.regs.1.0.1_RDATA_10[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=CLK D=myrisc.cpu.cpuregs.wdata[20] Q=myrisc.cpu.cpuregs.regs.1.0.1_RDATA_11[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=CLK D=myrisc.cpu.cpuregs.wdata[19] Q=myrisc.cpu.cpuregs.regs.1.0.1_RDATA_12[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=CLK D=myrisc.cpu.cpuregs.wdata[18] Q=myrisc.cpu.cpuregs.regs.1.0.1_RDATA_13[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=CLK D=myrisc.cpu.cpuregs.wdata[17] Q=myrisc.cpu.cpuregs.regs.1.0.1_RDATA_14[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=CLK D=myrisc.cpu.cpuregs.wdata[16] Q=myrisc.cpu.cpuregs.regs.1.0.1_RDATA_15[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=CLK D=myrisc.cpu.cpuregs.wdata[30] Q=myrisc.cpu.cpuregs.regs.1.0.1_RDATA_1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=CLK D=myrisc.cpu.cpuregs.wdata[29] Q=myrisc.cpu.cpuregs.regs.1.0.1_RDATA_2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=CLK D=myrisc.cpu.cpuregs.wdata[28] Q=myrisc.cpu.cpuregs.regs.1.0.1_RDATA_3[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=CLK D=myrisc.cpu.cpuregs.wdata[27] Q=myrisc.cpu.cpuregs.regs.1.0.1_RDATA_4[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=CLK D=myrisc.cpu.cpuregs.wdata[26] Q=myrisc.cpu.cpuregs.regs.1.0.1_RDATA_5[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=CLK D=myrisc.cpu.cpuregs.wdata[25] Q=myrisc.cpu.cpuregs.regs.1.0.1_RDATA_6[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=CLK D=myrisc.cpu.cpuregs.wdata[24] Q=myrisc.cpu.cpuregs.regs.1.0.1_RDATA_7[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=CLK D=myrisc.cpu.cpuregs.wdata[23] Q=myrisc.cpu.cpuregs.regs.1.0.1_RDATA_8[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=CLK D=myrisc.cpu.cpuregs.wdata[22] Q=myrisc.cpu.cpuregs.regs.1.0.1_RDATA_9[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=CLK D=myrisc.cpu.cpuregs.wdata[31] Q=myrisc.cpu.cpuregs.regs.1.0.1_RDATA[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=myrisc.cpu.irq_delay_SB_LUT4_I1_O_SB_LUT4_I3_O[2] I1=myrisc.cpu.reg_pc[24] I2=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_I2[2] I3=myrisc.cpu.latched_compr_SB_CARRY_I1_CO[23] O=myrisc.cpu.cpuregs.wdata[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1295.23-1295.55|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0010111110001111
.gate SB_LUT4 I0=myrisc.cpu.latched_compr_SB_LUT4_I2_O[30] I1=myrisc.cpu.irq_delay_SB_LUT4_I1_O_SB_LUT4_I3_O[2] I2=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2[2] I3=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2[3] O=myrisc.cpu.cpuregs.wdata[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=myrisc.cpu.latched_compr_SB_LUT4_I2_O[20] I1=myrisc.cpu.irq_delay_SB_LUT4_I1_O_SB_LUT4_I3_O[2] I2=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_10_I2[2] I3=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_10_I2[3] O=myrisc.cpu.cpuregs.wdata[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=myrisc.cpu.reg_out[21] I1=myrisc.cpu.alu_out_q[21] I2=myrisc.cpu.latched_stalu I3=myrisc.cpu.latched_store_SB_LUT4_I3_O[3] O=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_10_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=myrisc.cpu.irq_state[0] I1=myrisc.cpu.reg_next_pc[21] I2=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[3] I3=myrisc.cpu.irq_state[1] O=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_10_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=myrisc.cpu.latched_compr_SB_LUT4_I2_O[19] I1=myrisc.cpu.irq_delay_SB_LUT4_I1_O_SB_LUT4_I3_O[2] I2=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_11_I2[2] I3=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_11_I2[3] O=myrisc.cpu.cpuregs.wdata[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=myrisc.cpu.irq_state[0] I1=myrisc.cpu.reg_next_pc[20] I2=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2_SB_LUT4_O_I2[2] I3=myrisc.cpu.irq_state[1] O=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_11_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=myrisc.cpu.reg_out[20] I1=myrisc.cpu.alu_out_q[20] I2=myrisc.cpu.latched_stalu I3=myrisc.cpu.latched_store_SB_LUT4_I3_O[3] O=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_11_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_12_I2[0] I3=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_12_I2[1] O=myrisc.cpu.cpuregs.wdata[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=myrisc.cpu.reg_next_pc[19] I1=myrisc.cpu.irq_state[0] I2=myrisc.cpu.irq_delay_SB_LUT4_I1_O_SB_LUT4_I3_O[2] I3=myrisc.cpu.latched_compr_SB_LUT4_I2_O[18] O=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_12_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=myrisc.cpu.irq_mask[19] I1=myrisc.cpu.irq_state[1] I2=myrisc.cpu.irq_pending[19] I3=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3[3] O=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_12_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000010111111
.gate SB_LUT4 I0=myrisc.cpu.reg_out[19] I1=myrisc.cpu.alu_out_q[19] I2=myrisc.cpu.latched_stalu I3=myrisc.cpu.latched_store_SB_LUT4_I3_O[3] O=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_13_I2[0] I3=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_13_I2[1] O=myrisc.cpu.cpuregs.wdata[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=myrisc.cpu.irq_mask[18] I1=myrisc.cpu.irq_state[1] I2=myrisc.cpu.irq_pending[18] I3=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_13_I2_SB_LUT4_O_I3[3] O=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_13_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000010111111
.gate SB_LUT4 I0=myrisc.cpu.reg_next_pc[18] I1=myrisc.cpu.irq_state[0] I2=myrisc.cpu.irq_delay_SB_LUT4_I1_O_SB_LUT4_I3_O[2] I3=myrisc.cpu.latched_compr_SB_LUT4_I2_O[17] O=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_13_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=myrisc.cpu.reg_out[18] I1=myrisc.cpu.alu_out_q[18] I2=myrisc.cpu.latched_stalu I3=myrisc.cpu.latched_store_SB_LUT4_I3_O[3] O=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_13_I2_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=myrisc.cpu.latched_compr_SB_LUT4_I2_O[16] I1=myrisc.cpu.irq_delay_SB_LUT4_I1_O_SB_LUT4_I3_O[2] I2=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_14_I2[2] I3=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_14_I2[3] O=myrisc.cpu.cpuregs.wdata[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=myrisc.cpu.irq_state[0] I1=myrisc.cpu.reg_next_pc[17] I2=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2_SB_LUT4_O_I2[2] I3=myrisc.cpu.irq_state[1] O=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_14_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=myrisc.cpu.reg_out[17] I1=myrisc.cpu.alu_out_q[17] I2=myrisc.cpu.latched_stalu I3=myrisc.cpu.latched_store_SB_LUT4_I3_O[3] O=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_14_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_15_I2[0] I3=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_15_I2[1] O=myrisc.cpu.cpuregs.wdata[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=myrisc.cpu.irq_delay_SB_LUT4_I1_O[1] I1=myrisc.cpu.latched_compr_SB_LUT4_I2_O[15] I2=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_15_I2_SB_LUT4_O_I2[1] I3=myrisc.cpu.latched_store_SB_LUT4_I3_O[3] O=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_15_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000001110111
.gate SB_LUT4 I0=myrisc.cpu.irq_state[0] I1=myrisc.cpu.reg_next_pc[16] I2=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2_SB_LUT4_O_I2[0] I3=myrisc.cpu.irq_state[1] O=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_15_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=myrisc.cpu.reg_next_pc[16] I1=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_15_I2_SB_LUT4_O_I2[1] I2=myrisc.cpu.irq_state[0] I3=myrisc.cpu.latched_store_SB_LUT4_I3_1_O[2] O=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111001111111010
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_out[16] I2=myrisc.cpu.alu_out_q[16] I3=myrisc.cpu.latched_stalu O=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_15_I2_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_16_I2[0] I3=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_16_I2[1] O=myrisc.cpu.cpuregs.wdata[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=myrisc.cpu.reg_next_pc[15] I1=myrisc.cpu.irq_state[0] I2=myrisc.cpu.irq_delay_SB_LUT4_I1_O_SB_LUT4_I3_O[2] I3=myrisc.cpu.latched_compr_SB_LUT4_I2_O[14] O=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_16_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=myrisc.cpu.irq_mask[15] I1=myrisc.cpu.irq_state[1] I2=myrisc.cpu.irq_pending[15] I3=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_16_I2_SB_LUT4_O_1_I3[3] O=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_16_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000010111111
.gate SB_LUT4 I0=myrisc.cpu.reg_out[15] I1=myrisc.cpu.alu_out_q[15] I2=myrisc.cpu.latched_stalu I3=myrisc.cpu.latched_store_SB_LUT4_I3_O[3] O=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_16_I2_SB_LUT4_O_1_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=myrisc.cpu.latched_compr_SB_LUT4_I2_O[13] I1=myrisc.cpu.irq_delay_SB_LUT4_I1_O_SB_LUT4_I3_O[2] I2=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_17_I2[2] I3=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_17_I2[3] O=myrisc.cpu.cpuregs.wdata[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=myrisc.cpu.irq_state[0] I1=myrisc.cpu.reg_next_pc[14] I2=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I2[0] I3=myrisc.cpu.irq_state[1] O=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_17_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=myrisc.cpu.reg_out[14] I1=myrisc.cpu.alu_out_q[14] I2=myrisc.cpu.latched_stalu I3=myrisc.cpu.latched_store_SB_LUT4_I3_O[3] O=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_17_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=myrisc.cpu.latched_compr_SB_LUT4_I2_O[12] I1=myrisc.cpu.irq_delay_SB_LUT4_I1_O_SB_LUT4_I3_O[2] I2=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2[2] I3=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2[3] O=myrisc.cpu.cpuregs.wdata[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=myrisc.cpu.irq_state[0] I1=myrisc.cpu.reg_next_pc[13] I2=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2_SB_LUT4_O_I2[2] I3=myrisc.cpu.irq_state[1] O=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=myrisc.cpu.reg_out[13] I1=myrisc.cpu.alu_out_q[13] I2=myrisc.cpu.latched_stalu I3=myrisc.cpu.latched_store_SB_LUT4_I3_O[3] O=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.irq_mask[13] I3=myrisc.cpu.irq_pending[13] O=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2_SB_LUT4_O_I2[0] I1=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2_SB_LUT4_O_I2[1] I2=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2_SB_LUT4_O_I2[2] I3=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2_SB_LUT4_O_I2[3] O=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_19_I2[0] I3=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_19_I2[1] O=myrisc.cpu.cpuregs.wdata[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=myrisc.cpu.irq_mask[12] I1=myrisc.cpu.irq_state[1] I2=myrisc.cpu.irq_pending[12] I3=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_19_I2_SB_LUT4_O_I3[3] O=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_19_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000010111111
.gate SB_LUT4 I0=myrisc.cpu.reg_next_pc[12] I1=myrisc.cpu.irq_state[0] I2=myrisc.cpu.irq_delay_SB_LUT4_I1_O_SB_LUT4_I3_O[2] I3=myrisc.cpu.latched_compr_SB_LUT4_I2_O[11] O=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_19_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=myrisc.cpu.reg_out[12] I1=myrisc.cpu.alu_out_q[12] I2=myrisc.cpu.latched_stalu I3=myrisc.cpu.latched_store_SB_LUT4_I3_O[3] O=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_19_I2_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=myrisc.cpu.irq_state[0] I1=myrisc.cpu.reg_next_pc[31] I2=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2_SB_LUT4_O_I2[2] I3=myrisc.cpu.irq_state[1] O=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=myrisc.cpu.reg_out[31] I1=myrisc.cpu.alu_out_q[31] I2=myrisc.cpu.latched_stalu I3=myrisc.cpu.latched_store_SB_LUT4_I3_O[3] O=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=myrisc.cpu.latched_compr_SB_LUT4_I2_O[29] I1=myrisc.cpu.irq_delay_SB_LUT4_I1_O_SB_LUT4_I3_O[2] I2=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2[2] I3=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2[3] O=myrisc.cpu.cpuregs.wdata[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=myrisc.cpu.latched_compr_SB_LUT4_I2_O[10] I1=myrisc.cpu.irq_delay_SB_LUT4_I1_O_SB_LUT4_I3_O[2] I2=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_20_I2[2] I3=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_20_I2[3] O=myrisc.cpu.cpuregs.wdata[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=myrisc.cpu.irq_state[0] I1=myrisc.cpu.reg_next_pc[11] I2=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[2] I3=myrisc.cpu.irq_state[1] O=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_20_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=myrisc.cpu.reg_out[11] I1=myrisc.cpu.alu_out_q[11] I2=myrisc.cpu.latched_stalu I3=myrisc.cpu.latched_store_SB_LUT4_I3_O[3] O=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_20_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=myrisc.cpu.latched_compr_SB_LUT4_I2_O[9] I1=myrisc.cpu.irq_delay_SB_LUT4_I1_O_SB_LUT4_I3_O[2] I2=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_21_I2[2] I3=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_21_I2[3] O=myrisc.cpu.cpuregs.wdata[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=myrisc.cpu.irq_state[0] I1=myrisc.cpu.reg_next_pc[10] I2=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2_SB_LUT4_O_I2[2] I3=myrisc.cpu.irq_state[1] O=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_21_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=myrisc.cpu.reg_out[10] I1=myrisc.cpu.alu_out_q[10] I2=myrisc.cpu.latched_stalu I3=myrisc.cpu.latched_store_SB_LUT4_I3_O[3] O=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_21_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=myrisc.cpu.latched_compr_SB_LUT4_I2_O[8] I1=myrisc.cpu.irq_delay_SB_LUT4_I1_O_SB_LUT4_I3_O[2] I2=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_22_I2[2] I3=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_22_I2[3] O=myrisc.cpu.cpuregs.wdata[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=myrisc.cpu.irq_state[0] I1=myrisc.cpu.reg_next_pc[9] I2=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2_SB_LUT4_O_I2[1] I3=myrisc.cpu.irq_state[1] O=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_22_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=myrisc.cpu.reg_out[9] I1=myrisc.cpu.alu_out_q[9] I2=myrisc.cpu.latched_stalu I3=myrisc.cpu.latched_store_SB_LUT4_I3_O[3] O=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_22_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=myrisc.cpu.latched_compr_SB_LUT4_I2_O[7] I1=myrisc.cpu.irq_delay_SB_LUT4_I1_O_SB_LUT4_I3_O[2] I2=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_23_I2[2] I3=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_23_I2[3] O=myrisc.cpu.cpuregs.wdata[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=myrisc.cpu.irq_state[0] I1=myrisc.cpu.reg_next_pc[8] I2=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[0] I3=myrisc.cpu.irq_state[1] O=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_23_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=myrisc.cpu.reg_out[8] I1=myrisc.cpu.alu_out_q[8] I2=myrisc.cpu.latched_stalu I3=myrisc.cpu.latched_store_SB_LUT4_I3_O[3] O=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_23_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_24_I2[0] I3=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_24_I2[1] O=myrisc.cpu.cpuregs.wdata[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=myrisc.cpu.reg_next_pc[7] I1=myrisc.cpu.irq_state[0] I2=myrisc.cpu.irq_delay_SB_LUT4_I1_O_SB_LUT4_I3_O[2] I3=myrisc.cpu.latched_compr_SB_LUT4_I2_O[6] O=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_24_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=myrisc.cpu.irq_mask[7] I1=myrisc.cpu.irq_state[1] I2=myrisc.cpu.irq_pending[7] I3=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_24_I2_SB_LUT4_O_1_I3[3] O=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_24_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000010111111
.gate SB_LUT4 I0=myrisc.cpu.reg_out[7] I1=myrisc.cpu.alu_out_q[7] I2=myrisc.cpu.latched_stalu I3=myrisc.cpu.latched_store_SB_LUT4_I3_O[3] O=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_24_I2_SB_LUT4_O_1_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=myrisc.cpu.latched_compr_SB_LUT4_I2_O[5] I1=myrisc.cpu.irq_delay_SB_LUT4_I1_O_SB_LUT4_I3_O[2] I2=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_25_I2[2] I3=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_25_I2[3] O=myrisc.cpu.cpuregs.wdata[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=myrisc.cpu.irq_state[0] I1=myrisc.cpu.reg_next_pc[6] I2=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I2[2] I3=myrisc.cpu.irq_state[1] O=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_25_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=myrisc.cpu.reg_out[6] I1=myrisc.cpu.alu_out_q[6] I2=myrisc.cpu.latched_stalu I3=myrisc.cpu.latched_store_SB_LUT4_I3_O[3] O=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_25_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=myrisc.cpu.latched_compr_SB_LUT4_I2_O[4] I1=myrisc.cpu.irq_delay_SB_LUT4_I1_O_SB_LUT4_I3_O[2] I2=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2[2] I3=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2[3] O=myrisc.cpu.cpuregs.wdata[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=myrisc.cpu.reg_out[5] I1=myrisc.cpu.alu_out_q[5] I2=myrisc.cpu.latched_stalu I3=myrisc.cpu.latched_store_SB_LUT4_I3_O[3] O=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=myrisc.cpu.irq_state[0] I1=myrisc.cpu.reg_next_pc[5] I2=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I2[3] I3=myrisc.cpu.irq_state[1] O=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_27_I0[0] I1=myrisc.cpu.latched_store_SB_LUT4_I3_O[3] I2=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_27_I0[2] I3=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_27_I0[3] O=myrisc.cpu.cpuregs.wdata[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111010011111111
.gate SB_LUT4 I0=$false I1=myrisc.cpu.irq_mask[4] I2=myrisc.cpu.irq_state[1] I3=myrisc.cpu.irq_pending[4] O=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_27_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=myrisc.cpu.reg_next_pc[4] I1=myrisc.cpu.irq_state[0] I2=myrisc.cpu.irq_delay_SB_LUT4_I1_O_SB_LUT4_I3_O[2] I3=myrisc.cpu.latched_compr_SB_LUT4_I2_O[3] O=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_27_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_out[4] I2=myrisc.cpu.alu_out_q[4] I3=myrisc.cpu.latched_stalu O=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_27_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=myrisc.cpu.latched_compr_SB_LUT4_I2_O[2] I1=myrisc.cpu.irq_delay_SB_LUT4_I1_O_SB_LUT4_I3_O[2] I2=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_28_I2[2] I3=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_28_I2[3] O=myrisc.cpu.cpuregs.wdata[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=myrisc.cpu.irq_state[0] I1=myrisc.cpu.reg_next_pc[3] I2=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_28_I2_SB_LUT4_O_I2[2] I3=myrisc.cpu.irq_state[1] O=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_28_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=myrisc.cpu.reg_out[3] I1=myrisc.cpu.alu_out_q[3] I2=myrisc.cpu.latched_stalu I3=myrisc.cpu.latched_store_SB_LUT4_I3_O[3] O=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_28_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=myrisc.cpu.irq_mask[12] I1=myrisc.cpu.irq_pending[12] I2=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_28_I2_SB_LUT4_O_I2[2] I3=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_28_I2_SB_LUT4_O_I2[3] O=myrisc.cpu.irq_delay_SB_LUT4_I1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=myrisc.cpu.irq_mask[15] I1=myrisc.cpu.irq_pending[15] I2=myrisc.cpu.irq_mask[0] I3=myrisc.cpu.irq_pending[0] O=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_28_I2_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.irq_mask[3] I3=myrisc.cpu.irq_pending[3] O=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_28_I2_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2[0] I3=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2[1] O=myrisc.cpu.cpuregs.wdata[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=myrisc.cpu.reg_next_pc[2] I1=myrisc.cpu.irq_state[0] I2=myrisc.cpu.irq_delay_SB_LUT4_I1_O_SB_LUT4_I3_O[2] I3=myrisc.cpu.latched_compr_SB_LUT4_I2_O[1] O=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=myrisc.cpu.irq_mask[2] I1=myrisc.cpu.irq_state[1] I2=myrisc.cpu.irq_pending[2] I3=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2_SB_LUT4_O_1_I3[3] O=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000010111111
.gate SB_LUT4 I0=myrisc.cpu.reg_out[2] I1=myrisc.cpu.alu_out_q[2] I2=myrisc.cpu.latched_stalu I3=myrisc.cpu.latched_store_SB_LUT4_I3_O[3] O=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2_SB_LUT4_O_1_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=myrisc.cpu.irq_state[0] I1=myrisc.cpu.reg_next_pc[30] I2=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2_SB_LUT4_O_I2[0] I3=myrisc.cpu.irq_state[1] O=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=myrisc.cpu.reg_out[30] I1=myrisc.cpu.alu_out_q[30] I2=myrisc.cpu.latched_stalu I3=myrisc.cpu.latched_store_SB_LUT4_I3_O[3] O=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=myrisc.cpu.irq_mask[27] I1=myrisc.cpu.irq_pending[27] I2=myrisc.cpu.irq_mask[24] I3=myrisc.cpu.irq_pending[24] O=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.irq_mask[10] I3=myrisc.cpu.irq_pending[10] O=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.irq_mask[9] I3=myrisc.cpu.irq_pending[9] O=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.irq_mask[30] I3=myrisc.cpu.irq_pending[30] O=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=myrisc.cpu.latched_compr_SB_LUT4_I2_O[28] I1=myrisc.cpu.irq_delay_SB_LUT4_I1_O_SB_LUT4_I3_O[2] I2=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2[2] I3=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2[3] O=myrisc.cpu.cpuregs.wdata[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2[0] I3=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2[1] O=myrisc.cpu.cpuregs.wdata[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0[0] I1=myrisc.cpu.latched_store_SB_LUT4_I3_O[3] I2=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I2[1] I3=myrisc.cpu.irq_state[1] O=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=myrisc.cpu.reg_next_pc[1] I1=myrisc.cpu.irq_state[0] I2=myrisc.cpu.irq_delay_SB_LUT4_I1_O_SB_LUT4_I3_O[2] I3=myrisc.cpu.latched_compr_SB_LUT4_I2_O[0] O=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=myrisc.cpu.reg_next_pc[1] I1=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0[0] I2=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_I2[2] I3=myrisc.cpu.latched_store_SB_LUT4_I3_1_O[2] O=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000001100001010
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.latched_store_SB_LUT4_I3_1_O[2] I3=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_I2[2] O=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=myrisc.cpu.reg_out[11] I1=myrisc.cpu.alu_out_q[11] I2=myrisc.cpu.latched_stalu I3=myrisc.cpu.latched_store_SB_LUT4_I3_1_O[2] O=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_I2_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.latched_branch I3=myrisc.cpu.irq_state[0] O=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_I2_SB_LUT4_I3_O[0] I2=myrisc.cpu.reg_next_pc[31] I3=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[2] O=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_I2_SB_LUT4_I3_O[0] I2=myrisc.cpu.reg_next_pc[30] I3=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2] O=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_I2_SB_LUT4_I3_O[0] I2=myrisc.cpu.reg_next_pc[21] I3=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_10_I3[2] O=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=myrisc.cpu.reg_out[21] I1=myrisc.cpu.alu_out_q[21] I2=myrisc.cpu.latched_stalu I3=myrisc.cpu.latched_store_SB_LUT4_I3_1_O[2] O=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_10_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_I2_SB_LUT4_I3_O[0] I2=myrisc.cpu.reg_next_pc[20] I3=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_11_I3[2] O=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=myrisc.cpu.reg_out[20] I1=myrisc.cpu.alu_out_q[20] I2=myrisc.cpu.latched_stalu I3=myrisc.cpu.latched_store_SB_LUT4_I3_1_O[2] O=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_11_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_I2_SB_LUT4_I3_O[0] I2=myrisc.cpu.reg_next_pc[19] I3=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2] O=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=myrisc.cpu.reg_out[19] I1=myrisc.cpu.alu_out_q[19] I2=myrisc.cpu.latched_stalu I3=myrisc.cpu.latched_store_SB_LUT4_I3_1_O[2] O=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_I2_SB_LUT4_I3_O[0] I2=myrisc.cpu.reg_next_pc[18] I3=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_13_I3[2] O=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=myrisc.cpu.reg_out[18] I1=myrisc.cpu.alu_out_q[18] I2=myrisc.cpu.latched_stalu I3=myrisc.cpu.latched_store_SB_LUT4_I3_1_O[2] O=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_13_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_I2_SB_LUT4_I3_O[0] I2=myrisc.cpu.reg_next_pc[17] I3=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_14_I3[2] O=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=myrisc.cpu.reg_out[17] I1=myrisc.cpu.alu_out_q[17] I2=myrisc.cpu.latched_stalu I3=myrisc.cpu.latched_store_SB_LUT4_I3_1_O[2] O=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_14_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_I2_SB_LUT4_I3_O[0] I2=myrisc.cpu.reg_next_pc[15] I3=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_15_I3[2] O=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=myrisc.cpu.reg_out[15] I1=myrisc.cpu.alu_out_q[15] I2=myrisc.cpu.latched_stalu I3=myrisc.cpu.latched_store_SB_LUT4_I3_1_O[2] O=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_15_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_I2_SB_LUT4_I3_O[0] I2=myrisc.cpu.reg_next_pc[14] I3=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_16_I3[2] O=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=myrisc.cpu.reg_out[14] I1=myrisc.cpu.alu_out_q[14] I2=myrisc.cpu.latched_stalu I3=myrisc.cpu.latched_store_SB_LUT4_I3_1_O[2] O=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_16_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_I2_SB_LUT4_I3_O[0] I2=myrisc.cpu.reg_next_pc[13] I3=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_17_I3[2] O=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=myrisc.cpu.reg_out[13] I1=myrisc.cpu.alu_out_q[13] I2=myrisc.cpu.latched_stalu I3=myrisc.cpu.latched_store_SB_LUT4_I3_1_O[2] O=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_17_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_I2_SB_LUT4_I3_O[0] I2=myrisc.cpu.reg_next_pc[12] I3=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_18_I3[2] O=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=myrisc.cpu.reg_out[12] I1=myrisc.cpu.alu_out_q[12] I2=myrisc.cpu.latched_stalu I3=myrisc.cpu.latched_store_SB_LUT4_I3_1_O[2] O=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_18_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_I2_SB_LUT4_I3_O[0] I2=myrisc.cpu.reg_next_pc[11] I3=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_I2_SB_LUT4_I3_O[2] O=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=myrisc.cpu.reg_out[30] I1=myrisc.cpu.alu_out_q[30] I2=myrisc.cpu.latched_stalu I3=myrisc.cpu.latched_store_SB_LUT4_I3_1_O[2] O=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_I2_SB_LUT4_I3_O[0] I2=myrisc.cpu.reg_next_pc[29] I3=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2] O=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_I2_SB_LUT4_I3_O[0] I2=myrisc.cpu.reg_next_pc[10] I3=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_20_I3[2] O=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=myrisc.cpu.reg_out[10] I1=myrisc.cpu.alu_out_q[10] I2=myrisc.cpu.latched_stalu I3=myrisc.cpu.latched_store_SB_LUT4_I3_1_O[2] O=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_20_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_I2_SB_LUT4_I3_O[0] I2=myrisc.cpu.reg_next_pc[9] I3=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_21_I3[2] O=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=myrisc.cpu.reg_out[9] I1=myrisc.cpu.alu_out_q[9] I2=myrisc.cpu.latched_stalu I3=myrisc.cpu.latched_store_SB_LUT4_I3_1_O[2] O=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_21_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_I2_SB_LUT4_I3_O[0] I2=myrisc.cpu.reg_next_pc[8] I3=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_22_I3[2] O=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=myrisc.cpu.reg_out[8] I1=myrisc.cpu.alu_out_q[8] I2=myrisc.cpu.latched_stalu I3=myrisc.cpu.latched_store_SB_LUT4_I3_1_O[2] O=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_22_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_I2_SB_LUT4_I3_O[0] I2=myrisc.cpu.reg_next_pc[7] I3=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_23_I3[2] O=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=myrisc.cpu.reg_out[7] I1=myrisc.cpu.alu_out_q[7] I2=myrisc.cpu.latched_stalu I3=myrisc.cpu.latched_store_SB_LUT4_I3_1_O[2] O=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_23_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_I2_SB_LUT4_I3_O[0] I2=myrisc.cpu.reg_next_pc[6] I3=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_24_I3[2] O=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=myrisc.cpu.reg_out[6] I1=myrisc.cpu.alu_out_q[6] I2=myrisc.cpu.latched_stalu I3=myrisc.cpu.latched_store_SB_LUT4_I3_1_O[2] O=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_24_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_I2_SB_LUT4_I3_O[0] I2=myrisc.cpu.reg_next_pc[5] I3=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_25_I3[2] O=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=myrisc.cpu.reg_out[5] I1=myrisc.cpu.alu_out_q[5] I2=myrisc.cpu.latched_stalu I3=myrisc.cpu.latched_store_SB_LUT4_I3_1_O[2] O=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_25_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=myrisc.cpu.reg_next_pc[4] I1=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_27_I0[0] I2=myrisc.cpu.irq_state[0] I3=myrisc.cpu.latched_store_SB_LUT4_I3_1_O[2] O=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111001111111010
.gate SB_LUT4 I0=$false I1=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_I2_SB_LUT4_I3_O[0] I2=myrisc.cpu.reg_next_pc[3] I3=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_27_I3[2] O=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=myrisc.cpu.reg_out[3] I1=myrisc.cpu.alu_out_q[3] I2=myrisc.cpu.latched_stalu I3=myrisc.cpu.latched_store_SB_LUT4_I3_1_O[2] O=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_27_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_I2_SB_LUT4_I3_O[0] I2=myrisc.cpu.reg_next_pc[2] I3=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_28_I3[2] O=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=myrisc.cpu.reg_out[2] I1=myrisc.cpu.alu_out_q[2] I2=myrisc.cpu.latched_stalu I3=myrisc.cpu.latched_store_SB_LUT4_I3_1_O[2] O=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_28_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=myrisc.cpu.reg_out[29] I1=myrisc.cpu.alu_out_q[29] I2=myrisc.cpu.latched_stalu I3=myrisc.cpu.latched_store_SB_LUT4_I3_1_O[2] O=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_I2_SB_LUT4_I3_O[0] I2=myrisc.cpu.reg_next_pc[28] I3=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_3_I3[2] O=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=myrisc.cpu.reg_out[28] I1=myrisc.cpu.alu_out_q[28] I2=myrisc.cpu.latched_stalu I3=myrisc.cpu.latched_store_SB_LUT4_I3_1_O[2] O=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_3_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_I2_SB_LUT4_I3_O[0] I2=myrisc.cpu.reg_next_pc[27] I3=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_4_I3[2] O=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=myrisc.cpu.reg_out[27] I1=myrisc.cpu.alu_out_q[27] I2=myrisc.cpu.latched_stalu I3=myrisc.cpu.latched_store_SB_LUT4_I3_1_O[2] O=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_4_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_I2_SB_LUT4_I3_O[0] I2=myrisc.cpu.reg_next_pc[26] I3=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_5_I3[2] O=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=myrisc.cpu.reg_out[26] I1=myrisc.cpu.alu_out_q[26] I2=myrisc.cpu.latched_stalu I3=myrisc.cpu.latched_store_SB_LUT4_I3_1_O[2] O=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_5_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_I2_SB_LUT4_I3_O[0] I2=myrisc.cpu.reg_next_pc[25] I3=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_6_I3[2] O=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=myrisc.cpu.reg_out[25] I1=myrisc.cpu.alu_out_q[25] I2=myrisc.cpu.latched_stalu I3=myrisc.cpu.latched_store_SB_LUT4_I3_1_O[2] O=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_6_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_I2_SB_LUT4_I3_O[0] I2=myrisc.cpu.reg_next_pc[24] I3=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_7_I3[2] O=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=myrisc.cpu.reg_out[24] I1=myrisc.cpu.alu_out_q[24] I2=myrisc.cpu.latched_stalu I3=myrisc.cpu.latched_store_SB_LUT4_I3_1_O[2] O=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_7_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_I2_SB_LUT4_I3_O[0] I2=myrisc.cpu.reg_next_pc[23] I3=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_8_I3[2] O=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=myrisc.cpu.reg_out[23] I1=myrisc.cpu.alu_out_q[23] I2=myrisc.cpu.latched_stalu I3=myrisc.cpu.latched_store_SB_LUT4_I3_1_O[2] O=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_8_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_I2_SB_LUT4_I3_O[0] I2=myrisc.cpu.reg_next_pc[22] I3=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_9_I3[2] O=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=myrisc.cpu.reg_out[22] I1=myrisc.cpu.alu_out_q[22] I2=myrisc.cpu.latched_stalu I3=myrisc.cpu.latched_store_SB_LUT4_I3_1_O[2] O=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_9_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=myrisc.cpu.reg_out[31] I1=myrisc.cpu.alu_out_q[31] I2=myrisc.cpu.latched_stalu I3=myrisc.cpu.latched_store_SB_LUT4_I3_1_O[2] O=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_out[1] I2=myrisc.cpu.alu_out_q[1] I3=myrisc.cpu.latched_stalu O=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.irq_mask[5] I3=myrisc.cpu.irq_pending[5] O=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.irq_mask[6] I3=myrisc.cpu.irq_pending[6] O=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.irq_mask[1] I3=myrisc.cpu.irq_pending[1] O=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.irq_mask[14] I3=myrisc.cpu.irq_pending[14] O=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=myrisc.cpu.reg_pc[0] I1=myrisc.cpu.irq_delay_SB_LUT4_I1_O_SB_LUT4_I3_O[2] I2=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_31_I2[2] I3=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_31_I2[3] O=myrisc.cpu.cpuregs.wdata[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=myrisc.cpu.irq_mask[0] I1=myrisc.cpu.irq_state[1] I2=myrisc.cpu.irq_pending[0] I3=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_31_I2_SB_LUT4_O_I3[3] O=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_31_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000010111111
.gate SB_LUT4 I0=myrisc.cpu.reg_out[0] I1=myrisc.cpu.alu_out_q[0] I2=myrisc.cpu.latched_stalu I3=myrisc.cpu.latched_store_SB_LUT4_I3_O[3] O=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_31_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.latched_compr I2=myrisc.cpu.reg_next_pc[0] I3=myrisc.cpu.irq_state[0] O=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_31_I2_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000000000
.gate SB_LUT4 I0=myrisc.cpu.irq_state[0] I1=myrisc.cpu.reg_next_pc[29] I2=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2_SB_LUT4_O_I2[3] I3=myrisc.cpu.irq_state[1] O=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=myrisc.cpu.reg_out[29] I1=myrisc.cpu.alu_out_q[29] I2=myrisc.cpu.latched_stalu I3=myrisc.cpu.latched_store_SB_LUT4_I3_O[3] O=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=myrisc.cpu.irq_mask[18] I1=myrisc.cpu.irq_pending[18] I2=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2_SB_LUT4_O_I2[2] I3=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2_SB_LUT4_O_I2[3] O=myrisc.cpu.irq_delay_SB_LUT4_I1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000001011
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.irq_mask[29] I3=myrisc.cpu.irq_pending[29] O=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.irq_mask[17] I3=myrisc.cpu.irq_pending[17] O=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2[0] I3=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2[1] O=myrisc.cpu.cpuregs.wdata[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=myrisc.cpu.reg_next_pc[28] I1=myrisc.cpu.irq_state[0] I2=myrisc.cpu.irq_delay_SB_LUT4_I1_O_SB_LUT4_I3_O[2] I3=myrisc.cpu.latched_compr_SB_LUT4_I2_O[27] O=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=myrisc.cpu.irq_mask[28] I1=myrisc.cpu.irq_state[1] I2=myrisc.cpu.irq_pending[28] I3=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2_SB_LUT4_O_1_I3[3] O=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000010111111
.gate SB_LUT4 I0=myrisc.cpu.reg_out[28] I1=myrisc.cpu.alu_out_q[28] I2=myrisc.cpu.latched_stalu I3=myrisc.cpu.latched_store_SB_LUT4_I3_O[3] O=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2_SB_LUT4_O_1_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2[0] I3=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2[1] O=myrisc.cpu.cpuregs.wdata[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=myrisc.cpu.reg_next_pc[27] I1=myrisc.cpu.irq_state[0] I2=myrisc.cpu.irq_delay_SB_LUT4_I1_O_SB_LUT4_I3_O[2] I3=myrisc.cpu.latched_compr_SB_LUT4_I2_O[26] O=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=myrisc.cpu.irq_mask[27] I1=myrisc.cpu.irq_state[1] I2=myrisc.cpu.irq_pending[27] I3=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2_SB_LUT4_O_1_I3[3] O=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000010111111
.gate SB_LUT4 I0=myrisc.cpu.reg_out[27] I1=myrisc.cpu.alu_out_q[27] I2=myrisc.cpu.latched_stalu I3=myrisc.cpu.latched_store_SB_LUT4_I3_O[3] O=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2_SB_LUT4_O_1_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=myrisc.cpu.latched_compr_SB_LUT4_I2_O[25] I1=myrisc.cpu.irq_delay_SB_LUT4_I1_O_SB_LUT4_I3_O[2] I2=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2[2] I3=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2[3] O=myrisc.cpu.cpuregs.wdata[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=myrisc.cpu.reg_out[26] I1=myrisc.cpu.alu_out_q[26] I2=myrisc.cpu.latched_stalu I3=myrisc.cpu.latched_store_SB_LUT4_I3_O[3] O=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=myrisc.cpu.irq_state[0] I1=myrisc.cpu.reg_next_pc[26] I2=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2_SB_LUT4_O_I2[1] I3=myrisc.cpu.irq_state[1] O=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=myrisc.cpu.latched_compr_SB_LUT4_I2_O[24] I1=myrisc.cpu.irq_delay_SB_LUT4_I1_O_SB_LUT4_I3_O[2] I2=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2[2] I3=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2[3] O=myrisc.cpu.cpuregs.wdata[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=myrisc.cpu.irq_state[0] I1=myrisc.cpu.reg_next_pc[25] I2=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2_SB_LUT4_O_I2[0] I3=myrisc.cpu.irq_state[1] O=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=myrisc.cpu.reg_out[25] I1=myrisc.cpu.alu_out_q[25] I2=myrisc.cpu.latched_stalu I3=myrisc.cpu.latched_store_SB_LUT4_I3_O[3] O=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=myrisc.cpu.irq_mask[7] I1=myrisc.cpu.irq_pending[7] I2=myrisc.cpu.irq_mask[4] I3=myrisc.cpu.irq_pending[4] O=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.irq_mask[31] I3=myrisc.cpu.irq_pending[31] O=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.irq_mask[26] I3=myrisc.cpu.irq_pending[26] O=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.irq_mask[25] I3=myrisc.cpu.irq_pending[25] O=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=myrisc.cpu.latched_compr_SB_LUT4_I2_O[22] I1=myrisc.cpu.irq_delay_SB_LUT4_I1_O_SB_LUT4_I3_O[2] I2=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2[2] I3=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2[3] O=myrisc.cpu.cpuregs.wdata[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=myrisc.cpu.irq_state[0] I1=myrisc.cpu.reg_next_pc[23] I2=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2_SB_LUT4_O_I2[1] I3=myrisc.cpu.irq_state[1] O=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=myrisc.cpu.reg_out[23] I1=myrisc.cpu.alu_out_q[23] I2=myrisc.cpu.latched_stalu I3=myrisc.cpu.latched_store_SB_LUT4_I3_O[3] O=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=myrisc.cpu.irq_mask[28] I1=myrisc.cpu.irq_pending[28] I2=myrisc.cpu.irq_mask[19] I3=myrisc.cpu.irq_pending[19] O=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.irq_mask[20] I3=myrisc.cpu.irq_pending[20] O=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.irq_mask[23] I3=myrisc.cpu.irq_pending[23] O=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.irq_mask[16] I3=myrisc.cpu.irq_pending[16] O=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=myrisc.cpu.latched_compr_SB_LUT4_I2_O[21] I1=myrisc.cpu.irq_delay_SB_LUT4_I1_O_SB_LUT4_I3_O[2] I2=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2[2] I3=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2[3] O=myrisc.cpu.cpuregs.wdata[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=myrisc.cpu.irq_state[0] I1=myrisc.cpu.reg_next_pc[22] I2=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[1] I3=myrisc.cpu.irq_state[1] O=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=myrisc.cpu.reg_out[22] I1=myrisc.cpu.alu_out_q[22] I2=myrisc.cpu.latched_stalu I3=myrisc.cpu.latched_store_SB_LUT4_I3_O[3] O=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.irq_mask[21] I3=myrisc.cpu.irq_pending[21] O=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.irq_mask[11] I3=myrisc.cpu.irq_pending[11] O=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.irq_mask[22] I3=myrisc.cpu.irq_pending[22] O=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.irq_mask[8] I3=myrisc.cpu.irq_pending[8] O=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=myrisc.cpu.reg_next_pc[24] I1=myrisc.cpu.irq_state[0] I2=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_I2_SB_LUT4_O_I2[2] I3=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_I2_SB_LUT4_O_I2[3] O=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=$false I1=myrisc.cpu.irq_mask[24] I2=myrisc.cpu.irq_state[1] I3=myrisc.cpu.irq_pending[24] O=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=myrisc.cpu.reg_out[24] I1=myrisc.cpu.alu_out_q[24] I2=myrisc.cpu.latched_stalu I3=myrisc.cpu.latched_store_SB_LUT4_I3_O[3] O=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.cpuregs.wen O=myrisc.cpu.cpuregs.wen_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=myrisc.cpu.latched_rd[0] I1=myrisc.cpu.latched_rd[1] I2=myrisc.cpu.cpuregs.wen_SB_LUT4_O_I2[2] I3=myrisc.cpu.cpuregs.wen_SB_LUT4_O_I2[3] O=myrisc.cpu.cpuregs.wen
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=myrisc.cpu.latched_rd[2] I1=myrisc.cpu.latched_rd[3] I2=myrisc.cpu.latched_rd[4] I3=myrisc.cpu.latched_rd[5] O=myrisc.cpu.cpuregs.wen_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=myrisc.cpu.latched_branch I1=myrisc.cpu.irq_delay_SB_LUT4_I1_O_SB_LUT4_I3_O[2] I2=myrisc.cpu.cpu_state[1] I3=resetn O=myrisc.cpu.cpuregs.wen_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011000000000000
.gate SB_LUT4 I0=myrisc.cpu.cpuregs.regs.1.0.1_RDATA[0] I1=myrisc.cpu.cpuregs.regs.1.0.1_RDATA[1] I2=myrisc.cpu.cpuregs.regs.0.0.1_RDATA_4[2] I3=myrisc.cpu.cpuregs.regs.0.0.1_RDATA_4[3] O=myrisc.cpu.cpuregs_rs1[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=myrisc.cpu.cpuregs.regs.1.0.1_RDATA_1[0] I1=myrisc.cpu.cpuregs.regs.1.0.1_RDATA_1[1] I2=myrisc.cpu.cpuregs.regs.0.0.1_RDATA_4[2] I3=myrisc.cpu.cpuregs.regs.0.0.1_RDATA_4[3] O=myrisc.cpu.cpuregs_rs1[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=myrisc.cpu.cpuregs.regs.1.0.1_RDATA_10[0] I1=myrisc.cpu.cpuregs.regs.1.0.1_RDATA_10[1] I2=myrisc.cpu.cpuregs.regs.0.0.1_RDATA_4[2] I3=myrisc.cpu.cpuregs.regs.0.0.1_RDATA_4[3] O=myrisc.cpu.cpuregs_rs1[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=myrisc.cpu.cpuregs.regs.1.0.1_RDATA_11[0] I1=myrisc.cpu.cpuregs.regs.1.0.1_RDATA_11[1] I2=myrisc.cpu.cpuregs.regs.0.0.1_RDATA_4[2] I3=myrisc.cpu.cpuregs.regs.0.0.1_RDATA_4[3] O=myrisc.cpu.cpuregs_rs1[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=myrisc.cpu.cpuregs.regs.1.0.1_RDATA_12[0] I1=myrisc.cpu.cpuregs.regs.1.0.1_RDATA_12[1] I2=myrisc.cpu.cpuregs.regs.0.0.1_RDATA_4[2] I3=myrisc.cpu.cpuregs.regs.0.0.1_RDATA_4[3] O=myrisc.cpu.cpuregs_rs1[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=myrisc.cpu.cpuregs.regs.1.0.1_RDATA_13[0] I1=myrisc.cpu.cpuregs.regs.1.0.1_RDATA_13[1] I2=myrisc.cpu.cpuregs.regs.0.0.1_RDATA_4[2] I3=myrisc.cpu.cpuregs.regs.0.0.1_RDATA_4[3] O=myrisc.cpu.cpuregs_rs1[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=myrisc.cpu.cpuregs.regs.1.0.1_RDATA_14[0] I1=myrisc.cpu.cpuregs.regs.1.0.1_RDATA_14[1] I2=myrisc.cpu.cpuregs.regs.0.0.1_RDATA_4[2] I3=myrisc.cpu.cpuregs.regs.0.0.1_RDATA_4[3] O=myrisc.cpu.cpuregs_rs1[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=myrisc.cpu.cpuregs.regs.1.0.1_RDATA_15[0] I1=myrisc.cpu.cpuregs.regs.1.0.1_RDATA_15[1] I2=myrisc.cpu.cpuregs.regs.0.0.1_RDATA_4[2] I3=myrisc.cpu.cpuregs.regs.0.0.1_RDATA_4[3] O=myrisc.cpu.cpuregs_rs1[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=myrisc.cpu.cpuregs.regs.0.0.1_RDATA[0] I1=myrisc.cpu.cpuregs.regs.0.0.1_RDATA[1] I2=myrisc.cpu.cpuregs.regs.0.0.1_RDATA_4[2] I3=myrisc.cpu.cpuregs.regs.0.0.1_RDATA_4[3] O=myrisc.cpu.cpuregs_rs1[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=myrisc.cpu.cpuregs.regs.0.0.1_RDATA_1[0] I1=myrisc.cpu.cpuregs.regs.0.0.1_RDATA_1[1] I2=myrisc.cpu.cpuregs.regs.0.0.1_RDATA_4[2] I3=myrisc.cpu.cpuregs.regs.0.0.1_RDATA_4[3] O=myrisc.cpu.cpuregs_rs1[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=myrisc.cpu.cpuregs.regs.0.0.1_RDATA_2[0] I1=myrisc.cpu.cpuregs.regs.0.0.1_RDATA_2[1] I2=myrisc.cpu.cpuregs.regs.0.0.1_RDATA_4[2] I3=myrisc.cpu.cpuregs.regs.0.0.1_RDATA_4[3] O=myrisc.cpu.cpuregs_rs1[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=myrisc.cpu.cpuregs.regs.0.0.1_RDATA_3[0] I1=myrisc.cpu.cpuregs.regs.0.0.1_RDATA_3[1] I2=myrisc.cpu.cpuregs.regs.0.0.1_RDATA_4[2] I3=myrisc.cpu.cpuregs.regs.0.0.1_RDATA_4[3] O=myrisc.cpu.cpuregs_rs1[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=myrisc.cpu.cpuregs.regs.1.0.1_RDATA_2[0] I1=myrisc.cpu.cpuregs.regs.1.0.1_RDATA_2[1] I2=myrisc.cpu.cpuregs.regs.0.0.1_RDATA_4[2] I3=myrisc.cpu.cpuregs.regs.0.0.1_RDATA_4[3] O=myrisc.cpu.cpuregs_rs1[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=myrisc.cpu.cpuregs.regs.0.0.1_RDATA_4[0] I1=myrisc.cpu.cpuregs.regs.0.0.1_RDATA_4[1] I2=myrisc.cpu.cpuregs.regs.0.0.1_RDATA_4[2] I3=myrisc.cpu.cpuregs.regs.0.0.1_RDATA_4[3] O=myrisc.cpu.cpuregs_rs1[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=myrisc.cpu.cpuregs.regs.0.0.1_RDATA_5[0] I1=myrisc.cpu.cpuregs.regs.0.0.1_RDATA_5[1] I2=myrisc.cpu.cpuregs.regs.0.0.1_RDATA_4[2] I3=myrisc.cpu.cpuregs.regs.0.0.1_RDATA_4[3] O=myrisc.cpu.cpuregs_rs1[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=myrisc.cpu.cpuregs.regs.0.0.1_RDATA_6[0] I1=myrisc.cpu.cpuregs.regs.0.0.1_RDATA_6[1] I2=myrisc.cpu.cpuregs.regs.0.0.1_RDATA_4[2] I3=myrisc.cpu.cpuregs.regs.0.0.1_RDATA_4[3] O=myrisc.cpu.cpuregs_rs1[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=myrisc.cpu.cpuregs.regs.0.0.1_RDATA_7[0] I1=myrisc.cpu.cpuregs.regs.0.0.1_RDATA_7[1] I2=myrisc.cpu.cpuregs.regs.0.0.1_RDATA_4[2] I3=myrisc.cpu.cpuregs.regs.0.0.1_RDATA_4[3] O=myrisc.cpu.cpuregs_rs1[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=myrisc.cpu.cpuregs.regs.0.0.1_RDATA_8[0] I1=myrisc.cpu.cpuregs.regs.0.0.1_RDATA_8[1] I2=myrisc.cpu.cpuregs.regs.0.0.1_RDATA_4[2] I3=myrisc.cpu.cpuregs.regs.0.0.1_RDATA_4[3] O=myrisc.cpu.cpuregs_rs1[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=myrisc.cpu.cpuregs.regs.0.0.1_RDATA_9[0] I1=myrisc.cpu.cpuregs.regs.0.0.1_RDATA_9[1] I2=myrisc.cpu.cpuregs.regs.0.0.1_RDATA_4[2] I3=myrisc.cpu.cpuregs.regs.0.0.1_RDATA_4[3] O=myrisc.cpu.cpuregs_rs1[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=myrisc.cpu.cpuregs.regs.0.0.1_RDATA_10[0] I1=myrisc.cpu.cpuregs.regs.0.0.1_RDATA_10[1] I2=myrisc.cpu.cpuregs.regs.0.0.1_RDATA_4[2] I3=myrisc.cpu.cpuregs.regs.0.0.1_RDATA_4[3] O=myrisc.cpu.cpuregs_rs1[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=myrisc.cpu.cpuregs.regs.0.0.1_RDATA_11[0] I1=myrisc.cpu.cpuregs.regs.0.0.1_RDATA_11[1] I2=myrisc.cpu.cpuregs.regs.0.0.1_RDATA_4[2] I3=myrisc.cpu.cpuregs.regs.0.0.1_RDATA_4[3] O=myrisc.cpu.cpuregs_rs1[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=myrisc.cpu.cpuregs.regs.0.0.1_RDATA_12[0] I1=myrisc.cpu.cpuregs.regs.0.0.1_RDATA_12[1] I2=myrisc.cpu.cpuregs.regs.0.0.1_RDATA_4[2] I3=myrisc.cpu.cpuregs.regs.0.0.1_RDATA_4[3] O=myrisc.cpu.cpuregs_rs1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=myrisc.cpu.cpuregs.regs.0.0.1_RDATA_13[0] I1=myrisc.cpu.cpuregs.regs.0.0.1_RDATA_13[1] I2=myrisc.cpu.cpuregs.regs.0.0.1_RDATA_4[2] I3=myrisc.cpu.cpuregs.regs.0.0.1_RDATA_4[3] O=myrisc.cpu.cpuregs_rs1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=myrisc.cpu.cpuregs.regs.1.0.1_RDATA_3[0] I1=myrisc.cpu.cpuregs.regs.1.0.1_RDATA_3[1] I2=myrisc.cpu.cpuregs.regs.0.0.1_RDATA_4[2] I3=myrisc.cpu.cpuregs.regs.0.0.1_RDATA_4[3] O=myrisc.cpu.cpuregs_rs1[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=myrisc.cpu.cpuregs.regs.0.0.1_RDATA_14[0] I1=myrisc.cpu.cpuregs.regs.0.0.1_RDATA_14[1] I2=myrisc.cpu.cpuregs.regs.0.0.1_RDATA_4[2] I3=myrisc.cpu.cpuregs.regs.0.0.1_RDATA_4[3] O=myrisc.cpu.cpuregs_rs1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=myrisc.cpu.cpuregs.regs.0.0.1_RDATA_15[0] I1=myrisc.cpu.cpuregs.regs.0.0.1_RDATA_15[1] I2=myrisc.cpu.cpuregs.regs.0.0.1_RDATA_4[2] I3=myrisc.cpu.cpuregs.regs.0.0.1_RDATA_4[3] O=myrisc.cpu.cpuregs_rs1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=myrisc.cpu.cpuregs.regs.1.0.1_RDATA_4[0] I1=myrisc.cpu.cpuregs.regs.1.0.1_RDATA_4[1] I2=myrisc.cpu.cpuregs.regs.0.0.1_RDATA_4[2] I3=myrisc.cpu.cpuregs.regs.0.0.1_RDATA_4[3] O=myrisc.cpu.cpuregs_rs1[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=myrisc.cpu.cpuregs.regs.1.0.1_RDATA_5[0] I1=myrisc.cpu.cpuregs.regs.1.0.1_RDATA_5[1] I2=myrisc.cpu.cpuregs.regs.0.0.1_RDATA_4[2] I3=myrisc.cpu.cpuregs.regs.0.0.1_RDATA_4[3] O=myrisc.cpu.cpuregs_rs1[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=myrisc.cpu.cpuregs.regs.1.0.1_RDATA_6[0] I1=myrisc.cpu.cpuregs.regs.1.0.1_RDATA_6[1] I2=myrisc.cpu.cpuregs.regs.0.0.1_RDATA_4[2] I3=myrisc.cpu.cpuregs.regs.0.0.1_RDATA_4[3] O=myrisc.cpu.cpuregs_rs1[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=myrisc.cpu.cpuregs.regs.1.0.1_RDATA_7[0] I1=myrisc.cpu.cpuregs.regs.1.0.1_RDATA_7[1] I2=myrisc.cpu.cpuregs.regs.0.0.1_RDATA_4[2] I3=myrisc.cpu.cpuregs.regs.0.0.1_RDATA_4[3] O=myrisc.cpu.cpuregs_rs1[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=myrisc.cpu.cpuregs.regs.1.0.1_RDATA_8[0] I1=myrisc.cpu.cpuregs.regs.1.0.1_RDATA_8[1] I2=myrisc.cpu.cpuregs.regs.0.0.1_RDATA_4[2] I3=myrisc.cpu.cpuregs.regs.0.0.1_RDATA_4[3] O=myrisc.cpu.cpuregs_rs1[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=myrisc.cpu.cpuregs.regs.1.0.1_RDATA_9[0] I1=myrisc.cpu.cpuregs.regs.1.0.1_RDATA_9[1] I2=myrisc.cpu.cpuregs.regs.0.0.1_RDATA_4[2] I3=myrisc.cpu.cpuregs.regs.0.0.1_RDATA_4[3] O=myrisc.cpu.cpuregs_rs1[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000110000001010
.gate SB_DFFESR C=CLK D=myrisc.cpu.instr_jalr_SB_LUT4_I3_O_SB_LUT4_I1_O[31] E=myrisc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0] Q=myrisc.cpu.decoded_imm[31] R=myrisc.cpu.instr_blt_SB_LUT4_I3_O_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:839.2-1145.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.instr_jalr_SB_LUT4_I3_O_SB_LUT4_I1_O[30] E=myrisc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0] Q=myrisc.cpu.decoded_imm[30] R=myrisc.cpu.instr_blt_SB_LUT4_I3_O_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:839.2-1145.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.instr_jalr_SB_LUT4_I3_O_SB_LUT4_I1_O[21] E=myrisc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0] Q=myrisc.cpu.decoded_imm[21] R=myrisc.cpu.instr_blt_SB_LUT4_I3_O_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:839.2-1145.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.instr_jalr_SB_LUT4_I3_O_SB_LUT4_I1_O[20] E=myrisc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0] Q=myrisc.cpu.decoded_imm[20] R=myrisc.cpu.instr_blt_SB_LUT4_I3_O_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:839.2-1145.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.instr_jalr_SB_LUT4_I3_O_SB_LUT4_I1_O[19] E=myrisc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0] Q=myrisc.cpu.decoded_imm[19] R=myrisc.cpu.instr_blt_SB_LUT4_I3_O_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:839.2-1145.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.instr_jalr_SB_LUT4_I3_O_SB_LUT4_I1_O[18] E=myrisc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0] Q=myrisc.cpu.decoded_imm[18] R=myrisc.cpu.instr_blt_SB_LUT4_I3_O_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:839.2-1145.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.instr_jalr_SB_LUT4_I3_O_SB_LUT4_I1_O[17] E=myrisc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0] Q=myrisc.cpu.decoded_imm[17] R=myrisc.cpu.instr_blt_SB_LUT4_I3_O_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:839.2-1145.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.instr_jalr_SB_LUT4_I3_O_SB_LUT4_I1_O[16] E=myrisc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0] Q=myrisc.cpu.decoded_imm[16] R=myrisc.cpu.instr_blt_SB_LUT4_I3_O_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:839.2-1145.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.instr_jalr_SB_LUT4_I3_O_SB_LUT4_I1_O[15] E=myrisc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0] Q=myrisc.cpu.decoded_imm[15] R=myrisc.cpu.instr_blt_SB_LUT4_I3_O_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:839.2-1145.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.instr_jalr_SB_LUT4_I3_O_SB_LUT4_I1_O[14] E=myrisc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0] Q=myrisc.cpu.decoded_imm[14] R=myrisc.cpu.instr_blt_SB_LUT4_I3_O_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:839.2-1145.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.instr_jalr_SB_LUT4_I3_O_SB_LUT4_I1_O[13] E=myrisc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0] Q=myrisc.cpu.decoded_imm[13] R=myrisc.cpu.instr_blt_SB_LUT4_I3_O_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:839.2-1145.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.instr_jalr_SB_LUT4_I3_O_SB_LUT4_I1_O[12] E=myrisc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0] Q=myrisc.cpu.decoded_imm[12] R=myrisc.cpu.instr_blt_SB_LUT4_I3_O_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:839.2-1145.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.instr_jalr_SB_LUT4_I3_O_SB_LUT4_I1_O[29] E=myrisc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0] Q=myrisc.cpu.decoded_imm[29] R=myrisc.cpu.instr_blt_SB_LUT4_I3_O_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:839.2-1145.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.instr_jalr_SB_LUT4_I3_O_SB_LUT4_I1_O[11] E=myrisc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0] Q=myrisc.cpu.decoded_imm[11] R=myrisc.cpu.instr_blt_SB_LUT4_I3_O_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:839.2-1145.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.instr_jalr_SB_LUT4_I3_O_SB_LUT4_I1_O[10] E=myrisc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0] Q=myrisc.cpu.decoded_imm[10] R=myrisc.cpu.instr_blt_SB_LUT4_I3_O_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:839.2-1145.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.instr_jalr_SB_LUT4_I3_O_SB_LUT4_I1_O[9] E=myrisc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0] Q=myrisc.cpu.decoded_imm[9] R=myrisc.cpu.instr_blt_SB_LUT4_I3_O_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:839.2-1145.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.instr_jalr_SB_LUT4_I3_O_SB_LUT4_I1_O[8] E=myrisc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0] Q=myrisc.cpu.decoded_imm[8] R=myrisc.cpu.instr_blt_SB_LUT4_I3_O_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:839.2-1145.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.instr_jalr_SB_LUT4_I3_O_SB_LUT4_I1_O[7] E=myrisc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0] Q=myrisc.cpu.decoded_imm[7] R=myrisc.cpu.instr_blt_SB_LUT4_I3_O_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:839.2-1145.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.instr_jalr_SB_LUT4_I3_O_SB_LUT4_I1_O[6] E=myrisc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0] Q=myrisc.cpu.decoded_imm[6] R=myrisc.cpu.instr_blt_SB_LUT4_I3_O_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:839.2-1145.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.instr_jalr_SB_LUT4_I3_O_SB_LUT4_I1_O[5] E=myrisc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0] Q=myrisc.cpu.decoded_imm[5] R=myrisc.cpu.instr_blt_SB_LUT4_I3_O_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:839.2-1145.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.instr_jalr_SB_LUT4_I3_O_SB_LUT4_I1_O[4] E=myrisc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0] Q=myrisc.cpu.decoded_imm[4] R=myrisc.cpu.instr_blt_SB_LUT4_I3_O_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:839.2-1145.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.instr_jalr_SB_LUT4_I3_O_SB_LUT4_I1_O[3] E=myrisc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0] Q=myrisc.cpu.decoded_imm[3] R=myrisc.cpu.instr_blt_SB_LUT4_I3_O_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:839.2-1145.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.instr_jalr_SB_LUT4_I3_O_SB_LUT4_I1_O[2] E=myrisc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0] Q=myrisc.cpu.decoded_imm[2] R=myrisc.cpu.instr_blt_SB_LUT4_I3_O_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:839.2-1145.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.instr_jalr_SB_LUT4_I3_O_SB_LUT4_I1_O[28] E=myrisc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0] Q=myrisc.cpu.decoded_imm[28] R=myrisc.cpu.instr_blt_SB_LUT4_I3_O_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:839.2-1145.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.instr_jalr_SB_LUT4_I3_O_SB_LUT4_I1_O[1] E=myrisc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0] Q=myrisc.cpu.decoded_imm[1] R=myrisc.cpu.instr_blt_SB_LUT4_I3_O_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:839.2-1145.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.instr_jalr_SB_LUT4_I3_O_SB_LUT4_I1_O[27] E=myrisc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0] Q=myrisc.cpu.decoded_imm[27] R=myrisc.cpu.instr_blt_SB_LUT4_I3_O_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:839.2-1145.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.instr_jalr_SB_LUT4_I3_O_SB_LUT4_I1_O[26] E=myrisc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0] Q=myrisc.cpu.decoded_imm[26] R=myrisc.cpu.instr_blt_SB_LUT4_I3_O_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:839.2-1145.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.instr_jalr_SB_LUT4_I3_O_SB_LUT4_I1_O[25] E=myrisc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0] Q=myrisc.cpu.decoded_imm[25] R=myrisc.cpu.instr_blt_SB_LUT4_I3_O_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:839.2-1145.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.instr_jalr_SB_LUT4_I3_O_SB_LUT4_I1_O[24] E=myrisc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0] Q=myrisc.cpu.decoded_imm[24] R=myrisc.cpu.instr_blt_SB_LUT4_I3_O_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:839.2-1145.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.instr_jalr_SB_LUT4_I3_O_SB_LUT4_I1_O[23] E=myrisc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0] Q=myrisc.cpu.decoded_imm[23] R=myrisc.cpu.instr_blt_SB_LUT4_I3_O_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:839.2-1145.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.instr_jalr_SB_LUT4_I3_O_SB_LUT4_I1_O[22] E=myrisc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0] Q=myrisc.cpu.decoded_imm[22] R=myrisc.cpu.instr_blt_SB_LUT4_I3_O_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:839.2-1145.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.decoded_imm_SB_DFFE_Q_D[0] E=myrisc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0] Q=myrisc.cpu.decoded_imm[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:839.2-1145.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.instr_jalr_SB_LUT4_I3_O[1] I2=myrisc.cpu.mem_rdata_q[20] I3=myrisc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3[2] O=myrisc.cpu.decoded_imm_SB_DFFE_Q_D[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000011111111
.gate SB_LUT4 I0=myrisc.cpu.instr_jal I1=myrisc.cpu.decoded_imm_uj[0] I2=myrisc.cpu.is_sb_sh_sw I3=myrisc.cpu.mem_rdata_q[7] O=myrisc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_DFFE C=CLK D=myrisc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O E=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I0_O[2] Q=myrisc.cpu.decoded_imm_uj[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:839.2-1145.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O E=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I0_O[2] Q=myrisc.cpu.decoded_imm_uj[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:839.2-1145.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O E=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I0_O[2] Q=myrisc.cpu.decoded_imm_uj[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:839.2-1145.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O E=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I0_O[2] Q=myrisc.cpu.decoded_imm_uj[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:839.2-1145.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_12_D E=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I0_O[2] Q=myrisc.cpu.decoded_imm_uj[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:839.2-1145.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.mem_rdata_latched[12] I2=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_12_D_SB_LUT4_O_I2[1] I3=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I2_SB_LUT4_I2_O[2] O=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_12_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111111001100
.gate SB_LUT4 I0=$false I1=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0] I2=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0[0] I3=myrisc.cpu.mem_la_secondword O=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_12_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111111001100
.gate SB_LUT4 I0=$false I1=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[3] I2=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[1] I3=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[1] O=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_12_D_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.mem_rdata_q[19] I2=myrisc.cpu.mem_rdata[19] I3=myrisc.cpu.mem_xfer O=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111100110011
.gate SB_DFFE C=CLK D=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_13_D E=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I0_O[2] Q=myrisc.cpu.decoded_imm_uj[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:839.2-1145.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.mem_rdata_latched[12] I2=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_13_D_SB_LUT4_O_I2[1] I3=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I2_SB_LUT4_I2_O[2] O=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_13_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111111001100
.gate SB_LUT4 I0=$false I1=myrisc.cpu.instr_retirq_SB_DFFE_Q_D[0] I2=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_13_D_SB_LUT4_O_I2[1] I3=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I2_SB_LUT4_I2_O[2] O=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_13_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_13_D_SB_LUT4_O_I2_SB_LUT4_I2_O[0] I1=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_14_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I0[0] I2=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_13_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2] I3=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_13_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3] O=myrisc.cpu.decoded_rs1_SB_DFF_Q_1_D_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I0_O[1] I3=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I0_O_SB_LUT4_I2_O[2] O=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_13_D_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=myrisc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O[0] I1=myrisc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O[1] I2=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I0_O[2] I3=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_13_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3[3] O=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_13_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=myrisc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I0_O[1] I1=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[1] I2=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[1] I3=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_28_D_SB_LUT4_O_I2[1] O=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_13_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000010111111
.gate SB_LUT4 I0=$false I1=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0] I2=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_3_I0[0] I3=myrisc.cpu.mem_la_secondword O=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_13_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111111001100
.gate SB_LUT4 I0=$false I1=myrisc.cpu.mem_rdata_q[18] I2=myrisc.cpu.mem_rdata[18] I3=myrisc.cpu.mem_xfer O=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111100110011
.gate SB_DFFE C=CLK D=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_14_D E=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I0_O[2] Q=myrisc.cpu.decoded_imm_uj[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:839.2-1145.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.mem_rdata_latched[12] I2=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_14_D_SB_LUT4_O_I2[1] I3=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I2_SB_LUT4_I2_O[2] O=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_14_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111111001100
.gate SB_LUT4 I0=myrisc.cpu.instr_retirq_SB_DFFE_Q_D[0] I1=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_14_D_SB_LUT4_O_I2[1] I2=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I2_SB_LUT4_I2_O[2] I3=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I0_O[2] O=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_14_D_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_14_D_SB_LUT4_O_I2_SB_LUT4_I1_O[0] I1=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_14_D_SB_LUT4_O_I2_SB_LUT4_I1_O[1] I2=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_14_D_SB_LUT4_O_I2_SB_LUT4_I1_O[2] I3=myrisc.cpu.latched_rd[2] O=myrisc.cpu.cpuregs.regs.0.0.1_RDATA_4_SB_DFFSR_Q_R_SB_LUT4_O_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111010000001011
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I0_O[2] I3=myrisc.cpu.decoded_rs1[2] O=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_14_D_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_14_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I0[0] I1=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I0_O_SB_LUT4_I2_O[2] I2=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_14_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I0[2] I3=myrisc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2[3] O=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_14_D_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000001001111
.gate SB_LUT4 I0=$false I1=myrisc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O[0] I2=myrisc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O[1] I3=myrisc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O[2] O=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_14_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=myrisc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2] I1=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_14_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[1] I2=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[2] I3=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I0_O_SB_LUT4_I3_O[2] O=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_14_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=$false I1=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I0_O_SB_LUT4_I3_O[1] I2=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I0_O_SB_LUT4_I3_O[0] I3=myrisc.cpu.mem_rdata_latched[12] O=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_14_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=$false I1=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0] I2=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[0] I3=myrisc.cpu.mem_la_secondword O=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_14_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111111001100
.gate SB_LUT4 I0=$false I1=myrisc.cpu.mem_rdata_q[17] I2=myrisc.cpu.mem_rdata[17] I3=myrisc.cpu.mem_xfer O=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111100110011
.gate SB_DFFE C=CLK D=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_15_D E=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I0_O[2] Q=myrisc.cpu.decoded_imm_uj[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:839.2-1145.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.mem_rdata_latched[12] I2=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_15_D_SB_LUT4_O_I2[1] I3=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I2_SB_LUT4_I2_O[2] O=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_15_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111111001100
.gate SB_LUT4 I0=$false I1=myrisc.cpu.instr_retirq_SB_DFFE_Q_D[0] I2=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_15_D_SB_LUT4_O_I2[1] I3=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I2_SB_LUT4_I2_O[2] O=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_15_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[1] I3=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[1] O=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_15_D_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2[0] I2=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I0_O[2] I3=myrisc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2[2] O=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_15_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.mem_rdata_latched[12] I3=myrisc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[1] O=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_15_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0] I2=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O[0] I3=myrisc.cpu.mem_la_secondword O=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_15_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111111001100
.gate SB_LUT4 I0=$false I1=myrisc.cpu.mem_rdata_q[16] I2=myrisc.cpu.mem_rdata[16] I3=myrisc.cpu.mem_xfer O=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111100110011
.gate SB_DFFE C=CLK D=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_16_D E=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I0_O[2] Q=myrisc.cpu.decoded_imm_uj[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:839.2-1145.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.mem_rdata_latched[12] I2=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I0_O[0] I3=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I2_SB_LUT4_I2_O[2] O=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_16_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111111001100
.gate SB_DFFE C=CLK D=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_17_D E=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I0_O[2] Q=myrisc.cpu.decoded_imm_uj[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:839.2-1145.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.mem_rdata_latched[12] I2=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[1] I3=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I2_SB_LUT4_I2_O[2] O=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_17_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111111001100
.gate SB_DFFE C=CLK D=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_18_D E=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I0_O[2] Q=myrisc.cpu.decoded_imm_uj[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:839.2-1145.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.mem_rdata_latched[12] I2=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[2] I3=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I2_SB_LUT4_I2_O[2] O=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_18_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111111001100
.gate SB_DFFE C=CLK D=myrisc.cpu.mem_rdata_latched[12] E=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I0_O[2] Q=myrisc.cpu.decoded_imm_uj[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:839.2-1145.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O E=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I0_O[2] Q=myrisc.cpu.decoded_imm_uj[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:839.2-1145.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_20_D E=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I0_O[2] Q=myrisc.cpu.decoded_imm_uj[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:839.2-1145.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.mem_rdata_latched[12] I2=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_20_D_SB_LUT4_O_I2[0] I3=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I2_SB_LUT4_I2_O[2] O=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_20_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111111001100
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_20_D_SB_LUT4_O_I2[0] I3=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I2_SB_LUT4_I2_O[2] O=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_20_D_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_20_D_SB_LUT4_O_I2_SB_LUT4_I2_O[0] I1=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_20_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1] I2=myrisc.cpu.decoded_rs2[0] I3=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I0_O[2] O=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_20_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110111011110000
.gate SB_LUT4 I0=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_20_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[0] I1=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_29_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[2] I2=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_29_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[0] I3=myrisc.cpu.mem_rdata_latched[2] O=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_20_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101000000000000
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_28_D_SB_LUT4_O_I2[1] I3=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I0_O_SB_LUT4_I2_O[2] O=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_20_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0] I2=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0[0] I3=myrisc.cpu.mem_la_secondword O=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_20_D_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111111001100
.gate SB_LUT4 I0=$false I1=myrisc.cpu.mem_rdata_q[20] I2=myrisc.cpu.mem_rdata[20] I3=myrisc.cpu.mem_xfer O=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111100110011
.gate SB_DFFE C=CLK D=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_21_D E=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I0_O[2] Q=myrisc.cpu.decoded_imm_uj[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:839.2-1145.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0] I2=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_21_D_SB_LUT4_O_I2[1] I3=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I2_SB_LUT4_I2_O[2] O=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_21_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[2] I3=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[3] O=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_21_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_DFFE C=CLK D=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_22_D E=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I0_O[2] Q=myrisc.cpu.decoded_imm_uj[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:839.2-1145.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I0_O[1] I2=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[1] I3=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I2_SB_LUT4_I2_O[2] O=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_22_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111100110011
.gate SB_DFFE C=CLK D=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_23_D E=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I0_O[2] Q=myrisc.cpu.decoded_imm_uj[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:839.2-1145.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2[3] I2=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_23_D_SB_LUT4_O_I2[1] I3=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I2_SB_LUT4_I2_O[2] O=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_23_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=myrisc.cpu.mem_rdata_q[28] I2=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_23_D_SB_LUT4_O_I2[1] I3=myrisc.cpu.mem_xfer O=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_23_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000000110011
.gate SB_LUT4 I0=myrisc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I0_O[1] I1=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_23_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2] I2=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_23_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_I2[2] I3=myrisc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0] O=myrisc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000001001111
.gate SB_LUT4 I0=myrisc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2[3] I1=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_23_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1] I2=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_23_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2] I3=myrisc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I2_I3[3] O=myrisc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$false I1=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[3] I2=myrisc.cpu.mem_rdata_latched[12] I3=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[2] O=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_23_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I0_O[1] I2=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_23_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1] I3=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_I2_SB_LUT4_I3_O[0] O=myrisc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[3] I3=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[1] O=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_23_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O[0] I3=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O[1] O=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_23_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_DFFE C=CLK D=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_24_D E=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I0_O[2] Q=myrisc.cpu.decoded_imm_uj[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:839.2-1145.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.mem_rdata_latched[6] I2=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[0] I3=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I2_SB_LUT4_I2_O[2] O=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_24_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111111001100
.gate SB_DFFE C=CLK D=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_25_D E=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I0_O[2] Q=myrisc.cpu.decoded_imm_uj[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:839.2-1145.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[0] I2=myrisc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3[1] I3=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I2_SB_LUT4_I2_O[2] O=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_25_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111100110011
.gate SB_DFFE C=CLK D=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_26_D E=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I0_O[2] Q=myrisc.cpu.decoded_imm_uj[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:839.2-1145.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.mem_rdata_latched[2] I2=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_26_D_SB_LUT4_O_I2[1] I3=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I2_SB_LUT4_I2_O[2] O=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_26_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111111001100
.gate SB_LUT4 I0=$false I1=myrisc.cpu.mem_rdata_q[25] I2=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_26_D_SB_LUT4_O_I2[1] I3=myrisc.cpu.mem_xfer O=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_26_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000000110011
.gate SB_LUT4 I0=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_26_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1] I1=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[2] I2=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_26_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_I2[2] I3=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I0_O_SB_LUT4_I2_O[2] O=myrisc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000100000000
.gate SB_LUT4 I0=myrisc.cpu.mem_rdata_latched[12] I1=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_26_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1] I2=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_26_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_I2[2] I3=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[3] O=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_26_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011101000000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_26_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1] I2=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_26_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_1_I2[0] I3=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_26_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_1_I3[2] O=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_26_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000011111100
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_26_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_1_I2[0] I3=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[1] O=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_26_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_1_I2_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[0] I1=myrisc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1] I2=myrisc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2] I3=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I0_O_SB_LUT4_I2_O[2] O=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_26_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_1_I2_SB_LUT4_I2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101111111111
.gate SB_LUT4 I0=$false I1=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[2] I2=myrisc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_I2_I1[0] I3=myrisc.cpu.mem_rdata_latched[12] O=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_26_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_1_I2_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[1] I2=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[2] I3=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_23_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_I2[2] O=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_26_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_1_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000011110011
.gate SB_LUT4 I0=$false I1=myrisc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[0] I2=myrisc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[1] I3=myrisc.cpu.mem_rdata_latched[2] O=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_26_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_1_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000000000
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[3] I3=myrisc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[0] O=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_26_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=myrisc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[0] I1=myrisc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1[0] I2=myrisc.cpu.mem_rdata_latched[12] I3=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_26_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_1_I2_SB_LUT4_I2_O[0] O=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_26_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000011111
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_26_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1] I3=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[2] O=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_26_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_26_D_SB_LUT4_O_I2_SB_LUT4_I2_O[0] I3=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_26_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1] O=myrisc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=myrisc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2] I1=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_26_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1] I2=myrisc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[3] I3=myrisc.cpu.mem_rdata_latched[12] O=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_26_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111100000000000
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I2_SB_LUT4_I2_O[2] I3=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_I2_SB_LUT4_I3_O[0] O=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_26_D_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O[2] I3=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O[3] O=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_26_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_DFFE C=CLK D=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_27_D E=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I0_O[2] Q=myrisc.cpu.decoded_imm_uj[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:839.2-1145.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[3] I2=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_27_D_SB_LUT4_O_I2[0] I3=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I2_SB_LUT4_I2_O[2] O=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_27_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_27_D_SB_LUT4_O_I2[0] I1=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I2_SB_LUT4_I2_O[2] I2=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_27_D_SB_LUT4_O_I2[2] I3=myrisc.cpu.mem_rdata_latched[6] O=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=myrisc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_O[0] I1=myrisc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_O[1] I2=resetn I3=myrisc.cpu.mem_do_rinst O=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0] I2=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1] I3=myrisc.cpu.mem_la_secondword O=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_27_D_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I0_O_SB_LUT4_I2_O[0] I1=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I0_O_SB_LUT4_I2_O[1] I2=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I0_O_SB_LUT4_I2_O[2] I3=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I0_O_SB_LUT4_I2_O[3] O=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_27_D_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000011111
.gate SB_LUT4 I0=$false I1=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0] I2=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1] I3=myrisc.cpu.prefetched_high_word_SB_LUT4_I3_O[2] O=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=myrisc.cpu.mem_rdata_q[8] I2=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1] I3=myrisc.cpu.mem_xfer O=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000000110011
.gate SB_LUT4 I0=$false I1=myrisc.cpu.mem_rdata_q[24] I2=myrisc.cpu.mem_rdata[24] I3=myrisc.cpu.mem_xfer O=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1] I1=myrisc.cpu.mem_rdata[24] I2=myrisc.cpu.reg_op1[1] I3=myrisc.cpu.reg_op1[0] O=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011101011111111
.gate SB_LUT4 I0=myrisc.cpu.reg_op1[0] I1=myrisc.cpu.mem_wordsize[1] I2=myrisc.cpu.mem_wordsize[2] I3=myrisc.cpu.reg_op1[1] O=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101111111111
.gate SB_LUT4 I0=myrisc.rom_ready I1=myrisc.pico_rom.rdata[8] I2=myrisc.memory.rdata[8] I3=myrisc.ram_ready O=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000111101110111
.gate SB_DFFE C=CLK D=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_28_D E=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I0_O[2] Q=myrisc.cpu.decoded_imm_uj[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:839.2-1145.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.mem_rdata_latched[5] I2=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_28_D_SB_LUT4_O_I2[2] I3=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I2_SB_LUT4_I2_O[2] O=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_28_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111111001100
.gate SB_LUT4 I0=myrisc.cpu.mem_rdata_q[23] I1=myrisc.cpu.mem_rdata[23] I2=myrisc.cpu.mem_la_secondword I3=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3] O=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_28_D_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=myrisc.cpu.mem_rdata_latched[0] I1=myrisc.cpu.mem_rdata_latched[1] I2=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[1] I3=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[2] O=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_28_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=myrisc.cpu.mem_rdata_q[7] I1=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[1] I2=myrisc.cpu.mem_la_secondword I3=myrisc.cpu.mem_xfer O=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=myrisc.cpu.mem_rdata_q[7] I1=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[1] I2=myrisc.cpu.prefetched_high_word_SB_LUT4_I3_O[2] I3=myrisc.cpu.mem_xfer O=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[0] I1=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[1] I2=myrisc.cpu.mem_16bit_buffer[7] I3=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O[3] O=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001000100001111
.gate SB_LUT4 I0=myrisc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[0] I1=myrisc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[1] I2=myrisc.cpu.mem_rdata_latched[5] I3=myrisc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[3] O=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000111111101110
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.mem_rdata_latched[0] I3=myrisc.cpu.mem_rdata_latched[1] O=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I0_O[0] I2=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[2] I3=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[1] O=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=myrisc.cpu.mem_rdata_q[23] I1=myrisc.cpu.mem_rdata[23] I2=myrisc.cpu.mem_xfer I3=myrisc.cpu.prefetched_high_word_SB_LUT4_I3_O[2] O=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_DFFE C=CLK D=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_29_D E=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I0_O[2] Q=myrisc.cpu.decoded_imm_uj[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:839.2-1145.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.mem_rdata_latched[4] I2=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_29_D_SB_LUT4_O_I2[0] I3=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I2_SB_LUT4_I2_O[2] O=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_29_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111111001100
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_29_D_SB_LUT4_O_I2[0] I3=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I2_SB_LUT4_I2_O[2] O=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_29_D_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_29_D_SB_LUT4_O_I2_SB_LUT4_I2_O[0] I1=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_29_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1] I2=myrisc.cpu.decoded_rs2[2] I3=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I0_O[2] O=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_20_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110111011110000
.gate SB_LUT4 I0=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_20_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[0] I1=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_29_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[2] I2=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_29_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[0] I3=myrisc.cpu.mem_rdata_latched[4] O=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_29_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101000000000000
.gate SB_LUT4 I0=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I0_O[0] I1=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_28_D_SB_LUT4_O_I2[1] I2=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_28_D_SB_LUT4_O_I2[2] I3=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I2_SB_LUT4_I2_O[2] O=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_29_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=myrisc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_I2_I1[0] I1=myrisc.cpu.mem_rdata_latched[12] I2=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[1] I3=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[2] O=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_29_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I0_O_SB_LUT4_I3_O[0] I1=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I0_O_SB_LUT4_I3_O[1] I2=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I0_O_SB_LUT4_I3_O[2] I3=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I0_O_SB_LUT4_I2_O[1] O=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_29_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111101110000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_29_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0] I2=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_4_I0[0] I3=myrisc.cpu.mem_la_secondword O=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_29_D_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111111001100
.gate SB_LUT4 I0=$false I1=myrisc.cpu.mem_rdata_q[22] I2=myrisc.cpu.mem_rdata[22] I3=myrisc.cpu.mem_xfer O=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_29_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111100110011
.gate SB_DFFE C=CLK D=myrisc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O E=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I0_O[2] Q=myrisc.cpu.decoded_imm_uj[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:839.2-1145.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_30_D E=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I0_O[2] Q=myrisc.cpu.decoded_imm_uj[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:839.2-1145.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.mem_rdata_latched[3] I2=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_30_D_SB_LUT4_O_I2[0] I3=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I2_SB_LUT4_I2_O[2] O=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_30_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111111001100
.gate SB_LUT4 I0=$false I1=myrisc.cpu.mem_rdata_q[21] I2=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_30_D_SB_LUT4_O_I2[0] I3=myrisc.cpu.mem_xfer O=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000000110011
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_30_D_SB_LUT4_O_I2[0] I3=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I2_SB_LUT4_I2_O[2] O=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O[0] I1=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O[1] I2=myrisc.cpu.decoded_rs2[1] I3=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I0_O[2] O=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I0_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110111011110000
.gate SB_LUT4 I0=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[0] I1=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[1] I2=myrisc.cpu.decoded_rs2[3] I3=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I0_O[2] O=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I0_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011101111110000
.gate SB_LUT4 I0=myrisc.cpu.mem_rdata_latched[5] I1=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[3] I2=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_29_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[2] I3=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_29_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[3] O=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_29_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[0] I2=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I0_O_SB_LUT4_I2_O[2] I3=myrisc.cpu.mem_rdata_latched[5] O=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_20_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[0] I1=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_29_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[2] I2=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_29_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[0] I3=myrisc.cpu.mem_rdata_latched[3] O=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101000000000000
.gate SB_LUT4 I0=myrisc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_I2_I1[0] I1=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[2] I2=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[1] I3=myrisc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I1_O[0] O=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000010111111
.gate SB_LUT4 I0=myrisc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1] I1=myrisc.cpu.mem_rdata_latched[3] I2=myrisc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1] I3=myrisc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3] O=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101111111111
.gate SB_LUT4 I0=$false I1=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0] I2=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_5_I0[0] I3=myrisc.cpu.mem_la_secondword O=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_30_D_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111111001100
.gate SB_LUT4 I0=$false I1=myrisc.cpu.mem_rdata_q[21] I2=myrisc.cpu.mem_rdata[21] I3=myrisc.cpu.mem_xfer O=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111100110011
.gate SB_DFFE C=CLK D=$false E=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I0_O[2] Q=myrisc.cpu.decoded_imm_uj[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:839.2-1145.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O E=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I0_O[2] Q=myrisc.cpu.decoded_imm_uj[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:839.2-1145.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O E=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I0_O[2] Q=myrisc.cpu.decoded_imm_uj[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:839.2-1145.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O E=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I0_O[2] Q=myrisc.cpu.decoded_imm_uj[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:839.2-1145.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O E=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I0_O[2] Q=myrisc.cpu.decoded_imm_uj[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:839.2-1145.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O E=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I0_O[2] Q=myrisc.cpu.decoded_imm_uj[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:839.2-1145.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O E=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I0_O[2] Q=myrisc.cpu.decoded_imm_uj[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:839.2-1145.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=$false E=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I0_O[2] Q=myrisc.cpu.decoded_rd[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:839.2-1145.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.decoded_rd_SB_DFFE_Q_1_D E=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I0_O[2] Q=myrisc.cpu.decoded_rd[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:839.2-1145.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1] I3=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[3] O=myrisc.cpu.decoded_rd_SB_DFFE_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_DFFE C=CLK D=myrisc.cpu.decoded_rd_SB_DFFE_Q_2_D E=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I0_O[2] Q=myrisc.cpu.decoded_rd[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:839.2-1145.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=myrisc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I0_O[1] I1=myrisc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1] I2=myrisc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I2[2] I3=myrisc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O[1] O=myrisc.cpu.decoded_rd_SB_DFFE_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111111110001
.gate SB_LUT4 I0=myrisc.cpu.mem_rdata_latched[0] I1=myrisc.cpu.mem_rdata_latched[1] I2=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I0_O[0] I3=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[2] O=myrisc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001000000000000
.gate SB_DFFE C=CLK D=myrisc.cpu.decoded_rd_SB_DFFE_Q_3_D E=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I0_O[2] Q=myrisc.cpu.decoded_rd[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:839.2-1145.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I2_SB_LUT4_I2_O[2] I1=myrisc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1] I2=myrisc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2[3] I3=myrisc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[3] O=myrisc.cpu.decoded_rd_SB_DFFE_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101111111111
.gate SB_LUT4 I0=$false I1=myrisc.cpu.mem_rdata_latched[4] I2=myrisc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I2[2] I3=myrisc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2] O=myrisc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0] I3=myrisc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O[1] O=myrisc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=myrisc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0] I1=myrisc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O[1] I2=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I2_SB_LUT4_I2_O[2] I3=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[0] O=myrisc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000011111110
.gate SB_LUT4 I0=myrisc.cpu.mem_rdata_latched[2] I1=myrisc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I2[2] I2=myrisc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3[0] I3=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I0_O[0] O=myrisc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I0_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=myrisc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[0] I1=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_15_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1] I2=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[2] I3=myrisc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[3] O=myrisc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=myrisc.cpu.mem_rdata_latched[1] I1=myrisc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1] I2=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I2_SB_LUT4_I2_O[2] I3=myrisc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0] O=myrisc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000001101
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I2[2] I3=myrisc.cpu.mem_rdata_latched[3] O=myrisc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_15_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1] I1=myrisc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[2] I2=myrisc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[0] I3=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[1] O=myrisc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=myrisc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0] I1=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[2] I2=myrisc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[2] I3=myrisc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1] O=myrisc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I0_O[0] I3=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[1] O=myrisc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0] I3=myrisc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1] O=myrisc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[1] I3=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I0_O[0] O=myrisc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1] I2=myrisc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2[3] I3=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I0_O_SB_LUT4_I2_O[2] O=myrisc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[2] I1=myrisc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[1] I2=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I0_O_SB_LUT4_I3_O[2] I3=myrisc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I0_I2[0] O=myrisc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000001101
.gate SB_LUT4 I0=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[3] I1=myrisc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I0_O[1] I2=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[0] I3=myrisc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2[3] O=myrisc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.mem_16bit_buffer[8] I2=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[1] I3=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O[3] O=myrisc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000000110011
.gate SB_LUT4 I0=myrisc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0] I1=myrisc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1] I2=myrisc.cpu.mem_16bit_buffer[9] I3=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O[3] O=myrisc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001000100001111
.gate SB_LUT4 I0=myrisc.cpu.mem_rdata_q[25] I1=myrisc.cpu.mem_rdata[25] I2=myrisc.cpu.mem_xfer I3=myrisc.cpu.prefetched_high_word_SB_LUT4_I3_O[2] O=myrisc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=myrisc.cpu.mem_rdata_q[9] I1=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1[1] I2=myrisc.cpu.prefetched_high_word_SB_LUT4_I3_O[2] I3=myrisc.cpu.mem_xfer O=myrisc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000001100001010
.gate SB_DFFE C=CLK D=myrisc.cpu.decoded_rd_SB_DFFE_Q_4_D E=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I0_O[2] Q=myrisc.cpu.decoded_rd[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:839.2-1145.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=myrisc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O[1] I1=myrisc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1] I2=myrisc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0] I3=myrisc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O[3] O=myrisc.cpu.decoded_rd_SB_DFFE_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111100001011
.gate SB_DFFE C=CLK D=myrisc.cpu.decoded_rd_SB_DFFE_Q_5_D E=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I0_O[2] Q=myrisc.cpu.decoded_rd[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:839.2-1145.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I0_O_SB_LUT4_I2_O[2] I1=myrisc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I0_O[1] I2=myrisc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I0_O[2] I3=myrisc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I0_O[3] O=myrisc.cpu.decoded_rd_SB_DFFE_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111001011111111
.gate SB_DFFESR C=CLK D=myrisc.cpu.decoded_rs1_SB_DFFESR_Q_D E=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I0_O[2] Q=myrisc.cpu.decoded_rs1[5] R=myrisc.cpu.decoded_rs1_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:839.2-1145.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1[2] I3=myrisc.cpu.decoded_rs1_SB_DFFESR_Q_D_SB_LUT4_O_I3[2] O=myrisc.cpu.decoded_rs1_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[0] I1=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[1] I2=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[2] I3=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[3] O=myrisc.cpu.decoded_rs1_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=myrisc.cpu.mem_rdata_latched[2] I1=myrisc.cpu.mem_rdata_latched[1] I2=myrisc.cpu.mem_rdata_latched[0] I3=myrisc.cpu.mem_rdata_latched[3] O=myrisc.cpu.decoded_rs1_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I2_SB_LUT4_I2_O[2] O=myrisc.cpu.decoded_rs1_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_DFF C=CLK D=myrisc.cpu.decoded_rs1_SB_DFF_Q_D Q=myrisc.cpu.decoded_rs1[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:839.2-1145.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=CLK D=myrisc.cpu.decoded_rs1_SB_DFF_Q_1_D Q=myrisc.cpu.decoded_rs1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:839.2-1145.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.decoded_rs1_SB_DFF_Q_1_D_SB_LUT4_O_I2[0] I3=myrisc.cpu.decoded_rs1_SB_DFF_Q_1_D_SB_LUT4_O_I2[1] O=myrisc.cpu.decoded_rs1_SB_DFF_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I0_O[2] I3=myrisc.cpu.decoded_rs1[3] O=myrisc.cpu.decoded_rs1_SB_DFF_Q_1_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=myrisc.cpu.decoded_rs1_SB_DFF_Q_D_SB_LUT4_O_I1[0] I1=myrisc.cpu.decoded_rs1_SB_DFF_Q_D_SB_LUT4_O_I1[1] I2=myrisc.cpu.decoded_rs1_SB_DFF_Q_D_SB_LUT4_O_I1[2] I3=myrisc.cpu.latched_rd[4] O=myrisc.cpu.decoded_rs1_SB_DFF_Q_1_D_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111100000000111
.gate SB_DFF C=CLK D=myrisc.cpu.decoded_rs1_SB_DFF_Q_2_D Q=myrisc.cpu.decoded_rs1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:839.2-1145.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_14_D_SB_LUT4_O_I2_SB_LUT4_I1_O[1] I2=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_14_D_SB_LUT4_O_I2_SB_LUT4_I1_O[0] I3=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_14_D_SB_LUT4_O_I2_SB_LUT4_I1_O[2] O=myrisc.cpu.decoded_rs1_SB_DFF_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000011110011
.gate SB_DFF C=CLK D=myrisc.cpu.decoded_rs1_SB_DFF_Q_3_D Q=myrisc.cpu.decoded_rs1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:839.2-1145.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I1[1] I2=myrisc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I1[0] I3=myrisc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I1[2] O=myrisc.cpu.decoded_rs1_SB_DFF_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000011110011
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I0_O[2] I3=myrisc.cpu.decoded_rs1[1] O=myrisc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_15_D_SB_LUT4_O_I2_SB_LUT4_I2_O[0] I1=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_15_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1] I2=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_15_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2] I3=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_15_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3] O=myrisc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_14_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I0[0] I1=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I0_O_SB_LUT4_I2_O[2] I2=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_14_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I0[2] I3=myrisc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0] O=myrisc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000001001111
.gate SB_DFF C=CLK D=myrisc.cpu.decoded_rs1_SB_DFF_Q_4_D Q=myrisc.cpu.decoded_rs1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:839.2-1145.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I1[1] I2=myrisc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I1[0] I3=myrisc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I1[2] O=myrisc.cpu.decoded_rs1_SB_DFF_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000011110011
.gate SB_LUT4 I0=myrisc.cpu.instr_retirq_SB_DFFE_Q_D[0] I1=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I0_O[0] I2=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I2_SB_LUT4_I2_O[2] I3=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I0_O[2] O=myrisc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I0_O[2] I3=myrisc.cpu.decoded_rs1[0] O=myrisc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_14_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I0[0] I1=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I0_O_SB_LUT4_I2_O[2] I2=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_14_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I0[2] I3=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[0] O=myrisc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000001001111
.gate SB_LUT4 I0=$false I1=myrisc.cpu.decoded_rs1_SB_DFF_Q_D_SB_LUT4_O_I1[1] I2=myrisc.cpu.decoded_rs1_SB_DFF_Q_D_SB_LUT4_O_I1[0] I3=myrisc.cpu.decoded_rs1_SB_DFF_Q_D_SB_LUT4_O_I1[2] O=myrisc.cpu.decoded_rs1_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=myrisc.cpu.decoded_rs1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0] I1=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I0_O_SB_LUT4_I3_O[2] I2=myrisc.cpu.decoded_rs1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[2] I3=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I0_O[2] O=myrisc.cpu.decoded_rs1_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001111100000000
.gate SB_LUT4 I0=myrisc.cpu.instr_retirq_SB_DFFE_Q_D[0] I1=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_12_D_SB_LUT4_O_I2[1] I2=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I2_SB_LUT4_I2_O[2] I3=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_12_D_SB_LUT4_O_I2[3] O=myrisc.cpu.decoded_rs1_SB_DFF_Q_D_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I0_O[2] I3=myrisc.cpu.decoded_rs1[4] O=myrisc.cpu.decoded_rs1_SB_DFF_Q_D_SB_LUT4_O_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[3] I3=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I0_O_SB_LUT4_I2_O[2] O=myrisc.cpu.decoded_rs1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I0_O_SB_LUT4_I3_O[0] I1=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I0_O_SB_LUT4_I3_O[1] I2=myrisc.cpu.mem_rdata_latched[12] I3=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[2] O=myrisc.cpu.decoded_rs1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111100000000000
.gate SB_DFFESR C=CLK D=$false E=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I0_O[2] Q=myrisc.cpu.decoded_rs2[5] R=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I2_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:839.2-1145.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFF C=CLK D=myrisc.cpu.decoded_rs2_SB_DFF_Q_D Q=myrisc.cpu.decoded_rs2[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:839.2-1145.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=CLK D=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I0_O[0] Q=myrisc.cpu.decoded_rs2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:839.2-1145.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=CLK D=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_20_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O[2] Q=myrisc.cpu.decoded_rs2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:839.2-1145.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=CLK D=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I0_O[3] Q=myrisc.cpu.decoded_rs2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:839.2-1145.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=CLK D=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_20_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O[0] Q=myrisc.cpu.decoded_rs2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:839.2-1145.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.decoded_rs2[4] I2=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I0_O[0] I3=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I0_O[2] O=myrisc.cpu.decoded_rs2_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111111001100
.gate SB_DFFSR C=CLK D=myrisc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[3] Q=myrisc.cpu.decoder_pseudo_trigger R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=myrisc.cpu.cpu_state[3] I1=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_I2[0] I2=myrisc.cpu.is_beq_bne_blt_bge_bltu_bgeu I3=myrisc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[3] O=myrisc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111110000000
.gate SB_LUT4 I0=myrisc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0[3] I1=myrisc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_I3_O[1] I2=myrisc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_I3_O[2] I3=myrisc.cpu.cpu_state[1] O=myrisc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=myrisc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[1] I1=myrisc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0] I2=myrisc.cpu.irq_pending_SB_DFFESR_Q_24_E_SB_LUT4_O_I2_SB_LUT4_I3_O[3] I3=myrisc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I3[3] O=myrisc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001111100010001
.gate SB_LUT4 I0=myrisc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[0] I1=myrisc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[1] I2=myrisc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[2] I3=myrisc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[3] O=myrisc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=myrisc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1] I1=myrisc.cpu.do_waitirq_SB_LUT4_I1_2_O_SB_LUT4_I2_O[0] I2=myrisc.cpu.do_waitirq_SB_LUT4_I1_2_O_SB_LUT4_I3_O[1] I3=myrisc.cpu.cpu_state[1] O=myrisc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101111111111
.gate SB_LUT4 I0=myrisc.cpu.do_waitirq_SB_LUT4_I1_2_O_SB_LUT4_I2_O[0] I1=myrisc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I1[1] I2=myrisc.cpu.instr_jal I3=myrisc.cpu.cpu_state[1] O=myrisc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101100000000
.gate SB_LUT4 I0=myrisc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0] I1=myrisc.cpu.decoder_trigger I2=myrisc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O[1] I3=myrisc.cpu.instr_jal O=myrisc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011111110000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_2_O[2] I2=myrisc.cpu.mem_do_prefetch I3=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_I2[0] O=myrisc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.decoder_pseudo_trigger I3=myrisc.cpu.decoder_trigger O=myrisc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_DFF C=CLK D=myrisc.cpu.decoder_trigger_SB_DFF_Q_D Q=myrisc.cpu.decoder_trigger
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I0_O[2] I2=myrisc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[3] I3=myrisc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I3[2] O=myrisc.cpu.decoder_trigger_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000011111100
.gate SB_LUT4 I0=$false I1=myrisc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I2[2] I2=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_2_O[2] I3=myrisc.cpu.cpu_state[3] O=myrisc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_DFFSR C=CLK D=myrisc.cpu.do_waitirq_SB_DFFSR_Q_D Q=myrisc.cpu.do_waitirq R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.do_waitirq_SB_LUT4_I1_2_O_SB_LUT4_I3_O[1] I2=myrisc.cpu.do_waitirq_SB_LUT4_I1_2_O_SB_LUT4_I3_O[0] I3=myrisc.cpu.cpu_state[1] O=myrisc.cpu.do_waitirq_SB_DFFSR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=myrisc.cpu.irq_state[0] I1=myrisc.cpu.do_waitirq I2=myrisc.cpu.instr_jal I3=myrisc.cpu.decoder_trigger O=myrisc.cpu.do_waitirq_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000111101000100
.gate SB_LUT4 I0=myrisc.cpu.decoder_trigger I1=myrisc.cpu.do_waitirq I2=myrisc.cpu.irq_state[0] I3=myrisc.cpu.do_waitirq_SB_LUT4_I1_1_I3[3] O=myrisc.cpu.do_waitirq_SB_LUT4_I1_1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000100000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.cpu_state[3] I2=myrisc.cpu.is_beq_bne_blt_bge_bltu_bgeu I3=myrisc.cpu.do_waitirq_SB_LUT4_I1_1_I3[3] O=myrisc.cpu.do_waitirq_SB_LUT4_I1_1_I3_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000011110011
.gate SB_LUT4 I0=myrisc.cpu.irq_pending_SB_DFFESR_Q_24_E_SB_LUT4_O_I2_SB_LUT4_I3_O[3] I1=myrisc.cpu.do_waitirq_SB_LUT4_I1_1_I3_SB_LUT4_I3_O[1] I2=myrisc.cpu.do_waitirq_SB_LUT4_I1_1_I3_SB_LUT4_I3_O[2] I3=myrisc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I0_O[1] O=myrisc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=myrisc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I0_O[0] I1=myrisc.cpu.do_waitirq_SB_LUT4_I1_1_I3_SB_LUT4_I3_O[1] I2=myrisc.cpu.do_waitirq_SB_LUT4_I1_1_I3_SB_LUT4_I3_O[2] I3=myrisc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I0_O[2] O=myrisc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100111100001010
.gate SB_LUT4 I0=myrisc.cpu.do_waitirq_SB_LUT4_I1_2_O_SB_LUT4_I3_O[1] I1=myrisc.cpu.cpu_state[1] I2=myrisc.cpu.do_waitirq_SB_LUT4_I1_1_I3_SB_LUT4_I3_O[2] I3=myrisc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0] O=myrisc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.instr_waitirq I2=myrisc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1] I3=myrisc.cpu.do_waitirq_SB_LUT4_I1_2_O_SB_LUT4_I3_I2_SB_LUT4_I2_O[0] O=myrisc.cpu.do_waitirq_SB_LUT4_I1_1_I3_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111100000000
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.do_waitirq_SB_LUT4_I1_2_O_SB_LUT4_I3_I2[0] I3=myrisc.cpu.cpu_state[1] O=myrisc.cpu.do_waitirq_SB_LUT4_I1_1_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=myrisc.cpu.do_waitirq_SB_LUT4_I1_1_O_SB_LUT4_O_I0[1] I1=myrisc.cpu.is_sb_sh_sw I2=myrisc.cpu.mem_do_prefetch I3=myrisc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I1_O[3] O=myrisc.cpu.do_waitirq_SB_LUT4_I1_1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101011100001111
.gate SB_LUT4 I0=myrisc.cpu.mem_do_rinst I1=myrisc.cpu.do_waitirq_SB_LUT4_I1_1_O_SB_LUT4_O_I0[1] I2=myrisc.cpu.pcpi_mul.pcpi_wr_SB_LUT4_I1_O[0] I3=myrisc.cpu.do_waitirq_SB_LUT4_I1_1_O_SB_LUT4_O_I0[3] O=myrisc.cpu.do_waitirq_SB_LUT4_I1_1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000001101
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.latched_store_SB_LUT4_I0_I1_SB_LUT4_I0_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[0] I3=myrisc.cpu.pcpi_mul.pcpi_wr_SB_LUT4_I1_O[1] O=myrisc.cpu.do_waitirq_SB_LUT4_I1_1_O_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.do_waitirq I2=myrisc.cpu.decoder_trigger I3=myrisc.cpu.instr_waitirq O=myrisc.cpu.do_waitirq_SB_LUT4_I1_2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000000000
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.do_waitirq_SB_LUT4_I1_2_O[0] I3=myrisc.cpu.do_waitirq_SB_LUT4_I1_2_O_SB_LUT4_I3_I2[0] O=myrisc.cpu.do_waitirq_SB_LUT4_I1_2_O_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=myrisc.cpu.cpu_state[1] I1=myrisc.cpu.do_waitirq_SB_LUT4_I1_2_O_SB_LUT4_I2_O[0] I2=myrisc.cpu.decoder_trigger I3=resetn O=myrisc.cpu.do_waitirq_SB_LUT4_I1_2_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.do_waitirq_SB_LUT4_I1_2_O_SB_LUT4_I3_I2[0] I3=myrisc.cpu.do_waitirq_SB_LUT4_I1_2_O[0] O=myrisc.cpu.do_waitirq_SB_LUT4_I1_2_O_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.do_waitirq_SB_LUT4_I1_2_O_SB_LUT4_I3_I2[0] I3=myrisc.cpu.cpu_state[1] O=myrisc.cpu.do_waitirq_SB_LUT4_I1_2_O_SB_LUT4_I3_I2_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=myrisc.cpu.cpu_state[1] I1=myrisc.cpu.irq_state[0] I2=myrisc.cpu.instr_setq_SB_LUT4_I1_I3[2] I3=myrisc.cpu.latched_rd[0] O=myrisc.cpu.do_waitirq_SB_LUT4_I1_2_O_SB_LUT4_I3_I2_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=$false I1=myrisc.cpu.do_waitirq_SB_LUT4_I1_2_O_SB_LUT4_I3_O_SB_LUT4_O_I1[0] I2=myrisc.cpu.do_waitirq_SB_LUT4_I1_2_O_SB_LUT4_I3_O_SB_LUT4_O_I1[1] I3=myrisc.cpu.do_waitirq_SB_LUT4_I1_2_O_SB_LUT4_I3_O_SB_LUT4_O_I1[2] O=myrisc.cpu.do_waitirq_SB_LUT4_I1_2_O_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=myrisc.cpu.irq_pending[1] I1=myrisc.cpu.irq_pending[2] I2=myrisc.cpu.irq_pending[9] I3=myrisc.cpu.irq_pending[10] O=myrisc.cpu.do_waitirq_SB_LUT4_I1_2_O_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=myrisc.cpu.do_waitirq_SB_LUT4_I1_2_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0] I1=myrisc.cpu.do_waitirq_SB_LUT4_I1_2_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1] I2=myrisc.cpu.do_waitirq_SB_LUT4_I1_2_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2] I3=myrisc.cpu.do_waitirq_SB_LUT4_I1_2_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3] O=myrisc.cpu.do_waitirq_SB_LUT4_I1_2_O_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=myrisc.cpu.irq_pending[16] I1=myrisc.cpu.irq_pending[17] I2=myrisc.cpu.irq_pending[18] I3=myrisc.cpu.irq_pending[19] O=myrisc.cpu.do_waitirq_SB_LUT4_I1_2_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=myrisc.cpu.irq_pending[20] I1=myrisc.cpu.irq_pending[21] I2=myrisc.cpu.irq_pending[22] I3=myrisc.cpu.irq_pending[23] O=myrisc.cpu.do_waitirq_SB_LUT4_I1_2_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=myrisc.cpu.irq_pending[24] I1=myrisc.cpu.irq_pending[25] I2=myrisc.cpu.irq_pending[26] I3=myrisc.cpu.irq_pending[27] O=myrisc.cpu.do_waitirq_SB_LUT4_I1_2_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=myrisc.cpu.irq_pending[28] I1=myrisc.cpu.irq_pending[29] I2=myrisc.cpu.irq_pending[30] I3=myrisc.cpu.irq_pending[31] O=myrisc.cpu.do_waitirq_SB_LUT4_I1_2_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=myrisc.cpu.irq_pending[0] I1=myrisc.cpu.irq_pending[3] I2=myrisc.cpu.do_waitirq_SB_LUT4_I1_2_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[2] I3=myrisc.cpu.do_waitirq_SB_LUT4_I1_2_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3] O=myrisc.cpu.do_waitirq_SB_LUT4_I1_2_O_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=myrisc.cpu.irq_pending[4] I1=myrisc.cpu.irq_pending[5] I2=myrisc.cpu.irq_pending[6] I3=myrisc.cpu.irq_pending[7] O=myrisc.cpu.do_waitirq_SB_LUT4_I1_2_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=myrisc.cpu.irq_pending[8] I2=myrisc.cpu.irq_pending[11] I3=myrisc.cpu.do_waitirq_SB_LUT4_I1_2_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[2] O=myrisc.cpu.do_waitirq_SB_LUT4_I1_2_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=myrisc.cpu.irq_pending[12] I1=myrisc.cpu.irq_pending[13] I2=myrisc.cpu.irq_pending[14] I3=myrisc.cpu.irq_pending[15] O=myrisc.cpu.do_waitirq_SB_LUT4_I1_2_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=myrisc.cpu.irq_state[0] I1=myrisc.cpu.do_waitirq_SB_LUT4_I1_2_O_SB_LUT4_I3_O[0] I2=myrisc.cpu.do_waitirq_SB_LUT4_I1_O[2] I3=myrisc.cpu.do_waitirq_SB_LUT4_I1_2_O[0] O=myrisc.cpu.mem_do_rinst_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011101100001111
.gate SB_DFFESR C=CLK D=myrisc.cpu.instr_add_SB_DFFESR_Q_D E=myrisc.cpu.instr_or_SB_DFFESR_Q_E Q=myrisc.cpu.instr_add R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:839.2-1145.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=myrisc.cpu.mem_rdata_q[12] I1=myrisc.cpu.mem_rdata_q[14] I2=myrisc.cpu.mem_rdata_q[13] I3=myrisc.cpu.is_alu_reg_reg_SB_LUT4_I3_1_O[0] O=myrisc.cpu.instr_add_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=myrisc.cpu.instr_add I1=myrisc.cpu.instr_slli I2=myrisc.cpu.instr_add_SB_LUT4_I0_I2[2] I3=myrisc.cpu.instr_add_SB_LUT4_I0_I2[3] O=myrisc.cpu.instr_add_SB_LUT4_I0_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.instr_add_SB_LUT4_I0_O[0] I2=myrisc.cpu.instr_add_SB_LUT4_I0_O[1] I3=myrisc.cpu.instr_add_SB_LUT4_I0_O[2] O=myrisc.cpu.latched_store_SB_LUT4_I0_I1_SB_LUT4_I0_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.instr_srl_SB_LUT4_I1_O[0] I2=myrisc.cpu.instr_srl_SB_LUT4_I1_O[1] I3=myrisc.cpu.instr_srl_SB_LUT4_I1_O[2] O=myrisc.cpu.instr_add_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=myrisc.cpu.instr_timer I1=myrisc.cpu.instr_maskirq I2=myrisc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_1_I2[2] I3=myrisc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_1_I2[3] O=myrisc.cpu.instr_add_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=myrisc.cpu.instr_blt_SB_LUT4_I3_O[0] I1=myrisc.cpu.instr_blt_SB_LUT4_I3_O[1] I2=myrisc.cpu.instr_blt_SB_LUT4_I3_O[2] I3=myrisc.cpu.instr_blt_SB_LUT4_I3_O[3] O=myrisc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_1_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.instr_rdcycle I3=myrisc.cpu.instr_getq_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1] O=myrisc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_DFFESR C=CLK D=myrisc.cpu.instr_addi_SB_DFFESR_Q_D E=myrisc.cpu.instr_or_SB_DFFESR_Q_E Q=myrisc.cpu.instr_addi R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:839.2-1145.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=myrisc.cpu.mem_rdata_q[12] I1=myrisc.cpu.mem_rdata_q[14] I2=myrisc.cpu.mem_rdata_q[13] I3=myrisc.cpu.is_alu_reg_imm O=myrisc.cpu.instr_addi_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000100000000
.gate SB_DFFESR C=CLK D=myrisc.cpu.instr_and_SB_DFFESR_Q_D E=myrisc.cpu.instr_or_SB_DFFESR_Q_E Q=myrisc.cpu.instr_and R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:839.2-1145.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=myrisc.cpu.is_alu_reg_reg_SB_LUT4_I3_1_O[0] I1=myrisc.cpu.mem_rdata_q[12] I2=myrisc.cpu.mem_rdata_q[14] I3=myrisc.cpu.mem_rdata_q[13] O=myrisc.cpu.instr_and_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.instr_and I3=myrisc.cpu.instr_andi O=myrisc.cpu.instr_or_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_DFFESR C=CLK D=myrisc.cpu.instr_andi_SB_DFFESR_Q_D E=myrisc.cpu.instr_or_SB_DFFESR_Q_E Q=myrisc.cpu.instr_andi R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:839.2-1145.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=myrisc.cpu.mem_rdata_q[12] I1=myrisc.cpu.mem_rdata_q[14] I2=myrisc.cpu.mem_rdata_q[13] I3=myrisc.cpu.is_alu_reg_imm O=myrisc.cpu.instr_andi_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_DFFE C=CLK D=myrisc.cpu.instr_auipc_SB_DFFE_Q_D E=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I0_O[2] Q=myrisc.cpu.instr_auipc
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:839.2-1145.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I1[0] I2=myrisc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I1[1] I3=myrisc.cpu.mem_rdata_latched[4] O=myrisc.cpu.instr_auipc_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.mem_rdata_latched[5] I3=myrisc.cpu.mem_rdata_latched[6] O=myrisc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=myrisc.cpu.mem_rdata_latched[3] I2=myrisc.cpu.mem_rdata_latched[2] I3=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I2_SB_LUT4_I2_O[2] O=myrisc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=myrisc.cpu.instr_auipc I1=myrisc.cpu.instr_lui I2=myrisc.cpu.instr_jalr_SB_LUT4_I3_O_SB_LUT4_I3_O[2] I3=myrisc.cpu.mem_rdata_q[31] O=myrisc.cpu.instr_auipc_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=myrisc.cpu.instr_auipc I1=myrisc.cpu.instr_lui I2=myrisc.cpu.mem_rdata_q[30] I3=myrisc.cpu.is_sb_sh_sw_SB_LUT4_I1_O[3] O=myrisc.cpu.instr_auipc_SB_LUT4_I0_1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000011111
.gate SB_LUT4 I0=myrisc.cpu.instr_auipc I1=myrisc.cpu.instr_lui I2=myrisc.cpu.mem_rdata_q[21] I3=myrisc.cpu.is_sb_sh_sw_SB_LUT4_I1_O[3] O=myrisc.cpu.instr_auipc_SB_LUT4_I0_10_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000011111
.gate SB_LUT4 I0=myrisc.cpu.instr_auipc I1=myrisc.cpu.instr_lui I2=myrisc.cpu.mem_rdata_q[20] I3=myrisc.cpu.is_sb_sh_sw_SB_LUT4_I1_O[3] O=myrisc.cpu.instr_auipc_SB_LUT4_I0_11_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000011111
.gate SB_LUT4 I0=myrisc.cpu.instr_auipc I1=myrisc.cpu.instr_lui I2=myrisc.cpu.mem_rdata_q[19] I3=myrisc.cpu.is_sb_sh_sw_SB_LUT4_I1_O[3] O=myrisc.cpu.instr_auipc_SB_LUT4_I0_12_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000011111
.gate SB_LUT4 I0=myrisc.cpu.instr_auipc I1=myrisc.cpu.instr_lui I2=myrisc.cpu.mem_rdata_q[18] I3=myrisc.cpu.is_sb_sh_sw_SB_LUT4_I1_O[3] O=myrisc.cpu.instr_auipc_SB_LUT4_I0_13_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000011111
.gate SB_LUT4 I0=myrisc.cpu.instr_auipc I1=myrisc.cpu.instr_lui I2=myrisc.cpu.mem_rdata_q[17] I3=myrisc.cpu.is_sb_sh_sw_SB_LUT4_I1_O[3] O=myrisc.cpu.instr_auipc_SB_LUT4_I0_14_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000011111
.gate SB_LUT4 I0=myrisc.cpu.instr_auipc I1=myrisc.cpu.instr_lui I2=myrisc.cpu.mem_rdata_q[16] I3=myrisc.cpu.is_sb_sh_sw_SB_LUT4_I1_O[3] O=myrisc.cpu.instr_auipc_SB_LUT4_I0_15_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000011111
.gate SB_LUT4 I0=myrisc.cpu.instr_auipc I1=myrisc.cpu.instr_lui I2=myrisc.cpu.mem_rdata_q[15] I3=myrisc.cpu.is_sb_sh_sw_SB_LUT4_I1_O[3] O=myrisc.cpu.instr_auipc_SB_LUT4_I0_16_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000011111
.gate SB_LUT4 I0=myrisc.cpu.instr_auipc I1=myrisc.cpu.instr_lui I2=myrisc.cpu.mem_rdata_q[14] I3=myrisc.cpu.is_sb_sh_sw_SB_LUT4_I1_O[3] O=myrisc.cpu.instr_auipc_SB_LUT4_I0_17_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000011111
.gate SB_LUT4 I0=myrisc.cpu.instr_auipc I1=myrisc.cpu.instr_lui I2=myrisc.cpu.mem_rdata_q[13] I3=myrisc.cpu.is_sb_sh_sw_SB_LUT4_I1_O[3] O=myrisc.cpu.instr_auipc_SB_LUT4_I0_18_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000011111
.gate SB_LUT4 I0=myrisc.cpu.instr_auipc I1=myrisc.cpu.instr_lui I2=myrisc.cpu.mem_rdata_q[12] I3=myrisc.cpu.is_sb_sh_sw_SB_LUT4_I1_O[3] O=myrisc.cpu.instr_auipc_SB_LUT4_I0_19_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000011111
.gate SB_LUT4 I0=myrisc.cpu.instr_auipc I1=myrisc.cpu.instr_lui I2=myrisc.cpu.mem_rdata_q[29] I3=myrisc.cpu.is_sb_sh_sw_SB_LUT4_I1_O[3] O=myrisc.cpu.instr_auipc_SB_LUT4_I0_2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000011111
.gate SB_LUT4 I0=myrisc.cpu.instr_auipc I1=myrisc.cpu.instr_lui I2=myrisc.cpu.mem_rdata_q[28] I3=myrisc.cpu.is_sb_sh_sw_SB_LUT4_I1_O[3] O=myrisc.cpu.instr_auipc_SB_LUT4_I0_3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000011111
.gate SB_LUT4 I0=myrisc.cpu.instr_auipc I1=myrisc.cpu.instr_lui I2=myrisc.cpu.mem_rdata_q[27] I3=myrisc.cpu.is_sb_sh_sw_SB_LUT4_I1_O[3] O=myrisc.cpu.instr_auipc_SB_LUT4_I0_4_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000011111
.gate SB_LUT4 I0=myrisc.cpu.instr_auipc I1=myrisc.cpu.instr_lui I2=myrisc.cpu.mem_rdata_q[26] I3=myrisc.cpu.is_sb_sh_sw_SB_LUT4_I1_O[3] O=myrisc.cpu.instr_auipc_SB_LUT4_I0_5_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000011111
.gate SB_LUT4 I0=myrisc.cpu.instr_auipc I1=myrisc.cpu.instr_lui I2=myrisc.cpu.mem_rdata_q[25] I3=myrisc.cpu.is_sb_sh_sw_SB_LUT4_I1_O[3] O=myrisc.cpu.instr_auipc_SB_LUT4_I0_6_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000011111
.gate SB_LUT4 I0=myrisc.cpu.instr_auipc I1=myrisc.cpu.instr_lui I2=myrisc.cpu.mem_rdata_q[24] I3=myrisc.cpu.is_sb_sh_sw_SB_LUT4_I1_O[3] O=myrisc.cpu.instr_auipc_SB_LUT4_I0_7_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000011111
.gate SB_LUT4 I0=myrisc.cpu.instr_auipc I1=myrisc.cpu.instr_lui I2=myrisc.cpu.mem_rdata_q[23] I3=myrisc.cpu.is_sb_sh_sw_SB_LUT4_I1_O[3] O=myrisc.cpu.instr_auipc_SB_LUT4_I0_8_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000011111
.gate SB_LUT4 I0=myrisc.cpu.instr_auipc I1=myrisc.cpu.instr_lui I2=myrisc.cpu.mem_rdata_q[22] I3=myrisc.cpu.is_sb_sh_sw_SB_LUT4_I1_O[3] O=myrisc.cpu.instr_auipc_SB_LUT4_I0_9_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000011111
.gate SB_DFFESR C=CLK D=myrisc.cpu.instr_beq_SB_DFFESR_Q_D E=myrisc.cpu.instr_or_SB_DFFESR_Q_E Q=myrisc.cpu.instr_beq R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:839.2-1145.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=myrisc.cpu.mem_rdata_q[12] I1=myrisc.cpu.mem_rdata_q[14] I2=myrisc.cpu.mem_rdata_q[13] I3=myrisc.cpu.is_beq_bne_blt_bge_bltu_bgeu O=myrisc.cpu.instr_beq_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=myrisc.cpu.instr_ori I1=myrisc.cpu.instr_xori I2=myrisc.cpu.instr_addi I3=myrisc.cpu.instr_beq O=myrisc.cpu.instr_beq_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=myrisc.cpu.instr_waitirq I1=myrisc.cpu.instr_sub I2=myrisc.cpu.instr_andi I3=myrisc.cpu.instr_beq_SB_LUT4_I3_O[3] O=myrisc.cpu.instr_add_SB_LUT4_I0_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000100000000
.gate SB_DFFESR C=CLK D=myrisc.cpu.instr_bge_SB_DFFESR_Q_D E=myrisc.cpu.instr_or_SB_DFFESR_Q_E Q=myrisc.cpu.instr_bge R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:839.2-1145.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.instr_setq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_I2_O[1] I3=myrisc.cpu.is_beq_bne_blt_bge_bltu_bgeu O=myrisc.cpu.instr_bge_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=myrisc.cpu.instr_bne_SB_LUT4_I2_O[0] I1=myrisc.cpu.instr_bge I2=myrisc.cpu.instr_bne_SB_LUT4_I2_O[2] I3=myrisc.cpu.is_slti_blt_slt_SB_LUT4_I2_O[3] O=myrisc.cpu.instr_bge_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000101110110000
.gate SB_DFFESR C=CLK D=myrisc.cpu.instr_bgeu_SB_DFFESR_Q_D E=myrisc.cpu.instr_or_SB_DFFESR_Q_E Q=myrisc.cpu.instr_bgeu R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:839.2-1145.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=myrisc.cpu.is_beq_bne_blt_bge_bltu_bgeu I1=myrisc.cpu.mem_rdata_q[12] I2=myrisc.cpu.mem_rdata_q[14] I3=myrisc.cpu.mem_rdata_q[13] O=myrisc.cpu.instr_bgeu_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_DFFESR C=CLK D=myrisc.cpu.instr_blt_SB_DFFESR_Q_D E=myrisc.cpu.instr_or_SB_DFFESR_Q_E Q=myrisc.cpu.instr_blt R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:839.2-1145.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=myrisc.cpu.mem_rdata_q[12] I1=myrisc.cpu.mem_rdata_q[13] I2=myrisc.cpu.mem_rdata_q[14] I3=myrisc.cpu.is_beq_bne_blt_bge_bltu_bgeu O=myrisc.cpu.instr_blt_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.instr_slt I2=myrisc.cpu.instr_slti I3=myrisc.cpu.instr_blt O=myrisc.cpu.instr_blt_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111111100
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.instr_blt_SB_LUT4_I3_O[0] I3=myrisc.cpu.instr_jalr_SB_LUT4_I3_O_SB_LUT4_I3_O[2] O=myrisc.cpu.instr_blt_SB_LUT4_I3_O_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=myrisc.cpu.instr_retirq I1=myrisc.cpu.instr_setq I2=myrisc.cpu.instr_getq I3=myrisc.cpu.instr_jalr O=myrisc.cpu.instr_blt_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=myrisc.cpu.instr_jal I2=myrisc.cpu.instr_auipc I3=myrisc.cpu.instr_lui O=myrisc.cpu.instr_blt_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111111100
.gate SB_DFFESR C=CLK D=myrisc.cpu.instr_bltu_SB_DFFESR_Q_D E=myrisc.cpu.instr_or_SB_DFFESR_Q_E Q=myrisc.cpu.instr_bltu R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:839.2-1145.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=myrisc.cpu.mem_rdata_q[12] I1=myrisc.cpu.is_beq_bne_blt_bge_bltu_bgeu I2=myrisc.cpu.mem_rdata_q[14] I3=myrisc.cpu.mem_rdata_q[13] O=myrisc.cpu.instr_bltu_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.instr_sltu I2=myrisc.cpu.instr_sltiu I3=myrisc.cpu.instr_bltu O=myrisc.cpu.instr_blt_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111111100
.gate SB_DFFESR C=CLK D=myrisc.cpu.instr_bne_SB_DFFESR_Q_D E=myrisc.cpu.instr_or_SB_DFFESR_Q_E Q=myrisc.cpu.instr_bne R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:839.2-1145.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.instr_sh_SB_DFFE_Q_D_SB_LUT4_O_I2[2] I3=myrisc.cpu.is_beq_bne_blt_bge_bltu_bgeu O=myrisc.cpu.instr_bne_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=myrisc.cpu.instr_bgeu I1=myrisc.cpu.is_slti_blt_slt_SB_LUT4_I2_O[1] I2=myrisc.cpu.instr_bne I3=myrisc.cpu.is_slti_blt_slt_SB_LUT4_I2_O[3] O=myrisc.cpu.instr_bne_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100010000001111
.gate SB_LUT4 I0=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I0[31] I1=myrisc.cpu.reg_op1[31] I2=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[31] I3=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I3[31] O=myrisc.cpu.instr_bne_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1220.14-1220.49|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1001011010010110
.gate SB_CARRY CI=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I3[31] CO=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I0[31] I0=myrisc.cpu.reg_op1[31] I1=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[31]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1220.14-1220.49|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.reg_op2[31] O=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.reg_op2[1] O=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.reg_op2[20] O=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.reg_op2[19] O=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.reg_op2[18] O=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.reg_op2[17] O=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.reg_op2[16] O=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.reg_op2[15] O=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.reg_op2[14] O=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.reg_op2[13] O=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.reg_op2[12] O=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.reg_op2[11] O=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.reg_op2[28] O=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.reg_op2[10] O=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.reg_op2[9] O=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.reg_op2[8] O=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.reg_op2[7] O=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.reg_op2[6] O=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.reg_op2[5] O=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.reg_op2[4] O=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.reg_op2[3] O=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.reg_op2[2] O=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.reg_op2[30] O=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.reg_op2[27] O=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.reg_op2[29] O=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.reg_op2[0] O=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.reg_op2[26] O=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.reg_op2[25] O=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.reg_op2[24] O=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.reg_op2[23] O=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.reg_op2[22] O=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.reg_op2[21] O=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I3[9] CO=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I3[10] I0=myrisc.cpu.reg_op1[9] I1=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[9]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1220.14-1220.49|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I3[8] CO=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I3[9] I0=myrisc.cpu.reg_op1[8] I1=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[8]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1220.14-1220.49|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I3[28] CO=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I3[29] I0=myrisc.cpu.reg_op1[28] I1=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[28]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1220.14-1220.49|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I3[27] CO=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I3[28] I0=myrisc.cpu.reg_op1[27] I1=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[27]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1220.14-1220.49|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I3[26] CO=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I3[27] I0=myrisc.cpu.reg_op1[26] I1=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[26]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1220.14-1220.49|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I3[25] CO=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I3[26] I0=myrisc.cpu.reg_op1[25] I1=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[25]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1220.14-1220.49|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I3[24] CO=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I3[25] I0=myrisc.cpu.reg_op1[24] I1=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[24]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1220.14-1220.49|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I3[23] CO=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I3[24] I0=myrisc.cpu.reg_op1[23] I1=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[23]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1220.14-1220.49|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I3[22] CO=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I3[23] I0=myrisc.cpu.reg_op1[22] I1=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[22]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1220.14-1220.49|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I3[21] CO=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I3[22] I0=myrisc.cpu.reg_op1[21] I1=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[21]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1220.14-1220.49|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I3[20] CO=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I3[21] I0=myrisc.cpu.reg_op1[20] I1=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[20]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1220.14-1220.49|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I3[1] CO=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I3[2] I0=myrisc.cpu.reg_op1[1] I1=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1220.14-1220.49|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I3[7] CO=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I3[8] I0=myrisc.cpu.reg_op1[7] I1=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[7]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1220.14-1220.49|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I3[19] CO=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I3[20] I0=myrisc.cpu.reg_op1[19] I1=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[19]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1220.14-1220.49|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I3[18] CO=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I3[19] I0=myrisc.cpu.reg_op1[18] I1=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[18]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1220.14-1220.49|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I3[17] CO=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I3[18] I0=myrisc.cpu.reg_op1[17] I1=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[17]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1220.14-1220.49|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I3[16] CO=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I3[17] I0=myrisc.cpu.reg_op1[16] I1=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[16]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1220.14-1220.49|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I3[15] CO=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I3[16] I0=myrisc.cpu.reg_op1[15] I1=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[15]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1220.14-1220.49|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I3[14] CO=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I3[15] I0=myrisc.cpu.reg_op1[14] I1=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[14]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1220.14-1220.49|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I3[13] CO=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I3[14] I0=myrisc.cpu.reg_op1[13] I1=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[13]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1220.14-1220.49|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I3[12] CO=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I3[13] I0=myrisc.cpu.reg_op1[12] I1=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[12]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1220.14-1220.49|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I3[11] CO=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I3[12] I0=myrisc.cpu.reg_op1[11] I1=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[11]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1220.14-1220.49|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I3[10] CO=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I3[11] I0=myrisc.cpu.reg_op1[10] I1=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[10]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1220.14-1220.49|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I3[6] CO=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I3[7] I0=myrisc.cpu.reg_op1[6] I1=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[6]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1220.14-1220.49|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=$true CO=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I3[1] I0=myrisc.cpu.reg_op1[0] I1=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1220.14-1220.49|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I3[5] CO=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I3[6] I0=myrisc.cpu.reg_op1[5] I1=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[5]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1220.14-1220.49|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I3[4] CO=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I3[5] I0=myrisc.cpu.reg_op1[4] I1=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[4]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1220.14-1220.49|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I3[3] CO=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I3[4] I0=myrisc.cpu.reg_op1[3] I1=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1220.14-1220.49|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I3[30] CO=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I3[31] I0=myrisc.cpu.reg_op1[30] I1=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[30]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1220.14-1220.49|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I3[2] CO=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I3[3] I0=myrisc.cpu.reg_op1[2] I1=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1220.14-1220.49|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I3[29] CO=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I3[30] I0=myrisc.cpu.reg_op1[29] I1=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[29]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1220.14-1220.49|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFE C=CLK D=myrisc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D E=myrisc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0] Q=myrisc.cpu.instr_ecall_ebreak
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:839.2-1145.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=myrisc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0[0] I1=myrisc.cpu.mem_rdata_q[7] I2=myrisc.cpu.mem_rdata_q[10] I3=myrisc.cpu.mem_rdata_q[11] O=myrisc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=myrisc.cpu.instr_setq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[2] I1=myrisc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[1] I2=myrisc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[2] I3=myrisc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[3] O=myrisc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000001111111
.gate SB_DFFE C=CLK D=myrisc.cpu.instr_getq_SB_DFFE_Q_D E=myrisc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0] Q=myrisc.cpu.instr_getq
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:839.2-1145.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.instr_setq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[2] I3=myrisc.cpu.instr_getq_SB_DFFE_Q_D_SB_LUT4_O_I3[3] O=myrisc.cpu.instr_getq_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=myrisc.cpu.mem_rdata_q[2] I1=myrisc.cpu.instr_getq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1] I2=myrisc.cpu.mem_rdata_q[3] I3=myrisc.cpu.instr_getq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[3] O=myrisc.cpu.instr_getq_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.mem_rdata_q[0] I3=myrisc.cpu.mem_rdata_q[1] O=myrisc.cpu.instr_getq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.mem_rdata_q[6] I2=myrisc.cpu.mem_rdata_q[4] I3=myrisc.cpu.mem_rdata_q[5] O=myrisc.cpu.instr_getq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=$false I1=myrisc.cpu.instr_getq I2=myrisc.cpu.instr_setq I3=myrisc.cpu.cpuregs_rs1[0] O=myrisc.cpu.instr_getq_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000000000
.gate SB_LUT4 I0=myrisc.cpu.instr_maskirq I1=myrisc.cpu.irq_mask[0] I2=myrisc.cpu.instr_timer I3=myrisc.cpu.timer[0] O=myrisc.cpu.instr_getq_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=myrisc.cpu.count_cycle[0] I1=myrisc.cpu.instr_getq_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1] I2=myrisc.cpu.instr_getq_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1] I3=myrisc.cpu.instr_rdcycle O=myrisc.cpu.instr_getq_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011001100000011
.gate SB_LUT4 I0=$false I1=myrisc.cpu.count_instr[0] I2=myrisc.cpu.instr_rdinstr I3=myrisc.cpu.instr_getq_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2] O=myrisc.cpu.instr_getq_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111100000000
.gate SB_LUT4 I0=myrisc.cpu.count_cycle[32] I1=myrisc.cpu.instr_rdcycleh I2=myrisc.cpu.instr_rdinstrh I3=myrisc.cpu.count_instr[32] O=myrisc.cpu.instr_getq_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=myrisc.cpu.pcpi_mul.pcpi_rd[0] I1=myrisc.cpu.pcpi_div.pcpi_rd[0] I2=myrisc.cpu.pcpi_div.pcpi_wr I3=myrisc.cpu.pcpi_mul.pcpi_wr_SB_LUT4_I1_O[1] O=myrisc.cpu.instr_getq_SB_LUT4_I1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.instr_retirq I2=myrisc.cpu.instr_setq I3=myrisc.cpu.instr_getq O=myrisc.cpu.instr_getq_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000000011
.gate SB_DFFE C=CLK D=myrisc.cpu.instr_jal_SB_DFFE_Q_D E=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I0_O[2] Q=myrisc.cpu.instr_jal
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:839.2-1145.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[0] I2=myrisc.cpu.mem_rdata_latched[3] I3=myrisc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3[0] O=myrisc.cpu.instr_jal_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I2_SB_LUT4_I2_O[2] I1=myrisc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1] I2=myrisc.cpu.mem_rdata_latched[6] I3=myrisc.cpu.mem_rdata_latched[2] O=myrisc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.mem_rdata_latched[4] I3=myrisc.cpu.mem_rdata_latched[5] O=myrisc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[2] I2=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[1] I3=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[1] O=myrisc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000000000000
.gate SB_DFFE C=CLK D=myrisc.cpu.instr_jalr_SB_DFFE_Q_D E=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I0_O[2] Q=myrisc.cpu.instr_jalr
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:839.2-1145.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I0_O_SB_LUT4_I2_O[2] I1=myrisc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1[0] I2=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[2] I3=myrisc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3[3] O=myrisc.cpu.instr_jalr_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111110000000
.gate SB_LUT4 I0=myrisc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1[0] I1=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_15_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1] I2=myrisc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I0_I2[0] I3=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[2] O=myrisc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110111011110000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[1] I2=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[2] I3=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I0_O[0] O=myrisc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I0_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I0_O_SB_LUT4_I2_O[2] I1=myrisc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I0_O[1] I2=myrisc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I0_O[2] I3=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_26_D_SB_LUT4_O_I2_SB_LUT4_I2_O[0] O=myrisc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[2] I1=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[1] I2=myrisc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[0] I3=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[1] O=myrisc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[0] I2=myrisc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1] I3=myrisc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3] O=myrisc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111001100000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.mem_rdata_latched[2] I2=myrisc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1] I3=myrisc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2] O=myrisc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000011110011
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[0] I3=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[3] O=myrisc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0] I3=myrisc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[1] O=myrisc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[0] I2=myrisc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0] I3=myrisc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[1] O=myrisc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=myrisc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I0_I2[0] I2=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I0_O_SB_LUT4_I3_O[2] I3=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[0] O=myrisc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000011111100
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1] I3=myrisc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0] O=myrisc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I0_O_SB_LUT4_I3_O[0] I3=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I0_O_SB_LUT4_I3_O[1] O=myrisc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.mem_rdata_latched[3] I2=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I0_O_SB_LUT4_I2_O[0] I3=myrisc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[0] O=myrisc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.is_alu_reg_imm I2=myrisc.cpu.is_lb_lh_lw_lbu_lhu I3=myrisc.cpu.instr_jalr O=myrisc.cpu.instr_jalr_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=myrisc.cpu.is_sb_sh_sw I1=myrisc.cpu.instr_jalr_SB_LUT4_I3_O[1] I2=myrisc.cpu.mem_rdata_q[31] I3=myrisc.cpu.instr_jalr_SB_LUT4_I3_O_SB_LUT4_I1_I3[3] O=myrisc.cpu.instr_jalr_SB_LUT4_I3_O_SB_LUT4_I1_O[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011000011111111
.gate SB_LUT4 I0=myrisc.cpu.instr_jal I1=myrisc.cpu.decoded_imm_uj[11] I2=myrisc.cpu.is_beq_bne_blt_bge_bltu_bgeu I3=myrisc.cpu.mem_rdata_q[7] O=myrisc.cpu.instr_jalr_SB_LUT4_I3_O_SB_LUT4_I1_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=myrisc.cpu.instr_jal I2=myrisc.cpu.decoded_imm_uj[31] I3=myrisc.cpu.instr_auipc_SB_LUT4_I0_O[2] O=myrisc.cpu.instr_jalr_SB_LUT4_I3_O_SB_LUT4_I1_O[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=myrisc.cpu.decoded_imm_uj[30] I1=myrisc.cpu.instr_jal I2=myrisc.cpu.instr_auipc_SB_LUT4_I0_3_O[2] I3=myrisc.cpu.instr_auipc_SB_LUT4_I0_1_O[3] O=myrisc.cpu.instr_jalr_SB_LUT4_I3_O_SB_LUT4_I1_O[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=myrisc.cpu.decoded_imm_uj[21] I1=myrisc.cpu.instr_jal I2=myrisc.cpu.instr_auipc_SB_LUT4_I0_3_O[2] I3=myrisc.cpu.instr_auipc_SB_LUT4_I0_10_O[3] O=myrisc.cpu.instr_jalr_SB_LUT4_I3_O_SB_LUT4_I1_O[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=myrisc.cpu.decoded_imm_uj[20] I1=myrisc.cpu.instr_jal I2=myrisc.cpu.instr_auipc_SB_LUT4_I0_3_O[2] I3=myrisc.cpu.instr_auipc_SB_LUT4_I0_11_O[3] O=myrisc.cpu.instr_jalr_SB_LUT4_I3_O_SB_LUT4_I1_O[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=myrisc.cpu.decoded_imm_uj[19] I1=myrisc.cpu.instr_jal I2=myrisc.cpu.instr_auipc_SB_LUT4_I0_3_O[2] I3=myrisc.cpu.instr_auipc_SB_LUT4_I0_12_O[3] O=myrisc.cpu.instr_jalr_SB_LUT4_I3_O_SB_LUT4_I1_O[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=myrisc.cpu.decoded_imm_uj[18] I1=myrisc.cpu.instr_jal I2=myrisc.cpu.instr_auipc_SB_LUT4_I0_3_O[2] I3=myrisc.cpu.instr_auipc_SB_LUT4_I0_13_O[3] O=myrisc.cpu.instr_jalr_SB_LUT4_I3_O_SB_LUT4_I1_O[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=myrisc.cpu.decoded_imm_uj[17] I1=myrisc.cpu.instr_jal I2=myrisc.cpu.instr_auipc_SB_LUT4_I0_3_O[2] I3=myrisc.cpu.instr_auipc_SB_LUT4_I0_14_O[3] O=myrisc.cpu.instr_jalr_SB_LUT4_I3_O_SB_LUT4_I1_O[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=myrisc.cpu.decoded_imm_uj[16] I1=myrisc.cpu.instr_jal I2=myrisc.cpu.instr_auipc_SB_LUT4_I0_3_O[2] I3=myrisc.cpu.instr_auipc_SB_LUT4_I0_15_O[3] O=myrisc.cpu.instr_jalr_SB_LUT4_I3_O_SB_LUT4_I1_O[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=myrisc.cpu.decoded_imm_uj[15] I1=myrisc.cpu.instr_jal I2=myrisc.cpu.instr_auipc_SB_LUT4_I0_3_O[2] I3=myrisc.cpu.instr_auipc_SB_LUT4_I0_16_O[3] O=myrisc.cpu.instr_jalr_SB_LUT4_I3_O_SB_LUT4_I1_O[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=myrisc.cpu.decoded_imm_uj[14] I1=myrisc.cpu.instr_jal I2=myrisc.cpu.instr_auipc_SB_LUT4_I0_3_O[2] I3=myrisc.cpu.instr_auipc_SB_LUT4_I0_17_O[3] O=myrisc.cpu.instr_jalr_SB_LUT4_I3_O_SB_LUT4_I1_O[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=myrisc.cpu.decoded_imm_uj[13] I1=myrisc.cpu.instr_jal I2=myrisc.cpu.instr_auipc_SB_LUT4_I0_3_O[2] I3=myrisc.cpu.instr_auipc_SB_LUT4_I0_18_O[3] O=myrisc.cpu.instr_jalr_SB_LUT4_I3_O_SB_LUT4_I1_O[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=myrisc.cpu.decoded_imm_uj[12] I1=myrisc.cpu.instr_jal I2=myrisc.cpu.instr_auipc_SB_LUT4_I0_3_O[2] I3=myrisc.cpu.instr_auipc_SB_LUT4_I0_19_O[3] O=myrisc.cpu.instr_jalr_SB_LUT4_I3_O_SB_LUT4_I1_O[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=myrisc.cpu.decoded_imm_uj[29] I1=myrisc.cpu.instr_jal I2=myrisc.cpu.instr_auipc_SB_LUT4_I0_3_O[2] I3=myrisc.cpu.instr_auipc_SB_LUT4_I0_2_O[3] O=myrisc.cpu.instr_jalr_SB_LUT4_I3_O_SB_LUT4_I1_O[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=myrisc.cpu.instr_jal I1=myrisc.cpu.decoded_imm_uj[10] I2=myrisc.cpu.instr_jalr_SB_LUT4_I3_O_SB_LUT4_I3_O[2] I3=myrisc.cpu.mem_rdata_q[30] O=myrisc.cpu.instr_jalr_SB_LUT4_I3_O_SB_LUT4_I1_O[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000111110001000
.gate SB_LUT4 I0=myrisc.cpu.instr_jal I1=myrisc.cpu.decoded_imm_uj[9] I2=myrisc.cpu.instr_jalr_SB_LUT4_I3_O_SB_LUT4_I3_O[2] I3=myrisc.cpu.mem_rdata_q[29] O=myrisc.cpu.instr_jalr_SB_LUT4_I3_O_SB_LUT4_I1_O[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000111110001000
.gate SB_LUT4 I0=myrisc.cpu.instr_jal I1=myrisc.cpu.decoded_imm_uj[8] I2=myrisc.cpu.instr_jalr_SB_LUT4_I3_O_SB_LUT4_I3_O[2] I3=myrisc.cpu.mem_rdata_q[28] O=myrisc.cpu.instr_jalr_SB_LUT4_I3_O_SB_LUT4_I1_O[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000111110001000
.gate SB_LUT4 I0=myrisc.cpu.instr_jal I1=myrisc.cpu.decoded_imm_uj[7] I2=myrisc.cpu.instr_jalr_SB_LUT4_I3_O_SB_LUT4_I3_O[2] I3=myrisc.cpu.mem_rdata_q[27] O=myrisc.cpu.instr_jalr_SB_LUT4_I3_O_SB_LUT4_I1_O[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000111110001000
.gate SB_LUT4 I0=myrisc.cpu.instr_jal I1=myrisc.cpu.decoded_imm_uj[6] I2=myrisc.cpu.instr_jalr_SB_LUT4_I3_O_SB_LUT4_I3_O[2] I3=myrisc.cpu.mem_rdata_q[26] O=myrisc.cpu.instr_jalr_SB_LUT4_I3_O_SB_LUT4_I1_O[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000111110001000
.gate SB_LUT4 I0=myrisc.cpu.instr_jal I1=myrisc.cpu.decoded_imm_uj[5] I2=myrisc.cpu.instr_jalr_SB_LUT4_I3_O_SB_LUT4_I3_O[2] I3=myrisc.cpu.mem_rdata_q[25] O=myrisc.cpu.instr_jalr_SB_LUT4_I3_O_SB_LUT4_I1_O[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000111110001000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.instr_jal I2=myrisc.cpu.decoded_imm_uj[4] I3=myrisc.cpu.instr_jalr_SB_LUT4_I3_O_SB_LUT4_I2_1_O[2] O=myrisc.cpu.instr_jalr_SB_LUT4_I3_O_SB_LUT4_I1_O[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000011111111
.gate SB_LUT4 I0=$false I1=myrisc.cpu.instr_jal I2=myrisc.cpu.decoded_imm_uj[3] I3=myrisc.cpu.instr_jalr_SB_LUT4_I3_O_SB_LUT4_I2_2_O[2] O=myrisc.cpu.instr_jalr_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000011111111
.gate SB_LUT4 I0=$false I1=myrisc.cpu.instr_jal I2=myrisc.cpu.decoded_imm_uj[2] I3=myrisc.cpu.instr_jalr_SB_LUT4_I3_O_SB_LUT4_I2_3_O[2] O=myrisc.cpu.instr_jalr_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000011111111
.gate SB_LUT4 I0=$false I1=myrisc.cpu.instr_jal I2=myrisc.cpu.decoded_imm_uj[1] I3=myrisc.cpu.instr_jalr_SB_LUT4_I3_O_SB_LUT4_I2_4_O[2] O=myrisc.cpu.instr_jalr_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000011111111
.gate SB_LUT4 I0=myrisc.cpu.decoded_imm_uj[28] I1=myrisc.cpu.instr_jal I2=myrisc.cpu.instr_auipc_SB_LUT4_I0_3_O[2] I3=myrisc.cpu.instr_auipc_SB_LUT4_I0_3_O[3] O=myrisc.cpu.instr_jalr_SB_LUT4_I3_O_SB_LUT4_I1_O[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=myrisc.cpu.decoded_imm_uj[27] I1=myrisc.cpu.instr_jal I2=myrisc.cpu.instr_auipc_SB_LUT4_I0_3_O[2] I3=myrisc.cpu.instr_auipc_SB_LUT4_I0_4_O[3] O=myrisc.cpu.instr_jalr_SB_LUT4_I3_O_SB_LUT4_I1_O[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=myrisc.cpu.decoded_imm_uj[26] I1=myrisc.cpu.instr_jal I2=myrisc.cpu.instr_auipc_SB_LUT4_I0_3_O[2] I3=myrisc.cpu.instr_auipc_SB_LUT4_I0_5_O[3] O=myrisc.cpu.instr_jalr_SB_LUT4_I3_O_SB_LUT4_I1_O[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=myrisc.cpu.decoded_imm_uj[25] I1=myrisc.cpu.instr_jal I2=myrisc.cpu.instr_auipc_SB_LUT4_I0_3_O[2] I3=myrisc.cpu.instr_auipc_SB_LUT4_I0_6_O[3] O=myrisc.cpu.instr_jalr_SB_LUT4_I3_O_SB_LUT4_I1_O[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=myrisc.cpu.decoded_imm_uj[24] I1=myrisc.cpu.instr_jal I2=myrisc.cpu.instr_auipc_SB_LUT4_I0_3_O[2] I3=myrisc.cpu.instr_auipc_SB_LUT4_I0_7_O[3] O=myrisc.cpu.instr_jalr_SB_LUT4_I3_O_SB_LUT4_I1_O[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=myrisc.cpu.decoded_imm_uj[23] I1=myrisc.cpu.instr_jal I2=myrisc.cpu.instr_auipc_SB_LUT4_I0_3_O[2] I3=myrisc.cpu.instr_auipc_SB_LUT4_I0_8_O[3] O=myrisc.cpu.instr_jalr_SB_LUT4_I3_O_SB_LUT4_I1_O[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=myrisc.cpu.decoded_imm_uj[22] I1=myrisc.cpu.instr_jal I2=myrisc.cpu.instr_auipc_SB_LUT4_I0_3_O[2] I3=myrisc.cpu.instr_auipc_SB_LUT4_I0_9_O[3] O=myrisc.cpu.instr_jalr_SB_LUT4_I3_O_SB_LUT4_I1_O[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.instr_jalr_SB_LUT4_I3_O[1] I3=myrisc.cpu.mem_rdata_q[31] O=myrisc.cpu.instr_auipc_SB_LUT4_I0_3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.mem_rdata_q[24] I2=myrisc.cpu.instr_jalr_SB_LUT4_I3_O[1] I3=myrisc.cpu.is_sb_sh_sw_SB_LUT4_I1_1_O[2] O=myrisc.cpu.instr_jalr_SB_LUT4_I3_O_SB_LUT4_I2_1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000011110011
.gate SB_LUT4 I0=$false I1=myrisc.cpu.mem_rdata_q[23] I2=myrisc.cpu.instr_jalr_SB_LUT4_I3_O[1] I3=myrisc.cpu.is_sb_sh_sw_SB_LUT4_I1_2_O[2] O=myrisc.cpu.instr_jalr_SB_LUT4_I3_O_SB_LUT4_I2_2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000011110011
.gate SB_LUT4 I0=$false I1=myrisc.cpu.mem_rdata_q[22] I2=myrisc.cpu.instr_jalr_SB_LUT4_I3_O[1] I3=myrisc.cpu.instr_jalr_SB_LUT4_I3_O[2] O=myrisc.cpu.instr_jalr_SB_LUT4_I3_O_SB_LUT4_I2_3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000011110011
.gate SB_LUT4 I0=$false I1=myrisc.cpu.mem_rdata_q[21] I2=myrisc.cpu.instr_jalr_SB_LUT4_I3_O[1] I3=myrisc.cpu.is_sb_sh_sw_SB_LUT4_I1_3_O[2] O=myrisc.cpu.instr_jalr_SB_LUT4_I3_O_SB_LUT4_I2_4_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000011110011
.gate SB_LUT4 I0=$false I1=myrisc.cpu.is_beq_bne_blt_bge_bltu_bgeu I2=myrisc.cpu.is_sb_sh_sw I3=myrisc.cpu.instr_jalr_SB_LUT4_I3_O[1] O=myrisc.cpu.instr_jalr_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.is_sb_sh_sw I2=myrisc.cpu.is_beq_bne_blt_bge_bltu_bgeu I3=myrisc.cpu.mem_rdata_q[9] O=myrisc.cpu.instr_jalr_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000000000
.gate SB_DFFE C=CLK D=myrisc.cpu.instr_lb_SB_DFFE_Q_D E=myrisc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0] Q=myrisc.cpu.instr_lb
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:839.2-1145.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=myrisc.cpu.mem_rdata_q[12] I1=myrisc.cpu.mem_rdata_q[14] I2=myrisc.cpu.mem_rdata_q[13] I3=myrisc.cpu.is_lb_lh_lw_lbu_lhu O=myrisc.cpu.instr_lb_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=myrisc.cpu.latched_is_lb I1=myrisc.cpu.instr_lb I2=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O[2] I3=myrisc.cpu.cpu_state[5] O=myrisc.cpu.latched_is_lb_SB_DFFESR_Q_D[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_DFFE C=CLK D=myrisc.cpu.instr_lbu_SB_DFFE_Q_D E=myrisc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0] Q=myrisc.cpu.instr_lbu
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:839.2-1145.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=myrisc.cpu.mem_rdata_q[12] I1=myrisc.cpu.mem_rdata_q[13] I2=myrisc.cpu.mem_rdata_q[14] I3=myrisc.cpu.is_lb_lh_lw_lbu_lhu O=myrisc.cpu.instr_lbu_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=myrisc.cpu.instr_lb I1=myrisc.cpu.instr_lbu I2=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O[2] I3=myrisc.cpu.instr_lhu_SB_LUT4_I1_I3[3] O=myrisc.cpu.instr_sb_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110000000000000
.gate SB_DFFE C=CLK D=myrisc.cpu.instr_lh_SB_DFFE_Q_D E=myrisc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0] Q=myrisc.cpu.instr_lh
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:839.2-1145.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.instr_sh_SB_DFFE_Q_D_SB_LUT4_O_I2[2] I3=myrisc.cpu.is_lb_lh_lw_lbu_lhu O=myrisc.cpu.instr_lh_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=myrisc.cpu.latched_is_lh I1=myrisc.cpu.instr_lh I2=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O[2] I3=myrisc.cpu.cpu_state[5] O=myrisc.cpu.latched_is_lh_SB_DFFESR_Q_D[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_DFFE C=CLK D=myrisc.cpu.instr_lhu_SB_DFFE_Q_D E=myrisc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0] Q=myrisc.cpu.instr_lhu
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:839.2-1145.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.instr_setq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_I2_O[1] I3=myrisc.cpu.is_lb_lh_lw_lbu_lhu O=myrisc.cpu.instr_lhu_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=myrisc.cpu.instr_lh I1=myrisc.cpu.instr_lhu I2=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O[2] I3=myrisc.cpu.instr_lhu_SB_LUT4_I1_I3[3] O=myrisc.cpu.instr_sh_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110000000000000
.gate SB_LUT4 I0=myrisc.cpu.mem_do_rdata I1=myrisc.cpu.instr_sh_SB_LUT4_I3_I2[0] I2=myrisc.cpu.instr_lhu_SB_LUT4_I1_I3_SB_LUT4_I3_I2[2] I3=myrisc.cpu.instr_lhu_SB_LUT4_I1_I3[3] O=myrisc.cpu.instr_lhu_SB_LUT4_I1_I3_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111101011000000
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_I2[0] I3=myrisc.cpu.mem_do_prefetch O=myrisc.cpu.instr_lhu_SB_LUT4_I1_I3_SB_LUT4_I3_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_2_O[0] I2=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_2_O[1] I3=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_2_O[2] O=myrisc.cpu.instr_lhu_SB_LUT4_I1_I3_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110000001111
.gate SB_LUT4 I0=$false I1=$false I2=resetn I3=myrisc.cpu.cpu_state[5] O=myrisc.cpu.instr_lhu_SB_LUT4_I1_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_DFFE C=CLK D=myrisc.cpu.instr_lui_SB_DFFE_Q_D E=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I0_O[2] Q=myrisc.cpu.instr_lui
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:839.2-1145.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_15_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1] I1=myrisc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1[0] I2=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[1] I3=myrisc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3[3] O=myrisc.cpu.instr_lui_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111101000000
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1[0] I3=myrisc.cpu.mem_rdata_latched[12] O=myrisc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[0] I3=myrisc.cpu.mem_rdata_latched[12] O=myrisc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[0] I2=myrisc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[1] I3=myrisc.cpu.mem_rdata_latched[5] O=myrisc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000000000
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_I2_SB_LUT4_I3_O[0] I3=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[1] O=myrisc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0] I2=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[2] I3=myrisc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[2] O=myrisc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=myrisc.cpu.mem_rdata_latched[6] I1=myrisc.cpu.mem_rdata_latched[5] I2=myrisc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I1[0] I3=myrisc.cpu.mem_rdata_latched[4] O=myrisc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100000000000000
.gate SB_DFFE C=CLK D=myrisc.cpu.instr_lw_SB_DFFE_Q_D E=myrisc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0] Q=myrisc.cpu.instr_lw
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:839.2-1145.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.instr_sw_SB_DFFE_Q_D_SB_LUT4_O_I2[2] I3=myrisc.cpu.is_lb_lh_lw_lbu_lhu O=myrisc.cpu.instr_lw_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=myrisc.cpu.cpu_state[5] I1=myrisc.cpu.instr_lw I2=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O[2] I3=myrisc.cpu.instr_sw_SB_LUT4_I0_O[3] O=myrisc.cpu.instr_lw_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0111111100000000
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.instr_lhu_SB_LUT4_I1_I3_SB_LUT4_I3_O[0] I3=myrisc.cpu.instr_lhu_SB_LUT4_I1_I3_SB_LUT4_I3_O[2] O=myrisc.cpu.instr_lw_SB_LUT4_I1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_DFFE C=CLK D=myrisc.cpu.instr_maskirq_SB_DFFE_Q_D E=myrisc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0] Q=myrisc.cpu.instr_maskirq
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:839.2-1145.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.mem_rdata_q[27] I2=myrisc.cpu.instr_setq_SB_DFFE_Q_D_SB_LUT4_O_I3[2] I3=myrisc.cpu.mem_rdata_q[26] O=myrisc.cpu.instr_maskirq_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.cpu_state[2] I2=myrisc.cpu.instr_maskirq I3=resetn O=myrisc.cpu.irq_mask_SB_DFFESS_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000011111111
.gate SB_DFFESR C=CLK D=myrisc.cpu.instr_or_SB_DFFESR_Q_D E=myrisc.cpu.instr_or_SB_DFFESR_Q_E Q=myrisc.cpu.instr_or R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:839.2-1145.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=myrisc.cpu.mem_rdata_q[12] I1=myrisc.cpu.is_alu_reg_reg_SB_LUT4_I3_1_O[0] I2=myrisc.cpu.mem_rdata_q[14] I3=myrisc.cpu.mem_rdata_q[13] O=myrisc.cpu.instr_or_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0] I3=resetn O=myrisc.cpu.instr_or_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000011111111
.gate SB_LUT4 I0=myrisc.cpu.instr_and I1=myrisc.cpu.instr_or I2=myrisc.cpu.instr_xor I3=myrisc.cpu.instr_sll O=myrisc.cpu.instr_or_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.instr_or I3=myrisc.cpu.instr_ori O=myrisc.cpu.instr_or_SB_LUT4_I2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_DFFESR C=CLK D=myrisc.cpu.instr_ori_SB_DFFESR_Q_D E=myrisc.cpu.instr_or_SB_DFFESR_Q_E Q=myrisc.cpu.instr_ori R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:839.2-1145.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=myrisc.cpu.mem_rdata_q[12] I1=myrisc.cpu.mem_rdata_q[14] I2=myrisc.cpu.mem_rdata_q[13] I3=myrisc.cpu.is_alu_reg_imm O=myrisc.cpu.instr_ori_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100000000000000
.gate SB_DFFE C=CLK D=myrisc.cpu.instr_rdcycle_SB_DFFE_Q_D E=myrisc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0] Q=myrisc.cpu.instr_rdcycle
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:839.2-1145.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I1[0] I2=myrisc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2[3] I3=myrisc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I3[2] O=myrisc.cpu.instr_rdcycle_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=myrisc.cpu.mem_rdata_q[8] I1=myrisc.cpu.mem_rdata_q[9] I2=myrisc.cpu.mem_rdata_q[24] I3=myrisc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2[3] O=myrisc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=myrisc.cpu.mem_rdata_q[12] I1=myrisc.cpu.mem_rdata_q[14] I2=myrisc.cpu.mem_rdata_q[13] I3=myrisc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[3] O=myrisc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[1] I2=myrisc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_I2[1] I3=myrisc.cpu.mem_rdata_q[31] O=myrisc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=myrisc.cpu.mem_rdata_q[28] I1=myrisc.cpu.mem_rdata_q[29] I2=myrisc.cpu.instr_sw_SB_DFFE_Q_D_SB_LUT4_O_I2[2] I3=myrisc.cpu.mem_rdata_q[30] O=myrisc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1[0] I2=myrisc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1[1] I3=myrisc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1[2] O=myrisc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.instr_sh_SB_DFFE_Q_D_SB_LUT4_O_I2[0] I2=myrisc.cpu.instr_getq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[3] I3=myrisc.cpu.instr_sh_SB_DFFE_Q_D_SB_LUT4_O_I2[2] O=myrisc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=myrisc.cpu.mem_rdata_q[15] I1=myrisc.cpu.mem_rdata_q[4] I2=myrisc.cpu.mem_rdata_q[5] I3=myrisc.cpu.mem_rdata_q[6] O=myrisc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=myrisc.cpu.mem_rdata_q[16] I1=myrisc.cpu.mem_rdata_q[17] I2=myrisc.cpu.mem_rdata_q[18] I3=myrisc.cpu.mem_rdata_q[19] O=myrisc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=myrisc.cpu.mem_rdata_q[3] I2=myrisc.cpu.mem_rdata_q[2] I3=myrisc.cpu.instr_getq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1] O=myrisc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.mem_rdata_q[21] I2=myrisc.cpu.mem_rdata_q[22] I3=myrisc.cpu.mem_rdata_q[23] O=myrisc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000000011
.gate SB_DFFE C=CLK D=myrisc.cpu.instr_rdcycleh_SB_DFFE_Q_D E=myrisc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0] Q=myrisc.cpu.instr_rdcycleh
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:839.2-1145.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2[0] I3=myrisc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2[3] O=myrisc.cpu.instr_rdcycleh_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_DFFE C=CLK D=myrisc.cpu.instr_rdinstr_SB_DFFE_Q_D E=myrisc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0] Q=myrisc.cpu.instr_rdinstr
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:839.2-1145.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I1[0] I2=myrisc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2[1] I3=myrisc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I3[2] O=myrisc.cpu.instr_rdinstr_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=myrisc.cpu.mem_rdata_q[25] I1=myrisc.cpu.mem_rdata_q[26] I2=myrisc.cpu.mem_rdata_q[24] I3=myrisc.cpu.mem_rdata_q[27] O=myrisc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=myrisc.cpu.mem_rdata_q[20] I1=myrisc.cpu.mem_rdata_q[22] I2=myrisc.cpu.mem_rdata_q[23] I3=myrisc.cpu.mem_rdata_q[21] O=myrisc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I1[0] I3=myrisc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I1[1] O=myrisc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=myrisc.cpu.mem_rdata_q[27] I1=myrisc.cpu.mem_rdata_q[25] I2=myrisc.cpu.mem_rdata_q[26] I3=myrisc.cpu.mem_rdata_q[24] O=myrisc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=myrisc.cpu.instr_rdinstrh I2=myrisc.cpu.instr_rdinstr I3=myrisc.cpu.instr_rdcycleh O=myrisc.cpu.instr_getq_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000000011
.gate SB_DFFE C=CLK D=myrisc.cpu.instr_rdinstrh_SB_DFFE_Q_D E=myrisc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0] Q=myrisc.cpu.instr_rdinstrh
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:839.2-1145.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2[0] I3=myrisc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2[1] O=myrisc.cpu.instr_rdinstrh_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_DFFE C=CLK D=myrisc.cpu.instr_retirq_SB_DFFE_Q_D[0] E=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I0_O[2] Q=myrisc.cpu.instr_retirq
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:839.2-1145.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=myrisc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3[1] I1=myrisc.cpu.decoded_rs1_SB_DFFESR_Q_D_SB_LUT4_O_I3[1] I2=myrisc.cpu.decoded_rs1_SB_DFFESR_Q_D_SB_LUT4_O_I3[2] I3=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I0_O_SB_LUT4_I3_O[1] O=myrisc.cpu.instr_retirq_SB_DFFE_Q_D[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100000000000000
.gate SB_DFFE C=CLK D=myrisc.cpu.instr_sb_SB_DFFE_Q_D E=myrisc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0] Q=myrisc.cpu.instr_sb
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:839.2-1145.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=myrisc.cpu.mem_rdata_q[12] I1=myrisc.cpu.mem_rdata_q[14] I2=myrisc.cpu.mem_rdata_q[13] I3=myrisc.cpu.is_sb_sh_sw O=myrisc.cpu.instr_sb_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O[0] I2=myrisc.cpu.instr_sh_SB_LUT4_I3_I2[0] I3=myrisc.cpu.instr_sb O=myrisc.cpu.instr_sb_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=myrisc.cpu.instr_lhu_SB_LUT4_I1_I3_SB_LUT4_I3_O[0] I1=resetn I2=myrisc.cpu.instr_lhu_SB_LUT4_I1_I3_SB_LUT4_I3_O[2] I3=myrisc.cpu.mem_wordsize[1] O=myrisc.cpu.instr_sb_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011111100000000
.gate SB_DFFE C=CLK D=myrisc.cpu.instr_setq_SB_DFFE_Q_D E=myrisc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0] Q=myrisc.cpu.instr_setq
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:839.2-1145.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.mem_rdata_q[27] I2=myrisc.cpu.mem_rdata_q[26] I3=myrisc.cpu.instr_setq_SB_DFFE_Q_D_SB_LUT4_O_I3[2] O=myrisc.cpu.instr_setq_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=myrisc.cpu.mem_rdata_q[28] I1=myrisc.cpu.instr_setq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1] I2=myrisc.cpu.mem_rdata_q[25] I3=myrisc.cpu.instr_getq_SB_DFFE_Q_D_SB_LUT4_O_I3[3] O=myrisc.cpu.instr_setq_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.instr_setq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2[2] I3=myrisc.cpu.instr_setq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1] O=myrisc.cpu.instr_setq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=myrisc.cpu.mem_rdata_q[31] I1=myrisc.cpu.mem_rdata_q[29] I2=myrisc.cpu.instr_setq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2[2] I3=myrisc.cpu.mem_rdata_q[30] O=myrisc.cpu.instr_setq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.instr_setq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_I2_O[0] I2=myrisc.cpu.instr_setq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_I2_O[1] I3=myrisc.cpu.is_alu_reg_imm O=myrisc.cpu.instr_srai_SB_DFFE_Q_D[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.mem_rdata_q[13] I2=myrisc.cpu.mem_rdata_q[14] I3=myrisc.cpu.mem_rdata_q[12] O=myrisc.cpu.instr_setq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=myrisc.cpu.mem_rdata_q[27] I1=myrisc.cpu.mem_rdata_q[25] I2=myrisc.cpu.mem_rdata_q[26] I3=myrisc.cpu.mem_rdata_q[28] O=myrisc.cpu.instr_setq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=myrisc.cpu.mem_rdata_q[13] I1=myrisc.cpu.mem_rdata_q[12] I2=myrisc.cpu.instr_setq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[2] I3=myrisc.cpu.is_alu_reg_imm O=myrisc.cpu.instr_srai_SB_DFFE_Q_D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.mem_rdata_q[30] I2=myrisc.cpu.mem_rdata_q[31] I3=myrisc.cpu.mem_rdata_q[29] O=myrisc.cpu.instr_setq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=myrisc.cpu.cpu_state[2] I1=myrisc.cpu.instr_setq I2=myrisc.cpu.latched_rd[5] I3=myrisc.cpu.instr_setq_SB_LUT4_I1_I3[2] O=myrisc.cpu.instr_setq_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000011111000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.cpu_state[3] I2=myrisc.cpu.is_beq_bne_blt_bge_bltu_bgeu I3=myrisc.cpu.cpu_state[2] O=myrisc.cpu.instr_setq_SB_LUT4_I1_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000011110011
.gate SB_LUT4 I0=myrisc.cpu.decoded_rd[5] I1=myrisc.cpu.do_waitirq_SB_LUT4_I1_2_O_SB_LUT4_I3_I2[0] I2=myrisc.cpu.cpu_state[1] I3=myrisc.cpu.instr_setq_SB_LUT4_I1_O[3] O=myrisc.cpu.instr_setq_SB_LUT4_I1_O_SB_LUT4_I3_O[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111110110000
.gate SB_LUT4 I0=myrisc.cpu.instr_setq_SB_LUT4_I1_I3[2] I1=myrisc.cpu.latched_rd[4] I2=myrisc.cpu.do_waitirq_SB_LUT4_I1_2_O_SB_LUT4_I3_I2_SB_LUT4_I2_O[0] I3=myrisc.cpu.decoded_rd[4] O=myrisc.cpu.instr_setq_SB_LUT4_I1_O_SB_LUT4_I3_O[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=myrisc.cpu.instr_setq_SB_LUT4_I1_I3[2] I1=myrisc.cpu.latched_rd[3] I2=myrisc.cpu.do_waitirq_SB_LUT4_I1_2_O_SB_LUT4_I3_I2_SB_LUT4_I2_O[0] I3=myrisc.cpu.decoded_rd[3] O=myrisc.cpu.instr_setq_SB_LUT4_I1_O_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=myrisc.cpu.instr_setq_SB_LUT4_I1_I3[2] I1=myrisc.cpu.latched_rd[2] I2=myrisc.cpu.do_waitirq_SB_LUT4_I1_2_O_SB_LUT4_I3_I2_SB_LUT4_I2_O[0] I3=myrisc.cpu.decoded_rd[2] O=myrisc.cpu.instr_setq_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=myrisc.cpu.instr_setq_SB_LUT4_I1_I3[2] I1=myrisc.cpu.latched_rd[1] I2=myrisc.cpu.do_waitirq_SB_LUT4_I1_2_O_SB_LUT4_I3_I2_SB_LUT4_I2_O[0] I3=myrisc.cpu.decoded_rd[1] O=myrisc.cpu.instr_setq_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=$false I1=myrisc.cpu.do_waitirq_SB_LUT4_I1_2_O_SB_LUT4_I3_I2_SB_LUT4_I2_O[0] I2=myrisc.cpu.decoded_rd[0] I3=myrisc.cpu.do_waitirq_SB_LUT4_I1_2_O_SB_LUT4_I3_I2_SB_LUT4_I2_O[2] O=myrisc.cpu.instr_setq_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000011111111
.gate SB_DFFE C=CLK D=myrisc.cpu.instr_sh_SB_DFFE_Q_D E=myrisc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0] Q=myrisc.cpu.instr_sh
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:839.2-1145.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.instr_sh_SB_DFFE_Q_D_SB_LUT4_O_I2[2] I3=myrisc.cpu.is_sb_sh_sw O=myrisc.cpu.instr_sh_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.mem_rdata_q[14] I2=myrisc.cpu.mem_rdata_q[13] I3=myrisc.cpu.mem_rdata_q[12] O=myrisc.cpu.instr_sh_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=myrisc.cpu.mem_rdata_q[0] I1=myrisc.cpu.instr_sh_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1] I2=myrisc.cpu.mem_rdata_q[1] I3=myrisc.cpu.mem_rdata_q[15] O=myrisc.cpu.instr_sh_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=myrisc.cpu.mem_rdata_q[3] I1=myrisc.cpu.mem_rdata_q[2] I2=myrisc.cpu.mem_rdata_q[8] I3=myrisc.cpu.mem_rdata_q[9] O=myrisc.cpu.instr_sh_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=myrisc.cpu.instr_sh I1=myrisc.cpu.instr_lw I2=myrisc.cpu.instr_bne I3=myrisc.cpu.instr_or_SB_LUT4_I1_O[3] O=myrisc.cpu.instr_add_SB_LUT4_I0_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O[0] I2=myrisc.cpu.instr_sh_SB_LUT4_I3_I2[0] I3=myrisc.cpu.instr_sh O=myrisc.cpu.instr_sh_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=$false I2=resetn I3=myrisc.cpu.cpu_state[4] O=myrisc.cpu.instr_sh_SB_LUT4_I3_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=myrisc.cpu.instr_lhu_SB_LUT4_I1_I3_SB_LUT4_I3_O[0] I1=resetn I2=myrisc.cpu.instr_lhu_SB_LUT4_I1_I3_SB_LUT4_I3_O[2] I3=myrisc.cpu.mem_wordsize[2] O=myrisc.cpu.instr_sh_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011111100000000
.gate SB_DFFESR C=CLK D=myrisc.cpu.instr_sll_SB_DFFESR_Q_D E=myrisc.cpu.instr_or_SB_DFFESR_Q_E Q=myrisc.cpu.instr_sll R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:839.2-1145.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.is_alu_reg_reg_SB_LUT4_I3_1_O[0] I3=myrisc.cpu.instr_sh_SB_DFFE_Q_D_SB_LUT4_O_I2[2] O=myrisc.cpu.instr_sll_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.instr_sll I3=myrisc.cpu.instr_slli O=myrisc.cpu.instr_or_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_DFFE C=CLK D=myrisc.cpu.instr_slli_SB_DFFE_Q_D E=myrisc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0] Q=myrisc.cpu.instr_slli
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:839.2-1145.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.mem_rdata_q[14] I3=myrisc.cpu.instr_srai_SB_DFFE_Q_D[1] O=myrisc.cpu.instr_slli_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_DFFESR C=CLK D=myrisc.cpu.instr_slt_SB_DFFESR_Q_D E=myrisc.cpu.instr_or_SB_DFFESR_Q_E Q=myrisc.cpu.instr_slt R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:839.2-1145.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.is_alu_reg_reg_SB_LUT4_I3_1_O[0] I3=myrisc.cpu.instr_sw_SB_DFFE_Q_D_SB_LUT4_O_I2[2] O=myrisc.cpu.instr_slt_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=myrisc.cpu.instr_sltu I1=myrisc.cpu.instr_slt I2=myrisc.cpu.instr_sltiu I3=myrisc.cpu.instr_slti O=myrisc.cpu.is_compare_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_DFFESR C=CLK D=myrisc.cpu.instr_slti_SB_DFFESR_Q_D E=myrisc.cpu.instr_or_SB_DFFESR_Q_E Q=myrisc.cpu.instr_slti R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:839.2-1145.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.instr_sw_SB_DFFE_Q_D_SB_LUT4_O_I2[2] I3=myrisc.cpu.is_alu_reg_imm O=myrisc.cpu.instr_slti_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_DFFESR C=CLK D=myrisc.cpu.instr_sltiu_SB_DFFESR_Q_D E=myrisc.cpu.instr_or_SB_DFFESR_Q_E Q=myrisc.cpu.instr_sltiu R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:839.2-1145.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=myrisc.cpu.mem_rdata_q[14] I1=myrisc.cpu.mem_rdata_q[12] I2=myrisc.cpu.mem_rdata_q[13] I3=myrisc.cpu.is_alu_reg_imm O=myrisc.cpu.instr_sltiu_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100000000000000
.gate SB_DFFESR C=CLK D=myrisc.cpu.instr_sltu_SB_DFFESR_Q_D E=myrisc.cpu.instr_or_SB_DFFESR_Q_E Q=myrisc.cpu.instr_sltu R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:839.2-1145.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=myrisc.cpu.mem_rdata_q[14] I1=myrisc.cpu.mem_rdata_q[12] I2=myrisc.cpu.is_alu_reg_reg_SB_LUT4_I3_1_O[0] I3=myrisc.cpu.mem_rdata_q[13] O=myrisc.cpu.instr_sltu_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100000000000000
.gate SB_DFFESR C=CLK D=myrisc.cpu.instr_sra_SB_DFFESR_Q_D E=myrisc.cpu.instr_or_SB_DFFESR_Q_E Q=myrisc.cpu.instr_sra R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:839.2-1145.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.instr_sra_SB_DFFESR_Q_D_SB_LUT4_O_I2[0] I3=myrisc.cpu.instr_setq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_I2_O[1] O=myrisc.cpu.instr_sra_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.instr_srai I2=myrisc.cpu.instr_sra I3=myrisc.cpu.reg_op1[31] O=myrisc.cpu.instr_sra_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_op1[30] I2=myrisc.cpu.reg_op1[31] I3=myrisc.cpu.reg_op2[0] O=myrisc.cpu.instr_sra_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111100110011
.gate SB_DFFE C=CLK D=myrisc.cpu.instr_srai_SB_DFFE_Q_D[0] E=myrisc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0] Q=myrisc.cpu.instr_srai
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:839.2-1145.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.instr_srl_SB_DFFESR_Q_D E=myrisc.cpu.instr_or_SB_DFFESR_Q_E Q=myrisc.cpu.instr_srl R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:839.2-1145.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.is_alu_reg_reg_SB_LUT4_I3_1_O[0] I3=myrisc.cpu.instr_setq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_I2_O[1] O=myrisc.cpu.instr_srl_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=myrisc.cpu.instr_sra I1=myrisc.cpu.instr_srl I2=myrisc.cpu.instr_srai I3=myrisc.cpu.instr_srli O=myrisc.cpu.instr_srl_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=myrisc.cpu.instr_sw I1=myrisc.cpu.instr_sb I2=myrisc.cpu.instr_lhu I3=myrisc.cpu.instr_lh O=myrisc.cpu.instr_srl_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=myrisc.cpu.instr_bgeu I1=myrisc.cpu.instr_bge I2=myrisc.cpu.instr_lbu I3=myrisc.cpu.instr_lb O=myrisc.cpu.instr_srl_SB_LUT4_I1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_DFFE C=CLK D=myrisc.cpu.instr_srli_SB_DFFE_Q_D E=myrisc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0] Q=myrisc.cpu.instr_srli
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:839.2-1145.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.instr_srai_SB_DFFE_Q_D[1] I3=myrisc.cpu.mem_rdata_q[14] O=myrisc.cpu.instr_srli_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_DFFESR C=CLK D=myrisc.cpu.instr_sub_SB_DFFESR_Q_D E=myrisc.cpu.instr_or_SB_DFFESR_Q_E Q=myrisc.cpu.instr_sub R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:839.2-1145.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=myrisc.cpu.mem_rdata_q[12] I1=myrisc.cpu.mem_rdata_q[14] I2=myrisc.cpu.mem_rdata_q[13] I3=myrisc.cpu.instr_sra_SB_DFFESR_Q_D_SB_LUT4_O_I2[0] O=myrisc.cpu.instr_sub_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000100000000
.gate SB_DFFE C=CLK D=myrisc.cpu.instr_sw_SB_DFFE_Q_D E=myrisc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0] Q=myrisc.cpu.instr_sw
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:839.2-1145.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.instr_sw_SB_DFFE_Q_D_SB_LUT4_O_I2[2] I3=myrisc.cpu.is_sb_sh_sw O=myrisc.cpu.instr_sw_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.mem_rdata_q[12] I2=myrisc.cpu.mem_rdata_q[14] I3=myrisc.cpu.mem_rdata_q[13] O=myrisc.cpu.instr_sw_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=myrisc.cpu.instr_sw I1=myrisc.cpu.cpu_state[4] I2=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O[0] I3=myrisc.cpu.cpu_state[1] O=myrisc.cpu.instr_sw_SB_LUT4_I0_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000001111111
.gate SB_DFFE C=CLK D=myrisc.cpu.instr_timer_SB_DFFE_Q_D E=myrisc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0] Q=myrisc.cpu.instr_timer
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:839.2-1145.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.mem_rdata_q[26] I2=myrisc.cpu.mem_rdata_q[27] I3=myrisc.cpu.instr_setq_SB_DFFE_Q_D_SB_LUT4_O_I3[2] O=myrisc.cpu.instr_timer_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.cpu_state[2] I3=myrisc.cpu.instr_timer O=myrisc.cpu.instr_timer_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I2[0] I3=myrisc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I2[1] O=myrisc.cpu.instr_timer_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=myrisc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I0[0] I1=myrisc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I0[1] I2=myrisc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I0[2] I3=myrisc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I0[3] O=myrisc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=myrisc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0] I1=myrisc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1] I2=myrisc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2] I3=myrisc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3] O=myrisc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=myrisc.cpu.timer[16] I1=myrisc.cpu.timer[17] I2=myrisc.cpu.timer[18] I3=myrisc.cpu.timer[19] O=myrisc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=myrisc.cpu.timer[20] I1=myrisc.cpu.timer[21] I2=myrisc.cpu.timer[22] I3=myrisc.cpu.timer[23] O=myrisc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=myrisc.cpu.timer[24] I1=myrisc.cpu.timer[25] I2=myrisc.cpu.timer[26] I3=myrisc.cpu.timer[27] O=myrisc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=myrisc.cpu.timer[28] I1=myrisc.cpu.timer[29] I2=myrisc.cpu.timer[30] I3=myrisc.cpu.timer[31] O=myrisc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=myrisc.cpu.timer[8] I1=myrisc.cpu.timer[9] I2=myrisc.cpu.timer[10] I3=myrisc.cpu.timer[11] O=myrisc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=myrisc.cpu.timer[12] I1=myrisc.cpu.timer[13] I2=myrisc.cpu.timer[14] I3=myrisc.cpu.timer[15] O=myrisc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=myrisc.cpu.timer[0] I1=myrisc.cpu.timer[1] I2=myrisc.cpu.timer[2] I3=myrisc.cpu.timer[3] O=myrisc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=myrisc.cpu.timer[4] I1=myrisc.cpu.timer[5] I2=myrisc.cpu.timer[6] I3=myrisc.cpu.timer[7] O=myrisc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_DFFE C=CLK D=myrisc.cpu.instr_waitirq_SB_DFFE_Q_D E=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I0_O[2] Q=myrisc.cpu.instr_waitirq
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:839.2-1145.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[0] I1=myrisc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1[1] I2=myrisc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1[2] I3=myrisc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3[1] O=myrisc.cpu.instr_waitirq_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[1] I2=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[2] I3=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[3] O=myrisc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I0_O_SB_LUT4_I3_O[1] I3=myrisc.cpu.decoded_rs1_SB_DFFESR_Q_D_SB_LUT4_O_I3[1] O=myrisc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.mem_rdata_q[26] I2=myrisc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3[1] I3=myrisc.cpu.mem_xfer O=myrisc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000000110011
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I0_O[0] I3=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[2] O=myrisc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[1] I3=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[2] O=myrisc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[0] I2=myrisc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0] I3=myrisc.cpu.mem_la_secondword O=myrisc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111111001100
.gate SB_LUT4 I0=$false I1=myrisc.cpu.mem_rdata_q[26] I2=myrisc.cpu.mem_rdata[26] I3=myrisc.cpu.mem_xfer O=myrisc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=myrisc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0] I1=myrisc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1] I2=myrisc.cpu.mem_16bit_buffer[10] I3=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O[3] O=myrisc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001000100001111
.gate SB_LUT4 I0=myrisc.cpu.mem_rdata_q[26] I1=myrisc.cpu.mem_rdata[26] I2=myrisc.cpu.mem_xfer I3=myrisc.cpu.prefetched_high_word_SB_LUT4_I3_O[2] O=myrisc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=myrisc.cpu.mem_rdata_q[10] I1=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1[1] I2=myrisc.cpu.prefetched_high_word_SB_LUT4_I3_O[2] I3=myrisc.cpu.mem_xfer O=myrisc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000001100001010
.gate SB_DFFESR C=CLK D=myrisc.cpu.instr_xor_SB_DFFESR_Q_D E=myrisc.cpu.instr_or_SB_DFFESR_Q_E Q=myrisc.cpu.instr_xor R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:839.2-1145.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=myrisc.cpu.mem_rdata_q[12] I1=myrisc.cpu.mem_rdata_q[13] I2=myrisc.cpu.mem_rdata_q[14] I3=myrisc.cpu.is_alu_reg_reg_SB_LUT4_I3_1_O[0] O=myrisc.cpu.instr_xor_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.instr_xor I3=myrisc.cpu.instr_xori O=myrisc.cpu.instr_or_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_DFFESR C=CLK D=myrisc.cpu.instr_xori_SB_DFFESR_Q_D E=myrisc.cpu.instr_or_SB_DFFESR_Q_E Q=myrisc.cpu.instr_xori R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:839.2-1145.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=myrisc.cpu.mem_rdata_q[12] I1=myrisc.cpu.mem_rdata_q[13] I2=myrisc.cpu.mem_rdata_q[14] I3=myrisc.cpu.is_alu_reg_imm O=myrisc.cpu.instr_xori_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001000000000000
.gate SB_DFFESR C=CLK D=myrisc.cpu.irq_active_SB_DFFESR_Q_D E=myrisc.cpu.irq_active_SB_DFFESR_Q_E[0] Q=myrisc.cpu.irq_active R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=myrisc.cpu.irq_state[0] I1=myrisc.cpu.irq_active_SB_DFFESR_Q_D_SB_LUT4_O_I1[1] I2=myrisc.cpu.irq_active I3=myrisc.cpu.cpu_state[1] O=myrisc.cpu.irq_active_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111101011000000
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.instr_retirq I3=myrisc.cpu.cpu_state[2] O=myrisc.cpu.irq_active_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.irq_active_SB_DFFESR_Q_E[0] I3=myrisc.cpu.cpu_state[3] O=myrisc.cpu.irq_active_SB_DFFESR_Q_E_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_2_O[0] I3=myrisc.cpu.cpu_state[2] O=myrisc.cpu.irq_active_SB_DFFESR_Q_E[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_DFFESR C=CLK D=myrisc.cpu.irq_active E=myrisc.cpu.do_waitirq_SB_LUT4_I1_2_O_SB_LUT4_I2_O_SB_LUT4_I1_O Q=myrisc.cpu.irq_delay R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=myrisc.cpu.irq_delay_SB_LUT4_I1_I0[0] I1=myrisc.cpu.irq_delay I2=myrisc.cpu.irq_active I3=myrisc.cpu.decoder_trigger O=myrisc.cpu.irq_delay_SB_LUT4_I1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=myrisc.cpu.irq_delay_SB_LUT4_I1_I0_SB_LUT4_O_I0[0] I1=myrisc.cpu.irq_delay_SB_LUT4_I1_I0_SB_LUT4_O_I0[1] I2=myrisc.cpu.irq_delay_SB_LUT4_I1_I0_SB_LUT4_O_I0[2] I3=myrisc.cpu.irq_delay_SB_LUT4_I1_I0_SB_LUT4_O_I0[3] O=myrisc.cpu.irq_delay_SB_LUT4_I1_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2_SB_LUT4_O_I2[0] I1=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2_SB_LUT4_O_I2[1] I2=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2_SB_LUT4_O_I2[2] I3=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2_SB_LUT4_O_I2[3] O=myrisc.cpu.irq_delay_SB_LUT4_I1_I0_SB_LUT4_O_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2_SB_LUT4_O_I2[0] I1=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2_SB_LUT4_O_I2[1] I2=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2_SB_LUT4_O_I2[2] I3=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2_SB_LUT4_O_I2[3] O=myrisc.cpu.irq_delay_SB_LUT4_I1_I0_SB_LUT4_O_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=myrisc.cpu.irq_delay_SB_LUT4_I1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0] I1=myrisc.cpu.irq_delay_SB_LUT4_I1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1] I2=myrisc.cpu.irq_delay_SB_LUT4_I1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2] I3=myrisc.cpu.irq_delay_SB_LUT4_I1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3] O=myrisc.cpu.irq_delay_SB_LUT4_I1_I0_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I2[0] I1=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I2[1] I2=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I2[2] I3=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I2[3] O=myrisc.cpu.irq_delay_SB_LUT4_I1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[0] I1=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[1] I2=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[2] I3=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[3] O=myrisc.cpu.irq_delay_SB_LUT4_I1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=myrisc.cpu.irq_mask[2] I1=myrisc.cpu.irq_pending[2] I2=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2_SB_LUT4_O_I2[2] I3=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2_SB_LUT4_O_I2[3] O=myrisc.cpu.irq_delay_SB_LUT4_I1_I0_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.irq_delay_SB_LUT4_I1_O[0] I3=myrisc.cpu.irq_delay_SB_LUT4_I1_O[1] O=myrisc.cpu.do_waitirq_SB_LUT4_I1_2_O_SB_LUT4_I3_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.latched_store_SB_LUT4_I3_O[3] I3=myrisc.cpu.irq_delay_SB_LUT4_I1_O[1] O=myrisc.cpu.irq_delay_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.irq_state[0] I3=myrisc.cpu.irq_state[1] O=myrisc.cpu.irq_delay_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_DFFESS C=CLK D=myrisc.cpu.cpuregs_rs1[31] E=myrisc.cpu.irq_mask_SB_DFFESS_Q_E Q=myrisc.cpu.irq_mask[31] S=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESS C=CLK D=myrisc.cpu.cpuregs_rs1[30] E=myrisc.cpu.irq_mask_SB_DFFESS_Q_E Q=myrisc.cpu.irq_mask[30] S=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESS C=CLK D=myrisc.cpu.cpuregs_rs1[21] E=myrisc.cpu.irq_mask_SB_DFFESS_Q_E Q=myrisc.cpu.irq_mask[21] S=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESS C=CLK D=myrisc.cpu.cpuregs_rs1[20] E=myrisc.cpu.irq_mask_SB_DFFESS_Q_E Q=myrisc.cpu.irq_mask[20] S=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESS C=CLK D=myrisc.cpu.cpuregs_rs1[19] E=myrisc.cpu.irq_mask_SB_DFFESS_Q_E Q=myrisc.cpu.irq_mask[19] S=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESS C=CLK D=myrisc.cpu.cpuregs_rs1[18] E=myrisc.cpu.irq_mask_SB_DFFESS_Q_E Q=myrisc.cpu.irq_mask[18] S=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESS C=CLK D=myrisc.cpu.cpuregs_rs1[17] E=myrisc.cpu.irq_mask_SB_DFFESS_Q_E Q=myrisc.cpu.irq_mask[17] S=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESS C=CLK D=myrisc.cpu.cpuregs_rs1[16] E=myrisc.cpu.irq_mask_SB_DFFESS_Q_E Q=myrisc.cpu.irq_mask[16] S=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESS C=CLK D=myrisc.cpu.cpuregs_rs1[15] E=myrisc.cpu.irq_mask_SB_DFFESS_Q_E Q=myrisc.cpu.irq_mask[15] S=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESS C=CLK D=myrisc.cpu.cpuregs_rs1[14] E=myrisc.cpu.irq_mask_SB_DFFESS_Q_E Q=myrisc.cpu.irq_mask[14] S=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESS C=CLK D=myrisc.cpu.cpuregs_rs1[13] E=myrisc.cpu.irq_mask_SB_DFFESS_Q_E Q=myrisc.cpu.irq_mask[13] S=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESS C=CLK D=myrisc.cpu.cpuregs_rs1[12] E=myrisc.cpu.irq_mask_SB_DFFESS_Q_E Q=myrisc.cpu.irq_mask[12] S=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESS C=CLK D=myrisc.cpu.cpuregs_rs1[29] E=myrisc.cpu.irq_mask_SB_DFFESS_Q_E Q=myrisc.cpu.irq_mask[29] S=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESS C=CLK D=myrisc.cpu.cpuregs_rs1[11] E=myrisc.cpu.irq_mask_SB_DFFESS_Q_E Q=myrisc.cpu.irq_mask[11] S=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESS C=CLK D=myrisc.cpu.cpuregs_rs1[10] E=myrisc.cpu.irq_mask_SB_DFFESS_Q_E Q=myrisc.cpu.irq_mask[10] S=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESS C=CLK D=myrisc.cpu.cpuregs_rs1[9] E=myrisc.cpu.irq_mask_SB_DFFESS_Q_E Q=myrisc.cpu.irq_mask[9] S=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESS C=CLK D=myrisc.cpu.cpuregs_rs1[8] E=myrisc.cpu.irq_mask_SB_DFFESS_Q_E Q=myrisc.cpu.irq_mask[8] S=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESS C=CLK D=myrisc.cpu.cpuregs_rs1[7] E=myrisc.cpu.irq_mask_SB_DFFESS_Q_E Q=myrisc.cpu.irq_mask[7] S=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESS C=CLK D=myrisc.cpu.cpuregs_rs1[6] E=myrisc.cpu.irq_mask_SB_DFFESS_Q_E Q=myrisc.cpu.irq_mask[6] S=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESS C=CLK D=myrisc.cpu.cpuregs_rs1[5] E=myrisc.cpu.irq_mask_SB_DFFESS_Q_E Q=myrisc.cpu.irq_mask[5] S=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESS C=CLK D=myrisc.cpu.cpuregs_rs1[4] E=myrisc.cpu.irq_mask_SB_DFFESS_Q_E Q=myrisc.cpu.irq_mask[4] S=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESS C=CLK D=myrisc.cpu.cpuregs_rs1[3] E=myrisc.cpu.irq_mask_SB_DFFESS_Q_E Q=myrisc.cpu.irq_mask[3] S=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESS C=CLK D=myrisc.cpu.cpuregs_rs1[2] E=myrisc.cpu.irq_mask_SB_DFFESS_Q_E Q=myrisc.cpu.irq_mask[2] S=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESS C=CLK D=myrisc.cpu.cpuregs_rs1[28] E=myrisc.cpu.irq_mask_SB_DFFESS_Q_E Q=myrisc.cpu.irq_mask[28] S=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESS C=CLK D=myrisc.cpu.cpuregs_rs1[1] E=myrisc.cpu.irq_mask_SB_DFFESS_Q_E Q=myrisc.cpu.irq_mask[1] S=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESS C=CLK D=myrisc.cpu.cpuregs_rs1[0] E=myrisc.cpu.irq_mask_SB_DFFESS_Q_E Q=myrisc.cpu.irq_mask[0] S=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESS C=CLK D=myrisc.cpu.cpuregs_rs1[27] E=myrisc.cpu.irq_mask_SB_DFFESS_Q_E Q=myrisc.cpu.irq_mask[27] S=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESS C=CLK D=myrisc.cpu.cpuregs_rs1[26] E=myrisc.cpu.irq_mask_SB_DFFESS_Q_E Q=myrisc.cpu.irq_mask[26] S=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESS C=CLK D=myrisc.cpu.cpuregs_rs1[25] E=myrisc.cpu.irq_mask_SB_DFFESS_Q_E Q=myrisc.cpu.irq_mask[25] S=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESS C=CLK D=myrisc.cpu.cpuregs_rs1[24] E=myrisc.cpu.irq_mask_SB_DFFESS_Q_E Q=myrisc.cpu.irq_mask[24] S=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESS C=CLK D=myrisc.cpu.cpuregs_rs1[23] E=myrisc.cpu.irq_mask_SB_DFFESS_Q_E Q=myrisc.cpu.irq_mask[23] S=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESS C=CLK D=myrisc.cpu.cpuregs_rs1[22] E=myrisc.cpu.irq_mask_SB_DFFESS_Q_E Q=myrisc.cpu.irq_mask[22] S=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.irq_pending_SB_DFFESR_Q_D E=PIN_19_SB_LUT4_I1_I3_SB_LUT4_I2_O Q=myrisc.cpu.irq_pending[31] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.irq_pending_SB_DFFESR_Q_1_D E=PIN_19_SB_LUT4_I1_I3_SB_LUT4_I2_O Q=myrisc.cpu.irq_pending[30] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.irq_pending_SB_DFFESR_Q_10_D E=PIN_19_SB_LUT4_I1_I3_SB_LUT4_I2_O Q=myrisc.cpu.irq_pending[21] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.irq_pending[21] I3=myrisc.cpu.irq_mask[21] O=myrisc.cpu.irq_pending_SB_DFFESR_Q_10_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_DFFESR C=CLK D=myrisc.cpu.irq_pending_SB_DFFESR_Q_11_D E=PIN_19_SB_LUT4_I1_I3_SB_LUT4_I2_O Q=myrisc.cpu.irq_pending[20] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.irq_pending[20] I3=myrisc.cpu.irq_mask[20] O=myrisc.cpu.irq_pending_SB_DFFESR_Q_11_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_DFFESR C=CLK D=myrisc.cpu.irq_pending_SB_DFFESR_Q_12_D E=PIN_19_SB_LUT4_I1_I3_SB_LUT4_I2_O Q=myrisc.cpu.irq_pending[19] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.irq_pending[19] I3=myrisc.cpu.irq_mask[19] O=myrisc.cpu.irq_pending_SB_DFFESR_Q_12_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_DFFESR C=CLK D=myrisc.cpu.irq_pending_SB_DFFESR_Q_13_D E=PIN_19_SB_LUT4_I1_I3_SB_LUT4_I2_O Q=myrisc.cpu.irq_pending[18] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.irq_pending[18] I3=myrisc.cpu.irq_mask[18] O=myrisc.cpu.irq_pending_SB_DFFESR_Q_13_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_DFFESR C=CLK D=myrisc.cpu.irq_pending_SB_DFFESR_Q_14_D E=PIN_19_SB_LUT4_I1_I3_SB_LUT4_I2_O Q=myrisc.cpu.irq_pending[17] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.irq_pending[17] I3=myrisc.cpu.irq_mask[17] O=myrisc.cpu.irq_pending_SB_DFFESR_Q_14_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_DFFESR C=CLK D=myrisc.cpu.irq_pending_SB_DFFESR_Q_15_D E=PIN_19_SB_LUT4_I1_I3_SB_LUT4_I2_O Q=myrisc.cpu.irq_pending[16] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.irq_pending[16] I3=myrisc.cpu.irq_mask[16] O=myrisc.cpu.irq_pending_SB_DFFESR_Q_15_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_DFFESR C=CLK D=myrisc.cpu.irq_pending_SB_DFFESR_Q_16_D E=PIN_19_SB_LUT4_I1_I3_SB_LUT4_I2_O Q=myrisc.cpu.irq_pending[15] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.irq_pending[15] I3=myrisc.cpu.irq_mask[15] O=myrisc.cpu.irq_pending_SB_DFFESR_Q_16_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_DFFESR C=CLK D=myrisc.cpu.irq_pending_SB_DFFESR_Q_17_D E=PIN_19_SB_LUT4_I1_I3_SB_LUT4_I2_O Q=myrisc.cpu.irq_pending[14] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.irq_pending[14] I3=myrisc.cpu.irq_mask[14] O=myrisc.cpu.irq_pending_SB_DFFESR_Q_17_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_DFFESR C=CLK D=myrisc.cpu.irq_pending_SB_DFFESR_Q_18_D E=PIN_19_SB_LUT4_I1_I3_SB_LUT4_I2_O Q=myrisc.cpu.irq_pending[13] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.irq_pending[13] I3=myrisc.cpu.irq_mask[13] O=myrisc.cpu.irq_pending_SB_DFFESR_Q_18_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_DFFESR C=CLK D=myrisc.cpu.irq_pending_SB_DFFESR_Q_19_D E=PIN_19_SB_LUT4_I1_I3_SB_LUT4_I2_O Q=myrisc.cpu.irq_pending[12] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.irq_pending[12] I3=myrisc.cpu.irq_mask[12] O=myrisc.cpu.irq_pending_SB_DFFESR_Q_19_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.irq_pending[30] I3=myrisc.cpu.irq_mask[30] O=myrisc.cpu.irq_pending_SB_DFFESR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_DFFESR C=CLK D=myrisc.cpu.irq_pending_SB_DFFESR_Q_2_D E=PIN_19_SB_LUT4_I1_I3_SB_LUT4_I2_O Q=myrisc.cpu.irq_pending[29] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.irq_pending_SB_DFFESR_Q_20_D E=PIN_19_SB_LUT4_I1_I3_SB_LUT4_I2_O Q=myrisc.cpu.irq_pending[11] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.irq_pending[11] I3=myrisc.cpu.irq_mask[11] O=myrisc.cpu.irq_pending_SB_DFFESR_Q_20_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_DFFESR C=CLK D=myrisc.cpu.irq_pending_SB_DFFESR_Q_21_D E=PIN_19_SB_LUT4_I1_I3_SB_LUT4_I2_O Q=myrisc.cpu.irq_pending[10] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.irq_pending[10] I3=myrisc.cpu.irq_mask[10] O=myrisc.cpu.irq_pending_SB_DFFESR_Q_21_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_DFFESR C=CLK D=myrisc.cpu.irq_pending_SB_DFFESR_Q_22_D E=PIN_19_SB_LUT4_I1_I3_SB_LUT4_I2_O Q=myrisc.cpu.irq_pending[9] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.irq_pending[9] I3=myrisc.cpu.irq_mask[9] O=myrisc.cpu.irq_pending_SB_DFFESR_Q_22_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_DFFESR C=CLK D=myrisc.cpu.irq_pending_SB_DFFESR_Q_23_D E=PIN_19_SB_LUT4_I1_I3_SB_LUT4_I2_O Q=myrisc.cpu.irq_pending[8] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.irq_pending[8] I3=myrisc.cpu.irq_mask[8] O=myrisc.cpu.irq_pending_SB_DFFESR_Q_23_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_DFFESR C=CLK D=myrisc.cpu.irq_pending_SB_DFFESR_Q_24_D E=myrisc.cpu.irq_pending_SB_DFFESR_Q_24_E Q=myrisc.cpu.irq_pending[1] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=myrisc.cpu.irq_mask[1] I1=myrisc.cpu.irq_pending_SB_DFFESR_Q_24_E_SB_LUT4_O_I2_SB_LUT4_I3_O[1] I2=myrisc.cpu.irq_pending[1] I3=myrisc.cpu.irq_pending_SB_DFFESR_Q_24_E_SB_LUT4_O_I2_SB_LUT4_I3_O[3] O=myrisc.cpu.irq_pending_SB_DFFESR_Q_24_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111110110000
.gate SB_LUT4 I0=myrisc.cpu.cpu_state[2] I1=myrisc.cpu.irq_state[1] I2=myrisc.cpu.irq_pending_SB_DFFESR_Q_24_E_SB_LUT4_O_I2[1] I3=resetn O=myrisc.cpu.irq_pending_SB_DFFESR_Q_24_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110111111111111
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.cpu_state[2] I3=myrisc.cpu.irq_pending_SB_DFFESR_Q_24_E_SB_LUT4_O_I2[1] O=myrisc.cpu.irq_pending_SB_DFFESR_Q_24_E_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.irq_pending_SB_DFFESR_Q_24_E_SB_LUT4_O_I2_SB_LUT4_I3_O[1] I3=myrisc.cpu.irq_state[1] O=PIN_19_SB_LUT4_I1_I3[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=myrisc.cpu.pcpi_timeout_SB_LUT4_I2_O[2] I1=myrisc.cpu.irq_active I2=myrisc.cpu.irq_mask[1] I3=myrisc.cpu.pcpi_timeout_SB_LUT4_I2_O[3] O=myrisc.cpu.irq_pending_SB_DFFESR_Q_24_E_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.cpu_state[0] I2=myrisc.cpu.cpu_state[3] I3=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_2_O[2] O=myrisc.cpu.irq_pending_SB_DFFESR_Q_24_E_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.irq_pending[29] I3=myrisc.cpu.irq_mask[29] O=myrisc.cpu.irq_pending_SB_DFFESR_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_DFFESR C=CLK D=myrisc.cpu.irq_pending_SB_DFFESR_Q_3_D E=PIN_19_SB_LUT4_I1_I3_SB_LUT4_I2_O Q=myrisc.cpu.irq_pending[28] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.irq_pending[28] I3=myrisc.cpu.irq_mask[28] O=myrisc.cpu.irq_pending_SB_DFFESR_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_DFFESR C=CLK D=myrisc.cpu.irq_pending_SB_DFFESR_Q_4_D E=PIN_19_SB_LUT4_I1_I3_SB_LUT4_I2_O Q=myrisc.cpu.irq_pending[27] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.irq_pending[27] I3=myrisc.cpu.irq_mask[27] O=myrisc.cpu.irq_pending_SB_DFFESR_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_DFFESR C=CLK D=myrisc.cpu.irq_pending_SB_DFFESR_Q_5_D E=PIN_19_SB_LUT4_I1_I3_SB_LUT4_I2_O Q=myrisc.cpu.irq_pending[26] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.irq_pending[26] I3=myrisc.cpu.irq_mask[26] O=myrisc.cpu.irq_pending_SB_DFFESR_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_DFFESR C=CLK D=myrisc.cpu.irq_pending_SB_DFFESR_Q_6_D E=PIN_19_SB_LUT4_I1_I3_SB_LUT4_I2_O Q=myrisc.cpu.irq_pending[25] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.irq_pending[25] I3=myrisc.cpu.irq_mask[25] O=myrisc.cpu.irq_pending_SB_DFFESR_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_DFFESR C=CLK D=myrisc.cpu.irq_pending_SB_DFFESR_Q_7_D E=PIN_19_SB_LUT4_I1_I3_SB_LUT4_I2_O Q=myrisc.cpu.irq_pending[24] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.irq_pending[24] I3=myrisc.cpu.irq_mask[24] O=myrisc.cpu.irq_pending_SB_DFFESR_Q_7_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_DFFESR C=CLK D=myrisc.cpu.irq_pending_SB_DFFESR_Q_8_D E=PIN_19_SB_LUT4_I1_I3_SB_LUT4_I2_O Q=myrisc.cpu.irq_pending[23] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.irq_pending[23] I3=myrisc.cpu.irq_mask[23] O=myrisc.cpu.irq_pending_SB_DFFESR_Q_8_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_DFFESR C=CLK D=myrisc.cpu.irq_pending_SB_DFFESR_Q_9_D E=PIN_19_SB_LUT4_I1_I3_SB_LUT4_I2_O Q=myrisc.cpu.irq_pending[22] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.irq_pending[22] I3=myrisc.cpu.irq_mask[22] O=myrisc.cpu.irq_pending_SB_DFFESR_Q_9_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.irq_pending[31] I3=myrisc.cpu.irq_mask[31] O=myrisc.cpu.irq_pending_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_DFFSR C=CLK D=myrisc.cpu.irq_pending_SB_DFFSR_Q_D Q=myrisc.cpu.irq_pending[7] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFFSR C=CLK D=PIN_18_SB_LUT4_I1_O Q=myrisc.cpu.irq_pending[6] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFFSR C=CLK D=PIN_19_SB_LUT4_I1_O Q=myrisc.cpu.irq_pending[5] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFFSR C=CLK D=myrisc.cpu.irq_pending_SB_DFFSR_Q_3_D Q=myrisc.cpu.irq_pending[4] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.irq_mask[4] I2=PIN_19_SB_LUT4_I1_I3[0] I3=myrisc.rx.uart_rx_int_flag_SB_LUT4_I1_O[2] O=myrisc.cpu.irq_pending_SB_DFFSR_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000011001111
.gate SB_DFFSR C=CLK D=myrisc.cpu.irq_pending_SB_DFFSR_Q_4_D Q=myrisc.cpu.irq_pending[3] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.irq_mask[3] I2=PIN_19_SB_LUT4_I1_I3[0] I3=myrisc.intcon_reg.odata_SB_LUT4_I1_O[2] O=myrisc.cpu.irq_pending_SB_DFFSR_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000011001111
.gate SB_DFFSR C=CLK D=myrisc.cpu.irq_pending_SB_DFFSR_Q_5_D Q=myrisc.cpu.irq_pending[0] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.irq_mask[0] I2=PIN_19_SB_LUT4_I1_I3[0] I3=myrisc.cpu.irq_pending_SB_DFFSR_Q_5_D_SB_LUT4_O_I3[2] O=myrisc.cpu.irq_pending_SB_DFFSR_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000011001111
.gate SB_LUT4 I0=$false I1=myrisc.cpu.irq_pending_SB_DFFSR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I1[0] I2=myrisc.cpu.irq_pending_SB_DFFSR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1] I3=myrisc.cpu.irq_pending[0] O=myrisc.cpu.irq_pending_SB_DFFSR_Q_5_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=myrisc.cpu.irq_pending_SB_DFFSR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0[0] I1=myrisc.cpu.irq_pending_SB_DFFSR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0[1] I2=myrisc.cpu.irq_pending_SB_DFFSR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0[2] I3=myrisc.cpu.irq_pending_SB_DFFSR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0[3] O=myrisc.cpu.irq_pending_SB_DFFSR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=myrisc.cpu.irq_pending_SB_DFFSR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0] I1=myrisc.cpu.irq_pending_SB_DFFSR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1] I2=myrisc.cpu.irq_pending_SB_DFFSR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2] I3=myrisc.cpu.irq_pending_SB_DFFSR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3] O=myrisc.cpu.irq_pending_SB_DFFSR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[25] I1=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[26] I2=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[27] I3=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[28] O=myrisc.cpu.irq_pending_SB_DFFSR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[29] I1=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[30] I2=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[31] I3=myrisc.cpu.timer[0] O=myrisc.cpu.irq_pending_SB_DFFSR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[17] I1=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[18] I2=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[19] I3=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[20] O=myrisc.cpu.irq_pending_SB_DFFSR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[21] I1=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[22] I2=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[23] I3=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[24] O=myrisc.cpu.irq_pending_SB_DFFSR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[9] I1=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[10] I2=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[11] I3=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[12] O=myrisc.cpu.irq_pending_SB_DFFSR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[13] I1=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[14] I2=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[15] I3=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[16] O=myrisc.cpu.irq_pending_SB_DFFSR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[1] I1=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[2] I2=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[3] I3=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[4] O=myrisc.cpu.irq_pending_SB_DFFSR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[5] I1=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[6] I2=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[7] I3=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[8] O=myrisc.cpu.irq_pending_SB_DFFSR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_DFF C=CLK D=myrisc.cpu.irq_pending_SB_DFF_Q_D Q=myrisc.cpu.irq_pending[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=myrisc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I0[0] I1=myrisc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0] I2=myrisc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I0_O[1] I3=myrisc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3[0] O=myrisc.cpu.irq_pending_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111111111110
.gate SB_LUT4 I0=myrisc.cpu.irq_mask[2] I1=PIN_19_SB_LUT4_I1_I3[0] I2=myrisc.cpu.irq_pending[2] I3=resetn O=myrisc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011000000000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3[0] I2=myrisc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O[1] I3=myrisc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3[1] O=myrisc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=myrisc.cpu.mem_wordsize[2] I1=myrisc.cpu.reg_op1[1] I2=myrisc.cpu.reg_op1[0] I3=myrisc.cpu.mem_wordsize[0] O=myrisc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000001101011111
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O[1] I3=myrisc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3[0] O=myrisc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.irq_active I2=myrisc.cpu.irq_mask[2] I3=myrisc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0] O=myrisc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=myrisc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0] I1=myrisc.cpu.mem_do_wdata I2=myrisc.cpu.mem_do_rdata I3=resetn O=myrisc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=myrisc.cpu.reg_op1[0] I1=myrisc.cpu.reg_op1[1] I2=myrisc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[3] I3=myrisc.cpu.mem_wordsize[0] O=myrisc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110000000000000
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0] I3=myrisc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[1] O=myrisc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I0_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=myrisc.cpu.mem_wordsize[0] I1=myrisc.cpu.reg_op1[0] I2=myrisc.cpu.mem_wordsize[2] I3=myrisc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[3] O=myrisc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O[0] I3=myrisc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O[1] O=myrisc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.irq_active I2=myrisc.cpu.irq_mask[2] I3=myrisc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O[1] O=myrisc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0] I2=myrisc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3[1] I3=resetn O=myrisc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.mem_do_rdata I2=myrisc.cpu.mem_do_wdata I3=resetn O=myrisc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000000000
.gate SB_LUT4 I0=$false I1=resetn I2=myrisc.cpu.reg_pc[0] I3=myrisc.cpu.mem_do_rinst O=myrisc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_DFFESR C=CLK D=myrisc.cpu.irq_state_SB_DFFESR_Q_D E=myrisc.cpu.irq_state_SB_DFFESR_Q_E Q=myrisc.cpu.irq_state[1] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.irq_delay_SB_LUT4_I1_O[1] E=myrisc.cpu.irq_state_SB_DFFESR_Q_E Q=myrisc.cpu.irq_state[0] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.irq_state[1] I3=myrisc.cpu.irq_state[0] O=myrisc.cpu.irq_state_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.do_waitirq_SB_LUT4_I1_1_I3[3] I3=resetn O=myrisc.cpu.irq_state_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000011111111
.gate SB_DFFE C=CLK D=myrisc.cpu.is_alu_reg_imm_SB_DFFE_Q_D E=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I0_O[2] Q=myrisc.cpu.is_alu_reg_imm
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:839.2-1145.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_15_D_SB_LUT4_O_I2_SB_LUT4_I2_O[0] I1=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_15_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1] I2=myrisc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[2] I3=myrisc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[3] O=myrisc.cpu.is_alu_reg_imm_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0010111111111111
.gate SB_LUT4 I0=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I0_O_SB_LUT4_I2_O[2] I1=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I0_O_SB_LUT4_I3_O[2] I2=myrisc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2] I3=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_23_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1] O=myrisc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=$false I1=myrisc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1] I2=myrisc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1] I3=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I0_O_SB_LUT4_I2_O[3] O=myrisc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=$false I1=myrisc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2] I2=myrisc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I1[1] I3=myrisc.cpu.mem_rdata_latched[4] O=myrisc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=myrisc.cpu.mem_rdata_latched[12] I1=myrisc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1] I2=myrisc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0] I3=myrisc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I1[1] O=myrisc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100000000000000
.gate SB_DFFE C=CLK D=myrisc.cpu.is_alu_reg_reg_SB_DFFE_Q_D E=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I0_O[2] Q=myrisc.cpu.is_alu_reg_reg
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:839.2-1145.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I1[3] I2=myrisc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2[0] I3=myrisc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I3[2] O=myrisc.cpu.is_alu_reg_reg_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000011111111
.gate SB_LUT4 I0=$false I1=myrisc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2[0] I2=myrisc.cpu.mem_rdata_latched[12] I3=myrisc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2[2] O=myrisc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000011111111
.gate SB_LUT4 I0=$false I1=myrisc.cpu.mem_rdata_latched[12] I2=myrisc.cpu.mem_rdata_latched[6] I3=myrisc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2[2] O=myrisc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[2] I3=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[1] O=myrisc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.mem_rdata_latched[12] I3=myrisc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2[2] O=myrisc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=myrisc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[1] I1=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[2] I2=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I0_O_SB_LUT4_I2_O[2] I3=myrisc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[3] O=myrisc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000010111111
.gate SB_LUT4 I0=myrisc.cpu.mem_rdata_latched[6] I1=myrisc.cpu.mem_rdata_latched[5] I2=myrisc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2] I3=myrisc.cpu.mem_rdata_latched[4] O=myrisc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.instr_setq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_I2_O[0] I3=myrisc.cpu.is_alu_reg_reg O=myrisc.cpu.instr_sra_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.instr_setq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[2] I3=myrisc.cpu.is_alu_reg_reg O=myrisc.cpu.is_alu_reg_reg_SB_LUT4_I3_1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_DFFESR C=CLK D=myrisc.cpu.is_beq_bne_blt_bge_bltu_bgeu_SB_DFFESR_Q_D E=myrisc.cpu.is_beq_bne_blt_bge_bltu_bgeu_SB_DFFESR_Q_E Q=myrisc.cpu.is_beq_bne_blt_bge_bltu_bgeu R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:839.2-1145.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=myrisc.cpu.mem_rdata_latched[6] I1=myrisc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2] I2=myrisc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1] I3=myrisc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O[0] O=myrisc.cpu.is_beq_bne_blt_bge_bltu_bgeu_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111110000000
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I0_O[2] I3=resetn O=myrisc.cpu.is_beq_bne_blt_bge_bltu_bgeu_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000011111111
.gate SB_DFFSR C=CLK D=myrisc.cpu.is_compare_SB_DFFSR_Q_D Q=myrisc.cpu.is_compare R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:839.2-1145.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.is_beq_bne_blt_bge_bltu_bgeu I2=myrisc.cpu.is_compare_SB_DFFSR_Q_D_SB_LUT4_O_I2[1] I3=myrisc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0] O=myrisc.cpu.is_compare_SB_DFFSR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000011001111
.gate SB_LUT4 I0=$false I1=myrisc.cpu.is_compare I2=myrisc.cpu.instr_srl_SB_LUT4_I1_O[2] I3=myrisc.cpu.is_compare_SB_LUT4_I1_I3[2] O=myrisc.cpu.is_compare_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=myrisc.cpu.instr_or_SB_LUT4_I2_O[0] I1=myrisc.cpu.instr_or_SB_LUT4_I2_O[1] I2=myrisc.cpu.instr_or_SB_LUT4_I2_O[2] I3=myrisc.cpu.instr_or_SB_LUT4_I2_O[3] O=myrisc.cpu.is_compare_SB_LUT4_I1_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_DFFE C=CLK D=myrisc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_DFFE_Q_D E=myrisc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0] Q=myrisc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:839.2-1145.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=myrisc.cpu.mem_rdata_q[13] I1=myrisc.cpu.mem_rdata_q[12] I2=myrisc.cpu.is_alu_reg_imm I3=myrisc.cpu.instr_jalr O=myrisc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111110110000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi I2=myrisc.cpu.is_slli_srli_srai I3=myrisc.cpu.is_lui_auipc_jal O=myrisc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=myrisc.cpu.is_sb_sh_sw I1=myrisc.cpu.is_lb_lh_lw_lbu_lhu I2=myrisc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I1_O[3] I3=myrisc.cpu.cpu_state[2] O=myrisc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001111100000000
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.do_waitirq_SB_LUT4_I1_1_O_SB_LUT4_O_I0[1] I3=myrisc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I1_O[3] O=myrisc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=myrisc.cpu.decoded_rs2[2] I1=myrisc.cpu.decoded_rs2[3] I2=myrisc.cpu.decoded_rs2[4] I3=myrisc.cpu.decoded_rs2[5] O=myrisc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=myrisc.cpu.is_slli_srli_srai I2=myrisc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi I3=myrisc.cpu.is_lui_auipc_jal O=myrisc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000011001111
.gate SB_DFFE C=CLK D=myrisc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D E=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I0_O[2] Q=myrisc.cpu.is_lb_lh_lw_lbu_lhu
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:839.2-1145.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2[0] I3=myrisc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3[1] O=myrisc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000011111111
.gate SB_LUT4 I0=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I0_O_SB_LUT4_I2_O[2] I1=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I0_O_SB_LUT4_I2_O[1] I2=myrisc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I2[2] I3=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[1] O=myrisc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000111101110111
.gate SB_LUT4 I0=myrisc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0] I1=myrisc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1] I2=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I0_O_SB_LUT4_I2_O[2] I3=myrisc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I0_I2[0] O=myrisc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[1] I1=myrisc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I2[2] I2=myrisc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2] I3=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I0_O_SB_LUT4_I3_O[1] O=myrisc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.latched_store_SB_LUT4_I0_I1_SB_LUT4_I0_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[0] I3=myrisc.cpu.is_lb_lh_lw_lbu_lhu O=myrisc.cpu.do_waitirq_SB_LUT4_I1_1_O_SB_LUT4_O_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_DFF C=CLK D=myrisc.cpu.instr_blt_SB_LUT4_I3_O[0] Q=myrisc.cpu.is_lui_auipc_jal
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:839.2-1145.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=myrisc.cpu.instr_lui I1=myrisc.cpu.reg_pc[31] I2=myrisc.cpu.cpuregs_rs1[31] I3=myrisc.cpu.is_lui_auipc_jal O=myrisc.cpu.is_lui_auipc_jal_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=myrisc.cpu.instr_lui I1=myrisc.cpu.reg_pc[30] I2=myrisc.cpu.cpuregs_rs1[30] I3=myrisc.cpu.is_lui_auipc_jal O=myrisc.cpu.is_lui_auipc_jal_SB_LUT4_I3_1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=myrisc.cpu.instr_lui I1=myrisc.cpu.reg_pc[21] I2=myrisc.cpu.cpuregs_rs1[21] I3=myrisc.cpu.is_lui_auipc_jal O=myrisc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=myrisc.cpu.instr_lui I1=myrisc.cpu.reg_pc[20] I2=myrisc.cpu.cpuregs_rs1[20] I3=myrisc.cpu.is_lui_auipc_jal O=myrisc.cpu.is_lui_auipc_jal_SB_LUT4_I3_11_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=myrisc.cpu.instr_lui I1=myrisc.cpu.reg_pc[19] I2=myrisc.cpu.cpuregs_rs1[19] I3=myrisc.cpu.is_lui_auipc_jal O=myrisc.cpu.is_lui_auipc_jal_SB_LUT4_I3_12_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=myrisc.cpu.instr_lui I1=myrisc.cpu.reg_pc[18] I2=myrisc.cpu.cpuregs_rs1[18] I3=myrisc.cpu.is_lui_auipc_jal O=myrisc.cpu.is_lui_auipc_jal_SB_LUT4_I3_13_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=myrisc.cpu.instr_lui I1=myrisc.cpu.reg_pc[17] I2=myrisc.cpu.cpuregs_rs1[17] I3=myrisc.cpu.is_lui_auipc_jal O=myrisc.cpu.is_lui_auipc_jal_SB_LUT4_I3_14_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=myrisc.cpu.instr_lui I1=myrisc.cpu.reg_pc[16] I2=myrisc.cpu.cpuregs_rs1[16] I3=myrisc.cpu.is_lui_auipc_jal O=myrisc.cpu.is_lui_auipc_jal_SB_LUT4_I3_15_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=myrisc.cpu.instr_lui I1=myrisc.cpu.reg_pc[15] I2=myrisc.cpu.cpuregs_rs1[15] I3=myrisc.cpu.is_lui_auipc_jal O=myrisc.cpu.is_lui_auipc_jal_SB_LUT4_I3_16_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=myrisc.cpu.instr_lui I1=myrisc.cpu.reg_pc[14] I2=myrisc.cpu.cpuregs_rs1[14] I3=myrisc.cpu.is_lui_auipc_jal O=myrisc.cpu.is_lui_auipc_jal_SB_LUT4_I3_17_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=myrisc.cpu.instr_lui I1=myrisc.cpu.reg_pc[13] I2=myrisc.cpu.cpuregs_rs1[13] I3=myrisc.cpu.is_lui_auipc_jal O=myrisc.cpu.is_lui_auipc_jal_SB_LUT4_I3_18_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=myrisc.cpu.instr_lui I1=myrisc.cpu.reg_pc[12] I2=myrisc.cpu.cpuregs_rs1[12] I3=myrisc.cpu.is_lui_auipc_jal O=myrisc.cpu.is_lui_auipc_jal_SB_LUT4_I3_19_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=myrisc.cpu.instr_lui I1=myrisc.cpu.reg_pc[29] I2=myrisc.cpu.cpuregs_rs1[29] I3=myrisc.cpu.is_lui_auipc_jal O=myrisc.cpu.is_lui_auipc_jal_SB_LUT4_I3_2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=myrisc.cpu.instr_lui I1=myrisc.cpu.reg_pc[10] I2=myrisc.cpu.cpuregs_rs1[10] I3=myrisc.cpu.is_lui_auipc_jal O=myrisc.cpu.is_lui_auipc_jal_SB_LUT4_I3_20_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=myrisc.cpu.instr_lui I1=myrisc.cpu.reg_pc[9] I2=myrisc.cpu.cpuregs_rs1[9] I3=myrisc.cpu.is_lui_auipc_jal O=myrisc.cpu.is_lui_auipc_jal_SB_LUT4_I3_21_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=myrisc.cpu.instr_lui I1=myrisc.cpu.reg_pc[8] I2=myrisc.cpu.cpuregs_rs1[8] I3=myrisc.cpu.is_lui_auipc_jal O=myrisc.cpu.is_lui_auipc_jal_SB_LUT4_I3_22_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=myrisc.cpu.instr_lui I1=myrisc.cpu.reg_pc[7] I2=myrisc.cpu.cpuregs_rs1[7] I3=myrisc.cpu.is_lui_auipc_jal O=myrisc.cpu.is_lui_auipc_jal_SB_LUT4_I3_23_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=myrisc.cpu.instr_lui I1=myrisc.cpu.reg_pc[6] I2=myrisc.cpu.cpuregs_rs1[6] I3=myrisc.cpu.is_lui_auipc_jal O=myrisc.cpu.is_lui_auipc_jal_SB_LUT4_I3_24_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=myrisc.cpu.instr_lui I1=myrisc.cpu.reg_pc[5] I2=myrisc.cpu.cpuregs_rs1[5] I3=myrisc.cpu.is_lui_auipc_jal O=myrisc.cpu.is_lui_auipc_jal_SB_LUT4_I3_25_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=myrisc.cpu.instr_lui I1=myrisc.cpu.reg_pc[4] I2=myrisc.cpu.cpuregs_rs1[4] I3=myrisc.cpu.is_lui_auipc_jal O=myrisc.cpu.is_lui_auipc_jal_SB_LUT4_I3_26_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=myrisc.cpu.instr_lui I1=myrisc.cpu.reg_pc[3] I2=myrisc.cpu.cpuregs_rs1[3] I3=myrisc.cpu.is_lui_auipc_jal O=myrisc.cpu.is_lui_auipc_jal_SB_LUT4_I3_27_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=myrisc.cpu.instr_lui I1=myrisc.cpu.reg_pc[2] I2=myrisc.cpu.cpuregs_rs1[2] I3=myrisc.cpu.is_lui_auipc_jal O=myrisc.cpu.is_lui_auipc_jal_SB_LUT4_I3_28_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=myrisc.cpu.instr_lui I1=myrisc.cpu.reg_pc[1] I2=myrisc.cpu.cpuregs_rs1[1] I3=myrisc.cpu.is_lui_auipc_jal O=myrisc.cpu.is_lui_auipc_jal_SB_LUT4_I3_29_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=myrisc.cpu.instr_lui I1=myrisc.cpu.reg_pc[28] I2=myrisc.cpu.cpuregs_rs1[28] I3=myrisc.cpu.is_lui_auipc_jal O=myrisc.cpu.is_lui_auipc_jal_SB_LUT4_I3_3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=myrisc.cpu.instr_lui I1=myrisc.cpu.reg_pc[0] I2=myrisc.cpu.cpuregs_rs1[0] I3=myrisc.cpu.is_lui_auipc_jal O=myrisc.cpu.is_lui_auipc_jal_SB_LUT4_I3_30_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=myrisc.cpu.instr_lui I1=myrisc.cpu.reg_pc[27] I2=myrisc.cpu.cpuregs_rs1[27] I3=myrisc.cpu.is_lui_auipc_jal O=myrisc.cpu.is_lui_auipc_jal_SB_LUT4_I3_4_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=myrisc.cpu.instr_lui I1=myrisc.cpu.reg_pc[26] I2=myrisc.cpu.cpuregs_rs1[26] I3=myrisc.cpu.is_lui_auipc_jal O=myrisc.cpu.is_lui_auipc_jal_SB_LUT4_I3_5_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=myrisc.cpu.instr_lui I1=myrisc.cpu.reg_pc[25] I2=myrisc.cpu.cpuregs_rs1[25] I3=myrisc.cpu.is_lui_auipc_jal O=myrisc.cpu.is_lui_auipc_jal_SB_LUT4_I3_6_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=myrisc.cpu.instr_lui I1=myrisc.cpu.reg_pc[24] I2=myrisc.cpu.cpuregs_rs1[24] I3=myrisc.cpu.is_lui_auipc_jal O=myrisc.cpu.is_lui_auipc_jal_SB_LUT4_I3_7_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=myrisc.cpu.instr_lui I1=myrisc.cpu.reg_pc[23] I2=myrisc.cpu.cpuregs_rs1[23] I3=myrisc.cpu.is_lui_auipc_jal O=myrisc.cpu.is_lui_auipc_jal_SB_LUT4_I3_8_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=myrisc.cpu.instr_lui I1=myrisc.cpu.reg_pc[22] I2=myrisc.cpu.cpuregs_rs1[22] I3=myrisc.cpu.is_lui_auipc_jal O=myrisc.cpu.is_lui_auipc_jal_SB_LUT4_I3_9_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011101100001111
.gate SB_DFFE C=CLK D=myrisc.cpu.is_sb_sh_sw_SB_DFFE_Q_D E=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I0_O[2] Q=myrisc.cpu.is_sb_sh_sw
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:839.2-1145.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I0_O[0] I2=myrisc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I2[3] I3=myrisc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3[2] O=myrisc.cpu.is_sb_sh_sw_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111100110000
.gate SB_LUT4 I0=myrisc.cpu.mem_rdata_latched[3] I1=myrisc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1[0] I2=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[1] I3=myrisc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I2[3] O=myrisc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=myrisc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_I2_I1[0] I1=myrisc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I1[0] I2=myrisc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[2] I3=myrisc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I1[3] O=myrisc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.mem_rdata_latched[0] I3=myrisc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[3] O=myrisc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.mem_rdata_latched[6] I2=myrisc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1] I3=myrisc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2] O=myrisc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I2_SB_LUT4_I2_O[2] I3=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I0_O_SB_LUT4_I3_O[0] O=myrisc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.is_sb_sh_sw I2=myrisc.cpu.is_beq_bne_blt_bge_bltu_bgeu I3=myrisc.cpu.mem_rdata_q[31] O=myrisc.cpu.is_sb_sh_sw_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.is_sb_sh_sw I2=myrisc.cpu.is_beq_bne_blt_bge_bltu_bgeu I3=myrisc.cpu.mem_rdata_q[11] O=myrisc.cpu.is_sb_sh_sw_SB_LUT4_I1_1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.is_sb_sh_sw I2=myrisc.cpu.is_beq_bne_blt_bge_bltu_bgeu I3=myrisc.cpu.mem_rdata_q[10] O=myrisc.cpu.is_sb_sh_sw_SB_LUT4_I1_2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.is_sb_sh_sw I2=myrisc.cpu.is_beq_bne_blt_bge_bltu_bgeu I3=myrisc.cpu.mem_rdata_q[8] O=myrisc.cpu.is_sb_sh_sw_SB_LUT4_I1_3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000000000
.gate SB_DFFE C=CLK D=myrisc.cpu.is_slli_srli_srai_SB_DFFE_Q_D E=myrisc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0] Q=myrisc.cpu.is_slli_srli_srai
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:839.2-1145.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.instr_srai_SB_DFFE_Q_D[0] I3=myrisc.cpu.instr_srai_SB_DFFE_Q_D[1] O=myrisc.cpu.is_slli_srli_srai_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_DFF C=CLK D=myrisc.cpu.instr_blt_SB_LUT4_I3_O[2] Q=myrisc.cpu.is_slti_blt_slt
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:839.2-1145.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=myrisc.cpu.instr_bne_SB_LUT4_I2_O[0] I1=myrisc.cpu.is_slti_blt_slt I2=myrisc.cpu.instr_bge_SB_LUT4_I1_O[2] I3=myrisc.cpu.instr_bge_SB_LUT4_I1_O[3] O=myrisc.cpu.latched_store_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.is_sltiu_bltu_sltu I2=myrisc.cpu.is_slti_blt_slt I3=myrisc.cpu.instr_bne O=myrisc.cpu.is_slti_blt_slt_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=myrisc.cpu.is_slti_blt_slt_SB_LUT4_I2_O_SB_LUT4_O_I0[0] I1=myrisc.cpu.is_slti_blt_slt_SB_LUT4_I2_O_SB_LUT4_O_I0[1] I2=myrisc.cpu.is_slti_blt_slt_SB_LUT4_I2_O_SB_LUT4_O_I0[2] I3=myrisc.cpu.is_slti_blt_slt_SB_LUT4_I2_O_SB_LUT4_O_I0[3] O=myrisc.cpu.is_slti_blt_slt_SB_LUT4_I2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=myrisc.cpu.alu_out_SB_LUT4_O_12_I2[0] I1=myrisc.cpu.alu_out_SB_LUT4_O_12_I2[1] I2=myrisc.cpu.alu_out_SB_LUT4_O_12_I2[2] I3=myrisc.cpu.alu_out_SB_LUT4_O_12_I2[3] O=myrisc.cpu.is_slti_blt_slt_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=myrisc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[0] I1=myrisc.cpu.reg_op2[16] I2=myrisc.cpu.reg_op1[16] I3=myrisc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[3] O=myrisc.cpu.is_slti_blt_slt_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100000100000000
.gate SB_LUT4 I0=myrisc.cpu.is_slti_blt_slt_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0] I1=myrisc.cpu.is_slti_blt_slt_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1] I2=myrisc.cpu.is_slti_blt_slt_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2] I3=myrisc.cpu.is_slti_blt_slt_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3] O=myrisc.cpu.is_slti_blt_slt_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=myrisc.cpu.alu_out_SB_LUT4_O_26_I0_SB_LUT4_O_I2[0] I1=myrisc.cpu.alu_out_SB_LUT4_O_26_I0_SB_LUT4_O_I2[1] I2=myrisc.cpu.alu_out_SB_LUT4_O_26_I0_SB_LUT4_O_I2[2] I3=myrisc.cpu.alu_out_SB_LUT4_O_26_I0_SB_LUT4_O_I2[3] O=myrisc.cpu.is_slti_blt_slt_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=myrisc.cpu.alu_out_SB_LUT4_O_25_I1_SB_LUT4_O_I1[0] I1=myrisc.cpu.reg_op2[22] I2=myrisc.cpu.reg_op1[22] I3=myrisc.cpu.alu_out_SB_LUT4_O_25_I1_SB_LUT4_O_I1[3] O=myrisc.cpu.is_slti_blt_slt_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100000100000000
.gate SB_LUT4 I0=myrisc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_I1[0] I1=myrisc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_I1[1] I2=myrisc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_I1[2] I3=myrisc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_I1[3] O=myrisc.cpu.is_slti_blt_slt_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[0] I1=myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[1] I2=myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[2] I3=myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[3] O=myrisc.cpu.is_slti_blt_slt_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O[0] I1=myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O[1] I2=myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O[2] I3=myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O[3] O=myrisc.cpu.is_slti_blt_slt_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001000000000000
.gate SB_DFF C=CLK D=myrisc.cpu.instr_blt_SB_LUT4_I3_O[1] Q=myrisc.cpu.is_sltiu_bltu_sltu
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:839.2-1145.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.instr_bgeu I2=myrisc.cpu.is_sltiu_bltu_sltu I3=myrisc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_I3[31] O=myrisc.cpu.instr_bge_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_CARRY CI=myrisc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_I3_SB_CARRY_CO_CI[31] CO=myrisc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_I3[31] I0=myrisc.cpu.reg_op1[31] I1=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[31]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1218.30-1218.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_I3_SB_CARRY_CO_CI[9] CO=myrisc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_I3_SB_CARRY_CO_CI[10] I0=myrisc.cpu.reg_op1[9] I1=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[9]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1218.30-1218.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_I3_SB_CARRY_CO_CI[8] CO=myrisc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_I3_SB_CARRY_CO_CI[9] I0=myrisc.cpu.reg_op1[8] I1=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[8]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1218.30-1218.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_I3_SB_CARRY_CO_CI[28] CO=myrisc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_I3_SB_CARRY_CO_CI[29] I0=myrisc.cpu.reg_op1[28] I1=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[28]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1218.30-1218.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_I3_SB_CARRY_CO_CI[27] CO=myrisc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_I3_SB_CARRY_CO_CI[28] I0=myrisc.cpu.reg_op1[27] I1=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[27]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1218.30-1218.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_I3_SB_CARRY_CO_CI[26] CO=myrisc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_I3_SB_CARRY_CO_CI[27] I0=myrisc.cpu.reg_op1[26] I1=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[26]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1218.30-1218.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_I3_SB_CARRY_CO_CI[25] CO=myrisc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_I3_SB_CARRY_CO_CI[26] I0=myrisc.cpu.reg_op1[25] I1=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[25]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1218.30-1218.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_I3_SB_CARRY_CO_CI[24] CO=myrisc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_I3_SB_CARRY_CO_CI[25] I0=myrisc.cpu.reg_op1[24] I1=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[24]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1218.30-1218.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_I3_SB_CARRY_CO_CI[23] CO=myrisc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_I3_SB_CARRY_CO_CI[24] I0=myrisc.cpu.reg_op1[23] I1=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[23]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1218.30-1218.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_I3_SB_CARRY_CO_CI[22] CO=myrisc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_I3_SB_CARRY_CO_CI[23] I0=myrisc.cpu.reg_op1[22] I1=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[22]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1218.30-1218.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_I3_SB_CARRY_CO_CI[21] CO=myrisc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_I3_SB_CARRY_CO_CI[22] I0=myrisc.cpu.reg_op1[21] I1=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[21]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1218.30-1218.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_I3_SB_CARRY_CO_CI[20] CO=myrisc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_I3_SB_CARRY_CO_CI[21] I0=myrisc.cpu.reg_op1[20] I1=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[20]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1218.30-1218.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_I3_SB_CARRY_CO_CI[1] CO=myrisc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_I3_SB_CARRY_CO_CI[2] I0=myrisc.cpu.reg_op1[1] I1=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1218.30-1218.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_I3_SB_CARRY_CO_CI[7] CO=myrisc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_I3_SB_CARRY_CO_CI[8] I0=myrisc.cpu.reg_op1[7] I1=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[7]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1218.30-1218.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_I3_SB_CARRY_CO_CI[19] CO=myrisc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_I3_SB_CARRY_CO_CI[20] I0=myrisc.cpu.reg_op1[19] I1=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[19]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1218.30-1218.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_I3_SB_CARRY_CO_CI[18] CO=myrisc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_I3_SB_CARRY_CO_CI[19] I0=myrisc.cpu.reg_op1[18] I1=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[18]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1218.30-1218.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_I3_SB_CARRY_CO_CI[17] CO=myrisc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_I3_SB_CARRY_CO_CI[18] I0=myrisc.cpu.reg_op1[17] I1=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[17]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1218.30-1218.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_I3_SB_CARRY_CO_CI[16] CO=myrisc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_I3_SB_CARRY_CO_CI[17] I0=myrisc.cpu.reg_op1[16] I1=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[16]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1218.30-1218.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_I3_SB_CARRY_CO_CI[15] CO=myrisc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_I3_SB_CARRY_CO_CI[16] I0=myrisc.cpu.reg_op1[15] I1=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[15]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1218.30-1218.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_I3_SB_CARRY_CO_CI[14] CO=myrisc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_I3_SB_CARRY_CO_CI[15] I0=myrisc.cpu.reg_op1[14] I1=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[14]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1218.30-1218.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_I3_SB_CARRY_CO_CI[13] CO=myrisc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_I3_SB_CARRY_CO_CI[14] I0=myrisc.cpu.reg_op1[13] I1=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[13]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1218.30-1218.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_I3_SB_CARRY_CO_CI[12] CO=myrisc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_I3_SB_CARRY_CO_CI[13] I0=myrisc.cpu.reg_op1[12] I1=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[12]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1218.30-1218.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_I3_SB_CARRY_CO_CI[11] CO=myrisc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_I3_SB_CARRY_CO_CI[12] I0=myrisc.cpu.reg_op1[11] I1=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[11]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1218.30-1218.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_I3_SB_CARRY_CO_CI[10] CO=myrisc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_I3_SB_CARRY_CO_CI[11] I0=myrisc.cpu.reg_op1[10] I1=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[10]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1218.30-1218.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_I3_SB_CARRY_CO_CI[6] CO=myrisc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_I3_SB_CARRY_CO_CI[7] I0=myrisc.cpu.reg_op1[6] I1=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[6]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1218.30-1218.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=$true CO=myrisc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_I3_SB_CARRY_CO_CI[1] I0=myrisc.cpu.reg_op1[0] I1=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1218.30-1218.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_I3_SB_CARRY_CO_CI[5] CO=myrisc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_I3_SB_CARRY_CO_CI[6] I0=myrisc.cpu.reg_op1[5] I1=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[5]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1218.30-1218.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_I3_SB_CARRY_CO_CI[4] CO=myrisc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_I3_SB_CARRY_CO_CI[5] I0=myrisc.cpu.reg_op1[4] I1=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[4]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1218.30-1218.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_I3_SB_CARRY_CO_CI[3] CO=myrisc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_I3_SB_CARRY_CO_CI[4] I0=myrisc.cpu.reg_op1[3] I1=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1218.30-1218.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_I3_SB_CARRY_CO_CI[30] CO=myrisc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_I3_SB_CARRY_CO_CI[31] I0=myrisc.cpu.reg_op1[30] I1=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[30]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1218.30-1218.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_I3_SB_CARRY_CO_CI[2] CO=myrisc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_I3_SB_CARRY_CO_CI[3] I0=myrisc.cpu.reg_op1[2] I1=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1218.30-1218.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_I3_SB_CARRY_CO_CI[29] CO=myrisc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_I3_SB_CARRY_CO_CI[30] I0=myrisc.cpu.reg_op1[29] I1=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[29]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1218.30-1218.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=CLK D=myrisc.cpu.last_mem_valid_SB_DFFSR_Q_D[0] Q=myrisc.cpu.last_mem_valid R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:373.2-382.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I2[0] I1=myrisc.cpu.mem_do_rinst I2=myrisc.cpu.mem_state[1] I3=myrisc.cpu.mem_state[0] O=myrisc.cpu.last_mem_valid_SB_DFFSR_Q_D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.mem_la_firstword_reg I2=myrisc.cpu.prefetched_high_word_SB_LUT4_I3_O[2] I3=myrisc.cpu.last_mem_valid O=myrisc.cpu.mem_la_firstword_reg_SB_DFFSR_Q_D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_DFFESR C=CLK D=myrisc.cpu.latched_branch_SB_DFFESR_Q_D E=myrisc.cpu.irq_active_SB_DFFESR_Q_E_SB_LUT4_I2_O Q=myrisc.cpu.latched_branch R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.cpu_state[1] I2=myrisc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0] I3=myrisc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I3[2] O=myrisc.cpu.latched_branch_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000011111111
.gate SB_LUT4 I0=myrisc.cpu.instr_retirq I1=myrisc.cpu.latched_branch I2=myrisc.cpu.cpu_state[2] I3=myrisc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[3] O=myrisc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001111100000000
.gate SB_LUT4 I0=myrisc.cpu.instr_jalr I1=myrisc.cpu.latched_store_SB_LUT4_I0_O[1] I2=myrisc.cpu.is_beq_bne_blt_bge_bltu_bgeu I3=myrisc.cpu.cpu_state[3] O=myrisc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100010111111111
.gate SB_CARRY CI=$false CO=myrisc.cpu.latched_compr_SB_CARRY_I1_CO[1] I0=myrisc.cpu.reg_pc[1] I1=myrisc.cpu.latched_compr
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1295.23-1295.55|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.latched_compr_SB_CARRY_I1_CO[9] CO=myrisc.cpu.latched_compr_SB_CARRY_I1_CO[10] I0=myrisc.cpu.reg_pc[10] I1=$false
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1295.23-1295.55|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.latched_compr_SB_CARRY_I1_CO[8] CO=myrisc.cpu.latched_compr_SB_CARRY_I1_CO[9] I0=myrisc.cpu.reg_pc[9] I1=$false
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1295.23-1295.55|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.latched_compr_SB_CARRY_I1_CO[27] CO=myrisc.cpu.latched_compr_SB_CARRY_I1_CO[28] I0=myrisc.cpu.reg_pc[28] I1=$false
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1295.23-1295.55|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.latched_compr_SB_CARRY_I1_CO[26] CO=myrisc.cpu.latched_compr_SB_CARRY_I1_CO[27] I0=myrisc.cpu.reg_pc[27] I1=$false
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1295.23-1295.55|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.latched_compr_SB_CARRY_I1_CO[25] CO=myrisc.cpu.latched_compr_SB_CARRY_I1_CO[26] I0=myrisc.cpu.reg_pc[26] I1=$false
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1295.23-1295.55|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.latched_compr_SB_CARRY_I1_CO[24] CO=myrisc.cpu.latched_compr_SB_CARRY_I1_CO[25] I0=myrisc.cpu.reg_pc[25] I1=$false
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1295.23-1295.55|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.latched_compr_SB_CARRY_I1_CO[23] CO=myrisc.cpu.latched_compr_SB_CARRY_I1_CO[24] I0=myrisc.cpu.reg_pc[24] I1=$false
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1295.23-1295.55|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.latched_compr_SB_CARRY_I1_CO[22] CO=myrisc.cpu.latched_compr_SB_CARRY_I1_CO[23] I0=myrisc.cpu.reg_pc[23] I1=$false
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1295.23-1295.55|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.latched_compr_SB_CARRY_I1_CO[21] CO=myrisc.cpu.latched_compr_SB_CARRY_I1_CO[22] I0=myrisc.cpu.reg_pc[22] I1=$false
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1295.23-1295.55|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.latched_compr_SB_CARRY_I1_CO[20] CO=myrisc.cpu.latched_compr_SB_CARRY_I1_CO[21] I0=myrisc.cpu.reg_pc[21] I1=$false
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1295.23-1295.55|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.latched_compr_SB_CARRY_I1_CO[1] CO=myrisc.cpu.latched_compr_SB_CARRY_I1_CO[2] I0=myrisc.cpu.reg_pc[2] I1=myrisc.cpu.latched_compr_SB_LUT4_I3_O[1]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1295.23-1295.55|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.latched_compr_SB_CARRY_I1_CO[19] CO=myrisc.cpu.latched_compr_SB_CARRY_I1_CO[20] I0=myrisc.cpu.reg_pc[20] I1=$false
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1295.23-1295.55|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.latched_compr_SB_CARRY_I1_CO[7] CO=myrisc.cpu.latched_compr_SB_CARRY_I1_CO[8] I0=myrisc.cpu.reg_pc[8] I1=$false
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1295.23-1295.55|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.latched_compr_SB_CARRY_I1_CO[18] CO=myrisc.cpu.latched_compr_SB_CARRY_I1_CO[19] I0=myrisc.cpu.reg_pc[19] I1=$false
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1295.23-1295.55|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.latched_compr_SB_CARRY_I1_CO[17] CO=myrisc.cpu.latched_compr_SB_CARRY_I1_CO[18] I0=myrisc.cpu.reg_pc[18] I1=$false
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1295.23-1295.55|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.latched_compr_SB_CARRY_I1_CO[16] CO=myrisc.cpu.latched_compr_SB_CARRY_I1_CO[17] I0=myrisc.cpu.reg_pc[17] I1=$false
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1295.23-1295.55|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.latched_compr_SB_CARRY_I1_CO[15] CO=myrisc.cpu.latched_compr_SB_CARRY_I1_CO[16] I0=myrisc.cpu.reg_pc[16] I1=$false
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1295.23-1295.55|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.latched_compr_SB_CARRY_I1_CO[14] CO=myrisc.cpu.latched_compr_SB_CARRY_I1_CO[15] I0=myrisc.cpu.reg_pc[15] I1=$false
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1295.23-1295.55|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.latched_compr_SB_CARRY_I1_CO[13] CO=myrisc.cpu.latched_compr_SB_CARRY_I1_CO[14] I0=myrisc.cpu.reg_pc[14] I1=$false
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1295.23-1295.55|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.latched_compr_SB_CARRY_I1_CO[12] CO=myrisc.cpu.latched_compr_SB_CARRY_I1_CO[13] I0=myrisc.cpu.reg_pc[13] I1=$false
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1295.23-1295.55|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.latched_compr_SB_CARRY_I1_CO[11] CO=myrisc.cpu.latched_compr_SB_CARRY_I1_CO[12] I0=myrisc.cpu.reg_pc[12] I1=$false
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1295.23-1295.55|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.latched_compr_SB_CARRY_I1_CO[10] CO=myrisc.cpu.latched_compr_SB_CARRY_I1_CO[11] I0=myrisc.cpu.reg_pc[11] I1=$false
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1295.23-1295.55|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.latched_compr_SB_CARRY_I1_CO[6] CO=myrisc.cpu.latched_compr_SB_CARRY_I1_CO[7] I0=myrisc.cpu.reg_pc[7] I1=$false
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1295.23-1295.55|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.latched_compr_SB_CARRY_I1_CO[5] CO=myrisc.cpu.latched_compr_SB_CARRY_I1_CO[6] I0=myrisc.cpu.reg_pc[6] I1=$false
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1295.23-1295.55|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.latched_compr_SB_CARRY_I1_CO[4] CO=myrisc.cpu.latched_compr_SB_CARRY_I1_CO[5] I0=myrisc.cpu.reg_pc[5] I1=$false
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1295.23-1295.55|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.latched_compr_SB_CARRY_I1_CO[3] CO=myrisc.cpu.latched_compr_SB_CARRY_I1_CO[4] I0=myrisc.cpu.reg_pc[4] I1=$false
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1295.23-1295.55|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.latched_compr_SB_CARRY_I1_CO[2] CO=myrisc.cpu.latched_compr_SB_CARRY_I1_CO[3] I0=myrisc.cpu.reg_pc[3] I1=$false
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1295.23-1295.55|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.latched_compr_SB_CARRY_I1_CO[29] CO=myrisc.cpu.latched_compr_SB_CARRY_I1_CO[30] I0=myrisc.cpu.reg_pc[30] I1=$false
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1295.23-1295.55|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.latched_compr_SB_CARRY_I1_CO[28] CO=myrisc.cpu.latched_compr_SB_CARRY_I1_CO[29] I0=myrisc.cpu.reg_pc[29] I1=$false
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1295.23-1295.55|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFE C=CLK D=myrisc.cpu.compressed_instr E=myrisc.cpu.latched_compr_SB_DFFE_Q_E Q=myrisc.cpu.latched_compr
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.do_waitirq_SB_LUT4_I1_2_O_SB_LUT4_I3_I2_SB_LUT4_I2_O[0] I3=resetn O=myrisc.cpu.latched_compr_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_pc[1] I2=myrisc.cpu.latched_compr I3=$false O=myrisc.cpu.latched_compr_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1295.23-1295.55|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_pc[10] I2=$false I3=myrisc.cpu.latched_compr_SB_CARRY_I1_CO[9] O=myrisc.cpu.latched_compr_SB_LUT4_I2_O[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1295.23-1295.55|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_pc[9] I2=$false I3=myrisc.cpu.latched_compr_SB_CARRY_I1_CO[8] O=myrisc.cpu.latched_compr_SB_LUT4_I2_O[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1295.23-1295.55|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_pc[29] I2=$false I3=myrisc.cpu.latched_compr_SB_CARRY_I1_CO[28] O=myrisc.cpu.latched_compr_SB_LUT4_I2_O[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1295.23-1295.55|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_pc[28] I2=$false I3=myrisc.cpu.latched_compr_SB_CARRY_I1_CO[27] O=myrisc.cpu.latched_compr_SB_LUT4_I2_O[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1295.23-1295.55|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_pc[27] I2=$false I3=myrisc.cpu.latched_compr_SB_CARRY_I1_CO[26] O=myrisc.cpu.latched_compr_SB_LUT4_I2_O[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1295.23-1295.55|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_pc[26] I2=$false I3=myrisc.cpu.latched_compr_SB_CARRY_I1_CO[25] O=myrisc.cpu.latched_compr_SB_LUT4_I2_O[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1295.23-1295.55|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_pc[25] I2=$false I3=myrisc.cpu.latched_compr_SB_CARRY_I1_CO[24] O=myrisc.cpu.latched_compr_SB_LUT4_I2_O[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1295.23-1295.55|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_pc[23] I2=$false I3=myrisc.cpu.latched_compr_SB_CARRY_I1_CO[22] O=myrisc.cpu.latched_compr_SB_LUT4_I2_O[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1295.23-1295.55|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_pc[22] I2=$false I3=myrisc.cpu.latched_compr_SB_CARRY_I1_CO[21] O=myrisc.cpu.latched_compr_SB_LUT4_I2_O[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1295.23-1295.55|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_pc[21] I2=$false I3=myrisc.cpu.latched_compr_SB_CARRY_I1_CO[20] O=myrisc.cpu.latched_compr_SB_LUT4_I2_O[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1295.23-1295.55|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_pc[2] I2=myrisc.cpu.latched_compr_SB_LUT4_I3_O[1] I3=myrisc.cpu.latched_compr_SB_CARRY_I1_CO[1] O=myrisc.cpu.latched_compr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1295.23-1295.55|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_pc[20] I2=$false I3=myrisc.cpu.latched_compr_SB_CARRY_I1_CO[19] O=myrisc.cpu.latched_compr_SB_LUT4_I2_O[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1295.23-1295.55|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_pc[8] I2=$false I3=myrisc.cpu.latched_compr_SB_CARRY_I1_CO[7] O=myrisc.cpu.latched_compr_SB_LUT4_I2_O[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1295.23-1295.55|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_pc[19] I2=$false I3=myrisc.cpu.latched_compr_SB_CARRY_I1_CO[18] O=myrisc.cpu.latched_compr_SB_LUT4_I2_O[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1295.23-1295.55|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_pc[18] I2=$false I3=myrisc.cpu.latched_compr_SB_CARRY_I1_CO[17] O=myrisc.cpu.latched_compr_SB_LUT4_I2_O[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1295.23-1295.55|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_pc[17] I2=$false I3=myrisc.cpu.latched_compr_SB_CARRY_I1_CO[16] O=myrisc.cpu.latched_compr_SB_LUT4_I2_O[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1295.23-1295.55|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_pc[16] I2=$false I3=myrisc.cpu.latched_compr_SB_CARRY_I1_CO[15] O=myrisc.cpu.latched_compr_SB_LUT4_I2_O[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1295.23-1295.55|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_pc[15] I2=$false I3=myrisc.cpu.latched_compr_SB_CARRY_I1_CO[14] O=myrisc.cpu.latched_compr_SB_LUT4_I2_O[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1295.23-1295.55|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_pc[14] I2=$false I3=myrisc.cpu.latched_compr_SB_CARRY_I1_CO[13] O=myrisc.cpu.latched_compr_SB_LUT4_I2_O[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1295.23-1295.55|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_pc[13] I2=$false I3=myrisc.cpu.latched_compr_SB_CARRY_I1_CO[12] O=myrisc.cpu.latched_compr_SB_LUT4_I2_O[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1295.23-1295.55|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_pc[12] I2=$false I3=myrisc.cpu.latched_compr_SB_CARRY_I1_CO[11] O=myrisc.cpu.latched_compr_SB_LUT4_I2_O[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1295.23-1295.55|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_pc[11] I2=$false I3=myrisc.cpu.latched_compr_SB_CARRY_I1_CO[10] O=myrisc.cpu.latched_compr_SB_LUT4_I2_O[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1295.23-1295.55|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_pc[7] I2=$false I3=myrisc.cpu.latched_compr_SB_CARRY_I1_CO[6] O=myrisc.cpu.latched_compr_SB_LUT4_I2_O[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1295.23-1295.55|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_pc[6] I2=$false I3=myrisc.cpu.latched_compr_SB_CARRY_I1_CO[5] O=myrisc.cpu.latched_compr_SB_LUT4_I2_O[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1295.23-1295.55|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_pc[5] I2=$false I3=myrisc.cpu.latched_compr_SB_CARRY_I1_CO[4] O=myrisc.cpu.latched_compr_SB_LUT4_I2_O[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1295.23-1295.55|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_pc[4] I2=$false I3=myrisc.cpu.latched_compr_SB_CARRY_I1_CO[3] O=myrisc.cpu.latched_compr_SB_LUT4_I2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1295.23-1295.55|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_pc[31] I2=$false I3=myrisc.cpu.latched_compr_SB_CARRY_I1_CO[30] O=myrisc.cpu.latched_compr_SB_LUT4_I2_O[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1295.23-1295.55|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_pc[3] I2=$false I3=myrisc.cpu.latched_compr_SB_CARRY_I1_CO[2] O=myrisc.cpu.latched_compr_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1295.23-1295.55|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_pc[30] I2=$false I3=myrisc.cpu.latched_compr_SB_CARRY_I1_CO[29] O=myrisc.cpu.latched_compr_SB_LUT4_I2_O[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1295.23-1295.55|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.latched_compr O=myrisc.cpu.latched_compr_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_DFFESR C=CLK D=myrisc.cpu.latched_is_lb_SB_DFFESR_Q_D[0] E=myrisc.cpu.latched_is_lb_SB_DFFESR_Q_E Q=myrisc.cpu.latched_is_lb R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_2_O[0] I3=myrisc.cpu.cpu_state[5] O=myrisc.cpu.latched_is_lb_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=myrisc.cpu.latched_is_lb I1=myrisc.cpu.latched_is_lh I2=myrisc.cpu.mem_wordsize[1] I3=myrisc.cpu.mem_wordsize[2] O=myrisc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.latched_is_lb_SB_LUT4_I3_I2[0] I3=myrisc.cpu.latched_is_lb O=myrisc.cpu.latched_is_lb_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2[0] I3=myrisc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2[1] O=myrisc.cpu.latched_is_lb_SB_LUT4_I3_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O[0] I1=myrisc.cpu.mem_rdata[23] I2=myrisc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[2] I3=myrisc.cpu.mem_wordsize[1] O=myrisc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=myrisc.cpu.reg_op1[1] I1=myrisc.cpu.reg_op1[0] I2=myrisc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I3[2] I3=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[1] O=myrisc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000100000000
.gate SB_LUT4 I0=myrisc.cpu.mem_rdata[31] I1=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2[1] I2=myrisc.cpu.reg_op1[1] I3=myrisc.cpu.reg_op1[0] O=myrisc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101110011111111
.gate SB_LUT4 I0=myrisc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[0] I1=myrisc.cpu.mem_rdata[28] I2=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1] I3=myrisc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I3[2] O=myrisc.cpu.latched_is_lb_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.reg_op1[1] I3=myrisc.cpu.mem_wordsize[2] O=myrisc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.mem_wordsize[1] I2=myrisc.cpu.reg_op1[1] I3=myrisc.cpu.mem_wordsize[2] O=myrisc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111100110011
.gate SB_DFFESR C=CLK D=myrisc.cpu.latched_is_lh_SB_DFFESR_Q_D[0] E=myrisc.cpu.latched_is_lb_SB_DFFESR_Q_E Q=myrisc.cpu.latched_is_lh R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.latched_is_lh I2=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2[1] I3=myrisc.cpu.latched_is_lb_SB_LUT4_I3_O[2] O=myrisc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000011110011
.gate SB_LUT4 I0=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2[1] I1=myrisc.cpu.latched_is_lb_SB_LUT4_I3_O[1] I2=myrisc.cpu.latched_is_lb_SB_LUT4_I3_O[2] I3=myrisc.cpu.cpu_state[5] O=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000100000000
.gate SB_LUT4 I0=myrisc.cpu.cpu_state[3] I1=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[15] I2=myrisc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I3[2] I3=myrisc.cpu.irq_pending[15] O=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I1[0] I2=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I1[1] I3=myrisc.cpu.cpu_state[2] O=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111001100000000
.gate SB_LUT4 I0=myrisc.cpu.instr_getq_SB_LUT4_I3_O[3] I1=myrisc.cpu.cpuregs_rs1[15] I2=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2] I3=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3] O=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=myrisc.cpu.pcpi_mul.pcpi_rd[15] I1=myrisc.cpu.pcpi_div.pcpi_rd[15] I2=myrisc.cpu.pcpi_div.pcpi_wr I3=myrisc.cpu.pcpi_mul.pcpi_wr_SB_LUT4_I1_O[1] O=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=myrisc.cpu.instr_maskirq I1=myrisc.cpu.irq_mask[15] I2=myrisc.cpu.instr_timer I3=myrisc.cpu.timer[15] O=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=myrisc.cpu.count_cycle[15] I1=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1] I2=myrisc.cpu.instr_getq_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1] I3=myrisc.cpu.instr_rdcycle O=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011001100000011
.gate SB_LUT4 I0=$false I1=myrisc.cpu.count_instr[15] I2=myrisc.cpu.instr_rdinstr I3=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2] O=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111100000000
.gate SB_LUT4 I0=myrisc.cpu.count_cycle[47] I1=myrisc.cpu.instr_rdcycleh I2=myrisc.cpu.instr_rdinstrh I3=myrisc.cpu.count_instr[47] O=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_pc[9] I2=myrisc.cpu.decoded_imm[9] I3=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[9] O=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1784.16-1784.36|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_pc[8] I2=myrisc.cpu.decoded_imm[8] I3=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[8] O=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1784.16-1784.36|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_pc[29] I2=myrisc.cpu.decoded_imm[29] I3=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[29] O=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1784.16-1784.36|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_pc[28] I2=myrisc.cpu.decoded_imm[28] I3=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[28] O=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1784.16-1784.36|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_pc[27] I2=myrisc.cpu.decoded_imm[27] I3=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[27] O=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1784.16-1784.36|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_pc[26] I2=myrisc.cpu.decoded_imm[26] I3=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[26] O=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1784.16-1784.36|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_pc[25] I2=myrisc.cpu.decoded_imm[25] I3=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[25] O=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1784.16-1784.36|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_pc[24] I2=myrisc.cpu.decoded_imm[24] I3=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[24] O=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1784.16-1784.36|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_pc[23] I2=myrisc.cpu.decoded_imm[23] I3=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[23] O=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1784.16-1784.36|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_pc[22] I2=myrisc.cpu.decoded_imm[22] I3=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[22] O=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1784.16-1784.36|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_pc[21] I2=myrisc.cpu.decoded_imm[21] I3=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[21] O=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1784.16-1784.36|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_pc[20] I2=myrisc.cpu.decoded_imm[20] I3=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[20] O=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1784.16-1784.36|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_pc[7] I2=myrisc.cpu.decoded_imm[7] I3=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[7] O=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1784.16-1784.36|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_pc[1] I2=myrisc.cpu.decoded_imm[1] I3=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[1] O=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1784.16-1784.36|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_pc[19] I2=myrisc.cpu.decoded_imm[19] I3=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[19] O=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1784.16-1784.36|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_pc[18] I2=myrisc.cpu.decoded_imm[18] I3=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[18] O=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1784.16-1784.36|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_pc[17] I2=myrisc.cpu.decoded_imm[17] I3=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[17] O=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1784.16-1784.36|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_pc[16] I2=myrisc.cpu.decoded_imm[16] I3=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[16] O=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1784.16-1784.36|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_pc[15] I2=myrisc.cpu.decoded_imm[15] I3=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[15] O=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1784.16-1784.36|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_pc[14] I2=myrisc.cpu.decoded_imm[14] I3=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[14] O=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1784.16-1784.36|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_pc[13] I2=myrisc.cpu.decoded_imm[13] I3=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[13] O=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1784.16-1784.36|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_pc[12] I2=myrisc.cpu.decoded_imm[12] I3=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[12] O=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1784.16-1784.36|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_pc[11] I2=myrisc.cpu.decoded_imm[11] I3=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[11] O=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1784.16-1784.36|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_pc[6] I2=myrisc.cpu.decoded_imm[6] I3=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[6] O=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1784.16-1784.36|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_pc[10] I2=myrisc.cpu.decoded_imm[10] I3=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[10] O=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1784.16-1784.36|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_pc[0] I2=myrisc.cpu.decoded_imm[0] I3=$false O=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1784.16-1784.36|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_pc[5] I2=myrisc.cpu.decoded_imm[5] I3=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[5] O=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1784.16-1784.36|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_pc[4] I2=myrisc.cpu.decoded_imm[4] I3=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[4] O=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1784.16-1784.36|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_pc[3] I2=myrisc.cpu.decoded_imm[3] I3=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[3] O=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1784.16-1784.36|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_pc[31] I2=myrisc.cpu.decoded_imm[31] I3=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[31] O=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1784.16-1784.36|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_pc[30] I2=myrisc.cpu.decoded_imm[30] I3=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[30] O=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1784.16-1784.36|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_pc[2] I2=myrisc.cpu.decoded_imm[2] I3=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[2] O=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1784.16-1784.36|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[9] CO=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[10] I0=myrisc.cpu.reg_pc[9] I1=myrisc.cpu.decoded_imm[9]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1784.16-1784.36|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[8] CO=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[9] I0=myrisc.cpu.reg_pc[8] I1=myrisc.cpu.decoded_imm[8]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1784.16-1784.36|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[28] CO=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[29] I0=myrisc.cpu.reg_pc[28] I1=myrisc.cpu.decoded_imm[28]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1784.16-1784.36|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[27] CO=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[28] I0=myrisc.cpu.reg_pc[27] I1=myrisc.cpu.decoded_imm[27]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1784.16-1784.36|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[26] CO=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[27] I0=myrisc.cpu.reg_pc[26] I1=myrisc.cpu.decoded_imm[26]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1784.16-1784.36|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[25] CO=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[26] I0=myrisc.cpu.reg_pc[25] I1=myrisc.cpu.decoded_imm[25]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1784.16-1784.36|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[24] CO=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[25] I0=myrisc.cpu.reg_pc[24] I1=myrisc.cpu.decoded_imm[24]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1784.16-1784.36|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[23] CO=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[24] I0=myrisc.cpu.reg_pc[23] I1=myrisc.cpu.decoded_imm[23]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1784.16-1784.36|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[22] CO=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[23] I0=myrisc.cpu.reg_pc[22] I1=myrisc.cpu.decoded_imm[22]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1784.16-1784.36|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[21] CO=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[22] I0=myrisc.cpu.reg_pc[21] I1=myrisc.cpu.decoded_imm[21]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1784.16-1784.36|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[20] CO=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[21] I0=myrisc.cpu.reg_pc[20] I1=myrisc.cpu.decoded_imm[20]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1784.16-1784.36|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[1] CO=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[2] I0=myrisc.cpu.reg_pc[1] I1=myrisc.cpu.decoded_imm[1]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1784.16-1784.36|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[7] CO=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[8] I0=myrisc.cpu.reg_pc[7] I1=myrisc.cpu.decoded_imm[7]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1784.16-1784.36|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[19] CO=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[20] I0=myrisc.cpu.reg_pc[19] I1=myrisc.cpu.decoded_imm[19]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1784.16-1784.36|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[18] CO=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[19] I0=myrisc.cpu.reg_pc[18] I1=myrisc.cpu.decoded_imm[18]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1784.16-1784.36|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[17] CO=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[18] I0=myrisc.cpu.reg_pc[17] I1=myrisc.cpu.decoded_imm[17]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1784.16-1784.36|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[16] CO=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[17] I0=myrisc.cpu.reg_pc[16] I1=myrisc.cpu.decoded_imm[16]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1784.16-1784.36|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[15] CO=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[16] I0=myrisc.cpu.reg_pc[15] I1=myrisc.cpu.decoded_imm[15]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1784.16-1784.36|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[14] CO=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[15] I0=myrisc.cpu.reg_pc[14] I1=myrisc.cpu.decoded_imm[14]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1784.16-1784.36|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[13] CO=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[14] I0=myrisc.cpu.reg_pc[13] I1=myrisc.cpu.decoded_imm[13]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1784.16-1784.36|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[12] CO=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[13] I0=myrisc.cpu.reg_pc[12] I1=myrisc.cpu.decoded_imm[12]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1784.16-1784.36|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[11] CO=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[12] I0=myrisc.cpu.reg_pc[11] I1=myrisc.cpu.decoded_imm[11]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1784.16-1784.36|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[10] CO=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[11] I0=myrisc.cpu.reg_pc[10] I1=myrisc.cpu.decoded_imm[10]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1784.16-1784.36|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[6] CO=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[7] I0=myrisc.cpu.reg_pc[6] I1=myrisc.cpu.decoded_imm[6]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1784.16-1784.36|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=$false CO=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[1] I0=myrisc.cpu.reg_pc[0] I1=myrisc.cpu.decoded_imm[0]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1784.16-1784.36|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[5] CO=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[6] I0=myrisc.cpu.reg_pc[5] I1=myrisc.cpu.decoded_imm[5]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1784.16-1784.36|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[4] CO=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[5] I0=myrisc.cpu.reg_pc[4] I1=myrisc.cpu.decoded_imm[4]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1784.16-1784.36|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[3] CO=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[4] I0=myrisc.cpu.reg_pc[3] I1=myrisc.cpu.decoded_imm[3]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1784.16-1784.36|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[30] CO=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[31] I0=myrisc.cpu.reg_pc[30] I1=myrisc.cpu.decoded_imm[30]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1784.16-1784.36|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[2] CO=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[3] I0=myrisc.cpu.reg_pc[2] I1=myrisc.cpu.decoded_imm[2]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1784.16-1784.36|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[29] CO=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[30] I0=myrisc.cpu.reg_pc[29] I1=myrisc.cpu.decoded_imm[29]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1784.16-1784.36|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=myrisc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[0] I1=myrisc.cpu.mem_rdata[31] I2=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2[1] I3=myrisc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I3[2] O=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=myrisc.cpu.mem_rdata_q[15] I1=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2[1] I2=myrisc.cpu.mem_xfer I3=myrisc.cpu.mem_la_secondword O=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011101000000000
.gate SB_LUT4 I0=myrisc.cpu.mem_rdata_q[15] I1=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2[1] I2=myrisc.cpu.prefetched_high_word_SB_LUT4_I3_O[2] I3=myrisc.cpu.mem_xfer O=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I1_1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000001100001010
.gate SB_LUT4 I0=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I1_1_O[0] I1=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I1_1_O[1] I2=myrisc.cpu.mem_16bit_buffer[15] I3=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O[3] O=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I0_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001000100001111
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I0_O[0] I3=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[2] O=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.mem_rdata_latched[0] I3=myrisc.cpu.mem_rdata_latched[1] O=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.mem_rdata_latched[12] I2=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[1] I3=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[2] O=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=myrisc.cpu.mem_rdata_latched[12] I1=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[1] I2=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[2] I3=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[3] O=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I0_O_SB_LUT4_I2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=myrisc.cpu.mem_rdata_latched[12] I1=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[2] I2=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[1] I3=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I0_O[0] O=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I0_O_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.mem_rdata_latched[5] I2=myrisc.cpu.mem_rdata_latched[6] I3=myrisc.cpu.mem_rdata_latched[4] O=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.mem_rdata_latched[2] I3=myrisc.cpu.mem_rdata_latched[3] O=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I0_O_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=myrisc.cpu.mem_rdata_q[31] I1=myrisc.cpu.mem_rdata[31] I2=myrisc.cpu.mem_xfer I3=myrisc.cpu.prefetched_high_word_SB_LUT4_I3_O[2] O=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I1_1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=myrisc.cpu.mem_rdata_q[30] I1=myrisc.cpu.mem_rdata[30] I2=myrisc.cpu.mem_la_secondword I3=myrisc.cpu.mem_xfer O=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=myrisc.cpu.mem_rdata_q[31] I1=myrisc.cpu.mem_rdata[31] I2=myrisc.cpu.mem_la_secondword I3=myrisc.cpu.mem_xfer O=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=myrisc.rom_ready I1=myrisc.pico_rom.rdata[15] I2=myrisc.memory.rdata[15] I3=myrisc.ram_ready O=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000111101110111
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.latched_is_lh I3=myrisc.cpu.latched_is_lb O=myrisc.cpu.latched_is_lb_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_DFFESR C=CLK D=myrisc.cpu.instr_setq_SB_LUT4_I1_O_SB_LUT4_I3_O[5] E=myrisc.cpu.irq_active_SB_DFFESR_Q_E_SB_LUT4_I2_O Q=myrisc.cpu.latched_rd[5] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.instr_setq_SB_LUT4_I1_O_SB_LUT4_I3_O[4] E=myrisc.cpu.irq_active_SB_DFFESR_Q_E_SB_LUT4_I2_O Q=myrisc.cpu.latched_rd[4] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.instr_setq_SB_LUT4_I1_O_SB_LUT4_I3_O[3] E=myrisc.cpu.irq_active_SB_DFFESR_Q_E_SB_LUT4_I2_O Q=myrisc.cpu.latched_rd[3] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.instr_setq_SB_LUT4_I1_O_SB_LUT4_I3_O[2] E=myrisc.cpu.irq_active_SB_DFFESR_Q_E_SB_LUT4_I2_O Q=myrisc.cpu.latched_rd[2] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.instr_setq_SB_LUT4_I1_O_SB_LUT4_I3_O[0] E=myrisc.cpu.irq_active_SB_DFFESR_Q_E_SB_LUT4_I2_O Q=myrisc.cpu.latched_rd[0] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESS C=CLK D=myrisc.cpu.instr_setq_SB_LUT4_I1_O_SB_LUT4_I3_O[1] E=myrisc.cpu.irq_active_SB_DFFESR_Q_E_SB_LUT4_I2_O Q=myrisc.cpu.latched_rd[1] S=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.latched_stalu_SB_DFFESR_Q_D[0] E=myrisc.cpu.latched_stalu_SB_DFFESR_Q_E Q=myrisc.cpu.latched_stalu R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.latched_stalu I2=myrisc.cpu.is_beq_bne_blt_bge_bltu_bgeu I3=myrisc.cpu.cpu_state[3] O=myrisc.cpu.latched_stalu_SB_DFFESR_Q_D[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111100000000
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_2_O[0] I3=myrisc.cpu.cpu_state[3] O=myrisc.cpu.latched_stalu_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_DFFESS C=CLK D=myrisc.cpu.latched_store_SB_DFFESS_Q_D E=myrisc.cpu.latched_store_SB_DFFESS_Q_E Q=myrisc.cpu.latched_store S=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.cpu_state[1] I2=myrisc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2[2] I3=myrisc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I3[2] O=myrisc.cpu.latched_store_SB_DFFESS_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000011111111
.gate SB_LUT4 I0=$false I1=myrisc.cpu.decoder_trigger I2=myrisc.cpu.do_waitirq_SB_LUT4_I1_2_O_SB_LUT4_I2_O[0] I3=myrisc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2[2] O=myrisc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=$false I1=myrisc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1] I2=myrisc.cpu.do_waitirq_SB_LUT4_I1_2_O_SB_LUT4_I2_O[0] I3=myrisc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2[2] O=myrisc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=myrisc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0] I1=myrisc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2[11] I2=myrisc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2] I3=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[10] O=myrisc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=myrisc.cpu.do_waitirq_SB_LUT4_I1_2_O_SB_LUT4_I2_O[0] I2=myrisc.cpu.decoder_trigger I3=myrisc.cpu.instr_jal O=myrisc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.do_waitirq_SB_LUT4_I1_2_O_SB_LUT4_I3_O[0] I3=myrisc.cpu.do_waitirq_SB_LUT4_I1_2_O_SB_LUT4_I3_O[1] O=myrisc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=myrisc.cpu.is_beq_bne_blt_bge_bltu_bgeu I1=myrisc.cpu.latched_store_SB_LUT4_I0_O[1] I2=myrisc.cpu.cpu_state[3] I3=myrisc.cpu.latched_store_SB_LUT4_I0_O[3] O=myrisc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_2_O[0] I3=myrisc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I3[2] O=myrisc.cpu.latched_store_SB_DFFESS_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000011111111
.gate SB_LUT4 I0=myrisc.cpu.latched_store I1=myrisc.cpu.latched_store_SB_LUT4_I0_I1[1] I2=myrisc.cpu.cpu_state[2] I3=myrisc.cpu.cpu_state[5] O=myrisc.cpu.latched_store_SB_LUT4_I0_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000001001111
.gate SB_LUT4 I0=myrisc.cpu.latched_store_SB_LUT4_I0_I1[1] I1=myrisc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[1] I2=myrisc.cpu.latched_store_SB_LUT4_I0_I1_SB_LUT4_I0_I2[2] I3=myrisc.cpu.cpu_state[2] O=myrisc.cpu.latched_store_SB_LUT4_I0_I1_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001111100000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0] I2=myrisc.cpu.pcpi_mul.pcpi_wr_SB_LUT4_I1_O[0] I3=myrisc.cpu.latched_store_SB_LUT4_I0_I1_SB_LUT4_I0_I2_SB_LUT4_O_I3[2] O=myrisc.cpu.latched_store_SB_LUT4_I0_I1_SB_LUT4_I0_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111100000000
.gate SB_LUT4 I0=myrisc.cpu.latched_store_SB_LUT4_I0_I1_SB_LUT4_I0_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[0] I1=myrisc.cpu.latched_store_SB_LUT4_I0_I1_SB_LUT4_I0_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[1] I2=myrisc.cpu.pcpi_mul.pcpi_wr_SB_LUT4_I1_O[1] I3=myrisc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0] O=myrisc.cpu.latched_store_SB_LUT4_I0_I1_SB_LUT4_I0_I2_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=myrisc.cpu.pcpi_timeout_SB_LUT4_I2_O[2] I1=myrisc.cpu.irq_active I2=myrisc.cpu.irq_mask[1] I3=myrisc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I0_O[2] O=myrisc.cpu.latched_store_SB_LUT4_I0_I1_SB_LUT4_I0_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=myrisc.cpu.latched_store_SB_LUT4_I0_I1_SB_LUT4_I0_O[0] I1=myrisc.cpu.latched_store_SB_LUT4_I0_I1_SB_LUT4_I0_O[1] I2=myrisc.cpu.latched_store_SB_LUT4_I0_I1_SB_LUT4_I0_O[2] I3=myrisc.cpu.latched_store_SB_LUT4_I0_I1_SB_LUT4_I0_O[3] O=myrisc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=myrisc.cpu.is_beq_bne_blt_bge_bltu_bgeu I1=myrisc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O[1] I2=myrisc.cpu.cpu_state[3] I3=resetn O=myrisc.cpu.latched_store_SB_LUT4_I0_I1_SB_LUT4_I0_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011111100000000
.gate SB_LUT4 I0=myrisc.cpu.pcpi_mul.pcpi_wr I1=myrisc.cpu.pcpi_div.pcpi_wr I2=myrisc.cpu.pcpi_valid_SB_DFFESR_Q_E_SB_LUT4_O_I2[2] I3=myrisc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O[1] O=myrisc.cpu.latched_store_SB_LUT4_I0_I1_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110000000000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.latched_store_SB_LUT4_I0_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I1[0] I2=myrisc.cpu.irq_pending_SB_DFFESR_Q_24_E_SB_LUT4_O_I2_SB_LUT4_I3_O[3] I3=myrisc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0] O=myrisc.cpu.latched_store_SB_LUT4_I0_I1_SB_LUT4_I0_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.decoder_trigger I2=myrisc.cpu.irq_delay_SB_LUT4_I1_O[1] I3=myrisc.cpu.cpu_state[1] O=myrisc.cpu.latched_store_SB_LUT4_I0_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.pcpi_mul.pcpi_wr_SB_LUT4_I1_O[0] I3=myrisc.cpu.pcpi_mul.pcpi_wr_SB_LUT4_I1_O[1] O=myrisc.cpu.latched_store_SB_LUT4_I0_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.latched_store_SB_LUT4_I0_O[1] I3=myrisc.cpu.is_beq_bne_blt_bge_bltu_bgeu O=myrisc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.latched_branch I3=myrisc.cpu.latched_store O=myrisc.cpu.latched_store_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.latched_branch I3=myrisc.cpu.latched_store O=myrisc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.mem_do_rinst I2=myrisc.cpu.mem_do_prefetch I3=myrisc.cpu.mem_la_secondword O=myrisc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000011111100
.gate SB_DFFE C=CLK D=myrisc.cpu.mem_rdata[31] E=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I1_O Q=myrisc.cpu.mem_16bit_buffer[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:548.2-624.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.mem_rdata[30] E=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I1_O Q=myrisc.cpu.mem_16bit_buffer[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:548.2-624.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.mem_rdata[21] E=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I1_O Q=myrisc.cpu.mem_16bit_buffer[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:548.2-624.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.mem_rdata[20] E=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I1_O Q=myrisc.cpu.mem_16bit_buffer[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:548.2-624.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.mem_rdata[19] E=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I1_O Q=myrisc.cpu.mem_16bit_buffer[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:548.2-624.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.mem_rdata[18] E=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I1_O Q=myrisc.cpu.mem_16bit_buffer[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:548.2-624.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.mem_rdata[17] E=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I1_O Q=myrisc.cpu.mem_16bit_buffer[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:548.2-624.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.mem_rdata[16] E=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I1_O Q=myrisc.cpu.mem_16bit_buffer[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:548.2-624.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.mem_rdata[29] E=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I1_O Q=myrisc.cpu.mem_16bit_buffer[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:548.2-624.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.mem_rdata[28] E=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I1_O Q=myrisc.cpu.mem_16bit_buffer[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:548.2-624.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.mem_rdata[27] E=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I1_O Q=myrisc.cpu.mem_16bit_buffer[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:548.2-624.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.mem_rdata[26] E=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I1_O Q=myrisc.cpu.mem_16bit_buffer[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:548.2-624.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.mem_rdata[25] E=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I1_O Q=myrisc.cpu.mem_16bit_buffer[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:548.2-624.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.mem_rdata[24] E=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I1_O Q=myrisc.cpu.mem_16bit_buffer[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:548.2-624.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.mem_rdata[23] E=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I1_O Q=myrisc.cpu.mem_16bit_buffer[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:548.2-624.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.mem_rdata[22] E=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I1_O Q=myrisc.cpu.mem_16bit_buffer[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:548.2-624.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.mem_la_addr[31] E=myrisc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O Q=myrisc.cpu.mem_addr[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:548.2-624.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.mem_la_addr[30] E=myrisc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O Q=myrisc.cpu.mem_addr[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:548.2-624.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.mem_la_addr[21] E=myrisc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O Q=myrisc.cpu.mem_addr[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:548.2-624.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.mem_la_addr[20] E=myrisc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O Q=myrisc.cpu.mem_addr[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:548.2-624.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.mem_la_addr[19] E=myrisc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O Q=myrisc.cpu.mem_addr[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:548.2-624.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.mem_la_addr[18] E=myrisc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O Q=myrisc.cpu.mem_addr[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:548.2-624.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.mem_la_addr[17] E=myrisc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O Q=myrisc.cpu.mem_addr[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:548.2-624.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.mem_la_addr[16] E=myrisc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O Q=myrisc.cpu.mem_addr[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:548.2-624.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.mem_la_addr[15] E=myrisc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O Q=myrisc.cpu.mem_addr[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:548.2-624.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.mem_la_addr[14] E=myrisc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O Q=myrisc.cpu.mem_addr[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:548.2-624.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.mem_la_addr[13] E=myrisc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O Q=myrisc.cpu.mem_addr[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:548.2-624.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.mem_la_addr[12] E=myrisc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O Q=myrisc.cpu.mem_addr[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:548.2-624.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.mem_la_addr[29] E=myrisc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O Q=myrisc.cpu.mem_addr[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:548.2-624.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.mem_la_addr[11] E=myrisc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O Q=myrisc.cpu.mem_addr[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:548.2-624.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.mem_la_addr[10] E=myrisc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O Q=myrisc.cpu.mem_addr[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:548.2-624.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.mem_la_addr[9] E=myrisc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O Q=myrisc.cpu.mem_addr[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:548.2-624.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.mem_la_addr[8] E=myrisc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O Q=myrisc.cpu.mem_addr[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:548.2-624.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.mem_la_addr[7] E=myrisc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O Q=myrisc.cpu.mem_addr[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:548.2-624.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.mem_la_addr[6] E=myrisc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O Q=myrisc.cpu.mem_addr[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:548.2-624.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.mem_la_addr[5] E=myrisc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O Q=myrisc.cpu.mem_addr[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:548.2-624.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.mem_la_addr[4] E=myrisc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O Q=myrisc.cpu.mem_addr[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:548.2-624.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.mem_la_addr[3] E=myrisc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O Q=myrisc.cpu.mem_addr[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:548.2-624.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.mem_la_addr[2] E=myrisc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O Q=myrisc.cpu.mem_addr[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:548.2-624.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.mem_la_addr[28] E=myrisc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O Q=myrisc.cpu.mem_addr[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:548.2-624.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=$false E=myrisc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O Q=myrisc.cpu.mem_addr[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:548.2-624.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=$false E=myrisc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O Q=myrisc.cpu.mem_addr[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:548.2-624.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.mem_la_addr[27] E=myrisc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O Q=myrisc.cpu.mem_addr[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:548.2-624.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.mem_la_addr[26] E=myrisc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O Q=myrisc.cpu.mem_addr[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:548.2-624.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.mem_la_addr[25] E=myrisc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O Q=myrisc.cpu.mem_addr[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:548.2-624.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.mem_la_addr[24] E=myrisc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O Q=myrisc.cpu.mem_addr[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:548.2-624.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.mem_la_addr[23] E=myrisc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O Q=myrisc.cpu.mem_addr[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:548.2-624.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.mem_la_addr[22] E=myrisc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O Q=myrisc.cpu.mem_addr[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:548.2-624.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.mem_do_prefetch_SB_DFFESR_Q_D E=myrisc.cpu.mem_do_prefetch_SB_DFFESR_Q_E Q=myrisc.cpu.mem_do_prefetch R=myrisc.cpu.mem_do_rdata_SB_DFFESR_Q_D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.instr_retirq I3=myrisc.cpu.instr_jalr O=myrisc.cpu.mem_do_prefetch_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.mem_do_rdata_SB_DFFESR_Q_D[1] I3=myrisc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[1] O=myrisc.cpu.mem_do_prefetch_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_DFFESR C=CLK D=myrisc.cpu.mem_do_rdata_SB_DFFESR_Q_D[0] E=myrisc.cpu.mem_do_rdata_SB_DFFESR_Q_E Q=myrisc.cpu.mem_do_rdata R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O[2] I3=myrisc.cpu.cpu_state[5] O=myrisc.cpu.mem_do_rdata_SB_DFFESR_Q_D[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_I2[0] I3=resetn O=myrisc.cpu.mem_do_rdata_SB_DFFESR_Q_D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000011111111
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.mem_do_rdata_SB_DFFESR_Q_D[0] I3=myrisc.cpu.mem_do_rdata_SB_DFFESR_Q_D[1] O=myrisc.cpu.mem_do_rdata_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_DFFESS C=CLK D=myrisc.cpu.mem_do_rinst_SB_DFFESS_Q_D E=myrisc.cpu.mem_do_rinst_SB_DFFESS_Q_E Q=myrisc.cpu.mem_do_rinst S=myrisc.cpu.mem_do_rinst_SB_DFFESS_Q_S[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=myrisc.cpu.do_waitirq_SB_LUT4_I1_2_O_SB_LUT4_I3_I2_SB_LUT4_I2_O[0] I1=myrisc.cpu.mem_do_rinst_SB_DFFESS_Q_D_SB_LUT4_O_I1[1] I2=myrisc.cpu.mem_do_rinst_SB_DFFESS_Q_D_SB_LUT4_O_I1[2] I3=myrisc.cpu.mem_do_rdata_SB_DFFESR_Q_D[1] O=myrisc.cpu.mem_do_rinst_SB_DFFESS_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000010001111
.gate SB_LUT4 I0=myrisc.cpu.do_waitirq_SB_LUT4_I1_1_O[0] I1=myrisc.cpu.do_waitirq_SB_LUT4_I1_1_O[1] I2=myrisc.cpu.cpu_state[2] I3=myrisc.cpu.do_waitirq_SB_LUT4_I1_1_O[3] O=myrisc.cpu.mem_do_rinst_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000010001111
.gate SB_LUT4 I0=$false I1=myrisc.cpu.mem_do_rdata_SB_DFFESR_Q_D[1] I2=myrisc.cpu.mem_do_rinst_SB_DFFESS_Q_S[1] I3=myrisc.cpu.irq_active_SB_DFFESR_Q_E[0] O=myrisc.cpu.mem_do_rinst_SB_DFFESS_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111111100
.gate SB_LUT4 I0=myrisc.cpu.cpu_state[1] I1=myrisc.cpu.cpu_state[0] I2=myrisc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I2[2] I3=myrisc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I2[3] O=myrisc.cpu.mem_do_rinst_SB_DFFESS_Q_S[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I2[3] I3=resetn O=myrisc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.cpu_state[2] I2=resetn I3=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_2_O[2] O=myrisc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000000000000
.gate SB_DFFESR C=CLK D=myrisc.cpu.mem_do_wdata_SB_DFFESR_Q_D[0] E=myrisc.cpu.mem_do_wdata_SB_DFFESR_Q_E Q=myrisc.cpu.mem_do_wdata R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=myrisc.cpu.cpu_state[1] I1=myrisc.cpu.cpu_state[0] I2=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O[0] I3=myrisc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I3[2] O=myrisc.cpu.mem_do_wdata_SB_DFFESR_Q_D[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.cpu_state[5] I2=myrisc.cpu.cpu_state[2] I3=myrisc.cpu.cpu_state[3] O=myrisc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.mem_do_wdata_SB_DFFESR_Q_D[0] I3=myrisc.cpu.mem_do_rdata_SB_DFFESR_Q_D[1] O=myrisc.cpu.mem_do_wdata_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=myrisc.cpu.mem_do_rinst I1=myrisc.cpu.mem_do_wdata I2=myrisc.cpu.mem_do_rdata I3=myrisc.cpu.mem_do_wdata_SB_LUT4_I1_I3[3] O=myrisc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000011111110
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.mem_state[0] I3=myrisc.cpu.mem_state[1] O=myrisc.cpu.mem_do_wdata_SB_LUT4_I1_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=myrisc.cpu.mem_valid_SB_LUT4_I3_O[0] I2=myrisc.cpu.mem_do_wdata I3=myrisc.cpu.mem_do_wdata_SB_LUT4_I1_I3[3] O=myrisc.cpu.last_mem_valid_SB_DFFSR_Q_D[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001111111111
.gate SB_LUT4 I0=$false I1=myrisc.cpu.mem_do_wdata_SB_LUT4_I1_I3[3] I2=resetn I3=myrisc.cpu.mem_do_wdata O=myrisc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.mem_do_prefetch I2=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_I2[0] I3=myrisc.cpu.mem_do_wdata O=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000011110011
.gate SB_LUT4 I0=$false I1=myrisc.cpu.mem_do_rinst I2=myrisc.cpu.mem_do_prefetch I3=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_I2[0] O=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_I2_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000000000
.gate SB_LUT4 I0=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O[0] I1=myrisc.cpu.cpu_state[4] I2=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O[2] I3=myrisc.cpu.cpu_state[5] O=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O[0] I1=myrisc.cpu.cpu_state[4] I2=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O[2] I3=myrisc.cpu.cpu_state[5] O=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=myrisc.cpu.is_lui_auipc_jal_SB_LUT4_I3_O[0] I1=myrisc.cpu.cpu_state[2] I2=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O[2] I3=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3[31] O=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=myrisc.cpu.is_lui_auipc_jal_SB_LUT4_I3_1_O[0] I1=myrisc.cpu.cpu_state[2] I2=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O[2] I3=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3[30] O=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O_SB_LUT4_I2_1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=myrisc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O[0] I1=myrisc.cpu.cpu_state[2] I2=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O[2] I3=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3[21] O=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O_SB_LUT4_I2_10_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=myrisc.cpu.is_lui_auipc_jal_SB_LUT4_I3_11_O[0] I1=myrisc.cpu.cpu_state[2] I2=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O[2] I3=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3[20] O=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O_SB_LUT4_I2_11_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=myrisc.cpu.is_lui_auipc_jal_SB_LUT4_I3_12_O[0] I1=myrisc.cpu.cpu_state[2] I2=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O[2] I3=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3[19] O=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O_SB_LUT4_I2_12_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=myrisc.cpu.is_lui_auipc_jal_SB_LUT4_I3_13_O[0] I1=myrisc.cpu.cpu_state[2] I2=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O[2] I3=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3[18] O=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O_SB_LUT4_I2_13_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=myrisc.cpu.is_lui_auipc_jal_SB_LUT4_I3_14_O[0] I1=myrisc.cpu.cpu_state[2] I2=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O[2] I3=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3[17] O=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O_SB_LUT4_I2_14_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=myrisc.cpu.is_lui_auipc_jal_SB_LUT4_I3_15_O[0] I1=myrisc.cpu.cpu_state[2] I2=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O[2] I3=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3[16] O=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O_SB_LUT4_I2_15_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=myrisc.cpu.is_lui_auipc_jal_SB_LUT4_I3_16_O[0] I1=myrisc.cpu.cpu_state[2] I2=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O[2] I3=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3[15] O=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O_SB_LUT4_I2_16_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=myrisc.cpu.is_lui_auipc_jal_SB_LUT4_I3_17_O[0] I1=myrisc.cpu.cpu_state[2] I2=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O[2] I3=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3[14] O=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O_SB_LUT4_I2_17_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=myrisc.cpu.is_lui_auipc_jal_SB_LUT4_I3_18_O[0] I1=myrisc.cpu.cpu_state[2] I2=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O[2] I3=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3[13] O=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O_SB_LUT4_I2_18_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=myrisc.cpu.is_lui_auipc_jal_SB_LUT4_I3_19_O[0] I1=myrisc.cpu.cpu_state[2] I2=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O[2] I3=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3[12] O=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O_SB_LUT4_I2_19_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=myrisc.cpu.is_lui_auipc_jal_SB_LUT4_I3_2_O[0] I1=myrisc.cpu.cpu_state[2] I2=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O[2] I3=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3[29] O=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O_SB_LUT4_I2_2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=myrisc.cpu.is_lui_auipc_jal_SB_LUT4_I3_20_O[0] I1=myrisc.cpu.cpu_state[2] I2=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O[2] I3=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3[10] O=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O_SB_LUT4_I2_20_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=myrisc.cpu.is_lui_auipc_jal_SB_LUT4_I3_21_O[0] I1=myrisc.cpu.cpu_state[2] I2=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O[2] I3=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3[9] O=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O_SB_LUT4_I2_21_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=myrisc.cpu.is_lui_auipc_jal_SB_LUT4_I3_22_O[0] I1=myrisc.cpu.cpu_state[2] I2=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O[2] I3=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3[8] O=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O_SB_LUT4_I2_22_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=myrisc.cpu.is_lui_auipc_jal_SB_LUT4_I3_23_O[0] I1=myrisc.cpu.cpu_state[2] I2=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O[2] I3=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3[7] O=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O_SB_LUT4_I2_23_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=myrisc.cpu.is_lui_auipc_jal_SB_LUT4_I3_24_O[0] I1=myrisc.cpu.cpu_state[2] I2=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O[2] I3=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3[6] O=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O_SB_LUT4_I2_24_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=myrisc.cpu.is_lui_auipc_jal_SB_LUT4_I3_25_O[0] I1=myrisc.cpu.cpu_state[2] I2=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O[2] I3=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3[5] O=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O_SB_LUT4_I2_25_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=myrisc.cpu.is_lui_auipc_jal_SB_LUT4_I3_26_O[0] I1=myrisc.cpu.cpu_state[2] I2=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O[2] I3=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3[4] O=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O_SB_LUT4_I2_26_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=myrisc.cpu.is_lui_auipc_jal_SB_LUT4_I3_27_O[0] I1=myrisc.cpu.cpu_state[2] I2=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O[2] I3=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3[3] O=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O_SB_LUT4_I2_27_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=myrisc.cpu.is_lui_auipc_jal_SB_LUT4_I3_28_O[0] I1=myrisc.cpu.cpu_state[2] I2=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O[2] I3=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2] O=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O_SB_LUT4_I2_28_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=myrisc.cpu.is_lui_auipc_jal_SB_LUT4_I3_29_O[0] I1=myrisc.cpu.cpu_state[2] I2=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O[2] I3=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1] O=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O_SB_LUT4_I2_29_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=myrisc.cpu.is_lui_auipc_jal_SB_LUT4_I3_3_O[0] I1=myrisc.cpu.cpu_state[2] I2=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O[2] I3=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3[28] O=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O_SB_LUT4_I2_3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=myrisc.cpu.is_lui_auipc_jal_SB_LUT4_I3_30_O[0] I1=myrisc.cpu.cpu_state[2] I2=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O[2] I3=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0] O=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O_SB_LUT4_I2_30_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=myrisc.cpu.is_lui_auipc_jal_SB_LUT4_I3_4_O[0] I1=myrisc.cpu.cpu_state[2] I2=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O[2] I3=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3[27] O=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O_SB_LUT4_I2_4_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=myrisc.cpu.is_lui_auipc_jal_SB_LUT4_I3_5_O[0] I1=myrisc.cpu.cpu_state[2] I2=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O[2] I3=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3[26] O=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O_SB_LUT4_I2_5_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=myrisc.cpu.is_lui_auipc_jal_SB_LUT4_I3_6_O[0] I1=myrisc.cpu.cpu_state[2] I2=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O[2] I3=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3[25] O=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O_SB_LUT4_I2_6_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=myrisc.cpu.is_lui_auipc_jal_SB_LUT4_I3_7_O[0] I1=myrisc.cpu.cpu_state[2] I2=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O[2] I3=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3[24] O=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O_SB_LUT4_I2_7_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=myrisc.cpu.is_lui_auipc_jal_SB_LUT4_I3_8_O[0] I1=myrisc.cpu.cpu_state[2] I2=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O[2] I3=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3[23] O=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O_SB_LUT4_I2_8_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=myrisc.cpu.is_lui_auipc_jal_SB_LUT4_I3_9_O[0] I1=myrisc.cpu.cpu_state[2] I2=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O[2] I3=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3[22] O=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O_SB_LUT4_I2_9_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=myrisc.cpu.instr_lui I1=myrisc.cpu.reg_pc[11] I2=myrisc.cpu.cpuregs_rs1[11] I3=myrisc.cpu.is_lui_auipc_jal O=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=$false I1=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O[0] I2=myrisc.cpu.reg_op1[31] I3=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O_SB_LUT4_I2_O[2] O=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I1_O[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000011111111
.gate SB_LUT4 I0=$false I1=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O[0] I2=myrisc.cpu.reg_op1[30] I3=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O_SB_LUT4_I2_1_O[2] O=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I1_O[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000011111111
.gate SB_LUT4 I0=$false I1=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O[0] I2=myrisc.cpu.reg_op1[21] I3=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O_SB_LUT4_I2_10_O[2] O=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I1_O[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000011111111
.gate SB_LUT4 I0=$false I1=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O[0] I2=myrisc.cpu.reg_op1[20] I3=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O_SB_LUT4_I2_11_O[2] O=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I1_O[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000011111111
.gate SB_LUT4 I0=$false I1=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O[0] I2=myrisc.cpu.reg_op1[19] I3=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O_SB_LUT4_I2_12_O[2] O=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I1_O[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000011111111
.gate SB_LUT4 I0=$false I1=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O[0] I2=myrisc.cpu.reg_op1[18] I3=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O_SB_LUT4_I2_13_O[2] O=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I1_O[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000011111111
.gate SB_LUT4 I0=$false I1=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O[0] I2=myrisc.cpu.reg_op1[17] I3=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O_SB_LUT4_I2_14_O[2] O=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I1_O[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000011111111
.gate SB_LUT4 I0=$false I1=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O[0] I2=myrisc.cpu.reg_op1[16] I3=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O_SB_LUT4_I2_15_O[2] O=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I1_O[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000011111111
.gate SB_LUT4 I0=$false I1=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O[0] I2=myrisc.cpu.reg_op1[15] I3=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O_SB_LUT4_I2_16_O[2] O=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I1_O[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000011111111
.gate SB_LUT4 I0=$false I1=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O[0] I2=myrisc.cpu.reg_op1[14] I3=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O_SB_LUT4_I2_17_O[2] O=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I1_O[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000011111111
.gate SB_LUT4 I0=$false I1=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O[0] I2=myrisc.cpu.reg_op1[13] I3=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O_SB_LUT4_I2_18_O[2] O=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I1_O[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000011111111
.gate SB_LUT4 I0=$false I1=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O[0] I2=myrisc.cpu.reg_op1[12] I3=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O_SB_LUT4_I2_19_O[2] O=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I1_O[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000011111111
.gate SB_LUT4 I0=$false I1=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O[0] I2=myrisc.cpu.reg_op1[29] I3=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O_SB_LUT4_I2_2_O[2] O=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I1_O[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000011111111
.gate SB_LUT4 I0=$false I1=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O[0] I2=myrisc.cpu.reg_op1[11] I3=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O[2] O=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I1_O[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000011111111
.gate SB_LUT4 I0=$false I1=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O[0] I2=myrisc.cpu.reg_op1[10] I3=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O_SB_LUT4_I2_20_O[2] O=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I1_O[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000011111111
.gate SB_LUT4 I0=$false I1=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O[0] I2=myrisc.cpu.reg_op1[9] I3=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O_SB_LUT4_I2_21_O[2] O=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I1_O[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000011111111
.gate SB_LUT4 I0=$false I1=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O[0] I2=myrisc.cpu.reg_op1[8] I3=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O_SB_LUT4_I2_22_O[2] O=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I1_O[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000011111111
.gate SB_LUT4 I0=$false I1=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O[0] I2=myrisc.cpu.reg_op1[7] I3=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O_SB_LUT4_I2_23_O[2] O=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I1_O[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000011111111
.gate SB_LUT4 I0=$false I1=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O[0] I2=myrisc.cpu.reg_op1[6] I3=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O_SB_LUT4_I2_24_O[2] O=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I1_O[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000011111111
.gate SB_LUT4 I0=$false I1=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O[0] I2=myrisc.cpu.reg_op1[5] I3=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O_SB_LUT4_I2_25_O[2] O=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I1_O[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000011111111
.gate SB_LUT4 I0=$false I1=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O[0] I2=myrisc.cpu.reg_op1[4] I3=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O_SB_LUT4_I2_26_O[2] O=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I1_O[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000011111111
.gate SB_LUT4 I0=$false I1=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O[0] I2=myrisc.cpu.reg_op1[3] I3=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O_SB_LUT4_I2_27_O[2] O=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000011111111
.gate SB_LUT4 I0=$false I1=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O[0] I2=myrisc.cpu.reg_op1[2] I3=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O_SB_LUT4_I2_28_O[2] O=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000011111111
.gate SB_LUT4 I0=$false I1=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O[0] I2=myrisc.cpu.reg_op1[28] I3=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O_SB_LUT4_I2_3_O[2] O=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I1_O[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000011111111
.gate SB_LUT4 I0=$false I1=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O[0] I2=myrisc.cpu.reg_op1[1] I3=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O_SB_LUT4_I2_29_O[2] O=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000011111111
.gate SB_LUT4 I0=$false I1=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O[0] I2=myrisc.cpu.reg_op1[0] I3=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O_SB_LUT4_I2_30_O[2] O=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000011111111
.gate SB_LUT4 I0=$false I1=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O[0] I2=myrisc.cpu.reg_op1[27] I3=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O_SB_LUT4_I2_4_O[2] O=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I1_O[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000011111111
.gate SB_LUT4 I0=$false I1=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O[0] I2=myrisc.cpu.reg_op1[26] I3=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O_SB_LUT4_I2_5_O[2] O=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I1_O[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000011111111
.gate SB_LUT4 I0=$false I1=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O[0] I2=myrisc.cpu.reg_op1[25] I3=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O_SB_LUT4_I2_6_O[2] O=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I1_O[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000011111111
.gate SB_LUT4 I0=$false I1=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O[0] I2=myrisc.cpu.reg_op1[24] I3=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O_SB_LUT4_I2_7_O[2] O=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I1_O[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000011111111
.gate SB_LUT4 I0=$false I1=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O[0] I2=myrisc.cpu.reg_op1[23] I3=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O_SB_LUT4_I2_8_O[2] O=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I1_O[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000011111111
.gate SB_LUT4 I0=$false I1=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O[0] I2=myrisc.cpu.reg_op1[22] I3=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O_SB_LUT4_I2_9_O[2] O=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I1_O[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000011111111
.gate SB_LUT4 I0=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O[0] I1=myrisc.cpu.cpu_state[2] I2=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O[2] I3=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3[11] O=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_op1[9] I2=myrisc.cpu.decoded_imm[9] I3=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I3[9] O=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1847.18-1847.39|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_op1[8] I2=myrisc.cpu.decoded_imm[8] I3=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I3[8] O=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1847.18-1847.39|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_op1[29] I2=myrisc.cpu.decoded_imm[29] I3=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I3[29] O=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1847.18-1847.39|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_op1[28] I2=myrisc.cpu.decoded_imm[28] I3=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I3[28] O=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1847.18-1847.39|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_op1[27] I2=myrisc.cpu.decoded_imm[27] I3=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I3[27] O=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1847.18-1847.39|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_op1[26] I2=myrisc.cpu.decoded_imm[26] I3=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I3[26] O=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1847.18-1847.39|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_op1[25] I2=myrisc.cpu.decoded_imm[25] I3=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I3[25] O=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1847.18-1847.39|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_op1[24] I2=myrisc.cpu.decoded_imm[24] I3=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I3[24] O=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1847.18-1847.39|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_op1[23] I2=myrisc.cpu.decoded_imm[23] I3=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I3[23] O=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1847.18-1847.39|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_op1[22] I2=myrisc.cpu.decoded_imm[22] I3=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I3[22] O=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1847.18-1847.39|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_op1[21] I2=myrisc.cpu.decoded_imm[21] I3=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I3[21] O=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1847.18-1847.39|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_op1[20] I2=myrisc.cpu.decoded_imm[20] I3=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I3[20] O=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1847.18-1847.39|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_op1[7] I2=myrisc.cpu.decoded_imm[7] I3=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I3[7] O=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1847.18-1847.39|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_op1[1] I2=myrisc.cpu.decoded_imm[1] I3=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I3[1] O=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1847.18-1847.39|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_op1[19] I2=myrisc.cpu.decoded_imm[19] I3=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I3[19] O=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1847.18-1847.39|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_op1[18] I2=myrisc.cpu.decoded_imm[18] I3=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I3[18] O=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1847.18-1847.39|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_op1[17] I2=myrisc.cpu.decoded_imm[17] I3=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I3[17] O=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1847.18-1847.39|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_op1[16] I2=myrisc.cpu.decoded_imm[16] I3=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I3[16] O=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1847.18-1847.39|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_op1[15] I2=myrisc.cpu.decoded_imm[15] I3=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I3[15] O=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1847.18-1847.39|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_op1[14] I2=myrisc.cpu.decoded_imm[14] I3=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I3[14] O=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1847.18-1847.39|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_op1[13] I2=myrisc.cpu.decoded_imm[13] I3=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I3[13] O=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1847.18-1847.39|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_op1[12] I2=myrisc.cpu.decoded_imm[12] I3=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I3[12] O=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1847.18-1847.39|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_op1[11] I2=myrisc.cpu.decoded_imm[11] I3=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I3[11] O=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1847.18-1847.39|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_op1[6] I2=myrisc.cpu.decoded_imm[6] I3=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I3[6] O=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1847.18-1847.39|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_op1[10] I2=myrisc.cpu.decoded_imm[10] I3=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I3[10] O=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1847.18-1847.39|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_op1[0] I2=myrisc.cpu.decoded_imm[0] I3=$false O=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1847.18-1847.39|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_op1[5] I2=myrisc.cpu.decoded_imm[5] I3=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I3[5] O=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1847.18-1847.39|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_op1[4] I2=myrisc.cpu.decoded_imm[4] I3=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I3[4] O=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1847.18-1847.39|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_op1[3] I2=myrisc.cpu.decoded_imm[3] I3=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I3[3] O=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1847.18-1847.39|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_op1[31] I2=myrisc.cpu.decoded_imm[31] I3=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I3[31] O=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1847.18-1847.39|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_op1[30] I2=myrisc.cpu.decoded_imm[30] I3=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I3[30] O=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1847.18-1847.39|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_op1[2] I2=myrisc.cpu.decoded_imm[2] I3=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I3[2] O=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1847.18-1847.39|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I3[9] CO=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I3[10] I0=myrisc.cpu.reg_op1[9] I1=myrisc.cpu.decoded_imm[9]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1847.18-1847.39|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I3[8] CO=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I3[9] I0=myrisc.cpu.reg_op1[8] I1=myrisc.cpu.decoded_imm[8]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1847.18-1847.39|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I3[28] CO=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I3[29] I0=myrisc.cpu.reg_op1[28] I1=myrisc.cpu.decoded_imm[28]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1847.18-1847.39|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I3[27] CO=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I3[28] I0=myrisc.cpu.reg_op1[27] I1=myrisc.cpu.decoded_imm[27]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1847.18-1847.39|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I3[26] CO=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I3[27] I0=myrisc.cpu.reg_op1[26] I1=myrisc.cpu.decoded_imm[26]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1847.18-1847.39|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I3[25] CO=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I3[26] I0=myrisc.cpu.reg_op1[25] I1=myrisc.cpu.decoded_imm[25]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1847.18-1847.39|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I3[24] CO=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I3[25] I0=myrisc.cpu.reg_op1[24] I1=myrisc.cpu.decoded_imm[24]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1847.18-1847.39|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I3[23] CO=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I3[24] I0=myrisc.cpu.reg_op1[23] I1=myrisc.cpu.decoded_imm[23]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1847.18-1847.39|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I3[22] CO=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I3[23] I0=myrisc.cpu.reg_op1[22] I1=myrisc.cpu.decoded_imm[22]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1847.18-1847.39|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I3[21] CO=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I3[22] I0=myrisc.cpu.reg_op1[21] I1=myrisc.cpu.decoded_imm[21]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1847.18-1847.39|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I3[20] CO=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I3[21] I0=myrisc.cpu.reg_op1[20] I1=myrisc.cpu.decoded_imm[20]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1847.18-1847.39|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I3[1] CO=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I3[2] I0=myrisc.cpu.reg_op1[1] I1=myrisc.cpu.decoded_imm[1]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1847.18-1847.39|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I3[7] CO=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I3[8] I0=myrisc.cpu.reg_op1[7] I1=myrisc.cpu.decoded_imm[7]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1847.18-1847.39|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I3[19] CO=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I3[20] I0=myrisc.cpu.reg_op1[19] I1=myrisc.cpu.decoded_imm[19]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1847.18-1847.39|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I3[18] CO=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I3[19] I0=myrisc.cpu.reg_op1[18] I1=myrisc.cpu.decoded_imm[18]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1847.18-1847.39|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I3[17] CO=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I3[18] I0=myrisc.cpu.reg_op1[17] I1=myrisc.cpu.decoded_imm[17]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1847.18-1847.39|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I3[16] CO=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I3[17] I0=myrisc.cpu.reg_op1[16] I1=myrisc.cpu.decoded_imm[16]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1847.18-1847.39|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I3[15] CO=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I3[16] I0=myrisc.cpu.reg_op1[15] I1=myrisc.cpu.decoded_imm[15]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1847.18-1847.39|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I3[14] CO=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I3[15] I0=myrisc.cpu.reg_op1[14] I1=myrisc.cpu.decoded_imm[14]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1847.18-1847.39|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I3[13] CO=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I3[14] I0=myrisc.cpu.reg_op1[13] I1=myrisc.cpu.decoded_imm[13]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1847.18-1847.39|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I3[12] CO=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I3[13] I0=myrisc.cpu.reg_op1[12] I1=myrisc.cpu.decoded_imm[12]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1847.18-1847.39|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I3[11] CO=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I3[12] I0=myrisc.cpu.reg_op1[11] I1=myrisc.cpu.decoded_imm[11]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1847.18-1847.39|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I3[10] CO=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I3[11] I0=myrisc.cpu.reg_op1[10] I1=myrisc.cpu.decoded_imm[10]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1847.18-1847.39|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I3[6] CO=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I3[7] I0=myrisc.cpu.reg_op1[6] I1=myrisc.cpu.decoded_imm[6]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1847.18-1847.39|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=$false CO=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I3[1] I0=myrisc.cpu.reg_op1[0] I1=myrisc.cpu.decoded_imm[0]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1847.18-1847.39|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I3[5] CO=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I3[6] I0=myrisc.cpu.reg_op1[5] I1=myrisc.cpu.decoded_imm[5]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1847.18-1847.39|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I3[4] CO=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I3[5] I0=myrisc.cpu.reg_op1[4] I1=myrisc.cpu.decoded_imm[4]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1847.18-1847.39|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I3[3] CO=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I3[4] I0=myrisc.cpu.reg_op1[3] I1=myrisc.cpu.decoded_imm[3]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1847.18-1847.39|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I3[30] CO=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I3[31] I0=myrisc.cpu.reg_op1[30] I1=myrisc.cpu.decoded_imm[30]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1847.18-1847.39|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I3[2] CO=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I3[3] I0=myrisc.cpu.reg_op1[2] I1=myrisc.cpu.decoded_imm[2]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1847.18-1847.39|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I3[29] CO=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I3[30] I0=myrisc.cpu.reg_op1[29] I1=myrisc.cpu.decoded_imm[29]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1847.18-1847.39|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.mem_do_prefetch I2=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_I2[0] I3=myrisc.cpu.mem_do_rdata O=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000011110011
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.instr_sh_SB_LUT4_I3_I2[0] I3=myrisc.cpu.mem_do_wdata O=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.cpu_state[5] I3=myrisc.cpu.cpu_state[4] O=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.cpu_state[1] I3=resetn O=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000011111111
.gate SB_LUT4 I0=myrisc.cpu.reg_op1[31] I1=myrisc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[29] I2=myrisc.cpu.mem_do_prefetch I3=myrisc.cpu.mem_do_rinst O=myrisc.cpu.mem_la_addr[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100110011001010
.gate SB_LUT4 I0=myrisc.cpu.reg_op1[30] I1=myrisc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[28] I2=myrisc.cpu.mem_do_prefetch I3=myrisc.cpu.mem_do_rinst O=myrisc.cpu.mem_la_addr[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100110011001010
.gate SB_LUT4 I0=myrisc.cpu.reg_op1[21] I1=myrisc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[19] I2=myrisc.cpu.mem_do_prefetch I3=myrisc.cpu.mem_do_rinst O=myrisc.cpu.mem_la_addr[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100110011001010
.gate SB_LUT4 I0=myrisc.cpu.reg_op1[20] I1=myrisc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[18] I2=myrisc.cpu.mem_do_prefetch I3=myrisc.cpu.mem_do_rinst O=myrisc.cpu.mem_la_addr[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100110011001010
.gate SB_LUT4 I0=myrisc.cpu.reg_op1[19] I1=myrisc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[17] I2=myrisc.cpu.mem_do_prefetch I3=myrisc.cpu.mem_do_rinst O=myrisc.cpu.mem_la_addr[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100110011001010
.gate SB_LUT4 I0=myrisc.cpu.reg_op1[18] I1=myrisc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[16] I2=myrisc.cpu.mem_do_prefetch I3=myrisc.cpu.mem_do_rinst O=myrisc.cpu.mem_la_addr[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100110011001010
.gate SB_LUT4 I0=myrisc.cpu.reg_op1[17] I1=myrisc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[15] I2=myrisc.cpu.mem_do_prefetch I3=myrisc.cpu.mem_do_rinst O=myrisc.cpu.mem_la_addr[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100110011001010
.gate SB_LUT4 I0=myrisc.cpu.reg_op1[16] I1=myrisc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[14] I2=myrisc.cpu.mem_do_prefetch I3=myrisc.cpu.mem_do_rinst O=myrisc.cpu.mem_la_addr[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100110011001010
.gate SB_LUT4 I0=myrisc.cpu.reg_op1[15] I1=myrisc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[13] I2=myrisc.cpu.mem_do_prefetch I3=myrisc.cpu.mem_do_rinst O=myrisc.cpu.mem_la_addr[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100110011001010
.gate SB_LUT4 I0=myrisc.cpu.reg_op1[14] I1=myrisc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[12] I2=myrisc.cpu.mem_do_prefetch I3=myrisc.cpu.mem_do_rinst O=myrisc.cpu.mem_la_addr[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100110011001010
.gate SB_LUT4 I0=myrisc.cpu.reg_op1[13] I1=myrisc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[11] I2=myrisc.cpu.mem_do_prefetch I3=myrisc.cpu.mem_do_rinst O=myrisc.cpu.mem_la_addr[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100110011001010
.gate SB_LUT4 I0=myrisc.cpu.reg_op1[12] I1=myrisc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[10] I2=myrisc.cpu.mem_do_prefetch I3=myrisc.cpu.mem_do_rinst O=myrisc.cpu.mem_la_addr[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100110011001010
.gate SB_LUT4 I0=myrisc.cpu.reg_op1[29] I1=myrisc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[27] I2=myrisc.cpu.mem_do_prefetch I3=myrisc.cpu.mem_do_rinst O=myrisc.cpu.mem_la_addr[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100110011001010
.gate SB_LUT4 I0=myrisc.cpu.reg_op1[11] I1=myrisc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[9] I2=myrisc.cpu.mem_do_prefetch I3=myrisc.cpu.mem_do_rinst O=myrisc.cpu.mem_la_addr[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100110011001010
.gate SB_LUT4 I0=myrisc.cpu.reg_op1[10] I1=myrisc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[8] I2=myrisc.cpu.mem_do_prefetch I3=myrisc.cpu.mem_do_rinst O=myrisc.cpu.mem_la_addr[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100110011001010
.gate SB_LUT4 I0=myrisc.cpu.reg_op1[9] I1=myrisc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[7] I2=myrisc.cpu.mem_do_prefetch I3=myrisc.cpu.mem_do_rinst O=myrisc.cpu.mem_la_addr[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100110011001010
.gate SB_LUT4 I0=myrisc.cpu.reg_op1[8] I1=myrisc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[6] I2=myrisc.cpu.mem_do_prefetch I3=myrisc.cpu.mem_do_rinst O=myrisc.cpu.mem_la_addr[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100110011001010
.gate SB_LUT4 I0=myrisc.cpu.reg_op1[7] I1=myrisc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[5] I2=myrisc.cpu.mem_do_prefetch I3=myrisc.cpu.mem_do_rinst O=myrisc.cpu.mem_la_addr[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100110011001010
.gate SB_LUT4 I0=myrisc.cpu.reg_op1[6] I1=myrisc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[4] I2=myrisc.cpu.mem_do_prefetch I3=myrisc.cpu.mem_do_rinst O=myrisc.cpu.mem_la_addr[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100110011001010
.gate SB_LUT4 I0=myrisc.cpu.reg_op1[5] I1=myrisc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[3] I2=myrisc.cpu.mem_do_prefetch I3=myrisc.cpu.mem_do_rinst O=myrisc.cpu.mem_la_addr[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100110011001010
.gate SB_LUT4 I0=myrisc.cpu.reg_op1[4] I1=myrisc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[2] I2=myrisc.cpu.mem_do_prefetch I3=myrisc.cpu.mem_do_rinst O=myrisc.cpu.mem_la_addr[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100110011001010
.gate SB_LUT4 I0=myrisc.cpu.reg_op1[3] I1=myrisc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[1] I2=myrisc.cpu.mem_do_prefetch I3=myrisc.cpu.mem_do_rinst O=myrisc.cpu.mem_la_addr[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100110011001010
.gate SB_LUT4 I0=myrisc.cpu.reg_op1[2] I1=myrisc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[0] I2=myrisc.cpu.mem_do_prefetch I3=myrisc.cpu.mem_do_rinst O=myrisc.cpu.mem_la_addr[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100110011001010
.gate SB_LUT4 I0=myrisc.cpu.reg_op1[28] I1=myrisc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[26] I2=myrisc.cpu.mem_do_prefetch I3=myrisc.cpu.mem_do_rinst O=myrisc.cpu.mem_la_addr[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100110011001010
.gate SB_LUT4 I0=myrisc.cpu.reg_op1[27] I1=myrisc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[25] I2=myrisc.cpu.mem_do_prefetch I3=myrisc.cpu.mem_do_rinst O=myrisc.cpu.mem_la_addr[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100110011001010
.gate SB_LUT4 I0=myrisc.cpu.reg_op1[26] I1=myrisc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[24] I2=myrisc.cpu.mem_do_prefetch I3=myrisc.cpu.mem_do_rinst O=myrisc.cpu.mem_la_addr[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100110011001010
.gate SB_LUT4 I0=myrisc.cpu.reg_op1[25] I1=myrisc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[23] I2=myrisc.cpu.mem_do_prefetch I3=myrisc.cpu.mem_do_rinst O=myrisc.cpu.mem_la_addr[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100110011001010
.gate SB_LUT4 I0=myrisc.cpu.reg_op1[24] I1=myrisc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[22] I2=myrisc.cpu.mem_do_prefetch I3=myrisc.cpu.mem_do_rinst O=myrisc.cpu.mem_la_addr[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100110011001010
.gate SB_LUT4 I0=myrisc.cpu.reg_op1[23] I1=myrisc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[21] I2=myrisc.cpu.mem_do_prefetch I3=myrisc.cpu.mem_do_rinst O=myrisc.cpu.mem_la_addr[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100110011001010
.gate SB_LUT4 I0=myrisc.cpu.reg_op1[22] I1=myrisc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[20] I2=myrisc.cpu.mem_do_prefetch I3=myrisc.cpu.mem_do_rinst O=myrisc.cpu.mem_la_addr[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100110011001010
.gate SB_DFFSR C=CLK D=myrisc.cpu.mem_la_firstword_reg_SB_DFFSR_Q_D[1] Q=myrisc.cpu.mem_la_firstword_reg R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:373.2-382.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_CARRY CI=$false CO=myrisc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[1] I0=myrisc.cpu.mem_la_firstword_xfer I1=myrisc.cpu.next_pc[2]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:365.60-365.97|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[9] CO=myrisc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[10] I0=$false I1=myrisc.cpu.next_pc[11]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:365.60-365.97|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[8] CO=myrisc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[9] I0=$false I1=myrisc.cpu.next_pc[10]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:365.60-365.97|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[26] CO=myrisc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[27] I0=$false I1=myrisc.cpu.next_pc[28]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:365.60-365.97|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[25] CO=myrisc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[26] I0=$false I1=myrisc.cpu.next_pc[27]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:365.60-365.97|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[24] CO=myrisc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[25] I0=$false I1=myrisc.cpu.next_pc[26]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:365.60-365.97|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[23] CO=myrisc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[24] I0=$false I1=myrisc.cpu.next_pc[25]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:365.60-365.97|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[22] CO=myrisc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[23] I0=$false I1=myrisc.cpu.next_pc[24]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:365.60-365.97|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[21] CO=myrisc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[22] I0=$false I1=myrisc.cpu.next_pc[23]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:365.60-365.97|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[20] CO=myrisc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[21] I0=$false I1=myrisc.cpu.next_pc[22]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:365.60-365.97|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[1] CO=myrisc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[2] I0=$false I1=myrisc.cpu.next_pc[3]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:365.60-365.97|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[19] CO=myrisc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[20] I0=$false I1=myrisc.cpu.next_pc[21]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:365.60-365.97|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[18] CO=myrisc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[19] I0=$false I1=myrisc.cpu.next_pc[20]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:365.60-365.97|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[7] CO=myrisc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[8] I0=$false I1=myrisc.cpu.next_pc[9]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:365.60-365.97|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[17] CO=myrisc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[18] I0=$false I1=myrisc.cpu.next_pc[19]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:365.60-365.97|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[16] CO=myrisc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[17] I0=$false I1=myrisc.cpu.next_pc[18]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:365.60-365.97|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[15] CO=myrisc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[16] I0=$false I1=myrisc.cpu.next_pc[17]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:365.60-365.97|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[14] CO=myrisc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[15] I0=$false I1=myrisc.cpu.next_pc[16]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:365.60-365.97|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[13] CO=myrisc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[14] I0=$false I1=myrisc.cpu.next_pc[15]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:365.60-365.97|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[12] CO=myrisc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[13] I0=$false I1=myrisc.cpu.next_pc[14]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:365.60-365.97|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[11] CO=myrisc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[12] I0=$false I1=myrisc.cpu.next_pc[13]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:365.60-365.97|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[10] CO=myrisc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[11] I0=$false I1=myrisc.cpu.next_pc[12]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:365.60-365.97|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[6] CO=myrisc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[7] I0=$false I1=myrisc.cpu.next_pc[8]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:365.60-365.97|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[5] CO=myrisc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[6] I0=$false I1=myrisc.cpu.next_pc[7]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:365.60-365.97|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[4] CO=myrisc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[5] I0=$false I1=myrisc.cpu.next_pc[6]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:365.60-365.97|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[3] CO=myrisc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[4] I0=$false I1=myrisc.cpu.next_pc[5]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:365.60-365.97|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[2] CO=myrisc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[3] I0=$false I1=myrisc.cpu.next_pc[4]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:365.60-365.97|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[28] CO=myrisc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[29] I0=$false I1=myrisc.cpu.next_pc[30]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:365.60-365.97|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[27] CO=myrisc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[28] I0=$false I1=myrisc.cpu.next_pc[29]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:365.60-365.97|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.mem_la_firstword_xfer I2=myrisc.cpu.next_pc[2] I3=$false O=myrisc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:365.60-365.97|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.next_pc[11] I3=myrisc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[9] O=myrisc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:365.60-365.97|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.next_pc[10] I3=myrisc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[8] O=myrisc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:365.60-365.97|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.next_pc[29] I3=myrisc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[27] O=myrisc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:365.60-365.97|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.next_pc[28] I3=myrisc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[26] O=myrisc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:365.60-365.97|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.next_pc[27] I3=myrisc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[25] O=myrisc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:365.60-365.97|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.next_pc[26] I3=myrisc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[24] O=myrisc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:365.60-365.97|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.next_pc[25] I3=myrisc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[23] O=myrisc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:365.60-365.97|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.next_pc[24] I3=myrisc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[22] O=myrisc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:365.60-365.97|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.next_pc[23] I3=myrisc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[21] O=myrisc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:365.60-365.97|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.next_pc[22] I3=myrisc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[20] O=myrisc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:365.60-365.97|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.next_pc[3] I3=myrisc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[1] O=myrisc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:365.60-365.97|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.next_pc[21] I3=myrisc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[19] O=myrisc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:365.60-365.97|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.next_pc[9] I3=myrisc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[7] O=myrisc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:365.60-365.97|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.next_pc[20] I3=myrisc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[18] O=myrisc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:365.60-365.97|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.next_pc[19] I3=myrisc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[17] O=myrisc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:365.60-365.97|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.next_pc[18] I3=myrisc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[16] O=myrisc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:365.60-365.97|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.next_pc[17] I3=myrisc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[15] O=myrisc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:365.60-365.97|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.next_pc[16] I3=myrisc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[14] O=myrisc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:365.60-365.97|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.next_pc[15] I3=myrisc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[13] O=myrisc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:365.60-365.97|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.next_pc[14] I3=myrisc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[12] O=myrisc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:365.60-365.97|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.next_pc[13] I3=myrisc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[11] O=myrisc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:365.60-365.97|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.next_pc[12] I3=myrisc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[10] O=myrisc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:365.60-365.97|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.next_pc[8] I3=myrisc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[6] O=myrisc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:365.60-365.97|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.next_pc[7] I3=myrisc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[5] O=myrisc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:365.60-365.97|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.next_pc[6] I3=myrisc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[4] O=myrisc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:365.60-365.97|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.next_pc[5] I3=myrisc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[3] O=myrisc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:365.60-365.97|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.next_pc[4] I3=myrisc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[2] O=myrisc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:365.60-365.97|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=myrisc.cpu.reg_next_pc[31] I1=myrisc.cpu.reg_out[31] I2=myrisc.cpu.latched_store_SB_LUT4_I3_1_O[2] I3=myrisc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[29] O=myrisc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:365.60-365.97|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011010111001010
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.next_pc[30] I3=myrisc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[28] O=myrisc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:365.60-365.97|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.mem_xfer I3=myrisc.cpu.mem_la_firstword_reg_SB_DFFSR_Q_D[1] O=myrisc.cpu.mem_la_firstword_xfer
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.mem_la_read I2=myrisc.cpu.mem_do_rdata I3=myrisc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2[1] O=myrisc.cpu.trap_SB_LUT4_I2_1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.mem_la_read I3=myrisc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1] O=myrisc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.mem_la_read_SB_LUT4_O_I2[0] I3=resetn O=myrisc.cpu.mem_la_read
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=myrisc.cpu.mem_la_secondword I1=myrisc.cpu.mem_la_firstword_xfer I2=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I2_SB_LUT4_I2_O[2] I3=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I2_SB_LUT4_I2_O[3] O=myrisc.cpu.mem_la_read_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000010111111
.gate SB_DFFESR C=CLK D=myrisc.cpu.mem_la_read E=myrisc.cpu.mem_la_secondword_SB_DFFESR_Q_E Q=myrisc.cpu.mem_la_secondword R=myrisc.cpu.mem_state_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:548.2-624.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2[1] I3=myrisc.cpu.trap_SB_LUT4_I2_1_O[2] O=myrisc.cpu.mem_la_secondword_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000011111111
.gate SB_LUT4 I0=myrisc.cpu.mem_wordsize[1] I1=myrisc.cpu.mem_wordsize[2] I2=myrisc.cpu.reg_op2[31] I3=myrisc.cpu.mem_la_wdata_SB_LUT4_O_I3[2] O=myrisc.cpu.mem_la_wdata[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001000011111111
.gate SB_LUT4 I0=myrisc.cpu.mem_wordsize[1] I1=myrisc.cpu.mem_wordsize[2] I2=myrisc.cpu.reg_op2[30] I3=myrisc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[2] O=myrisc.cpu.mem_la_wdata[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001000011111111
.gate SB_LUT4 I0=myrisc.cpu.reg_op2[21] I1=myrisc.cpu.reg_op2[5] I2=myrisc.cpu.mem_wordsize[1] I3=myrisc.cpu.mem_wordsize[2] O=myrisc.cpu.mem_la_wdata[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100110011001010
.gate SB_LUT4 I0=myrisc.cpu.reg_op2[20] I1=myrisc.cpu.reg_op2[4] I2=myrisc.cpu.mem_wordsize[1] I3=myrisc.cpu.mem_wordsize[2] O=myrisc.cpu.mem_la_wdata[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100110011001010
.gate SB_LUT4 I0=myrisc.cpu.reg_op2[19] I1=myrisc.cpu.reg_op2[3] I2=myrisc.cpu.mem_wordsize[1] I3=myrisc.cpu.mem_wordsize[2] O=myrisc.cpu.mem_la_wdata[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100110011001010
.gate SB_LUT4 I0=myrisc.cpu.reg_op2[18] I1=myrisc.cpu.reg_op2[2] I2=myrisc.cpu.mem_wordsize[1] I3=myrisc.cpu.mem_wordsize[2] O=myrisc.cpu.mem_la_wdata[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100110011001010
.gate SB_LUT4 I0=myrisc.cpu.reg_op2[17] I1=myrisc.cpu.reg_op2[1] I2=myrisc.cpu.mem_wordsize[1] I3=myrisc.cpu.mem_wordsize[2] O=myrisc.cpu.mem_la_wdata[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100110011001010
.gate SB_LUT4 I0=myrisc.cpu.reg_op2[16] I1=myrisc.cpu.reg_op2[0] I2=myrisc.cpu.mem_wordsize[1] I3=myrisc.cpu.mem_wordsize[2] O=myrisc.cpu.mem_la_wdata[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100110011001010
.gate SB_LUT4 I0=$false I1=myrisc.cpu.mem_wordsize[1] I2=myrisc.cpu.reg_op2[15] I3=myrisc.cpu.mem_la_wdata_SB_LUT4_O_I3[2] O=myrisc.cpu.mem_la_wdata[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000011111111
.gate SB_LUT4 I0=$false I1=myrisc.cpu.mem_wordsize[1] I2=myrisc.cpu.reg_op2[14] I3=myrisc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[2] O=myrisc.cpu.mem_la_wdata[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000011111111
.gate SB_LUT4 I0=$false I1=myrisc.cpu.mem_wordsize[1] I2=myrisc.cpu.reg_op2[13] I3=myrisc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[3] O=myrisc.cpu.mem_la_wdata[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000011111111
.gate SB_LUT4 I0=$false I1=myrisc.cpu.mem_wordsize[1] I2=myrisc.cpu.reg_op2[12] I3=myrisc.cpu.mem_la_wdata_SB_LUT4_O_3_I3[2] O=myrisc.cpu.mem_la_wdata[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000011111111
.gate SB_LUT4 I0=myrisc.cpu.reg_op2[14] I1=myrisc.cpu.mem_wordsize[2] I2=myrisc.cpu.reg_op2[6] I3=myrisc.cpu.mem_wordsize[1] O=myrisc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=myrisc.cpu.mem_wordsize[1] I1=myrisc.cpu.mem_wordsize[2] I2=myrisc.cpu.reg_op2[29] I3=myrisc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[3] O=myrisc.cpu.mem_la_wdata[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001000011111111
.gate SB_LUT4 I0=$false I1=myrisc.cpu.mem_wordsize[1] I2=myrisc.cpu.reg_op2[11] I3=myrisc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[2] O=myrisc.cpu.mem_la_wdata[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000011111111
.gate SB_LUT4 I0=$false I1=myrisc.cpu.mem_wordsize[1] I2=myrisc.cpu.reg_op2[10] I3=myrisc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[3] O=myrisc.cpu.mem_la_wdata[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000011111111
.gate SB_LUT4 I0=$false I1=myrisc.cpu.mem_wordsize[1] I2=myrisc.cpu.reg_op2[9] I3=myrisc.cpu.mem_la_wdata_SB_LUT4_O_6_I3[2] O=myrisc.cpu.mem_la_wdata[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000011111111
.gate SB_LUT4 I0=$false I1=myrisc.cpu.mem_wordsize[1] I2=myrisc.cpu.reg_op2[8] I3=myrisc.cpu.mem_la_wdata_SB_LUT4_O_7_I3[2] O=myrisc.cpu.mem_la_wdata[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000011111111
.gate SB_LUT4 I0=myrisc.cpu.reg_op2[13] I1=myrisc.cpu.mem_wordsize[2] I2=myrisc.cpu.reg_op2[5] I3=myrisc.cpu.mem_wordsize[1] O=myrisc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=myrisc.cpu.mem_wordsize[1] I1=myrisc.cpu.mem_wordsize[2] I2=myrisc.cpu.reg_op2[28] I3=myrisc.cpu.mem_la_wdata_SB_LUT4_O_3_I3[2] O=myrisc.cpu.mem_la_wdata[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001000011111111
.gate SB_LUT4 I0=myrisc.cpu.reg_op2[12] I1=myrisc.cpu.mem_wordsize[2] I2=myrisc.cpu.reg_op2[4] I3=myrisc.cpu.mem_wordsize[1] O=myrisc.cpu.mem_la_wdata_SB_LUT4_O_3_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=myrisc.cpu.mem_wordsize[1] I1=myrisc.cpu.mem_wordsize[2] I2=myrisc.cpu.reg_op2[27] I3=myrisc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[2] O=myrisc.cpu.mem_la_wdata[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001000011111111
.gate SB_LUT4 I0=myrisc.cpu.reg_op2[11] I1=myrisc.cpu.mem_wordsize[2] I2=myrisc.cpu.reg_op2[3] I3=myrisc.cpu.mem_wordsize[1] O=myrisc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=myrisc.cpu.mem_wordsize[1] I1=myrisc.cpu.mem_wordsize[2] I2=myrisc.cpu.reg_op2[26] I3=myrisc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[3] O=myrisc.cpu.mem_la_wdata[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001000011111111
.gate SB_LUT4 I0=myrisc.cpu.reg_op2[10] I1=myrisc.cpu.mem_wordsize[2] I2=myrisc.cpu.reg_op2[2] I3=myrisc.cpu.mem_wordsize[1] O=myrisc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=myrisc.cpu.mem_wordsize[1] I1=myrisc.cpu.mem_wordsize[2] I2=myrisc.cpu.reg_op2[25] I3=myrisc.cpu.mem_la_wdata_SB_LUT4_O_6_I3[2] O=myrisc.cpu.mem_la_wdata[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001000011111111
.gate SB_LUT4 I0=myrisc.cpu.reg_op2[9] I1=myrisc.cpu.mem_wordsize[2] I2=myrisc.cpu.reg_op2[1] I3=myrisc.cpu.mem_wordsize[1] O=myrisc.cpu.mem_la_wdata_SB_LUT4_O_6_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=myrisc.cpu.mem_wordsize[1] I1=myrisc.cpu.mem_wordsize[2] I2=myrisc.cpu.reg_op2[24] I3=myrisc.cpu.mem_la_wdata_SB_LUT4_O_7_I3[2] O=myrisc.cpu.mem_la_wdata[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001000011111111
.gate SB_LUT4 I0=myrisc.cpu.reg_op2[8] I1=myrisc.cpu.mem_wordsize[2] I2=myrisc.cpu.reg_op2[0] I3=myrisc.cpu.mem_wordsize[1] O=myrisc.cpu.mem_la_wdata_SB_LUT4_O_7_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=myrisc.cpu.reg_op2[23] I1=myrisc.cpu.reg_op2[7] I2=myrisc.cpu.mem_wordsize[1] I3=myrisc.cpu.mem_wordsize[2] O=myrisc.cpu.mem_la_wdata[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100110011001010
.gate SB_LUT4 I0=myrisc.cpu.reg_op2[22] I1=myrisc.cpu.reg_op2[6] I2=myrisc.cpu.mem_wordsize[1] I3=myrisc.cpu.mem_wordsize[2] O=myrisc.cpu.mem_la_wdata[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100110011001010
.gate SB_LUT4 I0=myrisc.cpu.reg_op2[15] I1=myrisc.cpu.mem_wordsize[2] I2=myrisc.cpu.reg_op2[7] I3=myrisc.cpu.mem_wordsize[1] O=myrisc.cpu.mem_la_wdata_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=myrisc.rom_ready I1=myrisc.pico_rom.rdata[25] I2=myrisc.memory.rdata[25] I3=myrisc.ram_ready O=myrisc.cpu.mem_rdata[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000010001000
.gate SB_LUT4 I0=myrisc.rom_ready I1=myrisc.pico_rom.rdata[23] I2=myrisc.memory.rdata[23] I3=myrisc.ram_ready O=myrisc.cpu.mem_rdata[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000010001000
.gate SB_LUT4 I0=myrisc.rom_ready I1=myrisc.pico_rom.rdata[20] I2=myrisc.memory.rdata[20] I3=myrisc.ram_ready O=myrisc.cpu.mem_rdata[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000010001000
.gate SB_LUT4 I0=myrisc.rom_ready I1=myrisc.pico_rom.rdata[18] I2=myrisc.memory.rdata[18] I3=myrisc.ram_ready O=myrisc.cpu.mem_rdata[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000010001000
.gate SB_LUT4 I0=myrisc.rom_ready I1=myrisc.pico_rom.rdata[22] I2=myrisc.memory.rdata[22] I3=myrisc.ram_ready O=myrisc.cpu.mem_rdata[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000010001000
.gate SB_LUT4 I0=myrisc.rom_ready I1=myrisc.pico_rom.rdata[21] I2=myrisc.memory.rdata[21] I3=myrisc.ram_ready O=myrisc.cpu.mem_rdata[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000010001000
.gate SB_LUT4 I0=myrisc.rom_ready I1=myrisc.pico_rom.rdata[17] I2=myrisc.memory.rdata[17] I3=myrisc.ram_ready O=myrisc.cpu.mem_rdata[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000010001000
.gate SB_LUT4 I0=myrisc.rom_ready I1=myrisc.pico_rom.rdata[16] I2=myrisc.memory.rdata[16] I3=myrisc.ram_ready O=myrisc.cpu.mem_rdata[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000010001000
.gate SB_LUT4 I0=myrisc.rom_ready I1=myrisc.pico_rom.rdata[26] I2=myrisc.memory.rdata[26] I3=myrisc.ram_ready O=myrisc.cpu.mem_rdata[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000010001000
.gate SB_LUT4 I0=myrisc.rom_ready I1=myrisc.pico_rom.rdata[24] I2=myrisc.memory.rdata[24] I3=myrisc.ram_ready O=myrisc.cpu.mem_rdata[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000010001000
.gate SB_LUT4 I0=myrisc.rom_ready I1=myrisc.pico_rom.rdata[27] I2=myrisc.memory.rdata[27] I3=myrisc.ram_ready O=myrisc.cpu.mem_rdata[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000010001000
.gate SB_LUT4 I0=myrisc.rom_ready I1=myrisc.pico_rom.rdata[28] I2=myrisc.memory.rdata[28] I3=myrisc.ram_ready O=myrisc.cpu.mem_rdata[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000010001000
.gate SB_LUT4 I0=myrisc.rom_ready I1=myrisc.pico_rom.rdata[30] I2=myrisc.memory.rdata[30] I3=myrisc.ram_ready O=myrisc.cpu.mem_rdata[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000010001000
.gate SB_LUT4 I0=myrisc.rom_ready I1=myrisc.pico_rom.rdata[29] I2=myrisc.memory.rdata[29] I3=myrisc.ram_ready O=myrisc.cpu.mem_rdata[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000010001000
.gate SB_LUT4 I0=myrisc.rom_ready I1=myrisc.pico_rom.rdata[31] I2=myrisc.memory.rdata[31] I3=myrisc.ram_ready O=myrisc.cpu.mem_rdata[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000010001000
.gate SB_LUT4 I0=myrisc.rom_ready I1=myrisc.pico_rom.rdata[19] I2=myrisc.memory.rdata[19] I3=myrisc.ram_ready O=myrisc.cpu.mem_rdata[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000010001000
.gate SB_LUT4 I0=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_I0[0] I1=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_I0[1] I2=myrisc.cpu.mem_16bit_buffer[12] I3=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O[3] O=myrisc.cpu.mem_rdata_latched[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110111011110000
.gate SB_LUT4 I0=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0[0] I1=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0[1] I2=myrisc.cpu.mem_16bit_buffer[3] I3=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O[3] O=myrisc.cpu.mem_rdata_latched[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110111011110000
.gate SB_LUT4 I0=myrisc.cpu.mem_rdata_q[19] I1=myrisc.cpu.mem_rdata[19] I2=myrisc.cpu.mem_xfer I3=myrisc.cpu.prefetched_high_word_SB_LUT4_I3_O[2] O=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=myrisc.cpu.mem_rdata_q[3] I1=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[1] I2=myrisc.cpu.prefetched_high_word_SB_LUT4_I3_O[2] I3=myrisc.cpu.mem_xfer O=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=myrisc.cpu.reg_op1[1] I1=myrisc.cpu.reg_op1[0] I2=myrisc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I3[2] I3=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[1] O=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000100000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O[0] I2=myrisc.cpu.mem_rdata[19] I3=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[2] O=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000011001111
.gate SB_LUT4 I0=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3_O[0] I1=myrisc.cpu.mem_wordsize[1] I2=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3_O[2] I3=myrisc.cpu.cpu_state[5] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=myrisc.cpu.mem_rdata[27] I1=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1[1] I2=myrisc.cpu.reg_op1[1] I3=myrisc.cpu.reg_op1[0] O=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101110011111111
.gate SB_LUT4 I0=myrisc.cpu.mem_rdata_q[11] I1=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1[1] I2=myrisc.cpu.prefetched_high_word_SB_LUT4_I3_O[2] I3=myrisc.cpu.mem_xfer O=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000001100001010
.gate SB_LUT4 I0=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O[0] I1=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O[1] I2=myrisc.cpu.mem_16bit_buffer[11] I3=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O[3] O=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001000100001111
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.mem_rdata_latched[1] I3=myrisc.cpu.mem_rdata_latched[0] O=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I0_O[0] I2=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[2] I3=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[1] O=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_I1[0] I2=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O[0] I3=myrisc.cpu.mem_la_secondword O=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111111001100
.gate SB_LUT4 I0=$false I1=myrisc.cpu.mem_rdata_q[27] I2=myrisc.cpu.mem_rdata[27] I3=myrisc.cpu.mem_xfer O=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O[0] I1=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O[1] I2=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O[2] I3=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O[3] O=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[0] I1=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[1] I2=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[2] I3=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[3] O=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=myrisc.cpu.mem_rdata_q[27] I1=myrisc.cpu.mem_rdata[27] I2=myrisc.cpu.mem_xfer I3=myrisc.cpu.prefetched_high_word_SB_LUT4_I3_O[2] O=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=myrisc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[0] I1=myrisc.cpu.mem_rdata[27] I2=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1[1] I3=myrisc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I3[2] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_2_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=myrisc.rom_ready I1=myrisc.pico_rom.rdata[11] I2=myrisc.memory.rdata[11] I3=myrisc.ram_ready O=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000111101110111
.gate SB_LUT4 I0=$false I1=myrisc.memory.rdata[3] I2=myrisc.rx.uart_rx_ready_SB_LUT4_I0_1_O_SB_LUT4_I2_O[1] I3=myrisc.ram_ready O=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110000001111
.gate SB_LUT4 I0=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0[0] I1=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0[1] I2=myrisc.cpu.mem_16bit_buffer[4] I3=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O[3] O=myrisc.cpu.mem_rdata_latched[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110111011110000
.gate SB_LUT4 I0=myrisc.cpu.mem_rdata_q[20] I1=myrisc.cpu.mem_rdata[20] I2=myrisc.cpu.mem_xfer I3=myrisc.cpu.prefetched_high_word_SB_LUT4_I3_O[2] O=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=myrisc.cpu.mem_rdata_q[4] I1=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[1] I2=myrisc.cpu.prefetched_high_word_SB_LUT4_I3_O[2] I3=myrisc.cpu.mem_xfer O=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=myrisc.cpu.reg_op1[1] I1=myrisc.cpu.reg_op1[0] I2=myrisc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I3[2] I3=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[1] O=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000100000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O[0] I2=myrisc.cpu.mem_rdata[20] I3=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[2] O=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000011001111
.gate SB_LUT4 I0=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3_O[0] I1=myrisc.cpu.mem_wordsize[1] I2=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3_O[2] I3=myrisc.cpu.cpu_state[5] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=myrisc.cpu.mem_rdata[28] I1=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1] I2=myrisc.cpu.reg_op1[1] I3=myrisc.cpu.reg_op1[0] O=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101110011111111
.gate SB_LUT4 I0=$false I1=myrisc.memory.rdata[4] I2=myrisc.rx.uart_rx_ready_SB_LUT4_I0_2_O_SB_LUT4_I2_O[1] I3=myrisc.ram_ready O=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110000001111
.gate SB_LUT4 I0=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_3_I0[0] I1=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_3_I0[1] I2=myrisc.cpu.mem_16bit_buffer[2] I3=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O[3] O=myrisc.cpu.mem_rdata_latched[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110111011110000
.gate SB_LUT4 I0=myrisc.cpu.mem_rdata_q[18] I1=myrisc.cpu.mem_rdata[18] I2=myrisc.cpu.mem_xfer I3=myrisc.cpu.prefetched_high_word_SB_LUT4_I3_O[2] O=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_3_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=myrisc.cpu.mem_rdata_q[2] I1=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1[1] I2=myrisc.cpu.prefetched_high_word_SB_LUT4_I3_O[2] I3=myrisc.cpu.mem_xfer O=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_3_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=myrisc.cpu.reg_op1[1] I1=myrisc.cpu.reg_op1[0] I2=myrisc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I3[2] I3=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1[1] O=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000100000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[0] I2=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[1] I3=myrisc.cpu.cpu_state[5] O=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111001100000000
.gate SB_LUT4 I0=myrisc.cpu.cpu_state[3] I1=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[2] I2=myrisc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I3[2] I3=myrisc.cpu.irq_pending[2] O=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[0] I2=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1] I3=myrisc.cpu.cpu_state[2] O=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111001100000000
.gate SB_LUT4 I0=myrisc.cpu.instr_getq_SB_LUT4_I3_O[3] I1=myrisc.cpu.cpuregs_rs1[2] I2=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2] I3=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3] O=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=myrisc.cpu.pcpi_mul.pcpi_rd[2] I1=myrisc.cpu.pcpi_div.pcpi_rd[2] I2=myrisc.cpu.pcpi_div.pcpi_wr I3=myrisc.cpu.pcpi_mul.pcpi_wr_SB_LUT4_I1_O[1] O=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=myrisc.cpu.instr_maskirq I1=myrisc.cpu.irq_mask[2] I2=myrisc.cpu.instr_timer I3=myrisc.cpu.timer[2] O=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=myrisc.cpu.count_cycle[2] I1=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1] I2=myrisc.cpu.instr_getq_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1] I3=myrisc.cpu.instr_rdcycle O=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011001100000011
.gate SB_LUT4 I0=$false I1=myrisc.cpu.count_instr[2] I2=myrisc.cpu.instr_rdinstr I3=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2] O=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111100000000
.gate SB_LUT4 I0=myrisc.cpu.count_cycle[34] I1=myrisc.cpu.instr_rdcycleh I2=myrisc.cpu.instr_rdinstrh I3=myrisc.cpu.count_instr[34] O=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O[0] I1=myrisc.cpu.mem_rdata[18] I2=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[2] I3=myrisc.cpu.mem_wordsize[1] O=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=myrisc.cpu.mem_rdata[26] I1=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1[1] I2=myrisc.cpu.reg_op1[1] I3=myrisc.cpu.reg_op1[0] O=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101110011111111
.gate SB_LUT4 I0=myrisc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[0] I1=myrisc.cpu.mem_rdata[26] I2=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1[1] I3=myrisc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I3[2] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_2_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=myrisc.rom_ready I1=myrisc.pico_rom.rdata[10] I2=myrisc.memory.rdata[10] I3=myrisc.ram_ready O=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000111101110111
.gate SB_LUT4 I0=$false I1=myrisc.memory.rdata[2] I2=myrisc.rx.uart_rx_ready_SB_LUT4_I0_3_O_SB_LUT4_I2_O[1] I3=myrisc.ram_ready O=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110000001111
.gate SB_LUT4 I0=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_4_I0[0] I1=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_4_I0[1] I2=myrisc.cpu.mem_16bit_buffer[6] I3=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O[3] O=myrisc.cpu.mem_rdata_latched[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110111011110000
.gate SB_LUT4 I0=myrisc.cpu.mem_rdata_q[22] I1=myrisc.cpu.mem_rdata[22] I2=myrisc.cpu.mem_xfer I3=myrisc.cpu.prefetched_high_word_SB_LUT4_I3_O[2] O=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_4_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=myrisc.cpu.mem_rdata_q[6] I1=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_4_I0_SB_LUT4_O_1_I1[1] I2=myrisc.cpu.prefetched_high_word_SB_LUT4_I3_O[2] I3=myrisc.cpu.mem_xfer O=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_4_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=myrisc.cpu.reg_op1[1] I1=myrisc.cpu.reg_op1[0] I2=myrisc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I3[2] I3=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_4_I0_SB_LUT4_O_1_I1[1] O=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_4_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000100000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_4_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[0] I2=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_4_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[1] I3=myrisc.cpu.cpu_state[5] O=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_4_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111001100000000
.gate SB_LUT4 I0=myrisc.cpu.cpu_state[3] I1=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[6] I2=myrisc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I3[2] I3=myrisc.cpu.irq_pending[6] O=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_4_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_4_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[0] I1=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_4_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[1] I2=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_4_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[2] I3=myrisc.cpu.cpu_state[2] O=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_4_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=myrisc.cpu.count_cycle[6] I1=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_4_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1] I2=myrisc.cpu.instr_getq_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1] I3=myrisc.cpu.instr_rdcycle O=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_4_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011001100000011
.gate SB_LUT4 I0=$false I1=myrisc.cpu.instr_getq_SB_LUT4_I3_O[3] I2=myrisc.cpu.cpuregs_rs1[6] I3=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_4_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2] O=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_4_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111100000000
.gate SB_LUT4 I0=myrisc.cpu.instr_maskirq I1=myrisc.cpu.irq_mask[6] I2=myrisc.cpu.instr_timer I3=myrisc.cpu.timer[6] O=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_4_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=myrisc.cpu.pcpi_mul.pcpi_rd[6] I1=myrisc.cpu.pcpi_div.pcpi_rd[6] I2=myrisc.cpu.pcpi_div.pcpi_wr I3=myrisc.cpu.pcpi_mul.pcpi_wr_SB_LUT4_I1_O[1] O=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_4_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.count_instr[6] I2=myrisc.cpu.instr_rdinstr I3=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_4_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[2] O=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_4_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111100000000
.gate SB_LUT4 I0=myrisc.cpu.count_cycle[38] I1=myrisc.cpu.instr_rdcycleh I2=myrisc.cpu.instr_rdinstrh I3=myrisc.cpu.count_instr[38] O=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_4_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O[0] I1=myrisc.cpu.mem_rdata[22] I2=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_4_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[2] I3=myrisc.cpu.mem_wordsize[1] O=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_4_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=myrisc.cpu.mem_rdata[30] I1=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_4_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1[1] I2=myrisc.cpu.reg_op1[1] I3=myrisc.cpu.reg_op1[0] O=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_4_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101110011111111
.gate SB_LUT4 I0=myrisc.cpu.mem_rdata_q[14] I1=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_4_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1[1] I2=myrisc.cpu.mem_xfer I3=myrisc.cpu.mem_la_secondword O=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011101000000000
.gate SB_LUT4 I0=myrisc.cpu.mem_rdata_q[14] I1=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_4_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1[1] I2=myrisc.cpu.prefetched_high_word_SB_LUT4_I3_O[2] I3=myrisc.cpu.mem_xfer O=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_4_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000001100001010
.gate SB_LUT4 I0=myrisc.cpu.mem_rdata_q[30] I1=myrisc.cpu.mem_rdata[30] I2=myrisc.cpu.mem_xfer I3=myrisc.cpu.prefetched_high_word_SB_LUT4_I3_O[2] O=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_4_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=myrisc.rom_ready I1=myrisc.pico_rom.rdata[14] I2=myrisc.memory.rdata[14] I3=myrisc.ram_ready O=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_4_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000111101110111
.gate SB_LUT4 I0=$false I1=myrisc.memory.rdata[6] I2=myrisc.rx.uart_rx_ready_SB_LUT4_I0_4_O_SB_LUT4_I2_O[1] I3=myrisc.ram_ready O=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_4_I0_SB_LUT4_O_1_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110000001111
.gate SB_LUT4 I0=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_5_I0[0] I1=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_5_I0[1] I2=myrisc.cpu.mem_16bit_buffer[5] I3=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O[3] O=myrisc.cpu.mem_rdata_latched[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110111011110000
.gate SB_LUT4 I0=myrisc.cpu.mem_rdata_q[21] I1=myrisc.cpu.mem_rdata[21] I2=myrisc.cpu.mem_xfer I3=myrisc.cpu.prefetched_high_word_SB_LUT4_I3_O[2] O=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_5_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=myrisc.cpu.mem_rdata_q[5] I1=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1[1] I2=myrisc.cpu.prefetched_high_word_SB_LUT4_I3_O[2] I3=myrisc.cpu.mem_xfer O=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_5_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=myrisc.cpu.reg_op1[1] I1=myrisc.cpu.reg_op1[0] I2=myrisc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I3[2] I3=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1[1] O=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000100000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[0] I2=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[1] I3=myrisc.cpu.cpu_state[5] O=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111001100000000
.gate SB_LUT4 I0=myrisc.cpu.cpu_state[3] I1=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[5] I2=myrisc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I3[2] I3=myrisc.cpu.irq_pending[5] O=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[0] I2=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1] I3=myrisc.cpu.cpu_state[2] O=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111001100000000
.gate SB_LUT4 I0=myrisc.cpu.instr_getq_SB_LUT4_I3_O[3] I1=myrisc.cpu.cpuregs_rs1[5] I2=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2] I3=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3] O=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=myrisc.cpu.pcpi_mul.pcpi_rd[5] I1=myrisc.cpu.pcpi_div.pcpi_rd[5] I2=myrisc.cpu.pcpi_div.pcpi_wr I3=myrisc.cpu.pcpi_mul.pcpi_wr_SB_LUT4_I1_O[1] O=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=myrisc.cpu.instr_maskirq I1=myrisc.cpu.irq_mask[5] I2=myrisc.cpu.instr_timer I3=myrisc.cpu.timer[5] O=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=myrisc.cpu.count_cycle[5] I1=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1] I2=myrisc.cpu.instr_getq_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1] I3=myrisc.cpu.instr_rdcycle O=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011001100000011
.gate SB_LUT4 I0=$false I1=myrisc.cpu.count_cycle[37] I2=myrisc.cpu.instr_rdcycleh I3=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2] O=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111100000000
.gate SB_LUT4 I0=myrisc.cpu.count_instr[5] I1=myrisc.cpu.instr_rdinstr I2=myrisc.cpu.instr_rdinstrh I3=myrisc.cpu.count_instr[37] O=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O[0] I1=myrisc.cpu.mem_rdata[21] I2=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[2] I3=myrisc.cpu.mem_wordsize[1] O=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=myrisc.cpu.mem_rdata[29] I1=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1[1] I2=myrisc.cpu.reg_op1[1] I3=myrisc.cpu.reg_op1[0] O=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101110011111111
.gate SB_LUT4 I0=myrisc.cpu.mem_rdata_q[13] I1=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1[1] I2=myrisc.cpu.prefetched_high_word_SB_LUT4_I3_O[2] I3=myrisc.cpu.mem_xfer O=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000001100001010
.gate SB_LUT4 I0=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[0] I1=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[1] I2=myrisc.cpu.mem_16bit_buffer[13] I3=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O[3] O=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001000100001111
.gate SB_LUT4 I0=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_4_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O[0] I1=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_4_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O[1] I2=myrisc.cpu.mem_16bit_buffer[14] I3=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O[3] O=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001000100001111
.gate SB_LUT4 I0=$false I1=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_I1[0] I2=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[0] I3=myrisc.cpu.mem_la_secondword O=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111111001100
.gate SB_LUT4 I0=$false I1=myrisc.cpu.mem_rdata_q[29] I2=myrisc.cpu.mem_rdata[29] I3=myrisc.cpu.mem_xfer O=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=myrisc.cpu.mem_rdata_q[29] I1=myrisc.cpu.mem_rdata[29] I2=myrisc.cpu.mem_xfer I3=myrisc.cpu.prefetched_high_word_SB_LUT4_I3_O[2] O=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=myrisc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[0] I1=myrisc.cpu.mem_rdata[29] I2=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1[1] I3=myrisc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I3[2] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_2_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=myrisc.rom_ready I1=myrisc.pico_rom.rdata[13] I2=myrisc.memory.rdata[13] I3=myrisc.ram_ready O=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000111101110111
.gate SB_LUT4 I0=$false I1=myrisc.memory.rdata[5] I2=myrisc.rx.uart_rx_ready_SB_LUT4_I0_5_O_SB_LUT4_I2_O[1] I3=myrisc.ram_ready O=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110000001111
.gate SB_LUT4 I0=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[0] I1=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[1] I2=myrisc.cpu.mem_16bit_buffer[1] I3=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O[3] O=myrisc.cpu.mem_rdata_latched[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110111011110000
.gate SB_LUT4 I0=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O[0] I1=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O[1] I2=myrisc.cpu.mem_16bit_buffer[0] I3=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O[3] O=myrisc.cpu.mem_rdata_latched[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110111011110000
.gate SB_LUT4 I0=myrisc.cpu.mem_rdata_q[28] I1=myrisc.cpu.mem_rdata[28] I2=myrisc.cpu.mem_xfer I3=myrisc.cpu.prefetched_high_word_SB_LUT4_I3_O[2] O=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=myrisc.cpu.mem_rdata_q[12] I1=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1] I2=myrisc.cpu.prefetched_high_word_SB_LUT4_I3_O[2] I3=myrisc.cpu.mem_xfer O=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000001100001010
.gate SB_LUT4 I0=myrisc.cpu.mem_rdata_q[12] I1=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1] I2=myrisc.cpu.mem_xfer I3=myrisc.cpu.mem_la_secondword O=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011101000000000
.gate SB_LUT4 I0=myrisc.cpu.mem_rdata_q[25] I1=myrisc.cpu.mem_rdata[25] I2=myrisc.cpu.mem_la_secondword I3=myrisc.cpu.mem_xfer O=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=myrisc.cpu.mem_rdata_q[28] I1=myrisc.cpu.mem_rdata[28] I2=myrisc.cpu.mem_la_secondword I3=myrisc.cpu.mem_xfer O=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=myrisc.rom_ready I1=myrisc.pico_rom.rdata[12] I2=myrisc.memory.rdata[12] I3=myrisc.ram_ready O=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000111101110111
.gate SB_DFFE C=CLK D=myrisc.cpu.mem_rdata_latched[6] E=myrisc.cpu.mem_xfer Q=myrisc.cpu.mem_rdata_q[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:413.2-527.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.mem_rdata_latched[5] E=myrisc.cpu.mem_xfer Q=myrisc.cpu.mem_rdata_q[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:413.2-527.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.mem_rdata_latched[4] E=myrisc.cpu.mem_xfer Q=myrisc.cpu.mem_rdata_q[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:413.2-527.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.mem_rdata_latched[3] E=myrisc.cpu.mem_xfer Q=myrisc.cpu.mem_rdata_q[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:413.2-527.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.mem_rdata_latched[2] E=myrisc.cpu.mem_xfer Q=myrisc.cpu.mem_rdata_q[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:413.2-527.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.mem_rdata_latched[1] E=myrisc.cpu.mem_xfer Q=myrisc.cpu.mem_rdata_q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:413.2-527.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.mem_rdata_latched[0] E=myrisc.cpu.mem_xfer Q=myrisc.cpu.mem_rdata_q[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:413.2-527.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFF C=CLK D=myrisc.cpu.mem_rdata_q_SB_DFF_Q_D Q=myrisc.cpu.mem_rdata_q[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:413.2-527.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=CLK D=myrisc.cpu.mem_rdata_q_SB_DFF_Q_1_D Q=myrisc.cpu.mem_rdata_q[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:413.2-527.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=CLK D=myrisc.cpu.mem_rdata_q_SB_DFF_Q_10_D Q=myrisc.cpu.mem_rdata_q[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:413.2-527.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_I2_O[0] I1=myrisc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I1_O[1] I2=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2] I3=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3] O=myrisc.cpu.mem_rdata_q_SB_DFF_Q_10_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011111111111
.gate SB_DFF C=CLK D=myrisc.cpu.mem_rdata_q_SB_DFF_Q_11_D Q=myrisc.cpu.mem_rdata_q[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:413.2-527.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=myrisc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I1_O[0] I1=myrisc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I1_O[1] I2=myrisc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2[1] I3=myrisc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I1_O[3] O=myrisc.cpu.mem_rdata_q_SB_DFF_Q_11_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111100001011
.gate SB_LUT4 I0=$false I1=myrisc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_I2_I1[0] I2=myrisc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2[1] I3=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[2] O=myrisc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=myrisc.cpu.mem_rdata_latched[12] I1=myrisc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_I2_I1[0] I2=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[1] I3=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[2] O=myrisc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101000000000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[1] I2=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[1] I3=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_28_D_SB_LUT4_O_I2[1] O=myrisc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[1] I3=myrisc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[0] O=myrisc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[3] I3=myrisc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I0_O[1] O=myrisc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_I2_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1] I3=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[1] O=myrisc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_I2_I1[0] I2=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[2] I3=myrisc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[0] O=myrisc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=$false I1=myrisc.cpu.mem_rdata_q[20] I2=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_20_D_SB_LUT4_O_I2[0] I3=myrisc.cpu.mem_xfer O=myrisc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000000110011
.gate SB_DFF C=CLK D=myrisc.cpu.mem_rdata_q_SB_DFF_Q_12_D Q=myrisc.cpu.mem_rdata_q[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:413.2-527.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I1[0] I2=myrisc.cpu.mem_rdata_latched[12] I3=myrisc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I1[2] O=myrisc.cpu.mem_rdata_q_SB_DFF_Q_12_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000000110011
.gate SB_LUT4 I0=$false I1=myrisc.cpu.mem_rdata_q[19] I2=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_12_D_SB_LUT4_O_I2[1] I3=myrisc.cpu.mem_xfer O=myrisc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000000110011
.gate SB_DFF C=CLK D=myrisc.cpu.mem_rdata_q_SB_DFF_Q_13_D Q=myrisc.cpu.mem_rdata_q[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:413.2-527.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I1[0] I2=myrisc.cpu.mem_rdata_latched[12] I3=myrisc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I1[2] O=myrisc.cpu.mem_rdata_q_SB_DFF_Q_13_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000000110011
.gate SB_LUT4 I0=$false I1=myrisc.cpu.mem_rdata_q[18] I2=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_13_D_SB_LUT4_O_I2[1] I3=myrisc.cpu.mem_xfer O=myrisc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000000110011
.gate SB_DFF C=CLK D=myrisc.cpu.mem_rdata_q_SB_DFF_Q_14_D Q=myrisc.cpu.mem_rdata_q[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:413.2-527.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I1[0] I2=myrisc.cpu.mem_rdata_latched[12] I3=myrisc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I1[2] O=myrisc.cpu.mem_rdata_q_SB_DFF_Q_14_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000000110011
.gate SB_LUT4 I0=$false I1=myrisc.cpu.mem_rdata_q[17] I2=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_14_D_SB_LUT4_O_I2[1] I3=myrisc.cpu.mem_xfer O=myrisc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000000110011
.gate SB_DFF C=CLK D=myrisc.cpu.mem_rdata_q_SB_DFF_Q_15_D Q=myrisc.cpu.mem_rdata_q[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:413.2-527.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1[0] I2=myrisc.cpu.mem_rdata_latched[6] I3=myrisc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I1[2] O=myrisc.cpu.mem_rdata_q_SB_DFF_Q_15_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000000110011
.gate SB_LUT4 I0=$false I1=myrisc.cpu.mem_rdata_q[16] I2=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_15_D_SB_LUT4_O_I2[1] I3=myrisc.cpu.mem_xfer O=myrisc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000000110011
.gate SB_DFF C=CLK D=myrisc.cpu.mem_rdata_q_SB_DFF_Q_16_D Q=myrisc.cpu.mem_rdata_q[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:413.2-527.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I1[0] I2=myrisc.cpu.mem_rdata_latched[5] I3=myrisc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I1[2] O=myrisc.cpu.mem_rdata_q_SB_DFF_Q_16_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000000110011
.gate SB_LUT4 I0=$false I1=myrisc.cpu.mem_rdata_q[15] I2=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I0_O[0] I3=myrisc.cpu.mem_xfer O=myrisc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000000110011
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3] I3=myrisc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1[0] O=myrisc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_DFF C=CLK D=myrisc.cpu.mem_rdata_q_SB_DFF_Q_17_D Q=myrisc.cpu.mem_rdata_q[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:413.2-527.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=myrisc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0[2] I1=myrisc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I1[2] I2=myrisc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2[2] I3=myrisc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2[3] O=myrisc.cpu.mem_rdata_q_SB_DFF_Q_17_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000011110001
.gate SB_LUT4 I0=$false I1=myrisc.cpu.mem_rdata_q[14] I2=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[1] I3=myrisc.cpu.mem_xfer O=myrisc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000000110011
.gate SB_LUT4 I0=myrisc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2] I1=myrisc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2[2] I2=myrisc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I1[2] I3=myrisc.cpu.mem_rdata_latched[12] O=myrisc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=myrisc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I0_O[1] I1=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[2] I2=myrisc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2] I3=myrisc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3] O=myrisc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1[0] I3=myrisc.cpu.mem_rdata_latched[4] O=myrisc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_DFF C=CLK D=myrisc.cpu.mem_rdata_q_SB_DFF_Q_18_D Q=myrisc.cpu.mem_rdata_q[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:413.2-527.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1[0] I2=myrisc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2[0] I3=myrisc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1[2] O=myrisc.cpu.mem_rdata_q_SB_DFF_Q_18_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111100000011
.gate SB_LUT4 I0=$false I1=myrisc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0] I2=myrisc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1] I3=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_I2_SB_LUT4_I3_O[0] O=myrisc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111100000000
.gate SB_LUT4 I0=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[1] I1=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[3] I2=myrisc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3[0] I3=myrisc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0] O=myrisc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2[0] I2=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[3] I3=myrisc.cpu.mem_rdata_latched[12] O=myrisc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.mem_rdata_q[13] I2=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[2] I3=myrisc.cpu.mem_xfer O=myrisc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000000110011
.gate SB_DFF C=CLK D=myrisc.cpu.mem_rdata_q_SB_DFF_Q_19_D Q=myrisc.cpu.mem_rdata_q[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:413.2-527.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0[2] I2=myrisc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2[0] I3=myrisc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I3[2] O=myrisc.cpu.mem_rdata_q_SB_DFF_Q_19_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001111111111
.gate SB_LUT4 I0=$false I1=myrisc.cpu.mem_rdata_q[12] I2=myrisc.cpu.mem_rdata_latched[12] I3=myrisc.cpu.mem_xfer O=myrisc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[3] I3=myrisc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I0_O[1] O=myrisc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=myrisc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I0[0] I1=myrisc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I0[1] I2=myrisc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I0[2] I3=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_I2_SB_LUT4_I3_O[0] O=myrisc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011111111111
.gate SB_LUT4 I0=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[1] I1=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I0_O_SB_LUT4_I2_O[2] I2=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[1] I3=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[2] O=myrisc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100000000001010
.gate SB_LUT4 I0=myrisc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0] I1=myrisc.cpu.mem_rdata_latched[2] I2=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I0_O[0] I3=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[2] O=myrisc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000001001111
.gate SB_LUT4 I0=myrisc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I1[0] I1=myrisc.cpu.mem_rdata_latched[5] I2=myrisc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I1[2] I3=myrisc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I1[3] O=myrisc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111100000000000
.gate SB_LUT4 I0=myrisc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0[0] I1=myrisc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3] I2=myrisc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0[2] I3=myrisc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I3[0] O=myrisc.cpu.mem_rdata_q_SB_DFF_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100010001001111
.gate SB_LUT4 I0=$false I1=myrisc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I2_I3[3] I2=myrisc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3[0] I3=myrisc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0] O=myrisc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=myrisc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I3[0] I1=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[3] I2=myrisc.cpu.mem_rdata_latched[12] I3=myrisc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I0_O[1] O=myrisc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I0_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011000011011100
.gate SB_LUT4 I0=myrisc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I0_O[0] I1=myrisc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I0_O[1] I2=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[2] I3=myrisc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0] O=myrisc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000011111
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2[0] I3=myrisc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I1[1] O=myrisc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.mem_rdata_q[30] I2=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_21_D_SB_LUT4_O_I2[1] I3=myrisc.cpu.mem_xfer O=myrisc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000000110011
.gate SB_DFF C=CLK D=myrisc.cpu.mem_rdata_q_SB_DFF_Q_2_D Q=myrisc.cpu.mem_rdata_q[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:413.2-527.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=CLK D=myrisc.cpu.mem_rdata_q_SB_DFF_Q_20_D Q=myrisc.cpu.mem_rdata_q[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:413.2-527.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=myrisc.cpu.mem_rdata_q[11] I1=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[3] I2=myrisc.cpu.mem_rdata_q_SB_DFF_Q_21_D_SB_LUT4_O_I2[2] I3=myrisc.cpu.mem_xfer O=myrisc.cpu.mem_rdata_q_SB_DFF_Q_20_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011001100111010
.gate SB_DFF C=CLK D=myrisc.cpu.mem_rdata_q_SB_DFF_Q_21_D Q=myrisc.cpu.mem_rdata_q[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:413.2-527.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=myrisc.cpu.mem_rdata_q[10] I1=myrisc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I0_O[1] I2=myrisc.cpu.mem_rdata_q_SB_DFF_Q_21_D_SB_LUT4_O_I2[2] I3=myrisc.cpu.mem_xfer O=myrisc.cpu.mem_rdata_q_SB_DFF_Q_21_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011001100111010
.gate SB_LUT4 I0=$false I1=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I2_SB_LUT4_I2_O[2] I2=myrisc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I3[3] I3=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_I2_SB_LUT4_I3_O[0] O=myrisc.cpu.mem_rdata_q_SB_DFF_Q_21_D_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000000000000
.gate SB_DFF C=CLK D=myrisc.cpu.mem_rdata_q_SB_DFF_Q_22_D Q=myrisc.cpu.mem_rdata_q[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:413.2-527.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1[0] I2=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_I2_SB_LUT4_I3_O[0] I3=myrisc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1[2] O=myrisc.cpu.mem_rdata_q_SB_DFF_Q_22_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111100110000
.gate SB_LUT4 I0=myrisc.cpu.mem_rdata_latched[4] I1=myrisc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O[0] I2=myrisc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2] I3=myrisc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3] O=myrisc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=myrisc.cpu.mem_rdata_q[9] I1=myrisc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2[3] I2=myrisc.cpu.mem_rdata_q_SB_DFF_Q_21_D_SB_LUT4_O_I2[2] I3=myrisc.cpu.mem_xfer O=myrisc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000001100001010
.gate SB_LUT4 I0=$false I1=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I0_O[0] I2=myrisc.cpu.mem_rdata_latched[6] I3=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_28_D_SB_LUT4_O_I2[1] O=myrisc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2[3] I2=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I0_O_SB_LUT4_I2_O[2] I3=myrisc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1] O=myrisc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I0_I2[0] I3=myrisc.cpu.mem_rdata_latched[2] O=myrisc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[0] I3=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[2] O=myrisc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_DFF C=CLK D=myrisc.cpu.mem_rdata_q_SB_DFF_Q_23_D Q=myrisc.cpu.mem_rdata_q[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:413.2-527.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I2_SB_LUT4_I2_O[2] I1=myrisc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I1[1] I2=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_I2_SB_LUT4_I3_O[0] I3=myrisc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I3[2] O=myrisc.cpu.mem_rdata_q_SB_DFF_Q_23_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100000011101111
.gate SB_LUT4 I0=myrisc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O[0] I1=myrisc.cpu.mem_rdata_latched[3] I2=myrisc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I3[2] I3=myrisc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I3[3] O=myrisc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000100010001111
.gate SB_LUT4 I0=$false I1=myrisc.cpu.mem_rdata_q[8] I2=myrisc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0] I3=myrisc.cpu.mem_xfer O=myrisc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000000110011
.gate SB_LUT4 I0=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[2] I1=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[1] I2=myrisc.cpu.mem_rdata_latched[0] I3=myrisc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[0] O=myrisc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111101000110000
.gate SB_DFF C=CLK D=myrisc.cpu.mem_rdata_q_SB_DFF_Q_24_D Q=myrisc.cpu.mem_rdata_q[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:413.2-527.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3] I2=myrisc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I2[2] I3=myrisc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I3[2] O=myrisc.cpu.mem_rdata_q_SB_DFF_Q_24_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[0] I3=myrisc.cpu.mem_rdata_latched[12] O=myrisc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=myrisc.cpu.mem_rdata_q[7] I1=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[0] I2=myrisc.cpu.mem_rdata_q_SB_DFF_Q_21_D_SB_LUT4_O_I2[2] I3=myrisc.cpu.mem_xfer O=myrisc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000001100001010
.gate SB_LUT4 I0=myrisc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1[0] I1=myrisc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1[1] I2=myrisc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1[2] I3=myrisc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1[3] O=myrisc.cpu.mem_rdata_q_SB_DFF_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111111110001
.gate SB_DFF C=CLK D=myrisc.cpu.mem_rdata_q_SB_DFF_Q_3_D Q=myrisc.cpu.mem_rdata_q[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:413.2-527.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=myrisc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0[0] I1=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_I2_SB_LUT4_I3_O[0] I2=myrisc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0[2] I3=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_23_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2] O=myrisc.cpu.mem_rdata_q_SB_DFF_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100010001001111
.gate SB_LUT4 I0=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[1] I1=myrisc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1] I2=myrisc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2] I3=myrisc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I1[3] O=myrisc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3[0] I3=myrisc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0] O=myrisc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=myrisc.cpu.mem_rdata_latched[4] I1=myrisc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[1] I2=myrisc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I2[2] I3=myrisc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I2[3] O=myrisc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1[0] I2=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[1] I3=myrisc.cpu.mem_rdata_latched[12] O=myrisc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_DFF C=CLK D=myrisc.cpu.mem_rdata_q_SB_DFF_Q_4_D Q=myrisc.cpu.mem_rdata_q[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:413.2-527.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1[0] I2=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_I2_SB_LUT4_I3_O[0] I3=myrisc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1[2] O=myrisc.cpu.mem_rdata_q_SB_DFF_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111100110000
.gate SB_LUT4 I0=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[1] I1=myrisc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I2_O[1] I2=myrisc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I2_O[2] I3=myrisc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I2_O[3] O=myrisc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_26_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_1_I2_SB_LUT4_I2_O[2] I2=myrisc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0] I3=myrisc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2] O=myrisc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000011001111
.gate SB_LUT4 I0=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[0] I1=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[1] I2=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[2] I3=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[3] O=myrisc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011000011111111
.gate SB_LUT4 I0=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I0_O_SB_LUT4_I2_O[2] I1=myrisc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1] I2=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I2_SB_LUT4_I2_O[2] I3=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_I2_SB_LUT4_I3_O[0] O=myrisc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=myrisc.cpu.mem_rdata_latched[12] I1=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[2] I2=myrisc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2] I3=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[2] O=myrisc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0111111100000000
.gate SB_LUT4 I0=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I0_O_SB_LUT4_I3_O[0] I1=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I0_O_SB_LUT4_I3_O[1] I2=myrisc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1] I3=myrisc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0] O=myrisc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=myrisc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0] I1=myrisc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2[2] I2=myrisc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2] I3=myrisc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I2_I3[3] O=myrisc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110000011101110
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_26_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_I2[2] I3=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[3] O=myrisc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I2_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=myrisc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[0] I1=myrisc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1[0] I2=myrisc.cpu.mem_rdata_latched[12] I3=myrisc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[3] O=myrisc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001111100000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[0] I2=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_15_D_SB_LUT4_O_I2_SB_LUT4_I2_O[0] I3=myrisc.cpu.mem_rdata_latched[3] O=myrisc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.mem_rdata_latched[6] I2=myrisc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[0] I3=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_26_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_1_I2_SB_LUT4_I2_O[0] O=myrisc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=$false I1=myrisc.cpu.mem_rdata_q[27] I2=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[0] I3=myrisc.cpu.mem_xfer O=myrisc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000000110011
.gate SB_DFF C=CLK D=myrisc.cpu.mem_rdata_q_SB_DFF_Q_5_D Q=myrisc.cpu.mem_rdata_q[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:413.2-527.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=myrisc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0[0] I1=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_I2_SB_LUT4_I3_O[0] I2=myrisc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0[2] I3=myrisc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0[3] O=myrisc.cpu.mem_rdata_q_SB_DFF_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111010011111111
.gate SB_LUT4 I0=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_26_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_1_I2_SB_LUT4_I2_O[0] I1=myrisc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[1] I2=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_26_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_1_I2_SB_LUT4_I2_O[2] I3=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_26_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_1_I2_SB_LUT4_I2_O[3] O=myrisc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=myrisc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0] I1=myrisc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[1] I2=myrisc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2] I3=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_I2_SB_LUT4_I3_O[0] O=myrisc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110000011101110
.gate SB_LUT4 I0=myrisc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0] I1=myrisc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1] I2=myrisc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2] I3=myrisc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3] O=myrisc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111000000000
.gate SB_DFF C=CLK D=myrisc.cpu.mem_rdata_q_SB_DFF_Q_6_D Q=myrisc.cpu.mem_rdata_q[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:413.2-527.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=myrisc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I0[0] I1=myrisc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I0[1] I2=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_I2_SB_LUT4_I3_O[0] I3=myrisc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I0[3] O=myrisc.cpu.mem_rdata_q_SB_DFF_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111110110000
.gate SB_LUT4 I0=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_26_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[0] I1=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_26_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[1] I2=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[1] I3=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_26_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[3] O=myrisc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000010001111
.gate SB_DFF C=CLK D=myrisc.cpu.mem_rdata_q_SB_DFF_Q_7_D Q=myrisc.cpu.mem_rdata_q[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:413.2-527.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_I2_O[0] I1=myrisc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I1_O[1] I2=myrisc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2[2] I3=myrisc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2[3] O=myrisc.cpu.mem_rdata_q_SB_DFF_Q_7_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111100000111
.gate SB_LUT4 I0=$false I1=myrisc.cpu.mem_rdata_q[24] I2=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_27_D_SB_LUT4_O_I2[0] I3=myrisc.cpu.mem_xfer O=myrisc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000000110011
.gate SB_LUT4 I0=myrisc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0] I1=myrisc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1] I2=myrisc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2] I3=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_I2_SB_LUT4_I3_O[0] O=myrisc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[3] I3=myrisc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I2[2] O=myrisc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_15_D_SB_LUT4_O_I2_SB_LUT4_I2_O[0] I1=myrisc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1] I2=myrisc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[0] I3=myrisc.cpu.mem_rdata_latched[6] O=myrisc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111000000000
.gate SB_DFF C=CLK D=myrisc.cpu.mem_rdata_q_SB_DFF_Q_8_D Q=myrisc.cpu.mem_rdata_q[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:413.2-527.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_I2_O[0] I1=myrisc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I1_O[1] I2=myrisc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I2[2] I3=myrisc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I2[3] O=myrisc.cpu.mem_rdata_q_SB_DFF_Q_8_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111100000111
.gate SB_LUT4 I0=$false I1=myrisc.cpu.mem_rdata_q[23] I2=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_28_D_SB_LUT4_O_I2[2] I3=myrisc.cpu.mem_xfer O=myrisc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000000110011
.gate SB_LUT4 I0=myrisc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0] I1=myrisc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1] I2=myrisc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2] I3=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_I2_SB_LUT4_I3_O[0] O=myrisc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[1] I2=myrisc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I0_O[1] I3=myrisc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I2[2] O=myrisc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=myrisc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1] I1=myrisc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[0] I2=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_23_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1] I3=myrisc.cpu.mem_rdata_latched[5] O=myrisc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111000000000
.gate SB_DFF C=CLK D=myrisc.cpu.mem_rdata_q_SB_DFF_Q_9_D Q=myrisc.cpu.mem_rdata_q[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:413.2-527.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I1_O[1] I2=myrisc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I2[3] I3=myrisc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I3[2] O=myrisc.cpu.mem_rdata_q_SB_DFF_Q_9_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111100000011
.gate SB_LUT4 I0=myrisc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I2[2] I1=myrisc.cpu.mem_rdata_latched[6] I2=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_I2_O[0] I3=myrisc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I2[3] O=myrisc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0111011101110000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.mem_rdata_q[22] I2=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_29_D_SB_LUT4_O_I2[0] I3=myrisc.cpu.mem_xfer O=myrisc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000000110011
.gate SB_LUT4 I0=myrisc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I0[0] I1=myrisc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2] I2=myrisc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I0[2] I3=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_I2_SB_LUT4_I3_O[0] O=myrisc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[0] I2=myrisc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1] I3=myrisc.cpu.mem_rdata_latched[4] O=myrisc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000000000
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I0_O_SB_LUT4_I2_O[2] I3=myrisc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I0_I2[0] O=myrisc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1[1] I2=myrisc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I2[1] I3=myrisc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1[3] O=myrisc.cpu.mem_rdata_q_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111100000011
.gate SB_LUT4 I0=$false I1=myrisc.cpu.mem_rdata_q[29] I2=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[1] I3=myrisc.cpu.mem_xfer O=myrisc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000000110011
.gate SB_LUT4 I0=$false I1=myrisc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0] I2=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_26_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_1_I2_SB_LUT4_I2_O[0] I3=myrisc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3] O=myrisc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[1] I2=myrisc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[0] I3=myrisc.cpu.mem_rdata_latched[12] O=myrisc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111001100000000
.gate SB_LUT4 I0=myrisc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[0] I1=myrisc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I2_I3[3] I2=myrisc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3[0] I3=myrisc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0] O=myrisc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_I2_SB_LUT4_I3_O[0] I2=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_23_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_I2[2] I3=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[1] O=myrisc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.mem_rdata_q[31] I2=myrisc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1] I3=myrisc.cpu.mem_xfer O=myrisc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000000110011
.gate SB_LUT4 I0=$false I1=myrisc.cpu.mem_rdata_latched[12] I2=myrisc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1] I3=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I2_SB_LUT4_I2_O[2] O=myrisc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111111001100
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[0] I3=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[1] O=myrisc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_DFFESR C=CLK D=myrisc.cpu.mem_state_SB_DFFESR_Q_D[1] E=myrisc.cpu.mem_state_SB_DFFESR_Q_E Q=myrisc.cpu.mem_state[1] R=myrisc.cpu.mem_state_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:548.2-624.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.mem_state_SB_DFFESR_Q_D[0] E=myrisc.cpu.mem_state_SB_DFFESR_Q_E Q=myrisc.cpu.mem_state[0] R=myrisc.cpu.mem_state_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:548.2-624.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=myrisc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I0[0] I1=myrisc.cpu.trap_SB_LUT4_I2_1_O[0] I2=myrisc.cpu.mem_do_rinst I3=myrisc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I3[3] O=myrisc.cpu.mem_state_SB_DFFESR_Q_D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000111011111111
.gate SB_LUT4 I0=myrisc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_1_I0[0] I1=myrisc.cpu.mem_state[1] I2=myrisc.cpu.mem_state[0] I3=myrisc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_1_I0[3] O=myrisc.cpu.mem_state_SB_DFFESR_Q_D[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001000011111111
.gate SB_LUT4 I0=myrisc.cpu.mem_do_rinst I1=myrisc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I0[0] I2=myrisc.cpu.mem_do_wdata I3=myrisc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3[1] O=myrisc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_1_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=myrisc.cpu.mem_do_rinst I1=myrisc.cpu.mem_do_rdata I2=myrisc.cpu.mem_la_read I3=myrisc.cpu.mem_xfer O=myrisc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_1_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000111000000000
.gate SB_LUT4 I0=myrisc.cpu.mem_do_wdata I1=myrisc.cpu.mem_xfer I2=myrisc.cpu.mem_state[0] I3=myrisc.cpu.mem_state[1] O=myrisc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111110011110101
.gate SB_LUT4 I0=$false I1=$false I2=resetn I3=myrisc.cpu.trap O=myrisc.cpu.mem_state_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.trap_SB_LUT4_I2_1_O[2] O=myrisc.cpu.mem_state_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_DFFESR C=CLK D=myrisc.cpu.mem_valid_SB_DFFESR_Q_D E=myrisc.cpu.mem_valid_SB_DFFESR_Q_E Q=myrisc.cpu.mem_valid R=myrisc.cpu.mem_state_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:548.2-624.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.mem_la_read I2=myrisc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2[1] I3=myrisc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2[2] O=myrisc.cpu.mem_valid_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000011111111
.gate SB_LUT4 I0=$false I1=myrisc.cpu.mem_state[1] I2=myrisc.cpu.mem_state[0] I3=myrisc.cpu.mem_xfer O=myrisc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=myrisc.cpu.last_mem_valid_SB_DFFSR_Q_D[0] I1=myrisc.cpu.last_mem_valid_SB_DFFSR_Q_D[1] I2=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I2_SB_LUT4_I2_O[3] I3=myrisc.cpu.last_mem_valid_SB_DFFSR_Q_D[3] O=myrisc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=myrisc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I0[0] I1=myrisc.rx.uart_rx_ready_SB_DFFESR_Q_D[0] I2=myrisc.cpu.trap I3=resetn O=myrisc.cpu.mem_valid_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=myrisc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I0[0] I1=myrisc.cpu.mem_do_rinst I2=myrisc.cpu.mem_xfer I3=myrisc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I0[3] O=myrisc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=myrisc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_O[0] I2=myrisc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_O[1] I3=resetn O=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=myrisc.cpu.mem_rdata_latched[1] I1=myrisc.cpu.mem_rdata_latched[0] I2=myrisc.cpu.mem_xfer I3=myrisc.cpu.prefetched_high_word_SB_LUT4_I3_O[2] O=myrisc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.mem_state[0] I3=myrisc.cpu.mem_state[1] O=myrisc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=myrisc.cpu.mem_do_rdata I1=myrisc.cpu.mem_do_prefetch I2=myrisc.cpu.mem_do_rinst I3=myrisc.cpu.mem_valid O=myrisc.cpu.mem_valid_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=myrisc.cpu.mem_addr[5] I1=myrisc.cpu.mem_addr[6] I2=myrisc.cpu.mem_addr[7] I3=myrisc.cpu.mem_valid O=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.rx.uart_rx_ready_SB_DFFESR_Q_D[0] I3=myrisc.cpu.mem_valid O=myrisc.cpu.last_mem_valid_SB_DFFSR_Q_D[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_DFFE C=CLK D=myrisc.cpu.mem_la_wdata[31] E=myrisc.cpu.trap_SB_LUT4_I2_O Q=myrisc.cpu.mem_wdata[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:548.2-624.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.mem_la_wdata[30] E=myrisc.cpu.trap_SB_LUT4_I2_O Q=myrisc.cpu.mem_wdata[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:548.2-624.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.mem_la_wdata[21] E=myrisc.cpu.trap_SB_LUT4_I2_O Q=myrisc.cpu.mem_wdata[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:548.2-624.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.mem_la_wdata[20] E=myrisc.cpu.trap_SB_LUT4_I2_O Q=myrisc.cpu.mem_wdata[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:548.2-624.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.mem_la_wdata[19] E=myrisc.cpu.trap_SB_LUT4_I2_O Q=myrisc.cpu.mem_wdata[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:548.2-624.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.mem_la_wdata[18] E=myrisc.cpu.trap_SB_LUT4_I2_O Q=myrisc.cpu.mem_wdata[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:548.2-624.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.mem_la_wdata[17] E=myrisc.cpu.trap_SB_LUT4_I2_O Q=myrisc.cpu.mem_wdata[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:548.2-624.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.mem_la_wdata[16] E=myrisc.cpu.trap_SB_LUT4_I2_O Q=myrisc.cpu.mem_wdata[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:548.2-624.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.mem_la_wdata[15] E=myrisc.cpu.trap_SB_LUT4_I2_O Q=myrisc.cpu.mem_wdata[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:548.2-624.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.mem_la_wdata[14] E=myrisc.cpu.trap_SB_LUT4_I2_O Q=myrisc.cpu.mem_wdata[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:548.2-624.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.mem_la_wdata[13] E=myrisc.cpu.trap_SB_LUT4_I2_O Q=myrisc.cpu.mem_wdata[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:548.2-624.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.mem_la_wdata[12] E=myrisc.cpu.trap_SB_LUT4_I2_O Q=myrisc.cpu.mem_wdata[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:548.2-624.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.mem_la_wdata[29] E=myrisc.cpu.trap_SB_LUT4_I2_O Q=myrisc.cpu.mem_wdata[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:548.2-624.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.mem_la_wdata[11] E=myrisc.cpu.trap_SB_LUT4_I2_O Q=myrisc.cpu.mem_wdata[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:548.2-624.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.mem_la_wdata[10] E=myrisc.cpu.trap_SB_LUT4_I2_O Q=myrisc.cpu.mem_wdata[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:548.2-624.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.mem_la_wdata[9] E=myrisc.cpu.trap_SB_LUT4_I2_O Q=myrisc.cpu.mem_wdata[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:548.2-624.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.mem_la_wdata[8] E=myrisc.cpu.trap_SB_LUT4_I2_O Q=myrisc.cpu.mem_wdata[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:548.2-624.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.reg_op2[7] E=myrisc.cpu.trap_SB_LUT4_I2_O Q=myrisc.cpu.mem_wdata[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:548.2-624.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.reg_op2[6] E=myrisc.cpu.trap_SB_LUT4_I2_O Q=myrisc.cpu.mem_wdata[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:548.2-624.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.reg_op2[5] E=myrisc.cpu.trap_SB_LUT4_I2_O Q=myrisc.cpu.mem_wdata[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:548.2-624.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.reg_op2[4] E=myrisc.cpu.trap_SB_LUT4_I2_O Q=myrisc.cpu.mem_wdata[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:548.2-624.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.reg_op2[3] E=myrisc.cpu.trap_SB_LUT4_I2_O Q=myrisc.cpu.mem_wdata[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:548.2-624.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.reg_op2[2] E=myrisc.cpu.trap_SB_LUT4_I2_O Q=myrisc.cpu.mem_wdata[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:548.2-624.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.mem_la_wdata[28] E=myrisc.cpu.trap_SB_LUT4_I2_O Q=myrisc.cpu.mem_wdata[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:548.2-624.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.reg_op2[1] E=myrisc.cpu.trap_SB_LUT4_I2_O Q=myrisc.cpu.mem_wdata[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:548.2-624.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.reg_op2[0] E=myrisc.cpu.trap_SB_LUT4_I2_O Q=myrisc.cpu.mem_wdata[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:548.2-624.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.mem_la_wdata[27] E=myrisc.cpu.trap_SB_LUT4_I2_O Q=myrisc.cpu.mem_wdata[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:548.2-624.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.mem_la_wdata[26] E=myrisc.cpu.trap_SB_LUT4_I2_O Q=myrisc.cpu.mem_wdata[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:548.2-624.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.mem_la_wdata[25] E=myrisc.cpu.trap_SB_LUT4_I2_O Q=myrisc.cpu.mem_wdata[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:548.2-624.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.mem_la_wdata[24] E=myrisc.cpu.trap_SB_LUT4_I2_O Q=myrisc.cpu.mem_wdata[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:548.2-624.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.mem_la_wdata[23] E=myrisc.cpu.trap_SB_LUT4_I2_O Q=myrisc.cpu.mem_wdata[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:548.2-624.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.mem_la_wdata[22] E=myrisc.cpu.trap_SB_LUT4_I2_O Q=myrisc.cpu.mem_wdata[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:548.2-624.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFF C=CLK D=myrisc.cpu.mem_wordsize_SB_DFF_Q_D Q=myrisc.cpu.mem_wordsize[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=CLK D=myrisc.cpu.mem_wordsize_SB_DFF_Q_1_D Q=myrisc.cpu.mem_wordsize[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.instr_sb_SB_LUT4_I3_O[0] I2=myrisc.cpu.instr_sb_SB_LUT4_I3_O[1] I3=myrisc.cpu.instr_sb_SB_LUT4_I3_O[2] O=myrisc.cpu.mem_wordsize_SB_DFF_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111111100
.gate SB_DFF C=CLK D=myrisc.cpu.mem_wordsize_SB_DFF_Q_2_D Q=myrisc.cpu.mem_wordsize[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=myrisc.cpu.instr_lw_SB_LUT4_I1_O[0] I1=myrisc.cpu.instr_lw_SB_LUT4_I1_O[1] I2=resetn I3=myrisc.cpu.mem_wordsize[0] O=myrisc.cpu.mem_wordsize_SB_DFF_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0111111100110000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.instr_sh_SB_LUT4_I3_O[0] I2=myrisc.cpu.instr_sh_SB_LUT4_I3_O[1] I3=myrisc.cpu.instr_sh_SB_LUT4_I3_O[2] O=myrisc.cpu.mem_wordsize_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111111100
.gate SB_DFFE C=CLK D=myrisc.cpu.mem_wstrb_SB_DFFE_Q_D E=myrisc.cpu.trap_SB_LUT4_I2_1_O[2] Q=myrisc.cpu.mem_wstrb[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:548.2-624.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.mem_wstrb_SB_DFFE_Q_1_D E=myrisc.cpu.trap_SB_LUT4_I2_1_O[2] Q=myrisc.cpu.mem_wstrb[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:548.2-624.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=myrisc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0[0] I1=myrisc.cpu.mem_wstrb[2] I2=myrisc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2[2] I3=myrisc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3[1] O=myrisc.cpu.mem_wstrb_SB_DFFE_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000011111000
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0] I3=myrisc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1] O=myrisc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=myrisc.cpu.reg_op1[0] I1=myrisc.cpu.reg_op1[1] I2=myrisc.cpu.mem_wordsize[2] I3=myrisc.cpu.mem_wordsize[1] O=myrisc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011101100110000
.gate SB_DFFE C=CLK D=myrisc.cpu.mem_wstrb_SB_DFFE_Q_2_D E=myrisc.cpu.trap_SB_LUT4_I2_1_O[2] Q=myrisc.cpu.mem_wstrb[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:548.2-624.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=myrisc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0[0] I1=myrisc.cpu.mem_wstrb[1] I2=myrisc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I2[2] I3=myrisc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3[1] O=myrisc.cpu.mem_wstrb_SB_DFFE_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000011111000
.gate SB_LUT4 I0=myrisc.cpu.reg_op1[1] I1=myrisc.cpu.reg_op1[0] I2=myrisc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I3[2] I3=myrisc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1] O=myrisc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=myrisc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0[0] I1=myrisc.cpu.mem_wstrb[3] I2=myrisc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I2[2] I3=myrisc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3[1] O=myrisc.cpu.mem_wstrb_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000011111000
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0[0] I3=myrisc.cpu.trap_SB_LUT4_I2_1_O[2] O=myrisc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0] I3=myrisc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1] O=myrisc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=myrisc.cpu.reg_op1[0] I1=myrisc.cpu.reg_op1[1] I2=myrisc.cpu.mem_wordsize[2] I3=myrisc.cpu.mem_wordsize[1] O=myrisc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011011100110000
.gate SB_LUT4 I0=myrisc.cpu.mem_do_rinst I1=myrisc.cpu.mem_do_rdata I2=myrisc.cpu.mem_do_prefetch I3=myrisc.cpu.mem_do_wdata_SB_LUT4_I1_I3[3] O=myrisc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=myrisc.cpu.mem_do_rinst I1=myrisc.cpu.prefetched_high_word_SB_LUT4_I3_O[1] I2=myrisc.cpu.prefetched_high_word_SB_LUT4_I3_O[2] I3=myrisc.cpu.prefetched_high_word_SB_LUT4_I3_O[3] O=myrisc.cpu.mem_xfer
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111110000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_next_pc[30] I2=myrisc.cpu.reg_out[30] I3=myrisc.cpu.latched_store_SB_LUT4_I3_1_O[2] O=myrisc.cpu.next_pc[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_next_pc[29] I2=myrisc.cpu.reg_out[29] I3=myrisc.cpu.latched_store_SB_LUT4_I3_1_O[2] O=myrisc.cpu.next_pc[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_next_pc[20] I2=myrisc.cpu.reg_out[20] I3=myrisc.cpu.latched_store_SB_LUT4_I3_1_O[2] O=myrisc.cpu.next_pc[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_next_pc[19] I2=myrisc.cpu.reg_out[19] I3=myrisc.cpu.latched_store_SB_LUT4_I3_1_O[2] O=myrisc.cpu.next_pc[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_next_pc[18] I2=myrisc.cpu.reg_out[18] I3=myrisc.cpu.latched_store_SB_LUT4_I3_1_O[2] O=myrisc.cpu.next_pc[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_next_pc[17] I2=myrisc.cpu.reg_out[17] I3=myrisc.cpu.latched_store_SB_LUT4_I3_1_O[2] O=myrisc.cpu.next_pc[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_next_pc[16] I2=myrisc.cpu.reg_out[16] I3=myrisc.cpu.latched_store_SB_LUT4_I3_1_O[2] O=myrisc.cpu.next_pc[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_next_pc[15] I2=myrisc.cpu.reg_out[15] I3=myrisc.cpu.latched_store_SB_LUT4_I3_1_O[2] O=myrisc.cpu.next_pc[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_next_pc[14] I2=myrisc.cpu.reg_out[14] I3=myrisc.cpu.latched_store_SB_LUT4_I3_1_O[2] O=myrisc.cpu.next_pc[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_next_pc[13] I2=myrisc.cpu.reg_out[13] I3=myrisc.cpu.latched_store_SB_LUT4_I3_1_O[2] O=myrisc.cpu.next_pc[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_next_pc[12] I2=myrisc.cpu.reg_out[12] I3=myrisc.cpu.latched_store_SB_LUT4_I3_1_O[2] O=myrisc.cpu.next_pc[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_next_pc[11] I2=myrisc.cpu.reg_out[11] I3=myrisc.cpu.latched_store_SB_LUT4_I3_1_O[2] O=myrisc.cpu.next_pc[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_next_pc[28] I2=myrisc.cpu.reg_out[28] I3=myrisc.cpu.latched_store_SB_LUT4_I3_1_O[2] O=myrisc.cpu.next_pc[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_next_pc[10] I2=myrisc.cpu.reg_out[10] I3=myrisc.cpu.latched_store_SB_LUT4_I3_1_O[2] O=myrisc.cpu.next_pc[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_next_pc[9] I2=myrisc.cpu.reg_out[9] I3=myrisc.cpu.latched_store_SB_LUT4_I3_1_O[2] O=myrisc.cpu.next_pc[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_next_pc[8] I2=myrisc.cpu.reg_out[8] I3=myrisc.cpu.latched_store_SB_LUT4_I3_1_O[2] O=myrisc.cpu.next_pc[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_next_pc[7] I2=myrisc.cpu.reg_out[7] I3=myrisc.cpu.latched_store_SB_LUT4_I3_1_O[2] O=myrisc.cpu.next_pc[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_next_pc[6] I2=myrisc.cpu.reg_out[6] I3=myrisc.cpu.latched_store_SB_LUT4_I3_1_O[2] O=myrisc.cpu.next_pc[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_next_pc[5] I2=myrisc.cpu.reg_out[5] I3=myrisc.cpu.latched_store_SB_LUT4_I3_1_O[2] O=myrisc.cpu.next_pc[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_next_pc[4] I2=myrisc.cpu.reg_out[4] I3=myrisc.cpu.latched_store_SB_LUT4_I3_1_O[2] O=myrisc.cpu.next_pc[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_next_pc[3] I2=myrisc.cpu.reg_out[3] I3=myrisc.cpu.latched_store_SB_LUT4_I3_1_O[2] O=myrisc.cpu.next_pc[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_next_pc[2] I2=myrisc.cpu.reg_out[2] I3=myrisc.cpu.latched_store_SB_LUT4_I3_1_O[2] O=myrisc.cpu.next_pc[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_next_pc[27] I2=myrisc.cpu.reg_out[27] I3=myrisc.cpu.latched_store_SB_LUT4_I3_1_O[2] O=myrisc.cpu.next_pc[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_next_pc[26] I2=myrisc.cpu.reg_out[26] I3=myrisc.cpu.latched_store_SB_LUT4_I3_1_O[2] O=myrisc.cpu.next_pc[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_next_pc[25] I2=myrisc.cpu.reg_out[25] I3=myrisc.cpu.latched_store_SB_LUT4_I3_1_O[2] O=myrisc.cpu.next_pc[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_next_pc[24] I2=myrisc.cpu.reg_out[24] I3=myrisc.cpu.latched_store_SB_LUT4_I3_1_O[2] O=myrisc.cpu.next_pc[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_next_pc[23] I2=myrisc.cpu.reg_out[23] I3=myrisc.cpu.latched_store_SB_LUT4_I3_1_O[2] O=myrisc.cpu.next_pc[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_next_pc[22] I2=myrisc.cpu.reg_out[22] I3=myrisc.cpu.latched_store_SB_LUT4_I3_1_O[2] O=myrisc.cpu.next_pc[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=myrisc.cpu.reg_next_pc[21] I2=myrisc.cpu.reg_out[21] I3=myrisc.cpu.latched_store_SB_LUT4_I3_1_O[2] O=myrisc.cpu.next_pc[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D E=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_E Q=myrisc.cpu.pcpi_div.dividend[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_1_D E=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_E Q=myrisc.cpu.pcpi_div.dividend[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_10_D E=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_E Q=myrisc.cpu.pcpi_div.dividend[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1[21] I2=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_10_D_SB_LUT4_O_I2[1] I3=myrisc.cpu.pcpi_div.start O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_10_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111111001100
.gate SB_LUT4 I0=myrisc.cpu.reg_op1[21] I1=myrisc.cpu.pcpi_div.instr_rem_SB_LUT4_I2_1_O[1] I2=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[21] I3=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[21] O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_10_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2402.59-2402.68|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101000100011101
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_11_D E=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_E Q=myrisc.cpu.pcpi_div.dividend[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1[20] I2=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_11_D_SB_LUT4_O_I2[1] I3=myrisc.cpu.pcpi_div.start O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_11_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111111001100
.gate SB_LUT4 I0=myrisc.cpu.reg_op1[20] I1=myrisc.cpu.pcpi_div.instr_rem_SB_LUT4_I2_1_O[1] I2=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[20] I3=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[20] O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_11_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2402.59-2402.68|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101000100011101
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_12_D E=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_E Q=myrisc.cpu.pcpi_div.dividend[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1[19] I2=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_12_D_SB_LUT4_O_I2[1] I3=myrisc.cpu.pcpi_div.start O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_12_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111111001100
.gate SB_LUT4 I0=myrisc.cpu.reg_op1[19] I1=myrisc.cpu.pcpi_div.instr_rem_SB_LUT4_I2_1_O[1] I2=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[19] I3=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[19] O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_12_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2402.59-2402.68|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101000100011101
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_13_D E=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_E Q=myrisc.cpu.pcpi_div.dividend[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1[18] I2=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_13_D_SB_LUT4_O_I2[1] I3=myrisc.cpu.pcpi_div.start O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_13_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111111001100
.gate SB_LUT4 I0=myrisc.cpu.reg_op1[18] I1=myrisc.cpu.pcpi_div.instr_rem_SB_LUT4_I2_1_O[1] I2=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[18] I3=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[18] O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_13_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2402.59-2402.68|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101000100011101
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_14_D E=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_E Q=myrisc.cpu.pcpi_div.dividend[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1[17] I2=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_14_D_SB_LUT4_O_I2[1] I3=myrisc.cpu.pcpi_div.start O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_14_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111111001100
.gate SB_LUT4 I0=myrisc.cpu.reg_op1[17] I1=myrisc.cpu.pcpi_div.instr_rem_SB_LUT4_I2_1_O[1] I2=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[17] I3=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[17] O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_14_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2402.59-2402.68|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101000100011101
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_15_D E=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_E Q=myrisc.cpu.pcpi_div.dividend[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1[16] I2=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_15_D_SB_LUT4_O_I2[1] I3=myrisc.cpu.pcpi_div.start O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_15_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111111001100
.gate SB_LUT4 I0=myrisc.cpu.reg_op1[16] I1=myrisc.cpu.pcpi_div.instr_rem_SB_LUT4_I2_1_O[1] I2=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[16] I3=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[16] O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_15_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2402.59-2402.68|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101000100011101
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_16_D E=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_E Q=myrisc.cpu.pcpi_div.dividend[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1[15] I2=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_16_D_SB_LUT4_O_I2[1] I3=myrisc.cpu.pcpi_div.start O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_16_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111111001100
.gate SB_LUT4 I0=myrisc.cpu.reg_op1[15] I1=myrisc.cpu.pcpi_div.instr_rem_SB_LUT4_I2_1_O[1] I2=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[15] I3=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[15] O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_16_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2402.59-2402.68|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101000100011101
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_17_D E=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_E Q=myrisc.cpu.pcpi_div.dividend[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1[14] I2=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_17_D_SB_LUT4_O_I2[1] I3=myrisc.cpu.pcpi_div.start O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_17_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111111001100
.gate SB_LUT4 I0=myrisc.cpu.reg_op1[14] I1=myrisc.cpu.pcpi_div.instr_rem_SB_LUT4_I2_1_O[1] I2=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[14] I3=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[14] O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_17_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2402.59-2402.68|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101000100011101
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_18_D E=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_E Q=myrisc.cpu.pcpi_div.dividend[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1[13] I2=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_18_D_SB_LUT4_O_I2[1] I3=myrisc.cpu.pcpi_div.start O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_18_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111111001100
.gate SB_LUT4 I0=myrisc.cpu.reg_op1[13] I1=myrisc.cpu.pcpi_div.instr_rem_SB_LUT4_I2_1_O[1] I2=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[13] I3=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[13] O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_18_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2402.59-2402.68|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101000100011101
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_19_D E=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_E Q=myrisc.cpu.pcpi_div.dividend[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1[12] I2=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_19_D_SB_LUT4_O_I2[1] I3=myrisc.cpu.pcpi_div.start O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_19_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111111001100
.gate SB_LUT4 I0=myrisc.cpu.reg_op1[12] I1=myrisc.cpu.pcpi_div.instr_rem_SB_LUT4_I2_1_O[1] I2=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[12] I3=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[12] O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_19_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2402.59-2402.68|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101000100011101
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1[30] I2=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1] I3=myrisc.cpu.pcpi_div.start O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111111001100
.gate SB_LUT4 I0=myrisc.cpu.reg_op1[30] I1=myrisc.cpu.pcpi_div.instr_rem_SB_LUT4_I2_1_O[1] I2=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[30] I3=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[30] O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2402.59-2402.68|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101000100011101
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_2_D E=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_E Q=myrisc.cpu.pcpi_div.dividend[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_20_D E=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_E Q=myrisc.cpu.pcpi_div.dividend[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1[11] I2=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_20_D_SB_LUT4_O_I2[1] I3=myrisc.cpu.pcpi_div.start O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_20_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111111001100
.gate SB_LUT4 I0=myrisc.cpu.reg_op1[11] I1=myrisc.cpu.pcpi_div.instr_rem_SB_LUT4_I2_1_O[1] I2=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[11] I3=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[11] O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_20_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2402.59-2402.68|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101000100011101
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_21_D E=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_E Q=myrisc.cpu.pcpi_div.dividend[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1[10] I2=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_21_D_SB_LUT4_O_I2[1] I3=myrisc.cpu.pcpi_div.start O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_21_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111111001100
.gate SB_LUT4 I0=myrisc.cpu.reg_op1[10] I1=myrisc.cpu.pcpi_div.instr_rem_SB_LUT4_I2_1_O[1] I2=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[10] I3=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[10] O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_21_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2402.59-2402.68|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101000100011101
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_22_D E=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_E Q=myrisc.cpu.pcpi_div.dividend[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1[9] I2=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_22_D_SB_LUT4_O_I2[1] I3=myrisc.cpu.pcpi_div.start O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_22_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111111001100
.gate SB_LUT4 I0=myrisc.cpu.reg_op1[9] I1=myrisc.cpu.pcpi_div.instr_rem_SB_LUT4_I2_1_O[1] I2=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[9] I3=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[9] O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_22_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2402.59-2402.68|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101000100011101
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_23_D E=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_E Q=myrisc.cpu.pcpi_div.dividend[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1[8] I2=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_23_D_SB_LUT4_O_I2[1] I3=myrisc.cpu.pcpi_div.start O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_23_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111111001100
.gate SB_LUT4 I0=myrisc.cpu.reg_op1[8] I1=myrisc.cpu.pcpi_div.instr_rem_SB_LUT4_I2_1_O[1] I2=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[8] I3=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[8] O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_23_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2402.59-2402.68|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101000100011101
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_24_D E=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_E Q=myrisc.cpu.pcpi_div.dividend[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1[7] I2=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_24_D_SB_LUT4_O_I2[1] I3=myrisc.cpu.pcpi_div.start O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_24_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111111001100
.gate SB_LUT4 I0=myrisc.cpu.reg_op1[7] I1=myrisc.cpu.pcpi_div.instr_rem_SB_LUT4_I2_1_O[1] I2=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[7] I3=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[7] O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_24_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2402.59-2402.68|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101000100011101
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_25_D E=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_E Q=myrisc.cpu.pcpi_div.dividend[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1[6] I2=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_25_D_SB_LUT4_O_I2[1] I3=myrisc.cpu.pcpi_div.start O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_25_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111111001100
.gate SB_LUT4 I0=myrisc.cpu.reg_op1[6] I1=myrisc.cpu.pcpi_div.instr_rem_SB_LUT4_I2_1_O[1] I2=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[6] I3=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[6] O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_25_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2402.59-2402.68|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101000100011101
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_26_D E=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_E Q=myrisc.cpu.pcpi_div.dividend[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1[5] I2=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_26_D_SB_LUT4_O_I2[1] I3=myrisc.cpu.pcpi_div.start O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_26_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111111001100
.gate SB_LUT4 I0=myrisc.cpu.reg_op1[5] I1=myrisc.cpu.pcpi_div.instr_rem_SB_LUT4_I2_1_O[1] I2=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[5] I3=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[5] O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_26_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2402.59-2402.68|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101000100011101
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_27_D E=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_E Q=myrisc.cpu.pcpi_div.dividend[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1[4] I2=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_27_D_SB_LUT4_O_I2[1] I3=myrisc.cpu.pcpi_div.start O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_27_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111111001100
.gate SB_LUT4 I0=myrisc.cpu.reg_op1[4] I1=myrisc.cpu.pcpi_div.instr_rem_SB_LUT4_I2_1_O[1] I2=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[4] I3=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[4] O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_27_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2402.59-2402.68|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101000100011101
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_28_D E=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_E Q=myrisc.cpu.pcpi_div.dividend[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1[3] I2=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_28_D_SB_LUT4_O_I2[1] I3=myrisc.cpu.pcpi_div.start O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_28_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111111001100
.gate SB_LUT4 I0=myrisc.cpu.reg_op1[3] I1=myrisc.cpu.pcpi_div.instr_rem_SB_LUT4_I2_1_O[1] I2=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3] I3=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3] O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_28_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2402.59-2402.68|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101000100011101
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_29_D E=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_E Q=myrisc.cpu.pcpi_div.dividend[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1[2] I2=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_29_D_SB_LUT4_O_I2[1] I3=myrisc.cpu.pcpi_div.start O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_29_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111111001100
.gate SB_LUT4 I0=myrisc.cpu.reg_op1[2] I1=myrisc.cpu.pcpi_div.instr_rem_SB_LUT4_I2_1_O[1] I2=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2] I3=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2] O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_29_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2402.59-2402.68|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101000100011101
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1[29] I2=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_2_D_SB_LUT4_O_I2[1] I3=myrisc.cpu.pcpi_div.start O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111111001100
.gate SB_LUT4 I0=myrisc.cpu.reg_op1[29] I1=myrisc.cpu.pcpi_div.instr_rem_SB_LUT4_I2_1_O[1] I2=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[29] I3=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[29] O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_2_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2402.59-2402.68|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101000100011101
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_3_D E=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_E Q=myrisc.cpu.pcpi_div.dividend[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_30_D E=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_E Q=myrisc.cpu.pcpi_div.dividend[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1[1] I2=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_30_D_SB_LUT4_O_I2[1] I3=myrisc.cpu.pcpi_div.start O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_30_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111111001100
.gate SB_LUT4 I0=myrisc.cpu.reg_op1[1] I1=myrisc.cpu.pcpi_div.instr_rem_SB_LUT4_I2_1_O[1] I2=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1] I3=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0] O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_30_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2402.59-2402.68|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101000100011101
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D E=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_E Q=myrisc.cpu.pcpi_div.dividend[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=myrisc.cpu.reg_op1[0] I1=myrisc.cpu.pcpi_div.dividend[0] I2=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[0] I3=myrisc.cpu.pcpi_div.start O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2427.17-2427.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010101011000011
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1[28] I2=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_3_D_SB_LUT4_O_I2[1] I3=myrisc.cpu.pcpi_div.start O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111111001100
.gate SB_LUT4 I0=myrisc.cpu.reg_op1[28] I1=myrisc.cpu.pcpi_div.instr_rem_SB_LUT4_I2_1_O[1] I2=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[28] I3=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[28] O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_3_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2402.59-2402.68|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101000100011101
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_4_D E=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_E Q=myrisc.cpu.pcpi_div.dividend[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1[27] I2=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_4_D_SB_LUT4_O_I2[1] I3=myrisc.cpu.pcpi_div.start O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111111001100
.gate SB_LUT4 I0=myrisc.cpu.reg_op1[27] I1=myrisc.cpu.pcpi_div.instr_rem_SB_LUT4_I2_1_O[1] I2=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[27] I3=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[27] O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_4_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2402.59-2402.68|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101000100011101
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_5_D E=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_E Q=myrisc.cpu.pcpi_div.dividend[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1[26] I2=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_5_D_SB_LUT4_O_I2[1] I3=myrisc.cpu.pcpi_div.start O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111111001100
.gate SB_LUT4 I0=myrisc.cpu.reg_op1[26] I1=myrisc.cpu.pcpi_div.instr_rem_SB_LUT4_I2_1_O[1] I2=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[26] I3=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[26] O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_5_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2402.59-2402.68|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101000100011101
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_6_D E=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_E Q=myrisc.cpu.pcpi_div.dividend[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1[25] I2=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_6_D_SB_LUT4_O_I2[1] I3=myrisc.cpu.pcpi_div.start O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111111001100
.gate SB_LUT4 I0=myrisc.cpu.reg_op1[25] I1=myrisc.cpu.pcpi_div.instr_rem_SB_LUT4_I2_1_O[1] I2=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[25] I3=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[25] O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_6_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2402.59-2402.68|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101000100011101
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_7_D E=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_E Q=myrisc.cpu.pcpi_div.dividend[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1[24] I2=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_7_D_SB_LUT4_O_I2[1] I3=myrisc.cpu.pcpi_div.start O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_7_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111111001100
.gate SB_LUT4 I0=myrisc.cpu.reg_op1[24] I1=myrisc.cpu.pcpi_div.instr_rem_SB_LUT4_I2_1_O[1] I2=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[24] I3=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[24] O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_7_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2402.59-2402.68|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101000100011101
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_8_D E=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_E Q=myrisc.cpu.pcpi_div.dividend[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1[23] I2=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_8_D_SB_LUT4_O_I2[1] I3=myrisc.cpu.pcpi_div.start O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_8_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111111001100
.gate SB_LUT4 I0=myrisc.cpu.reg_op1[23] I1=myrisc.cpu.pcpi_div.instr_rem_SB_LUT4_I2_1_O[1] I2=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[23] I3=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[23] O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_8_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2402.59-2402.68|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101000100011101
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_9_D E=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_E Q=myrisc.cpu.pcpi_div.dividend[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1[22] I2=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_9_D_SB_LUT4_O_I2[1] I3=myrisc.cpu.pcpi_div.start O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_9_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111111001100
.gate SB_LUT4 I0=myrisc.cpu.reg_op1[22] I1=myrisc.cpu.pcpi_div.instr_rem_SB_LUT4_I2_1_O[1] I2=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[22] I3=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[22] O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_9_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2402.59-2402.68|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101000100011101
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.reg_op1[30] O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.reg_op1[29] O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.reg_op1[20] O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.reg_op1[19] O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.reg_op1[18] O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.reg_op1[17] O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.reg_op1[16] O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.reg_op1[15] O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.reg_op1[14] O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.reg_op1[13] O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.reg_op1[12] O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.reg_op1[11] O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.reg_op1[28] O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.reg_op1[10] O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.reg_op1[9] O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.reg_op1[8] O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.reg_op1[7] O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.reg_op1[6] O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.reg_op1[5] O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.reg_op1[4] O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.reg_op1[3] O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.reg_op1[2] O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.reg_op1[1] O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.reg_op1[27] O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.reg_op1[0] O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.reg_op1[26] O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.reg_op1[25] O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.reg_op1[24] O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.reg_op1[23] O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.reg_op1[22] O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.reg_op1[21] O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1[31] I2=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I2[1] I3=myrisc.cpu.pcpi_div.start O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_div.dividend[9] I2=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[9] I3=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[9] O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2427.17-2427.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_div.dividend[8] I2=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[8] I3=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8] O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2427.17-2427.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_div.dividend[29] I2=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[29] I3=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[29] O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2427.17-2427.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_div.dividend[28] I2=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[28] I3=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[28] O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2427.17-2427.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_div.dividend[27] I2=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[27] I3=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[27] O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2427.17-2427.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_div.dividend[26] I2=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[26] I3=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[26] O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2427.17-2427.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_div.dividend[25] I2=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[25] I3=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[25] O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2427.17-2427.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_div.dividend[24] I2=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[24] I3=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[24] O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2427.17-2427.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_div.dividend[23] I2=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[23] I3=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[23] O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2427.17-2427.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_div.dividend[22] I2=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[22] I3=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[22] O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2427.17-2427.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_div.dividend[21] I2=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[21] I3=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[21] O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2427.17-2427.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_div.dividend[20] I2=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[20] I3=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[20] O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2427.17-2427.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_div.dividend[7] I2=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[7] I3=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[7] O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2427.17-2427.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_div.dividend[1] I2=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[1] I3=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[1] O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2427.17-2427.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_div.dividend[19] I2=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[19] I3=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[19] O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2427.17-2427.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_div.dividend[18] I2=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[18] I3=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[18] O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2427.17-2427.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_div.dividend[17] I2=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[17] I3=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[17] O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2427.17-2427.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_div.dividend[16] I2=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[16] I3=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[16] O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2427.17-2427.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_div.dividend[15] I2=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[15] I3=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[15] O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2427.17-2427.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_div.dividend[14] I2=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[14] I3=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[14] O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2427.17-2427.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_div.dividend[13] I2=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[13] I3=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[13] O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2427.17-2427.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_div.dividend[12] I2=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[12] I3=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[12] O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2427.17-2427.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_div.dividend[11] I2=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[11] I3=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[11] O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2427.17-2427.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_div.dividend[6] I2=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[6] I3=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[6] O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2427.17-2427.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_div.dividend[10] I2=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[10] I3=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[10] O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2427.17-2427.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_div.dividend[5] I2=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[5] I3=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[5] O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2427.17-2427.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_div.dividend[4] I2=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[4] I3=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4] O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2427.17-2427.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_div.dividend[3] I2=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[3] I3=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3] O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2427.17-2427.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_div.dividend[31] I2=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[31] I3=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[31] O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2427.17-2427.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_div.dividend[30] I2=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[30] I3=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[30] O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2427.17-2427.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_div.dividend[2] I2=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[2] I3=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2] O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2427.17-2427.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[9] CO=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[10] I0=myrisc.cpu.pcpi_div.dividend[9] I1=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[9]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2427.17-2427.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8] CO=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[9] I0=myrisc.cpu.pcpi_div.dividend[8] I1=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[8]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2427.17-2427.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[28] CO=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[29] I0=myrisc.cpu.pcpi_div.dividend[28] I1=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[28]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2427.17-2427.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[27] CO=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[28] I0=myrisc.cpu.pcpi_div.dividend[27] I1=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[27]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2427.17-2427.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[26] CO=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[27] I0=myrisc.cpu.pcpi_div.dividend[26] I1=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[26]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2427.17-2427.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[25] CO=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[26] I0=myrisc.cpu.pcpi_div.dividend[25] I1=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[25]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2427.17-2427.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[24] CO=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[25] I0=myrisc.cpu.pcpi_div.dividend[24] I1=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[24]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2427.17-2427.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[23] CO=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[24] I0=myrisc.cpu.pcpi_div.dividend[23] I1=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[23]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2427.17-2427.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[22] CO=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[23] I0=myrisc.cpu.pcpi_div.dividend[22] I1=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[22]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2427.17-2427.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[21] CO=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[22] I0=myrisc.cpu.pcpi_div.dividend[21] I1=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[21]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2427.17-2427.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[20] CO=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[21] I0=myrisc.cpu.pcpi_div.dividend[20] I1=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[20]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2427.17-2427.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[1] CO=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2] I0=myrisc.cpu.pcpi_div.dividend[1] I1=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[1]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2427.17-2427.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[7] CO=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8] I0=myrisc.cpu.pcpi_div.dividend[7] I1=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[7]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2427.17-2427.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[19] CO=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[20] I0=myrisc.cpu.pcpi_div.dividend[19] I1=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[19]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2427.17-2427.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[18] CO=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[19] I0=myrisc.cpu.pcpi_div.dividend[18] I1=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[18]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2427.17-2427.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[17] CO=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[18] I0=myrisc.cpu.pcpi_div.dividend[17] I1=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[17]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2427.17-2427.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[16] CO=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[17] I0=myrisc.cpu.pcpi_div.dividend[16] I1=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[16]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2427.17-2427.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[15] CO=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[16] I0=myrisc.cpu.pcpi_div.dividend[15] I1=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[15]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2427.17-2427.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[14] CO=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[15] I0=myrisc.cpu.pcpi_div.dividend[14] I1=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[14]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2427.17-2427.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[13] CO=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[14] I0=myrisc.cpu.pcpi_div.dividend[13] I1=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[13]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2427.17-2427.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[12] CO=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[13] I0=myrisc.cpu.pcpi_div.dividend[12] I1=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[12]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2427.17-2427.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[11] CO=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[12] I0=myrisc.cpu.pcpi_div.dividend[11] I1=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[11]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2427.17-2427.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[10] CO=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[11] I0=myrisc.cpu.pcpi_div.dividend[10] I1=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[10]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2427.17-2427.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[6] CO=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[7] I0=myrisc.cpu.pcpi_div.dividend[6] I1=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[6]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2427.17-2427.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=$true CO=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[1] I0=myrisc.cpu.pcpi_div.dividend[0] I1=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[0]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2427.17-2427.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[5] CO=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[6] I0=myrisc.cpu.pcpi_div.dividend[5] I1=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[5]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2427.17-2427.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4] CO=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[5] I0=myrisc.cpu.pcpi_div.dividend[4] I1=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[4]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2427.17-2427.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3] CO=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4] I0=myrisc.cpu.pcpi_div.dividend[3] I1=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[3]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2427.17-2427.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[30] CO=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[31] I0=myrisc.cpu.pcpi_div.dividend[30] I1=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[30]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2427.17-2427.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2] CO=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3] I0=myrisc.cpu.pcpi_div.dividend[2] I1=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[2]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2427.17-2427.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[29] CO=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[30] I0=myrisc.cpu.pcpi_div.dividend[29] I1=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[29]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2427.17-2427.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=myrisc.cpu.reg_op1[31] I1=myrisc.cpu.pcpi_div.instr_div I2=myrisc.cpu.pcpi_div.instr_rem I3=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[31] O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2402.59-2402.68|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010101000000010
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[9] CO=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[10] I0=$false I1=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[9]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2402.59-2402.68|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[8] CO=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[9] I0=$false I1=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[8]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2402.59-2402.68|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[28] CO=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[29] I0=$false I1=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[28]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2402.59-2402.68|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[27] CO=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[28] I0=$false I1=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[27]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2402.59-2402.68|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[26] CO=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[27] I0=$false I1=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[26]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2402.59-2402.68|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[25] CO=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[26] I0=$false I1=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[25]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2402.59-2402.68|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[24] CO=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[25] I0=$false I1=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[24]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2402.59-2402.68|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[23] CO=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[24] I0=$false I1=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[23]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2402.59-2402.68|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[22] CO=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[23] I0=$false I1=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[22]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2402.59-2402.68|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[21] CO=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[22] I0=$false I1=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[21]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2402.59-2402.68|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[20] CO=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[21] I0=$false I1=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[20]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2402.59-2402.68|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0] CO=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2] I0=$false I1=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2402.59-2402.68|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[7] CO=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[8] I0=$false I1=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[7]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2402.59-2402.68|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[19] CO=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[20] I0=$false I1=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[19]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2402.59-2402.68|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[18] CO=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[19] I0=$false I1=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[18]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2402.59-2402.68|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[17] CO=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[18] I0=$false I1=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[17]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2402.59-2402.68|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[16] CO=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[17] I0=$false I1=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[16]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2402.59-2402.68|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[15] CO=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[16] I0=$false I1=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[15]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2402.59-2402.68|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[14] CO=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[15] I0=$false I1=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[14]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2402.59-2402.68|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[13] CO=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[14] I0=$false I1=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[13]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2402.59-2402.68|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[12] CO=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[13] I0=$false I1=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[12]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2402.59-2402.68|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[11] CO=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[12] I0=$false I1=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[11]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2402.59-2402.68|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[10] CO=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[11] I0=$false I1=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[10]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2402.59-2402.68|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[6] CO=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[7] I0=$false I1=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[6]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2402.59-2402.68|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[5] CO=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[6] I0=$false I1=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[5]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2402.59-2402.68|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[4] CO=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[5] I0=$false I1=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[4]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2402.59-2402.68|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3] CO=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[4] I0=$false I1=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2402.59-2402.68|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[30] CO=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[31] I0=$false I1=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[30]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2402.59-2402.68|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2] CO=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3] I0=$false I1=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2402.59-2402.68|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[29] CO=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[30] I0=$false I1=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[29]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2402.59-2402.68|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_div.divisor_SB_DFFESR_Q_D E=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O[3] Q=myrisc.cpu.pcpi_div.divisor[62] R=myrisc.cpu.pcpi_div.divisor_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_div.divisor[31] E=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O[3] Q=myrisc.cpu.pcpi_div.divisor[30] R=myrisc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_div.divisor[22] E=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O[3] Q=myrisc.cpu.pcpi_div.divisor[21] R=myrisc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_div.divisor[21] E=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O[3] Q=myrisc.cpu.pcpi_div.divisor[20] R=myrisc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_div.divisor[20] E=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O[3] Q=myrisc.cpu.pcpi_div.divisor[19] R=myrisc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_div.divisor[19] E=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O[3] Q=myrisc.cpu.pcpi_div.divisor[18] R=myrisc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_div.divisor[18] E=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O[3] Q=myrisc.cpu.pcpi_div.divisor[17] R=myrisc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_div.divisor[17] E=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O[3] Q=myrisc.cpu.pcpi_div.divisor[16] R=myrisc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_div.divisor[16] E=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O[3] Q=myrisc.cpu.pcpi_div.divisor[15] R=myrisc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_div.divisor[15] E=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O[3] Q=myrisc.cpu.pcpi_div.divisor[14] R=myrisc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_div.divisor[14] E=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O[3] Q=myrisc.cpu.pcpi_div.divisor[13] R=myrisc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_div.divisor[13] E=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O[3] Q=myrisc.cpu.pcpi_div.divisor[12] R=myrisc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_div.divisor[30] E=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O[3] Q=myrisc.cpu.pcpi_div.divisor[29] R=myrisc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_div.divisor[12] E=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O[3] Q=myrisc.cpu.pcpi_div.divisor[11] R=myrisc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_div.divisor[11] E=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O[3] Q=myrisc.cpu.pcpi_div.divisor[10] R=myrisc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_div.divisor[10] E=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O[3] Q=myrisc.cpu.pcpi_div.divisor[9] R=myrisc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_div.divisor[9] E=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O[3] Q=myrisc.cpu.pcpi_div.divisor[8] R=myrisc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_div.divisor[8] E=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O[3] Q=myrisc.cpu.pcpi_div.divisor[7] R=myrisc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_div.divisor[7] E=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O[3] Q=myrisc.cpu.pcpi_div.divisor[6] R=myrisc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_div.divisor[6] E=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O[3] Q=myrisc.cpu.pcpi_div.divisor[5] R=myrisc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_div.divisor[5] E=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O[3] Q=myrisc.cpu.pcpi_div.divisor[4] R=myrisc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_div.divisor[4] E=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O[3] Q=myrisc.cpu.pcpi_div.divisor[3] R=myrisc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_div.divisor[3] E=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O[3] Q=myrisc.cpu.pcpi_div.divisor[2] R=myrisc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_div.divisor[29] E=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O[3] Q=myrisc.cpu.pcpi_div.divisor[28] R=myrisc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_div.divisor[2] E=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O[3] Q=myrisc.cpu.pcpi_div.divisor[1] R=myrisc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_div.divisor[1] E=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O[3] Q=myrisc.cpu.pcpi_div.divisor[0] R=myrisc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_div.divisor[28] E=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O[3] Q=myrisc.cpu.pcpi_div.divisor[27] R=myrisc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_div.divisor[27] E=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O[3] Q=myrisc.cpu.pcpi_div.divisor[26] R=myrisc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_div.divisor[26] E=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O[3] Q=myrisc.cpu.pcpi_div.divisor[25] R=myrisc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_div.divisor[25] E=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O[3] Q=myrisc.cpu.pcpi_div.divisor[24] R=myrisc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_div.divisor[24] E=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O[3] Q=myrisc.cpu.pcpi_div.divisor[23] R=myrisc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_div.divisor[23] E=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O[3] Q=myrisc.cpu.pcpi_div.divisor[22] R=myrisc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=myrisc.cpu.pcpi_div.instr_rem I1=myrisc.cpu.pcpi_div.instr_div I2=myrisc.cpu.pcpi_div.divisor_SB_DFFESR_Q_D_SB_LUT4_O_I2[31] I3=myrisc.cpu.reg_op2[31] O=myrisc.cpu.pcpi_div.divisor_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000100000000
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[31] I3=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[31] O=myrisc.cpu.pcpi_div.divisor_SB_DFFESR_Q_D_SB_LUT4_O_I2[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2403.59-2403.68|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.pcpi_div.start O=myrisc.cpu.pcpi_div.divisor_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_D E=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O[3] Q=myrisc.cpu.pcpi_div.divisor[61]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_1_D E=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O[3] Q=myrisc.cpu.pcpi_div.divisor[60]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_10_D E=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O[3] Q=myrisc.cpu.pcpi_div.divisor[51]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_div.divisor[52] I2=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_10_D_SB_LUT4_O_I2[1] I3=myrisc.cpu.pcpi_div.start O=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_10_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111111001100
.gate SB_LUT4 I0=myrisc.cpu.reg_op2[20] I1=myrisc.cpu.pcpi_div.instr_rem_SB_LUT4_I2_O[1] I2=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[20] I3=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[20] O=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_10_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2403.59-2403.68|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101000100011101
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_11_D E=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O[3] Q=myrisc.cpu.pcpi_div.divisor[50]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_div.divisor[51] I2=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_11_D_SB_LUT4_O_I2[1] I3=myrisc.cpu.pcpi_div.start O=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_11_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111111001100
.gate SB_LUT4 I0=myrisc.cpu.reg_op2[19] I1=myrisc.cpu.pcpi_div.instr_rem_SB_LUT4_I2_O[1] I2=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[19] I3=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[19] O=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_11_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2403.59-2403.68|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101000100011101
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_12_D E=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O[3] Q=myrisc.cpu.pcpi_div.divisor[49]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_div.divisor[50] I2=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_12_D_SB_LUT4_O_I2[1] I3=myrisc.cpu.pcpi_div.start O=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_12_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111111001100
.gate SB_LUT4 I0=myrisc.cpu.reg_op2[18] I1=myrisc.cpu.pcpi_div.instr_rem_SB_LUT4_I2_O[1] I2=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[18] I3=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[18] O=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_12_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2403.59-2403.68|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101000100011101
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_13_D E=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O[3] Q=myrisc.cpu.pcpi_div.divisor[48]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_div.divisor[49] I2=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_13_D_SB_LUT4_O_I2[1] I3=myrisc.cpu.pcpi_div.start O=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_13_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111111001100
.gate SB_LUT4 I0=myrisc.cpu.reg_op2[17] I1=myrisc.cpu.pcpi_div.instr_rem_SB_LUT4_I2_O[1] I2=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[17] I3=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[17] O=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_13_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2403.59-2403.68|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101000100011101
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_14_D E=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O[3] Q=myrisc.cpu.pcpi_div.divisor[47]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_div.divisor[48] I2=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_14_D_SB_LUT4_O_I2[1] I3=myrisc.cpu.pcpi_div.start O=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_14_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111111001100
.gate SB_LUT4 I0=myrisc.cpu.reg_op2[16] I1=myrisc.cpu.pcpi_div.instr_rem_SB_LUT4_I2_O[1] I2=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[16] I3=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[16] O=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_14_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2403.59-2403.68|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101000100011101
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_15_D E=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O[3] Q=myrisc.cpu.pcpi_div.divisor[46]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_div.divisor[47] I2=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_15_D_SB_LUT4_O_I2[1] I3=myrisc.cpu.pcpi_div.start O=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_15_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111111001100
.gate SB_LUT4 I0=myrisc.cpu.reg_op2[15] I1=myrisc.cpu.pcpi_div.instr_rem_SB_LUT4_I2_O[1] I2=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[15] I3=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[15] O=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_15_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2403.59-2403.68|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101000100011101
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_16_D E=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O[3] Q=myrisc.cpu.pcpi_div.divisor[45]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_div.divisor[46] I2=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_16_D_SB_LUT4_O_I2[1] I3=myrisc.cpu.pcpi_div.start O=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_16_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111111001100
.gate SB_LUT4 I0=myrisc.cpu.reg_op2[14] I1=myrisc.cpu.pcpi_div.instr_rem_SB_LUT4_I2_O[1] I2=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[14] I3=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[14] O=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_16_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2403.59-2403.68|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101000100011101
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_17_D E=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O[3] Q=myrisc.cpu.pcpi_div.divisor[44]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_div.divisor[45] I2=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_17_D_SB_LUT4_O_I2[1] I3=myrisc.cpu.pcpi_div.start O=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_17_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111111001100
.gate SB_LUT4 I0=myrisc.cpu.reg_op2[13] I1=myrisc.cpu.pcpi_div.instr_rem_SB_LUT4_I2_O[1] I2=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[13] I3=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[13] O=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_17_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2403.59-2403.68|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101000100011101
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_18_D E=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O[3] Q=myrisc.cpu.pcpi_div.divisor[43]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_div.divisor[44] I2=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_18_D_SB_LUT4_O_I2[1] I3=myrisc.cpu.pcpi_div.start O=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_18_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111111001100
.gate SB_LUT4 I0=myrisc.cpu.reg_op2[12] I1=myrisc.cpu.pcpi_div.instr_rem_SB_LUT4_I2_O[1] I2=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[12] I3=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[12] O=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_18_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2403.59-2403.68|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101000100011101
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_19_D E=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O[3] Q=myrisc.cpu.pcpi_div.divisor[42]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_div.divisor[43] I2=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_19_D_SB_LUT4_O_I2[1] I3=myrisc.cpu.pcpi_div.start O=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_19_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111111001100
.gate SB_LUT4 I0=myrisc.cpu.reg_op2[11] I1=myrisc.cpu.pcpi_div.instr_rem_SB_LUT4_I2_O[1] I2=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[11] I3=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[11] O=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_19_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2403.59-2403.68|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101000100011101
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_div.divisor[61] I2=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1] I3=myrisc.cpu.pcpi_div.start O=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111111001100
.gate SB_LUT4 I0=myrisc.cpu.reg_op2[29] I1=myrisc.cpu.pcpi_div.instr_rem_SB_LUT4_I2_O[1] I2=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[29] I3=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[29] O=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2403.59-2403.68|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101000100011101
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_2_D E=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O[3] Q=myrisc.cpu.pcpi_div.divisor[59]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_20_D E=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O[3] Q=myrisc.cpu.pcpi_div.divisor[41]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_div.divisor[42] I2=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_20_D_SB_LUT4_O_I2[1] I3=myrisc.cpu.pcpi_div.start O=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_20_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111111001100
.gate SB_LUT4 I0=myrisc.cpu.reg_op2[10] I1=myrisc.cpu.pcpi_div.instr_rem_SB_LUT4_I2_O[1] I2=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[10] I3=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[10] O=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_20_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2403.59-2403.68|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101000100011101
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_21_D E=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O[3] Q=myrisc.cpu.pcpi_div.divisor[40]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_div.divisor[41] I2=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_21_D_SB_LUT4_O_I2[1] I3=myrisc.cpu.pcpi_div.start O=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_21_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111111001100
.gate SB_LUT4 I0=myrisc.cpu.reg_op2[9] I1=myrisc.cpu.pcpi_div.instr_rem_SB_LUT4_I2_O[1] I2=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[9] I3=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[9] O=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_21_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2403.59-2403.68|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101000100011101
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_22_D E=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O[3] Q=myrisc.cpu.pcpi_div.divisor[39]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_div.divisor[40] I2=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_22_D_SB_LUT4_O_I2[1] I3=myrisc.cpu.pcpi_div.start O=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_22_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111111001100
.gate SB_LUT4 I0=myrisc.cpu.reg_op2[8] I1=myrisc.cpu.pcpi_div.instr_rem_SB_LUT4_I2_O[1] I2=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[8] I3=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[8] O=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_22_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2403.59-2403.68|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101000100011101
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_23_D E=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O[3] Q=myrisc.cpu.pcpi_div.divisor[38]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_div.divisor[39] I2=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_23_D_SB_LUT4_O_I2[1] I3=myrisc.cpu.pcpi_div.start O=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_23_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111111001100
.gate SB_LUT4 I0=myrisc.cpu.reg_op2[7] I1=myrisc.cpu.pcpi_div.instr_rem_SB_LUT4_I2_O[1] I2=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[7] I3=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[7] O=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_23_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2403.59-2403.68|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101000100011101
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_24_D E=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O[3] Q=myrisc.cpu.pcpi_div.divisor[37]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_div.divisor[38] I2=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_24_D_SB_LUT4_O_I2[1] I3=myrisc.cpu.pcpi_div.start O=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_24_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111111001100
.gate SB_LUT4 I0=myrisc.cpu.reg_op2[6] I1=myrisc.cpu.pcpi_div.instr_rem_SB_LUT4_I2_O[1] I2=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[6] I3=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[6] O=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_24_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2403.59-2403.68|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101000100011101
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_25_D E=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O[3] Q=myrisc.cpu.pcpi_div.divisor[36]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_div.divisor[37] I2=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_25_D_SB_LUT4_O_I2[1] I3=myrisc.cpu.pcpi_div.start O=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_25_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111111001100
.gate SB_LUT4 I0=myrisc.cpu.reg_op2[5] I1=myrisc.cpu.pcpi_div.instr_rem_SB_LUT4_I2_O[1] I2=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[5] I3=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[5] O=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_25_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2403.59-2403.68|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101000100011101
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_26_D E=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O[3] Q=myrisc.cpu.pcpi_div.divisor[35]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_div.divisor[36] I2=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_26_D_SB_LUT4_O_I2[1] I3=myrisc.cpu.pcpi_div.start O=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_26_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111111001100
.gate SB_LUT4 I0=myrisc.cpu.reg_op2[4] I1=myrisc.cpu.pcpi_div.instr_rem_SB_LUT4_I2_O[1] I2=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[4] I3=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[4] O=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_26_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2403.59-2403.68|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101000100011101
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_27_D E=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O[3] Q=myrisc.cpu.pcpi_div.divisor[34]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_div.divisor[35] I2=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_27_D_SB_LUT4_O_I2[1] I3=myrisc.cpu.pcpi_div.start O=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_27_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111111001100
.gate SB_LUT4 I0=myrisc.cpu.reg_op2[3] I1=myrisc.cpu.pcpi_div.instr_rem_SB_LUT4_I2_O[1] I2=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[3] I3=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3] O=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_27_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2403.59-2403.68|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101000100011101
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_28_D E=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O[3] Q=myrisc.cpu.pcpi_div.divisor[33]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_div.divisor[34] I2=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_28_D_SB_LUT4_O_I2[1] I3=myrisc.cpu.pcpi_div.start O=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_28_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111111001100
.gate SB_LUT4 I0=myrisc.cpu.reg_op2[2] I1=myrisc.cpu.pcpi_div.instr_rem_SB_LUT4_I2_O[1] I2=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[2] I3=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2] O=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_28_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2403.59-2403.68|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101000100011101
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_29_D E=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O[3] Q=myrisc.cpu.pcpi_div.divisor[32]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_div.divisor[33] I2=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_29_D_SB_LUT4_O_I2[1] I3=myrisc.cpu.pcpi_div.start O=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_29_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111111001100
.gate SB_LUT4 I0=myrisc.cpu.reg_op2[1] I1=myrisc.cpu.pcpi_div.instr_rem_SB_LUT4_I2_O[1] I2=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[1] I3=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[0] O=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_29_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2403.59-2403.68|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101000100011101
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_div.divisor[60] I2=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_2_D_SB_LUT4_O_I2[1] I3=myrisc.cpu.pcpi_div.start O=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111111001100
.gate SB_LUT4 I0=myrisc.cpu.reg_op2[28] I1=myrisc.cpu.pcpi_div.instr_rem_SB_LUT4_I2_O[1] I2=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[28] I3=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[28] O=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_2_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2403.59-2403.68|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101000100011101
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_3_D E=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O[3] Q=myrisc.cpu.pcpi_div.divisor[58]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_30_D E=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O[3] Q=myrisc.cpu.pcpi_div.divisor[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_div.divisor[32] I2=myrisc.cpu.reg_op2[0] I3=myrisc.cpu.pcpi_div.start O=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_30_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_div.divisor[59] I2=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_3_D_SB_LUT4_O_I2[1] I3=myrisc.cpu.pcpi_div.start O=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111111001100
.gate SB_LUT4 I0=myrisc.cpu.reg_op2[27] I1=myrisc.cpu.pcpi_div.instr_rem_SB_LUT4_I2_O[1] I2=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[27] I3=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[27] O=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_3_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2403.59-2403.68|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101000100011101
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_4_D E=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O[3] Q=myrisc.cpu.pcpi_div.divisor[57]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_div.divisor[58] I2=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_4_D_SB_LUT4_O_I2[1] I3=myrisc.cpu.pcpi_div.start O=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111111001100
.gate SB_LUT4 I0=myrisc.cpu.reg_op2[26] I1=myrisc.cpu.pcpi_div.instr_rem_SB_LUT4_I2_O[1] I2=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[26] I3=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[26] O=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_4_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2403.59-2403.68|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101000100011101
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_5_D E=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O[3] Q=myrisc.cpu.pcpi_div.divisor[56]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_div.divisor[57] I2=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_5_D_SB_LUT4_O_I2[1] I3=myrisc.cpu.pcpi_div.start O=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111111001100
.gate SB_LUT4 I0=myrisc.cpu.reg_op2[25] I1=myrisc.cpu.pcpi_div.instr_rem_SB_LUT4_I2_O[1] I2=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[25] I3=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[25] O=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_5_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2403.59-2403.68|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101000100011101
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_6_D E=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O[3] Q=myrisc.cpu.pcpi_div.divisor[55]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_div.divisor[56] I2=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_6_D_SB_LUT4_O_I2[1] I3=myrisc.cpu.pcpi_div.start O=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111111001100
.gate SB_LUT4 I0=myrisc.cpu.reg_op2[24] I1=myrisc.cpu.pcpi_div.instr_rem_SB_LUT4_I2_O[1] I2=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[24] I3=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[24] O=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_6_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2403.59-2403.68|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101000100011101
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_7_D E=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O[3] Q=myrisc.cpu.pcpi_div.divisor[54]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_div.divisor[55] I2=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_7_D_SB_LUT4_O_I2[1] I3=myrisc.cpu.pcpi_div.start O=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_7_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111111001100
.gate SB_LUT4 I0=myrisc.cpu.reg_op2[23] I1=myrisc.cpu.pcpi_div.instr_rem_SB_LUT4_I2_O[1] I2=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[23] I3=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[23] O=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_7_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2403.59-2403.68|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101000100011101
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_8_D E=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O[3] Q=myrisc.cpu.pcpi_div.divisor[53]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_div.divisor[54] I2=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_8_D_SB_LUT4_O_I2[1] I3=myrisc.cpu.pcpi_div.start O=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_8_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111111001100
.gate SB_LUT4 I0=myrisc.cpu.reg_op2[22] I1=myrisc.cpu.pcpi_div.instr_rem_SB_LUT4_I2_O[1] I2=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[22] I3=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[22] O=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_8_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2403.59-2403.68|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101000100011101
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_9_D E=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O[3] Q=myrisc.cpu.pcpi_div.divisor[52]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_div.divisor[53] I2=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_9_D_SB_LUT4_O_I2[1] I3=myrisc.cpu.pcpi_div.start O=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_9_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111111001100
.gate SB_LUT4 I0=myrisc.cpu.reg_op2[21] I1=myrisc.cpu.pcpi_div.instr_rem_SB_LUT4_I2_O[1] I2=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[21] I3=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[21] O=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_9_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2403.59-2403.68|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101000100011101
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_div.divisor[62] I2=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I2[1] I3=myrisc.cpu.pcpi_div.start O=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111111001100
.gate SB_LUT4 I0=myrisc.cpu.reg_op2[30] I1=myrisc.cpu.pcpi_div.instr_rem_SB_LUT4_I2_O[1] I2=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[30] I3=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[30] O=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2403.59-2403.68|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101000100011101
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[9] CO=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[10] I0=$false I1=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[9]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2403.59-2403.68|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[8] CO=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[9] I0=$false I1=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[8]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2403.59-2403.68|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[28] CO=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[29] I0=$false I1=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[28]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2403.59-2403.68|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[27] CO=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[28] I0=$false I1=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[27]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2403.59-2403.68|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[26] CO=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[27] I0=$false I1=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[26]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2403.59-2403.68|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[25] CO=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[26] I0=$false I1=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[25]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2403.59-2403.68|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[24] CO=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[25] I0=$false I1=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[24]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2403.59-2403.68|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[23] CO=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[24] I0=$false I1=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[23]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2403.59-2403.68|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[22] CO=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[23] I0=$false I1=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[22]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2403.59-2403.68|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[21] CO=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[22] I0=$false I1=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[21]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2403.59-2403.68|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[20] CO=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[21] I0=$false I1=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[20]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2403.59-2403.68|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[0] CO=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2] I0=$false I1=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2403.59-2403.68|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[7] CO=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[8] I0=$false I1=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[7]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2403.59-2403.68|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[19] CO=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[20] I0=$false I1=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[19]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2403.59-2403.68|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[18] CO=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[19] I0=$false I1=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[18]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2403.59-2403.68|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[17] CO=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[18] I0=$false I1=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[17]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2403.59-2403.68|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[16] CO=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[17] I0=$false I1=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[16]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2403.59-2403.68|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[15] CO=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[16] I0=$false I1=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[15]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2403.59-2403.68|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[14] CO=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[15] I0=$false I1=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[14]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2403.59-2403.68|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[13] CO=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[14] I0=$false I1=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[13]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2403.59-2403.68|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[12] CO=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[13] I0=$false I1=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[12]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2403.59-2403.68|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[11] CO=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[12] I0=$false I1=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[11]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2403.59-2403.68|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[10] CO=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[11] I0=$false I1=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[10]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2403.59-2403.68|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[6] CO=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[7] I0=$false I1=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[6]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2403.59-2403.68|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[5] CO=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[6] I0=$false I1=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[5]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2403.59-2403.68|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[4] CO=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[5] I0=$false I1=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[4]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2403.59-2403.68|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3] CO=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[4] I0=$false I1=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2403.59-2403.68|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[30] CO=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[31] I0=$false I1=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[30]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2403.59-2403.68|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2] CO=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3] I0=$false I1=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2403.59-2403.68|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[29] CO=myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[30] I0=$false I1=myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[29]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2403.59-2403.68|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.pcpi_div.divisor[29] O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.pcpi_div.divisor[28] O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.pcpi_div.divisor[18] O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.pcpi_div.divisor[16] O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.pcpi_div.divisor[14] O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.pcpi_div.divisor[13] O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.pcpi_div.divisor[12] O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.pcpi_div.divisor[11] O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.pcpi_div.divisor[31] O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.pcpi_div.divisor[30] O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.pcpi_div.divisor[25] O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.pcpi_div.divisor[17] O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.pcpi_div.divisor[27] O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.pcpi_div.divisor[15] O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.pcpi_div.divisor[10] O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.pcpi_div.divisor[9] O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.pcpi_div.divisor[8] O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.pcpi_div.divisor[7] O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.pcpi_div.divisor[6] O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.pcpi_div.divisor[5] O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.pcpi_div.divisor[4] O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.pcpi_div.divisor[3] O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.pcpi_div.divisor[2] O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.pcpi_div.divisor[26] O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.pcpi_div.divisor[1] O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.pcpi_div.divisor[0] O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.pcpi_div.divisor[62] O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[62]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.pcpi_div.divisor[61] O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[61]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.pcpi_div.divisor[60] O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[60]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.pcpi_div.divisor[59] O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[59]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.pcpi_div.divisor[58] O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[58]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.pcpi_div.divisor[57] O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[57]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.pcpi_div.divisor[56] O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[56]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.pcpi_div.divisor[55] O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[55]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.pcpi_div.divisor[24] O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.pcpi_div.divisor[54] O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[54]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.pcpi_div.divisor[53] O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[53]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.pcpi_div.divisor[52] O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[52]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.pcpi_div.divisor[51] O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[51]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.pcpi_div.divisor[50] O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[50]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.pcpi_div.divisor[49] O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[49]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.pcpi_div.divisor[48] O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[48]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.pcpi_div.divisor[47] O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[47]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.pcpi_div.divisor[46] O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[46]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.pcpi_div.divisor[45] O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[45]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.pcpi_div.divisor[23] O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.pcpi_div.divisor[44] O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[44]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.pcpi_div.divisor[43] O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[43]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.pcpi_div.divisor[42] O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[42]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.pcpi_div.divisor[41] O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[41]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.pcpi_div.divisor[40] O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[40]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.pcpi_div.divisor[39] O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[39]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.pcpi_div.divisor[38] O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[38]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.pcpi_div.divisor[37] O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[37]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.pcpi_div.divisor[36] O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[36]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.pcpi_div.divisor[35] O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[35]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.pcpi_div.divisor[22] O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.pcpi_div.divisor[34] O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[34]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.pcpi_div.divisor[33] O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[33]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.pcpi_div.divisor[32] O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[32]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.pcpi_div.divisor[21] O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.pcpi_div.divisor[20] O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.pcpi_div.divisor[19] O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_DFFSR C=CLK D=myrisc.cpu.pcpi_div.instr_div_SB_DFFSR_Q_D Q=myrisc.cpu.pcpi_div.instr_div R=myrisc.cpu.pcpi_div.instr_rem_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2366.2-2383.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_insn[12] I2=myrisc.cpu.pcpi_insn[13] I3=myrisc.cpu.pcpi_insn[14] O=myrisc.cpu.pcpi_div.instr_div_SB_DFFSR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100000000
.gate SB_DFFSR C=CLK D=myrisc.cpu.pcpi_div.instr_divu_SB_DFFSR_Q_D Q=myrisc.cpu.pcpi_div.instr_divu R=myrisc.cpu.pcpi_div.instr_rem_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2366.2-2383.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_insn[13] I2=myrisc.cpu.pcpi_insn[12] I3=myrisc.cpu.pcpi_insn[14] O=myrisc.cpu.pcpi_div.instr_divu_SB_DFFSR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000000000000
.gate SB_DFFSR C=CLK D=myrisc.cpu.pcpi_div.instr_rem_SB_DFFSR_Q_D Q=myrisc.cpu.pcpi_div.instr_rem R=myrisc.cpu.pcpi_div.instr_rem_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2366.2-2383.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_insn[12] I2=myrisc.cpu.pcpi_insn[14] I3=myrisc.cpu.pcpi_insn[13] O=myrisc.cpu.pcpi_div.instr_rem_SB_DFFSR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.pcpi_mul.instr_mul_SB_DFFSR_Q_R[0] I3=myrisc.cpu.pcpi_div.pcpi_wr O=myrisc.cpu.pcpi_div.instr_rem_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_div.instr_div I2=myrisc.cpu.pcpi_div.instr_rem I3=myrisc.cpu.reg_op2[31] O=myrisc.cpu.pcpi_div.instr_rem_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_div.instr_div I2=myrisc.cpu.pcpi_div.instr_rem I3=myrisc.cpu.reg_op1[31] O=myrisc.cpu.pcpi_div.instr_rem_SB_LUT4_I2_1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000000000
.gate SB_DFFSR C=CLK D=myrisc.cpu.pcpi_div.instr_remu_SB_DFFSR_Q_D Q=myrisc.cpu.pcpi_div.instr_remu R=myrisc.cpu.pcpi_div.instr_rem_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2366.2-2383.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_insn[14] I2=myrisc.cpu.pcpi_insn[12] I3=myrisc.cpu.pcpi_insn[13] O=myrisc.cpu.pcpi_div.instr_remu_SB_DFFSR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=myrisc.cpu.pcpi_div.instr_remu I1=myrisc.cpu.pcpi_div.instr_rem I2=myrisc.cpu.pcpi_div.instr_divu I3=myrisc.cpu.pcpi_div.instr_div O=myrisc.cpu.pcpi_div.instr_remu_SB_LUT4_I0_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_div.outsign_SB_DFFE_Q_D E=myrisc.cpu.pcpi_div.outsign_SB_DFFE_Q_E Q=myrisc.cpu.pcpi_div.outsign
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_div.instr_rem I2=myrisc.cpu.reg_op1[31] I3=myrisc.cpu.pcpi_div.outsign_SB_DFFE_Q_D_SB_LUT4_O_I3[2] O=myrisc.cpu.pcpi_div.outsign_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_div.outsign_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[0] I2=myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O[1] I3=myrisc.cpu.pcpi_div.instr_div O=myrisc.cpu.pcpi_div.outsign_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=myrisc.cpu.reg_op2[3] I1=myrisc.cpu.pcpi_div.outsign_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1[1] I2=myrisc.cpu.alu_out_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0] I3=myrisc.cpu.pcpi_div.outsign_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1[3] O=myrisc.cpu.pcpi_div.outsign_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=myrisc.cpu.reg_op2[29] I1=myrisc.cpu.reg_op2[30] I2=myrisc.cpu.reg_op2[31] I3=myrisc.cpu.pcpi_div.outsign_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[3] O=myrisc.cpu.pcpi_div.outsign_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=myrisc.cpu.reg_op2[0] I1=myrisc.cpu.reg_op2[4] I2=myrisc.cpu.pcpi_div.outsign_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2] I3=myrisc.cpu.pcpi_div.outsign_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3] O=myrisc.cpu.pcpi_div.outsign_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=myrisc.cpu.reg_op2[5] I1=myrisc.cpu.reg_op2[6] I2=myrisc.cpu.reg_op2[7] I3=myrisc.cpu.reg_op2[8] O=myrisc.cpu.pcpi_div.outsign_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=myrisc.cpu.pcpi_div.outsign_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[0] I1=myrisc.cpu.pcpi_div.outsign_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[1] I2=myrisc.cpu.pcpi_div.outsign_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[2] I3=myrisc.cpu.pcpi_div.outsign_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[3] O=myrisc.cpu.pcpi_div.outsign_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=myrisc.cpu.reg_op2[17] I1=myrisc.cpu.reg_op2[18] I2=myrisc.cpu.reg_op2[19] I3=myrisc.cpu.reg_op2[20] O=myrisc.cpu.pcpi_div.outsign_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=myrisc.cpu.reg_op2[21] I1=myrisc.cpu.reg_op2[22] I2=myrisc.cpu.reg_op2[23] I3=myrisc.cpu.reg_op2[24] O=myrisc.cpu.pcpi_div.outsign_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=myrisc.cpu.reg_op2[9] I1=myrisc.cpu.reg_op2[10] I2=myrisc.cpu.reg_op2[11] I3=myrisc.cpu.reg_op2[12] O=myrisc.cpu.pcpi_div.outsign_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=myrisc.cpu.reg_op2[13] I1=myrisc.cpu.reg_op2[14] I2=myrisc.cpu.reg_op2[15] I3=myrisc.cpu.reg_op2[16] O=myrisc.cpu.pcpi_div.outsign_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=myrisc.cpu.reg_op2[25] I1=myrisc.cpu.reg_op2[26] I2=myrisc.cpu.reg_op2[27] I3=myrisc.cpu.reg_op2[28] O=myrisc.cpu.pcpi_div.outsign_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.pcpi_div.start I3=resetn O=myrisc.cpu.pcpi_div.outsign_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_DFF C=CLK D=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D Q=myrisc.cpu.pcpi_div.pcpi_rd[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=CLK D=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_1_D Q=myrisc.cpu.pcpi_div.pcpi_rd[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=CLK D=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_10_D Q=myrisc.cpu.pcpi_div.pcpi_rd[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_10_D_SB_LUT4_O_I0[0] I1=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_10_D_SB_LUT4_O_I0[1] I2=myrisc.cpu.pcpi_div.instr_divu I3=myrisc.cpu.pcpi_div.instr_div O=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_10_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011001100110101
.gate SB_LUT4 I0=myrisc.cpu.pcpi_div.dividend[21] I1=myrisc.cpu.pcpi_div.outsign I2=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I2[21] I3=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[21] O=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_10_D_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2423.26-2423.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101000100011101
.gate SB_LUT4 I0=myrisc.cpu.pcpi_div.quotient[21] I1=myrisc.cpu.pcpi_div.outsign I2=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[21] I3=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[21] O=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_10_D_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2421.26-2421.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101000100011101
.gate SB_DFF C=CLK D=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_11_D Q=myrisc.cpu.pcpi_div.pcpi_rd[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_11_D_SB_LUT4_O_I0[0] I1=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_11_D_SB_LUT4_O_I0[1] I2=myrisc.cpu.pcpi_div.instr_divu I3=myrisc.cpu.pcpi_div.instr_div O=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_11_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011001100110101
.gate SB_LUT4 I0=myrisc.cpu.pcpi_div.dividend[20] I1=myrisc.cpu.pcpi_div.outsign I2=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I2[20] I3=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[20] O=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_11_D_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2423.26-2423.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101000100011101
.gate SB_LUT4 I0=myrisc.cpu.pcpi_div.quotient[20] I1=myrisc.cpu.pcpi_div.outsign I2=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[20] I3=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[20] O=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_11_D_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2421.26-2421.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101000100011101
.gate SB_DFF C=CLK D=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_12_D Q=myrisc.cpu.pcpi_div.pcpi_rd[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_12_D_SB_LUT4_O_I0[0] I1=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_12_D_SB_LUT4_O_I0[1] I2=myrisc.cpu.pcpi_div.instr_divu I3=myrisc.cpu.pcpi_div.instr_div O=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_12_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011001100110101
.gate SB_LUT4 I0=myrisc.cpu.pcpi_div.dividend[19] I1=myrisc.cpu.pcpi_div.outsign I2=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I2[19] I3=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[19] O=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_12_D_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2423.26-2423.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101000100011101
.gate SB_LUT4 I0=myrisc.cpu.pcpi_div.quotient[19] I1=myrisc.cpu.pcpi_div.outsign I2=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[19] I3=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[19] O=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_12_D_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2421.26-2421.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101000100011101
.gate SB_DFF C=CLK D=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_13_D Q=myrisc.cpu.pcpi_div.pcpi_rd[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_13_D_SB_LUT4_O_I0[0] I1=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_13_D_SB_LUT4_O_I0[1] I2=myrisc.cpu.pcpi_div.instr_divu I3=myrisc.cpu.pcpi_div.instr_div O=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_13_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011001100110101
.gate SB_LUT4 I0=myrisc.cpu.pcpi_div.dividend[18] I1=myrisc.cpu.pcpi_div.outsign I2=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I2[18] I3=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[18] O=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_13_D_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2423.26-2423.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101000100011101
.gate SB_LUT4 I0=myrisc.cpu.pcpi_div.quotient[18] I1=myrisc.cpu.pcpi_div.outsign I2=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[18] I3=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[18] O=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_13_D_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2421.26-2421.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101000100011101
.gate SB_DFF C=CLK D=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_14_D Q=myrisc.cpu.pcpi_div.pcpi_rd[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_14_D_SB_LUT4_O_I0[0] I1=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_14_D_SB_LUT4_O_I0[1] I2=myrisc.cpu.pcpi_div.instr_divu I3=myrisc.cpu.pcpi_div.instr_div O=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_14_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011001100110101
.gate SB_LUT4 I0=myrisc.cpu.pcpi_div.dividend[17] I1=myrisc.cpu.pcpi_div.outsign I2=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I2[17] I3=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[17] O=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_14_D_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2423.26-2423.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101000100011101
.gate SB_LUT4 I0=myrisc.cpu.pcpi_div.quotient[17] I1=myrisc.cpu.pcpi_div.outsign I2=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[17] I3=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[17] O=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_14_D_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2421.26-2421.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101000100011101
.gate SB_DFF C=CLK D=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_15_D Q=myrisc.cpu.pcpi_div.pcpi_rd[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_15_D_SB_LUT4_O_I0[0] I1=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_15_D_SB_LUT4_O_I0[1] I2=myrisc.cpu.pcpi_div.instr_divu I3=myrisc.cpu.pcpi_div.instr_div O=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_15_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011001100110101
.gate SB_LUT4 I0=myrisc.cpu.pcpi_div.dividend[16] I1=myrisc.cpu.pcpi_div.outsign I2=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I2[16] I3=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[16] O=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_15_D_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2423.26-2423.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101000100011101
.gate SB_LUT4 I0=myrisc.cpu.pcpi_div.quotient[16] I1=myrisc.cpu.pcpi_div.outsign I2=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[16] I3=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[16] O=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_15_D_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2421.26-2421.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101000100011101
.gate SB_DFF C=CLK D=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_16_D Q=myrisc.cpu.pcpi_div.pcpi_rd[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_16_D_SB_LUT4_O_I0[0] I1=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_16_D_SB_LUT4_O_I0[1] I2=myrisc.cpu.pcpi_div.instr_divu I3=myrisc.cpu.pcpi_div.instr_div O=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_16_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011001100110101
.gate SB_LUT4 I0=myrisc.cpu.pcpi_div.dividend[15] I1=myrisc.cpu.pcpi_div.outsign I2=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I2[15] I3=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[15] O=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_16_D_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2423.26-2423.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101000100011101
.gate SB_LUT4 I0=myrisc.cpu.pcpi_div.quotient[15] I1=myrisc.cpu.pcpi_div.outsign I2=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[15] I3=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[15] O=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_16_D_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2421.26-2421.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101000100011101
.gate SB_DFF C=CLK D=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_17_D Q=myrisc.cpu.pcpi_div.pcpi_rd[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_17_D_SB_LUT4_O_I0[0] I1=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_17_D_SB_LUT4_O_I0[1] I2=myrisc.cpu.pcpi_div.instr_divu I3=myrisc.cpu.pcpi_div.instr_div O=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_17_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011001100110101
.gate SB_LUT4 I0=myrisc.cpu.pcpi_div.dividend[14] I1=myrisc.cpu.pcpi_div.outsign I2=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I2[14] I3=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[14] O=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_17_D_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2423.26-2423.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101000100011101
.gate SB_LUT4 I0=myrisc.cpu.pcpi_div.quotient[14] I1=myrisc.cpu.pcpi_div.outsign I2=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[14] I3=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[14] O=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_17_D_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2421.26-2421.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101000100011101
.gate SB_DFF C=CLK D=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_18_D Q=myrisc.cpu.pcpi_div.pcpi_rd[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_18_D_SB_LUT4_O_I0[0] I1=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_18_D_SB_LUT4_O_I0[1] I2=myrisc.cpu.pcpi_div.instr_divu I3=myrisc.cpu.pcpi_div.instr_div O=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_18_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011001100110101
.gate SB_LUT4 I0=myrisc.cpu.pcpi_div.dividend[13] I1=myrisc.cpu.pcpi_div.outsign I2=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I2[13] I3=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[13] O=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_18_D_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2423.26-2423.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101000100011101
.gate SB_LUT4 I0=myrisc.cpu.pcpi_div.quotient[13] I1=myrisc.cpu.pcpi_div.outsign I2=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[13] I3=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[13] O=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_18_D_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2421.26-2421.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101000100011101
.gate SB_DFF C=CLK D=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_19_D Q=myrisc.cpu.pcpi_div.pcpi_rd[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_19_D_SB_LUT4_O_I0[0] I1=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_19_D_SB_LUT4_O_I0[1] I2=myrisc.cpu.pcpi_div.instr_divu I3=myrisc.cpu.pcpi_div.instr_div O=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_19_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011001100110101
.gate SB_LUT4 I0=myrisc.cpu.pcpi_div.dividend[12] I1=myrisc.cpu.pcpi_div.outsign I2=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I2[12] I3=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[12] O=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_19_D_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2423.26-2423.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101000100011101
.gate SB_LUT4 I0=myrisc.cpu.pcpi_div.quotient[12] I1=myrisc.cpu.pcpi_div.outsign I2=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[12] I3=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[12] O=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_19_D_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2421.26-2421.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101000100011101
.gate SB_LUT4 I0=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_1_D_SB_LUT4_O_I0[0] I1=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_1_D_SB_LUT4_O_I0[1] I2=myrisc.cpu.pcpi_div.instr_divu I3=myrisc.cpu.pcpi_div.instr_div O=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011001100110101
.gate SB_LUT4 I0=myrisc.cpu.pcpi_div.dividend[30] I1=myrisc.cpu.pcpi_div.outsign I2=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I2[30] I3=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[30] O=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_1_D_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2423.26-2423.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101000100011101
.gate SB_LUT4 I0=myrisc.cpu.pcpi_div.quotient[30] I1=myrisc.cpu.pcpi_div.outsign I2=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[30] I3=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[30] O=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_1_D_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2421.26-2421.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101000100011101
.gate SB_DFF C=CLK D=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_2_D Q=myrisc.cpu.pcpi_div.pcpi_rd[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=CLK D=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_20_D Q=myrisc.cpu.pcpi_div.pcpi_rd[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_20_D_SB_LUT4_O_I0[0] I1=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_20_D_SB_LUT4_O_I0[1] I2=myrisc.cpu.pcpi_div.instr_divu I3=myrisc.cpu.pcpi_div.instr_div O=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_20_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011001100110101
.gate SB_LUT4 I0=myrisc.cpu.pcpi_div.dividend[11] I1=myrisc.cpu.pcpi_div.outsign I2=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I2[11] I3=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[11] O=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_20_D_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2423.26-2423.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101000100011101
.gate SB_LUT4 I0=myrisc.cpu.pcpi_div.quotient[11] I1=myrisc.cpu.pcpi_div.outsign I2=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[11] I3=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[11] O=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_20_D_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2421.26-2421.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101000100011101
.gate SB_DFF C=CLK D=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_21_D Q=myrisc.cpu.pcpi_div.pcpi_rd[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_21_D_SB_LUT4_O_I0[0] I1=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_21_D_SB_LUT4_O_I0[1] I2=myrisc.cpu.pcpi_div.instr_divu I3=myrisc.cpu.pcpi_div.instr_div O=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_21_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011001100110101
.gate SB_LUT4 I0=myrisc.cpu.pcpi_div.dividend[10] I1=myrisc.cpu.pcpi_div.outsign I2=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I2[10] I3=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[10] O=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_21_D_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2423.26-2423.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101000100011101
.gate SB_LUT4 I0=myrisc.cpu.pcpi_div.quotient[10] I1=myrisc.cpu.pcpi_div.outsign I2=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[10] I3=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[10] O=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_21_D_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2421.26-2421.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101000100011101
.gate SB_DFF C=CLK D=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_22_D Q=myrisc.cpu.pcpi_div.pcpi_rd[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_22_D_SB_LUT4_O_I0[0] I1=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_22_D_SB_LUT4_O_I0[1] I2=myrisc.cpu.pcpi_div.instr_divu I3=myrisc.cpu.pcpi_div.instr_div O=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_22_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011001100110101
.gate SB_LUT4 I0=myrisc.cpu.pcpi_div.dividend[9] I1=myrisc.cpu.pcpi_div.outsign I2=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I2[9] I3=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[9] O=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_22_D_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2423.26-2423.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101000100011101
.gate SB_LUT4 I0=myrisc.cpu.pcpi_div.quotient[9] I1=myrisc.cpu.pcpi_div.outsign I2=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[9] I3=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[9] O=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_22_D_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2421.26-2421.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101000100011101
.gate SB_DFF C=CLK D=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_23_D Q=myrisc.cpu.pcpi_div.pcpi_rd[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_23_D_SB_LUT4_O_I0[0] I1=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_23_D_SB_LUT4_O_I0[1] I2=myrisc.cpu.pcpi_div.instr_divu I3=myrisc.cpu.pcpi_div.instr_div O=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_23_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011001100110101
.gate SB_LUT4 I0=myrisc.cpu.pcpi_div.dividend[8] I1=myrisc.cpu.pcpi_div.outsign I2=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I2[8] I3=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[8] O=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_23_D_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2423.26-2423.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101000100011101
.gate SB_LUT4 I0=myrisc.cpu.pcpi_div.quotient[8] I1=myrisc.cpu.pcpi_div.outsign I2=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[8] I3=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[8] O=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_23_D_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2421.26-2421.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101000100011101
.gate SB_DFF C=CLK D=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_24_D Q=myrisc.cpu.pcpi_div.pcpi_rd[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_24_D_SB_LUT4_O_I0[0] I1=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_24_D_SB_LUT4_O_I0[1] I2=myrisc.cpu.pcpi_div.instr_divu I3=myrisc.cpu.pcpi_div.instr_div O=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_24_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011001100110101
.gate SB_LUT4 I0=myrisc.cpu.pcpi_div.dividend[7] I1=myrisc.cpu.pcpi_div.outsign I2=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I2[7] I3=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[7] O=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_24_D_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2423.26-2423.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101000100011101
.gate SB_LUT4 I0=myrisc.cpu.pcpi_div.quotient[7] I1=myrisc.cpu.pcpi_div.outsign I2=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[7] I3=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[7] O=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_24_D_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2421.26-2421.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101000100011101
.gate SB_DFF C=CLK D=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_25_D Q=myrisc.cpu.pcpi_div.pcpi_rd[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_25_D_SB_LUT4_O_I0[0] I1=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_25_D_SB_LUT4_O_I0[1] I2=myrisc.cpu.pcpi_div.instr_divu I3=myrisc.cpu.pcpi_div.instr_div O=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_25_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011001100110101
.gate SB_LUT4 I0=myrisc.cpu.pcpi_div.dividend[6] I1=myrisc.cpu.pcpi_div.outsign I2=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I2[6] I3=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[6] O=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_25_D_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2423.26-2423.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101000100011101
.gate SB_LUT4 I0=myrisc.cpu.pcpi_div.quotient[6] I1=myrisc.cpu.pcpi_div.outsign I2=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[6] I3=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[6] O=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_25_D_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2421.26-2421.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101000100011101
.gate SB_DFF C=CLK D=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_26_D Q=myrisc.cpu.pcpi_div.pcpi_rd[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_26_D_SB_LUT4_O_I0[0] I1=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_26_D_SB_LUT4_O_I0[1] I2=myrisc.cpu.pcpi_div.instr_divu I3=myrisc.cpu.pcpi_div.instr_div O=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_26_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011001100110101
.gate SB_LUT4 I0=myrisc.cpu.pcpi_div.dividend[5] I1=myrisc.cpu.pcpi_div.outsign I2=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I2[5] I3=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[5] O=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_26_D_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2423.26-2423.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101000100011101
.gate SB_LUT4 I0=myrisc.cpu.pcpi_div.quotient[5] I1=myrisc.cpu.pcpi_div.outsign I2=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[5] I3=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[5] O=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_26_D_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2421.26-2421.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101000100011101
.gate SB_DFF C=CLK D=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_27_D Q=myrisc.cpu.pcpi_div.pcpi_rd[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_27_D_SB_LUT4_O_I0[0] I1=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_27_D_SB_LUT4_O_I0[1] I2=myrisc.cpu.pcpi_div.instr_divu I3=myrisc.cpu.pcpi_div.instr_div O=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_27_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011001100110101
.gate SB_LUT4 I0=myrisc.cpu.pcpi_div.dividend[4] I1=myrisc.cpu.pcpi_div.outsign I2=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I2[4] I3=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[4] O=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_27_D_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2423.26-2423.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101000100011101
.gate SB_LUT4 I0=myrisc.cpu.pcpi_div.quotient[4] I1=myrisc.cpu.pcpi_div.outsign I2=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[4] I3=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[4] O=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_27_D_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2421.26-2421.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101000100011101
.gate SB_DFF C=CLK D=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_28_D Q=myrisc.cpu.pcpi_div.pcpi_rd[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_28_D_SB_LUT4_O_I0[0] I1=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_28_D_SB_LUT4_O_I0[1] I2=myrisc.cpu.pcpi_div.instr_divu I3=myrisc.cpu.pcpi_div.instr_div O=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_28_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011001100110101
.gate SB_LUT4 I0=myrisc.cpu.pcpi_div.dividend[3] I1=myrisc.cpu.pcpi_div.outsign I2=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3] I3=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3] O=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_28_D_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2423.26-2423.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101000100011101
.gate SB_LUT4 I0=myrisc.cpu.pcpi_div.quotient[3] I1=myrisc.cpu.pcpi_div.outsign I2=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3] I3=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3] O=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_28_D_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2421.26-2421.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101000100011101
.gate SB_DFF C=CLK D=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_29_D Q=myrisc.cpu.pcpi_div.pcpi_rd[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_29_D_SB_LUT4_O_I0[0] I1=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_29_D_SB_LUT4_O_I0[1] I2=myrisc.cpu.pcpi_div.instr_divu I3=myrisc.cpu.pcpi_div.instr_div O=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_29_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011001100110101
.gate SB_LUT4 I0=myrisc.cpu.pcpi_div.dividend[2] I1=myrisc.cpu.pcpi_div.outsign I2=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2] I3=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2] O=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_29_D_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2423.26-2423.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101000100011101
.gate SB_LUT4 I0=myrisc.cpu.pcpi_div.quotient[2] I1=myrisc.cpu.pcpi_div.outsign I2=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2] I3=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2] O=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_29_D_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2421.26-2421.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101000100011101
.gate SB_LUT4 I0=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_2_D_SB_LUT4_O_I0[0] I1=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_2_D_SB_LUT4_O_I0[1] I2=myrisc.cpu.pcpi_div.instr_divu I3=myrisc.cpu.pcpi_div.instr_div O=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011001100110101
.gate SB_LUT4 I0=myrisc.cpu.pcpi_div.dividend[29] I1=myrisc.cpu.pcpi_div.outsign I2=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I2[29] I3=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[29] O=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_2_D_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2423.26-2423.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101000100011101
.gate SB_LUT4 I0=myrisc.cpu.pcpi_div.quotient[29] I1=myrisc.cpu.pcpi_div.outsign I2=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[29] I3=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[29] O=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_2_D_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2421.26-2421.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101000100011101
.gate SB_DFF C=CLK D=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_3_D Q=myrisc.cpu.pcpi_div.pcpi_rd[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=CLK D=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_30_D Q=myrisc.cpu.pcpi_div.pcpi_rd[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_30_D_SB_LUT4_O_I0[0] I1=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_30_D_SB_LUT4_O_I0[1] I2=myrisc.cpu.pcpi_div.instr_divu I3=myrisc.cpu.pcpi_div.instr_div O=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_30_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011001100110101
.gate SB_LUT4 I0=myrisc.cpu.pcpi_div.dividend[1] I1=myrisc.cpu.pcpi_div.outsign I2=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1] I3=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0] O=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_30_D_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2423.26-2423.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101000100011101
.gate SB_LUT4 I0=myrisc.cpu.pcpi_div.quotient[1] I1=myrisc.cpu.pcpi_div.outsign I2=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1] I3=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0] O=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_30_D_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2421.26-2421.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101000100011101
.gate SB_DFF C=CLK D=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_31_D Q=myrisc.cpu.pcpi_div.pcpi_rd[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=myrisc.cpu.pcpi_div.dividend[0] I1=myrisc.cpu.pcpi_div.quotient[0] I2=myrisc.cpu.pcpi_div.instr_divu I3=myrisc.cpu.pcpi_div.instr_div O=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_31_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100110011001010
.gate SB_LUT4 I0=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_3_D_SB_LUT4_O_I0[0] I1=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_3_D_SB_LUT4_O_I0[1] I2=myrisc.cpu.pcpi_div.instr_divu I3=myrisc.cpu.pcpi_div.instr_div O=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011001100110101
.gate SB_LUT4 I0=myrisc.cpu.pcpi_div.dividend[28] I1=myrisc.cpu.pcpi_div.outsign I2=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I2[28] I3=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[28] O=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_3_D_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2423.26-2423.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101000100011101
.gate SB_LUT4 I0=myrisc.cpu.pcpi_div.quotient[28] I1=myrisc.cpu.pcpi_div.outsign I2=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[28] I3=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[28] O=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_3_D_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2421.26-2421.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101000100011101
.gate SB_DFF C=CLK D=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_4_D Q=myrisc.cpu.pcpi_div.pcpi_rd[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_4_D_SB_LUT4_O_I0[0] I1=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_4_D_SB_LUT4_O_I0[1] I2=myrisc.cpu.pcpi_div.instr_divu I3=myrisc.cpu.pcpi_div.instr_div O=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011001100110101
.gate SB_LUT4 I0=myrisc.cpu.pcpi_div.dividend[27] I1=myrisc.cpu.pcpi_div.outsign I2=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I2[27] I3=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[27] O=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_4_D_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2423.26-2423.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101000100011101
.gate SB_LUT4 I0=myrisc.cpu.pcpi_div.quotient[27] I1=myrisc.cpu.pcpi_div.outsign I2=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[27] I3=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[27] O=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_4_D_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2421.26-2421.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101000100011101
.gate SB_DFF C=CLK D=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_5_D Q=myrisc.cpu.pcpi_div.pcpi_rd[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_5_D_SB_LUT4_O_I0[0] I1=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_5_D_SB_LUT4_O_I0[1] I2=myrisc.cpu.pcpi_div.instr_divu I3=myrisc.cpu.pcpi_div.instr_div O=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011001100110101
.gate SB_LUT4 I0=myrisc.cpu.pcpi_div.dividend[26] I1=myrisc.cpu.pcpi_div.outsign I2=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I2[26] I3=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[26] O=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_5_D_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2423.26-2423.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101000100011101
.gate SB_LUT4 I0=myrisc.cpu.pcpi_div.quotient[26] I1=myrisc.cpu.pcpi_div.outsign I2=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[26] I3=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[26] O=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_5_D_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2421.26-2421.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101000100011101
.gate SB_DFF C=CLK D=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_6_D Q=myrisc.cpu.pcpi_div.pcpi_rd[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_6_D_SB_LUT4_O_I0[0] I1=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_6_D_SB_LUT4_O_I0[1] I2=myrisc.cpu.pcpi_div.instr_divu I3=myrisc.cpu.pcpi_div.instr_div O=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011001100110101
.gate SB_LUT4 I0=myrisc.cpu.pcpi_div.dividend[25] I1=myrisc.cpu.pcpi_div.outsign I2=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I2[25] I3=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[25] O=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_6_D_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2423.26-2423.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101000100011101
.gate SB_LUT4 I0=myrisc.cpu.pcpi_div.quotient[25] I1=myrisc.cpu.pcpi_div.outsign I2=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[25] I3=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[25] O=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_6_D_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2421.26-2421.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101000100011101
.gate SB_DFF C=CLK D=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_7_D Q=myrisc.cpu.pcpi_div.pcpi_rd[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_7_D_SB_LUT4_O_I0[0] I1=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_7_D_SB_LUT4_O_I0[1] I2=myrisc.cpu.pcpi_div.instr_divu I3=myrisc.cpu.pcpi_div.instr_div O=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_7_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011001100110101
.gate SB_LUT4 I0=myrisc.cpu.pcpi_div.dividend[24] I1=myrisc.cpu.pcpi_div.outsign I2=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I2[24] I3=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[24] O=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_7_D_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2423.26-2423.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101000100011101
.gate SB_LUT4 I0=myrisc.cpu.pcpi_div.quotient[24] I1=myrisc.cpu.pcpi_div.outsign I2=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[24] I3=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[24] O=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_7_D_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2421.26-2421.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101000100011101
.gate SB_DFF C=CLK D=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_8_D Q=myrisc.cpu.pcpi_div.pcpi_rd[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_8_D_SB_LUT4_O_I0[0] I1=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_8_D_SB_LUT4_O_I0[1] I2=myrisc.cpu.pcpi_div.instr_divu I3=myrisc.cpu.pcpi_div.instr_div O=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_8_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011001100110101
.gate SB_LUT4 I0=myrisc.cpu.pcpi_div.dividend[23] I1=myrisc.cpu.pcpi_div.outsign I2=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I2[23] I3=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[23] O=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_8_D_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2423.26-2423.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101000100011101
.gate SB_LUT4 I0=myrisc.cpu.pcpi_div.quotient[23] I1=myrisc.cpu.pcpi_div.outsign I2=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[23] I3=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[23] O=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_8_D_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2421.26-2421.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101000100011101
.gate SB_DFF C=CLK D=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D Q=myrisc.cpu.pcpi_div.pcpi_rd[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0[0] I1=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0[1] I2=myrisc.cpu.pcpi_div.instr_divu I3=myrisc.cpu.pcpi_div.instr_div O=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011001100110101
.gate SB_LUT4 I0=myrisc.cpu.pcpi_div.dividend[22] I1=myrisc.cpu.pcpi_div.outsign I2=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I2[22] I3=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[22] O=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2423.26-2423.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101000100011101
.gate SB_LUT4 I0=myrisc.cpu.pcpi_div.quotient[22] I1=myrisc.cpu.pcpi_div.outsign I2=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[22] I3=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[22] O=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2421.26-2421.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101000100011101
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.pcpi_div.quotient[30] O=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.pcpi_div.quotient[29] O=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.pcpi_div.quotient[20] O=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.pcpi_div.quotient[19] O=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.pcpi_div.quotient[18] O=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.pcpi_div.quotient[17] O=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.pcpi_div.quotient[16] O=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.pcpi_div.quotient[15] O=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.pcpi_div.quotient[14] O=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.pcpi_div.quotient[13] O=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.pcpi_div.quotient[12] O=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.pcpi_div.quotient[11] O=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.pcpi_div.quotient[28] O=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.pcpi_div.quotient[10] O=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.pcpi_div.quotient[9] O=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.pcpi_div.quotient[8] O=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.pcpi_div.quotient[7] O=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.pcpi_div.quotient[6] O=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.pcpi_div.quotient[5] O=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.pcpi_div.quotient[4] O=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.pcpi_div.quotient[3] O=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.pcpi_div.quotient[2] O=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.pcpi_div.quotient[1] O=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.pcpi_div.quotient[27] O=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.pcpi_div.quotient[0] O=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.pcpi_div.quotient[26] O=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.pcpi_div.quotient[25] O=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.pcpi_div.quotient[24] O=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.pcpi_div.quotient[23] O=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.pcpi_div.quotient[22] O=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.pcpi_div.quotient[21] O=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.pcpi_div.dividend[30] O=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I2[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.pcpi_div.dividend[29] O=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I2[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.pcpi_div.dividend[20] O=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I2[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.pcpi_div.dividend[19] O=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I2[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.pcpi_div.dividend[18] O=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I2[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.pcpi_div.dividend[17] O=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I2[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.pcpi_div.dividend[16] O=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I2[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.pcpi_div.dividend[15] O=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I2[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.pcpi_div.dividend[14] O=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I2[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.pcpi_div.dividend[13] O=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I2[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.pcpi_div.dividend[12] O=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I2[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.pcpi_div.dividend[11] O=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I2[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.pcpi_div.dividend[28] O=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I2[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.pcpi_div.dividend[10] O=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I2[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.pcpi_div.dividend[9] O=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I2[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.pcpi_div.dividend[8] O=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I2[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.pcpi_div.dividend[7] O=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I2[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.pcpi_div.dividend[6] O=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I2[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.pcpi_div.dividend[5] O=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I2[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.pcpi_div.dividend[4] O=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I2[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.pcpi_div.dividend[3] O=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.pcpi_div.dividend[2] O=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.pcpi_div.dividend[1] O=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.pcpi_div.dividend[27] O=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I2[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.pcpi_div.dividend[0] O=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.pcpi_div.dividend[26] O=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I2[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.pcpi_div.dividend[25] O=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I2[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.pcpi_div.dividend[24] O=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I2[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.pcpi_div.dividend[23] O=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I2[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.pcpi_div.dividend[22] O=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I2[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.pcpi_div.dividend[21] O=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I2[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0[0] I1=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0[1] I2=myrisc.cpu.pcpi_div.instr_divu I3=myrisc.cpu.pcpi_div.instr_div O=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011001100110101
.gate SB_LUT4 I0=myrisc.cpu.pcpi_div.dividend[31] I1=myrisc.cpu.pcpi_div.outsign I2=$false I3=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[31] O=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2423.26-2423.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101010110011001
.gate SB_LUT4 I0=myrisc.cpu.pcpi_div.quotient[31] I1=myrisc.cpu.pcpi_div.outsign I2=$false I3=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[31] O=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2421.26-2421.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101010110011001
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[9] CO=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[10] I0=$false I1=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[9]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2421.26-2421.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[8] CO=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[9] I0=$false I1=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[8]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2421.26-2421.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[28] CO=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[29] I0=$false I1=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[28]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2421.26-2421.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[27] CO=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[28] I0=$false I1=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[27]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2421.26-2421.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[26] CO=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[27] I0=$false I1=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[26]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2421.26-2421.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[25] CO=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[26] I0=$false I1=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[25]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2421.26-2421.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[24] CO=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[25] I0=$false I1=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[24]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2421.26-2421.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[23] CO=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[24] I0=$false I1=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[23]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2421.26-2421.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[22] CO=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[23] I0=$false I1=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[22]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2421.26-2421.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[21] CO=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[22] I0=$false I1=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[21]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2421.26-2421.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[20] CO=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[21] I0=$false I1=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[20]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2421.26-2421.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0] CO=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2] I0=$false I1=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2421.26-2421.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[7] CO=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[8] I0=$false I1=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[7]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2421.26-2421.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[19] CO=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[20] I0=$false I1=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[19]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2421.26-2421.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[18] CO=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[19] I0=$false I1=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[18]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2421.26-2421.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[17] CO=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[18] I0=$false I1=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[17]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2421.26-2421.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[16] CO=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[17] I0=$false I1=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[16]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2421.26-2421.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[15] CO=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[16] I0=$false I1=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[15]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2421.26-2421.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[14] CO=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[15] I0=$false I1=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[14]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2421.26-2421.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[13] CO=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[14] I0=$false I1=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[13]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2421.26-2421.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[12] CO=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[13] I0=$false I1=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[12]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2421.26-2421.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[11] CO=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[12] I0=$false I1=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[11]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2421.26-2421.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[10] CO=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[11] I0=$false I1=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[10]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2421.26-2421.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[6] CO=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[7] I0=$false I1=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[6]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2421.26-2421.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[5] CO=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[6] I0=$false I1=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[5]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2421.26-2421.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[4] CO=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[5] I0=$false I1=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[4]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2421.26-2421.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3] CO=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[4] I0=$false I1=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2421.26-2421.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[30] CO=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[31] I0=$false I1=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[30]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2421.26-2421.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2] CO=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3] I0=$false I1=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2421.26-2421.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[29] CO=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[30] I0=$false I1=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[29]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2421.26-2421.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[9] CO=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[10] I0=$false I1=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I2[9]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2423.26-2423.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[8] CO=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[9] I0=$false I1=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I2[8]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2423.26-2423.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[28] CO=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[29] I0=$false I1=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I2[28]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2423.26-2423.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[27] CO=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[28] I0=$false I1=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I2[27]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2423.26-2423.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[26] CO=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[27] I0=$false I1=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I2[26]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2423.26-2423.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[25] CO=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[26] I0=$false I1=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I2[25]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2423.26-2423.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[24] CO=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[25] I0=$false I1=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I2[24]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2423.26-2423.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[23] CO=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[24] I0=$false I1=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I2[23]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2423.26-2423.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[22] CO=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[23] I0=$false I1=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I2[22]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2423.26-2423.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[21] CO=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[22] I0=$false I1=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I2[21]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2423.26-2423.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[20] CO=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[21] I0=$false I1=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I2[20]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2423.26-2423.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0] CO=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2] I0=$false I1=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2423.26-2423.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[7] CO=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[8] I0=$false I1=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I2[7]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2423.26-2423.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[19] CO=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[20] I0=$false I1=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I2[19]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2423.26-2423.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[18] CO=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[19] I0=$false I1=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I2[18]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2423.26-2423.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[17] CO=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[18] I0=$false I1=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I2[17]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2423.26-2423.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[16] CO=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[17] I0=$false I1=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I2[16]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2423.26-2423.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[15] CO=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[16] I0=$false I1=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I2[15]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2423.26-2423.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[14] CO=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[15] I0=$false I1=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I2[14]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2423.26-2423.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[13] CO=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[14] I0=$false I1=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I2[13]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2423.26-2423.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[12] CO=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[13] I0=$false I1=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I2[12]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2423.26-2423.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[11] CO=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[12] I0=$false I1=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I2[11]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2423.26-2423.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[10] CO=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[11] I0=$false I1=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I2[10]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2423.26-2423.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[6] CO=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[7] I0=$false I1=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I2[6]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2423.26-2423.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[5] CO=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[6] I0=$false I1=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I2[5]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2423.26-2423.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[4] CO=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[5] I0=$false I1=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I2[4]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2423.26-2423.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3] CO=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[4] I0=$false I1=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2423.26-2423.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[30] CO=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[31] I0=$false I1=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I2[30]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2423.26-2423.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2] CO=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3] I0=$false I1=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2423.26-2423.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[29] CO=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[30] I0=$false I1=myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I2[29]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2423.26-2423.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFF C=CLK D=myrisc.cpu.pcpi_div.pcpi_wait_SB_DFF_Q_D Q=myrisc.cpu.pcpi_div.pcpi_wait
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2366.2-2383.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.pcpi_div.instr_remu_SB_LUT4_I0_O[0] I3=resetn O=myrisc.cpu.pcpi_div.pcpi_wait_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=$false I2=resetn I3=myrisc.cpu.pcpi_div.pcpi_wait O=myrisc.cpu.pcpi_div.pcpi_wait_q_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_DFF C=CLK D=myrisc.cpu.pcpi_div.pcpi_wait_q_SB_DFF_Q_D Q=myrisc.cpu.pcpi_div.pcpi_wait_q
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2366.2-2383.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFFSR C=CLK D=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D[0] Q=myrisc.cpu.pcpi_div.pcpi_wr R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D[0] I3=resetn O=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0[62] I1=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O[1] I2=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O[2] I3=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O[3] O=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111000000000
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[62] CO=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0[62] I0=$false I1=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[62]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2426.8-2426.27|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[9] CO=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[10] I0=myrisc.cpu.pcpi_div.dividend[9] I1=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[9]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2426.8-2426.27|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[8] CO=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[9] I0=myrisc.cpu.pcpi_div.dividend[8] I1=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[8]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2426.8-2426.27|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[56] CO=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[57] I0=$false I1=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[56]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2426.8-2426.27|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[55] CO=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[56] I0=$false I1=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[55]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2426.8-2426.27|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[54] CO=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[55] I0=$false I1=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[54]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2426.8-2426.27|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[53] CO=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[54] I0=$false I1=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[53]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2426.8-2426.27|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[52] CO=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[53] I0=$false I1=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[52]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2426.8-2426.27|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[51] CO=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[52] I0=$false I1=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[51]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2426.8-2426.27|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[50] CO=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[51] I0=$false I1=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[50]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2426.8-2426.27|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[4] CO=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[5] I0=myrisc.cpu.pcpi_div.dividend[4] I1=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[4]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2426.8-2426.27|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[49] CO=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[50] I0=$false I1=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[49]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2426.8-2426.27|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[48] CO=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[49] I0=$false I1=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[48]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2426.8-2426.27|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[7] CO=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[8] I0=myrisc.cpu.pcpi_div.dividend[7] I1=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[7]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2426.8-2426.27|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[47] CO=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[48] I0=$false I1=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[47]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2426.8-2426.27|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[46] CO=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[47] I0=$false I1=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[46]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2426.8-2426.27|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[45] CO=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[46] I0=$false I1=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[45]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2426.8-2426.27|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[44] CO=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[45] I0=$false I1=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[44]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2426.8-2426.27|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[43] CO=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[44] I0=$false I1=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[43]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2426.8-2426.27|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[42] CO=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[43] I0=$false I1=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[42]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2426.8-2426.27|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[41] CO=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[42] I0=$false I1=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[41]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2426.8-2426.27|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[40] CO=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[41] I0=$false I1=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[40]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2426.8-2426.27|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[3] CO=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[4] I0=myrisc.cpu.pcpi_div.dividend[3] I1=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[3]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2426.8-2426.27|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[39] CO=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[40] I0=$false I1=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[39]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2426.8-2426.27|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[6] CO=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[7] I0=myrisc.cpu.pcpi_div.dividend[6] I1=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[6]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2426.8-2426.27|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[38] CO=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[39] I0=$false I1=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[38]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2426.8-2426.27|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[37] CO=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[38] I0=$false I1=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[37]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2426.8-2426.27|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[36] CO=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[37] I0=$false I1=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[36]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2426.8-2426.27|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[35] CO=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[36] I0=$false I1=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[35]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2426.8-2426.27|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[34] CO=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[35] I0=$false I1=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[34]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2426.8-2426.27|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[33] CO=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[34] I0=$false I1=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[33]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2426.8-2426.27|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[32] CO=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[33] I0=$false I1=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[32]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2426.8-2426.27|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[31] CO=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[32] I0=myrisc.cpu.pcpi_div.dividend[31] I1=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[31]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2426.8-2426.27|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[30] CO=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[31] I0=myrisc.cpu.pcpi_div.dividend[30] I1=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[30]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2426.8-2426.27|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[2] CO=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[3] I0=myrisc.cpu.pcpi_div.dividend[2] I1=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[2]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2426.8-2426.27|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[61] CO=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[62] I0=$false I1=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[61]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2426.8-2426.27|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[29] CO=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[30] I0=myrisc.cpu.pcpi_div.dividend[29] I1=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[29]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2426.8-2426.27|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[28] CO=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[29] I0=myrisc.cpu.pcpi_div.dividend[28] I1=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[28]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2426.8-2426.27|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[27] CO=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[28] I0=myrisc.cpu.pcpi_div.dividend[27] I1=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[27]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2426.8-2426.27|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[26] CO=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[27] I0=myrisc.cpu.pcpi_div.dividend[26] I1=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[26]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2426.8-2426.27|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[25] CO=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[26] I0=myrisc.cpu.pcpi_div.dividend[25] I1=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[25]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2426.8-2426.27|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[24] CO=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[25] I0=myrisc.cpu.pcpi_div.dividend[24] I1=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[24]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2426.8-2426.27|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[23] CO=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[24] I0=myrisc.cpu.pcpi_div.dividend[23] I1=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[23]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2426.8-2426.27|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[22] CO=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[23] I0=myrisc.cpu.pcpi_div.dividend[22] I1=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[22]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2426.8-2426.27|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[21] CO=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[22] I0=myrisc.cpu.pcpi_div.dividend[21] I1=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[21]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2426.8-2426.27|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[20] CO=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[21] I0=myrisc.cpu.pcpi_div.dividend[20] I1=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[20]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2426.8-2426.27|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[60] CO=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[61] I0=$false I1=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[60]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2426.8-2426.27|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[1] CO=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[2] I0=myrisc.cpu.pcpi_div.dividend[1] I1=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[1]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2426.8-2426.27|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[19] CO=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[20] I0=myrisc.cpu.pcpi_div.dividend[19] I1=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[19]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2426.8-2426.27|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[18] CO=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[19] I0=myrisc.cpu.pcpi_div.dividend[18] I1=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[18]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2426.8-2426.27|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[17] CO=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[18] I0=myrisc.cpu.pcpi_div.dividend[17] I1=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[17]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2426.8-2426.27|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[16] CO=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[17] I0=myrisc.cpu.pcpi_div.dividend[16] I1=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[16]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2426.8-2426.27|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[15] CO=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[16] I0=myrisc.cpu.pcpi_div.dividend[15] I1=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[15]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2426.8-2426.27|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[14] CO=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[15] I0=myrisc.cpu.pcpi_div.dividend[14] I1=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[14]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2426.8-2426.27|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[13] CO=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[14] I0=myrisc.cpu.pcpi_div.dividend[13] I1=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[13]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2426.8-2426.27|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[12] CO=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[13] I0=myrisc.cpu.pcpi_div.dividend[12] I1=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[12]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2426.8-2426.27|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[11] CO=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[12] I0=myrisc.cpu.pcpi_div.dividend[11] I1=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[11]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2426.8-2426.27|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[5] CO=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[6] I0=myrisc.cpu.pcpi_div.dividend[5] I1=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[5]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2426.8-2426.27|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[10] CO=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[11] I0=myrisc.cpu.pcpi_div.dividend[10] I1=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[10]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2426.8-2426.27|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=$true CO=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[1] I0=myrisc.cpu.pcpi_div.dividend[0] I1=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[0]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2426.8-2426.27|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[59] CO=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[60] I0=$false I1=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[59]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2426.8-2426.27|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[58] CO=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[59] I0=$false I1=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[58]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2426.8-2426.27|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[57] CO=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[58] I0=$false I1=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2[57]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2426.8-2426.27|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_O_I0[0] I1=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_O_I0[1] I2=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_O_I0[2] I3=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_O_I0[3] O=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_O_I3[0] I2=myrisc.cpu.pcpi_div.start I3=resetn O=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110011111111
.gate SB_LUT4 I0=myrisc.cpu.pcpi_div.dividend[0] I1=myrisc.cpu.pcpi_div.divisor[0] I2=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2[2] I3=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2[3] O=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1001000000000000
.gate SB_LUT4 I0=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0] I1=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1] I2=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2] I3=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3] O=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=myrisc.cpu.pcpi_div.dividend[16] I1=myrisc.cpu.pcpi_div.divisor[16] I2=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[2] I3=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3] O=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1001000000000000
.gate SB_LUT4 I0=myrisc.cpu.pcpi_div.dividend[9] I1=myrisc.cpu.pcpi_div.divisor[9] I2=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[2] I3=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[3] O=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1001000000000000
.gate SB_LUT4 I0=myrisc.cpu.pcpi_div.dividend[11] I1=myrisc.cpu.pcpi_div.divisor[11] I2=myrisc.cpu.pcpi_div.divisor[15] I3=myrisc.cpu.pcpi_div.dividend[15] O=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=myrisc.cpu.pcpi_div.dividend[8] I1=myrisc.cpu.pcpi_div.divisor[8] I2=myrisc.cpu.pcpi_div.dividend[10] I3=myrisc.cpu.pcpi_div.divisor[10] O=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=myrisc.cpu.pcpi_div.dividend[18] I1=myrisc.cpu.pcpi_div.divisor[18] I2=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[2] I3=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[3] O=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1001000000000000
.gate SB_LUT4 I0=myrisc.cpu.pcpi_div.dividend[26] I1=myrisc.cpu.pcpi_div.divisor[26] I2=myrisc.cpu.pcpi_div.divisor[30] I3=myrisc.cpu.pcpi_div.dividend[30] O=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=myrisc.cpu.pcpi_div.divisor[31] I1=myrisc.cpu.pcpi_div.dividend[31] I2=myrisc.cpu.pcpi_div.dividend[25] I3=myrisc.cpu.pcpi_div.divisor[25] O=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011000000001011
.gate SB_LUT4 I0=myrisc.cpu.pcpi_div.divisor[40] I1=myrisc.cpu.pcpi_div.divisor[43] I2=myrisc.cpu.pcpi_div.divisor[46] I3=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I3[3] O=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=myrisc.cpu.pcpi_div.divisor[36] I1=myrisc.cpu.pcpi_div.divisor[37] I2=myrisc.cpu.pcpi_div.divisor[38] I3=myrisc.cpu.pcpi_div.divisor[39] O=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=myrisc.cpu.pcpi_div.divisor[19] I1=myrisc.cpu.pcpi_div.dividend[19] I2=myrisc.cpu.pcpi_div.dividend[23] I3=myrisc.cpu.pcpi_div.divisor[23] O=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011000000001011
.gate SB_LUT4 I0=myrisc.cpu.pcpi_div.dividend[20] I1=myrisc.cpu.pcpi_div.divisor[20] I2=myrisc.cpu.pcpi_div.dividend[21] I3=myrisc.cpu.pcpi_div.divisor[21] O=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=myrisc.cpu.pcpi_div.dividend[12] I1=myrisc.cpu.pcpi_div.divisor[12] I2=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2] I3=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3] O=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1001000000000000
.gate SB_LUT4 I0=myrisc.cpu.pcpi_div.dividend[13] I1=myrisc.cpu.pcpi_div.divisor[13] I2=myrisc.cpu.pcpi_div.dividend[14] I3=myrisc.cpu.pcpi_div.divisor[14] O=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=myrisc.cpu.pcpi_div.divisor[56] I1=myrisc.cpu.pcpi_div.divisor[62] I2=myrisc.cpu.pcpi_div.dividend[5] I3=myrisc.cpu.pcpi_div.divisor[5] O=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001000000000001
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_div.divisor[47] I2=myrisc.cpu.pcpi_div.divisor[59] I3=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3[2] O=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=myrisc.cpu.pcpi_div.divisor[6] I1=myrisc.cpu.pcpi_div.dividend[6] I2=myrisc.cpu.pcpi_div.dividend[4] I3=myrisc.cpu.pcpi_div.divisor[4] O=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011000000001011
.gate SB_LUT4 I0=myrisc.cpu.pcpi_div.divisor[55] I1=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[1] I2=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[2] I3=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[3] O=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=myrisc.cpu.pcpi_div.dividend[28] I1=myrisc.cpu.pcpi_div.divisor[28] I2=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2] I3=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3] O=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1001000000000000
.gate SB_LUT4 I0=myrisc.cpu.pcpi_div.divisor[33] I1=myrisc.cpu.pcpi_div.divisor[34] I2=myrisc.cpu.pcpi_div.divisor[35] I3=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[3] O=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[0] I1=myrisc.cpu.pcpi_div.dividend[29] I2=myrisc.cpu.pcpi_div.divisor[29] I3=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[3] O=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100000100000000
.gate SB_LUT4 I0=myrisc.cpu.pcpi_div.dividend[17] I1=myrisc.cpu.pcpi_div.divisor[17] I2=myrisc.cpu.pcpi_div.dividend[22] I3=myrisc.cpu.pcpi_div.divisor[22] O=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.pcpi_div.dividend[31] I3=myrisc.cpu.pcpi_div.divisor[31] O=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=myrisc.cpu.pcpi_div.divisor[32] I1=myrisc.cpu.pcpi_div.divisor[57] I2=myrisc.cpu.pcpi_div.divisor[60] I3=myrisc.cpu.pcpi_div.divisor[61] O=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[0] I1=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[1] I2=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[2] I3=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[3] O=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=myrisc.cpu.pcpi_div.divisor[19] I1=myrisc.cpu.pcpi_div.dividend[19] I2=myrisc.cpu.pcpi_div.divisor[54] I3=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3] O=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=myrisc.cpu.pcpi_div.dividend[24] I1=myrisc.cpu.pcpi_div.divisor[24] I2=myrisc.cpu.pcpi_div.dividend[27] I3=myrisc.cpu.pcpi_div.divisor[27] O=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=myrisc.cpu.pcpi_div.divisor[49] I1=myrisc.cpu.pcpi_div.divisor[50] I2=myrisc.cpu.pcpi_div.divisor[52] I3=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I3[3] O=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=myrisc.cpu.pcpi_div.divisor[41] I1=myrisc.cpu.pcpi_div.divisor[42] I2=myrisc.cpu.pcpi_div.divisor[44] I3=myrisc.cpu.pcpi_div.divisor[45] O=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=myrisc.cpu.pcpi_div.divisor[1] I1=myrisc.cpu.pcpi_div.dividend[1] I2=myrisc.cpu.pcpi_div.dividend[3] I3=myrisc.cpu.pcpi_div.divisor[3] O=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011000000001011
.gate SB_LUT4 I0=myrisc.cpu.pcpi_div.dividend[2] I1=myrisc.cpu.pcpi_div.divisor[2] I2=myrisc.cpu.pcpi_div.dividend[7] I3=myrisc.cpu.pcpi_div.divisor[7] O=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=myrisc.cpu.pcpi_div.divisor[48] I1=myrisc.cpu.pcpi_div.divisor[51] I2=myrisc.cpu.pcpi_div.divisor[53] I3=myrisc.cpu.pcpi_div.divisor[58] O=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=myrisc.cpu.pcpi_div.dividend[6] I1=myrisc.cpu.pcpi_div.divisor[6] I2=myrisc.cpu.pcpi_div.dividend[1] I3=myrisc.cpu.pcpi_div.divisor[1] O=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.pcpi_div.start I3=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_O_I3[0] O=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=myrisc.cpu.pcpi_div.running_SB_LUT4_I3_O[0] I1=myrisc.cpu.pcpi_div.running_SB_LUT4_I3_O[1] I2=myrisc.cpu.pcpi_div.running_SB_LUT4_I3_O[2] I3=myrisc.cpu.pcpi_div.running_SB_LUT4_I3_O[3] O=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_div.quotient_SB_DFFESR_Q_D E=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_E Q=myrisc.cpu.pcpi_div.quotient[31] R=myrisc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_div.quotient_SB_DFFESR_Q_1_D E=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_E Q=myrisc.cpu.pcpi_div.quotient[30] R=myrisc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_div.quotient_SB_DFFESR_Q_10_D E=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_E Q=myrisc.cpu.pcpi_div.quotient[21] R=myrisc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.pcpi_div.quotient_msk[21] I3=myrisc.cpu.pcpi_div.quotient[21] O=myrisc.cpu.pcpi_div.quotient_SB_DFFESR_Q_10_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_div.quotient_SB_DFFESR_Q_11_D E=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_E Q=myrisc.cpu.pcpi_div.quotient[20] R=myrisc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.pcpi_div.quotient_msk[20] I3=myrisc.cpu.pcpi_div.quotient[20] O=myrisc.cpu.pcpi_div.quotient_SB_DFFESR_Q_11_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_div.quotient_SB_DFFESR_Q_12_D E=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_E Q=myrisc.cpu.pcpi_div.quotient[19] R=myrisc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.pcpi_div.quotient_msk[19] I3=myrisc.cpu.pcpi_div.quotient[19] O=myrisc.cpu.pcpi_div.quotient_SB_DFFESR_Q_12_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_div.quotient_SB_DFFESR_Q_13_D E=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_E Q=myrisc.cpu.pcpi_div.quotient[18] R=myrisc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.pcpi_div.quotient_msk[18] I3=myrisc.cpu.pcpi_div.quotient[18] O=myrisc.cpu.pcpi_div.quotient_SB_DFFESR_Q_13_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_div.quotient_SB_DFFESR_Q_14_D E=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_E Q=myrisc.cpu.pcpi_div.quotient[17] R=myrisc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.pcpi_div.quotient_msk[17] I3=myrisc.cpu.pcpi_div.quotient[17] O=myrisc.cpu.pcpi_div.quotient_SB_DFFESR_Q_14_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_div.quotient_SB_DFFESR_Q_15_D E=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_E Q=myrisc.cpu.pcpi_div.quotient[16] R=myrisc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.pcpi_div.quotient_msk[16] I3=myrisc.cpu.pcpi_div.quotient[16] O=myrisc.cpu.pcpi_div.quotient_SB_DFFESR_Q_15_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_div.quotient_SB_DFFESR_Q_16_D E=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_E Q=myrisc.cpu.pcpi_div.quotient[15] R=myrisc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.pcpi_div.quotient_msk[15] I3=myrisc.cpu.pcpi_div.quotient[15] O=myrisc.cpu.pcpi_div.quotient_SB_DFFESR_Q_16_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_div.quotient_SB_DFFESR_Q_17_D E=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_E Q=myrisc.cpu.pcpi_div.quotient[14] R=myrisc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.pcpi_div.quotient_msk[14] I3=myrisc.cpu.pcpi_div.quotient[14] O=myrisc.cpu.pcpi_div.quotient_SB_DFFESR_Q_17_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_div.quotient_SB_DFFESR_Q_18_D E=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_E Q=myrisc.cpu.pcpi_div.quotient[13] R=myrisc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.pcpi_div.quotient_msk[13] I3=myrisc.cpu.pcpi_div.quotient[13] O=myrisc.cpu.pcpi_div.quotient_SB_DFFESR_Q_18_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_div.quotient_SB_DFFESR_Q_19_D E=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_E Q=myrisc.cpu.pcpi_div.quotient[12] R=myrisc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.pcpi_div.quotient_msk[12] I3=myrisc.cpu.pcpi_div.quotient[12] O=myrisc.cpu.pcpi_div.quotient_SB_DFFESR_Q_19_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.pcpi_div.quotient_msk[30] I3=myrisc.cpu.pcpi_div.quotient[30] O=myrisc.cpu.pcpi_div.quotient_SB_DFFESR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_div.quotient_SB_DFFESR_Q_2_D E=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_E Q=myrisc.cpu.pcpi_div.quotient[29] R=myrisc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_div.quotient_SB_DFFESR_Q_20_D E=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_E Q=myrisc.cpu.pcpi_div.quotient[11] R=myrisc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.pcpi_div.quotient_msk[11] I3=myrisc.cpu.pcpi_div.quotient[11] O=myrisc.cpu.pcpi_div.quotient_SB_DFFESR_Q_20_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_div.quotient_SB_DFFESR_Q_21_D E=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_E Q=myrisc.cpu.pcpi_div.quotient[10] R=myrisc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.pcpi_div.quotient_msk[10] I3=myrisc.cpu.pcpi_div.quotient[10] O=myrisc.cpu.pcpi_div.quotient_SB_DFFESR_Q_21_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_div.quotient_SB_DFFESR_Q_22_D E=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_E Q=myrisc.cpu.pcpi_div.quotient[9] R=myrisc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.pcpi_div.quotient_msk[9] I3=myrisc.cpu.pcpi_div.quotient[9] O=myrisc.cpu.pcpi_div.quotient_SB_DFFESR_Q_22_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_div.quotient_SB_DFFESR_Q_23_D E=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_E Q=myrisc.cpu.pcpi_div.quotient[8] R=myrisc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.pcpi_div.quotient_msk[8] I3=myrisc.cpu.pcpi_div.quotient[8] O=myrisc.cpu.pcpi_div.quotient_SB_DFFESR_Q_23_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_div.quotient_SB_DFFESR_Q_24_D E=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_E Q=myrisc.cpu.pcpi_div.quotient[7] R=myrisc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.pcpi_div.quotient_msk[7] I3=myrisc.cpu.pcpi_div.quotient[7] O=myrisc.cpu.pcpi_div.quotient_SB_DFFESR_Q_24_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_div.quotient_SB_DFFESR_Q_25_D E=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_E Q=myrisc.cpu.pcpi_div.quotient[6] R=myrisc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.pcpi_div.quotient_msk[6] I3=myrisc.cpu.pcpi_div.quotient[6] O=myrisc.cpu.pcpi_div.quotient_SB_DFFESR_Q_25_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_div.quotient_SB_DFFESR_Q_26_D E=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_E Q=myrisc.cpu.pcpi_div.quotient[5] R=myrisc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.pcpi_div.quotient_msk[5] I3=myrisc.cpu.pcpi_div.quotient[5] O=myrisc.cpu.pcpi_div.quotient_SB_DFFESR_Q_26_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_div.quotient_SB_DFFESR_Q_27_D E=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_E Q=myrisc.cpu.pcpi_div.quotient[4] R=myrisc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.pcpi_div.quotient_msk[4] I3=myrisc.cpu.pcpi_div.quotient[4] O=myrisc.cpu.pcpi_div.quotient_SB_DFFESR_Q_27_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_div.quotient_SB_DFFESR_Q_28_D E=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_E Q=myrisc.cpu.pcpi_div.quotient[3] R=myrisc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.pcpi_div.quotient_msk[3] I3=myrisc.cpu.pcpi_div.quotient[3] O=myrisc.cpu.pcpi_div.quotient_SB_DFFESR_Q_28_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_div.quotient_SB_DFFESR_Q_29_D E=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_E Q=myrisc.cpu.pcpi_div.quotient[2] R=myrisc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.pcpi_div.quotient_msk[2] I3=myrisc.cpu.pcpi_div.quotient[2] O=myrisc.cpu.pcpi_div.quotient_SB_DFFESR_Q_29_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.pcpi_div.quotient_msk[29] I3=myrisc.cpu.pcpi_div.quotient[29] O=myrisc.cpu.pcpi_div.quotient_SB_DFFESR_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_div.quotient_SB_DFFESR_Q_3_D E=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_E Q=myrisc.cpu.pcpi_div.quotient[28] R=myrisc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_div.quotient_SB_DFFESR_Q_30_D E=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_E Q=myrisc.cpu.pcpi_div.quotient[1] R=myrisc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.pcpi_div.quotient_msk[1] I3=myrisc.cpu.pcpi_div.quotient[1] O=myrisc.cpu.pcpi_div.quotient_SB_DFFESR_Q_30_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_div.quotient_SB_DFFESR_Q_31_D E=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_E Q=myrisc.cpu.pcpi_div.quotient[0] R=myrisc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.pcpi_div.quotient_msk[0] I3=myrisc.cpu.pcpi_div.quotient[0] O=myrisc.cpu.pcpi_div.quotient_SB_DFFESR_Q_31_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.pcpi_div.quotient_msk[28] I3=myrisc.cpu.pcpi_div.quotient[28] O=myrisc.cpu.pcpi_div.quotient_SB_DFFESR_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_div.quotient_SB_DFFESR_Q_4_D E=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_E Q=myrisc.cpu.pcpi_div.quotient[27] R=myrisc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.pcpi_div.quotient_msk[27] I3=myrisc.cpu.pcpi_div.quotient[27] O=myrisc.cpu.pcpi_div.quotient_SB_DFFESR_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_div.quotient_SB_DFFESR_Q_5_D E=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_E Q=myrisc.cpu.pcpi_div.quotient[26] R=myrisc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.pcpi_div.quotient_msk[26] I3=myrisc.cpu.pcpi_div.quotient[26] O=myrisc.cpu.pcpi_div.quotient_SB_DFFESR_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_div.quotient_SB_DFFESR_Q_6_D E=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_E Q=myrisc.cpu.pcpi_div.quotient[25] R=myrisc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.pcpi_div.quotient_msk[25] I3=myrisc.cpu.pcpi_div.quotient[25] O=myrisc.cpu.pcpi_div.quotient_SB_DFFESR_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_div.quotient_SB_DFFESR_Q_7_D E=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_E Q=myrisc.cpu.pcpi_div.quotient[24] R=myrisc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.pcpi_div.quotient_msk[24] I3=myrisc.cpu.pcpi_div.quotient[24] O=myrisc.cpu.pcpi_div.quotient_SB_DFFESR_Q_7_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_div.quotient_SB_DFFESR_Q_8_D E=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_E Q=myrisc.cpu.pcpi_div.quotient[23] R=myrisc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.pcpi_div.quotient_msk[23] I3=myrisc.cpu.pcpi_div.quotient[23] O=myrisc.cpu.pcpi_div.quotient_SB_DFFESR_Q_8_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_div.quotient_SB_DFFESR_Q_9_D E=myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_E Q=myrisc.cpu.pcpi_div.quotient[22] R=myrisc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.pcpi_div.quotient_msk[22] I3=myrisc.cpu.pcpi_div.quotient[22] O=myrisc.cpu.pcpi_div.quotient_SB_DFFESR_Q_9_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.pcpi_div.quotient_msk[31] I3=myrisc.cpu.pcpi_div.quotient[31] O=myrisc.cpu.pcpi_div.quotient_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_div.quotient_msk[31] E=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O[3] Q=myrisc.cpu.pcpi_div.quotient_msk[30] R=myrisc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_div.quotient_msk[30] E=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O[3] Q=myrisc.cpu.pcpi_div.quotient_msk[29] R=myrisc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_div.quotient_msk[21] E=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O[3] Q=myrisc.cpu.pcpi_div.quotient_msk[20] R=myrisc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_div.quotient_msk[20] E=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O[3] Q=myrisc.cpu.pcpi_div.quotient_msk[19] R=myrisc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_div.quotient_msk[19] E=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O[3] Q=myrisc.cpu.pcpi_div.quotient_msk[18] R=myrisc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_div.quotient_msk[18] E=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O[3] Q=myrisc.cpu.pcpi_div.quotient_msk[17] R=myrisc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_div.quotient_msk[17] E=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O[3] Q=myrisc.cpu.pcpi_div.quotient_msk[16] R=myrisc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_div.quotient_msk[16] E=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O[3] Q=myrisc.cpu.pcpi_div.quotient_msk[15] R=myrisc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_div.quotient_msk[15] E=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O[3] Q=myrisc.cpu.pcpi_div.quotient_msk[14] R=myrisc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_div.quotient_msk[14] E=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O[3] Q=myrisc.cpu.pcpi_div.quotient_msk[13] R=myrisc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_div.quotient_msk[13] E=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O[3] Q=myrisc.cpu.pcpi_div.quotient_msk[12] R=myrisc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_div.quotient_msk[12] E=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O[3] Q=myrisc.cpu.pcpi_div.quotient_msk[11] R=myrisc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_div.quotient_msk[29] E=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O[3] Q=myrisc.cpu.pcpi_div.quotient_msk[28] R=myrisc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_div.quotient_msk[11] E=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O[3] Q=myrisc.cpu.pcpi_div.quotient_msk[10] R=myrisc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_div.quotient_msk[10] E=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O[3] Q=myrisc.cpu.pcpi_div.quotient_msk[9] R=myrisc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_div.quotient_msk[9] E=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O[3] Q=myrisc.cpu.pcpi_div.quotient_msk[8] R=myrisc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_div.quotient_msk[8] E=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O[3] Q=myrisc.cpu.pcpi_div.quotient_msk[7] R=myrisc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_div.quotient_msk[7] E=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O[3] Q=myrisc.cpu.pcpi_div.quotient_msk[6] R=myrisc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_div.quotient_msk[6] E=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O[3] Q=myrisc.cpu.pcpi_div.quotient_msk[5] R=myrisc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_div.quotient_msk[5] E=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O[3] Q=myrisc.cpu.pcpi_div.quotient_msk[4] R=myrisc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_div.quotient_msk[4] E=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O[3] Q=myrisc.cpu.pcpi_div.quotient_msk[3] R=myrisc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_div.quotient_msk[3] E=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O[3] Q=myrisc.cpu.pcpi_div.quotient_msk[2] R=myrisc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_div.quotient_msk[2] E=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O[3] Q=myrisc.cpu.pcpi_div.quotient_msk[1] R=myrisc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_div.quotient_msk[28] E=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O[3] Q=myrisc.cpu.pcpi_div.quotient_msk[27] R=myrisc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_div.quotient_msk[1] E=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O[3] Q=myrisc.cpu.pcpi_div.quotient_msk[0] R=myrisc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_div.quotient_msk[27] E=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O[3] Q=myrisc.cpu.pcpi_div.quotient_msk[26] R=myrisc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_div.quotient_msk[26] E=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O[3] Q=myrisc.cpu.pcpi_div.quotient_msk[25] R=myrisc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_div.quotient_msk[25] E=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O[3] Q=myrisc.cpu.pcpi_div.quotient_msk[24] R=myrisc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_div.quotient_msk[24] E=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O[3] Q=myrisc.cpu.pcpi_div.quotient_msk[23] R=myrisc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_div.quotient_msk[23] E=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O[3] Q=myrisc.cpu.pcpi_div.quotient_msk[22] R=myrisc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_div.quotient_msk[22] E=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O[3] Q=myrisc.cpu.pcpi_div.quotient_msk[21] R=myrisc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_div.start E=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O[3] Q=myrisc.cpu.pcpi_div.quotient_msk[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_div.start E=myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O[2] Q=myrisc.cpu.pcpi_div.running R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:289.21-300.4|picorv32.v:2392.2-2437.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_div.quotient_msk[30] I2=myrisc.cpu.pcpi_div.quotient_msk[31] I3=myrisc.cpu.pcpi_div.running O=myrisc.cpu.pcpi_div.running_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=myrisc.cpu.pcpi_div.quotient_msk[22] I1=myrisc.cpu.pcpi_div.quotient_msk[23] I2=myrisc.cpu.pcpi_div.quotient_msk[24] I3=myrisc.cpu.pcpi_div.quotient_msk[25] O=myrisc.cpu.pcpi_div.running_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=myrisc.cpu.pcpi_div.quotient_msk[26] I1=myrisc.cpu.pcpi_div.quotient_msk[27] I2=myrisc.cpu.pcpi_div.quotient_msk[28] I3=myrisc.cpu.pcpi_div.quotient_msk[29] O=myrisc.cpu.pcpi_div.running_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=myrisc.cpu.pcpi_div.running_SB_LUT4_I3_O_SB_LUT4_O_2_I0[0] I1=myrisc.cpu.pcpi_div.running_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1] I2=myrisc.cpu.pcpi_div.running_SB_LUT4_I3_O_SB_LUT4_O_2_I0[2] I3=myrisc.cpu.pcpi_div.running_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3] O=myrisc.cpu.pcpi_div.running_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=myrisc.cpu.pcpi_div.quotient_msk[14] I1=myrisc.cpu.pcpi_div.quotient_msk[15] I2=myrisc.cpu.pcpi_div.quotient_msk[16] I3=myrisc.cpu.pcpi_div.quotient_msk[17] O=myrisc.cpu.pcpi_div.running_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=myrisc.cpu.pcpi_div.quotient_msk[18] I1=myrisc.cpu.pcpi_div.quotient_msk[19] I2=myrisc.cpu.pcpi_div.quotient_msk[20] I3=myrisc.cpu.pcpi_div.quotient_msk[21] O=myrisc.cpu.pcpi_div.running_SB_LUT4_I3_O_SB_LUT4_O_2_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.pcpi_div.running_SB_LUT4_I3_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0] I3=myrisc.cpu.pcpi_div.running_SB_LUT4_I3_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[1] O=myrisc.cpu.pcpi_div.running_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=myrisc.cpu.pcpi_div.quotient_msk[6] I1=myrisc.cpu.pcpi_div.quotient_msk[7] I2=myrisc.cpu.pcpi_div.quotient_msk[8] I3=myrisc.cpu.pcpi_div.quotient_msk[9] O=myrisc.cpu.pcpi_div.running_SB_LUT4_I3_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=myrisc.cpu.pcpi_div.quotient_msk[10] I1=myrisc.cpu.pcpi_div.quotient_msk[11] I2=myrisc.cpu.pcpi_div.quotient_msk[12] I3=myrisc.cpu.pcpi_div.quotient_msk[13] O=myrisc.cpu.pcpi_div.running_SB_LUT4_I3_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_div.quotient_msk[0] I2=myrisc.cpu.pcpi_div.quotient_msk[1] I3=myrisc.cpu.pcpi_div.running_SB_LUT4_I3_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[2] O=myrisc.cpu.pcpi_div.running_SB_LUT4_I3_O_SB_LUT4_O_2_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=myrisc.cpu.pcpi_div.quotient_msk[2] I1=myrisc.cpu.pcpi_div.quotient_msk[3] I2=myrisc.cpu.pcpi_div.quotient_msk[4] I3=myrisc.cpu.pcpi_div.quotient_msk[5] O=myrisc.cpu.pcpi_div.running_SB_LUT4_I3_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.pcpi_div.pcpi_wait_q I3=myrisc.cpu.pcpi_div.pcpi_wait O=myrisc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_DFFE C=CLK D=myrisc.cpu.mem_rdata_q[31] E=myrisc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0] Q=myrisc.cpu.pcpi_insn[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:839.2-1145.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.mem_rdata_q[30] E=myrisc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0] Q=myrisc.cpu.pcpi_insn[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:839.2-1145.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.mem_rdata_q[6] E=myrisc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0] Q=myrisc.cpu.pcpi_insn[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:839.2-1145.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.mem_rdata_q[5] E=myrisc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0] Q=myrisc.cpu.pcpi_insn[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:839.2-1145.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.mem_rdata_q[4] E=myrisc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0] Q=myrisc.cpu.pcpi_insn[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:839.2-1145.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.mem_rdata_q[3] E=myrisc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0] Q=myrisc.cpu.pcpi_insn[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:839.2-1145.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.mem_rdata_q[2] E=myrisc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0] Q=myrisc.cpu.pcpi_insn[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:839.2-1145.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.mem_rdata_q[1] E=myrisc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0] Q=myrisc.cpu.pcpi_insn[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:839.2-1145.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.mem_rdata_q[0] E=myrisc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0] Q=myrisc.cpu.pcpi_insn[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:839.2-1145.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.mem_rdata_q[29] E=myrisc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0] Q=myrisc.cpu.pcpi_insn[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:839.2-1145.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.mem_rdata_q[28] E=myrisc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0] Q=myrisc.cpu.pcpi_insn[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:839.2-1145.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.mem_rdata_q[27] E=myrisc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0] Q=myrisc.cpu.pcpi_insn[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:839.2-1145.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.mem_rdata_q[26] E=myrisc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0] Q=myrisc.cpu.pcpi_insn[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:839.2-1145.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.mem_rdata_q[25] E=myrisc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0] Q=myrisc.cpu.pcpi_insn[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:839.2-1145.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.mem_rdata_q[14] E=myrisc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0] Q=myrisc.cpu.pcpi_insn[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:839.2-1145.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.mem_rdata_q[13] E=myrisc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0] Q=myrisc.cpu.pcpi_insn[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:839.2-1145.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.mem_rdata_q[12] E=myrisc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0] Q=myrisc.cpu.pcpi_insn[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:839.2-1145.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.pcpi_mul.instr_mul I3=myrisc.cpu.pcpi_mul.instr_mulhu_SB_LUT4_I3_O[1] O=myrisc.cpu.pcpi_mul.instr_any_mul
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000011111111
.gate SB_DFFSR C=CLK D=myrisc.cpu.pcpi_mul.instr_mul_SB_DFFSR_Q_D Q=myrisc.cpu.pcpi_mul.instr_mul R=myrisc.cpu.pcpi_mul.instr_mul_SB_DFFSR_Q_R[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2149.2-2166.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_insn[14] I2=myrisc.cpu.pcpi_insn[12] I3=myrisc.cpu.pcpi_insn[13] O=myrisc.cpu.pcpi_mul.instr_mul_SB_DFFSR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000000011
.gate SB_DFFSR C=CLK D=myrisc.cpu.pcpi_mul.instr_mulh_SB_DFFSR_Q_D Q=myrisc.cpu.pcpi_mul.instr_mulh R=myrisc.cpu.pcpi_mul.instr_mul_SB_DFFSR_Q_R[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2149.2-2166.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_insn[14] I2=myrisc.cpu.pcpi_insn[13] I3=myrisc.cpu.pcpi_insn[12] O=myrisc.cpu.pcpi_mul.instr_mulh_SB_DFFSR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100000000
.gate SB_DFFSR C=CLK D=myrisc.cpu.pcpi_mul.instr_mulhsu_SB_DFFSR_Q_D Q=myrisc.cpu.pcpi_mul.instr_mulhsu R=myrisc.cpu.pcpi_mul.instr_mul_SB_DFFSR_Q_R[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2149.2-2166.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_insn[14] I2=myrisc.cpu.pcpi_insn[12] I3=myrisc.cpu.pcpi_insn[13] O=myrisc.cpu.pcpi_mul.instr_mulhsu_SB_DFFSR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.instr_mulh I2=myrisc.cpu.pcpi_mul.instr_mulhsu I3=myrisc.cpu.reg_op1[31] O=myrisc.cpu.pcpi_mul.instr_mulhsu_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000000000
.gate SB_DFFSR C=CLK D=myrisc.cpu.pcpi_mul.instr_mulhu_SB_DFFSR_Q_D Q=myrisc.cpu.pcpi_mul.instr_mulhu R=myrisc.cpu.pcpi_mul.instr_mul_SB_DFFSR_Q_R[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2149.2-2166.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_insn[14] I2=myrisc.cpu.pcpi_insn[12] I3=myrisc.cpu.pcpi_insn[13] O=myrisc.cpu.pcpi_mul.instr_mulhu_SB_DFFSR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.instr_mulhsu I2=myrisc.cpu.pcpi_mul.instr_mulh I3=myrisc.cpu.pcpi_mul.instr_mulhu O=myrisc.cpu.pcpi_mul.instr_mulhu_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000000011
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_mul.mul_counter_SB_DFFESS_Q_D[6] E=resetn Q=myrisc.cpu.pcpi_mul.mul_counter[6] R=myrisc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_mul.mul_counter_SB_DFFESS_Q_D[0] E=resetn Q=myrisc.cpu.pcpi_mul.mul_counter[0] R=myrisc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESS C=CLK D=myrisc.cpu.pcpi_mul.mul_counter_SB_DFFESS_Q_D[4] E=resetn Q=myrisc.cpu.pcpi_mul.mul_counter[4] S=myrisc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESS C=CLK D=myrisc.cpu.pcpi_mul.mul_counter_SB_DFFESS_Q_D[3] E=resetn Q=myrisc.cpu.pcpi_mul.mul_counter[3] S=myrisc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESS C=CLK D=myrisc.cpu.pcpi_mul.mul_counter_SB_DFFESS_Q_D[2] E=resetn Q=myrisc.cpu.pcpi_mul.mul_counter[2] S=myrisc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESS C=CLK D=myrisc.cpu.pcpi_mul.mul_counter_SB_DFFESS_Q_D[1] E=resetn Q=myrisc.cpu.pcpi_mul.mul_counter[1] S=myrisc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.mul_counter[6] I2=$true I3=myrisc.cpu.pcpi_mul.mul_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[6] O=myrisc.cpu.pcpi_mul.mul_counter_SB_DFFESS_Q_D[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2227.19-2227.46|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.mul_counter[4] I2=$true I3=myrisc.cpu.pcpi_mul.mul_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[4] O=myrisc.cpu.pcpi_mul.mul_counter_SB_DFFESS_Q_D[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2227.19-2227.46|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.mul_counter[3] I2=$true I3=myrisc.cpu.pcpi_mul.mul_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[3] O=myrisc.cpu.pcpi_mul.mul_counter_SB_DFFESS_Q_D[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2227.19-2227.46|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.mul_counter[2] I2=$true I3=myrisc.cpu.pcpi_mul.mul_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[2] O=myrisc.cpu.pcpi_mul.mul_counter_SB_DFFESS_Q_D[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2227.19-2227.46|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.mul_counter[1] I2=$true I3=myrisc.cpu.pcpi_mul.mul_counter[0] O=myrisc.cpu.pcpi_mul.mul_counter_SB_DFFESS_Q_D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2227.19-2227.46|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.pcpi_mul.mul_counter[0] O=myrisc.cpu.pcpi_mul.mul_counter_SB_DFFESS_Q_D[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_mul.mul_counter_SB_DFFE_Q_D E=resetn Q=myrisc.cpu.pcpi_mul.mul_counter[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=myrisc.cpu.pcpi_mul.instr_mulhu_SB_LUT4_I3_O[1] I1=myrisc.cpu.pcpi_mul.mul_counter[5] I2=myrisc.cpu.pcpi_mul.mul_waiting I3=myrisc.cpu.pcpi_mul.mul_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[5] O=myrisc.cpu.pcpi_mul.mul_counter_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2227.19-2227.46|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101110001010011
.gate SB_CARRY CI=myrisc.cpu.pcpi_mul.mul_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[5] CO=myrisc.cpu.pcpi_mul.mul_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[6] I0=myrisc.cpu.pcpi_mul.mul_counter[5] I1=$true
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2227.19-2227.46|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_mul.mul_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[4] CO=myrisc.cpu.pcpi_mul.mul_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[5] I0=myrisc.cpu.pcpi_mul.mul_counter[4] I1=$true
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2227.19-2227.46|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_mul.mul_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[3] CO=myrisc.cpu.pcpi_mul.mul_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[4] I0=myrisc.cpu.pcpi_mul.mul_counter[3] I1=$true
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2227.19-2227.46|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_mul.mul_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[2] CO=myrisc.cpu.pcpi_mul.mul_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[3] I0=myrisc.cpu.pcpi_mul.mul_counter[2] I1=$true
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2227.19-2227.46|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_mul.mul_counter[0] CO=myrisc.cpu.pcpi_mul.mul_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[2] I0=myrisc.cpu.pcpi_mul.mul_counter[1] I1=$true
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2227.19-2227.46|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=CLK D=myrisc.cpu.pcpi_mul.mul_finish_SB_DFFSR_Q_D Q=myrisc.cpu.pcpi_mul.mul_finish R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.pcpi_mul.mul_waiting I3=myrisc.cpu.pcpi_mul.mul_counter[6] O=myrisc.cpu.pcpi_mul.mul_finish_SB_DFFSR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=$false I2=resetn I3=myrisc.cpu.pcpi_mul.mul_finish O=myrisc.cpu.pcpi_mul.mul_finish_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_DFFSS C=CLK D=myrisc.cpu.pcpi_mul.mul_waiting_SB_DFFSS_Q_D Q=myrisc.cpu.pcpi_mul.mul_waiting S=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_I1[3] I2=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_I2[2] I3=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_I3[3] O=myrisc.cpu.pcpi_mul.next_rd[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_I1[2] I2=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_I2[1] I3=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_I3[2] O=myrisc.cpu.pcpi_mul.next_rd[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_9_I1[2] I2=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_9_I2[1] I3=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_9_I3[2] O=myrisc.cpu.pcpi_mul.next_rd[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_9_I1[1] I2=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_9_I2[0] I3=$false O=myrisc.cpu.pcpi_mul.next_rd[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_14_I1[3] I2=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_14_I2[2] I3=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_13_I3[3] O=myrisc.cpu.pcpi_mul.next_rd[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_14_I1[2] I2=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_14_I2[1] I3=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_13_I3[2] O=myrisc.cpu.pcpi_mul.next_rd[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_13_I3[3] CO=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_13_I3[4] I0=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_14_I1[3] I1=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_14_I2[2]
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_13_I3[2] CO=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_13_I3[3] I0=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_14_I1[2] I1=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_14_I2[1]
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=$false CO=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_13_I3[2] I0=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_14_I1[1] I1=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_14_I2[0]
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_14_I1[1] I2=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_14_I2[0] I3=$false O=myrisc.cpu.pcpi_mul.next_rd[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=myrisc.cpu.pcpi_mul.rs2[3] I1=myrisc.cpu.pcpi_mul.rs1[0] I2=myrisc.cpu.pcpi_mul.rd[3] I3=myrisc.cpu.pcpi_mul.rdx[3] O=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_14_I1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=myrisc.cpu.pcpi_mul.rs2[2] I1=myrisc.cpu.pcpi_mul.rs1[0] I2=myrisc.cpu.pcpi_mul.rd[2] I3=myrisc.cpu.pcpi_mul.rdx[2] O=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_14_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=myrisc.cpu.pcpi_mul.rs2[1] I1=myrisc.cpu.pcpi_mul.rs1[0] I2=myrisc.cpu.pcpi_mul.rd[1] I3=myrisc.cpu.pcpi_mul.rdx[1] O=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_14_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=myrisc.cpu.pcpi_mul.rd[3] I1=myrisc.cpu.pcpi_mul.rdx[3] I2=myrisc.cpu.pcpi_mul.rs1[0] I3=myrisc.cpu.pcpi_mul.rs2[3] O=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_14_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110100010001000
.gate SB_LUT4 I0=myrisc.cpu.pcpi_mul.rd[2] I1=myrisc.cpu.pcpi_mul.rdx[2] I2=myrisc.cpu.pcpi_mul.rs1[0] I3=myrisc.cpu.pcpi_mul.rs2[2] O=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_14_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110100010001000
.gate SB_LUT4 I0=myrisc.cpu.pcpi_mul.rd[1] I1=myrisc.cpu.pcpi_mul.rdx[1] I2=myrisc.cpu.pcpi_mul.rs1[0] I3=myrisc.cpu.pcpi_mul.rs2[1] O=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_14_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110100010001000
.gate SB_LUT4 I0=myrisc.cpu.pcpi_mul.rd[0] I1=myrisc.cpu.pcpi_mul.rdx[0] I2=myrisc.cpu.pcpi_mul.rs1[0] I3=myrisc.cpu.pcpi_mul.rs2[0] O=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_14_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110100010001000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_17_I1[3] I2=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_17_I2[2] I3=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_16_I3[3] O=myrisc.cpu.pcpi_mul.next_rd[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_17_I1[2] I2=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_17_I2[1] I3=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_16_I3[2] O=myrisc.cpu.pcpi_mul.next_rd[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_16_I3[3] CO=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_16_I3[4] I0=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_17_I1[3] I1=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_17_I2[2]
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_16_I3[2] CO=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_16_I3[3] I0=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_17_I1[2] I1=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_17_I2[1]
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=$false CO=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_16_I3[2] I0=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_17_I1[1] I1=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_17_I2[0]
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_17_I1[1] I2=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_17_I2[0] I3=$false O=myrisc.cpu.pcpi_mul.next_rd[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=myrisc.cpu.pcpi_mul.rs2[11] I1=myrisc.cpu.pcpi_mul.rs1[0] I2=myrisc.cpu.pcpi_mul.rd[11] I3=myrisc.cpu.pcpi_mul.rdx[11] O=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_17_I1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=myrisc.cpu.pcpi_mul.rs2[10] I1=myrisc.cpu.pcpi_mul.rs1[0] I2=myrisc.cpu.pcpi_mul.rd[10] I3=myrisc.cpu.pcpi_mul.rdx[10] O=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_17_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=myrisc.cpu.pcpi_mul.rs2[9] I1=myrisc.cpu.pcpi_mul.rs1[0] I2=myrisc.cpu.pcpi_mul.rd[9] I3=myrisc.cpu.pcpi_mul.rdx[9] O=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_17_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=myrisc.cpu.pcpi_mul.rd[11] I1=myrisc.cpu.pcpi_mul.rdx[11] I2=myrisc.cpu.pcpi_mul.rs1[0] I3=myrisc.cpu.pcpi_mul.rs2[11] O=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_17_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110100010001000
.gate SB_LUT4 I0=myrisc.cpu.pcpi_mul.rd[10] I1=myrisc.cpu.pcpi_mul.rdx[10] I2=myrisc.cpu.pcpi_mul.rs1[0] I3=myrisc.cpu.pcpi_mul.rs2[10] O=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_17_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110100010001000
.gate SB_LUT4 I0=myrisc.cpu.pcpi_mul.rd[9] I1=myrisc.cpu.pcpi_mul.rdx[9] I2=myrisc.cpu.pcpi_mul.rs1[0] I3=myrisc.cpu.pcpi_mul.rs2[9] O=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_17_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110100010001000
.gate SB_LUT4 I0=myrisc.cpu.pcpi_mul.rd[8] I1=myrisc.cpu.pcpi_mul.rdx[8] I2=myrisc.cpu.pcpi_mul.rs1[0] I3=myrisc.cpu.pcpi_mul.rs2[8] O=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_17_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110100010001000
.gate SB_LUT4 I0=myrisc.cpu.pcpi_mul.rs1[0] I1=myrisc.cpu.pcpi_mul.rs2[63] I2=myrisc.cpu.pcpi_mul.rd[63] I3=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_20_I3[3] O=myrisc.cpu.pcpi_mul.next_rd[63]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.this_rs2[62] I2=myrisc.cpu.pcpi_mul.rd[62] I3=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_20_I3[2] O=myrisc.cpu.pcpi_mul.next_rd[62]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_I1[1] I2=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_I2[0] I3=$false O=myrisc.cpu.pcpi_mul.next_rd[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.this_rs2[61] I2=myrisc.cpu.pcpi_mul.rd[61] I3=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_20_I3[1] O=myrisc.cpu.pcpi_mul.next_rd[61]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.this_rs2[60] I2=myrisc.cpu.pcpi_mul.rdx[60] I3=myrisc.cpu.pcpi_mul.rd[60] O=myrisc.cpu.pcpi_mul.next_rd[60]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_24_I1[3] I2=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_24_I2[2] I3=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_23_I3[3] O=myrisc.cpu.pcpi_mul.next_rd[51]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_24_I1[2] I2=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_24_I2[1] I3=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_23_I3[2] O=myrisc.cpu.pcpi_mul.next_rd[50]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_23_I3[3] CO=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_23_I3[4] I0=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_24_I1[3] I1=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_24_I2[2]
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_23_I3[2] CO=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_23_I3[3] I0=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_24_I1[2] I1=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_24_I2[1]
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=$false CO=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_23_I3[2] I0=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_24_I1[1] I1=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_24_I2[0]
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_24_I1[1] I2=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_24_I2[0] I3=$false O=myrisc.cpu.pcpi_mul.next_rd[49]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=myrisc.cpu.pcpi_mul.rs2[51] I1=myrisc.cpu.pcpi_mul.rs1[0] I2=myrisc.cpu.pcpi_mul.rd[51] I3=myrisc.cpu.pcpi_mul.rdx[51] O=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_24_I1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=myrisc.cpu.pcpi_mul.rs2[50] I1=myrisc.cpu.pcpi_mul.rs1[0] I2=myrisc.cpu.pcpi_mul.rd[50] I3=myrisc.cpu.pcpi_mul.rdx[50] O=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_24_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=myrisc.cpu.pcpi_mul.rs2[49] I1=myrisc.cpu.pcpi_mul.rs1[0] I2=myrisc.cpu.pcpi_mul.rd[49] I3=myrisc.cpu.pcpi_mul.rdx[49] O=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_24_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=myrisc.cpu.pcpi_mul.rd[51] I1=myrisc.cpu.pcpi_mul.rdx[51] I2=myrisc.cpu.pcpi_mul.rs1[0] I3=myrisc.cpu.pcpi_mul.rs2[51] O=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_24_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110100010001000
.gate SB_LUT4 I0=myrisc.cpu.pcpi_mul.rd[50] I1=myrisc.cpu.pcpi_mul.rdx[50] I2=myrisc.cpu.pcpi_mul.rs1[0] I3=myrisc.cpu.pcpi_mul.rs2[50] O=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_24_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110100010001000
.gate SB_LUT4 I0=myrisc.cpu.pcpi_mul.rd[49] I1=myrisc.cpu.pcpi_mul.rdx[49] I2=myrisc.cpu.pcpi_mul.rs1[0] I3=myrisc.cpu.pcpi_mul.rs2[49] O=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_24_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110100010001000
.gate SB_LUT4 I0=myrisc.cpu.pcpi_mul.rd[48] I1=myrisc.cpu.pcpi_mul.rdx[48] I2=myrisc.cpu.pcpi_mul.rs1[0] I3=myrisc.cpu.pcpi_mul.rs2[48] O=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_24_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110100010001000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_27_I1[3] I2=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_27_I2[2] I3=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_26_I3[3] O=myrisc.cpu.pcpi_mul.next_rd[59]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_27_I1[2] I2=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_27_I2[1] I3=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_26_I3[2] O=myrisc.cpu.pcpi_mul.next_rd[58]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_26_I3[3] CO=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_26_I3[4] I0=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_27_I1[3] I1=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_27_I2[2]
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_26_I3[2] CO=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_26_I3[3] I0=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_27_I1[2] I1=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_27_I2[1]
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=$false CO=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_26_I3[2] I0=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_27_I1[1] I1=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_27_I2[0]
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_27_I1[1] I2=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_27_I2[0] I3=$false O=myrisc.cpu.pcpi_mul.next_rd[57]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=myrisc.cpu.pcpi_mul.rs2[59] I1=myrisc.cpu.pcpi_mul.rs1[0] I2=myrisc.cpu.pcpi_mul.rd[59] I3=myrisc.cpu.pcpi_mul.rdx[59] O=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_27_I1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=myrisc.cpu.pcpi_mul.rs2[58] I1=myrisc.cpu.pcpi_mul.rs1[0] I2=myrisc.cpu.pcpi_mul.rd[58] I3=myrisc.cpu.pcpi_mul.rdx[58] O=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_27_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=myrisc.cpu.pcpi_mul.rs2[57] I1=myrisc.cpu.pcpi_mul.rs1[0] I2=myrisc.cpu.pcpi_mul.rd[57] I3=myrisc.cpu.pcpi_mul.rdx[57] O=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_27_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=myrisc.cpu.pcpi_mul.rd[59] I1=myrisc.cpu.pcpi_mul.rdx[59] I2=myrisc.cpu.pcpi_mul.rs1[0] I3=myrisc.cpu.pcpi_mul.rs2[59] O=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_27_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110100010001000
.gate SB_LUT4 I0=myrisc.cpu.pcpi_mul.rd[58] I1=myrisc.cpu.pcpi_mul.rdx[58] I2=myrisc.cpu.pcpi_mul.rs1[0] I3=myrisc.cpu.pcpi_mul.rs2[58] O=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_27_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110100010001000
.gate SB_LUT4 I0=myrisc.cpu.pcpi_mul.rd[57] I1=myrisc.cpu.pcpi_mul.rdx[57] I2=myrisc.cpu.pcpi_mul.rs1[0] I3=myrisc.cpu.pcpi_mul.rs2[57] O=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_27_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110100010001000
.gate SB_LUT4 I0=myrisc.cpu.pcpi_mul.rd[56] I1=myrisc.cpu.pcpi_mul.rdx[56] I2=myrisc.cpu.pcpi_mul.rs1[0] I3=myrisc.cpu.pcpi_mul.rs2[56] O=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_27_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110100010001000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_30_I1[3] I2=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_30_I2[2] I3=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_29_I3[3] O=myrisc.cpu.pcpi_mul.next_rd[47]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_30_I1[2] I2=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_30_I2[1] I3=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_29_I3[2] O=myrisc.cpu.pcpi_mul.next_rd[46]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_29_I3[3] CO=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_29_I3[4] I0=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_30_I1[3] I1=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_30_I2[2]
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_29_I3[2] CO=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_29_I3[3] I0=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_30_I1[2] I1=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_30_I2[1]
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=$false CO=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_29_I3[2] I0=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_30_I1[1] I1=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_30_I2[0]
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_5_I1[3] I2=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_5_I2[2] I3=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_4_I3[3] O=myrisc.cpu.pcpi_mul.next_rd[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_30_I1[1] I2=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_30_I2[0] I3=$false O=myrisc.cpu.pcpi_mul.next_rd[45]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=myrisc.cpu.pcpi_mul.rs2[47] I1=myrisc.cpu.pcpi_mul.rs1[0] I2=myrisc.cpu.pcpi_mul.rd[47] I3=myrisc.cpu.pcpi_mul.rdx[47] O=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_30_I1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=myrisc.cpu.pcpi_mul.rs2[46] I1=myrisc.cpu.pcpi_mul.rs1[0] I2=myrisc.cpu.pcpi_mul.rd[46] I3=myrisc.cpu.pcpi_mul.rdx[46] O=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_30_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=myrisc.cpu.pcpi_mul.rs2[45] I1=myrisc.cpu.pcpi_mul.rs1[0] I2=myrisc.cpu.pcpi_mul.rd[45] I3=myrisc.cpu.pcpi_mul.rdx[45] O=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_30_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=myrisc.cpu.pcpi_mul.rd[47] I1=myrisc.cpu.pcpi_mul.rdx[47] I2=myrisc.cpu.pcpi_mul.rs1[0] I3=myrisc.cpu.pcpi_mul.rs2[47] O=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_30_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110100010001000
.gate SB_LUT4 I0=myrisc.cpu.pcpi_mul.rd[46] I1=myrisc.cpu.pcpi_mul.rdx[46] I2=myrisc.cpu.pcpi_mul.rs1[0] I3=myrisc.cpu.pcpi_mul.rs2[46] O=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_30_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110100010001000
.gate SB_LUT4 I0=myrisc.cpu.pcpi_mul.rd[45] I1=myrisc.cpu.pcpi_mul.rdx[45] I2=myrisc.cpu.pcpi_mul.rs1[0] I3=myrisc.cpu.pcpi_mul.rs2[45] O=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_30_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110100010001000
.gate SB_LUT4 I0=myrisc.cpu.pcpi_mul.rd[44] I1=myrisc.cpu.pcpi_mul.rdx[44] I2=myrisc.cpu.pcpi_mul.rs1[0] I3=myrisc.cpu.pcpi_mul.rs2[44] O=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_30_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110100010001000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_33_I1[3] I2=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_33_I2[2] I3=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_32_I3[3] O=myrisc.cpu.pcpi_mul.next_rd[55]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_33_I1[2] I2=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_33_I2[1] I3=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_32_I3[2] O=myrisc.cpu.pcpi_mul.next_rd[54]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_32_I3[3] CO=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_32_I3[4] I0=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_33_I1[3] I1=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_33_I2[2]
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_32_I3[2] CO=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_32_I3[3] I0=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_33_I1[2] I1=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_33_I2[1]
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=$false CO=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_32_I3[2] I0=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_33_I1[1] I1=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_33_I2[0]
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_33_I1[1] I2=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_33_I2[0] I3=$false O=myrisc.cpu.pcpi_mul.next_rd[53]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=myrisc.cpu.pcpi_mul.rs2[55] I1=myrisc.cpu.pcpi_mul.rs1[0] I2=myrisc.cpu.pcpi_mul.rd[55] I3=myrisc.cpu.pcpi_mul.rdx[55] O=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_33_I1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=myrisc.cpu.pcpi_mul.rs2[54] I1=myrisc.cpu.pcpi_mul.rs1[0] I2=myrisc.cpu.pcpi_mul.rd[54] I3=myrisc.cpu.pcpi_mul.rdx[54] O=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_33_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=myrisc.cpu.pcpi_mul.rs2[53] I1=myrisc.cpu.pcpi_mul.rs1[0] I2=myrisc.cpu.pcpi_mul.rd[53] I3=myrisc.cpu.pcpi_mul.rdx[53] O=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_33_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=myrisc.cpu.pcpi_mul.rd[55] I1=myrisc.cpu.pcpi_mul.rdx[55] I2=myrisc.cpu.pcpi_mul.rs1[0] I3=myrisc.cpu.pcpi_mul.rs2[55] O=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_33_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110100010001000
.gate SB_LUT4 I0=myrisc.cpu.pcpi_mul.rd[54] I1=myrisc.cpu.pcpi_mul.rdx[54] I2=myrisc.cpu.pcpi_mul.rs1[0] I3=myrisc.cpu.pcpi_mul.rs2[54] O=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_33_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110100010001000
.gate SB_LUT4 I0=myrisc.cpu.pcpi_mul.rd[53] I1=myrisc.cpu.pcpi_mul.rdx[53] I2=myrisc.cpu.pcpi_mul.rs1[0] I3=myrisc.cpu.pcpi_mul.rs2[53] O=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_33_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110100010001000
.gate SB_LUT4 I0=myrisc.cpu.pcpi_mul.rd[52] I1=myrisc.cpu.pcpi_mul.rdx[52] I2=myrisc.cpu.pcpi_mul.rs1[0] I3=myrisc.cpu.pcpi_mul.rs2[52] O=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_33_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110100010001000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_36_I1[3] I2=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_36_I2[2] I3=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_35_I3[3] O=myrisc.cpu.pcpi_mul.next_rd[39]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_36_I1[2] I2=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_36_I2[1] I3=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_35_I3[2] O=myrisc.cpu.pcpi_mul.next_rd[38]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_35_I3[3] CO=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_35_I3[4] I0=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_36_I1[3] I1=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_36_I2[2]
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_35_I3[2] CO=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_35_I3[3] I0=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_36_I1[2] I1=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_36_I2[1]
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=$false CO=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_35_I3[2] I0=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_36_I1[1] I1=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_36_I2[0]
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_36_I1[1] I2=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_36_I2[0] I3=$false O=myrisc.cpu.pcpi_mul.next_rd[37]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=myrisc.cpu.pcpi_mul.rs2[39] I1=myrisc.cpu.pcpi_mul.rs1[0] I2=myrisc.cpu.pcpi_mul.rd[39] I3=myrisc.cpu.pcpi_mul.rdx[39] O=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_36_I1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=myrisc.cpu.pcpi_mul.rs2[38] I1=myrisc.cpu.pcpi_mul.rs1[0] I2=myrisc.cpu.pcpi_mul.rd[38] I3=myrisc.cpu.pcpi_mul.rdx[38] O=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_36_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=myrisc.cpu.pcpi_mul.rs2[37] I1=myrisc.cpu.pcpi_mul.rs1[0] I2=myrisc.cpu.pcpi_mul.rd[37] I3=myrisc.cpu.pcpi_mul.rdx[37] O=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_36_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=myrisc.cpu.pcpi_mul.rd[39] I1=myrisc.cpu.pcpi_mul.rdx[39] I2=myrisc.cpu.pcpi_mul.rs1[0] I3=myrisc.cpu.pcpi_mul.rs2[39] O=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_36_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110100010001000
.gate SB_LUT4 I0=myrisc.cpu.pcpi_mul.rd[38] I1=myrisc.cpu.pcpi_mul.rdx[38] I2=myrisc.cpu.pcpi_mul.rs1[0] I3=myrisc.cpu.pcpi_mul.rs2[38] O=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_36_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110100010001000
.gate SB_LUT4 I0=myrisc.cpu.pcpi_mul.rd[37] I1=myrisc.cpu.pcpi_mul.rdx[37] I2=myrisc.cpu.pcpi_mul.rs1[0] I3=myrisc.cpu.pcpi_mul.rs2[37] O=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_36_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110100010001000
.gate SB_LUT4 I0=myrisc.cpu.pcpi_mul.rd[36] I1=myrisc.cpu.pcpi_mul.rdx[36] I2=myrisc.cpu.pcpi_mul.rs1[0] I3=myrisc.cpu.pcpi_mul.rs2[36] O=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_36_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110100010001000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_39_I1[3] I2=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_39_I2[2] I3=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_38_I3[3] O=myrisc.cpu.pcpi_mul.next_rd[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_39_I1[2] I2=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_39_I2[1] I3=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_38_I3[2] O=myrisc.cpu.pcpi_mul.next_rd[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_38_I3[3] CO=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_38_I3[4] I0=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_39_I1[3] I1=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_39_I2[2]
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_38_I3[2] CO=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_38_I3[3] I0=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_39_I1[2] I1=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_39_I2[1]
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=$false CO=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_38_I3[2] I0=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_39_I1[1] I1=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_39_I2[0]
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_39_I1[1] I2=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_39_I2[0] I3=$false O=myrisc.cpu.pcpi_mul.next_rd[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=myrisc.cpu.pcpi_mul.rs2[31] I1=myrisc.cpu.pcpi_mul.rs1[0] I2=myrisc.cpu.pcpi_mul.rd[31] I3=myrisc.cpu.pcpi_mul.rdx[31] O=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_39_I1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=myrisc.cpu.pcpi_mul.rs2[30] I1=myrisc.cpu.pcpi_mul.rs1[0] I2=myrisc.cpu.pcpi_mul.rd[30] I3=myrisc.cpu.pcpi_mul.rdx[30] O=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_39_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=myrisc.cpu.pcpi_mul.rs2[29] I1=myrisc.cpu.pcpi_mul.rs1[0] I2=myrisc.cpu.pcpi_mul.rd[29] I3=myrisc.cpu.pcpi_mul.rdx[29] O=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_39_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=myrisc.cpu.pcpi_mul.rd[31] I1=myrisc.cpu.pcpi_mul.rdx[31] I2=myrisc.cpu.pcpi_mul.rs1[0] I3=myrisc.cpu.pcpi_mul.rs2[31] O=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_39_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110100010001000
.gate SB_LUT4 I0=myrisc.cpu.pcpi_mul.rd[30] I1=myrisc.cpu.pcpi_mul.rdx[30] I2=myrisc.cpu.pcpi_mul.rs1[0] I3=myrisc.cpu.pcpi_mul.rs2[30] O=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_39_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110100010001000
.gate SB_LUT4 I0=myrisc.cpu.pcpi_mul.rd[29] I1=myrisc.cpu.pcpi_mul.rdx[29] I2=myrisc.cpu.pcpi_mul.rs1[0] I3=myrisc.cpu.pcpi_mul.rs2[29] O=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_39_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110100010001000
.gate SB_LUT4 I0=myrisc.cpu.pcpi_mul.rd[28] I1=myrisc.cpu.pcpi_mul.rdx[28] I2=myrisc.cpu.pcpi_mul.rs1[0] I3=myrisc.cpu.pcpi_mul.rs2[28] O=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_39_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110100010001000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_5_I1[2] I2=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_5_I2[1] I3=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_4_I3[2] O=myrisc.cpu.pcpi_mul.next_rd[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_42_I1[3] I2=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_42_I2[2] I3=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_41_I3[3] O=myrisc.cpu.pcpi_mul.next_rd[43]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_42_I1[2] I2=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_42_I2[1] I3=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_41_I3[2] O=myrisc.cpu.pcpi_mul.next_rd[42]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_41_I3[3] CO=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_41_I3[4] I0=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_42_I1[3] I1=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_42_I2[2]
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_41_I3[2] CO=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_41_I3[3] I0=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_42_I1[2] I1=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_42_I2[1]
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=$false CO=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_41_I3[2] I0=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_42_I1[1] I1=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_42_I2[0]
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_42_I1[1] I2=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_42_I2[0] I3=$false O=myrisc.cpu.pcpi_mul.next_rd[41]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=myrisc.cpu.pcpi_mul.rs2[43] I1=myrisc.cpu.pcpi_mul.rs1[0] I2=myrisc.cpu.pcpi_mul.rd[43] I3=myrisc.cpu.pcpi_mul.rdx[43] O=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_42_I1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=myrisc.cpu.pcpi_mul.rs2[42] I1=myrisc.cpu.pcpi_mul.rs1[0] I2=myrisc.cpu.pcpi_mul.rd[42] I3=myrisc.cpu.pcpi_mul.rdx[42] O=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_42_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=myrisc.cpu.pcpi_mul.rs2[41] I1=myrisc.cpu.pcpi_mul.rs1[0] I2=myrisc.cpu.pcpi_mul.rd[41] I3=myrisc.cpu.pcpi_mul.rdx[41] O=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_42_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=myrisc.cpu.pcpi_mul.rd[43] I1=myrisc.cpu.pcpi_mul.rdx[43] I2=myrisc.cpu.pcpi_mul.rs1[0] I3=myrisc.cpu.pcpi_mul.rs2[43] O=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_42_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110100010001000
.gate SB_LUT4 I0=myrisc.cpu.pcpi_mul.rd[42] I1=myrisc.cpu.pcpi_mul.rdx[42] I2=myrisc.cpu.pcpi_mul.rs1[0] I3=myrisc.cpu.pcpi_mul.rs2[42] O=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_42_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110100010001000
.gate SB_LUT4 I0=myrisc.cpu.pcpi_mul.rd[41] I1=myrisc.cpu.pcpi_mul.rdx[41] I2=myrisc.cpu.pcpi_mul.rs1[0] I3=myrisc.cpu.pcpi_mul.rs2[41] O=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_42_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110100010001000
.gate SB_LUT4 I0=myrisc.cpu.pcpi_mul.rd[40] I1=myrisc.cpu.pcpi_mul.rdx[40] I2=myrisc.cpu.pcpi_mul.rs1[0] I3=myrisc.cpu.pcpi_mul.rs2[40] O=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_42_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110100010001000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_45_I1[3] I2=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_45_I2[2] I3=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_44_I3[3] O=myrisc.cpu.pcpi_mul.next_rd[35]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_45_I1[2] I2=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_45_I2[1] I3=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_44_I3[2] O=myrisc.cpu.pcpi_mul.next_rd[34]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_44_I3[3] CO=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_44_I3[4] I0=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_45_I1[3] I1=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_45_I2[2]
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_44_I3[2] CO=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_44_I3[3] I0=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_45_I1[2] I1=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_45_I2[1]
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=$false CO=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_44_I3[2] I0=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_45_I1[1] I1=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_45_I2[0]
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_45_I1[1] I2=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_45_I2[0] I3=$false O=myrisc.cpu.pcpi_mul.next_rd[33]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=myrisc.cpu.pcpi_mul.rs2[35] I1=myrisc.cpu.pcpi_mul.rs1[0] I2=myrisc.cpu.pcpi_mul.rd[35] I3=myrisc.cpu.pcpi_mul.rdx[35] O=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_45_I1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=myrisc.cpu.pcpi_mul.rs2[34] I1=myrisc.cpu.pcpi_mul.rs1[0] I2=myrisc.cpu.pcpi_mul.rd[34] I3=myrisc.cpu.pcpi_mul.rdx[34] O=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_45_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=myrisc.cpu.pcpi_mul.rs2[33] I1=myrisc.cpu.pcpi_mul.rs1[0] I2=myrisc.cpu.pcpi_mul.rd[33] I3=myrisc.cpu.pcpi_mul.rdx[33] O=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_45_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=myrisc.cpu.pcpi_mul.rd[35] I1=myrisc.cpu.pcpi_mul.rdx[35] I2=myrisc.cpu.pcpi_mul.rs1[0] I3=myrisc.cpu.pcpi_mul.rs2[35] O=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_45_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110100010001000
.gate SB_LUT4 I0=myrisc.cpu.pcpi_mul.rd[34] I1=myrisc.cpu.pcpi_mul.rdx[34] I2=myrisc.cpu.pcpi_mul.rs1[0] I3=myrisc.cpu.pcpi_mul.rs2[34] O=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_45_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110100010001000
.gate SB_LUT4 I0=myrisc.cpu.pcpi_mul.rd[33] I1=myrisc.cpu.pcpi_mul.rdx[33] I2=myrisc.cpu.pcpi_mul.rs1[0] I3=myrisc.cpu.pcpi_mul.rs2[33] O=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_45_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110100010001000
.gate SB_LUT4 I0=myrisc.cpu.pcpi_mul.rd[32] I1=myrisc.cpu.pcpi_mul.rdx[32] I2=myrisc.cpu.pcpi_mul.rs1[0] I3=myrisc.cpu.pcpi_mul.rs2[32] O=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_45_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110100010001000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_48_I1[3] I2=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_48_I2[2] I3=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_47_I3[3] O=myrisc.cpu.pcpi_mul.next_rd[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_48_I1[2] I2=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_48_I2[1] I3=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_47_I3[2] O=myrisc.cpu.pcpi_mul.next_rd[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_47_I3[3] CO=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_47_I3[4] I0=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_48_I1[3] I1=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_48_I2[2]
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_47_I3[2] CO=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_47_I3[3] I0=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_48_I1[2] I1=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_48_I2[1]
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=$false CO=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_47_I3[2] I0=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_48_I1[1] I1=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_48_I2[0]
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_48_I1[1] I2=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_48_I2[0] I3=$false O=myrisc.cpu.pcpi_mul.next_rd[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=myrisc.cpu.pcpi_mul.rs2[27] I1=myrisc.cpu.pcpi_mul.rs1[0] I2=myrisc.cpu.pcpi_mul.rd[27] I3=myrisc.cpu.pcpi_mul.rdx[27] O=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_48_I1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=myrisc.cpu.pcpi_mul.rs2[26] I1=myrisc.cpu.pcpi_mul.rs1[0] I2=myrisc.cpu.pcpi_mul.rd[26] I3=myrisc.cpu.pcpi_mul.rdx[26] O=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_48_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=myrisc.cpu.pcpi_mul.rs2[25] I1=myrisc.cpu.pcpi_mul.rs1[0] I2=myrisc.cpu.pcpi_mul.rd[25] I3=myrisc.cpu.pcpi_mul.rdx[25] O=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_48_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=myrisc.cpu.pcpi_mul.rd[27] I1=myrisc.cpu.pcpi_mul.rdx[27] I2=myrisc.cpu.pcpi_mul.rs1[0] I3=myrisc.cpu.pcpi_mul.rs2[27] O=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_48_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110100010001000
.gate SB_LUT4 I0=myrisc.cpu.pcpi_mul.rd[26] I1=myrisc.cpu.pcpi_mul.rdx[26] I2=myrisc.cpu.pcpi_mul.rs1[0] I3=myrisc.cpu.pcpi_mul.rs2[26] O=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_48_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110100010001000
.gate SB_LUT4 I0=myrisc.cpu.pcpi_mul.rd[25] I1=myrisc.cpu.pcpi_mul.rdx[25] I2=myrisc.cpu.pcpi_mul.rs1[0] I3=myrisc.cpu.pcpi_mul.rs2[25] O=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_48_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110100010001000
.gate SB_LUT4 I0=myrisc.cpu.pcpi_mul.rd[24] I1=myrisc.cpu.pcpi_mul.rdx[24] I2=myrisc.cpu.pcpi_mul.rs1[0] I3=myrisc.cpu.pcpi_mul.rs2[24] O=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_48_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110100010001000
.gate SB_LUT4 I0=myrisc.cpu.pcpi_mul.rs2[16] I1=myrisc.cpu.pcpi_mul.rs1[0] I2=myrisc.cpu.pcpi_mul.rd[16] I3=myrisc.cpu.pcpi_mul.rdx[16] O=myrisc.cpu.pcpi_mul.next_rd[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000011101111000
.gate SB_CARRY CI=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_4_I3[3] CO=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_4_I3[4] I0=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_5_I1[3] I1=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_5_I2[2]
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_4_I3[2] CO=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_4_I3[3] I0=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_5_I1[2] I1=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_5_I2[1]
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=$false CO=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_4_I3[2] I0=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_5_I1[1] I1=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_5_I2[0]
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_5_I1[1] I2=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_5_I2[0] I3=$false O=myrisc.cpu.pcpi_mul.next_rd[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=myrisc.cpu.pcpi_mul.rs2[12] I1=myrisc.cpu.pcpi_mul.rs1[0] I2=myrisc.cpu.pcpi_mul.rd[12] I3=myrisc.cpu.pcpi_mul.rdx[12] O=myrisc.cpu.pcpi_mul.next_rd[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=myrisc.cpu.pcpi_mul.rs2[20] I1=myrisc.cpu.pcpi_mul.rs1[0] I2=myrisc.cpu.pcpi_mul.rd[20] I3=myrisc.cpu.pcpi_mul.rdx[20] O=myrisc.cpu.pcpi_mul.next_rd[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=myrisc.cpu.pcpi_mul.rs2[0] I1=myrisc.cpu.pcpi_mul.rs1[0] I2=myrisc.cpu.pcpi_mul.rd[0] I3=myrisc.cpu.pcpi_mul.rdx[0] O=myrisc.cpu.pcpi_mul.next_rd[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=myrisc.cpu.pcpi_mul.rs2[8] I1=myrisc.cpu.pcpi_mul.rs1[0] I2=myrisc.cpu.pcpi_mul.rd[8] I3=myrisc.cpu.pcpi_mul.rdx[8] O=myrisc.cpu.pcpi_mul.next_rd[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=myrisc.cpu.pcpi_mul.rs2[48] I1=myrisc.cpu.pcpi_mul.rs1[0] I2=myrisc.cpu.pcpi_mul.rd[48] I3=myrisc.cpu.pcpi_mul.rdx[48] O=myrisc.cpu.pcpi_mul.next_rd[48]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=myrisc.cpu.pcpi_mul.rs2[56] I1=myrisc.cpu.pcpi_mul.rs1[0] I2=myrisc.cpu.pcpi_mul.rd[56] I3=myrisc.cpu.pcpi_mul.rdx[56] O=myrisc.cpu.pcpi_mul.next_rd[56]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=myrisc.cpu.pcpi_mul.rs2[44] I1=myrisc.cpu.pcpi_mul.rs1[0] I2=myrisc.cpu.pcpi_mul.rd[44] I3=myrisc.cpu.pcpi_mul.rdx[44] O=myrisc.cpu.pcpi_mul.next_rd[44]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=myrisc.cpu.pcpi_mul.rs2[52] I1=myrisc.cpu.pcpi_mul.rs1[0] I2=myrisc.cpu.pcpi_mul.rd[52] I3=myrisc.cpu.pcpi_mul.rdx[52] O=myrisc.cpu.pcpi_mul.next_rd[52]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=myrisc.cpu.pcpi_mul.rs2[36] I1=myrisc.cpu.pcpi_mul.rs1[0] I2=myrisc.cpu.pcpi_mul.rd[36] I3=myrisc.cpu.pcpi_mul.rdx[36] O=myrisc.cpu.pcpi_mul.next_rd[36]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=myrisc.cpu.pcpi_mul.rs2[28] I1=myrisc.cpu.pcpi_mul.rs1[0] I2=myrisc.cpu.pcpi_mul.rd[28] I3=myrisc.cpu.pcpi_mul.rdx[28] O=myrisc.cpu.pcpi_mul.next_rd[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=myrisc.cpu.pcpi_mul.rs2[19] I1=myrisc.cpu.pcpi_mul.rs1[0] I2=myrisc.cpu.pcpi_mul.rd[19] I3=myrisc.cpu.pcpi_mul.rdx[19] O=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_5_I1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=myrisc.cpu.pcpi_mul.rs2[18] I1=myrisc.cpu.pcpi_mul.rs1[0] I2=myrisc.cpu.pcpi_mul.rd[18] I3=myrisc.cpu.pcpi_mul.rdx[18] O=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_5_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=myrisc.cpu.pcpi_mul.rs2[17] I1=myrisc.cpu.pcpi_mul.rs1[0] I2=myrisc.cpu.pcpi_mul.rd[17] I3=myrisc.cpu.pcpi_mul.rdx[17] O=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_5_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=myrisc.cpu.pcpi_mul.rd[19] I1=myrisc.cpu.pcpi_mul.rdx[19] I2=myrisc.cpu.pcpi_mul.rs1[0] I3=myrisc.cpu.pcpi_mul.rs2[19] O=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_5_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110100010001000
.gate SB_LUT4 I0=myrisc.cpu.pcpi_mul.rd[18] I1=myrisc.cpu.pcpi_mul.rdx[18] I2=myrisc.cpu.pcpi_mul.rs1[0] I3=myrisc.cpu.pcpi_mul.rs2[18] O=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_5_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110100010001000
.gate SB_LUT4 I0=myrisc.cpu.pcpi_mul.rd[17] I1=myrisc.cpu.pcpi_mul.rdx[17] I2=myrisc.cpu.pcpi_mul.rs1[0] I3=myrisc.cpu.pcpi_mul.rs2[17] O=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_5_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110100010001000
.gate SB_LUT4 I0=myrisc.cpu.pcpi_mul.rd[16] I1=myrisc.cpu.pcpi_mul.rdx[16] I2=myrisc.cpu.pcpi_mul.rs1[0] I3=myrisc.cpu.pcpi_mul.rs2[16] O=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_5_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110100010001000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_8_I1[3] I2=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_8_I2[2] I3=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_7_I3[3] O=myrisc.cpu.pcpi_mul.next_rd[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=myrisc.cpu.pcpi_mul.rs2[40] I1=myrisc.cpu.pcpi_mul.rs1[0] I2=myrisc.cpu.pcpi_mul.rd[40] I3=myrisc.cpu.pcpi_mul.rdx[40] O=myrisc.cpu.pcpi_mul.next_rd[40]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=myrisc.cpu.pcpi_mul.rs2[32] I1=myrisc.cpu.pcpi_mul.rs1[0] I2=myrisc.cpu.pcpi_mul.rd[32] I3=myrisc.cpu.pcpi_mul.rdx[32] O=myrisc.cpu.pcpi_mul.next_rd[32]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=myrisc.cpu.pcpi_mul.rs2[24] I1=myrisc.cpu.pcpi_mul.rs1[0] I2=myrisc.cpu.pcpi_mul.rd[24] I3=myrisc.cpu.pcpi_mul.rdx[24] O=myrisc.cpu.pcpi_mul.next_rd[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=myrisc.cpu.pcpi_mul.rs2[4] I1=myrisc.cpu.pcpi_mul.rs1[0] I2=myrisc.cpu.pcpi_mul.rd[4] I3=myrisc.cpu.pcpi_mul.rdx[4] O=myrisc.cpu.pcpi_mul.next_rd[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_8_I1[2] I2=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_8_I2[1] I3=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_7_I3[2] O=myrisc.cpu.pcpi_mul.next_rd[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_7_I3[3] CO=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_7_I3[4] I0=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_8_I1[3] I1=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_8_I2[2]
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_7_I3[2] CO=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_7_I3[3] I0=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_8_I1[2] I1=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_8_I2[1]
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=$false CO=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_7_I3[2] I0=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_8_I1[1] I1=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_8_I2[0]
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_8_I1[1] I2=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_8_I2[0] I3=$false O=myrisc.cpu.pcpi_mul.next_rd[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=myrisc.cpu.pcpi_mul.rs2[15] I1=myrisc.cpu.pcpi_mul.rs1[0] I2=myrisc.cpu.pcpi_mul.rd[15] I3=myrisc.cpu.pcpi_mul.rdx[15] O=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_8_I1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=myrisc.cpu.pcpi_mul.rs2[14] I1=myrisc.cpu.pcpi_mul.rs1[0] I2=myrisc.cpu.pcpi_mul.rd[14] I3=myrisc.cpu.pcpi_mul.rdx[14] O=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_8_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=myrisc.cpu.pcpi_mul.rs2[13] I1=myrisc.cpu.pcpi_mul.rs1[0] I2=myrisc.cpu.pcpi_mul.rd[13] I3=myrisc.cpu.pcpi_mul.rdx[13] O=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_8_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=myrisc.cpu.pcpi_mul.rd[15] I1=myrisc.cpu.pcpi_mul.rdx[15] I2=myrisc.cpu.pcpi_mul.rs1[0] I3=myrisc.cpu.pcpi_mul.rs2[15] O=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_8_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110100010001000
.gate SB_LUT4 I0=myrisc.cpu.pcpi_mul.rd[14] I1=myrisc.cpu.pcpi_mul.rdx[14] I2=myrisc.cpu.pcpi_mul.rs1[0] I3=myrisc.cpu.pcpi_mul.rs2[14] O=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_8_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110100010001000
.gate SB_LUT4 I0=myrisc.cpu.pcpi_mul.rd[13] I1=myrisc.cpu.pcpi_mul.rdx[13] I2=myrisc.cpu.pcpi_mul.rs1[0] I3=myrisc.cpu.pcpi_mul.rs2[13] O=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_8_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110100010001000
.gate SB_LUT4 I0=myrisc.cpu.pcpi_mul.rd[12] I1=myrisc.cpu.pcpi_mul.rdx[12] I2=myrisc.cpu.pcpi_mul.rs1[0] I3=myrisc.cpu.pcpi_mul.rs2[12] O=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_8_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110100010001000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_9_I1[3] I2=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_9_I2[2] I3=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_9_I3[3] O=myrisc.cpu.pcpi_mul.next_rd[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=myrisc.cpu.pcpi_mul.rs2[23] I1=myrisc.cpu.pcpi_mul.rs1[0] I2=myrisc.cpu.pcpi_mul.rd[23] I3=myrisc.cpu.pcpi_mul.rdx[23] O=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_9_I1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=myrisc.cpu.pcpi_mul.rs2[22] I1=myrisc.cpu.pcpi_mul.rs1[0] I2=myrisc.cpu.pcpi_mul.rd[22] I3=myrisc.cpu.pcpi_mul.rdx[22] O=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_9_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=myrisc.cpu.pcpi_mul.rs2[21] I1=myrisc.cpu.pcpi_mul.rs1[0] I2=myrisc.cpu.pcpi_mul.rd[21] I3=myrisc.cpu.pcpi_mul.rdx[21] O=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_9_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=myrisc.cpu.pcpi_mul.rd[23] I1=myrisc.cpu.pcpi_mul.rdx[23] I2=myrisc.cpu.pcpi_mul.rs1[0] I3=myrisc.cpu.pcpi_mul.rs2[23] O=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_9_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110100010001000
.gate SB_LUT4 I0=myrisc.cpu.pcpi_mul.rd[22] I1=myrisc.cpu.pcpi_mul.rdx[22] I2=myrisc.cpu.pcpi_mul.rs1[0] I3=myrisc.cpu.pcpi_mul.rs2[22] O=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_9_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110100010001000
.gate SB_LUT4 I0=myrisc.cpu.pcpi_mul.rd[21] I1=myrisc.cpu.pcpi_mul.rdx[21] I2=myrisc.cpu.pcpi_mul.rs1[0] I3=myrisc.cpu.pcpi_mul.rs2[21] O=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_9_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110100010001000
.gate SB_LUT4 I0=myrisc.cpu.pcpi_mul.rd[20] I1=myrisc.cpu.pcpi_mul.rdx[20] I2=myrisc.cpu.pcpi_mul.rs1[0] I3=myrisc.cpu.pcpi_mul.rs2[20] O=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_9_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110100010001000
.gate SB_CARRY CI=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_9_I3[3] CO=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_9_I3[4] I0=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_9_I1[3] I1=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_9_I2[2]
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_9_I3[2] CO=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_9_I3[3] I0=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_9_I1[2] I1=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_9_I2[1]
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=$false CO=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_9_I3[2] I0=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_9_I1[1] I1=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_9_I2[0]
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=myrisc.cpu.pcpi_mul.rs2[7] I1=myrisc.cpu.pcpi_mul.rs1[0] I2=myrisc.cpu.pcpi_mul.rd[7] I3=myrisc.cpu.pcpi_mul.rdx[7] O=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_I1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=myrisc.cpu.pcpi_mul.rs2[6] I1=myrisc.cpu.pcpi_mul.rs1[0] I2=myrisc.cpu.pcpi_mul.rd[6] I3=myrisc.cpu.pcpi_mul.rdx[6] O=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=myrisc.cpu.pcpi_mul.rs2[5] I1=myrisc.cpu.pcpi_mul.rs1[0] I2=myrisc.cpu.pcpi_mul.rd[5] I3=myrisc.cpu.pcpi_mul.rdx[5] O=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=myrisc.cpu.pcpi_mul.rd[7] I1=myrisc.cpu.pcpi_mul.rdx[7] I2=myrisc.cpu.pcpi_mul.rs1[0] I3=myrisc.cpu.pcpi_mul.rs2[7] O=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110100010001000
.gate SB_LUT4 I0=myrisc.cpu.pcpi_mul.rd[6] I1=myrisc.cpu.pcpi_mul.rdx[6] I2=myrisc.cpu.pcpi_mul.rs1[0] I3=myrisc.cpu.pcpi_mul.rs2[6] O=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110100010001000
.gate SB_LUT4 I0=myrisc.cpu.pcpi_mul.rd[5] I1=myrisc.cpu.pcpi_mul.rdx[5] I2=myrisc.cpu.pcpi_mul.rs1[0] I3=myrisc.cpu.pcpi_mul.rs2[5] O=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110100010001000
.gate SB_LUT4 I0=myrisc.cpu.pcpi_mul.rd[4] I1=myrisc.cpu.pcpi_mul.rdx[4] I2=myrisc.cpu.pcpi_mul.rs1[0] I3=myrisc.cpu.pcpi_mul.rs2[4] O=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110100010001000
.gate SB_CARRY CI=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_I3[3] CO=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_I3[4] I0=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_I1[3] I1=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_I2[2]
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_I3[2] CO=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_I3[3] I0=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_I1[2] I1=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_I2[1]
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=$false CO=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_I3[2] I0=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_I1[1] I1=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_I2[0]
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_I2[3] I3=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_I3[4] O=myrisc.cpu.pcpi_mul.next_rdt[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_5_I2[3] I3=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_4_I3[4] O=myrisc.cpu.pcpi_mul.next_rdt[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_36_I2[3] I3=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_35_I3[4] O=myrisc.cpu.pcpi_mul.next_rdt[39]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_39_I2[3] I3=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_38_I3[4] O=myrisc.cpu.pcpi_mul.next_rdt[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_42_I2[3] I3=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_41_I3[4] O=myrisc.cpu.pcpi_mul.next_rdt[43]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_45_I2[3] I3=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_44_I3[4] O=myrisc.cpu.pcpi_mul.next_rdt[35]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_48_I2[3] I3=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_47_I3[4] O=myrisc.cpu.pcpi_mul.next_rdt[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_8_I2[3] I3=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_7_I3[4] O=myrisc.cpu.pcpi_mul.next_rdt[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_9_I2[3] I3=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_9_I3[4] O=myrisc.cpu.pcpi_mul.next_rdt[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_14_I2[3] I3=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_13_I3[4] O=myrisc.cpu.pcpi_mul.next_rdt[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_17_I2[3] I3=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_16_I3[4] O=myrisc.cpu.pcpi_mul.next_rdt[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_24_I2[3] I3=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_23_I3[4] O=myrisc.cpu.pcpi_mul.next_rdt[51]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_27_I2[3] I3=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_26_I3[4] O=myrisc.cpu.pcpi_mul.next_rdt[59]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_30_I2[3] I3=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_29_I3[4] O=myrisc.cpu.pcpi_mul.next_rdt[47]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_33_I2[3] I3=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_32_I3[4] O=myrisc.cpu.pcpi_mul.next_rdt[55]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_mul.pcpi_rd_SB_DFFE_Q_D E=myrisc.cpu.pcpi_mul.mul_finish_SB_LUT4_I3_O Q=myrisc.cpu.pcpi_mul.pcpi_rd[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2235.2-2243.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_mul.pcpi_rd_SB_DFFE_Q_1_D E=myrisc.cpu.pcpi_mul.mul_finish_SB_LUT4_I3_O Q=myrisc.cpu.pcpi_mul.pcpi_rd[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2235.2-2243.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_mul.pcpi_rd_SB_DFFE_Q_10_D E=myrisc.cpu.pcpi_mul.mul_finish_SB_LUT4_I3_O Q=myrisc.cpu.pcpi_mul.pcpi_rd[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2235.2-2243.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.rd[53] I2=myrisc.cpu.pcpi_mul.rd[21] I3=myrisc.cpu.pcpi_mul.instr_mulhu_SB_LUT4_I3_O[1] O=myrisc.cpu.pcpi_mul.pcpi_rd_SB_DFFE_Q_10_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_mul.pcpi_rd_SB_DFFE_Q_11_D E=myrisc.cpu.pcpi_mul.mul_finish_SB_LUT4_I3_O Q=myrisc.cpu.pcpi_mul.pcpi_rd[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2235.2-2243.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.rd[52] I2=myrisc.cpu.pcpi_mul.rd[20] I3=myrisc.cpu.pcpi_mul.instr_mulhu_SB_LUT4_I3_O[1] O=myrisc.cpu.pcpi_mul.pcpi_rd_SB_DFFE_Q_11_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_mul.pcpi_rd_SB_DFFE_Q_12_D E=myrisc.cpu.pcpi_mul.mul_finish_SB_LUT4_I3_O Q=myrisc.cpu.pcpi_mul.pcpi_rd[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2235.2-2243.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.rd[51] I2=myrisc.cpu.pcpi_mul.rd[19] I3=myrisc.cpu.pcpi_mul.instr_mulhu_SB_LUT4_I3_O[1] O=myrisc.cpu.pcpi_mul.pcpi_rd_SB_DFFE_Q_12_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_mul.pcpi_rd_SB_DFFE_Q_13_D E=myrisc.cpu.pcpi_mul.mul_finish_SB_LUT4_I3_O Q=myrisc.cpu.pcpi_mul.pcpi_rd[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2235.2-2243.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.rd[50] I2=myrisc.cpu.pcpi_mul.rd[18] I3=myrisc.cpu.pcpi_mul.instr_mulhu_SB_LUT4_I3_O[1] O=myrisc.cpu.pcpi_mul.pcpi_rd_SB_DFFE_Q_13_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_mul.pcpi_rd_SB_DFFE_Q_14_D E=myrisc.cpu.pcpi_mul.mul_finish_SB_LUT4_I3_O Q=myrisc.cpu.pcpi_mul.pcpi_rd[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2235.2-2243.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.rd[49] I2=myrisc.cpu.pcpi_mul.rd[17] I3=myrisc.cpu.pcpi_mul.instr_mulhu_SB_LUT4_I3_O[1] O=myrisc.cpu.pcpi_mul.pcpi_rd_SB_DFFE_Q_14_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_mul.pcpi_rd_SB_DFFE_Q_15_D E=myrisc.cpu.pcpi_mul.mul_finish_SB_LUT4_I3_O Q=myrisc.cpu.pcpi_mul.pcpi_rd[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2235.2-2243.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.rd[48] I2=myrisc.cpu.pcpi_mul.rd[16] I3=myrisc.cpu.pcpi_mul.instr_mulhu_SB_LUT4_I3_O[1] O=myrisc.cpu.pcpi_mul.pcpi_rd_SB_DFFE_Q_15_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_mul.pcpi_rd_SB_DFFE_Q_16_D E=myrisc.cpu.pcpi_mul.mul_finish_SB_LUT4_I3_O Q=myrisc.cpu.pcpi_mul.pcpi_rd[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2235.2-2243.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.rd[47] I2=myrisc.cpu.pcpi_mul.rd[15] I3=myrisc.cpu.pcpi_mul.instr_mulhu_SB_LUT4_I3_O[1] O=myrisc.cpu.pcpi_mul.pcpi_rd_SB_DFFE_Q_16_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_mul.pcpi_rd_SB_DFFE_Q_17_D E=myrisc.cpu.pcpi_mul.mul_finish_SB_LUT4_I3_O Q=myrisc.cpu.pcpi_mul.pcpi_rd[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2235.2-2243.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.rd[46] I2=myrisc.cpu.pcpi_mul.rd[14] I3=myrisc.cpu.pcpi_mul.instr_mulhu_SB_LUT4_I3_O[1] O=myrisc.cpu.pcpi_mul.pcpi_rd_SB_DFFE_Q_17_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_mul.pcpi_rd_SB_DFFE_Q_18_D E=myrisc.cpu.pcpi_mul.mul_finish_SB_LUT4_I3_O Q=myrisc.cpu.pcpi_mul.pcpi_rd[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2235.2-2243.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.rd[45] I2=myrisc.cpu.pcpi_mul.rd[13] I3=myrisc.cpu.pcpi_mul.instr_mulhu_SB_LUT4_I3_O[1] O=myrisc.cpu.pcpi_mul.pcpi_rd_SB_DFFE_Q_18_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_mul.pcpi_rd_SB_DFFE_Q_19_D E=myrisc.cpu.pcpi_mul.mul_finish_SB_LUT4_I3_O Q=myrisc.cpu.pcpi_mul.pcpi_rd[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2235.2-2243.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.rd[44] I2=myrisc.cpu.pcpi_mul.rd[12] I3=myrisc.cpu.pcpi_mul.instr_mulhu_SB_LUT4_I3_O[1] O=myrisc.cpu.pcpi_mul.pcpi_rd_SB_DFFE_Q_19_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.rd[62] I2=myrisc.cpu.pcpi_mul.rd[30] I3=myrisc.cpu.pcpi_mul.instr_mulhu_SB_LUT4_I3_O[1] O=myrisc.cpu.pcpi_mul.pcpi_rd_SB_DFFE_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_mul.pcpi_rd_SB_DFFE_Q_2_D E=myrisc.cpu.pcpi_mul.mul_finish_SB_LUT4_I3_O Q=myrisc.cpu.pcpi_mul.pcpi_rd[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2235.2-2243.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_mul.pcpi_rd_SB_DFFE_Q_20_D E=myrisc.cpu.pcpi_mul.mul_finish_SB_LUT4_I3_O Q=myrisc.cpu.pcpi_mul.pcpi_rd[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2235.2-2243.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.rd[43] I2=myrisc.cpu.pcpi_mul.rd[11] I3=myrisc.cpu.pcpi_mul.instr_mulhu_SB_LUT4_I3_O[1] O=myrisc.cpu.pcpi_mul.pcpi_rd_SB_DFFE_Q_20_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_mul.pcpi_rd_SB_DFFE_Q_21_D E=myrisc.cpu.pcpi_mul.mul_finish_SB_LUT4_I3_O Q=myrisc.cpu.pcpi_mul.pcpi_rd[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2235.2-2243.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.rd[42] I2=myrisc.cpu.pcpi_mul.rd[10] I3=myrisc.cpu.pcpi_mul.instr_mulhu_SB_LUT4_I3_O[1] O=myrisc.cpu.pcpi_mul.pcpi_rd_SB_DFFE_Q_21_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_mul.pcpi_rd_SB_DFFE_Q_22_D E=myrisc.cpu.pcpi_mul.mul_finish_SB_LUT4_I3_O Q=myrisc.cpu.pcpi_mul.pcpi_rd[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2235.2-2243.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.rd[41] I2=myrisc.cpu.pcpi_mul.rd[9] I3=myrisc.cpu.pcpi_mul.instr_mulhu_SB_LUT4_I3_O[1] O=myrisc.cpu.pcpi_mul.pcpi_rd_SB_DFFE_Q_22_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_mul.pcpi_rd_SB_DFFE_Q_23_D E=myrisc.cpu.pcpi_mul.mul_finish_SB_LUT4_I3_O Q=myrisc.cpu.pcpi_mul.pcpi_rd[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2235.2-2243.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.rd[40] I2=myrisc.cpu.pcpi_mul.rd[8] I3=myrisc.cpu.pcpi_mul.instr_mulhu_SB_LUT4_I3_O[1] O=myrisc.cpu.pcpi_mul.pcpi_rd_SB_DFFE_Q_23_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_mul.pcpi_rd_SB_DFFE_Q_24_D E=myrisc.cpu.pcpi_mul.mul_finish_SB_LUT4_I3_O Q=myrisc.cpu.pcpi_mul.pcpi_rd[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2235.2-2243.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.rd[39] I2=myrisc.cpu.pcpi_mul.rd[7] I3=myrisc.cpu.pcpi_mul.instr_mulhu_SB_LUT4_I3_O[1] O=myrisc.cpu.pcpi_mul.pcpi_rd_SB_DFFE_Q_24_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_mul.pcpi_rd_SB_DFFE_Q_25_D E=myrisc.cpu.pcpi_mul.mul_finish_SB_LUT4_I3_O Q=myrisc.cpu.pcpi_mul.pcpi_rd[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2235.2-2243.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.rd[38] I2=myrisc.cpu.pcpi_mul.rd[6] I3=myrisc.cpu.pcpi_mul.instr_mulhu_SB_LUT4_I3_O[1] O=myrisc.cpu.pcpi_mul.pcpi_rd_SB_DFFE_Q_25_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_mul.pcpi_rd_SB_DFFE_Q_26_D E=myrisc.cpu.pcpi_mul.mul_finish_SB_LUT4_I3_O Q=myrisc.cpu.pcpi_mul.pcpi_rd[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2235.2-2243.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.rd[37] I2=myrisc.cpu.pcpi_mul.rd[5] I3=myrisc.cpu.pcpi_mul.instr_mulhu_SB_LUT4_I3_O[1] O=myrisc.cpu.pcpi_mul.pcpi_rd_SB_DFFE_Q_26_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_mul.pcpi_rd_SB_DFFE_Q_27_D E=myrisc.cpu.pcpi_mul.mul_finish_SB_LUT4_I3_O Q=myrisc.cpu.pcpi_mul.pcpi_rd[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2235.2-2243.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.rd[36] I2=myrisc.cpu.pcpi_mul.rd[4] I3=myrisc.cpu.pcpi_mul.instr_mulhu_SB_LUT4_I3_O[1] O=myrisc.cpu.pcpi_mul.pcpi_rd_SB_DFFE_Q_27_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_mul.pcpi_rd_SB_DFFE_Q_28_D E=myrisc.cpu.pcpi_mul.mul_finish_SB_LUT4_I3_O Q=myrisc.cpu.pcpi_mul.pcpi_rd[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2235.2-2243.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.rd[35] I2=myrisc.cpu.pcpi_mul.rd[3] I3=myrisc.cpu.pcpi_mul.instr_mulhu_SB_LUT4_I3_O[1] O=myrisc.cpu.pcpi_mul.pcpi_rd_SB_DFFE_Q_28_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_mul.pcpi_rd_SB_DFFE_Q_29_D E=myrisc.cpu.pcpi_mul.mul_finish_SB_LUT4_I3_O Q=myrisc.cpu.pcpi_mul.pcpi_rd[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2235.2-2243.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.rd[34] I2=myrisc.cpu.pcpi_mul.rd[2] I3=myrisc.cpu.pcpi_mul.instr_mulhu_SB_LUT4_I3_O[1] O=myrisc.cpu.pcpi_mul.pcpi_rd_SB_DFFE_Q_29_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.rd[61] I2=myrisc.cpu.pcpi_mul.rd[29] I3=myrisc.cpu.pcpi_mul.instr_mulhu_SB_LUT4_I3_O[1] O=myrisc.cpu.pcpi_mul.pcpi_rd_SB_DFFE_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_mul.pcpi_rd_SB_DFFE_Q_3_D E=myrisc.cpu.pcpi_mul.mul_finish_SB_LUT4_I3_O Q=myrisc.cpu.pcpi_mul.pcpi_rd[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2235.2-2243.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_mul.pcpi_rd_SB_DFFE_Q_30_D E=myrisc.cpu.pcpi_mul.mul_finish_SB_LUT4_I3_O Q=myrisc.cpu.pcpi_mul.pcpi_rd[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2235.2-2243.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.rd[33] I2=myrisc.cpu.pcpi_mul.rd[1] I3=myrisc.cpu.pcpi_mul.instr_mulhu_SB_LUT4_I3_O[1] O=myrisc.cpu.pcpi_mul.pcpi_rd_SB_DFFE_Q_30_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_mul.pcpi_rd_SB_DFFE_Q_31_D E=myrisc.cpu.pcpi_mul.mul_finish_SB_LUT4_I3_O Q=myrisc.cpu.pcpi_mul.pcpi_rd[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2235.2-2243.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.rd[32] I2=myrisc.cpu.pcpi_mul.rd[0] I3=myrisc.cpu.pcpi_mul.instr_mulhu_SB_LUT4_I3_O[1] O=myrisc.cpu.pcpi_mul.pcpi_rd_SB_DFFE_Q_31_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.rd[60] I2=myrisc.cpu.pcpi_mul.rd[28] I3=myrisc.cpu.pcpi_mul.instr_mulhu_SB_LUT4_I3_O[1] O=myrisc.cpu.pcpi_mul.pcpi_rd_SB_DFFE_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_mul.pcpi_rd_SB_DFFE_Q_4_D E=myrisc.cpu.pcpi_mul.mul_finish_SB_LUT4_I3_O Q=myrisc.cpu.pcpi_mul.pcpi_rd[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2235.2-2243.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.rd[59] I2=myrisc.cpu.pcpi_mul.rd[27] I3=myrisc.cpu.pcpi_mul.instr_mulhu_SB_LUT4_I3_O[1] O=myrisc.cpu.pcpi_mul.pcpi_rd_SB_DFFE_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_mul.pcpi_rd_SB_DFFE_Q_5_D E=myrisc.cpu.pcpi_mul.mul_finish_SB_LUT4_I3_O Q=myrisc.cpu.pcpi_mul.pcpi_rd[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2235.2-2243.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.rd[58] I2=myrisc.cpu.pcpi_mul.rd[26] I3=myrisc.cpu.pcpi_mul.instr_mulhu_SB_LUT4_I3_O[1] O=myrisc.cpu.pcpi_mul.pcpi_rd_SB_DFFE_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_mul.pcpi_rd_SB_DFFE_Q_6_D E=myrisc.cpu.pcpi_mul.mul_finish_SB_LUT4_I3_O Q=myrisc.cpu.pcpi_mul.pcpi_rd[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2235.2-2243.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.rd[57] I2=myrisc.cpu.pcpi_mul.rd[25] I3=myrisc.cpu.pcpi_mul.instr_mulhu_SB_LUT4_I3_O[1] O=myrisc.cpu.pcpi_mul.pcpi_rd_SB_DFFE_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_mul.pcpi_rd_SB_DFFE_Q_7_D E=myrisc.cpu.pcpi_mul.mul_finish_SB_LUT4_I3_O Q=myrisc.cpu.pcpi_mul.pcpi_rd[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2235.2-2243.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.rd[56] I2=myrisc.cpu.pcpi_mul.rd[24] I3=myrisc.cpu.pcpi_mul.instr_mulhu_SB_LUT4_I3_O[1] O=myrisc.cpu.pcpi_mul.pcpi_rd_SB_DFFE_Q_7_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_mul.pcpi_rd_SB_DFFE_Q_8_D E=myrisc.cpu.pcpi_mul.mul_finish_SB_LUT4_I3_O Q=myrisc.cpu.pcpi_mul.pcpi_rd[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2235.2-2243.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.rd[55] I2=myrisc.cpu.pcpi_mul.rd[23] I3=myrisc.cpu.pcpi_mul.instr_mulhu_SB_LUT4_I3_O[1] O=myrisc.cpu.pcpi_mul.pcpi_rd_SB_DFFE_Q_8_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_mul.pcpi_rd_SB_DFFE_Q_9_D E=myrisc.cpu.pcpi_mul.mul_finish_SB_LUT4_I3_O Q=myrisc.cpu.pcpi_mul.pcpi_rd[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2235.2-2243.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.rd[54] I2=myrisc.cpu.pcpi_mul.rd[22] I3=myrisc.cpu.pcpi_mul.instr_mulhu_SB_LUT4_I3_O[1] O=myrisc.cpu.pcpi_mul.pcpi_rd_SB_DFFE_Q_9_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.rd[63] I2=myrisc.cpu.pcpi_mul.rd[31] I3=myrisc.cpu.pcpi_mul.instr_mulhu_SB_LUT4_I3_O[1] O=myrisc.cpu.pcpi_mul.pcpi_rd_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFF C=CLK D=myrisc.cpu.pcpi_mul.instr_any_mul Q=myrisc.cpu.pcpi_mul.pcpi_wait
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2149.2-2166.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=CLK D=myrisc.cpu.pcpi_mul.pcpi_wait Q=myrisc.cpu.pcpi_mul.pcpi_wait_q
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2149.2-2166.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=myrisc.cpu.pcpi_mul.pcpi_wait_q I1=myrisc.cpu.pcpi_mul.pcpi_wait I2=myrisc.cpu.pcpi_mul.mul_counter[6] I3=myrisc.cpu.pcpi_mul.mul_waiting O=myrisc.cpu.pcpi_mul.mul_waiting_SB_DFFSS_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011101111110000
.gate SB_DFF C=CLK D=myrisc.cpu.pcpi_mul.mul_finish_SB_LUT4_I3_O Q=myrisc.cpu.pcpi_mul.pcpi_wr
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2235.2-2243.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.pcpi_wr I2=myrisc.cpu.pcpi_div.pcpi_wr I3=myrisc.cpu.latched_store_SB_LUT4_I0_I1_SB_LUT4_I0_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[0] O=myrisc.cpu.pcpi_mul.pcpi_wr_SB_LUT4_I1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000000000
.gate SB_LUT4 I0=myrisc.cpu.instr_timer I1=myrisc.cpu.instr_maskirq I2=myrisc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_1_I2[2] I3=myrisc.cpu.instr_getq_SB_LUT4_I3_O[3] O=myrisc.cpu.pcpi_mul.pcpi_wr_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001000000000000
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_mul.next_rd[63] E=resetn Q=myrisc.cpu.pcpi_mul.rd[63] R=myrisc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_mul.next_rd[62] E=resetn Q=myrisc.cpu.pcpi_mul.rd[62] R=myrisc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_mul.next_rd[53] E=resetn Q=myrisc.cpu.pcpi_mul.rd[53] R=myrisc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_mul.next_rd[52] E=resetn Q=myrisc.cpu.pcpi_mul.rd[52] R=myrisc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_mul.next_rd[51] E=resetn Q=myrisc.cpu.pcpi_mul.rd[51] R=myrisc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_mul.next_rd[50] E=resetn Q=myrisc.cpu.pcpi_mul.rd[50] R=myrisc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_mul.next_rd[49] E=resetn Q=myrisc.cpu.pcpi_mul.rd[49] R=myrisc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_mul.next_rd[48] E=resetn Q=myrisc.cpu.pcpi_mul.rd[48] R=myrisc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_mul.next_rd[47] E=resetn Q=myrisc.cpu.pcpi_mul.rd[47] R=myrisc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_mul.next_rd[46] E=resetn Q=myrisc.cpu.pcpi_mul.rd[46] R=myrisc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_mul.next_rd[45] E=resetn Q=myrisc.cpu.pcpi_mul.rd[45] R=myrisc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_mul.next_rd[44] E=resetn Q=myrisc.cpu.pcpi_mul.rd[44] R=myrisc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_mul.next_rd[61] E=resetn Q=myrisc.cpu.pcpi_mul.rd[61] R=myrisc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_mul.next_rd[43] E=resetn Q=myrisc.cpu.pcpi_mul.rd[43] R=myrisc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_mul.next_rd[42] E=resetn Q=myrisc.cpu.pcpi_mul.rd[42] R=myrisc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_mul.next_rd[41] E=resetn Q=myrisc.cpu.pcpi_mul.rd[41] R=myrisc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_mul.next_rd[40] E=resetn Q=myrisc.cpu.pcpi_mul.rd[40] R=myrisc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_mul.next_rd[39] E=resetn Q=myrisc.cpu.pcpi_mul.rd[39] R=myrisc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_mul.next_rd[38] E=resetn Q=myrisc.cpu.pcpi_mul.rd[38] R=myrisc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_mul.next_rd[37] E=resetn Q=myrisc.cpu.pcpi_mul.rd[37] R=myrisc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_mul.next_rd[36] E=resetn Q=myrisc.cpu.pcpi_mul.rd[36] R=myrisc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_mul.next_rd[35] E=resetn Q=myrisc.cpu.pcpi_mul.rd[35] R=myrisc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_mul.next_rd[34] E=resetn Q=myrisc.cpu.pcpi_mul.rd[34] R=myrisc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_mul.next_rd[60] E=resetn Q=myrisc.cpu.pcpi_mul.rd[60] R=myrisc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_mul.next_rd[33] E=resetn Q=myrisc.cpu.pcpi_mul.rd[33] R=myrisc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_mul.next_rd[32] E=resetn Q=myrisc.cpu.pcpi_mul.rd[32] R=myrisc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_mul.next_rd[31] E=resetn Q=myrisc.cpu.pcpi_mul.rd[31] R=myrisc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_mul.next_rd[30] E=resetn Q=myrisc.cpu.pcpi_mul.rd[30] R=myrisc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_mul.next_rd[29] E=resetn Q=myrisc.cpu.pcpi_mul.rd[29] R=myrisc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_mul.next_rd[28] E=resetn Q=myrisc.cpu.pcpi_mul.rd[28] R=myrisc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_mul.next_rd[27] E=resetn Q=myrisc.cpu.pcpi_mul.rd[27] R=myrisc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_mul.next_rd[26] E=resetn Q=myrisc.cpu.pcpi_mul.rd[26] R=myrisc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_mul.next_rd[25] E=resetn Q=myrisc.cpu.pcpi_mul.rd[25] R=myrisc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_mul.next_rd[24] E=resetn Q=myrisc.cpu.pcpi_mul.rd[24] R=myrisc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_mul.next_rd[59] E=resetn Q=myrisc.cpu.pcpi_mul.rd[59] R=myrisc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_mul.next_rd[23] E=resetn Q=myrisc.cpu.pcpi_mul.rd[23] R=myrisc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_mul.next_rd[22] E=resetn Q=myrisc.cpu.pcpi_mul.rd[22] R=myrisc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_mul.next_rd[21] E=resetn Q=myrisc.cpu.pcpi_mul.rd[21] R=myrisc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_mul.next_rd[20] E=resetn Q=myrisc.cpu.pcpi_mul.rd[20] R=myrisc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_mul.next_rd[19] E=resetn Q=myrisc.cpu.pcpi_mul.rd[19] R=myrisc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_mul.next_rd[18] E=resetn Q=myrisc.cpu.pcpi_mul.rd[18] R=myrisc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_mul.next_rd[17] E=resetn Q=myrisc.cpu.pcpi_mul.rd[17] R=myrisc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_mul.next_rd[16] E=resetn Q=myrisc.cpu.pcpi_mul.rd[16] R=myrisc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_mul.next_rd[15] E=resetn Q=myrisc.cpu.pcpi_mul.rd[15] R=myrisc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_mul.next_rd[14] E=resetn Q=myrisc.cpu.pcpi_mul.rd[14] R=myrisc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_mul.next_rd[58] E=resetn Q=myrisc.cpu.pcpi_mul.rd[58] R=myrisc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_mul.next_rd[13] E=resetn Q=myrisc.cpu.pcpi_mul.rd[13] R=myrisc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_mul.next_rd[12] E=resetn Q=myrisc.cpu.pcpi_mul.rd[12] R=myrisc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_mul.next_rd[11] E=resetn Q=myrisc.cpu.pcpi_mul.rd[11] R=myrisc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_mul.next_rd[10] E=resetn Q=myrisc.cpu.pcpi_mul.rd[10] R=myrisc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_mul.next_rd[9] E=resetn Q=myrisc.cpu.pcpi_mul.rd[9] R=myrisc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_mul.next_rd[8] E=resetn Q=myrisc.cpu.pcpi_mul.rd[8] R=myrisc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_mul.next_rd[7] E=resetn Q=myrisc.cpu.pcpi_mul.rd[7] R=myrisc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_mul.next_rd[6] E=resetn Q=myrisc.cpu.pcpi_mul.rd[6] R=myrisc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_mul.next_rd[5] E=resetn Q=myrisc.cpu.pcpi_mul.rd[5] R=myrisc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_mul.next_rd[4] E=resetn Q=myrisc.cpu.pcpi_mul.rd[4] R=myrisc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_mul.next_rd[57] E=resetn Q=myrisc.cpu.pcpi_mul.rd[57] R=myrisc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_mul.next_rd[3] E=resetn Q=myrisc.cpu.pcpi_mul.rd[3] R=myrisc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_mul.next_rd[2] E=resetn Q=myrisc.cpu.pcpi_mul.rd[2] R=myrisc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_mul.next_rd[1] E=resetn Q=myrisc.cpu.pcpi_mul.rd[1] R=myrisc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_mul.next_rd[0] E=resetn Q=myrisc.cpu.pcpi_mul.rd[0] R=myrisc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_mul.next_rd[56] E=resetn Q=myrisc.cpu.pcpi_mul.rd[56] R=myrisc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_mul.next_rd[55] E=resetn Q=myrisc.cpu.pcpi_mul.rd[55] R=myrisc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_mul.next_rd[54] E=resetn Q=myrisc.cpu.pcpi_mul.rd[54] R=myrisc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_mul.next_rdt[59] E=resetn Q=myrisc.cpu.pcpi_mul.rdx[60] R=myrisc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_mul.next_rdt[55] E=resetn Q=myrisc.cpu.pcpi_mul.rdx[56] R=myrisc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_mul.next_rdt[19] E=resetn Q=myrisc.cpu.pcpi_mul.rdx[20] R=myrisc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_mul.next_rdt[15] E=resetn Q=myrisc.cpu.pcpi_mul.rdx[16] R=myrisc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_mul.next_rdt[11] E=resetn Q=myrisc.cpu.pcpi_mul.rdx[12] R=myrisc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_mul.next_rdt[7] E=resetn Q=myrisc.cpu.pcpi_mul.rdx[8] R=myrisc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_mul.next_rdt[3] E=resetn Q=myrisc.cpu.pcpi_mul.rdx[4] R=myrisc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_mul.next_rdt[51] E=resetn Q=myrisc.cpu.pcpi_mul.rdx[52] R=myrisc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_mul.next_rdt[47] E=resetn Q=myrisc.cpu.pcpi_mul.rdx[48] R=myrisc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_mul.next_rdt[43] E=resetn Q=myrisc.cpu.pcpi_mul.rdx[44] R=myrisc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_mul.next_rdt[39] E=resetn Q=myrisc.cpu.pcpi_mul.rdx[40] R=myrisc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_mul.next_rdt[35] E=resetn Q=myrisc.cpu.pcpi_mul.rdx[36] R=myrisc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_mul.next_rdt[31] E=resetn Q=myrisc.cpu.pcpi_mul.rdx[32] R=myrisc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_mul.next_rdt[27] E=resetn Q=myrisc.cpu.pcpi_mul.rdx[28] R=myrisc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_mul.next_rdt[23] E=resetn Q=myrisc.cpu.pcpi_mul.rdx[24] R=myrisc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=$false E=resetn Q=myrisc.cpu.pcpi_mul.rdx[59]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=$false E=resetn Q=myrisc.cpu.pcpi_mul.rdx[58]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=$false E=resetn Q=myrisc.cpu.pcpi_mul.rdx[46]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=$false E=resetn Q=myrisc.cpu.pcpi_mul.rdx[45]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=$false E=resetn Q=myrisc.cpu.pcpi_mul.rdx[43]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=$false E=resetn Q=myrisc.cpu.pcpi_mul.rdx[42]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=$false E=resetn Q=myrisc.cpu.pcpi_mul.rdx[41]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=$false E=resetn Q=myrisc.cpu.pcpi_mul.rdx[39]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=$false E=resetn Q=myrisc.cpu.pcpi_mul.rdx[38]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=$false E=resetn Q=myrisc.cpu.pcpi_mul.rdx[37]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=$false E=resetn Q=myrisc.cpu.pcpi_mul.rdx[35]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=$false E=resetn Q=myrisc.cpu.pcpi_mul.rdx[34]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=$false E=resetn Q=myrisc.cpu.pcpi_mul.rdx[57]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=$false E=resetn Q=myrisc.cpu.pcpi_mul.rdx[33]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=$false E=resetn Q=myrisc.cpu.pcpi_mul.rdx[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=$false E=resetn Q=myrisc.cpu.pcpi_mul.rdx[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=$false E=resetn Q=myrisc.cpu.pcpi_mul.rdx[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=$false E=resetn Q=myrisc.cpu.pcpi_mul.rdx[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=$false E=resetn Q=myrisc.cpu.pcpi_mul.rdx[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=$false E=resetn Q=myrisc.cpu.pcpi_mul.rdx[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=$false E=resetn Q=myrisc.cpu.pcpi_mul.rdx[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=$false E=resetn Q=myrisc.cpu.pcpi_mul.rdx[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=$false E=resetn Q=myrisc.cpu.pcpi_mul.rdx[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=$false E=resetn Q=myrisc.cpu.pcpi_mul.rdx[55]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=$false E=resetn Q=myrisc.cpu.pcpi_mul.rdx[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=$false E=resetn Q=myrisc.cpu.pcpi_mul.rdx[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=$false E=resetn Q=myrisc.cpu.pcpi_mul.rdx[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=$false E=resetn Q=myrisc.cpu.pcpi_mul.rdx[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=$false E=resetn Q=myrisc.cpu.pcpi_mul.rdx[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=$false E=resetn Q=myrisc.cpu.pcpi_mul.rdx[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=$false E=resetn Q=myrisc.cpu.pcpi_mul.rdx[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=$false E=resetn Q=myrisc.cpu.pcpi_mul.rdx[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=$false E=resetn Q=myrisc.cpu.pcpi_mul.rdx[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=$false E=resetn Q=myrisc.cpu.pcpi_mul.rdx[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=$false E=resetn Q=myrisc.cpu.pcpi_mul.rdx[54]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=$false E=resetn Q=myrisc.cpu.pcpi_mul.rdx[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=$false E=resetn Q=myrisc.cpu.pcpi_mul.rdx[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=$false E=resetn Q=myrisc.cpu.pcpi_mul.rdx[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=$false E=resetn Q=myrisc.cpu.pcpi_mul.rdx[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=$false E=resetn Q=myrisc.cpu.pcpi_mul.rdx[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=$false E=resetn Q=myrisc.cpu.pcpi_mul.rdx[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=$false E=resetn Q=myrisc.cpu.pcpi_mul.rdx[53]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=$false E=resetn Q=myrisc.cpu.pcpi_mul.rdx[51]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=$false E=resetn Q=myrisc.cpu.pcpi_mul.rdx[50]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=$false E=resetn Q=myrisc.cpu.pcpi_mul.rdx[49]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=$false E=resetn Q=myrisc.cpu.pcpi_mul.rdx[47]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_mul.instr_mulhsu_SB_LUT4_I2_O[1] E=resetn Q=myrisc.cpu.pcpi_mul.rs1[63] R=myrisc.cpu.pcpi_mul.rs2_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_mul.rs1_SB_DFFE_Q_D E=resetn Q=myrisc.cpu.pcpi_mul.rs1[62]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_mul.rs1_SB_DFFE_Q_1_D E=resetn Q=myrisc.cpu.pcpi_mul.rs1[61]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_mul.rs1_SB_DFFE_Q_10_D E=resetn Q=myrisc.cpu.pcpi_mul.rs1[52]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.rs1[53] I2=myrisc.cpu.pcpi_mul.instr_mulhsu_SB_LUT4_I2_O[1] I3=myrisc.cpu.pcpi_mul.mul_waiting O=myrisc.cpu.pcpi_mul.rs1_SB_DFFE_Q_10_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_mul.rs1_SB_DFFE_Q_11_D E=resetn Q=myrisc.cpu.pcpi_mul.rs1[51]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.rs1[52] I2=myrisc.cpu.pcpi_mul.instr_mulhsu_SB_LUT4_I2_O[1] I3=myrisc.cpu.pcpi_mul.mul_waiting O=myrisc.cpu.pcpi_mul.rs1_SB_DFFE_Q_11_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_mul.rs1_SB_DFFE_Q_12_D E=resetn Q=myrisc.cpu.pcpi_mul.rs1[50]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.rs1[51] I2=myrisc.cpu.pcpi_mul.instr_mulhsu_SB_LUT4_I2_O[1] I3=myrisc.cpu.pcpi_mul.mul_waiting O=myrisc.cpu.pcpi_mul.rs1_SB_DFFE_Q_12_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_mul.rs1_SB_DFFE_Q_13_D E=resetn Q=myrisc.cpu.pcpi_mul.rs1[49]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.rs1[50] I2=myrisc.cpu.pcpi_mul.instr_mulhsu_SB_LUT4_I2_O[1] I3=myrisc.cpu.pcpi_mul.mul_waiting O=myrisc.cpu.pcpi_mul.rs1_SB_DFFE_Q_13_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_mul.rs1_SB_DFFE_Q_14_D E=resetn Q=myrisc.cpu.pcpi_mul.rs1[48]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.rs1[49] I2=myrisc.cpu.pcpi_mul.instr_mulhsu_SB_LUT4_I2_O[1] I3=myrisc.cpu.pcpi_mul.mul_waiting O=myrisc.cpu.pcpi_mul.rs1_SB_DFFE_Q_14_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_mul.rs1_SB_DFFE_Q_15_D E=resetn Q=myrisc.cpu.pcpi_mul.rs1[47]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.rs1[48] I2=myrisc.cpu.pcpi_mul.instr_mulhsu_SB_LUT4_I2_O[1] I3=myrisc.cpu.pcpi_mul.mul_waiting O=myrisc.cpu.pcpi_mul.rs1_SB_DFFE_Q_15_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_mul.rs1_SB_DFFE_Q_16_D E=resetn Q=myrisc.cpu.pcpi_mul.rs1[46]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.rs1[47] I2=myrisc.cpu.pcpi_mul.instr_mulhsu_SB_LUT4_I2_O[1] I3=myrisc.cpu.pcpi_mul.mul_waiting O=myrisc.cpu.pcpi_mul.rs1_SB_DFFE_Q_16_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_mul.rs1_SB_DFFE_Q_17_D E=resetn Q=myrisc.cpu.pcpi_mul.rs1[45]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.rs1[46] I2=myrisc.cpu.pcpi_mul.instr_mulhsu_SB_LUT4_I2_O[1] I3=myrisc.cpu.pcpi_mul.mul_waiting O=myrisc.cpu.pcpi_mul.rs1_SB_DFFE_Q_17_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_mul.rs1_SB_DFFE_Q_18_D E=resetn Q=myrisc.cpu.pcpi_mul.rs1[44]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.rs1[45] I2=myrisc.cpu.pcpi_mul.instr_mulhsu_SB_LUT4_I2_O[1] I3=myrisc.cpu.pcpi_mul.mul_waiting O=myrisc.cpu.pcpi_mul.rs1_SB_DFFE_Q_18_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_mul.rs1_SB_DFFE_Q_19_D E=resetn Q=myrisc.cpu.pcpi_mul.rs1[43]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.rs1[44] I2=myrisc.cpu.pcpi_mul.instr_mulhsu_SB_LUT4_I2_O[1] I3=myrisc.cpu.pcpi_mul.mul_waiting O=myrisc.cpu.pcpi_mul.rs1_SB_DFFE_Q_19_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.rs1[62] I2=myrisc.cpu.pcpi_mul.instr_mulhsu_SB_LUT4_I2_O[1] I3=myrisc.cpu.pcpi_mul.mul_waiting O=myrisc.cpu.pcpi_mul.rs1_SB_DFFE_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_mul.rs1_SB_DFFE_Q_2_D E=resetn Q=myrisc.cpu.pcpi_mul.rs1[60]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_mul.rs1_SB_DFFE_Q_20_D E=resetn Q=myrisc.cpu.pcpi_mul.rs1[42]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.rs1[43] I2=myrisc.cpu.pcpi_mul.instr_mulhsu_SB_LUT4_I2_O[1] I3=myrisc.cpu.pcpi_mul.mul_waiting O=myrisc.cpu.pcpi_mul.rs1_SB_DFFE_Q_20_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_mul.rs1_SB_DFFE_Q_21_D E=resetn Q=myrisc.cpu.pcpi_mul.rs1[41]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.rs1[42] I2=myrisc.cpu.pcpi_mul.instr_mulhsu_SB_LUT4_I2_O[1] I3=myrisc.cpu.pcpi_mul.mul_waiting O=myrisc.cpu.pcpi_mul.rs1_SB_DFFE_Q_21_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_mul.rs1_SB_DFFE_Q_22_D E=resetn Q=myrisc.cpu.pcpi_mul.rs1[40]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.rs1[41] I2=myrisc.cpu.pcpi_mul.instr_mulhsu_SB_LUT4_I2_O[1] I3=myrisc.cpu.pcpi_mul.mul_waiting O=myrisc.cpu.pcpi_mul.rs1_SB_DFFE_Q_22_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_mul.rs1_SB_DFFE_Q_23_D E=resetn Q=myrisc.cpu.pcpi_mul.rs1[39]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.rs1[40] I2=myrisc.cpu.pcpi_mul.instr_mulhsu_SB_LUT4_I2_O[1] I3=myrisc.cpu.pcpi_mul.mul_waiting O=myrisc.cpu.pcpi_mul.rs1_SB_DFFE_Q_23_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_mul.rs1_SB_DFFE_Q_24_D E=resetn Q=myrisc.cpu.pcpi_mul.rs1[38]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.rs1[39] I2=myrisc.cpu.pcpi_mul.instr_mulhsu_SB_LUT4_I2_O[1] I3=myrisc.cpu.pcpi_mul.mul_waiting O=myrisc.cpu.pcpi_mul.rs1_SB_DFFE_Q_24_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_mul.rs1_SB_DFFE_Q_25_D E=resetn Q=myrisc.cpu.pcpi_mul.rs1[37]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.rs1[38] I2=myrisc.cpu.pcpi_mul.instr_mulhsu_SB_LUT4_I2_O[1] I3=myrisc.cpu.pcpi_mul.mul_waiting O=myrisc.cpu.pcpi_mul.rs1_SB_DFFE_Q_25_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_mul.rs1_SB_DFFE_Q_26_D E=resetn Q=myrisc.cpu.pcpi_mul.rs1[36]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.rs1[37] I2=myrisc.cpu.pcpi_mul.instr_mulhsu_SB_LUT4_I2_O[1] I3=myrisc.cpu.pcpi_mul.mul_waiting O=myrisc.cpu.pcpi_mul.rs1_SB_DFFE_Q_26_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_mul.rs1_SB_DFFE_Q_27_D E=resetn Q=myrisc.cpu.pcpi_mul.rs1[35]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.rs1[36] I2=myrisc.cpu.pcpi_mul.instr_mulhsu_SB_LUT4_I2_O[1] I3=myrisc.cpu.pcpi_mul.mul_waiting O=myrisc.cpu.pcpi_mul.rs1_SB_DFFE_Q_27_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_mul.rs1_SB_DFFE_Q_28_D E=resetn Q=myrisc.cpu.pcpi_mul.rs1[34]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.rs1[35] I2=myrisc.cpu.pcpi_mul.instr_mulhsu_SB_LUT4_I2_O[1] I3=myrisc.cpu.pcpi_mul.mul_waiting O=myrisc.cpu.pcpi_mul.rs1_SB_DFFE_Q_28_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_mul.rs1_SB_DFFE_Q_29_D E=resetn Q=myrisc.cpu.pcpi_mul.rs1[33]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.rs1[34] I2=myrisc.cpu.pcpi_mul.instr_mulhsu_SB_LUT4_I2_O[1] I3=myrisc.cpu.pcpi_mul.mul_waiting O=myrisc.cpu.pcpi_mul.rs1_SB_DFFE_Q_29_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.rs1[61] I2=myrisc.cpu.pcpi_mul.instr_mulhsu_SB_LUT4_I2_O[1] I3=myrisc.cpu.pcpi_mul.mul_waiting O=myrisc.cpu.pcpi_mul.rs1_SB_DFFE_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_mul.rs1_SB_DFFE_Q_3_D E=resetn Q=myrisc.cpu.pcpi_mul.rs1[59]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_mul.rs1_SB_DFFE_Q_30_D E=resetn Q=myrisc.cpu.pcpi_mul.rs1[32]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.rs1[33] I2=myrisc.cpu.pcpi_mul.instr_mulhsu_SB_LUT4_I2_O[1] I3=myrisc.cpu.pcpi_mul.mul_waiting O=myrisc.cpu.pcpi_mul.rs1_SB_DFFE_Q_30_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_mul.rs1_SB_DFFE_Q_31_D E=resetn Q=myrisc.cpu.pcpi_mul.rs1[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.rs1[32] I2=myrisc.cpu.reg_op1[31] I3=myrisc.cpu.pcpi_mul.mul_waiting O=myrisc.cpu.pcpi_mul.rs1_SB_DFFE_Q_31_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_mul.rs1_SB_DFFE_Q_32_D E=resetn Q=myrisc.cpu.pcpi_mul.rs1[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.rs1[31] I2=myrisc.cpu.reg_op1[30] I3=myrisc.cpu.pcpi_mul.mul_waiting O=myrisc.cpu.pcpi_mul.rs1_SB_DFFE_Q_32_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_mul.rs1_SB_DFFE_Q_33_D E=resetn Q=myrisc.cpu.pcpi_mul.rs1[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.rs1[30] I2=myrisc.cpu.reg_op1[29] I3=myrisc.cpu.pcpi_mul.mul_waiting O=myrisc.cpu.pcpi_mul.rs1_SB_DFFE_Q_33_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_mul.rs1_SB_DFFE_Q_34_D E=resetn Q=myrisc.cpu.pcpi_mul.rs1[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.rs1[29] I2=myrisc.cpu.reg_op1[28] I3=myrisc.cpu.pcpi_mul.mul_waiting O=myrisc.cpu.pcpi_mul.rs1_SB_DFFE_Q_34_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_mul.rs1_SB_DFFE_Q_35_D E=resetn Q=myrisc.cpu.pcpi_mul.rs1[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.rs1[28] I2=myrisc.cpu.reg_op1[27] I3=myrisc.cpu.pcpi_mul.mul_waiting O=myrisc.cpu.pcpi_mul.rs1_SB_DFFE_Q_35_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_mul.rs1_SB_DFFE_Q_36_D E=resetn Q=myrisc.cpu.pcpi_mul.rs1[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.rs1[27] I2=myrisc.cpu.reg_op1[26] I3=myrisc.cpu.pcpi_mul.mul_waiting O=myrisc.cpu.pcpi_mul.rs1_SB_DFFE_Q_36_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_mul.rs1_SB_DFFE_Q_37_D E=resetn Q=myrisc.cpu.pcpi_mul.rs1[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.rs1[26] I2=myrisc.cpu.reg_op1[25] I3=myrisc.cpu.pcpi_mul.mul_waiting O=myrisc.cpu.pcpi_mul.rs1_SB_DFFE_Q_37_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_mul.rs1_SB_DFFE_Q_38_D E=resetn Q=myrisc.cpu.pcpi_mul.rs1[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.rs1[25] I2=myrisc.cpu.reg_op1[24] I3=myrisc.cpu.pcpi_mul.mul_waiting O=myrisc.cpu.pcpi_mul.rs1_SB_DFFE_Q_38_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_mul.rs1_SB_DFFE_Q_39_D E=resetn Q=myrisc.cpu.pcpi_mul.rs1[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.rs1[24] I2=myrisc.cpu.reg_op1[23] I3=myrisc.cpu.pcpi_mul.mul_waiting O=myrisc.cpu.pcpi_mul.rs1_SB_DFFE_Q_39_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.rs1[60] I2=myrisc.cpu.pcpi_mul.instr_mulhsu_SB_LUT4_I2_O[1] I3=myrisc.cpu.pcpi_mul.mul_waiting O=myrisc.cpu.pcpi_mul.rs1_SB_DFFE_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_mul.rs1_SB_DFFE_Q_4_D E=resetn Q=myrisc.cpu.pcpi_mul.rs1[58]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_mul.rs1_SB_DFFE_Q_40_D E=resetn Q=myrisc.cpu.pcpi_mul.rs1[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.rs1[23] I2=myrisc.cpu.reg_op1[22] I3=myrisc.cpu.pcpi_mul.mul_waiting O=myrisc.cpu.pcpi_mul.rs1_SB_DFFE_Q_40_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_mul.rs1_SB_DFFE_Q_41_D E=resetn Q=myrisc.cpu.pcpi_mul.rs1[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.rs1[22] I2=myrisc.cpu.reg_op1[21] I3=myrisc.cpu.pcpi_mul.mul_waiting O=myrisc.cpu.pcpi_mul.rs1_SB_DFFE_Q_41_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_mul.rs1_SB_DFFE_Q_42_D E=resetn Q=myrisc.cpu.pcpi_mul.rs1[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.rs1[21] I2=myrisc.cpu.reg_op1[20] I3=myrisc.cpu.pcpi_mul.mul_waiting O=myrisc.cpu.pcpi_mul.rs1_SB_DFFE_Q_42_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_mul.rs1_SB_DFFE_Q_43_D E=resetn Q=myrisc.cpu.pcpi_mul.rs1[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.rs1[20] I2=myrisc.cpu.reg_op1[19] I3=myrisc.cpu.pcpi_mul.mul_waiting O=myrisc.cpu.pcpi_mul.rs1_SB_DFFE_Q_43_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_mul.rs1_SB_DFFE_Q_44_D E=resetn Q=myrisc.cpu.pcpi_mul.rs1[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.rs1[19] I2=myrisc.cpu.reg_op1[18] I3=myrisc.cpu.pcpi_mul.mul_waiting O=myrisc.cpu.pcpi_mul.rs1_SB_DFFE_Q_44_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_mul.rs1_SB_DFFE_Q_45_D E=resetn Q=myrisc.cpu.pcpi_mul.rs1[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.rs1[18] I2=myrisc.cpu.reg_op1[17] I3=myrisc.cpu.pcpi_mul.mul_waiting O=myrisc.cpu.pcpi_mul.rs1_SB_DFFE_Q_45_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_mul.rs1_SB_DFFE_Q_46_D E=resetn Q=myrisc.cpu.pcpi_mul.rs1[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.rs1[17] I2=myrisc.cpu.reg_op1[16] I3=myrisc.cpu.pcpi_mul.mul_waiting O=myrisc.cpu.pcpi_mul.rs1_SB_DFFE_Q_46_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_mul.rs1_SB_DFFE_Q_47_D E=resetn Q=myrisc.cpu.pcpi_mul.rs1[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.rs1[16] I2=myrisc.cpu.reg_op1[15] I3=myrisc.cpu.pcpi_mul.mul_waiting O=myrisc.cpu.pcpi_mul.rs1_SB_DFFE_Q_47_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_mul.rs1_SB_DFFE_Q_48_D E=resetn Q=myrisc.cpu.pcpi_mul.rs1[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.rs1[15] I2=myrisc.cpu.reg_op1[14] I3=myrisc.cpu.pcpi_mul.mul_waiting O=myrisc.cpu.pcpi_mul.rs1_SB_DFFE_Q_48_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_mul.rs1_SB_DFFE_Q_49_D E=resetn Q=myrisc.cpu.pcpi_mul.rs1[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.rs1[14] I2=myrisc.cpu.reg_op1[13] I3=myrisc.cpu.pcpi_mul.mul_waiting O=myrisc.cpu.pcpi_mul.rs1_SB_DFFE_Q_49_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.rs1[59] I2=myrisc.cpu.pcpi_mul.instr_mulhsu_SB_LUT4_I2_O[1] I3=myrisc.cpu.pcpi_mul.mul_waiting O=myrisc.cpu.pcpi_mul.rs1_SB_DFFE_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_mul.rs1_SB_DFFE_Q_5_D E=resetn Q=myrisc.cpu.pcpi_mul.rs1[57]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_mul.rs1_SB_DFFE_Q_50_D E=resetn Q=myrisc.cpu.pcpi_mul.rs1[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.rs1[13] I2=myrisc.cpu.reg_op1[12] I3=myrisc.cpu.pcpi_mul.mul_waiting O=myrisc.cpu.pcpi_mul.rs1_SB_DFFE_Q_50_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_mul.rs1_SB_DFFE_Q_51_D E=resetn Q=myrisc.cpu.pcpi_mul.rs1[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.rs1[12] I2=myrisc.cpu.reg_op1[11] I3=myrisc.cpu.pcpi_mul.mul_waiting O=myrisc.cpu.pcpi_mul.rs1_SB_DFFE_Q_51_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_mul.rs1_SB_DFFE_Q_52_D E=resetn Q=myrisc.cpu.pcpi_mul.rs1[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.rs1[11] I2=myrisc.cpu.reg_op1[10] I3=myrisc.cpu.pcpi_mul.mul_waiting O=myrisc.cpu.pcpi_mul.rs1_SB_DFFE_Q_52_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_mul.rs1_SB_DFFE_Q_53_D E=resetn Q=myrisc.cpu.pcpi_mul.rs1[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.rs1[10] I2=myrisc.cpu.reg_op1[9] I3=myrisc.cpu.pcpi_mul.mul_waiting O=myrisc.cpu.pcpi_mul.rs1_SB_DFFE_Q_53_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_mul.rs1_SB_DFFE_Q_54_D E=resetn Q=myrisc.cpu.pcpi_mul.rs1[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.rs1[9] I2=myrisc.cpu.reg_op1[8] I3=myrisc.cpu.pcpi_mul.mul_waiting O=myrisc.cpu.pcpi_mul.rs1_SB_DFFE_Q_54_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_mul.rs1_SB_DFFE_Q_55_D E=resetn Q=myrisc.cpu.pcpi_mul.rs1[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.rs1[8] I2=myrisc.cpu.reg_op1[7] I3=myrisc.cpu.pcpi_mul.mul_waiting O=myrisc.cpu.pcpi_mul.rs1_SB_DFFE_Q_55_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_mul.rs1_SB_DFFE_Q_56_D E=resetn Q=myrisc.cpu.pcpi_mul.rs1[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.rs1[7] I2=myrisc.cpu.reg_op1[6] I3=myrisc.cpu.pcpi_mul.mul_waiting O=myrisc.cpu.pcpi_mul.rs1_SB_DFFE_Q_56_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_mul.rs1_SB_DFFE_Q_57_D E=resetn Q=myrisc.cpu.pcpi_mul.rs1[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.rs1[6] I2=myrisc.cpu.reg_op1[5] I3=myrisc.cpu.pcpi_mul.mul_waiting O=myrisc.cpu.pcpi_mul.rs1_SB_DFFE_Q_57_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_mul.rs1_SB_DFFE_Q_58_D E=resetn Q=myrisc.cpu.pcpi_mul.rs1[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.rs1[5] I2=myrisc.cpu.reg_op1[4] I3=myrisc.cpu.pcpi_mul.mul_waiting O=myrisc.cpu.pcpi_mul.rs1_SB_DFFE_Q_58_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_mul.rs1_SB_DFFE_Q_59_D E=resetn Q=myrisc.cpu.pcpi_mul.rs1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.rs1[4] I2=myrisc.cpu.reg_op1[3] I3=myrisc.cpu.pcpi_mul.mul_waiting O=myrisc.cpu.pcpi_mul.rs1_SB_DFFE_Q_59_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.rs1[58] I2=myrisc.cpu.pcpi_mul.instr_mulhsu_SB_LUT4_I2_O[1] I3=myrisc.cpu.pcpi_mul.mul_waiting O=myrisc.cpu.pcpi_mul.rs1_SB_DFFE_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_mul.rs1_SB_DFFE_Q_6_D E=resetn Q=myrisc.cpu.pcpi_mul.rs1[56]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_mul.rs1_SB_DFFE_Q_60_D E=resetn Q=myrisc.cpu.pcpi_mul.rs1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.rs1[3] I2=myrisc.cpu.reg_op1[2] I3=myrisc.cpu.pcpi_mul.mul_waiting O=myrisc.cpu.pcpi_mul.rs1_SB_DFFE_Q_60_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_mul.rs1_SB_DFFE_Q_61_D E=resetn Q=myrisc.cpu.pcpi_mul.rs1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.rs1[2] I2=myrisc.cpu.reg_op1[1] I3=myrisc.cpu.pcpi_mul.mul_waiting O=myrisc.cpu.pcpi_mul.rs1_SB_DFFE_Q_61_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_mul.rs1_SB_DFFE_Q_62_D E=resetn Q=myrisc.cpu.pcpi_mul.rs1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.rs1[1] I2=myrisc.cpu.reg_op1[0] I3=myrisc.cpu.pcpi_mul.mul_waiting O=myrisc.cpu.pcpi_mul.rs1_SB_DFFE_Q_62_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.rs1[57] I2=myrisc.cpu.pcpi_mul.instr_mulhsu_SB_LUT4_I2_O[1] I3=myrisc.cpu.pcpi_mul.mul_waiting O=myrisc.cpu.pcpi_mul.rs1_SB_DFFE_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_mul.rs1_SB_DFFE_Q_7_D E=resetn Q=myrisc.cpu.pcpi_mul.rs1[55]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.rs1[56] I2=myrisc.cpu.pcpi_mul.instr_mulhsu_SB_LUT4_I2_O[1] I3=myrisc.cpu.pcpi_mul.mul_waiting O=myrisc.cpu.pcpi_mul.rs1_SB_DFFE_Q_7_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_mul.rs1_SB_DFFE_Q_8_D E=resetn Q=myrisc.cpu.pcpi_mul.rs1[54]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.rs1[55] I2=myrisc.cpu.pcpi_mul.instr_mulhsu_SB_LUT4_I2_O[1] I3=myrisc.cpu.pcpi_mul.mul_waiting O=myrisc.cpu.pcpi_mul.rs1_SB_DFFE_Q_8_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_mul.rs1_SB_DFFE_Q_9_D E=resetn Q=myrisc.cpu.pcpi_mul.rs1[53]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.rs1[54] I2=myrisc.cpu.pcpi_mul.instr_mulhsu_SB_LUT4_I2_O[1] I3=myrisc.cpu.pcpi_mul.mul_waiting O=myrisc.cpu.pcpi_mul.rs1_SB_DFFE_Q_9_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.rs1[63] I2=myrisc.cpu.pcpi_mul.instr_mulhsu_SB_LUT4_I2_O[1] I3=myrisc.cpu.pcpi_mul.mul_waiting O=myrisc.cpu.pcpi_mul.rs1_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFESR C=CLK D=myrisc.cpu.reg_op2[0] E=resetn Q=myrisc.cpu.pcpi_mul.rs2[0] R=myrisc.cpu.pcpi_mul.rs2_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.pcpi_mul.mul_waiting O=myrisc.cpu.pcpi_mul.rs2_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_mul.rs2_SB_DFFE_Q_D E=resetn Q=myrisc.cpu.pcpi_mul.rs2[63]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_mul.rs2_SB_DFFE_Q_1_D E=resetn Q=myrisc.cpu.pcpi_mul.rs2[62]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_mul.rs2_SB_DFFE_Q_10_D E=resetn Q=myrisc.cpu.pcpi_mul.rs2[53]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=myrisc.cpu.reg_op2[31] I1=myrisc.cpu.pcpi_mul.instr_mulh I2=myrisc.cpu.pcpi_mul.rs2[52] I3=myrisc.cpu.pcpi_mul.mul_waiting O=myrisc.cpu.pcpi_mul.rs2_SB_DFFE_Q_10_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000100011110000
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_mul.rs2_SB_DFFE_Q_11_D E=resetn Q=myrisc.cpu.pcpi_mul.rs2[52]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=myrisc.cpu.reg_op2[31] I1=myrisc.cpu.pcpi_mul.instr_mulh I2=myrisc.cpu.pcpi_mul.rs2[51] I3=myrisc.cpu.pcpi_mul.mul_waiting O=myrisc.cpu.pcpi_mul.rs2_SB_DFFE_Q_11_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000100011110000
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_mul.rs2_SB_DFFE_Q_12_D E=resetn Q=myrisc.cpu.pcpi_mul.rs2[51]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=myrisc.cpu.reg_op2[31] I1=myrisc.cpu.pcpi_mul.instr_mulh I2=myrisc.cpu.pcpi_mul.rs2[50] I3=myrisc.cpu.pcpi_mul.mul_waiting O=myrisc.cpu.pcpi_mul.rs2_SB_DFFE_Q_12_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000100011110000
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_mul.rs2_SB_DFFE_Q_13_D E=resetn Q=myrisc.cpu.pcpi_mul.rs2[50]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=myrisc.cpu.reg_op2[31] I1=myrisc.cpu.pcpi_mul.instr_mulh I2=myrisc.cpu.pcpi_mul.rs2[49] I3=myrisc.cpu.pcpi_mul.mul_waiting O=myrisc.cpu.pcpi_mul.rs2_SB_DFFE_Q_13_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000100011110000
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_mul.rs2_SB_DFFE_Q_14_D E=resetn Q=myrisc.cpu.pcpi_mul.rs2[49]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=myrisc.cpu.reg_op2[31] I1=myrisc.cpu.pcpi_mul.instr_mulh I2=myrisc.cpu.pcpi_mul.rs2[48] I3=myrisc.cpu.pcpi_mul.mul_waiting O=myrisc.cpu.pcpi_mul.rs2_SB_DFFE_Q_14_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000100011110000
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_mul.rs2_SB_DFFE_Q_15_D E=resetn Q=myrisc.cpu.pcpi_mul.rs2[48]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=myrisc.cpu.reg_op2[31] I1=myrisc.cpu.pcpi_mul.instr_mulh I2=myrisc.cpu.pcpi_mul.rs2[47] I3=myrisc.cpu.pcpi_mul.mul_waiting O=myrisc.cpu.pcpi_mul.rs2_SB_DFFE_Q_15_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000100011110000
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_mul.rs2_SB_DFFE_Q_16_D E=resetn Q=myrisc.cpu.pcpi_mul.rs2[47]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=myrisc.cpu.reg_op2[31] I1=myrisc.cpu.pcpi_mul.instr_mulh I2=myrisc.cpu.pcpi_mul.rs2[46] I3=myrisc.cpu.pcpi_mul.mul_waiting O=myrisc.cpu.pcpi_mul.rs2_SB_DFFE_Q_16_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000100011110000
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_mul.rs2_SB_DFFE_Q_17_D E=resetn Q=myrisc.cpu.pcpi_mul.rs2[46]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=myrisc.cpu.reg_op2[31] I1=myrisc.cpu.pcpi_mul.instr_mulh I2=myrisc.cpu.pcpi_mul.rs2[45] I3=myrisc.cpu.pcpi_mul.mul_waiting O=myrisc.cpu.pcpi_mul.rs2_SB_DFFE_Q_17_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000100011110000
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_mul.rs2_SB_DFFE_Q_18_D E=resetn Q=myrisc.cpu.pcpi_mul.rs2[45]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=myrisc.cpu.reg_op2[31] I1=myrisc.cpu.pcpi_mul.instr_mulh I2=myrisc.cpu.pcpi_mul.rs2[44] I3=myrisc.cpu.pcpi_mul.mul_waiting O=myrisc.cpu.pcpi_mul.rs2_SB_DFFE_Q_18_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000100011110000
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_mul.rs2_SB_DFFE_Q_19_D E=resetn Q=myrisc.cpu.pcpi_mul.rs2[44]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=myrisc.cpu.reg_op2[31] I1=myrisc.cpu.pcpi_mul.instr_mulh I2=myrisc.cpu.pcpi_mul.rs2[43] I3=myrisc.cpu.pcpi_mul.mul_waiting O=myrisc.cpu.pcpi_mul.rs2_SB_DFFE_Q_19_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000100011110000
.gate SB_LUT4 I0=myrisc.cpu.reg_op2[31] I1=myrisc.cpu.pcpi_mul.instr_mulh I2=myrisc.cpu.pcpi_mul.rs2[61] I3=myrisc.cpu.pcpi_mul.mul_waiting O=myrisc.cpu.pcpi_mul.rs2_SB_DFFE_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000100011110000
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_mul.rs2_SB_DFFE_Q_2_D E=resetn Q=myrisc.cpu.pcpi_mul.rs2[61]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_mul.rs2_SB_DFFE_Q_20_D E=resetn Q=myrisc.cpu.pcpi_mul.rs2[43]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=myrisc.cpu.reg_op2[31] I1=myrisc.cpu.pcpi_mul.instr_mulh I2=myrisc.cpu.pcpi_mul.rs2[42] I3=myrisc.cpu.pcpi_mul.mul_waiting O=myrisc.cpu.pcpi_mul.rs2_SB_DFFE_Q_20_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000100011110000
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_mul.rs2_SB_DFFE_Q_21_D E=resetn Q=myrisc.cpu.pcpi_mul.rs2[42]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=myrisc.cpu.reg_op2[31] I1=myrisc.cpu.pcpi_mul.instr_mulh I2=myrisc.cpu.pcpi_mul.rs2[41] I3=myrisc.cpu.pcpi_mul.mul_waiting O=myrisc.cpu.pcpi_mul.rs2_SB_DFFE_Q_21_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000100011110000
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_mul.rs2_SB_DFFE_Q_22_D E=resetn Q=myrisc.cpu.pcpi_mul.rs2[41]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=myrisc.cpu.reg_op2[31] I1=myrisc.cpu.pcpi_mul.instr_mulh I2=myrisc.cpu.pcpi_mul.rs2[40] I3=myrisc.cpu.pcpi_mul.mul_waiting O=myrisc.cpu.pcpi_mul.rs2_SB_DFFE_Q_22_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000100011110000
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_mul.rs2_SB_DFFE_Q_23_D E=resetn Q=myrisc.cpu.pcpi_mul.rs2[40]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=myrisc.cpu.reg_op2[31] I1=myrisc.cpu.pcpi_mul.instr_mulh I2=myrisc.cpu.pcpi_mul.rs2[39] I3=myrisc.cpu.pcpi_mul.mul_waiting O=myrisc.cpu.pcpi_mul.rs2_SB_DFFE_Q_23_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000100011110000
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_mul.rs2_SB_DFFE_Q_24_D E=resetn Q=myrisc.cpu.pcpi_mul.rs2[39]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=myrisc.cpu.reg_op2[31] I1=myrisc.cpu.pcpi_mul.instr_mulh I2=myrisc.cpu.pcpi_mul.rs2[38] I3=myrisc.cpu.pcpi_mul.mul_waiting O=myrisc.cpu.pcpi_mul.rs2_SB_DFFE_Q_24_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000100011110000
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_mul.rs2_SB_DFFE_Q_25_D E=resetn Q=myrisc.cpu.pcpi_mul.rs2[38]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=myrisc.cpu.reg_op2[31] I1=myrisc.cpu.pcpi_mul.instr_mulh I2=myrisc.cpu.pcpi_mul.rs2[37] I3=myrisc.cpu.pcpi_mul.mul_waiting O=myrisc.cpu.pcpi_mul.rs2_SB_DFFE_Q_25_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000100011110000
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_mul.rs2_SB_DFFE_Q_26_D E=resetn Q=myrisc.cpu.pcpi_mul.rs2[37]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=myrisc.cpu.reg_op2[31] I1=myrisc.cpu.pcpi_mul.instr_mulh I2=myrisc.cpu.pcpi_mul.rs2[36] I3=myrisc.cpu.pcpi_mul.mul_waiting O=myrisc.cpu.pcpi_mul.rs2_SB_DFFE_Q_26_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000100011110000
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_mul.rs2_SB_DFFE_Q_27_D E=resetn Q=myrisc.cpu.pcpi_mul.rs2[36]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=myrisc.cpu.reg_op2[31] I1=myrisc.cpu.pcpi_mul.instr_mulh I2=myrisc.cpu.pcpi_mul.rs2[35] I3=myrisc.cpu.pcpi_mul.mul_waiting O=myrisc.cpu.pcpi_mul.rs2_SB_DFFE_Q_27_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000100011110000
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_mul.rs2_SB_DFFE_Q_28_D E=resetn Q=myrisc.cpu.pcpi_mul.rs2[35]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=myrisc.cpu.reg_op2[31] I1=myrisc.cpu.pcpi_mul.instr_mulh I2=myrisc.cpu.pcpi_mul.rs2[34] I3=myrisc.cpu.pcpi_mul.mul_waiting O=myrisc.cpu.pcpi_mul.rs2_SB_DFFE_Q_28_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000100011110000
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_mul.rs2_SB_DFFE_Q_29_D E=resetn Q=myrisc.cpu.pcpi_mul.rs2[34]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=myrisc.cpu.reg_op2[31] I1=myrisc.cpu.pcpi_mul.instr_mulh I2=myrisc.cpu.pcpi_mul.rs2[33] I3=myrisc.cpu.pcpi_mul.mul_waiting O=myrisc.cpu.pcpi_mul.rs2_SB_DFFE_Q_29_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000100011110000
.gate SB_LUT4 I0=myrisc.cpu.reg_op2[31] I1=myrisc.cpu.pcpi_mul.instr_mulh I2=myrisc.cpu.pcpi_mul.rs2[60] I3=myrisc.cpu.pcpi_mul.mul_waiting O=myrisc.cpu.pcpi_mul.rs2_SB_DFFE_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000100011110000
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_mul.rs2_SB_DFFE_Q_3_D E=resetn Q=myrisc.cpu.pcpi_mul.rs2[60]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_mul.rs2_SB_DFFE_Q_30_D E=resetn Q=myrisc.cpu.pcpi_mul.rs2[33]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=myrisc.cpu.reg_op2[31] I1=myrisc.cpu.pcpi_mul.instr_mulh I2=myrisc.cpu.pcpi_mul.rs2[32] I3=myrisc.cpu.pcpi_mul.mul_waiting O=myrisc.cpu.pcpi_mul.rs2_SB_DFFE_Q_30_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000100011110000
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_mul.rs2_SB_DFFE_Q_31_D E=resetn Q=myrisc.cpu.pcpi_mul.rs2[32]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=myrisc.cpu.reg_op2[31] I1=myrisc.cpu.pcpi_mul.instr_mulh I2=myrisc.cpu.pcpi_mul.rs2[31] I3=myrisc.cpu.pcpi_mul.mul_waiting O=myrisc.cpu.pcpi_mul.rs2_SB_DFFE_Q_31_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000100011110000
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_mul.rs2_SB_DFFE_Q_32_D E=resetn Q=myrisc.cpu.pcpi_mul.rs2[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.rs2[30] I2=myrisc.cpu.reg_op2[31] I3=myrisc.cpu.pcpi_mul.mul_waiting O=myrisc.cpu.pcpi_mul.rs2_SB_DFFE_Q_32_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_mul.rs2_SB_DFFE_Q_33_D E=resetn Q=myrisc.cpu.pcpi_mul.rs2[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.rs2[29] I2=myrisc.cpu.reg_op2[30] I3=myrisc.cpu.pcpi_mul.mul_waiting O=myrisc.cpu.pcpi_mul.rs2_SB_DFFE_Q_33_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_mul.rs2_SB_DFFE_Q_34_D E=resetn Q=myrisc.cpu.pcpi_mul.rs2[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.rs2[28] I2=myrisc.cpu.reg_op2[29] I3=myrisc.cpu.pcpi_mul.mul_waiting O=myrisc.cpu.pcpi_mul.rs2_SB_DFFE_Q_34_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_mul.rs2_SB_DFFE_Q_35_D E=resetn Q=myrisc.cpu.pcpi_mul.rs2[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.rs2[27] I2=myrisc.cpu.reg_op2[28] I3=myrisc.cpu.pcpi_mul.mul_waiting O=myrisc.cpu.pcpi_mul.rs2_SB_DFFE_Q_35_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_mul.rs2_SB_DFFE_Q_36_D E=resetn Q=myrisc.cpu.pcpi_mul.rs2[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.rs2[26] I2=myrisc.cpu.reg_op2[27] I3=myrisc.cpu.pcpi_mul.mul_waiting O=myrisc.cpu.pcpi_mul.rs2_SB_DFFE_Q_36_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_mul.rs2_SB_DFFE_Q_37_D E=resetn Q=myrisc.cpu.pcpi_mul.rs2[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.rs2[25] I2=myrisc.cpu.reg_op2[26] I3=myrisc.cpu.pcpi_mul.mul_waiting O=myrisc.cpu.pcpi_mul.rs2_SB_DFFE_Q_37_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_mul.rs2_SB_DFFE_Q_38_D E=resetn Q=myrisc.cpu.pcpi_mul.rs2[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.rs2[24] I2=myrisc.cpu.reg_op2[25] I3=myrisc.cpu.pcpi_mul.mul_waiting O=myrisc.cpu.pcpi_mul.rs2_SB_DFFE_Q_38_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_mul.rs2_SB_DFFE_Q_39_D E=resetn Q=myrisc.cpu.pcpi_mul.rs2[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.rs2[23] I2=myrisc.cpu.reg_op2[24] I3=myrisc.cpu.pcpi_mul.mul_waiting O=myrisc.cpu.pcpi_mul.rs2_SB_DFFE_Q_39_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=myrisc.cpu.reg_op2[31] I1=myrisc.cpu.pcpi_mul.instr_mulh I2=myrisc.cpu.pcpi_mul.rs2[59] I3=myrisc.cpu.pcpi_mul.mul_waiting O=myrisc.cpu.pcpi_mul.rs2_SB_DFFE_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000100011110000
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_mul.rs2_SB_DFFE_Q_4_D E=resetn Q=myrisc.cpu.pcpi_mul.rs2[59]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_mul.rs2_SB_DFFE_Q_40_D E=resetn Q=myrisc.cpu.pcpi_mul.rs2[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.rs2[22] I2=myrisc.cpu.reg_op2[23] I3=myrisc.cpu.pcpi_mul.mul_waiting O=myrisc.cpu.pcpi_mul.rs2_SB_DFFE_Q_40_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_mul.rs2_SB_DFFE_Q_41_D E=resetn Q=myrisc.cpu.pcpi_mul.rs2[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.rs2[21] I2=myrisc.cpu.reg_op2[22] I3=myrisc.cpu.pcpi_mul.mul_waiting O=myrisc.cpu.pcpi_mul.rs2_SB_DFFE_Q_41_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_mul.rs2_SB_DFFE_Q_42_D E=resetn Q=myrisc.cpu.pcpi_mul.rs2[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.rs2[20] I2=myrisc.cpu.reg_op2[21] I3=myrisc.cpu.pcpi_mul.mul_waiting O=myrisc.cpu.pcpi_mul.rs2_SB_DFFE_Q_42_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_mul.rs2_SB_DFFE_Q_43_D E=resetn Q=myrisc.cpu.pcpi_mul.rs2[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.rs2[19] I2=myrisc.cpu.reg_op2[20] I3=myrisc.cpu.pcpi_mul.mul_waiting O=myrisc.cpu.pcpi_mul.rs2_SB_DFFE_Q_43_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_mul.rs2_SB_DFFE_Q_44_D E=resetn Q=myrisc.cpu.pcpi_mul.rs2[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.rs2[18] I2=myrisc.cpu.reg_op2[19] I3=myrisc.cpu.pcpi_mul.mul_waiting O=myrisc.cpu.pcpi_mul.rs2_SB_DFFE_Q_44_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_mul.rs2_SB_DFFE_Q_45_D E=resetn Q=myrisc.cpu.pcpi_mul.rs2[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.rs2[17] I2=myrisc.cpu.reg_op2[18] I3=myrisc.cpu.pcpi_mul.mul_waiting O=myrisc.cpu.pcpi_mul.rs2_SB_DFFE_Q_45_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_mul.rs2_SB_DFFE_Q_46_D E=resetn Q=myrisc.cpu.pcpi_mul.rs2[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.rs2[16] I2=myrisc.cpu.reg_op2[17] I3=myrisc.cpu.pcpi_mul.mul_waiting O=myrisc.cpu.pcpi_mul.rs2_SB_DFFE_Q_46_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_mul.rs2_SB_DFFE_Q_47_D E=resetn Q=myrisc.cpu.pcpi_mul.rs2[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.rs2[15] I2=myrisc.cpu.reg_op2[16] I3=myrisc.cpu.pcpi_mul.mul_waiting O=myrisc.cpu.pcpi_mul.rs2_SB_DFFE_Q_47_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_mul.rs2_SB_DFFE_Q_48_D E=resetn Q=myrisc.cpu.pcpi_mul.rs2[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.rs2[14] I2=myrisc.cpu.reg_op2[15] I3=myrisc.cpu.pcpi_mul.mul_waiting O=myrisc.cpu.pcpi_mul.rs2_SB_DFFE_Q_48_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_mul.rs2_SB_DFFE_Q_49_D E=resetn Q=myrisc.cpu.pcpi_mul.rs2[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.rs2[13] I2=myrisc.cpu.reg_op2[14] I3=myrisc.cpu.pcpi_mul.mul_waiting O=myrisc.cpu.pcpi_mul.rs2_SB_DFFE_Q_49_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=myrisc.cpu.reg_op2[31] I1=myrisc.cpu.pcpi_mul.instr_mulh I2=myrisc.cpu.pcpi_mul.rs2[58] I3=myrisc.cpu.pcpi_mul.mul_waiting O=myrisc.cpu.pcpi_mul.rs2_SB_DFFE_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000100011110000
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_mul.rs2_SB_DFFE_Q_5_D E=resetn Q=myrisc.cpu.pcpi_mul.rs2[58]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_mul.rs2_SB_DFFE_Q_50_D E=resetn Q=myrisc.cpu.pcpi_mul.rs2[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.rs2[12] I2=myrisc.cpu.reg_op2[13] I3=myrisc.cpu.pcpi_mul.mul_waiting O=myrisc.cpu.pcpi_mul.rs2_SB_DFFE_Q_50_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_mul.rs2_SB_DFFE_Q_51_D E=resetn Q=myrisc.cpu.pcpi_mul.rs2[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.rs2[11] I2=myrisc.cpu.reg_op2[12] I3=myrisc.cpu.pcpi_mul.mul_waiting O=myrisc.cpu.pcpi_mul.rs2_SB_DFFE_Q_51_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_mul.rs2_SB_DFFE_Q_52_D E=resetn Q=myrisc.cpu.pcpi_mul.rs2[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.rs2[10] I2=myrisc.cpu.reg_op2[11] I3=myrisc.cpu.pcpi_mul.mul_waiting O=myrisc.cpu.pcpi_mul.rs2_SB_DFFE_Q_52_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_mul.rs2_SB_DFFE_Q_53_D E=resetn Q=myrisc.cpu.pcpi_mul.rs2[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.rs2[9] I2=myrisc.cpu.reg_op2[10] I3=myrisc.cpu.pcpi_mul.mul_waiting O=myrisc.cpu.pcpi_mul.rs2_SB_DFFE_Q_53_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_mul.rs2_SB_DFFE_Q_54_D E=resetn Q=myrisc.cpu.pcpi_mul.rs2[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.rs2[8] I2=myrisc.cpu.reg_op2[9] I3=myrisc.cpu.pcpi_mul.mul_waiting O=myrisc.cpu.pcpi_mul.rs2_SB_DFFE_Q_54_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_mul.rs2_SB_DFFE_Q_55_D E=resetn Q=myrisc.cpu.pcpi_mul.rs2[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.rs2[7] I2=myrisc.cpu.reg_op2[8] I3=myrisc.cpu.pcpi_mul.mul_waiting O=myrisc.cpu.pcpi_mul.rs2_SB_DFFE_Q_55_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_mul.rs2_SB_DFFE_Q_56_D E=resetn Q=myrisc.cpu.pcpi_mul.rs2[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.rs2[6] I2=myrisc.cpu.reg_op2[7] I3=myrisc.cpu.pcpi_mul.mul_waiting O=myrisc.cpu.pcpi_mul.rs2_SB_DFFE_Q_56_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_mul.rs2_SB_DFFE_Q_57_D E=resetn Q=myrisc.cpu.pcpi_mul.rs2[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.rs2[5] I2=myrisc.cpu.reg_op2[6] I3=myrisc.cpu.pcpi_mul.mul_waiting O=myrisc.cpu.pcpi_mul.rs2_SB_DFFE_Q_57_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_mul.rs2_SB_DFFE_Q_58_D E=resetn Q=myrisc.cpu.pcpi_mul.rs2[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.rs2[4] I2=myrisc.cpu.reg_op2[5] I3=myrisc.cpu.pcpi_mul.mul_waiting O=myrisc.cpu.pcpi_mul.rs2_SB_DFFE_Q_58_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_mul.rs2_SB_DFFE_Q_59_D E=resetn Q=myrisc.cpu.pcpi_mul.rs2[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.rs2[3] I2=myrisc.cpu.reg_op2[4] I3=myrisc.cpu.pcpi_mul.mul_waiting O=myrisc.cpu.pcpi_mul.rs2_SB_DFFE_Q_59_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=myrisc.cpu.reg_op2[31] I1=myrisc.cpu.pcpi_mul.instr_mulh I2=myrisc.cpu.pcpi_mul.rs2[57] I3=myrisc.cpu.pcpi_mul.mul_waiting O=myrisc.cpu.pcpi_mul.rs2_SB_DFFE_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000100011110000
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_mul.rs2_SB_DFFE_Q_6_D E=resetn Q=myrisc.cpu.pcpi_mul.rs2[57]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_mul.rs2_SB_DFFE_Q_60_D E=resetn Q=myrisc.cpu.pcpi_mul.rs2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.rs2[2] I2=myrisc.cpu.reg_op2[3] I3=myrisc.cpu.pcpi_mul.mul_waiting O=myrisc.cpu.pcpi_mul.rs2_SB_DFFE_Q_60_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_mul.rs2_SB_DFFE_Q_61_D E=resetn Q=myrisc.cpu.pcpi_mul.rs2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.rs2[1] I2=myrisc.cpu.reg_op2[2] I3=myrisc.cpu.pcpi_mul.mul_waiting O=myrisc.cpu.pcpi_mul.rs2_SB_DFFE_Q_61_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_mul.rs2_SB_DFFE_Q_62_D E=resetn Q=myrisc.cpu.pcpi_mul.rs2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_mul.rs2[0] I2=myrisc.cpu.reg_op2[1] I3=myrisc.cpu.pcpi_mul.mul_waiting O=myrisc.cpu.pcpi_mul.rs2_SB_DFFE_Q_62_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=myrisc.cpu.reg_op2[31] I1=myrisc.cpu.pcpi_mul.instr_mulh I2=myrisc.cpu.pcpi_mul.rs2[56] I3=myrisc.cpu.pcpi_mul.mul_waiting O=myrisc.cpu.pcpi_mul.rs2_SB_DFFE_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000100011110000
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_mul.rs2_SB_DFFE_Q_7_D E=resetn Q=myrisc.cpu.pcpi_mul.rs2[56]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=myrisc.cpu.reg_op2[31] I1=myrisc.cpu.pcpi_mul.instr_mulh I2=myrisc.cpu.pcpi_mul.rs2[55] I3=myrisc.cpu.pcpi_mul.mul_waiting O=myrisc.cpu.pcpi_mul.rs2_SB_DFFE_Q_7_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000100011110000
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_mul.rs2_SB_DFFE_Q_8_D E=resetn Q=myrisc.cpu.pcpi_mul.rs2[55]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=myrisc.cpu.reg_op2[31] I1=myrisc.cpu.pcpi_mul.instr_mulh I2=myrisc.cpu.pcpi_mul.rs2[54] I3=myrisc.cpu.pcpi_mul.mul_waiting O=myrisc.cpu.pcpi_mul.rs2_SB_DFFE_Q_8_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000100011110000
.gate SB_DFFE C=CLK D=myrisc.cpu.pcpi_mul.rs2_SB_DFFE_Q_9_D E=resetn Q=myrisc.cpu.pcpi_mul.rs2[54]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:269.21-280.4|picorv32.v:2201.2-2233.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=myrisc.cpu.reg_op2[31] I1=myrisc.cpu.pcpi_mul.instr_mulh I2=myrisc.cpu.pcpi_mul.rs2[53] I3=myrisc.cpu.pcpi_mul.mul_waiting O=myrisc.cpu.pcpi_mul.rs2_SB_DFFE_Q_9_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000100011110000
.gate SB_LUT4 I0=myrisc.cpu.reg_op2[31] I1=myrisc.cpu.pcpi_mul.instr_mulh I2=myrisc.cpu.pcpi_mul.rs2[62] I3=myrisc.cpu.pcpi_mul.mul_waiting O=myrisc.cpu.pcpi_mul.rs2_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000100011110000
.gate SB_CARRY CI=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_20_I3[2] CO=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_20_I3[3] I0=myrisc.cpu.pcpi_mul.this_rs2[62] I1=myrisc.cpu.pcpi_mul.rd[62]
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_20_I3[1] CO=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_20_I3[2] I0=myrisc.cpu.pcpi_mul.this_rs2[61] I1=myrisc.cpu.pcpi_mul.rd[61]
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_mul.rd[60] CO=myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_20_I3[1] I0=myrisc.cpu.pcpi_mul.this_rs2[60] I1=myrisc.cpu.pcpi_mul.rdx[60]
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.pcpi_mul.rs2[62] I3=myrisc.cpu.pcpi_mul.rs1[0] O=myrisc.cpu.pcpi_mul.this_rs2[62]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.pcpi_mul.rs2[61] I3=myrisc.cpu.pcpi_mul.rs1[0] O=myrisc.cpu.pcpi_mul.this_rs2[61]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.pcpi_mul.rs2[60] I3=myrisc.cpu.pcpi_mul.rs1[0] O=myrisc.cpu.pcpi_mul.this_rs2[60]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_DFFSR C=CLK D=myrisc.cpu.pcpi_valid_SB_LUT4_I3_1_O[1] Q=myrisc.cpu.pcpi_timeout R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.pcpi_timeout I3=myrisc.cpu.instr_ecall_ebreak O=myrisc.cpu.pcpi_timeout_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=myrisc.cpu.irq_mask[1] I1=myrisc.cpu.irq_active I2=myrisc.cpu.pcpi_timeout_SB_LUT4_I2_O[2] I3=myrisc.cpu.pcpi_timeout_SB_LUT4_I2_O[3] O=myrisc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000111000000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_div.pcpi_wr I2=myrisc.cpu.pcpi_mul.pcpi_wr I3=myrisc.cpu.pcpi_valid_SB_DFFESR_Q_E_SB_LUT4_O_I2[2] O=myrisc.cpu.pcpi_timeout_SB_LUT4_I2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100000000
.gate SB_DFFESS C=CLK D=myrisc.cpu.pcpi_timeout_counter_SB_DFFESS_Q_D[3] E=myrisc.cpu.pcpi_timeout_counter_SB_DFFESS_Q_E Q=myrisc.cpu.pcpi_timeout_counter[3] S=myrisc.cpu.pcpi_valid_SB_LUT4_I3_1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESS C=CLK D=myrisc.cpu.pcpi_timeout_counter_SB_DFFESS_Q_D[2] E=myrisc.cpu.pcpi_timeout_counter_SB_DFFESS_Q_E Q=myrisc.cpu.pcpi_timeout_counter[2] S=myrisc.cpu.pcpi_valid_SB_LUT4_I3_1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESS C=CLK D=myrisc.cpu.pcpi_timeout_counter_SB_DFFESS_Q_D[1] E=myrisc.cpu.pcpi_timeout_counter_SB_DFFESS_Q_E Q=myrisc.cpu.pcpi_timeout_counter[1] S=myrisc.cpu.pcpi_valid_SB_LUT4_I3_1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESS C=CLK D=myrisc.cpu.pcpi_timeout_counter_SB_DFFESS_Q_D[0] E=myrisc.cpu.pcpi_timeout_counter_SB_DFFESS_Q_E Q=myrisc.cpu.pcpi_timeout_counter[0] S=myrisc.cpu.pcpi_valid_SB_LUT4_I3_1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_timeout_counter[3] I2=$true I3=myrisc.cpu.pcpi_timeout_counter_SB_DFFESS_Q_D_SB_LUT4_O_I3[3] O=myrisc.cpu.pcpi_timeout_counter_SB_DFFESS_Q_D[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1398.30-1398.54|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_timeout_counter[2] I2=$true I3=myrisc.cpu.pcpi_timeout_counter_SB_DFFESS_Q_D_SB_LUT4_O_I3[2] O=myrisc.cpu.pcpi_timeout_counter_SB_DFFESS_Q_D[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1398.30-1398.54|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_timeout_counter[1] I2=$true I3=myrisc.cpu.pcpi_timeout_counter[0] O=myrisc.cpu.pcpi_timeout_counter_SB_DFFESS_Q_D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1398.30-1398.54|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.pcpi_timeout_counter[0] O=myrisc.cpu.pcpi_timeout_counter_SB_DFFESS_Q_D[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=myrisc.cpu.pcpi_timeout_counter_SB_DFFESS_Q_D_SB_LUT4_O_I3[2] CO=myrisc.cpu.pcpi_timeout_counter_SB_DFFESS_Q_D_SB_LUT4_O_I3[3] I0=myrisc.cpu.pcpi_timeout_counter[2] I1=$true
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1398.30-1398.54|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.pcpi_timeout_counter[0] CO=myrisc.cpu.pcpi_timeout_counter_SB_DFFESS_Q_D_SB_LUT4_O_I3[2] I0=myrisc.cpu.pcpi_timeout_counter[1] I1=$true
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1398.30-1398.54|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=CLK D=myrisc.cpu.pcpi_valid_SB_DFFESR_Q_D[1] E=myrisc.cpu.pcpi_valid_SB_DFFESR_Q_E Q=myrisc.cpu.pcpi_valid R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.pcpi_div.pcpi_wr I2=myrisc.cpu.pcpi_mul.pcpi_wr I3=myrisc.cpu.pcpi_timeout_SB_LUT4_I2_O[2] O=myrisc.cpu.pcpi_valid_SB_DFFESR_Q_D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.pcpi_valid_SB_DFFESR_Q_E_SB_LUT4_O_I2[2] I3=resetn O=myrisc.cpu.pcpi_valid_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000011111111
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.latched_store_SB_LUT4_I0_I1_SB_LUT4_I0_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[0] I3=myrisc.cpu.cpu_state[2] O=myrisc.cpu.pcpi_valid_SB_DFFESR_Q_E_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=resetn I1=myrisc.cpu.pcpi_insn[0] I2=myrisc.cpu.pcpi_insn[1] I3=myrisc.cpu.pcpi_valid O=myrisc.cpu.pcpi_valid_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=myrisc.cpu.pcpi_div.pcpi_wait I1=myrisc.cpu.pcpi_mul.pcpi_wait I2=resetn I3=myrisc.cpu.pcpi_valid O=myrisc.cpu.pcpi_valid_SB_LUT4_I3_1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110111111111111
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.pcpi_valid_SB_LUT4_I3_1_O[0] I3=myrisc.cpu.pcpi_valid_SB_LUT4_I3_1_O[1] O=myrisc.cpu.pcpi_timeout_counter_SB_DFFESS_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000011111111
.gate SB_LUT4 I0=myrisc.cpu.pcpi_timeout_counter[0] I1=myrisc.cpu.pcpi_timeout_counter[1] I2=myrisc.cpu.pcpi_timeout_counter[2] I3=myrisc.cpu.pcpi_timeout_counter[3] O=myrisc.cpu.pcpi_valid_SB_LUT4_I3_1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=myrisc.cpu.pcpi_valid_SB_LUT4_I3_O[0] I1=myrisc.cpu.pcpi_valid_SB_LUT4_I3_O[1] I2=myrisc.cpu.pcpi_valid_SB_LUT4_I3_O[2] I3=myrisc.cpu.pcpi_valid_SB_LUT4_I3_O[3] O=myrisc.cpu.pcpi_mul.instr_mul_SB_DFFSR_Q_R[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0111111111111111
.gate SB_LUT4 I0=myrisc.cpu.pcpi_insn[27] I1=myrisc.cpu.pcpi_insn[28] I2=myrisc.cpu.pcpi_insn[29] I3=myrisc.cpu.pcpi_insn[30] O=myrisc.cpu.pcpi_valid_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=myrisc.cpu.pcpi_insn[31] I1=myrisc.cpu.pcpi_insn[2] I2=myrisc.cpu.pcpi_insn[3] I3=myrisc.cpu.pcpi_insn[6] O=myrisc.cpu.pcpi_valid_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=myrisc.cpu.pcpi_insn[26] I1=myrisc.cpu.pcpi_insn[5] I2=myrisc.cpu.pcpi_insn[25] I3=myrisc.cpu.pcpi_insn[4] O=myrisc.cpu.pcpi_valid_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100000000000000
.gate SB_DFFESR C=CLK D=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D E=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_E Q=myrisc.cpu.prefetched_high_word R=myrisc.cpu.clear_prefetched_high_word
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:548.2-624.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2[0] I3=myrisc.cpu.trap_SB_LUT4_I2_1_O[2] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2[0] I1=myrisc.cpu.mem_do_rdata I2=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I2[0] I3=myrisc.cpu.mem_la_read O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000011101110
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I2[0] I3=myrisc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3[1] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I2_SB_LUT4_I2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.mem_rdata_latched[0] I3=myrisc.cpu.mem_rdata_latched[1] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I2_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.prefetched_high_word_SB_LUT4_I3_O[2] I3=myrisc.cpu.prefetched_high_word_SB_LUT4_I3_O[1] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O[0] I2=myrisc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2[1] I3=myrisc.cpu.trap_SB_LUT4_I2_1_O[2] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.mem_la_secondword I2=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1] I3=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=myrisc.cpu.mem_rdata_q[1] I1=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1] I2=myrisc.cpu.prefetched_high_word_SB_LUT4_I3_O[2] I3=myrisc.cpu.mem_xfer O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=myrisc.cpu.mem_rdata_q[17] I1=myrisc.cpu.mem_rdata[17] I2=myrisc.cpu.mem_xfer I3=myrisc.cpu.prefetched_high_word_SB_LUT4_I3_O[2] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=myrisc.cpu.reg_op1[1] I1=myrisc.cpu.reg_op1[0] I2=myrisc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I3[2] I3=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000100000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[0] I2=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[1] I3=myrisc.cpu.cpu_state[5] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111001100000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[0] I2=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[1] I3=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[2] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110011111111
.gate SB_LUT4 I0=myrisc.cpu.cpu_state[3] I1=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[1] I2=myrisc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I3[2] I3=myrisc.cpu.irq_pending[1] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[0] I2=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1] I3=myrisc.cpu.cpu_state[2] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111001100000000
.gate SB_LUT4 I0=myrisc.cpu.instr_getq_SB_LUT4_I3_O[3] I1=myrisc.cpu.cpuregs_rs1[1] I2=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2] I3=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=myrisc.cpu.pcpi_mul.pcpi_rd[1] I1=myrisc.cpu.pcpi_div.pcpi_rd[1] I2=myrisc.cpu.pcpi_div.pcpi_wr I3=myrisc.cpu.pcpi_mul.pcpi_wr_SB_LUT4_I1_O[1] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=myrisc.cpu.instr_maskirq I1=myrisc.cpu.irq_mask[1] I2=myrisc.cpu.instr_timer I3=myrisc.cpu.timer[1] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=myrisc.cpu.count_cycle[1] I1=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1] I2=myrisc.cpu.instr_getq_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1] I3=myrisc.cpu.instr_rdcycle O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011001100000011
.gate SB_LUT4 I0=$false I1=myrisc.cpu.count_instr[1] I2=myrisc.cpu.instr_rdinstr I3=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111100000000
.gate SB_LUT4 I0=myrisc.cpu.count_cycle[33] I1=myrisc.cpu.instr_rdcycleh I2=myrisc.cpu.instr_rdinstrh I3=myrisc.cpu.count_instr[33] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O[0] I1=myrisc.cpu.mem_rdata[17] I2=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[2] I3=myrisc.cpu.mem_wordsize[1] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=myrisc.cpu.mem_rdata[25] I1=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1[1] I2=myrisc.cpu.reg_op1[1] I3=myrisc.cpu.reg_op1[0] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101110011111111
.gate SB_LUT4 I0=myrisc.cpu.mem_rdata_q[9] I1=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1[1] I2=myrisc.cpu.mem_xfer I3=myrisc.cpu.mem_la_secondword O=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011101000000000
.gate SB_LUT4 I0=myrisc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[0] I1=myrisc.cpu.mem_rdata[25] I2=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1[1] I3=myrisc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I3[2] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=myrisc.rom_ready I1=myrisc.pico_rom.rdata[9] I2=myrisc.memory.rdata[9] I3=myrisc.ram_ready O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000111101110111
.gate SB_LUT4 I0=myrisc.cpu.mem_rdata_q[0] I1=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1] I2=myrisc.cpu.prefetched_high_word_SB_LUT4_I3_O[2] I3=myrisc.cpu.mem_xfer O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=myrisc.cpu.mem_rdata_q[16] I1=myrisc.cpu.mem_rdata[16] I2=myrisc.cpu.mem_xfer I3=myrisc.cpu.prefetched_high_word_SB_LUT4_I3_O[2] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I2[0] I3=myrisc.cpu.mem_la_secondword O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=myrisc.cpu.reg_op1[1] I1=myrisc.cpu.reg_op1[0] I2=myrisc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I3[2] I3=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000100000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0] I2=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[1] I3=myrisc.cpu.cpu_state[5] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111001100000000
.gate SB_LUT4 I0=myrisc.cpu.cpu_state[2] I1=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[1] I2=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[2] I3=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[3] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111001011111111
.gate SB_LUT4 I0=$false I1=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1[0] I2=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1[1] I3=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1[2] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110011111111
.gate SB_LUT4 I0=$false I1=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[0] I2=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1] I3=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[2] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110011111111
.gate SB_LUT4 I0=$false I1=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[0] I2=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[1] I3=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110011111111
.gate SB_LUT4 I0=myrisc.cpu.cpu_state[3] I1=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[21] I2=myrisc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I3[2] I3=myrisc.cpu.irq_pending[21] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_1_I1[0] I2=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_1_I1[1] I3=myrisc.cpu.cpu_state[2] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111001100000000
.gate SB_LUT4 I0=myrisc.cpu.instr_getq_SB_LUT4_I3_O[3] I1=myrisc.cpu.cpuregs_rs1[21] I2=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2] I3=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_1_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=myrisc.cpu.pcpi_mul.pcpi_rd[21] I1=myrisc.cpu.pcpi_div.pcpi_rd[21] I2=myrisc.cpu.pcpi_div.pcpi_wr I3=myrisc.cpu.pcpi_mul.pcpi_wr_SB_LUT4_I1_O[1] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_1_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=myrisc.cpu.instr_maskirq I1=myrisc.cpu.irq_mask[21] I2=myrisc.cpu.instr_timer I3=myrisc.cpu.timer[21] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=myrisc.cpu.count_cycle[21] I1=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1] I2=myrisc.cpu.instr_getq_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1] I3=myrisc.cpu.instr_rdcycle O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011001100000011
.gate SB_LUT4 I0=$false I1=myrisc.cpu.count_instr[21] I2=myrisc.cpu.instr_rdinstr I3=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111100000000
.gate SB_LUT4 I0=myrisc.cpu.count_cycle[53] I1=myrisc.cpu.instr_rdcycleh I2=myrisc.cpu.instr_rdinstrh I3=myrisc.cpu.count_instr[53] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=myrisc.cpu.mem_rdata[21] I1=myrisc.cpu.latched_is_lh_SB_LUT4_I1_O[1] I2=myrisc.cpu.latched_is_lh_SB_LUT4_I1_O[2] I3=myrisc.cpu.cpu_state[5] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_11_I1[0] I2=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_11_I1[1] I3=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_11_I1[2] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110011111111
.gate SB_LUT4 I0=myrisc.cpu.cpu_state[3] I1=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[20] I2=myrisc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I3[2] I3=myrisc.cpu.irq_pending[20] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_11_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_1_I0[0] I1=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_1_I0[1] I2=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_1_I0[2] I3=myrisc.cpu.cpu_state[2] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_11_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011111100000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.timer[20] I2=myrisc.cpu.instr_timer I3=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_1_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=myrisc.cpu.instr_maskirq I1=myrisc.cpu.irq_mask[20] I2=myrisc.cpu.instr_getq_SB_LUT4_I3_O[3] I3=myrisc.cpu.cpuregs_rs1[20] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_1_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=myrisc.cpu.pcpi_mul.pcpi_rd[20] I1=myrisc.cpu.pcpi_div.pcpi_rd[20] I2=myrisc.cpu.pcpi_div.pcpi_wr I3=myrisc.cpu.pcpi_mul.pcpi_wr_SB_LUT4_I1_O[1] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_1_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=myrisc.cpu.count_cycle[20] I1=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[1] I2=myrisc.cpu.instr_getq_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1] I3=myrisc.cpu.instr_rdcycle O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011001100000011
.gate SB_LUT4 I0=$false I1=myrisc.cpu.count_instr[20] I2=myrisc.cpu.instr_rdinstr I3=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[2] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111100000000
.gate SB_LUT4 I0=myrisc.cpu.count_cycle[52] I1=myrisc.cpu.instr_rdcycleh I2=myrisc.cpu.instr_rdinstrh I3=myrisc.cpu.count_instr[52] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=myrisc.cpu.mem_rdata[20] I1=myrisc.cpu.latched_is_lh_SB_LUT4_I1_O[1] I2=myrisc.cpu.latched_is_lh_SB_LUT4_I1_O[2] I3=myrisc.cpu.cpu_state[5] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_11_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_12_I1[0] I2=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_12_I1[1] I3=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_12_I1[2] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110011111111
.gate SB_LUT4 I0=myrisc.cpu.cpu_state[3] I1=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[19] I2=myrisc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I3[2] I3=myrisc.cpu.irq_pending[19] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_12_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_12_I1_SB_LUT4_O_1_I1[0] I2=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_12_I1_SB_LUT4_O_1_I1[1] I3=myrisc.cpu.cpu_state[2] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_12_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111001100000000
.gate SB_LUT4 I0=myrisc.cpu.instr_getq_SB_LUT4_I3_O[3] I1=myrisc.cpu.cpuregs_rs1[19] I2=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_12_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2] I3=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_12_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_12_I1_SB_LUT4_O_1_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=myrisc.cpu.pcpi_mul.pcpi_rd[19] I1=myrisc.cpu.pcpi_div.pcpi_rd[19] I2=myrisc.cpu.pcpi_div.pcpi_wr I3=myrisc.cpu.pcpi_mul.pcpi_wr_SB_LUT4_I1_O[1] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_12_I1_SB_LUT4_O_1_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=myrisc.cpu.instr_maskirq I1=myrisc.cpu.irq_mask[19] I2=myrisc.cpu.instr_timer I3=myrisc.cpu.timer[19] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_12_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=myrisc.cpu.count_cycle[19] I1=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_12_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1] I2=myrisc.cpu.instr_getq_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1] I3=myrisc.cpu.instr_rdcycle O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_12_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011001100000011
.gate SB_LUT4 I0=$false I1=myrisc.cpu.count_cycle[51] I2=myrisc.cpu.instr_rdcycleh I3=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_12_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_12_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111100000000
.gate SB_LUT4 I0=myrisc.cpu.count_instr[19] I1=myrisc.cpu.instr_rdinstr I2=myrisc.cpu.instr_rdinstrh I3=myrisc.cpu.count_instr[51] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_12_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=myrisc.cpu.mem_rdata[19] I1=myrisc.cpu.latched_is_lh_SB_LUT4_I1_O[1] I2=myrisc.cpu.latched_is_lh_SB_LUT4_I1_O[2] I3=myrisc.cpu.cpu_state[5] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_12_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1[0] I2=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1[1] I3=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1[2] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110011111111
.gate SB_LUT4 I0=myrisc.cpu.cpu_state[3] I1=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[18] I2=myrisc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I3[2] I3=myrisc.cpu.irq_pending[18] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1_SB_LUT4_O_1_I1[0] I2=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1_SB_LUT4_O_1_I1[1] I3=myrisc.cpu.cpu_state[2] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111001100000000
.gate SB_LUT4 I0=myrisc.cpu.instr_getq_SB_LUT4_I3_O[3] I1=myrisc.cpu.cpuregs_rs1[18] I2=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2] I3=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1_SB_LUT4_O_1_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=myrisc.cpu.pcpi_mul.pcpi_rd[18] I1=myrisc.cpu.pcpi_div.pcpi_rd[18] I2=myrisc.cpu.pcpi_div.pcpi_wr I3=myrisc.cpu.pcpi_mul.pcpi_wr_SB_LUT4_I1_O[1] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1_SB_LUT4_O_1_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=myrisc.cpu.instr_maskirq I1=myrisc.cpu.irq_mask[18] I2=myrisc.cpu.instr_timer I3=myrisc.cpu.timer[18] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=myrisc.cpu.count_cycle[18] I1=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1] I2=myrisc.cpu.instr_getq_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1] I3=myrisc.cpu.instr_rdcycle O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011001100000011
.gate SB_LUT4 I0=$false I1=myrisc.cpu.count_cycle[50] I2=myrisc.cpu.instr_rdcycleh I3=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111100000000
.gate SB_LUT4 I0=myrisc.cpu.count_instr[18] I1=myrisc.cpu.instr_rdinstr I2=myrisc.cpu.instr_rdinstrh I3=myrisc.cpu.count_instr[50] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=myrisc.cpu.mem_rdata[18] I1=myrisc.cpu.latched_is_lh_SB_LUT4_I1_O[1] I2=myrisc.cpu.latched_is_lh_SB_LUT4_I1_O[2] I3=myrisc.cpu.cpu_state[5] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_14_I1[0] I2=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_14_I1[1] I3=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_14_I1[2] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110011111111
.gate SB_LUT4 I0=myrisc.cpu.cpu_state[3] I1=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[17] I2=myrisc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I3[2] I3=myrisc.cpu.irq_pending[17] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_14_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_14_I1_SB_LUT4_O_1_I1[0] I2=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_14_I1_SB_LUT4_O_1_I1[1] I3=myrisc.cpu.cpu_state[2] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_14_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111001100000000
.gate SB_LUT4 I0=myrisc.cpu.instr_getq_SB_LUT4_I3_O[3] I1=myrisc.cpu.cpuregs_rs1[17] I2=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_14_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2] I3=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_14_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_14_I1_SB_LUT4_O_1_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=myrisc.cpu.pcpi_mul.pcpi_rd[17] I1=myrisc.cpu.pcpi_div.pcpi_rd[17] I2=myrisc.cpu.pcpi_div.pcpi_wr I3=myrisc.cpu.pcpi_mul.pcpi_wr_SB_LUT4_I1_O[1] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_14_I1_SB_LUT4_O_1_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=myrisc.cpu.instr_maskirq I1=myrisc.cpu.irq_mask[17] I2=myrisc.cpu.instr_timer I3=myrisc.cpu.timer[17] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_14_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=myrisc.cpu.count_cycle[17] I1=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_14_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1] I2=myrisc.cpu.instr_getq_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1] I3=myrisc.cpu.instr_rdcycle O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_14_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011001100000011
.gate SB_LUT4 I0=$false I1=myrisc.cpu.count_cycle[49] I2=myrisc.cpu.instr_rdcycleh I3=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_14_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_14_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111100000000
.gate SB_LUT4 I0=myrisc.cpu.count_instr[17] I1=myrisc.cpu.instr_rdinstr I2=myrisc.cpu.instr_rdinstrh I3=myrisc.cpu.count_instr[49] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_14_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=myrisc.cpu.mem_rdata[17] I1=myrisc.cpu.latched_is_lh_SB_LUT4_I1_O[1] I2=myrisc.cpu.latched_is_lh_SB_LUT4_I1_O[2] I3=myrisc.cpu.cpu_state[5] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_14_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_15_I1[0] I2=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_15_I1[1] I3=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_15_I1[2] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110011111111
.gate SB_LUT4 I0=myrisc.cpu.cpu_state[3] I1=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[16] I2=myrisc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I3[2] I3=myrisc.cpu.irq_pending[16] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_15_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_15_I1_SB_LUT4_O_1_I0[0] I1=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_15_I1_SB_LUT4_O_1_I0[1] I2=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_15_I1_SB_LUT4_O_1_I0[2] I3=myrisc.cpu.cpu_state[2] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_15_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011111100000000
.gate SB_LUT4 I0=myrisc.cpu.instr_timer I1=myrisc.cpu.timer[16] I2=myrisc.cpu.instr_getq_SB_LUT4_I3_O[3] I3=myrisc.cpu.cpuregs_rs1[16] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_15_I1_SB_LUT4_O_1_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=$false I1=myrisc.cpu.irq_mask[16] I2=myrisc.cpu.instr_maskirq I3=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_15_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_15_I1_SB_LUT4_O_1_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=myrisc.cpu.count_cycle[16] I1=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_15_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1[1] I2=myrisc.cpu.instr_getq_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1] I3=myrisc.cpu.instr_rdcycle O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_15_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011001100000011
.gate SB_LUT4 I0=$false I1=myrisc.cpu.count_instr[16] I2=myrisc.cpu.instr_rdinstr I3=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_15_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[2] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_15_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111100000000
.gate SB_LUT4 I0=myrisc.cpu.count_cycle[48] I1=myrisc.cpu.instr_rdcycleh I2=myrisc.cpu.instr_rdinstrh I3=myrisc.cpu.count_instr[48] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_15_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=myrisc.cpu.pcpi_mul.pcpi_rd[16] I1=myrisc.cpu.pcpi_div.pcpi_rd[16] I2=myrisc.cpu.pcpi_div.pcpi_wr I3=myrisc.cpu.pcpi_mul.pcpi_wr_SB_LUT4_I1_O[1] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_15_I1_SB_LUT4_O_1_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=myrisc.cpu.mem_rdata[16] I1=myrisc.cpu.latched_is_lh_SB_LUT4_I1_O[1] I2=myrisc.cpu.latched_is_lh_SB_LUT4_I1_O[2] I3=myrisc.cpu.cpu_state[5] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_15_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O[0] I2=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O[1] I3=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O[2] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110011111111
.gate SB_LUT4 I0=$false I1=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1[0] I2=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1[1] I3=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1[2] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110011111111
.gate SB_LUT4 I0=myrisc.cpu.cpu_state[3] I1=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[14] I2=myrisc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I3[2] I3=myrisc.cpu.irq_pending[14] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_1_I1[0] I2=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_1_I1[1] I3=myrisc.cpu.cpu_state[2] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111001100000000
.gate SB_LUT4 I0=myrisc.cpu.instr_getq_SB_LUT4_I3_O[3] I1=myrisc.cpu.cpuregs_rs1[14] I2=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2] I3=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_1_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=myrisc.cpu.pcpi_mul.pcpi_rd[14] I1=myrisc.cpu.pcpi_div.pcpi_rd[14] I2=myrisc.cpu.pcpi_div.pcpi_wr I3=myrisc.cpu.pcpi_mul.pcpi_wr_SB_LUT4_I1_O[1] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_1_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=myrisc.cpu.instr_maskirq I1=myrisc.cpu.irq_mask[14] I2=myrisc.cpu.instr_timer I3=myrisc.cpu.timer[14] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=myrisc.cpu.count_cycle[14] I1=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1] I2=myrisc.cpu.instr_getq_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1] I3=myrisc.cpu.instr_rdcycle O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011001100000011
.gate SB_LUT4 I0=$false I1=myrisc.cpu.count_cycle[46] I2=myrisc.cpu.instr_rdcycleh I3=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111100000000
.gate SB_LUT4 I0=myrisc.cpu.count_instr[14] I1=myrisc.cpu.instr_rdinstr I2=myrisc.cpu.instr_rdinstrh I3=myrisc.cpu.count_instr[46] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_2_I0[0] I1=myrisc.cpu.latched_is_lb_SB_LUT4_I3_O[1] I2=myrisc.cpu.latched_is_lb_SB_LUT4_I3_O[2] I3=myrisc.cpu.cpu_state[5] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000100000000
.gate SB_LUT4 I0=myrisc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[0] I1=myrisc.cpu.mem_rdata[30] I2=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_4_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1[1] I3=myrisc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I3[2] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_2_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=$false I1=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_18_I1[0] I2=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_18_I1[1] I3=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_18_I1[2] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110011111111
.gate SB_LUT4 I0=myrisc.cpu.cpu_state[3] I1=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[13] I2=myrisc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I3[2] I3=myrisc.cpu.irq_pending[13] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_18_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I1[0] I2=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I1[1] I3=myrisc.cpu.cpu_state[2] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_18_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111001100000000
.gate SB_LUT4 I0=myrisc.cpu.instr_getq_SB_LUT4_I3_O[3] I1=myrisc.cpu.cpuregs_rs1[13] I2=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2] I3=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=myrisc.cpu.pcpi_mul.pcpi_rd[13] I1=myrisc.cpu.pcpi_div.pcpi_rd[13] I2=myrisc.cpu.pcpi_div.pcpi_wr I3=myrisc.cpu.pcpi_mul.pcpi_wr_SB_LUT4_I1_O[1] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=myrisc.cpu.instr_maskirq I1=myrisc.cpu.irq_mask[13] I2=myrisc.cpu.instr_timer I3=myrisc.cpu.timer[13] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=myrisc.cpu.count_cycle[13] I1=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1] I2=myrisc.cpu.instr_getq_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1] I3=myrisc.cpu.instr_rdcycle O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011001100000011
.gate SB_LUT4 I0=$false I1=myrisc.cpu.count_instr[13] I2=myrisc.cpu.instr_rdinstr I3=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111100000000
.gate SB_LUT4 I0=myrisc.cpu.count_cycle[45] I1=myrisc.cpu.instr_rdcycleh I2=myrisc.cpu.instr_rdinstrh I3=myrisc.cpu.count_instr[45] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_2_I0[0] I1=myrisc.cpu.latched_is_lb_SB_LUT4_I3_O[1] I2=myrisc.cpu.latched_is_lb_SB_LUT4_I3_O[2] I3=myrisc.cpu.cpu_state[5] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_18_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000100000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1[0] I2=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1[1] I3=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1[2] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110011111111
.gate SB_LUT4 I0=myrisc.cpu.cpu_state[3] I1=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[12] I2=myrisc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I3[2] I3=myrisc.cpu.irq_pending[12] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I1[0] I2=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I1[1] I3=myrisc.cpu.cpu_state[2] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111001100000000
.gate SB_LUT4 I0=myrisc.cpu.instr_getq_SB_LUT4_I3_O[3] I1=myrisc.cpu.cpuregs_rs1[12] I2=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2] I3=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=myrisc.cpu.pcpi_mul.pcpi_rd[12] I1=myrisc.cpu.pcpi_div.pcpi_rd[12] I2=myrisc.cpu.pcpi_div.pcpi_wr I3=myrisc.cpu.pcpi_mul.pcpi_wr_SB_LUT4_I1_O[1] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=myrisc.cpu.instr_maskirq I1=myrisc.cpu.irq_mask[12] I2=myrisc.cpu.instr_timer I3=myrisc.cpu.timer[12] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=myrisc.cpu.count_cycle[12] I1=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1] I2=myrisc.cpu.instr_getq_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1] I3=myrisc.cpu.instr_rdcycle O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011001100000011
.gate SB_LUT4 I0=$false I1=myrisc.cpu.count_instr[12] I2=myrisc.cpu.instr_rdinstr I3=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111100000000
.gate SB_LUT4 I0=myrisc.cpu.count_cycle[44] I1=myrisc.cpu.instr_rdcycleh I2=myrisc.cpu.instr_rdinstrh I3=myrisc.cpu.count_instr[44] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=myrisc.cpu.latched_is_lb_SB_LUT4_I3_O[0] I1=myrisc.cpu.latched_is_lb_SB_LUT4_I3_O[1] I2=myrisc.cpu.latched_is_lb_SB_LUT4_I3_O[2] I3=myrisc.cpu.cpu_state[5] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000100000000
.gate SB_LUT4 I0=myrisc.cpu.cpu_state[3] I1=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[30] I2=myrisc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I3[2] I3=myrisc.cpu.irq_pending[30] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[0] I2=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[1] I3=myrisc.cpu.cpu_state[2] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111001100000000
.gate SB_LUT4 I0=myrisc.cpu.instr_getq_SB_LUT4_I3_O[3] I1=myrisc.cpu.cpuregs_rs1[30] I2=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2] I3=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=myrisc.cpu.pcpi_mul.pcpi_rd[30] I1=myrisc.cpu.pcpi_div.pcpi_rd[30] I2=myrisc.cpu.pcpi_div.pcpi_wr I3=myrisc.cpu.pcpi_mul.pcpi_wr_SB_LUT4_I1_O[1] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=myrisc.cpu.instr_maskirq I1=myrisc.cpu.irq_mask[30] I2=myrisc.cpu.instr_timer I3=myrisc.cpu.timer[30] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=myrisc.cpu.count_cycle[30] I1=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1] I2=myrisc.cpu.instr_getq_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1] I3=myrisc.cpu.instr_rdcycle O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011001100000011
.gate SB_LUT4 I0=$false I1=myrisc.cpu.count_cycle[62] I2=myrisc.cpu.instr_rdcycleh I3=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111100000000
.gate SB_LUT4 I0=myrisc.cpu.count_instr[30] I1=myrisc.cpu.instr_rdinstr I2=myrisc.cpu.instr_rdinstrh I3=myrisc.cpu.count_instr[62] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=myrisc.cpu.mem_rdata[30] I1=myrisc.cpu.latched_is_lh_SB_LUT4_I1_O[1] I2=myrisc.cpu.latched_is_lh_SB_LUT4_I1_O[2] I3=myrisc.cpu.cpu_state[5] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1[0] I2=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1[1] I3=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1[2] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110011111111
.gate SB_LUT4 I0=$false I1=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_20_I1[0] I2=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_20_I1[1] I3=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_20_I1[2] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110011111111
.gate SB_LUT4 I0=myrisc.cpu.cpu_state[3] I1=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[11] I2=myrisc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I3[2] I3=myrisc.cpu.irq_pending[11] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_20_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I1[0] I2=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I1[1] I3=myrisc.cpu.cpu_state[2] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_20_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111001100000000
.gate SB_LUT4 I0=myrisc.cpu.instr_getq_SB_LUT4_I3_O[3] I1=myrisc.cpu.cpuregs_rs1[11] I2=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2] I3=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=myrisc.cpu.pcpi_mul.pcpi_rd[11] I1=myrisc.cpu.pcpi_div.pcpi_rd[11] I2=myrisc.cpu.pcpi_div.pcpi_wr I3=myrisc.cpu.pcpi_mul.pcpi_wr_SB_LUT4_I1_O[1] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=myrisc.cpu.instr_maskirq I1=myrisc.cpu.irq_mask[11] I2=myrisc.cpu.instr_timer I3=myrisc.cpu.timer[11] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=myrisc.cpu.count_cycle[11] I1=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1] I2=myrisc.cpu.instr_getq_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1] I3=myrisc.cpu.instr_rdcycle O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011001100000011
.gate SB_LUT4 I0=$false I1=myrisc.cpu.count_cycle[43] I2=myrisc.cpu.instr_rdcycleh I3=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111100000000
.gate SB_LUT4 I0=myrisc.cpu.count_instr[11] I1=myrisc.cpu.instr_rdinstr I2=myrisc.cpu.instr_rdinstrh I3=myrisc.cpu.count_instr[43] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_2_I0[0] I1=myrisc.cpu.latched_is_lb_SB_LUT4_I3_O[1] I2=myrisc.cpu.latched_is_lb_SB_LUT4_I3_O[2] I3=myrisc.cpu.cpu_state[5] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_20_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000100000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1[0] I2=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1[1] I3=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1[2] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110011111111
.gate SB_LUT4 I0=myrisc.cpu.cpu_state[3] I1=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[10] I2=myrisc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I3[2] I3=myrisc.cpu.irq_pending[10] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I1[0] I2=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I1[1] I3=myrisc.cpu.cpu_state[2] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111001100000000
.gate SB_LUT4 I0=myrisc.cpu.instr_getq_SB_LUT4_I3_O[3] I1=myrisc.cpu.cpuregs_rs1[10] I2=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2] I3=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=myrisc.cpu.pcpi_mul.pcpi_rd[10] I1=myrisc.cpu.pcpi_div.pcpi_rd[10] I2=myrisc.cpu.pcpi_div.pcpi_wr I3=myrisc.cpu.pcpi_mul.pcpi_wr_SB_LUT4_I1_O[1] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=myrisc.cpu.instr_maskirq I1=myrisc.cpu.irq_mask[10] I2=myrisc.cpu.instr_timer I3=myrisc.cpu.timer[10] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=myrisc.cpu.count_cycle[10] I1=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1] I2=myrisc.cpu.instr_getq_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1] I3=myrisc.cpu.instr_rdcycle O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011001100000011
.gate SB_LUT4 I0=$false I1=myrisc.cpu.count_cycle[42] I2=myrisc.cpu.instr_rdcycleh I3=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111100000000
.gate SB_LUT4 I0=myrisc.cpu.count_instr[10] I1=myrisc.cpu.instr_rdinstr I2=myrisc.cpu.instr_rdinstrh I3=myrisc.cpu.count_instr[42] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_2_I0[0] I1=myrisc.cpu.latched_is_lb_SB_LUT4_I3_O[1] I2=myrisc.cpu.latched_is_lb_SB_LUT4_I3_O[2] I3=myrisc.cpu.cpu_state[5] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000100000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1[0] I2=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1[1] I3=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1[2] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110011111111
.gate SB_LUT4 I0=myrisc.cpu.cpu_state[3] I1=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[9] I2=myrisc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I3[2] I3=myrisc.cpu.irq_pending[9] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I1[0] I2=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I1[1] I3=myrisc.cpu.cpu_state[2] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111001100000000
.gate SB_LUT4 I0=myrisc.cpu.instr_getq_SB_LUT4_I3_O[3] I1=myrisc.cpu.cpuregs_rs1[9] I2=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2] I3=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=myrisc.cpu.pcpi_mul.pcpi_rd[9] I1=myrisc.cpu.pcpi_div.pcpi_rd[9] I2=myrisc.cpu.pcpi_div.pcpi_wr I3=myrisc.cpu.pcpi_mul.pcpi_wr_SB_LUT4_I1_O[1] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=myrisc.cpu.instr_maskirq I1=myrisc.cpu.irq_mask[9] I2=myrisc.cpu.instr_timer I3=myrisc.cpu.timer[9] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=myrisc.cpu.count_cycle[9] I1=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1] I2=myrisc.cpu.instr_getq_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1] I3=myrisc.cpu.instr_rdcycle O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011001100000011
.gate SB_LUT4 I0=$false I1=myrisc.cpu.count_cycle[41] I2=myrisc.cpu.instr_rdcycleh I3=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111100000000
.gate SB_LUT4 I0=myrisc.cpu.count_instr[9] I1=myrisc.cpu.instr_rdinstr I2=myrisc.cpu.instr_rdinstrh I3=myrisc.cpu.count_instr[41] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[0] I1=myrisc.cpu.latched_is_lb_SB_LUT4_I3_O[1] I2=myrisc.cpu.latched_is_lb_SB_LUT4_I3_O[2] I3=myrisc.cpu.cpu_state[5] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000100000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1[0] I2=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1[1] I3=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1[2] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110011111111
.gate SB_LUT4 I0=myrisc.cpu.cpu_state[3] I1=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[8] I2=myrisc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I3[2] I3=myrisc.cpu.irq_pending[8] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0[0] I1=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0[1] I2=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0[2] I3=myrisc.cpu.cpu_state[2] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011111100000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.irq_mask[8] I2=myrisc.cpu.instr_maskirq I3=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=myrisc.cpu.instr_timer I1=myrisc.cpu.timer[8] I2=myrisc.cpu.instr_getq_SB_LUT4_I3_O[3] I3=myrisc.cpu.cpuregs_rs1[8] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=myrisc.cpu.pcpi_mul.pcpi_rd[8] I1=myrisc.cpu.pcpi_div.pcpi_rd[8] I2=myrisc.cpu.pcpi_div.pcpi_wr I3=myrisc.cpu.pcpi_mul.pcpi_wr_SB_LUT4_I1_O[1] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=myrisc.cpu.count_cycle[8] I1=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[1] I2=myrisc.cpu.instr_getq_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1] I3=myrisc.cpu.instr_rdcycle O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011001100000011
.gate SB_LUT4 I0=$false I1=myrisc.cpu.count_instr[8] I2=myrisc.cpu.instr_rdinstr I3=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[2] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111100000000
.gate SB_LUT4 I0=myrisc.cpu.count_cycle[40] I1=myrisc.cpu.instr_rdcycleh I2=myrisc.cpu.instr_rdinstrh I3=myrisc.cpu.count_instr[40] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0[0] I1=myrisc.cpu.latched_is_lb_SB_LUT4_I3_O[1] I2=myrisc.cpu.latched_is_lb_SB_LUT4_I3_O[2] I3=myrisc.cpu.cpu_state[5] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000100000000
.gate SB_LUT4 I0=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1] I1=myrisc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I3[2] I2=myrisc.cpu.mem_rdata[24] I3=myrisc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[0] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=myrisc.cpu.cpu_state[5] I1=myrisc.cpu.latched_is_lb_SB_LUT4_I3_I2[0] I2=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_24_I2[2] I3=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_24_I2[3] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111001011111111
.gate SB_LUT4 I0=myrisc.cpu.cpu_state[3] I1=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[7] I2=myrisc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I3[2] I3=myrisc.cpu.irq_pending[7] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_24_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_24_I2_SB_LUT4_O_1_I1[0] I2=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_24_I2_SB_LUT4_O_1_I1[1] I3=myrisc.cpu.cpu_state[2] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_24_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111001100000000
.gate SB_LUT4 I0=myrisc.cpu.instr_getq_SB_LUT4_I3_O[3] I1=myrisc.cpu.cpuregs_rs1[7] I2=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_24_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2] I3=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_24_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_24_I2_SB_LUT4_O_1_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=myrisc.cpu.pcpi_mul.pcpi_rd[7] I1=myrisc.cpu.pcpi_div.pcpi_rd[7] I2=myrisc.cpu.pcpi_div.pcpi_wr I3=myrisc.cpu.pcpi_mul.pcpi_wr_SB_LUT4_I1_O[1] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_24_I2_SB_LUT4_O_1_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=myrisc.cpu.instr_maskirq I1=myrisc.cpu.irq_mask[7] I2=myrisc.cpu.instr_timer I3=myrisc.cpu.timer[7] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_24_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=myrisc.cpu.count_cycle[7] I1=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_24_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1] I2=myrisc.cpu.instr_getq_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1] I3=myrisc.cpu.instr_rdcycle O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_24_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011001100000011
.gate SB_LUT4 I0=$false I1=myrisc.cpu.count_instr[7] I2=myrisc.cpu.instr_rdinstr I3=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_24_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_24_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111100000000
.gate SB_LUT4 I0=myrisc.cpu.count_cycle[39] I1=myrisc.cpu.instr_rdcycleh I2=myrisc.cpu.instr_rdinstrh I3=myrisc.cpu.count_instr[39] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_24_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_4_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I1_O[0] I2=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_4_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I1_O[1] I3=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_4_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I1_O[2] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110011111111
.gate SB_LUT4 I0=$false I1=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I1_O[0] I2=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I1_O[1] I3=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I1_O[2] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110011111111
.gate SB_LUT4 I0=$false I1=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1[0] I2=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1[1] I3=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1[2] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110011111111
.gate SB_LUT4 I0=myrisc.cpu.cpu_state[3] I1=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[4] I2=myrisc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I3[2] I3=myrisc.cpu.irq_pending[4] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I1[0] I2=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I1[1] I3=myrisc.cpu.cpu_state[2] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111001100000000
.gate SB_LUT4 I0=myrisc.cpu.instr_getq_SB_LUT4_I3_O[3] I1=myrisc.cpu.cpuregs_rs1[4] I2=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2] I3=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=myrisc.cpu.pcpi_mul.pcpi_rd[4] I1=myrisc.cpu.pcpi_div.pcpi_rd[4] I2=myrisc.cpu.pcpi_div.pcpi_wr I3=myrisc.cpu.pcpi_mul.pcpi_wr_SB_LUT4_I1_O[1] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=myrisc.cpu.instr_maskirq I1=myrisc.cpu.irq_mask[4] I2=myrisc.cpu.instr_timer I3=myrisc.cpu.timer[4] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=myrisc.cpu.count_cycle[4] I1=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1] I2=myrisc.cpu.instr_getq_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1] I3=myrisc.cpu.instr_rdcycle O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011001100000011
.gate SB_LUT4 I0=$false I1=myrisc.cpu.count_instr[4] I2=myrisc.cpu.instr_rdinstr I3=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111100000000
.gate SB_LUT4 I0=myrisc.cpu.count_cycle[36] I1=myrisc.cpu.instr_rdcycleh I2=myrisc.cpu.instr_rdinstrh I3=myrisc.cpu.count_instr[36] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1[0] I2=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1[1] I3=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1[2] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110011111111
.gate SB_LUT4 I0=myrisc.cpu.cpu_state[3] I1=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[3] I2=myrisc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I3[2] I3=myrisc.cpu.irq_pending[3] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I1[0] I2=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I1[1] I3=myrisc.cpu.cpu_state[2] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111001100000000
.gate SB_LUT4 I0=myrisc.cpu.instr_getq_SB_LUT4_I3_O[3] I1=myrisc.cpu.cpuregs_rs1[3] I2=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2] I3=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=myrisc.cpu.pcpi_mul.pcpi_rd[3] I1=myrisc.cpu.pcpi_div.pcpi_rd[3] I2=myrisc.cpu.pcpi_div.pcpi_wr I3=myrisc.cpu.pcpi_mul.pcpi_wr_SB_LUT4_I1_O[1] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=myrisc.cpu.instr_maskirq I1=myrisc.cpu.irq_mask[3] I2=myrisc.cpu.instr_timer I3=myrisc.cpu.timer[3] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=myrisc.cpu.count_cycle[3] I1=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1] I2=myrisc.cpu.instr_getq_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1] I3=myrisc.cpu.instr_rdcycle O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011001100000011
.gate SB_LUT4 I0=$false I1=myrisc.cpu.count_cycle[35] I2=myrisc.cpu.instr_rdcycleh I3=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111100000000
.gate SB_LUT4 I0=myrisc.cpu.count_instr[3] I1=myrisc.cpu.instr_rdinstr I2=myrisc.cpu.instr_rdinstrh I3=myrisc.cpu.count_instr[35] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I1_O[0] I2=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I1_O[1] I3=myrisc.cpu.mem_rdata_latched_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I1_O[2] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110011111111
.gate SB_LUT4 I0=myrisc.cpu.cpu_state[3] I1=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[29] I2=myrisc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I3[2] I3=myrisc.cpu.irq_pending[29] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1[0] I2=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1[1] I3=myrisc.cpu.cpu_state[2] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111001100000000
.gate SB_LUT4 I0=myrisc.cpu.instr_getq_SB_LUT4_I3_O[3] I1=myrisc.cpu.cpuregs_rs1[29] I2=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2] I3=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=myrisc.cpu.pcpi_mul.pcpi_rd[29] I1=myrisc.cpu.pcpi_div.pcpi_rd[29] I2=myrisc.cpu.pcpi_div.pcpi_wr I3=myrisc.cpu.pcpi_mul.pcpi_wr_SB_LUT4_I1_O[1] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=myrisc.cpu.instr_maskirq I1=myrisc.cpu.irq_mask[29] I2=myrisc.cpu.instr_timer I3=myrisc.cpu.timer[29] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=myrisc.cpu.count_cycle[29] I1=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1] I2=myrisc.cpu.instr_getq_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1] I3=myrisc.cpu.instr_rdcycle O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011001100000011
.gate SB_LUT4 I0=$false I1=myrisc.cpu.count_cycle[61] I2=myrisc.cpu.instr_rdcycleh I3=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111100000000
.gate SB_LUT4 I0=myrisc.cpu.count_instr[29] I1=myrisc.cpu.instr_rdinstr I2=myrisc.cpu.instr_rdinstrh I3=myrisc.cpu.count_instr[61] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=myrisc.cpu.mem_rdata[29] I1=myrisc.cpu.latched_is_lh_SB_LUT4_I1_O[1] I2=myrisc.cpu.latched_is_lh_SB_LUT4_I1_O[2] I3=myrisc.cpu.cpu_state[5] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_3_I1[0] I2=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_3_I1[1] I3=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_3_I1[2] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110011111111
.gate SB_LUT4 I0=myrisc.cpu.cpu_state[3] I1=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[28] I2=myrisc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I3[2] I3=myrisc.cpu.irq_pending[28] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_3_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_3_I1_SB_LUT4_O_1_I1[0] I2=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_3_I1_SB_LUT4_O_1_I1[1] I3=myrisc.cpu.cpu_state[2] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_3_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111001100000000
.gate SB_LUT4 I0=myrisc.cpu.instr_getq_SB_LUT4_I3_O[3] I1=myrisc.cpu.cpuregs_rs1[28] I2=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_3_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2] I3=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_3_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_3_I1_SB_LUT4_O_1_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=myrisc.cpu.pcpi_mul.pcpi_rd[28] I1=myrisc.cpu.pcpi_div.pcpi_rd[28] I2=myrisc.cpu.pcpi_div.pcpi_wr I3=myrisc.cpu.pcpi_mul.pcpi_wr_SB_LUT4_I1_O[1] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_3_I1_SB_LUT4_O_1_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=myrisc.cpu.instr_maskirq I1=myrisc.cpu.irq_mask[28] I2=myrisc.cpu.instr_timer I3=myrisc.cpu.timer[28] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_3_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=myrisc.cpu.count_cycle[28] I1=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_3_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1] I2=myrisc.cpu.instr_getq_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1] I3=myrisc.cpu.instr_rdcycle O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_3_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011001100000011
.gate SB_LUT4 I0=$false I1=myrisc.cpu.count_instr[28] I2=myrisc.cpu.instr_rdinstr I3=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_3_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_3_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111100000000
.gate SB_LUT4 I0=myrisc.cpu.count_cycle[60] I1=myrisc.cpu.instr_rdcycleh I2=myrisc.cpu.instr_rdinstrh I3=myrisc.cpu.count_instr[60] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_3_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=myrisc.cpu.mem_rdata[28] I1=myrisc.cpu.latched_is_lh_SB_LUT4_I1_O[1] I2=myrisc.cpu.latched_is_lh_SB_LUT4_I1_O[2] I3=myrisc.cpu.cpu_state[5] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_3_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_4_I1[0] I2=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_4_I1[1] I3=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_4_I1[2] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110011111111
.gate SB_LUT4 I0=myrisc.cpu.cpu_state[3] I1=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[27] I2=myrisc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I3[2] I3=myrisc.cpu.irq_pending[27] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_4_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_4_I1_SB_LUT4_O_1_I0[0] I1=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_4_I1_SB_LUT4_O_1_I0[1] I2=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_4_I1_SB_LUT4_O_1_I0[2] I3=myrisc.cpu.cpu_state[2] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_4_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011111100000000
.gate SB_LUT4 I0=myrisc.cpu.instr_timer I1=myrisc.cpu.timer[27] I2=myrisc.cpu.instr_getq_SB_LUT4_I3_O[3] I3=myrisc.cpu.cpuregs_rs1[27] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_4_I1_SB_LUT4_O_1_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=$false I1=myrisc.cpu.irq_mask[27] I2=myrisc.cpu.instr_maskirq I3=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_4_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_4_I1_SB_LUT4_O_1_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=myrisc.cpu.count_cycle[27] I1=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_4_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1[1] I2=myrisc.cpu.instr_getq_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1] I3=myrisc.cpu.instr_rdcycle O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_4_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011001100000011
.gate SB_LUT4 I0=$false I1=myrisc.cpu.count_instr[27] I2=myrisc.cpu.instr_rdinstr I3=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_4_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[2] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_4_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111100000000
.gate SB_LUT4 I0=myrisc.cpu.count_cycle[59] I1=myrisc.cpu.instr_rdcycleh I2=myrisc.cpu.instr_rdinstrh I3=myrisc.cpu.count_instr[59] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_4_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=myrisc.cpu.pcpi_mul.pcpi_rd[27] I1=myrisc.cpu.pcpi_div.pcpi_rd[27] I2=myrisc.cpu.pcpi_div.pcpi_wr I3=myrisc.cpu.pcpi_mul.pcpi_wr_SB_LUT4_I1_O[1] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_4_I1_SB_LUT4_O_1_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=myrisc.cpu.mem_rdata[27] I1=myrisc.cpu.latched_is_lh_SB_LUT4_I1_O[1] I2=myrisc.cpu.latched_is_lh_SB_LUT4_I1_O[2] I3=myrisc.cpu.cpu_state[5] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_4_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_5_I1[0] I2=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_5_I1[1] I3=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_5_I1[2] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110011111111
.gate SB_LUT4 I0=myrisc.cpu.cpu_state[3] I1=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[26] I2=myrisc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I3[2] I3=myrisc.cpu.irq_pending[26] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_5_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_O_1_I1[0] I2=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_O_1_I1[1] I3=myrisc.cpu.cpu_state[2] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_5_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111001100000000
.gate SB_LUT4 I0=myrisc.cpu.instr_getq_SB_LUT4_I3_O[3] I1=myrisc.cpu.cpuregs_rs1[26] I2=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2] I3=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_O_1_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=myrisc.cpu.pcpi_mul.pcpi_rd[26] I1=myrisc.cpu.pcpi_div.pcpi_rd[26] I2=myrisc.cpu.pcpi_div.pcpi_wr I3=myrisc.cpu.pcpi_mul.pcpi_wr_SB_LUT4_I1_O[1] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_O_1_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=myrisc.cpu.instr_maskirq I1=myrisc.cpu.irq_mask[26] I2=myrisc.cpu.instr_timer I3=myrisc.cpu.timer[26] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=myrisc.cpu.count_cycle[26] I1=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1] I2=myrisc.cpu.instr_getq_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1] I3=myrisc.cpu.instr_rdcycle O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011001100000011
.gate SB_LUT4 I0=$false I1=myrisc.cpu.count_instr[26] I2=myrisc.cpu.instr_rdinstr I3=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111100000000
.gate SB_LUT4 I0=myrisc.cpu.count_cycle[58] I1=myrisc.cpu.instr_rdcycleh I2=myrisc.cpu.instr_rdinstrh I3=myrisc.cpu.count_instr[58] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=myrisc.cpu.mem_rdata[26] I1=myrisc.cpu.latched_is_lh_SB_LUT4_I1_O[1] I2=myrisc.cpu.latched_is_lh_SB_LUT4_I1_O[2] I3=myrisc.cpu.cpu_state[5] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_5_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1[0] I2=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1[1] I3=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1[2] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110011111111
.gate SB_LUT4 I0=myrisc.cpu.cpu_state[3] I1=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[25] I2=myrisc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I3[2] I3=myrisc.cpu.irq_pending[25] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1_SB_LUT4_O_1_I0[0] I1=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1_SB_LUT4_O_1_I0[1] I2=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1_SB_LUT4_O_1_I0[2] I3=myrisc.cpu.cpu_state[2] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011111100000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.timer[25] I2=myrisc.cpu.instr_timer I3=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1_SB_LUT4_O_1_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=myrisc.cpu.instr_maskirq I1=myrisc.cpu.irq_mask[25] I2=myrisc.cpu.instr_getq_SB_LUT4_I3_O[3] I3=myrisc.cpu.cpuregs_rs1[25] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1_SB_LUT4_O_1_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=myrisc.cpu.pcpi_mul.pcpi_rd[25] I1=myrisc.cpu.pcpi_div.pcpi_rd[25] I2=myrisc.cpu.pcpi_div.pcpi_wr I3=myrisc.cpu.pcpi_mul.pcpi_wr_SB_LUT4_I1_O[1] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1_SB_LUT4_O_1_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=myrisc.cpu.count_cycle[25] I1=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[1] I2=myrisc.cpu.instr_getq_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1] I3=myrisc.cpu.instr_rdcycle O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011001100000011
.gate SB_LUT4 I0=$false I1=myrisc.cpu.count_instr[25] I2=myrisc.cpu.instr_rdinstr I3=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[2] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111100000000
.gate SB_LUT4 I0=myrisc.cpu.count_cycle[57] I1=myrisc.cpu.instr_rdcycleh I2=myrisc.cpu.instr_rdinstrh I3=myrisc.cpu.count_instr[57] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=myrisc.cpu.mem_rdata[25] I1=myrisc.cpu.latched_is_lh_SB_LUT4_I1_O[1] I2=myrisc.cpu.latched_is_lh_SB_LUT4_I1_O[2] I3=myrisc.cpu.cpu_state[5] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_7_I1[0] I2=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_7_I1[1] I3=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_7_I1[2] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110011111111
.gate SB_LUT4 I0=myrisc.cpu.cpu_state[3] I1=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[24] I2=myrisc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I3[2] I3=myrisc.cpu.irq_pending[24] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_7_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_7_I1_SB_LUT4_O_1_I1[0] I2=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_7_I1_SB_LUT4_O_1_I1[1] I3=myrisc.cpu.cpu_state[2] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_7_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111001100000000
.gate SB_LUT4 I0=myrisc.cpu.instr_getq_SB_LUT4_I3_O[3] I1=myrisc.cpu.cpuregs_rs1[24] I2=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_7_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2] I3=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_7_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_7_I1_SB_LUT4_O_1_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=myrisc.cpu.pcpi_mul.pcpi_rd[24] I1=myrisc.cpu.pcpi_div.pcpi_rd[24] I2=myrisc.cpu.pcpi_div.pcpi_wr I3=myrisc.cpu.pcpi_mul.pcpi_wr_SB_LUT4_I1_O[1] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_7_I1_SB_LUT4_O_1_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=myrisc.cpu.instr_maskirq I1=myrisc.cpu.irq_mask[24] I2=myrisc.cpu.instr_timer I3=myrisc.cpu.timer[24] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_7_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=myrisc.cpu.count_cycle[24] I1=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_7_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1] I2=myrisc.cpu.instr_getq_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1] I3=myrisc.cpu.instr_rdcycle O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_7_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011001100000011
.gate SB_LUT4 I0=$false I1=myrisc.cpu.count_cycle[56] I2=myrisc.cpu.instr_rdcycleh I3=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_7_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_7_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111100000000
.gate SB_LUT4 I0=myrisc.cpu.count_instr[24] I1=myrisc.cpu.instr_rdinstr I2=myrisc.cpu.instr_rdinstrh I3=myrisc.cpu.count_instr[56] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_7_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=myrisc.cpu.mem_rdata[24] I1=myrisc.cpu.latched_is_lh_SB_LUT4_I1_O[1] I2=myrisc.cpu.latched_is_lh_SB_LUT4_I1_O[2] I3=myrisc.cpu.cpu_state[5] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_7_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_8_I1[0] I2=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_8_I1[1] I3=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_8_I1[2] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110011111111
.gate SB_LUT4 I0=myrisc.cpu.cpu_state[3] I1=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[23] I2=myrisc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I3[2] I3=myrisc.cpu.irq_pending[23] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_8_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I1[0] I2=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I1[1] I3=myrisc.cpu.cpu_state[2] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_8_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111001100000000
.gate SB_LUT4 I0=myrisc.cpu.instr_getq_SB_LUT4_I3_O[3] I1=myrisc.cpu.cpuregs_rs1[23] I2=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2] I3=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=myrisc.cpu.pcpi_mul.pcpi_rd[23] I1=myrisc.cpu.pcpi_div.pcpi_rd[23] I2=myrisc.cpu.pcpi_div.pcpi_wr I3=myrisc.cpu.pcpi_mul.pcpi_wr_SB_LUT4_I1_O[1] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=myrisc.cpu.instr_maskirq I1=myrisc.cpu.irq_mask[23] I2=myrisc.cpu.instr_timer I3=myrisc.cpu.timer[23] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=myrisc.cpu.count_cycle[23] I1=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1] I2=myrisc.cpu.instr_getq_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1] I3=myrisc.cpu.instr_rdcycle O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011001100000011
.gate SB_LUT4 I0=$false I1=myrisc.cpu.count_cycle[55] I2=myrisc.cpu.instr_rdcycleh I3=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111100000000
.gate SB_LUT4 I0=myrisc.cpu.count_instr[23] I1=myrisc.cpu.instr_rdinstr I2=myrisc.cpu.instr_rdinstrh I3=myrisc.cpu.count_instr[55] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=myrisc.cpu.mem_rdata[23] I1=myrisc.cpu.latched_is_lh_SB_LUT4_I1_O[1] I2=myrisc.cpu.latched_is_lh_SB_LUT4_I1_O[2] I3=myrisc.cpu.cpu_state[5] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_8_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_9_I1[0] I2=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_9_I1[1] I3=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_9_I1[2] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110011111111
.gate SB_LUT4 I0=myrisc.cpu.cpu_state[3] I1=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[22] I2=myrisc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I3[2] I3=myrisc.cpu.irq_pending[22] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_9_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_9_I1_SB_LUT4_O_1_I0[0] I1=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_9_I1_SB_LUT4_O_1_I0[1] I2=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_9_I1_SB_LUT4_O_1_I0[2] I3=myrisc.cpu.cpu_state[2] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_9_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011111100000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.irq_mask[22] I2=myrisc.cpu.instr_maskirq I3=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_9_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_9_I1_SB_LUT4_O_1_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=myrisc.cpu.instr_timer I1=myrisc.cpu.timer[22] I2=myrisc.cpu.instr_getq_SB_LUT4_I3_O[3] I3=myrisc.cpu.cpuregs_rs1[22] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_9_I1_SB_LUT4_O_1_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=myrisc.cpu.pcpi_mul.pcpi_rd[22] I1=myrisc.cpu.pcpi_div.pcpi_rd[22] I2=myrisc.cpu.pcpi_div.pcpi_wr I3=myrisc.cpu.pcpi_mul.pcpi_wr_SB_LUT4_I1_O[1] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_9_I1_SB_LUT4_O_1_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=myrisc.cpu.count_cycle[22] I1=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_9_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[1] I2=myrisc.cpu.instr_getq_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1] I3=myrisc.cpu.instr_rdcycle O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_9_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011001100000011
.gate SB_LUT4 I0=$false I1=myrisc.cpu.count_instr[22] I2=myrisc.cpu.instr_rdinstr I3=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_9_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[2] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_9_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111100000000
.gate SB_LUT4 I0=myrisc.cpu.count_cycle[54] I1=myrisc.cpu.instr_rdcycleh I2=myrisc.cpu.instr_rdinstrh I3=myrisc.cpu.count_instr[54] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_9_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=myrisc.cpu.mem_rdata[22] I1=myrisc.cpu.latched_is_lh_SB_LUT4_I1_O[1] I2=myrisc.cpu.latched_is_lh_SB_LUT4_I1_O[2] I3=myrisc.cpu.cpu_state[5] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_9_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=myrisc.cpu.cpu_state[3] I1=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[31] I2=myrisc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I3[2] I3=myrisc.cpu.irq_pending[31] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0] I2=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1] I3=myrisc.cpu.cpu_state[2] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111001100000000
.gate SB_LUT4 I0=myrisc.cpu.instr_getq_SB_LUT4_I3_O[3] I1=myrisc.cpu.cpuregs_rs1[31] I2=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2] I3=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=myrisc.cpu.pcpi_mul.pcpi_rd[31] I1=myrisc.cpu.pcpi_div.pcpi_rd[31] I2=myrisc.cpu.pcpi_div.pcpi_wr I3=myrisc.cpu.pcpi_mul.pcpi_wr_SB_LUT4_I1_O[1] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=myrisc.cpu.instr_maskirq I1=myrisc.cpu.irq_mask[31] I2=myrisc.cpu.instr_timer I3=myrisc.cpu.timer[31] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=myrisc.cpu.count_cycle[31] I1=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1] I2=myrisc.cpu.instr_getq_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1] I3=myrisc.cpu.instr_rdcycle O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011001100000011
.gate SB_LUT4 I0=$false I1=myrisc.cpu.count_instr[31] I2=myrisc.cpu.instr_rdinstr I3=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111100000000
.gate SB_LUT4 I0=myrisc.cpu.count_cycle[63] I1=myrisc.cpu.instr_rdcycleh I2=myrisc.cpu.instr_rdinstrh I3=myrisc.cpu.count_instr[63] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=myrisc.cpu.mem_rdata[31] I1=myrisc.cpu.latched_is_lh_SB_LUT4_I1_O[1] I2=myrisc.cpu.latched_is_lh_SB_LUT4_I1_O[2] I3=myrisc.cpu.cpu_state[5] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=myrisc.cpu.cpu_state[3] I1=myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[0] I2=myrisc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I3[2] I3=myrisc.cpu.irq_pending[0] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=myrisc.cpu.instr_getq_SB_LUT4_I1_O[0] I1=myrisc.cpu.instr_getq_SB_LUT4_I1_O[1] I2=myrisc.cpu.instr_getq_SB_LUT4_I1_O[2] I3=myrisc.cpu.instr_getq_SB_LUT4_I1_O[3] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O[0] I1=myrisc.cpu.mem_rdata[16] I2=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O[2] I3=myrisc.cpu.mem_wordsize[1] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=myrisc.intflags_reg.odata_SB_LUT4_I3_O[0] I1=myrisc.intflags_reg.odata_SB_LUT4_I3_O[1] I2=myrisc.intflags_reg.odata_SB_LUT4_I3_O[2] I3=myrisc.intflags_reg.odata_SB_LUT4_I3_O[3] O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011111100000000
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.prefetched_high_word I3=myrisc.cpu.clear_prefetched_high_word_q O=myrisc.cpu.clear_prefetched_high_word_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=myrisc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0] I2=myrisc.cpu.clear_prefetched_high_word_q I3=myrisc.cpu.prefetched_high_word O=myrisc.cpu.prefetched_high_word_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=myrisc.tx.uart_tx_ready_SB_LUT4_I1_O[0] I1=myrisc.tx.uart_tx_ready_SB_LUT4_I1_O[1] I2=myrisc.tx.uart_tx_ready_SB_LUT4_I1_O[2] I3=myrisc.cpu.mem_valid O=myrisc.cpu.prefetched_high_word_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0111111100000000
.gate SB_LUT4 I0=myrisc.cpu.reg_next_pc[1] I1=myrisc.cpu.reg_out[1] I2=myrisc.cpu.latched_store_SB_LUT4_I3_1_O[2] I3=myrisc.cpu.latched_store_SB_LUT4_I3_1_O[3] O=myrisc.cpu.prefetched_high_word_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_DFFESR C=CLK D=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_D E=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_2_O[0] Q=myrisc.cpu.reg_next_pc[31] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_1_D E=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_2_O[0] Q=myrisc.cpu.reg_next_pc[30] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_10_D E=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_2_O[0] Q=myrisc.cpu.reg_next_pc[21] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0] I2=myrisc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2[21] I3=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[2] O=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_10_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000011111111
.gate SB_LUT4 I0=myrisc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O[0] I1=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[20] I2=myrisc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2] I3=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[20] O=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1530.22-1530.61|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0010111000111011
.gate SB_DFFESR C=CLK D=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_11_D E=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_2_O[0] Q=myrisc.cpu.reg_next_pc[20] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0] I2=myrisc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2[20] I3=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[2] O=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_11_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000011111111
.gate SB_LUT4 I0=myrisc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O[0] I1=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[19] I2=myrisc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2] I3=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[19] O=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1530.22-1530.61|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0010111000111011
.gate SB_DFFESR C=CLK D=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_12_D E=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_2_O[0] Q=myrisc.cpu.reg_next_pc[19] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0] I2=myrisc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2[19] I3=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[2] O=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_12_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000011111111
.gate SB_LUT4 I0=myrisc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O[0] I1=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[18] I2=myrisc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2] I3=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[18] O=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1530.22-1530.61|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0010111000111011
.gate SB_DFFESR C=CLK D=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_13_D E=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_2_O[0] Q=myrisc.cpu.reg_next_pc[18] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0] I2=myrisc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2[18] I3=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[2] O=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_13_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000011111111
.gate SB_LUT4 I0=myrisc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O[0] I1=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[17] I2=myrisc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2] I3=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[17] O=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1530.22-1530.61|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0010111000111011
.gate SB_DFFESR C=CLK D=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_14_D E=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_2_O[0] Q=myrisc.cpu.reg_next_pc[17] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0] I2=myrisc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2[17] I3=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[2] O=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_14_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000011111111
.gate SB_LUT4 I0=myrisc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O[0] I1=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[16] I2=myrisc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2] I3=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[16] O=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1530.22-1530.61|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0010111000111011
.gate SB_DFFESR C=CLK D=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_15_D E=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_2_O[0] Q=myrisc.cpu.reg_next_pc[15] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0] I2=myrisc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2[15] I3=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[2] O=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_15_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000011111111
.gate SB_LUT4 I0=myrisc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O[0] I1=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[14] I2=myrisc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2] I3=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[14] O=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1530.22-1530.61|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0010111000111011
.gate SB_DFFESR C=CLK D=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_16_D E=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_2_O[0] Q=myrisc.cpu.reg_next_pc[14] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0] I2=myrisc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2[14] I3=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[2] O=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_16_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000011111111
.gate SB_LUT4 I0=myrisc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O[0] I1=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[13] I2=myrisc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2] I3=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[13] O=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1530.22-1530.61|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0010111000111011
.gate SB_DFFESR C=CLK D=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_17_D E=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_2_O[0] Q=myrisc.cpu.reg_next_pc[13] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0] I2=myrisc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2[13] I3=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[2] O=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_17_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000011111111
.gate SB_LUT4 I0=myrisc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O[0] I1=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[12] I2=myrisc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2] I3=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[12] O=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1530.22-1530.61|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0010111000111011
.gate SB_DFFESR C=CLK D=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_18_D E=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_2_O[0] Q=myrisc.cpu.reg_next_pc[12] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=myrisc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O[0] I1=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[11] I2=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I2[2] I3=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[11] O=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_18_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1530.22-1530.61|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001111101001111
.gate SB_LUT4 I0=myrisc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0] I1=myrisc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2[12] I2=myrisc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2] I3=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[11] O=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_DFFESR C=CLK D=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_19_D E=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_2_O[0] Q=myrisc.cpu.reg_next_pc[11] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=myrisc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O[0] I1=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[10] I2=myrisc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O[2] I3=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[10] O=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_19_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1530.22-1530.61|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001111101001111
.gate SB_LUT4 I0=$false I1=myrisc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0] I2=myrisc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2[30] I3=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2] O=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000011111111
.gate SB_LUT4 I0=myrisc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O[0] I1=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[29] I2=myrisc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2] I3=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[29] O=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1530.22-1530.61|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0010111000111011
.gate SB_DFFESR C=CLK D=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_2_D E=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_2_O[0] Q=myrisc.cpu.reg_next_pc[29] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_20_D E=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_2_O[0] Q=myrisc.cpu.reg_next_pc[10] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0] I2=myrisc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2[10] I3=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I3[2] O=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_20_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000011111111
.gate SB_LUT4 I0=myrisc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O[0] I1=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[9] I2=myrisc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2] I3=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[9] O=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1530.22-1530.61|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0010111000111011
.gate SB_DFFESR C=CLK D=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_21_D E=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_2_O[0] Q=myrisc.cpu.reg_next_pc[9] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0] I2=myrisc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2[9] I3=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I3[2] O=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_21_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000011111111
.gate SB_LUT4 I0=myrisc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O[0] I1=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[8] I2=myrisc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2] I3=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[8] O=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1530.22-1530.61|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0010111000111011
.gate SB_DFFESR C=CLK D=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_22_D E=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_2_O[0] Q=myrisc.cpu.reg_next_pc[8] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0] I2=myrisc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2[8] I3=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I3[2] O=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_22_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000011111111
.gate SB_LUT4 I0=myrisc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O[0] I1=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[7] I2=myrisc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2] I3=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[7] O=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1530.22-1530.61|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0010111000111011
.gate SB_DFFESR C=CLK D=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_23_D E=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_2_O[0] Q=myrisc.cpu.reg_next_pc[7] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0] I2=myrisc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2[7] I3=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I3[2] O=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_23_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000011111111
.gate SB_LUT4 I0=myrisc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O[0] I1=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[6] I2=myrisc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2] I3=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[6] O=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1530.22-1530.61|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0010111000111011
.gate SB_DFFESR C=CLK D=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_24_D E=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_2_O[0] Q=myrisc.cpu.reg_next_pc[6] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0] I2=myrisc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2[6] I3=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I3[2] O=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_24_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000011111111
.gate SB_LUT4 I0=myrisc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O[0] I1=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[5] I2=myrisc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2] I3=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[5] O=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1530.22-1530.61|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0010111000111011
.gate SB_DFFESR C=CLK D=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_25_D E=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_2_O[0] Q=myrisc.cpu.reg_next_pc[5] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0] I2=myrisc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2[5] I3=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_25_D_SB_LUT4_O_I3[2] O=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_25_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000011111111
.gate SB_LUT4 I0=myrisc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O[0] I1=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[4] I2=myrisc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2] I3=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[4] O=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_25_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1530.22-1530.61|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0010111000111011
.gate SB_DFFESR C=CLK D=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_26_D E=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_2_O[0] Q=myrisc.cpu.reg_next_pc[4] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0] I2=myrisc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2[4] I3=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_26_D_SB_LUT4_O_I3[2] O=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_26_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000011111111
.gate SB_LUT4 I0=myrisc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O[0] I1=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[3] I2=myrisc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2] I3=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[3] O=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_26_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1530.22-1530.61|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0010111000111011
.gate SB_DFFESR C=CLK D=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_27_D E=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_2_O[0] Q=myrisc.cpu.reg_next_pc[3] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=myrisc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O[0] I1=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[2] I2=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I2[2] I3=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[2] O=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_27_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1530.22-1530.61|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001111101001111
.gate SB_LUT4 I0=myrisc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0] I1=myrisc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2[3] I2=myrisc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2] I3=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[2] O=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_DFFESR C=CLK D=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_28_D E=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_2_O[0] Q=myrisc.cpu.reg_next_pc[2] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O[0] I2=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2[1] I3=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I3[2] O=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_28_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000011111111
.gate SB_LUT4 I0=$false I1=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[1] I2=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1] I3=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[1] O=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1530.22-1530.61|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[0] I2=myrisc.cpu.compressed_instr I3=$false O=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1530.22-1530.61|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[1] CO=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[2] I0=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[1] I1=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1530.22-1530.61|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[9] CO=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[10] I0=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[9] I1=$false
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1530.22-1530.61|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[8] CO=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[9] I0=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[8] I1=$false
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1530.22-1530.61|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[27] CO=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[28] I0=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[27] I1=$false
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1530.22-1530.61|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[26] CO=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[27] I0=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[26] I1=$false
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1530.22-1530.61|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[25] CO=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[26] I0=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[25] I1=$false
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1530.22-1530.61|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[24] CO=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[25] I0=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[24] I1=$false
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1530.22-1530.61|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[23] CO=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[24] I0=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[23] I1=$false
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1530.22-1530.61|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[22] CO=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[23] I0=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[22] I1=$false
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1530.22-1530.61|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[21] CO=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[22] I0=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[21] I1=$false
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1530.22-1530.61|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[20] CO=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[21] I0=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[20] I1=$false
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1530.22-1530.61|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[19] CO=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[20] I0=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[19] I1=$false
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1530.22-1530.61|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[18] CO=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[19] I0=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[18] I1=$false
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1530.22-1530.61|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[7] CO=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[8] I0=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[7] I1=$false
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1530.22-1530.61|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[17] CO=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[18] I0=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[17] I1=$false
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1530.22-1530.61|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[16] CO=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[17] I0=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[16] I1=$false
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1530.22-1530.61|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[15] CO=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[16] I0=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[15] I1=$false
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1530.22-1530.61|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[14] CO=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[15] I0=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[14] I1=$false
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1530.22-1530.61|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[13] CO=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[14] I0=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[13] I1=$false
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1530.22-1530.61|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[12] CO=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[13] I0=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[12] I1=$false
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1530.22-1530.61|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[11] CO=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[12] I0=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[11] I1=$false
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1530.22-1530.61|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[10] CO=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[11] I0=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[10] I1=$false
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1530.22-1530.61|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=$false CO=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[1] I0=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[0] I1=myrisc.cpu.compressed_instr
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1530.22-1530.61|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[6] CO=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[7] I0=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[6] I1=$false
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1530.22-1530.61|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[5] CO=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[6] I0=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[5] I1=$false
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1530.22-1530.61|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[4] CO=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[5] I0=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[4] I1=$false
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1530.22-1530.61|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[3] CO=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[4] I0=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[3] I1=$false
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1530.22-1530.61|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[2] CO=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[3] I0=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[2] I1=$false
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1530.22-1530.61|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[29] CO=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[30] I0=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[29] I1=$false
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1530.22-1530.61|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[28] CO=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[29] I0=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[28] I1=$false
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1530.22-1530.61|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.compressed_instr O=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=myrisc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0] I1=myrisc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2[2] I2=myrisc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2] I3=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[1] O=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_DFFESR C=CLK D=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_29_D E=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_2_O[0] Q=myrisc.cpu.reg_next_pc[1] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2] I2=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[0] I3=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_29_D_SB_LUT4_O_I3[2] O=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_29_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000011111111
.gate SB_LUT4 I0=myrisc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0] I1=myrisc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2[1] I2=myrisc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O[0] I3=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2[0] O=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_29_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=$false I1=myrisc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0] I2=myrisc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2[29] I3=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2] O=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000011111111
.gate SB_LUT4 I0=myrisc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O[0] I1=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[28] I2=myrisc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2] I3=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[28] O=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1530.22-1530.61|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0010111000111011
.gate SB_DFFESR C=CLK D=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_3_D E=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_2_O[0] Q=myrisc.cpu.reg_next_pc[28] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_30_D E=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_2_O[0] Q=myrisc.cpu.reg_next_pc[0] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=myrisc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0] I1=myrisc.cpu.reg_pc_SB_DFFESR_Q_30_D[0] I2=myrisc.cpu.decoded_imm_uj[0] I3=$false O=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_30_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1547.22-1547.49|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110110001101100
.gate SB_LUT4 I0=myrisc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O[0] I1=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[27] I2=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[2] I3=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[27] O=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1530.22-1530.61|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001111101001111
.gate SB_LUT4 I0=myrisc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0] I1=myrisc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2[28] I2=myrisc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2] I3=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[27] O=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_DFFESR C=CLK D=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_4_D E=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_2_O[0] Q=myrisc.cpu.reg_next_pc[27] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0] I2=myrisc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2[27] I3=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2] O=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000011111111
.gate SB_LUT4 I0=myrisc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O[0] I1=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[26] I2=myrisc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2] I3=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[26] O=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1530.22-1530.61|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0010111000111011
.gate SB_DFFESR C=CLK D=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_5_D E=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_2_O[0] Q=myrisc.cpu.reg_next_pc[26] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0] I2=myrisc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2[26] I3=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2] O=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000011111111
.gate SB_LUT4 I0=myrisc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O[0] I1=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[25] I2=myrisc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2] I3=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[25] O=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1530.22-1530.61|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0010111000111011
.gate SB_DFFESR C=CLK D=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_6_D E=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_2_O[0] Q=myrisc.cpu.reg_next_pc[25] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0] I2=myrisc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2[25] I3=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2] O=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000011111111
.gate SB_LUT4 I0=myrisc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O[0] I1=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[24] I2=myrisc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2] I3=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[24] O=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1530.22-1530.61|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0010111000111011
.gate SB_DFFESR C=CLK D=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_7_D E=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_2_O[0] Q=myrisc.cpu.reg_next_pc[24] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0] I2=myrisc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2[24] I3=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[2] O=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_7_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000011111111
.gate SB_LUT4 I0=myrisc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O[0] I1=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[23] I2=myrisc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2] I3=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[23] O=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1530.22-1530.61|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0010111000111011
.gate SB_DFFESR C=CLK D=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_8_D E=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_2_O[0] Q=myrisc.cpu.reg_next_pc[23] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0] I2=myrisc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2[23] I3=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[2] O=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_8_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000011111111
.gate SB_LUT4 I0=myrisc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O[0] I1=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[22] I2=myrisc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2] I3=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[22] O=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1530.22-1530.61|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0010111000111011
.gate SB_DFFESR C=CLK D=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_9_D E=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_2_O[0] Q=myrisc.cpu.reg_next_pc[22] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0] I2=myrisc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2[22] I3=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[2] O=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_9_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000011111111
.gate SB_LUT4 I0=myrisc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O[0] I1=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[21] I2=myrisc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2] I3=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[21] O=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1530.22-1530.61|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0010111000111011
.gate SB_LUT4 I0=$false I1=myrisc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0] I2=myrisc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2[31] I3=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3[2] O=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000011111111
.gate SB_LUT4 I0=myrisc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O[0] I1=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[30] I2=myrisc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2] I3=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[30] O=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1530.22-1530.61|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0010111000111011
.gate SB_DFFESS C=CLK D=myrisc.cpu.reg_next_pc_SB_DFFESS_Q_D E=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_2_O[0] Q=myrisc.cpu.reg_next_pc[16] S=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0] I2=myrisc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2[16] I3=myrisc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I3[2] O=myrisc.cpu.reg_next_pc_SB_DFFESS_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000011111111
.gate SB_LUT4 I0=myrisc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O[0] I1=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[15] I2=myrisc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2] I3=myrisc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[15] O=myrisc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1530.22-1530.61|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0010111000111011
.gate SB_DFFE C=CLK D=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I1_O[31] E=myrisc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_I2_O Q=myrisc.cpu.reg_op1[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I1_O[30] E=myrisc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_I2_O Q=myrisc.cpu.reg_op1[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I1_O[21] E=myrisc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_I2_O Q=myrisc.cpu.reg_op1[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I1_O[20] E=myrisc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_I2_O Q=myrisc.cpu.reg_op1[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I1_O[19] E=myrisc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_I2_O Q=myrisc.cpu.reg_op1[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I1_O[18] E=myrisc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_I2_O Q=myrisc.cpu.reg_op1[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I1_O[17] E=myrisc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_I2_O Q=myrisc.cpu.reg_op1[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I1_O[16] E=myrisc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_I2_O Q=myrisc.cpu.reg_op1[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I1_O[15] E=myrisc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_I2_O Q=myrisc.cpu.reg_op1[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I1_O[14] E=myrisc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_I2_O Q=myrisc.cpu.reg_op1[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I1_O[13] E=myrisc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_I2_O Q=myrisc.cpu.reg_op1[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I1_O[12] E=myrisc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_I2_O Q=myrisc.cpu.reg_op1[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I1_O[29] E=myrisc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_I2_O Q=myrisc.cpu.reg_op1[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I1_O[11] E=myrisc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_I2_O Q=myrisc.cpu.reg_op1[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I1_O[10] E=myrisc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_I2_O Q=myrisc.cpu.reg_op1[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I1_O[9] E=myrisc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_I2_O Q=myrisc.cpu.reg_op1[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I1_O[8] E=myrisc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_I2_O Q=myrisc.cpu.reg_op1[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I1_O[7] E=myrisc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_I2_O Q=myrisc.cpu.reg_op1[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I1_O[6] E=myrisc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_I2_O Q=myrisc.cpu.reg_op1[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I1_O[5] E=myrisc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_I2_O Q=myrisc.cpu.reg_op1[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I1_O[4] E=myrisc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_I2_O Q=myrisc.cpu.reg_op1[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I1_O[3] E=myrisc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_I2_O Q=myrisc.cpu.reg_op1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I1_O[2] E=myrisc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_I2_O Q=myrisc.cpu.reg_op1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I1_O[28] E=myrisc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_I2_O Q=myrisc.cpu.reg_op1[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I1_O[1] E=myrisc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_I2_O Q=myrisc.cpu.reg_op1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I1_O[0] E=myrisc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_I2_O Q=myrisc.cpu.reg_op1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I1_O[27] E=myrisc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_I2_O Q=myrisc.cpu.reg_op1[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I1_O[26] E=myrisc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_I2_O Q=myrisc.cpu.reg_op1[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I1_O[25] E=myrisc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_I2_O Q=myrisc.cpu.reg_op1[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I1_O[24] E=myrisc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_I2_O Q=myrisc.cpu.reg_op1[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I1_O[23] E=myrisc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_I2_O Q=myrisc.cpu.reg_op1[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I1_O[22] E=myrisc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_I2_O Q=myrisc.cpu.reg_op1[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.cpuregs.regs.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O[31] E=myrisc.cpu.reg_op2_SB_DFFE_Q_E Q=myrisc.cpu.reg_op2[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.cpuregs.regs.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O[30] E=myrisc.cpu.reg_op2_SB_DFFE_Q_E Q=myrisc.cpu.reg_op2[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.cpuregs.regs.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O[21] E=myrisc.cpu.reg_op2_SB_DFFE_Q_E Q=myrisc.cpu.reg_op2[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.cpuregs.regs.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O[20] E=myrisc.cpu.reg_op2_SB_DFFE_Q_E Q=myrisc.cpu.reg_op2[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.cpuregs.regs.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O[19] E=myrisc.cpu.reg_op2_SB_DFFE_Q_E Q=myrisc.cpu.reg_op2[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.cpuregs.regs.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O[18] E=myrisc.cpu.reg_op2_SB_DFFE_Q_E Q=myrisc.cpu.reg_op2[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.cpuregs.regs.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O[17] E=myrisc.cpu.reg_op2_SB_DFFE_Q_E Q=myrisc.cpu.reg_op2[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.cpuregs.regs.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O[16] E=myrisc.cpu.reg_op2_SB_DFFE_Q_E Q=myrisc.cpu.reg_op2[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.cpuregs.regs.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O[15] E=myrisc.cpu.reg_op2_SB_DFFE_Q_E Q=myrisc.cpu.reg_op2[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.cpuregs.regs.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O[14] E=myrisc.cpu.reg_op2_SB_DFFE_Q_E Q=myrisc.cpu.reg_op2[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.cpuregs.regs.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O[13] E=myrisc.cpu.reg_op2_SB_DFFE_Q_E Q=myrisc.cpu.reg_op2[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.cpuregs.regs.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O[12] E=myrisc.cpu.reg_op2_SB_DFFE_Q_E Q=myrisc.cpu.reg_op2[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.cpuregs.regs.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O[29] E=myrisc.cpu.reg_op2_SB_DFFE_Q_E Q=myrisc.cpu.reg_op2[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.cpuregs.regs.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O[11] E=myrisc.cpu.reg_op2_SB_DFFE_Q_E Q=myrisc.cpu.reg_op2[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.cpuregs.regs.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O[10] E=myrisc.cpu.reg_op2_SB_DFFE_Q_E Q=myrisc.cpu.reg_op2[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.cpuregs.regs.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O[9] E=myrisc.cpu.reg_op2_SB_DFFE_Q_E Q=myrisc.cpu.reg_op2[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.cpuregs.regs.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O[8] E=myrisc.cpu.reg_op2_SB_DFFE_Q_E Q=myrisc.cpu.reg_op2[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.cpuregs.regs.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O[7] E=myrisc.cpu.reg_op2_SB_DFFE_Q_E Q=myrisc.cpu.reg_op2[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.cpuregs.regs.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O[6] E=myrisc.cpu.reg_op2_SB_DFFE_Q_E Q=myrisc.cpu.reg_op2[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.cpuregs.regs.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O[5] E=myrisc.cpu.reg_op2_SB_DFFE_Q_E Q=myrisc.cpu.reg_op2[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.cpuregs.regs.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O[4] E=myrisc.cpu.reg_op2_SB_DFFE_Q_E Q=myrisc.cpu.reg_op2[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.cpuregs.regs.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O[3] E=myrisc.cpu.reg_op2_SB_DFFE_Q_E Q=myrisc.cpu.reg_op2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.cpuregs.regs.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O[2] E=myrisc.cpu.reg_op2_SB_DFFE_Q_E Q=myrisc.cpu.reg_op2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.cpuregs.regs.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O[28] E=myrisc.cpu.reg_op2_SB_DFFE_Q_E Q=myrisc.cpu.reg_op2[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.cpuregs.regs.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O[1] E=myrisc.cpu.reg_op2_SB_DFFE_Q_E Q=myrisc.cpu.reg_op2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.cpuregs.regs.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O[0] E=myrisc.cpu.reg_op2_SB_DFFE_Q_E Q=myrisc.cpu.reg_op2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.cpuregs.regs.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O[27] E=myrisc.cpu.reg_op2_SB_DFFE_Q_E Q=myrisc.cpu.reg_op2[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.cpuregs.regs.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O[26] E=myrisc.cpu.reg_op2_SB_DFFE_Q_E Q=myrisc.cpu.reg_op2[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.cpuregs.regs.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O[25] E=myrisc.cpu.reg_op2_SB_DFFE_Q_E Q=myrisc.cpu.reg_op2[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.cpuregs.regs.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O[24] E=myrisc.cpu.reg_op2_SB_DFFE_Q_E Q=myrisc.cpu.reg_op2[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.cpuregs.regs.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O[23] E=myrisc.cpu.reg_op2_SB_DFFE_Q_E Q=myrisc.cpu.reg_op2[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.cpuregs.regs.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O[22] E=myrisc.cpu.reg_op2_SB_DFFE_Q_E Q=myrisc.cpu.reg_op2[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=$false I2=resetn I3=myrisc.cpu.cpu_state[2] O=myrisc.cpu.reg_op2_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_DFFSR C=CLK D=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O[31] Q=myrisc.cpu.reg_out[31] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFFSR C=CLK D=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O[30] Q=myrisc.cpu.reg_out[30] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFFSR C=CLK D=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O[21] Q=myrisc.cpu.reg_out[21] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFFSR C=CLK D=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O[20] Q=myrisc.cpu.reg_out[20] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFFSR C=CLK D=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O[19] Q=myrisc.cpu.reg_out[19] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFFSR C=CLK D=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O[18] Q=myrisc.cpu.reg_out[18] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFFSR C=CLK D=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O[17] Q=myrisc.cpu.reg_out[17] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFFSR C=CLK D=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O[16] Q=myrisc.cpu.reg_out[16] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFFSR C=CLK D=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O[15] Q=myrisc.cpu.reg_out[15] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFFSR C=CLK D=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O[14] Q=myrisc.cpu.reg_out[14] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFFSR C=CLK D=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O[13] Q=myrisc.cpu.reg_out[13] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFFSR C=CLK D=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O[12] Q=myrisc.cpu.reg_out[12] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFFSR C=CLK D=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O[29] Q=myrisc.cpu.reg_out[29] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFFSR C=CLK D=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O[11] Q=myrisc.cpu.reg_out[11] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFFSR C=CLK D=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O[9] Q=myrisc.cpu.reg_out[9] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFFSR C=CLK D=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O[8] Q=myrisc.cpu.reg_out[8] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFFSR C=CLK D=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O[7] Q=myrisc.cpu.reg_out[7] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFFSR C=CLK D=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O[6] Q=myrisc.cpu.reg_out[6] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFFSR C=CLK D=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O[5] Q=myrisc.cpu.reg_out[5] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFFSR C=CLK D=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O[4] Q=myrisc.cpu.reg_out[4] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFFSR C=CLK D=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O[3] Q=myrisc.cpu.reg_out[3] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFFSR C=CLK D=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O[2] Q=myrisc.cpu.reg_out[2] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFFSR C=CLK D=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O[1] Q=myrisc.cpu.reg_out[1] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFFSR C=CLK D=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O[28] Q=myrisc.cpu.reg_out[28] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFFSR C=CLK D=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O[0] Q=myrisc.cpu.reg_out[0] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFFSR C=CLK D=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O[27] Q=myrisc.cpu.reg_out[27] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFFSR C=CLK D=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O[26] Q=myrisc.cpu.reg_out[26] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFFSR C=CLK D=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O[25] Q=myrisc.cpu.reg_out[25] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFFSR C=CLK D=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O[24] Q=myrisc.cpu.reg_out[24] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFFSR C=CLK D=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O[23] Q=myrisc.cpu.reg_out[23] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFFSR C=CLK D=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O[22] Q=myrisc.cpu.reg_out[22] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFFSS C=CLK D=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O[10] Q=myrisc.cpu.reg_out[10] S=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFFESR C=CLK D=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[30] E=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_2_O[0] Q=myrisc.cpu.reg_pc[31] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[29] E=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_2_O[0] Q=myrisc.cpu.reg_pc[30] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[20] E=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_2_O[0] Q=myrisc.cpu.reg_pc[21] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[19] E=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_2_O[0] Q=myrisc.cpu.reg_pc[20] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[18] E=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_2_O[0] Q=myrisc.cpu.reg_pc[19] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[17] E=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_2_O[0] Q=myrisc.cpu.reg_pc[18] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[16] E=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_2_O[0] Q=myrisc.cpu.reg_pc[17] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[14] E=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_2_O[0] Q=myrisc.cpu.reg_pc[15] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[13] E=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_2_O[0] Q=myrisc.cpu.reg_pc[14] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[12] E=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_2_O[0] Q=myrisc.cpu.reg_pc[13] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[11] E=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_2_O[0] Q=myrisc.cpu.reg_pc[12] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[10] E=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_2_O[0] Q=myrisc.cpu.reg_pc[11] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[28] E=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_2_O[0] Q=myrisc.cpu.reg_pc[29] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[9] E=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_2_O[0] Q=myrisc.cpu.reg_pc[10] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[8] E=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_2_O[0] Q=myrisc.cpu.reg_pc[9] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[7] E=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_2_O[0] Q=myrisc.cpu.reg_pc[8] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[6] E=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_2_O[0] Q=myrisc.cpu.reg_pc[7] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[5] E=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_2_O[0] Q=myrisc.cpu.reg_pc[6] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[4] E=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_2_O[0] Q=myrisc.cpu.reg_pc[5] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[3] E=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_2_O[0] Q=myrisc.cpu.reg_pc[4] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[2] E=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_2_O[0] Q=myrisc.cpu.reg_pc[3] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[1] E=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_2_O[0] Q=myrisc.cpu.reg_pc[2] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[0] E=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_2_O[0] Q=myrisc.cpu.reg_pc[1] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[27] E=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_2_O[0] Q=myrisc.cpu.reg_pc[28] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.reg_pc_SB_DFFESR_Q_30_D[0] E=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_2_O[0] Q=myrisc.cpu.reg_pc[0] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_CARRY CI=$false CO=myrisc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[1] I0=myrisc.cpu.reg_pc_SB_DFFESR_Q_30_D[0] I1=myrisc.cpu.decoded_imm_uj[0]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1547.22-1547.49|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[9] CO=myrisc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[10] I0=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[8] I1=myrisc.cpu.decoded_imm_uj[9]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1547.22-1547.49|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[8] CO=myrisc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[9] I0=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[7] I1=myrisc.cpu.decoded_imm_uj[8]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1547.22-1547.49|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[28] CO=myrisc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[29] I0=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[27] I1=myrisc.cpu.decoded_imm_uj[28]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1547.22-1547.49|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[27] CO=myrisc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[28] I0=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[26] I1=myrisc.cpu.decoded_imm_uj[27]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1547.22-1547.49|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[26] CO=myrisc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[27] I0=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[25] I1=myrisc.cpu.decoded_imm_uj[26]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1547.22-1547.49|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[25] CO=myrisc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[26] I0=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[24] I1=myrisc.cpu.decoded_imm_uj[25]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1547.22-1547.49|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[24] CO=myrisc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[25] I0=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[23] I1=myrisc.cpu.decoded_imm_uj[24]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1547.22-1547.49|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[23] CO=myrisc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[24] I0=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[22] I1=myrisc.cpu.decoded_imm_uj[23]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1547.22-1547.49|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[22] CO=myrisc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[23] I0=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[21] I1=myrisc.cpu.decoded_imm_uj[22]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1547.22-1547.49|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[21] CO=myrisc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[22] I0=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[20] I1=myrisc.cpu.decoded_imm_uj[21]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1547.22-1547.49|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[20] CO=myrisc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[21] I0=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[19] I1=myrisc.cpu.decoded_imm_uj[20]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1547.22-1547.49|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[1] CO=myrisc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[2] I0=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[0] I1=myrisc.cpu.decoded_imm_uj[1]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1547.22-1547.49|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[7] CO=myrisc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[8] I0=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[6] I1=myrisc.cpu.decoded_imm_uj[7]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1547.22-1547.49|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[19] CO=myrisc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[20] I0=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[18] I1=myrisc.cpu.decoded_imm_uj[19]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1547.22-1547.49|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[18] CO=myrisc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[19] I0=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[17] I1=myrisc.cpu.decoded_imm_uj[18]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1547.22-1547.49|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[17] CO=myrisc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[18] I0=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[16] I1=myrisc.cpu.decoded_imm_uj[17]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1547.22-1547.49|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[16] CO=myrisc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[17] I0=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[15] I1=myrisc.cpu.decoded_imm_uj[16]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1547.22-1547.49|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[15] CO=myrisc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[16] I0=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[14] I1=myrisc.cpu.decoded_imm_uj[15]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1547.22-1547.49|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[14] CO=myrisc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[15] I0=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[13] I1=myrisc.cpu.decoded_imm_uj[14]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1547.22-1547.49|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[13] CO=myrisc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[14] I0=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[12] I1=myrisc.cpu.decoded_imm_uj[13]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1547.22-1547.49|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[12] CO=myrisc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[13] I0=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[11] I1=myrisc.cpu.decoded_imm_uj[12]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1547.22-1547.49|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[11] CO=myrisc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[12] I0=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[10] I1=myrisc.cpu.decoded_imm_uj[11]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1547.22-1547.49|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[10] CO=myrisc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[11] I0=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[9] I1=myrisc.cpu.decoded_imm_uj[10]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1547.22-1547.49|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[6] CO=myrisc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[7] I0=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[5] I1=myrisc.cpu.decoded_imm_uj[6]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1547.22-1547.49|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[5] CO=myrisc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[6] I0=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[4] I1=myrisc.cpu.decoded_imm_uj[5]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1547.22-1547.49|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[4] CO=myrisc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[5] I0=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[3] I1=myrisc.cpu.decoded_imm_uj[4]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1547.22-1547.49|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[3] CO=myrisc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[4] I0=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[2] I1=myrisc.cpu.decoded_imm_uj[3]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1547.22-1547.49|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[30] CO=myrisc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[31] I0=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[29] I1=myrisc.cpu.decoded_imm_uj[30]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1547.22-1547.49|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[2] CO=myrisc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[3] I0=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[1] I1=myrisc.cpu.decoded_imm_uj[2]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1547.22-1547.49|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[29] CO=myrisc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[30] I0=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[28] I1=myrisc.cpu.decoded_imm_uj[29]
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1547.22-1547.49|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[8] I2=myrisc.cpu.decoded_imm_uj[9] I3=myrisc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[9] O=myrisc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1547.22-1547.49|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[7] I2=myrisc.cpu.decoded_imm_uj[8] I3=myrisc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[8] O=myrisc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1547.22-1547.49|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[28] I2=myrisc.cpu.decoded_imm_uj[29] I3=myrisc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[29] O=myrisc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1547.22-1547.49|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[27] I2=myrisc.cpu.decoded_imm_uj[28] I3=myrisc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[28] O=myrisc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1547.22-1547.49|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[26] I2=myrisc.cpu.decoded_imm_uj[27] I3=myrisc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[27] O=myrisc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1547.22-1547.49|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[25] I2=myrisc.cpu.decoded_imm_uj[26] I3=myrisc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[26] O=myrisc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1547.22-1547.49|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[24] I2=myrisc.cpu.decoded_imm_uj[25] I3=myrisc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[25] O=myrisc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1547.22-1547.49|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[23] I2=myrisc.cpu.decoded_imm_uj[24] I3=myrisc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[24] O=myrisc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1547.22-1547.49|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[22] I2=myrisc.cpu.decoded_imm_uj[23] I3=myrisc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[23] O=myrisc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1547.22-1547.49|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[21] I2=myrisc.cpu.decoded_imm_uj[22] I3=myrisc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[22] O=myrisc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1547.22-1547.49|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[20] I2=myrisc.cpu.decoded_imm_uj[21] I3=myrisc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[21] O=myrisc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1547.22-1547.49|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[19] I2=myrisc.cpu.decoded_imm_uj[20] I3=myrisc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[20] O=myrisc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1547.22-1547.49|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[6] I2=myrisc.cpu.decoded_imm_uj[7] I3=myrisc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[7] O=myrisc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1547.22-1547.49|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[0] I2=myrisc.cpu.decoded_imm_uj[1] I3=myrisc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[1] O=myrisc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1547.22-1547.49|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[18] I2=myrisc.cpu.decoded_imm_uj[19] I3=myrisc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[19] O=myrisc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1547.22-1547.49|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[17] I2=myrisc.cpu.decoded_imm_uj[18] I3=myrisc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[18] O=myrisc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1547.22-1547.49|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[16] I2=myrisc.cpu.decoded_imm_uj[17] I3=myrisc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[17] O=myrisc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1547.22-1547.49|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[15] I2=myrisc.cpu.decoded_imm_uj[16] I3=myrisc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[16] O=myrisc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1547.22-1547.49|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[14] I2=myrisc.cpu.decoded_imm_uj[15] I3=myrisc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[15] O=myrisc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1547.22-1547.49|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[13] I2=myrisc.cpu.decoded_imm_uj[14] I3=myrisc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[14] O=myrisc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1547.22-1547.49|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[12] I2=myrisc.cpu.decoded_imm_uj[13] I3=myrisc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[13] O=myrisc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1547.22-1547.49|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[11] I2=myrisc.cpu.decoded_imm_uj[12] I3=myrisc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[12] O=myrisc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1547.22-1547.49|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[10] I2=myrisc.cpu.decoded_imm_uj[11] I3=myrisc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[11] O=myrisc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1547.22-1547.49|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[5] I2=myrisc.cpu.decoded_imm_uj[6] I3=myrisc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[6] O=myrisc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1547.22-1547.49|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[9] I2=myrisc.cpu.decoded_imm_uj[10] I3=myrisc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[10] O=myrisc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1547.22-1547.49|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[4] I2=myrisc.cpu.decoded_imm_uj[5] I3=myrisc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[5] O=myrisc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1547.22-1547.49|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[3] I2=myrisc.cpu.decoded_imm_uj[4] I3=myrisc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[4] O=myrisc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1547.22-1547.49|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[2] I2=myrisc.cpu.decoded_imm_uj[3] I3=myrisc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[3] O=myrisc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1547.22-1547.49|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[30] I2=myrisc.cpu.decoded_imm_uj[31] I3=myrisc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[31] O=myrisc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1547.22-1547.49|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[29] I2=myrisc.cpu.decoded_imm_uj[30] I3=myrisc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[30] O=myrisc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1547.22-1547.49|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[1] I2=myrisc.cpu.decoded_imm_uj[2] I3=myrisc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[2] O=myrisc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1547.22-1547.49|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_I2_SB_LUT4_I3_O[0] I3=myrisc.cpu.reg_next_pc[0] O=myrisc.cpu.reg_pc_SB_DFFESR_Q_30_D[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_DFFESR C=CLK D=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[26] E=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_2_O[0] Q=myrisc.cpu.reg_pc[27] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[25] E=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_2_O[0] Q=myrisc.cpu.reg_pc[26] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[24] E=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_2_O[0] Q=myrisc.cpu.reg_pc[25] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[23] E=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_2_O[0] Q=myrisc.cpu.reg_pc[24] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[22] E=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_2_O[0] Q=myrisc.cpu.reg_pc[23] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[21] E=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_2_O[0] Q=myrisc.cpu.reg_pc[22] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESS C=CLK D=myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[15] E=myrisc.cpu.mem_do_wdata_SB_LUT4_I3_2_O[0] Q=myrisc.cpu.reg_pc[16] S=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_CARRY CI=myrisc.cpu.timer[0] CO=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2] I0=myrisc.cpu.timer[1] I1=$true
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1415.8-1415.17|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[9] CO=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[10] I0=myrisc.cpu.timer[9] I1=$true
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1415.8-1415.17|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8] CO=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[9] I0=myrisc.cpu.timer[8] I1=$true
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1415.8-1415.17|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[28] CO=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[29] I0=myrisc.cpu.timer[28] I1=$true
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1415.8-1415.17|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[27] CO=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[28] I0=myrisc.cpu.timer[27] I1=$true
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1415.8-1415.17|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[26] CO=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[27] I0=myrisc.cpu.timer[26] I1=$true
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1415.8-1415.17|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[25] CO=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[26] I0=myrisc.cpu.timer[25] I1=$true
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1415.8-1415.17|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[24] CO=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[25] I0=myrisc.cpu.timer[24] I1=$true
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1415.8-1415.17|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[23] CO=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[24] I0=myrisc.cpu.timer[23] I1=$true
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1415.8-1415.17|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[22] CO=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[23] I0=myrisc.cpu.timer[22] I1=$true
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1415.8-1415.17|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[21] CO=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[22] I0=myrisc.cpu.timer[21] I1=$true
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1415.8-1415.17|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[20] CO=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[21] I0=myrisc.cpu.timer[20] I1=$true
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1415.8-1415.17|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[19] CO=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[20] I0=myrisc.cpu.timer[19] I1=$true
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1415.8-1415.17|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[7] CO=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8] I0=myrisc.cpu.timer[7] I1=$true
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1415.8-1415.17|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[18] CO=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[19] I0=myrisc.cpu.timer[18] I1=$true
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1415.8-1415.17|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[17] CO=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[18] I0=myrisc.cpu.timer[17] I1=$true
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1415.8-1415.17|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[16] CO=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[17] I0=myrisc.cpu.timer[16] I1=$true
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1415.8-1415.17|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[15] CO=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[16] I0=myrisc.cpu.timer[15] I1=$true
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1415.8-1415.17|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[14] CO=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[15] I0=myrisc.cpu.timer[14] I1=$true
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1415.8-1415.17|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[13] CO=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[14] I0=myrisc.cpu.timer[13] I1=$true
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1415.8-1415.17|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[12] CO=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[13] I0=myrisc.cpu.timer[12] I1=$true
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1415.8-1415.17|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[11] CO=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[12] I0=myrisc.cpu.timer[11] I1=$true
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1415.8-1415.17|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[10] CO=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[11] I0=myrisc.cpu.timer[10] I1=$true
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1415.8-1415.17|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[6] CO=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[7] I0=myrisc.cpu.timer[6] I1=$true
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1415.8-1415.17|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[5] CO=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[6] I0=myrisc.cpu.timer[5] I1=$true
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1415.8-1415.17|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4] CO=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[5] I0=myrisc.cpu.timer[4] I1=$true
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1415.8-1415.17|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3] CO=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4] I0=myrisc.cpu.timer[3] I1=$true
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1415.8-1415.17|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[30] CO=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[31] I0=myrisc.cpu.timer[30] I1=$true
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1415.8-1415.17|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2] CO=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3] I0=myrisc.cpu.timer[2] I1=$true
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1415.8-1415.17|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[29] CO=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[30] I0=myrisc.cpu.timer[29] I1=$true
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1415.8-1415.17|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=CLK D=myrisc.cpu.timer_SB_DFFSR_Q_D Q=myrisc.cpu.timer[31] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFFSR C=CLK D=myrisc.cpu.timer_SB_DFFSR_Q_1_D Q=myrisc.cpu.timer[30] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFFSR C=CLK D=myrisc.cpu.timer_SB_DFFSR_Q_10_D Q=myrisc.cpu.timer[21] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=myrisc.cpu.instr_timer_SB_LUT4_I3_O[0] I1=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[21] I2=myrisc.cpu.cpuregs_rs1[21] I3=myrisc.cpu.instr_timer_SB_LUT4_I3_O[3] O=myrisc.cpu.timer_SB_DFFSR_Q_10_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000001000100
.gate SB_DFFSR C=CLK D=myrisc.cpu.timer_SB_DFFSR_Q_11_D Q=myrisc.cpu.timer[20] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=myrisc.cpu.instr_timer_SB_LUT4_I3_O[0] I1=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[20] I2=myrisc.cpu.cpuregs_rs1[20] I3=myrisc.cpu.instr_timer_SB_LUT4_I3_O[3] O=myrisc.cpu.timer_SB_DFFSR_Q_11_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000001000100
.gate SB_DFFSR C=CLK D=myrisc.cpu.timer_SB_DFFSR_Q_12_D Q=myrisc.cpu.timer[19] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=myrisc.cpu.instr_timer_SB_LUT4_I3_O[0] I1=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[19] I2=myrisc.cpu.cpuregs_rs1[19] I3=myrisc.cpu.instr_timer_SB_LUT4_I3_O[3] O=myrisc.cpu.timer_SB_DFFSR_Q_12_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000001000100
.gate SB_DFFSR C=CLK D=myrisc.cpu.timer_SB_DFFSR_Q_13_D Q=myrisc.cpu.timer[18] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=myrisc.cpu.instr_timer_SB_LUT4_I3_O[0] I1=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[18] I2=myrisc.cpu.cpuregs_rs1[18] I3=myrisc.cpu.instr_timer_SB_LUT4_I3_O[3] O=myrisc.cpu.timer_SB_DFFSR_Q_13_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000001000100
.gate SB_DFFSR C=CLK D=myrisc.cpu.timer_SB_DFFSR_Q_14_D Q=myrisc.cpu.timer[17] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=myrisc.cpu.instr_timer_SB_LUT4_I3_O[0] I1=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[17] I2=myrisc.cpu.cpuregs_rs1[17] I3=myrisc.cpu.instr_timer_SB_LUT4_I3_O[3] O=myrisc.cpu.timer_SB_DFFSR_Q_14_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000001000100
.gate SB_DFFSR C=CLK D=myrisc.cpu.timer_SB_DFFSR_Q_15_D Q=myrisc.cpu.timer[16] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=myrisc.cpu.instr_timer_SB_LUT4_I3_O[0] I1=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[16] I2=myrisc.cpu.cpuregs_rs1[16] I3=myrisc.cpu.instr_timer_SB_LUT4_I3_O[3] O=myrisc.cpu.timer_SB_DFFSR_Q_15_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000001000100
.gate SB_DFFSR C=CLK D=myrisc.cpu.timer_SB_DFFSR_Q_16_D Q=myrisc.cpu.timer[15] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=myrisc.cpu.instr_timer_SB_LUT4_I3_O[0] I1=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[15] I2=myrisc.cpu.cpuregs_rs1[15] I3=myrisc.cpu.instr_timer_SB_LUT4_I3_O[3] O=myrisc.cpu.timer_SB_DFFSR_Q_16_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000001000100
.gate SB_DFFSR C=CLK D=myrisc.cpu.timer_SB_DFFSR_Q_17_D Q=myrisc.cpu.timer[14] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=myrisc.cpu.instr_timer_SB_LUT4_I3_O[0] I1=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[14] I2=myrisc.cpu.cpuregs_rs1[14] I3=myrisc.cpu.instr_timer_SB_LUT4_I3_O[3] O=myrisc.cpu.timer_SB_DFFSR_Q_17_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000001000100
.gate SB_DFFSR C=CLK D=myrisc.cpu.timer_SB_DFFSR_Q_18_D Q=myrisc.cpu.timer[13] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=myrisc.cpu.instr_timer_SB_LUT4_I3_O[0] I1=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[13] I2=myrisc.cpu.cpuregs_rs1[13] I3=myrisc.cpu.instr_timer_SB_LUT4_I3_O[3] O=myrisc.cpu.timer_SB_DFFSR_Q_18_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000001000100
.gate SB_DFFSR C=CLK D=myrisc.cpu.timer_SB_DFFSR_Q_19_D Q=myrisc.cpu.timer[12] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=myrisc.cpu.instr_timer_SB_LUT4_I3_O[0] I1=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[12] I2=myrisc.cpu.cpuregs_rs1[12] I3=myrisc.cpu.instr_timer_SB_LUT4_I3_O[3] O=myrisc.cpu.timer_SB_DFFSR_Q_19_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=myrisc.cpu.instr_timer_SB_LUT4_I3_O[0] I1=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[30] I2=myrisc.cpu.cpuregs_rs1[30] I3=myrisc.cpu.instr_timer_SB_LUT4_I3_O[3] O=myrisc.cpu.timer_SB_DFFSR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000001000100
.gate SB_DFFSR C=CLK D=myrisc.cpu.timer_SB_DFFSR_Q_2_D Q=myrisc.cpu.timer[29] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFFSR C=CLK D=myrisc.cpu.timer_SB_DFFSR_Q_20_D Q=myrisc.cpu.timer[11] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=myrisc.cpu.instr_timer_SB_LUT4_I3_O[0] I1=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[11] I2=myrisc.cpu.cpuregs_rs1[11] I3=myrisc.cpu.instr_timer_SB_LUT4_I3_O[3] O=myrisc.cpu.timer_SB_DFFSR_Q_20_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000001000100
.gate SB_DFFSR C=CLK D=myrisc.cpu.timer_SB_DFFSR_Q_21_D Q=myrisc.cpu.timer[10] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=myrisc.cpu.instr_timer_SB_LUT4_I3_O[0] I1=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[10] I2=myrisc.cpu.cpuregs_rs1[10] I3=myrisc.cpu.instr_timer_SB_LUT4_I3_O[3] O=myrisc.cpu.timer_SB_DFFSR_Q_21_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000001000100
.gate SB_DFFSR C=CLK D=myrisc.cpu.timer_SB_DFFSR_Q_22_D Q=myrisc.cpu.timer[9] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=myrisc.cpu.instr_timer_SB_LUT4_I3_O[0] I1=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[9] I2=myrisc.cpu.cpuregs_rs1[9] I3=myrisc.cpu.instr_timer_SB_LUT4_I3_O[3] O=myrisc.cpu.timer_SB_DFFSR_Q_22_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000001000100
.gate SB_DFFSR C=CLK D=myrisc.cpu.timer_SB_DFFSR_Q_23_D Q=myrisc.cpu.timer[8] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=myrisc.cpu.instr_timer_SB_LUT4_I3_O[0] I1=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[8] I2=myrisc.cpu.cpuregs_rs1[8] I3=myrisc.cpu.instr_timer_SB_LUT4_I3_O[3] O=myrisc.cpu.timer_SB_DFFSR_Q_23_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000001000100
.gate SB_DFFSR C=CLK D=myrisc.cpu.timer_SB_DFFSR_Q_24_D Q=myrisc.cpu.timer[7] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=myrisc.cpu.instr_timer_SB_LUT4_I3_O[0] I1=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[7] I2=myrisc.cpu.cpuregs_rs1[7] I3=myrisc.cpu.instr_timer_SB_LUT4_I3_O[3] O=myrisc.cpu.timer_SB_DFFSR_Q_24_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000001000100
.gate SB_DFFSR C=CLK D=myrisc.cpu.timer_SB_DFFSR_Q_25_D Q=myrisc.cpu.timer[6] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=myrisc.cpu.instr_timer_SB_LUT4_I3_O[0] I1=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[6] I2=myrisc.cpu.cpuregs_rs1[6] I3=myrisc.cpu.instr_timer_SB_LUT4_I3_O[3] O=myrisc.cpu.timer_SB_DFFSR_Q_25_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000001000100
.gate SB_DFFSR C=CLK D=myrisc.cpu.timer_SB_DFFSR_Q_26_D Q=myrisc.cpu.timer[5] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=myrisc.cpu.instr_timer_SB_LUT4_I3_O[0] I1=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[5] I2=myrisc.cpu.cpuregs_rs1[5] I3=myrisc.cpu.instr_timer_SB_LUT4_I3_O[3] O=myrisc.cpu.timer_SB_DFFSR_Q_26_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000001000100
.gate SB_DFFSR C=CLK D=myrisc.cpu.timer_SB_DFFSR_Q_27_D Q=myrisc.cpu.timer[4] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=myrisc.cpu.instr_timer_SB_LUT4_I3_O[0] I1=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[4] I2=myrisc.cpu.cpuregs_rs1[4] I3=myrisc.cpu.instr_timer_SB_LUT4_I3_O[3] O=myrisc.cpu.timer_SB_DFFSR_Q_27_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000001000100
.gate SB_DFFSR C=CLK D=myrisc.cpu.timer_SB_DFFSR_Q_28_D Q=myrisc.cpu.timer[3] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=myrisc.cpu.instr_timer_SB_LUT4_I3_O[0] I1=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[3] I2=myrisc.cpu.cpuregs_rs1[3] I3=myrisc.cpu.instr_timer_SB_LUT4_I3_O[3] O=myrisc.cpu.timer_SB_DFFSR_Q_28_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000001000100
.gate SB_DFFSR C=CLK D=myrisc.cpu.timer_SB_DFFSR_Q_29_D Q=myrisc.cpu.timer[2] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=myrisc.cpu.instr_timer_SB_LUT4_I3_O[0] I1=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[2] I2=myrisc.cpu.cpuregs_rs1[2] I3=myrisc.cpu.instr_timer_SB_LUT4_I3_O[3] O=myrisc.cpu.timer_SB_DFFSR_Q_29_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=myrisc.cpu.instr_timer_SB_LUT4_I3_O[0] I1=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[29] I2=myrisc.cpu.cpuregs_rs1[29] I3=myrisc.cpu.instr_timer_SB_LUT4_I3_O[3] O=myrisc.cpu.timer_SB_DFFSR_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000001000100
.gate SB_DFFSR C=CLK D=myrisc.cpu.timer_SB_DFFSR_Q_3_D Q=myrisc.cpu.timer[28] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFFSR C=CLK D=myrisc.cpu.timer_SB_DFFSR_Q_30_D Q=myrisc.cpu.timer[1] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=myrisc.cpu.instr_timer_SB_LUT4_I3_O[0] I1=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[1] I2=myrisc.cpu.cpuregs_rs1[1] I3=myrisc.cpu.instr_timer_SB_LUT4_I3_O[3] O=myrisc.cpu.timer_SB_DFFSR_Q_30_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000001000100
.gate SB_DFFSR C=CLK D=myrisc.cpu.timer_SB_DFFSR_Q_31_D Q=myrisc.cpu.timer[0] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=myrisc.cpu.instr_timer_SB_LUT4_I3_O[0] I1=myrisc.cpu.timer[0] I2=myrisc.cpu.cpuregs_rs1[0] I3=myrisc.cpu.instr_timer_SB_LUT4_I3_O[3] O=myrisc.cpu.timer_SB_DFFSR_Q_31_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=myrisc.cpu.instr_timer_SB_LUT4_I3_O[0] I1=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[28] I2=myrisc.cpu.cpuregs_rs1[28] I3=myrisc.cpu.instr_timer_SB_LUT4_I3_O[3] O=myrisc.cpu.timer_SB_DFFSR_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000001000100
.gate SB_DFFSR C=CLK D=myrisc.cpu.timer_SB_DFFSR_Q_4_D Q=myrisc.cpu.timer[27] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=myrisc.cpu.instr_timer_SB_LUT4_I3_O[0] I1=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[27] I2=myrisc.cpu.cpuregs_rs1[27] I3=myrisc.cpu.instr_timer_SB_LUT4_I3_O[3] O=myrisc.cpu.timer_SB_DFFSR_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000001000100
.gate SB_DFFSR C=CLK D=myrisc.cpu.timer_SB_DFFSR_Q_5_D Q=myrisc.cpu.timer[26] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=myrisc.cpu.instr_timer_SB_LUT4_I3_O[0] I1=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[26] I2=myrisc.cpu.cpuregs_rs1[26] I3=myrisc.cpu.instr_timer_SB_LUT4_I3_O[3] O=myrisc.cpu.timer_SB_DFFSR_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000001000100
.gate SB_DFFSR C=CLK D=myrisc.cpu.timer_SB_DFFSR_Q_6_D Q=myrisc.cpu.timer[25] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=myrisc.cpu.instr_timer_SB_LUT4_I3_O[0] I1=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[25] I2=myrisc.cpu.cpuregs_rs1[25] I3=myrisc.cpu.instr_timer_SB_LUT4_I3_O[3] O=myrisc.cpu.timer_SB_DFFSR_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000001000100
.gate SB_DFFSR C=CLK D=myrisc.cpu.timer_SB_DFFSR_Q_7_D Q=myrisc.cpu.timer[24] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=myrisc.cpu.instr_timer_SB_LUT4_I3_O[0] I1=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[24] I2=myrisc.cpu.cpuregs_rs1[24] I3=myrisc.cpu.instr_timer_SB_LUT4_I3_O[3] O=myrisc.cpu.timer_SB_DFFSR_Q_7_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000001000100
.gate SB_DFFSR C=CLK D=myrisc.cpu.timer_SB_DFFSR_Q_8_D Q=myrisc.cpu.timer[23] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=myrisc.cpu.instr_timer_SB_LUT4_I3_O[0] I1=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[23] I2=myrisc.cpu.cpuregs_rs1[23] I3=myrisc.cpu.instr_timer_SB_LUT4_I3_O[3] O=myrisc.cpu.timer_SB_DFFSR_Q_8_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000001000100
.gate SB_DFFSR C=CLK D=myrisc.cpu.timer_SB_DFFSR_Q_9_D Q=myrisc.cpu.timer[22] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=myrisc.cpu.instr_timer_SB_LUT4_I3_O[0] I1=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[22] I2=myrisc.cpu.cpuregs_rs1[22] I3=myrisc.cpu.instr_timer_SB_LUT4_I3_O[3] O=myrisc.cpu.timer_SB_DFFSR_Q_9_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=myrisc.cpu.instr_timer_SB_LUT4_I3_O[0] I1=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[31] I2=myrisc.cpu.cpuregs_rs1[31] I3=myrisc.cpu.instr_timer_SB_LUT4_I3_O[3] O=myrisc.cpu.timer_SB_DFFSR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=$false I1=myrisc.cpu.timer[9] I2=$true I3=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[9] O=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1415.8-1415.17|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.timer[8] I2=$true I3=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8] O=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1415.8-1415.17|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.timer[29] I2=$true I3=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[29] O=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1415.8-1415.17|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.timer[28] I2=$true I3=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[28] O=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1415.8-1415.17|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.timer[27] I2=$true I3=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[27] O=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1415.8-1415.17|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.timer[26] I2=$true I3=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[26] O=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1415.8-1415.17|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.timer[25] I2=$true I3=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[25] O=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1415.8-1415.17|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.timer[24] I2=$true I3=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[24] O=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1415.8-1415.17|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.timer[23] I2=$true I3=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[23] O=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1415.8-1415.17|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.timer[22] I2=$true I3=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[22] O=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1415.8-1415.17|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.timer[21] I2=$true I3=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[21] O=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1415.8-1415.17|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.timer[20] I2=$true I3=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[20] O=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1415.8-1415.17|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.timer[7] I2=$true I3=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[7] O=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1415.8-1415.17|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.timer[1] I2=$true I3=myrisc.cpu.timer[0] O=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1415.8-1415.17|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.timer[19] I2=$true I3=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[19] O=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1415.8-1415.17|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.timer[18] I2=$true I3=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[18] O=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1415.8-1415.17|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.timer[17] I2=$true I3=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[17] O=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1415.8-1415.17|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.timer[16] I2=$true I3=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[16] O=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1415.8-1415.17|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.timer[15] I2=$true I3=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[15] O=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1415.8-1415.17|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.timer[14] I2=$true I3=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[14] O=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1415.8-1415.17|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.timer[13] I2=$true I3=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[13] O=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1415.8-1415.17|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.timer[12] I2=$true I3=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[12] O=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1415.8-1415.17|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.timer[11] I2=$true I3=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[11] O=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1415.8-1415.17|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.timer[6] I2=$true I3=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[6] O=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1415.8-1415.17|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.timer[10] I2=$true I3=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[10] O=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1415.8-1415.17|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.timer[5] I2=$true I3=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[5] O=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1415.8-1415.17|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.timer[4] I2=$true I3=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4] O=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1415.8-1415.17|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.timer[3] I2=$true I3=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3] O=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1415.8-1415.17|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.timer[31] I2=$true I3=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[31] O=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1415.8-1415.17|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.timer[30] I2=$true I3=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[30] O=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1415.8-1415.17|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.cpu.timer[2] I2=$true I3=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2] O=myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1415.8-1415.17|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_DFFSR C=CLK D=myrisc.cpu.cpu_state[0] Q=myrisc.cpu.trap R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:1374.2-1946.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.trap I3=myrisc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1] O=myrisc.cpu.trap_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.trap I3=resetn O=myrisc.cpu.trap_SB_LUT4_I2_1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_DFFSR C=CLK D=myrisc.intcon_reg.mem_port_ready_SB_DFFSR_Q_D Q=myrisc.intcon_reg.mem_port_ready R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:192.6-202.6|gio.v:24.5-36.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=myrisc.intcon_reg.odata_SB_DFFESR_Q_E_SB_LUT4_O_I2[1] I2=myrisc.rx.uart_rx_ready_SB_DFFESR_Q_D[0] I3=myrisc.intcon_reg.odata_SB_DFFESR_Q_E_SB_LUT4_O_I1[1] O=myrisc.intcon_reg.mem_port_ready_SB_DFFSR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_DFFESR C=CLK D=myrisc.cpu.mem_wdata[1] E=myrisc.intcon_reg.odata_SB_DFFESR_Q_E Q=myrisc.intcon_reg.odata[1] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:192.6-202.6|gio.v:24.5-36.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.mem_wdata[0] E=myrisc.intcon_reg.odata_SB_DFFESR_Q_E Q=myrisc.intcon_reg.odata[0] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:192.6-202.6|gio.v:24.5-36.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=myrisc.intcon_reg.wen I1=myrisc.intcon_reg.odata_SB_DFFESR_Q_E_SB_LUT4_O_I1[1] I2=myrisc.intcon_reg.odata_SB_DFFESR_Q_E_SB_LUT4_O_I2[1] I3=resetn O=myrisc.intcon_reg.odata_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.intcon_reg.odata_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[1] I3=myrisc.cpu.mem_addr[2] O=myrisc.intcon_reg.odata_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.mem_addr[2] I3=myrisc.intcon_reg.odata_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[1] O=myrisc.intcon_reg.odata_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=myrisc.intcon_reg.wen I1=myrisc.intcon_reg.odata_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[0] I2=myrisc.intcon_reg.odata_SB_DFFESR_Q_E_SB_LUT4_O_I2[1] I3=resetn O=myrisc.intcon_reg.odata_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.intcon_reg.odata_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[0] I3=myrisc.intcon_reg.odata_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[1] O=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=myrisc.cpu.mem_addr[5] I1=myrisc.cpu.mem_addr[4] I2=myrisc.cpu.mem_addr[6] I3=myrisc.cpu.mem_addr[7] O=myrisc.intcon_reg.odata_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=myrisc.cpu.mem_addr[3] I2=myrisc.cpu.mem_addr[0] I3=myrisc.cpu.mem_addr[1] O=myrisc.intcon_reg.odata_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=$false I1=myrisc.intcon_reg.odata_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1[1] I2=myrisc.intcon_reg.odata_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[1] I3=myrisc.cpu.mem_addr[4] O=myrisc.intcon_reg.odata_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.cpu.mem_addr[4] I3=myrisc.intcon_reg.odata_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1[1] O=myrisc.intcon_reg.odata_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=myrisc.cpu.mem_addr[2] I1=myrisc.cpu.mem_addr[0] I2=myrisc.cpu.mem_addr[1] I3=myrisc.cpu.mem_addr[3] O=myrisc.intcon_reg.odata_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$false I1=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0] I2=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1] I3=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2] O=myrisc.intcon_reg.odata_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0] I3=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[1] O=myrisc.intcon_reg.odata_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=myrisc.intcon_reg.odata[1] I2=myrisc.tx.uart_transmitter.o_TX_Active_L I3=myrisc.cpu.irq_pending[3] O=myrisc.intcon_reg.odata_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000111111
.gate SB_DFFE C=CLK D=myrisc.intcon_reg.wen_SB_DFFE_Q_D E=myrisc.cpu.trap_SB_LUT4_I2_1_O[2] Q=myrisc.intcon_reg.wen
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:94.4-105.3|picorv32.v:548.2-624.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=myrisc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0[0] I1=myrisc.intcon_reg.wen I2=myrisc.intcon_reg.wen_SB_DFFE_Q_D_SB_LUT4_O_I2[2] I3=myrisc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3[1] O=myrisc.intcon_reg.wen_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000011111000
.gate SB_LUT4 I0=myrisc.cpu.reg_op1[1] I1=myrisc.cpu.reg_op1[0] I2=myrisc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I3[2] I3=myrisc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1] O=myrisc.intcon_reg.wen_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000100000000
.gate SB_LUT4 I0=myrisc.intcon_reg.odata_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[0] I1=myrisc.intcon_reg.odata_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[1] I2=myrisc.intcon_reg.odata_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2] I3=myrisc.intcon_reg.wen O=myrisc.tx.uart_tx_ready_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_DFFSR C=CLK D=myrisc.intflags_reg.mem_port_ready_SB_DFFSR_Q_D Q=myrisc.intflags_reg.mem_port_ready R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:222.7-232.6|gio.v:24.5-36.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=myrisc.intcon_reg.odata_SB_DFFESR_Q_E_SB_LUT4_O_I2[1] I2=myrisc.rx.uart_rx_ready_SB_DFFESR_Q_D[0] I3=myrisc.intcon_reg.odata_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2] O=myrisc.intflags_reg.mem_port_ready_SB_DFFSR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_DFFESR C=CLK D=myrisc.tx.uart_transmitter.o_TX_Active_L E=myrisc.intflags_reg.odata_SB_DFFESR_Q_E Q=myrisc.intflags_reg.odata[1] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:222.7-232.6|gio.v:24.5-36.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.rx.uart_rx_int_flag E=myrisc.intflags_reg.odata_SB_DFFESR_Q_E Q=myrisc.intflags_reg.odata[0] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:222.7-232.6|gio.v:24.5-36.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.intcon_reg.odata_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2] I2=myrisc.intcon_reg.odata_SB_DFFESR_Q_E_SB_LUT4_O_I2[1] I3=resetn O=myrisc.intflags_reg.odata_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000011111111
.gate SB_LUT4 I0=myrisc.intflags_reg.mem_port_ready I1=myrisc.intflags_reg.odata[1] I2=myrisc.rx.uart_receiver.o_RX_Byte[1] I3=myrisc.rx.uart_rx_ready O=myrisc.intflags_reg.odata_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000010001000
.gate SB_LUT4 I0=$false I1=myrisc.portb.odata[1] I2=myrisc.intflags_reg.odata_SB_LUT4_I1_O[1] I3=myrisc.portb.mem_port_ready O=myrisc.intflags_reg.odata_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=myrisc.intflags_reg.odata_SB_LUT4_I1_O_SB_LUT4_I2_O[0] I1=myrisc.intflags_reg.odata_SB_LUT4_I1_O_SB_LUT4_I2_O[1] I2=myrisc.ram_ready I3=myrisc.rom_ready O=myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100110011001010
.gate SB_LUT4 I0=$false I1=myrisc.pico_rom.rdata[1] I2=myrisc.memory.rdata[1] I3=myrisc.ram_ready O=myrisc.intflags_reg.odata_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=myrisc.tx.uart_tx_ready_SB_LUT4_I1_O[1] I2=myrisc.intflags_reg.mem_port_ready I3=myrisc.intflags_reg.odata[0] O=myrisc.intflags_reg.odata_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=myrisc.pico_rom.rdata[0] I1=myrisc.rom_ready I2=myrisc.memory.rdata[0] I3=myrisc.ram_ready O=myrisc.intflags_reg.odata_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000010111011
.gate SB_LUT4 I0=myrisc.rx.uart_rx_ready I1=myrisc.rx.uart_receiver.o_RX_Byte[0] I2=myrisc.portb.odata[0] I3=myrisc.portb.mem_port_ready O=myrisc.intflags_reg.odata_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000111101110111
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.ram_ready I3=myrisc.rom_ready O=myrisc.intflags_reg.odata_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_RAM40_4K MASK[0]=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_3_O[0] MASK[1]=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_3_O[0] MASK[2]=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_3_O[0] MASK[3]=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_3_O[0] MASK[4]=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_3_O[0] MASK[5]=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_3_O[0] MASK[6]=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_3_O[0] MASK[7]=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_3_O[0] MASK[8]=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_3_O[1] MASK[9]=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_3_O[1] MASK[10]=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_3_O[1] MASK[11]=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_3_O[1] MASK[12]=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_3_O[1] MASK[13]=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_3_O[1] MASK[14]=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_3_O[1] MASK[15]=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_3_O[1] RADDR[0]=myrisc.cpu.mem_addr[2] RADDR[1]=myrisc.cpu.mem_addr[3] RADDR[2]=myrisc.cpu.mem_addr[4] RADDR[3]=myrisc.cpu.mem_addr[5] RADDR[4]=myrisc.cpu.mem_addr[6] RADDR[5]=myrisc.cpu.mem_addr[7] RADDR[6]=myrisc.cpu.mem_addr[8] RADDR[7]=myrisc.cpu.mem_addr[9] RADDR[8]=$false RADDR[9]=$false RADDR[10]=$false RCLK=CLK RCLKE=$true RDATA[0]=myrisc.memory.rdata[0] RDATA[1]=myrisc.memory.rdata[1] RDATA[2]=myrisc.memory.rdata[2] RDATA[3]=myrisc.memory.rdata[3] RDATA[4]=myrisc.memory.rdata[4] RDATA[5]=myrisc.memory.rdata[5] RDATA[6]=myrisc.memory.rdata[6] RDATA[7]=myrisc.memory.rdata[7] RDATA[8]=myrisc.memory.rdata[8] RDATA[9]=myrisc.memory.rdata[9] RDATA[10]=myrisc.memory.rdata[10] RDATA[11]=myrisc.memory.rdata[11] RDATA[12]=myrisc.memory.rdata[12] RDATA[13]=myrisc.memory.rdata[13] RDATA[14]=myrisc.memory.rdata[14] RDATA[15]=myrisc.memory.rdata[15] RE=$true WADDR[0]=myrisc.cpu.mem_addr[2] WADDR[1]=myrisc.cpu.mem_addr[3] WADDR[2]=myrisc.cpu.mem_addr[4] WADDR[3]=myrisc.cpu.mem_addr[5] WADDR[4]=myrisc.cpu.mem_addr[6] WADDR[5]=myrisc.cpu.mem_addr[7] WADDR[6]=myrisc.cpu.mem_addr[8] WADDR[7]=myrisc.cpu.mem_addr[9] WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=CLK WCLKE=myrisc.memory.mem.0.0.0_WCLKE WDATA[0]=myrisc.cpu.mem_wdata[0] WDATA[1]=myrisc.cpu.mem_wdata[1] WDATA[2]=myrisc.cpu.mem_wdata[2] WDATA[3]=myrisc.cpu.mem_wdata[3] WDATA[4]=myrisc.cpu.mem_wdata[4] WDATA[5]=myrisc.cpu.mem_wdata[5] WDATA[6]=myrisc.cpu.mem_wdata[6] WDATA[7]=myrisc.cpu.mem_wdata[7] WDATA[8]=myrisc.cpu.mem_wdata[8] WDATA[9]=myrisc.cpu.mem_wdata[9] WDATA[10]=myrisc.cpu.mem_wdata[10] WDATA[11]=myrisc.cpu.mem_wdata[11] WDATA[12]=myrisc.cpu.mem_wdata[12] WDATA[13]=myrisc.cpu.mem_wdata[13] WDATA[14]=myrisc.cpu.mem_wdata[14] WDATA[15]=myrisc.cpu.mem_wdata[15] WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:212.4-224.3|/usr/local/bin/../share/yosys/ice40/brams_map.v:54.7-66.6"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 00
.param WRITE_MODE 00
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_3_O[0] I3=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_3_O[1] O=myrisc.memory.mem.0.0.0_WCLKE
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111111111111
.gate SB_RAM40_4K MASK[0]=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O[0] MASK[1]=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O[0] MASK[2]=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O[0] MASK[3]=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O[0] MASK[4]=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O[0] MASK[5]=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O[0] MASK[6]=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O[0] MASK[7]=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O[0] MASK[8]=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O[1] MASK[9]=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O[1] MASK[10]=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O[1] MASK[11]=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O[1] MASK[12]=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O[1] MASK[13]=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O[1] MASK[14]=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O[1] MASK[15]=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O[1] RADDR[0]=myrisc.cpu.mem_addr[2] RADDR[1]=myrisc.cpu.mem_addr[3] RADDR[2]=myrisc.cpu.mem_addr[4] RADDR[3]=myrisc.cpu.mem_addr[5] RADDR[4]=myrisc.cpu.mem_addr[6] RADDR[5]=myrisc.cpu.mem_addr[7] RADDR[6]=myrisc.cpu.mem_addr[8] RADDR[7]=myrisc.cpu.mem_addr[9] RADDR[8]=$false RADDR[9]=$false RADDR[10]=$false RCLK=CLK RCLKE=$true RDATA[0]=myrisc.memory.rdata[16] RDATA[1]=myrisc.memory.rdata[17] RDATA[2]=myrisc.memory.rdata[18] RDATA[3]=myrisc.memory.rdata[19] RDATA[4]=myrisc.memory.rdata[20] RDATA[5]=myrisc.memory.rdata[21] RDATA[6]=myrisc.memory.rdata[22] RDATA[7]=myrisc.memory.rdata[23] RDATA[8]=myrisc.memory.rdata[24] RDATA[9]=myrisc.memory.rdata[25] RDATA[10]=myrisc.memory.rdata[26] RDATA[11]=myrisc.memory.rdata[27] RDATA[12]=myrisc.memory.rdata[28] RDATA[13]=myrisc.memory.rdata[29] RDATA[14]=myrisc.memory.rdata[30] RDATA[15]=myrisc.memory.rdata[31] RE=$true WADDR[0]=myrisc.cpu.mem_addr[2] WADDR[1]=myrisc.cpu.mem_addr[3] WADDR[2]=myrisc.cpu.mem_addr[4] WADDR[3]=myrisc.cpu.mem_addr[5] WADDR[4]=myrisc.cpu.mem_addr[6] WADDR[5]=myrisc.cpu.mem_addr[7] WADDR[6]=myrisc.cpu.mem_addr[8] WADDR[7]=myrisc.cpu.mem_addr[9] WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=CLK WCLKE=myrisc.memory.mem.1.0.0_WCLKE WDATA[0]=myrisc.cpu.mem_wdata[16] WDATA[1]=myrisc.cpu.mem_wdata[17] WDATA[2]=myrisc.cpu.mem_wdata[18] WDATA[3]=myrisc.cpu.mem_wdata[19] WDATA[4]=myrisc.cpu.mem_wdata[20] WDATA[5]=myrisc.cpu.mem_wdata[21] WDATA[6]=myrisc.cpu.mem_wdata[22] WDATA[7]=myrisc.cpu.mem_wdata[23] WDATA[8]=myrisc.cpu.mem_wdata[24] WDATA[9]=myrisc.cpu.mem_wdata[25] WDATA[10]=myrisc.cpu.mem_wdata[26] WDATA[11]=myrisc.cpu.mem_wdata[27] WDATA[12]=myrisc.cpu.mem_wdata[28] WDATA[13]=myrisc.cpu.mem_wdata[29] WDATA[14]=myrisc.cpu.mem_wdata[30] WDATA[15]=myrisc.cpu.mem_wdata[31] WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:212.4-224.3|/usr/local/bin/../share/yosys/ice40/brams_map.v:54.7-66.6"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 00
.param WRITE_MODE 00
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O[0] I3=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O[1] O=myrisc.memory.mem.1.0.0_WCLKE
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111111111111
.gate SB_RAM40_4K MASK[0]=$true MASK[1]=$true MASK[2]=$true MASK[3]=$true MASK[4]=$true MASK[5]=$true MASK[6]=$true MASK[7]=$true MASK[8]=$true MASK[9]=$true MASK[10]=$true MASK[11]=$true MASK[12]=$true MASK[13]=$true MASK[14]=$true MASK[15]=$true RADDR[0]=myrisc.cpu.mem_addr[2] RADDR[1]=myrisc.cpu.mem_addr[3] RADDR[2]=myrisc.cpu.mem_addr[4] RADDR[3]=myrisc.cpu.mem_addr[5] RADDR[4]=myrisc.cpu.mem_addr[6] RADDR[5]=myrisc.cpu.mem_addr[7] RADDR[6]=myrisc.cpu.mem_addr[8] RADDR[7]=myrisc.cpu.mem_addr[9] RADDR[8]=$false RADDR[9]=$false RADDR[10]=$false RCLK=CLK RCLKE=$true RDATA[0]=myrisc.pico_rom.rdata[0] RDATA[1]=myrisc.pico_rom.rdata[1] RDATA[2]=myrisc.pico_rom.rdata[2] RDATA[3]=myrisc.pico_rom.rdata[3] RDATA[4]=myrisc.pico_rom.rdata[4] RDATA[5]=myrisc.pico_rom.rdata[5] RDATA[6]=myrisc.pico_rom.rdata[6] RDATA[7]=myrisc.pico_rom.rdata[7] RDATA[8]=myrisc.pico_rom.rdata[8] RDATA[9]=myrisc.pico_rom.rdata[9] RDATA[10]=myrisc.pico_rom.rdata[10] RDATA[11]=myrisc.pico_rom.rdata[11] RDATA[12]=myrisc.pico_rom.rdata[12] RDATA[13]=myrisc.pico_rom.rdata[13] RDATA[14]=myrisc.pico_rom.rdata[14] RDATA[15]=myrisc.pico_rom.rdata[15] RE=$true WADDR[0]=$false WADDR[1]=$false WADDR[2]=$false WADDR[3]=$false WADDR[4]=$false WADDR[5]=$false WADDR[6]=$false WADDR[7]=$false WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=$false WCLKE=$false WDATA[0]=$false WDATA[1]=$false WDATA[2]=$false WDATA[3]=$false WDATA[4]=$false WDATA[5]=$false WDATA[6]=$false WDATA[7]=$false WDATA[8]=$false WDATA[9]=$false WDATA[10]=$false WDATA[11]=$false WDATA[12]=$false WDATA[13]=$false WDATA[14]=$false WDATA[15]=$false WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:212.4-224.3|/usr/local/bin/../share/yosys/ice40/brams_map.v:54.7-66.6"
.param INIT_0 1100101011011010110001101101001011000010110010101101111001000010110110100011101011010110001100101101001000101010110011100010001011001010000110101100011000010010110000100000101001110001000110010000000000000000000000000000000010101000011000010110000000001011
.param INIT_1 0100100110100110010010001000011001010111111000100101011011000010010101011010001001010100100000100100001111100010010000101100001001000001101000100100000010000010000000001110111111000101000010111101101011111010110101101111001011010010111010101100111011100010
.param INIT_2 0000010100010011000001001001001100000100000100110000001110010011000000110001001100000010100100110000001000010011000000011001001100000000100100110000000000001011010111111110011001011110110001100101110110100110010111001000011001001011111001100100101011000110
.param INIT_3 0000110100010011000011001001001100001100000100110000101110010011000010110001001100001010100100110000101000010011000010011001001100001001000100110000100010010011000010000001001100000111100100110000011100010011000001101001001100000110000100110000010110010011
.param INIT_4 0101011101100011000001011001001100000101000100111100110011100011000001010001000101000001000101001101100001100011000001100001001100000101100100110000010100010011000001010001011100001111100100110000111100010011000011101001001100001110000100110000110110010011
.param INIT_5 0000010000000000000000000001000011000111100100010111011110010011000000100000000000000000000100001100011110010001011101111001001110111111111011010000000000000101000000000000000000000000000000001010000000000001111111101011010100000101000100010010000000100011
.param INIT_6 1000010001100011110000101001000000010111111111011000010001100011000000000000011000001111111100001000001011100111000000000001000000000000000001110000000000000010000000000001000010000000100000100000100000000000000000000001000011000101000100010111010100010011
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00111111010001011111111011000100110000111001100000000111000100110000011110110111100001010011111000100111100000111011111111101101000000000000011110000111101110101011111111101101000000000000011110110111110111010001011111111101
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 00
.param WRITE_MODE 00
.gate SB_RAM40_4K MASK[0]=$true MASK[1]=$true MASK[2]=$true MASK[3]=$true MASK[4]=$true MASK[5]=$true MASK[6]=$true MASK[7]=$true MASK[8]=$true MASK[9]=$true MASK[10]=$true MASK[11]=$true MASK[12]=$true MASK[13]=$true MASK[14]=$true MASK[15]=$true RADDR[0]=myrisc.cpu.mem_addr[2] RADDR[1]=myrisc.cpu.mem_addr[3] RADDR[2]=myrisc.cpu.mem_addr[4] RADDR[3]=myrisc.cpu.mem_addr[5] RADDR[4]=myrisc.cpu.mem_addr[6] RADDR[5]=myrisc.cpu.mem_addr[7] RADDR[6]=myrisc.cpu.mem_addr[8] RADDR[7]=myrisc.cpu.mem_addr[9] RADDR[8]=$false RADDR[9]=$false RADDR[10]=$false RCLK=CLK RCLKE=$true RDATA[0]=myrisc.pico_rom.rdata[16] RDATA[1]=myrisc.pico_rom.rdata[17] RDATA[2]=myrisc.pico_rom.rdata[18] RDATA[3]=myrisc.pico_rom.rdata[19] RDATA[4]=myrisc.pico_rom.rdata[20] RDATA[5]=myrisc.pico_rom.rdata[21] RDATA[6]=myrisc.pico_rom.rdata[22] RDATA[7]=myrisc.pico_rom.rdata[23] RDATA[8]=myrisc.pico_rom.rdata[24] RDATA[9]=myrisc.pico_rom.rdata[25] RDATA[10]=myrisc.pico_rom.rdata[26] RDATA[11]=myrisc.pico_rom.rdata[27] RDATA[12]=myrisc.pico_rom.rdata[28] RDATA[13]=myrisc.pico_rom.rdata[29] RDATA[14]=myrisc.pico_rom.rdata[30] RDATA[15]=myrisc.pico_rom.rdata[31] RE=$true WADDR[0]=$false WADDR[1]=$false WADDR[2]=$false WADDR[3]=$false WADDR[4]=$false WADDR[5]=$false WADDR[6]=$false WADDR[7]=$false WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=$false WCLKE=$false WDATA[0]=$false WDATA[1]=$false WDATA[2]=$false WDATA[3]=$false WDATA[4]=$false WDATA[5]=$false WDATA[6]=$false WDATA[7]=$false WDATA[8]=$false WDATA[9]=$false WDATA[10]=$false WDATA[11]=$false WDATA[12]=$false WDATA[13]=$false WDATA[14]=$false WDATA[15]=$false WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:212.4-224.3|/usr/local/bin/../share/yosys/ice40/brams_map.v:54.7-66.6"
.param INIT_0 1100110011011110110010001101011011000100110011101100000011000110110111000011111011011000001101101101010000101110110100000010011011001100000111101100100000010110110001000000111011000000000001100000000000000001000000000001001100000000000100110000011000000000
.param INIT_1 0100101000110110010010010001011001011000011100100101011101010010010101100011001001010101000100100100010001110010010000110101001001000010001100100100000100010010000100001100000000000000000000001101110011111110110110001111011011010100111011101101000011100110
.param INIT_2 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000011000010000100101011111010101100101111000110110010111010001011001001100011101100100101101010110
.param INIT_3 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_4 0000000010110101000000000000000000000000000000001111111011000101000001011001000111000001100101000000000011000101000000000000000000000000000000000000101101000101000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_5 1100001110011000000001110001001100000111101101110000010000000101110000111001100000000111000100110000011110110111000000100000010110000000100000100001010101111101000001000110001100000000000000000000000000000000001000001010000101001101111000110000000000000101
.param INIT_6 0000000000000111100001111011101010111111111011010000000000000111100001111011101010100000001000110000011000010011000001110001001100000110101101111010101000100011010001110011011100000111101101111100001110011000000001110001001100000111101101110000100000000101
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx10111111111110011000010100111110001001111000001100001111111100000000000000010000001101111100100111111110110001001011011111011101000101111111110110000100011000111100001010010000000101111111110100000000000000001011111111101101
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 00
.param WRITE_MODE 00
.gate SB_DFFSR C=CLK D=myrisc.porta.mem_port_ready_SB_DFFSR_Q_D Q=myrisc.porta.mem_port_ready R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:144.7-154.6|gio.v:24.5-36.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=myrisc.cpu.last_mem_valid_SB_DFFSR_Q_D[0] I1=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0] I2=myrisc.intcon_reg.odata_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[1] I3=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0] O=myrisc.porta.mem_port_ready_SB_DFFSR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_DFFSR C=CLK D=myrisc.portb.mem_port_ready_SB_DFFSR_Q_D Q=myrisc.portb.mem_port_ready R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:167.7-177.6|gio.v:24.5-36.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.portb.mem_port_ready_SB_DFFSR_Q_D_SB_LUT4_O_I2[0] I3=myrisc.rx.uart_rx_ready_SB_DFFESR_Q_D[0] O=myrisc.portb.mem_port_ready_SB_DFFSR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.portb.mem_port_ready_SB_DFFSR_Q_D_SB_LUT4_O_I2[0] I3=resetn O=myrisc.portb.mem_port_ready_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000011111111
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.rx.int_reset_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2] I3=myrisc.intcon_reg.odata_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[1] O=myrisc.portb.mem_port_ready_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_DFFESR C=CLK D=PIN_8 E=myrisc.portb.mem_port_ready_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O Q=myrisc.portb.odata[7] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:167.7-177.6|gio.v:24.5-36.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=PIN_7 E=myrisc.portb.mem_port_ready_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O Q=myrisc.portb.odata[6] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:167.7-177.6|gio.v:24.5-36.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=PIN_6 E=myrisc.portb.mem_port_ready_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O Q=myrisc.portb.odata[5] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:167.7-177.6|gio.v:24.5-36.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=PIN_5 E=myrisc.portb.mem_port_ready_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O Q=myrisc.portb.odata[4] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:167.7-177.6|gio.v:24.5-36.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=PIN_4 E=myrisc.portb.mem_port_ready_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O Q=myrisc.portb.odata[3] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:167.7-177.6|gio.v:24.5-36.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=PIN_3 E=myrisc.portb.mem_port_ready_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O Q=myrisc.portb.odata[2] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:167.7-177.6|gio.v:24.5-36.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=PIN_2 E=myrisc.portb.mem_port_ready_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O Q=myrisc.portb.odata[1] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:167.7-177.6|gio.v:24.5-36.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=PIN_1 E=myrisc.portb.mem_port_ready_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O Q=myrisc.portb.odata[0] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:167.7-177.6|gio.v:24.5-36.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFF C=CLK D=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O[0] Q=myrisc.ram_ready
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:77.1-81.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=CLK D=myrisc.rom_ready_SB_DFF_Q_D Q=myrisc.rom_ready
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:77.1-81.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0[0] I1=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I1[1] I2=myrisc.cpu.last_mem_valid_SB_DFFSR_Q_D[0] I3=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3[31] O=myrisc.rom_ready_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0[0] I3=myrisc.cpu.last_mem_valid_SB_DFFSR_Q_D[0] O=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O[0] I3=myrisc.cpu.mem_wstrb[3] O=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O[0] I3=myrisc.cpu.mem_wstrb[2] O=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O[0] I3=myrisc.cpu.mem_wstrb[1] O=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O[0] I3=myrisc.intcon_reg.wen O=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0] I1=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0] I2=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2] I3=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[31] O=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0111111100000000
.gate SB_LUT4 I0=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1] I1=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[1] I2=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[0] I3=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[3] O=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=myrisc.cpu.mem_addr[8] I1=myrisc.cpu.mem_addr[9] I2=myrisc.cpu.mem_addr[21] I3=myrisc.cpu.mem_addr[10] O=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=myrisc.cpu.mem_addr[20] I1=myrisc.cpu.mem_addr[11] I2=myrisc.cpu.mem_addr[22] I3=myrisc.cpu.mem_addr[23] O=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=myrisc.cpu.mem_addr[8] I1=myrisc.cpu.mem_addr[9] I2=myrisc.cpu.mem_addr[10] I3=myrisc.cpu.mem_addr[11] O=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=myrisc.cpu.mem_addr[12] I1=myrisc.cpu.mem_addr[13] I2=myrisc.cpu.mem_addr[14] I3=myrisc.cpu.mem_addr[15] O=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=myrisc.cpu.mem_addr[21] I1=myrisc.cpu.mem_addr[22] I2=myrisc.cpu.mem_addr[23] I3=myrisc.cpu.mem_addr[20] O=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=myrisc.cpu.mem_addr[16] I1=myrisc.cpu.mem_addr[17] I2=myrisc.cpu.mem_addr[18] I3=myrisc.cpu.mem_addr[19] O=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0] I3=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1] O=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=myrisc.cpu.mem_addr[24] I1=myrisc.cpu.mem_addr[25] I2=myrisc.cpu.mem_addr[26] I3=myrisc.cpu.mem_addr[27] O=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=myrisc.cpu.mem_addr[28] I1=myrisc.cpu.mem_addr[29] I2=myrisc.cpu.mem_addr[30] I3=myrisc.cpu.mem_addr[31] O=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_CARRY CI=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI[31] CO=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[31] I0=$false I1=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[31]
.attr src "top.v:57.9-67.3|vargen.v:79.42-79.65|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI[9] CO=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI[10] I0=$false I1=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[9]
.attr src "top.v:57.9-67.3|vargen.v:79.42-79.65|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI[8] CO=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI[9] I0=$false I1=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.attr src "top.v:57.9-67.3|vargen.v:79.42-79.65|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI[28] CO=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI[29] I0=$false I1=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[28]
.attr src "top.v:57.9-67.3|vargen.v:79.42-79.65|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI[27] CO=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI[28] I0=$false I1=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[27]
.attr src "top.v:57.9-67.3|vargen.v:79.42-79.65|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI[26] CO=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI[27] I0=$false I1=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[26]
.attr src "top.v:57.9-67.3|vargen.v:79.42-79.65|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI[25] CO=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI[26] I0=$false I1=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[25]
.attr src "top.v:57.9-67.3|vargen.v:79.42-79.65|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI[24] CO=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI[25] I0=$false I1=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[24]
.attr src "top.v:57.9-67.3|vargen.v:79.42-79.65|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI[23] CO=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI[24] I0=$false I1=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[23]
.attr src "top.v:57.9-67.3|vargen.v:79.42-79.65|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI[22] CO=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI[23] I0=$false I1=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[22]
.attr src "top.v:57.9-67.3|vargen.v:79.42-79.65|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI[21] CO=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI[22] I0=$false I1=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[21]
.attr src "top.v:57.9-67.3|vargen.v:79.42-79.65|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI[20] CO=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI[21] I0=$false I1=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[20]
.attr src "top.v:57.9-67.3|vargen.v:79.42-79.65|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[0] CO=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI[2] I0=$false I1=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.attr src "top.v:57.9-67.3|vargen.v:79.42-79.65|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI[7] CO=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI[8] I0=$false I1=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.attr src "top.v:57.9-67.3|vargen.v:79.42-79.65|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI[19] CO=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI[20] I0=$false I1=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[19]
.attr src "top.v:57.9-67.3|vargen.v:79.42-79.65|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI[18] CO=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI[19] I0=$false I1=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[18]
.attr src "top.v:57.9-67.3|vargen.v:79.42-79.65|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI[17] CO=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI[18] I0=$false I1=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[17]
.attr src "top.v:57.9-67.3|vargen.v:79.42-79.65|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI[16] CO=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI[17] I0=$false I1=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[16]
.attr src "top.v:57.9-67.3|vargen.v:79.42-79.65|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI[15] CO=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI[16] I0=$false I1=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[15]
.attr src "top.v:57.9-67.3|vargen.v:79.42-79.65|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI[14] CO=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI[15] I0=$false I1=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[14]
.attr src "top.v:57.9-67.3|vargen.v:79.42-79.65|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI[13] CO=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI[14] I0=$false I1=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[13]
.attr src "top.v:57.9-67.3|vargen.v:79.42-79.65|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI[12] CO=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI[13] I0=$false I1=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[12]
.attr src "top.v:57.9-67.3|vargen.v:79.42-79.65|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI[11] CO=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI[12] I0=$false I1=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[11]
.attr src "top.v:57.9-67.3|vargen.v:79.42-79.65|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI[10] CO=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI[11] I0=$true I1=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[10]
.attr src "top.v:57.9-67.3|vargen.v:79.42-79.65|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI[6] CO=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI[7] I0=$false I1=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.attr src "top.v:57.9-67.3|vargen.v:79.42-79.65|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI[5] CO=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI[6] I0=$false I1=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.attr src "top.v:57.9-67.3|vargen.v:79.42-79.65|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI[4] CO=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI[5] I0=$false I1=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.attr src "top.v:57.9-67.3|vargen.v:79.42-79.65|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI[3] CO=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI[4] I0=$false I1=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.attr src "top.v:57.9-67.3|vargen.v:79.42-79.65|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI[30] CO=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI[31] I0=$false I1=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[30]
.attr src "top.v:57.9-67.3|vargen.v:79.42-79.65|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI[2] CO=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI[3] I0=$false I1=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.attr src "top.v:57.9-67.3|vargen.v:79.42-79.65|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI[29] CO=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI[30] I0=$false I1=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[29]
.attr src "top.v:57.9-67.3|vargen.v:79.42-79.65|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=myrisc.cpu.mem_valid I1=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I1[1] I2=myrisc.intcon_reg.wen I3=resetn O=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000011111111
.gate SB_LUT4 I0=$false I1=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0] I2=myrisc.intcon_reg.odata_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[1] I3=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0] O=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[0] I3=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[1] O=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_CARRY CI=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[31] CO=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3[31] I0=$false I1=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[31]
.attr src "top.v:57.9-67.3|vargen.v:79.69-79.93|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[9] CO=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[10] I0=$false I1=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[9]
.attr src "top.v:57.9-67.3|vargen.v:79.69-79.93|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[8] CO=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[9] I0=$false I1=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.attr src "top.v:57.9-67.3|vargen.v:79.69-79.93|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[28] CO=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[29] I0=$false I1=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[28]
.attr src "top.v:57.9-67.3|vargen.v:79.69-79.93|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[27] CO=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[28] I0=$false I1=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[27]
.attr src "top.v:57.9-67.3|vargen.v:79.69-79.93|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[26] CO=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[27] I0=$false I1=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[26]
.attr src "top.v:57.9-67.3|vargen.v:79.69-79.93|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[25] CO=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[26] I0=$false I1=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[25]
.attr src "top.v:57.9-67.3|vargen.v:79.69-79.93|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[24] CO=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[25] I0=$false I1=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[24]
.attr src "top.v:57.9-67.3|vargen.v:79.69-79.93|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[23] CO=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[24] I0=$false I1=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[23]
.attr src "top.v:57.9-67.3|vargen.v:79.69-79.93|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[22] CO=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[23] I0=$false I1=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[22]
.attr src "top.v:57.9-67.3|vargen.v:79.69-79.93|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[21] CO=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[22] I0=$false I1=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[21]
.attr src "top.v:57.9-67.3|vargen.v:79.69-79.93|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[20] CO=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[21] I0=$true I1=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[20]
.attr src "top.v:57.9-67.3|vargen.v:79.69-79.93|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[0] CO=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2] I0=$false I1=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.attr src "top.v:57.9-67.3|vargen.v:79.69-79.93|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[7] CO=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[8] I0=$false I1=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.attr src "top.v:57.9-67.3|vargen.v:79.69-79.93|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[19] CO=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[20] I0=$false I1=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[19]
.attr src "top.v:57.9-67.3|vargen.v:79.69-79.93|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[18] CO=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[19] I0=$false I1=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[18]
.attr src "top.v:57.9-67.3|vargen.v:79.69-79.93|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[17] CO=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[18] I0=$false I1=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[17]
.attr src "top.v:57.9-67.3|vargen.v:79.69-79.93|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[16] CO=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[17] I0=$false I1=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[16]
.attr src "top.v:57.9-67.3|vargen.v:79.69-79.93|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[15] CO=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[16] I0=$false I1=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[15]
.attr src "top.v:57.9-67.3|vargen.v:79.69-79.93|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[14] CO=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[15] I0=$false I1=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[14]
.attr src "top.v:57.9-67.3|vargen.v:79.69-79.93|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[13] CO=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[14] I0=$false I1=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[13]
.attr src "top.v:57.9-67.3|vargen.v:79.69-79.93|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[12] CO=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[13] I0=$false I1=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[12]
.attr src "top.v:57.9-67.3|vargen.v:79.69-79.93|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[11] CO=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[12] I0=$false I1=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[11]
.attr src "top.v:57.9-67.3|vargen.v:79.69-79.93|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[10] CO=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[11] I0=$false I1=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[10]
.attr src "top.v:57.9-67.3|vargen.v:79.69-79.93|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[6] CO=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[7] I0=$false I1=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.attr src "top.v:57.9-67.3|vargen.v:79.69-79.93|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[5] CO=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[6] I0=$false I1=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.attr src "top.v:57.9-67.3|vargen.v:79.69-79.93|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4] CO=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[5] I0=$false I1=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.attr src "top.v:57.9-67.3|vargen.v:79.69-79.93|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3] CO=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4] I0=$false I1=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.attr src "top.v:57.9-67.3|vargen.v:79.69-79.93|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[30] CO=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[31] I0=$false I1=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[30]
.attr src "top.v:57.9-67.3|vargen.v:79.69-79.93|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2] CO=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3] I0=$false I1=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.attr src "top.v:57.9-67.3|vargen.v:79.69-79.93|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[29] CO=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[30] I0=$false I1=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[29]
.attr src "top.v:57.9-67.3|vargen.v:79.69-79.93|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.mem_addr[31] O=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.mem_addr[30] O=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.mem_addr[19] O=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.mem_addr[18] O=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.mem_addr[17] O=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.mem_addr[16] O=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.mem_addr[15] O=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.mem_addr[14] O=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.mem_addr[13] O=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.mem_addr[12] O=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.mem_addr[9] O=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.mem_addr[8] O=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.mem_addr[29] O=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.mem_addr[7] O=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.mem_addr[6] O=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.mem_addr[5] O=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.mem_addr[1] O=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.mem_addr[0] O=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.mem_addr[21] O=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.mem_addr[11] O=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.mem_addr[10] O=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.mem_addr[4] O=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.mem_addr[3] O=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.mem_addr[28] O=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.mem_addr[20] O=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.mem_addr[2] O=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.mem_addr[27] O=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.mem_addr[26] O=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.mem_addr[25] O=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.mem_addr[24] O=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.mem_addr[23] O=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.cpu.mem_addr[22] O=myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_DFFSR C=CLK D=myrisc.rx.int_reset_SB_DFFSR_Q_D Q=myrisc.rx.int_reset R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:292.38-304.2|uart.v:336.1-357.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=myrisc.intcon_reg.wen I2=myrisc.rx.int_reset I3=myrisc.rx.int_reset_SB_DFFSR_Q_D_SB_LUT4_O_I3[0] O=myrisc.rx.int_reset_SB_DFFSR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=myrisc.cpu.mem_addr[0] I1=myrisc.cpu.mem_addr[1] I2=myrisc.rx.int_reset_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2] I3=myrisc.cpu.mem_addr[3] O=myrisc.rx.int_reset_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$false I1=myrisc.intcon_reg.odata_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[0] I2=myrisc.intcon_reg.odata_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[1] I3=myrisc.cpu.mem_addr[2] O=myrisc.rx.int_reset_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.rx.int_reset O=myrisc.rx.uart_rx_int_flag_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_DFFESR C=CLK D=myrisc.rx.uart_receiver.RX_Byte_temp_SB_DFFESR_Q_D E=myrisc.rx.uart_receiver.RX_Byte_temp_SB_DFFESR_Q_E Q=myrisc.rx.uart_receiver.RX_Byte_temp[7] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:292.38-304.2|uart.v:327.9-334.5|uart.v:163.3-249.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.rx.uart_receiver.RX_Byte_temp_SB_DFFESR_Q_1_D E=myrisc.rx.uart_receiver.RX_Byte_temp_SB_DFFESR_Q_E Q=myrisc.rx.uart_receiver.RX_Byte_temp[6] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:292.38-304.2|uart.v:327.9-334.5|uart.v:163.3-249.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=myrisc.rx.uart_receiver.i_RX_Serial I1=myrisc.rx.uart_receiver.RX_Byte_temp[6] I2=myrisc.rx.uart_receiver.RX_Byte_temp_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[3] I3=myrisc.rx.uart_receiver.r_Bit_Index[2] O=myrisc.rx.uart_receiver.RX_Byte_temp_SB_DFFESR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010110011001100
.gate SB_DFFESR C=CLK D=myrisc.rx.uart_receiver.RX_Byte_temp_SB_DFFESR_Q_2_D E=myrisc.rx.uart_receiver.RX_Byte_temp_SB_DFFESR_Q_E Q=myrisc.rx.uart_receiver.RX_Byte_temp[5] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:292.38-304.2|uart.v:327.9-334.5|uart.v:163.3-249.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.rx.uart_receiver.RX_Byte_temp[5] I2=myrisc.rx.uart_receiver.i_RX_Serial I3=myrisc.rx.uart_receiver.RX_Byte_temp_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2] O=myrisc.rx.uart_receiver.RX_Byte_temp_SB_DFFESR_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=myrisc.rx.uart_receiver.r_Bit_Index[1] I2=myrisc.rx.uart_receiver.r_Bit_Index[0] I3=myrisc.rx.uart_receiver.r_Bit_Index[2] O=myrisc.rx.uart_receiver.RX_Byte_temp_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000000000000
.gate SB_DFFESR C=CLK D=myrisc.rx.uart_receiver.RX_Byte_temp_SB_DFFESR_Q_3_D E=myrisc.rx.uart_receiver.RX_Byte_temp_SB_DFFESR_Q_E Q=myrisc.rx.uart_receiver.RX_Byte_temp[4] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:292.38-304.2|uart.v:327.9-334.5|uart.v:163.3-249.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=myrisc.rx.uart_receiver.i_RX_Serial I1=myrisc.rx.uart_receiver.RX_Byte_temp[4] I2=myrisc.rx.uart_receiver.RX_Byte_temp_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[2] I3=myrisc.rx.uart_receiver.r_Bit_Index[2] O=myrisc.rx.uart_receiver.RX_Byte_temp_SB_DFFESR_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010110011001100
.gate SB_DFFESR C=CLK D=myrisc.rx.uart_receiver.RX_Byte_temp_SB_DFFESR_Q_4_D E=myrisc.rx.uart_receiver.RX_Byte_temp_SB_DFFESR_Q_E Q=myrisc.rx.uart_receiver.RX_Byte_temp[3] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:292.38-304.2|uart.v:327.9-334.5|uart.v:163.3-249.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=myrisc.rx.uart_receiver.RX_Byte_temp_SB_DFFESR_Q_D_SB_LUT4_O_I0[0] I1=myrisc.rx.uart_receiver.RX_Byte_temp_SB_DFFESR_Q_D_SB_LUT4_O_I1[0] I2=myrisc.rx.uart_receiver.RX_Byte_temp[3] I3=myrisc.rx.uart_receiver.r_Bit_Index[2] O=myrisc.rx.uart_receiver.RX_Byte_temp_SB_DFFESR_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000010111010
.gate SB_DFFESR C=CLK D=myrisc.rx.uart_receiver.RX_Byte_temp_SB_DFFESR_Q_5_D E=myrisc.rx.uart_receiver.RX_Byte_temp_SB_DFFESR_Q_E Q=myrisc.rx.uart_receiver.RX_Byte_temp[2] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:292.38-304.2|uart.v:327.9-334.5|uart.v:163.3-249.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=myrisc.rx.uart_receiver.i_RX_Serial I1=myrisc.rx.uart_receiver.RX_Byte_temp[2] I2=myrisc.rx.uart_receiver.r_Bit_Index[2] I3=myrisc.rx.uart_receiver.RX_Byte_temp_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[3] O=myrisc.rx.uart_receiver.RX_Byte_temp_SB_DFFESR_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101011001100
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.rx.uart_receiver.r_Bit_Index[0] I3=myrisc.rx.uart_receiver.r_Bit_Index[1] O=myrisc.rx.uart_receiver.RX_Byte_temp_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_DFFESR C=CLK D=myrisc.rx.uart_receiver.RX_Byte_temp_SB_DFFESR_Q_6_D E=myrisc.rx.uart_receiver.RX_Byte_temp_SB_DFFESR_Q_E Q=myrisc.rx.uart_receiver.RX_Byte_temp[1] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:292.38-304.2|uart.v:327.9-334.5|uart.v:163.3-249.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.rx.uart_receiver.RX_Byte_temp[1] I2=myrisc.rx.uart_receiver.i_RX_Serial I3=myrisc.rx.uart_receiver.RX_Byte_temp_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2] O=myrisc.rx.uart_receiver.RX_Byte_temp_SB_DFFESR_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=myrisc.rx.uart_receiver.r_Bit_Index[1] I2=myrisc.rx.uart_receiver.r_Bit_Index[2] I3=myrisc.rx.uart_receiver.r_Bit_Index[0] O=myrisc.rx.uart_receiver.RX_Byte_temp_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100000000
.gate SB_DFFESR C=CLK D=myrisc.rx.uart_receiver.RX_Byte_temp_SB_DFFESR_Q_7_D E=myrisc.rx.uart_receiver.RX_Byte_temp_SB_DFFESR_Q_E Q=myrisc.rx.uart_receiver.RX_Byte_temp[0] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:292.38-304.2|uart.v:327.9-334.5|uart.v:163.3-249.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=myrisc.rx.uart_receiver.i_RX_Serial I1=myrisc.rx.uart_receiver.RX_Byte_temp[0] I2=myrisc.rx.uart_receiver.r_Bit_Index[2] I3=myrisc.rx.uart_receiver.RX_Byte_temp_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[2] O=myrisc.rx.uart_receiver.RX_Byte_temp_SB_DFFESR_Q_7_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101011001100
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.rx.uart_receiver.r_Bit_Index[0] I3=myrisc.rx.uart_receiver.r_Bit_Index[1] O=myrisc.rx.uart_receiver.RX_Byte_temp_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=myrisc.rx.uart_receiver.RX_Byte_temp_SB_DFFESR_Q_D_SB_LUT4_O_I0[0] I1=myrisc.rx.uart_receiver.RX_Byte_temp_SB_DFFESR_Q_D_SB_LUT4_O_I1[0] I2=myrisc.rx.uart_receiver.r_Bit_Index[2] I3=myrisc.rx.uart_receiver.RX_Byte_temp[7] O=myrisc.rx.uart_receiver.RX_Byte_temp_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011111110100000
.gate SB_LUT4 I0=$false I1=myrisc.rx.uart_receiver.i_RX_Serial I2=myrisc.rx.uart_receiver.r_Bit_Index[0] I3=myrisc.rx.uart_receiver.r_Bit_Index[1] O=myrisc.rx.uart_receiver.RX_Byte_temp_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.rx.uart_receiver.RX_Byte_temp_SB_DFFESR_Q_D_SB_LUT4_O_I1[0] I3=myrisc.rx.uart_receiver.r_Bit_Index[2] O=myrisc.rx.uart_receiver.RX_Byte_temp_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=myrisc.rx.uart_receiver.RX_Byte_temp_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1] I1=$false I2=myrisc.rx.uart_receiver.r_Bit_Index[2] I3=myrisc.rx.uart_receiver.RX_Byte_temp_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_I3[2] O=myrisc.rx.uart_receiver.RX_Byte_temp_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:292.38-304.2|uart.v:327.9-334.5|uart.v:212.24-212.39|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000010101010000
.gate SB_LUT4 I0=myrisc.rx.uart_receiver.RX_Byte_temp_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1] I1=$false I2=myrisc.rx.uart_receiver.r_Bit_Index[1] I3=myrisc.rx.uart_receiver.r_Bit_Index[0] O=myrisc.rx.uart_receiver.RX_Byte_temp_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:292.38-304.2|uart.v:327.9-334.5|uart.v:212.24-212.39|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=myrisc.rx.uart_receiver.r_Bit_Index[0] CO=myrisc.rx.uart_receiver.RX_Byte_temp_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_I3[2] I0=$false I1=myrisc.rx.uart_receiver.r_Bit_Index[1]
.attr src "top.v:57.9-67.3|vargen.v:292.38-304.2|uart.v:327.9-334.5|uart.v:212.24-212.39|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.rx.uart_receiver.r_Bit_Index[0] I3=myrisc.rx.uart_receiver.r_Bit_Index[1] O=myrisc.rx.uart_receiver.RX_Byte_temp_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=myrisc.rx.uart_receiver.o_RX_DV_SB_LUT4_I1_I2[31] I2=myrisc.rx.uart_receiver.r_SM_Main[2] I3=resetn O=myrisc.rx.uart_receiver.RX_Byte_temp_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000011111111
.gate SB_DFF C=CLK D=myrisc.rx.uart_receiver.r_rx_meta Q=myrisc.rx.uart_receiver.i_RX_Serial
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:292.38-304.2|uart.v:327.9-334.5|uart.v:157.3-160.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFFESR C=CLK D=myrisc.rx.uart_receiver.RX_Byte_temp[7] E=myrisc.rx.uart_receiver.o_RX_Byte_SB_DFFESR_Q_E Q=myrisc.rx.uart_receiver.o_RX_Byte[7] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:292.38-304.2|uart.v:327.9-334.5|uart.v:163.3-249.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.rx.uart_receiver.RX_Byte_temp[6] E=myrisc.rx.uart_receiver.o_RX_Byte_SB_DFFESR_Q_E Q=myrisc.rx.uart_receiver.o_RX_Byte[6] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:292.38-304.2|uart.v:327.9-334.5|uart.v:163.3-249.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.rx.uart_receiver.RX_Byte_temp[5] E=myrisc.rx.uart_receiver.o_RX_Byte_SB_DFFESR_Q_E Q=myrisc.rx.uart_receiver.o_RX_Byte[5] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:292.38-304.2|uart.v:327.9-334.5|uart.v:163.3-249.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.rx.uart_receiver.RX_Byte_temp[4] E=myrisc.rx.uart_receiver.o_RX_Byte_SB_DFFESR_Q_E Q=myrisc.rx.uart_receiver.o_RX_Byte[4] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:292.38-304.2|uart.v:327.9-334.5|uart.v:163.3-249.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.rx.uart_receiver.RX_Byte_temp[3] E=myrisc.rx.uart_receiver.o_RX_Byte_SB_DFFESR_Q_E Q=myrisc.rx.uart_receiver.o_RX_Byte[3] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:292.38-304.2|uart.v:327.9-334.5|uart.v:163.3-249.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.rx.uart_receiver.RX_Byte_temp[2] E=myrisc.rx.uart_receiver.o_RX_Byte_SB_DFFESR_Q_E Q=myrisc.rx.uart_receiver.o_RX_Byte[2] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:292.38-304.2|uart.v:327.9-334.5|uart.v:163.3-249.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.rx.uart_receiver.RX_Byte_temp[1] E=myrisc.rx.uart_receiver.o_RX_Byte_SB_DFFESR_Q_E Q=myrisc.rx.uart_receiver.o_RX_Byte[1] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:292.38-304.2|uart.v:327.9-334.5|uart.v:163.3-249.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.rx.uart_receiver.RX_Byte_temp[0] E=myrisc.rx.uart_receiver.o_RX_Byte_SB_DFFESR_Q_E Q=myrisc.rx.uart_receiver.o_RX_Byte[0] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:292.38-304.2|uart.v:327.9-334.5|uart.v:163.3-249.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.rx.uart_receiver.o_RX_DV_SB_LUT4_I1_I2[31] I2=myrisc.rx.uart_receiver.r_SM_Main[4] I3=resetn O=myrisc.rx.uart_receiver.o_RX_Byte_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000011111111
.gate SB_DFFESR C=CLK D=myrisc.rx.uart_receiver.o_RX_DV_SB_DFFESR_Q_D[1] E=myrisc.rx.uart_receiver.o_RX_DV_SB_DFFESR_Q_E Q=myrisc.rx.uart_receiver.o_RX_DV R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:292.38-304.2|uart.v:327.9-334.5|uart.v:163.3-249.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=myrisc.rx.uart_receiver.r_SM_Main[4] I1=myrisc.rx.uart_receiver.r_SM_Main[1] I2=myrisc.rx.uart_receiver.r_SM_Main[0] I3=resetn O=myrisc.rx.uart_receiver.o_RX_DV_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111011111111
.gate SB_LUT4 I0=$false I1=myrisc.rx.uart_receiver.o_RX_DV I2=myrisc.rx.uart_receiver.o_RX_DV_SB_LUT4_I1_I2[31] I3=myrisc.rx.uart_receiver.r_SM_Main[4] O=myrisc.rx.uart_receiver.o_RX_DV_SB_DFFESR_Q_D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000000000
.gate SB_CARRY CI=myrisc.uart_conf_reg.odata_SB_CARRY_I1_CO[31] CO=myrisc.rx.uart_receiver.o_RX_DV_SB_LUT4_I1_I2[31] I0=$false I1=myrisc.uart_conf_reg.odata_SB_CARRY_I0_8_CO[31]
.attr src "top.v:57.9-67.3|vargen.v:292.38-304.2|uart.v:327.9-334.5|uart.v:203.11-203.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=myrisc.rx.int_reset I2=myrisc.rx.uart_receiver.o_RX_DV I3=resetn O=myrisc.rx.uart_rx_int_flag_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110011111111
.gate SB_DFFE C=CLK D=myrisc.rx.uart_receiver.r_Bit_Index_SB_DFFE_Q_D[2] E=myrisc.rx.uart_receiver.r_Bit_Index_SB_DFFE_Q_E Q=myrisc.rx.uart_receiver.r_Bit_Index[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:292.38-304.2|uart.v:327.9-334.5|uart.v:163.3-249.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.rx.uart_receiver.r_Bit_Index_SB_DFFE_Q_D[1] E=myrisc.rx.uart_receiver.r_Bit_Index_SB_DFFE_Q_E Q=myrisc.rx.uart_receiver.r_Bit_Index[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:292.38-304.2|uart.v:327.9-334.5|uart.v:163.3-249.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.rx.uart_receiver.r_Bit_Index_SB_DFFE_Q_D[0] E=myrisc.rx.uart_receiver.r_Bit_Index_SB_DFFE_Q_E Q=myrisc.rx.uart_receiver.r_Bit_Index[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:292.38-304.2|uart.v:327.9-334.5|uart.v:163.3-249.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=myrisc.rx.uart_receiver.r_Bit_Index[2] I1=myrisc.rx.uart_receiver.RX_Byte_temp_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[1] I2=myrisc.rx.uart_receiver.o_RX_DV_SB_LUT4_I1_I2[31] I3=myrisc.rx.uart_receiver.r_SM_Main[2] O=myrisc.rx.uart_receiver.r_Bit_Index_SB_DFFE_Q_D[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=myrisc.rx.uart_receiver.r_Bit_Index[1] I1=myrisc.rx.uart_receiver.RX_Byte_temp_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_1_O[1] I2=myrisc.rx.uart_receiver.o_RX_DV_SB_LUT4_I1_I2[31] I3=myrisc.rx.uart_receiver.r_SM_Main[2] O=myrisc.rx.uart_receiver.r_Bit_Index_SB_DFFE_Q_D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=myrisc.rx.uart_receiver.o_RX_DV_SB_LUT4_I1_I2[31] I2=myrisc.rx.uart_receiver.r_Bit_Index[0] I3=myrisc.rx.uart_receiver.r_SM_Main[2] O=myrisc.rx.uart_receiver.r_Bit_Index_SB_DFFE_Q_D[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011110000000000
.gate SB_LUT4 I0=$false I1=myrisc.rx.uart_receiver.r_SM_Main[0] I2=myrisc.rx.uart_receiver.r_SM_Main[2] I3=resetn O=myrisc.rx.uart_receiver.r_Bit_Index_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000000000
.gate SB_DFFE C=CLK D=myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[11] E=myrisc.rx.uart_receiver.r_Clock_Count_SB_DFFE_Q_E Q=myrisc.rx.uart_receiver.r_Clock_Count[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:292.38-304.2|uart.v:327.9-334.5|uart.v:163.3-249.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[10] E=myrisc.rx.uart_receiver.r_Clock_Count_SB_DFFE_Q_E Q=myrisc.rx.uart_receiver.r_Clock_Count[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:292.38-304.2|uart.v:327.9-334.5|uart.v:163.3-249.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[1] E=myrisc.rx.uart_receiver.r_Clock_Count_SB_DFFE_Q_E Q=myrisc.rx.uart_receiver.r_Clock_Count[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:292.38-304.2|uart.v:327.9-334.5|uart.v:163.3-249.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[0] E=myrisc.rx.uart_receiver.r_Clock_Count_SB_DFFE_Q_E Q=myrisc.rx.uart_receiver.r_Clock_Count[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:292.38-304.2|uart.v:327.9-334.5|uart.v:163.3-249.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[9] E=myrisc.rx.uart_receiver.r_Clock_Count_SB_DFFE_Q_E Q=myrisc.rx.uart_receiver.r_Clock_Count[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:292.38-304.2|uart.v:327.9-334.5|uart.v:163.3-249.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[8] E=myrisc.rx.uart_receiver.r_Clock_Count_SB_DFFE_Q_E Q=myrisc.rx.uart_receiver.r_Clock_Count[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:292.38-304.2|uart.v:327.9-334.5|uart.v:163.3-249.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[7] E=myrisc.rx.uart_receiver.r_Clock_Count_SB_DFFE_Q_E Q=myrisc.rx.uart_receiver.r_Clock_Count[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:292.38-304.2|uart.v:327.9-334.5|uart.v:163.3-249.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[6] E=myrisc.rx.uart_receiver.r_Clock_Count_SB_DFFE_Q_E Q=myrisc.rx.uart_receiver.r_Clock_Count[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:292.38-304.2|uart.v:327.9-334.5|uart.v:163.3-249.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[5] E=myrisc.rx.uart_receiver.r_Clock_Count_SB_DFFE_Q_E Q=myrisc.rx.uart_receiver.r_Clock_Count[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:292.38-304.2|uart.v:327.9-334.5|uart.v:163.3-249.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[4] E=myrisc.rx.uart_receiver.r_Clock_Count_SB_DFFE_Q_E Q=myrisc.rx.uart_receiver.r_Clock_Count[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:292.38-304.2|uart.v:327.9-334.5|uart.v:163.3-249.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[3] E=myrisc.rx.uart_receiver.r_Clock_Count_SB_DFFE_Q_E Q=myrisc.rx.uart_receiver.r_Clock_Count[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:292.38-304.2|uart.v:327.9-334.5|uart.v:163.3-249.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[2] E=myrisc.rx.uart_receiver.r_Clock_Count_SB_DFFE_Q_E Q=myrisc.rx.uart_receiver.r_Clock_Count[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:292.38-304.2|uart.v:327.9-334.5|uart.v:163.3-249.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.rx.uart_receiver.r_Clock_Count_SB_DFFE_Q_E_SB_LUT4_O_I2[0] I3=resetn O=myrisc.rx.uart_receiver.r_Clock_Count_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=myrisc.rx.uart_receiver.r_SM_Main[2] I1=myrisc.rx.uart_receiver.r_SM_Main[4] I2=myrisc.rx.uart_receiver.r_SM_Main[0] I3=myrisc.rx.uart_receiver.r_SM_Main[3] O=myrisc.rx.uart_receiver.r_Clock_Count_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_DFF C=CLK D=myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_D Q=myrisc.rx.uart_receiver.r_SM_Main[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=CLK D=myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D Q=myrisc.rx.uart_receiver.r_SM_Main[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=myrisc.rx.uart_receiver.i_RX_Serial I1=myrisc.rx.uart_receiver.r_SM_Main[0] I2=myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2[2] I3=resetn O=myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=myrisc.rx.uart_receiver.r_SM_Main[2] I1=myrisc.rx.uart_receiver.r_SM_Main[4] I2=myrisc.rx.uart_receiver.o_RX_DV_SB_LUT4_I1_I2[31] I3=myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2[2] O=myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000011110001
.gate SB_LUT4 I0=myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1] I1=$false I2=myrisc.rx.uart_receiver.r_Clock_Count[11] I3=myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[11] O=myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:292.38-304.2|uart.v:327.9-334.5|uart.v:195.25-195.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[9] CO=myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[10] I0=$false I1=myrisc.rx.uart_receiver.r_Clock_Count[9]
.attr src "top.v:57.9-67.3|vargen.v:292.38-304.2|uart.v:327.9-334.5|uart.v:195.25-195.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[8] CO=myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[9] I0=$false I1=myrisc.rx.uart_receiver.r_Clock_Count[8]
.attr src "top.v:57.9-67.3|vargen.v:292.38-304.2|uart.v:327.9-334.5|uart.v:195.25-195.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[7] CO=myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[8] I0=$false I1=myrisc.rx.uart_receiver.r_Clock_Count[7]
.attr src "top.v:57.9-67.3|vargen.v:292.38-304.2|uart.v:327.9-334.5|uart.v:195.25-195.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[6] CO=myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[7] I0=$false I1=myrisc.rx.uart_receiver.r_Clock_Count[6]
.attr src "top.v:57.9-67.3|vargen.v:292.38-304.2|uart.v:327.9-334.5|uart.v:195.25-195.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[5] CO=myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[6] I0=$false I1=myrisc.rx.uart_receiver.r_Clock_Count[5]
.attr src "top.v:57.9-67.3|vargen.v:292.38-304.2|uart.v:327.9-334.5|uart.v:195.25-195.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[4] CO=myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[5] I0=$false I1=myrisc.rx.uart_receiver.r_Clock_Count[4]
.attr src "top.v:57.9-67.3|vargen.v:292.38-304.2|uart.v:327.9-334.5|uart.v:195.25-195.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[3] CO=myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[4] I0=$false I1=myrisc.rx.uart_receiver.r_Clock_Count[3]
.attr src "top.v:57.9-67.3|vargen.v:292.38-304.2|uart.v:327.9-334.5|uart.v:195.25-195.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[2] CO=myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[3] I0=$false I1=myrisc.rx.uart_receiver.r_Clock_Count[2]
.attr src "top.v:57.9-67.3|vargen.v:292.38-304.2|uart.v:327.9-334.5|uart.v:195.25-195.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.rx.uart_receiver.r_Clock_Count[0] CO=myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[2] I0=$false I1=myrisc.rx.uart_receiver.r_Clock_Count[1]
.attr src "top.v:57.9-67.3|vargen.v:292.38-304.2|uart.v:327.9-334.5|uart.v:195.25-195.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[10] CO=myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[11] I0=$false I1=myrisc.rx.uart_receiver.r_Clock_Count[10]
.attr src "top.v:57.9-67.3|vargen.v:292.38-304.2|uart.v:327.9-334.5|uart.v:195.25-195.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[0] I1=myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1] I2=myrisc.rx.uart_receiver.r_Clock_Count[9] I3=myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[9] O=myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:292.38-304.2|uart.v:327.9-334.5|uart.v:195.25-195.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010001110110000
.gate SB_LUT4 I0=myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[0] I1=myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1] I2=myrisc.rx.uart_receiver.r_Clock_Count[8] I3=myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[8] O=myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:292.38-304.2|uart.v:327.9-334.5|uart.v:195.25-195.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010001110110000
.gate SB_LUT4 I0=myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[0] I1=myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1] I2=myrisc.rx.uart_receiver.r_Clock_Count[7] I3=myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[7] O=myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:292.38-304.2|uart.v:327.9-334.5|uart.v:195.25-195.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010001110110000
.gate SB_LUT4 I0=myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[0] I1=myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1] I2=myrisc.rx.uart_receiver.r_Clock_Count[6] I3=myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[6] O=myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:292.38-304.2|uart.v:327.9-334.5|uart.v:195.25-195.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010001110110000
.gate SB_LUT4 I0=myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[0] I1=myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1] I2=myrisc.rx.uart_receiver.r_Clock_Count[5] I3=myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[5] O=myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:292.38-304.2|uart.v:327.9-334.5|uart.v:195.25-195.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010001110110000
.gate SB_LUT4 I0=myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[0] I1=myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1] I2=myrisc.rx.uart_receiver.r_Clock_Count[4] I3=myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[4] O=myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:292.38-304.2|uart.v:327.9-334.5|uart.v:195.25-195.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010001110110000
.gate SB_LUT4 I0=myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[0] I1=myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1] I2=myrisc.rx.uart_receiver.r_Clock_Count[3] I3=myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[3] O=myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:292.38-304.2|uart.v:327.9-334.5|uart.v:195.25-195.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010001110110000
.gate SB_LUT4 I0=myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[0] I1=myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1] I2=myrisc.rx.uart_receiver.r_Clock_Count[2] I3=myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[2] O=myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:292.38-304.2|uart.v:327.9-334.5|uart.v:195.25-195.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010001110110000
.gate SB_LUT4 I0=myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[0] I1=myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1] I2=myrisc.rx.uart_receiver.r_Clock_Count[1] I3=myrisc.rx.uart_receiver.r_Clock_Count[0] O=myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:292.38-304.2|uart.v:327.9-334.5|uart.v:195.25-195.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010001110110000
.gate SB_LUT4 I0=myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[0] I1=myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1] I2=myrisc.rx.uart_receiver.r_Clock_Count[10] I3=myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[10] O=myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:292.38-304.2|uart.v:327.9-334.5|uart.v:195.25-195.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010001110110000
.gate SB_LUT4 I0=$false I1=myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[0] I2=myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1] I3=myrisc.rx.uart_receiver.r_Clock_Count[0] O=myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110000001111
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0] I3=myrisc.rx.uart_receiver.r_SM_Main[3] O=myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=myrisc.rx.uart_receiver.i_RX_Serial I2=myrisc.rx.uart_receiver.r_SM_Main[3] I3=myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0] O=myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=myrisc.rx.uart_receiver.r_SM_Main[0] I1=myrisc.rx.uart_receiver.i_RX_Serial I2=myrisc.rx.uart_receiver.r_SM_Main[1] I3=resetn O=myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$false I1=myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[0] I2=myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[1] I3=myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[2] O=myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[0] I1=myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[1] I2=myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[2] I3=myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[3] O=myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=myrisc.rx.uart_receiver.r_Clock_Count[3] I1=myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I1[4] I2=myrisc.rx.uart_receiver.r_Clock_Count[8] I3=myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I1[9] O=myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=myrisc.rx.uart_receiver.r_Clock_Count[0] I1=myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I1[1] I2=myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I1[2] I3=myrisc.rx.uart_receiver.r_Clock_Count[1] O=myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=myrisc.rx.uart_receiver.r_Clock_Count[7] I1=myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I1[8] I2=myrisc.rx.uart_receiver.r_Clock_Count[9] I3=myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I1[10] O=myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=myrisc.rx.uart_receiver.r_Clock_Count[11] I1=myrisc.rx.uart_receiver.r_Clock_Count[6] I2=myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I1[7] I3=myrisc.uart_conf_reg.odata_SB_CARRY_I0_8_CO[31] O=myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100000100000000
.gate SB_LUT4 I0=myrisc.rx.uart_receiver.r_Clock_Count[2] I1=myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I1[3] I2=myrisc.rx.uart_receiver.r_Clock_Count[5] I3=myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I1[6] O=myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=myrisc.rx.uart_receiver.r_Clock_Count[4] I1=myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I1[5] I2=myrisc.rx.uart_receiver.r_Clock_Count[10] I3=myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I1[11] O=myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1001000000001001
.gate SB_DFF C=CLK D=myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_2_D Q=myrisc.rx.uart_receiver.r_SM_Main[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=myrisc.rx.uart_receiver.i_RX_Serial I1=myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_2_D_SB_LUT4_O_I1[1] I2=myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_2_D_SB_LUT4_O_I1[2] I3=resetn O=myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=$false I1=myrisc.rx.uart_receiver.o_RX_DV_SB_LUT4_I1_I2[31] I2=myrisc.rx.uart_receiver.RX_Byte_temp_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1] I3=myrisc.rx.uart_receiver.r_SM_Main[2] O=myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_2_D_SB_LUT4_O_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111100000000
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0] I3=myrisc.rx.uart_receiver.r_SM_Main[3] O=myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_2_D_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_DFF C=CLK D=myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_3_D Q=myrisc.rx.uart_receiver.r_SM_Main[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=resetn I2=myrisc.rx.uart_receiver.o_RX_DV_SB_LUT4_I1_I2[31] I3=myrisc.rx.uart_receiver.r_SM_Main[4] O=myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_DFF C=CLK D=myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_4_D Q=myrisc.rx.uart_receiver.r_SM_Main[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[0] I3=myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[1] O=myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000011111111
.gate SB_LUT4 I0=myrisc.rx.uart_receiver.o_RX_DV_SB_LUT4_I1_I2[31] I1=resetn I2=myrisc.rx.uart_receiver.r_SM_Main[4] I3=myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_D_SB_LUT4_O_I3[3] O=myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111101000000
.gate SB_LUT4 I0=myrisc.rx.uart_receiver.RX_Byte_temp_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1] I1=resetn I2=myrisc.rx.uart_receiver.o_RX_DV_SB_LUT4_I1_I2[31] I3=myrisc.rx.uart_receiver.r_SM_Main[2] O=myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_DFF C=CLK D=PIN_21 Q=myrisc.rx.uart_receiver.r_rx_meta
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:292.38-304.2|uart.v:327.9-334.5|uart.v:157.3-160.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFFESR C=CLK D=myrisc.rx.uart_rx_int_flag_SB_DFFESR_Q_D E=myrisc.rx.uart_rx_int_flag_SB_DFFESR_Q_E Q=myrisc.rx.uart_rx_int_flag R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:292.38-304.2|uart.v:336.1-357.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.rx.uart_rx_int_flag I2=myrisc.intcon_reg.odata[0] I3=myrisc.cpu.irq_pending[4] O=myrisc.rx.uart_rx_int_flag_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000111111
.gate SB_DFFESR C=CLK D=myrisc.rx.uart_rx_ready_SB_DFFESR_Q_D[0] E=myrisc.rx.uart_rx_ready_SB_DFFESR_Q_E Q=myrisc.rx.uart_rx_ready R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:292.38-304.2|uart.v:314.1-320.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.rx.int_reset_SB_DFFSR_Q_D_SB_LUT4_O_I3[0] I3=resetn O=myrisc.rx.uart_rx_ready_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000011111111
.gate SB_LUT4 I0=myrisc.rx.uart_rx_ready I1=myrisc.rx.uart_receiver.o_RX_Byte[7] I2=myrisc.portb.odata[7] I3=myrisc.portb.mem_port_ready O=myrisc.rx.uart_rx_ready_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000111101110111
.gate SB_LUT4 I0=myrisc.rx.uart_rx_ready I1=myrisc.rx.uart_receiver.o_RX_Byte[3] I2=myrisc.portb.odata[3] I3=myrisc.portb.mem_port_ready O=myrisc.rx.uart_rx_ready_SB_LUT4_I0_1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000111101110111
.gate SB_LUT4 I0=$false I1=myrisc.pico_rom.rdata[3] I2=myrisc.rx.uart_rx_ready_SB_LUT4_I0_1_O[1] I3=myrisc.rom_ready O=myrisc.rx.uart_rx_ready_SB_LUT4_I0_1_O_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011001111110000
.gate SB_LUT4 I0=myrisc.rx.uart_rx_ready I1=myrisc.rx.uart_receiver.o_RX_Byte[4] I2=myrisc.portb.odata[4] I3=myrisc.portb.mem_port_ready O=myrisc.rx.uart_rx_ready_SB_LUT4_I0_2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000111101110111
.gate SB_LUT4 I0=$false I1=myrisc.pico_rom.rdata[4] I2=myrisc.rx.uart_rx_ready_SB_LUT4_I0_2_O[1] I3=myrisc.rom_ready O=myrisc.rx.uart_rx_ready_SB_LUT4_I0_2_O_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011001111110000
.gate SB_LUT4 I0=myrisc.rx.uart_rx_ready I1=myrisc.rx.uart_receiver.o_RX_Byte[2] I2=myrisc.portb.odata[2] I3=myrisc.portb.mem_port_ready O=myrisc.rx.uart_rx_ready_SB_LUT4_I0_3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000111101110111
.gate SB_LUT4 I0=$false I1=myrisc.pico_rom.rdata[2] I2=myrisc.rx.uart_rx_ready_SB_LUT4_I0_3_O[1] I3=myrisc.rom_ready O=myrisc.rx.uart_rx_ready_SB_LUT4_I0_3_O_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011001111110000
.gate SB_LUT4 I0=myrisc.rx.uart_rx_ready I1=myrisc.rx.uart_receiver.o_RX_Byte[6] I2=myrisc.portb.odata[6] I3=myrisc.portb.mem_port_ready O=myrisc.rx.uart_rx_ready_SB_LUT4_I0_4_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000111101110111
.gate SB_LUT4 I0=$false I1=myrisc.pico_rom.rdata[6] I2=myrisc.rx.uart_rx_ready_SB_LUT4_I0_4_O[1] I3=myrisc.rom_ready O=myrisc.rx.uart_rx_ready_SB_LUT4_I0_4_O_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011001111110000
.gate SB_LUT4 I0=myrisc.rx.uart_rx_ready I1=myrisc.rx.uart_receiver.o_RX_Byte[5] I2=myrisc.portb.odata[5] I3=myrisc.portb.mem_port_ready O=myrisc.rx.uart_rx_ready_SB_LUT4_I0_5_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000111101110111
.gate SB_LUT4 I0=$false I1=myrisc.pico_rom.rdata[5] I2=myrisc.rx.uart_rx_ready_SB_LUT4_I0_5_O[1] I3=myrisc.rom_ready O=myrisc.rx.uart_rx_ready_SB_LUT4_I0_5_O_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011001111110000
.gate SB_LUT4 I0=$false I1=myrisc.pico_rom.rdata[7] I2=myrisc.rx.uart_rx_ready_SB_LUT4_I0_O[1] I3=myrisc.rom_ready O=myrisc.rx.uart_rx_ready_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011001111110000
.gate SB_LUT4 I0=$false I1=myrisc.memory.rdata[7] I2=myrisc.rx.uart_rx_ready_SB_LUT4_I0_O_SB_LUT4_I2_O[1] I3=myrisc.ram_ready O=myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110000001111
.gate SB_DFFESS C=CLK D=myrisc.tx.uart_transmitter.o_TX_Active_L_SB_DFFESS_Q_D E=myrisc.tx.uart_transmitter.o_TX_Active_L_SB_DFFESS_Q_E Q=myrisc.tx.uart_transmitter.o_TX_Active_L S=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:265.38-277.2|uart.v:284.9-293.2|uart.v:35.3-126.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.tx.uart_transmitter.r_SM_Main[0] I2=myrisc.tx.uart_transmitter.r_SM_Main[1] I3=resetn O=myrisc.tx.uart_transmitter.o_TX_Active_L_SB_DFFESS_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110011111111
.gate SB_LUT4 I0=myrisc.tx.uart_tx_ready_SB_DFFSR_Q_D_SB_LUT4_O_I2[1] I1=myrisc.tx.uart_transmitter.r_SM_Main[0] I2=myrisc.tx.uart_transmitter.o_TX_Active_L I3=myrisc.tx.uart_transmitter.r_SM_Main[1] O=myrisc.tx.uart_transmitter.o_TX_Active_L_SB_DFFESS_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111101000000
.gate SB_DFFE C=CLK D=myrisc.tx.uart_transmitter.o_TX_Serial_SB_DFFE_Q_D E=myrisc.tx.uart_transmitter.o_TX_Serial_SB_DFFE_Q_E Q=myrisc.tx.uart_transmitter.o_TX_Serial
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:265.38-277.2|uart.v:284.9-293.2|uart.v:35.3-126.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.tx.uart_transmitter.r_SM_Main[0] I2=myrisc.tx.uart_transmitter.r_SM_Main[4] I3=myrisc.tx.uart_transmitter.o_TX_Serial_SB_DFFE_Q_D_SB_LUT4_O_I3[2] O=myrisc.tx.uart_transmitter.o_TX_Serial_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110011111111
.gate SB_LUT4 I0=myrisc.tx.uart_transmitter.o_TX_Serial_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[0] I1=myrisc.tx.uart_transmitter.o_TX_Serial_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[1] I2=myrisc.tx.uart_transmitter.r_Bit_Index[2] I3=myrisc.tx.uart_transmitter.r_SM_Main[2] O=myrisc.tx.uart_transmitter.o_TX_Serial_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011101011111111
.gate SB_LUT4 I0=myrisc.tx.uart_transmitter.r_TX_Data[4] I1=myrisc.tx.uart_transmitter.r_TX_Data[6] I2=myrisc.tx.uart_transmitter.r_Bit_Index[0] I3=myrisc.tx.uart_transmitter.o_TX_Serial_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[3] O=myrisc.tx.uart_transmitter.o_TX_Serial_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=myrisc.tx.uart_transmitter.r_TX_Data[0] I1=myrisc.tx.uart_transmitter.r_TX_Data[1] I2=myrisc.tx.uart_transmitter.r_Bit_Index[1] I3=myrisc.tx.uart_transmitter.o_TX_Serial_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3] O=myrisc.tx.uart_transmitter.o_TX_Serial_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=myrisc.tx.uart_transmitter.r_TX_Data[2] I1=myrisc.tx.uart_transmitter.r_TX_Data[3] I2=myrisc.tx.uart_transmitter.r_Bit_Index[1] I3=myrisc.tx.uart_transmitter.r_Bit_Index[0] O=myrisc.tx.uart_transmitter.o_TX_Serial_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=myrisc.tx.uart_transmitter.r_TX_Data[5] I1=myrisc.tx.uart_transmitter.r_TX_Data[7] I2=myrisc.tx.uart_transmitter.r_Bit_Index[0] I3=myrisc.tx.uart_transmitter.r_Bit_Index[1] O=myrisc.tx.uart_transmitter.o_TX_Serial_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.tx.uart_transmitter.o_TX_Serial_SB_DFFE_Q_E_SB_LUT4_O_I2[0] I3=resetn O=myrisc.tx.uart_transmitter.o_TX_Serial_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=myrisc.tx.uart_transmitter.r_SM_Main[0] I1=myrisc.tx.uart_transmitter.r_SM_Main[2] I2=myrisc.tx.uart_transmitter.r_SM_Main[3] I3=myrisc.tx.uart_transmitter.r_SM_Main[4] O=myrisc.tx.uart_transmitter.o_TX_Serial_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_DFFE C=CLK D=myrisc.tx.uart_transmitter.r_SM_Main_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I1_O[2] E=myrisc.tx.uart_transmitter.r_Bit_Index_SB_DFFE_Q_E Q=myrisc.tx.uart_transmitter.r_Bit_Index[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:265.38-277.2|uart.v:284.9-293.2|uart.v:35.3-126.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.tx.uart_transmitter.r_SM_Main_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I1_O[1] E=myrisc.tx.uart_transmitter.r_Bit_Index_SB_DFFE_Q_E Q=myrisc.tx.uart_transmitter.r_Bit_Index[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:265.38-277.2|uart.v:284.9-293.2|uart.v:35.3-126.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.tx.uart_transmitter.r_SM_Main_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I1_O[0] E=myrisc.tx.uart_transmitter.r_Bit_Index_SB_DFFE_Q_E Q=myrisc.tx.uart_transmitter.r_Bit_Index[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:265.38-277.2|uart.v:284.9-293.2|uart.v:35.3-126.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.tx.uart_transmitter.r_SM_Main[2] I2=myrisc.tx.uart_transmitter.r_SM_Main[0] I3=resetn O=myrisc.tx.uart_transmitter.r_Bit_Index_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000000000
.gate SB_CARRY CI=myrisc.tx.uart_transmitter.r_Clock_Count[0] CO=myrisc.tx.uart_transmitter.r_SM_Main_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I0_I3[2] I0=$false I1=myrisc.tx.uart_transmitter.r_Clock_Count[1]
.attr src "top.v:57.9-67.3|vargen.v:265.38-277.2|uart.v:284.9-293.2|uart.v:103.24-103.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.uart_conf_reg.odata_SB_CARRY_I1_1_CO[9] CO=myrisc.uart_conf_reg.odata_SB_CARRY_I1_1_CO[10] I0=myrisc.tx.uart_transmitter.r_Clock_Count[9] I1=myrisc.uart_conf_reg.odata_SB_CARRY_I0_8_CO[9]
.attr src "top.v:57.9-67.3|vargen.v:265.38-277.2|uart.v:284.9-293.2|uart.v:102.10-102.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.uart_conf_reg.odata_SB_CARRY_I1_1_CO[8] CO=myrisc.uart_conf_reg.odata_SB_CARRY_I1_1_CO[9] I0=myrisc.tx.uart_transmitter.r_Clock_Count[8] I1=myrisc.uart_conf_reg.odata_SB_CARRY_I0_8_CO[8]
.attr src "top.v:57.9-67.3|vargen.v:265.38-277.2|uart.v:284.9-293.2|uart.v:102.10-102.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.uart_conf_reg.odata_SB_CARRY_I1_1_CO[10] CO=myrisc.uart_conf_reg.odata_SB_CARRY_I1_1_CO[11] I0=myrisc.tx.uart_transmitter.r_Clock_Count[10] I1=myrisc.uart_conf_reg.odata_SB_CARRY_I0_8_CO[10]
.attr src "top.v:57.9-67.3|vargen.v:265.38-277.2|uart.v:284.9-293.2|uart.v:102.10-102.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.uart_conf_reg.odata_SB_CARRY_I1_1_CO[7] CO=myrisc.uart_conf_reg.odata_SB_CARRY_I1_1_CO[8] I0=myrisc.tx.uart_transmitter.r_Clock_Count[7] I1=myrisc.uart_conf_reg.odata_SB_CARRY_I0_8_CO[7]
.attr src "top.v:57.9-67.3|vargen.v:265.38-277.2|uart.v:284.9-293.2|uart.v:102.10-102.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.uart_conf_reg.odata_SB_CARRY_I1_1_CO[6] CO=myrisc.uart_conf_reg.odata_SB_CARRY_I1_1_CO[7] I0=myrisc.tx.uart_transmitter.r_Clock_Count[6] I1=myrisc.uart_conf_reg.odata_SB_CARRY_I0_8_CO[6]
.attr src "top.v:57.9-67.3|vargen.v:265.38-277.2|uart.v:284.9-293.2|uart.v:102.10-102.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.uart_conf_reg.odata_SB_CARRY_I1_1_CO[5] CO=myrisc.uart_conf_reg.odata_SB_CARRY_I1_1_CO[6] I0=myrisc.tx.uart_transmitter.r_Clock_Count[5] I1=myrisc.uart_conf_reg.odata_SB_CARRY_I0_8_CO[5]
.attr src "top.v:57.9-67.3|vargen.v:265.38-277.2|uart.v:284.9-293.2|uart.v:102.10-102.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.uart_conf_reg.odata_SB_CARRY_I1_1_CO[4] CO=myrisc.uart_conf_reg.odata_SB_CARRY_I1_1_CO[5] I0=myrisc.tx.uart_transmitter.r_Clock_Count[4] I1=myrisc.uart_conf_reg.odata_SB_CARRY_I0_8_CO[4]
.attr src "top.v:57.9-67.3|vargen.v:265.38-277.2|uart.v:284.9-293.2|uart.v:102.10-102.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.uart_conf_reg.odata_SB_CARRY_I1_1_CO[3] CO=myrisc.uart_conf_reg.odata_SB_CARRY_I1_1_CO[4] I0=myrisc.tx.uart_transmitter.r_Clock_Count[3] I1=myrisc.uart_conf_reg.odata_SB_CARRY_I0_8_CO[3]
.attr src "top.v:57.9-67.3|vargen.v:265.38-277.2|uart.v:284.9-293.2|uart.v:102.10-102.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.uart_conf_reg.odata_SB_CARRY_I1_1_CO[2] CO=myrisc.uart_conf_reg.odata_SB_CARRY_I1_1_CO[3] I0=myrisc.tx.uart_transmitter.r_Clock_Count[2] I1=myrisc.uart_conf_reg.odata_SB_CARRY_I0_8_CO[2]
.attr src "top.v:57.9-67.3|vargen.v:265.38-277.2|uart.v:284.9-293.2|uart.v:102.10-102.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.uart_conf_reg.odata_SB_CARRY_I1_1_CO[1] CO=myrisc.uart_conf_reg.odata_SB_CARRY_I1_1_CO[2] I0=myrisc.tx.uart_transmitter.r_Clock_Count[1] I1=myrisc.uart_conf_reg.odata_SB_CARRY_I0_8_CO[1]
.attr src "top.v:57.9-67.3|vargen.v:265.38-277.2|uart.v:284.9-293.2|uart.v:102.10-102.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.uart_conf_reg.odata_SB_CARRY_I1_1_CO[11] CO=myrisc.uart_conf_reg.odata_SB_CARRY_I1_1_CO[12] I0=myrisc.tx.uart_transmitter.r_Clock_Count[11] I1=myrisc.uart_conf_reg.odata_SB_CARRY_I0_8_CO[11]
.attr src "top.v:57.9-67.3|vargen.v:265.38-277.2|uart.v:284.9-293.2|uart.v:102.10-102.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.tx.uart_transmitter.r_SM_Main_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I0_I3[9] CO=myrisc.tx.uart_transmitter.r_SM_Main_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I0_I3[10] I0=$false I1=myrisc.tx.uart_transmitter.r_Clock_Count[9]
.attr src "top.v:57.9-67.3|vargen.v:265.38-277.2|uart.v:284.9-293.2|uart.v:103.24-103.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.tx.uart_transmitter.r_SM_Main_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I0_I3[8] CO=myrisc.tx.uart_transmitter.r_SM_Main_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I0_I3[9] I0=$false I1=myrisc.tx.uart_transmitter.r_Clock_Count[8]
.attr src "top.v:57.9-67.3|vargen.v:265.38-277.2|uart.v:284.9-293.2|uart.v:103.24-103.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.tx.uart_transmitter.r_SM_Main_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I0_I3[7] CO=myrisc.tx.uart_transmitter.r_SM_Main_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I0_I3[8] I0=$false I1=myrisc.tx.uart_transmitter.r_Clock_Count[7]
.attr src "top.v:57.9-67.3|vargen.v:265.38-277.2|uart.v:284.9-293.2|uart.v:103.24-103.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.tx.uart_transmitter.r_SM_Main_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I0_I3[6] CO=myrisc.tx.uart_transmitter.r_SM_Main_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I0_I3[7] I0=$false I1=myrisc.tx.uart_transmitter.r_Clock_Count[6]
.attr src "top.v:57.9-67.3|vargen.v:265.38-277.2|uart.v:284.9-293.2|uart.v:103.24-103.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.tx.uart_transmitter.r_SM_Main_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I0_I3[5] CO=myrisc.tx.uart_transmitter.r_SM_Main_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I0_I3[6] I0=$false I1=myrisc.tx.uart_transmitter.r_Clock_Count[5]
.attr src "top.v:57.9-67.3|vargen.v:265.38-277.2|uart.v:284.9-293.2|uart.v:103.24-103.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.tx.uart_transmitter.r_SM_Main_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I0_I3[4] CO=myrisc.tx.uart_transmitter.r_SM_Main_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I0_I3[5] I0=$false I1=myrisc.tx.uart_transmitter.r_Clock_Count[4]
.attr src "top.v:57.9-67.3|vargen.v:265.38-277.2|uart.v:284.9-293.2|uart.v:103.24-103.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.tx.uart_transmitter.r_SM_Main_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I0_I3[3] CO=myrisc.tx.uart_transmitter.r_SM_Main_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I0_I3[4] I0=$false I1=myrisc.tx.uart_transmitter.r_Clock_Count[3]
.attr src "top.v:57.9-67.3|vargen.v:265.38-277.2|uart.v:284.9-293.2|uart.v:103.24-103.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.tx.uart_transmitter.r_SM_Main_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I0_I3[2] CO=myrisc.tx.uart_transmitter.r_SM_Main_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I0_I3[3] I0=$false I1=myrisc.tx.uart_transmitter.r_Clock_Count[2]
.attr src "top.v:57.9-67.3|vargen.v:265.38-277.2|uart.v:284.9-293.2|uart.v:103.24-103.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.tx.uart_transmitter.r_SM_Main_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I0_I3[10] CO=myrisc.tx.uart_transmitter.r_SM_Main_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I0_I3[11] I0=$false I1=myrisc.tx.uart_transmitter.r_Clock_Count[10]
.attr src "top.v:57.9-67.3|vargen.v:265.38-277.2|uart.v:284.9-293.2|uart.v:103.24-103.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFE C=CLK D=myrisc.tx.uart_transmitter.r_Clock_Count_SB_DFFE_Q_D[11] E=myrisc.tx.uart_transmitter.o_TX_Serial_SB_DFFE_Q_E Q=myrisc.tx.uart_transmitter.r_Clock_Count[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:265.38-277.2|uart.v:284.9-293.2|uart.v:35.3-126.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.tx.uart_transmitter.r_Clock_Count_SB_DFFE_Q_D[10] E=myrisc.tx.uart_transmitter.o_TX_Serial_SB_DFFE_Q_E Q=myrisc.tx.uart_transmitter.r_Clock_Count[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:265.38-277.2|uart.v:284.9-293.2|uart.v:35.3-126.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.tx.uart_transmitter.r_Clock_Count_SB_DFFE_Q_D[1] E=myrisc.tx.uart_transmitter.o_TX_Serial_SB_DFFE_Q_E Q=myrisc.tx.uart_transmitter.r_Clock_Count[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:265.38-277.2|uart.v:284.9-293.2|uart.v:35.3-126.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.tx.uart_transmitter.r_Clock_Count_SB_DFFE_Q_D[0] E=myrisc.tx.uart_transmitter.o_TX_Serial_SB_DFFE_Q_E Q=myrisc.tx.uart_transmitter.r_Clock_Count[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:265.38-277.2|uart.v:284.9-293.2|uart.v:35.3-126.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.tx.uart_transmitter.r_Clock_Count_SB_DFFE_Q_D[9] E=myrisc.tx.uart_transmitter.o_TX_Serial_SB_DFFE_Q_E Q=myrisc.tx.uart_transmitter.r_Clock_Count[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:265.38-277.2|uart.v:284.9-293.2|uart.v:35.3-126.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.tx.uart_transmitter.r_Clock_Count_SB_DFFE_Q_D[8] E=myrisc.tx.uart_transmitter.o_TX_Serial_SB_DFFE_Q_E Q=myrisc.tx.uart_transmitter.r_Clock_Count[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:265.38-277.2|uart.v:284.9-293.2|uart.v:35.3-126.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.tx.uart_transmitter.r_Clock_Count_SB_DFFE_Q_D[7] E=myrisc.tx.uart_transmitter.o_TX_Serial_SB_DFFE_Q_E Q=myrisc.tx.uart_transmitter.r_Clock_Count[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:265.38-277.2|uart.v:284.9-293.2|uart.v:35.3-126.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.tx.uart_transmitter.r_Clock_Count_SB_DFFE_Q_D[6] E=myrisc.tx.uart_transmitter.o_TX_Serial_SB_DFFE_Q_E Q=myrisc.tx.uart_transmitter.r_Clock_Count[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:265.38-277.2|uart.v:284.9-293.2|uart.v:35.3-126.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.tx.uart_transmitter.r_Clock_Count_SB_DFFE_Q_D[5] E=myrisc.tx.uart_transmitter.o_TX_Serial_SB_DFFE_Q_E Q=myrisc.tx.uart_transmitter.r_Clock_Count[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:265.38-277.2|uart.v:284.9-293.2|uart.v:35.3-126.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.tx.uart_transmitter.r_Clock_Count_SB_DFFE_Q_D[4] E=myrisc.tx.uart_transmitter.o_TX_Serial_SB_DFFE_Q_E Q=myrisc.tx.uart_transmitter.r_Clock_Count[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:265.38-277.2|uart.v:284.9-293.2|uart.v:35.3-126.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.tx.uart_transmitter.r_Clock_Count_SB_DFFE_Q_D[3] E=myrisc.tx.uart_transmitter.o_TX_Serial_SB_DFFE_Q_E Q=myrisc.tx.uart_transmitter.r_Clock_Count[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:265.38-277.2|uart.v:284.9-293.2|uart.v:35.3-126.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.tx.uart_transmitter.r_Clock_Count_SB_DFFE_Q_D[2] E=myrisc.tx.uart_transmitter.o_TX_Serial_SB_DFFE_Q_E Q=myrisc.tx.uart_transmitter.r_Clock_Count[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:265.38-277.2|uart.v:284.9-293.2|uart.v:35.3-126.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFF C=CLK D=myrisc.tx.uart_transmitter.r_SM_Main_SB_DFF_Q_D Q=myrisc.tx.uart_transmitter.r_SM_Main[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=CLK D=myrisc.tx.uart_transmitter.r_SM_Main_SB_DFF_Q_1_D Q=myrisc.tx.uart_transmitter.r_SM_Main[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=myrisc.tx.uart_transmitter.r_SM_Main_SB_DFF_Q_D_SB_LUT4_O_I0[31] I1=resetn I2=myrisc.tx.uart_transmitter.r_SM_Main[3] I3=myrisc.tx.uart_transmitter.r_TX_Data_SB_DFFE_Q_E[3] O=myrisc.tx.uart_transmitter.r_SM_Main_SB_DFF_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111101000000
.gate SB_DFF C=CLK D=myrisc.tx.uart_transmitter.r_SM_Main_SB_DFF_Q_2_D Q=myrisc.tx.uart_transmitter.r_SM_Main[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=myrisc.tx.uart_transmitter.r_SM_Main_SB_DFF_Q_D_SB_LUT4_O_I0[31] I1=myrisc.tx.uart_transmitter.r_SM_Main[3] I2=myrisc.tx.uart_transmitter.r_SM_Main_SB_DFF_Q_2_D_SB_LUT4_O_I2[1] I3=resetn O=myrisc.tx.uart_transmitter.r_SM_Main_SB_DFF_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111100000000000
.gate SB_LUT4 I0=myrisc.tx.uart_transmitter.r_SM_Main_SB_DFF_Q_D_SB_LUT4_O_I0[31] I1=myrisc.tx.uart_transmitter.r_SM_Main_SB_DFF_Q_2_D_SB_LUT4_O_I2[1] I2=myrisc.tx.uart_transmitter.r_Bit_Index[2] I3=myrisc.tx.uart_transmitter.r_SM_Main_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2] O=myrisc.tx.uart_transmitter.r_SM_Main_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:265.38-277.2|uart.v:284.9-293.2|uart.v:86.23-86.38|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100100011000000
.gate SB_LUT4 I0=myrisc.tx.uart_transmitter.r_SM_Main_SB_DFF_Q_D_SB_LUT4_O_I0[31] I1=myrisc.tx.uart_transmitter.r_SM_Main_SB_DFF_Q_2_D_SB_LUT4_O_I2[1] I2=myrisc.tx.uart_transmitter.r_Bit_Index[1] I3=myrisc.tx.uart_transmitter.r_Bit_Index[0] O=myrisc.tx.uart_transmitter.r_SM_Main_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:265.38-277.2|uart.v:284.9-293.2|uart.v:86.23-86.38|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100100011000000
.gate SB_CARRY CI=myrisc.tx.uart_transmitter.r_Bit_Index[0] CO=myrisc.tx.uart_transmitter.r_SM_Main_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2] I0=$false I1=myrisc.tx.uart_transmitter.r_Bit_Index[1]
.attr src "top.v:57.9-67.3|vargen.v:265.38-277.2|uart.v:284.9-293.2|uart.v:86.23-86.38|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=myrisc.tx.uart_transmitter.r_SM_Main_SB_DFF_Q_D_SB_LUT4_O_I0[31] I2=myrisc.tx.uart_transmitter.r_Bit_Index[0] I3=myrisc.tx.uart_transmitter.r_SM_Main[2] O=myrisc.tx.uart_transmitter.r_SM_Main_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011110000000000
.gate SB_LUT4 I0=$false I1=myrisc.tx.uart_transmitter.r_SM_Main_SB_DFF_Q_D_SB_LUT4_O_I0[31] I2=myrisc.tx.uart_transmitter.r_SM_Main_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[0] I3=myrisc.tx.uart_transmitter.r_SM_Main[2] O=myrisc.tx.uart_transmitter.r_SM_Main_SB_DFF_Q_2_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111100000000
.gate SB_DFF C=CLK D=myrisc.tx.uart_transmitter.r_SM_Main_SB_DFF_Q_3_D Q=myrisc.tx.uart_transmitter.r_SM_Main[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=resetn I2=myrisc.tx.uart_transmitter.r_SM_Main_SB_DFF_Q_D_SB_LUT4_O_I0[31] I3=myrisc.tx.uart_transmitter.r_SM_Main[4] O=myrisc.tx.uart_transmitter.r_SM_Main_SB_DFF_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_DFF C=CLK D=myrisc.tx.uart_transmitter.r_SM_Main_SB_DFF_Q_4_D Q=myrisc.tx.uart_transmitter.r_SM_Main[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=myrisc.tx.uart_transmitter.r_SM_Main[0] I1=myrisc.tx.uart_tx_ready_SB_DFFSR_Q_D_SB_LUT4_O_I2[1] I2=myrisc.tx.uart_transmitter.r_SM_Main[1] I3=resetn O=myrisc.tx.uart_transmitter.r_SM_Main_SB_DFF_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111001011111111
.gate SB_LUT4 I0=myrisc.tx.uart_transmitter.r_SM_Main_SB_DFF_Q_D_SB_LUT4_O_I0[31] I1=resetn I2=myrisc.tx.uart_transmitter.r_SM_Main[4] I3=myrisc.tx.uart_transmitter.r_SM_Main_SB_DFF_Q_D_SB_LUT4_O_I3[3] O=myrisc.tx.uart_transmitter.r_SM_Main_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111101000000
.gate SB_CARRY CI=myrisc.uart_conf_reg.odata_SB_CARRY_I1_1_CO[31] CO=myrisc.tx.uart_transmitter.r_SM_Main_SB_DFF_Q_D_SB_LUT4_O_I0[31] I0=$false I1=myrisc.uart_conf_reg.odata_SB_CARRY_I0_8_CO[31]
.attr src "top.v:57.9-67.3|vargen.v:265.38-277.2|uart.v:284.9-293.2|uart.v:102.10-102.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=myrisc.tx.uart_transmitter.r_SM_Main[4] I1=myrisc.tx.uart_transmitter.r_SM_Main[2] I2=myrisc.tx.uart_transmitter.r_SM_Main[3] I3=myrisc.tx.uart_transmitter.r_SM_Main_SB_DFF_Q_D_SB_LUT4_O_I0[31] O=myrisc.tx.uart_transmitter.r_SM_Main_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000011111110
.gate SB_LUT4 I0=myrisc.tx.uart_transmitter.r_SM_Main_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O[1] I1=$false I2=myrisc.tx.uart_transmitter.r_Clock_Count[9] I3=myrisc.tx.uart_transmitter.r_SM_Main_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I0_I3[9] O=myrisc.tx.uart_transmitter.r_Clock_Count_SB_DFFE_Q_D[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:265.38-277.2|uart.v:284.9-293.2|uart.v:103.24-103.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101010100000
.gate SB_LUT4 I0=myrisc.tx.uart_transmitter.r_SM_Main_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O[1] I1=$false I2=myrisc.tx.uart_transmitter.r_Clock_Count[8] I3=myrisc.tx.uart_transmitter.r_SM_Main_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I0_I3[8] O=myrisc.tx.uart_transmitter.r_Clock_Count_SB_DFFE_Q_D[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:265.38-277.2|uart.v:284.9-293.2|uart.v:103.24-103.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101010100000
.gate SB_LUT4 I0=myrisc.tx.uart_transmitter.r_SM_Main_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O[1] I1=$false I2=myrisc.tx.uart_transmitter.r_Clock_Count[10] I3=myrisc.tx.uart_transmitter.r_SM_Main_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I0_I3[10] O=myrisc.tx.uart_transmitter.r_Clock_Count_SB_DFFE_Q_D[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:265.38-277.2|uart.v:284.9-293.2|uart.v:103.24-103.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101010100000
.gate SB_LUT4 I0=myrisc.tx.uart_transmitter.r_SM_Main_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O[1] I1=$false I2=myrisc.tx.uart_transmitter.r_Clock_Count[7] I3=myrisc.tx.uart_transmitter.r_SM_Main_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I0_I3[7] O=myrisc.tx.uart_transmitter.r_Clock_Count_SB_DFFE_Q_D[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:265.38-277.2|uart.v:284.9-293.2|uart.v:103.24-103.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101010100000
.gate SB_LUT4 I0=myrisc.tx.uart_transmitter.r_SM_Main_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O[1] I1=$false I2=myrisc.tx.uart_transmitter.r_Clock_Count[6] I3=myrisc.tx.uart_transmitter.r_SM_Main_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I0_I3[6] O=myrisc.tx.uart_transmitter.r_Clock_Count_SB_DFFE_Q_D[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:265.38-277.2|uart.v:284.9-293.2|uart.v:103.24-103.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101010100000
.gate SB_LUT4 I0=myrisc.tx.uart_transmitter.r_SM_Main_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O[1] I1=$false I2=myrisc.tx.uart_transmitter.r_Clock_Count[5] I3=myrisc.tx.uart_transmitter.r_SM_Main_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I0_I3[5] O=myrisc.tx.uart_transmitter.r_Clock_Count_SB_DFFE_Q_D[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:265.38-277.2|uart.v:284.9-293.2|uart.v:103.24-103.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101010100000
.gate SB_LUT4 I0=myrisc.tx.uart_transmitter.r_SM_Main_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O[1] I1=$false I2=myrisc.tx.uart_transmitter.r_Clock_Count[4] I3=myrisc.tx.uart_transmitter.r_SM_Main_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I0_I3[4] O=myrisc.tx.uart_transmitter.r_Clock_Count_SB_DFFE_Q_D[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:265.38-277.2|uart.v:284.9-293.2|uart.v:103.24-103.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101010100000
.gate SB_LUT4 I0=myrisc.tx.uart_transmitter.r_SM_Main_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O[1] I1=$false I2=myrisc.tx.uart_transmitter.r_Clock_Count[3] I3=myrisc.tx.uart_transmitter.r_SM_Main_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I0_I3[3] O=myrisc.tx.uart_transmitter.r_Clock_Count_SB_DFFE_Q_D[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:265.38-277.2|uart.v:284.9-293.2|uart.v:103.24-103.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101010100000
.gate SB_LUT4 I0=myrisc.tx.uart_transmitter.r_SM_Main_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O[1] I1=$false I2=myrisc.tx.uart_transmitter.r_Clock_Count[2] I3=myrisc.tx.uart_transmitter.r_SM_Main_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I0_I3[2] O=myrisc.tx.uart_transmitter.r_Clock_Count_SB_DFFE_Q_D[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:265.38-277.2|uart.v:284.9-293.2|uart.v:103.24-103.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101010100000
.gate SB_LUT4 I0=myrisc.tx.uart_transmitter.r_SM_Main_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O[1] I1=$false I2=myrisc.tx.uart_transmitter.r_Clock_Count[1] I3=myrisc.tx.uart_transmitter.r_Clock_Count[0] O=myrisc.tx.uart_transmitter.r_Clock_Count_SB_DFFE_Q_D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:265.38-277.2|uart.v:284.9-293.2|uart.v:103.24-103.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101010100000
.gate SB_LUT4 I0=myrisc.tx.uart_transmitter.r_SM_Main_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O[1] I1=$false I2=myrisc.tx.uart_transmitter.r_Clock_Count[11] I3=myrisc.tx.uart_transmitter.r_SM_Main_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I0_I3[11] O=myrisc.tx.uart_transmitter.r_Clock_Count_SB_DFFE_Q_D[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:265.38-277.2|uart.v:284.9-293.2|uart.v:103.24-103.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101010100000
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.tx.uart_transmitter.r_Clock_Count[0] I3=myrisc.tx.uart_transmitter.r_SM_Main_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O[1] O=myrisc.tx.uart_transmitter.r_Clock_Count_SB_DFFE_Q_D[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=myrisc.tx.uart_transmitter.r_SM_Main_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[0] I1=resetn I2=myrisc.tx.uart_transmitter.r_SM_Main_SB_DFF_Q_D_SB_LUT4_O_I0[31] I3=myrisc.tx.uart_transmitter.r_SM_Main[2] O=myrisc.tx.uart_transmitter.r_SM_Main_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=myrisc.tx.uart_transmitter.r_Bit_Index[0] I2=myrisc.tx.uart_transmitter.r_Bit_Index[1] I3=myrisc.tx.uart_transmitter.r_Bit_Index[2] O=myrisc.tx.uart_transmitter.r_SM_Main_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_DFFE C=CLK D=myrisc.cpu.mem_wdata[7] E=myrisc.tx.uart_transmitter.r_TX_Data_SB_DFFE_Q_E[3] Q=myrisc.tx.uart_transmitter.r_TX_Data[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:265.38-277.2|uart.v:284.9-293.2|uart.v:35.3-126.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.mem_wdata[6] E=myrisc.tx.uart_transmitter.r_TX_Data_SB_DFFE_Q_E[3] Q=myrisc.tx.uart_transmitter.r_TX_Data[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:265.38-277.2|uart.v:284.9-293.2|uart.v:35.3-126.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.mem_wdata[5] E=myrisc.tx.uart_transmitter.r_TX_Data_SB_DFFE_Q_E[3] Q=myrisc.tx.uart_transmitter.r_TX_Data[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:265.38-277.2|uart.v:284.9-293.2|uart.v:35.3-126.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.mem_wdata[4] E=myrisc.tx.uart_transmitter.r_TX_Data_SB_DFFE_Q_E[3] Q=myrisc.tx.uart_transmitter.r_TX_Data[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:265.38-277.2|uart.v:284.9-293.2|uart.v:35.3-126.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.mem_wdata[3] E=myrisc.tx.uart_transmitter.r_TX_Data_SB_DFFE_Q_E[3] Q=myrisc.tx.uart_transmitter.r_TX_Data[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:265.38-277.2|uart.v:284.9-293.2|uart.v:35.3-126.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.mem_wdata[2] E=myrisc.tx.uart_transmitter.r_TX_Data_SB_DFFE_Q_E[3] Q=myrisc.tx.uart_transmitter.r_TX_Data[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:265.38-277.2|uart.v:284.9-293.2|uart.v:35.3-126.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.mem_wdata[1] E=myrisc.tx.uart_transmitter.r_TX_Data_SB_DFFE_Q_E[3] Q=myrisc.tx.uart_transmitter.r_TX_Data[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:265.38-277.2|uart.v:284.9-293.2|uart.v:35.3-126.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=CLK D=myrisc.cpu.mem_wdata[0] E=myrisc.tx.uart_transmitter.r_TX_Data_SB_DFFE_Q_E[3] Q=myrisc.tx.uart_transmitter.r_TX_Data[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:265.38-277.2|uart.v:284.9-293.2|uart.v:35.3-126.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.tx.uart_tx_ready_SB_DFFSR_Q_D_SB_LUT4_O_I2[1] I2=resetn I3=myrisc.tx.uart_transmitter.r_SM_Main[0] O=myrisc.tx.uart_transmitter.r_TX_Data_SB_DFFE_Q_E[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_DFFSR C=CLK D=myrisc.tx.uart_tx_ready_SB_DFFSR_Q_D Q=myrisc.tx.uart_tx_ready R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:265.38-277.2|uart.v:274.1-282.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.tx.uart_tx_ready_SB_DFFSR_Q_D_SB_LUT4_O_I2[1] I3=myrisc.rx.uart_rx_ready_SB_DFFESR_Q_D[0] O=myrisc.tx.uart_tx_ready_SB_DFFSR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=myrisc.tx.uart_tx_ready I2=myrisc.uart_conf_reg.mem_port_ready I3=myrisc.porta.mem_port_ready O=myrisc.tx.uart_tx_ready_SB_LUT4_I1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=$false I1=myrisc.tx.uart_tx_ready_SB_LUT4_I1_O[0] I2=myrisc.tx.uart_tx_ready_SB_LUT4_I1_O[1] I3=myrisc.tx.uart_tx_ready_SB_LUT4_I1_O[2] O=myrisc.rx.uart_rx_ready_SB_DFFESR_Q_D[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=myrisc.intflags_reg.mem_port_ready I1=myrisc.intcon_reg.mem_port_ready I2=myrisc.ram_ready I3=myrisc.rom_ready O=myrisc.tx.uart_tx_ready_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=$false I2=myrisc.rx.uart_rx_ready I3=myrisc.portb.mem_port_ready O=myrisc.tx.uart_tx_ready_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_DFFSR C=CLK D=myrisc.uart_conf_reg.mem_port_ready_SB_DFFSR_Q_D Q=myrisc.uart_conf_reg.mem_port_ready R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:245.7-255.6|gio.v:24.5-36.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=myrisc.intcon_reg.odata_SB_DFFESR_Q_E_SB_LUT4_O_I2[1] I2=myrisc.rx.uart_rx_ready_SB_DFFESR_Q_D[0] I3=myrisc.intcon_reg.odata_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[0] O=myrisc.uart_conf_reg.mem_port_ready_SB_DFFSR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_CARRY CI=myrisc.uart_conf_reg.odata[0] CO=myrisc.uart_conf_reg.odata_SB_CARRY_CI_CO[2] I0=myrisc.uart_conf_reg.odata[1] I1=$true
.attr src "top.v:57.9-67.3|vargen.v:292.38-304.2|uart.v:327.9-334.5|uart.v:187.29-187.44|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.uart_conf_reg.odata_SB_CARRY_CI_CO[9] CO=myrisc.uart_conf_reg.odata_SB_CARRY_CI_CO[10] I0=myrisc.uart_conf_reg.odata[9] I1=$true
.attr src "top.v:57.9-67.3|vargen.v:292.38-304.2|uart.v:327.9-334.5|uart.v:187.29-187.44|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.uart_conf_reg.odata_SB_CARRY_CI_CO[8] CO=myrisc.uart_conf_reg.odata_SB_CARRY_CI_CO[9] I0=myrisc.uart_conf_reg.odata[8] I1=$true
.attr src "top.v:57.9-67.3|vargen.v:292.38-304.2|uart.v:327.9-334.5|uart.v:187.29-187.44|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.uart_conf_reg.odata_SB_CARRY_CI_CO[7] CO=myrisc.uart_conf_reg.odata_SB_CARRY_CI_CO[8] I0=myrisc.uart_conf_reg.odata[7] I1=$true
.attr src "top.v:57.9-67.3|vargen.v:292.38-304.2|uart.v:327.9-334.5|uart.v:187.29-187.44|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.uart_conf_reg.odata_SB_CARRY_CI_CO[6] CO=myrisc.uart_conf_reg.odata_SB_CARRY_CI_CO[7] I0=myrisc.uart_conf_reg.odata[6] I1=$true
.attr src "top.v:57.9-67.3|vargen.v:292.38-304.2|uart.v:327.9-334.5|uart.v:187.29-187.44|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.uart_conf_reg.odata_SB_CARRY_CI_CO[5] CO=myrisc.uart_conf_reg.odata_SB_CARRY_CI_CO[6] I0=myrisc.uart_conf_reg.odata[5] I1=$true
.attr src "top.v:57.9-67.3|vargen.v:292.38-304.2|uart.v:327.9-334.5|uart.v:187.29-187.44|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.uart_conf_reg.odata_SB_CARRY_CI_CO[4] CO=myrisc.uart_conf_reg.odata_SB_CARRY_CI_CO[5] I0=myrisc.uart_conf_reg.odata[4] I1=$true
.attr src "top.v:57.9-67.3|vargen.v:292.38-304.2|uart.v:327.9-334.5|uart.v:187.29-187.44|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.uart_conf_reg.odata_SB_CARRY_CI_CO[3] CO=myrisc.uart_conf_reg.odata_SB_CARRY_CI_CO[4] I0=myrisc.uart_conf_reg.odata[3] I1=$true
.attr src "top.v:57.9-67.3|vargen.v:292.38-304.2|uart.v:327.9-334.5|uart.v:187.29-187.44|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.uart_conf_reg.odata_SB_CARRY_CI_CO[2] CO=myrisc.uart_conf_reg.odata_SB_CARRY_CI_CO[3] I0=myrisc.uart_conf_reg.odata[2] I1=$true
.attr src "top.v:57.9-67.3|vargen.v:292.38-304.2|uart.v:327.9-334.5|uart.v:187.29-187.44|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.uart_conf_reg.odata_SB_CARRY_CI_CO[11] CO=myrisc.uart_conf_reg.odata_SB_CARRY_I0_8_CO[31] I0=myrisc.uart_conf_reg.odata[11] I1=$true
.attr src "top.v:57.9-67.3|vargen.v:292.38-304.2|uart.v:327.9-334.5|uart.v:187.29-187.44|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I1[11] O=myrisc.uart_conf_reg.odata_SB_CARRY_I0_8_CO[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I1[10] O=myrisc.uart_conf_reg.odata_SB_CARRY_I0_8_CO[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I1[2] O=myrisc.uart_conf_reg.odata_SB_CARRY_I0_8_CO[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I1[9] O=myrisc.uart_conf_reg.odata_SB_CARRY_I0_8_CO[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I1[8] O=myrisc.uart_conf_reg.odata_SB_CARRY_I0_8_CO[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I1[7] O=myrisc.uart_conf_reg.odata_SB_CARRY_I0_8_CO[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I1[6] O=myrisc.uart_conf_reg.odata_SB_CARRY_I0_8_CO[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I1[3] O=myrisc.uart_conf_reg.odata_SB_CARRY_I0_8_CO[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I1[1] O=myrisc.uart_conf_reg.odata_SB_CARRY_I0_8_CO[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I1[5] O=myrisc.uart_conf_reg.odata_SB_CARRY_I0_8_CO[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I1[4] O=myrisc.uart_conf_reg.odata_SB_CARRY_I0_8_CO[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=myrisc.uart_conf_reg.odata_SB_CARRY_CI_CO[10] CO=myrisc.uart_conf_reg.odata_SB_CARRY_CI_CO[11] I0=myrisc.uart_conf_reg.odata[10] I1=$true
.attr src "top.v:57.9-67.3|vargen.v:292.38-304.2|uart.v:327.9-334.5|uart.v:187.29-187.44|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=$true CO=myrisc.uart_conf_reg.odata_SB_CARRY_I1_CO[1] I0=myrisc.rx.uart_receiver.r_Clock_Count[0] I1=myrisc.uart_conf_reg.odata[0]
.attr src "top.v:57.9-67.3|vargen.v:292.38-304.2|uart.v:327.9-334.5|uart.v:203.11-203.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=$true CO=myrisc.uart_conf_reg.odata_SB_CARRY_I1_1_CO[1] I0=myrisc.tx.uart_transmitter.r_Clock_Count[0] I1=myrisc.uart_conf_reg.odata[0]
.attr src "top.v:57.9-67.3|vargen.v:265.38-277.2|uart.v:284.9-293.2|uart.v:102.10-102.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.uart_conf_reg.odata_SB_CARRY_I1_1_CO[30] CO=myrisc.uart_conf_reg.odata_SB_CARRY_I1_1_CO[31] I0=$false I1=myrisc.uart_conf_reg.odata_SB_CARRY_I0_8_CO[31]
.attr src "top.v:57.9-67.3|vargen.v:265.38-277.2|uart.v:284.9-293.2|uart.v:102.10-102.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.uart_conf_reg.odata_SB_CARRY_I1_1_CO[29] CO=myrisc.uart_conf_reg.odata_SB_CARRY_I1_1_CO[30] I0=$false I1=myrisc.uart_conf_reg.odata_SB_CARRY_I0_8_CO[31]
.attr src "top.v:57.9-67.3|vargen.v:265.38-277.2|uart.v:284.9-293.2|uart.v:102.10-102.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.uart_conf_reg.odata_SB_CARRY_I1_1_CO[20] CO=myrisc.uart_conf_reg.odata_SB_CARRY_I1_1_CO[21] I0=$false I1=myrisc.uart_conf_reg.odata_SB_CARRY_I0_8_CO[31]
.attr src "top.v:57.9-67.3|vargen.v:265.38-277.2|uart.v:284.9-293.2|uart.v:102.10-102.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.uart_conf_reg.odata_SB_CARRY_I1_1_CO[19] CO=myrisc.uart_conf_reg.odata_SB_CARRY_I1_1_CO[20] I0=$false I1=myrisc.uart_conf_reg.odata_SB_CARRY_I0_8_CO[31]
.attr src "top.v:57.9-67.3|vargen.v:265.38-277.2|uart.v:284.9-293.2|uart.v:102.10-102.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.uart_conf_reg.odata_SB_CARRY_I1_1_CO[18] CO=myrisc.uart_conf_reg.odata_SB_CARRY_I1_1_CO[19] I0=$false I1=myrisc.uart_conf_reg.odata_SB_CARRY_I0_8_CO[31]
.attr src "top.v:57.9-67.3|vargen.v:265.38-277.2|uart.v:284.9-293.2|uart.v:102.10-102.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.uart_conf_reg.odata_SB_CARRY_I1_1_CO[17] CO=myrisc.uart_conf_reg.odata_SB_CARRY_I1_1_CO[18] I0=$false I1=myrisc.uart_conf_reg.odata_SB_CARRY_I0_8_CO[31]
.attr src "top.v:57.9-67.3|vargen.v:265.38-277.2|uart.v:284.9-293.2|uart.v:102.10-102.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.uart_conf_reg.odata_SB_CARRY_I1_1_CO[16] CO=myrisc.uart_conf_reg.odata_SB_CARRY_I1_1_CO[17] I0=$false I1=myrisc.uart_conf_reg.odata_SB_CARRY_I0_8_CO[31]
.attr src "top.v:57.9-67.3|vargen.v:265.38-277.2|uart.v:284.9-293.2|uart.v:102.10-102.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.uart_conf_reg.odata_SB_CARRY_I1_1_CO[15] CO=myrisc.uart_conf_reg.odata_SB_CARRY_I1_1_CO[16] I0=$false I1=myrisc.uart_conf_reg.odata_SB_CARRY_I0_8_CO[31]
.attr src "top.v:57.9-67.3|vargen.v:265.38-277.2|uart.v:284.9-293.2|uart.v:102.10-102.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.uart_conf_reg.odata_SB_CARRY_I1_1_CO[14] CO=myrisc.uart_conf_reg.odata_SB_CARRY_I1_1_CO[15] I0=$false I1=myrisc.uart_conf_reg.odata_SB_CARRY_I0_8_CO[31]
.attr src "top.v:57.9-67.3|vargen.v:265.38-277.2|uart.v:284.9-293.2|uart.v:102.10-102.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.uart_conf_reg.odata_SB_CARRY_I1_1_CO[13] CO=myrisc.uart_conf_reg.odata_SB_CARRY_I1_1_CO[14] I0=$false I1=myrisc.uart_conf_reg.odata_SB_CARRY_I0_8_CO[31]
.attr src "top.v:57.9-67.3|vargen.v:265.38-277.2|uart.v:284.9-293.2|uart.v:102.10-102.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.uart_conf_reg.odata_SB_CARRY_I1_1_CO[12] CO=myrisc.uart_conf_reg.odata_SB_CARRY_I1_1_CO[13] I0=$false I1=myrisc.uart_conf_reg.odata_SB_CARRY_I0_8_CO[31]
.attr src "top.v:57.9-67.3|vargen.v:265.38-277.2|uart.v:284.9-293.2|uart.v:102.10-102.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.uart_conf_reg.odata_SB_CARRY_I1_1_CO[28] CO=myrisc.uart_conf_reg.odata_SB_CARRY_I1_1_CO[29] I0=$false I1=myrisc.uart_conf_reg.odata_SB_CARRY_I0_8_CO[31]
.attr src "top.v:57.9-67.3|vargen.v:265.38-277.2|uart.v:284.9-293.2|uart.v:102.10-102.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.uart_conf_reg.odata_SB_CARRY_I1_1_CO[27] CO=myrisc.uart_conf_reg.odata_SB_CARRY_I1_1_CO[28] I0=$false I1=myrisc.uart_conf_reg.odata_SB_CARRY_I0_8_CO[31]
.attr src "top.v:57.9-67.3|vargen.v:265.38-277.2|uart.v:284.9-293.2|uart.v:102.10-102.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.uart_conf_reg.odata_SB_CARRY_I1_1_CO[26] CO=myrisc.uart_conf_reg.odata_SB_CARRY_I1_1_CO[27] I0=$false I1=myrisc.uart_conf_reg.odata_SB_CARRY_I0_8_CO[31]
.attr src "top.v:57.9-67.3|vargen.v:265.38-277.2|uart.v:284.9-293.2|uart.v:102.10-102.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.uart_conf_reg.odata_SB_CARRY_I1_1_CO[25] CO=myrisc.uart_conf_reg.odata_SB_CARRY_I1_1_CO[26] I0=$false I1=myrisc.uart_conf_reg.odata_SB_CARRY_I0_8_CO[31]
.attr src "top.v:57.9-67.3|vargen.v:265.38-277.2|uart.v:284.9-293.2|uart.v:102.10-102.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.uart_conf_reg.odata_SB_CARRY_I1_1_CO[24] CO=myrisc.uart_conf_reg.odata_SB_CARRY_I1_1_CO[25] I0=$false I1=myrisc.uart_conf_reg.odata_SB_CARRY_I0_8_CO[31]
.attr src "top.v:57.9-67.3|vargen.v:265.38-277.2|uart.v:284.9-293.2|uart.v:102.10-102.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.uart_conf_reg.odata_SB_CARRY_I1_1_CO[23] CO=myrisc.uart_conf_reg.odata_SB_CARRY_I1_1_CO[24] I0=$false I1=myrisc.uart_conf_reg.odata_SB_CARRY_I0_8_CO[31]
.attr src "top.v:57.9-67.3|vargen.v:265.38-277.2|uart.v:284.9-293.2|uart.v:102.10-102.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.uart_conf_reg.odata_SB_CARRY_I1_1_CO[22] CO=myrisc.uart_conf_reg.odata_SB_CARRY_I1_1_CO[23] I0=$false I1=myrisc.uart_conf_reg.odata_SB_CARRY_I0_8_CO[31]
.attr src "top.v:57.9-67.3|vargen.v:265.38-277.2|uart.v:284.9-293.2|uart.v:102.10-102.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.uart_conf_reg.odata_SB_CARRY_I1_1_CO[21] CO=myrisc.uart_conf_reg.odata_SB_CARRY_I1_1_CO[22] I0=$false I1=myrisc.uart_conf_reg.odata_SB_CARRY_I0_8_CO[31]
.attr src "top.v:57.9-67.3|vargen.v:265.38-277.2|uart.v:284.9-293.2|uart.v:102.10-102.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.uart_conf_reg.odata_SB_CARRY_I1_CO[9] CO=myrisc.uart_conf_reg.odata_SB_CARRY_I1_CO[10] I0=myrisc.rx.uart_receiver.r_Clock_Count[9] I1=myrisc.uart_conf_reg.odata_SB_CARRY_I0_8_CO[9]
.attr src "top.v:57.9-67.3|vargen.v:292.38-304.2|uart.v:327.9-334.5|uart.v:203.11-203.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.uart_conf_reg.odata_SB_CARRY_I1_CO[8] CO=myrisc.uart_conf_reg.odata_SB_CARRY_I1_CO[9] I0=myrisc.rx.uart_receiver.r_Clock_Count[8] I1=myrisc.uart_conf_reg.odata_SB_CARRY_I0_8_CO[8]
.attr src "top.v:57.9-67.3|vargen.v:292.38-304.2|uart.v:327.9-334.5|uart.v:203.11-203.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.uart_conf_reg.odata_SB_CARRY_I1_CO[28] CO=myrisc.uart_conf_reg.odata_SB_CARRY_I1_CO[29] I0=$false I1=myrisc.uart_conf_reg.odata_SB_CARRY_I0_8_CO[31]
.attr src "top.v:57.9-67.3|vargen.v:292.38-304.2|uart.v:327.9-334.5|uart.v:203.11-203.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.uart_conf_reg.odata_SB_CARRY_I1_CO[27] CO=myrisc.uart_conf_reg.odata_SB_CARRY_I1_CO[28] I0=$false I1=myrisc.uart_conf_reg.odata_SB_CARRY_I0_8_CO[31]
.attr src "top.v:57.9-67.3|vargen.v:292.38-304.2|uart.v:327.9-334.5|uart.v:203.11-203.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.uart_conf_reg.odata_SB_CARRY_I1_CO[26] CO=myrisc.uart_conf_reg.odata_SB_CARRY_I1_CO[27] I0=$false I1=myrisc.uart_conf_reg.odata_SB_CARRY_I0_8_CO[31]
.attr src "top.v:57.9-67.3|vargen.v:292.38-304.2|uart.v:327.9-334.5|uart.v:203.11-203.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.uart_conf_reg.odata_SB_CARRY_I1_CO[25] CO=myrisc.uart_conf_reg.odata_SB_CARRY_I1_CO[26] I0=$false I1=myrisc.uart_conf_reg.odata_SB_CARRY_I0_8_CO[31]
.attr src "top.v:57.9-67.3|vargen.v:292.38-304.2|uart.v:327.9-334.5|uart.v:203.11-203.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.uart_conf_reg.odata_SB_CARRY_I1_CO[24] CO=myrisc.uart_conf_reg.odata_SB_CARRY_I1_CO[25] I0=$false I1=myrisc.uart_conf_reg.odata_SB_CARRY_I0_8_CO[31]
.attr src "top.v:57.9-67.3|vargen.v:292.38-304.2|uart.v:327.9-334.5|uart.v:203.11-203.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.uart_conf_reg.odata_SB_CARRY_I1_CO[23] CO=myrisc.uart_conf_reg.odata_SB_CARRY_I1_CO[24] I0=$false I1=myrisc.uart_conf_reg.odata_SB_CARRY_I0_8_CO[31]
.attr src "top.v:57.9-67.3|vargen.v:292.38-304.2|uart.v:327.9-334.5|uart.v:203.11-203.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.uart_conf_reg.odata_SB_CARRY_I1_CO[22] CO=myrisc.uart_conf_reg.odata_SB_CARRY_I1_CO[23] I0=$false I1=myrisc.uart_conf_reg.odata_SB_CARRY_I0_8_CO[31]
.attr src "top.v:57.9-67.3|vargen.v:292.38-304.2|uart.v:327.9-334.5|uart.v:203.11-203.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.uart_conf_reg.odata_SB_CARRY_I1_CO[21] CO=myrisc.uart_conf_reg.odata_SB_CARRY_I1_CO[22] I0=$false I1=myrisc.uart_conf_reg.odata_SB_CARRY_I0_8_CO[31]
.attr src "top.v:57.9-67.3|vargen.v:292.38-304.2|uart.v:327.9-334.5|uart.v:203.11-203.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.uart_conf_reg.odata_SB_CARRY_I1_CO[20] CO=myrisc.uart_conf_reg.odata_SB_CARRY_I1_CO[21] I0=$false I1=myrisc.uart_conf_reg.odata_SB_CARRY_I0_8_CO[31]
.attr src "top.v:57.9-67.3|vargen.v:292.38-304.2|uart.v:327.9-334.5|uart.v:203.11-203.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.uart_conf_reg.odata_SB_CARRY_I1_CO[1] CO=myrisc.uart_conf_reg.odata_SB_CARRY_I1_CO[2] I0=myrisc.rx.uart_receiver.r_Clock_Count[1] I1=myrisc.uart_conf_reg.odata_SB_CARRY_I0_8_CO[1]
.attr src "top.v:57.9-67.3|vargen.v:292.38-304.2|uart.v:327.9-334.5|uart.v:203.11-203.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.uart_conf_reg.odata_SB_CARRY_I1_CO[7] CO=myrisc.uart_conf_reg.odata_SB_CARRY_I1_CO[8] I0=myrisc.rx.uart_receiver.r_Clock_Count[7] I1=myrisc.uart_conf_reg.odata_SB_CARRY_I0_8_CO[7]
.attr src "top.v:57.9-67.3|vargen.v:292.38-304.2|uart.v:327.9-334.5|uart.v:203.11-203.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.uart_conf_reg.odata_SB_CARRY_I1_CO[19] CO=myrisc.uart_conf_reg.odata_SB_CARRY_I1_CO[20] I0=$false I1=myrisc.uart_conf_reg.odata_SB_CARRY_I0_8_CO[31]
.attr src "top.v:57.9-67.3|vargen.v:292.38-304.2|uart.v:327.9-334.5|uart.v:203.11-203.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.uart_conf_reg.odata_SB_CARRY_I1_CO[18] CO=myrisc.uart_conf_reg.odata_SB_CARRY_I1_CO[19] I0=$false I1=myrisc.uart_conf_reg.odata_SB_CARRY_I0_8_CO[31]
.attr src "top.v:57.9-67.3|vargen.v:292.38-304.2|uart.v:327.9-334.5|uart.v:203.11-203.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.uart_conf_reg.odata_SB_CARRY_I1_CO[17] CO=myrisc.uart_conf_reg.odata_SB_CARRY_I1_CO[18] I0=$false I1=myrisc.uart_conf_reg.odata_SB_CARRY_I0_8_CO[31]
.attr src "top.v:57.9-67.3|vargen.v:292.38-304.2|uart.v:327.9-334.5|uart.v:203.11-203.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.uart_conf_reg.odata_SB_CARRY_I1_CO[16] CO=myrisc.uart_conf_reg.odata_SB_CARRY_I1_CO[17] I0=$false I1=myrisc.uart_conf_reg.odata_SB_CARRY_I0_8_CO[31]
.attr src "top.v:57.9-67.3|vargen.v:292.38-304.2|uart.v:327.9-334.5|uart.v:203.11-203.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.uart_conf_reg.odata_SB_CARRY_I1_CO[15] CO=myrisc.uart_conf_reg.odata_SB_CARRY_I1_CO[16] I0=$false I1=myrisc.uart_conf_reg.odata_SB_CARRY_I0_8_CO[31]
.attr src "top.v:57.9-67.3|vargen.v:292.38-304.2|uart.v:327.9-334.5|uart.v:203.11-203.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.uart_conf_reg.odata_SB_CARRY_I1_CO[14] CO=myrisc.uart_conf_reg.odata_SB_CARRY_I1_CO[15] I0=$false I1=myrisc.uart_conf_reg.odata_SB_CARRY_I0_8_CO[31]
.attr src "top.v:57.9-67.3|vargen.v:292.38-304.2|uart.v:327.9-334.5|uart.v:203.11-203.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.uart_conf_reg.odata_SB_CARRY_I1_CO[13] CO=myrisc.uart_conf_reg.odata_SB_CARRY_I1_CO[14] I0=$false I1=myrisc.uart_conf_reg.odata_SB_CARRY_I0_8_CO[31]
.attr src "top.v:57.9-67.3|vargen.v:292.38-304.2|uart.v:327.9-334.5|uart.v:203.11-203.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.uart_conf_reg.odata_SB_CARRY_I1_CO[12] CO=myrisc.uart_conf_reg.odata_SB_CARRY_I1_CO[13] I0=$false I1=myrisc.uart_conf_reg.odata_SB_CARRY_I0_8_CO[31]
.attr src "top.v:57.9-67.3|vargen.v:292.38-304.2|uart.v:327.9-334.5|uart.v:203.11-203.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.uart_conf_reg.odata_SB_CARRY_I1_CO[11] CO=myrisc.uart_conf_reg.odata_SB_CARRY_I1_CO[12] I0=myrisc.rx.uart_receiver.r_Clock_Count[11] I1=myrisc.uart_conf_reg.odata_SB_CARRY_I0_8_CO[11]
.attr src "top.v:57.9-67.3|vargen.v:292.38-304.2|uart.v:327.9-334.5|uart.v:203.11-203.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.uart_conf_reg.odata_SB_CARRY_I1_CO[10] CO=myrisc.uart_conf_reg.odata_SB_CARRY_I1_CO[11] I0=myrisc.rx.uart_receiver.r_Clock_Count[10] I1=myrisc.uart_conf_reg.odata_SB_CARRY_I0_8_CO[10]
.attr src "top.v:57.9-67.3|vargen.v:292.38-304.2|uart.v:327.9-334.5|uart.v:203.11-203.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.uart_conf_reg.odata_SB_CARRY_I1_CO[6] CO=myrisc.uart_conf_reg.odata_SB_CARRY_I1_CO[7] I0=myrisc.rx.uart_receiver.r_Clock_Count[6] I1=myrisc.uart_conf_reg.odata_SB_CARRY_I0_8_CO[6]
.attr src "top.v:57.9-67.3|vargen.v:292.38-304.2|uart.v:327.9-334.5|uart.v:203.11-203.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.uart_conf_reg.odata_SB_CARRY_I1_CO[5] CO=myrisc.uart_conf_reg.odata_SB_CARRY_I1_CO[6] I0=myrisc.rx.uart_receiver.r_Clock_Count[5] I1=myrisc.uart_conf_reg.odata_SB_CARRY_I0_8_CO[5]
.attr src "top.v:57.9-67.3|vargen.v:292.38-304.2|uart.v:327.9-334.5|uart.v:203.11-203.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.uart_conf_reg.odata_SB_CARRY_I1_CO[4] CO=myrisc.uart_conf_reg.odata_SB_CARRY_I1_CO[5] I0=myrisc.rx.uart_receiver.r_Clock_Count[4] I1=myrisc.uart_conf_reg.odata_SB_CARRY_I0_8_CO[4]
.attr src "top.v:57.9-67.3|vargen.v:292.38-304.2|uart.v:327.9-334.5|uart.v:203.11-203.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.uart_conf_reg.odata_SB_CARRY_I1_CO[3] CO=myrisc.uart_conf_reg.odata_SB_CARRY_I1_CO[4] I0=myrisc.rx.uart_receiver.r_Clock_Count[3] I1=myrisc.uart_conf_reg.odata_SB_CARRY_I0_8_CO[3]
.attr src "top.v:57.9-67.3|vargen.v:292.38-304.2|uart.v:327.9-334.5|uart.v:203.11-203.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.uart_conf_reg.odata_SB_CARRY_I1_CO[30] CO=myrisc.uart_conf_reg.odata_SB_CARRY_I1_CO[31] I0=$false I1=myrisc.uart_conf_reg.odata_SB_CARRY_I0_8_CO[31]
.attr src "top.v:57.9-67.3|vargen.v:292.38-304.2|uart.v:327.9-334.5|uart.v:203.11-203.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.uart_conf_reg.odata_SB_CARRY_I1_CO[2] CO=myrisc.uart_conf_reg.odata_SB_CARRY_I1_CO[3] I0=myrisc.rx.uart_receiver.r_Clock_Count[2] I1=myrisc.uart_conf_reg.odata_SB_CARRY_I0_8_CO[2]
.attr src "top.v:57.9-67.3|vargen.v:292.38-304.2|uart.v:327.9-334.5|uart.v:203.11-203.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myrisc.uart_conf_reg.odata_SB_CARRY_I1_CO[29] CO=myrisc.uart_conf_reg.odata_SB_CARRY_I1_CO[30] I0=$false I1=myrisc.uart_conf_reg.odata_SB_CARRY_I0_8_CO[31]
.attr src "top.v:57.9-67.3|vargen.v:292.38-304.2|uart.v:327.9-334.5|uart.v:203.11-203.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=CLK D=myrisc.cpu.mem_wdata[11] E=myrisc.intcon_reg.odata_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O Q=myrisc.uart_conf_reg.odata[11] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:245.7-255.6|gio.v:24.5-36.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.mem_wdata[10] E=myrisc.intcon_reg.odata_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O Q=myrisc.uart_conf_reg.odata[10] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:245.7-255.6|gio.v:24.5-36.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.mem_wdata[1] E=myrisc.intcon_reg.odata_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O Q=myrisc.uart_conf_reg.odata[1] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:245.7-255.6|gio.v:24.5-36.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.mem_wdata[0] E=myrisc.intcon_reg.odata_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O Q=myrisc.uart_conf_reg.odata[0] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:245.7-255.6|gio.v:24.5-36.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.mem_wdata[9] E=myrisc.intcon_reg.odata_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O Q=myrisc.uart_conf_reg.odata[9] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:245.7-255.6|gio.v:24.5-36.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.mem_wdata[8] E=myrisc.intcon_reg.odata_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O Q=myrisc.uart_conf_reg.odata[8] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:245.7-255.6|gio.v:24.5-36.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.mem_wdata[7] E=myrisc.intcon_reg.odata_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O Q=myrisc.uart_conf_reg.odata[7] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:245.7-255.6|gio.v:24.5-36.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.mem_wdata[6] E=myrisc.intcon_reg.odata_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O Q=myrisc.uart_conf_reg.odata[6] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:245.7-255.6|gio.v:24.5-36.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.mem_wdata[5] E=myrisc.intcon_reg.odata_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O Q=myrisc.uart_conf_reg.odata[5] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:245.7-255.6|gio.v:24.5-36.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.mem_wdata[4] E=myrisc.intcon_reg.odata_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O Q=myrisc.uart_conf_reg.odata[4] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:245.7-255.6|gio.v:24.5-36.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.mem_wdata[3] E=myrisc.intcon_reg.odata_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O Q=myrisc.uart_conf_reg.odata[3] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:245.7-255.6|gio.v:24.5-36.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=CLK D=myrisc.cpu.mem_wdata[2] E=myrisc.intcon_reg.odata_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O Q=myrisc.uart_conf_reg.odata[2] R=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:245.7-255.6|gio.v:24.5-36.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=myrisc.uart_conf_reg.odata[9] I2=$true I3=myrisc.uart_conf_reg.odata_SB_CARRY_CI_CO[9] O=myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I1[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:292.38-304.2|uart.v:327.9-334.5|uart.v:187.29-187.44|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.uart_conf_reg.odata[8] I2=$true I3=myrisc.uart_conf_reg.odata_SB_CARRY_CI_CO[8] O=myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I1[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:292.38-304.2|uart.v:327.9-334.5|uart.v:187.29-187.44|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.uart_conf_reg.odata[10] I2=$true I3=myrisc.uart_conf_reg.odata_SB_CARRY_CI_CO[10] O=myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I1[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:292.38-304.2|uart.v:327.9-334.5|uart.v:187.29-187.44|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.uart_conf_reg.odata[7] I2=$true I3=myrisc.uart_conf_reg.odata_SB_CARRY_CI_CO[7] O=myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I1[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:292.38-304.2|uart.v:327.9-334.5|uart.v:187.29-187.44|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.uart_conf_reg.odata[6] I2=$true I3=myrisc.uart_conf_reg.odata_SB_CARRY_CI_CO[6] O=myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I1[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:292.38-304.2|uart.v:327.9-334.5|uart.v:187.29-187.44|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.uart_conf_reg.odata[5] I2=$true I3=myrisc.uart_conf_reg.odata_SB_CARRY_CI_CO[5] O=myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I1[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:292.38-304.2|uart.v:327.9-334.5|uart.v:187.29-187.44|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.uart_conf_reg.odata[4] I2=$true I3=myrisc.uart_conf_reg.odata_SB_CARRY_CI_CO[4] O=myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I1[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:292.38-304.2|uart.v:327.9-334.5|uart.v:187.29-187.44|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.uart_conf_reg.odata[3] I2=$true I3=myrisc.uart_conf_reg.odata_SB_CARRY_CI_CO[3] O=myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:292.38-304.2|uart.v:327.9-334.5|uart.v:187.29-187.44|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.uart_conf_reg.odata[2] I2=$true I3=myrisc.uart_conf_reg.odata_SB_CARRY_CI_CO[2] O=myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:292.38-304.2|uart.v:327.9-334.5|uart.v:187.29-187.44|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.uart_conf_reg.odata[1] I2=$true I3=myrisc.uart_conf_reg.odata[0] O=myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:292.38-304.2|uart.v:327.9-334.5|uart.v:187.29-187.44|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=myrisc.uart_conf_reg.odata[11] I2=$true I3=myrisc.uart_conf_reg.odata_SB_CARRY_CI_CO[11] O=myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I1[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57.9-67.3|vargen.v:292.38-304.2|uart.v:327.9-334.5|uart.v:187.29-187.44|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_DFF C=CLK D=resetn_meta Q=resetn
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:51.2-54.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=resetn O=resetn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_DFF C=CLK D=resetn_meta_SB_DFF_Q_D Q=resetn_meta
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:51.2-54.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.names myrisc.cpu.cpuregs.regs.0.0.1_RDATA_8[1] myrisc.cpu.cpuregs.regs.0.0.0_RDATA_8[1]
1 1
.names myrisc.cpu.cpuregs.regs.1.0.0_RDATA_12[2] myrisc.cpu.cpuregs.regs.0.0.0_RDATA_8[2]
1 1
.names myrisc.cpu.cpuregs.regs.1.0.0_RDATA_12[3] myrisc.cpu.cpuregs.regs.0.0.0_RDATA_8[3]
1 1
.names myrisc.cpu.reg_out[27] myrisc.cpu.latched_store_SB_LUT4_I3_O[0]
1 1
.names myrisc.cpu.alu_out_q[27] myrisc.cpu.latched_store_SB_LUT4_I3_O[1]
1 1
.names myrisc.cpu.latched_stalu myrisc.cpu.latched_store_SB_LUT4_I3_O[2]
1 1
.names myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I0_O_SB_LUT4_I2_O[2] myrisc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I2[0]
1 1
.names myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I0_O_SB_LUT4_I2_O[1] myrisc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I2[1]
1 1
.names myrisc.cpu.mem_rdata_latched_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[1] myrisc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I2[3]
1 1
.names myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_I2_SB_LUT4_I3_O[0] myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_5_I3[0]
1 1
.names myrisc.cpu.reg_next_pc[26] myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_5_I3[1]
1 1
.names myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I0_O[2] myrisc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
1 1
.names myrisc.cpu.cpu_state[2] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1_SB_LUT4_O_1_I0[3]
1 1
.names myrisc.cpu.mem_rdata_q[6] myrisc.cpu.mem_rdata_latched_SB_LUT4_O_4_I0_SB_LUT4_O_1_I1[0]
1 1
.names myrisc.cpu.prefetched_high_word_SB_LUT4_I3_O[2] myrisc.cpu.mem_rdata_latched_SB_LUT4_O_4_I0_SB_LUT4_O_1_I1[2]
1 1
.names myrisc.cpu.mem_xfer myrisc.cpu.mem_rdata_latched_SB_LUT4_O_4_I0_SB_LUT4_O_1_I1[3]
1 1
.names myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1[1] myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_30_D_SB_LUT4_O_I2[0]
1 1
.names myrisc.cpu.pcpi_div.start myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_30_D_SB_LUT4_O_I2[2]
1 1
.names myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1[2] myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_29_D_SB_LUT4_O_I2[0]
1 1
.names myrisc.cpu.pcpi_div.start myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_29_D_SB_LUT4_O_I2[2]
1 1
.names myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1[3] myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_28_D_SB_LUT4_O_I2[0]
1 1
.names myrisc.cpu.pcpi_div.start myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_28_D_SB_LUT4_O_I2[2]
1 1
.names myrisc.cpu.reg_op2[2] myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
1 1
.names myrisc.cpu.reg_op2[3] myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
1 1
.names myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1[4] myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_27_D_SB_LUT4_O_I2[0]
1 1
.names myrisc.cpu.pcpi_div.start myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_27_D_SB_LUT4_O_I2[2]
1 1
.names myrisc.memory.rdata[6] myrisc.rx.uart_rx_ready_SB_LUT4_I0_4_O_SB_LUT4_I2_O[0]
1 1
.names myrisc.ram_ready myrisc.rx.uart_rx_ready_SB_LUT4_I0_4_O_SB_LUT4_I2_O[2]
1 1
.names myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1[6] myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_25_D_SB_LUT4_O_I2[0]
1 1
.names myrisc.cpu.pcpi_div.start myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_25_D_SB_LUT4_O_I2[2]
1 1
.names myrisc.cpu.count_instr[31] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]
1 1
.names myrisc.cpu.instr_rdinstr myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
1 1
.names myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1[5] myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_26_D_SB_LUT4_O_I2[0]
1 1
.names myrisc.cpu.pcpi_div.start myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_26_D_SB_LUT4_O_I2[2]
1 1
.names myrisc.pico_rom.rdata[6] myrisc.rx.uart_rx_ready_SB_LUT4_I0_4_O[0]
1 1
.names myrisc.rom_ready myrisc.rx.uart_rx_ready_SB_LUT4_I0_4_O[2]
1 1
.names myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1[7] myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_24_D_SB_LUT4_O_I2[0]
1 1
.names myrisc.cpu.pcpi_div.start myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_24_D_SB_LUT4_O_I2[2]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1] myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
1 1
.names myrisc.cpu.reg_op2[1] myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
1 1
.names myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1[8] myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_23_D_SB_LUT4_O_I2[0]
1 1
.names myrisc.cpu.pcpi_div.start myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_23_D_SB_LUT4_O_I2[2]
1 1
.names myrisc.cpu.latched_rd[1] myrisc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I1[3]
1 1
.names myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1[9] myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_22_D_SB_LUT4_O_I2[0]
1 1
.names myrisc.cpu.pcpi_div.start myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_22_D_SB_LUT4_O_I2[2]
1 1
.names myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_I2_SB_LUT4_I3_O[0] myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_4_I3[0]
1 1
.names myrisc.cpu.reg_next_pc[27] myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_4_I3[1]
1 1
.names myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1[10] myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_21_D_SB_LUT4_O_I2[0]
1 1
.names myrisc.cpu.pcpi_div.start myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_21_D_SB_LUT4_O_I2[2]
1 1
.names myrisc.cpu.irq_mask[1] myrisc.cpu.irq_pending_SB_DFFESR_Q_24_E_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
1 1
.names myrisc.cpu.irq_pending[1] myrisc.cpu.irq_pending_SB_DFFESR_Q_24_E_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
1 1
.names myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1[11] myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_20_D_SB_LUT4_O_I2[0]
1 1
.names myrisc.cpu.pcpi_div.start myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_20_D_SB_LUT4_O_I2[2]
1 1
.names myrisc.cpu.cpu_state[2] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I1[2]
1 1
.names myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1[13] myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_18_D_SB_LUT4_O_I2[0]
1 1
.names myrisc.cpu.pcpi_div.start myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_18_D_SB_LUT4_O_I2[2]
1 1
.names myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1[12] myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_19_D_SB_LUT4_O_I2[0]
1 1
.names myrisc.cpu.pcpi_div.start myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_19_D_SB_LUT4_O_I2[2]
1 1
.names myrisc.cpu.count_cycle[19] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_12_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
1 1
.names myrisc.cpu.instr_getq_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_12_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
1 1
.names myrisc.cpu.instr_rdcycle myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_12_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
1 1
.names myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1[14] myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_17_D_SB_LUT4_O_I2[0]
1 1
.names myrisc.cpu.pcpi_div.start myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_17_D_SB_LUT4_O_I2[2]
1 1
.names myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1[15] myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_16_D_SB_LUT4_O_I2[0]
1 1
.names myrisc.cpu.pcpi_div.start myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_16_D_SB_LUT4_O_I2[2]
1 1
.names myrisc.cpu.pcpi_div.pcpi_wr myrisc.cpu.pcpi_mul.instr_mul_SB_DFFSR_Q_R[1]
1 1
.names myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1[16] myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_15_D_SB_LUT4_O_I2[0]
1 1
.names myrisc.cpu.pcpi_div.start myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_15_D_SB_LUT4_O_I2[2]
1 1
.names myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[0] myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
1 1
.names myrisc.cpu.mem_la_secondword myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
1 1
.names myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1[17] myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_14_D_SB_LUT4_O_I2[0]
1 1
.names myrisc.cpu.pcpi_div.start myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_14_D_SB_LUT4_O_I2[2]
1 1
.names myrisc.cpu.instr_getq_SB_LUT4_I3_O[3] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
1 1
.names myrisc.cpu.cpuregs_rs1[3] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
1 1
.names myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1[18] myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_13_D_SB_LUT4_O_I2[0]
1 1
.names myrisc.cpu.pcpi_div.start myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_13_D_SB_LUT4_O_I2[2]
1 1
.names myrisc.cpu.instr_retirq_SB_DFFE_Q_D[0] myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_14_D_SB_LUT4_O_I2[0]
1 1
.names myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I2_SB_LUT4_I2_O[2] myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_14_D_SB_LUT4_O_I2[2]
1 1
.names myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I0_O[2] myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_14_D_SB_LUT4_O_I2[3]
1 1
.names myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1[19] myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_12_D_SB_LUT4_O_I2[0]
1 1
.names myrisc.cpu.pcpi_div.start myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_12_D_SB_LUT4_O_I2[2]
1 1
.names myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1[22] myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_9_D_SB_LUT4_O_I2[0]
1 1
.names myrisc.cpu.pcpi_div.start myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_9_D_SB_LUT4_O_I2[2]
1 1
.names myrisc.cpu.cpu_state[2] myrisc.cpu.irq_pending_SB_DFFESR_Q_24_E_SB_LUT4_O_I2[0]
1 1
.names myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1[20] myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_11_D_SB_LUT4_O_I2[0]
1 1
.names myrisc.cpu.pcpi_div.start myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_11_D_SB_LUT4_O_I2[2]
1 1
.names myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_I2_SB_LUT4_I3_O[0] myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_3_I3[0]
1 1
.names myrisc.cpu.reg_next_pc[28] myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_3_I3[1]
1 1
.names myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1[21] myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_10_D_SB_LUT4_O_I2[0]
1 1
.names myrisc.cpu.pcpi_div.start myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_10_D_SB_LUT4_O_I2[2]
1 1
.names myrisc.cpu.latched_rd[2] myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_14_D_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
1 1
.names myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1[23] myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_8_D_SB_LUT4_O_I2[0]
1 1
.names myrisc.cpu.pcpi_div.start myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_8_D_SB_LUT4_O_I2[2]
1 1
.names myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1[24] myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_7_D_SB_LUT4_O_I2[0]
1 1
.names myrisc.cpu.pcpi_div.start myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_7_D_SB_LUT4_O_I2[2]
1 1
.names myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1[25] myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_6_D_SB_LUT4_O_I2[0]
1 1
.names myrisc.cpu.pcpi_div.start myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_6_D_SB_LUT4_O_I2[2]
1 1
.names myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1[28] myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_3_D_SB_LUT4_O_I2[0]
1 1
.names myrisc.cpu.pcpi_div.start myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_3_D_SB_LUT4_O_I2[2]
1 1
.names myrisc.cpu.timer[25] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
1 1
.names myrisc.cpu.instr_timer myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
1 1
.names myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1[26] myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_5_D_SB_LUT4_O_I2[0]
1 1
.names myrisc.cpu.pcpi_div.start myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_5_D_SB_LUT4_O_I2[2]
1 1
.names myrisc.cpu.reg_op2[4] myrisc.cpu.alu_out_SB_LUT4_O_29_I1[0]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_I1_O[2] myrisc.cpu.alu_out_SB_LUT4_O_29_I1[2]
1 1
.names myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1[27] myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_4_D_SB_LUT4_O_I2[0]
1 1
.names myrisc.cpu.pcpi_div.start myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_4_D_SB_LUT4_O_I2[2]
1 1
.names myrisc.cpu.count_cycle[51] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_12_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]
1 1
.names myrisc.cpu.instr_rdcycleh myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_12_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
1 1
.names myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1[29] myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_2_D_SB_LUT4_O_I2[0]
1 1
.names myrisc.cpu.pcpi_div.start myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_2_D_SB_LUT4_O_I2[2]
1 1
.names myrisc.cpu.do_waitirq_SB_LUT4_I1_1_O_SB_LUT4_O_I0[3] myrisc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
1 1
.names myrisc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I1[0] myrisc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
1 1
.names myrisc.cpu.pcpi_mul.pcpi_wr_SB_LUT4_I1_O[1] myrisc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
1 1
.names myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1[30] myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
1 1
.names myrisc.cpu.pcpi_div.start myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_1_D_SB_LUT4_O_I2[2]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_1_I0[0] myrisc.cpu.alu_out_SB_LUT4_O_29_I1_SB_LUT4_O_I3[0]
1 1
.names myrisc.cpu.reg_op2[3] myrisc.cpu.alu_out_SB_LUT4_O_29_I1_SB_LUT4_O_I3[1]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_I0[2] myrisc.cpu.alu_out_SB_LUT4_O_29_I1_SB_LUT4_O_I3[2]
1 1
.names myrisc.cpu.pcpi_div.divisor[33] myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_29_D_SB_LUT4_O_I2[0]
1 1
.names myrisc.cpu.pcpi_div.start myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_29_D_SB_LUT4_O_I2[2]
1 1
.names myrisc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[0] myrisc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
1 1
.names myrisc.cpu.cpu_state[4] myrisc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[1]
1 1
.names myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1[31] myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
1 1
.names myrisc.cpu.pcpi_div.start myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
1 1
.names myrisc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O[0] myrisc.cpu.reg_next_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[0]
1 1
.names myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[27] myrisc.cpu.reg_next_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[1]
1 1
.names myrisc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[27] myrisc.cpu.reg_next_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[3]
1 1
.names myrisc.cpu.pcpi_div.divisor[34] myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_28_D_SB_LUT4_O_I2[0]
1 1
.names myrisc.cpu.pcpi_div.start myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_28_D_SB_LUT4_O_I2[2]
1 1
.names myrisc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O[2] myrisc.cpu.cpuregs.regs.1.0.0_RDATA_2_SB_LUT4_I0_O[0]
1 1
.names myrisc.cpu.decoded_imm[29] myrisc.cpu.cpuregs.regs.1.0.0_RDATA_2_SB_LUT4_I0_O[1]
1 1
.names myrisc.cpu.irq_mask[18] myrisc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2_SB_LUT4_O_I2[0]
1 1
.names myrisc.cpu.irq_pending[18] myrisc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2_SB_LUT4_O_I2[1]
1 1
.names myrisc.cpu.instr_or_SB_LUT4_I2_O[2] myrisc.cpu.alu_out_SB_LUT4_O_29_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_26_I0_SB_LUT4_O_I2[2] myrisc.cpu.alu_out_SB_LUT4_O_29_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
1 1
.names myrisc.cpu.pcpi_div.divisor[35] myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_27_D_SB_LUT4_O_I2[0]
1 1
.names myrisc.cpu.pcpi_div.start myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_27_D_SB_LUT4_O_I2[2]
1 1
.names myrisc.cpu.mem_wordsize[1] myrisc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[0]
1 1
.names myrisc.cpu.mem_wordsize[2] myrisc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[1]
1 1
.names myrisc.cpu.reg_op2[29] myrisc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[2]
1 1
.names myrisc.cpu.pcpi_div.divisor[36] myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_26_D_SB_LUT4_O_I2[0]
1 1
.names myrisc.cpu.pcpi_div.start myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_26_D_SB_LUT4_O_I2[2]
1 1
.names myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_I2_SB_LUT4_I3_O[0] myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
1 1
.names myrisc.cpu.reg_next_pc[29] myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
1 1
.names myrisc.cpu.pcpi_div.divisor[37] myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_25_D_SB_LUT4_O_I2[0]
1 1
.names myrisc.cpu.pcpi_div.start myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_25_D_SB_LUT4_O_I2[2]
1 1
.names myrisc.cpu.reg_op2[3] myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_I2[2]
1 1
.names myrisc.cpu.pcpi_div.divisor[40] myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_22_D_SB_LUT4_O_I2[0]
1 1
.names myrisc.cpu.pcpi_div.start myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_22_D_SB_LUT4_O_I2[2]
1 1
.names myrisc.cpu.count_cycle[3] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
1 1
.names myrisc.cpu.instr_getq_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
1 1
.names myrisc.cpu.instr_rdcycle myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
1 1
.names myrisc.cpu.pcpi_div.divisor[38] myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_24_D_SB_LUT4_O_I2[0]
1 1
.names myrisc.cpu.pcpi_div.start myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_24_D_SB_LUT4_O_I2[2]
1 1
.names myrisc.cpu.irq_mask[12] myrisc.cpu.cpuregs.wdata_SB_LUT4_O_28_I2_SB_LUT4_O_I2[0]
1 1
.names myrisc.cpu.irq_pending[12] myrisc.cpu.cpuregs.wdata_SB_LUT4_O_28_I2_SB_LUT4_O_I2[1]
1 1
.names myrisc.cpu.pcpi_div.divisor[39] myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_23_D_SB_LUT4_O_I2[0]
1 1
.names myrisc.cpu.pcpi_div.start myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_23_D_SB_LUT4_O_I2[2]
1 1
.names myrisc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0[3] myrisc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I1[0]
1 1
.names myrisc.cpu.pcpi_div.divisor[41] myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_21_D_SB_LUT4_O_I2[0]
1 1
.names myrisc.cpu.pcpi_div.start myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_21_D_SB_LUT4_O_I2[2]
1 1
.names myrisc.cpu.reg_op2[2] myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I1_I2[2]
1 1
.names myrisc.cpu.pcpi_div.divisor[42] myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_20_D_SB_LUT4_O_I2[0]
1 1
.names myrisc.cpu.pcpi_div.start myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_20_D_SB_LUT4_O_I2[2]
1 1
.names myrisc.cpu.pcpi_div.divisor[43] myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_19_D_SB_LUT4_O_I2[0]
1 1
.names myrisc.cpu.pcpi_div.start myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_19_D_SB_LUT4_O_I2[2]
1 1
.names myrisc.cpu.reg_op2[1] myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1[2]
1 1
.names myrisc.cpu.pcpi_div.divisor[46] myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_16_D_SB_LUT4_O_I2[0]
1 1
.names myrisc.cpu.pcpi_div.start myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_16_D_SB_LUT4_O_I2[2]
1 1
.names myrisc.cpu.pcpi_valid_SB_DFFESR_Q_E_SB_LUT4_O_I2[2] myrisc.cpu.pcpi_valid_SB_DFFESR_Q_D[0]
1 1
.names myrisc.cpu.pcpi_div.divisor[44] myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_18_D_SB_LUT4_O_I2[0]
1 1
.names myrisc.cpu.pcpi_div.start myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_18_D_SB_LUT4_O_I2[2]
1 1
.names myrisc.cpu.irq_mask[2] myrisc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2_SB_LUT4_O_I2[0]
1 1
.names myrisc.cpu.irq_pending[2] myrisc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2_SB_LUT4_O_I2[1]
1 1
.names myrisc.cpu.pcpi_div.divisor[45] myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_17_D_SB_LUT4_O_I2[0]
1 1
.names myrisc.cpu.pcpi_div.start myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_17_D_SB_LUT4_O_I2[2]
1 1
.names myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_I2_SB_LUT4_I3_O[0] myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
1 1
.names myrisc.cpu.reg_next_pc[30] myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
1 1
.names myrisc.cpu.pcpi_div.divisor[47] myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_15_D_SB_LUT4_O_I2[0]
1 1
.names myrisc.cpu.pcpi_div.start myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_15_D_SB_LUT4_O_I2[2]
1 1
.names myrisc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[1] myrisc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I1[0]
1 1
.names myrisc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0] myrisc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I1[2]
1 1
.names myrisc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[1] myrisc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I1[3]
1 1
.names myrisc.cpu.pcpi_div.divisor[48] myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_14_D_SB_LUT4_O_I2[0]
1 1
.names myrisc.cpu.pcpi_div.start myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_14_D_SB_LUT4_O_I2[2]
1 1
.names myrisc.cpu.count_cycle[25] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
1 1
.names myrisc.cpu.instr_getq_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
1 1
.names myrisc.cpu.instr_rdcycle myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
1 1
.names myrisc.cpu.pcpi_div.divisor[49] myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_13_D_SB_LUT4_O_I2[0]
1 1
.names myrisc.cpu.pcpi_div.start myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_13_D_SB_LUT4_O_I2[2]
1 1
.names myrisc.cpu.pcpi_div.divisor[52] myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_10_D_SB_LUT4_O_I2[0]
1 1
.names myrisc.cpu.pcpi_div.start myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_10_D_SB_LUT4_O_I2[2]
1 1
.names myrisc.cpu.latched_rd[0] myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_20_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
1 1
.names myrisc.cpu.latched_rd[2] myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_20_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
1 1
.names myrisc.cpu.pcpi_div.divisor[50] myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_12_D_SB_LUT4_O_I2[0]
1 1
.names myrisc.cpu.pcpi_div.start myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_12_D_SB_LUT4_O_I2[2]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_I1[0] myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
1 1
.names myrisc.cpu.reg_op2[3] myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O[0] myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
1 1
.names myrisc.cpu.pcpi_div.divisor[51] myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_11_D_SB_LUT4_O_I2[0]
1 1
.names myrisc.cpu.pcpi_div.start myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_11_D_SB_LUT4_O_I2[2]
1 1
.names myrisc.cpu.count_cycle[35] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]
1 1
.names myrisc.cpu.instr_rdcycleh myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
1 1
.names myrisc.cpu.pcpi_div.divisor[53] myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_9_D_SB_LUT4_O_I2[0]
1 1
.names myrisc.cpu.pcpi_div.start myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_9_D_SB_LUT4_O_I2[2]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0] myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
1 1
.names myrisc.cpu.reg_op2[2] myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
1 1
.names myrisc.cpu.pcpi_div.divisor[54] myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_8_D_SB_LUT4_O_I2[0]
1 1
.names myrisc.cpu.pcpi_div.start myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_8_D_SB_LUT4_O_I2[2]
1 1
.names myrisc.cpu.mem_rdata_latched[4] myrisc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
1 1
.names myrisc.cpu.pcpi_div.divisor[55] myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_7_D_SB_LUT4_O_I2[0]
1 1
.names myrisc.cpu.pcpi_div.start myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_7_D_SB_LUT4_O_I2[2]
1 1
.names myrisc.cpu.mem_rdata_latched[12] myrisc.cpu.mem_rdata_latched_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
1 1
.names myrisc.cpu.pcpi_div.divisor[58] myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_4_D_SB_LUT4_O_I2[0]
1 1
.names myrisc.cpu.pcpi_div.start myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_4_D_SB_LUT4_O_I2[2]
1 1
.names myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_I2_SB_LUT4_I3_O[0] myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_27_I3[0]
1 1
.names myrisc.cpu.reg_next_pc[3] myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_27_I3[1]
1 1
.names myrisc.cpu.pcpi_div.divisor[56] myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_6_D_SB_LUT4_O_I2[0]
1 1
.names myrisc.cpu.pcpi_div.start myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_6_D_SB_LUT4_O_I2[2]
1 1
.names myrisc.cpu.mem_16bit_buffer[13] myrisc.cpu.mem_rdata_latched_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
1 1
.names myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O[3] myrisc.cpu.mem_rdata_latched_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
1 1
.names myrisc.cpu.pcpi_div.divisor[57] myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_5_D_SB_LUT4_O_I2[0]
1 1
.names myrisc.cpu.pcpi_div.start myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_5_D_SB_LUT4_O_I2[2]
1 1
.names myrisc.cpu.reg_op2[1] myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2[2]
1 1
.names myrisc.cpu.pcpi_div.divisor[59] myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_3_D_SB_LUT4_O_I2[0]
1 1
.names myrisc.cpu.pcpi_div.start myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_3_D_SB_LUT4_O_I2[2]
1 1
.names myrisc.cpu.pcpi_div.divisor[60] myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_2_D_SB_LUT4_O_I2[0]
1 1
.names myrisc.cpu.pcpi_div.start myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_2_D_SB_LUT4_O_I2[2]
1 1
.names myrisc.cpu.mem_rdata_q[13] myrisc.cpu.mem_rdata_latched_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
1 1
.names myrisc.cpu.prefetched_high_word_SB_LUT4_I3_O[2] myrisc.cpu.mem_rdata_latched_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
1 1
.names myrisc.cpu.mem_xfer myrisc.cpu.mem_rdata_latched_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
1 1
.names myrisc.cpu.pcpi_div.divisor[61] myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
1 1
.names myrisc.cpu.pcpi_div.start myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_1_D_SB_LUT4_O_I2[2]
1 1
.names myrisc.cpu.decoded_rs2[2] myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_29_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
1 1
.names myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I0_O[2] myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_29_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
1 1
.names myrisc.cpu.pcpi_div.divisor[62] myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
1 1
.names myrisc.cpu.pcpi_div.start myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
1 1
.names myrisc.cpu.reg_op2[1] myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
1 1
.names myrisc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O[2] myrisc.cpu.cpuregs.regs.1.0.0_RDATA_8_SB_LUT4_I0_O[0]
1 1
.names myrisc.cpu.decoded_imm[23] myrisc.cpu.cpuregs.regs.1.0.0_RDATA_8_SB_LUT4_I0_O[1]
1 1
.names myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I2_SB_LUT4_I2_O[2] myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_29_D_SB_LUT4_O_I2[1]
1 1
.names myrisc.cpu.pcpi_div.instr_divu myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_29_D_SB_LUT4_O_I0[2]
1 1
.names myrisc.cpu.pcpi_div.instr_div myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_29_D_SB_LUT4_O_I0[3]
1 1
.names myrisc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O[0] myrisc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I2[0]
1 1
.names myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[2] myrisc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I2[1]
1 1
.names myrisc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[2] myrisc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I2[3]
1 1
.names myrisc.cpu.pcpi_div.instr_divu myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_30_D_SB_LUT4_O_I0[2]
1 1
.names myrisc.cpu.pcpi_div.instr_div myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_30_D_SB_LUT4_O_I0[3]
1 1
.names myrisc.cpu.mem_rdata_latched[12] myrisc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2[1]
1 1
.names myrisc.cpu.pcpi_div.instr_divu myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_28_D_SB_LUT4_O_I0[2]
1 1
.names myrisc.cpu.pcpi_div.instr_div myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_28_D_SB_LUT4_O_I0[3]
1 1
.names myrisc.tx.uart_transmitter.r_SM_Main[0] myrisc.tx.uart_tx_ready_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
1 1
.names myrisc.tx.uart_transmitter.r_SM_Main[1] myrisc.tx.uart_tx_ready_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
1 1
.names resetn myrisc.tx.uart_tx_ready_SB_DFFSR_Q_D_SB_LUT4_O_I2[3]
1 1
.names myrisc.cpu.pcpi_div.instr_divu myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_27_D_SB_LUT4_O_I0[2]
1 1
.names myrisc.cpu.pcpi_div.instr_div myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_27_D_SB_LUT4_O_I0[3]
1 1
.names myrisc.cpu.reg_op2[2] myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
1 1
.names myrisc.cpu.pcpi_div.instr_divu myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_26_D_SB_LUT4_O_I0[2]
1 1
.names myrisc.cpu.pcpi_div.instr_div myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_26_D_SB_LUT4_O_I0[3]
1 1
.names myrisc.intcon_reg.wen myrisc.intcon_reg.odata_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
1 1
.names myrisc.cpu.pcpi_div.instr_divu myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_25_D_SB_LUT4_O_I0[2]
1 1
.names myrisc.cpu.pcpi_div.instr_div myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_25_D_SB_LUT4_O_I0[3]
1 1
.names myrisc.cpu.mem_16bit_buffer[12] myrisc.cpu.mem_rdata_latched_SB_LUT4_O_I0[2]
1 1
.names myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O[3] myrisc.cpu.mem_rdata_latched_SB_LUT4_O_I0[3]
1 1
.names myrisc.cpu.pcpi_div.instr_divu myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_23_D_SB_LUT4_O_I0[2]
1 1
.names myrisc.cpu.pcpi_div.instr_div myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_23_D_SB_LUT4_O_I0[3]
1 1
.names myrisc.cpu.mem_rdata_latched_SB_LUT4_O_4_I0[0] myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_29_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
1 1
.names myrisc.cpu.mem_la_secondword myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_29_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
1 1
.names myrisc.cpu.pcpi_div.instr_divu myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_24_D_SB_LUT4_O_I0[2]
1 1
.names myrisc.cpu.pcpi_div.instr_div myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_24_D_SB_LUT4_O_I0[3]
1 1
.names myrisc.cpu.mem_rdata_q[12] myrisc.cpu.mem_rdata_latched_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
1 1
.names myrisc.cpu.prefetched_high_word_SB_LUT4_I3_O[2] myrisc.cpu.mem_rdata_latched_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
1 1
.names myrisc.cpu.mem_xfer myrisc.cpu.mem_rdata_latched_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
1 1
.names myrisc.cpu.pcpi_div.instr_divu myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_22_D_SB_LUT4_O_I0[2]
1 1
.names myrisc.cpu.pcpi_div.instr_div myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_22_D_SB_LUT4_O_I0[3]
1 1
.names myrisc.cpu.mem_addr[4] myrisc.intcon_reg.odata_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
1 1
.names myrisc.cpu.pcpi_div.instr_divu myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_21_D_SB_LUT4_O_I0[2]
1 1
.names myrisc.cpu.pcpi_div.instr_div myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_21_D_SB_LUT4_O_I0[3]
1 1
.names myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_I2_SB_LUT4_I3_O[0] myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
1 1
.names myrisc.cpu.reg_next_pc[31] myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
1 1
.names myrisc.cpu.pcpi_div.instr_divu myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_20_D_SB_LUT4_O_I0[2]
1 1
.names myrisc.cpu.pcpi_div.instr_div myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_20_D_SB_LUT4_O_I0[3]
1 1
.names myrisc.cpu.pcpi_div.instr_divu myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_19_D_SB_LUT4_O_I0[2]
1 1
.names myrisc.cpu.pcpi_div.instr_div myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_19_D_SB_LUT4_O_I0[3]
1 1
.names myrisc.cpu.reg_op2[1] myrisc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
1 1
.names myrisc.cpu.pcpi_div.instr_divu myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_18_D_SB_LUT4_O_I0[2]
1 1
.names myrisc.cpu.pcpi_div.instr_div myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_18_D_SB_LUT4_O_I0[3]
1 1
.names myrisc.cpu.count_instr[25] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
1 1
.names myrisc.cpu.instr_rdinstr myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
1 1
.names myrisc.cpu.pcpi_div.instr_divu myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_16_D_SB_LUT4_O_I0[2]
1 1
.names myrisc.cpu.pcpi_div.instr_div myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_16_D_SB_LUT4_O_I0[3]
1 1
.names myrisc.cpu.instr_getq_SB_LUT4_I3_O[3] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
1 1
.names myrisc.cpu.cpuregs_rs1[18] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
1 1
.names myrisc.cpu.pcpi_div.instr_divu myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_17_D_SB_LUT4_O_I0[2]
1 1
.names myrisc.cpu.pcpi_div.instr_div myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_17_D_SB_LUT4_O_I0[3]
1 1
.names myrisc.cpu.pcpi_div.instr_divu myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_15_D_SB_LUT4_O_I0[2]
1 1
.names myrisc.cpu.pcpi_div.instr_div myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_15_D_SB_LUT4_O_I0[3]
1 1
.names myrisc.cpu.pcpi_div.instr_divu myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_14_D_SB_LUT4_O_I0[2]
1 1
.names myrisc.cpu.pcpi_div.instr_div myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_14_D_SB_LUT4_O_I0[3]
1 1
.names myrisc.cpu.mem_wordsize[1] myrisc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
1 1
.names myrisc.cpu.cpu_state[5] myrisc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
1 1
.names myrisc.cpu.pcpi_div.instr_divu myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_13_D_SB_LUT4_O_I0[2]
1 1
.names myrisc.cpu.pcpi_div.instr_div myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_13_D_SB_LUT4_O_I0[3]
1 1
.names myrisc.cpu.count_cycle[18] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
1 1
.names myrisc.cpu.instr_getq_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
1 1
.names myrisc.cpu.instr_rdcycle myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
1 1
.names myrisc.cpu.pcpi_div.instr_divu myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_12_D_SB_LUT4_O_I0[2]
1 1
.names myrisc.cpu.pcpi_div.instr_div myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_12_D_SB_LUT4_O_I0[3]
1 1
.names myrisc.cpu.mem_16bit_buffer[14] myrisc.cpu.mem_rdata_latched_SB_LUT4_O_4_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O[2]
1 1
.names myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O[3] myrisc.cpu.mem_rdata_latched_SB_LUT4_O_4_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O[3]
1 1
.names myrisc.cpu.pcpi_div.instr_divu myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_11_D_SB_LUT4_O_I0[2]
1 1
.names myrisc.cpu.pcpi_div.instr_div myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_11_D_SB_LUT4_O_I0[3]
1 1
.names myrisc.cpu.latched_rd[0] myrisc.cpu.cpuregs.wen_SB_LUT4_O_I2[0]
1 1
.names myrisc.cpu.latched_rd[1] myrisc.cpu.cpuregs.wen_SB_LUT4_O_I2[1]
1 1
.names myrisc.cpu.pcpi_div.instr_divu myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0[2]
1 1
.names myrisc.cpu.pcpi_div.instr_div myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0[3]
1 1
.names myrisc.cpu.pcpi_div.instr_divu myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_10_D_SB_LUT4_O_I0[2]
1 1
.names myrisc.cpu.pcpi_div.instr_div myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_10_D_SB_LUT4_O_I0[3]
1 1
.names myrisc.cpu.instr_sra_SB_LUT4_I2_O[0] myrisc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
1 1
.names myrisc.cpu.reg_op2[1] myrisc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
1 1
.names myrisc.cpu.pcpi_div.instr_divu myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_8_D_SB_LUT4_O_I0[2]
1 1
.names myrisc.cpu.pcpi_div.instr_div myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_8_D_SB_LUT4_O_I0[3]
1 1
.names myrisc.cpu.mem_rdata_q[14] myrisc.cpu.mem_rdata_latched_SB_LUT4_O_4_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
1 1
.names myrisc.cpu.prefetched_high_word_SB_LUT4_I3_O[2] myrisc.cpu.mem_rdata_latched_SB_LUT4_O_4_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
1 1
.names myrisc.cpu.mem_xfer myrisc.cpu.mem_rdata_latched_SB_LUT4_O_4_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
1 1
.names myrisc.cpu.pcpi_div.instr_divu myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_7_D_SB_LUT4_O_I0[2]
1 1
.names myrisc.cpu.pcpi_div.instr_div myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_7_D_SB_LUT4_O_I0[3]
1 1
.names myrisc.cpu.decoded_rs2[0] myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_20_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
1 1
.names myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I0_O[2] myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_20_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
1 1
.names myrisc.cpu.pcpi_div.instr_divu myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_6_D_SB_LUT4_O_I0[2]
1 1
.names myrisc.cpu.pcpi_div.instr_div myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_6_D_SB_LUT4_O_I0[3]
1 1
.names myrisc.cpu.pcpi_div.instr_divu myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_5_D_SB_LUT4_O_I0[2]
1 1
.names myrisc.cpu.pcpi_div.instr_div myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_5_D_SB_LUT4_O_I0[3]
1 1
.names myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O[0] myrisc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[0]
1 1
.names myrisc.cpu.mem_rdata[19] myrisc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[1]
1 1
.names myrisc.cpu.pcpi_div.instr_divu myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_4_D_SB_LUT4_O_I0[2]
1 1
.names myrisc.cpu.pcpi_div.instr_div myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_4_D_SB_LUT4_O_I0[3]
1 1
.names myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_I2_SB_LUT4_I3_O[0] myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_25_I3[0]
1 1
.names myrisc.cpu.reg_next_pc[5] myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_25_I3[1]
1 1
.names myrisc.cpu.pcpi_div.instr_divu myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_2_D_SB_LUT4_O_I0[2]
1 1
.names myrisc.cpu.pcpi_div.instr_div myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_2_D_SB_LUT4_O_I0[3]
1 1
.names myrisc.cpu.mem_rdata_q[31] myrisc.cpu.instr_setq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2[0]
1 1
.names myrisc.cpu.mem_rdata_q[29] myrisc.cpu.instr_setq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2[1]
1 1
.names myrisc.cpu.mem_rdata_q[30] myrisc.cpu.instr_setq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2[3]
1 1
.names myrisc.cpu.pcpi_div.instr_divu myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_3_D_SB_LUT4_O_I0[2]
1 1
.names myrisc.cpu.pcpi_div.instr_div myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_3_D_SB_LUT4_O_I0[3]
1 1
.names myrisc.rx.uart_receiver.i_RX_Serial myrisc.rx.uart_receiver.RX_Byte_temp_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[0]
1 1
.names myrisc.rx.uart_receiver.RX_Byte_temp[2] myrisc.rx.uart_receiver.RX_Byte_temp_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
1 1
.names myrisc.rx.uart_receiver.r_Bit_Index[2] myrisc.rx.uart_receiver.RX_Byte_temp_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
1 1
.names myrisc.cpu.pcpi_div.instr_divu myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_1_D_SB_LUT4_O_I0[2]
1 1
.names myrisc.cpu.pcpi_div.instr_div myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_1_D_SB_LUT4_O_I0[3]
1 1
.names myrisc.cpu.count_cycle[50] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]
1 1
.names myrisc.cpu.instr_rdcycleh myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
1 1
.names myrisc.cpu.pcpi_div.instr_divu myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0[2]
1 1
.names myrisc.cpu.pcpi_div.instr_div myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0[3]
1 1
.names myrisc.cpu.is_alu_reg_imm myrisc.cpu.instr_setq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_I2_O[2]
1 1
.names myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I2_SB_LUT4_I2_O[2] myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_20_D_SB_LUT4_O_I2[1]
1 1
.names myrisc.cpu.mem_16bit_buffer[3] myrisc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0[2]
1 1
.names myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O[3] myrisc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0[3]
1 1
.names myrisc.rx.uart_receiver.i_RX_Serial myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_2_D_SB_LUT4_O_I1[0]
1 1
.names resetn myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_2_D_SB_LUT4_O_I1[3]
1 1
.names myrisc.cpu.reg_op2[4] myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_I1_O[2] myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
1 1
.names myrisc.rx.uart_receiver.o_RX_DV_SB_LUT4_I1_I2[31] myrisc.rx.uart_receiver.RX_Byte_temp_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
1 1
.names myrisc.rx.uart_receiver.r_SM_Main[2] myrisc.rx.uart_receiver.RX_Byte_temp_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
1 1
.names myrisc.cpu.instr_setq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2[2] myrisc.cpu.instr_setq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
1 1
.names myrisc.rx.uart_receiver.r_Bit_Index[2] myrisc.rx.uart_receiver.RX_Byte_temp_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
1 1
.names myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_I2_SB_LUT4_I3_O[0] myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_24_I3[0]
1 1
.names myrisc.cpu.reg_next_pc[6] myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_24_I3[1]
1 1
.names myrisc.cpu.mem_rdata_q[13] myrisc.cpu.instr_setq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
1 1
.names myrisc.cpu.mem_rdata_q[12] myrisc.cpu.instr_setq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
1 1
.names myrisc.cpu.is_alu_reg_imm myrisc.cpu.instr_setq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
1 1
.names myrisc.cpu.mem_rdata_latched[5] myrisc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
1 1
.names myrisc.cpu.instr_jalr_SB_LUT4_I3_O[1] myrisc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
1 1
.names myrisc.cpu.mem_rdata_q[20] myrisc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
1 1
.names myrisc.cpu.mem_16bit_buffer[4] myrisc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0[2]
1 1
.names myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O[3] myrisc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0[3]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1] myrisc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
1 1
.names myrisc.cpu.reg_op2[3] myrisc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
1 1
.names myrisc.rx.uart_receiver.i_RX_Serial myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2[0]
1 1
.names myrisc.rx.uart_receiver.r_SM_Main[0] myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2[1]
1 1
.names resetn myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2[3]
1 1
.names myrisc.cpu.reg_op2[1] myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
1 1
.names myrisc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0[0] myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
1 1
.names myrisc.cpu.mem_la_secondword myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
1 1
.names myrisc.cpu.cpuregs.regs.0.0.1_RDATA_11[1] myrisc.cpu.cpuregs.regs.0.0.0_RDATA_11[1]
1 1
.names myrisc.cpu.cpuregs.regs.1.0.0_RDATA_12[2] myrisc.cpu.cpuregs.regs.0.0.0_RDATA_11[2]
1 1
.names myrisc.cpu.cpuregs.regs.1.0.0_RDATA_12[3] myrisc.cpu.cpuregs.regs.0.0.0_RDATA_11[3]
1 1
.names myrisc.cpu.decoded_imm_uj[28] myrisc.cpu.instr_auipc_SB_LUT4_I0_3_O[0]
1 1
.names myrisc.cpu.instr_jal myrisc.cpu.instr_auipc_SB_LUT4_I0_3_O[1]
1 1
.names myrisc.cpu.mem_rdata_q[2] myrisc.cpu.instr_getq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
1 1
.names myrisc.cpu.mem_rdata_q[3] myrisc.cpu.instr_getq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
1 1
.names myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_I2_SB_LUT4_I3_O[0] myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_23_I3[0]
1 1
.names myrisc.cpu.reg_next_pc[7] myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_23_I3[1]
1 1
.names myrisc.cpu.mem_rdata_q[28] myrisc.cpu.instr_getq_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
1 1
.names myrisc.cpu.instr_setq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1] myrisc.cpu.instr_getq_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
1 1
.names myrisc.cpu.mem_rdata_q[25] myrisc.cpu.instr_getq_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
1 1
.names myrisc.cpu.mem_rdata_q[4] myrisc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[0]
1 1
.names myrisc.cpu.prefetched_high_word_SB_LUT4_I3_O[2] myrisc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[2]
1 1
.names myrisc.cpu.mem_xfer myrisc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[3]
1 1
.names myrisc.cpu.mem_rdata_q[26] myrisc.cpu.instr_setq_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
1 1
.names myrisc.cpu.mem_rdata_q[27] myrisc.cpu.instr_setq_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
1 1
.names myrisc.cpu.instr_jal myrisc.cpu.instr_jalr_SB_LUT4_I3_O_SB_LUT4_I2_4_O[0]
1 1
.names myrisc.cpu.decoded_imm_uj[1] myrisc.cpu.instr_jalr_SB_LUT4_I3_O_SB_LUT4_I2_4_O[1]
1 1
.names myrisc.tx.uart_transmitter.r_SM_Main_SB_DFF_Q_D_SB_LUT4_O_I0[31] myrisc.tx.uart_transmitter.r_SM_Main_SB_DFF_Q_2_D_SB_LUT4_O_I2[0]
1 1
.names myrisc.tx.uart_transmitter.r_Bit_Index[1] myrisc.tx.uart_transmitter.r_SM_Main_SB_DFF_Q_2_D_SB_LUT4_O_I2[2]
1 1
.names myrisc.tx.uart_transmitter.r_Bit_Index[0] myrisc.tx.uart_transmitter.r_SM_Main_SB_DFF_Q_2_D_SB_LUT4_O_I2[3]
1 1
.names myrisc.cpu.mem_rdata_q[21] myrisc.cpu.is_sb_sh_sw_SB_LUT4_I1_3_O[0]
1 1
.names myrisc.cpu.instr_jalr_SB_LUT4_I3_O[1] myrisc.cpu.is_sb_sh_sw_SB_LUT4_I1_3_O[1]
1 1
.names myrisc.memory.rdata[4] myrisc.rx.uart_rx_ready_SB_LUT4_I0_2_O_SB_LUT4_I2_O[0]
1 1
.names myrisc.ram_ready myrisc.rx.uart_rx_ready_SB_LUT4_I0_2_O_SB_LUT4_I2_O[2]
1 1
.names myrisc.rx.uart_receiver.r_SM_Main[3] myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O[1] myrisc.cpu.alu_out_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
1 1
.names myrisc.cpu.instr_or_SB_LUT4_I2_O[1] myrisc.cpu.alu_out_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
1 1
.names myrisc.cpu.reg_op2[4] myrisc.cpu.alu_out_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O[3]
1 1
.names myrisc.pico_rom.rdata[4] myrisc.rx.uart_rx_ready_SB_LUT4_I0_2_O[0]
1 1
.names myrisc.rom_ready myrisc.rx.uart_rx_ready_SB_LUT4_I0_2_O[2]
1 1
.names myrisc.cpu.cpuregs.regs.1.0.1_RDATA_8[1] myrisc.cpu.cpuregs.regs.1.0.0_RDATA_8[1]
1 1
.names myrisc.cpu.cpuregs.regs.1.0.0_RDATA_12[2] myrisc.cpu.cpuregs.regs.1.0.0_RDATA_8[2]
1 1
.names myrisc.cpu.cpuregs.regs.1.0.0_RDATA_12[3] myrisc.cpu.cpuregs.regs.1.0.0_RDATA_8[3]
1 1
.names myrisc.cpu.reg_op2[3] myrisc.cpu.alu_out_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
1 1
.names myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_I2_SB_LUT4_I3_O[0] myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_22_I3[0]
1 1
.names myrisc.cpu.reg_next_pc[8] myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_22_I3[1]
1 1
.names myrisc.cpu.mem_rdata_q[0] myrisc.cpu.instr_sh_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
1 1
.names myrisc.cpu.mem_rdata_q[1] myrisc.cpu.instr_sh_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
1 1
.names myrisc.cpu.mem_rdata_q[15] myrisc.cpu.instr_sh_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
1 1
.names myrisc.cpu.instr_timer myrisc.cpu.instr_getq_SB_LUT4_I3_O[0]
1 1
.names myrisc.cpu.instr_maskirq myrisc.cpu.instr_getq_SB_LUT4_I3_O[1]
1 1
.names myrisc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_1_I2[2] myrisc.cpu.instr_getq_SB_LUT4_I3_O[2]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[0] myrisc.cpu.alu_out_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
1 1
.names myrisc.cpu.reg_op2[2] myrisc.cpu.alu_out_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
1 1
.names myrisc.cpu.instr_getq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[3] myrisc.cpu.instr_sh_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
1 1
.names myrisc.cpu.instr_sra_SB_LUT4_I2_O[0] myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I1[0]
1 1
.names myrisc.cpu.reg_op2[3] myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I1[2]
1 1
.names myrisc.cpu.latched_rd[3] myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I0_O[1]
1 1
.names myrisc.cpu.latched_rd[1] myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I0_O[2]
1 1
.names myrisc.cpu.instr_sra_SB_LUT4_I2_O[0] myrisc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
1 1
.names myrisc.cpu.reg_op2[2] myrisc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
1 1
.names myrisc.cpu.decoder_trigger myrisc.cpu.do_waitirq_SB_LUT4_I1_2_O_SB_LUT4_I2_O[1]
1 1
.names myrisc.cpu.instr_jal myrisc.cpu.do_waitirq_SB_LUT4_I1_2_O_SB_LUT4_I2_O[2]
1 1
.names myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_I2_SB_LUT4_I3_O[0] myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_21_I3[0]
1 1
.names myrisc.cpu.reg_next_pc[9] myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_21_I3[1]
1 1
.names myrisc.cpu.do_waitirq_SB_LUT4_I1_2_O_SB_LUT4_I3_I2[0] myrisc.cpu.do_waitirq_SB_LUT4_I1_2_O[1]
1 1
.names myrisc.cpu.reg_op2[1] myrisc.cpu.instr_sra_SB_LUT4_I2_O[2]
1 1
.names myrisc.cpu.decoded_rs2[1] myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O[2]
1 1
.names myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I0_O[2] myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O[3]
1 1
.names myrisc.cpu.cpuregs.regs.1.0.1_RDATA_12[1] myrisc.cpu.cpuregs.regs.1.0.0_RDATA_12[1]
1 1
.names myrisc.cpu.mem_rdata_q[8] myrisc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
1 1
.names myrisc.cpu.mem_rdata_q[9] myrisc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
1 1
.names myrisc.cpu.mem_rdata_q[24] myrisc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
1 1
.names myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_29_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[2] myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_20_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
1 1
.names myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_29_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[0] myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_20_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
1 1
.names myrisc.cpu.mem_rdata_latched[3] myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_20_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
1 1
.names myrisc.cpu.mem_rdata_q[12] myrisc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
1 1
.names myrisc.cpu.mem_rdata_q[14] myrisc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
1 1
.names myrisc.cpu.mem_rdata_q[13] myrisc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
1 1
.names myrisc.cpu.mem_do_rdata myrisc.cpu.instr_lhu_SB_LUT4_I1_I3_SB_LUT4_I3_I2[0]
1 1
.names myrisc.cpu.instr_sh_SB_LUT4_I3_I2[0] myrisc.cpu.instr_lhu_SB_LUT4_I1_I3_SB_LUT4_I3_I2[1]
1 1
.names myrisc.cpu.instr_lhu_SB_LUT4_I1_I3[3] myrisc.cpu.instr_lhu_SB_LUT4_I1_I3_SB_LUT4_I3_I2[3]
1 1
.names myrisc.cpu.instr_setq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[2] myrisc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
1 1
.names myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_I2_SB_LUT4_I3_O[0] myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_20_I3[0]
1 1
.names myrisc.cpu.reg_next_pc[10] myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_20_I3[1]
1 1
.names myrisc.cpu.mem_rdata_q[7] myrisc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
1 1
.names myrisc.cpu.mem_rdata_q[10] myrisc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
1 1
.names myrisc.cpu.mem_rdata_q[11] myrisc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
1 1
.names myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O[0] myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O_SB_LUT4_I2_20_O[0]
1 1
.names myrisc.cpu.reg_op1[10] myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O_SB_LUT4_I2_20_O[1]
1 1
.names myrisc.cpu.instr_or_SB_LUT4_I2_O[2] myrisc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_I2[0]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_I1[1] myrisc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_I2[1]
1 1
.names myrisc.cpu.cpu_state[2] myrisc.cpu.is_lui_auipc_jal_SB_LUT4_I3_20_O[1]
1 1
.names myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O[2] myrisc.cpu.is_lui_auipc_jal_SB_LUT4_I3_20_O[2]
1 1
.names myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3[10] myrisc.cpu.is_lui_auipc_jal_SB_LUT4_I3_20_O[3]
1 1
.names myrisc.cpu.mem_rdata_q[28] myrisc.cpu.instr_sw_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
1 1
.names myrisc.cpu.mem_rdata_q[29] myrisc.cpu.instr_sw_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
1 1
.names myrisc.cpu.mem_rdata_q[30] myrisc.cpu.instr_sw_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
1 1
.names myrisc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0] myrisc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
1 1
.names myrisc.cpu.mem_la_secondword myrisc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
1 1
.names myrisc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[1] myrisc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_I2[0]
1 1
.names myrisc.cpu.mem_rdata_q[31] myrisc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_I2[2]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I0[14] myrisc.cpu.is_compare_SB_LUT4_I1_O[0]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I1[14] myrisc.cpu.is_compare_SB_LUT4_I1_O[1]
1 1
.names myrisc.cpu.instr_sub myrisc.cpu.is_compare_SB_LUT4_I1_O[2]
1 1
.names myrisc.cpu.instr_auipc myrisc.cpu.is_sb_sh_sw_SB_LUT4_I1_O[0]
1 1
.names myrisc.cpu.instr_lui myrisc.cpu.is_sb_sh_sw_SB_LUT4_I1_O[1]
1 1
.names myrisc.cpu.mem_rdata_q[19] myrisc.cpu.is_sb_sh_sw_SB_LUT4_I1_O[2]
1 1
.names myrisc.cpu.decoded_rs2[0] myrisc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I1_O[0]
1 1
.names myrisc.cpu.decoded_rs2[1] myrisc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I1_O[1]
1 1
.names myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_I2_SB_LUT4_I3_O[0] myrisc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
1 1
.names myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I2_SB_LUT4_I2_O[2] myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_30_D_SB_LUT4_O_I2[1]
1 1
.names myrisc.cpu.cpu_state[2] myrisc.cpu.mem_rdata_latched_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[2]
1 1
.names myrisc.cpu.mem_rdata_latched_SB_LUT4_O_5_I0[0] myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
1 1
.names myrisc.cpu.mem_la_secondword myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
1 1
.names myrisc.cpu.mem_wordsize[0] myrisc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
1 1
.names myrisc.cpu.reg_op1[0] myrisc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
1 1
.names myrisc.cpu.mem_wordsize[2] myrisc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
1 1
.names myrisc.cpu.cpuregs.regs.0.0.1_RDATA_4[2] myrisc.cpu.cpuregs.regs.0.0.1_RDATA_5[2]
1 1
.names myrisc.cpu.cpuregs.regs.0.0.1_RDATA_4[3] myrisc.cpu.cpuregs.regs.0.0.1_RDATA_5[3]
1 1
.names myrisc.cpu.cpu_state[2] myrisc.cpu.is_lui_auipc_jal_SB_LUT4_I3_6_O[1]
1 1
.names myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O[2] myrisc.cpu.is_lui_auipc_jal_SB_LUT4_I3_6_O[2]
1 1
.names myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3[25] myrisc.cpu.is_lui_auipc_jal_SB_LUT4_I3_6_O[3]
1 1
.names myrisc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I1[0] myrisc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
1 1
.names myrisc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2[1] myrisc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
1 1
.names myrisc.cpu.instr_getq_SB_LUT4_I3_O[3] myrisc.cpu.mem_rdata_latched_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
1 1
.names myrisc.cpu.cpuregs_rs1[2] myrisc.cpu.mem_rdata_latched_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
1 1
.names myrisc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0] myrisc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3[0]
1 1
.names resetn myrisc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3[2]
1 1
.names myrisc.cpu.instr_or_SB_LUT4_I2_O[0] myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
1 1
.names myrisc.cpu.reg_op2[14] myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
1 1
.names myrisc.cpu.reg_op1[14] myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
1 1
.names myrisc.cpu.cpu_state[2] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_3_I1_SB_LUT4_O_1_I1[2]
1 1
.names myrisc.cpu.decoded_rs2[3] myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
1 1
.names myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I0_O[2] myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
1 1
.names myrisc.cpu.instr_jal myrisc.cpu.instr_jalr_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]
1 1
.names myrisc.cpu.decoded_imm_uj[4] myrisc.cpu.instr_jalr_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
1 1
.names myrisc.cpu.mem_rdata_q[26] myrisc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
1 1
.names myrisc.cpu.mem_xfer myrisc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
1 1
.names myrisc.cpu.mem_rdata_q[24] myrisc.cpu.is_sb_sh_sw_SB_LUT4_I1_1_O[0]
1 1
.names myrisc.cpu.instr_jalr_SB_LUT4_I3_O[1] myrisc.cpu.is_sb_sh_sw_SB_LUT4_I1_1_O[1]
1 1
.names myrisc.cpu.cpuregs.regs.0.0.1_RDATA_4[2] myrisc.cpu.cpuregs.regs.1.0.1_RDATA_6[2]
1 1
.names myrisc.cpu.cpuregs.regs.0.0.1_RDATA_4[3] myrisc.cpu.cpuregs.regs.1.0.1_RDATA_6[3]
1 1
.names myrisc.cpu.mem_rdata_q[12] myrisc.cpu.is_alu_reg_reg_SB_LUT4_I3_1_O[1]
1 1
.names myrisc.cpu.mem_rdata_q[14] myrisc.cpu.is_alu_reg_reg_SB_LUT4_I3_1_O[2]
1 1
.names myrisc.cpu.mem_rdata_q[13] myrisc.cpu.is_alu_reg_reg_SB_LUT4_I3_1_O[3]
1 1
.names myrisc.cpu.mem_do_wdata myrisc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
1 1
.names myrisc.cpu.mem_do_rdata myrisc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
1 1
.names resetn myrisc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
1 1
.names myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O[0] myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O_SB_LUT4_I2_21_O[0]
1 1
.names myrisc.cpu.reg_op1[9] myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O_SB_LUT4_I2_21_O[1]
1 1
.names myrisc.cpu.mem_rdata_latched[5] myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_29_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
1 1
.names myrisc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[3] myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_29_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
1 1
.names myrisc.cpu.cpu_state[2] myrisc.cpu.is_lui_auipc_jal_SB_LUT4_I3_21_O[1]
1 1
.names myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O[2] myrisc.cpu.is_lui_auipc_jal_SB_LUT4_I3_21_O[2]
1 1
.names myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3[9] myrisc.cpu.is_lui_auipc_jal_SB_LUT4_I3_21_O[3]
1 1
.names myrisc.cpu.instr_setq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_I2_O[1] myrisc.cpu.instr_sra_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
1 1
.names myrisc.cpu.cpuregs.regs.1.0.1_RDATA_2[1] myrisc.cpu.cpuregs.regs.1.0.0_RDATA_2[1]
1 1
.names myrisc.cpu.cpuregs.regs.1.0.0_RDATA_12[2] myrisc.cpu.cpuregs.regs.1.0.0_RDATA_2[2]
1 1
.names myrisc.cpu.cpuregs.regs.1.0.0_RDATA_12[3] myrisc.cpu.cpuregs.regs.1.0.0_RDATA_2[3]
1 1
.names myrisc.cpu.instr_jal myrisc.cpu.instr_jalr_SB_LUT4_I3_O_SB_LUT4_I2_2_O[0]
1 1
.names myrisc.cpu.decoded_imm_uj[3] myrisc.cpu.instr_jalr_SB_LUT4_I3_O_SB_LUT4_I2_2_O[1]
1 1
.names myrisc.cpu.mem_rdata_latched[12] myrisc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_I2_I1[1]
1 1
.names myrisc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[1] myrisc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_I2_I1[2]
1 1
.names myrisc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[2] myrisc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_I2_I1[3]
1 1
.names myrisc.cpu.mem_rdata_q[23] myrisc.cpu.is_sb_sh_sw_SB_LUT4_I1_2_O[0]
1 1
.names myrisc.cpu.instr_jalr_SB_LUT4_I3_O[1] myrisc.cpu.is_sb_sh_sw_SB_LUT4_I1_2_O[1]
1 1
.names myrisc.cpu.count_cycle[2] myrisc.cpu.mem_rdata_latched_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
1 1
.names myrisc.cpu.instr_getq_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1] myrisc.cpu.mem_rdata_latched_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
1 1
.names myrisc.cpu.instr_rdcycle myrisc.cpu.mem_rdata_latched_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
1 1
.names myrisc.cpu.mem_do_rdata_SB_DFFESR_Q_D[1] myrisc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[0]
1 1
.names myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O[0] myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O_SB_LUT4_I2_19_O[0]
1 1
.names myrisc.cpu.reg_op1[12] myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O_SB_LUT4_I2_19_O[1]
1 1
.names myrisc.cpu.cpuregs.regs.0.0.1_RDATA_4[2] myrisc.cpu.cpuregs.regs.0.0.1_RDATA_6[2]
1 1
.names myrisc.cpu.cpuregs.regs.0.0.1_RDATA_4[3] myrisc.cpu.cpuregs.regs.0.0.1_RDATA_6[3]
1 1
.names myrisc.cpu.cpu_state[2] myrisc.cpu.is_lui_auipc_jal_SB_LUT4_I3_19_O[1]
1 1
.names myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O[2] myrisc.cpu.is_lui_auipc_jal_SB_LUT4_I3_19_O[2]
1 1
.names myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3[12] myrisc.cpu.is_lui_auipc_jal_SB_LUT4_I3_19_O[3]
1 1
.names myrisc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[3] myrisc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
1 1
.names myrisc.cpu.mem_do_rdata_SB_DFFESR_Q_D[1] myrisc.cpu.mem_do_wdata_SB_DFFESR_Q_D[1]
1 1
.names myrisc.cpu.instr_jal myrisc.cpu.instr_jalr_SB_LUT4_I3_O_SB_LUT4_I2_3_O[0]
1 1
.names myrisc.cpu.decoded_imm_uj[2] myrisc.cpu.instr_jalr_SB_LUT4_I3_O_SB_LUT4_I2_3_O[1]
1 1
.names resetn myrisc.tx.uart_transmitter.r_SM_Main_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
1 1
.names myrisc.tx.uart_transmitter.r_SM_Main_SB_DFF_Q_D_SB_LUT4_O_I0[31] myrisc.tx.uart_transmitter.r_SM_Main_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
1 1
.names myrisc.tx.uart_transmitter.r_SM_Main[2] myrisc.tx.uart_transmitter.r_SM_Main_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
1 1
.names myrisc.cpu.mem_rdata_q[22] myrisc.cpu.instr_jalr_SB_LUT4_I3_O[0]
1 1
.names myrisc.cpu.mem_16bit_buffer[10] myrisc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
1 1
.names myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O[3] myrisc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
1 1
.names myrisc.cpu.cpu_state[2] myrisc.cpu.is_lui_auipc_jal_SB_LUT4_I3_4_O[1]
1 1
.names myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O[2] myrisc.cpu.is_lui_auipc_jal_SB_LUT4_I3_4_O[2]
1 1
.names myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3[27] myrisc.cpu.is_lui_auipc_jal_SB_LUT4_I3_4_O[3]
1 1
.names myrisc.cpu.is_compare myrisc.cpu.is_compare_SB_LUT4_I1_I3[0]
1 1
.names myrisc.cpu.instr_srl_SB_LUT4_I1_O[2] myrisc.cpu.is_compare_SB_LUT4_I1_I3[1]
1 1
.names myrisc.cpu.count_instr[2] myrisc.cpu.mem_rdata_latched_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]
1 1
.names myrisc.cpu.instr_rdinstr myrisc.cpu.mem_rdata_latched_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
1 1
.names myrisc.cpu.mem_rdata_q[10] myrisc.cpu.mem_rdata_latched_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
1 1
.names myrisc.cpu.prefetched_high_word_SB_LUT4_I3_O[2] myrisc.cpu.mem_rdata_latched_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
1 1
.names myrisc.cpu.mem_xfer myrisc.cpu.mem_rdata_latched_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
1 1
.names myrisc.cpu.reg_op2[3] myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O[0] myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
1 1
.names myrisc.cpu.cpuregs.regs.0.0.1_RDATA_4[2] myrisc.cpu.cpuregs.regs.1.0.1_RDATA_4[2]
1 1
.names myrisc.cpu.cpuregs.regs.0.0.1_RDATA_4[3] myrisc.cpu.cpuregs.regs.1.0.1_RDATA_4[3]
1 1
.names myrisc.rx.uart_receiver.i_RX_Serial myrisc.rx.uart_receiver.RX_Byte_temp_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[0]
1 1
.names myrisc.rx.uart_receiver.RX_Byte_temp[4] myrisc.rx.uart_receiver.RX_Byte_temp_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
1 1
.names myrisc.rx.uart_receiver.r_Bit_Index[2] myrisc.rx.uart_receiver.RX_Byte_temp_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[3]
1 1
.names myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O[0] myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O_SB_LUT4_I2_23_O[0]
1 1
.names myrisc.cpu.reg_op1[7] myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O_SB_LUT4_I2_23_O[1]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_O_I1[0] myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
1 1
.names myrisc.cpu.reg_op2[2] myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
1 1
.names myrisc.cpu.cpu_state[2] myrisc.cpu.is_lui_auipc_jal_SB_LUT4_I3_23_O[1]
1 1
.names myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O[2] myrisc.cpu.is_lui_auipc_jal_SB_LUT4_I3_23_O[2]
1 1
.names myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3[7] myrisc.cpu.is_lui_auipc_jal_SB_LUT4_I3_23_O[3]
1 1
.names myrisc.cpu.cpu_state[1] myrisc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I2[0]
1 1
.names myrisc.cpu.cpu_state[0] myrisc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I2[1]
1 1
.names myrisc.cpu.cpuregs.regs.0.0.1_RDATA_4[2] myrisc.cpu.cpuregs.regs.0.0.1_RDATA_3[2]
1 1
.names myrisc.cpu.cpuregs.regs.0.0.1_RDATA_4[3] myrisc.cpu.cpuregs.regs.0.0.1_RDATA_3[3]
1 1
.names myrisc.tx.uart_transmitter.r_SM_Main_SB_DFF_Q_D_SB_LUT4_O_I0[31] myrisc.tx.uart_transmitter.r_SM_Main_SB_DFF_Q_D_SB_LUT4_O_I3[0]
1 1
.names resetn myrisc.tx.uart_transmitter.r_SM_Main_SB_DFF_Q_D_SB_LUT4_O_I3[1]
1 1
.names myrisc.tx.uart_transmitter.r_SM_Main[4] myrisc.tx.uart_transmitter.r_SM_Main_SB_DFF_Q_D_SB_LUT4_O_I3[2]
1 1
.names myrisc.cpu.reg_op1[11] myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O[1]
1 1
.names myrisc.cpu.mem_do_rdata_SB_DFFESR_Q_D[1] myrisc.cpu.mem_do_rinst_SB_DFFESS_Q_S[0]
1 1
.names myrisc.cpu.irq_active_SB_DFFESR_Q_E[0] myrisc.cpu.mem_do_rinst_SB_DFFESS_Q_S[2]
1 1
.names myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O[0] myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O_SB_LUT4_I2_10_O[0]
1 1
.names myrisc.cpu.reg_op1[21] myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O_SB_LUT4_I2_10_O[1]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[0] myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
1 1
.names myrisc.cpu.reg_op2[1] myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
1 1
.names myrisc.cpu.cpu_state[2] myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O[1]
1 1
.names myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3[11] myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O[3]
1 1
.names myrisc.cpu.cpu_state[2] myrisc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O[1]
1 1
.names myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O[2] myrisc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O[2]
1 1
.names myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3[21] myrisc.cpu.is_lui_auipc_jal_SB_LUT4_I3_10_O[3]
1 1
.names myrisc.cpu.mem_rdata_latched[5] myrisc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
1 1
.names myrisc.cpu.mem_do_rinst myrisc.cpu.do_waitirq_SB_LUT4_I1_1_O_SB_LUT4_O_I0[0]
1 1
.names myrisc.cpu.pcpi_mul.pcpi_wr_SB_LUT4_I1_O[0] myrisc.cpu.do_waitirq_SB_LUT4_I1_1_O_SB_LUT4_O_I0[2]
1 1
.names myrisc.cpu.cpu_state[4] myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O[1]
1 1
.names myrisc.cpu.cpu_state[5] myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O[3]
1 1
.names myrisc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O[2] myrisc.cpu.cpuregs.regs.1.0.0_RDATA_SB_LUT4_I0_O[0]
1 1
.names myrisc.cpu.decoded_imm[31] myrisc.cpu.cpuregs.regs.1.0.0_RDATA_SB_LUT4_I0_O[1]
1 1
.names myrisc.cpu.irq_pending[0] myrisc.cpu.do_waitirq_SB_LUT4_I1_2_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
1 1
.names myrisc.cpu.irq_pending[3] myrisc.cpu.do_waitirq_SB_LUT4_I1_2_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
1 1
.names myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O[0] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
1 1
.names myrisc.cpu.mem_rdata[17] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
1 1
.names myrisc.cpu.mem_wordsize[1] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
1 1
.names myrisc.cpu.instr_getq_SB_LUT4_I3_O[3] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_14_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
1 1
.names myrisc.cpu.cpuregs_rs1[17] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_14_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
1 1
.names myrisc.cpu.reg_op2[4] myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_I1_O[0]
1 1
.names myrisc.cpu.irq_pending[8] myrisc.cpu.do_waitirq_SB_LUT4_I1_2_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[0]
1 1
.names myrisc.cpu.irq_pending[11] myrisc.cpu.do_waitirq_SB_LUT4_I1_2_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[1]
1 1
.names myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I0_O[0] myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_28_D_SB_LUT4_O_I2[0]
1 1
.names myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I2_SB_LUT4_I2_O[2] myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_28_D_SB_LUT4_O_I2[3]
1 1
.names myrisc.cpu.instr_or_SB_LUT4_I2_O[2] myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_I1_O_SB_LUT4_O_I1[0] myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
1 1
.names myrisc.cpu.decoded_rs1[0] myrisc.cpu.cpuregs.regs.0.0.1_RDATA_4_SB_LUT4_O_I3[0]
1 1
.names myrisc.cpu.decoded_rs1[1] myrisc.cpu.cpuregs.regs.0.0.1_RDATA_4_SB_LUT4_O_I3[1]
1 1
.names myrisc.cpu.mem_rdata[25] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
1 1
.names myrisc.cpu.reg_op1[1] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
1 1
.names myrisc.cpu.reg_op1[0] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
1 1
.names myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O[0] myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O_SB_LUT4_I2_9_O[0]
1 1
.names myrisc.cpu.reg_op1[22] myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O_SB_LUT4_I2_9_O[1]
1 1
.names myrisc.cpu.mem_rdata_q[23] myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
1 1
.names myrisc.cpu.mem_rdata[23] myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
1 1
.names myrisc.cpu.mem_la_secondword myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
1 1
.names myrisc.cpu.cpu_state[2] myrisc.cpu.is_lui_auipc_jal_SB_LUT4_I3_9_O[1]
1 1
.names myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O[2] myrisc.cpu.is_lui_auipc_jal_SB_LUT4_I3_9_O[2]
1 1
.names myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3[22] myrisc.cpu.is_lui_auipc_jal_SB_LUT4_I3_9_O[3]
1 1
.names myrisc.cpu.cpu_state[2] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_7_I1_SB_LUT4_O_1_I1[2]
1 1
.names myrisc.cpu.mem_do_prefetch myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_I2[1]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[0] myrisc.cpu.alu_out_SB_LUT4_O_I0[0]
1 1
.names myrisc.cpu.reg_op2[3] myrisc.cpu.alu_out_SB_LUT4_O_I0[1]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0] myrisc.cpu.alu_out_SB_LUT4_O_I0[3]
1 1
.names resetn myrisc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_O[2]
1 1
.names myrisc.cpu.reg_op2[2] myrisc.cpu.alu_out_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
1 1
.names myrisc.cpu.decoder_trigger myrisc.cpu.do_waitirq_SB_LUT4_I1_1_I3[0]
1 1
.names myrisc.cpu.do_waitirq myrisc.cpu.do_waitirq_SB_LUT4_I1_1_I3[1]
1 1
.names myrisc.cpu.irq_state[0] myrisc.cpu.do_waitirq_SB_LUT4_I1_1_I3[2]
1 1
.names myrisc.cpu.mem_16bit_buffer[1] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
1 1
.names myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O[3] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
1 1
.names myrisc.cpu.cpuregs.regs.0.0.1_RDATA_4[2] myrisc.cpu.cpuregs.regs.0.0.1_RDATA_8[2]
1 1
.names myrisc.cpu.cpuregs.regs.0.0.1_RDATA_4[3] myrisc.cpu.cpuregs.regs.0.0.1_RDATA_8[3]
1 1
.names myrisc.cpu.mem_rdata_q[1] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
1 1
.names myrisc.cpu.prefetched_high_word_SB_LUT4_I3_O[2] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
1 1
.names myrisc.cpu.mem_xfer myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
1 1
.names myrisc.cpu.reg_op2[1] myrisc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
1 1
.names myrisc.ram_ready myrisc.intflags_reg.odata_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
1 1
.names myrisc.rom_ready myrisc.intflags_reg.odata_SB_LUT4_I1_O_SB_LUT4_I2_O[3]
1 1
.names myrisc.cpu.mem_rdata_q[7] myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
1 1
.names myrisc.cpu.mem_la_secondword myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
1 1
.names myrisc.cpu.mem_xfer myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
1 1
.names myrisc.cpu.count_cycle[17] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_14_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
1 1
.names myrisc.cpu.instr_getq_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_14_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
1 1
.names myrisc.cpu.instr_rdcycle myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_14_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
1 1
.names myrisc.cpu.cpuregs.regs.0.0.1_RDATA_4[2] myrisc.cpu.cpuregs.regs.1.0.1_RDATA_9[2]
1 1
.names myrisc.cpu.cpuregs.regs.0.0.1_RDATA_4[3] myrisc.cpu.cpuregs.regs.1.0.1_RDATA_9[3]
1 1
.names myrisc.portb.odata[1] myrisc.intflags_reg.odata_SB_LUT4_I1_O[0]
1 1
.names myrisc.portb.mem_port_ready myrisc.intflags_reg.odata_SB_LUT4_I1_O[2]
1 1
.names myrisc.memory.rdata[7] myrisc.rx.uart_rx_ready_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
1 1
.names myrisc.ram_ready myrisc.rx.uart_rx_ready_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
1 1
.names myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O[0] myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O_SB_LUT4_I2_8_O[0]
1 1
.names myrisc.cpu.reg_op1[23] myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O_SB_LUT4_I2_8_O[1]
1 1
.names myrisc.cpu.latched_store myrisc.cpu.latched_store_SB_LUT4_I0_I1[0]
1 1
.names myrisc.cpu.cpu_state[2] myrisc.cpu.latched_store_SB_LUT4_I0_I1[2]
1 1
.names myrisc.cpu.cpu_state[5] myrisc.cpu.latched_store_SB_LUT4_I0_I1[3]
1 1
.names myrisc.cpu.cpu_state[2] myrisc.cpu.is_lui_auipc_jal_SB_LUT4_I3_8_O[1]
1 1
.names myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O[2] myrisc.cpu.is_lui_auipc_jal_SB_LUT4_I3_8_O[2]
1 1
.names myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3[23] myrisc.cpu.is_lui_auipc_jal_SB_LUT4_I3_8_O[3]
1 1
.names myrisc.pico_rom.rdata[7] myrisc.rx.uart_rx_ready_SB_LUT4_I0_O[0]
1 1
.names myrisc.rom_ready myrisc.rx.uart_rx_ready_SB_LUT4_I0_O[2]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1[0] myrisc.cpu.alu_out_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
1 1
.names myrisc.cpu.reg_op2[1] myrisc.cpu.alu_out_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
1 1
.names myrisc.cpu.count_cycle[49] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_14_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]
1 1
.names myrisc.cpu.instr_rdcycleh myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_14_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
1 1
.names myrisc.cpu.mem_16bit_buffer[0] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
1 1
.names myrisc.cpu.instr_getq_SB_LUT4_I3_O[3] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_3_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
1 1
.names myrisc.cpu.cpuregs_rs1[28] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_3_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
1 1
.names myrisc.cpu.mem_la_secondword myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I2[1]
1 1
.names myrisc.cpu.instr_getq_SB_LUT4_I3_O[3] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_7_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
1 1
.names myrisc.cpu.cpuregs_rs1[24] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_7_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
1 1
.names myrisc.cpu.cpuregs.regs.0.0.1_RDATA_4[2] myrisc.cpu.cpuregs.regs.1.0.1_RDATA_8[2]
1 1
.names myrisc.cpu.cpuregs.regs.0.0.1_RDATA_4[3] myrisc.cpu.cpuregs.regs.1.0.1_RDATA_8[3]
1 1
.names myrisc.cpu.cpu_state[2] myrisc.cpu.do_waitirq_SB_LUT4_I1_1_O[2]
1 1
.names myrisc.cpu.mem_rdata_q[0] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
1 1
.names myrisc.cpu.prefetched_high_word_SB_LUT4_I3_O[2] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
1 1
.names myrisc.cpu.mem_xfer myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
1 1
.names myrisc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[0] myrisc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
1 1
.names myrisc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3[1] myrisc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
1 1
.names myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I0_O_SB_LUT4_I2_O[2] myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_29_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
1 1
.names myrisc.cpu.mem_rdata_latched[5] myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_29_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
1 1
.names myrisc.cpu.mem_rdata[17] myrisc.cpu.latched_is_lh_SB_LUT4_I1_O[0]
1 1
.names myrisc.cpu.cpu_state[5] myrisc.cpu.latched_is_lh_SB_LUT4_I1_O[3]
1 1
.names myrisc.cpu.reg_op2[3] myrisc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I1[2]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_O[1] myrisc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I1[3]
1 1
.names myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I0_O_SB_LUT4_I2_O[1] myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I0_O_SB_LUT4_I3_O[3]
1 1
.names myrisc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O[2] myrisc.cpu.cpuregs.regs.1.0.0_RDATA_4_SB_LUT4_I0_O[0]
1 1
.names myrisc.cpu.decoded_imm[27] myrisc.cpu.cpuregs.regs.1.0.0_RDATA_4_SB_LUT4_I0_O[1]
1 1
.names myrisc.cpu.latched_is_lh myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2[0]
1 1
.names myrisc.cpu.latched_is_lb_SB_LUT4_I3_O[2] myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2[2]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0] myrisc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
1 1
.names myrisc.cpu.reg_op2[2] myrisc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
1 1
.names myrisc.cpu.count_cycle[24] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_7_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
1 1
.names myrisc.cpu.instr_getq_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_7_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
1 1
.names myrisc.cpu.instr_rdcycle myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_7_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
1 1
.names myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O[0] myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O_SB_LUT4_I2_25_O[0]
1 1
.names myrisc.cpu.reg_op1[5] myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O_SB_LUT4_I2_25_O[1]
1 1
.names myrisc.cpu.reg_op2[3] myrisc.cpu.alu_out_SB_LUT4_O_6_I0_SB_LUT4_I0_I1[2]
1 1
.names myrisc.cpu.mem_do_rinst myrisc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
1 1
.names myrisc.cpu.mem_xfer myrisc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I0[2]
1 1
.names myrisc.cpu.irq_mask[16] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_15_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
1 1
.names myrisc.cpu.instr_maskirq myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_15_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
1 1
.names myrisc.cpu.reg_op2[0] myrisc.cpu.pcpi_div.outsign_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
1 1
.names myrisc.cpu.reg_op2[4] myrisc.cpu.pcpi_div.outsign_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
1 1
.names myrisc.cpu.mem_do_rinst myrisc.cpu.mem_do_wdata_SB_LUT4_I1_I3[0]
1 1
.names myrisc.cpu.mem_do_wdata myrisc.cpu.mem_do_wdata_SB_LUT4_I1_I3[1]
1 1
.names myrisc.cpu.mem_do_rdata myrisc.cpu.mem_do_wdata_SB_LUT4_I1_I3[2]
1 1
.names myrisc.cpu.reg_op2[2] myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
1 1
.names myrisc.cpu.reg_op2[14] myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
1 1
.names myrisc.cpu.reg_op1[14] myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
1 1
.names myrisc.cpu.mem_do_rinst myrisc.cpu.prefetched_high_word_SB_LUT4_I3_O[0]
1 1
.names myrisc.cpu.reg_op2[29] myrisc.cpu.pcpi_div.outsign_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
1 1
.names myrisc.cpu.reg_op2[30] myrisc.cpu.pcpi_div.outsign_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
1 1
.names myrisc.cpu.reg_op2[31] myrisc.cpu.pcpi_div.outsign_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
1 1
.names myrisc.cpu.mem_valid myrisc.tx.uart_tx_ready_SB_LUT4_I1_O[3]
1 1
.names myrisc.cpu.cpu_state[5] myrisc.cpu.latched_is_lb_SB_LUT4_I3_O[3]
1 1
.names myrisc.cpu.reg_op2[3] myrisc.cpu.pcpi_div.outsign_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0] myrisc.cpu.pcpi_div.outsign_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_I2[0] myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
1 1
.names myrisc.cpu.reg_op2[1] myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O[1] myrisc.cpu.pcpi_div.outsign_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
1 1
.names myrisc.cpu.pcpi_div.instr_div myrisc.cpu.pcpi_div.outsign_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
1 1
.names myrisc.cpu.count_cycle[28] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_3_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
1 1
.names myrisc.cpu.instr_getq_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_3_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
1 1
.names myrisc.cpu.instr_rdcycle myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_3_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
1 1
.names myrisc.cpu.pcpi_div.instr_rem myrisc.cpu.pcpi_div.outsign_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
1 1
.names myrisc.cpu.reg_op1[31] myrisc.cpu.pcpi_div.outsign_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
1 1
.names myrisc.cpu.count_cycle[56] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_7_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]
1 1
.names myrisc.cpu.instr_rdcycleh myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_7_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
1 1
.names myrisc.cpu.reg_next_pc[1] myrisc.cpu.latched_store_SB_LUT4_I3_1_O[0]
1 1
.names myrisc.cpu.reg_out[1] myrisc.cpu.latched_store_SB_LUT4_I3_1_O[1]
1 1
.names myrisc.cpu.decoded_rs2[4] myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I0_O[1]
1 1
.names myrisc.cpu.latched_rd[4] myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I0_O[3]
1 1
.names myrisc.cpu.cpuregs.regs.0.0.1_RDATA_12[1] myrisc.cpu.cpuregs.regs.0.0.0_RDATA_12[1]
1 1
.names myrisc.cpu.cpuregs.regs.1.0.0_RDATA_12[2] myrisc.cpu.cpuregs.regs.0.0.0_RDATA_12[2]
1 1
.names myrisc.cpu.cpuregs.regs.1.0.0_RDATA_12[3] myrisc.cpu.cpuregs.regs.0.0.0_RDATA_12[3]
1 1
.names resetn myrisc.cpu.pcpi_div.instr_remu_SB_LUT4_I0_O[1]
1 1
.names myrisc.cpu.latched_is_lb myrisc.cpu.latched_is_lb_SB_LUT4_I3_I2[1]
1 1
.names myrisc.cpu.reg_op2[2] myrisc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_I2[2]
1 1
.names myrisc.cpu.clear_prefetched_high_word_q myrisc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
1 1
.names myrisc.cpu.prefetched_high_word myrisc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[2]
1 1
.names myrisc.cpu.reg_op2[1] myrisc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[0] myrisc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
1 1
.names myrisc.cpu.reg_op2[2] myrisc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
1 1
.names myrisc.cpu.cpuregs.regs.0.0.1_RDATA_4[2] myrisc.cpu.cpuregs.regs.1.0.1_RDATA_7[2]
1 1
.names myrisc.cpu.cpuregs.regs.0.0.1_RDATA_4[3] myrisc.cpu.cpuregs.regs.1.0.1_RDATA_7[3]
1 1
.names myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I2_SB_LUT4_I2_O[2] myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_27_D_SB_LUT4_O_I2[1]
1 1
.names myrisc.cpu.mem_rdata_latched[6] myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_27_D_SB_LUT4_O_I2[3]
1 1
.names myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O[0] myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O_SB_LUT4_I2_24_O[0]
1 1
.names myrisc.cpu.reg_op1[6] myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O_SB_LUT4_I2_24_O[1]
1 1
.names myrisc.cpu.cpu_state[2] myrisc.cpu.is_lui_auipc_jal_SB_LUT4_I3_24_O[1]
1 1
.names myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O[2] myrisc.cpu.is_lui_auipc_jal_SB_LUT4_I3_24_O[2]
1 1
.names myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3[6] myrisc.cpu.is_lui_auipc_jal_SB_LUT4_I3_24_O[3]
1 1
.names myrisc.cpu.mem_la_secondword myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
1 1
.names myrisc.cpu.mem_rdata_q[25] myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_26_D_SB_LUT4_O_I2[0]
1 1
.names myrisc.cpu.mem_xfer myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_26_D_SB_LUT4_O_I2[2]
1 1
.names myrisc.cpu.count_instr[28] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_3_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]
1 1
.names myrisc.cpu.instr_rdinstr myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_3_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O[0] myrisc.cpu.alu_out_SB_LUT4_O_20_I1[0]
1 1
.names myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O[0] myrisc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
1 1
.names myrisc.cpu.mem_rdata[23] myrisc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
1 1
.names myrisc.cpu.mem_wordsize[1] myrisc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
1 1
.names myrisc.cpu.reg_op2[3] myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_O[1] myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
1 1
.names myrisc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2] myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_26_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
1 1
.names myrisc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[3] myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_26_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
1 1
.names myrisc.cpu.mem_rdata_latched[12] myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_26_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
1 1
.names myrisc.cpu.cpuregs.regs.0.0.1_RDATA_4[2] myrisc.cpu.cpuregs.regs.0.0.1_RDATA_9[2]
1 1
.names myrisc.cpu.cpuregs.regs.0.0.1_RDATA_4[3] myrisc.cpu.cpuregs.regs.0.0.1_RDATA_9[3]
1 1
.names myrisc.cpu.reg_op2[3] myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_I3[0]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O[0] myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_I3[1]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O[0] myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_I3[2]
1 1
.names myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_26_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1] myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_26_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_I2[0]
1 1
.names myrisc.cpu.mem_rdata_latched_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[2] myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_26_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_I2[1]
1 1
.names myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I0_O_SB_LUT4_I2_O[2] myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_26_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_I2[3]
1 1
.names myrisc.cpu.reg_op2[10] myrisc.cpu.pcpi_div.instr_rem_SB_LUT4_I2_O[0]
1 1
.names myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[10] myrisc.cpu.pcpi_div.instr_rem_SB_LUT4_I2_O[2]
1 1
.names myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[10] myrisc.cpu.pcpi_div.instr_rem_SB_LUT4_I2_O[3]
1 1
.names myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O[0] myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O_SB_LUT4_I2_11_O[0]
1 1
.names myrisc.cpu.reg_op1[20] myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O_SB_LUT4_I2_11_O[1]
1 1
.names myrisc.cpu.reg_op2[3] myrisc.cpu.alu_out_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
1 1
.names myrisc.cpu.cpu_state[2] myrisc.cpu.is_lui_auipc_jal_SB_LUT4_I3_11_O[1]
1 1
.names myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O[2] myrisc.cpu.is_lui_auipc_jal_SB_LUT4_I3_11_O[2]
1 1
.names myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3[20] myrisc.cpu.is_lui_auipc_jal_SB_LUT4_I3_11_O[3]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1] myrisc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
1 1
.names myrisc.cpu.reg_op2[3] myrisc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
1 1
.names myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_26_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1] myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_26_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_1_I3[0]
1 1
.names myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_26_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_1_I2[0] myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_26_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_1_I3[1]
1 1
.names myrisc.cpu.reg_op2[2] myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
1 1
.names myrisc.cpu.instr_or_SB_LUT4_I2_O[2] myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_I1[0] myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
1 1
.names myrisc.cpu.cpu_state[2] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[2]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[0] myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
1 1
.names myrisc.cpu.reg_op2[1] myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
1 1
.names myrisc.cpu.mem_rdata_latched[12] myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_26_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_I2[0]
1 1
.names myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_26_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1] myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_26_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_I2[1]
1 1
.names myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[3] myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_26_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_I2[3]
1 1
.names myrisc.cpu.reg_op2[2] myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[0] myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_I1[1]
1 1
.names myrisc.cpu.reg_op2[3] myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_I1[2]
1 1
.names myrisc.cpu.mem_rdata_q[8] myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
1 1
.names myrisc.cpu.mem_xfer myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_O[1] myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_I1_O[1] myrisc.cpu.alu_out_SB_LUT4_O_31_I3[0]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I2_O[0] myrisc.cpu.alu_out_SB_LUT4_O_31_I3[1]
1 1
.names myrisc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[1] myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_26_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O[0] myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1[0]
1 1
.names myrisc.cpu.reg_op2[3] myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1[2]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_O[1] myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1[3]
1 1
.names myrisc.cpu.count_cycle[15] myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
1 1
.names myrisc.cpu.instr_getq_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1] myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
1 1
.names myrisc.cpu.instr_rdcycle myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I2_O[0] myrisc.cpu.alu_out_SB_LUT4_O_29_I2[0]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_29_I1[1] myrisc.cpu.alu_out_SB_LUT4_O_29_I2[1]
1 1
.names myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_I2_SB_LUT4_I3_O[0] myrisc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I0[2]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O[0] myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_1_I1[0]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[0] myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
1 1
.names myrisc.cpu.reg_op2[3] myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I1[1] myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I0[1]
1 1
.names myrisc.cpu.instr_srl_SB_LUT4_I1_O[2] myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I0[2]
1 1
.names myrisc.cpu.reg_op2[4] myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I0[3]
1 1
.names myrisc.cpu.instr_or_SB_LUT4_I2_O[2] myrisc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[0]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_12_I2[0] myrisc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I2_O[0] myrisc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_1_I2[0]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I0_O[0] myrisc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_1_I2[1]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I1[1] myrisc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I0[1]
1 1
.names myrisc.cpu.reg_op2[3] myrisc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I0[2]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_O[1] myrisc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I0[3]
1 1
.names myrisc.cpu.instr_or_SB_LUT4_I2_O[2] myrisc.cpu.alu_out_SB_LUT4_O_25_I1_SB_LUT4_O_I2[0]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_25_I1_SB_LUT4_O_I1[0] myrisc.cpu.alu_out_SB_LUT4_O_25_I1_SB_LUT4_O_I2[1]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O[0] myrisc.cpu.alu_out_SB_LUT4_O_25_I1[0]
1 1
.names myrisc.cpu.instr_srl_SB_LUT4_I1_O[2] myrisc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
1 1
.names myrisc.cpu.reg_op2[4] myrisc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
1 1
.names myrisc.cpu.instr_bgeu myrisc.cpu.is_slti_blt_slt_SB_LUT4_I2_O[0]
1 1
.names myrisc.cpu.instr_bne myrisc.cpu.is_slti_blt_slt_SB_LUT4_I2_O[2]
1 1
.names myrisc.cpu.instr_or_SB_LUT4_I2_O[2] myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[2] myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O[0] myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
1 1
.names myrisc.cpu.mem_rdata[28] myrisc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
1 1
.names myrisc.cpu.mem_rdata_latched_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1] myrisc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
1 1
.names myrisc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I3[2] myrisc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
1 1
.names myrisc.cpu.instr_srl_SB_LUT4_I1_O[2] myrisc.cpu.alu_out_SB_LUT4_O_10_I0[2]
1 1
.names myrisc.cpu.reg_op2[4] myrisc.cpu.alu_out_SB_LUT4_O_10_I0[3]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I2[2] myrisc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0[1]
1 1
.names myrisc.cpu.reg_op2[3] myrisc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0[2]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O[0] myrisc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0[3]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I2_O[0] myrisc.cpu.alu_out_SB_LUT4_O_8_I0[0]
1 1
.names myrisc.cpu.instr_or_SB_LUT4_I2_O[2] myrisc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[3] myrisc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O[0] myrisc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_1_I1[0]
1 1
.names myrisc.cpu.reg_op2[15] myrisc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
1 1
.names myrisc.cpu.reg_op1[15] myrisc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
1 1
.names myrisc.cpu.instr_or_SB_LUT4_I2_O[3] myrisc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
1 1
.names myrisc.cpu.count_instr[15] myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]
1 1
.names myrisc.cpu.instr_rdinstr myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
1 1
.names myrisc.cpu.reg_op2[3] myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O[2]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_O[1] myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O[3]
1 1
.names myrisc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O[2] myrisc.cpu.cpuregs.regs.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
1 1
.names myrisc.cpu.decoded_imm[19] myrisc.cpu.cpuregs.regs.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
1 1
.names myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_26_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_1_I2_SB_LUT4_I2_O[2] myrisc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
1 1
.names myrisc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0] myrisc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0[0] myrisc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_I1[1]
1 1
.names myrisc.cpu.reg_op2[3] myrisc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_I1[2]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O[0] myrisc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_I1[3]
1 1
.names myrisc.cpu.instr_sra_SB_LUT4_I2_O[0] myrisc.cpu.alu_out_SB_LUT4_O_8_I0_SB_LUT4_O_I2[0]
1 1
.names myrisc.cpu.reg_op2[3] myrisc.cpu.alu_out_SB_LUT4_O_8_I0_SB_LUT4_O_I2[2]
1 1
.names myrisc.cpu.reg_op2[2] myrisc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
1 1
.names myrisc.cpu.cpu_state[2] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I1[2]
1 1
.names myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_15_D_SB_LUT4_O_I2_SB_LUT4_I2_O[0] myrisc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
1 1
.names myrisc.cpu.mem_rdata_latched[3] myrisc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
1 1
.names myrisc.cpu.instr_or_SB_LUT4_I2_O[2] myrisc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
1 1
.names myrisc.cpu.reg_op2[19] myrisc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
1 1
.names myrisc.cpu.reg_op1[19] myrisc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
1 1
.names myrisc.cpu.instr_bge myrisc.cpu.instr_bne_SB_LUT4_I2_O[1]
1 1
.names myrisc.cpu.is_slti_blt_slt_SB_LUT4_I2_O[3] myrisc.cpu.instr_bne_SB_LUT4_I2_O[3]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O[0] myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I1_O[0]
1 1
.names myrisc.cpu.reg_op2[4] myrisc.cpu.alu_out_SB_LUT4_O_16_I3[0]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_16_I1[0] myrisc.cpu.alu_out_SB_LUT4_O_16_I3[1]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_I1_O[2] myrisc.cpu.alu_out_SB_LUT4_O_16_I3[2]
1 1
.names myrisc.cpu.mem_rdata_latched[12] myrisc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0[0] myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
1 1
.names myrisc.cpu.reg_op2[3] myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_I0[2] myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
1 1
.names myrisc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0] myrisc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I2_I3[0]
1 1
.names myrisc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2[2] myrisc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I2_I3[1]
1 1
.names myrisc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2] myrisc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I2_I3[2]
1 1
.names myrisc.cpu.reg_op2[4] myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_1_I3[0]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_1_I1[1] myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_1_I3[1]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_I1_O[2] myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_1_I3[2]
1 1
.names myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O[0] myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O_SB_LUT4_I2_26_O[0]
1 1
.names myrisc.cpu.reg_op1[4] myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O_SB_LUT4_I2_26_O[1]
1 1
.names myrisc.cpu.instr_or_SB_LUT4_I2_O[2] myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
1 1
.names myrisc.cpu.reg_op2[13] myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
1 1
.names myrisc.cpu.reg_op1[13] myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0] myrisc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
1 1
.names myrisc.cpu.reg_op2[3] myrisc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
1 1
.names myrisc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[0] myrisc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
1 1
.names myrisc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1[0] myrisc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
1 1
.names myrisc.cpu.mem_rdata_latched[12] myrisc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
1 1
.names myrisc.cpu.mem_16bit_buffer[11] myrisc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
1 1
.names myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O[3] myrisc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
1 1
.names myrisc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[1] myrisc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I1_O[0] myrisc.cpu.alu_out_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
1 1
.names myrisc.cpu.reg_op2[3] myrisc.cpu.alu_out_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O[0] myrisc.cpu.alu_out_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
1 1
.names myrisc.rx.uart_receiver.r_Bit_Index[2] myrisc.rx.uart_receiver.RX_Byte_temp_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
1 1
.names myrisc.rx.uart_receiver.o_RX_DV_SB_LUT4_I1_I2[31] myrisc.rx.uart_receiver.RX_Byte_temp_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
1 1
.names myrisc.rx.uart_receiver.r_SM_Main[2] myrisc.rx.uart_receiver.RX_Byte_temp_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
1 1
.names myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_I2_SB_LUT4_I3_O[0] myrisc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1[1]
1 1
.names myrisc.cpu.instr_or_SB_LUT4_I2_O[2] myrisc.cpu.alu_out_SB_LUT4_O_12_I3[0]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_12_I2[1] myrisc.cpu.alu_out_SB_LUT4_O_12_I3[1]
1 1
.names myrisc.cpu.instr_getq_SB_LUT4_I3_O[3] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
1 1
.names myrisc.cpu.cpuregs_rs1[12] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
1 1
.names myrisc.cpu.instr_getq_SB_LUT4_I3_O[3] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
1 1
.names myrisc.cpu.cpuregs_rs1[14] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
1 1
.names myrisc.cpu.mem_rdata_q[11] myrisc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
1 1
.names myrisc.cpu.prefetched_high_word_SB_LUT4_I3_O[2] myrisc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
1 1
.names myrisc.cpu.mem_xfer myrisc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
1 1
.names myrisc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0] myrisc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1] myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
1 1
.names myrisc.cpu.instr_srl_SB_LUT4_I1_O[2] myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
1 1
.names myrisc.cpu.reg_op2[4] myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_I0[2] myrisc.cpu.alu_out_SB_LUT4_O_11_I2[0]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_25_I1[1] myrisc.cpu.alu_out_SB_LUT4_O_11_I2[1]
1 1
.names myrisc.cpu.mem_rdata_q[28] myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_23_D_SB_LUT4_O_I2[0]
1 1
.names myrisc.cpu.mem_xfer myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_23_D_SB_LUT4_O_I2[2]
1 1
.names myrisc.cpu.count_cycle[14] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
1 1
.names myrisc.cpu.instr_getq_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
1 1
.names myrisc.cpu.instr_rdcycle myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
1 1
.names myrisc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2[3] myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_23_D_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
1 1
.names myrisc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I2_I3[3] myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_23_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[0] myrisc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I0[1]
1 1
.names myrisc.cpu.reg_op2[2] myrisc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I0[2]
1 1
.names myrisc.cpu.count_cycle[12] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
1 1
.names myrisc.cpu.instr_getq_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
1 1
.names myrisc.cpu.instr_rdcycle myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_I1[0] myrisc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
1 1
.names myrisc.cpu.reg_op2[3] myrisc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O[0] myrisc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
1 1
.names myrisc.cpu.cpu_state[2] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I1[2]
1 1
.names myrisc.cpu.count_instr[12] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]
1 1
.names myrisc.cpu.instr_rdinstr myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_1_I0[0] myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_I1[1]
1 1
.names myrisc.cpu.reg_op2[3] myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_I1[2]
1 1
.names myrisc.cpu.instr_or_SB_LUT4_I2_O[2] myrisc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O[0] myrisc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
1 1
.names myrisc.cpu.mem_rdata_latched_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[2] myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I0_O[1]
1 1
.names myrisc.cpu.mem_rdata_latched_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[1] myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I0_O[2]
1 1
.names myrisc.cpu.mem_rdata_latched[4] myrisc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I2[0]
1 1
.names myrisc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[1] myrisc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I2[1]
1 1
.names myrisc.cpu.reg_op2[2] myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_O_I1[2]
1 1
.names myrisc.cpu.instr_or_SB_LUT4_I2_O[0] myrisc.cpu.alu_out_SB_LUT4_O_9_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
1 1
.names myrisc.cpu.reg_op2[28] myrisc.cpu.alu_out_SB_LUT4_O_9_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
1 1
.names myrisc.cpu.reg_op1[28] myrisc.cpu.alu_out_SB_LUT4_O_9_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
1 1
.names myrisc.cpu.count_cycle[46] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]
1 1
.names myrisc.cpu.instr_rdcycleh myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_10_I0[1] myrisc.cpu.alu_out_SB_LUT4_O_10_I3[0]
1 1
.names myrisc.cpu.reg_op2[4] myrisc.cpu.alu_out_SB_LUT4_O_10_I3[1]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_I1_O[2] myrisc.cpu.alu_out_SB_LUT4_O_10_I3[2]
1 1
.names myrisc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[1] myrisc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_I0[2] myrisc.cpu.alu_out_SB_LUT4_O_9_I2_SB_LUT4_O_1_I2[0]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[1] myrisc.cpu.alu_out_SB_LUT4_O_9_I2_SB_LUT4_O_1_I2[1]
1 1
.names myrisc.cpu.reg_op2[1] myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_I2[2]
1 1
.names myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_I2_SB_LUT4_I3_O[0] myrisc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0[1]
1 1
.names myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_23_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2] myrisc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0[3]
1 1
.names myrisc.cpu.mem_16bit_buffer[15] myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I1_1_O[2]
1 1
.names myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O[3] myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I1_1_O[3]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_9_I2_SB_LUT4_O_I0[1] myrisc.cpu.alu_out_SB_LUT4_O_9_I2_SB_LUT4_O_I3[0]
1 1
.names myrisc.cpu.reg_op2[4] myrisc.cpu.alu_out_SB_LUT4_O_9_I2_SB_LUT4_O_I3[1]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_I1_O[2] myrisc.cpu.alu_out_SB_LUT4_O_9_I2_SB_LUT4_O_I3[2]
1 1
.names myrisc.cpu.instr_bne_SB_LUT4_I2_O[0] myrisc.cpu.instr_bge_SB_LUT4_I1_O[0]
1 1
.names myrisc.cpu.is_slti_blt_slt myrisc.cpu.instr_bge_SB_LUT4_I1_O[1]
1 1
.names myrisc.cpu.instr_getq_SB_LUT4_I3_O[3] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
1 1
.names myrisc.cpu.cpuregs_rs1[23] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
1 1
.names myrisc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I2_I3[3] myrisc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
1 1
.names myrisc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3[0] myrisc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
1 1
.names myrisc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0] myrisc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[3]
1 1
.names myrisc.cpu.instr_srl_SB_LUT4_I1_O[2] myrisc.cpu.alu_out_SB_LUT4_O_22_I2[0]
1 1
.names myrisc.cpu.instr_or_SB_LUT4_I2_O[2] myrisc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[0]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O[1] myrisc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
1 1
.names myrisc.cpu.cpuregs.regs.1.0.1_RDATA_14[1] myrisc.cpu.cpuregs.regs.1.0.0_RDATA_14[1]
1 1
.names myrisc.cpu.cpuregs.regs.1.0.0_RDATA_12[2] myrisc.cpu.cpuregs.regs.1.0.0_RDATA_14[2]
1 1
.names myrisc.cpu.cpuregs.regs.1.0.0_RDATA_12[3] myrisc.cpu.cpuregs.regs.1.0.0_RDATA_14[3]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_I0[2] myrisc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_1_I2[0]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_1_I1[1] myrisc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_1_I2[1]
1 1
.names myrisc.cpu.reg_op2[4] myrisc.cpu.alu_out_SB_LUT4_O_9_I2_SB_LUT4_O_I0[2]
1 1
.names myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_26_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_1_I2_SB_LUT4_I2_O[0] myrisc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
1 1
.names myrisc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3] myrisc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
1 1
.names myrisc.cpu.mem_wordsize[1] myrisc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[0]
1 1
.names myrisc.cpu.mem_wordsize[2] myrisc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[1]
1 1
.names myrisc.cpu.reg_op2[26] myrisc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[2]
1 1
.names myrisc.cpu.instr_or_SB_LUT4_I2_O[2] myrisc.cpu.alu_out_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_12_I2[3] myrisc.cpu.alu_out_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
1 1
.names myrisc.cpu.reg_op2[22] myrisc.cpu.alu_out_SB_LUT4_O_25_I1_SB_LUT4_O_I1[1]
1 1
.names myrisc.cpu.reg_op1[22] myrisc.cpu.alu_out_SB_LUT4_O_25_I1_SB_LUT4_O_I1[2]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[0] myrisc.cpu.alu_out_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
1 1
.names myrisc.cpu.reg_op2[3] myrisc.cpu.alu_out_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O[0] myrisc.cpu.alu_out_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
1 1
.names myrisc.cpu.mem_16bit_buffer[9] myrisc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
1 1
.names myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O[3] myrisc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_I0[2] myrisc.cpu.alu_out_SB_LUT4_O_7_I3_SB_LUT4_O_I2[0]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_20_I1[1] myrisc.cpu.alu_out_SB_LUT4_O_7_I3_SB_LUT4_O_I2[1]
1 1
.names myrisc.cpu.cpu_state[2] myrisc.cpu.is_lui_auipc_jal_SB_LUT4_I3_25_O[1]
1 1
.names myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O[2] myrisc.cpu.is_lui_auipc_jal_SB_LUT4_I3_25_O[2]
1 1
.names myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3[5] myrisc.cpu.is_lui_auipc_jal_SB_LUT4_I3_25_O[3]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I2_O[1] myrisc.cpu.alu_out_SB_LUT4_O_7_I3[0]
1 1
.names myrisc.cpu.reg_op2[4] myrisc.cpu.alu_out_SB_LUT4_O_7_I3[1]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_I1_O[2] myrisc.cpu.alu_out_SB_LUT4_O_7_I3[2]
1 1
.names myrisc.cpu.reg_next_pc[24] myrisc.cpu.cpuregs.wdata_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
1 1
.names myrisc.cpu.irq_state[0] myrisc.cpu.cpuregs.wdata_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[0] myrisc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[1] myrisc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
1 1
.names myrisc.cpu.reg_op2[3] myrisc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I0[0] myrisc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I2[0]
1 1
.names myrisc.cpu.reg_op2[2] myrisc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I2[1]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O[0] myrisc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I2[3]
1 1
.names myrisc.cpu.cpu_state[2] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_6_I0[0] myrisc.cpu.alu_out_SB_LUT4_O_6_I2[0]
1 1
.names myrisc.cpu.reg_op2[3] myrisc.cpu.alu_out_SB_LUT4_O_6_I2[1]
1 1
.names myrisc.cpu.irq_delay_SB_LUT4_I1_O_SB_LUT4_I3_O[2] myrisc.cpu.cpuregs.wdata_SB_LUT4_O_I2[0]
1 1
.names myrisc.cpu.reg_pc[24] myrisc.cpu.cpuregs.wdata_SB_LUT4_O_I2[1]
1 1
.names myrisc.cpu.latched_compr_SB_CARRY_I1_CO[23] myrisc.cpu.cpuregs.wdata_SB_LUT4_O_I2[3]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1] myrisc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
1 1
.names myrisc.cpu.reg_op2[1] myrisc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
1 1
.names myrisc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I1[1] myrisc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
1 1
.names myrisc.cpu.cpu_state[3] myrisc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
1 1
.names myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[0] myrisc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
1 1
.names myrisc.cpu.irq_pending[0] myrisc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
1 1
.names myrisc.cpu.cpuregs.regs.0.0.1_RDATA_4[2] myrisc.cpu.cpuregs.regs.0.0.1_RDATA_10[2]
1 1
.names myrisc.cpu.cpuregs.regs.0.0.1_RDATA_4[3] myrisc.cpu.cpuregs.regs.0.0.1_RDATA_10[3]
1 1
.names myrisc.cpu.mem_wordsize[1] myrisc.cpu.mem_la_wdata_SB_LUT4_O_7_I3[0]
1 1
.names myrisc.cpu.reg_op2[8] myrisc.cpu.mem_la_wdata_SB_LUT4_O_7_I3[1]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O[0] myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[0]
1 1
.names myrisc.cpu.mem_rdata_q[30] myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_21_D_SB_LUT4_O_I2[0]
1 1
.names myrisc.cpu.mem_xfer myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_21_D_SB_LUT4_O_I2[2]
1 1
.names myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[0] myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
1 1
.names myrisc.rx.uart_receiver.r_Clock_Count[0] myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
1 1
.names myrisc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[3] myrisc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I3[1]
1 1
.names myrisc.cpu.mem_rdata_latched[12] myrisc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I3[2]
1 1
.names myrisc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I0_O[1] myrisc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I3[3]
1 1
.names myrisc.cpu.latched_is_lb_SB_LUT4_I3_O[1] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_2_I0[1]
1 1
.names myrisc.cpu.latched_is_lb_SB_LUT4_I3_O[2] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_2_I0[2]
1 1
.names myrisc.cpu.cpu_state[5] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_2_I0[3]
1 1
.names myrisc.cpu.mem_wordsize[1] myrisc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[0]
1 1
.names myrisc.cpu.reg_op2[11] myrisc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
1 1
.names myrisc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[2] myrisc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I0_O[2]
1 1
.names myrisc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0] myrisc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I0_O[3]
1 1
.names myrisc.cpu.instr_or_SB_LUT4_I2_O[2] myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
1 1
.names myrisc.cpu.reg_op2[12] myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
1 1
.names myrisc.cpu.reg_op1[12] myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
1 1
.names myrisc.cpu.cpu_state[2] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_4_I1_SB_LUT4_O_1_I0[3]
1 1
.names myrisc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2[1] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O[1]
1 1
.names myrisc.cpu.trap_SB_LUT4_I2_1_O[2] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
1 1
.names myrisc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3] myrisc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0[1]
1 1
.names myrisc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I3[0] myrisc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0[3]
1 1
.names myrisc.cpu.mem_wordsize[1] myrisc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[0]
1 1
.names myrisc.cpu.reg_op2[14] myrisc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[1]
1 1
.names myrisc.cpu.reg_op2[1] myrisc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
1 1
.names myrisc.cpu.reg_op2[2] myrisc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
1 1
.names myrisc.cpu.mem_do_rdata myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
1 1
.names myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I2[0] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
1 1
.names myrisc.cpu.mem_la_read myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2[3]
1 1
.names myrisc.cpu.mem_wordsize[1] myrisc.cpu.mem_la_wdata_SB_LUT4_O_I3[0]
1 1
.names myrisc.cpu.reg_op2[15] myrisc.cpu.mem_la_wdata_SB_LUT4_O_I3[1]
1 1
.names myrisc.cpu.count_cycle[23] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
1 1
.names myrisc.cpu.instr_getq_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
1 1
.names myrisc.cpu.instr_rdcycle myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_1_O[0] myrisc.cpu.alu_out_SB_LUT4_O_16_I1_SB_LUT4_O_I0[2]
1 1
.names myrisc.cpu.reg_op2[3] myrisc.cpu.alu_out_SB_LUT4_O_16_I1_SB_LUT4_O_I0[3]
1 1
.names myrisc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O[0] myrisc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I3[0]
1 1
.names myrisc.cpu.mem_rdata_latched[3] myrisc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I3[1]
1 1
.names myrisc.cpu.clear_prefetched_high_word myrisc.cpu.trap_SB_LUT4_I2_1_O[1]
1 1
.names myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I2_SB_LUT4_I2_O[2] myrisc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I1[0]
1 1
.names myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_I2_SB_LUT4_I3_O[0] myrisc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I1[2]
1 1
.names myrisc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I3[2] myrisc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I1[3]
1 1
.names myrisc.cpu.cpu_state[5] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
1 1
.names myrisc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[3] myrisc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2[0]
1 1
.names myrisc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I0_O[1] myrisc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2[1]
1 1
.names myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[0] myrisc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2[2]
1 1
.names myrisc.cpu.mem_rdata[16] myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O[1]
1 1
.names myrisc.cpu.mem_wordsize[1] myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O[3]
1 1
.names myrisc.cpu.mem_rdata_q[9] myrisc.cpu.mem_rdata_q_SB_DFF_Q_21_D_SB_LUT4_O_I2[0]
1 1
.names myrisc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2[3] myrisc.cpu.mem_rdata_q_SB_DFF_Q_21_D_SB_LUT4_O_I2[1]
1 1
.names myrisc.cpu.mem_xfer myrisc.cpu.mem_rdata_q_SB_DFF_Q_21_D_SB_LUT4_O_I2[3]
1 1
.names myrisc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0] myrisc.cpu.clear_prefetched_high_word_SB_LUT4_O_I2[1]
1 1
.names myrisc.cpu.mem_wordsize[1] myrisc.cpu.mem_la_wdata_SB_LUT4_O_3_I3[0]
1 1
.names myrisc.cpu.reg_op2[12] myrisc.cpu.mem_la_wdata_SB_LUT4_O_3_I3[1]
1 1
.names myrisc.cpu.mem_16bit_buffer[2] myrisc.cpu.mem_rdata_latched_SB_LUT4_O_3_I0[2]
1 1
.names myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O[3] myrisc.cpu.mem_rdata_latched_SB_LUT4_O_3_I0[3]
1 1
.names myrisc.cpu.trap myrisc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
1 1
.names myrisc.cpu.mem_rdata_latched[4] myrisc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
1 1
.names myrisc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O[0] myrisc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
1 1
.names myrisc.cpu.count_cycle[16] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_15_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1[0]
1 1
.names myrisc.cpu.instr_getq_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_15_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1[2]
1 1
.names myrisc.cpu.instr_rdcycle myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_15_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1[3]
1 1
.names myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_I2_SB_LUT4_I3_O[0] myrisc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1[1]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0[0] myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I1[1]
1 1
.names myrisc.cpu.reg_op2[3] myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I1[2]
1 1
.names myrisc.cpu.irq_mask[0] myrisc.cpu.cpuregs.wdata_SB_LUT4_O_31_I2_SB_LUT4_O_I3[0]
1 1
.names myrisc.cpu.irq_state[1] myrisc.cpu.cpuregs.wdata_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
1 1
.names myrisc.cpu.irq_pending[0] myrisc.cpu.cpuregs.wdata_SB_LUT4_O_31_I2_SB_LUT4_O_I3[2]
1 1
.names myrisc.cpu.count_cycle[55] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]
1 1
.names myrisc.cpu.instr_rdcycleh myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0] myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
1 1
.names myrisc.cpu.reg_op2[2] myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
1 1
.names myrisc.cpu.mem_rdata_q[2] myrisc.cpu.mem_rdata_latched_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1[0]
1 1
.names myrisc.cpu.prefetched_high_word_SB_LUT4_I3_O[2] myrisc.cpu.mem_rdata_latched_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1[2]
1 1
.names myrisc.cpu.mem_xfer myrisc.cpu.mem_rdata_latched_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1[3]
1 1
.names myrisc.cpu.count_instr[16] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_15_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
1 1
.names myrisc.cpu.instr_rdinstr myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_15_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
1 1
.names myrisc.cpu.reg_op2[1] myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
1 1
.names myrisc.cpu.reg_pc[0] myrisc.cpu.cpuregs.wdata_SB_LUT4_O_31_I2[0]
1 1
.names myrisc.cpu.irq_delay_SB_LUT4_I1_O_SB_LUT4_I3_O[2] myrisc.cpu.cpuregs.wdata_SB_LUT4_O_31_I2[1]
1 1
.names myrisc.cpu.is_beq_bne_blt_bge_bltu_bgeu myrisc.cpu.latched_store_SB_LUT4_I0_O[0]
1 1
.names myrisc.cpu.cpu_state[3] myrisc.cpu.latched_store_SB_LUT4_I0_O[2]
1 1
.names myrisc.cpu.mem_rdata_latched[3] myrisc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
1 1
.names myrisc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1[0] myrisc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
1 1
.names myrisc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[1] myrisc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
1 1
.names myrisc.cpu.mem_16bit_buffer[5] myrisc.cpu.mem_rdata_latched_SB_LUT4_O_5_I0[2]
1 1
.names myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O[3] myrisc.cpu.mem_rdata_latched_SB_LUT4_O_5_I0[3]
1 1
.names myrisc.cpu.mem_wordsize[1] myrisc.cpu.mem_la_wdata_SB_LUT4_O_6_I3[0]
1 1
.names myrisc.cpu.reg_op2[9] myrisc.cpu.mem_la_wdata_SB_LUT4_O_6_I3[1]
1 1
.names myrisc.cpu.instr_getq_SB_LUT4_I3_O[3] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
1 1
.names myrisc.cpu.cpuregs_rs1[30] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
1 1
.names myrisc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[3] myrisc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2[1]
1 1
.names myrisc.cpu.mem_rdata_latched[12] myrisc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2[2]
1 1
.names myrisc.cpu.irq_mask[2] myrisc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2_SB_LUT4_O_1_I3[0]
1 1
.names myrisc.cpu.irq_state[1] myrisc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2_SB_LUT4_O_1_I3[1]
1 1
.names myrisc.cpu.irq_pending[2] myrisc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2_SB_LUT4_O_1_I3[2]
1 1
.names myrisc.cpu.reg_op1[1] myrisc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
1 1
.names myrisc.cpu.reg_op1[0] myrisc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
1 1
.names myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1] myrisc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
1 1
.names myrisc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_I2_I1[0] myrisc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
1 1
.names myrisc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I1[0] myrisc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
1 1
.names myrisc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I1[3] myrisc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
1 1
.names myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_I2_SB_LUT4_I3_O[0] myrisc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
1 1
.names myrisc.cpu.latched_compr_SB_LUT4_I2_O[2] myrisc.cpu.cpuregs.wdata_SB_LUT4_O_28_I2[0]
1 1
.names myrisc.cpu.irq_delay_SB_LUT4_I1_O_SB_LUT4_I3_O[2] myrisc.cpu.cpuregs.wdata_SB_LUT4_O_28_I2[1]
1 1
.names myrisc.cpu.reg_op2[3] myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_1_O[2]
1 1
.names myrisc.memory.rdata[2] myrisc.rx.uart_rx_ready_SB_LUT4_I0_3_O_SB_LUT4_I2_O[0]
1 1
.names myrisc.ram_ready myrisc.rx.uart_rx_ready_SB_LUT4_I0_3_O_SB_LUT4_I2_O[2]
1 1
.names myrisc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2[0] myrisc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1[1]
1 1
.names myrisc.cpu.latched_compr_SB_LUT4_I2_O[4] myrisc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2[0]
1 1
.names myrisc.cpu.irq_delay_SB_LUT4_I1_O_SB_LUT4_I3_O[2] myrisc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2[1]
1 1
.names myrisc.cpu.mem_16bit_buffer[8] myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[0]
1 1
.names myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O[3] myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
1 1
.names myrisc.cpu.mem_rdata_q[5] myrisc.cpu.mem_rdata_latched_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1[0]
1 1
.names myrisc.cpu.prefetched_high_word_SB_LUT4_I3_O[2] myrisc.cpu.mem_rdata_latched_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1[2]
1 1
.names myrisc.cpu.mem_xfer myrisc.cpu.mem_rdata_latched_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1[3]
1 1
.names myrisc.cpu.irq_mask[27] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_4_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
1 1
.names myrisc.cpu.instr_maskirq myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_4_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
1 1
.names myrisc.cpu.latched_compr_SB_LUT4_I2_O[5] myrisc.cpu.cpuregs.wdata_SB_LUT4_O_25_I2[0]
1 1
.names myrisc.cpu.irq_delay_SB_LUT4_I1_O_SB_LUT4_I3_O[2] myrisc.cpu.cpuregs.wdata_SB_LUT4_O_25_I2[1]
1 1
.names myrisc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I0_O[1] myrisc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
1 1
.names myrisc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[2] myrisc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
1 1
.names myrisc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3] myrisc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
1 1
.names myrisc.memory.rdata[5] myrisc.rx.uart_rx_ready_SB_LUT4_I0_5_O_SB_LUT4_I2_O[0]
1 1
.names myrisc.ram_ready myrisc.rx.uart_rx_ready_SB_LUT4_I0_5_O_SB_LUT4_I2_O[2]
1 1
.names myrisc.cpu.irq_mask[7] myrisc.cpu.cpuregs.wdata_SB_LUT4_O_24_I2_SB_LUT4_O_1_I3[0]
1 1
.names myrisc.cpu.irq_state[1] myrisc.cpu.cpuregs.wdata_SB_LUT4_O_24_I2_SB_LUT4_O_1_I3[1]
1 1
.names myrisc.cpu.irq_pending[7] myrisc.cpu.cpuregs.wdata_SB_LUT4_O_24_I2_SB_LUT4_O_1_I3[2]
1 1
.names myrisc.pico_rom.rdata[2] myrisc.rx.uart_rx_ready_SB_LUT4_I0_3_O[0]
1 1
.names myrisc.rom_ready myrisc.rx.uart_rx_ready_SB_LUT4_I0_3_O[2]
1 1
.names myrisc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2] myrisc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I1[0]
1 1
.names myrisc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2[2] myrisc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I1[1]
1 1
.names myrisc.cpu.mem_rdata_latched[12] myrisc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I1[3]
1 1
.names myrisc.cpu.latched_is_lb_SB_LUT4_I3_O[1] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_2_I0[1]
1 1
.names myrisc.cpu.latched_is_lb_SB_LUT4_I3_O[2] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_2_I0[2]
1 1
.names myrisc.cpu.cpu_state[5] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_2_I0[3]
1 1
.names myrisc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0[2] myrisc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2[0]
1 1
.names myrisc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I1[2] myrisc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2[1]
1 1
.names myrisc.cpu.reg_op2[16] myrisc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
1 1
.names myrisc.cpu.reg_op1[16] myrisc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
1 1
.names myrisc.cpu.reg_op2[2] myrisc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[0]
1 1
.names myrisc.cpu.latched_compr_SB_LUT4_I2_O[7] myrisc.cpu.cpuregs.wdata_SB_LUT4_O_23_I2[0]
1 1
.names myrisc.cpu.irq_delay_SB_LUT4_I1_O_SB_LUT4_I3_O[2] myrisc.cpu.cpuregs.wdata_SB_LUT4_O_23_I2[1]
1 1
.names myrisc.cpu.reg_op2[3] myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
1 1
.names myrisc.pico_rom.rdata[5] myrisc.rx.uart_rx_ready_SB_LUT4_I0_5_O[0]
1 1
.names myrisc.rom_ready myrisc.rx.uart_rx_ready_SB_LUT4_I0_5_O[2]
1 1
.names myrisc.cpu.latched_compr_SB_LUT4_I2_O[9] myrisc.cpu.cpuregs.wdata_SB_LUT4_O_21_I2[0]
1 1
.names myrisc.cpu.irq_delay_SB_LUT4_I1_O_SB_LUT4_I3_O[2] myrisc.cpu.cpuregs.wdata_SB_LUT4_O_21_I2[1]
1 1
.names myrisc.cpu.mem_rdata_latched[5] myrisc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I1[1]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I1[0] myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
1 1
.names myrisc.cpu.reg_op2[2] myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
1 1
.names myrisc.cpu.latched_compr_SB_LUT4_I2_O[10] myrisc.cpu.cpuregs.wdata_SB_LUT4_O_20_I2[0]
1 1
.names myrisc.cpu.irq_delay_SB_LUT4_I1_O_SB_LUT4_I3_O[2] myrisc.cpu.cpuregs.wdata_SB_LUT4_O_20_I2[1]
1 1
.names myrisc.cpu.irq_mask[12] myrisc.cpu.cpuregs.wdata_SB_LUT4_O_19_I2_SB_LUT4_O_I3[0]
1 1
.names myrisc.cpu.irq_state[1] myrisc.cpu.cpuregs.wdata_SB_LUT4_O_19_I2_SB_LUT4_O_I3[1]
1 1
.names myrisc.cpu.irq_pending[12] myrisc.cpu.cpuregs.wdata_SB_LUT4_O_19_I2_SB_LUT4_O_I3[2]
1 1
.names myrisc.cpu.count_cycle[0] myrisc.cpu.instr_getq_SB_LUT4_I1_O_SB_LUT4_O_1_I1[0]
1 1
.names myrisc.cpu.instr_getq_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1] myrisc.cpu.instr_getq_SB_LUT4_I1_O_SB_LUT4_O_1_I1[2]
1 1
.names myrisc.cpu.instr_rdcycle myrisc.cpu.instr_getq_SB_LUT4_I1_O_SB_LUT4_O_1_I1[3]
1 1
.names myrisc.cpu.mem_rdata_latched[6] myrisc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1[1]
1 1
.names myrisc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I1[2] myrisc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1[2]
1 1
.names myrisc.cpu.instr_or_SB_LUT4_I2_O[2] myrisc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_12_I2[2] myrisc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
1 1
.names myrisc.cpu.count_instr[0] myrisc.cpu.instr_getq_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]
1 1
.names myrisc.cpu.instr_rdinstr myrisc.cpu.instr_getq_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
1 1
.names myrisc.cpu.latched_compr_SB_LUT4_I2_O[12] myrisc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2[0]
1 1
.names myrisc.cpu.irq_delay_SB_LUT4_I1_O_SB_LUT4_I3_O[2] myrisc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2[1]
1 1
.names myrisc.cpu.mem_rdata_latched[12] myrisc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I1[1]
1 1
.names myrisc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I1[2] myrisc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I1[2]
1 1
.names myrisc.cpu.count_cycle[30] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
1 1
.names myrisc.cpu.instr_getq_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
1 1
.names myrisc.cpu.instr_rdcycle myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
1 1
.names myrisc.cpu.reg_op2[1] myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
1 1
.names myrisc.cpu.mem_rdata_latched_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[2] myrisc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]
1 1
.names myrisc.cpu.mem_rdata_latched[12] myrisc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I1[1]
1 1
.names myrisc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I1[2] myrisc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I1[2]
1 1
.names myrisc.cpu.count_cycle[27] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_4_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1[0]
1 1
.names myrisc.cpu.instr_getq_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_4_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1[2]
1 1
.names myrisc.cpu.instr_rdcycle myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_4_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1[3]
1 1
.names myrisc.cpu.reg_op2[3] myrisc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I2[0]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O[0] myrisc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I2[1]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_8_I0[1] myrisc.cpu.alu_out_SB_LUT4_O_8_I3[0]
1 1
.names myrisc.cpu.reg_op2[4] myrisc.cpu.alu_out_SB_LUT4_O_8_I3[1]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_I1_O[2] myrisc.cpu.alu_out_SB_LUT4_O_8_I3[2]
1 1
.names myrisc.cpu.mem_rdata_latched[12] myrisc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I1[1]
1 1
.names myrisc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I1[2] myrisc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I1[2]
1 1
.names myrisc.cpu.latched_compr_SB_LUT4_I2_O[16] myrisc.cpu.cpuregs.wdata_SB_LUT4_O_14_I2[0]
1 1
.names myrisc.cpu.irq_delay_SB_LUT4_I1_O_SB_LUT4_I3_O[2] myrisc.cpu.cpuregs.wdata_SB_LUT4_O_14_I2[1]
1 1
.names myrisc.cpu.cpu_state[2] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I1[2]
1 1
.names myrisc.cpu.cpu_state[2] myrisc.cpu.is_lui_auipc_jal_SB_LUT4_I3_26_O[1]
1 1
.names myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O[2] myrisc.cpu.is_lui_auipc_jal_SB_LUT4_I3_26_O[2]
1 1
.names myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3[4] myrisc.cpu.is_lui_auipc_jal_SB_LUT4_I3_26_O[3]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_I0[2] myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2[0]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I1_O[1] myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2[1]
1 1
.names myrisc.cpu.irq_mask[18] myrisc.cpu.cpuregs.wdata_SB_LUT4_O_13_I2_SB_LUT4_O_I3[0]
1 1
.names myrisc.cpu.irq_state[1] myrisc.cpu.cpuregs.wdata_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
1 1
.names myrisc.cpu.irq_pending[18] myrisc.cpu.cpuregs.wdata_SB_LUT4_O_13_I2_SB_LUT4_O_I3[2]
1 1
.names myrisc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[1] myrisc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
1 1
.names myrisc.cpu.mem_rdata_latched[12] myrisc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
1 1
.names myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_15_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1] myrisc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
1 1
.names myrisc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I0_I2[0] myrisc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
1 1
.names myrisc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[2] myrisc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[0] myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
1 1
.names myrisc.cpu.reg_op2[3] myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O[0] myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
1 1
.names myrisc.cpu.irq_mask[19] myrisc.cpu.cpuregs.wdata_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3[0]
1 1
.names myrisc.cpu.irq_state[1] myrisc.cpu.cpuregs.wdata_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3[1]
1 1
.names myrisc.cpu.irq_pending[19] myrisc.cpu.cpuregs.wdata_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3[2]
1 1
.names myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O[0] myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O_SB_LUT4_I2_27_O[0]
1 1
.names myrisc.cpu.reg_op1[3] myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O_SB_LUT4_I2_27_O[1]
1 1
.names myrisc.cpu.instr_getq_SB_LUT4_I3_O[3] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
1 1
.names myrisc.cpu.cpuregs_rs1[11] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
1 1
.names myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I0_O_SB_LUT4_I2_O[2] myrisc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
1 1
.names myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_26_D_SB_LUT4_O_I2_SB_LUT4_I2_O[0] myrisc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
1 1
.names myrisc.cpu.cpu_state[2] myrisc.cpu.is_lui_auipc_jal_SB_LUT4_I3_27_O[1]
1 1
.names myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O[2] myrisc.cpu.is_lui_auipc_jal_SB_LUT4_I3_27_O[2]
1 1
.names myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3[3] myrisc.cpu.is_lui_auipc_jal_SB_LUT4_I3_27_O[3]
1 1
.names myrisc.cpu.reg_op2[2] myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[0] myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
1 1
.names myrisc.cpu.latched_compr_SB_LUT4_I2_O[19] myrisc.cpu.cpuregs.wdata_SB_LUT4_O_11_I2[0]
1 1
.names myrisc.cpu.irq_delay_SB_LUT4_I1_O_SB_LUT4_I3_O[2] myrisc.cpu.cpuregs.wdata_SB_LUT4_O_11_I2[1]
1 1
.names myrisc.cpu.cpu_state[2] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_9_I1_SB_LUT4_O_1_I0[3]
1 1
.names myrisc.cpu.instr_srl_SB_LUT4_I1_O[2] myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
1 1
.names myrisc.cpu.reg_op2[4] myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[0] myrisc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
1 1
.names myrisc.cpu.reg_op2[2] myrisc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
1 1
.names myrisc.cpu.reg_op2[1] myrisc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
1 1
.names myrisc.cpu.latched_compr_SB_LUT4_I2_O[21] myrisc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2[0]
1 1
.names myrisc.cpu.irq_delay_SB_LUT4_I1_O_SB_LUT4_I3_O[2] myrisc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2[1]
1 1
.names myrisc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_I2_I1[0] myrisc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2[0]
1 1
.names myrisc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[2] myrisc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2[2]
1 1
.names myrisc.cpu.cpuregs.regs.1.0.1_RDATA_4[1] myrisc.cpu.cpuregs.regs.1.0.0_RDATA_4[1]
1 1
.names myrisc.cpu.cpuregs.regs.1.0.0_RDATA_12[2] myrisc.cpu.cpuregs.regs.1.0.0_RDATA_4[2]
1 1
.names myrisc.cpu.cpuregs.regs.1.0.0_RDATA_12[3] myrisc.cpu.cpuregs.regs.1.0.0_RDATA_4[3]
1 1
.names myrisc.cpu.mem_rdata_latched[2] myrisc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
1 1
.names myrisc.cpu.latched_compr_SB_LUT4_I2_O[22] myrisc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2[0]
1 1
.names myrisc.cpu.irq_delay_SB_LUT4_I1_O_SB_LUT4_I3_O[2] myrisc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2[1]
1 1
.names myrisc.cpu.cpuregs.regs.0.0.1_RDATA_4[2] myrisc.cpu.cpuregs.regs.0.0.1_RDATA_12[2]
1 1
.names myrisc.cpu.cpuregs.regs.0.0.1_RDATA_4[3] myrisc.cpu.cpuregs.regs.0.0.1_RDATA_12[3]
1 1
.names myrisc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1] myrisc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]
1 1
.names myrisc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3] myrisc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[2]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_I2[1] myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
1 1
.names myrisc.cpu.reg_op2[3] myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[0] myrisc.cpu.alu_out_SB_LUT4_O_16_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]
1 1
.names myrisc.cpu.reg_op2[2] myrisc.cpu.alu_out_SB_LUT4_O_16_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I1[2]
1 1
.names myrisc.cpu.latched_compr_SB_LUT4_I2_O[24] myrisc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2[0]
1 1
.names myrisc.cpu.irq_delay_SB_LUT4_I1_O_SB_LUT4_I3_O[2] myrisc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2[1]
1 1
.names myrisc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2[1] myrisc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
1 1
.names myrisc.cpu.irq_state[0] myrisc.cpu.irq_active_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
1 1
.names myrisc.cpu.irq_active myrisc.cpu.irq_active_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
1 1
.names myrisc.cpu.cpu_state[1] myrisc.cpu.irq_active_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1[0] myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
1 1
.names myrisc.cpu.reg_op2[2] myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
1 1
.names myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O[0] myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O_SB_LUT4_I2_28_O[0]
1 1
.names myrisc.cpu.reg_op1[2] myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O_SB_LUT4_I2_28_O[1]
1 1
.names myrisc.cpu.instr_or_SB_LUT4_I2_O[2] myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_26_I0_SB_LUT4_O_I2[3] myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
1 1
.names myrisc.cpu.latched_compr_SB_LUT4_I2_O[28] myrisc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2[0]
1 1
.names myrisc.cpu.irq_delay_SB_LUT4_I1_O_SB_LUT4_I3_O[2] myrisc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2[1]
1 1
.names myrisc.cpu.cpu_state[2] myrisc.cpu.is_lui_auipc_jal_SB_LUT4_I3_28_O[1]
1 1
.names myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O[2] myrisc.cpu.is_lui_auipc_jal_SB_LUT4_I3_28_O[2]
1 1
.names myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2] myrisc.cpu.is_lui_auipc_jal_SB_LUT4_I3_28_O[3]
1 1
.names myrisc.cpu.count_cycle[11] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
1 1
.names myrisc.cpu.instr_getq_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
1 1
.names myrisc.cpu.instr_rdcycle myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
1 1
.names myrisc.cpu.latched_compr_SB_LUT4_I2_O[29] myrisc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2[0]
1 1
.names myrisc.cpu.irq_delay_SB_LUT4_I1_O_SB_LUT4_I3_O[2] myrisc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2[1]
1 1
.names myrisc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I1_O[1] myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
1 1
.names myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O[0] myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O_SB_LUT4_I2_7_O[0]
1 1
.names myrisc.cpu.reg_op1[24] myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O_SB_LUT4_I2_7_O[1]
1 1
.names myrisc.cpu.instr_or_SB_LUT4_I2_O[2] myrisc.cpu.alu_out_SB_LUT4_O_26_I0_SB_LUT4_O_I3[0]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_26_I0_SB_LUT4_O_I2[0] myrisc.cpu.alu_out_SB_LUT4_O_26_I0_SB_LUT4_O_I3[1]
1 1
.names myrisc.cpu.latched_compr_SB_LUT4_I2_O[30] myrisc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2[0]
1 1
.names myrisc.cpu.irq_delay_SB_LUT4_I1_O_SB_LUT4_I3_O[2] myrisc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2[1]
1 1
.names myrisc.cpu.count_instr[27] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_4_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
1 1
.names myrisc.cpu.instr_rdinstr myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_4_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
1 1
.names myrisc.cpu.count_instr[1] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]
1 1
.names myrisc.cpu.instr_rdinstr myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
1 1
.names myrisc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[0] myrisc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
1 1
.names myrisc.cpu.mem_rdata_latched[4] myrisc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
1 1
.names myrisc.cpu.count_cycle[1] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
1 1
.names myrisc.cpu.instr_getq_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
1 1
.names myrisc.cpu.instr_rdcycle myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
1 1
.names myrisc.cpu.cpuregs.regs.0.0.1_RDATA_4[2] myrisc.cpu.cpuregs.regs.0.0.1_RDATA_13[2]
1 1
.names myrisc.cpu.cpuregs.regs.0.0.1_RDATA_4[3] myrisc.cpu.cpuregs.regs.0.0.1_RDATA_13[3]
1 1
.names myrisc.cpu.count_cycle[43] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]
1 1
.names myrisc.cpu.instr_rdcycleh myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
1 1
.names myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O[0] myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O_SB_LUT4_I2_29_O[0]
1 1
.names myrisc.cpu.reg_op1[1] myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O_SB_LUT4_I2_29_O[1]
1 1
.names myrisc.cpu.instr_getq_SB_LUT4_I3_O[3] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
1 1
.names myrisc.cpu.cpuregs_rs1[1] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
1 1
.names myrisc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I2[2] myrisc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I2[0]
1 1
.names myrisc.cpu.mem_rdata_latched[6] myrisc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I2[1]
1 1
.names myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_I2_O[0] myrisc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I2[2]
1 1
.names myrisc.cpu.cpu_state[2] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[2]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_1_O[1] myrisc.cpu.alu_out_SB_LUT4_O_16_I1_SB_LUT4_O_1_I1[1]
1 1
.names myrisc.cpu.reg_op2[3] myrisc.cpu.alu_out_SB_LUT4_O_16_I1_SB_LUT4_O_1_I1[2]
1 1
.names myrisc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2] myrisc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
1 1
.names myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_I2_SB_LUT4_I3_O[0] myrisc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
1 1
.names myrisc.cpu.cpu_state[2] myrisc.cpu.is_lui_auipc_jal_SB_LUT4_I3_29_O[1]
1 1
.names myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O[2] myrisc.cpu.is_lui_auipc_jal_SB_LUT4_I3_29_O[2]
1 1
.names myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1] myrisc.cpu.is_lui_auipc_jal_SB_LUT4_I3_29_O[3]
1 1
.names myrisc.cpu.cpu_state[5] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
1 1
.names myrisc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I1_O[1] myrisc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I3[0]
1 1
.names myrisc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I2[3] myrisc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I3[1]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I2_O[0] myrisc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_O[3]
1 1
.names myrisc.cpu.cpu_state[2] myrisc.cpu.is_lui_auipc_jal_SB_LUT4_I3_7_O[1]
1 1
.names myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O[2] myrisc.cpu.is_lui_auipc_jal_SB_LUT4_I3_7_O[2]
1 1
.names myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3[24] myrisc.cpu.is_lui_auipc_jal_SB_LUT4_I3_7_O[3]
1 1
.names myrisc.cpu.latched_compr_SB_LUT4_I2_O[25] myrisc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2[0]
1 1
.names myrisc.cpu.irq_delay_SB_LUT4_I1_O_SB_LUT4_I3_O[2] myrisc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2[1]
1 1
.names myrisc.cpu.reg_op2[3] myrisc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
1 1
.names myrisc.cpu.count_cycle[62] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]
1 1
.names myrisc.cpu.instr_rdcycleh myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
1 1
.names myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O[0] myrisc.cpu.mem_rdata_latched_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
1 1
.names myrisc.cpu.mem_rdata[18] myrisc.cpu.mem_rdata_latched_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
1 1
.names myrisc.cpu.mem_wordsize[1] myrisc.cpu.mem_rdata_latched_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
1 1
.names myrisc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2] myrisc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
1 1
.names myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_I2_SB_LUT4_I3_O[0] myrisc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
1 1
.names myrisc.cpu.cpu_state[5] myrisc.cpu.mem_rdata_latched_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[2]
1 1
.names myrisc.cpu.cpuregs.regs.0.0.1_RDATA_4[2] myrisc.cpu.cpuregs.regs.0.0.1_RDATA_14[2]
1 1
.names myrisc.cpu.cpuregs.regs.0.0.1_RDATA_4[3] myrisc.cpu.cpuregs.regs.0.0.1_RDATA_14[3]
1 1
.names myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O[0] myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O_SB_LUT4_I2_6_O[0]
1 1
.names myrisc.cpu.reg_op1[25] myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O_SB_LUT4_I2_6_O[1]
1 1
.names myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O[0] myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O_SB_LUT4_I2_30_O[0]
1 1
.names myrisc.cpu.reg_op1[0] myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O_SB_LUT4_I2_30_O[1]
1 1
.names myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_I2_O[0] myrisc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I2[0]
1 1
.names myrisc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I1_O[1] myrisc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I2[1]
1 1
.names myrisc.cpu.instr_srl_SB_LUT4_I1_O[2] myrisc.cpu.alu_out_SB_LUT4_O_16_I1[2]
1 1
.names myrisc.cpu.reg_op2[4] myrisc.cpu.alu_out_SB_LUT4_O_16_I1[3]
1 1
.names myrisc.cpu.cpu_state[2] myrisc.cpu.is_lui_auipc_jal_SB_LUT4_I3_30_O[1]
1 1
.names myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O[2] myrisc.cpu.is_lui_auipc_jal_SB_LUT4_I3_30_O[2]
1 1
.names myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0] myrisc.cpu.is_lui_auipc_jal_SB_LUT4_I3_30_O[3]
1 1
.names myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O[0] myrisc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[0]
1 1
.names myrisc.cpu.mem_rdata[20] myrisc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[1]
1 1
.names myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O[0] myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O_SB_LUT4_I2_5_O[0]
1 1
.names myrisc.cpu.reg_op1[26] myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O_SB_LUT4_I2_5_O[1]
1 1
.names myrisc.cpu.mem_wordsize[1] myrisc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
1 1
.names myrisc.cpu.cpu_state[5] myrisc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
1 1
.names resetn PIN_19_SB_LUT4_I1_I3[1]
1 1
.names myrisc.cpu.irq_mask[22] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_9_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
1 1
.names myrisc.cpu.instr_maskirq myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_9_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
1 1
.names myrisc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2] myrisc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
1 1
.names myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_I2_SB_LUT4_I3_O[0] myrisc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
1 1
.names myrisc.cpu.cpu_state[2] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I1[2]
1 1
.names myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O[0] myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O_SB_LUT4_I2_4_O[0]
1 1
.names myrisc.cpu.reg_op1[27] myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O_SB_LUT4_I2_4_O[1]
1 1
.names myrisc.cpu.cpuregs.regs.0.0.1_RDATA_4[2] myrisc.cpu.cpuregs.regs.0.0.1_RDATA_15[2]
1 1
.names myrisc.cpu.cpuregs.regs.0.0.1_RDATA_4[3] myrisc.cpu.cpuregs.regs.0.0.1_RDATA_15[3]
1 1
.names myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_I2_O[0] myrisc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2[0]
1 1
.names myrisc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I1_O[1] myrisc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2[1]
1 1
.names myrisc.cpu.count_cycle[37] myrisc.cpu.mem_rdata_latched_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]
1 1
.names myrisc.cpu.instr_rdcycleh myrisc.cpu.mem_rdata_latched_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
1 1
.names myrisc.cpu.cpu_state[2] myrisc.cpu.is_lui_auipc_jal_SB_LUT4_I3_5_O[1]
1 1
.names myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O[2] myrisc.cpu.is_lui_auipc_jal_SB_LUT4_I3_5_O[2]
1 1
.names myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3[26] myrisc.cpu.is_lui_auipc_jal_SB_LUT4_I3_5_O[3]
1 1
.names myrisc.cpu.count_cycle[5] myrisc.cpu.mem_rdata_latched_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
1 1
.names myrisc.cpu.instr_getq_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1] myrisc.cpu.mem_rdata_latched_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
1 1
.names myrisc.cpu.instr_rdcycle myrisc.cpu.mem_rdata_latched_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
1 1
.names myrisc.cpu.cpuregs.regs.0.0.1_RDATA_15[1] myrisc.cpu.cpuregs.regs.0.0.0_RDATA_15[1]
1 1
.names myrisc.cpu.cpuregs.regs.1.0.0_RDATA_12[2] myrisc.cpu.cpuregs.regs.0.0.0_RDATA_15[2]
1 1
.names myrisc.cpu.cpuregs.regs.1.0.0_RDATA_12[3] myrisc.cpu.cpuregs.regs.0.0.0_RDATA_15[3]
1 1
.names myrisc.cpu.instr_sra_SB_LUT4_I2_O[0] myrisc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
1 1
.names myrisc.cpu.reg_op2[3] myrisc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
1 1
.names myrisc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3] myrisc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I3[0]
1 1
.names myrisc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I2[2] myrisc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I3[1]
1 1
.names myrisc.cpu.instr_getq_SB_LUT4_I3_O[3] myrisc.cpu.mem_rdata_latched_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
1 1
.names myrisc.cpu.cpuregs_rs1[5] myrisc.cpu.mem_rdata_latched_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
1 1
.names myrisc.cpu.count_cycle[22] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_9_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
1 1
.names myrisc.cpu.instr_getq_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_9_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
1 1
.names myrisc.cpu.instr_rdcycle myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_9_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
1 1
.names myrisc.cpu.cpu_state[2] myrisc.cpu.mem_rdata_latched_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[2]
1 1
.names myrisc.cpu.mem_addr[0] myrisc.rx.int_reset_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
1 1
.names myrisc.cpu.mem_addr[1] myrisc.rx.int_reset_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
1 1
.names myrisc.cpu.mem_addr[3] myrisc.rx.int_reset_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
1 1
.names myrisc.cpu.instr_jal myrisc.cpu.instr_auipc_SB_LUT4_I0_O[0]
1 1
.names myrisc.cpu.decoded_imm_uj[31] myrisc.cpu.instr_auipc_SB_LUT4_I0_O[1]
1 1
.names myrisc.cpu.mem_rdata_q[31] myrisc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
1 1
.names myrisc.cpu.mem_xfer myrisc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
1 1
.names myrisc.cpu.cpu_state[5] myrisc.cpu.mem_rdata_latched_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[2]
1 1
.names myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O[0] myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O_SB_LUT4_I2_3_O[0]
1 1
.names myrisc.cpu.reg_op1[28] myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O_SB_LUT4_I2_3_O[1]
1 1
.names myrisc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1[1] myrisc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I2[0]
1 1
.names myrisc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1[3] myrisc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I2[2]
1 1
.names myrisc.cpu.decoded_imm_uj[30] myrisc.cpu.instr_auipc_SB_LUT4_I0_1_O[0]
1 1
.names myrisc.cpu.instr_jal myrisc.cpu.instr_auipc_SB_LUT4_I0_1_O[1]
1 1
.names myrisc.cpu.instr_auipc_SB_LUT4_I0_3_O[2] myrisc.cpu.instr_auipc_SB_LUT4_I0_1_O[2]
1 1
.names resetn myrisc.rx.int_reset_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_9_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0] myrisc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
1 1
.names myrisc.cpu.reg_op2[2] myrisc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
1 1
.names myrisc.cpu.reg_op2[1] myrisc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
1 1
.names myrisc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0[0] myrisc.intcon_reg.wen_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
1 1
.names myrisc.intcon_reg.wen myrisc.intcon_reg.wen_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
1 1
.names myrisc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3[1] myrisc.intcon_reg.wen_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
1 1
.names myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O[0] myrisc.cpu.mem_rdata_latched_SB_LUT4_O_4_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
1 1
.names myrisc.cpu.mem_rdata[22] myrisc.cpu.mem_rdata_latched_SB_LUT4_O_4_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
1 1
.names myrisc.cpu.mem_wordsize[1] myrisc.cpu.mem_rdata_latched_SB_LUT4_O_4_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
1 1
.names myrisc.cpu.cpuregs.regs.0.0.1_RDATA[1] myrisc.cpu.cpuregs.regs.0.0.0_RDATA[1]
1 1
.names myrisc.cpu.cpuregs.regs.1.0.0_RDATA_12[2] myrisc.cpu.cpuregs.regs.0.0.0_RDATA[2]
1 1
.names myrisc.cpu.cpuregs.regs.1.0.0_RDATA_12[3] myrisc.cpu.cpuregs.regs.0.0.0_RDATA[3]
1 1
.names myrisc.cpu.cpu_state[5] myrisc.cpu.mem_rdata_latched_SB_LUT4_O_4_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[2]
1 1
.names myrisc.cpu.decoded_imm_uj[29] myrisc.cpu.instr_auipc_SB_LUT4_I0_2_O[0]
1 1
.names myrisc.cpu.instr_jal myrisc.cpu.instr_auipc_SB_LUT4_I0_2_O[1]
1 1
.names myrisc.cpu.instr_auipc_SB_LUT4_I0_3_O[2] myrisc.cpu.instr_auipc_SB_LUT4_I0_2_O[2]
1 1
.names myrisc.cpu.count_instr[22] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_9_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
1 1
.names myrisc.cpu.instr_rdinstr myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_9_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
1 1
.names myrisc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0[0] myrisc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I2[0]
1 1
.names myrisc.cpu.mem_wstrb[1] myrisc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I2[1]
1 1
.names myrisc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3[1] myrisc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I2[3]
1 1
.names myrisc.cpu.cpuregs.regs.0.0.1_RDATA_4[2] myrisc.cpu.cpuregs.regs.1.0.1_RDATA_5[2]
1 1
.names myrisc.cpu.cpuregs.regs.0.0.1_RDATA_4[3] myrisc.cpu.cpuregs.regs.1.0.1_RDATA_5[3]
1 1
.names myrisc.cpu.latched_is_lb_SB_LUT4_I3_O[1] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0[1]
1 1
.names myrisc.cpu.latched_is_lb_SB_LUT4_I3_O[2] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0[2]
1 1
.names myrisc.cpu.cpu_state[5] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0[3]
1 1
.names myrisc.cpu.count_cycle[10] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
1 1
.names myrisc.cpu.instr_getq_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
1 1
.names myrisc.cpu.instr_rdcycle myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
1 1
.names myrisc.cpu.reg_op2[3] myrisc.cpu.alu_out_SB_LUT4_O_9_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[0]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I0[0] myrisc.cpu.alu_out_SB_LUT4_O_9_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O[0] myrisc.cpu.alu_out_SB_LUT4_O_9_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[3]
1 1
.names myrisc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1] myrisc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
1 1
.names myrisc.cpu.count_cycle[8] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
1 1
.names myrisc.cpu.instr_getq_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
1 1
.names myrisc.cpu.instr_rdcycle myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
1 1
.names myrisc.cpu.mem_rdata_latched[5] myrisc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
1 1
.names myrisc.cpu.irq_mask[8] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
1 1
.names myrisc.cpu.instr_maskirq myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
1 1
.names myrisc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0[0] myrisc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
1 1
.names myrisc.cpu.mem_wstrb[2] myrisc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
1 1
.names myrisc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3[1] myrisc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2[3]
1 1
.names myrisc.cpu.cpu_state[2] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0[3]
1 1
.names myrisc.intcon_reg.odata_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2] myrisc.intcon_reg.odata_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
1 1
.names resetn myrisc.intcon_reg.odata_SB_DFFESR_Q_E_SB_LUT4_O_I2[2]
1 1
.names myrisc.cpu.decoded_rd[5] myrisc.cpu.instr_setq_SB_LUT4_I1_O[0]
1 1
.names myrisc.cpu.do_waitirq_SB_LUT4_I1_2_O_SB_LUT4_I3_I2[0] myrisc.cpu.instr_setq_SB_LUT4_I1_O[1]
1 1
.names myrisc.cpu.cpu_state[1] myrisc.cpu.instr_setq_SB_LUT4_I1_O[2]
1 1
.names myrisc.cpu.count_cycle[42] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]
1 1
.names myrisc.cpu.instr_rdcycleh myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
1 1
.names myrisc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1] myrisc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
1 1
.names myrisc.cpu.instr_or_SB_LUT4_I2_O[2] myrisc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
1 1
.names myrisc.cpu.reg_op2[16] myrisc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
1 1
.names myrisc.cpu.reg_op1[16] myrisc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
1 1
.names myrisc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0[0] myrisc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
1 1
.names myrisc.cpu.mem_wstrb[3] myrisc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
1 1
.names myrisc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3[1] myrisc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
1 1
.names myrisc.cpu.cpu_state[2] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I1[2]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[0] myrisc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
1 1
.names myrisc.cpu.reg_op2[1] myrisc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
1 1
.names myrisc.cpu.decoded_rs2[0] myrisc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O[0]
1 1
.names myrisc.cpu.is_slli_srli_srai myrisc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O[1]
1 1
.names myrisc.cpu.decoded_imm[0] myrisc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O[3]
1 1
.names myrisc.cpu.latched_compr_SB_LUT4_I2_O[20] myrisc.cpu.cpuregs.wdata_SB_LUT4_O_10_I2[0]
1 1
.names myrisc.cpu.irq_delay_SB_LUT4_I1_O_SB_LUT4_I3_O[2] myrisc.cpu.cpuregs.wdata_SB_LUT4_O_10_I2[1]
1 1
.names myrisc.cpu.reg_op2[4] myrisc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I0[0]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_I1_O[2] myrisc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I0[2]
1 1
.names myrisc.cpu.reg_op2[3] myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O[0] myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
1 1
.names myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_15_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1] myrisc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
1 1
.names myrisc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1[0] myrisc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
1 1
.names myrisc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[1] myrisc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0] myrisc.cpu.alu_out_SB_LUT4_O_9_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
1 1
.names myrisc.cpu.reg_op2[3] myrisc.cpu.alu_out_SB_LUT4_O_9_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
1 1
.names myrisc.cpu.cpu_state[0] myrisc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0[1]
1 1
.names resetn myrisc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0[2]
1 1
.names myrisc.cpu.instr_getq_SB_LUT4_I3_O[3] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
1 1
.names myrisc.cpu.cpuregs_rs1[10] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I2[2] myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
1 1
.names myrisc.cpu.reg_op2[2] myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
1 1
.names myrisc.cpu.cpu_state[2] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I1[2]
1 1
.names myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I2_SB_LUT4_I2_O[2] myrisc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
1 1
.names myrisc.cpu.mem_rdata_latched[6] myrisc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
1 1
.names myrisc.cpu.mem_rdata_latched[2] myrisc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
1 1
.names myrisc.cpu.latched_is_lb_SB_LUT4_I3_O[1] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_2_I0[1]
1 1
.names myrisc.cpu.latched_is_lb_SB_LUT4_I3_O[2] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_2_I0[2]
1 1
.names myrisc.cpu.cpu_state[5] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_2_I0[3]
1 1
.names myrisc.cpu.mem_rdata_latched[3] myrisc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
1 1
.names myrisc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3[0] myrisc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
1 1
.names myrisc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[1] myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_I2_SB_LUT4_I3_O[1]
1 1
.names myrisc.cpu.latched_is_lb_SB_LUT4_I3_O[1] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_2_I0[1]
1 1
.names myrisc.cpu.latched_is_lb_SB_LUT4_I3_O[2] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_2_I0[2]
1 1
.names myrisc.cpu.cpu_state[5] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_2_I0[3]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[0] myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
1 1
.names myrisc.cpu.reg_op2[1] myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
1 1
.names myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I0_O_SB_LUT4_I2_O[2] myrisc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
1 1
.names myrisc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1[0] myrisc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
1 1
.names myrisc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[2] myrisc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
1 1
.names myrisc.cpu.cpuregs.regs.1.0.1_RDATA[1] myrisc.cpu.cpuregs.regs.1.0.0_RDATA[1]
1 1
.names myrisc.cpu.cpuregs.regs.1.0.0_RDATA_12[2] myrisc.cpu.cpuregs.regs.1.0.0_RDATA[2]
1 1
.names myrisc.cpu.cpuregs.regs.1.0.0_RDATA_12[3] myrisc.cpu.cpuregs.regs.1.0.0_RDATA[3]
1 1
.names myrisc.cpu.instr_getq_SB_LUT4_I3_O[3] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
1 1
.names myrisc.cpu.cpuregs_rs1[9] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
1 1
.names myrisc.cpu.count_instr[13] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]
1 1
.names myrisc.cpu.instr_rdinstr myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
1 1
.names myrisc.cpu.count_cycle[13] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
1 1
.names myrisc.cpu.instr_getq_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
1 1
.names myrisc.cpu.instr_rdcycle myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
1 1
.names myrisc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O[1] myrisc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
1 1
.names myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I2_SB_LUT4_I2_O[2] myrisc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
1 1
.names myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[0] myrisc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_I1[0] myrisc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
1 1
.names myrisc.cpu.reg_op2[2] myrisc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
1 1
.names myrisc.cpu.instr_getq_SB_LUT4_I3_O[3] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
1 1
.names myrisc.cpu.cpuregs_rs1[13] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
1 1
.names myrisc.cpu.cpu_state[2] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I1[2]
1 1
.names myrisc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O[1] myrisc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3[1]
1 1
.names myrisc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3[1] myrisc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3[2]
1 1
.names myrisc.cpu.count_cycle[9] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
1 1
.names myrisc.cpu.instr_getq_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
1 1
.names myrisc.cpu.instr_rdcycle myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
1 1
.names myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_15_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1] myrisc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
1 1
.names myrisc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[2] myrisc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
1 1
.names myrisc.cpu.pcpi_div.dividend[12] myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
1 1
.names myrisc.cpu.pcpi_div.divisor[12] myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
1 1
.names myrisc.cpu.irq_mask[1] myrisc.cpu.pcpi_timeout_SB_LUT4_I2_O[0]
1 1
.names myrisc.cpu.irq_active myrisc.cpu.pcpi_timeout_SB_LUT4_I2_O[1]
1 1
.names myrisc.cpu.cpu_state[2] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_1_I1[2]
1 1
.names myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I0_O_SB_LUT4_I2_O[2] myrisc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I0_O[0]
1 1
.names myrisc.cpu.cpu_state[2] myrisc.cpu.is_lui_auipc_jal_SB_LUT4_I3_3_O[1]
1 1
.names myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O[2] myrisc.cpu.is_lui_auipc_jal_SB_LUT4_I3_3_O[2]
1 1
.names myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3[28] myrisc.cpu.is_lui_auipc_jal_SB_LUT4_I3_3_O[3]
1 1
.names resetn myrisc.portb.mem_port_ready_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
1 1
.names myrisc.cpu.count_cycle[41] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]
1 1
.names myrisc.cpu.instr_rdcycleh myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
1 1
.names myrisc.cpu.mem_rdata_latched[1] myrisc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
1 1
.names myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I2_SB_LUT4_I2_O[2] myrisc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
1 1
.names myrisc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0] myrisc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
1 1
.names myrisc.cpu.pcpi_div.pcpi_wr myrisc.cpu.pcpi_valid_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
1 1
.names myrisc.cpu.pcpi_mul.pcpi_wr myrisc.cpu.pcpi_valid_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
1 1
.names myrisc.cpu.cpu_state[2] myrisc.cpu.latched_store_SB_LUT4_I0_I1_SB_LUT4_I0_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
1 1
.names myrisc.cpu.instr_getq_SB_LUT4_I3_O[3] myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
1 1
.names myrisc.cpu.cpuregs_rs1[15] myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
1 1
.names myrisc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O[1] myrisc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
1 1
.names myrisc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0] myrisc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O[2]
1 1
.names myrisc.cpu.cpu_state[2] myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I1[2]
1 1
.names myrisc.cpu.cpu_state[2] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_1_I1[2]
1 1
.names myrisc.cpu.instr_timer myrisc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_1_I2[0]
1 1
.names myrisc.cpu.instr_maskirq myrisc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_1_I2[1]
1 1
.names myrisc.cpu.instr_or_SB_LUT4_I2_O[2] myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_26_I0_SB_LUT4_O_I2[1] myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
1 1
.names myrisc.cpu.mem_rdata_latched[4] myrisc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
1 1
.names myrisc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I2[2] myrisc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
1 1
.names myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I2_SB_LUT4_I2_O[2] myrisc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[0]
1 1
.names myrisc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2[3] myrisc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[2]
1 1
.names myrisc.cpu.cpu_state[2] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_15_I1_SB_LUT4_O_1_I0[3]
1 1
.names myrisc.intcon_reg.wen myrisc.intcon_reg.odata_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
1 1
.names myrisc.intcon_reg.odata_SB_DFFESR_Q_E_SB_LUT4_O_I2[1] myrisc.intcon_reg.odata_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
1 1
.names resetn myrisc.intcon_reg.odata_SB_DFFESR_Q_E_SB_LUT4_O_I1[3]
1 1
.names myrisc.cpu.cpuregs.regs.0.0.1_RDATA_4[2] myrisc.cpu.cpuregs.regs.1.0.1_RDATA_3[2]
1 1
.names myrisc.cpu.cpuregs.regs.0.0.1_RDATA_4[3] myrisc.cpu.cpuregs.regs.1.0.1_RDATA_3[3]
1 1
.names myrisc.cpu.cpuregs.regs.0.0.1_RDATA_2[1] myrisc.cpu.cpuregs.regs.0.0.0_RDATA_2[0]
1 1
.names myrisc.cpu.cpuregs.regs.1.0.0_RDATA_12[2] myrisc.cpu.cpuregs.regs.0.0.0_RDATA_2[2]
1 1
.names myrisc.cpu.cpuregs.regs.1.0.0_RDATA_12[3] myrisc.cpu.cpuregs.regs.0.0.0_RDATA_2[3]
1 1
.names myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O[0] myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O_SB_LUT4_I2_2_O[0]
1 1
.names myrisc.cpu.reg_op1[29] myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O_SB_LUT4_I2_2_O[1]
1 1
.names myrisc.cpu.mem_valid myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I1[0]
1 1
.names myrisc.intcon_reg.wen myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I1[2]
1 1
.names resetn myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I1[3]
1 1
.names myrisc.cpu.instr_getq_SB_LUT4_I3_O[3] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
1 1
.names myrisc.cpu.cpuregs_rs1[21] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
1 1
.names myrisc.cpu.cpu_state[2] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_14_I1_SB_LUT4_O_1_I1[2]
1 1
.names myrisc.cpu.cpu_state[2] myrisc.cpu.is_lui_auipc_jal_SB_LUT4_I3_2_O[1]
1 1
.names myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O[2] myrisc.cpu.is_lui_auipc_jal_SB_LUT4_I3_2_O[2]
1 1
.names myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3[29] myrisc.cpu.is_lui_auipc_jal_SB_LUT4_I3_2_O[3]
1 1
.names myrisc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O[2] myrisc.cpu.cpuregs.regs.1.0.0_RDATA_6_SB_LUT4_I0_O[0]
1 1
.names myrisc.cpu.decoded_imm[25] myrisc.cpu.cpuregs.regs.1.0.0_RDATA_6_SB_LUT4_I0_O[1]
1 1
.names myrisc.cpu.latched_is_lb_SB_LUT4_I3_O[1] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
1 1
.names myrisc.cpu.latched_is_lb_SB_LUT4_I3_O[2] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
1 1
.names myrisc.cpu.cpu_state[5] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
1 1
.names myrisc.cpu.instr_rdcycle myrisc.cpu.instr_getq_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
1 1
.names myrisc.cpu.reg_op2[2] myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I1[2]
1 1
.names myrisc.cpu.pcpi_div.quotient_msk[0] myrisc.cpu.pcpi_div.running_SB_LUT4_I3_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[0]
1 1
.names myrisc.cpu.pcpi_div.quotient_msk[1] myrisc.cpu.pcpi_div.running_SB_LUT4_I3_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[1]
1 1
.names myrisc.cpu.instr_add myrisc.cpu.instr_add_SB_LUT4_I0_I2[0]
1 1
.names myrisc.cpu.instr_slli myrisc.cpu.instr_add_SB_LUT4_I0_I2[1]
1 1
.names myrisc.cpu.cpu_state[2] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1_SB_LUT4_O_1_I1[2]
1 1
.names myrisc.cpu.cpu_state[2] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
1 1
.names myrisc.cpu.instr_waitirq myrisc.cpu.instr_beq_SB_LUT4_I3_O[0]
1 1
.names myrisc.cpu.instr_sub myrisc.cpu.instr_beq_SB_LUT4_I3_O[1]
1 1
.names myrisc.cpu.instr_andi myrisc.cpu.instr_beq_SB_LUT4_I3_O[2]
1 1
.names myrisc.cpu.cpuregs.regs.0.0.1_RDATA_4[2] myrisc.cpu.cpuregs.regs.1.0.1_RDATA_2[2]
1 1
.names myrisc.cpu.cpuregs.regs.0.0.1_RDATA_4[3] myrisc.cpu.cpuregs.regs.1.0.1_RDATA_2[3]
1 1
.names myrisc.cpu.cpuregs.regs.1.0.1_RDATA_10[1] myrisc.cpu.cpuregs.regs.1.0.0_RDATA_10[1]
1 1
.names myrisc.cpu.cpuregs.regs.1.0.0_RDATA_12[2] myrisc.cpu.cpuregs.regs.1.0.0_RDATA_10[2]
1 1
.names myrisc.cpu.cpuregs.regs.1.0.0_RDATA_12[3] myrisc.cpu.cpuregs.regs.1.0.0_RDATA_10[3]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1] myrisc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
1 1
.names myrisc.cpu.reg_op2[2] myrisc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
1 1
.names myrisc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O[2] myrisc.cpu.cpuregs.regs.1.0.0_RDATA_10_SB_LUT4_I0_O[0]
1 1
.names myrisc.cpu.decoded_imm[21] myrisc.cpu.cpuregs.regs.1.0.0_RDATA_10_SB_LUT4_I0_O[1]
1 1
.names myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O[0] myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O_SB_LUT4_I2_1_O[0]
1 1
.names myrisc.cpu.reg_op1[30] myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O_SB_LUT4_I2_1_O[1]
1 1
.names myrisc.cpu.instr_sh myrisc.cpu.instr_or_SB_LUT4_I1_O[0]
1 1
.names myrisc.cpu.instr_lw myrisc.cpu.instr_or_SB_LUT4_I1_O[1]
1 1
.names myrisc.cpu.instr_bne myrisc.cpu.instr_or_SB_LUT4_I1_O[2]
1 1
.names myrisc.cpu.reg_op2[2] myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
1 1
.names myrisc.cpu.cpu_state[2] myrisc.cpu.is_lui_auipc_jal_SB_LUT4_I3_1_O[1]
1 1
.names myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O[2] myrisc.cpu.is_lui_auipc_jal_SB_LUT4_I3_1_O[2]
1 1
.names myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3[30] myrisc.cpu.is_lui_auipc_jal_SB_LUT4_I3_1_O[3]
1 1
.names myrisc.cpu.is_beq_bne_blt_bge_bltu_bgeu myrisc.cpu.is_compare_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
1 1
.names myrisc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0] myrisc.cpu.is_compare_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
1 1
.names myrisc.cpu.irq_mask[15] myrisc.cpu.cpuregs.wdata_SB_LUT4_O_16_I2_SB_LUT4_O_1_I3[0]
1 1
.names myrisc.cpu.irq_state[1] myrisc.cpu.cpuregs.wdata_SB_LUT4_O_16_I2_SB_LUT4_O_1_I3[1]
1 1
.names myrisc.cpu.irq_pending[15] myrisc.cpu.cpuregs.wdata_SB_LUT4_O_16_I2_SB_LUT4_O_1_I3[2]
1 1
.names myrisc.cpu.count_instr[8] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
1 1
.names myrisc.cpu.instr_rdinstr myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
1 1
.names myrisc.cpu.decoded_imm_uj[27] myrisc.cpu.instr_auipc_SB_LUT4_I0_4_O[0]
1 1
.names myrisc.cpu.instr_jal myrisc.cpu.instr_auipc_SB_LUT4_I0_4_O[1]
1 1
.names myrisc.cpu.instr_auipc_SB_LUT4_I0_3_O[2] myrisc.cpu.instr_auipc_SB_LUT4_I0_4_O[2]
1 1
.names myrisc.cpu.mem_rdata_latched_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[1] myrisc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
1 1
.names myrisc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I2[2] myrisc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
1 1
.names myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I0_O_SB_LUT4_I3_O[1] myrisc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
1 1
.names myrisc.cpu.cpu_state[2] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1[2]
1 1
.names myrisc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2[0] myrisc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
1 1
.names myrisc.cpu.cpuregs.regs.0.0.1_RDATA_14[1] myrisc.cpu.cpuregs.regs.0.0.0_RDATA_14[1]
1 1
.names myrisc.cpu.cpuregs.regs.1.0.0_RDATA_12[2] myrisc.cpu.cpuregs.regs.0.0.0_RDATA_14[2]
1 1
.names myrisc.cpu.cpuregs.regs.1.0.0_RDATA_12[3] myrisc.cpu.cpuregs.regs.0.0.0_RDATA_14[3]
1 1
.names myrisc.cpu.cpuregs.regs.0.0.1_RDATA_13[1] myrisc.cpu.cpuregs.regs.0.0.0_RDATA_13[1]
1 1
.names myrisc.cpu.cpuregs.regs.1.0.0_RDATA_12[2] myrisc.cpu.cpuregs.regs.0.0.0_RDATA_13[2]
1 1
.names myrisc.cpu.cpuregs.regs.1.0.0_RDATA_12[3] myrisc.cpu.cpuregs.regs.0.0.0_RDATA_13[3]
1 1
.names myrisc.cpu.cpuregs.regs.0.0.1_RDATA_10[1] myrisc.cpu.cpuregs.regs.0.0.0_RDATA_10[1]
1 1
.names myrisc.cpu.cpuregs.regs.1.0.0_RDATA_12[2] myrisc.cpu.cpuregs.regs.0.0.0_RDATA_10[2]
1 1
.names myrisc.cpu.cpuregs.regs.1.0.0_RDATA_12[3] myrisc.cpu.cpuregs.regs.0.0.0_RDATA_10[3]
1 1
.names myrisc.cpu.cpuregs.regs.0.0.1_RDATA_9[0] myrisc.cpu.cpuregs.regs.0.0.0_RDATA_9[1]
1 1
.names myrisc.cpu.cpuregs.regs.1.0.0_RDATA_12[2] myrisc.cpu.cpuregs.regs.0.0.0_RDATA_9[2]
1 1
.names myrisc.cpu.cpuregs.regs.1.0.0_RDATA_12[3] myrisc.cpu.cpuregs.regs.0.0.0_RDATA_9[3]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O[0] myrisc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
1 1
.names myrisc.cpu.reg_op2[3] myrisc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O[0] myrisc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
1 1
.names myrisc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O[2] myrisc.cpu.cpuregs.regs.0.0.0_RDATA_9_SB_LUT4_I0_O[0]
1 1
.names myrisc.cpu.decoded_imm[6] myrisc.cpu.cpuregs.regs.0.0.0_RDATA_9_SB_LUT4_I0_O[1]
1 1
.names myrisc.cpu.decoded_imm_uj[26] myrisc.cpu.instr_auipc_SB_LUT4_I0_5_O[0]
1 1
.names myrisc.cpu.instr_jal myrisc.cpu.instr_auipc_SB_LUT4_I0_5_O[1]
1 1
.names myrisc.cpu.instr_auipc_SB_LUT4_I0_3_O[2] myrisc.cpu.instr_auipc_SB_LUT4_I0_5_O[2]
1 1
.names myrisc.cpu.cpuregs.regs.0.0.1_RDATA_7[1] myrisc.cpu.cpuregs.regs.0.0.0_RDATA_7[1]
1 1
.names myrisc.cpu.cpuregs.regs.1.0.0_RDATA_12[2] myrisc.cpu.cpuregs.regs.0.0.0_RDATA_7[2]
1 1
.names myrisc.cpu.cpuregs.regs.1.0.0_RDATA_12[3] myrisc.cpu.cpuregs.regs.0.0.0_RDATA_7[3]
1 1
.names myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I0_O[0] myrisc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
1 1
.names myrisc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I2[3] myrisc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
1 1
.names myrisc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O[2] myrisc.cpu.cpuregs.regs.0.0.0_RDATA_7_SB_LUT4_I0_O[0]
1 1
.names myrisc.cpu.decoded_imm[8] myrisc.cpu.cpuregs.regs.0.0.0_RDATA_7_SB_LUT4_I0_O[1]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O[0] myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
1 1
.names myrisc.cpu.reg_op2[3] myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O[0] myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
1 1
.names myrisc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O[2] myrisc.cpu.cpuregs.regs.0.0.0_RDATA_8_SB_LUT4_I0_O[0]
1 1
.names myrisc.cpu.decoded_imm[7] myrisc.cpu.cpuregs.regs.0.0.0_RDATA_8_SB_LUT4_I0_O[1]
1 1
.names myrisc.cpu.decoded_imm_uj[24] myrisc.cpu.instr_auipc_SB_LUT4_I0_7_O[0]
1 1
.names myrisc.cpu.instr_jal myrisc.cpu.instr_auipc_SB_LUT4_I0_7_O[1]
1 1
.names myrisc.cpu.instr_auipc_SB_LUT4_I0_3_O[2] myrisc.cpu.instr_auipc_SB_LUT4_I0_7_O[2]
1 1
.names myrisc.cpu.cpuregs.regs.0.0.1_RDATA_5[1] myrisc.cpu.cpuregs.regs.0.0.0_RDATA_5[1]
1 1
.names myrisc.cpu.cpuregs.regs.1.0.0_RDATA_12[2] myrisc.cpu.cpuregs.regs.0.0.0_RDATA_5[2]
1 1
.names myrisc.cpu.cpuregs.regs.1.0.0_RDATA_12[3] myrisc.cpu.cpuregs.regs.0.0.0_RDATA_5[3]
1 1
.names myrisc.cpu.mem_state[1] myrisc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_1_I0[1]
1 1
.names myrisc.cpu.mem_state[0] myrisc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_1_I0[2]
1 1
.names myrisc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O[2] myrisc.cpu.cpuregs.regs.0.0.0_RDATA_5_SB_LUT4_I0_O[0]
1 1
.names myrisc.cpu.decoded_imm[10] myrisc.cpu.cpuregs.regs.0.0.0_RDATA_5_SB_LUT4_I0_O[1]
1 1
.names myrisc.cpu.instr_or_SB_LUT4_I2_O[2] myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]
1 1
.names myrisc.cpu.reg_op2[6] myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
1 1
.names myrisc.cpu.reg_op1[6] myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
1 1
.names myrisc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O[2] myrisc.cpu.cpuregs.regs.0.0.0_RDATA_6_SB_LUT4_I0_O[0]
1 1
.names myrisc.cpu.decoded_imm[9] myrisc.cpu.cpuregs.regs.0.0.0_RDATA_6_SB_LUT4_I0_O[1]
1 1
.names myrisc.cpu.latched_compr_SB_LUT4_I2_O[13] myrisc.cpu.cpuregs.wdata_SB_LUT4_O_17_I2[0]
1 1
.names myrisc.cpu.irq_delay_SB_LUT4_I1_O_SB_LUT4_I3_O[2] myrisc.cpu.cpuregs.wdata_SB_LUT4_O_17_I2[1]
1 1
.names myrisc.cpu.cpuregs.regs.0.0.1_RDATA_3[1] myrisc.cpu.cpuregs.regs.0.0.0_RDATA_3[1]
1 1
.names myrisc.cpu.cpuregs.regs.1.0.0_RDATA_12[2] myrisc.cpu.cpuregs.regs.0.0.0_RDATA_3[2]
1 1
.names myrisc.cpu.cpuregs.regs.1.0.0_RDATA_12[3] myrisc.cpu.cpuregs.regs.0.0.0_RDATA_3[3]
1 1
.names myrisc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1] myrisc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
1 1
.names myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I0_O_SB_LUT4_I2_O[3] myrisc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
1 1
.names myrisc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O[2] myrisc.cpu.cpuregs.regs.0.0.0_RDATA_3_SB_LUT4_I0_O[0]
1 1
.names myrisc.cpu.decoded_imm[12] myrisc.cpu.cpuregs.regs.0.0.0_RDATA_3_SB_LUT4_I0_O[1]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[0] myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
1 1
.names myrisc.cpu.reg_op2[2] myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
1 1
.names myrisc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O[2] myrisc.cpu.cpuregs.regs.0.0.0_RDATA_4_SB_LUT4_I0_O[0]
1 1
.names myrisc.cpu.decoded_imm[11] myrisc.cpu.cpuregs.regs.0.0.0_RDATA_4_SB_LUT4_I0_O[1]
1 1
.names myrisc.cpu.count_cycle[21] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
1 1
.names myrisc.cpu.instr_getq_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
1 1
.names myrisc.cpu.instr_rdcycle myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
1 1
.names myrisc.cpu.cpuregs.regs.0.0.1_RDATA_1[1] myrisc.cpu.cpuregs.regs.0.0.0_RDATA_1[1]
1 1
.names myrisc.cpu.cpuregs.regs.1.0.0_RDATA_12[2] myrisc.cpu.cpuregs.regs.0.0.0_RDATA_1[2]
1 1
.names myrisc.cpu.cpuregs.regs.1.0.0_RDATA_12[3] myrisc.cpu.cpuregs.regs.0.0.0_RDATA_1[3]
1 1
.names myrisc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O[2] myrisc.cpu.cpuregs.regs.0.0.0_RDATA_1_SB_LUT4_I0_O[0]
1 1
.names myrisc.cpu.decoded_imm[14] myrisc.cpu.cpuregs.regs.0.0.0_RDATA_1_SB_LUT4_I0_O[1]
1 1
.names myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I0_O_SB_LUT4_I2_O[2] myrisc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
1 1
.names myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I0_O_SB_LUT4_I3_O[2] myrisc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
1 1
.names myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_23_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1] myrisc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
1 1
.names myrisc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O[2] myrisc.cpu.cpuregs.regs.0.0.0_RDATA_2_SB_LUT4_I1_O[0]
1 1
.names myrisc.cpu.decoded_imm[13] myrisc.cpu.cpuregs.regs.0.0.0_RDATA_2_SB_LUT4_I1_O[1]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[0] myrisc.cpu.alu_out_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
1 1
.names myrisc.cpu.reg_op2[2] myrisc.cpu.alu_out_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
1 1
.names myrisc.cpu.cpuregs.regs.1.0.1_RDATA_15[1] myrisc.cpu.cpuregs.regs.1.0.0_RDATA_15[1]
1 1
.names myrisc.cpu.cpuregs.regs.1.0.0_RDATA_12[2] myrisc.cpu.cpuregs.regs.1.0.0_RDATA_15[2]
1 1
.names myrisc.cpu.cpuregs.regs.1.0.0_RDATA_12[3] myrisc.cpu.cpuregs.regs.1.0.0_RDATA_15[3]
1 1
.names myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_15_D_SB_LUT4_O_I2_SB_LUT4_I2_O[0] myrisc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
1 1
.names myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_15_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1] myrisc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
1 1
.names myrisc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O[2] myrisc.cpu.cpuregs.regs.1.0.0_RDATA_15_SB_LUT4_I0_O[0]
1 1
.names myrisc.cpu.decoded_imm[16] myrisc.cpu.cpuregs.regs.1.0.0_RDATA_15_SB_LUT4_I0_O[1]
1 1
.names myrisc.cpu.pcpi_div.start myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
1 1
.names resetn myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
1 1
.names myrisc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O[2] myrisc.cpu.cpuregs.regs.0.0.0_RDATA_SB_LUT4_I0_O[0]
1 1
.names myrisc.cpu.decoded_imm[15] myrisc.cpu.cpuregs.regs.0.0.0_RDATA_SB_LUT4_I0_O[1]
1 1
.names myrisc.cpu.cpuregs.regs.0.0.1_RDATA_4[2] myrisc.cpu.cpuregs.regs.1.0.1_RDATA_1[2]
1 1
.names myrisc.cpu.cpuregs.regs.0.0.1_RDATA_4[3] myrisc.cpu.cpuregs.regs.1.0.1_RDATA_1[3]
1 1
.names myrisc.cpu.cpuregs.regs.1.0.1_RDATA_13[1] myrisc.cpu.cpuregs.regs.1.0.0_RDATA_13[1]
1 1
.names myrisc.cpu.cpuregs.regs.1.0.0_RDATA_12[2] myrisc.cpu.cpuregs.regs.1.0.0_RDATA_13[2]
1 1
.names myrisc.cpu.cpuregs.regs.1.0.0_RDATA_12[3] myrisc.cpu.cpuregs.regs.1.0.0_RDATA_13[3]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[0] myrisc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
1 1
.names myrisc.cpu.reg_op2[1] myrisc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
1 1
.names myrisc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O[2] myrisc.cpu.cpuregs.regs.1.0.0_RDATA_13_SB_LUT4_I0_O[0]
1 1
.names myrisc.cpu.decoded_imm[18] myrisc.cpu.cpuregs.regs.1.0.0_RDATA_13_SB_LUT4_I0_O[1]
1 1
.names myrisc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[1] myrisc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
1 1
.names myrisc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[2] myrisc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
1 1
.names myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I0_O_SB_LUT4_I2_O[2] myrisc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
1 1
.names myrisc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O[2] myrisc.cpu.cpuregs.regs.1.0.0_RDATA_14_SB_LUT4_I0_O[0]
1 1
.names myrisc.cpu.decoded_imm[17] myrisc.cpu.cpuregs.regs.1.0.0_RDATA_14_SB_LUT4_I0_O[1]
1 1
.names myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O[0] myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O_SB_LUT4_I2_O[0]
1 1
.names myrisc.cpu.reg_op1[31] myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O_SB_LUT4_I2_O[1]
1 1
.names myrisc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I1[3] myrisc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
1 1
.names myrisc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2[0] myrisc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
1 1
.names resetn myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D[1]
1 1
.names myrisc.cpu.cpuregs.regs.1.0.1_RDATA_11[1] myrisc.cpu.cpuregs.regs.1.0.0_RDATA_11[1]
1 1
.names myrisc.cpu.cpuregs.regs.1.0.0_RDATA_12[2] myrisc.cpu.cpuregs.regs.1.0.0_RDATA_11[2]
1 1
.names myrisc.cpu.cpuregs.regs.1.0.0_RDATA_12[3] myrisc.cpu.cpuregs.regs.1.0.0_RDATA_11[3]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[0] myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
1 1
.names myrisc.cpu.reg_op2[1] myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
1 1
.names myrisc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O[2] myrisc.cpu.cpuregs.regs.1.0.0_RDATA_11_SB_LUT4_I0_O[0]
1 1
.names myrisc.cpu.decoded_imm[20] myrisc.cpu.cpuregs.regs.1.0.0_RDATA_11_SB_LUT4_I0_O[1]
1 1
.names myrisc.cpu.decoded_imm_uj[22] myrisc.cpu.instr_auipc_SB_LUT4_I0_9_O[0]
1 1
.names myrisc.cpu.instr_jal myrisc.cpu.instr_auipc_SB_LUT4_I0_9_O[1]
1 1
.names myrisc.cpu.instr_auipc_SB_LUT4_I0_3_O[2] myrisc.cpu.instr_auipc_SB_LUT4_I0_9_O[2]
1 1
.names myrisc.cpu.cpuregs.regs.1.0.1_RDATA_9[1] myrisc.cpu.cpuregs.regs.1.0.0_RDATA_9[1]
1 1
.names myrisc.cpu.cpuregs.regs.1.0.0_RDATA_12[2] myrisc.cpu.cpuregs.regs.1.0.0_RDATA_9[2]
1 1
.names myrisc.cpu.cpuregs.regs.1.0.0_RDATA_12[3] myrisc.cpu.cpuregs.regs.1.0.0_RDATA_9[3]
1 1
.names myrisc.cpu.cpu_state[2] myrisc.cpu.is_lui_auipc_jal_SB_LUT4_I3_O[1]
1 1
.names myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O[2] myrisc.cpu.is_lui_auipc_jal_SB_LUT4_I3_O[2]
1 1
.names myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3[31] myrisc.cpu.is_lui_auipc_jal_SB_LUT4_I3_O[3]
1 1
.names myrisc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O[2] myrisc.cpu.cpuregs.regs.1.0.0_RDATA_9_SB_LUT4_I0_O[0]
1 1
.names myrisc.cpu.decoded_imm[22] myrisc.cpu.cpuregs.regs.1.0.0_RDATA_9_SB_LUT4_I0_O[1]
1 1
.names myrisc.cpu.cpu_state[2] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_O_1_I1[2]
1 1
.names myrisc.cpu.cpuregs.regs.1.0.1_RDATA_7[1] myrisc.cpu.cpuregs.regs.1.0.0_RDATA_7[1]
1 1
.names myrisc.cpu.cpuregs.regs.1.0.0_RDATA_12[2] myrisc.cpu.cpuregs.regs.1.0.0_RDATA_7[2]
1 1
.names myrisc.cpu.cpuregs.regs.1.0.0_RDATA_12[3] myrisc.cpu.cpuregs.regs.1.0.0_RDATA_7[3]
1 1
.names myrisc.cpu.pcpi_div.divisor[47] myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
1 1
.names myrisc.cpu.pcpi_div.divisor[59] myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
1 1
.names myrisc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O[2] myrisc.cpu.cpuregs.regs.1.0.0_RDATA_7_SB_LUT4_I0_O[0]
1 1
.names myrisc.cpu.decoded_imm[24] myrisc.cpu.cpuregs.regs.1.0.0_RDATA_7_SB_LUT4_I0_O[1]
1 1
.names myrisc.cpu.decoded_imm_uj[25] myrisc.cpu.instr_auipc_SB_LUT4_I0_6_O[0]
1 1
.names myrisc.cpu.instr_jal myrisc.cpu.instr_auipc_SB_LUT4_I0_6_O[1]
1 1
.names myrisc.cpu.instr_auipc_SB_LUT4_I0_3_O[2] myrisc.cpu.instr_auipc_SB_LUT4_I0_6_O[2]
1 1
.names myrisc.cpu.cpuregs.regs.1.0.1_RDATA_5[1] myrisc.cpu.cpuregs.regs.1.0.0_RDATA_5[1]
1 1
.names myrisc.cpu.cpuregs.regs.1.0.0_RDATA_12[2] myrisc.cpu.cpuregs.regs.1.0.0_RDATA_5[2]
1 1
.names myrisc.cpu.cpuregs.regs.1.0.0_RDATA_12[3] myrisc.cpu.cpuregs.regs.1.0.0_RDATA_5[3]
1 1
.names myrisc.cpu.count_instr[21] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]
1 1
.names myrisc.cpu.instr_rdinstr myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
1 1
.names myrisc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O[2] myrisc.cpu.cpuregs.regs.1.0.0_RDATA_5_SB_LUT4_I0_O[0]
1 1
.names myrisc.cpu.decoded_imm[26] myrisc.cpu.cpuregs.regs.1.0.0_RDATA_5_SB_LUT4_I0_O[1]
1 1
.names myrisc.cpu.cpu_state[3] myrisc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
1 1
.names myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_I2[0] myrisc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[1]
1 1
.names myrisc.cpu.is_beq_bne_blt_bge_bltu_bgeu myrisc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
1 1
.names myrisc.cpu.cpuregs.regs.1.0.1_RDATA_3[1] myrisc.cpu.cpuregs.regs.1.0.0_RDATA_3[1]
1 1
.names myrisc.cpu.cpuregs.regs.1.0.0_RDATA_12[2] myrisc.cpu.cpuregs.regs.1.0.0_RDATA_3[2]
1 1
.names myrisc.cpu.cpuregs.regs.1.0.0_RDATA_12[3] myrisc.cpu.cpuregs.regs.1.0.0_RDATA_3[3]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I1_I2[1] myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1[1]
1 1
.names myrisc.cpu.reg_op2[2] myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1[2]
1 1
.names myrisc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O[2] myrisc.cpu.cpuregs.regs.1.0.0_RDATA_3_SB_LUT4_I0_O[0]
1 1
.names myrisc.cpu.decoded_imm[28] myrisc.cpu.cpuregs.regs.1.0.0_RDATA_3_SB_LUT4_I0_O[1]
1 1
.names myrisc.cpu.decoded_imm_uj[23] myrisc.cpu.instr_auipc_SB_LUT4_I0_8_O[0]
1 1
.names myrisc.cpu.instr_jal myrisc.cpu.instr_auipc_SB_LUT4_I0_8_O[1]
1 1
.names myrisc.cpu.instr_auipc_SB_LUT4_I0_3_O[2] myrisc.cpu.instr_auipc_SB_LUT4_I0_8_O[2]
1 1
.names myrisc.cpu.cpuregs.regs.1.0.1_RDATA_1[1] myrisc.cpu.cpuregs.regs.1.0.0_RDATA_1[1]
1 1
.names myrisc.cpu.cpuregs.regs.1.0.0_RDATA_12[2] myrisc.cpu.cpuregs.regs.1.0.0_RDATA_1[2]
1 1
.names myrisc.cpu.cpuregs.regs.1.0.0_RDATA_12[3] myrisc.cpu.cpuregs.regs.1.0.0_RDATA_1[3]
1 1
.names myrisc.cpu.pcpi_div.divisor[40] myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I3[0]
1 1
.names myrisc.cpu.pcpi_div.divisor[43] myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I3[1]
1 1
.names myrisc.cpu.pcpi_div.divisor[46] myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I3[2]
1 1
.names myrisc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O[2] myrisc.cpu.cpuregs.regs.1.0.0_RDATA_1_SB_LUT4_I0_O[0]
1 1
.names myrisc.cpu.decoded_imm[30] myrisc.cpu.cpuregs.regs.1.0.0_RDATA_1_SB_LUT4_I0_O[1]
1 1
.names myrisc.cpu.reg_op2[24] myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
1 1
.names myrisc.cpu.reg_op1[24] myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
1 1
.names myrisc.cpu.instr_or_SB_LUT4_I2_O[3] myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
1 1
.names myrisc.cpu.mem_rdata_latched_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[1] myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_23_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_I2[0]
1 1
.names myrisc.cpu.mem_rdata_latched_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[2] myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_23_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_I2[1]
1 1
.names myrisc.cpu.cpu_state[5] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_24_I2[0]
1 1
.names myrisc.cpu.latched_is_lb_SB_LUT4_I3_I2[0] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_24_I2[1]
1 1
.names myrisc.cpu.do_waitirq_SB_LUT4_I1_2_O_SB_LUT4_I2_O[0] myrisc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
1 1
.names myrisc.cpu.instr_jal myrisc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
1 1
.names myrisc.cpu.cpu_state[1] myrisc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
1 1
.names myrisc.cpu.reg_op2[1] myrisc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_I1[2]
1 1
.names myrisc.cpu.pcpi_div.dividend[18] myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[0]
1 1
.names myrisc.cpu.pcpi_div.divisor[18] myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
1 1
.names myrisc.cpu.decoded_imm_uj[21] myrisc.cpu.instr_auipc_SB_LUT4_I0_10_O[0]
1 1
.names myrisc.cpu.instr_jal myrisc.cpu.instr_auipc_SB_LUT4_I0_10_O[1]
1 1
.names myrisc.cpu.instr_auipc_SB_LUT4_I0_3_O[2] myrisc.cpu.instr_auipc_SB_LUT4_I0_10_O[2]
1 1
.names myrisc.cpu.reg_op2[3] myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_1_I0[1]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O[0] myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_1_I0[2]
1 1
.names myrisc.cpu.cpu_state[2] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_24_I2_SB_LUT4_O_1_I1[2]
1 1
.names myrisc.cpu.cpuregs.regs.0.0.1_RDATA_4[2] myrisc.cpu.cpuregs.regs.1.0.1_RDATA[2]
1 1
.names myrisc.cpu.cpuregs.regs.0.0.1_RDATA_4[3] myrisc.cpu.cpuregs.regs.1.0.1_RDATA[3]
1 1
.names myrisc.cpu.decoded_imm_uj[19] myrisc.cpu.instr_auipc_SB_LUT4_I0_12_O[0]
1 1
.names myrisc.cpu.instr_jal myrisc.cpu.instr_auipc_SB_LUT4_I0_12_O[1]
1 1
.names myrisc.cpu.instr_auipc_SB_LUT4_I0_3_O[2] myrisc.cpu.instr_auipc_SB_LUT4_I0_12_O[2]
1 1
.names myrisc.cpu.instr_or_SB_LUT4_I2_O[2] myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[0]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[0] myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[1]
1 1
.names myrisc.cpu.decoded_imm_uj[18] myrisc.cpu.instr_auipc_SB_LUT4_I0_13_O[0]
1 1
.names myrisc.cpu.instr_jal myrisc.cpu.instr_auipc_SB_LUT4_I0_13_O[1]
1 1
.names myrisc.cpu.instr_auipc_SB_LUT4_I0_3_O[2] myrisc.cpu.instr_auipc_SB_LUT4_I0_13_O[2]
1 1
.names myrisc.cpu.cpuregs.regs.0.0.1_RDATA_4[1] myrisc.cpu.cpuregs.regs.0.0.0_RDATA_4[1]
1 1
.names myrisc.cpu.cpuregs.regs.1.0.0_RDATA_12[2] myrisc.cpu.cpuregs.regs.0.0.0_RDATA_4[2]
1 1
.names myrisc.cpu.cpuregs.regs.1.0.0_RDATA_12[3] myrisc.cpu.cpuregs.regs.0.0.0_RDATA_4[3]
1 1
.names myrisc.cpu.decoded_imm_uj[20] myrisc.cpu.instr_auipc_SB_LUT4_I0_11_O[0]
1 1
.names myrisc.cpu.instr_jal myrisc.cpu.instr_auipc_SB_LUT4_I0_11_O[1]
1 1
.names myrisc.cpu.instr_auipc_SB_LUT4_I0_3_O[2] myrisc.cpu.instr_auipc_SB_LUT4_I0_11_O[2]
1 1
.names myrisc.cpu.pcpi_div.dividend[9] myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[0]
1 1
.names myrisc.cpu.pcpi_div.divisor[9] myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[1]
1 1
.names myrisc.cpu.instr_getq_SB_LUT4_I3_O[3] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_24_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
1 1
.names myrisc.cpu.cpuregs_rs1[7] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_24_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
1 1
.names myrisc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0[3] myrisc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_I3_O[0]
1 1
.names myrisc.cpu.cpu_state[1] myrisc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_I3_O[3]
1 1
.names myrisc.cpu.decoded_imm_uj[17] myrisc.cpu.instr_auipc_SB_LUT4_I0_14_O[0]
1 1
.names myrisc.cpu.instr_jal myrisc.cpu.instr_auipc_SB_LUT4_I0_14_O[1]
1 1
.names myrisc.cpu.instr_auipc_SB_LUT4_I0_3_O[2] myrisc.cpu.instr_auipc_SB_LUT4_I0_14_O[2]
1 1
.names myrisc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[1] myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_26_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_1_I2[1]
1 1
.names myrisc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I0[0] myrisc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
1 1
.names myrisc.cpu.trap_SB_LUT4_I2_1_O[0] myrisc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
1 1
.names myrisc.cpu.mem_do_rinst myrisc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
1 1
.names myrisc.cpu.instr_or_SB_LUT4_I2_O[2] myrisc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[0] myrisc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
1 1
.names myrisc.cpu.decoded_imm_uj[16] myrisc.cpu.instr_auipc_SB_LUT4_I0_15_O[0]
1 1
.names myrisc.cpu.instr_jal myrisc.cpu.instr_auipc_SB_LUT4_I0_15_O[1]
1 1
.names myrisc.cpu.instr_auipc_SB_LUT4_I0_3_O[2] myrisc.cpu.instr_auipc_SB_LUT4_I0_15_O[2]
1 1
.names myrisc.cpu.pcpi_div.dividend[16] myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
1 1
.names myrisc.cpu.pcpi_div.divisor[16] myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
1 1
.names myrisc.cpu.cpu_state[5] myrisc.cpu.instr_sw_SB_LUT4_I0_O[0]
1 1
.names myrisc.cpu.instr_lw myrisc.cpu.instr_sw_SB_LUT4_I0_O[1]
1 1
.names myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O[2] myrisc.cpu.instr_sw_SB_LUT4_I0_O[2]
1 1
.names myrisc.cpu.reg_op1[10] myrisc.cpu.pcpi_div.instr_rem_SB_LUT4_I2_1_O[0]
1 1
.names myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[10] myrisc.cpu.pcpi_div.instr_rem_SB_LUT4_I2_1_O[2]
1 1
.names myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[10] myrisc.cpu.pcpi_div.instr_rem_SB_LUT4_I2_1_O[3]
1 1
.names myrisc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2] myrisc.cpu.reg_next_pc_SB_DFFESR_Q_29_D_SB_LUT4_O_I3[0]
1 1
.names myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[0] myrisc.cpu.reg_next_pc_SB_DFFESR_Q_29_D_SB_LUT4_O_I3[1]
1 1
.names myrisc.cpu.latched_compr_SB_LUT4_I2_O[8] myrisc.cpu.cpuregs.wdata_SB_LUT4_O_22_I2[0]
1 1
.names myrisc.cpu.irq_delay_SB_LUT4_I1_O_SB_LUT4_I3_O[2] myrisc.cpu.cpuregs.wdata_SB_LUT4_O_22_I2[1]
1 1
.names myrisc.cpu.count_cycle[7] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_24_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
1 1
.names myrisc.cpu.instr_getq_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_24_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
1 1
.names myrisc.cpu.instr_rdcycle myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_24_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
1 1
.names myrisc.cpu.instr_getq_SB_LUT4_I3_O[3] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
1 1
.names myrisc.cpu.cpuregs_rs1[29] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
1 1
.names myrisc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O[0] myrisc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I3[0]
1 1
.names myrisc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2[1] myrisc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I3[1]
1 1
.names myrisc.cpu.count_instr[7] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_24_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]
1 1
.names myrisc.cpu.instr_rdinstr myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_24_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
1 1
.names myrisc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0] myrisc.cpu.reg_next_pc_SB_DFFESR_Q_26_D_SB_LUT4_O_I3[0]
1 1
.names myrisc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2[4] myrisc.cpu.reg_next_pc_SB_DFFESR_Q_26_D_SB_LUT4_O_I3[1]
1 1
.names myrisc.cpu.reg_next_pc[1] myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_I2[0]
1 1
.names myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0[0] myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_I2[1]
1 1
.names myrisc.cpu.latched_store_SB_LUT4_I3_1_O[2] myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_I2[3]
1 1
.names myrisc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0] myrisc.cpu.reg_next_pc_SB_DFFESR_Q_25_D_SB_LUT4_O_I3[0]
1 1
.names myrisc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2[5] myrisc.cpu.reg_next_pc_SB_DFFESR_Q_25_D_SB_LUT4_O_I3[1]
1 1
.names myrisc.cpu.decoded_imm_uj[15] myrisc.cpu.instr_auipc_SB_LUT4_I0_16_O[0]
1 1
.names myrisc.cpu.instr_jal myrisc.cpu.instr_auipc_SB_LUT4_I0_16_O[1]
1 1
.names myrisc.cpu.instr_auipc_SB_LUT4_I0_3_O[2] myrisc.cpu.instr_auipc_SB_LUT4_I0_16_O[2]
1 1
.names myrisc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0] myrisc.cpu.reg_next_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I3[0]
1 1
.names myrisc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2[6] myrisc.cpu.reg_next_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I3[1]
1 1
.names myrisc.cpu.pcpi_div.dividend[29] myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[1]
1 1
.names myrisc.cpu.pcpi_div.divisor[29] myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[2]
1 1
.names myrisc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0] myrisc.cpu.reg_next_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I3[0]
1 1
.names myrisc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2[7] myrisc.cpu.reg_next_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I3[1]
1 1
.names myrisc.cpu.instr_waitirq myrisc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
1 1
.names myrisc.cpu.do_waitirq_SB_LUT4_I1_2_O_SB_LUT4_I3_I2_SB_LUT4_I2_O[0] myrisc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
1 1
.names myrisc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0] myrisc.cpu.reg_next_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I3[0]
1 1
.names myrisc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2[8] myrisc.cpu.reg_next_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I3[1]
1 1
.names myrisc.cpu.reg_op2[1] myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
1 1
.names myrisc.cpu.reg_op2[2] myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
1 1
.names myrisc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0] myrisc.cpu.reg_next_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I3[0]
1 1
.names myrisc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2[9] myrisc.cpu.reg_next_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I3[1]
1 1
.names myrisc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0] myrisc.cpu.reg_next_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I3[0]
1 1
.names myrisc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2[10] myrisc.cpu.reg_next_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I3[1]
1 1
.names myrisc.cpu.pcpi_div.divisor[33] myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
1 1
.names myrisc.cpu.pcpi_div.divisor[34] myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
1 1
.names myrisc.cpu.pcpi_div.divisor[35] myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
1 1
.names myrisc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0] myrisc.cpu.reg_next_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[0]
1 1
.names myrisc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2[13] myrisc.cpu.reg_next_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[1]
1 1
.names myrisc.cpu.decoded_imm_uj[14] myrisc.cpu.instr_auipc_SB_LUT4_I0_17_O[0]
1 1
.names myrisc.cpu.instr_jal myrisc.cpu.instr_auipc_SB_LUT4_I0_17_O[1]
1 1
.names myrisc.cpu.instr_auipc_SB_LUT4_I0_3_O[2] myrisc.cpu.instr_auipc_SB_LUT4_I0_17_O[2]
1 1
.names myrisc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0] myrisc.cpu.reg_next_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[0]
1 1
.names myrisc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2[14] myrisc.cpu.reg_next_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[1]
1 1
.names myrisc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1] myrisc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2[0]
1 1
.names myrisc.cpu.do_waitirq_SB_LUT4_I1_2_O_SB_LUT4_I2_O[0] myrisc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2[1]
1 1
.names myrisc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0] myrisc.cpu.reg_next_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[0]
1 1
.names myrisc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2[15] myrisc.cpu.reg_next_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
1 1
.names myrisc.cpu.pcpi_div.dividend[28] myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
1 1
.names myrisc.cpu.pcpi_div.divisor[28] myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
1 1
.names myrisc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0] myrisc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I3[0]
1 1
.names myrisc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2[16] myrisc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I3[1]
1 1
.names myrisc.cpu.reg_op2[1] myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
1 1
.names myrisc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0] myrisc.cpu.reg_next_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[0]
1 1
.names myrisc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2[18] myrisc.cpu.reg_next_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
1 1
.names myrisc.cpu.decoded_imm_uj[13] myrisc.cpu.instr_auipc_SB_LUT4_I0_18_O[0]
1 1
.names myrisc.cpu.instr_jal myrisc.cpu.instr_auipc_SB_LUT4_I0_18_O[1]
1 1
.names myrisc.cpu.instr_auipc_SB_LUT4_I0_3_O[2] myrisc.cpu.instr_auipc_SB_LUT4_I0_18_O[2]
1 1
.names myrisc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0] myrisc.cpu.reg_next_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[0]
1 1
.names myrisc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2[17] myrisc.cpu.reg_next_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
1 1
.names myrisc.cpu.instr_getq_SB_LUT4_I3_O[3] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
1 1
.names myrisc.cpu.cpuregs_rs1[26] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
1 1
.names myrisc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0] myrisc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[0]
1 1
.names myrisc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2[19] myrisc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
1 1
.names myrisc.cpu.decoded_imm_uj[12] myrisc.cpu.instr_auipc_SB_LUT4_I0_19_O[0]
1 1
.names myrisc.cpu.instr_jal myrisc.cpu.instr_auipc_SB_LUT4_I0_19_O[1]
1 1
.names myrisc.cpu.instr_auipc_SB_LUT4_I0_3_O[2] myrisc.cpu.instr_auipc_SB_LUT4_I0_19_O[2]
1 1
.names myrisc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0] myrisc.cpu.reg_next_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[0]
1 1
.names myrisc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2[20] myrisc.cpu.reg_next_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
1 1
.names myrisc.cpu.instr_getq_SB_LUT4_I3_O[3] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
1 1
.names myrisc.cpu.cpuregs_rs1[31] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
1 1
.names myrisc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0] myrisc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
1 1
.names myrisc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2[21] myrisc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
1 1
.names myrisc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0] myrisc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[0]
1 1
.names myrisc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2[22] myrisc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
1 1
.names myrisc.cpu.pcpi_div.divisor[49] myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I3[0]
1 1
.names myrisc.cpu.pcpi_div.divisor[50] myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I3[1]
1 1
.names myrisc.cpu.pcpi_div.divisor[52] myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I3[2]
1 1
.names myrisc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0] myrisc.cpu.reg_next_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[0]
1 1
.names myrisc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2[23] myrisc.cpu.reg_next_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
1 1
.names myrisc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I0_O[0] myrisc.cpu.do_waitirq_SB_LUT4_I1_1_I3_SB_LUT4_I3_O[0]
1 1
.names myrisc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I0_O[2] myrisc.cpu.do_waitirq_SB_LUT4_I1_1_I3_SB_LUT4_I3_O[3]
1 1
.names myrisc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0] myrisc.cpu.reg_next_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[0]
1 1
.names myrisc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2[24] myrisc.cpu.reg_next_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
1 1
.names myrisc.cpu.pcpi_div.divisor[19] myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
1 1
.names myrisc.cpu.pcpi_div.dividend[19] myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
1 1
.names myrisc.cpu.pcpi_div.divisor[54] myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
1 1
.names myrisc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0] myrisc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[0]
1 1
.names myrisc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2[25] myrisc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
1 1
.names myrisc.cpu.pcpi_mul.instr_mul myrisc.cpu.pcpi_mul.instr_mulhu_SB_LUT4_I3_O[0]
1 1
.names myrisc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0] myrisc.cpu.reg_next_pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[0]
1 1
.names myrisc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2[27] myrisc.cpu.reg_next_pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
1 1
.names myrisc.tx.uart_transmitter.r_SM_Main_SB_DFF_Q_D_SB_LUT4_O_I0[31] myrisc.tx.uart_transmitter.r_TX_Data_SB_DFFE_Q_E[0]
1 1
.names resetn myrisc.tx.uart_transmitter.r_TX_Data_SB_DFFE_Q_E[1]
1 1
.names myrisc.tx.uart_transmitter.r_SM_Main[3] myrisc.tx.uart_transmitter.r_TX_Data_SB_DFFE_Q_E[2]
1 1
.names myrisc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0] myrisc.cpu.reg_next_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[0]
1 1
.names myrisc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2[26] myrisc.cpu.reg_next_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
1 1
.names myrisc.cpu.pcpi_div.divisor[55] myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
1 1
.names myrisc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0] myrisc.cpu.reg_next_pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[0]
1 1
.names myrisc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2[29] myrisc.cpu.reg_next_pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
1 1
.names myrisc.cpu.reg_next_pc[11] myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_I2_SB_LUT4_I3_O[1]
1 1
.names myrisc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0] myrisc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[0]
1 1
.names myrisc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2[30] myrisc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
1 1
.names myrisc.cpu.pcpi_div.dividend[0] myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
1 1
.names myrisc.cpu.pcpi_div.divisor[0] myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
1 1
.names myrisc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0] myrisc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
1 1
.names myrisc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2[31] myrisc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
1 1
.names myrisc.cpu.count_cycle[26] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
1 1
.names myrisc.cpu.instr_getq_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
1 1
.names myrisc.cpu.instr_rdcycle myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
1 1
.names myrisc.rx.uart_receiver.o_RX_DV_SB_LUT4_I1_I2[31] myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_D_SB_LUT4_O_I3[0]
1 1
.names resetn myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_D_SB_LUT4_O_I3[1]
1 1
.names myrisc.rx.uart_receiver.r_SM_Main[4] myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_D_SB_LUT4_O_I3[2]
1 1
.names myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0[62] myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
1 1
.names myrisc.cpu.reg_op2[4] myrisc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I0_O[1]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_I1_O[2] myrisc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
1 1
.names myrisc.cpu.reg_op2[3] myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0[1]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O[0] myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0[2]
1 1
.names myrisc.cpu.instr_lh myrisc.cpu.instr_lhu_SB_LUT4_I1_I3[0]
1 1
.names myrisc.cpu.instr_lhu myrisc.cpu.instr_lhu_SB_LUT4_I1_I3[1]
1 1
.names myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O[2] myrisc.cpu.instr_lhu_SB_LUT4_I1_I3[2]
1 1
.names myrisc.cpu.mem_rdata_latched[2] myrisc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I0_I2[1]
1 1
.names myrisc.rx.uart_receiver.RX_Byte_temp[1] myrisc.rx.uart_receiver.RX_Byte_temp_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[0]
1 1
.names myrisc.rx.uart_receiver.i_RX_Serial myrisc.rx.uart_receiver.RX_Byte_temp_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
1 1
.names myrisc.rx.uart_receiver.RX_Byte_temp_SB_DFFESR_Q_D_SB_LUT4_O_I1[0] myrisc.rx.uart_receiver.RX_Byte_temp_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
1 1
.names myrisc.rx.uart_receiver.RX_Byte_temp[3] myrisc.rx.uart_receiver.RX_Byte_temp_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
1 1
.names myrisc.rx.uart_receiver.r_Bit_Index[2] myrisc.rx.uart_receiver.RX_Byte_temp_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
1 1
.names myrisc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2[11] myrisc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
1 1
.names myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[10] myrisc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
1 1
.names myrisc.cpu.reg_op2[1] myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1] myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
1 1
.names myrisc.cpu.reg_op2[2] myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
1 1
.names myrisc.cpu.cpuregs.regs.0.0.1_RDATA_4[2] myrisc.cpu.cpuregs.regs.1.0.1_RDATA_10[2]
1 1
.names myrisc.cpu.cpuregs.regs.0.0.1_RDATA_4[3] myrisc.cpu.cpuregs.regs.1.0.1_RDATA_10[3]
1 1
.names myrisc.rx.uart_receiver.RX_Byte_temp[5] myrisc.rx.uart_receiver.RX_Byte_temp_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[0]
1 1
.names myrisc.rx.uart_receiver.i_RX_Serial myrisc.rx.uart_receiver.RX_Byte_temp_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
1 1
.names myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[10] myrisc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O[1]
1 1
.names myrisc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[10] myrisc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O[3]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[0] myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
1 1
.names myrisc.cpu.reg_op2[1] myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
1 1
.names myrisc.cpu.cpuregs.regs.0.0.1_RDATA_4[2] myrisc.cpu.cpuregs.regs.1.0.1_RDATA_11[2]
1 1
.names myrisc.cpu.cpuregs.regs.0.0.1_RDATA_4[3] myrisc.cpu.cpuregs.regs.1.0.1_RDATA_11[3]
1 1
.names myrisc.tx.uart_transmitter.r_Clock_Count[0] myrisc.tx.uart_transmitter.r_SM_Main_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
1 1
.names resetn myrisc.rx.uart_receiver.r_Clock_Count_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
1 1
.names myrisc.rx.uart_receiver.r_Bit_Index[1] myrisc.rx.uart_receiver.RX_Byte_temp_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_1_O[0]
1 1
.names myrisc.rx.uart_receiver.o_RX_DV_SB_LUT4_I1_I2[31] myrisc.rx.uart_receiver.RX_Byte_temp_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_1_O[2]
1 1
.names myrisc.rx.uart_receiver.r_SM_Main[2] myrisc.rx.uart_receiver.RX_Byte_temp_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_1_O[3]
1 1
.names myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_I2_SB_LUT4_I3_O[0] myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_18_I3[0]
1 1
.names myrisc.cpu.reg_next_pc[12] myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_18_I3[1]
1 1
.names myrisc.cpu.cpu_state[2] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_1_I0[3]
1 1
.names myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[0] myrisc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
1 1
.names myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I0_O_SB_LUT4_I2_O[2] myrisc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3]
1 1
.names myrisc.cpu.timer[0] myrisc.cpu.instr_timer_SB_LUT4_I3_O[1]
1 1
.names myrisc.cpu.cpuregs_rs1[0] myrisc.cpu.instr_timer_SB_LUT4_I3_O[2]
1 1
.names myrisc.cpu.instr_or_SB_LUT4_I2_O[2] myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_I1[2] myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
1 1
.names myrisc.cpu.mem_do_wdata myrisc.cpu.instr_sh_SB_LUT4_I3_I2[1]
1 1
.names myrisc.cpu.irq_pending_SB_DFFESR_Q_24_E_SB_LUT4_O_I2_SB_LUT4_I3_O[3] myrisc.cpu.latched_store_SB_LUT4_I0_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I1[1]
1 1
.names myrisc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0] myrisc.cpu.latched_store_SB_LUT4_I0_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I1[2]
1 1
.names myrisc.cpu.cpu_state[2] myrisc.cpu.mem_rdata_latched_SB_LUT4_O_4_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[3]
1 1
.names myrisc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O[0] myrisc.cpu.reg_next_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I2[0]
1 1
.names myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[11] myrisc.cpu.reg_next_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I2[1]
1 1
.names myrisc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[11] myrisc.cpu.reg_next_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I2[3]
1 1
.names resetn myrisc.tx.uart_transmitter.o_TX_Serial_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
1 1
.names myrisc.cpu.latched_store_SB_LUT4_I3_O[3] myrisc.cpu.cpuregs.wdata_SB_LUT4_O_27_I0[1]
1 1
.names myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O[0] myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O_SB_LUT4_I2_13_O[0]
1 1
.names myrisc.cpu.reg_op1[18] myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O_SB_LUT4_I2_13_O[1]
1 1
.names myrisc.cpu.count_instr[26] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]
1 1
.names myrisc.cpu.instr_rdinstr myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
1 1
.names myrisc.cpu.instr_getq_SB_LUT4_I3_O[3] myrisc.cpu.mem_rdata_latched_SB_LUT4_O_4_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
1 1
.names myrisc.cpu.cpuregs_rs1[6] myrisc.cpu.mem_rdata_latched_SB_LUT4_O_4_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
1 1
.names myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_I2_SB_LUT4_I3_O[0] myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_17_I3[0]
1 1
.names myrisc.cpu.reg_next_pc[13] myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_17_I3[1]
1 1
.names myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O[0] myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O_SB_LUT4_I2_12_O[0]
1 1
.names myrisc.cpu.reg_op1[19] myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O_SB_LUT4_I2_12_O[1]
1 1
.names myrisc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[1] myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_26_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_1_I2_SB_LUT4_I2_O[1]
1 1
.names myrisc.cpu.cpu_state[2] myrisc.cpu.is_lui_auipc_jal_SB_LUT4_I3_12_O[1]
1 1
.names myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O[2] myrisc.cpu.is_lui_auipc_jal_SB_LUT4_I3_12_O[2]
1 1
.names myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3[19] myrisc.cpu.is_lui_auipc_jal_SB_LUT4_I3_12_O[3]
1 1
.names myrisc.cpu.timer[20] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
1 1
.names myrisc.cpu.instr_timer myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
1 1
.names myrisc.cpu.latched_store_SB_LUT4_I0_I1_SB_LUT4_I0_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[0] myrisc.cpu.latched_store_SB_LUT4_I0_I1_SB_LUT4_I0_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
1 1
.names myrisc.cpu.pcpi_mul.pcpi_wr_SB_LUT4_I1_O[1] myrisc.cpu.latched_store_SB_LUT4_I0_I1_SB_LUT4_I0_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
1 1
.names myrisc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0] myrisc.cpu.latched_store_SB_LUT4_I0_I1_SB_LUT4_I0_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_6_I0_SB_LUT4_I0_I1[0] myrisc.cpu.alu_out_SB_LUT4_O_6_I0[1]
1 1
.names myrisc.cpu.reg_op2[3] myrisc.cpu.alu_out_SB_LUT4_O_6_I0[2]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O[0] myrisc.cpu.alu_out_SB_LUT4_O_6_I0[3]
1 1
.names myrisc.cpu.cpuregs.regs.0.0.1_RDATA_6[1] myrisc.cpu.cpuregs.regs.0.0.0_RDATA_6[1]
1 1
.names myrisc.cpu.cpuregs.regs.1.0.0_RDATA_12[2] myrisc.cpu.cpuregs.regs.0.0.0_RDATA_6[2]
1 1
.names myrisc.cpu.cpuregs.regs.1.0.0_RDATA_12[3] myrisc.cpu.cpuregs.regs.0.0.0_RDATA_6[3]
1 1
.names myrisc.cpu.cpuregs.regs.0.0.1_RDATA_4[2] myrisc.cpu.cpuregs.regs.1.0.1_RDATA_12[2]
1 1
.names myrisc.cpu.cpuregs.regs.0.0.1_RDATA_4[3] myrisc.cpu.cpuregs.regs.1.0.1_RDATA_12[3]
1 1
.names myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_I2_SB_LUT4_I3_O[0] myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_16_I3[0]
1 1
.names myrisc.cpu.reg_next_pc[14] myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_16_I3[1]
1 1
.names myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O[0] myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O_SB_LUT4_I2_14_O[0]
1 1
.names myrisc.cpu.reg_op1[17] myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O_SB_LUT4_I2_14_O[1]
1 1
.names myrisc.cpu.reg_op2[2] myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
1 1
.names myrisc.cpu.instr_srl_SB_LUT4_I1_O[2] myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_1_I1[2]
1 1
.names myrisc.cpu.reg_op2[4] myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_1_I1[3]
1 1
.names myrisc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0] myrisc.cpu.latched_store_SB_LUT4_I0_I1_SB_LUT4_I0_I2_SB_LUT4_O_I3[0]
1 1
.names myrisc.cpu.pcpi_mul.pcpi_wr_SB_LUT4_I1_O[0] myrisc.cpu.latched_store_SB_LUT4_I0_I1_SB_LUT4_I0_I2_SB_LUT4_O_I3[1]
1 1
.names myrisc.cpu.reg_op2[3] myrisc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[0] myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
1 1
.names myrisc.cpu.reg_op2[1] myrisc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
1 1
.names myrisc.cpu.cpu_state[2] myrisc.cpu.is_lui_auipc_jal_SB_LUT4_I3_13_O[1]
1 1
.names myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O[2] myrisc.cpu.is_lui_auipc_jal_SB_LUT4_I3_13_O[2]
1 1
.names myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3[18] myrisc.cpu.is_lui_auipc_jal_SB_LUT4_I3_13_O[3]
1 1
.names myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_I2_SB_LUT4_I3_O[0] myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_15_I3[0]
1 1
.names myrisc.cpu.reg_next_pc[15] myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_15_I3[1]
1 1
.names myrisc.cpu.do_waitirq_SB_LUT4_I1_1_O_SB_LUT4_O_I0[3] myrisc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
1 1
.names myrisc.cpu.instr_sra_SB_LUT4_I2_O[0] myrisc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1[0]
1 1
.names myrisc.cpu.reg_op2[2] myrisc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1[2]
1 1
.names myrisc.cpu.cpu_state[5] myrisc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
1 1
.names myrisc.cpu.count_cycle[6] myrisc.cpu.mem_rdata_latched_SB_LUT4_O_4_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[0]
1 1
.names myrisc.cpu.instr_getq_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1] myrisc.cpu.mem_rdata_latched_SB_LUT4_O_4_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[2]
1 1
.names myrisc.cpu.instr_rdcycle myrisc.cpu.mem_rdata_latched_SB_LUT4_O_4_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[3]
1 1
.names myrisc.cpu.cpuregs.regs.0.0.1_RDATA_4[2] myrisc.cpu.cpuregs.regs.1.0.1_RDATA_13[2]
1 1
.names myrisc.cpu.cpuregs.regs.0.0.1_RDATA_4[3] myrisc.cpu.cpuregs.regs.1.0.1_RDATA_13[3]
1 1
.names myrisc.cpu.instr_sra_SB_LUT4_I2_O[1] myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
1 1
.names myrisc.cpu.reg_op2[1] myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
1 1
.names myrisc.cpu.count_cycle[20] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
1 1
.names myrisc.cpu.instr_getq_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
1 1
.names myrisc.cpu.instr_rdcycle myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
1 1
.names myrisc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2] myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_14_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[0]
1 1
.names myrisc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[2] myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_14_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[2]
1 1
.names myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I0_O_SB_LUT4_I3_O[2] myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_14_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[3]
1 1
.names myrisc.cpu.cpu_state[2] myrisc.cpu.is_lui_auipc_jal_SB_LUT4_I3_14_O[1]
1 1
.names myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O[2] myrisc.cpu.is_lui_auipc_jal_SB_LUT4_I3_14_O[2]
1 1
.names myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3[17] myrisc.cpu.is_lui_auipc_jal_SB_LUT4_I3_14_O[3]
1 1
.names myrisc.cpu.count_instr[6] myrisc.cpu.mem_rdata_latched_SB_LUT4_O_4_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
1 1
.names myrisc.cpu.instr_rdinstr myrisc.cpu.mem_rdata_latched_SB_LUT4_O_4_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
1 1
.names myrisc.cpu.reg_next_pc[16] myrisc.cpu.cpuregs.wdata_SB_LUT4_O_15_I2_SB_LUT4_O_I2[0]
1 1
.names myrisc.cpu.irq_state[0] myrisc.cpu.cpuregs.wdata_SB_LUT4_O_15_I2_SB_LUT4_O_I2[2]
1 1
.names myrisc.cpu.latched_store_SB_LUT4_I3_1_O[2] myrisc.cpu.cpuregs.wdata_SB_LUT4_O_15_I2_SB_LUT4_O_I2[3]
1 1
.names myrisc.cpu.latched_store_SB_LUT4_I0_I1[1] myrisc.cpu.latched_store_SB_LUT4_I0_I1_SB_LUT4_I0_I2[0]
1 1
.names myrisc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[1] myrisc.cpu.latched_store_SB_LUT4_I0_I1_SB_LUT4_I0_I2[1]
1 1
.names myrisc.cpu.cpu_state[2] myrisc.cpu.latched_store_SB_LUT4_I0_I1_SB_LUT4_I0_I2[3]
1 1
.names myrisc.cpu.reg_op2[2] myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
1 1
.names myrisc.cpu.count_cycle[29] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
1 1
.names myrisc.cpu.instr_getq_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
1 1
.names myrisc.cpu.instr_rdcycle myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
1 1
.names myrisc.cpu.cpuregs.regs.0.0.1_RDATA_4[2] myrisc.cpu.cpuregs.regs.1.0.1_RDATA_14[2]
1 1
.names myrisc.cpu.cpuregs.regs.0.0.1_RDATA_4[3] myrisc.cpu.cpuregs.regs.1.0.1_RDATA_14[3]
1 1
.names myrisc.cpu.reg_op2[1] myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
1 1
.names myrisc.cpu.count_instr[20] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
1 1
.names myrisc.cpu.instr_rdinstr myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
1 1
.names myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O[0] myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O_SB_LUT4_I2_15_O[0]
1 1
.names myrisc.cpu.reg_op1[16] myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O_SB_LUT4_I2_15_O[1]
1 1
.names myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_I2_SB_LUT4_I3_O[0] myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_14_I3[0]
1 1
.names myrisc.cpu.reg_next_pc[17] myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_14_I3[1]
1 1
.names myrisc.cpu.cpu_state[2] myrisc.cpu.is_lui_auipc_jal_SB_LUT4_I3_15_O[1]
1 1
.names myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O[2] myrisc.cpu.is_lui_auipc_jal_SB_LUT4_I3_15_O[2]
1 1
.names myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3[16] myrisc.cpu.is_lui_auipc_jal_SB_LUT4_I3_15_O[3]
1 1
.names myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I0_O_SB_LUT4_I2_O[2] myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_14_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I0[1]
1 1
.names myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[0] myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_14_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I0[3]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O_1_I1[0] myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
1 1
.names myrisc.cpu.reg_op2[1] myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
1 1
.names myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O[0] myrisc.cpu.mem_rdata_latched_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
1 1
.names myrisc.cpu.mem_rdata[21] myrisc.cpu.mem_rdata_latched_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
1 1
.names myrisc.cpu.mem_wordsize[1] myrisc.cpu.mem_rdata_latched_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
1 1
.names myrisc.cpu.reg_op2[3] myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
1 1
.names myrisc.cpu.instr_sra_SB_LUT4_I2_O[0] myrisc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I1[0] myrisc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
1 1
.names myrisc.cpu.reg_op2[3] myrisc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
1 1
.names myrisc.cpu.cpuregs.regs.0.0.1_RDATA_4[2] myrisc.cpu.cpuregs.regs.1.0.1_RDATA_15[2]
1 1
.names myrisc.cpu.cpuregs.regs.0.0.1_RDATA_4[3] myrisc.cpu.cpuregs.regs.1.0.1_RDATA_15[3]
1 1
.names myrisc.cpu.reg_op2[2] myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
1 1
.names myrisc.cpu.is_sb_sh_sw myrisc.cpu.instr_jalr_SB_LUT4_I3_O_SB_LUT4_I1_I3[0]
1 1
.names myrisc.cpu.instr_jalr_SB_LUT4_I3_O[1] myrisc.cpu.instr_jalr_SB_LUT4_I3_O_SB_LUT4_I1_I3[1]
1 1
.names myrisc.cpu.mem_rdata_q[31] myrisc.cpu.instr_jalr_SB_LUT4_I3_O_SB_LUT4_I1_I3[2]
1 1
.names myrisc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O[0] myrisc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_I1[1]
1 1
.names myrisc.cpu.mem_la_secondword myrisc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_I1[2]
1 1
.names myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_I2_SB_LUT4_I3_O[0] myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_13_I3[0]
1 1
.names myrisc.cpu.reg_next_pc[18] myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_13_I3[1]
1 1
.names myrisc.cpu.cpuregs.regs.1.0.1_RDATA_6[1] myrisc.cpu.cpuregs.regs.1.0.0_RDATA_6[1]
1 1
.names myrisc.cpu.cpuregs.regs.1.0.0_RDATA_12[2] myrisc.cpu.cpuregs.regs.1.0.0_RDATA_6[2]
1 1
.names myrisc.cpu.cpuregs.regs.1.0.0_RDATA_12[3] myrisc.cpu.cpuregs.regs.1.0.0_RDATA_6[3]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I1[1] myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
1 1
.names myrisc.cpu.reg_op2[1] myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
1 1
.names myrisc.cpu.mem_rdata_latched_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[0] myrisc.cpu.mem_rdata_latched_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_I1[1]
1 1
.names myrisc.cpu.mem_la_secondword myrisc.cpu.mem_rdata_latched_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_I1[2]
1 1
.names myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I0_O[2] myrisc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I3[0]
1 1
.names myrisc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[3] myrisc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I3[1]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[0] myrisc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
1 1
.names myrisc.cpu.reg_op2[1] myrisc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I1[0] myrisc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_I2[0]
1 1
.names myrisc.cpu.reg_op2[1] myrisc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_I2[2]
1 1
.names myrisc.cpu.instr_jal myrisc.cpu.instr_jalr_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
1 1
.names myrisc.cpu.decoded_imm_uj[5] myrisc.cpu.instr_jalr_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
1 1
.names myrisc.cpu.mem_rdata_q[25] myrisc.cpu.instr_jalr_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
1 1
.names myrisc.cpu.mem_rdata_latched[12] myrisc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
1 1
.names myrisc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[2] myrisc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
1 1
.names myrisc.cpu.mem_rdata_latched_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[2] myrisc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
1 1
.names myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_I2_SB_LUT4_I3_O[0] myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
1 1
.names myrisc.cpu.reg_next_pc[19] myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
1 1
.names resetn myrisc.cpu.instr_lhu_SB_LUT4_I1_I3_SB_LUT4_I3_O[1]
1 1
.names myrisc.cpu.mem_wordsize[2] myrisc.cpu.instr_lhu_SB_LUT4_I1_I3_SB_LUT4_I3_O[3]
1 1
.names myrisc.cpu.mem_la_read myrisc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
1 1
.names myrisc.cpu.irq_state[0] myrisc.cpu.do_waitirq_SB_LUT4_I1_O[0]
1 1
.names myrisc.cpu.do_waitirq_SB_LUT4_I1_2_O_SB_LUT4_I3_O[0] myrisc.cpu.do_waitirq_SB_LUT4_I1_O[1]
1 1
.names myrisc.cpu.do_waitirq_SB_LUT4_I1_2_O[0] myrisc.cpu.do_waitirq_SB_LUT4_I1_O[3]
1 1
.names myrisc.cpu.count_cycle[61] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]
1 1
.names myrisc.cpu.instr_rdcycleh myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
1 1
.names myrisc.cpu.reg_op2[2] myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
1 1
.names myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I2_SB_LUT4_I2_O[3] myrisc.cpu.last_mem_valid_SB_DFFSR_Q_D[2]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O_1_I1[1] myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O_I1[0]
1 1
.names myrisc.cpu.reg_op2[1] myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O_I1[2]
1 1
.names myrisc.cpu.mem_valid myrisc.rx.uart_rx_ready_SB_DFFESR_Q_D[1]
1 1
.names myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_I2_SB_LUT4_I3_O[0] myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_11_I3[0]
1 1
.names myrisc.cpu.reg_next_pc[20] myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_11_I3[1]
1 1
.names myrisc.cpu.pcpi_mul.rs1[33] myrisc.cpu.pcpi_mul.instr_mulhsu_SB_LUT4_I2_O[0]
1 1
.names myrisc.cpu.pcpi_mul.mul_waiting myrisc.cpu.pcpi_mul.instr_mulhsu_SB_LUT4_I2_O[2]
1 1
.names myrisc.cpu.mem_do_wdata myrisc.cpu.mem_valid_SB_LUT4_I3_O[1]
1 1
.names myrisc.cpu.mem_do_wdata_SB_LUT4_I1_I3[3] myrisc.cpu.mem_valid_SB_LUT4_I3_O[2]
1 1
.names myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O[0] myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O_SB_LUT4_I2_16_O[0]
1 1
.names myrisc.cpu.reg_op1[15] myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O_SB_LUT4_I2_16_O[1]
1 1
.names myrisc.cpu.reg_op2[1] myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
1 1
.names myrisc.cpu.cpu_state[2] myrisc.cpu.is_lui_auipc_jal_SB_LUT4_I3_16_O[1]
1 1
.names myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O[2] myrisc.cpu.is_lui_auipc_jal_SB_LUT4_I3_16_O[2]
1 1
.names myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3[15] myrisc.cpu.is_lui_auipc_jal_SB_LUT4_I3_16_O[3]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_I1_O[2] myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I1[0]
1 1
.names myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I0_O_SB_LUT4_I2_O[2] myrisc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[0]
1 1
.names myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I2_SB_LUT4_I2_O[2] myrisc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[2]
1 1
.names myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_I2_SB_LUT4_I3_O[0] myrisc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[3]
1 1
.names myrisc.cpu.trap_SB_LUT4_I2_1_O[2] myrisc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
1 1
.names myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_I2_SB_LUT4_I3_O[0] myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_28_I3[0]
1 1
.names myrisc.cpu.reg_next_pc[2] myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_28_I3[1]
1 1
.names myrisc.cpu.latched_store_SB_LUT4_I3_O[3] myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0[1]
1 1
.names myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I2[1] myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0[2]
1 1
.names myrisc.cpu.irq_state[1] myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0[3]
1 1
.names myrisc.cpu.irq_pending[0] myrisc.cpu.irq_pending_SB_DFFSR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
1 1
.names myrisc.cpu.cpuregs.regs.0.0.1_RDATA_4[2] myrisc.cpu.cpuregs.regs.0.0.1_RDATA[2]
1 1
.names myrisc.cpu.cpuregs.regs.0.0.1_RDATA_4[3] myrisc.cpu.cpuregs.regs.0.0.1_RDATA[3]
1 1
.names myrisc.cpu.irq_mask[0] myrisc.cpu.irq_pending_SB_DFFSR_Q_5_D_SB_LUT4_O_I3[0]
1 1
.names PIN_19_SB_LUT4_I1_I3[0] myrisc.cpu.irq_pending_SB_DFFSR_Q_5_D_SB_LUT4_O_I3[1]
1 1
.names myrisc.cpu.mem_16bit_buffer[7] myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
1 1
.names myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O[3] myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
1 1
.names myrisc.cpu.mem_rdata_q[3] myrisc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[0]
1 1
.names myrisc.cpu.prefetched_high_word_SB_LUT4_I3_O[2] myrisc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[2]
1 1
.names myrisc.cpu.mem_xfer myrisc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[3]
1 1
.names myrisc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[1] myrisc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
1 1
.names myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_I2_SB_LUT4_I3_O[0] myrisc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
1 1
.names myrisc.cpu.irq_mask[3] myrisc.intcon_reg.odata_SB_LUT4_I1_O[0]
1 1
.names PIN_19_SB_LUT4_I1_I3[0] myrisc.intcon_reg.odata_SB_LUT4_I1_O[1]
1 1
.names myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O[0] myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O_SB_LUT4_I2_17_O[0]
1 1
.names myrisc.cpu.reg_op1[14] myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O_SB_LUT4_I2_17_O[1]
1 1
.names myrisc.cpu.irq_mask[4] myrisc.rx.uart_rx_int_flag_SB_LUT4_I1_O[0]
1 1
.names PIN_19_SB_LUT4_I1_I3[0] myrisc.rx.uart_rx_int_flag_SB_LUT4_I1_O[1]
1 1
.names myrisc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3[1] myrisc.cpu.decoded_rs1_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
1 1
.names myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I0_O_SB_LUT4_I3_O[1] myrisc.cpu.decoded_rs1_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
1 1
.names myrisc.cpu.cpu_state[2] myrisc.cpu.is_lui_auipc_jal_SB_LUT4_I3_17_O[1]
1 1
.names myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O[2] myrisc.cpu.is_lui_auipc_jal_SB_LUT4_I3_17_O[2]
1 1
.names myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3[14] myrisc.cpu.is_lui_auipc_jal_SB_LUT4_I3_17_O[3]
1 1
.names myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I0_O[0] myrisc.cpu.instr_retirq_SB_DFFE_Q_D[1]
1 1
.names myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I2_SB_LUT4_I2_O[2] myrisc.cpu.instr_retirq_SB_DFFE_Q_D[2]
1 1
.names myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I0_O[2] myrisc.cpu.instr_retirq_SB_DFFE_Q_D[3]
1 1
.names myrisc.cpu.instr_getq_SB_LUT4_I3_O[3] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
1 1
.names myrisc.cpu.cpuregs_rs1[4] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
1 1
.names myrisc.cpu.reg_op2[2] myrisc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
1 1
.names myrisc.cpu.cpuregs.regs.0.0.1_RDATA_4[2] myrisc.cpu.cpuregs.regs.0.0.1_RDATA_1[2]
1 1
.names myrisc.cpu.cpuregs.regs.0.0.1_RDATA_4[3] myrisc.cpu.cpuregs.regs.0.0.1_RDATA_1[3]
1 1
.names myrisc.cpu.latched_rd[0] myrisc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I1[3]
1 1
.names myrisc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0] myrisc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I0[1]
1 1
.names myrisc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I0_O[1] myrisc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I0[2]
1 1
.names myrisc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3[0] myrisc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I0[3]
1 1
.names myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O[0] myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O_SB_LUT4_I2_18_O[0]
1 1
.names myrisc.cpu.reg_op1[13] myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O_SB_LUT4_I2_18_O[1]
1 1
.names myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_I2_SB_LUT4_I3_O[0] myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_10_I3[0]
1 1
.names myrisc.cpu.reg_next_pc[21] myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_10_I3[1]
1 1
.names myrisc.cpu.cpu_state[2] myrisc.cpu.is_lui_auipc_jal_SB_LUT4_I3_18_O[1]
1 1
.names myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O[2] myrisc.cpu.is_lui_auipc_jal_SB_LUT4_I3_18_O[2]
1 1
.names myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3[13] myrisc.cpu.is_lui_auipc_jal_SB_LUT4_I3_18_O[3]
1 1
.names myrisc.cpu.mem_rdata_q[15] myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
1 1
.names myrisc.cpu.prefetched_high_word_SB_LUT4_I3_O[2] myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2[2]
1 1
.names myrisc.cpu.mem_xfer myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
1 1
.names myrisc.cpu.mem_rdata_latched_SB_LUT4_O_3_I0[0] myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
1 1
.names myrisc.cpu.mem_la_secondword myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
1 1
.names myrisc.cpu.irq_mask[28] myrisc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2_SB_LUT4_O_1_I3[0]
1 1
.names myrisc.cpu.irq_state[1] myrisc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2_SB_LUT4_O_1_I3[1]
1 1
.names myrisc.cpu.irq_pending[28] myrisc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2_SB_LUT4_O_1_I3[2]
1 1
.names myrisc.cpu.instr_retirq_SB_DFFE_Q_D[0] myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_13_D_SB_LUT4_O_I2[0]
1 1
.names myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I2_SB_LUT4_I2_O[2] myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_13_D_SB_LUT4_O_I2[2]
1 1
.names myrisc.cpu.cpuregs.regs.0.0.1_RDATA_4[2] myrisc.cpu.cpuregs.regs.0.0.1_RDATA_2[2]
1 1
.names myrisc.cpu.cpuregs.regs.0.0.1_RDATA_4[3] myrisc.cpu.cpuregs.regs.0.0.1_RDATA_2[3]
1 1
.names myrisc.cpu.mem_16bit_buffer[6] myrisc.cpu.mem_rdata_latched_SB_LUT4_O_4_I0[2]
1 1
.names myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O[3] myrisc.cpu.mem_rdata_latched_SB_LUT4_O_4_I0[3]
1 1
.names myrisc.memory.rdata[3] myrisc.rx.uart_rx_ready_SB_LUT4_I0_1_O_SB_LUT4_I2_O[0]
1 1
.names myrisc.ram_ready myrisc.rx.uart_rx_ready_SB_LUT4_I0_1_O_SB_LUT4_I2_O[2]
1 1
.names myrisc.cpu.count_cycle[4] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
1 1
.names myrisc.cpu.instr_getq_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
1 1
.names myrisc.cpu.instr_rdcycle myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
1 1
.names myrisc.pico_rom.rdata[3] myrisc.rx.uart_rx_ready_SB_LUT4_I0_1_O[0]
1 1
.names myrisc.rom_ready myrisc.rx.uart_rx_ready_SB_LUT4_I0_1_O[2]
1 1
.names myrisc.cpu.instr_or_SB_LUT4_I2_O[2] myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
1 1
.names myrisc.cpu.reg_op2[22] myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
1 1
.names myrisc.cpu.reg_op1[22] myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
1 1
.names myrisc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O[0] myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_13_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
1 1
.names myrisc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O[1] myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_13_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
1 1
.names myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I0_O[2] myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_13_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3[2]
1 1
.names myrisc.cpu.count_cycle[31] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
1 1
.names myrisc.cpu.instr_getq_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
1 1
.names myrisc.cpu.instr_rdcycle myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
1 1
.names myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O[0] myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O_SB_LUT4_I2_22_O[0]
1 1
.names myrisc.cpu.reg_op1[8] myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O_SB_LUT4_I2_22_O[1]
1 1
.names myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_I2_SB_LUT4_I3_O[0] myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_9_I3[0]
1 1
.names myrisc.cpu.reg_next_pc[22] myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_9_I3[1]
1 1
.names myrisc.cpu.cpu_state[2] myrisc.cpu.is_lui_auipc_jal_SB_LUT4_I3_22_O[1]
1 1
.names myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_1_O[2] myrisc.cpu.is_lui_auipc_jal_SB_LUT4_I3_22_O[2]
1 1
.names myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3[8] myrisc.cpu.is_lui_auipc_jal_SB_LUT4_I3_22_O[3]
1 1
.names myrisc.cpu.reg_op2[2] myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
1 1
.names myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_14_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I0[0] myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_13_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
1 1
.names resetn myrisc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[1]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2[1] myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O_I1[1]
1 1
.names myrisc.cpu.reg_op2[1] myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O_I1[2]
1 1
.names myrisc.cpu.cpuregs.regs.0.0.1_RDATA_4[2] myrisc.cpu.cpuregs.regs.0.0.1_RDATA_7[2]
1 1
.names myrisc.cpu.cpuregs.regs.0.0.1_RDATA_4[3] myrisc.cpu.cpuregs.regs.0.0.1_RDATA_7[3]
1 1
.names myrisc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0[0] myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
1 1
.names myrisc.cpu.mem_la_secondword myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
1 1
.names myrisc.cpu.count_instr[4] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]
1 1
.names myrisc.cpu.instr_rdinstr myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
1 1
.names myrisc.cpu.reg_next_pc[28] myrisc.cpu.irq_delay_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
1 1
.names myrisc.cpu.irq_state[0] myrisc.cpu.irq_delay_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
1 1
.names myrisc.cpu.latched_compr_SB_LUT4_I2_O[27] myrisc.cpu.irq_delay_SB_LUT4_I1_O_SB_LUT4_I3_O[3]
1 1
.names myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_I2_SB_LUT4_I3_O[0] myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_8_I3[0]
1 1
.names myrisc.cpu.reg_next_pc[23] myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_8_I3[1]
1 1
.names myrisc.cpu.instr_retirq_SB_DFFE_Q_D[0] myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_12_D_SB_LUT4_O_I2[0]
1 1
.names myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I2_SB_LUT4_I2_O[2] myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_12_D_SB_LUT4_O_I2[2]
1 1
.names resetn myrisc.cpu.mem_la_read_SB_LUT4_O_I2[1]
1 1
.names myrisc.intcon_reg.wen myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
1 1
.names myrisc.cpu.mem_la_secondword myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I2_SB_LUT4_I2_O[0]
1 1
.names myrisc.cpu.mem_la_firstword_xfer myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I2_SB_LUT4_I2_O[1]
1 1
.names myrisc.cpu.cpu_state[2] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_12_I1_SB_LUT4_O_1_I1[2]
1 1
.names myrisc.cpu.last_mem_valid_SB_DFFSR_Q_D[0] myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0[1]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0] myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O_I2[1]
1 1
.names myrisc.cpu.reg_op2[1] myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
1 1
.names myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I2[0] myrisc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
1 1
.names myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0] myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
1 1
.names myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[31] myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
1 1
.names myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_I2_SB_LUT4_I3_O[0] myrisc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0[1]
1 1
.names myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1] myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
1 1
.names myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[0] myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
1 1
.names myrisc.cpu.mem_xfer myrisc.cpu.mem_la_firstword_reg_SB_DFFSR_Q_D[0]
1 1
.names myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I0_O_SB_LUT4_I3_O[2] myrisc.cpu.decoded_rs1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
1 1
.names myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I0_O[2] myrisc.cpu.decoded_rs1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
1 1
.names myrisc.cpu.reg_op2[1] myrisc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
1 1
.names myrisc.cpu.cpu_state[1] myrisc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I3[0]
1 1
.names myrisc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2[2] myrisc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I3[1]
1 1
.names myrisc.cpu.latched_rd[4] myrisc.cpu.decoded_rs1_SB_DFF_Q_D_SB_LUT4_O_I1[3]
1 1
.names myrisc.cpu.instr_retirq myrisc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
1 1
.names myrisc.cpu.latched_branch myrisc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
1 1
.names myrisc.cpu.cpu_state[2] myrisc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I1[0] myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I0[1]
1 1
.names myrisc.cpu.reg_op2[3] myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I0[2]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O[0] myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I0[3]
1 1
.names myrisc.cpu.cpu_state[1] myrisc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
1 1
.names myrisc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0] myrisc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
1 1
.names myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_I2_SB_LUT4_I3_O[0] myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_7_I3[0]
1 1
.names myrisc.cpu.reg_next_pc[24] myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_7_I3[1]
1 1
.names myrisc.tx.uart_transmitter.r_TX_Data[0] myrisc.tx.uart_transmitter.o_TX_Serial_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
1 1
.names myrisc.tx.uart_transmitter.r_TX_Data[1] myrisc.tx.uart_transmitter.o_TX_Serial_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
1 1
.names myrisc.tx.uart_transmitter.r_Bit_Index[1] myrisc.tx.uart_transmitter.o_TX_Serial_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
1 1
.names myrisc.cpu.cpuregs.regs.0.0.1_RDATA_4[2] myrisc.cpu.cpuregs.regs.0.0.1_RDATA_11[2]
1 1
.names myrisc.cpu.cpuregs.regs.0.0.1_RDATA_4[3] myrisc.cpu.cpuregs.regs.0.0.1_RDATA_11[3]
1 1
.names resetn myrisc.cpu.instr_lw_SB_LUT4_I1_O[2]
1 1
.names myrisc.cpu.mem_wordsize[0] myrisc.cpu.instr_lw_SB_LUT4_I1_O[3]
1 1
.names myrisc.cpu.cpu_state[3] myrisc.cpu.irq_active_SB_DFFESR_Q_E[1]
1 1
.names myrisc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0[2] myrisc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I3[0]
1 1
.names myrisc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2[0] myrisc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I3[1]
1 1
.names myrisc.cpu.decoded_rd[0] myrisc.cpu.do_waitirq_SB_LUT4_I1_2_O_SB_LUT4_I3_I2_SB_LUT4_I2_O[1]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I0[1] myrisc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I2[0]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I2_O[0] myrisc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I2[1]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_O[1] myrisc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I2[3]
1 1
.names myrisc.cpu.latched_rd[3] myrisc.cpu.decoded_rs1_SB_DFF_Q_1_D_SB_LUT4_O_I2[3]
1 1
.names myrisc.cpu.latched_store_SB_LUT4_I0_O[1] myrisc.cpu.alu_out_SB_LUT4_O_5_I2[0]
1 1
.names myrisc.cpu.is_compare myrisc.cpu.alu_out_SB_LUT4_O_5_I2[1]
1 1
.names myrisc.cpu.cpu_state[1] myrisc.cpu.instr_setq_SB_LUT4_I1_I3[0]
1 1
.names myrisc.cpu.irq_state[0] myrisc.cpu.instr_setq_SB_LUT4_I1_I3[1]
1 1
.names myrisc.cpu.latched_rd[0] myrisc.cpu.instr_setq_SB_LUT4_I1_I3[3]
1 1
.names myrisc.cpu.do_waitirq_SB_LUT4_I1_2_O_SB_LUT4_I3_I2_SB_LUT4_I2_O[0] myrisc.cpu.mem_do_rinst_SB_DFFESS_Q_D_SB_LUT4_O_I1[0]
1 1
.names myrisc.cpu.mem_do_rdata_SB_DFFESR_Q_D[1] myrisc.cpu.mem_do_rinst_SB_DFFESS_Q_D_SB_LUT4_O_I1[3]
1 1
.names myrisc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[1] myrisc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
1 1
.names myrisc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0] myrisc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
1 1
.names myrisc.cpu.irq_pending_SB_DFFESR_Q_24_E_SB_LUT4_O_I2_SB_LUT4_I3_O[3] myrisc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O[1] myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
1 1
.names myrisc.cpu.reg_op2[4] myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
1 1
.names myrisc.cpu.reg_op2[3] myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
1 1
.names myrisc.cpu.reg_op2[1] myrisc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O_1_I1[2]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O[0] myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_1_O[0]
1 1
.names myrisc.cpu.reg_op2[4] myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_1_O[1]
1 1
.names myrisc.cpu.instr_or_SB_LUT4_I2_O[1] myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_1_O[2]
1 1
.names myrisc.cpu.cpu_state[1] myrisc.cpu.do_waitirq_SB_LUT4_I1_2_O_SB_LUT4_I3_I2[1]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_O[2] myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
1 1
.names myrisc.cpu.reg_op2[4] myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_I1_O[2] myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
1 1
.names myrisc.cpu.mem_rdata_latched[12] myrisc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
1 1
.names myrisc.cpu.mem_addr[2] myrisc.intcon_reg.odata_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
1 1
.names myrisc.cpu.instr_or_SB_LUT4_I2_O[2] myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_I1[3] myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[1] myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0[1]
1 1
.names myrisc.cpu.reg_op2[3] myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0[2]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O[0] myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0[3]
1 1
.names myrisc.cpu.instr_getq_SB_LUT4_I3_O[3] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_12_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
1 1
.names myrisc.cpu.cpuregs_rs1[19] myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_12_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
1 1
.names myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O[0] myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
1 1
.names myrisc.cpu.mem_la_secondword myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I0[0] myrisc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
1 1
.names myrisc.cpu.reg_op2[4] myrisc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_I1_O[2] myrisc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
1 1
.names myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_I2_SB_LUT4_I3_O[0] myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_6_I3[0]
1 1
.names myrisc.cpu.reg_next_pc[25] myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_6_I3[1]
1 1
.names myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I1[31] myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I1[12]
1 1
.names myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I1[31] myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I1[13]
1 1
.names myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I1[31] myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I1[14]
1 1
.names myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I1[31] myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I1[15]
1 1
.names myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I1[31] myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I1[16]
1 1
.names myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I1[31] myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I1[17]
1 1
.names myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I1[31] myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I1[18]
1 1
.names myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I1[31] myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I1[19]
1 1
.names myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I1[31] myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I1[20]
1 1
.names myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I1[31] myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I1[21]
1 1
.names myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I1[31] myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I1[22]
1 1
.names myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I1[31] myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I1[23]
1 1
.names myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I1[31] myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I1[24]
1 1
.names myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I1[31] myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I1[25]
1 1
.names myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I1[31] myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I1[26]
1 1
.names myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I1[31] myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I1[27]
1 1
.names myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I1[31] myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I1[28]
1 1
.names myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I1[31] myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I1[29]
1 1
.names myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I1[31] myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I1[30]
1 1
.names myrisc.uart_conf_reg.odata[0] myrisc.uart_conf_reg.odata_SB_CARRY_I0_8_CO[0]
1 1
.names myrisc.uart_conf_reg.odata_SB_CARRY_I0_8_CO[31] myrisc.uart_conf_reg.odata_SB_CARRY_I0_8_CO[12]
1 1
.names myrisc.uart_conf_reg.odata_SB_CARRY_I0_8_CO[31] myrisc.uart_conf_reg.odata_SB_CARRY_I0_8_CO[13]
1 1
.names myrisc.uart_conf_reg.odata_SB_CARRY_I0_8_CO[31] myrisc.uart_conf_reg.odata_SB_CARRY_I0_8_CO[14]
1 1
.names myrisc.uart_conf_reg.odata_SB_CARRY_I0_8_CO[31] myrisc.uart_conf_reg.odata_SB_CARRY_I0_8_CO[15]
1 1
.names myrisc.uart_conf_reg.odata_SB_CARRY_I0_8_CO[31] myrisc.uart_conf_reg.odata_SB_CARRY_I0_8_CO[16]
1 1
.names myrisc.uart_conf_reg.odata_SB_CARRY_I0_8_CO[31] myrisc.uart_conf_reg.odata_SB_CARRY_I0_8_CO[17]
1 1
.names myrisc.uart_conf_reg.odata_SB_CARRY_I0_8_CO[31] myrisc.uart_conf_reg.odata_SB_CARRY_I0_8_CO[18]
1 1
.names myrisc.uart_conf_reg.odata_SB_CARRY_I0_8_CO[31] myrisc.uart_conf_reg.odata_SB_CARRY_I0_8_CO[19]
1 1
.names myrisc.uart_conf_reg.odata_SB_CARRY_I0_8_CO[31] myrisc.uart_conf_reg.odata_SB_CARRY_I0_8_CO[20]
1 1
.names myrisc.uart_conf_reg.odata_SB_CARRY_I0_8_CO[31] myrisc.uart_conf_reg.odata_SB_CARRY_I0_8_CO[21]
1 1
.names myrisc.uart_conf_reg.odata_SB_CARRY_I0_8_CO[31] myrisc.uart_conf_reg.odata_SB_CARRY_I0_8_CO[22]
1 1
.names myrisc.uart_conf_reg.odata_SB_CARRY_I0_8_CO[31] myrisc.uart_conf_reg.odata_SB_CARRY_I0_8_CO[23]
1 1
.names myrisc.uart_conf_reg.odata_SB_CARRY_I0_8_CO[31] myrisc.uart_conf_reg.odata_SB_CARRY_I0_8_CO[24]
1 1
.names myrisc.uart_conf_reg.odata_SB_CARRY_I0_8_CO[31] myrisc.uart_conf_reg.odata_SB_CARRY_I0_8_CO[25]
1 1
.names myrisc.uart_conf_reg.odata_SB_CARRY_I0_8_CO[31] myrisc.uart_conf_reg.odata_SB_CARRY_I0_8_CO[26]
1 1
.names myrisc.uart_conf_reg.odata_SB_CARRY_I0_8_CO[31] myrisc.uart_conf_reg.odata_SB_CARRY_I0_8_CO[27]
1 1
.names myrisc.uart_conf_reg.odata_SB_CARRY_I0_8_CO[31] myrisc.uart_conf_reg.odata_SB_CARRY_I0_8_CO[28]
1 1
.names myrisc.uart_conf_reg.odata_SB_CARRY_I0_8_CO[31] myrisc.uart_conf_reg.odata_SB_CARRY_I0_8_CO[29]
1 1
.names myrisc.uart_conf_reg.odata_SB_CARRY_I0_8_CO[31] myrisc.uart_conf_reg.odata_SB_CARRY_I0_8_CO[30]
1 1
.names $true myrisc.uart_conf_reg.odata_SB_CARRY_I1_1_CO[0]
1 1
.names myrisc.uart_conf_reg.odata_SB_CARRY_I1_1_CO[1] myrisc.tx.uart_transmitter.r_SM_Main_SB_DFF_Q_D_SB_LUT4_O_I0[0]
1 1
.names myrisc.uart_conf_reg.odata_SB_CARRY_I1_1_CO[2] myrisc.tx.uart_transmitter.r_SM_Main_SB_DFF_Q_D_SB_LUT4_O_I0[1]
1 1
.names myrisc.uart_conf_reg.odata_SB_CARRY_I1_1_CO[3] myrisc.tx.uart_transmitter.r_SM_Main_SB_DFF_Q_D_SB_LUT4_O_I0[2]
1 1
.names myrisc.uart_conf_reg.odata_SB_CARRY_I1_1_CO[4] myrisc.tx.uart_transmitter.r_SM_Main_SB_DFF_Q_D_SB_LUT4_O_I0[3]
1 1
.names myrisc.uart_conf_reg.odata_SB_CARRY_I1_1_CO[5] myrisc.tx.uart_transmitter.r_SM_Main_SB_DFF_Q_D_SB_LUT4_O_I0[4]
1 1
.names myrisc.uart_conf_reg.odata_SB_CARRY_I1_1_CO[6] myrisc.tx.uart_transmitter.r_SM_Main_SB_DFF_Q_D_SB_LUT4_O_I0[5]
1 1
.names myrisc.uart_conf_reg.odata_SB_CARRY_I1_1_CO[7] myrisc.tx.uart_transmitter.r_SM_Main_SB_DFF_Q_D_SB_LUT4_O_I0[6]
1 1
.names myrisc.uart_conf_reg.odata_SB_CARRY_I1_1_CO[8] myrisc.tx.uart_transmitter.r_SM_Main_SB_DFF_Q_D_SB_LUT4_O_I0[7]
1 1
.names myrisc.uart_conf_reg.odata_SB_CARRY_I1_1_CO[9] myrisc.tx.uart_transmitter.r_SM_Main_SB_DFF_Q_D_SB_LUT4_O_I0[8]
1 1
.names myrisc.uart_conf_reg.odata_SB_CARRY_I1_1_CO[10] myrisc.tx.uart_transmitter.r_SM_Main_SB_DFF_Q_D_SB_LUT4_O_I0[9]
1 1
.names myrisc.uart_conf_reg.odata_SB_CARRY_I1_1_CO[11] myrisc.tx.uart_transmitter.r_SM_Main_SB_DFF_Q_D_SB_LUT4_O_I0[10]
1 1
.names myrisc.uart_conf_reg.odata_SB_CARRY_I1_1_CO[12] myrisc.tx.uart_transmitter.r_SM_Main_SB_DFF_Q_D_SB_LUT4_O_I0[11]
1 1
.names myrisc.uart_conf_reg.odata_SB_CARRY_I1_1_CO[13] myrisc.tx.uart_transmitter.r_SM_Main_SB_DFF_Q_D_SB_LUT4_O_I0[12]
1 1
.names myrisc.uart_conf_reg.odata_SB_CARRY_I1_1_CO[14] myrisc.tx.uart_transmitter.r_SM_Main_SB_DFF_Q_D_SB_LUT4_O_I0[13]
1 1
.names myrisc.uart_conf_reg.odata_SB_CARRY_I1_1_CO[15] myrisc.tx.uart_transmitter.r_SM_Main_SB_DFF_Q_D_SB_LUT4_O_I0[14]
1 1
.names myrisc.uart_conf_reg.odata_SB_CARRY_I1_1_CO[16] myrisc.tx.uart_transmitter.r_SM_Main_SB_DFF_Q_D_SB_LUT4_O_I0[15]
1 1
.names myrisc.uart_conf_reg.odata_SB_CARRY_I1_1_CO[17] myrisc.tx.uart_transmitter.r_SM_Main_SB_DFF_Q_D_SB_LUT4_O_I0[16]
1 1
.names myrisc.uart_conf_reg.odata_SB_CARRY_I1_1_CO[18] myrisc.tx.uart_transmitter.r_SM_Main_SB_DFF_Q_D_SB_LUT4_O_I0[17]
1 1
.names myrisc.uart_conf_reg.odata_SB_CARRY_I1_1_CO[19] myrisc.tx.uart_transmitter.r_SM_Main_SB_DFF_Q_D_SB_LUT4_O_I0[18]
1 1
.names myrisc.uart_conf_reg.odata_SB_CARRY_I1_1_CO[20] myrisc.tx.uart_transmitter.r_SM_Main_SB_DFF_Q_D_SB_LUT4_O_I0[19]
1 1
.names myrisc.uart_conf_reg.odata_SB_CARRY_I1_1_CO[21] myrisc.tx.uart_transmitter.r_SM_Main_SB_DFF_Q_D_SB_LUT4_O_I0[20]
1 1
.names myrisc.uart_conf_reg.odata_SB_CARRY_I1_1_CO[22] myrisc.tx.uart_transmitter.r_SM_Main_SB_DFF_Q_D_SB_LUT4_O_I0[21]
1 1
.names myrisc.uart_conf_reg.odata_SB_CARRY_I1_1_CO[23] myrisc.tx.uart_transmitter.r_SM_Main_SB_DFF_Q_D_SB_LUT4_O_I0[22]
1 1
.names myrisc.uart_conf_reg.odata_SB_CARRY_I1_1_CO[24] myrisc.tx.uart_transmitter.r_SM_Main_SB_DFF_Q_D_SB_LUT4_O_I0[23]
1 1
.names myrisc.uart_conf_reg.odata_SB_CARRY_I1_1_CO[25] myrisc.tx.uart_transmitter.r_SM_Main_SB_DFF_Q_D_SB_LUT4_O_I0[24]
1 1
.names myrisc.uart_conf_reg.odata_SB_CARRY_I1_1_CO[26] myrisc.tx.uart_transmitter.r_SM_Main_SB_DFF_Q_D_SB_LUT4_O_I0[25]
1 1
.names myrisc.uart_conf_reg.odata_SB_CARRY_I1_1_CO[27] myrisc.tx.uart_transmitter.r_SM_Main_SB_DFF_Q_D_SB_LUT4_O_I0[26]
1 1
.names myrisc.uart_conf_reg.odata_SB_CARRY_I1_1_CO[28] myrisc.tx.uart_transmitter.r_SM_Main_SB_DFF_Q_D_SB_LUT4_O_I0[27]
1 1
.names myrisc.uart_conf_reg.odata_SB_CARRY_I1_1_CO[29] myrisc.tx.uart_transmitter.r_SM_Main_SB_DFF_Q_D_SB_LUT4_O_I0[28]
1 1
.names myrisc.uart_conf_reg.odata_SB_CARRY_I1_1_CO[30] myrisc.tx.uart_transmitter.r_SM_Main_SB_DFF_Q_D_SB_LUT4_O_I0[29]
1 1
.names myrisc.uart_conf_reg.odata_SB_CARRY_I1_1_CO[31] myrisc.tx.uart_transmitter.r_SM_Main_SB_DFF_Q_D_SB_LUT4_O_I0[30]
1 1
.names $true myrisc.uart_conf_reg.odata_SB_CARRY_I1_CO[0]
1 1
.names myrisc.uart_conf_reg.odata_SB_CARRY_I1_CO[1] myrisc.rx.uart_receiver.o_RX_DV_SB_LUT4_I1_I2[0]
1 1
.names myrisc.uart_conf_reg.odata_SB_CARRY_I1_CO[2] myrisc.rx.uart_receiver.o_RX_DV_SB_LUT4_I1_I2[1]
1 1
.names myrisc.uart_conf_reg.odata_SB_CARRY_I1_CO[3] myrisc.rx.uart_receiver.o_RX_DV_SB_LUT4_I1_I2[2]
1 1
.names myrisc.uart_conf_reg.odata_SB_CARRY_I1_CO[4] myrisc.rx.uart_receiver.o_RX_DV_SB_LUT4_I1_I2[3]
1 1
.names myrisc.uart_conf_reg.odata_SB_CARRY_I1_CO[5] myrisc.rx.uart_receiver.o_RX_DV_SB_LUT4_I1_I2[4]
1 1
.names myrisc.uart_conf_reg.odata_SB_CARRY_I1_CO[6] myrisc.rx.uart_receiver.o_RX_DV_SB_LUT4_I1_I2[5]
1 1
.names myrisc.uart_conf_reg.odata_SB_CARRY_I1_CO[7] myrisc.rx.uart_receiver.o_RX_DV_SB_LUT4_I1_I2[6]
1 1
.names myrisc.uart_conf_reg.odata_SB_CARRY_I1_CO[8] myrisc.rx.uart_receiver.o_RX_DV_SB_LUT4_I1_I2[7]
1 1
.names myrisc.uart_conf_reg.odata_SB_CARRY_I1_CO[9] myrisc.rx.uart_receiver.o_RX_DV_SB_LUT4_I1_I2[8]
1 1
.names myrisc.uart_conf_reg.odata_SB_CARRY_I1_CO[10] myrisc.rx.uart_receiver.o_RX_DV_SB_LUT4_I1_I2[9]
1 1
.names myrisc.uart_conf_reg.odata_SB_CARRY_I1_CO[11] myrisc.rx.uart_receiver.o_RX_DV_SB_LUT4_I1_I2[10]
1 1
.names myrisc.uart_conf_reg.odata_SB_CARRY_I1_CO[12] myrisc.rx.uart_receiver.o_RX_DV_SB_LUT4_I1_I2[11]
1 1
.names myrisc.uart_conf_reg.odata_SB_CARRY_I1_CO[13] myrisc.rx.uart_receiver.o_RX_DV_SB_LUT4_I1_I2[12]
1 1
.names myrisc.uart_conf_reg.odata_SB_CARRY_I1_CO[14] myrisc.rx.uart_receiver.o_RX_DV_SB_LUT4_I1_I2[13]
1 1
.names myrisc.uart_conf_reg.odata_SB_CARRY_I1_CO[15] myrisc.rx.uart_receiver.o_RX_DV_SB_LUT4_I1_I2[14]
1 1
.names myrisc.uart_conf_reg.odata_SB_CARRY_I1_CO[16] myrisc.rx.uart_receiver.o_RX_DV_SB_LUT4_I1_I2[15]
1 1
.names myrisc.uart_conf_reg.odata_SB_CARRY_I1_CO[17] myrisc.rx.uart_receiver.o_RX_DV_SB_LUT4_I1_I2[16]
1 1
.names myrisc.uart_conf_reg.odata_SB_CARRY_I1_CO[18] myrisc.rx.uart_receiver.o_RX_DV_SB_LUT4_I1_I2[17]
1 1
.names myrisc.uart_conf_reg.odata_SB_CARRY_I1_CO[19] myrisc.rx.uart_receiver.o_RX_DV_SB_LUT4_I1_I2[18]
1 1
.names myrisc.uart_conf_reg.odata_SB_CARRY_I1_CO[20] myrisc.rx.uart_receiver.o_RX_DV_SB_LUT4_I1_I2[19]
1 1
.names myrisc.uart_conf_reg.odata_SB_CARRY_I1_CO[21] myrisc.rx.uart_receiver.o_RX_DV_SB_LUT4_I1_I2[20]
1 1
.names myrisc.uart_conf_reg.odata_SB_CARRY_I1_CO[22] myrisc.rx.uart_receiver.o_RX_DV_SB_LUT4_I1_I2[21]
1 1
.names myrisc.uart_conf_reg.odata_SB_CARRY_I1_CO[23] myrisc.rx.uart_receiver.o_RX_DV_SB_LUT4_I1_I2[22]
1 1
.names myrisc.uart_conf_reg.odata_SB_CARRY_I1_CO[24] myrisc.rx.uart_receiver.o_RX_DV_SB_LUT4_I1_I2[23]
1 1
.names myrisc.uart_conf_reg.odata_SB_CARRY_I1_CO[25] myrisc.rx.uart_receiver.o_RX_DV_SB_LUT4_I1_I2[24]
1 1
.names myrisc.uart_conf_reg.odata_SB_CARRY_I1_CO[26] myrisc.rx.uart_receiver.o_RX_DV_SB_LUT4_I1_I2[25]
1 1
.names myrisc.uart_conf_reg.odata_SB_CARRY_I1_CO[27] myrisc.rx.uart_receiver.o_RX_DV_SB_LUT4_I1_I2[26]
1 1
.names myrisc.uart_conf_reg.odata_SB_CARRY_I1_CO[28] myrisc.rx.uart_receiver.o_RX_DV_SB_LUT4_I1_I2[27]
1 1
.names myrisc.uart_conf_reg.odata_SB_CARRY_I1_CO[29] myrisc.rx.uart_receiver.o_RX_DV_SB_LUT4_I1_I2[28]
1 1
.names myrisc.uart_conf_reg.odata_SB_CARRY_I1_CO[30] myrisc.rx.uart_receiver.o_RX_DV_SB_LUT4_I1_I2[29]
1 1
.names myrisc.uart_conf_reg.odata_SB_CARRY_I1_CO[31] myrisc.rx.uart_receiver.o_RX_DV_SB_LUT4_I1_I2[30]
1 1
.names $true myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[0]
1 1
.names myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[1] myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0[0]
1 1
.names myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[2] myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0[1]
1 1
.names myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[3] myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0[2]
1 1
.names myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[4] myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0[3]
1 1
.names myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[5] myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0[4]
1 1
.names myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[6] myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0[5]
1 1
.names myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[7] myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0[6]
1 1
.names myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[8] myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0[7]
1 1
.names myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[9] myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0[8]
1 1
.names myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[10] myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0[9]
1 1
.names myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[11] myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0[10]
1 1
.names myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[12] myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0[11]
1 1
.names myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[13] myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0[12]
1 1
.names myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[14] myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0[13]
1 1
.names myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[15] myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0[14]
1 1
.names myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[16] myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0[15]
1 1
.names myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[17] myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0[16]
1 1
.names myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[18] myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0[17]
1 1
.names myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[19] myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0[18]
1 1
.names myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[20] myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0[19]
1 1
.names myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[21] myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0[20]
1 1
.names myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[22] myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0[21]
1 1
.names myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[23] myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0[22]
1 1
.names myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[24] myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0[23]
1 1
.names myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[25] myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0[24]
1 1
.names myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[26] myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0[25]
1 1
.names myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[27] myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0[26]
1 1
.names myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[28] myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0[27]
1 1
.names myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[29] myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0[28]
1 1
.names myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[30] myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0[29]
1 1
.names myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[31] myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0[30]
1 1
.names myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[32] myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0[31]
1 1
.names myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[33] myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0[32]
1 1
.names myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[34] myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0[33]
1 1
.names myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[35] myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0[34]
1 1
.names myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[36] myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0[35]
1 1
.names myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[37] myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0[36]
1 1
.names myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[38] myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0[37]
1 1
.names myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[39] myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0[38]
1 1
.names myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[40] myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0[39]
1 1
.names myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[41] myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0[40]
1 1
.names myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[42] myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0[41]
1 1
.names myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[43] myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0[42]
1 1
.names myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[44] myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0[43]
1 1
.names myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[45] myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0[44]
1 1
.names myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[46] myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0[45]
1 1
.names myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[47] myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0[46]
1 1
.names myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[48] myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0[47]
1 1
.names myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[49] myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0[48]
1 1
.names myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[50] myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0[49]
1 1
.names myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[51] myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0[50]
1 1
.names myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[52] myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0[51]
1 1
.names myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[53] myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0[52]
1 1
.names myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[54] myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0[53]
1 1
.names myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[55] myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0[54]
1 1
.names myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[56] myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0[55]
1 1
.names myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[57] myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0[56]
1 1
.names myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[58] myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0[57]
1 1
.names myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[59] myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0[58]
1 1
.names myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[60] myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0[59]
1 1
.names myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[61] myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0[60]
1 1
.names myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[62] myrisc.cpu.pcpi_div.pcpi_wr_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_I1_I0[61]
1 1
.names $true myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[0]
1 1
.names myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[0] myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[1]
1 1
.names myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[0] myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3[0]
1 1
.names myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2] myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3[1]
1 1
.names myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3] myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3[2]
1 1
.names myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4] myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3[3]
1 1
.names myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[5] myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3[4]
1 1
.names myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[6] myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3[5]
1 1
.names myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[7] myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3[6]
1 1
.names myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[8] myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3[7]
1 1
.names myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[9] myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3[8]
1 1
.names myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[10] myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3[9]
1 1
.names myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[11] myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3[10]
1 1
.names myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[12] myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3[11]
1 1
.names myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[13] myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3[12]
1 1
.names myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[14] myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3[13]
1 1
.names myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[15] myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3[14]
1 1
.names myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[16] myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3[15]
1 1
.names myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[17] myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3[16]
1 1
.names myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[18] myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3[17]
1 1
.names myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[19] myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3[18]
1 1
.names myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[20] myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3[19]
1 1
.names myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[21] myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3[20]
1 1
.names myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[22] myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3[21]
1 1
.names myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[23] myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3[22]
1 1
.names myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[24] myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3[23]
1 1
.names myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[25] myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3[24]
1 1
.names myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[26] myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3[25]
1 1
.names myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[27] myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3[26]
1 1
.names myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[28] myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3[27]
1 1
.names myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[29] myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3[28]
1 1
.names myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[30] myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3[29]
1 1
.names myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[31] myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3[30]
1 1
.names $true myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI[0]
1 1
.names myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[0] myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI[1]
1 1
.names myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[0] myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
1 1
.names myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI[2] myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
1 1
.names myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI[3] myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
1 1
.names myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI[4] myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
1 1
.names myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI[5] myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
1 1
.names myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI[6] myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[5]
1 1
.names myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI[7] myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[6]
1 1
.names myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI[8] myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[7]
1 1
.names myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI[9] myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[8]
1 1
.names myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI[10] myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[9]
1 1
.names myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI[11] myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[10]
1 1
.names myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI[12] myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[11]
1 1
.names myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI[13] myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[12]
1 1
.names myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI[14] myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[13]
1 1
.names myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI[15] myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[14]
1 1
.names myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI[16] myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[15]
1 1
.names myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI[17] myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[16]
1 1
.names myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI[18] myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[17]
1 1
.names myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI[19] myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[18]
1 1
.names myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI[20] myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[19]
1 1
.names myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI[21] myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[20]
1 1
.names myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI[22] myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[21]
1 1
.names myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI[23] myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[22]
1 1
.names myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI[24] myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[23]
1 1
.names myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI[25] myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[24]
1 1
.names myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI[26] myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[25]
1 1
.names myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI[27] myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[26]
1 1
.names myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI[28] myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[27]
1 1
.names myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI[29] myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[28]
1 1
.names myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI[30] myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[29]
1 1
.names myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI[31] myrisc.rom_ready_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[30]
1 1
.names myrisc.cpu.latched_compr myrisc.cpu.latched_compr_SB_LUT4_I3_O[0]
1 1
.names $false myrisc.cpu.latched_compr_SB_LUT4_I3_O[2]
1 1
.names $false myrisc.cpu.latched_compr_SB_LUT4_I3_O[3]
1 1
.names $false myrisc.cpu.latched_compr_SB_LUT4_I3_O[4]
1 1
.names $false myrisc.cpu.latched_compr_SB_LUT4_I3_O[5]
1 1
.names $false myrisc.cpu.latched_compr_SB_LUT4_I3_O[6]
1 1
.names $false myrisc.cpu.latched_compr_SB_LUT4_I3_O[7]
1 1
.names $false myrisc.cpu.latched_compr_SB_LUT4_I3_O[8]
1 1
.names $false myrisc.cpu.latched_compr_SB_LUT4_I3_O[9]
1 1
.names $false myrisc.cpu.latched_compr_SB_LUT4_I3_O[10]
1 1
.names $false myrisc.cpu.latched_compr_SB_LUT4_I3_O[11]
1 1
.names $false myrisc.cpu.latched_compr_SB_LUT4_I3_O[12]
1 1
.names $false myrisc.cpu.latched_compr_SB_LUT4_I3_O[13]
1 1
.names $false myrisc.cpu.latched_compr_SB_LUT4_I3_O[14]
1 1
.names $false myrisc.cpu.latched_compr_SB_LUT4_I3_O[15]
1 1
.names $false myrisc.cpu.latched_compr_SB_LUT4_I3_O[16]
1 1
.names $false myrisc.cpu.latched_compr_SB_LUT4_I3_O[17]
1 1
.names $false myrisc.cpu.latched_compr_SB_LUT4_I3_O[18]
1 1
.names $false myrisc.cpu.latched_compr_SB_LUT4_I3_O[19]
1 1
.names $false myrisc.cpu.latched_compr_SB_LUT4_I3_O[20]
1 1
.names $false myrisc.cpu.latched_compr_SB_LUT4_I3_O[21]
1 1
.names $false myrisc.cpu.latched_compr_SB_LUT4_I3_O[22]
1 1
.names $false myrisc.cpu.latched_compr_SB_LUT4_I3_O[23]
1 1
.names $false myrisc.cpu.latched_compr_SB_LUT4_I3_O[24]
1 1
.names $false myrisc.cpu.latched_compr_SB_LUT4_I3_O[25]
1 1
.names $false myrisc.cpu.latched_compr_SB_LUT4_I3_O[26]
1 1
.names $false myrisc.cpu.latched_compr_SB_LUT4_I3_O[27]
1 1
.names $false myrisc.cpu.latched_compr_SB_LUT4_I3_O[28]
1 1
.names $false myrisc.cpu.latched_compr_SB_LUT4_I3_O[29]
1 1
.names $false myrisc.cpu.latched_compr_SB_LUT4_I3_O[30]
1 1
.names $false myrisc.cpu.latched_compr_SB_CARRY_I1_CO[0]
1 1
.names $false myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
1 1
.names myrisc.cpu.count_cycle[0] myrisc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
1 1
.names myrisc.cpu.compressed_instr myrisc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
1 1
.names $false myrisc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
1 1
.names $false myrisc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
1 1
.names $false myrisc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2[4]
1 1
.names $false myrisc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2[5]
1 1
.names $false myrisc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2[6]
1 1
.names $false myrisc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2[7]
1 1
.names $false myrisc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2[8]
1 1
.names $false myrisc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2[9]
1 1
.names $false myrisc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2[10]
1 1
.names $false myrisc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2[11]
1 1
.names $false myrisc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2[12]
1 1
.names $false myrisc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2[13]
1 1
.names $false myrisc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2[14]
1 1
.names $false myrisc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2[15]
1 1
.names $false myrisc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2[16]
1 1
.names $false myrisc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2[17]
1 1
.names $false myrisc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2[18]
1 1
.names $false myrisc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2[19]
1 1
.names $false myrisc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2[20]
1 1
.names $false myrisc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2[21]
1 1
.names $false myrisc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2[22]
1 1
.names $false myrisc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2[23]
1 1
.names $false myrisc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2[24]
1 1
.names $false myrisc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2[25]
1 1
.names $false myrisc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2[26]
1 1
.names $false myrisc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2[27]
1 1
.names $false myrisc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2[28]
1 1
.names $false myrisc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2[29]
1 1
.names $false myrisc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2[30]
1 1
.names $false myrisc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[0]
1 1
.names $false myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
1 1
.names myrisc.cpu.count_instr[0] myrisc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
1 1
.names myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[0] myrisc.cpu.reg_pc_SB_DFFESR_Q_30_D[1]
1 1
.names myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[1] myrisc.cpu.reg_pc_SB_DFFESR_Q_30_D[2]
1 1
.names myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[2] myrisc.cpu.reg_pc_SB_DFFESR_Q_30_D[3]
1 1
.names myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[3] myrisc.cpu.reg_pc_SB_DFFESR_Q_30_D[4]
1 1
.names myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[4] myrisc.cpu.reg_pc_SB_DFFESR_Q_30_D[5]
1 1
.names myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[5] myrisc.cpu.reg_pc_SB_DFFESR_Q_30_D[6]
1 1
.names myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[6] myrisc.cpu.reg_pc_SB_DFFESR_Q_30_D[7]
1 1
.names myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[7] myrisc.cpu.reg_pc_SB_DFFESR_Q_30_D[8]
1 1
.names myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[8] myrisc.cpu.reg_pc_SB_DFFESR_Q_30_D[9]
1 1
.names myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[9] myrisc.cpu.reg_pc_SB_DFFESR_Q_30_D[10]
1 1
.names myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[10] myrisc.cpu.reg_pc_SB_DFFESR_Q_30_D[11]
1 1
.names myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[11] myrisc.cpu.reg_pc_SB_DFFESR_Q_30_D[12]
1 1
.names myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[12] myrisc.cpu.reg_pc_SB_DFFESR_Q_30_D[13]
1 1
.names myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[13] myrisc.cpu.reg_pc_SB_DFFESR_Q_30_D[14]
1 1
.names myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[14] myrisc.cpu.reg_pc_SB_DFFESR_Q_30_D[15]
1 1
.names myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[15] myrisc.cpu.reg_pc_SB_DFFESR_Q_30_D[16]
1 1
.names myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[16] myrisc.cpu.reg_pc_SB_DFFESR_Q_30_D[17]
1 1
.names myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[17] myrisc.cpu.reg_pc_SB_DFFESR_Q_30_D[18]
1 1
.names myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[18] myrisc.cpu.reg_pc_SB_DFFESR_Q_30_D[19]
1 1
.names myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[19] myrisc.cpu.reg_pc_SB_DFFESR_Q_30_D[20]
1 1
.names myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[20] myrisc.cpu.reg_pc_SB_DFFESR_Q_30_D[21]
1 1
.names myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[21] myrisc.cpu.reg_pc_SB_DFFESR_Q_30_D[22]
1 1
.names myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[22] myrisc.cpu.reg_pc_SB_DFFESR_Q_30_D[23]
1 1
.names myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[23] myrisc.cpu.reg_pc_SB_DFFESR_Q_30_D[24]
1 1
.names myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[24] myrisc.cpu.reg_pc_SB_DFFESR_Q_30_D[25]
1 1
.names myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[25] myrisc.cpu.reg_pc_SB_DFFESR_Q_30_D[26]
1 1
.names myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[26] myrisc.cpu.reg_pc_SB_DFFESR_Q_30_D[27]
1 1
.names myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[27] myrisc.cpu.reg_pc_SB_DFFESR_Q_30_D[28]
1 1
.names myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[28] myrisc.cpu.reg_pc_SB_DFFESR_Q_30_D[29]
1 1
.names myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[29] myrisc.cpu.reg_pc_SB_DFFESR_Q_30_D[30]
1 1
.names myrisc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[30] myrisc.cpu.reg_pc_SB_DFFESR_Q_30_D[31]
1 1
.names $false myrisc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[0]
1 1
.names $false myrisc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
1 1
.names $false myrisc.cpu.mem_do_wdata_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
1 1
.names $false myrisc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[0]
1 1
.names $true myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
1 1
.names myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I3[1] myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
1 1
.names myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I3[2] myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
1 1
.names myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I3[3] myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
1 1
.names myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I3[4] myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
1 1
.names myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I3[5] myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I0[4]
1 1
.names myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I3[6] myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I0[5]
1 1
.names myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I3[7] myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I0[6]
1 1
.names myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I3[8] myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I0[7]
1 1
.names myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I3[9] myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I0[8]
1 1
.names myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I3[10] myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I0[9]
1 1
.names myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I3[11] myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I0[10]
1 1
.names myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I3[12] myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I0[11]
1 1
.names myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I3[13] myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I0[12]
1 1
.names myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I3[14] myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I0[13]
1 1
.names myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I3[15] myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I0[14]
1 1
.names myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I3[16] myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I0[15]
1 1
.names myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I3[17] myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I0[16]
1 1
.names myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I3[18] myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I0[17]
1 1
.names myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I3[19] myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I0[18]
1 1
.names myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I3[20] myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I0[19]
1 1
.names myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I3[21] myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I0[20]
1 1
.names myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I3[22] myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I0[21]
1 1
.names myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I3[23] myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I0[22]
1 1
.names myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I3[24] myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I0[23]
1 1
.names myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I3[25] myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I0[24]
1 1
.names myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I3[26] myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I0[25]
1 1
.names myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I3[27] myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I0[26]
1 1
.names myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I3[28] myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I0[27]
1 1
.names myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I3[29] myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I0[28]
1 1
.names myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I3[30] myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I0[29]
1 1
.names myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I3[31] myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I0[30]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_I0[2] myrisc.cpu.alu_out_SB_LUT4_O_I2[0]
1 1
.names myrisc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O[1] myrisc.cpu.alu_out_SB_LUT4_O_I2[1]
1 1
.names $false myrisc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
1 1
.names $true myrisc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_I3_SB_CARRY_CO_CI[0]
1 1
.names myrisc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_I3_SB_CARRY_CO_CI[1] myrisc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_I3[0]
1 1
.names myrisc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_I3_SB_CARRY_CO_CI[2] myrisc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_I3[1]
1 1
.names myrisc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_I3_SB_CARRY_CO_CI[3] myrisc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_I3[2]
1 1
.names myrisc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_I3_SB_CARRY_CO_CI[4] myrisc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_I3[3]
1 1
.names myrisc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_I3_SB_CARRY_CO_CI[5] myrisc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_I3[4]
1 1
.names myrisc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_I3_SB_CARRY_CO_CI[6] myrisc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_I3[5]
1 1
.names myrisc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_I3_SB_CARRY_CO_CI[7] myrisc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_I3[6]
1 1
.names myrisc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_I3_SB_CARRY_CO_CI[8] myrisc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_I3[7]
1 1
.names myrisc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_I3_SB_CARRY_CO_CI[9] myrisc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_I3[8]
1 1
.names myrisc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_I3_SB_CARRY_CO_CI[10] myrisc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_I3[9]
1 1
.names myrisc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_I3_SB_CARRY_CO_CI[11] myrisc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_I3[10]
1 1
.names myrisc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_I3_SB_CARRY_CO_CI[12] myrisc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_I3[11]
1 1
.names myrisc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_I3_SB_CARRY_CO_CI[13] myrisc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_I3[12]
1 1
.names myrisc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_I3_SB_CARRY_CO_CI[14] myrisc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_I3[13]
1 1
.names myrisc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_I3_SB_CARRY_CO_CI[15] myrisc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_I3[14]
1 1
.names myrisc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_I3_SB_CARRY_CO_CI[16] myrisc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_I3[15]
1 1
.names myrisc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_I3_SB_CARRY_CO_CI[17] myrisc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_I3[16]
1 1
.names myrisc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_I3_SB_CARRY_CO_CI[18] myrisc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_I3[17]
1 1
.names myrisc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_I3_SB_CARRY_CO_CI[19] myrisc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_I3[18]
1 1
.names myrisc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_I3_SB_CARRY_CO_CI[20] myrisc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_I3[19]
1 1
.names myrisc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_I3_SB_CARRY_CO_CI[21] myrisc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_I3[20]
1 1
.names myrisc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_I3_SB_CARRY_CO_CI[22] myrisc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_I3[21]
1 1
.names myrisc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_I3_SB_CARRY_CO_CI[23] myrisc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_I3[22]
1 1
.names myrisc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_I3_SB_CARRY_CO_CI[24] myrisc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_I3[23]
1 1
.names myrisc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_I3_SB_CARRY_CO_CI[25] myrisc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_I3[24]
1 1
.names myrisc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_I3_SB_CARRY_CO_CI[26] myrisc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_I3[25]
1 1
.names myrisc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_I3_SB_CARRY_CO_CI[27] myrisc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_I3[26]
1 1
.names myrisc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_I3_SB_CARRY_CO_CI[28] myrisc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_I3[27]
1 1
.names myrisc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_I3_SB_CARRY_CO_CI[29] myrisc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_I3[28]
1 1
.names myrisc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_I3_SB_CARRY_CO_CI[30] myrisc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_I3[29]
1 1
.names myrisc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_I3_SB_CARRY_CO_CI[31] myrisc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_I3[30]
1 1
.names $true myrisc.cpu.pcpi_timeout_counter_SB_DFFESS_Q_D_SB_LUT4_O_I3[0]
1 1
.names myrisc.cpu.pcpi_timeout_counter[0] myrisc.cpu.pcpi_timeout_counter_SB_DFFESS_Q_D_SB_LUT4_O_I3[1]
1 1
.names $true myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
1 1
.names myrisc.cpu.timer[0] myrisc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
1 1
.names $true myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
1 1
.names myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0] myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
1 1
.names myrisc.cpu.instr_retirq_SB_DFFE_Q_D[0] myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_15_D_SB_LUT4_O_I2[0]
1 1
.names myrisc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I2_SB_LUT4_I2_O[2] myrisc.cpu.decoded_imm_uj_SB_DFFE_Q_15_D_SB_LUT4_O_I2[2]
1 1
.names $true myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
1 1
.names myrisc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[0] myrisc.cpu.pcpi_div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
1 1
.names myrisc.cpu.reg_op2[0] myrisc.cpu.pcpi_div.divisor_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
1 1
.names $true myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
1 1
.names myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0] myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
1 1
.names $true myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
1 1
.names myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0] myrisc.cpu.pcpi_div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
1 1
.names myrisc.cpu.irq_delay myrisc.cpu.irq_delay_SB_LUT4_I1_I0[1]
1 1
.names myrisc.cpu.irq_active myrisc.cpu.irq_delay_SB_LUT4_I1_I0[2]
1 1
.names myrisc.cpu.decoder_trigger myrisc.cpu.irq_delay_SB_LUT4_I1_I0[3]
1 1
.names $true myrisc.cpu.pcpi_div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
1 1
.names $false myrisc.tx.uart_transmitter.r_SM_Main_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[0]
1 1
.names myrisc.tx.uart_transmitter.r_Bit_Index[0] myrisc.tx.uart_transmitter.r_SM_Main_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[1]
1 1
.names myrisc.tx.uart_transmitter.r_TX_Data[4] myrisc.tx.uart_transmitter.o_TX_Serial_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
1 1
.names myrisc.tx.uart_transmitter.r_TX_Data[6] myrisc.tx.uart_transmitter.o_TX_Serial_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
1 1
.names myrisc.tx.uart_transmitter.r_Bit_Index[0] myrisc.tx.uart_transmitter.o_TX_Serial_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
1 1
.names $false myrisc.tx.uart_transmitter.r_SM_Main_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I0_I3[0]
1 1
.names myrisc.tx.uart_transmitter.r_Clock_Count[0] myrisc.tx.uart_transmitter.r_SM_Main_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I0_I3[1]
1 1
.names myrisc.cpu.irq_mask[27] myrisc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2_SB_LUT4_O_1_I3[0]
1 1
.names myrisc.cpu.irq_state[1] myrisc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2_SB_LUT4_O_1_I3[1]
1 1
.names myrisc.cpu.irq_pending[27] myrisc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2_SB_LUT4_O_1_I3[2]
1 1
.names $true myrisc.uart_conf_reg.odata_SB_CARRY_CI_CO[0]
1 1
.names myrisc.uart_conf_reg.odata[0] myrisc.uart_conf_reg.odata_SB_CARRY_CI_CO[1]
1 1
.names myrisc.uart_conf_reg.odata_SB_CARRY_I0_8_CO[31] myrisc.uart_conf_reg.odata_SB_CARRY_CI_CO[12]
1 1
.names $false myrisc.rx.uart_receiver.RX_Byte_temp_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_I3[0]
1 1
.names myrisc.rx.uart_receiver.r_Bit_Index[0] myrisc.rx.uart_receiver.RX_Byte_temp_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_I3[1]
1 1
.names myrisc.tx.uart_transmitter.r_Bit_Index[2] myrisc.tx.uart_transmitter.o_TX_Serial_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
1 1
.names myrisc.tx.uart_transmitter.r_SM_Main[2] myrisc.tx.uart_transmitter.o_TX_Serial_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
1 1
.names $false myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[0]
1 1
.names myrisc.rx.uart_receiver.r_Clock_Count[0] myrisc.rx.uart_receiver.r_SM_Main_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[1]
1 1
.names $true myrisc.cpu.pcpi_mul.mul_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
1 1
.names myrisc.cpu.pcpi_mul.mul_counter[0] myrisc.cpu.pcpi_mul.mul_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
1 1
.names myrisc.cpu.pcpi_mul.next_rd[24] myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_48_I1[0]
1 1
.names myrisc.cpu.pcpi_mul.next_rd[32] myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_45_I1[0]
1 1
.names myrisc.cpu.pcpi_mul.next_rd[40] myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_42_I1[0]
1 1
.names myrisc.cpu.pcpi_mul.next_rd[28] myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_39_I1[0]
1 1
.names myrisc.cpu.pcpi_mul.next_rd[36] myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_36_I1[0]
1 1
.names myrisc.cpu.pcpi_mul.next_rd[52] myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_33_I1[0]
1 1
.names myrisc.cpu.pcpi_mul.next_rd[44] myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_30_I1[0]
1 1
.names myrisc.cpu.pcpi_mul.next_rd[56] myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_27_I1[0]
1 1
.names myrisc.cpu.pcpi_mul.next_rd[48] myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_24_I1[0]
1 1
.names myrisc.cpu.pcpi_mul.next_rd[8] myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_17_I1[0]
1 1
.names myrisc.cpu.pcpi_mul.next_rd[0] myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_14_I1[0]
1 1
.names myrisc.cpu.pcpi_mul.next_rd[20] myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_9_I1[0]
1 1
.names myrisc.cpu.pcpi_mul.next_rd[12] myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_8_I1[0]
1 1
.names myrisc.cpu.pcpi_mul.next_rd[16] myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_5_I1[0]
1 1
.names myrisc.cpu.pcpi_mul.next_rd[4] myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_I1[0]
1 1
.names $false myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_47_I3[0]
1 1
.names $false myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_47_I3[1]
1 1
.names $false myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_44_I3[0]
1 1
.names $false myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_44_I3[1]
1 1
.names $false myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_41_I3[0]
1 1
.names $false myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_41_I3[1]
1 1
.names $false myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_38_I3[0]
1 1
.names $false myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_38_I3[1]
1 1
.names $false myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_35_I3[0]
1 1
.names $false myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_35_I3[1]
1 1
.names $false myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_32_I3[0]
1 1
.names $false myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_32_I3[1]
1 1
.names $false myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_29_I3[0]
1 1
.names $false myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_29_I3[1]
1 1
.names $false myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_26_I3[0]
1 1
.names $false myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_26_I3[1]
1 1
.names $false myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_23_I3[0]
1 1
.names $false myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_23_I3[1]
1 1
.names myrisc.cpu.pcpi_mul.rd[60] myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_20_I3[0]
1 1
.names $false myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_16_I3[0]
1 1
.names $false myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_16_I3[1]
1 1
.names $false myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_13_I3[0]
1 1
.names $false myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_13_I3[1]
1 1
.names $false myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_9_I3[0]
1 1
.names $false myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_9_I3[1]
1 1
.names $false myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_7_I3[0]
1 1
.names $false myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_7_I3[1]
1 1
.names $false myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_4_I3[0]
1 1
.names $false myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_4_I3[1]
1 1
.names $false myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_I3[0]
1 1
.names $false myrisc.cpu.pcpi_mul.next_rd_SB_LUT4_O_I3[1]
1 1
.names myrisc.tx.uart_transmitter.r_SM_Main[0] myrisc.tx.uart_transmitter.o_TX_Serial_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
1 1
.names myrisc.tx.uart_transmitter.r_SM_Main[4] myrisc.tx.uart_transmitter.o_TX_Serial_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
1 1
.names $false myrisc.cpu.latched_is_lb_SB_DFFESR_Q_D[1]
1 1
.names $false myrisc.cpu.latched_is_lh_SB_DFFESR_Q_D[1]
1 1
.names $false myrisc.cpu.latched_stalu_SB_DFFESR_Q_D[1]
1 1
.names myrisc.cpu.decoded_imm_SB_DFFE_Q_D[0] myrisc.cpu.instr_jalr_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
1 1
.names $false myrisc.rx.uart_receiver.o_RX_DV_SB_DFFESR_Q_D[0]
1 1
.names $false myrisc.rx.uart_receiver.r_Bit_Index_SB_DFFE_Q_D[3]
1 1
.names $false myrisc.rx.uart_receiver.r_Bit_Index_SB_DFFE_Q_D[4]
1 1
.names $false myrisc.rx.uart_receiver.r_Bit_Index_SB_DFFE_Q_D[5]
1 1
.names $false myrisc.tx.uart_transmitter.r_SM_Main_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
1 1
.names $false myrisc.tx.uart_transmitter.r_SM_Main_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I1_O[4]
1 1
.names $false myrisc.tx.uart_transmitter.r_SM_Main_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I1_O[5]
1 1
.names $false myrisc.tx.uart_transmitter.r_Clock_Count_SB_DFFE_Q_D[12]
1 1
.names $false myrisc.tx.uart_transmitter.r_Clock_Count_SB_DFFE_Q_D[13]
1 1
.names $false myrisc.tx.uart_transmitter.r_Clock_Count_SB_DFFE_Q_D[14]
1 1
.names $false myrisc.tx.uart_transmitter.r_Clock_Count_SB_DFFE_Q_D[15]
1 1
.names $false myrisc.tx.uart_transmitter.r_Clock_Count_SB_DFFE_Q_D[16]
1 1
.names $false myrisc.tx.uart_transmitter.r_Clock_Count_SB_DFFE_Q_D[17]
1 1
.names $false myrisc.tx.uart_transmitter.r_Clock_Count_SB_DFFE_Q_D[18]
1 1
.names $false myrisc.tx.uart_transmitter.r_Clock_Count_SB_DFFE_Q_D[19]
1 1
.names $false myrisc.tx.uart_transmitter.r_Clock_Count_SB_DFFE_Q_D[20]
1 1
.names $false myrisc.tx.uart_transmitter.r_Clock_Count_SB_DFFE_Q_D[21]
1 1
.names $false myrisc.tx.uart_transmitter.r_Clock_Count_SB_DFFE_Q_D[22]
1 1
.names $false myrisc.tx.uart_transmitter.r_Clock_Count_SB_DFFE_Q_D[23]
1 1
.names myrisc.tx.uart_transmitter.o_TX_Serial PIN_22
1 1
.names $false USBPU
1 1
.names PIN_9 leds[0]
1 1
.names PIN_10 leds[1]
1 1
.names PIN_11 leds[2]
1 1
.names PIN_12 leds[3]
1 1
.names PIN_13 leds[4]
1 1
.names PIN_14 leds[5]
1 1
.names PIN_15 leds[6]
1 1
.names PIN_16 leds[7]
1 1
.names CLK myrisc.clk
1 1
.names CLK myrisc.cpu.clk
1 1
.names CLK myrisc.cpu.cpuregs.clk
1 1
.names myrisc.cpu.decoded_rs1[0] myrisc.cpu.cpuregs.raddr1[0]
1 1
.names myrisc.cpu.decoded_rs1[1] myrisc.cpu.cpuregs.raddr1[1]
1 1
.names myrisc.cpu.decoded_rs1[2] myrisc.cpu.cpuregs.raddr1[2]
1 1
.names myrisc.cpu.decoded_rs1[3] myrisc.cpu.cpuregs.raddr1[3]
1 1
.names myrisc.cpu.decoded_rs1[4] myrisc.cpu.cpuregs.raddr1[4]
1 1
.names myrisc.cpu.decoded_rs1[5] myrisc.cpu.cpuregs.raddr1[5]
1 1
.names myrisc.cpu.decoded_rs2[0] myrisc.cpu.cpuregs.raddr2[0]
1 1
.names myrisc.cpu.decoded_rs2[1] myrisc.cpu.cpuregs.raddr2[1]
1 1
.names myrisc.cpu.decoded_rs2[2] myrisc.cpu.cpuregs.raddr2[2]
1 1
.names myrisc.cpu.decoded_rs2[3] myrisc.cpu.cpuregs.raddr2[3]
1 1
.names myrisc.cpu.decoded_rs2[4] myrisc.cpu.cpuregs.raddr2[4]
1 1
.names myrisc.cpu.decoded_rs2[5] myrisc.cpu.cpuregs.raddr2[5]
1 1
.names myrisc.cpu.latched_rd[0] myrisc.cpu.cpuregs.waddr[0]
1 1
.names myrisc.cpu.latched_rd[1] myrisc.cpu.cpuregs.waddr[1]
1 1
.names myrisc.cpu.latched_rd[2] myrisc.cpu.cpuregs.waddr[2]
1 1
.names myrisc.cpu.latched_rd[3] myrisc.cpu.cpuregs.waddr[3]
1 1
.names myrisc.cpu.latched_rd[4] myrisc.cpu.cpuregs.waddr[4]
1 1
.names myrisc.cpu.latched_rd[5] myrisc.cpu.cpuregs.waddr[5]
1 1
.names myrisc.cpu.decoded_rs1[0] myrisc.cpu.cpuregs_raddr1[0]
1 1
.names myrisc.cpu.decoded_rs1[1] myrisc.cpu.cpuregs_raddr1[1]
1 1
.names myrisc.cpu.decoded_rs1[2] myrisc.cpu.cpuregs_raddr1[2]
1 1
.names myrisc.cpu.decoded_rs1[3] myrisc.cpu.cpuregs_raddr1[3]
1 1
.names myrisc.cpu.decoded_rs1[4] myrisc.cpu.cpuregs_raddr1[4]
1 1
.names myrisc.cpu.decoded_rs1[5] myrisc.cpu.cpuregs_raddr1[5]
1 1
.names myrisc.cpu.decoded_rs2[0] myrisc.cpu.cpuregs_raddr2[0]
1 1
.names myrisc.cpu.decoded_rs2[1] myrisc.cpu.cpuregs_raddr2[1]
1 1
.names myrisc.cpu.decoded_rs2[2] myrisc.cpu.cpuregs_raddr2[2]
1 1
.names myrisc.cpu.decoded_rs2[3] myrisc.cpu.cpuregs_raddr2[3]
1 1
.names myrisc.cpu.decoded_rs2[4] myrisc.cpu.cpuregs_raddr2[4]
1 1
.names myrisc.cpu.decoded_rs2[5] myrisc.cpu.cpuregs_raddr2[5]
1 1
.names myrisc.cpu.latched_rd[0] myrisc.cpu.cpuregs_waddr[0]
1 1
.names myrisc.cpu.latched_rd[1] myrisc.cpu.cpuregs_waddr[1]
1 1
.names myrisc.cpu.latched_rd[2] myrisc.cpu.cpuregs_waddr[2]
1 1
.names myrisc.cpu.latched_rd[3] myrisc.cpu.cpuregs_waddr[3]
1 1
.names myrisc.cpu.latched_rd[4] myrisc.cpu.cpuregs_waddr[4]
1 1
.names myrisc.cpu.latched_rd[5] myrisc.cpu.cpuregs_waddr[5]
1 1
.names myrisc.cpu.cpuregs.wdata[0] myrisc.cpu.cpuregs_wrdata[0]
1 1
.names myrisc.cpu.cpuregs.wdata[1] myrisc.cpu.cpuregs_wrdata[1]
1 1
.names myrisc.cpu.cpuregs.wdata[2] myrisc.cpu.cpuregs_wrdata[2]
1 1
.names myrisc.cpu.cpuregs.wdata[3] myrisc.cpu.cpuregs_wrdata[3]
1 1
.names myrisc.cpu.cpuregs.wdata[4] myrisc.cpu.cpuregs_wrdata[4]
1 1
.names myrisc.cpu.cpuregs.wdata[5] myrisc.cpu.cpuregs_wrdata[5]
1 1
.names myrisc.cpu.cpuregs.wdata[6] myrisc.cpu.cpuregs_wrdata[6]
1 1
.names myrisc.cpu.cpuregs.wdata[7] myrisc.cpu.cpuregs_wrdata[7]
1 1
.names myrisc.cpu.cpuregs.wdata[8] myrisc.cpu.cpuregs_wrdata[8]
1 1
.names myrisc.cpu.cpuregs.wdata[9] myrisc.cpu.cpuregs_wrdata[9]
1 1
.names myrisc.cpu.cpuregs.wdata[10] myrisc.cpu.cpuregs_wrdata[10]
1 1
.names myrisc.cpu.cpuregs.wdata[11] myrisc.cpu.cpuregs_wrdata[11]
1 1
.names myrisc.cpu.cpuregs.wdata[12] myrisc.cpu.cpuregs_wrdata[12]
1 1
.names myrisc.cpu.cpuregs.wdata[13] myrisc.cpu.cpuregs_wrdata[13]
1 1
.names myrisc.cpu.cpuregs.wdata[14] myrisc.cpu.cpuregs_wrdata[14]
1 1
.names myrisc.cpu.cpuregs.wdata[15] myrisc.cpu.cpuregs_wrdata[15]
1 1
.names myrisc.cpu.cpuregs.wdata[16] myrisc.cpu.cpuregs_wrdata[16]
1 1
.names myrisc.cpu.cpuregs.wdata[17] myrisc.cpu.cpuregs_wrdata[17]
1 1
.names myrisc.cpu.cpuregs.wdata[18] myrisc.cpu.cpuregs_wrdata[18]
1 1
.names myrisc.cpu.cpuregs.wdata[19] myrisc.cpu.cpuregs_wrdata[19]
1 1
.names myrisc.cpu.cpuregs.wdata[20] myrisc.cpu.cpuregs_wrdata[20]
1 1
.names myrisc.cpu.cpuregs.wdata[21] myrisc.cpu.cpuregs_wrdata[21]
1 1
.names myrisc.cpu.cpuregs.wdata[22] myrisc.cpu.cpuregs_wrdata[22]
1 1
.names myrisc.cpu.cpuregs.wdata[23] myrisc.cpu.cpuregs_wrdata[23]
1 1
.names myrisc.cpu.cpuregs.wdata[24] myrisc.cpu.cpuregs_wrdata[24]
1 1
.names myrisc.cpu.cpuregs.wdata[25] myrisc.cpu.cpuregs_wrdata[25]
1 1
.names myrisc.cpu.cpuregs.wdata[26] myrisc.cpu.cpuregs_wrdata[26]
1 1
.names myrisc.cpu.cpuregs.wdata[27] myrisc.cpu.cpuregs_wrdata[27]
1 1
.names myrisc.cpu.cpuregs.wdata[28] myrisc.cpu.cpuregs_wrdata[28]
1 1
.names myrisc.cpu.cpuregs.wdata[29] myrisc.cpu.cpuregs_wrdata[29]
1 1
.names myrisc.cpu.cpuregs.wdata[30] myrisc.cpu.cpuregs_wrdata[30]
1 1
.names myrisc.cpu.cpuregs.wdata[31] myrisc.cpu.cpuregs_wrdata[31]
1 1
.names myrisc.cpu.mem_addr[0] myrisc.cpu.dbg_mem_addr[0]
1 1
.names myrisc.cpu.mem_addr[1] myrisc.cpu.dbg_mem_addr[1]
1 1
.names myrisc.cpu.mem_addr[2] myrisc.cpu.dbg_mem_addr[2]
1 1
.names myrisc.cpu.mem_addr[3] myrisc.cpu.dbg_mem_addr[3]
1 1
.names myrisc.cpu.mem_addr[4] myrisc.cpu.dbg_mem_addr[4]
1 1
.names myrisc.cpu.mem_addr[5] myrisc.cpu.dbg_mem_addr[5]
1 1
.names myrisc.cpu.mem_addr[6] myrisc.cpu.dbg_mem_addr[6]
1 1
.names myrisc.cpu.mem_addr[7] myrisc.cpu.dbg_mem_addr[7]
1 1
.names myrisc.cpu.mem_addr[8] myrisc.cpu.dbg_mem_addr[8]
1 1
.names myrisc.cpu.mem_addr[9] myrisc.cpu.dbg_mem_addr[9]
1 1
.names myrisc.cpu.mem_addr[10] myrisc.cpu.dbg_mem_addr[10]
1 1
.names myrisc.cpu.mem_addr[11] myrisc.cpu.dbg_mem_addr[11]
1 1
.names myrisc.cpu.mem_addr[12] myrisc.cpu.dbg_mem_addr[12]
1 1
.names myrisc.cpu.mem_addr[13] myrisc.cpu.dbg_mem_addr[13]
1 1
.names myrisc.cpu.mem_addr[14] myrisc.cpu.dbg_mem_addr[14]
1 1
.names myrisc.cpu.mem_addr[15] myrisc.cpu.dbg_mem_addr[15]
1 1
.names myrisc.cpu.mem_addr[16] myrisc.cpu.dbg_mem_addr[16]
1 1
.names myrisc.cpu.mem_addr[17] myrisc.cpu.dbg_mem_addr[17]
1 1
.names myrisc.cpu.mem_addr[18] myrisc.cpu.dbg_mem_addr[18]
1 1
.names myrisc.cpu.mem_addr[19] myrisc.cpu.dbg_mem_addr[19]
1 1
.names myrisc.cpu.mem_addr[20] myrisc.cpu.dbg_mem_addr[20]
1 1
.names myrisc.cpu.mem_addr[21] myrisc.cpu.dbg_mem_addr[21]
1 1
.names myrisc.cpu.mem_addr[22] myrisc.cpu.dbg_mem_addr[22]
1 1
.names myrisc.cpu.mem_addr[23] myrisc.cpu.dbg_mem_addr[23]
1 1
.names myrisc.cpu.mem_addr[24] myrisc.cpu.dbg_mem_addr[24]
1 1
.names myrisc.cpu.mem_addr[25] myrisc.cpu.dbg_mem_addr[25]
1 1
.names myrisc.cpu.mem_addr[26] myrisc.cpu.dbg_mem_addr[26]
1 1
.names myrisc.cpu.mem_addr[27] myrisc.cpu.dbg_mem_addr[27]
1 1
.names myrisc.cpu.mem_addr[28] myrisc.cpu.dbg_mem_addr[28]
1 1
.names myrisc.cpu.mem_addr[29] myrisc.cpu.dbg_mem_addr[29]
1 1
.names myrisc.cpu.mem_addr[30] myrisc.cpu.dbg_mem_addr[30]
1 1
.names myrisc.cpu.mem_addr[31] myrisc.cpu.dbg_mem_addr[31]
1 1
.names myrisc.cpu.mem_rdata[16] myrisc.cpu.dbg_mem_rdata[16]
1 1
.names myrisc.cpu.mem_rdata[17] myrisc.cpu.dbg_mem_rdata[17]
1 1
.names myrisc.cpu.mem_rdata[18] myrisc.cpu.dbg_mem_rdata[18]
1 1
.names myrisc.cpu.mem_rdata[19] myrisc.cpu.dbg_mem_rdata[19]
1 1
.names myrisc.cpu.mem_rdata[20] myrisc.cpu.dbg_mem_rdata[20]
1 1
.names myrisc.cpu.mem_rdata[21] myrisc.cpu.dbg_mem_rdata[21]
1 1
.names myrisc.cpu.mem_rdata[22] myrisc.cpu.dbg_mem_rdata[22]
1 1
.names myrisc.cpu.mem_rdata[23] myrisc.cpu.dbg_mem_rdata[23]
1 1
.names myrisc.cpu.mem_rdata[24] myrisc.cpu.dbg_mem_rdata[24]
1 1
.names myrisc.cpu.mem_rdata[25] myrisc.cpu.dbg_mem_rdata[25]
1 1
.names myrisc.cpu.mem_rdata[26] myrisc.cpu.dbg_mem_rdata[26]
1 1
.names myrisc.cpu.mem_rdata[27] myrisc.cpu.dbg_mem_rdata[27]
1 1
.names myrisc.cpu.mem_rdata[28] myrisc.cpu.dbg_mem_rdata[28]
1 1
.names myrisc.cpu.mem_rdata[29] myrisc.cpu.dbg_mem_rdata[29]
1 1
.names myrisc.cpu.mem_rdata[30] myrisc.cpu.dbg_mem_rdata[30]
1 1
.names myrisc.cpu.mem_rdata[31] myrisc.cpu.dbg_mem_rdata[31]
1 1
.names myrisc.cpu.mem_valid myrisc.cpu.dbg_mem_valid
1 1
.names myrisc.cpu.mem_wdata[0] myrisc.cpu.dbg_mem_wdata[0]
1 1
.names myrisc.cpu.mem_wdata[1] myrisc.cpu.dbg_mem_wdata[1]
1 1
.names myrisc.cpu.mem_wdata[2] myrisc.cpu.dbg_mem_wdata[2]
1 1
.names myrisc.cpu.mem_wdata[3] myrisc.cpu.dbg_mem_wdata[3]
1 1
.names myrisc.cpu.mem_wdata[4] myrisc.cpu.dbg_mem_wdata[4]
1 1
.names myrisc.cpu.mem_wdata[5] myrisc.cpu.dbg_mem_wdata[5]
1 1
.names myrisc.cpu.mem_wdata[6] myrisc.cpu.dbg_mem_wdata[6]
1 1
.names myrisc.cpu.mem_wdata[7] myrisc.cpu.dbg_mem_wdata[7]
1 1
.names myrisc.cpu.mem_wdata[8] myrisc.cpu.dbg_mem_wdata[8]
1 1
.names myrisc.cpu.mem_wdata[9] myrisc.cpu.dbg_mem_wdata[9]
1 1
.names myrisc.cpu.mem_wdata[10] myrisc.cpu.dbg_mem_wdata[10]
1 1
.names myrisc.cpu.mem_wdata[11] myrisc.cpu.dbg_mem_wdata[11]
1 1
.names myrisc.cpu.mem_wdata[12] myrisc.cpu.dbg_mem_wdata[12]
1 1
.names myrisc.cpu.mem_wdata[13] myrisc.cpu.dbg_mem_wdata[13]
1 1
.names myrisc.cpu.mem_wdata[14] myrisc.cpu.dbg_mem_wdata[14]
1 1
.names myrisc.cpu.mem_wdata[15] myrisc.cpu.dbg_mem_wdata[15]
1 1
.names myrisc.cpu.mem_wdata[16] myrisc.cpu.dbg_mem_wdata[16]
1 1
.names myrisc.cpu.mem_wdata[17] myrisc.cpu.dbg_mem_wdata[17]
1 1
.names myrisc.cpu.mem_wdata[18] myrisc.cpu.dbg_mem_wdata[18]
1 1
.names myrisc.cpu.mem_wdata[19] myrisc.cpu.dbg_mem_wdata[19]
1 1
.names myrisc.cpu.mem_wdata[20] myrisc.cpu.dbg_mem_wdata[20]
1 1
.names myrisc.cpu.mem_wdata[21] myrisc.cpu.dbg_mem_wdata[21]
1 1
.names myrisc.cpu.mem_wdata[22] myrisc.cpu.dbg_mem_wdata[22]
1 1
.names myrisc.cpu.mem_wdata[23] myrisc.cpu.dbg_mem_wdata[23]
1 1
.names myrisc.cpu.mem_wdata[24] myrisc.cpu.dbg_mem_wdata[24]
1 1
.names myrisc.cpu.mem_wdata[25] myrisc.cpu.dbg_mem_wdata[25]
1 1
.names myrisc.cpu.mem_wdata[26] myrisc.cpu.dbg_mem_wdata[26]
1 1
.names myrisc.cpu.mem_wdata[27] myrisc.cpu.dbg_mem_wdata[27]
1 1
.names myrisc.cpu.mem_wdata[28] myrisc.cpu.dbg_mem_wdata[28]
1 1
.names myrisc.cpu.mem_wdata[29] myrisc.cpu.dbg_mem_wdata[29]
1 1
.names myrisc.cpu.mem_wdata[30] myrisc.cpu.dbg_mem_wdata[30]
1 1
.names myrisc.cpu.mem_wdata[31] myrisc.cpu.dbg_mem_wdata[31]
1 1
.names myrisc.intcon_reg.wen myrisc.cpu.dbg_mem_wstrb[0]
1 1
.names myrisc.cpu.mem_wstrb[1] myrisc.cpu.dbg_mem_wstrb[1]
1 1
.names myrisc.cpu.mem_wstrb[2] myrisc.cpu.dbg_mem_wstrb[2]
1 1
.names myrisc.cpu.mem_wstrb[3] myrisc.cpu.dbg_mem_wstrb[3]
1 1
.names $undef myrisc.cpu.decoded_rs[0]
1 1
.names $undef myrisc.cpu.decoded_rs[1]
1 1
.names $undef myrisc.cpu.decoded_rs[2]
1 1
.names $undef myrisc.cpu.decoded_rs[3]
1 1
.names $undef myrisc.cpu.decoded_rs[4]
1 1
.names $undef myrisc.cpu.decoded_rs[5]
1 1
.names $false myrisc.cpu.irq[0]
1 1
.names $false myrisc.cpu.irq[1]
1 1
.names $false myrisc.cpu.irq[2]
1 1
.names PIN_19 myrisc.cpu.irq[5]
1 1
.names PIN_18 myrisc.cpu.irq[6]
1 1
.names PIN_17 myrisc.cpu.irq[7]
1 1
.names $false myrisc.cpu.mem_la_addr[0]
1 1
.names $false myrisc.cpu.mem_la_addr[1]
1 1
.names myrisc.cpu.reg_op2[0] myrisc.cpu.mem_la_wdata[0]
1 1
.names myrisc.cpu.reg_op2[1] myrisc.cpu.mem_la_wdata[1]
1 1
.names myrisc.cpu.reg_op2[2] myrisc.cpu.mem_la_wdata[2]
1 1
.names myrisc.cpu.reg_op2[3] myrisc.cpu.mem_la_wdata[3]
1 1
.names myrisc.cpu.reg_op2[4] myrisc.cpu.mem_la_wdata[4]
1 1
.names myrisc.cpu.reg_op2[5] myrisc.cpu.mem_la_wdata[5]
1 1
.names myrisc.cpu.reg_op2[6] myrisc.cpu.mem_la_wdata[6]
1 1
.names myrisc.cpu.reg_op2[7] myrisc.cpu.mem_la_wdata[7]
1 1
.names myrisc.cpu.dbg_mem_rdata[0] myrisc.cpu.mem_rdata[0]
1 1
.names myrisc.cpu.dbg_mem_rdata[1] myrisc.cpu.mem_rdata[1]
1 1
.names myrisc.cpu.dbg_mem_rdata[2] myrisc.cpu.mem_rdata[2]
1 1
.names myrisc.cpu.dbg_mem_rdata[3] myrisc.cpu.mem_rdata[3]
1 1
.names myrisc.cpu.dbg_mem_rdata[4] myrisc.cpu.mem_rdata[4]
1 1
.names myrisc.cpu.dbg_mem_rdata[5] myrisc.cpu.mem_rdata[5]
1 1
.names myrisc.cpu.dbg_mem_rdata[6] myrisc.cpu.mem_rdata[6]
1 1
.names myrisc.cpu.dbg_mem_rdata[7] myrisc.cpu.mem_rdata[7]
1 1
.names myrisc.cpu.dbg_mem_rdata[8] myrisc.cpu.mem_rdata[8]
1 1
.names myrisc.cpu.dbg_mem_rdata[9] myrisc.cpu.mem_rdata[9]
1 1
.names myrisc.cpu.dbg_mem_rdata[10] myrisc.cpu.mem_rdata[10]
1 1
.names myrisc.cpu.dbg_mem_rdata[11] myrisc.cpu.mem_rdata[11]
1 1
.names myrisc.cpu.dbg_mem_rdata[12] myrisc.cpu.mem_rdata[12]
1 1
.names myrisc.cpu.dbg_mem_rdata[13] myrisc.cpu.mem_rdata[13]
1 1
.names myrisc.cpu.dbg_mem_rdata[14] myrisc.cpu.mem_rdata[14]
1 1
.names myrisc.cpu.dbg_mem_rdata[15] myrisc.cpu.mem_rdata[15]
1 1
.names myrisc.intcon_reg.wen myrisc.cpu.mem_wstrb[0]
1 1
.names $undef myrisc.cpu.next_pc[0]
1 1
.names CLK myrisc.cpu.pcpi_div.clk
1 1
.names myrisc.cpu.pcpi_insn[0] myrisc.cpu.pcpi_div.pcpi_insn[0]
1 1
.names myrisc.cpu.pcpi_insn[1] myrisc.cpu.pcpi_div.pcpi_insn[1]
1 1
.names myrisc.cpu.pcpi_insn[2] myrisc.cpu.pcpi_div.pcpi_insn[2]
1 1
.names myrisc.cpu.pcpi_insn[3] myrisc.cpu.pcpi_div.pcpi_insn[3]
1 1
.names myrisc.cpu.pcpi_insn[4] myrisc.cpu.pcpi_div.pcpi_insn[4]
1 1
.names myrisc.cpu.pcpi_insn[5] myrisc.cpu.pcpi_div.pcpi_insn[5]
1 1
.names myrisc.cpu.pcpi_insn[6] myrisc.cpu.pcpi_div.pcpi_insn[6]
1 1
.names $undef myrisc.cpu.pcpi_div.pcpi_insn[7]
1 1
.names $undef myrisc.cpu.pcpi_div.pcpi_insn[8]
1 1
.names $undef myrisc.cpu.pcpi_div.pcpi_insn[9]
1 1
.names $undef myrisc.cpu.pcpi_div.pcpi_insn[10]
1 1
.names $undef myrisc.cpu.pcpi_div.pcpi_insn[11]
1 1
.names myrisc.cpu.pcpi_insn[12] myrisc.cpu.pcpi_div.pcpi_insn[12]
1 1
.names myrisc.cpu.pcpi_insn[13] myrisc.cpu.pcpi_div.pcpi_insn[13]
1 1
.names myrisc.cpu.pcpi_insn[14] myrisc.cpu.pcpi_div.pcpi_insn[14]
1 1
.names $undef myrisc.cpu.pcpi_div.pcpi_insn[15]
1 1
.names $undef myrisc.cpu.pcpi_div.pcpi_insn[16]
1 1
.names $undef myrisc.cpu.pcpi_div.pcpi_insn[17]
1 1
.names $undef myrisc.cpu.pcpi_div.pcpi_insn[18]
1 1
.names $undef myrisc.cpu.pcpi_div.pcpi_insn[19]
1 1
.names $undef myrisc.cpu.pcpi_div.pcpi_insn[20]
1 1
.names $undef myrisc.cpu.pcpi_div.pcpi_insn[21]
1 1
.names $undef myrisc.cpu.pcpi_div.pcpi_insn[22]
1 1
.names $undef myrisc.cpu.pcpi_div.pcpi_insn[23]
1 1
.names $undef myrisc.cpu.pcpi_div.pcpi_insn[24]
1 1
.names myrisc.cpu.pcpi_insn[25] myrisc.cpu.pcpi_div.pcpi_insn[25]
1 1
.names myrisc.cpu.pcpi_insn[26] myrisc.cpu.pcpi_div.pcpi_insn[26]
1 1
.names myrisc.cpu.pcpi_insn[27] myrisc.cpu.pcpi_div.pcpi_insn[27]
1 1
.names myrisc.cpu.pcpi_insn[28] myrisc.cpu.pcpi_div.pcpi_insn[28]
1 1
.names myrisc.cpu.pcpi_insn[29] myrisc.cpu.pcpi_div.pcpi_insn[29]
1 1
.names myrisc.cpu.pcpi_insn[30] myrisc.cpu.pcpi_div.pcpi_insn[30]
1 1
.names myrisc.cpu.pcpi_insn[31] myrisc.cpu.pcpi_div.pcpi_insn[31]
1 1
.names myrisc.cpu.pcpi_div.pcpi_wr myrisc.cpu.pcpi_div.pcpi_ready
1 1
.names myrisc.cpu.reg_op1[0] myrisc.cpu.pcpi_div.pcpi_rs1[0]
1 1
.names myrisc.cpu.reg_op1[1] myrisc.cpu.pcpi_div.pcpi_rs1[1]
1 1
.names myrisc.cpu.reg_op1[2] myrisc.cpu.pcpi_div.pcpi_rs1[2]
1 1
.names myrisc.cpu.reg_op1[3] myrisc.cpu.pcpi_div.pcpi_rs1[3]
1 1
.names myrisc.cpu.reg_op1[4] myrisc.cpu.pcpi_div.pcpi_rs1[4]
1 1
.names myrisc.cpu.reg_op1[5] myrisc.cpu.pcpi_div.pcpi_rs1[5]
1 1
.names myrisc.cpu.reg_op1[6] myrisc.cpu.pcpi_div.pcpi_rs1[6]
1 1
.names myrisc.cpu.reg_op1[7] myrisc.cpu.pcpi_div.pcpi_rs1[7]
1 1
.names myrisc.cpu.reg_op1[8] myrisc.cpu.pcpi_div.pcpi_rs1[8]
1 1
.names myrisc.cpu.reg_op1[9] myrisc.cpu.pcpi_div.pcpi_rs1[9]
1 1
.names myrisc.cpu.reg_op1[10] myrisc.cpu.pcpi_div.pcpi_rs1[10]
1 1
.names myrisc.cpu.reg_op1[11] myrisc.cpu.pcpi_div.pcpi_rs1[11]
1 1
.names myrisc.cpu.reg_op1[12] myrisc.cpu.pcpi_div.pcpi_rs1[12]
1 1
.names myrisc.cpu.reg_op1[13] myrisc.cpu.pcpi_div.pcpi_rs1[13]
1 1
.names myrisc.cpu.reg_op1[14] myrisc.cpu.pcpi_div.pcpi_rs1[14]
1 1
.names myrisc.cpu.reg_op1[15] myrisc.cpu.pcpi_div.pcpi_rs1[15]
1 1
.names myrisc.cpu.reg_op1[16] myrisc.cpu.pcpi_div.pcpi_rs1[16]
1 1
.names myrisc.cpu.reg_op1[17] myrisc.cpu.pcpi_div.pcpi_rs1[17]
1 1
.names myrisc.cpu.reg_op1[18] myrisc.cpu.pcpi_div.pcpi_rs1[18]
1 1
.names myrisc.cpu.reg_op1[19] myrisc.cpu.pcpi_div.pcpi_rs1[19]
1 1
.names myrisc.cpu.reg_op1[20] myrisc.cpu.pcpi_div.pcpi_rs1[20]
1 1
.names myrisc.cpu.reg_op1[21] myrisc.cpu.pcpi_div.pcpi_rs1[21]
1 1
.names myrisc.cpu.reg_op1[22] myrisc.cpu.pcpi_div.pcpi_rs1[22]
1 1
.names myrisc.cpu.reg_op1[23] myrisc.cpu.pcpi_div.pcpi_rs1[23]
1 1
.names myrisc.cpu.reg_op1[24] myrisc.cpu.pcpi_div.pcpi_rs1[24]
1 1
.names myrisc.cpu.reg_op1[25] myrisc.cpu.pcpi_div.pcpi_rs1[25]
1 1
.names myrisc.cpu.reg_op1[26] myrisc.cpu.pcpi_div.pcpi_rs1[26]
1 1
.names myrisc.cpu.reg_op1[27] myrisc.cpu.pcpi_div.pcpi_rs1[27]
1 1
.names myrisc.cpu.reg_op1[28] myrisc.cpu.pcpi_div.pcpi_rs1[28]
1 1
.names myrisc.cpu.reg_op1[29] myrisc.cpu.pcpi_div.pcpi_rs1[29]
1 1
.names myrisc.cpu.reg_op1[30] myrisc.cpu.pcpi_div.pcpi_rs1[30]
1 1
.names myrisc.cpu.reg_op1[31] myrisc.cpu.pcpi_div.pcpi_rs1[31]
1 1
.names myrisc.cpu.reg_op2[0] myrisc.cpu.pcpi_div.pcpi_rs2[0]
1 1
.names myrisc.cpu.reg_op2[1] myrisc.cpu.pcpi_div.pcpi_rs2[1]
1 1
.names myrisc.cpu.reg_op2[2] myrisc.cpu.pcpi_div.pcpi_rs2[2]
1 1
.names myrisc.cpu.reg_op2[3] myrisc.cpu.pcpi_div.pcpi_rs2[3]
1 1
.names myrisc.cpu.reg_op2[4] myrisc.cpu.pcpi_div.pcpi_rs2[4]
1 1
.names myrisc.cpu.reg_op2[5] myrisc.cpu.pcpi_div.pcpi_rs2[5]
1 1
.names myrisc.cpu.reg_op2[6] myrisc.cpu.pcpi_div.pcpi_rs2[6]
1 1
.names myrisc.cpu.reg_op2[7] myrisc.cpu.pcpi_div.pcpi_rs2[7]
1 1
.names myrisc.cpu.reg_op2[8] myrisc.cpu.pcpi_div.pcpi_rs2[8]
1 1
.names myrisc.cpu.reg_op2[9] myrisc.cpu.pcpi_div.pcpi_rs2[9]
1 1
.names myrisc.cpu.reg_op2[10] myrisc.cpu.pcpi_div.pcpi_rs2[10]
1 1
.names myrisc.cpu.reg_op2[11] myrisc.cpu.pcpi_div.pcpi_rs2[11]
1 1
.names myrisc.cpu.reg_op2[12] myrisc.cpu.pcpi_div.pcpi_rs2[12]
1 1
.names myrisc.cpu.reg_op2[13] myrisc.cpu.pcpi_div.pcpi_rs2[13]
1 1
.names myrisc.cpu.reg_op2[14] myrisc.cpu.pcpi_div.pcpi_rs2[14]
1 1
.names myrisc.cpu.reg_op2[15] myrisc.cpu.pcpi_div.pcpi_rs2[15]
1 1
.names myrisc.cpu.reg_op2[16] myrisc.cpu.pcpi_div.pcpi_rs2[16]
1 1
.names myrisc.cpu.reg_op2[17] myrisc.cpu.pcpi_div.pcpi_rs2[17]
1 1
.names myrisc.cpu.reg_op2[18] myrisc.cpu.pcpi_div.pcpi_rs2[18]
1 1
.names myrisc.cpu.reg_op2[19] myrisc.cpu.pcpi_div.pcpi_rs2[19]
1 1
.names myrisc.cpu.reg_op2[20] myrisc.cpu.pcpi_div.pcpi_rs2[20]
1 1
.names myrisc.cpu.reg_op2[21] myrisc.cpu.pcpi_div.pcpi_rs2[21]
1 1
.names myrisc.cpu.reg_op2[22] myrisc.cpu.pcpi_div.pcpi_rs2[22]
1 1
.names myrisc.cpu.reg_op2[23] myrisc.cpu.pcpi_div.pcpi_rs2[23]
1 1
.names myrisc.cpu.reg_op2[24] myrisc.cpu.pcpi_div.pcpi_rs2[24]
1 1
.names myrisc.cpu.reg_op2[25] myrisc.cpu.pcpi_div.pcpi_rs2[25]
1 1
.names myrisc.cpu.reg_op2[26] myrisc.cpu.pcpi_div.pcpi_rs2[26]
1 1
.names myrisc.cpu.reg_op2[27] myrisc.cpu.pcpi_div.pcpi_rs2[27]
1 1
.names myrisc.cpu.reg_op2[28] myrisc.cpu.pcpi_div.pcpi_rs2[28]
1 1
.names myrisc.cpu.reg_op2[29] myrisc.cpu.pcpi_div.pcpi_rs2[29]
1 1
.names myrisc.cpu.reg_op2[30] myrisc.cpu.pcpi_div.pcpi_rs2[30]
1 1
.names myrisc.cpu.reg_op2[31] myrisc.cpu.pcpi_div.pcpi_rs2[31]
1 1
.names myrisc.cpu.pcpi_valid myrisc.cpu.pcpi_div.pcpi_valid
1 1
.names resetn myrisc.cpu.pcpi_div.resetn
1 1
.names myrisc.cpu.pcpi_div.pcpi_rd[0] myrisc.cpu.pcpi_div_rd[0]
1 1
.names myrisc.cpu.pcpi_div.pcpi_rd[1] myrisc.cpu.pcpi_div_rd[1]
1 1
.names myrisc.cpu.pcpi_div.pcpi_rd[2] myrisc.cpu.pcpi_div_rd[2]
1 1
.names myrisc.cpu.pcpi_div.pcpi_rd[3] myrisc.cpu.pcpi_div_rd[3]
1 1
.names myrisc.cpu.pcpi_div.pcpi_rd[4] myrisc.cpu.pcpi_div_rd[4]
1 1
.names myrisc.cpu.pcpi_div.pcpi_rd[5] myrisc.cpu.pcpi_div_rd[5]
1 1
.names myrisc.cpu.pcpi_div.pcpi_rd[6] myrisc.cpu.pcpi_div_rd[6]
1 1
.names myrisc.cpu.pcpi_div.pcpi_rd[7] myrisc.cpu.pcpi_div_rd[7]
1 1
.names myrisc.cpu.pcpi_div.pcpi_rd[8] myrisc.cpu.pcpi_div_rd[8]
1 1
.names myrisc.cpu.pcpi_div.pcpi_rd[9] myrisc.cpu.pcpi_div_rd[9]
1 1
.names myrisc.cpu.pcpi_div.pcpi_rd[10] myrisc.cpu.pcpi_div_rd[10]
1 1
.names myrisc.cpu.pcpi_div.pcpi_rd[11] myrisc.cpu.pcpi_div_rd[11]
1 1
.names myrisc.cpu.pcpi_div.pcpi_rd[12] myrisc.cpu.pcpi_div_rd[12]
1 1
.names myrisc.cpu.pcpi_div.pcpi_rd[13] myrisc.cpu.pcpi_div_rd[13]
1 1
.names myrisc.cpu.pcpi_div.pcpi_rd[14] myrisc.cpu.pcpi_div_rd[14]
1 1
.names myrisc.cpu.pcpi_div.pcpi_rd[15] myrisc.cpu.pcpi_div_rd[15]
1 1
.names myrisc.cpu.pcpi_div.pcpi_rd[16] myrisc.cpu.pcpi_div_rd[16]
1 1
.names myrisc.cpu.pcpi_div.pcpi_rd[17] myrisc.cpu.pcpi_div_rd[17]
1 1
.names myrisc.cpu.pcpi_div.pcpi_rd[18] myrisc.cpu.pcpi_div_rd[18]
1 1
.names myrisc.cpu.pcpi_div.pcpi_rd[19] myrisc.cpu.pcpi_div_rd[19]
1 1
.names myrisc.cpu.pcpi_div.pcpi_rd[20] myrisc.cpu.pcpi_div_rd[20]
1 1
.names myrisc.cpu.pcpi_div.pcpi_rd[21] myrisc.cpu.pcpi_div_rd[21]
1 1
.names myrisc.cpu.pcpi_div.pcpi_rd[22] myrisc.cpu.pcpi_div_rd[22]
1 1
.names myrisc.cpu.pcpi_div.pcpi_rd[23] myrisc.cpu.pcpi_div_rd[23]
1 1
.names myrisc.cpu.pcpi_div.pcpi_rd[24] myrisc.cpu.pcpi_div_rd[24]
1 1
.names myrisc.cpu.pcpi_div.pcpi_rd[25] myrisc.cpu.pcpi_div_rd[25]
1 1
.names myrisc.cpu.pcpi_div.pcpi_rd[26] myrisc.cpu.pcpi_div_rd[26]
1 1
.names myrisc.cpu.pcpi_div.pcpi_rd[27] myrisc.cpu.pcpi_div_rd[27]
1 1
.names myrisc.cpu.pcpi_div.pcpi_rd[28] myrisc.cpu.pcpi_div_rd[28]
1 1
.names myrisc.cpu.pcpi_div.pcpi_rd[29] myrisc.cpu.pcpi_div_rd[29]
1 1
.names myrisc.cpu.pcpi_div.pcpi_rd[30] myrisc.cpu.pcpi_div_rd[30]
1 1
.names myrisc.cpu.pcpi_div.pcpi_rd[31] myrisc.cpu.pcpi_div_rd[31]
1 1
.names myrisc.cpu.pcpi_div.pcpi_wr myrisc.cpu.pcpi_div_ready
1 1
.names myrisc.cpu.pcpi_div.pcpi_wait myrisc.cpu.pcpi_div_wait
1 1
.names myrisc.cpu.pcpi_div.pcpi_wr myrisc.cpu.pcpi_div_wr
1 1
.names $undef myrisc.cpu.pcpi_insn[7]
1 1
.names $undef myrisc.cpu.pcpi_insn[8]
1 1
.names $undef myrisc.cpu.pcpi_insn[9]
1 1
.names $undef myrisc.cpu.pcpi_insn[10]
1 1
.names $undef myrisc.cpu.pcpi_insn[11]
1 1
.names $undef myrisc.cpu.pcpi_insn[15]
1 1
.names $undef myrisc.cpu.pcpi_insn[16]
1 1
.names $undef myrisc.cpu.pcpi_insn[17]
1 1
.names $undef myrisc.cpu.pcpi_insn[18]
1 1
.names $undef myrisc.cpu.pcpi_insn[19]
1 1
.names $undef myrisc.cpu.pcpi_insn[20]
1 1
.names $undef myrisc.cpu.pcpi_insn[21]
1 1
.names $undef myrisc.cpu.pcpi_insn[22]
1 1
.names $undef myrisc.cpu.pcpi_insn[23]
1 1
.names $undef myrisc.cpu.pcpi_insn[24]
1 1
.names $true myrisc.cpu.pcpi_int_wr
1 1
.names CLK myrisc.cpu.pcpi_mul.clk
1 1
.names $true myrisc.cpu.pcpi_mul.i[0]
1 1
.names $false myrisc.cpu.pcpi_mul.i[1]
1 1
.names $false myrisc.cpu.pcpi_mul.i[2]
1 1
.names $false myrisc.cpu.pcpi_mul.i[3]
1 1
.names $false myrisc.cpu.pcpi_mul.i[4]
1 1
.names $false myrisc.cpu.pcpi_mul.i[5]
1 1
.names $false myrisc.cpu.pcpi_mul.i[6]
1 1
.names $false myrisc.cpu.pcpi_mul.i[7]
1 1
.names $false myrisc.cpu.pcpi_mul.i[8]
1 1
.names $false myrisc.cpu.pcpi_mul.i[9]
1 1
.names $false myrisc.cpu.pcpi_mul.i[10]
1 1
.names $false myrisc.cpu.pcpi_mul.i[11]
1 1
.names $false myrisc.cpu.pcpi_mul.i[12]
1 1
.names $false myrisc.cpu.pcpi_mul.i[13]
1 1
.names $false myrisc.cpu.pcpi_mul.i[14]
1 1
.names $false myrisc.cpu.pcpi_mul.i[15]
1 1
.names $false myrisc.cpu.pcpi_mul.i[16]
1 1
.names $false myrisc.cpu.pcpi_mul.i[17]
1 1
.names $false myrisc.cpu.pcpi_mul.i[18]
1 1
.names $false myrisc.cpu.pcpi_mul.i[19]
1 1
.names $false myrisc.cpu.pcpi_mul.i[20]
1 1
.names $false myrisc.cpu.pcpi_mul.i[21]
1 1
.names $false myrisc.cpu.pcpi_mul.i[22]
1 1
.names $false myrisc.cpu.pcpi_mul.i[23]
1 1
.names $false myrisc.cpu.pcpi_mul.i[24]
1 1
.names $false myrisc.cpu.pcpi_mul.i[25]
1 1
.names $false myrisc.cpu.pcpi_mul.i[26]
1 1
.names $false myrisc.cpu.pcpi_mul.i[27]
1 1
.names $false myrisc.cpu.pcpi_mul.i[28]
1 1
.names $false myrisc.cpu.pcpi_mul.i[29]
1 1
.names $false myrisc.cpu.pcpi_mul.i[30]
1 1
.names $false myrisc.cpu.pcpi_mul.i[31]
1 1
.names myrisc.cpu.pcpi_mul.instr_mulh myrisc.cpu.pcpi_mul.instr_rs2_signed
1 1
.names $false myrisc.cpu.pcpi_mul.j[0]
1 1
.names $false myrisc.cpu.pcpi_mul.j[1]
1 1
.names $false myrisc.cpu.pcpi_mul.j[2]
1 1
.names $false myrisc.cpu.pcpi_mul.j[3]
1 1
.names $false myrisc.cpu.pcpi_mul.j[4]
1 1
.names $false myrisc.cpu.pcpi_mul.j[5]
1 1
.names $true myrisc.cpu.pcpi_mul.j[6]
1 1
.names $false myrisc.cpu.pcpi_mul.j[7]
1 1
.names $false myrisc.cpu.pcpi_mul.j[8]
1 1
.names $false myrisc.cpu.pcpi_mul.j[9]
1 1
.names $false myrisc.cpu.pcpi_mul.j[10]
1 1
.names $false myrisc.cpu.pcpi_mul.j[11]
1 1
.names $false myrisc.cpu.pcpi_mul.j[12]
1 1
.names $false myrisc.cpu.pcpi_mul.j[13]
1 1
.names $false myrisc.cpu.pcpi_mul.j[14]
1 1
.names $false myrisc.cpu.pcpi_mul.j[15]
1 1
.names $false myrisc.cpu.pcpi_mul.j[16]
1 1
.names $false myrisc.cpu.pcpi_mul.j[17]
1 1
.names $false myrisc.cpu.pcpi_mul.j[18]
1 1
.names $false myrisc.cpu.pcpi_mul.j[19]
1 1
.names $false myrisc.cpu.pcpi_mul.j[20]
1 1
.names $false myrisc.cpu.pcpi_mul.j[21]
1 1
.names $false myrisc.cpu.pcpi_mul.j[22]
1 1
.names $false myrisc.cpu.pcpi_mul.j[23]
1 1
.names $false myrisc.cpu.pcpi_mul.j[24]
1 1
.names $false myrisc.cpu.pcpi_mul.j[25]
1 1
.names $false myrisc.cpu.pcpi_mul.j[26]
1 1
.names $false myrisc.cpu.pcpi_mul.j[27]
1 1
.names $false myrisc.cpu.pcpi_mul.j[28]
1 1
.names $false myrisc.cpu.pcpi_mul.j[29]
1 1
.names $false myrisc.cpu.pcpi_mul.j[30]
1 1
.names $false myrisc.cpu.pcpi_mul.j[31]
1 1
.names $false myrisc.cpu.pcpi_mul.next_rdt[0]
1 1
.names $false myrisc.cpu.pcpi_mul.next_rdt[1]
1 1
.names $false myrisc.cpu.pcpi_mul.next_rdt[2]
1 1
.names $false myrisc.cpu.pcpi_mul.next_rdt[4]
1 1
.names $false myrisc.cpu.pcpi_mul.next_rdt[5]
1 1
.names $false myrisc.cpu.pcpi_mul.next_rdt[6]
1 1
.names $false myrisc.cpu.pcpi_mul.next_rdt[8]
1 1
.names $false myrisc.cpu.pcpi_mul.next_rdt[9]
1 1
.names $false myrisc.cpu.pcpi_mul.next_rdt[10]
1 1
.names $false myrisc.cpu.pcpi_mul.next_rdt[12]
1 1
.names $false myrisc.cpu.pcpi_mul.next_rdt[13]
1 1
.names $false myrisc.cpu.pcpi_mul.next_rdt[14]
1 1
.names $false myrisc.cpu.pcpi_mul.next_rdt[16]
1 1
.names $false myrisc.cpu.pcpi_mul.next_rdt[17]
1 1
.names $false myrisc.cpu.pcpi_mul.next_rdt[18]
1 1
.names $false myrisc.cpu.pcpi_mul.next_rdt[20]
1 1
.names $false myrisc.cpu.pcpi_mul.next_rdt[21]
1 1
.names $false myrisc.cpu.pcpi_mul.next_rdt[22]
1 1
.names $false myrisc.cpu.pcpi_mul.next_rdt[24]
1 1
.names $false myrisc.cpu.pcpi_mul.next_rdt[25]
1 1
.names $false myrisc.cpu.pcpi_mul.next_rdt[26]
1 1
.names $false myrisc.cpu.pcpi_mul.next_rdt[28]
1 1
.names $false myrisc.cpu.pcpi_mul.next_rdt[29]
1 1
.names $false myrisc.cpu.pcpi_mul.next_rdt[30]
1 1
.names $false myrisc.cpu.pcpi_mul.next_rdt[32]
1 1
.names $false myrisc.cpu.pcpi_mul.next_rdt[33]
1 1
.names $false myrisc.cpu.pcpi_mul.next_rdt[34]
1 1
.names $false myrisc.cpu.pcpi_mul.next_rdt[36]
1 1
.names $false myrisc.cpu.pcpi_mul.next_rdt[37]
1 1
.names $false myrisc.cpu.pcpi_mul.next_rdt[38]
1 1
.names $false myrisc.cpu.pcpi_mul.next_rdt[40]
1 1
.names $false myrisc.cpu.pcpi_mul.next_rdt[41]
1 1
.names $false myrisc.cpu.pcpi_mul.next_rdt[42]
1 1
.names $false myrisc.cpu.pcpi_mul.next_rdt[44]
1 1
.names $false myrisc.cpu.pcpi_mul.next_rdt[45]
1 1
.names $false myrisc.cpu.pcpi_mul.next_rdt[46]
1 1
.names $false myrisc.cpu.pcpi_mul.next_rdt[48]
1 1
.names $false myrisc.cpu.pcpi_mul.next_rdt[49]
1 1
.names $false myrisc.cpu.pcpi_mul.next_rdt[50]
1 1
.names $false myrisc.cpu.pcpi_mul.next_rdt[52]
1 1
.names $false myrisc.cpu.pcpi_mul.next_rdt[53]
1 1
.names $false myrisc.cpu.pcpi_mul.next_rdt[54]
1 1
.names $false myrisc.cpu.pcpi_mul.next_rdt[56]
1 1
.names $false myrisc.cpu.pcpi_mul.next_rdt[57]
1 1
.names $false myrisc.cpu.pcpi_mul.next_rdt[58]
1 1
.names $false myrisc.cpu.pcpi_mul.next_rdx[0]
1 1
.names $false myrisc.cpu.pcpi_mul.next_rdx[1]
1 1
.names $false myrisc.cpu.pcpi_mul.next_rdx[2]
1 1
.names $false myrisc.cpu.pcpi_mul.next_rdx[3]
1 1
.names myrisc.cpu.pcpi_mul.next_rdt[3] myrisc.cpu.pcpi_mul.next_rdx[4]
1 1
.names $false myrisc.cpu.pcpi_mul.next_rdx[5]
1 1
.names $false myrisc.cpu.pcpi_mul.next_rdx[6]
1 1
.names $false myrisc.cpu.pcpi_mul.next_rdx[7]
1 1
.names myrisc.cpu.pcpi_mul.next_rdt[7] myrisc.cpu.pcpi_mul.next_rdx[8]
1 1
.names $false myrisc.cpu.pcpi_mul.next_rdx[9]
1 1
.names $false myrisc.cpu.pcpi_mul.next_rdx[10]
1 1
.names $false myrisc.cpu.pcpi_mul.next_rdx[11]
1 1
.names myrisc.cpu.pcpi_mul.next_rdt[11] myrisc.cpu.pcpi_mul.next_rdx[12]
1 1
.names $false myrisc.cpu.pcpi_mul.next_rdx[13]
1 1
.names $false myrisc.cpu.pcpi_mul.next_rdx[14]
1 1
.names $false myrisc.cpu.pcpi_mul.next_rdx[15]
1 1
.names myrisc.cpu.pcpi_mul.next_rdt[15] myrisc.cpu.pcpi_mul.next_rdx[16]
1 1
.names $false myrisc.cpu.pcpi_mul.next_rdx[17]
1 1
.names $false myrisc.cpu.pcpi_mul.next_rdx[18]
1 1
.names $false myrisc.cpu.pcpi_mul.next_rdx[19]
1 1
.names myrisc.cpu.pcpi_mul.next_rdt[19] myrisc.cpu.pcpi_mul.next_rdx[20]
1 1
.names $false myrisc.cpu.pcpi_mul.next_rdx[21]
1 1
.names $false myrisc.cpu.pcpi_mul.next_rdx[22]
1 1
.names $false myrisc.cpu.pcpi_mul.next_rdx[23]
1 1
.names myrisc.cpu.pcpi_mul.next_rdt[23] myrisc.cpu.pcpi_mul.next_rdx[24]
1 1
.names $false myrisc.cpu.pcpi_mul.next_rdx[25]
1 1
.names $false myrisc.cpu.pcpi_mul.next_rdx[26]
1 1
.names $false myrisc.cpu.pcpi_mul.next_rdx[27]
1 1
.names myrisc.cpu.pcpi_mul.next_rdt[27] myrisc.cpu.pcpi_mul.next_rdx[28]
1 1
.names $false myrisc.cpu.pcpi_mul.next_rdx[29]
1 1
.names $false myrisc.cpu.pcpi_mul.next_rdx[30]
1 1
.names $false myrisc.cpu.pcpi_mul.next_rdx[31]
1 1
.names myrisc.cpu.pcpi_mul.next_rdt[31] myrisc.cpu.pcpi_mul.next_rdx[32]
1 1
.names $false myrisc.cpu.pcpi_mul.next_rdx[33]
1 1
.names $false myrisc.cpu.pcpi_mul.next_rdx[34]
1 1
.names $false myrisc.cpu.pcpi_mul.next_rdx[35]
1 1
.names myrisc.cpu.pcpi_mul.next_rdt[35] myrisc.cpu.pcpi_mul.next_rdx[36]
1 1
.names $false myrisc.cpu.pcpi_mul.next_rdx[37]
1 1
.names $false myrisc.cpu.pcpi_mul.next_rdx[38]
1 1
.names $false myrisc.cpu.pcpi_mul.next_rdx[39]
1 1
.names myrisc.cpu.pcpi_mul.next_rdt[39] myrisc.cpu.pcpi_mul.next_rdx[40]
1 1
.names $false myrisc.cpu.pcpi_mul.next_rdx[41]
1 1
.names $false myrisc.cpu.pcpi_mul.next_rdx[42]
1 1
.names $false myrisc.cpu.pcpi_mul.next_rdx[43]
1 1
.names myrisc.cpu.pcpi_mul.next_rdt[43] myrisc.cpu.pcpi_mul.next_rdx[44]
1 1
.names $false myrisc.cpu.pcpi_mul.next_rdx[45]
1 1
.names $false myrisc.cpu.pcpi_mul.next_rdx[46]
1 1
.names $false myrisc.cpu.pcpi_mul.next_rdx[47]
1 1
.names myrisc.cpu.pcpi_mul.next_rdt[47] myrisc.cpu.pcpi_mul.next_rdx[48]
1 1
.names $false myrisc.cpu.pcpi_mul.next_rdx[49]
1 1
.names $false myrisc.cpu.pcpi_mul.next_rdx[50]
1 1
.names $false myrisc.cpu.pcpi_mul.next_rdx[51]
1 1
.names myrisc.cpu.pcpi_mul.next_rdt[51] myrisc.cpu.pcpi_mul.next_rdx[52]
1 1
.names $false myrisc.cpu.pcpi_mul.next_rdx[53]
1 1
.names $false myrisc.cpu.pcpi_mul.next_rdx[54]
1 1
.names $false myrisc.cpu.pcpi_mul.next_rdx[55]
1 1
.names myrisc.cpu.pcpi_mul.next_rdt[55] myrisc.cpu.pcpi_mul.next_rdx[56]
1 1
.names $false myrisc.cpu.pcpi_mul.next_rdx[57]
1 1
.names $false myrisc.cpu.pcpi_mul.next_rdx[58]
1 1
.names $false myrisc.cpu.pcpi_mul.next_rdx[59]
1 1
.names myrisc.cpu.pcpi_mul.next_rdt[59] myrisc.cpu.pcpi_mul.next_rdx[60]
1 1
.names myrisc.cpu.pcpi_mul.rs1[1] myrisc.cpu.pcpi_mul.next_rs1[0]
1 1
.names myrisc.cpu.pcpi_mul.rs1[2] myrisc.cpu.pcpi_mul.next_rs1[1]
1 1
.names myrisc.cpu.pcpi_mul.rs1[3] myrisc.cpu.pcpi_mul.next_rs1[2]
1 1
.names myrisc.cpu.pcpi_mul.rs1[4] myrisc.cpu.pcpi_mul.next_rs1[3]
1 1
.names myrisc.cpu.pcpi_mul.rs1[5] myrisc.cpu.pcpi_mul.next_rs1[4]
1 1
.names myrisc.cpu.pcpi_mul.rs1[6] myrisc.cpu.pcpi_mul.next_rs1[5]
1 1
.names myrisc.cpu.pcpi_mul.rs1[7] myrisc.cpu.pcpi_mul.next_rs1[6]
1 1
.names myrisc.cpu.pcpi_mul.rs1[8] myrisc.cpu.pcpi_mul.next_rs1[7]
1 1
.names myrisc.cpu.pcpi_mul.rs1[9] myrisc.cpu.pcpi_mul.next_rs1[8]
1 1
.names myrisc.cpu.pcpi_mul.rs1[10] myrisc.cpu.pcpi_mul.next_rs1[9]
1 1
.names myrisc.cpu.pcpi_mul.rs1[11] myrisc.cpu.pcpi_mul.next_rs1[10]
1 1
.names myrisc.cpu.pcpi_mul.rs1[12] myrisc.cpu.pcpi_mul.next_rs1[11]
1 1
.names myrisc.cpu.pcpi_mul.rs1[13] myrisc.cpu.pcpi_mul.next_rs1[12]
1 1
.names myrisc.cpu.pcpi_mul.rs1[14] myrisc.cpu.pcpi_mul.next_rs1[13]
1 1
.names myrisc.cpu.pcpi_mul.rs1[15] myrisc.cpu.pcpi_mul.next_rs1[14]
1 1
.names myrisc.cpu.pcpi_mul.rs1[16] myrisc.cpu.pcpi_mul.next_rs1[15]
1 1
.names myrisc.cpu.pcpi_mul.rs1[17] myrisc.cpu.pcpi_mul.next_rs1[16]
1 1
.names myrisc.cpu.pcpi_mul.rs1[18] myrisc.cpu.pcpi_mul.next_rs1[17]
1 1
.names myrisc.cpu.pcpi_mul.rs1[19] myrisc.cpu.pcpi_mul.next_rs1[18]
1 1
.names myrisc.cpu.pcpi_mul.rs1[20] myrisc.cpu.pcpi_mul.next_rs1[19]
1 1
.names myrisc.cpu.pcpi_mul.rs1[21] myrisc.cpu.pcpi_mul.next_rs1[20]
1 1
.names myrisc.cpu.pcpi_mul.rs1[22] myrisc.cpu.pcpi_mul.next_rs1[21]
1 1
.names myrisc.cpu.pcpi_mul.rs1[23] myrisc.cpu.pcpi_mul.next_rs1[22]
1 1
.names myrisc.cpu.pcpi_mul.rs1[24] myrisc.cpu.pcpi_mul.next_rs1[23]
1 1
.names myrisc.cpu.pcpi_mul.rs1[25] myrisc.cpu.pcpi_mul.next_rs1[24]
1 1
.names myrisc.cpu.pcpi_mul.rs1[26] myrisc.cpu.pcpi_mul.next_rs1[25]
1 1
.names myrisc.cpu.pcpi_mul.rs1[27] myrisc.cpu.pcpi_mul.next_rs1[26]
1 1
.names myrisc.cpu.pcpi_mul.rs1[28] myrisc.cpu.pcpi_mul.next_rs1[27]
1 1
.names myrisc.cpu.pcpi_mul.rs1[29] myrisc.cpu.pcpi_mul.next_rs1[28]
1 1
.names myrisc.cpu.pcpi_mul.rs1[30] myrisc.cpu.pcpi_mul.next_rs1[29]
1 1
.names myrisc.cpu.pcpi_mul.rs1[31] myrisc.cpu.pcpi_mul.next_rs1[30]
1 1
.names myrisc.cpu.pcpi_mul.rs1[32] myrisc.cpu.pcpi_mul.next_rs1[31]
1 1
.names myrisc.cpu.pcpi_mul.rs1[33] myrisc.cpu.pcpi_mul.next_rs1[32]
1 1
.names myrisc.cpu.pcpi_mul.rs1[34] myrisc.cpu.pcpi_mul.next_rs1[33]
1 1
.names myrisc.cpu.pcpi_mul.rs1[35] myrisc.cpu.pcpi_mul.next_rs1[34]
1 1
.names myrisc.cpu.pcpi_mul.rs1[36] myrisc.cpu.pcpi_mul.next_rs1[35]
1 1
.names myrisc.cpu.pcpi_mul.rs1[37] myrisc.cpu.pcpi_mul.next_rs1[36]
1 1
.names myrisc.cpu.pcpi_mul.rs1[38] myrisc.cpu.pcpi_mul.next_rs1[37]
1 1
.names myrisc.cpu.pcpi_mul.rs1[39] myrisc.cpu.pcpi_mul.next_rs1[38]
1 1
.names myrisc.cpu.pcpi_mul.rs1[40] myrisc.cpu.pcpi_mul.next_rs1[39]
1 1
.names myrisc.cpu.pcpi_mul.rs1[41] myrisc.cpu.pcpi_mul.next_rs1[40]
1 1
.names myrisc.cpu.pcpi_mul.rs1[42] myrisc.cpu.pcpi_mul.next_rs1[41]
1 1
.names myrisc.cpu.pcpi_mul.rs1[43] myrisc.cpu.pcpi_mul.next_rs1[42]
1 1
.names myrisc.cpu.pcpi_mul.rs1[44] myrisc.cpu.pcpi_mul.next_rs1[43]
1 1
.names myrisc.cpu.pcpi_mul.rs1[45] myrisc.cpu.pcpi_mul.next_rs1[44]
1 1
.names myrisc.cpu.pcpi_mul.rs1[46] myrisc.cpu.pcpi_mul.next_rs1[45]
1 1
.names myrisc.cpu.pcpi_mul.rs1[47] myrisc.cpu.pcpi_mul.next_rs1[46]
1 1
.names myrisc.cpu.pcpi_mul.rs1[48] myrisc.cpu.pcpi_mul.next_rs1[47]
1 1
.names myrisc.cpu.pcpi_mul.rs1[49] myrisc.cpu.pcpi_mul.next_rs1[48]
1 1
.names myrisc.cpu.pcpi_mul.rs1[50] myrisc.cpu.pcpi_mul.next_rs1[49]
1 1
.names myrisc.cpu.pcpi_mul.rs1[51] myrisc.cpu.pcpi_mul.next_rs1[50]
1 1
.names myrisc.cpu.pcpi_mul.rs1[52] myrisc.cpu.pcpi_mul.next_rs1[51]
1 1
.names myrisc.cpu.pcpi_mul.rs1[53] myrisc.cpu.pcpi_mul.next_rs1[52]
1 1
.names myrisc.cpu.pcpi_mul.rs1[54] myrisc.cpu.pcpi_mul.next_rs1[53]
1 1
.names myrisc.cpu.pcpi_mul.rs1[55] myrisc.cpu.pcpi_mul.next_rs1[54]
1 1
.names myrisc.cpu.pcpi_mul.rs1[56] myrisc.cpu.pcpi_mul.next_rs1[55]
1 1
.names myrisc.cpu.pcpi_mul.rs1[57] myrisc.cpu.pcpi_mul.next_rs1[56]
1 1
.names myrisc.cpu.pcpi_mul.rs1[58] myrisc.cpu.pcpi_mul.next_rs1[57]
1 1
.names myrisc.cpu.pcpi_mul.rs1[59] myrisc.cpu.pcpi_mul.next_rs1[58]
1 1
.names myrisc.cpu.pcpi_mul.rs1[60] myrisc.cpu.pcpi_mul.next_rs1[59]
1 1
.names myrisc.cpu.pcpi_mul.rs1[61] myrisc.cpu.pcpi_mul.next_rs1[60]
1 1
.names myrisc.cpu.pcpi_mul.rs1[62] myrisc.cpu.pcpi_mul.next_rs1[61]
1 1
.names myrisc.cpu.pcpi_mul.rs1[63] myrisc.cpu.pcpi_mul.next_rs1[62]
1 1
.names $false myrisc.cpu.pcpi_mul.next_rs2[0]
1 1
.names myrisc.cpu.pcpi_mul.rs2[0] myrisc.cpu.pcpi_mul.next_rs2[1]
1 1
.names myrisc.cpu.pcpi_mul.rs2[1] myrisc.cpu.pcpi_mul.next_rs2[2]
1 1
.names myrisc.cpu.pcpi_mul.rs2[2] myrisc.cpu.pcpi_mul.next_rs2[3]
1 1
.names myrisc.cpu.pcpi_mul.rs2[3] myrisc.cpu.pcpi_mul.next_rs2[4]
1 1
.names myrisc.cpu.pcpi_mul.rs2[4] myrisc.cpu.pcpi_mul.next_rs2[5]
1 1
.names myrisc.cpu.pcpi_mul.rs2[5] myrisc.cpu.pcpi_mul.next_rs2[6]
1 1
.names myrisc.cpu.pcpi_mul.rs2[6] myrisc.cpu.pcpi_mul.next_rs2[7]
1 1
.names myrisc.cpu.pcpi_mul.rs2[7] myrisc.cpu.pcpi_mul.next_rs2[8]
1 1
.names myrisc.cpu.pcpi_mul.rs2[8] myrisc.cpu.pcpi_mul.next_rs2[9]
1 1
.names myrisc.cpu.pcpi_mul.rs2[9] myrisc.cpu.pcpi_mul.next_rs2[10]
1 1
.names myrisc.cpu.pcpi_mul.rs2[10] myrisc.cpu.pcpi_mul.next_rs2[11]
1 1
.names myrisc.cpu.pcpi_mul.rs2[11] myrisc.cpu.pcpi_mul.next_rs2[12]
1 1
.names myrisc.cpu.pcpi_mul.rs2[12] myrisc.cpu.pcpi_mul.next_rs2[13]
1 1
.names myrisc.cpu.pcpi_mul.rs2[13] myrisc.cpu.pcpi_mul.next_rs2[14]
1 1
.names myrisc.cpu.pcpi_mul.rs2[14] myrisc.cpu.pcpi_mul.next_rs2[15]
1 1
.names myrisc.cpu.pcpi_mul.rs2[15] myrisc.cpu.pcpi_mul.next_rs2[16]
1 1
.names myrisc.cpu.pcpi_mul.rs2[16] myrisc.cpu.pcpi_mul.next_rs2[17]
1 1
.names myrisc.cpu.pcpi_mul.rs2[17] myrisc.cpu.pcpi_mul.next_rs2[18]
1 1
.names myrisc.cpu.pcpi_mul.rs2[18] myrisc.cpu.pcpi_mul.next_rs2[19]
1 1
.names myrisc.cpu.pcpi_mul.rs2[19] myrisc.cpu.pcpi_mul.next_rs2[20]
1 1
.names myrisc.cpu.pcpi_mul.rs2[20] myrisc.cpu.pcpi_mul.next_rs2[21]
1 1
.names myrisc.cpu.pcpi_mul.rs2[21] myrisc.cpu.pcpi_mul.next_rs2[22]
1 1
.names myrisc.cpu.pcpi_mul.rs2[22] myrisc.cpu.pcpi_mul.next_rs2[23]
1 1
.names myrisc.cpu.pcpi_mul.rs2[23] myrisc.cpu.pcpi_mul.next_rs2[24]
1 1
.names myrisc.cpu.pcpi_mul.rs2[24] myrisc.cpu.pcpi_mul.next_rs2[25]
1 1
.names myrisc.cpu.pcpi_mul.rs2[25] myrisc.cpu.pcpi_mul.next_rs2[26]
1 1
.names myrisc.cpu.pcpi_mul.rs2[26] myrisc.cpu.pcpi_mul.next_rs2[27]
1 1
.names myrisc.cpu.pcpi_mul.rs2[27] myrisc.cpu.pcpi_mul.next_rs2[28]
1 1
.names myrisc.cpu.pcpi_mul.rs2[28] myrisc.cpu.pcpi_mul.next_rs2[29]
1 1
.names myrisc.cpu.pcpi_mul.rs2[29] myrisc.cpu.pcpi_mul.next_rs2[30]
1 1
.names myrisc.cpu.pcpi_mul.rs2[30] myrisc.cpu.pcpi_mul.next_rs2[31]
1 1
.names myrisc.cpu.pcpi_mul.rs2[31] myrisc.cpu.pcpi_mul.next_rs2[32]
1 1
.names myrisc.cpu.pcpi_mul.rs2[32] myrisc.cpu.pcpi_mul.next_rs2[33]
1 1
.names myrisc.cpu.pcpi_mul.rs2[33] myrisc.cpu.pcpi_mul.next_rs2[34]
1 1
.names myrisc.cpu.pcpi_mul.rs2[34] myrisc.cpu.pcpi_mul.next_rs2[35]
1 1
.names myrisc.cpu.pcpi_mul.rs2[35] myrisc.cpu.pcpi_mul.next_rs2[36]
1 1
.names myrisc.cpu.pcpi_mul.rs2[36] myrisc.cpu.pcpi_mul.next_rs2[37]
1 1
.names myrisc.cpu.pcpi_mul.rs2[37] myrisc.cpu.pcpi_mul.next_rs2[38]
1 1
.names myrisc.cpu.pcpi_mul.rs2[38] myrisc.cpu.pcpi_mul.next_rs2[39]
1 1
.names myrisc.cpu.pcpi_mul.rs2[39] myrisc.cpu.pcpi_mul.next_rs2[40]
1 1
.names myrisc.cpu.pcpi_mul.rs2[40] myrisc.cpu.pcpi_mul.next_rs2[41]
1 1
.names myrisc.cpu.pcpi_mul.rs2[41] myrisc.cpu.pcpi_mul.next_rs2[42]
1 1
.names myrisc.cpu.pcpi_mul.rs2[42] myrisc.cpu.pcpi_mul.next_rs2[43]
1 1
.names myrisc.cpu.pcpi_mul.rs2[43] myrisc.cpu.pcpi_mul.next_rs2[44]
1 1
.names myrisc.cpu.pcpi_mul.rs2[44] myrisc.cpu.pcpi_mul.next_rs2[45]
1 1
.names myrisc.cpu.pcpi_mul.rs2[45] myrisc.cpu.pcpi_mul.next_rs2[46]
1 1
.names myrisc.cpu.pcpi_mul.rs2[46] myrisc.cpu.pcpi_mul.next_rs2[47]
1 1
.names myrisc.cpu.pcpi_mul.rs2[47] myrisc.cpu.pcpi_mul.next_rs2[48]
1 1
.names myrisc.cpu.pcpi_mul.rs2[48] myrisc.cpu.pcpi_mul.next_rs2[49]
1 1
.names myrisc.cpu.pcpi_mul.rs2[49] myrisc.cpu.pcpi_mul.next_rs2[50]
1 1
.names myrisc.cpu.pcpi_mul.rs2[50] myrisc.cpu.pcpi_mul.next_rs2[51]
1 1
.names myrisc.cpu.pcpi_mul.rs2[51] myrisc.cpu.pcpi_mul.next_rs2[52]
1 1
.names myrisc.cpu.pcpi_mul.rs2[52] myrisc.cpu.pcpi_mul.next_rs2[53]
1 1
.names myrisc.cpu.pcpi_mul.rs2[53] myrisc.cpu.pcpi_mul.next_rs2[54]
1 1
.names myrisc.cpu.pcpi_mul.rs2[54] myrisc.cpu.pcpi_mul.next_rs2[55]
1 1
.names myrisc.cpu.pcpi_mul.rs2[55] myrisc.cpu.pcpi_mul.next_rs2[56]
1 1
.names myrisc.cpu.pcpi_mul.rs2[56] myrisc.cpu.pcpi_mul.next_rs2[57]
1 1
.names myrisc.cpu.pcpi_mul.rs2[57] myrisc.cpu.pcpi_mul.next_rs2[58]
1 1
.names myrisc.cpu.pcpi_mul.rs2[58] myrisc.cpu.pcpi_mul.next_rs2[59]
1 1
.names myrisc.cpu.pcpi_mul.rs2[59] myrisc.cpu.pcpi_mul.next_rs2[60]
1 1
.names myrisc.cpu.pcpi_mul.rs2[60] myrisc.cpu.pcpi_mul.next_rs2[61]
1 1
.names myrisc.cpu.pcpi_mul.rs2[61] myrisc.cpu.pcpi_mul.next_rs2[62]
1 1
.names myrisc.cpu.pcpi_mul.rs2[62] myrisc.cpu.pcpi_mul.next_rs2[63]
1 1
.names myrisc.cpu.pcpi_insn[0] myrisc.cpu.pcpi_mul.pcpi_insn[0]
1 1
.names myrisc.cpu.pcpi_insn[1] myrisc.cpu.pcpi_mul.pcpi_insn[1]
1 1
.names myrisc.cpu.pcpi_insn[2] myrisc.cpu.pcpi_mul.pcpi_insn[2]
1 1
.names myrisc.cpu.pcpi_insn[3] myrisc.cpu.pcpi_mul.pcpi_insn[3]
1 1
.names myrisc.cpu.pcpi_insn[4] myrisc.cpu.pcpi_mul.pcpi_insn[4]
1 1
.names myrisc.cpu.pcpi_insn[5] myrisc.cpu.pcpi_mul.pcpi_insn[5]
1 1
.names myrisc.cpu.pcpi_insn[6] myrisc.cpu.pcpi_mul.pcpi_insn[6]
1 1
.names $undef myrisc.cpu.pcpi_mul.pcpi_insn[7]
1 1
.names $undef myrisc.cpu.pcpi_mul.pcpi_insn[8]
1 1
.names $undef myrisc.cpu.pcpi_mul.pcpi_insn[9]
1 1
.names $undef myrisc.cpu.pcpi_mul.pcpi_insn[10]
1 1
.names $undef myrisc.cpu.pcpi_mul.pcpi_insn[11]
1 1
.names myrisc.cpu.pcpi_insn[12] myrisc.cpu.pcpi_mul.pcpi_insn[12]
1 1
.names myrisc.cpu.pcpi_insn[13] myrisc.cpu.pcpi_mul.pcpi_insn[13]
1 1
.names myrisc.cpu.pcpi_insn[14] myrisc.cpu.pcpi_mul.pcpi_insn[14]
1 1
.names $undef myrisc.cpu.pcpi_mul.pcpi_insn[15]
1 1
.names $undef myrisc.cpu.pcpi_mul.pcpi_insn[16]
1 1
.names $undef myrisc.cpu.pcpi_mul.pcpi_insn[17]
1 1
.names $undef myrisc.cpu.pcpi_mul.pcpi_insn[18]
1 1
.names $undef myrisc.cpu.pcpi_mul.pcpi_insn[19]
1 1
.names $undef myrisc.cpu.pcpi_mul.pcpi_insn[20]
1 1
.names $undef myrisc.cpu.pcpi_mul.pcpi_insn[21]
1 1
.names $undef myrisc.cpu.pcpi_mul.pcpi_insn[22]
1 1
.names $undef myrisc.cpu.pcpi_mul.pcpi_insn[23]
1 1
.names $undef myrisc.cpu.pcpi_mul.pcpi_insn[24]
1 1
.names myrisc.cpu.pcpi_insn[25] myrisc.cpu.pcpi_mul.pcpi_insn[25]
1 1
.names myrisc.cpu.pcpi_insn[26] myrisc.cpu.pcpi_mul.pcpi_insn[26]
1 1
.names myrisc.cpu.pcpi_insn[27] myrisc.cpu.pcpi_mul.pcpi_insn[27]
1 1
.names myrisc.cpu.pcpi_insn[28] myrisc.cpu.pcpi_mul.pcpi_insn[28]
1 1
.names myrisc.cpu.pcpi_insn[29] myrisc.cpu.pcpi_mul.pcpi_insn[29]
1 1
.names myrisc.cpu.pcpi_insn[30] myrisc.cpu.pcpi_mul.pcpi_insn[30]
1 1
.names myrisc.cpu.pcpi_insn[31] myrisc.cpu.pcpi_mul.pcpi_insn[31]
1 1
.names myrisc.cpu.pcpi_mul.pcpi_wr myrisc.cpu.pcpi_mul.pcpi_ready
1 1
.names myrisc.cpu.reg_op1[0] myrisc.cpu.pcpi_mul.pcpi_rs1[0]
1 1
.names myrisc.cpu.reg_op1[1] myrisc.cpu.pcpi_mul.pcpi_rs1[1]
1 1
.names myrisc.cpu.reg_op1[2] myrisc.cpu.pcpi_mul.pcpi_rs1[2]
1 1
.names myrisc.cpu.reg_op1[3] myrisc.cpu.pcpi_mul.pcpi_rs1[3]
1 1
.names myrisc.cpu.reg_op1[4] myrisc.cpu.pcpi_mul.pcpi_rs1[4]
1 1
.names myrisc.cpu.reg_op1[5] myrisc.cpu.pcpi_mul.pcpi_rs1[5]
1 1
.names myrisc.cpu.reg_op1[6] myrisc.cpu.pcpi_mul.pcpi_rs1[6]
1 1
.names myrisc.cpu.reg_op1[7] myrisc.cpu.pcpi_mul.pcpi_rs1[7]
1 1
.names myrisc.cpu.reg_op1[8] myrisc.cpu.pcpi_mul.pcpi_rs1[8]
1 1
.names myrisc.cpu.reg_op1[9] myrisc.cpu.pcpi_mul.pcpi_rs1[9]
1 1
.names myrisc.cpu.reg_op1[10] myrisc.cpu.pcpi_mul.pcpi_rs1[10]
1 1
.names myrisc.cpu.reg_op1[11] myrisc.cpu.pcpi_mul.pcpi_rs1[11]
1 1
.names myrisc.cpu.reg_op1[12] myrisc.cpu.pcpi_mul.pcpi_rs1[12]
1 1
.names myrisc.cpu.reg_op1[13] myrisc.cpu.pcpi_mul.pcpi_rs1[13]
1 1
.names myrisc.cpu.reg_op1[14] myrisc.cpu.pcpi_mul.pcpi_rs1[14]
1 1
.names myrisc.cpu.reg_op1[15] myrisc.cpu.pcpi_mul.pcpi_rs1[15]
1 1
.names myrisc.cpu.reg_op1[16] myrisc.cpu.pcpi_mul.pcpi_rs1[16]
1 1
.names myrisc.cpu.reg_op1[17] myrisc.cpu.pcpi_mul.pcpi_rs1[17]
1 1
.names myrisc.cpu.reg_op1[18] myrisc.cpu.pcpi_mul.pcpi_rs1[18]
1 1
.names myrisc.cpu.reg_op1[19] myrisc.cpu.pcpi_mul.pcpi_rs1[19]
1 1
.names myrisc.cpu.reg_op1[20] myrisc.cpu.pcpi_mul.pcpi_rs1[20]
1 1
.names myrisc.cpu.reg_op1[21] myrisc.cpu.pcpi_mul.pcpi_rs1[21]
1 1
.names myrisc.cpu.reg_op1[22] myrisc.cpu.pcpi_mul.pcpi_rs1[22]
1 1
.names myrisc.cpu.reg_op1[23] myrisc.cpu.pcpi_mul.pcpi_rs1[23]
1 1
.names myrisc.cpu.reg_op1[24] myrisc.cpu.pcpi_mul.pcpi_rs1[24]
1 1
.names myrisc.cpu.reg_op1[25] myrisc.cpu.pcpi_mul.pcpi_rs1[25]
1 1
.names myrisc.cpu.reg_op1[26] myrisc.cpu.pcpi_mul.pcpi_rs1[26]
1 1
.names myrisc.cpu.reg_op1[27] myrisc.cpu.pcpi_mul.pcpi_rs1[27]
1 1
.names myrisc.cpu.reg_op1[28] myrisc.cpu.pcpi_mul.pcpi_rs1[28]
1 1
.names myrisc.cpu.reg_op1[29] myrisc.cpu.pcpi_mul.pcpi_rs1[29]
1 1
.names myrisc.cpu.reg_op1[30] myrisc.cpu.pcpi_mul.pcpi_rs1[30]
1 1
.names myrisc.cpu.reg_op1[31] myrisc.cpu.pcpi_mul.pcpi_rs1[31]
1 1
.names myrisc.cpu.reg_op2[0] myrisc.cpu.pcpi_mul.pcpi_rs2[0]
1 1
.names myrisc.cpu.reg_op2[1] myrisc.cpu.pcpi_mul.pcpi_rs2[1]
1 1
.names myrisc.cpu.reg_op2[2] myrisc.cpu.pcpi_mul.pcpi_rs2[2]
1 1
.names myrisc.cpu.reg_op2[3] myrisc.cpu.pcpi_mul.pcpi_rs2[3]
1 1
.names myrisc.cpu.reg_op2[4] myrisc.cpu.pcpi_mul.pcpi_rs2[4]
1 1
.names myrisc.cpu.reg_op2[5] myrisc.cpu.pcpi_mul.pcpi_rs2[5]
1 1
.names myrisc.cpu.reg_op2[6] myrisc.cpu.pcpi_mul.pcpi_rs2[6]
1 1
.names myrisc.cpu.reg_op2[7] myrisc.cpu.pcpi_mul.pcpi_rs2[7]
1 1
.names myrisc.cpu.reg_op2[8] myrisc.cpu.pcpi_mul.pcpi_rs2[8]
1 1
.names myrisc.cpu.reg_op2[9] myrisc.cpu.pcpi_mul.pcpi_rs2[9]
1 1
.names myrisc.cpu.reg_op2[10] myrisc.cpu.pcpi_mul.pcpi_rs2[10]
1 1
.names myrisc.cpu.reg_op2[11] myrisc.cpu.pcpi_mul.pcpi_rs2[11]
1 1
.names myrisc.cpu.reg_op2[12] myrisc.cpu.pcpi_mul.pcpi_rs2[12]
1 1
.names myrisc.cpu.reg_op2[13] myrisc.cpu.pcpi_mul.pcpi_rs2[13]
1 1
.names myrisc.cpu.reg_op2[14] myrisc.cpu.pcpi_mul.pcpi_rs2[14]
1 1
.names myrisc.cpu.reg_op2[15] myrisc.cpu.pcpi_mul.pcpi_rs2[15]
1 1
.names myrisc.cpu.reg_op2[16] myrisc.cpu.pcpi_mul.pcpi_rs2[16]
1 1
.names myrisc.cpu.reg_op2[17] myrisc.cpu.pcpi_mul.pcpi_rs2[17]
1 1
.names myrisc.cpu.reg_op2[18] myrisc.cpu.pcpi_mul.pcpi_rs2[18]
1 1
.names myrisc.cpu.reg_op2[19] myrisc.cpu.pcpi_mul.pcpi_rs2[19]
1 1
.names myrisc.cpu.reg_op2[20] myrisc.cpu.pcpi_mul.pcpi_rs2[20]
1 1
.names myrisc.cpu.reg_op2[21] myrisc.cpu.pcpi_mul.pcpi_rs2[21]
1 1
.names myrisc.cpu.reg_op2[22] myrisc.cpu.pcpi_mul.pcpi_rs2[22]
1 1
.names myrisc.cpu.reg_op2[23] myrisc.cpu.pcpi_mul.pcpi_rs2[23]
1 1
.names myrisc.cpu.reg_op2[24] myrisc.cpu.pcpi_mul.pcpi_rs2[24]
1 1
.names myrisc.cpu.reg_op2[25] myrisc.cpu.pcpi_mul.pcpi_rs2[25]
1 1
.names myrisc.cpu.reg_op2[26] myrisc.cpu.pcpi_mul.pcpi_rs2[26]
1 1
.names myrisc.cpu.reg_op2[27] myrisc.cpu.pcpi_mul.pcpi_rs2[27]
1 1
.names myrisc.cpu.reg_op2[28] myrisc.cpu.pcpi_mul.pcpi_rs2[28]
1 1
.names myrisc.cpu.reg_op2[29] myrisc.cpu.pcpi_mul.pcpi_rs2[29]
1 1
.names myrisc.cpu.reg_op2[30] myrisc.cpu.pcpi_mul.pcpi_rs2[30]
1 1
.names myrisc.cpu.reg_op2[31] myrisc.cpu.pcpi_mul.pcpi_rs2[31]
1 1
.names myrisc.cpu.pcpi_valid myrisc.cpu.pcpi_mul.pcpi_valid
1 1
.names $false myrisc.cpu.pcpi_mul.rdx[61]
1 1
.names $false myrisc.cpu.pcpi_mul.rdx[62]
1 1
.names $false myrisc.cpu.pcpi_mul.rdx[63]
1 1
.names resetn myrisc.cpu.pcpi_mul.resetn
1 1
.names myrisc.cpu.pcpi_mul.pcpi_rd[0] myrisc.cpu.pcpi_mul_rd[0]
1 1
.names myrisc.cpu.pcpi_mul.pcpi_rd[1] myrisc.cpu.pcpi_mul_rd[1]
1 1
.names myrisc.cpu.pcpi_mul.pcpi_rd[2] myrisc.cpu.pcpi_mul_rd[2]
1 1
.names myrisc.cpu.pcpi_mul.pcpi_rd[3] myrisc.cpu.pcpi_mul_rd[3]
1 1
.names myrisc.cpu.pcpi_mul.pcpi_rd[4] myrisc.cpu.pcpi_mul_rd[4]
1 1
.names myrisc.cpu.pcpi_mul.pcpi_rd[5] myrisc.cpu.pcpi_mul_rd[5]
1 1
.names myrisc.cpu.pcpi_mul.pcpi_rd[6] myrisc.cpu.pcpi_mul_rd[6]
1 1
.names myrisc.cpu.pcpi_mul.pcpi_rd[7] myrisc.cpu.pcpi_mul_rd[7]
1 1
.names myrisc.cpu.pcpi_mul.pcpi_rd[8] myrisc.cpu.pcpi_mul_rd[8]
1 1
.names myrisc.cpu.pcpi_mul.pcpi_rd[9] myrisc.cpu.pcpi_mul_rd[9]
1 1
.names myrisc.cpu.pcpi_mul.pcpi_rd[10] myrisc.cpu.pcpi_mul_rd[10]
1 1
.names myrisc.cpu.pcpi_mul.pcpi_rd[11] myrisc.cpu.pcpi_mul_rd[11]
1 1
.names myrisc.cpu.pcpi_mul.pcpi_rd[12] myrisc.cpu.pcpi_mul_rd[12]
1 1
.names myrisc.cpu.pcpi_mul.pcpi_rd[13] myrisc.cpu.pcpi_mul_rd[13]
1 1
.names myrisc.cpu.pcpi_mul.pcpi_rd[14] myrisc.cpu.pcpi_mul_rd[14]
1 1
.names myrisc.cpu.pcpi_mul.pcpi_rd[15] myrisc.cpu.pcpi_mul_rd[15]
1 1
.names myrisc.cpu.pcpi_mul.pcpi_rd[16] myrisc.cpu.pcpi_mul_rd[16]
1 1
.names myrisc.cpu.pcpi_mul.pcpi_rd[17] myrisc.cpu.pcpi_mul_rd[17]
1 1
.names myrisc.cpu.pcpi_mul.pcpi_rd[18] myrisc.cpu.pcpi_mul_rd[18]
1 1
.names myrisc.cpu.pcpi_mul.pcpi_rd[19] myrisc.cpu.pcpi_mul_rd[19]
1 1
.names myrisc.cpu.pcpi_mul.pcpi_rd[20] myrisc.cpu.pcpi_mul_rd[20]
1 1
.names myrisc.cpu.pcpi_mul.pcpi_rd[21] myrisc.cpu.pcpi_mul_rd[21]
1 1
.names myrisc.cpu.pcpi_mul.pcpi_rd[22] myrisc.cpu.pcpi_mul_rd[22]
1 1
.names myrisc.cpu.pcpi_mul.pcpi_rd[23] myrisc.cpu.pcpi_mul_rd[23]
1 1
.names myrisc.cpu.pcpi_mul.pcpi_rd[24] myrisc.cpu.pcpi_mul_rd[24]
1 1
.names myrisc.cpu.pcpi_mul.pcpi_rd[25] myrisc.cpu.pcpi_mul_rd[25]
1 1
.names myrisc.cpu.pcpi_mul.pcpi_rd[26] myrisc.cpu.pcpi_mul_rd[26]
1 1
.names myrisc.cpu.pcpi_mul.pcpi_rd[27] myrisc.cpu.pcpi_mul_rd[27]
1 1
.names myrisc.cpu.pcpi_mul.pcpi_rd[28] myrisc.cpu.pcpi_mul_rd[28]
1 1
.names myrisc.cpu.pcpi_mul.pcpi_rd[29] myrisc.cpu.pcpi_mul_rd[29]
1 1
.names myrisc.cpu.pcpi_mul.pcpi_rd[30] myrisc.cpu.pcpi_mul_rd[30]
1 1
.names myrisc.cpu.pcpi_mul.pcpi_rd[31] myrisc.cpu.pcpi_mul_rd[31]
1 1
.names myrisc.cpu.pcpi_mul.pcpi_wr myrisc.cpu.pcpi_mul_ready
1 1
.names myrisc.cpu.pcpi_mul.pcpi_wait myrisc.cpu.pcpi_mul_wait
1 1
.names myrisc.cpu.pcpi_mul.pcpi_wr myrisc.cpu.pcpi_mul_wr
1 1
.names myrisc.cpu.reg_op1[0] myrisc.cpu.pcpi_rs1[0]
1 1
.names myrisc.cpu.reg_op1[1] myrisc.cpu.pcpi_rs1[1]
1 1
.names myrisc.cpu.reg_op1[2] myrisc.cpu.pcpi_rs1[2]
1 1
.names myrisc.cpu.reg_op1[3] myrisc.cpu.pcpi_rs1[3]
1 1
.names myrisc.cpu.reg_op1[4] myrisc.cpu.pcpi_rs1[4]
1 1
.names myrisc.cpu.reg_op1[5] myrisc.cpu.pcpi_rs1[5]
1 1
.names myrisc.cpu.reg_op1[6] myrisc.cpu.pcpi_rs1[6]
1 1
.names myrisc.cpu.reg_op1[7] myrisc.cpu.pcpi_rs1[7]
1 1
.names myrisc.cpu.reg_op1[8] myrisc.cpu.pcpi_rs1[8]
1 1
.names myrisc.cpu.reg_op1[9] myrisc.cpu.pcpi_rs1[9]
1 1
.names myrisc.cpu.reg_op1[10] myrisc.cpu.pcpi_rs1[10]
1 1
.names myrisc.cpu.reg_op1[11] myrisc.cpu.pcpi_rs1[11]
1 1
.names myrisc.cpu.reg_op1[12] myrisc.cpu.pcpi_rs1[12]
1 1
.names myrisc.cpu.reg_op1[13] myrisc.cpu.pcpi_rs1[13]
1 1
.names myrisc.cpu.reg_op1[14] myrisc.cpu.pcpi_rs1[14]
1 1
.names myrisc.cpu.reg_op1[15] myrisc.cpu.pcpi_rs1[15]
1 1
.names myrisc.cpu.reg_op1[16] myrisc.cpu.pcpi_rs1[16]
1 1
.names myrisc.cpu.reg_op1[17] myrisc.cpu.pcpi_rs1[17]
1 1
.names myrisc.cpu.reg_op1[18] myrisc.cpu.pcpi_rs1[18]
1 1
.names myrisc.cpu.reg_op1[19] myrisc.cpu.pcpi_rs1[19]
1 1
.names myrisc.cpu.reg_op1[20] myrisc.cpu.pcpi_rs1[20]
1 1
.names myrisc.cpu.reg_op1[21] myrisc.cpu.pcpi_rs1[21]
1 1
.names myrisc.cpu.reg_op1[22] myrisc.cpu.pcpi_rs1[22]
1 1
.names myrisc.cpu.reg_op1[23] myrisc.cpu.pcpi_rs1[23]
1 1
.names myrisc.cpu.reg_op1[24] myrisc.cpu.pcpi_rs1[24]
1 1
.names myrisc.cpu.reg_op1[25] myrisc.cpu.pcpi_rs1[25]
1 1
.names myrisc.cpu.reg_op1[26] myrisc.cpu.pcpi_rs1[26]
1 1
.names myrisc.cpu.reg_op1[27] myrisc.cpu.pcpi_rs1[27]
1 1
.names myrisc.cpu.reg_op1[28] myrisc.cpu.pcpi_rs1[28]
1 1
.names myrisc.cpu.reg_op1[29] myrisc.cpu.pcpi_rs1[29]
1 1
.names myrisc.cpu.reg_op1[30] myrisc.cpu.pcpi_rs1[30]
1 1
.names myrisc.cpu.reg_op1[31] myrisc.cpu.pcpi_rs1[31]
1 1
.names myrisc.cpu.reg_op2[0] myrisc.cpu.pcpi_rs2[0]
1 1
.names myrisc.cpu.reg_op2[1] myrisc.cpu.pcpi_rs2[1]
1 1
.names myrisc.cpu.reg_op2[2] myrisc.cpu.pcpi_rs2[2]
1 1
.names myrisc.cpu.reg_op2[3] myrisc.cpu.pcpi_rs2[3]
1 1
.names myrisc.cpu.reg_op2[4] myrisc.cpu.pcpi_rs2[4]
1 1
.names myrisc.cpu.reg_op2[5] myrisc.cpu.pcpi_rs2[5]
1 1
.names myrisc.cpu.reg_op2[6] myrisc.cpu.pcpi_rs2[6]
1 1
.names myrisc.cpu.reg_op2[7] myrisc.cpu.pcpi_rs2[7]
1 1
.names myrisc.cpu.reg_op2[8] myrisc.cpu.pcpi_rs2[8]
1 1
.names myrisc.cpu.reg_op2[9] myrisc.cpu.pcpi_rs2[9]
1 1
.names myrisc.cpu.reg_op2[10] myrisc.cpu.pcpi_rs2[10]
1 1
.names myrisc.cpu.reg_op2[11] myrisc.cpu.pcpi_rs2[11]
1 1
.names myrisc.cpu.reg_op2[12] myrisc.cpu.pcpi_rs2[12]
1 1
.names myrisc.cpu.reg_op2[13] myrisc.cpu.pcpi_rs2[13]
1 1
.names myrisc.cpu.reg_op2[14] myrisc.cpu.pcpi_rs2[14]
1 1
.names myrisc.cpu.reg_op2[15] myrisc.cpu.pcpi_rs2[15]
1 1
.names myrisc.cpu.reg_op2[16] myrisc.cpu.pcpi_rs2[16]
1 1
.names myrisc.cpu.reg_op2[17] myrisc.cpu.pcpi_rs2[17]
1 1
.names myrisc.cpu.reg_op2[18] myrisc.cpu.pcpi_rs2[18]
1 1
.names myrisc.cpu.reg_op2[19] myrisc.cpu.pcpi_rs2[19]
1 1
.names myrisc.cpu.reg_op2[20] myrisc.cpu.pcpi_rs2[20]
1 1
.names myrisc.cpu.reg_op2[21] myrisc.cpu.pcpi_rs2[21]
1 1
.names myrisc.cpu.reg_op2[22] myrisc.cpu.pcpi_rs2[22]
1 1
.names myrisc.cpu.reg_op2[23] myrisc.cpu.pcpi_rs2[23]
1 1
.names myrisc.cpu.reg_op2[24] myrisc.cpu.pcpi_rs2[24]
1 1
.names myrisc.cpu.reg_op2[25] myrisc.cpu.pcpi_rs2[25]
1 1
.names myrisc.cpu.reg_op2[26] myrisc.cpu.pcpi_rs2[26]
1 1
.names myrisc.cpu.reg_op2[27] myrisc.cpu.pcpi_rs2[27]
1 1
.names myrisc.cpu.reg_op2[28] myrisc.cpu.pcpi_rs2[28]
1 1
.names myrisc.cpu.reg_op2[29] myrisc.cpu.pcpi_rs2[29]
1 1
.names myrisc.cpu.reg_op2[30] myrisc.cpu.pcpi_rs2[30]
1 1
.names myrisc.cpu.reg_op2[31] myrisc.cpu.pcpi_rs2[31]
1 1
.names resetn myrisc.cpu.resetn
1 1
.names myrisc.intcon_reg.odata[0] myrisc.intcon[0]
1 1
.names myrisc.intcon_reg.odata[1] myrisc.intcon[1]
1 1
.names $undef myrisc.intcon[2]
1 1
.names $undef myrisc.intcon[3]
1 1
.names $undef myrisc.intcon[4]
1 1
.names $undef myrisc.intcon[5]
1 1
.names $undef myrisc.intcon[6]
1 1
.names $undef myrisc.intcon[7]
1 1
.names myrisc.intcon_reg.mem_port_ready myrisc.intcon_ready
1 1
.names myrisc.cpu.mem_addr[0] myrisc.intcon_reg.addr[0]
1 1
.names myrisc.cpu.mem_addr[1] myrisc.intcon_reg.addr[1]
1 1
.names myrisc.cpu.mem_addr[2] myrisc.intcon_reg.addr[2]
1 1
.names myrisc.cpu.mem_addr[3] myrisc.intcon_reg.addr[3]
1 1
.names myrisc.cpu.mem_addr[4] myrisc.intcon_reg.addr[4]
1 1
.names myrisc.cpu.mem_addr[5] myrisc.intcon_reg.addr[5]
1 1
.names myrisc.cpu.mem_addr[6] myrisc.intcon_reg.addr[6]
1 1
.names myrisc.cpu.mem_addr[7] myrisc.intcon_reg.addr[7]
1 1
.names myrisc.cpu.mem_addr[8] myrisc.intcon_reg.addr[8]
1 1
.names myrisc.cpu.mem_addr[9] myrisc.intcon_reg.addr[9]
1 1
.names myrisc.cpu.mem_addr[10] myrisc.intcon_reg.addr[10]
1 1
.names myrisc.cpu.mem_addr[11] myrisc.intcon_reg.addr[11]
1 1
.names myrisc.cpu.mem_addr[12] myrisc.intcon_reg.addr[12]
1 1
.names myrisc.cpu.mem_addr[13] myrisc.intcon_reg.addr[13]
1 1
.names myrisc.cpu.mem_addr[14] myrisc.intcon_reg.addr[14]
1 1
.names myrisc.cpu.mem_addr[15] myrisc.intcon_reg.addr[15]
1 1
.names myrisc.cpu.mem_addr[16] myrisc.intcon_reg.addr[16]
1 1
.names myrisc.cpu.mem_addr[17] myrisc.intcon_reg.addr[17]
1 1
.names myrisc.cpu.mem_addr[18] myrisc.intcon_reg.addr[18]
1 1
.names myrisc.cpu.mem_addr[19] myrisc.intcon_reg.addr[19]
1 1
.names myrisc.cpu.mem_addr[20] myrisc.intcon_reg.addr[20]
1 1
.names myrisc.cpu.mem_addr[21] myrisc.intcon_reg.addr[21]
1 1
.names myrisc.cpu.mem_addr[22] myrisc.intcon_reg.addr[22]
1 1
.names myrisc.cpu.mem_addr[23] myrisc.intcon_reg.addr[23]
1 1
.names myrisc.cpu.mem_addr[24] myrisc.intcon_reg.addr[24]
1 1
.names myrisc.cpu.mem_addr[25] myrisc.intcon_reg.addr[25]
1 1
.names myrisc.cpu.mem_addr[26] myrisc.intcon_reg.addr[26]
1 1
.names myrisc.cpu.mem_addr[27] myrisc.intcon_reg.addr[27]
1 1
.names myrisc.cpu.mem_addr[28] myrisc.intcon_reg.addr[28]
1 1
.names myrisc.cpu.mem_addr[29] myrisc.intcon_reg.addr[29]
1 1
.names myrisc.cpu.mem_addr[30] myrisc.intcon_reg.addr[30]
1 1
.names myrisc.cpu.mem_addr[31] myrisc.intcon_reg.addr[31]
1 1
.names CLK myrisc.intcon_reg.clk
1 1
.names myrisc.cpu.mem_valid myrisc.intcon_reg.mem_valid
1 1
.names $undef myrisc.intcon_reg.odata[2]
1 1
.names $undef myrisc.intcon_reg.odata[3]
1 1
.names $undef myrisc.intcon_reg.odata[4]
1 1
.names $undef myrisc.intcon_reg.odata[5]
1 1
.names $undef myrisc.intcon_reg.odata[6]
1 1
.names $undef myrisc.intcon_reg.odata[7]
1 1
.names resetn myrisc.intcon_reg.resetn
1 1
.names myrisc.cpu.mem_wdata[0] myrisc.intcon_reg.wdata[0]
1 1
.names myrisc.cpu.mem_wdata[1] myrisc.intcon_reg.wdata[1]
1 1
.names myrisc.cpu.mem_wdata[2] myrisc.intcon_reg.wdata[2]
1 1
.names myrisc.cpu.mem_wdata[3] myrisc.intcon_reg.wdata[3]
1 1
.names myrisc.cpu.mem_wdata[4] myrisc.intcon_reg.wdata[4]
1 1
.names myrisc.cpu.mem_wdata[5] myrisc.intcon_reg.wdata[5]
1 1
.names myrisc.cpu.mem_wdata[6] myrisc.intcon_reg.wdata[6]
1 1
.names myrisc.cpu.mem_wdata[7] myrisc.intcon_reg.wdata[7]
1 1
.names myrisc.rx.uart_rx_int_flag myrisc.interrupt_flags[0]
1 1
.names myrisc.tx.uart_transmitter.o_TX_Active_L myrisc.interrupt_flags[1]
1 1
.names $false myrisc.interrupt_flags[2]
1 1
.names $false myrisc.interrupt_flags[3]
1 1
.names $false myrisc.interrupt_flags[4]
1 1
.names $false myrisc.interrupt_flags[5]
1 1
.names $false myrisc.interrupt_flags[6]
1 1
.names $false myrisc.interrupt_flags[7]
1 1
.names myrisc.intflags_reg.odata[0] myrisc.intflags[0]
1 1
.names myrisc.intflags_reg.odata[1] myrisc.intflags[1]
1 1
.names $false myrisc.intflags[2]
1 1
.names $false myrisc.intflags[3]
1 1
.names $false myrisc.intflags[4]
1 1
.names $false myrisc.intflags[5]
1 1
.names $false myrisc.intflags[6]
1 1
.names $false myrisc.intflags[7]
1 1
.names myrisc.intflags_reg.odata[0] myrisc.intflags_data32[0]
1 1
.names myrisc.intflags_reg.odata[1] myrisc.intflags_data32[1]
1 1
.names $false myrisc.intflags_data32[2]
1 1
.names $false myrisc.intflags_data32[3]
1 1
.names $false myrisc.intflags_data32[4]
1 1
.names $false myrisc.intflags_data32[5]
1 1
.names $false myrisc.intflags_data32[6]
1 1
.names $false myrisc.intflags_data32[7]
1 1
.names $false myrisc.intflags_data32[8]
1 1
.names $false myrisc.intflags_data32[9]
1 1
.names $false myrisc.intflags_data32[10]
1 1
.names $false myrisc.intflags_data32[11]
1 1
.names $false myrisc.intflags_data32[12]
1 1
.names $false myrisc.intflags_data32[13]
1 1
.names $false myrisc.intflags_data32[14]
1 1
.names $false myrisc.intflags_data32[15]
1 1
.names $false myrisc.intflags_data32[16]
1 1
.names $false myrisc.intflags_data32[17]
1 1
.names $false myrisc.intflags_data32[18]
1 1
.names $false myrisc.intflags_data32[19]
1 1
.names $false myrisc.intflags_data32[20]
1 1
.names $false myrisc.intflags_data32[21]
1 1
.names $false myrisc.intflags_data32[22]
1 1
.names $false myrisc.intflags_data32[23]
1 1
.names $false myrisc.intflags_data32[24]
1 1
.names $false myrisc.intflags_data32[25]
1 1
.names $false myrisc.intflags_data32[26]
1 1
.names $false myrisc.intflags_data32[27]
1 1
.names $false myrisc.intflags_data32[28]
1 1
.names $false myrisc.intflags_data32[29]
1 1
.names $false myrisc.intflags_data32[30]
1 1
.names $false myrisc.intflags_data32[31]
1 1
.names myrisc.intflags_reg.mem_port_ready myrisc.intflags_ready
1 1
.names myrisc.cpu.mem_addr[0] myrisc.intflags_reg.addr[0]
1 1
.names myrisc.cpu.mem_addr[1] myrisc.intflags_reg.addr[1]
1 1
.names myrisc.cpu.mem_addr[2] myrisc.intflags_reg.addr[2]
1 1
.names myrisc.cpu.mem_addr[3] myrisc.intflags_reg.addr[3]
1 1
.names myrisc.cpu.mem_addr[4] myrisc.intflags_reg.addr[4]
1 1
.names myrisc.cpu.mem_addr[5] myrisc.intflags_reg.addr[5]
1 1
.names myrisc.cpu.mem_addr[6] myrisc.intflags_reg.addr[6]
1 1
.names myrisc.cpu.mem_addr[7] myrisc.intflags_reg.addr[7]
1 1
.names myrisc.cpu.mem_addr[8] myrisc.intflags_reg.addr[8]
1 1
.names myrisc.cpu.mem_addr[9] myrisc.intflags_reg.addr[9]
1 1
.names myrisc.cpu.mem_addr[10] myrisc.intflags_reg.addr[10]
1 1
.names myrisc.cpu.mem_addr[11] myrisc.intflags_reg.addr[11]
1 1
.names myrisc.cpu.mem_addr[12] myrisc.intflags_reg.addr[12]
1 1
.names myrisc.cpu.mem_addr[13] myrisc.intflags_reg.addr[13]
1 1
.names myrisc.cpu.mem_addr[14] myrisc.intflags_reg.addr[14]
1 1
.names myrisc.cpu.mem_addr[15] myrisc.intflags_reg.addr[15]
1 1
.names myrisc.cpu.mem_addr[16] myrisc.intflags_reg.addr[16]
1 1
.names myrisc.cpu.mem_addr[17] myrisc.intflags_reg.addr[17]
1 1
.names myrisc.cpu.mem_addr[18] myrisc.intflags_reg.addr[18]
1 1
.names myrisc.cpu.mem_addr[19] myrisc.intflags_reg.addr[19]
1 1
.names myrisc.cpu.mem_addr[20] myrisc.intflags_reg.addr[20]
1 1
.names myrisc.cpu.mem_addr[21] myrisc.intflags_reg.addr[21]
1 1
.names myrisc.cpu.mem_addr[22] myrisc.intflags_reg.addr[22]
1 1
.names myrisc.cpu.mem_addr[23] myrisc.intflags_reg.addr[23]
1 1
.names myrisc.cpu.mem_addr[24] myrisc.intflags_reg.addr[24]
1 1
.names myrisc.cpu.mem_addr[25] myrisc.intflags_reg.addr[25]
1 1
.names myrisc.cpu.mem_addr[26] myrisc.intflags_reg.addr[26]
1 1
.names myrisc.cpu.mem_addr[27] myrisc.intflags_reg.addr[27]
1 1
.names myrisc.cpu.mem_addr[28] myrisc.intflags_reg.addr[28]
1 1
.names myrisc.cpu.mem_addr[29] myrisc.intflags_reg.addr[29]
1 1
.names myrisc.cpu.mem_addr[30] myrisc.intflags_reg.addr[30]
1 1
.names myrisc.cpu.mem_addr[31] myrisc.intflags_reg.addr[31]
1 1
.names CLK myrisc.intflags_reg.clk
1 1
.names myrisc.cpu.mem_valid myrisc.intflags_reg.mem_valid
1 1
.names $false myrisc.intflags_reg.odata[2]
1 1
.names $false myrisc.intflags_reg.odata[3]
1 1
.names $false myrisc.intflags_reg.odata[4]
1 1
.names $false myrisc.intflags_reg.odata[5]
1 1
.names $false myrisc.intflags_reg.odata[6]
1 1
.names $false myrisc.intflags_reg.odata[7]
1 1
.names resetn myrisc.intflags_reg.resetn
1 1
.names myrisc.rx.uart_rx_int_flag myrisc.intflags_reg.wdata[0]
1 1
.names myrisc.tx.uart_transmitter.o_TX_Active_L myrisc.intflags_reg.wdata[1]
1 1
.names $false myrisc.intflags_reg.wdata[2]
1 1
.names $false myrisc.intflags_reg.wdata[3]
1 1
.names $false myrisc.intflags_reg.wdata[4]
1 1
.names $false myrisc.intflags_reg.wdata[5]
1 1
.names $false myrisc.intflags_reg.wdata[6]
1 1
.names $false myrisc.intflags_reg.wdata[7]
1 1
.names $true myrisc.intflags_reg.wen
1 1
.names $false myrisc.irq[0]
1 1
.names $false myrisc.irq[1]
1 1
.names $false myrisc.irq[2]
1 1
.names myrisc.cpu.irq[3] myrisc.irq[3]
1 1
.names myrisc.cpu.irq[4] myrisc.irq[4]
1 1
.names PIN_19 myrisc.irq[5]
1 1
.names PIN_18 myrisc.irq[6]
1 1
.names PIN_17 myrisc.irq[7]
1 1
.names PIN_19 myrisc.irq_5
1 1
.names PIN_18 myrisc.irq_6
1 1
.names PIN_17 myrisc.irq_7
1 1
.names $false myrisc.irq_stall
1 1
.names $false myrisc.irq_uart
1 1
.names myrisc.cpu.mem_addr[0] myrisc.mem_addr[0]
1 1
.names myrisc.cpu.mem_addr[1] myrisc.mem_addr[1]
1 1
.names myrisc.cpu.mem_addr[2] myrisc.mem_addr[2]
1 1
.names myrisc.cpu.mem_addr[3] myrisc.mem_addr[3]
1 1
.names myrisc.cpu.mem_addr[4] myrisc.mem_addr[4]
1 1
.names myrisc.cpu.mem_addr[5] myrisc.mem_addr[5]
1 1
.names myrisc.cpu.mem_addr[6] myrisc.mem_addr[6]
1 1
.names myrisc.cpu.mem_addr[7] myrisc.mem_addr[7]
1 1
.names myrisc.cpu.mem_addr[8] myrisc.mem_addr[8]
1 1
.names myrisc.cpu.mem_addr[9] myrisc.mem_addr[9]
1 1
.names myrisc.cpu.mem_addr[10] myrisc.mem_addr[10]
1 1
.names myrisc.cpu.mem_addr[11] myrisc.mem_addr[11]
1 1
.names myrisc.cpu.mem_addr[12] myrisc.mem_addr[12]
1 1
.names myrisc.cpu.mem_addr[13] myrisc.mem_addr[13]
1 1
.names myrisc.cpu.mem_addr[14] myrisc.mem_addr[14]
1 1
.names myrisc.cpu.mem_addr[15] myrisc.mem_addr[15]
1 1
.names myrisc.cpu.mem_addr[16] myrisc.mem_addr[16]
1 1
.names myrisc.cpu.mem_addr[17] myrisc.mem_addr[17]
1 1
.names myrisc.cpu.mem_addr[18] myrisc.mem_addr[18]
1 1
.names myrisc.cpu.mem_addr[19] myrisc.mem_addr[19]
1 1
.names myrisc.cpu.mem_addr[20] myrisc.mem_addr[20]
1 1
.names myrisc.cpu.mem_addr[21] myrisc.mem_addr[21]
1 1
.names myrisc.cpu.mem_addr[22] myrisc.mem_addr[22]
1 1
.names myrisc.cpu.mem_addr[23] myrisc.mem_addr[23]
1 1
.names myrisc.cpu.mem_addr[24] myrisc.mem_addr[24]
1 1
.names myrisc.cpu.mem_addr[25] myrisc.mem_addr[25]
1 1
.names myrisc.cpu.mem_addr[26] myrisc.mem_addr[26]
1 1
.names myrisc.cpu.mem_addr[27] myrisc.mem_addr[27]
1 1
.names myrisc.cpu.mem_addr[28] myrisc.mem_addr[28]
1 1
.names myrisc.cpu.mem_addr[29] myrisc.mem_addr[29]
1 1
.names myrisc.cpu.mem_addr[30] myrisc.mem_addr[30]
1 1
.names myrisc.cpu.mem_addr[31] myrisc.mem_addr[31]
1 1
.names myrisc.cpu.dbg_mem_rdata[0] myrisc.mem_rdata[0]
1 1
.names myrisc.cpu.dbg_mem_rdata[1] myrisc.mem_rdata[1]
1 1
.names myrisc.cpu.dbg_mem_rdata[2] myrisc.mem_rdata[2]
1 1
.names myrisc.cpu.dbg_mem_rdata[3] myrisc.mem_rdata[3]
1 1
.names myrisc.cpu.dbg_mem_rdata[4] myrisc.mem_rdata[4]
1 1
.names myrisc.cpu.dbg_mem_rdata[5] myrisc.mem_rdata[5]
1 1
.names myrisc.cpu.dbg_mem_rdata[6] myrisc.mem_rdata[6]
1 1
.names myrisc.cpu.dbg_mem_rdata[7] myrisc.mem_rdata[7]
1 1
.names myrisc.cpu.dbg_mem_rdata[8] myrisc.mem_rdata[8]
1 1
.names myrisc.cpu.dbg_mem_rdata[9] myrisc.mem_rdata[9]
1 1
.names myrisc.cpu.dbg_mem_rdata[10] myrisc.mem_rdata[10]
1 1
.names myrisc.cpu.dbg_mem_rdata[11] myrisc.mem_rdata[11]
1 1
.names myrisc.cpu.dbg_mem_rdata[12] myrisc.mem_rdata[12]
1 1
.names myrisc.cpu.dbg_mem_rdata[13] myrisc.mem_rdata[13]
1 1
.names myrisc.cpu.dbg_mem_rdata[14] myrisc.mem_rdata[14]
1 1
.names myrisc.cpu.dbg_mem_rdata[15] myrisc.mem_rdata[15]
1 1
.names myrisc.cpu.mem_rdata[16] myrisc.mem_rdata[16]
1 1
.names myrisc.cpu.mem_rdata[17] myrisc.mem_rdata[17]
1 1
.names myrisc.cpu.mem_rdata[18] myrisc.mem_rdata[18]
1 1
.names myrisc.cpu.mem_rdata[19] myrisc.mem_rdata[19]
1 1
.names myrisc.cpu.mem_rdata[20] myrisc.mem_rdata[20]
1 1
.names myrisc.cpu.mem_rdata[21] myrisc.mem_rdata[21]
1 1
.names myrisc.cpu.mem_rdata[22] myrisc.mem_rdata[22]
1 1
.names myrisc.cpu.mem_rdata[23] myrisc.mem_rdata[23]
1 1
.names myrisc.cpu.mem_rdata[24] myrisc.mem_rdata[24]
1 1
.names myrisc.cpu.mem_rdata[25] myrisc.mem_rdata[25]
1 1
.names myrisc.cpu.mem_rdata[26] myrisc.mem_rdata[26]
1 1
.names myrisc.cpu.mem_rdata[27] myrisc.mem_rdata[27]
1 1
.names myrisc.cpu.mem_rdata[28] myrisc.mem_rdata[28]
1 1
.names myrisc.cpu.mem_rdata[29] myrisc.mem_rdata[29]
1 1
.names myrisc.cpu.mem_rdata[30] myrisc.mem_rdata[30]
1 1
.names myrisc.cpu.mem_rdata[31] myrisc.mem_rdata[31]
1 1
.names myrisc.cpu.mem_valid myrisc.mem_valid
1 1
.names myrisc.cpu.mem_wdata[0] myrisc.mem_wdata[0]
1 1
.names myrisc.cpu.mem_wdata[1] myrisc.mem_wdata[1]
1 1
.names myrisc.cpu.mem_wdata[2] myrisc.mem_wdata[2]
1 1
.names myrisc.cpu.mem_wdata[3] myrisc.mem_wdata[3]
1 1
.names myrisc.cpu.mem_wdata[4] myrisc.mem_wdata[4]
1 1
.names myrisc.cpu.mem_wdata[5] myrisc.mem_wdata[5]
1 1
.names myrisc.cpu.mem_wdata[6] myrisc.mem_wdata[6]
1 1
.names myrisc.cpu.mem_wdata[7] myrisc.mem_wdata[7]
1 1
.names myrisc.cpu.mem_wdata[8] myrisc.mem_wdata[8]
1 1
.names myrisc.cpu.mem_wdata[9] myrisc.mem_wdata[9]
1 1
.names myrisc.cpu.mem_wdata[10] myrisc.mem_wdata[10]
1 1
.names myrisc.cpu.mem_wdata[11] myrisc.mem_wdata[11]
1 1
.names myrisc.cpu.mem_wdata[12] myrisc.mem_wdata[12]
1 1
.names myrisc.cpu.mem_wdata[13] myrisc.mem_wdata[13]
1 1
.names myrisc.cpu.mem_wdata[14] myrisc.mem_wdata[14]
1 1
.names myrisc.cpu.mem_wdata[15] myrisc.mem_wdata[15]
1 1
.names myrisc.cpu.mem_wdata[16] myrisc.mem_wdata[16]
1 1
.names myrisc.cpu.mem_wdata[17] myrisc.mem_wdata[17]
1 1
.names myrisc.cpu.mem_wdata[18] myrisc.mem_wdata[18]
1 1
.names myrisc.cpu.mem_wdata[19] myrisc.mem_wdata[19]
1 1
.names myrisc.cpu.mem_wdata[20] myrisc.mem_wdata[20]
1 1
.names myrisc.cpu.mem_wdata[21] myrisc.mem_wdata[21]
1 1
.names myrisc.cpu.mem_wdata[22] myrisc.mem_wdata[22]
1 1
.names myrisc.cpu.mem_wdata[23] myrisc.mem_wdata[23]
1 1
.names myrisc.cpu.mem_wdata[24] myrisc.mem_wdata[24]
1 1
.names myrisc.cpu.mem_wdata[25] myrisc.mem_wdata[25]
1 1
.names myrisc.cpu.mem_wdata[26] myrisc.mem_wdata[26]
1 1
.names myrisc.cpu.mem_wdata[27] myrisc.mem_wdata[27]
1 1
.names myrisc.cpu.mem_wdata[28] myrisc.mem_wdata[28]
1 1
.names myrisc.cpu.mem_wdata[29] myrisc.mem_wdata[29]
1 1
.names myrisc.cpu.mem_wdata[30] myrisc.mem_wdata[30]
1 1
.names myrisc.cpu.mem_wdata[31] myrisc.mem_wdata[31]
1 1
.names myrisc.intcon_reg.wen myrisc.mem_wstrb[0]
1 1
.names myrisc.cpu.mem_wstrb[1] myrisc.mem_wstrb[1]
1 1
.names myrisc.cpu.mem_wstrb[2] myrisc.mem_wstrb[2]
1 1
.names myrisc.cpu.mem_wstrb[3] myrisc.mem_wstrb[3]
1 1
.names myrisc.cpu.mem_addr[2] myrisc.memory.addr[0]
1 1
.names myrisc.cpu.mem_addr[3] myrisc.memory.addr[1]
1 1
.names myrisc.cpu.mem_addr[4] myrisc.memory.addr[2]
1 1
.names myrisc.cpu.mem_addr[5] myrisc.memory.addr[3]
1 1
.names myrisc.cpu.mem_addr[6] myrisc.memory.addr[4]
1 1
.names myrisc.cpu.mem_addr[7] myrisc.memory.addr[5]
1 1
.names myrisc.cpu.mem_addr[8] myrisc.memory.addr[6]
1 1
.names myrisc.cpu.mem_addr[9] myrisc.memory.addr[7]
1 1
.names myrisc.cpu.mem_addr[10] myrisc.memory.addr[8]
1 1
.names myrisc.cpu.mem_addr[11] myrisc.memory.addr[9]
1 1
.names myrisc.cpu.mem_addr[12] myrisc.memory.addr[10]
1 1
.names myrisc.cpu.mem_addr[13] myrisc.memory.addr[11]
1 1
.names myrisc.cpu.mem_addr[14] myrisc.memory.addr[12]
1 1
.names myrisc.cpu.mem_addr[15] myrisc.memory.addr[13]
1 1
.names myrisc.cpu.mem_addr[16] myrisc.memory.addr[14]
1 1
.names myrisc.cpu.mem_addr[17] myrisc.memory.addr[15]
1 1
.names myrisc.cpu.mem_addr[18] myrisc.memory.addr[16]
1 1
.names myrisc.cpu.mem_addr[19] myrisc.memory.addr[17]
1 1
.names myrisc.cpu.mem_addr[20] myrisc.memory.addr[18]
1 1
.names myrisc.cpu.mem_addr[21] myrisc.memory.addr[19]
1 1
.names myrisc.cpu.mem_addr[22] myrisc.memory.addr[20]
1 1
.names myrisc.cpu.mem_addr[23] myrisc.memory.addr[21]
1 1
.names CLK myrisc.memory.clk
1 1
.names myrisc.cpu.mem_wdata[0] myrisc.memory.wdata[0]
1 1
.names myrisc.cpu.mem_wdata[1] myrisc.memory.wdata[1]
1 1
.names myrisc.cpu.mem_wdata[2] myrisc.memory.wdata[2]
1 1
.names myrisc.cpu.mem_wdata[3] myrisc.memory.wdata[3]
1 1
.names myrisc.cpu.mem_wdata[4] myrisc.memory.wdata[4]
1 1
.names myrisc.cpu.mem_wdata[5] myrisc.memory.wdata[5]
1 1
.names myrisc.cpu.mem_wdata[6] myrisc.memory.wdata[6]
1 1
.names myrisc.cpu.mem_wdata[7] myrisc.memory.wdata[7]
1 1
.names myrisc.cpu.mem_wdata[8] myrisc.memory.wdata[8]
1 1
.names myrisc.cpu.mem_wdata[9] myrisc.memory.wdata[9]
1 1
.names myrisc.cpu.mem_wdata[10] myrisc.memory.wdata[10]
1 1
.names myrisc.cpu.mem_wdata[11] myrisc.memory.wdata[11]
1 1
.names myrisc.cpu.mem_wdata[12] myrisc.memory.wdata[12]
1 1
.names myrisc.cpu.mem_wdata[13] myrisc.memory.wdata[13]
1 1
.names myrisc.cpu.mem_wdata[14] myrisc.memory.wdata[14]
1 1
.names myrisc.cpu.mem_wdata[15] myrisc.memory.wdata[15]
1 1
.names myrisc.cpu.mem_wdata[16] myrisc.memory.wdata[16]
1 1
.names myrisc.cpu.mem_wdata[17] myrisc.memory.wdata[17]
1 1
.names myrisc.cpu.mem_wdata[18] myrisc.memory.wdata[18]
1 1
.names myrisc.cpu.mem_wdata[19] myrisc.memory.wdata[19]
1 1
.names myrisc.cpu.mem_wdata[20] myrisc.memory.wdata[20]
1 1
.names myrisc.cpu.mem_wdata[21] myrisc.memory.wdata[21]
1 1
.names myrisc.cpu.mem_wdata[22] myrisc.memory.wdata[22]
1 1
.names myrisc.cpu.mem_wdata[23] myrisc.memory.wdata[23]
1 1
.names myrisc.cpu.mem_wdata[24] myrisc.memory.wdata[24]
1 1
.names myrisc.cpu.mem_wdata[25] myrisc.memory.wdata[25]
1 1
.names myrisc.cpu.mem_wdata[26] myrisc.memory.wdata[26]
1 1
.names myrisc.cpu.mem_wdata[27] myrisc.memory.wdata[27]
1 1
.names myrisc.cpu.mem_wdata[28] myrisc.memory.wdata[28]
1 1
.names myrisc.cpu.mem_wdata[29] myrisc.memory.wdata[29]
1 1
.names myrisc.cpu.mem_wdata[30] myrisc.memory.wdata[30]
1 1
.names myrisc.cpu.mem_wdata[31] myrisc.memory.wdata[31]
1 1
.names myrisc.cpu.mem_addr[2] myrisc.pico_rom.addr[0]
1 1
.names myrisc.cpu.mem_addr[3] myrisc.pico_rom.addr[1]
1 1
.names myrisc.cpu.mem_addr[4] myrisc.pico_rom.addr[2]
1 1
.names myrisc.cpu.mem_addr[5] myrisc.pico_rom.addr[3]
1 1
.names myrisc.cpu.mem_addr[6] myrisc.pico_rom.addr[4]
1 1
.names myrisc.cpu.mem_addr[7] myrisc.pico_rom.addr[5]
1 1
.names myrisc.cpu.mem_addr[8] myrisc.pico_rom.addr[6]
1 1
.names myrisc.cpu.mem_addr[9] myrisc.pico_rom.addr[7]
1 1
.names CLK myrisc.pico_rom.clk
1 1
.names $false myrisc.pico_rom.wdata[0]
1 1
.names $false myrisc.pico_rom.wdata[1]
1 1
.names $false myrisc.pico_rom.wdata[2]
1 1
.names $false myrisc.pico_rom.wdata[3]
1 1
.names $false myrisc.pico_rom.wdata[4]
1 1
.names $false myrisc.pico_rom.wdata[5]
1 1
.names $false myrisc.pico_rom.wdata[6]
1 1
.names $false myrisc.pico_rom.wdata[7]
1 1
.names $false myrisc.pico_rom.wdata[8]
1 1
.names $false myrisc.pico_rom.wdata[9]
1 1
.names $false myrisc.pico_rom.wdata[10]
1 1
.names $false myrisc.pico_rom.wdata[11]
1 1
.names $false myrisc.pico_rom.wdata[12]
1 1
.names $false myrisc.pico_rom.wdata[13]
1 1
.names $false myrisc.pico_rom.wdata[14]
1 1
.names $false myrisc.pico_rom.wdata[15]
1 1
.names $false myrisc.pico_rom.wdata[16]
1 1
.names $false myrisc.pico_rom.wdata[17]
1 1
.names $false myrisc.pico_rom.wdata[18]
1 1
.names $false myrisc.pico_rom.wdata[19]
1 1
.names $false myrisc.pico_rom.wdata[20]
1 1
.names $false myrisc.pico_rom.wdata[21]
1 1
.names $false myrisc.pico_rom.wdata[22]
1 1
.names $false myrisc.pico_rom.wdata[23]
1 1
.names $false myrisc.pico_rom.wdata[24]
1 1
.names $false myrisc.pico_rom.wdata[25]
1 1
.names $false myrisc.pico_rom.wdata[26]
1 1
.names $false myrisc.pico_rom.wdata[27]
1 1
.names $false myrisc.pico_rom.wdata[28]
1 1
.names $false myrisc.pico_rom.wdata[29]
1 1
.names $false myrisc.pico_rom.wdata[30]
1 1
.names $false myrisc.pico_rom.wdata[31]
1 1
.names $false myrisc.pico_rom.wen
1 1
.names myrisc.cpu.mem_addr[0] myrisc.porta.addr[0]
1 1
.names myrisc.cpu.mem_addr[1] myrisc.porta.addr[1]
1 1
.names myrisc.cpu.mem_addr[2] myrisc.porta.addr[2]
1 1
.names myrisc.cpu.mem_addr[3] myrisc.porta.addr[3]
1 1
.names myrisc.cpu.mem_addr[4] myrisc.porta.addr[4]
1 1
.names myrisc.cpu.mem_addr[5] myrisc.porta.addr[5]
1 1
.names myrisc.cpu.mem_addr[6] myrisc.porta.addr[6]
1 1
.names myrisc.cpu.mem_addr[7] myrisc.porta.addr[7]
1 1
.names myrisc.cpu.mem_addr[8] myrisc.porta.addr[8]
1 1
.names myrisc.cpu.mem_addr[9] myrisc.porta.addr[9]
1 1
.names myrisc.cpu.mem_addr[10] myrisc.porta.addr[10]
1 1
.names myrisc.cpu.mem_addr[11] myrisc.porta.addr[11]
1 1
.names myrisc.cpu.mem_addr[12] myrisc.porta.addr[12]
1 1
.names myrisc.cpu.mem_addr[13] myrisc.porta.addr[13]
1 1
.names myrisc.cpu.mem_addr[14] myrisc.porta.addr[14]
1 1
.names myrisc.cpu.mem_addr[15] myrisc.porta.addr[15]
1 1
.names myrisc.cpu.mem_addr[16] myrisc.porta.addr[16]
1 1
.names myrisc.cpu.mem_addr[17] myrisc.porta.addr[17]
1 1
.names myrisc.cpu.mem_addr[18] myrisc.porta.addr[18]
1 1
.names myrisc.cpu.mem_addr[19] myrisc.porta.addr[19]
1 1
.names myrisc.cpu.mem_addr[20] myrisc.porta.addr[20]
1 1
.names myrisc.cpu.mem_addr[21] myrisc.porta.addr[21]
1 1
.names myrisc.cpu.mem_addr[22] myrisc.porta.addr[22]
1 1
.names myrisc.cpu.mem_addr[23] myrisc.porta.addr[23]
1 1
.names myrisc.cpu.mem_addr[24] myrisc.porta.addr[24]
1 1
.names myrisc.cpu.mem_addr[25] myrisc.porta.addr[25]
1 1
.names myrisc.cpu.mem_addr[26] myrisc.porta.addr[26]
1 1
.names myrisc.cpu.mem_addr[27] myrisc.porta.addr[27]
1 1
.names myrisc.cpu.mem_addr[28] myrisc.porta.addr[28]
1 1
.names myrisc.cpu.mem_addr[29] myrisc.porta.addr[29]
1 1
.names myrisc.cpu.mem_addr[30] myrisc.porta.addr[30]
1 1
.names myrisc.cpu.mem_addr[31] myrisc.porta.addr[31]
1 1
.names CLK myrisc.porta.clk
1 1
.names myrisc.cpu.mem_valid myrisc.porta.mem_valid
1 1
.names PIN_9 myrisc.porta.odata[0]
1 1
.names PIN_10 myrisc.porta.odata[1]
1 1
.names PIN_11 myrisc.porta.odata[2]
1 1
.names PIN_12 myrisc.porta.odata[3]
1 1
.names PIN_13 myrisc.porta.odata[4]
1 1
.names PIN_14 myrisc.porta.odata[5]
1 1
.names PIN_15 myrisc.porta.odata[6]
1 1
.names PIN_16 myrisc.porta.odata[7]
1 1
.names resetn myrisc.porta.resetn
1 1
.names myrisc.cpu.mem_wdata[0] myrisc.porta.wdata[0]
1 1
.names myrisc.cpu.mem_wdata[1] myrisc.porta.wdata[1]
1 1
.names myrisc.cpu.mem_wdata[2] myrisc.porta.wdata[2]
1 1
.names myrisc.cpu.mem_wdata[3] myrisc.porta.wdata[3]
1 1
.names myrisc.cpu.mem_wdata[4] myrisc.porta.wdata[4]
1 1
.names myrisc.cpu.mem_wdata[5] myrisc.porta.wdata[5]
1 1
.names myrisc.cpu.mem_wdata[6] myrisc.porta.wdata[6]
1 1
.names myrisc.cpu.mem_wdata[7] myrisc.porta.wdata[7]
1 1
.names myrisc.intcon_reg.wen myrisc.porta.wen
1 1
.names PIN_9 myrisc.porta_out[0]
1 1
.names PIN_10 myrisc.porta_out[1]
1 1
.names PIN_11 myrisc.porta_out[2]
1 1
.names PIN_12 myrisc.porta_out[3]
1 1
.names PIN_13 myrisc.porta_out[4]
1 1
.names PIN_14 myrisc.porta_out[5]
1 1
.names PIN_15 myrisc.porta_out[6]
1 1
.names PIN_16 myrisc.porta_out[7]
1 1
.names myrisc.porta.mem_port_ready myrisc.porta_ready
1 1
.names myrisc.cpu.mem_addr[0] myrisc.portb.addr[0]
1 1
.names myrisc.cpu.mem_addr[1] myrisc.portb.addr[1]
1 1
.names myrisc.cpu.mem_addr[2] myrisc.portb.addr[2]
1 1
.names myrisc.cpu.mem_addr[3] myrisc.portb.addr[3]
1 1
.names myrisc.cpu.mem_addr[4] myrisc.portb.addr[4]
1 1
.names myrisc.cpu.mem_addr[5] myrisc.portb.addr[5]
1 1
.names myrisc.cpu.mem_addr[6] myrisc.portb.addr[6]
1 1
.names myrisc.cpu.mem_addr[7] myrisc.portb.addr[7]
1 1
.names myrisc.cpu.mem_addr[8] myrisc.portb.addr[8]
1 1
.names myrisc.cpu.mem_addr[9] myrisc.portb.addr[9]
1 1
.names myrisc.cpu.mem_addr[10] myrisc.portb.addr[10]
1 1
.names myrisc.cpu.mem_addr[11] myrisc.portb.addr[11]
1 1
.names myrisc.cpu.mem_addr[12] myrisc.portb.addr[12]
1 1
.names myrisc.cpu.mem_addr[13] myrisc.portb.addr[13]
1 1
.names myrisc.cpu.mem_addr[14] myrisc.portb.addr[14]
1 1
.names myrisc.cpu.mem_addr[15] myrisc.portb.addr[15]
1 1
.names myrisc.cpu.mem_addr[16] myrisc.portb.addr[16]
1 1
.names myrisc.cpu.mem_addr[17] myrisc.portb.addr[17]
1 1
.names myrisc.cpu.mem_addr[18] myrisc.portb.addr[18]
1 1
.names myrisc.cpu.mem_addr[19] myrisc.portb.addr[19]
1 1
.names myrisc.cpu.mem_addr[20] myrisc.portb.addr[20]
1 1
.names myrisc.cpu.mem_addr[21] myrisc.portb.addr[21]
1 1
.names myrisc.cpu.mem_addr[22] myrisc.portb.addr[22]
1 1
.names myrisc.cpu.mem_addr[23] myrisc.portb.addr[23]
1 1
.names myrisc.cpu.mem_addr[24] myrisc.portb.addr[24]
1 1
.names myrisc.cpu.mem_addr[25] myrisc.portb.addr[25]
1 1
.names myrisc.cpu.mem_addr[26] myrisc.portb.addr[26]
1 1
.names myrisc.cpu.mem_addr[27] myrisc.portb.addr[27]
1 1
.names myrisc.cpu.mem_addr[28] myrisc.portb.addr[28]
1 1
.names myrisc.cpu.mem_addr[29] myrisc.portb.addr[29]
1 1
.names myrisc.cpu.mem_addr[30] myrisc.portb.addr[30]
1 1
.names myrisc.cpu.mem_addr[31] myrisc.portb.addr[31]
1 1
.names CLK myrisc.portb.clk
1 1
.names myrisc.cpu.mem_valid myrisc.portb.mem_valid
1 1
.names resetn myrisc.portb.resetn
1 1
.names PIN_1 myrisc.portb.wdata[0]
1 1
.names PIN_2 myrisc.portb.wdata[1]
1 1
.names PIN_3 myrisc.portb.wdata[2]
1 1
.names PIN_4 myrisc.portb.wdata[3]
1 1
.names PIN_5 myrisc.portb.wdata[4]
1 1
.names PIN_6 myrisc.portb.wdata[5]
1 1
.names PIN_7 myrisc.portb.wdata[6]
1 1
.names PIN_8 myrisc.portb.wdata[7]
1 1
.names $true myrisc.portb.wen
1 1
.names myrisc.portb.odata[0] myrisc.portb_data[0]
1 1
.names myrisc.portb.odata[1] myrisc.portb_data[1]
1 1
.names myrisc.portb.odata[2] myrisc.portb_data[2]
1 1
.names myrisc.portb.odata[3] myrisc.portb_data[3]
1 1
.names myrisc.portb.odata[4] myrisc.portb_data[4]
1 1
.names myrisc.portb.odata[5] myrisc.portb_data[5]
1 1
.names myrisc.portb.odata[6] myrisc.portb_data[6]
1 1
.names myrisc.portb.odata[7] myrisc.portb_data[7]
1 1
.names myrisc.portb.odata[0] myrisc.portb_data32[0]
1 1
.names myrisc.portb.odata[1] myrisc.portb_data32[1]
1 1
.names myrisc.portb.odata[2] myrisc.portb_data32[2]
1 1
.names myrisc.portb.odata[3] myrisc.portb_data32[3]
1 1
.names myrisc.portb.odata[4] myrisc.portb_data32[4]
1 1
.names myrisc.portb.odata[5] myrisc.portb_data32[5]
1 1
.names myrisc.portb.odata[6] myrisc.portb_data32[6]
1 1
.names myrisc.portb.odata[7] myrisc.portb_data32[7]
1 1
.names $false myrisc.portb_data32[8]
1 1
.names $false myrisc.portb_data32[9]
1 1
.names $false myrisc.portb_data32[10]
1 1
.names $false myrisc.portb_data32[11]
1 1
.names $false myrisc.portb_data32[12]
1 1
.names $false myrisc.portb_data32[13]
1 1
.names $false myrisc.portb_data32[14]
1 1
.names $false myrisc.portb_data32[15]
1 1
.names $false myrisc.portb_data32[16]
1 1
.names $false myrisc.portb_data32[17]
1 1
.names $false myrisc.portb_data32[18]
1 1
.names $false myrisc.portb_data32[19]
1 1
.names $false myrisc.portb_data32[20]
1 1
.names $false myrisc.portb_data32[21]
1 1
.names $false myrisc.portb_data32[22]
1 1
.names $false myrisc.portb_data32[23]
1 1
.names $false myrisc.portb_data32[24]
1 1
.names $false myrisc.portb_data32[25]
1 1
.names $false myrisc.portb_data32[26]
1 1
.names $false myrisc.portb_data32[27]
1 1
.names $false myrisc.portb_data32[28]
1 1
.names $false myrisc.portb_data32[29]
1 1
.names $false myrisc.portb_data32[30]
1 1
.names $false myrisc.portb_data32[31]
1 1
.names PIN_1 myrisc.portb_in[0]
1 1
.names PIN_2 myrisc.portb_in[1]
1 1
.names PIN_3 myrisc.portb_in[2]
1 1
.names PIN_4 myrisc.portb_in[3]
1 1
.names PIN_5 myrisc.portb_in[4]
1 1
.names PIN_6 myrisc.portb_in[5]
1 1
.names PIN_7 myrisc.portb_in[6]
1 1
.names PIN_8 myrisc.portb_in[7]
1 1
.names myrisc.portb.mem_port_ready myrisc.portb_ready
1 1
.names myrisc.memory.rdata[0] myrisc.ram_rdata[0]
1 1
.names myrisc.memory.rdata[1] myrisc.ram_rdata[1]
1 1
.names myrisc.memory.rdata[2] myrisc.ram_rdata[2]
1 1
.names myrisc.memory.rdata[3] myrisc.ram_rdata[3]
1 1
.names myrisc.memory.rdata[4] myrisc.ram_rdata[4]
1 1
.names myrisc.memory.rdata[5] myrisc.ram_rdata[5]
1 1
.names myrisc.memory.rdata[6] myrisc.ram_rdata[6]
1 1
.names myrisc.memory.rdata[7] myrisc.ram_rdata[7]
1 1
.names myrisc.memory.rdata[8] myrisc.ram_rdata[8]
1 1
.names myrisc.memory.rdata[9] myrisc.ram_rdata[9]
1 1
.names myrisc.memory.rdata[10] myrisc.ram_rdata[10]
1 1
.names myrisc.memory.rdata[11] myrisc.ram_rdata[11]
1 1
.names myrisc.memory.rdata[12] myrisc.ram_rdata[12]
1 1
.names myrisc.memory.rdata[13] myrisc.ram_rdata[13]
1 1
.names myrisc.memory.rdata[14] myrisc.ram_rdata[14]
1 1
.names myrisc.memory.rdata[15] myrisc.ram_rdata[15]
1 1
.names myrisc.memory.rdata[16] myrisc.ram_rdata[16]
1 1
.names myrisc.memory.rdata[17] myrisc.ram_rdata[17]
1 1
.names myrisc.memory.rdata[18] myrisc.ram_rdata[18]
1 1
.names myrisc.memory.rdata[19] myrisc.ram_rdata[19]
1 1
.names myrisc.memory.rdata[20] myrisc.ram_rdata[20]
1 1
.names myrisc.memory.rdata[21] myrisc.ram_rdata[21]
1 1
.names myrisc.memory.rdata[22] myrisc.ram_rdata[22]
1 1
.names myrisc.memory.rdata[23] myrisc.ram_rdata[23]
1 1
.names myrisc.memory.rdata[24] myrisc.ram_rdata[24]
1 1
.names myrisc.memory.rdata[25] myrisc.ram_rdata[25]
1 1
.names myrisc.memory.rdata[26] myrisc.ram_rdata[26]
1 1
.names myrisc.memory.rdata[27] myrisc.ram_rdata[27]
1 1
.names myrisc.memory.rdata[28] myrisc.ram_rdata[28]
1 1
.names myrisc.memory.rdata[29] myrisc.ram_rdata[29]
1 1
.names myrisc.memory.rdata[30] myrisc.ram_rdata[30]
1 1
.names myrisc.memory.rdata[31] myrisc.ram_rdata[31]
1 1
.names resetn myrisc.resetn
1 1
.names myrisc.pico_rom.rdata[0] myrisc.rom_rdata[0]
1 1
.names myrisc.pico_rom.rdata[1] myrisc.rom_rdata[1]
1 1
.names myrisc.pico_rom.rdata[2] myrisc.rom_rdata[2]
1 1
.names myrisc.pico_rom.rdata[3] myrisc.rom_rdata[3]
1 1
.names myrisc.pico_rom.rdata[4] myrisc.rom_rdata[4]
1 1
.names myrisc.pico_rom.rdata[5] myrisc.rom_rdata[5]
1 1
.names myrisc.pico_rom.rdata[6] myrisc.rom_rdata[6]
1 1
.names myrisc.pico_rom.rdata[7] myrisc.rom_rdata[7]
1 1
.names myrisc.pico_rom.rdata[8] myrisc.rom_rdata[8]
1 1
.names myrisc.pico_rom.rdata[9] myrisc.rom_rdata[9]
1 1
.names myrisc.pico_rom.rdata[10] myrisc.rom_rdata[10]
1 1
.names myrisc.pico_rom.rdata[11] myrisc.rom_rdata[11]
1 1
.names myrisc.pico_rom.rdata[12] myrisc.rom_rdata[12]
1 1
.names myrisc.pico_rom.rdata[13] myrisc.rom_rdata[13]
1 1
.names myrisc.pico_rom.rdata[14] myrisc.rom_rdata[14]
1 1
.names myrisc.pico_rom.rdata[15] myrisc.rom_rdata[15]
1 1
.names myrisc.pico_rom.rdata[16] myrisc.rom_rdata[16]
1 1
.names myrisc.pico_rom.rdata[17] myrisc.rom_rdata[17]
1 1
.names myrisc.pico_rom.rdata[18] myrisc.rom_rdata[18]
1 1
.names myrisc.pico_rom.rdata[19] myrisc.rom_rdata[19]
1 1
.names myrisc.pico_rom.rdata[20] myrisc.rom_rdata[20]
1 1
.names myrisc.pico_rom.rdata[21] myrisc.rom_rdata[21]
1 1
.names myrisc.pico_rom.rdata[22] myrisc.rom_rdata[22]
1 1
.names myrisc.pico_rom.rdata[23] myrisc.rom_rdata[23]
1 1
.names myrisc.pico_rom.rdata[24] myrisc.rom_rdata[24]
1 1
.names myrisc.pico_rom.rdata[25] myrisc.rom_rdata[25]
1 1
.names myrisc.pico_rom.rdata[26] myrisc.rom_rdata[26]
1 1
.names myrisc.pico_rom.rdata[27] myrisc.rom_rdata[27]
1 1
.names myrisc.pico_rom.rdata[28] myrisc.rom_rdata[28]
1 1
.names myrisc.pico_rom.rdata[29] myrisc.rom_rdata[29]
1 1
.names myrisc.pico_rom.rdata[30] myrisc.rom_rdata[30]
1 1
.names myrisc.pico_rom.rdata[31] myrisc.rom_rdata[31]
1 1
.names myrisc.cpu.mem_addr[0] myrisc.rx.addr[0]
1 1
.names myrisc.cpu.mem_addr[1] myrisc.rx.addr[1]
1 1
.names myrisc.cpu.mem_addr[2] myrisc.rx.addr[2]
1 1
.names myrisc.cpu.mem_addr[3] myrisc.rx.addr[3]
1 1
.names myrisc.cpu.mem_addr[4] myrisc.rx.addr[4]
1 1
.names myrisc.cpu.mem_addr[5] myrisc.rx.addr[5]
1 1
.names myrisc.cpu.mem_addr[6] myrisc.rx.addr[6]
1 1
.names myrisc.cpu.mem_addr[7] myrisc.rx.addr[7]
1 1
.names myrisc.cpu.mem_addr[8] myrisc.rx.addr[8]
1 1
.names myrisc.cpu.mem_addr[9] myrisc.rx.addr[9]
1 1
.names myrisc.cpu.mem_addr[10] myrisc.rx.addr[10]
1 1
.names myrisc.cpu.mem_addr[11] myrisc.rx.addr[11]
1 1
.names myrisc.cpu.mem_addr[12] myrisc.rx.addr[12]
1 1
.names myrisc.cpu.mem_addr[13] myrisc.rx.addr[13]
1 1
.names myrisc.cpu.mem_addr[14] myrisc.rx.addr[14]
1 1
.names myrisc.cpu.mem_addr[15] myrisc.rx.addr[15]
1 1
.names myrisc.cpu.mem_addr[16] myrisc.rx.addr[16]
1 1
.names myrisc.cpu.mem_addr[17] myrisc.rx.addr[17]
1 1
.names myrisc.cpu.mem_addr[18] myrisc.rx.addr[18]
1 1
.names myrisc.cpu.mem_addr[19] myrisc.rx.addr[19]
1 1
.names myrisc.cpu.mem_addr[20] myrisc.rx.addr[20]
1 1
.names myrisc.cpu.mem_addr[21] myrisc.rx.addr[21]
1 1
.names myrisc.cpu.mem_addr[22] myrisc.rx.addr[22]
1 1
.names myrisc.cpu.mem_addr[23] myrisc.rx.addr[23]
1 1
.names myrisc.cpu.mem_addr[24] myrisc.rx.addr[24]
1 1
.names myrisc.cpu.mem_addr[25] myrisc.rx.addr[25]
1 1
.names myrisc.cpu.mem_addr[26] myrisc.rx.addr[26]
1 1
.names myrisc.cpu.mem_addr[27] myrisc.rx.addr[27]
1 1
.names myrisc.cpu.mem_addr[28] myrisc.rx.addr[28]
1 1
.names myrisc.cpu.mem_addr[29] myrisc.rx.addr[29]
1 1
.names myrisc.cpu.mem_addr[30] myrisc.rx.addr[30]
1 1
.names myrisc.cpu.mem_addr[31] myrisc.rx.addr[31]
1 1
.names CLK myrisc.rx.clk
1 1
.names myrisc.uart_conf_reg.odata[0] myrisc.rx.clk_per_bit[0]
1 1
.names myrisc.uart_conf_reg.odata[1] myrisc.rx.clk_per_bit[1]
1 1
.names myrisc.uart_conf_reg.odata[2] myrisc.rx.clk_per_bit[2]
1 1
.names myrisc.uart_conf_reg.odata[3] myrisc.rx.clk_per_bit[3]
1 1
.names myrisc.uart_conf_reg.odata[4] myrisc.rx.clk_per_bit[4]
1 1
.names myrisc.uart_conf_reg.odata[5] myrisc.rx.clk_per_bit[5]
1 1
.names myrisc.uart_conf_reg.odata[6] myrisc.rx.clk_per_bit[6]
1 1
.names myrisc.uart_conf_reg.odata[7] myrisc.rx.clk_per_bit[7]
1 1
.names myrisc.uart_conf_reg.odata[8] myrisc.rx.clk_per_bit[8]
1 1
.names myrisc.uart_conf_reg.odata[9] myrisc.rx.clk_per_bit[9]
1 1
.names myrisc.uart_conf_reg.odata[10] myrisc.rx.clk_per_bit[10]
1 1
.names myrisc.uart_conf_reg.odata[11] myrisc.rx.clk_per_bit[11]
1 1
.names myrisc.rx.uart_receiver.o_RX_Byte[0] myrisc.rx.data_out[0]
1 1
.names myrisc.rx.uart_receiver.o_RX_Byte[1] myrisc.rx.data_out[1]
1 1
.names myrisc.rx.uart_receiver.o_RX_Byte[2] myrisc.rx.data_out[2]
1 1
.names myrisc.rx.uart_receiver.o_RX_Byte[3] myrisc.rx.data_out[3]
1 1
.names myrisc.rx.uart_receiver.o_RX_Byte[4] myrisc.rx.data_out[4]
1 1
.names myrisc.rx.uart_receiver.o_RX_Byte[5] myrisc.rx.data_out[5]
1 1
.names myrisc.rx.uart_receiver.o_RX_Byte[6] myrisc.rx.data_out[6]
1 1
.names myrisc.rx.uart_receiver.o_RX_Byte[7] myrisc.rx.data_out[7]
1 1
.names myrisc.cpu.mem_valid myrisc.rx.mem_valid
1 1
.names resetn myrisc.rx.rstn
1 1
.names myrisc.rx.uart_receiver.o_RX_DV myrisc.rx.rx_ready
1 1
.names PIN_21 myrisc.rx.rx_uart
1 1
.names myrisc.uart_conf_reg.odata[0] myrisc.rx.uart_receiver.i_Clk_per_bit[0]
1 1
.names myrisc.uart_conf_reg.odata[1] myrisc.rx.uart_receiver.i_Clk_per_bit[1]
1 1
.names myrisc.uart_conf_reg.odata[2] myrisc.rx.uart_receiver.i_Clk_per_bit[2]
1 1
.names myrisc.uart_conf_reg.odata[3] myrisc.rx.uart_receiver.i_Clk_per_bit[3]
1 1
.names myrisc.uart_conf_reg.odata[4] myrisc.rx.uart_receiver.i_Clk_per_bit[4]
1 1
.names myrisc.uart_conf_reg.odata[5] myrisc.rx.uart_receiver.i_Clk_per_bit[5]
1 1
.names myrisc.uart_conf_reg.odata[6] myrisc.rx.uart_receiver.i_Clk_per_bit[6]
1 1
.names myrisc.uart_conf_reg.odata[7] myrisc.rx.uart_receiver.i_Clk_per_bit[7]
1 1
.names myrisc.uart_conf_reg.odata[8] myrisc.rx.uart_receiver.i_Clk_per_bit[8]
1 1
.names myrisc.uart_conf_reg.odata[9] myrisc.rx.uart_receiver.i_Clk_per_bit[9]
1 1
.names myrisc.uart_conf_reg.odata[10] myrisc.rx.uart_receiver.i_Clk_per_bit[10]
1 1
.names myrisc.uart_conf_reg.odata[11] myrisc.rx.uart_receiver.i_Clk_per_bit[11]
1 1
.names CLK myrisc.rx.uart_receiver.i_Clock
1 1
.names PIN_21 myrisc.rx.uart_receiver.i_RX_Serial_asyn
1 1
.names resetn myrisc.rx.uart_receiver.i_Rst_L
1 1
.names PIN_21 myrisc.rx_uart
1 1
.names myrisc.cpu.mem_addr[0] myrisc.tx.addr[0]
1 1
.names myrisc.cpu.mem_addr[1] myrisc.tx.addr[1]
1 1
.names myrisc.cpu.mem_addr[2] myrisc.tx.addr[2]
1 1
.names myrisc.cpu.mem_addr[3] myrisc.tx.addr[3]
1 1
.names myrisc.cpu.mem_addr[4] myrisc.tx.addr[4]
1 1
.names myrisc.cpu.mem_addr[5] myrisc.tx.addr[5]
1 1
.names myrisc.cpu.mem_addr[6] myrisc.tx.addr[6]
1 1
.names myrisc.cpu.mem_addr[7] myrisc.tx.addr[7]
1 1
.names myrisc.cpu.mem_addr[8] myrisc.tx.addr[8]
1 1
.names myrisc.cpu.mem_addr[9] myrisc.tx.addr[9]
1 1
.names myrisc.cpu.mem_addr[10] myrisc.tx.addr[10]
1 1
.names myrisc.cpu.mem_addr[11] myrisc.tx.addr[11]
1 1
.names myrisc.cpu.mem_addr[12] myrisc.tx.addr[12]
1 1
.names myrisc.cpu.mem_addr[13] myrisc.tx.addr[13]
1 1
.names myrisc.cpu.mem_addr[14] myrisc.tx.addr[14]
1 1
.names myrisc.cpu.mem_addr[15] myrisc.tx.addr[15]
1 1
.names myrisc.cpu.mem_addr[16] myrisc.tx.addr[16]
1 1
.names myrisc.cpu.mem_addr[17] myrisc.tx.addr[17]
1 1
.names myrisc.cpu.mem_addr[18] myrisc.tx.addr[18]
1 1
.names myrisc.cpu.mem_addr[19] myrisc.tx.addr[19]
1 1
.names myrisc.cpu.mem_addr[20] myrisc.tx.addr[20]
1 1
.names myrisc.cpu.mem_addr[21] myrisc.tx.addr[21]
1 1
.names myrisc.cpu.mem_addr[22] myrisc.tx.addr[22]
1 1
.names myrisc.cpu.mem_addr[23] myrisc.tx.addr[23]
1 1
.names myrisc.cpu.mem_addr[24] myrisc.tx.addr[24]
1 1
.names myrisc.cpu.mem_addr[25] myrisc.tx.addr[25]
1 1
.names myrisc.cpu.mem_addr[26] myrisc.tx.addr[26]
1 1
.names myrisc.cpu.mem_addr[27] myrisc.tx.addr[27]
1 1
.names myrisc.cpu.mem_addr[28] myrisc.tx.addr[28]
1 1
.names myrisc.cpu.mem_addr[29] myrisc.tx.addr[29]
1 1
.names myrisc.cpu.mem_addr[30] myrisc.tx.addr[30]
1 1
.names myrisc.cpu.mem_addr[31] myrisc.tx.addr[31]
1 1
.names CLK myrisc.tx.clk
1 1
.names myrisc.uart_conf_reg.odata[0] myrisc.tx.clk_per_bit[0]
1 1
.names myrisc.uart_conf_reg.odata[1] myrisc.tx.clk_per_bit[1]
1 1
.names myrisc.uart_conf_reg.odata[2] myrisc.tx.clk_per_bit[2]
1 1
.names myrisc.uart_conf_reg.odata[3] myrisc.tx.clk_per_bit[3]
1 1
.names myrisc.uart_conf_reg.odata[4] myrisc.tx.clk_per_bit[4]
1 1
.names myrisc.uart_conf_reg.odata[5] myrisc.tx.clk_per_bit[5]
1 1
.names myrisc.uart_conf_reg.odata[6] myrisc.tx.clk_per_bit[6]
1 1
.names myrisc.uart_conf_reg.odata[7] myrisc.tx.clk_per_bit[7]
1 1
.names myrisc.uart_conf_reg.odata[8] myrisc.tx.clk_per_bit[8]
1 1
.names myrisc.uart_conf_reg.odata[9] myrisc.tx.clk_per_bit[9]
1 1
.names myrisc.uart_conf_reg.odata[10] myrisc.tx.clk_per_bit[10]
1 1
.names myrisc.uart_conf_reg.odata[11] myrisc.tx.clk_per_bit[11]
1 1
.names myrisc.cpu.mem_valid myrisc.tx.mem_valid
1 1
.names resetn myrisc.tx.rstn
1 1
.names myrisc.tx.uart_transmitter.o_TX_Serial myrisc.tx.tx_uart
1 1
.names myrisc.uart_conf_reg.odata[0] myrisc.tx.uart_transmitter.i_Clk_per_bit[0]
1 1
.names myrisc.uart_conf_reg.odata[1] myrisc.tx.uart_transmitter.i_Clk_per_bit[1]
1 1
.names myrisc.uart_conf_reg.odata[2] myrisc.tx.uart_transmitter.i_Clk_per_bit[2]
1 1
.names myrisc.uart_conf_reg.odata[3] myrisc.tx.uart_transmitter.i_Clk_per_bit[3]
1 1
.names myrisc.uart_conf_reg.odata[4] myrisc.tx.uart_transmitter.i_Clk_per_bit[4]
1 1
.names myrisc.uart_conf_reg.odata[5] myrisc.tx.uart_transmitter.i_Clk_per_bit[5]
1 1
.names myrisc.uart_conf_reg.odata[6] myrisc.tx.uart_transmitter.i_Clk_per_bit[6]
1 1
.names myrisc.uart_conf_reg.odata[7] myrisc.tx.uart_transmitter.i_Clk_per_bit[7]
1 1
.names myrisc.uart_conf_reg.odata[8] myrisc.tx.uart_transmitter.i_Clk_per_bit[8]
1 1
.names myrisc.uart_conf_reg.odata[9] myrisc.tx.uart_transmitter.i_Clk_per_bit[9]
1 1
.names myrisc.uart_conf_reg.odata[10] myrisc.tx.uart_transmitter.i_Clk_per_bit[10]
1 1
.names myrisc.uart_conf_reg.odata[11] myrisc.tx.uart_transmitter.i_Clk_per_bit[11]
1 1
.names CLK myrisc.tx.uart_transmitter.i_Clock
1 1
.names resetn myrisc.tx.uart_transmitter.i_Rst_L
1 1
.names myrisc.cpu.mem_wdata[0] myrisc.tx.uart_transmitter.i_TX_Byte[0]
1 1
.names myrisc.cpu.mem_wdata[1] myrisc.tx.uart_transmitter.i_TX_Byte[1]
1 1
.names myrisc.cpu.mem_wdata[2] myrisc.tx.uart_transmitter.i_TX_Byte[2]
1 1
.names myrisc.cpu.mem_wdata[3] myrisc.tx.uart_transmitter.i_TX_Byte[3]
1 1
.names myrisc.cpu.mem_wdata[4] myrisc.tx.uart_transmitter.i_TX_Byte[4]
1 1
.names myrisc.cpu.mem_wdata[5] myrisc.tx.uart_transmitter.i_TX_Byte[5]
1 1
.names myrisc.cpu.mem_wdata[6] myrisc.tx.uart_transmitter.i_TX_Byte[6]
1 1
.names myrisc.cpu.mem_wdata[7] myrisc.tx.uart_transmitter.i_TX_Byte[7]
1 1
.names myrisc.tx.uart_transmitter.o_TX_Active_L myrisc.tx.uart_tx_int_flag
1 1
.names myrisc.cpu.mem_wdata[0] myrisc.tx.wdata[0]
1 1
.names myrisc.cpu.mem_wdata[1] myrisc.tx.wdata[1]
1 1
.names myrisc.cpu.mem_wdata[2] myrisc.tx.wdata[2]
1 1
.names myrisc.cpu.mem_wdata[3] myrisc.tx.wdata[3]
1 1
.names myrisc.cpu.mem_wdata[4] myrisc.tx.wdata[4]
1 1
.names myrisc.cpu.mem_wdata[5] myrisc.tx.wdata[5]
1 1
.names myrisc.cpu.mem_wdata[6] myrisc.tx.wdata[6]
1 1
.names myrisc.cpu.mem_wdata[7] myrisc.tx.wdata[7]
1 1
.names myrisc.intcon_reg.wen myrisc.tx.wen
1 1
.names myrisc.tx.uart_transmitter.o_TX_Serial myrisc.tx_uart
1 1
.names myrisc.uart_conf_reg.odata[0] myrisc.uart_conf[0]
1 1
.names myrisc.uart_conf_reg.odata[1] myrisc.uart_conf[1]
1 1
.names myrisc.uart_conf_reg.odata[2] myrisc.uart_conf[2]
1 1
.names myrisc.uart_conf_reg.odata[3] myrisc.uart_conf[3]
1 1
.names myrisc.uart_conf_reg.odata[4] myrisc.uart_conf[4]
1 1
.names myrisc.uart_conf_reg.odata[5] myrisc.uart_conf[5]
1 1
.names myrisc.uart_conf_reg.odata[6] myrisc.uart_conf[6]
1 1
.names myrisc.uart_conf_reg.odata[7] myrisc.uart_conf[7]
1 1
.names myrisc.uart_conf_reg.odata[8] myrisc.uart_conf[8]
1 1
.names myrisc.uart_conf_reg.odata[9] myrisc.uart_conf[9]
1 1
.names myrisc.uart_conf_reg.odata[10] myrisc.uart_conf[10]
1 1
.names myrisc.uart_conf_reg.odata[11] myrisc.uart_conf[11]
1 1
.names myrisc.uart_conf_reg.mem_port_ready myrisc.uart_conf_ready
1 1
.names myrisc.cpu.mem_addr[0] myrisc.uart_conf_reg.addr[0]
1 1
.names myrisc.cpu.mem_addr[1] myrisc.uart_conf_reg.addr[1]
1 1
.names myrisc.cpu.mem_addr[2] myrisc.uart_conf_reg.addr[2]
1 1
.names myrisc.cpu.mem_addr[3] myrisc.uart_conf_reg.addr[3]
1 1
.names myrisc.cpu.mem_addr[4] myrisc.uart_conf_reg.addr[4]
1 1
.names myrisc.cpu.mem_addr[5] myrisc.uart_conf_reg.addr[5]
1 1
.names myrisc.cpu.mem_addr[6] myrisc.uart_conf_reg.addr[6]
1 1
.names myrisc.cpu.mem_addr[7] myrisc.uart_conf_reg.addr[7]
1 1
.names myrisc.cpu.mem_addr[8] myrisc.uart_conf_reg.addr[8]
1 1
.names myrisc.cpu.mem_addr[9] myrisc.uart_conf_reg.addr[9]
1 1
.names myrisc.cpu.mem_addr[10] myrisc.uart_conf_reg.addr[10]
1 1
.names myrisc.cpu.mem_addr[11] myrisc.uart_conf_reg.addr[11]
1 1
.names myrisc.cpu.mem_addr[12] myrisc.uart_conf_reg.addr[12]
1 1
.names myrisc.cpu.mem_addr[13] myrisc.uart_conf_reg.addr[13]
1 1
.names myrisc.cpu.mem_addr[14] myrisc.uart_conf_reg.addr[14]
1 1
.names myrisc.cpu.mem_addr[15] myrisc.uart_conf_reg.addr[15]
1 1
.names myrisc.cpu.mem_addr[16] myrisc.uart_conf_reg.addr[16]
1 1
.names myrisc.cpu.mem_addr[17] myrisc.uart_conf_reg.addr[17]
1 1
.names myrisc.cpu.mem_addr[18] myrisc.uart_conf_reg.addr[18]
1 1
.names myrisc.cpu.mem_addr[19] myrisc.uart_conf_reg.addr[19]
1 1
.names myrisc.cpu.mem_addr[20] myrisc.uart_conf_reg.addr[20]
1 1
.names myrisc.cpu.mem_addr[21] myrisc.uart_conf_reg.addr[21]
1 1
.names myrisc.cpu.mem_addr[22] myrisc.uart_conf_reg.addr[22]
1 1
.names myrisc.cpu.mem_addr[23] myrisc.uart_conf_reg.addr[23]
1 1
.names myrisc.cpu.mem_addr[24] myrisc.uart_conf_reg.addr[24]
1 1
.names myrisc.cpu.mem_addr[25] myrisc.uart_conf_reg.addr[25]
1 1
.names myrisc.cpu.mem_addr[26] myrisc.uart_conf_reg.addr[26]
1 1
.names myrisc.cpu.mem_addr[27] myrisc.uart_conf_reg.addr[27]
1 1
.names myrisc.cpu.mem_addr[28] myrisc.uart_conf_reg.addr[28]
1 1
.names myrisc.cpu.mem_addr[29] myrisc.uart_conf_reg.addr[29]
1 1
.names myrisc.cpu.mem_addr[30] myrisc.uart_conf_reg.addr[30]
1 1
.names myrisc.cpu.mem_addr[31] myrisc.uart_conf_reg.addr[31]
1 1
.names CLK myrisc.uart_conf_reg.clk
1 1
.names myrisc.cpu.mem_valid myrisc.uart_conf_reg.mem_valid
1 1
.names resetn myrisc.uart_conf_reg.resetn
1 1
.names myrisc.cpu.mem_wdata[0] myrisc.uart_conf_reg.wdata[0]
1 1
.names myrisc.cpu.mem_wdata[1] myrisc.uart_conf_reg.wdata[1]
1 1
.names myrisc.cpu.mem_wdata[2] myrisc.uart_conf_reg.wdata[2]
1 1
.names myrisc.cpu.mem_wdata[3] myrisc.uart_conf_reg.wdata[3]
1 1
.names myrisc.cpu.mem_wdata[4] myrisc.uart_conf_reg.wdata[4]
1 1
.names myrisc.cpu.mem_wdata[5] myrisc.uart_conf_reg.wdata[5]
1 1
.names myrisc.cpu.mem_wdata[6] myrisc.uart_conf_reg.wdata[6]
1 1
.names myrisc.cpu.mem_wdata[7] myrisc.uart_conf_reg.wdata[7]
1 1
.names myrisc.cpu.mem_wdata[8] myrisc.uart_conf_reg.wdata[8]
1 1
.names myrisc.cpu.mem_wdata[9] myrisc.uart_conf_reg.wdata[9]
1 1
.names myrisc.cpu.mem_wdata[10] myrisc.uart_conf_reg.wdata[10]
1 1
.names myrisc.cpu.mem_wdata[11] myrisc.uart_conf_reg.wdata[11]
1 1
.names myrisc.intcon_reg.wen myrisc.uart_conf_reg.wen
1 1
.names myrisc.rx.uart_receiver.o_RX_Byte[0] myrisc.uart_rx_data[0]
1 1
.names myrisc.rx.uart_receiver.o_RX_Byte[1] myrisc.uart_rx_data[1]
1 1
.names myrisc.rx.uart_receiver.o_RX_Byte[2] myrisc.uart_rx_data[2]
1 1
.names myrisc.rx.uart_receiver.o_RX_Byte[3] myrisc.uart_rx_data[3]
1 1
.names myrisc.rx.uart_receiver.o_RX_Byte[4] myrisc.uart_rx_data[4]
1 1
.names myrisc.rx.uart_receiver.o_RX_Byte[5] myrisc.uart_rx_data[5]
1 1
.names myrisc.rx.uart_receiver.o_RX_Byte[6] myrisc.uart_rx_data[6]
1 1
.names myrisc.rx.uart_receiver.o_RX_Byte[7] myrisc.uart_rx_data[7]
1 1
.names myrisc.rx.uart_receiver.o_RX_Byte[0] myrisc.uart_rx_data32[0]
1 1
.names myrisc.rx.uart_receiver.o_RX_Byte[1] myrisc.uart_rx_data32[1]
1 1
.names myrisc.rx.uart_receiver.o_RX_Byte[2] myrisc.uart_rx_data32[2]
1 1
.names myrisc.rx.uart_receiver.o_RX_Byte[3] myrisc.uart_rx_data32[3]
1 1
.names myrisc.rx.uart_receiver.o_RX_Byte[4] myrisc.uart_rx_data32[4]
1 1
.names myrisc.rx.uart_receiver.o_RX_Byte[5] myrisc.uart_rx_data32[5]
1 1
.names myrisc.rx.uart_receiver.o_RX_Byte[6] myrisc.uart_rx_data32[6]
1 1
.names myrisc.rx.uart_receiver.o_RX_Byte[7] myrisc.uart_rx_data32[7]
1 1
.names $false myrisc.uart_rx_data32[8]
1 1
.names $false myrisc.uart_rx_data32[9]
1 1
.names $false myrisc.uart_rx_data32[10]
1 1
.names $false myrisc.uart_rx_data32[11]
1 1
.names $false myrisc.uart_rx_data32[12]
1 1
.names $false myrisc.uart_rx_data32[13]
1 1
.names $false myrisc.uart_rx_data32[14]
1 1
.names $false myrisc.uart_rx_data32[15]
1 1
.names $false myrisc.uart_rx_data32[16]
1 1
.names $false myrisc.uart_rx_data32[17]
1 1
.names $false myrisc.uart_rx_data32[18]
1 1
.names $false myrisc.uart_rx_data32[19]
1 1
.names $false myrisc.uart_rx_data32[20]
1 1
.names $false myrisc.uart_rx_data32[21]
1 1
.names $false myrisc.uart_rx_data32[22]
1 1
.names $false myrisc.uart_rx_data32[23]
1 1
.names $false myrisc.uart_rx_data32[24]
1 1
.names $false myrisc.uart_rx_data32[25]
1 1
.names $false myrisc.uart_rx_data32[26]
1 1
.names $false myrisc.uart_rx_data32[27]
1 1
.names $false myrisc.uart_rx_data32[28]
1 1
.names $false myrisc.uart_rx_data32[29]
1 1
.names $false myrisc.uart_rx_data32[30]
1 1
.names $false myrisc.uart_rx_data32[31]
1 1
.names myrisc.rx.uart_rx_int_flag myrisc.uart_rx_int_flag
1 1
.names myrisc.cpu.irq[4] myrisc.uart_rx_int_flag_pico
1 1
.names myrisc.rx.uart_rx_ready myrisc.uart_rx_ready
1 1
.names myrisc.tx.uart_transmitter.o_TX_Active_L myrisc.uart_tx_int_flag
1 1
.names myrisc.cpu.irq[3] myrisc.uart_tx_int_flag_pico
1 1
.names myrisc.tx.uart_tx_ready myrisc.uart_tx_ready
1 1
.names PIN_20 pushbuttons[0]
1 1
.names PIN_19 pushbuttons[1]
1 1
.names PIN_18 pushbuttons[2]
1 1
.names PIN_17 pushbuttons[3]
1 1
.names PIN_21 rx_uart
1 1
.names PIN_1 switches[0]
1 1
.names PIN_2 switches[1]
1 1
.names PIN_3 switches[2]
1 1
.names PIN_4 switches[3]
1 1
.names PIN_5 switches[4]
1 1
.names PIN_6 switches[5]
1 1
.names PIN_7 switches[6]
1 1
.names PIN_8 switches[7]
1 1
.names myrisc.tx.uart_transmitter.o_TX_Serial tx_uart
1 1
.end
