// Generated by CIRCT 42e53322a
module addN(	// /tmp/tmp.UX4MQeV3px/30911_ivtest_blif_blif02a.cleaned.mlir:2:3
  input  [3:0] A,	// /tmp/tmp.UX4MQeV3px/30911_ivtest_blif_blif02a.cleaned.mlir:2:22
               B,	// /tmp/tmp.UX4MQeV3px/30911_ivtest_blif_blif02a.cleaned.mlir:2:34
  output [4:0] Q	// /tmp/tmp.UX4MQeV3px/30911_ivtest_blif_blif02a.cleaned.mlir:2:47
);

  wire       _GEN;	// /tmp/tmp.UX4MQeV3px/30911_ivtest_blif_blif02a.cleaned.mlir:42:11
  wire       _GEN_0;	// /tmp/tmp.UX4MQeV3px/30911_ivtest_blif_blif02a.cleaned.mlir:34:11
  wire       _GEN_1;	// /tmp/tmp.UX4MQeV3px/30911_ivtest_blif_blif02a.cleaned.mlir:26:11
  wire       _GEN_2;	// /tmp/tmp.UX4MQeV3px/30911_ivtest_blif_blif02a.cleaned.mlir:18:11
  wire [3:0] _GEN_3 =
    {_GEN, 3'h0} | {1'h0, {_GEN_0, 2'h0} | {1'h0, {_GEN_1, 1'h0} | {1'h0, _GEN_2}}};	// /tmp/tmp.UX4MQeV3px/30911_ivtest_blif_blif02a.cleaned.mlir:3:14, :4:14, :5:14, :6:10, :7:10, :8:10, :9:10, :10:10, :11:10, :12:10, :13:10, :14:10, :18:11, :26:11, :34:11, :42:11
  assign _GEN_2 = A[0] & B[0];	// /tmp/tmp.UX4MQeV3px/30911_ivtest_blif_blif02a.cleaned.mlir:15:10, :16:11, :18:11
  assign _GEN_1 = A[1] & B[1] | A[1] & _GEN_3[0] | B[1] & _GEN_3[0];	// /tmp/tmp.UX4MQeV3px/30911_ivtest_blif_blif02a.cleaned.mlir:14:10, :19:11, :20:11, :21:11, :23:11, :24:11, :25:11, :26:11
  assign _GEN_0 = A[2] & B[2] | A[2] & _GEN_3[1] | B[2] & _GEN_3[1];	// /tmp/tmp.UX4MQeV3px/30911_ivtest_blif_blif02a.cleaned.mlir:14:10, :27:11, :28:11, :29:11, :31:11, :32:11, :33:11, :34:11
  assign _GEN = A[3] & B[3] | A[3] & _GEN_3[2] | B[3] & _GEN_3[2];	// /tmp/tmp.UX4MQeV3px/30911_ivtest_blif_blif02a.cleaned.mlir:14:10, :35:11, :36:11, :37:11, :39:11, :40:11, :41:11, :42:11
  assign Q =
    {_GEN_3[3],
     A[3] ^ B[3] ^ _GEN_3[2],
     A[2] ^ B[2] ^ _GEN_3[1],
     A[1] ^ B[1] ^ _GEN_3[0],
     A[0] ^ B[0]};	// /tmp/tmp.UX4MQeV3px/30911_ivtest_blif_blif02a.cleaned.mlir:14:10, :15:10, :16:11, :17:11, :19:11, :20:11, :21:11, :22:11, :27:11, :28:11, :29:11, :30:11, :35:11, :36:11, :37:11, :38:11, :43:11, :44:11, :45:5
endmodule

