# do memory_data_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying /home/kaio/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/kaio/Documentos/Componentes/memory_data/memory_data.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:55:40 on Mar 04,2022
# vcom -reportprogress 300 -93 -work work /home/kaio/Documentos/Componentes/memory_data/memory_data.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity memory_data
# -- Compiling architecture Main of memory_data
# End time: 15:55:40 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.memory_data
# vsim work.memory_data 
# Start time: 15:55:52 on Mar 04,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.memory_data(main)
wave create -driver freeze -pattern constant -value 00000001 -range 7 0 -starttime 0ns -endtime 1000ns sim:/memory_data/mem_addr_data
# Editable Wave items are not compatible with the wave window's standard undo-redo.  Standard undo-redo has been disabled.
wave create -driver freeze -pattern constant -value 10010010 -range 7 0 -starttime 0ps -endtime 1000ps sim:/memory_data/mem_write_data
wave create -driver freeze -pattern constant -value 1 -starttime 0ps -endtime 1000ps sim:/memory_data/mem_write_enable
add wave -position insertpoint  \
sim:/memory_data/mem_write_data
add wave -position insertpoint  \
sim:/memory_data/ram
run
add wave -position insertpoint  \
sim:/memory_data/mem_read_data
# End time: 16:04:05 on Mar 04,2022, Elapsed time: 0:08:13
# Errors: 0, Warnings: 0
