INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Gleb/Downloads/EE270_GroupProject (2)/EE270_GroupProject.srcs/sources_1/new/led_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity led_control
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Gleb/Downloads/EE270_GroupProject (2)/EE270_GroupProject.srcs/sources_1/new/display_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity display_control
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Gleb/Downloads/EE270_GroupProject (2)/EE270_GroupProject.srcs/sources_1/new/counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity counter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Gleb/Downloads/EE270_GroupProject (2)/EE270_GroupProject.srcs/sources_1/new/clk_div.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_div
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Gleb/Downloads/EE270_GroupProject (2)/EE270_GroupProject.srcs/sources_1/new/bin_to_7seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity bin_to_7seg
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Gleb/Downloads/EE270_GroupProject (2)/EE270_GroupProject.srcs/sources_1/new/bin2bcd_9bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity bin2bcd_9bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Gleb/Downloads/EE270_GroupProject (2)/EE270_GroupProject.srcs/sources_1/new/egg_timer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity egg_timer
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Gleb/Downloads/EE270_GroupProject (2)/EE270_GroupProject.srcs/sim_1/new/egg_timerTB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity egg_timerTB
