verilog xil_defaultlib --include "C:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" --include "../../../../Direct_interrupt_test.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../Direct_interrupt_test.gen/sources_1/bd/design_1/ipshared/6b2b/hdl" --include "../../../../Direct_interrupt_test.gen/sources_1/bd/design_1/ipshared/e2ba/hdl/verilog" --include "../../../../Direct_interrupt_test.gen/sources_1/bd/design_1/ipshared/a29c/hdl/verilog" --include "../../../../Direct_interrupt_test.gen/sources_1/bd/design_1/ipshared/ae90/hdl/verilog" --include "../../../../Direct_interrupt_test.gen/sources_1/bd/design_1/ipshared/0e59/hdl/verilog" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../bd/design_1/sim/design_1.v" \
"../../../bd/design_1/ip/design_1_ila_0_0/sim/design_1_ila_0_0.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
