design_test_processing_system7_0_0.v,verilog,xil_defaultlib,../../../bd/design_test/ip/design_test_processing_system7_0_0/sim/design_test_processing_system7_0_0.v,incdir="$ref_dir/../../../../LAB_8_ARM_BASIC.srcs/sources_1/bd/design_test/ipshared/ec67/hdl"incdir="$ref_dir/../../../../LAB_8_ARM_BASIC.srcs/sources_1/bd/design_test/ipshared/8c62/hdl"incdir="../../../../LAB_8_ARM_BASIC.srcs/sources_1/bd/design_test/ipshared/ec67/hdl"incdir="../../../../LAB_8_ARM_BASIC.srcs/sources_1/bd/design_test/ipshared/8c62/hdl"incdir="../../../../LAB_8_ARM_BASIC.srcs/sources_1/bd/design_test/ip/design_test_processing_system7_0_0"
design_test.v,verilog,xil_defaultlib,../../../bd/design_test/sim/design_test.v,incdir="$ref_dir/../../../../LAB_8_ARM_BASIC.srcs/sources_1/bd/design_test/ipshared/ec67/hdl"incdir="$ref_dir/../../../../LAB_8_ARM_BASIC.srcs/sources_1/bd/design_test/ipshared/8c62/hdl"incdir="../../../../LAB_8_ARM_BASIC.srcs/sources_1/bd/design_test/ipshared/ec67/hdl"incdir="../../../../LAB_8_ARM_BASIC.srcs/sources_1/bd/design_test/ipshared/8c62/hdl"incdir="../../../../LAB_8_ARM_BASIC.srcs/sources_1/bd/design_test/ip/design_test_processing_system7_0_0"
glbl.v,Verilog,xil_defaultlib,glbl.v
