{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 18 14:58:44 2009 " "Info: Processing started: Sun Oct 18 14:58:44 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off NiosII_stratix_1s10_standard -c NiosII_stratix_1s10_standard " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off NiosII_stratix_1s10_standard -c NiosII_stratix_1s10_standard" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altpllpll.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file altpllpll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altpllpll-SYN " "Info: Found design unit 1: altpllpll-SYN" {  } { { "altpllpll.vhd" "" { Text "C:/work/standard/altpllpll.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 altpllpll " "Info: Found entity 1: altpllpll" {  } { { "altpllpll.vhd" "" { Text "C:/work/standard/altpllpll.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "button_pio.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file button_pio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 button_pio-europa " "Info: Found design unit 1: button_pio-europa" {  } { { "button_pio.vhd" "" { Text "C:/work/standard/button_pio.vhd" 44 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 button_pio " "Info: Found entity 1: button_pio" {  } { { "button_pio.vhd" "" { Text "C:/work/standard/button_pio.vhd" 26 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_0.vhd 18 9 " "Info: Found 18 design units, including 9 entities, in source file clock_0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_0_master_read_done_sync_module-europa " "Info: Found design unit 1: clock_0_master_read_done_sync_module-europa" {  } { { "clock_0.vhd" "" { Text "C:/work/standard/clock_0.vhd" 39 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 clock_0_master_write_done_sync_module-europa " "Info: Found design unit 2: clock_0_master_write_done_sync_module-europa" {  } { { "clock_0.vhd" "" { Text "C:/work/standard/clock_0.vhd" 101 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 clock_0_edge_to_pulse-europa " "Info: Found design unit 3: clock_0_edge_to_pulse-europa" {  } { { "clock_0.vhd" "" { Text "C:/work/standard/clock_0.vhd" 163 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 clock_0_slave_FSM-europa " "Info: Found design unit 4: clock_0_slave_FSM-europa" {  } { { "clock_0.vhd" "" { Text "C:/work/standard/clock_0.vhd" 216 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 clock_0_slave_read_request_sync_module-europa " "Info: Found design unit 5: clock_0_slave_read_request_sync_module-europa" {  } { { "clock_0.vhd" "" { Text "C:/work/standard/clock_0.vhd" 356 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 clock_0_slave_write_request_sync_module-europa " "Info: Found design unit 6: clock_0_slave_write_request_sync_module-europa" {  } { { "clock_0.vhd" "" { Text "C:/work/standard/clock_0.vhd" 418 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 clock_0_master_FSM-europa " "Info: Found design unit 7: clock_0_master_FSM-europa" {  } { { "clock_0.vhd" "" { Text "C:/work/standard/clock_0.vhd" 485 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 clock_0_bit_pipe-europa " "Info: Found design unit 8: clock_0_bit_pipe-europa" {  } { { "clock_0.vhd" "" { Text "C:/work/standard/clock_0.vhd" 663 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 clock_0-europa " "Info: Found design unit 9: clock_0-europa" {  } { { "clock_0.vhd" "" { Text "C:/work/standard/clock_0.vhd" 746 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 clock_0_master_read_done_sync_module " "Info: Found entity 1: clock_0_master_read_done_sync_module" {  } { { "clock_0.vhd" "" { Text "C:/work/standard/clock_0.vhd" 26 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 clock_0_master_write_done_sync_module " "Info: Found entity 2: clock_0_master_write_done_sync_module" {  } { { "clock_0.vhd" "" { Text "C:/work/standard/clock_0.vhd" 88 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 clock_0_edge_to_pulse " "Info: Found entity 3: clock_0_edge_to_pulse" {  } { { "clock_0.vhd" "" { Text "C:/work/standard/clock_0.vhd" 150 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 clock_0_slave_FSM " "Info: Found entity 4: clock_0_slave_FSM" {  } { { "clock_0.vhd" "" { Text "C:/work/standard/clock_0.vhd" 198 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 clock_0_slave_read_request_sync_module " "Info: Found entity 5: clock_0_slave_read_request_sync_module" {  } { { "clock_0.vhd" "" { Text "C:/work/standard/clock_0.vhd" 343 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 clock_0_slave_write_request_sync_module " "Info: Found entity 6: clock_0_slave_write_request_sync_module" {  } { { "clock_0.vhd" "" { Text "C:/work/standard/clock_0.vhd" 405 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 clock_0_master_FSM " "Info: Found entity 7: clock_0_master_FSM" {  } { { "clock_0.vhd" "" { Text "C:/work/standard/clock_0.vhd" 467 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "8 clock_0_bit_pipe " "Info: Found entity 8: clock_0_bit_pipe" {  } { { "clock_0.vhd" "" { Text "C:/work/standard/clock_0.vhd" 648 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "9 clock_0 " "Info: Found entity 9: clock_0" {  } { { "clock_0.vhd" "" { Text "C:/work/standard/clock_0.vhd" 715 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 48 24 " "Info: Found 48 design units, including 24 entities, in source file cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_ic_data_module-europa " "Info: Found design unit 1: cpu_ic_data_module-europa" {  } { { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 cpu_ic_tag_module-europa " "Info: Found design unit 2: cpu_ic_tag_module-europa" {  } { { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 218 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 cpu_register_bank_a_module-europa " "Info: Found design unit 3: cpu_register_bank_a_module-europa" {  } { { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 320 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 cpu_register_bank_b_module-europa " "Info: Found design unit 4: cpu_register_bank_b_module-europa" {  } { { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 422 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 cpu_nios2_oci_debug-europa " "Info: Found design unit 5: cpu_nios2_oci_debug-europa" {  } { { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 528 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 cpu_ociram_lpm_dram_bdp_component_module-europa " "Info: Found design unit 6: cpu_ociram_lpm_dram_bdp_component_module-europa" {  } { { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 646 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 cpu_nios2_ocimem-europa " "Info: Found design unit 7: cpu_nios2_ocimem-europa" {  } { { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 784 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 cpu_nios2_avalon_reg-europa " "Info: Found design unit 8: cpu_nios2_avalon_reg-europa" {  } { { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 945 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 cpu_nios2_oci_break-europa " "Info: Found design unit 9: cpu_nios2_oci_break-europa" {  } { { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 1049 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 cpu_nios2_oci_xbrk-europa " "Info: Found design unit 10: cpu_nios2_oci_xbrk-europa" {  } { { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 1325 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 cpu_nios2_oci_dbrk-europa " "Info: Found design unit 11: cpu_nios2_oci_dbrk-europa" {  } { { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 1534 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 cpu_nios2_oci_itrace-europa " "Info: Found design unit 12: cpu_nios2_oci_itrace-europa" {  } { { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 1717 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 cpu_nios2_oci_td_mode-europa " "Info: Found design unit 13: cpu_nios2_oci_td_mode-europa" {  } { { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 1939 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "14 cpu_nios2_oci_dtrace-europa " "Info: Found design unit 14: cpu_nios2_oci_dtrace-europa" {  } { { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 2024 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "15 cpu_nios2_oci_compute_tm_count-europa " "Info: Found design unit 15: cpu_nios2_oci_compute_tm_count-europa" {  } { { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 2122 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "16 cpu_nios2_oci_fifowp_inc-europa " "Info: Found design unit 16: cpu_nios2_oci_fifowp_inc-europa" {  } { { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 2200 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "17 cpu_nios2_oci_fifocount_inc-europa " "Info: Found design unit 17: cpu_nios2_oci_fifocount_inc-europa" {  } { { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 2249 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "18 cpu_nios2_oci_fifo-europa " "Info: Found design unit 18: cpu_nios2_oci_fifo-europa" {  } { { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 2310 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "19 cpu_nios2_oci_pib-europa " "Info: Found design unit 19: cpu_nios2_oci_pib-europa" {  } { { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 2775 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "20 cpu_traceram_lpm_dram_bdp_component_module-europa " "Info: Found design unit 20: cpu_traceram_lpm_dram_bdp_component_module-europa" {  } { { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 2863 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "21 cpu_nios2_oci_im-europa " "Info: Found design unit 21: cpu_nios2_oci_im-europa" {  } { { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 2998 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "22 cpu_nios2_performance_monitors-europa " "Info: Found design unit 22: cpu_nios2_performance_monitors-europa" {  } { { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 3141 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "23 cpu_nios2_oci-europa " "Info: Found design unit 23: cpu_nios2_oci-europa" {  } { { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 3218 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "24 cpu-europa " "Info: Found design unit 24: cpu-europa" {  } { { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 4026 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 cpu_ic_data_module " "Info: Found entity 1: cpu_ic_data_module" {  } { { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 32 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 cpu_ic_tag_module " "Info: Found entity 2: cpu_ic_tag_module" {  } { { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 199 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 cpu_register_bank_a_module " "Info: Found entity 3: cpu_register_bank_a_module" {  } { { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 301 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 cpu_register_bank_b_module " "Info: Found entity 4: cpu_register_bank_b_module" {  } { { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 403 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 cpu_nios2_oci_debug " "Info: Found entity 5: cpu_nios2_oci_debug" {  } { { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 499 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 cpu_ociram_lpm_dram_bdp_component_module " "Info: Found entity 6: cpu_ociram_lpm_dram_bdp_component_module" {  } { { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 621 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 cpu_nios2_ocimem " "Info: Found entity 7: cpu_nios2_ocimem" {  } { { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 759 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "8 cpu_nios2_avalon_reg " "Info: Found entity 8: cpu_nios2_avalon_reg" {  } { { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 920 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "9 cpu_nios2_oci_break " "Info: Found entity 9: cpu_nios2_oci_break" {  } { { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 1013 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "10 cpu_nios2_oci_xbrk " "Info: Found entity 10: cpu_nios2_oci_xbrk" {  } { { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 1298 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "11 cpu_nios2_oci_dbrk " "Info: Found entity 11: cpu_nios2_oci_dbrk" {  } { { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 1502 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "12 cpu_nios2_oci_itrace " "Info: Found entity 12: cpu_nios2_oci_itrace" {  } { { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 1672 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "13 cpu_nios2_oci_td_mode " "Info: Found entity 13: cpu_nios2_oci_td_mode" {  } { { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 1928 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "14 cpu_nios2_oci_dtrace " "Info: Found entity 14: cpu_nios2_oci_dtrace" {  } { { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 2004 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "15 cpu_nios2_oci_compute_tm_count " "Info: Found entity 15: cpu_nios2_oci_compute_tm_count" {  } { { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 2109 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "16 cpu_nios2_oci_fifowp_inc " "Info: Found entity 16: cpu_nios2_oci_fifowp_inc" {  } { { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 2187 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "17 cpu_nios2_oci_fifocount_inc " "Info: Found entity 17: cpu_nios2_oci_fifocount_inc" {  } { { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 2235 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "18 cpu_nios2_oci_fifo " "Info: Found entity 18: cpu_nios2_oci_fifo" {  } { { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 2286 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "19 cpu_nios2_oci_pib " "Info: Found entity 19: cpu_nios2_oci_pib" {  } { { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 2760 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "20 cpu_traceram_lpm_dram_bdp_component_module " "Info: Found entity 20: cpu_traceram_lpm_dram_bdp_component_module" {  } { { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 2839 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "21 cpu_nios2_oci_im " "Info: Found entity 21: cpu_nios2_oci_im" {  } { { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 2972 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "22 cpu_nios2_performance_monitors " "Info: Found entity 22: cpu_nios2_performance_monitors" {  } { { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 3137 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "23 cpu_nios2_oci " "Info: Found entity 23: cpu_nios2_oci" {  } { { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 3162 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "24 cpu " "Info: Found entity 24: cpu" {  } { { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 3990 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_jtag_debug_module.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file cpu_jtag_debug_module.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_jtag_debug_module-europa " "Info: Found design unit 1: cpu_jtag_debug_module-europa" {  } { { "cpu_jtag_debug_module.vhd" "" { Text "C:/work/standard/cpu_jtag_debug_module.vhd" 89 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 cpu_jtag_debug_module " "Info: Found entity 1: cpu_jtag_debug_module" {  } { { "cpu_jtag_debug_module.vhd" "" { Text "C:/work/standard/cpu_jtag_debug_module.vhd" 26 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_jtag_debug_module_wrapper.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file cpu_jtag_debug_module_wrapper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_jtag_debug_module_wrapper-europa " "Info: Found design unit 1: cpu_jtag_debug_module_wrapper-europa" {  } { { "cpu_jtag_debug_module_wrapper.vhd" "" { Text "C:/work/standard/cpu_jtag_debug_module_wrapper.vhd" 71 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 cpu_jtag_debug_module_wrapper " "Info: Found entity 1: cpu_jtag_debug_module_wrapper" {  } { { "cpu_jtag_debug_module_wrapper.vhd" "" { Text "C:/work/standard/cpu_jtag_debug_module_wrapper.vhd" 26 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_mult_cell.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file cpu_mult_cell.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_mult_cell-europa " "Info: Found design unit 1: cpu_mult_cell-europa" {  } { { "cpu_mult_cell.vhd" "" { Text "C:/work/standard/cpu_mult_cell.vhd" 48 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 cpu_mult_cell " "Info: Found entity 1: cpu_mult_cell" {  } { { "cpu_mult_cell.vhd" "" { Text "C:/work/standard/cpu_mult_cell.vhd" 32 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_test_bench.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file cpu_test_bench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_test_bench-europa " "Info: Found design unit 1: cpu_test_bench-europa" {  } { { "cpu_test_bench.vhd" "" { Text "C:/work/standard/cpu_test_bench.vhd" 82 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 cpu_test_bench " "Info: Found entity 1: cpu_test_bench" {  } { { "cpu_test_bench.vhd" "" { Text "C:/work/standard/cpu_test_bench.vhd" 29 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "high_res_timer.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file high_res_timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 high_res_timer-europa " "Info: Found design unit 1: high_res_timer-europa" {  } { { "high_res_timer.vhd" "" { Text "C:/work/standard/high_res_timer.vhd" 43 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 high_res_timer " "Info: Found entity 1: high_res_timer" {  } { { "high_res_timer.vhd" "" { Text "C:/work/standard/high_res_timer.vhd" 26 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_uart.vhd 14 7 " "Info: Found 14 design units, including 7 entities, in source file jtag_uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 jtag_uart_log_module-europa " "Info: Found design unit 1: jtag_uart_log_module-europa" {  } { { "jtag_uart.vhd" "" { Text "C:/work/standard/jtag_uart.vhd" 40 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 jtag_uart_sim_scfifo_w-europa " "Info: Found design unit 2: jtag_uart_sim_scfifo_w-europa" {  } { { "jtag_uart.vhd" "" { Text "C:/work/standard/jtag_uart.vhd" 237 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 jtag_uart_scfifo_w-europa " "Info: Found design unit 3: jtag_uart_scfifo_w-europa" {  } { { "jtag_uart.vhd" "" { Text "C:/work/standard/jtag_uart.vhd" 310 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 jtag_uart_drom_module-europa " "Info: Found design unit 4: jtag_uart_drom_module-europa" {  } { { "jtag_uart.vhd" "" { Text "C:/work/standard/jtag_uart.vhd" 449 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 jtag_uart_sim_scfifo_r-europa " "Info: Found design unit 5: jtag_uart_sim_scfifo_r-europa" {  } { { "jtag_uart.vhd" "" { Text "C:/work/standard/jtag_uart.vhd" 833 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 jtag_uart_scfifo_r-europa " "Info: Found design unit 6: jtag_uart_scfifo_r-europa" {  } { { "jtag_uart.vhd" "" { Text "C:/work/standard/jtag_uart.vhd" 950 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 jtag_uart-europa " "Info: Found design unit 7: jtag_uart-europa" {  } { { "jtag_uart.vhd" "" { Text "C:/work/standard/jtag_uart.vhd" 1096 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 jtag_uart_log_module " "Info: Found entity 1: jtag_uart_log_module" {  } { { "jtag_uart.vhd" "" { Text "C:/work/standard/jtag_uart.vhd" 29 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 jtag_uart_sim_scfifo_w " "Info: Found entity 2: jtag_uart_sim_scfifo_w" {  } { { "jtag_uart.vhd" "" { Text "C:/work/standard/jtag_uart.vhd" 221 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 jtag_uart_scfifo_w " "Info: Found entity 3: jtag_uart_scfifo_w" {  } { { "jtag_uart.vhd" "" { Text "C:/work/standard/jtag_uart.vhd" 292 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 jtag_uart_drom_module " "Info: Found entity 4: jtag_uart_drom_module" {  } { { "jtag_uart.vhd" "" { Text "C:/work/standard/jtag_uart.vhd" 430 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 jtag_uart_sim_scfifo_r " "Info: Found entity 5: jtag_uart_sim_scfifo_r" {  } { { "jtag_uart.vhd" "" { Text "C:/work/standard/jtag_uart.vhd" 817 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 jtag_uart_scfifo_r " "Info: Found entity 6: jtag_uart_scfifo_r" {  } { { "jtag_uart.vhd" "" { Text "C:/work/standard/jtag_uart.vhd" 931 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 jtag_uart " "Info: Found entity 7: jtag_uart" {  } { { "jtag_uart.vhd" "" { Text "C:/work/standard/jtag_uart.vhd" 1073 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_display.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lcd_display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_display-europa " "Info: Found design unit 1: lcd_display-europa" {  } { { "lcd_display.vhd" "" { Text "C:/work/standard/lcd_display.vhd" 45 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lcd_display " "Info: Found entity 1: lcd_display" {  } { { "lcd_display.vhd" "" { Text "C:/work/standard/lcd_display.vhd" 26 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_pio.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file led_pio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 led_pio-europa " "Info: Found design unit 1: led_pio-europa" {  } { { "led_pio.vhd" "" { Text "C:/work/standard/led_pio.vhd" 43 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 led_pio " "Info: Found entity 1: led_pio" {  } { { "led_pio.vhd" "" { Text "C:/work/standard/led_pio.vhd" 26 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NiosII_stratix_1s10_standard.vhd 64 32 " "Info: Found 64 design units, including 32 entities, in source file NiosII_stratix_1s10_standard.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NiosII_stratix_1s10_standard_clock_0_in_arbitrator-europa " "Info: Found design unit 1: NiosII_stratix_1s10_standard_clock_0_in_arbitrator-europa" {  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 66 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 NiosII_stratix_1s10_standard_clock_0_out_arbitrator-europa " "Info: Found design unit 2: NiosII_stratix_1s10_standard_clock_0_out_arbitrator-europa" {  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 314 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 button_pio_s1_arbitrator-europa " "Info: Found design unit 3: button_pio_s1_arbitrator-europa" {  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 544 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 cpu_jtag_debug_module_arbitrator-europa " "Info: Found design unit 4: cpu_jtag_debug_module_arbitrator-europa" {  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 800 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 cpu_data_master_arbitrator-europa " "Info: Found design unit 5: cpu_data_master_arbitrator-europa" {  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 1290 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 cpu_instruction_master_arbitrator-europa " "Info: Found design unit 6: cpu_instruction_master_arbitrator-europa" {  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 1525 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 ext_ram_bus_avalon_slave_arbitrator-europa " "Info: Found design unit 7: ext_ram_bus_avalon_slave_arbitrator-europa" {  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 1868 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 ext_ram_bus_bridge_arbitrator-europa " "Info: Found design unit 8: ext_ram_bus_bridge_arbitrator-europa" {  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 2860 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 high_res_timer_s1_arbitrator-europa " "Info: Found design unit 9: high_res_timer_s1_arbitrator-europa" {  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 2911 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 jtag_uart_avalon_jtag_slave_arbitrator-europa " "Info: Found design unit 10: jtag_uart_avalon_jtag_slave_arbitrator-europa" {  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 3157 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 lcd_display_control_slave_arbitrator-europa " "Info: Found design unit 11: lcd_display_control_slave_arbitrator-europa" {  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 3407 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 led_pio_s1_arbitrator-europa " "Info: Found design unit 12: led_pio_s1_arbitrator-europa" {  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 3665 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 onchip_ram_s1_arbitrator-europa " "Info: Found design unit 13: onchip_ram_s1_arbitrator-europa" {  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 3917 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "14 pll_s1_arbitrator-europa " "Info: Found design unit 14: pll_s1_arbitrator-europa" {  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 4326 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "15 reconfig_request_pio_s1_arbitrator-europa " "Info: Found design unit 15: reconfig_request_pio_s1_arbitrator-europa" {  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 4563 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "16 rdv_fifo_for_cpu_data_master_to_sdram_s1_module-europa " "Info: Found design unit 16: rdv_fifo_for_cpu_data_master_to_sdram_s1_module-europa" {  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 4790 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "17 rdv_fifo_for_cpu_instruction_master_to_sdram_s1_module-europa " "Info: Found design unit 17: rdv_fifo_for_cpu_instruction_master_to_sdram_s1_module-europa" {  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 5164 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "18 sdram_s1_arbitrator-europa " "Info: Found design unit 18: sdram_s1_arbitrator-europa" {  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 5564 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "19 seven_seg_pio_s1_arbitrator-europa " "Info: Found design unit 19: seven_seg_pio_s1_arbitrator-europa" {  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 6038 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "20 sys_clk_timer_s1_arbitrator-europa " "Info: Found design unit 20: sys_clk_timer_s1_arbitrator-europa" {  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 6275 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "21 sysid_control_slave_arbitrator-europa " "Info: Found design unit 21: sysid_control_slave_arbitrator-europa" {  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 6506 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "22 uart1_s1_arbitrator-europa " "Info: Found design unit 22: uart1_s1_arbitrator-europa" {  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 6741 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "23 NiosII_stratix_1s10_standard_reset_pll_c0_out_domain_synch_module-europa " "Info: Found design unit 23: NiosII_stratix_1s10_standard_reset_pll_c0_out_domain_synch_module-europa" {  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 6970 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "24 NiosII_stratix_1s10_standard_reset_clk_domain_synch_module-europa " "Info: Found design unit 24: NiosII_stratix_1s10_standard_reset_clk_domain_synch_module-europa" {  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 7028 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "25 NiosII_stratix_1s10_standard-europa " "Info: Found design unit 25: NiosII_stratix_1s10_standard-europa" {  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 7133 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "26 ext_flash_lane0_module-europa " "Info: Found design unit 26: ext_flash_lane0_module-europa" {  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 9909 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "27 ext_flash-europa " "Info: Found design unit 27: ext_flash-europa" {  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 10006 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "28 ext_ram_lane0_module-europa " "Info: Found design unit 28: ext_ram_lane0_module-europa" {  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 10306 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "29 ext_ram_lane1_module-europa " "Info: Found design unit 29: ext_ram_lane1_module-europa" {  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 10625 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "30 ext_ram_lane2_module-europa " "Info: Found design unit 30: ext_ram_lane2_module-europa" {  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 10944 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "31 ext_ram_lane3_module-europa " "Info: Found design unit 31: ext_ram_lane3_module-europa" {  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 11263 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "32 ext_ram-europa " "Info: Found design unit 32: ext_ram-europa" {  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 11361 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 NiosII_stratix_1s10_standard_clock_0_in_arbitrator " "Info: Found entity 1: NiosII_stratix_1s10_standard_clock_0_in_arbitrator" {  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 31 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 NiosII_stratix_1s10_standard_clock_0_out_arbitrator " "Info: Found entity 2: NiosII_stratix_1s10_standard_clock_0_out_arbitrator" {  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 288 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 button_pio_s1_arbitrator " "Info: Found entity 3: button_pio_s1_arbitrator" {  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 514 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 cpu_jtag_debug_module_arbitrator " "Info: Found entity 4: cpu_jtag_debug_module_arbitrator" {  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 756 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 cpu_data_master_arbitrator " "Info: Found entity 5: cpu_data_master_arbitrator" {  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 1148 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 cpu_instruction_master_arbitrator " "Info: Found entity 6: cpu_instruction_master_arbitrator" {  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 1468 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 ext_ram_bus_avalon_slave_arbitrator " "Info: Found entity 7: ext_ram_bus_avalon_slave_arbitrator" {  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 1793 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "8 ext_ram_bus_bridge_arbitrator " "Info: Found entity 8: ext_ram_bus_bridge_arbitrator" {  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 2856 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "9 high_res_timer_s1_arbitrator " "Info: Found entity 9: high_res_timer_s1_arbitrator" {  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 2881 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "10 jtag_uart_avalon_jtag_slave_arbitrator " "Info: Found entity 10: jtag_uart_avalon_jtag_slave_arbitrator" {  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 3120 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "11 lcd_display_control_slave_arbitrator " "Info: Found entity 11: lcd_display_control_slave_arbitrator" {  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 3377 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "12 led_pio_s1_arbitrator " "Info: Found entity 12: led_pio_s1_arbitrator" {  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 3636 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "13 onchip_ram_s1_arbitrator " "Info: Found entity 13: onchip_ram_s1_arbitrator" {  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 3878 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "14 pll_s1_arbitrator " "Info: Found entity 14: pll_s1_arbitrator" {  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 4295 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "15 reconfig_request_pio_s1_arbitrator " "Info: Found entity 15: reconfig_request_pio_s1_arbitrator" {  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 4535 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "16 rdv_fifo_for_cpu_data_master_to_sdram_s1_module " "Info: Found entity 16: rdv_fifo_for_cpu_data_master_to_sdram_s1_module" {  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 4770 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "17 rdv_fifo_for_cpu_instruction_master_to_sdram_s1_module " "Info: Found entity 17: rdv_fifo_for_cpu_instruction_master_to_sdram_s1_module" {  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 5144 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "18 sdram_s1_arbitrator " "Info: Found entity 18: sdram_s1_arbitrator" {  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 5521 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "19 seven_seg_pio_s1_arbitrator " "Info: Found entity 19: seven_seg_pio_s1_arbitrator" {  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 6010 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "20 sys_clk_timer_s1_arbitrator " "Info: Found entity 20: sys_clk_timer_s1_arbitrator" {  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 6245 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "21 sysid_control_slave_arbitrator " "Info: Found entity 21: sysid_control_slave_arbitrator" {  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 6484 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "22 uart1_s1_arbitrator " "Info: Found entity 22: uart1_s1_arbitrator" {  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 6706 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "23 NiosII_stratix_1s10_standard_reset_pll_c0_out_domain_synch_module " "Info: Found entity 23: NiosII_stratix_1s10_standard_reset_pll_c0_out_domain_synch_module" {  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 6957 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "24 NiosII_stratix_1s10_standard_reset_clk_domain_synch_module " "Info: Found entity 24: NiosII_stratix_1s10_standard_reset_clk_domain_synch_module" {  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 7015 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "25 NiosII_stratix_1s10_standard " "Info: Found entity 25: NiosII_stratix_1s10_standard" {  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 7073 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "26 ext_flash_lane0_module " "Info: Found entity 26: ext_flash_lane0_module" {  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 9893 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "27 ext_flash " "Info: Found entity 27: ext_flash" {  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 9992 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "28 ext_ram_lane0_module " "Info: Found entity 28: ext_ram_lane0_module" {  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 10290 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "29 ext_ram_lane1_module " "Info: Found entity 29: ext_ram_lane1_module" {  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 10609 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "30 ext_ram_lane2_module " "Info: Found entity 30: ext_ram_lane2_module" {  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 10928 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "31 ext_ram_lane3_module " "Info: Found entity 31: ext_ram_lane3_module" {  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 11247 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "32 ext_ram " "Info: Found entity 32: ext_ram" {  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 11346 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onchip_ram.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file onchip_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 onchip_ram-europa " "Info: Found design unit 1: onchip_ram-europa" {  } { { "onchip_ram.vhd" "" { Text "C:/work/standard/onchip_ram.vhd" 49 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 onchip_ram " "Info: Found entity 1: onchip_ram" {  } { { "onchip_ram.vhd" "" { Text "C:/work/standard/onchip_ram.vhd" 32 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-europa " "Info: Found design unit 1: pll-europa" {  } { { "pll.vhd" "" { Text "C:/work/standard/pll.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Info: Found entity 1: pll" {  } { { "pll.vhd" "" { Text "C:/work/standard/pll.vhd" 32 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_request_pio.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file reconfig_request_pio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reconfig_request_pio-europa " "Info: Found design unit 1: reconfig_request_pio-europa" {  } { { "reconfig_request_pio.vhd" "" { Text "C:/work/standard/reconfig_request_pio.vhd" 43 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 reconfig_request_pio " "Info: Found entity 1: reconfig_request_pio" {  } { { "reconfig_request_pio.vhd" "" { Text "C:/work/standard/reconfig_request_pio.vhd" 26 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram.vhd 4 2 " "Info: Found 4 design units, including 2 entities, in source file sdram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sdram_input_efifo_module-europa " "Info: Found design unit 1: sdram_input_efifo_module-europa" {  } { { "sdram.vhd" "" { Text "C:/work/standard/sdram.vhd" 45 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 sdram-europa " "Info: Found design unit 2: sdram-europa" {  } { { "sdram.vhd" "" { Text "C:/work/standard/sdram.vhd" 190 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 sdram_input_efifo_module " "Info: Found entity 1: sdram_input_efifo_module" {  } { { "sdram.vhd" "" { Text "C:/work/standard/sdram.vhd" 26 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 sdram " "Info: Found entity 2: sdram" {  } { { "sdram.vhd" "" { Text "C:/work/standard/sdram.vhd" 161 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_test_component.vhd 4 2 " "Info: Found 4 design units, including 2 entities, in source file sdram_test_component.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sdram_test_component_ram_module-europa " "Info: Found design unit 1: sdram_test_component_ram_module-europa" {  } { { "sdram_test_component.vhd" "" { Text "C:/work/standard/sdram_test_component.vhd" 262 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 sdram_test_component-europa " "Info: Found design unit 2: sdram_test_component-europa" {  } { { "sdram_test_component.vhd" "" { Text "C:/work/standard/sdram_test_component.vhd" 367 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 sdram_test_component_ram_module " "Info: Found entity 1: sdram_test_component_ram_module" {  } { { "sdram_test_component.vhd" "" { Text "C:/work/standard/sdram_test_component.vhd" 246 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 sdram_test_component " "Info: Found entity 2: sdram_test_component" {  } { { "sdram_test_component.vhd" "" { Text "C:/work/standard/sdram_test_component.vhd" 348 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_seg_pio.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file seven_seg_pio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seven_seg_pio-europa " "Info: Found design unit 1: seven_seg_pio-europa" {  } { { "seven_seg_pio.vhd" "" { Text "C:/work/standard/seven_seg_pio.vhd" 43 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_pio " "Info: Found entity 1: seven_seg_pio" {  } { { "seven_seg_pio.vhd" "" { Text "C:/work/standard/seven_seg_pio.vhd" 26 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys_clk_timer.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file sys_clk_timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sys_clk_timer-europa " "Info: Found design unit 1: sys_clk_timer-europa" {  } { { "sys_clk_timer.vhd" "" { Text "C:/work/standard/sys_clk_timer.vhd" 43 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 sys_clk_timer " "Info: Found entity 1: sys_clk_timer" {  } { { "sys_clk_timer.vhd" "" { Text "C:/work/standard/sys_clk_timer.vhd" 26 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sysid.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file sysid.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sysid-europa " "Info: Found design unit 1: sysid-europa" {  } { { "sysid.vhd" "" { Text "C:/work/standard/sysid.vhd" 37 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 sysid " "Info: Found entity 1: sysid" {  } { { "sysid.vhd" "" { Text "C:/work/standard/sysid.vhd" 26 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart1.vhd 14 7 " "Info: Found 14 design units, including 7 entities, in source file uart1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart1_log_module-europa " "Info: Found design unit 1: uart1_log_module-europa" {  } { { "uart1.vhd" "" { Text "C:/work/standard/uart1.vhd" 40 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 uart1_tx-europa " "Info: Found design unit 2: uart1_tx-europa" {  } { { "uart1.vhd" "" { Text "C:/work/standard/uart1.vhd" 237 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 uart1_rx_stimulus_source_character_source_rom_module-europa " "Info: Found design unit 3: uart1_rx_stimulus_source_character_source_rom_module-europa" {  } { { "uart1.vhd" "" { Text "C:/work/standard/uart1.vhd" 424 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 uart1_rx_stimulus_source-europa " "Info: Found design unit 4: uart1_rx_stimulus_source-europa" {  } { { "uart1.vhd" "" { Text "C:/work/standard/uart1.vhd" 769 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 uart1_rx-europa " "Info: Found design unit 5: uart1_rx-europa" {  } { { "uart1.vhd" "" { Text "C:/work/standard/uart1.vhd" 939 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 uart1_regs-europa " "Info: Found design unit 6: uart1_regs-europa" {  } { { "uart1.vhd" "" { Text "C:/work/standard/uart1.vhd" 1270 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 uart1-europa " "Info: Found design unit 7: uart1-europa" {  } { { "uart1.vhd" "" { Text "C:/work/standard/uart1.vhd" 1466 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 uart1_log_module " "Info: Found entity 1: uart1_log_module" {  } { { "uart1.vhd" "" { Text "C:/work/standard/uart1.vhd" 29 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 uart1_tx " "Info: Found entity 2: uart1_tx" {  } { { "uart1.vhd" "" { Text "C:/work/standard/uart1.vhd" 215 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 uart1_rx_stimulus_source_character_source_rom_module " "Info: Found entity 3: uart1_rx_stimulus_source_character_source_rom_module" {  } { { "uart1.vhd" "" { Text "C:/work/standard/uart1.vhd" 406 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 uart1_rx_stimulus_source " "Info: Found entity 4: uart1_rx_stimulus_source" {  } { { "uart1.vhd" "" { Text "C:/work/standard/uart1.vhd" 753 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 uart1_rx " "Info: Found entity 5: uart1_rx" {  } { { "uart1.vhd" "" { Text "C:/work/standard/uart1.vhd" 916 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 uart1_regs " "Info: Found entity 6: uart1_regs" {  } { { "uart1.vhd" "" { Text "C:/work/standard/uart1.vhd" 1234 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 uart1 " "Info: Found entity 7: uart1" {  } { { "uart1.vhd" "" { Text "C:/work/standard/uart1.vhd" 1441 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "NiosII_stratix_1s10_standard " "Info: Elaborating entity \"NiosII_stratix_1s10_standard\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_stratix_1s10_standard_clock_0_in_arbitrator NiosII_stratix_1s10_standard_clock_0_in_arbitrator:the_NiosII_stratix_1s10_standard_clock_0_in " "Info: Elaborating entity \"NiosII_stratix_1s10_standard_clock_0_in_arbitrator\" for hierarchy \"NiosII_stratix_1s10_standard_clock_0_in_arbitrator:the_NiosII_stratix_1s10_standard_clock_0_in\"" {  } { { "NiosII_stratix_1s10_standard.vhd" "the_NiosII_stratix_1s10_standard_clock_0_in" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 8574 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cpu_data_master_read_data_valid_NiosII_stratix_1s10_standard_clock_0_in NiosII_stratix_1s10_standard.vhd(59) " "Warning (10541): VHDL Signal Declaration warning at NiosII_stratix_1s10_standard.vhd(59): used implicit default value for signal \"cpu_data_master_read_data_valid_NiosII_stratix_1s10_standard_clock_0_in\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(340) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(340): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 340 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(344) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(344): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 344 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_stratix_1s10_standard_clock_0_out_arbitrator NiosII_stratix_1s10_standard_clock_0_out_arbitrator:the_NiosII_stratix_1s10_standard_clock_0_out " "Info: Elaborating entity \"NiosII_stratix_1s10_standard_clock_0_out_arbitrator\" for hierarchy \"NiosII_stratix_1s10_standard_clock_0_out_arbitrator:the_NiosII_stratix_1s10_standard_clock_0_out\"" {  } { { "NiosII_stratix_1s10_standard.vhd" "the_NiosII_stratix_1s10_standard_clock_0_out" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 8606 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "NiosII_stratix_1s10_standard_clock_0.vhd 10 5 " "Warning: Using design file NiosII_stratix_1s10_standard_clock_0.vhd, which is not specified as a design file for the current project, but contains definitions for 10 design units and 5 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NiosII_stratix_1s10_standard_clock_0_edge_to_pulse-europa " "Info: Found design unit 1: NiosII_stratix_1s10_standard_clock_0_edge_to_pulse-europa" {  } { { "NiosII_stratix_1s10_standard_clock_0.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard_clock_0.vhd" 39 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 NiosII_stratix_1s10_standard_clock_0_slave_FSM-europa " "Info: Found design unit 2: NiosII_stratix_1s10_standard_clock_0_slave_FSM-europa" {  } { { "NiosII_stratix_1s10_standard_clock_0.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard_clock_0.vhd" 90 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 NiosII_stratix_1s10_standard_clock_0_master_FSM-europa " "Info: Found design unit 3: NiosII_stratix_1s10_standard_clock_0_master_FSM-europa" {  } { { "NiosII_stratix_1s10_standard_clock_0.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard_clock_0.vhd" 235 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 NiosII_stratix_1s10_standard_clock_0_bit_pipe-europa " "Info: Found design unit 4: NiosII_stratix_1s10_standard_clock_0_bit_pipe-europa" {  } { { "NiosII_stratix_1s10_standard_clock_0.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard_clock_0.vhd" 413 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 NiosII_stratix_1s10_standard_clock_0-europa " "Info: Found design unit 5: NiosII_stratix_1s10_standard_clock_0-europa" {  } { { "NiosII_stratix_1s10_standard_clock_0.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard_clock_0.vhd" 492 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 NiosII_stratix_1s10_standard_clock_0_edge_to_pulse " "Info: Found entity 1: NiosII_stratix_1s10_standard_clock_0_edge_to_pulse" {  } { { "NiosII_stratix_1s10_standard_clock_0.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard_clock_0.vhd" 26 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 NiosII_stratix_1s10_standard_clock_0_slave_FSM " "Info: Found entity 2: NiosII_stratix_1s10_standard_clock_0_slave_FSM" {  } { { "NiosII_stratix_1s10_standard_clock_0.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard_clock_0.vhd" 72 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 NiosII_stratix_1s10_standard_clock_0_master_FSM " "Info: Found entity 3: NiosII_stratix_1s10_standard_clock_0_master_FSM" {  } { { "NiosII_stratix_1s10_standard_clock_0.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard_clock_0.vhd" 217 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 NiosII_stratix_1s10_standard_clock_0_bit_pipe " "Info: Found entity 4: NiosII_stratix_1s10_standard_clock_0_bit_pipe" {  } { { "NiosII_stratix_1s10_standard_clock_0.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard_clock_0.vhd" 398 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 NiosII_stratix_1s10_standard_clock_0 " "Info: Found entity 5: NiosII_stratix_1s10_standard_clock_0" {  } { { "NiosII_stratix_1s10_standard_clock_0.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard_clock_0.vhd" 461 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_stratix_1s10_standard_clock_0 NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0 " "Info: Elaborating entity \"NiosII_stratix_1s10_standard_clock_0\" for hierarchy \"NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0\"" {  } { { "NiosII_stratix_1s10_standard.vhd" "the_NiosII_stratix_1s10_standard_clock_0" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 8629 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0\|altera_std_synchronizer:the_altera_std_synchronizer " "Info: Elaborating entity \"altera_std_synchronizer\" for hierarchy \"NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "NiosII_stratix_1s10_standard_clock_0.vhd" "the_altera_std_synchronizer" { Text "C:/work/standard/NiosII_stratix_1s10_standard_clock_0.vhd" 600 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0\|altera_std_synchronizer:the_altera_std_synchronizer " "Info: Elaborated megafunction instantiation \"NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "NiosII_stratix_1s10_standard_clock_0.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard_clock_0.vhd" 600 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0\|altera_std_synchronizer:the_altera_std_synchronizer " "Info: Instantiated megafunction \"NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Info: Parameter \"depth\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "NiosII_stratix_1s10_standard_clock_0.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard_clock_0.vhd" 600 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_stratix_1s10_standard_clock_0_edge_to_pulse NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0\|NiosII_stratix_1s10_standard_clock_0_edge_to_pulse:read_done_edge_to_pulse " "Info: Elaborating entity \"NiosII_stratix_1s10_standard_clock_0_edge_to_pulse\" for hierarchy \"NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0\|NiosII_stratix_1s10_standard_clock_0_edge_to_pulse:read_done_edge_to_pulse\"" {  } { { "NiosII_stratix_1s10_standard_clock_0.vhd" "read_done_edge_to_pulse" { Text "C:/work/standard/NiosII_stratix_1s10_standard_clock_0.vhd" 623 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_stratix_1s10_standard_clock_0_slave_FSM NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0\|NiosII_stratix_1s10_standard_clock_0_slave_FSM:slave_FSM " "Info: Elaborating entity \"NiosII_stratix_1s10_standard_clock_0_slave_FSM\" for hierarchy \"NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0\|NiosII_stratix_1s10_standard_clock_0_slave_FSM:slave_FSM\"" {  } { { "NiosII_stratix_1s10_standard_clock_0.vhd" "slave_FSM" { Text "C:/work/standard/NiosII_stratix_1s10_standard_clock_0.vhd" 643 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_stratix_1s10_standard_clock_0_master_FSM NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0\|NiosII_stratix_1s10_standard_clock_0_master_FSM:master_FSM " "Info: Elaborating entity \"NiosII_stratix_1s10_standard_clock_0_master_FSM\" for hierarchy \"NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0\|NiosII_stratix_1s10_standard_clock_0_master_FSM:master_FSM\"" {  } { { "NiosII_stratix_1s10_standard_clock_0.vhd" "master_FSM" { Text "C:/work/standard/NiosII_stratix_1s10_standard_clock_0.vhd" 700 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_stratix_1s10_standard_clock_0_bit_pipe NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0\|NiosII_stratix_1s10_standard_clock_0_bit_pipe:endofpacket_bit_pipe " "Info: Elaborating entity \"NiosII_stratix_1s10_standard_clock_0_bit_pipe\" for hierarchy \"NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0\|NiosII_stratix_1s10_standard_clock_0_bit_pipe:endofpacket_bit_pipe\"" {  } { { "NiosII_stratix_1s10_standard_clock_0.vhd" "endofpacket_bit_pipe" { Text "C:/work/standard/NiosII_stratix_1s10_standard_clock_0.vhd" 715 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "button_pio_s1_arbitrator button_pio_s1_arbitrator:the_button_pio_s1 " "Info: Elaborating entity \"button_pio_s1_arbitrator\" for hierarchy \"button_pio_s1_arbitrator:the_button_pio_s1\"" {  } { { "NiosII_stratix_1s10_standard.vhd" "the_button_pio_s1" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 8657 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cpu_data_master_read_data_valid_button_pio_s1 NiosII_stratix_1s10_standard.vhd(537) " "Warning (10541): VHDL Signal Declaration warning at NiosII_stratix_1s10_standard.vhd(537): used implicit default value for signal \"cpu_data_master_read_data_valid_button_pio_s1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 537 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(340) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(340): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 340 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(344) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(344): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 344 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "button_pio button_pio:the_button_pio " "Info: Elaborating entity \"button_pio\" for hierarchy \"button_pio:the_button_pio\"" {  } { { "NiosII_stratix_1s10_standard.vhd" "the_button_pio" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 8684 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_jtag_debug_module_arbitrator cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module " "Info: Elaborating entity \"cpu_jtag_debug_module_arbitrator\" for hierarchy \"cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\"" {  } { { "NiosII_stratix_1s10_standard.vhd" "the_cpu_jtag_debug_module" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 8699 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cpu_data_master_read_data_valid_cpu_jtag_debug_module NiosII_stratix_1s10_standard.vhd(778) " "Warning (10541): VHDL Signal Declaration warning at NiosII_stratix_1s10_standard.vhd(778): used implicit default value for signal \"cpu_data_master_read_data_valid_cpu_jtag_debug_module\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 778 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(340) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(340): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 340 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(344) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(344): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 344 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_data_master_arbitrator cpu_data_master_arbitrator:the_cpu_data_master " "Info: Elaborating entity \"cpu_data_master_arbitrator\" for hierarchy \"cpu_data_master_arbitrator:the_cpu_data_master\"" {  } { { "NiosII_stratix_1s10_standard.vhd" "the_cpu_data_master" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 8740 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(340) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(340): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 340 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(344) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(344): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 344 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_instruction_master_arbitrator cpu_instruction_master_arbitrator:the_cpu_instruction_master " "Info: Elaborating entity \"cpu_instruction_master_arbitrator\" for hierarchy \"cpu_instruction_master_arbitrator:the_cpu_instruction_master\"" {  } { { "NiosII_stratix_1s10_standard.vhd" "the_cpu_instruction_master" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 8879 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(340) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(340): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 340 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(344) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(344): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 344 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:the_cpu " "Info: Elaborating entity \"cpu\" for hierarchy \"cpu:the_cpu\"" {  } { { "NiosII_stratix_1s10_standard.vhd" "the_cpu" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 8933 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_test_bench cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench " "Info: Elaborating entity \"cpu_test_bench\" for hierarchy \"cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\"" {  } { { "cpu.vhd" "the_cpu_test_bench" { Text "C:/work/standard/cpu.vhd" 5624 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(340) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(340): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 340 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(344) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(344): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 344 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_ic_data_module cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data " "Info: Elaborating entity \"cpu_ic_data_module\" for hierarchy \"cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data\"" {  } { { "cpu.vhd" "cpu_ic_data" { Text "C:/work/standard/cpu.vhd" 6526 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "cpu.vhd" "the_altsyncram" { Text "C:/work/standard/cpu.vhd" 148 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data\|altsyncram:the_altsyncram " "Info: Elaborated megafunction instantiation \"cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 148 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data\|altsyncram:the_altsyncram " "Info: Instantiated megafunction \"cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Info: Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Info: Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Info: Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Info: Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info: Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Info: Parameter \"width_b\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Info: Parameter \"widthad_a\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Info: Parameter \"widthad_b\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 148 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nnb1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_nnb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nnb1 " "Info: Found entity 1: altsyncram_nnb1" {  } { { "db/altsyncram_nnb1.tdf" "" { Text "C:/work/standard/db/altsyncram_nnb1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nnb1 cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_nnb1:auto_generated " "Info: Elaborating entity \"altsyncram_nnb1\" for hierarchy \"cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_nnb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_ic_tag_module cpu:the_cpu\|cpu_ic_tag_module:cpu_ic_tag " "Info: Elaborating entity \"cpu_ic_tag_module\" for hierarchy \"cpu:the_cpu\|cpu_ic_tag_module:cpu_ic_tag\"" {  } { { "cpu.vhd" "cpu_ic_tag" { Text "C:/work/standard/cpu.vhd" 6593 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cpu:the_cpu\|cpu_ic_tag_module:cpu_ic_tag\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"cpu:the_cpu\|cpu_ic_tag_module:cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "cpu.vhd" "the_altsyncram" { Text "C:/work/standard/cpu.vhd" 251 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:the_cpu\|cpu_ic_tag_module:cpu_ic_tag\|altsyncram:the_altsyncram " "Info: Elaborated megafunction instantiation \"cpu:the_cpu\|cpu_ic_tag_module:cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 251 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:the_cpu\|cpu_ic_tag_module:cpu_ic_tag\|altsyncram:the_altsyncram " "Info: Instantiated megafunction \"cpu:the_cpu\|cpu_ic_tag_module:cpu_ic_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info: Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file cpu_ic_tag_ram.mif " "Info: Parameter \"init_file\" = \"cpu_ic_tag_ram.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Info: Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Info: Parameter \"numwords_a\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Info: Parameter \"numwords_b\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info: Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Info: Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 22 " "Info: Parameter \"width_a\" = \"22\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 22 " "Info: Parameter \"width_b\" = \"22\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Info: Parameter \"widthad_a\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Info: Parameter \"widthad_b\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 251 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bqf1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_bqf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bqf1 " "Info: Found entity 1: altsyncram_bqf1" {  } { { "db/altsyncram_bqf1.tdf" "" { Text "C:/work/standard/db/altsyncram_bqf1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bqf1 cpu:the_cpu\|cpu_ic_tag_module:cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_bqf1:auto_generated " "Info: Elaborating entity \"altsyncram_bqf1\" for hierarchy \"cpu:the_cpu\|cpu_ic_tag_module:cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_bqf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_register_bank_a_module cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a " "Info: Elaborating entity \"cpu_register_bank_a_module\" for hierarchy \"cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a\"" {  } { { "cpu.vhd" "cpu_register_bank_a" { Text "C:/work/standard/cpu.vhd" 7164 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "cpu.vhd" "the_altsyncram" { Text "C:/work/standard/cpu.vhd" 353 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a\|altsyncram:the_altsyncram " "Info: Elaborated megafunction instantiation \"cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 353 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a\|altsyncram:the_altsyncram " "Info: Instantiated megafunction \"cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info: Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file cpu_rf_ram_a.mif " "Info: Parameter \"init_file\" = \"cpu_rf_ram_a.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Info: Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Info: Parameter \"numwords_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Info: Parameter \"numwords_b\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info: Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Info: Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Info: Parameter \"width_b\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Info: Parameter \"widthad_a\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Info: Parameter \"widthad_b\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 353 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_egf1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_egf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_egf1 " "Info: Found entity 1: altsyncram_egf1" {  } { { "db/altsyncram_egf1.tdf" "" { Text "C:/work/standard/db/altsyncram_egf1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_egf1 cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_egf1:auto_generated " "Info: Elaborating entity \"altsyncram_egf1\" for hierarchy \"cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_egf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_register_bank_b_module cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b " "Info: Elaborating entity \"cpu_register_bank_b_module\" for hierarchy \"cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b\"" {  } { { "cpu.vhd" "cpu_register_bank_b" { Text "C:/work/standard/cpu.vhd" 7180 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "cpu.vhd" "the_altsyncram" { Text "C:/work/standard/cpu.vhd" 455 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b\|altsyncram:the_altsyncram " "Info: Elaborated megafunction instantiation \"cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 455 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b\|altsyncram:the_altsyncram " "Info: Instantiated megafunction \"cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info: Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file cpu_rf_ram_b.mif " "Info: Parameter \"init_file\" = \"cpu_rf_ram_b.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Info: Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Info: Parameter \"numwords_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Info: Parameter \"numwords_b\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info: Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Info: Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Info: Parameter \"width_b\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Info: Parameter \"widthad_a\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Info: Parameter \"widthad_b\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 455 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fgf1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_fgf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fgf1 " "Info: Found entity 1: altsyncram_fgf1" {  } { { "db/altsyncram_fgf1.tdf" "" { Text "C:/work/standard/db/altsyncram_fgf1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fgf1 cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_fgf1:auto_generated " "Info: Elaborating entity \"altsyncram_fgf1\" for hierarchy \"cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_fgf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mult_cell cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell " "Info: Elaborating entity \"cpu_mult_cell\" for hierarchy \"cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\"" {  } { { "cpu.vhd" "the_cpu_mult_cell" { Text "C:/work/standard/cpu.vhd" 7749 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altmult_add cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add " "Info: Elaborating entity \"altmult_add\" for hierarchy \"cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add\"" {  } { { "cpu_mult_cell.vhd" "the_altmult_add" { Text "C:/work/standard/cpu_mult_cell.vhd" 98 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add " "Info: Elaborated megafunction instantiation \"cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add\"" {  } { { "cpu_mult_cell.vhd" "" { Text "C:/work/standard/cpu_mult_cell.vhd" 98 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add " "Info: Instantiated megafunction \"cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr1 UNUSED " "Info: Parameter \"addnsub_multiplier_aclr1\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 UNUSED " "Info: Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 CLOCK0 " "Info: Parameter \"addnsub_multiplier_register1\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Info: Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a0 ACLR0 " "Info: Parameter \"input_aclr_a0\" = \"ACLR0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b0 ACLR0 " "Info: Parameter \"input_aclr_b0\" = \"ACLR0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 CLOCK0 " "Info: Parameter \"input_register_a0\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 CLOCK0 " "Info: Parameter \"input_register_b0\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Info: Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Info: Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family STRATIX " "Info: Parameter \"intended_device_family\" = \"STRATIX\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altmult_add " "Info: Parameter \"lpm_type\" = \"altmult_add\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Info: Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 UNREGISTERED " "Info: Parameter \"multiplier_register0\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Info: Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_aclr ACLR1 " "Info: Parameter \"output_aclr\" = \"ACLR1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register CLOCK1 " "Info: Parameter \"output_register\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_a ACLR0 " "Info: Parameter \"signed_aclr_a\" = \"ACLR0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_b ACLR0 " "Info: Parameter \"signed_aclr_b\" = \"ACLR0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a UNREGISTERED " "Info: Parameter \"signed_pipeline_register_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b UNREGISTERED " "Info: Parameter \"signed_pipeline_register_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a CLOCK0 " "Info: Parameter \"signed_register_a\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b CLOCK0 " "Info: Parameter \"signed_register_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Info: Parameter \"width_b\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 64 " "Info: Parameter \"width_result\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu_mult_cell.vhd" "" { Text "C:/work/standard/cpu_mult_cell.vhd" 98 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_add_1f72.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_add_1f72.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_add_1f72 " "Info: Found entity 1: mult_add_1f72" {  } { { "db/mult_add_1f72.tdf" "" { Text "C:/work/standard/db/mult_add_1f72.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_1f72 cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add\|mult_add_1f72:auto_generated " "Info: Elaborating entity \"mult_add_1f72\" for hierarchy \"cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add\|mult_add_1f72:auto_generated\"" {  } { { "altmult_add.tdf" "auto_generated" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altmult_add.tdf" 535 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci " "Info: Elaborating entity \"cpu_nios2_oci\" for hierarchy \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\"" {  } { { "cpu.vhd" "the_cpu_nios2_oci" { Text "C:/work/standard/cpu.vhd" 7762 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_debug cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug " "Info: Elaborating entity \"cpu_nios2_oci_debug\" for hierarchy \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug\"" {  } { { "cpu.vhd" "the_cpu_nios2_oci_debug" { Text "C:/work/standard/cpu.vhd" 3646 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_ocimem cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem " "Info: Elaborating entity \"cpu_nios2_ocimem\" for hierarchy \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\"" {  } { { "cpu.vhd" "the_cpu_nios2_ocimem" { Text "C:/work/standard/cpu.vhd" 3672 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_ociram_lpm_dram_bdp_component_module cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component " "Info: Elaborating entity \"cpu_ociram_lpm_dram_bdp_component_module\" for hierarchy \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\"" {  } { { "cpu.vhd" "cpu_ociram_lpm_dram_bdp_component" { Text "C:/work/standard/cpu.vhd" 871 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "cpu.vhd" "the_altsyncram" { Text "C:/work/standard/cpu.vhd" 695 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Info: Elaborated megafunction instantiation \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 695 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Info: Instantiated megafunction \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Info: Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Info: Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Info: Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Info: Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Info: Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file cpu_ociram_default_contents.mif " "Info: Parameter \"init_file\" = \"cpu_ociram_default_contents.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family STRATIX " "Info: Parameter \"intended_device_family\" = \"STRATIX\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Info: Parameter \"numwords_a\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Info: Parameter \"numwords_b\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Info: Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info: Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Info: Parameter \"width_b\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Info: Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Info: Parameter \"widthad_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Info: Parameter \"widthad_b\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Info: Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Info: Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 695 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8q62.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_8q62.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8q62 " "Info: Found entity 1: altsyncram_8q62" {  } { { "db/altsyncram_8q62.tdf" "" { Text "C:/work/standard/db/altsyncram_8q62.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8q62 cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_8q62:auto_generated " "Info: Elaborating entity \"altsyncram_8q62\" for hierarchy \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_8q62:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_avalon_reg cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg " "Info: Elaborating entity \"cpu_nios2_avalon_reg\" for hierarchy \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\"" {  } { { "cpu.vhd" "the_cpu_nios2_avalon_reg" { Text "C:/work/standard/cpu.vhd" 3694 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_break cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_break:the_cpu_nios2_oci_break " "Info: Elaborating entity \"cpu_nios2_oci_break\" for hierarchy \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_break:the_cpu_nios2_oci_break\"" {  } { { "cpu.vhd" "the_cpu_nios2_oci_break" { Text "C:/work/standard/cpu.vhd" 3716 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_xbrk cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk " "Info: Elaborating entity \"cpu_nios2_oci_xbrk\" for hierarchy \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk\"" {  } { { "cpu.vhd" "the_cpu_nios2_oci_xbrk" { Text "C:/work/standard/cpu.vhd" 3749 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_dbrk cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk " "Info: Elaborating entity \"cpu_nios2_oci_dbrk\" for hierarchy \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk\"" {  } { { "cpu.vhd" "the_cpu_nios2_oci_dbrk" { Text "C:/work/standard/cpu.vhd" 3773 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_itrace cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace " "Info: Elaborating entity \"cpu_nios2_oci_itrace\" for hierarchy \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\"" {  } { { "cpu.vhd" "the_cpu_nios2_oci_itrace" { Text "C:/work/standard/cpu.vhd" 3802 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_dtrace cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace " "Info: Elaborating entity \"cpu_nios2_oci_dtrace\" for hierarchy \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace\"" {  } { { "cpu.vhd" "the_cpu_nios2_oci_dtrace" { Text "C:/work/standard/cpu.vhd" 3844 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_td_mode cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace\|cpu_nios2_oci_td_mode:cpu_nios2_oci_trc_ctrl_td_mode " "Info: Elaborating entity \"cpu_nios2_oci_td_mode\" for hierarchy \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace\|cpu_nios2_oci_td_mode:cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "cpu.vhd" "cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/work/standard/cpu.vhd" 2054 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_fifo cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo " "Info: Elaborating entity \"cpu_nios2_oci_fifo\" for hierarchy \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\"" {  } { { "cpu.vhd" "the_cpu_nios2_oci_fifo" { Text "C:/work/standard/cpu.vhd" 3861 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_compute_tm_count cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\|cpu_nios2_oci_compute_tm_count:cpu_nios2_oci_compute_tm_count_tm_count " "Info: Elaborating entity \"cpu_nios2_oci_compute_tm_count\" for hierarchy \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\|cpu_nios2_oci_compute_tm_count:cpu_nios2_oci_compute_tm_count_tm_count\"" {  } { { "cpu.vhd" "cpu_nios2_oci_compute_tm_count_tm_count" { Text "C:/work/standard/cpu.vhd" 2448 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_fifowp_inc cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\|cpu_nios2_oci_fifowp_inc:cpu_nios2_oci_fifowp_inc_fifowp " "Info: Elaborating entity \"cpu_nios2_oci_fifowp_inc\" for hierarchy \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\|cpu_nios2_oci_fifowp_inc:cpu_nios2_oci_fifowp_inc_fifowp\"" {  } { { "cpu.vhd" "cpu_nios2_oci_fifowp_inc_fifowp" { Text "C:/work/standard/cpu.vhd" 2459 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_fifocount_inc cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\|cpu_nios2_oci_fifocount_inc:cpu_nios2_oci_fifocount_inc_fifocount " "Info: Elaborating entity \"cpu_nios2_oci_fifocount_inc\" for hierarchy \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\|cpu_nios2_oci_fifocount_inc:cpu_nios2_oci_fifocount_inc_fifocount\"" {  } { { "cpu.vhd" "cpu_nios2_oci_fifocount_inc_fifocount" { Text "C:/work/standard/cpu.vhd" 2469 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_oci_test_bench.vhd 2 1 " "Warning: Using design file cpu_oci_test_bench.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_oci_test_bench-europa " "Info: Found design unit 1: cpu_oci_test_bench-europa" {  } { { "cpu_oci_test_bench.vhd" "" { Text "C:/work/standard/cpu_oci_test_bench.vhd" 37 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 cpu_oci_test_bench " "Info: Found entity 1: cpu_oci_test_bench" {  } { { "cpu_oci_test_bench.vhd" "" { Text "C:/work/standard/cpu_oci_test_bench.vhd" 26 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_oci_test_bench cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\|cpu_oci_test_bench:the_cpu_oci_test_bench " "Info: Elaborating entity \"cpu_oci_test_bench\" for hierarchy \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\|cpu_oci_test_bench:the_cpu_oci_test_bench\"" {  } { { "cpu.vhd" "the_cpu_oci_test_bench" { Text "C:/work/standard/cpu.vhd" 2480 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_pib cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_pib:the_cpu_nios2_oci_pib " "Info: Elaborating entity \"cpu_nios2_oci_pib\" for hierarchy \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_pib:the_cpu_nios2_oci_pib\"" {  } { { "cpu.vhd" "the_cpu_nios2_oci_pib" { Text "C:/work/standard/cpu.vhd" 3882 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_im cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im " "Info: Elaborating entity \"cpu_nios2_oci_im\" for hierarchy \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\"" {  } { { "cpu.vhd" "the_cpu_nios2_oci_im" { Text "C:/work/standard/cpu.vhd" 3894 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_traceram_lpm_dram_bdp_component_module cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component " "Info: Elaborating entity \"cpu_traceram_lpm_dram_bdp_component_module\" for hierarchy \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\"" {  } { { "cpu.vhd" "cpu_traceram_lpm_dram_bdp_component" { Text "C:/work/standard/cpu.vhd" 3090 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "cpu.vhd" "the_altsyncram" { Text "C:/work/standard/cpu.vhd" 2910 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Info: Elaborated megafunction instantiation \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 2910 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Info: Instantiated megafunction \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Info: Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Info: Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Info: Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Info: Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Info: Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file  " "Info: Parameter \"init_file\" = \"\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family STRATIX " "Info: Parameter \"intended_device_family\" = \"STRATIX\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Info: Parameter \"numwords_a\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Info: Parameter \"numwords_b\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Info: Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info: Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 36 " "Info: Parameter \"width_a\" = \"36\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 36 " "Info: Parameter \"width_b\" = \"36\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Info: Parameter \"widthad_a\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Info: Parameter \"widthad_b\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Info: Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Info: Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 2910 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_puv1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_puv1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_puv1 " "Info: Found entity 1: altsyncram_puv1" {  } { { "db/altsyncram_puv1.tdf" "" { Text "C:/work/standard/db/altsyncram_puv1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_puv1 cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_puv1:auto_generated " "Info: Elaborating entity \"altsyncram_puv1\" for hierarchy \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_puv1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_jtag_debug_module_wrapper cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper " "Info: Elaborating entity \"cpu_jtag_debug_module_wrapper\" for hierarchy \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\"" {  } { { "cpu.vhd" "the_cpu_jtag_debug_module_wrapper" { Text "C:/work/standard/cpu.vhd" 3920 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "cpu_jtag_debug_module_wrapper.vhd(306) " "Warning (10296): VHDL warning at cpu_jtag_debug_module_wrapper.vhd(306): ignored assignment of value to null range" {  } { { "cpu_jtag_debug_module_wrapper.vhd" "" { Text "C:/work/standard/cpu_jtag_debug_module_wrapper.vhd" 306 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_jtag_debug_module_tck.vhd 2 1 " "Warning: Using design file cpu_jtag_debug_module_tck.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_jtag_debug_module_tck-europa " "Info: Found design unit 1: cpu_jtag_debug_module_tck-europa" {  } { { "cpu_jtag_debug_module_tck.vhd" "" { Text "C:/work/standard/cpu_jtag_debug_module_tck.vhd" 66 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 cpu_jtag_debug_module_tck " "Info: Found entity 1: cpu_jtag_debug_module_tck" {  } { { "cpu_jtag_debug_module_tck.vhd" "" { Text "C:/work/standard/cpu_jtag_debug_module_tck.vhd" 26 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_jtag_debug_module_tck cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck " "Info: Elaborating entity \"cpu_jtag_debug_module_tck\" for hierarchy \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck\"" {  } { { "cpu_jtag_debug_module_wrapper.vhd" "the_cpu_jtag_debug_module_tck" { Text "C:/work/standard/cpu_jtag_debug_module_wrapper.vhd" 196 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_jtag_debug_module_sysclk.vhd 2 1 " "Warning: Using design file cpu_jtag_debug_module_sysclk.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_jtag_debug_module_sysclk-europa " "Info: Found design unit 1: cpu_jtag_debug_module_sysclk-europa" {  } { { "cpu_jtag_debug_module_sysclk.vhd" "" { Text "C:/work/standard/cpu_jtag_debug_module_sysclk.vhd" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 cpu_jtag_debug_module_sysclk " "Info: Found entity 1: cpu_jtag_debug_module_sysclk" {  } { { "cpu_jtag_debug_module_sysclk.vhd" "" { Text "C:/work/standard/cpu_jtag_debug_module_sysclk.vhd" 26 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_jtag_debug_module_sysclk cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk " "Info: Elaborating entity \"cpu_jtag_debug_module_sysclk\" for hierarchy \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk\"" {  } { { "cpu_jtag_debug_module_wrapper.vhd" "the_cpu_jtag_debug_module_sysclk" { Text "C:/work/standard/cpu_jtag_debug_module_wrapper.vhd" 233 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy " "Info: Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy\"" {  } { { "cpu_jtag_debug_module_wrapper.vhd" "cpu_jtag_debug_module_phy" { Text "C:/work/standard/cpu_jtag_debug_module_wrapper.vhd" 300 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy " "Info: Elaborated megafunction instantiation \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy\"" {  } { { "cpu_jtag_debug_module_wrapper.vhd" "" { Text "C:/work/standard/cpu_jtag_debug_module_wrapper.vhd" 300 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy " "Info: Instantiated megafunction \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Info: Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Info: Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Info: Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Info: Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Info: Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Info: Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Info: Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Info: Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Info: Parameter \"sld_version\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu_jtag_debug_module_wrapper.vhd" "" { Text "C:/work/standard/cpu_jtag_debug_module_wrapper.vhd" 300 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Info: Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "../../altera/90sp2/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "C:/altera/90sp2/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy " "Info: Elaborated megafunction instantiation \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy\"" {  } { { "../../altera/90sp2/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" "" { Text "C:/altera/90sp2/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "cpu_jtag_debug_module_wrapper.vhd" "" { Text "C:/work/standard/cpu_jtag_debug_module_wrapper.vhd" 300 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ext_ram_bus_avalon_slave_arbitrator ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave " "Info: Elaborating entity \"ext_ram_bus_avalon_slave_arbitrator\" for hierarchy \"ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave\"" {  } { { "NiosII_stratix_1s10_standard.vhd" "the_ext_ram_bus_avalon_slave" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 8966 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(340) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(340): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 340 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(344) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(344): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 344 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "high_res_timer_s1_arbitrator high_res_timer_s1_arbitrator:the_high_res_timer_s1 " "Info: Elaborating entity \"high_res_timer_s1_arbitrator\" for hierarchy \"high_res_timer_s1_arbitrator:the_high_res_timer_s1\"" {  } { { "NiosII_stratix_1s10_standard.vhd" "the_high_res_timer_s1" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 9038 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cpu_data_master_read_data_valid_high_res_timer_s1 NiosII_stratix_1s10_standard.vhd(2897) " "Warning (10541): VHDL Signal Declaration warning at NiosII_stratix_1s10_standard.vhd(2897): used implicit default value for signal \"cpu_data_master_read_data_valid_high_res_timer_s1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 2897 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(340) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(340): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 340 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(344) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(344): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 344 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "high_res_timer high_res_timer:the_high_res_timer " "Info: Elaborating entity \"high_res_timer\" for hierarchy \"high_res_timer:the_high_res_timer\"" {  } { { "NiosII_stratix_1s10_standard.vhd" "the_high_res_timer" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 9065 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(340) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(340): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 340 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(344) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(344): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 344 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart_avalon_jtag_slave_arbitrator jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave " "Info: Elaborating entity \"jtag_uart_avalon_jtag_slave_arbitrator\" for hierarchy \"jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave\"" {  } { { "NiosII_stratix_1s10_standard.vhd" "the_jtag_uart_avalon_jtag_slave" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 9079 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cpu_data_master_read_data_valid_jtag_uart_avalon_jtag_slave NiosII_stratix_1s10_standard.vhd(3139) " "Warning (10541): VHDL Signal Declaration warning at NiosII_stratix_1s10_standard.vhd(3139): used implicit default value for signal \"cpu_data_master_read_data_valid_jtag_uart_avalon_jtag_slave\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 3139 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(340) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(340): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 340 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(344) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(344): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 344 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart jtag_uart:the_jtag_uart " "Info: Elaborating entity \"jtag_uart\" for hierarchy \"jtag_uart:the_jtag_uart\"" {  } { { "NiosII_stratix_1s10_standard.vhd" "the_jtag_uart" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 9113 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(340) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(340): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 340 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(344) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(344): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 344 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart_scfifo_w jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w " "Info: Elaborating entity \"jtag_uart_scfifo_w\" for hierarchy \"jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\"" {  } { { "jtag_uart.vhd" "the_jtag_uart_scfifo_w" { Text "C:/work/standard/jtag_uart.vhd" 1198 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo " "Info: Elaborating entity \"scfifo\" for hierarchy \"jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "jtag_uart.vhd" "wfifo" { Text "C:/work/standard/jtag_uart.vhd" 385 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo " "Info: Elaborated megafunction instantiation \"jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "jtag_uart.vhd" "" { Text "C:/work/standard/jtag_uart.vhd" 385 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo " "Info: Instantiated megafunction \"jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Info: Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Info: Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Info: Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Info: Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Info: Parameter \"lpm_width\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Info: Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Info: Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Info: Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info: Parameter \"use_eab\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "jtag_uart.vhd" "" { Text "C:/work/standard/jtag_uart.vhd" 385 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_cg21.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/scfifo_cg21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_cg21 " "Info: Found entity 1: scfifo_cg21" {  } { { "db/scfifo_cg21.tdf" "" { Text "C:/work/standard/db/scfifo_cg21.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_cg21 jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_cg21:auto_generated " "Info: Elaborating entity \"scfifo_cg21\" for hierarchy \"jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_cg21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_jm21.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_jm21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_jm21 " "Info: Found entity 1: a_dpfifo_jm21" {  } { { "db/a_dpfifo_jm21.tdf" "" { Text "C:/work/standard/db/a_dpfifo_jm21.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_jm21 jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_cg21:auto_generated\|a_dpfifo_jm21:dpfifo " "Info: Elaborating entity \"a_dpfifo_jm21\" for hierarchy \"jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_cg21:auto_generated\|a_dpfifo_jm21:dpfifo\"" {  } { { "db/scfifo_cg21.tdf" "dpfifo" { Text "C:/work/standard/db/scfifo_cg21.tdf" 37 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Info: Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/work/standard/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_cg21:auto_generated\|a_dpfifo_jm21:dpfifo\|a_fefifo_7cf:fifo_state " "Info: Elaborating entity \"a_fefifo_7cf\" for hierarchy \"jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_cg21:auto_generated\|a_dpfifo_jm21:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_jm21.tdf" "fifo_state" { Text "C:/work/standard/db/a_dpfifo_jm21.tdf" 42 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_bd7.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_bd7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_bd7 " "Info: Found entity 1: cntr_bd7" {  } { { "db/cntr_bd7.tdf" "" { Text "C:/work/standard/db/cntr_bd7.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_bd7 jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_cg21:auto_generated\|a_dpfifo_jm21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_bd7:count_usedw " "Info: Elaborating entity \"cntr_bd7\" for hierarchy \"jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_cg21:auto_generated\|a_dpfifo_jm21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_bd7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/work/standard/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_ga21.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dpram_ga21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_ga21 " "Info: Found entity 1: dpram_ga21" {  } { { "db/dpram_ga21.tdf" "" { Text "C:/work/standard/db/dpram_ga21.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_ga21 jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_cg21:auto_generated\|a_dpfifo_jm21:dpfifo\|dpram_ga21:FIFOram " "Info: Elaborating entity \"dpram_ga21\" for hierarchy \"jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_cg21:auto_generated\|a_dpfifo_jm21:dpfifo\|dpram_ga21:FIFOram\"" {  } { { "db/a_dpfifo_jm21.tdf" "FIFOram" { Text "C:/work/standard/db/a_dpfifo_jm21.tdf" 43 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kml1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_kml1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kml1 " "Info: Found entity 1: altsyncram_kml1" {  } { { "db/altsyncram_kml1.tdf" "" { Text "C:/work/standard/db/altsyncram_kml1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kml1 jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_cg21:auto_generated\|a_dpfifo_jm21:dpfifo\|dpram_ga21:FIFOram\|altsyncram_kml1:altsyncram1 " "Info: Elaborating entity \"altsyncram_kml1\" for hierarchy \"jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_cg21:auto_generated\|a_dpfifo_jm21:dpfifo\|dpram_ga21:FIFOram\|altsyncram_kml1:altsyncram1\"" {  } { { "db/dpram_ga21.tdf" "altsyncram1" { Text "C:/work/standard/db/dpram_ga21.tdf" 36 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vcb.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_vcb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vcb " "Info: Found entity 1: cntr_vcb" {  } { { "db/cntr_vcb.tdf" "" { Text "C:/work/standard/db/cntr_vcb.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vcb jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_cg21:auto_generated\|a_dpfifo_jm21:dpfifo\|cntr_vcb:rd_ptr_count " "Info: Elaborating entity \"cntr_vcb\" for hierarchy \"jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_cg21:auto_generated\|a_dpfifo_jm21:dpfifo\|cntr_vcb:rd_ptr_count\"" {  } { { "db/a_dpfifo_jm21.tdf" "rd_ptr_count" { Text "C:/work/standard/db/a_dpfifo_jm21.tdf" 44 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart_scfifo_r jtag_uart:the_jtag_uart\|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r " "Info: Elaborating entity \"jtag_uart_scfifo_r\" for hierarchy \"jtag_uart:the_jtag_uart\|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r\"" {  } { { "jtag_uart.vhd" "the_jtag_uart_scfifo_r" { Text "C:/work/standard/jtag_uart.vhd" 1213 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic " "Info: Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\"" {  } { { "jtag_uart.vhd" "jtag_uart_alt_jtag_atlantic" { Text "C:/work/standard/jtag_uart.vhd" 1347 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic " "Info: Elaborated megafunction instantiation \"jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\"" {  } { { "jtag_uart.vhd" "" { Text "C:/work/standard/jtag_uart.vhd" 1347 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic " "Info: Instantiated megafunction \"jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Info: Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Info: Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Info: Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Info: Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "jtag_uart.vhd" "" { Text "C:/work/standard/jtag_uart.vhd" 1347 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_display_control_slave_arbitrator lcd_display_control_slave_arbitrator:the_lcd_display_control_slave " "Info: Elaborating entity \"lcd_display_control_slave_arbitrator\" for hierarchy \"lcd_display_control_slave_arbitrator:the_lcd_display_control_slave\"" {  } { { "NiosII_stratix_1s10_standard.vhd" "the_lcd_display_control_slave" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 9131 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cpu_data_master_read_data_valid_lcd_display_control_slave NiosII_stratix_1s10_standard.vhd(3392) " "Warning (10541): VHDL Signal Declaration warning at NiosII_stratix_1s10_standard.vhd(3392): used implicit default value for signal \"cpu_data_master_read_data_valid_lcd_display_control_slave\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 3392 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(340) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(340): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 340 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(344) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(344): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 344 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_display lcd_display:the_lcd_display " "Info: Elaborating entity \"lcd_display\" for hierarchy \"lcd_display:the_lcd_display\"" {  } { { "NiosII_stratix_1s10_standard.vhd" "the_lcd_display" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 9158 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_pio_s1_arbitrator led_pio_s1_arbitrator:the_led_pio_s1 " "Info: Elaborating entity \"led_pio_s1_arbitrator\" for hierarchy \"led_pio_s1_arbitrator:the_led_pio_s1\"" {  } { { "NiosII_stratix_1s10_standard.vhd" "the_led_pio_s1" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 9174 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cpu_data_master_read_data_valid_led_pio_s1 NiosII_stratix_1s10_standard.vhd(3652) " "Warning (10541): VHDL Signal Declaration warning at NiosII_stratix_1s10_standard.vhd(3652): used implicit default value for signal \"cpu_data_master_read_data_valid_led_pio_s1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 3652 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(340) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(340): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 340 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(344) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(344): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 344 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_pio led_pio:the_led_pio " "Info: Elaborating entity \"led_pio\" for hierarchy \"led_pio:the_led_pio\"" {  } { { "NiosII_stratix_1s10_standard.vhd" "the_led_pio" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 9200 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "onchip_ram_s1_arbitrator onchip_ram_s1_arbitrator:the_onchip_ram_s1 " "Info: Elaborating entity \"onchip_ram_s1_arbitrator\" for hierarchy \"onchip_ram_s1_arbitrator:the_onchip_ram_s1\"" {  } { { "NiosII_stratix_1s10_standard.vhd" "the_onchip_ram_s1" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 9214 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(340) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(340): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 340 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(344) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(344): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 344 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "onchip_ram onchip_ram:the_onchip_ram " "Info: Elaborating entity \"onchip_ram\" for hierarchy \"onchip_ram:the_onchip_ram\"" {  } { { "NiosII_stratix_1s10_standard.vhd" "the_onchip_ram" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 9250 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram onchip_ram:the_onchip_ram\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"onchip_ram:the_onchip_ram\|altsyncram:the_altsyncram\"" {  } { { "onchip_ram.vhd" "the_altsyncram" { Text "C:/work/standard/onchip_ram.vhd" 140 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "onchip_ram:the_onchip_ram\|altsyncram:the_altsyncram " "Info: Elaborated megafunction instantiation \"onchip_ram:the_onchip_ram\|altsyncram:the_altsyncram\"" {  } { { "onchip_ram.vhd" "" { Text "C:/work/standard/onchip_ram.vhd" 140 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "onchip_ram:the_onchip_ram\|altsyncram:the_altsyncram " "Info: Instantiated megafunction \"onchip_ram:the_onchip_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Info: Parameter \"byte_size\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Info: Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 16384 " "Info: Parameter \"maximum_depth\" = \"16384\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Info: Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Info: Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M-RAM " "Info: Parameter \"ram_block_type\" = \"M-RAM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Info: Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Info: Parameter \"widthad_a\" = \"14\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "onchip_ram.vhd" "" { Text "C:/work/standard/onchip_ram.vhd" 140 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s191.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_s191.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s191 " "Info: Found entity 1: altsyncram_s191" {  } { { "db/altsyncram_s191.tdf" "" { Text "C:/work/standard/db/altsyncram_s191.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s191 onchip_ram:the_onchip_ram\|altsyncram:the_altsyncram\|altsyncram_s191:auto_generated " "Info: Elaborating entity \"altsyncram_s191\" for hierarchy \"onchip_ram:the_onchip_ram\|altsyncram:the_altsyncram\|altsyncram_s191:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_s1_arbitrator pll_s1_arbitrator:the_pll_s1 " "Info: Elaborating entity \"pll_s1_arbitrator\" for hierarchy \"pll_s1_arbitrator:the_pll_s1\"" {  } { { "NiosII_stratix_1s10_standard.vhd" "the_pll_s1" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 9264 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "NiosII_stratix_1s10_standard_clock_0_out_read_data_valid_pll_s1 NiosII_stratix_1s10_standard.vhd(4311) " "Warning (10541): VHDL Signal Declaration warning at NiosII_stratix_1s10_standard.vhd(4311): used implicit default value for signal \"NiosII_stratix_1s10_standard_clock_0_out_read_data_valid_pll_s1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 4311 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:the_pll " "Info: Elaborating entity \"pll\" for hierarchy \"pll:the_pll\"" {  } { { "NiosII_stratix_1s10_standard.vhd" "the_pll" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 9296 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(340) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(340): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 340 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(344) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(344): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 344 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_input1 pll.vhd(172) " "Warning (10492): VHDL Process Statement warning at pll.vhd(172): signal \"reset_input1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pll.vhd" "" { Text "C:/work/standard/pll.vhd" 172 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpllpll pll:the_pll\|altpllpll:the_pll " "Info: Elaborating entity \"altpllpll\" for hierarchy \"pll:the_pll\|altpllpll:the_pll\"" {  } { { "pll.vhd" "the_pll" { Text "C:/work/standard/pll.vhd" 143 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\"" {  } { { "altpllpll.vhd" "altpll_component" { Text "C:/work/standard/altpllpll.vhd" 152 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\"" {  } { { "altpllpll.vhd" "" { Text "C:/work/standard/altpllpll.vhd" 152 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component " "Info: Instantiated megafunction \"pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Info: Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Info: Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info: Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Info: Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info: Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info: Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "extclk0_divide_by 1 " "Info: Parameter \"extclk0_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "extclk0_duty_cycle 50 " "Info: Parameter \"extclk0_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "extclk0_multiply_by 1 " "Info: Parameter \"extclk0_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "extclk0_phase_shift -3500 " "Info: Parameter \"extclk0_phase_shift\" = \"-3500\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Info: Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix " "Info: Parameter \"intended_device_family\" = \"Stratix\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info: Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info: Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Info: Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info: Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Info: Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info: Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info: Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info: Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info: Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Info: Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info: Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info: Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info: Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Info: Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info: Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Info: Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Info: Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Info: Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Info: Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info: Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info: Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Info: Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Info: Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info: Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info: Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info: Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info: Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info: Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info: Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Info: Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Info: Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Info: Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Info: Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info: Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info: Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info: Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info: Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info: Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info: Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info: Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_USED " "Info: Parameter \"port_extclk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info: Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info: Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info: Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "spread_frequency 0 " "Info: Parameter \"spread_frequency\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "altpllpll.vhd" "" { Text "C:/work/standard/altpllpll.vhd" 152 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reconfig_request_pio_s1_arbitrator reconfig_request_pio_s1_arbitrator:the_reconfig_request_pio_s1 " "Info: Elaborating entity \"reconfig_request_pio_s1_arbitrator\" for hierarchy \"reconfig_request_pio_s1_arbitrator:the_reconfig_request_pio_s1\"" {  } { { "NiosII_stratix_1s10_standard.vhd" "the_reconfig_request_pio_s1" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 9313 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cpu_data_master_read_data_valid_reconfig_request_pio_s1 NiosII_stratix_1s10_standard.vhd(4550) " "Warning (10541): VHDL Signal Declaration warning at NiosII_stratix_1s10_standard.vhd(4550): used implicit default value for signal \"cpu_data_master_read_data_valid_reconfig_request_pio_s1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 4550 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(340) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(340): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 340 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(344) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(344): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 344 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reconfig_request_pio reconfig_request_pio:the_reconfig_request_pio " "Info: Elaborating entity \"reconfig_request_pio\" for hierarchy \"reconfig_request_pio:the_reconfig_request_pio\"" {  } { { "NiosII_stratix_1s10_standard.vhd" "the_reconfig_request_pio" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 9338 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_s1_arbitrator sdram_s1_arbitrator:the_sdram_s1 " "Info: Elaborating entity \"sdram_s1_arbitrator\" for hierarchy \"sdram_s1_arbitrator:the_sdram_s1\"" {  } { { "NiosII_stratix_1s10_standard.vhd" "the_sdram_s1" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 9352 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(340) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(340): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 340 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(344) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(344): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 344 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rdv_fifo_for_cpu_data_master_to_sdram_s1_module sdram_s1_arbitrator:the_sdram_s1\|rdv_fifo_for_cpu_data_master_to_sdram_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_s1 " "Info: Elaborating entity \"rdv_fifo_for_cpu_data_master_to_sdram_s1_module\" for hierarchy \"sdram_s1_arbitrator:the_sdram_s1\|rdv_fifo_for_cpu_data_master_to_sdram_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_s1\"" {  } { { "NiosII_stratix_1s10_standard.vhd" "rdv_fifo_for_cpu_data_master_to_sdram_s1" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 5762 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(340) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(340): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 340 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(344) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(344): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 344 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rdv_fifo_for_cpu_instruction_master_to_sdram_s1_module sdram_s1_arbitrator:the_sdram_s1\|rdv_fifo_for_cpu_instruction_master_to_sdram_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_s1 " "Info: Elaborating entity \"rdv_fifo_for_cpu_instruction_master_to_sdram_s1_module\" for hierarchy \"sdram_s1_arbitrator:the_sdram_s1\|rdv_fifo_for_cpu_instruction_master_to_sdram_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_s1\"" {  } { { "NiosII_stratix_1s10_standard.vhd" "rdv_fifo_for_cpu_instruction_master_to_sdram_s1" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 5802 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(340) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(340): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 340 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(344) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(344): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 344 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram sdram:the_sdram " "Info: Elaborating entity \"sdram\" for hierarchy \"sdram:the_sdram\"" {  } { { "NiosII_stratix_1s10_standard.vhd" "the_sdram" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 9392 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(340) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(340): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 340 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(344) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(344): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 344 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_input_efifo_module sdram:the_sdram\|sdram_input_efifo_module:the_sdram_input_efifo_module " "Info: Elaborating entity \"sdram_input_efifo_module\" for hierarchy \"sdram:the_sdram\|sdram_input_efifo_module:the_sdram_input_efifo_module\"" {  } { { "sdram.vhd" "the_sdram_input_efifo_module" { Text "C:/work/standard/sdram.vhd" 289 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(340) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(340): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 340 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(344) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(344): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 344 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg_pio_s1_arbitrator seven_seg_pio_s1_arbitrator:the_seven_seg_pio_s1 " "Info: Elaborating entity \"seven_seg_pio_s1_arbitrator\" for hierarchy \"seven_seg_pio_s1_arbitrator:the_seven_seg_pio_s1\"" {  } { { "NiosII_stratix_1s10_standard.vhd" "the_seven_seg_pio_s1" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 9418 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cpu_data_master_read_data_valid_seven_seg_pio_s1 NiosII_stratix_1s10_standard.vhd(6025) " "Warning (10541): VHDL Signal Declaration warning at NiosII_stratix_1s10_standard.vhd(6025): used implicit default value for signal \"cpu_data_master_read_data_valid_seven_seg_pio_s1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 6025 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(340) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(340): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 340 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(344) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(344): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 344 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg_pio seven_seg_pio:the_seven_seg_pio " "Info: Elaborating entity \"seven_seg_pio\" for hierarchy \"seven_seg_pio:the_seven_seg_pio\"" {  } { { "NiosII_stratix_1s10_standard.vhd" "the_seven_seg_pio" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 9443 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_clk_timer_s1_arbitrator sys_clk_timer_s1_arbitrator:the_sys_clk_timer_s1 " "Info: Elaborating entity \"sys_clk_timer_s1_arbitrator\" for hierarchy \"sys_clk_timer_s1_arbitrator:the_sys_clk_timer_s1\"" {  } { { "NiosII_stratix_1s10_standard.vhd" "the_sys_clk_timer_s1" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 9457 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cpu_data_master_read_data_valid_sys_clk_timer_s1 NiosII_stratix_1s10_standard.vhd(6261) " "Warning (10541): VHDL Signal Declaration warning at NiosII_stratix_1s10_standard.vhd(6261): used implicit default value for signal \"cpu_data_master_read_data_valid_sys_clk_timer_s1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 6261 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(340) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(340): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 340 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(344) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(344): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 344 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_clk_timer sys_clk_timer:the_sys_clk_timer " "Info: Elaborating entity \"sys_clk_timer\" for hierarchy \"sys_clk_timer:the_sys_clk_timer\"" {  } { { "NiosII_stratix_1s10_standard.vhd" "the_sys_clk_timer" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 9484 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(340) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(340): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 340 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(344) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(344): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 344 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sysid_control_slave_arbitrator sysid_control_slave_arbitrator:the_sysid_control_slave " "Info: Elaborating entity \"sysid_control_slave_arbitrator\" for hierarchy \"sysid_control_slave_arbitrator:the_sysid_control_slave\"" {  } { { "NiosII_stratix_1s10_standard.vhd" "the_sysid_control_slave" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 9498 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cpu_data_master_read_data_valid_sysid_control_slave NiosII_stratix_1s10_standard.vhd(6497) " "Warning (10541): VHDL Signal Declaration warning at NiosII_stratix_1s10_standard.vhd(6497): used implicit default value for signal \"cpu_data_master_read_data_valid_sysid_control_slave\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 6497 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(340) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(340): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 340 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(344) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(344): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 344 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sysid sysid:the_sysid " "Info: Elaborating entity \"sysid\" for hierarchy \"sysid:the_sysid\"" {  } { { "NiosII_stratix_1s10_standard.vhd" "the_sysid" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 9517 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart1_s1_arbitrator uart1_s1_arbitrator:the_uart1_s1 " "Info: Elaborating entity \"uart1_s1_arbitrator\" for hierarchy \"uart1_s1_arbitrator:the_uart1_s1\"" {  } { { "NiosII_stratix_1s10_standard.vhd" "the_uart1_s1" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 9525 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cpu_data_master_read_data_valid_uart1_s1 NiosII_stratix_1s10_standard.vhd(6723) " "Warning (10541): VHDL Signal Declaration warning at NiosII_stratix_1s10_standard.vhd(6723): used implicit default value for signal \"cpu_data_master_read_data_valid_uart1_s1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 6723 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(340) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(340): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 340 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(344) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(344): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 344 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart1 uart1:the_uart1 " "Info: Elaborating entity \"uart1\" for hierarchy \"uart1:the_uart1\"" {  } { { "NiosII_stratix_1s10_standard.vhd" "the_uart1" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 9557 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart1_tx uart1:the_uart1\|uart1_tx:the_uart1_tx " "Info: Elaborating entity \"uart1_tx\" for hierarchy \"uart1:the_uart1\|uart1_tx:the_uart1_tx\"" {  } { { "uart1.vhd" "the_uart1_tx" { Text "C:/work/standard/uart1.vhd" 1584 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(340) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(340): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 340 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(344) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(344): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 344 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart1_rx uart1:the_uart1\|uart1_rx:the_uart1_rx " "Info: Elaborating entity \"uart1_rx\" for hierarchy \"uart1:the_uart1\|uart1_rx:the_uart1_rx\"" {  } { { "uart1.vhd" "the_uart1_rx" { Text "C:/work/standard/uart1.vhd" 1603 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(340) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(340): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 340 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(344) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(344): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 344 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart1_rx_stimulus_source uart1:the_uart1\|uart1_rx:the_uart1_rx\|uart1_rx_stimulus_source:the_uart1_rx_stimulus_source " "Info: Elaborating entity \"uart1_rx_stimulus_source\" for hierarchy \"uart1:the_uart1\|uart1_rx:the_uart1_rx\|uart1_rx_stimulus_source:the_uart1_rx_stimulus_source\"" {  } { { "uart1.vhd" "the_uart1_rx_stimulus_source" { Text "C:/work/standard/uart1.vhd" 997 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart1_regs uart1:the_uart1\|uart1_regs:the_uart1_regs " "Info: Elaborating entity \"uart1_regs\" for hierarchy \"uart1:the_uart1\|uart1_regs:the_uart1_regs\"" {  } { { "uart1.vhd" "the_uart1_regs" { Text "C:/work/standard/uart1.vhd" 1623 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_stratix_1s10_standard_reset_pll_c0_out_domain_synch_module NiosII_stratix_1s10_standard_reset_pll_c0_out_domain_synch_module:NiosII_stratix_1s10_standard_reset_pll_c0_out_domain_synch " "Info: Elaborating entity \"NiosII_stratix_1s10_standard_reset_pll_c0_out_domain_synch_module\" for hierarchy \"NiosII_stratix_1s10_standard_reset_pll_c0_out_domain_synch_module:NiosII_stratix_1s10_standard_reset_pll_c0_out_domain_synch\"" {  } { { "NiosII_stratix_1s10_standard.vhd" "NiosII_stratix_1s10_standard_reset_pll_c0_out_domain_synch" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 9577 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_stratix_1s10_standard_reset_clk_domain_synch_module NiosII_stratix_1s10_standard_reset_clk_domain_synch_module:NiosII_stratix_1s10_standard_reset_clk_domain_synch " "Info: Elaborating entity \"NiosII_stratix_1s10_standard_reset_clk_domain_synch_module\" for hierarchy \"NiosII_stratix_1s10_standard_reset_clk_domain_synch_module:NiosII_stratix_1s10_standard_reset_clk_domain_synch\"" {  } { { "NiosII_stratix_1s10_standard.vhd" "NiosII_stratix_1s10_standard_reset_clk_domain_synch" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 9590 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Warning: Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Warning: Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_puv1:auto_generated\|q_a\[0\] " "Warning (14320): Synthesized away node \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_puv1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_puv1.tdf" "" { Text "C:/work/standard/db/altsyncram_puv1.tdf" 43 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 2910 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 3090 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 3894 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 7762 0 0 } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 8933 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_puv1:auto_generated\|q_a\[1\] " "Warning (14320): Synthesized away node \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_puv1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_puv1.tdf" "" { Text "C:/work/standard/db/altsyncram_puv1.tdf" 74 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 2910 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 3090 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 3894 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 7762 0 0 } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 8933 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_puv1:auto_generated\|q_a\[2\] " "Warning (14320): Synthesized away node \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_puv1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_puv1.tdf" "" { Text "C:/work/standard/db/altsyncram_puv1.tdf" 105 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 2910 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 3090 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 3894 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 7762 0 0 } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 8933 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_puv1:auto_generated\|q_a\[3\] " "Warning (14320): Synthesized away node \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_puv1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_puv1.tdf" "" { Text "C:/work/standard/db/altsyncram_puv1.tdf" 136 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 2910 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 3090 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 3894 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 7762 0 0 } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 8933 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_puv1:auto_generated\|q_a\[4\] " "Warning (14320): Synthesized away node \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_puv1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_puv1.tdf" "" { Text "C:/work/standard/db/altsyncram_puv1.tdf" 167 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 2910 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 3090 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 3894 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 7762 0 0 } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 8933 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_puv1:auto_generated\|q_a\[5\] " "Warning (14320): Synthesized away node \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_puv1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_puv1.tdf" "" { Text "C:/work/standard/db/altsyncram_puv1.tdf" 198 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 2910 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 3090 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 3894 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 7762 0 0 } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 8933 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_puv1:auto_generated\|q_a\[6\] " "Warning (14320): Synthesized away node \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_puv1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_puv1.tdf" "" { Text "C:/work/standard/db/altsyncram_puv1.tdf" 229 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 2910 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 3090 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 3894 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 7762 0 0 } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 8933 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_puv1:auto_generated\|q_a\[7\] " "Warning (14320): Synthesized away node \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_puv1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_puv1.tdf" "" { Text "C:/work/standard/db/altsyncram_puv1.tdf" 260 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 2910 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 3090 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 3894 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 7762 0 0 } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 8933 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_puv1:auto_generated\|q_a\[8\] " "Warning (14320): Synthesized away node \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_puv1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_puv1.tdf" "" { Text "C:/work/standard/db/altsyncram_puv1.tdf" 291 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 2910 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 3090 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 3894 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 7762 0 0 } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 8933 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_puv1:auto_generated\|q_a\[9\] " "Warning (14320): Synthesized away node \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_puv1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_puv1.tdf" "" { Text "C:/work/standard/db/altsyncram_puv1.tdf" 322 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 2910 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 3090 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 3894 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 7762 0 0 } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 8933 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_puv1:auto_generated\|q_a\[10\] " "Warning (14320): Synthesized away node \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_puv1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_puv1.tdf" "" { Text "C:/work/standard/db/altsyncram_puv1.tdf" 353 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 2910 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 3090 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 3894 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 7762 0 0 } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 8933 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_puv1:auto_generated\|q_a\[11\] " "Warning (14320): Synthesized away node \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_puv1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_puv1.tdf" "" { Text "C:/work/standard/db/altsyncram_puv1.tdf" 384 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 2910 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 3090 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 3894 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 7762 0 0 } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 8933 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_puv1:auto_generated\|q_a\[12\] " "Warning (14320): Synthesized away node \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_puv1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_puv1.tdf" "" { Text "C:/work/standard/db/altsyncram_puv1.tdf" 415 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 2910 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 3090 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 3894 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 7762 0 0 } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 8933 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_puv1:auto_generated\|q_a\[13\] " "Warning (14320): Synthesized away node \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_puv1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_puv1.tdf" "" { Text "C:/work/standard/db/altsyncram_puv1.tdf" 446 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 2910 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 3090 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 3894 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 7762 0 0 } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 8933 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_puv1:auto_generated\|q_a\[14\] " "Warning (14320): Synthesized away node \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_puv1:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_puv1.tdf" "" { Text "C:/work/standard/db/altsyncram_puv1.tdf" 477 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 2910 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 3090 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 3894 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 7762 0 0 } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 8933 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_puv1:auto_generated\|q_a\[15\] " "Warning (14320): Synthesized away node \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_puv1:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_puv1.tdf" "" { Text "C:/work/standard/db/altsyncram_puv1.tdf" 508 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 2910 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 3090 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 3894 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 7762 0 0 } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 8933 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_puv1:auto_generated\|q_a\[16\] " "Warning (14320): Synthesized away node \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_puv1:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_puv1.tdf" "" { Text "C:/work/standard/db/altsyncram_puv1.tdf" 539 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 2910 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 3090 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 3894 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 7762 0 0 } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 8933 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_puv1:auto_generated\|q_a\[17\] " "Warning (14320): Synthesized away node \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_puv1:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_puv1.tdf" "" { Text "C:/work/standard/db/altsyncram_puv1.tdf" 570 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 2910 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 3090 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 3894 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 7762 0 0 } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 8933 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_puv1:auto_generated\|q_a\[18\] " "Warning (14320): Synthesized away node \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_puv1:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_puv1.tdf" "" { Text "C:/work/standard/db/altsyncram_puv1.tdf" 601 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 2910 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 3090 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 3894 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 7762 0 0 } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 8933 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_puv1:auto_generated\|q_a\[19\] " "Warning (14320): Synthesized away node \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_puv1:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_puv1.tdf" "" { Text "C:/work/standard/db/altsyncram_puv1.tdf" 632 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 2910 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 3090 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 3894 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 7762 0 0 } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 8933 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_puv1:auto_generated\|q_a\[20\] " "Warning (14320): Synthesized away node \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_puv1:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_puv1.tdf" "" { Text "C:/work/standard/db/altsyncram_puv1.tdf" 663 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 2910 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 3090 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 3894 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 7762 0 0 } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 8933 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_puv1:auto_generated\|q_a\[21\] " "Warning (14320): Synthesized away node \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_puv1:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_puv1.tdf" "" { Text "C:/work/standard/db/altsyncram_puv1.tdf" 694 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 2910 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 3090 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 3894 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 7762 0 0 } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 8933 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_puv1:auto_generated\|q_a\[22\] " "Warning (14320): Synthesized away node \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_puv1:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_puv1.tdf" "" { Text "C:/work/standard/db/altsyncram_puv1.tdf" 725 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 2910 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 3090 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 3894 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 7762 0 0 } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 8933 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_puv1:auto_generated\|q_a\[23\] " "Warning (14320): Synthesized away node \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_puv1:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_puv1.tdf" "" { Text "C:/work/standard/db/altsyncram_puv1.tdf" 756 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 2910 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 3090 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 3894 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 7762 0 0 } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 8933 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_puv1:auto_generated\|q_a\[24\] " "Warning (14320): Synthesized away node \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_puv1:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_puv1.tdf" "" { Text "C:/work/standard/db/altsyncram_puv1.tdf" 787 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 2910 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 3090 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 3894 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 7762 0 0 } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 8933 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_puv1:auto_generated\|q_a\[25\] " "Warning (14320): Synthesized away node \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_puv1:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_puv1.tdf" "" { Text "C:/work/standard/db/altsyncram_puv1.tdf" 818 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 2910 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 3090 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 3894 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 7762 0 0 } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 8933 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_puv1:auto_generated\|q_a\[26\] " "Warning (14320): Synthesized away node \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_puv1:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_puv1.tdf" "" { Text "C:/work/standard/db/altsyncram_puv1.tdf" 849 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 2910 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 3090 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 3894 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 7762 0 0 } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 8933 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_puv1:auto_generated\|q_a\[27\] " "Warning (14320): Synthesized away node \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_puv1:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_puv1.tdf" "" { Text "C:/work/standard/db/altsyncram_puv1.tdf" 880 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 2910 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 3090 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 3894 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 7762 0 0 } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 8933 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_puv1:auto_generated\|q_a\[28\] " "Warning (14320): Synthesized away node \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_puv1:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_puv1.tdf" "" { Text "C:/work/standard/db/altsyncram_puv1.tdf" 911 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 2910 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 3090 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 3894 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 7762 0 0 } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 8933 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_puv1:auto_generated\|q_a\[29\] " "Warning (14320): Synthesized away node \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_puv1:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_puv1.tdf" "" { Text "C:/work/standard/db/altsyncram_puv1.tdf" 942 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 2910 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 3090 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 3894 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 7762 0 0 } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 8933 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_puv1:auto_generated\|q_a\[30\] " "Warning (14320): Synthesized away node \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_puv1:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_puv1.tdf" "" { Text "C:/work/standard/db/altsyncram_puv1.tdf" 973 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 2910 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 3090 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 3894 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 7762 0 0 } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 8933 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_puv1:auto_generated\|q_a\[31\] " "Warning (14320): Synthesized away node \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_puv1:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_puv1.tdf" "" { Text "C:/work/standard/db/altsyncram_puv1.tdf" 1004 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 2910 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 3090 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 3894 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 7762 0 0 } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 8933 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_puv1:auto_generated\|q_a\[32\] " "Warning (14320): Synthesized away node \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_puv1:auto_generated\|q_a\[32\]\"" {  } { { "db/altsyncram_puv1.tdf" "" { Text "C:/work/standard/db/altsyncram_puv1.tdf" 1035 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 2910 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 3090 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 3894 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 7762 0 0 } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 8933 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_puv1:auto_generated\|q_a\[33\] " "Warning (14320): Synthesized away node \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_puv1:auto_generated\|q_a\[33\]\"" {  } { { "db/altsyncram_puv1.tdf" "" { Text "C:/work/standard/db/altsyncram_puv1.tdf" 1066 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 2910 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 3090 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 3894 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 7762 0 0 } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 8933 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_puv1:auto_generated\|q_a\[34\] " "Warning (14320): Synthesized away node \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_puv1:auto_generated\|q_a\[34\]\"" {  } { { "db/altsyncram_puv1.tdf" "" { Text "C:/work/standard/db/altsyncram_puv1.tdf" 1097 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 2910 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 3090 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 3894 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 7762 0 0 } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 8933 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_puv1:auto_generated\|q_a\[35\] " "Warning (14320): Synthesized away node \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_puv1:auto_generated\|q_a\[35\]\"" {  } { { "db/altsyncram_puv1.tdf" "" { Text "C:/work/standard/db/altsyncram_puv1.tdf" 1128 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 2910 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 3090 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 3894 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 7762 0 0 } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 8933 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following node(s):" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "Warning: 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "zs_cke_from_the_sdram VCC " "Warning (13410): Pin \"zs_cke_from_the_sdram\" is stuck at VCC" {  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 7116 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 2658 -1 0 } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 2524 -1 0 } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 1850 -1 0 } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 1851 -1 0 } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 1854 -1 0 } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 1855 -1 0 } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 1859 -1 0 } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 1860 -1 0 } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 1861 -1 0 } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 1862 -1 0 } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 2010 -1 0 } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 2011 -1 0 } } { "sdram.vhd" "" { Text "C:/work/standard/sdram.vhd" 247 -1 0 } } { "uart1.vhd" "" { Text "C:/work/standard/uart1.vhd" 232 -1 0 } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 1347 -1 0 } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 5158 -1 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 5261 -1 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 5540 -1 0 } } { "sdram.vhd" "" { Text "C:/work/standard/sdram.vhd" 237 -1 0 } } { "sdram.vhd" "" { Text "C:/work/standard/sdram.vhd" 252 -1 0 } } { "sdram.vhd" "" { Text "C:/work/standard/sdram.vhd" 238 -1 0 } } { "sdram.vhd" "" { Text "C:/work/standard/sdram.vhd" 251 -1 0 } } { "uart1.vhd" "" { Text "C:/work/standard/uart1.vhd" 244 -1 0 } } { "../../altera/90sp2/quartus/libraries/megafunctions/alt_jtag_atlantic.v" "" { Text "C:/altera/90sp2/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 284 -1 0 } } { "jtag_uart.vhd" "" { Text "C:/work/standard/jtag_uart.vhd" 1183 -1 0 } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 1931 -1 0 } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 813 -1 0 } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 4784 -1 0 } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 5640 -1 0 } } { "jtag_uart.vhd" "" { Text "C:/work/standard/jtag_uart.vhd" 1261 -1 0 } } { "NiosII_stratix_1s10_standard_clock_0.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard_clock_0.vhd" 96 -1 0 } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 1914 -1 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 5282 -1 0 } } { "sdram.vhd" "" { Text "C:/work/standard/sdram.vhd" 259 -1 0 } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 831 -1 0 } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 3965 -1 0 } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 5660 -1 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 5590 -1 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 980 -1 0 } } { "../../altera/90sp2/quartus/libraries/megafunctions/alt_jtag_atlantic.v" "" { Text "C:/altera/90sp2/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 223 -1 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 5567 -1 0 } } { "uart1.vhd" "" { Text "C:/work/standard/uart1.vhd" 231 -1 0 } } { "uart1.vhd" "" { Text "C:/work/standard/uart1.vhd" 272 -1 0 } } { "sys_clk_timer.vhd" "" { Text "C:/work/standard/sys_clk_timer.vhd" 173 -1 0 } } { "high_res_timer.vhd" "" { Text "C:/work/standard/high_res_timer.vhd" 173 -1 0 } } { "sys_clk_timer.vhd" "" { Text "C:/work/standard/sys_clk_timer.vhd" 185 -1 0 } } { "NiosII_stratix_1s10_standard_clock_0.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard_clock_0.vhd" 240 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "53 53 " "Info: 53 registers lost all their fanouts during netlist optimizations. The first 53 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[0\] " "Info: Register \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[1\] " "Info: Register \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[2\] " "Info: Register \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[3\] " "Info: Register \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[4\] " "Info: Register \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[5\] " "Info: Register \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[6\] " "Info: Register \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[7\] " "Info: Register \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[8\] " "Info: Register \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[9\] " "Info: Register \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[10\] " "Info: Register \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[11\] " "Info: Register \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[12\] " "Info: Register \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[13\] " "Info: Register \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[14\] " "Info: Register \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[15\] " "Info: Register \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[16\] " "Info: Register \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[17\] " "Info: Register \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[18\] " "Info: Register \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[19\] " "Info: Register \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[20\] " "Info: Register \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[21\] " "Info: Register \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[22\] " "Info: Register \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[23\] " "Info: Register \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[24\] " "Info: Register \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[25\] " "Info: Register \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[26\] " "Info: Register \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[27\] " "Info: Register \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[28\] " "Info: Register \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[29\] " "Info: Register \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[30\] " "Info: Register \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[31\] " "Info: Register \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[32\] " "Info: Register \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[32\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[33\] " "Info: Register \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[33\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[34\] " "Info: Register \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[34\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[35\] " "Info: Register \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[35\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[16\] " "Info: Register \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[15\] " "Info: Register \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[14\] " "Info: Register \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[13\] " "Info: Register \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[12\] " "Info: Register \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[11\] " "Info: Register \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[10\] " "Info: Register \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[9\] " "Info: Register \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[8\] " "Info: Register \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[7\] " "Info: Register \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[6\] " "Info: Register \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[5\] " "Info: Register \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[4\] " "Info: Register \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[3\] " "Info: Register \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[2\] " "Info: Register \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[1\] " "Info: Register \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[0\] " "Info: Register \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "../../altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_YGR_PLL_BAD_FANOUT_CLK3" "clk0 pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|pll " "Warning: Output port clk0 of PLL \"pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|pll\" feeds an output pin via global clocks -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } } { "altpllpll.vhd" "" { Text "C:/work/standard/altpllpll.vhd" 152 0 0 } } { "pll.vhd" "" { Text "C:/work/standard/pll.vhd" 143 0 0 } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 9296 0 0 } }  } 0 0 "Output port %1!s! of PLL \"%2!s!\" feeds an output pin via global clocks -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_NUMBER_VIRTUAL_IO" "2 " "Info: Design contains 2 virtual pins; timing numbers associated with paths containing virtual pins are estimates" { { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pll_c0_out " "Info: Pin \"pll_c0_out\" is virtual output pin" {  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 7077 -1 0 } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "reset_to_the_lan91c111 " "Info: Pin \"reset_to_the_lan91c111\" is virtual output pin" {  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 7094 -1 0 } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! virtual pins; timing numbers associated with paths containing virtual pins are estimates" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_IGNORE_WARNINGS" "2 " "Warning: Ignored 2 Virtual Pin logic option assignments" { { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "pll_c0_domain_reset " "Warning: Ignored Virtual Pin assignment to \"pll_c0_domain_reset\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "pll_c0_domain " "Warning: Ignored Virtual Pin assignment to \"pll_c0_domain\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1}  } {  } 0 0 "Ignored %1!d! Virtual Pin logic option assignments" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4862 " "Info: Implemented 4862 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Info: Implemented 12 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "92 " "Info: Implemented 92 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "73 " "Info: Implemented 73 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "4533 " "Info: Implemented 4533 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "142 " "Info: Implemented 142 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Info: Implemented 1 ClockLock PLLs" {  } {  } 0 0 "Implemented %1!d! ClockLock PLLs" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_DSP_ELEM" "8 " "Info: Implemented 8 DSP elements" {  } {  } 0 0 "Implemented %1!d! DSP elements" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 120 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 120 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "251 " "Info: Peak virtual memory: 251 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 18 15:00:17 2009 " "Info: Processing ended: Sun Oct 18 15:00:17 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:01:33 " "Info: Elapsed time: 00:01:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:30 " "Info: Total CPU time (on all processors): 00:01:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
