<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="Full_Design_processing_system7_0_0_synth_1" LaunchDir="E:/Git_Hub/FPGA/Verilog/Write_Read_Data_SoC_Application/Bram_Read_Write/Bram_Read_Write.runs/Full_Design_processing_system7_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Full_Design_c_counter_binary_0_0_synth_1" LaunchDir="E:/Git_Hub/FPGA/Verilog/Write_Read_Data_SoC_Application/Bram_Read_Write/Bram_Read_Write.runs/Full_Design_c_counter_binary_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Full_Design_axi_bram_ctrl_0_0_synth_1" LaunchDir="E:/Git_Hub/FPGA/Verilog/Write_Read_Data_SoC_Application/Bram_Read_Write/Bram_Read_Write.runs/Full_Design_axi_bram_ctrl_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Full_Design_blk_mem_gen_0_0_synth_1" LaunchDir="E:/Git_Hub/FPGA/Verilog/Write_Read_Data_SoC_Application/Bram_Read_Write/Bram_Read_Write.runs/Full_Design_blk_mem_gen_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Full_Design_ila_0_0_synth_1" LaunchDir="E:/Git_Hub/FPGA/Verilog/Write_Read_Data_SoC_Application/Bram_Read_Write/Bram_Read_Write.runs/Full_Design_ila_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Full_Design_axi_smc_0_synth_1" LaunchDir="E:/Git_Hub/FPGA/Verilog/Write_Read_Data_SoC_Application/Bram_Read_Write/Bram_Read_Write.runs/Full_Design_axi_smc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Full_Design_Write_Data_0_0_synth_1" LaunchDir="E:/Git_Hub/FPGA/Verilog/Write_Read_Data_SoC_Application/Bram_Read_Write/Bram_Read_Write.runs/Full_Design_Write_Data_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Full_Design_rst_ps7_0_100M_0_synth_1" LaunchDir="E:/Git_Hub/FPGA/Verilog/Write_Read_Data_SoC_Application/Bram_Read_Write/Bram_Read_Write.runs/Full_Design_rst_ps7_0_100M_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="E:/Git_Hub/FPGA/Verilog/Write_Read_Data_SoC_Application/Bram_Read_Write/Bram_Read_Write.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="Full_Design_processing_system7_0_0_synth_1"/>
		<Parent Id="Full_Design_c_counter_binary_0_0_synth_1"/>
		<Parent Id="Full_Design_axi_bram_ctrl_0_0_synth_1"/>
		<Parent Id="Full_Design_blk_mem_gen_0_0_synth_1"/>
		<Parent Id="Full_Design_ila_0_0_synth_1"/>
		<Parent Id="Full_Design_axi_smc_0_synth_1"/>
		<Parent Id="Full_Design_Write_Data_0_0_synth_1"/>
		<Parent Id="Full_Design_rst_ps7_0_100M_0_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="E:/Git_Hub/FPGA/Verilog/Write_Read_Data_SoC_Application/Bram_Read_Write/Bram_Read_Write.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="synth_1"/>
		<Parent Id="Full_Design_processing_system7_0_0_synth_1"/>
		<Parent Id="Full_Design_c_counter_binary_0_0_synth_1"/>
		<Parent Id="Full_Design_axi_bram_ctrl_0_0_synth_1"/>
		<Parent Id="Full_Design_blk_mem_gen_0_0_synth_1"/>
		<Parent Id="Full_Design_ila_0_0_synth_1"/>
		<Parent Id="Full_Design_axi_smc_0_synth_1"/>
		<Parent Id="Full_Design_Write_Data_0_0_synth_1"/>
		<Parent Id="Full_Design_rst_ps7_0_100M_0_synth_1"/>
	</Run>
</Runs>

