Fitter Status : Successful - Sat Jan 08 22:06:15 2022
Quartus Prime Version : 16.0.0 Build 211 04/27/2016 SJ Lite Edition
Revision Name : PIPO_blockcipher_verilog
Top-level Entity Name : PIPO_blockcipher_verilog
Family : Cyclone V
Device : 5CEFA7F31C7
Timing Models : Final
Logic utilization (in ALMs) : 1,498 / 56,480 ( 3 % )
Total registers : 1000
Total pins : 322 / 480 ( 67 % )
Total virtual pins : 0
Total block memory bits : 0 / 7,024,640 ( 0 % )
Total RAM Blocks : 0 / 686 ( 0 % )
Total DSP Blocks : 0 / 156 ( 0 % )
Total HSSI RX PCSs : 0
Total HSSI PMA RX Deserializers : 0
Total HSSI TX PCSs : 0
Total HSSI PMA TX Serializers : 0
Total PLLs : 0 / 7 ( 0 % )
Total DLLs : 0 / 4 ( 0 % )
