{"vcs1":{"timestamp_begin":1681354298.136561500, "rt":0.73, "ut":0.16, "st":0.14}}
{"vcselab":{"timestamp_begin":1681354298.903395370, "rt":0.94, "ut":0.20, "st":0.12}}
{"link":{"timestamp_begin":1681354299.864457521, "rt":0.68, "ut":0.06, "st":0.33}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681354297.839348831}
{"VCS_COMP_START_TIME": 1681354297.839348831}
{"VCS_COMP_END_TIME": 1681354301.122579184}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338288}}
{"stitch_vcselab": {"peak_mem": 222604}}
