//
// Generated by LLVM NVPTX Back-End
//

.version 8.4
.target sm_90a
.address_size 64

	// .globl	triton_poi_fused_copy_0 // -- Begin function triton_poi_fused_copy_0
.extern .shared .align 16 .b8 global_smem[];
                                        // @triton_poi_fused_copy_0
.visible .entry triton_poi_fused_copy_0(
	.param .u64 .ptr .global .align 1 triton_poi_fused_copy_0_param_0,
	.param .u64 .ptr .global .align 1 triton_poi_fused_copy_0_param_1,
	.param .u32 triton_poi_fused_copy_0_param_2,
	.param .u32 triton_poi_fused_copy_0_param_3
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<20>;
	.reg .b32 	%r<62>;
	.reg .f32 	%f<6>;
	.reg .b64 	%rd<12>;
	.loc	1 19 0                          // cz42irpnm5aw7r3lk3lbtqaqsmarpa5vdjijducdb3hmcj7dpscg.py:19:0
$L__func_begin0:
	.loc	1 19 0                          // cz42irpnm5aw7r3lk3lbtqaqsmarpa5vdjijducdb3hmcj7dpscg.py:19:0

// %bb.0:
	ld.param.u64 	%rd6, [triton_poi_fused_copy_0_param_0];
	ld.param.u64 	%rd7, [triton_poi_fused_copy_0_param_1];
$L__tmp0:
	.loc	1 22 28                         // cz42irpnm5aw7r3lk3lbtqaqsmarpa5vdjijducdb3hmcj7dpscg.py:22:28
	// begin inline asm
	mov.u32 %r1, %ctaid.y;
	// end inline asm
	.loc	1 22 33                         // cz42irpnm5aw7r3lk3lbtqaqsmarpa5vdjijducdb3hmcj7dpscg.py:22:33
	shl.b32 	%r14, %r1, 5;
	.loc	1 23 44                         // cz42irpnm5aw7r3lk3lbtqaqsmarpa5vdjijducdb3hmcj7dpscg.py:23:44
	mov.u32 	%r15, %tid.x;
	bfe.u32 	%r16, %r15, 2, 5;
	and.b32  	%r17, %r15, 3;
	and.b32  	%r18, %r15, 31;
	.loc	1 23 23                         // cz42irpnm5aw7r3lk3lbtqaqsmarpa5vdjijducdb3hmcj7dpscg.py:23:23
	or.b32  	%r19, %r14, %r16;
	or.b32  	%r20, %r14, %r18;
	.loc	1 24 21                         // cz42irpnm5aw7r3lk3lbtqaqsmarpa5vdjijducdb3hmcj7dpscg.py:24:21
	setp.lt.s32 	%p11, %r19, 24;
	setp.lt.s32 	%p12, %r20, 24;
	.loc	1 25 28                         // cz42irpnm5aw7r3lk3lbtqaqsmarpa5vdjijducdb3hmcj7dpscg.py:25:28
	// begin inline asm
	mov.u32 %r2, %ctaid.x;
	// end inline asm
	.loc	1 25 33                         // cz42irpnm5aw7r3lk3lbtqaqsmarpa5vdjijducdb3hmcj7dpscg.py:25:33
	shl.b32 	%r21, %r2, 2;
	.loc	1 26 44                         // cz42irpnm5aw7r3lk3lbtqaqsmarpa5vdjijducdb3hmcj7dpscg.py:26:44
	bfe.u32 	%r22, %r15, 5, 2;
	.loc	1 26 23                         // cz42irpnm5aw7r3lk3lbtqaqsmarpa5vdjijducdb3hmcj7dpscg.py:26:23
	or.b32  	%r23, %r21, %r17;
	or.b32  	%r24, %r21, %r22;
	.loc	1 27 21                         // cz42irpnm5aw7r3lk3lbtqaqsmarpa5vdjijducdb3hmcj7dpscg.py:27:21
	setp.lt.s32 	%p13, %r23, 4;
	setp.lt.s32 	%p14, %r24, 4;
	.loc	1 30 19                         // cz42irpnm5aw7r3lk3lbtqaqsmarpa5vdjijducdb3hmcj7dpscg.py:30:19
	mul.hi.s32 	%r26, %r19, 715827883;
	shr.u32 	%r27, %r26, 31;
	add.s32 	%r28, %r26, %r27;
	.loc	1 28 19                         // cz42irpnm5aw7r3lk3lbtqaqsmarpa5vdjijducdb3hmcj7dpscg.py:28:19
	mul.lo.s32 	%r29, %r28, 6;
	sub.s32 	%r30, %r19, %r29;
	.loc	1 30 19                         // cz42irpnm5aw7r3lk3lbtqaqsmarpa5vdjijducdb3hmcj7dpscg.py:30:19
	mul.hi.s32 	%r32, %r20, 715827883;
	shr.u32 	%r33, %r32, 31;
	add.s32 	%r34, %r32, %r33;
	.loc	1 28 19                         // cz42irpnm5aw7r3lk3lbtqaqsmarpa5vdjijducdb3hmcj7dpscg.py:28:19
	mul.lo.s32 	%r35, %r34, 6;
	sub.s32 	%r36, %r20, %r35;
	.loc	1 33 19                         // cz42irpnm5aw7r3lk3lbtqaqsmarpa5vdjijducdb3hmcj7dpscg.py:33:19
	setp.gt.s32 	%p15, %r30, 4;
	.loc	1 43 19                         // cz42irpnm5aw7r3lk3lbtqaqsmarpa5vdjijducdb3hmcj7dpscg.py:43:19
	add.s32 	%r37, %r30, -1;
	setp.lt.u32 	%p16, %r37, 4;
	.loc	1 45 45                         // cz42irpnm5aw7r3lk3lbtqaqsmarpa5vdjijducdb3hmcj7dpscg.py:45:45
	shl.b32 	%r38, %r30, 2;
	.loc	1 45 53                         // cz42irpnm5aw7r3lk3lbtqaqsmarpa5vdjijducdb3hmcj7dpscg.py:45:53
	shl.b32 	%r39, %r28, 4;
	.loc	1 45 38                         // cz42irpnm5aw7r3lk3lbtqaqsmarpa5vdjijducdb3hmcj7dpscg.py:45:38
	add.s32 	%r40, %r38, %r23;
	.loc	1 45 43                         // cz42irpnm5aw7r3lk3lbtqaqsmarpa5vdjijducdb3hmcj7dpscg.py:45:43
	add.s32 	%r41, %r40, %r39;
	.loc	1 45 50                         // cz42irpnm5aw7r3lk3lbtqaqsmarpa5vdjijducdb3hmcj7dpscg.py:45:50
	add.s32 	%r42, %r41, -4;
	.loc	1 45 31                         // cz42irpnm5aw7r3lk3lbtqaqsmarpa5vdjijducdb3hmcj7dpscg.py:45:31
	mul.wide.s32 	%rd8, %r42, 4;
	add.s64 	%rd1, %rd6, %rd8;
	mov.b32 	%r4, 0;
	mov.pred 	%p1, 0;
	.loc	1 45 58                         // cz42irpnm5aw7r3lk3lbtqaqsmarpa5vdjijducdb3hmcj7dpscg.py:45:58
	// begin inline asm
	mov.u32 %r3, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r3 }, [ %rd1 + 0 ];
	@!%p1 mov.u32 %r3, %r4;
	// end inline asm
	.loc	1 55 51                         // cz42irpnm5aw7r3lk3lbtqaqsmarpa5vdjijducdb3hmcj7dpscg.py:55:51
	add.s32 	%r43, %r41, -20;
	.loc	1 55 31                         // cz42irpnm5aw7r3lk3lbtqaqsmarpa5vdjijducdb3hmcj7dpscg.py:55:31
	mul.wide.s32 	%rd9, %r43, 4;
	add.s64 	%rd2, %rd6, %rd9;
	.loc	1 78 66                         // cz42irpnm5aw7r3lk3lbtqaqsmarpa5vdjijducdb3hmcj7dpscg.py:78:66
	and.pred  	%p17, %p13, %p11;
	.loc	1 55 75                         // cz42irpnm5aw7r3lk3lbtqaqsmarpa5vdjijducdb3hmcj7dpscg.py:55:75
	and.pred  	%p4, %p17, %p15;
	.loc	1 55 59                         // cz42irpnm5aw7r3lk3lbtqaqsmarpa5vdjijducdb3hmcj7dpscg.py:55:59
	// begin inline asm
	mov.u32 %r5, 0x0;
	@%p4 ld.global.L1::evict_last.b32 { %r5 }, [ %rd2 + 0 ];
	@!%p4 mov.u32 %r5, %r4;
	// end inline asm
	.loc	1 62 19                         // cz42irpnm5aw7r3lk3lbtqaqsmarpa5vdjijducdb3hmcj7dpscg.py:62:19
	setp.lt.s32 	%p18, %r30, 1;
	.loc	1 68 20                         // cz42irpnm5aw7r3lk3lbtqaqsmarpa5vdjijducdb3hmcj7dpscg.py:68:20
	add.s32 	%r44, %r30, 3;
	setp.lt.u32 	%p19, %r44, 4;
	.loc	1 70 48                         // cz42irpnm5aw7r3lk3lbtqaqsmarpa5vdjijducdb3hmcj7dpscg.py:70:48
	add.s32 	%r45, %r41, 12;
	.loc	1 70 31                         // cz42irpnm5aw7r3lk3lbtqaqsmarpa5vdjijducdb3hmcj7dpscg.py:70:31
	mul.wide.s32 	%rd10, %r45, 4;
	add.s64 	%rd3, %rd6, %rd10;
	.loc	1 70 72                         // cz42irpnm5aw7r3lk3lbtqaqsmarpa5vdjijducdb3hmcj7dpscg.py:70:72
	and.pred  	%p6, %p17, %p19;
	.loc	1 70 56                         // cz42irpnm5aw7r3lk3lbtqaqsmarpa5vdjijducdb3hmcj7dpscg.py:70:56
	// begin inline asm
	mov.u32 %r7, 0x0;
	@%p6 ld.global.L1::evict_last.b32 { %r7 }, [ %rd3 + 0 ];
	@!%p6 mov.u32 %r7, %r4;
	// end inline asm
	mov.b32 	%f1, %r7;
	.loc	1 72 35                         // cz42irpnm5aw7r3lk3lbtqaqsmarpa5vdjijducdb3hmcj7dpscg.py:72:35
	selp.f32 	%f2, %f1, 0f7FC00000, %p19;
	.loc	1 78 74                         // cz42irpnm5aw7r3lk3lbtqaqsmarpa5vdjijducdb3hmcj7dpscg.py:78:74
	and.pred  	%p8, %p17, %p16;
	.loc	1 78 58                         // cz42irpnm5aw7r3lk3lbtqaqsmarpa5vdjijducdb3hmcj7dpscg.py:78:58
	// begin inline asm
	mov.u32 %r9, 0x0;
	@%p8 ld.global.L1::evict_last.b32 { %r9 }, [ %rd1 + 0 ];
	@!%p8 mov.u32 %r9, %r4;
	// end inline asm
	mov.b32 	%f3, %r9;
	.loc	1 80 35                         // cz42irpnm5aw7r3lk3lbtqaqsmarpa5vdjijducdb3hmcj7dpscg.py:80:35
	selp.f32 	%f4, %f3, 0f7FC00000, %p16;
	.loc	1 0 0                           // cz42irpnm5aw7r3lk3lbtqaqsmarpa5vdjijducdb3hmcj7dpscg.py:0:0
	selp.f32 	%f5, %f2, %f4, %p18;
	.loc	1 83 30                         // cz42irpnm5aw7r3lk3lbtqaqsmarpa5vdjijducdb3hmcj7dpscg.py:83:30
	mad.lo.s32 	%r46, %r24, 6, %r36;
	.loc	1 83 37                         // cz42irpnm5aw7r3lk3lbtqaqsmarpa5vdjijducdb3hmcj7dpscg.py:83:37
	mad.lo.s32 	%r47, %r34, 24, %r46;
	.loc	1 83 25                         // cz42irpnm5aw7r3lk3lbtqaqsmarpa5vdjijducdb3hmcj7dpscg.py:83:25
	mul.wide.s32 	%rd11, %r47, 4;
	add.s64 	%rd5, %rd7, %rd11;
	.loc	1 83 60                         // cz42irpnm5aw7r3lk3lbtqaqsmarpa5vdjijducdb3hmcj7dpscg.py:83:60
	and.pred  	%p10, %p12, %p14;
	.loc	1 83 52                         // cz42irpnm5aw7r3lk3lbtqaqsmarpa5vdjijducdb3hmcj7dpscg.py:83:52
	shl.b32 	%r48, %r15, 5;
	and.b32  	%r49, %r48, 96;
	or.b32  	%r50, %r49, %r16;
	and.b32  	%r51, %r15, 127;
	shr.u32 	%r52, %r49, 3;
	mov.u32 	%r53, global_smem;
	add.s32 	%r54, %r53, %r52;
	shl.b32 	%r55, %r50, 2;
	add.s32 	%r11, %r54, %r55;
	mov.b32 	%r56, %f5;
	.loc	1 0 0                           // cz42irpnm5aw7r3lk3lbtqaqsmarpa5vdjijducdb3hmcj7dpscg.py:0:0
	selp.b32 	%r12, %r5, %r56, %p15;
	mov.pred 	%p9, -1;
	.loc	1 83 52                         // cz42irpnm5aw7r3lk3lbtqaqsmarpa5vdjijducdb3hmcj7dpscg.py:83:52
	// begin inline asm
	@%p9 st.shared.b32 [ %r11 + 0 ], %r12;
	// end inline asm
	bar.sync 	0;
	shr.u32 	%r57, %r15, 3;
	and.b32  	%r58, %r57, 12;
	add.s32 	%r59, %r53, %r58;
	shl.b32 	%r60, %r51, 2;
	add.s32 	%r61, %r59, %r60;
	ld.shared.u32 	%r13, [%r61];
	// begin inline asm
	@%p10 st.global.b32 [ %rd5 + 0 ], { %r13 };
	// end inline asm
	.loc	1 83 4                          // cz42irpnm5aw7r3lk3lbtqaqsmarpa5vdjijducdb3hmcj7dpscg.py:83:4
	ret;
$L__tmp1:
$L__func_end0:
                                        // -- End function
}
	.file	1 "inductor_cache/z4/cz42irpnm5aw7r3lk3lbtqaqsmarpa5vdjijducdb3hmcj7dpscg.py"
	.section	.debug_abbrev
	{
.b8 1                                   // Abbreviation Code
.b8 17                                  // DW_TAG_compile_unit
.b8 0                                   // DW_CHILDREN_no
.b8 37                                  // DW_AT_producer
.b8 8                                   // DW_FORM_string
.b8 19                                  // DW_AT_language
.b8 5                                   // DW_FORM_data2
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 16                                  // DW_AT_stmt_list
.b8 6                                   // DW_FORM_data4
.b8 27                                  // DW_AT_comp_dir
.b8 8                                   // DW_FORM_string
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 0                                   // EOM(3)
	}
	.section	.debug_info
	{
.b32 95                                 // Length of Unit
.b8 2                                   // DWARF version number
.b8 0
.b32 .debug_abbrev                      // Offset Into Abbrev. Section
.b8 8                                   // Address Size (in bytes)
.b8 1                                   // Abbrev [1] 0xb:0x58 DW_TAG_compile_unit
.b8 116                                 // DW_AT_producer
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2                                   // DW_AT_language
.b8 0
.b8 99                                  // DW_AT_name
.b8 122
.b8 52
.b8 50
.b8 105
.b8 114
.b8 112
.b8 110
.b8 109
.b8 53
.b8 97
.b8 119
.b8 55
.b8 114
.b8 51
.b8 108
.b8 107
.b8 51
.b8 108
.b8 98
.b8 116
.b8 113
.b8 97
.b8 113
.b8 115
.b8 109
.b8 97
.b8 114
.b8 112
.b8 97
.b8 53
.b8 118
.b8 100
.b8 106
.b8 105
.b8 106
.b8 100
.b8 117
.b8 99
.b8 100
.b8 98
.b8 51
.b8 104
.b8 109
.b8 99
.b8 106
.b8 55
.b8 100
.b8 112
.b8 115
.b8 99
.b8 103
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line                        // DW_AT_stmt_list
.b8 105                                 // DW_AT_comp_dir
.b8 110
.b8 100
.b8 117
.b8 99
.b8 116
.b8 111
.b8 114
.b8 95
.b8 99
.b8 97
.b8 99
.b8 104
.b8 101
.b8 47
.b8 122
.b8 52
.b8 0
	}
	.section	.debug_macinfo	{	}
