--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml ALU.twx ALU.ncd -o ALU.twr ALU.pcf -ucf ALU.ucf

Design file:              ALU.ncd
Physical constraint file: ALU.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
---------------+------------+------------+------------------+--------+
               |Max Setup to|Max Hold to |                  | Clock  |
Source         | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
---------------+------------+------------+------------------+--------+
change_state<0>|    3.541(R)|   -0.230(R)|clk_BUFGP         |   0.000|
change_state<1>|    2.149(R)|    0.640(R)|clk_BUFGP         |   0.000|
change_state<2>|    2.369(R)|   -0.137(R)|clk_BUFGP         |   0.000|
change_state<3>|    2.344(R)|   -0.064(R)|clk_BUFGP         |   0.000|
col_line<0>    |    5.764(R)|   -1.198(R)|clk_BUFGP         |   0.000|
col_line<1>    |    5.773(R)|   -1.227(R)|clk_BUFGP         |   0.000|
col_line<2>    |    4.815(R)|   -0.456(R)|clk_BUFGP         |   0.000|
col_line<3>    |    5.621(R)|   -0.901(R)|clk_BUFGP         |   0.000|
nreset         |    4.468(R)|    0.353(R)|clk_BUFGP         |   0.000|
---------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
borrow      |    8.552(R)|clk_BUFGP         |   0.000|
lcd_db<4>   |   19.157(R)|clk_BUFGP         |   0.000|
lcd_db<5>   |   12.655(R)|clk_BUFGP         |   0.000|
lcd_db<6>   |   12.241(R)|clk_BUFGP         |   0.000|
lcd_db<7>   |   11.699(R)|clk_BUFGP         |   0.000|
lcd_e       |    9.587(R)|clk_BUFGP         |   0.000|
lcd_rs      |   13.967(R)|clk_BUFGP         |   0.000|
liczba<0>   |    7.554(R)|clk_BUFGP         |   0.000|
liczba<1>   |    7.263(R)|clk_BUFGP         |   0.000|
liczba<2>   |    8.865(R)|clk_BUFGP         |   0.000|
liczba<3>   |    8.121(R)|clk_BUFGP         |   0.000|
row_line<0> |   11.248(R)|clk_BUFGP         |   0.000|
row_line<1> |   11.277(R)|clk_BUFGP         |   0.000|
row_line<2> |   11.265(R)|clk_BUFGP         |   0.000|
row_line<3> |   10.990(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.972|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Fri May 31 12:21:44 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 165 MB



