Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> 
Reading design: program.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "program.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "program"
Output Format                      : NGC
Target Device                      : xc3s700an-4-fgg484

---- Source Options
Top Module Name                    : program
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "../../../../../../../media/psf/Home/Develop/spartan-3an-vga/program.v" in library work
Module <program> compiled
No errors in compilation
Analysis of file <"program.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <program> in library <work> with parameters.
	FALSE = "0"
	H_ACTIVE_PIXEL = "00000000000000000000001010000000"
	H_BPORCH_PIXEL = "00000000000000000000000000110000"
	H_FPORCH_PIXEL = "00000000000000000000000000010000"
	H_LIMIT_PIXEL = "00000000000000000000001100100000"
	H_SYNC_PIXEL = "00000000000000000000000001100000"
	TRUE = "1"
	V_ACTIVE_LINE = "00000000000000000000000111100000"
	V_BPORCH_LINE = "00000000000000000000000000100001"
	V_FPORCH_LINE = "00000000000000000000000000001010"
	V_LIMIT_LINE = "00000000000000000000001000001101"
	V_SYNC_LINE = "00000000000000000000000000000010"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <program>.
	FALSE = 1'b0
	H_ACTIVE_PIXEL = 32'sb00000000000000000000001010000000
	H_BPORCH_PIXEL = 32'sb00000000000000000000000000110000
	H_FPORCH_PIXEL = 32'sb00000000000000000000000000010000
	H_LIMIT_PIXEL = 32'sb00000000000000000000001100100000
	H_SYNC_PIXEL = 32'sb00000000000000000000000001100000
	TRUE = 1'b1
	V_ACTIVE_LINE = 32'sb00000000000000000000000111100000
	V_BPORCH_LINE = 32'sb00000000000000000000000000100001
	V_FPORCH_LINE = 32'sb00000000000000000000000000001010
	V_LIMIT_LINE = 32'sb00000000000000000000001000001101
	V_SYNC_LINE = 32'sb00000000000000000000000000000010
Module <program> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <program>.
    Related source file is "../../../../../../../media/psf/Home/Develop/spartan-3an-vga/program.v".
WARNING:Xst:1780 - Signal <block> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Register <vga_g_out> equivalent to <vga_b_out> has been removed
WARNING:Xst:2111 - Clock of counter <select_pixel_pos> seems to be also used in the data or control logic of that element.
WARNING:Xst:2475 - Clock and clock enable of counter <select_pixel_pos> are driven by the same logic. The clock enable is removed.
WARNING:Xst:2111 - Clock of counter <select_line_pos> seems to be also used in the data or control logic of that element.
WARNING:Xst:2111 - Clock of counter <select_line_pos> seems to be also used in the data or control logic of that element.
WARNING:Xst:2475 - Clock and clock enable of counter <color> are driven by the same logic. The clock enable is removed.
    Found 1-bit register for signal <CLOCK_25M>.
    Found 4-bit up counter for signal <color>.
    Found 1-bit register for signal <led_state0>.
    Found 1-bit register for signal <led_state1>.
    Found 1-bit register for signal <led_state2>.
    Found 10-bit up counter for signal <line_pos>.
    Found 4-bit adder carry out for signal <mult0000$addsub0001> created at line 123.
    Found 5x6-bit multiplier for signal <mult0000$mult0000> created at line 123.
    Found 4-bit adder carry out for signal <mult0001$addsub0001> created at line 123.
    Found 5x6-bit multiplier for signal <mult0001$mult0000> created at line 123.
    Found 10-bit up counter for signal <pixel_pos>.
    Found 4-bit up counter for signal <select_line_pos>.
    Found 4-bit up counter for signal <select_pixel_pos>.
    Found 4-bit register for signal <vga_b_out>.
    Found 1-bit register for signal <vga_hsync_out>.
    Found 4-bit register for signal <vga_r_out>.
    Found 10-bit comparator lessequal for signal <vga_r_out$cmp_le0000> created at line 123.
    Found 10-bit comparator lessequal for signal <vga_r_out$cmp_le0001> created at line 123.
    Found 11-bit comparator less for signal <vga_r_out$cmp_lt0000> created at line 122.
    Found 10-bit comparator less for signal <vga_r_out$cmp_lt0001> created at line 122.
    Found 11-bit comparator less for signal <vga_r_out$cmp_lt0002> created at line 123.
    Found 11-bit comparator less for signal <vga_r_out$cmp_lt0003> created at line 123.
    Found 4x6-bit multiplier for signal <vga_r_out$mult0000> created at line 123.
    Found 4x6-bit multiplier for signal <vga_r_out$mult0001> created at line 123.
    Found 1-bit register for signal <vga_vsync_out>.
    Summary:
	inferred   5 Counter(s).
	inferred  14 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   4 Multiplier(s).
	inferred   6 Comparator(s).
Unit <program> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 4
 4x6-bit multiplier                                    : 2
 5x6-bit multiplier                                    : 2
# Adders/Subtractors                                   : 2
 4-bit adder carry out                                 : 2
# Counters                                             : 5
 10-bit up counter                                     : 2
 4-bit up counter                                      : 3
# Registers                                            : 8
 1-bit register                                        : 6
 4-bit register                                        : 2
# Comparators                                          : 6
 10-bit comparator less                                : 1
 10-bit comparator lessequal                           : 2
 11-bit comparator less                                : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 4
 4x6-bit multiplier                                    : 2
 5x6-bit multiplier                                    : 2
# Adders/Subtractors                                   : 2
 4-bit adder carry out                                 : 2
# Counters                                             : 5
 10-bit up counter                                     : 2
 4-bit up counter                                      : 3
# Registers                                            : 14
 Flip-Flops                                            : 14
# Comparators                                          : 6
 10-bit comparator less                                : 1
 10-bit comparator lessequal                           : 2
 11-bit comparator less                                : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <program> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block program, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 46
 Flip-Flops                                            : 46

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : program.ngr
Top Level Output File Name         : program
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 23

Cell Usage :
# BELS                             : 187
#      GND                         : 1
#      INV                         : 7
#      LUT1                        : 18
#      LUT2                        : 37
#      LUT2_D                      : 1
#      LUT3                        : 9
#      LUT3_L                      : 3
#      LUT4                        : 32
#      LUT4_D                      : 2
#      LUT4_L                      : 2
#      MUXCY                       : 54
#      VCC                         : 1
#      XORCY                       : 20
# FlipFlops/Latches                : 46
#      FD                          : 5
#      FDE                         : 1
#      FDR                         : 18
#      FDRE                        : 22
# Clock Buffers                    : 5
#      BUFG                        : 2
#      BUFGP                       : 3
# IO Buffers                       : 20
#      IBUF                        : 1
#      OBUF                        : 19
# MULTs                            : 2
#      MULT18X18SIO                : 2
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s700anfgg484-4 

 Number of Slices:                       58  out of   5888     0%  
 Number of Slice Flip Flops:             46  out of  11776     0%  
 Number of 4 input LUTs:                111  out of  11776     0%  
 Number of IOs:                          23
 Number of bonded IOBs:                  23  out of    372     6%  
 Number of MULT18X18SIOs:                 2  out of     20    10%  
 Number of GCLKs:                         5  out of     24    20%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
BUTTON_SOUTH                       | BUFGP                  | 1     |
CLOCK_25M1                         | BUFG                   | 32    |
BUTTON_NORTH                       | BUFGP                  | 4     |
BUTTON_EAST                        | IBUF+BUFG              | 8     |
CLOCK_50M                          | BUFGP                  | 1     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 6.005ns (Maximum Frequency: 166.528MHz)
   Minimum input arrival time before clock: 4.407ns
   Maximum output required time after clock: 5.698ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'BUTTON_SOUTH'
  Clock period: 1.907ns (frequency: 524.384MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.907ns (Levels of Logic = 0)
  Source:            led_state0 (FF)
  Destination:       led_state0 (FF)
  Source Clock:      BUTTON_SOUTH rising
  Destination Clock: BUTTON_SOUTH rising

  Data Path: led_state0 to led_state0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.591   0.447  led_state0 (led_state0)
     FDR:R                     0.869          led_state0
    ----------------------------------------
    Total                      1.907ns (1.460ns logic, 0.447ns route)
                                       (76.6% logic, 23.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLOCK_25M1'
  Clock period: 6.005ns (frequency: 166.528MHz)
  Total number of paths / destination ports: 1324 / 79
-------------------------------------------------------------------------
Delay:               6.005ns (Levels of Logic = 9)
  Source:            pixel_pos_4 (FF)
  Destination:       vga_r_out_1 (FF)
  Source Clock:      CLOCK_25M1 rising
  Destination Clock: CLOCK_25M1 rising

  Data Path: pixel_pos_4 to vga_r_out_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              7   0.591   0.788  pixel_pos_4 (pixel_pos_4)
     LUT2:I1->O            1   0.643   0.000  Mcompar_vga_r_out_cmp_le0000_lut<1> (Mcompar_vga_r_out_cmp_le0000_lut<1>)
     MUXCY:S->O            1   0.632   0.000  Mcompar_vga_r_out_cmp_le0000_cy<1> (Mcompar_vga_r_out_cmp_le0000_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_vga_r_out_cmp_le0000_cy<2> (Mcompar_vga_r_out_cmp_le0000_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_vga_r_out_cmp_le0000_cy<3> (Mcompar_vga_r_out_cmp_le0000_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_vga_r_out_cmp_le0000_cy<4> (Mcompar_vga_r_out_cmp_le0000_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_vga_r_out_cmp_le0000_cy<5> (Mcompar_vga_r_out_cmp_le0000_cy<5>)
     MUXCY:CI->O           1   0.269   0.563  Mcompar_vga_r_out_cmp_le0000_cy<6> (vga_r_out_cmp_le0000)
     LUT2_D:I0->O          7   0.648   0.711  vga_r_out_and00011_SW0 (N12)
     LUT4:I3->O            1   0.648   0.000  vga_r_out_mux0000<2>1 (vga_r_out_mux0000<2>)
     FDRE:D                    0.252          vga_r_out_1
    ----------------------------------------
    Total                      6.005ns (3.943ns logic, 2.062ns route)
                                       (65.7% logic, 34.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'BUTTON_NORTH'
  Clock period: 2.303ns (frequency: 434.216MHz)
  Total number of paths / destination ports: 10 / 4
-------------------------------------------------------------------------
Delay:               2.303ns (Levels of Logic = 1)
  Source:            color_0 (FF)
  Destination:       color_3 (FF)
  Source Clock:      BUTTON_NORTH rising
  Destination Clock: BUTTON_NORTH rising

  Data Path: color_0 to color_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              6   0.591   0.812  color_0 (color_0)
     LUT4:I0->O            1   0.648   0.000  Mcount_color_xor<3>11 (Result<3>)
     FD:D                      0.252          color_3
    ----------------------------------------
    Total                      2.303ns (1.491ns logic, 0.812ns route)
                                       (64.7% logic, 35.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'BUTTON_EAST'
  Clock period: 5.055ns (frequency: 197.824MHz)
  Total number of paths / destination ports: 84 / 20
-------------------------------------------------------------------------
Delay:               5.055ns (Levels of Logic = 2)
  Source:            select_pixel_pos_0 (FF)
  Destination:       select_pixel_pos_0 (FF)
  Source Clock:      BUTTON_EAST rising
  Destination Clock: BUTTON_EAST rising

  Data Path: select_pixel_pos_0 to select_pixel_pos_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             11   0.591   0.936  select_pixel_pos_0 (select_pixel_pos_0)
     LUT4:I3->O            3   0.648   0.611  Madd_mult0000_addsub0001_cy<3>11 (Madd_mult0000_index0000)
     LUT2:I1->O            8   0.643   0.757  select_line_pos_not00011 (select_line_pos_not0001)
     FDR:R                     0.869          select_pixel_pos_0
    ----------------------------------------
    Total                      5.055ns (2.751ns logic, 2.304ns route)
                                       (54.4% logic, 45.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLOCK_50M'
  Clock period: 1.907ns (frequency: 524.384MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.907ns (Levels of Logic = 0)
  Source:            CLOCK_25M (FF)
  Destination:       CLOCK_25M (FF)
  Source Clock:      CLOCK_50M rising
  Destination Clock: CLOCK_50M rising

  Data Path: CLOCK_25M to CLOCK_25M
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.591   0.447  CLOCK_25M (CLOCK_25M1)
     FDR:R                     0.869          CLOCK_25M
    ----------------------------------------
    Total                      1.907ns (1.460ns logic, 0.447ns route)
                                       (76.6% logic, 23.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'BUTTON_EAST'
  Total number of paths / destination ports: 12 / 12
-------------------------------------------------------------------------
Offset:              4.407ns (Levels of Logic = 3)
  Source:            BUTTON_EAST (PAD)
  Destination:       select_line_pos_0 (FF)
  Destination Clock: BUTTON_EAST rising

  Data Path: BUTTON_EAST to select_line_pos_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.849   0.674  BUTTON_EAST_IBUF (BUTTON_EAST_IBUF1)
     LUT3_L:I0->LO         1   0.648   0.132  select_line_pos_and0000_SW0_SW0 (N28)
     LUT4:I2->O            4   0.648   0.587  select_line_pos_and0000 (select_line_pos_and0000)
     FDRE:R                    0.869          select_line_pos_0
    ----------------------------------------
    Total                      4.407ns (3.014ns logic, 1.393ns route)
                                       (68.4% logic, 31.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLOCK_25M1'
  Total number of paths / destination ports: 18 / 18
-------------------------------------------------------------------------
Offset:              5.698ns (Levels of Logic = 1)
  Source:            vga_hsync_out (FF)
  Destination:       VGA_HSYNC (PAD)
  Source Clock:      CLOCK_25M1 rising

  Data Path: vga_hsync_out to VGA_HSYNC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               4   0.591   0.587  vga_hsync_out (vga_hsync_out)
     OBUF:I->O                 4.520          VGA_HSYNC_OBUF (VGA_HSYNC)
    ----------------------------------------
    Total                      5.698ns (5.111ns logic, 0.587ns route)
                                       (89.7% logic, 10.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'BUTTON_SOUTH'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.558ns (Levels of Logic = 1)
  Source:            led_state0 (FF)
  Destination:       LED<0> (PAD)
  Source Clock:      BUTTON_SOUTH rising

  Data Path: led_state0 to LED<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.591   0.447  led_state0 (led_state0)
     OBUF:I->O                 4.520          LED_0_OBUF (LED<0>)
    ----------------------------------------
    Total                      5.558ns (5.111ns logic, 0.447ns route)
                                       (92.0% logic, 8.0% route)

=========================================================================


Total REAL time to Xst completion: 14.00 secs
Total CPU time to Xst completion: 10.60 secs
 
--> 


Total memory usage is 529424 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    6 (   0 filtered)
Number of infos    :    0 (   0 filtered)

