5 b 1 * 0
8 /data/cf/uvpd1/sn3/trevorw/trevorw/projects/covered/diags/verilog -t main -vcd race1.1.vcd -o race1.1.cdd -v race1.1.v
3 0 $root "$root" NA 0 0 1
3 0 main "main" race1.1.v 1 16 1
1 a 3 30005 1 0 0 0 1 1 2
3 0 foobar "main.bar" race1.1.v 19 32 1
2 1 26 c000f 1 0 20004 0 0 1 4 0
2 2 26 80008 0 1 400 0 0 c
2 3 26 8000f 1 37 1006 1 2
2 4 30 b000b 1 1 4 0 0 c
2 5 30 70007 0 1 400 0 0 b
2 6 30 7000b 1 35 f006 4 5
1 a 21 6 1 0 0 0 1 1 2
1 b 23 30005 1 0 0 0 1 1 2
1 c 24 830004 1 0 0 0 1 1 2
4 3 0 0
4 6 6 6
7 5 28 28
7 4 29 29
3 1 main.$u0 "main.$u0" race1.1.v 0 14 1
