<stg><name>fir_hls_Pipeline_VITIS_LOOP_12_1</name>


<trans_list>

<trans id="128" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="136" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="29" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %shift_reg_14_in = alloca i32 1

]]></Node>
<StgValue><ssdm name="shift_reg_14_in"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="29" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %shift_reg_16_in = alloca i32 1

]]></Node>
<StgValue><ssdm name="shift_reg_16_in"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="29" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %shift_reg_18_in = alloca i32 1

]]></Node>
<StgValue><ssdm name="shift_reg_18_in"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="29" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %shift_reg = alloca i32 1

]]></Node>
<StgValue><ssdm name="shift_reg"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="29" op_0_bw="32">
<![CDATA[
newFuncRoot:5 %shift_reg_15_in = alloca i32 1

]]></Node>
<StgValue><ssdm name="shift_reg_15_in"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="29" op_0_bw="32">
<![CDATA[
newFuncRoot:6 %shift_reg_17_in = alloca i32 1

]]></Node>
<StgValue><ssdm name="shift_reg_17_in"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="29" op_0_bw="32">
<![CDATA[
newFuncRoot:7 %shift_reg_19_in = alloca i32 1

]]></Node>
<StgValue><ssdm name="shift_reg_19_in"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_stream, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_stream, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="29">
<![CDATA[
newFuncRoot:10 %muxLogicCE_to_shift_reg_reload_read = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicCE_to_shift_reg_reload_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="29" op_0_bw="29" op_1_bw="29" op_2_bw="1">
<![CDATA[
newFuncRoot:11 %shift_reg_reload_read = read i29 @_ssdm_op_Read.ap_auto.i29, i29 %shift_reg_reload

]]></Node>
<StgValue><ssdm name="shift_reg_reload_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="29">
<![CDATA[
newFuncRoot:12 %muxLogicCE_to_shift_reg_1_reload_read = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicCE_to_shift_reg_1_reload_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="29" op_0_bw="29" op_1_bw="29" op_2_bw="1">
<![CDATA[
newFuncRoot:13 %shift_reg_1_reload_read = read i29 @_ssdm_op_Read.ap_auto.i29, i29 %shift_reg_1_reload

]]></Node>
<StgValue><ssdm name="shift_reg_1_reload_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="29">
<![CDATA[
newFuncRoot:14 %muxLogicCE_to_shift_reg_2_reload_read = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicCE_to_shift_reg_2_reload_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="29" op_0_bw="29" op_1_bw="29" op_2_bw="1">
<![CDATA[
newFuncRoot:15 %shift_reg_2_reload_read = read i29 @_ssdm_op_Read.ap_auto.i29, i29 %shift_reg_2_reload

]]></Node>
<StgValue><ssdm name="shift_reg_2_reload_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="29">
<![CDATA[
newFuncRoot:16 %muxLogicCE_to_shift_reg_3_reload_read = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicCE_to_shift_reg_3_reload_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="29" op_0_bw="29" op_1_bw="29" op_2_bw="1">
<![CDATA[
newFuncRoot:17 %shift_reg_3_reload_read = read i29 @_ssdm_op_Read.ap_auto.i29, i29 %shift_reg_3_reload

]]></Node>
<StgValue><ssdm name="shift_reg_3_reload_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="29">
<![CDATA[
newFuncRoot:18 %muxLogicCE_to_shift_reg_4_reload_read = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicCE_to_shift_reg_4_reload_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="29" op_0_bw="29" op_1_bw="29" op_2_bw="1">
<![CDATA[
newFuncRoot:19 %shift_reg_4_reload_read = read i29 @_ssdm_op_Read.ap_auto.i29, i29 %shift_reg_4_reload

]]></Node>
<StgValue><ssdm name="shift_reg_4_reload_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="29">
<![CDATA[
newFuncRoot:20 %muxLogicCE_to_shift_reg_5_reload_read = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicCE_to_shift_reg_5_reload_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="29" op_0_bw="29" op_1_bw="29" op_2_bw="1">
<![CDATA[
newFuncRoot:21 %shift_reg_5_reload_read = read i29 @_ssdm_op_Read.ap_auto.i29, i29 %shift_reg_5_reload

]]></Node>
<StgValue><ssdm name="shift_reg_5_reload_read"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="29">
<![CDATA[
newFuncRoot:22 %muxLogicCE_to_shift_reg_6_reload_read = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicCE_to_shift_reg_6_reload_read"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="29" op_0_bw="29" op_1_bw="29" op_2_bw="1">
<![CDATA[
newFuncRoot:23 %shift_reg_6_reload_read = read i29 @_ssdm_op_Read.ap_auto.i29, i29 %shift_reg_6_reload

]]></Node>
<StgValue><ssdm name="shift_reg_6_reload_read"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="29">
<![CDATA[
newFuncRoot:24 %muxLogicData_to_store_ln0 = muxlogic i29 %shift_reg_5_reload_read

]]></Node>
<StgValue><ssdm name="muxLogicData_to_store_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="29">
<![CDATA[
newFuncRoot:25 %muxLogicAddr_to_store_ln0 = muxlogic i29 %shift_reg_19_in

]]></Node>
<StgValue><ssdm name="muxLogicAddr_to_store_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="29" op_1_bw="29">
<![CDATA[
newFuncRoot:26 %store_ln0 = store i29 %shift_reg_5_reload_read, i29 %shift_reg_19_in

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="29">
<![CDATA[
newFuncRoot:27 %muxLogicData_to_store_ln0 = muxlogic i29 %shift_reg_3_reload_read

]]></Node>
<StgValue><ssdm name="muxLogicData_to_store_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="29">
<![CDATA[
newFuncRoot:28 %muxLogicAddr_to_store_ln0 = muxlogic i29 %shift_reg_17_in

]]></Node>
<StgValue><ssdm name="muxLogicAddr_to_store_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="29" op_1_bw="29">
<![CDATA[
newFuncRoot:29 %store_ln0 = store i29 %shift_reg_3_reload_read, i29 %shift_reg_17_in

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="29">
<![CDATA[
newFuncRoot:30 %muxLogicData_to_store_ln0 = muxlogic i29 %shift_reg_1_reload_read

]]></Node>
<StgValue><ssdm name="muxLogicData_to_store_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="29">
<![CDATA[
newFuncRoot:31 %muxLogicAddr_to_store_ln0 = muxlogic i29 %shift_reg_15_in

]]></Node>
<StgValue><ssdm name="muxLogicAddr_to_store_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="29" op_1_bw="29">
<![CDATA[
newFuncRoot:32 %store_ln0 = store i29 %shift_reg_1_reload_read, i29 %shift_reg_15_in

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="29">
<![CDATA[
newFuncRoot:33 %muxLogicData_to_store_ln10 = muxlogic i29 %shift_reg_6_reload_read

]]></Node>
<StgValue><ssdm name="muxLogicData_to_store_ln10"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="29">
<![CDATA[
newFuncRoot:34 %muxLogicAddr_to_store_ln10 = muxlogic i29 %shift_reg

]]></Node>
<StgValue><ssdm name="muxLogicAddr_to_store_ln10"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="29" op_1_bw="29">
<![CDATA[
newFuncRoot:35 %store_ln10 = store i29 %shift_reg_6_reload_read, i29 %shift_reg

]]></Node>
<StgValue><ssdm name="store_ln10"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="29">
<![CDATA[
newFuncRoot:36 %muxLogicData_to_store_ln0 = muxlogic i29 %shift_reg_4_reload_read

]]></Node>
<StgValue><ssdm name="muxLogicData_to_store_ln0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="29">
<![CDATA[
newFuncRoot:37 %muxLogicAddr_to_store_ln0 = muxlogic i29 %shift_reg_18_in

]]></Node>
<StgValue><ssdm name="muxLogicAddr_to_store_ln0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="29" op_1_bw="29">
<![CDATA[
newFuncRoot:38 %store_ln0 = store i29 %shift_reg_4_reload_read, i29 %shift_reg_18_in

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="29">
<![CDATA[
newFuncRoot:39 %muxLogicData_to_store_ln0 = muxlogic i29 %shift_reg_2_reload_read

]]></Node>
<StgValue><ssdm name="muxLogicData_to_store_ln0"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="29">
<![CDATA[
newFuncRoot:40 %muxLogicAddr_to_store_ln0 = muxlogic i29 %shift_reg_16_in

]]></Node>
<StgValue><ssdm name="muxLogicAddr_to_store_ln0"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="29" op_1_bw="29">
<![CDATA[
newFuncRoot:41 %store_ln0 = store i29 %shift_reg_2_reload_read, i29 %shift_reg_16_in

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="29">
<![CDATA[
newFuncRoot:42 %muxLogicData_to_store_ln0 = muxlogic i29 %shift_reg_reload_read

]]></Node>
<StgValue><ssdm name="muxLogicData_to_store_ln0"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="29">
<![CDATA[
newFuncRoot:43 %muxLogicAddr_to_store_ln0 = muxlogic i29 %shift_reg_14_in

]]></Node>
<StgValue><ssdm name="muxLogicAddr_to_store_ln0"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="29" op_1_bw="29">
<![CDATA[
newFuncRoot:44 %store_ln0 = store i29 %shift_reg_reload_read, i29 %shift_reg_14_in

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="7">
<![CDATA[
newFuncRoot:45 %muxLogicData_to_store_ln12 = muxlogic i7 0

]]></Node>
<StgValue><ssdm name="muxLogicData_to_store_ln12"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="7">
<![CDATA[
newFuncRoot:46 %muxLogicAddr_to_store_ln12 = muxlogic i7 %i

]]></Node>
<StgValue><ssdm name="muxLogicAddr_to_store_ln12"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:47 %store_ln12 = store i7 0, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:48 %br_ln0 = br void %VITIS_LOOP_15_2

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="7" op_0_bw="7">
<![CDATA[
VITIS_LOOP_15_2:0 %MuxLogicAddr_to_i_1 = muxlogic i7 %i

]]></Node>
<StgValue><ssdm name="MuxLogicAddr_to_i_1"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
VITIS_LOOP_15_2:1 %i_1 = load i7 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="29" op_0_bw="29">
<![CDATA[
VITIS_LOOP_15_2:2 %MuxLogicAddr_to_shift_reg_15_in_load = muxlogic i29 %shift_reg_15_in

]]></Node>
<StgValue><ssdm name="MuxLogicAddr_to_shift_reg_15_in_load"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="29" op_0_bw="29" op_1_bw="0">
<![CDATA[
VITIS_LOOP_15_2:3 %shift_reg_15_in_load = load i29 %shift_reg_15_in

]]></Node>
<StgValue><ssdm name="shift_reg_15_in_load"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="29" op_0_bw="29">
<![CDATA[
VITIS_LOOP_15_2:4 %MuxLogicAddr_to_shift_reg_17_in_load = muxlogic i29 %shift_reg_17_in

]]></Node>
<StgValue><ssdm name="MuxLogicAddr_to_shift_reg_17_in_load"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="29" op_0_bw="29" op_1_bw="0">
<![CDATA[
VITIS_LOOP_15_2:5 %shift_reg_17_in_load = load i29 %shift_reg_17_in

]]></Node>
<StgValue><ssdm name="shift_reg_17_in_load"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="29" op_0_bw="29">
<![CDATA[
VITIS_LOOP_15_2:6 %MuxLogicAddr_to_shift_reg_19_in_load = muxlogic i29 %shift_reg_19_in

]]></Node>
<StgValue><ssdm name="MuxLogicAddr_to_shift_reg_19_in_load"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="29" op_0_bw="29" op_1_bw="0">
<![CDATA[
VITIS_LOOP_15_2:7 %shift_reg_19_in_load = load i29 %shift_reg_19_in

]]></Node>
<StgValue><ssdm name="shift_reg_19_in_load"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_15_2:8 %i_2 = add i7 %i_1, i7 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_15_2:9 %icmp_ln12 = icmp_eq  i7 %i_1, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln12"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_15_2:10 %br_ln12 = br i1 %icmp_ln12, void %VITIS_LOOP_15_2.split, void %for.end27.exitStub

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="29" op_0_bw="29">
<![CDATA[
VITIS_LOOP_15_2.split:0 %MuxLogicAddr_to_shift_reg_14_in_load = muxlogic i29 %shift_reg_14_in

]]></Node>
<StgValue><ssdm name="MuxLogicAddr_to_shift_reg_14_in_load"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="29" op_0_bw="29" op_1_bw="0">
<![CDATA[
VITIS_LOOP_15_2.split:1 %shift_reg_14_in_load = load i29 %shift_reg_14_in

]]></Node>
<StgValue><ssdm name="shift_reg_14_in_load"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="29" op_0_bw="29">
<![CDATA[
VITIS_LOOP_15_2.split:2 %MuxLogicAddr_to_shift_reg_16_in_load = muxlogic i29 %shift_reg_16_in

]]></Node>
<StgValue><ssdm name="MuxLogicAddr_to_shift_reg_16_in_load"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="29" op_0_bw="29" op_1_bw="0">
<![CDATA[
VITIS_LOOP_15_2.split:3 %shift_reg_16_in_load = load i29 %shift_reg_16_in

]]></Node>
<StgValue><ssdm name="shift_reg_16_in_load"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="29" op_0_bw="29">
<![CDATA[
VITIS_LOOP_15_2.split:4 %MuxLogicAddr_to_shift_reg_18_in_load = muxlogic i29 %shift_reg_18_in

]]></Node>
<StgValue><ssdm name="MuxLogicAddr_to_shift_reg_18_in_load"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="29" op_0_bw="29" op_1_bw="0">
<![CDATA[
VITIS_LOOP_15_2.split:5 %shift_reg_18_in_load = load i29 %shift_reg_18_in

]]></Node>
<StgValue><ssdm name="shift_reg_18_in_load"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="29" op_0_bw="29">
<![CDATA[
VITIS_LOOP_15_2.split:6 %MuxLogicAddr_to_shift_reg_load = muxlogic i29 %shift_reg

]]></Node>
<StgValue><ssdm name="MuxLogicAddr_to_shift_reg_load"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="29" op_0_bw="29" op_1_bw="0">
<![CDATA[
VITIS_LOOP_15_2.split:7 %shift_reg_load = load i29 %shift_reg

]]></Node>
<StgValue><ssdm name="shift_reg_load"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32">
<![CDATA[
VITIS_LOOP_15_2.split:11 %muxLogicCE_to_shift_reg_1 = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicCE_to_shift_reg_1"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
VITIS_LOOP_15_2.split:12 %shift_reg_1 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %in_stream

]]></Node>
<StgValue><ssdm name="shift_reg_1"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="29" op_0_bw="32">
<![CDATA[
VITIS_LOOP_15_2.split:13 %trunc_ln10 = trunc i32 %shift_reg_1

]]></Node>
<StgValue><ssdm name="trunc_ln10"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="24" op_0_bw="29">
<![CDATA[
VITIS_LOOP_15_2.split:14 %trunc_ln23 = trunc i29 %shift_reg_15_in_load

]]></Node>
<StgValue><ssdm name="trunc_ln23"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
VITIS_LOOP_15_2.split:15 %shl_ln = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %trunc_ln23, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="23" op_0_bw="29">
<![CDATA[
VITIS_LOOP_15_2.split:16 %trunc_ln23_1 = trunc i29 %shift_reg_14_in_load

]]></Node>
<StgValue><ssdm name="trunc_ln23_1"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="23" op_2_bw="9">
<![CDATA[
VITIS_LOOP_15_2.split:17 %tmp = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i23.i9, i23 %trunc_ln23_1, i9 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="27" op_0_bw="29">
<![CDATA[
VITIS_LOOP_15_2.split:18 %trunc_ln23_2 = trunc i29 %shift_reg_18_in_load

]]></Node>
<StgValue><ssdm name="trunc_ln23_2"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="27" op_2_bw="5">
<![CDATA[
VITIS_LOOP_15_2.split:19 %shl_ln23_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i27.i5, i27 %trunc_ln23_2, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln23_2"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="25" op_0_bw="29">
<![CDATA[
VITIS_LOOP_15_2.split:20 %trunc_ln23_3 = trunc i29 %shift_reg_16_in_load

]]></Node>
<StgValue><ssdm name="trunc_ln23_3"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
VITIS_LOOP_15_2.split:21 %shl_ln23_3 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln23_3, i7 0

]]></Node>
<StgValue><ssdm name="shl_ln23_3"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="26" op_0_bw="29">
<![CDATA[
VITIS_LOOP_15_2.split:22 %trunc_ln23_4 = trunc i29 %shift_reg_17_in_load

]]></Node>
<StgValue><ssdm name="trunc_ln23_4"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="26" op_2_bw="6">
<![CDATA[
VITIS_LOOP_15_2.split:23 %shl_ln23_4 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i26.i6, i26 %trunc_ln23_4, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln23_4"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="28" op_0_bw="29">
<![CDATA[
VITIS_LOOP_15_2.split:24 %trunc_ln23_5 = trunc i29 %shift_reg_19_in_load

]]></Node>
<StgValue><ssdm name="trunc_ln23_5"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="28" op_2_bw="4">
<![CDATA[
VITIS_LOOP_15_2.split:25 %shl_ln23_5 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i28.i4, i28 %trunc_ln23_5, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln23_5"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_15_2.split:26 %shl_ln23 = shl i32 %shift_reg_1, i32 10

]]></Node>
<StgValue><ssdm name="shl_ln23"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="29" op_2_bw="3">
<![CDATA[
VITIS_LOOP_15_2.split:27 %shl_ln23_7 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i29.i3, i29 %shift_reg_load, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln23_7"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_15_2.split:28 %add_ln23 = add i32 %shl_ln23_5, i32 %shl_ln23_7

]]></Node>
<StgValue><ssdm name="add_ln23"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_15_2.split:29 %add_ln23_1 = add i32 %shl_ln23_2, i32 %shl_ln23_4

]]></Node>
<StgValue><ssdm name="add_ln23_1"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_15_2.split:30 %add_ln23_2 = add i32 %add_ln23_1, i32 %add_ln23

]]></Node>
<StgValue><ssdm name="add_ln23_2"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_15_2.split:31 %add_ln23_3 = add i32 %shl_ln23_3, i32 %shl_ln

]]></Node>
<StgValue><ssdm name="add_ln23_3"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_15_2.split:32 %add_ln23_4 = add i32 %tmp, i32 %shl_ln23

]]></Node>
<StgValue><ssdm name="add_ln23_4"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_15_2.split:33 %add_ln23_5 = add i32 %add_ln23_4, i32 %add_ln23_3

]]></Node>
<StgValue><ssdm name="add_ln23_5"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_15_2.split:34 %acc = add i32 %add_ln23_5, i32 %add_ln23_2

]]></Node>
<StgValue><ssdm name="acc"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="29">
<![CDATA[
VITIS_LOOP_15_2.split:37 %muxLogicData_to_store_ln0 = muxlogic i29 %shift_reg_18_in_load

]]></Node>
<StgValue><ssdm name="muxLogicData_to_store_ln0"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="29">
<![CDATA[
VITIS_LOOP_15_2.split:38 %muxLogicAddr_to_store_ln0 = muxlogic i29 %shift_reg_19_in

]]></Node>
<StgValue><ssdm name="muxLogicAddr_to_store_ln0"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="29" op_1_bw="29" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_15_2.split:39 %store_ln0 = store i29 %shift_reg_18_in_load, i29 %shift_reg_19_in

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="29">
<![CDATA[
VITIS_LOOP_15_2.split:40 %muxLogicData_to_store_ln0 = muxlogic i29 %shift_reg_16_in_load

]]></Node>
<StgValue><ssdm name="muxLogicData_to_store_ln0"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="29">
<![CDATA[
VITIS_LOOP_15_2.split:41 %muxLogicAddr_to_store_ln0 = muxlogic i29 %shift_reg_17_in

]]></Node>
<StgValue><ssdm name="muxLogicAddr_to_store_ln0"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="29" op_1_bw="29" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_15_2.split:42 %store_ln0 = store i29 %shift_reg_16_in_load, i29 %shift_reg_17_in

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="29">
<![CDATA[
VITIS_LOOP_15_2.split:43 %muxLogicData_to_store_ln0 = muxlogic i29 %shift_reg_14_in_load

]]></Node>
<StgValue><ssdm name="muxLogicData_to_store_ln0"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="29">
<![CDATA[
VITIS_LOOP_15_2.split:44 %muxLogicAddr_to_store_ln0 = muxlogic i29 %shift_reg_15_in

]]></Node>
<StgValue><ssdm name="muxLogicAddr_to_store_ln0"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="29" op_1_bw="29" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_15_2.split:45 %store_ln0 = store i29 %shift_reg_14_in_load, i29 %shift_reg_15_in

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="29">
<![CDATA[
VITIS_LOOP_15_2.split:46 %muxLogicData_to_store_ln10 = muxlogic i29 %shift_reg_19_in_load

]]></Node>
<StgValue><ssdm name="muxLogicData_to_store_ln10"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="29">
<![CDATA[
VITIS_LOOP_15_2.split:47 %muxLogicAddr_to_store_ln10 = muxlogic i29 %shift_reg

]]></Node>
<StgValue><ssdm name="muxLogicAddr_to_store_ln10"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="29" op_1_bw="29" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_15_2.split:48 %store_ln10 = store i29 %shift_reg_19_in_load, i29 %shift_reg

]]></Node>
<StgValue><ssdm name="store_ln10"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="29">
<![CDATA[
VITIS_LOOP_15_2.split:49 %muxLogicData_to_store_ln23 = muxlogic i29 %shift_reg_17_in_load

]]></Node>
<StgValue><ssdm name="muxLogicData_to_store_ln23"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="29">
<![CDATA[
VITIS_LOOP_15_2.split:50 %muxLogicAddr_to_store_ln23 = muxlogic i29 %shift_reg_18_in

]]></Node>
<StgValue><ssdm name="muxLogicAddr_to_store_ln23"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="29" op_1_bw="29" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_15_2.split:51 %store_ln23 = store i29 %shift_reg_17_in_load, i29 %shift_reg_18_in

]]></Node>
<StgValue><ssdm name="store_ln23"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="29">
<![CDATA[
VITIS_LOOP_15_2.split:52 %muxLogicData_to_store_ln23 = muxlogic i29 %shift_reg_15_in_load

]]></Node>
<StgValue><ssdm name="muxLogicData_to_store_ln23"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="29">
<![CDATA[
VITIS_LOOP_15_2.split:53 %muxLogicAddr_to_store_ln23 = muxlogic i29 %shift_reg_16_in

]]></Node>
<StgValue><ssdm name="muxLogicAddr_to_store_ln23"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="29" op_1_bw="29" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_15_2.split:54 %store_ln23 = store i29 %shift_reg_15_in_load, i29 %shift_reg_16_in

]]></Node>
<StgValue><ssdm name="store_ln23"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="29">
<![CDATA[
VITIS_LOOP_15_2.split:55 %muxLogicData_to_store_ln10 = muxlogic i29 %trunc_ln10

]]></Node>
<StgValue><ssdm name="muxLogicData_to_store_ln10"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="29">
<![CDATA[
VITIS_LOOP_15_2.split:56 %muxLogicAddr_to_store_ln10 = muxlogic i29 %shift_reg_14_in

]]></Node>
<StgValue><ssdm name="muxLogicAddr_to_store_ln10"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="29" op_1_bw="29" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_15_2.split:57 %store_ln10 = store i29 %trunc_ln10, i29 %shift_reg_14_in

]]></Node>
<StgValue><ssdm name="store_ln10"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="7">
<![CDATA[
VITIS_LOOP_15_2.split:58 %muxLogicData_to_store_ln12 = muxlogic i7 %i_2

]]></Node>
<StgValue><ssdm name="muxLogicData_to_store_ln12"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="7">
<![CDATA[
VITIS_LOOP_15_2.split:59 %muxLogicAddr_to_store_ln12 = muxlogic i7 %i

]]></Node>
<StgValue><ssdm name="muxLogicAddr_to_store_ln12"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_15_2.split:60 %store_ln12 = store i7 %i_2, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0">
<![CDATA[
for.end27.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="121" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
VITIS_LOOP_15_2.split:8 %specpipeline_ln10 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1

]]></Node>
<StgValue><ssdm name="specpipeline_ln10"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_15_2.split:9 %speclooptripcount_ln10 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln10"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_15_2.split:10 %specloopname_ln12 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln12"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="32">
<![CDATA[
VITIS_LOOP_15_2.split:35 %muxLogicData_to_write_ln26 = muxlogic i32 %acc

]]></Node>
<StgValue><ssdm name="muxLogicData_to_write_ln26"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_15_2.split:36 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %out_stream, i32 %acc

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_15_2.split:61 %br_ln12 = br void %VITIS_LOOP_15_2

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
