// Seed: 3833199297
module module_0 (
    output wire id_0,
    input supply0 id_1,
    output supply0 id_2,
    input uwire id_3,
    input supply1 id_4,
    input wand id_5,
    output tri1 id_6,
    input uwire id_7,
    input supply1 id_8,
    input wire id_9,
    output tri1 id_10,
    input supply0 id_11,
    output wire id_12,
    output wor id_13,
    input wire id_14,
    output tri id_15,
    output supply1 id_16,
    input wand id_17,
    input wire id_18,
    output uwire id_19,
    input wand id_20,
    input wor id_21,
    input uwire id_22,
    input tri id_23,
    output wand id_24,
    output wor id_25
);
  assign id_16 = id_14;
  assign module_1.id_16 = 0;
endmodule
macromodule module_1 (
    input supply0 id_0,
    input tri0 id_1,
    input tri1 id_2,
    input tri id_3,
    output wand id_4,
    output tri1 id_5,
    output wor id_6,
    output wor id_7,
    output uwire id_8,
    output tri1 id_9,
    input supply0 id_10,
    input tri id_11,
    output wand id_12,
    input uwire id_13,
    output tri id_14,
    input wor id_15,
    output supply1 id_16,
    output supply1 id_17,
    output supply1 id_18,
    input tri id_19,
    input tri1 id_20,
    input supply1 id_21,
    input wire id_22,
    input tri1 id_23,
    input uwire id_24,
    output wire id_25,
    input wire id_26,
    input wand id_27,
    input uwire id_28,
    output wire id_29,
    input tri1 id_30,
    input wor id_31
);
  assign id_7 = id_26;
  module_0 modCall_1 (
      id_4,
      id_23,
      id_8,
      id_26,
      id_19,
      id_3,
      id_14,
      id_19,
      id_22,
      id_3,
      id_14,
      id_10,
      id_25,
      id_5,
      id_24,
      id_6,
      id_4,
      id_26,
      id_23,
      id_14,
      id_2,
      id_27,
      id_2,
      id_3,
      id_17,
      id_14
  );
endmodule
