{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 16 19:21:15 2016 " "Info: Processing started: Wed Nov 16 19:21:15 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SEG7_dis -c SEG7_dis " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SEG7_dis -c SEG7_dis" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt24.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file cnt24.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cnt24-behac " "Info: Found design unit 1: cnt24-behac" {  } { { "cnt24.vhd" "" { Text "D:/WorkSpace/FPGAworkspave/shiyan_6/cnt24.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 cnt24 " "Info: Found entity 1: cnt24" {  } { { "cnt24.vhd" "" { Text "D:/WorkSpace/FPGAworkspave/shiyan_6/cnt24.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SCAN_LED.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file SCAN_LED.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SCAN_LED-BEHAVE " "Info: Found design unit 1: SCAN_LED-BEHAVE" {  } { { "SCAN_LED.vhd" "" { Text "D:/WorkSpace/FPGAworkspave/shiyan_6/SCAN_LED.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SCAN_LED " "Info: Found entity 1: SCAN_LED" {  } { { "SCAN_LED.vhd" "" { Text "D:/WorkSpace/FPGAworkspave/shiyan_6/SCAN_LED.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SEG7_dis.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file SEG7_dis.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_dis " "Info: Found entity 1: SEG7_dis" {  } { { "SEG7_dis.bdf" "" { Schematic "D:/WorkSpace/FPGAworkspave/shiyan_6/SEG7_dis.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "SEG7_dis " "Info: Elaborating entity \"SEG7_dis\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SCAN_LED SCAN_LED:inst5 " "Info: Elaborating entity \"SCAN_LED\" for hierarchy \"SCAN_LED:inst5\"" {  } { { "SEG7_dis.bdf" "inst5" { Schematic "D:/WorkSpace/FPGAworkspave/shiyan_6/SEG7_dis.bdf" { { 152 616 784 280 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DOUT SCAN_LED.vhd(33) " "Warning (10492): VHDL Process Statement warning at SCAN_LED.vhd(33): signal \"DOUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SCAN_LED.vhd" "" { Text "D:/WorkSpace/FPGAworkspave/shiyan_6/SCAN_LED.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DP SCAN_LED.vhd(33) " "Warning (10492): VHDL Process Statement warning at SCAN_LED.vhd(33): signal \"DP\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SCAN_LED.vhd" "" { Text "D:/WorkSpace/FPGAworkspave/shiyan_6/SCAN_LED.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DOUT SCAN_LED.vhd(34) " "Warning (10492): VHDL Process Statement warning at SCAN_LED.vhd(34): signal \"DOUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SCAN_LED.vhd" "" { Text "D:/WorkSpace/FPGAworkspave/shiyan_6/SCAN_LED.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DP SCAN_LED.vhd(34) " "Warning (10492): VHDL Process Statement warning at SCAN_LED.vhd(34): signal \"DP\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SCAN_LED.vhd" "" { Text "D:/WorkSpace/FPGAworkspave/shiyan_6/SCAN_LED.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt24 cnt24:inst " "Info: Elaborating entity \"cnt24\" for hierarchy \"cnt24:inst\"" {  } { { "SEG7_dis.bdf" "inst" { Schematic "D:/WorkSpace/FPGAworkspave/shiyan_6/SEG7_dis.bdf" { { 216 368 464 344 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "BT\[7\] VCC " "Warning (13410): Pin \"BT\[7\]\" is stuck at VCC" {  } { { "SEG7_dis.bdf" "" { Schematic "D:/WorkSpace/FPGAworkspave/shiyan_6/SEG7_dis.bdf" { { 192 816 992 208 "BT\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "BT\[6\] VCC " "Warning (13410): Pin \"BT\[6\]\" is stuck at VCC" {  } { { "SEG7_dis.bdf" "" { Schematic "D:/WorkSpace/FPGAworkspave/shiyan_6/SEG7_dis.bdf" { { 192 816 992 208 "BT\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "BT\[5\] VCC " "Warning (13410): Pin \"BT\[5\]\" is stuck at VCC" {  } { { "SEG7_dis.bdf" "" { Schematic "D:/WorkSpace/FPGAworkspave/shiyan_6/SEG7_dis.bdf" { { 192 816 992 208 "BT\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "BT\[4\] VCC " "Warning (13410): Pin \"BT\[4\]\" is stuck at VCC" {  } { { "SEG7_dis.bdf" "" { Schematic "D:/WorkSpace/FPGAworkspave/shiyan_6/SEG7_dis.bdf" { { 192 816 992 208 "BT\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "BT\[3\] VCC " "Warning (13410): Pin \"BT\[3\]\" is stuck at VCC" {  } { { "SEG7_dis.bdf" "" { Schematic "D:/WorkSpace/FPGAworkspave/shiyan_6/SEG7_dis.bdf" { { 192 816 992 208 "BT\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "BT\[2\] VCC " "Warning (13410): Pin \"BT\[2\]\" is stuck at VCC" {  } { { "SEG7_dis.bdf" "" { Schematic "D:/WorkSpace/FPGAworkspave/shiyan_6/SEG7_dis.bdf" { { 192 816 992 208 "BT\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "M\[3\] GND " "Warning (13410): Pin \"M\[3\]\" is stuck at GND" {  } { { "SEG7_dis.bdf" "" { Schematic "D:/WorkSpace/FPGAworkspave/shiyan_6/SEG7_dis.bdf" { { 456 816 992 472 "M\[3..0\]" "" } { 384 688 736 400 "M\[2\]" "" } { 408 688 736 424 "M\[3\]" "" } { 448 760 816 464 "M\[3..0\]" "" } { 336 688 736 352 "M\[1\]" "" } { 360 688 736 376 "M\[0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "M\[2\] GND " "Warning (13410): Pin \"M\[2\]\" is stuck at GND" {  } { { "SEG7_dis.bdf" "" { Schematic "D:/WorkSpace/FPGAworkspave/shiyan_6/SEG7_dis.bdf" { { 456 816 992 472 "M\[3..0\]" "" } { 384 688 736 400 "M\[2\]" "" } { 408 688 736 424 "M\[3\]" "" } { 448 760 816 464 "M\[3..0\]" "" } { 336 688 736 352 "M\[1\]" "" } { 360 688 736 376 "M\[0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "M\[1\] VCC " "Warning (13410): Pin \"M\[1\]\" is stuck at VCC" {  } { { "SEG7_dis.bdf" "" { Schematic "D:/WorkSpace/FPGAworkspave/shiyan_6/SEG7_dis.bdf" { { 456 816 992 472 "M\[3..0\]" "" } { 384 688 736 400 "M\[2\]" "" } { 408 688 736 424 "M\[3\]" "" } { 448 760 816 464 "M\[3..0\]" "" } { 336 688 736 352 "M\[1\]" "" } { 360 688 736 376 "M\[0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "M\[0\] GND " "Warning (13410): Pin \"M\[0\]\" is stuck at GND" {  } { { "SEG7_dis.bdf" "" { Schematic "D:/WorkSpace/FPGAworkspave/shiyan_6/SEG7_dis.bdf" { { 456 816 992 472 "M\[3..0\]" "" } { 384 688 736 400 "M\[2\]" "" } { 408 688 736 424 "M\[3\]" "" } { 448 760 816 464 "M\[3..0\]" "" } { 336 688 736 352 "M\[1\]" "" } { 360 688 736 376 "M\[0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SEG\[7\] GND " "Warning (13410): Pin \"SEG\[7\]\" is stuck at GND" {  } { { "SEG7_dis.bdf" "" { Schematic "D:/WorkSpace/FPGAworkspave/shiyan_6/SEG7_dis.bdf" { { 176 808 984 192 "SEG\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "59 " "Info: Implemented 59 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Info: Implemented 5 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Info: Implemented 20 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "34 " "Info: Implemented 34 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "231 " "Info: Peak virtual memory: 231 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 16 19:21:16 2016 " "Info: Processing ended: Wed Nov 16 19:21:16 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
