// Seed: 4265038332
module module_0;
  logic id_1 = -1;
  logic id_2;
  assign id_2 = id_1;
  final begin : LABEL_0
    assign id_1 = -1;
  end
  always @(id_2 or posedge id_2) begin : LABEL_1
    if (-1'b0) id_1 = -1'd0 | 1;
  end
  logic id_3;
  wire  id_4;
endmodule
macromodule module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  input wire id_10;
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  module_0 modCall_1 ();
  wire id_11;
endmodule
