`timescale 1ns / 1ps

module player_sprite_rom (
    input wire clk,
    input wire [7:0] addr,    // Address 8 bit (?????? 256 ???? : 16x16)
    output reg [11:0] data    // Data 12 bit (RGB 4-4-4)
    );
    
    (* rom_style = "block" *) // ????????? Vivado ??? Block RAM (????????? ?????????? LUT)
    reg [11:0] rom_memory [0:255];
    
    initial begin
        // ?????! ??????????? .mem ????????????????????????????? ??????? Path ????
        $readmemh("player_1.mem", rom_memory);
    end
    
    // 3. ?????????? (Synchronous Read)
    always @(posedge clk) begin
        data <= rom_memory[addr];
    end
endmodule
